
USB_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00018884  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000080c  08018b24  08018b24  00019b24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08019330  08019330  0001a330  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08019338  08019338  0001a338  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801933c  0801933c  0001a33c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000018c  24000000  08019340  0001b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00003f58  240001a0  080194cc  0001b1a0  2**5
                  ALLOC
  8 ._user_heap_stack 00002000  240040f8  080194cc  0001c0f8  2**0
                  ALLOC
  9 .dma_buffer   00000000  30000000  30000000  0001b18c  2**0
                  CONTENTS
 10 .ARM.attributes 0000002e  00000000  00000000  0001b18c  2**0
                  CONTENTS, READONLY
 11 .debug_info   0002f4f6  00000000  00000000  0001b1ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 0000617a  00000000  00000000  0004a6b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 000021b8  00000000  00000000  00050830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001a3f  00000000  00000000  000529e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003e199  00000000  00000000  00054427  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00030ec5  00000000  00000000  000925c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    001709a1  00000000  00000000  000c3485  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  00233e26  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000094a8  00000000  00000000  00233e6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000003d  00000000  00000000  0023d314  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001a0 	.word	0x240001a0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08018b0c 	.word	0x08018b0c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001a4 	.word	0x240001a4
 80002dc:	08018b0c 	.word	0x08018b0c

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr

080002f4 <strlen>:
 80002f4:	4603      	mov	r3, r0
 80002f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	d1fb      	bne.n	80002f6 <strlen+0x2>
 80002fe:	1a18      	subs	r0, r3, r0
 8000300:	3801      	subs	r0, #1
 8000302:	4770      	bx	lr
	...

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <APP_Init>:
#include <string.h>

static AppContext s_app;

void APP_Init(UART_HandleTypeDef *huart_trk1, UART_HandleTypeDef *huart_trk2, I2C_HandleTypeDef *hi2c)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b098      	sub	sp, #96	@ 0x60
 80006e0:	af02      	add	r7, sp, #8
 80006e2:	60f8      	str	r0, [r7, #12]
 80006e4:	60b9      	str	r1, [r7, #8]
 80006e6:	607a      	str	r2, [r7, #4]
    CDC_Log(">>> System Booting...");
 80006e8:	4852      	ldr	r0, [pc, #328]	@ (8000834 <APP_Init+0x158>)
 80006ea:	f000 fa11 	bl	8000b10 <CDC_Log>
    
    memset(&s_app, 0, sizeof(s_app));
 80006ee:	f44f 6208 	mov.w	r2, #2176	@ 0x880
 80006f2:	2100      	movs	r1, #0
 80006f4:	4850      	ldr	r0, [pc, #320]	@ (8000838 <APP_Init+0x15c>)
 80006f6:	f017 fd77 	bl	80181e8 <memset>
    
    /* Initialize GKL protocol */
    PumpProtoGKL_Init(&s_app.gkl1, huart_trk1);
 80006fa:	68f9      	ldr	r1, [r7, #12]
 80006fc:	484e      	ldr	r0, [pc, #312]	@ (8000838 <APP_Init+0x15c>)
 80006fe:	f002 fddb 	bl	80032b8 <PumpProtoGKL_Init>
    PumpProtoGKL_SetTag(&s_app.gkl1, "TRK1");
 8000702:	494e      	ldr	r1, [pc, #312]	@ (800083c <APP_Init+0x160>)
 8000704:	484c      	ldr	r0, [pc, #304]	@ (8000838 <APP_Init+0x15c>)
 8000706:	f002 fe13 	bl	8003330 <PumpProtoGKL_SetTag>
    
    PumpProtoGKL_Init(&s_app.gkl2, huart_trk2);
 800070a:	68b9      	ldr	r1, [r7, #8]
 800070c:	484c      	ldr	r0, [pc, #304]	@ (8000840 <APP_Init+0x164>)
 800070e:	f002 fdd3 	bl	80032b8 <PumpProtoGKL_Init>
    PumpProtoGKL_SetTag(&s_app.gkl2, "TRK2");
 8000712:	494c      	ldr	r1, [pc, #304]	@ (8000844 <APP_Init+0x168>)
 8000714:	484a      	ldr	r0, [pc, #296]	@ (8000840 <APP_Init+0x164>)
 8000716:	f002 fe0b 	bl	8003330 <PumpProtoGKL_SetTag>
    
    PumpProtoGKL_Bind(&s_app.proto1, &s_app.gkl1);
 800071a:	4947      	ldr	r1, [pc, #284]	@ (8000838 <APP_Init+0x15c>)
 800071c:	484a      	ldr	r0, [pc, #296]	@ (8000848 <APP_Init+0x16c>)
 800071e:	f002 fe3f 	bl	80033a0 <PumpProtoGKL_Bind>
    PumpProtoGKL_Bind(&s_app.proto2, &s_app.gkl2);
 8000722:	4947      	ldr	r1, [pc, #284]	@ (8000840 <APP_Init+0x164>)
 8000724:	4849      	ldr	r0, [pc, #292]	@ (800084c <APP_Init+0x170>)
 8000726:	f002 fe3b 	bl	80033a0 <PumpProtoGKL_Bind>
    
    CDC_Log(">>> GKL protocol instances ready");
 800072a:	4849      	ldr	r0, [pc, #292]	@ (8000850 <APP_Init+0x174>)
 800072c:	f000 f9f0 	bl	8000b10 <CDC_Log>
    
    /* Initialize pump manager */
    PumpMgr_Init(&s_app.mgr, 1000);
 8000730:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000734:	4847      	ldr	r0, [pc, #284]	@ (8000854 <APP_Init+0x178>)
 8000736:	f001 fd75 	bl	8002224 <PumpMgr_Init>
    PumpMgr_Add(&s_app.mgr, 1u, &s_app.proto1, 0u, 1u);
 800073a:	2301      	movs	r3, #1
 800073c:	9300      	str	r3, [sp, #0]
 800073e:	2300      	movs	r3, #0
 8000740:	4a41      	ldr	r2, [pc, #260]	@ (8000848 <APP_Init+0x16c>)
 8000742:	2101      	movs	r1, #1
 8000744:	4843      	ldr	r0, [pc, #268]	@ (8000854 <APP_Init+0x178>)
 8000746:	f001 fd92 	bl	800226e <PumpMgr_Add>
    PumpMgr_Add(&s_app.mgr, 2u, &s_app.proto2, 0u, 2u);
 800074a:	2302      	movs	r3, #2
 800074c:	9300      	str	r3, [sp, #0]
 800074e:	2300      	movs	r3, #0
 8000750:	4a3e      	ldr	r2, [pc, #248]	@ (800084c <APP_Init+0x170>)
 8000752:	2102      	movs	r1, #2
 8000754:	483f      	ldr	r0, [pc, #252]	@ (8000854 <APP_Init+0x178>)
 8000756:	f001 fd8a 	bl	800226e <PumpMgr_Add>
    
    /* Set default prices */
    PumpDevice *d1 = PumpMgr_Get(&s_app.mgr, 1u);
 800075a:	2101      	movs	r1, #1
 800075c:	483d      	ldr	r0, [pc, #244]	@ (8000854 <APP_Init+0x178>)
 800075e:	f001 fdfa 	bl	8002356 <PumpMgr_Get>
 8000762:	6578      	str	r0, [r7, #84]	@ 0x54
    PumpDevice *d2 = PumpMgr_Get(&s_app.mgr, 2u);
 8000764:	2102      	movs	r1, #2
 8000766:	483b      	ldr	r0, [pc, #236]	@ (8000854 <APP_Init+0x178>)
 8000768:	f001 fdf5 	bl	8002356 <PumpMgr_Get>
 800076c:	6538      	str	r0, [r7, #80]	@ 0x50
    if (d1) d1->price = 1122u;
 800076e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000770:	2b00      	cmp	r3, #0
 8000772:	d003      	beq.n	800077c <APP_Init+0xa0>
 8000774:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000776:	f240 4262 	movw	r2, #1122	@ 0x462
 800077a:	611a      	str	r2, [r3, #16]
    if (d2) d2->price = 2233u;
 800077c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800077e:	2b00      	cmp	r3, #0
 8000780:	d003      	beq.n	800078a <APP_Init+0xae>
 8000782:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000784:	f640 02b9 	movw	r2, #2233	@ 0x8b9
 8000788:	611a      	str	r2, [r3, #16]
    
    /* Load settings from EEPROM */
    Settings_Init(&s_app.settings, hi2c);
 800078a:	6879      	ldr	r1, [r7, #4]
 800078c:	4832      	ldr	r0, [pc, #200]	@ (8000858 <APP_Init+0x17c>)
 800078e:	f003 f8fd 	bl	800398c <Settings_Init>
    if (Settings_Load(&s_app.settings))
 8000792:	4831      	ldr	r0, [pc, #196]	@ (8000858 <APP_Init+0x17c>)
 8000794:	f003 f918 	bl	80039c8 <Settings_Load>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d03b      	beq.n	8000816 <APP_Init+0x13a>
    {
        CDC_Log(">>> Settings loaded from EEPROM");
 800079e:	482f      	ldr	r0, [pc, #188]	@ (800085c <APP_Init+0x180>)
 80007a0:	f000 f9b6 	bl	8000b10 <CDC_Log>
        Settings_ApplyToPumpMgr(&s_app.settings, &s_app.mgr);
 80007a4:	492b      	ldr	r1, [pc, #172]	@ (8000854 <APP_Init+0x178>)
 80007a6:	482c      	ldr	r0, [pc, #176]	@ (8000858 <APP_Init+0x17c>)
 80007a8:	f003 fb70 	bl	8003e8c <Settings_ApplyToPumpMgr>
        
        d1 = PumpMgr_Get(&s_app.mgr, 1u);
 80007ac:	2101      	movs	r1, #1
 80007ae:	4829      	ldr	r0, [pc, #164]	@ (8000854 <APP_Init+0x178>)
 80007b0:	f001 fdd1 	bl	8002356 <PumpMgr_Get>
 80007b4:	6578      	str	r0, [r7, #84]	@ 0x54
        d2 = PumpMgr_Get(&s_app.mgr, 2u);
 80007b6:	2102      	movs	r1, #2
 80007b8:	4826      	ldr	r0, [pc, #152]	@ (8000854 <APP_Init+0x178>)
 80007ba:	f001 fdcc 	bl	8002356 <PumpMgr_Get>
 80007be:	6538      	str	r0, [r7, #80]	@ 0x50
        if (d1) {
 80007c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d011      	beq.n	80007ea <APP_Init+0x10e>
            char msg[64];
            snprintf(msg, sizeof(msg), ">>> TRK1: addr=%u price=%lu",
                    (unsigned)d1->slave_addr, (unsigned long)d1->price);
 80007c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80007c8:	7b5b      	ldrb	r3, [r3, #13]
            snprintf(msg, sizeof(msg), ">>> TRK1: addr=%u price=%lu",
 80007ca:	461a      	mov	r2, r3
                    (unsigned)d1->slave_addr, (unsigned long)d1->price);
 80007cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80007ce:	691b      	ldr	r3, [r3, #16]
            snprintf(msg, sizeof(msg), ">>> TRK1: addr=%u price=%lu",
 80007d0:	f107 0010 	add.w	r0, r7, #16
 80007d4:	9300      	str	r3, [sp, #0]
 80007d6:	4613      	mov	r3, r2
 80007d8:	4a21      	ldr	r2, [pc, #132]	@ (8000860 <APP_Init+0x184>)
 80007da:	2140      	movs	r1, #64	@ 0x40
 80007dc:	f017 fcce 	bl	801817c <sniprintf>
            CDC_Log(msg);
 80007e0:	f107 0310 	add.w	r3, r7, #16
 80007e4:	4618      	mov	r0, r3
 80007e6:	f000 f993 	bl	8000b10 <CDC_Log>
        }
        if (d2) {
 80007ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d015      	beq.n	800081c <APP_Init+0x140>
            char msg[64];
            snprintf(msg, sizeof(msg), ">>> TRK2: addr=%u price=%lu",
                    (unsigned)d2->slave_addr, (unsigned long)d2->price);
 80007f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80007f2:	7b5b      	ldrb	r3, [r3, #13]
            snprintf(msg, sizeof(msg), ">>> TRK2: addr=%u price=%lu",
 80007f4:	461a      	mov	r2, r3
                    (unsigned)d2->slave_addr, (unsigned long)d2->price);
 80007f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80007f8:	691b      	ldr	r3, [r3, #16]
            snprintf(msg, sizeof(msg), ">>> TRK2: addr=%u price=%lu",
 80007fa:	f107 0010 	add.w	r0, r7, #16
 80007fe:	9300      	str	r3, [sp, #0]
 8000800:	4613      	mov	r3, r2
 8000802:	4a18      	ldr	r2, [pc, #96]	@ (8000864 <APP_Init+0x188>)
 8000804:	2140      	movs	r1, #64	@ 0x40
 8000806:	f017 fcb9 	bl	801817c <sniprintf>
            CDC_Log(msg);
 800080a:	f107 0310 	add.w	r3, r7, #16
 800080e:	4618      	mov	r0, r3
 8000810:	f000 f97e 	bl	8000b10 <CDC_Log>
 8000814:	e002      	b.n	800081c <APP_Init+0x140>
        }
    }
    else
    {
        CDC_Log(">>> Settings not found, using defaults");
 8000816:	4814      	ldr	r0, [pc, #80]	@ (8000868 <APP_Init+0x18c>)
 8000818:	f000 f97a 	bl	8000b10 <CDC_Log>
    }
    
    /* Initialize UI */
    UI_Init(&s_app.ui, &s_app.mgr, &s_app.settings);
 800081c:	4a0e      	ldr	r2, [pc, #56]	@ (8000858 <APP_Init+0x17c>)
 800081e:	490d      	ldr	r1, [pc, #52]	@ (8000854 <APP_Init+0x178>)
 8000820:	4812      	ldr	r0, [pc, #72]	@ (800086c <APP_Init+0x190>)
 8000822:	f004 ff5b 	bl	80056dc <UI_Init>
    
    CDC_Log(">>> APP_Init complete");
 8000826:	4812      	ldr	r0, [pc, #72]	@ (8000870 <APP_Init+0x194>)
 8000828:	f000 f972 	bl	8000b10 <CDC_Log>
}
 800082c:	bf00      	nop
 800082e:	3758      	adds	r7, #88	@ 0x58
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}
 8000834:	08018b24 	.word	0x08018b24
 8000838:	240001c0 	.word	0x240001c0
 800083c:	08018b3c 	.word	0x08018b3c
 8000840:	24000500 	.word	0x24000500
 8000844:	08018b44 	.word	0x08018b44
 8000848:	240004e0 	.word	0x240004e0
 800084c:	24000820 	.word	0x24000820
 8000850:	08018b4c 	.word	0x08018b4c
 8000854:	24000828 	.word	0x24000828
 8000858:	240008c0 	.word	0x240008c0
 800085c:	08018b70 	.word	0x08018b70
 8000860:	08018b90 	.word	0x08018b90
 8000864:	08018bac 	.word	0x08018bac
 8000868:	08018bc8 	.word	0x08018bc8
 800086c:	24000970 	.word	0x24000970
 8000870:	08018bf0 	.word	0x08018bf0

08000874 <APP_Task>:

void APP_Task(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b084      	sub	sp, #16
 8000878:	af00      	add	r7, sp, #0
    PumpMgr_Task(&s_app.mgr);
 800087a:	480f      	ldr	r0, [pc, #60]	@ (80008b8 <APP_Task+0x44>)
 800087c:	f001 ff66 	bl	800274c <PumpMgr_Task>
    
    /* Handle events from pump manager */
    PumpEvent ev;
    while (APP_PopEvent(&ev))
 8000880:	e008      	b.n	8000894 <APP_Task+0x20>
    {
        if (ev.type == PUMP_EVT_TOTALIZER)
 8000882:	793b      	ldrb	r3, [r7, #4]
 8000884:	2b03      	cmp	r3, #3
 8000886:	d105      	bne.n	8000894 <APP_Task+0x20>
        {
            UI_HandleTotalizerEvent(&s_app.ui, ev.nozzle, ev.totalizer);
 8000888:	7a3b      	ldrb	r3, [r7, #8]
 800088a:	68fa      	ldr	r2, [r7, #12]
 800088c:	4619      	mov	r1, r3
 800088e:	480b      	ldr	r0, [pc, #44]	@ (80008bc <APP_Task+0x48>)
 8000890:	f004 ff97 	bl	80057c2 <UI_HandleTotalizerEvent>
    while (APP_PopEvent(&ev))
 8000894:	1d3b      	adds	r3, r7, #4
 8000896:	4618      	mov	r0, r3
 8000898:	f000 f814 	bl	80008c4 <APP_PopEvent>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d1ef      	bne.n	8000882 <APP_Task+0xe>
        }
    }
    
    UI_Task(&s_app.ui, 0);
 80008a2:	2100      	movs	r1, #0
 80008a4:	4805      	ldr	r0, [pc, #20]	@ (80008bc <APP_Task+0x48>)
 80008a6:	f004 ffc1 	bl	800582c <UI_Task>
    Settings_Task(&s_app.settings);
 80008aa:	4805      	ldr	r0, [pc, #20]	@ (80008c0 <APP_Task+0x4c>)
 80008ac:	f003 fa30 	bl	8003d10 <Settings_Task>
}
 80008b0:	bf00      	nop
 80008b2:	3710      	adds	r7, #16
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	24000828 	.word	0x24000828
 80008bc:	24000970 	.word	0x24000970
 80008c0:	240008c0 	.word	0x240008c0

080008c4 <APP_PopEvent>:
        s_app.event_queue.head = next;
    }
}

bool APP_PopEvent(PumpEvent *ev)
{
 80008c4:	b490      	push	{r4, r7}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
    if (s_app.event_queue.tail == s_app.event_queue.head)
 80008cc:	4b18      	ldr	r3, [pc, #96]	@ (8000930 <APP_PopEvent+0x6c>)
 80008ce:	f893 286d 	ldrb.w	r2, [r3, #2157]	@ 0x86d
 80008d2:	4b17      	ldr	r3, [pc, #92]	@ (8000930 <APP_PopEvent+0x6c>)
 80008d4:	f893 386c 	ldrb.w	r3, [r3, #2156]	@ 0x86c
 80008d8:	429a      	cmp	r2, r3
 80008da:	d101      	bne.n	80008e0 <APP_PopEvent+0x1c>
        return false;
 80008dc:	2300      	movs	r3, #0
 80008de:	e021      	b.n	8000924 <APP_PopEvent+0x60>
        
    if (ev)
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d012      	beq.n	800090c <APP_PopEvent+0x48>
        *ev = s_app.event_queue.events[s_app.event_queue.tail];
 80008e6:	4b12      	ldr	r3, [pc, #72]	@ (8000930 <APP_PopEvent+0x6c>)
 80008e8:	f893 386d 	ldrb.w	r3, [r3, #2157]	@ 0x86d
 80008ec:	4619      	mov	r1, r3
 80008ee:	6878      	ldr	r0, [r7, #4]
 80008f0:	4a0f      	ldr	r2, [pc, #60]	@ (8000930 <APP_PopEvent+0x6c>)
 80008f2:	460b      	mov	r3, r1
 80008f4:	005b      	lsls	r3, r3, #1
 80008f6:	440b      	add	r3, r1
 80008f8:	009b      	lsls	r3, r3, #2
 80008fa:	4413      	add	r3, r2
 80008fc:	f603 0308 	addw	r3, r3, #2056	@ 0x808
 8000900:	4604      	mov	r4, r0
 8000902:	3304      	adds	r3, #4
 8000904:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000908:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        
    s_app.event_queue.tail = (s_app.event_queue.tail + 1u) & 7u;
 800090c:	4b08      	ldr	r3, [pc, #32]	@ (8000930 <APP_PopEvent+0x6c>)
 800090e:	f893 386d 	ldrb.w	r3, [r3, #2157]	@ 0x86d
 8000912:	3301      	adds	r3, #1
 8000914:	b2db      	uxtb	r3, r3
 8000916:	f003 0307 	and.w	r3, r3, #7
 800091a:	b2da      	uxtb	r2, r3
 800091c:	4b04      	ldr	r3, [pc, #16]	@ (8000930 <APP_PopEvent+0x6c>)
 800091e:	f883 286d 	strb.w	r2, [r3, #2157]	@ 0x86d
    return true;
 8000922:	2301      	movs	r3, #1
}
 8000924:	4618      	mov	r0, r3
 8000926:	3708      	adds	r7, #8
 8000928:	46bd      	mov	sp, r7
 800092a:	bc90      	pop	{r4, r7}
 800092c:	4770      	bx	lr
 800092e:	bf00      	nop
 8000930:	240001c0 	.word	0x240001c0

08000934 <ring_used>:
/* Packet buffer (must remain valid until TX complete) */
static uint8_t  s_tx_pkt[CDC_DATA_FS_MAX_PACKET_SIZE] __attribute__((aligned(32)));
static uint16_t s_tx_len = 0;

static uint32_t ring_used(uint32_t head, uint32_t tail)
{
 8000934:	b480      	push	{r7}
 8000936:	b083      	sub	sp, #12
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
 800093c:	6039      	str	r1, [r7, #0]
    if (head >= tail) return (head - tail);
 800093e:	687a      	ldr	r2, [r7, #4]
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	429a      	cmp	r2, r3
 8000944:	d303      	bcc.n	800094e <ring_used+0x1a>
 8000946:	687a      	ldr	r2, [r7, #4]
 8000948:	683b      	ldr	r3, [r7, #0]
 800094a:	1ad3      	subs	r3, r2, r3
 800094c:	e004      	b.n	8000958 <ring_used+0x24>
    return (CDC_LOG_RING_SIZE - (tail - head));
 800094e:	687a      	ldr	r2, [r7, #4]
 8000950:	683b      	ldr	r3, [r7, #0]
 8000952:	1ad3      	subs	r3, r2, r3
 8000954:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
}
 8000958:	4618      	mov	r0, r3
 800095a:	370c      	adds	r7, #12
 800095c:	46bd      	mov	sp, r7
 800095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000962:	4770      	bx	lr

08000964 <ring_free>:

static uint32_t ring_free(uint32_t head, uint32_t tail)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b084      	sub	sp, #16
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
 800096c:	6039      	str	r1, [r7, #0]
    /* keep 1 byte empty to distinguish full/empty */
    uint32_t used = ring_used(head, tail);
 800096e:	6839      	ldr	r1, [r7, #0]
 8000970:	6878      	ldr	r0, [r7, #4]
 8000972:	f7ff ffdf 	bl	8000934 <ring_used>
 8000976:	60f8      	str	r0, [r7, #12]
    if (used >= (CDC_LOG_RING_SIZE - 1u)) return 0u;
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800097e:	4293      	cmp	r3, r2
 8000980:	d901      	bls.n	8000986 <ring_free+0x22>
 8000982:	2300      	movs	r3, #0
 8000984:	e003      	b.n	800098e <ring_free+0x2a>
    return (CDC_LOG_RING_SIZE - 1u - used);
 8000986:	68fa      	ldr	r2, [r7, #12]
 8000988:	f640 73ff 	movw	r3, #4095	@ 0xfff
 800098c:	1a9b      	subs	r3, r3, r2
}
 800098e:	4618      	mov	r0, r3
 8000990:	3710      	adds	r7, #16
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
	...

08000998 <dcache_clean_txpkt>:

static void dcache_clean_txpkt(uint16_t len)
{
 8000998:	b480      	push	{r7}
 800099a:	b089      	sub	sp, #36	@ 0x24
 800099c:	af00      	add	r7, sp, #0
 800099e:	4603      	mov	r3, r0
 80009a0:	80fb      	strh	r3, [r7, #6]
#if (__DCACHE_PRESENT == 1U)
    /* Clean the cache for the packet buffer before USB reads it */
    uint32_t n = (uint32_t)len;
 80009a2:	88fb      	ldrh	r3, [r7, #6]
 80009a4:	61fb      	str	r3, [r7, #28]
    if (n == 0u) return;
 80009a6:	69fb      	ldr	r3, [r7, #28]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d02a      	beq.n	8000a02 <dcache_clean_txpkt+0x6a>

    /* round up to 32 bytes */
    n = (n + 31u) & ~31u;
 80009ac:	69fb      	ldr	r3, [r7, #28]
 80009ae:	331f      	adds	r3, #31
 80009b0:	f023 031f 	bic.w	r3, r3, #31
 80009b4:	61fb      	str	r3, [r7, #28]
    SCB_CleanDCache_by_Addr((uint32_t*)s_tx_pkt, (int32_t)n);
 80009b6:	69fb      	ldr	r3, [r7, #28]
 80009b8:	4a16      	ldr	r2, [pc, #88]	@ (8000a14 <dcache_clean_txpkt+0x7c>)
 80009ba:	61ba      	str	r2, [r7, #24]
 80009bc:	617b      	str	r3, [r7, #20]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 80009be:	697b      	ldr	r3, [r7, #20]
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	dd20      	ble.n	8000a06 <dcache_clean_txpkt+0x6e>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 80009c4:	69bb      	ldr	r3, [r7, #24]
 80009c6:	f003 021f 	and.w	r2, r3, #31
 80009ca:	697b      	ldr	r3, [r7, #20]
 80009cc:	4413      	add	r3, r2
 80009ce:	613b      	str	r3, [r7, #16]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 80009d0:	69bb      	ldr	r3, [r7, #24]
 80009d2:	60fb      	str	r3, [r7, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80009d4:	f3bf 8f4f 	dsb	sy
}
 80009d8:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 80009da:	4a0f      	ldr	r2, [pc, #60]	@ (8000a18 <dcache_clean_txpkt+0x80>)
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	3320      	adds	r3, #32
 80009e6:	60fb      	str	r3, [r7, #12]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 80009e8:	693b      	ldr	r3, [r7, #16]
 80009ea:	3b20      	subs	r3, #32
 80009ec:	613b      	str	r3, [r7, #16]
      } while ( op_size > 0 );
 80009ee:	693b      	ldr	r3, [r7, #16]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	dcf2      	bgt.n	80009da <dcache_clean_txpkt+0x42>
  __ASM volatile ("dsb 0xF":::"memory");
 80009f4:	f3bf 8f4f 	dsb	sy
}
 80009f8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80009fa:	f3bf 8f6f 	isb	sy
}
 80009fe:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 8000a00:	e001      	b.n	8000a06 <dcache_clean_txpkt+0x6e>
    if (n == 0u) return;
 8000a02:	bf00      	nop
 8000a04:	e000      	b.n	8000a08 <dcache_clean_txpkt+0x70>
 8000a06:	bf00      	nop
#else
    (void)len;
#endif
}
 8000a08:	3724      	adds	r7, #36	@ 0x24
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop
 8000a14:	24001a60 	.word	0x24001a60
 8000a18:	e000ed00 	.word	0xe000ed00

08000a1c <CDC_LOG_Init>:

void CDC_LOG_Init(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000a20:	b672      	cpsid	i
}
 8000a22:	bf00      	nop
    __disable_irq();
    s_head = 0;
 8000a24:	4b0a      	ldr	r3, [pc, #40]	@ (8000a50 <CDC_LOG_Init+0x34>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	601a      	str	r2, [r3, #0]
    s_tail = 0;
 8000a2a:	4b0a      	ldr	r3, [pc, #40]	@ (8000a54 <CDC_LOG_Init+0x38>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	601a      	str	r2, [r3, #0]
    s_tx_busy = 0;
 8000a30:	4b09      	ldr	r3, [pc, #36]	@ (8000a58 <CDC_LOG_Init+0x3c>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	701a      	strb	r2, [r3, #0]
    s_dropped = 0;
 8000a36:	4b09      	ldr	r3, [pc, #36]	@ (8000a5c <CDC_LOG_Init+0x40>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	601a      	str	r2, [r3, #0]
    s_tx_len = 0;
 8000a3c:	4b08      	ldr	r3, [pc, #32]	@ (8000a60 <CDC_LOG_Init+0x44>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000a42:	b662      	cpsie	i
}
 8000a44:	bf00      	nop
    __enable_irq();
}
 8000a46:	bf00      	nop
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4e:	4770      	bx	lr
 8000a50:	24001a40 	.word	0x24001a40
 8000a54:	24001a44 	.word	0x24001a44
 8000a58:	24001a48 	.word	0x24001a48
 8000a5c:	24001a4c 	.word	0x24001a4c
 8000a60:	24001aa0 	.word	0x24001aa0

08000a64 <CDC_LOG_Push>:
{
    return s_dropped;
}

void CDC_LOG_Push(const char *s)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b086      	sub	sp, #24
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d03f      	beq.n	8000af2 <CDC_LOG_Push+0x8e>

    uint32_t len = (uint32_t)strlen(s);
 8000a72:	6878      	ldr	r0, [r7, #4]
 8000a74:	f7ff fc3e 	bl	80002f4 <strlen>
 8000a78:	60f8      	str	r0, [r7, #12]
    if (len == 0u) return;
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d03a      	beq.n	8000af6 <CDC_LOG_Push+0x92>
  __ASM volatile ("cpsid i" : : : "memory");
 8000a80:	b672      	cpsid	i
}
 8000a82:	bf00      	nop

    __disable_irq();
    uint32_t head = s_head;
 8000a84:	4b1e      	ldr	r3, [pc, #120]	@ (8000b00 <CDC_LOG_Push+0x9c>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	617b      	str	r3, [r7, #20]
    uint32_t tail = s_tail;
 8000a8a:	4b1e      	ldr	r3, [pc, #120]	@ (8000b04 <CDC_LOG_Push+0xa0>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	60bb      	str	r3, [r7, #8]

    if (ring_free(head, tail) < len)
 8000a90:	68b9      	ldr	r1, [r7, #8]
 8000a92:	6978      	ldr	r0, [r7, #20]
 8000a94:	f7ff ff66 	bl	8000964 <ring_free>
 8000a98:	4602      	mov	r2, r0
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	4293      	cmp	r3, r2
 8000a9e:	d907      	bls.n	8000ab0 <CDC_LOG_Push+0x4c>
    {
        /* no space: drop entire message */
        s_dropped++;
 8000aa0:	4b19      	ldr	r3, [pc, #100]	@ (8000b08 <CDC_LOG_Push+0xa4>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	3301      	adds	r3, #1
 8000aa6:	4a18      	ldr	r2, [pc, #96]	@ (8000b08 <CDC_LOG_Push+0xa4>)
 8000aa8:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000aaa:	b662      	cpsie	i
}
 8000aac:	bf00      	nop
        __enable_irq();
        return;
 8000aae:	e023      	b.n	8000af8 <CDC_LOG_Push+0x94>
    }

    for (uint32_t i = 0; i < len; i++)
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	613b      	str	r3, [r7, #16]
 8000ab4:	e014      	b.n	8000ae0 <CDC_LOG_Push+0x7c>
    {
        s_ring[head] = (uint8_t)s[i];
 8000ab6:	687a      	ldr	r2, [r7, #4]
 8000ab8:	693b      	ldr	r3, [r7, #16]
 8000aba:	4413      	add	r3, r2
 8000abc:	7819      	ldrb	r1, [r3, #0]
 8000abe:	4a13      	ldr	r2, [pc, #76]	@ (8000b0c <CDC_LOG_Push+0xa8>)
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	4413      	add	r3, r2
 8000ac4:	460a      	mov	r2, r1
 8000ac6:	701a      	strb	r2, [r3, #0]
        head++;
 8000ac8:	697b      	ldr	r3, [r7, #20]
 8000aca:	3301      	adds	r3, #1
 8000acc:	617b      	str	r3, [r7, #20]
        if (head >= CDC_LOG_RING_SIZE) head = 0;
 8000ace:	697b      	ldr	r3, [r7, #20]
 8000ad0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000ad4:	d301      	bcc.n	8000ada <CDC_LOG_Push+0x76>
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < len; i++)
 8000ada:	693b      	ldr	r3, [r7, #16]
 8000adc:	3301      	adds	r3, #1
 8000ade:	613b      	str	r3, [r7, #16]
 8000ae0:	693a      	ldr	r2, [r7, #16]
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	d3e6      	bcc.n	8000ab6 <CDC_LOG_Push+0x52>
    }

    s_head = head;
 8000ae8:	4a05      	ldr	r2, [pc, #20]	@ (8000b00 <CDC_LOG_Push+0x9c>)
 8000aea:	697b      	ldr	r3, [r7, #20]
 8000aec:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000aee:	b662      	cpsie	i
}
 8000af0:	e002      	b.n	8000af8 <CDC_LOG_Push+0x94>
    if (s == NULL) return;
 8000af2:	bf00      	nop
 8000af4:	e000      	b.n	8000af8 <CDC_LOG_Push+0x94>
    if (len == 0u) return;
 8000af6:	bf00      	nop
    __enable_irq();
}
 8000af8:	3718      	adds	r7, #24
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	24001a40 	.word	0x24001a40
 8000b04:	24001a44 	.word	0x24001a44
 8000b08:	24001a4c 	.word	0x24001a4c
 8000b0c:	24000a40 	.word	0x24000a40

08000b10 <CDC_Log>:

void CDC_Log(const char *msg)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
    if (msg == NULL) {
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d006      	beq.n	8000b2c <CDC_Log+0x1c>
        return;
    }

    CDC_LOG_Push(msg);
 8000b1e:	6878      	ldr	r0, [r7, #4]
 8000b20:	f7ff ffa0 	bl	8000a64 <CDC_LOG_Push>
    CDC_LOG_Push("\r\n");
 8000b24:	4803      	ldr	r0, [pc, #12]	@ (8000b34 <CDC_Log+0x24>)
 8000b26:	f7ff ff9d 	bl	8000a64 <CDC_LOG_Push>
 8000b2a:	e000      	b.n	8000b2e <CDC_Log+0x1e>
        return;
 8000b2c:	bf00      	nop
}
 8000b2e:	3708      	adds	r7, #8
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	08018c08 	.word	0x08018c08

08000b38 <CDC_LOG_Task>:

void CDC_LOG_Task(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b086      	sub	sp, #24
 8000b3c:	af00      	add	r7, sp, #0
    if (s_tx_busy) return;
 8000b3e:	4b2f      	ldr	r3, [pc, #188]	@ (8000bfc <CDC_LOG_Task+0xc4>)
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	b2db      	uxtb	r3, r3
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d152      	bne.n	8000bee <CDC_LOG_Task+0xb6>
  __ASM volatile ("cpsid i" : : : "memory");
 8000b48:	b672      	cpsid	i
}
 8000b4a:	bf00      	nop

    __disable_irq();
    uint32_t head = s_head;
 8000b4c:	4b2c      	ldr	r3, [pc, #176]	@ (8000c00 <CDC_LOG_Task+0xc8>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	60fb      	str	r3, [r7, #12]
    uint32_t tail = s_tail;
 8000b52:	4b2c      	ldr	r3, [pc, #176]	@ (8000c04 <CDC_LOG_Task+0xcc>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 8000b58:	b662      	cpsie	i
}
 8000b5a:	bf00      	nop
    __enable_irq();

    uint32_t used = ring_used(head, tail);
 8000b5c:	68b9      	ldr	r1, [r7, #8]
 8000b5e:	68f8      	ldr	r0, [r7, #12]
 8000b60:	f7ff fee8 	bl	8000934 <ring_used>
 8000b64:	6078      	str	r0, [r7, #4]
    if (used == 0u) return;
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d042      	beq.n	8000bf2 <CDC_LOG_Task+0xba>

    uint16_t to_send = (used > (uint32_t)CDC_DATA_FS_MAX_PACKET_SIZE) ?
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	2b40      	cmp	r3, #64	@ 0x40
 8000b70:	d802      	bhi.n	8000b78 <CDC_LOG_Task+0x40>
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	b29b      	uxth	r3, r3
 8000b76:	e000      	b.n	8000b7a <CDC_LOG_Task+0x42>
 8000b78:	2340      	movs	r3, #64	@ 0x40
 8000b7a:	807b      	strh	r3, [r7, #2]
                       (uint16_t)CDC_DATA_FS_MAX_PACKET_SIZE :
                       (uint16_t)used;

    /* Prepare packet (do not advance tail until USBD_OK) */
    uint32_t t = tail;
 8000b7c:	68bb      	ldr	r3, [r7, #8]
 8000b7e:	617b      	str	r3, [r7, #20]
    for (uint16_t i = 0; i < to_send; i++)
 8000b80:	2300      	movs	r3, #0
 8000b82:	827b      	strh	r3, [r7, #18]
 8000b84:	e012      	b.n	8000bac <CDC_LOG_Task+0x74>
    {
        s_tx_pkt[i] = s_ring[t];
 8000b86:	8a7b      	ldrh	r3, [r7, #18]
 8000b88:	491f      	ldr	r1, [pc, #124]	@ (8000c08 <CDC_LOG_Task+0xd0>)
 8000b8a:	697a      	ldr	r2, [r7, #20]
 8000b8c:	440a      	add	r2, r1
 8000b8e:	7811      	ldrb	r1, [r2, #0]
 8000b90:	4a1e      	ldr	r2, [pc, #120]	@ (8000c0c <CDC_LOG_Task+0xd4>)
 8000b92:	54d1      	strb	r1, [r2, r3]
        t++;
 8000b94:	697b      	ldr	r3, [r7, #20]
 8000b96:	3301      	adds	r3, #1
 8000b98:	617b      	str	r3, [r7, #20]
        if (t >= CDC_LOG_RING_SIZE) t = 0;
 8000b9a:	697b      	ldr	r3, [r7, #20]
 8000b9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000ba0:	d301      	bcc.n	8000ba6 <CDC_LOG_Task+0x6e>
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	617b      	str	r3, [r7, #20]
    for (uint16_t i = 0; i < to_send; i++)
 8000ba6:	8a7b      	ldrh	r3, [r7, #18]
 8000ba8:	3301      	adds	r3, #1
 8000baa:	827b      	strh	r3, [r7, #18]
 8000bac:	8a7a      	ldrh	r2, [r7, #18]
 8000bae:	887b      	ldrh	r3, [r7, #2]
 8000bb0:	429a      	cmp	r2, r3
 8000bb2:	d3e8      	bcc.n	8000b86 <CDC_LOG_Task+0x4e>
    }
    s_tx_len = to_send;
 8000bb4:	4a16      	ldr	r2, [pc, #88]	@ (8000c10 <CDC_LOG_Task+0xd8>)
 8000bb6:	887b      	ldrh	r3, [r7, #2]
 8000bb8:	8013      	strh	r3, [r2, #0]

    dcache_clean_txpkt(s_tx_len);
 8000bba:	4b15      	ldr	r3, [pc, #84]	@ (8000c10 <CDC_LOG_Task+0xd8>)
 8000bbc:	881b      	ldrh	r3, [r3, #0]
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f7ff feea 	bl	8000998 <dcache_clean_txpkt>

    uint8_t res = CDC_Transmit_FS(s_tx_pkt, s_tx_len);
 8000bc4:	4b12      	ldr	r3, [pc, #72]	@ (8000c10 <CDC_LOG_Task+0xd8>)
 8000bc6:	881b      	ldrh	r3, [r3, #0]
 8000bc8:	4619      	mov	r1, r3
 8000bca:	4810      	ldr	r0, [pc, #64]	@ (8000c0c <CDC_LOG_Task+0xd4>)
 8000bcc:	f016 fe46 	bl	801785c <CDC_Transmit_FS>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	707b      	strb	r3, [r7, #1]
    if (res == USBD_OK)
 8000bd4:	787b      	ldrb	r3, [r7, #1]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d10c      	bne.n	8000bf4 <CDC_LOG_Task+0xbc>
  __ASM volatile ("cpsid i" : : : "memory");
 8000bda:	b672      	cpsid	i
}
 8000bdc:	bf00      	nop
    {
        __disable_irq();
        s_tail = t;
 8000bde:	4a09      	ldr	r2, [pc, #36]	@ (8000c04 <CDC_LOG_Task+0xcc>)
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	6013      	str	r3, [r2, #0]
        s_tx_busy = 1u;
 8000be4:	4b05      	ldr	r3, [pc, #20]	@ (8000bfc <CDC_LOG_Task+0xc4>)
 8000be6:	2201      	movs	r2, #1
 8000be8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000bea:	b662      	cpsie	i
}
 8000bec:	e002      	b.n	8000bf4 <CDC_LOG_Task+0xbc>
    if (s_tx_busy) return;
 8000bee:	bf00      	nop
 8000bf0:	e000      	b.n	8000bf4 <CDC_LOG_Task+0xbc>
    if (used == 0u) return;
 8000bf2:	bf00      	nop
    }
    else
    {
        /* BUSY/FAIL: keep queue intact, try later */
    }
}
 8000bf4:	3718      	adds	r7, #24
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	24001a48 	.word	0x24001a48
 8000c00:	24001a40 	.word	0x24001a40
 8000c04:	24001a44 	.word	0x24001a44
 8000c08:	24000a40 	.word	0x24000a40
 8000c0c:	24001a60 	.word	0x24001a60
 8000c10:	24001aa0 	.word	0x24001aa0

08000c14 <CDC_LOG_TxCpltCallback>:

void CDC_LOG_TxCpltCallback(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
    s_tx_busy = 0u;
 8000c18:	4b03      	ldr	r3, [pc, #12]	@ (8000c28 <CDC_LOG_TxCpltCallback+0x14>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	701a      	strb	r2, [r3, #0]
}
 8000c1e:	bf00      	nop
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr
 8000c28:	24001a48 	.word	0x24001a48

08000c2c <gkl_register_link>:

static GKL_Link *s_links[GKL_MAX_LINKS];
static uint8_t   s_links_count = 0;

static void gkl_register_link(GKL_Link *link)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b085      	sub	sp, #20
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
    if (link == NULL || link->huart == NULL) return;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d034      	beq.n	8000ca4 <gkl_register_link+0x78>
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d030      	beq.n	8000ca4 <gkl_register_link+0x78>

    /* Already registered? */
    for (uint8_t i = 0; i < s_links_count; i++)
 8000c42:	2300      	movs	r3, #0
 8000c44:	73fb      	strb	r3, [r7, #15]
 8000c46:	e018      	b.n	8000c7a <gkl_register_link+0x4e>
    {
        if (s_links[i] == link) return;
 8000c48:	7bfb      	ldrb	r3, [r7, #15]
 8000c4a:	4a1b      	ldr	r2, [pc, #108]	@ (8000cb8 <gkl_register_link+0x8c>)
 8000c4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c50:	687a      	ldr	r2, [r7, #4]
 8000c52:	429a      	cmp	r2, r3
 8000c54:	d028      	beq.n	8000ca8 <gkl_register_link+0x7c>
        if (s_links[i] && s_links[i]->huart == link->huart) return;
 8000c56:	7bfb      	ldrb	r3, [r7, #15]
 8000c58:	4a17      	ldr	r2, [pc, #92]	@ (8000cb8 <gkl_register_link+0x8c>)
 8000c5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d008      	beq.n	8000c74 <gkl_register_link+0x48>
 8000c62:	7bfb      	ldrb	r3, [r7, #15]
 8000c64:	4a14      	ldr	r2, [pc, #80]	@ (8000cb8 <gkl_register_link+0x8c>)
 8000c66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c6a:	681a      	ldr	r2, [r3, #0]
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	429a      	cmp	r2, r3
 8000c72:	d01b      	beq.n	8000cac <gkl_register_link+0x80>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000c74:	7bfb      	ldrb	r3, [r7, #15]
 8000c76:	3301      	adds	r3, #1
 8000c78:	73fb      	strb	r3, [r7, #15]
 8000c7a:	4b10      	ldr	r3, [pc, #64]	@ (8000cbc <gkl_register_link+0x90>)
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	7bfa      	ldrb	r2, [r7, #15]
 8000c80:	429a      	cmp	r2, r3
 8000c82:	d3e1      	bcc.n	8000c48 <gkl_register_link+0x1c>
    }

    if (s_links_count < (uint8_t)GKL_MAX_LINKS)
 8000c84:	4b0d      	ldr	r3, [pc, #52]	@ (8000cbc <gkl_register_link+0x90>)
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	2b03      	cmp	r3, #3
 8000c8a:	d810      	bhi.n	8000cae <gkl_register_link+0x82>
    {
        s_links[s_links_count++] = link;
 8000c8c:	4b0b      	ldr	r3, [pc, #44]	@ (8000cbc <gkl_register_link+0x90>)
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	1c5a      	adds	r2, r3, #1
 8000c92:	b2d1      	uxtb	r1, r2
 8000c94:	4a09      	ldr	r2, [pc, #36]	@ (8000cbc <gkl_register_link+0x90>)
 8000c96:	7011      	strb	r1, [r2, #0]
 8000c98:	4619      	mov	r1, r3
 8000c9a:	4a07      	ldr	r2, [pc, #28]	@ (8000cb8 <gkl_register_link+0x8c>)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8000ca2:	e004      	b.n	8000cae <gkl_register_link+0x82>
    if (link == NULL || link->huart == NULL) return;
 8000ca4:	bf00      	nop
 8000ca6:	e002      	b.n	8000cae <gkl_register_link+0x82>
        if (s_links[i] == link) return;
 8000ca8:	bf00      	nop
 8000caa:	e000      	b.n	8000cae <gkl_register_link+0x82>
        if (s_links[i] && s_links[i]->huart == link->huart) return;
 8000cac:	bf00      	nop
    }
}
 8000cae:	3714      	adds	r7, #20
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb6:	4770      	bx	lr
 8000cb8:	24001aa4 	.word	0x24001aa4
 8000cbc:	24001ab4 	.word	0x24001ab4

08000cc0 <gkl_find_by_huart>:

static GKL_Link *gkl_find_by_huart(UART_HandleTypeDef *huart)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b085      	sub	sp, #20
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
    if (huart == NULL) return NULL;
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d101      	bne.n	8000cd2 <gkl_find_by_huart+0x12>
 8000cce:	2300      	movs	r3, #0
 8000cd0:	e01e      	b.n	8000d10 <gkl_find_by_huart+0x50>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	73fb      	strb	r3, [r7, #15]
 8000cd6:	e015      	b.n	8000d04 <gkl_find_by_huart+0x44>
    {
        if (s_links[i] && s_links[i]->huart == huart)
 8000cd8:	7bfb      	ldrb	r3, [r7, #15]
 8000cda:	4a10      	ldr	r2, [pc, #64]	@ (8000d1c <gkl_find_by_huart+0x5c>)
 8000cdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d00c      	beq.n	8000cfe <gkl_find_by_huart+0x3e>
 8000ce4:	7bfb      	ldrb	r3, [r7, #15]
 8000ce6:	4a0d      	ldr	r2, [pc, #52]	@ (8000d1c <gkl_find_by_huart+0x5c>)
 8000ce8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	687a      	ldr	r2, [r7, #4]
 8000cf0:	429a      	cmp	r2, r3
 8000cf2:	d104      	bne.n	8000cfe <gkl_find_by_huart+0x3e>
        {
            return s_links[i];
 8000cf4:	7bfb      	ldrb	r3, [r7, #15]
 8000cf6:	4a09      	ldr	r2, [pc, #36]	@ (8000d1c <gkl_find_by_huart+0x5c>)
 8000cf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cfc:	e008      	b.n	8000d10 <gkl_find_by_huart+0x50>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000cfe:	7bfb      	ldrb	r3, [r7, #15]
 8000d00:	3301      	adds	r3, #1
 8000d02:	73fb      	strb	r3, [r7, #15]
 8000d04:	4b06      	ldr	r3, [pc, #24]	@ (8000d20 <gkl_find_by_huart+0x60>)
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	7bfa      	ldrb	r2, [r7, #15]
 8000d0a:	429a      	cmp	r2, r3
 8000d0c:	d3e4      	bcc.n	8000cd8 <gkl_find_by_huart+0x18>
        }
    }
    return NULL;
 8000d0e:	2300      	movs	r3, #0
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	3714      	adds	r7, #20
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr
 8000d1c:	24001aa4 	.word	0x24001aa4
 8000d20:	24001ab4 	.word	0x24001ab4

08000d24 <gkl_raw_rx_push>:
/* ===================== Internal helpers ===================== */

/* ===================== Raw RX logging helpers (IRQ-safe) ===================== */

static inline void gkl_raw_rx_push(GKL_Link *link, uint8_t b)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b085      	sub	sp, #20
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
 8000d2c:	460b      	mov	r3, r1
 8000d2e:	70fb      	strb	r3, [r7, #3]
    /* Single-producer (IRQ) / single-consumer (main loop) ring buffer */
    uint16_t next = (uint16_t)(link->raw_rx_head + 1u);
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8000d36:	b29b      	uxth	r3, r3
 8000d38:	3301      	adds	r3, #1
 8000d3a:	81fb      	strh	r3, [r7, #14]
    if (next >= (uint16_t)GKL_RAW_RX_LOG_SIZE) next = 0u;
 8000d3c:	89fb      	ldrh	r3, [r7, #14]
 8000d3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000d42:	d301      	bcc.n	8000d48 <gkl_raw_rx_push+0x24>
 8000d44:	2300      	movs	r3, #0
 8000d46:	81fb      	strh	r3, [r7, #14]

    if (next == link->raw_rx_tail)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	f8b3 328c 	ldrh.w	r3, [r3, #652]	@ 0x28c
 8000d4e:	b29b      	uxth	r3, r3
 8000d50:	89fa      	ldrh	r2, [r7, #14]
 8000d52:	429a      	cmp	r2, r3
 8000d54:	d104      	bne.n	8000d60 <gkl_raw_rx_push+0x3c>
    {
        link->raw_rx_overflow = 1u;
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	2201      	movs	r2, #1
 8000d5a:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e
        /* Drop byte on overflow */
        return;
 8000d5e:	e00d      	b.n	8000d7c <gkl_raw_rx_push+0x58>
    }

    link->raw_rx_log[link->raw_rx_head] = b;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8000d66:	b29b      	uxth	r3, r3
 8000d68:	461a      	mov	r2, r3
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	4413      	add	r3, r2
 8000d6e:	78fa      	ldrb	r2, [r7, #3]
 8000d70:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    link->raw_rx_head = next;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	89fa      	ldrh	r2, [r7, #14]
 8000d78:	f8a3 228a 	strh.w	r2, [r3, #650]	@ 0x28a
}
 8000d7c:	3714      	adds	r7, #20
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr
	...

08000d88 <dcache_clean_by_addr>:

/* Cache line size on Cortex-M7 is 32 bytes */
#define DCACHE_LINE_SIZE  (32u)

static void dcache_clean_by_addr(void *addr, uint32_t len)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b08b      	sub	sp, #44	@ 0x2c
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
 8000d90:	6039      	str	r1, [r7, #0]
#if (__DCACHE_PRESENT == 1U)
    if (addr == NULL || len == 0u) return;
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d039      	beq.n	8000e0c <dcache_clean_by_addr+0x84>
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d036      	beq.n	8000e0c <dcache_clean_by_addr+0x84>
    uintptr_t start = (uintptr_t)addr;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	627b      	str	r3, [r7, #36]	@ 0x24
    uintptr_t end   = start + len;
 8000da2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	4413      	add	r3, r2
 8000da8:	623b      	str	r3, [r7, #32]

    uintptr_t start_aligned = start & ~(uintptr_t)(DCACHE_LINE_SIZE - 1u);
 8000daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dac:	f023 031f 	bic.w	r3, r3, #31
 8000db0:	61fb      	str	r3, [r7, #28]
    uintptr_t end_aligned   = (end + (DCACHE_LINE_SIZE - 1u)) & ~(uintptr_t)(DCACHE_LINE_SIZE - 1u);
 8000db2:	6a3b      	ldr	r3, [r7, #32]
 8000db4:	331f      	adds	r3, #31
 8000db6:	f023 031f 	bic.w	r3, r3, #31
 8000dba:	61bb      	str	r3, [r7, #24]

    SCB_CleanDCache_by_Addr((uint32_t*)start_aligned, (int32_t)(end_aligned - start_aligned));
 8000dbc:	69fb      	ldr	r3, [r7, #28]
 8000dbe:	69b9      	ldr	r1, [r7, #24]
 8000dc0:	69fa      	ldr	r2, [r7, #28]
 8000dc2:	1a8a      	subs	r2, r1, r2
 8000dc4:	617b      	str	r3, [r7, #20]
 8000dc6:	613a      	str	r2, [r7, #16]
    if ( dsize > 0 ) { 
 8000dc8:	693b      	ldr	r3, [r7, #16]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	dd20      	ble.n	8000e10 <dcache_clean_by_addr+0x88>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000dce:	697b      	ldr	r3, [r7, #20]
 8000dd0:	f003 021f 	and.w	r2, r3, #31
 8000dd4:	693b      	ldr	r3, [r7, #16]
 8000dd6:	4413      	add	r3, r2
 8000dd8:	60fb      	str	r3, [r7, #12]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8000dda:	697b      	ldr	r3, [r7, #20]
 8000ddc:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8000dde:	f3bf 8f4f 	dsb	sy
}
 8000de2:	bf00      	nop
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000de4:	4a0d      	ldr	r2, [pc, #52]	@ (8000e1c <dcache_clean_by_addr+0x94>)
 8000de6:	68bb      	ldr	r3, [r7, #8]
 8000de8:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000dec:	68bb      	ldr	r3, [r7, #8]
 8000dee:	3320      	adds	r3, #32
 8000df0:	60bb      	str	r3, [r7, #8]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	3b20      	subs	r3, #32
 8000df6:	60fb      	str	r3, [r7, #12]
      } while ( op_size > 0 );
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	dcf2      	bgt.n	8000de4 <dcache_clean_by_addr+0x5c>
  __ASM volatile ("dsb 0xF":::"memory");
 8000dfe:	f3bf 8f4f 	dsb	sy
}
 8000e02:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000e04:	f3bf 8f6f 	isb	sy
}
 8000e08:	bf00      	nop
}
 8000e0a:	e001      	b.n	8000e10 <dcache_clean_by_addr+0x88>
    if (addr == NULL || len == 0u) return;
 8000e0c:	bf00      	nop
 8000e0e:	e000      	b.n	8000e12 <dcache_clean_by_addr+0x8a>
 8000e10:	bf00      	nop
#else
    (void)addr; (void)len;
#endif
}
 8000e12:	372c      	adds	r7, #44	@ 0x2c
 8000e14:	46bd      	mov	sp, r7
 8000e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1a:	4770      	bx	lr
 8000e1c:	e000ed00 	.word	0xe000ed00

08000e20 <gkl_checksum_xor>:

static uint8_t gkl_checksum_xor(const uint8_t *frame, uint8_t len)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b085      	sub	sp, #20
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
 8000e28:	460b      	mov	r3, r1
 8000e2a:	70fb      	strb	r3, [r7, #3]
    /* XOR from 2nd byte (index 1) to (n-1) byte (index len-2) */
    if (frame == NULL || len < 5u) return 0u;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d002      	beq.n	8000e38 <gkl_checksum_xor+0x18>
 8000e32:	78fb      	ldrb	r3, [r7, #3]
 8000e34:	2b04      	cmp	r3, #4
 8000e36:	d801      	bhi.n	8000e3c <gkl_checksum_xor+0x1c>
 8000e38:	2300      	movs	r3, #0
 8000e3a:	e015      	b.n	8000e68 <gkl_checksum_xor+0x48>
    uint8_t x = 0u;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 1u; i < (uint8_t)(len - 1u); i++)
 8000e40:	2301      	movs	r3, #1
 8000e42:	73bb      	strb	r3, [r7, #14]
 8000e44:	e009      	b.n	8000e5a <gkl_checksum_xor+0x3a>
    {
        x ^= frame[i];
 8000e46:	7bbb      	ldrb	r3, [r7, #14]
 8000e48:	687a      	ldr	r2, [r7, #4]
 8000e4a:	4413      	add	r3, r2
 8000e4c:	781a      	ldrb	r2, [r3, #0]
 8000e4e:	7bfb      	ldrb	r3, [r7, #15]
 8000e50:	4053      	eors	r3, r2
 8000e52:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 1u; i < (uint8_t)(len - 1u); i++)
 8000e54:	7bbb      	ldrb	r3, [r7, #14]
 8000e56:	3301      	adds	r3, #1
 8000e58:	73bb      	strb	r3, [r7, #14]
 8000e5a:	78fb      	ldrb	r3, [r7, #3]
 8000e5c:	3b01      	subs	r3, #1
 8000e5e:	b2db      	uxtb	r3, r3
 8000e60:	7bba      	ldrb	r2, [r7, #14]
 8000e62:	429a      	cmp	r2, r3
 8000e64:	d3ef      	bcc.n	8000e46 <gkl_checksum_xor+0x26>
    }
    return x;
 8000e66:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	3714      	adds	r7, #20
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e72:	4770      	bx	lr

08000e74 <gkl_resp_data_len_for_cmd>:

static uint8_t gkl_resp_data_len_for_cmd(char resp_cmd)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b083      	sub	sp, #12
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	71fb      	strb	r3, [r7, #7]
    /* Data length in Application Layer (not counting STX/addr/cmd/checksum) */
    switch (resp_cmd)
 8000e7e:	79fb      	ldrb	r3, [r7, #7]
 8000e80:	3b43      	subs	r3, #67	@ 0x43
 8000e82:	2b17      	cmp	r3, #23
 8000e84:	d840      	bhi.n	8000f08 <gkl_resp_data_len_for_cmd+0x94>
 8000e86:	a201      	add	r2, pc, #4	@ (adr r2, 8000e8c <gkl_resp_data_len_for_cmd+0x18>)
 8000e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e8c:	08000efd 	.word	0x08000efd
 8000e90:	08000f05 	.word	0x08000f05
 8000e94:	08000f09 	.word	0x08000f09
 8000e98:	08000f09 	.word	0x08000f09
 8000e9c:	08000f09 	.word	0x08000f09
 8000ea0:	08000f09 	.word	0x08000f09
 8000ea4:	08000f09 	.word	0x08000f09
 8000ea8:	08000f09 	.word	0x08000f09
 8000eac:	08000f09 	.word	0x08000f09
 8000eb0:	08000ef1 	.word	0x08000ef1
 8000eb4:	08000f09 	.word	0x08000f09
 8000eb8:	08000f09 	.word	0x08000f09
 8000ebc:	08000f09 	.word	0x08000f09
 8000ec0:	08000f09 	.word	0x08000f09
 8000ec4:	08000f09 	.word	0x08000f09
 8000ec8:	08000ef5 	.word	0x08000ef5
 8000ecc:	08000eed 	.word	0x08000eed
 8000ed0:	08000ef9 	.word	0x08000ef9
 8000ed4:	08000f09 	.word	0x08000f09
 8000ed8:	08000f09 	.word	0x08000f09
 8000edc:	08000f09 	.word	0x08000f09
 8000ee0:	08000f09 	.word	0x08000f09
 8000ee4:	08000f09 	.word	0x08000f09
 8000ee8:	08000f01 	.word	0x08000f01
    {
        case 'S': return 2u;  /* Status response: 2 data bytes (e.g., "10" in "S10S") */
 8000eec:	2302      	movs	r3, #2
 8000eee:	e00c      	b.n	8000f0a <gkl_resp_data_len_for_cmd+0x96>
        case 'L': return 10u;
 8000ef0:	230a      	movs	r3, #10
 8000ef2:	e00a      	b.n	8000f0a <gkl_resp_data_len_for_cmd+0x96>
        case 'R': return 10u;
 8000ef4:	230a      	movs	r3, #10
 8000ef6:	e008      	b.n	8000f0a <gkl_resp_data_len_for_cmd+0x96>
        case 'T': return 22u;
 8000ef8:	2316      	movs	r3, #22
 8000efa:	e006      	b.n	8000f0a <gkl_resp_data_len_for_cmd+0x96>
        case 'C': return 11u;
 8000efc:	230b      	movs	r3, #11
 8000efe:	e004      	b.n	8000f0a <gkl_resp_data_len_for_cmd+0x96>
        case 'Z': return 6u;
 8000f00:	2306      	movs	r3, #6
 8000f02:	e002      	b.n	8000f0a <gkl_resp_data_len_for_cmd+0x96>
        case 'D': return 2u;
 8000f04:	2302      	movs	r3, #2
 8000f06:	e000      	b.n	8000f0a <gkl_resp_data_len_for_cmd+0x96>
        default:  return 0xFFu; /* unknown/variable */
 8000f08:	23ff      	movs	r3, #255	@ 0xff
    }
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	370c      	adds	r7, #12
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr
 8000f16:	bf00      	nop

08000f18 <gkl_rx_reset>:

static void gkl_rx_reset(GKL_Link *link)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d013      	beq.n	8000f4e <gkl_rx_reset+0x36>
    link->rx_len = 0u;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	2200      	movs	r2, #0
 8000f2a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
    link->rx_expected_len = 0u;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	2200      	movs	r2, #0
 8000f32:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    link->last_rx_byte_ms = 0u;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	2200      	movs	r2, #0
 8000f3a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* CRITICAL FIX: Clear RX buffer to prevent old data interference */
    memset(link->rx_buf, 0, sizeof(link->rx_buf));
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	333d      	adds	r3, #61	@ 0x3d
 8000f42:	221b      	movs	r2, #27
 8000f44:	2100      	movs	r1, #0
 8000f46:	4618      	mov	r0, r3
 8000f48:	f017 f94e 	bl	80181e8 <memset>
 8000f4c:	e000      	b.n	8000f50 <gkl_rx_reset+0x38>
    if (link == NULL) return;
 8000f4e:	bf00      	nop
}
 8000f50:	3708      	adds	r7, #8
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}

08000f56 <gkl_fail>:

static void gkl_fail(GKL_Link *link, GKL_Result err)
{
 8000f56:	b580      	push	{r7, lr}
 8000f58:	b082      	sub	sp, #8
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	6078      	str	r0, [r7, #4]
 8000f5e:	460b      	mov	r3, r1
 8000f60:	70fb      	strb	r3, [r7, #3]
    if (link == NULL) return;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d015      	beq.n	8000f94 <gkl_fail+0x3e>
    link->last_error = err;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	78fa      	ldrb	r2, [r7, #3]
 8000f6c:	715a      	strb	r2, [r3, #5]
    if (link->consecutive_fail < 255u) link->consecutive_fail++;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	799b      	ldrb	r3, [r3, #6]
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	2bff      	cmp	r3, #255	@ 0xff
 8000f76:	d006      	beq.n	8000f86 <gkl_fail+0x30>
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	799b      	ldrb	r3, [r3, #6]
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	3301      	adds	r3, #1
 8000f80:	b2da      	uxtb	r2, r3
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	719a      	strb	r2, [r3, #6]
    link->state = GKL_STATE_ERROR;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	2204      	movs	r2, #4
 8000f8a:	711a      	strb	r2, [r3, #4]
    gkl_rx_reset(link);
 8000f8c:	6878      	ldr	r0, [r7, #4]
 8000f8e:	f7ff ffc3 	bl	8000f18 <gkl_rx_reset>
 8000f92:	e000      	b.n	8000f96 <gkl_fail+0x40>
    if (link == NULL) return;
 8000f94:	bf00      	nop
}
 8000f96:	3708      	adds	r7, #8
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}

08000f9c <gkl_success>:

static void gkl_success(GKL_Link *link)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b083      	sub	sp, #12
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d006      	beq.n	8000fb8 <gkl_success+0x1c>
    link->last_error = GKL_OK;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	2200      	movs	r2, #0
 8000fae:	715a      	strb	r2, [r3, #5]
    link->consecutive_fail = 0u;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	719a      	strb	r2, [r3, #6]
 8000fb6:	e000      	b.n	8000fba <gkl_success+0x1e>
    if (link == NULL) return;
 8000fb8:	bf00      	nop
}
 8000fba:	370c      	adds	r7, #12
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr

08000fc4 <gkl_try_finalize_frame_if_complete>:

static void gkl_try_finalize_frame_if_complete(GKL_Link *link)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	f000 8086 	beq.w	80010e0 <gkl_try_finalize_frame_if_complete+0x11c>

    /* If expected length unknown -> can't finalize here */
    if (link->rx_expected_len == 0u) return;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	f000 8082 	beq.w	80010e4 <gkl_try_finalize_frame_if_complete+0x120>
    if (link->rx_len < link->rx_expected_len) return;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8000fe6:	b2da      	uxtb	r2, r3
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8000fee:	429a      	cmp	r2, r3
 8000ff0:	d37a      	bcc.n	80010e8 <gkl_try_finalize_frame_if_complete+0x124>

    uint8_t len = link->rx_expected_len;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8000ff8:	73fb      	strb	r3, [r7, #15]

    if (link->rx_buf[0] != GKL_STX)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001000:	2b02      	cmp	r3, #2
 8001002:	d004      	beq.n	800100e <gkl_try_finalize_frame_if_complete+0x4a>
    {
        gkl_fail(link, GKL_ERR_FORMAT);
 8001004:	2105      	movs	r1, #5
 8001006:	6878      	ldr	r0, [r7, #4]
 8001008:	f7ff ffa5 	bl	8000f56 <gkl_fail>
        return;
 800100c:	e06d      	b.n	80010ea <gkl_try_finalize_frame_if_complete+0x126>
    }

    /* Validate checksum */
    uint8_t calc = gkl_checksum_xor(link->rx_buf, len);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	333d      	adds	r3, #61	@ 0x3d
 8001012:	7bfa      	ldrb	r2, [r7, #15]
 8001014:	4611      	mov	r1, r2
 8001016:	4618      	mov	r0, r3
 8001018:	f7ff ff02 	bl	8000e20 <gkl_checksum_xor>
 800101c:	4603      	mov	r3, r0
 800101e:	73bb      	strb	r3, [r7, #14]
    uint8_t recv = link->rx_buf[len - 1u];
 8001020:	7bfb      	ldrb	r3, [r7, #15]
 8001022:	3b01      	subs	r3, #1
 8001024:	687a      	ldr	r2, [r7, #4]
 8001026:	4413      	add	r3, r2
 8001028:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800102c:	737b      	strb	r3, [r7, #13]
    if (calc != recv)
 800102e:	7bba      	ldrb	r2, [r7, #14]
 8001030:	7b7b      	ldrb	r3, [r7, #13]
 8001032:	429a      	cmp	r2, r3
 8001034:	d004      	beq.n	8001040 <gkl_try_finalize_frame_if_complete+0x7c>
    {
        gkl_fail(link, GKL_ERR_CRC);
 8001036:	2104      	movs	r1, #4
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	f7ff ff8c 	bl	8000f56 <gkl_fail>
        return;
 800103e:	e054      	b.n	80010ea <gkl_try_finalize_frame_if_complete+0x126>
    }

    /* Validate response command (if set) */
    if (link->expected_resp_cmd != 0 && (char)link->rx_buf[3] != link->expected_resp_cmd)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8001046:	b2db      	uxtb	r3, r3
 8001048:	2b00      	cmp	r3, #0
 800104a:	d00d      	beq.n	8001068 <gkl_try_finalize_frame_if_complete+0xa4>
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8001058:	b2db      	uxtb	r3, r3
 800105a:	429a      	cmp	r2, r3
 800105c:	d004      	beq.n	8001068 <gkl_try_finalize_frame_if_complete+0xa4>
    {
        gkl_fail(link, GKL_ERR_FORMAT);
 800105e:	2105      	movs	r1, #5
 8001060:	6878      	ldr	r0, [r7, #4]
 8001062:	f7ff ff78 	bl	8000f56 <gkl_fail>
        return;
 8001066:	e040      	b.n	80010ea <gkl_try_finalize_frame_if_complete+0x126>
    }

    /* Fill response */
    link->last_resp.ctrl = link->rx_buf[1];
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	f893 203e 	ldrb.w	r2, [r3, #62]	@ 0x3e
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
    link->last_resp.slave = link->rx_buf[2];
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	f893 203f 	ldrb.w	r2, [r3, #63]	@ 0x3f
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
    link->last_resp.cmd = (char)link->rx_buf[3];
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
    link->last_resp.checksum = recv;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	7b7a      	ldrb	r2, [r7, #13]
 8001090:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f

    uint8_t data_len = (uint8_t)(len - (1u + 2u + 1u + 1u));
 8001094:	7bfb      	ldrb	r3, [r7, #15]
 8001096:	3b05      	subs	r3, #5
 8001098:	733b      	strb	r3, [r7, #12]
    link->last_resp.data_len = data_len;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	7b3a      	ldrb	r2, [r7, #12]
 800109e:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
    if (data_len > 0u)
 80010a2:	7b3b      	ldrb	r3, [r7, #12]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d008      	beq.n	80010ba <gkl_try_finalize_frame_if_complete+0xf6>
    {
        memcpy(link->last_resp.data, &link->rx_buf[4], data_len);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	f103 0068 	add.w	r0, r3, #104	@ 0x68
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	3341      	adds	r3, #65	@ 0x41
 80010b2:	7b3a      	ldrb	r2, [r7, #12]
 80010b4:	4619      	mov	r1, r3
 80010b6:	f017 f8df 	bl	8018278 <memcpy>
    }

    link->resp_ready = 1u;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2201      	movs	r2, #1
 80010be:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->state = GKL_STATE_GOT_RESP;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2203      	movs	r2, #3
 80010c6:	711a      	strb	r2, [r3, #4]

    link->rx_total_frames++;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010cc:	1c5a      	adds	r2, r3, #1
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	661a      	str	r2, [r3, #96]	@ 0x60

    gkl_success(link);
 80010d2:	6878      	ldr	r0, [r7, #4]
 80010d4:	f7ff ff62 	bl	8000f9c <gkl_success>
    gkl_rx_reset(link);
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f7ff ff1d 	bl	8000f18 <gkl_rx_reset>
 80010de:	e004      	b.n	80010ea <gkl_try_finalize_frame_if_complete+0x126>
    if (link == NULL) return;
 80010e0:	bf00      	nop
 80010e2:	e002      	b.n	80010ea <gkl_try_finalize_frame_if_complete+0x126>
    if (link->rx_expected_len == 0u) return;
 80010e4:	bf00      	nop
 80010e6:	e000      	b.n	80010ea <gkl_try_finalize_frame_if_complete+0x126>
    if (link->rx_len < link->rx_expected_len) return;
 80010e8:	bf00      	nop
}
 80010ea:	3710      	adds	r7, #16
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}

080010f0 <GKL_Init>:

/* ===================== Public API ===================== */

void GKL_Init(GKL_Link *link, UART_HandleTypeDef *huart)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	6039      	str	r1, [r7, #0]
    if (link == NULL) return;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d04e      	beq.n	800119e <GKL_Init+0xae>

    memset(link, 0, sizeof(*link));
 8001100:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001104:	2100      	movs	r1, #0
 8001106:	6878      	ldr	r0, [r7, #4]
 8001108:	f017 f86e 	bl	80181e8 <memset>
    link->huart = huart;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	683a      	ldr	r2, [r7, #0]
 8001110:	601a      	str	r2, [r3, #0]
    link->state = GKL_STATE_IDLE;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2200      	movs	r2, #0
 8001116:	711a      	strb	r2, [r3, #4]
    link->last_error = GKL_OK;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2200      	movs	r2, #0
 800111c:	715a      	strb	r2, [r3, #5]
    link->consecutive_fail = 0u;
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	2200      	movs	r2, #0
 8001122:	719a      	strb	r2, [r3, #6]
    link->resp_ready = 0u;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2200      	movs	r2, #0
 8001128:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->expected_resp_cmd = 0;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2200      	movs	r2, #0
 8001130:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Raw RX log ring init */
    link->raw_rx_head = 0u;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	2200      	movs	r2, #0
 8001138:	f8a3 228a 	strh.w	r2, [r3, #650]	@ 0x28a
    link->raw_rx_tail = 0u;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	2200      	movs	r2, #0
 8001140:	f8a3 228c 	strh.w	r2, [r3, #652]	@ 0x28c
    link->raw_rx_overflow = 0u;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2200      	movs	r2, #0
 8001148:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e

    /* UART error diagnostics */
    link->last_uart_error = 0u;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2200      	movs	r2, #0
 8001150:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290
    link->uart_error_pending = 0u;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2200      	movs	r2, #0
 8001158:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

    /* RX diagnostics */
    link->rx_seen_since_tx = 0u;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2200      	movs	r2, #0
 8001160:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = 0u;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2200      	movs	r2, #0
 8001168:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->rx_total_bytes = 0u;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2200      	movs	r2, #0
 8001170:	65da      	str	r2, [r3, #92]	@ 0x5c
    link->rx_total_frames = 0u;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2200      	movs	r2, #0
 8001176:	661a      	str	r2, [r3, #96]	@ 0x60

    gkl_rx_reset(link);
 8001178:	6878      	ldr	r0, [r7, #4]
 800117a:	f7ff fecd 	bl	8000f18 <gkl_rx_reset>

    gkl_register_link(link);
 800117e:	6878      	ldr	r0, [r7, #4]
 8001180:	f7ff fd54 	bl	8000c2c <gkl_register_link>

    if (link->huart != NULL)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d009      	beq.n	80011a0 <GKL_Init+0xb0>
    {
        /* Start 1-byte RX interrupt stream (non-blocking, no DMA ring) */
        (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	6818      	ldr	r0, [r3, #0]
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	333c      	adds	r3, #60	@ 0x3c
 8001194:	2201      	movs	r2, #1
 8001196:	4619      	mov	r1, r3
 8001198:	f010 fa96 	bl	80116c8 <HAL_UART_Receive_IT>
 800119c:	e000      	b.n	80011a0 <GKL_Init+0xb0>
    if (link == NULL) return;
 800119e:	bf00      	nop
    }
}
 80011a0:	3708      	adds	r7, #8
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}

080011a6 <GKL_BuildFrame>:
                          char cmd,
                          const uint8_t *data,
                          uint8_t data_len,
                          uint8_t *out_bytes,
                          uint8_t *out_len)
{
 80011a6:	b590      	push	{r4, r7, lr}
 80011a8:	b085      	sub	sp, #20
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	603b      	str	r3, [r7, #0]
 80011ae:	4603      	mov	r3, r0
 80011b0:	71fb      	strb	r3, [r7, #7]
 80011b2:	460b      	mov	r3, r1
 80011b4:	71bb      	strb	r3, [r7, #6]
 80011b6:	4613      	mov	r3, r2
 80011b8:	717b      	strb	r3, [r7, #5]
    if (out_bytes == NULL || out_len == NULL) return GKL_ERR_PARAM;
 80011ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d002      	beq.n	80011c6 <GKL_BuildFrame+0x20>
 80011c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d101      	bne.n	80011ca <GKL_BuildFrame+0x24>
 80011c6:	2302      	movs	r3, #2
 80011c8:	e055      	b.n	8001276 <GKL_BuildFrame+0xd0>
    if (data_len > GKL_MAX_DATA_LEN) return GKL_ERR_PARAM;
 80011ca:	f897 3020 	ldrb.w	r3, [r7, #32]
 80011ce:	2b16      	cmp	r3, #22
 80011d0:	d901      	bls.n	80011d6 <GKL_BuildFrame+0x30>
 80011d2:	2302      	movs	r3, #2
 80011d4:	e04f      	b.n	8001276 <GKL_BuildFrame+0xd0>

    uint8_t idx = 0u;
 80011d6:	2300      	movs	r3, #0
 80011d8:	73fb      	strb	r3, [r7, #15]
    out_bytes[idx++] = GKL_STX;
 80011da:	7bfb      	ldrb	r3, [r7, #15]
 80011dc:	1c5a      	adds	r2, r3, #1
 80011de:	73fa      	strb	r2, [r7, #15]
 80011e0:	461a      	mov	r2, r3
 80011e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011e4:	4413      	add	r3, r2
 80011e6:	2202      	movs	r2, #2
 80011e8:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = ctrl;
 80011ea:	7bfb      	ldrb	r3, [r7, #15]
 80011ec:	1c5a      	adds	r2, r3, #1
 80011ee:	73fa      	strb	r2, [r7, #15]
 80011f0:	461a      	mov	r2, r3
 80011f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011f4:	4413      	add	r3, r2
 80011f6:	79fa      	ldrb	r2, [r7, #7]
 80011f8:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = slave;
 80011fa:	7bfb      	ldrb	r3, [r7, #15]
 80011fc:	1c5a      	adds	r2, r3, #1
 80011fe:	73fa      	strb	r2, [r7, #15]
 8001200:	461a      	mov	r2, r3
 8001202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001204:	4413      	add	r3, r2
 8001206:	79ba      	ldrb	r2, [r7, #6]
 8001208:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = (uint8_t)cmd;
 800120a:	7bfb      	ldrb	r3, [r7, #15]
 800120c:	1c5a      	adds	r2, r3, #1
 800120e:	73fa      	strb	r2, [r7, #15]
 8001210:	461a      	mov	r2, r3
 8001212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001214:	4413      	add	r3, r2
 8001216:	797a      	ldrb	r2, [r7, #5]
 8001218:	701a      	strb	r2, [r3, #0]

    if (data_len > 0u)
 800121a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d012      	beq.n	8001248 <GKL_BuildFrame+0xa2>
    {
        if (data == NULL) return GKL_ERR_PARAM;
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d101      	bne.n	800122c <GKL_BuildFrame+0x86>
 8001228:	2302      	movs	r3, #2
 800122a:	e024      	b.n	8001276 <GKL_BuildFrame+0xd0>
        memcpy(&out_bytes[idx], data, data_len);
 800122c:	7bfb      	ldrb	r3, [r7, #15]
 800122e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001230:	4413      	add	r3, r2
 8001232:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001236:	6839      	ldr	r1, [r7, #0]
 8001238:	4618      	mov	r0, r3
 800123a:	f017 f81d 	bl	8018278 <memcpy>
        idx = (uint8_t)(idx + data_len);
 800123e:	7bfa      	ldrb	r2, [r7, #15]
 8001240:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001244:	4413      	add	r3, r2
 8001246:	73fb      	strb	r3, [r7, #15]
    }

    /* checksum placeholder */
    out_bytes[idx++] = 0u;
 8001248:	7bfb      	ldrb	r3, [r7, #15]
 800124a:	1c5a      	adds	r2, r3, #1
 800124c:	73fa      	strb	r2, [r7, #15]
 800124e:	461a      	mov	r2, r3
 8001250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001252:	4413      	add	r3, r2
 8001254:	2200      	movs	r2, #0
 8001256:	701a      	strb	r2, [r3, #0]
    out_bytes[idx - 1u] = gkl_checksum_xor(out_bytes, idx);
 8001258:	7bfb      	ldrb	r3, [r7, #15]
 800125a:	3b01      	subs	r3, #1
 800125c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800125e:	18d4      	adds	r4, r2, r3
 8001260:	7bfb      	ldrb	r3, [r7, #15]
 8001262:	4619      	mov	r1, r3
 8001264:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001266:	f7ff fddb 	bl	8000e20 <gkl_checksum_xor>
 800126a:	4603      	mov	r3, r0
 800126c:	7023      	strb	r3, [r4, #0]

    *out_len = idx;
 800126e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001270:	7bfa      	ldrb	r2, [r7, #15]
 8001272:	701a      	strb	r2, [r3, #0]
    return GKL_OK;
 8001274:	2300      	movs	r3, #0
}
 8001276:	4618      	mov	r0, r3
 8001278:	3714      	adds	r7, #20
 800127a:	46bd      	mov	sp, r7
 800127c:	bd90      	pop	{r4, r7, pc}

0800127e <GKL_Send>:
                    uint8_t slave,
                    char cmd,
                    const uint8_t *data,
                    uint8_t data_len,
                    char expected_resp_cmd)
{
 800127e:	b590      	push	{r4, r7, lr}
 8001280:	b089      	sub	sp, #36	@ 0x24
 8001282:	af04      	add	r7, sp, #16
 8001284:	6078      	str	r0, [r7, #4]
 8001286:	4608      	mov	r0, r1
 8001288:	4611      	mov	r1, r2
 800128a:	461a      	mov	r2, r3
 800128c:	4603      	mov	r3, r0
 800128e:	70fb      	strb	r3, [r7, #3]
 8001290:	460b      	mov	r3, r1
 8001292:	70bb      	strb	r3, [r7, #2]
 8001294:	4613      	mov	r3, r2
 8001296:	707b      	strb	r3, [r7, #1]
    if (link == NULL || link->huart == NULL) return GKL_ERR_PARAM;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d003      	beq.n	80012a6 <GKL_Send+0x28>
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d101      	bne.n	80012aa <GKL_Send+0x2c>
 80012a6:	2302      	movs	r3, #2
 80012a8:	e094      	b.n	80013d4 <GKL_Send+0x156>
    if (data_len > GKL_MAX_DATA_LEN) return GKL_ERR_PARAM;
 80012aa:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80012ae:	2b16      	cmp	r3, #22
 80012b0:	d901      	bls.n	80012b6 <GKL_Send+0x38>
 80012b2:	2302      	movs	r3, #2
 80012b4:	e08e      	b.n	80013d4 <GKL_Send+0x156>

    /* Only one in-flight request per link */
    if (link->state != GKL_STATE_IDLE && link->state != GKL_STATE_GOT_RESP && link->state != GKL_STATE_ERROR)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	791b      	ldrb	r3, [r3, #4]
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d00b      	beq.n	80012d8 <GKL_Send+0x5a>
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	791b      	ldrb	r3, [r3, #4]
 80012c4:	b2db      	uxtb	r3, r3
 80012c6:	2b03      	cmp	r3, #3
 80012c8:	d006      	beq.n	80012d8 <GKL_Send+0x5a>
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	791b      	ldrb	r3, [r3, #4]
 80012ce:	b2db      	uxtb	r3, r3
 80012d0:	2b04      	cmp	r3, #4
 80012d2:	d001      	beq.n	80012d8 <GKL_Send+0x5a>
    {
        return GKL_ERR_BUSY;
 80012d4:	2301      	movs	r3, #1
 80012d6:	e07d      	b.n	80013d4 <GKL_Send+0x156>
    }

    /* Clear previous response */
    link->resp_ready = 0u;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2200      	movs	r2, #0
 80012dc:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    memset(&link->last_resp, 0, sizeof(link->last_resp));
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	3365      	adds	r3, #101	@ 0x65
 80012e4:	221b      	movs	r2, #27
 80012e6:	2100      	movs	r1, #0
 80012e8:	4618      	mov	r0, r3
 80012ea:	f016 ff7d 	bl	80181e8 <memset>

    /* Reset RX buffer/timestamps for this exchange (IMPORTANT: do it BEFORE setting rx_expected_len) */
    gkl_rx_reset(link);
 80012ee:	6878      	ldr	r0, [r7, #4]
 80012f0:	f7ff fe12 	bl	8000f18 <gkl_rx_reset>

    /* Reset RX diagnostics for this exchange */
    link->rx_seen_since_tx = 0u;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	2200      	movs	r2, #0
 80012f8:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = 0u;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	2200      	movs	r2, #0
 8001300:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->last_uart_error = 0u;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	2200      	movs	r2, #0
 8001308:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290

    /* Store expected response command and pre-calc expected response length if known */
    link->expected_resp_cmd = expected_resp_cmd;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001312:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    uint8_t resp_data_len = gkl_resp_data_len_for_cmd(expected_resp_cmd);
 8001316:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800131a:	4618      	mov	r0, r3
 800131c:	f7ff fdaa 	bl	8000e74 <gkl_resp_data_len_for_cmd>
 8001320:	4603      	mov	r3, r0
 8001322:	73fb      	strb	r3, [r7, #15]
    if (resp_data_len != 0xFFu)
 8001324:	7bfb      	ldrb	r3, [r7, #15]
 8001326:	2bff      	cmp	r3, #255	@ 0xff
 8001328:	d006      	beq.n	8001338 <GKL_Send+0xba>
    {
        link->rx_expected_len = (uint8_t)(1u + 2u + 1u + resp_data_len + 1u);
 800132a:	7bfb      	ldrb	r3, [r7, #15]
 800132c:	3305      	adds	r3, #5
 800132e:	b2da      	uxtb	r2, r3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8001336:	e003      	b.n	8001340 <GKL_Send+0xc2>
    }
    else
    {
        link->rx_expected_len = 0u;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	2200      	movs	r2, #0
 800133c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Build TX frame */
    uint8_t out_len = 0u;
 8001340:	2300      	movs	r3, #0
 8001342:	737b      	strb	r3, [r7, #13]
    GKL_Result br = GKL_BuildFrame(ctrl, slave, cmd, data, data_len, link->tx_buf, &out_len);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	3320      	adds	r3, #32
 8001348:	787c      	ldrb	r4, [r7, #1]
 800134a:	78b9      	ldrb	r1, [r7, #2]
 800134c:	78f8      	ldrb	r0, [r7, #3]
 800134e:	f107 020d 	add.w	r2, r7, #13
 8001352:	9202      	str	r2, [sp, #8]
 8001354:	9301      	str	r3, [sp, #4]
 8001356:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800135a:	9300      	str	r3, [sp, #0]
 800135c:	6a3b      	ldr	r3, [r7, #32]
 800135e:	4622      	mov	r2, r4
 8001360:	f7ff ff21 	bl	80011a6 <GKL_BuildFrame>
 8001364:	4603      	mov	r3, r0
 8001366:	73bb      	strb	r3, [r7, #14]
    if (br != GKL_OK) return br;
 8001368:	7bbb      	ldrb	r3, [r7, #14]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <GKL_Send+0xf4>
 800136e:	7bbb      	ldrb	r3, [r7, #14]
 8001370:	e030      	b.n	80013d4 <GKL_Send+0x156>
    link->tx_len = out_len;
 8001372:	7b7a      	ldrb	r2, [r7, #13]
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b

    /* Clean DCache before DMA reads tx_buf */
    dcache_clean_by_addr(link->tx_buf, link->tx_len);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	f103 0220 	add.w	r2, r3, #32
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8001386:	4619      	mov	r1, r3
 8001388:	4610      	mov	r0, r2
 800138a:	f7ff fcfd 	bl	8000d88 <dcache_clean_by_addr>

    if (HAL_UART_Transmit_DMA(link->huart, (uint8_t*)link->tx_buf, link->tx_len) != HAL_OK)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6818      	ldr	r0, [r3, #0]
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	f103 0120 	add.w	r1, r3, #32
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800139e:	461a      	mov	r2, r3
 80013a0:	f010 f9de 	bl	8011760 <HAL_UART_Transmit_DMA>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d010      	beq.n	80013cc <GKL_Send+0x14e>
    {
        link->last_error = GKL_ERR_UART;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2206      	movs	r2, #6
 80013ae:	715a      	strb	r2, [r3, #5]
        if (link->consecutive_fail < 255u) link->consecutive_fail++;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	799b      	ldrb	r3, [r3, #6]
 80013b4:	b2db      	uxtb	r3, r3
 80013b6:	2bff      	cmp	r3, #255	@ 0xff
 80013b8:	d006      	beq.n	80013c8 <GKL_Send+0x14a>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	799b      	ldrb	r3, [r3, #6]
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	3301      	adds	r3, #1
 80013c2:	b2da      	uxtb	r2, r3
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	719a      	strb	r2, [r3, #6]
        return GKL_ERR_UART;
 80013c8:	2306      	movs	r3, #6
 80013ca:	e003      	b.n	80013d4 <GKL_Send+0x156>
    }

    link->state = GKL_STATE_TX_DMA;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2201      	movs	r2, #1
 80013d0:	711a      	strb	r2, [r3, #4]
    return GKL_OK;
 80013d2:	2300      	movs	r3, #0
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3714      	adds	r7, #20
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd90      	pop	{r4, r7, pc}

080013dc <GKL_HasResponse>:


bool GKL_HasResponse(GKL_Link *link)
{
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
    if (link == NULL) return false;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d101      	bne.n	80013ee <GKL_HasResponse+0x12>
 80013ea:	2300      	movs	r3, #0
 80013ec:	e008      	b.n	8001400 <GKL_HasResponse+0x24>
    return (link->resp_ready != 0u);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	bf14      	ite	ne
 80013fa:	2301      	movne	r3, #1
 80013fc:	2300      	moveq	r3, #0
 80013fe:	b2db      	uxtb	r3, r3
}
 8001400:	4618      	mov	r0, r3
 8001402:	370c      	adds	r7, #12
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr

0800140c <GKL_GetResponse>:

bool GKL_GetResponse(GKL_Link *link, GKL_Frame *out)
{
 800140c:	b4b0      	push	{r4, r5, r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	6039      	str	r1, [r7, #0]
    if (link == NULL || out == NULL) return false;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d002      	beq.n	8001422 <GKL_GetResponse+0x16>
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d101      	bne.n	8001426 <GKL_GetResponse+0x1a>
 8001422:	2300      	movs	r3, #0
 8001424:	e026      	b.n	8001474 <GKL_GetResponse+0x68>
    if (link->resp_ready == 0u) return false;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 800142c:	b2db      	uxtb	r3, r3
 800142e:	2b00      	cmp	r3, #0
 8001430:	d101      	bne.n	8001436 <GKL_GetResponse+0x2a>
 8001432:	2300      	movs	r3, #0
 8001434:	e01e      	b.n	8001474 <GKL_GetResponse+0x68>
  __ASM volatile ("cpsid i" : : : "memory");
 8001436:	b672      	cpsid	i
}
 8001438:	bf00      	nop

    __disable_irq();
    *out = link->last_resp;
 800143a:	683a      	ldr	r2, [r7, #0]
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	3365      	adds	r3, #101	@ 0x65
 8001440:	6818      	ldr	r0, [r3, #0]
 8001442:	6859      	ldr	r1, [r3, #4]
 8001444:	689d      	ldr	r5, [r3, #8]
 8001446:	68dc      	ldr	r4, [r3, #12]
 8001448:	6010      	str	r0, [r2, #0]
 800144a:	6051      	str	r1, [r2, #4]
 800144c:	6095      	str	r5, [r2, #8]
 800144e:	60d4      	str	r4, [r2, #12]
 8001450:	6918      	ldr	r0, [r3, #16]
 8001452:	6959      	ldr	r1, [r3, #20]
 8001454:	6110      	str	r0, [r2, #16]
 8001456:	6151      	str	r1, [r2, #20]
 8001458:	8b19      	ldrh	r1, [r3, #24]
 800145a:	7e9b      	ldrb	r3, [r3, #26]
 800145c:	8311      	strh	r1, [r2, #24]
 800145e:	7693      	strb	r3, [r2, #26]
    link->resp_ready = 0u;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2200      	movs	r2, #0
 8001464:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->state = GKL_STATE_IDLE;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2200      	movs	r2, #0
 800146c:	711a      	strb	r2, [r3, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 800146e:	b662      	cpsie	i
}
 8001470:	bf00      	nop
    __enable_irq();

    return true;
 8001472:	2301      	movs	r3, #1
}
 8001474:	4618      	mov	r0, r3
 8001476:	370c      	adds	r7, #12
 8001478:	46bd      	mov	sp, r7
 800147a:	bcb0      	pop	{r4, r5, r7}
 800147c:	4770      	bx	lr

0800147e <GKL_GetStats>:

GKL_Stats GKL_GetStats(GKL_Link *link)
{
 800147e:	b490      	push	{r4, r7}
 8001480:	b086      	sub	sp, #24
 8001482:	af00      	add	r7, sp, #0
 8001484:	6078      	str	r0, [r7, #4]
 8001486:	6039      	str	r1, [r7, #0]
    GKL_Stats st;
    st.consecutive_fail = 0u;
 8001488:	2300      	movs	r3, #0
 800148a:	723b      	strb	r3, [r7, #8]
    st.last_error = GKL_ERR_PARAM;
 800148c:	2302      	movs	r3, #2
 800148e:	727b      	strb	r3, [r7, #9]
    st.state = GKL_STATE_ERROR;
 8001490:	2304      	movs	r3, #4
 8001492:	72bb      	strb	r3, [r7, #10]

    st.rx_seen_since_tx = 0u;
 8001494:	2300      	movs	r3, #0
 8001496:	72fb      	strb	r3, [r7, #11]
    st.last_rx_byte = 0u;
 8001498:	2300      	movs	r3, #0
 800149a:	733b      	strb	r3, [r7, #12]
    st.rx_len = 0u;
 800149c:	2300      	movs	r3, #0
 800149e:	737b      	strb	r3, [r7, #13]
    st.rx_total_bytes = 0u;
 80014a0:	2300      	movs	r3, #0
 80014a2:	613b      	str	r3, [r7, #16]
    st.rx_total_frames = 0u;
 80014a4:	2300      	movs	r3, #0
 80014a6:	617b      	str	r3, [r7, #20]

    if (link == NULL)
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d107      	bne.n	80014be <GKL_GetStats+0x40>
    {
        return st;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	461c      	mov	r4, r3
 80014b2:	f107 0308 	add.w	r3, r7, #8
 80014b6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014b8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80014bc:	e027      	b.n	800150e <GKL_GetStats+0x90>
    }

    st.consecutive_fail = link->consecutive_fail;
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	799b      	ldrb	r3, [r3, #6]
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	723b      	strb	r3, [r7, #8]
    st.last_error = link->last_error;
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	795b      	ldrb	r3, [r3, #5]
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	727b      	strb	r3, [r7, #9]
    st.state = link->state;
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	791b      	ldrb	r3, [r3, #4]
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	72bb      	strb	r3, [r7, #10]

    st.rx_seen_since_tx = link->rx_seen_since_tx;
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
 80014dc:	b2db      	uxtb	r3, r3
 80014de:	72fb      	strb	r3, [r7, #11]
    st.last_rx_byte = link->last_rx_byte;
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	f893 305b 	ldrb.w	r3, [r3, #91]	@ 0x5b
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	733b      	strb	r3, [r7, #12]
    st.rx_len = link->rx_len;
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	737b      	strb	r3, [r7, #13]
    st.rx_total_bytes = link->rx_total_bytes;
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014f8:	613b      	str	r3, [r7, #16]
    st.rx_total_frames = link->rx_total_frames;
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014fe:	617b      	str	r3, [r7, #20]
    return st;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	461c      	mov	r4, r3
 8001504:	f107 0308 	add.w	r3, r7, #8
 8001508:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800150a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	3718      	adds	r7, #24
 8001512:	46bd      	mov	sp, r7
 8001514:	bc90      	pop	{r4, r7}
 8001516:	4770      	bx	lr

08001518 <GKL_Task>:

void GKL_Task(GKL_Link *link)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b084      	sub	sp, #16
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
    if (link == NULL || link->huart == NULL) return;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d02f      	beq.n	8001586 <GKL_Task+0x6e>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d02b      	beq.n	8001586 <GKL_Task+0x6e>
    uint32_t now = HAL_GetTick();
 800152e:	f004 fd7b 	bl	8006028 <HAL_GetTick>
 8001532:	60f8      	str	r0, [r7, #12]

    /* Inter-byte timeout (tif) */
    if (link->rx_len > 0u)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800153a:	b2db      	uxtb	r3, r3
 800153c:	2b00      	cmp	r3, #0
 800153e:	d009      	beq.n	8001554 <GKL_Task+0x3c>
    {
        if ((now - link->last_rx_byte_ms) > (uint32_t)GKL_INTERBYTE_TIMEOUT_MS)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001546:	68fa      	ldr	r2, [r7, #12]
 8001548:	1ad3      	subs	r3, r2, r3
 800154a:	2b0a      	cmp	r3, #10
 800154c:	d902      	bls.n	8001554 <GKL_Task+0x3c>
        {
            gkl_rx_reset(link);
 800154e:	6878      	ldr	r0, [r7, #4]
 8001550:	f7ff fce2 	bl	8000f18 <gkl_rx_reset>
        }
    }

    /* Response timeout (ts) */
    if (link->state == GKL_STATE_WAIT_RESP)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	791b      	ldrb	r3, [r3, #4]
 8001558:	b2db      	uxtb	r3, r3
 800155a:	2b02      	cmp	r3, #2
 800155c:	d10a      	bne.n	8001574 <GKL_Task+0x5c>
    {
        if ((now - link->tx_done_ms) > (uint32_t)GKL_RESP_TIMEOUT_MS)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001564:	68fa      	ldr	r2, [r7, #12]
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	2b64      	cmp	r3, #100	@ 0x64
 800156a:	d903      	bls.n	8001574 <GKL_Task+0x5c>
        {
            gkl_fail(link, GKL_ERR_TIMEOUT);
 800156c:	2103      	movs	r1, #3
 800156e:	6878      	ldr	r0, [r7, #4]
 8001570:	f7ff fcf1 	bl	8000f56 <gkl_fail>
        }
    }

    /* Auto-clear error to avoid blocking application */
    if (link->state == GKL_STATE_ERROR)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	791b      	ldrb	r3, [r3, #4]
 8001578:	b2db      	uxtb	r3, r3
 800157a:	2b04      	cmp	r3, #4
 800157c:	d104      	bne.n	8001588 <GKL_Task+0x70>
    {
        link->state = GKL_STATE_IDLE;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2200      	movs	r2, #0
 8001582:	711a      	strb	r2, [r3, #4]
 8001584:	e000      	b.n	8001588 <GKL_Task+0x70>
    if (link == NULL || link->huart == NULL) return;
 8001586:	bf00      	nop
    }
}
 8001588:	3710      	adds	r7, #16
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}

0800158e <GKL_Global_UART_TxCpltCallback>:

/* ===================== HAL callback dispatcher ===================== */

void GKL_Global_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800158e:	b580      	push	{r7, lr}
 8001590:	b084      	sub	sp, #16
 8001592:	af00      	add	r7, sp, #0
 8001594:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 8001596:	6878      	ldr	r0, [r7, #4]
 8001598:	f7ff fb92 	bl	8000cc0 <gkl_find_by_huart>
 800159c:	60f8      	str	r0, [r7, #12]
    if (link == NULL) return;
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d009      	beq.n	80015b8 <GKL_Global_UART_TxCpltCallback+0x2a>

    link->tx_done_ms = HAL_GetTick();
 80015a4:	f004 fd40 	bl	8006028 <HAL_GetTick>
 80015a8:	4602      	mov	r2, r0
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    link->state = GKL_STATE_WAIT_RESP;
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	2202      	movs	r2, #2
 80015b4:	711a      	strb	r2, [r3, #4]
 80015b6:	e000      	b.n	80015ba <GKL_Global_UART_TxCpltCallback+0x2c>
    if (link == NULL) return;
 80015b8:	bf00      	nop
}
 80015ba:	3710      	adds	r7, #16
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}

080015c0 <GKL_Global_UART_RxCpltCallback>:

void GKL_Global_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b086      	sub	sp, #24
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 80015c8:	6878      	ldr	r0, [r7, #4]
 80015ca:	f7ff fb79 	bl	8000cc0 <gkl_find_by_huart>
 80015ce:	6178      	str	r0, [r7, #20]
    if (link == NULL) return;
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d04d      	beq.n	8001672 <GKL_Global_UART_RxCpltCallback+0xb2>

    uint32_t now = HAL_GetTick();
 80015d6:	f004 fd27 	bl	8006028 <HAL_GetTick>
 80015da:	6138      	str	r0, [r7, #16]
    uint8_t b = link->rx_byte;
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80015e2:	73fb      	strb	r3, [r7, #15]

    /* Log EVERY received byte (even garbage/out-of-frame) */
    gkl_raw_rx_push(link, b);
 80015e4:	7bfb      	ldrb	r3, [r7, #15]
 80015e6:	4619      	mov	r1, r3
 80015e8:	6978      	ldr	r0, [r7, #20]
 80015ea:	f7ff fb9b 	bl	8000d24 <gkl_raw_rx_push>

    link->last_rx_byte_ms = now;
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	693a      	ldr	r2, [r7, #16]
 80015f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* RX diagnostics */
    link->rx_seen_since_tx = 1u;
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	2201      	movs	r2, #1
 80015fa:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = b;
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	7bfa      	ldrb	r2, [r7, #15]
 8001602:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->rx_total_bytes++;
 8001606:	697b      	ldr	r3, [r7, #20]
 8001608:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800160a:	1c5a      	adds	r2, r3, #1
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (link->rx_len == 0u)
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001616:	b2db      	uxtb	r3, r3
 8001618:	2b00      	cmp	r3, #0
 800161a:	d102      	bne.n	8001622 <GKL_Global_UART_RxCpltCallback+0x62>
    {
        /* Wait for STX */
        if (b != GKL_STX)
 800161c:	7bfb      	ldrb	r3, [r7, #15]
 800161e:	2b02      	cmp	r3, #2
 8001620:	d11d      	bne.n	800165e <GKL_Global_UART_RxCpltCallback+0x9e>
        {
            goto rearm;
        }
    }

    if (link->rx_len < GKL_MAX_FRAME_LEN)
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001628:	b2db      	uxtb	r3, r3
 800162a:	2b1a      	cmp	r3, #26
 800162c:	d812      	bhi.n	8001654 <GKL_Global_UART_RxCpltCallback+0x94>
    {
        link->rx_buf[link->rx_len++] = b;
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001634:	b2db      	uxtb	r3, r3
 8001636:	1c5a      	adds	r2, r3, #1
 8001638:	b2d1      	uxtb	r1, r2
 800163a:	697a      	ldr	r2, [r7, #20]
 800163c:	f882 1059 	strb.w	r1, [r2, #89]	@ 0x59
 8001640:	461a      	mov	r2, r3
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	4413      	add	r3, r2
 8001646:	7bfa      	ldrb	r2, [r7, #15]
 8001648:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        gkl_fail(link, GKL_ERR_FORMAT);
        goto rearm;
    }

    gkl_try_finalize_frame_if_complete(link);
 800164c:	6978      	ldr	r0, [r7, #20]
 800164e:	f7ff fcb9 	bl	8000fc4 <gkl_try_finalize_frame_if_complete>
 8001652:	e005      	b.n	8001660 <GKL_Global_UART_RxCpltCallback+0xa0>
        gkl_fail(link, GKL_ERR_FORMAT);
 8001654:	2105      	movs	r1, #5
 8001656:	6978      	ldr	r0, [r7, #20]
 8001658:	f7ff fc7d 	bl	8000f56 <gkl_fail>
        goto rearm;
 800165c:	e000      	b.n	8001660 <GKL_Global_UART_RxCpltCallback+0xa0>
            goto rearm;
 800165e:	bf00      	nop

rearm:
    (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	6818      	ldr	r0, [r3, #0]
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	333c      	adds	r3, #60	@ 0x3c
 8001668:	2201      	movs	r2, #1
 800166a:	4619      	mov	r1, r3
 800166c:	f010 f82c 	bl	80116c8 <HAL_UART_Receive_IT>
 8001670:	e000      	b.n	8001674 <GKL_Global_UART_RxCpltCallback+0xb4>
    if (link == NULL) return;
 8001672:	bf00      	nop
}
 8001674:	3718      	adds	r7, #24
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}

0800167a <GKL_Global_UART_ErrorCallback>:

void GKL_Global_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800167a:	b580      	push	{r7, lr}
 800167c:	b084      	sub	sp, #16
 800167e:	af00      	add	r7, sp, #0
 8001680:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 8001682:	6878      	ldr	r0, [r7, #4]
 8001684:	f7ff fb1c 	bl	8000cc0 <gkl_find_by_huart>
 8001688:	60f8      	str	r0, [r7, #12]
    if (link == NULL) return;
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d04b      	beq.n	8001728 <GKL_Global_UART_ErrorCallback+0xae>

    /* Save error code for diagnostics (printed from main loop) */
    link->last_uart_error = huart->ErrorCode;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290
    link->uart_error_pending = 1u;
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	2201      	movs	r2, #1
 80016a0:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

    /* Try to grab a byte if it is sitting in RDR (framing/parity error cases) */
    if ((huart->Instance->ISR & USART_ISR_RXNE_RXFNE) != 0u)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	69db      	ldr	r3, [r3, #28]
 80016aa:	f003 0320 	and.w	r3, r3, #32
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d008      	beq.n	80016c4 <GKL_Global_UART_ErrorCallback+0x4a>
    {
        uint8_t b = (uint8_t)(huart->Instance->RDR & 0xFFu);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016b8:	72fb      	strb	r3, [r7, #11]
        gkl_raw_rx_push(link, b);
 80016ba:	7afb      	ldrb	r3, [r7, #11]
 80016bc:	4619      	mov	r1, r3
 80016be:	68f8      	ldr	r0, [r7, #12]
 80016c0:	f7ff fb30 	bl	8000d24 <gkl_raw_rx_push>
    }

    /* Clear UART error flags and restart RX */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	2208      	movs	r2, #8
 80016ca:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_FEFLAG(huart);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	2202      	movs	r2, #2
 80016d2:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_NEFLAG(huart);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	2204      	movs	r2, #4
 80016da:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_PEFLAG(huart);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2201      	movs	r2, #1
 80016e2:	621a      	str	r2, [r3, #32]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2200      	movs	r2, #0
 80016e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    link->last_error = GKL_ERR_UART;
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	2206      	movs	r2, #6
 80016f0:	715a      	strb	r2, [r3, #5]
    if (link->consecutive_fail < 255u) link->consecutive_fail++;
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	799b      	ldrb	r3, [r3, #6]
 80016f6:	b2db      	uxtb	r3, r3
 80016f8:	2bff      	cmp	r3, #255	@ 0xff
 80016fa:	d006      	beq.n	800170a <GKL_Global_UART_ErrorCallback+0x90>
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	799b      	ldrb	r3, [r3, #6]
 8001700:	b2db      	uxtb	r3, r3
 8001702:	3301      	adds	r3, #1
 8001704:	b2da      	uxtb	r2, r3
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	719a      	strb	r2, [r3, #6]
    gkl_rx_reset(link);
 800170a:	68f8      	ldr	r0, [r7, #12]
 800170c:	f7ff fc04 	bl	8000f18 <gkl_rx_reset>

    (void)HAL_UART_AbortReceive_IT(huart);
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	f010 f8a5 	bl	8011860 <HAL_UART_AbortReceive_IT>
    (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	6818      	ldr	r0, [r3, #0]
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	333c      	adds	r3, #60	@ 0x3c
 800171e:	2201      	movs	r2, #1
 8001720:	4619      	mov	r1, r3
 8001722:	f00f ffd1 	bl	80116c8 <HAL_UART_Receive_IT>
 8001726:	e000      	b.n	800172a <GKL_Global_UART_ErrorCallback+0xb0>
    if (link == NULL) return;
 8001728:	bf00      	nop
}
 800172a:	3710      	adds	r7, #16
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}

08001730 <GKL_GetAndClearUartError>:
    link->raw_rx_tail = tail;
    return n;
}

bool GKL_GetAndClearUartError(GKL_Link *link, uint32_t *out_error)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
    if (link == NULL || out_error == NULL) return false;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d002      	beq.n	8001746 <GKL_GetAndClearUartError+0x16>
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d101      	bne.n	800174a <GKL_GetAndClearUartError+0x1a>
 8001746:	2300      	movs	r3, #0
 8001748:	e011      	b.n	800176e <GKL_GetAndClearUartError+0x3e>
    if (link->uart_error_pending == 0u) return false;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 8001750:	b2db      	uxtb	r3, r3
 8001752:	2b00      	cmp	r3, #0
 8001754:	d101      	bne.n	800175a <GKL_GetAndClearUartError+0x2a>
 8001756:	2300      	movs	r3, #0
 8001758:	e009      	b.n	800176e <GKL_GetAndClearUartError+0x3e>

    *out_error = link->last_uart_error;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	f8d3 2290 	ldr.w	r2, [r3, #656]	@ 0x290
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	601a      	str	r2, [r3, #0]
    link->uart_error_pending = 0u;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2200      	movs	r2, #0
 8001768:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
    return true;
 800176c:	2301      	movs	r3, #1
}
 800176e:	4618      	mov	r0, r3
 8001770:	370c      	adds	r7, #12
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr
	...

0800177c <KEYBOARD_Init>:
static uint16_t ColPins[KEY_COLS] = {GPIO_PIN_11, GPIO_PIN_12, GPIO_PIN_13, GPIO_PIN_14};

static volatile char ActiveKey = 0;
static volatile uint8_t KeyReady = 0;

void KEYBOARD_Init(void) {
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
    // ,     High ()
    for(uint8_t r = 0; r < KEY_ROWS; r++) {
 8001782:	2300      	movs	r3, #0
 8001784:	71fb      	strb	r3, [r7, #7]
 8001786:	e00e      	b.n	80017a6 <KEYBOARD_Init+0x2a>
        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_SET);
 8001788:	79fb      	ldrb	r3, [r7, #7]
 800178a:	4a0b      	ldr	r2, [pc, #44]	@ (80017b8 <KEYBOARD_Init+0x3c>)
 800178c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001790:	79fb      	ldrb	r3, [r7, #7]
 8001792:	4a0a      	ldr	r2, [pc, #40]	@ (80017bc <KEYBOARD_Init+0x40>)
 8001794:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001798:	2201      	movs	r2, #1
 800179a:	4619      	mov	r1, r3
 800179c:	f007 fe26 	bl	80093ec <HAL_GPIO_WritePin>
    for(uint8_t r = 0; r < KEY_ROWS; r++) {
 80017a0:	79fb      	ldrb	r3, [r7, #7]
 80017a2:	3301      	adds	r3, #1
 80017a4:	71fb      	strb	r3, [r7, #7]
 80017a6:	79fb      	ldrb	r3, [r7, #7]
 80017a8:	2b04      	cmp	r3, #4
 80017aa:	d9ed      	bls.n	8001788 <KEYBOARD_Init+0xc>
    }
}
 80017ac:	bf00      	nop
 80017ae:	bf00      	nop
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	24000000 	.word	0x24000000
 80017bc:	24000014 	.word	0x24000014

080017c0 <KEYBOARD_Scan_Process>:

/**
 *     .
 *   10   HAL_TIM_PeriodElapsedCallback.
 */
void KEYBOARD_Scan_Process(void) {
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
    static uint8_t debounce_timer = 0;
    static char candidate_key = 0;
    char current_detected = 0;
 80017c6:	2300      	movs	r3, #0
 80017c8:	71fb      	strb	r3, [r7, #7]

    // 1.   
    for (uint8_t r = 0; r < KEY_ROWS; r++) {
 80017ca:	2300      	movs	r3, #0
 80017cc:	71bb      	strb	r3, [r7, #6]
 80017ce:	e03e      	b.n	800184e <KEYBOARD_Scan_Process+0x8e>
        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_RESET); //  
 80017d0:	79bb      	ldrb	r3, [r7, #6]
 80017d2:	4a3a      	ldr	r2, [pc, #232]	@ (80018bc <KEYBOARD_Scan_Process+0xfc>)
 80017d4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80017d8:	79bb      	ldrb	r3, [r7, #6]
 80017da:	4a39      	ldr	r2, [pc, #228]	@ (80018c0 <KEYBOARD_Scan_Process+0x100>)
 80017dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80017e0:	2200      	movs	r2, #0
 80017e2:	4619      	mov	r1, r3
 80017e4:	f007 fe02 	bl	80093ec <HAL_GPIO_WritePin>

        for (uint8_t c = 0; c < KEY_COLS; c++) {
 80017e8:	2300      	movs	r3, #0
 80017ea:	717b      	strb	r3, [r7, #5]
 80017ec:	e01a      	b.n	8001824 <KEYBOARD_Scan_Process+0x64>
            if (HAL_GPIO_ReadPin(ColPorts[c], ColPins[c]) == GPIO_PIN_RESET) {
 80017ee:	797b      	ldrb	r3, [r7, #5]
 80017f0:	4a34      	ldr	r2, [pc, #208]	@ (80018c4 <KEYBOARD_Scan_Process+0x104>)
 80017f2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80017f6:	797b      	ldrb	r3, [r7, #5]
 80017f8:	4933      	ldr	r1, [pc, #204]	@ (80018c8 <KEYBOARD_Scan_Process+0x108>)
 80017fa:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80017fe:	4619      	mov	r1, r3
 8001800:	4610      	mov	r0, r2
 8001802:	f007 fddb 	bl	80093bc <HAL_GPIO_ReadPin>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d108      	bne.n	800181e <KEYBOARD_Scan_Process+0x5e>
                current_detected = KeyMap[r][c];
 800180c:	79ba      	ldrb	r2, [r7, #6]
 800180e:	797b      	ldrb	r3, [r7, #5]
 8001810:	492e      	ldr	r1, [pc, #184]	@ (80018cc <KEYBOARD_Scan_Process+0x10c>)
 8001812:	0092      	lsls	r2, r2, #2
 8001814:	440a      	add	r2, r1
 8001816:	4413      	add	r3, r2
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	71fb      	strb	r3, [r7, #7]
                break;
 800181c:	e005      	b.n	800182a <KEYBOARD_Scan_Process+0x6a>
        for (uint8_t c = 0; c < KEY_COLS; c++) {
 800181e:	797b      	ldrb	r3, [r7, #5]
 8001820:	3301      	adds	r3, #1
 8001822:	717b      	strb	r3, [r7, #5]
 8001824:	797b      	ldrb	r3, [r7, #5]
 8001826:	2b03      	cmp	r3, #3
 8001828:	d9e1      	bls.n	80017ee <KEYBOARD_Scan_Process+0x2e>
            }
        }

        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_SET); //  
 800182a:	79bb      	ldrb	r3, [r7, #6]
 800182c:	4a23      	ldr	r2, [pc, #140]	@ (80018bc <KEYBOARD_Scan_Process+0xfc>)
 800182e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001832:	79bb      	ldrb	r3, [r7, #6]
 8001834:	4a22      	ldr	r2, [pc, #136]	@ (80018c0 <KEYBOARD_Scan_Process+0x100>)
 8001836:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800183a:	2201      	movs	r2, #1
 800183c:	4619      	mov	r1, r3
 800183e:	f007 fdd5 	bl	80093ec <HAL_GPIO_WritePin>
        if (current_detected) break;
 8001842:	79fb      	ldrb	r3, [r7, #7]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d106      	bne.n	8001856 <KEYBOARD_Scan_Process+0x96>
    for (uint8_t r = 0; r < KEY_ROWS; r++) {
 8001848:	79bb      	ldrb	r3, [r7, #6]
 800184a:	3301      	adds	r3, #1
 800184c:	71bb      	strb	r3, [r7, #6]
 800184e:	79bb      	ldrb	r3, [r7, #6]
 8001850:	2b04      	cmp	r3, #4
 8001852:	d9bd      	bls.n	80017d0 <KEYBOARD_Scan_Process+0x10>
 8001854:	e000      	b.n	8001858 <KEYBOARD_Scan_Process+0x98>
        if (current_detected) break;
 8001856:	bf00      	nop
    }

    // 2.  
    if (current_detected != 0 && current_detected == candidate_key) {
 8001858:	79fb      	ldrb	r3, [r7, #7]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d01d      	beq.n	800189a <KEYBOARD_Scan_Process+0xda>
 800185e:	4b1c      	ldr	r3, [pc, #112]	@ (80018d0 <KEYBOARD_Scan_Process+0x110>)
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	79fa      	ldrb	r2, [r7, #7]
 8001864:	429a      	cmp	r2, r3
 8001866:	d118      	bne.n	800189a <KEYBOARD_Scan_Process+0xda>
        if (++debounce_timer >= 3) { //  30 
 8001868:	4b1a      	ldr	r3, [pc, #104]	@ (80018d4 <KEYBOARD_Scan_Process+0x114>)
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	3301      	adds	r3, #1
 800186e:	b2da      	uxtb	r2, r3
 8001870:	4b18      	ldr	r3, [pc, #96]	@ (80018d4 <KEYBOARD_Scan_Process+0x114>)
 8001872:	701a      	strb	r2, [r3, #0]
 8001874:	4b17      	ldr	r3, [pc, #92]	@ (80018d4 <KEYBOARD_Scan_Process+0x114>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	2b02      	cmp	r3, #2
 800187a:	d91b      	bls.n	80018b4 <KEYBOARD_Scan_Process+0xf4>
            if (!KeyReady) {
 800187c:	4b16      	ldr	r3, [pc, #88]	@ (80018d8 <KEYBOARD_Scan_Process+0x118>)
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	b2db      	uxtb	r3, r3
 8001882:	2b00      	cmp	r3, #0
 8001884:	d105      	bne.n	8001892 <KEYBOARD_Scan_Process+0xd2>
                ActiveKey = current_detected;
 8001886:	4a15      	ldr	r2, [pc, #84]	@ (80018dc <KEYBOARD_Scan_Process+0x11c>)
 8001888:	79fb      	ldrb	r3, [r7, #7]
 800188a:	7013      	strb	r3, [r2, #0]
                KeyReady = 1;
 800188c:	4b12      	ldr	r3, [pc, #72]	@ (80018d8 <KEYBOARD_Scan_Process+0x118>)
 800188e:	2201      	movs	r2, #1
 8001890:	701a      	strb	r2, [r3, #0]
            }
            debounce_timer = 3;
 8001892:	4b10      	ldr	r3, [pc, #64]	@ (80018d4 <KEYBOARD_Scan_Process+0x114>)
 8001894:	2203      	movs	r2, #3
 8001896:	701a      	strb	r2, [r3, #0]
        if (++debounce_timer >= 3) { //  30 
 8001898:	e00c      	b.n	80018b4 <KEYBOARD_Scan_Process+0xf4>
        }
    } else {
        debounce_timer = 0;
 800189a:	4b0e      	ldr	r3, [pc, #56]	@ (80018d4 <KEYBOARD_Scan_Process+0x114>)
 800189c:	2200      	movs	r2, #0
 800189e:	701a      	strb	r2, [r3, #0]
        candidate_key = current_detected;
 80018a0:	4a0b      	ldr	r2, [pc, #44]	@ (80018d0 <KEYBOARD_Scan_Process+0x110>)
 80018a2:	79fb      	ldrb	r3, [r7, #7]
 80018a4:	7013      	strb	r3, [r2, #0]
        if (current_detected == 0) KeyReady = 0; //  
 80018a6:	79fb      	ldrb	r3, [r7, #7]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d103      	bne.n	80018b4 <KEYBOARD_Scan_Process+0xf4>
 80018ac:	4b0a      	ldr	r3, [pc, #40]	@ (80018d8 <KEYBOARD_Scan_Process+0x118>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	701a      	strb	r2, [r3, #0]
    }
}
 80018b2:	e7ff      	b.n	80018b4 <KEYBOARD_Scan_Process+0xf4>
 80018b4:	bf00      	nop
 80018b6:	3708      	adds	r7, #8
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	24000000 	.word	0x24000000
 80018c0:	24000014 	.word	0x24000014
 80018c4:	24000020 	.word	0x24000020
 80018c8:	24000030 	.word	0x24000030
 80018cc:	080190c4 	.word	0x080190c4
 80018d0:	24001ab7 	.word	0x24001ab7
 80018d4:	24001ab8 	.word	0x24001ab8
 80018d8:	24001ab6 	.word	0x24001ab6
 80018dc:	24001ab5 	.word	0x24001ab5

080018e0 <HAL_TIM_PeriodElapsedCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/**
 * @brief     
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3) {
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a04      	ldr	r2, [pc, #16]	@ (8001900 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d101      	bne.n	80018f6 <HAL_TIM_PeriodElapsedCallback+0x16>
		KEYBOARD_Scan_Process();
 80018f2:	f7ff ff65 	bl	80017c0 <KEYBOARD_Scan_Process>
	}
}
 80018f6:	bf00      	nop
 80018f8:	3708      	adds	r7, #8
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	40000400 	.word	0x40000400

08001904 <System_Log>:

/**
 * @brief    USB CDC ( ,      CPU)
 */
void System_Log(const char *message) {
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
	CDC_LOG_Push(message);
 800190c:	6878      	ldr	r0, [r7, #4]
 800190e:	f7ff f8a9 	bl	8000a64 <CDC_LOG_Push>
}
 8001912:	bf00      	nop
 8001914:	3708      	adds	r7, #8
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}

0800191a <HAL_UART_TxCpltCallback>:

/**
 * @brief UART TX complete callback
 * @note  USART2/USART3      (GKL     ).
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800191a:	b580      	push	{r7, lr}
 800191c:	b082      	sub	sp, #8
 800191e:	af00      	add	r7, sp, #0
 8001920:	6078      	str	r0, [r7, #4]
	/* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
	GKL_Global_UART_TxCpltCallback(huart);
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f7ff fe33 	bl	800158e <GKL_Global_UART_TxCpltCallback>
}
 8001928:	bf00      	nop
 800192a:	3708      	adds	r7, #8
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}

08001930 <HAL_UART_RxCpltCallback>:

/**
 * @brief UART RX complete callback
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
	/* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
	GKL_Global_UART_RxCpltCallback(huart);
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	f7ff fe41 	bl	80015c0 <GKL_Global_UART_RxCpltCallback>
}
 800193e:	bf00      	nop
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <HAL_UART_ErrorCallback>:

/**
 * @brief UART error callback
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8001946:	b580      	push	{r7, lr}
 8001948:	b082      	sub	sp, #8
 800194a:	af00      	add	r7, sp, #0
 800194c:	6078      	str	r0, [r7, #4]
	/* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
	GKL_Global_UART_ErrorCallback(huart);
 800194e:	6878      	ldr	r0, [r7, #4]
 8001950:	f7ff fe93 	bl	800167a <GKL_Global_UART_ErrorCallback>
}
 8001954:	bf00      	nop
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}

0800195c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800195c:	b580      	push	{r7, lr}
 800195e:	b084      	sub	sp, #16
 8001960:	af00      	add	r7, sp, #0
	/*  MPU     */
	MPU_Config();
 8001962:	f000 fbb1 	bl	80020c8 <MPU_Config>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001966:	4b60      	ldr	r3, [pc, #384]	@ (8001ae8 <main+0x18c>)
 8001968:	695b      	ldr	r3, [r3, #20]
 800196a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800196e:	2b00      	cmp	r3, #0
 8001970:	d11b      	bne.n	80019aa <main+0x4e>
  __ASM volatile ("dsb 0xF":::"memory");
 8001972:	f3bf 8f4f 	dsb	sy
}
 8001976:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001978:	f3bf 8f6f 	isb	sy
}
 800197c:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800197e:	4b5a      	ldr	r3, [pc, #360]	@ (8001ae8 <main+0x18c>)
 8001980:	2200      	movs	r2, #0
 8001982:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001986:	f3bf 8f4f 	dsb	sy
}
 800198a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800198c:	f3bf 8f6f 	isb	sy
}
 8001990:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001992:	4b55      	ldr	r3, [pc, #340]	@ (8001ae8 <main+0x18c>)
 8001994:	695b      	ldr	r3, [r3, #20]
 8001996:	4a54      	ldr	r2, [pc, #336]	@ (8001ae8 <main+0x18c>)
 8001998:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800199c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800199e:	f3bf 8f4f 	dsb	sy
}
 80019a2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80019a4:	f3bf 8f6f 	isb	sy
}
 80019a8:	e000      	b.n	80019ac <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80019aa:	bf00      	nop
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80019ac:	4b4e      	ldr	r3, [pc, #312]	@ (8001ae8 <main+0x18c>)
 80019ae:	695b      	ldr	r3, [r3, #20]
 80019b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d138      	bne.n	8001a2a <main+0xce>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80019b8:	4b4b      	ldr	r3, [pc, #300]	@ (8001ae8 <main+0x18c>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80019c0:	f3bf 8f4f 	dsb	sy
}
 80019c4:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 80019c6:	4b48      	ldr	r3, [pc, #288]	@ (8001ae8 <main+0x18c>)
 80019c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019cc:	60fb      	str	r3, [r7, #12]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	0b5b      	lsrs	r3, r3, #13
 80019d2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80019d6:	60bb      	str	r3, [r7, #8]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	08db      	lsrs	r3, r3, #3
 80019dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80019e0:	607b      	str	r3, [r7, #4]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80019e2:	68bb      	ldr	r3, [r7, #8]
 80019e4:	015a      	lsls	r2, r3, #5
 80019e6:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 80019ea:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80019ec:	687a      	ldr	r2, [r7, #4]
 80019ee:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80019f0:	493d      	ldr	r1, [pc, #244]	@ (8001ae8 <main+0x18c>)
 80019f2:	4313      	orrs	r3, r2
 80019f4:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
      } while (ways-- != 0U);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	1e5a      	subs	r2, r3, #1
 80019fc:	607a      	str	r2, [r7, #4]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d1ef      	bne.n	80019e2 <main+0x86>
    } while(sets-- != 0U);
 8001a02:	68bb      	ldr	r3, [r7, #8]
 8001a04:	1e5a      	subs	r2, r3, #1
 8001a06:	60ba      	str	r2, [r7, #8]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d1e5      	bne.n	80019d8 <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8001a0c:	f3bf 8f4f 	dsb	sy
}
 8001a10:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001a12:	4b35      	ldr	r3, [pc, #212]	@ (8001ae8 <main+0x18c>)
 8001a14:	695b      	ldr	r3, [r3, #20]
 8001a16:	4a34      	ldr	r2, [pc, #208]	@ (8001ae8 <main+0x18c>)
 8001a18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a1c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001a1e:	f3bf 8f4f 	dsb	sy
}
 8001a22:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001a24:	f3bf 8f6f 	isb	sy
}
 8001a28:	e000      	b.n	8001a2c <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001a2a:	bf00      	nop
	/*     H7 */
	SCB_EnableICache();
	SCB_EnableDCache();

	/*   ,  Flash   Systick. */
	HAL_Init();
 8001a2c:	f004 fa76 	bl	8005f1c <HAL_Init>

	/*    */
	SystemClock_Config();
 8001a30:	f000 f86e 	bl	8001b10 <SystemClock_Config>

	/*     */
	MX_GPIO_Init();
 8001a34:	f000 fab0 	bl	8001f98 <MX_GPIO_Init>
	MX_DMA_Init();
 8001a38:	f000 fa6e 	bl	8001f18 <MX_DMA_Init>
	MX_I2C1_Init();
 8001a3c:	f000 f8e4 	bl	8001c08 <MX_I2C1_Init>
	MX_SPI2_Init();
 8001a40:	f000 f910 	bl	8001c64 <MX_SPI2_Init>
	MX_TIM2_Init();
 8001a44:	f000 f966 	bl	8001d14 <MX_TIM2_Init>
	MX_TIM3_Init();
 8001a48:	f000 f9b2 	bl	8001db0 <MX_TIM3_Init>
	MX_USART2_UART_Init();
 8001a4c:	f000 fa00 	bl	8001e50 <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 8001a50:	f000 fa30 	bl	8001eb4 <MX_USART3_UART_Init>
	MX_USB_DEVICE_Init();
 8001a54:	f015 fe42 	bl	80176dc <MX_USB_DEVICE_Init>

	/* USER CODE BEGIN 2 */
	CDC_LOG_Init();
 8001a58:	f7fe ffe0 	bl	8000a1c <CDC_LOG_Init>
	HAL_Delay(500);
 8001a5c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001a60:	f004 faee 	bl	8006040 <HAL_Delay>
	System_Log(">>> System Booting...\r\n");
 8001a64:	4821      	ldr	r0, [pc, #132]	@ (8001aec <main+0x190>)
 8001a66:	f7ff ff4d 	bl	8001904 <System_Log>

	/*         main.h */
	HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_RESET);
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001a70:	481f      	ldr	r0, [pc, #124]	@ (8001af0 <main+0x194>)
 8001a72:	f007 fcbb 	bl	80093ec <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001a76:	2064      	movs	r0, #100	@ 0x64
 8001a78:	f004 fae2 	bl	8006040 <HAL_Delay>
	HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_SET);
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001a82:	481b      	ldr	r0, [pc, #108]	@ (8001af0 <main+0x194>)
 8001a84:	f007 fcb2 	bl	80093ec <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8001a88:	20c8      	movs	r0, #200	@ 0xc8
 8001a8a:	f004 fad9 	bl	8006040 <HAL_Delay>

	/*  SSD1309 */
	SSD1309_Init();
 8001a8e:	f002 fb95 	bl	80041bc <SSD1309_Init>

	/*     ( ) */
	SSD1309_Fill(0);
 8001a92:	2000      	movs	r0, #0
 8001a94:	f002 fbec 	bl	8004270 <SSD1309_Fill>
	SSD1309_UpdateScreen();
 8001a98:	f002 fc02 	bl	80042a0 <SSD1309_UpdateScreen>
	HAL_Delay(100);
 8001a9c:	2064      	movs	r0, #100	@ 0x64
 8001a9e:	f004 facf 	bl	8006040 <HAL_Delay>

	/*    */
	KEYBOARD_Init();
 8001aa2:	f7ff fe6b 	bl	800177c <KEYBOARD_Init>

	/*    */
	SSD1309_SetCursor(30, 10);
 8001aa6:	210a      	movs	r1, #10
 8001aa8:	201e      	movs	r0, #30
 8001aaa:	f002 fc53 	bl	8004354 <SSD1309_SetCursor>
	SSD1309_WriteString("H750 CONTROL", 1);
 8001aae:	2101      	movs	r1, #1
 8001ab0:	4810      	ldr	r0, [pc, #64]	@ (8001af4 <main+0x198>)
 8001ab2:	f002 fcfb 	bl	80044ac <SSD1309_WriteString>
	SSD1309_SetCursor(30, 30);
 8001ab6:	211e      	movs	r1, #30
 8001ab8:	201e      	movs	r0, #30
 8001aba:	f002 fc4b 	bl	8004354 <SSD1309_SetCursor>
	SSD1309_WriteString("STATUS: READY", 1);
 8001abe:	2101      	movs	r1, #1
 8001ac0:	480d      	ldr	r0, [pc, #52]	@ (8001af8 <main+0x19c>)
 8001ac2:	f002 fcf3 	bl	80044ac <SSD1309_WriteString>

	SSD1309_UpdateScreen();
 8001ac6:	f002 fbeb 	bl	80042a0 <SSD1309_UpdateScreen>

	System_Log(">>> Display Initialized. Starting Timers.\r\n");
 8001aca:	480c      	ldr	r0, [pc, #48]	@ (8001afc <main+0x1a0>)
 8001acc:	f7ff ff1a 	bl	8001904 <System_Log>

	/*     () */
	HAL_TIM_Base_Start_IT(&htim3);
 8001ad0:	480b      	ldr	r0, [pc, #44]	@ (8001b00 <main+0x1a4>)
 8001ad2:	f00f f91f 	bl	8010d14 <HAL_TIM_Base_Start_IT>

	/* Application init (protocol plugins + UI + managers)
	 NOTE: USART2/USART3 are reserved for TRK links (no USART2 logging). */
	APP_Init(&huart2, &huart3, &hi2c1);
 8001ad6:	4a0b      	ldr	r2, [pc, #44]	@ (8001b04 <main+0x1a8>)
 8001ad8:	490b      	ldr	r1, [pc, #44]	@ (8001b08 <main+0x1ac>)
 8001ada:	480c      	ldr	r0, [pc, #48]	@ (8001b0c <main+0x1b0>)
 8001adc:	f7fe fdfe 	bl	80006dc <APP_Init>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* Run application (USB logging, protocol plugins, UI, managers) */
		APP_Task();
 8001ae0:	f7fe fec8 	bl	8000874 <APP_Task>
 8001ae4:	e7fc      	b.n	8001ae0 <main+0x184>
 8001ae6:	bf00      	nop
 8001ae8:	e000ed00 	.word	0xe000ed00
 8001aec:	08018c0c 	.word	0x08018c0c
 8001af0:	58020400 	.word	0x58020400
 8001af4:	08018c24 	.word	0x08018c24
 8001af8:	08018c34 	.word	0x08018c34
 8001afc:	08018c44 	.word	0x08018c44
 8001b00:	24001c5c 	.word	0x24001c5c
 8001b04:	24001abc 	.word	0x24001abc
 8001b08:	24001d3c 	.word	0x24001d3c
 8001b0c:	24001ca8 	.word	0x24001ca8

08001b10 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b09c      	sub	sp, #112	@ 0x70
 8001b14:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001b16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b1a:	224c      	movs	r2, #76	@ 0x4c
 8001b1c:	2100      	movs	r1, #0
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f016 fb62 	bl	80181e8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001b24:	1d3b      	adds	r3, r7, #4
 8001b26:	2220      	movs	r2, #32
 8001b28:	2100      	movs	r1, #0
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f016 fb5c 	bl	80181e8 <memset>

	/** Supply configuration update enable
	 */
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001b30:	2002      	movs	r0, #2
 8001b32:	f00b fa87 	bl	800d044 <HAL_PWREx_ConfigSupply>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001b36:	2300      	movs	r3, #0
 8001b38:	603b      	str	r3, [r7, #0]
 8001b3a:	4b31      	ldr	r3, [pc, #196]	@ (8001c00 <SystemClock_Config+0xf0>)
 8001b3c:	699b      	ldr	r3, [r3, #24]
 8001b3e:	4a30      	ldr	r2, [pc, #192]	@ (8001c00 <SystemClock_Config+0xf0>)
 8001b40:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001b44:	6193      	str	r3, [r2, #24]
 8001b46:	4b2e      	ldr	r3, [pc, #184]	@ (8001c00 <SystemClock_Config+0xf0>)
 8001b48:	699b      	ldr	r3, [r3, #24]
 8001b4a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001b4e:	603b      	str	r3, [r7, #0]
 8001b50:	4b2c      	ldr	r3, [pc, #176]	@ (8001c04 <SystemClock_Config+0xf4>)
 8001b52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b54:	4a2b      	ldr	r2, [pc, #172]	@ (8001c04 <SystemClock_Config+0xf4>)
 8001b56:	f043 0301 	orr.w	r3, r3, #1
 8001b5a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001b5c:	4b29      	ldr	r3, [pc, #164]	@ (8001c04 <SystemClock_Config+0xf4>)
 8001b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b60:	f003 0301 	and.w	r3, r3, #1
 8001b64:	603b      	str	r3, [r7, #0]
 8001b66:	683b      	ldr	r3, [r7, #0]

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {
 8001b68:	bf00      	nop
 8001b6a:	4b25      	ldr	r3, [pc, #148]	@ (8001c00 <SystemClock_Config+0xf0>)
 8001b6c:	699b      	ldr	r3, [r3, #24]
 8001b6e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001b76:	d1f8      	bne.n	8001b6a <SystemClock_Config+0x5a>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE
 8001b78:	2321      	movs	r3, #33	@ 0x21
 8001b7a:	627b      	str	r3, [r7, #36]	@ 0x24
			| RCC_OSCILLATORTYPE_HSI48;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b7c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b80:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001b82:	2301      	movs	r3, #1
 8001b84:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b86:	2302      	movs	r3, #2
 8001b88:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b8a:	2302      	movs	r3, #2
 8001b8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLM = 5;
 8001b8e:	2305      	movs	r3, #5
 8001b90:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLN = 192;
 8001b92:	23c0      	movs	r3, #192	@ 0xc0
 8001b94:	657b      	str	r3, [r7, #84]	@ 0x54
	RCC_OscInitStruct.PLL.PLLP = 2;
 8001b96:	2302      	movs	r3, #2
 8001b98:	65bb      	str	r3, [r7, #88]	@ 0x58
	RCC_OscInitStruct.PLL.PLLQ = 15;
 8001b9a:	230f      	movs	r3, #15
 8001b9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 8001b9e:	2302      	movs	r3, #2
 8001ba0:	663b      	str	r3, [r7, #96]	@ 0x60
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8001ba2:	2308      	movs	r3, #8
 8001ba4:	667b      	str	r3, [r7, #100]	@ 0x64
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	66bb      	str	r3, [r7, #104]	@ 0x68
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001baa:	2300      	movs	r3, #0
 8001bac:	66fb      	str	r3, [r7, #108]	@ 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001bae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f00b fa90 	bl	800d0d8 <HAL_RCC_OscConfig>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d001      	beq.n	8001bc2 <SystemClock_Config+0xb2>
		Error_Handler();
 8001bbe:	f000 faae 	bl	800211e <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001bc2:	233f      	movs	r3, #63	@ 0x3f
 8001bc4:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1
			| RCC_CLOCKTYPE_D1PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001bce:	2308      	movs	r3, #8
 8001bd0:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001bd2:	2340      	movs	r3, #64	@ 0x40
 8001bd4:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001bd6:	2340      	movs	r3, #64	@ 0x40
 8001bd8:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001bda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001bde:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001be0:	2340      	movs	r3, #64	@ 0x40
 8001be2:	623b      	str	r3, [r7, #32]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8001be4:	1d3b      	adds	r3, r7, #4
 8001be6:	2104      	movs	r1, #4
 8001be8:	4618      	mov	r0, r3
 8001bea:	f00b fecf 	bl	800d98c <HAL_RCC_ClockConfig>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <SystemClock_Config+0xe8>
		Error_Handler();
 8001bf4:	f000 fa93 	bl	800211e <Error_Handler>
	}
}
 8001bf8:	bf00      	nop
 8001bfa:	3770      	adds	r7, #112	@ 0x70
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	58024800 	.word	0x58024800
 8001c04:	58000400 	.word	0x58000400

08001c08 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
	hi2c1.Instance = I2C1;
 8001c0c:	4b12      	ldr	r3, [pc, #72]	@ (8001c58 <MX_I2C1_Init+0x50>)
 8001c0e:	4a13      	ldr	r2, [pc, #76]	@ (8001c5c <MX_I2C1_Init+0x54>)
 8001c10:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00B03FDB;
 8001c12:	4b11      	ldr	r3, [pc, #68]	@ (8001c58 <MX_I2C1_Init+0x50>)
 8001c14:	4a12      	ldr	r2, [pc, #72]	@ (8001c60 <MX_I2C1_Init+0x58>)
 8001c16:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8001c18:	4b0f      	ldr	r3, [pc, #60]	@ (8001c58 <MX_I2C1_Init+0x50>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c1e:	4b0e      	ldr	r3, [pc, #56]	@ (8001c58 <MX_I2C1_Init+0x50>)
 8001c20:	2201      	movs	r2, #1
 8001c22:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c24:	4b0c      	ldr	r3, [pc, #48]	@ (8001c58 <MX_I2C1_Init+0x50>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8001c2a:	4b0b      	ldr	r3, [pc, #44]	@ (8001c58 <MX_I2C1_Init+0x50>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001c30:	4b09      	ldr	r3, [pc, #36]	@ (8001c58 <MX_I2C1_Init+0x50>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c36:	4b08      	ldr	r3, [pc, #32]	@ (8001c58 <MX_I2C1_Init+0x50>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c3c:	4b06      	ldr	r3, [pc, #24]	@ (8001c58 <MX_I2C1_Init+0x50>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001c42:	4805      	ldr	r0, [pc, #20]	@ (8001c58 <MX_I2C1_Init+0x50>)
 8001c44:	f007 fbec 	bl	8009420 <HAL_I2C_Init>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <MX_I2C1_Init+0x4a>
		Error_Handler();
 8001c4e:	f000 fa66 	bl	800211e <Error_Handler>
	}
}
 8001c52:	bf00      	nop
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	24001abc 	.word	0x24001abc
 8001c5c:	40005400 	.word	0x40005400
 8001c60:	00b03fdb 	.word	0x00b03fdb

08001c64 <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8001c68:	4b28      	ldr	r3, [pc, #160]	@ (8001d0c <MX_SPI2_Init+0xa8>)
 8001c6a:	4a29      	ldr	r2, [pc, #164]	@ (8001d10 <MX_SPI2_Init+0xac>)
 8001c6c:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8001c6e:	4b27      	ldr	r3, [pc, #156]	@ (8001d0c <MX_SPI2_Init+0xa8>)
 8001c70:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001c74:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8001c76:	4b25      	ldr	r3, [pc, #148]	@ (8001d0c <MX_SPI2_Init+0xa8>)
 8001c78:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001c7c:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c7e:	4b23      	ldr	r3, [pc, #140]	@ (8001d0c <MX_SPI2_Init+0xa8>)
 8001c80:	2207      	movs	r2, #7
 8001c82:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c84:	4b21      	ldr	r3, [pc, #132]	@ (8001d0c <MX_SPI2_Init+0xa8>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c8a:	4b20      	ldr	r3, [pc, #128]	@ (8001d0c <MX_SPI2_Init+0xa8>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8001c90:	4b1e      	ldr	r3, [pc, #120]	@ (8001d0c <MX_SPI2_Init+0xa8>)
 8001c92:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001c96:	619a      	str	r2, [r3, #24]
	/*   32     OLED  */
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001c98:	4b1c      	ldr	r3, [pc, #112]	@ (8001d0c <MX_SPI2_Init+0xa8>)
 8001c9a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c9e:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ca0:	4b1a      	ldr	r3, [pc, #104]	@ (8001d0c <MX_SPI2_Init+0xa8>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ca6:	4b19      	ldr	r3, [pc, #100]	@ (8001d0c <MX_SPI2_Init+0xa8>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cac:	4b17      	ldr	r3, [pc, #92]	@ (8001d0c <MX_SPI2_Init+0xa8>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 0x0;
 8001cb2:	4b16      	ldr	r3, [pc, #88]	@ (8001d0c <MX_SPI2_Init+0xa8>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001cb8:	4b14      	ldr	r3, [pc, #80]	@ (8001d0c <MX_SPI2_Init+0xa8>)
 8001cba:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001cbe:	635a      	str	r2, [r3, #52]	@ 0x34
	hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001cc0:	4b12      	ldr	r3, [pc, #72]	@ (8001d0c <MX_SPI2_Init+0xa8>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	639a      	str	r2, [r3, #56]	@ 0x38
	hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001cc6:	4b11      	ldr	r3, [pc, #68]	@ (8001d0c <MX_SPI2_Init+0xa8>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	63da      	str	r2, [r3, #60]	@ 0x3c
	hspi2.Init.TxCRCInitializationPattern =
 8001ccc:	4b0f      	ldr	r3, [pc, #60]	@ (8001d0c <MX_SPI2_Init+0xa8>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	641a      	str	r2, [r3, #64]	@ 0x40
			SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi2.Init.RxCRCInitializationPattern =
 8001cd2:	4b0e      	ldr	r3, [pc, #56]	@ (8001d0c <MX_SPI2_Init+0xa8>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	645a      	str	r2, [r3, #68]	@ 0x44
			SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001cd8:	4b0c      	ldr	r3, [pc, #48]	@ (8001d0c <MX_SPI2_Init+0xa8>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	649a      	str	r2, [r3, #72]	@ 0x48
	hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001cde:	4b0b      	ldr	r3, [pc, #44]	@ (8001d0c <MX_SPI2_Init+0xa8>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	64da      	str	r2, [r3, #76]	@ 0x4c
	hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001ce4:	4b09      	ldr	r3, [pc, #36]	@ (8001d0c <MX_SPI2_Init+0xa8>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	651a      	str	r2, [r3, #80]	@ 0x50
	hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001cea:	4b08      	ldr	r3, [pc, #32]	@ (8001d0c <MX_SPI2_Init+0xa8>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	655a      	str	r2, [r3, #84]	@ 0x54
	hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001cf0:	4b06      	ldr	r3, [pc, #24]	@ (8001d0c <MX_SPI2_Init+0xa8>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	659a      	str	r2, [r3, #88]	@ 0x58
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 8001cf6:	4805      	ldr	r0, [pc, #20]	@ (8001d0c <MX_SPI2_Init+0xa8>)
 8001cf8:	f00e f800 	bl	800fcfc <HAL_SPI_Init>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d001      	beq.n	8001d06 <MX_SPI2_Init+0xa2>
		Error_Handler();
 8001d02:	f000 fa0c 	bl	800211e <Error_Handler>
	}
}
 8001d06:	bf00      	nop
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	24001b10 	.word	0x24001b10
 8001d10:	40003800 	.word	0x40003800

08001d14 <MX_TIM2_Init>:

/**
 * @brief TIM2 Initialization Function (System Tick replacement/General)
 */
static void MX_TIM2_Init(void) {
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b088      	sub	sp, #32
 8001d18:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001d1a:	f107 0310 	add.w	r3, r7, #16
 8001d1e:	2200      	movs	r2, #0
 8001d20:	601a      	str	r2, [r3, #0]
 8001d22:	605a      	str	r2, [r3, #4]
 8001d24:	609a      	str	r2, [r3, #8]
 8001d26:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001d28:	1d3b      	adds	r3, r7, #4
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	601a      	str	r2, [r3, #0]
 8001d2e:	605a      	str	r2, [r3, #4]
 8001d30:	609a      	str	r2, [r3, #8]

	htim2.Instance = TIM2;
 8001d32:	4b1e      	ldr	r3, [pc, #120]	@ (8001dac <MX_TIM2_Init+0x98>)
 8001d34:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d38:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 4799;
 8001d3a:	4b1c      	ldr	r3, [pc, #112]	@ (8001dac <MX_TIM2_Init+0x98>)
 8001d3c:	f241 22bf 	movw	r2, #4799	@ 0x12bf
 8001d40:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d42:	4b1a      	ldr	r3, [pc, #104]	@ (8001dac <MX_TIM2_Init+0x98>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 499;
 8001d48:	4b18      	ldr	r3, [pc, #96]	@ (8001dac <MX_TIM2_Init+0x98>)
 8001d4a:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001d4e:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d50:	4b16      	ldr	r3, [pc, #88]	@ (8001dac <MX_TIM2_Init+0x98>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d56:	4b15      	ldr	r3, [pc, #84]	@ (8001dac <MX_TIM2_Init+0x98>)
 8001d58:	2280      	movs	r2, #128	@ 0x80
 8001d5a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8001d5c:	4813      	ldr	r0, [pc, #76]	@ (8001dac <MX_TIM2_Init+0x98>)
 8001d5e:	f00e ff82 	bl	8010c66 <HAL_TIM_Base_Init>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d001      	beq.n	8001d6c <MX_TIM2_Init+0x58>
		Error_Handler();
 8001d68:	f000 f9d9 	bl	800211e <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d6c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d70:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001d72:	f107 0310 	add.w	r3, r7, #16
 8001d76:	4619      	mov	r1, r3
 8001d78:	480c      	ldr	r0, [pc, #48]	@ (8001dac <MX_TIM2_Init+0x98>)
 8001d7a:	f00f f94b 	bl	8011014 <HAL_TIM_ConfigClockSource>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d001      	beq.n	8001d88 <MX_TIM2_Init+0x74>
		Error_Handler();
 8001d84:	f000 f9cb 	bl	800211e <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001d90:	1d3b      	adds	r3, r7, #4
 8001d92:	4619      	mov	r1, r3
 8001d94:	4805      	ldr	r0, [pc, #20]	@ (8001dac <MX_TIM2_Init+0x98>)
 8001d96:	f00f fb9b 	bl	80114d0 <HAL_TIMEx_MasterConfigSynchronization>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <MX_TIM2_Init+0x90>
			!= HAL_OK) {
		Error_Handler();
 8001da0:	f000 f9bd 	bl	800211e <Error_Handler>
	}
}
 8001da4:	bf00      	nop
 8001da6:	3720      	adds	r7, #32
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	24001c10 	.word	0x24001c10

08001db0 <MX_TIM3_Init>:

/**
 * @brief TIM3 Initialization Function (Keyboard Scan Timer)
 */
static void MX_TIM3_Init(void) {
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b088      	sub	sp, #32
 8001db4:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001db6:	f107 0310 	add.w	r3, r7, #16
 8001dba:	2200      	movs	r2, #0
 8001dbc:	601a      	str	r2, [r3, #0]
 8001dbe:	605a      	str	r2, [r3, #4]
 8001dc0:	609a      	str	r2, [r3, #8]
 8001dc2:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001dc4:	1d3b      	adds	r3, r7, #4
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	601a      	str	r2, [r3, #0]
 8001dca:	605a      	str	r2, [r3, #4]
 8001dcc:	609a      	str	r2, [r3, #8]

	htim3.Instance = TIM3;
 8001dce:	4b1e      	ldr	r3, [pc, #120]	@ (8001e48 <MX_TIM3_Init+0x98>)
 8001dd0:	4a1e      	ldr	r2, [pc, #120]	@ (8001e4c <MX_TIM3_Init+0x9c>)
 8001dd2:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 479;
 8001dd4:	4b1c      	ldr	r3, [pc, #112]	@ (8001e48 <MX_TIM3_Init+0x98>)
 8001dd6:	f240 12df 	movw	r2, #479	@ 0x1df
 8001dda:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ddc:	4b1a      	ldr	r3, [pc, #104]	@ (8001e48 <MX_TIM3_Init+0x98>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 499;
 8001de2:	4b19      	ldr	r3, [pc, #100]	@ (8001e48 <MX_TIM3_Init+0x98>)
 8001de4:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001de8:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dea:	4b17      	ldr	r3, [pc, #92]	@ (8001e48 <MX_TIM3_Init+0x98>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001df0:	4b15      	ldr	r3, [pc, #84]	@ (8001e48 <MX_TIM3_Init+0x98>)
 8001df2:	2280      	movs	r2, #128	@ 0x80
 8001df4:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8001df6:	4814      	ldr	r0, [pc, #80]	@ (8001e48 <MX_TIM3_Init+0x98>)
 8001df8:	f00e ff35 	bl	8010c66 <HAL_TIM_Base_Init>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <MX_TIM3_Init+0x56>
		Error_Handler();
 8001e02:	f000 f98c 	bl	800211e <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e06:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e0a:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8001e0c:	f107 0310 	add.w	r3, r7, #16
 8001e10:	4619      	mov	r1, r3
 8001e12:	480d      	ldr	r0, [pc, #52]	@ (8001e48 <MX_TIM3_Init+0x98>)
 8001e14:	f00f f8fe 	bl	8011014 <HAL_TIM_ConfigClockSource>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <MX_TIM3_Init+0x72>
		Error_Handler();
 8001e1e:	f000 f97e 	bl	800211e <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e22:	2300      	movs	r3, #0
 8001e24:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e26:	2300      	movs	r3, #0
 8001e28:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001e2a:	1d3b      	adds	r3, r7, #4
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	4806      	ldr	r0, [pc, #24]	@ (8001e48 <MX_TIM3_Init+0x98>)
 8001e30:	f00f fb4e 	bl	80114d0 <HAL_TIMEx_MasterConfigSynchronization>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d001      	beq.n	8001e3e <MX_TIM3_Init+0x8e>
			!= HAL_OK) {
		Error_Handler();
 8001e3a:	f000 f970 	bl	800211e <Error_Handler>
	}
}
 8001e3e:	bf00      	nop
 8001e40:	3720      	adds	r7, #32
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	24001c5c 	.word	0x24001c5c
 8001e4c:	40000400 	.word	0x40000400

08001e50 <MX_USART2_UART_Init>:

/**
 * @brief USART2 Initialization Function (System Logs)
 */
static void MX_USART2_UART_Init(void) {
 8001e50:	b580      	push	{r7, lr}
 8001e52:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 8001e54:	4b15      	ldr	r3, [pc, #84]	@ (8001eac <MX_USART2_UART_Init+0x5c>)
 8001e56:	4a16      	ldr	r2, [pc, #88]	@ (8001eb0 <MX_USART2_UART_Init+0x60>)
 8001e58:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 9600;
 8001e5a:	4b14      	ldr	r3, [pc, #80]	@ (8001eac <MX_USART2_UART_Init+0x5c>)
 8001e5c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001e60:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e62:	4b12      	ldr	r3, [pc, #72]	@ (8001eac <MX_USART2_UART_Init+0x5c>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001e68:	4b10      	ldr	r3, [pc, #64]	@ (8001eac <MX_USART2_UART_Init+0x5c>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001e6e:	4b0f      	ldr	r3, [pc, #60]	@ (8001eac <MX_USART2_UART_Init+0x5c>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001e74:	4b0d      	ldr	r3, [pc, #52]	@ (8001eac <MX_USART2_UART_Init+0x5c>)
 8001e76:	220c      	movs	r2, #12
 8001e78:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e7a:	4b0c      	ldr	r3, [pc, #48]	@ (8001eac <MX_USART2_UART_Init+0x5c>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e80:	4b0a      	ldr	r3, [pc, #40]	@ (8001eac <MX_USART2_UART_Init+0x5c>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e86:	4b09      	ldr	r3, [pc, #36]	@ (8001eac <MX_USART2_UART_Init+0x5c>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	621a      	str	r2, [r3, #32]
	huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001e8c:	4b07      	ldr	r3, [pc, #28]	@ (8001eac <MX_USART2_UART_Init+0x5c>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	625a      	str	r2, [r3, #36]	@ 0x24
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e92:	4b06      	ldr	r3, [pc, #24]	@ (8001eac <MX_USART2_UART_Init+0x5c>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8001e98:	4804      	ldr	r0, [pc, #16]	@ (8001eac <MX_USART2_UART_Init+0x5c>)
 8001e9a:	f00f fbc5 	bl	8011628 <HAL_UART_Init>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <MX_USART2_UART_Init+0x58>
		Error_Handler();
 8001ea4:	f000 f93b 	bl	800211e <Error_Handler>
	}
}
 8001ea8:	bf00      	nop
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	24001ca8 	.word	0x24001ca8
 8001eb0:	40004400 	.word	0x40004400

08001eb4 <MX_USART3_UART_Init>:

/**
 * @brief USART3 Initialization Function (Protocol Traffic)
 */
static void MX_USART3_UART_Init(void) {
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0
	huart3.Instance = USART3;
 8001eb8:	4b15      	ldr	r3, [pc, #84]	@ (8001f10 <MX_USART3_UART_Init+0x5c>)
 8001eba:	4a16      	ldr	r2, [pc, #88]	@ (8001f14 <MX_USART3_UART_Init+0x60>)
 8001ebc:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 9600;
 8001ebe:	4b14      	ldr	r3, [pc, #80]	@ (8001f10 <MX_USART3_UART_Init+0x5c>)
 8001ec0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001ec4:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001ec6:	4b12      	ldr	r3, [pc, #72]	@ (8001f10 <MX_USART3_UART_Init+0x5c>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8001ecc:	4b10      	ldr	r3, [pc, #64]	@ (8001f10 <MX_USART3_UART_Init+0x5c>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8001ed2:	4b0f      	ldr	r3, [pc, #60]	@ (8001f10 <MX_USART3_UART_Init+0x5c>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8001ed8:	4b0d      	ldr	r3, [pc, #52]	@ (8001f10 <MX_USART3_UART_Init+0x5c>)
 8001eda:	220c      	movs	r2, #12
 8001edc:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ede:	4b0c      	ldr	r3, [pc, #48]	@ (8001f10 <MX_USART3_UART_Init+0x5c>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ee4:	4b0a      	ldr	r3, [pc, #40]	@ (8001f10 <MX_USART3_UART_Init+0x5c>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001eea:	4b09      	ldr	r3, [pc, #36]	@ (8001f10 <MX_USART3_UART_Init+0x5c>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	621a      	str	r2, [r3, #32]
	huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001ef0:	4b07      	ldr	r3, [pc, #28]	@ (8001f10 <MX_USART3_UART_Init+0x5c>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	625a      	str	r2, [r3, #36]	@ 0x24
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ef6:	4b06      	ldr	r3, [pc, #24]	@ (8001f10 <MX_USART3_UART_Init+0x5c>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8001efc:	4804      	ldr	r0, [pc, #16]	@ (8001f10 <MX_USART3_UART_Init+0x5c>)
 8001efe:	f00f fb93 	bl	8011628 <HAL_UART_Init>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d001      	beq.n	8001f0c <MX_USART3_UART_Init+0x58>
		Error_Handler();
 8001f08:	f000 f909 	bl	800211e <Error_Handler>
	}
}
 8001f0c:	bf00      	nop
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	24001d3c 	.word	0x24001d3c
 8001f14:	40004800 	.word	0x40004800

08001f18 <MX_DMA_Init>:

/**
 * @brief Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0
	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001f1e:	4b1d      	ldr	r3, [pc, #116]	@ (8001f94 <MX_DMA_Init+0x7c>)
 8001f20:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001f24:	4a1b      	ldr	r2, [pc, #108]	@ (8001f94 <MX_DMA_Init+0x7c>)
 8001f26:	f043 0301 	orr.w	r3, r3, #1
 8001f2a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001f2e:	4b19      	ldr	r3, [pc, #100]	@ (8001f94 <MX_DMA_Init+0x7c>)
 8001f30:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001f34:	f003 0301 	and.w	r3, r3, #1
 8001f38:	607b      	str	r3, [r7, #4]
 8001f3a:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream1_IRQn interrupt configuration (USART2_RX) */
	HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	2102      	movs	r1, #2
 8001f40:	200c      	movs	r0, #12
 8001f42:	f004 f988 	bl	8006256 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001f46:	200c      	movs	r0, #12
 8001f48:	f004 f99f 	bl	800628a <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream2_IRQn interrupt configuration (USART2_TX) */
	HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 2, 0);
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	2102      	movs	r1, #2
 8001f50:	200d      	movs	r0, #13
 8001f52:	f004 f980 	bl	8006256 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001f56:	200d      	movs	r0, #13
 8001f58:	f004 f997 	bl	800628a <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream3_IRQn interrupt configuration (USART3_RX) */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 2, 0);
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	2102      	movs	r1, #2
 8001f60:	200e      	movs	r0, #14
 8001f62:	f004 f978 	bl	8006256 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001f66:	200e      	movs	r0, #14
 8001f68:	f004 f98f 	bl	800628a <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream4_IRQn interrupt configuration (USART3_TX) */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 2, 0);
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	2102      	movs	r1, #2
 8001f70:	200f      	movs	r0, #15
 8001f72:	f004 f970 	bl	8006256 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001f76:	200f      	movs	r0, #15
 8001f78:	f004 f987 	bl	800628a <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream5_IRQn interrupt configuration (SPI2_TX) */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 2, 0);
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	2102      	movs	r1, #2
 8001f80:	2010      	movs	r0, #16
 8001f82:	f004 f968 	bl	8006256 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001f86:	2010      	movs	r0, #16
 8001f88:	f004 f97f 	bl	800628a <HAL_NVIC_EnableIRQ>
}
 8001f8c:	bf00      	nop
 8001f8e:	3708      	adds	r7, #8
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	58024400 	.word	0x58024400

08001f98 <MX_GPIO_Init>:

/**
 * @brief GPIO Initialization Function
 */
static void MX_GPIO_Init(void) {
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b08a      	sub	sp, #40	@ 0x28
 8001f9c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001f9e:	f107 0314 	add.w	r3, r7, #20
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	601a      	str	r2, [r3, #0]
 8001fa6:	605a      	str	r2, [r3, #4]
 8001fa8:	609a      	str	r2, [r3, #8]
 8001faa:	60da      	str	r2, [r3, #12]
 8001fac:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001fae:	4b43      	ldr	r3, [pc, #268]	@ (80020bc <MX_GPIO_Init+0x124>)
 8001fb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fb4:	4a41      	ldr	r2, [pc, #260]	@ (80020bc <MX_GPIO_Init+0x124>)
 8001fb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001fbe:	4b3f      	ldr	r3, [pc, #252]	@ (80020bc <MX_GPIO_Init+0x124>)
 8001fc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fc8:	613b      	str	r3, [r7, #16]
 8001fca:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001fcc:	4b3b      	ldr	r3, [pc, #236]	@ (80020bc <MX_GPIO_Init+0x124>)
 8001fce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fd2:	4a3a      	ldr	r2, [pc, #232]	@ (80020bc <MX_GPIO_Init+0x124>)
 8001fd4:	f043 0304 	orr.w	r3, r3, #4
 8001fd8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001fdc:	4b37      	ldr	r3, [pc, #220]	@ (80020bc <MX_GPIO_Init+0x124>)
 8001fde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fe2:	f003 0304 	and.w	r3, r3, #4
 8001fe6:	60fb      	str	r3, [r7, #12]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001fea:	4b34      	ldr	r3, [pc, #208]	@ (80020bc <MX_GPIO_Init+0x124>)
 8001fec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ff0:	4a32      	ldr	r2, [pc, #200]	@ (80020bc <MX_GPIO_Init+0x124>)
 8001ff2:	f043 0301 	orr.w	r3, r3, #1
 8001ff6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ffa:	4b30      	ldr	r3, [pc, #192]	@ (80020bc <MX_GPIO_Init+0x124>)
 8001ffc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002000:	f003 0301 	and.w	r3, r3, #1
 8002004:	60bb      	str	r3, [r7, #8]
 8002006:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002008:	4b2c      	ldr	r3, [pc, #176]	@ (80020bc <MX_GPIO_Init+0x124>)
 800200a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800200e:	4a2b      	ldr	r2, [pc, #172]	@ (80020bc <MX_GPIO_Init+0x124>)
 8002010:	f043 0302 	orr.w	r3, r3, #2
 8002014:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002018:	4b28      	ldr	r3, [pc, #160]	@ (80020bc <MX_GPIO_Init+0x124>)
 800201a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800201e:	f003 0302 	and.w	r3, r3, #2
 8002022:	607b      	str	r3, [r7, #4]
 8002024:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002026:	4b25      	ldr	r3, [pc, #148]	@ (80020bc <MX_GPIO_Init+0x124>)
 8002028:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800202c:	4a23      	ldr	r2, [pc, #140]	@ (80020bc <MX_GPIO_Init+0x124>)
 800202e:	f043 0310 	orr.w	r3, r3, #16
 8002032:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002036:	4b21      	ldr	r3, [pc, #132]	@ (80020bc <MX_GPIO_Init+0x124>)
 8002038:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800203c:	f003 0310 	and.w	r3, r3, #16
 8002040:	603b      	str	r3, [r7, #0]
 8002042:	683b      	ldr	r3, [r7, #0]

	/* Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8002044:	2201      	movs	r2, #1
 8002046:	f245 0106 	movw	r1, #20486	@ 0x5006
 800204a:	481d      	ldr	r0, [pc, #116]	@ (80020c0 <MX_GPIO_Init+0x128>)
 800204c:	f007 f9ce 	bl	80093ec <HAL_GPIO_WritePin>
			SPI2_DC_Pin | KeyRow_1_Pin | SPI2_CS_Pin | SPI2_RST_Pin,
			GPIO_PIN_SET);
	HAL_GPIO_WritePin(GPIOE,
 8002050:	2201      	movs	r2, #1
 8002052:	f44f 61f0 	mov.w	r1, #1920	@ 0x780
 8002056:	481b      	ldr	r0, [pc, #108]	@ (80020c4 <MX_GPIO_Init+0x12c>)
 8002058:	f007 f9c8 	bl	80093ec <HAL_GPIO_WritePin>
			KeyRow_2_Pin | KeyRow_3_Pin | KeyRow_4_Pin | KeyRow_5_Pin,
			GPIO_PIN_SET);

	/* Configure GPIO pins : SPI2_DC_Pin KeyRow_1_Pin SPI2_CS_Pin SPI2_RST_Pin */
	GPIO_InitStruct.Pin = SPI2_DC_Pin | KeyRow_1_Pin | SPI2_CS_Pin
 800205c:	f245 0306 	movw	r3, #20486	@ 0x5006
 8002060:	617b      	str	r3, [r7, #20]
			| SPI2_RST_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002062:	2301      	movs	r3, #1
 8002064:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002066:	2300      	movs	r3, #0
 8002068:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800206a:	2302      	movs	r3, #2
 800206c:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800206e:	f107 0314 	add.w	r3, r7, #20
 8002072:	4619      	mov	r1, r3
 8002074:	4812      	ldr	r0, [pc, #72]	@ (80020c0 <MX_GPIO_Init+0x128>)
 8002076:	f006 fff1 	bl	800905c <HAL_GPIO_Init>

	/* Configure GPIO pins : KeyRow_2_Pin KeyRow_3_Pin KeyRow_4_Pin KeyRow_5_Pin */
	GPIO_InitStruct.Pin = KeyRow_2_Pin | KeyRow_3_Pin | KeyRow_4_Pin
 800207a:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 800207e:	617b      	str	r3, [r7, #20]
			| KeyRow_5_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002080:	2301      	movs	r3, #1
 8002082:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002084:	2300      	movs	r3, #0
 8002086:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002088:	2302      	movs	r3, #2
 800208a:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800208c:	f107 0314 	add.w	r3, r7, #20
 8002090:	4619      	mov	r1, r3
 8002092:	480c      	ldr	r0, [pc, #48]	@ (80020c4 <MX_GPIO_Init+0x12c>)
 8002094:	f006 ffe2 	bl	800905c <HAL_GPIO_Init>

	/* Configure GPIO pins : KeyCol_1_Pin KeyCol_2_Pin KeyCol_3_Pin KeyCol_4_Pin */
	GPIO_InitStruct.Pin = KeyCol_1_Pin | KeyCol_2_Pin | KeyCol_3_Pin
 8002098:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 800209c:	617b      	str	r3, [r7, #20]
			| KeyCol_4_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800209e:	2300      	movs	r3, #0
 80020a0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020a2:	2301      	movs	r3, #1
 80020a4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020a6:	f107 0314 	add.w	r3, r7, #20
 80020aa:	4619      	mov	r1, r3
 80020ac:	4805      	ldr	r0, [pc, #20]	@ (80020c4 <MX_GPIO_Init+0x12c>)
 80020ae:	f006 ffd5 	bl	800905c <HAL_GPIO_Init>
}
 80020b2:	bf00      	nop
 80020b4:	3728      	adds	r7, #40	@ 0x28
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	58024400 	.word	0x58024400
 80020c0:	58020400 	.word	0x58020400
 80020c4:	58021000 	.word	0x58021000

080020c8 <MPU_Config>:

/**
 * @brief MPU Configuration
 */
static void MPU_Config(void) {
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b084      	sub	sp, #16
 80020cc:	af00      	add	r7, sp, #0
	MPU_Region_InitTypeDef MPU_InitStruct = { 0 };
 80020ce:	463b      	mov	r3, r7
 80020d0:	2200      	movs	r2, #0
 80020d2:	601a      	str	r2, [r3, #0]
 80020d4:	605a      	str	r2, [r3, #4]
 80020d6:	609a      	str	r2, [r3, #8]
 80020d8:	60da      	str	r2, [r3, #12]

	/* Disables the MPU */
	HAL_MPU_Disable();
 80020da:	f004 f8f1 	bl	80062c0 <HAL_MPU_Disable>

	/** Initializes and configures the Region and the memory to be protected
	 */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80020de:	2301      	movs	r3, #1
 80020e0:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80020e2:	2300      	movs	r3, #0
 80020e4:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.BaseAddress = 0x24000000;
 80020e6:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
 80020ea:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 80020ec:	2312      	movs	r3, #18
 80020ee:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.SubRegionDisable = 0x00;
 80020f0:	2300      	movs	r3, #0
 80020f2:	727b      	strb	r3, [r7, #9]
	MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80020f4:	2303      	movs	r3, #3
 80020f6:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 80020f8:	2300      	movs	r3, #0
 80020fa:	733b      	strb	r3, [r7, #12]
	MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 80020fc:	2300      	movs	r3, #0
 80020fe:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8002100:	2301      	movs	r3, #1
 8002102:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8002104:	2301      	movs	r3, #1
 8002106:	73fb      	strb	r3, [r7, #15]

	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002108:	463b      	mov	r3, r7
 800210a:	4618      	mov	r0, r3
 800210c:	f004 f910 	bl	8006330 <HAL_MPU_ConfigRegion>
	/* Enables the MPU */
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002110:	2004      	movs	r0, #4
 8002112:	f004 f8ed 	bl	80062f0 <HAL_MPU_Enable>
}
 8002116:	bf00      	nop
 8002118:	3710      	adds	r7, #16
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}

0800211e <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800211e:	b580      	push	{r7, lr}
 8002120:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002122:	b672      	cpsid	i
}
 8002124:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	__disable_irq();
	while (1) {
		CDC_LOG_Task();
 8002126:	f7fe fd07 	bl	8000b38 <CDC_LOG_Task>
 800212a:	e7fc      	b.n	8002126 <Error_Handler+0x8>

0800212c <PumpProto_Task>:
    const PumpProtoVTable *vt;
    void *ctx;
} PumpProto;

static inline void PumpProto_Task(PumpProto *p)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
    if (p && p->vt && p->vt->task) p->vt->task(p->ctx);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d00f      	beq.n	800215a <PumpProto_Task+0x2e>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d00b      	beq.n	800215a <PumpProto_Task+0x2e>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d006      	beq.n	800215a <PumpProto_Task+0x2e>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	687a      	ldr	r2, [r7, #4]
 8002154:	6852      	ldr	r2, [r2, #4]
 8002156:	4610      	mov	r0, r2
 8002158:	4798      	blx	r3
}
 800215a:	bf00      	nop
 800215c:	3708      	adds	r7, #8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}

08002162 <PumpProto_IsIdle>:

static inline bool PumpProto_IsIdle(PumpProto *p)
{
 8002162:	b580      	push	{r7, lr}
 8002164:	b082      	sub	sp, #8
 8002166:	af00      	add	r7, sp, #0
 8002168:	6078      	str	r0, [r7, #4]
    if (p && p->vt && p->vt->is_idle) return p->vt->is_idle(p->ctx);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d011      	beq.n	8002194 <PumpProto_IsIdle+0x32>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d00d      	beq.n	8002194 <PumpProto_IsIdle+0x32>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d008      	beq.n	8002194 <PumpProto_IsIdle+0x32>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	687a      	ldr	r2, [r7, #4]
 800218a:	6852      	ldr	r2, [r2, #4]
 800218c:	4610      	mov	r0, r2
 800218e:	4798      	blx	r3
 8002190:	4603      	mov	r3, r0
 8002192:	e000      	b.n	8002196 <PumpProto_IsIdle+0x34>
    return false;
 8002194:	2300      	movs	r3, #0
}
 8002196:	4618      	mov	r0, r3
 8002198:	3708      	adds	r7, #8
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}

0800219e <PumpProto_PollStatus>:

static inline PumpProtoResult PumpProto_PollStatus(PumpProto *p, uint8_t ctrl, uint8_t slave)
{
 800219e:	b580      	push	{r7, lr}
 80021a0:	b082      	sub	sp, #8
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	6078      	str	r0, [r7, #4]
 80021a6:	460b      	mov	r3, r1
 80021a8:	70fb      	strb	r3, [r7, #3]
 80021aa:	4613      	mov	r3, r2
 80021ac:	70bb      	strb	r3, [r7, #2]
    if (p == NULL || p->vt == NULL || p->vt->send_poll_status == NULL) return PUMP_PROTO_ERR;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d008      	beq.n	80021c6 <PumpProto_PollStatus+0x28>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d004      	beq.n	80021c6 <PumpProto_PollStatus+0x28>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d101      	bne.n	80021ca <PumpProto_PollStatus+0x2c>
 80021c6:	2302      	movs	r3, #2
 80021c8:	e008      	b.n	80021dc <PumpProto_PollStatus+0x3e>
    return p->vt->send_poll_status(p->ctx, ctrl, slave);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	687a      	ldr	r2, [r7, #4]
 80021d2:	6850      	ldr	r0, [r2, #4]
 80021d4:	78ba      	ldrb	r2, [r7, #2]
 80021d6:	78f9      	ldrb	r1, [r7, #3]
 80021d8:	4798      	blx	r3
 80021da:	4603      	mov	r3, r0
}
 80021dc:	4618      	mov	r0, r3
 80021de:	3708      	adds	r7, #8
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}

080021e4 <PumpProto_PopEvent>:
    if (p == NULL || p->vt == NULL || p->vt->request_totalizer == NULL) return PUMP_PROTO_ERR;
    return p->vt->request_totalizer(p->ctx, ctrl, slave, nozzle);
}

static inline bool PumpProto_PopEvent(PumpProto *p, PumpEvent *out)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
 80021ec:	6039      	str	r1, [r7, #0]
    if (p && p->vt && p->vt->pop_event) return p->vt->pop_event(p->ctx, out);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d012      	beq.n	800221a <PumpProto_PopEvent+0x36>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d00e      	beq.n	800221a <PumpProto_PopEvent+0x36>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	691b      	ldr	r3, [r3, #16]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d009      	beq.n	800221a <PumpProto_PopEvent+0x36>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	691b      	ldr	r3, [r3, #16]
 800220c:	687a      	ldr	r2, [r7, #4]
 800220e:	6852      	ldr	r2, [r2, #4]
 8002210:	6839      	ldr	r1, [r7, #0]
 8002212:	4610      	mov	r0, r2
 8002214:	4798      	blx	r3
 8002216:	4603      	mov	r3, r0
 8002218:	e000      	b.n	800221c <PumpProto_PopEvent+0x38>
    return false;
 800221a:	2300      	movs	r3, #0
}
 800221c:	4618      	mov	r0, r3
 800221e:	3708      	adds	r7, #8
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}

08002224 <PumpMgr_Init>:
#include "stm32h7xx_hal.h"
#include <string.h>
#include <stdio.h>

void PumpMgr_Init(PumpMgr *m, uint32_t poll_period_ms)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b084      	sub	sp, #16
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	6039      	str	r1, [r7, #0]
    if (m == NULL) return;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d018      	beq.n	8002266 <PumpMgr_Init+0x42>
    memset(m, 0, sizeof(*m));
 8002234:	2298      	movs	r2, #152	@ 0x98
 8002236:	2100      	movs	r1, #0
 8002238:	6878      	ldr	r0, [r7, #4]
 800223a:	f015 ffd5 	bl	80181e8 <memset>
    m->poll_period_ms = poll_period_ms;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	683a      	ldr	r2, [r7, #0]
 8002242:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    for (uint8_t i = 0u; i < (uint8_t)PUMP_MGR_MAX_PUMPS; i++)
 8002246:	2300      	movs	r3, #0
 8002248:	73fb      	strb	r3, [r7, #15]
 800224a:	e008      	b.n	800225e <PumpMgr_Init+0x3a>
    {
        m->next_poll_ms[i] = 0u;
 800224c:	7bfa      	ldrb	r2, [r7, #15]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	3222      	adds	r2, #34	@ 0x22
 8002252:	2100      	movs	r1, #0
 8002254:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t i = 0u; i < (uint8_t)PUMP_MGR_MAX_PUMPS; i++)
 8002258:	7bfb      	ldrb	r3, [r7, #15]
 800225a:	3301      	adds	r3, #1
 800225c:	73fb      	strb	r3, [r7, #15]
 800225e:	7bfb      	ldrb	r3, [r7, #15]
 8002260:	2b03      	cmp	r3, #3
 8002262:	d9f3      	bls.n	800224c <PumpMgr_Init+0x28>
 8002264:	e000      	b.n	8002268 <PumpMgr_Init+0x44>
    if (m == NULL) return;
 8002266:	bf00      	nop
    }
}
 8002268:	3710      	adds	r7, #16
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}

0800226e <PumpMgr_Add>:

bool PumpMgr_Add(PumpMgr *m, uint8_t id, PumpProto *proto, uint8_t ctrl_addr, uint8_t slave_addr)
{
 800226e:	b580      	push	{r7, lr}
 8002270:	b086      	sub	sp, #24
 8002272:	af00      	add	r7, sp, #0
 8002274:	60f8      	str	r0, [r7, #12]
 8002276:	607a      	str	r2, [r7, #4]
 8002278:	461a      	mov	r2, r3
 800227a:	460b      	mov	r3, r1
 800227c:	72fb      	strb	r3, [r7, #11]
 800227e:	4613      	mov	r3, r2
 8002280:	72bb      	strb	r3, [r7, #10]
    if (m == NULL || proto == NULL) return false;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d002      	beq.n	800228e <PumpMgr_Add+0x20>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d101      	bne.n	8002292 <PumpMgr_Add+0x24>
 800228e:	2300      	movs	r3, #0
 8002290:	e05d      	b.n	800234e <PumpMgr_Add+0xe0>
    if (m->count >= (uint8_t)PUMP_MGR_MAX_PUMPS) return false;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8002298:	2b03      	cmp	r3, #3
 800229a:	d901      	bls.n	80022a0 <PumpMgr_Add+0x32>
 800229c:	2300      	movs	r3, #0
 800229e:	e056      	b.n	800234e <PumpMgr_Add+0xe0>

    /* Ensure unique id */
    for (uint8_t i = 0u; i < m->count; i++)
 80022a0:	2300      	movs	r3, #0
 80022a2:	75fb      	strb	r3, [r7, #23]
 80022a4:	e00c      	b.n	80022c0 <PumpMgr_Add+0x52>
    {
        if (m->pumps[i].id == id) return false;
 80022a6:	7dfb      	ldrb	r3, [r7, #23]
 80022a8:	68fa      	ldr	r2, [r7, #12]
 80022aa:	015b      	lsls	r3, r3, #5
 80022ac:	4413      	add	r3, r2
 80022ae:	781b      	ldrb	r3, [r3, #0]
 80022b0:	7afa      	ldrb	r2, [r7, #11]
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d101      	bne.n	80022ba <PumpMgr_Add+0x4c>
 80022b6:	2300      	movs	r3, #0
 80022b8:	e049      	b.n	800234e <PumpMgr_Add+0xe0>
    for (uint8_t i = 0u; i < m->count; i++)
 80022ba:	7dfb      	ldrb	r3, [r7, #23]
 80022bc:	3301      	adds	r3, #1
 80022be:	75fb      	strb	r3, [r7, #23]
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80022c6:	7dfa      	ldrb	r2, [r7, #23]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d3ec      	bcc.n	80022a6 <PumpMgr_Add+0x38>
    }

    PumpDevice *d = &m->pumps[m->count];
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80022d2:	015b      	lsls	r3, r3, #5
 80022d4:	68fa      	ldr	r2, [r7, #12]
 80022d6:	4413      	add	r3, r2
 80022d8:	613b      	str	r3, [r7, #16]
    memset(d, 0, sizeof(*d));
 80022da:	2220      	movs	r2, #32
 80022dc:	2100      	movs	r1, #0
 80022de:	6938      	ldr	r0, [r7, #16]
 80022e0:	f015 ff82 	bl	80181e8 <memset>
    d->id = id;
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	7afa      	ldrb	r2, [r7, #11]
 80022e8:	701a      	strb	r2, [r3, #0]
    d->proto = *proto;  /* Copy struct */
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	687a      	ldr	r2, [r7, #4]
 80022ee:	3304      	adds	r3, #4
 80022f0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80022f4:	e883 0003 	stmia.w	r3, {r0, r1}
    d->ctrl_addr = ctrl_addr;
 80022f8:	693b      	ldr	r3, [r7, #16]
 80022fa:	7aba      	ldrb	r2, [r7, #10]
 80022fc:	731a      	strb	r2, [r3, #12]
    d->slave_addr = slave_addr;
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002304:	735a      	strb	r2, [r3, #13]
    d->price = 0u;
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	2200      	movs	r2, #0
 800230a:	611a      	str	r2, [r3, #16]
    d->status = 0u;
 800230c:	693b      	ldr	r3, [r7, #16]
 800230e:	2200      	movs	r2, #0
 8002310:	751a      	strb	r2, [r3, #20]
    d->nozzle = 0u;
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	2200      	movs	r2, #0
 8002316:	755a      	strb	r2, [r3, #21]
    d->last_status_ms = 0u;
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	2200      	movs	r2, #0
 800231c:	619a      	str	r2, [r3, #24]
    d->last_error = 0u;
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	2200      	movs	r2, #0
 8002322:	771a      	strb	r2, [r3, #28]
    d->fail_count = 0u;
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	2200      	movs	r2, #0
 8002328:	775a      	strb	r2, [r3, #29]

    m->next_poll_ms[m->count] = 0u;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8002330:	461a      	mov	r2, r3
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	3222      	adds	r2, #34	@ 0x22
 8002336:	2100      	movs	r1, #0
 8002338:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    m->count++;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8002342:	3301      	adds	r3, #1
 8002344:	b2da      	uxtb	r2, r3
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return true;
 800234c:	2301      	movs	r3, #1
}
 800234e:	4618      	mov	r0, r3
 8002350:	3718      	adds	r7, #24
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}

08002356 <PumpMgr_Get>:

PumpDevice *PumpMgr_Get(PumpMgr *m, uint8_t id)
{
 8002356:	b480      	push	{r7}
 8002358:	b085      	sub	sp, #20
 800235a:	af00      	add	r7, sp, #0
 800235c:	6078      	str	r0, [r7, #4]
 800235e:	460b      	mov	r3, r1
 8002360:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return NULL;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d101      	bne.n	800236c <PumpMgr_Get+0x16>
 8002368:	2300      	movs	r3, #0
 800236a:	e019      	b.n	80023a0 <PumpMgr_Get+0x4a>
    for (uint8_t i = 0u; i < m->count; i++)
 800236c:	2300      	movs	r3, #0
 800236e:	73fb      	strb	r3, [r7, #15]
 8002370:	e00f      	b.n	8002392 <PumpMgr_Get+0x3c>
    {
        if (m->pumps[i].id == id) return &m->pumps[i];
 8002372:	7bfb      	ldrb	r3, [r7, #15]
 8002374:	687a      	ldr	r2, [r7, #4]
 8002376:	015b      	lsls	r3, r3, #5
 8002378:	4413      	add	r3, r2
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	78fa      	ldrb	r2, [r7, #3]
 800237e:	429a      	cmp	r2, r3
 8002380:	d104      	bne.n	800238c <PumpMgr_Get+0x36>
 8002382:	7bfb      	ldrb	r3, [r7, #15]
 8002384:	015b      	lsls	r3, r3, #5
 8002386:	687a      	ldr	r2, [r7, #4]
 8002388:	4413      	add	r3, r2
 800238a:	e009      	b.n	80023a0 <PumpMgr_Get+0x4a>
    for (uint8_t i = 0u; i < m->count; i++)
 800238c:	7bfb      	ldrb	r3, [r7, #15]
 800238e:	3301      	adds	r3, #1
 8002390:	73fb      	strb	r3, [r7, #15]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8002398:	7bfa      	ldrb	r2, [r7, #15]
 800239a:	429a      	cmp	r2, r3
 800239c:	d3e9      	bcc.n	8002372 <PumpMgr_Get+0x1c>
    }
    return NULL;
 800239e:	2300      	movs	r3, #0
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3714      	adds	r7, #20
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr

080023ac <PumpMgr_GetConst>:

const PumpDevice *PumpMgr_GetConst(const PumpMgr *m, uint8_t id)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b085      	sub	sp, #20
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	460b      	mov	r3, r1
 80023b6:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return NULL;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d101      	bne.n	80023c2 <PumpMgr_GetConst+0x16>
 80023be:	2300      	movs	r3, #0
 80023c0:	e019      	b.n	80023f6 <PumpMgr_GetConst+0x4a>
    for (uint8_t i = 0u; i < m->count; i++)
 80023c2:	2300      	movs	r3, #0
 80023c4:	73fb      	strb	r3, [r7, #15]
 80023c6:	e00f      	b.n	80023e8 <PumpMgr_GetConst+0x3c>
    {
        if (m->pumps[i].id == id) return &m->pumps[i];
 80023c8:	7bfb      	ldrb	r3, [r7, #15]
 80023ca:	687a      	ldr	r2, [r7, #4]
 80023cc:	015b      	lsls	r3, r3, #5
 80023ce:	4413      	add	r3, r2
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	78fa      	ldrb	r2, [r7, #3]
 80023d4:	429a      	cmp	r2, r3
 80023d6:	d104      	bne.n	80023e2 <PumpMgr_GetConst+0x36>
 80023d8:	7bfb      	ldrb	r3, [r7, #15]
 80023da:	015b      	lsls	r3, r3, #5
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	4413      	add	r3, r2
 80023e0:	e009      	b.n	80023f6 <PumpMgr_GetConst+0x4a>
    for (uint8_t i = 0u; i < m->count; i++)
 80023e2:	7bfb      	ldrb	r3, [r7, #15]
 80023e4:	3301      	adds	r3, #1
 80023e6:	73fb      	strb	r3, [r7, #15]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80023ee:	7bfa      	ldrb	r2, [r7, #15]
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d3e9      	bcc.n	80023c8 <PumpMgr_GetConst+0x1c>
    }
    return NULL;
 80023f4:	2300      	movs	r3, #0
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3714      	adds	r7, #20
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr

08002402 <PumpMgr_SetPrice>:

bool PumpMgr_SetPrice(PumpMgr *m, uint8_t id, uint32_t price)
{
 8002402:	b580      	push	{r7, lr}
 8002404:	b086      	sub	sp, #24
 8002406:	af00      	add	r7, sp, #0
 8002408:	60f8      	str	r0, [r7, #12]
 800240a:	460b      	mov	r3, r1
 800240c:	607a      	str	r2, [r7, #4]
 800240e:	72fb      	strb	r3, [r7, #11]
    PumpDevice *d = PumpMgr_Get(m, id);
 8002410:	7afb      	ldrb	r3, [r7, #11]
 8002412:	4619      	mov	r1, r3
 8002414:	68f8      	ldr	r0, [r7, #12]
 8002416:	f7ff ff9e 	bl	8002356 <PumpMgr_Get>
 800241a:	6178      	str	r0, [r7, #20]
    if (d == NULL) return false;
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d101      	bne.n	8002426 <PumpMgr_SetPrice+0x24>
 8002422:	2300      	movs	r3, #0
 8002424:	e003      	b.n	800242e <PumpMgr_SetPrice+0x2c>
    d->price = price;
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	687a      	ldr	r2, [r7, #4]
 800242a:	611a      	str	r2, [r3, #16]
    return true;
 800242c:	2301      	movs	r3, #1
}
 800242e:	4618      	mov	r0, r3
 8002430:	3718      	adds	r7, #24
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}

08002436 <PumpMgr_GetPrice>:

uint32_t PumpMgr_GetPrice(const PumpMgr *m, uint8_t id)
{
 8002436:	b580      	push	{r7, lr}
 8002438:	b084      	sub	sp, #16
 800243a:	af00      	add	r7, sp, #0
 800243c:	6078      	str	r0, [r7, #4]
 800243e:	460b      	mov	r3, r1
 8002440:	70fb      	strb	r3, [r7, #3]
    const PumpDevice *d = PumpMgr_GetConst(m, id);
 8002442:	78fb      	ldrb	r3, [r7, #3]
 8002444:	4619      	mov	r1, r3
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	f7ff ffb0 	bl	80023ac <PumpMgr_GetConst>
 800244c:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return 0u;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d101      	bne.n	8002458 <PumpMgr_GetPrice+0x22>
 8002454:	2300      	movs	r3, #0
 8002456:	e001      	b.n	800245c <PumpMgr_GetPrice+0x26>
    return d->price;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	691b      	ldr	r3, [r3, #16]
}
 800245c:	4618      	mov	r0, r3
 800245e:	3710      	adds	r7, #16
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}

08002464 <PumpMgr_SetSlaveAddr>:

bool PumpMgr_SetSlaveAddr(PumpMgr *m, uint8_t id, uint8_t slave_addr)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b084      	sub	sp, #16
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
 800246c:	460b      	mov	r3, r1
 800246e:	70fb      	strb	r3, [r7, #3]
 8002470:	4613      	mov	r3, r2
 8002472:	70bb      	strb	r3, [r7, #2]
    PumpDevice *d = PumpMgr_Get(m, id);
 8002474:	78fb      	ldrb	r3, [r7, #3]
 8002476:	4619      	mov	r1, r3
 8002478:	6878      	ldr	r0, [r7, #4]
 800247a:	f7ff ff6c 	bl	8002356 <PumpMgr_Get>
 800247e:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return false;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d101      	bne.n	800248a <PumpMgr_SetSlaveAddr+0x26>
 8002486:	2300      	movs	r3, #0
 8002488:	e003      	b.n	8002492 <PumpMgr_SetSlaveAddr+0x2e>
    d->slave_addr = slave_addr;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	78ba      	ldrb	r2, [r7, #2]
 800248e:	735a      	strb	r2, [r3, #13]
    return true;
 8002490:	2301      	movs	r3, #1
}
 8002492:	4618      	mov	r0, r3
 8002494:	3710      	adds	r7, #16
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}

0800249a <PumpMgr_GetSlaveAddr>:

uint8_t PumpMgr_GetSlaveAddr(const PumpMgr *m, uint8_t id)
{
 800249a:	b580      	push	{r7, lr}
 800249c:	b084      	sub	sp, #16
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
 80024a2:	460b      	mov	r3, r1
 80024a4:	70fb      	strb	r3, [r7, #3]
    const PumpDevice *d = PumpMgr_GetConst(m, id);
 80024a6:	78fb      	ldrb	r3, [r7, #3]
 80024a8:	4619      	mov	r1, r3
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f7ff ff7e 	bl	80023ac <PumpMgr_GetConst>
 80024b0:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return 0u;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d101      	bne.n	80024bc <PumpMgr_GetSlaveAddr+0x22>
 80024b8:	2300      	movs	r3, #0
 80024ba:	e001      	b.n	80024c0 <PumpMgr_GetSlaveAddr+0x26>
    return d->slave_addr;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	7b5b      	ldrb	r3, [r3, #13]
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	3710      	adds	r7, #16
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}

080024c8 <PumpMgr_SetCtrlAddr>:

bool PumpMgr_SetCtrlAddr(PumpMgr *m, uint8_t id, uint8_t ctrl_addr)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	460b      	mov	r3, r1
 80024d2:	70fb      	strb	r3, [r7, #3]
 80024d4:	4613      	mov	r3, r2
 80024d6:	70bb      	strb	r3, [r7, #2]
    PumpDevice *d = PumpMgr_Get(m, id);
 80024d8:	78fb      	ldrb	r3, [r7, #3]
 80024da:	4619      	mov	r1, r3
 80024dc:	6878      	ldr	r0, [r7, #4]
 80024de:	f7ff ff3a 	bl	8002356 <PumpMgr_Get>
 80024e2:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return false;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d101      	bne.n	80024ee <PumpMgr_SetCtrlAddr+0x26>
 80024ea:	2300      	movs	r3, #0
 80024ec:	e003      	b.n	80024f6 <PumpMgr_SetCtrlAddr+0x2e>
    d->ctrl_addr = ctrl_addr;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	78ba      	ldrb	r2, [r7, #2]
 80024f2:	731a      	strb	r2, [r3, #12]
    return true;
 80024f4:	2301      	movs	r3, #1
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	3710      	adds	r7, #16
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}

080024fe <PumpMgr_GetCtrlAddr>:

uint8_t PumpMgr_GetCtrlAddr(const PumpMgr *m, uint8_t id)
{
 80024fe:	b580      	push	{r7, lr}
 8002500:	b084      	sub	sp, #16
 8002502:	af00      	add	r7, sp, #0
 8002504:	6078      	str	r0, [r7, #4]
 8002506:	460b      	mov	r3, r1
 8002508:	70fb      	strb	r3, [r7, #3]
    const PumpDevice *d = PumpMgr_GetConst(m, id);
 800250a:	78fb      	ldrb	r3, [r7, #3]
 800250c:	4619      	mov	r1, r3
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f7ff ff4c 	bl	80023ac <PumpMgr_GetConst>
 8002514:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return 0u;
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d101      	bne.n	8002520 <PumpMgr_GetCtrlAddr+0x22>
 800251c:	2300      	movs	r3, #0
 800251e:	e001      	b.n	8002524 <PumpMgr_GetCtrlAddr+0x26>
    return d->ctrl_addr;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	7b1b      	ldrb	r3, [r3, #12]
}
 8002524:	4618      	mov	r0, r3
 8002526:	3710      	adds	r7, #16
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}

0800252c <PumpMgr_ClearFail>:

void PumpMgr_ClearFail(PumpMgr *m, uint8_t id)
{
 800252c:	b480      	push	{r7}
 800252e:	b085      	sub	sp, #20
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
 8002534:	460b      	mov	r3, r1
 8002536:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d023      	beq.n	8002586 <PumpMgr_ClearFail+0x5a>
    for (uint8_t i = 0u; i < m->count; i++)
 800253e:	2300      	movs	r3, #0
 8002540:	73fb      	strb	r3, [r7, #15]
 8002542:	e019      	b.n	8002578 <PumpMgr_ClearFail+0x4c>
    {
        if (m->pumps[i].id == id)
 8002544:	7bfb      	ldrb	r3, [r7, #15]
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	015b      	lsls	r3, r3, #5
 800254a:	4413      	add	r3, r2
 800254c:	781b      	ldrb	r3, [r3, #0]
 800254e:	78fa      	ldrb	r2, [r7, #3]
 8002550:	429a      	cmp	r2, r3
 8002552:	d10e      	bne.n	8002572 <PumpMgr_ClearFail+0x46>
        {
            m->pumps[i].last_error = 0u;
 8002554:	7bfb      	ldrb	r3, [r7, #15]
 8002556:	687a      	ldr	r2, [r7, #4]
 8002558:	015b      	lsls	r3, r3, #5
 800255a:	4413      	add	r3, r2
 800255c:	331c      	adds	r3, #28
 800255e:	2200      	movs	r2, #0
 8002560:	701a      	strb	r2, [r3, #0]
            m->pumps[i].fail_count = 0u;
 8002562:	7bfb      	ldrb	r3, [r7, #15]
 8002564:	687a      	ldr	r2, [r7, #4]
 8002566:	015b      	lsls	r3, r3, #5
 8002568:	4413      	add	r3, r2
 800256a:	331d      	adds	r3, #29
 800256c:	2200      	movs	r2, #0
 800256e:	701a      	strb	r2, [r3, #0]
            return;
 8002570:	e00a      	b.n	8002588 <PumpMgr_ClearFail+0x5c>
    for (uint8_t i = 0u; i < m->count; i++)
 8002572:	7bfb      	ldrb	r3, [r7, #15]
 8002574:	3301      	adds	r3, #1
 8002576:	73fb      	strb	r3, [r7, #15]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800257e:	7bfa      	ldrb	r2, [r7, #15]
 8002580:	429a      	cmp	r2, r3
 8002582:	d3df      	bcc.n	8002544 <PumpMgr_ClearFail+0x18>
 8002584:	e000      	b.n	8002588 <PumpMgr_ClearFail+0x5c>
    if (m == NULL) return;
 8002586:	bf00      	nop
        }
    }
}
 8002588:	3714      	adds	r7, #20
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr

08002592 <PumpMgr_RequestPollNow>:

void PumpMgr_RequestPollNow(PumpMgr *m, uint8_t id)
{
 8002592:	b580      	push	{r7, lr}
 8002594:	b084      	sub	sp, #16
 8002596:	af00      	add	r7, sp, #0
 8002598:	6078      	str	r0, [r7, #4]
 800259a:	460b      	mov	r3, r1
 800259c:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d01e      	beq.n	80025e2 <PumpMgr_RequestPollNow+0x50>
    uint32_t now = HAL_GetTick();
 80025a4:	f003 fd40 	bl	8006028 <HAL_GetTick>
 80025a8:	60b8      	str	r0, [r7, #8]
    for (uint8_t i = 0u; i < m->count; i++)
 80025aa:	2300      	movs	r3, #0
 80025ac:	73fb      	strb	r3, [r7, #15]
 80025ae:	e011      	b.n	80025d4 <PumpMgr_RequestPollNow+0x42>
    {
        if (m->pumps[i].id == id)
 80025b0:	7bfb      	ldrb	r3, [r7, #15]
 80025b2:	687a      	ldr	r2, [r7, #4]
 80025b4:	015b      	lsls	r3, r3, #5
 80025b6:	4413      	add	r3, r2
 80025b8:	781b      	ldrb	r3, [r3, #0]
 80025ba:	78fa      	ldrb	r2, [r7, #3]
 80025bc:	429a      	cmp	r2, r3
 80025be:	d106      	bne.n	80025ce <PumpMgr_RequestPollNow+0x3c>
        {
            m->next_poll_ms[i] = now;
 80025c0:	7bfa      	ldrb	r2, [r7, #15]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	3222      	adds	r2, #34	@ 0x22
 80025c6:	68b9      	ldr	r1, [r7, #8]
 80025c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            return;
 80025cc:	e00a      	b.n	80025e4 <PumpMgr_RequestPollNow+0x52>
    for (uint8_t i = 0u; i < m->count; i++)
 80025ce:	7bfb      	ldrb	r3, [r7, #15]
 80025d0:	3301      	adds	r3, #1
 80025d2:	73fb      	strb	r3, [r7, #15]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80025da:	7bfa      	ldrb	r2, [r7, #15]
 80025dc:	429a      	cmp	r2, r3
 80025de:	d3e7      	bcc.n	80025b0 <PumpMgr_RequestPollNow+0x1e>
 80025e0:	e000      	b.n	80025e4 <PumpMgr_RequestPollNow+0x52>
    if (m == NULL) return;
 80025e2:	bf00      	nop
        }
    }
}
 80025e4:	3710      	adds	r7, #16
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}

080025ea <PumpMgr_RequestPollAllNow>:

void PumpMgr_RequestPollAllNow(PumpMgr *m)
{
 80025ea:	b580      	push	{r7, lr}
 80025ec:	b084      	sub	sp, #16
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	6078      	str	r0, [r7, #4]
    if (m == NULL) return;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d015      	beq.n	8002624 <PumpMgr_RequestPollAllNow+0x3a>
    uint32_t now = HAL_GetTick();
 80025f8:	f003 fd16 	bl	8006028 <HAL_GetTick>
 80025fc:	60b8      	str	r0, [r7, #8]
    for (uint8_t i = 0u; i < m->count; i++)
 80025fe:	2300      	movs	r3, #0
 8002600:	73fb      	strb	r3, [r7, #15]
 8002602:	e008      	b.n	8002616 <PumpMgr_RequestPollAllNow+0x2c>
    {
        m->next_poll_ms[i] = now;
 8002604:	7bfa      	ldrb	r2, [r7, #15]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	3222      	adds	r2, #34	@ 0x22
 800260a:	68b9      	ldr	r1, [r7, #8]
 800260c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t i = 0u; i < m->count; i++)
 8002610:	7bfb      	ldrb	r3, [r7, #15]
 8002612:	3301      	adds	r3, #1
 8002614:	73fb      	strb	r3, [r7, #15]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800261c:	7bfa      	ldrb	r2, [r7, #15]
 800261e:	429a      	cmp	r2, r3
 8002620:	d3f0      	bcc.n	8002604 <PumpMgr_RequestPollAllNow+0x1a>
 8002622:	e000      	b.n	8002626 <PumpMgr_RequestPollAllNow+0x3c>
    if (m == NULL) return;
 8002624:	bf00      	nop
    }
}
 8002626:	3710      	adds	r7, #16
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}

0800262c <PumpMgr_RequestTotalizer>:

PumpProtoResult PumpMgr_RequestTotalizer(PumpMgr *mgr, uint8_t pump_id, uint8_t nozzle)
{
 800262c:	b590      	push	{r4, r7, lr}
 800262e:	b085      	sub	sp, #20
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
 8002634:	460b      	mov	r3, r1
 8002636:	70fb      	strb	r3, [r7, #3]
 8002638:	4613      	mov	r3, r2
 800263a:	70bb      	strb	r3, [r7, #2]
    if (mgr == NULL || pump_id == 0 || pump_id > PUMP_MGR_MAX_PUMPS) return PUMP_PROTO_ERR;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d005      	beq.n	800264e <PumpMgr_RequestTotalizer+0x22>
 8002642:	78fb      	ldrb	r3, [r7, #3]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d002      	beq.n	800264e <PumpMgr_RequestTotalizer+0x22>
 8002648:	78fb      	ldrb	r3, [r7, #3]
 800264a:	2b04      	cmp	r3, #4
 800264c:	d901      	bls.n	8002652 <PumpMgr_RequestTotalizer+0x26>
 800264e:	2302      	movs	r3, #2
 8002650:	e01c      	b.n	800268c <PumpMgr_RequestTotalizer+0x60>

    PumpDevice *dev = &mgr->pumps[pump_id - 1u];
 8002652:	78fb      	ldrb	r3, [r7, #3]
 8002654:	3b01      	subs	r3, #1
 8002656:	015b      	lsls	r3, r3, #5
 8002658:	687a      	ldr	r2, [r7, #4]
 800265a:	4413      	add	r3, r2
 800265c:	60fb      	str	r3, [r7, #12]

    /* Call request_totalizer if available */
    if (dev->proto.vt && dev->proto.vt->request_totalizer)
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d011      	beq.n	800268a <PumpMgr_RequestTotalizer+0x5e>
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d00c      	beq.n	800268a <PumpMgr_RequestTotalizer+0x5e>
    {
        return dev->proto.vt->request_totalizer(dev->proto.ctx, dev->ctrl_addr, dev->slave_addr, nozzle);
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	68dc      	ldr	r4, [r3, #12]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	6898      	ldr	r0, [r3, #8]
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	7b19      	ldrb	r1, [r3, #12]
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	7b5a      	ldrb	r2, [r3, #13]
 8002682:	78bb      	ldrb	r3, [r7, #2]
 8002684:	47a0      	blx	r4
 8002686:	4603      	mov	r3, r0
 8002688:	e000      	b.n	800268c <PumpMgr_RequestTotalizer+0x60>
    }

    return PUMP_PROTO_ERR;
 800268a:	2302      	movs	r3, #2
}
 800268c:	4618      	mov	r0, r3
 800268e:	3714      	adds	r7, #20
 8002690:	46bd      	mov	sp, r7
 8002692:	bd90      	pop	{r4, r7, pc}

08002694 <pumpmgr_handle_event>:

static void pumpmgr_handle_event(PumpMgr *m, const PumpEvent *ev)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b084      	sub	sp, #16
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
 800269c:	6039      	str	r1, [r7, #0]
    if (m == NULL || ev == NULL) return;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d04c      	beq.n	800273e <pumpmgr_handle_event+0xaa>
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d049      	beq.n	800273e <pumpmgr_handle_event+0xaa>

    /* Find matching device by address */
    for (uint8_t i = 0u; i < m->count; i++)
 80026aa:	2300      	movs	r3, #0
 80026ac:	73fb      	strb	r3, [r7, #15]
 80026ae:	e03f      	b.n	8002730 <pumpmgr_handle_event+0x9c>
    {
        PumpDevice *d = &m->pumps[i];
 80026b0:	7bfb      	ldrb	r3, [r7, #15]
 80026b2:	015b      	lsls	r3, r3, #5
 80026b4:	687a      	ldr	r2, [r7, #4]
 80026b6:	4413      	add	r3, r2
 80026b8:	60bb      	str	r3, [r7, #8]
        if (d->ctrl_addr == ev->ctrl_addr && d->slave_addr == ev->slave_addr)
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	7b1a      	ldrb	r2, [r3, #12]
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	785b      	ldrb	r3, [r3, #1]
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d131      	bne.n	800272a <pumpmgr_handle_event+0x96>
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	7b5a      	ldrb	r2, [r3, #13]
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	789b      	ldrb	r3, [r3, #2]
 80026ce:	429a      	cmp	r2, r3
 80026d0:	d12b      	bne.n	800272a <pumpmgr_handle_event+0x96>
        {
            if (ev->type == PUMP_EVT_STATUS)
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	781b      	ldrb	r3, [r3, #0]
 80026d6:	2b01      	cmp	r3, #1
 80026d8:	d113      	bne.n	8002702 <pumpmgr_handle_event+0x6e>
            {
                /* OLD format - no union */
                d->status = ev->status;
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	78da      	ldrb	r2, [r3, #3]
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	751a      	strb	r2, [r3, #20]
                d->nozzle = ev->nozzle;
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	791a      	ldrb	r2, [r3, #4]
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	755a      	strb	r2, [r3, #21]
                d->last_status_ms = HAL_GetTick();
 80026ea:	f003 fc9d 	bl	8006028 <HAL_GetTick>
 80026ee:	4602      	mov	r2, r0
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	619a      	str	r2, [r3, #24]
                d->last_error = 0u;
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	2200      	movs	r2, #0
 80026f8:	771a      	strb	r2, [r3, #28]
                d->fail_count = 0u;
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	2200      	movs	r2, #0
 80026fe:	775a      	strb	r2, [r3, #29]
 8002700:	e013      	b.n	800272a <pumpmgr_handle_event+0x96>
            }
            else if (ev->type == PUMP_EVT_ERROR)
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	781b      	ldrb	r3, [r3, #0]
 8002706:	2b02      	cmp	r3, #2
 8002708:	d108      	bne.n	800271c <pumpmgr_handle_event+0x88>
            {
                /* OLD format - no union */
                d->last_error = ev->error_code;
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	795a      	ldrb	r2, [r3, #5]
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	771a      	strb	r2, [r3, #28]
                d->fail_count = ev->fail_count;
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	799a      	ldrb	r2, [r3, #6]
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	775a      	strb	r2, [r3, #29]
 800271a:	e006      	b.n	800272a <pumpmgr_handle_event+0x96>
            }
            else if (ev->type == PUMP_EVT_TOTALIZER)
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	781b      	ldrb	r3, [r3, #0]
 8002720:	2b03      	cmp	r3, #3
 8002722:	d102      	bne.n	800272a <pumpmgr_handle_event+0x96>
            {
                /* Log totalizer event */
                CDC_Log("PumpMgr: Totalizer event");
 8002724:	4808      	ldr	r0, [pc, #32]	@ (8002748 <pumpmgr_handle_event+0xb4>)
 8002726:	f7fe f9f3 	bl	8000b10 <CDC_Log>
    for (uint8_t i = 0u; i < m->count; i++)
 800272a:	7bfb      	ldrb	r3, [r7, #15]
 800272c:	3301      	adds	r3, #1
 800272e:	73fb      	strb	r3, [r7, #15]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8002736:	7bfa      	ldrb	r2, [r7, #15]
 8002738:	429a      	cmp	r2, r3
 800273a:	d3b9      	bcc.n	80026b0 <pumpmgr_handle_event+0x1c>
 800273c:	e000      	b.n	8002740 <pumpmgr_handle_event+0xac>
    if (m == NULL || ev == NULL) return;
 800273e:	bf00      	nop
            }
        }
    }
}
 8002740:	3710      	adds	r7, #16
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	08018c70 	.word	0x08018c70

0800274c <PumpMgr_Task>:

    return false;
}

void PumpMgr_Task(PumpMgr *m)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b090      	sub	sp, #64	@ 0x40
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
    if (m == NULL) return;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2b00      	cmp	r3, #0
 8002758:	f000 80c0 	beq.w	80028dc <PumpMgr_Task+0x190>
    uint32_t now = HAL_GetTick();
 800275c:	f003 fc64 	bl	8006028 <HAL_GetTick>
 8002760:	6378      	str	r0, [r7, #52]	@ 0x34

    /* Build unique protocol list */
    PumpProto *protos[PUMP_MGR_MAX_PUMPS];
    uint8_t proto_count = 0u;
 8002762:	2300      	movs	r3, #0
 8002764:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    for (uint8_t i = 0u; i < m->count; i++)
 8002768:	2300      	movs	r3, #0
 800276a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800276e:	e041      	b.n	80027f4 <PumpMgr_Task+0xa8>
    {
        PumpProto *p = &m->pumps[i].proto;
 8002770:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8002774:	015b      	lsls	r3, r3, #5
 8002776:	687a      	ldr	r2, [r7, #4]
 8002778:	4413      	add	r3, r2
 800277a:	3304      	adds	r3, #4
 800277c:	62bb      	str	r3, [r7, #40]	@ 0x28

        bool seen = false;
 800277e:	2300      	movs	r3, #0
 8002780:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
        for (uint8_t j = 0u; j < proto_count; j++)
 8002784:	2300      	movs	r3, #0
 8002786:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 800278a:	e012      	b.n	80027b2 <PumpMgr_Task+0x66>
        {
            if (protos[j] == p)
 800278c:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8002790:	009b      	lsls	r3, r3, #2
 8002792:	3340      	adds	r3, #64	@ 0x40
 8002794:	443b      	add	r3, r7
 8002796:	f853 3c28 	ldr.w	r3, [r3, #-40]
 800279a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800279c:	429a      	cmp	r2, r3
 800279e:	d103      	bne.n	80027a8 <PumpMgr_Task+0x5c>
            {
                seen = true;
 80027a0:	2301      	movs	r3, #1
 80027a2:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
                break;
 80027a6:	e00a      	b.n	80027be <PumpMgr_Task+0x72>
        for (uint8_t j = 0u; j < proto_count; j++)
 80027a8:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80027ac:	3301      	adds	r3, #1
 80027ae:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 80027b2:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 80027b6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d3e6      	bcc.n	800278c <PumpMgr_Task+0x40>
            }
        }

        if (!seen && proto_count < (uint8_t)PUMP_MGR_MAX_PUMPS)
 80027be:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80027c2:	f083 0301 	eor.w	r3, r3, #1
 80027c6:	b2db      	uxtb	r3, r3
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d00e      	beq.n	80027ea <PumpMgr_Task+0x9e>
 80027cc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80027d0:	2b03      	cmp	r3, #3
 80027d2:	d80a      	bhi.n	80027ea <PumpMgr_Task+0x9e>
        {
            protos[proto_count++] = p;
 80027d4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80027d8:	1c5a      	adds	r2, r3, #1
 80027da:	f887 203f 	strb.w	r2, [r7, #63]	@ 0x3f
 80027de:	009b      	lsls	r3, r3, #2
 80027e0:	3340      	adds	r3, #64	@ 0x40
 80027e2:	443b      	add	r3, r7
 80027e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80027e6:	f843 2c28 	str.w	r2, [r3, #-40]
    for (uint8_t i = 0u; i < m->count; i++)
 80027ea:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80027ee:	3301      	adds	r3, #1
 80027f0:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80027fa:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 80027fe:	429a      	cmp	r2, r3
 8002800:	d3b6      	bcc.n	8002770 <PumpMgr_Task+0x24>
        }
    }

    /* 1) Drive protocols and consume their events */
    for (uint8_t i = 0u; i < proto_count; i++)
 8002802:	2300      	movs	r3, #0
 8002804:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8002808:	e01f      	b.n	800284a <PumpMgr_Task+0xfe>
    {
        PumpProto *p = protos[i];
 800280a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	3340      	adds	r3, #64	@ 0x40
 8002812:	443b      	add	r3, r7
 8002814:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8002818:	62fb      	str	r3, [r7, #44]	@ 0x2c
        PumpProto_Task(p);
 800281a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800281c:	f7ff fc86 	bl	800212c <PumpProto_Task>

        PumpEvent ev;
        while (PumpProto_PopEvent(p, &ev))
 8002820:	e005      	b.n	800282e <PumpMgr_Task+0xe2>
        {
            pumpmgr_handle_event(m, &ev);
 8002822:	f107 030c 	add.w	r3, r7, #12
 8002826:	4619      	mov	r1, r3
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	f7ff ff33 	bl	8002694 <pumpmgr_handle_event>
        while (PumpProto_PopEvent(p, &ev))
 800282e:	f107 030c 	add.w	r3, r7, #12
 8002832:	4619      	mov	r1, r3
 8002834:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002836:	f7ff fcd5 	bl	80021e4 <PumpProto_PopEvent>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	d1f0      	bne.n	8002822 <PumpMgr_Task+0xd6>
    for (uint8_t i = 0u; i < proto_count; i++)
 8002840:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002844:	3301      	adds	r3, #1
 8002846:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 800284a:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800284e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002852:	429a      	cmp	r2, r3
 8002854:	d3d9      	bcc.n	800280a <PumpMgr_Task+0xbe>
        }
    }

    /* 2) Periodic polling */
    for (uint8_t i = 0u; i < m->count; i++)
 8002856:	2300      	movs	r3, #0
 8002858:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 800285c:	e036      	b.n	80028cc <PumpMgr_Task+0x180>
    {
        PumpDevice *d = &m->pumps[i];
 800285e:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8002862:	015b      	lsls	r3, r3, #5
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	4413      	add	r3, r2
 8002868:	633b      	str	r3, [r7, #48]	@ 0x30

        if (now < m->next_poll_ms[i]) continue;
 800286a:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	3222      	adds	r2, #34	@ 0x22
 8002872:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002876:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002878:	429a      	cmp	r2, r3
 800287a:	d31f      	bcc.n	80028bc <PumpMgr_Task+0x170>

        if (!PumpProto_IsIdle(&d->proto))
 800287c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800287e:	3304      	adds	r3, #4
 8002880:	4618      	mov	r0, r3
 8002882:	f7ff fc6e 	bl	8002162 <PumpProto_IsIdle>
 8002886:	4603      	mov	r3, r0
 8002888:	f083 0301 	eor.w	r3, r3, #1
 800288c:	b2db      	uxtb	r3, r3
 800288e:	2b00      	cmp	r3, #0
 8002890:	d116      	bne.n	80028c0 <PumpMgr_Task+0x174>
        {
            continue;
        }

        (void)PumpProto_PollStatus(&d->proto, d->ctrl_addr, d->slave_addr);
 8002892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002894:	1d18      	adds	r0, r3, #4
 8002896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002898:	7b19      	ldrb	r1, [r3, #12]
 800289a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800289c:	7b5b      	ldrb	r3, [r3, #13]
 800289e:	461a      	mov	r2, r3
 80028a0:	f7ff fc7d 	bl	800219e <PumpProto_PollStatus>
        m->next_poll_ms[i] = now + m->poll_period_ms;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	f8d3 1084 	ldr.w	r1, [r3, #132]	@ 0x84
 80028aa:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 80028ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028b0:	4419      	add	r1, r3
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	3222      	adds	r2, #34	@ 0x22
 80028b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80028ba:	e002      	b.n	80028c2 <PumpMgr_Task+0x176>
        if (now < m->next_poll_ms[i]) continue;
 80028bc:	bf00      	nop
 80028be:	e000      	b.n	80028c2 <PumpMgr_Task+0x176>
            continue;
 80028c0:	bf00      	nop
    for (uint8_t i = 0u; i < m->count; i++)
 80028c2:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 80028c6:	3301      	adds	r3, #1
 80028c8:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80028d2:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d3c1      	bcc.n	800285e <PumpMgr_Task+0x112>
 80028da:	e000      	b.n	80028de <PumpMgr_Task+0x192>
    if (m == NULL) return;
 80028dc:	bf00      	nop
    }
}
 80028de:	3740      	adds	r7, #64	@ 0x40
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}

080028e4 <q_next>:
#include <stdio.h>

/* ===================== Small local helpers ===================== */

static uint8_t q_next(uint8_t v)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	4603      	mov	r3, r0
 80028ec:	71fb      	strb	r3, [r7, #7]
    return (uint8_t)((uint8_t)(v + 1u) % (uint8_t)PUMP_GKL_EVTQ_LEN);
 80028ee:	79fb      	ldrb	r3, [r7, #7]
 80028f0:	3301      	adds	r3, #1
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	f003 0307 	and.w	r3, r3, #7
 80028f8:	b2db      	uxtb	r3, r3
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	370c      	adds	r7, #12
 80028fe:	46bd      	mov	sp, r7
 8002900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002904:	4770      	bx	lr

08002906 <q_is_full>:

static bool q_is_full(PumpProtoGKL *gkl)
{
 8002906:	b580      	push	{r7, lr}
 8002908:	b082      	sub	sp, #8
 800290a:	af00      	add	r7, sp, #0
 800290c:	6078      	str	r0, [r7, #4]
    return (q_next(gkl->q_head) == gkl->q_tail);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	f893 3308 	ldrb.w	r3, [r3, #776]	@ 0x308
 8002914:	4618      	mov	r0, r3
 8002916:	f7ff ffe5 	bl	80028e4 <q_next>
 800291a:	4603      	mov	r3, r0
 800291c:	461a      	mov	r2, r3
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	f893 3309 	ldrb.w	r3, [r3, #777]	@ 0x309
 8002924:	429a      	cmp	r2, r3
 8002926:	bf0c      	ite	eq
 8002928:	2301      	moveq	r3, #1
 800292a:	2300      	movne	r3, #0
 800292c:	b2db      	uxtb	r3, r3
}
 800292e:	4618      	mov	r0, r3
 8002930:	3708      	adds	r7, #8
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}

08002936 <q_is_empty>:

static bool q_is_empty(PumpProtoGKL *gkl)
{
 8002936:	b480      	push	{r7}
 8002938:	b083      	sub	sp, #12
 800293a:	af00      	add	r7, sp, #0
 800293c:	6078      	str	r0, [r7, #4]
    return (gkl->q_head == gkl->q_tail);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	f893 2308 	ldrb.w	r2, [r3, #776]	@ 0x308
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	f893 3309 	ldrb.w	r3, [r3, #777]	@ 0x309
 800294a:	429a      	cmp	r2, r3
 800294c:	bf0c      	ite	eq
 800294e:	2301      	moveq	r3, #1
 8002950:	2300      	movne	r3, #0
 8002952:	b2db      	uxtb	r3, r3
}
 8002954:	4618      	mov	r0, r3
 8002956:	370c      	adds	r7, #12
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr

08002960 <q_push>:

static void q_push(PumpProtoGKL *gkl, const PumpEvent *e)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b082      	sub	sp, #8
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	6039      	str	r1, [r7, #0]
    if (gkl == NULL || e == NULL) return;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d02f      	beq.n	80029d0 <q_push+0x70>
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d02c      	beq.n	80029d0 <q_push+0x70>
    if (q_is_full(gkl))
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f7ff ffc5 	bl	8002906 <q_is_full>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d00a      	beq.n	8002998 <q_push+0x38>
    {
        /* Drop oldest (never block CPU) */
        gkl->q_tail = q_next(gkl->q_tail);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	f893 3309 	ldrb.w	r3, [r3, #777]	@ 0x309
 8002988:	4618      	mov	r0, r3
 800298a:	f7ff ffab 	bl	80028e4 <q_next>
 800298e:	4603      	mov	r3, r0
 8002990:	461a      	mov	r2, r3
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f883 2309 	strb.w	r2, [r3, #777]	@ 0x309
    }
    gkl->q[gkl->q_head] = *e;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	f893 3308 	ldrb.w	r3, [r3, #776]	@ 0x308
 800299e:	4619      	mov	r1, r3
 80029a0:	687a      	ldr	r2, [r7, #4]
 80029a2:	460b      	mov	r3, r1
 80029a4:	005b      	lsls	r3, r3, #1
 80029a6:	440b      	add	r3, r1
 80029a8:	009b      	lsls	r3, r3, #2
 80029aa:	4413      	add	r3, r2
 80029ac:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80029b0:	683a      	ldr	r2, [r7, #0]
 80029b2:	ca07      	ldmia	r2, {r0, r1, r2}
 80029b4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    gkl->q_head = q_next(gkl->q_head);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	f893 3308 	ldrb.w	r3, [r3, #776]	@ 0x308
 80029be:	4618      	mov	r0, r3
 80029c0:	f7ff ff90 	bl	80028e4 <q_next>
 80029c4:	4603      	mov	r3, r0
 80029c6:	461a      	mov	r2, r3
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	f883 2308 	strb.w	r2, [r3, #776]	@ 0x308
 80029ce:	e000      	b.n	80029d2 <q_push+0x72>
    if (gkl == NULL || e == NULL) return;
 80029d0:	bf00      	nop
}
 80029d2:	3708      	adds	r7, #8
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}

080029d8 <q_pop>:

static bool q_pop(PumpProtoGKL *gkl, PumpEvent *out)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	6039      	str	r1, [r7, #0]
    if (gkl == NULL || out == NULL) return false;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d002      	beq.n	80029ee <q_pop+0x16>
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d101      	bne.n	80029f2 <q_pop+0x1a>
 80029ee:	2300      	movs	r3, #0
 80029f0:	e024      	b.n	8002a3c <q_pop+0x64>
    if (q_is_empty(gkl)) return false;
 80029f2:	6878      	ldr	r0, [r7, #4]
 80029f4:	f7ff ff9f 	bl	8002936 <q_is_empty>
 80029f8:	4603      	mov	r3, r0
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d001      	beq.n	8002a02 <q_pop+0x2a>
 80029fe:	2300      	movs	r3, #0
 8002a00:	e01c      	b.n	8002a3c <q_pop+0x64>
    *out = gkl->q[gkl->q_tail];
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f893 3309 	ldrb.w	r3, [r3, #777]	@ 0x309
 8002a08:	4619      	mov	r1, r3
 8002a0a:	6838      	ldr	r0, [r7, #0]
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	460b      	mov	r3, r1
 8002a10:	005b      	lsls	r3, r3, #1
 8002a12:	440b      	add	r3, r1
 8002a14:	009b      	lsls	r3, r3, #2
 8002a16:	4413      	add	r3, r2
 8002a18:	f503 722a 	add.w	r2, r3, #680	@ 0x2a8
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	ca07      	ldmia	r2, {r0, r1, r2}
 8002a20:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    gkl->q_tail = q_next(gkl->q_tail);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	f893 3309 	ldrb.w	r3, [r3, #777]	@ 0x309
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f7ff ff5a 	bl	80028e4 <q_next>
 8002a30:	4603      	mov	r3, r0
 8002a32:	461a      	mov	r2, r3
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	f883 2309 	strb.w	r2, [r3, #777]	@ 0x309
    return true;
 8002a3a:	2301      	movs	r3, #1
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	3708      	adds	r7, #8
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}

08002a44 <maybe_report_error>:

static void maybe_report_error(PumpProtoGKL *gkl)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b08a      	sub	sp, #40	@ 0x28
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
    if (gkl == NULL) return;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d039      	beq.n	8002ac6 <maybe_report_error+0x82>

    GKL_Stats st = GKL_GetStats(&gkl->link);
 8002a52:	687a      	ldr	r2, [r7, #4]
 8002a54:	f107 0318 	add.w	r3, r7, #24
 8002a58:	4611      	mov	r1, r2
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f7fe fd0f 	bl	800147e <GKL_GetStats>
    if (st.last_error == GKL_OK) return;
 8002a60:	7e7b      	ldrb	r3, [r7, #25]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d031      	beq.n	8002aca <maybe_report_error+0x86>

    /* Avoid spamming same error repeatedly */
    if (gkl->last_reported_err == st.last_error && gkl->last_reported_failcnt == st.consecutive_fail)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f893 230d 	ldrb.w	r2, [r3, #781]	@ 0x30d
 8002a6c:	7e7b      	ldrb	r3, [r7, #25]
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	d105      	bne.n	8002a7e <maybe_report_error+0x3a>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	f893 230e 	ldrb.w	r2, [r3, #782]	@ 0x30e
 8002a78:	7e3b      	ldrb	r3, [r7, #24]
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d027      	beq.n	8002ace <maybe_report_error+0x8a>
    {
        return;
    }

    gkl->last_reported_err = st.last_error;
 8002a7e:	7e7a      	ldrb	r2, [r7, #25]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f883 230d 	strb.w	r2, [r3, #781]	@ 0x30d
    gkl->last_reported_failcnt = st.consecutive_fail;
 8002a86:	7e3a      	ldrb	r2, [r7, #24]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	f883 230e 	strb.w	r2, [r3, #782]	@ 0x30e

    PumpEvent ev;
    memset(&ev, 0, sizeof(ev));
 8002a8e:	f107 030c 	add.w	r3, r7, #12
 8002a92:	220c      	movs	r2, #12
 8002a94:	2100      	movs	r1, #0
 8002a96:	4618      	mov	r0, r3
 8002a98:	f015 fba6 	bl	80181e8 <memset>
    ev.type = PUMP_EVT_ERROR;
 8002a9c:	2302      	movs	r3, #2
 8002a9e:	733b      	strb	r3, [r7, #12]
    ev.ctrl_addr = gkl->pending_ctrl;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	f893 330b 	ldrb.w	r3, [r3, #779]	@ 0x30b
 8002aa6:	737b      	strb	r3, [r7, #13]
    ev.slave_addr = gkl->pending_slave;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	f893 330c 	ldrb.w	r3, [r3, #780]	@ 0x30c
 8002aae:	73bb      	strb	r3, [r7, #14]
    ev.error_code = (uint8_t)st.last_error;
 8002ab0:	7e7b      	ldrb	r3, [r7, #25]
 8002ab2:	747b      	strb	r3, [r7, #17]
    ev.fail_count = st.consecutive_fail;
 8002ab4:	7e3b      	ldrb	r3, [r7, #24]
 8002ab6:	74bb      	strb	r3, [r7, #18]
    q_push(gkl, &ev);
 8002ab8:	f107 030c 	add.w	r3, r7, #12
 8002abc:	4619      	mov	r1, r3
 8002abe:	6878      	ldr	r0, [r7, #4]
 8002ac0:	f7ff ff4e 	bl	8002960 <q_push>
 8002ac4:	e004      	b.n	8002ad0 <maybe_report_error+0x8c>
    if (gkl == NULL) return;
 8002ac6:	bf00      	nop
 8002ac8:	e002      	b.n	8002ad0 <maybe_report_error+0x8c>
    if (st.last_error == GKL_OK) return;
 8002aca:	bf00      	nop
 8002acc:	e000      	b.n	8002ad0 <maybe_report_error+0x8c>
        return;
 8002ace:	bf00      	nop
}
 8002ad0:	3728      	adds	r7, #40	@ 0x28
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}

08002ad6 <gkl_append_token>:
        default: return "ERR";
    }
}*/

static void gkl_append_token(char *out, size_t outsz, size_t *pos, const char *t)
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	b085      	sub	sp, #20
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	60f8      	str	r0, [r7, #12]
 8002ade:	60b9      	str	r1, [r7, #8]
 8002ae0:	607a      	str	r2, [r7, #4]
 8002ae2:	603b      	str	r3, [r7, #0]
    if (out == NULL || outsz == 0u || pos == NULL || t == NULL) return;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d02b      	beq.n	8002b42 <gkl_append_token+0x6c>
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d028      	beq.n	8002b42 <gkl_append_token+0x6c>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d025      	beq.n	8002b42 <gkl_append_token+0x6c>
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d022      	beq.n	8002b42 <gkl_append_token+0x6c>
    while (*t)
 8002afc:	e014      	b.n	8002b28 <gkl_append_token+0x52>
    {
        if ((*pos + 1u) >= outsz) break;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	3301      	adds	r3, #1
 8002b04:	68ba      	ldr	r2, [r7, #8]
 8002b06:	429a      	cmp	r2, r3
 8002b08:	d913      	bls.n	8002b32 <gkl_append_token+0x5c>
        out[*pos] = *t;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	68fa      	ldr	r2, [r7, #12]
 8002b10:	4413      	add	r3, r2
 8002b12:	683a      	ldr	r2, [r7, #0]
 8002b14:	7812      	ldrb	r2, [r2, #0]
 8002b16:	701a      	strb	r2, [r3, #0]
        (*pos)++;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	1c5a      	adds	r2, r3, #1
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	601a      	str	r2, [r3, #0]
        t++;
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	3301      	adds	r3, #1
 8002b26:	603b      	str	r3, [r7, #0]
    while (*t)
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d1e6      	bne.n	8002afe <gkl_append_token+0x28>
 8002b30:	e000      	b.n	8002b34 <gkl_append_token+0x5e>
        if ((*pos + 1u) >= outsz) break;
 8002b32:	bf00      	nop
    }
    out[*pos] = 0;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	68fa      	ldr	r2, [r7, #12]
 8002b3a:	4413      	add	r3, r2
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	701a      	strb	r2, [r3, #0]
 8002b40:	e000      	b.n	8002b44 <gkl_append_token+0x6e>
    if (out == NULL || outsz == 0u || pos == NULL || t == NULL) return;
 8002b42:	bf00      	nop
}
 8002b44:	3714      	adds	r7, #20
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr
	...

08002b50 <gkl_append_byte_token>:

static void gkl_append_byte_token(char *out, size_t outsz, size_t *pos, uint8_t b)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b086      	sub	sp, #24
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	60f8      	str	r0, [r7, #12]
 8002b58:	60b9      	str	r1, [r7, #8]
 8002b5a:	607a      	str	r2, [r7, #4]
 8002b5c:	70fb      	strb	r3, [r7, #3]
    switch (b)
 8002b5e:	78fb      	ldrb	r3, [r7, #3]
 8002b60:	2b03      	cmp	r3, #3
 8002b62:	d827      	bhi.n	8002bb4 <gkl_append_byte_token+0x64>
 8002b64:	a201      	add	r2, pc, #4	@ (adr r2, 8002b6c <gkl_append_byte_token+0x1c>)
 8002b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b6a:	bf00      	nop
 8002b6c:	08002b8b 	.word	0x08002b8b
 8002b70:	08002b99 	.word	0x08002b99
 8002b74:	08002b7d 	.word	0x08002b7d
 8002b78:	08002ba7 	.word	0x08002ba7
    {
        case 0x02: gkl_append_token(out, outsz, pos, "<STX>"); return;
 8002b7c:	4b26      	ldr	r3, [pc, #152]	@ (8002c18 <gkl_append_byte_token+0xc8>)
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	68b9      	ldr	r1, [r7, #8]
 8002b82:	68f8      	ldr	r0, [r7, #12]
 8002b84:	f7ff ffa7 	bl	8002ad6 <gkl_append_token>
 8002b88:	e043      	b.n	8002c12 <gkl_append_byte_token+0xc2>
        case 0x00: gkl_append_token(out, outsz, pos, "<NUL>"); return;
 8002b8a:	4b24      	ldr	r3, [pc, #144]	@ (8002c1c <gkl_append_byte_token+0xcc>)
 8002b8c:	687a      	ldr	r2, [r7, #4]
 8002b8e:	68b9      	ldr	r1, [r7, #8]
 8002b90:	68f8      	ldr	r0, [r7, #12]
 8002b92:	f7ff ffa0 	bl	8002ad6 <gkl_append_token>
 8002b96:	e03c      	b.n	8002c12 <gkl_append_byte_token+0xc2>
        case 0x01: gkl_append_token(out, outsz, pos, "<SOH>"); return;
 8002b98:	4b21      	ldr	r3, [pc, #132]	@ (8002c20 <gkl_append_byte_token+0xd0>)
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	68b9      	ldr	r1, [r7, #8]
 8002b9e:	68f8      	ldr	r0, [r7, #12]
 8002ba0:	f7ff ff99 	bl	8002ad6 <gkl_append_token>
 8002ba4:	e035      	b.n	8002c12 <gkl_append_byte_token+0xc2>
        case 0x03: gkl_append_token(out, outsz, pos, "<ETX>"); return;
 8002ba6:	4b1f      	ldr	r3, [pc, #124]	@ (8002c24 <gkl_append_byte_token+0xd4>)
 8002ba8:	687a      	ldr	r2, [r7, #4]
 8002baa:	68b9      	ldr	r1, [r7, #8]
 8002bac:	68f8      	ldr	r0, [r7, #12]
 8002bae:	f7ff ff92 	bl	8002ad6 <gkl_append_token>
 8002bb2:	e02e      	b.n	8002c12 <gkl_append_byte_token+0xc2>
        default: break;
 8002bb4:	bf00      	nop
    }

    if (b >= 0x20u && b <= 0x7Eu)
 8002bb6:	78fb      	ldrb	r3, [r7, #3]
 8002bb8:	2b1f      	cmp	r3, #31
 8002bba:	d91a      	bls.n	8002bf2 <gkl_append_byte_token+0xa2>
 8002bbc:	78fb      	ldrb	r3, [r7, #3]
 8002bbe:	2b7e      	cmp	r3, #126	@ 0x7e
 8002bc0:	d817      	bhi.n	8002bf2 <gkl_append_byte_token+0xa2>
    {
        if ((*pos + 1u) < outsz)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	3301      	adds	r3, #1
 8002bc8:	68ba      	ldr	r2, [r7, #8]
 8002bca:	429a      	cmp	r2, r3
 8002bcc:	d920      	bls.n	8002c10 <gkl_append_byte_token+0xc0>
        {
            out[*pos] = (char)b;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	68fa      	ldr	r2, [r7, #12]
 8002bd4:	4413      	add	r3, r2
 8002bd6:	78fa      	ldrb	r2, [r7, #3]
 8002bd8:	701a      	strb	r2, [r3, #0]
            (*pos)++;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	1c5a      	adds	r2, r3, #1
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	601a      	str	r2, [r3, #0]
            out[*pos] = 0;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	68fa      	ldr	r2, [r7, #12]
 8002bea:	4413      	add	r3, r2
 8002bec:	2200      	movs	r2, #0
 8002bee:	701a      	strb	r2, [r3, #0]
        }
        return;
 8002bf0:	e00e      	b.n	8002c10 <gkl_append_byte_token+0xc0>
    }

    /* Non-printable -> hex token */
    char tmp[8];
    (void)snprintf(tmp, sizeof(tmp), "<%02X>", (unsigned)b);
 8002bf2:	78fb      	ldrb	r3, [r7, #3]
 8002bf4:	f107 0010 	add.w	r0, r7, #16
 8002bf8:	4a0b      	ldr	r2, [pc, #44]	@ (8002c28 <gkl_append_byte_token+0xd8>)
 8002bfa:	2108      	movs	r1, #8
 8002bfc:	f015 fabe 	bl	801817c <sniprintf>
    gkl_append_token(out, outsz, pos, tmp);
 8002c00:	f107 0310 	add.w	r3, r7, #16
 8002c04:	687a      	ldr	r2, [r7, #4]
 8002c06:	68b9      	ldr	r1, [r7, #8]
 8002c08:	68f8      	ldr	r0, [r7, #12]
 8002c0a:	f7ff ff64 	bl	8002ad6 <gkl_append_token>
 8002c0e:	e000      	b.n	8002c12 <gkl_append_byte_token+0xc2>
        return;
 8002c10:	bf00      	nop
}
 8002c12:	3718      	adds	r7, #24
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	08018c8c 	.word	0x08018c8c
 8002c1c:	08018c94 	.word	0x08018c94
 8002c20:	08018c9c 	.word	0x08018c9c
 8002c24:	08018ca4 	.word	0x08018ca4
 8002c28:	08018cac 	.word	0x08018cac

08002c2c <gkl_format_frame_compact>:
    }
    out[outsz - 1u] = 0;
}*/

static void gkl_format_frame_compact(const uint8_t *bytes, uint8_t len, char *out, size_t outsz)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b086      	sub	sp, #24
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	60f8      	str	r0, [r7, #12]
 8002c34:	607a      	str	r2, [r7, #4]
 8002c36:	603b      	str	r3, [r7, #0]
 8002c38:	460b      	mov	r3, r1
 8002c3a:	72fb      	strb	r3, [r7, #11]
    if (out == NULL || outsz == 0u) return;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d02f      	beq.n	8002ca2 <gkl_format_frame_compact+0x76>
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d02c      	beq.n	8002ca2 <gkl_format_frame_compact+0x76>
    out[0] = 0;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	701a      	strb	r2, [r3, #0]
    if (bytes == NULL || len == 0u) return;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d028      	beq.n	8002ca6 <gkl_format_frame_compact+0x7a>
 8002c54:	7afb      	ldrb	r3, [r7, #11]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d025      	beq.n	8002ca6 <gkl_format_frame_compact+0x7a>

    size_t pos = 0u;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	613b      	str	r3, [r7, #16]
    for (uint8_t i = 0u; i < len; i++)
 8002c5e:	2300      	movs	r3, #0
 8002c60:	75fb      	strb	r3, [r7, #23]
 8002c62:	e011      	b.n	8002c88 <gkl_format_frame_compact+0x5c>
    {
        gkl_append_byte_token(out, outsz, &pos, bytes[i]);
 8002c64:	7dfb      	ldrb	r3, [r7, #23]
 8002c66:	68fa      	ldr	r2, [r7, #12]
 8002c68:	4413      	add	r3, r2
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	f107 0210 	add.w	r2, r7, #16
 8002c70:	6839      	ldr	r1, [r7, #0]
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f7ff ff6c 	bl	8002b50 <gkl_append_byte_token>
        if ((pos + 1u) >= outsz) break;
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	3301      	adds	r3, #1
 8002c7c:	683a      	ldr	r2, [r7, #0]
 8002c7e:	429a      	cmp	r2, r3
 8002c80:	d907      	bls.n	8002c92 <gkl_format_frame_compact+0x66>
    for (uint8_t i = 0u; i < len; i++)
 8002c82:	7dfb      	ldrb	r3, [r7, #23]
 8002c84:	3301      	adds	r3, #1
 8002c86:	75fb      	strb	r3, [r7, #23]
 8002c88:	7dfa      	ldrb	r2, [r7, #23]
 8002c8a:	7afb      	ldrb	r3, [r7, #11]
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	d3e9      	bcc.n	8002c64 <gkl_format_frame_compact+0x38>
 8002c90:	e000      	b.n	8002c94 <gkl_format_frame_compact+0x68>
        if ((pos + 1u) >= outsz) break;
 8002c92:	bf00      	nop
    }
    out[outsz - 1u] = 0;
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	3b01      	subs	r3, #1
 8002c98:	687a      	ldr	r2, [r7, #4]
 8002c9a:	4413      	add	r3, r2
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	701a      	strb	r2, [r3, #0]
 8002ca0:	e002      	b.n	8002ca8 <gkl_format_frame_compact+0x7c>
    if (out == NULL || outsz == 0u) return;
 8002ca2:	bf00      	nop
 8002ca4:	e000      	b.n	8002ca8 <gkl_format_frame_compact+0x7c>
    if (bytes == NULL || len == 0u) return;
 8002ca6:	bf00      	nop
}
 8002ca8:	3718      	adds	r7, #24
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
	...

08002cb0 <gkl_log_line>:

static void gkl_log_line(PumpProtoGKL *gkl, const char *line)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
 8002cb8:	6039      	str	r1, [r7, #0]
    if (line == NULL) return;
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d015      	beq.n	8002cec <gkl_log_line+0x3c>

#if (PUMP_GKL_LOG_TARGET > 0)
    /* Filter logs based on tag */
    if (gkl && gkl->tag[0] != 0)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d00e      	beq.n	8002ce4 <gkl_log_line+0x34>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d009      	beq.n	8002ce4 <gkl_log_line+0x34>
    {
        if (PUMP_GKL_LOG_TARGET == 1 && strcmp(gkl->tag, "TRK1") != 0) return;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8002cd6:	4908      	ldr	r1, [pc, #32]	@ (8002cf8 <gkl_log_line+0x48>)
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f7fd fb01 	bl	80002e0 <strcmp>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d105      	bne.n	8002cf0 <gkl_log_line+0x40>
    }
#endif

#if (PUMP_GKL_COMPACT_LOG == 1)
    /* Just push the line without tag */
    CDC_LOG_Push(line);
 8002ce4:	6838      	ldr	r0, [r7, #0]
 8002ce6:	f7fd febd 	bl	8000a64 <CDC_LOG_Push>
 8002cea:	e002      	b.n	8002cf2 <gkl_log_line+0x42>
    if (line == NULL) return;
 8002cec:	bf00      	nop
 8002cee:	e000      	b.n	8002cf2 <gkl_log_line+0x42>
        if (PUMP_GKL_LOG_TARGET == 1 && strcmp(gkl->tag, "TRK1") != 0) return;
 8002cf0:	bf00      	nop
    else
    {
        CDC_LOG_Push(line);
    }
#endif
}
 8002cf2:	3708      	adds	r7, #8
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	08018cb4 	.word	0x08018cb4

08002cfc <gkl_task>:

/* ===================== PumpProto vtable implementation ===================== */

static void gkl_task(void *ctx)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b0b2      	sub	sp, #200	@ 0xc8
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (gkl == NULL) return;
 8002d0a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	f000 81a2 	beq.w	8003058 <gkl_task+0x35c>

    /* ===================== DEBUG: dump any raw RX bytes ===================== */
    {
        uint32_t uerr = 0u;
 8002d14:	2300      	movs	r3, #0
 8002d16:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        if (GKL_GetAndClearUartError(&gkl->link, &uerr))
 8002d1a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d1e:	f107 02ac 	add.w	r2, r7, #172	@ 0xac
 8002d22:	4611      	mov	r1, r2
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7fe fd03 	bl	8001730 <GKL_GetAndClearUartError>
            (void)snprintf(l, sizeof(l), "UART_ERR=0x%08lX\r\n", (unsigned long)uerr);
            gkl_log_line(gkl, l);
#endif
        }

        if (gkl->link.raw_rx_overflow)
 8002d2a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d2e:	f893 328e 	ldrb.w	r3, [r3, #654]	@ 0x28e
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d004      	beq.n	8002d42 <gkl_task+0x46>
        {
            gkl->link.raw_rx_overflow = 0u;
 8002d38:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e
            gkl_log_line(gkl, line);
        }
#endif
    }

    GKL_Task(&gkl->link);
 8002d42:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7fe fbe6 	bl	8001518 <GKL_Task>

    if (GKL_HasResponse(&gkl->link))
 8002d4c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d50:	4618      	mov	r0, r3
 8002d52:	f7fe fb43 	bl	80013dc <GKL_HasResponse>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	f000 8152 	beq.w	8003002 <gkl_task+0x306>
    {
        GKL_Frame fr;
        if (GKL_GetResponse(&gkl->link, &fr))
 8002d5e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d62:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 8002d66:	4611      	mov	r1, r2
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7fe fb4f 	bl	800140c <GKL_GetResponse>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	f000 8140 	beq.w	8002ff6 <gkl_task+0x2fa>
        {
#if (PUMP_GKL_COMPACT_LOG == 1)
            /* Compact format: <STX><NUL><SOH>SR (like reference log) */
            uint8_t raw[GKL_MAX_FRAME_LEN];
            uint8_t raw_len = 0u;
 8002d76:	2300      	movs	r3, #0
 8002d78:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
            raw[0] = GKL_STX;
 8002d7c:	2302      	movs	r3, #2
 8002d7e:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74
            raw[1] = fr.ctrl;
 8002d82:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8002d86:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
            raw[2] = fr.slave;
 8002d8a:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 8002d8e:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
            raw[3] = (uint8_t)fr.cmd;
 8002d92:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8002d96:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
            for (uint8_t i = 0u; i < fr.data_len; i++)
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
 8002da0:	e011      	b.n	8002dc6 <gkl_task+0xca>
            {
                raw[4u + i] = fr.data[i];
 8002da2:	f897 20c7 	ldrb.w	r2, [r7, #199]	@ 0xc7
 8002da6:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8002daa:	3304      	adds	r3, #4
 8002dac:	32c8      	adds	r2, #200	@ 0xc8
 8002dae:	443a      	add	r2, r7
 8002db0:	f812 2c35 	ldrb.w	r2, [r2, #-53]
 8002db4:	33c8      	adds	r3, #200	@ 0xc8
 8002db6:	443b      	add	r3, r7
 8002db8:	f803 2c54 	strb.w	r2, [r3, #-84]
            for (uint8_t i = 0u; i < fr.data_len; i++)
 8002dbc:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
 8002dc6:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8002dca:	f897 20c7 	ldrb.w	r2, [r7, #199]	@ 0xc7
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d3e7      	bcc.n	8002da2 <gkl_task+0xa6>
            }
            raw_len = (uint8_t)(5u + fr.data_len);
 8002dd2:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8002dd6:	3305      	adds	r3, #5
 8002dd8:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
            uint8_t c = 0u;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	f887 30c6 	strb.w	r3, [r7, #198]	@ 0xc6
            for (uint8_t i = 1u; i < (uint8_t)(raw_len - 1u); i++) c ^= raw[i];
 8002de2:	2301      	movs	r3, #1
 8002de4:	f887 30c5 	strb.w	r3, [r7, #197]	@ 0xc5
 8002de8:	e00f      	b.n	8002e0a <gkl_task+0x10e>
 8002dea:	f897 30c5 	ldrb.w	r3, [r7, #197]	@ 0xc5
 8002dee:	33c8      	adds	r3, #200	@ 0xc8
 8002df0:	443b      	add	r3, r7
 8002df2:	f813 2c54 	ldrb.w	r2, [r3, #-84]
 8002df6:	f897 30c6 	ldrb.w	r3, [r7, #198]	@ 0xc6
 8002dfa:	4053      	eors	r3, r2
 8002dfc:	f887 30c6 	strb.w	r3, [r7, #198]	@ 0xc6
 8002e00:	f897 30c5 	ldrb.w	r3, [r7, #197]	@ 0xc5
 8002e04:	3301      	adds	r3, #1
 8002e06:	f887 30c5 	strb.w	r3, [r7, #197]	@ 0xc5
 8002e0a:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8002e0e:	3b01      	subs	r3, #1
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	f897 20c5 	ldrb.w	r2, [r7, #197]	@ 0xc5
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d3e7      	bcc.n	8002dea <gkl_task+0xee>
            raw[raw_len - 1u] = c;
 8002e1a:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8002e1e:	3b01      	subs	r3, #1
 8002e20:	33c8      	adds	r3, #200	@ 0xc8
 8002e22:	443b      	add	r3, r7
 8002e24:	f897 20c6 	ldrb.w	r2, [r7, #198]	@ 0xc6
 8002e28:	f803 2c54 	strb.w	r2, [r3, #-84]

            char line[64];
            gkl_format_frame_compact(raw, raw_len, line, sizeof(line));
 8002e2c:	f107 020c 	add.w	r2, r7, #12
 8002e30:	f897 10b3 	ldrb.w	r1, [r7, #179]	@ 0xb3
 8002e34:	f107 0074 	add.w	r0, r7, #116	@ 0x74
 8002e38:	2340      	movs	r3, #64	@ 0x40
 8002e3a:	f7ff fef7 	bl	8002c2c <gkl_format_frame_compact>
            strcat(line, "\r\n");
 8002e3e:	f107 030c 	add.w	r3, r7, #12
 8002e42:	4618      	mov	r0, r3
 8002e44:	f7fd fa56 	bl	80002f4 <strlen>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	461a      	mov	r2, r3
 8002e4c:	f107 030c 	add.w	r3, r7, #12
 8002e50:	4413      	add	r3, r2
 8002e52:	4a83      	ldr	r2, [pc, #524]	@ (8003060 <gkl_task+0x364>)
 8002e54:	8811      	ldrh	r1, [r2, #0]
 8002e56:	7892      	ldrb	r2, [r2, #2]
 8002e58:	8019      	strh	r1, [r3, #0]
 8002e5a:	709a      	strb	r2, [r3, #2]
            gkl_log_line(gkl, line);
 8002e5c:	f107 030c 	add.w	r3, r7, #12
 8002e60:	4619      	mov	r1, r3
 8002e62:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8002e66:	f7ff ff23 	bl	8002cb0 <gkl_log_line>
            (void)snprintf(l, sizeof(l), "RX %s | HEX: %s\r\n", fstr, hstr);
            gkl_log_line(gkl, l);
#endif
#endif

            if (gkl->no_connect_latched)
 8002e6a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e6e:	f893 330f 	ldrb.w	r3, [r3, #783]	@ 0x30f
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d004      	beq.n	8002e80 <gkl_task+0x184>
            {
                gkl->no_connect_latched = 0u;
 8002e76:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	f883 230f 	strb.w	r2, [r3, #783]	@ 0x30f
#if (PUMP_GKL_COMPACT_LOG == 0)
                gkl_log_line(gkl, "LINK OK\r\n");
#endif
            }

            if (fr.cmd == 'S' && fr.data_len >= 2u)
 8002e80:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8002e84:	2b53      	cmp	r3, #83	@ 0x53
 8002e86:	d147      	bne.n	8002f18 <gkl_task+0x21c>
 8002e88:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d943      	bls.n	8002f18 <gkl_task+0x21c>
            {
                uint8_t st = fr.data[0];
 8002e90:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8002e94:	f887 30c4 	strb.w	r3, [r7, #196]	@ 0xc4
                uint8_t noz = fr.data[1];
 8002e98:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 8002e9c:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3

                if (st >= (uint8_t)'0' && st <= (uint8_t)'9') st -= (uint8_t)'0';
 8002ea0:	f897 30c4 	ldrb.w	r3, [r7, #196]	@ 0xc4
 8002ea4:	2b2f      	cmp	r3, #47	@ 0x2f
 8002ea6:	d908      	bls.n	8002eba <gkl_task+0x1be>
 8002ea8:	f897 30c4 	ldrb.w	r3, [r7, #196]	@ 0xc4
 8002eac:	2b39      	cmp	r3, #57	@ 0x39
 8002eae:	d804      	bhi.n	8002eba <gkl_task+0x1be>
 8002eb0:	f897 30c4 	ldrb.w	r3, [r7, #196]	@ 0xc4
 8002eb4:	3b30      	subs	r3, #48	@ 0x30
 8002eb6:	f887 30c4 	strb.w	r3, [r7, #196]	@ 0xc4
                if (noz >= (uint8_t)'0' && noz <= (uint8_t)'9') noz -= (uint8_t)'0';
 8002eba:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 8002ebe:	2b2f      	cmp	r3, #47	@ 0x2f
 8002ec0:	d908      	bls.n	8002ed4 <gkl_task+0x1d8>
 8002ec2:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 8002ec6:	2b39      	cmp	r3, #57	@ 0x39
 8002ec8:	d804      	bhi.n	8002ed4 <gkl_task+0x1d8>
 8002eca:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 8002ece:	3b30      	subs	r3, #48	@ 0x30
 8002ed0:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3

                PumpEvent ev;
                memset(&ev, 0, sizeof(ev));
 8002ed4:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002ed8:	220c      	movs	r2, #12
 8002eda:	2100      	movs	r1, #0
 8002edc:	4618      	mov	r0, r3
 8002ede:	f015 f983 	bl	80181e8 <memset>
                ev.type = PUMP_EVT_STATUS;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                ev.ctrl_addr = fr.ctrl;
 8002ee8:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8002eec:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
                ev.slave_addr = fr.slave;
 8002ef0:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 8002ef4:	f887 306a 	strb.w	r3, [r7, #106]	@ 0x6a
                ev.status = st;
 8002ef8:	f897 30c4 	ldrb.w	r3, [r7, #196]	@ 0xc4
 8002efc:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                ev.nozzle = noz;
 8002f00:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 8002f04:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
                q_push(gkl, &ev);
 8002f08:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8002f12:	f7ff fd25 	bl	8002960 <q_push>
            {
 8002f16:	e06e      	b.n	8002ff6 <gkl_task+0x2fa>
            }
            else if (fr.cmd == 'C' && fr.data_len >= 10u)
 8002f18:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8002f1c:	2b43      	cmp	r3, #67	@ 0x43
 8002f1e:	d16a      	bne.n	8002ff6 <gkl_task+0x2fa>
 8002f20:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8002f24:	2b09      	cmp	r3, #9
 8002f26:	d966      	bls.n	8002ff6 <gkl_task+0x2fa>
            {
                uint8_t nozzle = 0;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	f887 30c2 	strb.w	r3, [r7, #194]	@ 0xc2
                uint32_t totalizer = 0;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

                if (fr.data[0] >= '1' && fr.data[0] <= '6')
 8002f34:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8002f38:	2b30      	cmp	r3, #48	@ 0x30
 8002f3a:	d908      	bls.n	8002f4e <gkl_task+0x252>
 8002f3c:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8002f40:	2b36      	cmp	r3, #54	@ 0x36
 8002f42:	d804      	bhi.n	8002f4e <gkl_task+0x252>
                {
                    nozzle = (uint8_t)(fr.data[0] - '0');
 8002f44:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8002f48:	3b30      	subs	r3, #48	@ 0x30
 8002f4a:	f887 30c2 	strb.w	r3, [r7, #194]	@ 0xc2
                }

                for (uint8_t i = 2; i < 11 && i < fr.data_len; i++)
 8002f4e:	2302      	movs	r3, #2
 8002f50:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8002f54:	e025      	b.n	8002fa2 <gkl_task+0x2a6>
                {
                    if (fr.data[i] >= '0' && fr.data[i] <= '9')
 8002f56:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8002f5a:	33c8      	adds	r3, #200	@ 0xc8
 8002f5c:	443b      	add	r3, r7
 8002f5e:	f813 3c35 	ldrb.w	r3, [r3, #-53]
 8002f62:	2b2f      	cmp	r3, #47	@ 0x2f
 8002f64:	d918      	bls.n	8002f98 <gkl_task+0x29c>
 8002f66:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8002f6a:	33c8      	adds	r3, #200	@ 0xc8
 8002f6c:	443b      	add	r3, r7
 8002f6e:	f813 3c35 	ldrb.w	r3, [r3, #-53]
 8002f72:	2b39      	cmp	r3, #57	@ 0x39
 8002f74:	d810      	bhi.n	8002f98 <gkl_task+0x29c>
                    {
                        totalizer = totalizer * 10 + (fr.data[i] - '0');
 8002f76:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8002f7a:	4613      	mov	r3, r2
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	4413      	add	r3, r2
 8002f80:	005b      	lsls	r3, r3, #1
 8002f82:	461a      	mov	r2, r3
 8002f84:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8002f88:	33c8      	adds	r3, #200	@ 0xc8
 8002f8a:	443b      	add	r3, r7
 8002f8c:	f813 3c35 	ldrb.w	r3, [r3, #-53]
 8002f90:	4413      	add	r3, r2
 8002f92:	3b30      	subs	r3, #48	@ 0x30
 8002f94:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
                for (uint8_t i = 2; i < 11 && i < fr.data_len; i++)
 8002f98:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8002f9c:	3301      	adds	r3, #1
 8002f9e:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8002fa2:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8002fa6:	2b0a      	cmp	r3, #10
 8002fa8:	d805      	bhi.n	8002fb6 <gkl_task+0x2ba>
 8002faa:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8002fae:	f897 20bb 	ldrb.w	r2, [r7, #187]	@ 0xbb
 8002fb2:	429a      	cmp	r2, r3
 8002fb4:	d3cf      	bcc.n	8002f56 <gkl_task+0x25a>
                    }
                }

                PumpEvent ev;
                memset(&ev, 0, sizeof(ev));
 8002fb6:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002fba:	220c      	movs	r2, #12
 8002fbc:	2100      	movs	r1, #0
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f015 f912 	bl	80181e8 <memset>
                ev.type = PUMP_EVT_TOTALIZER;
 8002fc4:	2303      	movs	r3, #3
 8002fc6:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
                ev.ctrl_addr = fr.ctrl;
 8002fca:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8002fce:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
                ev.slave_addr = fr.slave;
 8002fd2:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 8002fd6:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
                ev.nozzle_idx = nozzle;
 8002fda:	f897 30c2 	ldrb.w	r3, [r7, #194]	@ 0xc2
 8002fde:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
                ev.totalizer = totalizer;
 8002fe2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002fe6:	667b      	str	r3, [r7, #100]	@ 0x64

                q_push(gkl, &ev);
 8002fe8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002fec:	4619      	mov	r1, r3
 8002fee:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8002ff2:	f7ff fcb5 	bl	8002960 <q_push>
            }
        }
        gkl->pending = 0u;
 8002ff6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	f883 230a 	strb.w	r2, [r3, #778]	@ 0x30a
 8003000:	e02b      	b.n	800305a <gkl_task+0x35e>
        return;
    }

    if (gkl->pending)
 8003002:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003006:	f893 330a 	ldrb.w	r3, [r3, #778]	@ 0x30a
 800300a:	2b00      	cmp	r3, #0
 800300c:	d025      	beq.n	800305a <gkl_task+0x35e>
    {
        GKL_Stats st = GKL_GetStats(&gkl->link);
 800300e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003012:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8003016:	4611      	mov	r1, r2
 8003018:	4618      	mov	r0, r3
 800301a:	f7fe fa30 	bl	800147e <GKL_GetStats>
        if (st.last_error != GKL_OK)
 800301e:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003022:	2b00      	cmp	r3, #0
 8003024:	d019      	beq.n	800305a <gkl_task+0x35e>
        {
            maybe_report_error(gkl);
 8003026:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 800302a:	f7ff fd0b 	bl	8002a44 <maybe_report_error>

            if ((st.consecutive_fail >= (uint8_t)PUMP_GKL_NO_CONNECT_THRESHOLD) && (gkl->no_connect_latched == 0u))
 800302e:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8003032:	2b09      	cmp	r3, #9
 8003034:	d90a      	bls.n	800304c <gkl_task+0x350>
 8003036:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800303a:	f893 330f 	ldrb.w	r3, [r3, #783]	@ 0x30f
 800303e:	2b00      	cmp	r3, #0
 8003040:	d104      	bne.n	800304c <gkl_task+0x350>
            {
                gkl->no_connect_latched = 1u;
 8003042:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003046:	2201      	movs	r2, #1
 8003048:	f883 230f 	strb.w	r2, [r3, #783]	@ 0x30f
                               (unsigned long)st.rx_total_bytes,
                               (unsigned long)st.rx_total_frames);
                gkl_log_line(gkl, l);
#endif
            }
            gkl->pending = 0u;
 800304c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003050:	2200      	movs	r2, #0
 8003052:	f883 230a 	strb.w	r2, [r3, #778]	@ 0x30a
 8003056:	e000      	b.n	800305a <gkl_task+0x35e>
    if (gkl == NULL) return;
 8003058:	bf00      	nop
        }
    }
}
 800305a:	37c8      	adds	r7, #200	@ 0xc8
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}
 8003060:	08018cbc 	.word	0x08018cbc

08003064 <gkl_is_idle>:

static bool gkl_is_idle(void *ctx)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b088      	sub	sp, #32
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	61fb      	str	r3, [r7, #28]
    if (gkl == NULL) return false;
 8003070:	69fb      	ldr	r3, [r7, #28]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d101      	bne.n	800307a <gkl_is_idle+0x16>
 8003076:	2300      	movs	r3, #0
 8003078:	e00c      	b.n	8003094 <gkl_is_idle+0x30>
    return (GKL_GetStats(&gkl->link).state == GKL_STATE_IDLE);
 800307a:	69fa      	ldr	r2, [r7, #28]
 800307c:	f107 030c 	add.w	r3, r7, #12
 8003080:	4611      	mov	r1, r2
 8003082:	4618      	mov	r0, r3
 8003084:	f7fe f9fb 	bl	800147e <GKL_GetStats>
 8003088:	7bbb      	ldrb	r3, [r7, #14]
 800308a:	2b00      	cmp	r3, #0
 800308c:	bf0c      	ite	eq
 800308e:	2301      	moveq	r3, #1
 8003090:	2300      	movne	r3, #0
 8003092:	b2db      	uxtb	r3, r3
}
 8003094:	4618      	mov	r0, r3
 8003096:	3720      	adds	r7, #32
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}

0800309c <gkl_send_poll_status>:

static PumpProtoResult gkl_send_poll_status(void *ctx, uint8_t ctrl_addr, uint8_t slave_addr)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b0a4      	sub	sp, #144	@ 0x90
 80030a0:	af04      	add	r7, sp, #16
 80030a2:	6078      	str	r0, [r7, #4]
 80030a4:	460b      	mov	r3, r1
 80030a6:	70fb      	strb	r3, [r7, #3]
 80030a8:	4613      	mov	r3, r2
 80030aa:	70bb      	strb	r3, [r7, #2]
    PumpProtoGKL *gkl = (PumpProtoGKL *)ctx;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (gkl == NULL) return PUMP_PROTO_ERR;
 80030b0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d101      	bne.n	80030ba <gkl_send_poll_status+0x1e>
 80030b6:	2302      	movs	r3, #2
 80030b8:	e064      	b.n	8003184 <gkl_send_poll_status+0xe8>

    GKL_Result r = GKL_Send(&gkl->link, ctrl_addr, slave_addr, 'S', NULL, 0u, 'S');
 80030ba:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 80030bc:	78ba      	ldrb	r2, [r7, #2]
 80030be:	78f9      	ldrb	r1, [r7, #3]
 80030c0:	2353      	movs	r3, #83	@ 0x53
 80030c2:	9302      	str	r3, [sp, #8]
 80030c4:	2300      	movs	r3, #0
 80030c6:	9301      	str	r3, [sp, #4]
 80030c8:	2300      	movs	r3, #0
 80030ca:	9300      	str	r3, [sp, #0]
 80030cc:	2353      	movs	r3, #83	@ 0x53
 80030ce:	f7fe f8d6 	bl	800127e <GKL_Send>
 80030d2:	4603      	mov	r3, r0
 80030d4:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
    if (r == GKL_ERR_BUSY) return PUMP_PROTO_BUSY;
 80030d8:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d101      	bne.n	80030e4 <gkl_send_poll_status+0x48>
 80030e0:	2301      	movs	r3, #1
 80030e2:	e04f      	b.n	8003184 <gkl_send_poll_status+0xe8>
    if (r != GKL_OK) return PUMP_PROTO_ERR;
 80030e4:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d001      	beq.n	80030f0 <gkl_send_poll_status+0x54>
 80030ec:	2302      	movs	r3, #2
 80030ee:	e049      	b.n	8003184 <gkl_send_poll_status+0xe8>

#if (PUMP_GKL_COMPACT_LOG == 1)
    uint8_t raw[GKL_MAX_FRAME_LEN];
    uint8_t raw_len = 0u;
 80030f0:	2300      	movs	r3, #0
 80030f2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if (GKL_BuildFrame(ctrl_addr, slave_addr, 'S', NULL, 0u, raw, &raw_len) == GKL_OK)
 80030f6:	78b9      	ldrb	r1, [r7, #2]
 80030f8:	78f8      	ldrb	r0, [r7, #3]
 80030fa:	f107 035f 	add.w	r3, r7, #95	@ 0x5f
 80030fe:	9302      	str	r3, [sp, #8]
 8003100:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8003104:	9301      	str	r3, [sp, #4]
 8003106:	2300      	movs	r3, #0
 8003108:	9300      	str	r3, [sp, #0]
 800310a:	2300      	movs	r3, #0
 800310c:	2253      	movs	r2, #83	@ 0x53
 800310e:	f7fe f84a 	bl	80011a6 <GKL_BuildFrame>
 8003112:	4603      	mov	r3, r0
 8003114:	2b00      	cmp	r3, #0
 8003116:	d11d      	bne.n	8003154 <gkl_send_poll_status+0xb8>
    {
        char line[64];
        gkl_format_frame_compact(raw, raw_len, line, sizeof(line));
 8003118:	f897 105f 	ldrb.w	r1, [r7, #95]	@ 0x5f
 800311c:	f107 020c 	add.w	r2, r7, #12
 8003120:	f107 0060 	add.w	r0, r7, #96	@ 0x60
 8003124:	2340      	movs	r3, #64	@ 0x40
 8003126:	f7ff fd81 	bl	8002c2c <gkl_format_frame_compact>
        strcat(line, "\r\n");
 800312a:	f107 030c 	add.w	r3, r7, #12
 800312e:	4618      	mov	r0, r3
 8003130:	f7fd f8e0 	bl	80002f4 <strlen>
 8003134:	4603      	mov	r3, r0
 8003136:	461a      	mov	r2, r3
 8003138:	f107 030c 	add.w	r3, r7, #12
 800313c:	4413      	add	r3, r2
 800313e:	4a13      	ldr	r2, [pc, #76]	@ (800318c <gkl_send_poll_status+0xf0>)
 8003140:	8811      	ldrh	r1, [r2, #0]
 8003142:	7892      	ldrb	r2, [r2, #2]
 8003144:	8019      	strh	r1, [r3, #0]
 8003146:	709a      	strb	r2, [r3, #2]
        gkl_log_line(gkl, line);
 8003148:	f107 030c 	add.w	r3, r7, #12
 800314c:	4619      	mov	r1, r3
 800314e:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8003150:	f7ff fdae 	bl	8002cb0 <gkl_log_line>
        gkl_log_line(gkl, l);
    }
#endif
#endif

    gkl->pending = 1u;
 8003154:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003156:	2201      	movs	r2, #1
 8003158:	f883 230a 	strb.w	r2, [r3, #778]	@ 0x30a
    gkl->pending_ctrl = ctrl_addr;
 800315c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800315e:	78fa      	ldrb	r2, [r7, #3]
 8003160:	f883 230b 	strb.w	r2, [r3, #779]	@ 0x30b
    gkl->pending_slave = slave_addr;
 8003164:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003166:	78ba      	ldrb	r2, [r7, #2]
 8003168:	f883 230c 	strb.w	r2, [r3, #780]	@ 0x30c

    GKL_Stats st = GKL_GetStats(&gkl->link);
 800316c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800316e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8003172:	4611      	mov	r1, r2
 8003174:	4618      	mov	r0, r3
 8003176:	f7fe f982 	bl	800147e <GKL_GetStats>
    gkl->pending_rx_bytes_start = st.rx_total_bytes;
 800317a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800317c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800317e:	f8c3 2318 	str.w	r2, [r3, #792]	@ 0x318

    return PUMP_PROTO_OK;
 8003182:	2300      	movs	r3, #0
}
 8003184:	4618      	mov	r0, r3
 8003186:	3780      	adds	r7, #128	@ 0x80
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}
 800318c:	08018cbc 	.word	0x08018cbc

08003190 <gkl_request_totalizer>:

static PumpProtoResult gkl_request_totalizer(void *ctx, uint8_t ctrl_addr, uint8_t slave_addr, uint8_t nozzle)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b0a0      	sub	sp, #128	@ 0x80
 8003194:	af04      	add	r7, sp, #16
 8003196:	6078      	str	r0, [r7, #4]
 8003198:	4608      	mov	r0, r1
 800319a:	4611      	mov	r1, r2
 800319c:	461a      	mov	r2, r3
 800319e:	4603      	mov	r3, r0
 80031a0:	70fb      	strb	r3, [r7, #3]
 80031a2:	460b      	mov	r3, r1
 80031a4:	70bb      	strb	r3, [r7, #2]
 80031a6:	4613      	mov	r3, r2
 80031a8:	707b      	strb	r3, [r7, #1]
    PumpProtoGKL *gkl = (PumpProtoGKL *)ctx;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (gkl == NULL) return PUMP_PROTO_ERR;
 80031ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d101      	bne.n	80031b8 <gkl_request_totalizer+0x28>
 80031b4:	2302      	movs	r3, #2
 80031b6:	e069      	b.n	800328c <gkl_request_totalizer+0xfc>

    if (nozzle < 1 || nozzle > 6) return PUMP_PROTO_ERR;
 80031b8:	787b      	ldrb	r3, [r7, #1]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d002      	beq.n	80031c4 <gkl_request_totalizer+0x34>
 80031be:	787b      	ldrb	r3, [r7, #1]
 80031c0:	2b06      	cmp	r3, #6
 80031c2:	d901      	bls.n	80031c8 <gkl_request_totalizer+0x38>
 80031c4:	2302      	movs	r3, #2
 80031c6:	e061      	b.n	800328c <gkl_request_totalizer+0xfc>

    uint8_t data[1];
    data[0] = (uint8_t)('0' + nozzle);
 80031c8:	787b      	ldrb	r3, [r7, #1]
 80031ca:	3330      	adds	r3, #48	@ 0x30
 80031cc:	b2db      	uxtb	r3, r3
 80031ce:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68

    GKL_Result r = GKL_Send(&gkl->link, ctrl_addr, slave_addr, 'C', data, 1u, 'C');
 80031d2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80031d4:	78ba      	ldrb	r2, [r7, #2]
 80031d6:	78f9      	ldrb	r1, [r7, #3]
 80031d8:	2343      	movs	r3, #67	@ 0x43
 80031da:	9302      	str	r3, [sp, #8]
 80031dc:	2301      	movs	r3, #1
 80031de:	9301      	str	r3, [sp, #4]
 80031e0:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80031e4:	9300      	str	r3, [sp, #0]
 80031e6:	2343      	movs	r3, #67	@ 0x43
 80031e8:	f7fe f849 	bl	800127e <GKL_Send>
 80031ec:	4603      	mov	r3, r0
 80031ee:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
    if (r == GKL_ERR_BUSY) return PUMP_PROTO_BUSY;
 80031f2:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80031f6:	2b01      	cmp	r3, #1
 80031f8:	d101      	bne.n	80031fe <gkl_request_totalizer+0x6e>
 80031fa:	2301      	movs	r3, #1
 80031fc:	e046      	b.n	800328c <gkl_request_totalizer+0xfc>
    if (r != GKL_OK) return PUMP_PROTO_ERR;
 80031fe:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8003202:	2b00      	cmp	r3, #0
 8003204:	d001      	beq.n	800320a <gkl_request_totalizer+0x7a>
 8003206:	2302      	movs	r3, #2
 8003208:	e040      	b.n	800328c <gkl_request_totalizer+0xfc>

#if (PUMP_GKL_COMPACT_LOG == 1)
    uint8_t raw[GKL_MAX_FRAME_LEN];
    uint8_t raw_len = 0u;
 800320a:	2300      	movs	r3, #0
 800320c:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (GKL_BuildFrame(ctrl_addr, slave_addr, 'C', data, 1u, raw, &raw_len) == GKL_OK)
 8003210:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 8003214:	78b9      	ldrb	r1, [r7, #2]
 8003216:	78f8      	ldrb	r0, [r7, #3]
 8003218:	f107 034b 	add.w	r3, r7, #75	@ 0x4b
 800321c:	9302      	str	r3, [sp, #8]
 800321e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8003222:	9301      	str	r3, [sp, #4]
 8003224:	2301      	movs	r3, #1
 8003226:	9300      	str	r3, [sp, #0]
 8003228:	4613      	mov	r3, r2
 800322a:	2243      	movs	r2, #67	@ 0x43
 800322c:	f7fd ffbb 	bl	80011a6 <GKL_BuildFrame>
 8003230:	4603      	mov	r3, r0
 8003232:	2b00      	cmp	r3, #0
 8003234:	d11d      	bne.n	8003272 <gkl_request_totalizer+0xe2>
    {
        char line[64];
        gkl_format_frame_compact(raw, raw_len, line, sizeof(line));
 8003236:	f897 104b 	ldrb.w	r1, [r7, #75]	@ 0x4b
 800323a:	f107 0208 	add.w	r2, r7, #8
 800323e:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8003242:	2340      	movs	r3, #64	@ 0x40
 8003244:	f7ff fcf2 	bl	8002c2c <gkl_format_frame_compact>
        strcat(line, "\r\n");
 8003248:	f107 0308 	add.w	r3, r7, #8
 800324c:	4618      	mov	r0, r3
 800324e:	f7fd f851 	bl	80002f4 <strlen>
 8003252:	4603      	mov	r3, r0
 8003254:	461a      	mov	r2, r3
 8003256:	f107 0308 	add.w	r3, r7, #8
 800325a:	4413      	add	r3, r2
 800325c:	4a0d      	ldr	r2, [pc, #52]	@ (8003294 <gkl_request_totalizer+0x104>)
 800325e:	8811      	ldrh	r1, [r2, #0]
 8003260:	7892      	ldrb	r2, [r2, #2]
 8003262:	8019      	strh	r1, [r3, #0]
 8003264:	709a      	strb	r2, [r3, #2]
        gkl_log_line(gkl, line);
 8003266:	f107 0308 	add.w	r3, r7, #8
 800326a:	4619      	mov	r1, r3
 800326c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800326e:	f7ff fd1f 	bl	8002cb0 <gkl_log_line>
        gkl_log_line(gkl, l);
    }
#endif
#endif

    gkl->pending = 1u;
 8003272:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003274:	2201      	movs	r2, #1
 8003276:	f883 230a 	strb.w	r2, [r3, #778]	@ 0x30a
    gkl->pending_ctrl = ctrl_addr;
 800327a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800327c:	78fa      	ldrb	r2, [r7, #3]
 800327e:	f883 230b 	strb.w	r2, [r3, #779]	@ 0x30b
    gkl->pending_slave = slave_addr;
 8003282:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003284:	78ba      	ldrb	r2, [r7, #2]
 8003286:	f883 230c 	strb.w	r2, [r3, #780]	@ 0x30c

    return PUMP_PROTO_OK;
 800328a:	2300      	movs	r3, #0
}
 800328c:	4618      	mov	r0, r3
 800328e:	3770      	adds	r7, #112	@ 0x70
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}
 8003294:	08018cbc 	.word	0x08018cbc

08003298 <gkl_pop_event>:

static bool gkl_pop_event(void *ctx, PumpEvent *out)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b084      	sub	sp, #16
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
 80032a0:	6039      	str	r1, [r7, #0]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	60fb      	str	r3, [r7, #12]
    return q_pop(gkl, out);
 80032a6:	6839      	ldr	r1, [r7, #0]
 80032a8:	68f8      	ldr	r0, [r7, #12]
 80032aa:	f7ff fb95 	bl	80029d8 <q_pop>
 80032ae:	4603      	mov	r3, r0
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	3710      	adds	r7, #16
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd80      	pop	{r7, pc}

080032b8 <PumpProtoGKL_Init>:
};

/* ===================== Public API ===================== */

void PumpProtoGKL_Init(PumpProtoGKL *gkl, UART_HandleTypeDef *huart)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b082      	sub	sp, #8
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
 80032c0:	6039      	str	r1, [r7, #0]
    if (gkl == NULL) return;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d02f      	beq.n	8003328 <PumpProtoGKL_Init+0x70>
    memset(gkl, 0, sizeof(*gkl));
 80032c8:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80032cc:	2100      	movs	r1, #0
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f014 ff8a 	bl	80181e8 <memset>
    gkl->q_head = 0u;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2200      	movs	r2, #0
 80032d8:	f883 2308 	strb.w	r2, [r3, #776]	@ 0x308
    gkl->q_tail = 0u;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2200      	movs	r2, #0
 80032e0:	f883 2309 	strb.w	r2, [r3, #777]	@ 0x309
    gkl->pending = 0u;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	f883 230a 	strb.w	r2, [r3, #778]	@ 0x30a
    gkl->pending_ctrl = 0u;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2200      	movs	r2, #0
 80032f0:	f883 230b 	strb.w	r2, [r3, #779]	@ 0x30b
    gkl->pending_slave = 0u;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2200      	movs	r2, #0
 80032f8:	f883 230c 	strb.w	r2, [r3, #780]	@ 0x30c
    gkl->last_reported_err = GKL_OK;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2200      	movs	r2, #0
 8003300:	f883 230d 	strb.w	r2, [r3, #781]	@ 0x30d
    gkl->last_reported_failcnt = 0u;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2200      	movs	r2, #0
 8003308:	f883 230e 	strb.w	r2, [r3, #782]	@ 0x30e
    gkl->no_connect_latched = 0u;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2200      	movs	r2, #0
 8003310:	f883 230f 	strb.w	r2, [r3, #783]	@ 0x30f

    gkl->tag[0] = 0;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2200      	movs	r2, #0
 8003318:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0

    GKL_Init(&gkl->link, huart);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6839      	ldr	r1, [r7, #0]
 8003320:	4618      	mov	r0, r3
 8003322:	f7fd fee5 	bl	80010f0 <GKL_Init>
 8003326:	e000      	b.n	800332a <PumpProtoGKL_Init+0x72>
    if (gkl == NULL) return;
 8003328:	bf00      	nop
}
 800332a:	3708      	adds	r7, #8
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}

08003330 <PumpProtoGKL_SetTag>:

void PumpProtoGKL_SetTag(PumpProtoGKL *gkl, const char *tag)
{
 8003330:	b480      	push	{r7}
 8003332:	b085      	sub	sp, #20
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
 8003338:	6039      	str	r1, [r7, #0]
    if (gkl == NULL) return;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d029      	beq.n	8003394 <PumpProtoGKL_SetTag+0x64>
    if (tag == NULL)
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d104      	bne.n	8003350 <PumpProtoGKL_SetTag+0x20>
    {
        gkl->tag[0] = 0;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2200      	movs	r2, #0
 800334a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
        return;
 800334e:	e022      	b.n	8003396 <PumpProtoGKL_SetTag+0x66>
    }

    size_t i = 0u;
 8003350:	2300      	movs	r3, #0
 8003352:	60fb      	str	r3, [r7, #12]
    for (; i < (sizeof(gkl->tag) - 1u) && tag[i] != 0; i++)
 8003354:	e00d      	b.n	8003372 <PumpProtoGKL_SetTag+0x42>
    {
        gkl->tag[i] = tag[i];
 8003356:	683a      	ldr	r2, [r7, #0]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	4413      	add	r3, r2
 800335c:	7819      	ldrb	r1, [r3, #0]
 800335e:	687a      	ldr	r2, [r7, #4]
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	4413      	add	r3, r2
 8003364:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8003368:	460a      	mov	r2, r1
 800336a:	701a      	strb	r2, [r3, #0]
    for (; i < (sizeof(gkl->tag) - 1u) && tag[i] != 0; i++)
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	3301      	adds	r3, #1
 8003370:	60fb      	str	r3, [r7, #12]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2b06      	cmp	r3, #6
 8003376:	d805      	bhi.n	8003384 <PumpProtoGKL_SetTag+0x54>
 8003378:	683a      	ldr	r2, [r7, #0]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	4413      	add	r3, r2
 800337e:	781b      	ldrb	r3, [r3, #0]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d1e8      	bne.n	8003356 <PumpProtoGKL_SetTag+0x26>
    }
    gkl->tag[i] = 0;
 8003384:	687a      	ldr	r2, [r7, #4]
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	4413      	add	r3, r2
 800338a:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 800338e:	2200      	movs	r2, #0
 8003390:	701a      	strb	r2, [r3, #0]
 8003392:	e000      	b.n	8003396 <PumpProtoGKL_SetTag+0x66>
    if (gkl == NULL) return;
 8003394:	bf00      	nop
}
 8003396:	3714      	adds	r7, #20
 8003398:	46bd      	mov	sp, r7
 800339a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339e:	4770      	bx	lr

080033a0 <PumpProtoGKL_Bind>:

void PumpProtoGKL_Bind(PumpProto *out, PumpProtoGKL *gkl)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b083      	sub	sp, #12
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
 80033a8:	6039      	str	r1, [r7, #0]
    if (out == NULL) return;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d006      	beq.n	80033be <PumpProtoGKL_Bind+0x1e>
    out->vt  = &s_vt;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	4a06      	ldr	r2, [pc, #24]	@ (80033cc <PumpProtoGKL_Bind+0x2c>)
 80033b4:	601a      	str	r2, [r3, #0]
    out->ctx = (void*)gkl;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	683a      	ldr	r2, [r7, #0]
 80033ba:	605a      	str	r2, [r3, #4]
 80033bc:	e000      	b.n	80033c0 <PumpProtoGKL_Bind+0x20>
    if (out == NULL) return;
 80033be:	bf00      	nop
}
 80033c0:	370c      	adds	r7, #12
 80033c2:	46bd      	mov	sp, r7
 80033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c8:	4770      	bx	lr
 80033ca:	bf00      	nop
 80033cc:	080190d8 	.word	0x080190d8

080033d0 <crc32_update>:
/* Singleton pointer for HAL I2C callbacks dispatching */
static Settings *s_settings_singleton = NULL;

/* ---------------- CRC32 (standard, little-endian) ---------------- */
static uint32_t crc32_update(uint32_t crc, const uint8_t *data, uint32_t len)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b089      	sub	sp, #36	@ 0x24
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	60f8      	str	r0, [r7, #12]
 80033d8:	60b9      	str	r1, [r7, #8]
 80033da:	607a      	str	r2, [r7, #4]
    uint32_t c = crc;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < len; i++)
 80033e0:	2300      	movs	r3, #0
 80033e2:	61bb      	str	r3, [r7, #24]
 80033e4:	e021      	b.n	800342a <crc32_update+0x5a>
    {
        c ^= (uint32_t)data[i];
 80033e6:	68ba      	ldr	r2, [r7, #8]
 80033e8:	69bb      	ldr	r3, [r7, #24]
 80033ea:	4413      	add	r3, r2
 80033ec:	781b      	ldrb	r3, [r3, #0]
 80033ee:	461a      	mov	r2, r3
 80033f0:	69fb      	ldr	r3, [r7, #28]
 80033f2:	4053      	eors	r3, r2
 80033f4:	61fb      	str	r3, [r7, #28]
        for (uint8_t b = 0; b < 8; b++)
 80033f6:	2300      	movs	r3, #0
 80033f8:	75fb      	strb	r3, [r7, #23]
 80033fa:	e010      	b.n	800341e <crc32_update+0x4e>
        {
            if (c & 1u) c = (c >> 1) ^ 0xEDB88320u;
 80033fc:	69fb      	ldr	r3, [r7, #28]
 80033fe:	f003 0301 	and.w	r3, r3, #1
 8003402:	2b00      	cmp	r3, #0
 8003404:	d005      	beq.n	8003412 <crc32_update+0x42>
 8003406:	69fb      	ldr	r3, [r7, #28]
 8003408:	085a      	lsrs	r2, r3, #1
 800340a:	4b0d      	ldr	r3, [pc, #52]	@ (8003440 <crc32_update+0x70>)
 800340c:	4053      	eors	r3, r2
 800340e:	61fb      	str	r3, [r7, #28]
 8003410:	e002      	b.n	8003418 <crc32_update+0x48>
            else        c = (c >> 1);
 8003412:	69fb      	ldr	r3, [r7, #28]
 8003414:	085b      	lsrs	r3, r3, #1
 8003416:	61fb      	str	r3, [r7, #28]
        for (uint8_t b = 0; b < 8; b++)
 8003418:	7dfb      	ldrb	r3, [r7, #23]
 800341a:	3301      	adds	r3, #1
 800341c:	75fb      	strb	r3, [r7, #23]
 800341e:	7dfb      	ldrb	r3, [r7, #23]
 8003420:	2b07      	cmp	r3, #7
 8003422:	d9eb      	bls.n	80033fc <crc32_update+0x2c>
    for (uint32_t i = 0; i < len; i++)
 8003424:	69bb      	ldr	r3, [r7, #24]
 8003426:	3301      	adds	r3, #1
 8003428:	61bb      	str	r3, [r7, #24]
 800342a:	69ba      	ldr	r2, [r7, #24]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	429a      	cmp	r2, r3
 8003430:	d3d9      	bcc.n	80033e6 <crc32_update+0x16>
        }
    }
    return c;
 8003432:	69fb      	ldr	r3, [r7, #28]
}
 8003434:	4618      	mov	r0, r3
 8003436:	3724      	adds	r7, #36	@ 0x24
 8003438:	46bd      	mov	sp, r7
 800343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343e:	4770      	bx	lr
 8003440:	edb88320 	.word	0xedb88320

08003444 <crc32_calc>:

static uint32_t crc32_calc(const uint8_t *data, uint32_t len)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b084      	sub	sp, #16
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
 800344c:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFFu;
 800344e:	f04f 33ff 	mov.w	r3, #4294967295
 8003452:	60fb      	str	r3, [r7, #12]
    crc = crc32_update(crc, data, len);
 8003454:	683a      	ldr	r2, [r7, #0]
 8003456:	6879      	ldr	r1, [r7, #4]
 8003458:	68f8      	ldr	r0, [r7, #12]
 800345a:	f7ff ffb9 	bl	80033d0 <crc32_update>
 800345e:	60f8      	str	r0, [r7, #12]
    return crc ^ 0xFFFFFFFFu;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	43db      	mvns	r3, r3
}
 8003464:	4618      	mov	r0, r3
 8003466:	3710      	adds	r7, #16
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}

0800346c <rd_u16_le>:

/* ---------------- Little-endian helpers ---------------- */
static uint16_t rd_u16_le(const uint8_t *p)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
    return (uint16_t)((uint16_t)p[0] | ((uint16_t)p[1] << 8));
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	781b      	ldrb	r3, [r3, #0]
 8003478:	b21a      	sxth	r2, r3
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	3301      	adds	r3, #1
 800347e:	781b      	ldrb	r3, [r3, #0]
 8003480:	b21b      	sxth	r3, r3
 8003482:	021b      	lsls	r3, r3, #8
 8003484:	b21b      	sxth	r3, r3
 8003486:	4313      	orrs	r3, r2
 8003488:	b21b      	sxth	r3, r3
 800348a:	b29b      	uxth	r3, r3
}
 800348c:	4618      	mov	r0, r3
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr

08003498 <wr_u16_le>:

static void wr_u16_le(uint8_t *p, uint16_t v)
{
 8003498:	b480      	push	{r7}
 800349a:	b083      	sub	sp, #12
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	460b      	mov	r3, r1
 80034a2:	807b      	strh	r3, [r7, #2]
    p[0] = (uint8_t)(v & 0xFFu);
 80034a4:	887b      	ldrh	r3, [r7, #2]
 80034a6:	b2da      	uxtb	r2, r3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	701a      	strb	r2, [r3, #0]
    p[1] = (uint8_t)((v >> 8) & 0xFFu);
 80034ac:	887b      	ldrh	r3, [r7, #2]
 80034ae:	0a1b      	lsrs	r3, r3, #8
 80034b0:	b29a      	uxth	r2, r3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	3301      	adds	r3, #1
 80034b6:	b2d2      	uxtb	r2, r2
 80034b8:	701a      	strb	r2, [r3, #0]
}
 80034ba:	bf00      	nop
 80034bc:	370c      	adds	r7, #12
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr

080034c6 <rd_u32_le>:

static uint32_t rd_u32_le(const uint8_t *p)
{
 80034c6:	b480      	push	{r7}
 80034c8:	b083      	sub	sp, #12
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	6078      	str	r0, [r7, #4]
    return (uint32_t)p[0] |
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	781b      	ldrb	r3, [r3, #0]
 80034d2:	461a      	mov	r2, r3
           ((uint32_t)p[1] << 8) |
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	3301      	adds	r3, #1
 80034d8:	781b      	ldrb	r3, [r3, #0]
 80034da:	021b      	lsls	r3, r3, #8
    return (uint32_t)p[0] |
 80034dc:	431a      	orrs	r2, r3
           ((uint32_t)p[2] << 16) |
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	3302      	adds	r3, #2
 80034e2:	781b      	ldrb	r3, [r3, #0]
 80034e4:	041b      	lsls	r3, r3, #16
           ((uint32_t)p[1] << 8) |
 80034e6:	431a      	orrs	r2, r3
           ((uint32_t)p[3] << 24);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	3303      	adds	r3, #3
 80034ec:	781b      	ldrb	r3, [r3, #0]
 80034ee:	061b      	lsls	r3, r3, #24
           ((uint32_t)p[2] << 16) |
 80034f0:	4313      	orrs	r3, r2
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	370c      	adds	r7, #12
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr

080034fe <wr_u32_le>:

static void wr_u32_le(uint8_t *p, uint32_t v)
{
 80034fe:	b480      	push	{r7}
 8003500:	b083      	sub	sp, #12
 8003502:	af00      	add	r7, sp, #0
 8003504:	6078      	str	r0, [r7, #4]
 8003506:	6039      	str	r1, [r7, #0]
    p[0] = (uint8_t)(v & 0xFFu);
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	b2da      	uxtb	r2, r3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	701a      	strb	r2, [r3, #0]
    p[1] = (uint8_t)((v >> 8) & 0xFFu);
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	0a1a      	lsrs	r2, r3, #8
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	3301      	adds	r3, #1
 8003518:	b2d2      	uxtb	r2, r2
 800351a:	701a      	strb	r2, [r3, #0]
    p[2] = (uint8_t)((v >> 16) & 0xFFu);
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	0c1a      	lsrs	r2, r3, #16
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	3302      	adds	r3, #2
 8003524:	b2d2      	uxtb	r2, r2
 8003526:	701a      	strb	r2, [r3, #0]
    p[3] = (uint8_t)((v >> 24) & 0xFFu);
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	0e1a      	lsrs	r2, r3, #24
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	3303      	adds	r3, #3
 8003530:	b2d2      	uxtb	r2, r2
 8003532:	701a      	strb	r2, [r3, #0]
}
 8003534:	bf00      	nop
 8003536:	370c      	adds	r7, #12
 8003538:	46bd      	mov	sp, r7
 800353a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353e:	4770      	bx	lr

08003540 <eeprom_read_block>:

/* ---------------- EEPROM blocking read (startup only) ---------------- */
static bool eeprom_read_block(I2C_HandleTypeDef *hi2c, uint16_t mem_addr, uint8_t *dst, uint16_t len)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b088      	sub	sp, #32
 8003544:	af04      	add	r7, sp, #16
 8003546:	60f8      	str	r0, [r7, #12]
 8003548:	607a      	str	r2, [r7, #4]
 800354a:	461a      	mov	r2, r3
 800354c:	460b      	mov	r3, r1
 800354e:	817b      	strh	r3, [r7, #10]
 8003550:	4613      	mov	r3, r2
 8003552:	813b      	strh	r3, [r7, #8]
    if (hi2c == NULL || dst == NULL || len == 0u) return false;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d005      	beq.n	8003566 <eeprom_read_block+0x26>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d002      	beq.n	8003566 <eeprom_read_block+0x26>
 8003560:	893b      	ldrh	r3, [r7, #8]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d101      	bne.n	800356a <eeprom_read_block+0x2a>
 8003566:	2300      	movs	r3, #0
 8003568:	e011      	b.n	800358e <eeprom_read_block+0x4e>

    /* Timeout: small but enough for 128 bytes at 100 kHz */
    if (HAL_I2C_Mem_Read(hi2c,
 800356a:	897a      	ldrh	r2, [r7, #10]
 800356c:	2332      	movs	r3, #50	@ 0x32
 800356e:	9302      	str	r3, [sp, #8]
 8003570:	893b      	ldrh	r3, [r7, #8]
 8003572:	9301      	str	r3, [sp, #4]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	9300      	str	r3, [sp, #0]
 8003578:	2302      	movs	r3, #2
 800357a:	21a0      	movs	r1, #160	@ 0xa0
 800357c:	68f8      	ldr	r0, [r7, #12]
 800357e:	f005 ffeb 	bl	8009558 <HAL_I2C_Mem_Read>
 8003582:	4603      	mov	r3, r0
 8003584:	2b00      	cmp	r3, #0
 8003586:	d101      	bne.n	800358c <eeprom_read_block+0x4c>
                         SETTINGS_EEPROM_MEMADD_SIZE,
                         dst,
                         len,
                         50u) == HAL_OK)
    {
        return true;
 8003588:	2301      	movs	r3, #1
 800358a:	e000      	b.n	800358e <eeprom_read_block+0x4e>
    }
    return false;
 800358c:	2300      	movs	r3, #0
}
 800358e:	4618      	mov	r0, r3
 8003590:	3710      	adds	r7, #16
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
	...

08003598 <parse_slot>:

/* ---------------- Record parse/build ---------------- */
static bool parse_slot(const uint8_t *slot, SettingsData *out, uint32_t *out_seq)
{
 8003598:	b590      	push	{r4, r7, lr}
 800359a:	b08f      	sub	sp, #60	@ 0x3c
 800359c:	af00      	add	r7, sp, #0
 800359e:	60f8      	str	r0, [r7, #12]
 80035a0:	60b9      	str	r1, [r7, #8]
 80035a2:	607a      	str	r2, [r7, #4]
    if (slot == NULL || out == NULL || out_seq == NULL) return false;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d005      	beq.n	80035b6 <parse_slot+0x1e>
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d002      	beq.n	80035b6 <parse_slot+0x1e>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d101      	bne.n	80035ba <parse_slot+0x22>
 80035b6:	2300      	movs	r3, #0
 80035b8:	e0a6      	b.n	8003708 <parse_slot+0x170>

    uint32_t magic = rd_u32_le(&slot[0]);
 80035ba:	68f8      	ldr	r0, [r7, #12]
 80035bc:	f7ff ff83 	bl	80034c6 <rd_u32_le>
 80035c0:	62b8      	str	r0, [r7, #40]	@ 0x28
    uint16_t ver   = rd_u16_le(&slot[4]);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	3304      	adds	r3, #4
 80035c6:	4618      	mov	r0, r3
 80035c8:	f7ff ff50 	bl	800346c <rd_u16_le>
 80035cc:	4603      	mov	r3, r0
 80035ce:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint16_t plen  = rd_u16_le(&slot[6]);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	3306      	adds	r3, #6
 80035d4:	4618      	mov	r0, r3
 80035d6:	f7ff ff49 	bl	800346c <rd_u16_le>
 80035da:	4603      	mov	r3, r0
 80035dc:	84bb      	strh	r3, [r7, #36]	@ 0x24
    uint32_t seq   = rd_u32_le(&slot[8]);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	3308      	adds	r3, #8
 80035e2:	4618      	mov	r0, r3
 80035e4:	f7ff ff6f 	bl	80034c6 <rd_u32_le>
 80035e8:	6238      	str	r0, [r7, #32]
    uint32_t crc_s = rd_u32_le(&slot[12]);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	330c      	adds	r3, #12
 80035ee:	4618      	mov	r0, r3
 80035f0:	f7ff ff69 	bl	80034c6 <rd_u32_le>
 80035f4:	61f8      	str	r0, [r7, #28]

    if (magic != SETTINGS_MAGIC) return false;
 80035f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035f8:	4a45      	ldr	r2, [pc, #276]	@ (8003710 <parse_slot+0x178>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d001      	beq.n	8003602 <parse_slot+0x6a>
 80035fe:	2300      	movs	r3, #0
 8003600:	e082      	b.n	8003708 <parse_slot+0x170>
    if (ver != (uint16_t)SETTINGS_VERSION) return false;
 8003602:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003604:	2b01      	cmp	r3, #1
 8003606:	d001      	beq.n	800360c <parse_slot+0x74>
 8003608:	2300      	movs	r3, #0
 800360a:	e07d      	b.n	8003708 <parse_slot+0x170>
    if (plen == 0u) return false;
 800360c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800360e:	2b00      	cmp	r3, #0
 8003610:	d101      	bne.n	8003616 <parse_slot+0x7e>
 8003612:	2300      	movs	r3, #0
 8003614:	e078      	b.n	8003708 <parse_slot+0x170>
    if ((uint32_t)(16u + plen) > (uint32_t)SETTINGS_SLOT_SIZE) return false;
 8003616:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003618:	3310      	adds	r3, #16
 800361a:	2b80      	cmp	r3, #128	@ 0x80
 800361c:	d901      	bls.n	8003622 <parse_slot+0x8a>
 800361e:	2300      	movs	r3, #0
 8003620:	e072      	b.n	8003708 <parse_slot+0x170>

    const uint8_t *payload = &slot[16];
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	3310      	adds	r3, #16
 8003626:	61bb      	str	r3, [r7, #24]
    uint32_t crc_c = crc32_calc(payload, (uint32_t)plen);
 8003628:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800362a:	4619      	mov	r1, r3
 800362c:	69b8      	ldr	r0, [r7, #24]
 800362e:	f7ff ff09 	bl	8003444 <crc32_calc>
 8003632:	6178      	str	r0, [r7, #20]
    if (crc_c != crc_s) return false;
 8003634:	697a      	ldr	r2, [r7, #20]
 8003636:	69fb      	ldr	r3, [r7, #28]
 8003638:	429a      	cmp	r2, r3
 800363a:	d001      	beq.n	8003640 <parse_slot+0xa8>
 800363c:	2300      	movs	r3, #0
 800363e:	e063      	b.n	8003708 <parse_slot+0x170>

    /* Decode payload */
    memset(out, 0, sizeof(*out));
 8003640:	2212      	movs	r2, #18
 8003642:	2100      	movs	r1, #0
 8003644:	68b8      	ldr	r0, [r7, #8]
 8003646:	f014 fdcf 	bl	80181e8 <memset>

    uint8_t pump_count = payload[0];
 800364a:	69bb      	ldr	r3, [r7, #24]
 800364c:	781b      	ldrb	r3, [r3, #0]
 800364e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (pump_count == 0u) return false;
 8003652:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003656:	2b00      	cmp	r3, #0
 8003658:	d101      	bne.n	800365e <parse_slot+0xc6>
 800365a:	2300      	movs	r3, #0
 800365c:	e054      	b.n	8003708 <parse_slot+0x170>
    if (pump_count > (uint8_t)SETTINGS_MAX_PUMPS) pump_count = (uint8_t)SETTINGS_MAX_PUMPS;
 800365e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003662:	2b04      	cmp	r3, #4
 8003664:	d902      	bls.n	800366c <parse_slot+0xd4>
 8003666:	2304      	movs	r3, #4
 8003668:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    uint32_t needed = 1u + (uint32_t)pump_count * 4u;
 800366c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003670:	009b      	lsls	r3, r3, #2
 8003672:	3301      	adds	r3, #1
 8003674:	613b      	str	r3, [r7, #16]
    if ((uint32_t)plen < needed) return false;
 8003676:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003678:	693a      	ldr	r2, [r7, #16]
 800367a:	429a      	cmp	r2, r3
 800367c:	d901      	bls.n	8003682 <parse_slot+0xea>
 800367e:	2300      	movs	r3, #0
 8003680:	e042      	b.n	8003708 <parse_slot+0x170>

    out->pump_count = pump_count;
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8003688:	701a      	strb	r2, [r3, #0]
    uint32_t off = 1u;
 800368a:	2301      	movs	r3, #1
 800368c:	633b      	str	r3, [r7, #48]	@ 0x30
    for (uint8_t i = 0; i < pump_count; i++)
 800368e:	2300      	movs	r3, #0
 8003690:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8003694:	e02e      	b.n	80036f4 <parse_slot+0x15c>
    {
        out->pump[i].ctrl_addr  = payload[off + 0u];
 8003696:	69ba      	ldr	r2, [r7, #24]
 8003698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800369a:	441a      	add	r2, r3
 800369c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80036a0:	7811      	ldrb	r1, [r2, #0]
 80036a2:	68ba      	ldr	r2, [r7, #8]
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	4413      	add	r3, r2
 80036a8:	460a      	mov	r2, r1
 80036aa:	709a      	strb	r2, [r3, #2]
        out->pump[i].slave_addr = payload[off + 1u];
 80036ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036ae:	3301      	adds	r3, #1
 80036b0:	69ba      	ldr	r2, [r7, #24]
 80036b2:	441a      	add	r2, r3
 80036b4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80036b8:	7811      	ldrb	r1, [r2, #0]
 80036ba:	68ba      	ldr	r2, [r7, #8]
 80036bc:	009b      	lsls	r3, r3, #2
 80036be:	4413      	add	r3, r2
 80036c0:	460a      	mov	r2, r1
 80036c2:	70da      	strb	r2, [r3, #3]
        out->pump[i].price      = rd_u16_le(&payload[off + 2u]);
 80036c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036c6:	3302      	adds	r3, #2
 80036c8:	69ba      	ldr	r2, [r7, #24]
 80036ca:	4413      	add	r3, r2
 80036cc:	f897 402f 	ldrb.w	r4, [r7, #47]	@ 0x2f
 80036d0:	4618      	mov	r0, r3
 80036d2:	f7ff fecb 	bl	800346c <rd_u16_le>
 80036d6:	4603      	mov	r3, r0
 80036d8:	4619      	mov	r1, r3
 80036da:	68ba      	ldr	r2, [r7, #8]
 80036dc:	00a3      	lsls	r3, r4, #2
 80036de:	4413      	add	r3, r2
 80036e0:	460a      	mov	r2, r1
 80036e2:	809a      	strh	r2, [r3, #4]
        off += 4u;
 80036e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036e6:	3304      	adds	r3, #4
 80036e8:	633b      	str	r3, [r7, #48]	@ 0x30
    for (uint8_t i = 0; i < pump_count; i++)
 80036ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80036ee:	3301      	adds	r3, #1
 80036f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80036f4:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80036f8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d3ca      	bcc.n	8003696 <parse_slot+0xfe>
    }

    *out_seq = seq;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6a3a      	ldr	r2, [r7, #32]
 8003704:	601a      	str	r2, [r3, #0]
    return true;
 8003706:	2301      	movs	r3, #1
}
 8003708:	4618      	mov	r0, r3
 800370a:	373c      	adds	r7, #60	@ 0x3c
 800370c:	46bd      	mov	sp, r7
 800370e:	bd90      	pop	{r4, r7, pc}
 8003710:	53455431 	.word	0x53455431

08003714 <build_slot_image>:

static void build_slot_image(const Settings *s, uint32_t seq, uint8_t *slot_out)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b0a4      	sub	sp, #144	@ 0x90
 8003718:	af00      	add	r7, sp, #0
 800371a:	60f8      	str	r0, [r7, #12]
 800371c:	60b9      	str	r1, [r7, #8]
 800371e:	607a      	str	r2, [r7, #4]
    memset(slot_out, 0xFF, SETTINGS_SLOT_SIZE);
 8003720:	2280      	movs	r2, #128	@ 0x80
 8003722:	21ff      	movs	r1, #255	@ 0xff
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	f014 fd5f 	bl	80181e8 <memset>

    /* Build payload */
    uint8_t payload[SETTINGS_SLOT_SIZE - 16u];
    memset(payload, 0, sizeof(payload));
 800372a:	f107 0310 	add.w	r3, r7, #16
 800372e:	2270      	movs	r2, #112	@ 0x70
 8003730:	2100      	movs	r1, #0
 8003732:	4618      	mov	r0, r3
 8003734:	f014 fd58 	bl	80181e8 <memset>

    uint8_t count = s->data.pump_count;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	791b      	ldrb	r3, [r3, #4]
 800373c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    if (count == 0u) count = 1u;
 8003740:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8003744:	2b00      	cmp	r3, #0
 8003746:	d102      	bne.n	800374e <build_slot_image+0x3a>
 8003748:	2301      	movs	r3, #1
 800374a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    if (count > (uint8_t)SETTINGS_MAX_PUMPS) count = (uint8_t)SETTINGS_MAX_PUMPS;
 800374e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8003752:	2b04      	cmp	r3, #4
 8003754:	d902      	bls.n	800375c <build_slot_image+0x48>
 8003756:	2304      	movs	r3, #4
 8003758:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

    payload[0] = count;
 800375c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8003760:	743b      	strb	r3, [r7, #16]
    uint32_t poff = 1u;
 8003762:	2301      	movs	r3, #1
 8003764:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    for (uint8_t i = 0; i < count; i++)
 8003768:	2300      	movs	r3, #0
 800376a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 800376e:	e034      	b.n	80037da <build_slot_image+0xc6>
    {
        payload[poff + 0u] = s->data.pump[i].ctrl_addr;
 8003770:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003774:	68fa      	ldr	r2, [r7, #12]
 8003776:	009b      	lsls	r3, r3, #2
 8003778:	4413      	add	r3, r2
 800377a:	7999      	ldrb	r1, [r3, #6]
 800377c:	f107 0210 	add.w	r2, r7, #16
 8003780:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003784:	4413      	add	r3, r2
 8003786:	460a      	mov	r2, r1
 8003788:	701a      	strb	r2, [r3, #0]
        payload[poff + 1u] = s->data.pump[i].slave_addr;
 800378a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800378e:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8003792:	3201      	adds	r2, #1
 8003794:	68f9      	ldr	r1, [r7, #12]
 8003796:	009b      	lsls	r3, r3, #2
 8003798:	440b      	add	r3, r1
 800379a:	79d9      	ldrb	r1, [r3, #7]
 800379c:	f102 0390 	add.w	r3, r2, #144	@ 0x90
 80037a0:	443b      	add	r3, r7
 80037a2:	460a      	mov	r2, r1
 80037a4:	f803 2c80 	strb.w	r2, [r3, #-128]
        wr_u16_le(&payload[poff + 2u], s->data.pump[i].price);
 80037a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80037ac:	3302      	adds	r3, #2
 80037ae:	f107 0210 	add.w	r2, r7, #16
 80037b2:	18d0      	adds	r0, r2, r3
 80037b4:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80037b8:	68fa      	ldr	r2, [r7, #12]
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	4413      	add	r3, r2
 80037be:	891b      	ldrh	r3, [r3, #8]
 80037c0:	4619      	mov	r1, r3
 80037c2:	f7ff fe69 	bl	8003498 <wr_u16_le>
        poff += 4u;
 80037c6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80037ca:	3304      	adds	r3, #4
 80037cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    for (uint8_t i = 0; i < count; i++)
 80037d0:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80037d4:	3301      	adds	r3, #1
 80037d6:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 80037da:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 80037de:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 80037e2:	429a      	cmp	r2, r3
 80037e4:	d3c4      	bcc.n	8003770 <build_slot_image+0x5c>
    }

    uint16_t payload_len = (uint16_t)poff;
 80037e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80037ea:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
    uint32_t crc = crc32_calc(payload, payload_len);
 80037ee:	f8b7 2084 	ldrh.w	r2, [r7, #132]	@ 0x84
 80037f2:	f107 0310 	add.w	r3, r7, #16
 80037f6:	4611      	mov	r1, r2
 80037f8:	4618      	mov	r0, r3
 80037fa:	f7ff fe23 	bl	8003444 <crc32_calc>
 80037fe:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80

    /* Header */
    wr_u32_le(&slot_out[0], SETTINGS_MAGIC);
 8003802:	4916      	ldr	r1, [pc, #88]	@ (800385c <build_slot_image+0x148>)
 8003804:	6878      	ldr	r0, [r7, #4]
 8003806:	f7ff fe7a 	bl	80034fe <wr_u32_le>
    wr_u16_le(&slot_out[4], (uint16_t)SETTINGS_VERSION);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	3304      	adds	r3, #4
 800380e:	2101      	movs	r1, #1
 8003810:	4618      	mov	r0, r3
 8003812:	f7ff fe41 	bl	8003498 <wr_u16_le>
    wr_u16_le(&slot_out[6], payload_len);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	3306      	adds	r3, #6
 800381a:	f8b7 2084 	ldrh.w	r2, [r7, #132]	@ 0x84
 800381e:	4611      	mov	r1, r2
 8003820:	4618      	mov	r0, r3
 8003822:	f7ff fe39 	bl	8003498 <wr_u16_le>
    wr_u32_le(&slot_out[8], seq);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	3308      	adds	r3, #8
 800382a:	68b9      	ldr	r1, [r7, #8]
 800382c:	4618      	mov	r0, r3
 800382e:	f7ff fe66 	bl	80034fe <wr_u32_le>
    wr_u32_le(&slot_out[12], crc);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	330c      	adds	r3, #12
 8003836:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800383a:	4618      	mov	r0, r3
 800383c:	f7ff fe5f 	bl	80034fe <wr_u32_le>

    memcpy(&slot_out[16], payload, payload_len);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	3310      	adds	r3, #16
 8003844:	f8b7 2084 	ldrh.w	r2, [r7, #132]	@ 0x84
 8003848:	f107 0110 	add.w	r1, r7, #16
 800384c:	4618      	mov	r0, r3
 800384e:	f014 fd13 	bl	8018278 <memcpy>
}
 8003852:	bf00      	nop
 8003854:	3790      	adds	r7, #144	@ 0x90
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
 800385a:	bf00      	nop
 800385c:	53455431 	.word	0x53455431

08003860 <clamp_data>:

static void clamp_data(SettingsData *d)
{
 8003860:	b480      	push	{r7}
 8003862:	b085      	sub	sp, #20
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
    if (d == NULL) return;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d043      	beq.n	80038f6 <clamp_data+0x96>

    if (d->pump_count == 0u) d->pump_count = 1u;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	781b      	ldrb	r3, [r3, #0]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d102      	bne.n	800387c <clamp_data+0x1c>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2201      	movs	r2, #1
 800387a:	701a      	strb	r2, [r3, #0]
    if (d->pump_count > (uint8_t)SETTINGS_MAX_PUMPS) d->pump_count = (uint8_t)SETTINGS_MAX_PUMPS;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	781b      	ldrb	r3, [r3, #0]
 8003880:	2b04      	cmp	r3, #4
 8003882:	d902      	bls.n	800388a <clamp_data+0x2a>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2204      	movs	r2, #4
 8003888:	701a      	strb	r2, [r3, #0]

    for (uint8_t i = 0; i < d->pump_count; i++)
 800388a:	2300      	movs	r3, #0
 800388c:	73fb      	strb	r3, [r7, #15]
 800388e:	e02c      	b.n	80038ea <clamp_data+0x8a>
    {
        if (d->pump[i].slave_addr == 0u) d->pump[i].slave_addr = 1u;
 8003890:	7bfb      	ldrb	r3, [r7, #15]
 8003892:	687a      	ldr	r2, [r7, #4]
 8003894:	009b      	lsls	r3, r3, #2
 8003896:	4413      	add	r3, r2
 8003898:	78db      	ldrb	r3, [r3, #3]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d105      	bne.n	80038aa <clamp_data+0x4a>
 800389e:	7bfb      	ldrb	r3, [r7, #15]
 80038a0:	687a      	ldr	r2, [r7, #4]
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	4413      	add	r3, r2
 80038a6:	2201      	movs	r2, #1
 80038a8:	70da      	strb	r2, [r3, #3]
        if (d->pump[i].slave_addr > 32u) d->pump[i].slave_addr = 32u;
 80038aa:	7bfb      	ldrb	r3, [r7, #15]
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	4413      	add	r3, r2
 80038b2:	78db      	ldrb	r3, [r3, #3]
 80038b4:	2b20      	cmp	r3, #32
 80038b6:	d905      	bls.n	80038c4 <clamp_data+0x64>
 80038b8:	7bfb      	ldrb	r3, [r7, #15]
 80038ba:	687a      	ldr	r2, [r7, #4]
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	4413      	add	r3, r2
 80038c0:	2220      	movs	r2, #32
 80038c2:	70da      	strb	r2, [r3, #3]
        if (d->pump[i].price > 9999u) d->pump[i].price = 9999u;
 80038c4:	7bfb      	ldrb	r3, [r7, #15]
 80038c6:	687a      	ldr	r2, [r7, #4]
 80038c8:	009b      	lsls	r3, r3, #2
 80038ca:	4413      	add	r3, r2
 80038cc:	889b      	ldrh	r3, [r3, #4]
 80038ce:	f242 720f 	movw	r2, #9999	@ 0x270f
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d906      	bls.n	80038e4 <clamp_data+0x84>
 80038d6:	7bfb      	ldrb	r3, [r7, #15]
 80038d8:	687a      	ldr	r2, [r7, #4]
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	4413      	add	r3, r2
 80038de:	f242 720f 	movw	r2, #9999	@ 0x270f
 80038e2:	809a      	strh	r2, [r3, #4]
    for (uint8_t i = 0; i < d->pump_count; i++)
 80038e4:	7bfb      	ldrb	r3, [r7, #15]
 80038e6:	3301      	adds	r3, #1
 80038e8:	73fb      	strb	r3, [r7, #15]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	781b      	ldrb	r3, [r3, #0]
 80038ee:	7bfa      	ldrb	r2, [r7, #15]
 80038f0:	429a      	cmp	r2, r3
 80038f2:	d3cd      	bcc.n	8003890 <clamp_data+0x30>
 80038f4:	e000      	b.n	80038f8 <clamp_data+0x98>
    if (d == NULL) return;
 80038f6:	bf00      	nop
    }
}
 80038f8:	3714      	adds	r7, #20
 80038fa:	46bd      	mov	sp, r7
 80038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003900:	4770      	bx	lr

08003902 <Settings_Defaults>:

/* ---------------- Public API ---------------- */

void Settings_Defaults(Settings *s)
{
 8003902:	b580      	push	{r7, lr}
 8003904:	b082      	sub	sp, #8
 8003906:	af00      	add	r7, sp, #0
 8003908:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d038      	beq.n	8003982 <Settings_Defaults+0x80>

    memset(&s->data, 0, sizeof(s->data));
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	3304      	adds	r3, #4
 8003914:	2212      	movs	r2, #18
 8003916:	2100      	movs	r1, #0
 8003918:	4618      	mov	r0, r3
 800391a:	f014 fc65 	bl	80181e8 <memset>
    s->data.pump_count = 2u;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2202      	movs	r2, #2
 8003922:	711a      	strb	r2, [r3, #4]

    /* TRK1 default */
    s->data.pump[0].ctrl_addr  = 0x00u;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2200      	movs	r2, #0
 8003928:	719a      	strb	r2, [r3, #6]
    s->data.pump[0].slave_addr = 0x01u;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2201      	movs	r2, #1
 800392e:	71da      	strb	r2, [r3, #7]
    s->data.pump[0].price      = 0u;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2200      	movs	r2, #0
 8003934:	811a      	strh	r2, [r3, #8]

    /* TRK2 default (different address for debug) */
    s->data.pump[1].ctrl_addr  = 0x00u;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	729a      	strb	r2, [r3, #10]
    s->data.pump[1].slave_addr = 0x02u;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2202      	movs	r2, #2
 8003940:	72da      	strb	r2, [r3, #11]
    s->data.pump[1].price      = 0u;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2200      	movs	r2, #0
 8003946:	819a      	strh	r2, [r3, #12]

    s->seq = 0u;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2200      	movs	r2, #0
 800394c:	619a      	str	r2, [r3, #24]
    s->last_slot = 0u;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2200      	movs	r2, #0
 8003952:	771a      	strb	r2, [r3, #28]

    s->save_state = SETTINGS_SAVE_IDLE;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2200      	movs	r2, #0
 8003958:	775a      	strb	r2, [r3, #29]
    s->save_error = 0u;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2200      	movs	r2, #0
 800395e:	779a      	strb	r2, [r3, #30]

    s->wr_active = 0u;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	77da      	strb	r2, [r3, #31]
    s->wr_inflight = 0u;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	f883 2020 	strb.w	r2, [r3, #32]
    s->wr_wait_ready = 0u;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2200      	movs	r2, #0
 8003972:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    clamp_data(&s->data);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	3304      	adds	r3, #4
 800397a:	4618      	mov	r0, r3
 800397c:	f7ff ff70 	bl	8003860 <clamp_data>
 8003980:	e000      	b.n	8003984 <Settings_Defaults+0x82>
    if (s == NULL) return;
 8003982:	bf00      	nop
}
 8003984:	3708      	adds	r7, #8
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
	...

0800398c <Settings_Init>:

void Settings_Init(Settings *s, I2C_HandleTypeDef *hi2c)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b082      	sub	sp, #8
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
 8003994:	6039      	str	r1, [r7, #0]
    if (s == NULL) return;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d00e      	beq.n	80039ba <Settings_Init+0x2e>
    memset(s, 0, sizeof(*s));
 800399c:	22b0      	movs	r2, #176	@ 0xb0
 800399e:	2100      	movs	r1, #0
 80039a0:	6878      	ldr	r0, [r7, #4]
 80039a2:	f014 fc21 	bl	80181e8 <memset>

    s->hi2c = hi2c;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	683a      	ldr	r2, [r7, #0]
 80039aa:	601a      	str	r2, [r3, #0]
    s_settings_singleton = s;
 80039ac:	4a05      	ldr	r2, [pc, #20]	@ (80039c4 <Settings_Init+0x38>)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6013      	str	r3, [r2, #0]

    Settings_Defaults(s);
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f7ff ffa5 	bl	8003902 <Settings_Defaults>
 80039b8:	e000      	b.n	80039bc <Settings_Init+0x30>
    if (s == NULL) return;
 80039ba:	bf00      	nop
}
 80039bc:	3708      	adds	r7, #8
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	bf00      	nop
 80039c4:	24001fb0 	.word	0x24001fb0

080039c8 <Settings_Load>:

bool Settings_Load(Settings *s)
{
 80039c8:	b5b0      	push	{r4, r5, r7, lr}
 80039ca:	b0d0      	sub	sp, #320	@ 0x140
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80039d2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80039d6:	6018      	str	r0, [r3, #0]
    if (s == NULL || s->hi2c == NULL) return false;
 80039d8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80039dc:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d007      	beq.n	80039f6 <Settings_Load+0x2e>
 80039e6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80039ea:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d101      	bne.n	80039fa <Settings_Load+0x32>
 80039f6:	2300      	movs	r3, #0
 80039f8:	e0ef      	b.n	8003bda <Settings_Load+0x212>

    uint8_t slot0[SETTINGS_SLOT_SIZE];
    uint8_t slot1[SETTINGS_SLOT_SIZE];

    bool r0 = eeprom_read_block(s->hi2c, (uint16_t)SETTINGS_SLOT0_ADDR, slot0, SETTINGS_SLOT_SIZE);
 80039fa:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80039fe:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	6818      	ldr	r0, [r3, #0]
 8003a06:	f107 02bc 	add.w	r2, r7, #188	@ 0xbc
 8003a0a:	2380      	movs	r3, #128	@ 0x80
 8003a0c:	2100      	movs	r1, #0
 8003a0e:	f7ff fd97 	bl	8003540 <eeprom_read_block>
 8003a12:	4603      	mov	r3, r0
 8003a14:	f887 313d 	strb.w	r3, [r7, #317]	@ 0x13d
    bool r1 = eeprom_read_block(s->hi2c, (uint16_t)SETTINGS_SLOT1_ADDR, slot1, SETTINGS_SLOT_SIZE);
 8003a18:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003a1c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	6818      	ldr	r0, [r3, #0]
 8003a24:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8003a28:	2380      	movs	r3, #128	@ 0x80
 8003a2a:	2180      	movs	r1, #128	@ 0x80
 8003a2c:	f7ff fd88 	bl	8003540 <eeprom_read_block>
 8003a30:	4603      	mov	r3, r0
 8003a32:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c

    SettingsData d0, d1;
    uint32_t seq0 = 0u, seq1 = 0u;
 8003a36:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003a3a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003a3e:	2200      	movs	r2, #0
 8003a40:	601a      	str	r2, [r3, #0]
 8003a42:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003a46:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	601a      	str	r2, [r3, #0]

    bool v0 = false;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
    bool v1 = false;
 8003a54:	2300      	movs	r3, #0
 8003a56:	f887 313e 	strb.w	r3, [r7, #318]	@ 0x13e

    if (r0) v0 = parse_slot(slot0, &d0, &seq0);
 8003a5a:	f897 313d 	ldrb.w	r3, [r7, #317]	@ 0x13d
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d00b      	beq.n	8003a7a <Settings_Load+0xb2>
 8003a62:	f107 0210 	add.w	r2, r7, #16
 8003a66:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8003a6a:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f7ff fd92 	bl	8003598 <parse_slot>
 8003a74:	4603      	mov	r3, r0
 8003a76:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
    if (r1) v1 = parse_slot(slot1, &d1, &seq1);
 8003a7a:	f897 313c 	ldrb.w	r3, [r7, #316]	@ 0x13c
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d00b      	beq.n	8003a9a <Settings_Load+0xd2>
 8003a82:	f107 020c 	add.w	r2, r7, #12
 8003a86:	f107 0114 	add.w	r1, r7, #20
 8003a8a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f7ff fd82 	bl	8003598 <parse_slot>
 8003a94:	4603      	mov	r3, r0
 8003a96:	f887 313e 	strb.w	r3, [r7, #318]	@ 0x13e

    if (!v0 && !v1)
 8003a9a:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8003a9e:	f083 0301 	eor.w	r3, r3, #1
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d00f      	beq.n	8003ac8 <Settings_Load+0x100>
 8003aa8:	f897 313e 	ldrb.w	r3, [r7, #318]	@ 0x13e
 8003aac:	f083 0301 	eor.w	r3, r3, #1
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d008      	beq.n	8003ac8 <Settings_Load+0x100>
    {
        Settings_Defaults(s);
 8003ab6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003aba:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003abe:	6818      	ldr	r0, [r3, #0]
 8003ac0:	f7ff ff1f 	bl	8003902 <Settings_Defaults>
        return false;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	e088      	b.n	8003bda <Settings_Load+0x212>
    }

    if (v0 && (!v1 || (seq0 >= seq1)))
 8003ac8:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d034      	beq.n	8003b3a <Settings_Load+0x172>
 8003ad0:	f897 313e 	ldrb.w	r3, [r7, #318]	@ 0x13e
 8003ad4:	f083 0301 	eor.w	r3, r3, #1
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d10b      	bne.n	8003af6 <Settings_Load+0x12e>
 8003ade:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003ae2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003aec:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	429a      	cmp	r2, r3
 8003af4:	d321      	bcc.n	8003b3a <Settings_Load+0x172>
    {
        s->data = d0;
 8003af6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003afa:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8003b04:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8003b08:	1d1c      	adds	r4, r3, #4
 8003b0a:	4615      	mov	r5, r2
 8003b0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003b0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003b10:	682b      	ldr	r3, [r5, #0]
 8003b12:	8023      	strh	r3, [r4, #0]
        s->seq = seq0;
 8003b14:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003b18:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003b22:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	619a      	str	r2, [r3, #24]
        s->last_slot = 0u;
 8003b2a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003b2e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	2200      	movs	r2, #0
 8003b36:	771a      	strb	r2, [r3, #28]
 8003b38:	e020      	b.n	8003b7c <Settings_Load+0x1b4>
    }
    else
    {
        s->data = d1;
 8003b3a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003b3e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8003b48:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8003b4c:	1d1c      	adds	r4, r3, #4
 8003b4e:	4615      	mov	r5, r2
 8003b50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003b52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003b54:	682b      	ldr	r3, [r5, #0]
 8003b56:	8023      	strh	r3, [r4, #0]
        s->seq = seq1;
 8003b58:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003b5c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003b66:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	619a      	str	r2, [r3, #24]
        s->last_slot = 1u;
 8003b6e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003b72:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	2201      	movs	r2, #1
 8003b7a:	771a      	strb	r2, [r3, #28]
    }

    clamp_data(&s->data);
 8003b7c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003b80:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	3304      	adds	r3, #4
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f7ff fe69 	bl	8003860 <clamp_data>
    s->save_state = SETTINGS_SAVE_IDLE;
 8003b8e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003b92:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	775a      	strb	r2, [r3, #29]
    s->save_error = 0u;
 8003b9c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003ba0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	779a      	strb	r2, [r3, #30]
    s->wr_active = 0u;
 8003baa:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003bae:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	77da      	strb	r2, [r3, #31]
    s->wr_inflight = 0u;
 8003bb8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003bbc:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	f883 2020 	strb.w	r2, [r3, #32]
    s->wr_wait_ready = 0u;
 8003bc8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003bcc:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    return true;
 8003bd8:	2301      	movs	r3, #1
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bdb0      	pop	{r4, r5, r7, pc}

08003be4 <Settings_GetSaveState>:

SettingsSaveState Settings_GetSaveState(const Settings *s)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b083      	sub	sp, #12
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
    if (s == NULL) return SETTINGS_SAVE_ERROR;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d101      	bne.n	8003bf6 <Settings_GetSaveState+0x12>
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	e002      	b.n	8003bfc <Settings_GetSaveState+0x18>
    return s->save_state;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	7f5b      	ldrb	r3, [r3, #29]
 8003bfa:	b2db      	uxtb	r3, r3
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	370c      	adds	r7, #12
 8003c00:	46bd      	mov	sp, r7
 8003c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c06:	4770      	bx	lr

08003c08 <Settings_GetSaveError>:

uint8_t Settings_GetSaveError(const Settings *s)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b083      	sub	sp, #12
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
    if (s == NULL) return 0xFFu;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d101      	bne.n	8003c1a <Settings_GetSaveError+0x12>
 8003c16:	23ff      	movs	r3, #255	@ 0xff
 8003c18:	e002      	b.n	8003c20 <Settings_GetSaveError+0x18>
    return s->save_error;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	7f9b      	ldrb	r3, [r3, #30]
 8003c1e:	b2db      	uxtb	r3, r3
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	370c      	adds	r7, #12
 8003c24:	46bd      	mov	sp, r7
 8003c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2a:	4770      	bx	lr

08003c2c <Settings_RequestSave>:

bool Settings_RequestSave(Settings *s)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b084      	sub	sp, #16
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
    if (s == NULL || s->hi2c == NULL) return false;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d003      	beq.n	8003c42 <Settings_RequestSave+0x16>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d101      	bne.n	8003c46 <Settings_RequestSave+0x1a>
 8003c42:	2300      	movs	r3, #0
 8003c44:	e04c      	b.n	8003ce0 <Settings_RequestSave+0xb4>
    if (s->wr_active) return false;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	7fdb      	ldrb	r3, [r3, #31]
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d001      	beq.n	8003c54 <Settings_RequestSave+0x28>
 8003c50:	2300      	movs	r3, #0
 8003c52:	e045      	b.n	8003ce0 <Settings_RequestSave+0xb4>

    clamp_data(&s->data);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	3304      	adds	r3, #4
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f7ff fe01 	bl	8003860 <clamp_data>

    uint8_t next_slot = (s->last_slot == 0u) ? 1u : 0u;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	7f1b      	ldrb	r3, [r3, #28]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d101      	bne.n	8003c6a <Settings_RequestSave+0x3e>
 8003c66:	2301      	movs	r3, #1
 8003c68:	e000      	b.n	8003c6c <Settings_RequestSave+0x40>
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	73fb      	strb	r3, [r7, #15]
    uint16_t base = (next_slot == 0u) ? (uint16_t)SETTINGS_SLOT0_ADDR : (uint16_t)SETTINGS_SLOT1_ADDR;
 8003c6e:	7bfb      	ldrb	r3, [r7, #15]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d101      	bne.n	8003c78 <Settings_RequestSave+0x4c>
 8003c74:	2300      	movs	r3, #0
 8003c76:	e000      	b.n	8003c7a <Settings_RequestSave+0x4e>
 8003c78:	2380      	movs	r3, #128	@ 0x80
 8003c7a:	81bb      	strh	r3, [r7, #12]

    uint32_t new_seq = s->seq + 1u;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	699b      	ldr	r3, [r3, #24]
 8003c80:	3301      	adds	r3, #1
 8003c82:	60bb      	str	r3, [r7, #8]
    build_slot_image(s, new_seq, s->wr_buf);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	3330      	adds	r3, #48	@ 0x30
 8003c88:	461a      	mov	r2, r3
 8003c8a:	68b9      	ldr	r1, [r7, #8]
 8003c8c:	6878      	ldr	r0, [r7, #4]
 8003c8e:	f7ff fd41 	bl	8003714 <build_slot_image>

    s->wr_active = 1u;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2201      	movs	r2, #1
 8003c96:	77da      	strb	r2, [r3, #31]
    s->wr_inflight = 0u;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	f883 2020 	strb.w	r2, [r3, #32]
    s->wr_wait_ready = 0u;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    s->wr_base = base;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	89ba      	ldrh	r2, [r7, #12]
 8003cac:	845a      	strh	r2, [r3, #34]	@ 0x22
    s->wr_off = 0u;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	849a      	strh	r2, [r3, #36]	@ 0x24
    s->wr_len = SETTINGS_SLOT_SIZE;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2280      	movs	r2, #128	@ 0x80
 8003cb8:	84da      	strh	r2, [r3, #38]	@ 0x26
    s->wr_chunk = 0u;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	851a      	strh	r2, [r3, #40]	@ 0x28

    s->wr_ready_start_ms = 0u;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	62da      	str	r2, [r3, #44]	@ 0x2c

    s->save_state = SETTINGS_SAVE_BUSY;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2201      	movs	r2, #1
 8003cca:	775a      	strb	r2, [r3, #29]
    s->save_error = 0u;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	779a      	strb	r2, [r3, #30]

    /* Temporarily store planned slot in save_error high bit (internal), finalized on success */
    s->save_error = (uint8_t)(next_slot & 0x01u);
 8003cd2:	7bfb      	ldrb	r3, [r7, #15]
 8003cd4:	f003 0301 	and.w	r3, r3, #1
 8003cd8:	b2da      	uxtb	r2, r3
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	779a      	strb	r2, [r3, #30]

    return true;
 8003cde:	2301      	movs	r3, #1
}
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	3710      	adds	r7, #16
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}

08003ce8 <min_u16>:

static uint16_t min_u16(uint16_t a, uint16_t b)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	4603      	mov	r3, r0
 8003cf0:	460a      	mov	r2, r1
 8003cf2:	80fb      	strh	r3, [r7, #6]
 8003cf4:	4613      	mov	r3, r2
 8003cf6:	80bb      	strh	r3, [r7, #4]
    return (a < b) ? a : b;
 8003cf8:	88ba      	ldrh	r2, [r7, #4]
 8003cfa:	88fb      	ldrh	r3, [r7, #6]
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	bf28      	it	cs
 8003d00:	4613      	movcs	r3, r2
 8003d02:	b29b      	uxth	r3, r3
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	370c      	adds	r7, #12
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr

08003d10 <Settings_Task>:

void Settings_Task(Settings *s)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b08a      	sub	sp, #40	@ 0x28
 8003d14:	af02      	add	r7, sp, #8
 8003d16:	6078      	str	r0, [r7, #4]
    if (s == NULL || s->hi2c == NULL) return;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	f000 80ac 	beq.w	8003e78 <Settings_Task+0x168>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	f000 80a7 	beq.w	8003e78 <Settings_Task+0x168>
    if (!s->wr_active) return;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	7fdb      	ldrb	r3, [r3, #31]
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	f000 80a3 	beq.w	8003e7c <Settings_Task+0x16c>

    uint32_t now = HAL_GetTick();
 8003d36:	f002 f977 	bl	8006028 <HAL_GetTick>
 8003d3a:	61b8      	str	r0, [r7, #24]

    /* 1) Wait for HAL TX complete callback */
    if (s->wr_inflight)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d42:	b2db      	uxtb	r3, r3
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	f040 809b 	bne.w	8003e80 <Settings_Task+0x170>
    {
        return;
    }

    /* 2) Wait EEPROM internal write cycle (ACK polling) */
    if (s->wr_wait_ready)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d02c      	beq.n	8003db0 <Settings_Task+0xa0>
    {
        if (s->wr_ready_start_ms == 0u)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d102      	bne.n	8003d64 <Settings_Task+0x54>
        {
            s->wr_ready_start_ms = now;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	69ba      	ldr	r2, [r7, #24]
 8003d62:	62da      	str	r2, [r3, #44]	@ 0x2c
        }

        /* Lightweight poll: 1 trial, 1 ms timeout */
        if (HAL_I2C_IsDeviceReady(s->hi2c, SETTINGS_EEPROM_I2C_ADDR, 1u, 2u) == HAL_OK)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6818      	ldr	r0, [r3, #0]
 8003d68:	2302      	movs	r3, #2
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	21a0      	movs	r1, #160	@ 0xa0
 8003d6e:	f005 fd97 	bl	80098a0 <HAL_I2C_IsDeviceReady>
 8003d72:	4603      	mov	r3, r0
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d107      	bne.n	8003d88 <Settings_Task+0x78>
        {
            s->wr_wait_ready = 0u;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            s->wr_ready_start_ms = 0u;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2200      	movs	r2, #0
 8003d84:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003d86:	e013      	b.n	8003db0 <Settings_Task+0xa0>
        }
        else
        {
            /* Give EEPROM some time (typical write cycle up to 5 ms) */
            if ((now - s->wr_ready_start_ms) > 50u)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d8c:	69ba      	ldr	r2, [r7, #24]
 8003d8e:	1ad3      	subs	r3, r2, r3
 8003d90:	2b32      	cmp	r3, #50	@ 0x32
 8003d92:	d977      	bls.n	8003e84 <Settings_Task+0x174>
            {
                s->wr_active = 0u;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2200      	movs	r2, #0
 8003d98:	77da      	strb	r2, [r3, #31]
                s->wr_wait_ready = 0u;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
                s->save_state = SETTINGS_SAVE_ERROR;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2203      	movs	r2, #3
 8003da6:	775a      	strb	r2, [r3, #29]
                s->save_error = 1u; /* ready timeout */
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2201      	movs	r2, #1
 8003dac:	779a      	strb	r2, [r3, #30]
            }
            return;
 8003dae:	e069      	b.n	8003e84 <Settings_Task+0x174>
        }
    }

    /* 3) Done? */
    if (s->wr_off >= s->wr_len)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	8c9a      	ldrh	r2, [r3, #36]	@ 0x24
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003db8:	429a      	cmp	r2, r3
 8003dba:	d317      	bcc.n	8003dec <Settings_Task+0xdc>
    {
        /* Success */
        uint8_t next_slot = (uint8_t)(s->save_error & 0x01u);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	7f9b      	ldrb	r3, [r3, #30]
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	f003 0301 	and.w	r3, r3, #1
 8003dc6:	73fb      	strb	r3, [r7, #15]
        s->last_slot = next_slot;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	7bfa      	ldrb	r2, [r7, #15]
 8003dcc:	771a      	strb	r2, [r3, #28]
        s->seq = s->seq + 1u;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	699b      	ldr	r3, [r3, #24]
 8003dd2:	1c5a      	adds	r2, r3, #1
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	619a      	str	r2, [r3, #24]

        s->wr_active = 0u;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	77da      	strb	r2, [r3, #31]
        s->save_state = SETTINGS_SAVE_OK;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2202      	movs	r2, #2
 8003de2:	775a      	strb	r2, [r3, #29]
        s->save_error = 0u;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2200      	movs	r2, #0
 8003de8:	779a      	strb	r2, [r3, #30]
        return;
 8003dea:	e04c      	b.n	8003e86 <Settings_Task+0x176>
    }

    /* 4) Start next page write */
    uint16_t abs_addr = (uint16_t)(s->wr_base + s->wr_off);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003df4:	4413      	add	r3, r2
 8003df6:	82fb      	strh	r3, [r7, #22]

    uint16_t remaining = (uint16_t)(s->wr_len - s->wr_off);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003e00:	1ad3      	subs	r3, r2, r3
 8003e02:	82bb      	strh	r3, [r7, #20]

    uint16_t page_off = (uint16_t)(abs_addr % (uint16_t)SETTINGS_EEPROM_PAGE_SIZE);
 8003e04:	8afb      	ldrh	r3, [r7, #22]
 8003e06:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e0a:	827b      	strh	r3, [r7, #18]
    uint16_t page_rem = (uint16_t)((uint16_t)SETTINGS_EEPROM_PAGE_SIZE - page_off);
 8003e0c:	8a7b      	ldrh	r3, [r7, #18]
 8003e0e:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8003e12:	823b      	strh	r3, [r7, #16]

    uint16_t chunk = min_u16(page_rem, remaining);
 8003e14:	8aba      	ldrh	r2, [r7, #20]
 8003e16:	8a3b      	ldrh	r3, [r7, #16]
 8003e18:	4611      	mov	r1, r2
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	f7ff ff64 	bl	8003ce8 <min_u16>
 8003e20:	4603      	mov	r3, r0
 8003e22:	83fb      	strh	r3, [r7, #30]
    if (chunk == 0u) chunk = remaining;
 8003e24:	8bfb      	ldrh	r3, [r7, #30]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d101      	bne.n	8003e2e <Settings_Task+0x11e>
 8003e2a:	8abb      	ldrh	r3, [r7, #20]
 8003e2c:	83fb      	strh	r3, [r7, #30]

    s->wr_chunk = chunk;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	8bfa      	ldrh	r2, [r7, #30]
 8003e32:	851a      	strh	r2, [r3, #40]	@ 0x28

    if (HAL_I2C_Mem_Write_IT(s->hi2c,
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6818      	ldr	r0, [r3, #0]
                            SETTINGS_EEPROM_I2C_ADDR,
                            abs_addr,
                            SETTINGS_EEPROM_MEMADD_SIZE,
                            (uint8_t*)&s->wr_buf[s->wr_off],
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
    if (HAL_I2C_Mem_Write_IT(s->hi2c,
 8003e3c:	3330      	adds	r3, #48	@ 0x30
 8003e3e:	687a      	ldr	r2, [r7, #4]
 8003e40:	4413      	add	r3, r2
 8003e42:	8af9      	ldrh	r1, [r7, #22]
 8003e44:	8bfa      	ldrh	r2, [r7, #30]
 8003e46:	9201      	str	r2, [sp, #4]
 8003e48:	9300      	str	r3, [sp, #0]
 8003e4a:	2302      	movs	r3, #2
 8003e4c:	460a      	mov	r2, r1
 8003e4e:	21a0      	movs	r1, #160	@ 0xa0
 8003e50:	f005 fc9c 	bl	800978c <HAL_I2C_Mem_Write_IT>
 8003e54:	4603      	mov	r3, r0
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d009      	beq.n	8003e6e <Settings_Task+0x15e>
                            chunk) != HAL_OK)
    {
        s->wr_active = 0u;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	77da      	strb	r2, [r3, #31]
        s->save_state = SETTINGS_SAVE_ERROR;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2203      	movs	r2, #3
 8003e64:	775a      	strb	r2, [r3, #29]
        s->save_error = 2u; /* HAL write start error */
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2202      	movs	r2, #2
 8003e6a:	779a      	strb	r2, [r3, #30]
        return;
 8003e6c:	e00b      	b.n	8003e86 <Settings_Task+0x176>
    }

    s->wr_inflight = 1u;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2201      	movs	r2, #1
 8003e72:	f883 2020 	strb.w	r2, [r3, #32]
 8003e76:	e006      	b.n	8003e86 <Settings_Task+0x176>
    if (s == NULL || s->hi2c == NULL) return;
 8003e78:	bf00      	nop
 8003e7a:	e004      	b.n	8003e86 <Settings_Task+0x176>
    if (!s->wr_active) return;
 8003e7c:	bf00      	nop
 8003e7e:	e002      	b.n	8003e86 <Settings_Task+0x176>
        return;
 8003e80:	bf00      	nop
 8003e82:	e000      	b.n	8003e86 <Settings_Task+0x176>
            return;
 8003e84:	bf00      	nop
}
 8003e86:	3720      	adds	r7, #32
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}

08003e8c <Settings_ApplyToPumpMgr>:

/* ---------------- Sync helpers ---------------- */

void Settings_ApplyToPumpMgr(const Settings *s, PumpMgr *m)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b084      	sub	sp, #16
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
 8003e94:	6039      	str	r1, [r7, #0]
    if (s == NULL || m == NULL) return;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d03c      	beq.n	8003f16 <Settings_ApplyToPumpMgr+0x8a>
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d039      	beq.n	8003f16 <Settings_ApplyToPumpMgr+0x8a>

    uint8_t count = s->data.pump_count;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	791b      	ldrb	r3, [r3, #4]
 8003ea6:	73fb      	strb	r3, [r7, #15]
    if (count > m->count) count = m->count;
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8003eae:	7bfa      	ldrb	r2, [r7, #15]
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d903      	bls.n	8003ebc <Settings_ApplyToPumpMgr+0x30>
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8003eba:	73fb      	strb	r3, [r7, #15]

    for (uint8_t i = 0u; i < count; i++)
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	73bb      	strb	r3, [r7, #14]
 8003ec0:	e024      	b.n	8003f0c <Settings_ApplyToPumpMgr+0x80>
    {
        uint8_t id = (uint8_t)(i + 1u);
 8003ec2:	7bbb      	ldrb	r3, [r7, #14]
 8003ec4:	3301      	adds	r3, #1
 8003ec6:	737b      	strb	r3, [r7, #13]
        (void)PumpMgr_SetCtrlAddr(m, id, s->data.pump[i].ctrl_addr);
 8003ec8:	7bbb      	ldrb	r3, [r7, #14]
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	4413      	add	r3, r2
 8003ed0:	799a      	ldrb	r2, [r3, #6]
 8003ed2:	7b7b      	ldrb	r3, [r7, #13]
 8003ed4:	4619      	mov	r1, r3
 8003ed6:	6838      	ldr	r0, [r7, #0]
 8003ed8:	f7fe faf6 	bl	80024c8 <PumpMgr_SetCtrlAddr>
        (void)PumpMgr_SetSlaveAddr(m, id, s->data.pump[i].slave_addr);
 8003edc:	7bbb      	ldrb	r3, [r7, #14]
 8003ede:	687a      	ldr	r2, [r7, #4]
 8003ee0:	009b      	lsls	r3, r3, #2
 8003ee2:	4413      	add	r3, r2
 8003ee4:	79da      	ldrb	r2, [r3, #7]
 8003ee6:	7b7b      	ldrb	r3, [r7, #13]
 8003ee8:	4619      	mov	r1, r3
 8003eea:	6838      	ldr	r0, [r7, #0]
 8003eec:	f7fe faba 	bl	8002464 <PumpMgr_SetSlaveAddr>
        (void)PumpMgr_SetPrice(m, id, (uint32_t)s->data.pump[i].price);
 8003ef0:	7bbb      	ldrb	r3, [r7, #14]
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	009b      	lsls	r3, r3, #2
 8003ef6:	4413      	add	r3, r2
 8003ef8:	891b      	ldrh	r3, [r3, #8]
 8003efa:	461a      	mov	r2, r3
 8003efc:	7b7b      	ldrb	r3, [r7, #13]
 8003efe:	4619      	mov	r1, r3
 8003f00:	6838      	ldr	r0, [r7, #0]
 8003f02:	f7fe fa7e 	bl	8002402 <PumpMgr_SetPrice>
    for (uint8_t i = 0u; i < count; i++)
 8003f06:	7bbb      	ldrb	r3, [r7, #14]
 8003f08:	3301      	adds	r3, #1
 8003f0a:	73bb      	strb	r3, [r7, #14]
 8003f0c:	7bba      	ldrb	r2, [r7, #14]
 8003f0e:	7bfb      	ldrb	r3, [r7, #15]
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d3d6      	bcc.n	8003ec2 <Settings_ApplyToPumpMgr+0x36>
 8003f14:	e000      	b.n	8003f18 <Settings_ApplyToPumpMgr+0x8c>
    if (s == NULL || m == NULL) return;
 8003f16:	bf00      	nop
    }
}
 8003f18:	3710      	adds	r7, #16
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}

08003f1e <Settings_CaptureFromPumpMgr>:

void Settings_CaptureFromPumpMgr(Settings *s, const PumpMgr *m)
{
 8003f1e:	b590      	push	{r4, r7, lr}
 8003f20:	b087      	sub	sp, #28
 8003f22:	af00      	add	r7, sp, #0
 8003f24:	6078      	str	r0, [r7, #4]
 8003f26:	6039      	str	r1, [r7, #0]
    if (s == NULL || m == NULL) return;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d056      	beq.n	8003fdc <Settings_CaptureFromPumpMgr+0xbe>
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d053      	beq.n	8003fdc <Settings_CaptureFromPumpMgr+0xbe>

    uint8_t count = m->count;
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8003f3a:	75fb      	strb	r3, [r7, #23]
    if (count == 0u) count = 1u;
 8003f3c:	7dfb      	ldrb	r3, [r7, #23]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d101      	bne.n	8003f46 <Settings_CaptureFromPumpMgr+0x28>
 8003f42:	2301      	movs	r3, #1
 8003f44:	75fb      	strb	r3, [r7, #23]
    if (count > (uint8_t)SETTINGS_MAX_PUMPS) count = (uint8_t)SETTINGS_MAX_PUMPS;
 8003f46:	7dfb      	ldrb	r3, [r7, #23]
 8003f48:	2b04      	cmp	r3, #4
 8003f4a:	d901      	bls.n	8003f50 <Settings_CaptureFromPumpMgr+0x32>
 8003f4c:	2304      	movs	r3, #4
 8003f4e:	75fb      	strb	r3, [r7, #23]

    s->data.pump_count = count;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	7dfa      	ldrb	r2, [r7, #23]
 8003f54:	711a      	strb	r2, [r3, #4]

    for (uint8_t i = 0u; i < count; i++)
 8003f56:	2300      	movs	r3, #0
 8003f58:	75bb      	strb	r3, [r7, #22]
 8003f5a:	e035      	b.n	8003fc8 <Settings_CaptureFromPumpMgr+0xaa>
    {
        uint8_t id = (uint8_t)(i + 1u);
 8003f5c:	7dbb      	ldrb	r3, [r7, #22]
 8003f5e:	3301      	adds	r3, #1
 8003f60:	73fb      	strb	r3, [r7, #15]
        s->data.pump[i].ctrl_addr  = PumpMgr_GetCtrlAddr(m, id);
 8003f62:	7dbc      	ldrb	r4, [r7, #22]
 8003f64:	7bfb      	ldrb	r3, [r7, #15]
 8003f66:	4619      	mov	r1, r3
 8003f68:	6838      	ldr	r0, [r7, #0]
 8003f6a:	f7fe fac8 	bl	80024fe <PumpMgr_GetCtrlAddr>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	4619      	mov	r1, r3
 8003f72:	687a      	ldr	r2, [r7, #4]
 8003f74:	00a3      	lsls	r3, r4, #2
 8003f76:	4413      	add	r3, r2
 8003f78:	460a      	mov	r2, r1
 8003f7a:	719a      	strb	r2, [r3, #6]
        s->data.pump[i].slave_addr = PumpMgr_GetSlaveAddr(m, id);
 8003f7c:	7dbc      	ldrb	r4, [r7, #22]
 8003f7e:	7bfb      	ldrb	r3, [r7, #15]
 8003f80:	4619      	mov	r1, r3
 8003f82:	6838      	ldr	r0, [r7, #0]
 8003f84:	f7fe fa89 	bl	800249a <PumpMgr_GetSlaveAddr>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	4619      	mov	r1, r3
 8003f8c:	687a      	ldr	r2, [r7, #4]
 8003f8e:	00a3      	lsls	r3, r4, #2
 8003f90:	4413      	add	r3, r2
 8003f92:	460a      	mov	r2, r1
 8003f94:	71da      	strb	r2, [r3, #7]
        uint32_t pr = PumpMgr_GetPrice(m, id);
 8003f96:	7bfb      	ldrb	r3, [r7, #15]
 8003f98:	4619      	mov	r1, r3
 8003f9a:	6838      	ldr	r0, [r7, #0]
 8003f9c:	f7fe fa4b 	bl	8002436 <PumpMgr_GetPrice>
 8003fa0:	6138      	str	r0, [r7, #16]
        if (pr > 9999u) pr = 9999u;
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	f242 720f 	movw	r2, #9999	@ 0x270f
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d902      	bls.n	8003fb2 <Settings_CaptureFromPumpMgr+0x94>
 8003fac:	f242 730f 	movw	r3, #9999	@ 0x270f
 8003fb0:	613b      	str	r3, [r7, #16]
        s->data.pump[i].price = (uint16_t)pr;
 8003fb2:	7dbb      	ldrb	r3, [r7, #22]
 8003fb4:	693a      	ldr	r2, [r7, #16]
 8003fb6:	b291      	uxth	r1, r2
 8003fb8:	687a      	ldr	r2, [r7, #4]
 8003fba:	009b      	lsls	r3, r3, #2
 8003fbc:	4413      	add	r3, r2
 8003fbe:	460a      	mov	r2, r1
 8003fc0:	811a      	strh	r2, [r3, #8]
    for (uint8_t i = 0u; i < count; i++)
 8003fc2:	7dbb      	ldrb	r3, [r7, #22]
 8003fc4:	3301      	adds	r3, #1
 8003fc6:	75bb      	strb	r3, [r7, #22]
 8003fc8:	7dba      	ldrb	r2, [r7, #22]
 8003fca:	7dfb      	ldrb	r3, [r7, #23]
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d3c5      	bcc.n	8003f5c <Settings_CaptureFromPumpMgr+0x3e>
    }

    clamp_data(&s->data);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	3304      	adds	r3, #4
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	f7ff fc43 	bl	8003860 <clamp_data>
 8003fda:	e000      	b.n	8003fde <Settings_CaptureFromPumpMgr+0xc0>
    if (s == NULL || m == NULL) return;
 8003fdc:	bf00      	nop
}
 8003fde:	371c      	adds	r7, #28
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bd90      	pop	{r4, r7, pc}

08003fe4 <Settings_SetPumpPrice>:

bool Settings_SetPumpPrice(Settings *s, uint8_t pump_index, uint16_t price)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b083      	sub	sp, #12
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
 8003fec:	460b      	mov	r3, r1
 8003fee:	70fb      	strb	r3, [r7, #3]
 8003ff0:	4613      	mov	r3, r2
 8003ff2:	803b      	strh	r3, [r7, #0]
    if (s == NULL) return false;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d101      	bne.n	8003ffe <Settings_SetPumpPrice+0x1a>
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	e015      	b.n	800402a <Settings_SetPumpPrice+0x46>
    if (pump_index >= s->data.pump_count) return false;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	791b      	ldrb	r3, [r3, #4]
 8004002:	78fa      	ldrb	r2, [r7, #3]
 8004004:	429a      	cmp	r2, r3
 8004006:	d301      	bcc.n	800400c <Settings_SetPumpPrice+0x28>
 8004008:	2300      	movs	r3, #0
 800400a:	e00e      	b.n	800402a <Settings_SetPumpPrice+0x46>
    if (price > 9999u) price = 9999u;
 800400c:	883b      	ldrh	r3, [r7, #0]
 800400e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8004012:	4293      	cmp	r3, r2
 8004014:	d902      	bls.n	800401c <Settings_SetPumpPrice+0x38>
 8004016:	f242 730f 	movw	r3, #9999	@ 0x270f
 800401a:	803b      	strh	r3, [r7, #0]

    s->data.pump[pump_index].price = price;
 800401c:	78fb      	ldrb	r3, [r7, #3]
 800401e:	687a      	ldr	r2, [r7, #4]
 8004020:	009b      	lsls	r3, r3, #2
 8004022:	4413      	add	r3, r2
 8004024:	883a      	ldrh	r2, [r7, #0]
 8004026:	811a      	strh	r2, [r3, #8]
    return true;
 8004028:	2301      	movs	r3, #1
}
 800402a:	4618      	mov	r0, r3
 800402c:	370c      	adds	r7, #12
 800402e:	46bd      	mov	sp, r7
 8004030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004034:	4770      	bx	lr

08004036 <Settings_SetPumpSlaveAddr>:

bool Settings_SetPumpSlaveAddr(Settings *s, uint8_t pump_index, uint8_t slave_addr)
{
 8004036:	b480      	push	{r7}
 8004038:	b083      	sub	sp, #12
 800403a:	af00      	add	r7, sp, #0
 800403c:	6078      	str	r0, [r7, #4]
 800403e:	460b      	mov	r3, r1
 8004040:	70fb      	strb	r3, [r7, #3]
 8004042:	4613      	mov	r3, r2
 8004044:	70bb      	strb	r3, [r7, #2]
    if (s == NULL) return false;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d101      	bne.n	8004050 <Settings_SetPumpSlaveAddr+0x1a>
 800404c:	2300      	movs	r3, #0
 800404e:	e017      	b.n	8004080 <Settings_SetPumpSlaveAddr+0x4a>
    if (pump_index >= s->data.pump_count) return false;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	791b      	ldrb	r3, [r3, #4]
 8004054:	78fa      	ldrb	r2, [r7, #3]
 8004056:	429a      	cmp	r2, r3
 8004058:	d301      	bcc.n	800405e <Settings_SetPumpSlaveAddr+0x28>
 800405a:	2300      	movs	r3, #0
 800405c:	e010      	b.n	8004080 <Settings_SetPumpSlaveAddr+0x4a>

    if (slave_addr < 1u) slave_addr = 1u;
 800405e:	78bb      	ldrb	r3, [r7, #2]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d101      	bne.n	8004068 <Settings_SetPumpSlaveAddr+0x32>
 8004064:	2301      	movs	r3, #1
 8004066:	70bb      	strb	r3, [r7, #2]
    if (slave_addr > 32u) slave_addr = 32u;
 8004068:	78bb      	ldrb	r3, [r7, #2]
 800406a:	2b20      	cmp	r3, #32
 800406c:	d901      	bls.n	8004072 <Settings_SetPumpSlaveAddr+0x3c>
 800406e:	2320      	movs	r3, #32
 8004070:	70bb      	strb	r3, [r7, #2]

    s->data.pump[pump_index].slave_addr = slave_addr;
 8004072:	78fb      	ldrb	r3, [r7, #3]
 8004074:	687a      	ldr	r2, [r7, #4]
 8004076:	009b      	lsls	r3, r3, #2
 8004078:	4413      	add	r3, r2
 800407a:	78ba      	ldrb	r2, [r7, #2]
 800407c:	71da      	strb	r2, [r3, #7]
    return true;
 800407e:	2301      	movs	r3, #1
}
 8004080:	4618      	mov	r0, r3
 8004082:	370c      	adds	r7, #12
 8004084:	46bd      	mov	sp, r7
 8004086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408a:	4770      	bx	lr

0800408c <HAL_I2C_MemTxCpltCallback>:
}

/* ---------------- HAL I2C callbacks ---------------- */

void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800408c:	b480      	push	{r7}
 800408e:	b085      	sub	sp, #20
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
    Settings *s = s_settings_singleton;
 8004094:	4b1b      	ldr	r3, [pc, #108]	@ (8004104 <HAL_I2C_MemTxCpltCallback+0x78>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	60fb      	str	r3, [r7, #12]
    if (s == NULL || hi2c == NULL) return;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d029      	beq.n	80040f4 <HAL_I2C_MemTxCpltCallback+0x68>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d026      	beq.n	80040f4 <HAL_I2C_MemTxCpltCallback+0x68>
    if (hi2c != s->hi2c) return;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d123      	bne.n	80040f8 <HAL_I2C_MemTxCpltCallback+0x6c>

    if (s->wr_active && s->wr_inflight)
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	7fdb      	ldrb	r3, [r3, #31]
 80040b4:	b2db      	uxtb	r3, r3
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d01f      	beq.n	80040fa <HAL_I2C_MemTxCpltCallback+0x6e>
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d019      	beq.n	80040fa <HAL_I2C_MemTxCpltCallback+0x6e>
    {
        s->wr_inflight = 0u;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2200      	movs	r2, #0
 80040ca:	f883 2020 	strb.w	r2, [r3, #32]
        s->wr_off = (uint16_t)(s->wr_off + s->wr_chunk);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	8c9a      	ldrh	r2, [r3, #36]	@ 0x24
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040d6:	4413      	add	r3, r2
 80040d8:	b29a      	uxth	r2, r3
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	849a      	strh	r2, [r3, #36]	@ 0x24
        s->wr_chunk = 0u;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2200      	movs	r2, #0
 80040e2:	851a      	strh	r2, [r3, #40]	@ 0x28

        /* After each page write - wait internal cycle */
        s->wr_wait_ready = 1u;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2201      	movs	r2, #1
 80040e8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        s->wr_ready_start_ms = 0u;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2200      	movs	r2, #0
 80040f0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80040f2:	e002      	b.n	80040fa <HAL_I2C_MemTxCpltCallback+0x6e>
    if (s == NULL || hi2c == NULL) return;
 80040f4:	bf00      	nop
 80040f6:	e000      	b.n	80040fa <HAL_I2C_MemTxCpltCallback+0x6e>
    if (hi2c != s->hi2c) return;
 80040f8:	bf00      	nop
    }
}
 80040fa:	3714      	adds	r7, #20
 80040fc:	46bd      	mov	sp, r7
 80040fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004102:	4770      	bx	lr
 8004104:	24001fb0 	.word	0x24001fb0

08004108 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004108:	b480      	push	{r7}
 800410a:	b085      	sub	sp, #20
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
    Settings *s = s_settings_singleton;
 8004110:	4b16      	ldr	r3, [pc, #88]	@ (800416c <HAL_I2C_ErrorCallback+0x64>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	60fb      	str	r3, [r7, #12]
    if (s == NULL || hi2c == NULL) return;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d01e      	beq.n	800415a <HAL_I2C_ErrorCallback+0x52>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d01b      	beq.n	800415a <HAL_I2C_ErrorCallback+0x52>
    if (hi2c != s->hi2c) return;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	687a      	ldr	r2, [r7, #4]
 8004128:	429a      	cmp	r2, r3
 800412a:	d118      	bne.n	800415e <HAL_I2C_ErrorCallback+0x56>

    if (s->wr_active)
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	7fdb      	ldrb	r3, [r3, #31]
 8004130:	b2db      	uxtb	r3, r3
 8004132:	2b00      	cmp	r3, #0
 8004134:	d014      	beq.n	8004160 <HAL_I2C_ErrorCallback+0x58>
    {
        s->wr_active = 0u;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2200      	movs	r2, #0
 800413a:	77da      	strb	r2, [r3, #31]
        s->wr_inflight = 0u;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2200      	movs	r2, #0
 8004140:	f883 2020 	strb.w	r2, [r3, #32]
        s->wr_wait_ready = 0u;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2200      	movs	r2, #0
 8004148:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        s->save_state = SETTINGS_SAVE_ERROR;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2203      	movs	r2, #3
 8004150:	775a      	strb	r2, [r3, #29]
        s->save_error = 3u; /* HAL I2C error */
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2203      	movs	r2, #3
 8004156:	779a      	strb	r2, [r3, #30]
 8004158:	e002      	b.n	8004160 <HAL_I2C_ErrorCallback+0x58>
    if (s == NULL || hi2c == NULL) return;
 800415a:	bf00      	nop
 800415c:	e000      	b.n	8004160 <HAL_I2C_ErrorCallback+0x58>
    if (hi2c != s->hi2c) return;
 800415e:	bf00      	nop
    }
}
 8004160:	3714      	adds	r7, #20
 8004162:	46bd      	mov	sp, r7
 8004164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004168:	4770      	bx	lr
 800416a:	bf00      	nop
 800416c:	24001fb0 	.word	0x24001fb0

08004170 <SSD1309_WriteCommand>:
static uint8_t CurrentX = 0, CurrentY = 0;

/**
 *    
 */
static void SSD1309_WriteCommand(uint8_t byte) {
 8004170:	b580      	push	{r7, lr}
 8004172:	b082      	sub	sp, #8
 8004174:	af00      	add	r7, sp, #0
 8004176:	4603      	mov	r3, r0
 8004178:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SPI2_DC_GPIO_Port, SPI2_DC_Pin, GPIO_PIN_RESET);
 800417a:	2200      	movs	r2, #0
 800417c:	2102      	movs	r1, #2
 800417e:	480d      	ldr	r0, [pc, #52]	@ (80041b4 <SSD1309_WriteCommand+0x44>)
 8004180:	f005 f934 	bl	80093ec <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8004184:	2200      	movs	r2, #0
 8004186:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800418a:	480a      	ldr	r0, [pc, #40]	@ (80041b4 <SSD1309_WriteCommand+0x44>)
 800418c:	f005 f92e 	bl	80093ec <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi2, &byte, 1, HAL_MAX_DELAY);
 8004190:	1df9      	adds	r1, r7, #7
 8004192:	f04f 33ff 	mov.w	r3, #4294967295
 8004196:	2201      	movs	r2, #1
 8004198:	4807      	ldr	r0, [pc, #28]	@ (80041b8 <SSD1309_WriteCommand+0x48>)
 800419a:	f00b fed3 	bl	800ff44 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 800419e:	2201      	movs	r2, #1
 80041a0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80041a4:	4803      	ldr	r0, [pc, #12]	@ (80041b4 <SSD1309_WriteCommand+0x44>)
 80041a6:	f005 f921 	bl	80093ec <HAL_GPIO_WritePin>
}
 80041aa:	bf00      	nop
 80041ac:	3708      	adds	r7, #8
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd80      	pop	{r7, pc}
 80041b2:	bf00      	nop
 80041b4:	58020400 	.word	0x58020400
 80041b8:	24001b10 	.word	0x24001b10

080041bc <SSD1309_Init>:

void SSD1309_Init(void) {
 80041bc:	b580      	push	{r7, lr}
 80041be:	af00      	add	r7, sp, #0
    //   (   main.h)
    HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_RESET);
 80041c0:	2200      	movs	r2, #0
 80041c2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80041c6:	4829      	ldr	r0, [pc, #164]	@ (800426c <SSD1309_Init+0xb0>)
 80041c8:	f005 f910 	bl	80093ec <HAL_GPIO_WritePin>
    HAL_Delay(50);
 80041cc:	2032      	movs	r0, #50	@ 0x32
 80041ce:	f001 ff37 	bl	8006040 <HAL_Delay>
    HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_SET);
 80041d2:	2201      	movs	r2, #1
 80041d4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80041d8:	4824      	ldr	r0, [pc, #144]	@ (800426c <SSD1309_Init+0xb0>)
 80041da:	f005 f907 	bl	80093ec <HAL_GPIO_WritePin>
    HAL_Delay(50);
 80041de:	2032      	movs	r0, #50	@ 0x32
 80041e0:	f001 ff2e 	bl	8006040 <HAL_Delay>

    SSD1309_WriteCommand(0xAE); // Display Off
 80041e4:	20ae      	movs	r0, #174	@ 0xae
 80041e6:	f7ff ffc3 	bl	8004170 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x20); // Set Memory Addressing Mode
 80041ea:	2020      	movs	r0, #32
 80041ec:	f7ff ffc0 	bl	8004170 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x00); // Horizontal addressing mode
 80041f0:	2000      	movs	r0, #0
 80041f2:	f7ff ffbd 	bl	8004170 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xA1); // Set Segment Re-map (X-flip)
 80041f6:	20a1      	movs	r0, #161	@ 0xa1
 80041f8:	f7ff ffba 	bl	8004170 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xC8); // Set COM Output Scan Direction (Y-flip)
 80041fc:	20c8      	movs	r0, #200	@ 0xc8
 80041fe:	f7ff ffb7 	bl	8004170 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xA8); // Set Multiplex Ratio
 8004202:	20a8      	movs	r0, #168	@ 0xa8
 8004204:	f7ff ffb4 	bl	8004170 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x3F);
 8004208:	203f      	movs	r0, #63	@ 0x3f
 800420a:	f7ff ffb1 	bl	8004170 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD3); // Set Display Offset
 800420e:	20d3      	movs	r0, #211	@ 0xd3
 8004210:	f7ff ffae 	bl	8004170 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x00);
 8004214:	2000      	movs	r0, #0
 8004216:	f7ff ffab 	bl	8004170 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD5); // Set Display Clock Divide Ratio
 800421a:	20d5      	movs	r0, #213	@ 0xd5
 800421c:	f7ff ffa8 	bl	8004170 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x80);
 8004220:	2080      	movs	r0, #128	@ 0x80
 8004222:	f7ff ffa5 	bl	8004170 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD9); // Set Pre-charge Period
 8004226:	20d9      	movs	r0, #217	@ 0xd9
 8004228:	f7ff ffa2 	bl	8004170 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x22);
 800422c:	2022      	movs	r0, #34	@ 0x22
 800422e:	f7ff ff9f 	bl	8004170 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xDA); // Set COM Pins Hardware Configuration
 8004232:	20da      	movs	r0, #218	@ 0xda
 8004234:	f7ff ff9c 	bl	8004170 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x12);
 8004238:	2012      	movs	r0, #18
 800423a:	f7ff ff99 	bl	8004170 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xDB); // Set VCOMH Deselect Level
 800423e:	20db      	movs	r0, #219	@ 0xdb
 8004240:	f7ff ff96 	bl	8004170 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x20);
 8004244:	2020      	movs	r0, #32
 8004246:	f7ff ff93 	bl	8004170 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x8D); // Charge Pump Settings
 800424a:	208d      	movs	r0, #141	@ 0x8d
 800424c:	f7ff ff90 	bl	8004170 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x14);
 8004250:	2014      	movs	r0, #20
 8004252:	f7ff ff8d 	bl	8004170 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xAF); // Display On
 8004256:	20af      	movs	r0, #175	@ 0xaf
 8004258:	f7ff ff8a 	bl	8004170 <SSD1309_WriteCommand>

    SSD1309_Fill(0);
 800425c:	2000      	movs	r0, #0
 800425e:	f000 f807 	bl	8004270 <SSD1309_Fill>
    SSD1309_UpdateScreen();
 8004262:	f000 f81d 	bl	80042a0 <SSD1309_UpdateScreen>
}
 8004266:	bf00      	nop
 8004268:	bd80      	pop	{r7, pc}
 800426a:	bf00      	nop
 800426c:	58020400 	.word	0x58020400

08004270 <SSD1309_Fill>:

void SSD1309_Fill(uint8_t color) {
 8004270:	b580      	push	{r7, lr}
 8004272:	b082      	sub	sp, #8
 8004274:	af00      	add	r7, sp, #0
 8004276:	4603      	mov	r3, r0
 8004278:	71fb      	strb	r3, [r7, #7]
    memset(SSD1309_Buffer, (color ? 0xFF : 0x00), sizeof(SSD1309_Buffer));
 800427a:	79fb      	ldrb	r3, [r7, #7]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d001      	beq.n	8004284 <SSD1309_Fill+0x14>
 8004280:	23ff      	movs	r3, #255	@ 0xff
 8004282:	e000      	b.n	8004286 <SSD1309_Fill+0x16>
 8004284:	2300      	movs	r3, #0
 8004286:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800428a:	4619      	mov	r1, r3
 800428c:	4803      	ldr	r0, [pc, #12]	@ (800429c <SSD1309_Fill+0x2c>)
 800428e:	f013 ffab 	bl	80181e8 <memset>
}
 8004292:	bf00      	nop
 8004294:	3708      	adds	r7, #8
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}
 800429a:	bf00      	nop
 800429c:	24001fc0 	.word	0x24001fc0

080042a0 <SSD1309_UpdateScreen>:

/**
 *    DMA.
 *         .
 */
void SSD1309_UpdateScreen(void) {
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b084      	sub	sp, #16
 80042a4:	af00      	add	r7, sp, #0
    // 1.      
    SSD1309_WriteCommand(0x21); // Column address range
 80042a6:	2021      	movs	r0, #33	@ 0x21
 80042a8:	f7ff ff62 	bl	8004170 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0);    // Start
 80042ac:	2000      	movs	r0, #0
 80042ae:	f7ff ff5f 	bl	8004170 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(127);  // End
 80042b2:	207f      	movs	r0, #127	@ 0x7f
 80042b4:	f7ff ff5c 	bl	8004170 <SSD1309_WriteCommand>

    SSD1309_WriteCommand(0x22); // Page address range
 80042b8:	2022      	movs	r0, #34	@ 0x22
 80042ba:	f7ff ff59 	bl	8004170 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0);    // Start
 80042be:	2000      	movs	r0, #0
 80042c0:	f7ff ff56 	bl	8004170 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(7);    // End
 80042c4:	2007      	movs	r0, #7
 80042c6:	f7ff ff53 	bl	8004170 <SSD1309_WriteCommand>

    // 2.    
    HAL_GPIO_WritePin(SPI2_DC_GPIO_Port, SPI2_DC_Pin, GPIO_PIN_SET);
 80042ca:	2201      	movs	r2, #1
 80042cc:	2102      	movs	r1, #2
 80042ce:	481d      	ldr	r0, [pc, #116]	@ (8004344 <SSD1309_UpdateScreen+0xa4>)
 80042d0:	f005 f88c 	bl	80093ec <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 80042d4:	2200      	movs	r2, #0
 80042d6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80042da:	481a      	ldr	r0, [pc, #104]	@ (8004344 <SSD1309_UpdateScreen+0xa4>)
 80042dc:	f005 f886 	bl	80093ec <HAL_GPIO_WritePin>
 80042e0:	4b19      	ldr	r3, [pc, #100]	@ (8004348 <SSD1309_UpdateScreen+0xa8>)
 80042e2:	60fb      	str	r3, [r7, #12]
 80042e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80042e8:	60bb      	str	r3, [r7, #8]
    if ( dsize > 0 ) { 
 80042ea:	68bb      	ldr	r3, [r7, #8]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	dd1d      	ble.n	800432c <SSD1309_UpdateScreen+0x8c>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	f003 021f 	and.w	r2, r3, #31
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	4413      	add	r3, r2
 80042fa:	607b      	str	r3, [r7, #4]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	603b      	str	r3, [r7, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8004300:	f3bf 8f4f 	dsb	sy
}
 8004304:	bf00      	nop
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8004306:	4a11      	ldr	r2, [pc, #68]	@ (800434c <SSD1309_UpdateScreen+0xac>)
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	3320      	adds	r3, #32
 8004312:	603b      	str	r3, [r7, #0]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	3b20      	subs	r3, #32
 8004318:	607b      	str	r3, [r7, #4]
      } while ( op_size > 0 );
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2b00      	cmp	r3, #0
 800431e:	dcf2      	bgt.n	8004306 <SSD1309_UpdateScreen+0x66>
  __ASM volatile ("dsb 0xF":::"memory");
 8004320:	f3bf 8f4f 	dsb	sy
}
 8004324:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004326:	f3bf 8f6f 	isb	sy
}
 800432a:	bf00      	nop
}
 800432c:	bf00      	nop

    //   H7:    RAM    DMA  
    SCB_CleanDCache_by_Addr((uint32_t*)SSD1309_Buffer, sizeof(SSD1309_Buffer));

    // 3.      DMA
    HAL_SPI_Transmit_DMA(&hspi2, SSD1309_Buffer, sizeof(SSD1309_Buffer));
 800432e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004332:	4905      	ldr	r1, [pc, #20]	@ (8004348 <SSD1309_UpdateScreen+0xa8>)
 8004334:	4806      	ldr	r0, [pc, #24]	@ (8004350 <SSD1309_UpdateScreen+0xb0>)
 8004336:	f00b fff3 	bl	8010320 <HAL_SPI_Transmit_DMA>

    // :      (while),  CPU    .
    // CS      DMA,    ,
    //    CS ,       .
}
 800433a:	bf00      	nop
 800433c:	3710      	adds	r7, #16
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}
 8004342:	bf00      	nop
 8004344:	58020400 	.word	0x58020400
 8004348:	24001fc0 	.word	0x24001fc0
 800434c:	e000ed00 	.word	0xe000ed00
 8004350:	24001b10 	.word	0x24001b10

08004354 <SSD1309_SetCursor>:

void SSD1309_SetCursor(uint8_t x, uint8_t y) {
 8004354:	b480      	push	{r7}
 8004356:	b083      	sub	sp, #12
 8004358:	af00      	add	r7, sp, #0
 800435a:	4603      	mov	r3, r0
 800435c:	460a      	mov	r2, r1
 800435e:	71fb      	strb	r3, [r7, #7]
 8004360:	4613      	mov	r3, r2
 8004362:	71bb      	strb	r3, [r7, #6]
    CurrentX = x;
 8004364:	4a05      	ldr	r2, [pc, #20]	@ (800437c <SSD1309_SetCursor+0x28>)
 8004366:	79fb      	ldrb	r3, [r7, #7]
 8004368:	7013      	strb	r3, [r2, #0]
    CurrentY = y;
 800436a:	4a05      	ldr	r2, [pc, #20]	@ (8004380 <SSD1309_SetCursor+0x2c>)
 800436c:	79bb      	ldrb	r3, [r7, #6]
 800436e:	7013      	strb	r3, [r2, #0]
}
 8004370:	bf00      	nop
 8004372:	370c      	adds	r7, #12
 8004374:	46bd      	mov	sp, r7
 8004376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437a:	4770      	bx	lr
 800437c:	240023c0 	.word	0x240023c0
 8004380:	240023c1 	.word	0x240023c1

08004384 <SSD1309_WriteChar>:

void SSD1309_WriteChar(char ch, uint8_t color) {
 8004384:	b480      	push	{r7}
 8004386:	b085      	sub	sp, #20
 8004388:	af00      	add	r7, sp, #0
 800438a:	4603      	mov	r3, r0
 800438c:	460a      	mov	r2, r1
 800438e:	71fb      	strb	r3, [r7, #7]
 8004390:	4613      	mov	r3, r2
 8004392:	71bb      	strb	r3, [r7, #6]
    if (ch < 32 || ch > 126) return;
 8004394:	79fb      	ldrb	r3, [r7, #7]
 8004396:	2b1f      	cmp	r3, #31
 8004398:	d979      	bls.n	800448e <SSD1309_WriteChar+0x10a>
 800439a:	79fb      	ldrb	r3, [r7, #7]
 800439c:	2b7e      	cmp	r3, #126	@ 0x7e
 800439e:	d876      	bhi.n	800448e <SSD1309_WriteChar+0x10a>

    for (uint8_t i = 0; i < 5; i++) {
 80043a0:	2300      	movs	r3, #0
 80043a2:	73fb      	strb	r3, [r7, #15]
 80043a4:	e069      	b.n	800447a <SSD1309_WriteChar+0xf6>
        uint8_t b = Font5x7[(ch - 32) * 5 + i];
 80043a6:	79fb      	ldrb	r3, [r7, #7]
 80043a8:	f1a3 0220 	sub.w	r2, r3, #32
 80043ac:	4613      	mov	r3, r2
 80043ae:	009b      	lsls	r3, r3, #2
 80043b0:	441a      	add	r2, r3
 80043b2:	7bfb      	ldrb	r3, [r7, #15]
 80043b4:	4413      	add	r3, r2
 80043b6:	4a39      	ldr	r2, [pc, #228]	@ (800449c <SSD1309_WriteChar+0x118>)
 80043b8:	5cd3      	ldrb	r3, [r2, r3]
 80043ba:	737b      	strb	r3, [r7, #13]
        for (uint8_t j = 0; j < 8; j++) {
 80043bc:	2300      	movs	r3, #0
 80043be:	73bb      	strb	r3, [r7, #14]
 80043c0:	e055      	b.n	800446e <SSD1309_WriteChar+0xea>
            if ((b >> j) & 0x01) {
 80043c2:	7b7a      	ldrb	r2, [r7, #13]
 80043c4:	7bbb      	ldrb	r3, [r7, #14]
 80043c6:	fa42 f303 	asr.w	r3, r2, r3
 80043ca:	f003 0301 	and.w	r3, r3, #1
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d04a      	beq.n	8004468 <SSD1309_WriteChar+0xe4>
                uint8_t x = CurrentX + i;
 80043d2:	4b33      	ldr	r3, [pc, #204]	@ (80044a0 <SSD1309_WriteChar+0x11c>)
 80043d4:	781a      	ldrb	r2, [r3, #0]
 80043d6:	7bfb      	ldrb	r3, [r7, #15]
 80043d8:	4413      	add	r3, r2
 80043da:	733b      	strb	r3, [r7, #12]
                uint8_t y = CurrentY + j;
 80043dc:	4b31      	ldr	r3, [pc, #196]	@ (80044a4 <SSD1309_WriteChar+0x120>)
 80043de:	781a      	ldrb	r2, [r3, #0]
 80043e0:	7bbb      	ldrb	r3, [r7, #14]
 80043e2:	4413      	add	r3, r2
 80043e4:	72fb      	strb	r3, [r7, #11]

                if (x < SSD1309_WIDTH && y < SSD1309_HEIGHT) {
 80043e6:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	db3c      	blt.n	8004468 <SSD1309_WriteChar+0xe4>
 80043ee:	7afb      	ldrb	r3, [r7, #11]
 80043f0:	2b3f      	cmp	r3, #63	@ 0x3f
 80043f2:	d839      	bhi.n	8004468 <SSD1309_WriteChar+0xe4>
                    if (color)
 80043f4:	79bb      	ldrb	r3, [r7, #6]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d01a      	beq.n	8004430 <SSD1309_WriteChar+0xac>
                        SSD1309_Buffer[x + (y / 8) * SSD1309_WIDTH] |= (1 << (y % 8));
 80043fa:	7b3a      	ldrb	r2, [r7, #12]
 80043fc:	7afb      	ldrb	r3, [r7, #11]
 80043fe:	08db      	lsrs	r3, r3, #3
 8004400:	b2d8      	uxtb	r0, r3
 8004402:	4603      	mov	r3, r0
 8004404:	01db      	lsls	r3, r3, #7
 8004406:	4413      	add	r3, r2
 8004408:	4a27      	ldr	r2, [pc, #156]	@ (80044a8 <SSD1309_WriteChar+0x124>)
 800440a:	5cd3      	ldrb	r3, [r2, r3]
 800440c:	b25a      	sxtb	r2, r3
 800440e:	7afb      	ldrb	r3, [r7, #11]
 8004410:	f003 0307 	and.w	r3, r3, #7
 8004414:	2101      	movs	r1, #1
 8004416:	fa01 f303 	lsl.w	r3, r1, r3
 800441a:	b25b      	sxtb	r3, r3
 800441c:	4313      	orrs	r3, r2
 800441e:	b259      	sxtb	r1, r3
 8004420:	7b3a      	ldrb	r2, [r7, #12]
 8004422:	4603      	mov	r3, r0
 8004424:	01db      	lsls	r3, r3, #7
 8004426:	4413      	add	r3, r2
 8004428:	b2c9      	uxtb	r1, r1
 800442a:	4a1f      	ldr	r2, [pc, #124]	@ (80044a8 <SSD1309_WriteChar+0x124>)
 800442c:	54d1      	strb	r1, [r2, r3]
 800442e:	e01b      	b.n	8004468 <SSD1309_WriteChar+0xe4>
                    else
                        SSD1309_Buffer[x + (y / 8) * SSD1309_WIDTH] &= ~(1 << (y % 8));
 8004430:	7b3a      	ldrb	r2, [r7, #12]
 8004432:	7afb      	ldrb	r3, [r7, #11]
 8004434:	08db      	lsrs	r3, r3, #3
 8004436:	b2d8      	uxtb	r0, r3
 8004438:	4603      	mov	r3, r0
 800443a:	01db      	lsls	r3, r3, #7
 800443c:	4413      	add	r3, r2
 800443e:	4a1a      	ldr	r2, [pc, #104]	@ (80044a8 <SSD1309_WriteChar+0x124>)
 8004440:	5cd3      	ldrb	r3, [r2, r3]
 8004442:	b25a      	sxtb	r2, r3
 8004444:	7afb      	ldrb	r3, [r7, #11]
 8004446:	f003 0307 	and.w	r3, r3, #7
 800444a:	2101      	movs	r1, #1
 800444c:	fa01 f303 	lsl.w	r3, r1, r3
 8004450:	b25b      	sxtb	r3, r3
 8004452:	43db      	mvns	r3, r3
 8004454:	b25b      	sxtb	r3, r3
 8004456:	4013      	ands	r3, r2
 8004458:	b259      	sxtb	r1, r3
 800445a:	7b3a      	ldrb	r2, [r7, #12]
 800445c:	4603      	mov	r3, r0
 800445e:	01db      	lsls	r3, r3, #7
 8004460:	4413      	add	r3, r2
 8004462:	b2c9      	uxtb	r1, r1
 8004464:	4a10      	ldr	r2, [pc, #64]	@ (80044a8 <SSD1309_WriteChar+0x124>)
 8004466:	54d1      	strb	r1, [r2, r3]
        for (uint8_t j = 0; j < 8; j++) {
 8004468:	7bbb      	ldrb	r3, [r7, #14]
 800446a:	3301      	adds	r3, #1
 800446c:	73bb      	strb	r3, [r7, #14]
 800446e:	7bbb      	ldrb	r3, [r7, #14]
 8004470:	2b07      	cmp	r3, #7
 8004472:	d9a6      	bls.n	80043c2 <SSD1309_WriteChar+0x3e>
    for (uint8_t i = 0; i < 5; i++) {
 8004474:	7bfb      	ldrb	r3, [r7, #15]
 8004476:	3301      	adds	r3, #1
 8004478:	73fb      	strb	r3, [r7, #15]
 800447a:	7bfb      	ldrb	r3, [r7, #15]
 800447c:	2b04      	cmp	r3, #4
 800447e:	d992      	bls.n	80043a6 <SSD1309_WriteChar+0x22>
                }
            }
        }
    }
    CurrentX += 6;
 8004480:	4b07      	ldr	r3, [pc, #28]	@ (80044a0 <SSD1309_WriteChar+0x11c>)
 8004482:	781b      	ldrb	r3, [r3, #0]
 8004484:	3306      	adds	r3, #6
 8004486:	b2da      	uxtb	r2, r3
 8004488:	4b05      	ldr	r3, [pc, #20]	@ (80044a0 <SSD1309_WriteChar+0x11c>)
 800448a:	701a      	strb	r2, [r3, #0]
 800448c:	e000      	b.n	8004490 <SSD1309_WriteChar+0x10c>
    if (ch < 32 || ch > 126) return;
 800448e:	bf00      	nop
}
 8004490:	3714      	adds	r7, #20
 8004492:	46bd      	mov	sp, r7
 8004494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004498:	4770      	bx	lr
 800449a:	bf00      	nop
 800449c:	080190ec 	.word	0x080190ec
 80044a0:	240023c0 	.word	0x240023c0
 80044a4:	240023c1 	.word	0x240023c1
 80044a8:	24001fc0 	.word	0x24001fc0

080044ac <SSD1309_WriteString>:

void SSD1309_WriteString(const char *str, uint8_t color) {
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b082      	sub	sp, #8
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
 80044b4:	460b      	mov	r3, r1
 80044b6:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 80044b8:	e008      	b.n	80044cc <SSD1309_WriteString+0x20>
        SSD1309_WriteChar(*str++, color);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	1c5a      	adds	r2, r3, #1
 80044be:	607a      	str	r2, [r7, #4]
 80044c0:	781b      	ldrb	r3, [r3, #0]
 80044c2:	78fa      	ldrb	r2, [r7, #3]
 80044c4:	4611      	mov	r1, r2
 80044c6:	4618      	mov	r0, r3
 80044c8:	f7ff ff5c 	bl	8004384 <SSD1309_WriteChar>
    while (*str) {
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	781b      	ldrb	r3, [r3, #0]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d1f2      	bne.n	80044ba <SSD1309_WriteString+0xe>
    }
}
 80044d4:	bf00      	nop
 80044d6:	bf00      	nop
 80044d8:	3708      	adds	r7, #8
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}
	...

080044e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b083      	sub	sp, #12
 80044e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044e6:	4b0a      	ldr	r3, [pc, #40]	@ (8004510 <HAL_MspInit+0x30>)
 80044e8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80044ec:	4a08      	ldr	r2, [pc, #32]	@ (8004510 <HAL_MspInit+0x30>)
 80044ee:	f043 0302 	orr.w	r3, r3, #2
 80044f2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80044f6:	4b06      	ldr	r3, [pc, #24]	@ (8004510 <HAL_MspInit+0x30>)
 80044f8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80044fc:	f003 0302 	and.w	r3, r3, #2
 8004500:	607b      	str	r3, [r7, #4]
 8004502:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004504:	bf00      	nop
 8004506:	370c      	adds	r7, #12
 8004508:	46bd      	mov	sp, r7
 800450a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450e:	4770      	bx	lr
 8004510:	58024400 	.word	0x58024400

08004514 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b0ba      	sub	sp, #232	@ 0xe8
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800451c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004520:	2200      	movs	r2, #0
 8004522:	601a      	str	r2, [r3, #0]
 8004524:	605a      	str	r2, [r3, #4]
 8004526:	609a      	str	r2, [r3, #8]
 8004528:	60da      	str	r2, [r3, #12]
 800452a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800452c:	f107 0310 	add.w	r3, r7, #16
 8004530:	22c0      	movs	r2, #192	@ 0xc0
 8004532:	2100      	movs	r1, #0
 8004534:	4618      	mov	r0, r3
 8004536:	f013 fe57 	bl	80181e8 <memset>
  if(hi2c->Instance==I2C1)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a2e      	ldr	r2, [pc, #184]	@ (80045f8 <HAL_I2C_MspInit+0xe4>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d155      	bne.n	80045f0 <HAL_I2C_MspInit+0xdc>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004544:	f04f 0208 	mov.w	r2, #8
 8004548:	f04f 0300 	mov.w	r3, #0
 800454c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8004550:	2300      	movs	r3, #0
 8004552:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004556:	f107 0310 	add.w	r3, r7, #16
 800455a:	4618      	mov	r0, r3
 800455c:	f009 fda2 	bl	800e0a4 <HAL_RCCEx_PeriphCLKConfig>
 8004560:	4603      	mov	r3, r0
 8004562:	2b00      	cmp	r3, #0
 8004564:	d001      	beq.n	800456a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8004566:	f7fd fdda 	bl	800211e <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800456a:	4b24      	ldr	r3, [pc, #144]	@ (80045fc <HAL_I2C_MspInit+0xe8>)
 800456c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004570:	4a22      	ldr	r2, [pc, #136]	@ (80045fc <HAL_I2C_MspInit+0xe8>)
 8004572:	f043 0302 	orr.w	r3, r3, #2
 8004576:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800457a:	4b20      	ldr	r3, [pc, #128]	@ (80045fc <HAL_I2C_MspInit+0xe8>)
 800457c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004580:	f003 0302 	and.w	r3, r3, #2
 8004584:	60fb      	str	r3, [r7, #12]
 8004586:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004588:	23c0      	movs	r3, #192	@ 0xc0
 800458a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800458e:	2312      	movs	r3, #18
 8004590:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004594:	2300      	movs	r3, #0
 8004596:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800459a:	2302      	movs	r3, #2
 800459c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80045a0:	2304      	movs	r3, #4
 80045a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045a6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80045aa:	4619      	mov	r1, r3
 80045ac:	4814      	ldr	r0, [pc, #80]	@ (8004600 <HAL_I2C_MspInit+0xec>)
 80045ae:	f004 fd55 	bl	800905c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80045b2:	4b12      	ldr	r3, [pc, #72]	@ (80045fc <HAL_I2C_MspInit+0xe8>)
 80045b4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80045b8:	4a10      	ldr	r2, [pc, #64]	@ (80045fc <HAL_I2C_MspInit+0xe8>)
 80045ba:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80045be:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80045c2:	4b0e      	ldr	r3, [pc, #56]	@ (80045fc <HAL_I2C_MspInit+0xe8>)
 80045c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80045c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80045cc:	60bb      	str	r3, [r7, #8]
 80045ce:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 12, 0);
 80045d0:	2200      	movs	r2, #0
 80045d2:	210c      	movs	r1, #12
 80045d4:	201f      	movs	r0, #31
 80045d6:	f001 fe3e 	bl	8006256 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80045da:	201f      	movs	r0, #31
 80045dc:	f001 fe55 	bl	800628a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 12, 0);
 80045e0:	2200      	movs	r2, #0
 80045e2:	210c      	movs	r1, #12
 80045e4:	2020      	movs	r0, #32
 80045e6:	f001 fe36 	bl	8006256 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80045ea:	2020      	movs	r0, #32
 80045ec:	f001 fe4d 	bl	800628a <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80045f0:	bf00      	nop
 80045f2:	37e8      	adds	r7, #232	@ 0xe8
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}
 80045f8:	40005400 	.word	0x40005400
 80045fc:	58024400 	.word	0x58024400
 8004600:	58020400 	.word	0x58020400

08004604 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b0ba      	sub	sp, #232	@ 0xe8
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800460c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004610:	2200      	movs	r2, #0
 8004612:	601a      	str	r2, [r3, #0]
 8004614:	605a      	str	r2, [r3, #4]
 8004616:	609a      	str	r2, [r3, #8]
 8004618:	60da      	str	r2, [r3, #12]
 800461a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800461c:	f107 0310 	add.w	r3, r7, #16
 8004620:	22c0      	movs	r2, #192	@ 0xc0
 8004622:	2100      	movs	r1, #0
 8004624:	4618      	mov	r0, r3
 8004626:	f013 fddf 	bl	80181e8 <memset>
  if(hspi->Instance==SPI2)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a41      	ldr	r2, [pc, #260]	@ (8004734 <HAL_SPI_MspInit+0x130>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d17b      	bne.n	800472c <HAL_SPI_MspInit+0x128>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8004634:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004638:	f04f 0300 	mov.w	r3, #0
 800463c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8004640:	2300      	movs	r3, #0
 8004642:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004644:	f107 0310 	add.w	r3, r7, #16
 8004648:	4618      	mov	r0, r3
 800464a:	f009 fd2b 	bl	800e0a4 <HAL_RCCEx_PeriphCLKConfig>
 800464e:	4603      	mov	r3, r0
 8004650:	2b00      	cmp	r3, #0
 8004652:	d001      	beq.n	8004658 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8004654:	f7fd fd63 	bl	800211e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004658:	4b37      	ldr	r3, [pc, #220]	@ (8004738 <HAL_SPI_MspInit+0x134>)
 800465a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800465e:	4a36      	ldr	r2, [pc, #216]	@ (8004738 <HAL_SPI_MspInit+0x134>)
 8004660:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004664:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004668:	4b33      	ldr	r3, [pc, #204]	@ (8004738 <HAL_SPI_MspInit+0x134>)
 800466a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800466e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004672:	60fb      	str	r3, [r7, #12]
 8004674:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004676:	4b30      	ldr	r3, [pc, #192]	@ (8004738 <HAL_SPI_MspInit+0x134>)
 8004678:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800467c:	4a2e      	ldr	r2, [pc, #184]	@ (8004738 <HAL_SPI_MspInit+0x134>)
 800467e:	f043 0302 	orr.w	r3, r3, #2
 8004682:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004686:	4b2c      	ldr	r3, [pc, #176]	@ (8004738 <HAL_SPI_MspInit+0x134>)
 8004688:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800468c:	f003 0302 	and.w	r3, r3, #2
 8004690:	60bb      	str	r3, [r7, #8]
 8004692:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SPI2_SCK_Pin|SPI2_SDA_Pin;
 8004694:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8004698:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800469c:	2302      	movs	r3, #2
 800469e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046a2:	2300      	movs	r3, #0
 80046a4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80046a8:	2302      	movs	r3, #2
 80046aa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80046ae:	2305      	movs	r3, #5
 80046b0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046b4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80046b8:	4619      	mov	r1, r3
 80046ba:	4820      	ldr	r0, [pc, #128]	@ (800473c <HAL_SPI_MspInit+0x138>)
 80046bc:	f004 fcce 	bl	800905c <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream5;
 80046c0:	4b1f      	ldr	r3, [pc, #124]	@ (8004740 <HAL_SPI_MspInit+0x13c>)
 80046c2:	4a20      	ldr	r2, [pc, #128]	@ (8004744 <HAL_SPI_MspInit+0x140>)
 80046c4:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 80046c6:	4b1e      	ldr	r3, [pc, #120]	@ (8004740 <HAL_SPI_MspInit+0x13c>)
 80046c8:	2228      	movs	r2, #40	@ 0x28
 80046ca:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80046cc:	4b1c      	ldr	r3, [pc, #112]	@ (8004740 <HAL_SPI_MspInit+0x13c>)
 80046ce:	2240      	movs	r2, #64	@ 0x40
 80046d0:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80046d2:	4b1b      	ldr	r3, [pc, #108]	@ (8004740 <HAL_SPI_MspInit+0x13c>)
 80046d4:	2200      	movs	r2, #0
 80046d6:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80046d8:	4b19      	ldr	r3, [pc, #100]	@ (8004740 <HAL_SPI_MspInit+0x13c>)
 80046da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80046de:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80046e0:	4b17      	ldr	r3, [pc, #92]	@ (8004740 <HAL_SPI_MspInit+0x13c>)
 80046e2:	2200      	movs	r2, #0
 80046e4:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80046e6:	4b16      	ldr	r3, [pc, #88]	@ (8004740 <HAL_SPI_MspInit+0x13c>)
 80046e8:	2200      	movs	r2, #0
 80046ea:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80046ec:	4b14      	ldr	r3, [pc, #80]	@ (8004740 <HAL_SPI_MspInit+0x13c>)
 80046ee:	2200      	movs	r2, #0
 80046f0:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80046f2:	4b13      	ldr	r3, [pc, #76]	@ (8004740 <HAL_SPI_MspInit+0x13c>)
 80046f4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80046f8:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80046fa:	4b11      	ldr	r3, [pc, #68]	@ (8004740 <HAL_SPI_MspInit+0x13c>)
 80046fc:	2200      	movs	r2, #0
 80046fe:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8004700:	480f      	ldr	r0, [pc, #60]	@ (8004740 <HAL_SPI_MspInit+0x13c>)
 8004702:	f001 fe55 	bl	80063b0 <HAL_DMA_Init>
 8004706:	4603      	mov	r3, r0
 8004708:	2b00      	cmp	r3, #0
 800470a:	d001      	beq.n	8004710 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 800470c:	f7fd fd07 	bl	800211e <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	4a0b      	ldr	r2, [pc, #44]	@ (8004740 <HAL_SPI_MspInit+0x13c>)
 8004714:	679a      	str	r2, [r3, #120]	@ 0x78
 8004716:	4a0a      	ldr	r2, [pc, #40]	@ (8004740 <HAL_SPI_MspInit+0x13c>)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 2, 0);
 800471c:	2200      	movs	r2, #0
 800471e:	2102      	movs	r1, #2
 8004720:	2024      	movs	r0, #36	@ 0x24
 8004722:	f001 fd98 	bl	8006256 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8004726:	2024      	movs	r0, #36	@ 0x24
 8004728:	f001 fdaf 	bl	800628a <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 800472c:	bf00      	nop
 800472e:	37e8      	adds	r7, #232	@ 0xe8
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}
 8004734:	40003800 	.word	0x40003800
 8004738:	58024400 	.word	0x58024400
 800473c:	58020400 	.word	0x58020400
 8004740:	24001b98 	.word	0x24001b98
 8004744:	40020088 	.word	0x40020088

08004748 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b084      	sub	sp, #16
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004758:	d117      	bne.n	800478a <HAL_TIM_Base_MspInit+0x42>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800475a:	4b1c      	ldr	r3, [pc, #112]	@ (80047cc <HAL_TIM_Base_MspInit+0x84>)
 800475c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004760:	4a1a      	ldr	r2, [pc, #104]	@ (80047cc <HAL_TIM_Base_MspInit+0x84>)
 8004762:	f043 0301 	orr.w	r3, r3, #1
 8004766:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800476a:	4b18      	ldr	r3, [pc, #96]	@ (80047cc <HAL_TIM_Base_MspInit+0x84>)
 800476c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004770:	f003 0301 	and.w	r3, r3, #1
 8004774:	60fb      	str	r3, [r7, #12]
 8004776:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 10, 0);
 8004778:	2200      	movs	r2, #0
 800477a:	210a      	movs	r1, #10
 800477c:	201c      	movs	r0, #28
 800477e:	f001 fd6a 	bl	8006256 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004782:	201c      	movs	r0, #28
 8004784:	f001 fd81 	bl	800628a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004788:	e01b      	b.n	80047c2 <HAL_TIM_Base_MspInit+0x7a>
  else if(htim_base->Instance==TIM3)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a10      	ldr	r2, [pc, #64]	@ (80047d0 <HAL_TIM_Base_MspInit+0x88>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d116      	bne.n	80047c2 <HAL_TIM_Base_MspInit+0x7a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004794:	4b0d      	ldr	r3, [pc, #52]	@ (80047cc <HAL_TIM_Base_MspInit+0x84>)
 8004796:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800479a:	4a0c      	ldr	r2, [pc, #48]	@ (80047cc <HAL_TIM_Base_MspInit+0x84>)
 800479c:	f043 0302 	orr.w	r3, r3, #2
 80047a0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80047a4:	4b09      	ldr	r3, [pc, #36]	@ (80047cc <HAL_TIM_Base_MspInit+0x84>)
 80047a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80047aa:	f003 0302 	and.w	r3, r3, #2
 80047ae:	60bb      	str	r3, [r7, #8]
 80047b0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 80047b2:	2200      	movs	r2, #0
 80047b4:	2101      	movs	r1, #1
 80047b6:	201d      	movs	r0, #29
 80047b8:	f001 fd4d 	bl	8006256 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80047bc:	201d      	movs	r0, #29
 80047be:	f001 fd64 	bl	800628a <HAL_NVIC_EnableIRQ>
}
 80047c2:	bf00      	nop
 80047c4:	3710      	adds	r7, #16
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}
 80047ca:	bf00      	nop
 80047cc:	58024400 	.word	0x58024400
 80047d0:	40000400 	.word	0x40000400

080047d4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b0bc      	sub	sp, #240	@ 0xf0
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047dc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80047e0:	2200      	movs	r2, #0
 80047e2:	601a      	str	r2, [r3, #0]
 80047e4:	605a      	str	r2, [r3, #4]
 80047e6:	609a      	str	r2, [r3, #8]
 80047e8:	60da      	str	r2, [r3, #12]
 80047ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80047ec:	f107 0318 	add.w	r3, r7, #24
 80047f0:	22c0      	movs	r2, #192	@ 0xc0
 80047f2:	2100      	movs	r1, #0
 80047f4:	4618      	mov	r0, r3
 80047f6:	f013 fcf7 	bl	80181e8 <memset>
  if(huart->Instance==USART2)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4a58      	ldr	r2, [pc, #352]	@ (8004960 <HAL_UART_MspInit+0x18c>)
 8004800:	4293      	cmp	r3, r2
 8004802:	f040 80bb 	bne.w	800497c <HAL_UART_MspInit+0x1a8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004806:	f04f 0202 	mov.w	r2, #2
 800480a:	f04f 0300 	mov.w	r3, #0
 800480e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004812:	2300      	movs	r3, #0
 8004814:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004818:	f107 0318 	add.w	r3, r7, #24
 800481c:	4618      	mov	r0, r3
 800481e:	f009 fc41 	bl	800e0a4 <HAL_RCCEx_PeriphCLKConfig>
 8004822:	4603      	mov	r3, r0
 8004824:	2b00      	cmp	r3, #0
 8004826:	d001      	beq.n	800482c <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 8004828:	f7fd fc79 	bl	800211e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800482c:	4b4d      	ldr	r3, [pc, #308]	@ (8004964 <HAL_UART_MspInit+0x190>)
 800482e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004832:	4a4c      	ldr	r2, [pc, #304]	@ (8004964 <HAL_UART_MspInit+0x190>)
 8004834:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004838:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800483c:	4b49      	ldr	r3, [pc, #292]	@ (8004964 <HAL_UART_MspInit+0x190>)
 800483e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004842:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004846:	617b      	str	r3, [r7, #20]
 8004848:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800484a:	4b46      	ldr	r3, [pc, #280]	@ (8004964 <HAL_UART_MspInit+0x190>)
 800484c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004850:	4a44      	ldr	r2, [pc, #272]	@ (8004964 <HAL_UART_MspInit+0x190>)
 8004852:	f043 0301 	orr.w	r3, r3, #1
 8004856:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800485a:	4b42      	ldr	r3, [pc, #264]	@ (8004964 <HAL_UART_MspInit+0x190>)
 800485c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004860:	f003 0301 	and.w	r3, r3, #1
 8004864:	613b      	str	r3, [r7, #16]
 8004866:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004868:	230c      	movs	r3, #12
 800486a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800486e:	2302      	movs	r3, #2
 8004870:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004874:	2300      	movs	r3, #0
 8004876:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800487a:	2302      	movs	r3, #2
 800487c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004880:	2307      	movs	r3, #7
 8004882:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004886:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800488a:	4619      	mov	r1, r3
 800488c:	4836      	ldr	r0, [pc, #216]	@ (8004968 <HAL_UART_MspInit+0x194>)
 800488e:	f004 fbe5 	bl	800905c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream1;
 8004892:	4b36      	ldr	r3, [pc, #216]	@ (800496c <HAL_UART_MspInit+0x198>)
 8004894:	4a36      	ldr	r2, [pc, #216]	@ (8004970 <HAL_UART_MspInit+0x19c>)
 8004896:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8004898:	4b34      	ldr	r3, [pc, #208]	@ (800496c <HAL_UART_MspInit+0x198>)
 800489a:	222b      	movs	r2, #43	@ 0x2b
 800489c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800489e:	4b33      	ldr	r3, [pc, #204]	@ (800496c <HAL_UART_MspInit+0x198>)
 80048a0:	2200      	movs	r2, #0
 80048a2:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80048a4:	4b31      	ldr	r3, [pc, #196]	@ (800496c <HAL_UART_MspInit+0x198>)
 80048a6:	2200      	movs	r2, #0
 80048a8:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80048aa:	4b30      	ldr	r3, [pc, #192]	@ (800496c <HAL_UART_MspInit+0x198>)
 80048ac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80048b0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80048b2:	4b2e      	ldr	r3, [pc, #184]	@ (800496c <HAL_UART_MspInit+0x198>)
 80048b4:	2200      	movs	r2, #0
 80048b6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80048b8:	4b2c      	ldr	r3, [pc, #176]	@ (800496c <HAL_UART_MspInit+0x198>)
 80048ba:	2200      	movs	r2, #0
 80048bc:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80048be:	4b2b      	ldr	r3, [pc, #172]	@ (800496c <HAL_UART_MspInit+0x198>)
 80048c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80048c4:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80048c6:	4b29      	ldr	r3, [pc, #164]	@ (800496c <HAL_UART_MspInit+0x198>)
 80048c8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80048cc:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80048ce:	4b27      	ldr	r3, [pc, #156]	@ (800496c <HAL_UART_MspInit+0x198>)
 80048d0:	2200      	movs	r2, #0
 80048d2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80048d4:	4825      	ldr	r0, [pc, #148]	@ (800496c <HAL_UART_MspInit+0x198>)
 80048d6:	f001 fd6b 	bl	80063b0 <HAL_DMA_Init>
 80048da:	4603      	mov	r3, r0
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d001      	beq.n	80048e4 <HAL_UART_MspInit+0x110>
    {
      Error_Handler();
 80048e0:	f7fd fc1d 	bl	800211e <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	4a21      	ldr	r2, [pc, #132]	@ (800496c <HAL_UART_MspInit+0x198>)
 80048e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80048ec:	4a1f      	ldr	r2, [pc, #124]	@ (800496c <HAL_UART_MspInit+0x198>)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream2;
 80048f2:	4b20      	ldr	r3, [pc, #128]	@ (8004974 <HAL_UART_MspInit+0x1a0>)
 80048f4:	4a20      	ldr	r2, [pc, #128]	@ (8004978 <HAL_UART_MspInit+0x1a4>)
 80048f6:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80048f8:	4b1e      	ldr	r3, [pc, #120]	@ (8004974 <HAL_UART_MspInit+0x1a0>)
 80048fa:	222c      	movs	r2, #44	@ 0x2c
 80048fc:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80048fe:	4b1d      	ldr	r3, [pc, #116]	@ (8004974 <HAL_UART_MspInit+0x1a0>)
 8004900:	2240      	movs	r2, #64	@ 0x40
 8004902:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004904:	4b1b      	ldr	r3, [pc, #108]	@ (8004974 <HAL_UART_MspInit+0x1a0>)
 8004906:	2200      	movs	r2, #0
 8004908:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800490a:	4b1a      	ldr	r3, [pc, #104]	@ (8004974 <HAL_UART_MspInit+0x1a0>)
 800490c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004910:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004912:	4b18      	ldr	r3, [pc, #96]	@ (8004974 <HAL_UART_MspInit+0x1a0>)
 8004914:	2200      	movs	r2, #0
 8004916:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004918:	4b16      	ldr	r3, [pc, #88]	@ (8004974 <HAL_UART_MspInit+0x1a0>)
 800491a:	2200      	movs	r2, #0
 800491c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800491e:	4b15      	ldr	r3, [pc, #84]	@ (8004974 <HAL_UART_MspInit+0x1a0>)
 8004920:	2200      	movs	r2, #0
 8004922:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004924:	4b13      	ldr	r3, [pc, #76]	@ (8004974 <HAL_UART_MspInit+0x1a0>)
 8004926:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800492a:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800492c:	4b11      	ldr	r3, [pc, #68]	@ (8004974 <HAL_UART_MspInit+0x1a0>)
 800492e:	2200      	movs	r2, #0
 8004930:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004932:	4810      	ldr	r0, [pc, #64]	@ (8004974 <HAL_UART_MspInit+0x1a0>)
 8004934:	f001 fd3c 	bl	80063b0 <HAL_DMA_Init>
 8004938:	4603      	mov	r3, r0
 800493a:	2b00      	cmp	r3, #0
 800493c:	d001      	beq.n	8004942 <HAL_UART_MspInit+0x16e>
    {
      Error_Handler();
 800493e:	f7fd fbee 	bl	800211e <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	4a0b      	ldr	r2, [pc, #44]	@ (8004974 <HAL_UART_MspInit+0x1a0>)
 8004946:	67da      	str	r2, [r3, #124]	@ 0x7c
 8004948:	4a0a      	ldr	r2, [pc, #40]	@ (8004974 <HAL_UART_MspInit+0x1a0>)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 800494e:	2200      	movs	r2, #0
 8004950:	2102      	movs	r1, #2
 8004952:	2026      	movs	r0, #38	@ 0x26
 8004954:	f001 fc7f 	bl	8006256 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004958:	2026      	movs	r0, #38	@ 0x26
 800495a:	f001 fc96 	bl	800628a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 800495e:	e0c0      	b.n	8004ae2 <HAL_UART_MspInit+0x30e>
 8004960:	40004400 	.word	0x40004400
 8004964:	58024400 	.word	0x58024400
 8004968:	58020000 	.word	0x58020000
 800496c:	24001dd0 	.word	0x24001dd0
 8004970:	40020028 	.word	0x40020028
 8004974:	24001e48 	.word	0x24001e48
 8004978:	40020040 	.word	0x40020040
  else if(huart->Instance==USART3)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a5a      	ldr	r2, [pc, #360]	@ (8004aec <HAL_UART_MspInit+0x318>)
 8004982:	4293      	cmp	r3, r2
 8004984:	f040 80ad 	bne.w	8004ae2 <HAL_UART_MspInit+0x30e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004988:	f04f 0202 	mov.w	r2, #2
 800498c:	f04f 0300 	mov.w	r3, #0
 8004990:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004994:	2300      	movs	r3, #0
 8004996:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800499a:	f107 0318 	add.w	r3, r7, #24
 800499e:	4618      	mov	r0, r3
 80049a0:	f009 fb80 	bl	800e0a4 <HAL_RCCEx_PeriphCLKConfig>
 80049a4:	4603      	mov	r3, r0
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d001      	beq.n	80049ae <HAL_UART_MspInit+0x1da>
      Error_Handler();
 80049aa:	f7fd fbb8 	bl	800211e <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80049ae:	4b50      	ldr	r3, [pc, #320]	@ (8004af0 <HAL_UART_MspInit+0x31c>)
 80049b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80049b4:	4a4e      	ldr	r2, [pc, #312]	@ (8004af0 <HAL_UART_MspInit+0x31c>)
 80049b6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80049ba:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80049be:	4b4c      	ldr	r3, [pc, #304]	@ (8004af0 <HAL_UART_MspInit+0x31c>)
 80049c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80049c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80049c8:	60fb      	str	r3, [r7, #12]
 80049ca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049cc:	4b48      	ldr	r3, [pc, #288]	@ (8004af0 <HAL_UART_MspInit+0x31c>)
 80049ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80049d2:	4a47      	ldr	r2, [pc, #284]	@ (8004af0 <HAL_UART_MspInit+0x31c>)
 80049d4:	f043 0302 	orr.w	r3, r3, #2
 80049d8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80049dc:	4b44      	ldr	r3, [pc, #272]	@ (8004af0 <HAL_UART_MspInit+0x31c>)
 80049de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80049e2:	f003 0302 	and.w	r3, r3, #2
 80049e6:	60bb      	str	r3, [r7, #8]
 80049e8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80049ea:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80049ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049f2:	2302      	movs	r3, #2
 80049f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049f8:	2300      	movs	r3, #0
 80049fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80049fe:	2302      	movs	r3, #2
 8004a00:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004a04:	2307      	movs	r3, #7
 8004a06:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a0a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8004a0e:	4619      	mov	r1, r3
 8004a10:	4838      	ldr	r0, [pc, #224]	@ (8004af4 <HAL_UART_MspInit+0x320>)
 8004a12:	f004 fb23 	bl	800905c <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream3;
 8004a16:	4b38      	ldr	r3, [pc, #224]	@ (8004af8 <HAL_UART_MspInit+0x324>)
 8004a18:	4a38      	ldr	r2, [pc, #224]	@ (8004afc <HAL_UART_MspInit+0x328>)
 8004a1a:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8004a1c:	4b36      	ldr	r3, [pc, #216]	@ (8004af8 <HAL_UART_MspInit+0x324>)
 8004a1e:	222d      	movs	r2, #45	@ 0x2d
 8004a20:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004a22:	4b35      	ldr	r3, [pc, #212]	@ (8004af8 <HAL_UART_MspInit+0x324>)
 8004a24:	2200      	movs	r2, #0
 8004a26:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004a28:	4b33      	ldr	r3, [pc, #204]	@ (8004af8 <HAL_UART_MspInit+0x324>)
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004a2e:	4b32      	ldr	r3, [pc, #200]	@ (8004af8 <HAL_UART_MspInit+0x324>)
 8004a30:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004a34:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004a36:	4b30      	ldr	r3, [pc, #192]	@ (8004af8 <HAL_UART_MspInit+0x324>)
 8004a38:	2200      	movs	r2, #0
 8004a3a:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004a3c:	4b2e      	ldr	r3, [pc, #184]	@ (8004af8 <HAL_UART_MspInit+0x324>)
 8004a3e:	2200      	movs	r2, #0
 8004a40:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8004a42:	4b2d      	ldr	r3, [pc, #180]	@ (8004af8 <HAL_UART_MspInit+0x324>)
 8004a44:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004a48:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004a4a:	4b2b      	ldr	r3, [pc, #172]	@ (8004af8 <HAL_UART_MspInit+0x324>)
 8004a4c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004a50:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004a52:	4b29      	ldr	r3, [pc, #164]	@ (8004af8 <HAL_UART_MspInit+0x324>)
 8004a54:	2200      	movs	r2, #0
 8004a56:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8004a58:	4827      	ldr	r0, [pc, #156]	@ (8004af8 <HAL_UART_MspInit+0x324>)
 8004a5a:	f001 fca9 	bl	80063b0 <HAL_DMA_Init>
 8004a5e:	4603      	mov	r3, r0
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d001      	beq.n	8004a68 <HAL_UART_MspInit+0x294>
      Error_Handler();
 8004a64:	f7fd fb5b 	bl	800211e <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	4a23      	ldr	r2, [pc, #140]	@ (8004af8 <HAL_UART_MspInit+0x324>)
 8004a6c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004a70:	4a21      	ldr	r2, [pc, #132]	@ (8004af8 <HAL_UART_MspInit+0x324>)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream4;
 8004a76:	4b22      	ldr	r3, [pc, #136]	@ (8004b00 <HAL_UART_MspInit+0x32c>)
 8004a78:	4a22      	ldr	r2, [pc, #136]	@ (8004b04 <HAL_UART_MspInit+0x330>)
 8004a7a:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8004a7c:	4b20      	ldr	r3, [pc, #128]	@ (8004b00 <HAL_UART_MspInit+0x32c>)
 8004a7e:	222e      	movs	r2, #46	@ 0x2e
 8004a80:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004a82:	4b1f      	ldr	r3, [pc, #124]	@ (8004b00 <HAL_UART_MspInit+0x32c>)
 8004a84:	2240      	movs	r2, #64	@ 0x40
 8004a86:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004a88:	4b1d      	ldr	r3, [pc, #116]	@ (8004b00 <HAL_UART_MspInit+0x32c>)
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004a8e:	4b1c      	ldr	r3, [pc, #112]	@ (8004b00 <HAL_UART_MspInit+0x32c>)
 8004a90:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004a94:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004a96:	4b1a      	ldr	r3, [pc, #104]	@ (8004b00 <HAL_UART_MspInit+0x32c>)
 8004a98:	2200      	movs	r2, #0
 8004a9a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004a9c:	4b18      	ldr	r3, [pc, #96]	@ (8004b00 <HAL_UART_MspInit+0x32c>)
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8004aa2:	4b17      	ldr	r3, [pc, #92]	@ (8004b00 <HAL_UART_MspInit+0x32c>)
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004aa8:	4b15      	ldr	r3, [pc, #84]	@ (8004b00 <HAL_UART_MspInit+0x32c>)
 8004aaa:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004aae:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004ab0:	4b13      	ldr	r3, [pc, #76]	@ (8004b00 <HAL_UART_MspInit+0x32c>)
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8004ab6:	4812      	ldr	r0, [pc, #72]	@ (8004b00 <HAL_UART_MspInit+0x32c>)
 8004ab8:	f001 fc7a 	bl	80063b0 <HAL_DMA_Init>
 8004abc:	4603      	mov	r3, r0
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d001      	beq.n	8004ac6 <HAL_UART_MspInit+0x2f2>
      Error_Handler();
 8004ac2:	f7fd fb2c 	bl	800211e <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	4a0d      	ldr	r2, [pc, #52]	@ (8004b00 <HAL_UART_MspInit+0x32c>)
 8004aca:	67da      	str	r2, [r3, #124]	@ 0x7c
 8004acc:	4a0c      	ldr	r2, [pc, #48]	@ (8004b00 <HAL_UART_MspInit+0x32c>)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	2102      	movs	r1, #2
 8004ad6:	2027      	movs	r0, #39	@ 0x27
 8004ad8:	f001 fbbd 	bl	8006256 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004adc:	2027      	movs	r0, #39	@ 0x27
 8004ade:	f001 fbd4 	bl	800628a <HAL_NVIC_EnableIRQ>
}
 8004ae2:	bf00      	nop
 8004ae4:	37f0      	adds	r7, #240	@ 0xf0
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}
 8004aea:	bf00      	nop
 8004aec:	40004800 	.word	0x40004800
 8004af0:	58024400 	.word	0x58024400
 8004af4:	58020400 	.word	0x58020400
 8004af8:	24001ec0 	.word	0x24001ec0
 8004afc:	40020058 	.word	0x40020058
 8004b00:	24001f38 	.word	0x24001f38
 8004b04:	40020070 	.word	0x40020070

08004b08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004b0c:	bf00      	nop
 8004b0e:	e7fd      	b.n	8004b0c <NMI_Handler+0x4>

08004b10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004b10:	b480      	push	{r7}
 8004b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004b14:	bf00      	nop
 8004b16:	e7fd      	b.n	8004b14 <HardFault_Handler+0x4>

08004b18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004b1c:	bf00      	nop
 8004b1e:	e7fd      	b.n	8004b1c <MemManage_Handler+0x4>

08004b20 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004b20:	b480      	push	{r7}
 8004b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004b24:	bf00      	nop
 8004b26:	e7fd      	b.n	8004b24 <BusFault_Handler+0x4>

08004b28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004b2c:	bf00      	nop
 8004b2e:	e7fd      	b.n	8004b2c <UsageFault_Handler+0x4>

08004b30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004b30:	b480      	push	{r7}
 8004b32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004b34:	bf00      	nop
 8004b36:	46bd      	mov	sp, r7
 8004b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3c:	4770      	bx	lr

08004b3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004b3e:	b480      	push	{r7}
 8004b40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004b42:	bf00      	nop
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr

08004b4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004b50:	bf00      	nop
 8004b52:	46bd      	mov	sp, r7
 8004b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b58:	4770      	bx	lr

08004b5a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004b5a:	b580      	push	{r7, lr}
 8004b5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004b5e:	f001 fa4f 	bl	8006000 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004b62:	bf00      	nop
 8004b64:	bd80      	pop	{r7, pc}
	...

08004b68 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004b6c:	4802      	ldr	r0, [pc, #8]	@ (8004b78 <DMA1_Stream1_IRQHandler+0x10>)
 8004b6e:	f002 ff49 	bl	8007a04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8004b72:	bf00      	nop
 8004b74:	bd80      	pop	{r7, pc}
 8004b76:	bf00      	nop
 8004b78:	24001dd0 	.word	0x24001dd0

08004b7c <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004b80:	4802      	ldr	r0, [pc, #8]	@ (8004b8c <DMA1_Stream2_IRQHandler+0x10>)
 8004b82:	f002 ff3f 	bl	8007a04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8004b86:	bf00      	nop
 8004b88:	bd80      	pop	{r7, pc}
 8004b8a:	bf00      	nop
 8004b8c:	24001e48 	.word	0x24001e48

08004b90 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8004b94:	4802      	ldr	r0, [pc, #8]	@ (8004ba0 <DMA1_Stream3_IRQHandler+0x10>)
 8004b96:	f002 ff35 	bl	8007a04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8004b9a:	bf00      	nop
 8004b9c:	bd80      	pop	{r7, pc}
 8004b9e:	bf00      	nop
 8004ba0:	24001ec0 	.word	0x24001ec0

08004ba4 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8004ba8:	4802      	ldr	r0, [pc, #8]	@ (8004bb4 <DMA1_Stream4_IRQHandler+0x10>)
 8004baa:	f002 ff2b 	bl	8007a04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8004bae:	bf00      	nop
 8004bb0:	bd80      	pop	{r7, pc}
 8004bb2:	bf00      	nop
 8004bb4:	24001f38 	.word	0x24001f38

08004bb8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8004bbc:	4802      	ldr	r0, [pc, #8]	@ (8004bc8 <DMA1_Stream5_IRQHandler+0x10>)
 8004bbe:	f002 ff21 	bl	8007a04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8004bc2:	bf00      	nop
 8004bc4:	bd80      	pop	{r7, pc}
 8004bc6:	bf00      	nop
 8004bc8:	24001b98 	.word	0x24001b98

08004bcc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004bd0:	4802      	ldr	r0, [pc, #8]	@ (8004bdc <TIM2_IRQHandler+0x10>)
 8004bd2:	f00c f917 	bl	8010e04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004bd6:	bf00      	nop
 8004bd8:	bd80      	pop	{r7, pc}
 8004bda:	bf00      	nop
 8004bdc:	24001c10 	.word	0x24001c10

08004be0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004be4:	4802      	ldr	r0, [pc, #8]	@ (8004bf0 <TIM3_IRQHandler+0x10>)
 8004be6:	f00c f90d 	bl	8010e04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004bea:	bf00      	nop
 8004bec:	bd80      	pop	{r7, pc}
 8004bee:	bf00      	nop
 8004bf0:	24001c5c 	.word	0x24001c5c

08004bf4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004bf8:	4802      	ldr	r0, [pc, #8]	@ (8004c04 <I2C1_EV_IRQHandler+0x10>)
 8004bfa:	f004 ff57 	bl	8009aac <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8004bfe:	bf00      	nop
 8004c00:	bd80      	pop	{r7, pc}
 8004c02:	bf00      	nop
 8004c04:	24001abc 	.word	0x24001abc

08004c08 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8004c0c:	4802      	ldr	r0, [pc, #8]	@ (8004c18 <I2C1_ER_IRQHandler+0x10>)
 8004c0e:	f004 ff67 	bl	8009ae0 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8004c12:	bf00      	nop
 8004c14:	bd80      	pop	{r7, pc}
 8004c16:	bf00      	nop
 8004c18:	24001abc 	.word	0x24001abc

08004c1c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8004c20:	4802      	ldr	r0, [pc, #8]	@ (8004c2c <SPI2_IRQHandler+0x10>)
 8004c22:	f00b fcbf 	bl	80105a4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8004c26:	bf00      	nop
 8004c28:	bd80      	pop	{r7, pc}
 8004c2a:	bf00      	nop
 8004c2c:	24001b10 	.word	0x24001b10

08004c30 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004c34:	4802      	ldr	r0, [pc, #8]	@ (8004c40 <USART2_IRQHandler+0x10>)
 8004c36:	f00c fee1 	bl	80119fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004c3a:	bf00      	nop
 8004c3c:	bd80      	pop	{r7, pc}
 8004c3e:	bf00      	nop
 8004c40:	24001ca8 	.word	0x24001ca8

08004c44 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004c48:	4802      	ldr	r0, [pc, #8]	@ (8004c54 <USART3_IRQHandler+0x10>)
 8004c4a:	f00c fed7 	bl	80119fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004c4e:	bf00      	nop
 8004c50:	bd80      	pop	{r7, pc}
 8004c52:	bf00      	nop
 8004c54:	24001d3c 	.word	0x24001d3c

08004c58 <OTG_FS_EP1_OUT_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS End Point 1 Out global interrupt.
  */
void OTG_FS_EP1_OUT_IRQHandler(void)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_EP1_OUT_IRQn 0 */

  /* USER CODE END OTG_FS_EP1_OUT_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004c5c:	4802      	ldr	r0, [pc, #8]	@ (8004c68 <OTG_FS_EP1_OUT_IRQHandler+0x10>)
 8004c5e:	f007 f892 	bl	800bd86 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_EP1_OUT_IRQn 1 */

  /* USER CODE END OTG_FS_EP1_OUT_IRQn 1 */
}
 8004c62:	bf00      	nop
 8004c64:	bd80      	pop	{r7, pc}
 8004c66:	bf00      	nop
 8004c68:	240038ac 	.word	0x240038ac

08004c6c <OTG_FS_EP1_IN_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS End Point 1 In global interrupt.
  */
void OTG_FS_EP1_IN_IRQHandler(void)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_EP1_IN_IRQn 0 */

  /* USER CODE END OTG_FS_EP1_IN_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004c70:	4802      	ldr	r0, [pc, #8]	@ (8004c7c <OTG_FS_EP1_IN_IRQHandler+0x10>)
 8004c72:	f007 f888 	bl	800bd86 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_EP1_IN_IRQn 1 */

  /* USER CODE END OTG_FS_EP1_IN_IRQn 1 */
}
 8004c76:	bf00      	nop
 8004c78:	bd80      	pop	{r7, pc}
 8004c7a:	bf00      	nop
 8004c7c:	240038ac 	.word	0x240038ac

08004c80 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004c84:	4802      	ldr	r0, [pc, #8]	@ (8004c90 <OTG_FS_IRQHandler+0x10>)
 8004c86:	f007 f87e 	bl	800bd86 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8004c8a:	bf00      	nop
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop
 8004c90:	240038ac 	.word	0x240038ac

08004c94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b086      	sub	sp, #24
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004c9c:	4a14      	ldr	r2, [pc, #80]	@ (8004cf0 <_sbrk+0x5c>)
 8004c9e:	4b15      	ldr	r3, [pc, #84]	@ (8004cf4 <_sbrk+0x60>)
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004ca8:	4b13      	ldr	r3, [pc, #76]	@ (8004cf8 <_sbrk+0x64>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d102      	bne.n	8004cb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004cb0:	4b11      	ldr	r3, [pc, #68]	@ (8004cf8 <_sbrk+0x64>)
 8004cb2:	4a12      	ldr	r2, [pc, #72]	@ (8004cfc <_sbrk+0x68>)
 8004cb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004cb6:	4b10      	ldr	r3, [pc, #64]	@ (8004cf8 <_sbrk+0x64>)
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	4413      	add	r3, r2
 8004cbe:	693a      	ldr	r2, [r7, #16]
 8004cc0:	429a      	cmp	r2, r3
 8004cc2:	d207      	bcs.n	8004cd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004cc4:	f013 faac 	bl	8018220 <__errno>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	220c      	movs	r2, #12
 8004ccc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004cce:	f04f 33ff 	mov.w	r3, #4294967295
 8004cd2:	e009      	b.n	8004ce8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004cd4:	4b08      	ldr	r3, [pc, #32]	@ (8004cf8 <_sbrk+0x64>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004cda:	4b07      	ldr	r3, [pc, #28]	@ (8004cf8 <_sbrk+0x64>)
 8004cdc:	681a      	ldr	r2, [r3, #0]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	4413      	add	r3, r2
 8004ce2:	4a05      	ldr	r2, [pc, #20]	@ (8004cf8 <_sbrk+0x64>)
 8004ce4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
}
 8004ce8:	4618      	mov	r0, r3
 8004cea:	3718      	adds	r7, #24
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}
 8004cf0:	24080000 	.word	0x24080000
 8004cf4:	00001000 	.word	0x00001000
 8004cf8:	240023c4 	.word	0x240023c4
 8004cfc:	240040f8 	.word	0x240040f8

08004d00 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004d00:	b480      	push	{r7}
 8004d02:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004d04:	4b43      	ldr	r3, [pc, #268]	@ (8004e14 <SystemInit+0x114>)
 8004d06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d0a:	4a42      	ldr	r2, [pc, #264]	@ (8004e14 <SystemInit+0x114>)
 8004d0c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004d10:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004d14:	4b40      	ldr	r3, [pc, #256]	@ (8004e18 <SystemInit+0x118>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f003 030f 	and.w	r3, r3, #15
 8004d1c:	2b06      	cmp	r3, #6
 8004d1e:	d807      	bhi.n	8004d30 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004d20:	4b3d      	ldr	r3, [pc, #244]	@ (8004e18 <SystemInit+0x118>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f023 030f 	bic.w	r3, r3, #15
 8004d28:	4a3b      	ldr	r2, [pc, #236]	@ (8004e18 <SystemInit+0x118>)
 8004d2a:	f043 0307 	orr.w	r3, r3, #7
 8004d2e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004d30:	4b3a      	ldr	r3, [pc, #232]	@ (8004e1c <SystemInit+0x11c>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a39      	ldr	r2, [pc, #228]	@ (8004e1c <SystemInit+0x11c>)
 8004d36:	f043 0301 	orr.w	r3, r3, #1
 8004d3a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004d3c:	4b37      	ldr	r3, [pc, #220]	@ (8004e1c <SystemInit+0x11c>)
 8004d3e:	2200      	movs	r2, #0
 8004d40:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8004d42:	4b36      	ldr	r3, [pc, #216]	@ (8004e1c <SystemInit+0x11c>)
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	4935      	ldr	r1, [pc, #212]	@ (8004e1c <SystemInit+0x11c>)
 8004d48:	4b35      	ldr	r3, [pc, #212]	@ (8004e20 <SystemInit+0x120>)
 8004d4a:	4013      	ands	r3, r2
 8004d4c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004d4e:	4b32      	ldr	r3, [pc, #200]	@ (8004e18 <SystemInit+0x118>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f003 0308 	and.w	r3, r3, #8
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d007      	beq.n	8004d6a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004d5a:	4b2f      	ldr	r3, [pc, #188]	@ (8004e18 <SystemInit+0x118>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f023 030f 	bic.w	r3, r3, #15
 8004d62:	4a2d      	ldr	r2, [pc, #180]	@ (8004e18 <SystemInit+0x118>)
 8004d64:	f043 0307 	orr.w	r3, r3, #7
 8004d68:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8004d6a:	4b2c      	ldr	r3, [pc, #176]	@ (8004e1c <SystemInit+0x11c>)
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8004d70:	4b2a      	ldr	r3, [pc, #168]	@ (8004e1c <SystemInit+0x11c>)
 8004d72:	2200      	movs	r2, #0
 8004d74:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8004d76:	4b29      	ldr	r3, [pc, #164]	@ (8004e1c <SystemInit+0x11c>)
 8004d78:	2200      	movs	r2, #0
 8004d7a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8004d7c:	4b27      	ldr	r3, [pc, #156]	@ (8004e1c <SystemInit+0x11c>)
 8004d7e:	4a29      	ldr	r2, [pc, #164]	@ (8004e24 <SystemInit+0x124>)
 8004d80:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8004d82:	4b26      	ldr	r3, [pc, #152]	@ (8004e1c <SystemInit+0x11c>)
 8004d84:	4a28      	ldr	r2, [pc, #160]	@ (8004e28 <SystemInit+0x128>)
 8004d86:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8004d88:	4b24      	ldr	r3, [pc, #144]	@ (8004e1c <SystemInit+0x11c>)
 8004d8a:	4a28      	ldr	r2, [pc, #160]	@ (8004e2c <SystemInit+0x12c>)
 8004d8c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8004d8e:	4b23      	ldr	r3, [pc, #140]	@ (8004e1c <SystemInit+0x11c>)
 8004d90:	2200      	movs	r2, #0
 8004d92:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8004d94:	4b21      	ldr	r3, [pc, #132]	@ (8004e1c <SystemInit+0x11c>)
 8004d96:	4a25      	ldr	r2, [pc, #148]	@ (8004e2c <SystemInit+0x12c>)
 8004d98:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8004d9a:	4b20      	ldr	r3, [pc, #128]	@ (8004e1c <SystemInit+0x11c>)
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8004da0:	4b1e      	ldr	r3, [pc, #120]	@ (8004e1c <SystemInit+0x11c>)
 8004da2:	4a22      	ldr	r2, [pc, #136]	@ (8004e2c <SystemInit+0x12c>)
 8004da4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8004da6:	4b1d      	ldr	r3, [pc, #116]	@ (8004e1c <SystemInit+0x11c>)
 8004da8:	2200      	movs	r2, #0
 8004daa:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004dac:	4b1b      	ldr	r3, [pc, #108]	@ (8004e1c <SystemInit+0x11c>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a1a      	ldr	r2, [pc, #104]	@ (8004e1c <SystemInit+0x11c>)
 8004db2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004db6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004db8:	4b18      	ldr	r3, [pc, #96]	@ (8004e1c <SystemInit+0x11c>)
 8004dba:	2200      	movs	r2, #0
 8004dbc:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8004dbe:	4b1c      	ldr	r3, [pc, #112]	@ (8004e30 <SystemInit+0x130>)
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	4b1c      	ldr	r3, [pc, #112]	@ (8004e34 <SystemInit+0x134>)
 8004dc4:	4013      	ands	r3, r2
 8004dc6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004dca:	d202      	bcs.n	8004dd2 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8004dcc:	4b1a      	ldr	r3, [pc, #104]	@ (8004e38 <SystemInit+0x138>)
 8004dce:	2201      	movs	r2, #1
 8004dd0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8004dd2:	4b12      	ldr	r3, [pc, #72]	@ (8004e1c <SystemInit+0x11c>)
 8004dd4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004dd8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d113      	bne.n	8004e08 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004de0:	4b0e      	ldr	r3, [pc, #56]	@ (8004e1c <SystemInit+0x11c>)
 8004de2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004de6:	4a0d      	ldr	r2, [pc, #52]	@ (8004e1c <SystemInit+0x11c>)
 8004de8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004dec:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004df0:	4b12      	ldr	r3, [pc, #72]	@ (8004e3c <SystemInit+0x13c>)
 8004df2:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8004df6:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004df8:	4b08      	ldr	r3, [pc, #32]	@ (8004e1c <SystemInit+0x11c>)
 8004dfa:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004dfe:	4a07      	ldr	r2, [pc, #28]	@ (8004e1c <SystemInit+0x11c>)
 8004e00:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004e04:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8004e08:	bf00      	nop
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e10:	4770      	bx	lr
 8004e12:	bf00      	nop
 8004e14:	e000ed00 	.word	0xe000ed00
 8004e18:	52002000 	.word	0x52002000
 8004e1c:	58024400 	.word	0x58024400
 8004e20:	eaf6ed7f 	.word	0xeaf6ed7f
 8004e24:	02020200 	.word	0x02020200
 8004e28:	01ff0000 	.word	0x01ff0000
 8004e2c:	01010280 	.word	0x01010280
 8004e30:	5c001000 	.word	0x5c001000
 8004e34:	ffff0000 	.word	0xffff0000
 8004e38:	51008108 	.word	0x51008108
 8004e3c:	52004000 	.word	0x52004000

08004e40 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8004e40:	b480      	push	{r7}
 8004e42:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8004e44:	4b09      	ldr	r3, [pc, #36]	@ (8004e6c <ExitRun0Mode+0x2c>)
 8004e46:	68db      	ldr	r3, [r3, #12]
 8004e48:	4a08      	ldr	r2, [pc, #32]	@ (8004e6c <ExitRun0Mode+0x2c>)
 8004e4a:	f043 0302 	orr.w	r3, r3, #2
 8004e4e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8004e50:	bf00      	nop
 8004e52:	4b06      	ldr	r3, [pc, #24]	@ (8004e6c <ExitRun0Mode+0x2c>)
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d0f9      	beq.n	8004e52 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8004e5e:	bf00      	nop
 8004e60:	bf00      	nop
 8004e62:	46bd      	mov	sp, r7
 8004e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e68:	4770      	bx	lr
 8004e6a:	bf00      	nop
 8004e6c:	58024800 	.word	0x58024800

08004e70 <ui_toast>:

#define UI_RENDER_PERIOD_MS   (100u)
#define UI_NO_CONNECT_THRESHOLD   (10u)

static void ui_toast(UI_Context *ui, const char *text, uint32_t ms)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b084      	sub	sp, #16
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	60f8      	str	r0, [r7, #12]
 8004e78:	60b9      	str	r1, [r7, #8]
 8004e7a:	607a      	str	r2, [r7, #4]
    if (ui == NULL || text == NULL) return;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d015      	beq.n	8004eae <ui_toast+0x3e>
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d012      	beq.n	8004eae <ui_toast+0x3e>
    strncpy(ui->toast_line, text, sizeof(ui->toast_line) - 1u);
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	3344      	adds	r3, #68	@ 0x44
 8004e8c:	2217      	movs	r2, #23
 8004e8e:	68b9      	ldr	r1, [r7, #8]
 8004e90:	4618      	mov	r0, r3
 8004e92:	f013 f9b1 	bl	80181f8 <strncpy>
    ui->toast_line[sizeof(ui->toast_line) - 1u] = 0;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	2200      	movs	r2, #0
 8004e9a:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    ui->toast_until_ms = HAL_GetTick() + ms;
 8004e9e:	f001 f8c3 	bl	8006028 <HAL_GetTick>
 8004ea2:	4602      	mov	r2, r0
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	441a      	add	r2, r3
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	641a      	str	r2, [r3, #64]	@ 0x40
 8004eac:	e000      	b.n	8004eb0 <ui_toast+0x40>
    if (ui == NULL || text == NULL) return;
 8004eae:	bf00      	nop
}
 8004eb0:	3710      	adds	r7, #16
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bd80      	pop	{r7, pc}

08004eb6 <ui_clear_screen>:

static void ui_clear_screen(void)
{
 8004eb6:	b580      	push	{r7, lr}
 8004eb8:	af00      	add	r7, sp, #0
    SSD1309_Fill(0);
 8004eba:	2000      	movs	r0, #0
 8004ebc:	f7ff f9d8 	bl	8004270 <SSD1309_Fill>
}
 8004ec0:	bf00      	nop
 8004ec2:	bd80      	pop	{r7, pc}

08004ec4 <ui_draw_line>:

static void ui_draw_line(uint8_t row, const char *text)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b082      	sub	sp, #8
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	4603      	mov	r3, r0
 8004ecc:	6039      	str	r1, [r7, #0]
 8004ece:	71fb      	strb	r3, [r7, #7]
    SSD1309_SetCursor(0, (uint8_t)(row * 8u));
 8004ed0:	79fb      	ldrb	r3, [r7, #7]
 8004ed2:	00db      	lsls	r3, r3, #3
 8004ed4:	b2db      	uxtb	r3, r3
 8004ed6:	4619      	mov	r1, r3
 8004ed8:	2000      	movs	r0, #0
 8004eda:	f7ff fa3b 	bl	8004354 <SSD1309_SetCursor>
    SSD1309_WriteString(text, 1);
 8004ede:	2101      	movs	r1, #1
 8004ee0:	6838      	ldr	r0, [r7, #0]
 8004ee2:	f7ff fae3 	bl	80044ac <SSD1309_WriteString>
}
 8004ee6:	bf00      	nop
 8004ee8:	3708      	adds	r7, #8
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}
	...

08004ef0 <ui_save_state_str>:

static const char* ui_save_state_str(const Settings *s, char *buf, size_t buflen)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b086      	sub	sp, #24
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	60f8      	str	r0, [r7, #12]
 8004ef8:	60b9      	str	r1, [r7, #8]
 8004efa:	607a      	str	r2, [r7, #4]
    if (s == NULL || buf == NULL || buflen < 10u) return "";
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d005      	beq.n	8004f0e <ui_save_state_str+0x1e>
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d002      	beq.n	8004f0e <ui_save_state_str+0x1e>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2b09      	cmp	r3, #9
 8004f0c:	d801      	bhi.n	8004f12 <ui_save_state_str+0x22>
 8004f0e:	4b18      	ldr	r3, [pc, #96]	@ (8004f70 <ui_save_state_str+0x80>)
 8004f10:	e029      	b.n	8004f66 <ui_save_state_str+0x76>

    SettingsSaveState st = Settings_GetSaveState(s);
 8004f12:	68f8      	ldr	r0, [r7, #12]
 8004f14:	f7fe fe66 	bl	8003be4 <Settings_GetSaveState>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	75fb      	strb	r3, [r7, #23]
    if (st == SETTINGS_SAVE_BUSY)
 8004f1c:	7dfb      	ldrb	r3, [r7, #23]
 8004f1e:	2b01      	cmp	r3, #1
 8004f20:	d105      	bne.n	8004f2e <ui_save_state_str+0x3e>
    {
        snprintf(buf, buflen, "EEP: SAVING");
 8004f22:	4a14      	ldr	r2, [pc, #80]	@ (8004f74 <ui_save_state_str+0x84>)
 8004f24:	6879      	ldr	r1, [r7, #4]
 8004f26:	68b8      	ldr	r0, [r7, #8]
 8004f28:	f013 f928 	bl	801817c <sniprintf>
 8004f2c:	e01a      	b.n	8004f64 <ui_save_state_str+0x74>
    }
    else if (st == SETTINGS_SAVE_OK)
 8004f2e:	7dfb      	ldrb	r3, [r7, #23]
 8004f30:	2b02      	cmp	r3, #2
 8004f32:	d105      	bne.n	8004f40 <ui_save_state_str+0x50>
    {
        snprintf(buf, buflen, "EEP: OK");
 8004f34:	4a10      	ldr	r2, [pc, #64]	@ (8004f78 <ui_save_state_str+0x88>)
 8004f36:	6879      	ldr	r1, [r7, #4]
 8004f38:	68b8      	ldr	r0, [r7, #8]
 8004f3a:	f013 f91f 	bl	801817c <sniprintf>
 8004f3e:	e011      	b.n	8004f64 <ui_save_state_str+0x74>
    }
    else if (st == SETTINGS_SAVE_ERROR)
 8004f40:	7dfb      	ldrb	r3, [r7, #23]
 8004f42:	2b03      	cmp	r3, #3
 8004f44:	d109      	bne.n	8004f5a <ui_save_state_str+0x6a>
    {
        snprintf(buf, buflen, "EEP: ERR%u", (unsigned)Settings_GetSaveError(s));
 8004f46:	68f8      	ldr	r0, [r7, #12]
 8004f48:	f7fe fe5e 	bl	8003c08 <Settings_GetSaveError>
 8004f4c:	4603      	mov	r3, r0
 8004f4e:	4a0b      	ldr	r2, [pc, #44]	@ (8004f7c <ui_save_state_str+0x8c>)
 8004f50:	6879      	ldr	r1, [r7, #4]
 8004f52:	68b8      	ldr	r0, [r7, #8]
 8004f54:	f013 f912 	bl	801817c <sniprintf>
 8004f58:	e004      	b.n	8004f64 <ui_save_state_str+0x74>
    }
    else
    {
        snprintf(buf, buflen, "EEP: IDLE");
 8004f5a:	4a09      	ldr	r2, [pc, #36]	@ (8004f80 <ui_save_state_str+0x90>)
 8004f5c:	6879      	ldr	r1, [r7, #4]
 8004f5e:	68b8      	ldr	r0, [r7, #8]
 8004f60:	f013 f90c 	bl	801817c <sniprintf>
    }
    return buf;
 8004f64:	68bb      	ldr	r3, [r7, #8]
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3718      	adds	r7, #24
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	bf00      	nop
 8004f70:	08018cc0 	.word	0x08018cc0
 8004f74:	08018cc4 	.word	0x08018cc4
 8004f78:	08018cd0 	.word	0x08018cd0
 8004f7c:	08018cd8 	.word	0x08018cd8
 8004f80:	08018ce4 	.word	0x08018ce4

08004f84 <UI_GetDispenseModeString>:

const char* UI_GetDispenseModeString(DispenseMode mode)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b083      	sub	sp, #12
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	71fb      	strb	r3, [r7, #7]
    switch (mode)
 8004f8e:	79fb      	ldrb	r3, [r7, #7]
 8004f90:	2b03      	cmp	r3, #3
 8004f92:	d00a      	beq.n	8004faa <UI_GetDispenseModeString+0x26>
 8004f94:	2b03      	cmp	r3, #3
 8004f96:	dc0a      	bgt.n	8004fae <UI_GetDispenseModeString+0x2a>
 8004f98:	2b01      	cmp	r3, #1
 8004f9a:	d002      	beq.n	8004fa2 <UI_GetDispenseModeString+0x1e>
 8004f9c:	2b02      	cmp	r3, #2
 8004f9e:	d002      	beq.n	8004fa6 <UI_GetDispenseModeString+0x22>
 8004fa0:	e005      	b.n	8004fae <UI_GetDispenseModeString+0x2a>
    {
        case DISPENSE_MODE_VOLUME:   return "L (Volume)";
 8004fa2:	4b06      	ldr	r3, [pc, #24]	@ (8004fbc <UI_GetDispenseModeString+0x38>)
 8004fa4:	e004      	b.n	8004fb0 <UI_GetDispenseModeString+0x2c>
        case DISPENSE_MODE_MONEY:    return "P (Money)";
 8004fa6:	4b06      	ldr	r3, [pc, #24]	@ (8004fc0 <UI_GetDispenseModeString+0x3c>)
 8004fa8:	e002      	b.n	8004fb0 <UI_GetDispenseModeString+0x2c>
        case DISPENSE_MODE_FULL_TANK:return "F (Full Tank)";
 8004faa:	4b06      	ldr	r3, [pc, #24]	@ (8004fc4 <UI_GetDispenseModeString+0x40>)
 8004fac:	e000      	b.n	8004fb0 <UI_GetDispenseModeString+0x2c>
        default: return "?";
 8004fae:	4b06      	ldr	r3, [pc, #24]	@ (8004fc8 <UI_GetDispenseModeString+0x44>)
    }
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	370c      	adds	r7, #12
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr
 8004fbc:	08018cf0 	.word	0x08018cf0
 8004fc0:	08018cfc 	.word	0x08018cfc
 8004fc4:	08018d08 	.word	0x08018d08
 8004fc8:	08018d18 	.word	0x08018d18

08004fcc <ui_render_home>:

static void ui_render_home(UI_Context *ui)
{
 8004fcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004fce:	b095      	sub	sp, #84	@ 0x54
 8004fd0:	af04      	add	r7, sp, #16
 8004fd2:	6078      	str	r0, [r7, #4]
    char line[32];
    char sbuf[16];

    const PumpDevice *d1 = PumpMgr_GetConst(ui->mgr, 1u);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	2101      	movs	r1, #1
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f7fd f9e6 	bl	80023ac <PumpMgr_GetConst>
 8004fe0:	63f8      	str	r0, [r7, #60]	@ 0x3c
    const PumpDevice *d2 = PumpMgr_GetConst(ui->mgr, 2u);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	2102      	movs	r1, #2
 8004fe8:	4618      	mov	r0, r3
 8004fea:	f7fd f9df 	bl	80023ac <PumpMgr_GetConst>
 8004fee:	63b8      	str	r0, [r7, #56]	@ 0x38

    ui_clear_screen();
 8004ff0:	f7ff ff61 	bl	8004eb6 <ui_clear_screen>

    ui_draw_line(0, "TIM=TRK SEL=MODE TOT=TOTAL");
 8004ff4:	496b      	ldr	r1, [pc, #428]	@ (80051a4 <ui_render_home+0x1d8>)
 8004ff6:	2000      	movs	r0, #0
 8004ff8:	f7ff ff64 	bl	8004ec4 <ui_draw_line>

    if (d1)
 8004ffc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d047      	beq.n	8005092 <ui_render_home+0xc6>
    {
        snprintf(line, sizeof(line), "%cTRK1 A%02u P%04lu %s",
                 (ui->active_pump_id == 1u) ? '>' : ' ',
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	7b5b      	ldrb	r3, [r3, #13]
        snprintf(line, sizeof(line), "%cTRK1 A%02u P%04lu %s",
 8005006:	2b01      	cmp	r3, #1
 8005008:	d101      	bne.n	800500e <ui_render_home+0x42>
 800500a:	253e      	movs	r5, #62	@ 0x3e
 800500c:	e000      	b.n	8005010 <ui_render_home+0x44>
 800500e:	2520      	movs	r5, #32
                 (unsigned)d1->slave_addr,
 8005010:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005012:	7b5b      	ldrb	r3, [r3, #13]
        snprintf(line, sizeof(line), "%cTRK1 A%02u P%04lu %s",
 8005014:	461e      	mov	r6, r3
                 (unsigned long)d1->price,
 8005016:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005018:	691c      	ldr	r4, [r3, #16]
        snprintf(line, sizeof(line), "%cTRK1 A%02u P%04lu %s",
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005020:	4618      	mov	r0, r3
 8005022:	f7ff ffaf 	bl	8004f84 <UI_GetDispenseModeString>
 8005026:	4603      	mov	r3, r0
 8005028:	f107 0018 	add.w	r0, r7, #24
 800502c:	9302      	str	r3, [sp, #8]
 800502e:	9401      	str	r4, [sp, #4]
 8005030:	9600      	str	r6, [sp, #0]
 8005032:	462b      	mov	r3, r5
 8005034:	4a5c      	ldr	r2, [pc, #368]	@ (80051a8 <ui_render_home+0x1dc>)
 8005036:	2120      	movs	r1, #32
 8005038:	f013 f8a0 	bl	801817c <sniprintf>
                 UI_GetDispenseModeString(ui->dispense_mode[0]));
        ui_draw_line(1, line);
 800503c:	f107 0318 	add.w	r3, r7, #24
 8005040:	4619      	mov	r1, r3
 8005042:	2001      	movs	r0, #1
 8005044:	f7ff ff3e 	bl	8004ec4 <ui_draw_line>
        if (d1->fail_count >= (uint8_t)UI_NO_CONNECT_THRESHOLD)
 8005048:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800504a:	7f5b      	ldrb	r3, [r3, #29]
 800504c:	2b09      	cmp	r3, #9
 800504e:	d908      	bls.n	8005062 <ui_render_home+0x96>
        {
            snprintf(line, sizeof(line), " No Connect!! F%u", (unsigned)d1->fail_count);
 8005050:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005052:	7f5b      	ldrb	r3, [r3, #29]
 8005054:	f107 0018 	add.w	r0, r7, #24
 8005058:	4a54      	ldr	r2, [pc, #336]	@ (80051ac <ui_render_home+0x1e0>)
 800505a:	2120      	movs	r1, #32
 800505c:	f013 f88e 	bl	801817c <sniprintf>
 8005060:	e010      	b.n	8005084 <ui_render_home+0xb8>
        }
        else
        {
            snprintf(line, sizeof(line), " S%u N%u F%u", (unsigned)d1->status, (unsigned)d1->nozzle, (unsigned)d1->fail_count);
 8005062:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005064:	7d1b      	ldrb	r3, [r3, #20]
 8005066:	4619      	mov	r1, r3
 8005068:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800506a:	7d5b      	ldrb	r3, [r3, #21]
 800506c:	461a      	mov	r2, r3
 800506e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005070:	7f5b      	ldrb	r3, [r3, #29]
 8005072:	f107 0018 	add.w	r0, r7, #24
 8005076:	9301      	str	r3, [sp, #4]
 8005078:	9200      	str	r2, [sp, #0]
 800507a:	460b      	mov	r3, r1
 800507c:	4a4c      	ldr	r2, [pc, #304]	@ (80051b0 <ui_render_home+0x1e4>)
 800507e:	2120      	movs	r1, #32
 8005080:	f013 f87c 	bl	801817c <sniprintf>
        }
        ui_draw_line(2, line);
 8005084:	f107 0318 	add.w	r3, r7, #24
 8005088:	4619      	mov	r1, r3
 800508a:	2002      	movs	r0, #2
 800508c:	f7ff ff1a 	bl	8004ec4 <ui_draw_line>
 8005090:	e007      	b.n	80050a2 <ui_render_home+0xd6>
    }
    else
    {
        ui_draw_line(1, "TRK1: --");
 8005092:	4948      	ldr	r1, [pc, #288]	@ (80051b4 <ui_render_home+0x1e8>)
 8005094:	2001      	movs	r0, #1
 8005096:	f7ff ff15 	bl	8004ec4 <ui_draw_line>
        ui_draw_line(2, "");
 800509a:	4947      	ldr	r1, [pc, #284]	@ (80051b8 <ui_render_home+0x1ec>)
 800509c:	2002      	movs	r0, #2
 800509e:	f7ff ff11 	bl	8004ec4 <ui_draw_line>
    }

    if (d2)
 80050a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d047      	beq.n	8005138 <ui_render_home+0x16c>
    {
        snprintf(line, sizeof(line), "%cTRK2 A%02u P%04lu %s",
                 (ui->active_pump_id == 2u) ? '>' : ' ',
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	7b5b      	ldrb	r3, [r3, #13]
        snprintf(line, sizeof(line), "%cTRK2 A%02u P%04lu %s",
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d101      	bne.n	80050b4 <ui_render_home+0xe8>
 80050b0:	253e      	movs	r5, #62	@ 0x3e
 80050b2:	e000      	b.n	80050b6 <ui_render_home+0xea>
 80050b4:	2520      	movs	r5, #32
                 (unsigned)d2->slave_addr,
 80050b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050b8:	7b5b      	ldrb	r3, [r3, #13]
        snprintf(line, sizeof(line), "%cTRK2 A%02u P%04lu %s",
 80050ba:	461e      	mov	r6, r3
                 (unsigned long)d2->price,
 80050bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050be:	691c      	ldr	r4, [r3, #16]
        snprintf(line, sizeof(line), "%cTRK2 A%02u P%04lu %s",
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80050c6:	4618      	mov	r0, r3
 80050c8:	f7ff ff5c 	bl	8004f84 <UI_GetDispenseModeString>
 80050cc:	4603      	mov	r3, r0
 80050ce:	f107 0018 	add.w	r0, r7, #24
 80050d2:	9302      	str	r3, [sp, #8]
 80050d4:	9401      	str	r4, [sp, #4]
 80050d6:	9600      	str	r6, [sp, #0]
 80050d8:	462b      	mov	r3, r5
 80050da:	4a38      	ldr	r2, [pc, #224]	@ (80051bc <ui_render_home+0x1f0>)
 80050dc:	2120      	movs	r1, #32
 80050de:	f013 f84d 	bl	801817c <sniprintf>
                 UI_GetDispenseModeString(ui->dispense_mode[1]));
        ui_draw_line(3, line);
 80050e2:	f107 0318 	add.w	r3, r7, #24
 80050e6:	4619      	mov	r1, r3
 80050e8:	2003      	movs	r0, #3
 80050ea:	f7ff feeb 	bl	8004ec4 <ui_draw_line>
        if (d2->fail_count >= (uint8_t)UI_NO_CONNECT_THRESHOLD)
 80050ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050f0:	7f5b      	ldrb	r3, [r3, #29]
 80050f2:	2b09      	cmp	r3, #9
 80050f4:	d908      	bls.n	8005108 <ui_render_home+0x13c>
        {
            snprintf(line, sizeof(line), " No Connect!! F%u", (unsigned)d2->fail_count);
 80050f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050f8:	7f5b      	ldrb	r3, [r3, #29]
 80050fa:	f107 0018 	add.w	r0, r7, #24
 80050fe:	4a2b      	ldr	r2, [pc, #172]	@ (80051ac <ui_render_home+0x1e0>)
 8005100:	2120      	movs	r1, #32
 8005102:	f013 f83b 	bl	801817c <sniprintf>
 8005106:	e010      	b.n	800512a <ui_render_home+0x15e>
        }
        else
        {
            snprintf(line, sizeof(line), " S%u N%u F%u", (unsigned)d2->status, (unsigned)d2->nozzle, (unsigned)d2->fail_count);
 8005108:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800510a:	7d1b      	ldrb	r3, [r3, #20]
 800510c:	4619      	mov	r1, r3
 800510e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005110:	7d5b      	ldrb	r3, [r3, #21]
 8005112:	461a      	mov	r2, r3
 8005114:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005116:	7f5b      	ldrb	r3, [r3, #29]
 8005118:	f107 0018 	add.w	r0, r7, #24
 800511c:	9301      	str	r3, [sp, #4]
 800511e:	9200      	str	r2, [sp, #0]
 8005120:	460b      	mov	r3, r1
 8005122:	4a23      	ldr	r2, [pc, #140]	@ (80051b0 <ui_render_home+0x1e4>)
 8005124:	2120      	movs	r1, #32
 8005126:	f013 f829 	bl	801817c <sniprintf>
        }
        ui_draw_line(4, line);
 800512a:	f107 0318 	add.w	r3, r7, #24
 800512e:	4619      	mov	r1, r3
 8005130:	2004      	movs	r0, #4
 8005132:	f7ff fec7 	bl	8004ec4 <ui_draw_line>
 8005136:	e007      	b.n	8005148 <ui_render_home+0x17c>
    }
    else
    {
        ui_draw_line(3, "TRK2: --");
 8005138:	4921      	ldr	r1, [pc, #132]	@ (80051c0 <ui_render_home+0x1f4>)
 800513a:	2003      	movs	r0, #3
 800513c:	f7ff fec2 	bl	8004ec4 <ui_draw_line>
        ui_draw_line(4, "");
 8005140:	491d      	ldr	r1, [pc, #116]	@ (80051b8 <ui_render_home+0x1ec>)
 8005142:	2004      	movs	r0, #4
 8005144:	f7ff febe 	bl	8004ec4 <ui_draw_line>
    }

    ui_draw_line(5, "PRI=PRICE INQ=POLL RES=TRANS");
 8005148:	491e      	ldr	r1, [pc, #120]	@ (80051c4 <ui_render_home+0x1f8>)
 800514a:	2005      	movs	r0, #5
 800514c:	f7ff feba 	bl	8004ec4 <ui_draw_line>
    ui_draw_line(6, ui_save_state_str(ui->settings, sbuf, sizeof(sbuf)));
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	f107 0108 	add.w	r1, r7, #8
 8005158:	2210      	movs	r2, #16
 800515a:	4618      	mov	r0, r3
 800515c:	f7ff fec8 	bl	8004ef0 <ui_save_state_str>
 8005160:	4603      	mov	r3, r0
 8005162:	4619      	mov	r1, r3
 8005164:	2006      	movs	r0, #6
 8005166:	f7ff fead 	bl	8004ec4 <ui_draw_line>

    if (ui->toast_until_ms != 0u && (int32_t)(HAL_GetTick() - ui->toast_until_ms) < 0)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800516e:	2b00      	cmp	r3, #0
 8005170:	d00e      	beq.n	8005190 <ui_render_home+0x1c4>
 8005172:	f000 ff59 	bl	8006028 <HAL_GetTick>
 8005176:	4602      	mov	r2, r0
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800517c:	1ad3      	subs	r3, r2, r3
 800517e:	2b00      	cmp	r3, #0
 8005180:	da06      	bge.n	8005190 <ui_render_home+0x1c4>
    {
        ui_draw_line(7, ui->toast_line);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	3344      	adds	r3, #68	@ 0x44
 8005186:	4619      	mov	r1, r3
 8005188:	2007      	movs	r0, #7
 800518a:	f7ff fe9b 	bl	8004ec4 <ui_draw_line>
 800518e:	e003      	b.n	8005198 <ui_render_home+0x1cc>
    }
    else
    {
        ui_draw_line(7, "");
 8005190:	4909      	ldr	r1, [pc, #36]	@ (80051b8 <ui_render_home+0x1ec>)
 8005192:	2007      	movs	r0, #7
 8005194:	f7ff fe96 	bl	8004ec4 <ui_draw_line>
    }

    SSD1309_UpdateScreen();
 8005198:	f7ff f882 	bl	80042a0 <SSD1309_UpdateScreen>
}
 800519c:	bf00      	nop
 800519e:	3744      	adds	r7, #68	@ 0x44
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051a4:	08018d1c 	.word	0x08018d1c
 80051a8:	08018d38 	.word	0x08018d38
 80051ac:	08018d50 	.word	0x08018d50
 80051b0:	08018d64 	.word	0x08018d64
 80051b4:	08018d74 	.word	0x08018d74
 80051b8:	08018cc0 	.word	0x08018cc0
 80051bc:	08018d80 	.word	0x08018d80
 80051c0:	08018d98 	.word	0x08018d98
 80051c4:	08018da4 	.word	0x08018da4

080051c8 <ui_menu_item>:

static const char *ui_menu_item(uint8_t idx)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	4603      	mov	r3, r0
 80051d0:	71fb      	strb	r3, [r7, #7]
    switch (idx)
 80051d2:	79fb      	ldrb	r3, [r7, #7]
 80051d4:	2b05      	cmp	r3, #5
 80051d6:	d81b      	bhi.n	8005210 <ui_menu_item+0x48>
 80051d8:	a201      	add	r2, pc, #4	@ (adr r2, 80051e0 <ui_menu_item+0x18>)
 80051da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051de:	bf00      	nop
 80051e0:	080051f9 	.word	0x080051f9
 80051e4:	080051fd 	.word	0x080051fd
 80051e8:	08005201 	.word	0x08005201
 80051ec:	08005205 	.word	0x08005205
 80051f0:	08005209 	.word	0x08005209
 80051f4:	0800520d 	.word	0x0800520d
    {
        case 0: return "TRK1 PRICE";
 80051f8:	4b09      	ldr	r3, [pc, #36]	@ (8005220 <ui_menu_item+0x58>)
 80051fa:	e00a      	b.n	8005212 <ui_menu_item+0x4a>
        case 1: return "TRK1 ADDR";
 80051fc:	4b09      	ldr	r3, [pc, #36]	@ (8005224 <ui_menu_item+0x5c>)
 80051fe:	e008      	b.n	8005212 <ui_menu_item+0x4a>
        case 2: return "TRK2 PRICE";
 8005200:	4b09      	ldr	r3, [pc, #36]	@ (8005228 <ui_menu_item+0x60>)
 8005202:	e006      	b.n	8005212 <ui_menu_item+0x4a>
        case 3: return "TRK2 ADDR";
 8005204:	4b09      	ldr	r3, [pc, #36]	@ (800522c <ui_menu_item+0x64>)
 8005206:	e004      	b.n	8005212 <ui_menu_item+0x4a>
        case 4: return "SAVE EEPROM";
 8005208:	4b09      	ldr	r3, [pc, #36]	@ (8005230 <ui_menu_item+0x68>)
 800520a:	e002      	b.n	8005212 <ui_menu_item+0x4a>
        case 5: return "EXIT";
 800520c:	4b09      	ldr	r3, [pc, #36]	@ (8005234 <ui_menu_item+0x6c>)
 800520e:	e000      	b.n	8005212 <ui_menu_item+0x4a>
        default: return "";
 8005210:	4b09      	ldr	r3, [pc, #36]	@ (8005238 <ui_menu_item+0x70>)
    }
}
 8005212:	4618      	mov	r0, r3
 8005214:	370c      	adds	r7, #12
 8005216:	46bd      	mov	sp, r7
 8005218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521c:	4770      	bx	lr
 800521e:	bf00      	nop
 8005220:	08018dc4 	.word	0x08018dc4
 8005224:	08018dd0 	.word	0x08018dd0
 8005228:	08018ddc 	.word	0x08018ddc
 800522c:	08018de8 	.word	0x08018de8
 8005230:	08018df4 	.word	0x08018df4
 8005234:	08018e00 	.word	0x08018e00
 8005238:	08018cc0 	.word	0x08018cc0

0800523c <ui_render_menu>:

static void ui_render_menu(UI_Context *ui)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b08c      	sub	sp, #48	@ 0x30
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
    char line[32];

    ui_clear_screen();
 8005244:	f7ff fe37 	bl	8004eb6 <ui_clear_screen>
    ui_draw_line(0, "MENU <SET >INQ OK SEL ESC");
 8005248:	4922      	ldr	r1, [pc, #136]	@ (80052d4 <ui_render_menu+0x98>)
 800524a:	2000      	movs	r0, #0
 800524c:	f7ff fe3a 	bl	8004ec4 <ui_draw_line>

    for (uint8_t r = 0u; r < 6u; r++)
 8005250:	2300      	movs	r3, #0
 8005252:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8005256:	e033      	b.n	80052c0 <ui_render_menu+0x84>
    {
        uint8_t idx = r;
 8005258:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800525c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
        const char *item = ui_menu_item(idx);
 8005260:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005264:	4618      	mov	r0, r3
 8005266:	f7ff ffaf 	bl	80051c8 <ui_menu_item>
 800526a:	62b8      	str	r0, [r7, #40]	@ 0x28
        if (item[0] == 0) continue;
 800526c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800526e:	781b      	ldrb	r3, [r3, #0]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d01f      	beq.n	80052b4 <ui_render_menu+0x78>

        if (ui->menu_index == idx)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	7b9b      	ldrb	r3, [r3, #14]
 8005278:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800527c:	429a      	cmp	r2, r3
 800527e:	d107      	bne.n	8005290 <ui_render_menu+0x54>
        {
            snprintf(line, sizeof(line), "> %s", item);
 8005280:	f107 0008 	add.w	r0, r7, #8
 8005284:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005286:	4a14      	ldr	r2, [pc, #80]	@ (80052d8 <ui_render_menu+0x9c>)
 8005288:	2120      	movs	r1, #32
 800528a:	f012 ff77 	bl	801817c <sniprintf>
 800528e:	e006      	b.n	800529e <ui_render_menu+0x62>
        }
        else
        {
            snprintf(line, sizeof(line), "  %s", item);
 8005290:	f107 0008 	add.w	r0, r7, #8
 8005294:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005296:	4a11      	ldr	r2, [pc, #68]	@ (80052dc <ui_render_menu+0xa0>)
 8005298:	2120      	movs	r1, #32
 800529a:	f012 ff6f 	bl	801817c <sniprintf>
        }
        ui_draw_line((uint8_t)(r + 1u), line);
 800529e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80052a2:	3301      	adds	r3, #1
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	f107 0208 	add.w	r2, r7, #8
 80052aa:	4611      	mov	r1, r2
 80052ac:	4618      	mov	r0, r3
 80052ae:	f7ff fe09 	bl	8004ec4 <ui_draw_line>
 80052b2:	e000      	b.n	80052b6 <ui_render_menu+0x7a>
        if (item[0] == 0) continue;
 80052b4:	bf00      	nop
    for (uint8_t r = 0u; r < 6u; r++)
 80052b6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80052ba:	3301      	adds	r3, #1
 80052bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80052c0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80052c4:	2b05      	cmp	r3, #5
 80052c6:	d9c7      	bls.n	8005258 <ui_render_menu+0x1c>
    }

    SSD1309_UpdateScreen();
 80052c8:	f7fe ffea 	bl	80042a0 <SSD1309_UpdateScreen>
}
 80052cc:	bf00      	nop
 80052ce:	3730      	adds	r7, #48	@ 0x30
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bd80      	pop	{r7, pc}
 80052d4:	08018e08 	.word	0x08018e08
 80052d8:	08018e24 	.word	0x08018e24
 80052dc:	08018e2c 	.word	0x08018e2c

080052e0 <ui_render_edit>:

static void ui_render_edit(UI_Context *ui, bool is_price)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b092      	sub	sp, #72	@ 0x48
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
 80052e8:	460b      	mov	r3, r1
 80052ea:	70fb      	strb	r3, [r7, #3]
    char line[32];
    char title[24];

    uint8_t trk = (uint8_t)(ui->edit_pump_index + 1u);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	7bdb      	ldrb	r3, [r3, #15]
 80052f0:	3301      	adds	r3, #1
 80052f2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    ui_clear_screen();
 80052f6:	f7ff fdde 	bl	8004eb6 <ui_clear_screen>

    if (is_price)
 80052fa:	78fb      	ldrb	r3, [r7, #3]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d028      	beq.n	8005352 <ui_render_edit+0x72>
    {
        snprintf(title, sizeof(title), "EDIT TRK%u PRICE", (unsigned)trk);
 8005300:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005304:	f107 000c 	add.w	r0, r7, #12
 8005308:	4a29      	ldr	r2, [pc, #164]	@ (80053b0 <ui_render_edit+0xd0>)
 800530a:	2118      	movs	r1, #24
 800530c:	f012 ff36 	bl	801817c <sniprintf>
        ui_draw_line(0, title);
 8005310:	f107 030c 	add.w	r3, r7, #12
 8005314:	4619      	mov	r1, r3
 8005316:	2000      	movs	r0, #0
 8005318:	f7ff fdd4 	bl	8004ec4 <ui_draw_line>
        ui_draw_line(1, "Digits: 0-9");
 800531c:	4925      	ldr	r1, [pc, #148]	@ (80053b4 <ui_render_edit+0xd4>)
 800531e:	2001      	movs	r0, #1
 8005320:	f7ff fdd0 	bl	8004ec4 <ui_draw_line>
        ui_draw_line(2, "RES/. BKSP OK=OK ESC=CAN");
 8005324:	4924      	ldr	r1, [pc, #144]	@ (80053b8 <ui_render_edit+0xd8>)
 8005326:	2002      	movs	r0, #2
 8005328:	f7ff fdcc 	bl	8004ec4 <ui_draw_line>
        snprintf(line, sizeof(line), "VALUE: %s", ui->edit_buf);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	3310      	adds	r3, #16
 8005330:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005334:	4a21      	ldr	r2, [pc, #132]	@ (80053bc <ui_render_edit+0xdc>)
 8005336:	2120      	movs	r1, #32
 8005338:	f012 ff20 	bl	801817c <sniprintf>
        ui_draw_line(4, line);
 800533c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005340:	4619      	mov	r1, r3
 8005342:	2004      	movs	r0, #4
 8005344:	f7ff fdbe 	bl	8004ec4 <ui_draw_line>
        ui_draw_line(6, "Range: 0000..9999");
 8005348:	491d      	ldr	r1, [pc, #116]	@ (80053c0 <ui_render_edit+0xe0>)
 800534a:	2006      	movs	r0, #6
 800534c:	f7ff fdba 	bl	8004ec4 <ui_draw_line>
 8005350:	e027      	b.n	80053a2 <ui_render_edit+0xc2>
    }
    else
    {
        snprintf(title, sizeof(title), "EDIT TRK%u ADDR", (unsigned)trk);
 8005352:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005356:	f107 000c 	add.w	r0, r7, #12
 800535a:	4a1a      	ldr	r2, [pc, #104]	@ (80053c4 <ui_render_edit+0xe4>)
 800535c:	2118      	movs	r1, #24
 800535e:	f012 ff0d 	bl	801817c <sniprintf>
        ui_draw_line(0, title);
 8005362:	f107 030c 	add.w	r3, r7, #12
 8005366:	4619      	mov	r1, r3
 8005368:	2000      	movs	r0, #0
 800536a:	f7ff fdab 	bl	8004ec4 <ui_draw_line>
        ui_draw_line(1, "Digits: 0-9");
 800536e:	4911      	ldr	r1, [pc, #68]	@ (80053b4 <ui_render_edit+0xd4>)
 8005370:	2001      	movs	r0, #1
 8005372:	f7ff fda7 	bl	8004ec4 <ui_draw_line>
        ui_draw_line(2, "RES/. BKSP OK=OK ESC=CAN");
 8005376:	4910      	ldr	r1, [pc, #64]	@ (80053b8 <ui_render_edit+0xd8>)
 8005378:	2002      	movs	r0, #2
 800537a:	f7ff fda3 	bl	8004ec4 <ui_draw_line>
        snprintf(line, sizeof(line), "VALUE: %s", ui->edit_buf);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	3310      	adds	r3, #16
 8005382:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005386:	4a0d      	ldr	r2, [pc, #52]	@ (80053bc <ui_render_edit+0xdc>)
 8005388:	2120      	movs	r1, #32
 800538a:	f012 fef7 	bl	801817c <sniprintf>
        ui_draw_line(4, line);
 800538e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005392:	4619      	mov	r1, r3
 8005394:	2004      	movs	r0, #4
 8005396:	f7ff fd95 	bl	8004ec4 <ui_draw_line>
        ui_draw_line(6, "Range: 01..32");
 800539a:	490b      	ldr	r1, [pc, #44]	@ (80053c8 <ui_render_edit+0xe8>)
 800539c:	2006      	movs	r0, #6
 800539e:	f7ff fd91 	bl	8004ec4 <ui_draw_line>
    }

    SSD1309_UpdateScreen();
 80053a2:	f7fe ff7d 	bl	80042a0 <SSD1309_UpdateScreen>
}
 80053a6:	bf00      	nop
 80053a8:	3748      	adds	r7, #72	@ 0x48
 80053aa:	46bd      	mov	sp, r7
 80053ac:	bd80      	pop	{r7, pc}
 80053ae:	bf00      	nop
 80053b0:	08018e34 	.word	0x08018e34
 80053b4:	08018e48 	.word	0x08018e48
 80053b8:	08018e54 	.word	0x08018e54
 80053bc:	08018e70 	.word	0x08018e70
 80053c0:	08018e7c 	.word	0x08018e7c
 80053c4:	08018e90 	.word	0x08018e90
 80053c8:	08018ea0 	.word	0x08018ea0

080053cc <ui_render_totalizer>:

static void ui_render_totalizer(UI_Context *ui)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b090      	sub	sp, #64	@ 0x40
 80053d0:	af02      	add	r7, sp, #8
 80053d2:	6078      	str	r0, [r7, #4]
    char line[32];

    ui_clear_screen();
 80053d4:	f7ff fd6f 	bl	8004eb6 <ui_clear_screen>

    snprintf(line, sizeof(line), "TOTALIZER TRK%u", (unsigned)ui->active_pump_id);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	7b5b      	ldrb	r3, [r3, #13]
 80053dc:	f107 000c 	add.w	r0, r7, #12
 80053e0:	4a33      	ldr	r2, [pc, #204]	@ (80054b0 <ui_render_totalizer+0xe4>)
 80053e2:	2120      	movs	r1, #32
 80053e4:	f012 feca 	bl	801817c <sniprintf>
    ui_draw_line(0, line);
 80053e8:	f107 030c 	add.w	r3, r7, #12
 80053ec:	4619      	mov	r1, r3
 80053ee:	2000      	movs	r0, #0
 80053f0:	f7ff fd68 	bl	8004ec4 <ui_draw_line>

    if (!ui->totalizer_data_valid)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80053fa:	f083 0301 	eor.w	r3, r3, #1
 80053fe:	b2db      	uxtb	r3, r3
 8005400:	2b00      	cmp	r3, #0
 8005402:	d008      	beq.n	8005416 <ui_render_totalizer+0x4a>
    {
        ui_draw_line(1, "Requesting data...");
 8005404:	492b      	ldr	r1, [pc, #172]	@ (80054b4 <ui_render_totalizer+0xe8>)
 8005406:	2001      	movs	r0, #1
 8005408:	f7ff fd5c 	bl	8004ec4 <ui_draw_line>
        ui_draw_line(2, "ESC to cancel");
 800540c:	492a      	ldr	r1, [pc, #168]	@ (80054b8 <ui_render_totalizer+0xec>)
 800540e:	2002      	movs	r0, #2
 8005410:	f7ff fd58 	bl	8004ec4 <ui_draw_line>
 8005414:	e045      	b.n	80054a2 <ui_render_totalizer+0xd6>
    }
    else
    {
        for (uint8_t i = 0; i < 6; i++)
 8005416:	2300      	movs	r3, #0
 8005418:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800541c:	e039      	b.n	8005492 <ui_render_totalizer+0xc6>
        {
            uint32_t liters = ui->totalizer_values[i] / 100;
 800541e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005422:	687a      	ldr	r2, [r7, #4]
 8005424:	3306      	adds	r3, #6
 8005426:	009b      	lsls	r3, r3, #2
 8005428:	4413      	add	r3, r2
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	4a23      	ldr	r2, [pc, #140]	@ (80054bc <ui_render_totalizer+0xf0>)
 800542e:	fba2 2303 	umull	r2, r3, r2, r3
 8005432:	095b      	lsrs	r3, r3, #5
 8005434:	633b      	str	r3, [r7, #48]	@ 0x30
            uint32_t centiliters = ui->totalizer_values[i] % 100;
 8005436:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800543a:	687a      	ldr	r2, [r7, #4]
 800543c:	3306      	adds	r3, #6
 800543e:	009b      	lsls	r3, r3, #2
 8005440:	4413      	add	r3, r2
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	4a1d      	ldr	r2, [pc, #116]	@ (80054bc <ui_render_totalizer+0xf0>)
 8005446:	fba2 1203 	umull	r1, r2, r2, r3
 800544a:	0952      	lsrs	r2, r2, #5
 800544c:	2164      	movs	r1, #100	@ 0x64
 800544e:	fb01 f202 	mul.w	r2, r1, r2
 8005452:	1a9b      	subs	r3, r3, r2
 8005454:	62fb      	str	r3, [r7, #44]	@ 0x2c

            snprintf(line, sizeof(line), "Noz%u: %lu.%02lu L",
                     (unsigned)(i + 1),
 8005456:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800545a:	3301      	adds	r3, #1
            snprintf(line, sizeof(line), "Noz%u: %lu.%02lu L",
 800545c:	461a      	mov	r2, r3
 800545e:	f107 000c 	add.w	r0, r7, #12
 8005462:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005464:	9301      	str	r3, [sp, #4]
 8005466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005468:	9300      	str	r3, [sp, #0]
 800546a:	4613      	mov	r3, r2
 800546c:	4a14      	ldr	r2, [pc, #80]	@ (80054c0 <ui_render_totalizer+0xf4>)
 800546e:	2120      	movs	r1, #32
 8005470:	f012 fe84 	bl	801817c <sniprintf>
                     (unsigned long)liters,
                     (unsigned long)centiliters);
            ui_draw_line((uint8_t)(i + 1), line);
 8005474:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005478:	3301      	adds	r3, #1
 800547a:	b2db      	uxtb	r3, r3
 800547c:	f107 020c 	add.w	r2, r7, #12
 8005480:	4611      	mov	r1, r2
 8005482:	4618      	mov	r0, r3
 8005484:	f7ff fd1e 	bl	8004ec4 <ui_draw_line>
        for (uint8_t i = 0; i < 6; i++)
 8005488:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800548c:	3301      	adds	r3, #1
 800548e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8005492:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005496:	2b05      	cmp	r3, #5
 8005498:	d9c1      	bls.n	800541e <ui_render_totalizer+0x52>
        }

        ui_draw_line(7, "ESC=Back");
 800549a:	490a      	ldr	r1, [pc, #40]	@ (80054c4 <ui_render_totalizer+0xf8>)
 800549c:	2007      	movs	r0, #7
 800549e:	f7ff fd11 	bl	8004ec4 <ui_draw_line>
    }

    SSD1309_UpdateScreen();
 80054a2:	f7fe fefd 	bl	80042a0 <SSD1309_UpdateScreen>
}
 80054a6:	bf00      	nop
 80054a8:	3738      	adds	r7, #56	@ 0x38
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}
 80054ae:	bf00      	nop
 80054b0:	08018eb0 	.word	0x08018eb0
 80054b4:	08018ec0 	.word	0x08018ec0
 80054b8:	08018ed4 	.word	0x08018ed4
 80054bc:	51eb851f 	.word	0x51eb851f
 80054c0:	08018ee4 	.word	0x08018ee4
 80054c4:	08018ef8 	.word	0x08018ef8

080054c8 <ui_render_dispense_mode>:

static void ui_render_dispense_mode(UI_Context *ui)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b08c      	sub	sp, #48	@ 0x30
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
    char line[32];

    ui_clear_screen();
 80054d0:	f7ff fcf1 	bl	8004eb6 <ui_clear_screen>

    snprintf(line, sizeof(line), "DISPENSE MODE TRK%u", (unsigned)ui->active_pump_id);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	7b5b      	ldrb	r3, [r3, #13]
 80054d8:	f107 000c 	add.w	r0, r7, #12
 80054dc:	4a1f      	ldr	r2, [pc, #124]	@ (800555c <ui_render_dispense_mode+0x94>)
 80054de:	2120      	movs	r1, #32
 80054e0:	f012 fe4c 	bl	801817c <sniprintf>
    ui_draw_line(0, line);
 80054e4:	f107 030c 	add.w	r3, r7, #12
 80054e8:	4619      	mov	r1, r3
 80054ea:	2000      	movs	r0, #0
 80054ec:	f7ff fcea 	bl	8004ec4 <ui_draw_line>

    DispenseMode current = ui->dispense_mode[ui->active_pump_id - 1];
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	7b5b      	ldrb	r3, [r3, #13]
 80054f4:	3b01      	subs	r3, #1
 80054f6:	687a      	ldr	r2, [r7, #4]
 80054f8:	4413      	add	r3, r2
 80054fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    snprintf(line, sizeof(line), "Current: %s", UI_GetDispenseModeString(current));
 8005502:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005506:	4618      	mov	r0, r3
 8005508:	f7ff fd3c 	bl	8004f84 <UI_GetDispenseModeString>
 800550c:	4603      	mov	r3, r0
 800550e:	f107 000c 	add.w	r0, r7, #12
 8005512:	4a13      	ldr	r2, [pc, #76]	@ (8005560 <ui_render_dispense_mode+0x98>)
 8005514:	2120      	movs	r1, #32
 8005516:	f012 fe31 	bl	801817c <sniprintf>
    ui_draw_line(2, line);
 800551a:	f107 030c 	add.w	r3, r7, #12
 800551e:	4619      	mov	r1, r3
 8005520:	2002      	movs	r0, #2
 8005522:	f7ff fccf 	bl	8004ec4 <ui_draw_line>

    ui_draw_line(3, "<SET >INQ to change");
 8005526:	490f      	ldr	r1, [pc, #60]	@ (8005564 <ui_render_dispense_mode+0x9c>)
 8005528:	2003      	movs	r0, #3
 800552a:	f7ff fccb 	bl	8004ec4 <ui_draw_line>
    ui_draw_line(4, "L - Volume preset");
 800552e:	490e      	ldr	r1, [pc, #56]	@ (8005568 <ui_render_dispense_mode+0xa0>)
 8005530:	2004      	movs	r0, #4
 8005532:	f7ff fcc7 	bl	8004ec4 <ui_draw_line>
    ui_draw_line(5, "P - Money preset");
 8005536:	490d      	ldr	r1, [pc, #52]	@ (800556c <ui_render_dispense_mode+0xa4>)
 8005538:	2005      	movs	r0, #5
 800553a:	f7ff fcc3 	bl	8004ec4 <ui_draw_line>
    ui_draw_line(6, "F - Full tank");
 800553e:	490c      	ldr	r1, [pc, #48]	@ (8005570 <ui_render_dispense_mode+0xa8>)
 8005540:	2006      	movs	r0, #6
 8005542:	f7ff fcbf 	bl	8004ec4 <ui_draw_line>

    ui_draw_line(7, "OK=Accept ESC=Cancel");
 8005546:	490b      	ldr	r1, [pc, #44]	@ (8005574 <ui_render_dispense_mode+0xac>)
 8005548:	2007      	movs	r0, #7
 800554a:	f7ff fcbb 	bl	8004ec4 <ui_draw_line>

    SSD1309_UpdateScreen();
 800554e:	f7fe fea7 	bl	80042a0 <SSD1309_UpdateScreen>
}
 8005552:	bf00      	nop
 8005554:	3730      	adds	r7, #48	@ 0x30
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}
 800555a:	bf00      	nop
 800555c:	08018f04 	.word	0x08018f04
 8005560:	08018f18 	.word	0x08018f18
 8005564:	08018f24 	.word	0x08018f24
 8005568:	08018f38 	.word	0x08018f38
 800556c:	08018f4c 	.word	0x08018f4c
 8005570:	08018f60 	.word	0x08018f60
 8005574:	08018f70 	.word	0x08018f70

08005578 <ui_is_digit>:

static bool ui_is_digit(char k)
{
 8005578:	b480      	push	{r7}
 800557a:	b083      	sub	sp, #12
 800557c:	af00      	add	r7, sp, #0
 800557e:	4603      	mov	r3, r0
 8005580:	71fb      	strb	r3, [r7, #7]
    return (k >= '0' && k <= '9');
 8005582:	79fb      	ldrb	r3, [r7, #7]
 8005584:	2b2f      	cmp	r3, #47	@ 0x2f
 8005586:	d904      	bls.n	8005592 <ui_is_digit+0x1a>
 8005588:	79fb      	ldrb	r3, [r7, #7]
 800558a:	2b39      	cmp	r3, #57	@ 0x39
 800558c:	d801      	bhi.n	8005592 <ui_is_digit+0x1a>
 800558e:	2301      	movs	r3, #1
 8005590:	e000      	b.n	8005594 <ui_is_digit+0x1c>
 8005592:	2300      	movs	r3, #0
 8005594:	f003 0301 	and.w	r3, r3, #1
 8005598:	b2db      	uxtb	r3, r3
}
 800559a:	4618      	mov	r0, r3
 800559c:	370c      	adds	r7, #12
 800559e:	46bd      	mov	sp, r7
 80055a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a4:	4770      	bx	lr

080055a6 <ui_parse_u32>:

static uint32_t ui_parse_u32(const char *s)
{
 80055a6:	b480      	push	{r7}
 80055a8:	b085      	sub	sp, #20
 80055aa:	af00      	add	r7, sp, #0
 80055ac:	6078      	str	r0, [r7, #4]
    uint32_t v = 0u;
 80055ae:	2300      	movs	r3, #0
 80055b0:	60fb      	str	r3, [r7, #12]
    while (s && *s)
 80055b2:	e015      	b.n	80055e0 <ui_parse_u32+0x3a>
    {
        if (*s < '0' || *s > '9') break;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	781b      	ldrb	r3, [r3, #0]
 80055b8:	2b2f      	cmp	r3, #47	@ 0x2f
 80055ba:	d918      	bls.n	80055ee <ui_parse_u32+0x48>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	781b      	ldrb	r3, [r3, #0]
 80055c0:	2b39      	cmp	r3, #57	@ 0x39
 80055c2:	d814      	bhi.n	80055ee <ui_parse_u32+0x48>
        v = (v * 10u) + (uint32_t)(*s - '0');
 80055c4:	68fa      	ldr	r2, [r7, #12]
 80055c6:	4613      	mov	r3, r2
 80055c8:	009b      	lsls	r3, r3, #2
 80055ca:	4413      	add	r3, r2
 80055cc:	005b      	lsls	r3, r3, #1
 80055ce:	461a      	mov	r2, r3
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	781b      	ldrb	r3, [r3, #0]
 80055d4:	4413      	add	r3, r2
 80055d6:	3b30      	subs	r3, #48	@ 0x30
 80055d8:	60fb      	str	r3, [r7, #12]
        s++;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	3301      	adds	r3, #1
 80055de:	607b      	str	r3, [r7, #4]
    while (s && *s)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d003      	beq.n	80055ee <ui_parse_u32+0x48>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	781b      	ldrb	r3, [r3, #0]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d1e2      	bne.n	80055b4 <ui_parse_u32+0xe>
    }
    return v;
 80055ee:	68fb      	ldr	r3, [r7, #12]
}
 80055f0:	4618      	mov	r0, r3
 80055f2:	3714      	adds	r7, #20
 80055f4:	46bd      	mov	sp, r7
 80055f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fa:	4770      	bx	lr

080055fc <ui_edit_start>:

static void ui_edit_start(UI_Context *ui, uint8_t pump_index, bool is_price)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b084      	sub	sp, #16
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
 8005604:	460b      	mov	r3, r1
 8005606:	70fb      	strb	r3, [r7, #3]
 8005608:	4613      	mov	r3, r2
 800560a:	70bb      	strb	r3, [r7, #2]
    ui->edit_pump_index = pump_index;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	78fa      	ldrb	r2, [r7, #3]
 8005610:	73da      	strb	r2, [r3, #15]
    ui->edit_len = 0u;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2200      	movs	r2, #0
 8005616:	761a      	strb	r2, [r3, #24]
    memset(ui->edit_buf, 0, sizeof(ui->edit_buf));
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	3310      	adds	r3, #16
 800561c:	2208      	movs	r2, #8
 800561e:	2100      	movs	r1, #0
 8005620:	4618      	mov	r0, r3
 8005622:	f012 fde1 	bl	80181e8 <memset>

    if (is_price)
 8005626:	78bb      	ldrb	r3, [r7, #2]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d026      	beq.n	800567a <ui_edit_start+0x7e>
    {
        uint32_t pr = PumpMgr_GetPrice(ui->mgr, (uint8_t)(pump_index + 1u));
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681a      	ldr	r2, [r3, #0]
 8005630:	78fb      	ldrb	r3, [r7, #3]
 8005632:	3301      	adds	r3, #1
 8005634:	b2db      	uxtb	r3, r3
 8005636:	4619      	mov	r1, r3
 8005638:	4610      	mov	r0, r2
 800563a:	f7fc fefc 	bl	8002436 <PumpMgr_GetPrice>
 800563e:	60f8      	str	r0, [r7, #12]
        if (pr > 9999u) pr = 9999u;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	f242 720f 	movw	r2, #9999	@ 0x270f
 8005646:	4293      	cmp	r3, r2
 8005648:	d902      	bls.n	8005650 <ui_edit_start+0x54>
 800564a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800564e:	60fb      	str	r3, [r7, #12]
        snprintf(ui->edit_buf, sizeof(ui->edit_buf), "%04lu", (unsigned long)pr);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	f103 0010 	add.w	r0, r3, #16
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	4a1e      	ldr	r2, [pc, #120]	@ (80056d4 <ui_edit_start+0xd8>)
 800565a:	2108      	movs	r1, #8
 800565c:	f012 fd8e 	bl	801817c <sniprintf>
        ui->edit_len = (uint8_t)strlen(ui->edit_buf);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	3310      	adds	r3, #16
 8005664:	4618      	mov	r0, r3
 8005666:	f7fa fe45 	bl	80002f4 <strlen>
 800566a:	4603      	mov	r3, r0
 800566c:	b2da      	uxtb	r2, r3
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	761a      	strb	r2, [r3, #24]
        ui->screen = UI_SCREEN_EDIT_PRICE;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2204      	movs	r2, #4
 8005676:	731a      	strb	r2, [r3, #12]
        if (addr > 32u) addr = 32u;
        snprintf(ui->edit_buf, sizeof(ui->edit_buf), "%02u", (unsigned)addr);
        ui->edit_len = (uint8_t)strlen(ui->edit_buf);
        ui->screen = UI_SCREEN_EDIT_ADDR;
    }
}
 8005678:	e028      	b.n	80056cc <ui_edit_start+0xd0>
        uint8_t addr = PumpMgr_GetSlaveAddr(ui->mgr, (uint8_t)(pump_index + 1u));
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681a      	ldr	r2, [r3, #0]
 800567e:	78fb      	ldrb	r3, [r7, #3]
 8005680:	3301      	adds	r3, #1
 8005682:	b2db      	uxtb	r3, r3
 8005684:	4619      	mov	r1, r3
 8005686:	4610      	mov	r0, r2
 8005688:	f7fc ff07 	bl	800249a <PumpMgr_GetSlaveAddr>
 800568c:	4603      	mov	r3, r0
 800568e:	72fb      	strb	r3, [r7, #11]
        if (addr < 1u) addr = 1u;
 8005690:	7afb      	ldrb	r3, [r7, #11]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d101      	bne.n	800569a <ui_edit_start+0x9e>
 8005696:	2301      	movs	r3, #1
 8005698:	72fb      	strb	r3, [r7, #11]
        if (addr > 32u) addr = 32u;
 800569a:	7afb      	ldrb	r3, [r7, #11]
 800569c:	2b20      	cmp	r3, #32
 800569e:	d901      	bls.n	80056a4 <ui_edit_start+0xa8>
 80056a0:	2320      	movs	r3, #32
 80056a2:	72fb      	strb	r3, [r7, #11]
        snprintf(ui->edit_buf, sizeof(ui->edit_buf), "%02u", (unsigned)addr);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	f103 0010 	add.w	r0, r3, #16
 80056aa:	7afb      	ldrb	r3, [r7, #11]
 80056ac:	4a0a      	ldr	r2, [pc, #40]	@ (80056d8 <ui_edit_start+0xdc>)
 80056ae:	2108      	movs	r1, #8
 80056b0:	f012 fd64 	bl	801817c <sniprintf>
        ui->edit_len = (uint8_t)strlen(ui->edit_buf);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	3310      	adds	r3, #16
 80056b8:	4618      	mov	r0, r3
 80056ba:	f7fa fe1b 	bl	80002f4 <strlen>
 80056be:	4603      	mov	r3, r0
 80056c0:	b2da      	uxtb	r2, r3
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	761a      	strb	r2, [r3, #24]
        ui->screen = UI_SCREEN_EDIT_ADDR;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2205      	movs	r2, #5
 80056ca:	731a      	strb	r2, [r3, #12]
}
 80056cc:	bf00      	nop
 80056ce:	3710      	adds	r7, #16
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}
 80056d4:	08018f88 	.word	0x08018f88
 80056d8:	08018f90 	.word	0x08018f90

080056dc <UI_Init>:

void UI_Init(UI_Context *ui, PumpMgr *mgr, Settings *settings)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b086      	sub	sp, #24
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	60f8      	str	r0, [r7, #12]
 80056e4:	60b9      	str	r1, [r7, #8]
 80056e6:	607a      	str	r2, [r7, #4]
    if (ui == NULL) return;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d041      	beq.n	8005772 <UI_Init+0x96>
    memset(ui, 0, sizeof(*ui));
 80056ee:	225c      	movs	r2, #92	@ 0x5c
 80056f0:	2100      	movs	r1, #0
 80056f2:	68f8      	ldr	r0, [r7, #12]
 80056f4:	f012 fd78 	bl	80181e8 <memset>
    ui->mgr = mgr;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	68ba      	ldr	r2, [r7, #8]
 80056fc:	601a      	str	r2, [r3, #0]
    ui->settings = settings;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	687a      	ldr	r2, [r7, #4]
 8005702:	605a      	str	r2, [r3, #4]
    ui->last_render_ms = 0u;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2200      	movs	r2, #0
 8005708:	609a      	str	r2, [r3, #8]
    ui->screen = UI_SCREEN_HOME;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2200      	movs	r2, #0
 800570e:	731a      	strb	r2, [r3, #12]
    ui->active_pump_id = 1u;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2201      	movs	r2, #1
 8005714:	735a      	strb	r2, [r3, #13]
    ui->menu_index = 0u;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2200      	movs	r2, #0
 800571a:	739a      	strb	r2, [r3, #14]
    ui->totalizer_data_valid = false;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2200      	movs	r2, #0
 8005720:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    ui->totalizer_current_nozzle = 1;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2201      	movs	r2, #1
 8005728:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    ui->toast_until_ms = 0u;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2200      	movs	r2, #0
 8005730:	641a      	str	r2, [r3, #64]	@ 0x40
    ui->toast_line[0] = 0;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2200      	movs	r2, #0
 8005736:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    ui->dispense_mode[0] = DISPENSE_MODE_MONEY;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2202      	movs	r2, #2
 800573e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    ui->dispense_mode[1] = DISPENSE_MODE_MONEY;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2202      	movs	r2, #2
 8005746:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    for (uint8_t i = 0; i < 6; i++)
 800574a:	2300      	movs	r3, #0
 800574c:	75fb      	strb	r3, [r7, #23]
 800574e:	e009      	b.n	8005764 <UI_Init+0x88>
    {
        ui->totalizer_values[i] = 0;
 8005750:	7dfb      	ldrb	r3, [r7, #23]
 8005752:	68fa      	ldr	r2, [r7, #12]
 8005754:	3306      	adds	r3, #6
 8005756:	009b      	lsls	r3, r3, #2
 8005758:	4413      	add	r3, r2
 800575a:	2200      	movs	r2, #0
 800575c:	605a      	str	r2, [r3, #4]
    for (uint8_t i = 0; i < 6; i++)
 800575e:	7dfb      	ldrb	r3, [r7, #23]
 8005760:	3301      	adds	r3, #1
 8005762:	75fb      	strb	r3, [r7, #23]
 8005764:	7dfb      	ldrb	r3, [r7, #23]
 8005766:	2b05      	cmp	r3, #5
 8005768:	d9f2      	bls.n	8005750 <UI_Init+0x74>
    }

    ui_render_home(ui);
 800576a:	68f8      	ldr	r0, [r7, #12]
 800576c:	f7ff fc2e 	bl	8004fcc <ui_render_home>
 8005770:	e000      	b.n	8005774 <UI_Init+0x98>
    if (ui == NULL) return;
 8005772:	bf00      	nop
}
 8005774:	3718      	adds	r7, #24
 8005776:	46bd      	mov	sp, r7
 8005778:	bd80      	pop	{r7, pc}

0800577a <UI_RequestTotalizerUpdate>:

void UI_RequestTotalizerUpdate(UI_Context *ui)
{
 800577a:	b580      	push	{r7, lr}
 800577c:	b082      	sub	sp, #8
 800577e:	af00      	add	r7, sp, #0
 8005780:	6078      	str	r0, [r7, #4]
    if (ui == NULL || ui->mgr == NULL) return;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d018      	beq.n	80057ba <UI_RequestTotalizerUpdate+0x40>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d014      	beq.n	80057ba <UI_RequestTotalizerUpdate+0x40>

    if (ui->totalizer_current_nozzle >= 1 && ui->totalizer_current_nozzle <= 6)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005796:	2b00      	cmp	r3, #0
 8005798:	d010      	beq.n	80057bc <UI_RequestTotalizerUpdate+0x42>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057a0:	2b06      	cmp	r3, #6
 80057a2:	d80b      	bhi.n	80057bc <UI_RequestTotalizerUpdate+0x42>
    {
        PumpMgr_RequestTotalizer(ui->mgr, ui->active_pump_id, ui->totalizer_current_nozzle);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6818      	ldr	r0, [r3, #0]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	7b59      	ldrb	r1, [r3, #13]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057b2:	461a      	mov	r2, r3
 80057b4:	f7fc ff3a 	bl	800262c <PumpMgr_RequestTotalizer>
 80057b8:	e000      	b.n	80057bc <UI_RequestTotalizerUpdate+0x42>
    if (ui == NULL || ui->mgr == NULL) return;
 80057ba:	bf00      	nop
    }
}
 80057bc:	3708      	adds	r7, #8
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}

080057c2 <UI_HandleTotalizerEvent>:

void UI_HandleTotalizerEvent(UI_Context *ui, uint8_t nozzle, uint32_t value)
{
 80057c2:	b480      	push	{r7}
 80057c4:	b085      	sub	sp, #20
 80057c6:	af00      	add	r7, sp, #0
 80057c8:	60f8      	str	r0, [r7, #12]
 80057ca:	460b      	mov	r3, r1
 80057cc:	607a      	str	r2, [r7, #4]
 80057ce:	72fb      	strb	r3, [r7, #11]
    if (ui == NULL || nozzle < 1 || nozzle > 6) return;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d023      	beq.n	800581e <UI_HandleTotalizerEvent+0x5c>
 80057d6:	7afb      	ldrb	r3, [r7, #11]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d020      	beq.n	800581e <UI_HandleTotalizerEvent+0x5c>
 80057dc:	7afb      	ldrb	r3, [r7, #11]
 80057de:	2b06      	cmp	r3, #6
 80057e0:	d81d      	bhi.n	800581e <UI_HandleTotalizerEvent+0x5c>

    ui->totalizer_values[nozzle - 1] = value;
 80057e2:	7afb      	ldrb	r3, [r7, #11]
 80057e4:	3b01      	subs	r3, #1
 80057e6:	68fa      	ldr	r2, [r7, #12]
 80057e8:	3306      	adds	r3, #6
 80057ea:	009b      	lsls	r3, r3, #2
 80057ec:	4413      	add	r3, r2
 80057ee:	687a      	ldr	r2, [r7, #4]
 80057f0:	605a      	str	r2, [r3, #4]

    ui->totalizer_current_nozzle++;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057f8:	3301      	adds	r3, #1
 80057fa:	b2da      	uxtb	r2, r3
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    if (ui->totalizer_current_nozzle > 6)
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005808:	2b06      	cmp	r3, #6
 800580a:	d909      	bls.n	8005820 <UI_HandleTotalizerEvent+0x5e>
    {
        ui->totalizer_data_valid = true;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2201      	movs	r2, #1
 8005810:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        ui->totalizer_current_nozzle = 1;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2201      	movs	r2, #1
 8005818:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 800581c:	e000      	b.n	8005820 <UI_HandleTotalizerEvent+0x5e>
    if (ui == NULL || nozzle < 1 || nozzle > 6) return;
 800581e:	bf00      	nop
    }
}
 8005820:	3714      	adds	r7, #20
 8005822:	46bd      	mov	sp, r7
 8005824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005828:	4770      	bx	lr
	...

0800582c <UI_Task>:

void UI_Task(UI_Context *ui, char key)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b086      	sub	sp, #24
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
 8005834:	460b      	mov	r3, r1
 8005836:	70fb      	strb	r3, [r7, #3]
    if (ui == NULL || ui->mgr == NULL) return;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2b00      	cmp	r3, #0
 800583c:	f000 833c 	beq.w	8005eb8 <UI_Task+0x68c>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	2b00      	cmp	r3, #0
 8005846:	f000 8337 	beq.w	8005eb8 <UI_Task+0x68c>

    uint32_t now = HAL_GetTick();
 800584a:	f000 fbed 	bl	8006028 <HAL_GetTick>
 800584e:	60f8      	str	r0, [r7, #12]

    if (key != 0)
 8005850:	78fb      	ldrb	r3, [r7, #3]
 8005852:	2b00      	cmp	r3, #0
 8005854:	f000 82cd 	beq.w	8005df2 <UI_Task+0x5c6>
    {
        if (ui->active_pump_id < 1u) ui->active_pump_id = 1u;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	7b5b      	ldrb	r3, [r3, #13]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d102      	bne.n	8005866 <UI_Task+0x3a>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2201      	movs	r2, #1
 8005864:	735a      	strb	r2, [r3, #13]
        if (ui->active_pump_id > 2u) ui->active_pump_id = 2u;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	7b5b      	ldrb	r3, [r3, #13]
 800586a:	2b02      	cmp	r3, #2
 800586c:	d902      	bls.n	8005874 <UI_Task+0x48>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2202      	movs	r2, #2
 8005872:	735a      	strb	r2, [r3, #13]

        if (ui->screen == UI_SCREEN_HOME)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	7b1b      	ldrb	r3, [r3, #12]
 8005878:	2b00      	cmp	r3, #0
 800587a:	f040 80c0 	bne.w	80059fe <UI_Task+0x1d2>
        {
            if (key == KEY_SET)
 800587e:	78fb      	ldrb	r3, [r7, #3]
 8005880:	2b47      	cmp	r3, #71	@ 0x47
 8005882:	d109      	bne.n	8005898 <UI_Task+0x6c>
            {
                ui->screen = UI_SCREEN_MENU;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2202      	movs	r2, #2
 8005888:	731a      	strb	r2, [r3, #12]
                ui->menu_index = 0u;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2200      	movs	r2, #0
 800588e:	739a      	strb	r2, [r3, #14]
                ui_render_menu(ui);
 8005890:	6878      	ldr	r0, [r7, #4]
 8005892:	f7ff fcd3 	bl	800523c <ui_render_menu>
                return;
 8005896:	e312      	b.n	8005ebe <UI_Task+0x692>
            }
            else if (key == KEY_TIM_CAL)
 8005898:	78fb      	ldrb	r3, [r7, #3]
 800589a:	2b42      	cmp	r3, #66	@ 0x42
 800589c:	d119      	bne.n	80058d2 <UI_Task+0xa6>
            {
                ui->active_pump_id = (ui->active_pump_id == 1u) ? 2u : 1u;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	7b5b      	ldrb	r3, [r3, #13]
 80058a2:	2b01      	cmp	r3, #1
 80058a4:	d101      	bne.n	80058aa <UI_Task+0x7e>
 80058a6:	2202      	movs	r2, #2
 80058a8:	e000      	b.n	80058ac <UI_Task+0x80>
 80058aa:	2201      	movs	r2, #1
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	735a      	strb	r2, [r3, #13]
                ui_toast(ui, (ui->active_pump_id == 1u) ? "Active TRK1" : "Active TRK2", 900u);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	7b5b      	ldrb	r3, [r3, #13]
 80058b4:	2b01      	cmp	r3, #1
 80058b6:	d101      	bne.n	80058bc <UI_Task+0x90>
 80058b8:	4ba0      	ldr	r3, [pc, #640]	@ (8005b3c <UI_Task+0x310>)
 80058ba:	e000      	b.n	80058be <UI_Task+0x92>
 80058bc:	4ba0      	ldr	r3, [pc, #640]	@ (8005b40 <UI_Task+0x314>)
 80058be:	f44f 7261 	mov.w	r2, #900	@ 0x384
 80058c2:	4619      	mov	r1, r3
 80058c4:	6878      	ldr	r0, [r7, #4]
 80058c6:	f7ff fad3 	bl	8004e70 <ui_toast>
                ui_render_home(ui);
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	f7ff fb7e 	bl	8004fcc <ui_render_home>
                return;
 80058d0:	e2f5      	b.n	8005ebe <UI_Task+0x692>
            }
            else if (key == KEY_DAY_SEL)
 80058d2:	78fb      	ldrb	r3, [r7, #3]
 80058d4:	2b43      	cmp	r3, #67	@ 0x43
 80058d6:	d106      	bne.n	80058e6 <UI_Task+0xba>
            {
                ui->screen = UI_SCREEN_DISPENSE_MODE;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2201      	movs	r2, #1
 80058dc:	731a      	strb	r2, [r3, #12]
                ui_render_dispense_mode(ui);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f7ff fdf2 	bl	80054c8 <ui_render_dispense_mode>
                return;
 80058e4:	e2eb      	b.n	8005ebe <UI_Task+0x692>
            }
            else if (key == KEY_TOT)
 80058e6:	78fb      	ldrb	r3, [r7, #3]
 80058e8:	2b41      	cmp	r3, #65	@ 0x41
 80058ea:	d124      	bne.n	8005936 <UI_Task+0x10a>
            {
                ui->screen = UI_SCREEN_TOTALIZER;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2206      	movs	r2, #6
 80058f0:	731a      	strb	r2, [r3, #12]
                ui->totalizer_data_valid = false;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2200      	movs	r2, #0
 80058f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                ui->totalizer_current_nozzle = 1;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2201      	movs	r2, #1
 80058fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
                ui->totalizer_last_update_ms = now;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	68fa      	ldr	r2, [r7, #12]
 8005906:	639a      	str	r2, [r3, #56]	@ 0x38
                for (uint8_t i = 0; i < 6; i++)
 8005908:	2300      	movs	r3, #0
 800590a:	75fb      	strb	r3, [r7, #23]
 800590c:	e009      	b.n	8005922 <UI_Task+0xf6>
                {
                    ui->totalizer_values[i] = 0;
 800590e:	7dfb      	ldrb	r3, [r7, #23]
 8005910:	687a      	ldr	r2, [r7, #4]
 8005912:	3306      	adds	r3, #6
 8005914:	009b      	lsls	r3, r3, #2
 8005916:	4413      	add	r3, r2
 8005918:	2200      	movs	r2, #0
 800591a:	605a      	str	r2, [r3, #4]
                for (uint8_t i = 0; i < 6; i++)
 800591c:	7dfb      	ldrb	r3, [r7, #23]
 800591e:	3301      	adds	r3, #1
 8005920:	75fb      	strb	r3, [r7, #23]
 8005922:	7dfb      	ldrb	r3, [r7, #23]
 8005924:	2b05      	cmp	r3, #5
 8005926:	d9f2      	bls.n	800590e <UI_Task+0xe2>
                }
                UI_RequestTotalizerUpdate(ui);
 8005928:	6878      	ldr	r0, [r7, #4]
 800592a:	f7ff ff26 	bl	800577a <UI_RequestTotalizerUpdate>
                ui_render_totalizer(ui);
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	f7ff fd4c 	bl	80053cc <ui_render_totalizer>
                return;
 8005934:	e2c3      	b.n	8005ebe <UI_Task+0x692>
            }
            else if (key == KEY_MTH_PRI)
 8005936:	78fb      	ldrb	r3, [r7, #3]
 8005938:	2b44      	cmp	r3, #68	@ 0x44
 800593a:	d10d      	bne.n	8005958 <UI_Task+0x12c>
            {
                ui_edit_start(ui, (uint8_t)(ui->active_pump_id - 1u), true);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	7b5b      	ldrb	r3, [r3, #13]
 8005940:	3b01      	subs	r3, #1
 8005942:	b2db      	uxtb	r3, r3
 8005944:	2201      	movs	r2, #1
 8005946:	4619      	mov	r1, r3
 8005948:	6878      	ldr	r0, [r7, #4]
 800594a:	f7ff fe57 	bl	80055fc <ui_edit_start>
                ui_render_edit(ui, true);
 800594e:	2101      	movs	r1, #1
 8005950:	6878      	ldr	r0, [r7, #4]
 8005952:	f7ff fcc5 	bl	80052e0 <ui_render_edit>
                return;
 8005956:	e2b2      	b.n	8005ebe <UI_Task+0x692>
            }
            else if (key == KEY_INQ)
 8005958:	78fb      	ldrb	r3, [r7, #3]
 800595a:	2b48      	cmp	r3, #72	@ 0x48
 800595c:	d10e      	bne.n	800597c <UI_Task+0x150>
            {
                PumpMgr_RequestPollAllNow(ui->mgr);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4618      	mov	r0, r3
 8005964:	f7fc fe41 	bl	80025ea <PumpMgr_RequestPollAllNow>
                ui_toast(ui, "Poll now (all)", 900u);
 8005968:	f44f 7261 	mov.w	r2, #900	@ 0x384
 800596c:	4975      	ldr	r1, [pc, #468]	@ (8005b44 <UI_Task+0x318>)
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f7ff fa7e 	bl	8004e70 <ui_toast>
                ui_render_home(ui);
 8005974:	6878      	ldr	r0, [r7, #4]
 8005976:	f7ff fb29 	bl	8004fcc <ui_render_home>
                return;
 800597a:	e2a0      	b.n	8005ebe <UI_Task+0x692>
            }
            else if (key == KEY_OK)
 800597c:	78fb      	ldrb	r3, [r7, #3]
 800597e:	2b4b      	cmp	r3, #75	@ 0x4b
 8005980:	d118      	bne.n	80059b4 <UI_Task+0x188>
            {
                PumpMgr_RequestPollNow(ui->mgr, ui->active_pump_id);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681a      	ldr	r2, [r3, #0]
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	7b5b      	ldrb	r3, [r3, #13]
 800598a:	4619      	mov	r1, r3
 800598c:	4610      	mov	r0, r2
 800598e:	f7fc fe00 	bl	8002592 <PumpMgr_RequestPollNow>
                ui_toast(ui, (ui->active_pump_id == 1u) ? "Poll TRK1" : "Poll TRK2", 900u);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	7b5b      	ldrb	r3, [r3, #13]
 8005996:	2b01      	cmp	r3, #1
 8005998:	d101      	bne.n	800599e <UI_Task+0x172>
 800599a:	4b6b      	ldr	r3, [pc, #428]	@ (8005b48 <UI_Task+0x31c>)
 800599c:	e000      	b.n	80059a0 <UI_Task+0x174>
 800599e:	4b6b      	ldr	r3, [pc, #428]	@ (8005b4c <UI_Task+0x320>)
 80059a0:	f44f 7261 	mov.w	r2, #900	@ 0x384
 80059a4:	4619      	mov	r1, r3
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	f7ff fa62 	bl	8004e70 <ui_toast>
                ui_render_home(ui);
 80059ac:	6878      	ldr	r0, [r7, #4]
 80059ae:	f7ff fb0d 	bl	8004fcc <ui_render_home>
                return;
 80059b2:	e284      	b.n	8005ebe <UI_Task+0x692>
            }
            else if (key == KEY_RES)
 80059b4:	78fb      	ldrb	r3, [r7, #3]
 80059b6:	2b45      	cmp	r3, #69	@ 0x45
 80059b8:	f040 821b 	bne.w	8005df2 <UI_Task+0x5c6>
            {
                PumpMgr_ClearFail(ui->mgr, ui->active_pump_id);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681a      	ldr	r2, [r3, #0]
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	7b5b      	ldrb	r3, [r3, #13]
 80059c4:	4619      	mov	r1, r3
 80059c6:	4610      	mov	r0, r2
 80059c8:	f7fc fdb0 	bl	800252c <PumpMgr_ClearFail>
                PumpMgr_RequestPollNow(ui->mgr, ui->active_pump_id);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681a      	ldr	r2, [r3, #0]
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	7b5b      	ldrb	r3, [r3, #13]
 80059d4:	4619      	mov	r1, r3
 80059d6:	4610      	mov	r0, r2
 80059d8:	f7fc fddb 	bl	8002592 <PumpMgr_RequestPollNow>
                ui_toast(ui, (ui->active_pump_id == 1u) ? "Retry TRK1" : "Retry TRK2", 900u);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	7b5b      	ldrb	r3, [r3, #13]
 80059e0:	2b01      	cmp	r3, #1
 80059e2:	d101      	bne.n	80059e8 <UI_Task+0x1bc>
 80059e4:	4b5a      	ldr	r3, [pc, #360]	@ (8005b50 <UI_Task+0x324>)
 80059e6:	e000      	b.n	80059ea <UI_Task+0x1be>
 80059e8:	4b5a      	ldr	r3, [pc, #360]	@ (8005b54 <UI_Task+0x328>)
 80059ea:	f44f 7261 	mov.w	r2, #900	@ 0x384
 80059ee:	4619      	mov	r1, r3
 80059f0:	6878      	ldr	r0, [r7, #4]
 80059f2:	f7ff fa3d 	bl	8004e70 <ui_toast>
                ui_render_home(ui);
 80059f6:	6878      	ldr	r0, [r7, #4]
 80059f8:	f7ff fae8 	bl	8004fcc <ui_render_home>
                return;
 80059fc:	e25f      	b.n	8005ebe <UI_Task+0x692>
            }
        }
        else if (ui->screen == UI_SCREEN_TOTALIZER)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	7b1b      	ldrb	r3, [r3, #12]
 8005a02:	2b06      	cmp	r3, #6
 8005a04:	d10a      	bne.n	8005a1c <UI_Task+0x1f0>
        {
            if (key == KEY_ESC)
 8005a06:	78fb      	ldrb	r3, [r7, #3]
 8005a08:	2b46      	cmp	r3, #70	@ 0x46
 8005a0a:	f040 81f2 	bne.w	8005df2 <UI_Task+0x5c6>
            {
                ui->screen = UI_SCREEN_HOME;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2200      	movs	r2, #0
 8005a12:	731a      	strb	r2, [r3, #12]
                ui_render_home(ui);
 8005a14:	6878      	ldr	r0, [r7, #4]
 8005a16:	f7ff fad9 	bl	8004fcc <ui_render_home>
                return;
 8005a1a:	e250      	b.n	8005ebe <UI_Task+0x692>
            }
        }
        else if (ui->screen == UI_SCREEN_DISPENSE_MODE)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	7b1b      	ldrb	r3, [r3, #12]
 8005a20:	2b01      	cmp	r3, #1
 8005a22:	d159      	bne.n	8005ad8 <UI_Task+0x2ac>
        {
            if (key == KEY_ESC)
 8005a24:	78fb      	ldrb	r3, [r7, #3]
 8005a26:	2b46      	cmp	r3, #70	@ 0x46
 8005a28:	d106      	bne.n	8005a38 <UI_Task+0x20c>
            {
                ui->screen = UI_SCREEN_HOME;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	731a      	strb	r2, [r3, #12]
                ui_render_home(ui);
 8005a30:	6878      	ldr	r0, [r7, #4]
 8005a32:	f7ff facb 	bl	8004fcc <ui_render_home>
                return;
 8005a36:	e242      	b.n	8005ebe <UI_Task+0x692>
            }
            else if (key == KEY_SET)
 8005a38:	78fb      	ldrb	r3, [r7, #3]
 8005a3a:	2b47      	cmp	r3, #71	@ 0x47
 8005a3c:	d11c      	bne.n	8005a78 <UI_Task+0x24c>
            {
                uint8_t current = (uint8_t)ui->dispense_mode[ui->active_pump_id - 1];
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	7b5b      	ldrb	r3, [r3, #13]
 8005a42:	3b01      	subs	r3, #1
 8005a44:	687a      	ldr	r2, [r7, #4]
 8005a46:	4413      	add	r3, r2
 8005a48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a4c:	75bb      	strb	r3, [r7, #22]
                if (current == 0)
 8005a4e:	7dbb      	ldrb	r3, [r7, #22]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d102      	bne.n	8005a5a <UI_Task+0x22e>
                {
                    current = DISPENSE_MODE_COUNT - 1;
 8005a54:	2303      	movs	r3, #3
 8005a56:	75bb      	strb	r3, [r7, #22]
 8005a58:	e002      	b.n	8005a60 <UI_Task+0x234>
                }
                else
                {
                    current--;
 8005a5a:	7dbb      	ldrb	r3, [r7, #22]
 8005a5c:	3b01      	subs	r3, #1
 8005a5e:	75bb      	strb	r3, [r7, #22]
                }
                ui->dispense_mode[ui->active_pump_id - 1] = (DispenseMode)current;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	7b5b      	ldrb	r3, [r3, #13]
 8005a64:	3b01      	subs	r3, #1
 8005a66:	687a      	ldr	r2, [r7, #4]
 8005a68:	4413      	add	r3, r2
 8005a6a:	7dba      	ldrb	r2, [r7, #22]
 8005a6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
                ui_render_dispense_mode(ui);
 8005a70:	6878      	ldr	r0, [r7, #4]
 8005a72:	f7ff fd29 	bl	80054c8 <ui_render_dispense_mode>
                return;
 8005a76:	e222      	b.n	8005ebe <UI_Task+0x692>
            }
            else if (key == KEY_INQ)
 8005a78:	78fb      	ldrb	r3, [r7, #3]
 8005a7a:	2b48      	cmp	r3, #72	@ 0x48
 8005a7c:	d11b      	bne.n	8005ab6 <UI_Task+0x28a>
            {
                uint8_t current = (uint8_t)ui->dispense_mode[ui->active_pump_id - 1];
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	7b5b      	ldrb	r3, [r3, #13]
 8005a82:	3b01      	subs	r3, #1
 8005a84:	687a      	ldr	r2, [r7, #4]
 8005a86:	4413      	add	r3, r2
 8005a88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a8c:	757b      	strb	r3, [r7, #21]
                current++;
 8005a8e:	7d7b      	ldrb	r3, [r7, #21]
 8005a90:	3301      	adds	r3, #1
 8005a92:	757b      	strb	r3, [r7, #21]
                if (current >= DISPENSE_MODE_COUNT)
 8005a94:	7d7b      	ldrb	r3, [r7, #21]
 8005a96:	2b03      	cmp	r3, #3
 8005a98:	d901      	bls.n	8005a9e <UI_Task+0x272>
                {
                    current = 0;
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	757b      	strb	r3, [r7, #21]
                }
                ui->dispense_mode[ui->active_pump_id - 1] = (DispenseMode)current;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	7b5b      	ldrb	r3, [r3, #13]
 8005aa2:	3b01      	subs	r3, #1
 8005aa4:	687a      	ldr	r2, [r7, #4]
 8005aa6:	4413      	add	r3, r2
 8005aa8:	7d7a      	ldrb	r2, [r7, #21]
 8005aaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
                ui_render_dispense_mode(ui);
 8005aae:	6878      	ldr	r0, [r7, #4]
 8005ab0:	f7ff fd0a 	bl	80054c8 <ui_render_dispense_mode>
                return;
 8005ab4:	e203      	b.n	8005ebe <UI_Task+0x692>
            }
            else if (key == KEY_OK)
 8005ab6:	78fb      	ldrb	r3, [r7, #3]
 8005ab8:	2b4b      	cmp	r3, #75	@ 0x4b
 8005aba:	f040 819a 	bne.w	8005df2 <UI_Task+0x5c6>
            {
                ui_toast(ui, "Mode saved", 900u);
 8005abe:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8005ac2:	4925      	ldr	r1, [pc, #148]	@ (8005b58 <UI_Task+0x32c>)
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	f7ff f9d3 	bl	8004e70 <ui_toast>
                ui->screen = UI_SCREEN_HOME;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2200      	movs	r2, #0
 8005ace:	731a      	strb	r2, [r3, #12]
                ui_render_home(ui);
 8005ad0:	6878      	ldr	r0, [r7, #4]
 8005ad2:	f7ff fa7b 	bl	8004fcc <ui_render_home>
                return;
 8005ad6:	e1f2      	b.n	8005ebe <UI_Task+0x692>
            }
        }
        else if (ui->screen == UI_SCREEN_MENU)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	7b1b      	ldrb	r3, [r3, #12]
 8005adc:	2b02      	cmp	r3, #2
 8005ade:	f040 80ae 	bne.w	8005c3e <UI_Task+0x412>
        {
            if (key == KEY_ESC)
 8005ae2:	78fb      	ldrb	r3, [r7, #3]
 8005ae4:	2b46      	cmp	r3, #70	@ 0x46
 8005ae6:	d106      	bne.n	8005af6 <UI_Task+0x2ca>
            {
                ui->screen = UI_SCREEN_HOME;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2200      	movs	r2, #0
 8005aec:	731a      	strb	r2, [r3, #12]
                ui_render_home(ui);
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f7ff fa6c 	bl	8004fcc <ui_render_home>
                return;
 8005af4:	e1e3      	b.n	8005ebe <UI_Task+0x692>
            }
            else if (key == KEY_SET)
 8005af6:	78fb      	ldrb	r3, [r7, #3]
 8005af8:	2b47      	cmp	r3, #71	@ 0x47
 8005afa:	d10d      	bne.n	8005b18 <UI_Task+0x2ec>
            {
                if (ui->menu_index > 0u) ui->menu_index--;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	7b9b      	ldrb	r3, [r3, #14]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d005      	beq.n	8005b10 <UI_Task+0x2e4>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	7b9b      	ldrb	r3, [r3, #14]
 8005b08:	3b01      	subs	r3, #1
 8005b0a:	b2da      	uxtb	r2, r3
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	739a      	strb	r2, [r3, #14]
                ui_render_menu(ui);
 8005b10:	6878      	ldr	r0, [r7, #4]
 8005b12:	f7ff fb93 	bl	800523c <ui_render_menu>
                return;
 8005b16:	e1d2      	b.n	8005ebe <UI_Task+0x692>
            }
            else if (key == KEY_INQ)
 8005b18:	78fb      	ldrb	r3, [r7, #3]
 8005b1a:	2b48      	cmp	r3, #72	@ 0x48
 8005b1c:	d11e      	bne.n	8005b5c <UI_Task+0x330>
            {
                if (ui->menu_index < 5u) ui->menu_index++;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	7b9b      	ldrb	r3, [r3, #14]
 8005b22:	2b04      	cmp	r3, #4
 8005b24:	d805      	bhi.n	8005b32 <UI_Task+0x306>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	7b9b      	ldrb	r3, [r3, #14]
 8005b2a:	3301      	adds	r3, #1
 8005b2c:	b2da      	uxtb	r2, r3
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	739a      	strb	r2, [r3, #14]
                ui_render_menu(ui);
 8005b32:	6878      	ldr	r0, [r7, #4]
 8005b34:	f7ff fb82 	bl	800523c <ui_render_menu>
                return;
 8005b38:	e1c1      	b.n	8005ebe <UI_Task+0x692>
 8005b3a:	bf00      	nop
 8005b3c:	08018f98 	.word	0x08018f98
 8005b40:	08018fa4 	.word	0x08018fa4
 8005b44:	08018fb0 	.word	0x08018fb0
 8005b48:	08018fc0 	.word	0x08018fc0
 8005b4c:	08018fcc 	.word	0x08018fcc
 8005b50:	08018fd8 	.word	0x08018fd8
 8005b54:	08018fe4 	.word	0x08018fe4
 8005b58:	08018ff0 	.word	0x08018ff0
            }
            else if (key == KEY_OK)
 8005b5c:	78fb      	ldrb	r3, [r7, #3]
 8005b5e:	2b4b      	cmp	r3, #75	@ 0x4b
 8005b60:	f040 8147 	bne.w	8005df2 <UI_Task+0x5c6>
            {
                switch (ui->menu_index)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	7b9b      	ldrb	r3, [r3, #14]
 8005b68:	2b04      	cmp	r3, #4
 8005b6a:	d861      	bhi.n	8005c30 <UI_Task+0x404>
 8005b6c:	a201      	add	r2, pc, #4	@ (adr r2, 8005b74 <UI_Task+0x348>)
 8005b6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b72:	bf00      	nop
 8005b74:	08005b89 	.word	0x08005b89
 8005b78:	08005b9d 	.word	0x08005b9d
 8005b7c:	08005bb1 	.word	0x08005bb1
 8005b80:	08005bc5 	.word	0x08005bc5
 8005b84:	08005bd9 	.word	0x08005bd9
                {
                    case 0: ui_edit_start(ui, 0u, true);  ui_render_edit(ui, true);  return;
 8005b88:	2201      	movs	r2, #1
 8005b8a:	2100      	movs	r1, #0
 8005b8c:	6878      	ldr	r0, [r7, #4]
 8005b8e:	f7ff fd35 	bl	80055fc <ui_edit_start>
 8005b92:	2101      	movs	r1, #1
 8005b94:	6878      	ldr	r0, [r7, #4]
 8005b96:	f7ff fba3 	bl	80052e0 <ui_render_edit>
 8005b9a:	e190      	b.n	8005ebe <UI_Task+0x692>
                    case 1: ui_edit_start(ui, 0u, false); ui_render_edit(ui, false); return;
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	2100      	movs	r1, #0
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	f7ff fd2b 	bl	80055fc <ui_edit_start>
 8005ba6:	2100      	movs	r1, #0
 8005ba8:	6878      	ldr	r0, [r7, #4]
 8005baa:	f7ff fb99 	bl	80052e0 <ui_render_edit>
 8005bae:	e186      	b.n	8005ebe <UI_Task+0x692>
                    case 2: ui_edit_start(ui, 1u, true);  ui_render_edit(ui, true);  return;
 8005bb0:	2201      	movs	r2, #1
 8005bb2:	2101      	movs	r1, #1
 8005bb4:	6878      	ldr	r0, [r7, #4]
 8005bb6:	f7ff fd21 	bl	80055fc <ui_edit_start>
 8005bba:	2101      	movs	r1, #1
 8005bbc:	6878      	ldr	r0, [r7, #4]
 8005bbe:	f7ff fb8f 	bl	80052e0 <ui_render_edit>
 8005bc2:	e17c      	b.n	8005ebe <UI_Task+0x692>
                    case 3: ui_edit_start(ui, 1u, false); ui_render_edit(ui, false); return;
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	2101      	movs	r1, #1
 8005bc8:	6878      	ldr	r0, [r7, #4]
 8005bca:	f7ff fd17 	bl	80055fc <ui_edit_start>
 8005bce:	2100      	movs	r1, #0
 8005bd0:	6878      	ldr	r0, [r7, #4]
 8005bd2:	f7ff fb85 	bl	80052e0 <ui_render_edit>
 8005bd6:	e172      	b.n	8005ebe <UI_Task+0x692>
                    case 4:
                    {
                        if (ui->settings)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	f000 816d 	beq.w	8005ebc <UI_Task+0x690>
                        {
                            Settings_CaptureFromPumpMgr(ui->settings, ui->mgr);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	685a      	ldr	r2, [r3, #4]
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4619      	mov	r1, r3
 8005bec:	4610      	mov	r0, r2
 8005bee:	f7fe f996 	bl	8003f1e <Settings_CaptureFromPumpMgr>
                            if (Settings_RequestSave(ui->settings))
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	f7fe f818 	bl	8003c2c <Settings_RequestSave>
 8005bfc:	4603      	mov	r3, r0
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d00c      	beq.n	8005c1c <UI_Task+0x3f0>
                            {
                                ui_toast(ui, "Saving...", 1500u);
 8005c02:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8005c06:	499c      	ldr	r1, [pc, #624]	@ (8005e78 <UI_Task+0x64c>)
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f7ff f931 	bl	8004e70 <ui_toast>
                                ui->screen = UI_SCREEN_HOME;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2200      	movs	r2, #0
 8005c12:	731a      	strb	r2, [r3, #12]
                                ui_render_home(ui);
 8005c14:	6878      	ldr	r0, [r7, #4]
 8005c16:	f7ff f9d9 	bl	8004fcc <ui_render_home>
                            {
                                ui_toast(ui, "Save busy", 1500u);
                                ui_render_menu(ui);
                            }
                        }
                        return;
 8005c1a:	e14f      	b.n	8005ebc <UI_Task+0x690>
                                ui_toast(ui, "Save busy", 1500u);
 8005c1c:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8005c20:	4996      	ldr	r1, [pc, #600]	@ (8005e7c <UI_Task+0x650>)
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f7ff f924 	bl	8004e70 <ui_toast>
                                ui_render_menu(ui);
 8005c28:	6878      	ldr	r0, [r7, #4]
 8005c2a:	f7ff fb07 	bl	800523c <ui_render_menu>
                        return;
 8005c2e:	e145      	b.n	8005ebc <UI_Task+0x690>
                    }
                    case 5:
                    default:
                        ui->screen = UI_SCREEN_HOME;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2200      	movs	r2, #0
 8005c34:	731a      	strb	r2, [r3, #12]
                        ui_render_home(ui);
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	f7ff f9c8 	bl	8004fcc <ui_render_home>
                        return;
 8005c3c:	e13f      	b.n	8005ebe <UI_Task+0x692>
                }
            }
        }
        else if (ui->screen == UI_SCREEN_EDIT_PRICE || ui->screen == UI_SCREEN_EDIT_ADDR)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	7b1b      	ldrb	r3, [r3, #12]
 8005c42:	2b04      	cmp	r3, #4
 8005c44:	d004      	beq.n	8005c50 <UI_Task+0x424>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	7b1b      	ldrb	r3, [r3, #12]
 8005c4a:	2b05      	cmp	r3, #5
 8005c4c:	f040 80d1 	bne.w	8005df2 <UI_Task+0x5c6>
        {
            bool is_price = (ui->screen == UI_SCREEN_EDIT_PRICE);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	7b1b      	ldrb	r3, [r3, #12]
 8005c54:	2b04      	cmp	r3, #4
 8005c56:	bf0c      	ite	eq
 8005c58:	2301      	moveq	r3, #1
 8005c5a:	2300      	movne	r3, #0
 8005c5c:	72fb      	strb	r3, [r7, #11]
            uint8_t max_len = is_price ? 4u : 2u;
 8005c5e:	7afb      	ldrb	r3, [r7, #11]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d001      	beq.n	8005c68 <UI_Task+0x43c>
 8005c64:	2304      	movs	r3, #4
 8005c66:	e000      	b.n	8005c6a <UI_Task+0x43e>
 8005c68:	2302      	movs	r3, #2
 8005c6a:	72bb      	strb	r3, [r7, #10]

            if (key == KEY_ESC)
 8005c6c:	78fb      	ldrb	r3, [r7, #3]
 8005c6e:	2b46      	cmp	r3, #70	@ 0x46
 8005c70:	d106      	bne.n	8005c80 <UI_Task+0x454>
            {
                ui->screen = UI_SCREEN_MENU;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2202      	movs	r2, #2
 8005c76:	731a      	strb	r2, [r3, #12]
                ui_render_menu(ui);
 8005c78:	6878      	ldr	r0, [r7, #4]
 8005c7a:	f7ff fadf 	bl	800523c <ui_render_menu>
                return;
 8005c7e:	e11e      	b.n	8005ebe <UI_Task+0x692>
            }
            else if (key == '.' || key == KEY_RES)
 8005c80:	78fb      	ldrb	r3, [r7, #3]
 8005c82:	2b2e      	cmp	r3, #46	@ 0x2e
 8005c84:	d002      	beq.n	8005c8c <UI_Task+0x460>
 8005c86:	78fb      	ldrb	r3, [r7, #3]
 8005c88:	2b45      	cmp	r3, #69	@ 0x45
 8005c8a:	d116      	bne.n	8005cba <UI_Task+0x48e>
            {
                if (ui->edit_len > 0u)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	7e1b      	ldrb	r3, [r3, #24]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d00c      	beq.n	8005cae <UI_Task+0x482>
                {
                    ui->edit_len--;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	7e1b      	ldrb	r3, [r3, #24]
 8005c98:	3b01      	subs	r3, #1
 8005c9a:	b2da      	uxtb	r2, r3
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	761a      	strb	r2, [r3, #24]
                    ui->edit_buf[ui->edit_len] = 0;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	7e1b      	ldrb	r3, [r3, #24]
 8005ca4:	461a      	mov	r2, r3
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	4413      	add	r3, r2
 8005caa:	2200      	movs	r2, #0
 8005cac:	741a      	strb	r2, [r3, #16]
                }
                ui_render_edit(ui, is_price);
 8005cae:	7afb      	ldrb	r3, [r7, #11]
 8005cb0:	4619      	mov	r1, r3
 8005cb2:	6878      	ldr	r0, [r7, #4]
 8005cb4:	f7ff fb14 	bl	80052e0 <ui_render_edit>
                return;
 8005cb8:	e101      	b.n	8005ebe <UI_Task+0x692>
            }
            else if (key == KEY_OK)
 8005cba:	78fb      	ldrb	r3, [r7, #3]
 8005cbc:	2b4b      	cmp	r3, #75	@ 0x4b
 8005cbe:	d174      	bne.n	8005daa <UI_Task+0x57e>
            {
                uint32_t v = ui_parse_u32(ui->edit_buf);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	3310      	adds	r3, #16
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	f7ff fc6e 	bl	80055a6 <ui_parse_u32>
 8005cca:	6138      	str	r0, [r7, #16]
                uint8_t id = (uint8_t)(ui->edit_pump_index + 1u);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	7bdb      	ldrb	r3, [r3, #15]
 8005cd0:	3301      	adds	r3, #1
 8005cd2:	727b      	strb	r3, [r7, #9]

                if (is_price)
 8005cd4:	7afb      	ldrb	r3, [r7, #11]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d022      	beq.n	8005d20 <UI_Task+0x4f4>
                {
                    if (v > 9999u) v = 9999u;
 8005cda:	693b      	ldr	r3, [r7, #16]
 8005cdc:	f242 720f 	movw	r2, #9999	@ 0x270f
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d902      	bls.n	8005cea <UI_Task+0x4be>
 8005ce4:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005ce8:	613b      	str	r3, [r7, #16]
                    (void)PumpMgr_SetPrice(ui->mgr, id, v);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	7a79      	ldrb	r1, [r7, #9]
 8005cf0:	693a      	ldr	r2, [r7, #16]
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	f7fc fb85 	bl	8002402 <PumpMgr_SetPrice>
                    if (ui->settings)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d008      	beq.n	8005d12 <UI_Task+0x4e6>
                    {
                        (void)Settings_SetPumpPrice(ui->settings, ui->edit_pump_index, (uint16_t)v);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6858      	ldr	r0, [r3, #4]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	7bdb      	ldrb	r3, [r3, #15]
 8005d08:	693a      	ldr	r2, [r7, #16]
 8005d0a:	b292      	uxth	r2, r2
 8005d0c:	4619      	mov	r1, r3
 8005d0e:	f7fe f969 	bl	8003fe4 <Settings_SetPumpPrice>
                    }
                    ui_toast(ui, "Price updated", 1200u);
 8005d12:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 8005d16:	495a      	ldr	r1, [pc, #360]	@ (8005e80 <UI_Task+0x654>)
 8005d18:	6878      	ldr	r0, [r7, #4]
 8005d1a:	f7ff f8a9 	bl	8004e70 <ui_toast>
 8005d1e:	e024      	b.n	8005d6a <UI_Task+0x53e>
                }
                else
                {
                    if (v < 1u) v = 1u;
 8005d20:	693b      	ldr	r3, [r7, #16]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d101      	bne.n	8005d2a <UI_Task+0x4fe>
 8005d26:	2301      	movs	r3, #1
 8005d28:	613b      	str	r3, [r7, #16]
                    if (v > 32u) v = 32u;
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	2b20      	cmp	r3, #32
 8005d2e:	d901      	bls.n	8005d34 <UI_Task+0x508>
 8005d30:	2320      	movs	r3, #32
 8005d32:	613b      	str	r3, [r7, #16]
                    (void)PumpMgr_SetSlaveAddr(ui->mgr, id, (uint8_t)v);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	693a      	ldr	r2, [r7, #16]
 8005d3a:	b2d2      	uxtb	r2, r2
 8005d3c:	7a79      	ldrb	r1, [r7, #9]
 8005d3e:	4618      	mov	r0, r3
 8005d40:	f7fc fb90 	bl	8002464 <PumpMgr_SetSlaveAddr>
                    if (ui->settings)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	685b      	ldr	r3, [r3, #4]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d008      	beq.n	8005d5e <UI_Task+0x532>
                    {
                        (void)Settings_SetPumpSlaveAddr(ui->settings, ui->edit_pump_index, (uint8_t)v);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6858      	ldr	r0, [r3, #4]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	7bdb      	ldrb	r3, [r3, #15]
 8005d54:	693a      	ldr	r2, [r7, #16]
 8005d56:	b2d2      	uxtb	r2, r2
 8005d58:	4619      	mov	r1, r3
 8005d5a:	f7fe f96c 	bl	8004036 <Settings_SetPumpSlaveAddr>
                    }
                    ui_toast(ui, "Addr updated", 1200u);
 8005d5e:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 8005d62:	4948      	ldr	r1, [pc, #288]	@ (8005e84 <UI_Task+0x658>)
 8005d64:	6878      	ldr	r0, [r7, #4]
 8005d66:	f7ff f883 	bl	8004e70 <ui_toast>
                }

                if (ui->settings)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d014      	beq.n	8005d9c <UI_Task+0x570>
                {
                    if (Settings_RequestSave(ui->settings))
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	4618      	mov	r0, r3
 8005d78:	f7fd ff58 	bl	8003c2c <Settings_RequestSave>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d009      	beq.n	8005d96 <UI_Task+0x56a>
                    {
                        CDC_Log("UI: Settings save requested");
 8005d82:	4841      	ldr	r0, [pc, #260]	@ (8005e88 <UI_Task+0x65c>)
 8005d84:	f7fa fec4 	bl	8000b10 <CDC_Log>
                        ui_toast(ui, "Saved to EEPROM", 1200u);
 8005d88:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 8005d8c:	493f      	ldr	r1, [pc, #252]	@ (8005e8c <UI_Task+0x660>)
 8005d8e:	6878      	ldr	r0, [r7, #4]
 8005d90:	f7ff f86e 	bl	8004e70 <ui_toast>
 8005d94:	e002      	b.n	8005d9c <UI_Task+0x570>
                    }
                    else
                    {
                        CDC_Log("UI: Settings save pending");
 8005d96:	483e      	ldr	r0, [pc, #248]	@ (8005e90 <UI_Task+0x664>)
 8005d98:	f7fa feba 	bl	8000b10 <CDC_Log>
                    }
                }

                ui->screen = UI_SCREEN_MENU;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2202      	movs	r2, #2
 8005da0:	731a      	strb	r2, [r3, #12]
                ui_render_menu(ui);
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f7ff fa4a 	bl	800523c <ui_render_menu>
                return;
 8005da8:	e089      	b.n	8005ebe <UI_Task+0x692>
            }
            else if (ui_is_digit(key))
 8005daa:	78fb      	ldrb	r3, [r7, #3]
 8005dac:	4618      	mov	r0, r3
 8005dae:	f7ff fbe3 	bl	8005578 <ui_is_digit>
 8005db2:	4603      	mov	r3, r0
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d01c      	beq.n	8005df2 <UI_Task+0x5c6>
            {
                if (ui->edit_len < max_len)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	7e1b      	ldrb	r3, [r3, #24]
 8005dbc:	7aba      	ldrb	r2, [r7, #10]
 8005dbe:	429a      	cmp	r2, r3
 8005dc0:	d911      	bls.n	8005de6 <UI_Task+0x5ba>
                {
                    ui->edit_buf[ui->edit_len++] = key;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	7e1b      	ldrb	r3, [r3, #24]
 8005dc6:	1c5a      	adds	r2, r3, #1
 8005dc8:	b2d1      	uxtb	r1, r2
 8005dca:	687a      	ldr	r2, [r7, #4]
 8005dcc:	7611      	strb	r1, [r2, #24]
 8005dce:	461a      	mov	r2, r3
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	4413      	add	r3, r2
 8005dd4:	78fa      	ldrb	r2, [r7, #3]
 8005dd6:	741a      	strb	r2, [r3, #16]
                    ui->edit_buf[ui->edit_len] = 0;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	7e1b      	ldrb	r3, [r3, #24]
 8005ddc:	461a      	mov	r2, r3
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	4413      	add	r3, r2
 8005de2:	2200      	movs	r2, #0
 8005de4:	741a      	strb	r2, [r3, #16]
                }
                ui_render_edit(ui, is_price);
 8005de6:	7afb      	ldrb	r3, [r7, #11]
 8005de8:	4619      	mov	r1, r3
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f7ff fa78 	bl	80052e0 <ui_render_edit>
                return;
 8005df0:	e065      	b.n	8005ebe <UI_Task+0x692>
            }
        }
    }

    if ((now - ui->last_render_ms) >= UI_RENDER_PERIOD_MS)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	689b      	ldr	r3, [r3, #8]
 8005df6:	68fa      	ldr	r2, [r7, #12]
 8005df8:	1ad3      	subs	r3, r2, r3
 8005dfa:	2b63      	cmp	r3, #99	@ 0x63
 8005dfc:	d95f      	bls.n	8005ebe <UI_Task+0x692>
    {
        ui->last_render_ms = now;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	68fa      	ldr	r2, [r7, #12]
 8005e02:	609a      	str	r2, [r3, #8]

        if (ui->screen == UI_SCREEN_TOTALIZER &&
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	7b1b      	ldrb	r3, [r3, #12]
 8005e08:	2b06      	cmp	r3, #6
 8005e0a:	d114      	bne.n	8005e36 <UI_Task+0x60a>
            !ui->totalizer_data_valid &&
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005e12:	f083 0301 	eor.w	r3, r3, #1
 8005e16:	b2db      	uxtb	r3, r3
        if (ui->screen == UI_SCREEN_TOTALIZER &&
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d00c      	beq.n	8005e36 <UI_Task+0x60a>
            (now - ui->totalizer_last_update_ms) > 500u)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e20:	68fa      	ldr	r2, [r7, #12]
 8005e22:	1ad3      	subs	r3, r2, r3
            !ui->totalizer_data_valid &&
 8005e24:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8005e28:	d905      	bls.n	8005e36 <UI_Task+0x60a>
        {
            ui->totalizer_last_update_ms = now;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	68fa      	ldr	r2, [r7, #12]
 8005e2e:	639a      	str	r2, [r3, #56]	@ 0x38
            UI_RequestTotalizerUpdate(ui);
 8005e30:	6878      	ldr	r0, [r7, #4]
 8005e32:	f7ff fca2 	bl	800577a <UI_RequestTotalizerUpdate>
        }

        if (ui->screen == UI_SCREEN_HOME)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	7b1b      	ldrb	r3, [r3, #12]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d103      	bne.n	8005e46 <UI_Task+0x61a>
        {
            ui_render_home(ui);
 8005e3e:	6878      	ldr	r0, [r7, #4]
 8005e40:	f7ff f8c4 	bl	8004fcc <ui_render_home>
 8005e44:	e03b      	b.n	8005ebe <UI_Task+0x692>
        }
        else if (ui->screen == UI_SCREEN_TOTALIZER)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	7b1b      	ldrb	r3, [r3, #12]
 8005e4a:	2b06      	cmp	r3, #6
 8005e4c:	d103      	bne.n	8005e56 <UI_Task+0x62a>
        {
            ui_render_totalizer(ui);
 8005e4e:	6878      	ldr	r0, [r7, #4]
 8005e50:	f7ff fabc 	bl	80053cc <ui_render_totalizer>
 8005e54:	e033      	b.n	8005ebe <UI_Task+0x692>
        }
        else if (ui->screen == UI_SCREEN_DISPENSE_MODE)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	7b1b      	ldrb	r3, [r3, #12]
 8005e5a:	2b01      	cmp	r3, #1
 8005e5c:	d103      	bne.n	8005e66 <UI_Task+0x63a>
        {
            ui_render_dispense_mode(ui);
 8005e5e:	6878      	ldr	r0, [r7, #4]
 8005e60:	f7ff fb32 	bl	80054c8 <ui_render_dispense_mode>
 8005e64:	e02b      	b.n	8005ebe <UI_Task+0x692>
        }
        else if (ui->screen == UI_SCREEN_MENU)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	7b1b      	ldrb	r3, [r3, #12]
 8005e6a:	2b02      	cmp	r3, #2
 8005e6c:	d112      	bne.n	8005e94 <UI_Task+0x668>
        {
            ui_render_menu(ui);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f7ff f9e4 	bl	800523c <ui_render_menu>
 8005e74:	e023      	b.n	8005ebe <UI_Task+0x692>
 8005e76:	bf00      	nop
 8005e78:	08018ffc 	.word	0x08018ffc
 8005e7c:	08019008 	.word	0x08019008
 8005e80:	08019014 	.word	0x08019014
 8005e84:	08019024 	.word	0x08019024
 8005e88:	08019034 	.word	0x08019034
 8005e8c:	08019050 	.word	0x08019050
 8005e90:	08019060 	.word	0x08019060
        }
        else if (ui->screen == UI_SCREEN_EDIT_PRICE)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	7b1b      	ldrb	r3, [r3, #12]
 8005e98:	2b04      	cmp	r3, #4
 8005e9a:	d104      	bne.n	8005ea6 <UI_Task+0x67a>
        {
            ui_render_edit(ui, true);
 8005e9c:	2101      	movs	r1, #1
 8005e9e:	6878      	ldr	r0, [r7, #4]
 8005ea0:	f7ff fa1e 	bl	80052e0 <ui_render_edit>
 8005ea4:	e00b      	b.n	8005ebe <UI_Task+0x692>
        }
        else if (ui->screen == UI_SCREEN_EDIT_ADDR)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	7b1b      	ldrb	r3, [r3, #12]
 8005eaa:	2b05      	cmp	r3, #5
 8005eac:	d107      	bne.n	8005ebe <UI_Task+0x692>
        {
            ui_render_edit(ui, false);
 8005eae:	2100      	movs	r1, #0
 8005eb0:	6878      	ldr	r0, [r7, #4]
 8005eb2:	f7ff fa15 	bl	80052e0 <ui_render_edit>
 8005eb6:	e002      	b.n	8005ebe <UI_Task+0x692>
    if (ui == NULL || ui->mgr == NULL) return;
 8005eb8:	bf00      	nop
 8005eba:	e000      	b.n	8005ebe <UI_Task+0x692>
                        return;
 8005ebc:	bf00      	nop
        }
    }
}
 8005ebe:	3718      	adds	r7, #24
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}

08005ec4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8005ec4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8005f00 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8005ec8:	f7fe ffba 	bl	8004e40 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005ecc:	f7fe ff18 	bl	8004d00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005ed0:	480c      	ldr	r0, [pc, #48]	@ (8005f04 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005ed2:	490d      	ldr	r1, [pc, #52]	@ (8005f08 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005ed4:	4a0d      	ldr	r2, [pc, #52]	@ (8005f0c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005ed6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005ed8:	e002      	b.n	8005ee0 <LoopCopyDataInit>

08005eda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005eda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005edc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005ede:	3304      	adds	r3, #4

08005ee0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005ee0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005ee2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005ee4:	d3f9      	bcc.n	8005eda <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005ee6:	4a0a      	ldr	r2, [pc, #40]	@ (8005f10 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005ee8:	4c0a      	ldr	r4, [pc, #40]	@ (8005f14 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005eea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005eec:	e001      	b.n	8005ef2 <LoopFillZerobss>

08005eee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005eee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005ef0:	3204      	adds	r2, #4

08005ef2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005ef2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005ef4:	d3fb      	bcc.n	8005eee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005ef6:	f012 f999 	bl	801822c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005efa:	f7fb fd2f 	bl	800195c <main>
  bx  lr
 8005efe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005f00:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8005f04:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8005f08:	2400018c 	.word	0x2400018c
  ldr r2, =_sidata
 8005f0c:	08019340 	.word	0x08019340
  ldr r2, =_sbss
 8005f10:	240001a0 	.word	0x240001a0
  ldr r4, =_ebss
 8005f14:	240040f8 	.word	0x240040f8

08005f18 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005f18:	e7fe      	b.n	8005f18 <ADC3_IRQHandler>
	...

08005f1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b082      	sub	sp, #8
 8005f20:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005f22:	2003      	movs	r0, #3
 8005f24:	f000 f98c 	bl	8006240 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005f28:	f007 fee6 	bl	800dcf8 <HAL_RCC_GetSysClockFreq>
 8005f2c:	4602      	mov	r2, r0
 8005f2e:	4b15      	ldr	r3, [pc, #84]	@ (8005f84 <HAL_Init+0x68>)
 8005f30:	699b      	ldr	r3, [r3, #24]
 8005f32:	0a1b      	lsrs	r3, r3, #8
 8005f34:	f003 030f 	and.w	r3, r3, #15
 8005f38:	4913      	ldr	r1, [pc, #76]	@ (8005f88 <HAL_Init+0x6c>)
 8005f3a:	5ccb      	ldrb	r3, [r1, r3]
 8005f3c:	f003 031f 	and.w	r3, r3, #31
 8005f40:	fa22 f303 	lsr.w	r3, r2, r3
 8005f44:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005f46:	4b0f      	ldr	r3, [pc, #60]	@ (8005f84 <HAL_Init+0x68>)
 8005f48:	699b      	ldr	r3, [r3, #24]
 8005f4a:	f003 030f 	and.w	r3, r3, #15
 8005f4e:	4a0e      	ldr	r2, [pc, #56]	@ (8005f88 <HAL_Init+0x6c>)
 8005f50:	5cd3      	ldrb	r3, [r2, r3]
 8005f52:	f003 031f 	and.w	r3, r3, #31
 8005f56:	687a      	ldr	r2, [r7, #4]
 8005f58:	fa22 f303 	lsr.w	r3, r2, r3
 8005f5c:	4a0b      	ldr	r2, [pc, #44]	@ (8005f8c <HAL_Init+0x70>)
 8005f5e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005f60:	4a0b      	ldr	r2, [pc, #44]	@ (8005f90 <HAL_Init+0x74>)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005f66:	200f      	movs	r0, #15
 8005f68:	f000 f814 	bl	8005f94 <HAL_InitTick>
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d001      	beq.n	8005f76 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	e002      	b.n	8005f7c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005f76:	f7fe fab3 	bl	80044e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005f7a:	2300      	movs	r3, #0
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	3708      	adds	r7, #8
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}
 8005f84:	58024400 	.word	0x58024400
 8005f88:	080192cc 	.word	0x080192cc
 8005f8c:	2400003c 	.word	0x2400003c
 8005f90:	24000038 	.word	0x24000038

08005f94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b082      	sub	sp, #8
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8005f9c:	4b15      	ldr	r3, [pc, #84]	@ (8005ff4 <HAL_InitTick+0x60>)
 8005f9e:	781b      	ldrb	r3, [r3, #0]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d101      	bne.n	8005fa8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	e021      	b.n	8005fec <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8005fa8:	4b13      	ldr	r3, [pc, #76]	@ (8005ff8 <HAL_InitTick+0x64>)
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	4b11      	ldr	r3, [pc, #68]	@ (8005ff4 <HAL_InitTick+0x60>)
 8005fae:	781b      	ldrb	r3, [r3, #0]
 8005fb0:	4619      	mov	r1, r3
 8005fb2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005fb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8005fba:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f000 f971 	bl	80062a6 <HAL_SYSTICK_Config>
 8005fc4:	4603      	mov	r3, r0
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d001      	beq.n	8005fce <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	e00e      	b.n	8005fec <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2b0f      	cmp	r3, #15
 8005fd2:	d80a      	bhi.n	8005fea <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	6879      	ldr	r1, [r7, #4]
 8005fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8005fdc:	f000 f93b 	bl	8006256 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005fe0:	4a06      	ldr	r2, [pc, #24]	@ (8005ffc <HAL_InitTick+0x68>)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	e000      	b.n	8005fec <HAL_InitTick+0x58>
    return HAL_ERROR;
 8005fea:	2301      	movs	r3, #1
}
 8005fec:	4618      	mov	r0, r3
 8005fee:	3708      	adds	r7, #8
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	bd80      	pop	{r7, pc}
 8005ff4:	24000044 	.word	0x24000044
 8005ff8:	24000038 	.word	0x24000038
 8005ffc:	24000040 	.word	0x24000040

08006000 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006000:	b480      	push	{r7}
 8006002:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8006004:	4b06      	ldr	r3, [pc, #24]	@ (8006020 <HAL_IncTick+0x20>)
 8006006:	781b      	ldrb	r3, [r3, #0]
 8006008:	461a      	mov	r2, r3
 800600a:	4b06      	ldr	r3, [pc, #24]	@ (8006024 <HAL_IncTick+0x24>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4413      	add	r3, r2
 8006010:	4a04      	ldr	r2, [pc, #16]	@ (8006024 <HAL_IncTick+0x24>)
 8006012:	6013      	str	r3, [r2, #0]
}
 8006014:	bf00      	nop
 8006016:	46bd      	mov	sp, r7
 8006018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601c:	4770      	bx	lr
 800601e:	bf00      	nop
 8006020:	24000044 	.word	0x24000044
 8006024:	240023c8 	.word	0x240023c8

08006028 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006028:	b480      	push	{r7}
 800602a:	af00      	add	r7, sp, #0
  return uwTick;
 800602c:	4b03      	ldr	r3, [pc, #12]	@ (800603c <HAL_GetTick+0x14>)
 800602e:	681b      	ldr	r3, [r3, #0]
}
 8006030:	4618      	mov	r0, r3
 8006032:	46bd      	mov	sp, r7
 8006034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006038:	4770      	bx	lr
 800603a:	bf00      	nop
 800603c:	240023c8 	.word	0x240023c8

08006040 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b084      	sub	sp, #16
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006048:	f7ff ffee 	bl	8006028 <HAL_GetTick>
 800604c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006058:	d005      	beq.n	8006066 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800605a:	4b0a      	ldr	r3, [pc, #40]	@ (8006084 <HAL_Delay+0x44>)
 800605c:	781b      	ldrb	r3, [r3, #0]
 800605e:	461a      	mov	r2, r3
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	4413      	add	r3, r2
 8006064:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006066:	bf00      	nop
 8006068:	f7ff ffde 	bl	8006028 <HAL_GetTick>
 800606c:	4602      	mov	r2, r0
 800606e:	68bb      	ldr	r3, [r7, #8]
 8006070:	1ad3      	subs	r3, r2, r3
 8006072:	68fa      	ldr	r2, [r7, #12]
 8006074:	429a      	cmp	r2, r3
 8006076:	d8f7      	bhi.n	8006068 <HAL_Delay+0x28>
  {
  }
}
 8006078:	bf00      	nop
 800607a:	bf00      	nop
 800607c:	3710      	adds	r7, #16
 800607e:	46bd      	mov	sp, r7
 8006080:	bd80      	pop	{r7, pc}
 8006082:	bf00      	nop
 8006084:	24000044 	.word	0x24000044

08006088 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8006088:	b480      	push	{r7}
 800608a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800608c:	4b03      	ldr	r3, [pc, #12]	@ (800609c <HAL_GetREVID+0x14>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	0c1b      	lsrs	r3, r3, #16
}
 8006092:	4618      	mov	r0, r3
 8006094:	46bd      	mov	sp, r7
 8006096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609a:	4770      	bx	lr
 800609c:	5c001000 	.word	0x5c001000

080060a0 <__NVIC_SetPriorityGrouping>:
{
 80060a0:	b480      	push	{r7}
 80060a2:	b085      	sub	sp, #20
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	f003 0307 	and.w	r3, r3, #7
 80060ae:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80060b0:	4b0b      	ldr	r3, [pc, #44]	@ (80060e0 <__NVIC_SetPriorityGrouping+0x40>)
 80060b2:	68db      	ldr	r3, [r3, #12]
 80060b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80060b6:	68ba      	ldr	r2, [r7, #8]
 80060b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80060bc:	4013      	ands	r3, r2
 80060be:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80060c8:	4b06      	ldr	r3, [pc, #24]	@ (80060e4 <__NVIC_SetPriorityGrouping+0x44>)
 80060ca:	4313      	orrs	r3, r2
 80060cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80060ce:	4a04      	ldr	r2, [pc, #16]	@ (80060e0 <__NVIC_SetPriorityGrouping+0x40>)
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	60d3      	str	r3, [r2, #12]
}
 80060d4:	bf00      	nop
 80060d6:	3714      	adds	r7, #20
 80060d8:	46bd      	mov	sp, r7
 80060da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060de:	4770      	bx	lr
 80060e0:	e000ed00 	.word	0xe000ed00
 80060e4:	05fa0000 	.word	0x05fa0000

080060e8 <__NVIC_GetPriorityGrouping>:
{
 80060e8:	b480      	push	{r7}
 80060ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80060ec:	4b04      	ldr	r3, [pc, #16]	@ (8006100 <__NVIC_GetPriorityGrouping+0x18>)
 80060ee:	68db      	ldr	r3, [r3, #12]
 80060f0:	0a1b      	lsrs	r3, r3, #8
 80060f2:	f003 0307 	and.w	r3, r3, #7
}
 80060f6:	4618      	mov	r0, r3
 80060f8:	46bd      	mov	sp, r7
 80060fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fe:	4770      	bx	lr
 8006100:	e000ed00 	.word	0xe000ed00

08006104 <__NVIC_EnableIRQ>:
{
 8006104:	b480      	push	{r7}
 8006106:	b083      	sub	sp, #12
 8006108:	af00      	add	r7, sp, #0
 800610a:	4603      	mov	r3, r0
 800610c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800610e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006112:	2b00      	cmp	r3, #0
 8006114:	db0b      	blt.n	800612e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006116:	88fb      	ldrh	r3, [r7, #6]
 8006118:	f003 021f 	and.w	r2, r3, #31
 800611c:	4907      	ldr	r1, [pc, #28]	@ (800613c <__NVIC_EnableIRQ+0x38>)
 800611e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006122:	095b      	lsrs	r3, r3, #5
 8006124:	2001      	movs	r0, #1
 8006126:	fa00 f202 	lsl.w	r2, r0, r2
 800612a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800612e:	bf00      	nop
 8006130:	370c      	adds	r7, #12
 8006132:	46bd      	mov	sp, r7
 8006134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006138:	4770      	bx	lr
 800613a:	bf00      	nop
 800613c:	e000e100 	.word	0xe000e100

08006140 <__NVIC_SetPriority>:
{
 8006140:	b480      	push	{r7}
 8006142:	b083      	sub	sp, #12
 8006144:	af00      	add	r7, sp, #0
 8006146:	4603      	mov	r3, r0
 8006148:	6039      	str	r1, [r7, #0]
 800614a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800614c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006150:	2b00      	cmp	r3, #0
 8006152:	db0a      	blt.n	800616a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	b2da      	uxtb	r2, r3
 8006158:	490c      	ldr	r1, [pc, #48]	@ (800618c <__NVIC_SetPriority+0x4c>)
 800615a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800615e:	0112      	lsls	r2, r2, #4
 8006160:	b2d2      	uxtb	r2, r2
 8006162:	440b      	add	r3, r1
 8006164:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006168:	e00a      	b.n	8006180 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	b2da      	uxtb	r2, r3
 800616e:	4908      	ldr	r1, [pc, #32]	@ (8006190 <__NVIC_SetPriority+0x50>)
 8006170:	88fb      	ldrh	r3, [r7, #6]
 8006172:	f003 030f 	and.w	r3, r3, #15
 8006176:	3b04      	subs	r3, #4
 8006178:	0112      	lsls	r2, r2, #4
 800617a:	b2d2      	uxtb	r2, r2
 800617c:	440b      	add	r3, r1
 800617e:	761a      	strb	r2, [r3, #24]
}
 8006180:	bf00      	nop
 8006182:	370c      	adds	r7, #12
 8006184:	46bd      	mov	sp, r7
 8006186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618a:	4770      	bx	lr
 800618c:	e000e100 	.word	0xe000e100
 8006190:	e000ed00 	.word	0xe000ed00

08006194 <NVIC_EncodePriority>:
{
 8006194:	b480      	push	{r7}
 8006196:	b089      	sub	sp, #36	@ 0x24
 8006198:	af00      	add	r7, sp, #0
 800619a:	60f8      	str	r0, [r7, #12]
 800619c:	60b9      	str	r1, [r7, #8]
 800619e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	f003 0307 	and.w	r3, r3, #7
 80061a6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80061a8:	69fb      	ldr	r3, [r7, #28]
 80061aa:	f1c3 0307 	rsb	r3, r3, #7
 80061ae:	2b04      	cmp	r3, #4
 80061b0:	bf28      	it	cs
 80061b2:	2304      	movcs	r3, #4
 80061b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80061b6:	69fb      	ldr	r3, [r7, #28]
 80061b8:	3304      	adds	r3, #4
 80061ba:	2b06      	cmp	r3, #6
 80061bc:	d902      	bls.n	80061c4 <NVIC_EncodePriority+0x30>
 80061be:	69fb      	ldr	r3, [r7, #28]
 80061c0:	3b03      	subs	r3, #3
 80061c2:	e000      	b.n	80061c6 <NVIC_EncodePriority+0x32>
 80061c4:	2300      	movs	r3, #0
 80061c6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80061c8:	f04f 32ff 	mov.w	r2, #4294967295
 80061cc:	69bb      	ldr	r3, [r7, #24]
 80061ce:	fa02 f303 	lsl.w	r3, r2, r3
 80061d2:	43da      	mvns	r2, r3
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	401a      	ands	r2, r3
 80061d8:	697b      	ldr	r3, [r7, #20]
 80061da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80061dc:	f04f 31ff 	mov.w	r1, #4294967295
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	fa01 f303 	lsl.w	r3, r1, r3
 80061e6:	43d9      	mvns	r1, r3
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80061ec:	4313      	orrs	r3, r2
}
 80061ee:	4618      	mov	r0, r3
 80061f0:	3724      	adds	r7, #36	@ 0x24
 80061f2:	46bd      	mov	sp, r7
 80061f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f8:	4770      	bx	lr
	...

080061fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b082      	sub	sp, #8
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	3b01      	subs	r3, #1
 8006208:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800620c:	d301      	bcc.n	8006212 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800620e:	2301      	movs	r3, #1
 8006210:	e00f      	b.n	8006232 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006212:	4a0a      	ldr	r2, [pc, #40]	@ (800623c <SysTick_Config+0x40>)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	3b01      	subs	r3, #1
 8006218:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800621a:	210f      	movs	r1, #15
 800621c:	f04f 30ff 	mov.w	r0, #4294967295
 8006220:	f7ff ff8e 	bl	8006140 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006224:	4b05      	ldr	r3, [pc, #20]	@ (800623c <SysTick_Config+0x40>)
 8006226:	2200      	movs	r2, #0
 8006228:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800622a:	4b04      	ldr	r3, [pc, #16]	@ (800623c <SysTick_Config+0x40>)
 800622c:	2207      	movs	r2, #7
 800622e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006230:	2300      	movs	r3, #0
}
 8006232:	4618      	mov	r0, r3
 8006234:	3708      	adds	r7, #8
 8006236:	46bd      	mov	sp, r7
 8006238:	bd80      	pop	{r7, pc}
 800623a:	bf00      	nop
 800623c:	e000e010 	.word	0xe000e010

08006240 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b082      	sub	sp, #8
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006248:	6878      	ldr	r0, [r7, #4]
 800624a:	f7ff ff29 	bl	80060a0 <__NVIC_SetPriorityGrouping>
}
 800624e:	bf00      	nop
 8006250:	3708      	adds	r7, #8
 8006252:	46bd      	mov	sp, r7
 8006254:	bd80      	pop	{r7, pc}

08006256 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006256:	b580      	push	{r7, lr}
 8006258:	b086      	sub	sp, #24
 800625a:	af00      	add	r7, sp, #0
 800625c:	4603      	mov	r3, r0
 800625e:	60b9      	str	r1, [r7, #8]
 8006260:	607a      	str	r2, [r7, #4]
 8006262:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006264:	f7ff ff40 	bl	80060e8 <__NVIC_GetPriorityGrouping>
 8006268:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800626a:	687a      	ldr	r2, [r7, #4]
 800626c:	68b9      	ldr	r1, [r7, #8]
 800626e:	6978      	ldr	r0, [r7, #20]
 8006270:	f7ff ff90 	bl	8006194 <NVIC_EncodePriority>
 8006274:	4602      	mov	r2, r0
 8006276:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800627a:	4611      	mov	r1, r2
 800627c:	4618      	mov	r0, r3
 800627e:	f7ff ff5f 	bl	8006140 <__NVIC_SetPriority>
}
 8006282:	bf00      	nop
 8006284:	3718      	adds	r7, #24
 8006286:	46bd      	mov	sp, r7
 8006288:	bd80      	pop	{r7, pc}

0800628a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800628a:	b580      	push	{r7, lr}
 800628c:	b082      	sub	sp, #8
 800628e:	af00      	add	r7, sp, #0
 8006290:	4603      	mov	r3, r0
 8006292:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006294:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006298:	4618      	mov	r0, r3
 800629a:	f7ff ff33 	bl	8006104 <__NVIC_EnableIRQ>
}
 800629e:	bf00      	nop
 80062a0:	3708      	adds	r7, #8
 80062a2:	46bd      	mov	sp, r7
 80062a4:	bd80      	pop	{r7, pc}

080062a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80062a6:	b580      	push	{r7, lr}
 80062a8:	b082      	sub	sp, #8
 80062aa:	af00      	add	r7, sp, #0
 80062ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f7ff ffa4 	bl	80061fc <SysTick_Config>
 80062b4:	4603      	mov	r3, r0
}
 80062b6:	4618      	mov	r0, r3
 80062b8:	3708      	adds	r7, #8
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bd80      	pop	{r7, pc}
	...

080062c0 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80062c0:	b480      	push	{r7}
 80062c2:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80062c4:	f3bf 8f5f 	dmb	sy
}
 80062c8:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80062ca:	4b07      	ldr	r3, [pc, #28]	@ (80062e8 <HAL_MPU_Disable+0x28>)
 80062cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062ce:	4a06      	ldr	r2, [pc, #24]	@ (80062e8 <HAL_MPU_Disable+0x28>)
 80062d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80062d4:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80062d6:	4b05      	ldr	r3, [pc, #20]	@ (80062ec <HAL_MPU_Disable+0x2c>)
 80062d8:	2200      	movs	r2, #0
 80062da:	605a      	str	r2, [r3, #4]
}
 80062dc:	bf00      	nop
 80062de:	46bd      	mov	sp, r7
 80062e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e4:	4770      	bx	lr
 80062e6:	bf00      	nop
 80062e8:	e000ed00 	.word	0xe000ed00
 80062ec:	e000ed90 	.word	0xe000ed90

080062f0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b083      	sub	sp, #12
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80062f8:	4a0b      	ldr	r2, [pc, #44]	@ (8006328 <HAL_MPU_Enable+0x38>)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	f043 0301 	orr.w	r3, r3, #1
 8006300:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8006302:	4b0a      	ldr	r3, [pc, #40]	@ (800632c <HAL_MPU_Enable+0x3c>)
 8006304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006306:	4a09      	ldr	r2, [pc, #36]	@ (800632c <HAL_MPU_Enable+0x3c>)
 8006308:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800630c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800630e:	f3bf 8f4f 	dsb	sy
}
 8006312:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006314:	f3bf 8f6f 	isb	sy
}
 8006318:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800631a:	bf00      	nop
 800631c:	370c      	adds	r7, #12
 800631e:	46bd      	mov	sp, r7
 8006320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006324:	4770      	bx	lr
 8006326:	bf00      	nop
 8006328:	e000ed90 	.word	0xe000ed90
 800632c:	e000ed00 	.word	0xe000ed00

08006330 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8006330:	b480      	push	{r7}
 8006332:	b083      	sub	sp, #12
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	785a      	ldrb	r2, [r3, #1]
 800633c:	4b1b      	ldr	r3, [pc, #108]	@ (80063ac <HAL_MPU_ConfigRegion+0x7c>)
 800633e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8006340:	4b1a      	ldr	r3, [pc, #104]	@ (80063ac <HAL_MPU_ConfigRegion+0x7c>)
 8006342:	691b      	ldr	r3, [r3, #16]
 8006344:	4a19      	ldr	r2, [pc, #100]	@ (80063ac <HAL_MPU_ConfigRegion+0x7c>)
 8006346:	f023 0301 	bic.w	r3, r3, #1
 800634a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800634c:	4a17      	ldr	r2, [pc, #92]	@ (80063ac <HAL_MPU_ConfigRegion+0x7c>)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	7b1b      	ldrb	r3, [r3, #12]
 8006358:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	7adb      	ldrb	r3, [r3, #11]
 800635e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006360:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	7a9b      	ldrb	r3, [r3, #10]
 8006366:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8006368:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	7b5b      	ldrb	r3, [r3, #13]
 800636e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8006370:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	7b9b      	ldrb	r3, [r3, #14]
 8006376:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8006378:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	7bdb      	ldrb	r3, [r3, #15]
 800637e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8006380:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	7a5b      	ldrb	r3, [r3, #9]
 8006386:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8006388:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	7a1b      	ldrb	r3, [r3, #8]
 800638e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8006390:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8006392:	687a      	ldr	r2, [r7, #4]
 8006394:	7812      	ldrb	r2, [r2, #0]
 8006396:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006398:	4a04      	ldr	r2, [pc, #16]	@ (80063ac <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800639a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800639c:	6113      	str	r3, [r2, #16]
}
 800639e:	bf00      	nop
 80063a0:	370c      	adds	r7, #12
 80063a2:	46bd      	mov	sp, r7
 80063a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a8:	4770      	bx	lr
 80063aa:	bf00      	nop
 80063ac:	e000ed90 	.word	0xe000ed90

080063b0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b086      	sub	sp, #24
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80063b8:	f7ff fe36 	bl	8006028 <HAL_GetTick>
 80063bc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d101      	bne.n	80063c8 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80063c4:	2301      	movs	r3, #1
 80063c6:	e316      	b.n	80069f6 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4a66      	ldr	r2, [pc, #408]	@ (8006568 <HAL_DMA_Init+0x1b8>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d04a      	beq.n	8006468 <HAL_DMA_Init+0xb8>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a65      	ldr	r2, [pc, #404]	@ (800656c <HAL_DMA_Init+0x1bc>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d045      	beq.n	8006468 <HAL_DMA_Init+0xb8>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a63      	ldr	r2, [pc, #396]	@ (8006570 <HAL_DMA_Init+0x1c0>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d040      	beq.n	8006468 <HAL_DMA_Init+0xb8>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4a62      	ldr	r2, [pc, #392]	@ (8006574 <HAL_DMA_Init+0x1c4>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d03b      	beq.n	8006468 <HAL_DMA_Init+0xb8>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a60      	ldr	r2, [pc, #384]	@ (8006578 <HAL_DMA_Init+0x1c8>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d036      	beq.n	8006468 <HAL_DMA_Init+0xb8>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a5f      	ldr	r2, [pc, #380]	@ (800657c <HAL_DMA_Init+0x1cc>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d031      	beq.n	8006468 <HAL_DMA_Init+0xb8>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a5d      	ldr	r2, [pc, #372]	@ (8006580 <HAL_DMA_Init+0x1d0>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d02c      	beq.n	8006468 <HAL_DMA_Init+0xb8>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4a5c      	ldr	r2, [pc, #368]	@ (8006584 <HAL_DMA_Init+0x1d4>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d027      	beq.n	8006468 <HAL_DMA_Init+0xb8>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4a5a      	ldr	r2, [pc, #360]	@ (8006588 <HAL_DMA_Init+0x1d8>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d022      	beq.n	8006468 <HAL_DMA_Init+0xb8>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4a59      	ldr	r2, [pc, #356]	@ (800658c <HAL_DMA_Init+0x1dc>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d01d      	beq.n	8006468 <HAL_DMA_Init+0xb8>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a57      	ldr	r2, [pc, #348]	@ (8006590 <HAL_DMA_Init+0x1e0>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d018      	beq.n	8006468 <HAL_DMA_Init+0xb8>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4a56      	ldr	r2, [pc, #344]	@ (8006594 <HAL_DMA_Init+0x1e4>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d013      	beq.n	8006468 <HAL_DMA_Init+0xb8>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4a54      	ldr	r2, [pc, #336]	@ (8006598 <HAL_DMA_Init+0x1e8>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d00e      	beq.n	8006468 <HAL_DMA_Init+0xb8>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4a53      	ldr	r2, [pc, #332]	@ (800659c <HAL_DMA_Init+0x1ec>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d009      	beq.n	8006468 <HAL_DMA_Init+0xb8>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a51      	ldr	r2, [pc, #324]	@ (80065a0 <HAL_DMA_Init+0x1f0>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d004      	beq.n	8006468 <HAL_DMA_Init+0xb8>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a50      	ldr	r2, [pc, #320]	@ (80065a4 <HAL_DMA_Init+0x1f4>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d101      	bne.n	800646c <HAL_DMA_Init+0xbc>
 8006468:	2301      	movs	r3, #1
 800646a:	e000      	b.n	800646e <HAL_DMA_Init+0xbe>
 800646c:	2300      	movs	r3, #0
 800646e:	2b00      	cmp	r3, #0
 8006470:	f000 813b 	beq.w	80066ea <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2202      	movs	r2, #2
 8006478:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2200      	movs	r2, #0
 8006480:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4a37      	ldr	r2, [pc, #220]	@ (8006568 <HAL_DMA_Init+0x1b8>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d04a      	beq.n	8006524 <HAL_DMA_Init+0x174>
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	4a36      	ldr	r2, [pc, #216]	@ (800656c <HAL_DMA_Init+0x1bc>)
 8006494:	4293      	cmp	r3, r2
 8006496:	d045      	beq.n	8006524 <HAL_DMA_Init+0x174>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4a34      	ldr	r2, [pc, #208]	@ (8006570 <HAL_DMA_Init+0x1c0>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d040      	beq.n	8006524 <HAL_DMA_Init+0x174>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4a33      	ldr	r2, [pc, #204]	@ (8006574 <HAL_DMA_Init+0x1c4>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d03b      	beq.n	8006524 <HAL_DMA_Init+0x174>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a31      	ldr	r2, [pc, #196]	@ (8006578 <HAL_DMA_Init+0x1c8>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d036      	beq.n	8006524 <HAL_DMA_Init+0x174>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a30      	ldr	r2, [pc, #192]	@ (800657c <HAL_DMA_Init+0x1cc>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d031      	beq.n	8006524 <HAL_DMA_Init+0x174>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a2e      	ldr	r2, [pc, #184]	@ (8006580 <HAL_DMA_Init+0x1d0>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d02c      	beq.n	8006524 <HAL_DMA_Init+0x174>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4a2d      	ldr	r2, [pc, #180]	@ (8006584 <HAL_DMA_Init+0x1d4>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d027      	beq.n	8006524 <HAL_DMA_Init+0x174>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4a2b      	ldr	r2, [pc, #172]	@ (8006588 <HAL_DMA_Init+0x1d8>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d022      	beq.n	8006524 <HAL_DMA_Init+0x174>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a2a      	ldr	r2, [pc, #168]	@ (800658c <HAL_DMA_Init+0x1dc>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d01d      	beq.n	8006524 <HAL_DMA_Init+0x174>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4a28      	ldr	r2, [pc, #160]	@ (8006590 <HAL_DMA_Init+0x1e0>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d018      	beq.n	8006524 <HAL_DMA_Init+0x174>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a27      	ldr	r2, [pc, #156]	@ (8006594 <HAL_DMA_Init+0x1e4>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d013      	beq.n	8006524 <HAL_DMA_Init+0x174>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a25      	ldr	r2, [pc, #148]	@ (8006598 <HAL_DMA_Init+0x1e8>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d00e      	beq.n	8006524 <HAL_DMA_Init+0x174>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a24      	ldr	r2, [pc, #144]	@ (800659c <HAL_DMA_Init+0x1ec>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d009      	beq.n	8006524 <HAL_DMA_Init+0x174>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a22      	ldr	r2, [pc, #136]	@ (80065a0 <HAL_DMA_Init+0x1f0>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d004      	beq.n	8006524 <HAL_DMA_Init+0x174>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4a21      	ldr	r2, [pc, #132]	@ (80065a4 <HAL_DMA_Init+0x1f4>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d108      	bne.n	8006536 <HAL_DMA_Init+0x186>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	681a      	ldr	r2, [r3, #0]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f022 0201 	bic.w	r2, r2, #1
 8006532:	601a      	str	r2, [r3, #0]
 8006534:	e007      	b.n	8006546 <HAL_DMA_Init+0x196>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	681a      	ldr	r2, [r3, #0]
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f022 0201 	bic.w	r2, r2, #1
 8006544:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006546:	e02f      	b.n	80065a8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006548:	f7ff fd6e 	bl	8006028 <HAL_GetTick>
 800654c:	4602      	mov	r2, r0
 800654e:	693b      	ldr	r3, [r7, #16]
 8006550:	1ad3      	subs	r3, r2, r3
 8006552:	2b05      	cmp	r3, #5
 8006554:	d928      	bls.n	80065a8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2220      	movs	r2, #32
 800655a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2203      	movs	r2, #3
 8006560:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8006564:	2301      	movs	r3, #1
 8006566:	e246      	b.n	80069f6 <HAL_DMA_Init+0x646>
 8006568:	40020010 	.word	0x40020010
 800656c:	40020028 	.word	0x40020028
 8006570:	40020040 	.word	0x40020040
 8006574:	40020058 	.word	0x40020058
 8006578:	40020070 	.word	0x40020070
 800657c:	40020088 	.word	0x40020088
 8006580:	400200a0 	.word	0x400200a0
 8006584:	400200b8 	.word	0x400200b8
 8006588:	40020410 	.word	0x40020410
 800658c:	40020428 	.word	0x40020428
 8006590:	40020440 	.word	0x40020440
 8006594:	40020458 	.word	0x40020458
 8006598:	40020470 	.word	0x40020470
 800659c:	40020488 	.word	0x40020488
 80065a0:	400204a0 	.word	0x400204a0
 80065a4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f003 0301 	and.w	r3, r3, #1
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d1c8      	bne.n	8006548 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80065be:	697a      	ldr	r2, [r7, #20]
 80065c0:	4b83      	ldr	r3, [pc, #524]	@ (80067d0 <HAL_DMA_Init+0x420>)
 80065c2:	4013      	ands	r3, r2
 80065c4:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80065ce:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	691b      	ldr	r3, [r3, #16]
 80065d4:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80065da:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	699b      	ldr	r3, [r3, #24]
 80065e0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80065e6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6a1b      	ldr	r3, [r3, #32]
 80065ec:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80065ee:	697a      	ldr	r2, [r7, #20]
 80065f0:	4313      	orrs	r3, r2
 80065f2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065f8:	2b04      	cmp	r3, #4
 80065fa:	d107      	bne.n	800660c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006604:	4313      	orrs	r3, r2
 8006606:	697a      	ldr	r2, [r7, #20]
 8006608:	4313      	orrs	r3, r2
 800660a:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800660c:	4b71      	ldr	r3, [pc, #452]	@ (80067d4 <HAL_DMA_Init+0x424>)
 800660e:	681a      	ldr	r2, [r3, #0]
 8006610:	4b71      	ldr	r3, [pc, #452]	@ (80067d8 <HAL_DMA_Init+0x428>)
 8006612:	4013      	ands	r3, r2
 8006614:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006618:	d328      	bcc.n	800666c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	685b      	ldr	r3, [r3, #4]
 800661e:	2b28      	cmp	r3, #40	@ 0x28
 8006620:	d903      	bls.n	800662a <HAL_DMA_Init+0x27a>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	685b      	ldr	r3, [r3, #4]
 8006626:	2b2e      	cmp	r3, #46	@ 0x2e
 8006628:	d917      	bls.n	800665a <HAL_DMA_Init+0x2aa>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	685b      	ldr	r3, [r3, #4]
 800662e:	2b3e      	cmp	r3, #62	@ 0x3e
 8006630:	d903      	bls.n	800663a <HAL_DMA_Init+0x28a>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	2b42      	cmp	r3, #66	@ 0x42
 8006638:	d90f      	bls.n	800665a <HAL_DMA_Init+0x2aa>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	685b      	ldr	r3, [r3, #4]
 800663e:	2b46      	cmp	r3, #70	@ 0x46
 8006640:	d903      	bls.n	800664a <HAL_DMA_Init+0x29a>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	685b      	ldr	r3, [r3, #4]
 8006646:	2b48      	cmp	r3, #72	@ 0x48
 8006648:	d907      	bls.n	800665a <HAL_DMA_Init+0x2aa>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	685b      	ldr	r3, [r3, #4]
 800664e:	2b4e      	cmp	r3, #78	@ 0x4e
 8006650:	d905      	bls.n	800665e <HAL_DMA_Init+0x2ae>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	2b52      	cmp	r3, #82	@ 0x52
 8006658:	d801      	bhi.n	800665e <HAL_DMA_Init+0x2ae>
 800665a:	2301      	movs	r3, #1
 800665c:	e000      	b.n	8006660 <HAL_DMA_Init+0x2b0>
 800665e:	2300      	movs	r3, #0
 8006660:	2b00      	cmp	r3, #0
 8006662:	d003      	beq.n	800666c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800666a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	697a      	ldr	r2, [r7, #20]
 8006672:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	695b      	ldr	r3, [r3, #20]
 800667a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800667c:	697b      	ldr	r3, [r7, #20]
 800667e:	f023 0307 	bic.w	r3, r3, #7
 8006682:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006688:	697a      	ldr	r2, [r7, #20]
 800668a:	4313      	orrs	r3, r2
 800668c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006692:	2b04      	cmp	r3, #4
 8006694:	d117      	bne.n	80066c6 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800669a:	697a      	ldr	r2, [r7, #20]
 800669c:	4313      	orrs	r3, r2
 800669e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d00e      	beq.n	80066c6 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80066a8:	6878      	ldr	r0, [r7, #4]
 80066aa:	f002 fb4d 	bl	8008d48 <DMA_CheckFifoParam>
 80066ae:	4603      	mov	r3, r0
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d008      	beq.n	80066c6 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2240      	movs	r2, #64	@ 0x40
 80066b8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2201      	movs	r2, #1
 80066be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80066c2:	2301      	movs	r3, #1
 80066c4:	e197      	b.n	80069f6 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	697a      	ldr	r2, [r7, #20]
 80066cc:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f002 fa88 	bl	8008be4 <DMA_CalcBaseAndBitshift>
 80066d4:	4603      	mov	r3, r0
 80066d6:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066dc:	f003 031f 	and.w	r3, r3, #31
 80066e0:	223f      	movs	r2, #63	@ 0x3f
 80066e2:	409a      	lsls	r2, r3
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	609a      	str	r2, [r3, #8]
 80066e8:	e0cd      	b.n	8006886 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	4a3b      	ldr	r2, [pc, #236]	@ (80067dc <HAL_DMA_Init+0x42c>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d022      	beq.n	800673a <HAL_DMA_Init+0x38a>
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	4a39      	ldr	r2, [pc, #228]	@ (80067e0 <HAL_DMA_Init+0x430>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d01d      	beq.n	800673a <HAL_DMA_Init+0x38a>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	4a38      	ldr	r2, [pc, #224]	@ (80067e4 <HAL_DMA_Init+0x434>)
 8006704:	4293      	cmp	r3, r2
 8006706:	d018      	beq.n	800673a <HAL_DMA_Init+0x38a>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4a36      	ldr	r2, [pc, #216]	@ (80067e8 <HAL_DMA_Init+0x438>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d013      	beq.n	800673a <HAL_DMA_Init+0x38a>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4a35      	ldr	r2, [pc, #212]	@ (80067ec <HAL_DMA_Init+0x43c>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d00e      	beq.n	800673a <HAL_DMA_Init+0x38a>
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	4a33      	ldr	r2, [pc, #204]	@ (80067f0 <HAL_DMA_Init+0x440>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d009      	beq.n	800673a <HAL_DMA_Init+0x38a>
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	4a32      	ldr	r2, [pc, #200]	@ (80067f4 <HAL_DMA_Init+0x444>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d004      	beq.n	800673a <HAL_DMA_Init+0x38a>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a30      	ldr	r2, [pc, #192]	@ (80067f8 <HAL_DMA_Init+0x448>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d101      	bne.n	800673e <HAL_DMA_Init+0x38e>
 800673a:	2301      	movs	r3, #1
 800673c:	e000      	b.n	8006740 <HAL_DMA_Init+0x390>
 800673e:	2300      	movs	r3, #0
 8006740:	2b00      	cmp	r3, #0
 8006742:	f000 8097 	beq.w	8006874 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a24      	ldr	r2, [pc, #144]	@ (80067dc <HAL_DMA_Init+0x42c>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d021      	beq.n	8006794 <HAL_DMA_Init+0x3e4>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a22      	ldr	r2, [pc, #136]	@ (80067e0 <HAL_DMA_Init+0x430>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d01c      	beq.n	8006794 <HAL_DMA_Init+0x3e4>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4a21      	ldr	r2, [pc, #132]	@ (80067e4 <HAL_DMA_Init+0x434>)
 8006760:	4293      	cmp	r3, r2
 8006762:	d017      	beq.n	8006794 <HAL_DMA_Init+0x3e4>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a1f      	ldr	r2, [pc, #124]	@ (80067e8 <HAL_DMA_Init+0x438>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d012      	beq.n	8006794 <HAL_DMA_Init+0x3e4>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4a1e      	ldr	r2, [pc, #120]	@ (80067ec <HAL_DMA_Init+0x43c>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d00d      	beq.n	8006794 <HAL_DMA_Init+0x3e4>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	4a1c      	ldr	r2, [pc, #112]	@ (80067f0 <HAL_DMA_Init+0x440>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d008      	beq.n	8006794 <HAL_DMA_Init+0x3e4>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	4a1b      	ldr	r2, [pc, #108]	@ (80067f4 <HAL_DMA_Init+0x444>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d003      	beq.n	8006794 <HAL_DMA_Init+0x3e4>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4a19      	ldr	r2, [pc, #100]	@ (80067f8 <HAL_DMA_Init+0x448>)
 8006792:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2202      	movs	r2, #2
 8006798:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2200      	movs	r2, #0
 80067a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80067ac:	697a      	ldr	r2, [r7, #20]
 80067ae:	4b13      	ldr	r3, [pc, #76]	@ (80067fc <HAL_DMA_Init+0x44c>)
 80067b0:	4013      	ands	r3, r2
 80067b2:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	689b      	ldr	r3, [r3, #8]
 80067b8:	2b40      	cmp	r3, #64	@ 0x40
 80067ba:	d021      	beq.n	8006800 <HAL_DMA_Init+0x450>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	689b      	ldr	r3, [r3, #8]
 80067c0:	2b80      	cmp	r3, #128	@ 0x80
 80067c2:	d102      	bne.n	80067ca <HAL_DMA_Init+0x41a>
 80067c4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80067c8:	e01b      	b.n	8006802 <HAL_DMA_Init+0x452>
 80067ca:	2300      	movs	r3, #0
 80067cc:	e019      	b.n	8006802 <HAL_DMA_Init+0x452>
 80067ce:	bf00      	nop
 80067d0:	fe10803f 	.word	0xfe10803f
 80067d4:	5c001000 	.word	0x5c001000
 80067d8:	ffff0000 	.word	0xffff0000
 80067dc:	58025408 	.word	0x58025408
 80067e0:	5802541c 	.word	0x5802541c
 80067e4:	58025430 	.word	0x58025430
 80067e8:	58025444 	.word	0x58025444
 80067ec:	58025458 	.word	0x58025458
 80067f0:	5802546c 	.word	0x5802546c
 80067f4:	58025480 	.word	0x58025480
 80067f8:	58025494 	.word	0x58025494
 80067fc:	fffe000f 	.word	0xfffe000f
 8006800:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006802:	687a      	ldr	r2, [r7, #4]
 8006804:	68d2      	ldr	r2, [r2, #12]
 8006806:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006808:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	691b      	ldr	r3, [r3, #16]
 800680e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006810:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	695b      	ldr	r3, [r3, #20]
 8006816:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8006818:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	699b      	ldr	r3, [r3, #24]
 800681e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006820:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	69db      	ldr	r3, [r3, #28]
 8006826:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8006828:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6a1b      	ldr	r3, [r3, #32]
 800682e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006830:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006832:	697a      	ldr	r2, [r7, #20]
 8006834:	4313      	orrs	r3, r2
 8006836:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	697a      	ldr	r2, [r7, #20]
 800683e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	461a      	mov	r2, r3
 8006846:	4b6e      	ldr	r3, [pc, #440]	@ (8006a00 <HAL_DMA_Init+0x650>)
 8006848:	4413      	add	r3, r2
 800684a:	4a6e      	ldr	r2, [pc, #440]	@ (8006a04 <HAL_DMA_Init+0x654>)
 800684c:	fba2 2303 	umull	r2, r3, r2, r3
 8006850:	091b      	lsrs	r3, r3, #4
 8006852:	009a      	lsls	r2, r3, #2
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006858:	6878      	ldr	r0, [r7, #4]
 800685a:	f002 f9c3 	bl	8008be4 <DMA_CalcBaseAndBitshift>
 800685e:	4603      	mov	r3, r0
 8006860:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006866:	f003 031f 	and.w	r3, r3, #31
 800686a:	2201      	movs	r2, #1
 800686c:	409a      	lsls	r2, r3
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	605a      	str	r2, [r3, #4]
 8006872:	e008      	b.n	8006886 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2240      	movs	r2, #64	@ 0x40
 8006878:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2203      	movs	r2, #3
 800687e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8006882:	2301      	movs	r3, #1
 8006884:	e0b7      	b.n	80069f6 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a5f      	ldr	r2, [pc, #380]	@ (8006a08 <HAL_DMA_Init+0x658>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d072      	beq.n	8006976 <HAL_DMA_Init+0x5c6>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4a5d      	ldr	r2, [pc, #372]	@ (8006a0c <HAL_DMA_Init+0x65c>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d06d      	beq.n	8006976 <HAL_DMA_Init+0x5c6>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a5c      	ldr	r2, [pc, #368]	@ (8006a10 <HAL_DMA_Init+0x660>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d068      	beq.n	8006976 <HAL_DMA_Init+0x5c6>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a5a      	ldr	r2, [pc, #360]	@ (8006a14 <HAL_DMA_Init+0x664>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d063      	beq.n	8006976 <HAL_DMA_Init+0x5c6>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	4a59      	ldr	r2, [pc, #356]	@ (8006a18 <HAL_DMA_Init+0x668>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d05e      	beq.n	8006976 <HAL_DMA_Init+0x5c6>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a57      	ldr	r2, [pc, #348]	@ (8006a1c <HAL_DMA_Init+0x66c>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d059      	beq.n	8006976 <HAL_DMA_Init+0x5c6>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a56      	ldr	r2, [pc, #344]	@ (8006a20 <HAL_DMA_Init+0x670>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d054      	beq.n	8006976 <HAL_DMA_Init+0x5c6>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a54      	ldr	r2, [pc, #336]	@ (8006a24 <HAL_DMA_Init+0x674>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d04f      	beq.n	8006976 <HAL_DMA_Init+0x5c6>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a53      	ldr	r2, [pc, #332]	@ (8006a28 <HAL_DMA_Init+0x678>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d04a      	beq.n	8006976 <HAL_DMA_Init+0x5c6>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a51      	ldr	r2, [pc, #324]	@ (8006a2c <HAL_DMA_Init+0x67c>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d045      	beq.n	8006976 <HAL_DMA_Init+0x5c6>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a50      	ldr	r2, [pc, #320]	@ (8006a30 <HAL_DMA_Init+0x680>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d040      	beq.n	8006976 <HAL_DMA_Init+0x5c6>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a4e      	ldr	r2, [pc, #312]	@ (8006a34 <HAL_DMA_Init+0x684>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d03b      	beq.n	8006976 <HAL_DMA_Init+0x5c6>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a4d      	ldr	r2, [pc, #308]	@ (8006a38 <HAL_DMA_Init+0x688>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d036      	beq.n	8006976 <HAL_DMA_Init+0x5c6>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a4b      	ldr	r2, [pc, #300]	@ (8006a3c <HAL_DMA_Init+0x68c>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d031      	beq.n	8006976 <HAL_DMA_Init+0x5c6>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a4a      	ldr	r2, [pc, #296]	@ (8006a40 <HAL_DMA_Init+0x690>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d02c      	beq.n	8006976 <HAL_DMA_Init+0x5c6>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4a48      	ldr	r2, [pc, #288]	@ (8006a44 <HAL_DMA_Init+0x694>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d027      	beq.n	8006976 <HAL_DMA_Init+0x5c6>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4a47      	ldr	r2, [pc, #284]	@ (8006a48 <HAL_DMA_Init+0x698>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d022      	beq.n	8006976 <HAL_DMA_Init+0x5c6>
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a45      	ldr	r2, [pc, #276]	@ (8006a4c <HAL_DMA_Init+0x69c>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d01d      	beq.n	8006976 <HAL_DMA_Init+0x5c6>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4a44      	ldr	r2, [pc, #272]	@ (8006a50 <HAL_DMA_Init+0x6a0>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d018      	beq.n	8006976 <HAL_DMA_Init+0x5c6>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	4a42      	ldr	r2, [pc, #264]	@ (8006a54 <HAL_DMA_Init+0x6a4>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d013      	beq.n	8006976 <HAL_DMA_Init+0x5c6>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	4a41      	ldr	r2, [pc, #260]	@ (8006a58 <HAL_DMA_Init+0x6a8>)
 8006954:	4293      	cmp	r3, r2
 8006956:	d00e      	beq.n	8006976 <HAL_DMA_Init+0x5c6>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a3f      	ldr	r2, [pc, #252]	@ (8006a5c <HAL_DMA_Init+0x6ac>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d009      	beq.n	8006976 <HAL_DMA_Init+0x5c6>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	4a3e      	ldr	r2, [pc, #248]	@ (8006a60 <HAL_DMA_Init+0x6b0>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d004      	beq.n	8006976 <HAL_DMA_Init+0x5c6>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4a3c      	ldr	r2, [pc, #240]	@ (8006a64 <HAL_DMA_Init+0x6b4>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d101      	bne.n	800697a <HAL_DMA_Init+0x5ca>
 8006976:	2301      	movs	r3, #1
 8006978:	e000      	b.n	800697c <HAL_DMA_Init+0x5cc>
 800697a:	2300      	movs	r3, #0
 800697c:	2b00      	cmp	r3, #0
 800697e:	d032      	beq.n	80069e6 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006980:	6878      	ldr	r0, [r7, #4]
 8006982:	f002 fa5d 	bl	8008e40 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	689b      	ldr	r3, [r3, #8]
 800698a:	2b80      	cmp	r3, #128	@ 0x80
 800698c:	d102      	bne.n	8006994 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2200      	movs	r2, #0
 8006992:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	685a      	ldr	r2, [r3, #4]
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800699c:	b2d2      	uxtb	r2, r2
 800699e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069a4:	687a      	ldr	r2, [r7, #4]
 80069a6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80069a8:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d010      	beq.n	80069d4 <HAL_DMA_Init+0x624>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	685b      	ldr	r3, [r3, #4]
 80069b6:	2b08      	cmp	r3, #8
 80069b8:	d80c      	bhi.n	80069d4 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80069ba:	6878      	ldr	r0, [r7, #4]
 80069bc:	f002 fada 	bl	8008f74 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80069c4:	2200      	movs	r2, #0
 80069c6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069cc:	687a      	ldr	r2, [r7, #4]
 80069ce:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80069d0:	605a      	str	r2, [r3, #4]
 80069d2:	e008      	b.n	80069e6 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2200      	movs	r2, #0
 80069d8:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2200      	movs	r2, #0
 80069de:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2200      	movs	r2, #0
 80069e4:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2200      	movs	r2, #0
 80069ea:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2201      	movs	r2, #1
 80069f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80069f4:	2300      	movs	r3, #0
}
 80069f6:	4618      	mov	r0, r3
 80069f8:	3718      	adds	r7, #24
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}
 80069fe:	bf00      	nop
 8006a00:	a7fdabf8 	.word	0xa7fdabf8
 8006a04:	cccccccd 	.word	0xcccccccd
 8006a08:	40020010 	.word	0x40020010
 8006a0c:	40020028 	.word	0x40020028
 8006a10:	40020040 	.word	0x40020040
 8006a14:	40020058 	.word	0x40020058
 8006a18:	40020070 	.word	0x40020070
 8006a1c:	40020088 	.word	0x40020088
 8006a20:	400200a0 	.word	0x400200a0
 8006a24:	400200b8 	.word	0x400200b8
 8006a28:	40020410 	.word	0x40020410
 8006a2c:	40020428 	.word	0x40020428
 8006a30:	40020440 	.word	0x40020440
 8006a34:	40020458 	.word	0x40020458
 8006a38:	40020470 	.word	0x40020470
 8006a3c:	40020488 	.word	0x40020488
 8006a40:	400204a0 	.word	0x400204a0
 8006a44:	400204b8 	.word	0x400204b8
 8006a48:	58025408 	.word	0x58025408
 8006a4c:	5802541c 	.word	0x5802541c
 8006a50:	58025430 	.word	0x58025430
 8006a54:	58025444 	.word	0x58025444
 8006a58:	58025458 	.word	0x58025458
 8006a5c:	5802546c 	.word	0x5802546c
 8006a60:	58025480 	.word	0x58025480
 8006a64:	58025494 	.word	0x58025494

08006a68 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b086      	sub	sp, #24
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	60f8      	str	r0, [r7, #12]
 8006a70:	60b9      	str	r1, [r7, #8]
 8006a72:	607a      	str	r2, [r7, #4]
 8006a74:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006a76:	2300      	movs	r3, #0
 8006a78:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d101      	bne.n	8006a84 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8006a80:	2301      	movs	r3, #1
 8006a82:	e226      	b.n	8006ed2 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006a8a:	2b01      	cmp	r3, #1
 8006a8c:	d101      	bne.n	8006a92 <HAL_DMA_Start_IT+0x2a>
 8006a8e:	2302      	movs	r3, #2
 8006a90:	e21f      	b.n	8006ed2 <HAL_DMA_Start_IT+0x46a>
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	2201      	movs	r2, #1
 8006a96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006aa0:	b2db      	uxtb	r3, r3
 8006aa2:	2b01      	cmp	r3, #1
 8006aa4:	f040 820a 	bne.w	8006ebc <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	2202      	movs	r2, #2
 8006aac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a68      	ldr	r2, [pc, #416]	@ (8006c5c <HAL_DMA_Start_IT+0x1f4>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d04a      	beq.n	8006b56 <HAL_DMA_Start_IT+0xee>
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	4a66      	ldr	r2, [pc, #408]	@ (8006c60 <HAL_DMA_Start_IT+0x1f8>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d045      	beq.n	8006b56 <HAL_DMA_Start_IT+0xee>
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4a65      	ldr	r2, [pc, #404]	@ (8006c64 <HAL_DMA_Start_IT+0x1fc>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d040      	beq.n	8006b56 <HAL_DMA_Start_IT+0xee>
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a63      	ldr	r2, [pc, #396]	@ (8006c68 <HAL_DMA_Start_IT+0x200>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d03b      	beq.n	8006b56 <HAL_DMA_Start_IT+0xee>
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a62      	ldr	r2, [pc, #392]	@ (8006c6c <HAL_DMA_Start_IT+0x204>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d036      	beq.n	8006b56 <HAL_DMA_Start_IT+0xee>
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4a60      	ldr	r2, [pc, #384]	@ (8006c70 <HAL_DMA_Start_IT+0x208>)
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d031      	beq.n	8006b56 <HAL_DMA_Start_IT+0xee>
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4a5f      	ldr	r2, [pc, #380]	@ (8006c74 <HAL_DMA_Start_IT+0x20c>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d02c      	beq.n	8006b56 <HAL_DMA_Start_IT+0xee>
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a5d      	ldr	r2, [pc, #372]	@ (8006c78 <HAL_DMA_Start_IT+0x210>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d027      	beq.n	8006b56 <HAL_DMA_Start_IT+0xee>
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	4a5c      	ldr	r2, [pc, #368]	@ (8006c7c <HAL_DMA_Start_IT+0x214>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d022      	beq.n	8006b56 <HAL_DMA_Start_IT+0xee>
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4a5a      	ldr	r2, [pc, #360]	@ (8006c80 <HAL_DMA_Start_IT+0x218>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d01d      	beq.n	8006b56 <HAL_DMA_Start_IT+0xee>
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	4a59      	ldr	r2, [pc, #356]	@ (8006c84 <HAL_DMA_Start_IT+0x21c>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d018      	beq.n	8006b56 <HAL_DMA_Start_IT+0xee>
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	4a57      	ldr	r2, [pc, #348]	@ (8006c88 <HAL_DMA_Start_IT+0x220>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d013      	beq.n	8006b56 <HAL_DMA_Start_IT+0xee>
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	4a56      	ldr	r2, [pc, #344]	@ (8006c8c <HAL_DMA_Start_IT+0x224>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d00e      	beq.n	8006b56 <HAL_DMA_Start_IT+0xee>
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4a54      	ldr	r2, [pc, #336]	@ (8006c90 <HAL_DMA_Start_IT+0x228>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d009      	beq.n	8006b56 <HAL_DMA_Start_IT+0xee>
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	4a53      	ldr	r2, [pc, #332]	@ (8006c94 <HAL_DMA_Start_IT+0x22c>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d004      	beq.n	8006b56 <HAL_DMA_Start_IT+0xee>
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a51      	ldr	r2, [pc, #324]	@ (8006c98 <HAL_DMA_Start_IT+0x230>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d108      	bne.n	8006b68 <HAL_DMA_Start_IT+0x100>
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f022 0201 	bic.w	r2, r2, #1
 8006b64:	601a      	str	r2, [r3, #0]
 8006b66:	e007      	b.n	8006b78 <HAL_DMA_Start_IT+0x110>
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	681a      	ldr	r2, [r3, #0]
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f022 0201 	bic.w	r2, r2, #1
 8006b76:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	687a      	ldr	r2, [r7, #4]
 8006b7c:	68b9      	ldr	r1, [r7, #8]
 8006b7e:	68f8      	ldr	r0, [r7, #12]
 8006b80:	f001 fe84 	bl	800888c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4a34      	ldr	r2, [pc, #208]	@ (8006c5c <HAL_DMA_Start_IT+0x1f4>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d04a      	beq.n	8006c24 <HAL_DMA_Start_IT+0x1bc>
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	4a33      	ldr	r2, [pc, #204]	@ (8006c60 <HAL_DMA_Start_IT+0x1f8>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d045      	beq.n	8006c24 <HAL_DMA_Start_IT+0x1bc>
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	4a31      	ldr	r2, [pc, #196]	@ (8006c64 <HAL_DMA_Start_IT+0x1fc>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d040      	beq.n	8006c24 <HAL_DMA_Start_IT+0x1bc>
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	4a30      	ldr	r2, [pc, #192]	@ (8006c68 <HAL_DMA_Start_IT+0x200>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d03b      	beq.n	8006c24 <HAL_DMA_Start_IT+0x1bc>
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	4a2e      	ldr	r2, [pc, #184]	@ (8006c6c <HAL_DMA_Start_IT+0x204>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d036      	beq.n	8006c24 <HAL_DMA_Start_IT+0x1bc>
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4a2d      	ldr	r2, [pc, #180]	@ (8006c70 <HAL_DMA_Start_IT+0x208>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d031      	beq.n	8006c24 <HAL_DMA_Start_IT+0x1bc>
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4a2b      	ldr	r2, [pc, #172]	@ (8006c74 <HAL_DMA_Start_IT+0x20c>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d02c      	beq.n	8006c24 <HAL_DMA_Start_IT+0x1bc>
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4a2a      	ldr	r2, [pc, #168]	@ (8006c78 <HAL_DMA_Start_IT+0x210>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d027      	beq.n	8006c24 <HAL_DMA_Start_IT+0x1bc>
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	4a28      	ldr	r2, [pc, #160]	@ (8006c7c <HAL_DMA_Start_IT+0x214>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d022      	beq.n	8006c24 <HAL_DMA_Start_IT+0x1bc>
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	4a27      	ldr	r2, [pc, #156]	@ (8006c80 <HAL_DMA_Start_IT+0x218>)
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d01d      	beq.n	8006c24 <HAL_DMA_Start_IT+0x1bc>
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4a25      	ldr	r2, [pc, #148]	@ (8006c84 <HAL_DMA_Start_IT+0x21c>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d018      	beq.n	8006c24 <HAL_DMA_Start_IT+0x1bc>
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4a24      	ldr	r2, [pc, #144]	@ (8006c88 <HAL_DMA_Start_IT+0x220>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d013      	beq.n	8006c24 <HAL_DMA_Start_IT+0x1bc>
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4a22      	ldr	r2, [pc, #136]	@ (8006c8c <HAL_DMA_Start_IT+0x224>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d00e      	beq.n	8006c24 <HAL_DMA_Start_IT+0x1bc>
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4a21      	ldr	r2, [pc, #132]	@ (8006c90 <HAL_DMA_Start_IT+0x228>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d009      	beq.n	8006c24 <HAL_DMA_Start_IT+0x1bc>
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4a1f      	ldr	r2, [pc, #124]	@ (8006c94 <HAL_DMA_Start_IT+0x22c>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d004      	beq.n	8006c24 <HAL_DMA_Start_IT+0x1bc>
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	4a1e      	ldr	r2, [pc, #120]	@ (8006c98 <HAL_DMA_Start_IT+0x230>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d101      	bne.n	8006c28 <HAL_DMA_Start_IT+0x1c0>
 8006c24:	2301      	movs	r3, #1
 8006c26:	e000      	b.n	8006c2a <HAL_DMA_Start_IT+0x1c2>
 8006c28:	2300      	movs	r3, #0
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d036      	beq.n	8006c9c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f023 021e 	bic.w	r2, r3, #30
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f042 0216 	orr.w	r2, r2, #22
 8006c40:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d03e      	beq.n	8006cc8 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	681a      	ldr	r2, [r3, #0]
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f042 0208 	orr.w	r2, r2, #8
 8006c58:	601a      	str	r2, [r3, #0]
 8006c5a:	e035      	b.n	8006cc8 <HAL_DMA_Start_IT+0x260>
 8006c5c:	40020010 	.word	0x40020010
 8006c60:	40020028 	.word	0x40020028
 8006c64:	40020040 	.word	0x40020040
 8006c68:	40020058 	.word	0x40020058
 8006c6c:	40020070 	.word	0x40020070
 8006c70:	40020088 	.word	0x40020088
 8006c74:	400200a0 	.word	0x400200a0
 8006c78:	400200b8 	.word	0x400200b8
 8006c7c:	40020410 	.word	0x40020410
 8006c80:	40020428 	.word	0x40020428
 8006c84:	40020440 	.word	0x40020440
 8006c88:	40020458 	.word	0x40020458
 8006c8c:	40020470 	.word	0x40020470
 8006c90:	40020488 	.word	0x40020488
 8006c94:	400204a0 	.word	0x400204a0
 8006c98:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f023 020e 	bic.w	r2, r3, #14
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f042 020a 	orr.w	r2, r2, #10
 8006cae:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d007      	beq.n	8006cc8 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	681a      	ldr	r2, [r3, #0]
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f042 0204 	orr.w	r2, r2, #4
 8006cc6:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	4a83      	ldr	r2, [pc, #524]	@ (8006edc <HAL_DMA_Start_IT+0x474>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d072      	beq.n	8006db8 <HAL_DMA_Start_IT+0x350>
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	4a82      	ldr	r2, [pc, #520]	@ (8006ee0 <HAL_DMA_Start_IT+0x478>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d06d      	beq.n	8006db8 <HAL_DMA_Start_IT+0x350>
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	4a80      	ldr	r2, [pc, #512]	@ (8006ee4 <HAL_DMA_Start_IT+0x47c>)
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d068      	beq.n	8006db8 <HAL_DMA_Start_IT+0x350>
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	4a7f      	ldr	r2, [pc, #508]	@ (8006ee8 <HAL_DMA_Start_IT+0x480>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d063      	beq.n	8006db8 <HAL_DMA_Start_IT+0x350>
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	4a7d      	ldr	r2, [pc, #500]	@ (8006eec <HAL_DMA_Start_IT+0x484>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d05e      	beq.n	8006db8 <HAL_DMA_Start_IT+0x350>
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	4a7c      	ldr	r2, [pc, #496]	@ (8006ef0 <HAL_DMA_Start_IT+0x488>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d059      	beq.n	8006db8 <HAL_DMA_Start_IT+0x350>
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	4a7a      	ldr	r2, [pc, #488]	@ (8006ef4 <HAL_DMA_Start_IT+0x48c>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d054      	beq.n	8006db8 <HAL_DMA_Start_IT+0x350>
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	4a79      	ldr	r2, [pc, #484]	@ (8006ef8 <HAL_DMA_Start_IT+0x490>)
 8006d14:	4293      	cmp	r3, r2
 8006d16:	d04f      	beq.n	8006db8 <HAL_DMA_Start_IT+0x350>
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	4a77      	ldr	r2, [pc, #476]	@ (8006efc <HAL_DMA_Start_IT+0x494>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	d04a      	beq.n	8006db8 <HAL_DMA_Start_IT+0x350>
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4a76      	ldr	r2, [pc, #472]	@ (8006f00 <HAL_DMA_Start_IT+0x498>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d045      	beq.n	8006db8 <HAL_DMA_Start_IT+0x350>
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	4a74      	ldr	r2, [pc, #464]	@ (8006f04 <HAL_DMA_Start_IT+0x49c>)
 8006d32:	4293      	cmp	r3, r2
 8006d34:	d040      	beq.n	8006db8 <HAL_DMA_Start_IT+0x350>
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4a73      	ldr	r2, [pc, #460]	@ (8006f08 <HAL_DMA_Start_IT+0x4a0>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d03b      	beq.n	8006db8 <HAL_DMA_Start_IT+0x350>
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	4a71      	ldr	r2, [pc, #452]	@ (8006f0c <HAL_DMA_Start_IT+0x4a4>)
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d036      	beq.n	8006db8 <HAL_DMA_Start_IT+0x350>
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	4a70      	ldr	r2, [pc, #448]	@ (8006f10 <HAL_DMA_Start_IT+0x4a8>)
 8006d50:	4293      	cmp	r3, r2
 8006d52:	d031      	beq.n	8006db8 <HAL_DMA_Start_IT+0x350>
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	4a6e      	ldr	r2, [pc, #440]	@ (8006f14 <HAL_DMA_Start_IT+0x4ac>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d02c      	beq.n	8006db8 <HAL_DMA_Start_IT+0x350>
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	4a6d      	ldr	r2, [pc, #436]	@ (8006f18 <HAL_DMA_Start_IT+0x4b0>)
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d027      	beq.n	8006db8 <HAL_DMA_Start_IT+0x350>
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	4a6b      	ldr	r2, [pc, #428]	@ (8006f1c <HAL_DMA_Start_IT+0x4b4>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d022      	beq.n	8006db8 <HAL_DMA_Start_IT+0x350>
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	4a6a      	ldr	r2, [pc, #424]	@ (8006f20 <HAL_DMA_Start_IT+0x4b8>)
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d01d      	beq.n	8006db8 <HAL_DMA_Start_IT+0x350>
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	4a68      	ldr	r2, [pc, #416]	@ (8006f24 <HAL_DMA_Start_IT+0x4bc>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d018      	beq.n	8006db8 <HAL_DMA_Start_IT+0x350>
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	4a67      	ldr	r2, [pc, #412]	@ (8006f28 <HAL_DMA_Start_IT+0x4c0>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d013      	beq.n	8006db8 <HAL_DMA_Start_IT+0x350>
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	4a65      	ldr	r2, [pc, #404]	@ (8006f2c <HAL_DMA_Start_IT+0x4c4>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d00e      	beq.n	8006db8 <HAL_DMA_Start_IT+0x350>
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4a64      	ldr	r2, [pc, #400]	@ (8006f30 <HAL_DMA_Start_IT+0x4c8>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d009      	beq.n	8006db8 <HAL_DMA_Start_IT+0x350>
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	4a62      	ldr	r2, [pc, #392]	@ (8006f34 <HAL_DMA_Start_IT+0x4cc>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d004      	beq.n	8006db8 <HAL_DMA_Start_IT+0x350>
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4a61      	ldr	r2, [pc, #388]	@ (8006f38 <HAL_DMA_Start_IT+0x4d0>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d101      	bne.n	8006dbc <HAL_DMA_Start_IT+0x354>
 8006db8:	2301      	movs	r3, #1
 8006dba:	e000      	b.n	8006dbe <HAL_DMA_Start_IT+0x356>
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d01a      	beq.n	8006df8 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d007      	beq.n	8006de0 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006dd4:	681a      	ldr	r2, [r3, #0]
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006dda:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006dde:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d007      	beq.n	8006df8 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006dec:	681a      	ldr	r2, [r3, #0]
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006df2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006df6:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a37      	ldr	r2, [pc, #220]	@ (8006edc <HAL_DMA_Start_IT+0x474>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d04a      	beq.n	8006e98 <HAL_DMA_Start_IT+0x430>
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	4a36      	ldr	r2, [pc, #216]	@ (8006ee0 <HAL_DMA_Start_IT+0x478>)
 8006e08:	4293      	cmp	r3, r2
 8006e0a:	d045      	beq.n	8006e98 <HAL_DMA_Start_IT+0x430>
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	4a34      	ldr	r2, [pc, #208]	@ (8006ee4 <HAL_DMA_Start_IT+0x47c>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d040      	beq.n	8006e98 <HAL_DMA_Start_IT+0x430>
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	4a33      	ldr	r2, [pc, #204]	@ (8006ee8 <HAL_DMA_Start_IT+0x480>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d03b      	beq.n	8006e98 <HAL_DMA_Start_IT+0x430>
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4a31      	ldr	r2, [pc, #196]	@ (8006eec <HAL_DMA_Start_IT+0x484>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d036      	beq.n	8006e98 <HAL_DMA_Start_IT+0x430>
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	4a30      	ldr	r2, [pc, #192]	@ (8006ef0 <HAL_DMA_Start_IT+0x488>)
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d031      	beq.n	8006e98 <HAL_DMA_Start_IT+0x430>
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4a2e      	ldr	r2, [pc, #184]	@ (8006ef4 <HAL_DMA_Start_IT+0x48c>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d02c      	beq.n	8006e98 <HAL_DMA_Start_IT+0x430>
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4a2d      	ldr	r2, [pc, #180]	@ (8006ef8 <HAL_DMA_Start_IT+0x490>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d027      	beq.n	8006e98 <HAL_DMA_Start_IT+0x430>
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	4a2b      	ldr	r2, [pc, #172]	@ (8006efc <HAL_DMA_Start_IT+0x494>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d022      	beq.n	8006e98 <HAL_DMA_Start_IT+0x430>
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4a2a      	ldr	r2, [pc, #168]	@ (8006f00 <HAL_DMA_Start_IT+0x498>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d01d      	beq.n	8006e98 <HAL_DMA_Start_IT+0x430>
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4a28      	ldr	r2, [pc, #160]	@ (8006f04 <HAL_DMA_Start_IT+0x49c>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d018      	beq.n	8006e98 <HAL_DMA_Start_IT+0x430>
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4a27      	ldr	r2, [pc, #156]	@ (8006f08 <HAL_DMA_Start_IT+0x4a0>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d013      	beq.n	8006e98 <HAL_DMA_Start_IT+0x430>
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a25      	ldr	r2, [pc, #148]	@ (8006f0c <HAL_DMA_Start_IT+0x4a4>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d00e      	beq.n	8006e98 <HAL_DMA_Start_IT+0x430>
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	4a24      	ldr	r2, [pc, #144]	@ (8006f10 <HAL_DMA_Start_IT+0x4a8>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d009      	beq.n	8006e98 <HAL_DMA_Start_IT+0x430>
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4a22      	ldr	r2, [pc, #136]	@ (8006f14 <HAL_DMA_Start_IT+0x4ac>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d004      	beq.n	8006e98 <HAL_DMA_Start_IT+0x430>
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4a21      	ldr	r2, [pc, #132]	@ (8006f18 <HAL_DMA_Start_IT+0x4b0>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d108      	bne.n	8006eaa <HAL_DMA_Start_IT+0x442>
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	681a      	ldr	r2, [r3, #0]
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f042 0201 	orr.w	r2, r2, #1
 8006ea6:	601a      	str	r2, [r3, #0]
 8006ea8:	e012      	b.n	8006ed0 <HAL_DMA_Start_IT+0x468>
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	681a      	ldr	r2, [r3, #0]
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f042 0201 	orr.w	r2, r2, #1
 8006eb8:	601a      	str	r2, [r3, #0]
 8006eba:	e009      	b.n	8006ed0 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006ec2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8006ecc:	2301      	movs	r3, #1
 8006ece:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006ed0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	3718      	adds	r7, #24
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bd80      	pop	{r7, pc}
 8006eda:	bf00      	nop
 8006edc:	40020010 	.word	0x40020010
 8006ee0:	40020028 	.word	0x40020028
 8006ee4:	40020040 	.word	0x40020040
 8006ee8:	40020058 	.word	0x40020058
 8006eec:	40020070 	.word	0x40020070
 8006ef0:	40020088 	.word	0x40020088
 8006ef4:	400200a0 	.word	0x400200a0
 8006ef8:	400200b8 	.word	0x400200b8
 8006efc:	40020410 	.word	0x40020410
 8006f00:	40020428 	.word	0x40020428
 8006f04:	40020440 	.word	0x40020440
 8006f08:	40020458 	.word	0x40020458
 8006f0c:	40020470 	.word	0x40020470
 8006f10:	40020488 	.word	0x40020488
 8006f14:	400204a0 	.word	0x400204a0
 8006f18:	400204b8 	.word	0x400204b8
 8006f1c:	58025408 	.word	0x58025408
 8006f20:	5802541c 	.word	0x5802541c
 8006f24:	58025430 	.word	0x58025430
 8006f28:	58025444 	.word	0x58025444
 8006f2c:	58025458 	.word	0x58025458
 8006f30:	5802546c 	.word	0x5802546c
 8006f34:	58025480 	.word	0x58025480
 8006f38:	58025494 	.word	0x58025494

08006f3c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	b086      	sub	sp, #24
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8006f44:	f7ff f870 	bl	8006028 <HAL_GetTick>
 8006f48:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d101      	bne.n	8006f54 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8006f50:	2301      	movs	r3, #1
 8006f52:	e2dc      	b.n	800750e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006f5a:	b2db      	uxtb	r3, r3
 8006f5c:	2b02      	cmp	r3, #2
 8006f5e:	d008      	beq.n	8006f72 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2280      	movs	r2, #128	@ 0x80
 8006f64:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2200      	movs	r2, #0
 8006f6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8006f6e:	2301      	movs	r3, #1
 8006f70:	e2cd      	b.n	800750e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	4a76      	ldr	r2, [pc, #472]	@ (8007150 <HAL_DMA_Abort+0x214>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d04a      	beq.n	8007012 <HAL_DMA_Abort+0xd6>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4a74      	ldr	r2, [pc, #464]	@ (8007154 <HAL_DMA_Abort+0x218>)
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d045      	beq.n	8007012 <HAL_DMA_Abort+0xd6>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4a73      	ldr	r2, [pc, #460]	@ (8007158 <HAL_DMA_Abort+0x21c>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d040      	beq.n	8007012 <HAL_DMA_Abort+0xd6>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	4a71      	ldr	r2, [pc, #452]	@ (800715c <HAL_DMA_Abort+0x220>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d03b      	beq.n	8007012 <HAL_DMA_Abort+0xd6>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a70      	ldr	r2, [pc, #448]	@ (8007160 <HAL_DMA_Abort+0x224>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d036      	beq.n	8007012 <HAL_DMA_Abort+0xd6>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4a6e      	ldr	r2, [pc, #440]	@ (8007164 <HAL_DMA_Abort+0x228>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d031      	beq.n	8007012 <HAL_DMA_Abort+0xd6>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	4a6d      	ldr	r2, [pc, #436]	@ (8007168 <HAL_DMA_Abort+0x22c>)
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d02c      	beq.n	8007012 <HAL_DMA_Abort+0xd6>
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	4a6b      	ldr	r2, [pc, #428]	@ (800716c <HAL_DMA_Abort+0x230>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d027      	beq.n	8007012 <HAL_DMA_Abort+0xd6>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4a6a      	ldr	r2, [pc, #424]	@ (8007170 <HAL_DMA_Abort+0x234>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d022      	beq.n	8007012 <HAL_DMA_Abort+0xd6>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a68      	ldr	r2, [pc, #416]	@ (8007174 <HAL_DMA_Abort+0x238>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d01d      	beq.n	8007012 <HAL_DMA_Abort+0xd6>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4a67      	ldr	r2, [pc, #412]	@ (8007178 <HAL_DMA_Abort+0x23c>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d018      	beq.n	8007012 <HAL_DMA_Abort+0xd6>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a65      	ldr	r2, [pc, #404]	@ (800717c <HAL_DMA_Abort+0x240>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d013      	beq.n	8007012 <HAL_DMA_Abort+0xd6>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4a64      	ldr	r2, [pc, #400]	@ (8007180 <HAL_DMA_Abort+0x244>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d00e      	beq.n	8007012 <HAL_DMA_Abort+0xd6>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4a62      	ldr	r2, [pc, #392]	@ (8007184 <HAL_DMA_Abort+0x248>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d009      	beq.n	8007012 <HAL_DMA_Abort+0xd6>
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	4a61      	ldr	r2, [pc, #388]	@ (8007188 <HAL_DMA_Abort+0x24c>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d004      	beq.n	8007012 <HAL_DMA_Abort+0xd6>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	4a5f      	ldr	r2, [pc, #380]	@ (800718c <HAL_DMA_Abort+0x250>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d101      	bne.n	8007016 <HAL_DMA_Abort+0xda>
 8007012:	2301      	movs	r3, #1
 8007014:	e000      	b.n	8007018 <HAL_DMA_Abort+0xdc>
 8007016:	2300      	movs	r3, #0
 8007018:	2b00      	cmp	r3, #0
 800701a:	d013      	beq.n	8007044 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	681a      	ldr	r2, [r3, #0]
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f022 021e 	bic.w	r2, r2, #30
 800702a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	695a      	ldr	r2, [r3, #20]
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800703a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	617b      	str	r3, [r7, #20]
 8007042:	e00a      	b.n	800705a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	681a      	ldr	r2, [r3, #0]
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f022 020e 	bic.w	r2, r2, #14
 8007052:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4a3c      	ldr	r2, [pc, #240]	@ (8007150 <HAL_DMA_Abort+0x214>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d072      	beq.n	800714a <HAL_DMA_Abort+0x20e>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	4a3a      	ldr	r2, [pc, #232]	@ (8007154 <HAL_DMA_Abort+0x218>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d06d      	beq.n	800714a <HAL_DMA_Abort+0x20e>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	4a39      	ldr	r2, [pc, #228]	@ (8007158 <HAL_DMA_Abort+0x21c>)
 8007074:	4293      	cmp	r3, r2
 8007076:	d068      	beq.n	800714a <HAL_DMA_Abort+0x20e>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	4a37      	ldr	r2, [pc, #220]	@ (800715c <HAL_DMA_Abort+0x220>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d063      	beq.n	800714a <HAL_DMA_Abort+0x20e>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	4a36      	ldr	r2, [pc, #216]	@ (8007160 <HAL_DMA_Abort+0x224>)
 8007088:	4293      	cmp	r3, r2
 800708a:	d05e      	beq.n	800714a <HAL_DMA_Abort+0x20e>
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	4a34      	ldr	r2, [pc, #208]	@ (8007164 <HAL_DMA_Abort+0x228>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d059      	beq.n	800714a <HAL_DMA_Abort+0x20e>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	4a33      	ldr	r2, [pc, #204]	@ (8007168 <HAL_DMA_Abort+0x22c>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d054      	beq.n	800714a <HAL_DMA_Abort+0x20e>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	4a31      	ldr	r2, [pc, #196]	@ (800716c <HAL_DMA_Abort+0x230>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d04f      	beq.n	800714a <HAL_DMA_Abort+0x20e>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	4a30      	ldr	r2, [pc, #192]	@ (8007170 <HAL_DMA_Abort+0x234>)
 80070b0:	4293      	cmp	r3, r2
 80070b2:	d04a      	beq.n	800714a <HAL_DMA_Abort+0x20e>
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4a2e      	ldr	r2, [pc, #184]	@ (8007174 <HAL_DMA_Abort+0x238>)
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d045      	beq.n	800714a <HAL_DMA_Abort+0x20e>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	4a2d      	ldr	r2, [pc, #180]	@ (8007178 <HAL_DMA_Abort+0x23c>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d040      	beq.n	800714a <HAL_DMA_Abort+0x20e>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	4a2b      	ldr	r2, [pc, #172]	@ (800717c <HAL_DMA_Abort+0x240>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d03b      	beq.n	800714a <HAL_DMA_Abort+0x20e>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	4a2a      	ldr	r2, [pc, #168]	@ (8007180 <HAL_DMA_Abort+0x244>)
 80070d8:	4293      	cmp	r3, r2
 80070da:	d036      	beq.n	800714a <HAL_DMA_Abort+0x20e>
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	4a28      	ldr	r2, [pc, #160]	@ (8007184 <HAL_DMA_Abort+0x248>)
 80070e2:	4293      	cmp	r3, r2
 80070e4:	d031      	beq.n	800714a <HAL_DMA_Abort+0x20e>
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	4a27      	ldr	r2, [pc, #156]	@ (8007188 <HAL_DMA_Abort+0x24c>)
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d02c      	beq.n	800714a <HAL_DMA_Abort+0x20e>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4a25      	ldr	r2, [pc, #148]	@ (800718c <HAL_DMA_Abort+0x250>)
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d027      	beq.n	800714a <HAL_DMA_Abort+0x20e>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4a24      	ldr	r2, [pc, #144]	@ (8007190 <HAL_DMA_Abort+0x254>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d022      	beq.n	800714a <HAL_DMA_Abort+0x20e>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a22      	ldr	r2, [pc, #136]	@ (8007194 <HAL_DMA_Abort+0x258>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d01d      	beq.n	800714a <HAL_DMA_Abort+0x20e>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4a21      	ldr	r2, [pc, #132]	@ (8007198 <HAL_DMA_Abort+0x25c>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d018      	beq.n	800714a <HAL_DMA_Abort+0x20e>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4a1f      	ldr	r2, [pc, #124]	@ (800719c <HAL_DMA_Abort+0x260>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d013      	beq.n	800714a <HAL_DMA_Abort+0x20e>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4a1e      	ldr	r2, [pc, #120]	@ (80071a0 <HAL_DMA_Abort+0x264>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d00e      	beq.n	800714a <HAL_DMA_Abort+0x20e>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a1c      	ldr	r2, [pc, #112]	@ (80071a4 <HAL_DMA_Abort+0x268>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d009      	beq.n	800714a <HAL_DMA_Abort+0x20e>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a1b      	ldr	r2, [pc, #108]	@ (80071a8 <HAL_DMA_Abort+0x26c>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d004      	beq.n	800714a <HAL_DMA_Abort+0x20e>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4a19      	ldr	r2, [pc, #100]	@ (80071ac <HAL_DMA_Abort+0x270>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d132      	bne.n	80071b0 <HAL_DMA_Abort+0x274>
 800714a:	2301      	movs	r3, #1
 800714c:	e031      	b.n	80071b2 <HAL_DMA_Abort+0x276>
 800714e:	bf00      	nop
 8007150:	40020010 	.word	0x40020010
 8007154:	40020028 	.word	0x40020028
 8007158:	40020040 	.word	0x40020040
 800715c:	40020058 	.word	0x40020058
 8007160:	40020070 	.word	0x40020070
 8007164:	40020088 	.word	0x40020088
 8007168:	400200a0 	.word	0x400200a0
 800716c:	400200b8 	.word	0x400200b8
 8007170:	40020410 	.word	0x40020410
 8007174:	40020428 	.word	0x40020428
 8007178:	40020440 	.word	0x40020440
 800717c:	40020458 	.word	0x40020458
 8007180:	40020470 	.word	0x40020470
 8007184:	40020488 	.word	0x40020488
 8007188:	400204a0 	.word	0x400204a0
 800718c:	400204b8 	.word	0x400204b8
 8007190:	58025408 	.word	0x58025408
 8007194:	5802541c 	.word	0x5802541c
 8007198:	58025430 	.word	0x58025430
 800719c:	58025444 	.word	0x58025444
 80071a0:	58025458 	.word	0x58025458
 80071a4:	5802546c 	.word	0x5802546c
 80071a8:	58025480 	.word	0x58025480
 80071ac:	58025494 	.word	0x58025494
 80071b0:	2300      	movs	r3, #0
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d007      	beq.n	80071c6 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071ba:	681a      	ldr	r2, [r3, #0]
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80071c4:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	4a6d      	ldr	r2, [pc, #436]	@ (8007380 <HAL_DMA_Abort+0x444>)
 80071cc:	4293      	cmp	r3, r2
 80071ce:	d04a      	beq.n	8007266 <HAL_DMA_Abort+0x32a>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	4a6b      	ldr	r2, [pc, #428]	@ (8007384 <HAL_DMA_Abort+0x448>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d045      	beq.n	8007266 <HAL_DMA_Abort+0x32a>
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4a6a      	ldr	r2, [pc, #424]	@ (8007388 <HAL_DMA_Abort+0x44c>)
 80071e0:	4293      	cmp	r3, r2
 80071e2:	d040      	beq.n	8007266 <HAL_DMA_Abort+0x32a>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4a68      	ldr	r2, [pc, #416]	@ (800738c <HAL_DMA_Abort+0x450>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d03b      	beq.n	8007266 <HAL_DMA_Abort+0x32a>
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4a67      	ldr	r2, [pc, #412]	@ (8007390 <HAL_DMA_Abort+0x454>)
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d036      	beq.n	8007266 <HAL_DMA_Abort+0x32a>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4a65      	ldr	r2, [pc, #404]	@ (8007394 <HAL_DMA_Abort+0x458>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d031      	beq.n	8007266 <HAL_DMA_Abort+0x32a>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4a64      	ldr	r2, [pc, #400]	@ (8007398 <HAL_DMA_Abort+0x45c>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d02c      	beq.n	8007266 <HAL_DMA_Abort+0x32a>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4a62      	ldr	r2, [pc, #392]	@ (800739c <HAL_DMA_Abort+0x460>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d027      	beq.n	8007266 <HAL_DMA_Abort+0x32a>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	4a61      	ldr	r2, [pc, #388]	@ (80073a0 <HAL_DMA_Abort+0x464>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d022      	beq.n	8007266 <HAL_DMA_Abort+0x32a>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	4a5f      	ldr	r2, [pc, #380]	@ (80073a4 <HAL_DMA_Abort+0x468>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d01d      	beq.n	8007266 <HAL_DMA_Abort+0x32a>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	4a5e      	ldr	r2, [pc, #376]	@ (80073a8 <HAL_DMA_Abort+0x46c>)
 8007230:	4293      	cmp	r3, r2
 8007232:	d018      	beq.n	8007266 <HAL_DMA_Abort+0x32a>
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	4a5c      	ldr	r2, [pc, #368]	@ (80073ac <HAL_DMA_Abort+0x470>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d013      	beq.n	8007266 <HAL_DMA_Abort+0x32a>
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	4a5b      	ldr	r2, [pc, #364]	@ (80073b0 <HAL_DMA_Abort+0x474>)
 8007244:	4293      	cmp	r3, r2
 8007246:	d00e      	beq.n	8007266 <HAL_DMA_Abort+0x32a>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4a59      	ldr	r2, [pc, #356]	@ (80073b4 <HAL_DMA_Abort+0x478>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d009      	beq.n	8007266 <HAL_DMA_Abort+0x32a>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	4a58      	ldr	r2, [pc, #352]	@ (80073b8 <HAL_DMA_Abort+0x47c>)
 8007258:	4293      	cmp	r3, r2
 800725a:	d004      	beq.n	8007266 <HAL_DMA_Abort+0x32a>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	4a56      	ldr	r2, [pc, #344]	@ (80073bc <HAL_DMA_Abort+0x480>)
 8007262:	4293      	cmp	r3, r2
 8007264:	d108      	bne.n	8007278 <HAL_DMA_Abort+0x33c>
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	681a      	ldr	r2, [r3, #0]
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f022 0201 	bic.w	r2, r2, #1
 8007274:	601a      	str	r2, [r3, #0]
 8007276:	e007      	b.n	8007288 <HAL_DMA_Abort+0x34c>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	681a      	ldr	r2, [r3, #0]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f022 0201 	bic.w	r2, r2, #1
 8007286:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8007288:	e013      	b.n	80072b2 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800728a:	f7fe fecd 	bl	8006028 <HAL_GetTick>
 800728e:	4602      	mov	r2, r0
 8007290:	693b      	ldr	r3, [r7, #16]
 8007292:	1ad3      	subs	r3, r2, r3
 8007294:	2b05      	cmp	r3, #5
 8007296:	d90c      	bls.n	80072b2 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2220      	movs	r2, #32
 800729c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2203      	movs	r2, #3
 80072a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2200      	movs	r2, #0
 80072aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80072ae:	2301      	movs	r3, #1
 80072b0:	e12d      	b.n	800750e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80072b2:	697b      	ldr	r3, [r7, #20]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f003 0301 	and.w	r3, r3, #1
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d1e5      	bne.n	800728a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4a2f      	ldr	r2, [pc, #188]	@ (8007380 <HAL_DMA_Abort+0x444>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d04a      	beq.n	800735e <HAL_DMA_Abort+0x422>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	4a2d      	ldr	r2, [pc, #180]	@ (8007384 <HAL_DMA_Abort+0x448>)
 80072ce:	4293      	cmp	r3, r2
 80072d0:	d045      	beq.n	800735e <HAL_DMA_Abort+0x422>
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	4a2c      	ldr	r2, [pc, #176]	@ (8007388 <HAL_DMA_Abort+0x44c>)
 80072d8:	4293      	cmp	r3, r2
 80072da:	d040      	beq.n	800735e <HAL_DMA_Abort+0x422>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	4a2a      	ldr	r2, [pc, #168]	@ (800738c <HAL_DMA_Abort+0x450>)
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d03b      	beq.n	800735e <HAL_DMA_Abort+0x422>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	4a29      	ldr	r2, [pc, #164]	@ (8007390 <HAL_DMA_Abort+0x454>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d036      	beq.n	800735e <HAL_DMA_Abort+0x422>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4a27      	ldr	r2, [pc, #156]	@ (8007394 <HAL_DMA_Abort+0x458>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d031      	beq.n	800735e <HAL_DMA_Abort+0x422>
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	4a26      	ldr	r2, [pc, #152]	@ (8007398 <HAL_DMA_Abort+0x45c>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d02c      	beq.n	800735e <HAL_DMA_Abort+0x422>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	4a24      	ldr	r2, [pc, #144]	@ (800739c <HAL_DMA_Abort+0x460>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d027      	beq.n	800735e <HAL_DMA_Abort+0x422>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	4a23      	ldr	r2, [pc, #140]	@ (80073a0 <HAL_DMA_Abort+0x464>)
 8007314:	4293      	cmp	r3, r2
 8007316:	d022      	beq.n	800735e <HAL_DMA_Abort+0x422>
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	4a21      	ldr	r2, [pc, #132]	@ (80073a4 <HAL_DMA_Abort+0x468>)
 800731e:	4293      	cmp	r3, r2
 8007320:	d01d      	beq.n	800735e <HAL_DMA_Abort+0x422>
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	4a20      	ldr	r2, [pc, #128]	@ (80073a8 <HAL_DMA_Abort+0x46c>)
 8007328:	4293      	cmp	r3, r2
 800732a:	d018      	beq.n	800735e <HAL_DMA_Abort+0x422>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4a1e      	ldr	r2, [pc, #120]	@ (80073ac <HAL_DMA_Abort+0x470>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d013      	beq.n	800735e <HAL_DMA_Abort+0x422>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a1d      	ldr	r2, [pc, #116]	@ (80073b0 <HAL_DMA_Abort+0x474>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d00e      	beq.n	800735e <HAL_DMA_Abort+0x422>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a1b      	ldr	r2, [pc, #108]	@ (80073b4 <HAL_DMA_Abort+0x478>)
 8007346:	4293      	cmp	r3, r2
 8007348:	d009      	beq.n	800735e <HAL_DMA_Abort+0x422>
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4a1a      	ldr	r2, [pc, #104]	@ (80073b8 <HAL_DMA_Abort+0x47c>)
 8007350:	4293      	cmp	r3, r2
 8007352:	d004      	beq.n	800735e <HAL_DMA_Abort+0x422>
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a18      	ldr	r2, [pc, #96]	@ (80073bc <HAL_DMA_Abort+0x480>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d101      	bne.n	8007362 <HAL_DMA_Abort+0x426>
 800735e:	2301      	movs	r3, #1
 8007360:	e000      	b.n	8007364 <HAL_DMA_Abort+0x428>
 8007362:	2300      	movs	r3, #0
 8007364:	2b00      	cmp	r3, #0
 8007366:	d02b      	beq.n	80073c0 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800736c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007372:	f003 031f 	and.w	r3, r3, #31
 8007376:	223f      	movs	r2, #63	@ 0x3f
 8007378:	409a      	lsls	r2, r3
 800737a:	68bb      	ldr	r3, [r7, #8]
 800737c:	609a      	str	r2, [r3, #8]
 800737e:	e02a      	b.n	80073d6 <HAL_DMA_Abort+0x49a>
 8007380:	40020010 	.word	0x40020010
 8007384:	40020028 	.word	0x40020028
 8007388:	40020040 	.word	0x40020040
 800738c:	40020058 	.word	0x40020058
 8007390:	40020070 	.word	0x40020070
 8007394:	40020088 	.word	0x40020088
 8007398:	400200a0 	.word	0x400200a0
 800739c:	400200b8 	.word	0x400200b8
 80073a0:	40020410 	.word	0x40020410
 80073a4:	40020428 	.word	0x40020428
 80073a8:	40020440 	.word	0x40020440
 80073ac:	40020458 	.word	0x40020458
 80073b0:	40020470 	.word	0x40020470
 80073b4:	40020488 	.word	0x40020488
 80073b8:	400204a0 	.word	0x400204a0
 80073bc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073c4:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073ca:	f003 031f 	and.w	r3, r3, #31
 80073ce:	2201      	movs	r2, #1
 80073d0:	409a      	lsls	r2, r3
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	4a4f      	ldr	r2, [pc, #316]	@ (8007518 <HAL_DMA_Abort+0x5dc>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d072      	beq.n	80074c6 <HAL_DMA_Abort+0x58a>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	4a4d      	ldr	r2, [pc, #308]	@ (800751c <HAL_DMA_Abort+0x5e0>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d06d      	beq.n	80074c6 <HAL_DMA_Abort+0x58a>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	4a4c      	ldr	r2, [pc, #304]	@ (8007520 <HAL_DMA_Abort+0x5e4>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d068      	beq.n	80074c6 <HAL_DMA_Abort+0x58a>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4a4a      	ldr	r2, [pc, #296]	@ (8007524 <HAL_DMA_Abort+0x5e8>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d063      	beq.n	80074c6 <HAL_DMA_Abort+0x58a>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	4a49      	ldr	r2, [pc, #292]	@ (8007528 <HAL_DMA_Abort+0x5ec>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d05e      	beq.n	80074c6 <HAL_DMA_Abort+0x58a>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4a47      	ldr	r2, [pc, #284]	@ (800752c <HAL_DMA_Abort+0x5f0>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d059      	beq.n	80074c6 <HAL_DMA_Abort+0x58a>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	4a46      	ldr	r2, [pc, #280]	@ (8007530 <HAL_DMA_Abort+0x5f4>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d054      	beq.n	80074c6 <HAL_DMA_Abort+0x58a>
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a44      	ldr	r2, [pc, #272]	@ (8007534 <HAL_DMA_Abort+0x5f8>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d04f      	beq.n	80074c6 <HAL_DMA_Abort+0x58a>
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	4a43      	ldr	r2, [pc, #268]	@ (8007538 <HAL_DMA_Abort+0x5fc>)
 800742c:	4293      	cmp	r3, r2
 800742e:	d04a      	beq.n	80074c6 <HAL_DMA_Abort+0x58a>
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	4a41      	ldr	r2, [pc, #260]	@ (800753c <HAL_DMA_Abort+0x600>)
 8007436:	4293      	cmp	r3, r2
 8007438:	d045      	beq.n	80074c6 <HAL_DMA_Abort+0x58a>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	4a40      	ldr	r2, [pc, #256]	@ (8007540 <HAL_DMA_Abort+0x604>)
 8007440:	4293      	cmp	r3, r2
 8007442:	d040      	beq.n	80074c6 <HAL_DMA_Abort+0x58a>
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4a3e      	ldr	r2, [pc, #248]	@ (8007544 <HAL_DMA_Abort+0x608>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d03b      	beq.n	80074c6 <HAL_DMA_Abort+0x58a>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	4a3d      	ldr	r2, [pc, #244]	@ (8007548 <HAL_DMA_Abort+0x60c>)
 8007454:	4293      	cmp	r3, r2
 8007456:	d036      	beq.n	80074c6 <HAL_DMA_Abort+0x58a>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4a3b      	ldr	r2, [pc, #236]	@ (800754c <HAL_DMA_Abort+0x610>)
 800745e:	4293      	cmp	r3, r2
 8007460:	d031      	beq.n	80074c6 <HAL_DMA_Abort+0x58a>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	4a3a      	ldr	r2, [pc, #232]	@ (8007550 <HAL_DMA_Abort+0x614>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d02c      	beq.n	80074c6 <HAL_DMA_Abort+0x58a>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	4a38      	ldr	r2, [pc, #224]	@ (8007554 <HAL_DMA_Abort+0x618>)
 8007472:	4293      	cmp	r3, r2
 8007474:	d027      	beq.n	80074c6 <HAL_DMA_Abort+0x58a>
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	4a37      	ldr	r2, [pc, #220]	@ (8007558 <HAL_DMA_Abort+0x61c>)
 800747c:	4293      	cmp	r3, r2
 800747e:	d022      	beq.n	80074c6 <HAL_DMA_Abort+0x58a>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	4a35      	ldr	r2, [pc, #212]	@ (800755c <HAL_DMA_Abort+0x620>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d01d      	beq.n	80074c6 <HAL_DMA_Abort+0x58a>
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	4a34      	ldr	r2, [pc, #208]	@ (8007560 <HAL_DMA_Abort+0x624>)
 8007490:	4293      	cmp	r3, r2
 8007492:	d018      	beq.n	80074c6 <HAL_DMA_Abort+0x58a>
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	4a32      	ldr	r2, [pc, #200]	@ (8007564 <HAL_DMA_Abort+0x628>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d013      	beq.n	80074c6 <HAL_DMA_Abort+0x58a>
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	4a31      	ldr	r2, [pc, #196]	@ (8007568 <HAL_DMA_Abort+0x62c>)
 80074a4:	4293      	cmp	r3, r2
 80074a6:	d00e      	beq.n	80074c6 <HAL_DMA_Abort+0x58a>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	4a2f      	ldr	r2, [pc, #188]	@ (800756c <HAL_DMA_Abort+0x630>)
 80074ae:	4293      	cmp	r3, r2
 80074b0:	d009      	beq.n	80074c6 <HAL_DMA_Abort+0x58a>
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	4a2e      	ldr	r2, [pc, #184]	@ (8007570 <HAL_DMA_Abort+0x634>)
 80074b8:	4293      	cmp	r3, r2
 80074ba:	d004      	beq.n	80074c6 <HAL_DMA_Abort+0x58a>
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	4a2c      	ldr	r2, [pc, #176]	@ (8007574 <HAL_DMA_Abort+0x638>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d101      	bne.n	80074ca <HAL_DMA_Abort+0x58e>
 80074c6:	2301      	movs	r3, #1
 80074c8:	e000      	b.n	80074cc <HAL_DMA_Abort+0x590>
 80074ca:	2300      	movs	r3, #0
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d015      	beq.n	80074fc <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80074d4:	687a      	ldr	r2, [r7, #4]
 80074d6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80074d8:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d00c      	beq.n	80074fc <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074e6:	681a      	ldr	r2, [r3, #0]
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074ec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80074f0:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074f6:	687a      	ldr	r2, [r7, #4]
 80074f8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80074fa:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2201      	movs	r2, #1
 8007500:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2200      	movs	r2, #0
 8007508:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 800750c:	2300      	movs	r3, #0
}
 800750e:	4618      	mov	r0, r3
 8007510:	3718      	adds	r7, #24
 8007512:	46bd      	mov	sp, r7
 8007514:	bd80      	pop	{r7, pc}
 8007516:	bf00      	nop
 8007518:	40020010 	.word	0x40020010
 800751c:	40020028 	.word	0x40020028
 8007520:	40020040 	.word	0x40020040
 8007524:	40020058 	.word	0x40020058
 8007528:	40020070 	.word	0x40020070
 800752c:	40020088 	.word	0x40020088
 8007530:	400200a0 	.word	0x400200a0
 8007534:	400200b8 	.word	0x400200b8
 8007538:	40020410 	.word	0x40020410
 800753c:	40020428 	.word	0x40020428
 8007540:	40020440 	.word	0x40020440
 8007544:	40020458 	.word	0x40020458
 8007548:	40020470 	.word	0x40020470
 800754c:	40020488 	.word	0x40020488
 8007550:	400204a0 	.word	0x400204a0
 8007554:	400204b8 	.word	0x400204b8
 8007558:	58025408 	.word	0x58025408
 800755c:	5802541c 	.word	0x5802541c
 8007560:	58025430 	.word	0x58025430
 8007564:	58025444 	.word	0x58025444
 8007568:	58025458 	.word	0x58025458
 800756c:	5802546c 	.word	0x5802546c
 8007570:	58025480 	.word	0x58025480
 8007574:	58025494 	.word	0x58025494

08007578 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b084      	sub	sp, #16
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d101      	bne.n	800758a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8007586:	2301      	movs	r3, #1
 8007588:	e237      	b.n	80079fa <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007590:	b2db      	uxtb	r3, r3
 8007592:	2b02      	cmp	r3, #2
 8007594:	d004      	beq.n	80075a0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2280      	movs	r2, #128	@ 0x80
 800759a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800759c:	2301      	movs	r3, #1
 800759e:	e22c      	b.n	80079fa <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4a5c      	ldr	r2, [pc, #368]	@ (8007718 <HAL_DMA_Abort_IT+0x1a0>)
 80075a6:	4293      	cmp	r3, r2
 80075a8:	d04a      	beq.n	8007640 <HAL_DMA_Abort_IT+0xc8>
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	4a5b      	ldr	r2, [pc, #364]	@ (800771c <HAL_DMA_Abort_IT+0x1a4>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d045      	beq.n	8007640 <HAL_DMA_Abort_IT+0xc8>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	4a59      	ldr	r2, [pc, #356]	@ (8007720 <HAL_DMA_Abort_IT+0x1a8>)
 80075ba:	4293      	cmp	r3, r2
 80075bc:	d040      	beq.n	8007640 <HAL_DMA_Abort_IT+0xc8>
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	4a58      	ldr	r2, [pc, #352]	@ (8007724 <HAL_DMA_Abort_IT+0x1ac>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d03b      	beq.n	8007640 <HAL_DMA_Abort_IT+0xc8>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	4a56      	ldr	r2, [pc, #344]	@ (8007728 <HAL_DMA_Abort_IT+0x1b0>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d036      	beq.n	8007640 <HAL_DMA_Abort_IT+0xc8>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	4a55      	ldr	r2, [pc, #340]	@ (800772c <HAL_DMA_Abort_IT+0x1b4>)
 80075d8:	4293      	cmp	r3, r2
 80075da:	d031      	beq.n	8007640 <HAL_DMA_Abort_IT+0xc8>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	4a53      	ldr	r2, [pc, #332]	@ (8007730 <HAL_DMA_Abort_IT+0x1b8>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d02c      	beq.n	8007640 <HAL_DMA_Abort_IT+0xc8>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4a52      	ldr	r2, [pc, #328]	@ (8007734 <HAL_DMA_Abort_IT+0x1bc>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d027      	beq.n	8007640 <HAL_DMA_Abort_IT+0xc8>
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4a50      	ldr	r2, [pc, #320]	@ (8007738 <HAL_DMA_Abort_IT+0x1c0>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d022      	beq.n	8007640 <HAL_DMA_Abort_IT+0xc8>
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	4a4f      	ldr	r2, [pc, #316]	@ (800773c <HAL_DMA_Abort_IT+0x1c4>)
 8007600:	4293      	cmp	r3, r2
 8007602:	d01d      	beq.n	8007640 <HAL_DMA_Abort_IT+0xc8>
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	4a4d      	ldr	r2, [pc, #308]	@ (8007740 <HAL_DMA_Abort_IT+0x1c8>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d018      	beq.n	8007640 <HAL_DMA_Abort_IT+0xc8>
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	4a4c      	ldr	r2, [pc, #304]	@ (8007744 <HAL_DMA_Abort_IT+0x1cc>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d013      	beq.n	8007640 <HAL_DMA_Abort_IT+0xc8>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	4a4a      	ldr	r2, [pc, #296]	@ (8007748 <HAL_DMA_Abort_IT+0x1d0>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d00e      	beq.n	8007640 <HAL_DMA_Abort_IT+0xc8>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	4a49      	ldr	r2, [pc, #292]	@ (800774c <HAL_DMA_Abort_IT+0x1d4>)
 8007628:	4293      	cmp	r3, r2
 800762a:	d009      	beq.n	8007640 <HAL_DMA_Abort_IT+0xc8>
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	4a47      	ldr	r2, [pc, #284]	@ (8007750 <HAL_DMA_Abort_IT+0x1d8>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d004      	beq.n	8007640 <HAL_DMA_Abort_IT+0xc8>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	4a46      	ldr	r2, [pc, #280]	@ (8007754 <HAL_DMA_Abort_IT+0x1dc>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d101      	bne.n	8007644 <HAL_DMA_Abort_IT+0xcc>
 8007640:	2301      	movs	r3, #1
 8007642:	e000      	b.n	8007646 <HAL_DMA_Abort_IT+0xce>
 8007644:	2300      	movs	r3, #0
 8007646:	2b00      	cmp	r3, #0
 8007648:	f000 8086 	beq.w	8007758 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2204      	movs	r2, #4
 8007650:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	4a2f      	ldr	r2, [pc, #188]	@ (8007718 <HAL_DMA_Abort_IT+0x1a0>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d04a      	beq.n	80076f4 <HAL_DMA_Abort_IT+0x17c>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	4a2e      	ldr	r2, [pc, #184]	@ (800771c <HAL_DMA_Abort_IT+0x1a4>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d045      	beq.n	80076f4 <HAL_DMA_Abort_IT+0x17c>
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	4a2c      	ldr	r2, [pc, #176]	@ (8007720 <HAL_DMA_Abort_IT+0x1a8>)
 800766e:	4293      	cmp	r3, r2
 8007670:	d040      	beq.n	80076f4 <HAL_DMA_Abort_IT+0x17c>
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	4a2b      	ldr	r2, [pc, #172]	@ (8007724 <HAL_DMA_Abort_IT+0x1ac>)
 8007678:	4293      	cmp	r3, r2
 800767a:	d03b      	beq.n	80076f4 <HAL_DMA_Abort_IT+0x17c>
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	4a29      	ldr	r2, [pc, #164]	@ (8007728 <HAL_DMA_Abort_IT+0x1b0>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d036      	beq.n	80076f4 <HAL_DMA_Abort_IT+0x17c>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	4a28      	ldr	r2, [pc, #160]	@ (800772c <HAL_DMA_Abort_IT+0x1b4>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d031      	beq.n	80076f4 <HAL_DMA_Abort_IT+0x17c>
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	4a26      	ldr	r2, [pc, #152]	@ (8007730 <HAL_DMA_Abort_IT+0x1b8>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d02c      	beq.n	80076f4 <HAL_DMA_Abort_IT+0x17c>
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	4a25      	ldr	r2, [pc, #148]	@ (8007734 <HAL_DMA_Abort_IT+0x1bc>)
 80076a0:	4293      	cmp	r3, r2
 80076a2:	d027      	beq.n	80076f4 <HAL_DMA_Abort_IT+0x17c>
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	4a23      	ldr	r2, [pc, #140]	@ (8007738 <HAL_DMA_Abort_IT+0x1c0>)
 80076aa:	4293      	cmp	r3, r2
 80076ac:	d022      	beq.n	80076f4 <HAL_DMA_Abort_IT+0x17c>
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	4a22      	ldr	r2, [pc, #136]	@ (800773c <HAL_DMA_Abort_IT+0x1c4>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d01d      	beq.n	80076f4 <HAL_DMA_Abort_IT+0x17c>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	4a20      	ldr	r2, [pc, #128]	@ (8007740 <HAL_DMA_Abort_IT+0x1c8>)
 80076be:	4293      	cmp	r3, r2
 80076c0:	d018      	beq.n	80076f4 <HAL_DMA_Abort_IT+0x17c>
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	4a1f      	ldr	r2, [pc, #124]	@ (8007744 <HAL_DMA_Abort_IT+0x1cc>)
 80076c8:	4293      	cmp	r3, r2
 80076ca:	d013      	beq.n	80076f4 <HAL_DMA_Abort_IT+0x17c>
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	4a1d      	ldr	r2, [pc, #116]	@ (8007748 <HAL_DMA_Abort_IT+0x1d0>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d00e      	beq.n	80076f4 <HAL_DMA_Abort_IT+0x17c>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	4a1c      	ldr	r2, [pc, #112]	@ (800774c <HAL_DMA_Abort_IT+0x1d4>)
 80076dc:	4293      	cmp	r3, r2
 80076de:	d009      	beq.n	80076f4 <HAL_DMA_Abort_IT+0x17c>
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	4a1a      	ldr	r2, [pc, #104]	@ (8007750 <HAL_DMA_Abort_IT+0x1d8>)
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d004      	beq.n	80076f4 <HAL_DMA_Abort_IT+0x17c>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	4a19      	ldr	r2, [pc, #100]	@ (8007754 <HAL_DMA_Abort_IT+0x1dc>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d108      	bne.n	8007706 <HAL_DMA_Abort_IT+0x18e>
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	681a      	ldr	r2, [r3, #0]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f022 0201 	bic.w	r2, r2, #1
 8007702:	601a      	str	r2, [r3, #0]
 8007704:	e178      	b.n	80079f8 <HAL_DMA_Abort_IT+0x480>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	681a      	ldr	r2, [r3, #0]
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f022 0201 	bic.w	r2, r2, #1
 8007714:	601a      	str	r2, [r3, #0]
 8007716:	e16f      	b.n	80079f8 <HAL_DMA_Abort_IT+0x480>
 8007718:	40020010 	.word	0x40020010
 800771c:	40020028 	.word	0x40020028
 8007720:	40020040 	.word	0x40020040
 8007724:	40020058 	.word	0x40020058
 8007728:	40020070 	.word	0x40020070
 800772c:	40020088 	.word	0x40020088
 8007730:	400200a0 	.word	0x400200a0
 8007734:	400200b8 	.word	0x400200b8
 8007738:	40020410 	.word	0x40020410
 800773c:	40020428 	.word	0x40020428
 8007740:	40020440 	.word	0x40020440
 8007744:	40020458 	.word	0x40020458
 8007748:	40020470 	.word	0x40020470
 800774c:	40020488 	.word	0x40020488
 8007750:	400204a0 	.word	0x400204a0
 8007754:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	681a      	ldr	r2, [r3, #0]
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f022 020e 	bic.w	r2, r2, #14
 8007766:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	4a6c      	ldr	r2, [pc, #432]	@ (8007920 <HAL_DMA_Abort_IT+0x3a8>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d04a      	beq.n	8007808 <HAL_DMA_Abort_IT+0x290>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	4a6b      	ldr	r2, [pc, #428]	@ (8007924 <HAL_DMA_Abort_IT+0x3ac>)
 8007778:	4293      	cmp	r3, r2
 800777a:	d045      	beq.n	8007808 <HAL_DMA_Abort_IT+0x290>
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	4a69      	ldr	r2, [pc, #420]	@ (8007928 <HAL_DMA_Abort_IT+0x3b0>)
 8007782:	4293      	cmp	r3, r2
 8007784:	d040      	beq.n	8007808 <HAL_DMA_Abort_IT+0x290>
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	4a68      	ldr	r2, [pc, #416]	@ (800792c <HAL_DMA_Abort_IT+0x3b4>)
 800778c:	4293      	cmp	r3, r2
 800778e:	d03b      	beq.n	8007808 <HAL_DMA_Abort_IT+0x290>
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	4a66      	ldr	r2, [pc, #408]	@ (8007930 <HAL_DMA_Abort_IT+0x3b8>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d036      	beq.n	8007808 <HAL_DMA_Abort_IT+0x290>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	4a65      	ldr	r2, [pc, #404]	@ (8007934 <HAL_DMA_Abort_IT+0x3bc>)
 80077a0:	4293      	cmp	r3, r2
 80077a2:	d031      	beq.n	8007808 <HAL_DMA_Abort_IT+0x290>
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	4a63      	ldr	r2, [pc, #396]	@ (8007938 <HAL_DMA_Abort_IT+0x3c0>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d02c      	beq.n	8007808 <HAL_DMA_Abort_IT+0x290>
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	4a62      	ldr	r2, [pc, #392]	@ (800793c <HAL_DMA_Abort_IT+0x3c4>)
 80077b4:	4293      	cmp	r3, r2
 80077b6:	d027      	beq.n	8007808 <HAL_DMA_Abort_IT+0x290>
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4a60      	ldr	r2, [pc, #384]	@ (8007940 <HAL_DMA_Abort_IT+0x3c8>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d022      	beq.n	8007808 <HAL_DMA_Abort_IT+0x290>
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	4a5f      	ldr	r2, [pc, #380]	@ (8007944 <HAL_DMA_Abort_IT+0x3cc>)
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d01d      	beq.n	8007808 <HAL_DMA_Abort_IT+0x290>
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	4a5d      	ldr	r2, [pc, #372]	@ (8007948 <HAL_DMA_Abort_IT+0x3d0>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d018      	beq.n	8007808 <HAL_DMA_Abort_IT+0x290>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	4a5c      	ldr	r2, [pc, #368]	@ (800794c <HAL_DMA_Abort_IT+0x3d4>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d013      	beq.n	8007808 <HAL_DMA_Abort_IT+0x290>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	4a5a      	ldr	r2, [pc, #360]	@ (8007950 <HAL_DMA_Abort_IT+0x3d8>)
 80077e6:	4293      	cmp	r3, r2
 80077e8:	d00e      	beq.n	8007808 <HAL_DMA_Abort_IT+0x290>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	4a59      	ldr	r2, [pc, #356]	@ (8007954 <HAL_DMA_Abort_IT+0x3dc>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d009      	beq.n	8007808 <HAL_DMA_Abort_IT+0x290>
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	4a57      	ldr	r2, [pc, #348]	@ (8007958 <HAL_DMA_Abort_IT+0x3e0>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d004      	beq.n	8007808 <HAL_DMA_Abort_IT+0x290>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	4a56      	ldr	r2, [pc, #344]	@ (800795c <HAL_DMA_Abort_IT+0x3e4>)
 8007804:	4293      	cmp	r3, r2
 8007806:	d108      	bne.n	800781a <HAL_DMA_Abort_IT+0x2a2>
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	681a      	ldr	r2, [r3, #0]
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f022 0201 	bic.w	r2, r2, #1
 8007816:	601a      	str	r2, [r3, #0]
 8007818:	e007      	b.n	800782a <HAL_DMA_Abort_IT+0x2b2>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	681a      	ldr	r2, [r3, #0]
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f022 0201 	bic.w	r2, r2, #1
 8007828:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	4a3c      	ldr	r2, [pc, #240]	@ (8007920 <HAL_DMA_Abort_IT+0x3a8>)
 8007830:	4293      	cmp	r3, r2
 8007832:	d072      	beq.n	800791a <HAL_DMA_Abort_IT+0x3a2>
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	4a3a      	ldr	r2, [pc, #232]	@ (8007924 <HAL_DMA_Abort_IT+0x3ac>)
 800783a:	4293      	cmp	r3, r2
 800783c:	d06d      	beq.n	800791a <HAL_DMA_Abort_IT+0x3a2>
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	4a39      	ldr	r2, [pc, #228]	@ (8007928 <HAL_DMA_Abort_IT+0x3b0>)
 8007844:	4293      	cmp	r3, r2
 8007846:	d068      	beq.n	800791a <HAL_DMA_Abort_IT+0x3a2>
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	4a37      	ldr	r2, [pc, #220]	@ (800792c <HAL_DMA_Abort_IT+0x3b4>)
 800784e:	4293      	cmp	r3, r2
 8007850:	d063      	beq.n	800791a <HAL_DMA_Abort_IT+0x3a2>
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	4a36      	ldr	r2, [pc, #216]	@ (8007930 <HAL_DMA_Abort_IT+0x3b8>)
 8007858:	4293      	cmp	r3, r2
 800785a:	d05e      	beq.n	800791a <HAL_DMA_Abort_IT+0x3a2>
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	4a34      	ldr	r2, [pc, #208]	@ (8007934 <HAL_DMA_Abort_IT+0x3bc>)
 8007862:	4293      	cmp	r3, r2
 8007864:	d059      	beq.n	800791a <HAL_DMA_Abort_IT+0x3a2>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	4a33      	ldr	r2, [pc, #204]	@ (8007938 <HAL_DMA_Abort_IT+0x3c0>)
 800786c:	4293      	cmp	r3, r2
 800786e:	d054      	beq.n	800791a <HAL_DMA_Abort_IT+0x3a2>
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	4a31      	ldr	r2, [pc, #196]	@ (800793c <HAL_DMA_Abort_IT+0x3c4>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d04f      	beq.n	800791a <HAL_DMA_Abort_IT+0x3a2>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	4a30      	ldr	r2, [pc, #192]	@ (8007940 <HAL_DMA_Abort_IT+0x3c8>)
 8007880:	4293      	cmp	r3, r2
 8007882:	d04a      	beq.n	800791a <HAL_DMA_Abort_IT+0x3a2>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	4a2e      	ldr	r2, [pc, #184]	@ (8007944 <HAL_DMA_Abort_IT+0x3cc>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d045      	beq.n	800791a <HAL_DMA_Abort_IT+0x3a2>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	4a2d      	ldr	r2, [pc, #180]	@ (8007948 <HAL_DMA_Abort_IT+0x3d0>)
 8007894:	4293      	cmp	r3, r2
 8007896:	d040      	beq.n	800791a <HAL_DMA_Abort_IT+0x3a2>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	4a2b      	ldr	r2, [pc, #172]	@ (800794c <HAL_DMA_Abort_IT+0x3d4>)
 800789e:	4293      	cmp	r3, r2
 80078a0:	d03b      	beq.n	800791a <HAL_DMA_Abort_IT+0x3a2>
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	4a2a      	ldr	r2, [pc, #168]	@ (8007950 <HAL_DMA_Abort_IT+0x3d8>)
 80078a8:	4293      	cmp	r3, r2
 80078aa:	d036      	beq.n	800791a <HAL_DMA_Abort_IT+0x3a2>
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4a28      	ldr	r2, [pc, #160]	@ (8007954 <HAL_DMA_Abort_IT+0x3dc>)
 80078b2:	4293      	cmp	r3, r2
 80078b4:	d031      	beq.n	800791a <HAL_DMA_Abort_IT+0x3a2>
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	4a27      	ldr	r2, [pc, #156]	@ (8007958 <HAL_DMA_Abort_IT+0x3e0>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d02c      	beq.n	800791a <HAL_DMA_Abort_IT+0x3a2>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	4a25      	ldr	r2, [pc, #148]	@ (800795c <HAL_DMA_Abort_IT+0x3e4>)
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d027      	beq.n	800791a <HAL_DMA_Abort_IT+0x3a2>
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	4a24      	ldr	r2, [pc, #144]	@ (8007960 <HAL_DMA_Abort_IT+0x3e8>)
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d022      	beq.n	800791a <HAL_DMA_Abort_IT+0x3a2>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	4a22      	ldr	r2, [pc, #136]	@ (8007964 <HAL_DMA_Abort_IT+0x3ec>)
 80078da:	4293      	cmp	r3, r2
 80078dc:	d01d      	beq.n	800791a <HAL_DMA_Abort_IT+0x3a2>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	4a21      	ldr	r2, [pc, #132]	@ (8007968 <HAL_DMA_Abort_IT+0x3f0>)
 80078e4:	4293      	cmp	r3, r2
 80078e6:	d018      	beq.n	800791a <HAL_DMA_Abort_IT+0x3a2>
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	4a1f      	ldr	r2, [pc, #124]	@ (800796c <HAL_DMA_Abort_IT+0x3f4>)
 80078ee:	4293      	cmp	r3, r2
 80078f0:	d013      	beq.n	800791a <HAL_DMA_Abort_IT+0x3a2>
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	4a1e      	ldr	r2, [pc, #120]	@ (8007970 <HAL_DMA_Abort_IT+0x3f8>)
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d00e      	beq.n	800791a <HAL_DMA_Abort_IT+0x3a2>
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	4a1c      	ldr	r2, [pc, #112]	@ (8007974 <HAL_DMA_Abort_IT+0x3fc>)
 8007902:	4293      	cmp	r3, r2
 8007904:	d009      	beq.n	800791a <HAL_DMA_Abort_IT+0x3a2>
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	4a1b      	ldr	r2, [pc, #108]	@ (8007978 <HAL_DMA_Abort_IT+0x400>)
 800790c:	4293      	cmp	r3, r2
 800790e:	d004      	beq.n	800791a <HAL_DMA_Abort_IT+0x3a2>
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	4a19      	ldr	r2, [pc, #100]	@ (800797c <HAL_DMA_Abort_IT+0x404>)
 8007916:	4293      	cmp	r3, r2
 8007918:	d132      	bne.n	8007980 <HAL_DMA_Abort_IT+0x408>
 800791a:	2301      	movs	r3, #1
 800791c:	e031      	b.n	8007982 <HAL_DMA_Abort_IT+0x40a>
 800791e:	bf00      	nop
 8007920:	40020010 	.word	0x40020010
 8007924:	40020028 	.word	0x40020028
 8007928:	40020040 	.word	0x40020040
 800792c:	40020058 	.word	0x40020058
 8007930:	40020070 	.word	0x40020070
 8007934:	40020088 	.word	0x40020088
 8007938:	400200a0 	.word	0x400200a0
 800793c:	400200b8 	.word	0x400200b8
 8007940:	40020410 	.word	0x40020410
 8007944:	40020428 	.word	0x40020428
 8007948:	40020440 	.word	0x40020440
 800794c:	40020458 	.word	0x40020458
 8007950:	40020470 	.word	0x40020470
 8007954:	40020488 	.word	0x40020488
 8007958:	400204a0 	.word	0x400204a0
 800795c:	400204b8 	.word	0x400204b8
 8007960:	58025408 	.word	0x58025408
 8007964:	5802541c 	.word	0x5802541c
 8007968:	58025430 	.word	0x58025430
 800796c:	58025444 	.word	0x58025444
 8007970:	58025458 	.word	0x58025458
 8007974:	5802546c 	.word	0x5802546c
 8007978:	58025480 	.word	0x58025480
 800797c:	58025494 	.word	0x58025494
 8007980:	2300      	movs	r3, #0
 8007982:	2b00      	cmp	r3, #0
 8007984:	d028      	beq.n	80079d8 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800798a:	681a      	ldr	r2, [r3, #0]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007990:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007994:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800799a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80079a0:	f003 031f 	and.w	r3, r3, #31
 80079a4:	2201      	movs	r2, #1
 80079a6:	409a      	lsls	r2, r3
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80079b0:	687a      	ldr	r2, [r7, #4]
 80079b2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80079b4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d00c      	beq.n	80079d8 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80079c2:	681a      	ldr	r2, [r3, #0]
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80079c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80079cc:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80079d2:	687a      	ldr	r2, [r7, #4]
 80079d4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80079d6:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2201      	movs	r2, #1
 80079dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2200      	movs	r2, #0
 80079e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d003      	beq.n	80079f8 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079f4:	6878      	ldr	r0, [r7, #4]
 80079f6:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80079f8:	2300      	movs	r3, #0
}
 80079fa:	4618      	mov	r0, r3
 80079fc:	3710      	adds	r7, #16
 80079fe:	46bd      	mov	sp, r7
 8007a00:	bd80      	pop	{r7, pc}
 8007a02:	bf00      	nop

08007a04 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007a04:	b580      	push	{r7, lr}
 8007a06:	b08a      	sub	sp, #40	@ 0x28
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007a10:	4b67      	ldr	r3, [pc, #412]	@ (8007bb0 <HAL_DMA_IRQHandler+0x1ac>)
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	4a67      	ldr	r2, [pc, #412]	@ (8007bb4 <HAL_DMA_IRQHandler+0x1b0>)
 8007a16:	fba2 2303 	umull	r2, r3, r2, r3
 8007a1a:	0a9b      	lsrs	r3, r3, #10
 8007a1c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a22:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a28:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8007a2a:	6a3b      	ldr	r3, [r7, #32]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8007a30:	69fb      	ldr	r3, [r7, #28]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	4a5f      	ldr	r2, [pc, #380]	@ (8007bb8 <HAL_DMA_IRQHandler+0x1b4>)
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	d04a      	beq.n	8007ad6 <HAL_DMA_IRQHandler+0xd2>
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	4a5d      	ldr	r2, [pc, #372]	@ (8007bbc <HAL_DMA_IRQHandler+0x1b8>)
 8007a46:	4293      	cmp	r3, r2
 8007a48:	d045      	beq.n	8007ad6 <HAL_DMA_IRQHandler+0xd2>
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	4a5c      	ldr	r2, [pc, #368]	@ (8007bc0 <HAL_DMA_IRQHandler+0x1bc>)
 8007a50:	4293      	cmp	r3, r2
 8007a52:	d040      	beq.n	8007ad6 <HAL_DMA_IRQHandler+0xd2>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	4a5a      	ldr	r2, [pc, #360]	@ (8007bc4 <HAL_DMA_IRQHandler+0x1c0>)
 8007a5a:	4293      	cmp	r3, r2
 8007a5c:	d03b      	beq.n	8007ad6 <HAL_DMA_IRQHandler+0xd2>
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	4a59      	ldr	r2, [pc, #356]	@ (8007bc8 <HAL_DMA_IRQHandler+0x1c4>)
 8007a64:	4293      	cmp	r3, r2
 8007a66:	d036      	beq.n	8007ad6 <HAL_DMA_IRQHandler+0xd2>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	4a57      	ldr	r2, [pc, #348]	@ (8007bcc <HAL_DMA_IRQHandler+0x1c8>)
 8007a6e:	4293      	cmp	r3, r2
 8007a70:	d031      	beq.n	8007ad6 <HAL_DMA_IRQHandler+0xd2>
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	4a56      	ldr	r2, [pc, #344]	@ (8007bd0 <HAL_DMA_IRQHandler+0x1cc>)
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d02c      	beq.n	8007ad6 <HAL_DMA_IRQHandler+0xd2>
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	4a54      	ldr	r2, [pc, #336]	@ (8007bd4 <HAL_DMA_IRQHandler+0x1d0>)
 8007a82:	4293      	cmp	r3, r2
 8007a84:	d027      	beq.n	8007ad6 <HAL_DMA_IRQHandler+0xd2>
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	4a53      	ldr	r2, [pc, #332]	@ (8007bd8 <HAL_DMA_IRQHandler+0x1d4>)
 8007a8c:	4293      	cmp	r3, r2
 8007a8e:	d022      	beq.n	8007ad6 <HAL_DMA_IRQHandler+0xd2>
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	4a51      	ldr	r2, [pc, #324]	@ (8007bdc <HAL_DMA_IRQHandler+0x1d8>)
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d01d      	beq.n	8007ad6 <HAL_DMA_IRQHandler+0xd2>
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	4a50      	ldr	r2, [pc, #320]	@ (8007be0 <HAL_DMA_IRQHandler+0x1dc>)
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	d018      	beq.n	8007ad6 <HAL_DMA_IRQHandler+0xd2>
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	4a4e      	ldr	r2, [pc, #312]	@ (8007be4 <HAL_DMA_IRQHandler+0x1e0>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d013      	beq.n	8007ad6 <HAL_DMA_IRQHandler+0xd2>
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	4a4d      	ldr	r2, [pc, #308]	@ (8007be8 <HAL_DMA_IRQHandler+0x1e4>)
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	d00e      	beq.n	8007ad6 <HAL_DMA_IRQHandler+0xd2>
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	4a4b      	ldr	r2, [pc, #300]	@ (8007bec <HAL_DMA_IRQHandler+0x1e8>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d009      	beq.n	8007ad6 <HAL_DMA_IRQHandler+0xd2>
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	4a4a      	ldr	r2, [pc, #296]	@ (8007bf0 <HAL_DMA_IRQHandler+0x1ec>)
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d004      	beq.n	8007ad6 <HAL_DMA_IRQHandler+0xd2>
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	4a48      	ldr	r2, [pc, #288]	@ (8007bf4 <HAL_DMA_IRQHandler+0x1f0>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d101      	bne.n	8007ada <HAL_DMA_IRQHandler+0xd6>
 8007ad6:	2301      	movs	r3, #1
 8007ad8:	e000      	b.n	8007adc <HAL_DMA_IRQHandler+0xd8>
 8007ada:	2300      	movs	r3, #0
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	f000 842b 	beq.w	8008338 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ae6:	f003 031f 	and.w	r3, r3, #31
 8007aea:	2208      	movs	r2, #8
 8007aec:	409a      	lsls	r2, r3
 8007aee:	69bb      	ldr	r3, [r7, #24]
 8007af0:	4013      	ands	r3, r2
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	f000 80a2 	beq.w	8007c3c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	4a2e      	ldr	r2, [pc, #184]	@ (8007bb8 <HAL_DMA_IRQHandler+0x1b4>)
 8007afe:	4293      	cmp	r3, r2
 8007b00:	d04a      	beq.n	8007b98 <HAL_DMA_IRQHandler+0x194>
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	4a2d      	ldr	r2, [pc, #180]	@ (8007bbc <HAL_DMA_IRQHandler+0x1b8>)
 8007b08:	4293      	cmp	r3, r2
 8007b0a:	d045      	beq.n	8007b98 <HAL_DMA_IRQHandler+0x194>
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	4a2b      	ldr	r2, [pc, #172]	@ (8007bc0 <HAL_DMA_IRQHandler+0x1bc>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d040      	beq.n	8007b98 <HAL_DMA_IRQHandler+0x194>
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	4a2a      	ldr	r2, [pc, #168]	@ (8007bc4 <HAL_DMA_IRQHandler+0x1c0>)
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	d03b      	beq.n	8007b98 <HAL_DMA_IRQHandler+0x194>
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	4a28      	ldr	r2, [pc, #160]	@ (8007bc8 <HAL_DMA_IRQHandler+0x1c4>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d036      	beq.n	8007b98 <HAL_DMA_IRQHandler+0x194>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	4a27      	ldr	r2, [pc, #156]	@ (8007bcc <HAL_DMA_IRQHandler+0x1c8>)
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d031      	beq.n	8007b98 <HAL_DMA_IRQHandler+0x194>
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	4a25      	ldr	r2, [pc, #148]	@ (8007bd0 <HAL_DMA_IRQHandler+0x1cc>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d02c      	beq.n	8007b98 <HAL_DMA_IRQHandler+0x194>
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	4a24      	ldr	r2, [pc, #144]	@ (8007bd4 <HAL_DMA_IRQHandler+0x1d0>)
 8007b44:	4293      	cmp	r3, r2
 8007b46:	d027      	beq.n	8007b98 <HAL_DMA_IRQHandler+0x194>
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	4a22      	ldr	r2, [pc, #136]	@ (8007bd8 <HAL_DMA_IRQHandler+0x1d4>)
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	d022      	beq.n	8007b98 <HAL_DMA_IRQHandler+0x194>
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	4a21      	ldr	r2, [pc, #132]	@ (8007bdc <HAL_DMA_IRQHandler+0x1d8>)
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d01d      	beq.n	8007b98 <HAL_DMA_IRQHandler+0x194>
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4a1f      	ldr	r2, [pc, #124]	@ (8007be0 <HAL_DMA_IRQHandler+0x1dc>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d018      	beq.n	8007b98 <HAL_DMA_IRQHandler+0x194>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	4a1e      	ldr	r2, [pc, #120]	@ (8007be4 <HAL_DMA_IRQHandler+0x1e0>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d013      	beq.n	8007b98 <HAL_DMA_IRQHandler+0x194>
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	4a1c      	ldr	r2, [pc, #112]	@ (8007be8 <HAL_DMA_IRQHandler+0x1e4>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d00e      	beq.n	8007b98 <HAL_DMA_IRQHandler+0x194>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	4a1b      	ldr	r2, [pc, #108]	@ (8007bec <HAL_DMA_IRQHandler+0x1e8>)
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d009      	beq.n	8007b98 <HAL_DMA_IRQHandler+0x194>
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	4a19      	ldr	r2, [pc, #100]	@ (8007bf0 <HAL_DMA_IRQHandler+0x1ec>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d004      	beq.n	8007b98 <HAL_DMA_IRQHandler+0x194>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	4a18      	ldr	r2, [pc, #96]	@ (8007bf4 <HAL_DMA_IRQHandler+0x1f0>)
 8007b94:	4293      	cmp	r3, r2
 8007b96:	d12f      	bne.n	8007bf8 <HAL_DMA_IRQHandler+0x1f4>
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	f003 0304 	and.w	r3, r3, #4
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	bf14      	ite	ne
 8007ba6:	2301      	movne	r3, #1
 8007ba8:	2300      	moveq	r3, #0
 8007baa:	b2db      	uxtb	r3, r3
 8007bac:	e02e      	b.n	8007c0c <HAL_DMA_IRQHandler+0x208>
 8007bae:	bf00      	nop
 8007bb0:	24000038 	.word	0x24000038
 8007bb4:	1b4e81b5 	.word	0x1b4e81b5
 8007bb8:	40020010 	.word	0x40020010
 8007bbc:	40020028 	.word	0x40020028
 8007bc0:	40020040 	.word	0x40020040
 8007bc4:	40020058 	.word	0x40020058
 8007bc8:	40020070 	.word	0x40020070
 8007bcc:	40020088 	.word	0x40020088
 8007bd0:	400200a0 	.word	0x400200a0
 8007bd4:	400200b8 	.word	0x400200b8
 8007bd8:	40020410 	.word	0x40020410
 8007bdc:	40020428 	.word	0x40020428
 8007be0:	40020440 	.word	0x40020440
 8007be4:	40020458 	.word	0x40020458
 8007be8:	40020470 	.word	0x40020470
 8007bec:	40020488 	.word	0x40020488
 8007bf0:	400204a0 	.word	0x400204a0
 8007bf4:	400204b8 	.word	0x400204b8
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f003 0308 	and.w	r3, r3, #8
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	bf14      	ite	ne
 8007c06:	2301      	movne	r3, #1
 8007c08:	2300      	moveq	r3, #0
 8007c0a:	b2db      	uxtb	r3, r3
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d015      	beq.n	8007c3c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	681a      	ldr	r2, [r3, #0]
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f022 0204 	bic.w	r2, r2, #4
 8007c1e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c24:	f003 031f 	and.w	r3, r3, #31
 8007c28:	2208      	movs	r2, #8
 8007c2a:	409a      	lsls	r2, r3
 8007c2c:	6a3b      	ldr	r3, [r7, #32]
 8007c2e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c34:	f043 0201 	orr.w	r2, r3, #1
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c40:	f003 031f 	and.w	r3, r3, #31
 8007c44:	69ba      	ldr	r2, [r7, #24]
 8007c46:	fa22 f303 	lsr.w	r3, r2, r3
 8007c4a:	f003 0301 	and.w	r3, r3, #1
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d06e      	beq.n	8007d30 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	4a69      	ldr	r2, [pc, #420]	@ (8007dfc <HAL_DMA_IRQHandler+0x3f8>)
 8007c58:	4293      	cmp	r3, r2
 8007c5a:	d04a      	beq.n	8007cf2 <HAL_DMA_IRQHandler+0x2ee>
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	4a67      	ldr	r2, [pc, #412]	@ (8007e00 <HAL_DMA_IRQHandler+0x3fc>)
 8007c62:	4293      	cmp	r3, r2
 8007c64:	d045      	beq.n	8007cf2 <HAL_DMA_IRQHandler+0x2ee>
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	4a66      	ldr	r2, [pc, #408]	@ (8007e04 <HAL_DMA_IRQHandler+0x400>)
 8007c6c:	4293      	cmp	r3, r2
 8007c6e:	d040      	beq.n	8007cf2 <HAL_DMA_IRQHandler+0x2ee>
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	4a64      	ldr	r2, [pc, #400]	@ (8007e08 <HAL_DMA_IRQHandler+0x404>)
 8007c76:	4293      	cmp	r3, r2
 8007c78:	d03b      	beq.n	8007cf2 <HAL_DMA_IRQHandler+0x2ee>
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	4a63      	ldr	r2, [pc, #396]	@ (8007e0c <HAL_DMA_IRQHandler+0x408>)
 8007c80:	4293      	cmp	r3, r2
 8007c82:	d036      	beq.n	8007cf2 <HAL_DMA_IRQHandler+0x2ee>
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	4a61      	ldr	r2, [pc, #388]	@ (8007e10 <HAL_DMA_IRQHandler+0x40c>)
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	d031      	beq.n	8007cf2 <HAL_DMA_IRQHandler+0x2ee>
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	4a60      	ldr	r2, [pc, #384]	@ (8007e14 <HAL_DMA_IRQHandler+0x410>)
 8007c94:	4293      	cmp	r3, r2
 8007c96:	d02c      	beq.n	8007cf2 <HAL_DMA_IRQHandler+0x2ee>
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	4a5e      	ldr	r2, [pc, #376]	@ (8007e18 <HAL_DMA_IRQHandler+0x414>)
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d027      	beq.n	8007cf2 <HAL_DMA_IRQHandler+0x2ee>
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	4a5d      	ldr	r2, [pc, #372]	@ (8007e1c <HAL_DMA_IRQHandler+0x418>)
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d022      	beq.n	8007cf2 <HAL_DMA_IRQHandler+0x2ee>
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	4a5b      	ldr	r2, [pc, #364]	@ (8007e20 <HAL_DMA_IRQHandler+0x41c>)
 8007cb2:	4293      	cmp	r3, r2
 8007cb4:	d01d      	beq.n	8007cf2 <HAL_DMA_IRQHandler+0x2ee>
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	4a5a      	ldr	r2, [pc, #360]	@ (8007e24 <HAL_DMA_IRQHandler+0x420>)
 8007cbc:	4293      	cmp	r3, r2
 8007cbe:	d018      	beq.n	8007cf2 <HAL_DMA_IRQHandler+0x2ee>
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	4a58      	ldr	r2, [pc, #352]	@ (8007e28 <HAL_DMA_IRQHandler+0x424>)
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	d013      	beq.n	8007cf2 <HAL_DMA_IRQHandler+0x2ee>
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	4a57      	ldr	r2, [pc, #348]	@ (8007e2c <HAL_DMA_IRQHandler+0x428>)
 8007cd0:	4293      	cmp	r3, r2
 8007cd2:	d00e      	beq.n	8007cf2 <HAL_DMA_IRQHandler+0x2ee>
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	4a55      	ldr	r2, [pc, #340]	@ (8007e30 <HAL_DMA_IRQHandler+0x42c>)
 8007cda:	4293      	cmp	r3, r2
 8007cdc:	d009      	beq.n	8007cf2 <HAL_DMA_IRQHandler+0x2ee>
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	4a54      	ldr	r2, [pc, #336]	@ (8007e34 <HAL_DMA_IRQHandler+0x430>)
 8007ce4:	4293      	cmp	r3, r2
 8007ce6:	d004      	beq.n	8007cf2 <HAL_DMA_IRQHandler+0x2ee>
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	4a52      	ldr	r2, [pc, #328]	@ (8007e38 <HAL_DMA_IRQHandler+0x434>)
 8007cee:	4293      	cmp	r3, r2
 8007cf0:	d10a      	bne.n	8007d08 <HAL_DMA_IRQHandler+0x304>
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	695b      	ldr	r3, [r3, #20]
 8007cf8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	bf14      	ite	ne
 8007d00:	2301      	movne	r3, #1
 8007d02:	2300      	moveq	r3, #0
 8007d04:	b2db      	uxtb	r3, r3
 8007d06:	e003      	b.n	8007d10 <HAL_DMA_IRQHandler+0x30c>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	2300      	movs	r3, #0
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d00d      	beq.n	8007d30 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d18:	f003 031f 	and.w	r3, r3, #31
 8007d1c:	2201      	movs	r2, #1
 8007d1e:	409a      	lsls	r2, r3
 8007d20:	6a3b      	ldr	r3, [r7, #32]
 8007d22:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d28:	f043 0202 	orr.w	r2, r3, #2
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d34:	f003 031f 	and.w	r3, r3, #31
 8007d38:	2204      	movs	r2, #4
 8007d3a:	409a      	lsls	r2, r3
 8007d3c:	69bb      	ldr	r3, [r7, #24]
 8007d3e:	4013      	ands	r3, r2
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	f000 808f 	beq.w	8007e64 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	4a2c      	ldr	r2, [pc, #176]	@ (8007dfc <HAL_DMA_IRQHandler+0x3f8>)
 8007d4c:	4293      	cmp	r3, r2
 8007d4e:	d04a      	beq.n	8007de6 <HAL_DMA_IRQHandler+0x3e2>
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	4a2a      	ldr	r2, [pc, #168]	@ (8007e00 <HAL_DMA_IRQHandler+0x3fc>)
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d045      	beq.n	8007de6 <HAL_DMA_IRQHandler+0x3e2>
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	4a29      	ldr	r2, [pc, #164]	@ (8007e04 <HAL_DMA_IRQHandler+0x400>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d040      	beq.n	8007de6 <HAL_DMA_IRQHandler+0x3e2>
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	4a27      	ldr	r2, [pc, #156]	@ (8007e08 <HAL_DMA_IRQHandler+0x404>)
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d03b      	beq.n	8007de6 <HAL_DMA_IRQHandler+0x3e2>
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	4a26      	ldr	r2, [pc, #152]	@ (8007e0c <HAL_DMA_IRQHandler+0x408>)
 8007d74:	4293      	cmp	r3, r2
 8007d76:	d036      	beq.n	8007de6 <HAL_DMA_IRQHandler+0x3e2>
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	4a24      	ldr	r2, [pc, #144]	@ (8007e10 <HAL_DMA_IRQHandler+0x40c>)
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d031      	beq.n	8007de6 <HAL_DMA_IRQHandler+0x3e2>
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	4a23      	ldr	r2, [pc, #140]	@ (8007e14 <HAL_DMA_IRQHandler+0x410>)
 8007d88:	4293      	cmp	r3, r2
 8007d8a:	d02c      	beq.n	8007de6 <HAL_DMA_IRQHandler+0x3e2>
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	4a21      	ldr	r2, [pc, #132]	@ (8007e18 <HAL_DMA_IRQHandler+0x414>)
 8007d92:	4293      	cmp	r3, r2
 8007d94:	d027      	beq.n	8007de6 <HAL_DMA_IRQHandler+0x3e2>
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	4a20      	ldr	r2, [pc, #128]	@ (8007e1c <HAL_DMA_IRQHandler+0x418>)
 8007d9c:	4293      	cmp	r3, r2
 8007d9e:	d022      	beq.n	8007de6 <HAL_DMA_IRQHandler+0x3e2>
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	4a1e      	ldr	r2, [pc, #120]	@ (8007e20 <HAL_DMA_IRQHandler+0x41c>)
 8007da6:	4293      	cmp	r3, r2
 8007da8:	d01d      	beq.n	8007de6 <HAL_DMA_IRQHandler+0x3e2>
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	4a1d      	ldr	r2, [pc, #116]	@ (8007e24 <HAL_DMA_IRQHandler+0x420>)
 8007db0:	4293      	cmp	r3, r2
 8007db2:	d018      	beq.n	8007de6 <HAL_DMA_IRQHandler+0x3e2>
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	4a1b      	ldr	r2, [pc, #108]	@ (8007e28 <HAL_DMA_IRQHandler+0x424>)
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d013      	beq.n	8007de6 <HAL_DMA_IRQHandler+0x3e2>
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	4a1a      	ldr	r2, [pc, #104]	@ (8007e2c <HAL_DMA_IRQHandler+0x428>)
 8007dc4:	4293      	cmp	r3, r2
 8007dc6:	d00e      	beq.n	8007de6 <HAL_DMA_IRQHandler+0x3e2>
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	4a18      	ldr	r2, [pc, #96]	@ (8007e30 <HAL_DMA_IRQHandler+0x42c>)
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	d009      	beq.n	8007de6 <HAL_DMA_IRQHandler+0x3e2>
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	4a17      	ldr	r2, [pc, #92]	@ (8007e34 <HAL_DMA_IRQHandler+0x430>)
 8007dd8:	4293      	cmp	r3, r2
 8007dda:	d004      	beq.n	8007de6 <HAL_DMA_IRQHandler+0x3e2>
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	4a15      	ldr	r2, [pc, #84]	@ (8007e38 <HAL_DMA_IRQHandler+0x434>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d12a      	bne.n	8007e3c <HAL_DMA_IRQHandler+0x438>
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f003 0302 	and.w	r3, r3, #2
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	bf14      	ite	ne
 8007df4:	2301      	movne	r3, #1
 8007df6:	2300      	moveq	r3, #0
 8007df8:	b2db      	uxtb	r3, r3
 8007dfa:	e023      	b.n	8007e44 <HAL_DMA_IRQHandler+0x440>
 8007dfc:	40020010 	.word	0x40020010
 8007e00:	40020028 	.word	0x40020028
 8007e04:	40020040 	.word	0x40020040
 8007e08:	40020058 	.word	0x40020058
 8007e0c:	40020070 	.word	0x40020070
 8007e10:	40020088 	.word	0x40020088
 8007e14:	400200a0 	.word	0x400200a0
 8007e18:	400200b8 	.word	0x400200b8
 8007e1c:	40020410 	.word	0x40020410
 8007e20:	40020428 	.word	0x40020428
 8007e24:	40020440 	.word	0x40020440
 8007e28:	40020458 	.word	0x40020458
 8007e2c:	40020470 	.word	0x40020470
 8007e30:	40020488 	.word	0x40020488
 8007e34:	400204a0 	.word	0x400204a0
 8007e38:	400204b8 	.word	0x400204b8
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	2300      	movs	r3, #0
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d00d      	beq.n	8007e64 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e4c:	f003 031f 	and.w	r3, r3, #31
 8007e50:	2204      	movs	r2, #4
 8007e52:	409a      	lsls	r2, r3
 8007e54:	6a3b      	ldr	r3, [r7, #32]
 8007e56:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e5c:	f043 0204 	orr.w	r2, r3, #4
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e68:	f003 031f 	and.w	r3, r3, #31
 8007e6c:	2210      	movs	r2, #16
 8007e6e:	409a      	lsls	r2, r3
 8007e70:	69bb      	ldr	r3, [r7, #24]
 8007e72:	4013      	ands	r3, r2
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	f000 80a6 	beq.w	8007fc6 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	4a85      	ldr	r2, [pc, #532]	@ (8008094 <HAL_DMA_IRQHandler+0x690>)
 8007e80:	4293      	cmp	r3, r2
 8007e82:	d04a      	beq.n	8007f1a <HAL_DMA_IRQHandler+0x516>
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	4a83      	ldr	r2, [pc, #524]	@ (8008098 <HAL_DMA_IRQHandler+0x694>)
 8007e8a:	4293      	cmp	r3, r2
 8007e8c:	d045      	beq.n	8007f1a <HAL_DMA_IRQHandler+0x516>
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	4a82      	ldr	r2, [pc, #520]	@ (800809c <HAL_DMA_IRQHandler+0x698>)
 8007e94:	4293      	cmp	r3, r2
 8007e96:	d040      	beq.n	8007f1a <HAL_DMA_IRQHandler+0x516>
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	4a80      	ldr	r2, [pc, #512]	@ (80080a0 <HAL_DMA_IRQHandler+0x69c>)
 8007e9e:	4293      	cmp	r3, r2
 8007ea0:	d03b      	beq.n	8007f1a <HAL_DMA_IRQHandler+0x516>
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	4a7f      	ldr	r2, [pc, #508]	@ (80080a4 <HAL_DMA_IRQHandler+0x6a0>)
 8007ea8:	4293      	cmp	r3, r2
 8007eaa:	d036      	beq.n	8007f1a <HAL_DMA_IRQHandler+0x516>
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	4a7d      	ldr	r2, [pc, #500]	@ (80080a8 <HAL_DMA_IRQHandler+0x6a4>)
 8007eb2:	4293      	cmp	r3, r2
 8007eb4:	d031      	beq.n	8007f1a <HAL_DMA_IRQHandler+0x516>
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	4a7c      	ldr	r2, [pc, #496]	@ (80080ac <HAL_DMA_IRQHandler+0x6a8>)
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	d02c      	beq.n	8007f1a <HAL_DMA_IRQHandler+0x516>
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	4a7a      	ldr	r2, [pc, #488]	@ (80080b0 <HAL_DMA_IRQHandler+0x6ac>)
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	d027      	beq.n	8007f1a <HAL_DMA_IRQHandler+0x516>
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	4a79      	ldr	r2, [pc, #484]	@ (80080b4 <HAL_DMA_IRQHandler+0x6b0>)
 8007ed0:	4293      	cmp	r3, r2
 8007ed2:	d022      	beq.n	8007f1a <HAL_DMA_IRQHandler+0x516>
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	4a77      	ldr	r2, [pc, #476]	@ (80080b8 <HAL_DMA_IRQHandler+0x6b4>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	d01d      	beq.n	8007f1a <HAL_DMA_IRQHandler+0x516>
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	4a76      	ldr	r2, [pc, #472]	@ (80080bc <HAL_DMA_IRQHandler+0x6b8>)
 8007ee4:	4293      	cmp	r3, r2
 8007ee6:	d018      	beq.n	8007f1a <HAL_DMA_IRQHandler+0x516>
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	4a74      	ldr	r2, [pc, #464]	@ (80080c0 <HAL_DMA_IRQHandler+0x6bc>)
 8007eee:	4293      	cmp	r3, r2
 8007ef0:	d013      	beq.n	8007f1a <HAL_DMA_IRQHandler+0x516>
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	4a73      	ldr	r2, [pc, #460]	@ (80080c4 <HAL_DMA_IRQHandler+0x6c0>)
 8007ef8:	4293      	cmp	r3, r2
 8007efa:	d00e      	beq.n	8007f1a <HAL_DMA_IRQHandler+0x516>
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	4a71      	ldr	r2, [pc, #452]	@ (80080c8 <HAL_DMA_IRQHandler+0x6c4>)
 8007f02:	4293      	cmp	r3, r2
 8007f04:	d009      	beq.n	8007f1a <HAL_DMA_IRQHandler+0x516>
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	4a70      	ldr	r2, [pc, #448]	@ (80080cc <HAL_DMA_IRQHandler+0x6c8>)
 8007f0c:	4293      	cmp	r3, r2
 8007f0e:	d004      	beq.n	8007f1a <HAL_DMA_IRQHandler+0x516>
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	4a6e      	ldr	r2, [pc, #440]	@ (80080d0 <HAL_DMA_IRQHandler+0x6cc>)
 8007f16:	4293      	cmp	r3, r2
 8007f18:	d10a      	bne.n	8007f30 <HAL_DMA_IRQHandler+0x52c>
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f003 0308 	and.w	r3, r3, #8
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	bf14      	ite	ne
 8007f28:	2301      	movne	r3, #1
 8007f2a:	2300      	moveq	r3, #0
 8007f2c:	b2db      	uxtb	r3, r3
 8007f2e:	e009      	b.n	8007f44 <HAL_DMA_IRQHandler+0x540>
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	f003 0304 	and.w	r3, r3, #4
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	bf14      	ite	ne
 8007f3e:	2301      	movne	r3, #1
 8007f40:	2300      	moveq	r3, #0
 8007f42:	b2db      	uxtb	r3, r3
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d03e      	beq.n	8007fc6 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f4c:	f003 031f 	and.w	r3, r3, #31
 8007f50:	2210      	movs	r2, #16
 8007f52:	409a      	lsls	r2, r3
 8007f54:	6a3b      	ldr	r3, [r7, #32]
 8007f56:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d018      	beq.n	8007f98 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d108      	bne.n	8007f86 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d024      	beq.n	8007fc6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f80:	6878      	ldr	r0, [r7, #4]
 8007f82:	4798      	blx	r3
 8007f84:	e01f      	b.n	8007fc6 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d01b      	beq.n	8007fc6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	4798      	blx	r3
 8007f96:	e016      	b.n	8007fc6 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d107      	bne.n	8007fb6 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	681a      	ldr	r2, [r3, #0]
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	f022 0208 	bic.w	r2, r2, #8
 8007fb4:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d003      	beq.n	8007fc6 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fc2:	6878      	ldr	r0, [r7, #4]
 8007fc4:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007fca:	f003 031f 	and.w	r3, r3, #31
 8007fce:	2220      	movs	r2, #32
 8007fd0:	409a      	lsls	r2, r3
 8007fd2:	69bb      	ldr	r3, [r7, #24]
 8007fd4:	4013      	ands	r3, r2
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	f000 8110 	beq.w	80081fc <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	4a2c      	ldr	r2, [pc, #176]	@ (8008094 <HAL_DMA_IRQHandler+0x690>)
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	d04a      	beq.n	800807c <HAL_DMA_IRQHandler+0x678>
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	4a2b      	ldr	r2, [pc, #172]	@ (8008098 <HAL_DMA_IRQHandler+0x694>)
 8007fec:	4293      	cmp	r3, r2
 8007fee:	d045      	beq.n	800807c <HAL_DMA_IRQHandler+0x678>
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	4a29      	ldr	r2, [pc, #164]	@ (800809c <HAL_DMA_IRQHandler+0x698>)
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d040      	beq.n	800807c <HAL_DMA_IRQHandler+0x678>
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	4a28      	ldr	r2, [pc, #160]	@ (80080a0 <HAL_DMA_IRQHandler+0x69c>)
 8008000:	4293      	cmp	r3, r2
 8008002:	d03b      	beq.n	800807c <HAL_DMA_IRQHandler+0x678>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	4a26      	ldr	r2, [pc, #152]	@ (80080a4 <HAL_DMA_IRQHandler+0x6a0>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d036      	beq.n	800807c <HAL_DMA_IRQHandler+0x678>
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	4a25      	ldr	r2, [pc, #148]	@ (80080a8 <HAL_DMA_IRQHandler+0x6a4>)
 8008014:	4293      	cmp	r3, r2
 8008016:	d031      	beq.n	800807c <HAL_DMA_IRQHandler+0x678>
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	4a23      	ldr	r2, [pc, #140]	@ (80080ac <HAL_DMA_IRQHandler+0x6a8>)
 800801e:	4293      	cmp	r3, r2
 8008020:	d02c      	beq.n	800807c <HAL_DMA_IRQHandler+0x678>
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	4a22      	ldr	r2, [pc, #136]	@ (80080b0 <HAL_DMA_IRQHandler+0x6ac>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d027      	beq.n	800807c <HAL_DMA_IRQHandler+0x678>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4a20      	ldr	r2, [pc, #128]	@ (80080b4 <HAL_DMA_IRQHandler+0x6b0>)
 8008032:	4293      	cmp	r3, r2
 8008034:	d022      	beq.n	800807c <HAL_DMA_IRQHandler+0x678>
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	4a1f      	ldr	r2, [pc, #124]	@ (80080b8 <HAL_DMA_IRQHandler+0x6b4>)
 800803c:	4293      	cmp	r3, r2
 800803e:	d01d      	beq.n	800807c <HAL_DMA_IRQHandler+0x678>
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	4a1d      	ldr	r2, [pc, #116]	@ (80080bc <HAL_DMA_IRQHandler+0x6b8>)
 8008046:	4293      	cmp	r3, r2
 8008048:	d018      	beq.n	800807c <HAL_DMA_IRQHandler+0x678>
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	4a1c      	ldr	r2, [pc, #112]	@ (80080c0 <HAL_DMA_IRQHandler+0x6bc>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d013      	beq.n	800807c <HAL_DMA_IRQHandler+0x678>
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	4a1a      	ldr	r2, [pc, #104]	@ (80080c4 <HAL_DMA_IRQHandler+0x6c0>)
 800805a:	4293      	cmp	r3, r2
 800805c:	d00e      	beq.n	800807c <HAL_DMA_IRQHandler+0x678>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	4a19      	ldr	r2, [pc, #100]	@ (80080c8 <HAL_DMA_IRQHandler+0x6c4>)
 8008064:	4293      	cmp	r3, r2
 8008066:	d009      	beq.n	800807c <HAL_DMA_IRQHandler+0x678>
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	4a17      	ldr	r2, [pc, #92]	@ (80080cc <HAL_DMA_IRQHandler+0x6c8>)
 800806e:	4293      	cmp	r3, r2
 8008070:	d004      	beq.n	800807c <HAL_DMA_IRQHandler+0x678>
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	4a16      	ldr	r2, [pc, #88]	@ (80080d0 <HAL_DMA_IRQHandler+0x6cc>)
 8008078:	4293      	cmp	r3, r2
 800807a:	d12b      	bne.n	80080d4 <HAL_DMA_IRQHandler+0x6d0>
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	f003 0310 	and.w	r3, r3, #16
 8008086:	2b00      	cmp	r3, #0
 8008088:	bf14      	ite	ne
 800808a:	2301      	movne	r3, #1
 800808c:	2300      	moveq	r3, #0
 800808e:	b2db      	uxtb	r3, r3
 8008090:	e02a      	b.n	80080e8 <HAL_DMA_IRQHandler+0x6e4>
 8008092:	bf00      	nop
 8008094:	40020010 	.word	0x40020010
 8008098:	40020028 	.word	0x40020028
 800809c:	40020040 	.word	0x40020040
 80080a0:	40020058 	.word	0x40020058
 80080a4:	40020070 	.word	0x40020070
 80080a8:	40020088 	.word	0x40020088
 80080ac:	400200a0 	.word	0x400200a0
 80080b0:	400200b8 	.word	0x400200b8
 80080b4:	40020410 	.word	0x40020410
 80080b8:	40020428 	.word	0x40020428
 80080bc:	40020440 	.word	0x40020440
 80080c0:	40020458 	.word	0x40020458
 80080c4:	40020470 	.word	0x40020470
 80080c8:	40020488 	.word	0x40020488
 80080cc:	400204a0 	.word	0x400204a0
 80080d0:	400204b8 	.word	0x400204b8
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	f003 0302 	and.w	r3, r3, #2
 80080de:	2b00      	cmp	r3, #0
 80080e0:	bf14      	ite	ne
 80080e2:	2301      	movne	r3, #1
 80080e4:	2300      	moveq	r3, #0
 80080e6:	b2db      	uxtb	r3, r3
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	f000 8087 	beq.w	80081fc <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80080f2:	f003 031f 	and.w	r3, r3, #31
 80080f6:	2220      	movs	r2, #32
 80080f8:	409a      	lsls	r2, r3
 80080fa:	6a3b      	ldr	r3, [r7, #32]
 80080fc:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008104:	b2db      	uxtb	r3, r3
 8008106:	2b04      	cmp	r3, #4
 8008108:	d139      	bne.n	800817e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	681a      	ldr	r2, [r3, #0]
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f022 0216 	bic.w	r2, r2, #22
 8008118:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	695a      	ldr	r2, [r3, #20]
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008128:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800812e:	2b00      	cmp	r3, #0
 8008130:	d103      	bne.n	800813a <HAL_DMA_IRQHandler+0x736>
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008136:	2b00      	cmp	r3, #0
 8008138:	d007      	beq.n	800814a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	681a      	ldr	r2, [r3, #0]
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f022 0208 	bic.w	r2, r2, #8
 8008148:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800814e:	f003 031f 	and.w	r3, r3, #31
 8008152:	223f      	movs	r2, #63	@ 0x3f
 8008154:	409a      	lsls	r2, r3
 8008156:	6a3b      	ldr	r3, [r7, #32]
 8008158:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	2201      	movs	r2, #1
 800815e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2200      	movs	r2, #0
 8008166:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800816e:	2b00      	cmp	r3, #0
 8008170:	f000 834a 	beq.w	8008808 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008178:	6878      	ldr	r0, [r7, #4]
 800817a:	4798      	blx	r3
          }
          return;
 800817c:	e344      	b.n	8008808 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008188:	2b00      	cmp	r3, #0
 800818a:	d018      	beq.n	80081be <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008196:	2b00      	cmp	r3, #0
 8008198:	d108      	bne.n	80081ac <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d02c      	beq.n	80081fc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081a6:	6878      	ldr	r0, [r7, #4]
 80081a8:	4798      	blx	r3
 80081aa:	e027      	b.n	80081fc <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d023      	beq.n	80081fc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	4798      	blx	r3
 80081bc:	e01e      	b.n	80081fc <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d10f      	bne.n	80081ec <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	681a      	ldr	r2, [r3, #0]
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	f022 0210 	bic.w	r2, r2, #16
 80081da:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2201      	movs	r2, #1
 80081e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2200      	movs	r2, #0
 80081e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d003      	beq.n	80081fc <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081f8:	6878      	ldr	r0, [r7, #4]
 80081fa:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008200:	2b00      	cmp	r3, #0
 8008202:	f000 8306 	beq.w	8008812 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800820a:	f003 0301 	and.w	r3, r3, #1
 800820e:	2b00      	cmp	r3, #0
 8008210:	f000 8088 	beq.w	8008324 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2204      	movs	r2, #4
 8008218:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	4a7a      	ldr	r2, [pc, #488]	@ (800840c <HAL_DMA_IRQHandler+0xa08>)
 8008222:	4293      	cmp	r3, r2
 8008224:	d04a      	beq.n	80082bc <HAL_DMA_IRQHandler+0x8b8>
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	4a79      	ldr	r2, [pc, #484]	@ (8008410 <HAL_DMA_IRQHandler+0xa0c>)
 800822c:	4293      	cmp	r3, r2
 800822e:	d045      	beq.n	80082bc <HAL_DMA_IRQHandler+0x8b8>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	4a77      	ldr	r2, [pc, #476]	@ (8008414 <HAL_DMA_IRQHandler+0xa10>)
 8008236:	4293      	cmp	r3, r2
 8008238:	d040      	beq.n	80082bc <HAL_DMA_IRQHandler+0x8b8>
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	4a76      	ldr	r2, [pc, #472]	@ (8008418 <HAL_DMA_IRQHandler+0xa14>)
 8008240:	4293      	cmp	r3, r2
 8008242:	d03b      	beq.n	80082bc <HAL_DMA_IRQHandler+0x8b8>
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	4a74      	ldr	r2, [pc, #464]	@ (800841c <HAL_DMA_IRQHandler+0xa18>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d036      	beq.n	80082bc <HAL_DMA_IRQHandler+0x8b8>
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	4a73      	ldr	r2, [pc, #460]	@ (8008420 <HAL_DMA_IRQHandler+0xa1c>)
 8008254:	4293      	cmp	r3, r2
 8008256:	d031      	beq.n	80082bc <HAL_DMA_IRQHandler+0x8b8>
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	4a71      	ldr	r2, [pc, #452]	@ (8008424 <HAL_DMA_IRQHandler+0xa20>)
 800825e:	4293      	cmp	r3, r2
 8008260:	d02c      	beq.n	80082bc <HAL_DMA_IRQHandler+0x8b8>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	4a70      	ldr	r2, [pc, #448]	@ (8008428 <HAL_DMA_IRQHandler+0xa24>)
 8008268:	4293      	cmp	r3, r2
 800826a:	d027      	beq.n	80082bc <HAL_DMA_IRQHandler+0x8b8>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	4a6e      	ldr	r2, [pc, #440]	@ (800842c <HAL_DMA_IRQHandler+0xa28>)
 8008272:	4293      	cmp	r3, r2
 8008274:	d022      	beq.n	80082bc <HAL_DMA_IRQHandler+0x8b8>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4a6d      	ldr	r2, [pc, #436]	@ (8008430 <HAL_DMA_IRQHandler+0xa2c>)
 800827c:	4293      	cmp	r3, r2
 800827e:	d01d      	beq.n	80082bc <HAL_DMA_IRQHandler+0x8b8>
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	4a6b      	ldr	r2, [pc, #428]	@ (8008434 <HAL_DMA_IRQHandler+0xa30>)
 8008286:	4293      	cmp	r3, r2
 8008288:	d018      	beq.n	80082bc <HAL_DMA_IRQHandler+0x8b8>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	4a6a      	ldr	r2, [pc, #424]	@ (8008438 <HAL_DMA_IRQHandler+0xa34>)
 8008290:	4293      	cmp	r3, r2
 8008292:	d013      	beq.n	80082bc <HAL_DMA_IRQHandler+0x8b8>
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4a68      	ldr	r2, [pc, #416]	@ (800843c <HAL_DMA_IRQHandler+0xa38>)
 800829a:	4293      	cmp	r3, r2
 800829c:	d00e      	beq.n	80082bc <HAL_DMA_IRQHandler+0x8b8>
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	4a67      	ldr	r2, [pc, #412]	@ (8008440 <HAL_DMA_IRQHandler+0xa3c>)
 80082a4:	4293      	cmp	r3, r2
 80082a6:	d009      	beq.n	80082bc <HAL_DMA_IRQHandler+0x8b8>
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	4a65      	ldr	r2, [pc, #404]	@ (8008444 <HAL_DMA_IRQHandler+0xa40>)
 80082ae:	4293      	cmp	r3, r2
 80082b0:	d004      	beq.n	80082bc <HAL_DMA_IRQHandler+0x8b8>
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	4a64      	ldr	r2, [pc, #400]	@ (8008448 <HAL_DMA_IRQHandler+0xa44>)
 80082b8:	4293      	cmp	r3, r2
 80082ba:	d108      	bne.n	80082ce <HAL_DMA_IRQHandler+0x8ca>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	681a      	ldr	r2, [r3, #0]
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	f022 0201 	bic.w	r2, r2, #1
 80082ca:	601a      	str	r2, [r3, #0]
 80082cc:	e007      	b.n	80082de <HAL_DMA_IRQHandler+0x8da>
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	681a      	ldr	r2, [r3, #0]
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	f022 0201 	bic.w	r2, r2, #1
 80082dc:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	3301      	adds	r3, #1
 80082e2:	60fb      	str	r3, [r7, #12]
 80082e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082e6:	429a      	cmp	r2, r3
 80082e8:	d307      	bcc.n	80082fa <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f003 0301 	and.w	r3, r3, #1
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d1f2      	bne.n	80082de <HAL_DMA_IRQHandler+0x8da>
 80082f8:	e000      	b.n	80082fc <HAL_DMA_IRQHandler+0x8f8>
            break;
 80082fa:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f003 0301 	and.w	r3, r3, #1
 8008306:	2b00      	cmp	r3, #0
 8008308:	d004      	beq.n	8008314 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2203      	movs	r2, #3
 800830e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8008312:	e003      	b.n	800831c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2201      	movs	r2, #1
 8008318:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	2200      	movs	r2, #0
 8008320:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008328:	2b00      	cmp	r3, #0
 800832a:	f000 8272 	beq.w	8008812 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	4798      	blx	r3
 8008336:	e26c      	b.n	8008812 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	4a43      	ldr	r2, [pc, #268]	@ (800844c <HAL_DMA_IRQHandler+0xa48>)
 800833e:	4293      	cmp	r3, r2
 8008340:	d022      	beq.n	8008388 <HAL_DMA_IRQHandler+0x984>
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	4a42      	ldr	r2, [pc, #264]	@ (8008450 <HAL_DMA_IRQHandler+0xa4c>)
 8008348:	4293      	cmp	r3, r2
 800834a:	d01d      	beq.n	8008388 <HAL_DMA_IRQHandler+0x984>
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	4a40      	ldr	r2, [pc, #256]	@ (8008454 <HAL_DMA_IRQHandler+0xa50>)
 8008352:	4293      	cmp	r3, r2
 8008354:	d018      	beq.n	8008388 <HAL_DMA_IRQHandler+0x984>
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	4a3f      	ldr	r2, [pc, #252]	@ (8008458 <HAL_DMA_IRQHandler+0xa54>)
 800835c:	4293      	cmp	r3, r2
 800835e:	d013      	beq.n	8008388 <HAL_DMA_IRQHandler+0x984>
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	4a3d      	ldr	r2, [pc, #244]	@ (800845c <HAL_DMA_IRQHandler+0xa58>)
 8008366:	4293      	cmp	r3, r2
 8008368:	d00e      	beq.n	8008388 <HAL_DMA_IRQHandler+0x984>
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	4a3c      	ldr	r2, [pc, #240]	@ (8008460 <HAL_DMA_IRQHandler+0xa5c>)
 8008370:	4293      	cmp	r3, r2
 8008372:	d009      	beq.n	8008388 <HAL_DMA_IRQHandler+0x984>
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	4a3a      	ldr	r2, [pc, #232]	@ (8008464 <HAL_DMA_IRQHandler+0xa60>)
 800837a:	4293      	cmp	r3, r2
 800837c:	d004      	beq.n	8008388 <HAL_DMA_IRQHandler+0x984>
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	4a39      	ldr	r2, [pc, #228]	@ (8008468 <HAL_DMA_IRQHandler+0xa64>)
 8008384:	4293      	cmp	r3, r2
 8008386:	d101      	bne.n	800838c <HAL_DMA_IRQHandler+0x988>
 8008388:	2301      	movs	r3, #1
 800838a:	e000      	b.n	800838e <HAL_DMA_IRQHandler+0x98a>
 800838c:	2300      	movs	r3, #0
 800838e:	2b00      	cmp	r3, #0
 8008390:	f000 823f 	beq.w	8008812 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083a0:	f003 031f 	and.w	r3, r3, #31
 80083a4:	2204      	movs	r2, #4
 80083a6:	409a      	lsls	r2, r3
 80083a8:	697b      	ldr	r3, [r7, #20]
 80083aa:	4013      	ands	r3, r2
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	f000 80cd 	beq.w	800854c <HAL_DMA_IRQHandler+0xb48>
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	f003 0304 	and.w	r3, r3, #4
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	f000 80c7 	beq.w	800854c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083c2:	f003 031f 	and.w	r3, r3, #31
 80083c6:	2204      	movs	r2, #4
 80083c8:	409a      	lsls	r2, r3
 80083ca:	69fb      	ldr	r3, [r7, #28]
 80083cc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80083ce:	693b      	ldr	r3, [r7, #16]
 80083d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d049      	beq.n	800846c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d109      	bne.n	80083f6 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	f000 8210 	beq.w	800880c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80083f0:	6878      	ldr	r0, [r7, #4]
 80083f2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80083f4:	e20a      	b.n	800880c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	f000 8206 	beq.w	800880c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008404:	6878      	ldr	r0, [r7, #4]
 8008406:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008408:	e200      	b.n	800880c <HAL_DMA_IRQHandler+0xe08>
 800840a:	bf00      	nop
 800840c:	40020010 	.word	0x40020010
 8008410:	40020028 	.word	0x40020028
 8008414:	40020040 	.word	0x40020040
 8008418:	40020058 	.word	0x40020058
 800841c:	40020070 	.word	0x40020070
 8008420:	40020088 	.word	0x40020088
 8008424:	400200a0 	.word	0x400200a0
 8008428:	400200b8 	.word	0x400200b8
 800842c:	40020410 	.word	0x40020410
 8008430:	40020428 	.word	0x40020428
 8008434:	40020440 	.word	0x40020440
 8008438:	40020458 	.word	0x40020458
 800843c:	40020470 	.word	0x40020470
 8008440:	40020488 	.word	0x40020488
 8008444:	400204a0 	.word	0x400204a0
 8008448:	400204b8 	.word	0x400204b8
 800844c:	58025408 	.word	0x58025408
 8008450:	5802541c 	.word	0x5802541c
 8008454:	58025430 	.word	0x58025430
 8008458:	58025444 	.word	0x58025444
 800845c:	58025458 	.word	0x58025458
 8008460:	5802546c 	.word	0x5802546c
 8008464:	58025480 	.word	0x58025480
 8008468:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800846c:	693b      	ldr	r3, [r7, #16]
 800846e:	f003 0320 	and.w	r3, r3, #32
 8008472:	2b00      	cmp	r3, #0
 8008474:	d160      	bne.n	8008538 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	4a7f      	ldr	r2, [pc, #508]	@ (8008678 <HAL_DMA_IRQHandler+0xc74>)
 800847c:	4293      	cmp	r3, r2
 800847e:	d04a      	beq.n	8008516 <HAL_DMA_IRQHandler+0xb12>
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	4a7d      	ldr	r2, [pc, #500]	@ (800867c <HAL_DMA_IRQHandler+0xc78>)
 8008486:	4293      	cmp	r3, r2
 8008488:	d045      	beq.n	8008516 <HAL_DMA_IRQHandler+0xb12>
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	4a7c      	ldr	r2, [pc, #496]	@ (8008680 <HAL_DMA_IRQHandler+0xc7c>)
 8008490:	4293      	cmp	r3, r2
 8008492:	d040      	beq.n	8008516 <HAL_DMA_IRQHandler+0xb12>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	4a7a      	ldr	r2, [pc, #488]	@ (8008684 <HAL_DMA_IRQHandler+0xc80>)
 800849a:	4293      	cmp	r3, r2
 800849c:	d03b      	beq.n	8008516 <HAL_DMA_IRQHandler+0xb12>
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	4a79      	ldr	r2, [pc, #484]	@ (8008688 <HAL_DMA_IRQHandler+0xc84>)
 80084a4:	4293      	cmp	r3, r2
 80084a6:	d036      	beq.n	8008516 <HAL_DMA_IRQHandler+0xb12>
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	4a77      	ldr	r2, [pc, #476]	@ (800868c <HAL_DMA_IRQHandler+0xc88>)
 80084ae:	4293      	cmp	r3, r2
 80084b0:	d031      	beq.n	8008516 <HAL_DMA_IRQHandler+0xb12>
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	4a76      	ldr	r2, [pc, #472]	@ (8008690 <HAL_DMA_IRQHandler+0xc8c>)
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d02c      	beq.n	8008516 <HAL_DMA_IRQHandler+0xb12>
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	4a74      	ldr	r2, [pc, #464]	@ (8008694 <HAL_DMA_IRQHandler+0xc90>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d027      	beq.n	8008516 <HAL_DMA_IRQHandler+0xb12>
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	4a73      	ldr	r2, [pc, #460]	@ (8008698 <HAL_DMA_IRQHandler+0xc94>)
 80084cc:	4293      	cmp	r3, r2
 80084ce:	d022      	beq.n	8008516 <HAL_DMA_IRQHandler+0xb12>
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	4a71      	ldr	r2, [pc, #452]	@ (800869c <HAL_DMA_IRQHandler+0xc98>)
 80084d6:	4293      	cmp	r3, r2
 80084d8:	d01d      	beq.n	8008516 <HAL_DMA_IRQHandler+0xb12>
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	4a70      	ldr	r2, [pc, #448]	@ (80086a0 <HAL_DMA_IRQHandler+0xc9c>)
 80084e0:	4293      	cmp	r3, r2
 80084e2:	d018      	beq.n	8008516 <HAL_DMA_IRQHandler+0xb12>
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	4a6e      	ldr	r2, [pc, #440]	@ (80086a4 <HAL_DMA_IRQHandler+0xca0>)
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d013      	beq.n	8008516 <HAL_DMA_IRQHandler+0xb12>
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	4a6d      	ldr	r2, [pc, #436]	@ (80086a8 <HAL_DMA_IRQHandler+0xca4>)
 80084f4:	4293      	cmp	r3, r2
 80084f6:	d00e      	beq.n	8008516 <HAL_DMA_IRQHandler+0xb12>
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	4a6b      	ldr	r2, [pc, #428]	@ (80086ac <HAL_DMA_IRQHandler+0xca8>)
 80084fe:	4293      	cmp	r3, r2
 8008500:	d009      	beq.n	8008516 <HAL_DMA_IRQHandler+0xb12>
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	4a6a      	ldr	r2, [pc, #424]	@ (80086b0 <HAL_DMA_IRQHandler+0xcac>)
 8008508:	4293      	cmp	r3, r2
 800850a:	d004      	beq.n	8008516 <HAL_DMA_IRQHandler+0xb12>
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	4a68      	ldr	r2, [pc, #416]	@ (80086b4 <HAL_DMA_IRQHandler+0xcb0>)
 8008512:	4293      	cmp	r3, r2
 8008514:	d108      	bne.n	8008528 <HAL_DMA_IRQHandler+0xb24>
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	681a      	ldr	r2, [r3, #0]
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f022 0208 	bic.w	r2, r2, #8
 8008524:	601a      	str	r2, [r3, #0]
 8008526:	e007      	b.n	8008538 <HAL_DMA_IRQHandler+0xb34>
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	681a      	ldr	r2, [r3, #0]
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	f022 0204 	bic.w	r2, r2, #4
 8008536:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800853c:	2b00      	cmp	r3, #0
 800853e:	f000 8165 	beq.w	800880c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008546:	6878      	ldr	r0, [r7, #4]
 8008548:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800854a:	e15f      	b.n	800880c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008550:	f003 031f 	and.w	r3, r3, #31
 8008554:	2202      	movs	r2, #2
 8008556:	409a      	lsls	r2, r3
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	4013      	ands	r3, r2
 800855c:	2b00      	cmp	r3, #0
 800855e:	f000 80c5 	beq.w	80086ec <HAL_DMA_IRQHandler+0xce8>
 8008562:	693b      	ldr	r3, [r7, #16]
 8008564:	f003 0302 	and.w	r3, r3, #2
 8008568:	2b00      	cmp	r3, #0
 800856a:	f000 80bf 	beq.w	80086ec <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008572:	f003 031f 	and.w	r3, r3, #31
 8008576:	2202      	movs	r2, #2
 8008578:	409a      	lsls	r2, r3
 800857a:	69fb      	ldr	r3, [r7, #28]
 800857c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800857e:	693b      	ldr	r3, [r7, #16]
 8008580:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008584:	2b00      	cmp	r3, #0
 8008586:	d018      	beq.n	80085ba <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8008588:	693b      	ldr	r3, [r7, #16]
 800858a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800858e:	2b00      	cmp	r3, #0
 8008590:	d109      	bne.n	80085a6 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008596:	2b00      	cmp	r3, #0
 8008598:	f000 813a 	beq.w	8008810 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085a0:	6878      	ldr	r0, [r7, #4]
 80085a2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80085a4:	e134      	b.n	8008810 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	f000 8130 	beq.w	8008810 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085b4:	6878      	ldr	r0, [r7, #4]
 80085b6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80085b8:	e12a      	b.n	8008810 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	f003 0320 	and.w	r3, r3, #32
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	f040 8089 	bne.w	80086d8 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	4a2b      	ldr	r2, [pc, #172]	@ (8008678 <HAL_DMA_IRQHandler+0xc74>)
 80085cc:	4293      	cmp	r3, r2
 80085ce:	d04a      	beq.n	8008666 <HAL_DMA_IRQHandler+0xc62>
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	4a29      	ldr	r2, [pc, #164]	@ (800867c <HAL_DMA_IRQHandler+0xc78>)
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d045      	beq.n	8008666 <HAL_DMA_IRQHandler+0xc62>
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	4a28      	ldr	r2, [pc, #160]	@ (8008680 <HAL_DMA_IRQHandler+0xc7c>)
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d040      	beq.n	8008666 <HAL_DMA_IRQHandler+0xc62>
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	4a26      	ldr	r2, [pc, #152]	@ (8008684 <HAL_DMA_IRQHandler+0xc80>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d03b      	beq.n	8008666 <HAL_DMA_IRQHandler+0xc62>
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	4a25      	ldr	r2, [pc, #148]	@ (8008688 <HAL_DMA_IRQHandler+0xc84>)
 80085f4:	4293      	cmp	r3, r2
 80085f6:	d036      	beq.n	8008666 <HAL_DMA_IRQHandler+0xc62>
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	4a23      	ldr	r2, [pc, #140]	@ (800868c <HAL_DMA_IRQHandler+0xc88>)
 80085fe:	4293      	cmp	r3, r2
 8008600:	d031      	beq.n	8008666 <HAL_DMA_IRQHandler+0xc62>
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	4a22      	ldr	r2, [pc, #136]	@ (8008690 <HAL_DMA_IRQHandler+0xc8c>)
 8008608:	4293      	cmp	r3, r2
 800860a:	d02c      	beq.n	8008666 <HAL_DMA_IRQHandler+0xc62>
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	4a20      	ldr	r2, [pc, #128]	@ (8008694 <HAL_DMA_IRQHandler+0xc90>)
 8008612:	4293      	cmp	r3, r2
 8008614:	d027      	beq.n	8008666 <HAL_DMA_IRQHandler+0xc62>
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	4a1f      	ldr	r2, [pc, #124]	@ (8008698 <HAL_DMA_IRQHandler+0xc94>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d022      	beq.n	8008666 <HAL_DMA_IRQHandler+0xc62>
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	4a1d      	ldr	r2, [pc, #116]	@ (800869c <HAL_DMA_IRQHandler+0xc98>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d01d      	beq.n	8008666 <HAL_DMA_IRQHandler+0xc62>
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	4a1c      	ldr	r2, [pc, #112]	@ (80086a0 <HAL_DMA_IRQHandler+0xc9c>)
 8008630:	4293      	cmp	r3, r2
 8008632:	d018      	beq.n	8008666 <HAL_DMA_IRQHandler+0xc62>
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	4a1a      	ldr	r2, [pc, #104]	@ (80086a4 <HAL_DMA_IRQHandler+0xca0>)
 800863a:	4293      	cmp	r3, r2
 800863c:	d013      	beq.n	8008666 <HAL_DMA_IRQHandler+0xc62>
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	4a19      	ldr	r2, [pc, #100]	@ (80086a8 <HAL_DMA_IRQHandler+0xca4>)
 8008644:	4293      	cmp	r3, r2
 8008646:	d00e      	beq.n	8008666 <HAL_DMA_IRQHandler+0xc62>
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	4a17      	ldr	r2, [pc, #92]	@ (80086ac <HAL_DMA_IRQHandler+0xca8>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d009      	beq.n	8008666 <HAL_DMA_IRQHandler+0xc62>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	4a16      	ldr	r2, [pc, #88]	@ (80086b0 <HAL_DMA_IRQHandler+0xcac>)
 8008658:	4293      	cmp	r3, r2
 800865a:	d004      	beq.n	8008666 <HAL_DMA_IRQHandler+0xc62>
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	4a14      	ldr	r2, [pc, #80]	@ (80086b4 <HAL_DMA_IRQHandler+0xcb0>)
 8008662:	4293      	cmp	r3, r2
 8008664:	d128      	bne.n	80086b8 <HAL_DMA_IRQHandler+0xcb4>
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	681a      	ldr	r2, [r3, #0]
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	f022 0214 	bic.w	r2, r2, #20
 8008674:	601a      	str	r2, [r3, #0]
 8008676:	e027      	b.n	80086c8 <HAL_DMA_IRQHandler+0xcc4>
 8008678:	40020010 	.word	0x40020010
 800867c:	40020028 	.word	0x40020028
 8008680:	40020040 	.word	0x40020040
 8008684:	40020058 	.word	0x40020058
 8008688:	40020070 	.word	0x40020070
 800868c:	40020088 	.word	0x40020088
 8008690:	400200a0 	.word	0x400200a0
 8008694:	400200b8 	.word	0x400200b8
 8008698:	40020410 	.word	0x40020410
 800869c:	40020428 	.word	0x40020428
 80086a0:	40020440 	.word	0x40020440
 80086a4:	40020458 	.word	0x40020458
 80086a8:	40020470 	.word	0x40020470
 80086ac:	40020488 	.word	0x40020488
 80086b0:	400204a0 	.word	0x400204a0
 80086b4:	400204b8 	.word	0x400204b8
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	681a      	ldr	r2, [r3, #0]
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f022 020a 	bic.w	r2, r2, #10
 80086c6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2201      	movs	r2, #1
 80086cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2200      	movs	r2, #0
 80086d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086dc:	2b00      	cmp	r3, #0
 80086de:	f000 8097 	beq.w	8008810 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086e6:	6878      	ldr	r0, [r7, #4]
 80086e8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80086ea:	e091      	b.n	8008810 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80086f0:	f003 031f 	and.w	r3, r3, #31
 80086f4:	2208      	movs	r2, #8
 80086f6:	409a      	lsls	r2, r3
 80086f8:	697b      	ldr	r3, [r7, #20]
 80086fa:	4013      	ands	r3, r2
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	f000 8088 	beq.w	8008812 <HAL_DMA_IRQHandler+0xe0e>
 8008702:	693b      	ldr	r3, [r7, #16]
 8008704:	f003 0308 	and.w	r3, r3, #8
 8008708:	2b00      	cmp	r3, #0
 800870a:	f000 8082 	beq.w	8008812 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	4a41      	ldr	r2, [pc, #260]	@ (8008818 <HAL_DMA_IRQHandler+0xe14>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d04a      	beq.n	80087ae <HAL_DMA_IRQHandler+0xdaa>
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4a3f      	ldr	r2, [pc, #252]	@ (800881c <HAL_DMA_IRQHandler+0xe18>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d045      	beq.n	80087ae <HAL_DMA_IRQHandler+0xdaa>
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	4a3e      	ldr	r2, [pc, #248]	@ (8008820 <HAL_DMA_IRQHandler+0xe1c>)
 8008728:	4293      	cmp	r3, r2
 800872a:	d040      	beq.n	80087ae <HAL_DMA_IRQHandler+0xdaa>
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	4a3c      	ldr	r2, [pc, #240]	@ (8008824 <HAL_DMA_IRQHandler+0xe20>)
 8008732:	4293      	cmp	r3, r2
 8008734:	d03b      	beq.n	80087ae <HAL_DMA_IRQHandler+0xdaa>
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	4a3b      	ldr	r2, [pc, #236]	@ (8008828 <HAL_DMA_IRQHandler+0xe24>)
 800873c:	4293      	cmp	r3, r2
 800873e:	d036      	beq.n	80087ae <HAL_DMA_IRQHandler+0xdaa>
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	4a39      	ldr	r2, [pc, #228]	@ (800882c <HAL_DMA_IRQHandler+0xe28>)
 8008746:	4293      	cmp	r3, r2
 8008748:	d031      	beq.n	80087ae <HAL_DMA_IRQHandler+0xdaa>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	4a38      	ldr	r2, [pc, #224]	@ (8008830 <HAL_DMA_IRQHandler+0xe2c>)
 8008750:	4293      	cmp	r3, r2
 8008752:	d02c      	beq.n	80087ae <HAL_DMA_IRQHandler+0xdaa>
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	4a36      	ldr	r2, [pc, #216]	@ (8008834 <HAL_DMA_IRQHandler+0xe30>)
 800875a:	4293      	cmp	r3, r2
 800875c:	d027      	beq.n	80087ae <HAL_DMA_IRQHandler+0xdaa>
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	4a35      	ldr	r2, [pc, #212]	@ (8008838 <HAL_DMA_IRQHandler+0xe34>)
 8008764:	4293      	cmp	r3, r2
 8008766:	d022      	beq.n	80087ae <HAL_DMA_IRQHandler+0xdaa>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4a33      	ldr	r2, [pc, #204]	@ (800883c <HAL_DMA_IRQHandler+0xe38>)
 800876e:	4293      	cmp	r3, r2
 8008770:	d01d      	beq.n	80087ae <HAL_DMA_IRQHandler+0xdaa>
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	4a32      	ldr	r2, [pc, #200]	@ (8008840 <HAL_DMA_IRQHandler+0xe3c>)
 8008778:	4293      	cmp	r3, r2
 800877a:	d018      	beq.n	80087ae <HAL_DMA_IRQHandler+0xdaa>
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	4a30      	ldr	r2, [pc, #192]	@ (8008844 <HAL_DMA_IRQHandler+0xe40>)
 8008782:	4293      	cmp	r3, r2
 8008784:	d013      	beq.n	80087ae <HAL_DMA_IRQHandler+0xdaa>
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	4a2f      	ldr	r2, [pc, #188]	@ (8008848 <HAL_DMA_IRQHandler+0xe44>)
 800878c:	4293      	cmp	r3, r2
 800878e:	d00e      	beq.n	80087ae <HAL_DMA_IRQHandler+0xdaa>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	4a2d      	ldr	r2, [pc, #180]	@ (800884c <HAL_DMA_IRQHandler+0xe48>)
 8008796:	4293      	cmp	r3, r2
 8008798:	d009      	beq.n	80087ae <HAL_DMA_IRQHandler+0xdaa>
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	4a2c      	ldr	r2, [pc, #176]	@ (8008850 <HAL_DMA_IRQHandler+0xe4c>)
 80087a0:	4293      	cmp	r3, r2
 80087a2:	d004      	beq.n	80087ae <HAL_DMA_IRQHandler+0xdaa>
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	4a2a      	ldr	r2, [pc, #168]	@ (8008854 <HAL_DMA_IRQHandler+0xe50>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d108      	bne.n	80087c0 <HAL_DMA_IRQHandler+0xdbc>
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	681a      	ldr	r2, [r3, #0]
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	f022 021c 	bic.w	r2, r2, #28
 80087bc:	601a      	str	r2, [r3, #0]
 80087be:	e007      	b.n	80087d0 <HAL_DMA_IRQHandler+0xdcc>
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	681a      	ldr	r2, [r3, #0]
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f022 020e 	bic.w	r2, r2, #14
 80087ce:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80087d4:	f003 031f 	and.w	r3, r3, #31
 80087d8:	2201      	movs	r2, #1
 80087da:	409a      	lsls	r2, r3
 80087dc:	69fb      	ldr	r3, [r7, #28]
 80087de:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2201      	movs	r2, #1
 80087e4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2201      	movs	r2, #1
 80087ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2200      	movs	r2, #0
 80087f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d009      	beq.n	8008812 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008802:	6878      	ldr	r0, [r7, #4]
 8008804:	4798      	blx	r3
 8008806:	e004      	b.n	8008812 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8008808:	bf00      	nop
 800880a:	e002      	b.n	8008812 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800880c:	bf00      	nop
 800880e:	e000      	b.n	8008812 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008810:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8008812:	3728      	adds	r7, #40	@ 0x28
 8008814:	46bd      	mov	sp, r7
 8008816:	bd80      	pop	{r7, pc}
 8008818:	40020010 	.word	0x40020010
 800881c:	40020028 	.word	0x40020028
 8008820:	40020040 	.word	0x40020040
 8008824:	40020058 	.word	0x40020058
 8008828:	40020070 	.word	0x40020070
 800882c:	40020088 	.word	0x40020088
 8008830:	400200a0 	.word	0x400200a0
 8008834:	400200b8 	.word	0x400200b8
 8008838:	40020410 	.word	0x40020410
 800883c:	40020428 	.word	0x40020428
 8008840:	40020440 	.word	0x40020440
 8008844:	40020458 	.word	0x40020458
 8008848:	40020470 	.word	0x40020470
 800884c:	40020488 	.word	0x40020488
 8008850:	400204a0 	.word	0x400204a0
 8008854:	400204b8 	.word	0x400204b8

08008858 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(const DMA_HandleTypeDef *hdma)
{
 8008858:	b480      	push	{r7}
 800885a:	b083      	sub	sp, #12
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008866:	b2db      	uxtb	r3, r3
}
 8008868:	4618      	mov	r0, r3
 800886a:	370c      	adds	r7, #12
 800886c:	46bd      	mov	sp, r7
 800886e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008872:	4770      	bx	lr

08008874 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8008874:	b480      	push	{r7}
 8008876:	b083      	sub	sp, #12
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8008880:	4618      	mov	r0, r3
 8008882:	370c      	adds	r7, #12
 8008884:	46bd      	mov	sp, r7
 8008886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888a:	4770      	bx	lr

0800888c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800888c:	b480      	push	{r7}
 800888e:	b087      	sub	sp, #28
 8008890:	af00      	add	r7, sp, #0
 8008892:	60f8      	str	r0, [r7, #12]
 8008894:	60b9      	str	r1, [r7, #8]
 8008896:	607a      	str	r2, [r7, #4]
 8008898:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800889e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088a4:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	4a7f      	ldr	r2, [pc, #508]	@ (8008aa8 <DMA_SetConfig+0x21c>)
 80088ac:	4293      	cmp	r3, r2
 80088ae:	d072      	beq.n	8008996 <DMA_SetConfig+0x10a>
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	4a7d      	ldr	r2, [pc, #500]	@ (8008aac <DMA_SetConfig+0x220>)
 80088b6:	4293      	cmp	r3, r2
 80088b8:	d06d      	beq.n	8008996 <DMA_SetConfig+0x10a>
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	4a7c      	ldr	r2, [pc, #496]	@ (8008ab0 <DMA_SetConfig+0x224>)
 80088c0:	4293      	cmp	r3, r2
 80088c2:	d068      	beq.n	8008996 <DMA_SetConfig+0x10a>
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	4a7a      	ldr	r2, [pc, #488]	@ (8008ab4 <DMA_SetConfig+0x228>)
 80088ca:	4293      	cmp	r3, r2
 80088cc:	d063      	beq.n	8008996 <DMA_SetConfig+0x10a>
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	4a79      	ldr	r2, [pc, #484]	@ (8008ab8 <DMA_SetConfig+0x22c>)
 80088d4:	4293      	cmp	r3, r2
 80088d6:	d05e      	beq.n	8008996 <DMA_SetConfig+0x10a>
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	4a77      	ldr	r2, [pc, #476]	@ (8008abc <DMA_SetConfig+0x230>)
 80088de:	4293      	cmp	r3, r2
 80088e0:	d059      	beq.n	8008996 <DMA_SetConfig+0x10a>
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	4a76      	ldr	r2, [pc, #472]	@ (8008ac0 <DMA_SetConfig+0x234>)
 80088e8:	4293      	cmp	r3, r2
 80088ea:	d054      	beq.n	8008996 <DMA_SetConfig+0x10a>
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	4a74      	ldr	r2, [pc, #464]	@ (8008ac4 <DMA_SetConfig+0x238>)
 80088f2:	4293      	cmp	r3, r2
 80088f4:	d04f      	beq.n	8008996 <DMA_SetConfig+0x10a>
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	4a73      	ldr	r2, [pc, #460]	@ (8008ac8 <DMA_SetConfig+0x23c>)
 80088fc:	4293      	cmp	r3, r2
 80088fe:	d04a      	beq.n	8008996 <DMA_SetConfig+0x10a>
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	4a71      	ldr	r2, [pc, #452]	@ (8008acc <DMA_SetConfig+0x240>)
 8008906:	4293      	cmp	r3, r2
 8008908:	d045      	beq.n	8008996 <DMA_SetConfig+0x10a>
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	4a70      	ldr	r2, [pc, #448]	@ (8008ad0 <DMA_SetConfig+0x244>)
 8008910:	4293      	cmp	r3, r2
 8008912:	d040      	beq.n	8008996 <DMA_SetConfig+0x10a>
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	4a6e      	ldr	r2, [pc, #440]	@ (8008ad4 <DMA_SetConfig+0x248>)
 800891a:	4293      	cmp	r3, r2
 800891c:	d03b      	beq.n	8008996 <DMA_SetConfig+0x10a>
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	4a6d      	ldr	r2, [pc, #436]	@ (8008ad8 <DMA_SetConfig+0x24c>)
 8008924:	4293      	cmp	r3, r2
 8008926:	d036      	beq.n	8008996 <DMA_SetConfig+0x10a>
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	4a6b      	ldr	r2, [pc, #428]	@ (8008adc <DMA_SetConfig+0x250>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d031      	beq.n	8008996 <DMA_SetConfig+0x10a>
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4a6a      	ldr	r2, [pc, #424]	@ (8008ae0 <DMA_SetConfig+0x254>)
 8008938:	4293      	cmp	r3, r2
 800893a:	d02c      	beq.n	8008996 <DMA_SetConfig+0x10a>
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	4a68      	ldr	r2, [pc, #416]	@ (8008ae4 <DMA_SetConfig+0x258>)
 8008942:	4293      	cmp	r3, r2
 8008944:	d027      	beq.n	8008996 <DMA_SetConfig+0x10a>
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	4a67      	ldr	r2, [pc, #412]	@ (8008ae8 <DMA_SetConfig+0x25c>)
 800894c:	4293      	cmp	r3, r2
 800894e:	d022      	beq.n	8008996 <DMA_SetConfig+0x10a>
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	4a65      	ldr	r2, [pc, #404]	@ (8008aec <DMA_SetConfig+0x260>)
 8008956:	4293      	cmp	r3, r2
 8008958:	d01d      	beq.n	8008996 <DMA_SetConfig+0x10a>
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	4a64      	ldr	r2, [pc, #400]	@ (8008af0 <DMA_SetConfig+0x264>)
 8008960:	4293      	cmp	r3, r2
 8008962:	d018      	beq.n	8008996 <DMA_SetConfig+0x10a>
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	4a62      	ldr	r2, [pc, #392]	@ (8008af4 <DMA_SetConfig+0x268>)
 800896a:	4293      	cmp	r3, r2
 800896c:	d013      	beq.n	8008996 <DMA_SetConfig+0x10a>
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	4a61      	ldr	r2, [pc, #388]	@ (8008af8 <DMA_SetConfig+0x26c>)
 8008974:	4293      	cmp	r3, r2
 8008976:	d00e      	beq.n	8008996 <DMA_SetConfig+0x10a>
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	4a5f      	ldr	r2, [pc, #380]	@ (8008afc <DMA_SetConfig+0x270>)
 800897e:	4293      	cmp	r3, r2
 8008980:	d009      	beq.n	8008996 <DMA_SetConfig+0x10a>
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	4a5e      	ldr	r2, [pc, #376]	@ (8008b00 <DMA_SetConfig+0x274>)
 8008988:	4293      	cmp	r3, r2
 800898a:	d004      	beq.n	8008996 <DMA_SetConfig+0x10a>
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	4a5c      	ldr	r2, [pc, #368]	@ (8008b04 <DMA_SetConfig+0x278>)
 8008992:	4293      	cmp	r3, r2
 8008994:	d101      	bne.n	800899a <DMA_SetConfig+0x10e>
 8008996:	2301      	movs	r3, #1
 8008998:	e000      	b.n	800899c <DMA_SetConfig+0x110>
 800899a:	2300      	movs	r3, #0
 800899c:	2b00      	cmp	r3, #0
 800899e:	d00d      	beq.n	80089bc <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80089a4:	68fa      	ldr	r2, [r7, #12]
 80089a6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80089a8:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d004      	beq.n	80089bc <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80089b6:	68fa      	ldr	r2, [r7, #12]
 80089b8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80089ba:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	4a39      	ldr	r2, [pc, #228]	@ (8008aa8 <DMA_SetConfig+0x21c>)
 80089c2:	4293      	cmp	r3, r2
 80089c4:	d04a      	beq.n	8008a5c <DMA_SetConfig+0x1d0>
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	4a38      	ldr	r2, [pc, #224]	@ (8008aac <DMA_SetConfig+0x220>)
 80089cc:	4293      	cmp	r3, r2
 80089ce:	d045      	beq.n	8008a5c <DMA_SetConfig+0x1d0>
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	4a36      	ldr	r2, [pc, #216]	@ (8008ab0 <DMA_SetConfig+0x224>)
 80089d6:	4293      	cmp	r3, r2
 80089d8:	d040      	beq.n	8008a5c <DMA_SetConfig+0x1d0>
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	4a35      	ldr	r2, [pc, #212]	@ (8008ab4 <DMA_SetConfig+0x228>)
 80089e0:	4293      	cmp	r3, r2
 80089e2:	d03b      	beq.n	8008a5c <DMA_SetConfig+0x1d0>
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	4a33      	ldr	r2, [pc, #204]	@ (8008ab8 <DMA_SetConfig+0x22c>)
 80089ea:	4293      	cmp	r3, r2
 80089ec:	d036      	beq.n	8008a5c <DMA_SetConfig+0x1d0>
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	4a32      	ldr	r2, [pc, #200]	@ (8008abc <DMA_SetConfig+0x230>)
 80089f4:	4293      	cmp	r3, r2
 80089f6:	d031      	beq.n	8008a5c <DMA_SetConfig+0x1d0>
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	4a30      	ldr	r2, [pc, #192]	@ (8008ac0 <DMA_SetConfig+0x234>)
 80089fe:	4293      	cmp	r3, r2
 8008a00:	d02c      	beq.n	8008a5c <DMA_SetConfig+0x1d0>
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	4a2f      	ldr	r2, [pc, #188]	@ (8008ac4 <DMA_SetConfig+0x238>)
 8008a08:	4293      	cmp	r3, r2
 8008a0a:	d027      	beq.n	8008a5c <DMA_SetConfig+0x1d0>
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	4a2d      	ldr	r2, [pc, #180]	@ (8008ac8 <DMA_SetConfig+0x23c>)
 8008a12:	4293      	cmp	r3, r2
 8008a14:	d022      	beq.n	8008a5c <DMA_SetConfig+0x1d0>
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	4a2c      	ldr	r2, [pc, #176]	@ (8008acc <DMA_SetConfig+0x240>)
 8008a1c:	4293      	cmp	r3, r2
 8008a1e:	d01d      	beq.n	8008a5c <DMA_SetConfig+0x1d0>
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	4a2a      	ldr	r2, [pc, #168]	@ (8008ad0 <DMA_SetConfig+0x244>)
 8008a26:	4293      	cmp	r3, r2
 8008a28:	d018      	beq.n	8008a5c <DMA_SetConfig+0x1d0>
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	4a29      	ldr	r2, [pc, #164]	@ (8008ad4 <DMA_SetConfig+0x248>)
 8008a30:	4293      	cmp	r3, r2
 8008a32:	d013      	beq.n	8008a5c <DMA_SetConfig+0x1d0>
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	4a27      	ldr	r2, [pc, #156]	@ (8008ad8 <DMA_SetConfig+0x24c>)
 8008a3a:	4293      	cmp	r3, r2
 8008a3c:	d00e      	beq.n	8008a5c <DMA_SetConfig+0x1d0>
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	4a26      	ldr	r2, [pc, #152]	@ (8008adc <DMA_SetConfig+0x250>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d009      	beq.n	8008a5c <DMA_SetConfig+0x1d0>
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	4a24      	ldr	r2, [pc, #144]	@ (8008ae0 <DMA_SetConfig+0x254>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d004      	beq.n	8008a5c <DMA_SetConfig+0x1d0>
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	4a23      	ldr	r2, [pc, #140]	@ (8008ae4 <DMA_SetConfig+0x258>)
 8008a58:	4293      	cmp	r3, r2
 8008a5a:	d101      	bne.n	8008a60 <DMA_SetConfig+0x1d4>
 8008a5c:	2301      	movs	r3, #1
 8008a5e:	e000      	b.n	8008a62 <DMA_SetConfig+0x1d6>
 8008a60:	2300      	movs	r3, #0
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d059      	beq.n	8008b1a <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a6a:	f003 031f 	and.w	r3, r3, #31
 8008a6e:	223f      	movs	r2, #63	@ 0x3f
 8008a70:	409a      	lsls	r2, r3
 8008a72:	697b      	ldr	r3, [r7, #20]
 8008a74:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	681a      	ldr	r2, [r3, #0]
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008a84:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	683a      	ldr	r2, [r7, #0]
 8008a8c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	689b      	ldr	r3, [r3, #8]
 8008a92:	2b40      	cmp	r3, #64	@ 0x40
 8008a94:	d138      	bne.n	8008b08 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	687a      	ldr	r2, [r7, #4]
 8008a9c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	68ba      	ldr	r2, [r7, #8]
 8008aa4:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8008aa6:	e086      	b.n	8008bb6 <DMA_SetConfig+0x32a>
 8008aa8:	40020010 	.word	0x40020010
 8008aac:	40020028 	.word	0x40020028
 8008ab0:	40020040 	.word	0x40020040
 8008ab4:	40020058 	.word	0x40020058
 8008ab8:	40020070 	.word	0x40020070
 8008abc:	40020088 	.word	0x40020088
 8008ac0:	400200a0 	.word	0x400200a0
 8008ac4:	400200b8 	.word	0x400200b8
 8008ac8:	40020410 	.word	0x40020410
 8008acc:	40020428 	.word	0x40020428
 8008ad0:	40020440 	.word	0x40020440
 8008ad4:	40020458 	.word	0x40020458
 8008ad8:	40020470 	.word	0x40020470
 8008adc:	40020488 	.word	0x40020488
 8008ae0:	400204a0 	.word	0x400204a0
 8008ae4:	400204b8 	.word	0x400204b8
 8008ae8:	58025408 	.word	0x58025408
 8008aec:	5802541c 	.word	0x5802541c
 8008af0:	58025430 	.word	0x58025430
 8008af4:	58025444 	.word	0x58025444
 8008af8:	58025458 	.word	0x58025458
 8008afc:	5802546c 	.word	0x5802546c
 8008b00:	58025480 	.word	0x58025480
 8008b04:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	68ba      	ldr	r2, [r7, #8]
 8008b0e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	687a      	ldr	r2, [r7, #4]
 8008b16:	60da      	str	r2, [r3, #12]
}
 8008b18:	e04d      	b.n	8008bb6 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	4a29      	ldr	r2, [pc, #164]	@ (8008bc4 <DMA_SetConfig+0x338>)
 8008b20:	4293      	cmp	r3, r2
 8008b22:	d022      	beq.n	8008b6a <DMA_SetConfig+0x2de>
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	4a27      	ldr	r2, [pc, #156]	@ (8008bc8 <DMA_SetConfig+0x33c>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d01d      	beq.n	8008b6a <DMA_SetConfig+0x2de>
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	4a26      	ldr	r2, [pc, #152]	@ (8008bcc <DMA_SetConfig+0x340>)
 8008b34:	4293      	cmp	r3, r2
 8008b36:	d018      	beq.n	8008b6a <DMA_SetConfig+0x2de>
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	4a24      	ldr	r2, [pc, #144]	@ (8008bd0 <DMA_SetConfig+0x344>)
 8008b3e:	4293      	cmp	r3, r2
 8008b40:	d013      	beq.n	8008b6a <DMA_SetConfig+0x2de>
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	4a23      	ldr	r2, [pc, #140]	@ (8008bd4 <DMA_SetConfig+0x348>)
 8008b48:	4293      	cmp	r3, r2
 8008b4a:	d00e      	beq.n	8008b6a <DMA_SetConfig+0x2de>
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	4a21      	ldr	r2, [pc, #132]	@ (8008bd8 <DMA_SetConfig+0x34c>)
 8008b52:	4293      	cmp	r3, r2
 8008b54:	d009      	beq.n	8008b6a <DMA_SetConfig+0x2de>
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	4a20      	ldr	r2, [pc, #128]	@ (8008bdc <DMA_SetConfig+0x350>)
 8008b5c:	4293      	cmp	r3, r2
 8008b5e:	d004      	beq.n	8008b6a <DMA_SetConfig+0x2de>
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	4a1e      	ldr	r2, [pc, #120]	@ (8008be0 <DMA_SetConfig+0x354>)
 8008b66:	4293      	cmp	r3, r2
 8008b68:	d101      	bne.n	8008b6e <DMA_SetConfig+0x2e2>
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	e000      	b.n	8008b70 <DMA_SetConfig+0x2e4>
 8008b6e:	2300      	movs	r3, #0
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d020      	beq.n	8008bb6 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b78:	f003 031f 	and.w	r3, r3, #31
 8008b7c:	2201      	movs	r2, #1
 8008b7e:	409a      	lsls	r2, r3
 8008b80:	693b      	ldr	r3, [r7, #16]
 8008b82:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	683a      	ldr	r2, [r7, #0]
 8008b8a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	689b      	ldr	r3, [r3, #8]
 8008b90:	2b40      	cmp	r3, #64	@ 0x40
 8008b92:	d108      	bne.n	8008ba6 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	687a      	ldr	r2, [r7, #4]
 8008b9a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	68ba      	ldr	r2, [r7, #8]
 8008ba2:	60da      	str	r2, [r3, #12]
}
 8008ba4:	e007      	b.n	8008bb6 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	68ba      	ldr	r2, [r7, #8]
 8008bac:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	687a      	ldr	r2, [r7, #4]
 8008bb4:	60da      	str	r2, [r3, #12]
}
 8008bb6:	bf00      	nop
 8008bb8:	371c      	adds	r7, #28
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc0:	4770      	bx	lr
 8008bc2:	bf00      	nop
 8008bc4:	58025408 	.word	0x58025408
 8008bc8:	5802541c 	.word	0x5802541c
 8008bcc:	58025430 	.word	0x58025430
 8008bd0:	58025444 	.word	0x58025444
 8008bd4:	58025458 	.word	0x58025458
 8008bd8:	5802546c 	.word	0x5802546c
 8008bdc:	58025480 	.word	0x58025480
 8008be0:	58025494 	.word	0x58025494

08008be4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008be4:	b480      	push	{r7}
 8008be6:	b085      	sub	sp, #20
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	4a42      	ldr	r2, [pc, #264]	@ (8008cfc <DMA_CalcBaseAndBitshift+0x118>)
 8008bf2:	4293      	cmp	r3, r2
 8008bf4:	d04a      	beq.n	8008c8c <DMA_CalcBaseAndBitshift+0xa8>
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	4a41      	ldr	r2, [pc, #260]	@ (8008d00 <DMA_CalcBaseAndBitshift+0x11c>)
 8008bfc:	4293      	cmp	r3, r2
 8008bfe:	d045      	beq.n	8008c8c <DMA_CalcBaseAndBitshift+0xa8>
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	4a3f      	ldr	r2, [pc, #252]	@ (8008d04 <DMA_CalcBaseAndBitshift+0x120>)
 8008c06:	4293      	cmp	r3, r2
 8008c08:	d040      	beq.n	8008c8c <DMA_CalcBaseAndBitshift+0xa8>
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	4a3e      	ldr	r2, [pc, #248]	@ (8008d08 <DMA_CalcBaseAndBitshift+0x124>)
 8008c10:	4293      	cmp	r3, r2
 8008c12:	d03b      	beq.n	8008c8c <DMA_CalcBaseAndBitshift+0xa8>
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	4a3c      	ldr	r2, [pc, #240]	@ (8008d0c <DMA_CalcBaseAndBitshift+0x128>)
 8008c1a:	4293      	cmp	r3, r2
 8008c1c:	d036      	beq.n	8008c8c <DMA_CalcBaseAndBitshift+0xa8>
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	4a3b      	ldr	r2, [pc, #236]	@ (8008d10 <DMA_CalcBaseAndBitshift+0x12c>)
 8008c24:	4293      	cmp	r3, r2
 8008c26:	d031      	beq.n	8008c8c <DMA_CalcBaseAndBitshift+0xa8>
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	4a39      	ldr	r2, [pc, #228]	@ (8008d14 <DMA_CalcBaseAndBitshift+0x130>)
 8008c2e:	4293      	cmp	r3, r2
 8008c30:	d02c      	beq.n	8008c8c <DMA_CalcBaseAndBitshift+0xa8>
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	4a38      	ldr	r2, [pc, #224]	@ (8008d18 <DMA_CalcBaseAndBitshift+0x134>)
 8008c38:	4293      	cmp	r3, r2
 8008c3a:	d027      	beq.n	8008c8c <DMA_CalcBaseAndBitshift+0xa8>
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	4a36      	ldr	r2, [pc, #216]	@ (8008d1c <DMA_CalcBaseAndBitshift+0x138>)
 8008c42:	4293      	cmp	r3, r2
 8008c44:	d022      	beq.n	8008c8c <DMA_CalcBaseAndBitshift+0xa8>
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	4a35      	ldr	r2, [pc, #212]	@ (8008d20 <DMA_CalcBaseAndBitshift+0x13c>)
 8008c4c:	4293      	cmp	r3, r2
 8008c4e:	d01d      	beq.n	8008c8c <DMA_CalcBaseAndBitshift+0xa8>
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	4a33      	ldr	r2, [pc, #204]	@ (8008d24 <DMA_CalcBaseAndBitshift+0x140>)
 8008c56:	4293      	cmp	r3, r2
 8008c58:	d018      	beq.n	8008c8c <DMA_CalcBaseAndBitshift+0xa8>
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	4a32      	ldr	r2, [pc, #200]	@ (8008d28 <DMA_CalcBaseAndBitshift+0x144>)
 8008c60:	4293      	cmp	r3, r2
 8008c62:	d013      	beq.n	8008c8c <DMA_CalcBaseAndBitshift+0xa8>
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	4a30      	ldr	r2, [pc, #192]	@ (8008d2c <DMA_CalcBaseAndBitshift+0x148>)
 8008c6a:	4293      	cmp	r3, r2
 8008c6c:	d00e      	beq.n	8008c8c <DMA_CalcBaseAndBitshift+0xa8>
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	4a2f      	ldr	r2, [pc, #188]	@ (8008d30 <DMA_CalcBaseAndBitshift+0x14c>)
 8008c74:	4293      	cmp	r3, r2
 8008c76:	d009      	beq.n	8008c8c <DMA_CalcBaseAndBitshift+0xa8>
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	4a2d      	ldr	r2, [pc, #180]	@ (8008d34 <DMA_CalcBaseAndBitshift+0x150>)
 8008c7e:	4293      	cmp	r3, r2
 8008c80:	d004      	beq.n	8008c8c <DMA_CalcBaseAndBitshift+0xa8>
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	4a2c      	ldr	r2, [pc, #176]	@ (8008d38 <DMA_CalcBaseAndBitshift+0x154>)
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d101      	bne.n	8008c90 <DMA_CalcBaseAndBitshift+0xac>
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	e000      	b.n	8008c92 <DMA_CalcBaseAndBitshift+0xae>
 8008c90:	2300      	movs	r3, #0
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d024      	beq.n	8008ce0 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	b2db      	uxtb	r3, r3
 8008c9c:	3b10      	subs	r3, #16
 8008c9e:	4a27      	ldr	r2, [pc, #156]	@ (8008d3c <DMA_CalcBaseAndBitshift+0x158>)
 8008ca0:	fba2 2303 	umull	r2, r3, r2, r3
 8008ca4:	091b      	lsrs	r3, r3, #4
 8008ca6:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	f003 0307 	and.w	r3, r3, #7
 8008cae:	4a24      	ldr	r2, [pc, #144]	@ (8008d40 <DMA_CalcBaseAndBitshift+0x15c>)
 8008cb0:	5cd3      	ldrb	r3, [r2, r3]
 8008cb2:	461a      	mov	r2, r3
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	2b03      	cmp	r3, #3
 8008cbc:	d908      	bls.n	8008cd0 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	461a      	mov	r2, r3
 8008cc4:	4b1f      	ldr	r3, [pc, #124]	@ (8008d44 <DMA_CalcBaseAndBitshift+0x160>)
 8008cc6:	4013      	ands	r3, r2
 8008cc8:	1d1a      	adds	r2, r3, #4
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	659a      	str	r2, [r3, #88]	@ 0x58
 8008cce:	e00d      	b.n	8008cec <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	461a      	mov	r2, r3
 8008cd6:	4b1b      	ldr	r3, [pc, #108]	@ (8008d44 <DMA_CalcBaseAndBitshift+0x160>)
 8008cd8:	4013      	ands	r3, r2
 8008cda:	687a      	ldr	r2, [r7, #4]
 8008cdc:	6593      	str	r3, [r2, #88]	@ 0x58
 8008cde:	e005      	b.n	8008cec <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	3714      	adds	r7, #20
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfa:	4770      	bx	lr
 8008cfc:	40020010 	.word	0x40020010
 8008d00:	40020028 	.word	0x40020028
 8008d04:	40020040 	.word	0x40020040
 8008d08:	40020058 	.word	0x40020058
 8008d0c:	40020070 	.word	0x40020070
 8008d10:	40020088 	.word	0x40020088
 8008d14:	400200a0 	.word	0x400200a0
 8008d18:	400200b8 	.word	0x400200b8
 8008d1c:	40020410 	.word	0x40020410
 8008d20:	40020428 	.word	0x40020428
 8008d24:	40020440 	.word	0x40020440
 8008d28:	40020458 	.word	0x40020458
 8008d2c:	40020470 	.word	0x40020470
 8008d30:	40020488 	.word	0x40020488
 8008d34:	400204a0 	.word	0x400204a0
 8008d38:	400204b8 	.word	0x400204b8
 8008d3c:	aaaaaaab 	.word	0xaaaaaaab
 8008d40:	080192dc 	.word	0x080192dc
 8008d44:	fffffc00 	.word	0xfffffc00

08008d48 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8008d48:	b480      	push	{r7}
 8008d4a:	b085      	sub	sp, #20
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008d50:	2300      	movs	r3, #0
 8008d52:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	699b      	ldr	r3, [r3, #24]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d120      	bne.n	8008d9e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d60:	2b03      	cmp	r3, #3
 8008d62:	d858      	bhi.n	8008e16 <DMA_CheckFifoParam+0xce>
 8008d64:	a201      	add	r2, pc, #4	@ (adr r2, 8008d6c <DMA_CheckFifoParam+0x24>)
 8008d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d6a:	bf00      	nop
 8008d6c:	08008d7d 	.word	0x08008d7d
 8008d70:	08008d8f 	.word	0x08008d8f
 8008d74:	08008d7d 	.word	0x08008d7d
 8008d78:	08008e17 	.word	0x08008e17
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d80:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d048      	beq.n	8008e1a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8008d88:	2301      	movs	r3, #1
 8008d8a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008d8c:	e045      	b.n	8008e1a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d92:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008d96:	d142      	bne.n	8008e1e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8008d98:	2301      	movs	r3, #1
 8008d9a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008d9c:	e03f      	b.n	8008e1e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	699b      	ldr	r3, [r3, #24]
 8008da2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008da6:	d123      	bne.n	8008df0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dac:	2b03      	cmp	r3, #3
 8008dae:	d838      	bhi.n	8008e22 <DMA_CheckFifoParam+0xda>
 8008db0:	a201      	add	r2, pc, #4	@ (adr r2, 8008db8 <DMA_CheckFifoParam+0x70>)
 8008db2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008db6:	bf00      	nop
 8008db8:	08008dc9 	.word	0x08008dc9
 8008dbc:	08008dcf 	.word	0x08008dcf
 8008dc0:	08008dc9 	.word	0x08008dc9
 8008dc4:	08008de1 	.word	0x08008de1
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8008dc8:	2301      	movs	r3, #1
 8008dca:	73fb      	strb	r3, [r7, #15]
        break;
 8008dcc:	e030      	b.n	8008e30 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dd2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d025      	beq.n	8008e26 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8008dda:	2301      	movs	r3, #1
 8008ddc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008dde:	e022      	b.n	8008e26 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008de4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008de8:	d11f      	bne.n	8008e2a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8008dea:	2301      	movs	r3, #1
 8008dec:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008dee:	e01c      	b.n	8008e2a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008df4:	2b02      	cmp	r3, #2
 8008df6:	d902      	bls.n	8008dfe <DMA_CheckFifoParam+0xb6>
 8008df8:	2b03      	cmp	r3, #3
 8008dfa:	d003      	beq.n	8008e04 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8008dfc:	e018      	b.n	8008e30 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8008dfe:	2301      	movs	r3, #1
 8008e00:	73fb      	strb	r3, [r7, #15]
        break;
 8008e02:	e015      	b.n	8008e30 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e08:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d00e      	beq.n	8008e2e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8008e10:	2301      	movs	r3, #1
 8008e12:	73fb      	strb	r3, [r7, #15]
    break;
 8008e14:	e00b      	b.n	8008e2e <DMA_CheckFifoParam+0xe6>
        break;
 8008e16:	bf00      	nop
 8008e18:	e00a      	b.n	8008e30 <DMA_CheckFifoParam+0xe8>
        break;
 8008e1a:	bf00      	nop
 8008e1c:	e008      	b.n	8008e30 <DMA_CheckFifoParam+0xe8>
        break;
 8008e1e:	bf00      	nop
 8008e20:	e006      	b.n	8008e30 <DMA_CheckFifoParam+0xe8>
        break;
 8008e22:	bf00      	nop
 8008e24:	e004      	b.n	8008e30 <DMA_CheckFifoParam+0xe8>
        break;
 8008e26:	bf00      	nop
 8008e28:	e002      	b.n	8008e30 <DMA_CheckFifoParam+0xe8>
        break;
 8008e2a:	bf00      	nop
 8008e2c:	e000      	b.n	8008e30 <DMA_CheckFifoParam+0xe8>
    break;
 8008e2e:	bf00      	nop
    }
  }

  return status;
 8008e30:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e32:	4618      	mov	r0, r3
 8008e34:	3714      	adds	r7, #20
 8008e36:	46bd      	mov	sp, r7
 8008e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3c:	4770      	bx	lr
 8008e3e:	bf00      	nop

08008e40 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008e40:	b480      	push	{r7}
 8008e42:	b085      	sub	sp, #20
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	4a38      	ldr	r2, [pc, #224]	@ (8008f34 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8008e54:	4293      	cmp	r3, r2
 8008e56:	d022      	beq.n	8008e9e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	4a36      	ldr	r2, [pc, #216]	@ (8008f38 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8008e5e:	4293      	cmp	r3, r2
 8008e60:	d01d      	beq.n	8008e9e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	4a35      	ldr	r2, [pc, #212]	@ (8008f3c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8008e68:	4293      	cmp	r3, r2
 8008e6a:	d018      	beq.n	8008e9e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	4a33      	ldr	r2, [pc, #204]	@ (8008f40 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8008e72:	4293      	cmp	r3, r2
 8008e74:	d013      	beq.n	8008e9e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	4a32      	ldr	r2, [pc, #200]	@ (8008f44 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8008e7c:	4293      	cmp	r3, r2
 8008e7e:	d00e      	beq.n	8008e9e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	4a30      	ldr	r2, [pc, #192]	@ (8008f48 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8008e86:	4293      	cmp	r3, r2
 8008e88:	d009      	beq.n	8008e9e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	4a2f      	ldr	r2, [pc, #188]	@ (8008f4c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8008e90:	4293      	cmp	r3, r2
 8008e92:	d004      	beq.n	8008e9e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	4a2d      	ldr	r2, [pc, #180]	@ (8008f50 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8008e9a:	4293      	cmp	r3, r2
 8008e9c:	d101      	bne.n	8008ea2 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8008e9e:	2301      	movs	r3, #1
 8008ea0:	e000      	b.n	8008ea4 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d01a      	beq.n	8008ede <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	b2db      	uxtb	r3, r3
 8008eae:	3b08      	subs	r3, #8
 8008eb0:	4a28      	ldr	r2, [pc, #160]	@ (8008f54 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8008eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8008eb6:	091b      	lsrs	r3, r3, #4
 8008eb8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008eba:	68fa      	ldr	r2, [r7, #12]
 8008ebc:	4b26      	ldr	r3, [pc, #152]	@ (8008f58 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8008ebe:	4413      	add	r3, r2
 8008ec0:	009b      	lsls	r3, r3, #2
 8008ec2:	461a      	mov	r2, r3
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	4a24      	ldr	r2, [pc, #144]	@ (8008f5c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8008ecc:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	f003 031f 	and.w	r3, r3, #31
 8008ed4:	2201      	movs	r2, #1
 8008ed6:	409a      	lsls	r2, r3
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8008edc:	e024      	b.n	8008f28 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	b2db      	uxtb	r3, r3
 8008ee4:	3b10      	subs	r3, #16
 8008ee6:	4a1e      	ldr	r2, [pc, #120]	@ (8008f60 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8008ee8:	fba2 2303 	umull	r2, r3, r2, r3
 8008eec:	091b      	lsrs	r3, r3, #4
 8008eee:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008ef0:	68bb      	ldr	r3, [r7, #8]
 8008ef2:	4a1c      	ldr	r2, [pc, #112]	@ (8008f64 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8008ef4:	4293      	cmp	r3, r2
 8008ef6:	d806      	bhi.n	8008f06 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8008ef8:	68bb      	ldr	r3, [r7, #8]
 8008efa:	4a1b      	ldr	r2, [pc, #108]	@ (8008f68 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8008efc:	4293      	cmp	r3, r2
 8008efe:	d902      	bls.n	8008f06 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	3308      	adds	r3, #8
 8008f04:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008f06:	68fa      	ldr	r2, [r7, #12]
 8008f08:	4b18      	ldr	r3, [pc, #96]	@ (8008f6c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8008f0a:	4413      	add	r3, r2
 8008f0c:	009b      	lsls	r3, r3, #2
 8008f0e:	461a      	mov	r2, r3
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	4a16      	ldr	r2, [pc, #88]	@ (8008f70 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8008f18:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	f003 031f 	and.w	r3, r3, #31
 8008f20:	2201      	movs	r2, #1
 8008f22:	409a      	lsls	r2, r3
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008f28:	bf00      	nop
 8008f2a:	3714      	adds	r7, #20
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f32:	4770      	bx	lr
 8008f34:	58025408 	.word	0x58025408
 8008f38:	5802541c 	.word	0x5802541c
 8008f3c:	58025430 	.word	0x58025430
 8008f40:	58025444 	.word	0x58025444
 8008f44:	58025458 	.word	0x58025458
 8008f48:	5802546c 	.word	0x5802546c
 8008f4c:	58025480 	.word	0x58025480
 8008f50:	58025494 	.word	0x58025494
 8008f54:	cccccccd 	.word	0xcccccccd
 8008f58:	16009600 	.word	0x16009600
 8008f5c:	58025880 	.word	0x58025880
 8008f60:	aaaaaaab 	.word	0xaaaaaaab
 8008f64:	400204b8 	.word	0x400204b8
 8008f68:	4002040f 	.word	0x4002040f
 8008f6c:	10008200 	.word	0x10008200
 8008f70:	40020880 	.word	0x40020880

08008f74 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008f74:	b480      	push	{r7}
 8008f76:	b085      	sub	sp, #20
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	685b      	ldr	r3, [r3, #4]
 8008f80:	b2db      	uxtb	r3, r3
 8008f82:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d04a      	beq.n	8009020 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2b08      	cmp	r3, #8
 8008f8e:	d847      	bhi.n	8009020 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	4a25      	ldr	r2, [pc, #148]	@ (800902c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8008f96:	4293      	cmp	r3, r2
 8008f98:	d022      	beq.n	8008fe0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	4a24      	ldr	r2, [pc, #144]	@ (8009030 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8008fa0:	4293      	cmp	r3, r2
 8008fa2:	d01d      	beq.n	8008fe0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	4a22      	ldr	r2, [pc, #136]	@ (8009034 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8008faa:	4293      	cmp	r3, r2
 8008fac:	d018      	beq.n	8008fe0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	4a21      	ldr	r2, [pc, #132]	@ (8009038 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8008fb4:	4293      	cmp	r3, r2
 8008fb6:	d013      	beq.n	8008fe0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	4a1f      	ldr	r2, [pc, #124]	@ (800903c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8008fbe:	4293      	cmp	r3, r2
 8008fc0:	d00e      	beq.n	8008fe0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	4a1e      	ldr	r2, [pc, #120]	@ (8009040 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8008fc8:	4293      	cmp	r3, r2
 8008fca:	d009      	beq.n	8008fe0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	4a1c      	ldr	r2, [pc, #112]	@ (8009044 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8008fd2:	4293      	cmp	r3, r2
 8008fd4:	d004      	beq.n	8008fe0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	4a1b      	ldr	r2, [pc, #108]	@ (8009048 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8008fdc:	4293      	cmp	r3, r2
 8008fde:	d101      	bne.n	8008fe4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8008fe0:	2301      	movs	r3, #1
 8008fe2:	e000      	b.n	8008fe6 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d00a      	beq.n	8009000 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8008fea:	68fa      	ldr	r2, [r7, #12]
 8008fec:	4b17      	ldr	r3, [pc, #92]	@ (800904c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8008fee:	4413      	add	r3, r2
 8008ff0:	009b      	lsls	r3, r3, #2
 8008ff2:	461a      	mov	r2, r3
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	4a15      	ldr	r2, [pc, #84]	@ (8009050 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8008ffc:	671a      	str	r2, [r3, #112]	@ 0x70
 8008ffe:	e009      	b.n	8009014 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009000:	68fa      	ldr	r2, [r7, #12]
 8009002:	4b14      	ldr	r3, [pc, #80]	@ (8009054 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8009004:	4413      	add	r3, r2
 8009006:	009b      	lsls	r3, r3, #2
 8009008:	461a      	mov	r2, r3
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	4a11      	ldr	r2, [pc, #68]	@ (8009058 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8009012:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	3b01      	subs	r3, #1
 8009018:	2201      	movs	r2, #1
 800901a:	409a      	lsls	r2, r3
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8009020:	bf00      	nop
 8009022:	3714      	adds	r7, #20
 8009024:	46bd      	mov	sp, r7
 8009026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902a:	4770      	bx	lr
 800902c:	58025408 	.word	0x58025408
 8009030:	5802541c 	.word	0x5802541c
 8009034:	58025430 	.word	0x58025430
 8009038:	58025444 	.word	0x58025444
 800903c:	58025458 	.word	0x58025458
 8009040:	5802546c 	.word	0x5802546c
 8009044:	58025480 	.word	0x58025480
 8009048:	58025494 	.word	0x58025494
 800904c:	1600963f 	.word	0x1600963f
 8009050:	58025940 	.word	0x58025940
 8009054:	1000823f 	.word	0x1000823f
 8009058:	40020940 	.word	0x40020940

0800905c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800905c:	b480      	push	{r7}
 800905e:	b089      	sub	sp, #36	@ 0x24
 8009060:	af00      	add	r7, sp, #0
 8009062:	6078      	str	r0, [r7, #4]
 8009064:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8009066:	2300      	movs	r3, #0
 8009068:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800906a:	4b89      	ldr	r3, [pc, #548]	@ (8009290 <HAL_GPIO_Init+0x234>)
 800906c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800906e:	e194      	b.n	800939a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8009070:	683b      	ldr	r3, [r7, #0]
 8009072:	681a      	ldr	r2, [r3, #0]
 8009074:	2101      	movs	r1, #1
 8009076:	69fb      	ldr	r3, [r7, #28]
 8009078:	fa01 f303 	lsl.w	r3, r1, r3
 800907c:	4013      	ands	r3, r2
 800907e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8009080:	693b      	ldr	r3, [r7, #16]
 8009082:	2b00      	cmp	r3, #0
 8009084:	f000 8186 	beq.w	8009394 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8009088:	683b      	ldr	r3, [r7, #0]
 800908a:	685b      	ldr	r3, [r3, #4]
 800908c:	f003 0303 	and.w	r3, r3, #3
 8009090:	2b01      	cmp	r3, #1
 8009092:	d005      	beq.n	80090a0 <HAL_GPIO_Init+0x44>
 8009094:	683b      	ldr	r3, [r7, #0]
 8009096:	685b      	ldr	r3, [r3, #4]
 8009098:	f003 0303 	and.w	r3, r3, #3
 800909c:	2b02      	cmp	r3, #2
 800909e:	d130      	bne.n	8009102 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	689b      	ldr	r3, [r3, #8]
 80090a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80090a6:	69fb      	ldr	r3, [r7, #28]
 80090a8:	005b      	lsls	r3, r3, #1
 80090aa:	2203      	movs	r2, #3
 80090ac:	fa02 f303 	lsl.w	r3, r2, r3
 80090b0:	43db      	mvns	r3, r3
 80090b2:	69ba      	ldr	r2, [r7, #24]
 80090b4:	4013      	ands	r3, r2
 80090b6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80090b8:	683b      	ldr	r3, [r7, #0]
 80090ba:	68da      	ldr	r2, [r3, #12]
 80090bc:	69fb      	ldr	r3, [r7, #28]
 80090be:	005b      	lsls	r3, r3, #1
 80090c0:	fa02 f303 	lsl.w	r3, r2, r3
 80090c4:	69ba      	ldr	r2, [r7, #24]
 80090c6:	4313      	orrs	r3, r2
 80090c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	69ba      	ldr	r2, [r7, #24]
 80090ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	685b      	ldr	r3, [r3, #4]
 80090d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80090d6:	2201      	movs	r2, #1
 80090d8:	69fb      	ldr	r3, [r7, #28]
 80090da:	fa02 f303 	lsl.w	r3, r2, r3
 80090de:	43db      	mvns	r3, r3
 80090e0:	69ba      	ldr	r2, [r7, #24]
 80090e2:	4013      	ands	r3, r2
 80090e4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80090e6:	683b      	ldr	r3, [r7, #0]
 80090e8:	685b      	ldr	r3, [r3, #4]
 80090ea:	091b      	lsrs	r3, r3, #4
 80090ec:	f003 0201 	and.w	r2, r3, #1
 80090f0:	69fb      	ldr	r3, [r7, #28]
 80090f2:	fa02 f303 	lsl.w	r3, r2, r3
 80090f6:	69ba      	ldr	r2, [r7, #24]
 80090f8:	4313      	orrs	r3, r2
 80090fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	69ba      	ldr	r2, [r7, #24]
 8009100:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	685b      	ldr	r3, [r3, #4]
 8009106:	f003 0303 	and.w	r3, r3, #3
 800910a:	2b03      	cmp	r3, #3
 800910c:	d017      	beq.n	800913e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	68db      	ldr	r3, [r3, #12]
 8009112:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8009114:	69fb      	ldr	r3, [r7, #28]
 8009116:	005b      	lsls	r3, r3, #1
 8009118:	2203      	movs	r2, #3
 800911a:	fa02 f303 	lsl.w	r3, r2, r3
 800911e:	43db      	mvns	r3, r3
 8009120:	69ba      	ldr	r2, [r7, #24]
 8009122:	4013      	ands	r3, r2
 8009124:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	689a      	ldr	r2, [r3, #8]
 800912a:	69fb      	ldr	r3, [r7, #28]
 800912c:	005b      	lsls	r3, r3, #1
 800912e:	fa02 f303 	lsl.w	r3, r2, r3
 8009132:	69ba      	ldr	r2, [r7, #24]
 8009134:	4313      	orrs	r3, r2
 8009136:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	69ba      	ldr	r2, [r7, #24]
 800913c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800913e:	683b      	ldr	r3, [r7, #0]
 8009140:	685b      	ldr	r3, [r3, #4]
 8009142:	f003 0303 	and.w	r3, r3, #3
 8009146:	2b02      	cmp	r3, #2
 8009148:	d123      	bne.n	8009192 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800914a:	69fb      	ldr	r3, [r7, #28]
 800914c:	08da      	lsrs	r2, r3, #3
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	3208      	adds	r2, #8
 8009152:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009156:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8009158:	69fb      	ldr	r3, [r7, #28]
 800915a:	f003 0307 	and.w	r3, r3, #7
 800915e:	009b      	lsls	r3, r3, #2
 8009160:	220f      	movs	r2, #15
 8009162:	fa02 f303 	lsl.w	r3, r2, r3
 8009166:	43db      	mvns	r3, r3
 8009168:	69ba      	ldr	r2, [r7, #24]
 800916a:	4013      	ands	r3, r2
 800916c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800916e:	683b      	ldr	r3, [r7, #0]
 8009170:	691a      	ldr	r2, [r3, #16]
 8009172:	69fb      	ldr	r3, [r7, #28]
 8009174:	f003 0307 	and.w	r3, r3, #7
 8009178:	009b      	lsls	r3, r3, #2
 800917a:	fa02 f303 	lsl.w	r3, r2, r3
 800917e:	69ba      	ldr	r2, [r7, #24]
 8009180:	4313      	orrs	r3, r2
 8009182:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8009184:	69fb      	ldr	r3, [r7, #28]
 8009186:	08da      	lsrs	r2, r3, #3
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	3208      	adds	r2, #8
 800918c:	69b9      	ldr	r1, [r7, #24]
 800918e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8009198:	69fb      	ldr	r3, [r7, #28]
 800919a:	005b      	lsls	r3, r3, #1
 800919c:	2203      	movs	r2, #3
 800919e:	fa02 f303 	lsl.w	r3, r2, r3
 80091a2:	43db      	mvns	r3, r3
 80091a4:	69ba      	ldr	r2, [r7, #24]
 80091a6:	4013      	ands	r3, r2
 80091a8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	685b      	ldr	r3, [r3, #4]
 80091ae:	f003 0203 	and.w	r2, r3, #3
 80091b2:	69fb      	ldr	r3, [r7, #28]
 80091b4:	005b      	lsls	r3, r3, #1
 80091b6:	fa02 f303 	lsl.w	r3, r2, r3
 80091ba:	69ba      	ldr	r2, [r7, #24]
 80091bc:	4313      	orrs	r3, r2
 80091be:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	69ba      	ldr	r2, [r7, #24]
 80091c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80091c6:	683b      	ldr	r3, [r7, #0]
 80091c8:	685b      	ldr	r3, [r3, #4]
 80091ca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	f000 80e0 	beq.w	8009394 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80091d4:	4b2f      	ldr	r3, [pc, #188]	@ (8009294 <HAL_GPIO_Init+0x238>)
 80091d6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80091da:	4a2e      	ldr	r2, [pc, #184]	@ (8009294 <HAL_GPIO_Init+0x238>)
 80091dc:	f043 0302 	orr.w	r3, r3, #2
 80091e0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80091e4:	4b2b      	ldr	r3, [pc, #172]	@ (8009294 <HAL_GPIO_Init+0x238>)
 80091e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80091ea:	f003 0302 	and.w	r3, r3, #2
 80091ee:	60fb      	str	r3, [r7, #12]
 80091f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80091f2:	4a29      	ldr	r2, [pc, #164]	@ (8009298 <HAL_GPIO_Init+0x23c>)
 80091f4:	69fb      	ldr	r3, [r7, #28]
 80091f6:	089b      	lsrs	r3, r3, #2
 80091f8:	3302      	adds	r3, #2
 80091fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80091fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009200:	69fb      	ldr	r3, [r7, #28]
 8009202:	f003 0303 	and.w	r3, r3, #3
 8009206:	009b      	lsls	r3, r3, #2
 8009208:	220f      	movs	r2, #15
 800920a:	fa02 f303 	lsl.w	r3, r2, r3
 800920e:	43db      	mvns	r3, r3
 8009210:	69ba      	ldr	r2, [r7, #24]
 8009212:	4013      	ands	r3, r2
 8009214:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	4a20      	ldr	r2, [pc, #128]	@ (800929c <HAL_GPIO_Init+0x240>)
 800921a:	4293      	cmp	r3, r2
 800921c:	d052      	beq.n	80092c4 <HAL_GPIO_Init+0x268>
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	4a1f      	ldr	r2, [pc, #124]	@ (80092a0 <HAL_GPIO_Init+0x244>)
 8009222:	4293      	cmp	r3, r2
 8009224:	d031      	beq.n	800928a <HAL_GPIO_Init+0x22e>
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	4a1e      	ldr	r2, [pc, #120]	@ (80092a4 <HAL_GPIO_Init+0x248>)
 800922a:	4293      	cmp	r3, r2
 800922c:	d02b      	beq.n	8009286 <HAL_GPIO_Init+0x22a>
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	4a1d      	ldr	r2, [pc, #116]	@ (80092a8 <HAL_GPIO_Init+0x24c>)
 8009232:	4293      	cmp	r3, r2
 8009234:	d025      	beq.n	8009282 <HAL_GPIO_Init+0x226>
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	4a1c      	ldr	r2, [pc, #112]	@ (80092ac <HAL_GPIO_Init+0x250>)
 800923a:	4293      	cmp	r3, r2
 800923c:	d01f      	beq.n	800927e <HAL_GPIO_Init+0x222>
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	4a1b      	ldr	r2, [pc, #108]	@ (80092b0 <HAL_GPIO_Init+0x254>)
 8009242:	4293      	cmp	r3, r2
 8009244:	d019      	beq.n	800927a <HAL_GPIO_Init+0x21e>
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	4a1a      	ldr	r2, [pc, #104]	@ (80092b4 <HAL_GPIO_Init+0x258>)
 800924a:	4293      	cmp	r3, r2
 800924c:	d013      	beq.n	8009276 <HAL_GPIO_Init+0x21a>
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	4a19      	ldr	r2, [pc, #100]	@ (80092b8 <HAL_GPIO_Init+0x25c>)
 8009252:	4293      	cmp	r3, r2
 8009254:	d00d      	beq.n	8009272 <HAL_GPIO_Init+0x216>
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	4a18      	ldr	r2, [pc, #96]	@ (80092bc <HAL_GPIO_Init+0x260>)
 800925a:	4293      	cmp	r3, r2
 800925c:	d007      	beq.n	800926e <HAL_GPIO_Init+0x212>
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	4a17      	ldr	r2, [pc, #92]	@ (80092c0 <HAL_GPIO_Init+0x264>)
 8009262:	4293      	cmp	r3, r2
 8009264:	d101      	bne.n	800926a <HAL_GPIO_Init+0x20e>
 8009266:	2309      	movs	r3, #9
 8009268:	e02d      	b.n	80092c6 <HAL_GPIO_Init+0x26a>
 800926a:	230a      	movs	r3, #10
 800926c:	e02b      	b.n	80092c6 <HAL_GPIO_Init+0x26a>
 800926e:	2308      	movs	r3, #8
 8009270:	e029      	b.n	80092c6 <HAL_GPIO_Init+0x26a>
 8009272:	2307      	movs	r3, #7
 8009274:	e027      	b.n	80092c6 <HAL_GPIO_Init+0x26a>
 8009276:	2306      	movs	r3, #6
 8009278:	e025      	b.n	80092c6 <HAL_GPIO_Init+0x26a>
 800927a:	2305      	movs	r3, #5
 800927c:	e023      	b.n	80092c6 <HAL_GPIO_Init+0x26a>
 800927e:	2304      	movs	r3, #4
 8009280:	e021      	b.n	80092c6 <HAL_GPIO_Init+0x26a>
 8009282:	2303      	movs	r3, #3
 8009284:	e01f      	b.n	80092c6 <HAL_GPIO_Init+0x26a>
 8009286:	2302      	movs	r3, #2
 8009288:	e01d      	b.n	80092c6 <HAL_GPIO_Init+0x26a>
 800928a:	2301      	movs	r3, #1
 800928c:	e01b      	b.n	80092c6 <HAL_GPIO_Init+0x26a>
 800928e:	bf00      	nop
 8009290:	58000080 	.word	0x58000080
 8009294:	58024400 	.word	0x58024400
 8009298:	58000400 	.word	0x58000400
 800929c:	58020000 	.word	0x58020000
 80092a0:	58020400 	.word	0x58020400
 80092a4:	58020800 	.word	0x58020800
 80092a8:	58020c00 	.word	0x58020c00
 80092ac:	58021000 	.word	0x58021000
 80092b0:	58021400 	.word	0x58021400
 80092b4:	58021800 	.word	0x58021800
 80092b8:	58021c00 	.word	0x58021c00
 80092bc:	58022000 	.word	0x58022000
 80092c0:	58022400 	.word	0x58022400
 80092c4:	2300      	movs	r3, #0
 80092c6:	69fa      	ldr	r2, [r7, #28]
 80092c8:	f002 0203 	and.w	r2, r2, #3
 80092cc:	0092      	lsls	r2, r2, #2
 80092ce:	4093      	lsls	r3, r2
 80092d0:	69ba      	ldr	r2, [r7, #24]
 80092d2:	4313      	orrs	r3, r2
 80092d4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80092d6:	4938      	ldr	r1, [pc, #224]	@ (80093b8 <HAL_GPIO_Init+0x35c>)
 80092d8:	69fb      	ldr	r3, [r7, #28]
 80092da:	089b      	lsrs	r3, r3, #2
 80092dc:	3302      	adds	r3, #2
 80092de:	69ba      	ldr	r2, [r7, #24]
 80092e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80092e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80092ec:	693b      	ldr	r3, [r7, #16]
 80092ee:	43db      	mvns	r3, r3
 80092f0:	69ba      	ldr	r2, [r7, #24]
 80092f2:	4013      	ands	r3, r2
 80092f4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80092f6:	683b      	ldr	r3, [r7, #0]
 80092f8:	685b      	ldr	r3, [r3, #4]
 80092fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d003      	beq.n	800930a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8009302:	69ba      	ldr	r2, [r7, #24]
 8009304:	693b      	ldr	r3, [r7, #16]
 8009306:	4313      	orrs	r3, r2
 8009308:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800930a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800930e:	69bb      	ldr	r3, [r7, #24]
 8009310:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8009312:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009316:	685b      	ldr	r3, [r3, #4]
 8009318:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800931a:	693b      	ldr	r3, [r7, #16]
 800931c:	43db      	mvns	r3, r3
 800931e:	69ba      	ldr	r2, [r7, #24]
 8009320:	4013      	ands	r3, r2
 8009322:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	685b      	ldr	r3, [r3, #4]
 8009328:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800932c:	2b00      	cmp	r3, #0
 800932e:	d003      	beq.n	8009338 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8009330:	69ba      	ldr	r2, [r7, #24]
 8009332:	693b      	ldr	r3, [r7, #16]
 8009334:	4313      	orrs	r3, r2
 8009336:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8009338:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800933c:	69bb      	ldr	r3, [r7, #24]
 800933e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8009340:	697b      	ldr	r3, [r7, #20]
 8009342:	685b      	ldr	r3, [r3, #4]
 8009344:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009346:	693b      	ldr	r3, [r7, #16]
 8009348:	43db      	mvns	r3, r3
 800934a:	69ba      	ldr	r2, [r7, #24]
 800934c:	4013      	ands	r3, r2
 800934e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009350:	683b      	ldr	r3, [r7, #0]
 8009352:	685b      	ldr	r3, [r3, #4]
 8009354:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009358:	2b00      	cmp	r3, #0
 800935a:	d003      	beq.n	8009364 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800935c:	69ba      	ldr	r2, [r7, #24]
 800935e:	693b      	ldr	r3, [r7, #16]
 8009360:	4313      	orrs	r3, r2
 8009362:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8009364:	697b      	ldr	r3, [r7, #20]
 8009366:	69ba      	ldr	r2, [r7, #24]
 8009368:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800936a:	697b      	ldr	r3, [r7, #20]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009370:	693b      	ldr	r3, [r7, #16]
 8009372:	43db      	mvns	r3, r3
 8009374:	69ba      	ldr	r2, [r7, #24]
 8009376:	4013      	ands	r3, r2
 8009378:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800937a:	683b      	ldr	r3, [r7, #0]
 800937c:	685b      	ldr	r3, [r3, #4]
 800937e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009382:	2b00      	cmp	r3, #0
 8009384:	d003      	beq.n	800938e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8009386:	69ba      	ldr	r2, [r7, #24]
 8009388:	693b      	ldr	r3, [r7, #16]
 800938a:	4313      	orrs	r3, r2
 800938c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800938e:	697b      	ldr	r3, [r7, #20]
 8009390:	69ba      	ldr	r2, [r7, #24]
 8009392:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8009394:	69fb      	ldr	r3, [r7, #28]
 8009396:	3301      	adds	r3, #1
 8009398:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800939a:	683b      	ldr	r3, [r7, #0]
 800939c:	681a      	ldr	r2, [r3, #0]
 800939e:	69fb      	ldr	r3, [r7, #28]
 80093a0:	fa22 f303 	lsr.w	r3, r2, r3
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	f47f ae63 	bne.w	8009070 <HAL_GPIO_Init+0x14>
  }
}
 80093aa:	bf00      	nop
 80093ac:	bf00      	nop
 80093ae:	3724      	adds	r7, #36	@ 0x24
 80093b0:	46bd      	mov	sp, r7
 80093b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b6:	4770      	bx	lr
 80093b8:	58000400 	.word	0x58000400

080093bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80093bc:	b480      	push	{r7}
 80093be:	b085      	sub	sp, #20
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
 80093c4:	460b      	mov	r3, r1
 80093c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	691a      	ldr	r2, [r3, #16]
 80093cc:	887b      	ldrh	r3, [r7, #2]
 80093ce:	4013      	ands	r3, r2
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d002      	beq.n	80093da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80093d4:	2301      	movs	r3, #1
 80093d6:	73fb      	strb	r3, [r7, #15]
 80093d8:	e001      	b.n	80093de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80093da:	2300      	movs	r3, #0
 80093dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80093de:	7bfb      	ldrb	r3, [r7, #15]
}
 80093e0:	4618      	mov	r0, r3
 80093e2:	3714      	adds	r7, #20
 80093e4:	46bd      	mov	sp, r7
 80093e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ea:	4770      	bx	lr

080093ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80093ec:	b480      	push	{r7}
 80093ee:	b083      	sub	sp, #12
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
 80093f4:	460b      	mov	r3, r1
 80093f6:	807b      	strh	r3, [r7, #2]
 80093f8:	4613      	mov	r3, r2
 80093fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80093fc:	787b      	ldrb	r3, [r7, #1]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d003      	beq.n	800940a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8009402:	887a      	ldrh	r2, [r7, #2]
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8009408:	e003      	b.n	8009412 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800940a:	887b      	ldrh	r3, [r7, #2]
 800940c:	041a      	lsls	r2, r3, #16
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	619a      	str	r2, [r3, #24]
}
 8009412:	bf00      	nop
 8009414:	370c      	adds	r7, #12
 8009416:	46bd      	mov	sp, r7
 8009418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941c:	4770      	bx	lr
	...

08009420 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b082      	sub	sp, #8
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2b00      	cmp	r3, #0
 800942c:	d101      	bne.n	8009432 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800942e:	2301      	movs	r3, #1
 8009430:	e08b      	b.n	800954a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009438:	b2db      	uxtb	r3, r3
 800943a:	2b00      	cmp	r3, #0
 800943c:	d106      	bne.n	800944c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	2200      	movs	r2, #0
 8009442:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	f7fb f864 	bl	8004514 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2224      	movs	r2, #36	@ 0x24
 8009450:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	681a      	ldr	r2, [r3, #0]
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	f022 0201 	bic.w	r2, r2, #1
 8009462:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	685a      	ldr	r2, [r3, #4]
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009470:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	689a      	ldr	r2, [r3, #8]
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009480:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	68db      	ldr	r3, [r3, #12]
 8009486:	2b01      	cmp	r3, #1
 8009488:	d107      	bne.n	800949a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	689a      	ldr	r2, [r3, #8]
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009496:	609a      	str	r2, [r3, #8]
 8009498:	e006      	b.n	80094a8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	689a      	ldr	r2, [r3, #8]
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80094a6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	68db      	ldr	r3, [r3, #12]
 80094ac:	2b02      	cmp	r3, #2
 80094ae:	d108      	bne.n	80094c2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	685a      	ldr	r2, [r3, #4]
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80094be:	605a      	str	r2, [r3, #4]
 80094c0:	e007      	b.n	80094d2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	685a      	ldr	r2, [r3, #4]
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80094d0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	6859      	ldr	r1, [r3, #4]
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681a      	ldr	r2, [r3, #0]
 80094dc:	4b1d      	ldr	r3, [pc, #116]	@ (8009554 <HAL_I2C_Init+0x134>)
 80094de:	430b      	orrs	r3, r1
 80094e0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	68da      	ldr	r2, [r3, #12]
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80094f0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	691a      	ldr	r2, [r3, #16]
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	695b      	ldr	r3, [r3, #20]
 80094fa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	699b      	ldr	r3, [r3, #24]
 8009502:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	430a      	orrs	r2, r1
 800950a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	69d9      	ldr	r1, [r3, #28]
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	6a1a      	ldr	r2, [r3, #32]
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	430a      	orrs	r2, r1
 800951a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	681a      	ldr	r2, [r3, #0]
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	f042 0201 	orr.w	r2, r2, #1
 800952a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2200      	movs	r2, #0
 8009530:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2220      	movs	r2, #32
 8009536:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	2200      	movs	r2, #0
 800953e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2200      	movs	r2, #0
 8009544:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8009548:	2300      	movs	r3, #0
}
 800954a:	4618      	mov	r0, r3
 800954c:	3708      	adds	r7, #8
 800954e:	46bd      	mov	sp, r7
 8009550:	bd80      	pop	{r7, pc}
 8009552:	bf00      	nop
 8009554:	02008000 	.word	0x02008000

08009558 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b088      	sub	sp, #32
 800955c:	af02      	add	r7, sp, #8
 800955e:	60f8      	str	r0, [r7, #12]
 8009560:	4608      	mov	r0, r1
 8009562:	4611      	mov	r1, r2
 8009564:	461a      	mov	r2, r3
 8009566:	4603      	mov	r3, r0
 8009568:	817b      	strh	r3, [r7, #10]
 800956a:	460b      	mov	r3, r1
 800956c:	813b      	strh	r3, [r7, #8]
 800956e:	4613      	mov	r3, r2
 8009570:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009578:	b2db      	uxtb	r3, r3
 800957a:	2b20      	cmp	r3, #32
 800957c:	f040 80fd 	bne.w	800977a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8009580:	6a3b      	ldr	r3, [r7, #32]
 8009582:	2b00      	cmp	r3, #0
 8009584:	d002      	beq.n	800958c <HAL_I2C_Mem_Read+0x34>
 8009586:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009588:	2b00      	cmp	r3, #0
 800958a:	d105      	bne.n	8009598 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009592:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009594:	2301      	movs	r3, #1
 8009596:	e0f1      	b.n	800977c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800959e:	2b01      	cmp	r3, #1
 80095a0:	d101      	bne.n	80095a6 <HAL_I2C_Mem_Read+0x4e>
 80095a2:	2302      	movs	r3, #2
 80095a4:	e0ea      	b.n	800977c <HAL_I2C_Mem_Read+0x224>
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	2201      	movs	r2, #1
 80095aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80095ae:	f7fc fd3b 	bl	8006028 <HAL_GetTick>
 80095b2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80095b4:	697b      	ldr	r3, [r7, #20]
 80095b6:	9300      	str	r3, [sp, #0]
 80095b8:	2319      	movs	r3, #25
 80095ba:	2201      	movs	r2, #1
 80095bc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80095c0:	68f8      	ldr	r0, [r7, #12]
 80095c2:	f001 ffc8 	bl	800b556 <I2C_WaitOnFlagUntilTimeout>
 80095c6:	4603      	mov	r3, r0
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d001      	beq.n	80095d0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80095cc:	2301      	movs	r3, #1
 80095ce:	e0d5      	b.n	800977c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	2222      	movs	r2, #34	@ 0x22
 80095d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	2240      	movs	r2, #64	@ 0x40
 80095dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	2200      	movs	r2, #0
 80095e4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	6a3a      	ldr	r2, [r7, #32]
 80095ea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80095f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	2200      	movs	r2, #0
 80095f6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80095f8:	88f8      	ldrh	r0, [r7, #6]
 80095fa:	893a      	ldrh	r2, [r7, #8]
 80095fc:	8979      	ldrh	r1, [r7, #10]
 80095fe:	697b      	ldr	r3, [r7, #20]
 8009600:	9301      	str	r3, [sp, #4]
 8009602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009604:	9300      	str	r3, [sp, #0]
 8009606:	4603      	mov	r3, r0
 8009608:	68f8      	ldr	r0, [r7, #12]
 800960a:	f001 f95d 	bl	800a8c8 <I2C_RequestMemoryRead>
 800960e:	4603      	mov	r3, r0
 8009610:	2b00      	cmp	r3, #0
 8009612:	d005      	beq.n	8009620 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	2200      	movs	r2, #0
 8009618:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800961c:	2301      	movs	r3, #1
 800961e:	e0ad      	b.n	800977c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009624:	b29b      	uxth	r3, r3
 8009626:	2bff      	cmp	r3, #255	@ 0xff
 8009628:	d90e      	bls.n	8009648 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	22ff      	movs	r2, #255	@ 0xff
 800962e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009634:	b2da      	uxtb	r2, r3
 8009636:	8979      	ldrh	r1, [r7, #10]
 8009638:	4b52      	ldr	r3, [pc, #328]	@ (8009784 <HAL_I2C_Mem_Read+0x22c>)
 800963a:	9300      	str	r3, [sp, #0]
 800963c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009640:	68f8      	ldr	r0, [r7, #12]
 8009642:	f002 f94b 	bl	800b8dc <I2C_TransferConfig>
 8009646:	e00f      	b.n	8009668 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800964c:	b29a      	uxth	r2, r3
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009656:	b2da      	uxtb	r2, r3
 8009658:	8979      	ldrh	r1, [r7, #10]
 800965a:	4b4a      	ldr	r3, [pc, #296]	@ (8009784 <HAL_I2C_Mem_Read+0x22c>)
 800965c:	9300      	str	r3, [sp, #0]
 800965e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009662:	68f8      	ldr	r0, [r7, #12]
 8009664:	f002 f93a 	bl	800b8dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8009668:	697b      	ldr	r3, [r7, #20]
 800966a:	9300      	str	r3, [sp, #0]
 800966c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800966e:	2200      	movs	r2, #0
 8009670:	2104      	movs	r1, #4
 8009672:	68f8      	ldr	r0, [r7, #12]
 8009674:	f001 ff6f 	bl	800b556 <I2C_WaitOnFlagUntilTimeout>
 8009678:	4603      	mov	r3, r0
 800967a:	2b00      	cmp	r3, #0
 800967c:	d001      	beq.n	8009682 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800967e:	2301      	movs	r3, #1
 8009680:	e07c      	b.n	800977c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800968c:	b2d2      	uxtb	r2, r2
 800968e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009694:	1c5a      	adds	r2, r3, #1
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800969e:	3b01      	subs	r3, #1
 80096a0:	b29a      	uxth	r2, r3
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80096aa:	b29b      	uxth	r3, r3
 80096ac:	3b01      	subs	r3, #1
 80096ae:	b29a      	uxth	r2, r3
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80096b8:	b29b      	uxth	r3, r3
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d034      	beq.n	8009728 <HAL_I2C_Mem_Read+0x1d0>
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d130      	bne.n	8009728 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80096c6:	697b      	ldr	r3, [r7, #20]
 80096c8:	9300      	str	r3, [sp, #0]
 80096ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096cc:	2200      	movs	r2, #0
 80096ce:	2180      	movs	r1, #128	@ 0x80
 80096d0:	68f8      	ldr	r0, [r7, #12]
 80096d2:	f001 ff40 	bl	800b556 <I2C_WaitOnFlagUntilTimeout>
 80096d6:	4603      	mov	r3, r0
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d001      	beq.n	80096e0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80096dc:	2301      	movs	r3, #1
 80096de:	e04d      	b.n	800977c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80096e4:	b29b      	uxth	r3, r3
 80096e6:	2bff      	cmp	r3, #255	@ 0xff
 80096e8:	d90e      	bls.n	8009708 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	22ff      	movs	r2, #255	@ 0xff
 80096ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80096f4:	b2da      	uxtb	r2, r3
 80096f6:	8979      	ldrh	r1, [r7, #10]
 80096f8:	2300      	movs	r3, #0
 80096fa:	9300      	str	r3, [sp, #0]
 80096fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009700:	68f8      	ldr	r0, [r7, #12]
 8009702:	f002 f8eb 	bl	800b8dc <I2C_TransferConfig>
 8009706:	e00f      	b.n	8009728 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800970c:	b29a      	uxth	r2, r3
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009716:	b2da      	uxtb	r2, r3
 8009718:	8979      	ldrh	r1, [r7, #10]
 800971a:	2300      	movs	r3, #0
 800971c:	9300      	str	r3, [sp, #0]
 800971e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009722:	68f8      	ldr	r0, [r7, #12]
 8009724:	f002 f8da 	bl	800b8dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800972c:	b29b      	uxth	r3, r3
 800972e:	2b00      	cmp	r3, #0
 8009730:	d19a      	bne.n	8009668 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009732:	697a      	ldr	r2, [r7, #20]
 8009734:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009736:	68f8      	ldr	r0, [r7, #12]
 8009738:	f001 ffad 	bl	800b696 <I2C_WaitOnSTOPFlagUntilTimeout>
 800973c:	4603      	mov	r3, r0
 800973e:	2b00      	cmp	r3, #0
 8009740:	d001      	beq.n	8009746 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8009742:	2301      	movs	r3, #1
 8009744:	e01a      	b.n	800977c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	2220      	movs	r2, #32
 800974c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	6859      	ldr	r1, [r3, #4]
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	681a      	ldr	r2, [r3, #0]
 8009758:	4b0b      	ldr	r3, [pc, #44]	@ (8009788 <HAL_I2C_Mem_Read+0x230>)
 800975a:	400b      	ands	r3, r1
 800975c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	2220      	movs	r2, #32
 8009762:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	2200      	movs	r2, #0
 800976a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	2200      	movs	r2, #0
 8009772:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009776:	2300      	movs	r3, #0
 8009778:	e000      	b.n	800977c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800977a:	2302      	movs	r3, #2
  }
}
 800977c:	4618      	mov	r0, r3
 800977e:	3718      	adds	r7, #24
 8009780:	46bd      	mov	sp, r7
 8009782:	bd80      	pop	{r7, pc}
 8009784:	80002400 	.word	0x80002400
 8009788:	fe00e800 	.word	0xfe00e800

0800978c <HAL_I2C_Mem_Write_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800978c:	b580      	push	{r7, lr}
 800978e:	b086      	sub	sp, #24
 8009790:	af02      	add	r7, sp, #8
 8009792:	60f8      	str	r0, [r7, #12]
 8009794:	4608      	mov	r0, r1
 8009796:	4611      	mov	r1, r2
 8009798:	461a      	mov	r2, r3
 800979a:	4603      	mov	r3, r0
 800979c:	817b      	strh	r3, [r7, #10]
 800979e:	460b      	mov	r3, r1
 80097a0:	813b      	strh	r3, [r7, #8]
 80097a2:	4613      	mov	r3, r2
 80097a4:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80097ac:	b2db      	uxtb	r3, r3
 80097ae:	2b20      	cmp	r3, #32
 80097b0:	d16a      	bne.n	8009888 <HAL_I2C_Mem_Write_IT+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80097b2:	69bb      	ldr	r3, [r7, #24]
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d002      	beq.n	80097be <HAL_I2C_Mem_Write_IT+0x32>
 80097b8:	8bbb      	ldrh	r3, [r7, #28]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d105      	bne.n	80097ca <HAL_I2C_Mem_Write_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80097c4:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80097c6:	2301      	movs	r3, #1
 80097c8:	e05f      	b.n	800988a <HAL_I2C_Mem_Write_IT+0xfe>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	699b      	ldr	r3, [r3, #24]
 80097d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80097d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80097d8:	d101      	bne.n	80097de <HAL_I2C_Mem_Write_IT+0x52>
    {
      return HAL_BUSY;
 80097da:	2302      	movs	r3, #2
 80097dc:	e055      	b.n	800988a <HAL_I2C_Mem_Write_IT+0xfe>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80097e4:	2b01      	cmp	r3, #1
 80097e6:	d101      	bne.n	80097ec <HAL_I2C_Mem_Write_IT+0x60>
 80097e8:	2302      	movs	r3, #2
 80097ea:	e04e      	b.n	800988a <HAL_I2C_Mem_Write_IT+0xfe>
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	2201      	movs	r2, #1
 80097f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	2221      	movs	r2, #33	@ 0x21
 80097f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	2240      	movs	r2, #64	@ 0x40
 8009800:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	2200      	movs	r2, #0
 8009808:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->XferSize    = 0U;
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	2200      	movs	r2, #0
 800980e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->pBuffPtr    = pData;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	69ba      	ldr	r2, [r7, #24]
 8009814:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	8bba      	ldrh	r2, [r7, #28]
 800981a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	4a1d      	ldr	r2, [pc, #116]	@ (8009894 <HAL_I2C_Mem_Write_IT+0x108>)
 8009820:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_IT;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	4a1c      	ldr	r2, [pc, #112]	@ (8009898 <HAL_I2C_Mem_Write_IT+0x10c>)
 8009826:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 8009828:	897a      	ldrh	r2, [r7, #10]
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800982e:	88fb      	ldrh	r3, [r7, #6]
 8009830:	2b01      	cmp	r3, #1
 8009832:	d109      	bne.n	8009848 <HAL_I2C_Mem_Write_IT+0xbc>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009834:	893b      	ldrh	r3, [r7, #8]
 8009836:	b2da      	uxtb	r2, r3
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	f04f 32ff 	mov.w	r2, #4294967295
 8009844:	651a      	str	r2, [r3, #80]	@ 0x50
 8009846:	e00b      	b.n	8009860 <HAL_I2C_Mem_Write_IT+0xd4>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009848:	893b      	ldrh	r3, [r7, #8]
 800984a:	0a1b      	lsrs	r3, r3, #8
 800984c:	b29b      	uxth	r3, r3
 800984e:	b2da      	uxtb	r2, r3
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 8009856:	893b      	ldrh	r3, [r7, #8]
 8009858:	b2db      	uxtb	r3, r3
 800985a:	461a      	mov	r2, r3
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* Send Slave Address and Memory Address */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009860:	88fb      	ldrh	r3, [r7, #6]
 8009862:	b2da      	uxtb	r2, r3
 8009864:	8979      	ldrh	r1, [r7, #10]
 8009866:	4b0d      	ldr	r3, [pc, #52]	@ (800989c <HAL_I2C_Mem_Write_IT+0x110>)
 8009868:	9300      	str	r3, [sp, #0]
 800986a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800986e:	68f8      	ldr	r0, [r7, #12]
 8009870:	f002 f834 	bl	800b8dc <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	2200      	movs	r2, #0
 8009878:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800987c:	2101      	movs	r1, #1
 800987e:	68f8      	ldr	r0, [r7, #12]
 8009880:	f002 f85e 	bl	800b940 <I2C_Enable_IRQ>

    return HAL_OK;
 8009884:	2300      	movs	r3, #0
 8009886:	e000      	b.n	800988a <HAL_I2C_Mem_Write_IT+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8009888:	2302      	movs	r3, #2
  }
}
 800988a:	4618      	mov	r0, r3
 800988c:	3710      	adds	r7, #16
 800988e:	46bd      	mov	sp, r7
 8009890:	bd80      	pop	{r7, pc}
 8009892:	bf00      	nop
 8009894:	ffff0000 	.word	0xffff0000
 8009898:	08009c4d 	.word	0x08009c4d
 800989c:	80002000 	.word	0x80002000

080098a0 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b08a      	sub	sp, #40	@ 0x28
 80098a4:	af02      	add	r7, sp, #8
 80098a6:	60f8      	str	r0, [r7, #12]
 80098a8:	607a      	str	r2, [r7, #4]
 80098aa:	603b      	str	r3, [r7, #0]
 80098ac:	460b      	mov	r3, r1
 80098ae:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80098b0:	2300      	movs	r3, #0
 80098b2:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 80098b4:	2300      	movs	r3, #0
 80098b6:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80098be:	b2db      	uxtb	r3, r3
 80098c0:	2b20      	cmp	r3, #32
 80098c2:	f040 80e9 	bne.w	8009a98 <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	699b      	ldr	r3, [r3, #24]
 80098cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80098d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80098d4:	d101      	bne.n	80098da <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 80098d6:	2302      	movs	r3, #2
 80098d8:	e0df      	b.n	8009a9a <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80098e0:	2b01      	cmp	r3, #1
 80098e2:	d101      	bne.n	80098e8 <HAL_I2C_IsDeviceReady+0x48>
 80098e4:	2302      	movs	r3, #2
 80098e6:	e0d8      	b.n	8009a9a <HAL_I2C_IsDeviceReady+0x1fa>
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	2201      	movs	r2, #1
 80098ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	2224      	movs	r2, #36	@ 0x24
 80098f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	2200      	movs	r2, #0
 80098fc:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	68db      	ldr	r3, [r3, #12]
 8009902:	2b01      	cmp	r3, #1
 8009904:	d105      	bne.n	8009912 <HAL_I2C_IsDeviceReady+0x72>
 8009906:	897b      	ldrh	r3, [r7, #10]
 8009908:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800990c:	4b65      	ldr	r3, [pc, #404]	@ (8009aa4 <HAL_I2C_IsDeviceReady+0x204>)
 800990e:	4313      	orrs	r3, r2
 8009910:	e004      	b.n	800991c <HAL_I2C_IsDeviceReady+0x7c>
 8009912:	897b      	ldrh	r3, [r7, #10]
 8009914:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8009918:	4b63      	ldr	r3, [pc, #396]	@ (8009aa8 <HAL_I2C_IsDeviceReady+0x208>)
 800991a:	4313      	orrs	r3, r2
 800991c:	68fa      	ldr	r2, [r7, #12]
 800991e:	6812      	ldr	r2, [r2, #0]
 8009920:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8009922:	f7fc fb81 	bl	8006028 <HAL_GetTick>
 8009926:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	699b      	ldr	r3, [r3, #24]
 800992e:	f003 0320 	and.w	r3, r3, #32
 8009932:	2b20      	cmp	r3, #32
 8009934:	bf0c      	ite	eq
 8009936:	2301      	moveq	r3, #1
 8009938:	2300      	movne	r3, #0
 800993a:	b2db      	uxtb	r3, r3
 800993c:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	699b      	ldr	r3, [r3, #24]
 8009944:	f003 0310 	and.w	r3, r3, #16
 8009948:	2b10      	cmp	r3, #16
 800994a:	bf0c      	ite	eq
 800994c:	2301      	moveq	r3, #1
 800994e:	2300      	movne	r3, #0
 8009950:	b2db      	uxtb	r3, r3
 8009952:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8009954:	e034      	b.n	80099c0 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8009956:	683b      	ldr	r3, [r7, #0]
 8009958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800995c:	d01a      	beq.n	8009994 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800995e:	f7fc fb63 	bl	8006028 <HAL_GetTick>
 8009962:	4602      	mov	r2, r0
 8009964:	69bb      	ldr	r3, [r7, #24]
 8009966:	1ad3      	subs	r3, r2, r3
 8009968:	683a      	ldr	r2, [r7, #0]
 800996a:	429a      	cmp	r2, r3
 800996c:	d302      	bcc.n	8009974 <HAL_I2C_IsDeviceReady+0xd4>
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	2b00      	cmp	r3, #0
 8009972:	d10f      	bne.n	8009994 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	2220      	movs	r2, #32
 8009978:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009980:	f043 0220 	orr.w	r2, r3, #32
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	2200      	movs	r2, #0
 800998c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8009990:	2301      	movs	r3, #1
 8009992:	e082      	b.n	8009a9a <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	699b      	ldr	r3, [r3, #24]
 800999a:	f003 0320 	and.w	r3, r3, #32
 800999e:	2b20      	cmp	r3, #32
 80099a0:	bf0c      	ite	eq
 80099a2:	2301      	moveq	r3, #1
 80099a4:	2300      	movne	r3, #0
 80099a6:	b2db      	uxtb	r3, r3
 80099a8:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	699b      	ldr	r3, [r3, #24]
 80099b0:	f003 0310 	and.w	r3, r3, #16
 80099b4:	2b10      	cmp	r3, #16
 80099b6:	bf0c      	ite	eq
 80099b8:	2301      	moveq	r3, #1
 80099ba:	2300      	movne	r3, #0
 80099bc:	b2db      	uxtb	r3, r3
 80099be:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80099c0:	7fbb      	ldrb	r3, [r7, #30]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d102      	bne.n	80099cc <HAL_I2C_IsDeviceReady+0x12c>
 80099c6:	7f7b      	ldrb	r3, [r7, #29]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d0c4      	beq.n	8009956 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	699b      	ldr	r3, [r3, #24]
 80099d2:	f003 0310 	and.w	r3, r3, #16
 80099d6:	2b10      	cmp	r3, #16
 80099d8:	d027      	beq.n	8009a2a <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80099da:	69bb      	ldr	r3, [r7, #24]
 80099dc:	9300      	str	r3, [sp, #0]
 80099de:	683b      	ldr	r3, [r7, #0]
 80099e0:	2200      	movs	r2, #0
 80099e2:	2120      	movs	r1, #32
 80099e4:	68f8      	ldr	r0, [r7, #12]
 80099e6:	f001 fdb6 	bl	800b556 <I2C_WaitOnFlagUntilTimeout>
 80099ea:	4603      	mov	r3, r0
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d00e      	beq.n	8009a0e <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80099f4:	2b04      	cmp	r3, #4
 80099f6:	d107      	bne.n	8009a08 <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	2220      	movs	r2, #32
 80099fe:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	2200      	movs	r2, #0
 8009a04:	645a      	str	r2, [r3, #68]	@ 0x44
 8009a06:	e026      	b.n	8009a56 <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 8009a08:	2301      	movs	r3, #1
 8009a0a:	77fb      	strb	r3, [r7, #31]
 8009a0c:	e023      	b.n	8009a56 <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	2220      	movs	r2, #32
 8009a14:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	2220      	movs	r2, #32
 8009a1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	2200      	movs	r2, #0
 8009a22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 8009a26:	2300      	movs	r3, #0
 8009a28:	e037      	b.n	8009a9a <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	2210      	movs	r2, #16
 8009a30:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8009a32:	69bb      	ldr	r3, [r7, #24]
 8009a34:	9300      	str	r3, [sp, #0]
 8009a36:	683b      	ldr	r3, [r7, #0]
 8009a38:	2200      	movs	r2, #0
 8009a3a:	2120      	movs	r1, #32
 8009a3c:	68f8      	ldr	r0, [r7, #12]
 8009a3e:	f001 fd8a 	bl	800b556 <I2C_WaitOnFlagUntilTimeout>
 8009a42:	4603      	mov	r3, r0
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d002      	beq.n	8009a4e <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 8009a48:	2301      	movs	r3, #1
 8009a4a:	77fb      	strb	r3, [r7, #31]
 8009a4c:	e003      	b.n	8009a56 <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	2220      	movs	r2, #32
 8009a54:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8009a56:	697b      	ldr	r3, [r7, #20]
 8009a58:	3301      	adds	r3, #1
 8009a5a:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 8009a5c:	697b      	ldr	r3, [r7, #20]
 8009a5e:	687a      	ldr	r2, [r7, #4]
 8009a60:	429a      	cmp	r2, r3
 8009a62:	d904      	bls.n	8009a6e <HAL_I2C_IsDeviceReady+0x1ce>
 8009a64:	7ffb      	ldrb	r3, [r7, #31]
 8009a66:	2b01      	cmp	r3, #1
 8009a68:	d101      	bne.n	8009a6e <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 8009a6e:	697b      	ldr	r3, [r7, #20]
 8009a70:	687a      	ldr	r2, [r7, #4]
 8009a72:	429a      	cmp	r2, r3
 8009a74:	f63f af43 	bhi.w	80098fe <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	2220      	movs	r2, #32
 8009a7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a84:	f043 0220 	orr.w	r2, r3, #32
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	2200      	movs	r2, #0
 8009a90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8009a94:	2301      	movs	r3, #1
 8009a96:	e000      	b.n	8009a9a <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 8009a98:	2302      	movs	r3, #2
  }
}
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	3720      	adds	r7, #32
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	bd80      	pop	{r7, pc}
 8009aa2:	bf00      	nop
 8009aa4:	02002000 	.word	0x02002000
 8009aa8:	02002800 	.word	0x02002800

08009aac <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b084      	sub	sp, #16
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	699b      	ldr	r3, [r3, #24]
 8009aba:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d005      	beq.n	8009ad8 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ad0:	68ba      	ldr	r2, [r7, #8]
 8009ad2:	68f9      	ldr	r1, [r7, #12]
 8009ad4:	6878      	ldr	r0, [r7, #4]
 8009ad6:	4798      	blx	r3
  }
}
 8009ad8:	bf00      	nop
 8009ada:	3710      	adds	r7, #16
 8009adc:	46bd      	mov	sp, r7
 8009ade:	bd80      	pop	{r7, pc}

08009ae0 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b086      	sub	sp, #24
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	699b      	ldr	r3, [r3, #24]
 8009aee:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8009af8:	697b      	ldr	r3, [r7, #20]
 8009afa:	0a1b      	lsrs	r3, r3, #8
 8009afc:	f003 0301 	and.w	r3, r3, #1
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d010      	beq.n	8009b26 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8009b04:	693b      	ldr	r3, [r7, #16]
 8009b06:	09db      	lsrs	r3, r3, #7
 8009b08:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d00a      	beq.n	8009b26 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b14:	f043 0201 	orr.w	r2, r3, #1
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009b24:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8009b26:	697b      	ldr	r3, [r7, #20]
 8009b28:	0a9b      	lsrs	r3, r3, #10
 8009b2a:	f003 0301 	and.w	r3, r3, #1
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d010      	beq.n	8009b54 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8009b32:	693b      	ldr	r3, [r7, #16]
 8009b34:	09db      	lsrs	r3, r3, #7
 8009b36:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d00a      	beq.n	8009b54 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b42:	f043 0208 	orr.w	r2, r3, #8
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009b52:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8009b54:	697b      	ldr	r3, [r7, #20]
 8009b56:	0a5b      	lsrs	r3, r3, #9
 8009b58:	f003 0301 	and.w	r3, r3, #1
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d010      	beq.n	8009b82 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8009b60:	693b      	ldr	r3, [r7, #16]
 8009b62:	09db      	lsrs	r3, r3, #7
 8009b64:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d00a      	beq.n	8009b82 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b70:	f043 0202 	orr.w	r2, r3, #2
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009b80:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b86:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	f003 030b 	and.w	r3, r3, #11
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d003      	beq.n	8009b9a <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8009b92:	68f9      	ldr	r1, [r7, #12]
 8009b94:	6878      	ldr	r0, [r7, #4]
 8009b96:	f001 fb85 	bl	800b2a4 <I2C_ITError>
  }
}
 8009b9a:	bf00      	nop
 8009b9c:	3718      	adds	r7, #24
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	bd80      	pop	{r7, pc}

08009ba2 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009ba2:	b480      	push	{r7}
 8009ba4:	b083      	sub	sp, #12
 8009ba6:	af00      	add	r7, sp, #0
 8009ba8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8009baa:	bf00      	nop
 8009bac:	370c      	adds	r7, #12
 8009bae:	46bd      	mov	sp, r7
 8009bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb4:	4770      	bx	lr

08009bb6 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009bb6:	b480      	push	{r7}
 8009bb8:	b083      	sub	sp, #12
 8009bba:	af00      	add	r7, sp, #0
 8009bbc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8009bbe:	bf00      	nop
 8009bc0:	370c      	adds	r7, #12
 8009bc2:	46bd      	mov	sp, r7
 8009bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc8:	4770      	bx	lr

08009bca <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009bca:	b480      	push	{r7}
 8009bcc:	b083      	sub	sp, #12
 8009bce:	af00      	add	r7, sp, #0
 8009bd0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8009bd2:	bf00      	nop
 8009bd4:	370c      	adds	r7, #12
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bdc:	4770      	bx	lr

08009bde <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009bde:	b480      	push	{r7}
 8009be0:	b083      	sub	sp, #12
 8009be2:	af00      	add	r7, sp, #0
 8009be4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8009be6:	bf00      	nop
 8009be8:	370c      	adds	r7, #12
 8009bea:	46bd      	mov	sp, r7
 8009bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf0:	4770      	bx	lr

08009bf2 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8009bf2:	b480      	push	{r7}
 8009bf4:	b083      	sub	sp, #12
 8009bf6:	af00      	add	r7, sp, #0
 8009bf8:	6078      	str	r0, [r7, #4]
 8009bfa:	460b      	mov	r3, r1
 8009bfc:	70fb      	strb	r3, [r7, #3]
 8009bfe:	4613      	mov	r3, r2
 8009c00:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8009c02:	bf00      	nop
 8009c04:	370c      	adds	r7, #12
 8009c06:	46bd      	mov	sp, r7
 8009c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c0c:	4770      	bx	lr

08009c0e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009c0e:	b480      	push	{r7}
 8009c10:	b083      	sub	sp, #12
 8009c12:	af00      	add	r7, sp, #0
 8009c14:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8009c16:	bf00      	nop
 8009c18:	370c      	adds	r7, #12
 8009c1a:	46bd      	mov	sp, r7
 8009c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c20:	4770      	bx	lr

08009c22 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009c22:	b480      	push	{r7}
 8009c24:	b083      	sub	sp, #12
 8009c26:	af00      	add	r7, sp, #0
 8009c28:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8009c2a:	bf00      	nop
 8009c2c:	370c      	adds	r7, #12
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c34:	4770      	bx	lr

08009c36 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009c36:	b480      	push	{r7}
 8009c38:	b083      	sub	sp, #12
 8009c3a:	af00      	add	r7, sp, #0
 8009c3c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8009c3e:	bf00      	nop
 8009c40:	370c      	adds	r7, #12
 8009c42:	46bd      	mov	sp, r7
 8009c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c48:	4770      	bx	lr
	...

08009c4c <I2C_Mem_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                        uint32_t ITSources)
{
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	b088      	sub	sp, #32
 8009c50:	af02      	add	r7, sp, #8
 8009c52:	60f8      	str	r0, [r7, #12]
 8009c54:	60b9      	str	r1, [r7, #8]
 8009c56:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8009c58:	4b93      	ldr	r3, [pc, #588]	@ (8009ea8 <I2C_Mem_ISR_IT+0x25c>)
 8009c5a:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8009c5c:	68bb      	ldr	r3, [r7, #8]
 8009c5e:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009c66:	2b01      	cmp	r3, #1
 8009c68:	d101      	bne.n	8009c6e <I2C_Mem_ISR_IT+0x22>
 8009c6a:	2302      	movs	r3, #2
 8009c6c:	e118      	b.n	8009ea0 <I2C_Mem_ISR_IT+0x254>
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	2201      	movs	r2, #1
 8009c72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8009c76:	693b      	ldr	r3, [r7, #16]
 8009c78:	091b      	lsrs	r3, r3, #4
 8009c7a:	f003 0301 	and.w	r3, r3, #1
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d013      	beq.n	8009caa <I2C_Mem_ISR_IT+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	091b      	lsrs	r3, r3, #4
 8009c86:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d00d      	beq.n	8009caa <I2C_Mem_ISR_IT+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	2210      	movs	r2, #16
 8009c94:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c9a:	f043 0204 	orr.w	r2, r3, #4
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009ca2:	68f8      	ldr	r0, [r7, #12]
 8009ca4:	f001 fc15 	bl	800b4d2 <I2C_Flush_TXDR>
 8009ca8:	e0e5      	b.n	8009e76 <I2C_Mem_ISR_IT+0x22a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8009caa:	693b      	ldr	r3, [r7, #16]
 8009cac:	089b      	lsrs	r3, r3, #2
 8009cae:	f003 0301 	and.w	r3, r3, #1
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d023      	beq.n	8009cfe <I2C_Mem_ISR_IT+0xb2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	089b      	lsrs	r3, r3, #2
 8009cba:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d01d      	beq.n	8009cfe <I2C_Mem_ISR_IT+0xb2>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8009cc2:	693b      	ldr	r3, [r7, #16]
 8009cc4:	f023 0304 	bic.w	r3, r3, #4
 8009cc8:	613b      	str	r3, [r7, #16]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cd4:	b2d2      	uxtb	r2, r2
 8009cd6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cdc:	1c5a      	adds	r2, r3, #1
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ce6:	3b01      	subs	r3, #1
 8009ce8:	b29a      	uxth	r2, r3
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009cf2:	b29b      	uxth	r3, r3
 8009cf4:	3b01      	subs	r3, #1
 8009cf6:	b29a      	uxth	r2, r3
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8009cfc:	e0bb      	b.n	8009e76 <I2C_Mem_ISR_IT+0x22a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009cfe:	693b      	ldr	r3, [r7, #16]
 8009d00:	085b      	lsrs	r3, r3, #1
 8009d02:	f003 0301 	and.w	r3, r3, #1
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d02d      	beq.n	8009d66 <I2C_Mem_ISR_IT+0x11a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	085b      	lsrs	r3, r3, #1
 8009d0e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d027      	beq.n	8009d66 <I2C_Mem_ISR_IT+0x11a>
  {
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d1e:	d118      	bne.n	8009d52 <I2C_Mem_ISR_IT+0x106>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d24:	781a      	ldrb	r2, [r3, #0]
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d30:	1c5a      	adds	r2, r3, #1
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d3a:	3b01      	subs	r3, #1
 8009d3c:	b29a      	uxth	r2, r3
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d46:	b29b      	uxth	r3, r3
 8009d48:	3b01      	subs	r3, #1
 8009d4a:	b29a      	uxth	r2, r3
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8009d50:	e091      	b.n	8009e76 <I2C_Mem_ISR_IT+0x22a>
    }
    else
    {
      /* Write LSB part of Memory Address */
      hi2c->Instance->TXDR = hi2c->Memaddress;
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	68fa      	ldr	r2, [r7, #12]
 8009d58:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009d5a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	f04f 32ff 	mov.w	r2, #4294967295
 8009d62:	651a      	str	r2, [r3, #80]	@ 0x50
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8009d64:	e087      	b.n	8009e76 <I2C_Mem_ISR_IT+0x22a>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8009d66:	693b      	ldr	r3, [r7, #16]
 8009d68:	09db      	lsrs	r3, r3, #7
 8009d6a:	f003 0301 	and.w	r3, r3, #1
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d03d      	beq.n	8009dee <I2C_Mem_ISR_IT+0x1a2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	099b      	lsrs	r3, r3, #6
 8009d76:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d037      	beq.n	8009dee <I2C_Mem_ISR_IT+0x1a2>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d82:	b29b      	uxth	r3, r3
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d02c      	beq.n	8009de2 <I2C_Mem_ISR_IT+0x196>
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d128      	bne.n	8009de2 <I2C_Mem_ISR_IT+0x196>
    {
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d94:	b29b      	uxth	r3, r3
 8009d96:	2bff      	cmp	r3, #255	@ 0xff
 8009d98:	d910      	bls.n	8009dbc <I2C_Mem_ISR_IT+0x170>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	22ff      	movs	r2, #255	@ 0xff
 8009d9e:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009da4:	b299      	uxth	r1, r3
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009daa:	b2da      	uxtb	r2, r3
 8009dac:	2300      	movs	r3, #0
 8009dae:	9300      	str	r3, [sp, #0]
 8009db0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009db4:	68f8      	ldr	r0, [r7, #12]
 8009db6:	f001 fd91 	bl	800b8dc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009dba:	e017      	b.n	8009dec <I2C_Mem_ISR_IT+0x1a0>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009dc0:	b29a      	uxth	r2, r3
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009dca:	b299      	uxth	r1, r3
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009dd0:	b2da      	uxtb	r2, r3
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	9300      	str	r3, [sp, #0]
 8009dd6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009dda:	68f8      	ldr	r0, [r7, #12]
 8009ddc:	f001 fd7e 	bl	800b8dc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009de0:	e004      	b.n	8009dec <I2C_Mem_ISR_IT+0x1a0>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009de2:	2140      	movs	r1, #64	@ 0x40
 8009de4:	68f8      	ldr	r0, [r7, #12]
 8009de6:	f001 fa5d 	bl	800b2a4 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009dea:	e044      	b.n	8009e76 <I2C_Mem_ISR_IT+0x22a>
 8009dec:	e043      	b.n	8009e76 <I2C_Mem_ISR_IT+0x22a>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8009dee:	693b      	ldr	r3, [r7, #16]
 8009df0:	099b      	lsrs	r3, r3, #6
 8009df2:	f003 0301 	and.w	r3, r3, #1
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d03d      	beq.n	8009e76 <I2C_Mem_ISR_IT+0x22a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	099b      	lsrs	r3, r3, #6
 8009dfe:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d037      	beq.n	8009e76 <I2C_Mem_ISR_IT+0x22a>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009e06:	2101      	movs	r1, #1
 8009e08:	68f8      	ldr	r0, [r7, #12]
 8009e0a:	f001 fe1d 	bl	800ba48 <I2C_Disable_IRQ>

    /* Enable ERR, TC, STOP, NACK and RXI interrupts */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009e0e:	2102      	movs	r1, #2
 8009e10:	68f8      	ldr	r0, [r7, #12]
 8009e12:	f001 fd95 	bl	800b940 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009e1c:	b2db      	uxtb	r3, r3
 8009e1e:	2b22      	cmp	r3, #34	@ 0x22
 8009e20:	d101      	bne.n	8009e26 <I2C_Mem_ISR_IT+0x1da>
    {
      direction = I2C_GENERATE_START_READ;
 8009e22:	4b22      	ldr	r3, [pc, #136]	@ (8009eac <I2C_Mem_ISR_IT+0x260>)
 8009e24:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e2a:	b29b      	uxth	r3, r3
 8009e2c:	2bff      	cmp	r3, #255	@ 0xff
 8009e2e:	d910      	bls.n	8009e52 <I2C_Mem_ISR_IT+0x206>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	22ff      	movs	r2, #255	@ 0xff
 8009e34:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e3a:	b299      	uxth	r1, r3
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e40:	b2da      	uxtb	r2, r3
 8009e42:	697b      	ldr	r3, [r7, #20]
 8009e44:	9300      	str	r3, [sp, #0]
 8009e46:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009e4a:	68f8      	ldr	r0, [r7, #12]
 8009e4c:	f001 fd46 	bl	800b8dc <I2C_TransferConfig>
 8009e50:	e011      	b.n	8009e76 <I2C_Mem_ISR_IT+0x22a>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e56:	b29a      	uxth	r2, r3
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e60:	b299      	uxth	r1, r3
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e66:	b2da      	uxtb	r2, r3
 8009e68:	697b      	ldr	r3, [r7, #20]
 8009e6a:	9300      	str	r3, [sp, #0]
 8009e6c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009e70:	68f8      	ldr	r0, [r7, #12]
 8009e72:	f001 fd33 	bl	800b8dc <I2C_TransferConfig>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009e76:	693b      	ldr	r3, [r7, #16]
 8009e78:	095b      	lsrs	r3, r3, #5
 8009e7a:	f003 0301 	and.w	r3, r3, #1
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d009      	beq.n	8009e96 <I2C_Mem_ISR_IT+0x24a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	095b      	lsrs	r3, r3, #5
 8009e86:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d003      	beq.n	8009e96 <I2C_Mem_ISR_IT+0x24a>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8009e8e:	6939      	ldr	r1, [r7, #16]
 8009e90:	68f8      	ldr	r0, [r7, #12]
 8009e92:	f000 fe8d 	bl	800abb0 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	2200      	movs	r2, #0
 8009e9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009e9e:	2300      	movs	r3, #0
}
 8009ea0:	4618      	mov	r0, r3
 8009ea2:	3718      	adds	r7, #24
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	bd80      	pop	{r7, pc}
 8009ea8:	80002000 	.word	0x80002000
 8009eac:	80002400 	.word	0x80002400

08009eb0 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b086      	sub	sp, #24
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	60f8      	str	r0, [r7, #12]
 8009eb8:	60b9      	str	r1, [r7, #8]
 8009eba:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ec0:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8009ec2:	68bb      	ldr	r3, [r7, #8]
 8009ec4:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009ecc:	2b01      	cmp	r3, #1
 8009ece:	d101      	bne.n	8009ed4 <I2C_Slave_ISR_IT+0x24>
 8009ed0:	2302      	movs	r3, #2
 8009ed2:	e0ed      	b.n	800a0b0 <I2C_Slave_ISR_IT+0x200>
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	2201      	movs	r2, #1
 8009ed8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009edc:	693b      	ldr	r3, [r7, #16]
 8009ede:	095b      	lsrs	r3, r3, #5
 8009ee0:	f003 0301 	and.w	r3, r3, #1
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d00a      	beq.n	8009efe <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	095b      	lsrs	r3, r3, #5
 8009eec:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d004      	beq.n	8009efe <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8009ef4:	6939      	ldr	r1, [r7, #16]
 8009ef6:	68f8      	ldr	r0, [r7, #12]
 8009ef8:	f000 ff24 	bl	800ad44 <I2C_ITSlaveCplt>
 8009efc:	e0d3      	b.n	800a0a6 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8009efe:	693b      	ldr	r3, [r7, #16]
 8009f00:	091b      	lsrs	r3, r3, #4
 8009f02:	f003 0301 	and.w	r3, r3, #1
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d04d      	beq.n	8009fa6 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	091b      	lsrs	r3, r3, #4
 8009f0e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d047      	beq.n	8009fa6 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009f1a:	b29b      	uxth	r3, r3
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d128      	bne.n	8009f72 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009f26:	b2db      	uxtb	r3, r3
 8009f28:	2b28      	cmp	r3, #40	@ 0x28
 8009f2a:	d108      	bne.n	8009f3e <I2C_Slave_ISR_IT+0x8e>
 8009f2c:	697b      	ldr	r3, [r7, #20]
 8009f2e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009f32:	d104      	bne.n	8009f3e <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8009f34:	6939      	ldr	r1, [r7, #16]
 8009f36:	68f8      	ldr	r0, [r7, #12]
 8009f38:	f001 f95e 	bl	800b1f8 <I2C_ITListenCplt>
 8009f3c:	e032      	b.n	8009fa4 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009f44:	b2db      	uxtb	r3, r3
 8009f46:	2b29      	cmp	r3, #41	@ 0x29
 8009f48:	d10e      	bne.n	8009f68 <I2C_Slave_ISR_IT+0xb8>
 8009f4a:	697b      	ldr	r3, [r7, #20]
 8009f4c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009f50:	d00a      	beq.n	8009f68 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	2210      	movs	r2, #16
 8009f58:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8009f5a:	68f8      	ldr	r0, [r7, #12]
 8009f5c:	f001 fab9 	bl	800b4d2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8009f60:	68f8      	ldr	r0, [r7, #12]
 8009f62:	f000 fdc6 	bl	800aaf2 <I2C_ITSlaveSeqCplt>
 8009f66:	e01d      	b.n	8009fa4 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	2210      	movs	r2, #16
 8009f6e:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8009f70:	e096      	b.n	800a0a0 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	2210      	movs	r2, #16
 8009f78:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f7e:	f043 0204 	orr.w	r2, r3, #4
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8009f86:	697b      	ldr	r3, [r7, #20]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d004      	beq.n	8009f96 <I2C_Slave_ISR_IT+0xe6>
 8009f8c:	697b      	ldr	r3, [r7, #20]
 8009f8e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009f92:	f040 8085 	bne.w	800a0a0 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f9a:	4619      	mov	r1, r3
 8009f9c:	68f8      	ldr	r0, [r7, #12]
 8009f9e:	f001 f981 	bl	800b2a4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8009fa2:	e07d      	b.n	800a0a0 <I2C_Slave_ISR_IT+0x1f0>
 8009fa4:	e07c      	b.n	800a0a0 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8009fa6:	693b      	ldr	r3, [r7, #16]
 8009fa8:	089b      	lsrs	r3, r3, #2
 8009faa:	f003 0301 	and.w	r3, r3, #1
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d030      	beq.n	800a014 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	089b      	lsrs	r3, r3, #2
 8009fb6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d02a      	beq.n	800a014 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009fc2:	b29b      	uxth	r3, r3
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d018      	beq.n	8009ffa <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fd2:	b2d2      	uxtb	r2, r2
 8009fd4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fda:	1c5a      	adds	r2, r3, #1
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009fe4:	3b01      	subs	r3, #1
 8009fe6:	b29a      	uxth	r2, r3
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ff0:	b29b      	uxth	r3, r3
 8009ff2:	3b01      	subs	r3, #1
 8009ff4:	b29a      	uxth	r2, r3
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ffe:	b29b      	uxth	r3, r3
 800a000:	2b00      	cmp	r3, #0
 800a002:	d14f      	bne.n	800a0a4 <I2C_Slave_ISR_IT+0x1f4>
 800a004:	697b      	ldr	r3, [r7, #20]
 800a006:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a00a:	d04b      	beq.n	800a0a4 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800a00c:	68f8      	ldr	r0, [r7, #12]
 800a00e:	f000 fd70 	bl	800aaf2 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800a012:	e047      	b.n	800a0a4 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800a014:	693b      	ldr	r3, [r7, #16]
 800a016:	08db      	lsrs	r3, r3, #3
 800a018:	f003 0301 	and.w	r3, r3, #1
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d00a      	beq.n	800a036 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	08db      	lsrs	r3, r3, #3
 800a024:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d004      	beq.n	800a036 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800a02c:	6939      	ldr	r1, [r7, #16]
 800a02e:	68f8      	ldr	r0, [r7, #12]
 800a030:	f000 fc9e 	bl	800a970 <I2C_ITAddrCplt>
 800a034:	e037      	b.n	800a0a6 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800a036:	693b      	ldr	r3, [r7, #16]
 800a038:	085b      	lsrs	r3, r3, #1
 800a03a:	f003 0301 	and.w	r3, r3, #1
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d031      	beq.n	800a0a6 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	085b      	lsrs	r3, r3, #1
 800a046:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d02b      	beq.n	800a0a6 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a052:	b29b      	uxth	r3, r3
 800a054:	2b00      	cmp	r3, #0
 800a056:	d018      	beq.n	800a08a <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a05c:	781a      	ldrb	r2, [r3, #0]
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a068:	1c5a      	adds	r2, r3, #1
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a072:	b29b      	uxth	r3, r3
 800a074:	3b01      	subs	r3, #1
 800a076:	b29a      	uxth	r2, r3
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a080:	3b01      	subs	r3, #1
 800a082:	b29a      	uxth	r2, r3
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	851a      	strh	r2, [r3, #40]	@ 0x28
 800a088:	e00d      	b.n	800a0a6 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800a08a:	697b      	ldr	r3, [r7, #20]
 800a08c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a090:	d002      	beq.n	800a098 <I2C_Slave_ISR_IT+0x1e8>
 800a092:	697b      	ldr	r3, [r7, #20]
 800a094:	2b00      	cmp	r3, #0
 800a096:	d106      	bne.n	800a0a6 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800a098:	68f8      	ldr	r0, [r7, #12]
 800a09a:	f000 fd2a 	bl	800aaf2 <I2C_ITSlaveSeqCplt>
 800a09e:	e002      	b.n	800a0a6 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 800a0a0:	bf00      	nop
 800a0a2:	e000      	b.n	800a0a6 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 800a0a4:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	2200      	movs	r2, #0
 800a0aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a0ae:	2300      	movs	r3, #0
}
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	3718      	adds	r7, #24
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	bd80      	pop	{r7, pc}

0800a0b8 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b088      	sub	sp, #32
 800a0bc:	af02      	add	r7, sp, #8
 800a0be:	60f8      	str	r0, [r7, #12]
 800a0c0:	60b9      	str	r1, [r7, #8]
 800a0c2:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a0ca:	2b01      	cmp	r3, #1
 800a0cc:	d101      	bne.n	800a0d2 <I2C_Master_ISR_DMA+0x1a>
 800a0ce:	2302      	movs	r3, #2
 800a0d0:	e0e1      	b.n	800a296 <I2C_Master_ISR_DMA+0x1de>
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	2201      	movs	r2, #1
 800a0d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800a0da:	68bb      	ldr	r3, [r7, #8]
 800a0dc:	091b      	lsrs	r3, r3, #4
 800a0de:	f003 0301 	and.w	r3, r3, #1
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d017      	beq.n	800a116 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	091b      	lsrs	r3, r3, #4
 800a0ea:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d011      	beq.n	800a116 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	2210      	movs	r2, #16
 800a0f8:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a0fe:	f043 0204 	orr.w	r2, r3, #4
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800a106:	2120      	movs	r1, #32
 800a108:	68f8      	ldr	r0, [r7, #12]
 800a10a:	f001 fc19 	bl	800b940 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a10e:	68f8      	ldr	r0, [r7, #12]
 800a110:	f001 f9df 	bl	800b4d2 <I2C_Flush_TXDR>
 800a114:	e0ba      	b.n	800a28c <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800a116:	68bb      	ldr	r3, [r7, #8]
 800a118:	09db      	lsrs	r3, r3, #7
 800a11a:	f003 0301 	and.w	r3, r3, #1
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d072      	beq.n	800a208 <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	099b      	lsrs	r3, r3, #6
 800a126:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d06c      	beq.n	800a208 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	681a      	ldr	r2, [r3, #0]
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a13c:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a142:	b29b      	uxth	r3, r3
 800a144:	2b00      	cmp	r3, #0
 800a146:	d04e      	beq.n	800a1e6 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	685b      	ldr	r3, [r3, #4]
 800a14e:	b29b      	uxth	r3, r3
 800a150:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a154:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a15a:	b29b      	uxth	r3, r3
 800a15c:	2bff      	cmp	r3, #255	@ 0xff
 800a15e:	d906      	bls.n	800a16e <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	22ff      	movs	r2, #255	@ 0xff
 800a164:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 800a166:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a16a:	617b      	str	r3, [r7, #20]
 800a16c:	e010      	b.n	800a190 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a172:	b29a      	uxth	r2, r3
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a17c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a180:	d003      	beq.n	800a18a <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a186:	617b      	str	r3, [r7, #20]
 800a188:	e002      	b.n	800a190 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 800a18a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a18e:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a194:	b2da      	uxtb	r2, r3
 800a196:	8a79      	ldrh	r1, [r7, #18]
 800a198:	2300      	movs	r3, #0
 800a19a:	9300      	str	r3, [sp, #0]
 800a19c:	697b      	ldr	r3, [r7, #20]
 800a19e:	68f8      	ldr	r0, [r7, #12]
 800a1a0:	f001 fb9c 	bl	800b8dc <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a1a8:	b29a      	uxth	r2, r3
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a1ae:	1ad3      	subs	r3, r2, r3
 800a1b0:	b29a      	uxth	r2, r3
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a1bc:	b2db      	uxtb	r3, r3
 800a1be:	2b22      	cmp	r3, #34	@ 0x22
 800a1c0:	d108      	bne.n	800a1d4 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	681a      	ldr	r2, [r3, #0]
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a1d0:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800a1d2:	e05b      	b.n	800a28c <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	681a      	ldr	r2, [r3, #0]
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a1e2:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800a1e4:	e052      	b.n	800a28c <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	685b      	ldr	r3, [r3, #4]
 800a1ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a1f0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a1f4:	d003      	beq.n	800a1fe <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800a1f6:	68f8      	ldr	r0, [r7, #12]
 800a1f8:	f000 fc3e 	bl	800aa78 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 800a1fc:	e046      	b.n	800a28c <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800a1fe:	2140      	movs	r1, #64	@ 0x40
 800a200:	68f8      	ldr	r0, [r7, #12]
 800a202:	f001 f84f 	bl	800b2a4 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800a206:	e041      	b.n	800a28c <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800a208:	68bb      	ldr	r3, [r7, #8]
 800a20a:	099b      	lsrs	r3, r3, #6
 800a20c:	f003 0301 	and.w	r3, r3, #1
 800a210:	2b00      	cmp	r3, #0
 800a212:	d029      	beq.n	800a268 <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	099b      	lsrs	r3, r3, #6
 800a218:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d023      	beq.n	800a268 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a224:	b29b      	uxth	r3, r3
 800a226:	2b00      	cmp	r3, #0
 800a228:	d119      	bne.n	800a25e <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	685b      	ldr	r3, [r3, #4]
 800a230:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a234:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a238:	d027      	beq.n	800a28a <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a23e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a242:	d108      	bne.n	800a256 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	685a      	ldr	r2, [r3, #4]
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a252:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 800a254:	e019      	b.n	800a28a <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800a256:	68f8      	ldr	r0, [r7, #12]
 800a258:	f000 fc0e 	bl	800aa78 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800a25c:	e015      	b.n	800a28a <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800a25e:	2140      	movs	r1, #64	@ 0x40
 800a260:	68f8      	ldr	r0, [r7, #12]
 800a262:	f001 f81f 	bl	800b2a4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800a266:	e010      	b.n	800a28a <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a268:	68bb      	ldr	r3, [r7, #8]
 800a26a:	095b      	lsrs	r3, r3, #5
 800a26c:	f003 0301 	and.w	r3, r3, #1
 800a270:	2b00      	cmp	r3, #0
 800a272:	d00b      	beq.n	800a28c <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	095b      	lsrs	r3, r3, #5
 800a278:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d005      	beq.n	800a28c <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800a280:	68b9      	ldr	r1, [r7, #8]
 800a282:	68f8      	ldr	r0, [r7, #12]
 800a284:	f000 fc94 	bl	800abb0 <I2C_ITMasterCplt>
 800a288:	e000      	b.n	800a28c <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 800a28a:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	2200      	movs	r2, #0
 800a290:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a294:	2300      	movs	r3, #0
}
 800a296:	4618      	mov	r0, r3
 800a298:	3718      	adds	r7, #24
 800a29a:	46bd      	mov	sp, r7
 800a29c:	bd80      	pop	{r7, pc}
	...

0800a2a0 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b088      	sub	sp, #32
 800a2a4:	af02      	add	r7, sp, #8
 800a2a6:	60f8      	str	r0, [r7, #12]
 800a2a8:	60b9      	str	r1, [r7, #8]
 800a2aa:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 800a2ac:	4b92      	ldr	r3, [pc, #584]	@ (800a4f8 <I2C_Mem_ISR_DMA+0x258>)
 800a2ae:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a2b6:	2b01      	cmp	r3, #1
 800a2b8:	d101      	bne.n	800a2be <I2C_Mem_ISR_DMA+0x1e>
 800a2ba:	2302      	movs	r3, #2
 800a2bc:	e118      	b.n	800a4f0 <I2C_Mem_ISR_DMA+0x250>
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	2201      	movs	r2, #1
 800a2c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800a2c6:	68bb      	ldr	r3, [r7, #8]
 800a2c8:	091b      	lsrs	r3, r3, #4
 800a2ca:	f003 0301 	and.w	r3, r3, #1
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d017      	beq.n	800a302 <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	091b      	lsrs	r3, r3, #4
 800a2d6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d011      	beq.n	800a302 <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	2210      	movs	r2, #16
 800a2e4:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a2ea:	f043 0204 	orr.w	r2, r3, #4
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800a2f2:	2120      	movs	r1, #32
 800a2f4:	68f8      	ldr	r0, [r7, #12]
 800a2f6:	f001 fb23 	bl	800b940 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a2fa:	68f8      	ldr	r0, [r7, #12]
 800a2fc:	f001 f8e9 	bl	800b4d2 <I2C_Flush_TXDR>
 800a300:	e0f1      	b.n	800a4e6 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800a302:	68bb      	ldr	r3, [r7, #8]
 800a304:	085b      	lsrs	r3, r3, #1
 800a306:	f003 0301 	and.w	r3, r3, #1
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d00f      	beq.n	800a32e <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	085b      	lsrs	r3, r3, #1
 800a312:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800a316:	2b00      	cmp	r3, #0
 800a318:	d009      	beq.n	800a32e <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	68fa      	ldr	r2, [r7, #12]
 800a320:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a322:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	f04f 32ff 	mov.w	r2, #4294967295
 800a32a:	651a      	str	r2, [r3, #80]	@ 0x50
 800a32c:	e0db      	b.n	800a4e6 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800a32e:	68bb      	ldr	r3, [r7, #8]
 800a330:	09db      	lsrs	r3, r3, #7
 800a332:	f003 0301 	and.w	r3, r3, #1
 800a336:	2b00      	cmp	r3, #0
 800a338:	d060      	beq.n	800a3fc <I2C_Mem_ISR_DMA+0x15c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	099b      	lsrs	r3, r3, #6
 800a33e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800a342:	2b00      	cmp	r3, #0
 800a344:	d05a      	beq.n	800a3fc <I2C_Mem_ISR_DMA+0x15c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a346:	2101      	movs	r1, #1
 800a348:	68f8      	ldr	r0, [r7, #12]
 800a34a:	f001 fb7d 	bl	800ba48 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800a34e:	2110      	movs	r1, #16
 800a350:	68f8      	ldr	r0, [r7, #12]
 800a352:	f001 faf5 	bl	800b940 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a35a:	b29b      	uxth	r3, r3
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d048      	beq.n	800a3f2 <I2C_Mem_ISR_DMA+0x152>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a364:	b29b      	uxth	r3, r3
 800a366:	2bff      	cmp	r3, #255	@ 0xff
 800a368:	d910      	bls.n	800a38c <I2C_Mem_ISR_DMA+0xec>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	22ff      	movs	r2, #255	@ 0xff
 800a36e:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a374:	b299      	uxth	r1, r3
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a37a:	b2da      	uxtb	r2, r3
 800a37c:	2300      	movs	r3, #0
 800a37e:	9300      	str	r3, [sp, #0]
 800a380:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a384:	68f8      	ldr	r0, [r7, #12]
 800a386:	f001 faa9 	bl	800b8dc <I2C_TransferConfig>
 800a38a:	e011      	b.n	800a3b0 <I2C_Mem_ISR_DMA+0x110>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a390:	b29a      	uxth	r2, r3
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a39a:	b299      	uxth	r1, r3
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a3a0:	b2da      	uxtb	r2, r3
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	9300      	str	r3, [sp, #0]
 800a3a6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a3aa:	68f8      	ldr	r0, [r7, #12]
 800a3ac:	f001 fa96 	bl	800b8dc <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a3b4:	b29a      	uxth	r2, r3
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a3ba:	1ad3      	subs	r3, r2, r3
 800a3bc:	b29a      	uxth	r2, r3
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a3c8:	b2db      	uxtb	r3, r3
 800a3ca:	2b22      	cmp	r3, #34	@ 0x22
 800a3cc:	d108      	bne.n	800a3e0 <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	681a      	ldr	r2, [r3, #0]
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a3dc:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800a3de:	e082      	b.n	800a4e6 <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	681a      	ldr	r2, [r3, #0]
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a3ee:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800a3f0:	e079      	b.n	800a4e6 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800a3f2:	2140      	movs	r1, #64	@ 0x40
 800a3f4:	68f8      	ldr	r0, [r7, #12]
 800a3f6:	f000 ff55 	bl	800b2a4 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800a3fa:	e074      	b.n	800a4e6 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800a3fc:	68bb      	ldr	r3, [r7, #8]
 800a3fe:	099b      	lsrs	r3, r3, #6
 800a400:	f003 0301 	and.w	r3, r3, #1
 800a404:	2b00      	cmp	r3, #0
 800a406:	d05e      	beq.n	800a4c6 <I2C_Mem_ISR_DMA+0x226>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	099b      	lsrs	r3, r3, #6
 800a40c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800a410:	2b00      	cmp	r3, #0
 800a412:	d058      	beq.n	800a4c6 <I2C_Mem_ISR_DMA+0x226>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a414:	2101      	movs	r1, #1
 800a416:	68f8      	ldr	r0, [r7, #12]
 800a418:	f001 fb16 	bl	800ba48 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800a41c:	2110      	movs	r1, #16
 800a41e:	68f8      	ldr	r0, [r7, #12]
 800a420:	f001 fa8e 	bl	800b940 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a42a:	b2db      	uxtb	r3, r3
 800a42c:	2b22      	cmp	r3, #34	@ 0x22
 800a42e:	d101      	bne.n	800a434 <I2C_Mem_ISR_DMA+0x194>
    {
      direction = I2C_GENERATE_START_READ;
 800a430:	4b32      	ldr	r3, [pc, #200]	@ (800a4fc <I2C_Mem_ISR_DMA+0x25c>)
 800a432:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a438:	b29b      	uxth	r3, r3
 800a43a:	2bff      	cmp	r3, #255	@ 0xff
 800a43c:	d910      	bls.n	800a460 <I2C_Mem_ISR_DMA+0x1c0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	22ff      	movs	r2, #255	@ 0xff
 800a442:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a448:	b299      	uxth	r1, r3
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a44e:	b2da      	uxtb	r2, r3
 800a450:	697b      	ldr	r3, [r7, #20]
 800a452:	9300      	str	r3, [sp, #0]
 800a454:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a458:	68f8      	ldr	r0, [r7, #12]
 800a45a:	f001 fa3f 	bl	800b8dc <I2C_TransferConfig>
 800a45e:	e011      	b.n	800a484 <I2C_Mem_ISR_DMA+0x1e4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a464:	b29a      	uxth	r2, r3
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a46e:	b299      	uxth	r1, r3
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a474:	b2da      	uxtb	r2, r3
 800a476:	697b      	ldr	r3, [r7, #20]
 800a478:	9300      	str	r3, [sp, #0]
 800a47a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a47e:	68f8      	ldr	r0, [r7, #12]
 800a480:	f001 fa2c 	bl	800b8dc <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a488:	b29a      	uxth	r2, r3
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a48e:	1ad3      	subs	r3, r2, r3
 800a490:	b29a      	uxth	r2, r3
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a49c:	b2db      	uxtb	r3, r3
 800a49e:	2b22      	cmp	r3, #34	@ 0x22
 800a4a0:	d108      	bne.n	800a4b4 <I2C_Mem_ISR_DMA+0x214>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	681a      	ldr	r2, [r3, #0]
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a4b0:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a4b2:	e018      	b.n	800a4e6 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	681a      	ldr	r2, [r3, #0]
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a4c2:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a4c4:	e00f      	b.n	800a4e6 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a4c6:	68bb      	ldr	r3, [r7, #8]
 800a4c8:	095b      	lsrs	r3, r3, #5
 800a4ca:	f003 0301 	and.w	r3, r3, #1
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d009      	beq.n	800a4e6 <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	095b      	lsrs	r3, r3, #5
 800a4d6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d003      	beq.n	800a4e6 <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800a4de:	68b9      	ldr	r1, [r7, #8]
 800a4e0:	68f8      	ldr	r0, [r7, #12]
 800a4e2:	f000 fb65 	bl	800abb0 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a4ee:	2300      	movs	r3, #0
}
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	3718      	adds	r7, #24
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	bd80      	pop	{r7, pc}
 800a4f8:	80002000 	.word	0x80002000
 800a4fc:	80002400 	.word	0x80002400

0800a500 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800a500:	b580      	push	{r7, lr}
 800a502:	b088      	sub	sp, #32
 800a504:	af00      	add	r7, sp, #0
 800a506:	60f8      	str	r0, [r7, #12]
 800a508:	60b9      	str	r1, [r7, #8]
 800a50a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a510:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800a512:	2300      	movs	r3, #0
 800a514:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a51c:	2b01      	cmp	r3, #1
 800a51e:	d101      	bne.n	800a524 <I2C_Slave_ISR_DMA+0x24>
 800a520:	2302      	movs	r3, #2
 800a522:	e1cc      	b.n	800a8be <I2C_Slave_ISR_DMA+0x3be>
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	2201      	movs	r2, #1
 800a528:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a52c:	68bb      	ldr	r3, [r7, #8]
 800a52e:	095b      	lsrs	r3, r3, #5
 800a530:	f003 0301 	and.w	r3, r3, #1
 800a534:	2b00      	cmp	r3, #0
 800a536:	d00a      	beq.n	800a54e <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	095b      	lsrs	r3, r3, #5
 800a53c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a540:	2b00      	cmp	r3, #0
 800a542:	d004      	beq.n	800a54e <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800a544:	68b9      	ldr	r1, [r7, #8]
 800a546:	68f8      	ldr	r0, [r7, #12]
 800a548:	f000 fbfc 	bl	800ad44 <I2C_ITSlaveCplt>
 800a54c:	e1b2      	b.n	800a8b4 <I2C_Slave_ISR_DMA+0x3b4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800a54e:	68bb      	ldr	r3, [r7, #8]
 800a550:	091b      	lsrs	r3, r3, #4
 800a552:	f003 0301 	and.w	r3, r3, #1
 800a556:	2b00      	cmp	r3, #0
 800a558:	f000 819c 	beq.w	800a894 <I2C_Slave_ISR_DMA+0x394>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	091b      	lsrs	r3, r3, #4
 800a560:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800a564:	2b00      	cmp	r3, #0
 800a566:	f000 8195 	beq.w	800a894 <I2C_Slave_ISR_DMA+0x394>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	0b9b      	lsrs	r3, r3, #14
 800a56e:	f003 0301 	and.w	r3, r3, #1
 800a572:	2b00      	cmp	r3, #0
 800a574:	d106      	bne.n	800a584 <I2C_Slave_ISR_DMA+0x84>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	0bdb      	lsrs	r3, r3, #15
 800a57a:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800a57e:	2b00      	cmp	r3, #0
 800a580:	f000 8181 	beq.w	800a886 <I2C_Slave_ISR_DMA+0x386>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d07c      	beq.n	800a686 <I2C_Slave_ISR_DMA+0x186>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	0bdb      	lsrs	r3, r3, #15
 800a590:	f003 0301 	and.w	r3, r3, #1
 800a594:	2b00      	cmp	r3, #0
 800a596:	d076      	beq.n	800a686 <I2C_Slave_ISR_DMA+0x186>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	4a75      	ldr	r2, [pc, #468]	@ (800a774 <I2C_Slave_ISR_DMA+0x274>)
 800a5a0:	4293      	cmp	r3, r2
 800a5a2:	d059      	beq.n	800a658 <I2C_Slave_ISR_DMA+0x158>
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	4a73      	ldr	r2, [pc, #460]	@ (800a778 <I2C_Slave_ISR_DMA+0x278>)
 800a5ac:	4293      	cmp	r3, r2
 800a5ae:	d053      	beq.n	800a658 <I2C_Slave_ISR_DMA+0x158>
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	4a71      	ldr	r2, [pc, #452]	@ (800a77c <I2C_Slave_ISR_DMA+0x27c>)
 800a5b8:	4293      	cmp	r3, r2
 800a5ba:	d04d      	beq.n	800a658 <I2C_Slave_ISR_DMA+0x158>
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	4a6f      	ldr	r2, [pc, #444]	@ (800a780 <I2C_Slave_ISR_DMA+0x280>)
 800a5c4:	4293      	cmp	r3, r2
 800a5c6:	d047      	beq.n	800a658 <I2C_Slave_ISR_DMA+0x158>
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	4a6d      	ldr	r2, [pc, #436]	@ (800a784 <I2C_Slave_ISR_DMA+0x284>)
 800a5d0:	4293      	cmp	r3, r2
 800a5d2:	d041      	beq.n	800a658 <I2C_Slave_ISR_DMA+0x158>
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	4a6b      	ldr	r2, [pc, #428]	@ (800a788 <I2C_Slave_ISR_DMA+0x288>)
 800a5dc:	4293      	cmp	r3, r2
 800a5de:	d03b      	beq.n	800a658 <I2C_Slave_ISR_DMA+0x158>
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	4a69      	ldr	r2, [pc, #420]	@ (800a78c <I2C_Slave_ISR_DMA+0x28c>)
 800a5e8:	4293      	cmp	r3, r2
 800a5ea:	d035      	beq.n	800a658 <I2C_Slave_ISR_DMA+0x158>
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	4a67      	ldr	r2, [pc, #412]	@ (800a790 <I2C_Slave_ISR_DMA+0x290>)
 800a5f4:	4293      	cmp	r3, r2
 800a5f6:	d02f      	beq.n	800a658 <I2C_Slave_ISR_DMA+0x158>
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	4a65      	ldr	r2, [pc, #404]	@ (800a794 <I2C_Slave_ISR_DMA+0x294>)
 800a600:	4293      	cmp	r3, r2
 800a602:	d029      	beq.n	800a658 <I2C_Slave_ISR_DMA+0x158>
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	4a63      	ldr	r2, [pc, #396]	@ (800a798 <I2C_Slave_ISR_DMA+0x298>)
 800a60c:	4293      	cmp	r3, r2
 800a60e:	d023      	beq.n	800a658 <I2C_Slave_ISR_DMA+0x158>
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	4a61      	ldr	r2, [pc, #388]	@ (800a79c <I2C_Slave_ISR_DMA+0x29c>)
 800a618:	4293      	cmp	r3, r2
 800a61a:	d01d      	beq.n	800a658 <I2C_Slave_ISR_DMA+0x158>
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	4a5f      	ldr	r2, [pc, #380]	@ (800a7a0 <I2C_Slave_ISR_DMA+0x2a0>)
 800a624:	4293      	cmp	r3, r2
 800a626:	d017      	beq.n	800a658 <I2C_Slave_ISR_DMA+0x158>
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	4a5d      	ldr	r2, [pc, #372]	@ (800a7a4 <I2C_Slave_ISR_DMA+0x2a4>)
 800a630:	4293      	cmp	r3, r2
 800a632:	d011      	beq.n	800a658 <I2C_Slave_ISR_DMA+0x158>
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	4a5b      	ldr	r2, [pc, #364]	@ (800a7a8 <I2C_Slave_ISR_DMA+0x2a8>)
 800a63c:	4293      	cmp	r3, r2
 800a63e:	d00b      	beq.n	800a658 <I2C_Slave_ISR_DMA+0x158>
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	4a59      	ldr	r2, [pc, #356]	@ (800a7ac <I2C_Slave_ISR_DMA+0x2ac>)
 800a648:	4293      	cmp	r3, r2
 800a64a:	d005      	beq.n	800a658 <I2C_Slave_ISR_DMA+0x158>
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	4a57      	ldr	r2, [pc, #348]	@ (800a7b0 <I2C_Slave_ISR_DMA+0x2b0>)
 800a654:	4293      	cmp	r3, r2
 800a656:	d109      	bne.n	800a66c <I2C_Slave_ISR_DMA+0x16c>
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	685b      	ldr	r3, [r3, #4]
 800a660:	2b00      	cmp	r3, #0
 800a662:	bf0c      	ite	eq
 800a664:	2301      	moveq	r3, #1
 800a666:	2300      	movne	r3, #0
 800a668:	b2db      	uxtb	r3, r3
 800a66a:	e008      	b.n	800a67e <I2C_Slave_ISR_DMA+0x17e>
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	685b      	ldr	r3, [r3, #4]
 800a674:	2b00      	cmp	r3, #0
 800a676:	bf0c      	ite	eq
 800a678:	2301      	moveq	r3, #1
 800a67a:	2300      	movne	r3, #0
 800a67c:	b2db      	uxtb	r3, r3
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d001      	beq.n	800a686 <I2C_Slave_ISR_DMA+0x186>
          {
            treatdmanack = 1U;
 800a682:	2301      	movs	r3, #1
 800a684:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	f000 809f 	beq.w	800a7ce <I2C_Slave_ISR_DMA+0x2ce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	0b9b      	lsrs	r3, r3, #14
 800a694:	f003 0301 	and.w	r3, r3, #1
 800a698:	2b00      	cmp	r3, #0
 800a69a:	f000 8098 	beq.w	800a7ce <I2C_Slave_ISR_DMA+0x2ce>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	4a33      	ldr	r2, [pc, #204]	@ (800a774 <I2C_Slave_ISR_DMA+0x274>)
 800a6a6:	4293      	cmp	r3, r2
 800a6a8:	d059      	beq.n	800a75e <I2C_Slave_ISR_DMA+0x25e>
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	4a31      	ldr	r2, [pc, #196]	@ (800a778 <I2C_Slave_ISR_DMA+0x278>)
 800a6b2:	4293      	cmp	r3, r2
 800a6b4:	d053      	beq.n	800a75e <I2C_Slave_ISR_DMA+0x25e>
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	4a2f      	ldr	r2, [pc, #188]	@ (800a77c <I2C_Slave_ISR_DMA+0x27c>)
 800a6be:	4293      	cmp	r3, r2
 800a6c0:	d04d      	beq.n	800a75e <I2C_Slave_ISR_DMA+0x25e>
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	4a2d      	ldr	r2, [pc, #180]	@ (800a780 <I2C_Slave_ISR_DMA+0x280>)
 800a6ca:	4293      	cmp	r3, r2
 800a6cc:	d047      	beq.n	800a75e <I2C_Slave_ISR_DMA+0x25e>
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	4a2b      	ldr	r2, [pc, #172]	@ (800a784 <I2C_Slave_ISR_DMA+0x284>)
 800a6d6:	4293      	cmp	r3, r2
 800a6d8:	d041      	beq.n	800a75e <I2C_Slave_ISR_DMA+0x25e>
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	4a29      	ldr	r2, [pc, #164]	@ (800a788 <I2C_Slave_ISR_DMA+0x288>)
 800a6e2:	4293      	cmp	r3, r2
 800a6e4:	d03b      	beq.n	800a75e <I2C_Slave_ISR_DMA+0x25e>
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	4a27      	ldr	r2, [pc, #156]	@ (800a78c <I2C_Slave_ISR_DMA+0x28c>)
 800a6ee:	4293      	cmp	r3, r2
 800a6f0:	d035      	beq.n	800a75e <I2C_Slave_ISR_DMA+0x25e>
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	4a25      	ldr	r2, [pc, #148]	@ (800a790 <I2C_Slave_ISR_DMA+0x290>)
 800a6fa:	4293      	cmp	r3, r2
 800a6fc:	d02f      	beq.n	800a75e <I2C_Slave_ISR_DMA+0x25e>
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	4a23      	ldr	r2, [pc, #140]	@ (800a794 <I2C_Slave_ISR_DMA+0x294>)
 800a706:	4293      	cmp	r3, r2
 800a708:	d029      	beq.n	800a75e <I2C_Slave_ISR_DMA+0x25e>
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	4a21      	ldr	r2, [pc, #132]	@ (800a798 <I2C_Slave_ISR_DMA+0x298>)
 800a712:	4293      	cmp	r3, r2
 800a714:	d023      	beq.n	800a75e <I2C_Slave_ISR_DMA+0x25e>
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	4a1f      	ldr	r2, [pc, #124]	@ (800a79c <I2C_Slave_ISR_DMA+0x29c>)
 800a71e:	4293      	cmp	r3, r2
 800a720:	d01d      	beq.n	800a75e <I2C_Slave_ISR_DMA+0x25e>
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	4a1d      	ldr	r2, [pc, #116]	@ (800a7a0 <I2C_Slave_ISR_DMA+0x2a0>)
 800a72a:	4293      	cmp	r3, r2
 800a72c:	d017      	beq.n	800a75e <I2C_Slave_ISR_DMA+0x25e>
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	4a1b      	ldr	r2, [pc, #108]	@ (800a7a4 <I2C_Slave_ISR_DMA+0x2a4>)
 800a736:	4293      	cmp	r3, r2
 800a738:	d011      	beq.n	800a75e <I2C_Slave_ISR_DMA+0x25e>
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	4a19      	ldr	r2, [pc, #100]	@ (800a7a8 <I2C_Slave_ISR_DMA+0x2a8>)
 800a742:	4293      	cmp	r3, r2
 800a744:	d00b      	beq.n	800a75e <I2C_Slave_ISR_DMA+0x25e>
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	4a17      	ldr	r2, [pc, #92]	@ (800a7ac <I2C_Slave_ISR_DMA+0x2ac>)
 800a74e:	4293      	cmp	r3, r2
 800a750:	d005      	beq.n	800a75e <I2C_Slave_ISR_DMA+0x25e>
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	4a15      	ldr	r2, [pc, #84]	@ (800a7b0 <I2C_Slave_ISR_DMA+0x2b0>)
 800a75a:	4293      	cmp	r3, r2
 800a75c:	d12a      	bne.n	800a7b4 <I2C_Slave_ISR_DMA+0x2b4>
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	685b      	ldr	r3, [r3, #4]
 800a766:	2b00      	cmp	r3, #0
 800a768:	bf0c      	ite	eq
 800a76a:	2301      	moveq	r3, #1
 800a76c:	2300      	movne	r3, #0
 800a76e:	b2db      	uxtb	r3, r3
 800a770:	e029      	b.n	800a7c6 <I2C_Slave_ISR_DMA+0x2c6>
 800a772:	bf00      	nop
 800a774:	40020010 	.word	0x40020010
 800a778:	40020028 	.word	0x40020028
 800a77c:	40020040 	.word	0x40020040
 800a780:	40020058 	.word	0x40020058
 800a784:	40020070 	.word	0x40020070
 800a788:	40020088 	.word	0x40020088
 800a78c:	400200a0 	.word	0x400200a0
 800a790:	400200b8 	.word	0x400200b8
 800a794:	40020410 	.word	0x40020410
 800a798:	40020428 	.word	0x40020428
 800a79c:	40020440 	.word	0x40020440
 800a7a0:	40020458 	.word	0x40020458
 800a7a4:	40020470 	.word	0x40020470
 800a7a8:	40020488 	.word	0x40020488
 800a7ac:	400204a0 	.word	0x400204a0
 800a7b0:	400204b8 	.word	0x400204b8
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	685b      	ldr	r3, [r3, #4]
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	bf0c      	ite	eq
 800a7c0:	2301      	moveq	r3, #1
 800a7c2:	2300      	movne	r3, #0
 800a7c4:	b2db      	uxtb	r3, r3
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d001      	beq.n	800a7ce <I2C_Slave_ISR_DMA+0x2ce>
          {
            treatdmanack = 1U;
 800a7ca:	2301      	movs	r3, #1
 800a7cc:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 800a7ce:	69fb      	ldr	r3, [r7, #28]
 800a7d0:	2b01      	cmp	r3, #1
 800a7d2:	d128      	bne.n	800a826 <I2C_Slave_ISR_DMA+0x326>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a7da:	b2db      	uxtb	r3, r3
 800a7dc:	2b28      	cmp	r3, #40	@ 0x28
 800a7de:	d108      	bne.n	800a7f2 <I2C_Slave_ISR_DMA+0x2f2>
 800a7e0:	69bb      	ldr	r3, [r7, #24]
 800a7e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a7e6:	d104      	bne.n	800a7f2 <I2C_Slave_ISR_DMA+0x2f2>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 800a7e8:	68b9      	ldr	r1, [r7, #8]
 800a7ea:	68f8      	ldr	r0, [r7, #12]
 800a7ec:	f000 fd04 	bl	800b1f8 <I2C_ITListenCplt>
 800a7f0:	e048      	b.n	800a884 <I2C_Slave_ISR_DMA+0x384>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a7f8:	b2db      	uxtb	r3, r3
 800a7fa:	2b29      	cmp	r3, #41	@ 0x29
 800a7fc:	d10e      	bne.n	800a81c <I2C_Slave_ISR_DMA+0x31c>
 800a7fe:	69bb      	ldr	r3, [r7, #24]
 800a800:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a804:	d00a      	beq.n	800a81c <I2C_Slave_ISR_DMA+0x31c>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	2210      	movs	r2, #16
 800a80c:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800a80e:	68f8      	ldr	r0, [r7, #12]
 800a810:	f000 fe5f 	bl	800b4d2 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 800a814:	68f8      	ldr	r0, [r7, #12]
 800a816:	f000 f96c 	bl	800aaf2 <I2C_ITSlaveSeqCplt>
 800a81a:	e033      	b.n	800a884 <I2C_Slave_ISR_DMA+0x384>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	2210      	movs	r2, #16
 800a822:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 800a824:	e034      	b.n	800a890 <I2C_Slave_ISR_DMA+0x390>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	2210      	movs	r2, #16
 800a82c:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a832:	f043 0204 	orr.w	r2, r3, #4
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a840:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800a842:	69bb      	ldr	r3, [r7, #24]
 800a844:	2b00      	cmp	r3, #0
 800a846:	d003      	beq.n	800a850 <I2C_Slave_ISR_DMA+0x350>
 800a848:	69bb      	ldr	r3, [r7, #24]
 800a84a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a84e:	d11f      	bne.n	800a890 <I2C_Slave_ISR_DMA+0x390>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800a850:	7dfb      	ldrb	r3, [r7, #23]
 800a852:	2b21      	cmp	r3, #33	@ 0x21
 800a854:	d002      	beq.n	800a85c <I2C_Slave_ISR_DMA+0x35c>
 800a856:	7dfb      	ldrb	r3, [r7, #23]
 800a858:	2b29      	cmp	r3, #41	@ 0x29
 800a85a:	d103      	bne.n	800a864 <I2C_Slave_ISR_DMA+0x364>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	2221      	movs	r2, #33	@ 0x21
 800a860:	631a      	str	r2, [r3, #48]	@ 0x30
 800a862:	e008      	b.n	800a876 <I2C_Slave_ISR_DMA+0x376>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800a864:	7dfb      	ldrb	r3, [r7, #23]
 800a866:	2b22      	cmp	r3, #34	@ 0x22
 800a868:	d002      	beq.n	800a870 <I2C_Slave_ISR_DMA+0x370>
 800a86a:	7dfb      	ldrb	r3, [r7, #23]
 800a86c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a86e:	d102      	bne.n	800a876 <I2C_Slave_ISR_DMA+0x376>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	2222      	movs	r2, #34	@ 0x22
 800a874:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a87a:	4619      	mov	r1, r3
 800a87c:	68f8      	ldr	r0, [r7, #12]
 800a87e:	f000 fd11 	bl	800b2a4 <I2C_ITError>
      if (treatdmanack == 1U)
 800a882:	e005      	b.n	800a890 <I2C_Slave_ISR_DMA+0x390>
 800a884:	e004      	b.n	800a890 <I2C_Slave_ISR_DMA+0x390>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	2210      	movs	r2, #16
 800a88c:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800a88e:	e011      	b.n	800a8b4 <I2C_Slave_ISR_DMA+0x3b4>
      if (treatdmanack == 1U)
 800a890:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800a892:	e00f      	b.n	800a8b4 <I2C_Slave_ISR_DMA+0x3b4>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800a894:	68bb      	ldr	r3, [r7, #8]
 800a896:	08db      	lsrs	r3, r3, #3
 800a898:	f003 0301 	and.w	r3, r3, #1
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d009      	beq.n	800a8b4 <I2C_Slave_ISR_DMA+0x3b4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	08db      	lsrs	r3, r3, #3
 800a8a4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d003      	beq.n	800a8b4 <I2C_Slave_ISR_DMA+0x3b4>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800a8ac:	68b9      	ldr	r1, [r7, #8]
 800a8ae:	68f8      	ldr	r0, [r7, #12]
 800a8b0:	f000 f85e 	bl	800a970 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a8bc:	2300      	movs	r3, #0
}
 800a8be:	4618      	mov	r0, r3
 800a8c0:	3720      	adds	r7, #32
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	bd80      	pop	{r7, pc}
 800a8c6:	bf00      	nop

0800a8c8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	b086      	sub	sp, #24
 800a8cc:	af02      	add	r7, sp, #8
 800a8ce:	60f8      	str	r0, [r7, #12]
 800a8d0:	4608      	mov	r0, r1
 800a8d2:	4611      	mov	r1, r2
 800a8d4:	461a      	mov	r2, r3
 800a8d6:	4603      	mov	r3, r0
 800a8d8:	817b      	strh	r3, [r7, #10]
 800a8da:	460b      	mov	r3, r1
 800a8dc:	813b      	strh	r3, [r7, #8]
 800a8de:	4613      	mov	r3, r2
 800a8e0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800a8e2:	88fb      	ldrh	r3, [r7, #6]
 800a8e4:	b2da      	uxtb	r2, r3
 800a8e6:	8979      	ldrh	r1, [r7, #10]
 800a8e8:	4b20      	ldr	r3, [pc, #128]	@ (800a96c <I2C_RequestMemoryRead+0xa4>)
 800a8ea:	9300      	str	r3, [sp, #0]
 800a8ec:	2300      	movs	r3, #0
 800a8ee:	68f8      	ldr	r0, [r7, #12]
 800a8f0:	f000 fff4 	bl	800b8dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a8f4:	69fa      	ldr	r2, [r7, #28]
 800a8f6:	69b9      	ldr	r1, [r7, #24]
 800a8f8:	68f8      	ldr	r0, [r7, #12]
 800a8fa:	f000 fe85 	bl	800b608 <I2C_WaitOnTXISFlagUntilTimeout>
 800a8fe:	4603      	mov	r3, r0
 800a900:	2b00      	cmp	r3, #0
 800a902:	d001      	beq.n	800a908 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800a904:	2301      	movs	r3, #1
 800a906:	e02c      	b.n	800a962 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a908:	88fb      	ldrh	r3, [r7, #6]
 800a90a:	2b01      	cmp	r3, #1
 800a90c:	d105      	bne.n	800a91a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a90e:	893b      	ldrh	r3, [r7, #8]
 800a910:	b2da      	uxtb	r2, r3
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	629a      	str	r2, [r3, #40]	@ 0x28
 800a918:	e015      	b.n	800a946 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800a91a:	893b      	ldrh	r3, [r7, #8]
 800a91c:	0a1b      	lsrs	r3, r3, #8
 800a91e:	b29b      	uxth	r3, r3
 800a920:	b2da      	uxtb	r2, r3
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a928:	69fa      	ldr	r2, [r7, #28]
 800a92a:	69b9      	ldr	r1, [r7, #24]
 800a92c:	68f8      	ldr	r0, [r7, #12]
 800a92e:	f000 fe6b 	bl	800b608 <I2C_WaitOnTXISFlagUntilTimeout>
 800a932:	4603      	mov	r3, r0
 800a934:	2b00      	cmp	r3, #0
 800a936:	d001      	beq.n	800a93c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800a938:	2301      	movs	r3, #1
 800a93a:	e012      	b.n	800a962 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a93c:	893b      	ldrh	r3, [r7, #8]
 800a93e:	b2da      	uxtb	r2, r3
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800a946:	69fb      	ldr	r3, [r7, #28]
 800a948:	9300      	str	r3, [sp, #0]
 800a94a:	69bb      	ldr	r3, [r7, #24]
 800a94c:	2200      	movs	r2, #0
 800a94e:	2140      	movs	r1, #64	@ 0x40
 800a950:	68f8      	ldr	r0, [r7, #12]
 800a952:	f000 fe00 	bl	800b556 <I2C_WaitOnFlagUntilTimeout>
 800a956:	4603      	mov	r3, r0
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d001      	beq.n	800a960 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800a95c:	2301      	movs	r3, #1
 800a95e:	e000      	b.n	800a962 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800a960:	2300      	movs	r3, #0
}
 800a962:	4618      	mov	r0, r3
 800a964:	3710      	adds	r7, #16
 800a966:	46bd      	mov	sp, r7
 800a968:	bd80      	pop	{r7, pc}
 800a96a:	bf00      	nop
 800a96c:	80002000 	.word	0x80002000

0800a970 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a970:	b580      	push	{r7, lr}
 800a972:	b084      	sub	sp, #16
 800a974:	af00      	add	r7, sp, #0
 800a976:	6078      	str	r0, [r7, #4]
 800a978:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a980:	b2db      	uxtb	r3, r3
 800a982:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800a986:	2b28      	cmp	r3, #40	@ 0x28
 800a988:	d16a      	bne.n	800aa60 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	699b      	ldr	r3, [r3, #24]
 800a990:	0c1b      	lsrs	r3, r3, #16
 800a992:	b2db      	uxtb	r3, r3
 800a994:	f003 0301 	and.w	r3, r3, #1
 800a998:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	699b      	ldr	r3, [r3, #24]
 800a9a0:	0c1b      	lsrs	r3, r3, #16
 800a9a2:	b29b      	uxth	r3, r3
 800a9a4:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800a9a8:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	689b      	ldr	r3, [r3, #8]
 800a9b0:	b29b      	uxth	r3, r3
 800a9b2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a9b6:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	68db      	ldr	r3, [r3, #12]
 800a9be:	b29b      	uxth	r3, r3
 800a9c0:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800a9c4:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	68db      	ldr	r3, [r3, #12]
 800a9ca:	2b02      	cmp	r3, #2
 800a9cc:	d138      	bne.n	800aa40 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800a9ce:	897b      	ldrh	r3, [r7, #10]
 800a9d0:	09db      	lsrs	r3, r3, #7
 800a9d2:	b29a      	uxth	r2, r3
 800a9d4:	89bb      	ldrh	r3, [r7, #12]
 800a9d6:	4053      	eors	r3, r2
 800a9d8:	b29b      	uxth	r3, r3
 800a9da:	f003 0306 	and.w	r3, r3, #6
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d11c      	bne.n	800aa1c <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800a9e2:	897b      	ldrh	r3, [r7, #10]
 800a9e4:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a9ea:	1c5a      	adds	r2, r3, #1
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a9f4:	2b02      	cmp	r3, #2
 800a9f6:	d13b      	bne.n	800aa70 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	2208      	movs	r2, #8
 800aa04:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	2200      	movs	r2, #0
 800aa0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800aa0e:	89ba      	ldrh	r2, [r7, #12]
 800aa10:	7bfb      	ldrb	r3, [r7, #15]
 800aa12:	4619      	mov	r1, r3
 800aa14:	6878      	ldr	r0, [r7, #4]
 800aa16:	f7ff f8ec 	bl	8009bf2 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800aa1a:	e029      	b.n	800aa70 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800aa1c:	893b      	ldrh	r3, [r7, #8]
 800aa1e:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800aa20:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800aa24:	6878      	ldr	r0, [r7, #4]
 800aa26:	f001 f80f 	bl	800ba48 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	2200      	movs	r2, #0
 800aa2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800aa32:	89ba      	ldrh	r2, [r7, #12]
 800aa34:	7bfb      	ldrb	r3, [r7, #15]
 800aa36:	4619      	mov	r1, r3
 800aa38:	6878      	ldr	r0, [r7, #4]
 800aa3a:	f7ff f8da 	bl	8009bf2 <HAL_I2C_AddrCallback>
}
 800aa3e:	e017      	b.n	800aa70 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800aa40:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800aa44:	6878      	ldr	r0, [r7, #4]
 800aa46:	f000 ffff 	bl	800ba48 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800aa52:	89ba      	ldrh	r2, [r7, #12]
 800aa54:	7bfb      	ldrb	r3, [r7, #15]
 800aa56:	4619      	mov	r1, r3
 800aa58:	6878      	ldr	r0, [r7, #4]
 800aa5a:	f7ff f8ca 	bl	8009bf2 <HAL_I2C_AddrCallback>
}
 800aa5e:	e007      	b.n	800aa70 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	2208      	movs	r2, #8
 800aa66:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	2200      	movs	r2, #0
 800aa6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800aa70:	bf00      	nop
 800aa72:	3710      	adds	r7, #16
 800aa74:	46bd      	mov	sp, r7
 800aa76:	bd80      	pop	{r7, pc}

0800aa78 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800aa78:	b580      	push	{r7, lr}
 800aa7a:	b082      	sub	sp, #8
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	2200      	movs	r2, #0
 800aa84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aa8e:	b2db      	uxtb	r3, r3
 800aa90:	2b21      	cmp	r3, #33	@ 0x21
 800aa92:	d115      	bne.n	800aac0 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	2220      	movs	r2, #32
 800aa98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	2211      	movs	r2, #17
 800aaa0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	2200      	movs	r2, #0
 800aaa6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800aaa8:	2101      	movs	r1, #1
 800aaaa:	6878      	ldr	r0, [r7, #4]
 800aaac:	f000 ffcc 	bl	800ba48 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	2200      	movs	r2, #0
 800aab4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800aab8:	6878      	ldr	r0, [r7, #4]
 800aaba:	f7ff f872 	bl	8009ba2 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800aabe:	e014      	b.n	800aaea <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	2220      	movs	r2, #32
 800aac4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	2212      	movs	r2, #18
 800aacc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	2200      	movs	r2, #0
 800aad2:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800aad4:	2102      	movs	r1, #2
 800aad6:	6878      	ldr	r0, [r7, #4]
 800aad8:	f000 ffb6 	bl	800ba48 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	2200      	movs	r2, #0
 800aae0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800aae4:	6878      	ldr	r0, [r7, #4]
 800aae6:	f7ff f866 	bl	8009bb6 <HAL_I2C_MasterRxCpltCallback>
}
 800aaea:	bf00      	nop
 800aaec:	3708      	adds	r7, #8
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	bd80      	pop	{r7, pc}

0800aaf2 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800aaf2:	b580      	push	{r7, lr}
 800aaf4:	b084      	sub	sp, #16
 800aaf6:	af00      	add	r7, sp, #0
 800aaf8:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	2200      	movs	r2, #0
 800ab06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	0b9b      	lsrs	r3, r3, #14
 800ab0e:	f003 0301 	and.w	r3, r3, #1
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d008      	beq.n	800ab28 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	681a      	ldr	r2, [r3, #0]
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ab24:	601a      	str	r2, [r3, #0]
 800ab26:	e00d      	b.n	800ab44 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	0bdb      	lsrs	r3, r3, #15
 800ab2c:	f003 0301 	and.w	r3, r3, #1
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d007      	beq.n	800ab44 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	681a      	ldr	r2, [r3, #0]
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ab42:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ab4a:	b2db      	uxtb	r3, r3
 800ab4c:	2b29      	cmp	r3, #41	@ 0x29
 800ab4e:	d112      	bne.n	800ab76 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	2228      	movs	r2, #40	@ 0x28
 800ab54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	2221      	movs	r2, #33	@ 0x21
 800ab5c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800ab5e:	2101      	movs	r1, #1
 800ab60:	6878      	ldr	r0, [r7, #4]
 800ab62:	f000 ff71 	bl	800ba48 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	2200      	movs	r2, #0
 800ab6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800ab6e:	6878      	ldr	r0, [r7, #4]
 800ab70:	f7ff f82b 	bl	8009bca <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800ab74:	e017      	b.n	800aba6 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ab7c:	b2db      	uxtb	r3, r3
 800ab7e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ab80:	d111      	bne.n	800aba6 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	2228      	movs	r2, #40	@ 0x28
 800ab86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	2222      	movs	r2, #34	@ 0x22
 800ab8e:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800ab90:	2102      	movs	r1, #2
 800ab92:	6878      	ldr	r0, [r7, #4]
 800ab94:	f000 ff58 	bl	800ba48 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	2200      	movs	r2, #0
 800ab9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800aba0:	6878      	ldr	r0, [r7, #4]
 800aba2:	f7ff f81c 	bl	8009bde <HAL_I2C_SlaveRxCpltCallback>
}
 800aba6:	bf00      	nop
 800aba8:	3710      	adds	r7, #16
 800abaa:	46bd      	mov	sp, r7
 800abac:	bd80      	pop	{r7, pc}
	...

0800abb0 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800abb0:	b580      	push	{r7, lr}
 800abb2:	b086      	sub	sp, #24
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	6078      	str	r0, [r7, #4]
 800abb8:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800abba:	683b      	ldr	r3, [r7, #0]
 800abbc:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	2220      	movs	r2, #32
 800abc4:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800abcc:	b2db      	uxtb	r3, r3
 800abce:	2b21      	cmp	r3, #33	@ 0x21
 800abd0:	d107      	bne.n	800abe2 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800abd2:	2101      	movs	r1, #1
 800abd4:	6878      	ldr	r0, [r7, #4]
 800abd6:	f000 ff37 	bl	800ba48 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	2211      	movs	r2, #17
 800abde:	631a      	str	r2, [r3, #48]	@ 0x30
 800abe0:	e00c      	b.n	800abfc <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800abe8:	b2db      	uxtb	r3, r3
 800abea:	2b22      	cmp	r3, #34	@ 0x22
 800abec:	d106      	bne.n	800abfc <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800abee:	2102      	movs	r1, #2
 800abf0:	6878      	ldr	r0, [r7, #4]
 800abf2:	f000 ff29 	bl	800ba48 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	2212      	movs	r2, #18
 800abfa:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	6859      	ldr	r1, [r3, #4]
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	681a      	ldr	r2, [r3, #0]
 800ac06:	4b4d      	ldr	r3, [pc, #308]	@ (800ad3c <I2C_ITMasterCplt+0x18c>)
 800ac08:	400b      	ands	r3, r1
 800ac0a:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	2200      	movs	r2, #0
 800ac10:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	4a4a      	ldr	r2, [pc, #296]	@ (800ad40 <I2C_ITMasterCplt+0x190>)
 800ac16:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800ac18:	697b      	ldr	r3, [r7, #20]
 800ac1a:	091b      	lsrs	r3, r3, #4
 800ac1c:	f003 0301 	and.w	r3, r3, #1
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d009      	beq.n	800ac38 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	2210      	movs	r2, #16
 800ac2a:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac30:	f043 0204 	orr.w	r2, r3, #4
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ac3e:	b2db      	uxtb	r3, r3
 800ac40:	2b60      	cmp	r3, #96	@ 0x60
 800ac42:	d10b      	bne.n	800ac5c <I2C_ITMasterCplt+0xac>
 800ac44:	697b      	ldr	r3, [r7, #20]
 800ac46:	089b      	lsrs	r3, r3, #2
 800ac48:	f003 0301 	and.w	r3, r3, #1
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d005      	beq.n	800ac5c <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac56:	b2db      	uxtb	r3, r3
 800ac58:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800ac5a:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800ac5c:	6878      	ldr	r0, [r7, #4]
 800ac5e:	f000 fc38 	bl	800b4d2 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac66:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ac6e:	b2db      	uxtb	r3, r3
 800ac70:	2b60      	cmp	r3, #96	@ 0x60
 800ac72:	d002      	beq.n	800ac7a <I2C_ITMasterCplt+0xca>
 800ac74:	693b      	ldr	r3, [r7, #16]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d006      	beq.n	800ac88 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac7e:	4619      	mov	r1, r3
 800ac80:	6878      	ldr	r0, [r7, #4]
 800ac82:	f000 fb0f 	bl	800b2a4 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800ac86:	e054      	b.n	800ad32 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ac8e:	b2db      	uxtb	r3, r3
 800ac90:	2b21      	cmp	r3, #33	@ 0x21
 800ac92:	d124      	bne.n	800acde <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	2220      	movs	r2, #32
 800ac98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	2200      	movs	r2, #0
 800aca0:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800aca8:	b2db      	uxtb	r3, r3
 800acaa:	2b40      	cmp	r3, #64	@ 0x40
 800acac:	d10b      	bne.n	800acc6 <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	2200      	movs	r2, #0
 800acb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	2200      	movs	r2, #0
 800acba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800acbe:	6878      	ldr	r0, [r7, #4]
 800acc0:	f7f9 f9e4 	bl	800408c <HAL_I2C_MemTxCpltCallback>
}
 800acc4:	e035      	b.n	800ad32 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	2200      	movs	r2, #0
 800acca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	2200      	movs	r2, #0
 800acd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800acd6:	6878      	ldr	r0, [r7, #4]
 800acd8:	f7fe ff63 	bl	8009ba2 <HAL_I2C_MasterTxCpltCallback>
}
 800acdc:	e029      	b.n	800ad32 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ace4:	b2db      	uxtb	r3, r3
 800ace6:	2b22      	cmp	r3, #34	@ 0x22
 800ace8:	d123      	bne.n	800ad32 <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	2220      	movs	r2, #32
 800acee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	2200      	movs	r2, #0
 800acf6:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800acfe:	b2db      	uxtb	r3, r3
 800ad00:	2b40      	cmp	r3, #64	@ 0x40
 800ad02:	d10b      	bne.n	800ad1c <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	2200      	movs	r2, #0
 800ad08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	2200      	movs	r2, #0
 800ad10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 800ad14:	6878      	ldr	r0, [r7, #4]
 800ad16:	f7fe ff84 	bl	8009c22 <HAL_I2C_MemRxCpltCallback>
}
 800ad1a:	e00a      	b.n	800ad32 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	2200      	movs	r2, #0
 800ad20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	2200      	movs	r2, #0
 800ad28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800ad2c:	6878      	ldr	r0, [r7, #4]
 800ad2e:	f7fe ff42 	bl	8009bb6 <HAL_I2C_MasterRxCpltCallback>
}
 800ad32:	bf00      	nop
 800ad34:	3718      	adds	r7, #24
 800ad36:	46bd      	mov	sp, r7
 800ad38:	bd80      	pop	{r7, pc}
 800ad3a:	bf00      	nop
 800ad3c:	fe00e800 	.word	0xfe00e800
 800ad40:	ffff0000 	.word	0xffff0000

0800ad44 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b086      	sub	sp, #24
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	6078      	str	r0, [r7, #4]
 800ad4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800ad56:	683b      	ldr	r3, [r7, #0]
 800ad58:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad5e:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ad66:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	2220      	movs	r2, #32
 800ad6e:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800ad70:	7afb      	ldrb	r3, [r7, #11]
 800ad72:	2b21      	cmp	r3, #33	@ 0x21
 800ad74:	d002      	beq.n	800ad7c <I2C_ITSlaveCplt+0x38>
 800ad76:	7afb      	ldrb	r3, [r7, #11]
 800ad78:	2b29      	cmp	r3, #41	@ 0x29
 800ad7a:	d108      	bne.n	800ad8e <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800ad7c:	f248 0101 	movw	r1, #32769	@ 0x8001
 800ad80:	6878      	ldr	r0, [r7, #4]
 800ad82:	f000 fe61 	bl	800ba48 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	2221      	movs	r2, #33	@ 0x21
 800ad8a:	631a      	str	r2, [r3, #48]	@ 0x30
 800ad8c:	e019      	b.n	800adc2 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800ad8e:	7afb      	ldrb	r3, [r7, #11]
 800ad90:	2b22      	cmp	r3, #34	@ 0x22
 800ad92:	d002      	beq.n	800ad9a <I2C_ITSlaveCplt+0x56>
 800ad94:	7afb      	ldrb	r3, [r7, #11]
 800ad96:	2b2a      	cmp	r3, #42	@ 0x2a
 800ad98:	d108      	bne.n	800adac <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800ad9a:	f248 0102 	movw	r1, #32770	@ 0x8002
 800ad9e:	6878      	ldr	r0, [r7, #4]
 800ada0:	f000 fe52 	bl	800ba48 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	2222      	movs	r2, #34	@ 0x22
 800ada8:	631a      	str	r2, [r3, #48]	@ 0x30
 800adaa:	e00a      	b.n	800adc2 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800adac:	7afb      	ldrb	r3, [r7, #11]
 800adae:	2b28      	cmp	r3, #40	@ 0x28
 800adb0:	d107      	bne.n	800adc2 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800adb2:	f248 0103 	movw	r1, #32771	@ 0x8003
 800adb6:	6878      	ldr	r0, [r7, #4]
 800adb8:	f000 fe46 	bl	800ba48 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	2200      	movs	r2, #0
 800adc0:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	685a      	ldr	r2, [r3, #4]
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800add0:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	6859      	ldr	r1, [r3, #4]
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	681a      	ldr	r2, [r3, #0]
 800addc:	4b80      	ldr	r3, [pc, #512]	@ (800afe0 <I2C_ITSlaveCplt+0x29c>)
 800adde:	400b      	ands	r3, r1
 800ade0:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800ade2:	6878      	ldr	r0, [r7, #4]
 800ade4:	f000 fb75 	bl	800b4d2 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800ade8:	693b      	ldr	r3, [r7, #16]
 800adea:	0b9b      	lsrs	r3, r3, #14
 800adec:	f003 0301 	and.w	r3, r3, #1
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d07a      	beq.n	800aeea <I2C_ITSlaveCplt+0x1a6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	681a      	ldr	r2, [r3, #0]
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ae02:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	f000 8112 	beq.w	800b032 <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	4a73      	ldr	r2, [pc, #460]	@ (800afe4 <I2C_ITSlaveCplt+0x2a0>)
 800ae16:	4293      	cmp	r3, r2
 800ae18:	d059      	beq.n	800aece <I2C_ITSlaveCplt+0x18a>
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	4a71      	ldr	r2, [pc, #452]	@ (800afe8 <I2C_ITSlaveCplt+0x2a4>)
 800ae22:	4293      	cmp	r3, r2
 800ae24:	d053      	beq.n	800aece <I2C_ITSlaveCplt+0x18a>
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	4a6f      	ldr	r2, [pc, #444]	@ (800afec <I2C_ITSlaveCplt+0x2a8>)
 800ae2e:	4293      	cmp	r3, r2
 800ae30:	d04d      	beq.n	800aece <I2C_ITSlaveCplt+0x18a>
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	4a6d      	ldr	r2, [pc, #436]	@ (800aff0 <I2C_ITSlaveCplt+0x2ac>)
 800ae3a:	4293      	cmp	r3, r2
 800ae3c:	d047      	beq.n	800aece <I2C_ITSlaveCplt+0x18a>
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	4a6b      	ldr	r2, [pc, #428]	@ (800aff4 <I2C_ITSlaveCplt+0x2b0>)
 800ae46:	4293      	cmp	r3, r2
 800ae48:	d041      	beq.n	800aece <I2C_ITSlaveCplt+0x18a>
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	4a69      	ldr	r2, [pc, #420]	@ (800aff8 <I2C_ITSlaveCplt+0x2b4>)
 800ae52:	4293      	cmp	r3, r2
 800ae54:	d03b      	beq.n	800aece <I2C_ITSlaveCplt+0x18a>
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	4a67      	ldr	r2, [pc, #412]	@ (800affc <I2C_ITSlaveCplt+0x2b8>)
 800ae5e:	4293      	cmp	r3, r2
 800ae60:	d035      	beq.n	800aece <I2C_ITSlaveCplt+0x18a>
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	4a65      	ldr	r2, [pc, #404]	@ (800b000 <I2C_ITSlaveCplt+0x2bc>)
 800ae6a:	4293      	cmp	r3, r2
 800ae6c:	d02f      	beq.n	800aece <I2C_ITSlaveCplt+0x18a>
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	4a63      	ldr	r2, [pc, #396]	@ (800b004 <I2C_ITSlaveCplt+0x2c0>)
 800ae76:	4293      	cmp	r3, r2
 800ae78:	d029      	beq.n	800aece <I2C_ITSlaveCplt+0x18a>
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	4a61      	ldr	r2, [pc, #388]	@ (800b008 <I2C_ITSlaveCplt+0x2c4>)
 800ae82:	4293      	cmp	r3, r2
 800ae84:	d023      	beq.n	800aece <I2C_ITSlaveCplt+0x18a>
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	4a5f      	ldr	r2, [pc, #380]	@ (800b00c <I2C_ITSlaveCplt+0x2c8>)
 800ae8e:	4293      	cmp	r3, r2
 800ae90:	d01d      	beq.n	800aece <I2C_ITSlaveCplt+0x18a>
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	4a5d      	ldr	r2, [pc, #372]	@ (800b010 <I2C_ITSlaveCplt+0x2cc>)
 800ae9a:	4293      	cmp	r3, r2
 800ae9c:	d017      	beq.n	800aece <I2C_ITSlaveCplt+0x18a>
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	4a5b      	ldr	r2, [pc, #364]	@ (800b014 <I2C_ITSlaveCplt+0x2d0>)
 800aea6:	4293      	cmp	r3, r2
 800aea8:	d011      	beq.n	800aece <I2C_ITSlaveCplt+0x18a>
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	4a59      	ldr	r2, [pc, #356]	@ (800b018 <I2C_ITSlaveCplt+0x2d4>)
 800aeb2:	4293      	cmp	r3, r2
 800aeb4:	d00b      	beq.n	800aece <I2C_ITSlaveCplt+0x18a>
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	4a57      	ldr	r2, [pc, #348]	@ (800b01c <I2C_ITSlaveCplt+0x2d8>)
 800aebe:	4293      	cmp	r3, r2
 800aec0:	d005      	beq.n	800aece <I2C_ITSlaveCplt+0x18a>
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	4a55      	ldr	r2, [pc, #340]	@ (800b020 <I2C_ITSlaveCplt+0x2dc>)
 800aeca:	4293      	cmp	r3, r2
 800aecc:	d105      	bne.n	800aeda <I2C_ITSlaveCplt+0x196>
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	685b      	ldr	r3, [r3, #4]
 800aed6:	b29b      	uxth	r3, r3
 800aed8:	e004      	b.n	800aee4 <I2C_ITSlaveCplt+0x1a0>
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	685b      	ldr	r3, [r3, #4]
 800aee2:	b29b      	uxth	r3, r3
 800aee4:	687a      	ldr	r2, [r7, #4]
 800aee6:	8553      	strh	r3, [r2, #42]	@ 0x2a
 800aee8:	e0a3      	b.n	800b032 <I2C_ITSlaveCplt+0x2ee>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800aeea:	693b      	ldr	r3, [r7, #16]
 800aeec:	0bdb      	lsrs	r3, r3, #15
 800aeee:	f003 0301 	and.w	r3, r3, #1
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	f000 809d 	beq.w	800b032 <I2C_ITSlaveCplt+0x2ee>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	681a      	ldr	r2, [r3, #0]
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800af06:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	f000 8090 	beq.w	800b032 <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	4a32      	ldr	r2, [pc, #200]	@ (800afe4 <I2C_ITSlaveCplt+0x2a0>)
 800af1a:	4293      	cmp	r3, r2
 800af1c:	d059      	beq.n	800afd2 <I2C_ITSlaveCplt+0x28e>
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	4a30      	ldr	r2, [pc, #192]	@ (800afe8 <I2C_ITSlaveCplt+0x2a4>)
 800af26:	4293      	cmp	r3, r2
 800af28:	d053      	beq.n	800afd2 <I2C_ITSlaveCplt+0x28e>
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	4a2e      	ldr	r2, [pc, #184]	@ (800afec <I2C_ITSlaveCplt+0x2a8>)
 800af32:	4293      	cmp	r3, r2
 800af34:	d04d      	beq.n	800afd2 <I2C_ITSlaveCplt+0x28e>
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	4a2c      	ldr	r2, [pc, #176]	@ (800aff0 <I2C_ITSlaveCplt+0x2ac>)
 800af3e:	4293      	cmp	r3, r2
 800af40:	d047      	beq.n	800afd2 <I2C_ITSlaveCplt+0x28e>
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	4a2a      	ldr	r2, [pc, #168]	@ (800aff4 <I2C_ITSlaveCplt+0x2b0>)
 800af4a:	4293      	cmp	r3, r2
 800af4c:	d041      	beq.n	800afd2 <I2C_ITSlaveCplt+0x28e>
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	4a28      	ldr	r2, [pc, #160]	@ (800aff8 <I2C_ITSlaveCplt+0x2b4>)
 800af56:	4293      	cmp	r3, r2
 800af58:	d03b      	beq.n	800afd2 <I2C_ITSlaveCplt+0x28e>
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	4a26      	ldr	r2, [pc, #152]	@ (800affc <I2C_ITSlaveCplt+0x2b8>)
 800af62:	4293      	cmp	r3, r2
 800af64:	d035      	beq.n	800afd2 <I2C_ITSlaveCplt+0x28e>
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	4a24      	ldr	r2, [pc, #144]	@ (800b000 <I2C_ITSlaveCplt+0x2bc>)
 800af6e:	4293      	cmp	r3, r2
 800af70:	d02f      	beq.n	800afd2 <I2C_ITSlaveCplt+0x28e>
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	4a22      	ldr	r2, [pc, #136]	@ (800b004 <I2C_ITSlaveCplt+0x2c0>)
 800af7a:	4293      	cmp	r3, r2
 800af7c:	d029      	beq.n	800afd2 <I2C_ITSlaveCplt+0x28e>
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	4a20      	ldr	r2, [pc, #128]	@ (800b008 <I2C_ITSlaveCplt+0x2c4>)
 800af86:	4293      	cmp	r3, r2
 800af88:	d023      	beq.n	800afd2 <I2C_ITSlaveCplt+0x28e>
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	4a1e      	ldr	r2, [pc, #120]	@ (800b00c <I2C_ITSlaveCplt+0x2c8>)
 800af92:	4293      	cmp	r3, r2
 800af94:	d01d      	beq.n	800afd2 <I2C_ITSlaveCplt+0x28e>
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	4a1c      	ldr	r2, [pc, #112]	@ (800b010 <I2C_ITSlaveCplt+0x2cc>)
 800af9e:	4293      	cmp	r3, r2
 800afa0:	d017      	beq.n	800afd2 <I2C_ITSlaveCplt+0x28e>
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	4a1a      	ldr	r2, [pc, #104]	@ (800b014 <I2C_ITSlaveCplt+0x2d0>)
 800afaa:	4293      	cmp	r3, r2
 800afac:	d011      	beq.n	800afd2 <I2C_ITSlaveCplt+0x28e>
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	4a18      	ldr	r2, [pc, #96]	@ (800b018 <I2C_ITSlaveCplt+0x2d4>)
 800afb6:	4293      	cmp	r3, r2
 800afb8:	d00b      	beq.n	800afd2 <I2C_ITSlaveCplt+0x28e>
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	4a16      	ldr	r2, [pc, #88]	@ (800b01c <I2C_ITSlaveCplt+0x2d8>)
 800afc2:	4293      	cmp	r3, r2
 800afc4:	d005      	beq.n	800afd2 <I2C_ITSlaveCplt+0x28e>
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	4a14      	ldr	r2, [pc, #80]	@ (800b020 <I2C_ITSlaveCplt+0x2dc>)
 800afce:	4293      	cmp	r3, r2
 800afd0:	d128      	bne.n	800b024 <I2C_ITSlaveCplt+0x2e0>
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	685b      	ldr	r3, [r3, #4]
 800afda:	b29b      	uxth	r3, r3
 800afdc:	e027      	b.n	800b02e <I2C_ITSlaveCplt+0x2ea>
 800afde:	bf00      	nop
 800afe0:	fe00e800 	.word	0xfe00e800
 800afe4:	40020010 	.word	0x40020010
 800afe8:	40020028 	.word	0x40020028
 800afec:	40020040 	.word	0x40020040
 800aff0:	40020058 	.word	0x40020058
 800aff4:	40020070 	.word	0x40020070
 800aff8:	40020088 	.word	0x40020088
 800affc:	400200a0 	.word	0x400200a0
 800b000:	400200b8 	.word	0x400200b8
 800b004:	40020410 	.word	0x40020410
 800b008:	40020428 	.word	0x40020428
 800b00c:	40020440 	.word	0x40020440
 800b010:	40020458 	.word	0x40020458
 800b014:	40020470 	.word	0x40020470
 800b018:	40020488 	.word	0x40020488
 800b01c:	400204a0 	.word	0x400204a0
 800b020:	400204b8 	.word	0x400204b8
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	685b      	ldr	r3, [r3, #4]
 800b02c:	b29b      	uxth	r3, r3
 800b02e:	687a      	ldr	r2, [r7, #4]
 800b030:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800b032:	697b      	ldr	r3, [r7, #20]
 800b034:	089b      	lsrs	r3, r3, #2
 800b036:	f003 0301 	and.w	r3, r3, #1
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d020      	beq.n	800b080 <I2C_ITSlaveCplt+0x33c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800b03e:	697b      	ldr	r3, [r7, #20]
 800b040:	f023 0304 	bic.w	r3, r3, #4
 800b044:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b050:	b2d2      	uxtb	r2, r2
 800b052:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b058:	1c5a      	adds	r2, r3, #1
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b062:	2b00      	cmp	r3, #0
 800b064:	d00c      	beq.n	800b080 <I2C_ITSlaveCplt+0x33c>
    {
      hi2c->XferSize--;
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b06a:	3b01      	subs	r3, #1
 800b06c:	b29a      	uxth	r2, r3
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b076:	b29b      	uxth	r3, r3
 800b078:	3b01      	subs	r3, #1
 800b07a:	b29a      	uxth	r2, r3
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b084:	b29b      	uxth	r3, r3
 800b086:	2b00      	cmp	r3, #0
 800b088:	d005      	beq.n	800b096 <I2C_ITSlaveCplt+0x352>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b08e:	f043 0204 	orr.w	r2, r3, #4
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800b096:	697b      	ldr	r3, [r7, #20]
 800b098:	091b      	lsrs	r3, r3, #4
 800b09a:	f003 0301 	and.w	r3, r3, #1
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d04a      	beq.n	800b138 <I2C_ITSlaveCplt+0x3f4>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800b0a2:	693b      	ldr	r3, [r7, #16]
 800b0a4:	091b      	lsrs	r3, r3, #4
 800b0a6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d044      	beq.n	800b138 <I2C_ITSlaveCplt+0x3f4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b0b2:	b29b      	uxth	r3, r3
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d128      	bne.n	800b10a <I2C_ITSlaveCplt+0x3c6>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b0be:	b2db      	uxtb	r3, r3
 800b0c0:	2b28      	cmp	r3, #40	@ 0x28
 800b0c2:	d108      	bne.n	800b0d6 <I2C_ITSlaveCplt+0x392>
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b0ca:	d104      	bne.n	800b0d6 <I2C_ITSlaveCplt+0x392>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800b0cc:	6979      	ldr	r1, [r7, #20]
 800b0ce:	6878      	ldr	r0, [r7, #4]
 800b0d0:	f000 f892 	bl	800b1f8 <I2C_ITListenCplt>
 800b0d4:	e030      	b.n	800b138 <I2C_ITSlaveCplt+0x3f4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b0dc:	b2db      	uxtb	r3, r3
 800b0de:	2b29      	cmp	r3, #41	@ 0x29
 800b0e0:	d10e      	bne.n	800b100 <I2C_ITSlaveCplt+0x3bc>
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b0e8:	d00a      	beq.n	800b100 <I2C_ITSlaveCplt+0x3bc>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	2210      	movs	r2, #16
 800b0f0:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800b0f2:	6878      	ldr	r0, [r7, #4]
 800b0f4:	f000 f9ed 	bl	800b4d2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800b0f8:	6878      	ldr	r0, [r7, #4]
 800b0fa:	f7ff fcfa 	bl	800aaf2 <I2C_ITSlaveSeqCplt>
 800b0fe:	e01b      	b.n	800b138 <I2C_ITSlaveCplt+0x3f4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	2210      	movs	r2, #16
 800b106:	61da      	str	r2, [r3, #28]
 800b108:	e016      	b.n	800b138 <I2C_ITSlaveCplt+0x3f4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	2210      	movs	r2, #16
 800b110:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b116:	f043 0204 	orr.w	r2, r3, #4
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	2b00      	cmp	r3, #0
 800b122:	d003      	beq.n	800b12c <I2C_ITSlaveCplt+0x3e8>
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b12a:	d105      	bne.n	800b138 <I2C_ITSlaveCplt+0x3f4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b130:	4619      	mov	r1, r3
 800b132:	6878      	ldr	r0, [r7, #4]
 800b134:	f000 f8b6 	bl	800b2a4 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	2200      	movs	r2, #0
 800b13c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	2200      	movs	r2, #0
 800b144:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d010      	beq.n	800b170 <I2C_ITSlaveCplt+0x42c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b152:	4619      	mov	r1, r3
 800b154:	6878      	ldr	r0, [r7, #4]
 800b156:	f000 f8a5 	bl	800b2a4 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b160:	b2db      	uxtb	r3, r3
 800b162:	2b28      	cmp	r3, #40	@ 0x28
 800b164:	d141      	bne.n	800b1ea <I2C_ITSlaveCplt+0x4a6>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800b166:	6979      	ldr	r1, [r7, #20]
 800b168:	6878      	ldr	r0, [r7, #4]
 800b16a:	f000 f845 	bl	800b1f8 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800b16e:	e03c      	b.n	800b1ea <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b174:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b178:	d014      	beq.n	800b1a4 <I2C_ITSlaveCplt+0x460>
    I2C_ITSlaveSeqCplt(hi2c);
 800b17a:	6878      	ldr	r0, [r7, #4]
 800b17c:	f7ff fcb9 	bl	800aaf2 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	4a1c      	ldr	r2, [pc, #112]	@ (800b1f4 <I2C_ITSlaveCplt+0x4b0>)
 800b184:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	2220      	movs	r2, #32
 800b18a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	2200      	movs	r2, #0
 800b192:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	2200      	movs	r2, #0
 800b198:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800b19c:	6878      	ldr	r0, [r7, #4]
 800b19e:	f7fe fd36 	bl	8009c0e <HAL_I2C_ListenCpltCallback>
}
 800b1a2:	e022      	b.n	800b1ea <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b1aa:	b2db      	uxtb	r3, r3
 800b1ac:	2b22      	cmp	r3, #34	@ 0x22
 800b1ae:	d10e      	bne.n	800b1ce <I2C_ITSlaveCplt+0x48a>
    hi2c->State = HAL_I2C_STATE_READY;
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	2220      	movs	r2, #32
 800b1b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	2200      	movs	r2, #0
 800b1bc:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	2200      	movs	r2, #0
 800b1c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800b1c6:	6878      	ldr	r0, [r7, #4]
 800b1c8:	f7fe fd09 	bl	8009bde <HAL_I2C_SlaveRxCpltCallback>
}
 800b1cc:	e00d      	b.n	800b1ea <I2C_ITSlaveCplt+0x4a6>
    hi2c->State = HAL_I2C_STATE_READY;
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	2220      	movs	r2, #32
 800b1d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	2200      	movs	r2, #0
 800b1da:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	2200      	movs	r2, #0
 800b1e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800b1e4:	6878      	ldr	r0, [r7, #4]
 800b1e6:	f7fe fcf0 	bl	8009bca <HAL_I2C_SlaveTxCpltCallback>
}
 800b1ea:	bf00      	nop
 800b1ec:	3718      	adds	r7, #24
 800b1ee:	46bd      	mov	sp, r7
 800b1f0:	bd80      	pop	{r7, pc}
 800b1f2:	bf00      	nop
 800b1f4:	ffff0000 	.word	0xffff0000

0800b1f8 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800b1f8:	b580      	push	{r7, lr}
 800b1fa:	b082      	sub	sp, #8
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	6078      	str	r0, [r7, #4]
 800b200:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	4a26      	ldr	r2, [pc, #152]	@ (800b2a0 <I2C_ITListenCplt+0xa8>)
 800b206:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	2200      	movs	r2, #0
 800b20c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	2220      	movs	r2, #32
 800b212:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	2200      	movs	r2, #0
 800b21a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	2200      	movs	r2, #0
 800b222:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800b224:	683b      	ldr	r3, [r7, #0]
 800b226:	089b      	lsrs	r3, r3, #2
 800b228:	f003 0301 	and.w	r3, r3, #1
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d022      	beq.n	800b276 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b23a:	b2d2      	uxtb	r2, r2
 800b23c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b242:	1c5a      	adds	r2, r3, #1
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d012      	beq.n	800b276 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b254:	3b01      	subs	r3, #1
 800b256:	b29a      	uxth	r2, r3
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b260:	b29b      	uxth	r3, r3
 800b262:	3b01      	subs	r3, #1
 800b264:	b29a      	uxth	r2, r3
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b26e:	f043 0204 	orr.w	r2, r3, #4
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800b276:	f248 0103 	movw	r1, #32771	@ 0x8003
 800b27a:	6878      	ldr	r0, [r7, #4]
 800b27c:	f000 fbe4 	bl	800ba48 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	2210      	movs	r2, #16
 800b286:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	2200      	movs	r2, #0
 800b28c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800b290:	6878      	ldr	r0, [r7, #4]
 800b292:	f7fe fcbc 	bl	8009c0e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800b296:	bf00      	nop
 800b298:	3708      	adds	r7, #8
 800b29a:	46bd      	mov	sp, r7
 800b29c:	bd80      	pop	{r7, pc}
 800b29e:	bf00      	nop
 800b2a0:	ffff0000 	.word	0xffff0000

0800b2a4 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800b2a4:	b580      	push	{r7, lr}
 800b2a6:	b084      	sub	sp, #16
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	6078      	str	r0, [r7, #4]
 800b2ac:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b2b4:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	4a6d      	ldr	r2, [pc, #436]	@ (800b478 <I2C_ITError+0x1d4>)
 800b2c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	2200      	movs	r2, #0
 800b2c8:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b2ce:	683b      	ldr	r3, [r7, #0]
 800b2d0:	431a      	orrs	r2, r3
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800b2d6:	7bfb      	ldrb	r3, [r7, #15]
 800b2d8:	2b28      	cmp	r3, #40	@ 0x28
 800b2da:	d005      	beq.n	800b2e8 <I2C_ITError+0x44>
 800b2dc:	7bfb      	ldrb	r3, [r7, #15]
 800b2de:	2b29      	cmp	r3, #41	@ 0x29
 800b2e0:	d002      	beq.n	800b2e8 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800b2e2:	7bfb      	ldrb	r3, [r7, #15]
 800b2e4:	2b2a      	cmp	r3, #42	@ 0x2a
 800b2e6:	d10b      	bne.n	800b300 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800b2e8:	2103      	movs	r1, #3
 800b2ea:	6878      	ldr	r0, [r7, #4]
 800b2ec:	f000 fbac 	bl	800ba48 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	2228      	movs	r2, #40	@ 0x28
 800b2f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	4a60      	ldr	r2, [pc, #384]	@ (800b47c <I2C_ITError+0x1d8>)
 800b2fc:	635a      	str	r2, [r3, #52]	@ 0x34
 800b2fe:	e030      	b.n	800b362 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800b300:	f248 0103 	movw	r1, #32771	@ 0x8003
 800b304:	6878      	ldr	r0, [r7, #4]
 800b306:	f000 fb9f 	bl	800ba48 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b30a:	6878      	ldr	r0, [r7, #4]
 800b30c:	f000 f8e1 	bl	800b4d2 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b316:	b2db      	uxtb	r3, r3
 800b318:	2b60      	cmp	r3, #96	@ 0x60
 800b31a:	d01f      	beq.n	800b35c <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	2220      	movs	r2, #32
 800b320:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	699b      	ldr	r3, [r3, #24]
 800b32a:	f003 0320 	and.w	r3, r3, #32
 800b32e:	2b20      	cmp	r3, #32
 800b330:	d114      	bne.n	800b35c <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	699b      	ldr	r3, [r3, #24]
 800b338:	f003 0310 	and.w	r3, r3, #16
 800b33c:	2b10      	cmp	r3, #16
 800b33e:	d109      	bne.n	800b354 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	2210      	movs	r2, #16
 800b346:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b34c:	f043 0204 	orr.w	r2, r3, #4
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	2220      	movs	r2, #32
 800b35a:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	2200      	movs	r2, #0
 800b360:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b366:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d039      	beq.n	800b3e4 <I2C_ITError+0x140>
 800b370:	68bb      	ldr	r3, [r7, #8]
 800b372:	2b11      	cmp	r3, #17
 800b374:	d002      	beq.n	800b37c <I2C_ITError+0xd8>
 800b376:	68bb      	ldr	r3, [r7, #8]
 800b378:	2b21      	cmp	r3, #33	@ 0x21
 800b37a:	d133      	bne.n	800b3e4 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b386:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b38a:	d107      	bne.n	800b39c <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	681a      	ldr	r2, [r3, #0]
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b39a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3a0:	4618      	mov	r0, r3
 800b3a2:	f7fd fa59 	bl	8008858 <HAL_DMA_GetState>
 800b3a6:	4603      	mov	r3, r0
 800b3a8:	2b01      	cmp	r3, #1
 800b3aa:	d017      	beq.n	800b3dc <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3b0:	4a33      	ldr	r2, [pc, #204]	@ (800b480 <I2C_ITError+0x1dc>)
 800b3b2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	2200      	movs	r2, #0
 800b3b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3c0:	4618      	mov	r0, r3
 800b3c2:	f7fc f8d9 	bl	8007578 <HAL_DMA_Abort_IT>
 800b3c6:	4603      	mov	r3, r0
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d04d      	beq.n	800b468 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b3d2:	687a      	ldr	r2, [r7, #4]
 800b3d4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800b3d6:	4610      	mov	r0, r2
 800b3d8:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800b3da:	e045      	b.n	800b468 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800b3dc:	6878      	ldr	r0, [r7, #4]
 800b3de:	f000 f851 	bl	800b484 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800b3e2:	e041      	b.n	800b468 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d039      	beq.n	800b460 <I2C_ITError+0x1bc>
 800b3ec:	68bb      	ldr	r3, [r7, #8]
 800b3ee:	2b12      	cmp	r3, #18
 800b3f0:	d002      	beq.n	800b3f8 <I2C_ITError+0x154>
 800b3f2:	68bb      	ldr	r3, [r7, #8]
 800b3f4:	2b22      	cmp	r3, #34	@ 0x22
 800b3f6:	d133      	bne.n	800b460 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b402:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b406:	d107      	bne.n	800b418 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	681a      	ldr	r2, [r3, #0]
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b416:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b41c:	4618      	mov	r0, r3
 800b41e:	f7fd fa1b 	bl	8008858 <HAL_DMA_GetState>
 800b422:	4603      	mov	r3, r0
 800b424:	2b01      	cmp	r3, #1
 800b426:	d017      	beq.n	800b458 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b42c:	4a14      	ldr	r2, [pc, #80]	@ (800b480 <I2C_ITError+0x1dc>)
 800b42e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	2200      	movs	r2, #0
 800b434:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b43c:	4618      	mov	r0, r3
 800b43e:	f7fc f89b 	bl	8007578 <HAL_DMA_Abort_IT>
 800b442:	4603      	mov	r3, r0
 800b444:	2b00      	cmp	r3, #0
 800b446:	d011      	beq.n	800b46c <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b44c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b44e:	687a      	ldr	r2, [r7, #4]
 800b450:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800b452:	4610      	mov	r0, r2
 800b454:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b456:	e009      	b.n	800b46c <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800b458:	6878      	ldr	r0, [r7, #4]
 800b45a:	f000 f813 	bl	800b484 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b45e:	e005      	b.n	800b46c <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800b460:	6878      	ldr	r0, [r7, #4]
 800b462:	f000 f80f 	bl	800b484 <I2C_TreatErrorCallback>
  }
}
 800b466:	e002      	b.n	800b46e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800b468:	bf00      	nop
 800b46a:	e000      	b.n	800b46e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b46c:	bf00      	nop
}
 800b46e:	bf00      	nop
 800b470:	3710      	adds	r7, #16
 800b472:	46bd      	mov	sp, r7
 800b474:	bd80      	pop	{r7, pc}
 800b476:	bf00      	nop
 800b478:	ffff0000 	.word	0xffff0000
 800b47c:	08009eb1 	.word	0x08009eb1
 800b480:	0800b51b 	.word	0x0800b51b

0800b484 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800b484:	b580      	push	{r7, lr}
 800b486:	b082      	sub	sp, #8
 800b488:	af00      	add	r7, sp, #0
 800b48a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b492:	b2db      	uxtb	r3, r3
 800b494:	2b60      	cmp	r3, #96	@ 0x60
 800b496:	d10e      	bne.n	800b4b6 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	2220      	movs	r2, #32
 800b49c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	2200      	movs	r2, #0
 800b4a4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	2200      	movs	r2, #0
 800b4aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800b4ae:	6878      	ldr	r0, [r7, #4]
 800b4b0:	f7fe fbc1 	bl	8009c36 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800b4b4:	e009      	b.n	800b4ca <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	2200      	movs	r2, #0
 800b4ba:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	2200      	movs	r2, #0
 800b4c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800b4c4:	6878      	ldr	r0, [r7, #4]
 800b4c6:	f7f8 fe1f 	bl	8004108 <HAL_I2C_ErrorCallback>
}
 800b4ca:	bf00      	nop
 800b4cc:	3708      	adds	r7, #8
 800b4ce:	46bd      	mov	sp, r7
 800b4d0:	bd80      	pop	{r7, pc}

0800b4d2 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800b4d2:	b480      	push	{r7}
 800b4d4:	b083      	sub	sp, #12
 800b4d6:	af00      	add	r7, sp, #0
 800b4d8:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	699b      	ldr	r3, [r3, #24]
 800b4e0:	f003 0302 	and.w	r3, r3, #2
 800b4e4:	2b02      	cmp	r3, #2
 800b4e6:	d103      	bne.n	800b4f0 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	2200      	movs	r2, #0
 800b4ee:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	699b      	ldr	r3, [r3, #24]
 800b4f6:	f003 0301 	and.w	r3, r3, #1
 800b4fa:	2b01      	cmp	r3, #1
 800b4fc:	d007      	beq.n	800b50e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	699a      	ldr	r2, [r3, #24]
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	f042 0201 	orr.w	r2, r2, #1
 800b50c:	619a      	str	r2, [r3, #24]
  }
}
 800b50e:	bf00      	nop
 800b510:	370c      	adds	r7, #12
 800b512:	46bd      	mov	sp, r7
 800b514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b518:	4770      	bx	lr

0800b51a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800b51a:	b580      	push	{r7, lr}
 800b51c:	b084      	sub	sp, #16
 800b51e:	af00      	add	r7, sp, #0
 800b520:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b526:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d003      	beq.n	800b538 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b534:	2200      	movs	r2, #0
 800b536:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d003      	beq.n	800b548 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b544:	2200      	movs	r2, #0
 800b546:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 800b548:	68f8      	ldr	r0, [r7, #12]
 800b54a:	f7ff ff9b 	bl	800b484 <I2C_TreatErrorCallback>
}
 800b54e:	bf00      	nop
 800b550:	3710      	adds	r7, #16
 800b552:	46bd      	mov	sp, r7
 800b554:	bd80      	pop	{r7, pc}

0800b556 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800b556:	b580      	push	{r7, lr}
 800b558:	b084      	sub	sp, #16
 800b55a:	af00      	add	r7, sp, #0
 800b55c:	60f8      	str	r0, [r7, #12]
 800b55e:	60b9      	str	r1, [r7, #8]
 800b560:	603b      	str	r3, [r7, #0]
 800b562:	4613      	mov	r3, r2
 800b564:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b566:	e03b      	b.n	800b5e0 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b568:	69ba      	ldr	r2, [r7, #24]
 800b56a:	6839      	ldr	r1, [r7, #0]
 800b56c:	68f8      	ldr	r0, [r7, #12]
 800b56e:	f000 f8d5 	bl	800b71c <I2C_IsErrorOccurred>
 800b572:	4603      	mov	r3, r0
 800b574:	2b00      	cmp	r3, #0
 800b576:	d001      	beq.n	800b57c <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800b578:	2301      	movs	r3, #1
 800b57a:	e041      	b.n	800b600 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b57c:	683b      	ldr	r3, [r7, #0]
 800b57e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b582:	d02d      	beq.n	800b5e0 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b584:	f7fa fd50 	bl	8006028 <HAL_GetTick>
 800b588:	4602      	mov	r2, r0
 800b58a:	69bb      	ldr	r3, [r7, #24]
 800b58c:	1ad3      	subs	r3, r2, r3
 800b58e:	683a      	ldr	r2, [r7, #0]
 800b590:	429a      	cmp	r2, r3
 800b592:	d302      	bcc.n	800b59a <I2C_WaitOnFlagUntilTimeout+0x44>
 800b594:	683b      	ldr	r3, [r7, #0]
 800b596:	2b00      	cmp	r3, #0
 800b598:	d122      	bne.n	800b5e0 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	699a      	ldr	r2, [r3, #24]
 800b5a0:	68bb      	ldr	r3, [r7, #8]
 800b5a2:	4013      	ands	r3, r2
 800b5a4:	68ba      	ldr	r2, [r7, #8]
 800b5a6:	429a      	cmp	r2, r3
 800b5a8:	bf0c      	ite	eq
 800b5aa:	2301      	moveq	r3, #1
 800b5ac:	2300      	movne	r3, #0
 800b5ae:	b2db      	uxtb	r3, r3
 800b5b0:	461a      	mov	r2, r3
 800b5b2:	79fb      	ldrb	r3, [r7, #7]
 800b5b4:	429a      	cmp	r2, r3
 800b5b6:	d113      	bne.n	800b5e0 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b5bc:	f043 0220 	orr.w	r2, r3, #32
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	2220      	movs	r2, #32
 800b5c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	2200      	movs	r2, #0
 800b5d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	2200      	movs	r2, #0
 800b5d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800b5dc:	2301      	movs	r3, #1
 800b5de:	e00f      	b.n	800b600 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	699a      	ldr	r2, [r3, #24]
 800b5e6:	68bb      	ldr	r3, [r7, #8]
 800b5e8:	4013      	ands	r3, r2
 800b5ea:	68ba      	ldr	r2, [r7, #8]
 800b5ec:	429a      	cmp	r2, r3
 800b5ee:	bf0c      	ite	eq
 800b5f0:	2301      	moveq	r3, #1
 800b5f2:	2300      	movne	r3, #0
 800b5f4:	b2db      	uxtb	r3, r3
 800b5f6:	461a      	mov	r2, r3
 800b5f8:	79fb      	ldrb	r3, [r7, #7]
 800b5fa:	429a      	cmp	r2, r3
 800b5fc:	d0b4      	beq.n	800b568 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b5fe:	2300      	movs	r3, #0
}
 800b600:	4618      	mov	r0, r3
 800b602:	3710      	adds	r7, #16
 800b604:	46bd      	mov	sp, r7
 800b606:	bd80      	pop	{r7, pc}

0800b608 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b608:	b580      	push	{r7, lr}
 800b60a:	b084      	sub	sp, #16
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	60f8      	str	r0, [r7, #12]
 800b610:	60b9      	str	r1, [r7, #8]
 800b612:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b614:	e033      	b.n	800b67e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b616:	687a      	ldr	r2, [r7, #4]
 800b618:	68b9      	ldr	r1, [r7, #8]
 800b61a:	68f8      	ldr	r0, [r7, #12]
 800b61c:	f000 f87e 	bl	800b71c <I2C_IsErrorOccurred>
 800b620:	4603      	mov	r3, r0
 800b622:	2b00      	cmp	r3, #0
 800b624:	d001      	beq.n	800b62a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b626:	2301      	movs	r3, #1
 800b628:	e031      	b.n	800b68e <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b62a:	68bb      	ldr	r3, [r7, #8]
 800b62c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b630:	d025      	beq.n	800b67e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b632:	f7fa fcf9 	bl	8006028 <HAL_GetTick>
 800b636:	4602      	mov	r2, r0
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	1ad3      	subs	r3, r2, r3
 800b63c:	68ba      	ldr	r2, [r7, #8]
 800b63e:	429a      	cmp	r2, r3
 800b640:	d302      	bcc.n	800b648 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800b642:	68bb      	ldr	r3, [r7, #8]
 800b644:	2b00      	cmp	r3, #0
 800b646:	d11a      	bne.n	800b67e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	699b      	ldr	r3, [r3, #24]
 800b64e:	f003 0302 	and.w	r3, r3, #2
 800b652:	2b02      	cmp	r3, #2
 800b654:	d013      	beq.n	800b67e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b65a:	f043 0220 	orr.w	r2, r3, #32
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	2220      	movs	r2, #32
 800b666:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	2200      	movs	r2, #0
 800b66e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	2200      	movs	r2, #0
 800b676:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800b67a:	2301      	movs	r3, #1
 800b67c:	e007      	b.n	800b68e <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	699b      	ldr	r3, [r3, #24]
 800b684:	f003 0302 	and.w	r3, r3, #2
 800b688:	2b02      	cmp	r3, #2
 800b68a:	d1c4      	bne.n	800b616 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800b68c:	2300      	movs	r3, #0
}
 800b68e:	4618      	mov	r0, r3
 800b690:	3710      	adds	r7, #16
 800b692:	46bd      	mov	sp, r7
 800b694:	bd80      	pop	{r7, pc}

0800b696 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b696:	b580      	push	{r7, lr}
 800b698:	b084      	sub	sp, #16
 800b69a:	af00      	add	r7, sp, #0
 800b69c:	60f8      	str	r0, [r7, #12]
 800b69e:	60b9      	str	r1, [r7, #8]
 800b6a0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b6a2:	e02f      	b.n	800b704 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b6a4:	687a      	ldr	r2, [r7, #4]
 800b6a6:	68b9      	ldr	r1, [r7, #8]
 800b6a8:	68f8      	ldr	r0, [r7, #12]
 800b6aa:	f000 f837 	bl	800b71c <I2C_IsErrorOccurred>
 800b6ae:	4603      	mov	r3, r0
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d001      	beq.n	800b6b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b6b4:	2301      	movs	r3, #1
 800b6b6:	e02d      	b.n	800b714 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b6b8:	f7fa fcb6 	bl	8006028 <HAL_GetTick>
 800b6bc:	4602      	mov	r2, r0
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	1ad3      	subs	r3, r2, r3
 800b6c2:	68ba      	ldr	r2, [r7, #8]
 800b6c4:	429a      	cmp	r2, r3
 800b6c6:	d302      	bcc.n	800b6ce <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800b6c8:	68bb      	ldr	r3, [r7, #8]
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d11a      	bne.n	800b704 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	699b      	ldr	r3, [r3, #24]
 800b6d4:	f003 0320 	and.w	r3, r3, #32
 800b6d8:	2b20      	cmp	r3, #32
 800b6da:	d013      	beq.n	800b704 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6e0:	f043 0220 	orr.w	r2, r3, #32
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	2220      	movs	r2, #32
 800b6ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	2200      	movs	r2, #0
 800b6f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	2200      	movs	r2, #0
 800b6fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800b700:	2301      	movs	r3, #1
 800b702:	e007      	b.n	800b714 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	699b      	ldr	r3, [r3, #24]
 800b70a:	f003 0320 	and.w	r3, r3, #32
 800b70e:	2b20      	cmp	r3, #32
 800b710:	d1c8      	bne.n	800b6a4 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800b712:	2300      	movs	r3, #0
}
 800b714:	4618      	mov	r0, r3
 800b716:	3710      	adds	r7, #16
 800b718:	46bd      	mov	sp, r7
 800b71a:	bd80      	pop	{r7, pc}

0800b71c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b71c:	b580      	push	{r7, lr}
 800b71e:	b08a      	sub	sp, #40	@ 0x28
 800b720:	af00      	add	r7, sp, #0
 800b722:	60f8      	str	r0, [r7, #12]
 800b724:	60b9      	str	r1, [r7, #8]
 800b726:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b728:	2300      	movs	r3, #0
 800b72a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	699b      	ldr	r3, [r3, #24]
 800b734:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800b736:	2300      	movs	r3, #0
 800b738:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800b73e:	69bb      	ldr	r3, [r7, #24]
 800b740:	f003 0310 	and.w	r3, r3, #16
 800b744:	2b00      	cmp	r3, #0
 800b746:	d068      	beq.n	800b81a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	2210      	movs	r2, #16
 800b74e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b750:	e049      	b.n	800b7e6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800b752:	68bb      	ldr	r3, [r7, #8]
 800b754:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b758:	d045      	beq.n	800b7e6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800b75a:	f7fa fc65 	bl	8006028 <HAL_GetTick>
 800b75e:	4602      	mov	r2, r0
 800b760:	69fb      	ldr	r3, [r7, #28]
 800b762:	1ad3      	subs	r3, r2, r3
 800b764:	68ba      	ldr	r2, [r7, #8]
 800b766:	429a      	cmp	r2, r3
 800b768:	d302      	bcc.n	800b770 <I2C_IsErrorOccurred+0x54>
 800b76a:	68bb      	ldr	r3, [r7, #8]
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d13a      	bne.n	800b7e6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	685b      	ldr	r3, [r3, #4]
 800b776:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b77a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b782:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	699b      	ldr	r3, [r3, #24]
 800b78a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b78e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b792:	d121      	bne.n	800b7d8 <I2C_IsErrorOccurred+0xbc>
 800b794:	697b      	ldr	r3, [r7, #20]
 800b796:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b79a:	d01d      	beq.n	800b7d8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800b79c:	7cfb      	ldrb	r3, [r7, #19]
 800b79e:	2b20      	cmp	r3, #32
 800b7a0:	d01a      	beq.n	800b7d8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	685a      	ldr	r2, [r3, #4]
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b7b0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800b7b2:	f7fa fc39 	bl	8006028 <HAL_GetTick>
 800b7b6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b7b8:	e00e      	b.n	800b7d8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800b7ba:	f7fa fc35 	bl	8006028 <HAL_GetTick>
 800b7be:	4602      	mov	r2, r0
 800b7c0:	69fb      	ldr	r3, [r7, #28]
 800b7c2:	1ad3      	subs	r3, r2, r3
 800b7c4:	2b19      	cmp	r3, #25
 800b7c6:	d907      	bls.n	800b7d8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800b7c8:	6a3b      	ldr	r3, [r7, #32]
 800b7ca:	f043 0320 	orr.w	r3, r3, #32
 800b7ce:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800b7d0:	2301      	movs	r3, #1
 800b7d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800b7d6:	e006      	b.n	800b7e6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	699b      	ldr	r3, [r3, #24]
 800b7de:	f003 0320 	and.w	r3, r3, #32
 800b7e2:	2b20      	cmp	r3, #32
 800b7e4:	d1e9      	bne.n	800b7ba <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	699b      	ldr	r3, [r3, #24]
 800b7ec:	f003 0320 	and.w	r3, r3, #32
 800b7f0:	2b20      	cmp	r3, #32
 800b7f2:	d003      	beq.n	800b7fc <I2C_IsErrorOccurred+0xe0>
 800b7f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d0aa      	beq.n	800b752 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800b7fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b800:	2b00      	cmp	r3, #0
 800b802:	d103      	bne.n	800b80c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	2220      	movs	r2, #32
 800b80a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800b80c:	6a3b      	ldr	r3, [r7, #32]
 800b80e:	f043 0304 	orr.w	r3, r3, #4
 800b812:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800b814:	2301      	movs	r3, #1
 800b816:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	699b      	ldr	r3, [r3, #24]
 800b820:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800b822:	69bb      	ldr	r3, [r7, #24]
 800b824:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d00b      	beq.n	800b844 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800b82c:	6a3b      	ldr	r3, [r7, #32]
 800b82e:	f043 0301 	orr.w	r3, r3, #1
 800b832:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b83c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b83e:	2301      	movs	r3, #1
 800b840:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800b844:	69bb      	ldr	r3, [r7, #24]
 800b846:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d00b      	beq.n	800b866 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800b84e:	6a3b      	ldr	r3, [r7, #32]
 800b850:	f043 0308 	orr.w	r3, r3, #8
 800b854:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b85e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b860:	2301      	movs	r3, #1
 800b862:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800b866:	69bb      	ldr	r3, [r7, #24]
 800b868:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d00b      	beq.n	800b888 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800b870:	6a3b      	ldr	r3, [r7, #32]
 800b872:	f043 0302 	orr.w	r3, r3, #2
 800b876:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b880:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b882:	2301      	movs	r3, #1
 800b884:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800b888:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d01c      	beq.n	800b8ca <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b890:	68f8      	ldr	r0, [r7, #12]
 800b892:	f7ff fe1e 	bl	800b4d2 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	6859      	ldr	r1, [r3, #4]
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	681a      	ldr	r2, [r3, #0]
 800b8a0:	4b0d      	ldr	r3, [pc, #52]	@ (800b8d8 <I2C_IsErrorOccurred+0x1bc>)
 800b8a2:	400b      	ands	r3, r1
 800b8a4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b8aa:	6a3b      	ldr	r3, [r7, #32]
 800b8ac:	431a      	orrs	r2, r3
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	2220      	movs	r2, #32
 800b8b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	2200      	movs	r2, #0
 800b8be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	2200      	movs	r2, #0
 800b8c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800b8ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b8ce:	4618      	mov	r0, r3
 800b8d0:	3728      	adds	r7, #40	@ 0x28
 800b8d2:	46bd      	mov	sp, r7
 800b8d4:	bd80      	pop	{r7, pc}
 800b8d6:	bf00      	nop
 800b8d8:	fe00e800 	.word	0xfe00e800

0800b8dc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800b8dc:	b480      	push	{r7}
 800b8de:	b087      	sub	sp, #28
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	60f8      	str	r0, [r7, #12]
 800b8e4:	607b      	str	r3, [r7, #4]
 800b8e6:	460b      	mov	r3, r1
 800b8e8:	817b      	strh	r3, [r7, #10]
 800b8ea:	4613      	mov	r3, r2
 800b8ec:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b8ee:	897b      	ldrh	r3, [r7, #10]
 800b8f0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b8f4:	7a7b      	ldrb	r3, [r7, #9]
 800b8f6:	041b      	lsls	r3, r3, #16
 800b8f8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b8fc:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b902:	6a3b      	ldr	r3, [r7, #32]
 800b904:	4313      	orrs	r3, r2
 800b906:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b90a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	685a      	ldr	r2, [r3, #4]
 800b912:	6a3b      	ldr	r3, [r7, #32]
 800b914:	0d5b      	lsrs	r3, r3, #21
 800b916:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800b91a:	4b08      	ldr	r3, [pc, #32]	@ (800b93c <I2C_TransferConfig+0x60>)
 800b91c:	430b      	orrs	r3, r1
 800b91e:	43db      	mvns	r3, r3
 800b920:	ea02 0103 	and.w	r1, r2, r3
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	697a      	ldr	r2, [r7, #20]
 800b92a:	430a      	orrs	r2, r1
 800b92c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800b92e:	bf00      	nop
 800b930:	371c      	adds	r7, #28
 800b932:	46bd      	mov	sp, r7
 800b934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b938:	4770      	bx	lr
 800b93a:	bf00      	nop
 800b93c:	03ff63ff 	.word	0x03ff63ff

0800b940 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800b940:	b480      	push	{r7}
 800b942:	b085      	sub	sp, #20
 800b944:	af00      	add	r7, sp, #0
 800b946:	6078      	str	r0, [r7, #4]
 800b948:	460b      	mov	r3, r1
 800b94a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800b94c:	2300      	movs	r3, #0
 800b94e:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b954:	4a39      	ldr	r2, [pc, #228]	@ (800ba3c <I2C_Enable_IRQ+0xfc>)
 800b956:	4293      	cmp	r3, r2
 800b958:	d032      	beq.n	800b9c0 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800b95e:	4a38      	ldr	r2, [pc, #224]	@ (800ba40 <I2C_Enable_IRQ+0x100>)
 800b960:	4293      	cmp	r3, r2
 800b962:	d02d      	beq.n	800b9c0 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800b968:	4a36      	ldr	r2, [pc, #216]	@ (800ba44 <I2C_Enable_IRQ+0x104>)
 800b96a:	4293      	cmp	r3, r2
 800b96c:	d028      	beq.n	800b9c0 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800b96e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b972:	2b00      	cmp	r3, #0
 800b974:	da03      	bge.n	800b97e <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800b97c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800b97e:	887b      	ldrh	r3, [r7, #2]
 800b980:	f003 0301 	and.w	r3, r3, #1
 800b984:	2b00      	cmp	r3, #0
 800b986:	d003      	beq.n	800b990 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800b98e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800b990:	887b      	ldrh	r3, [r7, #2]
 800b992:	f003 0302 	and.w	r3, r3, #2
 800b996:	2b00      	cmp	r3, #0
 800b998:	d003      	beq.n	800b9a2 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800b9a0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800b9a2:	887b      	ldrh	r3, [r7, #2]
 800b9a4:	2b10      	cmp	r3, #16
 800b9a6:	d103      	bne.n	800b9b0 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800b9ae:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800b9b0:	887b      	ldrh	r3, [r7, #2]
 800b9b2:	2b20      	cmp	r3, #32
 800b9b4:	d133      	bne.n	800ba1e <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	f043 0320 	orr.w	r3, r3, #32
 800b9bc:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800b9be:	e02e      	b.n	800ba1e <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800b9c0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	da03      	bge.n	800b9d0 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800b9ce:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800b9d0:	887b      	ldrh	r3, [r7, #2]
 800b9d2:	f003 0301 	and.w	r3, r3, #1
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d003      	beq.n	800b9e2 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800b9e0:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800b9e2:	887b      	ldrh	r3, [r7, #2]
 800b9e4:	f003 0302 	and.w	r3, r3, #2
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d003      	beq.n	800b9f4 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800b9f2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800b9f4:	887b      	ldrh	r3, [r7, #2]
 800b9f6:	2b10      	cmp	r3, #16
 800b9f8:	d103      	bne.n	800ba02 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800ba00:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800ba02:	887b      	ldrh	r3, [r7, #2]
 800ba04:	2b20      	cmp	r3, #32
 800ba06:	d103      	bne.n	800ba10 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800ba0e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800ba10:	887b      	ldrh	r3, [r7, #2]
 800ba12:	2b40      	cmp	r3, #64	@ 0x40
 800ba14:	d103      	bne.n	800ba1e <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ba1c:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	6819      	ldr	r1, [r3, #0]
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	68fa      	ldr	r2, [r7, #12]
 800ba2a:	430a      	orrs	r2, r1
 800ba2c:	601a      	str	r2, [r3, #0]
}
 800ba2e:	bf00      	nop
 800ba30:	3714      	adds	r7, #20
 800ba32:	46bd      	mov	sp, r7
 800ba34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba38:	4770      	bx	lr
 800ba3a:	bf00      	nop
 800ba3c:	0800a0b9 	.word	0x0800a0b9
 800ba40:	0800a501 	.word	0x0800a501
 800ba44:	0800a2a1 	.word	0x0800a2a1

0800ba48 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800ba48:	b480      	push	{r7}
 800ba4a:	b085      	sub	sp, #20
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
 800ba50:	460b      	mov	r3, r1
 800ba52:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800ba54:	2300      	movs	r3, #0
 800ba56:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800ba58:	887b      	ldrh	r3, [r7, #2]
 800ba5a:	f003 0301 	and.w	r3, r3, #1
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d00f      	beq.n	800ba82 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800ba68:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ba70:	b2db      	uxtb	r3, r3
 800ba72:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800ba76:	2b28      	cmp	r3, #40	@ 0x28
 800ba78:	d003      	beq.n	800ba82 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800ba80:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800ba82:	887b      	ldrh	r3, [r7, #2]
 800ba84:	f003 0302 	and.w	r3, r3, #2
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d00f      	beq.n	800baac <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800ba92:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ba9a:	b2db      	uxtb	r3, r3
 800ba9c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800baa0:	2b28      	cmp	r3, #40	@ 0x28
 800baa2:	d003      	beq.n	800baac <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800baaa:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800baac:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	da03      	bge.n	800babc <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800baba:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800babc:	887b      	ldrh	r3, [r7, #2]
 800babe:	2b10      	cmp	r3, #16
 800bac0:	d103      	bne.n	800baca <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800bac8:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800baca:	887b      	ldrh	r3, [r7, #2]
 800bacc:	2b20      	cmp	r3, #32
 800bace:	d103      	bne.n	800bad8 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	f043 0320 	orr.w	r3, r3, #32
 800bad6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800bad8:	887b      	ldrh	r3, [r7, #2]
 800bada:	2b40      	cmp	r3, #64	@ 0x40
 800badc:	d103      	bne.n	800bae6 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bae4:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	6819      	ldr	r1, [r3, #0]
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	43da      	mvns	r2, r3
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	400a      	ands	r2, r1
 800baf6:	601a      	str	r2, [r3, #0]
}
 800baf8:	bf00      	nop
 800bafa:	3714      	adds	r7, #20
 800bafc:	46bd      	mov	sp, r7
 800bafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb02:	4770      	bx	lr

0800bb04 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800bb04:	b580      	push	{r7, lr}
 800bb06:	b086      	sub	sp, #24
 800bb08:	af02      	add	r7, sp, #8
 800bb0a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d101      	bne.n	800bb16 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800bb12:	2301      	movs	r3, #1
 800bb14:	e0fe      	b.n	800bd14 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800bb1c:	b2db      	uxtb	r3, r3
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d106      	bne.n	800bb30 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	2200      	movs	r2, #0
 800bb26:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800bb2a:	6878      	ldr	r0, [r7, #4]
 800bb2c:	f00b ffde 	bl	8017aec <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	2203      	movs	r2, #3
 800bb34:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	4618      	mov	r0, r3
 800bb3e:	f008 fb9e 	bl	801427e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	6818      	ldr	r0, [r3, #0]
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	7c1a      	ldrb	r2, [r3, #16]
 800bb4a:	f88d 2000 	strb.w	r2, [sp]
 800bb4e:	3304      	adds	r3, #4
 800bb50:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bb52:	f008 fa6f 	bl	8014034 <USB_CoreInit>
 800bb56:	4603      	mov	r3, r0
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d005      	beq.n	800bb68 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	2202      	movs	r2, #2
 800bb60:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800bb64:	2301      	movs	r3, #1
 800bb66:	e0d5      	b.n	800bd14 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	2100      	movs	r1, #0
 800bb6e:	4618      	mov	r0, r3
 800bb70:	f008 fb96 	bl	80142a0 <USB_SetCurrentMode>
 800bb74:	4603      	mov	r3, r0
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d005      	beq.n	800bb86 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	2202      	movs	r2, #2
 800bb7e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800bb82:	2301      	movs	r3, #1
 800bb84:	e0c6      	b.n	800bd14 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bb86:	2300      	movs	r3, #0
 800bb88:	73fb      	strb	r3, [r7, #15]
 800bb8a:	e04a      	b.n	800bc22 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800bb8c:	7bfa      	ldrb	r2, [r7, #15]
 800bb8e:	6879      	ldr	r1, [r7, #4]
 800bb90:	4613      	mov	r3, r2
 800bb92:	00db      	lsls	r3, r3, #3
 800bb94:	4413      	add	r3, r2
 800bb96:	009b      	lsls	r3, r3, #2
 800bb98:	440b      	add	r3, r1
 800bb9a:	3315      	adds	r3, #21
 800bb9c:	2201      	movs	r2, #1
 800bb9e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800bba0:	7bfa      	ldrb	r2, [r7, #15]
 800bba2:	6879      	ldr	r1, [r7, #4]
 800bba4:	4613      	mov	r3, r2
 800bba6:	00db      	lsls	r3, r3, #3
 800bba8:	4413      	add	r3, r2
 800bbaa:	009b      	lsls	r3, r3, #2
 800bbac:	440b      	add	r3, r1
 800bbae:	3314      	adds	r3, #20
 800bbb0:	7bfa      	ldrb	r2, [r7, #15]
 800bbb2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800bbb4:	7bfa      	ldrb	r2, [r7, #15]
 800bbb6:	7bfb      	ldrb	r3, [r7, #15]
 800bbb8:	b298      	uxth	r0, r3
 800bbba:	6879      	ldr	r1, [r7, #4]
 800bbbc:	4613      	mov	r3, r2
 800bbbe:	00db      	lsls	r3, r3, #3
 800bbc0:	4413      	add	r3, r2
 800bbc2:	009b      	lsls	r3, r3, #2
 800bbc4:	440b      	add	r3, r1
 800bbc6:	332e      	adds	r3, #46	@ 0x2e
 800bbc8:	4602      	mov	r2, r0
 800bbca:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800bbcc:	7bfa      	ldrb	r2, [r7, #15]
 800bbce:	6879      	ldr	r1, [r7, #4]
 800bbd0:	4613      	mov	r3, r2
 800bbd2:	00db      	lsls	r3, r3, #3
 800bbd4:	4413      	add	r3, r2
 800bbd6:	009b      	lsls	r3, r3, #2
 800bbd8:	440b      	add	r3, r1
 800bbda:	3318      	adds	r3, #24
 800bbdc:	2200      	movs	r2, #0
 800bbde:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800bbe0:	7bfa      	ldrb	r2, [r7, #15]
 800bbe2:	6879      	ldr	r1, [r7, #4]
 800bbe4:	4613      	mov	r3, r2
 800bbe6:	00db      	lsls	r3, r3, #3
 800bbe8:	4413      	add	r3, r2
 800bbea:	009b      	lsls	r3, r3, #2
 800bbec:	440b      	add	r3, r1
 800bbee:	331c      	adds	r3, #28
 800bbf0:	2200      	movs	r2, #0
 800bbf2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800bbf4:	7bfa      	ldrb	r2, [r7, #15]
 800bbf6:	6879      	ldr	r1, [r7, #4]
 800bbf8:	4613      	mov	r3, r2
 800bbfa:	00db      	lsls	r3, r3, #3
 800bbfc:	4413      	add	r3, r2
 800bbfe:	009b      	lsls	r3, r3, #2
 800bc00:	440b      	add	r3, r1
 800bc02:	3320      	adds	r3, #32
 800bc04:	2200      	movs	r2, #0
 800bc06:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800bc08:	7bfa      	ldrb	r2, [r7, #15]
 800bc0a:	6879      	ldr	r1, [r7, #4]
 800bc0c:	4613      	mov	r3, r2
 800bc0e:	00db      	lsls	r3, r3, #3
 800bc10:	4413      	add	r3, r2
 800bc12:	009b      	lsls	r3, r3, #2
 800bc14:	440b      	add	r3, r1
 800bc16:	3324      	adds	r3, #36	@ 0x24
 800bc18:	2200      	movs	r2, #0
 800bc1a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bc1c:	7bfb      	ldrb	r3, [r7, #15]
 800bc1e:	3301      	adds	r3, #1
 800bc20:	73fb      	strb	r3, [r7, #15]
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	791b      	ldrb	r3, [r3, #4]
 800bc26:	7bfa      	ldrb	r2, [r7, #15]
 800bc28:	429a      	cmp	r2, r3
 800bc2a:	d3af      	bcc.n	800bb8c <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bc2c:	2300      	movs	r3, #0
 800bc2e:	73fb      	strb	r3, [r7, #15]
 800bc30:	e044      	b.n	800bcbc <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800bc32:	7bfa      	ldrb	r2, [r7, #15]
 800bc34:	6879      	ldr	r1, [r7, #4]
 800bc36:	4613      	mov	r3, r2
 800bc38:	00db      	lsls	r3, r3, #3
 800bc3a:	4413      	add	r3, r2
 800bc3c:	009b      	lsls	r3, r3, #2
 800bc3e:	440b      	add	r3, r1
 800bc40:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800bc44:	2200      	movs	r2, #0
 800bc46:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800bc48:	7bfa      	ldrb	r2, [r7, #15]
 800bc4a:	6879      	ldr	r1, [r7, #4]
 800bc4c:	4613      	mov	r3, r2
 800bc4e:	00db      	lsls	r3, r3, #3
 800bc50:	4413      	add	r3, r2
 800bc52:	009b      	lsls	r3, r3, #2
 800bc54:	440b      	add	r3, r1
 800bc56:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800bc5a:	7bfa      	ldrb	r2, [r7, #15]
 800bc5c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800bc5e:	7bfa      	ldrb	r2, [r7, #15]
 800bc60:	6879      	ldr	r1, [r7, #4]
 800bc62:	4613      	mov	r3, r2
 800bc64:	00db      	lsls	r3, r3, #3
 800bc66:	4413      	add	r3, r2
 800bc68:	009b      	lsls	r3, r3, #2
 800bc6a:	440b      	add	r3, r1
 800bc6c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800bc70:	2200      	movs	r2, #0
 800bc72:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800bc74:	7bfa      	ldrb	r2, [r7, #15]
 800bc76:	6879      	ldr	r1, [r7, #4]
 800bc78:	4613      	mov	r3, r2
 800bc7a:	00db      	lsls	r3, r3, #3
 800bc7c:	4413      	add	r3, r2
 800bc7e:	009b      	lsls	r3, r3, #2
 800bc80:	440b      	add	r3, r1
 800bc82:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800bc86:	2200      	movs	r2, #0
 800bc88:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800bc8a:	7bfa      	ldrb	r2, [r7, #15]
 800bc8c:	6879      	ldr	r1, [r7, #4]
 800bc8e:	4613      	mov	r3, r2
 800bc90:	00db      	lsls	r3, r3, #3
 800bc92:	4413      	add	r3, r2
 800bc94:	009b      	lsls	r3, r3, #2
 800bc96:	440b      	add	r3, r1
 800bc98:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800bc9c:	2200      	movs	r2, #0
 800bc9e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800bca0:	7bfa      	ldrb	r2, [r7, #15]
 800bca2:	6879      	ldr	r1, [r7, #4]
 800bca4:	4613      	mov	r3, r2
 800bca6:	00db      	lsls	r3, r3, #3
 800bca8:	4413      	add	r3, r2
 800bcaa:	009b      	lsls	r3, r3, #2
 800bcac:	440b      	add	r3, r1
 800bcae:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800bcb2:	2200      	movs	r2, #0
 800bcb4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bcb6:	7bfb      	ldrb	r3, [r7, #15]
 800bcb8:	3301      	adds	r3, #1
 800bcba:	73fb      	strb	r3, [r7, #15]
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	791b      	ldrb	r3, [r3, #4]
 800bcc0:	7bfa      	ldrb	r2, [r7, #15]
 800bcc2:	429a      	cmp	r2, r3
 800bcc4:	d3b5      	bcc.n	800bc32 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	6818      	ldr	r0, [r3, #0]
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	7c1a      	ldrb	r2, [r3, #16]
 800bcce:	f88d 2000 	strb.w	r2, [sp]
 800bcd2:	3304      	adds	r3, #4
 800bcd4:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bcd6:	f008 fb2f 	bl	8014338 <USB_DevInit>
 800bcda:	4603      	mov	r3, r0
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d005      	beq.n	800bcec <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	2202      	movs	r2, #2
 800bce4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800bce8:	2301      	movs	r3, #1
 800bcea:	e013      	b.n	800bd14 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	2200      	movs	r2, #0
 800bcf0:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	2201      	movs	r2, #1
 800bcf6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	7b1b      	ldrb	r3, [r3, #12]
 800bcfe:	2b01      	cmp	r3, #1
 800bd00:	d102      	bne.n	800bd08 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800bd02:	6878      	ldr	r0, [r7, #4]
 800bd04:	f001 f96e 	bl	800cfe4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	4618      	mov	r0, r3
 800bd0e:	f009 fb72 	bl	80153f6 <USB_DevDisconnect>

  return HAL_OK;
 800bd12:	2300      	movs	r3, #0
}
 800bd14:	4618      	mov	r0, r3
 800bd16:	3710      	adds	r7, #16
 800bd18:	46bd      	mov	sp, r7
 800bd1a:	bd80      	pop	{r7, pc}

0800bd1c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800bd1c:	b580      	push	{r7, lr}
 800bd1e:	b084      	sub	sp, #16
 800bd20:	af00      	add	r7, sp, #0
 800bd22:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800bd30:	2b01      	cmp	r3, #1
 800bd32:	d101      	bne.n	800bd38 <HAL_PCD_Start+0x1c>
 800bd34:	2302      	movs	r3, #2
 800bd36:	e022      	b.n	800bd7e <HAL_PCD_Start+0x62>
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	2201      	movs	r2, #1
 800bd3c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	68db      	ldr	r3, [r3, #12]
 800bd44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d009      	beq.n	800bd60 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800bd50:	2b01      	cmp	r3, #1
 800bd52:	d105      	bne.n	800bd60 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd58:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	4618      	mov	r0, r3
 800bd66:	f008 fa79 	bl	801425c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	4618      	mov	r0, r3
 800bd70:	f009 fb20 	bl	80153b4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	2200      	movs	r2, #0
 800bd78:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800bd7c:	2300      	movs	r3, #0
}
 800bd7e:	4618      	mov	r0, r3
 800bd80:	3710      	adds	r7, #16
 800bd82:	46bd      	mov	sp, r7
 800bd84:	bd80      	pop	{r7, pc}

0800bd86 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800bd86:	b590      	push	{r4, r7, lr}
 800bd88:	b08d      	sub	sp, #52	@ 0x34
 800bd8a:	af00      	add	r7, sp, #0
 800bd8c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd94:	6a3b      	ldr	r3, [r7, #32]
 800bd96:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	4618      	mov	r0, r3
 800bd9e:	f009 fbde 	bl	801555e <USB_GetMode>
 800bda2:	4603      	mov	r3, r0
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	f040 84b9 	bne.w	800c71c <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	4618      	mov	r0, r3
 800bdb0:	f009 fb42 	bl	8015438 <USB_ReadInterrupts>
 800bdb4:	4603      	mov	r3, r0
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	f000 84af 	beq.w	800c71a <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800bdbc:	69fb      	ldr	r3, [r7, #28]
 800bdbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bdc2:	689b      	ldr	r3, [r3, #8]
 800bdc4:	0a1b      	lsrs	r3, r3, #8
 800bdc6:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	4618      	mov	r0, r3
 800bdd6:	f009 fb2f 	bl	8015438 <USB_ReadInterrupts>
 800bdda:	4603      	mov	r3, r0
 800bddc:	f003 0302 	and.w	r3, r3, #2
 800bde0:	2b02      	cmp	r3, #2
 800bde2:	d107      	bne.n	800bdf4 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	695a      	ldr	r2, [r3, #20]
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	f002 0202 	and.w	r2, r2, #2
 800bdf2:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	4618      	mov	r0, r3
 800bdfa:	f009 fb1d 	bl	8015438 <USB_ReadInterrupts>
 800bdfe:	4603      	mov	r3, r0
 800be00:	f003 0310 	and.w	r3, r3, #16
 800be04:	2b10      	cmp	r3, #16
 800be06:	d161      	bne.n	800becc <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	699a      	ldr	r2, [r3, #24]
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	f022 0210 	bic.w	r2, r2, #16
 800be16:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800be18:	6a3b      	ldr	r3, [r7, #32]
 800be1a:	6a1b      	ldr	r3, [r3, #32]
 800be1c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800be1e:	69bb      	ldr	r3, [r7, #24]
 800be20:	f003 020f 	and.w	r2, r3, #15
 800be24:	4613      	mov	r3, r2
 800be26:	00db      	lsls	r3, r3, #3
 800be28:	4413      	add	r3, r2
 800be2a:	009b      	lsls	r3, r3, #2
 800be2c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800be30:	687a      	ldr	r2, [r7, #4]
 800be32:	4413      	add	r3, r2
 800be34:	3304      	adds	r3, #4
 800be36:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800be38:	69bb      	ldr	r3, [r7, #24]
 800be3a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800be3e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800be42:	d124      	bne.n	800be8e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800be44:	69ba      	ldr	r2, [r7, #24]
 800be46:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800be4a:	4013      	ands	r3, r2
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d035      	beq.n	800bebc <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800be50:	697b      	ldr	r3, [r7, #20]
 800be52:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800be54:	69bb      	ldr	r3, [r7, #24]
 800be56:	091b      	lsrs	r3, r3, #4
 800be58:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800be5a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800be5e:	b29b      	uxth	r3, r3
 800be60:	461a      	mov	r2, r3
 800be62:	6a38      	ldr	r0, [r7, #32]
 800be64:	f009 f954 	bl	8015110 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800be68:	697b      	ldr	r3, [r7, #20]
 800be6a:	68da      	ldr	r2, [r3, #12]
 800be6c:	69bb      	ldr	r3, [r7, #24]
 800be6e:	091b      	lsrs	r3, r3, #4
 800be70:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800be74:	441a      	add	r2, r3
 800be76:	697b      	ldr	r3, [r7, #20]
 800be78:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800be7a:	697b      	ldr	r3, [r7, #20]
 800be7c:	695a      	ldr	r2, [r3, #20]
 800be7e:	69bb      	ldr	r3, [r7, #24]
 800be80:	091b      	lsrs	r3, r3, #4
 800be82:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800be86:	441a      	add	r2, r3
 800be88:	697b      	ldr	r3, [r7, #20]
 800be8a:	615a      	str	r2, [r3, #20]
 800be8c:	e016      	b.n	800bebc <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800be8e:	69bb      	ldr	r3, [r7, #24]
 800be90:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800be94:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800be98:	d110      	bne.n	800bebc <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800bea0:	2208      	movs	r2, #8
 800bea2:	4619      	mov	r1, r3
 800bea4:	6a38      	ldr	r0, [r7, #32]
 800bea6:	f009 f933 	bl	8015110 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800beaa:	697b      	ldr	r3, [r7, #20]
 800beac:	695a      	ldr	r2, [r3, #20]
 800beae:	69bb      	ldr	r3, [r7, #24]
 800beb0:	091b      	lsrs	r3, r3, #4
 800beb2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800beb6:	441a      	add	r2, r3
 800beb8:	697b      	ldr	r3, [r7, #20]
 800beba:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	699a      	ldr	r2, [r3, #24]
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	f042 0210 	orr.w	r2, r2, #16
 800beca:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	4618      	mov	r0, r3
 800bed2:	f009 fab1 	bl	8015438 <USB_ReadInterrupts>
 800bed6:	4603      	mov	r3, r0
 800bed8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800bedc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800bee0:	f040 80a7 	bne.w	800c032 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800bee4:	2300      	movs	r3, #0
 800bee6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	4618      	mov	r0, r3
 800beee:	f009 fab6 	bl	801545e <USB_ReadDevAllOutEpInterrupt>
 800bef2:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800bef4:	e099      	b.n	800c02a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800bef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bef8:	f003 0301 	and.w	r3, r3, #1
 800befc:	2b00      	cmp	r3, #0
 800befe:	f000 808e 	beq.w	800c01e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf08:	b2d2      	uxtb	r2, r2
 800bf0a:	4611      	mov	r1, r2
 800bf0c:	4618      	mov	r0, r3
 800bf0e:	f009 fada 	bl	80154c6 <USB_ReadDevOutEPInterrupt>
 800bf12:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800bf14:	693b      	ldr	r3, [r7, #16]
 800bf16:	f003 0301 	and.w	r3, r3, #1
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d00c      	beq.n	800bf38 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800bf1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf20:	015a      	lsls	r2, r3, #5
 800bf22:	69fb      	ldr	r3, [r7, #28]
 800bf24:	4413      	add	r3, r2
 800bf26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf2a:	461a      	mov	r2, r3
 800bf2c:	2301      	movs	r3, #1
 800bf2e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800bf30:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bf32:	6878      	ldr	r0, [r7, #4]
 800bf34:	f000 fed0 	bl	800ccd8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800bf38:	693b      	ldr	r3, [r7, #16]
 800bf3a:	f003 0308 	and.w	r3, r3, #8
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d00c      	beq.n	800bf5c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800bf42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf44:	015a      	lsls	r2, r3, #5
 800bf46:	69fb      	ldr	r3, [r7, #28]
 800bf48:	4413      	add	r3, r2
 800bf4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf4e:	461a      	mov	r2, r3
 800bf50:	2308      	movs	r3, #8
 800bf52:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800bf54:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bf56:	6878      	ldr	r0, [r7, #4]
 800bf58:	f000 ffa6 	bl	800cea8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800bf5c:	693b      	ldr	r3, [r7, #16]
 800bf5e:	f003 0310 	and.w	r3, r3, #16
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d008      	beq.n	800bf78 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800bf66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf68:	015a      	lsls	r2, r3, #5
 800bf6a:	69fb      	ldr	r3, [r7, #28]
 800bf6c:	4413      	add	r3, r2
 800bf6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf72:	461a      	mov	r2, r3
 800bf74:	2310      	movs	r3, #16
 800bf76:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800bf78:	693b      	ldr	r3, [r7, #16]
 800bf7a:	f003 0302 	and.w	r3, r3, #2
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d030      	beq.n	800bfe4 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800bf82:	6a3b      	ldr	r3, [r7, #32]
 800bf84:	695b      	ldr	r3, [r3, #20]
 800bf86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bf8a:	2b80      	cmp	r3, #128	@ 0x80
 800bf8c:	d109      	bne.n	800bfa2 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800bf8e:	69fb      	ldr	r3, [r7, #28]
 800bf90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf94:	685b      	ldr	r3, [r3, #4]
 800bf96:	69fa      	ldr	r2, [r7, #28]
 800bf98:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bf9c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800bfa0:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800bfa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bfa4:	4613      	mov	r3, r2
 800bfa6:	00db      	lsls	r3, r3, #3
 800bfa8:	4413      	add	r3, r2
 800bfaa:	009b      	lsls	r3, r3, #2
 800bfac:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800bfb0:	687a      	ldr	r2, [r7, #4]
 800bfb2:	4413      	add	r3, r2
 800bfb4:	3304      	adds	r3, #4
 800bfb6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800bfb8:	697b      	ldr	r3, [r7, #20]
 800bfba:	78db      	ldrb	r3, [r3, #3]
 800bfbc:	2b01      	cmp	r3, #1
 800bfbe:	d108      	bne.n	800bfd2 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800bfc0:	697b      	ldr	r3, [r7, #20]
 800bfc2:	2200      	movs	r2, #0
 800bfc4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800bfc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfc8:	b2db      	uxtb	r3, r3
 800bfca:	4619      	mov	r1, r3
 800bfcc:	6878      	ldr	r0, [r7, #4]
 800bfce:	f00b fec3 	bl	8017d58 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800bfd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfd4:	015a      	lsls	r2, r3, #5
 800bfd6:	69fb      	ldr	r3, [r7, #28]
 800bfd8:	4413      	add	r3, r2
 800bfda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bfde:	461a      	mov	r2, r3
 800bfe0:	2302      	movs	r3, #2
 800bfe2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800bfe4:	693b      	ldr	r3, [r7, #16]
 800bfe6:	f003 0320 	and.w	r3, r3, #32
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d008      	beq.n	800c000 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800bfee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bff0:	015a      	lsls	r2, r3, #5
 800bff2:	69fb      	ldr	r3, [r7, #28]
 800bff4:	4413      	add	r3, r2
 800bff6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bffa:	461a      	mov	r2, r3
 800bffc:	2320      	movs	r3, #32
 800bffe:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800c000:	693b      	ldr	r3, [r7, #16]
 800c002:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c006:	2b00      	cmp	r3, #0
 800c008:	d009      	beq.n	800c01e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800c00a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c00c:	015a      	lsls	r2, r3, #5
 800c00e:	69fb      	ldr	r3, [r7, #28]
 800c010:	4413      	add	r3, r2
 800c012:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c016:	461a      	mov	r2, r3
 800c018:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c01c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800c01e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c020:	3301      	adds	r3, #1
 800c022:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800c024:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c026:	085b      	lsrs	r3, r3, #1
 800c028:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800c02a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	f47f af62 	bne.w	800bef6 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	4618      	mov	r0, r3
 800c038:	f009 f9fe 	bl	8015438 <USB_ReadInterrupts>
 800c03c:	4603      	mov	r3, r0
 800c03e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c042:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c046:	f040 80db 	bne.w	800c200 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	4618      	mov	r0, r3
 800c050:	f009 fa1f 	bl	8015492 <USB_ReadDevAllInEpInterrupt>
 800c054:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800c056:	2300      	movs	r3, #0
 800c058:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800c05a:	e0cd      	b.n	800c1f8 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800c05c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c05e:	f003 0301 	and.w	r3, r3, #1
 800c062:	2b00      	cmp	r3, #0
 800c064:	f000 80c2 	beq.w	800c1ec <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c06e:	b2d2      	uxtb	r2, r2
 800c070:	4611      	mov	r1, r2
 800c072:	4618      	mov	r0, r3
 800c074:	f009 fa45 	bl	8015502 <USB_ReadDevInEPInterrupt>
 800c078:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800c07a:	693b      	ldr	r3, [r7, #16]
 800c07c:	f003 0301 	and.w	r3, r3, #1
 800c080:	2b00      	cmp	r3, #0
 800c082:	d057      	beq.n	800c134 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800c084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c086:	f003 030f 	and.w	r3, r3, #15
 800c08a:	2201      	movs	r2, #1
 800c08c:	fa02 f303 	lsl.w	r3, r2, r3
 800c090:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800c092:	69fb      	ldr	r3, [r7, #28]
 800c094:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c098:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	43db      	mvns	r3, r3
 800c09e:	69f9      	ldr	r1, [r7, #28]
 800c0a0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c0a4:	4013      	ands	r3, r2
 800c0a6:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800c0a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0aa:	015a      	lsls	r2, r3, #5
 800c0ac:	69fb      	ldr	r3, [r7, #28]
 800c0ae:	4413      	add	r3, r2
 800c0b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c0b4:	461a      	mov	r2, r3
 800c0b6:	2301      	movs	r3, #1
 800c0b8:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	799b      	ldrb	r3, [r3, #6]
 800c0be:	2b01      	cmp	r3, #1
 800c0c0:	d132      	bne.n	800c128 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800c0c2:	6879      	ldr	r1, [r7, #4]
 800c0c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c0c6:	4613      	mov	r3, r2
 800c0c8:	00db      	lsls	r3, r3, #3
 800c0ca:	4413      	add	r3, r2
 800c0cc:	009b      	lsls	r3, r3, #2
 800c0ce:	440b      	add	r3, r1
 800c0d0:	3320      	adds	r3, #32
 800c0d2:	6819      	ldr	r1, [r3, #0]
 800c0d4:	6878      	ldr	r0, [r7, #4]
 800c0d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c0d8:	4613      	mov	r3, r2
 800c0da:	00db      	lsls	r3, r3, #3
 800c0dc:	4413      	add	r3, r2
 800c0de:	009b      	lsls	r3, r3, #2
 800c0e0:	4403      	add	r3, r0
 800c0e2:	331c      	adds	r3, #28
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	4419      	add	r1, r3
 800c0e8:	6878      	ldr	r0, [r7, #4]
 800c0ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c0ec:	4613      	mov	r3, r2
 800c0ee:	00db      	lsls	r3, r3, #3
 800c0f0:	4413      	add	r3, r2
 800c0f2:	009b      	lsls	r3, r3, #2
 800c0f4:	4403      	add	r3, r0
 800c0f6:	3320      	adds	r3, #32
 800c0f8:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800c0fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d113      	bne.n	800c128 <HAL_PCD_IRQHandler+0x3a2>
 800c100:	6879      	ldr	r1, [r7, #4]
 800c102:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c104:	4613      	mov	r3, r2
 800c106:	00db      	lsls	r3, r3, #3
 800c108:	4413      	add	r3, r2
 800c10a:	009b      	lsls	r3, r3, #2
 800c10c:	440b      	add	r3, r1
 800c10e:	3324      	adds	r3, #36	@ 0x24
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	2b00      	cmp	r3, #0
 800c114:	d108      	bne.n	800c128 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	6818      	ldr	r0, [r3, #0]
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c120:	461a      	mov	r2, r3
 800c122:	2101      	movs	r1, #1
 800c124:	f009 fa4e 	bl	80155c4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800c128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c12a:	b2db      	uxtb	r3, r3
 800c12c:	4619      	mov	r1, r3
 800c12e:	6878      	ldr	r0, [r7, #4]
 800c130:	f00b fd8d 	bl	8017c4e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800c134:	693b      	ldr	r3, [r7, #16]
 800c136:	f003 0308 	and.w	r3, r3, #8
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d008      	beq.n	800c150 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800c13e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c140:	015a      	lsls	r2, r3, #5
 800c142:	69fb      	ldr	r3, [r7, #28]
 800c144:	4413      	add	r3, r2
 800c146:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c14a:	461a      	mov	r2, r3
 800c14c:	2308      	movs	r3, #8
 800c14e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800c150:	693b      	ldr	r3, [r7, #16]
 800c152:	f003 0310 	and.w	r3, r3, #16
 800c156:	2b00      	cmp	r3, #0
 800c158:	d008      	beq.n	800c16c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800c15a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c15c:	015a      	lsls	r2, r3, #5
 800c15e:	69fb      	ldr	r3, [r7, #28]
 800c160:	4413      	add	r3, r2
 800c162:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c166:	461a      	mov	r2, r3
 800c168:	2310      	movs	r3, #16
 800c16a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800c16c:	693b      	ldr	r3, [r7, #16]
 800c16e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c172:	2b00      	cmp	r3, #0
 800c174:	d008      	beq.n	800c188 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800c176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c178:	015a      	lsls	r2, r3, #5
 800c17a:	69fb      	ldr	r3, [r7, #28]
 800c17c:	4413      	add	r3, r2
 800c17e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c182:	461a      	mov	r2, r3
 800c184:	2340      	movs	r3, #64	@ 0x40
 800c186:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800c188:	693b      	ldr	r3, [r7, #16]
 800c18a:	f003 0302 	and.w	r3, r3, #2
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d023      	beq.n	800c1da <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800c192:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c194:	6a38      	ldr	r0, [r7, #32]
 800c196:	f008 fa2d 	bl	80145f4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800c19a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c19c:	4613      	mov	r3, r2
 800c19e:	00db      	lsls	r3, r3, #3
 800c1a0:	4413      	add	r3, r2
 800c1a2:	009b      	lsls	r3, r3, #2
 800c1a4:	3310      	adds	r3, #16
 800c1a6:	687a      	ldr	r2, [r7, #4]
 800c1a8:	4413      	add	r3, r2
 800c1aa:	3304      	adds	r3, #4
 800c1ac:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800c1ae:	697b      	ldr	r3, [r7, #20]
 800c1b0:	78db      	ldrb	r3, [r3, #3]
 800c1b2:	2b01      	cmp	r3, #1
 800c1b4:	d108      	bne.n	800c1c8 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800c1b6:	697b      	ldr	r3, [r7, #20]
 800c1b8:	2200      	movs	r2, #0
 800c1ba:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800c1bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1be:	b2db      	uxtb	r3, r3
 800c1c0:	4619      	mov	r1, r3
 800c1c2:	6878      	ldr	r0, [r7, #4]
 800c1c4:	f00b fdda 	bl	8017d7c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800c1c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1ca:	015a      	lsls	r2, r3, #5
 800c1cc:	69fb      	ldr	r3, [r7, #28]
 800c1ce:	4413      	add	r3, r2
 800c1d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1d4:	461a      	mov	r2, r3
 800c1d6:	2302      	movs	r3, #2
 800c1d8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800c1da:	693b      	ldr	r3, [r7, #16]
 800c1dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d003      	beq.n	800c1ec <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800c1e4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c1e6:	6878      	ldr	r0, [r7, #4]
 800c1e8:	f000 fcea 	bl	800cbc0 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800c1ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1ee:	3301      	adds	r3, #1
 800c1f0:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800c1f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1f4:	085b      	lsrs	r3, r3, #1
 800c1f6:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800c1f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	f47f af2e 	bne.w	800c05c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	4618      	mov	r0, r3
 800c206:	f009 f917 	bl	8015438 <USB_ReadInterrupts>
 800c20a:	4603      	mov	r3, r0
 800c20c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c210:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c214:	d122      	bne.n	800c25c <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800c216:	69fb      	ldr	r3, [r7, #28]
 800c218:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c21c:	685b      	ldr	r3, [r3, #4]
 800c21e:	69fa      	ldr	r2, [r7, #28]
 800c220:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c224:	f023 0301 	bic.w	r3, r3, #1
 800c228:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800c230:	2b01      	cmp	r3, #1
 800c232:	d108      	bne.n	800c246 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	2200      	movs	r2, #0
 800c238:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800c23c:	2100      	movs	r1, #0
 800c23e:	6878      	ldr	r0, [r7, #4]
 800c240:	f000 fef4 	bl	800d02c <HAL_PCDEx_LPM_Callback>
 800c244:	e002      	b.n	800c24c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800c246:	6878      	ldr	r0, [r7, #4]
 800c248:	f00b fd78 	bl	8017d3c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	695a      	ldr	r2, [r3, #20]
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800c25a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	4618      	mov	r0, r3
 800c262:	f009 f8e9 	bl	8015438 <USB_ReadInterrupts>
 800c266:	4603      	mov	r3, r0
 800c268:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c26c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c270:	d112      	bne.n	800c298 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800c272:	69fb      	ldr	r3, [r7, #28]
 800c274:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c278:	689b      	ldr	r3, [r3, #8]
 800c27a:	f003 0301 	and.w	r3, r3, #1
 800c27e:	2b01      	cmp	r3, #1
 800c280:	d102      	bne.n	800c288 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800c282:	6878      	ldr	r0, [r7, #4]
 800c284:	f00b fd34 	bl	8017cf0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	695a      	ldr	r2, [r3, #20]
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800c296:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	4618      	mov	r0, r3
 800c29e:	f009 f8cb 	bl	8015438 <USB_ReadInterrupts>
 800c2a2:	4603      	mov	r3, r0
 800c2a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c2a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c2ac:	d121      	bne.n	800c2f2 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	695a      	ldr	r2, [r3, #20]
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800c2bc:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d111      	bne.n	800c2ec <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	2201      	movs	r2, #1
 800c2cc:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c2d6:	089b      	lsrs	r3, r3, #2
 800c2d8:	f003 020f 	and.w	r2, r3, #15
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800c2e2:	2101      	movs	r1, #1
 800c2e4:	6878      	ldr	r0, [r7, #4]
 800c2e6:	f000 fea1 	bl	800d02c <HAL_PCDEx_LPM_Callback>
 800c2ea:	e002      	b.n	800c2f2 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800c2ec:	6878      	ldr	r0, [r7, #4]
 800c2ee:	f00b fcff 	bl	8017cf0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	4618      	mov	r0, r3
 800c2f8:	f009 f89e 	bl	8015438 <USB_ReadInterrupts>
 800c2fc:	4603      	mov	r3, r0
 800c2fe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c302:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c306:	f040 80b7 	bne.w	800c478 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800c30a:	69fb      	ldr	r3, [r7, #28]
 800c30c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c310:	685b      	ldr	r3, [r3, #4]
 800c312:	69fa      	ldr	r2, [r7, #28]
 800c314:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c318:	f023 0301 	bic.w	r3, r3, #1
 800c31c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	2110      	movs	r1, #16
 800c324:	4618      	mov	r0, r3
 800c326:	f008 f965 	bl	80145f4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c32a:	2300      	movs	r3, #0
 800c32c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c32e:	e046      	b.n	800c3be <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800c330:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c332:	015a      	lsls	r2, r3, #5
 800c334:	69fb      	ldr	r3, [r7, #28]
 800c336:	4413      	add	r3, r2
 800c338:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c33c:	461a      	mov	r2, r3
 800c33e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c342:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c346:	015a      	lsls	r2, r3, #5
 800c348:	69fb      	ldr	r3, [r7, #28]
 800c34a:	4413      	add	r3, r2
 800c34c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c354:	0151      	lsls	r1, r2, #5
 800c356:	69fa      	ldr	r2, [r7, #28]
 800c358:	440a      	add	r2, r1
 800c35a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c35e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c362:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800c364:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c366:	015a      	lsls	r2, r3, #5
 800c368:	69fb      	ldr	r3, [r7, #28]
 800c36a:	4413      	add	r3, r2
 800c36c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c370:	461a      	mov	r2, r3
 800c372:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c376:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c37a:	015a      	lsls	r2, r3, #5
 800c37c:	69fb      	ldr	r3, [r7, #28]
 800c37e:	4413      	add	r3, r2
 800c380:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c388:	0151      	lsls	r1, r2, #5
 800c38a:	69fa      	ldr	r2, [r7, #28]
 800c38c:	440a      	add	r2, r1
 800c38e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c392:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c396:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800c398:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c39a:	015a      	lsls	r2, r3, #5
 800c39c:	69fb      	ldr	r3, [r7, #28]
 800c39e:	4413      	add	r3, r2
 800c3a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c3a8:	0151      	lsls	r1, r2, #5
 800c3aa:	69fa      	ldr	r2, [r7, #28]
 800c3ac:	440a      	add	r2, r1
 800c3ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c3b2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c3b6:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c3b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3ba:	3301      	adds	r3, #1
 800c3bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	791b      	ldrb	r3, [r3, #4]
 800c3c2:	461a      	mov	r2, r3
 800c3c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3c6:	4293      	cmp	r3, r2
 800c3c8:	d3b2      	bcc.n	800c330 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800c3ca:	69fb      	ldr	r3, [r7, #28]
 800c3cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c3d0:	69db      	ldr	r3, [r3, #28]
 800c3d2:	69fa      	ldr	r2, [r7, #28]
 800c3d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c3d8:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800c3dc:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	7bdb      	ldrb	r3, [r3, #15]
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d016      	beq.n	800c414 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800c3e6:	69fb      	ldr	r3, [r7, #28]
 800c3e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c3ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c3f0:	69fa      	ldr	r2, [r7, #28]
 800c3f2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c3f6:	f043 030b 	orr.w	r3, r3, #11
 800c3fa:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800c3fe:	69fb      	ldr	r3, [r7, #28]
 800c400:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c406:	69fa      	ldr	r2, [r7, #28]
 800c408:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c40c:	f043 030b 	orr.w	r3, r3, #11
 800c410:	6453      	str	r3, [r2, #68]	@ 0x44
 800c412:	e015      	b.n	800c440 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800c414:	69fb      	ldr	r3, [r7, #28]
 800c416:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c41a:	695a      	ldr	r2, [r3, #20]
 800c41c:	69fb      	ldr	r3, [r7, #28]
 800c41e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c422:	4619      	mov	r1, r3
 800c424:	f242 032b 	movw	r3, #8235	@ 0x202b
 800c428:	4313      	orrs	r3, r2
 800c42a:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800c42c:	69fb      	ldr	r3, [r7, #28]
 800c42e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c432:	691b      	ldr	r3, [r3, #16]
 800c434:	69fa      	ldr	r2, [r7, #28]
 800c436:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c43a:	f043 030b 	orr.w	r3, r3, #11
 800c43e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800c440:	69fb      	ldr	r3, [r7, #28]
 800c442:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	69fa      	ldr	r2, [r7, #28]
 800c44a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c44e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800c452:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	6818      	ldr	r0, [r3, #0]
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800c462:	461a      	mov	r2, r3
 800c464:	f009 f8ae 	bl	80155c4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	695a      	ldr	r2, [r3, #20]
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800c476:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	4618      	mov	r0, r3
 800c47e:	f008 ffdb 	bl	8015438 <USB_ReadInterrupts>
 800c482:	4603      	mov	r3, r0
 800c484:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c488:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c48c:	d123      	bne.n	800c4d6 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	4618      	mov	r0, r3
 800c494:	f009 f872 	bl	801557c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	4618      	mov	r0, r3
 800c49e:	f008 f922 	bl	80146e6 <USB_GetDevSpeed>
 800c4a2:	4603      	mov	r3, r0
 800c4a4:	461a      	mov	r2, r3
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	681c      	ldr	r4, [r3, #0]
 800c4ae:	f001 fd9d 	bl	800dfec <HAL_RCC_GetHCLKFreq>
 800c4b2:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800c4b8:	461a      	mov	r2, r3
 800c4ba:	4620      	mov	r0, r4
 800c4bc:	f007 fe2c 	bl	8014118 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800c4c0:	6878      	ldr	r0, [r7, #4]
 800c4c2:	f00b fbec 	bl	8017c9e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	695a      	ldr	r2, [r3, #20]
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800c4d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	4618      	mov	r0, r3
 800c4dc:	f008 ffac 	bl	8015438 <USB_ReadInterrupts>
 800c4e0:	4603      	mov	r3, r0
 800c4e2:	f003 0308 	and.w	r3, r3, #8
 800c4e6:	2b08      	cmp	r3, #8
 800c4e8:	d10a      	bne.n	800c500 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800c4ea:	6878      	ldr	r0, [r7, #4]
 800c4ec:	f00b fbc9 	bl	8017c82 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	695a      	ldr	r2, [r3, #20]
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	f002 0208 	and.w	r2, r2, #8
 800c4fe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	4618      	mov	r0, r3
 800c506:	f008 ff97 	bl	8015438 <USB_ReadInterrupts>
 800c50a:	4603      	mov	r3, r0
 800c50c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c510:	2b80      	cmp	r3, #128	@ 0x80
 800c512:	d123      	bne.n	800c55c <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800c514:	6a3b      	ldr	r3, [r7, #32]
 800c516:	699b      	ldr	r3, [r3, #24]
 800c518:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c51c:	6a3b      	ldr	r3, [r7, #32]
 800c51e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c520:	2301      	movs	r3, #1
 800c522:	627b      	str	r3, [r7, #36]	@ 0x24
 800c524:	e014      	b.n	800c550 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800c526:	6879      	ldr	r1, [r7, #4]
 800c528:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c52a:	4613      	mov	r3, r2
 800c52c:	00db      	lsls	r3, r3, #3
 800c52e:	4413      	add	r3, r2
 800c530:	009b      	lsls	r3, r3, #2
 800c532:	440b      	add	r3, r1
 800c534:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800c538:	781b      	ldrb	r3, [r3, #0]
 800c53a:	2b01      	cmp	r3, #1
 800c53c:	d105      	bne.n	800c54a <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800c53e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c540:	b2db      	uxtb	r3, r3
 800c542:	4619      	mov	r1, r3
 800c544:	6878      	ldr	r0, [r7, #4]
 800c546:	f000 fb0a 	bl	800cb5e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c54a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c54c:	3301      	adds	r3, #1
 800c54e:	627b      	str	r3, [r7, #36]	@ 0x24
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	791b      	ldrb	r3, [r3, #4]
 800c554:	461a      	mov	r2, r3
 800c556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c558:	4293      	cmp	r3, r2
 800c55a:	d3e4      	bcc.n	800c526 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	4618      	mov	r0, r3
 800c562:	f008 ff69 	bl	8015438 <USB_ReadInterrupts>
 800c566:	4603      	mov	r3, r0
 800c568:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c56c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c570:	d13c      	bne.n	800c5ec <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c572:	2301      	movs	r3, #1
 800c574:	627b      	str	r3, [r7, #36]	@ 0x24
 800c576:	e02b      	b.n	800c5d0 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800c578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c57a:	015a      	lsls	r2, r3, #5
 800c57c:	69fb      	ldr	r3, [r7, #28]
 800c57e:	4413      	add	r3, r2
 800c580:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800c588:	6879      	ldr	r1, [r7, #4]
 800c58a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c58c:	4613      	mov	r3, r2
 800c58e:	00db      	lsls	r3, r3, #3
 800c590:	4413      	add	r3, r2
 800c592:	009b      	lsls	r3, r3, #2
 800c594:	440b      	add	r3, r1
 800c596:	3318      	adds	r3, #24
 800c598:	781b      	ldrb	r3, [r3, #0]
 800c59a:	2b01      	cmp	r3, #1
 800c59c:	d115      	bne.n	800c5ca <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800c59e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	da12      	bge.n	800c5ca <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800c5a4:	6879      	ldr	r1, [r7, #4]
 800c5a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c5a8:	4613      	mov	r3, r2
 800c5aa:	00db      	lsls	r3, r3, #3
 800c5ac:	4413      	add	r3, r2
 800c5ae:	009b      	lsls	r3, r3, #2
 800c5b0:	440b      	add	r3, r1
 800c5b2:	3317      	adds	r3, #23
 800c5b4:	2201      	movs	r2, #1
 800c5b6:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800c5b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5ba:	b2db      	uxtb	r3, r3
 800c5bc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c5c0:	b2db      	uxtb	r3, r3
 800c5c2:	4619      	mov	r1, r3
 800c5c4:	6878      	ldr	r0, [r7, #4]
 800c5c6:	f000 faca 	bl	800cb5e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c5ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5cc:	3301      	adds	r3, #1
 800c5ce:	627b      	str	r3, [r7, #36]	@ 0x24
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	791b      	ldrb	r3, [r3, #4]
 800c5d4:	461a      	mov	r2, r3
 800c5d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5d8:	4293      	cmp	r3, r2
 800c5da:	d3cd      	bcc.n	800c578 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	695a      	ldr	r2, [r3, #20]
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800c5ea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	4618      	mov	r0, r3
 800c5f2:	f008 ff21 	bl	8015438 <USB_ReadInterrupts>
 800c5f6:	4603      	mov	r3, r0
 800c5f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c5fc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c600:	d156      	bne.n	800c6b0 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c602:	2301      	movs	r3, #1
 800c604:	627b      	str	r3, [r7, #36]	@ 0x24
 800c606:	e045      	b.n	800c694 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800c608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c60a:	015a      	lsls	r2, r3, #5
 800c60c:	69fb      	ldr	r3, [r7, #28]
 800c60e:	4413      	add	r3, r2
 800c610:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800c618:	6879      	ldr	r1, [r7, #4]
 800c61a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c61c:	4613      	mov	r3, r2
 800c61e:	00db      	lsls	r3, r3, #3
 800c620:	4413      	add	r3, r2
 800c622:	009b      	lsls	r3, r3, #2
 800c624:	440b      	add	r3, r1
 800c626:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800c62a:	781b      	ldrb	r3, [r3, #0]
 800c62c:	2b01      	cmp	r3, #1
 800c62e:	d12e      	bne.n	800c68e <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800c630:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800c632:	2b00      	cmp	r3, #0
 800c634:	da2b      	bge.n	800c68e <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800c636:	69bb      	ldr	r3, [r7, #24]
 800c638:	0c1a      	lsrs	r2, r3, #16
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800c640:	4053      	eors	r3, r2
 800c642:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800c646:	2b00      	cmp	r3, #0
 800c648:	d121      	bne.n	800c68e <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800c64a:	6879      	ldr	r1, [r7, #4]
 800c64c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c64e:	4613      	mov	r3, r2
 800c650:	00db      	lsls	r3, r3, #3
 800c652:	4413      	add	r3, r2
 800c654:	009b      	lsls	r3, r3, #2
 800c656:	440b      	add	r3, r1
 800c658:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800c65c:	2201      	movs	r2, #1
 800c65e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800c660:	6a3b      	ldr	r3, [r7, #32]
 800c662:	699b      	ldr	r3, [r3, #24]
 800c664:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c668:	6a3b      	ldr	r3, [r7, #32]
 800c66a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800c66c:	6a3b      	ldr	r3, [r7, #32]
 800c66e:	695b      	ldr	r3, [r3, #20]
 800c670:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c674:	2b00      	cmp	r3, #0
 800c676:	d10a      	bne.n	800c68e <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800c678:	69fb      	ldr	r3, [r7, #28]
 800c67a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c67e:	685b      	ldr	r3, [r3, #4]
 800c680:	69fa      	ldr	r2, [r7, #28]
 800c682:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c686:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c68a:	6053      	str	r3, [r2, #4]
            break;
 800c68c:	e008      	b.n	800c6a0 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c68e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c690:	3301      	adds	r3, #1
 800c692:	627b      	str	r3, [r7, #36]	@ 0x24
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	791b      	ldrb	r3, [r3, #4]
 800c698:	461a      	mov	r2, r3
 800c69a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c69c:	4293      	cmp	r3, r2
 800c69e:	d3b3      	bcc.n	800c608 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	695a      	ldr	r2, [r3, #20]
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800c6ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	4618      	mov	r0, r3
 800c6b6:	f008 febf 	bl	8015438 <USB_ReadInterrupts>
 800c6ba:	4603      	mov	r3, r0
 800c6bc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c6c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c6c4:	d10a      	bne.n	800c6dc <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800c6c6:	6878      	ldr	r0, [r7, #4]
 800c6c8:	f00b fb6a 	bl	8017da0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	695a      	ldr	r2, [r3, #20]
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800c6da:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	4618      	mov	r0, r3
 800c6e2:	f008 fea9 	bl	8015438 <USB_ReadInterrupts>
 800c6e6:	4603      	mov	r3, r0
 800c6e8:	f003 0304 	and.w	r3, r3, #4
 800c6ec:	2b04      	cmp	r3, #4
 800c6ee:	d115      	bne.n	800c71c <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	685b      	ldr	r3, [r3, #4]
 800c6f6:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800c6f8:	69bb      	ldr	r3, [r7, #24]
 800c6fa:	f003 0304 	and.w	r3, r3, #4
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d002      	beq.n	800c708 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800c702:	6878      	ldr	r0, [r7, #4]
 800c704:	f00b fb5a 	bl	8017dbc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	6859      	ldr	r1, [r3, #4]
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	69ba      	ldr	r2, [r7, #24]
 800c714:	430a      	orrs	r2, r1
 800c716:	605a      	str	r2, [r3, #4]
 800c718:	e000      	b.n	800c71c <HAL_PCD_IRQHandler+0x996>
      return;
 800c71a:	bf00      	nop
    }
  }
}
 800c71c:	3734      	adds	r7, #52	@ 0x34
 800c71e:	46bd      	mov	sp, r7
 800c720:	bd90      	pop	{r4, r7, pc}

0800c722 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800c722:	b580      	push	{r7, lr}
 800c724:	b082      	sub	sp, #8
 800c726:	af00      	add	r7, sp, #0
 800c728:	6078      	str	r0, [r7, #4]
 800c72a:	460b      	mov	r3, r1
 800c72c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c734:	2b01      	cmp	r3, #1
 800c736:	d101      	bne.n	800c73c <HAL_PCD_SetAddress+0x1a>
 800c738:	2302      	movs	r3, #2
 800c73a:	e012      	b.n	800c762 <HAL_PCD_SetAddress+0x40>
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	2201      	movs	r2, #1
 800c740:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	78fa      	ldrb	r2, [r7, #3]
 800c748:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	78fa      	ldrb	r2, [r7, #3]
 800c750:	4611      	mov	r1, r2
 800c752:	4618      	mov	r0, r3
 800c754:	f008 fe08 	bl	8015368 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	2200      	movs	r2, #0
 800c75c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c760:	2300      	movs	r3, #0
}
 800c762:	4618      	mov	r0, r3
 800c764:	3708      	adds	r7, #8
 800c766:	46bd      	mov	sp, r7
 800c768:	bd80      	pop	{r7, pc}

0800c76a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800c76a:	b580      	push	{r7, lr}
 800c76c:	b084      	sub	sp, #16
 800c76e:	af00      	add	r7, sp, #0
 800c770:	6078      	str	r0, [r7, #4]
 800c772:	4608      	mov	r0, r1
 800c774:	4611      	mov	r1, r2
 800c776:	461a      	mov	r2, r3
 800c778:	4603      	mov	r3, r0
 800c77a:	70fb      	strb	r3, [r7, #3]
 800c77c:	460b      	mov	r3, r1
 800c77e:	803b      	strh	r3, [r7, #0]
 800c780:	4613      	mov	r3, r2
 800c782:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800c784:	2300      	movs	r3, #0
 800c786:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c788:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	da0f      	bge.n	800c7b0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c790:	78fb      	ldrb	r3, [r7, #3]
 800c792:	f003 020f 	and.w	r2, r3, #15
 800c796:	4613      	mov	r3, r2
 800c798:	00db      	lsls	r3, r3, #3
 800c79a:	4413      	add	r3, r2
 800c79c:	009b      	lsls	r3, r3, #2
 800c79e:	3310      	adds	r3, #16
 800c7a0:	687a      	ldr	r2, [r7, #4]
 800c7a2:	4413      	add	r3, r2
 800c7a4:	3304      	adds	r3, #4
 800c7a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	2201      	movs	r2, #1
 800c7ac:	705a      	strb	r2, [r3, #1]
 800c7ae:	e00f      	b.n	800c7d0 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c7b0:	78fb      	ldrb	r3, [r7, #3]
 800c7b2:	f003 020f 	and.w	r2, r3, #15
 800c7b6:	4613      	mov	r3, r2
 800c7b8:	00db      	lsls	r3, r3, #3
 800c7ba:	4413      	add	r3, r2
 800c7bc:	009b      	lsls	r3, r3, #2
 800c7be:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c7c2:	687a      	ldr	r2, [r7, #4]
 800c7c4:	4413      	add	r3, r2
 800c7c6:	3304      	adds	r3, #4
 800c7c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	2200      	movs	r2, #0
 800c7ce:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800c7d0:	78fb      	ldrb	r3, [r7, #3]
 800c7d2:	f003 030f 	and.w	r3, r3, #15
 800c7d6:	b2da      	uxtb	r2, r3
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800c7dc:	883b      	ldrh	r3, [r7, #0]
 800c7de:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800c7e6:	68fb      	ldr	r3, [r7, #12]
 800c7e8:	78ba      	ldrb	r2, [r7, #2]
 800c7ea:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	785b      	ldrb	r3, [r3, #1]
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d004      	beq.n	800c7fe <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	781b      	ldrb	r3, [r3, #0]
 800c7f8:	461a      	mov	r2, r3
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800c7fe:	78bb      	ldrb	r3, [r7, #2]
 800c800:	2b02      	cmp	r3, #2
 800c802:	d102      	bne.n	800c80a <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	2200      	movs	r2, #0
 800c808:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c810:	2b01      	cmp	r3, #1
 800c812:	d101      	bne.n	800c818 <HAL_PCD_EP_Open+0xae>
 800c814:	2302      	movs	r3, #2
 800c816:	e00e      	b.n	800c836 <HAL_PCD_EP_Open+0xcc>
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	2201      	movs	r2, #1
 800c81c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	68f9      	ldr	r1, [r7, #12]
 800c826:	4618      	mov	r0, r3
 800c828:	f007 ff82 	bl	8014730 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	2200      	movs	r2, #0
 800c830:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800c834:	7afb      	ldrb	r3, [r7, #11]
}
 800c836:	4618      	mov	r0, r3
 800c838:	3710      	adds	r7, #16
 800c83a:	46bd      	mov	sp, r7
 800c83c:	bd80      	pop	{r7, pc}

0800c83e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c83e:	b580      	push	{r7, lr}
 800c840:	b084      	sub	sp, #16
 800c842:	af00      	add	r7, sp, #0
 800c844:	6078      	str	r0, [r7, #4]
 800c846:	460b      	mov	r3, r1
 800c848:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c84a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c84e:	2b00      	cmp	r3, #0
 800c850:	da0f      	bge.n	800c872 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c852:	78fb      	ldrb	r3, [r7, #3]
 800c854:	f003 020f 	and.w	r2, r3, #15
 800c858:	4613      	mov	r3, r2
 800c85a:	00db      	lsls	r3, r3, #3
 800c85c:	4413      	add	r3, r2
 800c85e:	009b      	lsls	r3, r3, #2
 800c860:	3310      	adds	r3, #16
 800c862:	687a      	ldr	r2, [r7, #4]
 800c864:	4413      	add	r3, r2
 800c866:	3304      	adds	r3, #4
 800c868:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	2201      	movs	r2, #1
 800c86e:	705a      	strb	r2, [r3, #1]
 800c870:	e00f      	b.n	800c892 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c872:	78fb      	ldrb	r3, [r7, #3]
 800c874:	f003 020f 	and.w	r2, r3, #15
 800c878:	4613      	mov	r3, r2
 800c87a:	00db      	lsls	r3, r3, #3
 800c87c:	4413      	add	r3, r2
 800c87e:	009b      	lsls	r3, r3, #2
 800c880:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c884:	687a      	ldr	r2, [r7, #4]
 800c886:	4413      	add	r3, r2
 800c888:	3304      	adds	r3, #4
 800c88a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	2200      	movs	r2, #0
 800c890:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800c892:	78fb      	ldrb	r3, [r7, #3]
 800c894:	f003 030f 	and.w	r3, r3, #15
 800c898:	b2da      	uxtb	r2, r3
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c8a4:	2b01      	cmp	r3, #1
 800c8a6:	d101      	bne.n	800c8ac <HAL_PCD_EP_Close+0x6e>
 800c8a8:	2302      	movs	r3, #2
 800c8aa:	e00e      	b.n	800c8ca <HAL_PCD_EP_Close+0x8c>
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	2201      	movs	r2, #1
 800c8b0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	68f9      	ldr	r1, [r7, #12]
 800c8ba:	4618      	mov	r0, r3
 800c8bc:	f007 ffc0 	bl	8014840 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	2200      	movs	r2, #0
 800c8c4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800c8c8:	2300      	movs	r3, #0
}
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	3710      	adds	r7, #16
 800c8ce:	46bd      	mov	sp, r7
 800c8d0:	bd80      	pop	{r7, pc}

0800c8d2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c8d2:	b580      	push	{r7, lr}
 800c8d4:	b086      	sub	sp, #24
 800c8d6:	af00      	add	r7, sp, #0
 800c8d8:	60f8      	str	r0, [r7, #12]
 800c8da:	607a      	str	r2, [r7, #4]
 800c8dc:	603b      	str	r3, [r7, #0]
 800c8de:	460b      	mov	r3, r1
 800c8e0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c8e2:	7afb      	ldrb	r3, [r7, #11]
 800c8e4:	f003 020f 	and.w	r2, r3, #15
 800c8e8:	4613      	mov	r3, r2
 800c8ea:	00db      	lsls	r3, r3, #3
 800c8ec:	4413      	add	r3, r2
 800c8ee:	009b      	lsls	r3, r3, #2
 800c8f0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c8f4:	68fa      	ldr	r2, [r7, #12]
 800c8f6:	4413      	add	r3, r2
 800c8f8:	3304      	adds	r3, #4
 800c8fa:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c8fc:	697b      	ldr	r3, [r7, #20]
 800c8fe:	687a      	ldr	r2, [r7, #4]
 800c900:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800c902:	697b      	ldr	r3, [r7, #20]
 800c904:	683a      	ldr	r2, [r7, #0]
 800c906:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800c908:	697b      	ldr	r3, [r7, #20]
 800c90a:	2200      	movs	r2, #0
 800c90c:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800c90e:	697b      	ldr	r3, [r7, #20]
 800c910:	2200      	movs	r2, #0
 800c912:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c914:	7afb      	ldrb	r3, [r7, #11]
 800c916:	f003 030f 	and.w	r3, r3, #15
 800c91a:	b2da      	uxtb	r2, r3
 800c91c:	697b      	ldr	r3, [r7, #20]
 800c91e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	799b      	ldrb	r3, [r3, #6]
 800c924:	2b01      	cmp	r3, #1
 800c926:	d102      	bne.n	800c92e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800c928:	687a      	ldr	r2, [r7, #4]
 800c92a:	697b      	ldr	r3, [r7, #20]
 800c92c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	6818      	ldr	r0, [r3, #0]
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	799b      	ldrb	r3, [r3, #6]
 800c936:	461a      	mov	r2, r3
 800c938:	6979      	ldr	r1, [r7, #20]
 800c93a:	f008 f85d 	bl	80149f8 <USB_EPStartXfer>

  return HAL_OK;
 800c93e:	2300      	movs	r3, #0
}
 800c940:	4618      	mov	r0, r3
 800c942:	3718      	adds	r7, #24
 800c944:	46bd      	mov	sp, r7
 800c946:	bd80      	pop	{r7, pc}

0800c948 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800c948:	b480      	push	{r7}
 800c94a:	b083      	sub	sp, #12
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	6078      	str	r0, [r7, #4]
 800c950:	460b      	mov	r3, r1
 800c952:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800c954:	78fb      	ldrb	r3, [r7, #3]
 800c956:	f003 020f 	and.w	r2, r3, #15
 800c95a:	6879      	ldr	r1, [r7, #4]
 800c95c:	4613      	mov	r3, r2
 800c95e:	00db      	lsls	r3, r3, #3
 800c960:	4413      	add	r3, r2
 800c962:	009b      	lsls	r3, r3, #2
 800c964:	440b      	add	r3, r1
 800c966:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800c96a:	681b      	ldr	r3, [r3, #0]
}
 800c96c:	4618      	mov	r0, r3
 800c96e:	370c      	adds	r7, #12
 800c970:	46bd      	mov	sp, r7
 800c972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c976:	4770      	bx	lr

0800c978 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c978:	b580      	push	{r7, lr}
 800c97a:	b086      	sub	sp, #24
 800c97c:	af00      	add	r7, sp, #0
 800c97e:	60f8      	str	r0, [r7, #12]
 800c980:	607a      	str	r2, [r7, #4]
 800c982:	603b      	str	r3, [r7, #0]
 800c984:	460b      	mov	r3, r1
 800c986:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c988:	7afb      	ldrb	r3, [r7, #11]
 800c98a:	f003 020f 	and.w	r2, r3, #15
 800c98e:	4613      	mov	r3, r2
 800c990:	00db      	lsls	r3, r3, #3
 800c992:	4413      	add	r3, r2
 800c994:	009b      	lsls	r3, r3, #2
 800c996:	3310      	adds	r3, #16
 800c998:	68fa      	ldr	r2, [r7, #12]
 800c99a:	4413      	add	r3, r2
 800c99c:	3304      	adds	r3, #4
 800c99e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c9a0:	697b      	ldr	r3, [r7, #20]
 800c9a2:	687a      	ldr	r2, [r7, #4]
 800c9a4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800c9a6:	697b      	ldr	r3, [r7, #20]
 800c9a8:	683a      	ldr	r2, [r7, #0]
 800c9aa:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800c9ac:	697b      	ldr	r3, [r7, #20]
 800c9ae:	2200      	movs	r2, #0
 800c9b0:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800c9b2:	697b      	ldr	r3, [r7, #20]
 800c9b4:	2201      	movs	r2, #1
 800c9b6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c9b8:	7afb      	ldrb	r3, [r7, #11]
 800c9ba:	f003 030f 	and.w	r3, r3, #15
 800c9be:	b2da      	uxtb	r2, r3
 800c9c0:	697b      	ldr	r3, [r7, #20]
 800c9c2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	799b      	ldrb	r3, [r3, #6]
 800c9c8:	2b01      	cmp	r3, #1
 800c9ca:	d102      	bne.n	800c9d2 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800c9cc:	687a      	ldr	r2, [r7, #4]
 800c9ce:	697b      	ldr	r3, [r7, #20]
 800c9d0:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	6818      	ldr	r0, [r3, #0]
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	799b      	ldrb	r3, [r3, #6]
 800c9da:	461a      	mov	r2, r3
 800c9dc:	6979      	ldr	r1, [r7, #20]
 800c9de:	f008 f80b 	bl	80149f8 <USB_EPStartXfer>

  return HAL_OK;
 800c9e2:	2300      	movs	r3, #0
}
 800c9e4:	4618      	mov	r0, r3
 800c9e6:	3718      	adds	r7, #24
 800c9e8:	46bd      	mov	sp, r7
 800c9ea:	bd80      	pop	{r7, pc}

0800c9ec <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c9ec:	b580      	push	{r7, lr}
 800c9ee:	b084      	sub	sp, #16
 800c9f0:	af00      	add	r7, sp, #0
 800c9f2:	6078      	str	r0, [r7, #4]
 800c9f4:	460b      	mov	r3, r1
 800c9f6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800c9f8:	78fb      	ldrb	r3, [r7, #3]
 800c9fa:	f003 030f 	and.w	r3, r3, #15
 800c9fe:	687a      	ldr	r2, [r7, #4]
 800ca00:	7912      	ldrb	r2, [r2, #4]
 800ca02:	4293      	cmp	r3, r2
 800ca04:	d901      	bls.n	800ca0a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800ca06:	2301      	movs	r3, #1
 800ca08:	e04f      	b.n	800caaa <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800ca0a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	da0f      	bge.n	800ca32 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ca12:	78fb      	ldrb	r3, [r7, #3]
 800ca14:	f003 020f 	and.w	r2, r3, #15
 800ca18:	4613      	mov	r3, r2
 800ca1a:	00db      	lsls	r3, r3, #3
 800ca1c:	4413      	add	r3, r2
 800ca1e:	009b      	lsls	r3, r3, #2
 800ca20:	3310      	adds	r3, #16
 800ca22:	687a      	ldr	r2, [r7, #4]
 800ca24:	4413      	add	r3, r2
 800ca26:	3304      	adds	r3, #4
 800ca28:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	2201      	movs	r2, #1
 800ca2e:	705a      	strb	r2, [r3, #1]
 800ca30:	e00d      	b.n	800ca4e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800ca32:	78fa      	ldrb	r2, [r7, #3]
 800ca34:	4613      	mov	r3, r2
 800ca36:	00db      	lsls	r3, r3, #3
 800ca38:	4413      	add	r3, r2
 800ca3a:	009b      	lsls	r3, r3, #2
 800ca3c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800ca40:	687a      	ldr	r2, [r7, #4]
 800ca42:	4413      	add	r3, r2
 800ca44:	3304      	adds	r3, #4
 800ca46:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	2200      	movs	r2, #0
 800ca4c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800ca4e:	68fb      	ldr	r3, [r7, #12]
 800ca50:	2201      	movs	r2, #1
 800ca52:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ca54:	78fb      	ldrb	r3, [r7, #3]
 800ca56:	f003 030f 	and.w	r3, r3, #15
 800ca5a:	b2da      	uxtb	r2, r3
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800ca66:	2b01      	cmp	r3, #1
 800ca68:	d101      	bne.n	800ca6e <HAL_PCD_EP_SetStall+0x82>
 800ca6a:	2302      	movs	r3, #2
 800ca6c:	e01d      	b.n	800caaa <HAL_PCD_EP_SetStall+0xbe>
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	2201      	movs	r2, #1
 800ca72:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	68f9      	ldr	r1, [r7, #12]
 800ca7c:	4618      	mov	r0, r3
 800ca7e:	f008 fb9f 	bl	80151c0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800ca82:	78fb      	ldrb	r3, [r7, #3]
 800ca84:	f003 030f 	and.w	r3, r3, #15
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d109      	bne.n	800caa0 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	6818      	ldr	r0, [r3, #0]
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	7999      	ldrb	r1, [r3, #6]
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ca9a:	461a      	mov	r2, r3
 800ca9c:	f008 fd92 	bl	80155c4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	2200      	movs	r2, #0
 800caa4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800caa8:	2300      	movs	r3, #0
}
 800caaa:	4618      	mov	r0, r3
 800caac:	3710      	adds	r7, #16
 800caae:	46bd      	mov	sp, r7
 800cab0:	bd80      	pop	{r7, pc}

0800cab2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cab2:	b580      	push	{r7, lr}
 800cab4:	b084      	sub	sp, #16
 800cab6:	af00      	add	r7, sp, #0
 800cab8:	6078      	str	r0, [r7, #4]
 800caba:	460b      	mov	r3, r1
 800cabc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800cabe:	78fb      	ldrb	r3, [r7, #3]
 800cac0:	f003 030f 	and.w	r3, r3, #15
 800cac4:	687a      	ldr	r2, [r7, #4]
 800cac6:	7912      	ldrb	r2, [r2, #4]
 800cac8:	4293      	cmp	r3, r2
 800caca:	d901      	bls.n	800cad0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800cacc:	2301      	movs	r3, #1
 800cace:	e042      	b.n	800cb56 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800cad0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	da0f      	bge.n	800caf8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cad8:	78fb      	ldrb	r3, [r7, #3]
 800cada:	f003 020f 	and.w	r2, r3, #15
 800cade:	4613      	mov	r3, r2
 800cae0:	00db      	lsls	r3, r3, #3
 800cae2:	4413      	add	r3, r2
 800cae4:	009b      	lsls	r3, r3, #2
 800cae6:	3310      	adds	r3, #16
 800cae8:	687a      	ldr	r2, [r7, #4]
 800caea:	4413      	add	r3, r2
 800caec:	3304      	adds	r3, #4
 800caee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	2201      	movs	r2, #1
 800caf4:	705a      	strb	r2, [r3, #1]
 800caf6:	e00f      	b.n	800cb18 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800caf8:	78fb      	ldrb	r3, [r7, #3]
 800cafa:	f003 020f 	and.w	r2, r3, #15
 800cafe:	4613      	mov	r3, r2
 800cb00:	00db      	lsls	r3, r3, #3
 800cb02:	4413      	add	r3, r2
 800cb04:	009b      	lsls	r3, r3, #2
 800cb06:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800cb0a:	687a      	ldr	r2, [r7, #4]
 800cb0c:	4413      	add	r3, r2
 800cb0e:	3304      	adds	r3, #4
 800cb10:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	2200      	movs	r2, #0
 800cb16:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	2200      	movs	r2, #0
 800cb1c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cb1e:	78fb      	ldrb	r3, [r7, #3]
 800cb20:	f003 030f 	and.w	r3, r3, #15
 800cb24:	b2da      	uxtb	r2, r3
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800cb30:	2b01      	cmp	r3, #1
 800cb32:	d101      	bne.n	800cb38 <HAL_PCD_EP_ClrStall+0x86>
 800cb34:	2302      	movs	r3, #2
 800cb36:	e00e      	b.n	800cb56 <HAL_PCD_EP_ClrStall+0xa4>
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	2201      	movs	r2, #1
 800cb3c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	68f9      	ldr	r1, [r7, #12]
 800cb46:	4618      	mov	r0, r3
 800cb48:	f008 fba8 	bl	801529c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	2200      	movs	r2, #0
 800cb50:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800cb54:	2300      	movs	r3, #0
}
 800cb56:	4618      	mov	r0, r3
 800cb58:	3710      	adds	r7, #16
 800cb5a:	46bd      	mov	sp, r7
 800cb5c:	bd80      	pop	{r7, pc}

0800cb5e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cb5e:	b580      	push	{r7, lr}
 800cb60:	b084      	sub	sp, #16
 800cb62:	af00      	add	r7, sp, #0
 800cb64:	6078      	str	r0, [r7, #4]
 800cb66:	460b      	mov	r3, r1
 800cb68:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800cb6a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	da0c      	bge.n	800cb8c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cb72:	78fb      	ldrb	r3, [r7, #3]
 800cb74:	f003 020f 	and.w	r2, r3, #15
 800cb78:	4613      	mov	r3, r2
 800cb7a:	00db      	lsls	r3, r3, #3
 800cb7c:	4413      	add	r3, r2
 800cb7e:	009b      	lsls	r3, r3, #2
 800cb80:	3310      	adds	r3, #16
 800cb82:	687a      	ldr	r2, [r7, #4]
 800cb84:	4413      	add	r3, r2
 800cb86:	3304      	adds	r3, #4
 800cb88:	60fb      	str	r3, [r7, #12]
 800cb8a:	e00c      	b.n	800cba6 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cb8c:	78fb      	ldrb	r3, [r7, #3]
 800cb8e:	f003 020f 	and.w	r2, r3, #15
 800cb92:	4613      	mov	r3, r2
 800cb94:	00db      	lsls	r3, r3, #3
 800cb96:	4413      	add	r3, r2
 800cb98:	009b      	lsls	r3, r3, #2
 800cb9a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800cb9e:	687a      	ldr	r2, [r7, #4]
 800cba0:	4413      	add	r3, r2
 800cba2:	3304      	adds	r3, #4
 800cba4:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	68f9      	ldr	r1, [r7, #12]
 800cbac:	4618      	mov	r0, r3
 800cbae:	f008 f9c7 	bl	8014f40 <USB_EPStopXfer>
 800cbb2:	4603      	mov	r3, r0
 800cbb4:	72fb      	strb	r3, [r7, #11]

  return ret;
 800cbb6:	7afb      	ldrb	r3, [r7, #11]
}
 800cbb8:	4618      	mov	r0, r3
 800cbba:	3710      	adds	r7, #16
 800cbbc:	46bd      	mov	sp, r7
 800cbbe:	bd80      	pop	{r7, pc}

0800cbc0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800cbc0:	b580      	push	{r7, lr}
 800cbc2:	b08a      	sub	sp, #40	@ 0x28
 800cbc4:	af02      	add	r7, sp, #8
 800cbc6:	6078      	str	r0, [r7, #4]
 800cbc8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cbd0:	697b      	ldr	r3, [r7, #20]
 800cbd2:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800cbd4:	683a      	ldr	r2, [r7, #0]
 800cbd6:	4613      	mov	r3, r2
 800cbd8:	00db      	lsls	r3, r3, #3
 800cbda:	4413      	add	r3, r2
 800cbdc:	009b      	lsls	r3, r3, #2
 800cbde:	3310      	adds	r3, #16
 800cbe0:	687a      	ldr	r2, [r7, #4]
 800cbe2:	4413      	add	r3, r2
 800cbe4:	3304      	adds	r3, #4
 800cbe6:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	695a      	ldr	r2, [r3, #20]
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	691b      	ldr	r3, [r3, #16]
 800cbf0:	429a      	cmp	r2, r3
 800cbf2:	d901      	bls.n	800cbf8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800cbf4:	2301      	movs	r3, #1
 800cbf6:	e06b      	b.n	800ccd0 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	691a      	ldr	r2, [r3, #16]
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	695b      	ldr	r3, [r3, #20]
 800cc00:	1ad3      	subs	r3, r2, r3
 800cc02:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	689b      	ldr	r3, [r3, #8]
 800cc08:	69fa      	ldr	r2, [r7, #28]
 800cc0a:	429a      	cmp	r2, r3
 800cc0c:	d902      	bls.n	800cc14 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	689b      	ldr	r3, [r3, #8]
 800cc12:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800cc14:	69fb      	ldr	r3, [r7, #28]
 800cc16:	3303      	adds	r3, #3
 800cc18:	089b      	lsrs	r3, r3, #2
 800cc1a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cc1c:	e02a      	b.n	800cc74 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	691a      	ldr	r2, [r3, #16]
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	695b      	ldr	r3, [r3, #20]
 800cc26:	1ad3      	subs	r3, r2, r3
 800cc28:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	689b      	ldr	r3, [r3, #8]
 800cc2e:	69fa      	ldr	r2, [r7, #28]
 800cc30:	429a      	cmp	r2, r3
 800cc32:	d902      	bls.n	800cc3a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	689b      	ldr	r3, [r3, #8]
 800cc38:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800cc3a:	69fb      	ldr	r3, [r7, #28]
 800cc3c:	3303      	adds	r3, #3
 800cc3e:	089b      	lsrs	r3, r3, #2
 800cc40:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	68d9      	ldr	r1, [r3, #12]
 800cc46:	683b      	ldr	r3, [r7, #0]
 800cc48:	b2da      	uxtb	r2, r3
 800cc4a:	69fb      	ldr	r3, [r7, #28]
 800cc4c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800cc52:	9300      	str	r3, [sp, #0]
 800cc54:	4603      	mov	r3, r0
 800cc56:	6978      	ldr	r0, [r7, #20]
 800cc58:	f008 fa1c 	bl	8015094 <USB_WritePacket>

    ep->xfer_buff  += len;
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	68da      	ldr	r2, [r3, #12]
 800cc60:	69fb      	ldr	r3, [r7, #28]
 800cc62:	441a      	add	r2, r3
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	695a      	ldr	r2, [r3, #20]
 800cc6c:	69fb      	ldr	r3, [r7, #28]
 800cc6e:	441a      	add	r2, r3
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cc74:	683b      	ldr	r3, [r7, #0]
 800cc76:	015a      	lsls	r2, r3, #5
 800cc78:	693b      	ldr	r3, [r7, #16]
 800cc7a:	4413      	add	r3, r2
 800cc7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc80:	699b      	ldr	r3, [r3, #24]
 800cc82:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800cc84:	69ba      	ldr	r2, [r7, #24]
 800cc86:	429a      	cmp	r2, r3
 800cc88:	d809      	bhi.n	800cc9e <PCD_WriteEmptyTxFifo+0xde>
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	695a      	ldr	r2, [r3, #20]
 800cc8e:	68fb      	ldr	r3, [r7, #12]
 800cc90:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cc92:	429a      	cmp	r2, r3
 800cc94:	d203      	bcs.n	800cc9e <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800cc96:	68fb      	ldr	r3, [r7, #12]
 800cc98:	691b      	ldr	r3, [r3, #16]
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d1bf      	bne.n	800cc1e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	691a      	ldr	r2, [r3, #16]
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	695b      	ldr	r3, [r3, #20]
 800cca6:	429a      	cmp	r2, r3
 800cca8:	d811      	bhi.n	800ccce <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800ccaa:	683b      	ldr	r3, [r7, #0]
 800ccac:	f003 030f 	and.w	r3, r3, #15
 800ccb0:	2201      	movs	r2, #1
 800ccb2:	fa02 f303 	lsl.w	r3, r2, r3
 800ccb6:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800ccb8:	693b      	ldr	r3, [r7, #16]
 800ccba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ccbe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ccc0:	68bb      	ldr	r3, [r7, #8]
 800ccc2:	43db      	mvns	r3, r3
 800ccc4:	6939      	ldr	r1, [r7, #16]
 800ccc6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ccca:	4013      	ands	r3, r2
 800cccc:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800ccce:	2300      	movs	r3, #0
}
 800ccd0:	4618      	mov	r0, r3
 800ccd2:	3720      	adds	r7, #32
 800ccd4:	46bd      	mov	sp, r7
 800ccd6:	bd80      	pop	{r7, pc}

0800ccd8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800ccd8:	b580      	push	{r7, lr}
 800ccda:	b088      	sub	sp, #32
 800ccdc:	af00      	add	r7, sp, #0
 800ccde:	6078      	str	r0, [r7, #4]
 800cce0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cce8:	69fb      	ldr	r3, [r7, #28]
 800ccea:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800ccec:	69fb      	ldr	r3, [r7, #28]
 800ccee:	333c      	adds	r3, #60	@ 0x3c
 800ccf0:	3304      	adds	r3, #4
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800ccf6:	683b      	ldr	r3, [r7, #0]
 800ccf8:	015a      	lsls	r2, r3, #5
 800ccfa:	69bb      	ldr	r3, [r7, #24]
 800ccfc:	4413      	add	r3, r2
 800ccfe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd02:	689b      	ldr	r3, [r3, #8]
 800cd04:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	799b      	ldrb	r3, [r3, #6]
 800cd0a:	2b01      	cmp	r3, #1
 800cd0c:	d17b      	bne.n	800ce06 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800cd0e:	693b      	ldr	r3, [r7, #16]
 800cd10:	f003 0308 	and.w	r3, r3, #8
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	d015      	beq.n	800cd44 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cd18:	697b      	ldr	r3, [r7, #20]
 800cd1a:	4a61      	ldr	r2, [pc, #388]	@ (800cea0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800cd1c:	4293      	cmp	r3, r2
 800cd1e:	f240 80b9 	bls.w	800ce94 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800cd22:	693b      	ldr	r3, [r7, #16]
 800cd24:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	f000 80b3 	beq.w	800ce94 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800cd2e:	683b      	ldr	r3, [r7, #0]
 800cd30:	015a      	lsls	r2, r3, #5
 800cd32:	69bb      	ldr	r3, [r7, #24]
 800cd34:	4413      	add	r3, r2
 800cd36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd3a:	461a      	mov	r2, r3
 800cd3c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cd40:	6093      	str	r3, [r2, #8]
 800cd42:	e0a7      	b.n	800ce94 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800cd44:	693b      	ldr	r3, [r7, #16]
 800cd46:	f003 0320 	and.w	r3, r3, #32
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d009      	beq.n	800cd62 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800cd4e:	683b      	ldr	r3, [r7, #0]
 800cd50:	015a      	lsls	r2, r3, #5
 800cd52:	69bb      	ldr	r3, [r7, #24]
 800cd54:	4413      	add	r3, r2
 800cd56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd5a:	461a      	mov	r2, r3
 800cd5c:	2320      	movs	r3, #32
 800cd5e:	6093      	str	r3, [r2, #8]
 800cd60:	e098      	b.n	800ce94 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800cd62:	693b      	ldr	r3, [r7, #16]
 800cd64:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	f040 8093 	bne.w	800ce94 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cd6e:	697b      	ldr	r3, [r7, #20]
 800cd70:	4a4b      	ldr	r2, [pc, #300]	@ (800cea0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800cd72:	4293      	cmp	r3, r2
 800cd74:	d90f      	bls.n	800cd96 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800cd76:	693b      	ldr	r3, [r7, #16]
 800cd78:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	d00a      	beq.n	800cd96 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800cd80:	683b      	ldr	r3, [r7, #0]
 800cd82:	015a      	lsls	r2, r3, #5
 800cd84:	69bb      	ldr	r3, [r7, #24]
 800cd86:	4413      	add	r3, r2
 800cd88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd8c:	461a      	mov	r2, r3
 800cd8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cd92:	6093      	str	r3, [r2, #8]
 800cd94:	e07e      	b.n	800ce94 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800cd96:	683a      	ldr	r2, [r7, #0]
 800cd98:	4613      	mov	r3, r2
 800cd9a:	00db      	lsls	r3, r3, #3
 800cd9c:	4413      	add	r3, r2
 800cd9e:	009b      	lsls	r3, r3, #2
 800cda0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800cda4:	687a      	ldr	r2, [r7, #4]
 800cda6:	4413      	add	r3, r2
 800cda8:	3304      	adds	r3, #4
 800cdaa:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	6a1a      	ldr	r2, [r3, #32]
 800cdb0:	683b      	ldr	r3, [r7, #0]
 800cdb2:	0159      	lsls	r1, r3, #5
 800cdb4:	69bb      	ldr	r3, [r7, #24]
 800cdb6:	440b      	add	r3, r1
 800cdb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cdbc:	691b      	ldr	r3, [r3, #16]
 800cdbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cdc2:	1ad2      	subs	r2, r2, r3
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800cdc8:	683b      	ldr	r3, [r7, #0]
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d114      	bne.n	800cdf8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	691b      	ldr	r3, [r3, #16]
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	d109      	bne.n	800cdea <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	6818      	ldr	r0, [r3, #0]
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cde0:	461a      	mov	r2, r3
 800cde2:	2101      	movs	r1, #1
 800cde4:	f008 fbee 	bl	80155c4 <USB_EP0_OutStart>
 800cde8:	e006      	b.n	800cdf8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	68da      	ldr	r2, [r3, #12]
 800cdee:	68fb      	ldr	r3, [r7, #12]
 800cdf0:	695b      	ldr	r3, [r3, #20]
 800cdf2:	441a      	add	r2, r3
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800cdf8:	683b      	ldr	r3, [r7, #0]
 800cdfa:	b2db      	uxtb	r3, r3
 800cdfc:	4619      	mov	r1, r3
 800cdfe:	6878      	ldr	r0, [r7, #4]
 800ce00:	f00a ff0a 	bl	8017c18 <HAL_PCD_DataOutStageCallback>
 800ce04:	e046      	b.n	800ce94 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800ce06:	697b      	ldr	r3, [r7, #20]
 800ce08:	4a26      	ldr	r2, [pc, #152]	@ (800cea4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800ce0a:	4293      	cmp	r3, r2
 800ce0c:	d124      	bne.n	800ce58 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800ce0e:	693b      	ldr	r3, [r7, #16]
 800ce10:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d00a      	beq.n	800ce2e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800ce18:	683b      	ldr	r3, [r7, #0]
 800ce1a:	015a      	lsls	r2, r3, #5
 800ce1c:	69bb      	ldr	r3, [r7, #24]
 800ce1e:	4413      	add	r3, r2
 800ce20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ce24:	461a      	mov	r2, r3
 800ce26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ce2a:	6093      	str	r3, [r2, #8]
 800ce2c:	e032      	b.n	800ce94 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800ce2e:	693b      	ldr	r3, [r7, #16]
 800ce30:	f003 0320 	and.w	r3, r3, #32
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d008      	beq.n	800ce4a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800ce38:	683b      	ldr	r3, [r7, #0]
 800ce3a:	015a      	lsls	r2, r3, #5
 800ce3c:	69bb      	ldr	r3, [r7, #24]
 800ce3e:	4413      	add	r3, r2
 800ce40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ce44:	461a      	mov	r2, r3
 800ce46:	2320      	movs	r3, #32
 800ce48:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800ce4a:	683b      	ldr	r3, [r7, #0]
 800ce4c:	b2db      	uxtb	r3, r3
 800ce4e:	4619      	mov	r1, r3
 800ce50:	6878      	ldr	r0, [r7, #4]
 800ce52:	f00a fee1 	bl	8017c18 <HAL_PCD_DataOutStageCallback>
 800ce56:	e01d      	b.n	800ce94 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800ce58:	683b      	ldr	r3, [r7, #0]
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d114      	bne.n	800ce88 <PCD_EP_OutXfrComplete_int+0x1b0>
 800ce5e:	6879      	ldr	r1, [r7, #4]
 800ce60:	683a      	ldr	r2, [r7, #0]
 800ce62:	4613      	mov	r3, r2
 800ce64:	00db      	lsls	r3, r3, #3
 800ce66:	4413      	add	r3, r2
 800ce68:	009b      	lsls	r3, r3, #2
 800ce6a:	440b      	add	r3, r1
 800ce6c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d108      	bne.n	800ce88 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	6818      	ldr	r0, [r3, #0]
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ce80:	461a      	mov	r2, r3
 800ce82:	2100      	movs	r1, #0
 800ce84:	f008 fb9e 	bl	80155c4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800ce88:	683b      	ldr	r3, [r7, #0]
 800ce8a:	b2db      	uxtb	r3, r3
 800ce8c:	4619      	mov	r1, r3
 800ce8e:	6878      	ldr	r0, [r7, #4]
 800ce90:	f00a fec2 	bl	8017c18 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800ce94:	2300      	movs	r3, #0
}
 800ce96:	4618      	mov	r0, r3
 800ce98:	3720      	adds	r7, #32
 800ce9a:	46bd      	mov	sp, r7
 800ce9c:	bd80      	pop	{r7, pc}
 800ce9e:	bf00      	nop
 800cea0:	4f54300a 	.word	0x4f54300a
 800cea4:	4f54310a 	.word	0x4f54310a

0800cea8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800cea8:	b580      	push	{r7, lr}
 800ceaa:	b086      	sub	sp, #24
 800ceac:	af00      	add	r7, sp, #0
 800ceae:	6078      	str	r0, [r7, #4]
 800ceb0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ceb8:	697b      	ldr	r3, [r7, #20]
 800ceba:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800cebc:	697b      	ldr	r3, [r7, #20]
 800cebe:	333c      	adds	r3, #60	@ 0x3c
 800cec0:	3304      	adds	r3, #4
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800cec6:	683b      	ldr	r3, [r7, #0]
 800cec8:	015a      	lsls	r2, r3, #5
 800ceca:	693b      	ldr	r3, [r7, #16]
 800cecc:	4413      	add	r3, r2
 800cece:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ced2:	689b      	ldr	r3, [r3, #8]
 800ced4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	4a15      	ldr	r2, [pc, #84]	@ (800cf30 <PCD_EP_OutSetupPacket_int+0x88>)
 800ceda:	4293      	cmp	r3, r2
 800cedc:	d90e      	bls.n	800cefc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800cede:	68bb      	ldr	r3, [r7, #8]
 800cee0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d009      	beq.n	800cefc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800cee8:	683b      	ldr	r3, [r7, #0]
 800ceea:	015a      	lsls	r2, r3, #5
 800ceec:	693b      	ldr	r3, [r7, #16]
 800ceee:	4413      	add	r3, r2
 800cef0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cef4:	461a      	mov	r2, r3
 800cef6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cefa:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800cefc:	6878      	ldr	r0, [r7, #4]
 800cefe:	f00a fe79 	bl	8017bf4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800cf02:	68fb      	ldr	r3, [r7, #12]
 800cf04:	4a0a      	ldr	r2, [pc, #40]	@ (800cf30 <PCD_EP_OutSetupPacket_int+0x88>)
 800cf06:	4293      	cmp	r3, r2
 800cf08:	d90c      	bls.n	800cf24 <PCD_EP_OutSetupPacket_int+0x7c>
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	799b      	ldrb	r3, [r3, #6]
 800cf0e:	2b01      	cmp	r3, #1
 800cf10:	d108      	bne.n	800cf24 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	6818      	ldr	r0, [r3, #0]
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cf1c:	461a      	mov	r2, r3
 800cf1e:	2101      	movs	r1, #1
 800cf20:	f008 fb50 	bl	80155c4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800cf24:	2300      	movs	r3, #0
}
 800cf26:	4618      	mov	r0, r3
 800cf28:	3718      	adds	r7, #24
 800cf2a:	46bd      	mov	sp, r7
 800cf2c:	bd80      	pop	{r7, pc}
 800cf2e:	bf00      	nop
 800cf30:	4f54300a 	.word	0x4f54300a

0800cf34 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800cf34:	b480      	push	{r7}
 800cf36:	b085      	sub	sp, #20
 800cf38:	af00      	add	r7, sp, #0
 800cf3a:	6078      	str	r0, [r7, #4]
 800cf3c:	460b      	mov	r3, r1
 800cf3e:	70fb      	strb	r3, [r7, #3]
 800cf40:	4613      	mov	r3, r2
 800cf42:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf4a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800cf4c:	78fb      	ldrb	r3, [r7, #3]
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d107      	bne.n	800cf62 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800cf52:	883b      	ldrh	r3, [r7, #0]
 800cf54:	0419      	lsls	r1, r3, #16
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	68ba      	ldr	r2, [r7, #8]
 800cf5c:	430a      	orrs	r2, r1
 800cf5e:	629a      	str	r2, [r3, #40]	@ 0x28
 800cf60:	e028      	b.n	800cfb4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf68:	0c1b      	lsrs	r3, r3, #16
 800cf6a:	68ba      	ldr	r2, [r7, #8]
 800cf6c:	4413      	add	r3, r2
 800cf6e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800cf70:	2300      	movs	r3, #0
 800cf72:	73fb      	strb	r3, [r7, #15]
 800cf74:	e00d      	b.n	800cf92 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	681a      	ldr	r2, [r3, #0]
 800cf7a:	7bfb      	ldrb	r3, [r7, #15]
 800cf7c:	3340      	adds	r3, #64	@ 0x40
 800cf7e:	009b      	lsls	r3, r3, #2
 800cf80:	4413      	add	r3, r2
 800cf82:	685b      	ldr	r3, [r3, #4]
 800cf84:	0c1b      	lsrs	r3, r3, #16
 800cf86:	68ba      	ldr	r2, [r7, #8]
 800cf88:	4413      	add	r3, r2
 800cf8a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800cf8c:	7bfb      	ldrb	r3, [r7, #15]
 800cf8e:	3301      	adds	r3, #1
 800cf90:	73fb      	strb	r3, [r7, #15]
 800cf92:	7bfa      	ldrb	r2, [r7, #15]
 800cf94:	78fb      	ldrb	r3, [r7, #3]
 800cf96:	3b01      	subs	r3, #1
 800cf98:	429a      	cmp	r2, r3
 800cf9a:	d3ec      	bcc.n	800cf76 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800cf9c:	883b      	ldrh	r3, [r7, #0]
 800cf9e:	0418      	lsls	r0, r3, #16
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	6819      	ldr	r1, [r3, #0]
 800cfa4:	78fb      	ldrb	r3, [r7, #3]
 800cfa6:	3b01      	subs	r3, #1
 800cfa8:	68ba      	ldr	r2, [r7, #8]
 800cfaa:	4302      	orrs	r2, r0
 800cfac:	3340      	adds	r3, #64	@ 0x40
 800cfae:	009b      	lsls	r3, r3, #2
 800cfb0:	440b      	add	r3, r1
 800cfb2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800cfb4:	2300      	movs	r3, #0
}
 800cfb6:	4618      	mov	r0, r3
 800cfb8:	3714      	adds	r7, #20
 800cfba:	46bd      	mov	sp, r7
 800cfbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc0:	4770      	bx	lr

0800cfc2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800cfc2:	b480      	push	{r7}
 800cfc4:	b083      	sub	sp, #12
 800cfc6:	af00      	add	r7, sp, #0
 800cfc8:	6078      	str	r0, [r7, #4]
 800cfca:	460b      	mov	r3, r1
 800cfcc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	887a      	ldrh	r2, [r7, #2]
 800cfd4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800cfd6:	2300      	movs	r3, #0
}
 800cfd8:	4618      	mov	r0, r3
 800cfda:	370c      	adds	r7, #12
 800cfdc:	46bd      	mov	sp, r7
 800cfde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfe2:	4770      	bx	lr

0800cfe4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800cfe4:	b480      	push	{r7}
 800cfe6:	b085      	sub	sp, #20
 800cfe8:	af00      	add	r7, sp, #0
 800cfea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	2201      	movs	r2, #1
 800cff6:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	2200      	movs	r2, #0
 800cffe:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	699b      	ldr	r3, [r3, #24]
 800d006:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d012:	4b05      	ldr	r3, [pc, #20]	@ (800d028 <HAL_PCDEx_ActivateLPM+0x44>)
 800d014:	4313      	orrs	r3, r2
 800d016:	68fa      	ldr	r2, [r7, #12]
 800d018:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800d01a:	2300      	movs	r3, #0
}
 800d01c:	4618      	mov	r0, r3
 800d01e:	3714      	adds	r7, #20
 800d020:	46bd      	mov	sp, r7
 800d022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d026:	4770      	bx	lr
 800d028:	10000003 	.word	0x10000003

0800d02c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800d02c:	b480      	push	{r7}
 800d02e:	b083      	sub	sp, #12
 800d030:	af00      	add	r7, sp, #0
 800d032:	6078      	str	r0, [r7, #4]
 800d034:	460b      	mov	r3, r1
 800d036:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800d038:	bf00      	nop
 800d03a:	370c      	adds	r7, #12
 800d03c:	46bd      	mov	sp, r7
 800d03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d042:	4770      	bx	lr

0800d044 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800d044:	b580      	push	{r7, lr}
 800d046:	b084      	sub	sp, #16
 800d048:	af00      	add	r7, sp, #0
 800d04a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800d04c:	4b19      	ldr	r3, [pc, #100]	@ (800d0b4 <HAL_PWREx_ConfigSupply+0x70>)
 800d04e:	68db      	ldr	r3, [r3, #12]
 800d050:	f003 0304 	and.w	r3, r3, #4
 800d054:	2b04      	cmp	r3, #4
 800d056:	d00a      	beq.n	800d06e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800d058:	4b16      	ldr	r3, [pc, #88]	@ (800d0b4 <HAL_PWREx_ConfigSupply+0x70>)
 800d05a:	68db      	ldr	r3, [r3, #12]
 800d05c:	f003 0307 	and.w	r3, r3, #7
 800d060:	687a      	ldr	r2, [r7, #4]
 800d062:	429a      	cmp	r2, r3
 800d064:	d001      	beq.n	800d06a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800d066:	2301      	movs	r3, #1
 800d068:	e01f      	b.n	800d0aa <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800d06a:	2300      	movs	r3, #0
 800d06c:	e01d      	b.n	800d0aa <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800d06e:	4b11      	ldr	r3, [pc, #68]	@ (800d0b4 <HAL_PWREx_ConfigSupply+0x70>)
 800d070:	68db      	ldr	r3, [r3, #12]
 800d072:	f023 0207 	bic.w	r2, r3, #7
 800d076:	490f      	ldr	r1, [pc, #60]	@ (800d0b4 <HAL_PWREx_ConfigSupply+0x70>)
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	4313      	orrs	r3, r2
 800d07c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800d07e:	f7f8 ffd3 	bl	8006028 <HAL_GetTick>
 800d082:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800d084:	e009      	b.n	800d09a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800d086:	f7f8 ffcf 	bl	8006028 <HAL_GetTick>
 800d08a:	4602      	mov	r2, r0
 800d08c:	68fb      	ldr	r3, [r7, #12]
 800d08e:	1ad3      	subs	r3, r2, r3
 800d090:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d094:	d901      	bls.n	800d09a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800d096:	2301      	movs	r3, #1
 800d098:	e007      	b.n	800d0aa <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800d09a:	4b06      	ldr	r3, [pc, #24]	@ (800d0b4 <HAL_PWREx_ConfigSupply+0x70>)
 800d09c:	685b      	ldr	r3, [r3, #4]
 800d09e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d0a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d0a6:	d1ee      	bne.n	800d086 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800d0a8:	2300      	movs	r3, #0
}
 800d0aa:	4618      	mov	r0, r3
 800d0ac:	3710      	adds	r7, #16
 800d0ae:	46bd      	mov	sp, r7
 800d0b0:	bd80      	pop	{r7, pc}
 800d0b2:	bf00      	nop
 800d0b4:	58024800 	.word	0x58024800

0800d0b8 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800d0b8:	b480      	push	{r7}
 800d0ba:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800d0bc:	4b05      	ldr	r3, [pc, #20]	@ (800d0d4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800d0be:	68db      	ldr	r3, [r3, #12]
 800d0c0:	4a04      	ldr	r2, [pc, #16]	@ (800d0d4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800d0c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d0c6:	60d3      	str	r3, [r2, #12]
}
 800d0c8:	bf00      	nop
 800d0ca:	46bd      	mov	sp, r7
 800d0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0d0:	4770      	bx	lr
 800d0d2:	bf00      	nop
 800d0d4:	58024800 	.word	0x58024800

0800d0d8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d0d8:	b580      	push	{r7, lr}
 800d0da:	b08c      	sub	sp, #48	@ 0x30
 800d0dc:	af00      	add	r7, sp, #0
 800d0de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d102      	bne.n	800d0ec <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800d0e6:	2301      	movs	r3, #1
 800d0e8:	f000 bc48 	b.w	800d97c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	f003 0301 	and.w	r3, r3, #1
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	f000 8088 	beq.w	800d20a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d0fa:	4b99      	ldr	r3, [pc, #612]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d0fc:	691b      	ldr	r3, [r3, #16]
 800d0fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d102:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800d104:	4b96      	ldr	r3, [pc, #600]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d106:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d108:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800d10a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d10c:	2b10      	cmp	r3, #16
 800d10e:	d007      	beq.n	800d120 <HAL_RCC_OscConfig+0x48>
 800d110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d112:	2b18      	cmp	r3, #24
 800d114:	d111      	bne.n	800d13a <HAL_RCC_OscConfig+0x62>
 800d116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d118:	f003 0303 	and.w	r3, r3, #3
 800d11c:	2b02      	cmp	r3, #2
 800d11e:	d10c      	bne.n	800d13a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d120:	4b8f      	ldr	r3, [pc, #572]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d122:	681b      	ldr	r3, [r3, #0]
 800d124:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d06d      	beq.n	800d208 <HAL_RCC_OscConfig+0x130>
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	685b      	ldr	r3, [r3, #4]
 800d130:	2b00      	cmp	r3, #0
 800d132:	d169      	bne.n	800d208 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800d134:	2301      	movs	r3, #1
 800d136:	f000 bc21 	b.w	800d97c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	685b      	ldr	r3, [r3, #4]
 800d13e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d142:	d106      	bne.n	800d152 <HAL_RCC_OscConfig+0x7a>
 800d144:	4b86      	ldr	r3, [pc, #536]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	4a85      	ldr	r2, [pc, #532]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d14a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d14e:	6013      	str	r3, [r2, #0]
 800d150:	e02e      	b.n	800d1b0 <HAL_RCC_OscConfig+0xd8>
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	685b      	ldr	r3, [r3, #4]
 800d156:	2b00      	cmp	r3, #0
 800d158:	d10c      	bne.n	800d174 <HAL_RCC_OscConfig+0x9c>
 800d15a:	4b81      	ldr	r3, [pc, #516]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	4a80      	ldr	r2, [pc, #512]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d160:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d164:	6013      	str	r3, [r2, #0]
 800d166:	4b7e      	ldr	r3, [pc, #504]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	4a7d      	ldr	r2, [pc, #500]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d16c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d170:	6013      	str	r3, [r2, #0]
 800d172:	e01d      	b.n	800d1b0 <HAL_RCC_OscConfig+0xd8>
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	685b      	ldr	r3, [r3, #4]
 800d178:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d17c:	d10c      	bne.n	800d198 <HAL_RCC_OscConfig+0xc0>
 800d17e:	4b78      	ldr	r3, [pc, #480]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	4a77      	ldr	r2, [pc, #476]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d184:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d188:	6013      	str	r3, [r2, #0]
 800d18a:	4b75      	ldr	r3, [pc, #468]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	4a74      	ldr	r2, [pc, #464]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d190:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d194:	6013      	str	r3, [r2, #0]
 800d196:	e00b      	b.n	800d1b0 <HAL_RCC_OscConfig+0xd8>
 800d198:	4b71      	ldr	r3, [pc, #452]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	4a70      	ldr	r2, [pc, #448]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d19e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d1a2:	6013      	str	r3, [r2, #0]
 800d1a4:	4b6e      	ldr	r3, [pc, #440]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	4a6d      	ldr	r2, [pc, #436]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d1aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d1ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	685b      	ldr	r3, [r3, #4]
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d013      	beq.n	800d1e0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d1b8:	f7f8 ff36 	bl	8006028 <HAL_GetTick>
 800d1bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800d1be:	e008      	b.n	800d1d2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d1c0:	f7f8 ff32 	bl	8006028 <HAL_GetTick>
 800d1c4:	4602      	mov	r2, r0
 800d1c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1c8:	1ad3      	subs	r3, r2, r3
 800d1ca:	2b64      	cmp	r3, #100	@ 0x64
 800d1cc:	d901      	bls.n	800d1d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d1ce:	2303      	movs	r3, #3
 800d1d0:	e3d4      	b.n	800d97c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800d1d2:	4b63      	ldr	r3, [pc, #396]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d0f0      	beq.n	800d1c0 <HAL_RCC_OscConfig+0xe8>
 800d1de:	e014      	b.n	800d20a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d1e0:	f7f8 ff22 	bl	8006028 <HAL_GetTick>
 800d1e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800d1e6:	e008      	b.n	800d1fa <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d1e8:	f7f8 ff1e 	bl	8006028 <HAL_GetTick>
 800d1ec:	4602      	mov	r2, r0
 800d1ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1f0:	1ad3      	subs	r3, r2, r3
 800d1f2:	2b64      	cmp	r3, #100	@ 0x64
 800d1f4:	d901      	bls.n	800d1fa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800d1f6:	2303      	movs	r3, #3
 800d1f8:	e3c0      	b.n	800d97c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800d1fa:	4b59      	ldr	r3, [pc, #356]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d202:	2b00      	cmp	r3, #0
 800d204:	d1f0      	bne.n	800d1e8 <HAL_RCC_OscConfig+0x110>
 800d206:	e000      	b.n	800d20a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d208:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	f003 0302 	and.w	r3, r3, #2
 800d212:	2b00      	cmp	r3, #0
 800d214:	f000 80ca 	beq.w	800d3ac <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d218:	4b51      	ldr	r3, [pc, #324]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d21a:	691b      	ldr	r3, [r3, #16]
 800d21c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d220:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800d222:	4b4f      	ldr	r3, [pc, #316]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d226:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800d228:	6a3b      	ldr	r3, [r7, #32]
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d007      	beq.n	800d23e <HAL_RCC_OscConfig+0x166>
 800d22e:	6a3b      	ldr	r3, [r7, #32]
 800d230:	2b18      	cmp	r3, #24
 800d232:	d156      	bne.n	800d2e2 <HAL_RCC_OscConfig+0x20a>
 800d234:	69fb      	ldr	r3, [r7, #28]
 800d236:	f003 0303 	and.w	r3, r3, #3
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d151      	bne.n	800d2e2 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d23e:	4b48      	ldr	r3, [pc, #288]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	f003 0304 	and.w	r3, r3, #4
 800d246:	2b00      	cmp	r3, #0
 800d248:	d005      	beq.n	800d256 <HAL_RCC_OscConfig+0x17e>
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	68db      	ldr	r3, [r3, #12]
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d101      	bne.n	800d256 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800d252:	2301      	movs	r3, #1
 800d254:	e392      	b.n	800d97c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800d256:	4b42      	ldr	r3, [pc, #264]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	f023 0219 	bic.w	r2, r3, #25
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	68db      	ldr	r3, [r3, #12]
 800d262:	493f      	ldr	r1, [pc, #252]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d264:	4313      	orrs	r3, r2
 800d266:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d268:	f7f8 fede 	bl	8006028 <HAL_GetTick>
 800d26c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d26e:	e008      	b.n	800d282 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d270:	f7f8 feda 	bl	8006028 <HAL_GetTick>
 800d274:	4602      	mov	r2, r0
 800d276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d278:	1ad3      	subs	r3, r2, r3
 800d27a:	2b02      	cmp	r3, #2
 800d27c:	d901      	bls.n	800d282 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800d27e:	2303      	movs	r3, #3
 800d280:	e37c      	b.n	800d97c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d282:	4b37      	ldr	r3, [pc, #220]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	f003 0304 	and.w	r3, r3, #4
 800d28a:	2b00      	cmp	r3, #0
 800d28c:	d0f0      	beq.n	800d270 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d28e:	f7f8 fefb 	bl	8006088 <HAL_GetREVID>
 800d292:	4603      	mov	r3, r0
 800d294:	f241 0203 	movw	r2, #4099	@ 0x1003
 800d298:	4293      	cmp	r3, r2
 800d29a:	d817      	bhi.n	800d2cc <HAL_RCC_OscConfig+0x1f4>
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	691b      	ldr	r3, [r3, #16]
 800d2a0:	2b40      	cmp	r3, #64	@ 0x40
 800d2a2:	d108      	bne.n	800d2b6 <HAL_RCC_OscConfig+0x1de>
 800d2a4:	4b2e      	ldr	r3, [pc, #184]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d2a6:	685b      	ldr	r3, [r3, #4]
 800d2a8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800d2ac:	4a2c      	ldr	r2, [pc, #176]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d2ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d2b2:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d2b4:	e07a      	b.n	800d3ac <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d2b6:	4b2a      	ldr	r3, [pc, #168]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d2b8:	685b      	ldr	r3, [r3, #4]
 800d2ba:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	691b      	ldr	r3, [r3, #16]
 800d2c2:	031b      	lsls	r3, r3, #12
 800d2c4:	4926      	ldr	r1, [pc, #152]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d2c6:	4313      	orrs	r3, r2
 800d2c8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d2ca:	e06f      	b.n	800d3ac <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d2cc:	4b24      	ldr	r3, [pc, #144]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d2ce:	685b      	ldr	r3, [r3, #4]
 800d2d0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	691b      	ldr	r3, [r3, #16]
 800d2d8:	061b      	lsls	r3, r3, #24
 800d2da:	4921      	ldr	r1, [pc, #132]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d2dc:	4313      	orrs	r3, r2
 800d2de:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d2e0:	e064      	b.n	800d3ac <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	68db      	ldr	r3, [r3, #12]
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d047      	beq.n	800d37a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800d2ea:	4b1d      	ldr	r3, [pc, #116]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	f023 0219 	bic.w	r2, r3, #25
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	68db      	ldr	r3, [r3, #12]
 800d2f6:	491a      	ldr	r1, [pc, #104]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d2f8:	4313      	orrs	r3, r2
 800d2fa:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d2fc:	f7f8 fe94 	bl	8006028 <HAL_GetTick>
 800d300:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d302:	e008      	b.n	800d316 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d304:	f7f8 fe90 	bl	8006028 <HAL_GetTick>
 800d308:	4602      	mov	r2, r0
 800d30a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d30c:	1ad3      	subs	r3, r2, r3
 800d30e:	2b02      	cmp	r3, #2
 800d310:	d901      	bls.n	800d316 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800d312:	2303      	movs	r3, #3
 800d314:	e332      	b.n	800d97c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d316:	4b12      	ldr	r3, [pc, #72]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	f003 0304 	and.w	r3, r3, #4
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d0f0      	beq.n	800d304 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d322:	f7f8 feb1 	bl	8006088 <HAL_GetREVID>
 800d326:	4603      	mov	r3, r0
 800d328:	f241 0203 	movw	r2, #4099	@ 0x1003
 800d32c:	4293      	cmp	r3, r2
 800d32e:	d819      	bhi.n	800d364 <HAL_RCC_OscConfig+0x28c>
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	691b      	ldr	r3, [r3, #16]
 800d334:	2b40      	cmp	r3, #64	@ 0x40
 800d336:	d108      	bne.n	800d34a <HAL_RCC_OscConfig+0x272>
 800d338:	4b09      	ldr	r3, [pc, #36]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d33a:	685b      	ldr	r3, [r3, #4]
 800d33c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800d340:	4a07      	ldr	r2, [pc, #28]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d342:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d346:	6053      	str	r3, [r2, #4]
 800d348:	e030      	b.n	800d3ac <HAL_RCC_OscConfig+0x2d4>
 800d34a:	4b05      	ldr	r3, [pc, #20]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d34c:	685b      	ldr	r3, [r3, #4]
 800d34e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	691b      	ldr	r3, [r3, #16]
 800d356:	031b      	lsls	r3, r3, #12
 800d358:	4901      	ldr	r1, [pc, #4]	@ (800d360 <HAL_RCC_OscConfig+0x288>)
 800d35a:	4313      	orrs	r3, r2
 800d35c:	604b      	str	r3, [r1, #4]
 800d35e:	e025      	b.n	800d3ac <HAL_RCC_OscConfig+0x2d4>
 800d360:	58024400 	.word	0x58024400
 800d364:	4b9a      	ldr	r3, [pc, #616]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d366:	685b      	ldr	r3, [r3, #4]
 800d368:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	691b      	ldr	r3, [r3, #16]
 800d370:	061b      	lsls	r3, r3, #24
 800d372:	4997      	ldr	r1, [pc, #604]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d374:	4313      	orrs	r3, r2
 800d376:	604b      	str	r3, [r1, #4]
 800d378:	e018      	b.n	800d3ac <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d37a:	4b95      	ldr	r3, [pc, #596]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	4a94      	ldr	r2, [pc, #592]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d380:	f023 0301 	bic.w	r3, r3, #1
 800d384:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d386:	f7f8 fe4f 	bl	8006028 <HAL_GetTick>
 800d38a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800d38c:	e008      	b.n	800d3a0 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d38e:	f7f8 fe4b 	bl	8006028 <HAL_GetTick>
 800d392:	4602      	mov	r2, r0
 800d394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d396:	1ad3      	subs	r3, r2, r3
 800d398:	2b02      	cmp	r3, #2
 800d39a:	d901      	bls.n	800d3a0 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800d39c:	2303      	movs	r3, #3
 800d39e:	e2ed      	b.n	800d97c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800d3a0:	4b8b      	ldr	r3, [pc, #556]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	f003 0304 	and.w	r3, r3, #4
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d1f0      	bne.n	800d38e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	f003 0310 	and.w	r3, r3, #16
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	f000 80a9 	beq.w	800d50c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d3ba:	4b85      	ldr	r3, [pc, #532]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d3bc:	691b      	ldr	r3, [r3, #16]
 800d3be:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d3c2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800d3c4:	4b82      	ldr	r3, [pc, #520]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d3c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3c8:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800d3ca:	69bb      	ldr	r3, [r7, #24]
 800d3cc:	2b08      	cmp	r3, #8
 800d3ce:	d007      	beq.n	800d3e0 <HAL_RCC_OscConfig+0x308>
 800d3d0:	69bb      	ldr	r3, [r7, #24]
 800d3d2:	2b18      	cmp	r3, #24
 800d3d4:	d13a      	bne.n	800d44c <HAL_RCC_OscConfig+0x374>
 800d3d6:	697b      	ldr	r3, [r7, #20]
 800d3d8:	f003 0303 	and.w	r3, r3, #3
 800d3dc:	2b01      	cmp	r3, #1
 800d3de:	d135      	bne.n	800d44c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800d3e0:	4b7b      	ldr	r3, [pc, #492]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d005      	beq.n	800d3f8 <HAL_RCC_OscConfig+0x320>
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	69db      	ldr	r3, [r3, #28]
 800d3f0:	2b80      	cmp	r3, #128	@ 0x80
 800d3f2:	d001      	beq.n	800d3f8 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800d3f4:	2301      	movs	r3, #1
 800d3f6:	e2c1      	b.n	800d97c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800d3f8:	f7f8 fe46 	bl	8006088 <HAL_GetREVID>
 800d3fc:	4603      	mov	r3, r0
 800d3fe:	f241 0203 	movw	r2, #4099	@ 0x1003
 800d402:	4293      	cmp	r3, r2
 800d404:	d817      	bhi.n	800d436 <HAL_RCC_OscConfig+0x35e>
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	6a1b      	ldr	r3, [r3, #32]
 800d40a:	2b20      	cmp	r3, #32
 800d40c:	d108      	bne.n	800d420 <HAL_RCC_OscConfig+0x348>
 800d40e:	4b70      	ldr	r3, [pc, #448]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d410:	685b      	ldr	r3, [r3, #4]
 800d412:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800d416:	4a6e      	ldr	r2, [pc, #440]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d418:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d41c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800d41e:	e075      	b.n	800d50c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800d420:	4b6b      	ldr	r3, [pc, #428]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d422:	685b      	ldr	r3, [r3, #4]
 800d424:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	6a1b      	ldr	r3, [r3, #32]
 800d42c:	069b      	lsls	r3, r3, #26
 800d42e:	4968      	ldr	r1, [pc, #416]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d430:	4313      	orrs	r3, r2
 800d432:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800d434:	e06a      	b.n	800d50c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800d436:	4b66      	ldr	r3, [pc, #408]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d438:	68db      	ldr	r3, [r3, #12]
 800d43a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	6a1b      	ldr	r3, [r3, #32]
 800d442:	061b      	lsls	r3, r3, #24
 800d444:	4962      	ldr	r1, [pc, #392]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d446:	4313      	orrs	r3, r2
 800d448:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800d44a:	e05f      	b.n	800d50c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	69db      	ldr	r3, [r3, #28]
 800d450:	2b00      	cmp	r3, #0
 800d452:	d042      	beq.n	800d4da <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800d454:	4b5e      	ldr	r3, [pc, #376]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	4a5d      	ldr	r2, [pc, #372]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d45a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d45e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d460:	f7f8 fde2 	bl	8006028 <HAL_GetTick>
 800d464:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800d466:	e008      	b.n	800d47a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800d468:	f7f8 fdde 	bl	8006028 <HAL_GetTick>
 800d46c:	4602      	mov	r2, r0
 800d46e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d470:	1ad3      	subs	r3, r2, r3
 800d472:	2b02      	cmp	r3, #2
 800d474:	d901      	bls.n	800d47a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800d476:	2303      	movs	r3, #3
 800d478:	e280      	b.n	800d97c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800d47a:	4b55      	ldr	r3, [pc, #340]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d482:	2b00      	cmp	r3, #0
 800d484:	d0f0      	beq.n	800d468 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800d486:	f7f8 fdff 	bl	8006088 <HAL_GetREVID>
 800d48a:	4603      	mov	r3, r0
 800d48c:	f241 0203 	movw	r2, #4099	@ 0x1003
 800d490:	4293      	cmp	r3, r2
 800d492:	d817      	bhi.n	800d4c4 <HAL_RCC_OscConfig+0x3ec>
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	6a1b      	ldr	r3, [r3, #32]
 800d498:	2b20      	cmp	r3, #32
 800d49a:	d108      	bne.n	800d4ae <HAL_RCC_OscConfig+0x3d6>
 800d49c:	4b4c      	ldr	r3, [pc, #304]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d49e:	685b      	ldr	r3, [r3, #4]
 800d4a0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800d4a4:	4a4a      	ldr	r2, [pc, #296]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d4a6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d4aa:	6053      	str	r3, [r2, #4]
 800d4ac:	e02e      	b.n	800d50c <HAL_RCC_OscConfig+0x434>
 800d4ae:	4b48      	ldr	r3, [pc, #288]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d4b0:	685b      	ldr	r3, [r3, #4]
 800d4b2:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	6a1b      	ldr	r3, [r3, #32]
 800d4ba:	069b      	lsls	r3, r3, #26
 800d4bc:	4944      	ldr	r1, [pc, #272]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d4be:	4313      	orrs	r3, r2
 800d4c0:	604b      	str	r3, [r1, #4]
 800d4c2:	e023      	b.n	800d50c <HAL_RCC_OscConfig+0x434>
 800d4c4:	4b42      	ldr	r3, [pc, #264]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d4c6:	68db      	ldr	r3, [r3, #12]
 800d4c8:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	6a1b      	ldr	r3, [r3, #32]
 800d4d0:	061b      	lsls	r3, r3, #24
 800d4d2:	493f      	ldr	r1, [pc, #252]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d4d4:	4313      	orrs	r3, r2
 800d4d6:	60cb      	str	r3, [r1, #12]
 800d4d8:	e018      	b.n	800d50c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800d4da:	4b3d      	ldr	r3, [pc, #244]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	4a3c      	ldr	r2, [pc, #240]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d4e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d4e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d4e6:	f7f8 fd9f 	bl	8006028 <HAL_GetTick>
 800d4ea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800d4ec:	e008      	b.n	800d500 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800d4ee:	f7f8 fd9b 	bl	8006028 <HAL_GetTick>
 800d4f2:	4602      	mov	r2, r0
 800d4f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4f6:	1ad3      	subs	r3, r2, r3
 800d4f8:	2b02      	cmp	r3, #2
 800d4fa:	d901      	bls.n	800d500 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800d4fc:	2303      	movs	r3, #3
 800d4fe:	e23d      	b.n	800d97c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800d500:	4b33      	ldr	r3, [pc, #204]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d508:	2b00      	cmp	r3, #0
 800d50a:	d1f0      	bne.n	800d4ee <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	f003 0308 	and.w	r3, r3, #8
 800d514:	2b00      	cmp	r3, #0
 800d516:	d036      	beq.n	800d586 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	695b      	ldr	r3, [r3, #20]
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d019      	beq.n	800d554 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d520:	4b2b      	ldr	r3, [pc, #172]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d522:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d524:	4a2a      	ldr	r2, [pc, #168]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d526:	f043 0301 	orr.w	r3, r3, #1
 800d52a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d52c:	f7f8 fd7c 	bl	8006028 <HAL_GetTick>
 800d530:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800d532:	e008      	b.n	800d546 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d534:	f7f8 fd78 	bl	8006028 <HAL_GetTick>
 800d538:	4602      	mov	r2, r0
 800d53a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d53c:	1ad3      	subs	r3, r2, r3
 800d53e:	2b02      	cmp	r3, #2
 800d540:	d901      	bls.n	800d546 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800d542:	2303      	movs	r3, #3
 800d544:	e21a      	b.n	800d97c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800d546:	4b22      	ldr	r3, [pc, #136]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d548:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d54a:	f003 0302 	and.w	r3, r3, #2
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d0f0      	beq.n	800d534 <HAL_RCC_OscConfig+0x45c>
 800d552:	e018      	b.n	800d586 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d554:	4b1e      	ldr	r3, [pc, #120]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d556:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d558:	4a1d      	ldr	r2, [pc, #116]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d55a:	f023 0301 	bic.w	r3, r3, #1
 800d55e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d560:	f7f8 fd62 	bl	8006028 <HAL_GetTick>
 800d564:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800d566:	e008      	b.n	800d57a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d568:	f7f8 fd5e 	bl	8006028 <HAL_GetTick>
 800d56c:	4602      	mov	r2, r0
 800d56e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d570:	1ad3      	subs	r3, r2, r3
 800d572:	2b02      	cmp	r3, #2
 800d574:	d901      	bls.n	800d57a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800d576:	2303      	movs	r3, #3
 800d578:	e200      	b.n	800d97c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800d57a:	4b15      	ldr	r3, [pc, #84]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d57c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d57e:	f003 0302 	and.w	r3, r3, #2
 800d582:	2b00      	cmp	r3, #0
 800d584:	d1f0      	bne.n	800d568 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	f003 0320 	and.w	r3, r3, #32
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d039      	beq.n	800d606 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	699b      	ldr	r3, [r3, #24]
 800d596:	2b00      	cmp	r3, #0
 800d598:	d01c      	beq.n	800d5d4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800d59a:	4b0d      	ldr	r3, [pc, #52]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d59c:	681b      	ldr	r3, [r3, #0]
 800d59e:	4a0c      	ldr	r2, [pc, #48]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d5a0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800d5a4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800d5a6:	f7f8 fd3f 	bl	8006028 <HAL_GetTick>
 800d5aa:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800d5ac:	e008      	b.n	800d5c0 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d5ae:	f7f8 fd3b 	bl	8006028 <HAL_GetTick>
 800d5b2:	4602      	mov	r2, r0
 800d5b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5b6:	1ad3      	subs	r3, r2, r3
 800d5b8:	2b02      	cmp	r3, #2
 800d5ba:	d901      	bls.n	800d5c0 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800d5bc:	2303      	movs	r3, #3
 800d5be:	e1dd      	b.n	800d97c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800d5c0:	4b03      	ldr	r3, [pc, #12]	@ (800d5d0 <HAL_RCC_OscConfig+0x4f8>)
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d0f0      	beq.n	800d5ae <HAL_RCC_OscConfig+0x4d6>
 800d5cc:	e01b      	b.n	800d606 <HAL_RCC_OscConfig+0x52e>
 800d5ce:	bf00      	nop
 800d5d0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800d5d4:	4b9b      	ldr	r3, [pc, #620]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d5d6:	681b      	ldr	r3, [r3, #0]
 800d5d8:	4a9a      	ldr	r2, [pc, #616]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d5da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d5de:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800d5e0:	f7f8 fd22 	bl	8006028 <HAL_GetTick>
 800d5e4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800d5e6:	e008      	b.n	800d5fa <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d5e8:	f7f8 fd1e 	bl	8006028 <HAL_GetTick>
 800d5ec:	4602      	mov	r2, r0
 800d5ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5f0:	1ad3      	subs	r3, r2, r3
 800d5f2:	2b02      	cmp	r3, #2
 800d5f4:	d901      	bls.n	800d5fa <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800d5f6:	2303      	movs	r3, #3
 800d5f8:	e1c0      	b.n	800d97c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800d5fa:	4b92      	ldr	r3, [pc, #584]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d5fc:	681b      	ldr	r3, [r3, #0]
 800d5fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d602:	2b00      	cmp	r3, #0
 800d604:	d1f0      	bne.n	800d5e8 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	f003 0304 	and.w	r3, r3, #4
 800d60e:	2b00      	cmp	r3, #0
 800d610:	f000 8081 	beq.w	800d716 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800d614:	4b8c      	ldr	r3, [pc, #560]	@ (800d848 <HAL_RCC_OscConfig+0x770>)
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	4a8b      	ldr	r2, [pc, #556]	@ (800d848 <HAL_RCC_OscConfig+0x770>)
 800d61a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d61e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d620:	f7f8 fd02 	bl	8006028 <HAL_GetTick>
 800d624:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d626:	e008      	b.n	800d63a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d628:	f7f8 fcfe 	bl	8006028 <HAL_GetTick>
 800d62c:	4602      	mov	r2, r0
 800d62e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d630:	1ad3      	subs	r3, r2, r3
 800d632:	2b64      	cmp	r3, #100	@ 0x64
 800d634:	d901      	bls.n	800d63a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800d636:	2303      	movs	r3, #3
 800d638:	e1a0      	b.n	800d97c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d63a:	4b83      	ldr	r3, [pc, #524]	@ (800d848 <HAL_RCC_OscConfig+0x770>)
 800d63c:	681b      	ldr	r3, [r3, #0]
 800d63e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d642:	2b00      	cmp	r3, #0
 800d644:	d0f0      	beq.n	800d628 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	689b      	ldr	r3, [r3, #8]
 800d64a:	2b01      	cmp	r3, #1
 800d64c:	d106      	bne.n	800d65c <HAL_RCC_OscConfig+0x584>
 800d64e:	4b7d      	ldr	r3, [pc, #500]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d650:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d652:	4a7c      	ldr	r2, [pc, #496]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d654:	f043 0301 	orr.w	r3, r3, #1
 800d658:	6713      	str	r3, [r2, #112]	@ 0x70
 800d65a:	e02d      	b.n	800d6b8 <HAL_RCC_OscConfig+0x5e0>
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	689b      	ldr	r3, [r3, #8]
 800d660:	2b00      	cmp	r3, #0
 800d662:	d10c      	bne.n	800d67e <HAL_RCC_OscConfig+0x5a6>
 800d664:	4b77      	ldr	r3, [pc, #476]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d666:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d668:	4a76      	ldr	r2, [pc, #472]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d66a:	f023 0301 	bic.w	r3, r3, #1
 800d66e:	6713      	str	r3, [r2, #112]	@ 0x70
 800d670:	4b74      	ldr	r3, [pc, #464]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d672:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d674:	4a73      	ldr	r2, [pc, #460]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d676:	f023 0304 	bic.w	r3, r3, #4
 800d67a:	6713      	str	r3, [r2, #112]	@ 0x70
 800d67c:	e01c      	b.n	800d6b8 <HAL_RCC_OscConfig+0x5e0>
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	689b      	ldr	r3, [r3, #8]
 800d682:	2b05      	cmp	r3, #5
 800d684:	d10c      	bne.n	800d6a0 <HAL_RCC_OscConfig+0x5c8>
 800d686:	4b6f      	ldr	r3, [pc, #444]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d688:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d68a:	4a6e      	ldr	r2, [pc, #440]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d68c:	f043 0304 	orr.w	r3, r3, #4
 800d690:	6713      	str	r3, [r2, #112]	@ 0x70
 800d692:	4b6c      	ldr	r3, [pc, #432]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d694:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d696:	4a6b      	ldr	r2, [pc, #428]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d698:	f043 0301 	orr.w	r3, r3, #1
 800d69c:	6713      	str	r3, [r2, #112]	@ 0x70
 800d69e:	e00b      	b.n	800d6b8 <HAL_RCC_OscConfig+0x5e0>
 800d6a0:	4b68      	ldr	r3, [pc, #416]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d6a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d6a4:	4a67      	ldr	r2, [pc, #412]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d6a6:	f023 0301 	bic.w	r3, r3, #1
 800d6aa:	6713      	str	r3, [r2, #112]	@ 0x70
 800d6ac:	4b65      	ldr	r3, [pc, #404]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d6ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d6b0:	4a64      	ldr	r2, [pc, #400]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d6b2:	f023 0304 	bic.w	r3, r3, #4
 800d6b6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	689b      	ldr	r3, [r3, #8]
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d015      	beq.n	800d6ec <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d6c0:	f7f8 fcb2 	bl	8006028 <HAL_GetTick>
 800d6c4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d6c6:	e00a      	b.n	800d6de <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d6c8:	f7f8 fcae 	bl	8006028 <HAL_GetTick>
 800d6cc:	4602      	mov	r2, r0
 800d6ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6d0:	1ad3      	subs	r3, r2, r3
 800d6d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d6d6:	4293      	cmp	r3, r2
 800d6d8:	d901      	bls.n	800d6de <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800d6da:	2303      	movs	r3, #3
 800d6dc:	e14e      	b.n	800d97c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d6de:	4b59      	ldr	r3, [pc, #356]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d6e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d6e2:	f003 0302 	and.w	r3, r3, #2
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d0ee      	beq.n	800d6c8 <HAL_RCC_OscConfig+0x5f0>
 800d6ea:	e014      	b.n	800d716 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d6ec:	f7f8 fc9c 	bl	8006028 <HAL_GetTick>
 800d6f0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800d6f2:	e00a      	b.n	800d70a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d6f4:	f7f8 fc98 	bl	8006028 <HAL_GetTick>
 800d6f8:	4602      	mov	r2, r0
 800d6fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6fc:	1ad3      	subs	r3, r2, r3
 800d6fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d702:	4293      	cmp	r3, r2
 800d704:	d901      	bls.n	800d70a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800d706:	2303      	movs	r3, #3
 800d708:	e138      	b.n	800d97c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800d70a:	4b4e      	ldr	r3, [pc, #312]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d70c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d70e:	f003 0302 	and.w	r3, r3, #2
 800d712:	2b00      	cmp	r3, #0
 800d714:	d1ee      	bne.n	800d6f4 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	f000 812d 	beq.w	800d97a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800d720:	4b48      	ldr	r3, [pc, #288]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d722:	691b      	ldr	r3, [r3, #16]
 800d724:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d728:	2b18      	cmp	r3, #24
 800d72a:	f000 80bd 	beq.w	800d8a8 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d732:	2b02      	cmp	r3, #2
 800d734:	f040 809e 	bne.w	800d874 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d738:	4b42      	ldr	r3, [pc, #264]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	4a41      	ldr	r2, [pc, #260]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d73e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d742:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d744:	f7f8 fc70 	bl	8006028 <HAL_GetTick>
 800d748:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d74a:	e008      	b.n	800d75e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d74c:	f7f8 fc6c 	bl	8006028 <HAL_GetTick>
 800d750:	4602      	mov	r2, r0
 800d752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d754:	1ad3      	subs	r3, r2, r3
 800d756:	2b02      	cmp	r3, #2
 800d758:	d901      	bls.n	800d75e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800d75a:	2303      	movs	r3, #3
 800d75c:	e10e      	b.n	800d97c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d75e:	4b39      	ldr	r3, [pc, #228]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d766:	2b00      	cmp	r3, #0
 800d768:	d1f0      	bne.n	800d74c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d76a:	4b36      	ldr	r3, [pc, #216]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d76c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d76e:	4b37      	ldr	r3, [pc, #220]	@ (800d84c <HAL_RCC_OscConfig+0x774>)
 800d770:	4013      	ands	r3, r2
 800d772:	687a      	ldr	r2, [r7, #4]
 800d774:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800d776:	687a      	ldr	r2, [r7, #4]
 800d778:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800d77a:	0112      	lsls	r2, r2, #4
 800d77c:	430a      	orrs	r2, r1
 800d77e:	4931      	ldr	r1, [pc, #196]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d780:	4313      	orrs	r3, r2
 800d782:	628b      	str	r3, [r1, #40]	@ 0x28
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d788:	3b01      	subs	r3, #1
 800d78a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d792:	3b01      	subs	r3, #1
 800d794:	025b      	lsls	r3, r3, #9
 800d796:	b29b      	uxth	r3, r3
 800d798:	431a      	orrs	r2, r3
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d79e:	3b01      	subs	r3, #1
 800d7a0:	041b      	lsls	r3, r3, #16
 800d7a2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800d7a6:	431a      	orrs	r2, r3
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d7ac:	3b01      	subs	r3, #1
 800d7ae:	061b      	lsls	r3, r3, #24
 800d7b0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800d7b4:	4923      	ldr	r1, [pc, #140]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d7b6:	4313      	orrs	r3, r2
 800d7b8:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800d7ba:	4b22      	ldr	r3, [pc, #136]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d7bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d7be:	4a21      	ldr	r2, [pc, #132]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d7c0:	f023 0301 	bic.w	r3, r3, #1
 800d7c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800d7c6:	4b1f      	ldr	r3, [pc, #124]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d7c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d7ca:	4b21      	ldr	r3, [pc, #132]	@ (800d850 <HAL_RCC_OscConfig+0x778>)
 800d7cc:	4013      	ands	r3, r2
 800d7ce:	687a      	ldr	r2, [r7, #4]
 800d7d0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800d7d2:	00d2      	lsls	r2, r2, #3
 800d7d4:	491b      	ldr	r1, [pc, #108]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d7d6:	4313      	orrs	r3, r2
 800d7d8:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800d7da:	4b1a      	ldr	r3, [pc, #104]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d7dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d7de:	f023 020c 	bic.w	r2, r3, #12
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d7e6:	4917      	ldr	r1, [pc, #92]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d7e8:	4313      	orrs	r3, r2
 800d7ea:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800d7ec:	4b15      	ldr	r3, [pc, #84]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d7ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d7f0:	f023 0202 	bic.w	r2, r3, #2
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d7f8:	4912      	ldr	r1, [pc, #72]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d7fa:	4313      	orrs	r3, r2
 800d7fc:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800d7fe:	4b11      	ldr	r3, [pc, #68]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d802:	4a10      	ldr	r2, [pc, #64]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d804:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d808:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d80a:	4b0e      	ldr	r3, [pc, #56]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d80c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d80e:	4a0d      	ldr	r2, [pc, #52]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d810:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d814:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800d816:	4b0b      	ldr	r3, [pc, #44]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d81a:	4a0a      	ldr	r2, [pc, #40]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d81c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d820:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800d822:	4b08      	ldr	r3, [pc, #32]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d824:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d826:	4a07      	ldr	r2, [pc, #28]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d828:	f043 0301 	orr.w	r3, r3, #1
 800d82c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d82e:	4b05      	ldr	r3, [pc, #20]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	4a04      	ldr	r2, [pc, #16]	@ (800d844 <HAL_RCC_OscConfig+0x76c>)
 800d834:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d838:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d83a:	f7f8 fbf5 	bl	8006028 <HAL_GetTick>
 800d83e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800d840:	e011      	b.n	800d866 <HAL_RCC_OscConfig+0x78e>
 800d842:	bf00      	nop
 800d844:	58024400 	.word	0x58024400
 800d848:	58024800 	.word	0x58024800
 800d84c:	fffffc0c 	.word	0xfffffc0c
 800d850:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d854:	f7f8 fbe8 	bl	8006028 <HAL_GetTick>
 800d858:	4602      	mov	r2, r0
 800d85a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d85c:	1ad3      	subs	r3, r2, r3
 800d85e:	2b02      	cmp	r3, #2
 800d860:	d901      	bls.n	800d866 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800d862:	2303      	movs	r3, #3
 800d864:	e08a      	b.n	800d97c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800d866:	4b47      	ldr	r3, [pc, #284]	@ (800d984 <HAL_RCC_OscConfig+0x8ac>)
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d0f0      	beq.n	800d854 <HAL_RCC_OscConfig+0x77c>
 800d872:	e082      	b.n	800d97a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d874:	4b43      	ldr	r3, [pc, #268]	@ (800d984 <HAL_RCC_OscConfig+0x8ac>)
 800d876:	681b      	ldr	r3, [r3, #0]
 800d878:	4a42      	ldr	r2, [pc, #264]	@ (800d984 <HAL_RCC_OscConfig+0x8ac>)
 800d87a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d87e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d880:	f7f8 fbd2 	bl	8006028 <HAL_GetTick>
 800d884:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d886:	e008      	b.n	800d89a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d888:	f7f8 fbce 	bl	8006028 <HAL_GetTick>
 800d88c:	4602      	mov	r2, r0
 800d88e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d890:	1ad3      	subs	r3, r2, r3
 800d892:	2b02      	cmp	r3, #2
 800d894:	d901      	bls.n	800d89a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800d896:	2303      	movs	r3, #3
 800d898:	e070      	b.n	800d97c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d89a:	4b3a      	ldr	r3, [pc, #232]	@ (800d984 <HAL_RCC_OscConfig+0x8ac>)
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d1f0      	bne.n	800d888 <HAL_RCC_OscConfig+0x7b0>
 800d8a6:	e068      	b.n	800d97a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800d8a8:	4b36      	ldr	r3, [pc, #216]	@ (800d984 <HAL_RCC_OscConfig+0x8ac>)
 800d8aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d8ac:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800d8ae:	4b35      	ldr	r3, [pc, #212]	@ (800d984 <HAL_RCC_OscConfig+0x8ac>)
 800d8b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d8b2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d8b8:	2b01      	cmp	r3, #1
 800d8ba:	d031      	beq.n	800d920 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d8bc:	693b      	ldr	r3, [r7, #16]
 800d8be:	f003 0203 	and.w	r2, r3, #3
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d8c6:	429a      	cmp	r2, r3
 800d8c8:	d12a      	bne.n	800d920 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800d8ca:	693b      	ldr	r3, [r7, #16]
 800d8cc:	091b      	lsrs	r3, r3, #4
 800d8ce:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d8d6:	429a      	cmp	r2, r3
 800d8d8:	d122      	bne.n	800d920 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d8e4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800d8e6:	429a      	cmp	r2, r3
 800d8e8:	d11a      	bne.n	800d920 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800d8ea:	68fb      	ldr	r3, [r7, #12]
 800d8ec:	0a5b      	lsrs	r3, r3, #9
 800d8ee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d8f6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800d8f8:	429a      	cmp	r2, r3
 800d8fa:	d111      	bne.n	800d920 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	0c1b      	lsrs	r3, r3, #16
 800d900:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d908:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800d90a:	429a      	cmp	r2, r3
 800d90c:	d108      	bne.n	800d920 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800d90e:	68fb      	ldr	r3, [r7, #12]
 800d910:	0e1b      	lsrs	r3, r3, #24
 800d912:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d91a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800d91c:	429a      	cmp	r2, r3
 800d91e:	d001      	beq.n	800d924 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800d920:	2301      	movs	r3, #1
 800d922:	e02b      	b.n	800d97c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800d924:	4b17      	ldr	r3, [pc, #92]	@ (800d984 <HAL_RCC_OscConfig+0x8ac>)
 800d926:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d928:	08db      	lsrs	r3, r3, #3
 800d92a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d92e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d934:	693a      	ldr	r2, [r7, #16]
 800d936:	429a      	cmp	r2, r3
 800d938:	d01f      	beq.n	800d97a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800d93a:	4b12      	ldr	r3, [pc, #72]	@ (800d984 <HAL_RCC_OscConfig+0x8ac>)
 800d93c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d93e:	4a11      	ldr	r2, [pc, #68]	@ (800d984 <HAL_RCC_OscConfig+0x8ac>)
 800d940:	f023 0301 	bic.w	r3, r3, #1
 800d944:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800d946:	f7f8 fb6f 	bl	8006028 <HAL_GetTick>
 800d94a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800d94c:	bf00      	nop
 800d94e:	f7f8 fb6b 	bl	8006028 <HAL_GetTick>
 800d952:	4602      	mov	r2, r0
 800d954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d956:	4293      	cmp	r3, r2
 800d958:	d0f9      	beq.n	800d94e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800d95a:	4b0a      	ldr	r3, [pc, #40]	@ (800d984 <HAL_RCC_OscConfig+0x8ac>)
 800d95c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d95e:	4b0a      	ldr	r3, [pc, #40]	@ (800d988 <HAL_RCC_OscConfig+0x8b0>)
 800d960:	4013      	ands	r3, r2
 800d962:	687a      	ldr	r2, [r7, #4]
 800d964:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800d966:	00d2      	lsls	r2, r2, #3
 800d968:	4906      	ldr	r1, [pc, #24]	@ (800d984 <HAL_RCC_OscConfig+0x8ac>)
 800d96a:	4313      	orrs	r3, r2
 800d96c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800d96e:	4b05      	ldr	r3, [pc, #20]	@ (800d984 <HAL_RCC_OscConfig+0x8ac>)
 800d970:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d972:	4a04      	ldr	r2, [pc, #16]	@ (800d984 <HAL_RCC_OscConfig+0x8ac>)
 800d974:	f043 0301 	orr.w	r3, r3, #1
 800d978:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800d97a:	2300      	movs	r3, #0
}
 800d97c:	4618      	mov	r0, r3
 800d97e:	3730      	adds	r7, #48	@ 0x30
 800d980:	46bd      	mov	sp, r7
 800d982:	bd80      	pop	{r7, pc}
 800d984:	58024400 	.word	0x58024400
 800d988:	ffff0007 	.word	0xffff0007

0800d98c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d98c:	b580      	push	{r7, lr}
 800d98e:	b086      	sub	sp, #24
 800d990:	af00      	add	r7, sp, #0
 800d992:	6078      	str	r0, [r7, #4]
 800d994:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d101      	bne.n	800d9a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800d99c:	2301      	movs	r3, #1
 800d99e:	e19c      	b.n	800dcda <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800d9a0:	4b8a      	ldr	r3, [pc, #552]	@ (800dbcc <HAL_RCC_ClockConfig+0x240>)
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	f003 030f 	and.w	r3, r3, #15
 800d9a8:	683a      	ldr	r2, [r7, #0]
 800d9aa:	429a      	cmp	r2, r3
 800d9ac:	d910      	bls.n	800d9d0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d9ae:	4b87      	ldr	r3, [pc, #540]	@ (800dbcc <HAL_RCC_ClockConfig+0x240>)
 800d9b0:	681b      	ldr	r3, [r3, #0]
 800d9b2:	f023 020f 	bic.w	r2, r3, #15
 800d9b6:	4985      	ldr	r1, [pc, #532]	@ (800dbcc <HAL_RCC_ClockConfig+0x240>)
 800d9b8:	683b      	ldr	r3, [r7, #0]
 800d9ba:	4313      	orrs	r3, r2
 800d9bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d9be:	4b83      	ldr	r3, [pc, #524]	@ (800dbcc <HAL_RCC_ClockConfig+0x240>)
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	f003 030f 	and.w	r3, r3, #15
 800d9c6:	683a      	ldr	r2, [r7, #0]
 800d9c8:	429a      	cmp	r2, r3
 800d9ca:	d001      	beq.n	800d9d0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800d9cc:	2301      	movs	r3, #1
 800d9ce:	e184      	b.n	800dcda <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	681b      	ldr	r3, [r3, #0]
 800d9d4:	f003 0304 	and.w	r3, r3, #4
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d010      	beq.n	800d9fe <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	691a      	ldr	r2, [r3, #16]
 800d9e0:	4b7b      	ldr	r3, [pc, #492]	@ (800dbd0 <HAL_RCC_ClockConfig+0x244>)
 800d9e2:	699b      	ldr	r3, [r3, #24]
 800d9e4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d9e8:	429a      	cmp	r2, r3
 800d9ea:	d908      	bls.n	800d9fe <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800d9ec:	4b78      	ldr	r3, [pc, #480]	@ (800dbd0 <HAL_RCC_ClockConfig+0x244>)
 800d9ee:	699b      	ldr	r3, [r3, #24]
 800d9f0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	691b      	ldr	r3, [r3, #16]
 800d9f8:	4975      	ldr	r1, [pc, #468]	@ (800dbd0 <HAL_RCC_ClockConfig+0x244>)
 800d9fa:	4313      	orrs	r3, r2
 800d9fc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	f003 0308 	and.w	r3, r3, #8
 800da06:	2b00      	cmp	r3, #0
 800da08:	d010      	beq.n	800da2c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	695a      	ldr	r2, [r3, #20]
 800da0e:	4b70      	ldr	r3, [pc, #448]	@ (800dbd0 <HAL_RCC_ClockConfig+0x244>)
 800da10:	69db      	ldr	r3, [r3, #28]
 800da12:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800da16:	429a      	cmp	r2, r3
 800da18:	d908      	bls.n	800da2c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800da1a:	4b6d      	ldr	r3, [pc, #436]	@ (800dbd0 <HAL_RCC_ClockConfig+0x244>)
 800da1c:	69db      	ldr	r3, [r3, #28]
 800da1e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	695b      	ldr	r3, [r3, #20]
 800da26:	496a      	ldr	r1, [pc, #424]	@ (800dbd0 <HAL_RCC_ClockConfig+0x244>)
 800da28:	4313      	orrs	r3, r2
 800da2a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	681b      	ldr	r3, [r3, #0]
 800da30:	f003 0310 	and.w	r3, r3, #16
 800da34:	2b00      	cmp	r3, #0
 800da36:	d010      	beq.n	800da5a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	699a      	ldr	r2, [r3, #24]
 800da3c:	4b64      	ldr	r3, [pc, #400]	@ (800dbd0 <HAL_RCC_ClockConfig+0x244>)
 800da3e:	69db      	ldr	r3, [r3, #28]
 800da40:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800da44:	429a      	cmp	r2, r3
 800da46:	d908      	bls.n	800da5a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800da48:	4b61      	ldr	r3, [pc, #388]	@ (800dbd0 <HAL_RCC_ClockConfig+0x244>)
 800da4a:	69db      	ldr	r3, [r3, #28]
 800da4c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	699b      	ldr	r3, [r3, #24]
 800da54:	495e      	ldr	r1, [pc, #376]	@ (800dbd0 <HAL_RCC_ClockConfig+0x244>)
 800da56:	4313      	orrs	r3, r2
 800da58:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	681b      	ldr	r3, [r3, #0]
 800da5e:	f003 0320 	and.w	r3, r3, #32
 800da62:	2b00      	cmp	r3, #0
 800da64:	d010      	beq.n	800da88 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	69da      	ldr	r2, [r3, #28]
 800da6a:	4b59      	ldr	r3, [pc, #356]	@ (800dbd0 <HAL_RCC_ClockConfig+0x244>)
 800da6c:	6a1b      	ldr	r3, [r3, #32]
 800da6e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800da72:	429a      	cmp	r2, r3
 800da74:	d908      	bls.n	800da88 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800da76:	4b56      	ldr	r3, [pc, #344]	@ (800dbd0 <HAL_RCC_ClockConfig+0x244>)
 800da78:	6a1b      	ldr	r3, [r3, #32]
 800da7a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	69db      	ldr	r3, [r3, #28]
 800da82:	4953      	ldr	r1, [pc, #332]	@ (800dbd0 <HAL_RCC_ClockConfig+0x244>)
 800da84:	4313      	orrs	r3, r2
 800da86:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	f003 0302 	and.w	r3, r3, #2
 800da90:	2b00      	cmp	r3, #0
 800da92:	d010      	beq.n	800dab6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	68da      	ldr	r2, [r3, #12]
 800da98:	4b4d      	ldr	r3, [pc, #308]	@ (800dbd0 <HAL_RCC_ClockConfig+0x244>)
 800da9a:	699b      	ldr	r3, [r3, #24]
 800da9c:	f003 030f 	and.w	r3, r3, #15
 800daa0:	429a      	cmp	r2, r3
 800daa2:	d908      	bls.n	800dab6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800daa4:	4b4a      	ldr	r3, [pc, #296]	@ (800dbd0 <HAL_RCC_ClockConfig+0x244>)
 800daa6:	699b      	ldr	r3, [r3, #24]
 800daa8:	f023 020f 	bic.w	r2, r3, #15
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	68db      	ldr	r3, [r3, #12]
 800dab0:	4947      	ldr	r1, [pc, #284]	@ (800dbd0 <HAL_RCC_ClockConfig+0x244>)
 800dab2:	4313      	orrs	r3, r2
 800dab4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	681b      	ldr	r3, [r3, #0]
 800daba:	f003 0301 	and.w	r3, r3, #1
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	d055      	beq.n	800db6e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800dac2:	4b43      	ldr	r3, [pc, #268]	@ (800dbd0 <HAL_RCC_ClockConfig+0x244>)
 800dac4:	699b      	ldr	r3, [r3, #24]
 800dac6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	689b      	ldr	r3, [r3, #8]
 800dace:	4940      	ldr	r1, [pc, #256]	@ (800dbd0 <HAL_RCC_ClockConfig+0x244>)
 800dad0:	4313      	orrs	r3, r2
 800dad2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	685b      	ldr	r3, [r3, #4]
 800dad8:	2b02      	cmp	r3, #2
 800dada:	d107      	bne.n	800daec <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800dadc:	4b3c      	ldr	r3, [pc, #240]	@ (800dbd0 <HAL_RCC_ClockConfig+0x244>)
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	d121      	bne.n	800db2c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800dae8:	2301      	movs	r3, #1
 800daea:	e0f6      	b.n	800dcda <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	685b      	ldr	r3, [r3, #4]
 800daf0:	2b03      	cmp	r3, #3
 800daf2:	d107      	bne.n	800db04 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800daf4:	4b36      	ldr	r3, [pc, #216]	@ (800dbd0 <HAL_RCC_ClockConfig+0x244>)
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d115      	bne.n	800db2c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800db00:	2301      	movs	r3, #1
 800db02:	e0ea      	b.n	800dcda <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	685b      	ldr	r3, [r3, #4]
 800db08:	2b01      	cmp	r3, #1
 800db0a:	d107      	bne.n	800db1c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800db0c:	4b30      	ldr	r3, [pc, #192]	@ (800dbd0 <HAL_RCC_ClockConfig+0x244>)
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800db14:	2b00      	cmp	r3, #0
 800db16:	d109      	bne.n	800db2c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800db18:	2301      	movs	r3, #1
 800db1a:	e0de      	b.n	800dcda <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800db1c:	4b2c      	ldr	r3, [pc, #176]	@ (800dbd0 <HAL_RCC_ClockConfig+0x244>)
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	f003 0304 	and.w	r3, r3, #4
 800db24:	2b00      	cmp	r3, #0
 800db26:	d101      	bne.n	800db2c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800db28:	2301      	movs	r3, #1
 800db2a:	e0d6      	b.n	800dcda <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800db2c:	4b28      	ldr	r3, [pc, #160]	@ (800dbd0 <HAL_RCC_ClockConfig+0x244>)
 800db2e:	691b      	ldr	r3, [r3, #16]
 800db30:	f023 0207 	bic.w	r2, r3, #7
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	685b      	ldr	r3, [r3, #4]
 800db38:	4925      	ldr	r1, [pc, #148]	@ (800dbd0 <HAL_RCC_ClockConfig+0x244>)
 800db3a:	4313      	orrs	r3, r2
 800db3c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800db3e:	f7f8 fa73 	bl	8006028 <HAL_GetTick>
 800db42:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800db44:	e00a      	b.n	800db5c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800db46:	f7f8 fa6f 	bl	8006028 <HAL_GetTick>
 800db4a:	4602      	mov	r2, r0
 800db4c:	697b      	ldr	r3, [r7, #20]
 800db4e:	1ad3      	subs	r3, r2, r3
 800db50:	f241 3288 	movw	r2, #5000	@ 0x1388
 800db54:	4293      	cmp	r3, r2
 800db56:	d901      	bls.n	800db5c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800db58:	2303      	movs	r3, #3
 800db5a:	e0be      	b.n	800dcda <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800db5c:	4b1c      	ldr	r3, [pc, #112]	@ (800dbd0 <HAL_RCC_ClockConfig+0x244>)
 800db5e:	691b      	ldr	r3, [r3, #16]
 800db60:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	685b      	ldr	r3, [r3, #4]
 800db68:	00db      	lsls	r3, r3, #3
 800db6a:	429a      	cmp	r2, r3
 800db6c:	d1eb      	bne.n	800db46 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	f003 0302 	and.w	r3, r3, #2
 800db76:	2b00      	cmp	r3, #0
 800db78:	d010      	beq.n	800db9c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	68da      	ldr	r2, [r3, #12]
 800db7e:	4b14      	ldr	r3, [pc, #80]	@ (800dbd0 <HAL_RCC_ClockConfig+0x244>)
 800db80:	699b      	ldr	r3, [r3, #24]
 800db82:	f003 030f 	and.w	r3, r3, #15
 800db86:	429a      	cmp	r2, r3
 800db88:	d208      	bcs.n	800db9c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800db8a:	4b11      	ldr	r3, [pc, #68]	@ (800dbd0 <HAL_RCC_ClockConfig+0x244>)
 800db8c:	699b      	ldr	r3, [r3, #24]
 800db8e:	f023 020f 	bic.w	r2, r3, #15
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	68db      	ldr	r3, [r3, #12]
 800db96:	490e      	ldr	r1, [pc, #56]	@ (800dbd0 <HAL_RCC_ClockConfig+0x244>)
 800db98:	4313      	orrs	r3, r2
 800db9a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800db9c:	4b0b      	ldr	r3, [pc, #44]	@ (800dbcc <HAL_RCC_ClockConfig+0x240>)
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	f003 030f 	and.w	r3, r3, #15
 800dba4:	683a      	ldr	r2, [r7, #0]
 800dba6:	429a      	cmp	r2, r3
 800dba8:	d214      	bcs.n	800dbd4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800dbaa:	4b08      	ldr	r3, [pc, #32]	@ (800dbcc <HAL_RCC_ClockConfig+0x240>)
 800dbac:	681b      	ldr	r3, [r3, #0]
 800dbae:	f023 020f 	bic.w	r2, r3, #15
 800dbb2:	4906      	ldr	r1, [pc, #24]	@ (800dbcc <HAL_RCC_ClockConfig+0x240>)
 800dbb4:	683b      	ldr	r3, [r7, #0]
 800dbb6:	4313      	orrs	r3, r2
 800dbb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800dbba:	4b04      	ldr	r3, [pc, #16]	@ (800dbcc <HAL_RCC_ClockConfig+0x240>)
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	f003 030f 	and.w	r3, r3, #15
 800dbc2:	683a      	ldr	r2, [r7, #0]
 800dbc4:	429a      	cmp	r2, r3
 800dbc6:	d005      	beq.n	800dbd4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800dbc8:	2301      	movs	r3, #1
 800dbca:	e086      	b.n	800dcda <HAL_RCC_ClockConfig+0x34e>
 800dbcc:	52002000 	.word	0x52002000
 800dbd0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	f003 0304 	and.w	r3, r3, #4
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d010      	beq.n	800dc02 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	691a      	ldr	r2, [r3, #16]
 800dbe4:	4b3f      	ldr	r3, [pc, #252]	@ (800dce4 <HAL_RCC_ClockConfig+0x358>)
 800dbe6:	699b      	ldr	r3, [r3, #24]
 800dbe8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800dbec:	429a      	cmp	r2, r3
 800dbee:	d208      	bcs.n	800dc02 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800dbf0:	4b3c      	ldr	r3, [pc, #240]	@ (800dce4 <HAL_RCC_ClockConfig+0x358>)
 800dbf2:	699b      	ldr	r3, [r3, #24]
 800dbf4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	691b      	ldr	r3, [r3, #16]
 800dbfc:	4939      	ldr	r1, [pc, #228]	@ (800dce4 <HAL_RCC_ClockConfig+0x358>)
 800dbfe:	4313      	orrs	r3, r2
 800dc00:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	f003 0308 	and.w	r3, r3, #8
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d010      	beq.n	800dc30 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	695a      	ldr	r2, [r3, #20]
 800dc12:	4b34      	ldr	r3, [pc, #208]	@ (800dce4 <HAL_RCC_ClockConfig+0x358>)
 800dc14:	69db      	ldr	r3, [r3, #28]
 800dc16:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800dc1a:	429a      	cmp	r2, r3
 800dc1c:	d208      	bcs.n	800dc30 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800dc1e:	4b31      	ldr	r3, [pc, #196]	@ (800dce4 <HAL_RCC_ClockConfig+0x358>)
 800dc20:	69db      	ldr	r3, [r3, #28]
 800dc22:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	695b      	ldr	r3, [r3, #20]
 800dc2a:	492e      	ldr	r1, [pc, #184]	@ (800dce4 <HAL_RCC_ClockConfig+0x358>)
 800dc2c:	4313      	orrs	r3, r2
 800dc2e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	f003 0310 	and.w	r3, r3, #16
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d010      	beq.n	800dc5e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	699a      	ldr	r2, [r3, #24]
 800dc40:	4b28      	ldr	r3, [pc, #160]	@ (800dce4 <HAL_RCC_ClockConfig+0x358>)
 800dc42:	69db      	ldr	r3, [r3, #28]
 800dc44:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800dc48:	429a      	cmp	r2, r3
 800dc4a:	d208      	bcs.n	800dc5e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800dc4c:	4b25      	ldr	r3, [pc, #148]	@ (800dce4 <HAL_RCC_ClockConfig+0x358>)
 800dc4e:	69db      	ldr	r3, [r3, #28]
 800dc50:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	699b      	ldr	r3, [r3, #24]
 800dc58:	4922      	ldr	r1, [pc, #136]	@ (800dce4 <HAL_RCC_ClockConfig+0x358>)
 800dc5a:	4313      	orrs	r3, r2
 800dc5c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	681b      	ldr	r3, [r3, #0]
 800dc62:	f003 0320 	and.w	r3, r3, #32
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d010      	beq.n	800dc8c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	69da      	ldr	r2, [r3, #28]
 800dc6e:	4b1d      	ldr	r3, [pc, #116]	@ (800dce4 <HAL_RCC_ClockConfig+0x358>)
 800dc70:	6a1b      	ldr	r3, [r3, #32]
 800dc72:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800dc76:	429a      	cmp	r2, r3
 800dc78:	d208      	bcs.n	800dc8c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800dc7a:	4b1a      	ldr	r3, [pc, #104]	@ (800dce4 <HAL_RCC_ClockConfig+0x358>)
 800dc7c:	6a1b      	ldr	r3, [r3, #32]
 800dc7e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	69db      	ldr	r3, [r3, #28]
 800dc86:	4917      	ldr	r1, [pc, #92]	@ (800dce4 <HAL_RCC_ClockConfig+0x358>)
 800dc88:	4313      	orrs	r3, r2
 800dc8a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800dc8c:	f000 f834 	bl	800dcf8 <HAL_RCC_GetSysClockFreq>
 800dc90:	4602      	mov	r2, r0
 800dc92:	4b14      	ldr	r3, [pc, #80]	@ (800dce4 <HAL_RCC_ClockConfig+0x358>)
 800dc94:	699b      	ldr	r3, [r3, #24]
 800dc96:	0a1b      	lsrs	r3, r3, #8
 800dc98:	f003 030f 	and.w	r3, r3, #15
 800dc9c:	4912      	ldr	r1, [pc, #72]	@ (800dce8 <HAL_RCC_ClockConfig+0x35c>)
 800dc9e:	5ccb      	ldrb	r3, [r1, r3]
 800dca0:	f003 031f 	and.w	r3, r3, #31
 800dca4:	fa22 f303 	lsr.w	r3, r2, r3
 800dca8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800dcaa:	4b0e      	ldr	r3, [pc, #56]	@ (800dce4 <HAL_RCC_ClockConfig+0x358>)
 800dcac:	699b      	ldr	r3, [r3, #24]
 800dcae:	f003 030f 	and.w	r3, r3, #15
 800dcb2:	4a0d      	ldr	r2, [pc, #52]	@ (800dce8 <HAL_RCC_ClockConfig+0x35c>)
 800dcb4:	5cd3      	ldrb	r3, [r2, r3]
 800dcb6:	f003 031f 	and.w	r3, r3, #31
 800dcba:	693a      	ldr	r2, [r7, #16]
 800dcbc:	fa22 f303 	lsr.w	r3, r2, r3
 800dcc0:	4a0a      	ldr	r2, [pc, #40]	@ (800dcec <HAL_RCC_ClockConfig+0x360>)
 800dcc2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800dcc4:	4a0a      	ldr	r2, [pc, #40]	@ (800dcf0 <HAL_RCC_ClockConfig+0x364>)
 800dcc6:	693b      	ldr	r3, [r7, #16]
 800dcc8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800dcca:	4b0a      	ldr	r3, [pc, #40]	@ (800dcf4 <HAL_RCC_ClockConfig+0x368>)
 800dccc:	681b      	ldr	r3, [r3, #0]
 800dcce:	4618      	mov	r0, r3
 800dcd0:	f7f8 f960 	bl	8005f94 <HAL_InitTick>
 800dcd4:	4603      	mov	r3, r0
 800dcd6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800dcd8:	7bfb      	ldrb	r3, [r7, #15]
}
 800dcda:	4618      	mov	r0, r3
 800dcdc:	3718      	adds	r7, #24
 800dcde:	46bd      	mov	sp, r7
 800dce0:	bd80      	pop	{r7, pc}
 800dce2:	bf00      	nop
 800dce4:	58024400 	.word	0x58024400
 800dce8:	080192cc 	.word	0x080192cc
 800dcec:	2400003c 	.word	0x2400003c
 800dcf0:	24000038 	.word	0x24000038
 800dcf4:	24000040 	.word	0x24000040

0800dcf8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800dcf8:	b480      	push	{r7}
 800dcfa:	b089      	sub	sp, #36	@ 0x24
 800dcfc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800dcfe:	4bb3      	ldr	r3, [pc, #716]	@ (800dfcc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dd00:	691b      	ldr	r3, [r3, #16]
 800dd02:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800dd06:	2b18      	cmp	r3, #24
 800dd08:	f200 8155 	bhi.w	800dfb6 <HAL_RCC_GetSysClockFreq+0x2be>
 800dd0c:	a201      	add	r2, pc, #4	@ (adr r2, 800dd14 <HAL_RCC_GetSysClockFreq+0x1c>)
 800dd0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd12:	bf00      	nop
 800dd14:	0800dd79 	.word	0x0800dd79
 800dd18:	0800dfb7 	.word	0x0800dfb7
 800dd1c:	0800dfb7 	.word	0x0800dfb7
 800dd20:	0800dfb7 	.word	0x0800dfb7
 800dd24:	0800dfb7 	.word	0x0800dfb7
 800dd28:	0800dfb7 	.word	0x0800dfb7
 800dd2c:	0800dfb7 	.word	0x0800dfb7
 800dd30:	0800dfb7 	.word	0x0800dfb7
 800dd34:	0800dd9f 	.word	0x0800dd9f
 800dd38:	0800dfb7 	.word	0x0800dfb7
 800dd3c:	0800dfb7 	.word	0x0800dfb7
 800dd40:	0800dfb7 	.word	0x0800dfb7
 800dd44:	0800dfb7 	.word	0x0800dfb7
 800dd48:	0800dfb7 	.word	0x0800dfb7
 800dd4c:	0800dfb7 	.word	0x0800dfb7
 800dd50:	0800dfb7 	.word	0x0800dfb7
 800dd54:	0800dda5 	.word	0x0800dda5
 800dd58:	0800dfb7 	.word	0x0800dfb7
 800dd5c:	0800dfb7 	.word	0x0800dfb7
 800dd60:	0800dfb7 	.word	0x0800dfb7
 800dd64:	0800dfb7 	.word	0x0800dfb7
 800dd68:	0800dfb7 	.word	0x0800dfb7
 800dd6c:	0800dfb7 	.word	0x0800dfb7
 800dd70:	0800dfb7 	.word	0x0800dfb7
 800dd74:	0800ddab 	.word	0x0800ddab
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800dd78:	4b94      	ldr	r3, [pc, #592]	@ (800dfcc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	f003 0320 	and.w	r3, r3, #32
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d009      	beq.n	800dd98 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dd84:	4b91      	ldr	r3, [pc, #580]	@ (800dfcc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	08db      	lsrs	r3, r3, #3
 800dd8a:	f003 0303 	and.w	r3, r3, #3
 800dd8e:	4a90      	ldr	r2, [pc, #576]	@ (800dfd0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800dd90:	fa22 f303 	lsr.w	r3, r2, r3
 800dd94:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800dd96:	e111      	b.n	800dfbc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800dd98:	4b8d      	ldr	r3, [pc, #564]	@ (800dfd0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800dd9a:	61bb      	str	r3, [r7, #24]
      break;
 800dd9c:	e10e      	b.n	800dfbc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800dd9e:	4b8d      	ldr	r3, [pc, #564]	@ (800dfd4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800dda0:	61bb      	str	r3, [r7, #24]
      break;
 800dda2:	e10b      	b.n	800dfbc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800dda4:	4b8c      	ldr	r3, [pc, #560]	@ (800dfd8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800dda6:	61bb      	str	r3, [r7, #24]
      break;
 800dda8:	e108      	b.n	800dfbc <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ddaa:	4b88      	ldr	r3, [pc, #544]	@ (800dfcc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ddac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ddae:	f003 0303 	and.w	r3, r3, #3
 800ddb2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800ddb4:	4b85      	ldr	r3, [pc, #532]	@ (800dfcc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ddb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ddb8:	091b      	lsrs	r3, r3, #4
 800ddba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ddbe:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800ddc0:	4b82      	ldr	r3, [pc, #520]	@ (800dfcc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ddc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddc4:	f003 0301 	and.w	r3, r3, #1
 800ddc8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800ddca:	4b80      	ldr	r3, [pc, #512]	@ (800dfcc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ddcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ddce:	08db      	lsrs	r3, r3, #3
 800ddd0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ddd4:	68fa      	ldr	r2, [r7, #12]
 800ddd6:	fb02 f303 	mul.w	r3, r2, r3
 800ddda:	ee07 3a90 	vmov	s15, r3
 800ddde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dde2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800dde6:	693b      	ldr	r3, [r7, #16]
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	f000 80e1 	beq.w	800dfb0 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800ddee:	697b      	ldr	r3, [r7, #20]
 800ddf0:	2b02      	cmp	r3, #2
 800ddf2:	f000 8083 	beq.w	800defc <HAL_RCC_GetSysClockFreq+0x204>
 800ddf6:	697b      	ldr	r3, [r7, #20]
 800ddf8:	2b02      	cmp	r3, #2
 800ddfa:	f200 80a1 	bhi.w	800df40 <HAL_RCC_GetSysClockFreq+0x248>
 800ddfe:	697b      	ldr	r3, [r7, #20]
 800de00:	2b00      	cmp	r3, #0
 800de02:	d003      	beq.n	800de0c <HAL_RCC_GetSysClockFreq+0x114>
 800de04:	697b      	ldr	r3, [r7, #20]
 800de06:	2b01      	cmp	r3, #1
 800de08:	d056      	beq.n	800deb8 <HAL_RCC_GetSysClockFreq+0x1c0>
 800de0a:	e099      	b.n	800df40 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800de0c:	4b6f      	ldr	r3, [pc, #444]	@ (800dfcc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	f003 0320 	and.w	r3, r3, #32
 800de14:	2b00      	cmp	r3, #0
 800de16:	d02d      	beq.n	800de74 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800de18:	4b6c      	ldr	r3, [pc, #432]	@ (800dfcc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800de1a:	681b      	ldr	r3, [r3, #0]
 800de1c:	08db      	lsrs	r3, r3, #3
 800de1e:	f003 0303 	and.w	r3, r3, #3
 800de22:	4a6b      	ldr	r2, [pc, #428]	@ (800dfd0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800de24:	fa22 f303 	lsr.w	r3, r2, r3
 800de28:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	ee07 3a90 	vmov	s15, r3
 800de30:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800de34:	693b      	ldr	r3, [r7, #16]
 800de36:	ee07 3a90 	vmov	s15, r3
 800de3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800de3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800de42:	4b62      	ldr	r3, [pc, #392]	@ (800dfcc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800de44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800de4a:	ee07 3a90 	vmov	s15, r3
 800de4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800de52:	ed97 6a02 	vldr	s12, [r7, #8]
 800de56:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800dfdc <HAL_RCC_GetSysClockFreq+0x2e4>
 800de5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800de5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800de62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800de66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800de6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800de6e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800de72:	e087      	b.n	800df84 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800de74:	693b      	ldr	r3, [r7, #16]
 800de76:	ee07 3a90 	vmov	s15, r3
 800de7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800de7e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800dfe0 <HAL_RCC_GetSysClockFreq+0x2e8>
 800de82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800de86:	4b51      	ldr	r3, [pc, #324]	@ (800dfcc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800de88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800de8e:	ee07 3a90 	vmov	s15, r3
 800de92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800de96:	ed97 6a02 	vldr	s12, [r7, #8]
 800de9a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800dfdc <HAL_RCC_GetSysClockFreq+0x2e4>
 800de9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dea2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dea6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800deaa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800deae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800deb2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800deb6:	e065      	b.n	800df84 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800deb8:	693b      	ldr	r3, [r7, #16]
 800deba:	ee07 3a90 	vmov	s15, r3
 800debe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dec2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800dfe4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800dec6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800deca:	4b40      	ldr	r3, [pc, #256]	@ (800dfcc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800decc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dece:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ded2:	ee07 3a90 	vmov	s15, r3
 800ded6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800deda:	ed97 6a02 	vldr	s12, [r7, #8]
 800dede:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800dfdc <HAL_RCC_GetSysClockFreq+0x2e4>
 800dee2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dee6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800deea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800deee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800def2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800def6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800defa:	e043      	b.n	800df84 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800defc:	693b      	ldr	r3, [r7, #16]
 800defe:	ee07 3a90 	vmov	s15, r3
 800df02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800df06:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800dfe8 <HAL_RCC_GetSysClockFreq+0x2f0>
 800df0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800df0e:	4b2f      	ldr	r3, [pc, #188]	@ (800dfcc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800df10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800df16:	ee07 3a90 	vmov	s15, r3
 800df1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800df1e:	ed97 6a02 	vldr	s12, [r7, #8]
 800df22:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800dfdc <HAL_RCC_GetSysClockFreq+0x2e4>
 800df26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800df2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800df2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800df32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800df36:	ee67 7a27 	vmul.f32	s15, s14, s15
 800df3a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800df3e:	e021      	b.n	800df84 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800df40:	693b      	ldr	r3, [r7, #16]
 800df42:	ee07 3a90 	vmov	s15, r3
 800df46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800df4a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800dfe4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800df4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800df52:	4b1e      	ldr	r3, [pc, #120]	@ (800dfcc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800df54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800df5a:	ee07 3a90 	vmov	s15, r3
 800df5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800df62:	ed97 6a02 	vldr	s12, [r7, #8]
 800df66:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800dfdc <HAL_RCC_GetSysClockFreq+0x2e4>
 800df6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800df6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800df72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800df76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800df7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800df7e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800df82:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800df84:	4b11      	ldr	r3, [pc, #68]	@ (800dfcc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800df86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df88:	0a5b      	lsrs	r3, r3, #9
 800df8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800df8e:	3301      	adds	r3, #1
 800df90:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800df92:	683b      	ldr	r3, [r7, #0]
 800df94:	ee07 3a90 	vmov	s15, r3
 800df98:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800df9c:	edd7 6a07 	vldr	s13, [r7, #28]
 800dfa0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dfa4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dfa8:	ee17 3a90 	vmov	r3, s15
 800dfac:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800dfae:	e005      	b.n	800dfbc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800dfb0:	2300      	movs	r3, #0
 800dfb2:	61bb      	str	r3, [r7, #24]
      break;
 800dfb4:	e002      	b.n	800dfbc <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800dfb6:	4b07      	ldr	r3, [pc, #28]	@ (800dfd4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800dfb8:	61bb      	str	r3, [r7, #24]
      break;
 800dfba:	bf00      	nop
  }

  return sysclockfreq;
 800dfbc:	69bb      	ldr	r3, [r7, #24]
}
 800dfbe:	4618      	mov	r0, r3
 800dfc0:	3724      	adds	r7, #36	@ 0x24
 800dfc2:	46bd      	mov	sp, r7
 800dfc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfc8:	4770      	bx	lr
 800dfca:	bf00      	nop
 800dfcc:	58024400 	.word	0x58024400
 800dfd0:	03d09000 	.word	0x03d09000
 800dfd4:	003d0900 	.word	0x003d0900
 800dfd8:	017d7840 	.word	0x017d7840
 800dfdc:	46000000 	.word	0x46000000
 800dfe0:	4c742400 	.word	0x4c742400
 800dfe4:	4a742400 	.word	0x4a742400
 800dfe8:	4bbebc20 	.word	0x4bbebc20

0800dfec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800dfec:	b580      	push	{r7, lr}
 800dfee:	b082      	sub	sp, #8
 800dff0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800dff2:	f7ff fe81 	bl	800dcf8 <HAL_RCC_GetSysClockFreq>
 800dff6:	4602      	mov	r2, r0
 800dff8:	4b10      	ldr	r3, [pc, #64]	@ (800e03c <HAL_RCC_GetHCLKFreq+0x50>)
 800dffa:	699b      	ldr	r3, [r3, #24]
 800dffc:	0a1b      	lsrs	r3, r3, #8
 800dffe:	f003 030f 	and.w	r3, r3, #15
 800e002:	490f      	ldr	r1, [pc, #60]	@ (800e040 <HAL_RCC_GetHCLKFreq+0x54>)
 800e004:	5ccb      	ldrb	r3, [r1, r3]
 800e006:	f003 031f 	and.w	r3, r3, #31
 800e00a:	fa22 f303 	lsr.w	r3, r2, r3
 800e00e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800e010:	4b0a      	ldr	r3, [pc, #40]	@ (800e03c <HAL_RCC_GetHCLKFreq+0x50>)
 800e012:	699b      	ldr	r3, [r3, #24]
 800e014:	f003 030f 	and.w	r3, r3, #15
 800e018:	4a09      	ldr	r2, [pc, #36]	@ (800e040 <HAL_RCC_GetHCLKFreq+0x54>)
 800e01a:	5cd3      	ldrb	r3, [r2, r3]
 800e01c:	f003 031f 	and.w	r3, r3, #31
 800e020:	687a      	ldr	r2, [r7, #4]
 800e022:	fa22 f303 	lsr.w	r3, r2, r3
 800e026:	4a07      	ldr	r2, [pc, #28]	@ (800e044 <HAL_RCC_GetHCLKFreq+0x58>)
 800e028:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800e02a:	4a07      	ldr	r2, [pc, #28]	@ (800e048 <HAL_RCC_GetHCLKFreq+0x5c>)
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800e030:	4b04      	ldr	r3, [pc, #16]	@ (800e044 <HAL_RCC_GetHCLKFreq+0x58>)
 800e032:	681b      	ldr	r3, [r3, #0]
}
 800e034:	4618      	mov	r0, r3
 800e036:	3708      	adds	r7, #8
 800e038:	46bd      	mov	sp, r7
 800e03a:	bd80      	pop	{r7, pc}
 800e03c:	58024400 	.word	0x58024400
 800e040:	080192cc 	.word	0x080192cc
 800e044:	2400003c 	.word	0x2400003c
 800e048:	24000038 	.word	0x24000038

0800e04c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800e04c:	b580      	push	{r7, lr}
 800e04e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800e050:	f7ff ffcc 	bl	800dfec <HAL_RCC_GetHCLKFreq>
 800e054:	4602      	mov	r2, r0
 800e056:	4b06      	ldr	r3, [pc, #24]	@ (800e070 <HAL_RCC_GetPCLK1Freq+0x24>)
 800e058:	69db      	ldr	r3, [r3, #28]
 800e05a:	091b      	lsrs	r3, r3, #4
 800e05c:	f003 0307 	and.w	r3, r3, #7
 800e060:	4904      	ldr	r1, [pc, #16]	@ (800e074 <HAL_RCC_GetPCLK1Freq+0x28>)
 800e062:	5ccb      	ldrb	r3, [r1, r3]
 800e064:	f003 031f 	and.w	r3, r3, #31
 800e068:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800e06c:	4618      	mov	r0, r3
 800e06e:	bd80      	pop	{r7, pc}
 800e070:	58024400 	.word	0x58024400
 800e074:	080192cc 	.word	0x080192cc

0800e078 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800e078:	b580      	push	{r7, lr}
 800e07a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800e07c:	f7ff ffb6 	bl	800dfec <HAL_RCC_GetHCLKFreq>
 800e080:	4602      	mov	r2, r0
 800e082:	4b06      	ldr	r3, [pc, #24]	@ (800e09c <HAL_RCC_GetPCLK2Freq+0x24>)
 800e084:	69db      	ldr	r3, [r3, #28]
 800e086:	0a1b      	lsrs	r3, r3, #8
 800e088:	f003 0307 	and.w	r3, r3, #7
 800e08c:	4904      	ldr	r1, [pc, #16]	@ (800e0a0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800e08e:	5ccb      	ldrb	r3, [r1, r3]
 800e090:	f003 031f 	and.w	r3, r3, #31
 800e094:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800e098:	4618      	mov	r0, r3
 800e09a:	bd80      	pop	{r7, pc}
 800e09c:	58024400 	.word	0x58024400
 800e0a0:	080192cc 	.word	0x080192cc

0800e0a4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800e0a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e0a8:	b0ca      	sub	sp, #296	@ 0x128
 800e0aa:	af00      	add	r7, sp, #0
 800e0ac:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800e0b0:	2300      	movs	r3, #0
 800e0b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800e0b6:	2300      	movs	r3, #0
 800e0b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800e0bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e0c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0c4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800e0c8:	2500      	movs	r5, #0
 800e0ca:	ea54 0305 	orrs.w	r3, r4, r5
 800e0ce:	d049      	beq.n	800e164 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800e0d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e0d4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e0d6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e0da:	d02f      	beq.n	800e13c <HAL_RCCEx_PeriphCLKConfig+0x98>
 800e0dc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e0e0:	d828      	bhi.n	800e134 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800e0e2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e0e6:	d01a      	beq.n	800e11e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800e0e8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e0ec:	d822      	bhi.n	800e134 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800e0ee:	2b00      	cmp	r3, #0
 800e0f0:	d003      	beq.n	800e0fa <HAL_RCCEx_PeriphCLKConfig+0x56>
 800e0f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e0f6:	d007      	beq.n	800e108 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800e0f8:	e01c      	b.n	800e134 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e0fa:	4bb8      	ldr	r3, [pc, #736]	@ (800e3dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e0fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0fe:	4ab7      	ldr	r2, [pc, #732]	@ (800e3dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e100:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e104:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800e106:	e01a      	b.n	800e13e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e108:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e10c:	3308      	adds	r3, #8
 800e10e:	2102      	movs	r1, #2
 800e110:	4618      	mov	r0, r3
 800e112:	f001 fc8f 	bl	800fa34 <RCCEx_PLL2_Config>
 800e116:	4603      	mov	r3, r0
 800e118:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800e11c:	e00f      	b.n	800e13e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e11e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e122:	3328      	adds	r3, #40	@ 0x28
 800e124:	2102      	movs	r1, #2
 800e126:	4618      	mov	r0, r3
 800e128:	f001 fd36 	bl	800fb98 <RCCEx_PLL3_Config>
 800e12c:	4603      	mov	r3, r0
 800e12e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800e132:	e004      	b.n	800e13e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e134:	2301      	movs	r3, #1
 800e136:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e13a:	e000      	b.n	800e13e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800e13c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e13e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e142:	2b00      	cmp	r3, #0
 800e144:	d10a      	bne.n	800e15c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800e146:	4ba5      	ldr	r3, [pc, #660]	@ (800e3dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e148:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e14a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800e14e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e152:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e154:	4aa1      	ldr	r2, [pc, #644]	@ (800e3dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e156:	430b      	orrs	r3, r1
 800e158:	6513      	str	r3, [r2, #80]	@ 0x50
 800e15a:	e003      	b.n	800e164 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e15c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e160:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800e164:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e16c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800e170:	f04f 0900 	mov.w	r9, #0
 800e174:	ea58 0309 	orrs.w	r3, r8, r9
 800e178:	d047      	beq.n	800e20a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800e17a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e17e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e180:	2b04      	cmp	r3, #4
 800e182:	d82a      	bhi.n	800e1da <HAL_RCCEx_PeriphCLKConfig+0x136>
 800e184:	a201      	add	r2, pc, #4	@ (adr r2, 800e18c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800e186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e18a:	bf00      	nop
 800e18c:	0800e1a1 	.word	0x0800e1a1
 800e190:	0800e1af 	.word	0x0800e1af
 800e194:	0800e1c5 	.word	0x0800e1c5
 800e198:	0800e1e3 	.word	0x0800e1e3
 800e19c:	0800e1e3 	.word	0x0800e1e3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e1a0:	4b8e      	ldr	r3, [pc, #568]	@ (800e3dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e1a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1a4:	4a8d      	ldr	r2, [pc, #564]	@ (800e3dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e1a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e1aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e1ac:	e01a      	b.n	800e1e4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e1ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e1b2:	3308      	adds	r3, #8
 800e1b4:	2100      	movs	r1, #0
 800e1b6:	4618      	mov	r0, r3
 800e1b8:	f001 fc3c 	bl	800fa34 <RCCEx_PLL2_Config>
 800e1bc:	4603      	mov	r3, r0
 800e1be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e1c2:	e00f      	b.n	800e1e4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e1c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e1c8:	3328      	adds	r3, #40	@ 0x28
 800e1ca:	2100      	movs	r1, #0
 800e1cc:	4618      	mov	r0, r3
 800e1ce:	f001 fce3 	bl	800fb98 <RCCEx_PLL3_Config>
 800e1d2:	4603      	mov	r3, r0
 800e1d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e1d8:	e004      	b.n	800e1e4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e1da:	2301      	movs	r3, #1
 800e1dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e1e0:	e000      	b.n	800e1e4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800e1e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e1e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e1e8:	2b00      	cmp	r3, #0
 800e1ea:	d10a      	bne.n	800e202 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800e1ec:	4b7b      	ldr	r3, [pc, #492]	@ (800e3dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e1ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e1f0:	f023 0107 	bic.w	r1, r3, #7
 800e1f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e1f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e1fa:	4a78      	ldr	r2, [pc, #480]	@ (800e3dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e1fc:	430b      	orrs	r3, r1
 800e1fe:	6513      	str	r3, [r2, #80]	@ 0x50
 800e200:	e003      	b.n	800e20a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e202:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e206:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800e20a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e20e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e212:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800e216:	f04f 0b00 	mov.w	fp, #0
 800e21a:	ea5a 030b 	orrs.w	r3, sl, fp
 800e21e:	d04c      	beq.n	800e2ba <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800e220:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e224:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e226:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e22a:	d030      	beq.n	800e28e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800e22c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e230:	d829      	bhi.n	800e286 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800e232:	2bc0      	cmp	r3, #192	@ 0xc0
 800e234:	d02d      	beq.n	800e292 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800e236:	2bc0      	cmp	r3, #192	@ 0xc0
 800e238:	d825      	bhi.n	800e286 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800e23a:	2b80      	cmp	r3, #128	@ 0x80
 800e23c:	d018      	beq.n	800e270 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800e23e:	2b80      	cmp	r3, #128	@ 0x80
 800e240:	d821      	bhi.n	800e286 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800e242:	2b00      	cmp	r3, #0
 800e244:	d002      	beq.n	800e24c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800e246:	2b40      	cmp	r3, #64	@ 0x40
 800e248:	d007      	beq.n	800e25a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800e24a:	e01c      	b.n	800e286 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e24c:	4b63      	ldr	r3, [pc, #396]	@ (800e3dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e24e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e250:	4a62      	ldr	r2, [pc, #392]	@ (800e3dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e252:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e256:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800e258:	e01c      	b.n	800e294 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e25a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e25e:	3308      	adds	r3, #8
 800e260:	2100      	movs	r1, #0
 800e262:	4618      	mov	r0, r3
 800e264:	f001 fbe6 	bl	800fa34 <RCCEx_PLL2_Config>
 800e268:	4603      	mov	r3, r0
 800e26a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800e26e:	e011      	b.n	800e294 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e270:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e274:	3328      	adds	r3, #40	@ 0x28
 800e276:	2100      	movs	r1, #0
 800e278:	4618      	mov	r0, r3
 800e27a:	f001 fc8d 	bl	800fb98 <RCCEx_PLL3_Config>
 800e27e:	4603      	mov	r3, r0
 800e280:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800e284:	e006      	b.n	800e294 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e286:	2301      	movs	r3, #1
 800e288:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e28c:	e002      	b.n	800e294 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800e28e:	bf00      	nop
 800e290:	e000      	b.n	800e294 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800e292:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e294:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e298:	2b00      	cmp	r3, #0
 800e29a:	d10a      	bne.n	800e2b2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800e29c:	4b4f      	ldr	r3, [pc, #316]	@ (800e3dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e29e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e2a0:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800e2a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e2a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e2aa:	4a4c      	ldr	r2, [pc, #304]	@ (800e3dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e2ac:	430b      	orrs	r3, r1
 800e2ae:	6513      	str	r3, [r2, #80]	@ 0x50
 800e2b0:	e003      	b.n	800e2ba <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e2b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e2b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800e2ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e2be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2c2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800e2c6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800e2ca:	2300      	movs	r3, #0
 800e2cc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800e2d0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800e2d4:	460b      	mov	r3, r1
 800e2d6:	4313      	orrs	r3, r2
 800e2d8:	d053      	beq.n	800e382 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800e2da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e2de:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800e2e2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e2e6:	d035      	beq.n	800e354 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800e2e8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e2ec:	d82e      	bhi.n	800e34c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800e2ee:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800e2f2:	d031      	beq.n	800e358 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800e2f4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800e2f8:	d828      	bhi.n	800e34c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800e2fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e2fe:	d01a      	beq.n	800e336 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800e300:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e304:	d822      	bhi.n	800e34c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800e306:	2b00      	cmp	r3, #0
 800e308:	d003      	beq.n	800e312 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800e30a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e30e:	d007      	beq.n	800e320 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800e310:	e01c      	b.n	800e34c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e312:	4b32      	ldr	r3, [pc, #200]	@ (800e3dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e316:	4a31      	ldr	r2, [pc, #196]	@ (800e3dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e318:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e31c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e31e:	e01c      	b.n	800e35a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e320:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e324:	3308      	adds	r3, #8
 800e326:	2100      	movs	r1, #0
 800e328:	4618      	mov	r0, r3
 800e32a:	f001 fb83 	bl	800fa34 <RCCEx_PLL2_Config>
 800e32e:	4603      	mov	r3, r0
 800e330:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800e334:	e011      	b.n	800e35a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e336:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e33a:	3328      	adds	r3, #40	@ 0x28
 800e33c:	2100      	movs	r1, #0
 800e33e:	4618      	mov	r0, r3
 800e340:	f001 fc2a 	bl	800fb98 <RCCEx_PLL3_Config>
 800e344:	4603      	mov	r3, r0
 800e346:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e34a:	e006      	b.n	800e35a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800e34c:	2301      	movs	r3, #1
 800e34e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e352:	e002      	b.n	800e35a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800e354:	bf00      	nop
 800e356:	e000      	b.n	800e35a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800e358:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e35a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e35e:	2b00      	cmp	r3, #0
 800e360:	d10b      	bne.n	800e37a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800e362:	4b1e      	ldr	r3, [pc, #120]	@ (800e3dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e364:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e366:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800e36a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e36e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800e372:	4a1a      	ldr	r2, [pc, #104]	@ (800e3dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e374:	430b      	orrs	r3, r1
 800e376:	6593      	str	r3, [r2, #88]	@ 0x58
 800e378:	e003      	b.n	800e382 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e37a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e37e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800e382:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e38a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800e38e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800e392:	2300      	movs	r3, #0
 800e394:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800e398:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800e39c:	460b      	mov	r3, r1
 800e39e:	4313      	orrs	r3, r2
 800e3a0:	d056      	beq.n	800e450 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800e3a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e3a6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800e3aa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e3ae:	d038      	beq.n	800e422 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800e3b0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e3b4:	d831      	bhi.n	800e41a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800e3b6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800e3ba:	d034      	beq.n	800e426 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800e3bc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800e3c0:	d82b      	bhi.n	800e41a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800e3c2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e3c6:	d01d      	beq.n	800e404 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800e3c8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e3cc:	d825      	bhi.n	800e41a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	d006      	beq.n	800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800e3d2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e3d6:	d00a      	beq.n	800e3ee <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800e3d8:	e01f      	b.n	800e41a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800e3da:	bf00      	nop
 800e3dc:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e3e0:	4ba2      	ldr	r3, [pc, #648]	@ (800e66c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e3e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e3e4:	4aa1      	ldr	r2, [pc, #644]	@ (800e66c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e3e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e3ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e3ec:	e01c      	b.n	800e428 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e3ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e3f2:	3308      	adds	r3, #8
 800e3f4:	2100      	movs	r1, #0
 800e3f6:	4618      	mov	r0, r3
 800e3f8:	f001 fb1c 	bl	800fa34 <RCCEx_PLL2_Config>
 800e3fc:	4603      	mov	r3, r0
 800e3fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800e402:	e011      	b.n	800e428 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e404:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e408:	3328      	adds	r3, #40	@ 0x28
 800e40a:	2100      	movs	r1, #0
 800e40c:	4618      	mov	r0, r3
 800e40e:	f001 fbc3 	bl	800fb98 <RCCEx_PLL3_Config>
 800e412:	4603      	mov	r3, r0
 800e414:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e418:	e006      	b.n	800e428 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800e41a:	2301      	movs	r3, #1
 800e41c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e420:	e002      	b.n	800e428 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800e422:	bf00      	nop
 800e424:	e000      	b.n	800e428 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800e426:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e428:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d10b      	bne.n	800e448 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800e430:	4b8e      	ldr	r3, [pc, #568]	@ (800e66c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e432:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e434:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800e438:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e43c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800e440:	4a8a      	ldr	r2, [pc, #552]	@ (800e66c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e442:	430b      	orrs	r3, r1
 800e444:	6593      	str	r3, [r2, #88]	@ 0x58
 800e446:	e003      	b.n	800e450 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e448:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e44c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800e450:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e454:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e458:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800e45c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800e460:	2300      	movs	r3, #0
 800e462:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800e466:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800e46a:	460b      	mov	r3, r1
 800e46c:	4313      	orrs	r3, r2
 800e46e:	d03a      	beq.n	800e4e6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800e470:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e474:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e476:	2b30      	cmp	r3, #48	@ 0x30
 800e478:	d01f      	beq.n	800e4ba <HAL_RCCEx_PeriphCLKConfig+0x416>
 800e47a:	2b30      	cmp	r3, #48	@ 0x30
 800e47c:	d819      	bhi.n	800e4b2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800e47e:	2b20      	cmp	r3, #32
 800e480:	d00c      	beq.n	800e49c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800e482:	2b20      	cmp	r3, #32
 800e484:	d815      	bhi.n	800e4b2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800e486:	2b00      	cmp	r3, #0
 800e488:	d019      	beq.n	800e4be <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800e48a:	2b10      	cmp	r3, #16
 800e48c:	d111      	bne.n	800e4b2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e48e:	4b77      	ldr	r3, [pc, #476]	@ (800e66c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e490:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e492:	4a76      	ldr	r2, [pc, #472]	@ (800e66c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e494:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e498:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800e49a:	e011      	b.n	800e4c0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e49c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e4a0:	3308      	adds	r3, #8
 800e4a2:	2102      	movs	r1, #2
 800e4a4:	4618      	mov	r0, r3
 800e4a6:	f001 fac5 	bl	800fa34 <RCCEx_PLL2_Config>
 800e4aa:	4603      	mov	r3, r0
 800e4ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800e4b0:	e006      	b.n	800e4c0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800e4b2:	2301      	movs	r3, #1
 800e4b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e4b8:	e002      	b.n	800e4c0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800e4ba:	bf00      	nop
 800e4bc:	e000      	b.n	800e4c0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800e4be:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e4c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	d10a      	bne.n	800e4de <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800e4c8:	4b68      	ldr	r3, [pc, #416]	@ (800e66c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e4ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e4cc:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800e4d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e4d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e4d6:	4a65      	ldr	r2, [pc, #404]	@ (800e66c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e4d8:	430b      	orrs	r3, r1
 800e4da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e4dc:	e003      	b.n	800e4e6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e4de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e4e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800e4e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e4ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4ee:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800e4f2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800e4f6:	2300      	movs	r3, #0
 800e4f8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800e4fc:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800e500:	460b      	mov	r3, r1
 800e502:	4313      	orrs	r3, r2
 800e504:	d051      	beq.n	800e5aa <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800e506:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e50a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e50c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e510:	d035      	beq.n	800e57e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800e512:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e516:	d82e      	bhi.n	800e576 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800e518:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e51c:	d031      	beq.n	800e582 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800e51e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e522:	d828      	bhi.n	800e576 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800e524:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e528:	d01a      	beq.n	800e560 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800e52a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e52e:	d822      	bhi.n	800e576 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800e530:	2b00      	cmp	r3, #0
 800e532:	d003      	beq.n	800e53c <HAL_RCCEx_PeriphCLKConfig+0x498>
 800e534:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e538:	d007      	beq.n	800e54a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800e53a:	e01c      	b.n	800e576 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e53c:	4b4b      	ldr	r3, [pc, #300]	@ (800e66c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e53e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e540:	4a4a      	ldr	r2, [pc, #296]	@ (800e66c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e542:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e546:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800e548:	e01c      	b.n	800e584 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e54a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e54e:	3308      	adds	r3, #8
 800e550:	2100      	movs	r1, #0
 800e552:	4618      	mov	r0, r3
 800e554:	f001 fa6e 	bl	800fa34 <RCCEx_PLL2_Config>
 800e558:	4603      	mov	r3, r0
 800e55a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800e55e:	e011      	b.n	800e584 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e560:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e564:	3328      	adds	r3, #40	@ 0x28
 800e566:	2100      	movs	r1, #0
 800e568:	4618      	mov	r0, r3
 800e56a:	f001 fb15 	bl	800fb98 <RCCEx_PLL3_Config>
 800e56e:	4603      	mov	r3, r0
 800e570:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800e574:	e006      	b.n	800e584 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e576:	2301      	movs	r3, #1
 800e578:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e57c:	e002      	b.n	800e584 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800e57e:	bf00      	nop
 800e580:	e000      	b.n	800e584 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800e582:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e584:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d10a      	bne.n	800e5a2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800e58c:	4b37      	ldr	r3, [pc, #220]	@ (800e66c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e58e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e590:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800e594:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e598:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e59a:	4a34      	ldr	r2, [pc, #208]	@ (800e66c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e59c:	430b      	orrs	r3, r1
 800e59e:	6513      	str	r3, [r2, #80]	@ 0x50
 800e5a0:	e003      	b.n	800e5aa <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e5a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e5a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800e5aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e5ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5b2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800e5b6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800e5ba:	2300      	movs	r3, #0
 800e5bc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800e5c0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800e5c4:	460b      	mov	r3, r1
 800e5c6:	4313      	orrs	r3, r2
 800e5c8:	d056      	beq.n	800e678 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800e5ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e5ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e5d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e5d4:	d033      	beq.n	800e63e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800e5d6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e5da:	d82c      	bhi.n	800e636 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800e5dc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e5e0:	d02f      	beq.n	800e642 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800e5e2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e5e6:	d826      	bhi.n	800e636 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800e5e8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e5ec:	d02b      	beq.n	800e646 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800e5ee:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e5f2:	d820      	bhi.n	800e636 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800e5f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e5f8:	d012      	beq.n	800e620 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800e5fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e5fe:	d81a      	bhi.n	800e636 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800e600:	2b00      	cmp	r3, #0
 800e602:	d022      	beq.n	800e64a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800e604:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e608:	d115      	bne.n	800e636 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e60a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e60e:	3308      	adds	r3, #8
 800e610:	2101      	movs	r1, #1
 800e612:	4618      	mov	r0, r3
 800e614:	f001 fa0e 	bl	800fa34 <RCCEx_PLL2_Config>
 800e618:	4603      	mov	r3, r0
 800e61a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800e61e:	e015      	b.n	800e64c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e620:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e624:	3328      	adds	r3, #40	@ 0x28
 800e626:	2101      	movs	r1, #1
 800e628:	4618      	mov	r0, r3
 800e62a:	f001 fab5 	bl	800fb98 <RCCEx_PLL3_Config>
 800e62e:	4603      	mov	r3, r0
 800e630:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800e634:	e00a      	b.n	800e64c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e636:	2301      	movs	r3, #1
 800e638:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e63c:	e006      	b.n	800e64c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800e63e:	bf00      	nop
 800e640:	e004      	b.n	800e64c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800e642:	bf00      	nop
 800e644:	e002      	b.n	800e64c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800e646:	bf00      	nop
 800e648:	e000      	b.n	800e64c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800e64a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e64c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e650:	2b00      	cmp	r3, #0
 800e652:	d10d      	bne.n	800e670 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800e654:	4b05      	ldr	r3, [pc, #20]	@ (800e66c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e656:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e658:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800e65c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e660:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e662:	4a02      	ldr	r2, [pc, #8]	@ (800e66c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e664:	430b      	orrs	r3, r1
 800e666:	6513      	str	r3, [r2, #80]	@ 0x50
 800e668:	e006      	b.n	800e678 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800e66a:	bf00      	nop
 800e66c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e670:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e674:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800e678:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e67c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e680:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800e684:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800e688:	2300      	movs	r3, #0
 800e68a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800e68e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800e692:	460b      	mov	r3, r1
 800e694:	4313      	orrs	r3, r2
 800e696:	d055      	beq.n	800e744 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800e698:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e69c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e6a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e6a4:	d033      	beq.n	800e70e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800e6a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e6aa:	d82c      	bhi.n	800e706 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800e6ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e6b0:	d02f      	beq.n	800e712 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800e6b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e6b6:	d826      	bhi.n	800e706 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800e6b8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e6bc:	d02b      	beq.n	800e716 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800e6be:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e6c2:	d820      	bhi.n	800e706 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800e6c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e6c8:	d012      	beq.n	800e6f0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800e6ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e6ce:	d81a      	bhi.n	800e706 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d022      	beq.n	800e71a <HAL_RCCEx_PeriphCLKConfig+0x676>
 800e6d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e6d8:	d115      	bne.n	800e706 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e6da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e6de:	3308      	adds	r3, #8
 800e6e0:	2101      	movs	r1, #1
 800e6e2:	4618      	mov	r0, r3
 800e6e4:	f001 f9a6 	bl	800fa34 <RCCEx_PLL2_Config>
 800e6e8:	4603      	mov	r3, r0
 800e6ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800e6ee:	e015      	b.n	800e71c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e6f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e6f4:	3328      	adds	r3, #40	@ 0x28
 800e6f6:	2101      	movs	r1, #1
 800e6f8:	4618      	mov	r0, r3
 800e6fa:	f001 fa4d 	bl	800fb98 <RCCEx_PLL3_Config>
 800e6fe:	4603      	mov	r3, r0
 800e700:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800e704:	e00a      	b.n	800e71c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800e706:	2301      	movs	r3, #1
 800e708:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e70c:	e006      	b.n	800e71c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800e70e:	bf00      	nop
 800e710:	e004      	b.n	800e71c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800e712:	bf00      	nop
 800e714:	e002      	b.n	800e71c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800e716:	bf00      	nop
 800e718:	e000      	b.n	800e71c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800e71a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e71c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e720:	2b00      	cmp	r3, #0
 800e722:	d10b      	bne.n	800e73c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800e724:	4ba3      	ldr	r3, [pc, #652]	@ (800e9b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e726:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e728:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800e72c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e730:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e734:	4a9f      	ldr	r2, [pc, #636]	@ (800e9b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e736:	430b      	orrs	r3, r1
 800e738:	6593      	str	r3, [r2, #88]	@ 0x58
 800e73a:	e003      	b.n	800e744 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e73c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e740:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800e744:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e74c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800e750:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800e754:	2300      	movs	r3, #0
 800e756:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800e75a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800e75e:	460b      	mov	r3, r1
 800e760:	4313      	orrs	r3, r2
 800e762:	d037      	beq.n	800e7d4 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800e764:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e768:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e76a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e76e:	d00e      	beq.n	800e78e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800e770:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e774:	d816      	bhi.n	800e7a4 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800e776:	2b00      	cmp	r3, #0
 800e778:	d018      	beq.n	800e7ac <HAL_RCCEx_PeriphCLKConfig+0x708>
 800e77a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e77e:	d111      	bne.n	800e7a4 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e780:	4b8c      	ldr	r3, [pc, #560]	@ (800e9b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e784:	4a8b      	ldr	r2, [pc, #556]	@ (800e9b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e786:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e78a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800e78c:	e00f      	b.n	800e7ae <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e78e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e792:	3308      	adds	r3, #8
 800e794:	2101      	movs	r1, #1
 800e796:	4618      	mov	r0, r3
 800e798:	f001 f94c 	bl	800fa34 <RCCEx_PLL2_Config>
 800e79c:	4603      	mov	r3, r0
 800e79e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800e7a2:	e004      	b.n	800e7ae <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e7a4:	2301      	movs	r3, #1
 800e7a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e7aa:	e000      	b.n	800e7ae <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800e7ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e7ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d10a      	bne.n	800e7cc <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800e7b6:	4b7f      	ldr	r3, [pc, #508]	@ (800e9b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e7b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e7ba:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800e7be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e7c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e7c4:	4a7b      	ldr	r2, [pc, #492]	@ (800e9b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e7c6:	430b      	orrs	r3, r1
 800e7c8:	6513      	str	r3, [r2, #80]	@ 0x50
 800e7ca:	e003      	b.n	800e7d4 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e7cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e7d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800e7d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e7d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7dc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800e7e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e7e4:	2300      	movs	r3, #0
 800e7e6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800e7ea:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800e7ee:	460b      	mov	r3, r1
 800e7f0:	4313      	orrs	r3, r2
 800e7f2:	d039      	beq.n	800e868 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800e7f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e7f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e7fa:	2b03      	cmp	r3, #3
 800e7fc:	d81c      	bhi.n	800e838 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800e7fe:	a201      	add	r2, pc, #4	@ (adr r2, 800e804 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800e800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e804:	0800e841 	.word	0x0800e841
 800e808:	0800e815 	.word	0x0800e815
 800e80c:	0800e823 	.word	0x0800e823
 800e810:	0800e841 	.word	0x0800e841
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e814:	4b67      	ldr	r3, [pc, #412]	@ (800e9b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e818:	4a66      	ldr	r2, [pc, #408]	@ (800e9b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e81a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e81e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800e820:	e00f      	b.n	800e842 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e822:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e826:	3308      	adds	r3, #8
 800e828:	2102      	movs	r1, #2
 800e82a:	4618      	mov	r0, r3
 800e82c:	f001 f902 	bl	800fa34 <RCCEx_PLL2_Config>
 800e830:	4603      	mov	r3, r0
 800e832:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800e836:	e004      	b.n	800e842 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800e838:	2301      	movs	r3, #1
 800e83a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e83e:	e000      	b.n	800e842 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800e840:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e842:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e846:	2b00      	cmp	r3, #0
 800e848:	d10a      	bne.n	800e860 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800e84a:	4b5a      	ldr	r3, [pc, #360]	@ (800e9b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e84c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e84e:	f023 0103 	bic.w	r1, r3, #3
 800e852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e856:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e858:	4a56      	ldr	r2, [pc, #344]	@ (800e9b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e85a:	430b      	orrs	r3, r1
 800e85c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e85e:	e003      	b.n	800e868 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e860:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e864:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800e868:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e86c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e870:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800e874:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e878:	2300      	movs	r3, #0
 800e87a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800e87e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800e882:	460b      	mov	r3, r1
 800e884:	4313      	orrs	r3, r2
 800e886:	f000 809f 	beq.w	800e9c8 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e88a:	4b4b      	ldr	r3, [pc, #300]	@ (800e9b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800e88c:	681b      	ldr	r3, [r3, #0]
 800e88e:	4a4a      	ldr	r2, [pc, #296]	@ (800e9b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800e890:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e894:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800e896:	f7f7 fbc7 	bl	8006028 <HAL_GetTick>
 800e89a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e89e:	e00b      	b.n	800e8b8 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e8a0:	f7f7 fbc2 	bl	8006028 <HAL_GetTick>
 800e8a4:	4602      	mov	r2, r0
 800e8a6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800e8aa:	1ad3      	subs	r3, r2, r3
 800e8ac:	2b64      	cmp	r3, #100	@ 0x64
 800e8ae:	d903      	bls.n	800e8b8 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800e8b0:	2303      	movs	r3, #3
 800e8b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e8b6:	e005      	b.n	800e8c4 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e8b8:	4b3f      	ldr	r3, [pc, #252]	@ (800e9b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800e8ba:	681b      	ldr	r3, [r3, #0]
 800e8bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e8c0:	2b00      	cmp	r3, #0
 800e8c2:	d0ed      	beq.n	800e8a0 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800e8c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	d179      	bne.n	800e9c0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800e8cc:	4b39      	ldr	r3, [pc, #228]	@ (800e9b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e8ce:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800e8d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e8d4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e8d8:	4053      	eors	r3, r2
 800e8da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	d015      	beq.n	800e90e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800e8e2:	4b34      	ldr	r3, [pc, #208]	@ (800e9b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e8e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e8e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e8ea:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800e8ee:	4b31      	ldr	r3, [pc, #196]	@ (800e9b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e8f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e8f2:	4a30      	ldr	r2, [pc, #192]	@ (800e9b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e8f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e8f8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800e8fa:	4b2e      	ldr	r3, [pc, #184]	@ (800e9b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e8fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e8fe:	4a2d      	ldr	r2, [pc, #180]	@ (800e9b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e900:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e904:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800e906:	4a2b      	ldr	r2, [pc, #172]	@ (800e9b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e908:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800e90c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800e90e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e912:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e916:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e91a:	d118      	bne.n	800e94e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e91c:	f7f7 fb84 	bl	8006028 <HAL_GetTick>
 800e920:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800e924:	e00d      	b.n	800e942 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e926:	f7f7 fb7f 	bl	8006028 <HAL_GetTick>
 800e92a:	4602      	mov	r2, r0
 800e92c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800e930:	1ad2      	subs	r2, r2, r3
 800e932:	f241 3388 	movw	r3, #5000	@ 0x1388
 800e936:	429a      	cmp	r2, r3
 800e938:	d903      	bls.n	800e942 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800e93a:	2303      	movs	r3, #3
 800e93c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800e940:	e005      	b.n	800e94e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800e942:	4b1c      	ldr	r3, [pc, #112]	@ (800e9b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e944:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e946:	f003 0302 	and.w	r3, r3, #2
 800e94a:	2b00      	cmp	r3, #0
 800e94c:	d0eb      	beq.n	800e926 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800e94e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e952:	2b00      	cmp	r3, #0
 800e954:	d129      	bne.n	800e9aa <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e956:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e95a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e95e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e962:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e966:	d10e      	bne.n	800e986 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800e968:	4b12      	ldr	r3, [pc, #72]	@ (800e9b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e96a:	691b      	ldr	r3, [r3, #16]
 800e96c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800e970:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e974:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e978:	091a      	lsrs	r2, r3, #4
 800e97a:	4b10      	ldr	r3, [pc, #64]	@ (800e9bc <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800e97c:	4013      	ands	r3, r2
 800e97e:	4a0d      	ldr	r2, [pc, #52]	@ (800e9b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e980:	430b      	orrs	r3, r1
 800e982:	6113      	str	r3, [r2, #16]
 800e984:	e005      	b.n	800e992 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800e986:	4b0b      	ldr	r3, [pc, #44]	@ (800e9b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e988:	691b      	ldr	r3, [r3, #16]
 800e98a:	4a0a      	ldr	r2, [pc, #40]	@ (800e9b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e98c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800e990:	6113      	str	r3, [r2, #16]
 800e992:	4b08      	ldr	r3, [pc, #32]	@ (800e9b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e994:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800e996:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e99a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e99e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e9a2:	4a04      	ldr	r2, [pc, #16]	@ (800e9b4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e9a4:	430b      	orrs	r3, r1
 800e9a6:	6713      	str	r3, [r2, #112]	@ 0x70
 800e9a8:	e00e      	b.n	800e9c8 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800e9aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e9ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800e9b2:	e009      	b.n	800e9c8 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800e9b4:	58024400 	.word	0x58024400
 800e9b8:	58024800 	.word	0x58024800
 800e9bc:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e9c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e9c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800e9c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e9cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9d0:	f002 0301 	and.w	r3, r2, #1
 800e9d4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e9d8:	2300      	movs	r3, #0
 800e9da:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e9de:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800e9e2:	460b      	mov	r3, r1
 800e9e4:	4313      	orrs	r3, r2
 800e9e6:	f000 8089 	beq.w	800eafc <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800e9ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e9ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e9f0:	2b28      	cmp	r3, #40	@ 0x28
 800e9f2:	d86b      	bhi.n	800eacc <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800e9f4:	a201      	add	r2, pc, #4	@ (adr r2, 800e9fc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800e9f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9fa:	bf00      	nop
 800e9fc:	0800ead5 	.word	0x0800ead5
 800ea00:	0800eacd 	.word	0x0800eacd
 800ea04:	0800eacd 	.word	0x0800eacd
 800ea08:	0800eacd 	.word	0x0800eacd
 800ea0c:	0800eacd 	.word	0x0800eacd
 800ea10:	0800eacd 	.word	0x0800eacd
 800ea14:	0800eacd 	.word	0x0800eacd
 800ea18:	0800eacd 	.word	0x0800eacd
 800ea1c:	0800eaa1 	.word	0x0800eaa1
 800ea20:	0800eacd 	.word	0x0800eacd
 800ea24:	0800eacd 	.word	0x0800eacd
 800ea28:	0800eacd 	.word	0x0800eacd
 800ea2c:	0800eacd 	.word	0x0800eacd
 800ea30:	0800eacd 	.word	0x0800eacd
 800ea34:	0800eacd 	.word	0x0800eacd
 800ea38:	0800eacd 	.word	0x0800eacd
 800ea3c:	0800eab7 	.word	0x0800eab7
 800ea40:	0800eacd 	.word	0x0800eacd
 800ea44:	0800eacd 	.word	0x0800eacd
 800ea48:	0800eacd 	.word	0x0800eacd
 800ea4c:	0800eacd 	.word	0x0800eacd
 800ea50:	0800eacd 	.word	0x0800eacd
 800ea54:	0800eacd 	.word	0x0800eacd
 800ea58:	0800eacd 	.word	0x0800eacd
 800ea5c:	0800ead5 	.word	0x0800ead5
 800ea60:	0800eacd 	.word	0x0800eacd
 800ea64:	0800eacd 	.word	0x0800eacd
 800ea68:	0800eacd 	.word	0x0800eacd
 800ea6c:	0800eacd 	.word	0x0800eacd
 800ea70:	0800eacd 	.word	0x0800eacd
 800ea74:	0800eacd 	.word	0x0800eacd
 800ea78:	0800eacd 	.word	0x0800eacd
 800ea7c:	0800ead5 	.word	0x0800ead5
 800ea80:	0800eacd 	.word	0x0800eacd
 800ea84:	0800eacd 	.word	0x0800eacd
 800ea88:	0800eacd 	.word	0x0800eacd
 800ea8c:	0800eacd 	.word	0x0800eacd
 800ea90:	0800eacd 	.word	0x0800eacd
 800ea94:	0800eacd 	.word	0x0800eacd
 800ea98:	0800eacd 	.word	0x0800eacd
 800ea9c:	0800ead5 	.word	0x0800ead5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800eaa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eaa4:	3308      	adds	r3, #8
 800eaa6:	2101      	movs	r1, #1
 800eaa8:	4618      	mov	r0, r3
 800eaaa:	f000 ffc3 	bl	800fa34 <RCCEx_PLL2_Config>
 800eaae:	4603      	mov	r3, r0
 800eab0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800eab4:	e00f      	b.n	800ead6 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800eab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eaba:	3328      	adds	r3, #40	@ 0x28
 800eabc:	2101      	movs	r1, #1
 800eabe:	4618      	mov	r0, r3
 800eac0:	f001 f86a 	bl	800fb98 <RCCEx_PLL3_Config>
 800eac4:	4603      	mov	r3, r0
 800eac6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800eaca:	e004      	b.n	800ead6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800eacc:	2301      	movs	r3, #1
 800eace:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ead2:	e000      	b.n	800ead6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800ead4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ead6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eada:	2b00      	cmp	r3, #0
 800eadc:	d10a      	bne.n	800eaf4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800eade:	4bbf      	ldr	r3, [pc, #764]	@ (800eddc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800eae0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eae2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800eae6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eaea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800eaec:	4abb      	ldr	r2, [pc, #748]	@ (800eddc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800eaee:	430b      	orrs	r3, r1
 800eaf0:	6553      	str	r3, [r2, #84]	@ 0x54
 800eaf2:	e003      	b.n	800eafc <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eaf4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eaf8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800eafc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb04:	f002 0302 	and.w	r3, r2, #2
 800eb08:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800eb0c:	2300      	movs	r3, #0
 800eb0e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800eb12:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800eb16:	460b      	mov	r3, r1
 800eb18:	4313      	orrs	r3, r2
 800eb1a:	d041      	beq.n	800eba0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800eb1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb20:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800eb22:	2b05      	cmp	r3, #5
 800eb24:	d824      	bhi.n	800eb70 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800eb26:	a201      	add	r2, pc, #4	@ (adr r2, 800eb2c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800eb28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb2c:	0800eb79 	.word	0x0800eb79
 800eb30:	0800eb45 	.word	0x0800eb45
 800eb34:	0800eb5b 	.word	0x0800eb5b
 800eb38:	0800eb79 	.word	0x0800eb79
 800eb3c:	0800eb79 	.word	0x0800eb79
 800eb40:	0800eb79 	.word	0x0800eb79
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800eb44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb48:	3308      	adds	r3, #8
 800eb4a:	2101      	movs	r1, #1
 800eb4c:	4618      	mov	r0, r3
 800eb4e:	f000 ff71 	bl	800fa34 <RCCEx_PLL2_Config>
 800eb52:	4603      	mov	r3, r0
 800eb54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800eb58:	e00f      	b.n	800eb7a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800eb5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb5e:	3328      	adds	r3, #40	@ 0x28
 800eb60:	2101      	movs	r1, #1
 800eb62:	4618      	mov	r0, r3
 800eb64:	f001 f818 	bl	800fb98 <RCCEx_PLL3_Config>
 800eb68:	4603      	mov	r3, r0
 800eb6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800eb6e:	e004      	b.n	800eb7a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800eb70:	2301      	movs	r3, #1
 800eb72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800eb76:	e000      	b.n	800eb7a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800eb78:	bf00      	nop
    }

    if (ret == HAL_OK)
 800eb7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d10a      	bne.n	800eb98 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800eb82:	4b96      	ldr	r3, [pc, #600]	@ (800eddc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800eb84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eb86:	f023 0107 	bic.w	r1, r3, #7
 800eb8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb8e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800eb90:	4a92      	ldr	r2, [pc, #584]	@ (800eddc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800eb92:	430b      	orrs	r3, r1
 800eb94:	6553      	str	r3, [r2, #84]	@ 0x54
 800eb96:	e003      	b.n	800eba0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eb98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eb9c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800eba0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eba8:	f002 0304 	and.w	r3, r2, #4
 800ebac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ebb0:	2300      	movs	r3, #0
 800ebb2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ebb6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800ebba:	460b      	mov	r3, r1
 800ebbc:	4313      	orrs	r3, r2
 800ebbe:	d044      	beq.n	800ec4a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800ebc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ebc4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ebc8:	2b05      	cmp	r3, #5
 800ebca:	d825      	bhi.n	800ec18 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800ebcc:	a201      	add	r2, pc, #4	@ (adr r2, 800ebd4 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800ebce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebd2:	bf00      	nop
 800ebd4:	0800ec21 	.word	0x0800ec21
 800ebd8:	0800ebed 	.word	0x0800ebed
 800ebdc:	0800ec03 	.word	0x0800ec03
 800ebe0:	0800ec21 	.word	0x0800ec21
 800ebe4:	0800ec21 	.word	0x0800ec21
 800ebe8:	0800ec21 	.word	0x0800ec21
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ebec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ebf0:	3308      	adds	r3, #8
 800ebf2:	2101      	movs	r1, #1
 800ebf4:	4618      	mov	r0, r3
 800ebf6:	f000 ff1d 	bl	800fa34 <RCCEx_PLL2_Config>
 800ebfa:	4603      	mov	r3, r0
 800ebfc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ec00:	e00f      	b.n	800ec22 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ec02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec06:	3328      	adds	r3, #40	@ 0x28
 800ec08:	2101      	movs	r1, #1
 800ec0a:	4618      	mov	r0, r3
 800ec0c:	f000 ffc4 	bl	800fb98 <RCCEx_PLL3_Config>
 800ec10:	4603      	mov	r3, r0
 800ec12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ec16:	e004      	b.n	800ec22 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ec18:	2301      	movs	r3, #1
 800ec1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ec1e:	e000      	b.n	800ec22 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800ec20:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ec22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	d10b      	bne.n	800ec42 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ec2a:	4b6c      	ldr	r3, [pc, #432]	@ (800eddc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ec2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ec2e:	f023 0107 	bic.w	r1, r3, #7
 800ec32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ec3a:	4a68      	ldr	r2, [pc, #416]	@ (800eddc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ec3c:	430b      	orrs	r3, r1
 800ec3e:	6593      	str	r3, [r2, #88]	@ 0x58
 800ec40:	e003      	b.n	800ec4a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ec42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ec46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800ec4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec52:	f002 0320 	and.w	r3, r2, #32
 800ec56:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ec5a:	2300      	movs	r3, #0
 800ec5c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ec60:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800ec64:	460b      	mov	r3, r1
 800ec66:	4313      	orrs	r3, r2
 800ec68:	d055      	beq.n	800ed16 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800ec6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ec72:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ec76:	d033      	beq.n	800ece0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800ec78:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ec7c:	d82c      	bhi.n	800ecd8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800ec7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ec82:	d02f      	beq.n	800ece4 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800ec84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ec88:	d826      	bhi.n	800ecd8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800ec8a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ec8e:	d02b      	beq.n	800ece8 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800ec90:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ec94:	d820      	bhi.n	800ecd8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800ec96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ec9a:	d012      	beq.n	800ecc2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800ec9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800eca0:	d81a      	bhi.n	800ecd8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800eca2:	2b00      	cmp	r3, #0
 800eca4:	d022      	beq.n	800ecec <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800eca6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ecaa:	d115      	bne.n	800ecd8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ecac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ecb0:	3308      	adds	r3, #8
 800ecb2:	2100      	movs	r1, #0
 800ecb4:	4618      	mov	r0, r3
 800ecb6:	f000 febd 	bl	800fa34 <RCCEx_PLL2_Config>
 800ecba:	4603      	mov	r3, r0
 800ecbc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800ecc0:	e015      	b.n	800ecee <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ecc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ecc6:	3328      	adds	r3, #40	@ 0x28
 800ecc8:	2102      	movs	r1, #2
 800ecca:	4618      	mov	r0, r3
 800eccc:	f000 ff64 	bl	800fb98 <RCCEx_PLL3_Config>
 800ecd0:	4603      	mov	r3, r0
 800ecd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800ecd6:	e00a      	b.n	800ecee <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ecd8:	2301      	movs	r3, #1
 800ecda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ecde:	e006      	b.n	800ecee <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800ece0:	bf00      	nop
 800ece2:	e004      	b.n	800ecee <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800ece4:	bf00      	nop
 800ece6:	e002      	b.n	800ecee <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800ece8:	bf00      	nop
 800ecea:	e000      	b.n	800ecee <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800ecec:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ecee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ecf2:	2b00      	cmp	r3, #0
 800ecf4:	d10b      	bne.n	800ed0e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ecf6:	4b39      	ldr	r3, [pc, #228]	@ (800eddc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ecf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ecfa:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800ecfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ed06:	4a35      	ldr	r2, [pc, #212]	@ (800eddc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ed08:	430b      	orrs	r3, r1
 800ed0a:	6553      	str	r3, [r2, #84]	@ 0x54
 800ed0c:	e003      	b.n	800ed16 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ed0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ed12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800ed16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed1e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800ed22:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ed26:	2300      	movs	r3, #0
 800ed28:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800ed2c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800ed30:	460b      	mov	r3, r1
 800ed32:	4313      	orrs	r3, r2
 800ed34:	d058      	beq.n	800ede8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800ed36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed3a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ed3e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ed42:	d033      	beq.n	800edac <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800ed44:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ed48:	d82c      	bhi.n	800eda4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800ed4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ed4e:	d02f      	beq.n	800edb0 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800ed50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ed54:	d826      	bhi.n	800eda4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800ed56:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ed5a:	d02b      	beq.n	800edb4 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800ed5c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ed60:	d820      	bhi.n	800eda4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800ed62:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ed66:	d012      	beq.n	800ed8e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800ed68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ed6c:	d81a      	bhi.n	800eda4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800ed6e:	2b00      	cmp	r3, #0
 800ed70:	d022      	beq.n	800edb8 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800ed72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ed76:	d115      	bne.n	800eda4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ed78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed7c:	3308      	adds	r3, #8
 800ed7e:	2100      	movs	r1, #0
 800ed80:	4618      	mov	r0, r3
 800ed82:	f000 fe57 	bl	800fa34 <RCCEx_PLL2_Config>
 800ed86:	4603      	mov	r3, r0
 800ed88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800ed8c:	e015      	b.n	800edba <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ed8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed92:	3328      	adds	r3, #40	@ 0x28
 800ed94:	2102      	movs	r1, #2
 800ed96:	4618      	mov	r0, r3
 800ed98:	f000 fefe 	bl	800fb98 <RCCEx_PLL3_Config>
 800ed9c:	4603      	mov	r3, r0
 800ed9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800eda2:	e00a      	b.n	800edba <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800eda4:	2301      	movs	r3, #1
 800eda6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800edaa:	e006      	b.n	800edba <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800edac:	bf00      	nop
 800edae:	e004      	b.n	800edba <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800edb0:	bf00      	nop
 800edb2:	e002      	b.n	800edba <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800edb4:	bf00      	nop
 800edb6:	e000      	b.n	800edba <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800edb8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800edba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800edbe:	2b00      	cmp	r3, #0
 800edc0:	d10e      	bne.n	800ede0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800edc2:	4b06      	ldr	r3, [pc, #24]	@ (800eddc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800edc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800edc6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800edca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800edce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800edd2:	4a02      	ldr	r2, [pc, #8]	@ (800eddc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800edd4:	430b      	orrs	r3, r1
 800edd6:	6593      	str	r3, [r2, #88]	@ 0x58
 800edd8:	e006      	b.n	800ede8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800edda:	bf00      	nop
 800eddc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ede0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ede4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800ede8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800edec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edf0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800edf4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800edf8:	2300      	movs	r3, #0
 800edfa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800edfe:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800ee02:	460b      	mov	r3, r1
 800ee04:	4313      	orrs	r3, r2
 800ee06:	d055      	beq.n	800eeb4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800ee08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee0c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ee10:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800ee14:	d033      	beq.n	800ee7e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800ee16:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800ee1a:	d82c      	bhi.n	800ee76 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800ee1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ee20:	d02f      	beq.n	800ee82 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800ee22:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ee26:	d826      	bhi.n	800ee76 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800ee28:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800ee2c:	d02b      	beq.n	800ee86 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800ee2e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800ee32:	d820      	bhi.n	800ee76 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800ee34:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ee38:	d012      	beq.n	800ee60 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800ee3a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ee3e:	d81a      	bhi.n	800ee76 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	d022      	beq.n	800ee8a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800ee44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ee48:	d115      	bne.n	800ee76 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ee4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee4e:	3308      	adds	r3, #8
 800ee50:	2100      	movs	r1, #0
 800ee52:	4618      	mov	r0, r3
 800ee54:	f000 fdee 	bl	800fa34 <RCCEx_PLL2_Config>
 800ee58:	4603      	mov	r3, r0
 800ee5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800ee5e:	e015      	b.n	800ee8c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ee60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee64:	3328      	adds	r3, #40	@ 0x28
 800ee66:	2102      	movs	r1, #2
 800ee68:	4618      	mov	r0, r3
 800ee6a:	f000 fe95 	bl	800fb98 <RCCEx_PLL3_Config>
 800ee6e:	4603      	mov	r3, r0
 800ee70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800ee74:	e00a      	b.n	800ee8c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ee76:	2301      	movs	r3, #1
 800ee78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ee7c:	e006      	b.n	800ee8c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800ee7e:	bf00      	nop
 800ee80:	e004      	b.n	800ee8c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800ee82:	bf00      	nop
 800ee84:	e002      	b.n	800ee8c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800ee86:	bf00      	nop
 800ee88:	e000      	b.n	800ee8c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800ee8a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ee8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	d10b      	bne.n	800eeac <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800ee94:	4ba1      	ldr	r3, [pc, #644]	@ (800f11c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ee96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ee98:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800ee9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eea0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800eea4:	4a9d      	ldr	r2, [pc, #628]	@ (800f11c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800eea6:	430b      	orrs	r3, r1
 800eea8:	6593      	str	r3, [r2, #88]	@ 0x58
 800eeaa:	e003      	b.n	800eeb4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eeac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eeb0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800eeb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eeb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eebc:	f002 0308 	and.w	r3, r2, #8
 800eec0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800eec4:	2300      	movs	r3, #0
 800eec6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800eeca:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800eece:	460b      	mov	r3, r1
 800eed0:	4313      	orrs	r3, r2
 800eed2:	d01e      	beq.n	800ef12 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800eed4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eed8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800eedc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800eee0:	d10c      	bne.n	800eefc <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800eee2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eee6:	3328      	adds	r3, #40	@ 0x28
 800eee8:	2102      	movs	r1, #2
 800eeea:	4618      	mov	r0, r3
 800eeec:	f000 fe54 	bl	800fb98 <RCCEx_PLL3_Config>
 800eef0:	4603      	mov	r3, r0
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	d002      	beq.n	800eefc <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800eef6:	2301      	movs	r3, #1
 800eef8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800eefc:	4b87      	ldr	r3, [pc, #540]	@ (800f11c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800eefe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ef00:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ef04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ef0c:	4a83      	ldr	r2, [pc, #524]	@ (800f11c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ef0e:	430b      	orrs	r3, r1
 800ef10:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800ef12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef1a:	f002 0310 	and.w	r3, r2, #16
 800ef1e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ef22:	2300      	movs	r3, #0
 800ef24:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ef28:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800ef2c:	460b      	mov	r3, r1
 800ef2e:	4313      	orrs	r3, r2
 800ef30:	d01e      	beq.n	800ef70 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800ef32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef36:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ef3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ef3e:	d10c      	bne.n	800ef5a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ef40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef44:	3328      	adds	r3, #40	@ 0x28
 800ef46:	2102      	movs	r1, #2
 800ef48:	4618      	mov	r0, r3
 800ef4a:	f000 fe25 	bl	800fb98 <RCCEx_PLL3_Config>
 800ef4e:	4603      	mov	r3, r0
 800ef50:	2b00      	cmp	r3, #0
 800ef52:	d002      	beq.n	800ef5a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800ef54:	2301      	movs	r3, #1
 800ef56:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800ef5a:	4b70      	ldr	r3, [pc, #448]	@ (800f11c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ef5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ef5e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800ef62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef66:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ef6a:	4a6c      	ldr	r2, [pc, #432]	@ (800f11c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ef6c:	430b      	orrs	r3, r1
 800ef6e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800ef70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef78:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800ef7c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ef80:	2300      	movs	r3, #0
 800ef82:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ef86:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800ef8a:	460b      	mov	r3, r1
 800ef8c:	4313      	orrs	r3, r2
 800ef8e:	d03e      	beq.n	800f00e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800ef90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef94:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ef98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ef9c:	d022      	beq.n	800efe4 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800ef9e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800efa2:	d81b      	bhi.n	800efdc <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	d003      	beq.n	800efb0 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800efa8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800efac:	d00b      	beq.n	800efc6 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800efae:	e015      	b.n	800efdc <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800efb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800efb4:	3308      	adds	r3, #8
 800efb6:	2100      	movs	r1, #0
 800efb8:	4618      	mov	r0, r3
 800efba:	f000 fd3b 	bl	800fa34 <RCCEx_PLL2_Config>
 800efbe:	4603      	mov	r3, r0
 800efc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800efc4:	e00f      	b.n	800efe6 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800efc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800efca:	3328      	adds	r3, #40	@ 0x28
 800efcc:	2102      	movs	r1, #2
 800efce:	4618      	mov	r0, r3
 800efd0:	f000 fde2 	bl	800fb98 <RCCEx_PLL3_Config>
 800efd4:	4603      	mov	r3, r0
 800efd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800efda:	e004      	b.n	800efe6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800efdc:	2301      	movs	r3, #1
 800efde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800efe2:	e000      	b.n	800efe6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800efe4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800efe6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800efea:	2b00      	cmp	r3, #0
 800efec:	d10b      	bne.n	800f006 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800efee:	4b4b      	ldr	r3, [pc, #300]	@ (800f11c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800eff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eff2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800eff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800effa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800effe:	4a47      	ldr	r2, [pc, #284]	@ (800f11c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f000:	430b      	orrs	r3, r1
 800f002:	6593      	str	r3, [r2, #88]	@ 0x58
 800f004:	e003      	b.n	800f00e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f006:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f00a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800f00e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f012:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f016:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800f01a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f01c:	2300      	movs	r3, #0
 800f01e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f020:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800f024:	460b      	mov	r3, r1
 800f026:	4313      	orrs	r3, r2
 800f028:	d03b      	beq.n	800f0a2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800f02a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f02e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f032:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f036:	d01f      	beq.n	800f078 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800f038:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f03c:	d818      	bhi.n	800f070 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800f03e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f042:	d003      	beq.n	800f04c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800f044:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f048:	d007      	beq.n	800f05a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800f04a:	e011      	b.n	800f070 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f04c:	4b33      	ldr	r3, [pc, #204]	@ (800f11c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f04e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f050:	4a32      	ldr	r2, [pc, #200]	@ (800f11c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f052:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f056:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800f058:	e00f      	b.n	800f07a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f05a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f05e:	3328      	adds	r3, #40	@ 0x28
 800f060:	2101      	movs	r1, #1
 800f062:	4618      	mov	r0, r3
 800f064:	f000 fd98 	bl	800fb98 <RCCEx_PLL3_Config>
 800f068:	4603      	mov	r3, r0
 800f06a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800f06e:	e004      	b.n	800f07a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f070:	2301      	movs	r3, #1
 800f072:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f076:	e000      	b.n	800f07a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800f078:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f07a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d10b      	bne.n	800f09a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800f082:	4b26      	ldr	r3, [pc, #152]	@ (800f11c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f084:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f086:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800f08a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f08e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f092:	4a22      	ldr	r2, [pc, #136]	@ (800f11c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f094:	430b      	orrs	r3, r1
 800f096:	6553      	str	r3, [r2, #84]	@ 0x54
 800f098:	e003      	b.n	800f0a2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f09a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f09e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800f0a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f0a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0aa:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800f0ae:	673b      	str	r3, [r7, #112]	@ 0x70
 800f0b0:	2300      	movs	r3, #0
 800f0b2:	677b      	str	r3, [r7, #116]	@ 0x74
 800f0b4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800f0b8:	460b      	mov	r3, r1
 800f0ba:	4313      	orrs	r3, r2
 800f0bc:	d034      	beq.n	800f128 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800f0be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f0c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f0c4:	2b00      	cmp	r3, #0
 800f0c6:	d003      	beq.n	800f0d0 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800f0c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f0cc:	d007      	beq.n	800f0de <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800f0ce:	e011      	b.n	800f0f4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f0d0:	4b12      	ldr	r3, [pc, #72]	@ (800f11c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f0d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0d4:	4a11      	ldr	r2, [pc, #68]	@ (800f11c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f0d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f0da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800f0dc:	e00e      	b.n	800f0fc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f0de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f0e2:	3308      	adds	r3, #8
 800f0e4:	2102      	movs	r1, #2
 800f0e6:	4618      	mov	r0, r3
 800f0e8:	f000 fca4 	bl	800fa34 <RCCEx_PLL2_Config>
 800f0ec:	4603      	mov	r3, r0
 800f0ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800f0f2:	e003      	b.n	800f0fc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800f0f4:	2301      	movs	r3, #1
 800f0f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f0fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f0fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f100:	2b00      	cmp	r3, #0
 800f102:	d10d      	bne.n	800f120 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800f104:	4b05      	ldr	r3, [pc, #20]	@ (800f11c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f106:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f108:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f10c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f110:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f112:	4a02      	ldr	r2, [pc, #8]	@ (800f11c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f114:	430b      	orrs	r3, r1
 800f116:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800f118:	e006      	b.n	800f128 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800f11a:	bf00      	nop
 800f11c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f120:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f124:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800f128:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f12c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f130:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800f134:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f136:	2300      	movs	r3, #0
 800f138:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800f13a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800f13e:	460b      	mov	r3, r1
 800f140:	4313      	orrs	r3, r2
 800f142:	d00c      	beq.n	800f15e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800f144:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f148:	3328      	adds	r3, #40	@ 0x28
 800f14a:	2102      	movs	r1, #2
 800f14c:	4618      	mov	r0, r3
 800f14e:	f000 fd23 	bl	800fb98 <RCCEx_PLL3_Config>
 800f152:	4603      	mov	r3, r0
 800f154:	2b00      	cmp	r3, #0
 800f156:	d002      	beq.n	800f15e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800f158:	2301      	movs	r3, #1
 800f15a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800f15e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f162:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f166:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800f16a:	663b      	str	r3, [r7, #96]	@ 0x60
 800f16c:	2300      	movs	r3, #0
 800f16e:	667b      	str	r3, [r7, #100]	@ 0x64
 800f170:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800f174:	460b      	mov	r3, r1
 800f176:	4313      	orrs	r3, r2
 800f178:	d038      	beq.n	800f1ec <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800f17a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f17e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f182:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f186:	d018      	beq.n	800f1ba <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800f188:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f18c:	d811      	bhi.n	800f1b2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800f18e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f192:	d014      	beq.n	800f1be <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800f194:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f198:	d80b      	bhi.n	800f1b2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	d011      	beq.n	800f1c2 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800f19e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f1a2:	d106      	bne.n	800f1b2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f1a4:	4bc3      	ldr	r3, [pc, #780]	@ (800f4b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f1a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f1a8:	4ac2      	ldr	r2, [pc, #776]	@ (800f4b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f1aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f1ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800f1b0:	e008      	b.n	800f1c4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f1b2:	2301      	movs	r3, #1
 800f1b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f1b8:	e004      	b.n	800f1c4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800f1ba:	bf00      	nop
 800f1bc:	e002      	b.n	800f1c4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800f1be:	bf00      	nop
 800f1c0:	e000      	b.n	800f1c4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800f1c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f1c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	d10b      	bne.n	800f1e4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800f1cc:	4bb9      	ldr	r3, [pc, #740]	@ (800f4b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f1ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f1d0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800f1d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f1d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f1dc:	4ab5      	ldr	r2, [pc, #724]	@ (800f4b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f1de:	430b      	orrs	r3, r1
 800f1e0:	6553      	str	r3, [r2, #84]	@ 0x54
 800f1e2:	e003      	b.n	800f1ec <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f1e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f1e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800f1ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f1f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1f4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800f1f8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f1fa:	2300      	movs	r3, #0
 800f1fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f1fe:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800f202:	460b      	mov	r3, r1
 800f204:	4313      	orrs	r3, r2
 800f206:	d009      	beq.n	800f21c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800f208:	4baa      	ldr	r3, [pc, #680]	@ (800f4b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f20a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f20c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800f210:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f214:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f216:	4aa7      	ldr	r2, [pc, #668]	@ (800f4b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f218:	430b      	orrs	r3, r1
 800f21a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800f21c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f220:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f224:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800f228:	653b      	str	r3, [r7, #80]	@ 0x50
 800f22a:	2300      	movs	r3, #0
 800f22c:	657b      	str	r3, [r7, #84]	@ 0x54
 800f22e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800f232:	460b      	mov	r3, r1
 800f234:	4313      	orrs	r3, r2
 800f236:	d00a      	beq.n	800f24e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800f238:	4b9e      	ldr	r3, [pc, #632]	@ (800f4b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f23a:	691b      	ldr	r3, [r3, #16]
 800f23c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800f240:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f244:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800f248:	4a9a      	ldr	r2, [pc, #616]	@ (800f4b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f24a:	430b      	orrs	r3, r1
 800f24c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800f24e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f252:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f256:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800f25a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f25c:	2300      	movs	r3, #0
 800f25e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f260:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800f264:	460b      	mov	r3, r1
 800f266:	4313      	orrs	r3, r2
 800f268:	d009      	beq.n	800f27e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800f26a:	4b92      	ldr	r3, [pc, #584]	@ (800f4b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f26c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f26e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800f272:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f276:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f278:	4a8e      	ldr	r2, [pc, #568]	@ (800f4b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f27a:	430b      	orrs	r3, r1
 800f27c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800f27e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f282:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f286:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800f28a:	643b      	str	r3, [r7, #64]	@ 0x40
 800f28c:	2300      	movs	r3, #0
 800f28e:	647b      	str	r3, [r7, #68]	@ 0x44
 800f290:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800f294:	460b      	mov	r3, r1
 800f296:	4313      	orrs	r3, r2
 800f298:	d00e      	beq.n	800f2b8 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800f29a:	4b86      	ldr	r3, [pc, #536]	@ (800f4b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f29c:	691b      	ldr	r3, [r3, #16]
 800f29e:	4a85      	ldr	r2, [pc, #532]	@ (800f4b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f2a0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800f2a4:	6113      	str	r3, [r2, #16]
 800f2a6:	4b83      	ldr	r3, [pc, #524]	@ (800f4b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f2a8:	6919      	ldr	r1, [r3, #16]
 800f2aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f2ae:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800f2b2:	4a80      	ldr	r2, [pc, #512]	@ (800f4b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f2b4:	430b      	orrs	r3, r1
 800f2b6:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800f2b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f2bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2c0:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800f2c4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f2c6:	2300      	movs	r3, #0
 800f2c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f2ca:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800f2ce:	460b      	mov	r3, r1
 800f2d0:	4313      	orrs	r3, r2
 800f2d2:	d009      	beq.n	800f2e8 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800f2d4:	4b77      	ldr	r3, [pc, #476]	@ (800f4b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f2d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f2d8:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800f2dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f2e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f2e2:	4a74      	ldr	r2, [pc, #464]	@ (800f4b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f2e4:	430b      	orrs	r3, r1
 800f2e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800f2e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f2ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2f0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800f2f4:	633b      	str	r3, [r7, #48]	@ 0x30
 800f2f6:	2300      	movs	r3, #0
 800f2f8:	637b      	str	r3, [r7, #52]	@ 0x34
 800f2fa:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800f2fe:	460b      	mov	r3, r1
 800f300:	4313      	orrs	r3, r2
 800f302:	d00a      	beq.n	800f31a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800f304:	4b6b      	ldr	r3, [pc, #428]	@ (800f4b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f306:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f308:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800f30c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f310:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f314:	4a67      	ldr	r2, [pc, #412]	@ (800f4b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f316:	430b      	orrs	r3, r1
 800f318:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800f31a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f31e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f322:	2100      	movs	r1, #0
 800f324:	62b9      	str	r1, [r7, #40]	@ 0x28
 800f326:	f003 0301 	and.w	r3, r3, #1
 800f32a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f32c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800f330:	460b      	mov	r3, r1
 800f332:	4313      	orrs	r3, r2
 800f334:	d011      	beq.n	800f35a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f336:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f33a:	3308      	adds	r3, #8
 800f33c:	2100      	movs	r1, #0
 800f33e:	4618      	mov	r0, r3
 800f340:	f000 fb78 	bl	800fa34 <RCCEx_PLL2_Config>
 800f344:	4603      	mov	r3, r0
 800f346:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800f34a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d003      	beq.n	800f35a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f352:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f356:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800f35a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f35e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f362:	2100      	movs	r1, #0
 800f364:	6239      	str	r1, [r7, #32]
 800f366:	f003 0302 	and.w	r3, r3, #2
 800f36a:	627b      	str	r3, [r7, #36]	@ 0x24
 800f36c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800f370:	460b      	mov	r3, r1
 800f372:	4313      	orrs	r3, r2
 800f374:	d011      	beq.n	800f39a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f376:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f37a:	3308      	adds	r3, #8
 800f37c:	2101      	movs	r1, #1
 800f37e:	4618      	mov	r0, r3
 800f380:	f000 fb58 	bl	800fa34 <RCCEx_PLL2_Config>
 800f384:	4603      	mov	r3, r0
 800f386:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800f38a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f38e:	2b00      	cmp	r3, #0
 800f390:	d003      	beq.n	800f39a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f392:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f396:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800f39a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f39e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3a2:	2100      	movs	r1, #0
 800f3a4:	61b9      	str	r1, [r7, #24]
 800f3a6:	f003 0304 	and.w	r3, r3, #4
 800f3aa:	61fb      	str	r3, [r7, #28]
 800f3ac:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800f3b0:	460b      	mov	r3, r1
 800f3b2:	4313      	orrs	r3, r2
 800f3b4:	d011      	beq.n	800f3da <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f3b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f3ba:	3308      	adds	r3, #8
 800f3bc:	2102      	movs	r1, #2
 800f3be:	4618      	mov	r0, r3
 800f3c0:	f000 fb38 	bl	800fa34 <RCCEx_PLL2_Config>
 800f3c4:	4603      	mov	r3, r0
 800f3c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800f3ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f3ce:	2b00      	cmp	r3, #0
 800f3d0:	d003      	beq.n	800f3da <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f3d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f3d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800f3da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f3de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3e2:	2100      	movs	r1, #0
 800f3e4:	6139      	str	r1, [r7, #16]
 800f3e6:	f003 0308 	and.w	r3, r3, #8
 800f3ea:	617b      	str	r3, [r7, #20]
 800f3ec:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800f3f0:	460b      	mov	r3, r1
 800f3f2:	4313      	orrs	r3, r2
 800f3f4:	d011      	beq.n	800f41a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f3f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f3fa:	3328      	adds	r3, #40	@ 0x28
 800f3fc:	2100      	movs	r1, #0
 800f3fe:	4618      	mov	r0, r3
 800f400:	f000 fbca 	bl	800fb98 <RCCEx_PLL3_Config>
 800f404:	4603      	mov	r3, r0
 800f406:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800f40a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f40e:	2b00      	cmp	r3, #0
 800f410:	d003      	beq.n	800f41a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f412:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f416:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800f41a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f41e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f422:	2100      	movs	r1, #0
 800f424:	60b9      	str	r1, [r7, #8]
 800f426:	f003 0310 	and.w	r3, r3, #16
 800f42a:	60fb      	str	r3, [r7, #12]
 800f42c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800f430:	460b      	mov	r3, r1
 800f432:	4313      	orrs	r3, r2
 800f434:	d011      	beq.n	800f45a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f436:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f43a:	3328      	adds	r3, #40	@ 0x28
 800f43c:	2101      	movs	r1, #1
 800f43e:	4618      	mov	r0, r3
 800f440:	f000 fbaa 	bl	800fb98 <RCCEx_PLL3_Config>
 800f444:	4603      	mov	r3, r0
 800f446:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800f44a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f44e:	2b00      	cmp	r3, #0
 800f450:	d003      	beq.n	800f45a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f452:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f456:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800f45a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f45e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f462:	2100      	movs	r1, #0
 800f464:	6039      	str	r1, [r7, #0]
 800f466:	f003 0320 	and.w	r3, r3, #32
 800f46a:	607b      	str	r3, [r7, #4]
 800f46c:	e9d7 1200 	ldrd	r1, r2, [r7]
 800f470:	460b      	mov	r3, r1
 800f472:	4313      	orrs	r3, r2
 800f474:	d011      	beq.n	800f49a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f476:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f47a:	3328      	adds	r3, #40	@ 0x28
 800f47c:	2102      	movs	r1, #2
 800f47e:	4618      	mov	r0, r3
 800f480:	f000 fb8a 	bl	800fb98 <RCCEx_PLL3_Config>
 800f484:	4603      	mov	r3, r0
 800f486:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800f48a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f48e:	2b00      	cmp	r3, #0
 800f490:	d003      	beq.n	800f49a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f492:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f496:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800f49a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d101      	bne.n	800f4a6 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800f4a2:	2300      	movs	r3, #0
 800f4a4:	e000      	b.n	800f4a8 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800f4a6:	2301      	movs	r3, #1
}
 800f4a8:	4618      	mov	r0, r3
 800f4aa:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800f4ae:	46bd      	mov	sp, r7
 800f4b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f4b4:	58024400 	.word	0x58024400

0800f4b8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800f4b8:	b580      	push	{r7, lr}
 800f4ba:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800f4bc:	f7fe fd96 	bl	800dfec <HAL_RCC_GetHCLKFreq>
 800f4c0:	4602      	mov	r2, r0
 800f4c2:	4b06      	ldr	r3, [pc, #24]	@ (800f4dc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800f4c4:	6a1b      	ldr	r3, [r3, #32]
 800f4c6:	091b      	lsrs	r3, r3, #4
 800f4c8:	f003 0307 	and.w	r3, r3, #7
 800f4cc:	4904      	ldr	r1, [pc, #16]	@ (800f4e0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800f4ce:	5ccb      	ldrb	r3, [r1, r3]
 800f4d0:	f003 031f 	and.w	r3, r3, #31
 800f4d4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800f4d8:	4618      	mov	r0, r3
 800f4da:	bd80      	pop	{r7, pc}
 800f4dc:	58024400 	.word	0x58024400
 800f4e0:	080192cc 	.word	0x080192cc

0800f4e4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800f4e4:	b480      	push	{r7}
 800f4e6:	b089      	sub	sp, #36	@ 0x24
 800f4e8:	af00      	add	r7, sp, #0
 800f4ea:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800f4ec:	4ba1      	ldr	r3, [pc, #644]	@ (800f774 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f4ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f4f0:	f003 0303 	and.w	r3, r3, #3
 800f4f4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800f4f6:	4b9f      	ldr	r3, [pc, #636]	@ (800f774 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f4f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f4fa:	0b1b      	lsrs	r3, r3, #12
 800f4fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f500:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800f502:	4b9c      	ldr	r3, [pc, #624]	@ (800f774 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f506:	091b      	lsrs	r3, r3, #4
 800f508:	f003 0301 	and.w	r3, r3, #1
 800f50c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800f50e:	4b99      	ldr	r3, [pc, #612]	@ (800f774 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f510:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f512:	08db      	lsrs	r3, r3, #3
 800f514:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f518:	693a      	ldr	r2, [r7, #16]
 800f51a:	fb02 f303 	mul.w	r3, r2, r3
 800f51e:	ee07 3a90 	vmov	s15, r3
 800f522:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f526:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800f52a:	697b      	ldr	r3, [r7, #20]
 800f52c:	2b00      	cmp	r3, #0
 800f52e:	f000 8111 	beq.w	800f754 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800f532:	69bb      	ldr	r3, [r7, #24]
 800f534:	2b02      	cmp	r3, #2
 800f536:	f000 8083 	beq.w	800f640 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800f53a:	69bb      	ldr	r3, [r7, #24]
 800f53c:	2b02      	cmp	r3, #2
 800f53e:	f200 80a1 	bhi.w	800f684 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800f542:	69bb      	ldr	r3, [r7, #24]
 800f544:	2b00      	cmp	r3, #0
 800f546:	d003      	beq.n	800f550 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800f548:	69bb      	ldr	r3, [r7, #24]
 800f54a:	2b01      	cmp	r3, #1
 800f54c:	d056      	beq.n	800f5fc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800f54e:	e099      	b.n	800f684 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f550:	4b88      	ldr	r3, [pc, #544]	@ (800f774 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f552:	681b      	ldr	r3, [r3, #0]
 800f554:	f003 0320 	and.w	r3, r3, #32
 800f558:	2b00      	cmp	r3, #0
 800f55a:	d02d      	beq.n	800f5b8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f55c:	4b85      	ldr	r3, [pc, #532]	@ (800f774 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f55e:	681b      	ldr	r3, [r3, #0]
 800f560:	08db      	lsrs	r3, r3, #3
 800f562:	f003 0303 	and.w	r3, r3, #3
 800f566:	4a84      	ldr	r2, [pc, #528]	@ (800f778 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800f568:	fa22 f303 	lsr.w	r3, r2, r3
 800f56c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f56e:	68bb      	ldr	r3, [r7, #8]
 800f570:	ee07 3a90 	vmov	s15, r3
 800f574:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f578:	697b      	ldr	r3, [r7, #20]
 800f57a:	ee07 3a90 	vmov	s15, r3
 800f57e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f582:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f586:	4b7b      	ldr	r3, [pc, #492]	@ (800f774 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f588:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f58a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f58e:	ee07 3a90 	vmov	s15, r3
 800f592:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f596:	ed97 6a03 	vldr	s12, [r7, #12]
 800f59a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800f77c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f59e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f5a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f5a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f5aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f5ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f5b2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800f5b6:	e087      	b.n	800f6c8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f5b8:	697b      	ldr	r3, [r7, #20]
 800f5ba:	ee07 3a90 	vmov	s15, r3
 800f5be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f5c2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800f780 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800f5c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f5ca:	4b6a      	ldr	r3, [pc, #424]	@ (800f774 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f5cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f5ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f5d2:	ee07 3a90 	vmov	s15, r3
 800f5d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f5da:	ed97 6a03 	vldr	s12, [r7, #12]
 800f5de:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800f77c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f5e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f5e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f5ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f5ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f5f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f5f6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f5fa:	e065      	b.n	800f6c8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f5fc:	697b      	ldr	r3, [r7, #20]
 800f5fe:	ee07 3a90 	vmov	s15, r3
 800f602:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f606:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800f784 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800f60a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f60e:	4b59      	ldr	r3, [pc, #356]	@ (800f774 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f610:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f612:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f616:	ee07 3a90 	vmov	s15, r3
 800f61a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f61e:	ed97 6a03 	vldr	s12, [r7, #12]
 800f622:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800f77c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f626:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f62a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f62e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f632:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f636:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f63a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f63e:	e043      	b.n	800f6c8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f640:	697b      	ldr	r3, [r7, #20]
 800f642:	ee07 3a90 	vmov	s15, r3
 800f646:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f64a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800f788 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800f64e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f652:	4b48      	ldr	r3, [pc, #288]	@ (800f774 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f654:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f656:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f65a:	ee07 3a90 	vmov	s15, r3
 800f65e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f662:	ed97 6a03 	vldr	s12, [r7, #12]
 800f666:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800f77c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f66a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f66e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f672:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f676:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f67a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f67e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f682:	e021      	b.n	800f6c8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f684:	697b      	ldr	r3, [r7, #20]
 800f686:	ee07 3a90 	vmov	s15, r3
 800f68a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f68e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800f784 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800f692:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f696:	4b37      	ldr	r3, [pc, #220]	@ (800f774 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f698:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f69a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f69e:	ee07 3a90 	vmov	s15, r3
 800f6a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f6a6:	ed97 6a03 	vldr	s12, [r7, #12]
 800f6aa:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800f77c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f6ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f6b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f6b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f6ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f6be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f6c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f6c6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800f6c8:	4b2a      	ldr	r3, [pc, #168]	@ (800f774 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f6ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f6cc:	0a5b      	lsrs	r3, r3, #9
 800f6ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f6d2:	ee07 3a90 	vmov	s15, r3
 800f6d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f6da:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f6de:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f6e2:	edd7 6a07 	vldr	s13, [r7, #28]
 800f6e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f6ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f6ee:	ee17 2a90 	vmov	r2, s15
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800f6f6:	4b1f      	ldr	r3, [pc, #124]	@ (800f774 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f6f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f6fa:	0c1b      	lsrs	r3, r3, #16
 800f6fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f700:	ee07 3a90 	vmov	s15, r3
 800f704:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f708:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f70c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f710:	edd7 6a07 	vldr	s13, [r7, #28]
 800f714:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f718:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f71c:	ee17 2a90 	vmov	r2, s15
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800f724:	4b13      	ldr	r3, [pc, #76]	@ (800f774 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f726:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f728:	0e1b      	lsrs	r3, r3, #24
 800f72a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f72e:	ee07 3a90 	vmov	s15, r3
 800f732:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f736:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f73a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f73e:	edd7 6a07 	vldr	s13, [r7, #28]
 800f742:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f746:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f74a:	ee17 2a90 	vmov	r2, s15
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800f752:	e008      	b.n	800f766 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	2200      	movs	r2, #0
 800f758:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	2200      	movs	r2, #0
 800f75e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	2200      	movs	r2, #0
 800f764:	609a      	str	r2, [r3, #8]
}
 800f766:	bf00      	nop
 800f768:	3724      	adds	r7, #36	@ 0x24
 800f76a:	46bd      	mov	sp, r7
 800f76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f770:	4770      	bx	lr
 800f772:	bf00      	nop
 800f774:	58024400 	.word	0x58024400
 800f778:	03d09000 	.word	0x03d09000
 800f77c:	46000000 	.word	0x46000000
 800f780:	4c742400 	.word	0x4c742400
 800f784:	4a742400 	.word	0x4a742400
 800f788:	4bbebc20 	.word	0x4bbebc20

0800f78c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800f78c:	b480      	push	{r7}
 800f78e:	b089      	sub	sp, #36	@ 0x24
 800f790:	af00      	add	r7, sp, #0
 800f792:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800f794:	4ba1      	ldr	r3, [pc, #644]	@ (800fa1c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f798:	f003 0303 	and.w	r3, r3, #3
 800f79c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800f79e:	4b9f      	ldr	r3, [pc, #636]	@ (800fa1c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f7a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f7a2:	0d1b      	lsrs	r3, r3, #20
 800f7a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f7a8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800f7aa:	4b9c      	ldr	r3, [pc, #624]	@ (800fa1c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f7ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f7ae:	0a1b      	lsrs	r3, r3, #8
 800f7b0:	f003 0301 	and.w	r3, r3, #1
 800f7b4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800f7b6:	4b99      	ldr	r3, [pc, #612]	@ (800fa1c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f7b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f7ba:	08db      	lsrs	r3, r3, #3
 800f7bc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f7c0:	693a      	ldr	r2, [r7, #16]
 800f7c2:	fb02 f303 	mul.w	r3, r2, r3
 800f7c6:	ee07 3a90 	vmov	s15, r3
 800f7ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f7ce:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800f7d2:	697b      	ldr	r3, [r7, #20]
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	f000 8111 	beq.w	800f9fc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800f7da:	69bb      	ldr	r3, [r7, #24]
 800f7dc:	2b02      	cmp	r3, #2
 800f7de:	f000 8083 	beq.w	800f8e8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800f7e2:	69bb      	ldr	r3, [r7, #24]
 800f7e4:	2b02      	cmp	r3, #2
 800f7e6:	f200 80a1 	bhi.w	800f92c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800f7ea:	69bb      	ldr	r3, [r7, #24]
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d003      	beq.n	800f7f8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800f7f0:	69bb      	ldr	r3, [r7, #24]
 800f7f2:	2b01      	cmp	r3, #1
 800f7f4:	d056      	beq.n	800f8a4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800f7f6:	e099      	b.n	800f92c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f7f8:	4b88      	ldr	r3, [pc, #544]	@ (800fa1c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f7fa:	681b      	ldr	r3, [r3, #0]
 800f7fc:	f003 0320 	and.w	r3, r3, #32
 800f800:	2b00      	cmp	r3, #0
 800f802:	d02d      	beq.n	800f860 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f804:	4b85      	ldr	r3, [pc, #532]	@ (800fa1c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f806:	681b      	ldr	r3, [r3, #0]
 800f808:	08db      	lsrs	r3, r3, #3
 800f80a:	f003 0303 	and.w	r3, r3, #3
 800f80e:	4a84      	ldr	r2, [pc, #528]	@ (800fa20 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800f810:	fa22 f303 	lsr.w	r3, r2, r3
 800f814:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f816:	68bb      	ldr	r3, [r7, #8]
 800f818:	ee07 3a90 	vmov	s15, r3
 800f81c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f820:	697b      	ldr	r3, [r7, #20]
 800f822:	ee07 3a90 	vmov	s15, r3
 800f826:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f82a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f82e:	4b7b      	ldr	r3, [pc, #492]	@ (800fa1c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f832:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f836:	ee07 3a90 	vmov	s15, r3
 800f83a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f83e:	ed97 6a03 	vldr	s12, [r7, #12]
 800f842:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800fa24 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f846:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f84a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f84e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f852:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f856:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f85a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800f85e:	e087      	b.n	800f970 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f860:	697b      	ldr	r3, [r7, #20]
 800f862:	ee07 3a90 	vmov	s15, r3
 800f866:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f86a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800fa28 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800f86e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f872:	4b6a      	ldr	r3, [pc, #424]	@ (800fa1c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f876:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f87a:	ee07 3a90 	vmov	s15, r3
 800f87e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f882:	ed97 6a03 	vldr	s12, [r7, #12]
 800f886:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800fa24 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f88a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f88e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f892:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f896:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f89a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f89e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f8a2:	e065      	b.n	800f970 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f8a4:	697b      	ldr	r3, [r7, #20]
 800f8a6:	ee07 3a90 	vmov	s15, r3
 800f8aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f8ae:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800fa2c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800f8b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f8b6:	4b59      	ldr	r3, [pc, #356]	@ (800fa1c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f8b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f8ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f8be:	ee07 3a90 	vmov	s15, r3
 800f8c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f8c6:	ed97 6a03 	vldr	s12, [r7, #12]
 800f8ca:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800fa24 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f8ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f8d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f8d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f8da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f8de:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f8e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f8e6:	e043      	b.n	800f970 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f8e8:	697b      	ldr	r3, [r7, #20]
 800f8ea:	ee07 3a90 	vmov	s15, r3
 800f8ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f8f2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800fa30 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800f8f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f8fa:	4b48      	ldr	r3, [pc, #288]	@ (800fa1c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f8fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f8fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f902:	ee07 3a90 	vmov	s15, r3
 800f906:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f90a:	ed97 6a03 	vldr	s12, [r7, #12]
 800f90e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800fa24 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f912:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f916:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f91a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f91e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f922:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f926:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f92a:	e021      	b.n	800f970 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f92c:	697b      	ldr	r3, [r7, #20]
 800f92e:	ee07 3a90 	vmov	s15, r3
 800f932:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f936:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800fa2c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800f93a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f93e:	4b37      	ldr	r3, [pc, #220]	@ (800fa1c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f942:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f946:	ee07 3a90 	vmov	s15, r3
 800f94a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f94e:	ed97 6a03 	vldr	s12, [r7, #12]
 800f952:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800fa24 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f956:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f95a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f95e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f962:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f966:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f96a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f96e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800f970:	4b2a      	ldr	r3, [pc, #168]	@ (800fa1c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f974:	0a5b      	lsrs	r3, r3, #9
 800f976:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f97a:	ee07 3a90 	vmov	s15, r3
 800f97e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f982:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f986:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f98a:	edd7 6a07 	vldr	s13, [r7, #28]
 800f98e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f992:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f996:	ee17 2a90 	vmov	r2, s15
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800f99e:	4b1f      	ldr	r3, [pc, #124]	@ (800fa1c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f9a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f9a2:	0c1b      	lsrs	r3, r3, #16
 800f9a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f9a8:	ee07 3a90 	vmov	s15, r3
 800f9ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f9b0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f9b4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f9b8:	edd7 6a07 	vldr	s13, [r7, #28]
 800f9bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f9c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f9c4:	ee17 2a90 	vmov	r2, s15
 800f9c8:	687b      	ldr	r3, [r7, #4]
 800f9ca:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800f9cc:	4b13      	ldr	r3, [pc, #76]	@ (800fa1c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f9ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f9d0:	0e1b      	lsrs	r3, r3, #24
 800f9d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f9d6:	ee07 3a90 	vmov	s15, r3
 800f9da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f9de:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f9e2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f9e6:	edd7 6a07 	vldr	s13, [r7, #28]
 800f9ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f9ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f9f2:	ee17 2a90 	vmov	r2, s15
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800f9fa:	e008      	b.n	800fa0e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	2200      	movs	r2, #0
 800fa00:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	2200      	movs	r2, #0
 800fa06:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	2200      	movs	r2, #0
 800fa0c:	609a      	str	r2, [r3, #8]
}
 800fa0e:	bf00      	nop
 800fa10:	3724      	adds	r7, #36	@ 0x24
 800fa12:	46bd      	mov	sp, r7
 800fa14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa18:	4770      	bx	lr
 800fa1a:	bf00      	nop
 800fa1c:	58024400 	.word	0x58024400
 800fa20:	03d09000 	.word	0x03d09000
 800fa24:	46000000 	.word	0x46000000
 800fa28:	4c742400 	.word	0x4c742400
 800fa2c:	4a742400 	.word	0x4a742400
 800fa30:	4bbebc20 	.word	0x4bbebc20

0800fa34 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800fa34:	b580      	push	{r7, lr}
 800fa36:	b084      	sub	sp, #16
 800fa38:	af00      	add	r7, sp, #0
 800fa3a:	6078      	str	r0, [r7, #4]
 800fa3c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800fa3e:	2300      	movs	r3, #0
 800fa40:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800fa42:	4b53      	ldr	r3, [pc, #332]	@ (800fb90 <RCCEx_PLL2_Config+0x15c>)
 800fa44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa46:	f003 0303 	and.w	r3, r3, #3
 800fa4a:	2b03      	cmp	r3, #3
 800fa4c:	d101      	bne.n	800fa52 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800fa4e:	2301      	movs	r3, #1
 800fa50:	e099      	b.n	800fb86 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800fa52:	4b4f      	ldr	r3, [pc, #316]	@ (800fb90 <RCCEx_PLL2_Config+0x15c>)
 800fa54:	681b      	ldr	r3, [r3, #0]
 800fa56:	4a4e      	ldr	r2, [pc, #312]	@ (800fb90 <RCCEx_PLL2_Config+0x15c>)
 800fa58:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800fa5c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800fa5e:	f7f6 fae3 	bl	8006028 <HAL_GetTick>
 800fa62:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800fa64:	e008      	b.n	800fa78 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800fa66:	f7f6 fadf 	bl	8006028 <HAL_GetTick>
 800fa6a:	4602      	mov	r2, r0
 800fa6c:	68bb      	ldr	r3, [r7, #8]
 800fa6e:	1ad3      	subs	r3, r2, r3
 800fa70:	2b02      	cmp	r3, #2
 800fa72:	d901      	bls.n	800fa78 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800fa74:	2303      	movs	r3, #3
 800fa76:	e086      	b.n	800fb86 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800fa78:	4b45      	ldr	r3, [pc, #276]	@ (800fb90 <RCCEx_PLL2_Config+0x15c>)
 800fa7a:	681b      	ldr	r3, [r3, #0]
 800fa7c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800fa80:	2b00      	cmp	r3, #0
 800fa82:	d1f0      	bne.n	800fa66 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800fa84:	4b42      	ldr	r3, [pc, #264]	@ (800fb90 <RCCEx_PLL2_Config+0x15c>)
 800fa86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa88:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	681b      	ldr	r3, [r3, #0]
 800fa90:	031b      	lsls	r3, r3, #12
 800fa92:	493f      	ldr	r1, [pc, #252]	@ (800fb90 <RCCEx_PLL2_Config+0x15c>)
 800fa94:	4313      	orrs	r3, r2
 800fa96:	628b      	str	r3, [r1, #40]	@ 0x28
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	685b      	ldr	r3, [r3, #4]
 800fa9c:	3b01      	subs	r3, #1
 800fa9e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	689b      	ldr	r3, [r3, #8]
 800faa6:	3b01      	subs	r3, #1
 800faa8:	025b      	lsls	r3, r3, #9
 800faaa:	b29b      	uxth	r3, r3
 800faac:	431a      	orrs	r2, r3
 800faae:	687b      	ldr	r3, [r7, #4]
 800fab0:	68db      	ldr	r3, [r3, #12]
 800fab2:	3b01      	subs	r3, #1
 800fab4:	041b      	lsls	r3, r3, #16
 800fab6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800faba:	431a      	orrs	r2, r3
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	691b      	ldr	r3, [r3, #16]
 800fac0:	3b01      	subs	r3, #1
 800fac2:	061b      	lsls	r3, r3, #24
 800fac4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800fac8:	4931      	ldr	r1, [pc, #196]	@ (800fb90 <RCCEx_PLL2_Config+0x15c>)
 800faca:	4313      	orrs	r3, r2
 800facc:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800face:	4b30      	ldr	r3, [pc, #192]	@ (800fb90 <RCCEx_PLL2_Config+0x15c>)
 800fad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fad2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	695b      	ldr	r3, [r3, #20]
 800fada:	492d      	ldr	r1, [pc, #180]	@ (800fb90 <RCCEx_PLL2_Config+0x15c>)
 800fadc:	4313      	orrs	r3, r2
 800fade:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800fae0:	4b2b      	ldr	r3, [pc, #172]	@ (800fb90 <RCCEx_PLL2_Config+0x15c>)
 800fae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fae4:	f023 0220 	bic.w	r2, r3, #32
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	699b      	ldr	r3, [r3, #24]
 800faec:	4928      	ldr	r1, [pc, #160]	@ (800fb90 <RCCEx_PLL2_Config+0x15c>)
 800faee:	4313      	orrs	r3, r2
 800faf0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800faf2:	4b27      	ldr	r3, [pc, #156]	@ (800fb90 <RCCEx_PLL2_Config+0x15c>)
 800faf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800faf6:	4a26      	ldr	r2, [pc, #152]	@ (800fb90 <RCCEx_PLL2_Config+0x15c>)
 800faf8:	f023 0310 	bic.w	r3, r3, #16
 800fafc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800fafe:	4b24      	ldr	r3, [pc, #144]	@ (800fb90 <RCCEx_PLL2_Config+0x15c>)
 800fb00:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800fb02:	4b24      	ldr	r3, [pc, #144]	@ (800fb94 <RCCEx_PLL2_Config+0x160>)
 800fb04:	4013      	ands	r3, r2
 800fb06:	687a      	ldr	r2, [r7, #4]
 800fb08:	69d2      	ldr	r2, [r2, #28]
 800fb0a:	00d2      	lsls	r2, r2, #3
 800fb0c:	4920      	ldr	r1, [pc, #128]	@ (800fb90 <RCCEx_PLL2_Config+0x15c>)
 800fb0e:	4313      	orrs	r3, r2
 800fb10:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800fb12:	4b1f      	ldr	r3, [pc, #124]	@ (800fb90 <RCCEx_PLL2_Config+0x15c>)
 800fb14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb16:	4a1e      	ldr	r2, [pc, #120]	@ (800fb90 <RCCEx_PLL2_Config+0x15c>)
 800fb18:	f043 0310 	orr.w	r3, r3, #16
 800fb1c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800fb1e:	683b      	ldr	r3, [r7, #0]
 800fb20:	2b00      	cmp	r3, #0
 800fb22:	d106      	bne.n	800fb32 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800fb24:	4b1a      	ldr	r3, [pc, #104]	@ (800fb90 <RCCEx_PLL2_Config+0x15c>)
 800fb26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb28:	4a19      	ldr	r2, [pc, #100]	@ (800fb90 <RCCEx_PLL2_Config+0x15c>)
 800fb2a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800fb2e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800fb30:	e00f      	b.n	800fb52 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800fb32:	683b      	ldr	r3, [r7, #0]
 800fb34:	2b01      	cmp	r3, #1
 800fb36:	d106      	bne.n	800fb46 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800fb38:	4b15      	ldr	r3, [pc, #84]	@ (800fb90 <RCCEx_PLL2_Config+0x15c>)
 800fb3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb3c:	4a14      	ldr	r2, [pc, #80]	@ (800fb90 <RCCEx_PLL2_Config+0x15c>)
 800fb3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800fb42:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800fb44:	e005      	b.n	800fb52 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800fb46:	4b12      	ldr	r3, [pc, #72]	@ (800fb90 <RCCEx_PLL2_Config+0x15c>)
 800fb48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb4a:	4a11      	ldr	r2, [pc, #68]	@ (800fb90 <RCCEx_PLL2_Config+0x15c>)
 800fb4c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800fb50:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800fb52:	4b0f      	ldr	r3, [pc, #60]	@ (800fb90 <RCCEx_PLL2_Config+0x15c>)
 800fb54:	681b      	ldr	r3, [r3, #0]
 800fb56:	4a0e      	ldr	r2, [pc, #56]	@ (800fb90 <RCCEx_PLL2_Config+0x15c>)
 800fb58:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800fb5c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800fb5e:	f7f6 fa63 	bl	8006028 <HAL_GetTick>
 800fb62:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800fb64:	e008      	b.n	800fb78 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800fb66:	f7f6 fa5f 	bl	8006028 <HAL_GetTick>
 800fb6a:	4602      	mov	r2, r0
 800fb6c:	68bb      	ldr	r3, [r7, #8]
 800fb6e:	1ad3      	subs	r3, r2, r3
 800fb70:	2b02      	cmp	r3, #2
 800fb72:	d901      	bls.n	800fb78 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800fb74:	2303      	movs	r3, #3
 800fb76:	e006      	b.n	800fb86 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800fb78:	4b05      	ldr	r3, [pc, #20]	@ (800fb90 <RCCEx_PLL2_Config+0x15c>)
 800fb7a:	681b      	ldr	r3, [r3, #0]
 800fb7c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800fb80:	2b00      	cmp	r3, #0
 800fb82:	d0f0      	beq.n	800fb66 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800fb84:	7bfb      	ldrb	r3, [r7, #15]
}
 800fb86:	4618      	mov	r0, r3
 800fb88:	3710      	adds	r7, #16
 800fb8a:	46bd      	mov	sp, r7
 800fb8c:	bd80      	pop	{r7, pc}
 800fb8e:	bf00      	nop
 800fb90:	58024400 	.word	0x58024400
 800fb94:	ffff0007 	.word	0xffff0007

0800fb98 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800fb98:	b580      	push	{r7, lr}
 800fb9a:	b084      	sub	sp, #16
 800fb9c:	af00      	add	r7, sp, #0
 800fb9e:	6078      	str	r0, [r7, #4]
 800fba0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800fba2:	2300      	movs	r3, #0
 800fba4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800fba6:	4b53      	ldr	r3, [pc, #332]	@ (800fcf4 <RCCEx_PLL3_Config+0x15c>)
 800fba8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fbaa:	f003 0303 	and.w	r3, r3, #3
 800fbae:	2b03      	cmp	r3, #3
 800fbb0:	d101      	bne.n	800fbb6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800fbb2:	2301      	movs	r3, #1
 800fbb4:	e099      	b.n	800fcea <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800fbb6:	4b4f      	ldr	r3, [pc, #316]	@ (800fcf4 <RCCEx_PLL3_Config+0x15c>)
 800fbb8:	681b      	ldr	r3, [r3, #0]
 800fbba:	4a4e      	ldr	r2, [pc, #312]	@ (800fcf4 <RCCEx_PLL3_Config+0x15c>)
 800fbbc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800fbc0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800fbc2:	f7f6 fa31 	bl	8006028 <HAL_GetTick>
 800fbc6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800fbc8:	e008      	b.n	800fbdc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800fbca:	f7f6 fa2d 	bl	8006028 <HAL_GetTick>
 800fbce:	4602      	mov	r2, r0
 800fbd0:	68bb      	ldr	r3, [r7, #8]
 800fbd2:	1ad3      	subs	r3, r2, r3
 800fbd4:	2b02      	cmp	r3, #2
 800fbd6:	d901      	bls.n	800fbdc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800fbd8:	2303      	movs	r3, #3
 800fbda:	e086      	b.n	800fcea <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800fbdc:	4b45      	ldr	r3, [pc, #276]	@ (800fcf4 <RCCEx_PLL3_Config+0x15c>)
 800fbde:	681b      	ldr	r3, [r3, #0]
 800fbe0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800fbe4:	2b00      	cmp	r3, #0
 800fbe6:	d1f0      	bne.n	800fbca <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800fbe8:	4b42      	ldr	r3, [pc, #264]	@ (800fcf4 <RCCEx_PLL3_Config+0x15c>)
 800fbea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fbec:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	681b      	ldr	r3, [r3, #0]
 800fbf4:	051b      	lsls	r3, r3, #20
 800fbf6:	493f      	ldr	r1, [pc, #252]	@ (800fcf4 <RCCEx_PLL3_Config+0x15c>)
 800fbf8:	4313      	orrs	r3, r2
 800fbfa:	628b      	str	r3, [r1, #40]	@ 0x28
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	685b      	ldr	r3, [r3, #4]
 800fc00:	3b01      	subs	r3, #1
 800fc02:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	689b      	ldr	r3, [r3, #8]
 800fc0a:	3b01      	subs	r3, #1
 800fc0c:	025b      	lsls	r3, r3, #9
 800fc0e:	b29b      	uxth	r3, r3
 800fc10:	431a      	orrs	r2, r3
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	68db      	ldr	r3, [r3, #12]
 800fc16:	3b01      	subs	r3, #1
 800fc18:	041b      	lsls	r3, r3, #16
 800fc1a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800fc1e:	431a      	orrs	r2, r3
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	691b      	ldr	r3, [r3, #16]
 800fc24:	3b01      	subs	r3, #1
 800fc26:	061b      	lsls	r3, r3, #24
 800fc28:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800fc2c:	4931      	ldr	r1, [pc, #196]	@ (800fcf4 <RCCEx_PLL3_Config+0x15c>)
 800fc2e:	4313      	orrs	r3, r2
 800fc30:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800fc32:	4b30      	ldr	r3, [pc, #192]	@ (800fcf4 <RCCEx_PLL3_Config+0x15c>)
 800fc34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc36:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	695b      	ldr	r3, [r3, #20]
 800fc3e:	492d      	ldr	r1, [pc, #180]	@ (800fcf4 <RCCEx_PLL3_Config+0x15c>)
 800fc40:	4313      	orrs	r3, r2
 800fc42:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800fc44:	4b2b      	ldr	r3, [pc, #172]	@ (800fcf4 <RCCEx_PLL3_Config+0x15c>)
 800fc46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc48:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	699b      	ldr	r3, [r3, #24]
 800fc50:	4928      	ldr	r1, [pc, #160]	@ (800fcf4 <RCCEx_PLL3_Config+0x15c>)
 800fc52:	4313      	orrs	r3, r2
 800fc54:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800fc56:	4b27      	ldr	r3, [pc, #156]	@ (800fcf4 <RCCEx_PLL3_Config+0x15c>)
 800fc58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc5a:	4a26      	ldr	r2, [pc, #152]	@ (800fcf4 <RCCEx_PLL3_Config+0x15c>)
 800fc5c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fc60:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800fc62:	4b24      	ldr	r3, [pc, #144]	@ (800fcf4 <RCCEx_PLL3_Config+0x15c>)
 800fc64:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800fc66:	4b24      	ldr	r3, [pc, #144]	@ (800fcf8 <RCCEx_PLL3_Config+0x160>)
 800fc68:	4013      	ands	r3, r2
 800fc6a:	687a      	ldr	r2, [r7, #4]
 800fc6c:	69d2      	ldr	r2, [r2, #28]
 800fc6e:	00d2      	lsls	r2, r2, #3
 800fc70:	4920      	ldr	r1, [pc, #128]	@ (800fcf4 <RCCEx_PLL3_Config+0x15c>)
 800fc72:	4313      	orrs	r3, r2
 800fc74:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800fc76:	4b1f      	ldr	r3, [pc, #124]	@ (800fcf4 <RCCEx_PLL3_Config+0x15c>)
 800fc78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc7a:	4a1e      	ldr	r2, [pc, #120]	@ (800fcf4 <RCCEx_PLL3_Config+0x15c>)
 800fc7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800fc80:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800fc82:	683b      	ldr	r3, [r7, #0]
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d106      	bne.n	800fc96 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800fc88:	4b1a      	ldr	r3, [pc, #104]	@ (800fcf4 <RCCEx_PLL3_Config+0x15c>)
 800fc8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc8c:	4a19      	ldr	r2, [pc, #100]	@ (800fcf4 <RCCEx_PLL3_Config+0x15c>)
 800fc8e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800fc92:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800fc94:	e00f      	b.n	800fcb6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800fc96:	683b      	ldr	r3, [r7, #0]
 800fc98:	2b01      	cmp	r3, #1
 800fc9a:	d106      	bne.n	800fcaa <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800fc9c:	4b15      	ldr	r3, [pc, #84]	@ (800fcf4 <RCCEx_PLL3_Config+0x15c>)
 800fc9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fca0:	4a14      	ldr	r2, [pc, #80]	@ (800fcf4 <RCCEx_PLL3_Config+0x15c>)
 800fca2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800fca6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800fca8:	e005      	b.n	800fcb6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800fcaa:	4b12      	ldr	r3, [pc, #72]	@ (800fcf4 <RCCEx_PLL3_Config+0x15c>)
 800fcac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fcae:	4a11      	ldr	r2, [pc, #68]	@ (800fcf4 <RCCEx_PLL3_Config+0x15c>)
 800fcb0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800fcb4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800fcb6:	4b0f      	ldr	r3, [pc, #60]	@ (800fcf4 <RCCEx_PLL3_Config+0x15c>)
 800fcb8:	681b      	ldr	r3, [r3, #0]
 800fcba:	4a0e      	ldr	r2, [pc, #56]	@ (800fcf4 <RCCEx_PLL3_Config+0x15c>)
 800fcbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800fcc0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800fcc2:	f7f6 f9b1 	bl	8006028 <HAL_GetTick>
 800fcc6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800fcc8:	e008      	b.n	800fcdc <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800fcca:	f7f6 f9ad 	bl	8006028 <HAL_GetTick>
 800fcce:	4602      	mov	r2, r0
 800fcd0:	68bb      	ldr	r3, [r7, #8]
 800fcd2:	1ad3      	subs	r3, r2, r3
 800fcd4:	2b02      	cmp	r3, #2
 800fcd6:	d901      	bls.n	800fcdc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800fcd8:	2303      	movs	r3, #3
 800fcda:	e006      	b.n	800fcea <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800fcdc:	4b05      	ldr	r3, [pc, #20]	@ (800fcf4 <RCCEx_PLL3_Config+0x15c>)
 800fcde:	681b      	ldr	r3, [r3, #0]
 800fce0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800fce4:	2b00      	cmp	r3, #0
 800fce6:	d0f0      	beq.n	800fcca <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800fce8:	7bfb      	ldrb	r3, [r7, #15]
}
 800fcea:	4618      	mov	r0, r3
 800fcec:	3710      	adds	r7, #16
 800fcee:	46bd      	mov	sp, r7
 800fcf0:	bd80      	pop	{r7, pc}
 800fcf2:	bf00      	nop
 800fcf4:	58024400 	.word	0x58024400
 800fcf8:	ffff0007 	.word	0xffff0007

0800fcfc <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800fcfc:	b580      	push	{r7, lr}
 800fcfe:	b084      	sub	sp, #16
 800fd00:	af00      	add	r7, sp, #0
 800fd02:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	2b00      	cmp	r3, #0
 800fd08:	d101      	bne.n	800fd0e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800fd0a:	2301      	movs	r3, #1
 800fd0c:	e10f      	b.n	800ff2e <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	2200      	movs	r2, #0
 800fd12:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	681b      	ldr	r3, [r3, #0]
 800fd18:	4a87      	ldr	r2, [pc, #540]	@ (800ff38 <HAL_SPI_Init+0x23c>)
 800fd1a:	4293      	cmp	r3, r2
 800fd1c:	d00f      	beq.n	800fd3e <HAL_SPI_Init+0x42>
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	681b      	ldr	r3, [r3, #0]
 800fd22:	4a86      	ldr	r2, [pc, #536]	@ (800ff3c <HAL_SPI_Init+0x240>)
 800fd24:	4293      	cmp	r3, r2
 800fd26:	d00a      	beq.n	800fd3e <HAL_SPI_Init+0x42>
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	681b      	ldr	r3, [r3, #0]
 800fd2c:	4a84      	ldr	r2, [pc, #528]	@ (800ff40 <HAL_SPI_Init+0x244>)
 800fd2e:	4293      	cmp	r3, r2
 800fd30:	d005      	beq.n	800fd3e <HAL_SPI_Init+0x42>
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	68db      	ldr	r3, [r3, #12]
 800fd36:	2b0f      	cmp	r3, #15
 800fd38:	d901      	bls.n	800fd3e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800fd3a:	2301      	movs	r3, #1
 800fd3c:	e0f7      	b.n	800ff2e <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800fd3e:	6878      	ldr	r0, [r7, #4]
 800fd40:	f000 ff76 	bl	8010c30 <SPI_GetPacketSize>
 800fd44:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	681b      	ldr	r3, [r3, #0]
 800fd4a:	4a7b      	ldr	r2, [pc, #492]	@ (800ff38 <HAL_SPI_Init+0x23c>)
 800fd4c:	4293      	cmp	r3, r2
 800fd4e:	d00c      	beq.n	800fd6a <HAL_SPI_Init+0x6e>
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	681b      	ldr	r3, [r3, #0]
 800fd54:	4a79      	ldr	r2, [pc, #484]	@ (800ff3c <HAL_SPI_Init+0x240>)
 800fd56:	4293      	cmp	r3, r2
 800fd58:	d007      	beq.n	800fd6a <HAL_SPI_Init+0x6e>
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	681b      	ldr	r3, [r3, #0]
 800fd5e:	4a78      	ldr	r2, [pc, #480]	@ (800ff40 <HAL_SPI_Init+0x244>)
 800fd60:	4293      	cmp	r3, r2
 800fd62:	d002      	beq.n	800fd6a <HAL_SPI_Init+0x6e>
 800fd64:	68fb      	ldr	r3, [r7, #12]
 800fd66:	2b08      	cmp	r3, #8
 800fd68:	d811      	bhi.n	800fd8e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800fd6e:	4a72      	ldr	r2, [pc, #456]	@ (800ff38 <HAL_SPI_Init+0x23c>)
 800fd70:	4293      	cmp	r3, r2
 800fd72:	d009      	beq.n	800fd88 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	681b      	ldr	r3, [r3, #0]
 800fd78:	4a70      	ldr	r2, [pc, #448]	@ (800ff3c <HAL_SPI_Init+0x240>)
 800fd7a:	4293      	cmp	r3, r2
 800fd7c:	d004      	beq.n	800fd88 <HAL_SPI_Init+0x8c>
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	681b      	ldr	r3, [r3, #0]
 800fd82:	4a6f      	ldr	r2, [pc, #444]	@ (800ff40 <HAL_SPI_Init+0x244>)
 800fd84:	4293      	cmp	r3, r2
 800fd86:	d104      	bne.n	800fd92 <HAL_SPI_Init+0x96>
 800fd88:	68fb      	ldr	r3, [r7, #12]
 800fd8a:	2b10      	cmp	r3, #16
 800fd8c:	d901      	bls.n	800fd92 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800fd8e:	2301      	movs	r3, #1
 800fd90:	e0cd      	b.n	800ff2e <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800fd92:	687b      	ldr	r3, [r7, #4]
 800fd94:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800fd98:	b2db      	uxtb	r3, r3
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	d106      	bne.n	800fdac <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	2200      	movs	r2, #0
 800fda2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800fda6:	6878      	ldr	r0, [r7, #4]
 800fda8:	f7f4 fc2c 	bl	8004604 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	2202      	movs	r2, #2
 800fdb0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	681b      	ldr	r3, [r3, #0]
 800fdb8:	681a      	ldr	r2, [r3, #0]
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	681b      	ldr	r3, [r3, #0]
 800fdbe:	f022 0201 	bic.w	r2, r2, #1
 800fdc2:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	681b      	ldr	r3, [r3, #0]
 800fdc8:	689b      	ldr	r3, [r3, #8]
 800fdca:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800fdce:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	699b      	ldr	r3, [r3, #24]
 800fdd4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800fdd8:	d119      	bne.n	800fe0e <HAL_SPI_Init+0x112>
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	685b      	ldr	r3, [r3, #4]
 800fdde:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800fde2:	d103      	bne.n	800fdec <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800fde8:	2b00      	cmp	r3, #0
 800fdea:	d008      	beq.n	800fdfe <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	d10c      	bne.n	800fe0e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800fdf8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fdfc:	d107      	bne.n	800fe0e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	681b      	ldr	r3, [r3, #0]
 800fe02:	681a      	ldr	r2, [r3, #0]
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	681b      	ldr	r3, [r3, #0]
 800fe08:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800fe0c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	685b      	ldr	r3, [r3, #4]
 800fe12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	d00f      	beq.n	800fe3a <HAL_SPI_Init+0x13e>
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	68db      	ldr	r3, [r3, #12]
 800fe1e:	2b06      	cmp	r3, #6
 800fe20:	d90b      	bls.n	800fe3a <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	681b      	ldr	r3, [r3, #0]
 800fe26:	681b      	ldr	r3, [r3, #0]
 800fe28:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	681b      	ldr	r3, [r3, #0]
 800fe34:	430a      	orrs	r2, r1
 800fe36:	601a      	str	r2, [r3, #0]
 800fe38:	e007      	b.n	800fe4a <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	681b      	ldr	r3, [r3, #0]
 800fe3e:	681a      	ldr	r2, [r3, #0]
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	681b      	ldr	r3, [r3, #0]
 800fe44:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800fe48:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	69da      	ldr	r2, [r3, #28]
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe52:	431a      	orrs	r2, r3
 800fe54:	68bb      	ldr	r3, [r7, #8]
 800fe56:	431a      	orrs	r2, r3
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fe5c:	ea42 0103 	orr.w	r1, r2, r3
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	68da      	ldr	r2, [r3, #12]
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	681b      	ldr	r3, [r3, #0]
 800fe68:	430a      	orrs	r2, r1
 800fe6a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800fe6c:	687b      	ldr	r3, [r7, #4]
 800fe6e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe74:	431a      	orrs	r2, r3
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe7a:	431a      	orrs	r2, r3
 800fe7c:	687b      	ldr	r3, [r7, #4]
 800fe7e:	699b      	ldr	r3, [r3, #24]
 800fe80:	431a      	orrs	r2, r3
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	691b      	ldr	r3, [r3, #16]
 800fe86:	431a      	orrs	r2, r3
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	695b      	ldr	r3, [r3, #20]
 800fe8c:	431a      	orrs	r2, r3
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	6a1b      	ldr	r3, [r3, #32]
 800fe92:	431a      	orrs	r2, r3
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	685b      	ldr	r3, [r3, #4]
 800fe98:	431a      	orrs	r2, r3
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fe9e:	431a      	orrs	r2, r3
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	689b      	ldr	r3, [r3, #8]
 800fea4:	431a      	orrs	r2, r3
 800fea6:	687b      	ldr	r3, [r7, #4]
 800fea8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800feaa:	ea42 0103 	orr.w	r1, r2, r3
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800feb2:	687b      	ldr	r3, [r7, #4]
 800feb4:	681b      	ldr	r3, [r3, #0]
 800feb6:	430a      	orrs	r2, r1
 800feb8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	685b      	ldr	r3, [r3, #4]
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d113      	bne.n	800feea <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800fec2:	687b      	ldr	r3, [r7, #4]
 800fec4:	681b      	ldr	r3, [r3, #0]
 800fec6:	689b      	ldr	r3, [r3, #8]
 800fec8:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	681b      	ldr	r3, [r3, #0]
 800fed0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800fed4:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	681b      	ldr	r3, [r3, #0]
 800feda:	689b      	ldr	r3, [r3, #8]
 800fedc:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	681b      	ldr	r3, [r3, #0]
 800fee4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800fee8:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	681b      	ldr	r3, [r3, #0]
 800feee:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	f022 0201 	bic.w	r2, r2, #1
 800fef8:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	685b      	ldr	r3, [r3, #4]
 800fefe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ff02:	2b00      	cmp	r3, #0
 800ff04:	d00a      	beq.n	800ff1c <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800ff06:	687b      	ldr	r3, [r7, #4]
 800ff08:	681b      	ldr	r3, [r3, #0]
 800ff0a:	68db      	ldr	r3, [r3, #12]
 800ff0c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	681b      	ldr	r3, [r3, #0]
 800ff18:	430a      	orrs	r2, r1
 800ff1a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	2200      	movs	r2, #0
 800ff20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	2201      	movs	r2, #1
 800ff28:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800ff2c:	2300      	movs	r3, #0
}
 800ff2e:	4618      	mov	r0, r3
 800ff30:	3710      	adds	r7, #16
 800ff32:	46bd      	mov	sp, r7
 800ff34:	bd80      	pop	{r7, pc}
 800ff36:	bf00      	nop
 800ff38:	40013000 	.word	0x40013000
 800ff3c:	40003800 	.word	0x40003800
 800ff40:	40003c00 	.word	0x40003c00

0800ff44 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ff44:	b580      	push	{r7, lr}
 800ff46:	b088      	sub	sp, #32
 800ff48:	af02      	add	r7, sp, #8
 800ff4a:	60f8      	str	r0, [r7, #12]
 800ff4c:	60b9      	str	r1, [r7, #8]
 800ff4e:	603b      	str	r3, [r7, #0]
 800ff50:	4613      	mov	r3, r2
 800ff52:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800ff54:	68fb      	ldr	r3, [r7, #12]
 800ff56:	681b      	ldr	r3, [r3, #0]
 800ff58:	3320      	adds	r3, #32
 800ff5a:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ff5c:	f7f6 f864 	bl	8006028 <HAL_GetTick>
 800ff60:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ff62:	68fb      	ldr	r3, [r7, #12]
 800ff64:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800ff68:	b2db      	uxtb	r3, r3
 800ff6a:	2b01      	cmp	r3, #1
 800ff6c:	d001      	beq.n	800ff72 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800ff6e:	2302      	movs	r3, #2
 800ff70:	e1d1      	b.n	8010316 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 800ff72:	68bb      	ldr	r3, [r7, #8]
 800ff74:	2b00      	cmp	r3, #0
 800ff76:	d002      	beq.n	800ff7e <HAL_SPI_Transmit+0x3a>
 800ff78:	88fb      	ldrh	r3, [r7, #6]
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	d101      	bne.n	800ff82 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800ff7e:	2301      	movs	r3, #1
 800ff80:	e1c9      	b.n	8010316 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800ff82:	68fb      	ldr	r3, [r7, #12]
 800ff84:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800ff88:	2b01      	cmp	r3, #1
 800ff8a:	d101      	bne.n	800ff90 <HAL_SPI_Transmit+0x4c>
 800ff8c:	2302      	movs	r3, #2
 800ff8e:	e1c2      	b.n	8010316 <HAL_SPI_Transmit+0x3d2>
 800ff90:	68fb      	ldr	r3, [r7, #12]
 800ff92:	2201      	movs	r2, #1
 800ff94:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ff98:	68fb      	ldr	r3, [r7, #12]
 800ff9a:	2203      	movs	r2, #3
 800ff9c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ffa0:	68fb      	ldr	r3, [r7, #12]
 800ffa2:	2200      	movs	r2, #0
 800ffa4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800ffa8:	68fb      	ldr	r3, [r7, #12]
 800ffaa:	68ba      	ldr	r2, [r7, #8]
 800ffac:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800ffae:	68fb      	ldr	r3, [r7, #12]
 800ffb0:	88fa      	ldrh	r2, [r7, #6]
 800ffb2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800ffb6:	68fb      	ldr	r3, [r7, #12]
 800ffb8:	88fa      	ldrh	r2, [r7, #6]
 800ffba:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800ffbe:	68fb      	ldr	r3, [r7, #12]
 800ffc0:	2200      	movs	r2, #0
 800ffc2:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800ffc4:	68fb      	ldr	r3, [r7, #12]
 800ffc6:	2200      	movs	r2, #0
 800ffc8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800ffcc:	68fb      	ldr	r3, [r7, #12]
 800ffce:	2200      	movs	r2, #0
 800ffd0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 800ffd4:	68fb      	ldr	r3, [r7, #12]
 800ffd6:	2200      	movs	r2, #0
 800ffd8:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800ffda:	68fb      	ldr	r3, [r7, #12]
 800ffdc:	2200      	movs	r2, #0
 800ffde:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ffe0:	68fb      	ldr	r3, [r7, #12]
 800ffe2:	689b      	ldr	r3, [r3, #8]
 800ffe4:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800ffe8:	d108      	bne.n	800fffc <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800ffea:	68fb      	ldr	r3, [r7, #12]
 800ffec:	681b      	ldr	r3, [r3, #0]
 800ffee:	681a      	ldr	r2, [r3, #0]
 800fff0:	68fb      	ldr	r3, [r7, #12]
 800fff2:	681b      	ldr	r3, [r3, #0]
 800fff4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800fff8:	601a      	str	r2, [r3, #0]
 800fffa:	e009      	b.n	8010010 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800fffc:	68fb      	ldr	r3, [r7, #12]
 800fffe:	681b      	ldr	r3, [r3, #0]
 8010000:	68db      	ldr	r3, [r3, #12]
 8010002:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8010006:	68fb      	ldr	r3, [r7, #12]
 8010008:	681b      	ldr	r3, [r3, #0]
 801000a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 801000e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8010010:	68fb      	ldr	r3, [r7, #12]
 8010012:	681b      	ldr	r3, [r3, #0]
 8010014:	685a      	ldr	r2, [r3, #4]
 8010016:	4b96      	ldr	r3, [pc, #600]	@ (8010270 <HAL_SPI_Transmit+0x32c>)
 8010018:	4013      	ands	r3, r2
 801001a:	88f9      	ldrh	r1, [r7, #6]
 801001c:	68fa      	ldr	r2, [r7, #12]
 801001e:	6812      	ldr	r2, [r2, #0]
 8010020:	430b      	orrs	r3, r1
 8010022:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8010024:	68fb      	ldr	r3, [r7, #12]
 8010026:	681b      	ldr	r3, [r3, #0]
 8010028:	681a      	ldr	r2, [r3, #0]
 801002a:	68fb      	ldr	r3, [r7, #12]
 801002c:	681b      	ldr	r3, [r3, #0]
 801002e:	f042 0201 	orr.w	r2, r2, #1
 8010032:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8010034:	68fb      	ldr	r3, [r7, #12]
 8010036:	685b      	ldr	r3, [r3, #4]
 8010038:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801003c:	d107      	bne.n	801004e <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 801003e:	68fb      	ldr	r3, [r7, #12]
 8010040:	681b      	ldr	r3, [r3, #0]
 8010042:	681a      	ldr	r2, [r3, #0]
 8010044:	68fb      	ldr	r3, [r7, #12]
 8010046:	681b      	ldr	r3, [r3, #0]
 8010048:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801004c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 801004e:	68fb      	ldr	r3, [r7, #12]
 8010050:	68db      	ldr	r3, [r3, #12]
 8010052:	2b0f      	cmp	r3, #15
 8010054:	d947      	bls.n	80100e6 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8010056:	e03f      	b.n	80100d8 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8010058:	68fb      	ldr	r3, [r7, #12]
 801005a:	681b      	ldr	r3, [r3, #0]
 801005c:	695b      	ldr	r3, [r3, #20]
 801005e:	f003 0302 	and.w	r3, r3, #2
 8010062:	2b02      	cmp	r3, #2
 8010064:	d114      	bne.n	8010090 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8010066:	68fb      	ldr	r3, [r7, #12]
 8010068:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801006a:	68fb      	ldr	r3, [r7, #12]
 801006c:	681b      	ldr	r3, [r3, #0]
 801006e:	6812      	ldr	r2, [r2, #0]
 8010070:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8010072:	68fb      	ldr	r3, [r7, #12]
 8010074:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010076:	1d1a      	adds	r2, r3, #4
 8010078:	68fb      	ldr	r3, [r7, #12]
 801007a:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 801007c:	68fb      	ldr	r3, [r7, #12]
 801007e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010082:	b29b      	uxth	r3, r3
 8010084:	3b01      	subs	r3, #1
 8010086:	b29a      	uxth	r2, r3
 8010088:	68fb      	ldr	r3, [r7, #12]
 801008a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 801008e:	e023      	b.n	80100d8 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010090:	f7f5 ffca 	bl	8006028 <HAL_GetTick>
 8010094:	4602      	mov	r2, r0
 8010096:	693b      	ldr	r3, [r7, #16]
 8010098:	1ad3      	subs	r3, r2, r3
 801009a:	683a      	ldr	r2, [r7, #0]
 801009c:	429a      	cmp	r2, r3
 801009e:	d803      	bhi.n	80100a8 <HAL_SPI_Transmit+0x164>
 80100a0:	683b      	ldr	r3, [r7, #0]
 80100a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80100a6:	d102      	bne.n	80100ae <HAL_SPI_Transmit+0x16a>
 80100a8:	683b      	ldr	r3, [r7, #0]
 80100aa:	2b00      	cmp	r3, #0
 80100ac:	d114      	bne.n	80100d8 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80100ae:	68f8      	ldr	r0, [r7, #12]
 80100b0:	f000 fcf0 	bl	8010a94 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80100b4:	68fb      	ldr	r3, [r7, #12]
 80100b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80100ba:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80100be:	68fb      	ldr	r3, [r7, #12]
 80100c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80100c4:	68fb      	ldr	r3, [r7, #12]
 80100c6:	2201      	movs	r2, #1
 80100c8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80100cc:	68fb      	ldr	r3, [r7, #12]
 80100ce:	2200      	movs	r2, #0
 80100d0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80100d4:	2303      	movs	r3, #3
 80100d6:	e11e      	b.n	8010316 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80100d8:	68fb      	ldr	r3, [r7, #12]
 80100da:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80100de:	b29b      	uxth	r3, r3
 80100e0:	2b00      	cmp	r3, #0
 80100e2:	d1b9      	bne.n	8010058 <HAL_SPI_Transmit+0x114>
 80100e4:	e0f1      	b.n	80102ca <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80100e6:	68fb      	ldr	r3, [r7, #12]
 80100e8:	68db      	ldr	r3, [r3, #12]
 80100ea:	2b07      	cmp	r3, #7
 80100ec:	f240 80e6 	bls.w	80102bc <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80100f0:	e05d      	b.n	80101ae <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80100f2:	68fb      	ldr	r3, [r7, #12]
 80100f4:	681b      	ldr	r3, [r3, #0]
 80100f6:	695b      	ldr	r3, [r3, #20]
 80100f8:	f003 0302 	and.w	r3, r3, #2
 80100fc:	2b02      	cmp	r3, #2
 80100fe:	d132      	bne.n	8010166 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8010100:	68fb      	ldr	r3, [r7, #12]
 8010102:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010106:	b29b      	uxth	r3, r3
 8010108:	2b01      	cmp	r3, #1
 801010a:	d918      	bls.n	801013e <HAL_SPI_Transmit+0x1fa>
 801010c:	68fb      	ldr	r3, [r7, #12]
 801010e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010110:	2b00      	cmp	r3, #0
 8010112:	d014      	beq.n	801013e <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8010114:	68fb      	ldr	r3, [r7, #12]
 8010116:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010118:	68fb      	ldr	r3, [r7, #12]
 801011a:	681b      	ldr	r3, [r3, #0]
 801011c:	6812      	ldr	r2, [r2, #0]
 801011e:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8010120:	68fb      	ldr	r3, [r7, #12]
 8010122:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010124:	1d1a      	adds	r2, r3, #4
 8010126:	68fb      	ldr	r3, [r7, #12]
 8010128:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 801012a:	68fb      	ldr	r3, [r7, #12]
 801012c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010130:	b29b      	uxth	r3, r3
 8010132:	3b02      	subs	r3, #2
 8010134:	b29a      	uxth	r2, r3
 8010136:	68fb      	ldr	r3, [r7, #12]
 8010138:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 801013c:	e037      	b.n	80101ae <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 801013e:	68fb      	ldr	r3, [r7, #12]
 8010140:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010142:	881a      	ldrh	r2, [r3, #0]
 8010144:	697b      	ldr	r3, [r7, #20]
 8010146:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8010148:	68fb      	ldr	r3, [r7, #12]
 801014a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801014c:	1c9a      	adds	r2, r3, #2
 801014e:	68fb      	ldr	r3, [r7, #12]
 8010150:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8010152:	68fb      	ldr	r3, [r7, #12]
 8010154:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010158:	b29b      	uxth	r3, r3
 801015a:	3b01      	subs	r3, #1
 801015c:	b29a      	uxth	r2, r3
 801015e:	68fb      	ldr	r3, [r7, #12]
 8010160:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010164:	e023      	b.n	80101ae <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010166:	f7f5 ff5f 	bl	8006028 <HAL_GetTick>
 801016a:	4602      	mov	r2, r0
 801016c:	693b      	ldr	r3, [r7, #16]
 801016e:	1ad3      	subs	r3, r2, r3
 8010170:	683a      	ldr	r2, [r7, #0]
 8010172:	429a      	cmp	r2, r3
 8010174:	d803      	bhi.n	801017e <HAL_SPI_Transmit+0x23a>
 8010176:	683b      	ldr	r3, [r7, #0]
 8010178:	f1b3 3fff 	cmp.w	r3, #4294967295
 801017c:	d102      	bne.n	8010184 <HAL_SPI_Transmit+0x240>
 801017e:	683b      	ldr	r3, [r7, #0]
 8010180:	2b00      	cmp	r3, #0
 8010182:	d114      	bne.n	80101ae <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8010184:	68f8      	ldr	r0, [r7, #12]
 8010186:	f000 fc85 	bl	8010a94 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801018a:	68fb      	ldr	r3, [r7, #12]
 801018c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010190:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8010194:	68fb      	ldr	r3, [r7, #12]
 8010196:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 801019a:	68fb      	ldr	r3, [r7, #12]
 801019c:	2201      	movs	r2, #1
 801019e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80101a2:	68fb      	ldr	r3, [r7, #12]
 80101a4:	2200      	movs	r2, #0
 80101a6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80101aa:	2303      	movs	r3, #3
 80101ac:	e0b3      	b.n	8010316 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80101ae:	68fb      	ldr	r3, [r7, #12]
 80101b0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80101b4:	b29b      	uxth	r3, r3
 80101b6:	2b00      	cmp	r3, #0
 80101b8:	d19b      	bne.n	80100f2 <HAL_SPI_Transmit+0x1ae>
 80101ba:	e086      	b.n	80102ca <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80101bc:	68fb      	ldr	r3, [r7, #12]
 80101be:	681b      	ldr	r3, [r3, #0]
 80101c0:	695b      	ldr	r3, [r3, #20]
 80101c2:	f003 0302 	and.w	r3, r3, #2
 80101c6:	2b02      	cmp	r3, #2
 80101c8:	d154      	bne.n	8010274 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80101ca:	68fb      	ldr	r3, [r7, #12]
 80101cc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80101d0:	b29b      	uxth	r3, r3
 80101d2:	2b03      	cmp	r3, #3
 80101d4:	d918      	bls.n	8010208 <HAL_SPI_Transmit+0x2c4>
 80101d6:	68fb      	ldr	r3, [r7, #12]
 80101d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80101da:	2b40      	cmp	r3, #64	@ 0x40
 80101dc:	d914      	bls.n	8010208 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80101de:	68fb      	ldr	r3, [r7, #12]
 80101e0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80101e2:	68fb      	ldr	r3, [r7, #12]
 80101e4:	681b      	ldr	r3, [r3, #0]
 80101e6:	6812      	ldr	r2, [r2, #0]
 80101e8:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80101ea:	68fb      	ldr	r3, [r7, #12]
 80101ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80101ee:	1d1a      	adds	r2, r3, #4
 80101f0:	68fb      	ldr	r3, [r7, #12]
 80101f2:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 80101f4:	68fb      	ldr	r3, [r7, #12]
 80101f6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80101fa:	b29b      	uxth	r3, r3
 80101fc:	3b04      	subs	r3, #4
 80101fe:	b29a      	uxth	r2, r3
 8010200:	68fb      	ldr	r3, [r7, #12]
 8010202:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010206:	e059      	b.n	80102bc <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8010208:	68fb      	ldr	r3, [r7, #12]
 801020a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801020e:	b29b      	uxth	r3, r3
 8010210:	2b01      	cmp	r3, #1
 8010212:	d917      	bls.n	8010244 <HAL_SPI_Transmit+0x300>
 8010214:	68fb      	ldr	r3, [r7, #12]
 8010216:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010218:	2b00      	cmp	r3, #0
 801021a:	d013      	beq.n	8010244 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 801021c:	68fb      	ldr	r3, [r7, #12]
 801021e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010220:	881a      	ldrh	r2, [r3, #0]
 8010222:	697b      	ldr	r3, [r7, #20]
 8010224:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8010226:	68fb      	ldr	r3, [r7, #12]
 8010228:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801022a:	1c9a      	adds	r2, r3, #2
 801022c:	68fb      	ldr	r3, [r7, #12]
 801022e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8010230:	68fb      	ldr	r3, [r7, #12]
 8010232:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010236:	b29b      	uxth	r3, r3
 8010238:	3b02      	subs	r3, #2
 801023a:	b29a      	uxth	r2, r3
 801023c:	68fb      	ldr	r3, [r7, #12]
 801023e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010242:	e03b      	b.n	80102bc <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8010244:	68fb      	ldr	r3, [r7, #12]
 8010246:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010248:	68fb      	ldr	r3, [r7, #12]
 801024a:	681b      	ldr	r3, [r3, #0]
 801024c:	3320      	adds	r3, #32
 801024e:	7812      	ldrb	r2, [r2, #0]
 8010250:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8010252:	68fb      	ldr	r3, [r7, #12]
 8010254:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010256:	1c5a      	adds	r2, r3, #1
 8010258:	68fb      	ldr	r3, [r7, #12]
 801025a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 801025c:	68fb      	ldr	r3, [r7, #12]
 801025e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010262:	b29b      	uxth	r3, r3
 8010264:	3b01      	subs	r3, #1
 8010266:	b29a      	uxth	r2, r3
 8010268:	68fb      	ldr	r3, [r7, #12]
 801026a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 801026e:	e025      	b.n	80102bc <HAL_SPI_Transmit+0x378>
 8010270:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010274:	f7f5 fed8 	bl	8006028 <HAL_GetTick>
 8010278:	4602      	mov	r2, r0
 801027a:	693b      	ldr	r3, [r7, #16]
 801027c:	1ad3      	subs	r3, r2, r3
 801027e:	683a      	ldr	r2, [r7, #0]
 8010280:	429a      	cmp	r2, r3
 8010282:	d803      	bhi.n	801028c <HAL_SPI_Transmit+0x348>
 8010284:	683b      	ldr	r3, [r7, #0]
 8010286:	f1b3 3fff 	cmp.w	r3, #4294967295
 801028a:	d102      	bne.n	8010292 <HAL_SPI_Transmit+0x34e>
 801028c:	683b      	ldr	r3, [r7, #0]
 801028e:	2b00      	cmp	r3, #0
 8010290:	d114      	bne.n	80102bc <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8010292:	68f8      	ldr	r0, [r7, #12]
 8010294:	f000 fbfe 	bl	8010a94 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8010298:	68fb      	ldr	r3, [r7, #12]
 801029a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801029e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80102a2:	68fb      	ldr	r3, [r7, #12]
 80102a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80102a8:	68fb      	ldr	r3, [r7, #12]
 80102aa:	2201      	movs	r2, #1
 80102ac:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80102b0:	68fb      	ldr	r3, [r7, #12]
 80102b2:	2200      	movs	r2, #0
 80102b4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80102b8:	2303      	movs	r3, #3
 80102ba:	e02c      	b.n	8010316 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80102bc:	68fb      	ldr	r3, [r7, #12]
 80102be:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80102c2:	b29b      	uxth	r3, r3
 80102c4:	2b00      	cmp	r3, #0
 80102c6:	f47f af79 	bne.w	80101bc <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80102ca:	693b      	ldr	r3, [r7, #16]
 80102cc:	9300      	str	r3, [sp, #0]
 80102ce:	683b      	ldr	r3, [r7, #0]
 80102d0:	2200      	movs	r2, #0
 80102d2:	2108      	movs	r1, #8
 80102d4:	68f8      	ldr	r0, [r7, #12]
 80102d6:	f000 fc7d 	bl	8010bd4 <SPI_WaitOnFlagUntilTimeout>
 80102da:	4603      	mov	r3, r0
 80102dc:	2b00      	cmp	r3, #0
 80102de:	d007      	beq.n	80102f0 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80102e0:	68fb      	ldr	r3, [r7, #12]
 80102e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80102e6:	f043 0220 	orr.w	r2, r3, #32
 80102ea:	68fb      	ldr	r3, [r7, #12]
 80102ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80102f0:	68f8      	ldr	r0, [r7, #12]
 80102f2:	f000 fbcf 	bl	8010a94 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80102f6:	68fb      	ldr	r3, [r7, #12]
 80102f8:	2201      	movs	r2, #1
 80102fa:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80102fe:	68fb      	ldr	r3, [r7, #12]
 8010300:	2200      	movs	r2, #0
 8010302:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8010306:	68fb      	ldr	r3, [r7, #12]
 8010308:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801030c:	2b00      	cmp	r3, #0
 801030e:	d001      	beq.n	8010314 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8010310:	2301      	movs	r3, #1
 8010312:	e000      	b.n	8010316 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8010314:	2300      	movs	r3, #0
  }
}
 8010316:	4618      	mov	r0, r3
 8010318:	3718      	adds	r7, #24
 801031a:	46bd      	mov	sp, r7
 801031c:	bd80      	pop	{r7, pc}
 801031e:	bf00      	nop

08010320 <HAL_SPI_Transmit_DMA>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8010320:	b580      	push	{r7, lr}
 8010322:	b084      	sub	sp, #16
 8010324:	af00      	add	r7, sp, #0
 8010326:	60f8      	str	r0, [r7, #12]
 8010328:	60b9      	str	r1, [r7, #8]
 801032a:	4613      	mov	r3, r2
 801032c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 801032e:	68fb      	ldr	r3, [r7, #12]
 8010330:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8010334:	b2db      	uxtb	r3, r3
 8010336:	2b01      	cmp	r3, #1
 8010338:	d001      	beq.n	801033e <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 801033a:	2302      	movs	r3, #2
 801033c:	e126      	b.n	801058c <HAL_SPI_Transmit_DMA+0x26c>
  }

  if ((pData == NULL) || (Size == 0UL))
 801033e:	68bb      	ldr	r3, [r7, #8]
 8010340:	2b00      	cmp	r3, #0
 8010342:	d002      	beq.n	801034a <HAL_SPI_Transmit_DMA+0x2a>
 8010344:	88fb      	ldrh	r3, [r7, #6]
 8010346:	2b00      	cmp	r3, #0
 8010348:	d101      	bne.n	801034e <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 801034a:	2301      	movs	r3, #1
 801034c:	e11e      	b.n	801058c <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 801034e:	68fb      	ldr	r3, [r7, #12]
 8010350:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8010354:	2b01      	cmp	r3, #1
 8010356:	d101      	bne.n	801035c <HAL_SPI_Transmit_DMA+0x3c>
 8010358:	2302      	movs	r3, #2
 801035a:	e117      	b.n	801058c <HAL_SPI_Transmit_DMA+0x26c>
 801035c:	68fb      	ldr	r3, [r7, #12]
 801035e:	2201      	movs	r2, #1
 8010360:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8010364:	68fb      	ldr	r3, [r7, #12]
 8010366:	2203      	movs	r2, #3
 8010368:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 801036c:	68fb      	ldr	r3, [r7, #12]
 801036e:	2200      	movs	r2, #0
 8010370:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8010374:	68fb      	ldr	r3, [r7, #12]
 8010376:	68ba      	ldr	r2, [r7, #8]
 8010378:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 801037a:	68fb      	ldr	r3, [r7, #12]
 801037c:	88fa      	ldrh	r2, [r7, #6]
 801037e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8010382:	68fb      	ldr	r3, [r7, #12]
 8010384:	88fa      	ldrh	r2, [r7, #6]
 8010386:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 801038a:	68fb      	ldr	r3, [r7, #12]
 801038c:	2200      	movs	r2, #0
 801038e:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxISR       = NULL;
 8010390:	68fb      	ldr	r3, [r7, #12]
 8010392:	2200      	movs	r2, #0
 8010394:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8010396:	68fb      	ldr	r3, [r7, #12]
 8010398:	2200      	movs	r2, #0
 801039a:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->RxXferSize  = (uint16_t)0UL;
 801039c:	68fb      	ldr	r3, [r7, #12]
 801039e:	2200      	movs	r2, #0
 80103a0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t)0UL;
 80103a4:	68fb      	ldr	r3, [r7, #12]
 80103a6:	2200      	movs	r2, #0
 80103a8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80103ac:	68fb      	ldr	r3, [r7, #12]
 80103ae:	689b      	ldr	r3, [r3, #8]
 80103b0:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80103b4:	d108      	bne.n	80103c8 <HAL_SPI_Transmit_DMA+0xa8>
  {
    SPI_1LINE_TX(hspi);
 80103b6:	68fb      	ldr	r3, [r7, #12]
 80103b8:	681b      	ldr	r3, [r3, #0]
 80103ba:	681a      	ldr	r2, [r3, #0]
 80103bc:	68fb      	ldr	r3, [r7, #12]
 80103be:	681b      	ldr	r3, [r3, #0]
 80103c0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80103c4:	601a      	str	r2, [r3, #0]
 80103c6:	e009      	b.n	80103dc <HAL_SPI_Transmit_DMA+0xbc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 80103c8:	68fb      	ldr	r3, [r7, #12]
 80103ca:	681b      	ldr	r3, [r3, #0]
 80103cc:	68db      	ldr	r3, [r3, #12]
 80103ce:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80103d2:	68fb      	ldr	r3, [r7, #12]
 80103d4:	681b      	ldr	r3, [r3, #0]
 80103d6:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80103da:	60da      	str	r2, [r3, #12]
  }

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 80103dc:	68fb      	ldr	r3, [r7, #12]
 80103de:	68db      	ldr	r3, [r3, #12]
 80103e0:	2b0f      	cmp	r3, #15
 80103e2:	d905      	bls.n	80103f0 <HAL_SPI_Transmit_DMA+0xd0>
 80103e4:	68fb      	ldr	r3, [r7, #12]
 80103e6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80103e8:	699b      	ldr	r3, [r3, #24]
 80103ea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80103ee:	d10f      	bne.n	8010410 <HAL_SPI_Transmit_DMA+0xf0>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 80103f0:	68fb      	ldr	r3, [r7, #12]
 80103f2:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 80103f4:	2b07      	cmp	r3, #7
 80103f6:	d911      	bls.n	801041c <HAL_SPI_Transmit_DMA+0xfc>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 80103f8:	68fb      	ldr	r3, [r7, #12]
 80103fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80103fc:	699b      	ldr	r3, [r3, #24]
 80103fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010402:	d00b      	beq.n	801041c <HAL_SPI_Transmit_DMA+0xfc>
                                                     (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 8010404:	68fb      	ldr	r3, [r7, #12]
 8010406:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010408:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 801040a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801040e:	d005      	beq.n	801041c <HAL_SPI_Transmit_DMA+0xfc>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    __HAL_UNLOCK(hspi);
 8010410:	68fb      	ldr	r3, [r7, #12]
 8010412:	2200      	movs	r2, #0
 8010414:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return HAL_ERROR;
 8010418:	2301      	movs	r3, #1
 801041a:	e0b7      	b.n	801058c <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 801041c:	68fb      	ldr	r3, [r7, #12]
 801041e:	68db      	ldr	r3, [r3, #12]
 8010420:	2b07      	cmp	r3, #7
 8010422:	d820      	bhi.n	8010466 <HAL_SPI_Transmit_DMA+0x146>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8010424:	68fb      	ldr	r3, [r7, #12]
 8010426:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010428:	699b      	ldr	r3, [r3, #24]
 801042a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801042e:	d109      	bne.n	8010444 <HAL_SPI_Transmit_DMA+0x124>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8010430:	68fb      	ldr	r3, [r7, #12]
 8010432:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010436:	b29b      	uxth	r3, r3
 8010438:	3301      	adds	r3, #1
 801043a:	105b      	asrs	r3, r3, #1
 801043c:	b29a      	uxth	r2, r3
 801043e:	68fb      	ldr	r3, [r7, #12]
 8010440:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8010444:	68fb      	ldr	r3, [r7, #12]
 8010446:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010448:	699b      	ldr	r3, [r3, #24]
 801044a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801044e:	d11e      	bne.n	801048e <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 8010450:	68fb      	ldr	r3, [r7, #12]
 8010452:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010456:	b29b      	uxth	r3, r3
 8010458:	3303      	adds	r3, #3
 801045a:	109b      	asrs	r3, r3, #2
 801045c:	b29a      	uxth	r2, r3
 801045e:	68fb      	ldr	r3, [r7, #12]
 8010460:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010464:	e013      	b.n	801048e <HAL_SPI_Transmit_DMA+0x16e>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 8010466:	68fb      	ldr	r3, [r7, #12]
 8010468:	68db      	ldr	r3, [r3, #12]
 801046a:	2b0f      	cmp	r3, #15
 801046c:	d80f      	bhi.n	801048e <HAL_SPI_Transmit_DMA+0x16e>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 801046e:	68fb      	ldr	r3, [r7, #12]
 8010470:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010472:	699b      	ldr	r3, [r3, #24]
 8010474:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010478:	d109      	bne.n	801048e <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 801047a:	68fb      	ldr	r3, [r7, #12]
 801047c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010480:	b29b      	uxth	r3, r3
 8010482:	3301      	adds	r3, #1
 8010484:	105b      	asrs	r3, r3, #1
 8010486:	b29a      	uxth	r2, r3
 8010488:	68fb      	ldr	r3, [r7, #12]
 801048a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  {
    /* Adjustment done */
  }

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 801048e:	68fb      	ldr	r3, [r7, #12]
 8010490:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010492:	4a40      	ldr	r2, [pc, #256]	@ (8010594 <HAL_SPI_Transmit_DMA+0x274>)
 8010494:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8010496:	68fb      	ldr	r3, [r7, #12]
 8010498:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801049a:	4a3f      	ldr	r2, [pc, #252]	@ (8010598 <HAL_SPI_Transmit_DMA+0x278>)
 801049c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 801049e:	68fb      	ldr	r3, [r7, #12]
 80104a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80104a2:	4a3e      	ldr	r2, [pc, #248]	@ (801059c <HAL_SPI_Transmit_DMA+0x27c>)
 80104a4:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80104a6:	68fb      	ldr	r3, [r7, #12]
 80104a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80104aa:	2200      	movs	r2, #0
 80104ac:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear TXDMAEN bit*/
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 80104ae:	68fb      	ldr	r3, [r7, #12]
 80104b0:	681b      	ldr	r3, [r3, #0]
 80104b2:	689a      	ldr	r2, [r3, #8]
 80104b4:	68fb      	ldr	r3, [r7, #12]
 80104b6:	681b      	ldr	r3, [r3, #0]
 80104b8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80104bc:	609a      	str	r2, [r3, #8]

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 80104be:	68fb      	ldr	r3, [r7, #12]
 80104c0:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 80104c2:	68fb      	ldr	r3, [r7, #12]
 80104c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80104c6:	4619      	mov	r1, r3
 80104c8:	68fb      	ldr	r3, [r7, #12]
 80104ca:	681b      	ldr	r3, [r3, #0]
 80104cc:	3320      	adds	r3, #32
 80104ce:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80104d0:	68fb      	ldr	r3, [r7, #12]
 80104d2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80104d6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 80104d8:	f7f6 fac6 	bl	8006a68 <HAL_DMA_Start_IT>
 80104dc:	4603      	mov	r3, r0
 80104de:	2b00      	cmp	r3, #0
 80104e0:	d011      	beq.n	8010506 <HAL_SPI_Transmit_DMA+0x1e6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80104e2:	68fb      	ldr	r3, [r7, #12]
 80104e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80104e8:	f043 0210 	orr.w	r2, r3, #16
 80104ec:	68fb      	ldr	r3, [r7, #12]
 80104ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 80104f2:	68fb      	ldr	r3, [r7, #12]
 80104f4:	2201      	movs	r2, #1
 80104f6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 80104fa:	68fb      	ldr	r3, [r7, #12]
 80104fc:	2200      	movs	r2, #0
 80104fe:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 8010502:	2301      	movs	r3, #1
 8010504:	e042      	b.n	801058c <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Set the number of data at current transfer */
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 8010506:	68fb      	ldr	r3, [r7, #12]
 8010508:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801050a:	69db      	ldr	r3, [r3, #28]
 801050c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010510:	d108      	bne.n	8010524 <HAL_SPI_Transmit_DMA+0x204>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 8010512:	68fb      	ldr	r3, [r7, #12]
 8010514:	681b      	ldr	r3, [r3, #0]
 8010516:	6859      	ldr	r1, [r3, #4]
 8010518:	68fb      	ldr	r3, [r7, #12]
 801051a:	681a      	ldr	r2, [r3, #0]
 801051c:	4b20      	ldr	r3, [pc, #128]	@ (80105a0 <HAL_SPI_Transmit_DMA+0x280>)
 801051e:	400b      	ands	r3, r1
 8010520:	6053      	str	r3, [r2, #4]
 8010522:	e009      	b.n	8010538 <HAL_SPI_Transmit_DMA+0x218>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8010524:	68fb      	ldr	r3, [r7, #12]
 8010526:	681b      	ldr	r3, [r3, #0]
 8010528:	685a      	ldr	r2, [r3, #4]
 801052a:	4b1d      	ldr	r3, [pc, #116]	@ (80105a0 <HAL_SPI_Transmit_DMA+0x280>)
 801052c:	4013      	ands	r3, r2
 801052e:	88f9      	ldrh	r1, [r7, #6]
 8010530:	68fa      	ldr	r2, [r7, #12]
 8010532:	6812      	ldr	r2, [r2, #0]
 8010534:	430b      	orrs	r3, r1
 8010536:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8010538:	68fb      	ldr	r3, [r7, #12]
 801053a:	681b      	ldr	r3, [r3, #0]
 801053c:	689a      	ldr	r2, [r3, #8]
 801053e:	68fb      	ldr	r3, [r7, #12]
 8010540:	681b      	ldr	r3, [r3, #0]
 8010542:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8010546:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 8010548:	68fb      	ldr	r3, [r7, #12]
 801054a:	681b      	ldr	r3, [r3, #0]
 801054c:	691a      	ldr	r2, [r3, #16]
 801054e:	68fb      	ldr	r3, [r7, #12]
 8010550:	681b      	ldr	r3, [r3, #0]
 8010552:	f442 7248 	orr.w	r2, r2, #800	@ 0x320
 8010556:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8010558:	68fb      	ldr	r3, [r7, #12]
 801055a:	681b      	ldr	r3, [r3, #0]
 801055c:	681a      	ldr	r2, [r3, #0]
 801055e:	68fb      	ldr	r3, [r7, #12]
 8010560:	681b      	ldr	r3, [r3, #0]
 8010562:	f042 0201 	orr.w	r2, r2, #1
 8010566:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8010568:	68fb      	ldr	r3, [r7, #12]
 801056a:	685b      	ldr	r3, [r3, #4]
 801056c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010570:	d107      	bne.n	8010582 <HAL_SPI_Transmit_DMA+0x262>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8010572:	68fb      	ldr	r3, [r7, #12]
 8010574:	681b      	ldr	r3, [r3, #0]
 8010576:	681a      	ldr	r2, [r3, #0]
 8010578:	68fb      	ldr	r3, [r7, #12]
 801057a:	681b      	ldr	r3, [r3, #0]
 801057c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010580:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8010582:	68fb      	ldr	r3, [r7, #12]
 8010584:	2200      	movs	r2, #0
 8010586:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 801058a:	2300      	movs	r3, #0
}
 801058c:	4618      	mov	r0, r3
 801058e:	3710      	adds	r7, #16
 8010590:	46bd      	mov	sp, r7
 8010592:	bd80      	pop	{r7, pc}
 8010594:	080109ff 	.word	0x080109ff
 8010598:	080109b9 	.word	0x080109b9
 801059c:	08010a1b 	.word	0x08010a1b
 80105a0:	ffff0000 	.word	0xffff0000

080105a4 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80105a4:	b580      	push	{r7, lr}
 80105a6:	b08a      	sub	sp, #40	@ 0x28
 80105a8:	af00      	add	r7, sp, #0
 80105aa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	681b      	ldr	r3, [r3, #0]
 80105b0:	691b      	ldr	r3, [r3, #16]
 80105b2:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 80105b4:	687b      	ldr	r3, [r7, #4]
 80105b6:	681b      	ldr	r3, [r3, #0]
 80105b8:	695b      	ldr	r3, [r3, #20]
 80105ba:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 80105bc:	6a3a      	ldr	r2, [r7, #32]
 80105be:	69fb      	ldr	r3, [r7, #28]
 80105c0:	4013      	ands	r3, r2
 80105c2:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	681b      	ldr	r3, [r3, #0]
 80105c8:	689b      	ldr	r3, [r3, #8]
 80105ca:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 80105cc:	2300      	movs	r3, #0
 80105ce:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80105d6:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	681b      	ldr	r3, [r3, #0]
 80105dc:	3330      	adds	r3, #48	@ 0x30
 80105de:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 80105e0:	69fb      	ldr	r3, [r7, #28]
 80105e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80105e6:	2b00      	cmp	r3, #0
 80105e8:	d010      	beq.n	801060c <HAL_SPI_IRQHandler+0x68>
 80105ea:	6a3b      	ldr	r3, [r7, #32]
 80105ec:	f003 0308 	and.w	r3, r3, #8
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	d00b      	beq.n	801060c <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	681b      	ldr	r3, [r3, #0]
 80105f8:	699a      	ldr	r2, [r3, #24]
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	681b      	ldr	r3, [r3, #0]
 80105fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010602:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8010604:	6878      	ldr	r0, [r7, #4]
 8010606:	f000 f9cd 	bl	80109a4 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 801060a:	e192      	b.n	8010932 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 801060c:	69bb      	ldr	r3, [r7, #24]
 801060e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010612:	2b00      	cmp	r3, #0
 8010614:	d113      	bne.n	801063e <HAL_SPI_IRQHandler+0x9a>
 8010616:	69bb      	ldr	r3, [r7, #24]
 8010618:	f003 0320 	and.w	r3, r3, #32
 801061c:	2b00      	cmp	r3, #0
 801061e:	d10e      	bne.n	801063e <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8010620:	69bb      	ldr	r3, [r7, #24]
 8010622:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8010626:	2b00      	cmp	r3, #0
 8010628:	d009      	beq.n	801063e <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801062e:	6878      	ldr	r0, [r7, #4]
 8010630:	4798      	blx	r3
    hspi->RxISR(hspi);
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010636:	6878      	ldr	r0, [r7, #4]
 8010638:	4798      	blx	r3
    handled = 1UL;
 801063a:	2301      	movs	r3, #1
 801063c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 801063e:	69bb      	ldr	r3, [r7, #24]
 8010640:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010644:	2b00      	cmp	r3, #0
 8010646:	d10f      	bne.n	8010668 <HAL_SPI_IRQHandler+0xc4>
 8010648:	69bb      	ldr	r3, [r7, #24]
 801064a:	f003 0301 	and.w	r3, r3, #1
 801064e:	2b00      	cmp	r3, #0
 8010650:	d00a      	beq.n	8010668 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8010652:	69bb      	ldr	r3, [r7, #24]
 8010654:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8010658:	2b00      	cmp	r3, #0
 801065a:	d105      	bne.n	8010668 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010660:	6878      	ldr	r0, [r7, #4]
 8010662:	4798      	blx	r3
    handled = 1UL;
 8010664:	2301      	movs	r3, #1
 8010666:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8010668:	69bb      	ldr	r3, [r7, #24]
 801066a:	f003 0320 	and.w	r3, r3, #32
 801066e:	2b00      	cmp	r3, #0
 8010670:	d10f      	bne.n	8010692 <HAL_SPI_IRQHandler+0xee>
 8010672:	69bb      	ldr	r3, [r7, #24]
 8010674:	f003 0302 	and.w	r3, r3, #2
 8010678:	2b00      	cmp	r3, #0
 801067a:	d00a      	beq.n	8010692 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 801067c:	69bb      	ldr	r3, [r7, #24]
 801067e:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8010682:	2b00      	cmp	r3, #0
 8010684:	d105      	bne.n	8010692 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801068a:	6878      	ldr	r0, [r7, #4]
 801068c:	4798      	blx	r3
    handled = 1UL;
 801068e:	2301      	movs	r3, #1
 8010690:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8010692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010694:	2b00      	cmp	r3, #0
 8010696:	f040 8147 	bne.w	8010928 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 801069a:	69bb      	ldr	r3, [r7, #24]
 801069c:	f003 0308 	and.w	r3, r3, #8
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	f000 808b 	beq.w	80107bc <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80106a6:	687b      	ldr	r3, [r7, #4]
 80106a8:	681b      	ldr	r3, [r3, #0]
 80106aa:	699a      	ldr	r2, [r3, #24]
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	681b      	ldr	r3, [r3, #0]
 80106b0:	f042 0208 	orr.w	r2, r2, #8
 80106b4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80106b6:	687b      	ldr	r3, [r7, #4]
 80106b8:	681b      	ldr	r3, [r3, #0]
 80106ba:	699a      	ldr	r2, [r3, #24]
 80106bc:	687b      	ldr	r3, [r7, #4]
 80106be:	681b      	ldr	r3, [r3, #0]
 80106c0:	f042 0210 	orr.w	r2, r2, #16
 80106c4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	681b      	ldr	r3, [r3, #0]
 80106ca:	699a      	ldr	r2, [r3, #24]
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	681b      	ldr	r3, [r3, #0]
 80106d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80106d4:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 80106d6:	687b      	ldr	r3, [r7, #4]
 80106d8:	681b      	ldr	r3, [r3, #0]
 80106da:	691a      	ldr	r2, [r3, #16]
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	681b      	ldr	r3, [r3, #0]
 80106e0:	f022 0208 	bic.w	r2, r2, #8
 80106e4:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80106e6:	687b      	ldr	r3, [r7, #4]
 80106e8:	681b      	ldr	r3, [r3, #0]
 80106ea:	689b      	ldr	r3, [r3, #8]
 80106ec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80106f0:	2b00      	cmp	r3, #0
 80106f2:	d13d      	bne.n	8010770 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 80106f4:	e036      	b.n	8010764 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	68db      	ldr	r3, [r3, #12]
 80106fa:	2b0f      	cmp	r3, #15
 80106fc:	d90b      	bls.n	8010716 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	681a      	ldr	r2, [r3, #0]
 8010702:	687b      	ldr	r3, [r7, #4]
 8010704:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010706:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8010708:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 801070a:	687b      	ldr	r3, [r7, #4]
 801070c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801070e:	1d1a      	adds	r2, r3, #4
 8010710:	687b      	ldr	r3, [r7, #4]
 8010712:	665a      	str	r2, [r3, #100]	@ 0x64
 8010714:	e01d      	b.n	8010752 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	68db      	ldr	r3, [r3, #12]
 801071a:	2b07      	cmp	r3, #7
 801071c:	d90b      	bls.n	8010736 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010722:	68fa      	ldr	r2, [r7, #12]
 8010724:	8812      	ldrh	r2, [r2, #0]
 8010726:	b292      	uxth	r2, r2
 8010728:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801072e:	1c9a      	adds	r2, r3, #2
 8010730:	687b      	ldr	r3, [r7, #4]
 8010732:	665a      	str	r2, [r3, #100]	@ 0x64
 8010734:	e00d      	b.n	8010752 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	681b      	ldr	r3, [r3, #0]
 801073a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010742:	7812      	ldrb	r2, [r2, #0]
 8010744:	b2d2      	uxtb	r2, r2
 8010746:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801074c:	1c5a      	adds	r2, r3, #1
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8010758:	b29b      	uxth	r3, r3
 801075a:	3b01      	subs	r3, #1
 801075c:	b29a      	uxth	r2, r3
 801075e:	687b      	ldr	r3, [r7, #4]
 8010760:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8010764:	687b      	ldr	r3, [r7, #4]
 8010766:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801076a:	b29b      	uxth	r3, r3
 801076c:	2b00      	cmp	r3, #0
 801076e:	d1c2      	bne.n	80106f6 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8010770:	6878      	ldr	r0, [r7, #4]
 8010772:	f000 f98f 	bl	8010a94 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	2201      	movs	r2, #1
 801077a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010784:	2b00      	cmp	r3, #0
 8010786:	d003      	beq.n	8010790 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8010788:	6878      	ldr	r0, [r7, #4]
 801078a:	f000 f901 	bl	8010990 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 801078e:	e0d0      	b.n	8010932 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8010790:	7cfb      	ldrb	r3, [r7, #19]
 8010792:	2b05      	cmp	r3, #5
 8010794:	d103      	bne.n	801079e <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8010796:	6878      	ldr	r0, [r7, #4]
 8010798:	f000 f8e6 	bl	8010968 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 801079c:	e0c6      	b.n	801092c <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 801079e:	7cfb      	ldrb	r3, [r7, #19]
 80107a0:	2b04      	cmp	r3, #4
 80107a2:	d103      	bne.n	80107ac <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 80107a4:	6878      	ldr	r0, [r7, #4]
 80107a6:	f000 f8d5 	bl	8010954 <HAL_SPI_RxCpltCallback>
    return;
 80107aa:	e0bf      	b.n	801092c <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 80107ac:	7cfb      	ldrb	r3, [r7, #19]
 80107ae:	2b03      	cmp	r3, #3
 80107b0:	f040 80bc 	bne.w	801092c <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 80107b4:	6878      	ldr	r0, [r7, #4]
 80107b6:	f000 f8c3 	bl	8010940 <HAL_SPI_TxCpltCallback>
    return;
 80107ba:	e0b7      	b.n	801092c <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 80107bc:	69bb      	ldr	r3, [r7, #24]
 80107be:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 80107c2:	2b00      	cmp	r3, #0
 80107c4:	f000 80b5 	beq.w	8010932 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 80107c8:	69bb      	ldr	r3, [r7, #24]
 80107ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80107ce:	2b00      	cmp	r3, #0
 80107d0:	d00f      	beq.n	80107f2 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80107d8:	f043 0204 	orr.w	r2, r3, #4
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	681b      	ldr	r3, [r3, #0]
 80107e6:	699a      	ldr	r2, [r3, #24]
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	681b      	ldr	r3, [r3, #0]
 80107ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80107f0:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 80107f2:	69bb      	ldr	r3, [r7, #24]
 80107f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80107f8:	2b00      	cmp	r3, #0
 80107fa:	d00f      	beq.n	801081c <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80107fc:	687b      	ldr	r3, [r7, #4]
 80107fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010802:	f043 0201 	orr.w	r2, r3, #1
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	681b      	ldr	r3, [r3, #0]
 8010810:	699a      	ldr	r2, [r3, #24]
 8010812:	687b      	ldr	r3, [r7, #4]
 8010814:	681b      	ldr	r3, [r3, #0]
 8010816:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801081a:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 801081c:	69bb      	ldr	r3, [r7, #24]
 801081e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010822:	2b00      	cmp	r3, #0
 8010824:	d00f      	beq.n	8010846 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801082c:	f043 0208 	orr.w	r2, r3, #8
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	681b      	ldr	r3, [r3, #0]
 801083a:	699a      	ldr	r2, [r3, #24]
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	681b      	ldr	r3, [r3, #0]
 8010840:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8010844:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8010846:	69bb      	ldr	r3, [r7, #24]
 8010848:	f003 0320 	and.w	r3, r3, #32
 801084c:	2b00      	cmp	r3, #0
 801084e:	d00f      	beq.n	8010870 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010856:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	681b      	ldr	r3, [r3, #0]
 8010864:	699a      	ldr	r2, [r3, #24]
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	681b      	ldr	r3, [r3, #0]
 801086a:	f042 0220 	orr.w	r2, r2, #32
 801086e:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8010870:	687b      	ldr	r3, [r7, #4]
 8010872:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010876:	2b00      	cmp	r3, #0
 8010878:	d05a      	beq.n	8010930 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 801087a:	687b      	ldr	r3, [r7, #4]
 801087c:	681b      	ldr	r3, [r3, #0]
 801087e:	681a      	ldr	r2, [r3, #0]
 8010880:	687b      	ldr	r3, [r7, #4]
 8010882:	681b      	ldr	r3, [r3, #0]
 8010884:	f022 0201 	bic.w	r2, r2, #1
 8010888:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	681b      	ldr	r3, [r3, #0]
 801088e:	6919      	ldr	r1, [r3, #16]
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	681a      	ldr	r2, [r3, #0]
 8010894:	4b28      	ldr	r3, [pc, #160]	@ (8010938 <HAL_SPI_IRQHandler+0x394>)
 8010896:	400b      	ands	r3, r1
 8010898:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 801089a:	697b      	ldr	r3, [r7, #20]
 801089c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80108a0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80108a4:	d138      	bne.n	8010918 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	681b      	ldr	r3, [r3, #0]
 80108aa:	689a      	ldr	r2, [r3, #8]
 80108ac:	687b      	ldr	r3, [r7, #4]
 80108ae:	681b      	ldr	r3, [r3, #0]
 80108b0:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80108b4:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80108ba:	2b00      	cmp	r3, #0
 80108bc:	d013      	beq.n	80108e6 <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80108c2:	4a1e      	ldr	r2, [pc, #120]	@ (801093c <HAL_SPI_IRQHandler+0x398>)
 80108c4:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80108c6:	687b      	ldr	r3, [r7, #4]
 80108c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80108ca:	4618      	mov	r0, r3
 80108cc:	f7f6 fe54 	bl	8007578 <HAL_DMA_Abort_IT>
 80108d0:	4603      	mov	r3, r0
 80108d2:	2b00      	cmp	r3, #0
 80108d4:	d007      	beq.n	80108e6 <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80108d6:	687b      	ldr	r3, [r7, #4]
 80108d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80108dc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80108e0:	687b      	ldr	r3, [r7, #4]
 80108e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80108ea:	2b00      	cmp	r3, #0
 80108ec:	d020      	beq.n	8010930 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80108f2:	4a12      	ldr	r2, [pc, #72]	@ (801093c <HAL_SPI_IRQHandler+0x398>)
 80108f4:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80108fa:	4618      	mov	r0, r3
 80108fc:	f7f6 fe3c 	bl	8007578 <HAL_DMA_Abort_IT>
 8010900:	4603      	mov	r3, r0
 8010902:	2b00      	cmp	r3, #0
 8010904:	d014      	beq.n	8010930 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801090c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8010916:	e00b      	b.n	8010930 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	2201      	movs	r2, #1
 801091c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 8010920:	6878      	ldr	r0, [r7, #4]
 8010922:	f000 f835 	bl	8010990 <HAL_SPI_ErrorCallback>
    return;
 8010926:	e003      	b.n	8010930 <HAL_SPI_IRQHandler+0x38c>
    return;
 8010928:	bf00      	nop
 801092a:	e002      	b.n	8010932 <HAL_SPI_IRQHandler+0x38e>
    return;
 801092c:	bf00      	nop
 801092e:	e000      	b.n	8010932 <HAL_SPI_IRQHandler+0x38e>
    return;
 8010930:	bf00      	nop
  }
}
 8010932:	3728      	adds	r7, #40	@ 0x28
 8010934:	46bd      	mov	sp, r7
 8010936:	bd80      	pop	{r7, pc}
 8010938:	fffffc94 	.word	0xfffffc94
 801093c:	08010a61 	.word	0x08010a61

08010940 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8010940:	b480      	push	{r7}
 8010942:	b083      	sub	sp, #12
 8010944:	af00      	add	r7, sp, #0
 8010946:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8010948:	bf00      	nop
 801094a:	370c      	adds	r7, #12
 801094c:	46bd      	mov	sp, r7
 801094e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010952:	4770      	bx	lr

08010954 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8010954:	b480      	push	{r7}
 8010956:	b083      	sub	sp, #12
 8010958:	af00      	add	r7, sp, #0
 801095a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 801095c:	bf00      	nop
 801095e:	370c      	adds	r7, #12
 8010960:	46bd      	mov	sp, r7
 8010962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010966:	4770      	bx	lr

08010968 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8010968:	b480      	push	{r7}
 801096a:	b083      	sub	sp, #12
 801096c:	af00      	add	r7, sp, #0
 801096e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8010970:	bf00      	nop
 8010972:	370c      	adds	r7, #12
 8010974:	46bd      	mov	sp, r7
 8010976:	f85d 7b04 	ldr.w	r7, [sp], #4
 801097a:	4770      	bx	lr

0801097c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 801097c:	b480      	push	{r7}
 801097e:	b083      	sub	sp, #12
 8010980:	af00      	add	r7, sp, #0
 8010982:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8010984:	bf00      	nop
 8010986:	370c      	adds	r7, #12
 8010988:	46bd      	mov	sp, r7
 801098a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801098e:	4770      	bx	lr

08010990 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8010990:	b480      	push	{r7}
 8010992:	b083      	sub	sp, #12
 8010994:	af00      	add	r7, sp, #0
 8010996:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8010998:	bf00      	nop
 801099a:	370c      	adds	r7, #12
 801099c:	46bd      	mov	sp, r7
 801099e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109a2:	4770      	bx	lr

080109a4 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80109a4:	b480      	push	{r7}
 80109a6:	b083      	sub	sp, #12
 80109a8:	af00      	add	r7, sp, #0
 80109aa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 80109ac:	bf00      	nop
 80109ae:	370c      	adds	r7, #12
 80109b0:	46bd      	mov	sp, r7
 80109b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109b6:	4770      	bx	lr

080109b8 <SPI_DMATransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80109b8:	b580      	push	{r7, lr}
 80109ba:	b084      	sub	sp, #16
 80109bc:	af00      	add	r7, sp, #0
 80109be:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80109c0:	687b      	ldr	r3, [r7, #4]
 80109c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80109c4:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 80109c6:	68fb      	ldr	r3, [r7, #12]
 80109c8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80109cc:	b2db      	uxtb	r3, r3
 80109ce:	2b07      	cmp	r3, #7
 80109d0:	d011      	beq.n	80109f6 <SPI_DMATransmitCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 80109d2:	68fb      	ldr	r3, [r7, #12]
 80109d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80109d6:	69db      	ldr	r3, [r3, #28]
 80109d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80109dc:	d103      	bne.n	80109e6 <SPI_DMATransmitCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxCpltCallback(hspi);
#else
      HAL_SPI_TxCpltCallback(hspi);
 80109de:	68f8      	ldr	r0, [r7, #12]
 80109e0:	f7ff ffae 	bl	8010940 <HAL_SPI_TxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 80109e4:	e007      	b.n	80109f6 <SPI_DMATransmitCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 80109e6:	68fb      	ldr	r3, [r7, #12]
 80109e8:	681b      	ldr	r3, [r3, #0]
 80109ea:	691a      	ldr	r2, [r3, #16]
 80109ec:	68fb      	ldr	r3, [r7, #12]
 80109ee:	681b      	ldr	r3, [r3, #0]
 80109f0:	f042 0208 	orr.w	r2, r2, #8
 80109f4:	611a      	str	r2, [r3, #16]
}
 80109f6:	bf00      	nop
 80109f8:	3710      	adds	r7, #16
 80109fa:	46bd      	mov	sp, r7
 80109fc:	bd80      	pop	{r7, pc}

080109fe <SPI_DMAHalfTransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
 80109fe:	b580      	push	{r7, lr}
 8010a00:	b084      	sub	sp, #16
 8010a02:	af00      	add	r7, sp, #0
 8010a04:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
 8010a06:	687b      	ldr	r3, [r7, #4]
 8010a08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010a0a:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8010a0c:	68f8      	ldr	r0, [r7, #12]
 8010a0e:	f7ff ffb5 	bl	801097c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8010a12:	bf00      	nop
 8010a14:	3710      	adds	r7, #16
 8010a16:	46bd      	mov	sp, r7
 8010a18:	bd80      	pop	{r7, pc}

08010a1a <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8010a1a:	b580      	push	{r7, lr}
 8010a1c:	b084      	sub	sp, #16
 8010a1e:	af00      	add	r7, sp, #0
 8010a20:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010a22:	687b      	ldr	r3, [r7, #4]
 8010a24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010a26:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8010a28:	6878      	ldr	r0, [r7, #4]
 8010a2a:	f7f7 ff23 	bl	8008874 <HAL_DMA_GetError>
 8010a2e:	4603      	mov	r3, r0
 8010a30:	2b02      	cmp	r3, #2
 8010a32:	d011      	beq.n	8010a58 <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 8010a34:	68f8      	ldr	r0, [r7, #12]
 8010a36:	f000 f82d 	bl	8010a94 <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8010a3a:	68fb      	ldr	r3, [r7, #12]
 8010a3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010a40:	f043 0210 	orr.w	r2, r3, #16
 8010a44:	68fb      	ldr	r3, [r7, #12]
 8010a46:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8010a4a:	68fb      	ldr	r3, [r7, #12]
 8010a4c:	2201      	movs	r2, #1
 8010a4e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8010a52:	68f8      	ldr	r0, [r7, #12]
 8010a54:	f7ff ff9c 	bl	8010990 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8010a58:	bf00      	nop
 8010a5a:	3710      	adds	r7, #16
 8010a5c:	46bd      	mov	sp, r7
 8010a5e:	bd80      	pop	{r7, pc}

08010a60 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8010a60:	b580      	push	{r7, lr}
 8010a62:	b084      	sub	sp, #16
 8010a64:	af00      	add	r7, sp, #0
 8010a66:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010a6c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8010a6e:	68fb      	ldr	r3, [r7, #12]
 8010a70:	2200      	movs	r2, #0
 8010a72:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8010a76:	68fb      	ldr	r3, [r7, #12]
 8010a78:	2200      	movs	r2, #0
 8010a7a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8010a7e:	68fb      	ldr	r3, [r7, #12]
 8010a80:	2201      	movs	r2, #1
 8010a82:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8010a86:	68f8      	ldr	r0, [r7, #12]
 8010a88:	f7ff ff82 	bl	8010990 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8010a8c:	bf00      	nop
 8010a8e:	3710      	adds	r7, #16
 8010a90:	46bd      	mov	sp, r7
 8010a92:	bd80      	pop	{r7, pc}

08010a94 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8010a94:	b480      	push	{r7}
 8010a96:	b085      	sub	sp, #20
 8010a98:	af00      	add	r7, sp, #0
 8010a9a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8010a9c:	687b      	ldr	r3, [r7, #4]
 8010a9e:	681b      	ldr	r3, [r3, #0]
 8010aa0:	695b      	ldr	r3, [r3, #20]
 8010aa2:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8010aa4:	687b      	ldr	r3, [r7, #4]
 8010aa6:	681b      	ldr	r3, [r3, #0]
 8010aa8:	699a      	ldr	r2, [r3, #24]
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	681b      	ldr	r3, [r3, #0]
 8010aae:	f042 0208 	orr.w	r2, r2, #8
 8010ab2:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	681b      	ldr	r3, [r3, #0]
 8010ab8:	699a      	ldr	r2, [r3, #24]
 8010aba:	687b      	ldr	r3, [r7, #4]
 8010abc:	681b      	ldr	r3, [r3, #0]
 8010abe:	f042 0210 	orr.w	r2, r2, #16
 8010ac2:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	681b      	ldr	r3, [r3, #0]
 8010ac8:	681a      	ldr	r2, [r3, #0]
 8010aca:	687b      	ldr	r3, [r7, #4]
 8010acc:	681b      	ldr	r3, [r3, #0]
 8010ace:	f022 0201 	bic.w	r2, r2, #1
 8010ad2:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	681b      	ldr	r3, [r3, #0]
 8010ad8:	6919      	ldr	r1, [r3, #16]
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	681a      	ldr	r2, [r3, #0]
 8010ade:	4b3c      	ldr	r3, [pc, #240]	@ (8010bd0 <SPI_CloseTransfer+0x13c>)
 8010ae0:	400b      	ands	r3, r1
 8010ae2:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8010ae4:	687b      	ldr	r3, [r7, #4]
 8010ae6:	681b      	ldr	r3, [r3, #0]
 8010ae8:	689a      	ldr	r2, [r3, #8]
 8010aea:	687b      	ldr	r3, [r7, #4]
 8010aec:	681b      	ldr	r3, [r3, #0]
 8010aee:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8010af2:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8010af4:	687b      	ldr	r3, [r7, #4]
 8010af6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8010afa:	b2db      	uxtb	r3, r3
 8010afc:	2b04      	cmp	r3, #4
 8010afe:	d014      	beq.n	8010b2a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8010b00:	68fb      	ldr	r3, [r7, #12]
 8010b02:	f003 0320 	and.w	r3, r3, #32
 8010b06:	2b00      	cmp	r3, #0
 8010b08:	d00f      	beq.n	8010b2a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8010b0a:	687b      	ldr	r3, [r7, #4]
 8010b0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010b10:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8010b1a:	687b      	ldr	r3, [r7, #4]
 8010b1c:	681b      	ldr	r3, [r3, #0]
 8010b1e:	699a      	ldr	r2, [r3, #24]
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	681b      	ldr	r3, [r3, #0]
 8010b24:	f042 0220 	orr.w	r2, r2, #32
 8010b28:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8010b2a:	687b      	ldr	r3, [r7, #4]
 8010b2c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8010b30:	b2db      	uxtb	r3, r3
 8010b32:	2b03      	cmp	r3, #3
 8010b34:	d014      	beq.n	8010b60 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8010b36:	68fb      	ldr	r3, [r7, #12]
 8010b38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010b3c:	2b00      	cmp	r3, #0
 8010b3e:	d00f      	beq.n	8010b60 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010b46:	f043 0204 	orr.w	r2, r3, #4
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8010b50:	687b      	ldr	r3, [r7, #4]
 8010b52:	681b      	ldr	r3, [r3, #0]
 8010b54:	699a      	ldr	r2, [r3, #24]
 8010b56:	687b      	ldr	r3, [r7, #4]
 8010b58:	681b      	ldr	r3, [r3, #0]
 8010b5a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010b5e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8010b60:	68fb      	ldr	r3, [r7, #12]
 8010b62:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8010b66:	2b00      	cmp	r3, #0
 8010b68:	d00f      	beq.n	8010b8a <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010b70:	f043 0201 	orr.w	r2, r3, #1
 8010b74:	687b      	ldr	r3, [r7, #4]
 8010b76:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8010b7a:	687b      	ldr	r3, [r7, #4]
 8010b7c:	681b      	ldr	r3, [r3, #0]
 8010b7e:	699a      	ldr	r2, [r3, #24]
 8010b80:	687b      	ldr	r3, [r7, #4]
 8010b82:	681b      	ldr	r3, [r3, #0]
 8010b84:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010b88:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8010b8a:	68fb      	ldr	r3, [r7, #12]
 8010b8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010b90:	2b00      	cmp	r3, #0
 8010b92:	d00f      	beq.n	8010bb4 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010b9a:	f043 0208 	orr.w	r2, r3, #8
 8010b9e:	687b      	ldr	r3, [r7, #4]
 8010ba0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	681b      	ldr	r3, [r3, #0]
 8010ba8:	699a      	ldr	r2, [r3, #24]
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	681b      	ldr	r3, [r3, #0]
 8010bae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8010bb2:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8010bb4:	687b      	ldr	r3, [r7, #4]
 8010bb6:	2200      	movs	r2, #0
 8010bb8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8010bbc:	687b      	ldr	r3, [r7, #4]
 8010bbe:	2200      	movs	r2, #0
 8010bc0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8010bc4:	bf00      	nop
 8010bc6:	3714      	adds	r7, #20
 8010bc8:	46bd      	mov	sp, r7
 8010bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bce:	4770      	bx	lr
 8010bd0:	fffffc90 	.word	0xfffffc90

08010bd4 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8010bd4:	b580      	push	{r7, lr}
 8010bd6:	b084      	sub	sp, #16
 8010bd8:	af00      	add	r7, sp, #0
 8010bda:	60f8      	str	r0, [r7, #12]
 8010bdc:	60b9      	str	r1, [r7, #8]
 8010bde:	603b      	str	r3, [r7, #0]
 8010be0:	4613      	mov	r3, r2
 8010be2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8010be4:	e010      	b.n	8010c08 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010be6:	f7f5 fa1f 	bl	8006028 <HAL_GetTick>
 8010bea:	4602      	mov	r2, r0
 8010bec:	69bb      	ldr	r3, [r7, #24]
 8010bee:	1ad3      	subs	r3, r2, r3
 8010bf0:	683a      	ldr	r2, [r7, #0]
 8010bf2:	429a      	cmp	r2, r3
 8010bf4:	d803      	bhi.n	8010bfe <SPI_WaitOnFlagUntilTimeout+0x2a>
 8010bf6:	683b      	ldr	r3, [r7, #0]
 8010bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010bfc:	d102      	bne.n	8010c04 <SPI_WaitOnFlagUntilTimeout+0x30>
 8010bfe:	683b      	ldr	r3, [r7, #0]
 8010c00:	2b00      	cmp	r3, #0
 8010c02:	d101      	bne.n	8010c08 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8010c04:	2303      	movs	r3, #3
 8010c06:	e00f      	b.n	8010c28 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8010c08:	68fb      	ldr	r3, [r7, #12]
 8010c0a:	681b      	ldr	r3, [r3, #0]
 8010c0c:	695a      	ldr	r2, [r3, #20]
 8010c0e:	68bb      	ldr	r3, [r7, #8]
 8010c10:	4013      	ands	r3, r2
 8010c12:	68ba      	ldr	r2, [r7, #8]
 8010c14:	429a      	cmp	r2, r3
 8010c16:	bf0c      	ite	eq
 8010c18:	2301      	moveq	r3, #1
 8010c1a:	2300      	movne	r3, #0
 8010c1c:	b2db      	uxtb	r3, r3
 8010c1e:	461a      	mov	r2, r3
 8010c20:	79fb      	ldrb	r3, [r7, #7]
 8010c22:	429a      	cmp	r2, r3
 8010c24:	d0df      	beq.n	8010be6 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8010c26:	2300      	movs	r3, #0
}
 8010c28:	4618      	mov	r0, r3
 8010c2a:	3710      	adds	r7, #16
 8010c2c:	46bd      	mov	sp, r7
 8010c2e:	bd80      	pop	{r7, pc}

08010c30 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8010c30:	b480      	push	{r7}
 8010c32:	b085      	sub	sp, #20
 8010c34:	af00      	add	r7, sp, #0
 8010c36:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010c3c:	095b      	lsrs	r3, r3, #5
 8010c3e:	3301      	adds	r3, #1
 8010c40:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8010c42:	687b      	ldr	r3, [r7, #4]
 8010c44:	68db      	ldr	r3, [r3, #12]
 8010c46:	3301      	adds	r3, #1
 8010c48:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8010c4a:	68bb      	ldr	r3, [r7, #8]
 8010c4c:	3307      	adds	r3, #7
 8010c4e:	08db      	lsrs	r3, r3, #3
 8010c50:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8010c52:	68bb      	ldr	r3, [r7, #8]
 8010c54:	68fa      	ldr	r2, [r7, #12]
 8010c56:	fb02 f303 	mul.w	r3, r2, r3
}
 8010c5a:	4618      	mov	r0, r3
 8010c5c:	3714      	adds	r7, #20
 8010c5e:	46bd      	mov	sp, r7
 8010c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c64:	4770      	bx	lr

08010c66 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8010c66:	b580      	push	{r7, lr}
 8010c68:	b082      	sub	sp, #8
 8010c6a:	af00      	add	r7, sp, #0
 8010c6c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8010c6e:	687b      	ldr	r3, [r7, #4]
 8010c70:	2b00      	cmp	r3, #0
 8010c72:	d101      	bne.n	8010c78 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8010c74:	2301      	movs	r3, #1
 8010c76:	e049      	b.n	8010d0c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8010c78:	687b      	ldr	r3, [r7, #4]
 8010c7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8010c7e:	b2db      	uxtb	r3, r3
 8010c80:	2b00      	cmp	r3, #0
 8010c82:	d106      	bne.n	8010c92 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8010c84:	687b      	ldr	r3, [r7, #4]
 8010c86:	2200      	movs	r2, #0
 8010c88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8010c8c:	6878      	ldr	r0, [r7, #4]
 8010c8e:	f7f3 fd5b 	bl	8004748 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010c92:	687b      	ldr	r3, [r7, #4]
 8010c94:	2202      	movs	r2, #2
 8010c96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8010c9a:	687b      	ldr	r3, [r7, #4]
 8010c9c:	681a      	ldr	r2, [r3, #0]
 8010c9e:	687b      	ldr	r3, [r7, #4]
 8010ca0:	3304      	adds	r3, #4
 8010ca2:	4619      	mov	r1, r3
 8010ca4:	4610      	mov	r0, r2
 8010ca6:	f000 fad5 	bl	8011254 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8010caa:	687b      	ldr	r3, [r7, #4]
 8010cac:	2201      	movs	r2, #1
 8010cae:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010cb2:	687b      	ldr	r3, [r7, #4]
 8010cb4:	2201      	movs	r2, #1
 8010cb6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8010cba:	687b      	ldr	r3, [r7, #4]
 8010cbc:	2201      	movs	r2, #1
 8010cbe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	2201      	movs	r2, #1
 8010cc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	2201      	movs	r2, #1
 8010cce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	2201      	movs	r2, #1
 8010cd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8010cda:	687b      	ldr	r3, [r7, #4]
 8010cdc:	2201      	movs	r2, #1
 8010cde:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010ce2:	687b      	ldr	r3, [r7, #4]
 8010ce4:	2201      	movs	r2, #1
 8010ce6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	2201      	movs	r2, #1
 8010cee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010cf2:	687b      	ldr	r3, [r7, #4]
 8010cf4:	2201      	movs	r2, #1
 8010cf6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8010cfa:	687b      	ldr	r3, [r7, #4]
 8010cfc:	2201      	movs	r2, #1
 8010cfe:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8010d02:	687b      	ldr	r3, [r7, #4]
 8010d04:	2201      	movs	r2, #1
 8010d06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8010d0a:	2300      	movs	r3, #0
}
 8010d0c:	4618      	mov	r0, r3
 8010d0e:	3708      	adds	r7, #8
 8010d10:	46bd      	mov	sp, r7
 8010d12:	bd80      	pop	{r7, pc}

08010d14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8010d14:	b480      	push	{r7}
 8010d16:	b085      	sub	sp, #20
 8010d18:	af00      	add	r7, sp, #0
 8010d1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8010d22:	b2db      	uxtb	r3, r3
 8010d24:	2b01      	cmp	r3, #1
 8010d26:	d001      	beq.n	8010d2c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8010d28:	2301      	movs	r3, #1
 8010d2a:	e054      	b.n	8010dd6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010d2c:	687b      	ldr	r3, [r7, #4]
 8010d2e:	2202      	movs	r2, #2
 8010d30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	681b      	ldr	r3, [r3, #0]
 8010d38:	68da      	ldr	r2, [r3, #12]
 8010d3a:	687b      	ldr	r3, [r7, #4]
 8010d3c:	681b      	ldr	r3, [r3, #0]
 8010d3e:	f042 0201 	orr.w	r2, r2, #1
 8010d42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010d44:	687b      	ldr	r3, [r7, #4]
 8010d46:	681b      	ldr	r3, [r3, #0]
 8010d48:	4a26      	ldr	r2, [pc, #152]	@ (8010de4 <HAL_TIM_Base_Start_IT+0xd0>)
 8010d4a:	4293      	cmp	r3, r2
 8010d4c:	d022      	beq.n	8010d94 <HAL_TIM_Base_Start_IT+0x80>
 8010d4e:	687b      	ldr	r3, [r7, #4]
 8010d50:	681b      	ldr	r3, [r3, #0]
 8010d52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010d56:	d01d      	beq.n	8010d94 <HAL_TIM_Base_Start_IT+0x80>
 8010d58:	687b      	ldr	r3, [r7, #4]
 8010d5a:	681b      	ldr	r3, [r3, #0]
 8010d5c:	4a22      	ldr	r2, [pc, #136]	@ (8010de8 <HAL_TIM_Base_Start_IT+0xd4>)
 8010d5e:	4293      	cmp	r3, r2
 8010d60:	d018      	beq.n	8010d94 <HAL_TIM_Base_Start_IT+0x80>
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	681b      	ldr	r3, [r3, #0]
 8010d66:	4a21      	ldr	r2, [pc, #132]	@ (8010dec <HAL_TIM_Base_Start_IT+0xd8>)
 8010d68:	4293      	cmp	r3, r2
 8010d6a:	d013      	beq.n	8010d94 <HAL_TIM_Base_Start_IT+0x80>
 8010d6c:	687b      	ldr	r3, [r7, #4]
 8010d6e:	681b      	ldr	r3, [r3, #0]
 8010d70:	4a1f      	ldr	r2, [pc, #124]	@ (8010df0 <HAL_TIM_Base_Start_IT+0xdc>)
 8010d72:	4293      	cmp	r3, r2
 8010d74:	d00e      	beq.n	8010d94 <HAL_TIM_Base_Start_IT+0x80>
 8010d76:	687b      	ldr	r3, [r7, #4]
 8010d78:	681b      	ldr	r3, [r3, #0]
 8010d7a:	4a1e      	ldr	r2, [pc, #120]	@ (8010df4 <HAL_TIM_Base_Start_IT+0xe0>)
 8010d7c:	4293      	cmp	r3, r2
 8010d7e:	d009      	beq.n	8010d94 <HAL_TIM_Base_Start_IT+0x80>
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	681b      	ldr	r3, [r3, #0]
 8010d84:	4a1c      	ldr	r2, [pc, #112]	@ (8010df8 <HAL_TIM_Base_Start_IT+0xe4>)
 8010d86:	4293      	cmp	r3, r2
 8010d88:	d004      	beq.n	8010d94 <HAL_TIM_Base_Start_IT+0x80>
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	681b      	ldr	r3, [r3, #0]
 8010d8e:	4a1b      	ldr	r2, [pc, #108]	@ (8010dfc <HAL_TIM_Base_Start_IT+0xe8>)
 8010d90:	4293      	cmp	r3, r2
 8010d92:	d115      	bne.n	8010dc0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	681b      	ldr	r3, [r3, #0]
 8010d98:	689a      	ldr	r2, [r3, #8]
 8010d9a:	4b19      	ldr	r3, [pc, #100]	@ (8010e00 <HAL_TIM_Base_Start_IT+0xec>)
 8010d9c:	4013      	ands	r3, r2
 8010d9e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010da0:	68fb      	ldr	r3, [r7, #12]
 8010da2:	2b06      	cmp	r3, #6
 8010da4:	d015      	beq.n	8010dd2 <HAL_TIM_Base_Start_IT+0xbe>
 8010da6:	68fb      	ldr	r3, [r7, #12]
 8010da8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010dac:	d011      	beq.n	8010dd2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	681b      	ldr	r3, [r3, #0]
 8010db2:	681a      	ldr	r2, [r3, #0]
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	681b      	ldr	r3, [r3, #0]
 8010db8:	f042 0201 	orr.w	r2, r2, #1
 8010dbc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010dbe:	e008      	b.n	8010dd2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8010dc0:	687b      	ldr	r3, [r7, #4]
 8010dc2:	681b      	ldr	r3, [r3, #0]
 8010dc4:	681a      	ldr	r2, [r3, #0]
 8010dc6:	687b      	ldr	r3, [r7, #4]
 8010dc8:	681b      	ldr	r3, [r3, #0]
 8010dca:	f042 0201 	orr.w	r2, r2, #1
 8010dce:	601a      	str	r2, [r3, #0]
 8010dd0:	e000      	b.n	8010dd4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010dd2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8010dd4:	2300      	movs	r3, #0
}
 8010dd6:	4618      	mov	r0, r3
 8010dd8:	3714      	adds	r7, #20
 8010dda:	46bd      	mov	sp, r7
 8010ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010de0:	4770      	bx	lr
 8010de2:	bf00      	nop
 8010de4:	40010000 	.word	0x40010000
 8010de8:	40000400 	.word	0x40000400
 8010dec:	40000800 	.word	0x40000800
 8010df0:	40000c00 	.word	0x40000c00
 8010df4:	40010400 	.word	0x40010400
 8010df8:	40001800 	.word	0x40001800
 8010dfc:	40014000 	.word	0x40014000
 8010e00:	00010007 	.word	0x00010007

08010e04 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8010e04:	b580      	push	{r7, lr}
 8010e06:	b084      	sub	sp, #16
 8010e08:	af00      	add	r7, sp, #0
 8010e0a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8010e0c:	687b      	ldr	r3, [r7, #4]
 8010e0e:	681b      	ldr	r3, [r3, #0]
 8010e10:	68db      	ldr	r3, [r3, #12]
 8010e12:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8010e14:	687b      	ldr	r3, [r7, #4]
 8010e16:	681b      	ldr	r3, [r3, #0]
 8010e18:	691b      	ldr	r3, [r3, #16]
 8010e1a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8010e1c:	68bb      	ldr	r3, [r7, #8]
 8010e1e:	f003 0302 	and.w	r3, r3, #2
 8010e22:	2b00      	cmp	r3, #0
 8010e24:	d020      	beq.n	8010e68 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8010e26:	68fb      	ldr	r3, [r7, #12]
 8010e28:	f003 0302 	and.w	r3, r3, #2
 8010e2c:	2b00      	cmp	r3, #0
 8010e2e:	d01b      	beq.n	8010e68 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8010e30:	687b      	ldr	r3, [r7, #4]
 8010e32:	681b      	ldr	r3, [r3, #0]
 8010e34:	f06f 0202 	mvn.w	r2, #2
 8010e38:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010e3a:	687b      	ldr	r3, [r7, #4]
 8010e3c:	2201      	movs	r2, #1
 8010e3e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8010e40:	687b      	ldr	r3, [r7, #4]
 8010e42:	681b      	ldr	r3, [r3, #0]
 8010e44:	699b      	ldr	r3, [r3, #24]
 8010e46:	f003 0303 	and.w	r3, r3, #3
 8010e4a:	2b00      	cmp	r3, #0
 8010e4c:	d003      	beq.n	8010e56 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8010e4e:	6878      	ldr	r0, [r7, #4]
 8010e50:	f000 f9e2 	bl	8011218 <HAL_TIM_IC_CaptureCallback>
 8010e54:	e005      	b.n	8010e62 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8010e56:	6878      	ldr	r0, [r7, #4]
 8010e58:	f000 f9d4 	bl	8011204 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010e5c:	6878      	ldr	r0, [r7, #4]
 8010e5e:	f000 f9e5 	bl	801122c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010e62:	687b      	ldr	r3, [r7, #4]
 8010e64:	2200      	movs	r2, #0
 8010e66:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8010e68:	68bb      	ldr	r3, [r7, #8]
 8010e6a:	f003 0304 	and.w	r3, r3, #4
 8010e6e:	2b00      	cmp	r3, #0
 8010e70:	d020      	beq.n	8010eb4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8010e72:	68fb      	ldr	r3, [r7, #12]
 8010e74:	f003 0304 	and.w	r3, r3, #4
 8010e78:	2b00      	cmp	r3, #0
 8010e7a:	d01b      	beq.n	8010eb4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	681b      	ldr	r3, [r3, #0]
 8010e80:	f06f 0204 	mvn.w	r2, #4
 8010e84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8010e86:	687b      	ldr	r3, [r7, #4]
 8010e88:	2202      	movs	r2, #2
 8010e8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	681b      	ldr	r3, [r3, #0]
 8010e90:	699b      	ldr	r3, [r3, #24]
 8010e92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8010e96:	2b00      	cmp	r3, #0
 8010e98:	d003      	beq.n	8010ea2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010e9a:	6878      	ldr	r0, [r7, #4]
 8010e9c:	f000 f9bc 	bl	8011218 <HAL_TIM_IC_CaptureCallback>
 8010ea0:	e005      	b.n	8010eae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010ea2:	6878      	ldr	r0, [r7, #4]
 8010ea4:	f000 f9ae 	bl	8011204 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010ea8:	6878      	ldr	r0, [r7, #4]
 8010eaa:	f000 f9bf 	bl	801122c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010eae:	687b      	ldr	r3, [r7, #4]
 8010eb0:	2200      	movs	r2, #0
 8010eb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8010eb4:	68bb      	ldr	r3, [r7, #8]
 8010eb6:	f003 0308 	and.w	r3, r3, #8
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d020      	beq.n	8010f00 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8010ebe:	68fb      	ldr	r3, [r7, #12]
 8010ec0:	f003 0308 	and.w	r3, r3, #8
 8010ec4:	2b00      	cmp	r3, #0
 8010ec6:	d01b      	beq.n	8010f00 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	681b      	ldr	r3, [r3, #0]
 8010ecc:	f06f 0208 	mvn.w	r2, #8
 8010ed0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	2204      	movs	r2, #4
 8010ed6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	681b      	ldr	r3, [r3, #0]
 8010edc:	69db      	ldr	r3, [r3, #28]
 8010ede:	f003 0303 	and.w	r3, r3, #3
 8010ee2:	2b00      	cmp	r3, #0
 8010ee4:	d003      	beq.n	8010eee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010ee6:	6878      	ldr	r0, [r7, #4]
 8010ee8:	f000 f996 	bl	8011218 <HAL_TIM_IC_CaptureCallback>
 8010eec:	e005      	b.n	8010efa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010eee:	6878      	ldr	r0, [r7, #4]
 8010ef0:	f000 f988 	bl	8011204 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010ef4:	6878      	ldr	r0, [r7, #4]
 8010ef6:	f000 f999 	bl	801122c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	2200      	movs	r2, #0
 8010efe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8010f00:	68bb      	ldr	r3, [r7, #8]
 8010f02:	f003 0310 	and.w	r3, r3, #16
 8010f06:	2b00      	cmp	r3, #0
 8010f08:	d020      	beq.n	8010f4c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8010f0a:	68fb      	ldr	r3, [r7, #12]
 8010f0c:	f003 0310 	and.w	r3, r3, #16
 8010f10:	2b00      	cmp	r3, #0
 8010f12:	d01b      	beq.n	8010f4c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	681b      	ldr	r3, [r3, #0]
 8010f18:	f06f 0210 	mvn.w	r2, #16
 8010f1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8010f1e:	687b      	ldr	r3, [r7, #4]
 8010f20:	2208      	movs	r2, #8
 8010f22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	681b      	ldr	r3, [r3, #0]
 8010f28:	69db      	ldr	r3, [r3, #28]
 8010f2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8010f2e:	2b00      	cmp	r3, #0
 8010f30:	d003      	beq.n	8010f3a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010f32:	6878      	ldr	r0, [r7, #4]
 8010f34:	f000 f970 	bl	8011218 <HAL_TIM_IC_CaptureCallback>
 8010f38:	e005      	b.n	8010f46 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010f3a:	6878      	ldr	r0, [r7, #4]
 8010f3c:	f000 f962 	bl	8011204 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010f40:	6878      	ldr	r0, [r7, #4]
 8010f42:	f000 f973 	bl	801122c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010f46:	687b      	ldr	r3, [r7, #4]
 8010f48:	2200      	movs	r2, #0
 8010f4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8010f4c:	68bb      	ldr	r3, [r7, #8]
 8010f4e:	f003 0301 	and.w	r3, r3, #1
 8010f52:	2b00      	cmp	r3, #0
 8010f54:	d00c      	beq.n	8010f70 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8010f56:	68fb      	ldr	r3, [r7, #12]
 8010f58:	f003 0301 	and.w	r3, r3, #1
 8010f5c:	2b00      	cmp	r3, #0
 8010f5e:	d007      	beq.n	8010f70 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8010f60:	687b      	ldr	r3, [r7, #4]
 8010f62:	681b      	ldr	r3, [r3, #0]
 8010f64:	f06f 0201 	mvn.w	r2, #1
 8010f68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8010f6a:	6878      	ldr	r0, [r7, #4]
 8010f6c:	f7f0 fcb8 	bl	80018e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8010f70:	68bb      	ldr	r3, [r7, #8]
 8010f72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010f76:	2b00      	cmp	r3, #0
 8010f78:	d104      	bne.n	8010f84 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8010f7a:	68bb      	ldr	r3, [r7, #8]
 8010f7c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8010f80:	2b00      	cmp	r3, #0
 8010f82:	d00c      	beq.n	8010f9e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8010f84:	68fb      	ldr	r3, [r7, #12]
 8010f86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010f8a:	2b00      	cmp	r3, #0
 8010f8c:	d007      	beq.n	8010f9e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	681b      	ldr	r3, [r3, #0]
 8010f92:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8010f96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8010f98:	6878      	ldr	r0, [r7, #4]
 8010f9a:	f000 fb31 	bl	8011600 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8010f9e:	68bb      	ldr	r3, [r7, #8]
 8010fa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010fa4:	2b00      	cmp	r3, #0
 8010fa6:	d00c      	beq.n	8010fc2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8010fa8:	68fb      	ldr	r3, [r7, #12]
 8010faa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010fae:	2b00      	cmp	r3, #0
 8010fb0:	d007      	beq.n	8010fc2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8010fb2:	687b      	ldr	r3, [r7, #4]
 8010fb4:	681b      	ldr	r3, [r3, #0]
 8010fb6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8010fba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8010fbc:	6878      	ldr	r0, [r7, #4]
 8010fbe:	f000 fb29 	bl	8011614 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8010fc2:	68bb      	ldr	r3, [r7, #8]
 8010fc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010fc8:	2b00      	cmp	r3, #0
 8010fca:	d00c      	beq.n	8010fe6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8010fcc:	68fb      	ldr	r3, [r7, #12]
 8010fce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010fd2:	2b00      	cmp	r3, #0
 8010fd4:	d007      	beq.n	8010fe6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8010fd6:	687b      	ldr	r3, [r7, #4]
 8010fd8:	681b      	ldr	r3, [r3, #0]
 8010fda:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8010fde:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8010fe0:	6878      	ldr	r0, [r7, #4]
 8010fe2:	f000 f92d 	bl	8011240 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8010fe6:	68bb      	ldr	r3, [r7, #8]
 8010fe8:	f003 0320 	and.w	r3, r3, #32
 8010fec:	2b00      	cmp	r3, #0
 8010fee:	d00c      	beq.n	801100a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8010ff0:	68fb      	ldr	r3, [r7, #12]
 8010ff2:	f003 0320 	and.w	r3, r3, #32
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d007      	beq.n	801100a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	681b      	ldr	r3, [r3, #0]
 8010ffe:	f06f 0220 	mvn.w	r2, #32
 8011002:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8011004:	6878      	ldr	r0, [r7, #4]
 8011006:	f000 faf1 	bl	80115ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 801100a:	bf00      	nop
 801100c:	3710      	adds	r7, #16
 801100e:	46bd      	mov	sp, r7
 8011010:	bd80      	pop	{r7, pc}
	...

08011014 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8011014:	b580      	push	{r7, lr}
 8011016:	b084      	sub	sp, #16
 8011018:	af00      	add	r7, sp, #0
 801101a:	6078      	str	r0, [r7, #4]
 801101c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801101e:	2300      	movs	r3, #0
 8011020:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8011022:	687b      	ldr	r3, [r7, #4]
 8011024:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8011028:	2b01      	cmp	r3, #1
 801102a:	d101      	bne.n	8011030 <HAL_TIM_ConfigClockSource+0x1c>
 801102c:	2302      	movs	r3, #2
 801102e:	e0dc      	b.n	80111ea <HAL_TIM_ConfigClockSource+0x1d6>
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	2201      	movs	r2, #1
 8011034:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	2202      	movs	r2, #2
 801103c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8011040:	687b      	ldr	r3, [r7, #4]
 8011042:	681b      	ldr	r3, [r3, #0]
 8011044:	689b      	ldr	r3, [r3, #8]
 8011046:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8011048:	68ba      	ldr	r2, [r7, #8]
 801104a:	4b6a      	ldr	r3, [pc, #424]	@ (80111f4 <HAL_TIM_ConfigClockSource+0x1e0>)
 801104c:	4013      	ands	r3, r2
 801104e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8011050:	68bb      	ldr	r3, [r7, #8]
 8011052:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8011056:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8011058:	687b      	ldr	r3, [r7, #4]
 801105a:	681b      	ldr	r3, [r3, #0]
 801105c:	68ba      	ldr	r2, [r7, #8]
 801105e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8011060:	683b      	ldr	r3, [r7, #0]
 8011062:	681b      	ldr	r3, [r3, #0]
 8011064:	4a64      	ldr	r2, [pc, #400]	@ (80111f8 <HAL_TIM_ConfigClockSource+0x1e4>)
 8011066:	4293      	cmp	r3, r2
 8011068:	f000 80a9 	beq.w	80111be <HAL_TIM_ConfigClockSource+0x1aa>
 801106c:	4a62      	ldr	r2, [pc, #392]	@ (80111f8 <HAL_TIM_ConfigClockSource+0x1e4>)
 801106e:	4293      	cmp	r3, r2
 8011070:	f200 80ae 	bhi.w	80111d0 <HAL_TIM_ConfigClockSource+0x1bc>
 8011074:	4a61      	ldr	r2, [pc, #388]	@ (80111fc <HAL_TIM_ConfigClockSource+0x1e8>)
 8011076:	4293      	cmp	r3, r2
 8011078:	f000 80a1 	beq.w	80111be <HAL_TIM_ConfigClockSource+0x1aa>
 801107c:	4a5f      	ldr	r2, [pc, #380]	@ (80111fc <HAL_TIM_ConfigClockSource+0x1e8>)
 801107e:	4293      	cmp	r3, r2
 8011080:	f200 80a6 	bhi.w	80111d0 <HAL_TIM_ConfigClockSource+0x1bc>
 8011084:	4a5e      	ldr	r2, [pc, #376]	@ (8011200 <HAL_TIM_ConfigClockSource+0x1ec>)
 8011086:	4293      	cmp	r3, r2
 8011088:	f000 8099 	beq.w	80111be <HAL_TIM_ConfigClockSource+0x1aa>
 801108c:	4a5c      	ldr	r2, [pc, #368]	@ (8011200 <HAL_TIM_ConfigClockSource+0x1ec>)
 801108e:	4293      	cmp	r3, r2
 8011090:	f200 809e 	bhi.w	80111d0 <HAL_TIM_ConfigClockSource+0x1bc>
 8011094:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8011098:	f000 8091 	beq.w	80111be <HAL_TIM_ConfigClockSource+0x1aa>
 801109c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80110a0:	f200 8096 	bhi.w	80111d0 <HAL_TIM_ConfigClockSource+0x1bc>
 80110a4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80110a8:	f000 8089 	beq.w	80111be <HAL_TIM_ConfigClockSource+0x1aa>
 80110ac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80110b0:	f200 808e 	bhi.w	80111d0 <HAL_TIM_ConfigClockSource+0x1bc>
 80110b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80110b8:	d03e      	beq.n	8011138 <HAL_TIM_ConfigClockSource+0x124>
 80110ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80110be:	f200 8087 	bhi.w	80111d0 <HAL_TIM_ConfigClockSource+0x1bc>
 80110c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80110c6:	f000 8086 	beq.w	80111d6 <HAL_TIM_ConfigClockSource+0x1c2>
 80110ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80110ce:	d87f      	bhi.n	80111d0 <HAL_TIM_ConfigClockSource+0x1bc>
 80110d0:	2b70      	cmp	r3, #112	@ 0x70
 80110d2:	d01a      	beq.n	801110a <HAL_TIM_ConfigClockSource+0xf6>
 80110d4:	2b70      	cmp	r3, #112	@ 0x70
 80110d6:	d87b      	bhi.n	80111d0 <HAL_TIM_ConfigClockSource+0x1bc>
 80110d8:	2b60      	cmp	r3, #96	@ 0x60
 80110da:	d050      	beq.n	801117e <HAL_TIM_ConfigClockSource+0x16a>
 80110dc:	2b60      	cmp	r3, #96	@ 0x60
 80110de:	d877      	bhi.n	80111d0 <HAL_TIM_ConfigClockSource+0x1bc>
 80110e0:	2b50      	cmp	r3, #80	@ 0x50
 80110e2:	d03c      	beq.n	801115e <HAL_TIM_ConfigClockSource+0x14a>
 80110e4:	2b50      	cmp	r3, #80	@ 0x50
 80110e6:	d873      	bhi.n	80111d0 <HAL_TIM_ConfigClockSource+0x1bc>
 80110e8:	2b40      	cmp	r3, #64	@ 0x40
 80110ea:	d058      	beq.n	801119e <HAL_TIM_ConfigClockSource+0x18a>
 80110ec:	2b40      	cmp	r3, #64	@ 0x40
 80110ee:	d86f      	bhi.n	80111d0 <HAL_TIM_ConfigClockSource+0x1bc>
 80110f0:	2b30      	cmp	r3, #48	@ 0x30
 80110f2:	d064      	beq.n	80111be <HAL_TIM_ConfigClockSource+0x1aa>
 80110f4:	2b30      	cmp	r3, #48	@ 0x30
 80110f6:	d86b      	bhi.n	80111d0 <HAL_TIM_ConfigClockSource+0x1bc>
 80110f8:	2b20      	cmp	r3, #32
 80110fa:	d060      	beq.n	80111be <HAL_TIM_ConfigClockSource+0x1aa>
 80110fc:	2b20      	cmp	r3, #32
 80110fe:	d867      	bhi.n	80111d0 <HAL_TIM_ConfigClockSource+0x1bc>
 8011100:	2b00      	cmp	r3, #0
 8011102:	d05c      	beq.n	80111be <HAL_TIM_ConfigClockSource+0x1aa>
 8011104:	2b10      	cmp	r3, #16
 8011106:	d05a      	beq.n	80111be <HAL_TIM_ConfigClockSource+0x1aa>
 8011108:	e062      	b.n	80111d0 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801110a:	687b      	ldr	r3, [r7, #4]
 801110c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 801110e:	683b      	ldr	r3, [r7, #0]
 8011110:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8011112:	683b      	ldr	r3, [r7, #0]
 8011114:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8011116:	683b      	ldr	r3, [r7, #0]
 8011118:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 801111a:	f000 f9b9 	bl	8011490 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 801111e:	687b      	ldr	r3, [r7, #4]
 8011120:	681b      	ldr	r3, [r3, #0]
 8011122:	689b      	ldr	r3, [r3, #8]
 8011124:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8011126:	68bb      	ldr	r3, [r7, #8]
 8011128:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 801112c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 801112e:	687b      	ldr	r3, [r7, #4]
 8011130:	681b      	ldr	r3, [r3, #0]
 8011132:	68ba      	ldr	r2, [r7, #8]
 8011134:	609a      	str	r2, [r3, #8]
      break;
 8011136:	e04f      	b.n	80111d8 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8011138:	687b      	ldr	r3, [r7, #4]
 801113a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 801113c:	683b      	ldr	r3, [r7, #0]
 801113e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8011140:	683b      	ldr	r3, [r7, #0]
 8011142:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8011144:	683b      	ldr	r3, [r7, #0]
 8011146:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8011148:	f000 f9a2 	bl	8011490 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 801114c:	687b      	ldr	r3, [r7, #4]
 801114e:	681b      	ldr	r3, [r3, #0]
 8011150:	689a      	ldr	r2, [r3, #8]
 8011152:	687b      	ldr	r3, [r7, #4]
 8011154:	681b      	ldr	r3, [r3, #0]
 8011156:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 801115a:	609a      	str	r2, [r3, #8]
      break;
 801115c:	e03c      	b.n	80111d8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801115e:	687b      	ldr	r3, [r7, #4]
 8011160:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8011162:	683b      	ldr	r3, [r7, #0]
 8011164:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8011166:	683b      	ldr	r3, [r7, #0]
 8011168:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801116a:	461a      	mov	r2, r3
 801116c:	f000 f912 	bl	8011394 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8011170:	687b      	ldr	r3, [r7, #4]
 8011172:	681b      	ldr	r3, [r3, #0]
 8011174:	2150      	movs	r1, #80	@ 0x50
 8011176:	4618      	mov	r0, r3
 8011178:	f000 f96c 	bl	8011454 <TIM_ITRx_SetConfig>
      break;
 801117c:	e02c      	b.n	80111d8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 801117e:	687b      	ldr	r3, [r7, #4]
 8011180:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8011182:	683b      	ldr	r3, [r7, #0]
 8011184:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8011186:	683b      	ldr	r3, [r7, #0]
 8011188:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 801118a:	461a      	mov	r2, r3
 801118c:	f000 f931 	bl	80113f2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8011190:	687b      	ldr	r3, [r7, #4]
 8011192:	681b      	ldr	r3, [r3, #0]
 8011194:	2160      	movs	r1, #96	@ 0x60
 8011196:	4618      	mov	r0, r3
 8011198:	f000 f95c 	bl	8011454 <TIM_ITRx_SetConfig>
      break;
 801119c:	e01c      	b.n	80111d8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801119e:	687b      	ldr	r3, [r7, #4]
 80111a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80111a2:	683b      	ldr	r3, [r7, #0]
 80111a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80111a6:	683b      	ldr	r3, [r7, #0]
 80111a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80111aa:	461a      	mov	r2, r3
 80111ac:	f000 f8f2 	bl	8011394 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80111b0:	687b      	ldr	r3, [r7, #4]
 80111b2:	681b      	ldr	r3, [r3, #0]
 80111b4:	2140      	movs	r1, #64	@ 0x40
 80111b6:	4618      	mov	r0, r3
 80111b8:	f000 f94c 	bl	8011454 <TIM_ITRx_SetConfig>
      break;
 80111bc:	e00c      	b.n	80111d8 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80111be:	687b      	ldr	r3, [r7, #4]
 80111c0:	681a      	ldr	r2, [r3, #0]
 80111c2:	683b      	ldr	r3, [r7, #0]
 80111c4:	681b      	ldr	r3, [r3, #0]
 80111c6:	4619      	mov	r1, r3
 80111c8:	4610      	mov	r0, r2
 80111ca:	f000 f943 	bl	8011454 <TIM_ITRx_SetConfig>
      break;
 80111ce:	e003      	b.n	80111d8 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 80111d0:	2301      	movs	r3, #1
 80111d2:	73fb      	strb	r3, [r7, #15]
      break;
 80111d4:	e000      	b.n	80111d8 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 80111d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80111d8:	687b      	ldr	r3, [r7, #4]
 80111da:	2201      	movs	r2, #1
 80111dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80111e0:	687b      	ldr	r3, [r7, #4]
 80111e2:	2200      	movs	r2, #0
 80111e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80111e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80111ea:	4618      	mov	r0, r3
 80111ec:	3710      	adds	r7, #16
 80111ee:	46bd      	mov	sp, r7
 80111f0:	bd80      	pop	{r7, pc}
 80111f2:	bf00      	nop
 80111f4:	ffceff88 	.word	0xffceff88
 80111f8:	00100040 	.word	0x00100040
 80111fc:	00100030 	.word	0x00100030
 8011200:	00100020 	.word	0x00100020

08011204 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8011204:	b480      	push	{r7}
 8011206:	b083      	sub	sp, #12
 8011208:	af00      	add	r7, sp, #0
 801120a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 801120c:	bf00      	nop
 801120e:	370c      	adds	r7, #12
 8011210:	46bd      	mov	sp, r7
 8011212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011216:	4770      	bx	lr

08011218 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8011218:	b480      	push	{r7}
 801121a:	b083      	sub	sp, #12
 801121c:	af00      	add	r7, sp, #0
 801121e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8011220:	bf00      	nop
 8011222:	370c      	adds	r7, #12
 8011224:	46bd      	mov	sp, r7
 8011226:	f85d 7b04 	ldr.w	r7, [sp], #4
 801122a:	4770      	bx	lr

0801122c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 801122c:	b480      	push	{r7}
 801122e:	b083      	sub	sp, #12
 8011230:	af00      	add	r7, sp, #0
 8011232:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8011234:	bf00      	nop
 8011236:	370c      	adds	r7, #12
 8011238:	46bd      	mov	sp, r7
 801123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801123e:	4770      	bx	lr

08011240 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8011240:	b480      	push	{r7}
 8011242:	b083      	sub	sp, #12
 8011244:	af00      	add	r7, sp, #0
 8011246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8011248:	bf00      	nop
 801124a:	370c      	adds	r7, #12
 801124c:	46bd      	mov	sp, r7
 801124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011252:	4770      	bx	lr

08011254 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8011254:	b480      	push	{r7}
 8011256:	b085      	sub	sp, #20
 8011258:	af00      	add	r7, sp, #0
 801125a:	6078      	str	r0, [r7, #4]
 801125c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801125e:	687b      	ldr	r3, [r7, #4]
 8011260:	681b      	ldr	r3, [r3, #0]
 8011262:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	4a43      	ldr	r2, [pc, #268]	@ (8011374 <TIM_Base_SetConfig+0x120>)
 8011268:	4293      	cmp	r3, r2
 801126a:	d013      	beq.n	8011294 <TIM_Base_SetConfig+0x40>
 801126c:	687b      	ldr	r3, [r7, #4]
 801126e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011272:	d00f      	beq.n	8011294 <TIM_Base_SetConfig+0x40>
 8011274:	687b      	ldr	r3, [r7, #4]
 8011276:	4a40      	ldr	r2, [pc, #256]	@ (8011378 <TIM_Base_SetConfig+0x124>)
 8011278:	4293      	cmp	r3, r2
 801127a:	d00b      	beq.n	8011294 <TIM_Base_SetConfig+0x40>
 801127c:	687b      	ldr	r3, [r7, #4]
 801127e:	4a3f      	ldr	r2, [pc, #252]	@ (801137c <TIM_Base_SetConfig+0x128>)
 8011280:	4293      	cmp	r3, r2
 8011282:	d007      	beq.n	8011294 <TIM_Base_SetConfig+0x40>
 8011284:	687b      	ldr	r3, [r7, #4]
 8011286:	4a3e      	ldr	r2, [pc, #248]	@ (8011380 <TIM_Base_SetConfig+0x12c>)
 8011288:	4293      	cmp	r3, r2
 801128a:	d003      	beq.n	8011294 <TIM_Base_SetConfig+0x40>
 801128c:	687b      	ldr	r3, [r7, #4]
 801128e:	4a3d      	ldr	r2, [pc, #244]	@ (8011384 <TIM_Base_SetConfig+0x130>)
 8011290:	4293      	cmp	r3, r2
 8011292:	d108      	bne.n	80112a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8011294:	68fb      	ldr	r3, [r7, #12]
 8011296:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801129a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 801129c:	683b      	ldr	r3, [r7, #0]
 801129e:	685b      	ldr	r3, [r3, #4]
 80112a0:	68fa      	ldr	r2, [r7, #12]
 80112a2:	4313      	orrs	r3, r2
 80112a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80112a6:	687b      	ldr	r3, [r7, #4]
 80112a8:	4a32      	ldr	r2, [pc, #200]	@ (8011374 <TIM_Base_SetConfig+0x120>)
 80112aa:	4293      	cmp	r3, r2
 80112ac:	d01f      	beq.n	80112ee <TIM_Base_SetConfig+0x9a>
 80112ae:	687b      	ldr	r3, [r7, #4]
 80112b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80112b4:	d01b      	beq.n	80112ee <TIM_Base_SetConfig+0x9a>
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	4a2f      	ldr	r2, [pc, #188]	@ (8011378 <TIM_Base_SetConfig+0x124>)
 80112ba:	4293      	cmp	r3, r2
 80112bc:	d017      	beq.n	80112ee <TIM_Base_SetConfig+0x9a>
 80112be:	687b      	ldr	r3, [r7, #4]
 80112c0:	4a2e      	ldr	r2, [pc, #184]	@ (801137c <TIM_Base_SetConfig+0x128>)
 80112c2:	4293      	cmp	r3, r2
 80112c4:	d013      	beq.n	80112ee <TIM_Base_SetConfig+0x9a>
 80112c6:	687b      	ldr	r3, [r7, #4]
 80112c8:	4a2d      	ldr	r2, [pc, #180]	@ (8011380 <TIM_Base_SetConfig+0x12c>)
 80112ca:	4293      	cmp	r3, r2
 80112cc:	d00f      	beq.n	80112ee <TIM_Base_SetConfig+0x9a>
 80112ce:	687b      	ldr	r3, [r7, #4]
 80112d0:	4a2c      	ldr	r2, [pc, #176]	@ (8011384 <TIM_Base_SetConfig+0x130>)
 80112d2:	4293      	cmp	r3, r2
 80112d4:	d00b      	beq.n	80112ee <TIM_Base_SetConfig+0x9a>
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	4a2b      	ldr	r2, [pc, #172]	@ (8011388 <TIM_Base_SetConfig+0x134>)
 80112da:	4293      	cmp	r3, r2
 80112dc:	d007      	beq.n	80112ee <TIM_Base_SetConfig+0x9a>
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	4a2a      	ldr	r2, [pc, #168]	@ (801138c <TIM_Base_SetConfig+0x138>)
 80112e2:	4293      	cmp	r3, r2
 80112e4:	d003      	beq.n	80112ee <TIM_Base_SetConfig+0x9a>
 80112e6:	687b      	ldr	r3, [r7, #4]
 80112e8:	4a29      	ldr	r2, [pc, #164]	@ (8011390 <TIM_Base_SetConfig+0x13c>)
 80112ea:	4293      	cmp	r3, r2
 80112ec:	d108      	bne.n	8011300 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80112ee:	68fb      	ldr	r3, [r7, #12]
 80112f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80112f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80112f6:	683b      	ldr	r3, [r7, #0]
 80112f8:	68db      	ldr	r3, [r3, #12]
 80112fa:	68fa      	ldr	r2, [r7, #12]
 80112fc:	4313      	orrs	r3, r2
 80112fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8011300:	68fb      	ldr	r3, [r7, #12]
 8011302:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8011306:	683b      	ldr	r3, [r7, #0]
 8011308:	695b      	ldr	r3, [r3, #20]
 801130a:	4313      	orrs	r3, r2
 801130c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801130e:	683b      	ldr	r3, [r7, #0]
 8011310:	689a      	ldr	r2, [r3, #8]
 8011312:	687b      	ldr	r3, [r7, #4]
 8011314:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8011316:	683b      	ldr	r3, [r7, #0]
 8011318:	681a      	ldr	r2, [r3, #0]
 801131a:	687b      	ldr	r3, [r7, #4]
 801131c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801131e:	687b      	ldr	r3, [r7, #4]
 8011320:	4a14      	ldr	r2, [pc, #80]	@ (8011374 <TIM_Base_SetConfig+0x120>)
 8011322:	4293      	cmp	r3, r2
 8011324:	d00f      	beq.n	8011346 <TIM_Base_SetConfig+0xf2>
 8011326:	687b      	ldr	r3, [r7, #4]
 8011328:	4a16      	ldr	r2, [pc, #88]	@ (8011384 <TIM_Base_SetConfig+0x130>)
 801132a:	4293      	cmp	r3, r2
 801132c:	d00b      	beq.n	8011346 <TIM_Base_SetConfig+0xf2>
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	4a15      	ldr	r2, [pc, #84]	@ (8011388 <TIM_Base_SetConfig+0x134>)
 8011332:	4293      	cmp	r3, r2
 8011334:	d007      	beq.n	8011346 <TIM_Base_SetConfig+0xf2>
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	4a14      	ldr	r2, [pc, #80]	@ (801138c <TIM_Base_SetConfig+0x138>)
 801133a:	4293      	cmp	r3, r2
 801133c:	d003      	beq.n	8011346 <TIM_Base_SetConfig+0xf2>
 801133e:	687b      	ldr	r3, [r7, #4]
 8011340:	4a13      	ldr	r2, [pc, #76]	@ (8011390 <TIM_Base_SetConfig+0x13c>)
 8011342:	4293      	cmp	r3, r2
 8011344:	d103      	bne.n	801134e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8011346:	683b      	ldr	r3, [r7, #0]
 8011348:	691a      	ldr	r2, [r3, #16]
 801134a:	687b      	ldr	r3, [r7, #4]
 801134c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 801134e:	687b      	ldr	r3, [r7, #4]
 8011350:	681b      	ldr	r3, [r3, #0]
 8011352:	f043 0204 	orr.w	r2, r3, #4
 8011356:	687b      	ldr	r3, [r7, #4]
 8011358:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 801135a:	687b      	ldr	r3, [r7, #4]
 801135c:	2201      	movs	r2, #1
 801135e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8011360:	687b      	ldr	r3, [r7, #4]
 8011362:	68fa      	ldr	r2, [r7, #12]
 8011364:	601a      	str	r2, [r3, #0]
}
 8011366:	bf00      	nop
 8011368:	3714      	adds	r7, #20
 801136a:	46bd      	mov	sp, r7
 801136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011370:	4770      	bx	lr
 8011372:	bf00      	nop
 8011374:	40010000 	.word	0x40010000
 8011378:	40000400 	.word	0x40000400
 801137c:	40000800 	.word	0x40000800
 8011380:	40000c00 	.word	0x40000c00
 8011384:	40010400 	.word	0x40010400
 8011388:	40014000 	.word	0x40014000
 801138c:	40014400 	.word	0x40014400
 8011390:	40014800 	.word	0x40014800

08011394 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8011394:	b480      	push	{r7}
 8011396:	b087      	sub	sp, #28
 8011398:	af00      	add	r7, sp, #0
 801139a:	60f8      	str	r0, [r7, #12]
 801139c:	60b9      	str	r1, [r7, #8]
 801139e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80113a0:	68fb      	ldr	r3, [r7, #12]
 80113a2:	6a1b      	ldr	r3, [r3, #32]
 80113a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80113a6:	68fb      	ldr	r3, [r7, #12]
 80113a8:	6a1b      	ldr	r3, [r3, #32]
 80113aa:	f023 0201 	bic.w	r2, r3, #1
 80113ae:	68fb      	ldr	r3, [r7, #12]
 80113b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80113b2:	68fb      	ldr	r3, [r7, #12]
 80113b4:	699b      	ldr	r3, [r3, #24]
 80113b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80113b8:	693b      	ldr	r3, [r7, #16]
 80113ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80113be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80113c0:	687b      	ldr	r3, [r7, #4]
 80113c2:	011b      	lsls	r3, r3, #4
 80113c4:	693a      	ldr	r2, [r7, #16]
 80113c6:	4313      	orrs	r3, r2
 80113c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80113ca:	697b      	ldr	r3, [r7, #20]
 80113cc:	f023 030a 	bic.w	r3, r3, #10
 80113d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80113d2:	697a      	ldr	r2, [r7, #20]
 80113d4:	68bb      	ldr	r3, [r7, #8]
 80113d6:	4313      	orrs	r3, r2
 80113d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80113da:	68fb      	ldr	r3, [r7, #12]
 80113dc:	693a      	ldr	r2, [r7, #16]
 80113de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80113e0:	68fb      	ldr	r3, [r7, #12]
 80113e2:	697a      	ldr	r2, [r7, #20]
 80113e4:	621a      	str	r2, [r3, #32]
}
 80113e6:	bf00      	nop
 80113e8:	371c      	adds	r7, #28
 80113ea:	46bd      	mov	sp, r7
 80113ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113f0:	4770      	bx	lr

080113f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80113f2:	b480      	push	{r7}
 80113f4:	b087      	sub	sp, #28
 80113f6:	af00      	add	r7, sp, #0
 80113f8:	60f8      	str	r0, [r7, #12]
 80113fa:	60b9      	str	r1, [r7, #8]
 80113fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80113fe:	68fb      	ldr	r3, [r7, #12]
 8011400:	6a1b      	ldr	r3, [r3, #32]
 8011402:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8011404:	68fb      	ldr	r3, [r7, #12]
 8011406:	6a1b      	ldr	r3, [r3, #32]
 8011408:	f023 0210 	bic.w	r2, r3, #16
 801140c:	68fb      	ldr	r3, [r7, #12]
 801140e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8011410:	68fb      	ldr	r3, [r7, #12]
 8011412:	699b      	ldr	r3, [r3, #24]
 8011414:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8011416:	693b      	ldr	r3, [r7, #16]
 8011418:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 801141c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 801141e:	687b      	ldr	r3, [r7, #4]
 8011420:	031b      	lsls	r3, r3, #12
 8011422:	693a      	ldr	r2, [r7, #16]
 8011424:	4313      	orrs	r3, r2
 8011426:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8011428:	697b      	ldr	r3, [r7, #20]
 801142a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 801142e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8011430:	68bb      	ldr	r3, [r7, #8]
 8011432:	011b      	lsls	r3, r3, #4
 8011434:	697a      	ldr	r2, [r7, #20]
 8011436:	4313      	orrs	r3, r2
 8011438:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801143a:	68fb      	ldr	r3, [r7, #12]
 801143c:	693a      	ldr	r2, [r7, #16]
 801143e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8011440:	68fb      	ldr	r3, [r7, #12]
 8011442:	697a      	ldr	r2, [r7, #20]
 8011444:	621a      	str	r2, [r3, #32]
}
 8011446:	bf00      	nop
 8011448:	371c      	adds	r7, #28
 801144a:	46bd      	mov	sp, r7
 801144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011450:	4770      	bx	lr
	...

08011454 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8011454:	b480      	push	{r7}
 8011456:	b085      	sub	sp, #20
 8011458:	af00      	add	r7, sp, #0
 801145a:	6078      	str	r0, [r7, #4]
 801145c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 801145e:	687b      	ldr	r3, [r7, #4]
 8011460:	689b      	ldr	r3, [r3, #8]
 8011462:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8011464:	68fa      	ldr	r2, [r7, #12]
 8011466:	4b09      	ldr	r3, [pc, #36]	@ (801148c <TIM_ITRx_SetConfig+0x38>)
 8011468:	4013      	ands	r3, r2
 801146a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 801146c:	683a      	ldr	r2, [r7, #0]
 801146e:	68fb      	ldr	r3, [r7, #12]
 8011470:	4313      	orrs	r3, r2
 8011472:	f043 0307 	orr.w	r3, r3, #7
 8011476:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8011478:	687b      	ldr	r3, [r7, #4]
 801147a:	68fa      	ldr	r2, [r7, #12]
 801147c:	609a      	str	r2, [r3, #8]
}
 801147e:	bf00      	nop
 8011480:	3714      	adds	r7, #20
 8011482:	46bd      	mov	sp, r7
 8011484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011488:	4770      	bx	lr
 801148a:	bf00      	nop
 801148c:	ffcfff8f 	.word	0xffcfff8f

08011490 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8011490:	b480      	push	{r7}
 8011492:	b087      	sub	sp, #28
 8011494:	af00      	add	r7, sp, #0
 8011496:	60f8      	str	r0, [r7, #12]
 8011498:	60b9      	str	r1, [r7, #8]
 801149a:	607a      	str	r2, [r7, #4]
 801149c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 801149e:	68fb      	ldr	r3, [r7, #12]
 80114a0:	689b      	ldr	r3, [r3, #8]
 80114a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80114a4:	697b      	ldr	r3, [r7, #20]
 80114a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80114aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80114ac:	683b      	ldr	r3, [r7, #0]
 80114ae:	021a      	lsls	r2, r3, #8
 80114b0:	687b      	ldr	r3, [r7, #4]
 80114b2:	431a      	orrs	r2, r3
 80114b4:	68bb      	ldr	r3, [r7, #8]
 80114b6:	4313      	orrs	r3, r2
 80114b8:	697a      	ldr	r2, [r7, #20]
 80114ba:	4313      	orrs	r3, r2
 80114bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80114be:	68fb      	ldr	r3, [r7, #12]
 80114c0:	697a      	ldr	r2, [r7, #20]
 80114c2:	609a      	str	r2, [r3, #8]
}
 80114c4:	bf00      	nop
 80114c6:	371c      	adds	r7, #28
 80114c8:	46bd      	mov	sp, r7
 80114ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114ce:	4770      	bx	lr

080114d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80114d0:	b480      	push	{r7}
 80114d2:	b085      	sub	sp, #20
 80114d4:	af00      	add	r7, sp, #0
 80114d6:	6078      	str	r0, [r7, #4]
 80114d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80114da:	687b      	ldr	r3, [r7, #4]
 80114dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80114e0:	2b01      	cmp	r3, #1
 80114e2:	d101      	bne.n	80114e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80114e4:	2302      	movs	r3, #2
 80114e6:	e06d      	b.n	80115c4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80114e8:	687b      	ldr	r3, [r7, #4]
 80114ea:	2201      	movs	r2, #1
 80114ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80114f0:	687b      	ldr	r3, [r7, #4]
 80114f2:	2202      	movs	r2, #2
 80114f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	681b      	ldr	r3, [r3, #0]
 80114fc:	685b      	ldr	r3, [r3, #4]
 80114fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8011500:	687b      	ldr	r3, [r7, #4]
 8011502:	681b      	ldr	r3, [r3, #0]
 8011504:	689b      	ldr	r3, [r3, #8]
 8011506:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8011508:	687b      	ldr	r3, [r7, #4]
 801150a:	681b      	ldr	r3, [r3, #0]
 801150c:	4a30      	ldr	r2, [pc, #192]	@ (80115d0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 801150e:	4293      	cmp	r3, r2
 8011510:	d004      	beq.n	801151c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8011512:	687b      	ldr	r3, [r7, #4]
 8011514:	681b      	ldr	r3, [r3, #0]
 8011516:	4a2f      	ldr	r2, [pc, #188]	@ (80115d4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8011518:	4293      	cmp	r3, r2
 801151a:	d108      	bne.n	801152e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 801151c:	68fb      	ldr	r3, [r7, #12]
 801151e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8011522:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8011524:	683b      	ldr	r3, [r7, #0]
 8011526:	685b      	ldr	r3, [r3, #4]
 8011528:	68fa      	ldr	r2, [r7, #12]
 801152a:	4313      	orrs	r3, r2
 801152c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 801152e:	68fb      	ldr	r3, [r7, #12]
 8011530:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011534:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8011536:	683b      	ldr	r3, [r7, #0]
 8011538:	681b      	ldr	r3, [r3, #0]
 801153a:	68fa      	ldr	r2, [r7, #12]
 801153c:	4313      	orrs	r3, r2
 801153e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8011540:	687b      	ldr	r3, [r7, #4]
 8011542:	681b      	ldr	r3, [r3, #0]
 8011544:	68fa      	ldr	r2, [r7, #12]
 8011546:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011548:	687b      	ldr	r3, [r7, #4]
 801154a:	681b      	ldr	r3, [r3, #0]
 801154c:	4a20      	ldr	r2, [pc, #128]	@ (80115d0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 801154e:	4293      	cmp	r3, r2
 8011550:	d022      	beq.n	8011598 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	681b      	ldr	r3, [r3, #0]
 8011556:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801155a:	d01d      	beq.n	8011598 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801155c:	687b      	ldr	r3, [r7, #4]
 801155e:	681b      	ldr	r3, [r3, #0]
 8011560:	4a1d      	ldr	r2, [pc, #116]	@ (80115d8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8011562:	4293      	cmp	r3, r2
 8011564:	d018      	beq.n	8011598 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	681b      	ldr	r3, [r3, #0]
 801156a:	4a1c      	ldr	r2, [pc, #112]	@ (80115dc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 801156c:	4293      	cmp	r3, r2
 801156e:	d013      	beq.n	8011598 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011570:	687b      	ldr	r3, [r7, #4]
 8011572:	681b      	ldr	r3, [r3, #0]
 8011574:	4a1a      	ldr	r2, [pc, #104]	@ (80115e0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8011576:	4293      	cmp	r3, r2
 8011578:	d00e      	beq.n	8011598 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801157a:	687b      	ldr	r3, [r7, #4]
 801157c:	681b      	ldr	r3, [r3, #0]
 801157e:	4a15      	ldr	r2, [pc, #84]	@ (80115d4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8011580:	4293      	cmp	r3, r2
 8011582:	d009      	beq.n	8011598 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011584:	687b      	ldr	r3, [r7, #4]
 8011586:	681b      	ldr	r3, [r3, #0]
 8011588:	4a16      	ldr	r2, [pc, #88]	@ (80115e4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 801158a:	4293      	cmp	r3, r2
 801158c:	d004      	beq.n	8011598 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801158e:	687b      	ldr	r3, [r7, #4]
 8011590:	681b      	ldr	r3, [r3, #0]
 8011592:	4a15      	ldr	r2, [pc, #84]	@ (80115e8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8011594:	4293      	cmp	r3, r2
 8011596:	d10c      	bne.n	80115b2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8011598:	68bb      	ldr	r3, [r7, #8]
 801159a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801159e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80115a0:	683b      	ldr	r3, [r7, #0]
 80115a2:	689b      	ldr	r3, [r3, #8]
 80115a4:	68ba      	ldr	r2, [r7, #8]
 80115a6:	4313      	orrs	r3, r2
 80115a8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80115aa:	687b      	ldr	r3, [r7, #4]
 80115ac:	681b      	ldr	r3, [r3, #0]
 80115ae:	68ba      	ldr	r2, [r7, #8]
 80115b0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80115b2:	687b      	ldr	r3, [r7, #4]
 80115b4:	2201      	movs	r2, #1
 80115b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	2200      	movs	r2, #0
 80115be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80115c2:	2300      	movs	r3, #0
}
 80115c4:	4618      	mov	r0, r3
 80115c6:	3714      	adds	r7, #20
 80115c8:	46bd      	mov	sp, r7
 80115ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115ce:	4770      	bx	lr
 80115d0:	40010000 	.word	0x40010000
 80115d4:	40010400 	.word	0x40010400
 80115d8:	40000400 	.word	0x40000400
 80115dc:	40000800 	.word	0x40000800
 80115e0:	40000c00 	.word	0x40000c00
 80115e4:	40001800 	.word	0x40001800
 80115e8:	40014000 	.word	0x40014000

080115ec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80115ec:	b480      	push	{r7}
 80115ee:	b083      	sub	sp, #12
 80115f0:	af00      	add	r7, sp, #0
 80115f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80115f4:	bf00      	nop
 80115f6:	370c      	adds	r7, #12
 80115f8:	46bd      	mov	sp, r7
 80115fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115fe:	4770      	bx	lr

08011600 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8011600:	b480      	push	{r7}
 8011602:	b083      	sub	sp, #12
 8011604:	af00      	add	r7, sp, #0
 8011606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8011608:	bf00      	nop
 801160a:	370c      	adds	r7, #12
 801160c:	46bd      	mov	sp, r7
 801160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011612:	4770      	bx	lr

08011614 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8011614:	b480      	push	{r7}
 8011616:	b083      	sub	sp, #12
 8011618:	af00      	add	r7, sp, #0
 801161a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 801161c:	bf00      	nop
 801161e:	370c      	adds	r7, #12
 8011620:	46bd      	mov	sp, r7
 8011622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011626:	4770      	bx	lr

08011628 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8011628:	b580      	push	{r7, lr}
 801162a:	b082      	sub	sp, #8
 801162c:	af00      	add	r7, sp, #0
 801162e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8011630:	687b      	ldr	r3, [r7, #4]
 8011632:	2b00      	cmp	r3, #0
 8011634:	d101      	bne.n	801163a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8011636:	2301      	movs	r3, #1
 8011638:	e042      	b.n	80116c0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 801163a:	687b      	ldr	r3, [r7, #4]
 801163c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011640:	2b00      	cmp	r3, #0
 8011642:	d106      	bne.n	8011652 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8011644:	687b      	ldr	r3, [r7, #4]
 8011646:	2200      	movs	r2, #0
 8011648:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 801164c:	6878      	ldr	r0, [r7, #4]
 801164e:	f7f3 f8c1 	bl	80047d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8011652:	687b      	ldr	r3, [r7, #4]
 8011654:	2224      	movs	r2, #36	@ 0x24
 8011656:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	681b      	ldr	r3, [r3, #0]
 801165e:	681a      	ldr	r2, [r3, #0]
 8011660:	687b      	ldr	r3, [r7, #4]
 8011662:	681b      	ldr	r3, [r3, #0]
 8011664:	f022 0201 	bic.w	r2, r2, #1
 8011668:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 801166a:	687b      	ldr	r3, [r7, #4]
 801166c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801166e:	2b00      	cmp	r3, #0
 8011670:	d002      	beq.n	8011678 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8011672:	6878      	ldr	r0, [r7, #4]
 8011674:	f001 fb20 	bl	8012cb8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8011678:	6878      	ldr	r0, [r7, #4]
 801167a:	f000 fdb5 	bl	80121e8 <UART_SetConfig>
 801167e:	4603      	mov	r3, r0
 8011680:	2b01      	cmp	r3, #1
 8011682:	d101      	bne.n	8011688 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8011684:	2301      	movs	r3, #1
 8011686:	e01b      	b.n	80116c0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	681b      	ldr	r3, [r3, #0]
 801168c:	685a      	ldr	r2, [r3, #4]
 801168e:	687b      	ldr	r3, [r7, #4]
 8011690:	681b      	ldr	r3, [r3, #0]
 8011692:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8011696:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8011698:	687b      	ldr	r3, [r7, #4]
 801169a:	681b      	ldr	r3, [r3, #0]
 801169c:	689a      	ldr	r2, [r3, #8]
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	681b      	ldr	r3, [r3, #0]
 80116a2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80116a6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80116a8:	687b      	ldr	r3, [r7, #4]
 80116aa:	681b      	ldr	r3, [r3, #0]
 80116ac:	681a      	ldr	r2, [r3, #0]
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	681b      	ldr	r3, [r3, #0]
 80116b2:	f042 0201 	orr.w	r2, r2, #1
 80116b6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80116b8:	6878      	ldr	r0, [r7, #4]
 80116ba:	f001 fb9f 	bl	8012dfc <UART_CheckIdleState>
 80116be:	4603      	mov	r3, r0
}
 80116c0:	4618      	mov	r0, r3
 80116c2:	3708      	adds	r7, #8
 80116c4:	46bd      	mov	sp, r7
 80116c6:	bd80      	pop	{r7, pc}

080116c8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80116c8:	b580      	push	{r7, lr}
 80116ca:	b08a      	sub	sp, #40	@ 0x28
 80116cc:	af00      	add	r7, sp, #0
 80116ce:	60f8      	str	r0, [r7, #12]
 80116d0:	60b9      	str	r1, [r7, #8]
 80116d2:	4613      	mov	r3, r2
 80116d4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80116d6:	68fb      	ldr	r3, [r7, #12]
 80116d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80116dc:	2b20      	cmp	r3, #32
 80116de:	d137      	bne.n	8011750 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80116e0:	68bb      	ldr	r3, [r7, #8]
 80116e2:	2b00      	cmp	r3, #0
 80116e4:	d002      	beq.n	80116ec <HAL_UART_Receive_IT+0x24>
 80116e6:	88fb      	ldrh	r3, [r7, #6]
 80116e8:	2b00      	cmp	r3, #0
 80116ea:	d101      	bne.n	80116f0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80116ec:	2301      	movs	r3, #1
 80116ee:	e030      	b.n	8011752 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80116f0:	68fb      	ldr	r3, [r7, #12]
 80116f2:	2200      	movs	r2, #0
 80116f4:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80116f6:	68fb      	ldr	r3, [r7, #12]
 80116f8:	681b      	ldr	r3, [r3, #0]
 80116fa:	4a18      	ldr	r2, [pc, #96]	@ (801175c <HAL_UART_Receive_IT+0x94>)
 80116fc:	4293      	cmp	r3, r2
 80116fe:	d01f      	beq.n	8011740 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011700:	68fb      	ldr	r3, [r7, #12]
 8011702:	681b      	ldr	r3, [r3, #0]
 8011704:	685b      	ldr	r3, [r3, #4]
 8011706:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801170a:	2b00      	cmp	r3, #0
 801170c:	d018      	beq.n	8011740 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801170e:	68fb      	ldr	r3, [r7, #12]
 8011710:	681b      	ldr	r3, [r3, #0]
 8011712:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011714:	697b      	ldr	r3, [r7, #20]
 8011716:	e853 3f00 	ldrex	r3, [r3]
 801171a:	613b      	str	r3, [r7, #16]
   return(result);
 801171c:	693b      	ldr	r3, [r7, #16]
 801171e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8011722:	627b      	str	r3, [r7, #36]	@ 0x24
 8011724:	68fb      	ldr	r3, [r7, #12]
 8011726:	681b      	ldr	r3, [r3, #0]
 8011728:	461a      	mov	r2, r3
 801172a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801172c:	623b      	str	r3, [r7, #32]
 801172e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011730:	69f9      	ldr	r1, [r7, #28]
 8011732:	6a3a      	ldr	r2, [r7, #32]
 8011734:	e841 2300 	strex	r3, r2, [r1]
 8011738:	61bb      	str	r3, [r7, #24]
   return(result);
 801173a:	69bb      	ldr	r3, [r7, #24]
 801173c:	2b00      	cmp	r3, #0
 801173e:	d1e6      	bne.n	801170e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8011740:	88fb      	ldrh	r3, [r7, #6]
 8011742:	461a      	mov	r2, r3
 8011744:	68b9      	ldr	r1, [r7, #8]
 8011746:	68f8      	ldr	r0, [r7, #12]
 8011748:	f001 fc70 	bl	801302c <UART_Start_Receive_IT>
 801174c:	4603      	mov	r3, r0
 801174e:	e000      	b.n	8011752 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8011750:	2302      	movs	r3, #2
  }
}
 8011752:	4618      	mov	r0, r3
 8011754:	3728      	adds	r7, #40	@ 0x28
 8011756:	46bd      	mov	sp, r7
 8011758:	bd80      	pop	{r7, pc}
 801175a:	bf00      	nop
 801175c:	58000c00 	.word	0x58000c00

08011760 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8011760:	b580      	push	{r7, lr}
 8011762:	b08a      	sub	sp, #40	@ 0x28
 8011764:	af00      	add	r7, sp, #0
 8011766:	60f8      	str	r0, [r7, #12]
 8011768:	60b9      	str	r1, [r7, #8]
 801176a:	4613      	mov	r3, r2
 801176c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 801176e:	68fb      	ldr	r3, [r7, #12]
 8011770:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011774:	2b20      	cmp	r3, #32
 8011776:	d167      	bne.n	8011848 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8011778:	68bb      	ldr	r3, [r7, #8]
 801177a:	2b00      	cmp	r3, #0
 801177c:	d002      	beq.n	8011784 <HAL_UART_Transmit_DMA+0x24>
 801177e:	88fb      	ldrh	r3, [r7, #6]
 8011780:	2b00      	cmp	r3, #0
 8011782:	d101      	bne.n	8011788 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8011784:	2301      	movs	r3, #1
 8011786:	e060      	b.n	801184a <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8011788:	68fb      	ldr	r3, [r7, #12]
 801178a:	68ba      	ldr	r2, [r7, #8]
 801178c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 801178e:	68fb      	ldr	r3, [r7, #12]
 8011790:	88fa      	ldrh	r2, [r7, #6]
 8011792:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8011796:	68fb      	ldr	r3, [r7, #12]
 8011798:	88fa      	ldrh	r2, [r7, #6]
 801179a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801179e:	68fb      	ldr	r3, [r7, #12]
 80117a0:	2200      	movs	r2, #0
 80117a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80117a6:	68fb      	ldr	r3, [r7, #12]
 80117a8:	2221      	movs	r2, #33	@ 0x21
 80117aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 80117ae:	68fb      	ldr	r3, [r7, #12]
 80117b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80117b2:	2b00      	cmp	r3, #0
 80117b4:	d028      	beq.n	8011808 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80117b6:	68fb      	ldr	r3, [r7, #12]
 80117b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80117ba:	4a26      	ldr	r2, [pc, #152]	@ (8011854 <HAL_UART_Transmit_DMA+0xf4>)
 80117bc:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80117be:	68fb      	ldr	r3, [r7, #12]
 80117c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80117c2:	4a25      	ldr	r2, [pc, #148]	@ (8011858 <HAL_UART_Transmit_DMA+0xf8>)
 80117c4:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80117c6:	68fb      	ldr	r3, [r7, #12]
 80117c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80117ca:	4a24      	ldr	r2, [pc, #144]	@ (801185c <HAL_UART_Transmit_DMA+0xfc>)
 80117cc:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80117ce:	68fb      	ldr	r3, [r7, #12]
 80117d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80117d2:	2200      	movs	r2, #0
 80117d4:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80117d6:	68fb      	ldr	r3, [r7, #12]
 80117d8:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80117da:	68fb      	ldr	r3, [r7, #12]
 80117dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80117de:	4619      	mov	r1, r3
 80117e0:	68fb      	ldr	r3, [r7, #12]
 80117e2:	681b      	ldr	r3, [r3, #0]
 80117e4:	3328      	adds	r3, #40	@ 0x28
 80117e6:	461a      	mov	r2, r3
 80117e8:	88fb      	ldrh	r3, [r7, #6]
 80117ea:	f7f5 f93d 	bl	8006a68 <HAL_DMA_Start_IT>
 80117ee:	4603      	mov	r3, r0
 80117f0:	2b00      	cmp	r3, #0
 80117f2:	d009      	beq.n	8011808 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80117f4:	68fb      	ldr	r3, [r7, #12]
 80117f6:	2210      	movs	r2, #16
 80117f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80117fc:	68fb      	ldr	r3, [r7, #12]
 80117fe:	2220      	movs	r2, #32
 8011800:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8011804:	2301      	movs	r3, #1
 8011806:	e020      	b.n	801184a <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8011808:	68fb      	ldr	r3, [r7, #12]
 801180a:	681b      	ldr	r3, [r3, #0]
 801180c:	2240      	movs	r2, #64	@ 0x40
 801180e:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8011810:	68fb      	ldr	r3, [r7, #12]
 8011812:	681b      	ldr	r3, [r3, #0]
 8011814:	3308      	adds	r3, #8
 8011816:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011818:	697b      	ldr	r3, [r7, #20]
 801181a:	e853 3f00 	ldrex	r3, [r3]
 801181e:	613b      	str	r3, [r7, #16]
   return(result);
 8011820:	693b      	ldr	r3, [r7, #16]
 8011822:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011826:	627b      	str	r3, [r7, #36]	@ 0x24
 8011828:	68fb      	ldr	r3, [r7, #12]
 801182a:	681b      	ldr	r3, [r3, #0]
 801182c:	3308      	adds	r3, #8
 801182e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011830:	623a      	str	r2, [r7, #32]
 8011832:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011834:	69f9      	ldr	r1, [r7, #28]
 8011836:	6a3a      	ldr	r2, [r7, #32]
 8011838:	e841 2300 	strex	r3, r2, [r1]
 801183c:	61bb      	str	r3, [r7, #24]
   return(result);
 801183e:	69bb      	ldr	r3, [r7, #24]
 8011840:	2b00      	cmp	r3, #0
 8011842:	d1e5      	bne.n	8011810 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8011844:	2300      	movs	r3, #0
 8011846:	e000      	b.n	801184a <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8011848:	2302      	movs	r3, #2
  }
}
 801184a:	4618      	mov	r0, r3
 801184c:	3728      	adds	r7, #40	@ 0x28
 801184e:	46bd      	mov	sp, r7
 8011850:	bd80      	pop	{r7, pc}
 8011852:	bf00      	nop
 8011854:	080133c1 	.word	0x080133c1
 8011858:	08013457 	.word	0x08013457
 801185c:	08013473 	.word	0x08013473

08011860 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8011860:	b580      	push	{r7, lr}
 8011862:	b09a      	sub	sp, #104	@ 0x68
 8011864:	af00      	add	r7, sp, #0
 8011866:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 8011868:	687b      	ldr	r3, [r7, #4]
 801186a:	681b      	ldr	r3, [r3, #0]
 801186c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801186e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011870:	e853 3f00 	ldrex	r3, [r3]
 8011874:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8011876:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011878:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801187c:	667b      	str	r3, [r7, #100]	@ 0x64
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	681b      	ldr	r3, [r3, #0]
 8011882:	461a      	mov	r2, r3
 8011884:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011886:	657b      	str	r3, [r7, #84]	@ 0x54
 8011888:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801188a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801188c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801188e:	e841 2300 	strex	r3, r2, [r1]
 8011892:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8011894:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011896:	2b00      	cmp	r3, #0
 8011898:	d1e6      	bne.n	8011868 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801189a:	687b      	ldr	r3, [r7, #4]
 801189c:	681b      	ldr	r3, [r3, #0]
 801189e:	3308      	adds	r3, #8
 80118a0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80118a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80118a4:	e853 3f00 	ldrex	r3, [r3]
 80118a8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80118aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80118ac:	4b51      	ldr	r3, [pc, #324]	@ (80119f4 <HAL_UART_AbortReceive_IT+0x194>)
 80118ae:	4013      	ands	r3, r2
 80118b0:	663b      	str	r3, [r7, #96]	@ 0x60
 80118b2:	687b      	ldr	r3, [r7, #4]
 80118b4:	681b      	ldr	r3, [r3, #0]
 80118b6:	3308      	adds	r3, #8
 80118b8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80118ba:	643a      	str	r2, [r7, #64]	@ 0x40
 80118bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80118be:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80118c0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80118c2:	e841 2300 	strex	r3, r2, [r1]
 80118c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80118c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118ca:	2b00      	cmp	r3, #0
 80118cc:	d1e5      	bne.n	801189a <HAL_UART_AbortReceive_IT+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80118ce:	687b      	ldr	r3, [r7, #4]
 80118d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80118d2:	2b01      	cmp	r3, #1
 80118d4:	d118      	bne.n	8011908 <HAL_UART_AbortReceive_IT+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80118d6:	687b      	ldr	r3, [r7, #4]
 80118d8:	681b      	ldr	r3, [r3, #0]
 80118da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80118dc:	6a3b      	ldr	r3, [r7, #32]
 80118de:	e853 3f00 	ldrex	r3, [r3]
 80118e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80118e4:	69fb      	ldr	r3, [r7, #28]
 80118e6:	f023 0310 	bic.w	r3, r3, #16
 80118ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80118ec:	687b      	ldr	r3, [r7, #4]
 80118ee:	681b      	ldr	r3, [r3, #0]
 80118f0:	461a      	mov	r2, r3
 80118f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80118f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80118f6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80118f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80118fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80118fc:	e841 2300 	strex	r3, r2, [r1]
 8011900:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011904:	2b00      	cmp	r3, #0
 8011906:	d1e6      	bne.n	80118d6 <HAL_UART_AbortReceive_IT+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011908:	687b      	ldr	r3, [r7, #4]
 801190a:	681b      	ldr	r3, [r3, #0]
 801190c:	689b      	ldr	r3, [r3, #8]
 801190e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011912:	2b40      	cmp	r3, #64	@ 0x40
 8011914:	d154      	bne.n	80119c0 <HAL_UART_AbortReceive_IT+0x160>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	681b      	ldr	r3, [r3, #0]
 801191a:	3308      	adds	r3, #8
 801191c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801191e:	68fb      	ldr	r3, [r7, #12]
 8011920:	e853 3f00 	ldrex	r3, [r3]
 8011924:	60bb      	str	r3, [r7, #8]
   return(result);
 8011926:	68bb      	ldr	r3, [r7, #8]
 8011928:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801192c:	65bb      	str	r3, [r7, #88]	@ 0x58
 801192e:	687b      	ldr	r3, [r7, #4]
 8011930:	681b      	ldr	r3, [r3, #0]
 8011932:	3308      	adds	r3, #8
 8011934:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011936:	61ba      	str	r2, [r7, #24]
 8011938:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801193a:	6979      	ldr	r1, [r7, #20]
 801193c:	69ba      	ldr	r2, [r7, #24]
 801193e:	e841 2300 	strex	r3, r2, [r1]
 8011942:	613b      	str	r3, [r7, #16]
   return(result);
 8011944:	693b      	ldr	r3, [r7, #16]
 8011946:	2b00      	cmp	r3, #0
 8011948:	d1e5      	bne.n	8011916 <HAL_UART_AbortReceive_IT+0xb6>

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 801194a:	687b      	ldr	r3, [r7, #4]
 801194c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011950:	2b00      	cmp	r3, #0
 8011952:	d017      	beq.n	8011984 <HAL_UART_AbortReceive_IT+0x124>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801195a:	4a27      	ldr	r2, [pc, #156]	@ (80119f8 <HAL_UART_AbortReceive_IT+0x198>)
 801195c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801195e:	687b      	ldr	r3, [r7, #4]
 8011960:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011964:	4618      	mov	r0, r3
 8011966:	f7f5 fe07 	bl	8007578 <HAL_DMA_Abort_IT>
 801196a:	4603      	mov	r3, r0
 801196c:	2b00      	cmp	r3, #0
 801196e:	d03c      	beq.n	80119ea <HAL_UART_AbortReceive_IT+0x18a>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8011970:	687b      	ldr	r3, [r7, #4]
 8011972:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011976:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011978:	687a      	ldr	r2, [r7, #4]
 801197a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 801197e:	4610      	mov	r0, r2
 8011980:	4798      	blx	r3
 8011982:	e032      	b.n	80119ea <HAL_UART_AbortReceive_IT+0x18a>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	2200      	movs	r2, #0
 8011988:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	2200      	movs	r2, #0
 8011990:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	681b      	ldr	r3, [r3, #0]
 8011996:	220f      	movs	r2, #15
 8011998:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	681b      	ldr	r3, [r3, #0]
 801199e:	699a      	ldr	r2, [r3, #24]
 80119a0:	687b      	ldr	r3, [r7, #4]
 80119a2:	681b      	ldr	r3, [r3, #0]
 80119a4:	f042 0208 	orr.w	r2, r2, #8
 80119a8:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	2220      	movs	r2, #32
 80119ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	2200      	movs	r2, #0
 80119b6:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 80119b8:	6878      	ldr	r0, [r7, #4]
 80119ba:	f000 fbff 	bl	80121bc <HAL_UART_AbortReceiveCpltCallback>
 80119be:	e014      	b.n	80119ea <HAL_UART_AbortReceive_IT+0x18a>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 80119c0:	687b      	ldr	r3, [r7, #4]
 80119c2:	2200      	movs	r2, #0
 80119c4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 80119c8:	687b      	ldr	r3, [r7, #4]
 80119ca:	2200      	movs	r2, #0
 80119cc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80119ce:	687b      	ldr	r3, [r7, #4]
 80119d0:	681b      	ldr	r3, [r3, #0]
 80119d2:	220f      	movs	r2, #15
 80119d4:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80119d6:	687b      	ldr	r3, [r7, #4]
 80119d8:	2220      	movs	r2, #32
 80119da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80119de:	687b      	ldr	r3, [r7, #4]
 80119e0:	2200      	movs	r2, #0
 80119e2:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 80119e4:	6878      	ldr	r0, [r7, #4]
 80119e6:	f000 fbe9 	bl	80121bc <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80119ea:	2300      	movs	r3, #0
}
 80119ec:	4618      	mov	r0, r3
 80119ee:	3768      	adds	r7, #104	@ 0x68
 80119f0:	46bd      	mov	sp, r7
 80119f2:	bd80      	pop	{r7, pc}
 80119f4:	effffffe 	.word	0xeffffffe
 80119f8:	08013517 	.word	0x08013517

080119fc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80119fc:	b580      	push	{r7, lr}
 80119fe:	b0ba      	sub	sp, #232	@ 0xe8
 8011a00:	af00      	add	r7, sp, #0
 8011a02:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	681b      	ldr	r3, [r3, #0]
 8011a08:	69db      	ldr	r3, [r3, #28]
 8011a0a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8011a0e:	687b      	ldr	r3, [r7, #4]
 8011a10:	681b      	ldr	r3, [r3, #0]
 8011a12:	681b      	ldr	r3, [r3, #0]
 8011a14:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8011a18:	687b      	ldr	r3, [r7, #4]
 8011a1a:	681b      	ldr	r3, [r3, #0]
 8011a1c:	689b      	ldr	r3, [r3, #8]
 8011a1e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8011a22:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8011a26:	f640 030f 	movw	r3, #2063	@ 0x80f
 8011a2a:	4013      	ands	r3, r2
 8011a2c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8011a30:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8011a34:	2b00      	cmp	r3, #0
 8011a36:	d11b      	bne.n	8011a70 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8011a38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011a3c:	f003 0320 	and.w	r3, r3, #32
 8011a40:	2b00      	cmp	r3, #0
 8011a42:	d015      	beq.n	8011a70 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8011a44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011a48:	f003 0320 	and.w	r3, r3, #32
 8011a4c:	2b00      	cmp	r3, #0
 8011a4e:	d105      	bne.n	8011a5c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8011a50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011a54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8011a58:	2b00      	cmp	r3, #0
 8011a5a:	d009      	beq.n	8011a70 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8011a5c:	687b      	ldr	r3, [r7, #4]
 8011a5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011a60:	2b00      	cmp	r3, #0
 8011a62:	f000 8393 	beq.w	801218c <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8011a66:	687b      	ldr	r3, [r7, #4]
 8011a68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011a6a:	6878      	ldr	r0, [r7, #4]
 8011a6c:	4798      	blx	r3
      }
      return;
 8011a6e:	e38d      	b.n	801218c <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8011a70:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8011a74:	2b00      	cmp	r3, #0
 8011a76:	f000 8123 	beq.w	8011cc0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8011a7a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8011a7e:	4b8d      	ldr	r3, [pc, #564]	@ (8011cb4 <HAL_UART_IRQHandler+0x2b8>)
 8011a80:	4013      	ands	r3, r2
 8011a82:	2b00      	cmp	r3, #0
 8011a84:	d106      	bne.n	8011a94 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8011a86:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8011a8a:	4b8b      	ldr	r3, [pc, #556]	@ (8011cb8 <HAL_UART_IRQHandler+0x2bc>)
 8011a8c:	4013      	ands	r3, r2
 8011a8e:	2b00      	cmp	r3, #0
 8011a90:	f000 8116 	beq.w	8011cc0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8011a94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011a98:	f003 0301 	and.w	r3, r3, #1
 8011a9c:	2b00      	cmp	r3, #0
 8011a9e:	d011      	beq.n	8011ac4 <HAL_UART_IRQHandler+0xc8>
 8011aa0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011aa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011aa8:	2b00      	cmp	r3, #0
 8011aaa:	d00b      	beq.n	8011ac4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	681b      	ldr	r3, [r3, #0]
 8011ab0:	2201      	movs	r2, #1
 8011ab2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8011ab4:	687b      	ldr	r3, [r7, #4]
 8011ab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011aba:	f043 0201 	orr.w	r2, r3, #1
 8011abe:	687b      	ldr	r3, [r7, #4]
 8011ac0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011ac4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011ac8:	f003 0302 	and.w	r3, r3, #2
 8011acc:	2b00      	cmp	r3, #0
 8011ace:	d011      	beq.n	8011af4 <HAL_UART_IRQHandler+0xf8>
 8011ad0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011ad4:	f003 0301 	and.w	r3, r3, #1
 8011ad8:	2b00      	cmp	r3, #0
 8011ada:	d00b      	beq.n	8011af4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8011adc:	687b      	ldr	r3, [r7, #4]
 8011ade:	681b      	ldr	r3, [r3, #0]
 8011ae0:	2202      	movs	r2, #2
 8011ae2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011ae4:	687b      	ldr	r3, [r7, #4]
 8011ae6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011aea:	f043 0204 	orr.w	r2, r3, #4
 8011aee:	687b      	ldr	r3, [r7, #4]
 8011af0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011af4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011af8:	f003 0304 	and.w	r3, r3, #4
 8011afc:	2b00      	cmp	r3, #0
 8011afe:	d011      	beq.n	8011b24 <HAL_UART_IRQHandler+0x128>
 8011b00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011b04:	f003 0301 	and.w	r3, r3, #1
 8011b08:	2b00      	cmp	r3, #0
 8011b0a:	d00b      	beq.n	8011b24 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8011b0c:	687b      	ldr	r3, [r7, #4]
 8011b0e:	681b      	ldr	r3, [r3, #0]
 8011b10:	2204      	movs	r2, #4
 8011b12:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8011b14:	687b      	ldr	r3, [r7, #4]
 8011b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011b1a:	f043 0202 	orr.w	r2, r3, #2
 8011b1e:	687b      	ldr	r3, [r7, #4]
 8011b20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8011b24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011b28:	f003 0308 	and.w	r3, r3, #8
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	d017      	beq.n	8011b60 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8011b30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011b34:	f003 0320 	and.w	r3, r3, #32
 8011b38:	2b00      	cmp	r3, #0
 8011b3a:	d105      	bne.n	8011b48 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8011b3c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8011b40:	4b5c      	ldr	r3, [pc, #368]	@ (8011cb4 <HAL_UART_IRQHandler+0x2b8>)
 8011b42:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8011b44:	2b00      	cmp	r3, #0
 8011b46:	d00b      	beq.n	8011b60 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8011b48:	687b      	ldr	r3, [r7, #4]
 8011b4a:	681b      	ldr	r3, [r3, #0]
 8011b4c:	2208      	movs	r2, #8
 8011b4e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8011b50:	687b      	ldr	r3, [r7, #4]
 8011b52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011b56:	f043 0208 	orr.w	r2, r3, #8
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8011b60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011b64:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8011b68:	2b00      	cmp	r3, #0
 8011b6a:	d012      	beq.n	8011b92 <HAL_UART_IRQHandler+0x196>
 8011b6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011b70:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8011b74:	2b00      	cmp	r3, #0
 8011b76:	d00c      	beq.n	8011b92 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8011b78:	687b      	ldr	r3, [r7, #4]
 8011b7a:	681b      	ldr	r3, [r3, #0]
 8011b7c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8011b80:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8011b82:	687b      	ldr	r3, [r7, #4]
 8011b84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011b88:	f043 0220 	orr.w	r2, r3, #32
 8011b8c:	687b      	ldr	r3, [r7, #4]
 8011b8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8011b92:	687b      	ldr	r3, [r7, #4]
 8011b94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011b98:	2b00      	cmp	r3, #0
 8011b9a:	f000 82f9 	beq.w	8012190 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8011b9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011ba2:	f003 0320 	and.w	r3, r3, #32
 8011ba6:	2b00      	cmp	r3, #0
 8011ba8:	d013      	beq.n	8011bd2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8011baa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011bae:	f003 0320 	and.w	r3, r3, #32
 8011bb2:	2b00      	cmp	r3, #0
 8011bb4:	d105      	bne.n	8011bc2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8011bb6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011bba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8011bbe:	2b00      	cmp	r3, #0
 8011bc0:	d007      	beq.n	8011bd2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8011bc2:	687b      	ldr	r3, [r7, #4]
 8011bc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011bc6:	2b00      	cmp	r3, #0
 8011bc8:	d003      	beq.n	8011bd2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011bce:	6878      	ldr	r0, [r7, #4]
 8011bd0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8011bd2:	687b      	ldr	r3, [r7, #4]
 8011bd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011bd8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8011bdc:	687b      	ldr	r3, [r7, #4]
 8011bde:	681b      	ldr	r3, [r3, #0]
 8011be0:	689b      	ldr	r3, [r3, #8]
 8011be2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011be6:	2b40      	cmp	r3, #64	@ 0x40
 8011be8:	d005      	beq.n	8011bf6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8011bea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8011bee:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8011bf2:	2b00      	cmp	r3, #0
 8011bf4:	d054      	beq.n	8011ca0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8011bf6:	6878      	ldr	r0, [r7, #4]
 8011bf8:	f001 fb7c 	bl	80132f4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011bfc:	687b      	ldr	r3, [r7, #4]
 8011bfe:	681b      	ldr	r3, [r3, #0]
 8011c00:	689b      	ldr	r3, [r3, #8]
 8011c02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011c06:	2b40      	cmp	r3, #64	@ 0x40
 8011c08:	d146      	bne.n	8011c98 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011c0a:	687b      	ldr	r3, [r7, #4]
 8011c0c:	681b      	ldr	r3, [r3, #0]
 8011c0e:	3308      	adds	r3, #8
 8011c10:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c14:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011c18:	e853 3f00 	ldrex	r3, [r3]
 8011c1c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8011c20:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011c24:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011c28:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8011c2c:	687b      	ldr	r3, [r7, #4]
 8011c2e:	681b      	ldr	r3, [r3, #0]
 8011c30:	3308      	adds	r3, #8
 8011c32:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8011c36:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8011c3a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c3e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8011c42:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8011c46:	e841 2300 	strex	r3, r2, [r1]
 8011c4a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8011c4e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011c52:	2b00      	cmp	r3, #0
 8011c54:	d1d9      	bne.n	8011c0a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8011c56:	687b      	ldr	r3, [r7, #4]
 8011c58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011c5c:	2b00      	cmp	r3, #0
 8011c5e:	d017      	beq.n	8011c90 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8011c60:	687b      	ldr	r3, [r7, #4]
 8011c62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011c66:	4a15      	ldr	r2, [pc, #84]	@ (8011cbc <HAL_UART_IRQHandler+0x2c0>)
 8011c68:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8011c6a:	687b      	ldr	r3, [r7, #4]
 8011c6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011c70:	4618      	mov	r0, r3
 8011c72:	f7f5 fc81 	bl	8007578 <HAL_DMA_Abort_IT>
 8011c76:	4603      	mov	r3, r0
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	d019      	beq.n	8011cb0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8011c7c:	687b      	ldr	r3, [r7, #4]
 8011c7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011c82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011c84:	687a      	ldr	r2, [r7, #4]
 8011c86:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8011c8a:	4610      	mov	r0, r2
 8011c8c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011c8e:	e00f      	b.n	8011cb0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8011c90:	6878      	ldr	r0, [r7, #4]
 8011c92:	f7ef fe58 	bl	8001946 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011c96:	e00b      	b.n	8011cb0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8011c98:	6878      	ldr	r0, [r7, #4]
 8011c9a:	f7ef fe54 	bl	8001946 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011c9e:	e007      	b.n	8011cb0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8011ca0:	6878      	ldr	r0, [r7, #4]
 8011ca2:	f7ef fe50 	bl	8001946 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011ca6:	687b      	ldr	r3, [r7, #4]
 8011ca8:	2200      	movs	r2, #0
 8011caa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8011cae:	e26f      	b.n	8012190 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011cb0:	bf00      	nop
    return;
 8011cb2:	e26d      	b.n	8012190 <HAL_UART_IRQHandler+0x794>
 8011cb4:	10000001 	.word	0x10000001
 8011cb8:	04000120 	.word	0x04000120
 8011cbc:	080134f3 	.word	0x080134f3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011cc4:	2b01      	cmp	r3, #1
 8011cc6:	f040 8203 	bne.w	80120d0 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8011cca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011cce:	f003 0310 	and.w	r3, r3, #16
 8011cd2:	2b00      	cmp	r3, #0
 8011cd4:	f000 81fc 	beq.w	80120d0 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8011cd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011cdc:	f003 0310 	and.w	r3, r3, #16
 8011ce0:	2b00      	cmp	r3, #0
 8011ce2:	f000 81f5 	beq.w	80120d0 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	681b      	ldr	r3, [r3, #0]
 8011cea:	2210      	movs	r2, #16
 8011cec:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011cee:	687b      	ldr	r3, [r7, #4]
 8011cf0:	681b      	ldr	r3, [r3, #0]
 8011cf2:	689b      	ldr	r3, [r3, #8]
 8011cf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011cf8:	2b40      	cmp	r3, #64	@ 0x40
 8011cfa:	f040 816d 	bne.w	8011fd8 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011d04:	681b      	ldr	r3, [r3, #0]
 8011d06:	4aa4      	ldr	r2, [pc, #656]	@ (8011f98 <HAL_UART_IRQHandler+0x59c>)
 8011d08:	4293      	cmp	r3, r2
 8011d0a:	d068      	beq.n	8011dde <HAL_UART_IRQHandler+0x3e2>
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011d12:	681b      	ldr	r3, [r3, #0]
 8011d14:	4aa1      	ldr	r2, [pc, #644]	@ (8011f9c <HAL_UART_IRQHandler+0x5a0>)
 8011d16:	4293      	cmp	r3, r2
 8011d18:	d061      	beq.n	8011dde <HAL_UART_IRQHandler+0x3e2>
 8011d1a:	687b      	ldr	r3, [r7, #4]
 8011d1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011d20:	681b      	ldr	r3, [r3, #0]
 8011d22:	4a9f      	ldr	r2, [pc, #636]	@ (8011fa0 <HAL_UART_IRQHandler+0x5a4>)
 8011d24:	4293      	cmp	r3, r2
 8011d26:	d05a      	beq.n	8011dde <HAL_UART_IRQHandler+0x3e2>
 8011d28:	687b      	ldr	r3, [r7, #4]
 8011d2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011d2e:	681b      	ldr	r3, [r3, #0]
 8011d30:	4a9c      	ldr	r2, [pc, #624]	@ (8011fa4 <HAL_UART_IRQHandler+0x5a8>)
 8011d32:	4293      	cmp	r3, r2
 8011d34:	d053      	beq.n	8011dde <HAL_UART_IRQHandler+0x3e2>
 8011d36:	687b      	ldr	r3, [r7, #4]
 8011d38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011d3c:	681b      	ldr	r3, [r3, #0]
 8011d3e:	4a9a      	ldr	r2, [pc, #616]	@ (8011fa8 <HAL_UART_IRQHandler+0x5ac>)
 8011d40:	4293      	cmp	r3, r2
 8011d42:	d04c      	beq.n	8011dde <HAL_UART_IRQHandler+0x3e2>
 8011d44:	687b      	ldr	r3, [r7, #4]
 8011d46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011d4a:	681b      	ldr	r3, [r3, #0]
 8011d4c:	4a97      	ldr	r2, [pc, #604]	@ (8011fac <HAL_UART_IRQHandler+0x5b0>)
 8011d4e:	4293      	cmp	r3, r2
 8011d50:	d045      	beq.n	8011dde <HAL_UART_IRQHandler+0x3e2>
 8011d52:	687b      	ldr	r3, [r7, #4]
 8011d54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011d58:	681b      	ldr	r3, [r3, #0]
 8011d5a:	4a95      	ldr	r2, [pc, #596]	@ (8011fb0 <HAL_UART_IRQHandler+0x5b4>)
 8011d5c:	4293      	cmp	r3, r2
 8011d5e:	d03e      	beq.n	8011dde <HAL_UART_IRQHandler+0x3e2>
 8011d60:	687b      	ldr	r3, [r7, #4]
 8011d62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011d66:	681b      	ldr	r3, [r3, #0]
 8011d68:	4a92      	ldr	r2, [pc, #584]	@ (8011fb4 <HAL_UART_IRQHandler+0x5b8>)
 8011d6a:	4293      	cmp	r3, r2
 8011d6c:	d037      	beq.n	8011dde <HAL_UART_IRQHandler+0x3e2>
 8011d6e:	687b      	ldr	r3, [r7, #4]
 8011d70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011d74:	681b      	ldr	r3, [r3, #0]
 8011d76:	4a90      	ldr	r2, [pc, #576]	@ (8011fb8 <HAL_UART_IRQHandler+0x5bc>)
 8011d78:	4293      	cmp	r3, r2
 8011d7a:	d030      	beq.n	8011dde <HAL_UART_IRQHandler+0x3e2>
 8011d7c:	687b      	ldr	r3, [r7, #4]
 8011d7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011d82:	681b      	ldr	r3, [r3, #0]
 8011d84:	4a8d      	ldr	r2, [pc, #564]	@ (8011fbc <HAL_UART_IRQHandler+0x5c0>)
 8011d86:	4293      	cmp	r3, r2
 8011d88:	d029      	beq.n	8011dde <HAL_UART_IRQHandler+0x3e2>
 8011d8a:	687b      	ldr	r3, [r7, #4]
 8011d8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011d90:	681b      	ldr	r3, [r3, #0]
 8011d92:	4a8b      	ldr	r2, [pc, #556]	@ (8011fc0 <HAL_UART_IRQHandler+0x5c4>)
 8011d94:	4293      	cmp	r3, r2
 8011d96:	d022      	beq.n	8011dde <HAL_UART_IRQHandler+0x3e2>
 8011d98:	687b      	ldr	r3, [r7, #4]
 8011d9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011d9e:	681b      	ldr	r3, [r3, #0]
 8011da0:	4a88      	ldr	r2, [pc, #544]	@ (8011fc4 <HAL_UART_IRQHandler+0x5c8>)
 8011da2:	4293      	cmp	r3, r2
 8011da4:	d01b      	beq.n	8011dde <HAL_UART_IRQHandler+0x3e2>
 8011da6:	687b      	ldr	r3, [r7, #4]
 8011da8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011dac:	681b      	ldr	r3, [r3, #0]
 8011dae:	4a86      	ldr	r2, [pc, #536]	@ (8011fc8 <HAL_UART_IRQHandler+0x5cc>)
 8011db0:	4293      	cmp	r3, r2
 8011db2:	d014      	beq.n	8011dde <HAL_UART_IRQHandler+0x3e2>
 8011db4:	687b      	ldr	r3, [r7, #4]
 8011db6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011dba:	681b      	ldr	r3, [r3, #0]
 8011dbc:	4a83      	ldr	r2, [pc, #524]	@ (8011fcc <HAL_UART_IRQHandler+0x5d0>)
 8011dbe:	4293      	cmp	r3, r2
 8011dc0:	d00d      	beq.n	8011dde <HAL_UART_IRQHandler+0x3e2>
 8011dc2:	687b      	ldr	r3, [r7, #4]
 8011dc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011dc8:	681b      	ldr	r3, [r3, #0]
 8011dca:	4a81      	ldr	r2, [pc, #516]	@ (8011fd0 <HAL_UART_IRQHandler+0x5d4>)
 8011dcc:	4293      	cmp	r3, r2
 8011dce:	d006      	beq.n	8011dde <HAL_UART_IRQHandler+0x3e2>
 8011dd0:	687b      	ldr	r3, [r7, #4]
 8011dd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011dd6:	681b      	ldr	r3, [r3, #0]
 8011dd8:	4a7e      	ldr	r2, [pc, #504]	@ (8011fd4 <HAL_UART_IRQHandler+0x5d8>)
 8011dda:	4293      	cmp	r3, r2
 8011ddc:	d106      	bne.n	8011dec <HAL_UART_IRQHandler+0x3f0>
 8011dde:	687b      	ldr	r3, [r7, #4]
 8011de0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011de4:	681b      	ldr	r3, [r3, #0]
 8011de6:	685b      	ldr	r3, [r3, #4]
 8011de8:	b29b      	uxth	r3, r3
 8011dea:	e005      	b.n	8011df8 <HAL_UART_IRQHandler+0x3fc>
 8011dec:	687b      	ldr	r3, [r7, #4]
 8011dee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011df2:	681b      	ldr	r3, [r3, #0]
 8011df4:	685b      	ldr	r3, [r3, #4]
 8011df6:	b29b      	uxth	r3, r3
 8011df8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8011dfc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8011e00:	2b00      	cmp	r3, #0
 8011e02:	f000 80ad 	beq.w	8011f60 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8011e06:	687b      	ldr	r3, [r7, #4]
 8011e08:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011e0c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8011e10:	429a      	cmp	r2, r3
 8011e12:	f080 80a5 	bcs.w	8011f60 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8011e16:	687b      	ldr	r3, [r7, #4]
 8011e18:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8011e1c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8011e20:	687b      	ldr	r3, [r7, #4]
 8011e22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011e26:	69db      	ldr	r3, [r3, #28]
 8011e28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011e2c:	f000 8087 	beq.w	8011f3e <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011e30:	687b      	ldr	r3, [r7, #4]
 8011e32:	681b      	ldr	r3, [r3, #0]
 8011e34:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011e38:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011e3c:	e853 3f00 	ldrex	r3, [r3]
 8011e40:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8011e44:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8011e48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011e4c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8011e50:	687b      	ldr	r3, [r7, #4]
 8011e52:	681b      	ldr	r3, [r3, #0]
 8011e54:	461a      	mov	r2, r3
 8011e56:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8011e5a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011e5e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011e62:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8011e66:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8011e6a:	e841 2300 	strex	r3, r2, [r1]
 8011e6e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8011e72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011e76:	2b00      	cmp	r3, #0
 8011e78:	d1da      	bne.n	8011e30 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011e7a:	687b      	ldr	r3, [r7, #4]
 8011e7c:	681b      	ldr	r3, [r3, #0]
 8011e7e:	3308      	adds	r3, #8
 8011e80:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011e82:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011e84:	e853 3f00 	ldrex	r3, [r3]
 8011e88:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8011e8a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011e8c:	f023 0301 	bic.w	r3, r3, #1
 8011e90:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8011e94:	687b      	ldr	r3, [r7, #4]
 8011e96:	681b      	ldr	r3, [r3, #0]
 8011e98:	3308      	adds	r3, #8
 8011e9a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8011e9e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8011ea2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011ea4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8011ea6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8011eaa:	e841 2300 	strex	r3, r2, [r1]
 8011eae:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8011eb0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011eb2:	2b00      	cmp	r3, #0
 8011eb4:	d1e1      	bne.n	8011e7a <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011eb6:	687b      	ldr	r3, [r7, #4]
 8011eb8:	681b      	ldr	r3, [r3, #0]
 8011eba:	3308      	adds	r3, #8
 8011ebc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ebe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8011ec0:	e853 3f00 	ldrex	r3, [r3]
 8011ec4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8011ec6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011ec8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011ecc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	681b      	ldr	r3, [r3, #0]
 8011ed4:	3308      	adds	r3, #8
 8011ed6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8011eda:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8011edc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011ede:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8011ee0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8011ee2:	e841 2300 	strex	r3, r2, [r1]
 8011ee6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8011ee8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011eea:	2b00      	cmp	r3, #0
 8011eec:	d1e3      	bne.n	8011eb6 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8011eee:	687b      	ldr	r3, [r7, #4]
 8011ef0:	2220      	movs	r2, #32
 8011ef2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011ef6:	687b      	ldr	r3, [r7, #4]
 8011ef8:	2200      	movs	r2, #0
 8011efa:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011efc:	687b      	ldr	r3, [r7, #4]
 8011efe:	681b      	ldr	r3, [r3, #0]
 8011f00:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011f02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011f04:	e853 3f00 	ldrex	r3, [r3]
 8011f08:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8011f0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011f0c:	f023 0310 	bic.w	r3, r3, #16
 8011f10:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8011f14:	687b      	ldr	r3, [r7, #4]
 8011f16:	681b      	ldr	r3, [r3, #0]
 8011f18:	461a      	mov	r2, r3
 8011f1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011f1e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011f20:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011f22:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8011f24:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011f26:	e841 2300 	strex	r3, r2, [r1]
 8011f2a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8011f2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011f2e:	2b00      	cmp	r3, #0
 8011f30:	d1e4      	bne.n	8011efc <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8011f32:	687b      	ldr	r3, [r7, #4]
 8011f34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011f38:	4618      	mov	r0, r3
 8011f3a:	f7f4 ffff 	bl	8006f3c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8011f3e:	687b      	ldr	r3, [r7, #4]
 8011f40:	2202      	movs	r2, #2
 8011f42:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8011f44:	687b      	ldr	r3, [r7, #4]
 8011f46:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8011f4a:	687b      	ldr	r3, [r7, #4]
 8011f4c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011f50:	b29b      	uxth	r3, r3
 8011f52:	1ad3      	subs	r3, r2, r3
 8011f54:	b29b      	uxth	r3, r3
 8011f56:	4619      	mov	r1, r3
 8011f58:	6878      	ldr	r0, [r7, #4]
 8011f5a:	f000 f939 	bl	80121d0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8011f5e:	e119      	b.n	8012194 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8011f60:	687b      	ldr	r3, [r7, #4]
 8011f62:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011f66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8011f6a:	429a      	cmp	r2, r3
 8011f6c:	f040 8112 	bne.w	8012194 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8011f70:	687b      	ldr	r3, [r7, #4]
 8011f72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011f76:	69db      	ldr	r3, [r3, #28]
 8011f78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011f7c:	f040 810a 	bne.w	8012194 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8011f80:	687b      	ldr	r3, [r7, #4]
 8011f82:	2202      	movs	r2, #2
 8011f84:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011f86:	687b      	ldr	r3, [r7, #4]
 8011f88:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011f8c:	4619      	mov	r1, r3
 8011f8e:	6878      	ldr	r0, [r7, #4]
 8011f90:	f000 f91e 	bl	80121d0 <HAL_UARTEx_RxEventCallback>
      return;
 8011f94:	e0fe      	b.n	8012194 <HAL_UART_IRQHandler+0x798>
 8011f96:	bf00      	nop
 8011f98:	40020010 	.word	0x40020010
 8011f9c:	40020028 	.word	0x40020028
 8011fa0:	40020040 	.word	0x40020040
 8011fa4:	40020058 	.word	0x40020058
 8011fa8:	40020070 	.word	0x40020070
 8011fac:	40020088 	.word	0x40020088
 8011fb0:	400200a0 	.word	0x400200a0
 8011fb4:	400200b8 	.word	0x400200b8
 8011fb8:	40020410 	.word	0x40020410
 8011fbc:	40020428 	.word	0x40020428
 8011fc0:	40020440 	.word	0x40020440
 8011fc4:	40020458 	.word	0x40020458
 8011fc8:	40020470 	.word	0x40020470
 8011fcc:	40020488 	.word	0x40020488
 8011fd0:	400204a0 	.word	0x400204a0
 8011fd4:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8011fd8:	687b      	ldr	r3, [r7, #4]
 8011fda:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8011fde:	687b      	ldr	r3, [r7, #4]
 8011fe0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011fe4:	b29b      	uxth	r3, r3
 8011fe6:	1ad3      	subs	r3, r2, r3
 8011fe8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8011fec:	687b      	ldr	r3, [r7, #4]
 8011fee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011ff2:	b29b      	uxth	r3, r3
 8011ff4:	2b00      	cmp	r3, #0
 8011ff6:	f000 80cf 	beq.w	8012198 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8011ffa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8011ffe:	2b00      	cmp	r3, #0
 8012000:	f000 80ca 	beq.w	8012198 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012004:	687b      	ldr	r3, [r7, #4]
 8012006:	681b      	ldr	r3, [r3, #0]
 8012008:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801200a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801200c:	e853 3f00 	ldrex	r3, [r3]
 8012010:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8012012:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012014:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012018:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 801201c:	687b      	ldr	r3, [r7, #4]
 801201e:	681b      	ldr	r3, [r3, #0]
 8012020:	461a      	mov	r2, r3
 8012022:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8012026:	647b      	str	r3, [r7, #68]	@ 0x44
 8012028:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801202a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801202c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801202e:	e841 2300 	strex	r3, r2, [r1]
 8012032:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8012034:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012036:	2b00      	cmp	r3, #0
 8012038:	d1e4      	bne.n	8012004 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801203a:	687b      	ldr	r3, [r7, #4]
 801203c:	681b      	ldr	r3, [r3, #0]
 801203e:	3308      	adds	r3, #8
 8012040:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012044:	e853 3f00 	ldrex	r3, [r3]
 8012048:	623b      	str	r3, [r7, #32]
   return(result);
 801204a:	6a3a      	ldr	r2, [r7, #32]
 801204c:	4b55      	ldr	r3, [pc, #340]	@ (80121a4 <HAL_UART_IRQHandler+0x7a8>)
 801204e:	4013      	ands	r3, r2
 8012050:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8012054:	687b      	ldr	r3, [r7, #4]
 8012056:	681b      	ldr	r3, [r3, #0]
 8012058:	3308      	adds	r3, #8
 801205a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 801205e:	633a      	str	r2, [r7, #48]	@ 0x30
 8012060:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012062:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8012064:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012066:	e841 2300 	strex	r3, r2, [r1]
 801206a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801206c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801206e:	2b00      	cmp	r3, #0
 8012070:	d1e3      	bne.n	801203a <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	2220      	movs	r2, #32
 8012076:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801207a:	687b      	ldr	r3, [r7, #4]
 801207c:	2200      	movs	r2, #0
 801207e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8012080:	687b      	ldr	r3, [r7, #4]
 8012082:	2200      	movs	r2, #0
 8012084:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012086:	687b      	ldr	r3, [r7, #4]
 8012088:	681b      	ldr	r3, [r3, #0]
 801208a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801208c:	693b      	ldr	r3, [r7, #16]
 801208e:	e853 3f00 	ldrex	r3, [r3]
 8012092:	60fb      	str	r3, [r7, #12]
   return(result);
 8012094:	68fb      	ldr	r3, [r7, #12]
 8012096:	f023 0310 	bic.w	r3, r3, #16
 801209a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 801209e:	687b      	ldr	r3, [r7, #4]
 80120a0:	681b      	ldr	r3, [r3, #0]
 80120a2:	461a      	mov	r2, r3
 80120a4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80120a8:	61fb      	str	r3, [r7, #28]
 80120aa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80120ac:	69b9      	ldr	r1, [r7, #24]
 80120ae:	69fa      	ldr	r2, [r7, #28]
 80120b0:	e841 2300 	strex	r3, r2, [r1]
 80120b4:	617b      	str	r3, [r7, #20]
   return(result);
 80120b6:	697b      	ldr	r3, [r7, #20]
 80120b8:	2b00      	cmp	r3, #0
 80120ba:	d1e4      	bne.n	8012086 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80120bc:	687b      	ldr	r3, [r7, #4]
 80120be:	2202      	movs	r2, #2
 80120c0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80120c2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80120c6:	4619      	mov	r1, r3
 80120c8:	6878      	ldr	r0, [r7, #4]
 80120ca:	f000 f881 	bl	80121d0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80120ce:	e063      	b.n	8012198 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80120d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80120d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80120d8:	2b00      	cmp	r3, #0
 80120da:	d00e      	beq.n	80120fa <HAL_UART_IRQHandler+0x6fe>
 80120dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80120e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80120e4:	2b00      	cmp	r3, #0
 80120e6:	d008      	beq.n	80120fa <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80120e8:	687b      	ldr	r3, [r7, #4]
 80120ea:	681b      	ldr	r3, [r3, #0]
 80120ec:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80120f0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80120f2:	6878      	ldr	r0, [r7, #4]
 80120f4:	f001 ff80 	bl	8013ff8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80120f8:	e051      	b.n	801219e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80120fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80120fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012102:	2b00      	cmp	r3, #0
 8012104:	d014      	beq.n	8012130 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8012106:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801210a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801210e:	2b00      	cmp	r3, #0
 8012110:	d105      	bne.n	801211e <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8012112:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8012116:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801211a:	2b00      	cmp	r3, #0
 801211c:	d008      	beq.n	8012130 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 801211e:	687b      	ldr	r3, [r7, #4]
 8012120:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012122:	2b00      	cmp	r3, #0
 8012124:	d03a      	beq.n	801219c <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8012126:	687b      	ldr	r3, [r7, #4]
 8012128:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801212a:	6878      	ldr	r0, [r7, #4]
 801212c:	4798      	blx	r3
    }
    return;
 801212e:	e035      	b.n	801219c <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8012130:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012134:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012138:	2b00      	cmp	r3, #0
 801213a:	d009      	beq.n	8012150 <HAL_UART_IRQHandler+0x754>
 801213c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012140:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012144:	2b00      	cmp	r3, #0
 8012146:	d003      	beq.n	8012150 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8012148:	6878      	ldr	r0, [r7, #4]
 801214a:	f001 fa09 	bl	8013560 <UART_EndTransmit_IT>
    return;
 801214e:	e026      	b.n	801219e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8012150:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012154:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8012158:	2b00      	cmp	r3, #0
 801215a:	d009      	beq.n	8012170 <HAL_UART_IRQHandler+0x774>
 801215c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012160:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8012164:	2b00      	cmp	r3, #0
 8012166:	d003      	beq.n	8012170 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8012168:	6878      	ldr	r0, [r7, #4]
 801216a:	f001 ff59 	bl	8014020 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801216e:	e016      	b.n	801219e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8012170:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012174:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8012178:	2b00      	cmp	r3, #0
 801217a:	d010      	beq.n	801219e <HAL_UART_IRQHandler+0x7a2>
 801217c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012180:	2b00      	cmp	r3, #0
 8012182:	da0c      	bge.n	801219e <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8012184:	6878      	ldr	r0, [r7, #4]
 8012186:	f001 ff41 	bl	801400c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801218a:	e008      	b.n	801219e <HAL_UART_IRQHandler+0x7a2>
      return;
 801218c:	bf00      	nop
 801218e:	e006      	b.n	801219e <HAL_UART_IRQHandler+0x7a2>
    return;
 8012190:	bf00      	nop
 8012192:	e004      	b.n	801219e <HAL_UART_IRQHandler+0x7a2>
      return;
 8012194:	bf00      	nop
 8012196:	e002      	b.n	801219e <HAL_UART_IRQHandler+0x7a2>
      return;
 8012198:	bf00      	nop
 801219a:	e000      	b.n	801219e <HAL_UART_IRQHandler+0x7a2>
    return;
 801219c:	bf00      	nop
  }
}
 801219e:	37e8      	adds	r7, #232	@ 0xe8
 80121a0:	46bd      	mov	sp, r7
 80121a2:	bd80      	pop	{r7, pc}
 80121a4:	effffffe 	.word	0xeffffffe

080121a8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80121a8:	b480      	push	{r7}
 80121aa:	b083      	sub	sp, #12
 80121ac:	af00      	add	r7, sp, #0
 80121ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80121b0:	bf00      	nop
 80121b2:	370c      	adds	r7, #12
 80121b4:	46bd      	mov	sp, r7
 80121b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121ba:	4770      	bx	lr

080121bc <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80121bc:	b480      	push	{r7}
 80121be:	b083      	sub	sp, #12
 80121c0:	af00      	add	r7, sp, #0
 80121c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80121c4:	bf00      	nop
 80121c6:	370c      	adds	r7, #12
 80121c8:	46bd      	mov	sp, r7
 80121ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121ce:	4770      	bx	lr

080121d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80121d0:	b480      	push	{r7}
 80121d2:	b083      	sub	sp, #12
 80121d4:	af00      	add	r7, sp, #0
 80121d6:	6078      	str	r0, [r7, #4]
 80121d8:	460b      	mov	r3, r1
 80121da:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80121dc:	bf00      	nop
 80121de:	370c      	adds	r7, #12
 80121e0:	46bd      	mov	sp, r7
 80121e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121e6:	4770      	bx	lr

080121e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80121e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80121ec:	b092      	sub	sp, #72	@ 0x48
 80121ee:	af00      	add	r7, sp, #0
 80121f0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80121f2:	2300      	movs	r3, #0
 80121f4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80121f8:	697b      	ldr	r3, [r7, #20]
 80121fa:	689a      	ldr	r2, [r3, #8]
 80121fc:	697b      	ldr	r3, [r7, #20]
 80121fe:	691b      	ldr	r3, [r3, #16]
 8012200:	431a      	orrs	r2, r3
 8012202:	697b      	ldr	r3, [r7, #20]
 8012204:	695b      	ldr	r3, [r3, #20]
 8012206:	431a      	orrs	r2, r3
 8012208:	697b      	ldr	r3, [r7, #20]
 801220a:	69db      	ldr	r3, [r3, #28]
 801220c:	4313      	orrs	r3, r2
 801220e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8012210:	697b      	ldr	r3, [r7, #20]
 8012212:	681b      	ldr	r3, [r3, #0]
 8012214:	681a      	ldr	r2, [r3, #0]
 8012216:	4bbe      	ldr	r3, [pc, #760]	@ (8012510 <UART_SetConfig+0x328>)
 8012218:	4013      	ands	r3, r2
 801221a:	697a      	ldr	r2, [r7, #20]
 801221c:	6812      	ldr	r2, [r2, #0]
 801221e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8012220:	430b      	orrs	r3, r1
 8012222:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8012224:	697b      	ldr	r3, [r7, #20]
 8012226:	681b      	ldr	r3, [r3, #0]
 8012228:	685b      	ldr	r3, [r3, #4]
 801222a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 801222e:	697b      	ldr	r3, [r7, #20]
 8012230:	68da      	ldr	r2, [r3, #12]
 8012232:	697b      	ldr	r3, [r7, #20]
 8012234:	681b      	ldr	r3, [r3, #0]
 8012236:	430a      	orrs	r2, r1
 8012238:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 801223a:	697b      	ldr	r3, [r7, #20]
 801223c:	699b      	ldr	r3, [r3, #24]
 801223e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8012240:	697b      	ldr	r3, [r7, #20]
 8012242:	681b      	ldr	r3, [r3, #0]
 8012244:	4ab3      	ldr	r2, [pc, #716]	@ (8012514 <UART_SetConfig+0x32c>)
 8012246:	4293      	cmp	r3, r2
 8012248:	d004      	beq.n	8012254 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 801224a:	697b      	ldr	r3, [r7, #20]
 801224c:	6a1b      	ldr	r3, [r3, #32]
 801224e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012250:	4313      	orrs	r3, r2
 8012252:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8012254:	697b      	ldr	r3, [r7, #20]
 8012256:	681b      	ldr	r3, [r3, #0]
 8012258:	689a      	ldr	r2, [r3, #8]
 801225a:	4baf      	ldr	r3, [pc, #700]	@ (8012518 <UART_SetConfig+0x330>)
 801225c:	4013      	ands	r3, r2
 801225e:	697a      	ldr	r2, [r7, #20]
 8012260:	6812      	ldr	r2, [r2, #0]
 8012262:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8012264:	430b      	orrs	r3, r1
 8012266:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8012268:	697b      	ldr	r3, [r7, #20]
 801226a:	681b      	ldr	r3, [r3, #0]
 801226c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801226e:	f023 010f 	bic.w	r1, r3, #15
 8012272:	697b      	ldr	r3, [r7, #20]
 8012274:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012276:	697b      	ldr	r3, [r7, #20]
 8012278:	681b      	ldr	r3, [r3, #0]
 801227a:	430a      	orrs	r2, r1
 801227c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 801227e:	697b      	ldr	r3, [r7, #20]
 8012280:	681b      	ldr	r3, [r3, #0]
 8012282:	4aa6      	ldr	r2, [pc, #664]	@ (801251c <UART_SetConfig+0x334>)
 8012284:	4293      	cmp	r3, r2
 8012286:	d177      	bne.n	8012378 <UART_SetConfig+0x190>
 8012288:	4ba5      	ldr	r3, [pc, #660]	@ (8012520 <UART_SetConfig+0x338>)
 801228a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801228c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8012290:	2b28      	cmp	r3, #40	@ 0x28
 8012292:	d86d      	bhi.n	8012370 <UART_SetConfig+0x188>
 8012294:	a201      	add	r2, pc, #4	@ (adr r2, 801229c <UART_SetConfig+0xb4>)
 8012296:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801229a:	bf00      	nop
 801229c:	08012341 	.word	0x08012341
 80122a0:	08012371 	.word	0x08012371
 80122a4:	08012371 	.word	0x08012371
 80122a8:	08012371 	.word	0x08012371
 80122ac:	08012371 	.word	0x08012371
 80122b0:	08012371 	.word	0x08012371
 80122b4:	08012371 	.word	0x08012371
 80122b8:	08012371 	.word	0x08012371
 80122bc:	08012349 	.word	0x08012349
 80122c0:	08012371 	.word	0x08012371
 80122c4:	08012371 	.word	0x08012371
 80122c8:	08012371 	.word	0x08012371
 80122cc:	08012371 	.word	0x08012371
 80122d0:	08012371 	.word	0x08012371
 80122d4:	08012371 	.word	0x08012371
 80122d8:	08012371 	.word	0x08012371
 80122dc:	08012351 	.word	0x08012351
 80122e0:	08012371 	.word	0x08012371
 80122e4:	08012371 	.word	0x08012371
 80122e8:	08012371 	.word	0x08012371
 80122ec:	08012371 	.word	0x08012371
 80122f0:	08012371 	.word	0x08012371
 80122f4:	08012371 	.word	0x08012371
 80122f8:	08012371 	.word	0x08012371
 80122fc:	08012359 	.word	0x08012359
 8012300:	08012371 	.word	0x08012371
 8012304:	08012371 	.word	0x08012371
 8012308:	08012371 	.word	0x08012371
 801230c:	08012371 	.word	0x08012371
 8012310:	08012371 	.word	0x08012371
 8012314:	08012371 	.word	0x08012371
 8012318:	08012371 	.word	0x08012371
 801231c:	08012361 	.word	0x08012361
 8012320:	08012371 	.word	0x08012371
 8012324:	08012371 	.word	0x08012371
 8012328:	08012371 	.word	0x08012371
 801232c:	08012371 	.word	0x08012371
 8012330:	08012371 	.word	0x08012371
 8012334:	08012371 	.word	0x08012371
 8012338:	08012371 	.word	0x08012371
 801233c:	08012369 	.word	0x08012369
 8012340:	2301      	movs	r3, #1
 8012342:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012346:	e222      	b.n	801278e <UART_SetConfig+0x5a6>
 8012348:	2304      	movs	r3, #4
 801234a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801234e:	e21e      	b.n	801278e <UART_SetConfig+0x5a6>
 8012350:	2308      	movs	r3, #8
 8012352:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012356:	e21a      	b.n	801278e <UART_SetConfig+0x5a6>
 8012358:	2310      	movs	r3, #16
 801235a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801235e:	e216      	b.n	801278e <UART_SetConfig+0x5a6>
 8012360:	2320      	movs	r3, #32
 8012362:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012366:	e212      	b.n	801278e <UART_SetConfig+0x5a6>
 8012368:	2340      	movs	r3, #64	@ 0x40
 801236a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801236e:	e20e      	b.n	801278e <UART_SetConfig+0x5a6>
 8012370:	2380      	movs	r3, #128	@ 0x80
 8012372:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012376:	e20a      	b.n	801278e <UART_SetConfig+0x5a6>
 8012378:	697b      	ldr	r3, [r7, #20]
 801237a:	681b      	ldr	r3, [r3, #0]
 801237c:	4a69      	ldr	r2, [pc, #420]	@ (8012524 <UART_SetConfig+0x33c>)
 801237e:	4293      	cmp	r3, r2
 8012380:	d130      	bne.n	80123e4 <UART_SetConfig+0x1fc>
 8012382:	4b67      	ldr	r3, [pc, #412]	@ (8012520 <UART_SetConfig+0x338>)
 8012384:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012386:	f003 0307 	and.w	r3, r3, #7
 801238a:	2b05      	cmp	r3, #5
 801238c:	d826      	bhi.n	80123dc <UART_SetConfig+0x1f4>
 801238e:	a201      	add	r2, pc, #4	@ (adr r2, 8012394 <UART_SetConfig+0x1ac>)
 8012390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012394:	080123ad 	.word	0x080123ad
 8012398:	080123b5 	.word	0x080123b5
 801239c:	080123bd 	.word	0x080123bd
 80123a0:	080123c5 	.word	0x080123c5
 80123a4:	080123cd 	.word	0x080123cd
 80123a8:	080123d5 	.word	0x080123d5
 80123ac:	2300      	movs	r3, #0
 80123ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80123b2:	e1ec      	b.n	801278e <UART_SetConfig+0x5a6>
 80123b4:	2304      	movs	r3, #4
 80123b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80123ba:	e1e8      	b.n	801278e <UART_SetConfig+0x5a6>
 80123bc:	2308      	movs	r3, #8
 80123be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80123c2:	e1e4      	b.n	801278e <UART_SetConfig+0x5a6>
 80123c4:	2310      	movs	r3, #16
 80123c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80123ca:	e1e0      	b.n	801278e <UART_SetConfig+0x5a6>
 80123cc:	2320      	movs	r3, #32
 80123ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80123d2:	e1dc      	b.n	801278e <UART_SetConfig+0x5a6>
 80123d4:	2340      	movs	r3, #64	@ 0x40
 80123d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80123da:	e1d8      	b.n	801278e <UART_SetConfig+0x5a6>
 80123dc:	2380      	movs	r3, #128	@ 0x80
 80123de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80123e2:	e1d4      	b.n	801278e <UART_SetConfig+0x5a6>
 80123e4:	697b      	ldr	r3, [r7, #20]
 80123e6:	681b      	ldr	r3, [r3, #0]
 80123e8:	4a4f      	ldr	r2, [pc, #316]	@ (8012528 <UART_SetConfig+0x340>)
 80123ea:	4293      	cmp	r3, r2
 80123ec:	d130      	bne.n	8012450 <UART_SetConfig+0x268>
 80123ee:	4b4c      	ldr	r3, [pc, #304]	@ (8012520 <UART_SetConfig+0x338>)
 80123f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80123f2:	f003 0307 	and.w	r3, r3, #7
 80123f6:	2b05      	cmp	r3, #5
 80123f8:	d826      	bhi.n	8012448 <UART_SetConfig+0x260>
 80123fa:	a201      	add	r2, pc, #4	@ (adr r2, 8012400 <UART_SetConfig+0x218>)
 80123fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012400:	08012419 	.word	0x08012419
 8012404:	08012421 	.word	0x08012421
 8012408:	08012429 	.word	0x08012429
 801240c:	08012431 	.word	0x08012431
 8012410:	08012439 	.word	0x08012439
 8012414:	08012441 	.word	0x08012441
 8012418:	2300      	movs	r3, #0
 801241a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801241e:	e1b6      	b.n	801278e <UART_SetConfig+0x5a6>
 8012420:	2304      	movs	r3, #4
 8012422:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012426:	e1b2      	b.n	801278e <UART_SetConfig+0x5a6>
 8012428:	2308      	movs	r3, #8
 801242a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801242e:	e1ae      	b.n	801278e <UART_SetConfig+0x5a6>
 8012430:	2310      	movs	r3, #16
 8012432:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012436:	e1aa      	b.n	801278e <UART_SetConfig+0x5a6>
 8012438:	2320      	movs	r3, #32
 801243a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801243e:	e1a6      	b.n	801278e <UART_SetConfig+0x5a6>
 8012440:	2340      	movs	r3, #64	@ 0x40
 8012442:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012446:	e1a2      	b.n	801278e <UART_SetConfig+0x5a6>
 8012448:	2380      	movs	r3, #128	@ 0x80
 801244a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801244e:	e19e      	b.n	801278e <UART_SetConfig+0x5a6>
 8012450:	697b      	ldr	r3, [r7, #20]
 8012452:	681b      	ldr	r3, [r3, #0]
 8012454:	4a35      	ldr	r2, [pc, #212]	@ (801252c <UART_SetConfig+0x344>)
 8012456:	4293      	cmp	r3, r2
 8012458:	d130      	bne.n	80124bc <UART_SetConfig+0x2d4>
 801245a:	4b31      	ldr	r3, [pc, #196]	@ (8012520 <UART_SetConfig+0x338>)
 801245c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801245e:	f003 0307 	and.w	r3, r3, #7
 8012462:	2b05      	cmp	r3, #5
 8012464:	d826      	bhi.n	80124b4 <UART_SetConfig+0x2cc>
 8012466:	a201      	add	r2, pc, #4	@ (adr r2, 801246c <UART_SetConfig+0x284>)
 8012468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801246c:	08012485 	.word	0x08012485
 8012470:	0801248d 	.word	0x0801248d
 8012474:	08012495 	.word	0x08012495
 8012478:	0801249d 	.word	0x0801249d
 801247c:	080124a5 	.word	0x080124a5
 8012480:	080124ad 	.word	0x080124ad
 8012484:	2300      	movs	r3, #0
 8012486:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801248a:	e180      	b.n	801278e <UART_SetConfig+0x5a6>
 801248c:	2304      	movs	r3, #4
 801248e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012492:	e17c      	b.n	801278e <UART_SetConfig+0x5a6>
 8012494:	2308      	movs	r3, #8
 8012496:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801249a:	e178      	b.n	801278e <UART_SetConfig+0x5a6>
 801249c:	2310      	movs	r3, #16
 801249e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80124a2:	e174      	b.n	801278e <UART_SetConfig+0x5a6>
 80124a4:	2320      	movs	r3, #32
 80124a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80124aa:	e170      	b.n	801278e <UART_SetConfig+0x5a6>
 80124ac:	2340      	movs	r3, #64	@ 0x40
 80124ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80124b2:	e16c      	b.n	801278e <UART_SetConfig+0x5a6>
 80124b4:	2380      	movs	r3, #128	@ 0x80
 80124b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80124ba:	e168      	b.n	801278e <UART_SetConfig+0x5a6>
 80124bc:	697b      	ldr	r3, [r7, #20]
 80124be:	681b      	ldr	r3, [r3, #0]
 80124c0:	4a1b      	ldr	r2, [pc, #108]	@ (8012530 <UART_SetConfig+0x348>)
 80124c2:	4293      	cmp	r3, r2
 80124c4:	d142      	bne.n	801254c <UART_SetConfig+0x364>
 80124c6:	4b16      	ldr	r3, [pc, #88]	@ (8012520 <UART_SetConfig+0x338>)
 80124c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80124ca:	f003 0307 	and.w	r3, r3, #7
 80124ce:	2b05      	cmp	r3, #5
 80124d0:	d838      	bhi.n	8012544 <UART_SetConfig+0x35c>
 80124d2:	a201      	add	r2, pc, #4	@ (adr r2, 80124d8 <UART_SetConfig+0x2f0>)
 80124d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80124d8:	080124f1 	.word	0x080124f1
 80124dc:	080124f9 	.word	0x080124f9
 80124e0:	08012501 	.word	0x08012501
 80124e4:	08012509 	.word	0x08012509
 80124e8:	08012535 	.word	0x08012535
 80124ec:	0801253d 	.word	0x0801253d
 80124f0:	2300      	movs	r3, #0
 80124f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80124f6:	e14a      	b.n	801278e <UART_SetConfig+0x5a6>
 80124f8:	2304      	movs	r3, #4
 80124fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80124fe:	e146      	b.n	801278e <UART_SetConfig+0x5a6>
 8012500:	2308      	movs	r3, #8
 8012502:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012506:	e142      	b.n	801278e <UART_SetConfig+0x5a6>
 8012508:	2310      	movs	r3, #16
 801250a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801250e:	e13e      	b.n	801278e <UART_SetConfig+0x5a6>
 8012510:	cfff69f3 	.word	0xcfff69f3
 8012514:	58000c00 	.word	0x58000c00
 8012518:	11fff4ff 	.word	0x11fff4ff
 801251c:	40011000 	.word	0x40011000
 8012520:	58024400 	.word	0x58024400
 8012524:	40004400 	.word	0x40004400
 8012528:	40004800 	.word	0x40004800
 801252c:	40004c00 	.word	0x40004c00
 8012530:	40005000 	.word	0x40005000
 8012534:	2320      	movs	r3, #32
 8012536:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801253a:	e128      	b.n	801278e <UART_SetConfig+0x5a6>
 801253c:	2340      	movs	r3, #64	@ 0x40
 801253e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012542:	e124      	b.n	801278e <UART_SetConfig+0x5a6>
 8012544:	2380      	movs	r3, #128	@ 0x80
 8012546:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801254a:	e120      	b.n	801278e <UART_SetConfig+0x5a6>
 801254c:	697b      	ldr	r3, [r7, #20]
 801254e:	681b      	ldr	r3, [r3, #0]
 8012550:	4acb      	ldr	r2, [pc, #812]	@ (8012880 <UART_SetConfig+0x698>)
 8012552:	4293      	cmp	r3, r2
 8012554:	d176      	bne.n	8012644 <UART_SetConfig+0x45c>
 8012556:	4bcb      	ldr	r3, [pc, #812]	@ (8012884 <UART_SetConfig+0x69c>)
 8012558:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801255a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801255e:	2b28      	cmp	r3, #40	@ 0x28
 8012560:	d86c      	bhi.n	801263c <UART_SetConfig+0x454>
 8012562:	a201      	add	r2, pc, #4	@ (adr r2, 8012568 <UART_SetConfig+0x380>)
 8012564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012568:	0801260d 	.word	0x0801260d
 801256c:	0801263d 	.word	0x0801263d
 8012570:	0801263d 	.word	0x0801263d
 8012574:	0801263d 	.word	0x0801263d
 8012578:	0801263d 	.word	0x0801263d
 801257c:	0801263d 	.word	0x0801263d
 8012580:	0801263d 	.word	0x0801263d
 8012584:	0801263d 	.word	0x0801263d
 8012588:	08012615 	.word	0x08012615
 801258c:	0801263d 	.word	0x0801263d
 8012590:	0801263d 	.word	0x0801263d
 8012594:	0801263d 	.word	0x0801263d
 8012598:	0801263d 	.word	0x0801263d
 801259c:	0801263d 	.word	0x0801263d
 80125a0:	0801263d 	.word	0x0801263d
 80125a4:	0801263d 	.word	0x0801263d
 80125a8:	0801261d 	.word	0x0801261d
 80125ac:	0801263d 	.word	0x0801263d
 80125b0:	0801263d 	.word	0x0801263d
 80125b4:	0801263d 	.word	0x0801263d
 80125b8:	0801263d 	.word	0x0801263d
 80125bc:	0801263d 	.word	0x0801263d
 80125c0:	0801263d 	.word	0x0801263d
 80125c4:	0801263d 	.word	0x0801263d
 80125c8:	08012625 	.word	0x08012625
 80125cc:	0801263d 	.word	0x0801263d
 80125d0:	0801263d 	.word	0x0801263d
 80125d4:	0801263d 	.word	0x0801263d
 80125d8:	0801263d 	.word	0x0801263d
 80125dc:	0801263d 	.word	0x0801263d
 80125e0:	0801263d 	.word	0x0801263d
 80125e4:	0801263d 	.word	0x0801263d
 80125e8:	0801262d 	.word	0x0801262d
 80125ec:	0801263d 	.word	0x0801263d
 80125f0:	0801263d 	.word	0x0801263d
 80125f4:	0801263d 	.word	0x0801263d
 80125f8:	0801263d 	.word	0x0801263d
 80125fc:	0801263d 	.word	0x0801263d
 8012600:	0801263d 	.word	0x0801263d
 8012604:	0801263d 	.word	0x0801263d
 8012608:	08012635 	.word	0x08012635
 801260c:	2301      	movs	r3, #1
 801260e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012612:	e0bc      	b.n	801278e <UART_SetConfig+0x5a6>
 8012614:	2304      	movs	r3, #4
 8012616:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801261a:	e0b8      	b.n	801278e <UART_SetConfig+0x5a6>
 801261c:	2308      	movs	r3, #8
 801261e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012622:	e0b4      	b.n	801278e <UART_SetConfig+0x5a6>
 8012624:	2310      	movs	r3, #16
 8012626:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801262a:	e0b0      	b.n	801278e <UART_SetConfig+0x5a6>
 801262c:	2320      	movs	r3, #32
 801262e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012632:	e0ac      	b.n	801278e <UART_SetConfig+0x5a6>
 8012634:	2340      	movs	r3, #64	@ 0x40
 8012636:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801263a:	e0a8      	b.n	801278e <UART_SetConfig+0x5a6>
 801263c:	2380      	movs	r3, #128	@ 0x80
 801263e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012642:	e0a4      	b.n	801278e <UART_SetConfig+0x5a6>
 8012644:	697b      	ldr	r3, [r7, #20]
 8012646:	681b      	ldr	r3, [r3, #0]
 8012648:	4a8f      	ldr	r2, [pc, #572]	@ (8012888 <UART_SetConfig+0x6a0>)
 801264a:	4293      	cmp	r3, r2
 801264c:	d130      	bne.n	80126b0 <UART_SetConfig+0x4c8>
 801264e:	4b8d      	ldr	r3, [pc, #564]	@ (8012884 <UART_SetConfig+0x69c>)
 8012650:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012652:	f003 0307 	and.w	r3, r3, #7
 8012656:	2b05      	cmp	r3, #5
 8012658:	d826      	bhi.n	80126a8 <UART_SetConfig+0x4c0>
 801265a:	a201      	add	r2, pc, #4	@ (adr r2, 8012660 <UART_SetConfig+0x478>)
 801265c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012660:	08012679 	.word	0x08012679
 8012664:	08012681 	.word	0x08012681
 8012668:	08012689 	.word	0x08012689
 801266c:	08012691 	.word	0x08012691
 8012670:	08012699 	.word	0x08012699
 8012674:	080126a1 	.word	0x080126a1
 8012678:	2300      	movs	r3, #0
 801267a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801267e:	e086      	b.n	801278e <UART_SetConfig+0x5a6>
 8012680:	2304      	movs	r3, #4
 8012682:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012686:	e082      	b.n	801278e <UART_SetConfig+0x5a6>
 8012688:	2308      	movs	r3, #8
 801268a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801268e:	e07e      	b.n	801278e <UART_SetConfig+0x5a6>
 8012690:	2310      	movs	r3, #16
 8012692:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012696:	e07a      	b.n	801278e <UART_SetConfig+0x5a6>
 8012698:	2320      	movs	r3, #32
 801269a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801269e:	e076      	b.n	801278e <UART_SetConfig+0x5a6>
 80126a0:	2340      	movs	r3, #64	@ 0x40
 80126a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80126a6:	e072      	b.n	801278e <UART_SetConfig+0x5a6>
 80126a8:	2380      	movs	r3, #128	@ 0x80
 80126aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80126ae:	e06e      	b.n	801278e <UART_SetConfig+0x5a6>
 80126b0:	697b      	ldr	r3, [r7, #20]
 80126b2:	681b      	ldr	r3, [r3, #0]
 80126b4:	4a75      	ldr	r2, [pc, #468]	@ (801288c <UART_SetConfig+0x6a4>)
 80126b6:	4293      	cmp	r3, r2
 80126b8:	d130      	bne.n	801271c <UART_SetConfig+0x534>
 80126ba:	4b72      	ldr	r3, [pc, #456]	@ (8012884 <UART_SetConfig+0x69c>)
 80126bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80126be:	f003 0307 	and.w	r3, r3, #7
 80126c2:	2b05      	cmp	r3, #5
 80126c4:	d826      	bhi.n	8012714 <UART_SetConfig+0x52c>
 80126c6:	a201      	add	r2, pc, #4	@ (adr r2, 80126cc <UART_SetConfig+0x4e4>)
 80126c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80126cc:	080126e5 	.word	0x080126e5
 80126d0:	080126ed 	.word	0x080126ed
 80126d4:	080126f5 	.word	0x080126f5
 80126d8:	080126fd 	.word	0x080126fd
 80126dc:	08012705 	.word	0x08012705
 80126e0:	0801270d 	.word	0x0801270d
 80126e4:	2300      	movs	r3, #0
 80126e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80126ea:	e050      	b.n	801278e <UART_SetConfig+0x5a6>
 80126ec:	2304      	movs	r3, #4
 80126ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80126f2:	e04c      	b.n	801278e <UART_SetConfig+0x5a6>
 80126f4:	2308      	movs	r3, #8
 80126f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80126fa:	e048      	b.n	801278e <UART_SetConfig+0x5a6>
 80126fc:	2310      	movs	r3, #16
 80126fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012702:	e044      	b.n	801278e <UART_SetConfig+0x5a6>
 8012704:	2320      	movs	r3, #32
 8012706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801270a:	e040      	b.n	801278e <UART_SetConfig+0x5a6>
 801270c:	2340      	movs	r3, #64	@ 0x40
 801270e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012712:	e03c      	b.n	801278e <UART_SetConfig+0x5a6>
 8012714:	2380      	movs	r3, #128	@ 0x80
 8012716:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801271a:	e038      	b.n	801278e <UART_SetConfig+0x5a6>
 801271c:	697b      	ldr	r3, [r7, #20]
 801271e:	681b      	ldr	r3, [r3, #0]
 8012720:	4a5b      	ldr	r2, [pc, #364]	@ (8012890 <UART_SetConfig+0x6a8>)
 8012722:	4293      	cmp	r3, r2
 8012724:	d130      	bne.n	8012788 <UART_SetConfig+0x5a0>
 8012726:	4b57      	ldr	r3, [pc, #348]	@ (8012884 <UART_SetConfig+0x69c>)
 8012728:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801272a:	f003 0307 	and.w	r3, r3, #7
 801272e:	2b05      	cmp	r3, #5
 8012730:	d826      	bhi.n	8012780 <UART_SetConfig+0x598>
 8012732:	a201      	add	r2, pc, #4	@ (adr r2, 8012738 <UART_SetConfig+0x550>)
 8012734:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012738:	08012751 	.word	0x08012751
 801273c:	08012759 	.word	0x08012759
 8012740:	08012761 	.word	0x08012761
 8012744:	08012769 	.word	0x08012769
 8012748:	08012771 	.word	0x08012771
 801274c:	08012779 	.word	0x08012779
 8012750:	2302      	movs	r3, #2
 8012752:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012756:	e01a      	b.n	801278e <UART_SetConfig+0x5a6>
 8012758:	2304      	movs	r3, #4
 801275a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801275e:	e016      	b.n	801278e <UART_SetConfig+0x5a6>
 8012760:	2308      	movs	r3, #8
 8012762:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012766:	e012      	b.n	801278e <UART_SetConfig+0x5a6>
 8012768:	2310      	movs	r3, #16
 801276a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801276e:	e00e      	b.n	801278e <UART_SetConfig+0x5a6>
 8012770:	2320      	movs	r3, #32
 8012772:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012776:	e00a      	b.n	801278e <UART_SetConfig+0x5a6>
 8012778:	2340      	movs	r3, #64	@ 0x40
 801277a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801277e:	e006      	b.n	801278e <UART_SetConfig+0x5a6>
 8012780:	2380      	movs	r3, #128	@ 0x80
 8012782:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012786:	e002      	b.n	801278e <UART_SetConfig+0x5a6>
 8012788:	2380      	movs	r3, #128	@ 0x80
 801278a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801278e:	697b      	ldr	r3, [r7, #20]
 8012790:	681b      	ldr	r3, [r3, #0]
 8012792:	4a3f      	ldr	r2, [pc, #252]	@ (8012890 <UART_SetConfig+0x6a8>)
 8012794:	4293      	cmp	r3, r2
 8012796:	f040 80f8 	bne.w	801298a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801279a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801279e:	2b20      	cmp	r3, #32
 80127a0:	dc46      	bgt.n	8012830 <UART_SetConfig+0x648>
 80127a2:	2b02      	cmp	r3, #2
 80127a4:	f2c0 8082 	blt.w	80128ac <UART_SetConfig+0x6c4>
 80127a8:	3b02      	subs	r3, #2
 80127aa:	2b1e      	cmp	r3, #30
 80127ac:	d87e      	bhi.n	80128ac <UART_SetConfig+0x6c4>
 80127ae:	a201      	add	r2, pc, #4	@ (adr r2, 80127b4 <UART_SetConfig+0x5cc>)
 80127b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80127b4:	08012837 	.word	0x08012837
 80127b8:	080128ad 	.word	0x080128ad
 80127bc:	0801283f 	.word	0x0801283f
 80127c0:	080128ad 	.word	0x080128ad
 80127c4:	080128ad 	.word	0x080128ad
 80127c8:	080128ad 	.word	0x080128ad
 80127cc:	0801284f 	.word	0x0801284f
 80127d0:	080128ad 	.word	0x080128ad
 80127d4:	080128ad 	.word	0x080128ad
 80127d8:	080128ad 	.word	0x080128ad
 80127dc:	080128ad 	.word	0x080128ad
 80127e0:	080128ad 	.word	0x080128ad
 80127e4:	080128ad 	.word	0x080128ad
 80127e8:	080128ad 	.word	0x080128ad
 80127ec:	0801285f 	.word	0x0801285f
 80127f0:	080128ad 	.word	0x080128ad
 80127f4:	080128ad 	.word	0x080128ad
 80127f8:	080128ad 	.word	0x080128ad
 80127fc:	080128ad 	.word	0x080128ad
 8012800:	080128ad 	.word	0x080128ad
 8012804:	080128ad 	.word	0x080128ad
 8012808:	080128ad 	.word	0x080128ad
 801280c:	080128ad 	.word	0x080128ad
 8012810:	080128ad 	.word	0x080128ad
 8012814:	080128ad 	.word	0x080128ad
 8012818:	080128ad 	.word	0x080128ad
 801281c:	080128ad 	.word	0x080128ad
 8012820:	080128ad 	.word	0x080128ad
 8012824:	080128ad 	.word	0x080128ad
 8012828:	080128ad 	.word	0x080128ad
 801282c:	0801289f 	.word	0x0801289f
 8012830:	2b40      	cmp	r3, #64	@ 0x40
 8012832:	d037      	beq.n	80128a4 <UART_SetConfig+0x6bc>
 8012834:	e03a      	b.n	80128ac <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8012836:	f7fc fe3f 	bl	800f4b8 <HAL_RCCEx_GetD3PCLK1Freq>
 801283a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801283c:	e03c      	b.n	80128b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801283e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012842:	4618      	mov	r0, r3
 8012844:	f7fc fe4e 	bl	800f4e4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8012848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801284a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801284c:	e034      	b.n	80128b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801284e:	f107 0318 	add.w	r3, r7, #24
 8012852:	4618      	mov	r0, r3
 8012854:	f7fc ff9a 	bl	800f78c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8012858:	69fb      	ldr	r3, [r7, #28]
 801285a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801285c:	e02c      	b.n	80128b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801285e:	4b09      	ldr	r3, [pc, #36]	@ (8012884 <UART_SetConfig+0x69c>)
 8012860:	681b      	ldr	r3, [r3, #0]
 8012862:	f003 0320 	and.w	r3, r3, #32
 8012866:	2b00      	cmp	r3, #0
 8012868:	d016      	beq.n	8012898 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801286a:	4b06      	ldr	r3, [pc, #24]	@ (8012884 <UART_SetConfig+0x69c>)
 801286c:	681b      	ldr	r3, [r3, #0]
 801286e:	08db      	lsrs	r3, r3, #3
 8012870:	f003 0303 	and.w	r3, r3, #3
 8012874:	4a07      	ldr	r2, [pc, #28]	@ (8012894 <UART_SetConfig+0x6ac>)
 8012876:	fa22 f303 	lsr.w	r3, r2, r3
 801287a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 801287c:	e01c      	b.n	80128b8 <UART_SetConfig+0x6d0>
 801287e:	bf00      	nop
 8012880:	40011400 	.word	0x40011400
 8012884:	58024400 	.word	0x58024400
 8012888:	40007800 	.word	0x40007800
 801288c:	40007c00 	.word	0x40007c00
 8012890:	58000c00 	.word	0x58000c00
 8012894:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8012898:	4b9d      	ldr	r3, [pc, #628]	@ (8012b10 <UART_SetConfig+0x928>)
 801289a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801289c:	e00c      	b.n	80128b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801289e:	4b9d      	ldr	r3, [pc, #628]	@ (8012b14 <UART_SetConfig+0x92c>)
 80128a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80128a2:	e009      	b.n	80128b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80128a4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80128a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80128aa:	e005      	b.n	80128b8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80128ac:	2300      	movs	r3, #0
 80128ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80128b0:	2301      	movs	r3, #1
 80128b2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80128b6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80128b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80128ba:	2b00      	cmp	r3, #0
 80128bc:	f000 81de 	beq.w	8012c7c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80128c0:	697b      	ldr	r3, [r7, #20]
 80128c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80128c4:	4a94      	ldr	r2, [pc, #592]	@ (8012b18 <UART_SetConfig+0x930>)
 80128c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80128ca:	461a      	mov	r2, r3
 80128cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80128ce:	fbb3 f3f2 	udiv	r3, r3, r2
 80128d2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80128d4:	697b      	ldr	r3, [r7, #20]
 80128d6:	685a      	ldr	r2, [r3, #4]
 80128d8:	4613      	mov	r3, r2
 80128da:	005b      	lsls	r3, r3, #1
 80128dc:	4413      	add	r3, r2
 80128de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80128e0:	429a      	cmp	r2, r3
 80128e2:	d305      	bcc.n	80128f0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80128e4:	697b      	ldr	r3, [r7, #20]
 80128e6:	685b      	ldr	r3, [r3, #4]
 80128e8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80128ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80128ec:	429a      	cmp	r2, r3
 80128ee:	d903      	bls.n	80128f8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80128f0:	2301      	movs	r3, #1
 80128f2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80128f6:	e1c1      	b.n	8012c7c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80128f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80128fa:	2200      	movs	r2, #0
 80128fc:	60bb      	str	r3, [r7, #8]
 80128fe:	60fa      	str	r2, [r7, #12]
 8012900:	697b      	ldr	r3, [r7, #20]
 8012902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012904:	4a84      	ldr	r2, [pc, #528]	@ (8012b18 <UART_SetConfig+0x930>)
 8012906:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801290a:	b29b      	uxth	r3, r3
 801290c:	2200      	movs	r2, #0
 801290e:	603b      	str	r3, [r7, #0]
 8012910:	607a      	str	r2, [r7, #4]
 8012912:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012916:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801291a:	f7ed fd49 	bl	80003b0 <__aeabi_uldivmod>
 801291e:	4602      	mov	r2, r0
 8012920:	460b      	mov	r3, r1
 8012922:	4610      	mov	r0, r2
 8012924:	4619      	mov	r1, r3
 8012926:	f04f 0200 	mov.w	r2, #0
 801292a:	f04f 0300 	mov.w	r3, #0
 801292e:	020b      	lsls	r3, r1, #8
 8012930:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8012934:	0202      	lsls	r2, r0, #8
 8012936:	6979      	ldr	r1, [r7, #20]
 8012938:	6849      	ldr	r1, [r1, #4]
 801293a:	0849      	lsrs	r1, r1, #1
 801293c:	2000      	movs	r0, #0
 801293e:	460c      	mov	r4, r1
 8012940:	4605      	mov	r5, r0
 8012942:	eb12 0804 	adds.w	r8, r2, r4
 8012946:	eb43 0905 	adc.w	r9, r3, r5
 801294a:	697b      	ldr	r3, [r7, #20]
 801294c:	685b      	ldr	r3, [r3, #4]
 801294e:	2200      	movs	r2, #0
 8012950:	469a      	mov	sl, r3
 8012952:	4693      	mov	fp, r2
 8012954:	4652      	mov	r2, sl
 8012956:	465b      	mov	r3, fp
 8012958:	4640      	mov	r0, r8
 801295a:	4649      	mov	r1, r9
 801295c:	f7ed fd28 	bl	80003b0 <__aeabi_uldivmod>
 8012960:	4602      	mov	r2, r0
 8012962:	460b      	mov	r3, r1
 8012964:	4613      	mov	r3, r2
 8012966:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8012968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801296a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801296e:	d308      	bcc.n	8012982 <UART_SetConfig+0x79a>
 8012970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012972:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012976:	d204      	bcs.n	8012982 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8012978:	697b      	ldr	r3, [r7, #20]
 801297a:	681b      	ldr	r3, [r3, #0]
 801297c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801297e:	60da      	str	r2, [r3, #12]
 8012980:	e17c      	b.n	8012c7c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8012982:	2301      	movs	r3, #1
 8012984:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8012988:	e178      	b.n	8012c7c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801298a:	697b      	ldr	r3, [r7, #20]
 801298c:	69db      	ldr	r3, [r3, #28]
 801298e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8012992:	f040 80c5 	bne.w	8012b20 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8012996:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801299a:	2b20      	cmp	r3, #32
 801299c:	dc48      	bgt.n	8012a30 <UART_SetConfig+0x848>
 801299e:	2b00      	cmp	r3, #0
 80129a0:	db7b      	blt.n	8012a9a <UART_SetConfig+0x8b2>
 80129a2:	2b20      	cmp	r3, #32
 80129a4:	d879      	bhi.n	8012a9a <UART_SetConfig+0x8b2>
 80129a6:	a201      	add	r2, pc, #4	@ (adr r2, 80129ac <UART_SetConfig+0x7c4>)
 80129a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80129ac:	08012a37 	.word	0x08012a37
 80129b0:	08012a3f 	.word	0x08012a3f
 80129b4:	08012a9b 	.word	0x08012a9b
 80129b8:	08012a9b 	.word	0x08012a9b
 80129bc:	08012a47 	.word	0x08012a47
 80129c0:	08012a9b 	.word	0x08012a9b
 80129c4:	08012a9b 	.word	0x08012a9b
 80129c8:	08012a9b 	.word	0x08012a9b
 80129cc:	08012a57 	.word	0x08012a57
 80129d0:	08012a9b 	.word	0x08012a9b
 80129d4:	08012a9b 	.word	0x08012a9b
 80129d8:	08012a9b 	.word	0x08012a9b
 80129dc:	08012a9b 	.word	0x08012a9b
 80129e0:	08012a9b 	.word	0x08012a9b
 80129e4:	08012a9b 	.word	0x08012a9b
 80129e8:	08012a9b 	.word	0x08012a9b
 80129ec:	08012a67 	.word	0x08012a67
 80129f0:	08012a9b 	.word	0x08012a9b
 80129f4:	08012a9b 	.word	0x08012a9b
 80129f8:	08012a9b 	.word	0x08012a9b
 80129fc:	08012a9b 	.word	0x08012a9b
 8012a00:	08012a9b 	.word	0x08012a9b
 8012a04:	08012a9b 	.word	0x08012a9b
 8012a08:	08012a9b 	.word	0x08012a9b
 8012a0c:	08012a9b 	.word	0x08012a9b
 8012a10:	08012a9b 	.word	0x08012a9b
 8012a14:	08012a9b 	.word	0x08012a9b
 8012a18:	08012a9b 	.word	0x08012a9b
 8012a1c:	08012a9b 	.word	0x08012a9b
 8012a20:	08012a9b 	.word	0x08012a9b
 8012a24:	08012a9b 	.word	0x08012a9b
 8012a28:	08012a9b 	.word	0x08012a9b
 8012a2c:	08012a8d 	.word	0x08012a8d
 8012a30:	2b40      	cmp	r3, #64	@ 0x40
 8012a32:	d02e      	beq.n	8012a92 <UART_SetConfig+0x8aa>
 8012a34:	e031      	b.n	8012a9a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8012a36:	f7fb fb09 	bl	800e04c <HAL_RCC_GetPCLK1Freq>
 8012a3a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012a3c:	e033      	b.n	8012aa6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8012a3e:	f7fb fb1b 	bl	800e078 <HAL_RCC_GetPCLK2Freq>
 8012a42:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012a44:	e02f      	b.n	8012aa6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8012a46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012a4a:	4618      	mov	r0, r3
 8012a4c:	f7fc fd4a 	bl	800f4e4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8012a50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012a54:	e027      	b.n	8012aa6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8012a56:	f107 0318 	add.w	r3, r7, #24
 8012a5a:	4618      	mov	r0, r3
 8012a5c:	f7fc fe96 	bl	800f78c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8012a60:	69fb      	ldr	r3, [r7, #28]
 8012a62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012a64:	e01f      	b.n	8012aa6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8012a66:	4b2d      	ldr	r3, [pc, #180]	@ (8012b1c <UART_SetConfig+0x934>)
 8012a68:	681b      	ldr	r3, [r3, #0]
 8012a6a:	f003 0320 	and.w	r3, r3, #32
 8012a6e:	2b00      	cmp	r3, #0
 8012a70:	d009      	beq.n	8012a86 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8012a72:	4b2a      	ldr	r3, [pc, #168]	@ (8012b1c <UART_SetConfig+0x934>)
 8012a74:	681b      	ldr	r3, [r3, #0]
 8012a76:	08db      	lsrs	r3, r3, #3
 8012a78:	f003 0303 	and.w	r3, r3, #3
 8012a7c:	4a24      	ldr	r2, [pc, #144]	@ (8012b10 <UART_SetConfig+0x928>)
 8012a7e:	fa22 f303 	lsr.w	r3, r2, r3
 8012a82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8012a84:	e00f      	b.n	8012aa6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8012a86:	4b22      	ldr	r3, [pc, #136]	@ (8012b10 <UART_SetConfig+0x928>)
 8012a88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012a8a:	e00c      	b.n	8012aa6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8012a8c:	4b21      	ldr	r3, [pc, #132]	@ (8012b14 <UART_SetConfig+0x92c>)
 8012a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012a90:	e009      	b.n	8012aa6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8012a92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8012a96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012a98:	e005      	b.n	8012aa6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8012a9a:	2300      	movs	r3, #0
 8012a9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8012a9e:	2301      	movs	r3, #1
 8012aa0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8012aa4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8012aa6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012aa8:	2b00      	cmp	r3, #0
 8012aaa:	f000 80e7 	beq.w	8012c7c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8012aae:	697b      	ldr	r3, [r7, #20]
 8012ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012ab2:	4a19      	ldr	r2, [pc, #100]	@ (8012b18 <UART_SetConfig+0x930>)
 8012ab4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012ab8:	461a      	mov	r2, r3
 8012aba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012abc:	fbb3 f3f2 	udiv	r3, r3, r2
 8012ac0:	005a      	lsls	r2, r3, #1
 8012ac2:	697b      	ldr	r3, [r7, #20]
 8012ac4:	685b      	ldr	r3, [r3, #4]
 8012ac6:	085b      	lsrs	r3, r3, #1
 8012ac8:	441a      	add	r2, r3
 8012aca:	697b      	ldr	r3, [r7, #20]
 8012acc:	685b      	ldr	r3, [r3, #4]
 8012ace:	fbb2 f3f3 	udiv	r3, r2, r3
 8012ad2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8012ad4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012ad6:	2b0f      	cmp	r3, #15
 8012ad8:	d916      	bls.n	8012b08 <UART_SetConfig+0x920>
 8012ada:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012adc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012ae0:	d212      	bcs.n	8012b08 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8012ae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012ae4:	b29b      	uxth	r3, r3
 8012ae6:	f023 030f 	bic.w	r3, r3, #15
 8012aea:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8012aec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012aee:	085b      	lsrs	r3, r3, #1
 8012af0:	b29b      	uxth	r3, r3
 8012af2:	f003 0307 	and.w	r3, r3, #7
 8012af6:	b29a      	uxth	r2, r3
 8012af8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8012afa:	4313      	orrs	r3, r2
 8012afc:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8012afe:	697b      	ldr	r3, [r7, #20]
 8012b00:	681b      	ldr	r3, [r3, #0]
 8012b02:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8012b04:	60da      	str	r2, [r3, #12]
 8012b06:	e0b9      	b.n	8012c7c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8012b08:	2301      	movs	r3, #1
 8012b0a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8012b0e:	e0b5      	b.n	8012c7c <UART_SetConfig+0xa94>
 8012b10:	03d09000 	.word	0x03d09000
 8012b14:	003d0900 	.word	0x003d0900
 8012b18:	080192e4 	.word	0x080192e4
 8012b1c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8012b20:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8012b24:	2b20      	cmp	r3, #32
 8012b26:	dc49      	bgt.n	8012bbc <UART_SetConfig+0x9d4>
 8012b28:	2b00      	cmp	r3, #0
 8012b2a:	db7c      	blt.n	8012c26 <UART_SetConfig+0xa3e>
 8012b2c:	2b20      	cmp	r3, #32
 8012b2e:	d87a      	bhi.n	8012c26 <UART_SetConfig+0xa3e>
 8012b30:	a201      	add	r2, pc, #4	@ (adr r2, 8012b38 <UART_SetConfig+0x950>)
 8012b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012b36:	bf00      	nop
 8012b38:	08012bc3 	.word	0x08012bc3
 8012b3c:	08012bcb 	.word	0x08012bcb
 8012b40:	08012c27 	.word	0x08012c27
 8012b44:	08012c27 	.word	0x08012c27
 8012b48:	08012bd3 	.word	0x08012bd3
 8012b4c:	08012c27 	.word	0x08012c27
 8012b50:	08012c27 	.word	0x08012c27
 8012b54:	08012c27 	.word	0x08012c27
 8012b58:	08012be3 	.word	0x08012be3
 8012b5c:	08012c27 	.word	0x08012c27
 8012b60:	08012c27 	.word	0x08012c27
 8012b64:	08012c27 	.word	0x08012c27
 8012b68:	08012c27 	.word	0x08012c27
 8012b6c:	08012c27 	.word	0x08012c27
 8012b70:	08012c27 	.word	0x08012c27
 8012b74:	08012c27 	.word	0x08012c27
 8012b78:	08012bf3 	.word	0x08012bf3
 8012b7c:	08012c27 	.word	0x08012c27
 8012b80:	08012c27 	.word	0x08012c27
 8012b84:	08012c27 	.word	0x08012c27
 8012b88:	08012c27 	.word	0x08012c27
 8012b8c:	08012c27 	.word	0x08012c27
 8012b90:	08012c27 	.word	0x08012c27
 8012b94:	08012c27 	.word	0x08012c27
 8012b98:	08012c27 	.word	0x08012c27
 8012b9c:	08012c27 	.word	0x08012c27
 8012ba0:	08012c27 	.word	0x08012c27
 8012ba4:	08012c27 	.word	0x08012c27
 8012ba8:	08012c27 	.word	0x08012c27
 8012bac:	08012c27 	.word	0x08012c27
 8012bb0:	08012c27 	.word	0x08012c27
 8012bb4:	08012c27 	.word	0x08012c27
 8012bb8:	08012c19 	.word	0x08012c19
 8012bbc:	2b40      	cmp	r3, #64	@ 0x40
 8012bbe:	d02e      	beq.n	8012c1e <UART_SetConfig+0xa36>
 8012bc0:	e031      	b.n	8012c26 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8012bc2:	f7fb fa43 	bl	800e04c <HAL_RCC_GetPCLK1Freq>
 8012bc6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012bc8:	e033      	b.n	8012c32 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8012bca:	f7fb fa55 	bl	800e078 <HAL_RCC_GetPCLK2Freq>
 8012bce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012bd0:	e02f      	b.n	8012c32 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8012bd2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012bd6:	4618      	mov	r0, r3
 8012bd8:	f7fc fc84 	bl	800f4e4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8012bdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012bde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012be0:	e027      	b.n	8012c32 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8012be2:	f107 0318 	add.w	r3, r7, #24
 8012be6:	4618      	mov	r0, r3
 8012be8:	f7fc fdd0 	bl	800f78c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8012bec:	69fb      	ldr	r3, [r7, #28]
 8012bee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012bf0:	e01f      	b.n	8012c32 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8012bf2:	4b2d      	ldr	r3, [pc, #180]	@ (8012ca8 <UART_SetConfig+0xac0>)
 8012bf4:	681b      	ldr	r3, [r3, #0]
 8012bf6:	f003 0320 	and.w	r3, r3, #32
 8012bfa:	2b00      	cmp	r3, #0
 8012bfc:	d009      	beq.n	8012c12 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8012bfe:	4b2a      	ldr	r3, [pc, #168]	@ (8012ca8 <UART_SetConfig+0xac0>)
 8012c00:	681b      	ldr	r3, [r3, #0]
 8012c02:	08db      	lsrs	r3, r3, #3
 8012c04:	f003 0303 	and.w	r3, r3, #3
 8012c08:	4a28      	ldr	r2, [pc, #160]	@ (8012cac <UART_SetConfig+0xac4>)
 8012c0a:	fa22 f303 	lsr.w	r3, r2, r3
 8012c0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8012c10:	e00f      	b.n	8012c32 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8012c12:	4b26      	ldr	r3, [pc, #152]	@ (8012cac <UART_SetConfig+0xac4>)
 8012c14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012c16:	e00c      	b.n	8012c32 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8012c18:	4b25      	ldr	r3, [pc, #148]	@ (8012cb0 <UART_SetConfig+0xac8>)
 8012c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012c1c:	e009      	b.n	8012c32 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8012c1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8012c22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012c24:	e005      	b.n	8012c32 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8012c26:	2300      	movs	r3, #0
 8012c28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8012c2a:	2301      	movs	r3, #1
 8012c2c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8012c30:	bf00      	nop
    }

    if (pclk != 0U)
 8012c32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012c34:	2b00      	cmp	r3, #0
 8012c36:	d021      	beq.n	8012c7c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8012c38:	697b      	ldr	r3, [r7, #20]
 8012c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c3c:	4a1d      	ldr	r2, [pc, #116]	@ (8012cb4 <UART_SetConfig+0xacc>)
 8012c3e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012c42:	461a      	mov	r2, r3
 8012c44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012c46:	fbb3 f2f2 	udiv	r2, r3, r2
 8012c4a:	697b      	ldr	r3, [r7, #20]
 8012c4c:	685b      	ldr	r3, [r3, #4]
 8012c4e:	085b      	lsrs	r3, r3, #1
 8012c50:	441a      	add	r2, r3
 8012c52:	697b      	ldr	r3, [r7, #20]
 8012c54:	685b      	ldr	r3, [r3, #4]
 8012c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8012c5a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8012c5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012c5e:	2b0f      	cmp	r3, #15
 8012c60:	d909      	bls.n	8012c76 <UART_SetConfig+0xa8e>
 8012c62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012c64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012c68:	d205      	bcs.n	8012c76 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8012c6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012c6c:	b29a      	uxth	r2, r3
 8012c6e:	697b      	ldr	r3, [r7, #20]
 8012c70:	681b      	ldr	r3, [r3, #0]
 8012c72:	60da      	str	r2, [r3, #12]
 8012c74:	e002      	b.n	8012c7c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8012c76:	2301      	movs	r3, #1
 8012c78:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8012c7c:	697b      	ldr	r3, [r7, #20]
 8012c7e:	2201      	movs	r2, #1
 8012c80:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8012c84:	697b      	ldr	r3, [r7, #20]
 8012c86:	2201      	movs	r2, #1
 8012c88:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8012c8c:	697b      	ldr	r3, [r7, #20]
 8012c8e:	2200      	movs	r2, #0
 8012c90:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8012c92:	697b      	ldr	r3, [r7, #20]
 8012c94:	2200      	movs	r2, #0
 8012c96:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8012c98:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8012c9c:	4618      	mov	r0, r3
 8012c9e:	3748      	adds	r7, #72	@ 0x48
 8012ca0:	46bd      	mov	sp, r7
 8012ca2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8012ca6:	bf00      	nop
 8012ca8:	58024400 	.word	0x58024400
 8012cac:	03d09000 	.word	0x03d09000
 8012cb0:	003d0900 	.word	0x003d0900
 8012cb4:	080192e4 	.word	0x080192e4

08012cb8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8012cb8:	b480      	push	{r7}
 8012cba:	b083      	sub	sp, #12
 8012cbc:	af00      	add	r7, sp, #0
 8012cbe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8012cc0:	687b      	ldr	r3, [r7, #4]
 8012cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012cc4:	f003 0308 	and.w	r3, r3, #8
 8012cc8:	2b00      	cmp	r3, #0
 8012cca:	d00a      	beq.n	8012ce2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8012ccc:	687b      	ldr	r3, [r7, #4]
 8012cce:	681b      	ldr	r3, [r3, #0]
 8012cd0:	685b      	ldr	r3, [r3, #4]
 8012cd2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8012cd6:	687b      	ldr	r3, [r7, #4]
 8012cd8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8012cda:	687b      	ldr	r3, [r7, #4]
 8012cdc:	681b      	ldr	r3, [r3, #0]
 8012cde:	430a      	orrs	r2, r1
 8012ce0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8012ce2:	687b      	ldr	r3, [r7, #4]
 8012ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012ce6:	f003 0301 	and.w	r3, r3, #1
 8012cea:	2b00      	cmp	r3, #0
 8012cec:	d00a      	beq.n	8012d04 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8012cee:	687b      	ldr	r3, [r7, #4]
 8012cf0:	681b      	ldr	r3, [r3, #0]
 8012cf2:	685b      	ldr	r3, [r3, #4]
 8012cf4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8012cf8:	687b      	ldr	r3, [r7, #4]
 8012cfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012cfc:	687b      	ldr	r3, [r7, #4]
 8012cfe:	681b      	ldr	r3, [r3, #0]
 8012d00:	430a      	orrs	r2, r1
 8012d02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8012d04:	687b      	ldr	r3, [r7, #4]
 8012d06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012d08:	f003 0302 	and.w	r3, r3, #2
 8012d0c:	2b00      	cmp	r3, #0
 8012d0e:	d00a      	beq.n	8012d26 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8012d10:	687b      	ldr	r3, [r7, #4]
 8012d12:	681b      	ldr	r3, [r3, #0]
 8012d14:	685b      	ldr	r3, [r3, #4]
 8012d16:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8012d1a:	687b      	ldr	r3, [r7, #4]
 8012d1c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012d1e:	687b      	ldr	r3, [r7, #4]
 8012d20:	681b      	ldr	r3, [r3, #0]
 8012d22:	430a      	orrs	r2, r1
 8012d24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8012d26:	687b      	ldr	r3, [r7, #4]
 8012d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012d2a:	f003 0304 	and.w	r3, r3, #4
 8012d2e:	2b00      	cmp	r3, #0
 8012d30:	d00a      	beq.n	8012d48 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8012d32:	687b      	ldr	r3, [r7, #4]
 8012d34:	681b      	ldr	r3, [r3, #0]
 8012d36:	685b      	ldr	r3, [r3, #4]
 8012d38:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8012d3c:	687b      	ldr	r3, [r7, #4]
 8012d3e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8012d40:	687b      	ldr	r3, [r7, #4]
 8012d42:	681b      	ldr	r3, [r3, #0]
 8012d44:	430a      	orrs	r2, r1
 8012d46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8012d48:	687b      	ldr	r3, [r7, #4]
 8012d4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012d4c:	f003 0310 	and.w	r3, r3, #16
 8012d50:	2b00      	cmp	r3, #0
 8012d52:	d00a      	beq.n	8012d6a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8012d54:	687b      	ldr	r3, [r7, #4]
 8012d56:	681b      	ldr	r3, [r3, #0]
 8012d58:	689b      	ldr	r3, [r3, #8]
 8012d5a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8012d5e:	687b      	ldr	r3, [r7, #4]
 8012d60:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8012d62:	687b      	ldr	r3, [r7, #4]
 8012d64:	681b      	ldr	r3, [r3, #0]
 8012d66:	430a      	orrs	r2, r1
 8012d68:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8012d6a:	687b      	ldr	r3, [r7, #4]
 8012d6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012d6e:	f003 0320 	and.w	r3, r3, #32
 8012d72:	2b00      	cmp	r3, #0
 8012d74:	d00a      	beq.n	8012d8c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8012d76:	687b      	ldr	r3, [r7, #4]
 8012d78:	681b      	ldr	r3, [r3, #0]
 8012d7a:	689b      	ldr	r3, [r3, #8]
 8012d7c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8012d84:	687b      	ldr	r3, [r7, #4]
 8012d86:	681b      	ldr	r3, [r3, #0]
 8012d88:	430a      	orrs	r2, r1
 8012d8a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8012d8c:	687b      	ldr	r3, [r7, #4]
 8012d8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012d90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012d94:	2b00      	cmp	r3, #0
 8012d96:	d01a      	beq.n	8012dce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8012d98:	687b      	ldr	r3, [r7, #4]
 8012d9a:	681b      	ldr	r3, [r3, #0]
 8012d9c:	685b      	ldr	r3, [r3, #4]
 8012d9e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8012da2:	687b      	ldr	r3, [r7, #4]
 8012da4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8012da6:	687b      	ldr	r3, [r7, #4]
 8012da8:	681b      	ldr	r3, [r3, #0]
 8012daa:	430a      	orrs	r2, r1
 8012dac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8012dae:	687b      	ldr	r3, [r7, #4]
 8012db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012db2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012db6:	d10a      	bne.n	8012dce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8012db8:	687b      	ldr	r3, [r7, #4]
 8012dba:	681b      	ldr	r3, [r3, #0]
 8012dbc:	685b      	ldr	r3, [r3, #4]
 8012dbe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8012dc2:	687b      	ldr	r3, [r7, #4]
 8012dc4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8012dc6:	687b      	ldr	r3, [r7, #4]
 8012dc8:	681b      	ldr	r3, [r3, #0]
 8012dca:	430a      	orrs	r2, r1
 8012dcc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8012dce:	687b      	ldr	r3, [r7, #4]
 8012dd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012dd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012dd6:	2b00      	cmp	r3, #0
 8012dd8:	d00a      	beq.n	8012df0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8012dda:	687b      	ldr	r3, [r7, #4]
 8012ddc:	681b      	ldr	r3, [r3, #0]
 8012dde:	685b      	ldr	r3, [r3, #4]
 8012de0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8012de4:	687b      	ldr	r3, [r7, #4]
 8012de6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012de8:	687b      	ldr	r3, [r7, #4]
 8012dea:	681b      	ldr	r3, [r3, #0]
 8012dec:	430a      	orrs	r2, r1
 8012dee:	605a      	str	r2, [r3, #4]
  }
}
 8012df0:	bf00      	nop
 8012df2:	370c      	adds	r7, #12
 8012df4:	46bd      	mov	sp, r7
 8012df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dfa:	4770      	bx	lr

08012dfc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8012dfc:	b580      	push	{r7, lr}
 8012dfe:	b098      	sub	sp, #96	@ 0x60
 8012e00:	af02      	add	r7, sp, #8
 8012e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012e04:	687b      	ldr	r3, [r7, #4]
 8012e06:	2200      	movs	r2, #0
 8012e08:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8012e0c:	f7f3 f90c 	bl	8006028 <HAL_GetTick>
 8012e10:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8012e12:	687b      	ldr	r3, [r7, #4]
 8012e14:	681b      	ldr	r3, [r3, #0]
 8012e16:	681b      	ldr	r3, [r3, #0]
 8012e18:	f003 0308 	and.w	r3, r3, #8
 8012e1c:	2b08      	cmp	r3, #8
 8012e1e:	d12f      	bne.n	8012e80 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8012e20:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8012e24:	9300      	str	r3, [sp, #0]
 8012e26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012e28:	2200      	movs	r2, #0
 8012e2a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8012e2e:	6878      	ldr	r0, [r7, #4]
 8012e30:	f000 f88e 	bl	8012f50 <UART_WaitOnFlagUntilTimeout>
 8012e34:	4603      	mov	r3, r0
 8012e36:	2b00      	cmp	r3, #0
 8012e38:	d022      	beq.n	8012e80 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8012e3a:	687b      	ldr	r3, [r7, #4]
 8012e3c:	681b      	ldr	r3, [r3, #0]
 8012e3e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012e40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012e42:	e853 3f00 	ldrex	r3, [r3]
 8012e46:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8012e48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012e4a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012e4e:	653b      	str	r3, [r7, #80]	@ 0x50
 8012e50:	687b      	ldr	r3, [r7, #4]
 8012e52:	681b      	ldr	r3, [r3, #0]
 8012e54:	461a      	mov	r2, r3
 8012e56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012e58:	647b      	str	r3, [r7, #68]	@ 0x44
 8012e5a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012e5c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8012e5e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012e60:	e841 2300 	strex	r3, r2, [r1]
 8012e64:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8012e66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012e68:	2b00      	cmp	r3, #0
 8012e6a:	d1e6      	bne.n	8012e3a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8012e6c:	687b      	ldr	r3, [r7, #4]
 8012e6e:	2220      	movs	r2, #32
 8012e70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8012e74:	687b      	ldr	r3, [r7, #4]
 8012e76:	2200      	movs	r2, #0
 8012e78:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8012e7c:	2303      	movs	r3, #3
 8012e7e:	e063      	b.n	8012f48 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8012e80:	687b      	ldr	r3, [r7, #4]
 8012e82:	681b      	ldr	r3, [r3, #0]
 8012e84:	681b      	ldr	r3, [r3, #0]
 8012e86:	f003 0304 	and.w	r3, r3, #4
 8012e8a:	2b04      	cmp	r3, #4
 8012e8c:	d149      	bne.n	8012f22 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8012e8e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8012e92:	9300      	str	r3, [sp, #0]
 8012e94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012e96:	2200      	movs	r2, #0
 8012e98:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8012e9c:	6878      	ldr	r0, [r7, #4]
 8012e9e:	f000 f857 	bl	8012f50 <UART_WaitOnFlagUntilTimeout>
 8012ea2:	4603      	mov	r3, r0
 8012ea4:	2b00      	cmp	r3, #0
 8012ea6:	d03c      	beq.n	8012f22 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012ea8:	687b      	ldr	r3, [r7, #4]
 8012eaa:	681b      	ldr	r3, [r3, #0]
 8012eac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012eb0:	e853 3f00 	ldrex	r3, [r3]
 8012eb4:	623b      	str	r3, [r7, #32]
   return(result);
 8012eb6:	6a3b      	ldr	r3, [r7, #32]
 8012eb8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012ebc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012ebe:	687b      	ldr	r3, [r7, #4]
 8012ec0:	681b      	ldr	r3, [r3, #0]
 8012ec2:	461a      	mov	r2, r3
 8012ec4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012ec6:	633b      	str	r3, [r7, #48]	@ 0x30
 8012ec8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012eca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8012ecc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012ece:	e841 2300 	strex	r3, r2, [r1]
 8012ed2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8012ed4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ed6:	2b00      	cmp	r3, #0
 8012ed8:	d1e6      	bne.n	8012ea8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012eda:	687b      	ldr	r3, [r7, #4]
 8012edc:	681b      	ldr	r3, [r3, #0]
 8012ede:	3308      	adds	r3, #8
 8012ee0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012ee2:	693b      	ldr	r3, [r7, #16]
 8012ee4:	e853 3f00 	ldrex	r3, [r3]
 8012ee8:	60fb      	str	r3, [r7, #12]
   return(result);
 8012eea:	68fb      	ldr	r3, [r7, #12]
 8012eec:	f023 0301 	bic.w	r3, r3, #1
 8012ef0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8012ef2:	687b      	ldr	r3, [r7, #4]
 8012ef4:	681b      	ldr	r3, [r3, #0]
 8012ef6:	3308      	adds	r3, #8
 8012ef8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012efa:	61fa      	str	r2, [r7, #28]
 8012efc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012efe:	69b9      	ldr	r1, [r7, #24]
 8012f00:	69fa      	ldr	r2, [r7, #28]
 8012f02:	e841 2300 	strex	r3, r2, [r1]
 8012f06:	617b      	str	r3, [r7, #20]
   return(result);
 8012f08:	697b      	ldr	r3, [r7, #20]
 8012f0a:	2b00      	cmp	r3, #0
 8012f0c:	d1e5      	bne.n	8012eda <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8012f0e:	687b      	ldr	r3, [r7, #4]
 8012f10:	2220      	movs	r2, #32
 8012f12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8012f16:	687b      	ldr	r3, [r7, #4]
 8012f18:	2200      	movs	r2, #0
 8012f1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8012f1e:	2303      	movs	r3, #3
 8012f20:	e012      	b.n	8012f48 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8012f22:	687b      	ldr	r3, [r7, #4]
 8012f24:	2220      	movs	r2, #32
 8012f26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8012f2a:	687b      	ldr	r3, [r7, #4]
 8012f2c:	2220      	movs	r2, #32
 8012f2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012f32:	687b      	ldr	r3, [r7, #4]
 8012f34:	2200      	movs	r2, #0
 8012f36:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012f38:	687b      	ldr	r3, [r7, #4]
 8012f3a:	2200      	movs	r2, #0
 8012f3c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8012f3e:	687b      	ldr	r3, [r7, #4]
 8012f40:	2200      	movs	r2, #0
 8012f42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012f46:	2300      	movs	r3, #0
}
 8012f48:	4618      	mov	r0, r3
 8012f4a:	3758      	adds	r7, #88	@ 0x58
 8012f4c:	46bd      	mov	sp, r7
 8012f4e:	bd80      	pop	{r7, pc}

08012f50 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8012f50:	b580      	push	{r7, lr}
 8012f52:	b084      	sub	sp, #16
 8012f54:	af00      	add	r7, sp, #0
 8012f56:	60f8      	str	r0, [r7, #12]
 8012f58:	60b9      	str	r1, [r7, #8]
 8012f5a:	603b      	str	r3, [r7, #0]
 8012f5c:	4613      	mov	r3, r2
 8012f5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012f60:	e04f      	b.n	8013002 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8012f62:	69bb      	ldr	r3, [r7, #24]
 8012f64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f68:	d04b      	beq.n	8013002 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012f6a:	f7f3 f85d 	bl	8006028 <HAL_GetTick>
 8012f6e:	4602      	mov	r2, r0
 8012f70:	683b      	ldr	r3, [r7, #0]
 8012f72:	1ad3      	subs	r3, r2, r3
 8012f74:	69ba      	ldr	r2, [r7, #24]
 8012f76:	429a      	cmp	r2, r3
 8012f78:	d302      	bcc.n	8012f80 <UART_WaitOnFlagUntilTimeout+0x30>
 8012f7a:	69bb      	ldr	r3, [r7, #24]
 8012f7c:	2b00      	cmp	r3, #0
 8012f7e:	d101      	bne.n	8012f84 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8012f80:	2303      	movs	r3, #3
 8012f82:	e04e      	b.n	8013022 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8012f84:	68fb      	ldr	r3, [r7, #12]
 8012f86:	681b      	ldr	r3, [r3, #0]
 8012f88:	681b      	ldr	r3, [r3, #0]
 8012f8a:	f003 0304 	and.w	r3, r3, #4
 8012f8e:	2b00      	cmp	r3, #0
 8012f90:	d037      	beq.n	8013002 <UART_WaitOnFlagUntilTimeout+0xb2>
 8012f92:	68bb      	ldr	r3, [r7, #8]
 8012f94:	2b80      	cmp	r3, #128	@ 0x80
 8012f96:	d034      	beq.n	8013002 <UART_WaitOnFlagUntilTimeout+0xb2>
 8012f98:	68bb      	ldr	r3, [r7, #8]
 8012f9a:	2b40      	cmp	r3, #64	@ 0x40
 8012f9c:	d031      	beq.n	8013002 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8012f9e:	68fb      	ldr	r3, [r7, #12]
 8012fa0:	681b      	ldr	r3, [r3, #0]
 8012fa2:	69db      	ldr	r3, [r3, #28]
 8012fa4:	f003 0308 	and.w	r3, r3, #8
 8012fa8:	2b08      	cmp	r3, #8
 8012faa:	d110      	bne.n	8012fce <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8012fac:	68fb      	ldr	r3, [r7, #12]
 8012fae:	681b      	ldr	r3, [r3, #0]
 8012fb0:	2208      	movs	r2, #8
 8012fb2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8012fb4:	68f8      	ldr	r0, [r7, #12]
 8012fb6:	f000 f99d 	bl	80132f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8012fba:	68fb      	ldr	r3, [r7, #12]
 8012fbc:	2208      	movs	r2, #8
 8012fbe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8012fc2:	68fb      	ldr	r3, [r7, #12]
 8012fc4:	2200      	movs	r2, #0
 8012fc6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8012fca:	2301      	movs	r3, #1
 8012fcc:	e029      	b.n	8013022 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8012fce:	68fb      	ldr	r3, [r7, #12]
 8012fd0:	681b      	ldr	r3, [r3, #0]
 8012fd2:	69db      	ldr	r3, [r3, #28]
 8012fd4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8012fd8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8012fdc:	d111      	bne.n	8013002 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8012fde:	68fb      	ldr	r3, [r7, #12]
 8012fe0:	681b      	ldr	r3, [r3, #0]
 8012fe2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8012fe6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8012fe8:	68f8      	ldr	r0, [r7, #12]
 8012fea:	f000 f983 	bl	80132f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8012fee:	68fb      	ldr	r3, [r7, #12]
 8012ff0:	2220      	movs	r2, #32
 8012ff2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8012ff6:	68fb      	ldr	r3, [r7, #12]
 8012ff8:	2200      	movs	r2, #0
 8012ffa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8012ffe:	2303      	movs	r3, #3
 8013000:	e00f      	b.n	8013022 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8013002:	68fb      	ldr	r3, [r7, #12]
 8013004:	681b      	ldr	r3, [r3, #0]
 8013006:	69da      	ldr	r2, [r3, #28]
 8013008:	68bb      	ldr	r3, [r7, #8]
 801300a:	4013      	ands	r3, r2
 801300c:	68ba      	ldr	r2, [r7, #8]
 801300e:	429a      	cmp	r2, r3
 8013010:	bf0c      	ite	eq
 8013012:	2301      	moveq	r3, #1
 8013014:	2300      	movne	r3, #0
 8013016:	b2db      	uxtb	r3, r3
 8013018:	461a      	mov	r2, r3
 801301a:	79fb      	ldrb	r3, [r7, #7]
 801301c:	429a      	cmp	r2, r3
 801301e:	d0a0      	beq.n	8012f62 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8013020:	2300      	movs	r3, #0
}
 8013022:	4618      	mov	r0, r3
 8013024:	3710      	adds	r7, #16
 8013026:	46bd      	mov	sp, r7
 8013028:	bd80      	pop	{r7, pc}
	...

0801302c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801302c:	b480      	push	{r7}
 801302e:	b0a3      	sub	sp, #140	@ 0x8c
 8013030:	af00      	add	r7, sp, #0
 8013032:	60f8      	str	r0, [r7, #12]
 8013034:	60b9      	str	r1, [r7, #8]
 8013036:	4613      	mov	r3, r2
 8013038:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 801303a:	68fb      	ldr	r3, [r7, #12]
 801303c:	68ba      	ldr	r2, [r7, #8]
 801303e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8013040:	68fb      	ldr	r3, [r7, #12]
 8013042:	88fa      	ldrh	r2, [r7, #6]
 8013044:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8013048:	68fb      	ldr	r3, [r7, #12]
 801304a:	88fa      	ldrh	r2, [r7, #6]
 801304c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8013050:	68fb      	ldr	r3, [r7, #12]
 8013052:	2200      	movs	r2, #0
 8013054:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8013056:	68fb      	ldr	r3, [r7, #12]
 8013058:	689b      	ldr	r3, [r3, #8]
 801305a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801305e:	d10e      	bne.n	801307e <UART_Start_Receive_IT+0x52>
 8013060:	68fb      	ldr	r3, [r7, #12]
 8013062:	691b      	ldr	r3, [r3, #16]
 8013064:	2b00      	cmp	r3, #0
 8013066:	d105      	bne.n	8013074 <UART_Start_Receive_IT+0x48>
 8013068:	68fb      	ldr	r3, [r7, #12]
 801306a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 801306e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8013072:	e02d      	b.n	80130d0 <UART_Start_Receive_IT+0xa4>
 8013074:	68fb      	ldr	r3, [r7, #12]
 8013076:	22ff      	movs	r2, #255	@ 0xff
 8013078:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801307c:	e028      	b.n	80130d0 <UART_Start_Receive_IT+0xa4>
 801307e:	68fb      	ldr	r3, [r7, #12]
 8013080:	689b      	ldr	r3, [r3, #8]
 8013082:	2b00      	cmp	r3, #0
 8013084:	d10d      	bne.n	80130a2 <UART_Start_Receive_IT+0x76>
 8013086:	68fb      	ldr	r3, [r7, #12]
 8013088:	691b      	ldr	r3, [r3, #16]
 801308a:	2b00      	cmp	r3, #0
 801308c:	d104      	bne.n	8013098 <UART_Start_Receive_IT+0x6c>
 801308e:	68fb      	ldr	r3, [r7, #12]
 8013090:	22ff      	movs	r2, #255	@ 0xff
 8013092:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8013096:	e01b      	b.n	80130d0 <UART_Start_Receive_IT+0xa4>
 8013098:	68fb      	ldr	r3, [r7, #12]
 801309a:	227f      	movs	r2, #127	@ 0x7f
 801309c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80130a0:	e016      	b.n	80130d0 <UART_Start_Receive_IT+0xa4>
 80130a2:	68fb      	ldr	r3, [r7, #12]
 80130a4:	689b      	ldr	r3, [r3, #8]
 80130a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80130aa:	d10d      	bne.n	80130c8 <UART_Start_Receive_IT+0x9c>
 80130ac:	68fb      	ldr	r3, [r7, #12]
 80130ae:	691b      	ldr	r3, [r3, #16]
 80130b0:	2b00      	cmp	r3, #0
 80130b2:	d104      	bne.n	80130be <UART_Start_Receive_IT+0x92>
 80130b4:	68fb      	ldr	r3, [r7, #12]
 80130b6:	227f      	movs	r2, #127	@ 0x7f
 80130b8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80130bc:	e008      	b.n	80130d0 <UART_Start_Receive_IT+0xa4>
 80130be:	68fb      	ldr	r3, [r7, #12]
 80130c0:	223f      	movs	r2, #63	@ 0x3f
 80130c2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80130c6:	e003      	b.n	80130d0 <UART_Start_Receive_IT+0xa4>
 80130c8:	68fb      	ldr	r3, [r7, #12]
 80130ca:	2200      	movs	r2, #0
 80130cc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80130d0:	68fb      	ldr	r3, [r7, #12]
 80130d2:	2200      	movs	r2, #0
 80130d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80130d8:	68fb      	ldr	r3, [r7, #12]
 80130da:	2222      	movs	r2, #34	@ 0x22
 80130dc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80130e0:	68fb      	ldr	r3, [r7, #12]
 80130e2:	681b      	ldr	r3, [r3, #0]
 80130e4:	3308      	adds	r3, #8
 80130e6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80130e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80130ea:	e853 3f00 	ldrex	r3, [r3]
 80130ee:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80130f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80130f2:	f043 0301 	orr.w	r3, r3, #1
 80130f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80130fa:	68fb      	ldr	r3, [r7, #12]
 80130fc:	681b      	ldr	r3, [r3, #0]
 80130fe:	3308      	adds	r3, #8
 8013100:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8013104:	673a      	str	r2, [r7, #112]	@ 0x70
 8013106:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013108:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 801310a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 801310c:	e841 2300 	strex	r3, r2, [r1]
 8013110:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8013112:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013114:	2b00      	cmp	r3, #0
 8013116:	d1e3      	bne.n	80130e0 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8013118:	68fb      	ldr	r3, [r7, #12]
 801311a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801311c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8013120:	d14f      	bne.n	80131c2 <UART_Start_Receive_IT+0x196>
 8013122:	68fb      	ldr	r3, [r7, #12]
 8013124:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8013128:	88fa      	ldrh	r2, [r7, #6]
 801312a:	429a      	cmp	r2, r3
 801312c:	d349      	bcc.n	80131c2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801312e:	68fb      	ldr	r3, [r7, #12]
 8013130:	689b      	ldr	r3, [r3, #8]
 8013132:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8013136:	d107      	bne.n	8013148 <UART_Start_Receive_IT+0x11c>
 8013138:	68fb      	ldr	r3, [r7, #12]
 801313a:	691b      	ldr	r3, [r3, #16]
 801313c:	2b00      	cmp	r3, #0
 801313e:	d103      	bne.n	8013148 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8013140:	68fb      	ldr	r3, [r7, #12]
 8013142:	4a47      	ldr	r2, [pc, #284]	@ (8013260 <UART_Start_Receive_IT+0x234>)
 8013144:	675a      	str	r2, [r3, #116]	@ 0x74
 8013146:	e002      	b.n	801314e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8013148:	68fb      	ldr	r3, [r7, #12]
 801314a:	4a46      	ldr	r2, [pc, #280]	@ (8013264 <UART_Start_Receive_IT+0x238>)
 801314c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 801314e:	68fb      	ldr	r3, [r7, #12]
 8013150:	691b      	ldr	r3, [r3, #16]
 8013152:	2b00      	cmp	r3, #0
 8013154:	d01a      	beq.n	801318c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8013156:	68fb      	ldr	r3, [r7, #12]
 8013158:	681b      	ldr	r3, [r3, #0]
 801315a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801315c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801315e:	e853 3f00 	ldrex	r3, [r3]
 8013162:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8013164:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013166:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801316a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801316e:	68fb      	ldr	r3, [r7, #12]
 8013170:	681b      	ldr	r3, [r3, #0]
 8013172:	461a      	mov	r2, r3
 8013174:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8013178:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801317a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801317c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 801317e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8013180:	e841 2300 	strex	r3, r2, [r1]
 8013184:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8013186:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013188:	2b00      	cmp	r3, #0
 801318a:	d1e4      	bne.n	8013156 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801318c:	68fb      	ldr	r3, [r7, #12]
 801318e:	681b      	ldr	r3, [r3, #0]
 8013190:	3308      	adds	r3, #8
 8013192:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013194:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013196:	e853 3f00 	ldrex	r3, [r3]
 801319a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801319c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801319e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80131a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80131a4:	68fb      	ldr	r3, [r7, #12]
 80131a6:	681b      	ldr	r3, [r3, #0]
 80131a8:	3308      	adds	r3, #8
 80131aa:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80131ac:	64ba      	str	r2, [r7, #72]	@ 0x48
 80131ae:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80131b0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80131b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80131b4:	e841 2300 	strex	r3, r2, [r1]
 80131b8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80131ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80131bc:	2b00      	cmp	r3, #0
 80131be:	d1e5      	bne.n	801318c <UART_Start_Receive_IT+0x160>
 80131c0:	e046      	b.n	8013250 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80131c2:	68fb      	ldr	r3, [r7, #12]
 80131c4:	689b      	ldr	r3, [r3, #8]
 80131c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80131ca:	d107      	bne.n	80131dc <UART_Start_Receive_IT+0x1b0>
 80131cc:	68fb      	ldr	r3, [r7, #12]
 80131ce:	691b      	ldr	r3, [r3, #16]
 80131d0:	2b00      	cmp	r3, #0
 80131d2:	d103      	bne.n	80131dc <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80131d4:	68fb      	ldr	r3, [r7, #12]
 80131d6:	4a24      	ldr	r2, [pc, #144]	@ (8013268 <UART_Start_Receive_IT+0x23c>)
 80131d8:	675a      	str	r2, [r3, #116]	@ 0x74
 80131da:	e002      	b.n	80131e2 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80131dc:	68fb      	ldr	r3, [r7, #12]
 80131de:	4a23      	ldr	r2, [pc, #140]	@ (801326c <UART_Start_Receive_IT+0x240>)
 80131e0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80131e2:	68fb      	ldr	r3, [r7, #12]
 80131e4:	691b      	ldr	r3, [r3, #16]
 80131e6:	2b00      	cmp	r3, #0
 80131e8:	d019      	beq.n	801321e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80131ea:	68fb      	ldr	r3, [r7, #12]
 80131ec:	681b      	ldr	r3, [r3, #0]
 80131ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80131f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80131f2:	e853 3f00 	ldrex	r3, [r3]
 80131f6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80131f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80131fa:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80131fe:	677b      	str	r3, [r7, #116]	@ 0x74
 8013200:	68fb      	ldr	r3, [r7, #12]
 8013202:	681b      	ldr	r3, [r3, #0]
 8013204:	461a      	mov	r2, r3
 8013206:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013208:	637b      	str	r3, [r7, #52]	@ 0x34
 801320a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801320c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801320e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013210:	e841 2300 	strex	r3, r2, [r1]
 8013214:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8013216:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013218:	2b00      	cmp	r3, #0
 801321a:	d1e6      	bne.n	80131ea <UART_Start_Receive_IT+0x1be>
 801321c:	e018      	b.n	8013250 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801321e:	68fb      	ldr	r3, [r7, #12]
 8013220:	681b      	ldr	r3, [r3, #0]
 8013222:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013224:	697b      	ldr	r3, [r7, #20]
 8013226:	e853 3f00 	ldrex	r3, [r3]
 801322a:	613b      	str	r3, [r7, #16]
   return(result);
 801322c:	693b      	ldr	r3, [r7, #16]
 801322e:	f043 0320 	orr.w	r3, r3, #32
 8013232:	67bb      	str	r3, [r7, #120]	@ 0x78
 8013234:	68fb      	ldr	r3, [r7, #12]
 8013236:	681b      	ldr	r3, [r3, #0]
 8013238:	461a      	mov	r2, r3
 801323a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801323c:	623b      	str	r3, [r7, #32]
 801323e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013240:	69f9      	ldr	r1, [r7, #28]
 8013242:	6a3a      	ldr	r2, [r7, #32]
 8013244:	e841 2300 	strex	r3, r2, [r1]
 8013248:	61bb      	str	r3, [r7, #24]
   return(result);
 801324a:	69bb      	ldr	r3, [r7, #24]
 801324c:	2b00      	cmp	r3, #0
 801324e:	d1e6      	bne.n	801321e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8013250:	2300      	movs	r3, #0
}
 8013252:	4618      	mov	r0, r3
 8013254:	378c      	adds	r7, #140	@ 0x8c
 8013256:	46bd      	mov	sp, r7
 8013258:	f85d 7b04 	ldr.w	r7, [sp], #4
 801325c:	4770      	bx	lr
 801325e:	bf00      	nop
 8013260:	08013c8d 	.word	0x08013c8d
 8013264:	08013929 	.word	0x08013929
 8013268:	08013771 	.word	0x08013771
 801326c:	080135b9 	.word	0x080135b9

08013270 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8013270:	b480      	push	{r7}
 8013272:	b08f      	sub	sp, #60	@ 0x3c
 8013274:	af00      	add	r7, sp, #0
 8013276:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8013278:	687b      	ldr	r3, [r7, #4]
 801327a:	681b      	ldr	r3, [r3, #0]
 801327c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801327e:	6a3b      	ldr	r3, [r7, #32]
 8013280:	e853 3f00 	ldrex	r3, [r3]
 8013284:	61fb      	str	r3, [r7, #28]
   return(result);
 8013286:	69fb      	ldr	r3, [r7, #28]
 8013288:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 801328c:	637b      	str	r3, [r7, #52]	@ 0x34
 801328e:	687b      	ldr	r3, [r7, #4]
 8013290:	681b      	ldr	r3, [r3, #0]
 8013292:	461a      	mov	r2, r3
 8013294:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013296:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8013298:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801329a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801329c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801329e:	e841 2300 	strex	r3, r2, [r1]
 80132a2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80132a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80132a6:	2b00      	cmp	r3, #0
 80132a8:	d1e6      	bne.n	8013278 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80132aa:	687b      	ldr	r3, [r7, #4]
 80132ac:	681b      	ldr	r3, [r3, #0]
 80132ae:	3308      	adds	r3, #8
 80132b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80132b2:	68fb      	ldr	r3, [r7, #12]
 80132b4:	e853 3f00 	ldrex	r3, [r3]
 80132b8:	60bb      	str	r3, [r7, #8]
   return(result);
 80132ba:	68bb      	ldr	r3, [r7, #8]
 80132bc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80132c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80132c2:	687b      	ldr	r3, [r7, #4]
 80132c4:	681b      	ldr	r3, [r3, #0]
 80132c6:	3308      	adds	r3, #8
 80132c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80132ca:	61ba      	str	r2, [r7, #24]
 80132cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80132ce:	6979      	ldr	r1, [r7, #20]
 80132d0:	69ba      	ldr	r2, [r7, #24]
 80132d2:	e841 2300 	strex	r3, r2, [r1]
 80132d6:	613b      	str	r3, [r7, #16]
   return(result);
 80132d8:	693b      	ldr	r3, [r7, #16]
 80132da:	2b00      	cmp	r3, #0
 80132dc:	d1e5      	bne.n	80132aa <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80132de:	687b      	ldr	r3, [r7, #4]
 80132e0:	2220      	movs	r2, #32
 80132e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80132e6:	bf00      	nop
 80132e8:	373c      	adds	r7, #60	@ 0x3c
 80132ea:	46bd      	mov	sp, r7
 80132ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132f0:	4770      	bx	lr
	...

080132f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80132f4:	b480      	push	{r7}
 80132f6:	b095      	sub	sp, #84	@ 0x54
 80132f8:	af00      	add	r7, sp, #0
 80132fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80132fc:	687b      	ldr	r3, [r7, #4]
 80132fe:	681b      	ldr	r3, [r3, #0]
 8013300:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013302:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013304:	e853 3f00 	ldrex	r3, [r3]
 8013308:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801330a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801330c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013310:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8013312:	687b      	ldr	r3, [r7, #4]
 8013314:	681b      	ldr	r3, [r3, #0]
 8013316:	461a      	mov	r2, r3
 8013318:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801331a:	643b      	str	r3, [r7, #64]	@ 0x40
 801331c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801331e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8013320:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013322:	e841 2300 	strex	r3, r2, [r1]
 8013326:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8013328:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801332a:	2b00      	cmp	r3, #0
 801332c:	d1e6      	bne.n	80132fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801332e:	687b      	ldr	r3, [r7, #4]
 8013330:	681b      	ldr	r3, [r3, #0]
 8013332:	3308      	adds	r3, #8
 8013334:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013336:	6a3b      	ldr	r3, [r7, #32]
 8013338:	e853 3f00 	ldrex	r3, [r3]
 801333c:	61fb      	str	r3, [r7, #28]
   return(result);
 801333e:	69fa      	ldr	r2, [r7, #28]
 8013340:	4b1e      	ldr	r3, [pc, #120]	@ (80133bc <UART_EndRxTransfer+0xc8>)
 8013342:	4013      	ands	r3, r2
 8013344:	64bb      	str	r3, [r7, #72]	@ 0x48
 8013346:	687b      	ldr	r3, [r7, #4]
 8013348:	681b      	ldr	r3, [r3, #0]
 801334a:	3308      	adds	r3, #8
 801334c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801334e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8013350:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013352:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8013354:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013356:	e841 2300 	strex	r3, r2, [r1]
 801335a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801335c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801335e:	2b00      	cmp	r3, #0
 8013360:	d1e5      	bne.n	801332e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013362:	687b      	ldr	r3, [r7, #4]
 8013364:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013366:	2b01      	cmp	r3, #1
 8013368:	d118      	bne.n	801339c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801336a:	687b      	ldr	r3, [r7, #4]
 801336c:	681b      	ldr	r3, [r3, #0]
 801336e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013370:	68fb      	ldr	r3, [r7, #12]
 8013372:	e853 3f00 	ldrex	r3, [r3]
 8013376:	60bb      	str	r3, [r7, #8]
   return(result);
 8013378:	68bb      	ldr	r3, [r7, #8]
 801337a:	f023 0310 	bic.w	r3, r3, #16
 801337e:	647b      	str	r3, [r7, #68]	@ 0x44
 8013380:	687b      	ldr	r3, [r7, #4]
 8013382:	681b      	ldr	r3, [r3, #0]
 8013384:	461a      	mov	r2, r3
 8013386:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013388:	61bb      	str	r3, [r7, #24]
 801338a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801338c:	6979      	ldr	r1, [r7, #20]
 801338e:	69ba      	ldr	r2, [r7, #24]
 8013390:	e841 2300 	strex	r3, r2, [r1]
 8013394:	613b      	str	r3, [r7, #16]
   return(result);
 8013396:	693b      	ldr	r3, [r7, #16]
 8013398:	2b00      	cmp	r3, #0
 801339a:	d1e6      	bne.n	801336a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801339c:	687b      	ldr	r3, [r7, #4]
 801339e:	2220      	movs	r2, #32
 80133a0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80133a4:	687b      	ldr	r3, [r7, #4]
 80133a6:	2200      	movs	r2, #0
 80133a8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80133aa:	687b      	ldr	r3, [r7, #4]
 80133ac:	2200      	movs	r2, #0
 80133ae:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80133b0:	bf00      	nop
 80133b2:	3754      	adds	r7, #84	@ 0x54
 80133b4:	46bd      	mov	sp, r7
 80133b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133ba:	4770      	bx	lr
 80133bc:	effffffe 	.word	0xeffffffe

080133c0 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80133c0:	b580      	push	{r7, lr}
 80133c2:	b090      	sub	sp, #64	@ 0x40
 80133c4:	af00      	add	r7, sp, #0
 80133c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80133c8:	687b      	ldr	r3, [r7, #4]
 80133ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80133cc:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80133ce:	687b      	ldr	r3, [r7, #4]
 80133d0:	69db      	ldr	r3, [r3, #28]
 80133d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80133d6:	d037      	beq.n	8013448 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 80133d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80133da:	2200      	movs	r2, #0
 80133dc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80133e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80133e2:	681b      	ldr	r3, [r3, #0]
 80133e4:	3308      	adds	r3, #8
 80133e6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80133e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80133ea:	e853 3f00 	ldrex	r3, [r3]
 80133ee:	623b      	str	r3, [r7, #32]
   return(result);
 80133f0:	6a3b      	ldr	r3, [r7, #32]
 80133f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80133f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80133f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80133fa:	681b      	ldr	r3, [r3, #0]
 80133fc:	3308      	adds	r3, #8
 80133fe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013400:	633a      	str	r2, [r7, #48]	@ 0x30
 8013402:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013404:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013406:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013408:	e841 2300 	strex	r3, r2, [r1]
 801340c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801340e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013410:	2b00      	cmp	r3, #0
 8013412:	d1e5      	bne.n	80133e0 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8013414:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013416:	681b      	ldr	r3, [r3, #0]
 8013418:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801341a:	693b      	ldr	r3, [r7, #16]
 801341c:	e853 3f00 	ldrex	r3, [r3]
 8013420:	60fb      	str	r3, [r7, #12]
   return(result);
 8013422:	68fb      	ldr	r3, [r7, #12]
 8013424:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013428:	637b      	str	r3, [r7, #52]	@ 0x34
 801342a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801342c:	681b      	ldr	r3, [r3, #0]
 801342e:	461a      	mov	r2, r3
 8013430:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013432:	61fb      	str	r3, [r7, #28]
 8013434:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013436:	69b9      	ldr	r1, [r7, #24]
 8013438:	69fa      	ldr	r2, [r7, #28]
 801343a:	e841 2300 	strex	r3, r2, [r1]
 801343e:	617b      	str	r3, [r7, #20]
   return(result);
 8013440:	697b      	ldr	r3, [r7, #20]
 8013442:	2b00      	cmp	r3, #0
 8013444:	d1e6      	bne.n	8013414 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8013446:	e002      	b.n	801344e <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 8013448:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801344a:	f7ee fa66 	bl	800191a <HAL_UART_TxCpltCallback>
}
 801344e:	bf00      	nop
 8013450:	3740      	adds	r7, #64	@ 0x40
 8013452:	46bd      	mov	sp, r7
 8013454:	bd80      	pop	{r7, pc}

08013456 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8013456:	b580      	push	{r7, lr}
 8013458:	b084      	sub	sp, #16
 801345a:	af00      	add	r7, sp, #0
 801345c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801345e:	687b      	ldr	r3, [r7, #4]
 8013460:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013462:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8013464:	68f8      	ldr	r0, [r7, #12]
 8013466:	f7fe fe9f 	bl	80121a8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801346a:	bf00      	nop
 801346c:	3710      	adds	r7, #16
 801346e:	46bd      	mov	sp, r7
 8013470:	bd80      	pop	{r7, pc}

08013472 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8013472:	b580      	push	{r7, lr}
 8013474:	b086      	sub	sp, #24
 8013476:	af00      	add	r7, sp, #0
 8013478:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801347a:	687b      	ldr	r3, [r7, #4]
 801347c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801347e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8013480:	697b      	ldr	r3, [r7, #20]
 8013482:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013486:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8013488:	697b      	ldr	r3, [r7, #20]
 801348a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801348e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8013490:	697b      	ldr	r3, [r7, #20]
 8013492:	681b      	ldr	r3, [r3, #0]
 8013494:	689b      	ldr	r3, [r3, #8]
 8013496:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801349a:	2b80      	cmp	r3, #128	@ 0x80
 801349c:	d109      	bne.n	80134b2 <UART_DMAError+0x40>
 801349e:	693b      	ldr	r3, [r7, #16]
 80134a0:	2b21      	cmp	r3, #33	@ 0x21
 80134a2:	d106      	bne.n	80134b2 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80134a4:	697b      	ldr	r3, [r7, #20]
 80134a6:	2200      	movs	r2, #0
 80134a8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80134ac:	6978      	ldr	r0, [r7, #20]
 80134ae:	f7ff fedf 	bl	8013270 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80134b2:	697b      	ldr	r3, [r7, #20]
 80134b4:	681b      	ldr	r3, [r3, #0]
 80134b6:	689b      	ldr	r3, [r3, #8]
 80134b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80134bc:	2b40      	cmp	r3, #64	@ 0x40
 80134be:	d109      	bne.n	80134d4 <UART_DMAError+0x62>
 80134c0:	68fb      	ldr	r3, [r7, #12]
 80134c2:	2b22      	cmp	r3, #34	@ 0x22
 80134c4:	d106      	bne.n	80134d4 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80134c6:	697b      	ldr	r3, [r7, #20]
 80134c8:	2200      	movs	r2, #0
 80134ca:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80134ce:	6978      	ldr	r0, [r7, #20]
 80134d0:	f7ff ff10 	bl	80132f4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80134d4:	697b      	ldr	r3, [r7, #20]
 80134d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80134da:	f043 0210 	orr.w	r2, r3, #16
 80134de:	697b      	ldr	r3, [r7, #20]
 80134e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80134e4:	6978      	ldr	r0, [r7, #20]
 80134e6:	f7ee fa2e 	bl	8001946 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80134ea:	bf00      	nop
 80134ec:	3718      	adds	r7, #24
 80134ee:	46bd      	mov	sp, r7
 80134f0:	bd80      	pop	{r7, pc}

080134f2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80134f2:	b580      	push	{r7, lr}
 80134f4:	b084      	sub	sp, #16
 80134f6:	af00      	add	r7, sp, #0
 80134f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80134fa:	687b      	ldr	r3, [r7, #4]
 80134fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80134fe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8013500:	68fb      	ldr	r3, [r7, #12]
 8013502:	2200      	movs	r2, #0
 8013504:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8013508:	68f8      	ldr	r0, [r7, #12]
 801350a:	f7ee fa1c 	bl	8001946 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801350e:	bf00      	nop
 8013510:	3710      	adds	r7, #16
 8013512:	46bd      	mov	sp, r7
 8013514:	bd80      	pop	{r7, pc}

08013516 <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8013516:	b580      	push	{r7, lr}
 8013518:	b084      	sub	sp, #16
 801351a:	af00      	add	r7, sp, #0
 801351c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801351e:	687b      	ldr	r3, [r7, #4]
 8013520:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013522:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 8013524:	68fb      	ldr	r3, [r7, #12]
 8013526:	2200      	movs	r2, #0
 8013528:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 801352c:	68fb      	ldr	r3, [r7, #12]
 801352e:	681b      	ldr	r3, [r3, #0]
 8013530:	220f      	movs	r2, #15
 8013532:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8013534:	68fb      	ldr	r3, [r7, #12]
 8013536:	681b      	ldr	r3, [r3, #0]
 8013538:	699a      	ldr	r2, [r3, #24]
 801353a:	68fb      	ldr	r3, [r7, #12]
 801353c:	681b      	ldr	r3, [r3, #0]
 801353e:	f042 0208 	orr.w	r2, r2, #8
 8013542:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8013544:	68fb      	ldr	r3, [r7, #12]
 8013546:	2220      	movs	r2, #32
 8013548:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801354c:	68fb      	ldr	r3, [r7, #12]
 801354e:	2200      	movs	r2, #0
 8013550:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8013552:	68f8      	ldr	r0, [r7, #12]
 8013554:	f7fe fe32 	bl	80121bc <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013558:	bf00      	nop
 801355a:	3710      	adds	r7, #16
 801355c:	46bd      	mov	sp, r7
 801355e:	bd80      	pop	{r7, pc}

08013560 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8013560:	b580      	push	{r7, lr}
 8013562:	b088      	sub	sp, #32
 8013564:	af00      	add	r7, sp, #0
 8013566:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8013568:	687b      	ldr	r3, [r7, #4]
 801356a:	681b      	ldr	r3, [r3, #0]
 801356c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801356e:	68fb      	ldr	r3, [r7, #12]
 8013570:	e853 3f00 	ldrex	r3, [r3]
 8013574:	60bb      	str	r3, [r7, #8]
   return(result);
 8013576:	68bb      	ldr	r3, [r7, #8]
 8013578:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801357c:	61fb      	str	r3, [r7, #28]
 801357e:	687b      	ldr	r3, [r7, #4]
 8013580:	681b      	ldr	r3, [r3, #0]
 8013582:	461a      	mov	r2, r3
 8013584:	69fb      	ldr	r3, [r7, #28]
 8013586:	61bb      	str	r3, [r7, #24]
 8013588:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801358a:	6979      	ldr	r1, [r7, #20]
 801358c:	69ba      	ldr	r2, [r7, #24]
 801358e:	e841 2300 	strex	r3, r2, [r1]
 8013592:	613b      	str	r3, [r7, #16]
   return(result);
 8013594:	693b      	ldr	r3, [r7, #16]
 8013596:	2b00      	cmp	r3, #0
 8013598:	d1e6      	bne.n	8013568 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801359a:	687b      	ldr	r3, [r7, #4]
 801359c:	2220      	movs	r2, #32
 801359e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80135a2:	687b      	ldr	r3, [r7, #4]
 80135a4:	2200      	movs	r2, #0
 80135a6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80135a8:	6878      	ldr	r0, [r7, #4]
 80135aa:	f7ee f9b6 	bl	800191a <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80135ae:	bf00      	nop
 80135b0:	3720      	adds	r7, #32
 80135b2:	46bd      	mov	sp, r7
 80135b4:	bd80      	pop	{r7, pc}
	...

080135b8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80135b8:	b580      	push	{r7, lr}
 80135ba:	b09c      	sub	sp, #112	@ 0x70
 80135bc:	af00      	add	r7, sp, #0
 80135be:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80135c0:	687b      	ldr	r3, [r7, #4]
 80135c2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80135c6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80135ca:	687b      	ldr	r3, [r7, #4]
 80135cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80135d0:	2b22      	cmp	r3, #34	@ 0x22
 80135d2:	f040 80be 	bne.w	8013752 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80135d6:	687b      	ldr	r3, [r7, #4]
 80135d8:	681b      	ldr	r3, [r3, #0]
 80135da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80135dc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80135e0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80135e4:	b2d9      	uxtb	r1, r3
 80135e6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80135ea:	b2da      	uxtb	r2, r3
 80135ec:	687b      	ldr	r3, [r7, #4]
 80135ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80135f0:	400a      	ands	r2, r1
 80135f2:	b2d2      	uxtb	r2, r2
 80135f4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80135f6:	687b      	ldr	r3, [r7, #4]
 80135f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80135fa:	1c5a      	adds	r2, r3, #1
 80135fc:	687b      	ldr	r3, [r7, #4]
 80135fe:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8013600:	687b      	ldr	r3, [r7, #4]
 8013602:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013606:	b29b      	uxth	r3, r3
 8013608:	3b01      	subs	r3, #1
 801360a:	b29a      	uxth	r2, r3
 801360c:	687b      	ldr	r3, [r7, #4]
 801360e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8013612:	687b      	ldr	r3, [r7, #4]
 8013614:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013618:	b29b      	uxth	r3, r3
 801361a:	2b00      	cmp	r3, #0
 801361c:	f040 80a1 	bne.w	8013762 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8013620:	687b      	ldr	r3, [r7, #4]
 8013622:	681b      	ldr	r3, [r3, #0]
 8013624:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013626:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013628:	e853 3f00 	ldrex	r3, [r3]
 801362c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801362e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013630:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013634:	66bb      	str	r3, [r7, #104]	@ 0x68
 8013636:	687b      	ldr	r3, [r7, #4]
 8013638:	681b      	ldr	r3, [r3, #0]
 801363a:	461a      	mov	r2, r3
 801363c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801363e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8013640:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013642:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8013644:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013646:	e841 2300 	strex	r3, r2, [r1]
 801364a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801364c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801364e:	2b00      	cmp	r3, #0
 8013650:	d1e6      	bne.n	8013620 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013652:	687b      	ldr	r3, [r7, #4]
 8013654:	681b      	ldr	r3, [r3, #0]
 8013656:	3308      	adds	r3, #8
 8013658:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801365a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801365c:	e853 3f00 	ldrex	r3, [r3]
 8013660:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8013662:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013664:	f023 0301 	bic.w	r3, r3, #1
 8013668:	667b      	str	r3, [r7, #100]	@ 0x64
 801366a:	687b      	ldr	r3, [r7, #4]
 801366c:	681b      	ldr	r3, [r3, #0]
 801366e:	3308      	adds	r3, #8
 8013670:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8013672:	647a      	str	r2, [r7, #68]	@ 0x44
 8013674:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013676:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8013678:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801367a:	e841 2300 	strex	r3, r2, [r1]
 801367e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8013680:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013682:	2b00      	cmp	r3, #0
 8013684:	d1e5      	bne.n	8013652 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8013686:	687b      	ldr	r3, [r7, #4]
 8013688:	2220      	movs	r2, #32
 801368a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 801368e:	687b      	ldr	r3, [r7, #4]
 8013690:	2200      	movs	r2, #0
 8013692:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8013694:	687b      	ldr	r3, [r7, #4]
 8013696:	2200      	movs	r2, #0
 8013698:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801369a:	687b      	ldr	r3, [r7, #4]
 801369c:	681b      	ldr	r3, [r3, #0]
 801369e:	4a33      	ldr	r2, [pc, #204]	@ (801376c <UART_RxISR_8BIT+0x1b4>)
 80136a0:	4293      	cmp	r3, r2
 80136a2:	d01f      	beq.n	80136e4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80136a4:	687b      	ldr	r3, [r7, #4]
 80136a6:	681b      	ldr	r3, [r3, #0]
 80136a8:	685b      	ldr	r3, [r3, #4]
 80136aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80136ae:	2b00      	cmp	r3, #0
 80136b0:	d018      	beq.n	80136e4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80136b2:	687b      	ldr	r3, [r7, #4]
 80136b4:	681b      	ldr	r3, [r3, #0]
 80136b6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80136b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80136ba:	e853 3f00 	ldrex	r3, [r3]
 80136be:	623b      	str	r3, [r7, #32]
   return(result);
 80136c0:	6a3b      	ldr	r3, [r7, #32]
 80136c2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80136c6:	663b      	str	r3, [r7, #96]	@ 0x60
 80136c8:	687b      	ldr	r3, [r7, #4]
 80136ca:	681b      	ldr	r3, [r3, #0]
 80136cc:	461a      	mov	r2, r3
 80136ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80136d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80136d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80136d4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80136d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80136d8:	e841 2300 	strex	r3, r2, [r1]
 80136dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80136de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80136e0:	2b00      	cmp	r3, #0
 80136e2:	d1e6      	bne.n	80136b2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80136e4:	687b      	ldr	r3, [r7, #4]
 80136e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80136e8:	2b01      	cmp	r3, #1
 80136ea:	d12e      	bne.n	801374a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80136ec:	687b      	ldr	r3, [r7, #4]
 80136ee:	2200      	movs	r2, #0
 80136f0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80136f2:	687b      	ldr	r3, [r7, #4]
 80136f4:	681b      	ldr	r3, [r3, #0]
 80136f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80136f8:	693b      	ldr	r3, [r7, #16]
 80136fa:	e853 3f00 	ldrex	r3, [r3]
 80136fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8013700:	68fb      	ldr	r3, [r7, #12]
 8013702:	f023 0310 	bic.w	r3, r3, #16
 8013706:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8013708:	687b      	ldr	r3, [r7, #4]
 801370a:	681b      	ldr	r3, [r3, #0]
 801370c:	461a      	mov	r2, r3
 801370e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013710:	61fb      	str	r3, [r7, #28]
 8013712:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013714:	69b9      	ldr	r1, [r7, #24]
 8013716:	69fa      	ldr	r2, [r7, #28]
 8013718:	e841 2300 	strex	r3, r2, [r1]
 801371c:	617b      	str	r3, [r7, #20]
   return(result);
 801371e:	697b      	ldr	r3, [r7, #20]
 8013720:	2b00      	cmp	r3, #0
 8013722:	d1e6      	bne.n	80136f2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8013724:	687b      	ldr	r3, [r7, #4]
 8013726:	681b      	ldr	r3, [r3, #0]
 8013728:	69db      	ldr	r3, [r3, #28]
 801372a:	f003 0310 	and.w	r3, r3, #16
 801372e:	2b10      	cmp	r3, #16
 8013730:	d103      	bne.n	801373a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8013732:	687b      	ldr	r3, [r7, #4]
 8013734:	681b      	ldr	r3, [r3, #0]
 8013736:	2210      	movs	r2, #16
 8013738:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801373a:	687b      	ldr	r3, [r7, #4]
 801373c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013740:	4619      	mov	r1, r3
 8013742:	6878      	ldr	r0, [r7, #4]
 8013744:	f7fe fd44 	bl	80121d0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8013748:	e00b      	b.n	8013762 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 801374a:	6878      	ldr	r0, [r7, #4]
 801374c:	f7ee f8f0 	bl	8001930 <HAL_UART_RxCpltCallback>
}
 8013750:	e007      	b.n	8013762 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8013752:	687b      	ldr	r3, [r7, #4]
 8013754:	681b      	ldr	r3, [r3, #0]
 8013756:	699a      	ldr	r2, [r3, #24]
 8013758:	687b      	ldr	r3, [r7, #4]
 801375a:	681b      	ldr	r3, [r3, #0]
 801375c:	f042 0208 	orr.w	r2, r2, #8
 8013760:	619a      	str	r2, [r3, #24]
}
 8013762:	bf00      	nop
 8013764:	3770      	adds	r7, #112	@ 0x70
 8013766:	46bd      	mov	sp, r7
 8013768:	bd80      	pop	{r7, pc}
 801376a:	bf00      	nop
 801376c:	58000c00 	.word	0x58000c00

08013770 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8013770:	b580      	push	{r7, lr}
 8013772:	b09c      	sub	sp, #112	@ 0x70
 8013774:	af00      	add	r7, sp, #0
 8013776:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8013778:	687b      	ldr	r3, [r7, #4]
 801377a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801377e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8013782:	687b      	ldr	r3, [r7, #4]
 8013784:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013788:	2b22      	cmp	r3, #34	@ 0x22
 801378a:	f040 80be 	bne.w	801390a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801378e:	687b      	ldr	r3, [r7, #4]
 8013790:	681b      	ldr	r3, [r3, #0]
 8013792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013794:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8013798:	687b      	ldr	r3, [r7, #4]
 801379a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801379c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 801379e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80137a2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80137a6:	4013      	ands	r3, r2
 80137a8:	b29a      	uxth	r2, r3
 80137aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80137ac:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80137ae:	687b      	ldr	r3, [r7, #4]
 80137b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80137b2:	1c9a      	adds	r2, r3, #2
 80137b4:	687b      	ldr	r3, [r7, #4]
 80137b6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80137b8:	687b      	ldr	r3, [r7, #4]
 80137ba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80137be:	b29b      	uxth	r3, r3
 80137c0:	3b01      	subs	r3, #1
 80137c2:	b29a      	uxth	r2, r3
 80137c4:	687b      	ldr	r3, [r7, #4]
 80137c6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80137ca:	687b      	ldr	r3, [r7, #4]
 80137cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80137d0:	b29b      	uxth	r3, r3
 80137d2:	2b00      	cmp	r3, #0
 80137d4:	f040 80a1 	bne.w	801391a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80137d8:	687b      	ldr	r3, [r7, #4]
 80137da:	681b      	ldr	r3, [r3, #0]
 80137dc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80137de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80137e0:	e853 3f00 	ldrex	r3, [r3]
 80137e4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80137e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80137e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80137ec:	667b      	str	r3, [r7, #100]	@ 0x64
 80137ee:	687b      	ldr	r3, [r7, #4]
 80137f0:	681b      	ldr	r3, [r3, #0]
 80137f2:	461a      	mov	r2, r3
 80137f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80137f6:	657b      	str	r3, [r7, #84]	@ 0x54
 80137f8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80137fa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80137fc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80137fe:	e841 2300 	strex	r3, r2, [r1]
 8013802:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8013804:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013806:	2b00      	cmp	r3, #0
 8013808:	d1e6      	bne.n	80137d8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801380a:	687b      	ldr	r3, [r7, #4]
 801380c:	681b      	ldr	r3, [r3, #0]
 801380e:	3308      	adds	r3, #8
 8013810:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013812:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013814:	e853 3f00 	ldrex	r3, [r3]
 8013818:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801381a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801381c:	f023 0301 	bic.w	r3, r3, #1
 8013820:	663b      	str	r3, [r7, #96]	@ 0x60
 8013822:	687b      	ldr	r3, [r7, #4]
 8013824:	681b      	ldr	r3, [r3, #0]
 8013826:	3308      	adds	r3, #8
 8013828:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801382a:	643a      	str	r2, [r7, #64]	@ 0x40
 801382c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801382e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8013830:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013832:	e841 2300 	strex	r3, r2, [r1]
 8013836:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8013838:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801383a:	2b00      	cmp	r3, #0
 801383c:	d1e5      	bne.n	801380a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801383e:	687b      	ldr	r3, [r7, #4]
 8013840:	2220      	movs	r2, #32
 8013842:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8013846:	687b      	ldr	r3, [r7, #4]
 8013848:	2200      	movs	r2, #0
 801384a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 801384c:	687b      	ldr	r3, [r7, #4]
 801384e:	2200      	movs	r2, #0
 8013850:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8013852:	687b      	ldr	r3, [r7, #4]
 8013854:	681b      	ldr	r3, [r3, #0]
 8013856:	4a33      	ldr	r2, [pc, #204]	@ (8013924 <UART_RxISR_16BIT+0x1b4>)
 8013858:	4293      	cmp	r3, r2
 801385a:	d01f      	beq.n	801389c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 801385c:	687b      	ldr	r3, [r7, #4]
 801385e:	681b      	ldr	r3, [r3, #0]
 8013860:	685b      	ldr	r3, [r3, #4]
 8013862:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013866:	2b00      	cmp	r3, #0
 8013868:	d018      	beq.n	801389c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801386a:	687b      	ldr	r3, [r7, #4]
 801386c:	681b      	ldr	r3, [r3, #0]
 801386e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013870:	6a3b      	ldr	r3, [r7, #32]
 8013872:	e853 3f00 	ldrex	r3, [r3]
 8013876:	61fb      	str	r3, [r7, #28]
   return(result);
 8013878:	69fb      	ldr	r3, [r7, #28]
 801387a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801387e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8013880:	687b      	ldr	r3, [r7, #4]
 8013882:	681b      	ldr	r3, [r3, #0]
 8013884:	461a      	mov	r2, r3
 8013886:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013888:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801388a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801388c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801388e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013890:	e841 2300 	strex	r3, r2, [r1]
 8013894:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8013896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013898:	2b00      	cmp	r3, #0
 801389a:	d1e6      	bne.n	801386a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801389c:	687b      	ldr	r3, [r7, #4]
 801389e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80138a0:	2b01      	cmp	r3, #1
 80138a2:	d12e      	bne.n	8013902 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80138a4:	687b      	ldr	r3, [r7, #4]
 80138a6:	2200      	movs	r2, #0
 80138a8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80138aa:	687b      	ldr	r3, [r7, #4]
 80138ac:	681b      	ldr	r3, [r3, #0]
 80138ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80138b0:	68fb      	ldr	r3, [r7, #12]
 80138b2:	e853 3f00 	ldrex	r3, [r3]
 80138b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80138b8:	68bb      	ldr	r3, [r7, #8]
 80138ba:	f023 0310 	bic.w	r3, r3, #16
 80138be:	65bb      	str	r3, [r7, #88]	@ 0x58
 80138c0:	687b      	ldr	r3, [r7, #4]
 80138c2:	681b      	ldr	r3, [r3, #0]
 80138c4:	461a      	mov	r2, r3
 80138c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80138c8:	61bb      	str	r3, [r7, #24]
 80138ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80138cc:	6979      	ldr	r1, [r7, #20]
 80138ce:	69ba      	ldr	r2, [r7, #24]
 80138d0:	e841 2300 	strex	r3, r2, [r1]
 80138d4:	613b      	str	r3, [r7, #16]
   return(result);
 80138d6:	693b      	ldr	r3, [r7, #16]
 80138d8:	2b00      	cmp	r3, #0
 80138da:	d1e6      	bne.n	80138aa <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80138dc:	687b      	ldr	r3, [r7, #4]
 80138de:	681b      	ldr	r3, [r3, #0]
 80138e0:	69db      	ldr	r3, [r3, #28]
 80138e2:	f003 0310 	and.w	r3, r3, #16
 80138e6:	2b10      	cmp	r3, #16
 80138e8:	d103      	bne.n	80138f2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80138ea:	687b      	ldr	r3, [r7, #4]
 80138ec:	681b      	ldr	r3, [r3, #0]
 80138ee:	2210      	movs	r2, #16
 80138f0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80138f2:	687b      	ldr	r3, [r7, #4]
 80138f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80138f8:	4619      	mov	r1, r3
 80138fa:	6878      	ldr	r0, [r7, #4]
 80138fc:	f7fe fc68 	bl	80121d0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8013900:	e00b      	b.n	801391a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8013902:	6878      	ldr	r0, [r7, #4]
 8013904:	f7ee f814 	bl	8001930 <HAL_UART_RxCpltCallback>
}
 8013908:	e007      	b.n	801391a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801390a:	687b      	ldr	r3, [r7, #4]
 801390c:	681b      	ldr	r3, [r3, #0]
 801390e:	699a      	ldr	r2, [r3, #24]
 8013910:	687b      	ldr	r3, [r7, #4]
 8013912:	681b      	ldr	r3, [r3, #0]
 8013914:	f042 0208 	orr.w	r2, r2, #8
 8013918:	619a      	str	r2, [r3, #24]
}
 801391a:	bf00      	nop
 801391c:	3770      	adds	r7, #112	@ 0x70
 801391e:	46bd      	mov	sp, r7
 8013920:	bd80      	pop	{r7, pc}
 8013922:	bf00      	nop
 8013924:	58000c00 	.word	0x58000c00

08013928 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8013928:	b580      	push	{r7, lr}
 801392a:	b0ac      	sub	sp, #176	@ 0xb0
 801392c:	af00      	add	r7, sp, #0
 801392e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8013930:	687b      	ldr	r3, [r7, #4]
 8013932:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8013936:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801393a:	687b      	ldr	r3, [r7, #4]
 801393c:	681b      	ldr	r3, [r3, #0]
 801393e:	69db      	ldr	r3, [r3, #28]
 8013940:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8013944:	687b      	ldr	r3, [r7, #4]
 8013946:	681b      	ldr	r3, [r3, #0]
 8013948:	681b      	ldr	r3, [r3, #0]
 801394a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 801394e:	687b      	ldr	r3, [r7, #4]
 8013950:	681b      	ldr	r3, [r3, #0]
 8013952:	689b      	ldr	r3, [r3, #8]
 8013954:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8013958:	687b      	ldr	r3, [r7, #4]
 801395a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801395e:	2b22      	cmp	r3, #34	@ 0x22
 8013960:	f040 8181 	bne.w	8013c66 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8013964:	687b      	ldr	r3, [r7, #4]
 8013966:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801396a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801396e:	e124      	b.n	8013bba <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8013970:	687b      	ldr	r3, [r7, #4]
 8013972:	681b      	ldr	r3, [r3, #0]
 8013974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013976:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 801397a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 801397e:	b2d9      	uxtb	r1, r3
 8013980:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8013984:	b2da      	uxtb	r2, r3
 8013986:	687b      	ldr	r3, [r7, #4]
 8013988:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801398a:	400a      	ands	r2, r1
 801398c:	b2d2      	uxtb	r2, r2
 801398e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8013990:	687b      	ldr	r3, [r7, #4]
 8013992:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013994:	1c5a      	adds	r2, r3, #1
 8013996:	687b      	ldr	r3, [r7, #4]
 8013998:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 801399a:	687b      	ldr	r3, [r7, #4]
 801399c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80139a0:	b29b      	uxth	r3, r3
 80139a2:	3b01      	subs	r3, #1
 80139a4:	b29a      	uxth	r2, r3
 80139a6:	687b      	ldr	r3, [r7, #4]
 80139a8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80139ac:	687b      	ldr	r3, [r7, #4]
 80139ae:	681b      	ldr	r3, [r3, #0]
 80139b0:	69db      	ldr	r3, [r3, #28]
 80139b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80139b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80139ba:	f003 0307 	and.w	r3, r3, #7
 80139be:	2b00      	cmp	r3, #0
 80139c0:	d053      	beq.n	8013a6a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80139c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80139c6:	f003 0301 	and.w	r3, r3, #1
 80139ca:	2b00      	cmp	r3, #0
 80139cc:	d011      	beq.n	80139f2 <UART_RxISR_8BIT_FIFOEN+0xca>
 80139ce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80139d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80139d6:	2b00      	cmp	r3, #0
 80139d8:	d00b      	beq.n	80139f2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80139da:	687b      	ldr	r3, [r7, #4]
 80139dc:	681b      	ldr	r3, [r3, #0]
 80139de:	2201      	movs	r2, #1
 80139e0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80139e2:	687b      	ldr	r3, [r7, #4]
 80139e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80139e8:	f043 0201 	orr.w	r2, r3, #1
 80139ec:	687b      	ldr	r3, [r7, #4]
 80139ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80139f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80139f6:	f003 0302 	and.w	r3, r3, #2
 80139fa:	2b00      	cmp	r3, #0
 80139fc:	d011      	beq.n	8013a22 <UART_RxISR_8BIT_FIFOEN+0xfa>
 80139fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8013a02:	f003 0301 	and.w	r3, r3, #1
 8013a06:	2b00      	cmp	r3, #0
 8013a08:	d00b      	beq.n	8013a22 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8013a0a:	687b      	ldr	r3, [r7, #4]
 8013a0c:	681b      	ldr	r3, [r3, #0]
 8013a0e:	2202      	movs	r2, #2
 8013a10:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8013a12:	687b      	ldr	r3, [r7, #4]
 8013a14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013a18:	f043 0204 	orr.w	r2, r3, #4
 8013a1c:	687b      	ldr	r3, [r7, #4]
 8013a1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8013a22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013a26:	f003 0304 	and.w	r3, r3, #4
 8013a2a:	2b00      	cmp	r3, #0
 8013a2c:	d011      	beq.n	8013a52 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8013a2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8013a32:	f003 0301 	and.w	r3, r3, #1
 8013a36:	2b00      	cmp	r3, #0
 8013a38:	d00b      	beq.n	8013a52 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8013a3a:	687b      	ldr	r3, [r7, #4]
 8013a3c:	681b      	ldr	r3, [r3, #0]
 8013a3e:	2204      	movs	r2, #4
 8013a40:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8013a42:	687b      	ldr	r3, [r7, #4]
 8013a44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013a48:	f043 0202 	orr.w	r2, r3, #2
 8013a4c:	687b      	ldr	r3, [r7, #4]
 8013a4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8013a52:	687b      	ldr	r3, [r7, #4]
 8013a54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013a58:	2b00      	cmp	r3, #0
 8013a5a:	d006      	beq.n	8013a6a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8013a5c:	6878      	ldr	r0, [r7, #4]
 8013a5e:	f7ed ff72 	bl	8001946 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013a62:	687b      	ldr	r3, [r7, #4]
 8013a64:	2200      	movs	r2, #0
 8013a66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8013a6a:	687b      	ldr	r3, [r7, #4]
 8013a6c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013a70:	b29b      	uxth	r3, r3
 8013a72:	2b00      	cmp	r3, #0
 8013a74:	f040 80a1 	bne.w	8013bba <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8013a78:	687b      	ldr	r3, [r7, #4]
 8013a7a:	681b      	ldr	r3, [r3, #0]
 8013a7c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013a7e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8013a80:	e853 3f00 	ldrex	r3, [r3]
 8013a84:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8013a86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013a88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013a8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8013a90:	687b      	ldr	r3, [r7, #4]
 8013a92:	681b      	ldr	r3, [r3, #0]
 8013a94:	461a      	mov	r2, r3
 8013a96:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013a9a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8013a9c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013a9e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8013aa0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8013aa2:	e841 2300 	strex	r3, r2, [r1]
 8013aa6:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8013aa8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013aaa:	2b00      	cmp	r3, #0
 8013aac:	d1e4      	bne.n	8013a78 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8013aae:	687b      	ldr	r3, [r7, #4]
 8013ab0:	681b      	ldr	r3, [r3, #0]
 8013ab2:	3308      	adds	r3, #8
 8013ab4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013ab6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013ab8:	e853 3f00 	ldrex	r3, [r3]
 8013abc:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8013abe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013ac0:	4b6f      	ldr	r3, [pc, #444]	@ (8013c80 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8013ac2:	4013      	ands	r3, r2
 8013ac4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8013ac8:	687b      	ldr	r3, [r7, #4]
 8013aca:	681b      	ldr	r3, [r3, #0]
 8013acc:	3308      	adds	r3, #8
 8013ace:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8013ad2:	66ba      	str	r2, [r7, #104]	@ 0x68
 8013ad4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013ad6:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8013ad8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8013ada:	e841 2300 	strex	r3, r2, [r1]
 8013ade:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8013ae0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013ae2:	2b00      	cmp	r3, #0
 8013ae4:	d1e3      	bne.n	8013aae <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8013ae6:	687b      	ldr	r3, [r7, #4]
 8013ae8:	2220      	movs	r2, #32
 8013aea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8013aee:	687b      	ldr	r3, [r7, #4]
 8013af0:	2200      	movs	r2, #0
 8013af2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8013af4:	687b      	ldr	r3, [r7, #4]
 8013af6:	2200      	movs	r2, #0
 8013af8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8013afa:	687b      	ldr	r3, [r7, #4]
 8013afc:	681b      	ldr	r3, [r3, #0]
 8013afe:	4a61      	ldr	r2, [pc, #388]	@ (8013c84 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8013b00:	4293      	cmp	r3, r2
 8013b02:	d021      	beq.n	8013b48 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8013b04:	687b      	ldr	r3, [r7, #4]
 8013b06:	681b      	ldr	r3, [r3, #0]
 8013b08:	685b      	ldr	r3, [r3, #4]
 8013b0a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013b0e:	2b00      	cmp	r3, #0
 8013b10:	d01a      	beq.n	8013b48 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8013b12:	687b      	ldr	r3, [r7, #4]
 8013b14:	681b      	ldr	r3, [r3, #0]
 8013b16:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013b18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013b1a:	e853 3f00 	ldrex	r3, [r3]
 8013b1e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8013b20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013b22:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8013b26:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8013b2a:	687b      	ldr	r3, [r7, #4]
 8013b2c:	681b      	ldr	r3, [r3, #0]
 8013b2e:	461a      	mov	r2, r3
 8013b30:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8013b34:	657b      	str	r3, [r7, #84]	@ 0x54
 8013b36:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013b38:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8013b3a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8013b3c:	e841 2300 	strex	r3, r2, [r1]
 8013b40:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8013b42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013b44:	2b00      	cmp	r3, #0
 8013b46:	d1e4      	bne.n	8013b12 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013b48:	687b      	ldr	r3, [r7, #4]
 8013b4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013b4c:	2b01      	cmp	r3, #1
 8013b4e:	d130      	bne.n	8013bb2 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013b50:	687b      	ldr	r3, [r7, #4]
 8013b52:	2200      	movs	r2, #0
 8013b54:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013b56:	687b      	ldr	r3, [r7, #4]
 8013b58:	681b      	ldr	r3, [r3, #0]
 8013b5a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013b5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b5e:	e853 3f00 	ldrex	r3, [r3]
 8013b62:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8013b64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013b66:	f023 0310 	bic.w	r3, r3, #16
 8013b6a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8013b6e:	687b      	ldr	r3, [r7, #4]
 8013b70:	681b      	ldr	r3, [r3, #0]
 8013b72:	461a      	mov	r2, r3
 8013b74:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8013b78:	643b      	str	r3, [r7, #64]	@ 0x40
 8013b7a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013b7c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8013b7e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013b80:	e841 2300 	strex	r3, r2, [r1]
 8013b84:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8013b86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013b88:	2b00      	cmp	r3, #0
 8013b8a:	d1e4      	bne.n	8013b56 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8013b8c:	687b      	ldr	r3, [r7, #4]
 8013b8e:	681b      	ldr	r3, [r3, #0]
 8013b90:	69db      	ldr	r3, [r3, #28]
 8013b92:	f003 0310 	and.w	r3, r3, #16
 8013b96:	2b10      	cmp	r3, #16
 8013b98:	d103      	bne.n	8013ba2 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8013b9a:	687b      	ldr	r3, [r7, #4]
 8013b9c:	681b      	ldr	r3, [r3, #0]
 8013b9e:	2210      	movs	r2, #16
 8013ba0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8013ba2:	687b      	ldr	r3, [r7, #4]
 8013ba4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013ba8:	4619      	mov	r1, r3
 8013baa:	6878      	ldr	r0, [r7, #4]
 8013bac:	f7fe fb10 	bl	80121d0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8013bb0:	e00e      	b.n	8013bd0 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 8013bb2:	6878      	ldr	r0, [r7, #4]
 8013bb4:	f7ed febc 	bl	8001930 <HAL_UART_RxCpltCallback>
        break;
 8013bb8:	e00a      	b.n	8013bd0 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8013bba:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8013bbe:	2b00      	cmp	r3, #0
 8013bc0:	d006      	beq.n	8013bd0 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 8013bc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013bc6:	f003 0320 	and.w	r3, r3, #32
 8013bca:	2b00      	cmp	r3, #0
 8013bcc:	f47f aed0 	bne.w	8013970 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8013bd0:	687b      	ldr	r3, [r7, #4]
 8013bd2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013bd6:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8013bda:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8013bde:	2b00      	cmp	r3, #0
 8013be0:	d049      	beq.n	8013c76 <UART_RxISR_8BIT_FIFOEN+0x34e>
 8013be2:	687b      	ldr	r3, [r7, #4]
 8013be4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8013be8:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8013bec:	429a      	cmp	r2, r3
 8013bee:	d242      	bcs.n	8013c76 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8013bf0:	687b      	ldr	r3, [r7, #4]
 8013bf2:	681b      	ldr	r3, [r3, #0]
 8013bf4:	3308      	adds	r3, #8
 8013bf6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013bf8:	6a3b      	ldr	r3, [r7, #32]
 8013bfa:	e853 3f00 	ldrex	r3, [r3]
 8013bfe:	61fb      	str	r3, [r7, #28]
   return(result);
 8013c00:	69fb      	ldr	r3, [r7, #28]
 8013c02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8013c06:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8013c0a:	687b      	ldr	r3, [r7, #4]
 8013c0c:	681b      	ldr	r3, [r3, #0]
 8013c0e:	3308      	adds	r3, #8
 8013c10:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8013c14:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8013c16:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013c18:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8013c1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013c1c:	e841 2300 	strex	r3, r2, [r1]
 8013c20:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8013c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c24:	2b00      	cmp	r3, #0
 8013c26:	d1e3      	bne.n	8013bf0 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8013c28:	687b      	ldr	r3, [r7, #4]
 8013c2a:	4a17      	ldr	r2, [pc, #92]	@ (8013c88 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8013c2c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8013c2e:	687b      	ldr	r3, [r7, #4]
 8013c30:	681b      	ldr	r3, [r3, #0]
 8013c32:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013c34:	68fb      	ldr	r3, [r7, #12]
 8013c36:	e853 3f00 	ldrex	r3, [r3]
 8013c3a:	60bb      	str	r3, [r7, #8]
   return(result);
 8013c3c:	68bb      	ldr	r3, [r7, #8]
 8013c3e:	f043 0320 	orr.w	r3, r3, #32
 8013c42:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8013c46:	687b      	ldr	r3, [r7, #4]
 8013c48:	681b      	ldr	r3, [r3, #0]
 8013c4a:	461a      	mov	r2, r3
 8013c4c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8013c50:	61bb      	str	r3, [r7, #24]
 8013c52:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013c54:	6979      	ldr	r1, [r7, #20]
 8013c56:	69ba      	ldr	r2, [r7, #24]
 8013c58:	e841 2300 	strex	r3, r2, [r1]
 8013c5c:	613b      	str	r3, [r7, #16]
   return(result);
 8013c5e:	693b      	ldr	r3, [r7, #16]
 8013c60:	2b00      	cmp	r3, #0
 8013c62:	d1e4      	bne.n	8013c2e <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8013c64:	e007      	b.n	8013c76 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8013c66:	687b      	ldr	r3, [r7, #4]
 8013c68:	681b      	ldr	r3, [r3, #0]
 8013c6a:	699a      	ldr	r2, [r3, #24]
 8013c6c:	687b      	ldr	r3, [r7, #4]
 8013c6e:	681b      	ldr	r3, [r3, #0]
 8013c70:	f042 0208 	orr.w	r2, r2, #8
 8013c74:	619a      	str	r2, [r3, #24]
}
 8013c76:	bf00      	nop
 8013c78:	37b0      	adds	r7, #176	@ 0xb0
 8013c7a:	46bd      	mov	sp, r7
 8013c7c:	bd80      	pop	{r7, pc}
 8013c7e:	bf00      	nop
 8013c80:	effffffe 	.word	0xeffffffe
 8013c84:	58000c00 	.word	0x58000c00
 8013c88:	080135b9 	.word	0x080135b9

08013c8c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8013c8c:	b580      	push	{r7, lr}
 8013c8e:	b0ae      	sub	sp, #184	@ 0xb8
 8013c90:	af00      	add	r7, sp, #0
 8013c92:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8013c94:	687b      	ldr	r3, [r7, #4]
 8013c96:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8013c9a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8013c9e:	687b      	ldr	r3, [r7, #4]
 8013ca0:	681b      	ldr	r3, [r3, #0]
 8013ca2:	69db      	ldr	r3, [r3, #28]
 8013ca4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8013ca8:	687b      	ldr	r3, [r7, #4]
 8013caa:	681b      	ldr	r3, [r3, #0]
 8013cac:	681b      	ldr	r3, [r3, #0]
 8013cae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8013cb2:	687b      	ldr	r3, [r7, #4]
 8013cb4:	681b      	ldr	r3, [r3, #0]
 8013cb6:	689b      	ldr	r3, [r3, #8]
 8013cb8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8013cbc:	687b      	ldr	r3, [r7, #4]
 8013cbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013cc2:	2b22      	cmp	r3, #34	@ 0x22
 8013cc4:	f040 8185 	bne.w	8013fd2 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8013cc8:	687b      	ldr	r3, [r7, #4]
 8013cca:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8013cce:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8013cd2:	e128      	b.n	8013f26 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8013cd4:	687b      	ldr	r3, [r7, #4]
 8013cd6:	681b      	ldr	r3, [r3, #0]
 8013cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013cda:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8013cde:	687b      	ldr	r3, [r7, #4]
 8013ce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013ce2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8013ce6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8013cea:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8013cee:	4013      	ands	r3, r2
 8013cf0:	b29a      	uxth	r2, r3
 8013cf2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8013cf6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8013cf8:	687b      	ldr	r3, [r7, #4]
 8013cfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013cfc:	1c9a      	adds	r2, r3, #2
 8013cfe:	687b      	ldr	r3, [r7, #4]
 8013d00:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8013d02:	687b      	ldr	r3, [r7, #4]
 8013d04:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013d08:	b29b      	uxth	r3, r3
 8013d0a:	3b01      	subs	r3, #1
 8013d0c:	b29a      	uxth	r2, r3
 8013d0e:	687b      	ldr	r3, [r7, #4]
 8013d10:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8013d14:	687b      	ldr	r3, [r7, #4]
 8013d16:	681b      	ldr	r3, [r3, #0]
 8013d18:	69db      	ldr	r3, [r3, #28]
 8013d1a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8013d1e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013d22:	f003 0307 	and.w	r3, r3, #7
 8013d26:	2b00      	cmp	r3, #0
 8013d28:	d053      	beq.n	8013dd2 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8013d2a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013d2e:	f003 0301 	and.w	r3, r3, #1
 8013d32:	2b00      	cmp	r3, #0
 8013d34:	d011      	beq.n	8013d5a <UART_RxISR_16BIT_FIFOEN+0xce>
 8013d36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013d3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013d3e:	2b00      	cmp	r3, #0
 8013d40:	d00b      	beq.n	8013d5a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8013d42:	687b      	ldr	r3, [r7, #4]
 8013d44:	681b      	ldr	r3, [r3, #0]
 8013d46:	2201      	movs	r2, #1
 8013d48:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8013d4a:	687b      	ldr	r3, [r7, #4]
 8013d4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013d50:	f043 0201 	orr.w	r2, r3, #1
 8013d54:	687b      	ldr	r3, [r7, #4]
 8013d56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8013d5a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013d5e:	f003 0302 	and.w	r3, r3, #2
 8013d62:	2b00      	cmp	r3, #0
 8013d64:	d011      	beq.n	8013d8a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8013d66:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8013d6a:	f003 0301 	and.w	r3, r3, #1
 8013d6e:	2b00      	cmp	r3, #0
 8013d70:	d00b      	beq.n	8013d8a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8013d72:	687b      	ldr	r3, [r7, #4]
 8013d74:	681b      	ldr	r3, [r3, #0]
 8013d76:	2202      	movs	r2, #2
 8013d78:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8013d7a:	687b      	ldr	r3, [r7, #4]
 8013d7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013d80:	f043 0204 	orr.w	r2, r3, #4
 8013d84:	687b      	ldr	r3, [r7, #4]
 8013d86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8013d8a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013d8e:	f003 0304 	and.w	r3, r3, #4
 8013d92:	2b00      	cmp	r3, #0
 8013d94:	d011      	beq.n	8013dba <UART_RxISR_16BIT_FIFOEN+0x12e>
 8013d96:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8013d9a:	f003 0301 	and.w	r3, r3, #1
 8013d9e:	2b00      	cmp	r3, #0
 8013da0:	d00b      	beq.n	8013dba <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8013da2:	687b      	ldr	r3, [r7, #4]
 8013da4:	681b      	ldr	r3, [r3, #0]
 8013da6:	2204      	movs	r2, #4
 8013da8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8013daa:	687b      	ldr	r3, [r7, #4]
 8013dac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013db0:	f043 0202 	orr.w	r2, r3, #2
 8013db4:	687b      	ldr	r3, [r7, #4]
 8013db6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8013dba:	687b      	ldr	r3, [r7, #4]
 8013dbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013dc0:	2b00      	cmp	r3, #0
 8013dc2:	d006      	beq.n	8013dd2 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8013dc4:	6878      	ldr	r0, [r7, #4]
 8013dc6:	f7ed fdbe 	bl	8001946 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013dca:	687b      	ldr	r3, [r7, #4]
 8013dcc:	2200      	movs	r2, #0
 8013dce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8013dd2:	687b      	ldr	r3, [r7, #4]
 8013dd4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013dd8:	b29b      	uxth	r3, r3
 8013dda:	2b00      	cmp	r3, #0
 8013ddc:	f040 80a3 	bne.w	8013f26 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8013de0:	687b      	ldr	r3, [r7, #4]
 8013de2:	681b      	ldr	r3, [r3, #0]
 8013de4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013de6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013de8:	e853 3f00 	ldrex	r3, [r3]
 8013dec:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8013dee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8013df0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013df4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8013df8:	687b      	ldr	r3, [r7, #4]
 8013dfa:	681b      	ldr	r3, [r3, #0]
 8013dfc:	461a      	mov	r2, r3
 8013dfe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8013e02:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8013e06:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013e08:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8013e0a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8013e0e:	e841 2300 	strex	r3, r2, [r1]
 8013e12:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8013e14:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8013e16:	2b00      	cmp	r3, #0
 8013e18:	d1e2      	bne.n	8013de0 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8013e1a:	687b      	ldr	r3, [r7, #4]
 8013e1c:	681b      	ldr	r3, [r3, #0]
 8013e1e:	3308      	adds	r3, #8
 8013e20:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013e22:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013e24:	e853 3f00 	ldrex	r3, [r3]
 8013e28:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8013e2a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8013e2c:	4b6f      	ldr	r3, [pc, #444]	@ (8013fec <UART_RxISR_16BIT_FIFOEN+0x360>)
 8013e2e:	4013      	ands	r3, r2
 8013e30:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8013e34:	687b      	ldr	r3, [r7, #4]
 8013e36:	681b      	ldr	r3, [r3, #0]
 8013e38:	3308      	adds	r3, #8
 8013e3a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8013e3e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8013e40:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013e42:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8013e44:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8013e46:	e841 2300 	strex	r3, r2, [r1]
 8013e4a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8013e4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013e4e:	2b00      	cmp	r3, #0
 8013e50:	d1e3      	bne.n	8013e1a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8013e52:	687b      	ldr	r3, [r7, #4]
 8013e54:	2220      	movs	r2, #32
 8013e56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8013e5a:	687b      	ldr	r3, [r7, #4]
 8013e5c:	2200      	movs	r2, #0
 8013e5e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8013e60:	687b      	ldr	r3, [r7, #4]
 8013e62:	2200      	movs	r2, #0
 8013e64:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8013e66:	687b      	ldr	r3, [r7, #4]
 8013e68:	681b      	ldr	r3, [r3, #0]
 8013e6a:	4a61      	ldr	r2, [pc, #388]	@ (8013ff0 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8013e6c:	4293      	cmp	r3, r2
 8013e6e:	d021      	beq.n	8013eb4 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8013e70:	687b      	ldr	r3, [r7, #4]
 8013e72:	681b      	ldr	r3, [r3, #0]
 8013e74:	685b      	ldr	r3, [r3, #4]
 8013e76:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013e7a:	2b00      	cmp	r3, #0
 8013e7c:	d01a      	beq.n	8013eb4 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8013e7e:	687b      	ldr	r3, [r7, #4]
 8013e80:	681b      	ldr	r3, [r3, #0]
 8013e82:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013e84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013e86:	e853 3f00 	ldrex	r3, [r3]
 8013e8a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8013e8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013e8e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8013e92:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8013e96:	687b      	ldr	r3, [r7, #4]
 8013e98:	681b      	ldr	r3, [r3, #0]
 8013e9a:	461a      	mov	r2, r3
 8013e9c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013ea0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8013ea2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013ea4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8013ea6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013ea8:	e841 2300 	strex	r3, r2, [r1]
 8013eac:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8013eae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013eb0:	2b00      	cmp	r3, #0
 8013eb2:	d1e4      	bne.n	8013e7e <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013eb4:	687b      	ldr	r3, [r7, #4]
 8013eb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013eb8:	2b01      	cmp	r3, #1
 8013eba:	d130      	bne.n	8013f1e <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013ebc:	687b      	ldr	r3, [r7, #4]
 8013ebe:	2200      	movs	r2, #0
 8013ec0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013ec2:	687b      	ldr	r3, [r7, #4]
 8013ec4:	681b      	ldr	r3, [r3, #0]
 8013ec6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013ec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013eca:	e853 3f00 	ldrex	r3, [r3]
 8013ece:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8013ed0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013ed2:	f023 0310 	bic.w	r3, r3, #16
 8013ed6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8013eda:	687b      	ldr	r3, [r7, #4]
 8013edc:	681b      	ldr	r3, [r3, #0]
 8013ede:	461a      	mov	r2, r3
 8013ee0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8013ee4:	647b      	str	r3, [r7, #68]	@ 0x44
 8013ee6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013ee8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8013eea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013eec:	e841 2300 	strex	r3, r2, [r1]
 8013ef0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8013ef2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013ef4:	2b00      	cmp	r3, #0
 8013ef6:	d1e4      	bne.n	8013ec2 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8013ef8:	687b      	ldr	r3, [r7, #4]
 8013efa:	681b      	ldr	r3, [r3, #0]
 8013efc:	69db      	ldr	r3, [r3, #28]
 8013efe:	f003 0310 	and.w	r3, r3, #16
 8013f02:	2b10      	cmp	r3, #16
 8013f04:	d103      	bne.n	8013f0e <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8013f06:	687b      	ldr	r3, [r7, #4]
 8013f08:	681b      	ldr	r3, [r3, #0]
 8013f0a:	2210      	movs	r2, #16
 8013f0c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8013f0e:	687b      	ldr	r3, [r7, #4]
 8013f10:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013f14:	4619      	mov	r1, r3
 8013f16:	6878      	ldr	r0, [r7, #4]
 8013f18:	f7fe f95a 	bl	80121d0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8013f1c:	e00e      	b.n	8013f3c <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8013f1e:	6878      	ldr	r0, [r7, #4]
 8013f20:	f7ed fd06 	bl	8001930 <HAL_UART_RxCpltCallback>
        break;
 8013f24:	e00a      	b.n	8013f3c <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8013f26:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8013f2a:	2b00      	cmp	r3, #0
 8013f2c:	d006      	beq.n	8013f3c <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8013f2e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013f32:	f003 0320 	and.w	r3, r3, #32
 8013f36:	2b00      	cmp	r3, #0
 8013f38:	f47f aecc 	bne.w	8013cd4 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8013f3c:	687b      	ldr	r3, [r7, #4]
 8013f3e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013f42:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8013f46:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8013f4a:	2b00      	cmp	r3, #0
 8013f4c:	d049      	beq.n	8013fe2 <UART_RxISR_16BIT_FIFOEN+0x356>
 8013f4e:	687b      	ldr	r3, [r7, #4]
 8013f50:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8013f54:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8013f58:	429a      	cmp	r2, r3
 8013f5a:	d242      	bcs.n	8013fe2 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8013f5c:	687b      	ldr	r3, [r7, #4]
 8013f5e:	681b      	ldr	r3, [r3, #0]
 8013f60:	3308      	adds	r3, #8
 8013f62:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f66:	e853 3f00 	ldrex	r3, [r3]
 8013f6a:	623b      	str	r3, [r7, #32]
   return(result);
 8013f6c:	6a3b      	ldr	r3, [r7, #32]
 8013f6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8013f72:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8013f76:	687b      	ldr	r3, [r7, #4]
 8013f78:	681b      	ldr	r3, [r3, #0]
 8013f7a:	3308      	adds	r3, #8
 8013f7c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8013f80:	633a      	str	r2, [r7, #48]	@ 0x30
 8013f82:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013f84:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013f86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013f88:	e841 2300 	strex	r3, r2, [r1]
 8013f8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8013f8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013f90:	2b00      	cmp	r3, #0
 8013f92:	d1e3      	bne.n	8013f5c <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8013f94:	687b      	ldr	r3, [r7, #4]
 8013f96:	4a17      	ldr	r2, [pc, #92]	@ (8013ff4 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8013f98:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8013f9a:	687b      	ldr	r3, [r7, #4]
 8013f9c:	681b      	ldr	r3, [r3, #0]
 8013f9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013fa0:	693b      	ldr	r3, [r7, #16]
 8013fa2:	e853 3f00 	ldrex	r3, [r3]
 8013fa6:	60fb      	str	r3, [r7, #12]
   return(result);
 8013fa8:	68fb      	ldr	r3, [r7, #12]
 8013faa:	f043 0320 	orr.w	r3, r3, #32
 8013fae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8013fb2:	687b      	ldr	r3, [r7, #4]
 8013fb4:	681b      	ldr	r3, [r3, #0]
 8013fb6:	461a      	mov	r2, r3
 8013fb8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013fbc:	61fb      	str	r3, [r7, #28]
 8013fbe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013fc0:	69b9      	ldr	r1, [r7, #24]
 8013fc2:	69fa      	ldr	r2, [r7, #28]
 8013fc4:	e841 2300 	strex	r3, r2, [r1]
 8013fc8:	617b      	str	r3, [r7, #20]
   return(result);
 8013fca:	697b      	ldr	r3, [r7, #20]
 8013fcc:	2b00      	cmp	r3, #0
 8013fce:	d1e4      	bne.n	8013f9a <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8013fd0:	e007      	b.n	8013fe2 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8013fd2:	687b      	ldr	r3, [r7, #4]
 8013fd4:	681b      	ldr	r3, [r3, #0]
 8013fd6:	699a      	ldr	r2, [r3, #24]
 8013fd8:	687b      	ldr	r3, [r7, #4]
 8013fda:	681b      	ldr	r3, [r3, #0]
 8013fdc:	f042 0208 	orr.w	r2, r2, #8
 8013fe0:	619a      	str	r2, [r3, #24]
}
 8013fe2:	bf00      	nop
 8013fe4:	37b8      	adds	r7, #184	@ 0xb8
 8013fe6:	46bd      	mov	sp, r7
 8013fe8:	bd80      	pop	{r7, pc}
 8013fea:	bf00      	nop
 8013fec:	effffffe 	.word	0xeffffffe
 8013ff0:	58000c00 	.word	0x58000c00
 8013ff4:	08013771 	.word	0x08013771

08013ff8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8013ff8:	b480      	push	{r7}
 8013ffa:	b083      	sub	sp, #12
 8013ffc:	af00      	add	r7, sp, #0
 8013ffe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8014000:	bf00      	nop
 8014002:	370c      	adds	r7, #12
 8014004:	46bd      	mov	sp, r7
 8014006:	f85d 7b04 	ldr.w	r7, [sp], #4
 801400a:	4770      	bx	lr

0801400c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 801400c:	b480      	push	{r7}
 801400e:	b083      	sub	sp, #12
 8014010:	af00      	add	r7, sp, #0
 8014012:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8014014:	bf00      	nop
 8014016:	370c      	adds	r7, #12
 8014018:	46bd      	mov	sp, r7
 801401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801401e:	4770      	bx	lr

08014020 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8014020:	b480      	push	{r7}
 8014022:	b083      	sub	sp, #12
 8014024:	af00      	add	r7, sp, #0
 8014026:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8014028:	bf00      	nop
 801402a:	370c      	adds	r7, #12
 801402c:	46bd      	mov	sp, r7
 801402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014032:	4770      	bx	lr

08014034 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8014034:	b084      	sub	sp, #16
 8014036:	b580      	push	{r7, lr}
 8014038:	b084      	sub	sp, #16
 801403a:	af00      	add	r7, sp, #0
 801403c:	6078      	str	r0, [r7, #4]
 801403e:	f107 001c 	add.w	r0, r7, #28
 8014042:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8014046:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801404a:	2b01      	cmp	r3, #1
 801404c:	d121      	bne.n	8014092 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801404e:	687b      	ldr	r3, [r7, #4]
 8014050:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014052:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8014056:	687b      	ldr	r3, [r7, #4]
 8014058:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 801405a:	687b      	ldr	r3, [r7, #4]
 801405c:	68da      	ldr	r2, [r3, #12]
 801405e:	4b2c      	ldr	r3, [pc, #176]	@ (8014110 <USB_CoreInit+0xdc>)
 8014060:	4013      	ands	r3, r2
 8014062:	687a      	ldr	r2, [r7, #4]
 8014064:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8014066:	687b      	ldr	r3, [r7, #4]
 8014068:	68db      	ldr	r3, [r3, #12]
 801406a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 801406e:	687b      	ldr	r3, [r7, #4]
 8014070:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8014072:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8014076:	2b01      	cmp	r3, #1
 8014078:	d105      	bne.n	8014086 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 801407a:	687b      	ldr	r3, [r7, #4]
 801407c:	68db      	ldr	r3, [r3, #12]
 801407e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8014082:	687b      	ldr	r3, [r7, #4]
 8014084:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8014086:	6878      	ldr	r0, [r7, #4]
 8014088:	f001 fafa 	bl	8015680 <USB_CoreReset>
 801408c:	4603      	mov	r3, r0
 801408e:	73fb      	strb	r3, [r7, #15]
 8014090:	e01b      	b.n	80140ca <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8014092:	687b      	ldr	r3, [r7, #4]
 8014094:	68db      	ldr	r3, [r3, #12]
 8014096:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801409a:	687b      	ldr	r3, [r7, #4]
 801409c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801409e:	6878      	ldr	r0, [r7, #4]
 80140a0:	f001 faee 	bl	8015680 <USB_CoreReset>
 80140a4:	4603      	mov	r3, r0
 80140a6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80140a8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80140ac:	2b00      	cmp	r3, #0
 80140ae:	d106      	bne.n	80140be <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80140b0:	687b      	ldr	r3, [r7, #4]
 80140b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80140b4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80140b8:	687b      	ldr	r3, [r7, #4]
 80140ba:	639a      	str	r2, [r3, #56]	@ 0x38
 80140bc:	e005      	b.n	80140ca <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80140be:	687b      	ldr	r3, [r7, #4]
 80140c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80140c2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80140c6:	687b      	ldr	r3, [r7, #4]
 80140c8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80140ca:	7fbb      	ldrb	r3, [r7, #30]
 80140cc:	2b01      	cmp	r3, #1
 80140ce:	d116      	bne.n	80140fe <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80140d0:	687b      	ldr	r3, [r7, #4]
 80140d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80140d4:	b29a      	uxth	r2, r3
 80140d6:	687b      	ldr	r3, [r7, #4]
 80140d8:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 80140da:	687b      	ldr	r3, [r7, #4]
 80140dc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80140de:	4b0d      	ldr	r3, [pc, #52]	@ (8014114 <USB_CoreInit+0xe0>)
 80140e0:	4313      	orrs	r3, r2
 80140e2:	687a      	ldr	r2, [r7, #4]
 80140e4:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80140e6:	687b      	ldr	r3, [r7, #4]
 80140e8:	689b      	ldr	r3, [r3, #8]
 80140ea:	f043 0206 	orr.w	r2, r3, #6
 80140ee:	687b      	ldr	r3, [r7, #4]
 80140f0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80140f2:	687b      	ldr	r3, [r7, #4]
 80140f4:	689b      	ldr	r3, [r3, #8]
 80140f6:	f043 0220 	orr.w	r2, r3, #32
 80140fa:	687b      	ldr	r3, [r7, #4]
 80140fc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80140fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8014100:	4618      	mov	r0, r3
 8014102:	3710      	adds	r7, #16
 8014104:	46bd      	mov	sp, r7
 8014106:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801410a:	b004      	add	sp, #16
 801410c:	4770      	bx	lr
 801410e:	bf00      	nop
 8014110:	ffbdffbf 	.word	0xffbdffbf
 8014114:	03ee0000 	.word	0x03ee0000

08014118 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8014118:	b480      	push	{r7}
 801411a:	b087      	sub	sp, #28
 801411c:	af00      	add	r7, sp, #0
 801411e:	60f8      	str	r0, [r7, #12]
 8014120:	60b9      	str	r1, [r7, #8]
 8014122:	4613      	mov	r3, r2
 8014124:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8014126:	79fb      	ldrb	r3, [r7, #7]
 8014128:	2b02      	cmp	r3, #2
 801412a:	d165      	bne.n	80141f8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 801412c:	68bb      	ldr	r3, [r7, #8]
 801412e:	4a41      	ldr	r2, [pc, #260]	@ (8014234 <USB_SetTurnaroundTime+0x11c>)
 8014130:	4293      	cmp	r3, r2
 8014132:	d906      	bls.n	8014142 <USB_SetTurnaroundTime+0x2a>
 8014134:	68bb      	ldr	r3, [r7, #8]
 8014136:	4a40      	ldr	r2, [pc, #256]	@ (8014238 <USB_SetTurnaroundTime+0x120>)
 8014138:	4293      	cmp	r3, r2
 801413a:	d202      	bcs.n	8014142 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 801413c:	230f      	movs	r3, #15
 801413e:	617b      	str	r3, [r7, #20]
 8014140:	e062      	b.n	8014208 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8014142:	68bb      	ldr	r3, [r7, #8]
 8014144:	4a3c      	ldr	r2, [pc, #240]	@ (8014238 <USB_SetTurnaroundTime+0x120>)
 8014146:	4293      	cmp	r3, r2
 8014148:	d306      	bcc.n	8014158 <USB_SetTurnaroundTime+0x40>
 801414a:	68bb      	ldr	r3, [r7, #8]
 801414c:	4a3b      	ldr	r2, [pc, #236]	@ (801423c <USB_SetTurnaroundTime+0x124>)
 801414e:	4293      	cmp	r3, r2
 8014150:	d202      	bcs.n	8014158 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8014152:	230e      	movs	r3, #14
 8014154:	617b      	str	r3, [r7, #20]
 8014156:	e057      	b.n	8014208 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8014158:	68bb      	ldr	r3, [r7, #8]
 801415a:	4a38      	ldr	r2, [pc, #224]	@ (801423c <USB_SetTurnaroundTime+0x124>)
 801415c:	4293      	cmp	r3, r2
 801415e:	d306      	bcc.n	801416e <USB_SetTurnaroundTime+0x56>
 8014160:	68bb      	ldr	r3, [r7, #8]
 8014162:	4a37      	ldr	r2, [pc, #220]	@ (8014240 <USB_SetTurnaroundTime+0x128>)
 8014164:	4293      	cmp	r3, r2
 8014166:	d202      	bcs.n	801416e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8014168:	230d      	movs	r3, #13
 801416a:	617b      	str	r3, [r7, #20]
 801416c:	e04c      	b.n	8014208 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 801416e:	68bb      	ldr	r3, [r7, #8]
 8014170:	4a33      	ldr	r2, [pc, #204]	@ (8014240 <USB_SetTurnaroundTime+0x128>)
 8014172:	4293      	cmp	r3, r2
 8014174:	d306      	bcc.n	8014184 <USB_SetTurnaroundTime+0x6c>
 8014176:	68bb      	ldr	r3, [r7, #8]
 8014178:	4a32      	ldr	r2, [pc, #200]	@ (8014244 <USB_SetTurnaroundTime+0x12c>)
 801417a:	4293      	cmp	r3, r2
 801417c:	d802      	bhi.n	8014184 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 801417e:	230c      	movs	r3, #12
 8014180:	617b      	str	r3, [r7, #20]
 8014182:	e041      	b.n	8014208 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8014184:	68bb      	ldr	r3, [r7, #8]
 8014186:	4a2f      	ldr	r2, [pc, #188]	@ (8014244 <USB_SetTurnaroundTime+0x12c>)
 8014188:	4293      	cmp	r3, r2
 801418a:	d906      	bls.n	801419a <USB_SetTurnaroundTime+0x82>
 801418c:	68bb      	ldr	r3, [r7, #8]
 801418e:	4a2e      	ldr	r2, [pc, #184]	@ (8014248 <USB_SetTurnaroundTime+0x130>)
 8014190:	4293      	cmp	r3, r2
 8014192:	d802      	bhi.n	801419a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8014194:	230b      	movs	r3, #11
 8014196:	617b      	str	r3, [r7, #20]
 8014198:	e036      	b.n	8014208 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 801419a:	68bb      	ldr	r3, [r7, #8]
 801419c:	4a2a      	ldr	r2, [pc, #168]	@ (8014248 <USB_SetTurnaroundTime+0x130>)
 801419e:	4293      	cmp	r3, r2
 80141a0:	d906      	bls.n	80141b0 <USB_SetTurnaroundTime+0x98>
 80141a2:	68bb      	ldr	r3, [r7, #8]
 80141a4:	4a29      	ldr	r2, [pc, #164]	@ (801424c <USB_SetTurnaroundTime+0x134>)
 80141a6:	4293      	cmp	r3, r2
 80141a8:	d802      	bhi.n	80141b0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80141aa:	230a      	movs	r3, #10
 80141ac:	617b      	str	r3, [r7, #20]
 80141ae:	e02b      	b.n	8014208 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80141b0:	68bb      	ldr	r3, [r7, #8]
 80141b2:	4a26      	ldr	r2, [pc, #152]	@ (801424c <USB_SetTurnaroundTime+0x134>)
 80141b4:	4293      	cmp	r3, r2
 80141b6:	d906      	bls.n	80141c6 <USB_SetTurnaroundTime+0xae>
 80141b8:	68bb      	ldr	r3, [r7, #8]
 80141ba:	4a25      	ldr	r2, [pc, #148]	@ (8014250 <USB_SetTurnaroundTime+0x138>)
 80141bc:	4293      	cmp	r3, r2
 80141be:	d202      	bcs.n	80141c6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80141c0:	2309      	movs	r3, #9
 80141c2:	617b      	str	r3, [r7, #20]
 80141c4:	e020      	b.n	8014208 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80141c6:	68bb      	ldr	r3, [r7, #8]
 80141c8:	4a21      	ldr	r2, [pc, #132]	@ (8014250 <USB_SetTurnaroundTime+0x138>)
 80141ca:	4293      	cmp	r3, r2
 80141cc:	d306      	bcc.n	80141dc <USB_SetTurnaroundTime+0xc4>
 80141ce:	68bb      	ldr	r3, [r7, #8]
 80141d0:	4a20      	ldr	r2, [pc, #128]	@ (8014254 <USB_SetTurnaroundTime+0x13c>)
 80141d2:	4293      	cmp	r3, r2
 80141d4:	d802      	bhi.n	80141dc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80141d6:	2308      	movs	r3, #8
 80141d8:	617b      	str	r3, [r7, #20]
 80141da:	e015      	b.n	8014208 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80141dc:	68bb      	ldr	r3, [r7, #8]
 80141de:	4a1d      	ldr	r2, [pc, #116]	@ (8014254 <USB_SetTurnaroundTime+0x13c>)
 80141e0:	4293      	cmp	r3, r2
 80141e2:	d906      	bls.n	80141f2 <USB_SetTurnaroundTime+0xda>
 80141e4:	68bb      	ldr	r3, [r7, #8]
 80141e6:	4a1c      	ldr	r2, [pc, #112]	@ (8014258 <USB_SetTurnaroundTime+0x140>)
 80141e8:	4293      	cmp	r3, r2
 80141ea:	d202      	bcs.n	80141f2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80141ec:	2307      	movs	r3, #7
 80141ee:	617b      	str	r3, [r7, #20]
 80141f0:	e00a      	b.n	8014208 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80141f2:	2306      	movs	r3, #6
 80141f4:	617b      	str	r3, [r7, #20]
 80141f6:	e007      	b.n	8014208 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80141f8:	79fb      	ldrb	r3, [r7, #7]
 80141fa:	2b00      	cmp	r3, #0
 80141fc:	d102      	bne.n	8014204 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80141fe:	2309      	movs	r3, #9
 8014200:	617b      	str	r3, [r7, #20]
 8014202:	e001      	b.n	8014208 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8014204:	2309      	movs	r3, #9
 8014206:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8014208:	68fb      	ldr	r3, [r7, #12]
 801420a:	68db      	ldr	r3, [r3, #12]
 801420c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8014210:	68fb      	ldr	r3, [r7, #12]
 8014212:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8014214:	68fb      	ldr	r3, [r7, #12]
 8014216:	68da      	ldr	r2, [r3, #12]
 8014218:	697b      	ldr	r3, [r7, #20]
 801421a:	029b      	lsls	r3, r3, #10
 801421c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8014220:	431a      	orrs	r2, r3
 8014222:	68fb      	ldr	r3, [r7, #12]
 8014224:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8014226:	2300      	movs	r3, #0
}
 8014228:	4618      	mov	r0, r3
 801422a:	371c      	adds	r7, #28
 801422c:	46bd      	mov	sp, r7
 801422e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014232:	4770      	bx	lr
 8014234:	00d8acbf 	.word	0x00d8acbf
 8014238:	00e4e1c0 	.word	0x00e4e1c0
 801423c:	00f42400 	.word	0x00f42400
 8014240:	01067380 	.word	0x01067380
 8014244:	011a499f 	.word	0x011a499f
 8014248:	01312cff 	.word	0x01312cff
 801424c:	014ca43f 	.word	0x014ca43f
 8014250:	016e3600 	.word	0x016e3600
 8014254:	01a6ab1f 	.word	0x01a6ab1f
 8014258:	01e84800 	.word	0x01e84800

0801425c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 801425c:	b480      	push	{r7}
 801425e:	b083      	sub	sp, #12
 8014260:	af00      	add	r7, sp, #0
 8014262:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8014264:	687b      	ldr	r3, [r7, #4]
 8014266:	689b      	ldr	r3, [r3, #8]
 8014268:	f043 0201 	orr.w	r2, r3, #1
 801426c:	687b      	ldr	r3, [r7, #4]
 801426e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8014270:	2300      	movs	r3, #0
}
 8014272:	4618      	mov	r0, r3
 8014274:	370c      	adds	r7, #12
 8014276:	46bd      	mov	sp, r7
 8014278:	f85d 7b04 	ldr.w	r7, [sp], #4
 801427c:	4770      	bx	lr

0801427e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 801427e:	b480      	push	{r7}
 8014280:	b083      	sub	sp, #12
 8014282:	af00      	add	r7, sp, #0
 8014284:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8014286:	687b      	ldr	r3, [r7, #4]
 8014288:	689b      	ldr	r3, [r3, #8]
 801428a:	f023 0201 	bic.w	r2, r3, #1
 801428e:	687b      	ldr	r3, [r7, #4]
 8014290:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8014292:	2300      	movs	r3, #0
}
 8014294:	4618      	mov	r0, r3
 8014296:	370c      	adds	r7, #12
 8014298:	46bd      	mov	sp, r7
 801429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801429e:	4770      	bx	lr

080142a0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80142a0:	b580      	push	{r7, lr}
 80142a2:	b084      	sub	sp, #16
 80142a4:	af00      	add	r7, sp, #0
 80142a6:	6078      	str	r0, [r7, #4]
 80142a8:	460b      	mov	r3, r1
 80142aa:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80142ac:	2300      	movs	r3, #0
 80142ae:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80142b0:	687b      	ldr	r3, [r7, #4]
 80142b2:	68db      	ldr	r3, [r3, #12]
 80142b4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80142b8:	687b      	ldr	r3, [r7, #4]
 80142ba:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80142bc:	78fb      	ldrb	r3, [r7, #3]
 80142be:	2b01      	cmp	r3, #1
 80142c0:	d115      	bne.n	80142ee <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80142c2:	687b      	ldr	r3, [r7, #4]
 80142c4:	68db      	ldr	r3, [r3, #12]
 80142c6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80142ca:	687b      	ldr	r3, [r7, #4]
 80142cc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80142ce:	200a      	movs	r0, #10
 80142d0:	f7f1 feb6 	bl	8006040 <HAL_Delay>
      ms += 10U;
 80142d4:	68fb      	ldr	r3, [r7, #12]
 80142d6:	330a      	adds	r3, #10
 80142d8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80142da:	6878      	ldr	r0, [r7, #4]
 80142dc:	f001 f93f 	bl	801555e <USB_GetMode>
 80142e0:	4603      	mov	r3, r0
 80142e2:	2b01      	cmp	r3, #1
 80142e4:	d01e      	beq.n	8014324 <USB_SetCurrentMode+0x84>
 80142e6:	68fb      	ldr	r3, [r7, #12]
 80142e8:	2bc7      	cmp	r3, #199	@ 0xc7
 80142ea:	d9f0      	bls.n	80142ce <USB_SetCurrentMode+0x2e>
 80142ec:	e01a      	b.n	8014324 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80142ee:	78fb      	ldrb	r3, [r7, #3]
 80142f0:	2b00      	cmp	r3, #0
 80142f2:	d115      	bne.n	8014320 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80142f4:	687b      	ldr	r3, [r7, #4]
 80142f6:	68db      	ldr	r3, [r3, #12]
 80142f8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80142fc:	687b      	ldr	r3, [r7, #4]
 80142fe:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8014300:	200a      	movs	r0, #10
 8014302:	f7f1 fe9d 	bl	8006040 <HAL_Delay>
      ms += 10U;
 8014306:	68fb      	ldr	r3, [r7, #12]
 8014308:	330a      	adds	r3, #10
 801430a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 801430c:	6878      	ldr	r0, [r7, #4]
 801430e:	f001 f926 	bl	801555e <USB_GetMode>
 8014312:	4603      	mov	r3, r0
 8014314:	2b00      	cmp	r3, #0
 8014316:	d005      	beq.n	8014324 <USB_SetCurrentMode+0x84>
 8014318:	68fb      	ldr	r3, [r7, #12]
 801431a:	2bc7      	cmp	r3, #199	@ 0xc7
 801431c:	d9f0      	bls.n	8014300 <USB_SetCurrentMode+0x60>
 801431e:	e001      	b.n	8014324 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8014320:	2301      	movs	r3, #1
 8014322:	e005      	b.n	8014330 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8014324:	68fb      	ldr	r3, [r7, #12]
 8014326:	2bc8      	cmp	r3, #200	@ 0xc8
 8014328:	d101      	bne.n	801432e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 801432a:	2301      	movs	r3, #1
 801432c:	e000      	b.n	8014330 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 801432e:	2300      	movs	r3, #0
}
 8014330:	4618      	mov	r0, r3
 8014332:	3710      	adds	r7, #16
 8014334:	46bd      	mov	sp, r7
 8014336:	bd80      	pop	{r7, pc}

08014338 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8014338:	b084      	sub	sp, #16
 801433a:	b580      	push	{r7, lr}
 801433c:	b086      	sub	sp, #24
 801433e:	af00      	add	r7, sp, #0
 8014340:	6078      	str	r0, [r7, #4]
 8014342:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8014346:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 801434a:	2300      	movs	r3, #0
 801434c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801434e:	687b      	ldr	r3, [r7, #4]
 8014350:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8014352:	2300      	movs	r3, #0
 8014354:	613b      	str	r3, [r7, #16]
 8014356:	e009      	b.n	801436c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8014358:	687a      	ldr	r2, [r7, #4]
 801435a:	693b      	ldr	r3, [r7, #16]
 801435c:	3340      	adds	r3, #64	@ 0x40
 801435e:	009b      	lsls	r3, r3, #2
 8014360:	4413      	add	r3, r2
 8014362:	2200      	movs	r2, #0
 8014364:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8014366:	693b      	ldr	r3, [r7, #16]
 8014368:	3301      	adds	r3, #1
 801436a:	613b      	str	r3, [r7, #16]
 801436c:	693b      	ldr	r3, [r7, #16]
 801436e:	2b0e      	cmp	r3, #14
 8014370:	d9f2      	bls.n	8014358 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8014372:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8014376:	2b00      	cmp	r3, #0
 8014378:	d11c      	bne.n	80143b4 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 801437a:	68fb      	ldr	r3, [r7, #12]
 801437c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014380:	685b      	ldr	r3, [r3, #4]
 8014382:	68fa      	ldr	r2, [r7, #12]
 8014384:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014388:	f043 0302 	orr.w	r3, r3, #2
 801438c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 801438e:	687b      	ldr	r3, [r7, #4]
 8014390:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014392:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8014396:	687b      	ldr	r3, [r7, #4]
 8014398:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 801439a:	687b      	ldr	r3, [r7, #4]
 801439c:	681b      	ldr	r3, [r3, #0]
 801439e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80143a2:	687b      	ldr	r3, [r7, #4]
 80143a4:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80143a6:	687b      	ldr	r3, [r7, #4]
 80143a8:	681b      	ldr	r3, [r3, #0]
 80143aa:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80143ae:	687b      	ldr	r3, [r7, #4]
 80143b0:	601a      	str	r2, [r3, #0]
 80143b2:	e005      	b.n	80143c0 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80143b4:	687b      	ldr	r3, [r7, #4]
 80143b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80143b8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80143bc:	687b      	ldr	r3, [r7, #4]
 80143be:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80143c0:	68fb      	ldr	r3, [r7, #12]
 80143c2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80143c6:	461a      	mov	r2, r3
 80143c8:	2300      	movs	r3, #0
 80143ca:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80143cc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80143d0:	2b01      	cmp	r3, #1
 80143d2:	d10d      	bne.n	80143f0 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80143d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80143d8:	2b00      	cmp	r3, #0
 80143da:	d104      	bne.n	80143e6 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80143dc:	2100      	movs	r1, #0
 80143de:	6878      	ldr	r0, [r7, #4]
 80143e0:	f000 f968 	bl	80146b4 <USB_SetDevSpeed>
 80143e4:	e008      	b.n	80143f8 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80143e6:	2101      	movs	r1, #1
 80143e8:	6878      	ldr	r0, [r7, #4]
 80143ea:	f000 f963 	bl	80146b4 <USB_SetDevSpeed>
 80143ee:	e003      	b.n	80143f8 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80143f0:	2103      	movs	r1, #3
 80143f2:	6878      	ldr	r0, [r7, #4]
 80143f4:	f000 f95e 	bl	80146b4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80143f8:	2110      	movs	r1, #16
 80143fa:	6878      	ldr	r0, [r7, #4]
 80143fc:	f000 f8fa 	bl	80145f4 <USB_FlushTxFifo>
 8014400:	4603      	mov	r3, r0
 8014402:	2b00      	cmp	r3, #0
 8014404:	d001      	beq.n	801440a <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8014406:	2301      	movs	r3, #1
 8014408:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 801440a:	6878      	ldr	r0, [r7, #4]
 801440c:	f000 f924 	bl	8014658 <USB_FlushRxFifo>
 8014410:	4603      	mov	r3, r0
 8014412:	2b00      	cmp	r3, #0
 8014414:	d001      	beq.n	801441a <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8014416:	2301      	movs	r3, #1
 8014418:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 801441a:	68fb      	ldr	r3, [r7, #12]
 801441c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014420:	461a      	mov	r2, r3
 8014422:	2300      	movs	r3, #0
 8014424:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8014426:	68fb      	ldr	r3, [r7, #12]
 8014428:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801442c:	461a      	mov	r2, r3
 801442e:	2300      	movs	r3, #0
 8014430:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8014432:	68fb      	ldr	r3, [r7, #12]
 8014434:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014438:	461a      	mov	r2, r3
 801443a:	2300      	movs	r3, #0
 801443c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 801443e:	2300      	movs	r3, #0
 8014440:	613b      	str	r3, [r7, #16]
 8014442:	e043      	b.n	80144cc <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014444:	693b      	ldr	r3, [r7, #16]
 8014446:	015a      	lsls	r2, r3, #5
 8014448:	68fb      	ldr	r3, [r7, #12]
 801444a:	4413      	add	r3, r2
 801444c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014450:	681b      	ldr	r3, [r3, #0]
 8014452:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014456:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801445a:	d118      	bne.n	801448e <USB_DevInit+0x156>
    {
      if (i == 0U)
 801445c:	693b      	ldr	r3, [r7, #16]
 801445e:	2b00      	cmp	r3, #0
 8014460:	d10a      	bne.n	8014478 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8014462:	693b      	ldr	r3, [r7, #16]
 8014464:	015a      	lsls	r2, r3, #5
 8014466:	68fb      	ldr	r3, [r7, #12]
 8014468:	4413      	add	r3, r2
 801446a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801446e:	461a      	mov	r2, r3
 8014470:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8014474:	6013      	str	r3, [r2, #0]
 8014476:	e013      	b.n	80144a0 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8014478:	693b      	ldr	r3, [r7, #16]
 801447a:	015a      	lsls	r2, r3, #5
 801447c:	68fb      	ldr	r3, [r7, #12]
 801447e:	4413      	add	r3, r2
 8014480:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014484:	461a      	mov	r2, r3
 8014486:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 801448a:	6013      	str	r3, [r2, #0]
 801448c:	e008      	b.n	80144a0 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 801448e:	693b      	ldr	r3, [r7, #16]
 8014490:	015a      	lsls	r2, r3, #5
 8014492:	68fb      	ldr	r3, [r7, #12]
 8014494:	4413      	add	r3, r2
 8014496:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801449a:	461a      	mov	r2, r3
 801449c:	2300      	movs	r3, #0
 801449e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80144a0:	693b      	ldr	r3, [r7, #16]
 80144a2:	015a      	lsls	r2, r3, #5
 80144a4:	68fb      	ldr	r3, [r7, #12]
 80144a6:	4413      	add	r3, r2
 80144a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80144ac:	461a      	mov	r2, r3
 80144ae:	2300      	movs	r3, #0
 80144b0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80144b2:	693b      	ldr	r3, [r7, #16]
 80144b4:	015a      	lsls	r2, r3, #5
 80144b6:	68fb      	ldr	r3, [r7, #12]
 80144b8:	4413      	add	r3, r2
 80144ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80144be:	461a      	mov	r2, r3
 80144c0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80144c4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80144c6:	693b      	ldr	r3, [r7, #16]
 80144c8:	3301      	adds	r3, #1
 80144ca:	613b      	str	r3, [r7, #16]
 80144cc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80144d0:	461a      	mov	r2, r3
 80144d2:	693b      	ldr	r3, [r7, #16]
 80144d4:	4293      	cmp	r3, r2
 80144d6:	d3b5      	bcc.n	8014444 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80144d8:	2300      	movs	r3, #0
 80144da:	613b      	str	r3, [r7, #16]
 80144dc:	e043      	b.n	8014566 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80144de:	693b      	ldr	r3, [r7, #16]
 80144e0:	015a      	lsls	r2, r3, #5
 80144e2:	68fb      	ldr	r3, [r7, #12]
 80144e4:	4413      	add	r3, r2
 80144e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80144ea:	681b      	ldr	r3, [r3, #0]
 80144ec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80144f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80144f4:	d118      	bne.n	8014528 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80144f6:	693b      	ldr	r3, [r7, #16]
 80144f8:	2b00      	cmp	r3, #0
 80144fa:	d10a      	bne.n	8014512 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80144fc:	693b      	ldr	r3, [r7, #16]
 80144fe:	015a      	lsls	r2, r3, #5
 8014500:	68fb      	ldr	r3, [r7, #12]
 8014502:	4413      	add	r3, r2
 8014504:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014508:	461a      	mov	r2, r3
 801450a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 801450e:	6013      	str	r3, [r2, #0]
 8014510:	e013      	b.n	801453a <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8014512:	693b      	ldr	r3, [r7, #16]
 8014514:	015a      	lsls	r2, r3, #5
 8014516:	68fb      	ldr	r3, [r7, #12]
 8014518:	4413      	add	r3, r2
 801451a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801451e:	461a      	mov	r2, r3
 8014520:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8014524:	6013      	str	r3, [r2, #0]
 8014526:	e008      	b.n	801453a <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8014528:	693b      	ldr	r3, [r7, #16]
 801452a:	015a      	lsls	r2, r3, #5
 801452c:	68fb      	ldr	r3, [r7, #12]
 801452e:	4413      	add	r3, r2
 8014530:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014534:	461a      	mov	r2, r3
 8014536:	2300      	movs	r3, #0
 8014538:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 801453a:	693b      	ldr	r3, [r7, #16]
 801453c:	015a      	lsls	r2, r3, #5
 801453e:	68fb      	ldr	r3, [r7, #12]
 8014540:	4413      	add	r3, r2
 8014542:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014546:	461a      	mov	r2, r3
 8014548:	2300      	movs	r3, #0
 801454a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 801454c:	693b      	ldr	r3, [r7, #16]
 801454e:	015a      	lsls	r2, r3, #5
 8014550:	68fb      	ldr	r3, [r7, #12]
 8014552:	4413      	add	r3, r2
 8014554:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014558:	461a      	mov	r2, r3
 801455a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 801455e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014560:	693b      	ldr	r3, [r7, #16]
 8014562:	3301      	adds	r3, #1
 8014564:	613b      	str	r3, [r7, #16]
 8014566:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801456a:	461a      	mov	r2, r3
 801456c:	693b      	ldr	r3, [r7, #16]
 801456e:	4293      	cmp	r3, r2
 8014570:	d3b5      	bcc.n	80144de <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8014572:	68fb      	ldr	r3, [r7, #12]
 8014574:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014578:	691b      	ldr	r3, [r3, #16]
 801457a:	68fa      	ldr	r2, [r7, #12]
 801457c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014580:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8014584:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8014586:	687b      	ldr	r3, [r7, #4]
 8014588:	2200      	movs	r2, #0
 801458a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 801458c:	687b      	ldr	r3, [r7, #4]
 801458e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8014592:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8014594:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014598:	2b00      	cmp	r3, #0
 801459a:	d105      	bne.n	80145a8 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 801459c:	687b      	ldr	r3, [r7, #4]
 801459e:	699b      	ldr	r3, [r3, #24]
 80145a0:	f043 0210 	orr.w	r2, r3, #16
 80145a4:	687b      	ldr	r3, [r7, #4]
 80145a6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80145a8:	687b      	ldr	r3, [r7, #4]
 80145aa:	699a      	ldr	r2, [r3, #24]
 80145ac:	4b0f      	ldr	r3, [pc, #60]	@ (80145ec <USB_DevInit+0x2b4>)
 80145ae:	4313      	orrs	r3, r2
 80145b0:	687a      	ldr	r2, [r7, #4]
 80145b2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80145b4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80145b8:	2b00      	cmp	r3, #0
 80145ba:	d005      	beq.n	80145c8 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80145bc:	687b      	ldr	r3, [r7, #4]
 80145be:	699b      	ldr	r3, [r3, #24]
 80145c0:	f043 0208 	orr.w	r2, r3, #8
 80145c4:	687b      	ldr	r3, [r7, #4]
 80145c6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80145c8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80145cc:	2b01      	cmp	r3, #1
 80145ce:	d105      	bne.n	80145dc <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80145d0:	687b      	ldr	r3, [r7, #4]
 80145d2:	699a      	ldr	r2, [r3, #24]
 80145d4:	4b06      	ldr	r3, [pc, #24]	@ (80145f0 <USB_DevInit+0x2b8>)
 80145d6:	4313      	orrs	r3, r2
 80145d8:	687a      	ldr	r2, [r7, #4]
 80145da:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80145dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80145de:	4618      	mov	r0, r3
 80145e0:	3718      	adds	r7, #24
 80145e2:	46bd      	mov	sp, r7
 80145e4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80145e8:	b004      	add	sp, #16
 80145ea:	4770      	bx	lr
 80145ec:	803c3800 	.word	0x803c3800
 80145f0:	40000004 	.word	0x40000004

080145f4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80145f4:	b480      	push	{r7}
 80145f6:	b085      	sub	sp, #20
 80145f8:	af00      	add	r7, sp, #0
 80145fa:	6078      	str	r0, [r7, #4]
 80145fc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80145fe:	2300      	movs	r3, #0
 8014600:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014602:	68fb      	ldr	r3, [r7, #12]
 8014604:	3301      	adds	r3, #1
 8014606:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014608:	68fb      	ldr	r3, [r7, #12]
 801460a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801460e:	d901      	bls.n	8014614 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8014610:	2303      	movs	r3, #3
 8014612:	e01b      	b.n	801464c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014614:	687b      	ldr	r3, [r7, #4]
 8014616:	691b      	ldr	r3, [r3, #16]
 8014618:	2b00      	cmp	r3, #0
 801461a:	daf2      	bge.n	8014602 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 801461c:	2300      	movs	r3, #0
 801461e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8014620:	683b      	ldr	r3, [r7, #0]
 8014622:	019b      	lsls	r3, r3, #6
 8014624:	f043 0220 	orr.w	r2, r3, #32
 8014628:	687b      	ldr	r3, [r7, #4]
 801462a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801462c:	68fb      	ldr	r3, [r7, #12]
 801462e:	3301      	adds	r3, #1
 8014630:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014632:	68fb      	ldr	r3, [r7, #12]
 8014634:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014638:	d901      	bls.n	801463e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 801463a:	2303      	movs	r3, #3
 801463c:	e006      	b.n	801464c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 801463e:	687b      	ldr	r3, [r7, #4]
 8014640:	691b      	ldr	r3, [r3, #16]
 8014642:	f003 0320 	and.w	r3, r3, #32
 8014646:	2b20      	cmp	r3, #32
 8014648:	d0f0      	beq.n	801462c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 801464a:	2300      	movs	r3, #0
}
 801464c:	4618      	mov	r0, r3
 801464e:	3714      	adds	r7, #20
 8014650:	46bd      	mov	sp, r7
 8014652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014656:	4770      	bx	lr

08014658 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8014658:	b480      	push	{r7}
 801465a:	b085      	sub	sp, #20
 801465c:	af00      	add	r7, sp, #0
 801465e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8014660:	2300      	movs	r3, #0
 8014662:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014664:	68fb      	ldr	r3, [r7, #12]
 8014666:	3301      	adds	r3, #1
 8014668:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801466a:	68fb      	ldr	r3, [r7, #12]
 801466c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014670:	d901      	bls.n	8014676 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8014672:	2303      	movs	r3, #3
 8014674:	e018      	b.n	80146a8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014676:	687b      	ldr	r3, [r7, #4]
 8014678:	691b      	ldr	r3, [r3, #16]
 801467a:	2b00      	cmp	r3, #0
 801467c:	daf2      	bge.n	8014664 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 801467e:	2300      	movs	r3, #0
 8014680:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8014682:	687b      	ldr	r3, [r7, #4]
 8014684:	2210      	movs	r2, #16
 8014686:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014688:	68fb      	ldr	r3, [r7, #12]
 801468a:	3301      	adds	r3, #1
 801468c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801468e:	68fb      	ldr	r3, [r7, #12]
 8014690:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014694:	d901      	bls.n	801469a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8014696:	2303      	movs	r3, #3
 8014698:	e006      	b.n	80146a8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 801469a:	687b      	ldr	r3, [r7, #4]
 801469c:	691b      	ldr	r3, [r3, #16]
 801469e:	f003 0310 	and.w	r3, r3, #16
 80146a2:	2b10      	cmp	r3, #16
 80146a4:	d0f0      	beq.n	8014688 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80146a6:	2300      	movs	r3, #0
}
 80146a8:	4618      	mov	r0, r3
 80146aa:	3714      	adds	r7, #20
 80146ac:	46bd      	mov	sp, r7
 80146ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146b2:	4770      	bx	lr

080146b4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80146b4:	b480      	push	{r7}
 80146b6:	b085      	sub	sp, #20
 80146b8:	af00      	add	r7, sp, #0
 80146ba:	6078      	str	r0, [r7, #4]
 80146bc:	460b      	mov	r3, r1
 80146be:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80146c0:	687b      	ldr	r3, [r7, #4]
 80146c2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80146c4:	68fb      	ldr	r3, [r7, #12]
 80146c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80146ca:	681a      	ldr	r2, [r3, #0]
 80146cc:	78fb      	ldrb	r3, [r7, #3]
 80146ce:	68f9      	ldr	r1, [r7, #12]
 80146d0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80146d4:	4313      	orrs	r3, r2
 80146d6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80146d8:	2300      	movs	r3, #0
}
 80146da:	4618      	mov	r0, r3
 80146dc:	3714      	adds	r7, #20
 80146de:	46bd      	mov	sp, r7
 80146e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146e4:	4770      	bx	lr

080146e6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80146e6:	b480      	push	{r7}
 80146e8:	b087      	sub	sp, #28
 80146ea:	af00      	add	r7, sp, #0
 80146ec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80146ee:	687b      	ldr	r3, [r7, #4]
 80146f0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80146f2:	693b      	ldr	r3, [r7, #16]
 80146f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80146f8:	689b      	ldr	r3, [r3, #8]
 80146fa:	f003 0306 	and.w	r3, r3, #6
 80146fe:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8014700:	68fb      	ldr	r3, [r7, #12]
 8014702:	2b00      	cmp	r3, #0
 8014704:	d102      	bne.n	801470c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8014706:	2300      	movs	r3, #0
 8014708:	75fb      	strb	r3, [r7, #23]
 801470a:	e00a      	b.n	8014722 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 801470c:	68fb      	ldr	r3, [r7, #12]
 801470e:	2b02      	cmp	r3, #2
 8014710:	d002      	beq.n	8014718 <USB_GetDevSpeed+0x32>
 8014712:	68fb      	ldr	r3, [r7, #12]
 8014714:	2b06      	cmp	r3, #6
 8014716:	d102      	bne.n	801471e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8014718:	2302      	movs	r3, #2
 801471a:	75fb      	strb	r3, [r7, #23]
 801471c:	e001      	b.n	8014722 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 801471e:	230f      	movs	r3, #15
 8014720:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8014722:	7dfb      	ldrb	r3, [r7, #23]
}
 8014724:	4618      	mov	r0, r3
 8014726:	371c      	adds	r7, #28
 8014728:	46bd      	mov	sp, r7
 801472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801472e:	4770      	bx	lr

08014730 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014730:	b480      	push	{r7}
 8014732:	b085      	sub	sp, #20
 8014734:	af00      	add	r7, sp, #0
 8014736:	6078      	str	r0, [r7, #4]
 8014738:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801473a:	687b      	ldr	r3, [r7, #4]
 801473c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801473e:	683b      	ldr	r3, [r7, #0]
 8014740:	781b      	ldrb	r3, [r3, #0]
 8014742:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014744:	683b      	ldr	r3, [r7, #0]
 8014746:	785b      	ldrb	r3, [r3, #1]
 8014748:	2b01      	cmp	r3, #1
 801474a:	d139      	bne.n	80147c0 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 801474c:	68fb      	ldr	r3, [r7, #12]
 801474e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014752:	69da      	ldr	r2, [r3, #28]
 8014754:	683b      	ldr	r3, [r7, #0]
 8014756:	781b      	ldrb	r3, [r3, #0]
 8014758:	f003 030f 	and.w	r3, r3, #15
 801475c:	2101      	movs	r1, #1
 801475e:	fa01 f303 	lsl.w	r3, r1, r3
 8014762:	b29b      	uxth	r3, r3
 8014764:	68f9      	ldr	r1, [r7, #12]
 8014766:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801476a:	4313      	orrs	r3, r2
 801476c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 801476e:	68bb      	ldr	r3, [r7, #8]
 8014770:	015a      	lsls	r2, r3, #5
 8014772:	68fb      	ldr	r3, [r7, #12]
 8014774:	4413      	add	r3, r2
 8014776:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801477a:	681b      	ldr	r3, [r3, #0]
 801477c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014780:	2b00      	cmp	r3, #0
 8014782:	d153      	bne.n	801482c <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014784:	68bb      	ldr	r3, [r7, #8]
 8014786:	015a      	lsls	r2, r3, #5
 8014788:	68fb      	ldr	r3, [r7, #12]
 801478a:	4413      	add	r3, r2
 801478c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014790:	681a      	ldr	r2, [r3, #0]
 8014792:	683b      	ldr	r3, [r7, #0]
 8014794:	689b      	ldr	r3, [r3, #8]
 8014796:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 801479a:	683b      	ldr	r3, [r7, #0]
 801479c:	791b      	ldrb	r3, [r3, #4]
 801479e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80147a0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80147a2:	68bb      	ldr	r3, [r7, #8]
 80147a4:	059b      	lsls	r3, r3, #22
 80147a6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80147a8:	431a      	orrs	r2, r3
 80147aa:	68bb      	ldr	r3, [r7, #8]
 80147ac:	0159      	lsls	r1, r3, #5
 80147ae:	68fb      	ldr	r3, [r7, #12]
 80147b0:	440b      	add	r3, r1
 80147b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80147b6:	4619      	mov	r1, r3
 80147b8:	4b20      	ldr	r3, [pc, #128]	@ (801483c <USB_ActivateEndpoint+0x10c>)
 80147ba:	4313      	orrs	r3, r2
 80147bc:	600b      	str	r3, [r1, #0]
 80147be:	e035      	b.n	801482c <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80147c0:	68fb      	ldr	r3, [r7, #12]
 80147c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80147c6:	69da      	ldr	r2, [r3, #28]
 80147c8:	683b      	ldr	r3, [r7, #0]
 80147ca:	781b      	ldrb	r3, [r3, #0]
 80147cc:	f003 030f 	and.w	r3, r3, #15
 80147d0:	2101      	movs	r1, #1
 80147d2:	fa01 f303 	lsl.w	r3, r1, r3
 80147d6:	041b      	lsls	r3, r3, #16
 80147d8:	68f9      	ldr	r1, [r7, #12]
 80147da:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80147de:	4313      	orrs	r3, r2
 80147e0:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80147e2:	68bb      	ldr	r3, [r7, #8]
 80147e4:	015a      	lsls	r2, r3, #5
 80147e6:	68fb      	ldr	r3, [r7, #12]
 80147e8:	4413      	add	r3, r2
 80147ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80147ee:	681b      	ldr	r3, [r3, #0]
 80147f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80147f4:	2b00      	cmp	r3, #0
 80147f6:	d119      	bne.n	801482c <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80147f8:	68bb      	ldr	r3, [r7, #8]
 80147fa:	015a      	lsls	r2, r3, #5
 80147fc:	68fb      	ldr	r3, [r7, #12]
 80147fe:	4413      	add	r3, r2
 8014800:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014804:	681a      	ldr	r2, [r3, #0]
 8014806:	683b      	ldr	r3, [r7, #0]
 8014808:	689b      	ldr	r3, [r3, #8]
 801480a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 801480e:	683b      	ldr	r3, [r7, #0]
 8014810:	791b      	ldrb	r3, [r3, #4]
 8014812:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8014814:	430b      	orrs	r3, r1
 8014816:	431a      	orrs	r2, r3
 8014818:	68bb      	ldr	r3, [r7, #8]
 801481a:	0159      	lsls	r1, r3, #5
 801481c:	68fb      	ldr	r3, [r7, #12]
 801481e:	440b      	add	r3, r1
 8014820:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014824:	4619      	mov	r1, r3
 8014826:	4b05      	ldr	r3, [pc, #20]	@ (801483c <USB_ActivateEndpoint+0x10c>)
 8014828:	4313      	orrs	r3, r2
 801482a:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 801482c:	2300      	movs	r3, #0
}
 801482e:	4618      	mov	r0, r3
 8014830:	3714      	adds	r7, #20
 8014832:	46bd      	mov	sp, r7
 8014834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014838:	4770      	bx	lr
 801483a:	bf00      	nop
 801483c:	10008000 	.word	0x10008000

08014840 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014840:	b480      	push	{r7}
 8014842:	b085      	sub	sp, #20
 8014844:	af00      	add	r7, sp, #0
 8014846:	6078      	str	r0, [r7, #4]
 8014848:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801484a:	687b      	ldr	r3, [r7, #4]
 801484c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801484e:	683b      	ldr	r3, [r7, #0]
 8014850:	781b      	ldrb	r3, [r3, #0]
 8014852:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8014854:	683b      	ldr	r3, [r7, #0]
 8014856:	785b      	ldrb	r3, [r3, #1]
 8014858:	2b01      	cmp	r3, #1
 801485a:	d161      	bne.n	8014920 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801485c:	68bb      	ldr	r3, [r7, #8]
 801485e:	015a      	lsls	r2, r3, #5
 8014860:	68fb      	ldr	r3, [r7, #12]
 8014862:	4413      	add	r3, r2
 8014864:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014868:	681b      	ldr	r3, [r3, #0]
 801486a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801486e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014872:	d11f      	bne.n	80148b4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8014874:	68bb      	ldr	r3, [r7, #8]
 8014876:	015a      	lsls	r2, r3, #5
 8014878:	68fb      	ldr	r3, [r7, #12]
 801487a:	4413      	add	r3, r2
 801487c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014880:	681b      	ldr	r3, [r3, #0]
 8014882:	68ba      	ldr	r2, [r7, #8]
 8014884:	0151      	lsls	r1, r2, #5
 8014886:	68fa      	ldr	r2, [r7, #12]
 8014888:	440a      	add	r2, r1
 801488a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801488e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8014892:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8014894:	68bb      	ldr	r3, [r7, #8]
 8014896:	015a      	lsls	r2, r3, #5
 8014898:	68fb      	ldr	r3, [r7, #12]
 801489a:	4413      	add	r3, r2
 801489c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80148a0:	681b      	ldr	r3, [r3, #0]
 80148a2:	68ba      	ldr	r2, [r7, #8]
 80148a4:	0151      	lsls	r1, r2, #5
 80148a6:	68fa      	ldr	r2, [r7, #12]
 80148a8:	440a      	add	r2, r1
 80148aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80148ae:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80148b2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80148b4:	68fb      	ldr	r3, [r7, #12]
 80148b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80148ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80148bc:	683b      	ldr	r3, [r7, #0]
 80148be:	781b      	ldrb	r3, [r3, #0]
 80148c0:	f003 030f 	and.w	r3, r3, #15
 80148c4:	2101      	movs	r1, #1
 80148c6:	fa01 f303 	lsl.w	r3, r1, r3
 80148ca:	b29b      	uxth	r3, r3
 80148cc:	43db      	mvns	r3, r3
 80148ce:	68f9      	ldr	r1, [r7, #12]
 80148d0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80148d4:	4013      	ands	r3, r2
 80148d6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80148d8:	68fb      	ldr	r3, [r7, #12]
 80148da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80148de:	69da      	ldr	r2, [r3, #28]
 80148e0:	683b      	ldr	r3, [r7, #0]
 80148e2:	781b      	ldrb	r3, [r3, #0]
 80148e4:	f003 030f 	and.w	r3, r3, #15
 80148e8:	2101      	movs	r1, #1
 80148ea:	fa01 f303 	lsl.w	r3, r1, r3
 80148ee:	b29b      	uxth	r3, r3
 80148f0:	43db      	mvns	r3, r3
 80148f2:	68f9      	ldr	r1, [r7, #12]
 80148f4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80148f8:	4013      	ands	r3, r2
 80148fa:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80148fc:	68bb      	ldr	r3, [r7, #8]
 80148fe:	015a      	lsls	r2, r3, #5
 8014900:	68fb      	ldr	r3, [r7, #12]
 8014902:	4413      	add	r3, r2
 8014904:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014908:	681a      	ldr	r2, [r3, #0]
 801490a:	68bb      	ldr	r3, [r7, #8]
 801490c:	0159      	lsls	r1, r3, #5
 801490e:	68fb      	ldr	r3, [r7, #12]
 8014910:	440b      	add	r3, r1
 8014912:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014916:	4619      	mov	r1, r3
 8014918:	4b35      	ldr	r3, [pc, #212]	@ (80149f0 <USB_DeactivateEndpoint+0x1b0>)
 801491a:	4013      	ands	r3, r2
 801491c:	600b      	str	r3, [r1, #0]
 801491e:	e060      	b.n	80149e2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014920:	68bb      	ldr	r3, [r7, #8]
 8014922:	015a      	lsls	r2, r3, #5
 8014924:	68fb      	ldr	r3, [r7, #12]
 8014926:	4413      	add	r3, r2
 8014928:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801492c:	681b      	ldr	r3, [r3, #0]
 801492e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014932:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014936:	d11f      	bne.n	8014978 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8014938:	68bb      	ldr	r3, [r7, #8]
 801493a:	015a      	lsls	r2, r3, #5
 801493c:	68fb      	ldr	r3, [r7, #12]
 801493e:	4413      	add	r3, r2
 8014940:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014944:	681b      	ldr	r3, [r3, #0]
 8014946:	68ba      	ldr	r2, [r7, #8]
 8014948:	0151      	lsls	r1, r2, #5
 801494a:	68fa      	ldr	r2, [r7, #12]
 801494c:	440a      	add	r2, r1
 801494e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014952:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8014956:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8014958:	68bb      	ldr	r3, [r7, #8]
 801495a:	015a      	lsls	r2, r3, #5
 801495c:	68fb      	ldr	r3, [r7, #12]
 801495e:	4413      	add	r3, r2
 8014960:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014964:	681b      	ldr	r3, [r3, #0]
 8014966:	68ba      	ldr	r2, [r7, #8]
 8014968:	0151      	lsls	r1, r2, #5
 801496a:	68fa      	ldr	r2, [r7, #12]
 801496c:	440a      	add	r2, r1
 801496e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014972:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014976:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8014978:	68fb      	ldr	r3, [r7, #12]
 801497a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801497e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014980:	683b      	ldr	r3, [r7, #0]
 8014982:	781b      	ldrb	r3, [r3, #0]
 8014984:	f003 030f 	and.w	r3, r3, #15
 8014988:	2101      	movs	r1, #1
 801498a:	fa01 f303 	lsl.w	r3, r1, r3
 801498e:	041b      	lsls	r3, r3, #16
 8014990:	43db      	mvns	r3, r3
 8014992:	68f9      	ldr	r1, [r7, #12]
 8014994:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014998:	4013      	ands	r3, r2
 801499a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 801499c:	68fb      	ldr	r3, [r7, #12]
 801499e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80149a2:	69da      	ldr	r2, [r3, #28]
 80149a4:	683b      	ldr	r3, [r7, #0]
 80149a6:	781b      	ldrb	r3, [r3, #0]
 80149a8:	f003 030f 	and.w	r3, r3, #15
 80149ac:	2101      	movs	r1, #1
 80149ae:	fa01 f303 	lsl.w	r3, r1, r3
 80149b2:	041b      	lsls	r3, r3, #16
 80149b4:	43db      	mvns	r3, r3
 80149b6:	68f9      	ldr	r1, [r7, #12]
 80149b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80149bc:	4013      	ands	r3, r2
 80149be:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80149c0:	68bb      	ldr	r3, [r7, #8]
 80149c2:	015a      	lsls	r2, r3, #5
 80149c4:	68fb      	ldr	r3, [r7, #12]
 80149c6:	4413      	add	r3, r2
 80149c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80149cc:	681a      	ldr	r2, [r3, #0]
 80149ce:	68bb      	ldr	r3, [r7, #8]
 80149d0:	0159      	lsls	r1, r3, #5
 80149d2:	68fb      	ldr	r3, [r7, #12]
 80149d4:	440b      	add	r3, r1
 80149d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80149da:	4619      	mov	r1, r3
 80149dc:	4b05      	ldr	r3, [pc, #20]	@ (80149f4 <USB_DeactivateEndpoint+0x1b4>)
 80149de:	4013      	ands	r3, r2
 80149e0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80149e2:	2300      	movs	r3, #0
}
 80149e4:	4618      	mov	r0, r3
 80149e6:	3714      	adds	r7, #20
 80149e8:	46bd      	mov	sp, r7
 80149ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149ee:	4770      	bx	lr
 80149f0:	ec337800 	.word	0xec337800
 80149f4:	eff37800 	.word	0xeff37800

080149f8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80149f8:	b580      	push	{r7, lr}
 80149fa:	b08a      	sub	sp, #40	@ 0x28
 80149fc:	af02      	add	r7, sp, #8
 80149fe:	60f8      	str	r0, [r7, #12]
 8014a00:	60b9      	str	r1, [r7, #8]
 8014a02:	4613      	mov	r3, r2
 8014a04:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014a06:	68fb      	ldr	r3, [r7, #12]
 8014a08:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8014a0a:	68bb      	ldr	r3, [r7, #8]
 8014a0c:	781b      	ldrb	r3, [r3, #0]
 8014a0e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8014a10:	68bb      	ldr	r3, [r7, #8]
 8014a12:	785b      	ldrb	r3, [r3, #1]
 8014a14:	2b01      	cmp	r3, #1
 8014a16:	f040 8185 	bne.w	8014d24 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8014a1a:	68bb      	ldr	r3, [r7, #8]
 8014a1c:	691b      	ldr	r3, [r3, #16]
 8014a1e:	2b00      	cmp	r3, #0
 8014a20:	d132      	bne.n	8014a88 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8014a22:	69bb      	ldr	r3, [r7, #24]
 8014a24:	015a      	lsls	r2, r3, #5
 8014a26:	69fb      	ldr	r3, [r7, #28]
 8014a28:	4413      	add	r3, r2
 8014a2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014a2e:	691a      	ldr	r2, [r3, #16]
 8014a30:	69bb      	ldr	r3, [r7, #24]
 8014a32:	0159      	lsls	r1, r3, #5
 8014a34:	69fb      	ldr	r3, [r7, #28]
 8014a36:	440b      	add	r3, r1
 8014a38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014a3c:	4619      	mov	r1, r3
 8014a3e:	4ba7      	ldr	r3, [pc, #668]	@ (8014cdc <USB_EPStartXfer+0x2e4>)
 8014a40:	4013      	ands	r3, r2
 8014a42:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8014a44:	69bb      	ldr	r3, [r7, #24]
 8014a46:	015a      	lsls	r2, r3, #5
 8014a48:	69fb      	ldr	r3, [r7, #28]
 8014a4a:	4413      	add	r3, r2
 8014a4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014a50:	691b      	ldr	r3, [r3, #16]
 8014a52:	69ba      	ldr	r2, [r7, #24]
 8014a54:	0151      	lsls	r1, r2, #5
 8014a56:	69fa      	ldr	r2, [r7, #28]
 8014a58:	440a      	add	r2, r1
 8014a5a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014a5e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8014a62:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8014a64:	69bb      	ldr	r3, [r7, #24]
 8014a66:	015a      	lsls	r2, r3, #5
 8014a68:	69fb      	ldr	r3, [r7, #28]
 8014a6a:	4413      	add	r3, r2
 8014a6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014a70:	691a      	ldr	r2, [r3, #16]
 8014a72:	69bb      	ldr	r3, [r7, #24]
 8014a74:	0159      	lsls	r1, r3, #5
 8014a76:	69fb      	ldr	r3, [r7, #28]
 8014a78:	440b      	add	r3, r1
 8014a7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014a7e:	4619      	mov	r1, r3
 8014a80:	4b97      	ldr	r3, [pc, #604]	@ (8014ce0 <USB_EPStartXfer+0x2e8>)
 8014a82:	4013      	ands	r3, r2
 8014a84:	610b      	str	r3, [r1, #16]
 8014a86:	e097      	b.n	8014bb8 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8014a88:	69bb      	ldr	r3, [r7, #24]
 8014a8a:	015a      	lsls	r2, r3, #5
 8014a8c:	69fb      	ldr	r3, [r7, #28]
 8014a8e:	4413      	add	r3, r2
 8014a90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014a94:	691a      	ldr	r2, [r3, #16]
 8014a96:	69bb      	ldr	r3, [r7, #24]
 8014a98:	0159      	lsls	r1, r3, #5
 8014a9a:	69fb      	ldr	r3, [r7, #28]
 8014a9c:	440b      	add	r3, r1
 8014a9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014aa2:	4619      	mov	r1, r3
 8014aa4:	4b8e      	ldr	r3, [pc, #568]	@ (8014ce0 <USB_EPStartXfer+0x2e8>)
 8014aa6:	4013      	ands	r3, r2
 8014aa8:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8014aaa:	69bb      	ldr	r3, [r7, #24]
 8014aac:	015a      	lsls	r2, r3, #5
 8014aae:	69fb      	ldr	r3, [r7, #28]
 8014ab0:	4413      	add	r3, r2
 8014ab2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014ab6:	691a      	ldr	r2, [r3, #16]
 8014ab8:	69bb      	ldr	r3, [r7, #24]
 8014aba:	0159      	lsls	r1, r3, #5
 8014abc:	69fb      	ldr	r3, [r7, #28]
 8014abe:	440b      	add	r3, r1
 8014ac0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014ac4:	4619      	mov	r1, r3
 8014ac6:	4b85      	ldr	r3, [pc, #532]	@ (8014cdc <USB_EPStartXfer+0x2e4>)
 8014ac8:	4013      	ands	r3, r2
 8014aca:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8014acc:	69bb      	ldr	r3, [r7, #24]
 8014ace:	2b00      	cmp	r3, #0
 8014ad0:	d11a      	bne.n	8014b08 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8014ad2:	68bb      	ldr	r3, [r7, #8]
 8014ad4:	691a      	ldr	r2, [r3, #16]
 8014ad6:	68bb      	ldr	r3, [r7, #8]
 8014ad8:	689b      	ldr	r3, [r3, #8]
 8014ada:	429a      	cmp	r2, r3
 8014adc:	d903      	bls.n	8014ae6 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8014ade:	68bb      	ldr	r3, [r7, #8]
 8014ae0:	689a      	ldr	r2, [r3, #8]
 8014ae2:	68bb      	ldr	r3, [r7, #8]
 8014ae4:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8014ae6:	69bb      	ldr	r3, [r7, #24]
 8014ae8:	015a      	lsls	r2, r3, #5
 8014aea:	69fb      	ldr	r3, [r7, #28]
 8014aec:	4413      	add	r3, r2
 8014aee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014af2:	691b      	ldr	r3, [r3, #16]
 8014af4:	69ba      	ldr	r2, [r7, #24]
 8014af6:	0151      	lsls	r1, r2, #5
 8014af8:	69fa      	ldr	r2, [r7, #28]
 8014afa:	440a      	add	r2, r1
 8014afc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014b00:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8014b04:	6113      	str	r3, [r2, #16]
 8014b06:	e044      	b.n	8014b92 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8014b08:	68bb      	ldr	r3, [r7, #8]
 8014b0a:	691a      	ldr	r2, [r3, #16]
 8014b0c:	68bb      	ldr	r3, [r7, #8]
 8014b0e:	689b      	ldr	r3, [r3, #8]
 8014b10:	4413      	add	r3, r2
 8014b12:	1e5a      	subs	r2, r3, #1
 8014b14:	68bb      	ldr	r3, [r7, #8]
 8014b16:	689b      	ldr	r3, [r3, #8]
 8014b18:	fbb2 f3f3 	udiv	r3, r2, r3
 8014b1c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8014b1e:	69bb      	ldr	r3, [r7, #24]
 8014b20:	015a      	lsls	r2, r3, #5
 8014b22:	69fb      	ldr	r3, [r7, #28]
 8014b24:	4413      	add	r3, r2
 8014b26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014b2a:	691a      	ldr	r2, [r3, #16]
 8014b2c:	8afb      	ldrh	r3, [r7, #22]
 8014b2e:	04d9      	lsls	r1, r3, #19
 8014b30:	4b6c      	ldr	r3, [pc, #432]	@ (8014ce4 <USB_EPStartXfer+0x2ec>)
 8014b32:	400b      	ands	r3, r1
 8014b34:	69b9      	ldr	r1, [r7, #24]
 8014b36:	0148      	lsls	r0, r1, #5
 8014b38:	69f9      	ldr	r1, [r7, #28]
 8014b3a:	4401      	add	r1, r0
 8014b3c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8014b40:	4313      	orrs	r3, r2
 8014b42:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8014b44:	68bb      	ldr	r3, [r7, #8]
 8014b46:	791b      	ldrb	r3, [r3, #4]
 8014b48:	2b01      	cmp	r3, #1
 8014b4a:	d122      	bne.n	8014b92 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8014b4c:	69bb      	ldr	r3, [r7, #24]
 8014b4e:	015a      	lsls	r2, r3, #5
 8014b50:	69fb      	ldr	r3, [r7, #28]
 8014b52:	4413      	add	r3, r2
 8014b54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014b58:	691b      	ldr	r3, [r3, #16]
 8014b5a:	69ba      	ldr	r2, [r7, #24]
 8014b5c:	0151      	lsls	r1, r2, #5
 8014b5e:	69fa      	ldr	r2, [r7, #28]
 8014b60:	440a      	add	r2, r1
 8014b62:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014b66:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8014b6a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8014b6c:	69bb      	ldr	r3, [r7, #24]
 8014b6e:	015a      	lsls	r2, r3, #5
 8014b70:	69fb      	ldr	r3, [r7, #28]
 8014b72:	4413      	add	r3, r2
 8014b74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014b78:	691a      	ldr	r2, [r3, #16]
 8014b7a:	8afb      	ldrh	r3, [r7, #22]
 8014b7c:	075b      	lsls	r3, r3, #29
 8014b7e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8014b82:	69b9      	ldr	r1, [r7, #24]
 8014b84:	0148      	lsls	r0, r1, #5
 8014b86:	69f9      	ldr	r1, [r7, #28]
 8014b88:	4401      	add	r1, r0
 8014b8a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8014b8e:	4313      	orrs	r3, r2
 8014b90:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8014b92:	69bb      	ldr	r3, [r7, #24]
 8014b94:	015a      	lsls	r2, r3, #5
 8014b96:	69fb      	ldr	r3, [r7, #28]
 8014b98:	4413      	add	r3, r2
 8014b9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014b9e:	691a      	ldr	r2, [r3, #16]
 8014ba0:	68bb      	ldr	r3, [r7, #8]
 8014ba2:	691b      	ldr	r3, [r3, #16]
 8014ba4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014ba8:	69b9      	ldr	r1, [r7, #24]
 8014baa:	0148      	lsls	r0, r1, #5
 8014bac:	69f9      	ldr	r1, [r7, #28]
 8014bae:	4401      	add	r1, r0
 8014bb0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8014bb4:	4313      	orrs	r3, r2
 8014bb6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8014bb8:	79fb      	ldrb	r3, [r7, #7]
 8014bba:	2b01      	cmp	r3, #1
 8014bbc:	d14b      	bne.n	8014c56 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8014bbe:	68bb      	ldr	r3, [r7, #8]
 8014bc0:	69db      	ldr	r3, [r3, #28]
 8014bc2:	2b00      	cmp	r3, #0
 8014bc4:	d009      	beq.n	8014bda <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8014bc6:	69bb      	ldr	r3, [r7, #24]
 8014bc8:	015a      	lsls	r2, r3, #5
 8014bca:	69fb      	ldr	r3, [r7, #28]
 8014bcc:	4413      	add	r3, r2
 8014bce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014bd2:	461a      	mov	r2, r3
 8014bd4:	68bb      	ldr	r3, [r7, #8]
 8014bd6:	69db      	ldr	r3, [r3, #28]
 8014bd8:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8014bda:	68bb      	ldr	r3, [r7, #8]
 8014bdc:	791b      	ldrb	r3, [r3, #4]
 8014bde:	2b01      	cmp	r3, #1
 8014be0:	d128      	bne.n	8014c34 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8014be2:	69fb      	ldr	r3, [r7, #28]
 8014be4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014be8:	689b      	ldr	r3, [r3, #8]
 8014bea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014bee:	2b00      	cmp	r3, #0
 8014bf0:	d110      	bne.n	8014c14 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8014bf2:	69bb      	ldr	r3, [r7, #24]
 8014bf4:	015a      	lsls	r2, r3, #5
 8014bf6:	69fb      	ldr	r3, [r7, #28]
 8014bf8:	4413      	add	r3, r2
 8014bfa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014bfe:	681b      	ldr	r3, [r3, #0]
 8014c00:	69ba      	ldr	r2, [r7, #24]
 8014c02:	0151      	lsls	r1, r2, #5
 8014c04:	69fa      	ldr	r2, [r7, #28]
 8014c06:	440a      	add	r2, r1
 8014c08:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014c0c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8014c10:	6013      	str	r3, [r2, #0]
 8014c12:	e00f      	b.n	8014c34 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8014c14:	69bb      	ldr	r3, [r7, #24]
 8014c16:	015a      	lsls	r2, r3, #5
 8014c18:	69fb      	ldr	r3, [r7, #28]
 8014c1a:	4413      	add	r3, r2
 8014c1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c20:	681b      	ldr	r3, [r3, #0]
 8014c22:	69ba      	ldr	r2, [r7, #24]
 8014c24:	0151      	lsls	r1, r2, #5
 8014c26:	69fa      	ldr	r2, [r7, #28]
 8014c28:	440a      	add	r2, r1
 8014c2a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014c2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014c32:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014c34:	69bb      	ldr	r3, [r7, #24]
 8014c36:	015a      	lsls	r2, r3, #5
 8014c38:	69fb      	ldr	r3, [r7, #28]
 8014c3a:	4413      	add	r3, r2
 8014c3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c40:	681b      	ldr	r3, [r3, #0]
 8014c42:	69ba      	ldr	r2, [r7, #24]
 8014c44:	0151      	lsls	r1, r2, #5
 8014c46:	69fa      	ldr	r2, [r7, #28]
 8014c48:	440a      	add	r2, r1
 8014c4a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014c4e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8014c52:	6013      	str	r3, [r2, #0]
 8014c54:	e169      	b.n	8014f2a <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014c56:	69bb      	ldr	r3, [r7, #24]
 8014c58:	015a      	lsls	r2, r3, #5
 8014c5a:	69fb      	ldr	r3, [r7, #28]
 8014c5c:	4413      	add	r3, r2
 8014c5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c62:	681b      	ldr	r3, [r3, #0]
 8014c64:	69ba      	ldr	r2, [r7, #24]
 8014c66:	0151      	lsls	r1, r2, #5
 8014c68:	69fa      	ldr	r2, [r7, #28]
 8014c6a:	440a      	add	r2, r1
 8014c6c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014c70:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8014c74:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8014c76:	68bb      	ldr	r3, [r7, #8]
 8014c78:	791b      	ldrb	r3, [r3, #4]
 8014c7a:	2b01      	cmp	r3, #1
 8014c7c:	d015      	beq.n	8014caa <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8014c7e:	68bb      	ldr	r3, [r7, #8]
 8014c80:	691b      	ldr	r3, [r3, #16]
 8014c82:	2b00      	cmp	r3, #0
 8014c84:	f000 8151 	beq.w	8014f2a <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8014c88:	69fb      	ldr	r3, [r7, #28]
 8014c8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014c8e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014c90:	68bb      	ldr	r3, [r7, #8]
 8014c92:	781b      	ldrb	r3, [r3, #0]
 8014c94:	f003 030f 	and.w	r3, r3, #15
 8014c98:	2101      	movs	r1, #1
 8014c9a:	fa01 f303 	lsl.w	r3, r1, r3
 8014c9e:	69f9      	ldr	r1, [r7, #28]
 8014ca0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014ca4:	4313      	orrs	r3, r2
 8014ca6:	634b      	str	r3, [r1, #52]	@ 0x34
 8014ca8:	e13f      	b.n	8014f2a <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8014caa:	69fb      	ldr	r3, [r7, #28]
 8014cac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014cb0:	689b      	ldr	r3, [r3, #8]
 8014cb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014cb6:	2b00      	cmp	r3, #0
 8014cb8:	d116      	bne.n	8014ce8 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8014cba:	69bb      	ldr	r3, [r7, #24]
 8014cbc:	015a      	lsls	r2, r3, #5
 8014cbe:	69fb      	ldr	r3, [r7, #28]
 8014cc0:	4413      	add	r3, r2
 8014cc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014cc6:	681b      	ldr	r3, [r3, #0]
 8014cc8:	69ba      	ldr	r2, [r7, #24]
 8014cca:	0151      	lsls	r1, r2, #5
 8014ccc:	69fa      	ldr	r2, [r7, #28]
 8014cce:	440a      	add	r2, r1
 8014cd0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014cd4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8014cd8:	6013      	str	r3, [r2, #0]
 8014cda:	e015      	b.n	8014d08 <USB_EPStartXfer+0x310>
 8014cdc:	e007ffff 	.word	0xe007ffff
 8014ce0:	fff80000 	.word	0xfff80000
 8014ce4:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8014ce8:	69bb      	ldr	r3, [r7, #24]
 8014cea:	015a      	lsls	r2, r3, #5
 8014cec:	69fb      	ldr	r3, [r7, #28]
 8014cee:	4413      	add	r3, r2
 8014cf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014cf4:	681b      	ldr	r3, [r3, #0]
 8014cf6:	69ba      	ldr	r2, [r7, #24]
 8014cf8:	0151      	lsls	r1, r2, #5
 8014cfa:	69fa      	ldr	r2, [r7, #28]
 8014cfc:	440a      	add	r2, r1
 8014cfe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014d02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014d06:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8014d08:	68bb      	ldr	r3, [r7, #8]
 8014d0a:	68d9      	ldr	r1, [r3, #12]
 8014d0c:	68bb      	ldr	r3, [r7, #8]
 8014d0e:	781a      	ldrb	r2, [r3, #0]
 8014d10:	68bb      	ldr	r3, [r7, #8]
 8014d12:	691b      	ldr	r3, [r3, #16]
 8014d14:	b298      	uxth	r0, r3
 8014d16:	79fb      	ldrb	r3, [r7, #7]
 8014d18:	9300      	str	r3, [sp, #0]
 8014d1a:	4603      	mov	r3, r0
 8014d1c:	68f8      	ldr	r0, [r7, #12]
 8014d1e:	f000 f9b9 	bl	8015094 <USB_WritePacket>
 8014d22:	e102      	b.n	8014f2a <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8014d24:	69bb      	ldr	r3, [r7, #24]
 8014d26:	015a      	lsls	r2, r3, #5
 8014d28:	69fb      	ldr	r3, [r7, #28]
 8014d2a:	4413      	add	r3, r2
 8014d2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014d30:	691a      	ldr	r2, [r3, #16]
 8014d32:	69bb      	ldr	r3, [r7, #24]
 8014d34:	0159      	lsls	r1, r3, #5
 8014d36:	69fb      	ldr	r3, [r7, #28]
 8014d38:	440b      	add	r3, r1
 8014d3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014d3e:	4619      	mov	r1, r3
 8014d40:	4b7c      	ldr	r3, [pc, #496]	@ (8014f34 <USB_EPStartXfer+0x53c>)
 8014d42:	4013      	ands	r3, r2
 8014d44:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8014d46:	69bb      	ldr	r3, [r7, #24]
 8014d48:	015a      	lsls	r2, r3, #5
 8014d4a:	69fb      	ldr	r3, [r7, #28]
 8014d4c:	4413      	add	r3, r2
 8014d4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014d52:	691a      	ldr	r2, [r3, #16]
 8014d54:	69bb      	ldr	r3, [r7, #24]
 8014d56:	0159      	lsls	r1, r3, #5
 8014d58:	69fb      	ldr	r3, [r7, #28]
 8014d5a:	440b      	add	r3, r1
 8014d5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014d60:	4619      	mov	r1, r3
 8014d62:	4b75      	ldr	r3, [pc, #468]	@ (8014f38 <USB_EPStartXfer+0x540>)
 8014d64:	4013      	ands	r3, r2
 8014d66:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8014d68:	69bb      	ldr	r3, [r7, #24]
 8014d6a:	2b00      	cmp	r3, #0
 8014d6c:	d12f      	bne.n	8014dce <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8014d6e:	68bb      	ldr	r3, [r7, #8]
 8014d70:	691b      	ldr	r3, [r3, #16]
 8014d72:	2b00      	cmp	r3, #0
 8014d74:	d003      	beq.n	8014d7e <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8014d76:	68bb      	ldr	r3, [r7, #8]
 8014d78:	689a      	ldr	r2, [r3, #8]
 8014d7a:	68bb      	ldr	r3, [r7, #8]
 8014d7c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8014d7e:	68bb      	ldr	r3, [r7, #8]
 8014d80:	689a      	ldr	r2, [r3, #8]
 8014d82:	68bb      	ldr	r3, [r7, #8]
 8014d84:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8014d86:	69bb      	ldr	r3, [r7, #24]
 8014d88:	015a      	lsls	r2, r3, #5
 8014d8a:	69fb      	ldr	r3, [r7, #28]
 8014d8c:	4413      	add	r3, r2
 8014d8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014d92:	691a      	ldr	r2, [r3, #16]
 8014d94:	68bb      	ldr	r3, [r7, #8]
 8014d96:	6a1b      	ldr	r3, [r3, #32]
 8014d98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014d9c:	69b9      	ldr	r1, [r7, #24]
 8014d9e:	0148      	lsls	r0, r1, #5
 8014da0:	69f9      	ldr	r1, [r7, #28]
 8014da2:	4401      	add	r1, r0
 8014da4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8014da8:	4313      	orrs	r3, r2
 8014daa:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8014dac:	69bb      	ldr	r3, [r7, #24]
 8014dae:	015a      	lsls	r2, r3, #5
 8014db0:	69fb      	ldr	r3, [r7, #28]
 8014db2:	4413      	add	r3, r2
 8014db4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014db8:	691b      	ldr	r3, [r3, #16]
 8014dba:	69ba      	ldr	r2, [r7, #24]
 8014dbc:	0151      	lsls	r1, r2, #5
 8014dbe:	69fa      	ldr	r2, [r7, #28]
 8014dc0:	440a      	add	r2, r1
 8014dc2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014dc6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8014dca:	6113      	str	r3, [r2, #16]
 8014dcc:	e05f      	b.n	8014e8e <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8014dce:	68bb      	ldr	r3, [r7, #8]
 8014dd0:	691b      	ldr	r3, [r3, #16]
 8014dd2:	2b00      	cmp	r3, #0
 8014dd4:	d123      	bne.n	8014e1e <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8014dd6:	69bb      	ldr	r3, [r7, #24]
 8014dd8:	015a      	lsls	r2, r3, #5
 8014dda:	69fb      	ldr	r3, [r7, #28]
 8014ddc:	4413      	add	r3, r2
 8014dde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014de2:	691a      	ldr	r2, [r3, #16]
 8014de4:	68bb      	ldr	r3, [r7, #8]
 8014de6:	689b      	ldr	r3, [r3, #8]
 8014de8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014dec:	69b9      	ldr	r1, [r7, #24]
 8014dee:	0148      	lsls	r0, r1, #5
 8014df0:	69f9      	ldr	r1, [r7, #28]
 8014df2:	4401      	add	r1, r0
 8014df4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8014df8:	4313      	orrs	r3, r2
 8014dfa:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8014dfc:	69bb      	ldr	r3, [r7, #24]
 8014dfe:	015a      	lsls	r2, r3, #5
 8014e00:	69fb      	ldr	r3, [r7, #28]
 8014e02:	4413      	add	r3, r2
 8014e04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014e08:	691b      	ldr	r3, [r3, #16]
 8014e0a:	69ba      	ldr	r2, [r7, #24]
 8014e0c:	0151      	lsls	r1, r2, #5
 8014e0e:	69fa      	ldr	r2, [r7, #28]
 8014e10:	440a      	add	r2, r1
 8014e12:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014e16:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8014e1a:	6113      	str	r3, [r2, #16]
 8014e1c:	e037      	b.n	8014e8e <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8014e1e:	68bb      	ldr	r3, [r7, #8]
 8014e20:	691a      	ldr	r2, [r3, #16]
 8014e22:	68bb      	ldr	r3, [r7, #8]
 8014e24:	689b      	ldr	r3, [r3, #8]
 8014e26:	4413      	add	r3, r2
 8014e28:	1e5a      	subs	r2, r3, #1
 8014e2a:	68bb      	ldr	r3, [r7, #8]
 8014e2c:	689b      	ldr	r3, [r3, #8]
 8014e2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8014e32:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8014e34:	68bb      	ldr	r3, [r7, #8]
 8014e36:	689b      	ldr	r3, [r3, #8]
 8014e38:	8afa      	ldrh	r2, [r7, #22]
 8014e3a:	fb03 f202 	mul.w	r2, r3, r2
 8014e3e:	68bb      	ldr	r3, [r7, #8]
 8014e40:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8014e42:	69bb      	ldr	r3, [r7, #24]
 8014e44:	015a      	lsls	r2, r3, #5
 8014e46:	69fb      	ldr	r3, [r7, #28]
 8014e48:	4413      	add	r3, r2
 8014e4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014e4e:	691a      	ldr	r2, [r3, #16]
 8014e50:	8afb      	ldrh	r3, [r7, #22]
 8014e52:	04d9      	lsls	r1, r3, #19
 8014e54:	4b39      	ldr	r3, [pc, #228]	@ (8014f3c <USB_EPStartXfer+0x544>)
 8014e56:	400b      	ands	r3, r1
 8014e58:	69b9      	ldr	r1, [r7, #24]
 8014e5a:	0148      	lsls	r0, r1, #5
 8014e5c:	69f9      	ldr	r1, [r7, #28]
 8014e5e:	4401      	add	r1, r0
 8014e60:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8014e64:	4313      	orrs	r3, r2
 8014e66:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8014e68:	69bb      	ldr	r3, [r7, #24]
 8014e6a:	015a      	lsls	r2, r3, #5
 8014e6c:	69fb      	ldr	r3, [r7, #28]
 8014e6e:	4413      	add	r3, r2
 8014e70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014e74:	691a      	ldr	r2, [r3, #16]
 8014e76:	68bb      	ldr	r3, [r7, #8]
 8014e78:	6a1b      	ldr	r3, [r3, #32]
 8014e7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014e7e:	69b9      	ldr	r1, [r7, #24]
 8014e80:	0148      	lsls	r0, r1, #5
 8014e82:	69f9      	ldr	r1, [r7, #28]
 8014e84:	4401      	add	r1, r0
 8014e86:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8014e8a:	4313      	orrs	r3, r2
 8014e8c:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8014e8e:	79fb      	ldrb	r3, [r7, #7]
 8014e90:	2b01      	cmp	r3, #1
 8014e92:	d10d      	bne.n	8014eb0 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8014e94:	68bb      	ldr	r3, [r7, #8]
 8014e96:	68db      	ldr	r3, [r3, #12]
 8014e98:	2b00      	cmp	r3, #0
 8014e9a:	d009      	beq.n	8014eb0 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8014e9c:	68bb      	ldr	r3, [r7, #8]
 8014e9e:	68d9      	ldr	r1, [r3, #12]
 8014ea0:	69bb      	ldr	r3, [r7, #24]
 8014ea2:	015a      	lsls	r2, r3, #5
 8014ea4:	69fb      	ldr	r3, [r7, #28]
 8014ea6:	4413      	add	r3, r2
 8014ea8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014eac:	460a      	mov	r2, r1
 8014eae:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8014eb0:	68bb      	ldr	r3, [r7, #8]
 8014eb2:	791b      	ldrb	r3, [r3, #4]
 8014eb4:	2b01      	cmp	r3, #1
 8014eb6:	d128      	bne.n	8014f0a <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8014eb8:	69fb      	ldr	r3, [r7, #28]
 8014eba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014ebe:	689b      	ldr	r3, [r3, #8]
 8014ec0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014ec4:	2b00      	cmp	r3, #0
 8014ec6:	d110      	bne.n	8014eea <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8014ec8:	69bb      	ldr	r3, [r7, #24]
 8014eca:	015a      	lsls	r2, r3, #5
 8014ecc:	69fb      	ldr	r3, [r7, #28]
 8014ece:	4413      	add	r3, r2
 8014ed0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014ed4:	681b      	ldr	r3, [r3, #0]
 8014ed6:	69ba      	ldr	r2, [r7, #24]
 8014ed8:	0151      	lsls	r1, r2, #5
 8014eda:	69fa      	ldr	r2, [r7, #28]
 8014edc:	440a      	add	r2, r1
 8014ede:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014ee2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8014ee6:	6013      	str	r3, [r2, #0]
 8014ee8:	e00f      	b.n	8014f0a <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8014eea:	69bb      	ldr	r3, [r7, #24]
 8014eec:	015a      	lsls	r2, r3, #5
 8014eee:	69fb      	ldr	r3, [r7, #28]
 8014ef0:	4413      	add	r3, r2
 8014ef2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014ef6:	681b      	ldr	r3, [r3, #0]
 8014ef8:	69ba      	ldr	r2, [r7, #24]
 8014efa:	0151      	lsls	r1, r2, #5
 8014efc:	69fa      	ldr	r2, [r7, #28]
 8014efe:	440a      	add	r2, r1
 8014f00:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014f04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014f08:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8014f0a:	69bb      	ldr	r3, [r7, #24]
 8014f0c:	015a      	lsls	r2, r3, #5
 8014f0e:	69fb      	ldr	r3, [r7, #28]
 8014f10:	4413      	add	r3, r2
 8014f12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f16:	681b      	ldr	r3, [r3, #0]
 8014f18:	69ba      	ldr	r2, [r7, #24]
 8014f1a:	0151      	lsls	r1, r2, #5
 8014f1c:	69fa      	ldr	r2, [r7, #28]
 8014f1e:	440a      	add	r2, r1
 8014f20:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014f24:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8014f28:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8014f2a:	2300      	movs	r3, #0
}
 8014f2c:	4618      	mov	r0, r3
 8014f2e:	3720      	adds	r7, #32
 8014f30:	46bd      	mov	sp, r7
 8014f32:	bd80      	pop	{r7, pc}
 8014f34:	fff80000 	.word	0xfff80000
 8014f38:	e007ffff 	.word	0xe007ffff
 8014f3c:	1ff80000 	.word	0x1ff80000

08014f40 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8014f40:	b480      	push	{r7}
 8014f42:	b087      	sub	sp, #28
 8014f44:	af00      	add	r7, sp, #0
 8014f46:	6078      	str	r0, [r7, #4]
 8014f48:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8014f4a:	2300      	movs	r3, #0
 8014f4c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8014f4e:	2300      	movs	r3, #0
 8014f50:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014f52:	687b      	ldr	r3, [r7, #4]
 8014f54:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8014f56:	683b      	ldr	r3, [r7, #0]
 8014f58:	785b      	ldrb	r3, [r3, #1]
 8014f5a:	2b01      	cmp	r3, #1
 8014f5c:	d14a      	bne.n	8014ff4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014f5e:	683b      	ldr	r3, [r7, #0]
 8014f60:	781b      	ldrb	r3, [r3, #0]
 8014f62:	015a      	lsls	r2, r3, #5
 8014f64:	693b      	ldr	r3, [r7, #16]
 8014f66:	4413      	add	r3, r2
 8014f68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014f6c:	681b      	ldr	r3, [r3, #0]
 8014f6e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014f72:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014f76:	f040 8086 	bne.w	8015086 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8014f7a:	683b      	ldr	r3, [r7, #0]
 8014f7c:	781b      	ldrb	r3, [r3, #0]
 8014f7e:	015a      	lsls	r2, r3, #5
 8014f80:	693b      	ldr	r3, [r7, #16]
 8014f82:	4413      	add	r3, r2
 8014f84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014f88:	681b      	ldr	r3, [r3, #0]
 8014f8a:	683a      	ldr	r2, [r7, #0]
 8014f8c:	7812      	ldrb	r2, [r2, #0]
 8014f8e:	0151      	lsls	r1, r2, #5
 8014f90:	693a      	ldr	r2, [r7, #16]
 8014f92:	440a      	add	r2, r1
 8014f94:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014f98:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8014f9c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8014f9e:	683b      	ldr	r3, [r7, #0]
 8014fa0:	781b      	ldrb	r3, [r3, #0]
 8014fa2:	015a      	lsls	r2, r3, #5
 8014fa4:	693b      	ldr	r3, [r7, #16]
 8014fa6:	4413      	add	r3, r2
 8014fa8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014fac:	681b      	ldr	r3, [r3, #0]
 8014fae:	683a      	ldr	r2, [r7, #0]
 8014fb0:	7812      	ldrb	r2, [r2, #0]
 8014fb2:	0151      	lsls	r1, r2, #5
 8014fb4:	693a      	ldr	r2, [r7, #16]
 8014fb6:	440a      	add	r2, r1
 8014fb8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014fbc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014fc0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8014fc2:	68fb      	ldr	r3, [r7, #12]
 8014fc4:	3301      	adds	r3, #1
 8014fc6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8014fc8:	68fb      	ldr	r3, [r7, #12]
 8014fca:	f242 7210 	movw	r2, #10000	@ 0x2710
 8014fce:	4293      	cmp	r3, r2
 8014fd0:	d902      	bls.n	8014fd8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8014fd2:	2301      	movs	r3, #1
 8014fd4:	75fb      	strb	r3, [r7, #23]
          break;
 8014fd6:	e056      	b.n	8015086 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8014fd8:	683b      	ldr	r3, [r7, #0]
 8014fda:	781b      	ldrb	r3, [r3, #0]
 8014fdc:	015a      	lsls	r2, r3, #5
 8014fde:	693b      	ldr	r3, [r7, #16]
 8014fe0:	4413      	add	r3, r2
 8014fe2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014fe6:	681b      	ldr	r3, [r3, #0]
 8014fe8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014fec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014ff0:	d0e7      	beq.n	8014fc2 <USB_EPStopXfer+0x82>
 8014ff2:	e048      	b.n	8015086 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014ff4:	683b      	ldr	r3, [r7, #0]
 8014ff6:	781b      	ldrb	r3, [r3, #0]
 8014ff8:	015a      	lsls	r2, r3, #5
 8014ffa:	693b      	ldr	r3, [r7, #16]
 8014ffc:	4413      	add	r3, r2
 8014ffe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015002:	681b      	ldr	r3, [r3, #0]
 8015004:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015008:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801500c:	d13b      	bne.n	8015086 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 801500e:	683b      	ldr	r3, [r7, #0]
 8015010:	781b      	ldrb	r3, [r3, #0]
 8015012:	015a      	lsls	r2, r3, #5
 8015014:	693b      	ldr	r3, [r7, #16]
 8015016:	4413      	add	r3, r2
 8015018:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801501c:	681b      	ldr	r3, [r3, #0]
 801501e:	683a      	ldr	r2, [r7, #0]
 8015020:	7812      	ldrb	r2, [r2, #0]
 8015022:	0151      	lsls	r1, r2, #5
 8015024:	693a      	ldr	r2, [r7, #16]
 8015026:	440a      	add	r2, r1
 8015028:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801502c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8015030:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8015032:	683b      	ldr	r3, [r7, #0]
 8015034:	781b      	ldrb	r3, [r3, #0]
 8015036:	015a      	lsls	r2, r3, #5
 8015038:	693b      	ldr	r3, [r7, #16]
 801503a:	4413      	add	r3, r2
 801503c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015040:	681b      	ldr	r3, [r3, #0]
 8015042:	683a      	ldr	r2, [r7, #0]
 8015044:	7812      	ldrb	r2, [r2, #0]
 8015046:	0151      	lsls	r1, r2, #5
 8015048:	693a      	ldr	r2, [r7, #16]
 801504a:	440a      	add	r2, r1
 801504c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015050:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015054:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8015056:	68fb      	ldr	r3, [r7, #12]
 8015058:	3301      	adds	r3, #1
 801505a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 801505c:	68fb      	ldr	r3, [r7, #12]
 801505e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8015062:	4293      	cmp	r3, r2
 8015064:	d902      	bls.n	801506c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8015066:	2301      	movs	r3, #1
 8015068:	75fb      	strb	r3, [r7, #23]
          break;
 801506a:	e00c      	b.n	8015086 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 801506c:	683b      	ldr	r3, [r7, #0]
 801506e:	781b      	ldrb	r3, [r3, #0]
 8015070:	015a      	lsls	r2, r3, #5
 8015072:	693b      	ldr	r3, [r7, #16]
 8015074:	4413      	add	r3, r2
 8015076:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801507a:	681b      	ldr	r3, [r3, #0]
 801507c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015080:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015084:	d0e7      	beq.n	8015056 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8015086:	7dfb      	ldrb	r3, [r7, #23]
}
 8015088:	4618      	mov	r0, r3
 801508a:	371c      	adds	r7, #28
 801508c:	46bd      	mov	sp, r7
 801508e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015092:	4770      	bx	lr

08015094 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8015094:	b480      	push	{r7}
 8015096:	b089      	sub	sp, #36	@ 0x24
 8015098:	af00      	add	r7, sp, #0
 801509a:	60f8      	str	r0, [r7, #12]
 801509c:	60b9      	str	r1, [r7, #8]
 801509e:	4611      	mov	r1, r2
 80150a0:	461a      	mov	r2, r3
 80150a2:	460b      	mov	r3, r1
 80150a4:	71fb      	strb	r3, [r7, #7]
 80150a6:	4613      	mov	r3, r2
 80150a8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80150aa:	68fb      	ldr	r3, [r7, #12]
 80150ac:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80150ae:	68bb      	ldr	r3, [r7, #8]
 80150b0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80150b2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80150b6:	2b00      	cmp	r3, #0
 80150b8:	d123      	bne.n	8015102 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80150ba:	88bb      	ldrh	r3, [r7, #4]
 80150bc:	3303      	adds	r3, #3
 80150be:	089b      	lsrs	r3, r3, #2
 80150c0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80150c2:	2300      	movs	r3, #0
 80150c4:	61bb      	str	r3, [r7, #24]
 80150c6:	e018      	b.n	80150fa <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80150c8:	79fb      	ldrb	r3, [r7, #7]
 80150ca:	031a      	lsls	r2, r3, #12
 80150cc:	697b      	ldr	r3, [r7, #20]
 80150ce:	4413      	add	r3, r2
 80150d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80150d4:	461a      	mov	r2, r3
 80150d6:	69fb      	ldr	r3, [r7, #28]
 80150d8:	681b      	ldr	r3, [r3, #0]
 80150da:	6013      	str	r3, [r2, #0]
      pSrc++;
 80150dc:	69fb      	ldr	r3, [r7, #28]
 80150de:	3301      	adds	r3, #1
 80150e0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80150e2:	69fb      	ldr	r3, [r7, #28]
 80150e4:	3301      	adds	r3, #1
 80150e6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80150e8:	69fb      	ldr	r3, [r7, #28]
 80150ea:	3301      	adds	r3, #1
 80150ec:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80150ee:	69fb      	ldr	r3, [r7, #28]
 80150f0:	3301      	adds	r3, #1
 80150f2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80150f4:	69bb      	ldr	r3, [r7, #24]
 80150f6:	3301      	adds	r3, #1
 80150f8:	61bb      	str	r3, [r7, #24]
 80150fa:	69ba      	ldr	r2, [r7, #24]
 80150fc:	693b      	ldr	r3, [r7, #16]
 80150fe:	429a      	cmp	r2, r3
 8015100:	d3e2      	bcc.n	80150c8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8015102:	2300      	movs	r3, #0
}
 8015104:	4618      	mov	r0, r3
 8015106:	3724      	adds	r7, #36	@ 0x24
 8015108:	46bd      	mov	sp, r7
 801510a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801510e:	4770      	bx	lr

08015110 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8015110:	b480      	push	{r7}
 8015112:	b08b      	sub	sp, #44	@ 0x2c
 8015114:	af00      	add	r7, sp, #0
 8015116:	60f8      	str	r0, [r7, #12]
 8015118:	60b9      	str	r1, [r7, #8]
 801511a:	4613      	mov	r3, r2
 801511c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801511e:	68fb      	ldr	r3, [r7, #12]
 8015120:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8015122:	68bb      	ldr	r3, [r7, #8]
 8015124:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8015126:	88fb      	ldrh	r3, [r7, #6]
 8015128:	089b      	lsrs	r3, r3, #2
 801512a:	b29b      	uxth	r3, r3
 801512c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 801512e:	88fb      	ldrh	r3, [r7, #6]
 8015130:	f003 0303 	and.w	r3, r3, #3
 8015134:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8015136:	2300      	movs	r3, #0
 8015138:	623b      	str	r3, [r7, #32]
 801513a:	e014      	b.n	8015166 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 801513c:	69bb      	ldr	r3, [r7, #24]
 801513e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8015142:	681a      	ldr	r2, [r3, #0]
 8015144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015146:	601a      	str	r2, [r3, #0]
    pDest++;
 8015148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801514a:	3301      	adds	r3, #1
 801514c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801514e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015150:	3301      	adds	r3, #1
 8015152:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8015154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015156:	3301      	adds	r3, #1
 8015158:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801515a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801515c:	3301      	adds	r3, #1
 801515e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8015160:	6a3b      	ldr	r3, [r7, #32]
 8015162:	3301      	adds	r3, #1
 8015164:	623b      	str	r3, [r7, #32]
 8015166:	6a3a      	ldr	r2, [r7, #32]
 8015168:	697b      	ldr	r3, [r7, #20]
 801516a:	429a      	cmp	r2, r3
 801516c:	d3e6      	bcc.n	801513c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 801516e:	8bfb      	ldrh	r3, [r7, #30]
 8015170:	2b00      	cmp	r3, #0
 8015172:	d01e      	beq.n	80151b2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8015174:	2300      	movs	r3, #0
 8015176:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8015178:	69bb      	ldr	r3, [r7, #24]
 801517a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801517e:	461a      	mov	r2, r3
 8015180:	f107 0310 	add.w	r3, r7, #16
 8015184:	6812      	ldr	r2, [r2, #0]
 8015186:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8015188:	693a      	ldr	r2, [r7, #16]
 801518a:	6a3b      	ldr	r3, [r7, #32]
 801518c:	b2db      	uxtb	r3, r3
 801518e:	00db      	lsls	r3, r3, #3
 8015190:	fa22 f303 	lsr.w	r3, r2, r3
 8015194:	b2da      	uxtb	r2, r3
 8015196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015198:	701a      	strb	r2, [r3, #0]
      i++;
 801519a:	6a3b      	ldr	r3, [r7, #32]
 801519c:	3301      	adds	r3, #1
 801519e:	623b      	str	r3, [r7, #32]
      pDest++;
 80151a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80151a2:	3301      	adds	r3, #1
 80151a4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80151a6:	8bfb      	ldrh	r3, [r7, #30]
 80151a8:	3b01      	subs	r3, #1
 80151aa:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80151ac:	8bfb      	ldrh	r3, [r7, #30]
 80151ae:	2b00      	cmp	r3, #0
 80151b0:	d1ea      	bne.n	8015188 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80151b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80151b4:	4618      	mov	r0, r3
 80151b6:	372c      	adds	r7, #44	@ 0x2c
 80151b8:	46bd      	mov	sp, r7
 80151ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151be:	4770      	bx	lr

080151c0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80151c0:	b480      	push	{r7}
 80151c2:	b085      	sub	sp, #20
 80151c4:	af00      	add	r7, sp, #0
 80151c6:	6078      	str	r0, [r7, #4]
 80151c8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80151ca:	687b      	ldr	r3, [r7, #4]
 80151cc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80151ce:	683b      	ldr	r3, [r7, #0]
 80151d0:	781b      	ldrb	r3, [r3, #0]
 80151d2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80151d4:	683b      	ldr	r3, [r7, #0]
 80151d6:	785b      	ldrb	r3, [r3, #1]
 80151d8:	2b01      	cmp	r3, #1
 80151da:	d12c      	bne.n	8015236 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80151dc:	68bb      	ldr	r3, [r7, #8]
 80151de:	015a      	lsls	r2, r3, #5
 80151e0:	68fb      	ldr	r3, [r7, #12]
 80151e2:	4413      	add	r3, r2
 80151e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80151e8:	681b      	ldr	r3, [r3, #0]
 80151ea:	2b00      	cmp	r3, #0
 80151ec:	db12      	blt.n	8015214 <USB_EPSetStall+0x54>
 80151ee:	68bb      	ldr	r3, [r7, #8]
 80151f0:	2b00      	cmp	r3, #0
 80151f2:	d00f      	beq.n	8015214 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80151f4:	68bb      	ldr	r3, [r7, #8]
 80151f6:	015a      	lsls	r2, r3, #5
 80151f8:	68fb      	ldr	r3, [r7, #12]
 80151fa:	4413      	add	r3, r2
 80151fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015200:	681b      	ldr	r3, [r3, #0]
 8015202:	68ba      	ldr	r2, [r7, #8]
 8015204:	0151      	lsls	r1, r2, #5
 8015206:	68fa      	ldr	r2, [r7, #12]
 8015208:	440a      	add	r2, r1
 801520a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801520e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8015212:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8015214:	68bb      	ldr	r3, [r7, #8]
 8015216:	015a      	lsls	r2, r3, #5
 8015218:	68fb      	ldr	r3, [r7, #12]
 801521a:	4413      	add	r3, r2
 801521c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015220:	681b      	ldr	r3, [r3, #0]
 8015222:	68ba      	ldr	r2, [r7, #8]
 8015224:	0151      	lsls	r1, r2, #5
 8015226:	68fa      	ldr	r2, [r7, #12]
 8015228:	440a      	add	r2, r1
 801522a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801522e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8015232:	6013      	str	r3, [r2, #0]
 8015234:	e02b      	b.n	801528e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8015236:	68bb      	ldr	r3, [r7, #8]
 8015238:	015a      	lsls	r2, r3, #5
 801523a:	68fb      	ldr	r3, [r7, #12]
 801523c:	4413      	add	r3, r2
 801523e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015242:	681b      	ldr	r3, [r3, #0]
 8015244:	2b00      	cmp	r3, #0
 8015246:	db12      	blt.n	801526e <USB_EPSetStall+0xae>
 8015248:	68bb      	ldr	r3, [r7, #8]
 801524a:	2b00      	cmp	r3, #0
 801524c:	d00f      	beq.n	801526e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 801524e:	68bb      	ldr	r3, [r7, #8]
 8015250:	015a      	lsls	r2, r3, #5
 8015252:	68fb      	ldr	r3, [r7, #12]
 8015254:	4413      	add	r3, r2
 8015256:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801525a:	681b      	ldr	r3, [r3, #0]
 801525c:	68ba      	ldr	r2, [r7, #8]
 801525e:	0151      	lsls	r1, r2, #5
 8015260:	68fa      	ldr	r2, [r7, #12]
 8015262:	440a      	add	r2, r1
 8015264:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015268:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 801526c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 801526e:	68bb      	ldr	r3, [r7, #8]
 8015270:	015a      	lsls	r2, r3, #5
 8015272:	68fb      	ldr	r3, [r7, #12]
 8015274:	4413      	add	r3, r2
 8015276:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801527a:	681b      	ldr	r3, [r3, #0]
 801527c:	68ba      	ldr	r2, [r7, #8]
 801527e:	0151      	lsls	r1, r2, #5
 8015280:	68fa      	ldr	r2, [r7, #12]
 8015282:	440a      	add	r2, r1
 8015284:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015288:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 801528c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801528e:	2300      	movs	r3, #0
}
 8015290:	4618      	mov	r0, r3
 8015292:	3714      	adds	r7, #20
 8015294:	46bd      	mov	sp, r7
 8015296:	f85d 7b04 	ldr.w	r7, [sp], #4
 801529a:	4770      	bx	lr

0801529c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 801529c:	b480      	push	{r7}
 801529e:	b085      	sub	sp, #20
 80152a0:	af00      	add	r7, sp, #0
 80152a2:	6078      	str	r0, [r7, #4]
 80152a4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80152a6:	687b      	ldr	r3, [r7, #4]
 80152a8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80152aa:	683b      	ldr	r3, [r7, #0]
 80152ac:	781b      	ldrb	r3, [r3, #0]
 80152ae:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80152b0:	683b      	ldr	r3, [r7, #0]
 80152b2:	785b      	ldrb	r3, [r3, #1]
 80152b4:	2b01      	cmp	r3, #1
 80152b6:	d128      	bne.n	801530a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80152b8:	68bb      	ldr	r3, [r7, #8]
 80152ba:	015a      	lsls	r2, r3, #5
 80152bc:	68fb      	ldr	r3, [r7, #12]
 80152be:	4413      	add	r3, r2
 80152c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80152c4:	681b      	ldr	r3, [r3, #0]
 80152c6:	68ba      	ldr	r2, [r7, #8]
 80152c8:	0151      	lsls	r1, r2, #5
 80152ca:	68fa      	ldr	r2, [r7, #12]
 80152cc:	440a      	add	r2, r1
 80152ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80152d2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80152d6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80152d8:	683b      	ldr	r3, [r7, #0]
 80152da:	791b      	ldrb	r3, [r3, #4]
 80152dc:	2b03      	cmp	r3, #3
 80152de:	d003      	beq.n	80152e8 <USB_EPClearStall+0x4c>
 80152e0:	683b      	ldr	r3, [r7, #0]
 80152e2:	791b      	ldrb	r3, [r3, #4]
 80152e4:	2b02      	cmp	r3, #2
 80152e6:	d138      	bne.n	801535a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80152e8:	68bb      	ldr	r3, [r7, #8]
 80152ea:	015a      	lsls	r2, r3, #5
 80152ec:	68fb      	ldr	r3, [r7, #12]
 80152ee:	4413      	add	r3, r2
 80152f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80152f4:	681b      	ldr	r3, [r3, #0]
 80152f6:	68ba      	ldr	r2, [r7, #8]
 80152f8:	0151      	lsls	r1, r2, #5
 80152fa:	68fa      	ldr	r2, [r7, #12]
 80152fc:	440a      	add	r2, r1
 80152fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015302:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8015306:	6013      	str	r3, [r2, #0]
 8015308:	e027      	b.n	801535a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 801530a:	68bb      	ldr	r3, [r7, #8]
 801530c:	015a      	lsls	r2, r3, #5
 801530e:	68fb      	ldr	r3, [r7, #12]
 8015310:	4413      	add	r3, r2
 8015312:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015316:	681b      	ldr	r3, [r3, #0]
 8015318:	68ba      	ldr	r2, [r7, #8]
 801531a:	0151      	lsls	r1, r2, #5
 801531c:	68fa      	ldr	r2, [r7, #12]
 801531e:	440a      	add	r2, r1
 8015320:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015324:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8015328:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 801532a:	683b      	ldr	r3, [r7, #0]
 801532c:	791b      	ldrb	r3, [r3, #4]
 801532e:	2b03      	cmp	r3, #3
 8015330:	d003      	beq.n	801533a <USB_EPClearStall+0x9e>
 8015332:	683b      	ldr	r3, [r7, #0]
 8015334:	791b      	ldrb	r3, [r3, #4]
 8015336:	2b02      	cmp	r3, #2
 8015338:	d10f      	bne.n	801535a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 801533a:	68bb      	ldr	r3, [r7, #8]
 801533c:	015a      	lsls	r2, r3, #5
 801533e:	68fb      	ldr	r3, [r7, #12]
 8015340:	4413      	add	r3, r2
 8015342:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015346:	681b      	ldr	r3, [r3, #0]
 8015348:	68ba      	ldr	r2, [r7, #8]
 801534a:	0151      	lsls	r1, r2, #5
 801534c:	68fa      	ldr	r2, [r7, #12]
 801534e:	440a      	add	r2, r1
 8015350:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015354:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8015358:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 801535a:	2300      	movs	r3, #0
}
 801535c:	4618      	mov	r0, r3
 801535e:	3714      	adds	r7, #20
 8015360:	46bd      	mov	sp, r7
 8015362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015366:	4770      	bx	lr

08015368 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8015368:	b480      	push	{r7}
 801536a:	b085      	sub	sp, #20
 801536c:	af00      	add	r7, sp, #0
 801536e:	6078      	str	r0, [r7, #4]
 8015370:	460b      	mov	r3, r1
 8015372:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015374:	687b      	ldr	r3, [r7, #4]
 8015376:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8015378:	68fb      	ldr	r3, [r7, #12]
 801537a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801537e:	681b      	ldr	r3, [r3, #0]
 8015380:	68fa      	ldr	r2, [r7, #12]
 8015382:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015386:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 801538a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 801538c:	68fb      	ldr	r3, [r7, #12]
 801538e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015392:	681a      	ldr	r2, [r3, #0]
 8015394:	78fb      	ldrb	r3, [r7, #3]
 8015396:	011b      	lsls	r3, r3, #4
 8015398:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 801539c:	68f9      	ldr	r1, [r7, #12]
 801539e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80153a2:	4313      	orrs	r3, r2
 80153a4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80153a6:	2300      	movs	r3, #0
}
 80153a8:	4618      	mov	r0, r3
 80153aa:	3714      	adds	r7, #20
 80153ac:	46bd      	mov	sp, r7
 80153ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153b2:	4770      	bx	lr

080153b4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80153b4:	b480      	push	{r7}
 80153b6:	b085      	sub	sp, #20
 80153b8:	af00      	add	r7, sp, #0
 80153ba:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80153bc:	687b      	ldr	r3, [r7, #4]
 80153be:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80153c0:	68fb      	ldr	r3, [r7, #12]
 80153c2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80153c6:	681b      	ldr	r3, [r3, #0]
 80153c8:	68fa      	ldr	r2, [r7, #12]
 80153ca:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80153ce:	f023 0303 	bic.w	r3, r3, #3
 80153d2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80153d4:	68fb      	ldr	r3, [r7, #12]
 80153d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80153da:	685b      	ldr	r3, [r3, #4]
 80153dc:	68fa      	ldr	r2, [r7, #12]
 80153de:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80153e2:	f023 0302 	bic.w	r3, r3, #2
 80153e6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80153e8:	2300      	movs	r3, #0
}
 80153ea:	4618      	mov	r0, r3
 80153ec:	3714      	adds	r7, #20
 80153ee:	46bd      	mov	sp, r7
 80153f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153f4:	4770      	bx	lr

080153f6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80153f6:	b480      	push	{r7}
 80153f8:	b085      	sub	sp, #20
 80153fa:	af00      	add	r7, sp, #0
 80153fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80153fe:	687b      	ldr	r3, [r7, #4]
 8015400:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8015402:	68fb      	ldr	r3, [r7, #12]
 8015404:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8015408:	681b      	ldr	r3, [r3, #0]
 801540a:	68fa      	ldr	r2, [r7, #12]
 801540c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8015410:	f023 0303 	bic.w	r3, r3, #3
 8015414:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8015416:	68fb      	ldr	r3, [r7, #12]
 8015418:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801541c:	685b      	ldr	r3, [r3, #4]
 801541e:	68fa      	ldr	r2, [r7, #12]
 8015420:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015424:	f043 0302 	orr.w	r3, r3, #2
 8015428:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801542a:	2300      	movs	r3, #0
}
 801542c:	4618      	mov	r0, r3
 801542e:	3714      	adds	r7, #20
 8015430:	46bd      	mov	sp, r7
 8015432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015436:	4770      	bx	lr

08015438 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8015438:	b480      	push	{r7}
 801543a:	b085      	sub	sp, #20
 801543c:	af00      	add	r7, sp, #0
 801543e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8015440:	687b      	ldr	r3, [r7, #4]
 8015442:	695b      	ldr	r3, [r3, #20]
 8015444:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8015446:	687b      	ldr	r3, [r7, #4]
 8015448:	699b      	ldr	r3, [r3, #24]
 801544a:	68fa      	ldr	r2, [r7, #12]
 801544c:	4013      	ands	r3, r2
 801544e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8015450:	68fb      	ldr	r3, [r7, #12]
}
 8015452:	4618      	mov	r0, r3
 8015454:	3714      	adds	r7, #20
 8015456:	46bd      	mov	sp, r7
 8015458:	f85d 7b04 	ldr.w	r7, [sp], #4
 801545c:	4770      	bx	lr

0801545e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 801545e:	b480      	push	{r7}
 8015460:	b085      	sub	sp, #20
 8015462:	af00      	add	r7, sp, #0
 8015464:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015466:	687b      	ldr	r3, [r7, #4]
 8015468:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 801546a:	68fb      	ldr	r3, [r7, #12]
 801546c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015470:	699b      	ldr	r3, [r3, #24]
 8015472:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8015474:	68fb      	ldr	r3, [r7, #12]
 8015476:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801547a:	69db      	ldr	r3, [r3, #28]
 801547c:	68ba      	ldr	r2, [r7, #8]
 801547e:	4013      	ands	r3, r2
 8015480:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8015482:	68bb      	ldr	r3, [r7, #8]
 8015484:	0c1b      	lsrs	r3, r3, #16
}
 8015486:	4618      	mov	r0, r3
 8015488:	3714      	adds	r7, #20
 801548a:	46bd      	mov	sp, r7
 801548c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015490:	4770      	bx	lr

08015492 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8015492:	b480      	push	{r7}
 8015494:	b085      	sub	sp, #20
 8015496:	af00      	add	r7, sp, #0
 8015498:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801549a:	687b      	ldr	r3, [r7, #4]
 801549c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 801549e:	68fb      	ldr	r3, [r7, #12]
 80154a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80154a4:	699b      	ldr	r3, [r3, #24]
 80154a6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80154a8:	68fb      	ldr	r3, [r7, #12]
 80154aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80154ae:	69db      	ldr	r3, [r3, #28]
 80154b0:	68ba      	ldr	r2, [r7, #8]
 80154b2:	4013      	ands	r3, r2
 80154b4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80154b6:	68bb      	ldr	r3, [r7, #8]
 80154b8:	b29b      	uxth	r3, r3
}
 80154ba:	4618      	mov	r0, r3
 80154bc:	3714      	adds	r7, #20
 80154be:	46bd      	mov	sp, r7
 80154c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154c4:	4770      	bx	lr

080154c6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80154c6:	b480      	push	{r7}
 80154c8:	b085      	sub	sp, #20
 80154ca:	af00      	add	r7, sp, #0
 80154cc:	6078      	str	r0, [r7, #4]
 80154ce:	460b      	mov	r3, r1
 80154d0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80154d2:	687b      	ldr	r3, [r7, #4]
 80154d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80154d6:	78fb      	ldrb	r3, [r7, #3]
 80154d8:	015a      	lsls	r2, r3, #5
 80154da:	68fb      	ldr	r3, [r7, #12]
 80154dc:	4413      	add	r3, r2
 80154de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80154e2:	689b      	ldr	r3, [r3, #8]
 80154e4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80154e6:	68fb      	ldr	r3, [r7, #12]
 80154e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80154ec:	695b      	ldr	r3, [r3, #20]
 80154ee:	68ba      	ldr	r2, [r7, #8]
 80154f0:	4013      	ands	r3, r2
 80154f2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80154f4:	68bb      	ldr	r3, [r7, #8]
}
 80154f6:	4618      	mov	r0, r3
 80154f8:	3714      	adds	r7, #20
 80154fa:	46bd      	mov	sp, r7
 80154fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015500:	4770      	bx	lr

08015502 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8015502:	b480      	push	{r7}
 8015504:	b087      	sub	sp, #28
 8015506:	af00      	add	r7, sp, #0
 8015508:	6078      	str	r0, [r7, #4]
 801550a:	460b      	mov	r3, r1
 801550c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801550e:	687b      	ldr	r3, [r7, #4]
 8015510:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8015512:	697b      	ldr	r3, [r7, #20]
 8015514:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015518:	691b      	ldr	r3, [r3, #16]
 801551a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 801551c:	697b      	ldr	r3, [r7, #20]
 801551e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015522:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015524:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8015526:	78fb      	ldrb	r3, [r7, #3]
 8015528:	f003 030f 	and.w	r3, r3, #15
 801552c:	68fa      	ldr	r2, [r7, #12]
 801552e:	fa22 f303 	lsr.w	r3, r2, r3
 8015532:	01db      	lsls	r3, r3, #7
 8015534:	b2db      	uxtb	r3, r3
 8015536:	693a      	ldr	r2, [r7, #16]
 8015538:	4313      	orrs	r3, r2
 801553a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 801553c:	78fb      	ldrb	r3, [r7, #3]
 801553e:	015a      	lsls	r2, r3, #5
 8015540:	697b      	ldr	r3, [r7, #20]
 8015542:	4413      	add	r3, r2
 8015544:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015548:	689b      	ldr	r3, [r3, #8]
 801554a:	693a      	ldr	r2, [r7, #16]
 801554c:	4013      	ands	r3, r2
 801554e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8015550:	68bb      	ldr	r3, [r7, #8]
}
 8015552:	4618      	mov	r0, r3
 8015554:	371c      	adds	r7, #28
 8015556:	46bd      	mov	sp, r7
 8015558:	f85d 7b04 	ldr.w	r7, [sp], #4
 801555c:	4770      	bx	lr

0801555e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 801555e:	b480      	push	{r7}
 8015560:	b083      	sub	sp, #12
 8015562:	af00      	add	r7, sp, #0
 8015564:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8015566:	687b      	ldr	r3, [r7, #4]
 8015568:	695b      	ldr	r3, [r3, #20]
 801556a:	f003 0301 	and.w	r3, r3, #1
}
 801556e:	4618      	mov	r0, r3
 8015570:	370c      	adds	r7, #12
 8015572:	46bd      	mov	sp, r7
 8015574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015578:	4770      	bx	lr
	...

0801557c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 801557c:	b480      	push	{r7}
 801557e:	b085      	sub	sp, #20
 8015580:	af00      	add	r7, sp, #0
 8015582:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015584:	687b      	ldr	r3, [r7, #4]
 8015586:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8015588:	68fb      	ldr	r3, [r7, #12]
 801558a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801558e:	681a      	ldr	r2, [r3, #0]
 8015590:	68fb      	ldr	r3, [r7, #12]
 8015592:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015596:	4619      	mov	r1, r3
 8015598:	4b09      	ldr	r3, [pc, #36]	@ (80155c0 <USB_ActivateSetup+0x44>)
 801559a:	4013      	ands	r3, r2
 801559c:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 801559e:	68fb      	ldr	r3, [r7, #12]
 80155a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80155a4:	685b      	ldr	r3, [r3, #4]
 80155a6:	68fa      	ldr	r2, [r7, #12]
 80155a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80155ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80155b0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80155b2:	2300      	movs	r3, #0
}
 80155b4:	4618      	mov	r0, r3
 80155b6:	3714      	adds	r7, #20
 80155b8:	46bd      	mov	sp, r7
 80155ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155be:	4770      	bx	lr
 80155c0:	fffff800 	.word	0xfffff800

080155c4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80155c4:	b480      	push	{r7}
 80155c6:	b087      	sub	sp, #28
 80155c8:	af00      	add	r7, sp, #0
 80155ca:	60f8      	str	r0, [r7, #12]
 80155cc:	460b      	mov	r3, r1
 80155ce:	607a      	str	r2, [r7, #4]
 80155d0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80155d2:	68fb      	ldr	r3, [r7, #12]
 80155d4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80155d6:	68fb      	ldr	r3, [r7, #12]
 80155d8:	333c      	adds	r3, #60	@ 0x3c
 80155da:	3304      	adds	r3, #4
 80155dc:	681b      	ldr	r3, [r3, #0]
 80155de:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80155e0:	693b      	ldr	r3, [r7, #16]
 80155e2:	4a26      	ldr	r2, [pc, #152]	@ (801567c <USB_EP0_OutStart+0xb8>)
 80155e4:	4293      	cmp	r3, r2
 80155e6:	d90a      	bls.n	80155fe <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80155e8:	697b      	ldr	r3, [r7, #20]
 80155ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80155ee:	681b      	ldr	r3, [r3, #0]
 80155f0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80155f4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80155f8:	d101      	bne.n	80155fe <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80155fa:	2300      	movs	r3, #0
 80155fc:	e037      	b.n	801566e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80155fe:	697b      	ldr	r3, [r7, #20]
 8015600:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015604:	461a      	mov	r2, r3
 8015606:	2300      	movs	r3, #0
 8015608:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801560a:	697b      	ldr	r3, [r7, #20]
 801560c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015610:	691b      	ldr	r3, [r3, #16]
 8015612:	697a      	ldr	r2, [r7, #20]
 8015614:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015618:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801561c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 801561e:	697b      	ldr	r3, [r7, #20]
 8015620:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015624:	691b      	ldr	r3, [r3, #16]
 8015626:	697a      	ldr	r2, [r7, #20]
 8015628:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801562c:	f043 0318 	orr.w	r3, r3, #24
 8015630:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8015632:	697b      	ldr	r3, [r7, #20]
 8015634:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015638:	691b      	ldr	r3, [r3, #16]
 801563a:	697a      	ldr	r2, [r7, #20]
 801563c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015640:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8015644:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8015646:	7afb      	ldrb	r3, [r7, #11]
 8015648:	2b01      	cmp	r3, #1
 801564a:	d10f      	bne.n	801566c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 801564c:	697b      	ldr	r3, [r7, #20]
 801564e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015652:	461a      	mov	r2, r3
 8015654:	687b      	ldr	r3, [r7, #4]
 8015656:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8015658:	697b      	ldr	r3, [r7, #20]
 801565a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801565e:	681b      	ldr	r3, [r3, #0]
 8015660:	697a      	ldr	r2, [r7, #20]
 8015662:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015666:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 801566a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801566c:	2300      	movs	r3, #0
}
 801566e:	4618      	mov	r0, r3
 8015670:	371c      	adds	r7, #28
 8015672:	46bd      	mov	sp, r7
 8015674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015678:	4770      	bx	lr
 801567a:	bf00      	nop
 801567c:	4f54300a 	.word	0x4f54300a

08015680 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8015680:	b480      	push	{r7}
 8015682:	b085      	sub	sp, #20
 8015684:	af00      	add	r7, sp, #0
 8015686:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8015688:	2300      	movs	r3, #0
 801568a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801568c:	68fb      	ldr	r3, [r7, #12]
 801568e:	3301      	adds	r3, #1
 8015690:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8015692:	68fb      	ldr	r3, [r7, #12]
 8015694:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8015698:	d901      	bls.n	801569e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 801569a:	2303      	movs	r3, #3
 801569c:	e01b      	b.n	80156d6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801569e:	687b      	ldr	r3, [r7, #4]
 80156a0:	691b      	ldr	r3, [r3, #16]
 80156a2:	2b00      	cmp	r3, #0
 80156a4:	daf2      	bge.n	801568c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80156a6:	2300      	movs	r3, #0
 80156a8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80156aa:	687b      	ldr	r3, [r7, #4]
 80156ac:	691b      	ldr	r3, [r3, #16]
 80156ae:	f043 0201 	orr.w	r2, r3, #1
 80156b2:	687b      	ldr	r3, [r7, #4]
 80156b4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80156b6:	68fb      	ldr	r3, [r7, #12]
 80156b8:	3301      	adds	r3, #1
 80156ba:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80156bc:	68fb      	ldr	r3, [r7, #12]
 80156be:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80156c2:	d901      	bls.n	80156c8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80156c4:	2303      	movs	r3, #3
 80156c6:	e006      	b.n	80156d6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80156c8:	687b      	ldr	r3, [r7, #4]
 80156ca:	691b      	ldr	r3, [r3, #16]
 80156cc:	f003 0301 	and.w	r3, r3, #1
 80156d0:	2b01      	cmp	r3, #1
 80156d2:	d0f0      	beq.n	80156b6 <USB_CoreReset+0x36>

  return HAL_OK;
 80156d4:	2300      	movs	r3, #0
}
 80156d6:	4618      	mov	r0, r3
 80156d8:	3714      	adds	r7, #20
 80156da:	46bd      	mov	sp, r7
 80156dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156e0:	4770      	bx	lr
	...

080156e4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80156e4:	b580      	push	{r7, lr}
 80156e6:	b084      	sub	sp, #16
 80156e8:	af00      	add	r7, sp, #0
 80156ea:	6078      	str	r0, [r7, #4]
 80156ec:	460b      	mov	r3, r1
 80156ee:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80156f0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80156f4:	f002 fcfe 	bl	80180f4 <USBD_static_malloc>
 80156f8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80156fa:	68fb      	ldr	r3, [r7, #12]
 80156fc:	2b00      	cmp	r3, #0
 80156fe:	d109      	bne.n	8015714 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8015700:	687b      	ldr	r3, [r7, #4]
 8015702:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015706:	687b      	ldr	r3, [r7, #4]
 8015708:	32b0      	adds	r2, #176	@ 0xb0
 801570a:	2100      	movs	r1, #0
 801570c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8015710:	2302      	movs	r3, #2
 8015712:	e0d4      	b.n	80158be <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8015714:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8015718:	2100      	movs	r1, #0
 801571a:	68f8      	ldr	r0, [r7, #12]
 801571c:	f002 fd64 	bl	80181e8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8015720:	687b      	ldr	r3, [r7, #4]
 8015722:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015726:	687b      	ldr	r3, [r7, #4]
 8015728:	32b0      	adds	r2, #176	@ 0xb0
 801572a:	68f9      	ldr	r1, [r7, #12]
 801572c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8015730:	687b      	ldr	r3, [r7, #4]
 8015732:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015736:	687b      	ldr	r3, [r7, #4]
 8015738:	32b0      	adds	r2, #176	@ 0xb0
 801573a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 801573e:	687b      	ldr	r3, [r7, #4]
 8015740:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015744:	687b      	ldr	r3, [r7, #4]
 8015746:	7c1b      	ldrb	r3, [r3, #16]
 8015748:	2b00      	cmp	r3, #0
 801574a:	d138      	bne.n	80157be <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 801574c:	4b5e      	ldr	r3, [pc, #376]	@ (80158c8 <USBD_CDC_Init+0x1e4>)
 801574e:	7819      	ldrb	r1, [r3, #0]
 8015750:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8015754:	2202      	movs	r2, #2
 8015756:	6878      	ldr	r0, [r7, #4]
 8015758:	f002 fba9 	bl	8017eae <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 801575c:	4b5a      	ldr	r3, [pc, #360]	@ (80158c8 <USBD_CDC_Init+0x1e4>)
 801575e:	781b      	ldrb	r3, [r3, #0]
 8015760:	f003 020f 	and.w	r2, r3, #15
 8015764:	6879      	ldr	r1, [r7, #4]
 8015766:	4613      	mov	r3, r2
 8015768:	009b      	lsls	r3, r3, #2
 801576a:	4413      	add	r3, r2
 801576c:	009b      	lsls	r3, r3, #2
 801576e:	440b      	add	r3, r1
 8015770:	3324      	adds	r3, #36	@ 0x24
 8015772:	2201      	movs	r2, #1
 8015774:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8015776:	4b55      	ldr	r3, [pc, #340]	@ (80158cc <USBD_CDC_Init+0x1e8>)
 8015778:	7819      	ldrb	r1, [r3, #0]
 801577a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801577e:	2202      	movs	r2, #2
 8015780:	6878      	ldr	r0, [r7, #4]
 8015782:	f002 fb94 	bl	8017eae <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8015786:	4b51      	ldr	r3, [pc, #324]	@ (80158cc <USBD_CDC_Init+0x1e8>)
 8015788:	781b      	ldrb	r3, [r3, #0]
 801578a:	f003 020f 	and.w	r2, r3, #15
 801578e:	6879      	ldr	r1, [r7, #4]
 8015790:	4613      	mov	r3, r2
 8015792:	009b      	lsls	r3, r3, #2
 8015794:	4413      	add	r3, r2
 8015796:	009b      	lsls	r3, r3, #2
 8015798:	440b      	add	r3, r1
 801579a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801579e:	2201      	movs	r2, #1
 80157a0:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80157a2:	4b4b      	ldr	r3, [pc, #300]	@ (80158d0 <USBD_CDC_Init+0x1ec>)
 80157a4:	781b      	ldrb	r3, [r3, #0]
 80157a6:	f003 020f 	and.w	r2, r3, #15
 80157aa:	6879      	ldr	r1, [r7, #4]
 80157ac:	4613      	mov	r3, r2
 80157ae:	009b      	lsls	r3, r3, #2
 80157b0:	4413      	add	r3, r2
 80157b2:	009b      	lsls	r3, r3, #2
 80157b4:	440b      	add	r3, r1
 80157b6:	3326      	adds	r3, #38	@ 0x26
 80157b8:	2210      	movs	r2, #16
 80157ba:	801a      	strh	r2, [r3, #0]
 80157bc:	e035      	b.n	801582a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80157be:	4b42      	ldr	r3, [pc, #264]	@ (80158c8 <USBD_CDC_Init+0x1e4>)
 80157c0:	7819      	ldrb	r1, [r3, #0]
 80157c2:	2340      	movs	r3, #64	@ 0x40
 80157c4:	2202      	movs	r2, #2
 80157c6:	6878      	ldr	r0, [r7, #4]
 80157c8:	f002 fb71 	bl	8017eae <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80157cc:	4b3e      	ldr	r3, [pc, #248]	@ (80158c8 <USBD_CDC_Init+0x1e4>)
 80157ce:	781b      	ldrb	r3, [r3, #0]
 80157d0:	f003 020f 	and.w	r2, r3, #15
 80157d4:	6879      	ldr	r1, [r7, #4]
 80157d6:	4613      	mov	r3, r2
 80157d8:	009b      	lsls	r3, r3, #2
 80157da:	4413      	add	r3, r2
 80157dc:	009b      	lsls	r3, r3, #2
 80157de:	440b      	add	r3, r1
 80157e0:	3324      	adds	r3, #36	@ 0x24
 80157e2:	2201      	movs	r2, #1
 80157e4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80157e6:	4b39      	ldr	r3, [pc, #228]	@ (80158cc <USBD_CDC_Init+0x1e8>)
 80157e8:	7819      	ldrb	r1, [r3, #0]
 80157ea:	2340      	movs	r3, #64	@ 0x40
 80157ec:	2202      	movs	r2, #2
 80157ee:	6878      	ldr	r0, [r7, #4]
 80157f0:	f002 fb5d 	bl	8017eae <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80157f4:	4b35      	ldr	r3, [pc, #212]	@ (80158cc <USBD_CDC_Init+0x1e8>)
 80157f6:	781b      	ldrb	r3, [r3, #0]
 80157f8:	f003 020f 	and.w	r2, r3, #15
 80157fc:	6879      	ldr	r1, [r7, #4]
 80157fe:	4613      	mov	r3, r2
 8015800:	009b      	lsls	r3, r3, #2
 8015802:	4413      	add	r3, r2
 8015804:	009b      	lsls	r3, r3, #2
 8015806:	440b      	add	r3, r1
 8015808:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801580c:	2201      	movs	r2, #1
 801580e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8015810:	4b2f      	ldr	r3, [pc, #188]	@ (80158d0 <USBD_CDC_Init+0x1ec>)
 8015812:	781b      	ldrb	r3, [r3, #0]
 8015814:	f003 020f 	and.w	r2, r3, #15
 8015818:	6879      	ldr	r1, [r7, #4]
 801581a:	4613      	mov	r3, r2
 801581c:	009b      	lsls	r3, r3, #2
 801581e:	4413      	add	r3, r2
 8015820:	009b      	lsls	r3, r3, #2
 8015822:	440b      	add	r3, r1
 8015824:	3326      	adds	r3, #38	@ 0x26
 8015826:	2210      	movs	r2, #16
 8015828:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 801582a:	4b29      	ldr	r3, [pc, #164]	@ (80158d0 <USBD_CDC_Init+0x1ec>)
 801582c:	7819      	ldrb	r1, [r3, #0]
 801582e:	2308      	movs	r3, #8
 8015830:	2203      	movs	r2, #3
 8015832:	6878      	ldr	r0, [r7, #4]
 8015834:	f002 fb3b 	bl	8017eae <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8015838:	4b25      	ldr	r3, [pc, #148]	@ (80158d0 <USBD_CDC_Init+0x1ec>)
 801583a:	781b      	ldrb	r3, [r3, #0]
 801583c:	f003 020f 	and.w	r2, r3, #15
 8015840:	6879      	ldr	r1, [r7, #4]
 8015842:	4613      	mov	r3, r2
 8015844:	009b      	lsls	r3, r3, #2
 8015846:	4413      	add	r3, r2
 8015848:	009b      	lsls	r3, r3, #2
 801584a:	440b      	add	r3, r1
 801584c:	3324      	adds	r3, #36	@ 0x24
 801584e:	2201      	movs	r2, #1
 8015850:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8015852:	68fb      	ldr	r3, [r7, #12]
 8015854:	2200      	movs	r2, #0
 8015856:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 801585a:	687b      	ldr	r3, [r7, #4]
 801585c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015860:	687a      	ldr	r2, [r7, #4]
 8015862:	33b0      	adds	r3, #176	@ 0xb0
 8015864:	009b      	lsls	r3, r3, #2
 8015866:	4413      	add	r3, r2
 8015868:	685b      	ldr	r3, [r3, #4]
 801586a:	681b      	ldr	r3, [r3, #0]
 801586c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 801586e:	68fb      	ldr	r3, [r7, #12]
 8015870:	2200      	movs	r2, #0
 8015872:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8015876:	68fb      	ldr	r3, [r7, #12]
 8015878:	2200      	movs	r2, #0
 801587a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 801587e:	68fb      	ldr	r3, [r7, #12]
 8015880:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8015884:	2b00      	cmp	r3, #0
 8015886:	d101      	bne.n	801588c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8015888:	2302      	movs	r3, #2
 801588a:	e018      	b.n	80158be <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801588c:	687b      	ldr	r3, [r7, #4]
 801588e:	7c1b      	ldrb	r3, [r3, #16]
 8015890:	2b00      	cmp	r3, #0
 8015892:	d10a      	bne.n	80158aa <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8015894:	4b0d      	ldr	r3, [pc, #52]	@ (80158cc <USBD_CDC_Init+0x1e8>)
 8015896:	7819      	ldrb	r1, [r3, #0]
 8015898:	68fb      	ldr	r3, [r7, #12]
 801589a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801589e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80158a2:	6878      	ldr	r0, [r7, #4]
 80158a4:	f002 fbf2 	bl	801808c <USBD_LL_PrepareReceive>
 80158a8:	e008      	b.n	80158bc <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80158aa:	4b08      	ldr	r3, [pc, #32]	@ (80158cc <USBD_CDC_Init+0x1e8>)
 80158ac:	7819      	ldrb	r1, [r3, #0]
 80158ae:	68fb      	ldr	r3, [r7, #12]
 80158b0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80158b4:	2340      	movs	r3, #64	@ 0x40
 80158b6:	6878      	ldr	r0, [r7, #4]
 80158b8:	f002 fbe8 	bl	801808c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80158bc:	2300      	movs	r3, #0
}
 80158be:	4618      	mov	r0, r3
 80158c0:	3710      	adds	r7, #16
 80158c2:	46bd      	mov	sp, r7
 80158c4:	bd80      	pop	{r7, pc}
 80158c6:	bf00      	nop
 80158c8:	240000cf 	.word	0x240000cf
 80158cc:	240000d0 	.word	0x240000d0
 80158d0:	240000d1 	.word	0x240000d1

080158d4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80158d4:	b580      	push	{r7, lr}
 80158d6:	b082      	sub	sp, #8
 80158d8:	af00      	add	r7, sp, #0
 80158da:	6078      	str	r0, [r7, #4]
 80158dc:	460b      	mov	r3, r1
 80158de:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80158e0:	4b3a      	ldr	r3, [pc, #232]	@ (80159cc <USBD_CDC_DeInit+0xf8>)
 80158e2:	781b      	ldrb	r3, [r3, #0]
 80158e4:	4619      	mov	r1, r3
 80158e6:	6878      	ldr	r0, [r7, #4]
 80158e8:	f002 fb07 	bl	8017efa <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80158ec:	4b37      	ldr	r3, [pc, #220]	@ (80159cc <USBD_CDC_DeInit+0xf8>)
 80158ee:	781b      	ldrb	r3, [r3, #0]
 80158f0:	f003 020f 	and.w	r2, r3, #15
 80158f4:	6879      	ldr	r1, [r7, #4]
 80158f6:	4613      	mov	r3, r2
 80158f8:	009b      	lsls	r3, r3, #2
 80158fa:	4413      	add	r3, r2
 80158fc:	009b      	lsls	r3, r3, #2
 80158fe:	440b      	add	r3, r1
 8015900:	3324      	adds	r3, #36	@ 0x24
 8015902:	2200      	movs	r2, #0
 8015904:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8015906:	4b32      	ldr	r3, [pc, #200]	@ (80159d0 <USBD_CDC_DeInit+0xfc>)
 8015908:	781b      	ldrb	r3, [r3, #0]
 801590a:	4619      	mov	r1, r3
 801590c:	6878      	ldr	r0, [r7, #4]
 801590e:	f002 faf4 	bl	8017efa <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8015912:	4b2f      	ldr	r3, [pc, #188]	@ (80159d0 <USBD_CDC_DeInit+0xfc>)
 8015914:	781b      	ldrb	r3, [r3, #0]
 8015916:	f003 020f 	and.w	r2, r3, #15
 801591a:	6879      	ldr	r1, [r7, #4]
 801591c:	4613      	mov	r3, r2
 801591e:	009b      	lsls	r3, r3, #2
 8015920:	4413      	add	r3, r2
 8015922:	009b      	lsls	r3, r3, #2
 8015924:	440b      	add	r3, r1
 8015926:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801592a:	2200      	movs	r2, #0
 801592c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 801592e:	4b29      	ldr	r3, [pc, #164]	@ (80159d4 <USBD_CDC_DeInit+0x100>)
 8015930:	781b      	ldrb	r3, [r3, #0]
 8015932:	4619      	mov	r1, r3
 8015934:	6878      	ldr	r0, [r7, #4]
 8015936:	f002 fae0 	bl	8017efa <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 801593a:	4b26      	ldr	r3, [pc, #152]	@ (80159d4 <USBD_CDC_DeInit+0x100>)
 801593c:	781b      	ldrb	r3, [r3, #0]
 801593e:	f003 020f 	and.w	r2, r3, #15
 8015942:	6879      	ldr	r1, [r7, #4]
 8015944:	4613      	mov	r3, r2
 8015946:	009b      	lsls	r3, r3, #2
 8015948:	4413      	add	r3, r2
 801594a:	009b      	lsls	r3, r3, #2
 801594c:	440b      	add	r3, r1
 801594e:	3324      	adds	r3, #36	@ 0x24
 8015950:	2200      	movs	r2, #0
 8015952:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8015954:	4b1f      	ldr	r3, [pc, #124]	@ (80159d4 <USBD_CDC_DeInit+0x100>)
 8015956:	781b      	ldrb	r3, [r3, #0]
 8015958:	f003 020f 	and.w	r2, r3, #15
 801595c:	6879      	ldr	r1, [r7, #4]
 801595e:	4613      	mov	r3, r2
 8015960:	009b      	lsls	r3, r3, #2
 8015962:	4413      	add	r3, r2
 8015964:	009b      	lsls	r3, r3, #2
 8015966:	440b      	add	r3, r1
 8015968:	3326      	adds	r3, #38	@ 0x26
 801596a:	2200      	movs	r2, #0
 801596c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 801596e:	687b      	ldr	r3, [r7, #4]
 8015970:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015974:	687b      	ldr	r3, [r7, #4]
 8015976:	32b0      	adds	r2, #176	@ 0xb0
 8015978:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801597c:	2b00      	cmp	r3, #0
 801597e:	d01f      	beq.n	80159c0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8015980:	687b      	ldr	r3, [r7, #4]
 8015982:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015986:	687a      	ldr	r2, [r7, #4]
 8015988:	33b0      	adds	r3, #176	@ 0xb0
 801598a:	009b      	lsls	r3, r3, #2
 801598c:	4413      	add	r3, r2
 801598e:	685b      	ldr	r3, [r3, #4]
 8015990:	685b      	ldr	r3, [r3, #4]
 8015992:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8015994:	687b      	ldr	r3, [r7, #4]
 8015996:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801599a:	687b      	ldr	r3, [r7, #4]
 801599c:	32b0      	adds	r2, #176	@ 0xb0
 801599e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80159a2:	4618      	mov	r0, r3
 80159a4:	f002 fbb4 	bl	8018110 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80159a8:	687b      	ldr	r3, [r7, #4]
 80159aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80159ae:	687b      	ldr	r3, [r7, #4]
 80159b0:	32b0      	adds	r2, #176	@ 0xb0
 80159b2:	2100      	movs	r1, #0
 80159b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80159b8:	687b      	ldr	r3, [r7, #4]
 80159ba:	2200      	movs	r2, #0
 80159bc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80159c0:	2300      	movs	r3, #0
}
 80159c2:	4618      	mov	r0, r3
 80159c4:	3708      	adds	r7, #8
 80159c6:	46bd      	mov	sp, r7
 80159c8:	bd80      	pop	{r7, pc}
 80159ca:	bf00      	nop
 80159cc:	240000cf 	.word	0x240000cf
 80159d0:	240000d0 	.word	0x240000d0
 80159d4:	240000d1 	.word	0x240000d1

080159d8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80159d8:	b580      	push	{r7, lr}
 80159da:	b086      	sub	sp, #24
 80159dc:	af00      	add	r7, sp, #0
 80159de:	6078      	str	r0, [r7, #4]
 80159e0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80159e2:	687b      	ldr	r3, [r7, #4]
 80159e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80159e8:	687b      	ldr	r3, [r7, #4]
 80159ea:	32b0      	adds	r2, #176	@ 0xb0
 80159ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80159f0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80159f2:	2300      	movs	r3, #0
 80159f4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80159f6:	2300      	movs	r3, #0
 80159f8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80159fa:	2300      	movs	r3, #0
 80159fc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80159fe:	693b      	ldr	r3, [r7, #16]
 8015a00:	2b00      	cmp	r3, #0
 8015a02:	d101      	bne.n	8015a08 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8015a04:	2303      	movs	r3, #3
 8015a06:	e0bf      	b.n	8015b88 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8015a08:	683b      	ldr	r3, [r7, #0]
 8015a0a:	781b      	ldrb	r3, [r3, #0]
 8015a0c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8015a10:	2b00      	cmp	r3, #0
 8015a12:	d050      	beq.n	8015ab6 <USBD_CDC_Setup+0xde>
 8015a14:	2b20      	cmp	r3, #32
 8015a16:	f040 80af 	bne.w	8015b78 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8015a1a:	683b      	ldr	r3, [r7, #0]
 8015a1c:	88db      	ldrh	r3, [r3, #6]
 8015a1e:	2b00      	cmp	r3, #0
 8015a20:	d03a      	beq.n	8015a98 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8015a22:	683b      	ldr	r3, [r7, #0]
 8015a24:	781b      	ldrb	r3, [r3, #0]
 8015a26:	b25b      	sxtb	r3, r3
 8015a28:	2b00      	cmp	r3, #0
 8015a2a:	da1b      	bge.n	8015a64 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8015a2c:	687b      	ldr	r3, [r7, #4]
 8015a2e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015a32:	687a      	ldr	r2, [r7, #4]
 8015a34:	33b0      	adds	r3, #176	@ 0xb0
 8015a36:	009b      	lsls	r3, r3, #2
 8015a38:	4413      	add	r3, r2
 8015a3a:	685b      	ldr	r3, [r3, #4]
 8015a3c:	689b      	ldr	r3, [r3, #8]
 8015a3e:	683a      	ldr	r2, [r7, #0]
 8015a40:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8015a42:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8015a44:	683a      	ldr	r2, [r7, #0]
 8015a46:	88d2      	ldrh	r2, [r2, #6]
 8015a48:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8015a4a:	683b      	ldr	r3, [r7, #0]
 8015a4c:	88db      	ldrh	r3, [r3, #6]
 8015a4e:	2b07      	cmp	r3, #7
 8015a50:	bf28      	it	cs
 8015a52:	2307      	movcs	r3, #7
 8015a54:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8015a56:	693b      	ldr	r3, [r7, #16]
 8015a58:	89fa      	ldrh	r2, [r7, #14]
 8015a5a:	4619      	mov	r1, r3
 8015a5c:	6878      	ldr	r0, [r7, #4]
 8015a5e:	f001 fdbd 	bl	80175dc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8015a62:	e090      	b.n	8015b86 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8015a64:	683b      	ldr	r3, [r7, #0]
 8015a66:	785a      	ldrb	r2, [r3, #1]
 8015a68:	693b      	ldr	r3, [r7, #16]
 8015a6a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8015a6e:	683b      	ldr	r3, [r7, #0]
 8015a70:	88db      	ldrh	r3, [r3, #6]
 8015a72:	2b3f      	cmp	r3, #63	@ 0x3f
 8015a74:	d803      	bhi.n	8015a7e <USBD_CDC_Setup+0xa6>
 8015a76:	683b      	ldr	r3, [r7, #0]
 8015a78:	88db      	ldrh	r3, [r3, #6]
 8015a7a:	b2da      	uxtb	r2, r3
 8015a7c:	e000      	b.n	8015a80 <USBD_CDC_Setup+0xa8>
 8015a7e:	2240      	movs	r2, #64	@ 0x40
 8015a80:	693b      	ldr	r3, [r7, #16]
 8015a82:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8015a86:	6939      	ldr	r1, [r7, #16]
 8015a88:	693b      	ldr	r3, [r7, #16]
 8015a8a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8015a8e:	461a      	mov	r2, r3
 8015a90:	6878      	ldr	r0, [r7, #4]
 8015a92:	f001 fdcf 	bl	8017634 <USBD_CtlPrepareRx>
      break;
 8015a96:	e076      	b.n	8015b86 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8015a98:	687b      	ldr	r3, [r7, #4]
 8015a9a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015a9e:	687a      	ldr	r2, [r7, #4]
 8015aa0:	33b0      	adds	r3, #176	@ 0xb0
 8015aa2:	009b      	lsls	r3, r3, #2
 8015aa4:	4413      	add	r3, r2
 8015aa6:	685b      	ldr	r3, [r3, #4]
 8015aa8:	689b      	ldr	r3, [r3, #8]
 8015aaa:	683a      	ldr	r2, [r7, #0]
 8015aac:	7850      	ldrb	r0, [r2, #1]
 8015aae:	2200      	movs	r2, #0
 8015ab0:	6839      	ldr	r1, [r7, #0]
 8015ab2:	4798      	blx	r3
      break;
 8015ab4:	e067      	b.n	8015b86 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8015ab6:	683b      	ldr	r3, [r7, #0]
 8015ab8:	785b      	ldrb	r3, [r3, #1]
 8015aba:	2b0b      	cmp	r3, #11
 8015abc:	d851      	bhi.n	8015b62 <USBD_CDC_Setup+0x18a>
 8015abe:	a201      	add	r2, pc, #4	@ (adr r2, 8015ac4 <USBD_CDC_Setup+0xec>)
 8015ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015ac4:	08015af5 	.word	0x08015af5
 8015ac8:	08015b71 	.word	0x08015b71
 8015acc:	08015b63 	.word	0x08015b63
 8015ad0:	08015b63 	.word	0x08015b63
 8015ad4:	08015b63 	.word	0x08015b63
 8015ad8:	08015b63 	.word	0x08015b63
 8015adc:	08015b63 	.word	0x08015b63
 8015ae0:	08015b63 	.word	0x08015b63
 8015ae4:	08015b63 	.word	0x08015b63
 8015ae8:	08015b63 	.word	0x08015b63
 8015aec:	08015b1f 	.word	0x08015b1f
 8015af0:	08015b49 	.word	0x08015b49
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015af4:	687b      	ldr	r3, [r7, #4]
 8015af6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8015afa:	b2db      	uxtb	r3, r3
 8015afc:	2b03      	cmp	r3, #3
 8015afe:	d107      	bne.n	8015b10 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8015b00:	f107 030a 	add.w	r3, r7, #10
 8015b04:	2202      	movs	r2, #2
 8015b06:	4619      	mov	r1, r3
 8015b08:	6878      	ldr	r0, [r7, #4]
 8015b0a:	f001 fd67 	bl	80175dc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8015b0e:	e032      	b.n	8015b76 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8015b10:	6839      	ldr	r1, [r7, #0]
 8015b12:	6878      	ldr	r0, [r7, #4]
 8015b14:	f001 fce5 	bl	80174e2 <USBD_CtlError>
            ret = USBD_FAIL;
 8015b18:	2303      	movs	r3, #3
 8015b1a:	75fb      	strb	r3, [r7, #23]
          break;
 8015b1c:	e02b      	b.n	8015b76 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015b1e:	687b      	ldr	r3, [r7, #4]
 8015b20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8015b24:	b2db      	uxtb	r3, r3
 8015b26:	2b03      	cmp	r3, #3
 8015b28:	d107      	bne.n	8015b3a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8015b2a:	f107 030d 	add.w	r3, r7, #13
 8015b2e:	2201      	movs	r2, #1
 8015b30:	4619      	mov	r1, r3
 8015b32:	6878      	ldr	r0, [r7, #4]
 8015b34:	f001 fd52 	bl	80175dc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8015b38:	e01d      	b.n	8015b76 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8015b3a:	6839      	ldr	r1, [r7, #0]
 8015b3c:	6878      	ldr	r0, [r7, #4]
 8015b3e:	f001 fcd0 	bl	80174e2 <USBD_CtlError>
            ret = USBD_FAIL;
 8015b42:	2303      	movs	r3, #3
 8015b44:	75fb      	strb	r3, [r7, #23]
          break;
 8015b46:	e016      	b.n	8015b76 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8015b48:	687b      	ldr	r3, [r7, #4]
 8015b4a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8015b4e:	b2db      	uxtb	r3, r3
 8015b50:	2b03      	cmp	r3, #3
 8015b52:	d00f      	beq.n	8015b74 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8015b54:	6839      	ldr	r1, [r7, #0]
 8015b56:	6878      	ldr	r0, [r7, #4]
 8015b58:	f001 fcc3 	bl	80174e2 <USBD_CtlError>
            ret = USBD_FAIL;
 8015b5c:	2303      	movs	r3, #3
 8015b5e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8015b60:	e008      	b.n	8015b74 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8015b62:	6839      	ldr	r1, [r7, #0]
 8015b64:	6878      	ldr	r0, [r7, #4]
 8015b66:	f001 fcbc 	bl	80174e2 <USBD_CtlError>
          ret = USBD_FAIL;
 8015b6a:	2303      	movs	r3, #3
 8015b6c:	75fb      	strb	r3, [r7, #23]
          break;
 8015b6e:	e002      	b.n	8015b76 <USBD_CDC_Setup+0x19e>
          break;
 8015b70:	bf00      	nop
 8015b72:	e008      	b.n	8015b86 <USBD_CDC_Setup+0x1ae>
          break;
 8015b74:	bf00      	nop
      }
      break;
 8015b76:	e006      	b.n	8015b86 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8015b78:	6839      	ldr	r1, [r7, #0]
 8015b7a:	6878      	ldr	r0, [r7, #4]
 8015b7c:	f001 fcb1 	bl	80174e2 <USBD_CtlError>
      ret = USBD_FAIL;
 8015b80:	2303      	movs	r3, #3
 8015b82:	75fb      	strb	r3, [r7, #23]
      break;
 8015b84:	bf00      	nop
  }

  return (uint8_t)ret;
 8015b86:	7dfb      	ldrb	r3, [r7, #23]
}
 8015b88:	4618      	mov	r0, r3
 8015b8a:	3718      	adds	r7, #24
 8015b8c:	46bd      	mov	sp, r7
 8015b8e:	bd80      	pop	{r7, pc}

08015b90 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8015b90:	b580      	push	{r7, lr}
 8015b92:	b084      	sub	sp, #16
 8015b94:	af00      	add	r7, sp, #0
 8015b96:	6078      	str	r0, [r7, #4]
 8015b98:	460b      	mov	r3, r1
 8015b9a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8015b9c:	687b      	ldr	r3, [r7, #4]
 8015b9e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8015ba2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8015ba4:	687b      	ldr	r3, [r7, #4]
 8015ba6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015baa:	687b      	ldr	r3, [r7, #4]
 8015bac:	32b0      	adds	r2, #176	@ 0xb0
 8015bae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015bb2:	2b00      	cmp	r3, #0
 8015bb4:	d101      	bne.n	8015bba <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8015bb6:	2303      	movs	r3, #3
 8015bb8:	e065      	b.n	8015c86 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015bba:	687b      	ldr	r3, [r7, #4]
 8015bbc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015bc0:	687b      	ldr	r3, [r7, #4]
 8015bc2:	32b0      	adds	r2, #176	@ 0xb0
 8015bc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015bc8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8015bca:	78fb      	ldrb	r3, [r7, #3]
 8015bcc:	f003 020f 	and.w	r2, r3, #15
 8015bd0:	6879      	ldr	r1, [r7, #4]
 8015bd2:	4613      	mov	r3, r2
 8015bd4:	009b      	lsls	r3, r3, #2
 8015bd6:	4413      	add	r3, r2
 8015bd8:	009b      	lsls	r3, r3, #2
 8015bda:	440b      	add	r3, r1
 8015bdc:	3318      	adds	r3, #24
 8015bde:	681b      	ldr	r3, [r3, #0]
 8015be0:	2b00      	cmp	r3, #0
 8015be2:	d02f      	beq.n	8015c44 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8015be4:	78fb      	ldrb	r3, [r7, #3]
 8015be6:	f003 020f 	and.w	r2, r3, #15
 8015bea:	6879      	ldr	r1, [r7, #4]
 8015bec:	4613      	mov	r3, r2
 8015bee:	009b      	lsls	r3, r3, #2
 8015bf0:	4413      	add	r3, r2
 8015bf2:	009b      	lsls	r3, r3, #2
 8015bf4:	440b      	add	r3, r1
 8015bf6:	3318      	adds	r3, #24
 8015bf8:	681a      	ldr	r2, [r3, #0]
 8015bfa:	78fb      	ldrb	r3, [r7, #3]
 8015bfc:	f003 010f 	and.w	r1, r3, #15
 8015c00:	68f8      	ldr	r0, [r7, #12]
 8015c02:	460b      	mov	r3, r1
 8015c04:	00db      	lsls	r3, r3, #3
 8015c06:	440b      	add	r3, r1
 8015c08:	009b      	lsls	r3, r3, #2
 8015c0a:	4403      	add	r3, r0
 8015c0c:	331c      	adds	r3, #28
 8015c0e:	681b      	ldr	r3, [r3, #0]
 8015c10:	fbb2 f1f3 	udiv	r1, r2, r3
 8015c14:	fb01 f303 	mul.w	r3, r1, r3
 8015c18:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8015c1a:	2b00      	cmp	r3, #0
 8015c1c:	d112      	bne.n	8015c44 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8015c1e:	78fb      	ldrb	r3, [r7, #3]
 8015c20:	f003 020f 	and.w	r2, r3, #15
 8015c24:	6879      	ldr	r1, [r7, #4]
 8015c26:	4613      	mov	r3, r2
 8015c28:	009b      	lsls	r3, r3, #2
 8015c2a:	4413      	add	r3, r2
 8015c2c:	009b      	lsls	r3, r3, #2
 8015c2e:	440b      	add	r3, r1
 8015c30:	3318      	adds	r3, #24
 8015c32:	2200      	movs	r2, #0
 8015c34:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8015c36:	78f9      	ldrb	r1, [r7, #3]
 8015c38:	2300      	movs	r3, #0
 8015c3a:	2200      	movs	r2, #0
 8015c3c:	6878      	ldr	r0, [r7, #4]
 8015c3e:	f002 fa04 	bl	801804a <USBD_LL_Transmit>
 8015c42:	e01f      	b.n	8015c84 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8015c44:	68bb      	ldr	r3, [r7, #8]
 8015c46:	2200      	movs	r2, #0
 8015c48:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8015c4c:	687b      	ldr	r3, [r7, #4]
 8015c4e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015c52:	687a      	ldr	r2, [r7, #4]
 8015c54:	33b0      	adds	r3, #176	@ 0xb0
 8015c56:	009b      	lsls	r3, r3, #2
 8015c58:	4413      	add	r3, r2
 8015c5a:	685b      	ldr	r3, [r3, #4]
 8015c5c:	691b      	ldr	r3, [r3, #16]
 8015c5e:	2b00      	cmp	r3, #0
 8015c60:	d010      	beq.n	8015c84 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8015c62:	687b      	ldr	r3, [r7, #4]
 8015c64:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015c68:	687a      	ldr	r2, [r7, #4]
 8015c6a:	33b0      	adds	r3, #176	@ 0xb0
 8015c6c:	009b      	lsls	r3, r3, #2
 8015c6e:	4413      	add	r3, r2
 8015c70:	685b      	ldr	r3, [r3, #4]
 8015c72:	691b      	ldr	r3, [r3, #16]
 8015c74:	68ba      	ldr	r2, [r7, #8]
 8015c76:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8015c7a:	68ba      	ldr	r2, [r7, #8]
 8015c7c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8015c80:	78fa      	ldrb	r2, [r7, #3]
 8015c82:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8015c84:	2300      	movs	r3, #0
}
 8015c86:	4618      	mov	r0, r3
 8015c88:	3710      	adds	r7, #16
 8015c8a:	46bd      	mov	sp, r7
 8015c8c:	bd80      	pop	{r7, pc}

08015c8e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8015c8e:	b580      	push	{r7, lr}
 8015c90:	b084      	sub	sp, #16
 8015c92:	af00      	add	r7, sp, #0
 8015c94:	6078      	str	r0, [r7, #4]
 8015c96:	460b      	mov	r3, r1
 8015c98:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015c9a:	687b      	ldr	r3, [r7, #4]
 8015c9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015ca0:	687b      	ldr	r3, [r7, #4]
 8015ca2:	32b0      	adds	r2, #176	@ 0xb0
 8015ca4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015ca8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8015caa:	687b      	ldr	r3, [r7, #4]
 8015cac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015cb0:	687b      	ldr	r3, [r7, #4]
 8015cb2:	32b0      	adds	r2, #176	@ 0xb0
 8015cb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015cb8:	2b00      	cmp	r3, #0
 8015cba:	d101      	bne.n	8015cc0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8015cbc:	2303      	movs	r3, #3
 8015cbe:	e01a      	b.n	8015cf6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8015cc0:	78fb      	ldrb	r3, [r7, #3]
 8015cc2:	4619      	mov	r1, r3
 8015cc4:	6878      	ldr	r0, [r7, #4]
 8015cc6:	f002 fa02 	bl	80180ce <USBD_LL_GetRxDataSize>
 8015cca:	4602      	mov	r2, r0
 8015ccc:	68fb      	ldr	r3, [r7, #12]
 8015cce:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8015cd2:	687b      	ldr	r3, [r7, #4]
 8015cd4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015cd8:	687a      	ldr	r2, [r7, #4]
 8015cda:	33b0      	adds	r3, #176	@ 0xb0
 8015cdc:	009b      	lsls	r3, r3, #2
 8015cde:	4413      	add	r3, r2
 8015ce0:	685b      	ldr	r3, [r3, #4]
 8015ce2:	68db      	ldr	r3, [r3, #12]
 8015ce4:	68fa      	ldr	r2, [r7, #12]
 8015ce6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8015cea:	68fa      	ldr	r2, [r7, #12]
 8015cec:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8015cf0:	4611      	mov	r1, r2
 8015cf2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8015cf4:	2300      	movs	r3, #0
}
 8015cf6:	4618      	mov	r0, r3
 8015cf8:	3710      	adds	r7, #16
 8015cfa:	46bd      	mov	sp, r7
 8015cfc:	bd80      	pop	{r7, pc}

08015cfe <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8015cfe:	b580      	push	{r7, lr}
 8015d00:	b084      	sub	sp, #16
 8015d02:	af00      	add	r7, sp, #0
 8015d04:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015d06:	687b      	ldr	r3, [r7, #4]
 8015d08:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015d0c:	687b      	ldr	r3, [r7, #4]
 8015d0e:	32b0      	adds	r2, #176	@ 0xb0
 8015d10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015d14:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8015d16:	68fb      	ldr	r3, [r7, #12]
 8015d18:	2b00      	cmp	r3, #0
 8015d1a:	d101      	bne.n	8015d20 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8015d1c:	2303      	movs	r3, #3
 8015d1e:	e024      	b.n	8015d6a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8015d20:	687b      	ldr	r3, [r7, #4]
 8015d22:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015d26:	687a      	ldr	r2, [r7, #4]
 8015d28:	33b0      	adds	r3, #176	@ 0xb0
 8015d2a:	009b      	lsls	r3, r3, #2
 8015d2c:	4413      	add	r3, r2
 8015d2e:	685b      	ldr	r3, [r3, #4]
 8015d30:	2b00      	cmp	r3, #0
 8015d32:	d019      	beq.n	8015d68 <USBD_CDC_EP0_RxReady+0x6a>
 8015d34:	68fb      	ldr	r3, [r7, #12]
 8015d36:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8015d3a:	2bff      	cmp	r3, #255	@ 0xff
 8015d3c:	d014      	beq.n	8015d68 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8015d3e:	687b      	ldr	r3, [r7, #4]
 8015d40:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015d44:	687a      	ldr	r2, [r7, #4]
 8015d46:	33b0      	adds	r3, #176	@ 0xb0
 8015d48:	009b      	lsls	r3, r3, #2
 8015d4a:	4413      	add	r3, r2
 8015d4c:	685b      	ldr	r3, [r3, #4]
 8015d4e:	689b      	ldr	r3, [r3, #8]
 8015d50:	68fa      	ldr	r2, [r7, #12]
 8015d52:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8015d56:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8015d58:	68fa      	ldr	r2, [r7, #12]
 8015d5a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8015d5e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8015d60:	68fb      	ldr	r3, [r7, #12]
 8015d62:	22ff      	movs	r2, #255	@ 0xff
 8015d64:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8015d68:	2300      	movs	r3, #0
}
 8015d6a:	4618      	mov	r0, r3
 8015d6c:	3710      	adds	r7, #16
 8015d6e:	46bd      	mov	sp, r7
 8015d70:	bd80      	pop	{r7, pc}
	...

08015d74 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8015d74:	b580      	push	{r7, lr}
 8015d76:	b086      	sub	sp, #24
 8015d78:	af00      	add	r7, sp, #0
 8015d7a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8015d7c:	2182      	movs	r1, #130	@ 0x82
 8015d7e:	4818      	ldr	r0, [pc, #96]	@ (8015de0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8015d80:	f000 fd4f 	bl	8016822 <USBD_GetEpDesc>
 8015d84:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8015d86:	2101      	movs	r1, #1
 8015d88:	4815      	ldr	r0, [pc, #84]	@ (8015de0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8015d8a:	f000 fd4a 	bl	8016822 <USBD_GetEpDesc>
 8015d8e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015d90:	2181      	movs	r1, #129	@ 0x81
 8015d92:	4813      	ldr	r0, [pc, #76]	@ (8015de0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8015d94:	f000 fd45 	bl	8016822 <USBD_GetEpDesc>
 8015d98:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8015d9a:	697b      	ldr	r3, [r7, #20]
 8015d9c:	2b00      	cmp	r3, #0
 8015d9e:	d002      	beq.n	8015da6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8015da0:	697b      	ldr	r3, [r7, #20]
 8015da2:	2210      	movs	r2, #16
 8015da4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8015da6:	693b      	ldr	r3, [r7, #16]
 8015da8:	2b00      	cmp	r3, #0
 8015daa:	d006      	beq.n	8015dba <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015dac:	693b      	ldr	r3, [r7, #16]
 8015dae:	2200      	movs	r2, #0
 8015db0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8015db4:	711a      	strb	r2, [r3, #4]
 8015db6:	2200      	movs	r2, #0
 8015db8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8015dba:	68fb      	ldr	r3, [r7, #12]
 8015dbc:	2b00      	cmp	r3, #0
 8015dbe:	d006      	beq.n	8015dce <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015dc0:	68fb      	ldr	r3, [r7, #12]
 8015dc2:	2200      	movs	r2, #0
 8015dc4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8015dc8:	711a      	strb	r2, [r3, #4]
 8015dca:	2200      	movs	r2, #0
 8015dcc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8015dce:	687b      	ldr	r3, [r7, #4]
 8015dd0:	2243      	movs	r2, #67	@ 0x43
 8015dd2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015dd4:	4b02      	ldr	r3, [pc, #8]	@ (8015de0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8015dd6:	4618      	mov	r0, r3
 8015dd8:	3718      	adds	r7, #24
 8015dda:	46bd      	mov	sp, r7
 8015ddc:	bd80      	pop	{r7, pc}
 8015dde:	bf00      	nop
 8015de0:	2400008c 	.word	0x2400008c

08015de4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8015de4:	b580      	push	{r7, lr}
 8015de6:	b086      	sub	sp, #24
 8015de8:	af00      	add	r7, sp, #0
 8015dea:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8015dec:	2182      	movs	r1, #130	@ 0x82
 8015dee:	4818      	ldr	r0, [pc, #96]	@ (8015e50 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8015df0:	f000 fd17 	bl	8016822 <USBD_GetEpDesc>
 8015df4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8015df6:	2101      	movs	r1, #1
 8015df8:	4815      	ldr	r0, [pc, #84]	@ (8015e50 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8015dfa:	f000 fd12 	bl	8016822 <USBD_GetEpDesc>
 8015dfe:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015e00:	2181      	movs	r1, #129	@ 0x81
 8015e02:	4813      	ldr	r0, [pc, #76]	@ (8015e50 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8015e04:	f000 fd0d 	bl	8016822 <USBD_GetEpDesc>
 8015e08:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8015e0a:	697b      	ldr	r3, [r7, #20]
 8015e0c:	2b00      	cmp	r3, #0
 8015e0e:	d002      	beq.n	8015e16 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8015e10:	697b      	ldr	r3, [r7, #20]
 8015e12:	2210      	movs	r2, #16
 8015e14:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8015e16:	693b      	ldr	r3, [r7, #16]
 8015e18:	2b00      	cmp	r3, #0
 8015e1a:	d006      	beq.n	8015e2a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8015e1c:	693b      	ldr	r3, [r7, #16]
 8015e1e:	2200      	movs	r2, #0
 8015e20:	711a      	strb	r2, [r3, #4]
 8015e22:	2200      	movs	r2, #0
 8015e24:	f042 0202 	orr.w	r2, r2, #2
 8015e28:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8015e2a:	68fb      	ldr	r3, [r7, #12]
 8015e2c:	2b00      	cmp	r3, #0
 8015e2e:	d006      	beq.n	8015e3e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8015e30:	68fb      	ldr	r3, [r7, #12]
 8015e32:	2200      	movs	r2, #0
 8015e34:	711a      	strb	r2, [r3, #4]
 8015e36:	2200      	movs	r2, #0
 8015e38:	f042 0202 	orr.w	r2, r2, #2
 8015e3c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8015e3e:	687b      	ldr	r3, [r7, #4]
 8015e40:	2243      	movs	r2, #67	@ 0x43
 8015e42:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015e44:	4b02      	ldr	r3, [pc, #8]	@ (8015e50 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8015e46:	4618      	mov	r0, r3
 8015e48:	3718      	adds	r7, #24
 8015e4a:	46bd      	mov	sp, r7
 8015e4c:	bd80      	pop	{r7, pc}
 8015e4e:	bf00      	nop
 8015e50:	2400008c 	.word	0x2400008c

08015e54 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8015e54:	b580      	push	{r7, lr}
 8015e56:	b086      	sub	sp, #24
 8015e58:	af00      	add	r7, sp, #0
 8015e5a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8015e5c:	2182      	movs	r1, #130	@ 0x82
 8015e5e:	4818      	ldr	r0, [pc, #96]	@ (8015ec0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8015e60:	f000 fcdf 	bl	8016822 <USBD_GetEpDesc>
 8015e64:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8015e66:	2101      	movs	r1, #1
 8015e68:	4815      	ldr	r0, [pc, #84]	@ (8015ec0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8015e6a:	f000 fcda 	bl	8016822 <USBD_GetEpDesc>
 8015e6e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015e70:	2181      	movs	r1, #129	@ 0x81
 8015e72:	4813      	ldr	r0, [pc, #76]	@ (8015ec0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8015e74:	f000 fcd5 	bl	8016822 <USBD_GetEpDesc>
 8015e78:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8015e7a:	697b      	ldr	r3, [r7, #20]
 8015e7c:	2b00      	cmp	r3, #0
 8015e7e:	d002      	beq.n	8015e86 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8015e80:	697b      	ldr	r3, [r7, #20]
 8015e82:	2210      	movs	r2, #16
 8015e84:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8015e86:	693b      	ldr	r3, [r7, #16]
 8015e88:	2b00      	cmp	r3, #0
 8015e8a:	d006      	beq.n	8015e9a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015e8c:	693b      	ldr	r3, [r7, #16]
 8015e8e:	2200      	movs	r2, #0
 8015e90:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8015e94:	711a      	strb	r2, [r3, #4]
 8015e96:	2200      	movs	r2, #0
 8015e98:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8015e9a:	68fb      	ldr	r3, [r7, #12]
 8015e9c:	2b00      	cmp	r3, #0
 8015e9e:	d006      	beq.n	8015eae <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015ea0:	68fb      	ldr	r3, [r7, #12]
 8015ea2:	2200      	movs	r2, #0
 8015ea4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8015ea8:	711a      	strb	r2, [r3, #4]
 8015eaa:	2200      	movs	r2, #0
 8015eac:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8015eae:	687b      	ldr	r3, [r7, #4]
 8015eb0:	2243      	movs	r2, #67	@ 0x43
 8015eb2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015eb4:	4b02      	ldr	r3, [pc, #8]	@ (8015ec0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8015eb6:	4618      	mov	r0, r3
 8015eb8:	3718      	adds	r7, #24
 8015eba:	46bd      	mov	sp, r7
 8015ebc:	bd80      	pop	{r7, pc}
 8015ebe:	bf00      	nop
 8015ec0:	2400008c 	.word	0x2400008c

08015ec4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8015ec4:	b480      	push	{r7}
 8015ec6:	b083      	sub	sp, #12
 8015ec8:	af00      	add	r7, sp, #0
 8015eca:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8015ecc:	687b      	ldr	r3, [r7, #4]
 8015ece:	220a      	movs	r2, #10
 8015ed0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8015ed2:	4b03      	ldr	r3, [pc, #12]	@ (8015ee0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8015ed4:	4618      	mov	r0, r3
 8015ed6:	370c      	adds	r7, #12
 8015ed8:	46bd      	mov	sp, r7
 8015eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ede:	4770      	bx	lr
 8015ee0:	24000048 	.word	0x24000048

08015ee4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8015ee4:	b480      	push	{r7}
 8015ee6:	b083      	sub	sp, #12
 8015ee8:	af00      	add	r7, sp, #0
 8015eea:	6078      	str	r0, [r7, #4]
 8015eec:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8015eee:	683b      	ldr	r3, [r7, #0]
 8015ef0:	2b00      	cmp	r3, #0
 8015ef2:	d101      	bne.n	8015ef8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8015ef4:	2303      	movs	r3, #3
 8015ef6:	e009      	b.n	8015f0c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8015ef8:	687b      	ldr	r3, [r7, #4]
 8015efa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015efe:	687a      	ldr	r2, [r7, #4]
 8015f00:	33b0      	adds	r3, #176	@ 0xb0
 8015f02:	009b      	lsls	r3, r3, #2
 8015f04:	4413      	add	r3, r2
 8015f06:	683a      	ldr	r2, [r7, #0]
 8015f08:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8015f0a:	2300      	movs	r3, #0
}
 8015f0c:	4618      	mov	r0, r3
 8015f0e:	370c      	adds	r7, #12
 8015f10:	46bd      	mov	sp, r7
 8015f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f16:	4770      	bx	lr

08015f18 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8015f18:	b480      	push	{r7}
 8015f1a:	b087      	sub	sp, #28
 8015f1c:	af00      	add	r7, sp, #0
 8015f1e:	60f8      	str	r0, [r7, #12]
 8015f20:	60b9      	str	r1, [r7, #8]
 8015f22:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015f24:	68fb      	ldr	r3, [r7, #12]
 8015f26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015f2a:	68fb      	ldr	r3, [r7, #12]
 8015f2c:	32b0      	adds	r2, #176	@ 0xb0
 8015f2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015f32:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8015f34:	697b      	ldr	r3, [r7, #20]
 8015f36:	2b00      	cmp	r3, #0
 8015f38:	d101      	bne.n	8015f3e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8015f3a:	2303      	movs	r3, #3
 8015f3c:	e008      	b.n	8015f50 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8015f3e:	697b      	ldr	r3, [r7, #20]
 8015f40:	68ba      	ldr	r2, [r7, #8]
 8015f42:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8015f46:	697b      	ldr	r3, [r7, #20]
 8015f48:	687a      	ldr	r2, [r7, #4]
 8015f4a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8015f4e:	2300      	movs	r3, #0
}
 8015f50:	4618      	mov	r0, r3
 8015f52:	371c      	adds	r7, #28
 8015f54:	46bd      	mov	sp, r7
 8015f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f5a:	4770      	bx	lr

08015f5c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8015f5c:	b480      	push	{r7}
 8015f5e:	b085      	sub	sp, #20
 8015f60:	af00      	add	r7, sp, #0
 8015f62:	6078      	str	r0, [r7, #4]
 8015f64:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015f66:	687b      	ldr	r3, [r7, #4]
 8015f68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015f6c:	687b      	ldr	r3, [r7, #4]
 8015f6e:	32b0      	adds	r2, #176	@ 0xb0
 8015f70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015f74:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8015f76:	68fb      	ldr	r3, [r7, #12]
 8015f78:	2b00      	cmp	r3, #0
 8015f7a:	d101      	bne.n	8015f80 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8015f7c:	2303      	movs	r3, #3
 8015f7e:	e004      	b.n	8015f8a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8015f80:	68fb      	ldr	r3, [r7, #12]
 8015f82:	683a      	ldr	r2, [r7, #0]
 8015f84:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8015f88:	2300      	movs	r3, #0
}
 8015f8a:	4618      	mov	r0, r3
 8015f8c:	3714      	adds	r7, #20
 8015f8e:	46bd      	mov	sp, r7
 8015f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f94:	4770      	bx	lr
	...

08015f98 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8015f98:	b580      	push	{r7, lr}
 8015f9a:	b084      	sub	sp, #16
 8015f9c:	af00      	add	r7, sp, #0
 8015f9e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015fa0:	687b      	ldr	r3, [r7, #4]
 8015fa2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015fa6:	687b      	ldr	r3, [r7, #4]
 8015fa8:	32b0      	adds	r2, #176	@ 0xb0
 8015faa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015fae:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8015fb0:	2301      	movs	r3, #1
 8015fb2:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8015fb4:	68bb      	ldr	r3, [r7, #8]
 8015fb6:	2b00      	cmp	r3, #0
 8015fb8:	d101      	bne.n	8015fbe <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8015fba:	2303      	movs	r3, #3
 8015fbc:	e025      	b.n	801600a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8015fbe:	68bb      	ldr	r3, [r7, #8]
 8015fc0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8015fc4:	2b00      	cmp	r3, #0
 8015fc6:	d11f      	bne.n	8016008 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8015fc8:	68bb      	ldr	r3, [r7, #8]
 8015fca:	2201      	movs	r2, #1
 8015fcc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8015fd0:	4b10      	ldr	r3, [pc, #64]	@ (8016014 <USBD_CDC_TransmitPacket+0x7c>)
 8015fd2:	781b      	ldrb	r3, [r3, #0]
 8015fd4:	f003 020f 	and.w	r2, r3, #15
 8015fd8:	68bb      	ldr	r3, [r7, #8]
 8015fda:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8015fde:	6878      	ldr	r0, [r7, #4]
 8015fe0:	4613      	mov	r3, r2
 8015fe2:	009b      	lsls	r3, r3, #2
 8015fe4:	4413      	add	r3, r2
 8015fe6:	009b      	lsls	r3, r3, #2
 8015fe8:	4403      	add	r3, r0
 8015fea:	3318      	adds	r3, #24
 8015fec:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8015fee:	4b09      	ldr	r3, [pc, #36]	@ (8016014 <USBD_CDC_TransmitPacket+0x7c>)
 8015ff0:	7819      	ldrb	r1, [r3, #0]
 8015ff2:	68bb      	ldr	r3, [r7, #8]
 8015ff4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8015ff8:	68bb      	ldr	r3, [r7, #8]
 8015ffa:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8015ffe:	6878      	ldr	r0, [r7, #4]
 8016000:	f002 f823 	bl	801804a <USBD_LL_Transmit>

    ret = USBD_OK;
 8016004:	2300      	movs	r3, #0
 8016006:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8016008:	7bfb      	ldrb	r3, [r7, #15]
}
 801600a:	4618      	mov	r0, r3
 801600c:	3710      	adds	r7, #16
 801600e:	46bd      	mov	sp, r7
 8016010:	bd80      	pop	{r7, pc}
 8016012:	bf00      	nop
 8016014:	240000cf 	.word	0x240000cf

08016018 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8016018:	b580      	push	{r7, lr}
 801601a:	b084      	sub	sp, #16
 801601c:	af00      	add	r7, sp, #0
 801601e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016020:	687b      	ldr	r3, [r7, #4]
 8016022:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016026:	687b      	ldr	r3, [r7, #4]
 8016028:	32b0      	adds	r2, #176	@ 0xb0
 801602a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801602e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8016030:	687b      	ldr	r3, [r7, #4]
 8016032:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016036:	687b      	ldr	r3, [r7, #4]
 8016038:	32b0      	adds	r2, #176	@ 0xb0
 801603a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801603e:	2b00      	cmp	r3, #0
 8016040:	d101      	bne.n	8016046 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8016042:	2303      	movs	r3, #3
 8016044:	e018      	b.n	8016078 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016046:	687b      	ldr	r3, [r7, #4]
 8016048:	7c1b      	ldrb	r3, [r3, #16]
 801604a:	2b00      	cmp	r3, #0
 801604c:	d10a      	bne.n	8016064 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801604e:	4b0c      	ldr	r3, [pc, #48]	@ (8016080 <USBD_CDC_ReceivePacket+0x68>)
 8016050:	7819      	ldrb	r1, [r3, #0]
 8016052:	68fb      	ldr	r3, [r7, #12]
 8016054:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8016058:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801605c:	6878      	ldr	r0, [r7, #4]
 801605e:	f002 f815 	bl	801808c <USBD_LL_PrepareReceive>
 8016062:	e008      	b.n	8016076 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8016064:	4b06      	ldr	r3, [pc, #24]	@ (8016080 <USBD_CDC_ReceivePacket+0x68>)
 8016066:	7819      	ldrb	r1, [r3, #0]
 8016068:	68fb      	ldr	r3, [r7, #12]
 801606a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801606e:	2340      	movs	r3, #64	@ 0x40
 8016070:	6878      	ldr	r0, [r7, #4]
 8016072:	f002 f80b 	bl	801808c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8016076:	2300      	movs	r3, #0
}
 8016078:	4618      	mov	r0, r3
 801607a:	3710      	adds	r7, #16
 801607c:	46bd      	mov	sp, r7
 801607e:	bd80      	pop	{r7, pc}
 8016080:	240000d0 	.word	0x240000d0

08016084 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8016084:	b580      	push	{r7, lr}
 8016086:	b086      	sub	sp, #24
 8016088:	af00      	add	r7, sp, #0
 801608a:	60f8      	str	r0, [r7, #12]
 801608c:	60b9      	str	r1, [r7, #8]
 801608e:	4613      	mov	r3, r2
 8016090:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8016092:	68fb      	ldr	r3, [r7, #12]
 8016094:	2b00      	cmp	r3, #0
 8016096:	d101      	bne.n	801609c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8016098:	2303      	movs	r3, #3
 801609a:	e01f      	b.n	80160dc <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 801609c:	68fb      	ldr	r3, [r7, #12]
 801609e:	2200      	movs	r2, #0
 80160a0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80160a4:	68fb      	ldr	r3, [r7, #12]
 80160a6:	2200      	movs	r2, #0
 80160a8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80160ac:	68fb      	ldr	r3, [r7, #12]
 80160ae:	2200      	movs	r2, #0
 80160b0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80160b4:	68bb      	ldr	r3, [r7, #8]
 80160b6:	2b00      	cmp	r3, #0
 80160b8:	d003      	beq.n	80160c2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80160ba:	68fb      	ldr	r3, [r7, #12]
 80160bc:	68ba      	ldr	r2, [r7, #8]
 80160be:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80160c2:	68fb      	ldr	r3, [r7, #12]
 80160c4:	2201      	movs	r2, #1
 80160c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80160ca:	68fb      	ldr	r3, [r7, #12]
 80160cc:	79fa      	ldrb	r2, [r7, #7]
 80160ce:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80160d0:	68f8      	ldr	r0, [r7, #12]
 80160d2:	f001 fe81 	bl	8017dd8 <USBD_LL_Init>
 80160d6:	4603      	mov	r3, r0
 80160d8:	75fb      	strb	r3, [r7, #23]

  return ret;
 80160da:	7dfb      	ldrb	r3, [r7, #23]
}
 80160dc:	4618      	mov	r0, r3
 80160de:	3718      	adds	r7, #24
 80160e0:	46bd      	mov	sp, r7
 80160e2:	bd80      	pop	{r7, pc}

080160e4 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80160e4:	b580      	push	{r7, lr}
 80160e6:	b084      	sub	sp, #16
 80160e8:	af00      	add	r7, sp, #0
 80160ea:	6078      	str	r0, [r7, #4]
 80160ec:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80160ee:	2300      	movs	r3, #0
 80160f0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80160f2:	683b      	ldr	r3, [r7, #0]
 80160f4:	2b00      	cmp	r3, #0
 80160f6:	d101      	bne.n	80160fc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80160f8:	2303      	movs	r3, #3
 80160fa:	e025      	b.n	8016148 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80160fc:	687b      	ldr	r3, [r7, #4]
 80160fe:	683a      	ldr	r2, [r7, #0]
 8016100:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8016104:	687b      	ldr	r3, [r7, #4]
 8016106:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801610a:	687b      	ldr	r3, [r7, #4]
 801610c:	32ae      	adds	r2, #174	@ 0xae
 801610e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016112:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016114:	2b00      	cmp	r3, #0
 8016116:	d00f      	beq.n	8016138 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8016118:	687b      	ldr	r3, [r7, #4]
 801611a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801611e:	687b      	ldr	r3, [r7, #4]
 8016120:	32ae      	adds	r2, #174	@ 0xae
 8016122:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016128:	f107 020e 	add.w	r2, r7, #14
 801612c:	4610      	mov	r0, r2
 801612e:	4798      	blx	r3
 8016130:	4602      	mov	r2, r0
 8016132:	687b      	ldr	r3, [r7, #4]
 8016134:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8016138:	687b      	ldr	r3, [r7, #4]
 801613a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801613e:	1c5a      	adds	r2, r3, #1
 8016140:	687b      	ldr	r3, [r7, #4]
 8016142:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8016146:	2300      	movs	r3, #0
}
 8016148:	4618      	mov	r0, r3
 801614a:	3710      	adds	r7, #16
 801614c:	46bd      	mov	sp, r7
 801614e:	bd80      	pop	{r7, pc}

08016150 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8016150:	b580      	push	{r7, lr}
 8016152:	b082      	sub	sp, #8
 8016154:	af00      	add	r7, sp, #0
 8016156:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8016158:	6878      	ldr	r0, [r7, #4]
 801615a:	f001 fe8d 	bl	8017e78 <USBD_LL_Start>
 801615e:	4603      	mov	r3, r0
}
 8016160:	4618      	mov	r0, r3
 8016162:	3708      	adds	r7, #8
 8016164:	46bd      	mov	sp, r7
 8016166:	bd80      	pop	{r7, pc}

08016168 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8016168:	b480      	push	{r7}
 801616a:	b083      	sub	sp, #12
 801616c:	af00      	add	r7, sp, #0
 801616e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8016170:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8016172:	4618      	mov	r0, r3
 8016174:	370c      	adds	r7, #12
 8016176:	46bd      	mov	sp, r7
 8016178:	f85d 7b04 	ldr.w	r7, [sp], #4
 801617c:	4770      	bx	lr

0801617e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801617e:	b580      	push	{r7, lr}
 8016180:	b084      	sub	sp, #16
 8016182:	af00      	add	r7, sp, #0
 8016184:	6078      	str	r0, [r7, #4]
 8016186:	460b      	mov	r3, r1
 8016188:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801618a:	2300      	movs	r3, #0
 801618c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 801618e:	687b      	ldr	r3, [r7, #4]
 8016190:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016194:	2b00      	cmp	r3, #0
 8016196:	d009      	beq.n	80161ac <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8016198:	687b      	ldr	r3, [r7, #4]
 801619a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801619e:	681b      	ldr	r3, [r3, #0]
 80161a0:	78fa      	ldrb	r2, [r7, #3]
 80161a2:	4611      	mov	r1, r2
 80161a4:	6878      	ldr	r0, [r7, #4]
 80161a6:	4798      	blx	r3
 80161a8:	4603      	mov	r3, r0
 80161aa:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80161ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80161ae:	4618      	mov	r0, r3
 80161b0:	3710      	adds	r7, #16
 80161b2:	46bd      	mov	sp, r7
 80161b4:	bd80      	pop	{r7, pc}

080161b6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80161b6:	b580      	push	{r7, lr}
 80161b8:	b084      	sub	sp, #16
 80161ba:	af00      	add	r7, sp, #0
 80161bc:	6078      	str	r0, [r7, #4]
 80161be:	460b      	mov	r3, r1
 80161c0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80161c2:	2300      	movs	r3, #0
 80161c4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80161c6:	687b      	ldr	r3, [r7, #4]
 80161c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80161cc:	685b      	ldr	r3, [r3, #4]
 80161ce:	78fa      	ldrb	r2, [r7, #3]
 80161d0:	4611      	mov	r1, r2
 80161d2:	6878      	ldr	r0, [r7, #4]
 80161d4:	4798      	blx	r3
 80161d6:	4603      	mov	r3, r0
 80161d8:	2b00      	cmp	r3, #0
 80161da:	d001      	beq.n	80161e0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80161dc:	2303      	movs	r3, #3
 80161de:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80161e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80161e2:	4618      	mov	r0, r3
 80161e4:	3710      	adds	r7, #16
 80161e6:	46bd      	mov	sp, r7
 80161e8:	bd80      	pop	{r7, pc}

080161ea <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80161ea:	b580      	push	{r7, lr}
 80161ec:	b084      	sub	sp, #16
 80161ee:	af00      	add	r7, sp, #0
 80161f0:	6078      	str	r0, [r7, #4]
 80161f2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80161f4:	687b      	ldr	r3, [r7, #4]
 80161f6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80161fa:	6839      	ldr	r1, [r7, #0]
 80161fc:	4618      	mov	r0, r3
 80161fe:	f001 f936 	bl	801746e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8016202:	687b      	ldr	r3, [r7, #4]
 8016204:	2201      	movs	r2, #1
 8016206:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801620a:	687b      	ldr	r3, [r7, #4]
 801620c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8016210:	461a      	mov	r2, r3
 8016212:	687b      	ldr	r3, [r7, #4]
 8016214:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8016218:	687b      	ldr	r3, [r7, #4]
 801621a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801621e:	f003 031f 	and.w	r3, r3, #31
 8016222:	2b02      	cmp	r3, #2
 8016224:	d01a      	beq.n	801625c <USBD_LL_SetupStage+0x72>
 8016226:	2b02      	cmp	r3, #2
 8016228:	d822      	bhi.n	8016270 <USBD_LL_SetupStage+0x86>
 801622a:	2b00      	cmp	r3, #0
 801622c:	d002      	beq.n	8016234 <USBD_LL_SetupStage+0x4a>
 801622e:	2b01      	cmp	r3, #1
 8016230:	d00a      	beq.n	8016248 <USBD_LL_SetupStage+0x5e>
 8016232:	e01d      	b.n	8016270 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8016234:	687b      	ldr	r3, [r7, #4]
 8016236:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801623a:	4619      	mov	r1, r3
 801623c:	6878      	ldr	r0, [r7, #4]
 801623e:	f000 fb63 	bl	8016908 <USBD_StdDevReq>
 8016242:	4603      	mov	r3, r0
 8016244:	73fb      	strb	r3, [r7, #15]
      break;
 8016246:	e020      	b.n	801628a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8016248:	687b      	ldr	r3, [r7, #4]
 801624a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801624e:	4619      	mov	r1, r3
 8016250:	6878      	ldr	r0, [r7, #4]
 8016252:	f000 fbcb 	bl	80169ec <USBD_StdItfReq>
 8016256:	4603      	mov	r3, r0
 8016258:	73fb      	strb	r3, [r7, #15]
      break;
 801625a:	e016      	b.n	801628a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 801625c:	687b      	ldr	r3, [r7, #4]
 801625e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8016262:	4619      	mov	r1, r3
 8016264:	6878      	ldr	r0, [r7, #4]
 8016266:	f000 fc2d 	bl	8016ac4 <USBD_StdEPReq>
 801626a:	4603      	mov	r3, r0
 801626c:	73fb      	strb	r3, [r7, #15]
      break;
 801626e:	e00c      	b.n	801628a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8016270:	687b      	ldr	r3, [r7, #4]
 8016272:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8016276:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801627a:	b2db      	uxtb	r3, r3
 801627c:	4619      	mov	r1, r3
 801627e:	6878      	ldr	r0, [r7, #4]
 8016280:	f001 fe5a 	bl	8017f38 <USBD_LL_StallEP>
 8016284:	4603      	mov	r3, r0
 8016286:	73fb      	strb	r3, [r7, #15]
      break;
 8016288:	bf00      	nop
  }

  return ret;
 801628a:	7bfb      	ldrb	r3, [r7, #15]
}
 801628c:	4618      	mov	r0, r3
 801628e:	3710      	adds	r7, #16
 8016290:	46bd      	mov	sp, r7
 8016292:	bd80      	pop	{r7, pc}

08016294 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8016294:	b580      	push	{r7, lr}
 8016296:	b086      	sub	sp, #24
 8016298:	af00      	add	r7, sp, #0
 801629a:	60f8      	str	r0, [r7, #12]
 801629c:	460b      	mov	r3, r1
 801629e:	607a      	str	r2, [r7, #4]
 80162a0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80162a2:	2300      	movs	r3, #0
 80162a4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80162a6:	7afb      	ldrb	r3, [r7, #11]
 80162a8:	2b00      	cmp	r3, #0
 80162aa:	d16e      	bne.n	801638a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80162ac:	68fb      	ldr	r3, [r7, #12]
 80162ae:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80162b2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80162b4:	68fb      	ldr	r3, [r7, #12]
 80162b6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80162ba:	2b03      	cmp	r3, #3
 80162bc:	f040 8098 	bne.w	80163f0 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80162c0:	693b      	ldr	r3, [r7, #16]
 80162c2:	689a      	ldr	r2, [r3, #8]
 80162c4:	693b      	ldr	r3, [r7, #16]
 80162c6:	68db      	ldr	r3, [r3, #12]
 80162c8:	429a      	cmp	r2, r3
 80162ca:	d913      	bls.n	80162f4 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80162cc:	693b      	ldr	r3, [r7, #16]
 80162ce:	689a      	ldr	r2, [r3, #8]
 80162d0:	693b      	ldr	r3, [r7, #16]
 80162d2:	68db      	ldr	r3, [r3, #12]
 80162d4:	1ad2      	subs	r2, r2, r3
 80162d6:	693b      	ldr	r3, [r7, #16]
 80162d8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80162da:	693b      	ldr	r3, [r7, #16]
 80162dc:	68da      	ldr	r2, [r3, #12]
 80162de:	693b      	ldr	r3, [r7, #16]
 80162e0:	689b      	ldr	r3, [r3, #8]
 80162e2:	4293      	cmp	r3, r2
 80162e4:	bf28      	it	cs
 80162e6:	4613      	movcs	r3, r2
 80162e8:	461a      	mov	r2, r3
 80162ea:	6879      	ldr	r1, [r7, #4]
 80162ec:	68f8      	ldr	r0, [r7, #12]
 80162ee:	f001 f9be 	bl	801766e <USBD_CtlContinueRx>
 80162f2:	e07d      	b.n	80163f0 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80162f4:	68fb      	ldr	r3, [r7, #12]
 80162f6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80162fa:	f003 031f 	and.w	r3, r3, #31
 80162fe:	2b02      	cmp	r3, #2
 8016300:	d014      	beq.n	801632c <USBD_LL_DataOutStage+0x98>
 8016302:	2b02      	cmp	r3, #2
 8016304:	d81d      	bhi.n	8016342 <USBD_LL_DataOutStage+0xae>
 8016306:	2b00      	cmp	r3, #0
 8016308:	d002      	beq.n	8016310 <USBD_LL_DataOutStage+0x7c>
 801630a:	2b01      	cmp	r3, #1
 801630c:	d003      	beq.n	8016316 <USBD_LL_DataOutStage+0x82>
 801630e:	e018      	b.n	8016342 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8016310:	2300      	movs	r3, #0
 8016312:	75bb      	strb	r3, [r7, #22]
            break;
 8016314:	e018      	b.n	8016348 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8016316:	68fb      	ldr	r3, [r7, #12]
 8016318:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 801631c:	b2db      	uxtb	r3, r3
 801631e:	4619      	mov	r1, r3
 8016320:	68f8      	ldr	r0, [r7, #12]
 8016322:	f000 fa64 	bl	80167ee <USBD_CoreFindIF>
 8016326:	4603      	mov	r3, r0
 8016328:	75bb      	strb	r3, [r7, #22]
            break;
 801632a:	e00d      	b.n	8016348 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 801632c:	68fb      	ldr	r3, [r7, #12]
 801632e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8016332:	b2db      	uxtb	r3, r3
 8016334:	4619      	mov	r1, r3
 8016336:	68f8      	ldr	r0, [r7, #12]
 8016338:	f000 fa66 	bl	8016808 <USBD_CoreFindEP>
 801633c:	4603      	mov	r3, r0
 801633e:	75bb      	strb	r3, [r7, #22]
            break;
 8016340:	e002      	b.n	8016348 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8016342:	2300      	movs	r3, #0
 8016344:	75bb      	strb	r3, [r7, #22]
            break;
 8016346:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8016348:	7dbb      	ldrb	r3, [r7, #22]
 801634a:	2b00      	cmp	r3, #0
 801634c:	d119      	bne.n	8016382 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801634e:	68fb      	ldr	r3, [r7, #12]
 8016350:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016354:	b2db      	uxtb	r3, r3
 8016356:	2b03      	cmp	r3, #3
 8016358:	d113      	bne.n	8016382 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 801635a:	7dba      	ldrb	r2, [r7, #22]
 801635c:	68fb      	ldr	r3, [r7, #12]
 801635e:	32ae      	adds	r2, #174	@ 0xae
 8016360:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016364:	691b      	ldr	r3, [r3, #16]
 8016366:	2b00      	cmp	r3, #0
 8016368:	d00b      	beq.n	8016382 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 801636a:	7dba      	ldrb	r2, [r7, #22]
 801636c:	68fb      	ldr	r3, [r7, #12]
 801636e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8016372:	7dba      	ldrb	r2, [r7, #22]
 8016374:	68fb      	ldr	r3, [r7, #12]
 8016376:	32ae      	adds	r2, #174	@ 0xae
 8016378:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801637c:	691b      	ldr	r3, [r3, #16]
 801637e:	68f8      	ldr	r0, [r7, #12]
 8016380:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8016382:	68f8      	ldr	r0, [r7, #12]
 8016384:	f001 f984 	bl	8017690 <USBD_CtlSendStatus>
 8016388:	e032      	b.n	80163f0 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 801638a:	7afb      	ldrb	r3, [r7, #11]
 801638c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016390:	b2db      	uxtb	r3, r3
 8016392:	4619      	mov	r1, r3
 8016394:	68f8      	ldr	r0, [r7, #12]
 8016396:	f000 fa37 	bl	8016808 <USBD_CoreFindEP>
 801639a:	4603      	mov	r3, r0
 801639c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801639e:	7dbb      	ldrb	r3, [r7, #22]
 80163a0:	2bff      	cmp	r3, #255	@ 0xff
 80163a2:	d025      	beq.n	80163f0 <USBD_LL_DataOutStage+0x15c>
 80163a4:	7dbb      	ldrb	r3, [r7, #22]
 80163a6:	2b00      	cmp	r3, #0
 80163a8:	d122      	bne.n	80163f0 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80163aa:	68fb      	ldr	r3, [r7, #12]
 80163ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80163b0:	b2db      	uxtb	r3, r3
 80163b2:	2b03      	cmp	r3, #3
 80163b4:	d117      	bne.n	80163e6 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80163b6:	7dba      	ldrb	r2, [r7, #22]
 80163b8:	68fb      	ldr	r3, [r7, #12]
 80163ba:	32ae      	adds	r2, #174	@ 0xae
 80163bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80163c0:	699b      	ldr	r3, [r3, #24]
 80163c2:	2b00      	cmp	r3, #0
 80163c4:	d00f      	beq.n	80163e6 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80163c6:	7dba      	ldrb	r2, [r7, #22]
 80163c8:	68fb      	ldr	r3, [r7, #12]
 80163ca:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80163ce:	7dba      	ldrb	r2, [r7, #22]
 80163d0:	68fb      	ldr	r3, [r7, #12]
 80163d2:	32ae      	adds	r2, #174	@ 0xae
 80163d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80163d8:	699b      	ldr	r3, [r3, #24]
 80163da:	7afa      	ldrb	r2, [r7, #11]
 80163dc:	4611      	mov	r1, r2
 80163de:	68f8      	ldr	r0, [r7, #12]
 80163e0:	4798      	blx	r3
 80163e2:	4603      	mov	r3, r0
 80163e4:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80163e6:	7dfb      	ldrb	r3, [r7, #23]
 80163e8:	2b00      	cmp	r3, #0
 80163ea:	d001      	beq.n	80163f0 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80163ec:	7dfb      	ldrb	r3, [r7, #23]
 80163ee:	e000      	b.n	80163f2 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80163f0:	2300      	movs	r3, #0
}
 80163f2:	4618      	mov	r0, r3
 80163f4:	3718      	adds	r7, #24
 80163f6:	46bd      	mov	sp, r7
 80163f8:	bd80      	pop	{r7, pc}

080163fa <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80163fa:	b580      	push	{r7, lr}
 80163fc:	b086      	sub	sp, #24
 80163fe:	af00      	add	r7, sp, #0
 8016400:	60f8      	str	r0, [r7, #12]
 8016402:	460b      	mov	r3, r1
 8016404:	607a      	str	r2, [r7, #4]
 8016406:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8016408:	7afb      	ldrb	r3, [r7, #11]
 801640a:	2b00      	cmp	r3, #0
 801640c:	d16f      	bne.n	80164ee <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 801640e:	68fb      	ldr	r3, [r7, #12]
 8016410:	3314      	adds	r3, #20
 8016412:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8016414:	68fb      	ldr	r3, [r7, #12]
 8016416:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 801641a:	2b02      	cmp	r3, #2
 801641c:	d15a      	bne.n	80164d4 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 801641e:	693b      	ldr	r3, [r7, #16]
 8016420:	689a      	ldr	r2, [r3, #8]
 8016422:	693b      	ldr	r3, [r7, #16]
 8016424:	68db      	ldr	r3, [r3, #12]
 8016426:	429a      	cmp	r2, r3
 8016428:	d914      	bls.n	8016454 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 801642a:	693b      	ldr	r3, [r7, #16]
 801642c:	689a      	ldr	r2, [r3, #8]
 801642e:	693b      	ldr	r3, [r7, #16]
 8016430:	68db      	ldr	r3, [r3, #12]
 8016432:	1ad2      	subs	r2, r2, r3
 8016434:	693b      	ldr	r3, [r7, #16]
 8016436:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8016438:	693b      	ldr	r3, [r7, #16]
 801643a:	689b      	ldr	r3, [r3, #8]
 801643c:	461a      	mov	r2, r3
 801643e:	6879      	ldr	r1, [r7, #4]
 8016440:	68f8      	ldr	r0, [r7, #12]
 8016442:	f001 f8e6 	bl	8017612 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8016446:	2300      	movs	r3, #0
 8016448:	2200      	movs	r2, #0
 801644a:	2100      	movs	r1, #0
 801644c:	68f8      	ldr	r0, [r7, #12]
 801644e:	f001 fe1d 	bl	801808c <USBD_LL_PrepareReceive>
 8016452:	e03f      	b.n	80164d4 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8016454:	693b      	ldr	r3, [r7, #16]
 8016456:	68da      	ldr	r2, [r3, #12]
 8016458:	693b      	ldr	r3, [r7, #16]
 801645a:	689b      	ldr	r3, [r3, #8]
 801645c:	429a      	cmp	r2, r3
 801645e:	d11c      	bne.n	801649a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8016460:	693b      	ldr	r3, [r7, #16]
 8016462:	685a      	ldr	r2, [r3, #4]
 8016464:	693b      	ldr	r3, [r7, #16]
 8016466:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8016468:	429a      	cmp	r2, r3
 801646a:	d316      	bcc.n	801649a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 801646c:	693b      	ldr	r3, [r7, #16]
 801646e:	685a      	ldr	r2, [r3, #4]
 8016470:	68fb      	ldr	r3, [r7, #12]
 8016472:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8016476:	429a      	cmp	r2, r3
 8016478:	d20f      	bcs.n	801649a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801647a:	2200      	movs	r2, #0
 801647c:	2100      	movs	r1, #0
 801647e:	68f8      	ldr	r0, [r7, #12]
 8016480:	f001 f8c7 	bl	8017612 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8016484:	68fb      	ldr	r3, [r7, #12]
 8016486:	2200      	movs	r2, #0
 8016488:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801648c:	2300      	movs	r3, #0
 801648e:	2200      	movs	r2, #0
 8016490:	2100      	movs	r1, #0
 8016492:	68f8      	ldr	r0, [r7, #12]
 8016494:	f001 fdfa 	bl	801808c <USBD_LL_PrepareReceive>
 8016498:	e01c      	b.n	80164d4 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801649a:	68fb      	ldr	r3, [r7, #12]
 801649c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80164a0:	b2db      	uxtb	r3, r3
 80164a2:	2b03      	cmp	r3, #3
 80164a4:	d10f      	bne.n	80164c6 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80164a6:	68fb      	ldr	r3, [r7, #12]
 80164a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80164ac:	68db      	ldr	r3, [r3, #12]
 80164ae:	2b00      	cmp	r3, #0
 80164b0:	d009      	beq.n	80164c6 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80164b2:	68fb      	ldr	r3, [r7, #12]
 80164b4:	2200      	movs	r2, #0
 80164b6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80164ba:	68fb      	ldr	r3, [r7, #12]
 80164bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80164c0:	68db      	ldr	r3, [r3, #12]
 80164c2:	68f8      	ldr	r0, [r7, #12]
 80164c4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80164c6:	2180      	movs	r1, #128	@ 0x80
 80164c8:	68f8      	ldr	r0, [r7, #12]
 80164ca:	f001 fd35 	bl	8017f38 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80164ce:	68f8      	ldr	r0, [r7, #12]
 80164d0:	f001 f8f1 	bl	80176b6 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80164d4:	68fb      	ldr	r3, [r7, #12]
 80164d6:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80164da:	2b00      	cmp	r3, #0
 80164dc:	d03a      	beq.n	8016554 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80164de:	68f8      	ldr	r0, [r7, #12]
 80164e0:	f7ff fe42 	bl	8016168 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80164e4:	68fb      	ldr	r3, [r7, #12]
 80164e6:	2200      	movs	r2, #0
 80164e8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80164ec:	e032      	b.n	8016554 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80164ee:	7afb      	ldrb	r3, [r7, #11]
 80164f0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80164f4:	b2db      	uxtb	r3, r3
 80164f6:	4619      	mov	r1, r3
 80164f8:	68f8      	ldr	r0, [r7, #12]
 80164fa:	f000 f985 	bl	8016808 <USBD_CoreFindEP>
 80164fe:	4603      	mov	r3, r0
 8016500:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016502:	7dfb      	ldrb	r3, [r7, #23]
 8016504:	2bff      	cmp	r3, #255	@ 0xff
 8016506:	d025      	beq.n	8016554 <USBD_LL_DataInStage+0x15a>
 8016508:	7dfb      	ldrb	r3, [r7, #23]
 801650a:	2b00      	cmp	r3, #0
 801650c:	d122      	bne.n	8016554 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801650e:	68fb      	ldr	r3, [r7, #12]
 8016510:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016514:	b2db      	uxtb	r3, r3
 8016516:	2b03      	cmp	r3, #3
 8016518:	d11c      	bne.n	8016554 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 801651a:	7dfa      	ldrb	r2, [r7, #23]
 801651c:	68fb      	ldr	r3, [r7, #12]
 801651e:	32ae      	adds	r2, #174	@ 0xae
 8016520:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016524:	695b      	ldr	r3, [r3, #20]
 8016526:	2b00      	cmp	r3, #0
 8016528:	d014      	beq.n	8016554 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 801652a:	7dfa      	ldrb	r2, [r7, #23]
 801652c:	68fb      	ldr	r3, [r7, #12]
 801652e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8016532:	7dfa      	ldrb	r2, [r7, #23]
 8016534:	68fb      	ldr	r3, [r7, #12]
 8016536:	32ae      	adds	r2, #174	@ 0xae
 8016538:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801653c:	695b      	ldr	r3, [r3, #20]
 801653e:	7afa      	ldrb	r2, [r7, #11]
 8016540:	4611      	mov	r1, r2
 8016542:	68f8      	ldr	r0, [r7, #12]
 8016544:	4798      	blx	r3
 8016546:	4603      	mov	r3, r0
 8016548:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 801654a:	7dbb      	ldrb	r3, [r7, #22]
 801654c:	2b00      	cmp	r3, #0
 801654e:	d001      	beq.n	8016554 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8016550:	7dbb      	ldrb	r3, [r7, #22]
 8016552:	e000      	b.n	8016556 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8016554:	2300      	movs	r3, #0
}
 8016556:	4618      	mov	r0, r3
 8016558:	3718      	adds	r7, #24
 801655a:	46bd      	mov	sp, r7
 801655c:	bd80      	pop	{r7, pc}

0801655e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 801655e:	b580      	push	{r7, lr}
 8016560:	b084      	sub	sp, #16
 8016562:	af00      	add	r7, sp, #0
 8016564:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8016566:	2300      	movs	r3, #0
 8016568:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801656a:	687b      	ldr	r3, [r7, #4]
 801656c:	2201      	movs	r2, #1
 801656e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8016572:	687b      	ldr	r3, [r7, #4]
 8016574:	2200      	movs	r2, #0
 8016576:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 801657a:	687b      	ldr	r3, [r7, #4]
 801657c:	2200      	movs	r2, #0
 801657e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8016580:	687b      	ldr	r3, [r7, #4]
 8016582:	2200      	movs	r2, #0
 8016584:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8016588:	687b      	ldr	r3, [r7, #4]
 801658a:	2200      	movs	r2, #0
 801658c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8016590:	687b      	ldr	r3, [r7, #4]
 8016592:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016596:	2b00      	cmp	r3, #0
 8016598:	d014      	beq.n	80165c4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 801659a:	687b      	ldr	r3, [r7, #4]
 801659c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80165a0:	685b      	ldr	r3, [r3, #4]
 80165a2:	2b00      	cmp	r3, #0
 80165a4:	d00e      	beq.n	80165c4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80165a6:	687b      	ldr	r3, [r7, #4]
 80165a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80165ac:	685b      	ldr	r3, [r3, #4]
 80165ae:	687a      	ldr	r2, [r7, #4]
 80165b0:	6852      	ldr	r2, [r2, #4]
 80165b2:	b2d2      	uxtb	r2, r2
 80165b4:	4611      	mov	r1, r2
 80165b6:	6878      	ldr	r0, [r7, #4]
 80165b8:	4798      	blx	r3
 80165ba:	4603      	mov	r3, r0
 80165bc:	2b00      	cmp	r3, #0
 80165be:	d001      	beq.n	80165c4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80165c0:	2303      	movs	r3, #3
 80165c2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80165c4:	2340      	movs	r3, #64	@ 0x40
 80165c6:	2200      	movs	r2, #0
 80165c8:	2100      	movs	r1, #0
 80165ca:	6878      	ldr	r0, [r7, #4]
 80165cc:	f001 fc6f 	bl	8017eae <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80165d0:	687b      	ldr	r3, [r7, #4]
 80165d2:	2201      	movs	r2, #1
 80165d4:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80165d8:	687b      	ldr	r3, [r7, #4]
 80165da:	2240      	movs	r2, #64	@ 0x40
 80165dc:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80165e0:	2340      	movs	r3, #64	@ 0x40
 80165e2:	2200      	movs	r2, #0
 80165e4:	2180      	movs	r1, #128	@ 0x80
 80165e6:	6878      	ldr	r0, [r7, #4]
 80165e8:	f001 fc61 	bl	8017eae <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80165ec:	687b      	ldr	r3, [r7, #4]
 80165ee:	2201      	movs	r2, #1
 80165f0:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80165f2:	687b      	ldr	r3, [r7, #4]
 80165f4:	2240      	movs	r2, #64	@ 0x40
 80165f6:	621a      	str	r2, [r3, #32]

  return ret;
 80165f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80165fa:	4618      	mov	r0, r3
 80165fc:	3710      	adds	r7, #16
 80165fe:	46bd      	mov	sp, r7
 8016600:	bd80      	pop	{r7, pc}

08016602 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8016602:	b480      	push	{r7}
 8016604:	b083      	sub	sp, #12
 8016606:	af00      	add	r7, sp, #0
 8016608:	6078      	str	r0, [r7, #4]
 801660a:	460b      	mov	r3, r1
 801660c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 801660e:	687b      	ldr	r3, [r7, #4]
 8016610:	78fa      	ldrb	r2, [r7, #3]
 8016612:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8016614:	2300      	movs	r3, #0
}
 8016616:	4618      	mov	r0, r3
 8016618:	370c      	adds	r7, #12
 801661a:	46bd      	mov	sp, r7
 801661c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016620:	4770      	bx	lr

08016622 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8016622:	b480      	push	{r7}
 8016624:	b083      	sub	sp, #12
 8016626:	af00      	add	r7, sp, #0
 8016628:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 801662a:	687b      	ldr	r3, [r7, #4]
 801662c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016630:	b2db      	uxtb	r3, r3
 8016632:	2b04      	cmp	r3, #4
 8016634:	d006      	beq.n	8016644 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8016636:	687b      	ldr	r3, [r7, #4]
 8016638:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801663c:	b2da      	uxtb	r2, r3
 801663e:	687b      	ldr	r3, [r7, #4]
 8016640:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8016644:	687b      	ldr	r3, [r7, #4]
 8016646:	2204      	movs	r2, #4
 8016648:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 801664c:	2300      	movs	r3, #0
}
 801664e:	4618      	mov	r0, r3
 8016650:	370c      	adds	r7, #12
 8016652:	46bd      	mov	sp, r7
 8016654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016658:	4770      	bx	lr

0801665a <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 801665a:	b480      	push	{r7}
 801665c:	b083      	sub	sp, #12
 801665e:	af00      	add	r7, sp, #0
 8016660:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8016662:	687b      	ldr	r3, [r7, #4]
 8016664:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016668:	b2db      	uxtb	r3, r3
 801666a:	2b04      	cmp	r3, #4
 801666c:	d106      	bne.n	801667c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 801666e:	687b      	ldr	r3, [r7, #4]
 8016670:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8016674:	b2da      	uxtb	r2, r3
 8016676:	687b      	ldr	r3, [r7, #4]
 8016678:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 801667c:	2300      	movs	r3, #0
}
 801667e:	4618      	mov	r0, r3
 8016680:	370c      	adds	r7, #12
 8016682:	46bd      	mov	sp, r7
 8016684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016688:	4770      	bx	lr

0801668a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 801668a:	b580      	push	{r7, lr}
 801668c:	b082      	sub	sp, #8
 801668e:	af00      	add	r7, sp, #0
 8016690:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016692:	687b      	ldr	r3, [r7, #4]
 8016694:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016698:	b2db      	uxtb	r3, r3
 801669a:	2b03      	cmp	r3, #3
 801669c:	d110      	bne.n	80166c0 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 801669e:	687b      	ldr	r3, [r7, #4]
 80166a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80166a4:	2b00      	cmp	r3, #0
 80166a6:	d00b      	beq.n	80166c0 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80166a8:	687b      	ldr	r3, [r7, #4]
 80166aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80166ae:	69db      	ldr	r3, [r3, #28]
 80166b0:	2b00      	cmp	r3, #0
 80166b2:	d005      	beq.n	80166c0 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80166b4:	687b      	ldr	r3, [r7, #4]
 80166b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80166ba:	69db      	ldr	r3, [r3, #28]
 80166bc:	6878      	ldr	r0, [r7, #4]
 80166be:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80166c0:	2300      	movs	r3, #0
}
 80166c2:	4618      	mov	r0, r3
 80166c4:	3708      	adds	r7, #8
 80166c6:	46bd      	mov	sp, r7
 80166c8:	bd80      	pop	{r7, pc}

080166ca <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80166ca:	b580      	push	{r7, lr}
 80166cc:	b082      	sub	sp, #8
 80166ce:	af00      	add	r7, sp, #0
 80166d0:	6078      	str	r0, [r7, #4]
 80166d2:	460b      	mov	r3, r1
 80166d4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80166d6:	687b      	ldr	r3, [r7, #4]
 80166d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80166dc:	687b      	ldr	r3, [r7, #4]
 80166de:	32ae      	adds	r2, #174	@ 0xae
 80166e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80166e4:	2b00      	cmp	r3, #0
 80166e6:	d101      	bne.n	80166ec <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80166e8:	2303      	movs	r3, #3
 80166ea:	e01c      	b.n	8016726 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80166ec:	687b      	ldr	r3, [r7, #4]
 80166ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80166f2:	b2db      	uxtb	r3, r3
 80166f4:	2b03      	cmp	r3, #3
 80166f6:	d115      	bne.n	8016724 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80166f8:	687b      	ldr	r3, [r7, #4]
 80166fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80166fe:	687b      	ldr	r3, [r7, #4]
 8016700:	32ae      	adds	r2, #174	@ 0xae
 8016702:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016706:	6a1b      	ldr	r3, [r3, #32]
 8016708:	2b00      	cmp	r3, #0
 801670a:	d00b      	beq.n	8016724 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 801670c:	687b      	ldr	r3, [r7, #4]
 801670e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016712:	687b      	ldr	r3, [r7, #4]
 8016714:	32ae      	adds	r2, #174	@ 0xae
 8016716:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801671a:	6a1b      	ldr	r3, [r3, #32]
 801671c:	78fa      	ldrb	r2, [r7, #3]
 801671e:	4611      	mov	r1, r2
 8016720:	6878      	ldr	r0, [r7, #4]
 8016722:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8016724:	2300      	movs	r3, #0
}
 8016726:	4618      	mov	r0, r3
 8016728:	3708      	adds	r7, #8
 801672a:	46bd      	mov	sp, r7
 801672c:	bd80      	pop	{r7, pc}

0801672e <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 801672e:	b580      	push	{r7, lr}
 8016730:	b082      	sub	sp, #8
 8016732:	af00      	add	r7, sp, #0
 8016734:	6078      	str	r0, [r7, #4]
 8016736:	460b      	mov	r3, r1
 8016738:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 801673a:	687b      	ldr	r3, [r7, #4]
 801673c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016740:	687b      	ldr	r3, [r7, #4]
 8016742:	32ae      	adds	r2, #174	@ 0xae
 8016744:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016748:	2b00      	cmp	r3, #0
 801674a:	d101      	bne.n	8016750 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 801674c:	2303      	movs	r3, #3
 801674e:	e01c      	b.n	801678a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016750:	687b      	ldr	r3, [r7, #4]
 8016752:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016756:	b2db      	uxtb	r3, r3
 8016758:	2b03      	cmp	r3, #3
 801675a:	d115      	bne.n	8016788 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 801675c:	687b      	ldr	r3, [r7, #4]
 801675e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016762:	687b      	ldr	r3, [r7, #4]
 8016764:	32ae      	adds	r2, #174	@ 0xae
 8016766:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801676a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801676c:	2b00      	cmp	r3, #0
 801676e:	d00b      	beq.n	8016788 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8016770:	687b      	ldr	r3, [r7, #4]
 8016772:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016776:	687b      	ldr	r3, [r7, #4]
 8016778:	32ae      	adds	r2, #174	@ 0xae
 801677a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801677e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016780:	78fa      	ldrb	r2, [r7, #3]
 8016782:	4611      	mov	r1, r2
 8016784:	6878      	ldr	r0, [r7, #4]
 8016786:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8016788:	2300      	movs	r3, #0
}
 801678a:	4618      	mov	r0, r3
 801678c:	3708      	adds	r7, #8
 801678e:	46bd      	mov	sp, r7
 8016790:	bd80      	pop	{r7, pc}

08016792 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8016792:	b480      	push	{r7}
 8016794:	b083      	sub	sp, #12
 8016796:	af00      	add	r7, sp, #0
 8016798:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801679a:	2300      	movs	r3, #0
}
 801679c:	4618      	mov	r0, r3
 801679e:	370c      	adds	r7, #12
 80167a0:	46bd      	mov	sp, r7
 80167a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167a6:	4770      	bx	lr

080167a8 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80167a8:	b580      	push	{r7, lr}
 80167aa:	b084      	sub	sp, #16
 80167ac:	af00      	add	r7, sp, #0
 80167ae:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80167b0:	2300      	movs	r3, #0
 80167b2:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80167b4:	687b      	ldr	r3, [r7, #4]
 80167b6:	2201      	movs	r2, #1
 80167b8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80167bc:	687b      	ldr	r3, [r7, #4]
 80167be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80167c2:	2b00      	cmp	r3, #0
 80167c4:	d00e      	beq.n	80167e4 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80167c6:	687b      	ldr	r3, [r7, #4]
 80167c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80167cc:	685b      	ldr	r3, [r3, #4]
 80167ce:	687a      	ldr	r2, [r7, #4]
 80167d0:	6852      	ldr	r2, [r2, #4]
 80167d2:	b2d2      	uxtb	r2, r2
 80167d4:	4611      	mov	r1, r2
 80167d6:	6878      	ldr	r0, [r7, #4]
 80167d8:	4798      	blx	r3
 80167da:	4603      	mov	r3, r0
 80167dc:	2b00      	cmp	r3, #0
 80167de:	d001      	beq.n	80167e4 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80167e0:	2303      	movs	r3, #3
 80167e2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80167e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80167e6:	4618      	mov	r0, r3
 80167e8:	3710      	adds	r7, #16
 80167ea:	46bd      	mov	sp, r7
 80167ec:	bd80      	pop	{r7, pc}

080167ee <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80167ee:	b480      	push	{r7}
 80167f0:	b083      	sub	sp, #12
 80167f2:	af00      	add	r7, sp, #0
 80167f4:	6078      	str	r0, [r7, #4]
 80167f6:	460b      	mov	r3, r1
 80167f8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80167fa:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80167fc:	4618      	mov	r0, r3
 80167fe:	370c      	adds	r7, #12
 8016800:	46bd      	mov	sp, r7
 8016802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016806:	4770      	bx	lr

08016808 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8016808:	b480      	push	{r7}
 801680a:	b083      	sub	sp, #12
 801680c:	af00      	add	r7, sp, #0
 801680e:	6078      	str	r0, [r7, #4]
 8016810:	460b      	mov	r3, r1
 8016812:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8016814:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8016816:	4618      	mov	r0, r3
 8016818:	370c      	adds	r7, #12
 801681a:	46bd      	mov	sp, r7
 801681c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016820:	4770      	bx	lr

08016822 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8016822:	b580      	push	{r7, lr}
 8016824:	b086      	sub	sp, #24
 8016826:	af00      	add	r7, sp, #0
 8016828:	6078      	str	r0, [r7, #4]
 801682a:	460b      	mov	r3, r1
 801682c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 801682e:	687b      	ldr	r3, [r7, #4]
 8016830:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8016832:	687b      	ldr	r3, [r7, #4]
 8016834:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8016836:	2300      	movs	r3, #0
 8016838:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 801683a:	68fb      	ldr	r3, [r7, #12]
 801683c:	885b      	ldrh	r3, [r3, #2]
 801683e:	b29b      	uxth	r3, r3
 8016840:	68fa      	ldr	r2, [r7, #12]
 8016842:	7812      	ldrb	r2, [r2, #0]
 8016844:	4293      	cmp	r3, r2
 8016846:	d91f      	bls.n	8016888 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8016848:	68fb      	ldr	r3, [r7, #12]
 801684a:	781b      	ldrb	r3, [r3, #0]
 801684c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 801684e:	e013      	b.n	8016878 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8016850:	f107 030a 	add.w	r3, r7, #10
 8016854:	4619      	mov	r1, r3
 8016856:	6978      	ldr	r0, [r7, #20]
 8016858:	f000 f81b 	bl	8016892 <USBD_GetNextDesc>
 801685c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 801685e:	697b      	ldr	r3, [r7, #20]
 8016860:	785b      	ldrb	r3, [r3, #1]
 8016862:	2b05      	cmp	r3, #5
 8016864:	d108      	bne.n	8016878 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8016866:	697b      	ldr	r3, [r7, #20]
 8016868:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 801686a:	693b      	ldr	r3, [r7, #16]
 801686c:	789b      	ldrb	r3, [r3, #2]
 801686e:	78fa      	ldrb	r2, [r7, #3]
 8016870:	429a      	cmp	r2, r3
 8016872:	d008      	beq.n	8016886 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8016874:	2300      	movs	r3, #0
 8016876:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8016878:	68fb      	ldr	r3, [r7, #12]
 801687a:	885b      	ldrh	r3, [r3, #2]
 801687c:	b29a      	uxth	r2, r3
 801687e:	897b      	ldrh	r3, [r7, #10]
 8016880:	429a      	cmp	r2, r3
 8016882:	d8e5      	bhi.n	8016850 <USBD_GetEpDesc+0x2e>
 8016884:	e000      	b.n	8016888 <USBD_GetEpDesc+0x66>
          break;
 8016886:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8016888:	693b      	ldr	r3, [r7, #16]
}
 801688a:	4618      	mov	r0, r3
 801688c:	3718      	adds	r7, #24
 801688e:	46bd      	mov	sp, r7
 8016890:	bd80      	pop	{r7, pc}

08016892 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8016892:	b480      	push	{r7}
 8016894:	b085      	sub	sp, #20
 8016896:	af00      	add	r7, sp, #0
 8016898:	6078      	str	r0, [r7, #4]
 801689a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 801689c:	687b      	ldr	r3, [r7, #4]
 801689e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80168a0:	683b      	ldr	r3, [r7, #0]
 80168a2:	881b      	ldrh	r3, [r3, #0]
 80168a4:	68fa      	ldr	r2, [r7, #12]
 80168a6:	7812      	ldrb	r2, [r2, #0]
 80168a8:	4413      	add	r3, r2
 80168aa:	b29a      	uxth	r2, r3
 80168ac:	683b      	ldr	r3, [r7, #0]
 80168ae:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80168b0:	68fb      	ldr	r3, [r7, #12]
 80168b2:	781b      	ldrb	r3, [r3, #0]
 80168b4:	461a      	mov	r2, r3
 80168b6:	687b      	ldr	r3, [r7, #4]
 80168b8:	4413      	add	r3, r2
 80168ba:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80168bc:	68fb      	ldr	r3, [r7, #12]
}
 80168be:	4618      	mov	r0, r3
 80168c0:	3714      	adds	r7, #20
 80168c2:	46bd      	mov	sp, r7
 80168c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168c8:	4770      	bx	lr

080168ca <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80168ca:	b480      	push	{r7}
 80168cc:	b087      	sub	sp, #28
 80168ce:	af00      	add	r7, sp, #0
 80168d0:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80168d2:	687b      	ldr	r3, [r7, #4]
 80168d4:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80168d6:	697b      	ldr	r3, [r7, #20]
 80168d8:	781b      	ldrb	r3, [r3, #0]
 80168da:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80168dc:	697b      	ldr	r3, [r7, #20]
 80168de:	3301      	adds	r3, #1
 80168e0:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80168e2:	697b      	ldr	r3, [r7, #20]
 80168e4:	781b      	ldrb	r3, [r3, #0]
 80168e6:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80168e8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80168ec:	021b      	lsls	r3, r3, #8
 80168ee:	b21a      	sxth	r2, r3
 80168f0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80168f4:	4313      	orrs	r3, r2
 80168f6:	b21b      	sxth	r3, r3
 80168f8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80168fa:	89fb      	ldrh	r3, [r7, #14]
}
 80168fc:	4618      	mov	r0, r3
 80168fe:	371c      	adds	r7, #28
 8016900:	46bd      	mov	sp, r7
 8016902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016906:	4770      	bx	lr

08016908 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016908:	b580      	push	{r7, lr}
 801690a:	b084      	sub	sp, #16
 801690c:	af00      	add	r7, sp, #0
 801690e:	6078      	str	r0, [r7, #4]
 8016910:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8016912:	2300      	movs	r3, #0
 8016914:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8016916:	683b      	ldr	r3, [r7, #0]
 8016918:	781b      	ldrb	r3, [r3, #0]
 801691a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801691e:	2b40      	cmp	r3, #64	@ 0x40
 8016920:	d005      	beq.n	801692e <USBD_StdDevReq+0x26>
 8016922:	2b40      	cmp	r3, #64	@ 0x40
 8016924:	d857      	bhi.n	80169d6 <USBD_StdDevReq+0xce>
 8016926:	2b00      	cmp	r3, #0
 8016928:	d00f      	beq.n	801694a <USBD_StdDevReq+0x42>
 801692a:	2b20      	cmp	r3, #32
 801692c:	d153      	bne.n	80169d6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 801692e:	687b      	ldr	r3, [r7, #4]
 8016930:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016934:	687b      	ldr	r3, [r7, #4]
 8016936:	32ae      	adds	r2, #174	@ 0xae
 8016938:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801693c:	689b      	ldr	r3, [r3, #8]
 801693e:	6839      	ldr	r1, [r7, #0]
 8016940:	6878      	ldr	r0, [r7, #4]
 8016942:	4798      	blx	r3
 8016944:	4603      	mov	r3, r0
 8016946:	73fb      	strb	r3, [r7, #15]
      break;
 8016948:	e04a      	b.n	80169e0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801694a:	683b      	ldr	r3, [r7, #0]
 801694c:	785b      	ldrb	r3, [r3, #1]
 801694e:	2b09      	cmp	r3, #9
 8016950:	d83b      	bhi.n	80169ca <USBD_StdDevReq+0xc2>
 8016952:	a201      	add	r2, pc, #4	@ (adr r2, 8016958 <USBD_StdDevReq+0x50>)
 8016954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016958:	080169ad 	.word	0x080169ad
 801695c:	080169c1 	.word	0x080169c1
 8016960:	080169cb 	.word	0x080169cb
 8016964:	080169b7 	.word	0x080169b7
 8016968:	080169cb 	.word	0x080169cb
 801696c:	0801698b 	.word	0x0801698b
 8016970:	08016981 	.word	0x08016981
 8016974:	080169cb 	.word	0x080169cb
 8016978:	080169a3 	.word	0x080169a3
 801697c:	08016995 	.word	0x08016995
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8016980:	6839      	ldr	r1, [r7, #0]
 8016982:	6878      	ldr	r0, [r7, #4]
 8016984:	f000 fa3c 	bl	8016e00 <USBD_GetDescriptor>
          break;
 8016988:	e024      	b.n	80169d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801698a:	6839      	ldr	r1, [r7, #0]
 801698c:	6878      	ldr	r0, [r7, #4]
 801698e:	f000 fbcb 	bl	8017128 <USBD_SetAddress>
          break;
 8016992:	e01f      	b.n	80169d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8016994:	6839      	ldr	r1, [r7, #0]
 8016996:	6878      	ldr	r0, [r7, #4]
 8016998:	f000 fc0a 	bl	80171b0 <USBD_SetConfig>
 801699c:	4603      	mov	r3, r0
 801699e:	73fb      	strb	r3, [r7, #15]
          break;
 80169a0:	e018      	b.n	80169d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80169a2:	6839      	ldr	r1, [r7, #0]
 80169a4:	6878      	ldr	r0, [r7, #4]
 80169a6:	f000 fcad 	bl	8017304 <USBD_GetConfig>
          break;
 80169aa:	e013      	b.n	80169d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80169ac:	6839      	ldr	r1, [r7, #0]
 80169ae:	6878      	ldr	r0, [r7, #4]
 80169b0:	f000 fcde 	bl	8017370 <USBD_GetStatus>
          break;
 80169b4:	e00e      	b.n	80169d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80169b6:	6839      	ldr	r1, [r7, #0]
 80169b8:	6878      	ldr	r0, [r7, #4]
 80169ba:	f000 fd0d 	bl	80173d8 <USBD_SetFeature>
          break;
 80169be:	e009      	b.n	80169d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80169c0:	6839      	ldr	r1, [r7, #0]
 80169c2:	6878      	ldr	r0, [r7, #4]
 80169c4:	f000 fd31 	bl	801742a <USBD_ClrFeature>
          break;
 80169c8:	e004      	b.n	80169d4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80169ca:	6839      	ldr	r1, [r7, #0]
 80169cc:	6878      	ldr	r0, [r7, #4]
 80169ce:	f000 fd88 	bl	80174e2 <USBD_CtlError>
          break;
 80169d2:	bf00      	nop
      }
      break;
 80169d4:	e004      	b.n	80169e0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80169d6:	6839      	ldr	r1, [r7, #0]
 80169d8:	6878      	ldr	r0, [r7, #4]
 80169da:	f000 fd82 	bl	80174e2 <USBD_CtlError>
      break;
 80169de:	bf00      	nop
  }

  return ret;
 80169e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80169e2:	4618      	mov	r0, r3
 80169e4:	3710      	adds	r7, #16
 80169e6:	46bd      	mov	sp, r7
 80169e8:	bd80      	pop	{r7, pc}
 80169ea:	bf00      	nop

080169ec <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80169ec:	b580      	push	{r7, lr}
 80169ee:	b084      	sub	sp, #16
 80169f0:	af00      	add	r7, sp, #0
 80169f2:	6078      	str	r0, [r7, #4]
 80169f4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80169f6:	2300      	movs	r3, #0
 80169f8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80169fa:	683b      	ldr	r3, [r7, #0]
 80169fc:	781b      	ldrb	r3, [r3, #0]
 80169fe:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8016a02:	2b40      	cmp	r3, #64	@ 0x40
 8016a04:	d005      	beq.n	8016a12 <USBD_StdItfReq+0x26>
 8016a06:	2b40      	cmp	r3, #64	@ 0x40
 8016a08:	d852      	bhi.n	8016ab0 <USBD_StdItfReq+0xc4>
 8016a0a:	2b00      	cmp	r3, #0
 8016a0c:	d001      	beq.n	8016a12 <USBD_StdItfReq+0x26>
 8016a0e:	2b20      	cmp	r3, #32
 8016a10:	d14e      	bne.n	8016ab0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8016a12:	687b      	ldr	r3, [r7, #4]
 8016a14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016a18:	b2db      	uxtb	r3, r3
 8016a1a:	3b01      	subs	r3, #1
 8016a1c:	2b02      	cmp	r3, #2
 8016a1e:	d840      	bhi.n	8016aa2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8016a20:	683b      	ldr	r3, [r7, #0]
 8016a22:	889b      	ldrh	r3, [r3, #4]
 8016a24:	b2db      	uxtb	r3, r3
 8016a26:	2b01      	cmp	r3, #1
 8016a28:	d836      	bhi.n	8016a98 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8016a2a:	683b      	ldr	r3, [r7, #0]
 8016a2c:	889b      	ldrh	r3, [r3, #4]
 8016a2e:	b2db      	uxtb	r3, r3
 8016a30:	4619      	mov	r1, r3
 8016a32:	6878      	ldr	r0, [r7, #4]
 8016a34:	f7ff fedb 	bl	80167ee <USBD_CoreFindIF>
 8016a38:	4603      	mov	r3, r0
 8016a3a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016a3c:	7bbb      	ldrb	r3, [r7, #14]
 8016a3e:	2bff      	cmp	r3, #255	@ 0xff
 8016a40:	d01d      	beq.n	8016a7e <USBD_StdItfReq+0x92>
 8016a42:	7bbb      	ldrb	r3, [r7, #14]
 8016a44:	2b00      	cmp	r3, #0
 8016a46:	d11a      	bne.n	8016a7e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8016a48:	7bba      	ldrb	r2, [r7, #14]
 8016a4a:	687b      	ldr	r3, [r7, #4]
 8016a4c:	32ae      	adds	r2, #174	@ 0xae
 8016a4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016a52:	689b      	ldr	r3, [r3, #8]
 8016a54:	2b00      	cmp	r3, #0
 8016a56:	d00f      	beq.n	8016a78 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8016a58:	7bba      	ldrb	r2, [r7, #14]
 8016a5a:	687b      	ldr	r3, [r7, #4]
 8016a5c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8016a60:	7bba      	ldrb	r2, [r7, #14]
 8016a62:	687b      	ldr	r3, [r7, #4]
 8016a64:	32ae      	adds	r2, #174	@ 0xae
 8016a66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016a6a:	689b      	ldr	r3, [r3, #8]
 8016a6c:	6839      	ldr	r1, [r7, #0]
 8016a6e:	6878      	ldr	r0, [r7, #4]
 8016a70:	4798      	blx	r3
 8016a72:	4603      	mov	r3, r0
 8016a74:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8016a76:	e004      	b.n	8016a82 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8016a78:	2303      	movs	r3, #3
 8016a7a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8016a7c:	e001      	b.n	8016a82 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8016a7e:	2303      	movs	r3, #3
 8016a80:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8016a82:	683b      	ldr	r3, [r7, #0]
 8016a84:	88db      	ldrh	r3, [r3, #6]
 8016a86:	2b00      	cmp	r3, #0
 8016a88:	d110      	bne.n	8016aac <USBD_StdItfReq+0xc0>
 8016a8a:	7bfb      	ldrb	r3, [r7, #15]
 8016a8c:	2b00      	cmp	r3, #0
 8016a8e:	d10d      	bne.n	8016aac <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8016a90:	6878      	ldr	r0, [r7, #4]
 8016a92:	f000 fdfd 	bl	8017690 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8016a96:	e009      	b.n	8016aac <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8016a98:	6839      	ldr	r1, [r7, #0]
 8016a9a:	6878      	ldr	r0, [r7, #4]
 8016a9c:	f000 fd21 	bl	80174e2 <USBD_CtlError>
          break;
 8016aa0:	e004      	b.n	8016aac <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8016aa2:	6839      	ldr	r1, [r7, #0]
 8016aa4:	6878      	ldr	r0, [r7, #4]
 8016aa6:	f000 fd1c 	bl	80174e2 <USBD_CtlError>
          break;
 8016aaa:	e000      	b.n	8016aae <USBD_StdItfReq+0xc2>
          break;
 8016aac:	bf00      	nop
      }
      break;
 8016aae:	e004      	b.n	8016aba <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8016ab0:	6839      	ldr	r1, [r7, #0]
 8016ab2:	6878      	ldr	r0, [r7, #4]
 8016ab4:	f000 fd15 	bl	80174e2 <USBD_CtlError>
      break;
 8016ab8:	bf00      	nop
  }

  return ret;
 8016aba:	7bfb      	ldrb	r3, [r7, #15]
}
 8016abc:	4618      	mov	r0, r3
 8016abe:	3710      	adds	r7, #16
 8016ac0:	46bd      	mov	sp, r7
 8016ac2:	bd80      	pop	{r7, pc}

08016ac4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016ac4:	b580      	push	{r7, lr}
 8016ac6:	b084      	sub	sp, #16
 8016ac8:	af00      	add	r7, sp, #0
 8016aca:	6078      	str	r0, [r7, #4]
 8016acc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8016ace:	2300      	movs	r3, #0
 8016ad0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8016ad2:	683b      	ldr	r3, [r7, #0]
 8016ad4:	889b      	ldrh	r3, [r3, #4]
 8016ad6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8016ad8:	683b      	ldr	r3, [r7, #0]
 8016ada:	781b      	ldrb	r3, [r3, #0]
 8016adc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8016ae0:	2b40      	cmp	r3, #64	@ 0x40
 8016ae2:	d007      	beq.n	8016af4 <USBD_StdEPReq+0x30>
 8016ae4:	2b40      	cmp	r3, #64	@ 0x40
 8016ae6:	f200 817f 	bhi.w	8016de8 <USBD_StdEPReq+0x324>
 8016aea:	2b00      	cmp	r3, #0
 8016aec:	d02a      	beq.n	8016b44 <USBD_StdEPReq+0x80>
 8016aee:	2b20      	cmp	r3, #32
 8016af0:	f040 817a 	bne.w	8016de8 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8016af4:	7bbb      	ldrb	r3, [r7, #14]
 8016af6:	4619      	mov	r1, r3
 8016af8:	6878      	ldr	r0, [r7, #4]
 8016afa:	f7ff fe85 	bl	8016808 <USBD_CoreFindEP>
 8016afe:	4603      	mov	r3, r0
 8016b00:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016b02:	7b7b      	ldrb	r3, [r7, #13]
 8016b04:	2bff      	cmp	r3, #255	@ 0xff
 8016b06:	f000 8174 	beq.w	8016df2 <USBD_StdEPReq+0x32e>
 8016b0a:	7b7b      	ldrb	r3, [r7, #13]
 8016b0c:	2b00      	cmp	r3, #0
 8016b0e:	f040 8170 	bne.w	8016df2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8016b12:	7b7a      	ldrb	r2, [r7, #13]
 8016b14:	687b      	ldr	r3, [r7, #4]
 8016b16:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8016b1a:	7b7a      	ldrb	r2, [r7, #13]
 8016b1c:	687b      	ldr	r3, [r7, #4]
 8016b1e:	32ae      	adds	r2, #174	@ 0xae
 8016b20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016b24:	689b      	ldr	r3, [r3, #8]
 8016b26:	2b00      	cmp	r3, #0
 8016b28:	f000 8163 	beq.w	8016df2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8016b2c:	7b7a      	ldrb	r2, [r7, #13]
 8016b2e:	687b      	ldr	r3, [r7, #4]
 8016b30:	32ae      	adds	r2, #174	@ 0xae
 8016b32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016b36:	689b      	ldr	r3, [r3, #8]
 8016b38:	6839      	ldr	r1, [r7, #0]
 8016b3a:	6878      	ldr	r0, [r7, #4]
 8016b3c:	4798      	blx	r3
 8016b3e:	4603      	mov	r3, r0
 8016b40:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8016b42:	e156      	b.n	8016df2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8016b44:	683b      	ldr	r3, [r7, #0]
 8016b46:	785b      	ldrb	r3, [r3, #1]
 8016b48:	2b03      	cmp	r3, #3
 8016b4a:	d008      	beq.n	8016b5e <USBD_StdEPReq+0x9a>
 8016b4c:	2b03      	cmp	r3, #3
 8016b4e:	f300 8145 	bgt.w	8016ddc <USBD_StdEPReq+0x318>
 8016b52:	2b00      	cmp	r3, #0
 8016b54:	f000 809b 	beq.w	8016c8e <USBD_StdEPReq+0x1ca>
 8016b58:	2b01      	cmp	r3, #1
 8016b5a:	d03c      	beq.n	8016bd6 <USBD_StdEPReq+0x112>
 8016b5c:	e13e      	b.n	8016ddc <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8016b5e:	687b      	ldr	r3, [r7, #4]
 8016b60:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016b64:	b2db      	uxtb	r3, r3
 8016b66:	2b02      	cmp	r3, #2
 8016b68:	d002      	beq.n	8016b70 <USBD_StdEPReq+0xac>
 8016b6a:	2b03      	cmp	r3, #3
 8016b6c:	d016      	beq.n	8016b9c <USBD_StdEPReq+0xd8>
 8016b6e:	e02c      	b.n	8016bca <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8016b70:	7bbb      	ldrb	r3, [r7, #14]
 8016b72:	2b00      	cmp	r3, #0
 8016b74:	d00d      	beq.n	8016b92 <USBD_StdEPReq+0xce>
 8016b76:	7bbb      	ldrb	r3, [r7, #14]
 8016b78:	2b80      	cmp	r3, #128	@ 0x80
 8016b7a:	d00a      	beq.n	8016b92 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8016b7c:	7bbb      	ldrb	r3, [r7, #14]
 8016b7e:	4619      	mov	r1, r3
 8016b80:	6878      	ldr	r0, [r7, #4]
 8016b82:	f001 f9d9 	bl	8017f38 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8016b86:	2180      	movs	r1, #128	@ 0x80
 8016b88:	6878      	ldr	r0, [r7, #4]
 8016b8a:	f001 f9d5 	bl	8017f38 <USBD_LL_StallEP>
 8016b8e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8016b90:	e020      	b.n	8016bd4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8016b92:	6839      	ldr	r1, [r7, #0]
 8016b94:	6878      	ldr	r0, [r7, #4]
 8016b96:	f000 fca4 	bl	80174e2 <USBD_CtlError>
              break;
 8016b9a:	e01b      	b.n	8016bd4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8016b9c:	683b      	ldr	r3, [r7, #0]
 8016b9e:	885b      	ldrh	r3, [r3, #2]
 8016ba0:	2b00      	cmp	r3, #0
 8016ba2:	d10e      	bne.n	8016bc2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8016ba4:	7bbb      	ldrb	r3, [r7, #14]
 8016ba6:	2b00      	cmp	r3, #0
 8016ba8:	d00b      	beq.n	8016bc2 <USBD_StdEPReq+0xfe>
 8016baa:	7bbb      	ldrb	r3, [r7, #14]
 8016bac:	2b80      	cmp	r3, #128	@ 0x80
 8016bae:	d008      	beq.n	8016bc2 <USBD_StdEPReq+0xfe>
 8016bb0:	683b      	ldr	r3, [r7, #0]
 8016bb2:	88db      	ldrh	r3, [r3, #6]
 8016bb4:	2b00      	cmp	r3, #0
 8016bb6:	d104      	bne.n	8016bc2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8016bb8:	7bbb      	ldrb	r3, [r7, #14]
 8016bba:	4619      	mov	r1, r3
 8016bbc:	6878      	ldr	r0, [r7, #4]
 8016bbe:	f001 f9bb 	bl	8017f38 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8016bc2:	6878      	ldr	r0, [r7, #4]
 8016bc4:	f000 fd64 	bl	8017690 <USBD_CtlSendStatus>

              break;
 8016bc8:	e004      	b.n	8016bd4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8016bca:	6839      	ldr	r1, [r7, #0]
 8016bcc:	6878      	ldr	r0, [r7, #4]
 8016bce:	f000 fc88 	bl	80174e2 <USBD_CtlError>
              break;
 8016bd2:	bf00      	nop
          }
          break;
 8016bd4:	e107      	b.n	8016de6 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8016bd6:	687b      	ldr	r3, [r7, #4]
 8016bd8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016bdc:	b2db      	uxtb	r3, r3
 8016bde:	2b02      	cmp	r3, #2
 8016be0:	d002      	beq.n	8016be8 <USBD_StdEPReq+0x124>
 8016be2:	2b03      	cmp	r3, #3
 8016be4:	d016      	beq.n	8016c14 <USBD_StdEPReq+0x150>
 8016be6:	e04b      	b.n	8016c80 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8016be8:	7bbb      	ldrb	r3, [r7, #14]
 8016bea:	2b00      	cmp	r3, #0
 8016bec:	d00d      	beq.n	8016c0a <USBD_StdEPReq+0x146>
 8016bee:	7bbb      	ldrb	r3, [r7, #14]
 8016bf0:	2b80      	cmp	r3, #128	@ 0x80
 8016bf2:	d00a      	beq.n	8016c0a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8016bf4:	7bbb      	ldrb	r3, [r7, #14]
 8016bf6:	4619      	mov	r1, r3
 8016bf8:	6878      	ldr	r0, [r7, #4]
 8016bfa:	f001 f99d 	bl	8017f38 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8016bfe:	2180      	movs	r1, #128	@ 0x80
 8016c00:	6878      	ldr	r0, [r7, #4]
 8016c02:	f001 f999 	bl	8017f38 <USBD_LL_StallEP>
 8016c06:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8016c08:	e040      	b.n	8016c8c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8016c0a:	6839      	ldr	r1, [r7, #0]
 8016c0c:	6878      	ldr	r0, [r7, #4]
 8016c0e:	f000 fc68 	bl	80174e2 <USBD_CtlError>
              break;
 8016c12:	e03b      	b.n	8016c8c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8016c14:	683b      	ldr	r3, [r7, #0]
 8016c16:	885b      	ldrh	r3, [r3, #2]
 8016c18:	2b00      	cmp	r3, #0
 8016c1a:	d136      	bne.n	8016c8a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8016c1c:	7bbb      	ldrb	r3, [r7, #14]
 8016c1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016c22:	2b00      	cmp	r3, #0
 8016c24:	d004      	beq.n	8016c30 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8016c26:	7bbb      	ldrb	r3, [r7, #14]
 8016c28:	4619      	mov	r1, r3
 8016c2a:	6878      	ldr	r0, [r7, #4]
 8016c2c:	f001 f9a3 	bl	8017f76 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8016c30:	6878      	ldr	r0, [r7, #4]
 8016c32:	f000 fd2d 	bl	8017690 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8016c36:	7bbb      	ldrb	r3, [r7, #14]
 8016c38:	4619      	mov	r1, r3
 8016c3a:	6878      	ldr	r0, [r7, #4]
 8016c3c:	f7ff fde4 	bl	8016808 <USBD_CoreFindEP>
 8016c40:	4603      	mov	r3, r0
 8016c42:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016c44:	7b7b      	ldrb	r3, [r7, #13]
 8016c46:	2bff      	cmp	r3, #255	@ 0xff
 8016c48:	d01f      	beq.n	8016c8a <USBD_StdEPReq+0x1c6>
 8016c4a:	7b7b      	ldrb	r3, [r7, #13]
 8016c4c:	2b00      	cmp	r3, #0
 8016c4e:	d11c      	bne.n	8016c8a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8016c50:	7b7a      	ldrb	r2, [r7, #13]
 8016c52:	687b      	ldr	r3, [r7, #4]
 8016c54:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8016c58:	7b7a      	ldrb	r2, [r7, #13]
 8016c5a:	687b      	ldr	r3, [r7, #4]
 8016c5c:	32ae      	adds	r2, #174	@ 0xae
 8016c5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016c62:	689b      	ldr	r3, [r3, #8]
 8016c64:	2b00      	cmp	r3, #0
 8016c66:	d010      	beq.n	8016c8a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8016c68:	7b7a      	ldrb	r2, [r7, #13]
 8016c6a:	687b      	ldr	r3, [r7, #4]
 8016c6c:	32ae      	adds	r2, #174	@ 0xae
 8016c6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016c72:	689b      	ldr	r3, [r3, #8]
 8016c74:	6839      	ldr	r1, [r7, #0]
 8016c76:	6878      	ldr	r0, [r7, #4]
 8016c78:	4798      	blx	r3
 8016c7a:	4603      	mov	r3, r0
 8016c7c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8016c7e:	e004      	b.n	8016c8a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8016c80:	6839      	ldr	r1, [r7, #0]
 8016c82:	6878      	ldr	r0, [r7, #4]
 8016c84:	f000 fc2d 	bl	80174e2 <USBD_CtlError>
              break;
 8016c88:	e000      	b.n	8016c8c <USBD_StdEPReq+0x1c8>
              break;
 8016c8a:	bf00      	nop
          }
          break;
 8016c8c:	e0ab      	b.n	8016de6 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8016c8e:	687b      	ldr	r3, [r7, #4]
 8016c90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016c94:	b2db      	uxtb	r3, r3
 8016c96:	2b02      	cmp	r3, #2
 8016c98:	d002      	beq.n	8016ca0 <USBD_StdEPReq+0x1dc>
 8016c9a:	2b03      	cmp	r3, #3
 8016c9c:	d032      	beq.n	8016d04 <USBD_StdEPReq+0x240>
 8016c9e:	e097      	b.n	8016dd0 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8016ca0:	7bbb      	ldrb	r3, [r7, #14]
 8016ca2:	2b00      	cmp	r3, #0
 8016ca4:	d007      	beq.n	8016cb6 <USBD_StdEPReq+0x1f2>
 8016ca6:	7bbb      	ldrb	r3, [r7, #14]
 8016ca8:	2b80      	cmp	r3, #128	@ 0x80
 8016caa:	d004      	beq.n	8016cb6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8016cac:	6839      	ldr	r1, [r7, #0]
 8016cae:	6878      	ldr	r0, [r7, #4]
 8016cb0:	f000 fc17 	bl	80174e2 <USBD_CtlError>
                break;
 8016cb4:	e091      	b.n	8016dda <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016cb6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016cba:	2b00      	cmp	r3, #0
 8016cbc:	da0b      	bge.n	8016cd6 <USBD_StdEPReq+0x212>
 8016cbe:	7bbb      	ldrb	r3, [r7, #14]
 8016cc0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8016cc4:	4613      	mov	r3, r2
 8016cc6:	009b      	lsls	r3, r3, #2
 8016cc8:	4413      	add	r3, r2
 8016cca:	009b      	lsls	r3, r3, #2
 8016ccc:	3310      	adds	r3, #16
 8016cce:	687a      	ldr	r2, [r7, #4]
 8016cd0:	4413      	add	r3, r2
 8016cd2:	3304      	adds	r3, #4
 8016cd4:	e00b      	b.n	8016cee <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8016cd6:	7bbb      	ldrb	r3, [r7, #14]
 8016cd8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016cdc:	4613      	mov	r3, r2
 8016cde:	009b      	lsls	r3, r3, #2
 8016ce0:	4413      	add	r3, r2
 8016ce2:	009b      	lsls	r3, r3, #2
 8016ce4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8016ce8:	687a      	ldr	r2, [r7, #4]
 8016cea:	4413      	add	r3, r2
 8016cec:	3304      	adds	r3, #4
 8016cee:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8016cf0:	68bb      	ldr	r3, [r7, #8]
 8016cf2:	2200      	movs	r2, #0
 8016cf4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8016cf6:	68bb      	ldr	r3, [r7, #8]
 8016cf8:	2202      	movs	r2, #2
 8016cfa:	4619      	mov	r1, r3
 8016cfc:	6878      	ldr	r0, [r7, #4]
 8016cfe:	f000 fc6d 	bl	80175dc <USBD_CtlSendData>
              break;
 8016d02:	e06a      	b.n	8016dda <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8016d04:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016d08:	2b00      	cmp	r3, #0
 8016d0a:	da11      	bge.n	8016d30 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8016d0c:	7bbb      	ldrb	r3, [r7, #14]
 8016d0e:	f003 020f 	and.w	r2, r3, #15
 8016d12:	6879      	ldr	r1, [r7, #4]
 8016d14:	4613      	mov	r3, r2
 8016d16:	009b      	lsls	r3, r3, #2
 8016d18:	4413      	add	r3, r2
 8016d1a:	009b      	lsls	r3, r3, #2
 8016d1c:	440b      	add	r3, r1
 8016d1e:	3324      	adds	r3, #36	@ 0x24
 8016d20:	881b      	ldrh	r3, [r3, #0]
 8016d22:	2b00      	cmp	r3, #0
 8016d24:	d117      	bne.n	8016d56 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8016d26:	6839      	ldr	r1, [r7, #0]
 8016d28:	6878      	ldr	r0, [r7, #4]
 8016d2a:	f000 fbda 	bl	80174e2 <USBD_CtlError>
                  break;
 8016d2e:	e054      	b.n	8016dda <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8016d30:	7bbb      	ldrb	r3, [r7, #14]
 8016d32:	f003 020f 	and.w	r2, r3, #15
 8016d36:	6879      	ldr	r1, [r7, #4]
 8016d38:	4613      	mov	r3, r2
 8016d3a:	009b      	lsls	r3, r3, #2
 8016d3c:	4413      	add	r3, r2
 8016d3e:	009b      	lsls	r3, r3, #2
 8016d40:	440b      	add	r3, r1
 8016d42:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8016d46:	881b      	ldrh	r3, [r3, #0]
 8016d48:	2b00      	cmp	r3, #0
 8016d4a:	d104      	bne.n	8016d56 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8016d4c:	6839      	ldr	r1, [r7, #0]
 8016d4e:	6878      	ldr	r0, [r7, #4]
 8016d50:	f000 fbc7 	bl	80174e2 <USBD_CtlError>
                  break;
 8016d54:	e041      	b.n	8016dda <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016d56:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016d5a:	2b00      	cmp	r3, #0
 8016d5c:	da0b      	bge.n	8016d76 <USBD_StdEPReq+0x2b2>
 8016d5e:	7bbb      	ldrb	r3, [r7, #14]
 8016d60:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8016d64:	4613      	mov	r3, r2
 8016d66:	009b      	lsls	r3, r3, #2
 8016d68:	4413      	add	r3, r2
 8016d6a:	009b      	lsls	r3, r3, #2
 8016d6c:	3310      	adds	r3, #16
 8016d6e:	687a      	ldr	r2, [r7, #4]
 8016d70:	4413      	add	r3, r2
 8016d72:	3304      	adds	r3, #4
 8016d74:	e00b      	b.n	8016d8e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8016d76:	7bbb      	ldrb	r3, [r7, #14]
 8016d78:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016d7c:	4613      	mov	r3, r2
 8016d7e:	009b      	lsls	r3, r3, #2
 8016d80:	4413      	add	r3, r2
 8016d82:	009b      	lsls	r3, r3, #2
 8016d84:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8016d88:	687a      	ldr	r2, [r7, #4]
 8016d8a:	4413      	add	r3, r2
 8016d8c:	3304      	adds	r3, #4
 8016d8e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8016d90:	7bbb      	ldrb	r3, [r7, #14]
 8016d92:	2b00      	cmp	r3, #0
 8016d94:	d002      	beq.n	8016d9c <USBD_StdEPReq+0x2d8>
 8016d96:	7bbb      	ldrb	r3, [r7, #14]
 8016d98:	2b80      	cmp	r3, #128	@ 0x80
 8016d9a:	d103      	bne.n	8016da4 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8016d9c:	68bb      	ldr	r3, [r7, #8]
 8016d9e:	2200      	movs	r2, #0
 8016da0:	601a      	str	r2, [r3, #0]
 8016da2:	e00e      	b.n	8016dc2 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8016da4:	7bbb      	ldrb	r3, [r7, #14]
 8016da6:	4619      	mov	r1, r3
 8016da8:	6878      	ldr	r0, [r7, #4]
 8016daa:	f001 f903 	bl	8017fb4 <USBD_LL_IsStallEP>
 8016dae:	4603      	mov	r3, r0
 8016db0:	2b00      	cmp	r3, #0
 8016db2:	d003      	beq.n	8016dbc <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8016db4:	68bb      	ldr	r3, [r7, #8]
 8016db6:	2201      	movs	r2, #1
 8016db8:	601a      	str	r2, [r3, #0]
 8016dba:	e002      	b.n	8016dc2 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8016dbc:	68bb      	ldr	r3, [r7, #8]
 8016dbe:	2200      	movs	r2, #0
 8016dc0:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8016dc2:	68bb      	ldr	r3, [r7, #8]
 8016dc4:	2202      	movs	r2, #2
 8016dc6:	4619      	mov	r1, r3
 8016dc8:	6878      	ldr	r0, [r7, #4]
 8016dca:	f000 fc07 	bl	80175dc <USBD_CtlSendData>
              break;
 8016dce:	e004      	b.n	8016dda <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8016dd0:	6839      	ldr	r1, [r7, #0]
 8016dd2:	6878      	ldr	r0, [r7, #4]
 8016dd4:	f000 fb85 	bl	80174e2 <USBD_CtlError>
              break;
 8016dd8:	bf00      	nop
          }
          break;
 8016dda:	e004      	b.n	8016de6 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8016ddc:	6839      	ldr	r1, [r7, #0]
 8016dde:	6878      	ldr	r0, [r7, #4]
 8016de0:	f000 fb7f 	bl	80174e2 <USBD_CtlError>
          break;
 8016de4:	bf00      	nop
      }
      break;
 8016de6:	e005      	b.n	8016df4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8016de8:	6839      	ldr	r1, [r7, #0]
 8016dea:	6878      	ldr	r0, [r7, #4]
 8016dec:	f000 fb79 	bl	80174e2 <USBD_CtlError>
      break;
 8016df0:	e000      	b.n	8016df4 <USBD_StdEPReq+0x330>
      break;
 8016df2:	bf00      	nop
  }

  return ret;
 8016df4:	7bfb      	ldrb	r3, [r7, #15]
}
 8016df6:	4618      	mov	r0, r3
 8016df8:	3710      	adds	r7, #16
 8016dfa:	46bd      	mov	sp, r7
 8016dfc:	bd80      	pop	{r7, pc}
	...

08016e00 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016e00:	b580      	push	{r7, lr}
 8016e02:	b084      	sub	sp, #16
 8016e04:	af00      	add	r7, sp, #0
 8016e06:	6078      	str	r0, [r7, #4]
 8016e08:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8016e0a:	2300      	movs	r3, #0
 8016e0c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8016e0e:	2300      	movs	r3, #0
 8016e10:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8016e12:	2300      	movs	r3, #0
 8016e14:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8016e16:	683b      	ldr	r3, [r7, #0]
 8016e18:	885b      	ldrh	r3, [r3, #2]
 8016e1a:	0a1b      	lsrs	r3, r3, #8
 8016e1c:	b29b      	uxth	r3, r3
 8016e1e:	3b01      	subs	r3, #1
 8016e20:	2b0e      	cmp	r3, #14
 8016e22:	f200 8152 	bhi.w	80170ca <USBD_GetDescriptor+0x2ca>
 8016e26:	a201      	add	r2, pc, #4	@ (adr r2, 8016e2c <USBD_GetDescriptor+0x2c>)
 8016e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016e2c:	08016e9d 	.word	0x08016e9d
 8016e30:	08016eb5 	.word	0x08016eb5
 8016e34:	08016ef5 	.word	0x08016ef5
 8016e38:	080170cb 	.word	0x080170cb
 8016e3c:	080170cb 	.word	0x080170cb
 8016e40:	0801706b 	.word	0x0801706b
 8016e44:	08017097 	.word	0x08017097
 8016e48:	080170cb 	.word	0x080170cb
 8016e4c:	080170cb 	.word	0x080170cb
 8016e50:	080170cb 	.word	0x080170cb
 8016e54:	080170cb 	.word	0x080170cb
 8016e58:	080170cb 	.word	0x080170cb
 8016e5c:	080170cb 	.word	0x080170cb
 8016e60:	080170cb 	.word	0x080170cb
 8016e64:	08016e69 	.word	0x08016e69
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8016e68:	687b      	ldr	r3, [r7, #4]
 8016e6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016e6e:	69db      	ldr	r3, [r3, #28]
 8016e70:	2b00      	cmp	r3, #0
 8016e72:	d00b      	beq.n	8016e8c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8016e74:	687b      	ldr	r3, [r7, #4]
 8016e76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016e7a:	69db      	ldr	r3, [r3, #28]
 8016e7c:	687a      	ldr	r2, [r7, #4]
 8016e7e:	7c12      	ldrb	r2, [r2, #16]
 8016e80:	f107 0108 	add.w	r1, r7, #8
 8016e84:	4610      	mov	r0, r2
 8016e86:	4798      	blx	r3
 8016e88:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8016e8a:	e126      	b.n	80170da <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8016e8c:	6839      	ldr	r1, [r7, #0]
 8016e8e:	6878      	ldr	r0, [r7, #4]
 8016e90:	f000 fb27 	bl	80174e2 <USBD_CtlError>
        err++;
 8016e94:	7afb      	ldrb	r3, [r7, #11]
 8016e96:	3301      	adds	r3, #1
 8016e98:	72fb      	strb	r3, [r7, #11]
      break;
 8016e9a:	e11e      	b.n	80170da <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8016e9c:	687b      	ldr	r3, [r7, #4]
 8016e9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016ea2:	681b      	ldr	r3, [r3, #0]
 8016ea4:	687a      	ldr	r2, [r7, #4]
 8016ea6:	7c12      	ldrb	r2, [r2, #16]
 8016ea8:	f107 0108 	add.w	r1, r7, #8
 8016eac:	4610      	mov	r0, r2
 8016eae:	4798      	blx	r3
 8016eb0:	60f8      	str	r0, [r7, #12]
      break;
 8016eb2:	e112      	b.n	80170da <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016eb4:	687b      	ldr	r3, [r7, #4]
 8016eb6:	7c1b      	ldrb	r3, [r3, #16]
 8016eb8:	2b00      	cmp	r3, #0
 8016eba:	d10d      	bne.n	8016ed8 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8016ebc:	687b      	ldr	r3, [r7, #4]
 8016ebe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016ec4:	f107 0208 	add.w	r2, r7, #8
 8016ec8:	4610      	mov	r0, r2
 8016eca:	4798      	blx	r3
 8016ecc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8016ece:	68fb      	ldr	r3, [r7, #12]
 8016ed0:	3301      	adds	r3, #1
 8016ed2:	2202      	movs	r2, #2
 8016ed4:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8016ed6:	e100      	b.n	80170da <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8016ed8:	687b      	ldr	r3, [r7, #4]
 8016eda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016ede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016ee0:	f107 0208 	add.w	r2, r7, #8
 8016ee4:	4610      	mov	r0, r2
 8016ee6:	4798      	blx	r3
 8016ee8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8016eea:	68fb      	ldr	r3, [r7, #12]
 8016eec:	3301      	adds	r3, #1
 8016eee:	2202      	movs	r2, #2
 8016ef0:	701a      	strb	r2, [r3, #0]
      break;
 8016ef2:	e0f2      	b.n	80170da <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8016ef4:	683b      	ldr	r3, [r7, #0]
 8016ef6:	885b      	ldrh	r3, [r3, #2]
 8016ef8:	b2db      	uxtb	r3, r3
 8016efa:	2b05      	cmp	r3, #5
 8016efc:	f200 80ac 	bhi.w	8017058 <USBD_GetDescriptor+0x258>
 8016f00:	a201      	add	r2, pc, #4	@ (adr r2, 8016f08 <USBD_GetDescriptor+0x108>)
 8016f02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016f06:	bf00      	nop
 8016f08:	08016f21 	.word	0x08016f21
 8016f0c:	08016f55 	.word	0x08016f55
 8016f10:	08016f89 	.word	0x08016f89
 8016f14:	08016fbd 	.word	0x08016fbd
 8016f18:	08016ff1 	.word	0x08016ff1
 8016f1c:	08017025 	.word	0x08017025
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8016f20:	687b      	ldr	r3, [r7, #4]
 8016f22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016f26:	685b      	ldr	r3, [r3, #4]
 8016f28:	2b00      	cmp	r3, #0
 8016f2a:	d00b      	beq.n	8016f44 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8016f2c:	687b      	ldr	r3, [r7, #4]
 8016f2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016f32:	685b      	ldr	r3, [r3, #4]
 8016f34:	687a      	ldr	r2, [r7, #4]
 8016f36:	7c12      	ldrb	r2, [r2, #16]
 8016f38:	f107 0108 	add.w	r1, r7, #8
 8016f3c:	4610      	mov	r0, r2
 8016f3e:	4798      	blx	r3
 8016f40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016f42:	e091      	b.n	8017068 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016f44:	6839      	ldr	r1, [r7, #0]
 8016f46:	6878      	ldr	r0, [r7, #4]
 8016f48:	f000 facb 	bl	80174e2 <USBD_CtlError>
            err++;
 8016f4c:	7afb      	ldrb	r3, [r7, #11]
 8016f4e:	3301      	adds	r3, #1
 8016f50:	72fb      	strb	r3, [r7, #11]
          break;
 8016f52:	e089      	b.n	8017068 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8016f54:	687b      	ldr	r3, [r7, #4]
 8016f56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016f5a:	689b      	ldr	r3, [r3, #8]
 8016f5c:	2b00      	cmp	r3, #0
 8016f5e:	d00b      	beq.n	8016f78 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8016f60:	687b      	ldr	r3, [r7, #4]
 8016f62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016f66:	689b      	ldr	r3, [r3, #8]
 8016f68:	687a      	ldr	r2, [r7, #4]
 8016f6a:	7c12      	ldrb	r2, [r2, #16]
 8016f6c:	f107 0108 	add.w	r1, r7, #8
 8016f70:	4610      	mov	r0, r2
 8016f72:	4798      	blx	r3
 8016f74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016f76:	e077      	b.n	8017068 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016f78:	6839      	ldr	r1, [r7, #0]
 8016f7a:	6878      	ldr	r0, [r7, #4]
 8016f7c:	f000 fab1 	bl	80174e2 <USBD_CtlError>
            err++;
 8016f80:	7afb      	ldrb	r3, [r7, #11]
 8016f82:	3301      	adds	r3, #1
 8016f84:	72fb      	strb	r3, [r7, #11]
          break;
 8016f86:	e06f      	b.n	8017068 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8016f88:	687b      	ldr	r3, [r7, #4]
 8016f8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016f8e:	68db      	ldr	r3, [r3, #12]
 8016f90:	2b00      	cmp	r3, #0
 8016f92:	d00b      	beq.n	8016fac <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8016f94:	687b      	ldr	r3, [r7, #4]
 8016f96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016f9a:	68db      	ldr	r3, [r3, #12]
 8016f9c:	687a      	ldr	r2, [r7, #4]
 8016f9e:	7c12      	ldrb	r2, [r2, #16]
 8016fa0:	f107 0108 	add.w	r1, r7, #8
 8016fa4:	4610      	mov	r0, r2
 8016fa6:	4798      	blx	r3
 8016fa8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016faa:	e05d      	b.n	8017068 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016fac:	6839      	ldr	r1, [r7, #0]
 8016fae:	6878      	ldr	r0, [r7, #4]
 8016fb0:	f000 fa97 	bl	80174e2 <USBD_CtlError>
            err++;
 8016fb4:	7afb      	ldrb	r3, [r7, #11]
 8016fb6:	3301      	adds	r3, #1
 8016fb8:	72fb      	strb	r3, [r7, #11]
          break;
 8016fba:	e055      	b.n	8017068 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8016fbc:	687b      	ldr	r3, [r7, #4]
 8016fbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016fc2:	691b      	ldr	r3, [r3, #16]
 8016fc4:	2b00      	cmp	r3, #0
 8016fc6:	d00b      	beq.n	8016fe0 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8016fc8:	687b      	ldr	r3, [r7, #4]
 8016fca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016fce:	691b      	ldr	r3, [r3, #16]
 8016fd0:	687a      	ldr	r2, [r7, #4]
 8016fd2:	7c12      	ldrb	r2, [r2, #16]
 8016fd4:	f107 0108 	add.w	r1, r7, #8
 8016fd8:	4610      	mov	r0, r2
 8016fda:	4798      	blx	r3
 8016fdc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016fde:	e043      	b.n	8017068 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016fe0:	6839      	ldr	r1, [r7, #0]
 8016fe2:	6878      	ldr	r0, [r7, #4]
 8016fe4:	f000 fa7d 	bl	80174e2 <USBD_CtlError>
            err++;
 8016fe8:	7afb      	ldrb	r3, [r7, #11]
 8016fea:	3301      	adds	r3, #1
 8016fec:	72fb      	strb	r3, [r7, #11]
          break;
 8016fee:	e03b      	b.n	8017068 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8016ff0:	687b      	ldr	r3, [r7, #4]
 8016ff2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016ff6:	695b      	ldr	r3, [r3, #20]
 8016ff8:	2b00      	cmp	r3, #0
 8016ffa:	d00b      	beq.n	8017014 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8016ffc:	687b      	ldr	r3, [r7, #4]
 8016ffe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017002:	695b      	ldr	r3, [r3, #20]
 8017004:	687a      	ldr	r2, [r7, #4]
 8017006:	7c12      	ldrb	r2, [r2, #16]
 8017008:	f107 0108 	add.w	r1, r7, #8
 801700c:	4610      	mov	r0, r2
 801700e:	4798      	blx	r3
 8017010:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8017012:	e029      	b.n	8017068 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017014:	6839      	ldr	r1, [r7, #0]
 8017016:	6878      	ldr	r0, [r7, #4]
 8017018:	f000 fa63 	bl	80174e2 <USBD_CtlError>
            err++;
 801701c:	7afb      	ldrb	r3, [r7, #11]
 801701e:	3301      	adds	r3, #1
 8017020:	72fb      	strb	r3, [r7, #11]
          break;
 8017022:	e021      	b.n	8017068 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8017024:	687b      	ldr	r3, [r7, #4]
 8017026:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801702a:	699b      	ldr	r3, [r3, #24]
 801702c:	2b00      	cmp	r3, #0
 801702e:	d00b      	beq.n	8017048 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8017030:	687b      	ldr	r3, [r7, #4]
 8017032:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017036:	699b      	ldr	r3, [r3, #24]
 8017038:	687a      	ldr	r2, [r7, #4]
 801703a:	7c12      	ldrb	r2, [r2, #16]
 801703c:	f107 0108 	add.w	r1, r7, #8
 8017040:	4610      	mov	r0, r2
 8017042:	4798      	blx	r3
 8017044:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8017046:	e00f      	b.n	8017068 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017048:	6839      	ldr	r1, [r7, #0]
 801704a:	6878      	ldr	r0, [r7, #4]
 801704c:	f000 fa49 	bl	80174e2 <USBD_CtlError>
            err++;
 8017050:	7afb      	ldrb	r3, [r7, #11]
 8017052:	3301      	adds	r3, #1
 8017054:	72fb      	strb	r3, [r7, #11]
          break;
 8017056:	e007      	b.n	8017068 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8017058:	6839      	ldr	r1, [r7, #0]
 801705a:	6878      	ldr	r0, [r7, #4]
 801705c:	f000 fa41 	bl	80174e2 <USBD_CtlError>
          err++;
 8017060:	7afb      	ldrb	r3, [r7, #11]
 8017062:	3301      	adds	r3, #1
 8017064:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8017066:	bf00      	nop
      }
      break;
 8017068:	e037      	b.n	80170da <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801706a:	687b      	ldr	r3, [r7, #4]
 801706c:	7c1b      	ldrb	r3, [r3, #16]
 801706e:	2b00      	cmp	r3, #0
 8017070:	d109      	bne.n	8017086 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8017072:	687b      	ldr	r3, [r7, #4]
 8017074:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017078:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801707a:	f107 0208 	add.w	r2, r7, #8
 801707e:	4610      	mov	r0, r2
 8017080:	4798      	blx	r3
 8017082:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8017084:	e029      	b.n	80170da <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8017086:	6839      	ldr	r1, [r7, #0]
 8017088:	6878      	ldr	r0, [r7, #4]
 801708a:	f000 fa2a 	bl	80174e2 <USBD_CtlError>
        err++;
 801708e:	7afb      	ldrb	r3, [r7, #11]
 8017090:	3301      	adds	r3, #1
 8017092:	72fb      	strb	r3, [r7, #11]
      break;
 8017094:	e021      	b.n	80170da <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8017096:	687b      	ldr	r3, [r7, #4]
 8017098:	7c1b      	ldrb	r3, [r3, #16]
 801709a:	2b00      	cmp	r3, #0
 801709c:	d10d      	bne.n	80170ba <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 801709e:	687b      	ldr	r3, [r7, #4]
 80170a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80170a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80170a6:	f107 0208 	add.w	r2, r7, #8
 80170aa:	4610      	mov	r0, r2
 80170ac:	4798      	blx	r3
 80170ae:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80170b0:	68fb      	ldr	r3, [r7, #12]
 80170b2:	3301      	adds	r3, #1
 80170b4:	2207      	movs	r2, #7
 80170b6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80170b8:	e00f      	b.n	80170da <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80170ba:	6839      	ldr	r1, [r7, #0]
 80170bc:	6878      	ldr	r0, [r7, #4]
 80170be:	f000 fa10 	bl	80174e2 <USBD_CtlError>
        err++;
 80170c2:	7afb      	ldrb	r3, [r7, #11]
 80170c4:	3301      	adds	r3, #1
 80170c6:	72fb      	strb	r3, [r7, #11]
      break;
 80170c8:	e007      	b.n	80170da <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80170ca:	6839      	ldr	r1, [r7, #0]
 80170cc:	6878      	ldr	r0, [r7, #4]
 80170ce:	f000 fa08 	bl	80174e2 <USBD_CtlError>
      err++;
 80170d2:	7afb      	ldrb	r3, [r7, #11]
 80170d4:	3301      	adds	r3, #1
 80170d6:	72fb      	strb	r3, [r7, #11]
      break;
 80170d8:	bf00      	nop
  }

  if (err != 0U)
 80170da:	7afb      	ldrb	r3, [r7, #11]
 80170dc:	2b00      	cmp	r3, #0
 80170de:	d11e      	bne.n	801711e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80170e0:	683b      	ldr	r3, [r7, #0]
 80170e2:	88db      	ldrh	r3, [r3, #6]
 80170e4:	2b00      	cmp	r3, #0
 80170e6:	d016      	beq.n	8017116 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80170e8:	893b      	ldrh	r3, [r7, #8]
 80170ea:	2b00      	cmp	r3, #0
 80170ec:	d00e      	beq.n	801710c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80170ee:	683b      	ldr	r3, [r7, #0]
 80170f0:	88da      	ldrh	r2, [r3, #6]
 80170f2:	893b      	ldrh	r3, [r7, #8]
 80170f4:	4293      	cmp	r3, r2
 80170f6:	bf28      	it	cs
 80170f8:	4613      	movcs	r3, r2
 80170fa:	b29b      	uxth	r3, r3
 80170fc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80170fe:	893b      	ldrh	r3, [r7, #8]
 8017100:	461a      	mov	r2, r3
 8017102:	68f9      	ldr	r1, [r7, #12]
 8017104:	6878      	ldr	r0, [r7, #4]
 8017106:	f000 fa69 	bl	80175dc <USBD_CtlSendData>
 801710a:	e009      	b.n	8017120 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 801710c:	6839      	ldr	r1, [r7, #0]
 801710e:	6878      	ldr	r0, [r7, #4]
 8017110:	f000 f9e7 	bl	80174e2 <USBD_CtlError>
 8017114:	e004      	b.n	8017120 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8017116:	6878      	ldr	r0, [r7, #4]
 8017118:	f000 faba 	bl	8017690 <USBD_CtlSendStatus>
 801711c:	e000      	b.n	8017120 <USBD_GetDescriptor+0x320>
    return;
 801711e:	bf00      	nop
  }
}
 8017120:	3710      	adds	r7, #16
 8017122:	46bd      	mov	sp, r7
 8017124:	bd80      	pop	{r7, pc}
 8017126:	bf00      	nop

08017128 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017128:	b580      	push	{r7, lr}
 801712a:	b084      	sub	sp, #16
 801712c:	af00      	add	r7, sp, #0
 801712e:	6078      	str	r0, [r7, #4]
 8017130:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8017132:	683b      	ldr	r3, [r7, #0]
 8017134:	889b      	ldrh	r3, [r3, #4]
 8017136:	2b00      	cmp	r3, #0
 8017138:	d131      	bne.n	801719e <USBD_SetAddress+0x76>
 801713a:	683b      	ldr	r3, [r7, #0]
 801713c:	88db      	ldrh	r3, [r3, #6]
 801713e:	2b00      	cmp	r3, #0
 8017140:	d12d      	bne.n	801719e <USBD_SetAddress+0x76>
 8017142:	683b      	ldr	r3, [r7, #0]
 8017144:	885b      	ldrh	r3, [r3, #2]
 8017146:	2b7f      	cmp	r3, #127	@ 0x7f
 8017148:	d829      	bhi.n	801719e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801714a:	683b      	ldr	r3, [r7, #0]
 801714c:	885b      	ldrh	r3, [r3, #2]
 801714e:	b2db      	uxtb	r3, r3
 8017150:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017154:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8017156:	687b      	ldr	r3, [r7, #4]
 8017158:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801715c:	b2db      	uxtb	r3, r3
 801715e:	2b03      	cmp	r3, #3
 8017160:	d104      	bne.n	801716c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8017162:	6839      	ldr	r1, [r7, #0]
 8017164:	6878      	ldr	r0, [r7, #4]
 8017166:	f000 f9bc 	bl	80174e2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801716a:	e01d      	b.n	80171a8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801716c:	687b      	ldr	r3, [r7, #4]
 801716e:	7bfa      	ldrb	r2, [r7, #15]
 8017170:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8017174:	7bfb      	ldrb	r3, [r7, #15]
 8017176:	4619      	mov	r1, r3
 8017178:	6878      	ldr	r0, [r7, #4]
 801717a:	f000 ff47 	bl	801800c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801717e:	6878      	ldr	r0, [r7, #4]
 8017180:	f000 fa86 	bl	8017690 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8017184:	7bfb      	ldrb	r3, [r7, #15]
 8017186:	2b00      	cmp	r3, #0
 8017188:	d004      	beq.n	8017194 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801718a:	687b      	ldr	r3, [r7, #4]
 801718c:	2202      	movs	r2, #2
 801718e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8017192:	e009      	b.n	80171a8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8017194:	687b      	ldr	r3, [r7, #4]
 8017196:	2201      	movs	r2, #1
 8017198:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801719c:	e004      	b.n	80171a8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801719e:	6839      	ldr	r1, [r7, #0]
 80171a0:	6878      	ldr	r0, [r7, #4]
 80171a2:	f000 f99e 	bl	80174e2 <USBD_CtlError>
  }
}
 80171a6:	bf00      	nop
 80171a8:	bf00      	nop
 80171aa:	3710      	adds	r7, #16
 80171ac:	46bd      	mov	sp, r7
 80171ae:	bd80      	pop	{r7, pc}

080171b0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80171b0:	b580      	push	{r7, lr}
 80171b2:	b084      	sub	sp, #16
 80171b4:	af00      	add	r7, sp, #0
 80171b6:	6078      	str	r0, [r7, #4]
 80171b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80171ba:	2300      	movs	r3, #0
 80171bc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80171be:	683b      	ldr	r3, [r7, #0]
 80171c0:	885b      	ldrh	r3, [r3, #2]
 80171c2:	b2da      	uxtb	r2, r3
 80171c4:	4b4e      	ldr	r3, [pc, #312]	@ (8017300 <USBD_SetConfig+0x150>)
 80171c6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80171c8:	4b4d      	ldr	r3, [pc, #308]	@ (8017300 <USBD_SetConfig+0x150>)
 80171ca:	781b      	ldrb	r3, [r3, #0]
 80171cc:	2b01      	cmp	r3, #1
 80171ce:	d905      	bls.n	80171dc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80171d0:	6839      	ldr	r1, [r7, #0]
 80171d2:	6878      	ldr	r0, [r7, #4]
 80171d4:	f000 f985 	bl	80174e2 <USBD_CtlError>
    return USBD_FAIL;
 80171d8:	2303      	movs	r3, #3
 80171da:	e08c      	b.n	80172f6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80171dc:	687b      	ldr	r3, [r7, #4]
 80171de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80171e2:	b2db      	uxtb	r3, r3
 80171e4:	2b02      	cmp	r3, #2
 80171e6:	d002      	beq.n	80171ee <USBD_SetConfig+0x3e>
 80171e8:	2b03      	cmp	r3, #3
 80171ea:	d029      	beq.n	8017240 <USBD_SetConfig+0x90>
 80171ec:	e075      	b.n	80172da <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80171ee:	4b44      	ldr	r3, [pc, #272]	@ (8017300 <USBD_SetConfig+0x150>)
 80171f0:	781b      	ldrb	r3, [r3, #0]
 80171f2:	2b00      	cmp	r3, #0
 80171f4:	d020      	beq.n	8017238 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80171f6:	4b42      	ldr	r3, [pc, #264]	@ (8017300 <USBD_SetConfig+0x150>)
 80171f8:	781b      	ldrb	r3, [r3, #0]
 80171fa:	461a      	mov	r2, r3
 80171fc:	687b      	ldr	r3, [r7, #4]
 80171fe:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8017200:	4b3f      	ldr	r3, [pc, #252]	@ (8017300 <USBD_SetConfig+0x150>)
 8017202:	781b      	ldrb	r3, [r3, #0]
 8017204:	4619      	mov	r1, r3
 8017206:	6878      	ldr	r0, [r7, #4]
 8017208:	f7fe ffb9 	bl	801617e <USBD_SetClassConfig>
 801720c:	4603      	mov	r3, r0
 801720e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8017210:	7bfb      	ldrb	r3, [r7, #15]
 8017212:	2b00      	cmp	r3, #0
 8017214:	d008      	beq.n	8017228 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8017216:	6839      	ldr	r1, [r7, #0]
 8017218:	6878      	ldr	r0, [r7, #4]
 801721a:	f000 f962 	bl	80174e2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801721e:	687b      	ldr	r3, [r7, #4]
 8017220:	2202      	movs	r2, #2
 8017222:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8017226:	e065      	b.n	80172f4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8017228:	6878      	ldr	r0, [r7, #4]
 801722a:	f000 fa31 	bl	8017690 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 801722e:	687b      	ldr	r3, [r7, #4]
 8017230:	2203      	movs	r2, #3
 8017232:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8017236:	e05d      	b.n	80172f4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8017238:	6878      	ldr	r0, [r7, #4]
 801723a:	f000 fa29 	bl	8017690 <USBD_CtlSendStatus>
      break;
 801723e:	e059      	b.n	80172f4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8017240:	4b2f      	ldr	r3, [pc, #188]	@ (8017300 <USBD_SetConfig+0x150>)
 8017242:	781b      	ldrb	r3, [r3, #0]
 8017244:	2b00      	cmp	r3, #0
 8017246:	d112      	bne.n	801726e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8017248:	687b      	ldr	r3, [r7, #4]
 801724a:	2202      	movs	r2, #2
 801724c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8017250:	4b2b      	ldr	r3, [pc, #172]	@ (8017300 <USBD_SetConfig+0x150>)
 8017252:	781b      	ldrb	r3, [r3, #0]
 8017254:	461a      	mov	r2, r3
 8017256:	687b      	ldr	r3, [r7, #4]
 8017258:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801725a:	4b29      	ldr	r3, [pc, #164]	@ (8017300 <USBD_SetConfig+0x150>)
 801725c:	781b      	ldrb	r3, [r3, #0]
 801725e:	4619      	mov	r1, r3
 8017260:	6878      	ldr	r0, [r7, #4]
 8017262:	f7fe ffa8 	bl	80161b6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8017266:	6878      	ldr	r0, [r7, #4]
 8017268:	f000 fa12 	bl	8017690 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801726c:	e042      	b.n	80172f4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 801726e:	4b24      	ldr	r3, [pc, #144]	@ (8017300 <USBD_SetConfig+0x150>)
 8017270:	781b      	ldrb	r3, [r3, #0]
 8017272:	461a      	mov	r2, r3
 8017274:	687b      	ldr	r3, [r7, #4]
 8017276:	685b      	ldr	r3, [r3, #4]
 8017278:	429a      	cmp	r2, r3
 801727a:	d02a      	beq.n	80172d2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801727c:	687b      	ldr	r3, [r7, #4]
 801727e:	685b      	ldr	r3, [r3, #4]
 8017280:	b2db      	uxtb	r3, r3
 8017282:	4619      	mov	r1, r3
 8017284:	6878      	ldr	r0, [r7, #4]
 8017286:	f7fe ff96 	bl	80161b6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801728a:	4b1d      	ldr	r3, [pc, #116]	@ (8017300 <USBD_SetConfig+0x150>)
 801728c:	781b      	ldrb	r3, [r3, #0]
 801728e:	461a      	mov	r2, r3
 8017290:	687b      	ldr	r3, [r7, #4]
 8017292:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8017294:	4b1a      	ldr	r3, [pc, #104]	@ (8017300 <USBD_SetConfig+0x150>)
 8017296:	781b      	ldrb	r3, [r3, #0]
 8017298:	4619      	mov	r1, r3
 801729a:	6878      	ldr	r0, [r7, #4]
 801729c:	f7fe ff6f 	bl	801617e <USBD_SetClassConfig>
 80172a0:	4603      	mov	r3, r0
 80172a2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80172a4:	7bfb      	ldrb	r3, [r7, #15]
 80172a6:	2b00      	cmp	r3, #0
 80172a8:	d00f      	beq.n	80172ca <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80172aa:	6839      	ldr	r1, [r7, #0]
 80172ac:	6878      	ldr	r0, [r7, #4]
 80172ae:	f000 f918 	bl	80174e2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80172b2:	687b      	ldr	r3, [r7, #4]
 80172b4:	685b      	ldr	r3, [r3, #4]
 80172b6:	b2db      	uxtb	r3, r3
 80172b8:	4619      	mov	r1, r3
 80172ba:	6878      	ldr	r0, [r7, #4]
 80172bc:	f7fe ff7b 	bl	80161b6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80172c0:	687b      	ldr	r3, [r7, #4]
 80172c2:	2202      	movs	r2, #2
 80172c4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80172c8:	e014      	b.n	80172f4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80172ca:	6878      	ldr	r0, [r7, #4]
 80172cc:	f000 f9e0 	bl	8017690 <USBD_CtlSendStatus>
      break;
 80172d0:	e010      	b.n	80172f4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80172d2:	6878      	ldr	r0, [r7, #4]
 80172d4:	f000 f9dc 	bl	8017690 <USBD_CtlSendStatus>
      break;
 80172d8:	e00c      	b.n	80172f4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80172da:	6839      	ldr	r1, [r7, #0]
 80172dc:	6878      	ldr	r0, [r7, #4]
 80172de:	f000 f900 	bl	80174e2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80172e2:	4b07      	ldr	r3, [pc, #28]	@ (8017300 <USBD_SetConfig+0x150>)
 80172e4:	781b      	ldrb	r3, [r3, #0]
 80172e6:	4619      	mov	r1, r3
 80172e8:	6878      	ldr	r0, [r7, #4]
 80172ea:	f7fe ff64 	bl	80161b6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80172ee:	2303      	movs	r3, #3
 80172f0:	73fb      	strb	r3, [r7, #15]
      break;
 80172f2:	bf00      	nop
  }

  return ret;
 80172f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80172f6:	4618      	mov	r0, r3
 80172f8:	3710      	adds	r7, #16
 80172fa:	46bd      	mov	sp, r7
 80172fc:	bd80      	pop	{r7, pc}
 80172fe:	bf00      	nop
 8017300:	240023cc 	.word	0x240023cc

08017304 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017304:	b580      	push	{r7, lr}
 8017306:	b082      	sub	sp, #8
 8017308:	af00      	add	r7, sp, #0
 801730a:	6078      	str	r0, [r7, #4]
 801730c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801730e:	683b      	ldr	r3, [r7, #0]
 8017310:	88db      	ldrh	r3, [r3, #6]
 8017312:	2b01      	cmp	r3, #1
 8017314:	d004      	beq.n	8017320 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8017316:	6839      	ldr	r1, [r7, #0]
 8017318:	6878      	ldr	r0, [r7, #4]
 801731a:	f000 f8e2 	bl	80174e2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 801731e:	e023      	b.n	8017368 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8017320:	687b      	ldr	r3, [r7, #4]
 8017322:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017326:	b2db      	uxtb	r3, r3
 8017328:	2b02      	cmp	r3, #2
 801732a:	dc02      	bgt.n	8017332 <USBD_GetConfig+0x2e>
 801732c:	2b00      	cmp	r3, #0
 801732e:	dc03      	bgt.n	8017338 <USBD_GetConfig+0x34>
 8017330:	e015      	b.n	801735e <USBD_GetConfig+0x5a>
 8017332:	2b03      	cmp	r3, #3
 8017334:	d00b      	beq.n	801734e <USBD_GetConfig+0x4a>
 8017336:	e012      	b.n	801735e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8017338:	687b      	ldr	r3, [r7, #4]
 801733a:	2200      	movs	r2, #0
 801733c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801733e:	687b      	ldr	r3, [r7, #4]
 8017340:	3308      	adds	r3, #8
 8017342:	2201      	movs	r2, #1
 8017344:	4619      	mov	r1, r3
 8017346:	6878      	ldr	r0, [r7, #4]
 8017348:	f000 f948 	bl	80175dc <USBD_CtlSendData>
        break;
 801734c:	e00c      	b.n	8017368 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801734e:	687b      	ldr	r3, [r7, #4]
 8017350:	3304      	adds	r3, #4
 8017352:	2201      	movs	r2, #1
 8017354:	4619      	mov	r1, r3
 8017356:	6878      	ldr	r0, [r7, #4]
 8017358:	f000 f940 	bl	80175dc <USBD_CtlSendData>
        break;
 801735c:	e004      	b.n	8017368 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 801735e:	6839      	ldr	r1, [r7, #0]
 8017360:	6878      	ldr	r0, [r7, #4]
 8017362:	f000 f8be 	bl	80174e2 <USBD_CtlError>
        break;
 8017366:	bf00      	nop
}
 8017368:	bf00      	nop
 801736a:	3708      	adds	r7, #8
 801736c:	46bd      	mov	sp, r7
 801736e:	bd80      	pop	{r7, pc}

08017370 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017370:	b580      	push	{r7, lr}
 8017372:	b082      	sub	sp, #8
 8017374:	af00      	add	r7, sp, #0
 8017376:	6078      	str	r0, [r7, #4]
 8017378:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801737a:	687b      	ldr	r3, [r7, #4]
 801737c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017380:	b2db      	uxtb	r3, r3
 8017382:	3b01      	subs	r3, #1
 8017384:	2b02      	cmp	r3, #2
 8017386:	d81e      	bhi.n	80173c6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8017388:	683b      	ldr	r3, [r7, #0]
 801738a:	88db      	ldrh	r3, [r3, #6]
 801738c:	2b02      	cmp	r3, #2
 801738e:	d004      	beq.n	801739a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8017390:	6839      	ldr	r1, [r7, #0]
 8017392:	6878      	ldr	r0, [r7, #4]
 8017394:	f000 f8a5 	bl	80174e2 <USBD_CtlError>
        break;
 8017398:	e01a      	b.n	80173d0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801739a:	687b      	ldr	r3, [r7, #4]
 801739c:	2201      	movs	r2, #1
 801739e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80173a0:	687b      	ldr	r3, [r7, #4]
 80173a2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80173a6:	2b00      	cmp	r3, #0
 80173a8:	d005      	beq.n	80173b6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80173aa:	687b      	ldr	r3, [r7, #4]
 80173ac:	68db      	ldr	r3, [r3, #12]
 80173ae:	f043 0202 	orr.w	r2, r3, #2
 80173b2:	687b      	ldr	r3, [r7, #4]
 80173b4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80173b6:	687b      	ldr	r3, [r7, #4]
 80173b8:	330c      	adds	r3, #12
 80173ba:	2202      	movs	r2, #2
 80173bc:	4619      	mov	r1, r3
 80173be:	6878      	ldr	r0, [r7, #4]
 80173c0:	f000 f90c 	bl	80175dc <USBD_CtlSendData>
      break;
 80173c4:	e004      	b.n	80173d0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80173c6:	6839      	ldr	r1, [r7, #0]
 80173c8:	6878      	ldr	r0, [r7, #4]
 80173ca:	f000 f88a 	bl	80174e2 <USBD_CtlError>
      break;
 80173ce:	bf00      	nop
  }
}
 80173d0:	bf00      	nop
 80173d2:	3708      	adds	r7, #8
 80173d4:	46bd      	mov	sp, r7
 80173d6:	bd80      	pop	{r7, pc}

080173d8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80173d8:	b580      	push	{r7, lr}
 80173da:	b082      	sub	sp, #8
 80173dc:	af00      	add	r7, sp, #0
 80173de:	6078      	str	r0, [r7, #4]
 80173e0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80173e2:	683b      	ldr	r3, [r7, #0]
 80173e4:	885b      	ldrh	r3, [r3, #2]
 80173e6:	2b01      	cmp	r3, #1
 80173e8:	d107      	bne.n	80173fa <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80173ea:	687b      	ldr	r3, [r7, #4]
 80173ec:	2201      	movs	r2, #1
 80173ee:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80173f2:	6878      	ldr	r0, [r7, #4]
 80173f4:	f000 f94c 	bl	8017690 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80173f8:	e013      	b.n	8017422 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80173fa:	683b      	ldr	r3, [r7, #0]
 80173fc:	885b      	ldrh	r3, [r3, #2]
 80173fe:	2b02      	cmp	r3, #2
 8017400:	d10b      	bne.n	801741a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8017402:	683b      	ldr	r3, [r7, #0]
 8017404:	889b      	ldrh	r3, [r3, #4]
 8017406:	0a1b      	lsrs	r3, r3, #8
 8017408:	b29b      	uxth	r3, r3
 801740a:	b2da      	uxtb	r2, r3
 801740c:	687b      	ldr	r3, [r7, #4]
 801740e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8017412:	6878      	ldr	r0, [r7, #4]
 8017414:	f000 f93c 	bl	8017690 <USBD_CtlSendStatus>
}
 8017418:	e003      	b.n	8017422 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 801741a:	6839      	ldr	r1, [r7, #0]
 801741c:	6878      	ldr	r0, [r7, #4]
 801741e:	f000 f860 	bl	80174e2 <USBD_CtlError>
}
 8017422:	bf00      	nop
 8017424:	3708      	adds	r7, #8
 8017426:	46bd      	mov	sp, r7
 8017428:	bd80      	pop	{r7, pc}

0801742a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801742a:	b580      	push	{r7, lr}
 801742c:	b082      	sub	sp, #8
 801742e:	af00      	add	r7, sp, #0
 8017430:	6078      	str	r0, [r7, #4]
 8017432:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8017434:	687b      	ldr	r3, [r7, #4]
 8017436:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801743a:	b2db      	uxtb	r3, r3
 801743c:	3b01      	subs	r3, #1
 801743e:	2b02      	cmp	r3, #2
 8017440:	d80b      	bhi.n	801745a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8017442:	683b      	ldr	r3, [r7, #0]
 8017444:	885b      	ldrh	r3, [r3, #2]
 8017446:	2b01      	cmp	r3, #1
 8017448:	d10c      	bne.n	8017464 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 801744a:	687b      	ldr	r3, [r7, #4]
 801744c:	2200      	movs	r2, #0
 801744e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8017452:	6878      	ldr	r0, [r7, #4]
 8017454:	f000 f91c 	bl	8017690 <USBD_CtlSendStatus>
      }
      break;
 8017458:	e004      	b.n	8017464 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 801745a:	6839      	ldr	r1, [r7, #0]
 801745c:	6878      	ldr	r0, [r7, #4]
 801745e:	f000 f840 	bl	80174e2 <USBD_CtlError>
      break;
 8017462:	e000      	b.n	8017466 <USBD_ClrFeature+0x3c>
      break;
 8017464:	bf00      	nop
  }
}
 8017466:	bf00      	nop
 8017468:	3708      	adds	r7, #8
 801746a:	46bd      	mov	sp, r7
 801746c:	bd80      	pop	{r7, pc}

0801746e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801746e:	b580      	push	{r7, lr}
 8017470:	b084      	sub	sp, #16
 8017472:	af00      	add	r7, sp, #0
 8017474:	6078      	str	r0, [r7, #4]
 8017476:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8017478:	683b      	ldr	r3, [r7, #0]
 801747a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 801747c:	68fb      	ldr	r3, [r7, #12]
 801747e:	781a      	ldrb	r2, [r3, #0]
 8017480:	687b      	ldr	r3, [r7, #4]
 8017482:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8017484:	68fb      	ldr	r3, [r7, #12]
 8017486:	3301      	adds	r3, #1
 8017488:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 801748a:	68fb      	ldr	r3, [r7, #12]
 801748c:	781a      	ldrb	r2, [r3, #0]
 801748e:	687b      	ldr	r3, [r7, #4]
 8017490:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8017492:	68fb      	ldr	r3, [r7, #12]
 8017494:	3301      	adds	r3, #1
 8017496:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8017498:	68f8      	ldr	r0, [r7, #12]
 801749a:	f7ff fa16 	bl	80168ca <SWAPBYTE>
 801749e:	4603      	mov	r3, r0
 80174a0:	461a      	mov	r2, r3
 80174a2:	687b      	ldr	r3, [r7, #4]
 80174a4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80174a6:	68fb      	ldr	r3, [r7, #12]
 80174a8:	3301      	adds	r3, #1
 80174aa:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80174ac:	68fb      	ldr	r3, [r7, #12]
 80174ae:	3301      	adds	r3, #1
 80174b0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80174b2:	68f8      	ldr	r0, [r7, #12]
 80174b4:	f7ff fa09 	bl	80168ca <SWAPBYTE>
 80174b8:	4603      	mov	r3, r0
 80174ba:	461a      	mov	r2, r3
 80174bc:	687b      	ldr	r3, [r7, #4]
 80174be:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80174c0:	68fb      	ldr	r3, [r7, #12]
 80174c2:	3301      	adds	r3, #1
 80174c4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80174c6:	68fb      	ldr	r3, [r7, #12]
 80174c8:	3301      	adds	r3, #1
 80174ca:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80174cc:	68f8      	ldr	r0, [r7, #12]
 80174ce:	f7ff f9fc 	bl	80168ca <SWAPBYTE>
 80174d2:	4603      	mov	r3, r0
 80174d4:	461a      	mov	r2, r3
 80174d6:	687b      	ldr	r3, [r7, #4]
 80174d8:	80da      	strh	r2, [r3, #6]
}
 80174da:	bf00      	nop
 80174dc:	3710      	adds	r7, #16
 80174de:	46bd      	mov	sp, r7
 80174e0:	bd80      	pop	{r7, pc}

080174e2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80174e2:	b580      	push	{r7, lr}
 80174e4:	b082      	sub	sp, #8
 80174e6:	af00      	add	r7, sp, #0
 80174e8:	6078      	str	r0, [r7, #4]
 80174ea:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80174ec:	2180      	movs	r1, #128	@ 0x80
 80174ee:	6878      	ldr	r0, [r7, #4]
 80174f0:	f000 fd22 	bl	8017f38 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80174f4:	2100      	movs	r1, #0
 80174f6:	6878      	ldr	r0, [r7, #4]
 80174f8:	f000 fd1e 	bl	8017f38 <USBD_LL_StallEP>
}
 80174fc:	bf00      	nop
 80174fe:	3708      	adds	r7, #8
 8017500:	46bd      	mov	sp, r7
 8017502:	bd80      	pop	{r7, pc}

08017504 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8017504:	b580      	push	{r7, lr}
 8017506:	b086      	sub	sp, #24
 8017508:	af00      	add	r7, sp, #0
 801750a:	60f8      	str	r0, [r7, #12]
 801750c:	60b9      	str	r1, [r7, #8]
 801750e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8017510:	2300      	movs	r3, #0
 8017512:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8017514:	68fb      	ldr	r3, [r7, #12]
 8017516:	2b00      	cmp	r3, #0
 8017518:	d042      	beq.n	80175a0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 801751a:	68fb      	ldr	r3, [r7, #12]
 801751c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 801751e:	6938      	ldr	r0, [r7, #16]
 8017520:	f000 f842 	bl	80175a8 <USBD_GetLen>
 8017524:	4603      	mov	r3, r0
 8017526:	3301      	adds	r3, #1
 8017528:	005b      	lsls	r3, r3, #1
 801752a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801752e:	d808      	bhi.n	8017542 <USBD_GetString+0x3e>
 8017530:	6938      	ldr	r0, [r7, #16]
 8017532:	f000 f839 	bl	80175a8 <USBD_GetLen>
 8017536:	4603      	mov	r3, r0
 8017538:	3301      	adds	r3, #1
 801753a:	b29b      	uxth	r3, r3
 801753c:	005b      	lsls	r3, r3, #1
 801753e:	b29a      	uxth	r2, r3
 8017540:	e001      	b.n	8017546 <USBD_GetString+0x42>
 8017542:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8017546:	687b      	ldr	r3, [r7, #4]
 8017548:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801754a:	7dfb      	ldrb	r3, [r7, #23]
 801754c:	68ba      	ldr	r2, [r7, #8]
 801754e:	4413      	add	r3, r2
 8017550:	687a      	ldr	r2, [r7, #4]
 8017552:	7812      	ldrb	r2, [r2, #0]
 8017554:	701a      	strb	r2, [r3, #0]
  idx++;
 8017556:	7dfb      	ldrb	r3, [r7, #23]
 8017558:	3301      	adds	r3, #1
 801755a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 801755c:	7dfb      	ldrb	r3, [r7, #23]
 801755e:	68ba      	ldr	r2, [r7, #8]
 8017560:	4413      	add	r3, r2
 8017562:	2203      	movs	r2, #3
 8017564:	701a      	strb	r2, [r3, #0]
  idx++;
 8017566:	7dfb      	ldrb	r3, [r7, #23]
 8017568:	3301      	adds	r3, #1
 801756a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 801756c:	e013      	b.n	8017596 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 801756e:	7dfb      	ldrb	r3, [r7, #23]
 8017570:	68ba      	ldr	r2, [r7, #8]
 8017572:	4413      	add	r3, r2
 8017574:	693a      	ldr	r2, [r7, #16]
 8017576:	7812      	ldrb	r2, [r2, #0]
 8017578:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801757a:	693b      	ldr	r3, [r7, #16]
 801757c:	3301      	adds	r3, #1
 801757e:	613b      	str	r3, [r7, #16]
    idx++;
 8017580:	7dfb      	ldrb	r3, [r7, #23]
 8017582:	3301      	adds	r3, #1
 8017584:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8017586:	7dfb      	ldrb	r3, [r7, #23]
 8017588:	68ba      	ldr	r2, [r7, #8]
 801758a:	4413      	add	r3, r2
 801758c:	2200      	movs	r2, #0
 801758e:	701a      	strb	r2, [r3, #0]
    idx++;
 8017590:	7dfb      	ldrb	r3, [r7, #23]
 8017592:	3301      	adds	r3, #1
 8017594:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8017596:	693b      	ldr	r3, [r7, #16]
 8017598:	781b      	ldrb	r3, [r3, #0]
 801759a:	2b00      	cmp	r3, #0
 801759c:	d1e7      	bne.n	801756e <USBD_GetString+0x6a>
 801759e:	e000      	b.n	80175a2 <USBD_GetString+0x9e>
    return;
 80175a0:	bf00      	nop
  }
}
 80175a2:	3718      	adds	r7, #24
 80175a4:	46bd      	mov	sp, r7
 80175a6:	bd80      	pop	{r7, pc}

080175a8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80175a8:	b480      	push	{r7}
 80175aa:	b085      	sub	sp, #20
 80175ac:	af00      	add	r7, sp, #0
 80175ae:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80175b0:	2300      	movs	r3, #0
 80175b2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80175b4:	687b      	ldr	r3, [r7, #4]
 80175b6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80175b8:	e005      	b.n	80175c6 <USBD_GetLen+0x1e>
  {
    len++;
 80175ba:	7bfb      	ldrb	r3, [r7, #15]
 80175bc:	3301      	adds	r3, #1
 80175be:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80175c0:	68bb      	ldr	r3, [r7, #8]
 80175c2:	3301      	adds	r3, #1
 80175c4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80175c6:	68bb      	ldr	r3, [r7, #8]
 80175c8:	781b      	ldrb	r3, [r3, #0]
 80175ca:	2b00      	cmp	r3, #0
 80175cc:	d1f5      	bne.n	80175ba <USBD_GetLen+0x12>
  }

  return len;
 80175ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80175d0:	4618      	mov	r0, r3
 80175d2:	3714      	adds	r7, #20
 80175d4:	46bd      	mov	sp, r7
 80175d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175da:	4770      	bx	lr

080175dc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80175dc:	b580      	push	{r7, lr}
 80175de:	b084      	sub	sp, #16
 80175e0:	af00      	add	r7, sp, #0
 80175e2:	60f8      	str	r0, [r7, #12]
 80175e4:	60b9      	str	r1, [r7, #8]
 80175e6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80175e8:	68fb      	ldr	r3, [r7, #12]
 80175ea:	2202      	movs	r2, #2
 80175ec:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80175f0:	68fb      	ldr	r3, [r7, #12]
 80175f2:	687a      	ldr	r2, [r7, #4]
 80175f4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80175f6:	68fb      	ldr	r3, [r7, #12]
 80175f8:	687a      	ldr	r2, [r7, #4]
 80175fa:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80175fc:	687b      	ldr	r3, [r7, #4]
 80175fe:	68ba      	ldr	r2, [r7, #8]
 8017600:	2100      	movs	r1, #0
 8017602:	68f8      	ldr	r0, [r7, #12]
 8017604:	f000 fd21 	bl	801804a <USBD_LL_Transmit>

  return USBD_OK;
 8017608:	2300      	movs	r3, #0
}
 801760a:	4618      	mov	r0, r3
 801760c:	3710      	adds	r7, #16
 801760e:	46bd      	mov	sp, r7
 8017610:	bd80      	pop	{r7, pc}

08017612 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8017612:	b580      	push	{r7, lr}
 8017614:	b084      	sub	sp, #16
 8017616:	af00      	add	r7, sp, #0
 8017618:	60f8      	str	r0, [r7, #12]
 801761a:	60b9      	str	r1, [r7, #8]
 801761c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801761e:	687b      	ldr	r3, [r7, #4]
 8017620:	68ba      	ldr	r2, [r7, #8]
 8017622:	2100      	movs	r1, #0
 8017624:	68f8      	ldr	r0, [r7, #12]
 8017626:	f000 fd10 	bl	801804a <USBD_LL_Transmit>

  return USBD_OK;
 801762a:	2300      	movs	r3, #0
}
 801762c:	4618      	mov	r0, r3
 801762e:	3710      	adds	r7, #16
 8017630:	46bd      	mov	sp, r7
 8017632:	bd80      	pop	{r7, pc}

08017634 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8017634:	b580      	push	{r7, lr}
 8017636:	b084      	sub	sp, #16
 8017638:	af00      	add	r7, sp, #0
 801763a:	60f8      	str	r0, [r7, #12]
 801763c:	60b9      	str	r1, [r7, #8]
 801763e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8017640:	68fb      	ldr	r3, [r7, #12]
 8017642:	2203      	movs	r2, #3
 8017644:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8017648:	68fb      	ldr	r3, [r7, #12]
 801764a:	687a      	ldr	r2, [r7, #4]
 801764c:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8017650:	68fb      	ldr	r3, [r7, #12]
 8017652:	687a      	ldr	r2, [r7, #4]
 8017654:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8017658:	687b      	ldr	r3, [r7, #4]
 801765a:	68ba      	ldr	r2, [r7, #8]
 801765c:	2100      	movs	r1, #0
 801765e:	68f8      	ldr	r0, [r7, #12]
 8017660:	f000 fd14 	bl	801808c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017664:	2300      	movs	r3, #0
}
 8017666:	4618      	mov	r0, r3
 8017668:	3710      	adds	r7, #16
 801766a:	46bd      	mov	sp, r7
 801766c:	bd80      	pop	{r7, pc}

0801766e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 801766e:	b580      	push	{r7, lr}
 8017670:	b084      	sub	sp, #16
 8017672:	af00      	add	r7, sp, #0
 8017674:	60f8      	str	r0, [r7, #12]
 8017676:	60b9      	str	r1, [r7, #8]
 8017678:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801767a:	687b      	ldr	r3, [r7, #4]
 801767c:	68ba      	ldr	r2, [r7, #8]
 801767e:	2100      	movs	r1, #0
 8017680:	68f8      	ldr	r0, [r7, #12]
 8017682:	f000 fd03 	bl	801808c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017686:	2300      	movs	r3, #0
}
 8017688:	4618      	mov	r0, r3
 801768a:	3710      	adds	r7, #16
 801768c:	46bd      	mov	sp, r7
 801768e:	bd80      	pop	{r7, pc}

08017690 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8017690:	b580      	push	{r7, lr}
 8017692:	b082      	sub	sp, #8
 8017694:	af00      	add	r7, sp, #0
 8017696:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8017698:	687b      	ldr	r3, [r7, #4]
 801769a:	2204      	movs	r2, #4
 801769c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80176a0:	2300      	movs	r3, #0
 80176a2:	2200      	movs	r2, #0
 80176a4:	2100      	movs	r1, #0
 80176a6:	6878      	ldr	r0, [r7, #4]
 80176a8:	f000 fccf 	bl	801804a <USBD_LL_Transmit>

  return USBD_OK;
 80176ac:	2300      	movs	r3, #0
}
 80176ae:	4618      	mov	r0, r3
 80176b0:	3708      	adds	r7, #8
 80176b2:	46bd      	mov	sp, r7
 80176b4:	bd80      	pop	{r7, pc}

080176b6 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80176b6:	b580      	push	{r7, lr}
 80176b8:	b082      	sub	sp, #8
 80176ba:	af00      	add	r7, sp, #0
 80176bc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80176be:	687b      	ldr	r3, [r7, #4]
 80176c0:	2205      	movs	r2, #5
 80176c2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80176c6:	2300      	movs	r3, #0
 80176c8:	2200      	movs	r2, #0
 80176ca:	2100      	movs	r1, #0
 80176cc:	6878      	ldr	r0, [r7, #4]
 80176ce:	f000 fcdd 	bl	801808c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80176d2:	2300      	movs	r3, #0
}
 80176d4:	4618      	mov	r0, r3
 80176d6:	3708      	adds	r7, #8
 80176d8:	46bd      	mov	sp, r7
 80176da:	bd80      	pop	{r7, pc}

080176dc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80176dc:	b580      	push	{r7, lr}
 80176de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80176e0:	2200      	movs	r2, #0
 80176e2:	4913      	ldr	r1, [pc, #76]	@ (8017730 <MX_USB_DEVICE_Init+0x54>)
 80176e4:	4813      	ldr	r0, [pc, #76]	@ (8017734 <MX_USB_DEVICE_Init+0x58>)
 80176e6:	f7fe fccd 	bl	8016084 <USBD_Init>
 80176ea:	4603      	mov	r3, r0
 80176ec:	2b00      	cmp	r3, #0
 80176ee:	d001      	beq.n	80176f4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80176f0:	f7ea fd15 	bl	800211e <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80176f4:	4910      	ldr	r1, [pc, #64]	@ (8017738 <MX_USB_DEVICE_Init+0x5c>)
 80176f6:	480f      	ldr	r0, [pc, #60]	@ (8017734 <MX_USB_DEVICE_Init+0x58>)
 80176f8:	f7fe fcf4 	bl	80160e4 <USBD_RegisterClass>
 80176fc:	4603      	mov	r3, r0
 80176fe:	2b00      	cmp	r3, #0
 8017700:	d001      	beq.n	8017706 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8017702:	f7ea fd0c 	bl	800211e <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8017706:	490d      	ldr	r1, [pc, #52]	@ (801773c <MX_USB_DEVICE_Init+0x60>)
 8017708:	480a      	ldr	r0, [pc, #40]	@ (8017734 <MX_USB_DEVICE_Init+0x58>)
 801770a:	f7fe fbeb 	bl	8015ee4 <USBD_CDC_RegisterInterface>
 801770e:	4603      	mov	r3, r0
 8017710:	2b00      	cmp	r3, #0
 8017712:	d001      	beq.n	8017718 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8017714:	f7ea fd03 	bl	800211e <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8017718:	4806      	ldr	r0, [pc, #24]	@ (8017734 <MX_USB_DEVICE_Init+0x58>)
 801771a:	f7fe fd19 	bl	8016150 <USBD_Start>
 801771e:	4603      	mov	r3, r0
 8017720:	2b00      	cmp	r3, #0
 8017722:	d001      	beq.n	8017728 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8017724:	f7ea fcfb 	bl	800211e <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8017728:	f7f5 fcc6 	bl	800d0b8 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 801772c:	bf00      	nop
 801772e:	bd80      	pop	{r7, pc}
 8017730:	240000e8 	.word	0x240000e8
 8017734:	240023d0 	.word	0x240023d0
 8017738:	24000054 	.word	0x24000054
 801773c:	240000d4 	.word	0x240000d4

08017740 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8017740:	b580      	push	{r7, lr}
 8017742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8017744:	2200      	movs	r2, #0
 8017746:	4905      	ldr	r1, [pc, #20]	@ (801775c <CDC_Init_FS+0x1c>)
 8017748:	4805      	ldr	r0, [pc, #20]	@ (8017760 <CDC_Init_FS+0x20>)
 801774a:	f7fe fbe5 	bl	8015f18 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801774e:	4905      	ldr	r1, [pc, #20]	@ (8017764 <CDC_Init_FS+0x24>)
 8017750:	4803      	ldr	r0, [pc, #12]	@ (8017760 <CDC_Init_FS+0x20>)
 8017752:	f7fe fc03 	bl	8015f5c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8017756:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8017758:	4618      	mov	r0, r3
 801775a:	bd80      	pop	{r7, pc}
 801775c:	24002eac 	.word	0x24002eac
 8017760:	240023d0 	.word	0x240023d0
 8017764:	240026ac 	.word	0x240026ac

08017768 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8017768:	b480      	push	{r7}
 801776a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 801776c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801776e:	4618      	mov	r0, r3
 8017770:	46bd      	mov	sp, r7
 8017772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017776:	4770      	bx	lr

08017778 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8017778:	b480      	push	{r7}
 801777a:	b083      	sub	sp, #12
 801777c:	af00      	add	r7, sp, #0
 801777e:	4603      	mov	r3, r0
 8017780:	6039      	str	r1, [r7, #0]
 8017782:	71fb      	strb	r3, [r7, #7]
 8017784:	4613      	mov	r3, r2
 8017786:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8017788:	79fb      	ldrb	r3, [r7, #7]
 801778a:	2b23      	cmp	r3, #35	@ 0x23
 801778c:	d84a      	bhi.n	8017824 <CDC_Control_FS+0xac>
 801778e:	a201      	add	r2, pc, #4	@ (adr r2, 8017794 <CDC_Control_FS+0x1c>)
 8017790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017794:	08017825 	.word	0x08017825
 8017798:	08017825 	.word	0x08017825
 801779c:	08017825 	.word	0x08017825
 80177a0:	08017825 	.word	0x08017825
 80177a4:	08017825 	.word	0x08017825
 80177a8:	08017825 	.word	0x08017825
 80177ac:	08017825 	.word	0x08017825
 80177b0:	08017825 	.word	0x08017825
 80177b4:	08017825 	.word	0x08017825
 80177b8:	08017825 	.word	0x08017825
 80177bc:	08017825 	.word	0x08017825
 80177c0:	08017825 	.word	0x08017825
 80177c4:	08017825 	.word	0x08017825
 80177c8:	08017825 	.word	0x08017825
 80177cc:	08017825 	.word	0x08017825
 80177d0:	08017825 	.word	0x08017825
 80177d4:	08017825 	.word	0x08017825
 80177d8:	08017825 	.word	0x08017825
 80177dc:	08017825 	.word	0x08017825
 80177e0:	08017825 	.word	0x08017825
 80177e4:	08017825 	.word	0x08017825
 80177e8:	08017825 	.word	0x08017825
 80177ec:	08017825 	.word	0x08017825
 80177f0:	08017825 	.word	0x08017825
 80177f4:	08017825 	.word	0x08017825
 80177f8:	08017825 	.word	0x08017825
 80177fc:	08017825 	.word	0x08017825
 8017800:	08017825 	.word	0x08017825
 8017804:	08017825 	.word	0x08017825
 8017808:	08017825 	.word	0x08017825
 801780c:	08017825 	.word	0x08017825
 8017810:	08017825 	.word	0x08017825
 8017814:	08017825 	.word	0x08017825
 8017818:	08017825 	.word	0x08017825
 801781c:	08017825 	.word	0x08017825
 8017820:	08017825 	.word	0x08017825
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8017824:	bf00      	nop
  }

  return (USBD_OK);
 8017826:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8017828:	4618      	mov	r0, r3
 801782a:	370c      	adds	r7, #12
 801782c:	46bd      	mov	sp, r7
 801782e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017832:	4770      	bx	lr

08017834 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8017834:	b580      	push	{r7, lr}
 8017836:	b082      	sub	sp, #8
 8017838:	af00      	add	r7, sp, #0
 801783a:	6078      	str	r0, [r7, #4]
 801783c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801783e:	6879      	ldr	r1, [r7, #4]
 8017840:	4805      	ldr	r0, [pc, #20]	@ (8017858 <CDC_Receive_FS+0x24>)
 8017842:	f7fe fb8b 	bl	8015f5c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8017846:	4804      	ldr	r0, [pc, #16]	@ (8017858 <CDC_Receive_FS+0x24>)
 8017848:	f7fe fbe6 	bl	8016018 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 801784c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801784e:	4618      	mov	r0, r3
 8017850:	3708      	adds	r7, #8
 8017852:	46bd      	mov	sp, r7
 8017854:	bd80      	pop	{r7, pc}
 8017856:	bf00      	nop
 8017858:	240023d0 	.word	0x240023d0

0801785c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 801785c:	b580      	push	{r7, lr}
 801785e:	b084      	sub	sp, #16
 8017860:	af00      	add	r7, sp, #0
 8017862:	6078      	str	r0, [r7, #4]
 8017864:	460b      	mov	r3, r1
 8017866:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8017868:	2300      	movs	r3, #0
 801786a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 801786c:	4b0d      	ldr	r3, [pc, #52]	@ (80178a4 <CDC_Transmit_FS+0x48>)
 801786e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8017872:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8017874:	68bb      	ldr	r3, [r7, #8]
 8017876:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801787a:	2b00      	cmp	r3, #0
 801787c:	d001      	beq.n	8017882 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 801787e:	2301      	movs	r3, #1
 8017880:	e00b      	b.n	801789a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8017882:	887b      	ldrh	r3, [r7, #2]
 8017884:	461a      	mov	r2, r3
 8017886:	6879      	ldr	r1, [r7, #4]
 8017888:	4806      	ldr	r0, [pc, #24]	@ (80178a4 <CDC_Transmit_FS+0x48>)
 801788a:	f7fe fb45 	bl	8015f18 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 801788e:	4805      	ldr	r0, [pc, #20]	@ (80178a4 <CDC_Transmit_FS+0x48>)
 8017890:	f7fe fb82 	bl	8015f98 <USBD_CDC_TransmitPacket>
 8017894:	4603      	mov	r3, r0
 8017896:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8017898:	7bfb      	ldrb	r3, [r7, #15]
}
 801789a:	4618      	mov	r0, r3
 801789c:	3710      	adds	r7, #16
 801789e:	46bd      	mov	sp, r7
 80178a0:	bd80      	pop	{r7, pc}
 80178a2:	bf00      	nop
 80178a4:	240023d0 	.word	0x240023d0

080178a8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80178a8:	b580      	push	{r7, lr}
 80178aa:	b086      	sub	sp, #24
 80178ac:	af00      	add	r7, sp, #0
 80178ae:	60f8      	str	r0, [r7, #12]
 80178b0:	60b9      	str	r1, [r7, #8]
 80178b2:	4613      	mov	r3, r2
 80178b4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80178b6:	2300      	movs	r3, #0
 80178b8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  CDC_LOG_TxCpltCallback();
 80178ba:	f7e9 f9ab 	bl	8000c14 <CDC_LOG_TxCpltCallback>

  /* USER CODE END 13 */
  return result;
 80178be:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80178c2:	4618      	mov	r0, r3
 80178c4:	3718      	adds	r7, #24
 80178c6:	46bd      	mov	sp, r7
 80178c8:	bd80      	pop	{r7, pc}
	...

080178cc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80178cc:	b480      	push	{r7}
 80178ce:	b083      	sub	sp, #12
 80178d0:	af00      	add	r7, sp, #0
 80178d2:	4603      	mov	r3, r0
 80178d4:	6039      	str	r1, [r7, #0]
 80178d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80178d8:	683b      	ldr	r3, [r7, #0]
 80178da:	2212      	movs	r2, #18
 80178dc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80178de:	4b03      	ldr	r3, [pc, #12]	@ (80178ec <USBD_FS_DeviceDescriptor+0x20>)
}
 80178e0:	4618      	mov	r0, r3
 80178e2:	370c      	adds	r7, #12
 80178e4:	46bd      	mov	sp, r7
 80178e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178ea:	4770      	bx	lr
 80178ec:	24000108 	.word	0x24000108

080178f0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80178f0:	b480      	push	{r7}
 80178f2:	b083      	sub	sp, #12
 80178f4:	af00      	add	r7, sp, #0
 80178f6:	4603      	mov	r3, r0
 80178f8:	6039      	str	r1, [r7, #0]
 80178fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80178fc:	683b      	ldr	r3, [r7, #0]
 80178fe:	2204      	movs	r2, #4
 8017900:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8017902:	4b03      	ldr	r3, [pc, #12]	@ (8017910 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8017904:	4618      	mov	r0, r3
 8017906:	370c      	adds	r7, #12
 8017908:	46bd      	mov	sp, r7
 801790a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801790e:	4770      	bx	lr
 8017910:	2400011c 	.word	0x2400011c

08017914 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017914:	b580      	push	{r7, lr}
 8017916:	b082      	sub	sp, #8
 8017918:	af00      	add	r7, sp, #0
 801791a:	4603      	mov	r3, r0
 801791c:	6039      	str	r1, [r7, #0]
 801791e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017920:	79fb      	ldrb	r3, [r7, #7]
 8017922:	2b00      	cmp	r3, #0
 8017924:	d105      	bne.n	8017932 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8017926:	683a      	ldr	r2, [r7, #0]
 8017928:	4907      	ldr	r1, [pc, #28]	@ (8017948 <USBD_FS_ProductStrDescriptor+0x34>)
 801792a:	4808      	ldr	r0, [pc, #32]	@ (801794c <USBD_FS_ProductStrDescriptor+0x38>)
 801792c:	f7ff fdea 	bl	8017504 <USBD_GetString>
 8017930:	e004      	b.n	801793c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8017932:	683a      	ldr	r2, [r7, #0]
 8017934:	4904      	ldr	r1, [pc, #16]	@ (8017948 <USBD_FS_ProductStrDescriptor+0x34>)
 8017936:	4805      	ldr	r0, [pc, #20]	@ (801794c <USBD_FS_ProductStrDescriptor+0x38>)
 8017938:	f7ff fde4 	bl	8017504 <USBD_GetString>
  }
  return USBD_StrDesc;
 801793c:	4b02      	ldr	r3, [pc, #8]	@ (8017948 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801793e:	4618      	mov	r0, r3
 8017940:	3708      	adds	r7, #8
 8017942:	46bd      	mov	sp, r7
 8017944:	bd80      	pop	{r7, pc}
 8017946:	bf00      	nop
 8017948:	240036ac 	.word	0x240036ac
 801794c:	0801907c 	.word	0x0801907c

08017950 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017950:	b580      	push	{r7, lr}
 8017952:	b082      	sub	sp, #8
 8017954:	af00      	add	r7, sp, #0
 8017956:	4603      	mov	r3, r0
 8017958:	6039      	str	r1, [r7, #0]
 801795a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801795c:	683a      	ldr	r2, [r7, #0]
 801795e:	4904      	ldr	r1, [pc, #16]	@ (8017970 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8017960:	4804      	ldr	r0, [pc, #16]	@ (8017974 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8017962:	f7ff fdcf 	bl	8017504 <USBD_GetString>
  return USBD_StrDesc;
 8017966:	4b02      	ldr	r3, [pc, #8]	@ (8017970 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8017968:	4618      	mov	r0, r3
 801796a:	3708      	adds	r7, #8
 801796c:	46bd      	mov	sp, r7
 801796e:	bd80      	pop	{r7, pc}
 8017970:	240036ac 	.word	0x240036ac
 8017974:	08019094 	.word	0x08019094

08017978 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017978:	b580      	push	{r7, lr}
 801797a:	b082      	sub	sp, #8
 801797c:	af00      	add	r7, sp, #0
 801797e:	4603      	mov	r3, r0
 8017980:	6039      	str	r1, [r7, #0]
 8017982:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8017984:	683b      	ldr	r3, [r7, #0]
 8017986:	221a      	movs	r2, #26
 8017988:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801798a:	f000 f843 	bl	8017a14 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801798e:	4b02      	ldr	r3, [pc, #8]	@ (8017998 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8017990:	4618      	mov	r0, r3
 8017992:	3708      	adds	r7, #8
 8017994:	46bd      	mov	sp, r7
 8017996:	bd80      	pop	{r7, pc}
 8017998:	24000120 	.word	0x24000120

0801799c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801799c:	b580      	push	{r7, lr}
 801799e:	b082      	sub	sp, #8
 80179a0:	af00      	add	r7, sp, #0
 80179a2:	4603      	mov	r3, r0
 80179a4:	6039      	str	r1, [r7, #0]
 80179a6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80179a8:	79fb      	ldrb	r3, [r7, #7]
 80179aa:	2b00      	cmp	r3, #0
 80179ac:	d105      	bne.n	80179ba <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80179ae:	683a      	ldr	r2, [r7, #0]
 80179b0:	4907      	ldr	r1, [pc, #28]	@ (80179d0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80179b2:	4808      	ldr	r0, [pc, #32]	@ (80179d4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80179b4:	f7ff fda6 	bl	8017504 <USBD_GetString>
 80179b8:	e004      	b.n	80179c4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80179ba:	683a      	ldr	r2, [r7, #0]
 80179bc:	4904      	ldr	r1, [pc, #16]	@ (80179d0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80179be:	4805      	ldr	r0, [pc, #20]	@ (80179d4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80179c0:	f7ff fda0 	bl	8017504 <USBD_GetString>
  }
  return USBD_StrDesc;
 80179c4:	4b02      	ldr	r3, [pc, #8]	@ (80179d0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80179c6:	4618      	mov	r0, r3
 80179c8:	3708      	adds	r7, #8
 80179ca:	46bd      	mov	sp, r7
 80179cc:	bd80      	pop	{r7, pc}
 80179ce:	bf00      	nop
 80179d0:	240036ac 	.word	0x240036ac
 80179d4:	080190a8 	.word	0x080190a8

080179d8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80179d8:	b580      	push	{r7, lr}
 80179da:	b082      	sub	sp, #8
 80179dc:	af00      	add	r7, sp, #0
 80179de:	4603      	mov	r3, r0
 80179e0:	6039      	str	r1, [r7, #0]
 80179e2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80179e4:	79fb      	ldrb	r3, [r7, #7]
 80179e6:	2b00      	cmp	r3, #0
 80179e8:	d105      	bne.n	80179f6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80179ea:	683a      	ldr	r2, [r7, #0]
 80179ec:	4907      	ldr	r1, [pc, #28]	@ (8017a0c <USBD_FS_InterfaceStrDescriptor+0x34>)
 80179ee:	4808      	ldr	r0, [pc, #32]	@ (8017a10 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80179f0:	f7ff fd88 	bl	8017504 <USBD_GetString>
 80179f4:	e004      	b.n	8017a00 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80179f6:	683a      	ldr	r2, [r7, #0]
 80179f8:	4904      	ldr	r1, [pc, #16]	@ (8017a0c <USBD_FS_InterfaceStrDescriptor+0x34>)
 80179fa:	4805      	ldr	r0, [pc, #20]	@ (8017a10 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80179fc:	f7ff fd82 	bl	8017504 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017a00:	4b02      	ldr	r3, [pc, #8]	@ (8017a0c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8017a02:	4618      	mov	r0, r3
 8017a04:	3708      	adds	r7, #8
 8017a06:	46bd      	mov	sp, r7
 8017a08:	bd80      	pop	{r7, pc}
 8017a0a:	bf00      	nop
 8017a0c:	240036ac 	.word	0x240036ac
 8017a10:	080190b4 	.word	0x080190b4

08017a14 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8017a14:	b580      	push	{r7, lr}
 8017a16:	b084      	sub	sp, #16
 8017a18:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8017a1a:	4b0f      	ldr	r3, [pc, #60]	@ (8017a58 <Get_SerialNum+0x44>)
 8017a1c:	681b      	ldr	r3, [r3, #0]
 8017a1e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8017a20:	4b0e      	ldr	r3, [pc, #56]	@ (8017a5c <Get_SerialNum+0x48>)
 8017a22:	681b      	ldr	r3, [r3, #0]
 8017a24:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8017a26:	4b0e      	ldr	r3, [pc, #56]	@ (8017a60 <Get_SerialNum+0x4c>)
 8017a28:	681b      	ldr	r3, [r3, #0]
 8017a2a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8017a2c:	68fa      	ldr	r2, [r7, #12]
 8017a2e:	687b      	ldr	r3, [r7, #4]
 8017a30:	4413      	add	r3, r2
 8017a32:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8017a34:	68fb      	ldr	r3, [r7, #12]
 8017a36:	2b00      	cmp	r3, #0
 8017a38:	d009      	beq.n	8017a4e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8017a3a:	2208      	movs	r2, #8
 8017a3c:	4909      	ldr	r1, [pc, #36]	@ (8017a64 <Get_SerialNum+0x50>)
 8017a3e:	68f8      	ldr	r0, [r7, #12]
 8017a40:	f000 f814 	bl	8017a6c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8017a44:	2204      	movs	r2, #4
 8017a46:	4908      	ldr	r1, [pc, #32]	@ (8017a68 <Get_SerialNum+0x54>)
 8017a48:	68b8      	ldr	r0, [r7, #8]
 8017a4a:	f000 f80f 	bl	8017a6c <IntToUnicode>
  }
}
 8017a4e:	bf00      	nop
 8017a50:	3710      	adds	r7, #16
 8017a52:	46bd      	mov	sp, r7
 8017a54:	bd80      	pop	{r7, pc}
 8017a56:	bf00      	nop
 8017a58:	1ff1e800 	.word	0x1ff1e800
 8017a5c:	1ff1e804 	.word	0x1ff1e804
 8017a60:	1ff1e808 	.word	0x1ff1e808
 8017a64:	24000122 	.word	0x24000122
 8017a68:	24000132 	.word	0x24000132

08017a6c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8017a6c:	b480      	push	{r7}
 8017a6e:	b087      	sub	sp, #28
 8017a70:	af00      	add	r7, sp, #0
 8017a72:	60f8      	str	r0, [r7, #12]
 8017a74:	60b9      	str	r1, [r7, #8]
 8017a76:	4613      	mov	r3, r2
 8017a78:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8017a7a:	2300      	movs	r3, #0
 8017a7c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8017a7e:	2300      	movs	r3, #0
 8017a80:	75fb      	strb	r3, [r7, #23]
 8017a82:	e027      	b.n	8017ad4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8017a84:	68fb      	ldr	r3, [r7, #12]
 8017a86:	0f1b      	lsrs	r3, r3, #28
 8017a88:	2b09      	cmp	r3, #9
 8017a8a:	d80b      	bhi.n	8017aa4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8017a8c:	68fb      	ldr	r3, [r7, #12]
 8017a8e:	0f1b      	lsrs	r3, r3, #28
 8017a90:	b2da      	uxtb	r2, r3
 8017a92:	7dfb      	ldrb	r3, [r7, #23]
 8017a94:	005b      	lsls	r3, r3, #1
 8017a96:	4619      	mov	r1, r3
 8017a98:	68bb      	ldr	r3, [r7, #8]
 8017a9a:	440b      	add	r3, r1
 8017a9c:	3230      	adds	r2, #48	@ 0x30
 8017a9e:	b2d2      	uxtb	r2, r2
 8017aa0:	701a      	strb	r2, [r3, #0]
 8017aa2:	e00a      	b.n	8017aba <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8017aa4:	68fb      	ldr	r3, [r7, #12]
 8017aa6:	0f1b      	lsrs	r3, r3, #28
 8017aa8:	b2da      	uxtb	r2, r3
 8017aaa:	7dfb      	ldrb	r3, [r7, #23]
 8017aac:	005b      	lsls	r3, r3, #1
 8017aae:	4619      	mov	r1, r3
 8017ab0:	68bb      	ldr	r3, [r7, #8]
 8017ab2:	440b      	add	r3, r1
 8017ab4:	3237      	adds	r2, #55	@ 0x37
 8017ab6:	b2d2      	uxtb	r2, r2
 8017ab8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8017aba:	68fb      	ldr	r3, [r7, #12]
 8017abc:	011b      	lsls	r3, r3, #4
 8017abe:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8017ac0:	7dfb      	ldrb	r3, [r7, #23]
 8017ac2:	005b      	lsls	r3, r3, #1
 8017ac4:	3301      	adds	r3, #1
 8017ac6:	68ba      	ldr	r2, [r7, #8]
 8017ac8:	4413      	add	r3, r2
 8017aca:	2200      	movs	r2, #0
 8017acc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8017ace:	7dfb      	ldrb	r3, [r7, #23]
 8017ad0:	3301      	adds	r3, #1
 8017ad2:	75fb      	strb	r3, [r7, #23]
 8017ad4:	7dfa      	ldrb	r2, [r7, #23]
 8017ad6:	79fb      	ldrb	r3, [r7, #7]
 8017ad8:	429a      	cmp	r2, r3
 8017ada:	d3d3      	bcc.n	8017a84 <IntToUnicode+0x18>
  }
}
 8017adc:	bf00      	nop
 8017ade:	bf00      	nop
 8017ae0:	371c      	adds	r7, #28
 8017ae2:	46bd      	mov	sp, r7
 8017ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ae8:	4770      	bx	lr
	...

08017aec <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8017aec:	b580      	push	{r7, lr}
 8017aee:	b0ba      	sub	sp, #232	@ 0xe8
 8017af0:	af00      	add	r7, sp, #0
 8017af2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8017af4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8017af8:	2200      	movs	r2, #0
 8017afa:	601a      	str	r2, [r3, #0]
 8017afc:	605a      	str	r2, [r3, #4]
 8017afe:	609a      	str	r2, [r3, #8]
 8017b00:	60da      	str	r2, [r3, #12]
 8017b02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8017b04:	f107 0310 	add.w	r3, r7, #16
 8017b08:	22c0      	movs	r2, #192	@ 0xc0
 8017b0a:	2100      	movs	r1, #0
 8017b0c:	4618      	mov	r0, r3
 8017b0e:	f000 fb6b 	bl	80181e8 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8017b12:	687b      	ldr	r3, [r7, #4]
 8017b14:	681b      	ldr	r3, [r3, #0]
 8017b16:	4a34      	ldr	r2, [pc, #208]	@ (8017be8 <HAL_PCD_MspInit+0xfc>)
 8017b18:	4293      	cmp	r3, r2
 8017b1a:	d161      	bne.n	8017be0 <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8017b1c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8017b20:	f04f 0300 	mov.w	r3, #0
 8017b24:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8017b28:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8017b2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8017b30:	f107 0310 	add.w	r3, r7, #16
 8017b34:	4618      	mov	r0, r3
 8017b36:	f7f6 fab5 	bl	800e0a4 <HAL_RCCEx_PeriphCLKConfig>
 8017b3a:	4603      	mov	r3, r0
 8017b3c:	2b00      	cmp	r3, #0
 8017b3e:	d001      	beq.n	8017b44 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8017b40:	f7ea faed 	bl	800211e <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8017b44:	f7f5 fab8 	bl	800d0b8 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8017b48:	4b28      	ldr	r3, [pc, #160]	@ (8017bec <HAL_PCD_MspInit+0x100>)
 8017b4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017b4e:	4a27      	ldr	r2, [pc, #156]	@ (8017bec <HAL_PCD_MspInit+0x100>)
 8017b50:	f043 0301 	orr.w	r3, r3, #1
 8017b54:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8017b58:	4b24      	ldr	r3, [pc, #144]	@ (8017bec <HAL_PCD_MspInit+0x100>)
 8017b5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017b5e:	f003 0301 	and.w	r3, r3, #1
 8017b62:	60fb      	str	r3, [r7, #12]
 8017b64:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8017b66:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8017b6a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017b6e:	2302      	movs	r3, #2
 8017b70:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017b74:	2300      	movs	r3, #0
 8017b76:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8017b7a:	2302      	movs	r3, #2
 8017b7c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8017b80:	230a      	movs	r3, #10
 8017b82:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8017b86:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8017b8a:	4619      	mov	r1, r3
 8017b8c:	4818      	ldr	r0, [pc, #96]	@ (8017bf0 <HAL_PCD_MspInit+0x104>)
 8017b8e:	f7f1 fa65 	bl	800905c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8017b92:	4b16      	ldr	r3, [pc, #88]	@ (8017bec <HAL_PCD_MspInit+0x100>)
 8017b94:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8017b98:	4a14      	ldr	r2, [pc, #80]	@ (8017bec <HAL_PCD_MspInit+0x100>)
 8017b9a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8017b9e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8017ba2:	4b12      	ldr	r3, [pc, #72]	@ (8017bec <HAL_PCD_MspInit+0x100>)
 8017ba4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8017ba8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8017bac:	60bb      	str	r3, [r7, #8]
 8017bae:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_EP1_OUT_IRQn, 5, 0);
 8017bb0:	2200      	movs	r2, #0
 8017bb2:	2105      	movs	r1, #5
 8017bb4:	2062      	movs	r0, #98	@ 0x62
 8017bb6:	f7ee fb4e 	bl	8006256 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_EP1_OUT_IRQn);
 8017bba:	2062      	movs	r0, #98	@ 0x62
 8017bbc:	f7ee fb65 	bl	800628a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_FS_EP1_IN_IRQn, 5, 0);
 8017bc0:	2200      	movs	r2, #0
 8017bc2:	2105      	movs	r1, #5
 8017bc4:	2063      	movs	r0, #99	@ 0x63
 8017bc6:	f7ee fb46 	bl	8006256 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_EP1_IN_IRQn);
 8017bca:	2063      	movs	r0, #99	@ 0x63
 8017bcc:	f7ee fb5d 	bl	800628a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8017bd0:	2200      	movs	r2, #0
 8017bd2:	2105      	movs	r1, #5
 8017bd4:	2065      	movs	r0, #101	@ 0x65
 8017bd6:	f7ee fb3e 	bl	8006256 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8017bda:	2065      	movs	r0, #101	@ 0x65
 8017bdc:	f7ee fb55 	bl	800628a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8017be0:	bf00      	nop
 8017be2:	37e8      	adds	r7, #232	@ 0xe8
 8017be4:	46bd      	mov	sp, r7
 8017be6:	bd80      	pop	{r7, pc}
 8017be8:	40080000 	.word	0x40080000
 8017bec:	58024400 	.word	0x58024400
 8017bf0:	58020000 	.word	0x58020000

08017bf4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017bf4:	b580      	push	{r7, lr}
 8017bf6:	b082      	sub	sp, #8
 8017bf8:	af00      	add	r7, sp, #0
 8017bfa:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8017bfc:	687b      	ldr	r3, [r7, #4]
 8017bfe:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8017c02:	687b      	ldr	r3, [r7, #4]
 8017c04:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8017c08:	4619      	mov	r1, r3
 8017c0a:	4610      	mov	r0, r2
 8017c0c:	f7fe faed 	bl	80161ea <USBD_LL_SetupStage>
}
 8017c10:	bf00      	nop
 8017c12:	3708      	adds	r7, #8
 8017c14:	46bd      	mov	sp, r7
 8017c16:	bd80      	pop	{r7, pc}

08017c18 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017c18:	b580      	push	{r7, lr}
 8017c1a:	b082      	sub	sp, #8
 8017c1c:	af00      	add	r7, sp, #0
 8017c1e:	6078      	str	r0, [r7, #4]
 8017c20:	460b      	mov	r3, r1
 8017c22:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8017c24:	687b      	ldr	r3, [r7, #4]
 8017c26:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8017c2a:	78fa      	ldrb	r2, [r7, #3]
 8017c2c:	6879      	ldr	r1, [r7, #4]
 8017c2e:	4613      	mov	r3, r2
 8017c30:	00db      	lsls	r3, r3, #3
 8017c32:	4413      	add	r3, r2
 8017c34:	009b      	lsls	r3, r3, #2
 8017c36:	440b      	add	r3, r1
 8017c38:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8017c3c:	681a      	ldr	r2, [r3, #0]
 8017c3e:	78fb      	ldrb	r3, [r7, #3]
 8017c40:	4619      	mov	r1, r3
 8017c42:	f7fe fb27 	bl	8016294 <USBD_LL_DataOutStage>
}
 8017c46:	bf00      	nop
 8017c48:	3708      	adds	r7, #8
 8017c4a:	46bd      	mov	sp, r7
 8017c4c:	bd80      	pop	{r7, pc}

08017c4e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017c4e:	b580      	push	{r7, lr}
 8017c50:	b082      	sub	sp, #8
 8017c52:	af00      	add	r7, sp, #0
 8017c54:	6078      	str	r0, [r7, #4]
 8017c56:	460b      	mov	r3, r1
 8017c58:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8017c5a:	687b      	ldr	r3, [r7, #4]
 8017c5c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8017c60:	78fa      	ldrb	r2, [r7, #3]
 8017c62:	6879      	ldr	r1, [r7, #4]
 8017c64:	4613      	mov	r3, r2
 8017c66:	00db      	lsls	r3, r3, #3
 8017c68:	4413      	add	r3, r2
 8017c6a:	009b      	lsls	r3, r3, #2
 8017c6c:	440b      	add	r3, r1
 8017c6e:	3320      	adds	r3, #32
 8017c70:	681a      	ldr	r2, [r3, #0]
 8017c72:	78fb      	ldrb	r3, [r7, #3]
 8017c74:	4619      	mov	r1, r3
 8017c76:	f7fe fbc0 	bl	80163fa <USBD_LL_DataInStage>
}
 8017c7a:	bf00      	nop
 8017c7c:	3708      	adds	r7, #8
 8017c7e:	46bd      	mov	sp, r7
 8017c80:	bd80      	pop	{r7, pc}

08017c82 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017c82:	b580      	push	{r7, lr}
 8017c84:	b082      	sub	sp, #8
 8017c86:	af00      	add	r7, sp, #0
 8017c88:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8017c8a:	687b      	ldr	r3, [r7, #4]
 8017c8c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017c90:	4618      	mov	r0, r3
 8017c92:	f7fe fcfa 	bl	801668a <USBD_LL_SOF>
}
 8017c96:	bf00      	nop
 8017c98:	3708      	adds	r7, #8
 8017c9a:	46bd      	mov	sp, r7
 8017c9c:	bd80      	pop	{r7, pc}

08017c9e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017c9e:	b580      	push	{r7, lr}
 8017ca0:	b084      	sub	sp, #16
 8017ca2:	af00      	add	r7, sp, #0
 8017ca4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8017ca6:	2301      	movs	r3, #1
 8017ca8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8017caa:	687b      	ldr	r3, [r7, #4]
 8017cac:	79db      	ldrb	r3, [r3, #7]
 8017cae:	2b00      	cmp	r3, #0
 8017cb0:	d102      	bne.n	8017cb8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8017cb2:	2300      	movs	r3, #0
 8017cb4:	73fb      	strb	r3, [r7, #15]
 8017cb6:	e008      	b.n	8017cca <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8017cb8:	687b      	ldr	r3, [r7, #4]
 8017cba:	79db      	ldrb	r3, [r3, #7]
 8017cbc:	2b02      	cmp	r3, #2
 8017cbe:	d102      	bne.n	8017cc6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8017cc0:	2301      	movs	r3, #1
 8017cc2:	73fb      	strb	r3, [r7, #15]
 8017cc4:	e001      	b.n	8017cca <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8017cc6:	f7ea fa2a 	bl	800211e <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8017cca:	687b      	ldr	r3, [r7, #4]
 8017ccc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017cd0:	7bfa      	ldrb	r2, [r7, #15]
 8017cd2:	4611      	mov	r1, r2
 8017cd4:	4618      	mov	r0, r3
 8017cd6:	f7fe fc94 	bl	8016602 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8017cda:	687b      	ldr	r3, [r7, #4]
 8017cdc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017ce0:	4618      	mov	r0, r3
 8017ce2:	f7fe fc3c 	bl	801655e <USBD_LL_Reset>
}
 8017ce6:	bf00      	nop
 8017ce8:	3710      	adds	r7, #16
 8017cea:	46bd      	mov	sp, r7
 8017cec:	bd80      	pop	{r7, pc}
	...

08017cf0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017cf0:	b580      	push	{r7, lr}
 8017cf2:	b082      	sub	sp, #8
 8017cf4:	af00      	add	r7, sp, #0
 8017cf6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8017cf8:	687b      	ldr	r3, [r7, #4]
 8017cfa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017cfe:	4618      	mov	r0, r3
 8017d00:	f7fe fc8f 	bl	8016622 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8017d04:	687b      	ldr	r3, [r7, #4]
 8017d06:	681b      	ldr	r3, [r3, #0]
 8017d08:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8017d0c:	681b      	ldr	r3, [r3, #0]
 8017d0e:	687a      	ldr	r2, [r7, #4]
 8017d10:	6812      	ldr	r2, [r2, #0]
 8017d12:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8017d16:	f043 0301 	orr.w	r3, r3, #1
 8017d1a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8017d1c:	687b      	ldr	r3, [r7, #4]
 8017d1e:	7adb      	ldrb	r3, [r3, #11]
 8017d20:	2b00      	cmp	r3, #0
 8017d22:	d005      	beq.n	8017d30 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017d24:	4b04      	ldr	r3, [pc, #16]	@ (8017d38 <HAL_PCD_SuspendCallback+0x48>)
 8017d26:	691b      	ldr	r3, [r3, #16]
 8017d28:	4a03      	ldr	r2, [pc, #12]	@ (8017d38 <HAL_PCD_SuspendCallback+0x48>)
 8017d2a:	f043 0306 	orr.w	r3, r3, #6
 8017d2e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8017d30:	bf00      	nop
 8017d32:	3708      	adds	r7, #8
 8017d34:	46bd      	mov	sp, r7
 8017d36:	bd80      	pop	{r7, pc}
 8017d38:	e000ed00 	.word	0xe000ed00

08017d3c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017d3c:	b580      	push	{r7, lr}
 8017d3e:	b082      	sub	sp, #8
 8017d40:	af00      	add	r7, sp, #0
 8017d42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8017d44:	687b      	ldr	r3, [r7, #4]
 8017d46:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017d4a:	4618      	mov	r0, r3
 8017d4c:	f7fe fc85 	bl	801665a <USBD_LL_Resume>
}
 8017d50:	bf00      	nop
 8017d52:	3708      	adds	r7, #8
 8017d54:	46bd      	mov	sp, r7
 8017d56:	bd80      	pop	{r7, pc}

08017d58 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017d58:	b580      	push	{r7, lr}
 8017d5a:	b082      	sub	sp, #8
 8017d5c:	af00      	add	r7, sp, #0
 8017d5e:	6078      	str	r0, [r7, #4]
 8017d60:	460b      	mov	r3, r1
 8017d62:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8017d64:	687b      	ldr	r3, [r7, #4]
 8017d66:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017d6a:	78fa      	ldrb	r2, [r7, #3]
 8017d6c:	4611      	mov	r1, r2
 8017d6e:	4618      	mov	r0, r3
 8017d70:	f7fe fcdd 	bl	801672e <USBD_LL_IsoOUTIncomplete>
}
 8017d74:	bf00      	nop
 8017d76:	3708      	adds	r7, #8
 8017d78:	46bd      	mov	sp, r7
 8017d7a:	bd80      	pop	{r7, pc}

08017d7c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017d7c:	b580      	push	{r7, lr}
 8017d7e:	b082      	sub	sp, #8
 8017d80:	af00      	add	r7, sp, #0
 8017d82:	6078      	str	r0, [r7, #4]
 8017d84:	460b      	mov	r3, r1
 8017d86:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8017d88:	687b      	ldr	r3, [r7, #4]
 8017d8a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017d8e:	78fa      	ldrb	r2, [r7, #3]
 8017d90:	4611      	mov	r1, r2
 8017d92:	4618      	mov	r0, r3
 8017d94:	f7fe fc99 	bl	80166ca <USBD_LL_IsoINIncomplete>
}
 8017d98:	bf00      	nop
 8017d9a:	3708      	adds	r7, #8
 8017d9c:	46bd      	mov	sp, r7
 8017d9e:	bd80      	pop	{r7, pc}

08017da0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017da0:	b580      	push	{r7, lr}
 8017da2:	b082      	sub	sp, #8
 8017da4:	af00      	add	r7, sp, #0
 8017da6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8017da8:	687b      	ldr	r3, [r7, #4]
 8017daa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017dae:	4618      	mov	r0, r3
 8017db0:	f7fe fcef 	bl	8016792 <USBD_LL_DevConnected>
}
 8017db4:	bf00      	nop
 8017db6:	3708      	adds	r7, #8
 8017db8:	46bd      	mov	sp, r7
 8017dba:	bd80      	pop	{r7, pc}

08017dbc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017dbc:	b580      	push	{r7, lr}
 8017dbe:	b082      	sub	sp, #8
 8017dc0:	af00      	add	r7, sp, #0
 8017dc2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8017dc4:	687b      	ldr	r3, [r7, #4]
 8017dc6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017dca:	4618      	mov	r0, r3
 8017dcc:	f7fe fcec 	bl	80167a8 <USBD_LL_DevDisconnected>
}
 8017dd0:	bf00      	nop
 8017dd2:	3708      	adds	r7, #8
 8017dd4:	46bd      	mov	sp, r7
 8017dd6:	bd80      	pop	{r7, pc}

08017dd8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8017dd8:	b580      	push	{r7, lr}
 8017dda:	b082      	sub	sp, #8
 8017ddc:	af00      	add	r7, sp, #0
 8017dde:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8017de0:	687b      	ldr	r3, [r7, #4]
 8017de2:	781b      	ldrb	r3, [r3, #0]
 8017de4:	2b00      	cmp	r3, #0
 8017de6:	d13e      	bne.n	8017e66 <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8017de8:	4a21      	ldr	r2, [pc, #132]	@ (8017e70 <USBD_LL_Init+0x98>)
 8017dea:	687b      	ldr	r3, [r7, #4]
 8017dec:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8017df0:	687b      	ldr	r3, [r7, #4]
 8017df2:	4a1f      	ldr	r2, [pc, #124]	@ (8017e70 <USBD_LL_Init+0x98>)
 8017df4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8017df8:	4b1d      	ldr	r3, [pc, #116]	@ (8017e70 <USBD_LL_Init+0x98>)
 8017dfa:	4a1e      	ldr	r2, [pc, #120]	@ (8017e74 <USBD_LL_Init+0x9c>)
 8017dfc:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8017dfe:	4b1c      	ldr	r3, [pc, #112]	@ (8017e70 <USBD_LL_Init+0x98>)
 8017e00:	2209      	movs	r2, #9
 8017e02:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8017e04:	4b1a      	ldr	r3, [pc, #104]	@ (8017e70 <USBD_LL_Init+0x98>)
 8017e06:	2202      	movs	r2, #2
 8017e08:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8017e0a:	4b19      	ldr	r3, [pc, #100]	@ (8017e70 <USBD_LL_Init+0x98>)
 8017e0c:	2200      	movs	r2, #0
 8017e0e:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8017e10:	4b17      	ldr	r3, [pc, #92]	@ (8017e70 <USBD_LL_Init+0x98>)
 8017e12:	2202      	movs	r2, #2
 8017e14:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8017e16:	4b16      	ldr	r3, [pc, #88]	@ (8017e70 <USBD_LL_Init+0x98>)
 8017e18:	2200      	movs	r2, #0
 8017e1a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8017e1c:	4b14      	ldr	r3, [pc, #80]	@ (8017e70 <USBD_LL_Init+0x98>)
 8017e1e:	2200      	movs	r2, #0
 8017e20:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8017e22:	4b13      	ldr	r3, [pc, #76]	@ (8017e70 <USBD_LL_Init+0x98>)
 8017e24:	2200      	movs	r2, #0
 8017e26:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8017e28:	4b11      	ldr	r3, [pc, #68]	@ (8017e70 <USBD_LL_Init+0x98>)
 8017e2a:	2200      	movs	r2, #0
 8017e2c:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8017e2e:	4b10      	ldr	r3, [pc, #64]	@ (8017e70 <USBD_LL_Init+0x98>)
 8017e30:	2200      	movs	r2, #0
 8017e32:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8017e34:	4b0e      	ldr	r3, [pc, #56]	@ (8017e70 <USBD_LL_Init+0x98>)
 8017e36:	2200      	movs	r2, #0
 8017e38:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8017e3a:	480d      	ldr	r0, [pc, #52]	@ (8017e70 <USBD_LL_Init+0x98>)
 8017e3c:	f7f3 fe62 	bl	800bb04 <HAL_PCD_Init>
 8017e40:	4603      	mov	r3, r0
 8017e42:	2b00      	cmp	r3, #0
 8017e44:	d001      	beq.n	8017e4a <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8017e46:	f7ea f96a 	bl	800211e <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8017e4a:	2180      	movs	r1, #128	@ 0x80
 8017e4c:	4808      	ldr	r0, [pc, #32]	@ (8017e70 <USBD_LL_Init+0x98>)
 8017e4e:	f7f5 f8b8 	bl	800cfc2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8017e52:	2240      	movs	r2, #64	@ 0x40
 8017e54:	2100      	movs	r1, #0
 8017e56:	4806      	ldr	r0, [pc, #24]	@ (8017e70 <USBD_LL_Init+0x98>)
 8017e58:	f7f5 f86c 	bl	800cf34 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8017e5c:	2280      	movs	r2, #128	@ 0x80
 8017e5e:	2101      	movs	r1, #1
 8017e60:	4803      	ldr	r0, [pc, #12]	@ (8017e70 <USBD_LL_Init+0x98>)
 8017e62:	f7f5 f867 	bl	800cf34 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 8017e66:	2300      	movs	r3, #0
}
 8017e68:	4618      	mov	r0, r3
 8017e6a:	3708      	adds	r7, #8
 8017e6c:	46bd      	mov	sp, r7
 8017e6e:	bd80      	pop	{r7, pc}
 8017e70:	240038ac 	.word	0x240038ac
 8017e74:	40080000 	.word	0x40080000

08017e78 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8017e78:	b580      	push	{r7, lr}
 8017e7a:	b084      	sub	sp, #16
 8017e7c:	af00      	add	r7, sp, #0
 8017e7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017e80:	2300      	movs	r3, #0
 8017e82:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017e84:	2300      	movs	r3, #0
 8017e86:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8017e88:	687b      	ldr	r3, [r7, #4]
 8017e8a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017e8e:	4618      	mov	r0, r3
 8017e90:	f7f3 ff44 	bl	800bd1c <HAL_PCD_Start>
 8017e94:	4603      	mov	r3, r0
 8017e96:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017e98:	7bfb      	ldrb	r3, [r7, #15]
 8017e9a:	4618      	mov	r0, r3
 8017e9c:	f000 f942 	bl	8018124 <USBD_Get_USB_Status>
 8017ea0:	4603      	mov	r3, r0
 8017ea2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017ea4:	7bbb      	ldrb	r3, [r7, #14]
}
 8017ea6:	4618      	mov	r0, r3
 8017ea8:	3710      	adds	r7, #16
 8017eaa:	46bd      	mov	sp, r7
 8017eac:	bd80      	pop	{r7, pc}

08017eae <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8017eae:	b580      	push	{r7, lr}
 8017eb0:	b084      	sub	sp, #16
 8017eb2:	af00      	add	r7, sp, #0
 8017eb4:	6078      	str	r0, [r7, #4]
 8017eb6:	4608      	mov	r0, r1
 8017eb8:	4611      	mov	r1, r2
 8017eba:	461a      	mov	r2, r3
 8017ebc:	4603      	mov	r3, r0
 8017ebe:	70fb      	strb	r3, [r7, #3]
 8017ec0:	460b      	mov	r3, r1
 8017ec2:	70bb      	strb	r3, [r7, #2]
 8017ec4:	4613      	mov	r3, r2
 8017ec6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017ec8:	2300      	movs	r3, #0
 8017eca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017ecc:	2300      	movs	r3, #0
 8017ece:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8017ed0:	687b      	ldr	r3, [r7, #4]
 8017ed2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017ed6:	78bb      	ldrb	r3, [r7, #2]
 8017ed8:	883a      	ldrh	r2, [r7, #0]
 8017eda:	78f9      	ldrb	r1, [r7, #3]
 8017edc:	f7f4 fc45 	bl	800c76a <HAL_PCD_EP_Open>
 8017ee0:	4603      	mov	r3, r0
 8017ee2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017ee4:	7bfb      	ldrb	r3, [r7, #15]
 8017ee6:	4618      	mov	r0, r3
 8017ee8:	f000 f91c 	bl	8018124 <USBD_Get_USB_Status>
 8017eec:	4603      	mov	r3, r0
 8017eee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017ef0:	7bbb      	ldrb	r3, [r7, #14]
}
 8017ef2:	4618      	mov	r0, r3
 8017ef4:	3710      	adds	r7, #16
 8017ef6:	46bd      	mov	sp, r7
 8017ef8:	bd80      	pop	{r7, pc}

08017efa <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017efa:	b580      	push	{r7, lr}
 8017efc:	b084      	sub	sp, #16
 8017efe:	af00      	add	r7, sp, #0
 8017f00:	6078      	str	r0, [r7, #4]
 8017f02:	460b      	mov	r3, r1
 8017f04:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017f06:	2300      	movs	r3, #0
 8017f08:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017f0a:	2300      	movs	r3, #0
 8017f0c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8017f0e:	687b      	ldr	r3, [r7, #4]
 8017f10:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017f14:	78fa      	ldrb	r2, [r7, #3]
 8017f16:	4611      	mov	r1, r2
 8017f18:	4618      	mov	r0, r3
 8017f1a:	f7f4 fc90 	bl	800c83e <HAL_PCD_EP_Close>
 8017f1e:	4603      	mov	r3, r0
 8017f20:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017f22:	7bfb      	ldrb	r3, [r7, #15]
 8017f24:	4618      	mov	r0, r3
 8017f26:	f000 f8fd 	bl	8018124 <USBD_Get_USB_Status>
 8017f2a:	4603      	mov	r3, r0
 8017f2c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017f2e:	7bbb      	ldrb	r3, [r7, #14]
}
 8017f30:	4618      	mov	r0, r3
 8017f32:	3710      	adds	r7, #16
 8017f34:	46bd      	mov	sp, r7
 8017f36:	bd80      	pop	{r7, pc}

08017f38 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017f38:	b580      	push	{r7, lr}
 8017f3a:	b084      	sub	sp, #16
 8017f3c:	af00      	add	r7, sp, #0
 8017f3e:	6078      	str	r0, [r7, #4]
 8017f40:	460b      	mov	r3, r1
 8017f42:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017f44:	2300      	movs	r3, #0
 8017f46:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017f48:	2300      	movs	r3, #0
 8017f4a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8017f4c:	687b      	ldr	r3, [r7, #4]
 8017f4e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017f52:	78fa      	ldrb	r2, [r7, #3]
 8017f54:	4611      	mov	r1, r2
 8017f56:	4618      	mov	r0, r3
 8017f58:	f7f4 fd48 	bl	800c9ec <HAL_PCD_EP_SetStall>
 8017f5c:	4603      	mov	r3, r0
 8017f5e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017f60:	7bfb      	ldrb	r3, [r7, #15]
 8017f62:	4618      	mov	r0, r3
 8017f64:	f000 f8de 	bl	8018124 <USBD_Get_USB_Status>
 8017f68:	4603      	mov	r3, r0
 8017f6a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017f6c:	7bbb      	ldrb	r3, [r7, #14]
}
 8017f6e:	4618      	mov	r0, r3
 8017f70:	3710      	adds	r7, #16
 8017f72:	46bd      	mov	sp, r7
 8017f74:	bd80      	pop	{r7, pc}

08017f76 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017f76:	b580      	push	{r7, lr}
 8017f78:	b084      	sub	sp, #16
 8017f7a:	af00      	add	r7, sp, #0
 8017f7c:	6078      	str	r0, [r7, #4]
 8017f7e:	460b      	mov	r3, r1
 8017f80:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017f82:	2300      	movs	r3, #0
 8017f84:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017f86:	2300      	movs	r3, #0
 8017f88:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8017f8a:	687b      	ldr	r3, [r7, #4]
 8017f8c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017f90:	78fa      	ldrb	r2, [r7, #3]
 8017f92:	4611      	mov	r1, r2
 8017f94:	4618      	mov	r0, r3
 8017f96:	f7f4 fd8c 	bl	800cab2 <HAL_PCD_EP_ClrStall>
 8017f9a:	4603      	mov	r3, r0
 8017f9c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017f9e:	7bfb      	ldrb	r3, [r7, #15]
 8017fa0:	4618      	mov	r0, r3
 8017fa2:	f000 f8bf 	bl	8018124 <USBD_Get_USB_Status>
 8017fa6:	4603      	mov	r3, r0
 8017fa8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017faa:	7bbb      	ldrb	r3, [r7, #14]
}
 8017fac:	4618      	mov	r0, r3
 8017fae:	3710      	adds	r7, #16
 8017fb0:	46bd      	mov	sp, r7
 8017fb2:	bd80      	pop	{r7, pc}

08017fb4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017fb4:	b480      	push	{r7}
 8017fb6:	b085      	sub	sp, #20
 8017fb8:	af00      	add	r7, sp, #0
 8017fba:	6078      	str	r0, [r7, #4]
 8017fbc:	460b      	mov	r3, r1
 8017fbe:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8017fc0:	687b      	ldr	r3, [r7, #4]
 8017fc2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017fc6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8017fc8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017fcc:	2b00      	cmp	r3, #0
 8017fce:	da0b      	bge.n	8017fe8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8017fd0:	78fb      	ldrb	r3, [r7, #3]
 8017fd2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017fd6:	68f9      	ldr	r1, [r7, #12]
 8017fd8:	4613      	mov	r3, r2
 8017fda:	00db      	lsls	r3, r3, #3
 8017fdc:	4413      	add	r3, r2
 8017fde:	009b      	lsls	r3, r3, #2
 8017fe0:	440b      	add	r3, r1
 8017fe2:	3316      	adds	r3, #22
 8017fe4:	781b      	ldrb	r3, [r3, #0]
 8017fe6:	e00b      	b.n	8018000 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8017fe8:	78fb      	ldrb	r3, [r7, #3]
 8017fea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017fee:	68f9      	ldr	r1, [r7, #12]
 8017ff0:	4613      	mov	r3, r2
 8017ff2:	00db      	lsls	r3, r3, #3
 8017ff4:	4413      	add	r3, r2
 8017ff6:	009b      	lsls	r3, r3, #2
 8017ff8:	440b      	add	r3, r1
 8017ffa:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8017ffe:	781b      	ldrb	r3, [r3, #0]
  }
}
 8018000:	4618      	mov	r0, r3
 8018002:	3714      	adds	r7, #20
 8018004:	46bd      	mov	sp, r7
 8018006:	f85d 7b04 	ldr.w	r7, [sp], #4
 801800a:	4770      	bx	lr

0801800c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801800c:	b580      	push	{r7, lr}
 801800e:	b084      	sub	sp, #16
 8018010:	af00      	add	r7, sp, #0
 8018012:	6078      	str	r0, [r7, #4]
 8018014:	460b      	mov	r3, r1
 8018016:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018018:	2300      	movs	r3, #0
 801801a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801801c:	2300      	movs	r3, #0
 801801e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8018020:	687b      	ldr	r3, [r7, #4]
 8018022:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018026:	78fa      	ldrb	r2, [r7, #3]
 8018028:	4611      	mov	r1, r2
 801802a:	4618      	mov	r0, r3
 801802c:	f7f4 fb79 	bl	800c722 <HAL_PCD_SetAddress>
 8018030:	4603      	mov	r3, r0
 8018032:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018034:	7bfb      	ldrb	r3, [r7, #15]
 8018036:	4618      	mov	r0, r3
 8018038:	f000 f874 	bl	8018124 <USBD_Get_USB_Status>
 801803c:	4603      	mov	r3, r0
 801803e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018040:	7bbb      	ldrb	r3, [r7, #14]
}
 8018042:	4618      	mov	r0, r3
 8018044:	3710      	adds	r7, #16
 8018046:	46bd      	mov	sp, r7
 8018048:	bd80      	pop	{r7, pc}

0801804a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801804a:	b580      	push	{r7, lr}
 801804c:	b086      	sub	sp, #24
 801804e:	af00      	add	r7, sp, #0
 8018050:	60f8      	str	r0, [r7, #12]
 8018052:	607a      	str	r2, [r7, #4]
 8018054:	603b      	str	r3, [r7, #0]
 8018056:	460b      	mov	r3, r1
 8018058:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801805a:	2300      	movs	r3, #0
 801805c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801805e:	2300      	movs	r3, #0
 8018060:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8018062:	68fb      	ldr	r3, [r7, #12]
 8018064:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018068:	7af9      	ldrb	r1, [r7, #11]
 801806a:	683b      	ldr	r3, [r7, #0]
 801806c:	687a      	ldr	r2, [r7, #4]
 801806e:	f7f4 fc83 	bl	800c978 <HAL_PCD_EP_Transmit>
 8018072:	4603      	mov	r3, r0
 8018074:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018076:	7dfb      	ldrb	r3, [r7, #23]
 8018078:	4618      	mov	r0, r3
 801807a:	f000 f853 	bl	8018124 <USBD_Get_USB_Status>
 801807e:	4603      	mov	r3, r0
 8018080:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8018082:	7dbb      	ldrb	r3, [r7, #22]
}
 8018084:	4618      	mov	r0, r3
 8018086:	3718      	adds	r7, #24
 8018088:	46bd      	mov	sp, r7
 801808a:	bd80      	pop	{r7, pc}

0801808c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801808c:	b580      	push	{r7, lr}
 801808e:	b086      	sub	sp, #24
 8018090:	af00      	add	r7, sp, #0
 8018092:	60f8      	str	r0, [r7, #12]
 8018094:	607a      	str	r2, [r7, #4]
 8018096:	603b      	str	r3, [r7, #0]
 8018098:	460b      	mov	r3, r1
 801809a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801809c:	2300      	movs	r3, #0
 801809e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80180a0:	2300      	movs	r3, #0
 80180a2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80180a4:	68fb      	ldr	r3, [r7, #12]
 80180a6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80180aa:	7af9      	ldrb	r1, [r7, #11]
 80180ac:	683b      	ldr	r3, [r7, #0]
 80180ae:	687a      	ldr	r2, [r7, #4]
 80180b0:	f7f4 fc0f 	bl	800c8d2 <HAL_PCD_EP_Receive>
 80180b4:	4603      	mov	r3, r0
 80180b6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80180b8:	7dfb      	ldrb	r3, [r7, #23]
 80180ba:	4618      	mov	r0, r3
 80180bc:	f000 f832 	bl	8018124 <USBD_Get_USB_Status>
 80180c0:	4603      	mov	r3, r0
 80180c2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80180c4:	7dbb      	ldrb	r3, [r7, #22]
}
 80180c6:	4618      	mov	r0, r3
 80180c8:	3718      	adds	r7, #24
 80180ca:	46bd      	mov	sp, r7
 80180cc:	bd80      	pop	{r7, pc}

080180ce <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80180ce:	b580      	push	{r7, lr}
 80180d0:	b082      	sub	sp, #8
 80180d2:	af00      	add	r7, sp, #0
 80180d4:	6078      	str	r0, [r7, #4]
 80180d6:	460b      	mov	r3, r1
 80180d8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80180da:	687b      	ldr	r3, [r7, #4]
 80180dc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80180e0:	78fa      	ldrb	r2, [r7, #3]
 80180e2:	4611      	mov	r1, r2
 80180e4:	4618      	mov	r0, r3
 80180e6:	f7f4 fc2f 	bl	800c948 <HAL_PCD_EP_GetRxCount>
 80180ea:	4603      	mov	r3, r0
}
 80180ec:	4618      	mov	r0, r3
 80180ee:	3708      	adds	r7, #8
 80180f0:	46bd      	mov	sp, r7
 80180f2:	bd80      	pop	{r7, pc}

080180f4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80180f4:	b480      	push	{r7}
 80180f6:	b083      	sub	sp, #12
 80180f8:	af00      	add	r7, sp, #0
 80180fa:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80180fc:	4b03      	ldr	r3, [pc, #12]	@ (801810c <USBD_static_malloc+0x18>)
}
 80180fe:	4618      	mov	r0, r3
 8018100:	370c      	adds	r7, #12
 8018102:	46bd      	mov	sp, r7
 8018104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018108:	4770      	bx	lr
 801810a:	bf00      	nop
 801810c:	24003d90 	.word	0x24003d90

08018110 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8018110:	b480      	push	{r7}
 8018112:	b083      	sub	sp, #12
 8018114:	af00      	add	r7, sp, #0
 8018116:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8018118:	bf00      	nop
 801811a:	370c      	adds	r7, #12
 801811c:	46bd      	mov	sp, r7
 801811e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018122:	4770      	bx	lr

08018124 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8018124:	b480      	push	{r7}
 8018126:	b085      	sub	sp, #20
 8018128:	af00      	add	r7, sp, #0
 801812a:	4603      	mov	r3, r0
 801812c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801812e:	2300      	movs	r3, #0
 8018130:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8018132:	79fb      	ldrb	r3, [r7, #7]
 8018134:	2b03      	cmp	r3, #3
 8018136:	d817      	bhi.n	8018168 <USBD_Get_USB_Status+0x44>
 8018138:	a201      	add	r2, pc, #4	@ (adr r2, 8018140 <USBD_Get_USB_Status+0x1c>)
 801813a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801813e:	bf00      	nop
 8018140:	08018151 	.word	0x08018151
 8018144:	08018157 	.word	0x08018157
 8018148:	0801815d 	.word	0x0801815d
 801814c:	08018163 	.word	0x08018163
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8018150:	2300      	movs	r3, #0
 8018152:	73fb      	strb	r3, [r7, #15]
    break;
 8018154:	e00b      	b.n	801816e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018156:	2303      	movs	r3, #3
 8018158:	73fb      	strb	r3, [r7, #15]
    break;
 801815a:	e008      	b.n	801816e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801815c:	2301      	movs	r3, #1
 801815e:	73fb      	strb	r3, [r7, #15]
    break;
 8018160:	e005      	b.n	801816e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018162:	2303      	movs	r3, #3
 8018164:	73fb      	strb	r3, [r7, #15]
    break;
 8018166:	e002      	b.n	801816e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8018168:	2303      	movs	r3, #3
 801816a:	73fb      	strb	r3, [r7, #15]
    break;
 801816c:	bf00      	nop
  }
  return usb_status;
 801816e:	7bfb      	ldrb	r3, [r7, #15]
}
 8018170:	4618      	mov	r0, r3
 8018172:	3714      	adds	r7, #20
 8018174:	46bd      	mov	sp, r7
 8018176:	f85d 7b04 	ldr.w	r7, [sp], #4
 801817a:	4770      	bx	lr

0801817c <sniprintf>:
 801817c:	b40c      	push	{r2, r3}
 801817e:	b530      	push	{r4, r5, lr}
 8018180:	4b18      	ldr	r3, [pc, #96]	@ (80181e4 <sniprintf+0x68>)
 8018182:	1e0c      	subs	r4, r1, #0
 8018184:	681d      	ldr	r5, [r3, #0]
 8018186:	b09d      	sub	sp, #116	@ 0x74
 8018188:	da08      	bge.n	801819c <sniprintf+0x20>
 801818a:	238b      	movs	r3, #139	@ 0x8b
 801818c:	602b      	str	r3, [r5, #0]
 801818e:	f04f 30ff 	mov.w	r0, #4294967295
 8018192:	b01d      	add	sp, #116	@ 0x74
 8018194:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018198:	b002      	add	sp, #8
 801819a:	4770      	bx	lr
 801819c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80181a0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80181a4:	f04f 0300 	mov.w	r3, #0
 80181a8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80181aa:	bf14      	ite	ne
 80181ac:	f104 33ff 	addne.w	r3, r4, #4294967295
 80181b0:	4623      	moveq	r3, r4
 80181b2:	9304      	str	r3, [sp, #16]
 80181b4:	9307      	str	r3, [sp, #28]
 80181b6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80181ba:	9002      	str	r0, [sp, #8]
 80181bc:	9006      	str	r0, [sp, #24]
 80181be:	f8ad 3016 	strh.w	r3, [sp, #22]
 80181c2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80181c4:	ab21      	add	r3, sp, #132	@ 0x84
 80181c6:	a902      	add	r1, sp, #8
 80181c8:	4628      	mov	r0, r5
 80181ca:	9301      	str	r3, [sp, #4]
 80181cc:	f000 f9b6 	bl	801853c <_svfiprintf_r>
 80181d0:	1c43      	adds	r3, r0, #1
 80181d2:	bfbc      	itt	lt
 80181d4:	238b      	movlt	r3, #139	@ 0x8b
 80181d6:	602b      	strlt	r3, [r5, #0]
 80181d8:	2c00      	cmp	r4, #0
 80181da:	d0da      	beq.n	8018192 <sniprintf+0x16>
 80181dc:	9b02      	ldr	r3, [sp, #8]
 80181de:	2200      	movs	r2, #0
 80181e0:	701a      	strb	r2, [r3, #0]
 80181e2:	e7d6      	b.n	8018192 <sniprintf+0x16>
 80181e4:	2400013c 	.word	0x2400013c

080181e8 <memset>:
 80181e8:	4402      	add	r2, r0
 80181ea:	4603      	mov	r3, r0
 80181ec:	4293      	cmp	r3, r2
 80181ee:	d100      	bne.n	80181f2 <memset+0xa>
 80181f0:	4770      	bx	lr
 80181f2:	f803 1b01 	strb.w	r1, [r3], #1
 80181f6:	e7f9      	b.n	80181ec <memset+0x4>

080181f8 <strncpy>:
 80181f8:	b510      	push	{r4, lr}
 80181fa:	3901      	subs	r1, #1
 80181fc:	4603      	mov	r3, r0
 80181fe:	b132      	cbz	r2, 801820e <strncpy+0x16>
 8018200:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8018204:	f803 4b01 	strb.w	r4, [r3], #1
 8018208:	3a01      	subs	r2, #1
 801820a:	2c00      	cmp	r4, #0
 801820c:	d1f7      	bne.n	80181fe <strncpy+0x6>
 801820e:	441a      	add	r2, r3
 8018210:	2100      	movs	r1, #0
 8018212:	4293      	cmp	r3, r2
 8018214:	d100      	bne.n	8018218 <strncpy+0x20>
 8018216:	bd10      	pop	{r4, pc}
 8018218:	f803 1b01 	strb.w	r1, [r3], #1
 801821c:	e7f9      	b.n	8018212 <strncpy+0x1a>
	...

08018220 <__errno>:
 8018220:	4b01      	ldr	r3, [pc, #4]	@ (8018228 <__errno+0x8>)
 8018222:	6818      	ldr	r0, [r3, #0]
 8018224:	4770      	bx	lr
 8018226:	bf00      	nop
 8018228:	2400013c 	.word	0x2400013c

0801822c <__libc_init_array>:
 801822c:	b570      	push	{r4, r5, r6, lr}
 801822e:	4d0d      	ldr	r5, [pc, #52]	@ (8018264 <__libc_init_array+0x38>)
 8018230:	4c0d      	ldr	r4, [pc, #52]	@ (8018268 <__libc_init_array+0x3c>)
 8018232:	1b64      	subs	r4, r4, r5
 8018234:	10a4      	asrs	r4, r4, #2
 8018236:	2600      	movs	r6, #0
 8018238:	42a6      	cmp	r6, r4
 801823a:	d109      	bne.n	8018250 <__libc_init_array+0x24>
 801823c:	4d0b      	ldr	r5, [pc, #44]	@ (801826c <__libc_init_array+0x40>)
 801823e:	4c0c      	ldr	r4, [pc, #48]	@ (8018270 <__libc_init_array+0x44>)
 8018240:	f000 fc64 	bl	8018b0c <_init>
 8018244:	1b64      	subs	r4, r4, r5
 8018246:	10a4      	asrs	r4, r4, #2
 8018248:	2600      	movs	r6, #0
 801824a:	42a6      	cmp	r6, r4
 801824c:	d105      	bne.n	801825a <__libc_init_array+0x2e>
 801824e:	bd70      	pop	{r4, r5, r6, pc}
 8018250:	f855 3b04 	ldr.w	r3, [r5], #4
 8018254:	4798      	blx	r3
 8018256:	3601      	adds	r6, #1
 8018258:	e7ee      	b.n	8018238 <__libc_init_array+0xc>
 801825a:	f855 3b04 	ldr.w	r3, [r5], #4
 801825e:	4798      	blx	r3
 8018260:	3601      	adds	r6, #1
 8018262:	e7f2      	b.n	801824a <__libc_init_array+0x1e>
 8018264:	08019338 	.word	0x08019338
 8018268:	08019338 	.word	0x08019338
 801826c:	08019338 	.word	0x08019338
 8018270:	0801933c 	.word	0x0801933c

08018274 <__retarget_lock_acquire_recursive>:
 8018274:	4770      	bx	lr

08018276 <__retarget_lock_release_recursive>:
 8018276:	4770      	bx	lr

08018278 <memcpy>:
 8018278:	440a      	add	r2, r1
 801827a:	4291      	cmp	r1, r2
 801827c:	f100 33ff 	add.w	r3, r0, #4294967295
 8018280:	d100      	bne.n	8018284 <memcpy+0xc>
 8018282:	4770      	bx	lr
 8018284:	b510      	push	{r4, lr}
 8018286:	f811 4b01 	ldrb.w	r4, [r1], #1
 801828a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801828e:	4291      	cmp	r1, r2
 8018290:	d1f9      	bne.n	8018286 <memcpy+0xe>
 8018292:	bd10      	pop	{r4, pc}

08018294 <_free_r>:
 8018294:	b538      	push	{r3, r4, r5, lr}
 8018296:	4605      	mov	r5, r0
 8018298:	2900      	cmp	r1, #0
 801829a:	d041      	beq.n	8018320 <_free_r+0x8c>
 801829c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80182a0:	1f0c      	subs	r4, r1, #4
 80182a2:	2b00      	cmp	r3, #0
 80182a4:	bfb8      	it	lt
 80182a6:	18e4      	addlt	r4, r4, r3
 80182a8:	f000 f8e0 	bl	801846c <__malloc_lock>
 80182ac:	4a1d      	ldr	r2, [pc, #116]	@ (8018324 <_free_r+0x90>)
 80182ae:	6813      	ldr	r3, [r2, #0]
 80182b0:	b933      	cbnz	r3, 80182c0 <_free_r+0x2c>
 80182b2:	6063      	str	r3, [r4, #4]
 80182b4:	6014      	str	r4, [r2, #0]
 80182b6:	4628      	mov	r0, r5
 80182b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80182bc:	f000 b8dc 	b.w	8018478 <__malloc_unlock>
 80182c0:	42a3      	cmp	r3, r4
 80182c2:	d908      	bls.n	80182d6 <_free_r+0x42>
 80182c4:	6820      	ldr	r0, [r4, #0]
 80182c6:	1821      	adds	r1, r4, r0
 80182c8:	428b      	cmp	r3, r1
 80182ca:	bf01      	itttt	eq
 80182cc:	6819      	ldreq	r1, [r3, #0]
 80182ce:	685b      	ldreq	r3, [r3, #4]
 80182d0:	1809      	addeq	r1, r1, r0
 80182d2:	6021      	streq	r1, [r4, #0]
 80182d4:	e7ed      	b.n	80182b2 <_free_r+0x1e>
 80182d6:	461a      	mov	r2, r3
 80182d8:	685b      	ldr	r3, [r3, #4]
 80182da:	b10b      	cbz	r3, 80182e0 <_free_r+0x4c>
 80182dc:	42a3      	cmp	r3, r4
 80182de:	d9fa      	bls.n	80182d6 <_free_r+0x42>
 80182e0:	6811      	ldr	r1, [r2, #0]
 80182e2:	1850      	adds	r0, r2, r1
 80182e4:	42a0      	cmp	r0, r4
 80182e6:	d10b      	bne.n	8018300 <_free_r+0x6c>
 80182e8:	6820      	ldr	r0, [r4, #0]
 80182ea:	4401      	add	r1, r0
 80182ec:	1850      	adds	r0, r2, r1
 80182ee:	4283      	cmp	r3, r0
 80182f0:	6011      	str	r1, [r2, #0]
 80182f2:	d1e0      	bne.n	80182b6 <_free_r+0x22>
 80182f4:	6818      	ldr	r0, [r3, #0]
 80182f6:	685b      	ldr	r3, [r3, #4]
 80182f8:	6053      	str	r3, [r2, #4]
 80182fa:	4408      	add	r0, r1
 80182fc:	6010      	str	r0, [r2, #0]
 80182fe:	e7da      	b.n	80182b6 <_free_r+0x22>
 8018300:	d902      	bls.n	8018308 <_free_r+0x74>
 8018302:	230c      	movs	r3, #12
 8018304:	602b      	str	r3, [r5, #0]
 8018306:	e7d6      	b.n	80182b6 <_free_r+0x22>
 8018308:	6820      	ldr	r0, [r4, #0]
 801830a:	1821      	adds	r1, r4, r0
 801830c:	428b      	cmp	r3, r1
 801830e:	bf04      	itt	eq
 8018310:	6819      	ldreq	r1, [r3, #0]
 8018312:	685b      	ldreq	r3, [r3, #4]
 8018314:	6063      	str	r3, [r4, #4]
 8018316:	bf04      	itt	eq
 8018318:	1809      	addeq	r1, r1, r0
 801831a:	6021      	streq	r1, [r4, #0]
 801831c:	6054      	str	r4, [r2, #4]
 801831e:	e7ca      	b.n	80182b6 <_free_r+0x22>
 8018320:	bd38      	pop	{r3, r4, r5, pc}
 8018322:	bf00      	nop
 8018324:	240040f4 	.word	0x240040f4

08018328 <sbrk_aligned>:
 8018328:	b570      	push	{r4, r5, r6, lr}
 801832a:	4e0f      	ldr	r6, [pc, #60]	@ (8018368 <sbrk_aligned+0x40>)
 801832c:	460c      	mov	r4, r1
 801832e:	6831      	ldr	r1, [r6, #0]
 8018330:	4605      	mov	r5, r0
 8018332:	b911      	cbnz	r1, 801833a <sbrk_aligned+0x12>
 8018334:	f000 fba4 	bl	8018a80 <_sbrk_r>
 8018338:	6030      	str	r0, [r6, #0]
 801833a:	4621      	mov	r1, r4
 801833c:	4628      	mov	r0, r5
 801833e:	f000 fb9f 	bl	8018a80 <_sbrk_r>
 8018342:	1c43      	adds	r3, r0, #1
 8018344:	d103      	bne.n	801834e <sbrk_aligned+0x26>
 8018346:	f04f 34ff 	mov.w	r4, #4294967295
 801834a:	4620      	mov	r0, r4
 801834c:	bd70      	pop	{r4, r5, r6, pc}
 801834e:	1cc4      	adds	r4, r0, #3
 8018350:	f024 0403 	bic.w	r4, r4, #3
 8018354:	42a0      	cmp	r0, r4
 8018356:	d0f8      	beq.n	801834a <sbrk_aligned+0x22>
 8018358:	1a21      	subs	r1, r4, r0
 801835a:	4628      	mov	r0, r5
 801835c:	f000 fb90 	bl	8018a80 <_sbrk_r>
 8018360:	3001      	adds	r0, #1
 8018362:	d1f2      	bne.n	801834a <sbrk_aligned+0x22>
 8018364:	e7ef      	b.n	8018346 <sbrk_aligned+0x1e>
 8018366:	bf00      	nop
 8018368:	240040f0 	.word	0x240040f0

0801836c <_malloc_r>:
 801836c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018370:	1ccd      	adds	r5, r1, #3
 8018372:	f025 0503 	bic.w	r5, r5, #3
 8018376:	3508      	adds	r5, #8
 8018378:	2d0c      	cmp	r5, #12
 801837a:	bf38      	it	cc
 801837c:	250c      	movcc	r5, #12
 801837e:	2d00      	cmp	r5, #0
 8018380:	4606      	mov	r6, r0
 8018382:	db01      	blt.n	8018388 <_malloc_r+0x1c>
 8018384:	42a9      	cmp	r1, r5
 8018386:	d904      	bls.n	8018392 <_malloc_r+0x26>
 8018388:	230c      	movs	r3, #12
 801838a:	6033      	str	r3, [r6, #0]
 801838c:	2000      	movs	r0, #0
 801838e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018392:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8018468 <_malloc_r+0xfc>
 8018396:	f000 f869 	bl	801846c <__malloc_lock>
 801839a:	f8d8 3000 	ldr.w	r3, [r8]
 801839e:	461c      	mov	r4, r3
 80183a0:	bb44      	cbnz	r4, 80183f4 <_malloc_r+0x88>
 80183a2:	4629      	mov	r1, r5
 80183a4:	4630      	mov	r0, r6
 80183a6:	f7ff ffbf 	bl	8018328 <sbrk_aligned>
 80183aa:	1c43      	adds	r3, r0, #1
 80183ac:	4604      	mov	r4, r0
 80183ae:	d158      	bne.n	8018462 <_malloc_r+0xf6>
 80183b0:	f8d8 4000 	ldr.w	r4, [r8]
 80183b4:	4627      	mov	r7, r4
 80183b6:	2f00      	cmp	r7, #0
 80183b8:	d143      	bne.n	8018442 <_malloc_r+0xd6>
 80183ba:	2c00      	cmp	r4, #0
 80183bc:	d04b      	beq.n	8018456 <_malloc_r+0xea>
 80183be:	6823      	ldr	r3, [r4, #0]
 80183c0:	4639      	mov	r1, r7
 80183c2:	4630      	mov	r0, r6
 80183c4:	eb04 0903 	add.w	r9, r4, r3
 80183c8:	f000 fb5a 	bl	8018a80 <_sbrk_r>
 80183cc:	4581      	cmp	r9, r0
 80183ce:	d142      	bne.n	8018456 <_malloc_r+0xea>
 80183d0:	6821      	ldr	r1, [r4, #0]
 80183d2:	1a6d      	subs	r5, r5, r1
 80183d4:	4629      	mov	r1, r5
 80183d6:	4630      	mov	r0, r6
 80183d8:	f7ff ffa6 	bl	8018328 <sbrk_aligned>
 80183dc:	3001      	adds	r0, #1
 80183de:	d03a      	beq.n	8018456 <_malloc_r+0xea>
 80183e0:	6823      	ldr	r3, [r4, #0]
 80183e2:	442b      	add	r3, r5
 80183e4:	6023      	str	r3, [r4, #0]
 80183e6:	f8d8 3000 	ldr.w	r3, [r8]
 80183ea:	685a      	ldr	r2, [r3, #4]
 80183ec:	bb62      	cbnz	r2, 8018448 <_malloc_r+0xdc>
 80183ee:	f8c8 7000 	str.w	r7, [r8]
 80183f2:	e00f      	b.n	8018414 <_malloc_r+0xa8>
 80183f4:	6822      	ldr	r2, [r4, #0]
 80183f6:	1b52      	subs	r2, r2, r5
 80183f8:	d420      	bmi.n	801843c <_malloc_r+0xd0>
 80183fa:	2a0b      	cmp	r2, #11
 80183fc:	d917      	bls.n	801842e <_malloc_r+0xc2>
 80183fe:	1961      	adds	r1, r4, r5
 8018400:	42a3      	cmp	r3, r4
 8018402:	6025      	str	r5, [r4, #0]
 8018404:	bf18      	it	ne
 8018406:	6059      	strne	r1, [r3, #4]
 8018408:	6863      	ldr	r3, [r4, #4]
 801840a:	bf08      	it	eq
 801840c:	f8c8 1000 	streq.w	r1, [r8]
 8018410:	5162      	str	r2, [r4, r5]
 8018412:	604b      	str	r3, [r1, #4]
 8018414:	4630      	mov	r0, r6
 8018416:	f000 f82f 	bl	8018478 <__malloc_unlock>
 801841a:	f104 000b 	add.w	r0, r4, #11
 801841e:	1d23      	adds	r3, r4, #4
 8018420:	f020 0007 	bic.w	r0, r0, #7
 8018424:	1ac2      	subs	r2, r0, r3
 8018426:	bf1c      	itt	ne
 8018428:	1a1b      	subne	r3, r3, r0
 801842a:	50a3      	strne	r3, [r4, r2]
 801842c:	e7af      	b.n	801838e <_malloc_r+0x22>
 801842e:	6862      	ldr	r2, [r4, #4]
 8018430:	42a3      	cmp	r3, r4
 8018432:	bf0c      	ite	eq
 8018434:	f8c8 2000 	streq.w	r2, [r8]
 8018438:	605a      	strne	r2, [r3, #4]
 801843a:	e7eb      	b.n	8018414 <_malloc_r+0xa8>
 801843c:	4623      	mov	r3, r4
 801843e:	6864      	ldr	r4, [r4, #4]
 8018440:	e7ae      	b.n	80183a0 <_malloc_r+0x34>
 8018442:	463c      	mov	r4, r7
 8018444:	687f      	ldr	r7, [r7, #4]
 8018446:	e7b6      	b.n	80183b6 <_malloc_r+0x4a>
 8018448:	461a      	mov	r2, r3
 801844a:	685b      	ldr	r3, [r3, #4]
 801844c:	42a3      	cmp	r3, r4
 801844e:	d1fb      	bne.n	8018448 <_malloc_r+0xdc>
 8018450:	2300      	movs	r3, #0
 8018452:	6053      	str	r3, [r2, #4]
 8018454:	e7de      	b.n	8018414 <_malloc_r+0xa8>
 8018456:	230c      	movs	r3, #12
 8018458:	6033      	str	r3, [r6, #0]
 801845a:	4630      	mov	r0, r6
 801845c:	f000 f80c 	bl	8018478 <__malloc_unlock>
 8018460:	e794      	b.n	801838c <_malloc_r+0x20>
 8018462:	6005      	str	r5, [r0, #0]
 8018464:	e7d6      	b.n	8018414 <_malloc_r+0xa8>
 8018466:	bf00      	nop
 8018468:	240040f4 	.word	0x240040f4

0801846c <__malloc_lock>:
 801846c:	4801      	ldr	r0, [pc, #4]	@ (8018474 <__malloc_lock+0x8>)
 801846e:	f7ff bf01 	b.w	8018274 <__retarget_lock_acquire_recursive>
 8018472:	bf00      	nop
 8018474:	240040ec 	.word	0x240040ec

08018478 <__malloc_unlock>:
 8018478:	4801      	ldr	r0, [pc, #4]	@ (8018480 <__malloc_unlock+0x8>)
 801847a:	f7ff befc 	b.w	8018276 <__retarget_lock_release_recursive>
 801847e:	bf00      	nop
 8018480:	240040ec 	.word	0x240040ec

08018484 <__ssputs_r>:
 8018484:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018488:	688e      	ldr	r6, [r1, #8]
 801848a:	461f      	mov	r7, r3
 801848c:	42be      	cmp	r6, r7
 801848e:	680b      	ldr	r3, [r1, #0]
 8018490:	4682      	mov	sl, r0
 8018492:	460c      	mov	r4, r1
 8018494:	4690      	mov	r8, r2
 8018496:	d82d      	bhi.n	80184f4 <__ssputs_r+0x70>
 8018498:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801849c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80184a0:	d026      	beq.n	80184f0 <__ssputs_r+0x6c>
 80184a2:	6965      	ldr	r5, [r4, #20]
 80184a4:	6909      	ldr	r1, [r1, #16]
 80184a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80184aa:	eba3 0901 	sub.w	r9, r3, r1
 80184ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80184b2:	1c7b      	adds	r3, r7, #1
 80184b4:	444b      	add	r3, r9
 80184b6:	106d      	asrs	r5, r5, #1
 80184b8:	429d      	cmp	r5, r3
 80184ba:	bf38      	it	cc
 80184bc:	461d      	movcc	r5, r3
 80184be:	0553      	lsls	r3, r2, #21
 80184c0:	d527      	bpl.n	8018512 <__ssputs_r+0x8e>
 80184c2:	4629      	mov	r1, r5
 80184c4:	f7ff ff52 	bl	801836c <_malloc_r>
 80184c8:	4606      	mov	r6, r0
 80184ca:	b360      	cbz	r0, 8018526 <__ssputs_r+0xa2>
 80184cc:	6921      	ldr	r1, [r4, #16]
 80184ce:	464a      	mov	r2, r9
 80184d0:	f7ff fed2 	bl	8018278 <memcpy>
 80184d4:	89a3      	ldrh	r3, [r4, #12]
 80184d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80184da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80184de:	81a3      	strh	r3, [r4, #12]
 80184e0:	6126      	str	r6, [r4, #16]
 80184e2:	6165      	str	r5, [r4, #20]
 80184e4:	444e      	add	r6, r9
 80184e6:	eba5 0509 	sub.w	r5, r5, r9
 80184ea:	6026      	str	r6, [r4, #0]
 80184ec:	60a5      	str	r5, [r4, #8]
 80184ee:	463e      	mov	r6, r7
 80184f0:	42be      	cmp	r6, r7
 80184f2:	d900      	bls.n	80184f6 <__ssputs_r+0x72>
 80184f4:	463e      	mov	r6, r7
 80184f6:	6820      	ldr	r0, [r4, #0]
 80184f8:	4632      	mov	r2, r6
 80184fa:	4641      	mov	r1, r8
 80184fc:	f000 faa6 	bl	8018a4c <memmove>
 8018500:	68a3      	ldr	r3, [r4, #8]
 8018502:	1b9b      	subs	r3, r3, r6
 8018504:	60a3      	str	r3, [r4, #8]
 8018506:	6823      	ldr	r3, [r4, #0]
 8018508:	4433      	add	r3, r6
 801850a:	6023      	str	r3, [r4, #0]
 801850c:	2000      	movs	r0, #0
 801850e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018512:	462a      	mov	r2, r5
 8018514:	f000 fac4 	bl	8018aa0 <_realloc_r>
 8018518:	4606      	mov	r6, r0
 801851a:	2800      	cmp	r0, #0
 801851c:	d1e0      	bne.n	80184e0 <__ssputs_r+0x5c>
 801851e:	6921      	ldr	r1, [r4, #16]
 8018520:	4650      	mov	r0, sl
 8018522:	f7ff feb7 	bl	8018294 <_free_r>
 8018526:	230c      	movs	r3, #12
 8018528:	f8ca 3000 	str.w	r3, [sl]
 801852c:	89a3      	ldrh	r3, [r4, #12]
 801852e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018532:	81a3      	strh	r3, [r4, #12]
 8018534:	f04f 30ff 	mov.w	r0, #4294967295
 8018538:	e7e9      	b.n	801850e <__ssputs_r+0x8a>
	...

0801853c <_svfiprintf_r>:
 801853c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018540:	4698      	mov	r8, r3
 8018542:	898b      	ldrh	r3, [r1, #12]
 8018544:	061b      	lsls	r3, r3, #24
 8018546:	b09d      	sub	sp, #116	@ 0x74
 8018548:	4607      	mov	r7, r0
 801854a:	460d      	mov	r5, r1
 801854c:	4614      	mov	r4, r2
 801854e:	d510      	bpl.n	8018572 <_svfiprintf_r+0x36>
 8018550:	690b      	ldr	r3, [r1, #16]
 8018552:	b973      	cbnz	r3, 8018572 <_svfiprintf_r+0x36>
 8018554:	2140      	movs	r1, #64	@ 0x40
 8018556:	f7ff ff09 	bl	801836c <_malloc_r>
 801855a:	6028      	str	r0, [r5, #0]
 801855c:	6128      	str	r0, [r5, #16]
 801855e:	b930      	cbnz	r0, 801856e <_svfiprintf_r+0x32>
 8018560:	230c      	movs	r3, #12
 8018562:	603b      	str	r3, [r7, #0]
 8018564:	f04f 30ff 	mov.w	r0, #4294967295
 8018568:	b01d      	add	sp, #116	@ 0x74
 801856a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801856e:	2340      	movs	r3, #64	@ 0x40
 8018570:	616b      	str	r3, [r5, #20]
 8018572:	2300      	movs	r3, #0
 8018574:	9309      	str	r3, [sp, #36]	@ 0x24
 8018576:	2320      	movs	r3, #32
 8018578:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801857c:	f8cd 800c 	str.w	r8, [sp, #12]
 8018580:	2330      	movs	r3, #48	@ 0x30
 8018582:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8018720 <_svfiprintf_r+0x1e4>
 8018586:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801858a:	f04f 0901 	mov.w	r9, #1
 801858e:	4623      	mov	r3, r4
 8018590:	469a      	mov	sl, r3
 8018592:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018596:	b10a      	cbz	r2, 801859c <_svfiprintf_r+0x60>
 8018598:	2a25      	cmp	r2, #37	@ 0x25
 801859a:	d1f9      	bne.n	8018590 <_svfiprintf_r+0x54>
 801859c:	ebba 0b04 	subs.w	fp, sl, r4
 80185a0:	d00b      	beq.n	80185ba <_svfiprintf_r+0x7e>
 80185a2:	465b      	mov	r3, fp
 80185a4:	4622      	mov	r2, r4
 80185a6:	4629      	mov	r1, r5
 80185a8:	4638      	mov	r0, r7
 80185aa:	f7ff ff6b 	bl	8018484 <__ssputs_r>
 80185ae:	3001      	adds	r0, #1
 80185b0:	f000 80a7 	beq.w	8018702 <_svfiprintf_r+0x1c6>
 80185b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80185b6:	445a      	add	r2, fp
 80185b8:	9209      	str	r2, [sp, #36]	@ 0x24
 80185ba:	f89a 3000 	ldrb.w	r3, [sl]
 80185be:	2b00      	cmp	r3, #0
 80185c0:	f000 809f 	beq.w	8018702 <_svfiprintf_r+0x1c6>
 80185c4:	2300      	movs	r3, #0
 80185c6:	f04f 32ff 	mov.w	r2, #4294967295
 80185ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80185ce:	f10a 0a01 	add.w	sl, sl, #1
 80185d2:	9304      	str	r3, [sp, #16]
 80185d4:	9307      	str	r3, [sp, #28]
 80185d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80185da:	931a      	str	r3, [sp, #104]	@ 0x68
 80185dc:	4654      	mov	r4, sl
 80185de:	2205      	movs	r2, #5
 80185e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80185e4:	484e      	ldr	r0, [pc, #312]	@ (8018720 <_svfiprintf_r+0x1e4>)
 80185e6:	f7e7 fe93 	bl	8000310 <memchr>
 80185ea:	9a04      	ldr	r2, [sp, #16]
 80185ec:	b9d8      	cbnz	r0, 8018626 <_svfiprintf_r+0xea>
 80185ee:	06d0      	lsls	r0, r2, #27
 80185f0:	bf44      	itt	mi
 80185f2:	2320      	movmi	r3, #32
 80185f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80185f8:	0711      	lsls	r1, r2, #28
 80185fa:	bf44      	itt	mi
 80185fc:	232b      	movmi	r3, #43	@ 0x2b
 80185fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018602:	f89a 3000 	ldrb.w	r3, [sl]
 8018606:	2b2a      	cmp	r3, #42	@ 0x2a
 8018608:	d015      	beq.n	8018636 <_svfiprintf_r+0xfa>
 801860a:	9a07      	ldr	r2, [sp, #28]
 801860c:	4654      	mov	r4, sl
 801860e:	2000      	movs	r0, #0
 8018610:	f04f 0c0a 	mov.w	ip, #10
 8018614:	4621      	mov	r1, r4
 8018616:	f811 3b01 	ldrb.w	r3, [r1], #1
 801861a:	3b30      	subs	r3, #48	@ 0x30
 801861c:	2b09      	cmp	r3, #9
 801861e:	d94b      	bls.n	80186b8 <_svfiprintf_r+0x17c>
 8018620:	b1b0      	cbz	r0, 8018650 <_svfiprintf_r+0x114>
 8018622:	9207      	str	r2, [sp, #28]
 8018624:	e014      	b.n	8018650 <_svfiprintf_r+0x114>
 8018626:	eba0 0308 	sub.w	r3, r0, r8
 801862a:	fa09 f303 	lsl.w	r3, r9, r3
 801862e:	4313      	orrs	r3, r2
 8018630:	9304      	str	r3, [sp, #16]
 8018632:	46a2      	mov	sl, r4
 8018634:	e7d2      	b.n	80185dc <_svfiprintf_r+0xa0>
 8018636:	9b03      	ldr	r3, [sp, #12]
 8018638:	1d19      	adds	r1, r3, #4
 801863a:	681b      	ldr	r3, [r3, #0]
 801863c:	9103      	str	r1, [sp, #12]
 801863e:	2b00      	cmp	r3, #0
 8018640:	bfbb      	ittet	lt
 8018642:	425b      	neglt	r3, r3
 8018644:	f042 0202 	orrlt.w	r2, r2, #2
 8018648:	9307      	strge	r3, [sp, #28]
 801864a:	9307      	strlt	r3, [sp, #28]
 801864c:	bfb8      	it	lt
 801864e:	9204      	strlt	r2, [sp, #16]
 8018650:	7823      	ldrb	r3, [r4, #0]
 8018652:	2b2e      	cmp	r3, #46	@ 0x2e
 8018654:	d10a      	bne.n	801866c <_svfiprintf_r+0x130>
 8018656:	7863      	ldrb	r3, [r4, #1]
 8018658:	2b2a      	cmp	r3, #42	@ 0x2a
 801865a:	d132      	bne.n	80186c2 <_svfiprintf_r+0x186>
 801865c:	9b03      	ldr	r3, [sp, #12]
 801865e:	1d1a      	adds	r2, r3, #4
 8018660:	681b      	ldr	r3, [r3, #0]
 8018662:	9203      	str	r2, [sp, #12]
 8018664:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8018668:	3402      	adds	r4, #2
 801866a:	9305      	str	r3, [sp, #20]
 801866c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8018730 <_svfiprintf_r+0x1f4>
 8018670:	7821      	ldrb	r1, [r4, #0]
 8018672:	2203      	movs	r2, #3
 8018674:	4650      	mov	r0, sl
 8018676:	f7e7 fe4b 	bl	8000310 <memchr>
 801867a:	b138      	cbz	r0, 801868c <_svfiprintf_r+0x150>
 801867c:	9b04      	ldr	r3, [sp, #16]
 801867e:	eba0 000a 	sub.w	r0, r0, sl
 8018682:	2240      	movs	r2, #64	@ 0x40
 8018684:	4082      	lsls	r2, r0
 8018686:	4313      	orrs	r3, r2
 8018688:	3401      	adds	r4, #1
 801868a:	9304      	str	r3, [sp, #16]
 801868c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018690:	4824      	ldr	r0, [pc, #144]	@ (8018724 <_svfiprintf_r+0x1e8>)
 8018692:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8018696:	2206      	movs	r2, #6
 8018698:	f7e7 fe3a 	bl	8000310 <memchr>
 801869c:	2800      	cmp	r0, #0
 801869e:	d036      	beq.n	801870e <_svfiprintf_r+0x1d2>
 80186a0:	4b21      	ldr	r3, [pc, #132]	@ (8018728 <_svfiprintf_r+0x1ec>)
 80186a2:	bb1b      	cbnz	r3, 80186ec <_svfiprintf_r+0x1b0>
 80186a4:	9b03      	ldr	r3, [sp, #12]
 80186a6:	3307      	adds	r3, #7
 80186a8:	f023 0307 	bic.w	r3, r3, #7
 80186ac:	3308      	adds	r3, #8
 80186ae:	9303      	str	r3, [sp, #12]
 80186b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80186b2:	4433      	add	r3, r6
 80186b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80186b6:	e76a      	b.n	801858e <_svfiprintf_r+0x52>
 80186b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80186bc:	460c      	mov	r4, r1
 80186be:	2001      	movs	r0, #1
 80186c0:	e7a8      	b.n	8018614 <_svfiprintf_r+0xd8>
 80186c2:	2300      	movs	r3, #0
 80186c4:	3401      	adds	r4, #1
 80186c6:	9305      	str	r3, [sp, #20]
 80186c8:	4619      	mov	r1, r3
 80186ca:	f04f 0c0a 	mov.w	ip, #10
 80186ce:	4620      	mov	r0, r4
 80186d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80186d4:	3a30      	subs	r2, #48	@ 0x30
 80186d6:	2a09      	cmp	r2, #9
 80186d8:	d903      	bls.n	80186e2 <_svfiprintf_r+0x1a6>
 80186da:	2b00      	cmp	r3, #0
 80186dc:	d0c6      	beq.n	801866c <_svfiprintf_r+0x130>
 80186de:	9105      	str	r1, [sp, #20]
 80186e0:	e7c4      	b.n	801866c <_svfiprintf_r+0x130>
 80186e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80186e6:	4604      	mov	r4, r0
 80186e8:	2301      	movs	r3, #1
 80186ea:	e7f0      	b.n	80186ce <_svfiprintf_r+0x192>
 80186ec:	ab03      	add	r3, sp, #12
 80186ee:	9300      	str	r3, [sp, #0]
 80186f0:	462a      	mov	r2, r5
 80186f2:	4b0e      	ldr	r3, [pc, #56]	@ (801872c <_svfiprintf_r+0x1f0>)
 80186f4:	a904      	add	r1, sp, #16
 80186f6:	4638      	mov	r0, r7
 80186f8:	f3af 8000 	nop.w
 80186fc:	1c42      	adds	r2, r0, #1
 80186fe:	4606      	mov	r6, r0
 8018700:	d1d6      	bne.n	80186b0 <_svfiprintf_r+0x174>
 8018702:	89ab      	ldrh	r3, [r5, #12]
 8018704:	065b      	lsls	r3, r3, #25
 8018706:	f53f af2d 	bmi.w	8018564 <_svfiprintf_r+0x28>
 801870a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801870c:	e72c      	b.n	8018568 <_svfiprintf_r+0x2c>
 801870e:	ab03      	add	r3, sp, #12
 8018710:	9300      	str	r3, [sp, #0]
 8018712:	462a      	mov	r2, r5
 8018714:	4b05      	ldr	r3, [pc, #20]	@ (801872c <_svfiprintf_r+0x1f0>)
 8018716:	a904      	add	r1, sp, #16
 8018718:	4638      	mov	r0, r7
 801871a:	f000 f879 	bl	8018810 <_printf_i>
 801871e:	e7ed      	b.n	80186fc <_svfiprintf_r+0x1c0>
 8018720:	080192fc 	.word	0x080192fc
 8018724:	08019306 	.word	0x08019306
 8018728:	00000000 	.word	0x00000000
 801872c:	08018485 	.word	0x08018485
 8018730:	08019302 	.word	0x08019302

08018734 <_printf_common>:
 8018734:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018738:	4616      	mov	r6, r2
 801873a:	4698      	mov	r8, r3
 801873c:	688a      	ldr	r2, [r1, #8]
 801873e:	690b      	ldr	r3, [r1, #16]
 8018740:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8018744:	4293      	cmp	r3, r2
 8018746:	bfb8      	it	lt
 8018748:	4613      	movlt	r3, r2
 801874a:	6033      	str	r3, [r6, #0]
 801874c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8018750:	4607      	mov	r7, r0
 8018752:	460c      	mov	r4, r1
 8018754:	b10a      	cbz	r2, 801875a <_printf_common+0x26>
 8018756:	3301      	adds	r3, #1
 8018758:	6033      	str	r3, [r6, #0]
 801875a:	6823      	ldr	r3, [r4, #0]
 801875c:	0699      	lsls	r1, r3, #26
 801875e:	bf42      	ittt	mi
 8018760:	6833      	ldrmi	r3, [r6, #0]
 8018762:	3302      	addmi	r3, #2
 8018764:	6033      	strmi	r3, [r6, #0]
 8018766:	6825      	ldr	r5, [r4, #0]
 8018768:	f015 0506 	ands.w	r5, r5, #6
 801876c:	d106      	bne.n	801877c <_printf_common+0x48>
 801876e:	f104 0a19 	add.w	sl, r4, #25
 8018772:	68e3      	ldr	r3, [r4, #12]
 8018774:	6832      	ldr	r2, [r6, #0]
 8018776:	1a9b      	subs	r3, r3, r2
 8018778:	42ab      	cmp	r3, r5
 801877a:	dc26      	bgt.n	80187ca <_printf_common+0x96>
 801877c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8018780:	6822      	ldr	r2, [r4, #0]
 8018782:	3b00      	subs	r3, #0
 8018784:	bf18      	it	ne
 8018786:	2301      	movne	r3, #1
 8018788:	0692      	lsls	r2, r2, #26
 801878a:	d42b      	bmi.n	80187e4 <_printf_common+0xb0>
 801878c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8018790:	4641      	mov	r1, r8
 8018792:	4638      	mov	r0, r7
 8018794:	47c8      	blx	r9
 8018796:	3001      	adds	r0, #1
 8018798:	d01e      	beq.n	80187d8 <_printf_common+0xa4>
 801879a:	6823      	ldr	r3, [r4, #0]
 801879c:	6922      	ldr	r2, [r4, #16]
 801879e:	f003 0306 	and.w	r3, r3, #6
 80187a2:	2b04      	cmp	r3, #4
 80187a4:	bf02      	ittt	eq
 80187a6:	68e5      	ldreq	r5, [r4, #12]
 80187a8:	6833      	ldreq	r3, [r6, #0]
 80187aa:	1aed      	subeq	r5, r5, r3
 80187ac:	68a3      	ldr	r3, [r4, #8]
 80187ae:	bf0c      	ite	eq
 80187b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80187b4:	2500      	movne	r5, #0
 80187b6:	4293      	cmp	r3, r2
 80187b8:	bfc4      	itt	gt
 80187ba:	1a9b      	subgt	r3, r3, r2
 80187bc:	18ed      	addgt	r5, r5, r3
 80187be:	2600      	movs	r6, #0
 80187c0:	341a      	adds	r4, #26
 80187c2:	42b5      	cmp	r5, r6
 80187c4:	d11a      	bne.n	80187fc <_printf_common+0xc8>
 80187c6:	2000      	movs	r0, #0
 80187c8:	e008      	b.n	80187dc <_printf_common+0xa8>
 80187ca:	2301      	movs	r3, #1
 80187cc:	4652      	mov	r2, sl
 80187ce:	4641      	mov	r1, r8
 80187d0:	4638      	mov	r0, r7
 80187d2:	47c8      	blx	r9
 80187d4:	3001      	adds	r0, #1
 80187d6:	d103      	bne.n	80187e0 <_printf_common+0xac>
 80187d8:	f04f 30ff 	mov.w	r0, #4294967295
 80187dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80187e0:	3501      	adds	r5, #1
 80187e2:	e7c6      	b.n	8018772 <_printf_common+0x3e>
 80187e4:	18e1      	adds	r1, r4, r3
 80187e6:	1c5a      	adds	r2, r3, #1
 80187e8:	2030      	movs	r0, #48	@ 0x30
 80187ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80187ee:	4422      	add	r2, r4
 80187f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80187f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80187f8:	3302      	adds	r3, #2
 80187fa:	e7c7      	b.n	801878c <_printf_common+0x58>
 80187fc:	2301      	movs	r3, #1
 80187fe:	4622      	mov	r2, r4
 8018800:	4641      	mov	r1, r8
 8018802:	4638      	mov	r0, r7
 8018804:	47c8      	blx	r9
 8018806:	3001      	adds	r0, #1
 8018808:	d0e6      	beq.n	80187d8 <_printf_common+0xa4>
 801880a:	3601      	adds	r6, #1
 801880c:	e7d9      	b.n	80187c2 <_printf_common+0x8e>
	...

08018810 <_printf_i>:
 8018810:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018814:	7e0f      	ldrb	r7, [r1, #24]
 8018816:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8018818:	2f78      	cmp	r7, #120	@ 0x78
 801881a:	4691      	mov	r9, r2
 801881c:	4680      	mov	r8, r0
 801881e:	460c      	mov	r4, r1
 8018820:	469a      	mov	sl, r3
 8018822:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8018826:	d807      	bhi.n	8018838 <_printf_i+0x28>
 8018828:	2f62      	cmp	r7, #98	@ 0x62
 801882a:	d80a      	bhi.n	8018842 <_printf_i+0x32>
 801882c:	2f00      	cmp	r7, #0
 801882e:	f000 80d1 	beq.w	80189d4 <_printf_i+0x1c4>
 8018832:	2f58      	cmp	r7, #88	@ 0x58
 8018834:	f000 80b8 	beq.w	80189a8 <_printf_i+0x198>
 8018838:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801883c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8018840:	e03a      	b.n	80188b8 <_printf_i+0xa8>
 8018842:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8018846:	2b15      	cmp	r3, #21
 8018848:	d8f6      	bhi.n	8018838 <_printf_i+0x28>
 801884a:	a101      	add	r1, pc, #4	@ (adr r1, 8018850 <_printf_i+0x40>)
 801884c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8018850:	080188a9 	.word	0x080188a9
 8018854:	080188bd 	.word	0x080188bd
 8018858:	08018839 	.word	0x08018839
 801885c:	08018839 	.word	0x08018839
 8018860:	08018839 	.word	0x08018839
 8018864:	08018839 	.word	0x08018839
 8018868:	080188bd 	.word	0x080188bd
 801886c:	08018839 	.word	0x08018839
 8018870:	08018839 	.word	0x08018839
 8018874:	08018839 	.word	0x08018839
 8018878:	08018839 	.word	0x08018839
 801887c:	080189bb 	.word	0x080189bb
 8018880:	080188e7 	.word	0x080188e7
 8018884:	08018975 	.word	0x08018975
 8018888:	08018839 	.word	0x08018839
 801888c:	08018839 	.word	0x08018839
 8018890:	080189dd 	.word	0x080189dd
 8018894:	08018839 	.word	0x08018839
 8018898:	080188e7 	.word	0x080188e7
 801889c:	08018839 	.word	0x08018839
 80188a0:	08018839 	.word	0x08018839
 80188a4:	0801897d 	.word	0x0801897d
 80188a8:	6833      	ldr	r3, [r6, #0]
 80188aa:	1d1a      	adds	r2, r3, #4
 80188ac:	681b      	ldr	r3, [r3, #0]
 80188ae:	6032      	str	r2, [r6, #0]
 80188b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80188b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80188b8:	2301      	movs	r3, #1
 80188ba:	e09c      	b.n	80189f6 <_printf_i+0x1e6>
 80188bc:	6833      	ldr	r3, [r6, #0]
 80188be:	6820      	ldr	r0, [r4, #0]
 80188c0:	1d19      	adds	r1, r3, #4
 80188c2:	6031      	str	r1, [r6, #0]
 80188c4:	0606      	lsls	r6, r0, #24
 80188c6:	d501      	bpl.n	80188cc <_printf_i+0xbc>
 80188c8:	681d      	ldr	r5, [r3, #0]
 80188ca:	e003      	b.n	80188d4 <_printf_i+0xc4>
 80188cc:	0645      	lsls	r5, r0, #25
 80188ce:	d5fb      	bpl.n	80188c8 <_printf_i+0xb8>
 80188d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80188d4:	2d00      	cmp	r5, #0
 80188d6:	da03      	bge.n	80188e0 <_printf_i+0xd0>
 80188d8:	232d      	movs	r3, #45	@ 0x2d
 80188da:	426d      	negs	r5, r5
 80188dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80188e0:	4858      	ldr	r0, [pc, #352]	@ (8018a44 <_printf_i+0x234>)
 80188e2:	230a      	movs	r3, #10
 80188e4:	e011      	b.n	801890a <_printf_i+0xfa>
 80188e6:	6821      	ldr	r1, [r4, #0]
 80188e8:	6833      	ldr	r3, [r6, #0]
 80188ea:	0608      	lsls	r0, r1, #24
 80188ec:	f853 5b04 	ldr.w	r5, [r3], #4
 80188f0:	d402      	bmi.n	80188f8 <_printf_i+0xe8>
 80188f2:	0649      	lsls	r1, r1, #25
 80188f4:	bf48      	it	mi
 80188f6:	b2ad      	uxthmi	r5, r5
 80188f8:	2f6f      	cmp	r7, #111	@ 0x6f
 80188fa:	4852      	ldr	r0, [pc, #328]	@ (8018a44 <_printf_i+0x234>)
 80188fc:	6033      	str	r3, [r6, #0]
 80188fe:	bf14      	ite	ne
 8018900:	230a      	movne	r3, #10
 8018902:	2308      	moveq	r3, #8
 8018904:	2100      	movs	r1, #0
 8018906:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801890a:	6866      	ldr	r6, [r4, #4]
 801890c:	60a6      	str	r6, [r4, #8]
 801890e:	2e00      	cmp	r6, #0
 8018910:	db05      	blt.n	801891e <_printf_i+0x10e>
 8018912:	6821      	ldr	r1, [r4, #0]
 8018914:	432e      	orrs	r6, r5
 8018916:	f021 0104 	bic.w	r1, r1, #4
 801891a:	6021      	str	r1, [r4, #0]
 801891c:	d04b      	beq.n	80189b6 <_printf_i+0x1a6>
 801891e:	4616      	mov	r6, r2
 8018920:	fbb5 f1f3 	udiv	r1, r5, r3
 8018924:	fb03 5711 	mls	r7, r3, r1, r5
 8018928:	5dc7      	ldrb	r7, [r0, r7]
 801892a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801892e:	462f      	mov	r7, r5
 8018930:	42bb      	cmp	r3, r7
 8018932:	460d      	mov	r5, r1
 8018934:	d9f4      	bls.n	8018920 <_printf_i+0x110>
 8018936:	2b08      	cmp	r3, #8
 8018938:	d10b      	bne.n	8018952 <_printf_i+0x142>
 801893a:	6823      	ldr	r3, [r4, #0]
 801893c:	07df      	lsls	r7, r3, #31
 801893e:	d508      	bpl.n	8018952 <_printf_i+0x142>
 8018940:	6923      	ldr	r3, [r4, #16]
 8018942:	6861      	ldr	r1, [r4, #4]
 8018944:	4299      	cmp	r1, r3
 8018946:	bfde      	ittt	le
 8018948:	2330      	movle	r3, #48	@ 0x30
 801894a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801894e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8018952:	1b92      	subs	r2, r2, r6
 8018954:	6122      	str	r2, [r4, #16]
 8018956:	f8cd a000 	str.w	sl, [sp]
 801895a:	464b      	mov	r3, r9
 801895c:	aa03      	add	r2, sp, #12
 801895e:	4621      	mov	r1, r4
 8018960:	4640      	mov	r0, r8
 8018962:	f7ff fee7 	bl	8018734 <_printf_common>
 8018966:	3001      	adds	r0, #1
 8018968:	d14a      	bne.n	8018a00 <_printf_i+0x1f0>
 801896a:	f04f 30ff 	mov.w	r0, #4294967295
 801896e:	b004      	add	sp, #16
 8018970:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018974:	6823      	ldr	r3, [r4, #0]
 8018976:	f043 0320 	orr.w	r3, r3, #32
 801897a:	6023      	str	r3, [r4, #0]
 801897c:	4832      	ldr	r0, [pc, #200]	@ (8018a48 <_printf_i+0x238>)
 801897e:	2778      	movs	r7, #120	@ 0x78
 8018980:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8018984:	6823      	ldr	r3, [r4, #0]
 8018986:	6831      	ldr	r1, [r6, #0]
 8018988:	061f      	lsls	r7, r3, #24
 801898a:	f851 5b04 	ldr.w	r5, [r1], #4
 801898e:	d402      	bmi.n	8018996 <_printf_i+0x186>
 8018990:	065f      	lsls	r7, r3, #25
 8018992:	bf48      	it	mi
 8018994:	b2ad      	uxthmi	r5, r5
 8018996:	6031      	str	r1, [r6, #0]
 8018998:	07d9      	lsls	r1, r3, #31
 801899a:	bf44      	itt	mi
 801899c:	f043 0320 	orrmi.w	r3, r3, #32
 80189a0:	6023      	strmi	r3, [r4, #0]
 80189a2:	b11d      	cbz	r5, 80189ac <_printf_i+0x19c>
 80189a4:	2310      	movs	r3, #16
 80189a6:	e7ad      	b.n	8018904 <_printf_i+0xf4>
 80189a8:	4826      	ldr	r0, [pc, #152]	@ (8018a44 <_printf_i+0x234>)
 80189aa:	e7e9      	b.n	8018980 <_printf_i+0x170>
 80189ac:	6823      	ldr	r3, [r4, #0]
 80189ae:	f023 0320 	bic.w	r3, r3, #32
 80189b2:	6023      	str	r3, [r4, #0]
 80189b4:	e7f6      	b.n	80189a4 <_printf_i+0x194>
 80189b6:	4616      	mov	r6, r2
 80189b8:	e7bd      	b.n	8018936 <_printf_i+0x126>
 80189ba:	6833      	ldr	r3, [r6, #0]
 80189bc:	6825      	ldr	r5, [r4, #0]
 80189be:	6961      	ldr	r1, [r4, #20]
 80189c0:	1d18      	adds	r0, r3, #4
 80189c2:	6030      	str	r0, [r6, #0]
 80189c4:	062e      	lsls	r6, r5, #24
 80189c6:	681b      	ldr	r3, [r3, #0]
 80189c8:	d501      	bpl.n	80189ce <_printf_i+0x1be>
 80189ca:	6019      	str	r1, [r3, #0]
 80189cc:	e002      	b.n	80189d4 <_printf_i+0x1c4>
 80189ce:	0668      	lsls	r0, r5, #25
 80189d0:	d5fb      	bpl.n	80189ca <_printf_i+0x1ba>
 80189d2:	8019      	strh	r1, [r3, #0]
 80189d4:	2300      	movs	r3, #0
 80189d6:	6123      	str	r3, [r4, #16]
 80189d8:	4616      	mov	r6, r2
 80189da:	e7bc      	b.n	8018956 <_printf_i+0x146>
 80189dc:	6833      	ldr	r3, [r6, #0]
 80189de:	1d1a      	adds	r2, r3, #4
 80189e0:	6032      	str	r2, [r6, #0]
 80189e2:	681e      	ldr	r6, [r3, #0]
 80189e4:	6862      	ldr	r2, [r4, #4]
 80189e6:	2100      	movs	r1, #0
 80189e8:	4630      	mov	r0, r6
 80189ea:	f7e7 fc91 	bl	8000310 <memchr>
 80189ee:	b108      	cbz	r0, 80189f4 <_printf_i+0x1e4>
 80189f0:	1b80      	subs	r0, r0, r6
 80189f2:	6060      	str	r0, [r4, #4]
 80189f4:	6863      	ldr	r3, [r4, #4]
 80189f6:	6123      	str	r3, [r4, #16]
 80189f8:	2300      	movs	r3, #0
 80189fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80189fe:	e7aa      	b.n	8018956 <_printf_i+0x146>
 8018a00:	6923      	ldr	r3, [r4, #16]
 8018a02:	4632      	mov	r2, r6
 8018a04:	4649      	mov	r1, r9
 8018a06:	4640      	mov	r0, r8
 8018a08:	47d0      	blx	sl
 8018a0a:	3001      	adds	r0, #1
 8018a0c:	d0ad      	beq.n	801896a <_printf_i+0x15a>
 8018a0e:	6823      	ldr	r3, [r4, #0]
 8018a10:	079b      	lsls	r3, r3, #30
 8018a12:	d413      	bmi.n	8018a3c <_printf_i+0x22c>
 8018a14:	68e0      	ldr	r0, [r4, #12]
 8018a16:	9b03      	ldr	r3, [sp, #12]
 8018a18:	4298      	cmp	r0, r3
 8018a1a:	bfb8      	it	lt
 8018a1c:	4618      	movlt	r0, r3
 8018a1e:	e7a6      	b.n	801896e <_printf_i+0x15e>
 8018a20:	2301      	movs	r3, #1
 8018a22:	4632      	mov	r2, r6
 8018a24:	4649      	mov	r1, r9
 8018a26:	4640      	mov	r0, r8
 8018a28:	47d0      	blx	sl
 8018a2a:	3001      	adds	r0, #1
 8018a2c:	d09d      	beq.n	801896a <_printf_i+0x15a>
 8018a2e:	3501      	adds	r5, #1
 8018a30:	68e3      	ldr	r3, [r4, #12]
 8018a32:	9903      	ldr	r1, [sp, #12]
 8018a34:	1a5b      	subs	r3, r3, r1
 8018a36:	42ab      	cmp	r3, r5
 8018a38:	dcf2      	bgt.n	8018a20 <_printf_i+0x210>
 8018a3a:	e7eb      	b.n	8018a14 <_printf_i+0x204>
 8018a3c:	2500      	movs	r5, #0
 8018a3e:	f104 0619 	add.w	r6, r4, #25
 8018a42:	e7f5      	b.n	8018a30 <_printf_i+0x220>
 8018a44:	0801930d 	.word	0x0801930d
 8018a48:	0801931e 	.word	0x0801931e

08018a4c <memmove>:
 8018a4c:	4288      	cmp	r0, r1
 8018a4e:	b510      	push	{r4, lr}
 8018a50:	eb01 0402 	add.w	r4, r1, r2
 8018a54:	d902      	bls.n	8018a5c <memmove+0x10>
 8018a56:	4284      	cmp	r4, r0
 8018a58:	4623      	mov	r3, r4
 8018a5a:	d807      	bhi.n	8018a6c <memmove+0x20>
 8018a5c:	1e43      	subs	r3, r0, #1
 8018a5e:	42a1      	cmp	r1, r4
 8018a60:	d008      	beq.n	8018a74 <memmove+0x28>
 8018a62:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018a66:	f803 2f01 	strb.w	r2, [r3, #1]!
 8018a6a:	e7f8      	b.n	8018a5e <memmove+0x12>
 8018a6c:	4402      	add	r2, r0
 8018a6e:	4601      	mov	r1, r0
 8018a70:	428a      	cmp	r2, r1
 8018a72:	d100      	bne.n	8018a76 <memmove+0x2a>
 8018a74:	bd10      	pop	{r4, pc}
 8018a76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8018a7a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8018a7e:	e7f7      	b.n	8018a70 <memmove+0x24>

08018a80 <_sbrk_r>:
 8018a80:	b538      	push	{r3, r4, r5, lr}
 8018a82:	4d06      	ldr	r5, [pc, #24]	@ (8018a9c <_sbrk_r+0x1c>)
 8018a84:	2300      	movs	r3, #0
 8018a86:	4604      	mov	r4, r0
 8018a88:	4608      	mov	r0, r1
 8018a8a:	602b      	str	r3, [r5, #0]
 8018a8c:	f7ec f902 	bl	8004c94 <_sbrk>
 8018a90:	1c43      	adds	r3, r0, #1
 8018a92:	d102      	bne.n	8018a9a <_sbrk_r+0x1a>
 8018a94:	682b      	ldr	r3, [r5, #0]
 8018a96:	b103      	cbz	r3, 8018a9a <_sbrk_r+0x1a>
 8018a98:	6023      	str	r3, [r4, #0]
 8018a9a:	bd38      	pop	{r3, r4, r5, pc}
 8018a9c:	240040e8 	.word	0x240040e8

08018aa0 <_realloc_r>:
 8018aa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018aa4:	4607      	mov	r7, r0
 8018aa6:	4614      	mov	r4, r2
 8018aa8:	460d      	mov	r5, r1
 8018aaa:	b921      	cbnz	r1, 8018ab6 <_realloc_r+0x16>
 8018aac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018ab0:	4611      	mov	r1, r2
 8018ab2:	f7ff bc5b 	b.w	801836c <_malloc_r>
 8018ab6:	b92a      	cbnz	r2, 8018ac4 <_realloc_r+0x24>
 8018ab8:	f7ff fbec 	bl	8018294 <_free_r>
 8018abc:	4625      	mov	r5, r4
 8018abe:	4628      	mov	r0, r5
 8018ac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018ac4:	f000 f81a 	bl	8018afc <_malloc_usable_size_r>
 8018ac8:	4284      	cmp	r4, r0
 8018aca:	4606      	mov	r6, r0
 8018acc:	d802      	bhi.n	8018ad4 <_realloc_r+0x34>
 8018ace:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8018ad2:	d8f4      	bhi.n	8018abe <_realloc_r+0x1e>
 8018ad4:	4621      	mov	r1, r4
 8018ad6:	4638      	mov	r0, r7
 8018ad8:	f7ff fc48 	bl	801836c <_malloc_r>
 8018adc:	4680      	mov	r8, r0
 8018ade:	b908      	cbnz	r0, 8018ae4 <_realloc_r+0x44>
 8018ae0:	4645      	mov	r5, r8
 8018ae2:	e7ec      	b.n	8018abe <_realloc_r+0x1e>
 8018ae4:	42b4      	cmp	r4, r6
 8018ae6:	4622      	mov	r2, r4
 8018ae8:	4629      	mov	r1, r5
 8018aea:	bf28      	it	cs
 8018aec:	4632      	movcs	r2, r6
 8018aee:	f7ff fbc3 	bl	8018278 <memcpy>
 8018af2:	4629      	mov	r1, r5
 8018af4:	4638      	mov	r0, r7
 8018af6:	f7ff fbcd 	bl	8018294 <_free_r>
 8018afa:	e7f1      	b.n	8018ae0 <_realloc_r+0x40>

08018afc <_malloc_usable_size_r>:
 8018afc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018b00:	1f18      	subs	r0, r3, #4
 8018b02:	2b00      	cmp	r3, #0
 8018b04:	bfbc      	itt	lt
 8018b06:	580b      	ldrlt	r3, [r1, r0]
 8018b08:	18c0      	addlt	r0, r0, r3
 8018b0a:	4770      	bx	lr

08018b0c <_init>:
 8018b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018b0e:	bf00      	nop
 8018b10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018b12:	bc08      	pop	{r3}
 8018b14:	469e      	mov	lr, r3
 8018b16:	4770      	bx	lr

08018b18 <_fini>:
 8018b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018b1a:	bf00      	nop
 8018b1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018b1e:	bc08      	pop	{r3}
 8018b20:	469e      	mov	lr, r3
 8018b22:	4770      	bx	lr
