-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\zynqRadioHWSWLTEMIBDetectorRFSoC2x2\ltehdlDownlinkSyncDemod\LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Decimation_Filters.vhd
-- Created: 2022-05-23 17:26:44
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Decimation_Filters
-- Source Path: ltehdlDownlinkSyncDemod/Decimation Filters
-- Hierarchy Level: 3
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
LIBRARY work_ltehdlDownlinkSyncDemod;

ENTITY LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Decimation_Filters IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb                               :   IN    std_logic;
        dataIn_re                         :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        dataIn_im                         :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        validIn                           :   IN    std_logic;
        dataOut_re                        :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        dataOut_im                        :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        validOut                          :   OUT   std_logic
        );
END LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Decimation_Filters;


ARCHITECTURE rtl OF LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Decimation_Filters IS

  -- Component Declarations
  COMPONENT LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_CIC_Filter
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          dataIn_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dataIn_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          validIn                         :   IN    std_logic;
          dataOut_re                      :   OUT   std_logic_vector(27 DOWNTO 0);  -- sfix28_En15
          dataOut_im                      :   OUT   std_logic_vector(27 DOWNTO 0);  -- sfix28_En15
          validOut                        :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_CIC_Gain_Comp
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          dataIn_re                       :   IN    std_logic_vector(27 DOWNTO 0);  -- sfix28_En15
          dataIn_im                       :   IN    std_logic_vector(27 DOWNTO 0);  -- sfix28_En15
          validIn                         :   IN    std_logic;
          dataOut_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dataOut_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          validOut                        :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_CIC_Compensation_Decimator
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          dataIn_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dataIn_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          validIn                         :   IN    std_logic;
          dataOut_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dataOut_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          validOut                        :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Transient_Removal
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          dataIn_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dataIn_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          validIn                         :   IN    std_logic;
          dataOut_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dataOut_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          validOut                        :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_CIC_Filter
    USE ENTITY work_ltehdlDownlinkSyncDemod.LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_CIC_Filter(rtl);

  FOR ALL : LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_CIC_Gain_Comp
    USE ENTITY work_ltehdlDownlinkSyncDemod.LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_CIC_Gain_Comp(rtl);

  FOR ALL : LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_CIC_Compensation_Decimator
    USE ENTITY work_ltehdlDownlinkSyncDemod.LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_CIC_Compensation_Decimator(rtl);

  FOR ALL : LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Transient_Removal
    USE ENTITY work_ltehdlDownlinkSyncDemod.LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Transient_Removal(rtl);

  -- Signals
  SIGNAL reduced_reg                      : std_logic_vector(0 TO 41);  -- ufix1 [42]
  SIGNAL validIn_1                        : std_logic;
  SIGNAL dataIn_re_signed                 : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataIn_im_signed                 : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL Delay_delOut_re                  : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL Delay_delOut_im                  : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL Delay_ectrl_re                   : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL Delay_ectrl_im                   : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL Delay_out1_re                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL Delay_out1_im                    : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL Delay_ectrl_re_1                 : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL Delay_ectrl_im_1                 : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL dataOut_re_1                     : std_logic_vector(27 DOWNTO 0);  -- ufix28
  SIGNAL dataOut_im_1                     : std_logic_vector(27 DOWNTO 0);  -- ufix28
  SIGNAL validOut_1                       : std_logic;
  SIGNAL CIC_Gain_Comp_out1_re            : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CIC_Gain_Comp_out1_im            : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CIC_Gain_Comp_out2               : std_logic;
  SIGNAL CIC_Compensation_Decimator_out1_re : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CIC_Compensation_Decimator_out1_im : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL CIC_Compensation_Decimator_out2  : std_logic;
  SIGNAL dataOut_re_tmp                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL dataOut_im_tmp                   : std_logic_vector(15 DOWNTO 0);  -- ufix16

BEGIN
  -- Extra delay, to make overall
  -- filter chain delay up to a multiple
  -- of 16.

  u_CIC_Filter : LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_CIC_Filter
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dataIn_re => std_logic_vector(Delay_out1_re),  -- sfix16_En15
              dataIn_im => std_logic_vector(Delay_out1_im),  -- sfix16_En15
              validIn => validIn,
              dataOut_re => dataOut_re_1,  -- sfix28_En15
              dataOut_im => dataOut_im_1,  -- sfix28_En15
              validOut => validOut_1
              );

  u_CIC_Gain_Comp : LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_CIC_Gain_Comp
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dataIn_re => dataOut_re_1,  -- sfix28_En15
              dataIn_im => dataOut_im_1,  -- sfix28_En15
              validIn => validOut_1,
              dataOut_re => CIC_Gain_Comp_out1_re,  -- sfix16_En15
              dataOut_im => CIC_Gain_Comp_out1_im,  -- sfix16_En15
              validOut => CIC_Gain_Comp_out2
              );

  u_CIC_Compensation_Decimator : LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_CIC_Compensation_Decimator
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dataIn_re => CIC_Gain_Comp_out1_re,  -- sfix16_En15
              dataIn_im => CIC_Gain_Comp_out1_im,  -- sfix16_En15
              validIn => CIC_Gain_Comp_out2,
              dataOut_re => CIC_Compensation_Decimator_out1_re,  -- sfix16_En15
              dataOut_im => CIC_Compensation_Decimator_out1_im,  -- sfix16_En15
              validOut => CIC_Compensation_Decimator_out2
              );

  u_Transient_Removal : LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Transient_Removal
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dataIn_re => CIC_Compensation_Decimator_out1_re,  -- sfix16_En15
              dataIn_im => CIC_Compensation_Decimator_out1_im,  -- sfix16_En15
              validIn => CIC_Compensation_Decimator_out2,
              dataOut_re => dataOut_re_tmp,  -- sfix16_En15
              dataOut_im => dataOut_im_tmp,  -- sfix16_En15
              validOut => validOut
              );

  reduced_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        reduced_reg <= (OTHERS => '0');
      ELSIF enb = '1' THEN
        reduced_reg(0) <= validIn;
        reduced_reg(1 TO 41) <= reduced_reg(0 TO 40);
      END IF;
    END IF;
  END PROCESS reduced_process;

  validIn_1 <= reduced_reg(41);

  dataIn_re_signed <= signed(dataIn_re);

  dataIn_im_signed <= signed(dataIn_im);

  
  Delay_ectrl_re <= Delay_delOut_re WHEN validIn_1 = '0' ELSE
      dataIn_re_signed;
  
  Delay_ectrl_im <= Delay_delOut_im WHEN validIn_1 = '0' ELSE
      dataIn_im_signed;

  Delay_lowered_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay_delOut_re <= to_signed(16#0000#, 16);
        Delay_delOut_im <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        Delay_delOut_re <= Delay_ectrl_re;
        Delay_delOut_im <= Delay_ectrl_im;
      END IF;
    END IF;
  END PROCESS Delay_lowered_process;


  
  Delay_ectrl_re_1 <= Delay_out1_re WHEN validIn_1 = '0' ELSE
      Delay_delOut_re;
  
  Delay_ectrl_im_1 <= Delay_out1_im WHEN validIn_1 = '0' ELSE
      Delay_delOut_im;

  Delay_lowered1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay_out1_re <= to_signed(16#0000#, 16);
        Delay_out1_im <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        Delay_out1_re <= Delay_ectrl_re_1;
        Delay_out1_im <= Delay_ectrl_im_1;
      END IF;
    END IF;
  END PROCESS Delay_lowered1_process;


  dataOut_re <= dataOut_re_tmp;

  dataOut_im <= dataOut_im_tmp;

END rtl;

