Analysis & Elaboration report for cake_rain
Sun Dec 02 18:58:03 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for game_top:game0|cherry_render:cherry_render0|draw_cherry:cherry_inst|cherry_rom:cherry|altsyncram:altsyncram_component|altsyncram_g1j1:auto_generated
  6. Source assignments for game_top:game0|erase_screen:erase0|background_rom:background|altsyncram:altsyncram_component|altsyncram_rmg1:auto_generated
  7. Source assignments for game_top:game0|game_over:game_over0|game_over_rom:game_over0|altsyncram:altsyncram_component|altsyncram_hpi1:auto_generated
  8. Source assignments for game_top:game0|score:score0|perfecto_rom:perfecto|altsyncram:altsyncram_component|altsyncram_2oi1:auto_generated
  9. Source assignments for game_top:game0|score:score0|great_rom:great|altsyncram:altsyncram_component|altsyncram_tdi1:auto_generated
 10. Source assignments for game_top:game0|score:score0|good_rom:good|altsyncram:altsyncram_component|altsyncram_jai1:auto_generated
 11. Source assignments for game_top:game0|score:score0|soso_rom:soso|altsyncram:altsyncram_component|altsyncram_ebi1:auto_generated
 12. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6vm1:auto_generated
 13. Parameter Settings for User Entity Instance: game_top:game0|cherry_render:cherry_render0|draw_cherry:cherry_inst|cherry_rom:cherry|altsyncram:altsyncram_component
 14. Parameter Settings for User Entity Instance: game_top:game0|erase_screen:erase0|background_rom:background|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: game_top:game0|game_over:game_over0|game_over_rom:game_over0|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: game_top:game0|score:score0|perfecto_rom:perfecto|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: game_top:game0|score:score0|great_rom:great|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: game_top:game0|score:score0|good_rom:good|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: game_top:game0|score:score0|soso_rom:soso|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA
 21. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 22. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 23. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 25. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 26. altsyncram Parameter Settings by Entity Instance
 27. altpll Parameter Settings by Entity Instance
 28. Analysis & Elaboration Settings
 29. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 30. Port Connectivity Checks: "game_top:game0|delay_counter:delay0"
 31. Port Connectivity Checks: "game_top:game0|sidebar:sidebar0|sidebar_control:C0|is_cherry_mod:ic5"
 32. Port Connectivity Checks: "game_top:game0|sidebar:sidebar0|sidebar_control:C0|is_cherry_mod:ic4"
 33. Port Connectivity Checks: "game_top:game0|sidebar:sidebar0|sidebar_control:C0|is_cherry_mod:ic3"
 34. Port Connectivity Checks: "game_top:game0|sidebar:sidebar0|sidebar_control:C0|is_cherry_mod:ic2"
 35. Port Connectivity Checks: "game_top:game0|sidebar:sidebar0|sidebar_control:C0|is_cherry_mod:ic1"
 36. Port Connectivity Checks: "game_top:game0|sidebar:sidebar0|sidebar_control:C0|caught_cake_mod:cc1"
 37. Port Connectivity Checks: "game_top:game0|plate_render:plate_render0|plate_data:D0"
 38. Port Connectivity Checks: "game_top:game0|recipe_render:recipe_render0|rand_num_rom:rand_recipe"
 39. Port Connectivity Checks: "game_top:game0|game_server:game0"
 40. Port Connectivity Checks: "game_top:game0"
 41. Analysis & Elaboration Messages
 42. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sun Dec 02 18:58:03 2018       ;
; Quartus Prime Version         ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                 ; cake_rain                                   ;
; Top-level Entity Name         ; cake_rain                                   ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                  ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------+------------------+
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |cake_rain|game_top:game0|cherry_render:cherry_render0|draw_cherry:cherry_inst|cherry_rom:cherry ; cherry_rom.v     ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |cake_rain|game_top:game0|erase_screen:erase0|background_rom:background                          ; background_rom.v ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |cake_rain|game_top:game0|game_over:game_over0|game_over_rom:game_over0                          ; game_over_rom.v  ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |cake_rain|game_top:game0|score:score0|good_rom:good                                             ; good_rom.v       ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |cake_rain|game_top:game0|score:score0|great_rom:great                                           ; great_rom.v      ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |cake_rain|game_top:game0|score:score0|perfecto_rom:perfecto                                     ; perfecto_rom.v   ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |cake_rain|game_top:game0|score:score0|soso_rom:soso                                             ; soso_rom.v       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_top:game0|cherry_render:cherry_render0|draw_cherry:cherry_inst|cherry_rom:cherry|altsyncram:altsyncram_component|altsyncram_g1j1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_top:game0|erase_screen:erase0|background_rom:background|altsyncram:altsyncram_component|altsyncram_rmg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_top:game0|game_over:game_over0|game_over_rom:game_over0|altsyncram:altsyncram_component|altsyncram_hpi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_top:game0|score:score0|perfecto_rom:perfecto|altsyncram:altsyncram_component|altsyncram_2oi1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_top:game0|score:score0|great_rom:great|altsyncram:altsyncram_component|altsyncram_tdi1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_top:game0|score:score0|good_rom:good|altsyncram:altsyncram_component|altsyncram_jai1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_top:game0|score:score0|soso_rom:soso|altsyncram:altsyncram_component|altsyncram_ebi1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6vm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_top:game0|cherry_render:cherry_render0|draw_cherry:cherry_inst|cherry_rom:cherry|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                                               ;
+------------------------------------+------------------------------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                                            ;
; OPERATION_MODE                     ; ROM                                      ; Untyped                                                                            ;
; WIDTH_A                            ; 3                                        ; Signed Integer                                                                     ;
; WIDTHAD_A                          ; 8                                        ; Signed Integer                                                                     ;
; NUMWORDS_A                         ; 256                                      ; Signed Integer                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                                            ;
; WIDTH_B                            ; 1                                        ; Untyped                                                                            ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                                                            ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Signed Integer                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                            ;
; INIT_FILE                          ; ./final_project_images/cherry.colour.mif ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                   ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                   ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V                                ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_g1j1                          ; Untyped                                                                            ;
+------------------------------------+------------------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_top:game0|erase_screen:erase0|background_rom:background|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                       ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; background.mif       ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_rmg1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_top:game0|game_over:game_over0|game_over_rom:game_over0|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                          ;
+------------------------------------+--------------------------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                       ;
; OPERATION_MODE                     ; ROM                                  ; Untyped                                                       ;
; WIDTH_A                            ; 3                                    ; Signed Integer                                                ;
; WIDTHAD_A                          ; 16                                   ; Signed Integer                                                ;
; NUMWORDS_A                         ; 65536                                ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                       ;
; WIDTH_B                            ; 1                                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                                    ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                       ;
; INIT_FILE                          ; ./final_project_images/game_over.mif ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_hpi1                      ; Untyped                                                       ;
+------------------------------------+--------------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_top:game0|score:score0|perfecto_rom:perfecto|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                               ;
+------------------------------------+--------------------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                                  ; Untyped                                            ;
; WIDTH_A                            ; 3                                    ; Signed Integer                                     ;
; WIDTHAD_A                          ; 16                                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 65536                                ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                            ;
; WIDTH_B                            ; 1                                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                            ;
; INIT_FILE                          ; ../final_project_images/perfecto.mif ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_2oi1                      ; Untyped                                            ;
+------------------------------------+--------------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_top:game0|score:score0|great_rom:great|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                            ;
+------------------------------------+-----------------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                               ; Untyped                                         ;
; WIDTH_A                            ; 3                                 ; Signed Integer                                  ;
; WIDTHAD_A                          ; 16                                ; Signed Integer                                  ;
; NUMWORDS_A                         ; 65536                             ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                         ;
; WIDTH_B                            ; 1                                 ; Untyped                                         ;
; WIDTHAD_B                          ; 1                                 ; Untyped                                         ;
; NUMWORDS_B                         ; 1                                 ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                         ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                         ;
; INIT_FILE                          ; ../final_project_images/great.mif ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_tdi1                   ; Untyped                                         ;
+------------------------------------+-----------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_top:game0|score:score0|good_rom:good|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                           ;
+------------------------------------+----------------------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                              ; Untyped                                        ;
; WIDTH_A                            ; 3                                ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                               ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                            ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                        ;
; WIDTH_B                            ; 1                                ; Untyped                                        ;
; WIDTHAD_B                          ; 1                                ; Untyped                                        ;
; NUMWORDS_B                         ; 1                                ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                        ;
; BYTE_SIZE                          ; 8                                ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                        ;
; INIT_FILE                          ; ../final_project_images/good.mif ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V                        ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_jai1                  ; Untyped                                        ;
+------------------------------------+----------------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_top:game0|score:score0|soso_rom:soso|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                           ;
+------------------------------------+----------------------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                              ; Untyped                                        ;
; WIDTH_A                            ; 3                                ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                               ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                            ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                        ;
; WIDTH_B                            ; 1                                ; Untyped                                        ;
; WIDTHAD_B                          ; 1                                ; Untyped                                        ;
; NUMWORDS_B                         ; 1                                ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                        ;
; BYTE_SIZE                          ; 8                                ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                        ;
; INIT_FILE                          ; ../final_project_images/soso.mif ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V                        ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_ebi1                  ; Untyped                                        ;
+------------------------------------+----------------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+------------------+-----------------+
; Parameter Name          ; Value            ; Type            ;
+-------------------------+------------------+-----------------+
; BITS_PER_COLOUR_CHANNEL ; 1                ; Signed Integer  ;
; MONOCHROME              ; FALSE            ; String          ;
; RESOLUTION              ; 160x120          ; String          ;
; BACKGROUND_IMAGE        ; start_screen.mif ; String          ;
+-------------------------+------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; start_screen.mif     ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_6vm1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                                                                     ;
; Entity Instance                           ; game_top:game0|cherry_render:cherry_render0|draw_cherry:cherry_inst|cherry_rom:cherry|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                   ;
;     -- WIDTH_A                            ; 3                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; game_top:game0|erase_screen:erase0|background_rom:background|altsyncram:altsyncram_component                          ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                   ;
;     -- WIDTH_A                            ; 3                                                                                                                     ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; game_top:game0|game_over:game_over0|game_over_rom:game_over0|altsyncram:altsyncram_component                          ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                   ;
;     -- WIDTH_A                            ; 3                                                                                                                     ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; game_top:game0|score:score0|perfecto_rom:perfecto|altsyncram:altsyncram_component                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                   ;
;     -- WIDTH_A                            ; 3                                                                                                                     ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; game_top:game0|score:score0|great_rom:great|altsyncram:altsyncram_component                                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                   ;
;     -- WIDTH_A                            ; 3                                                                                                                     ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; game_top:game0|score:score0|good_rom:good|altsyncram:altsyncram_component                                             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                   ;
;     -- WIDTH_A                            ; 3                                                                                                                     ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; game_top:game0|score:score0|soso_rom:soso|altsyncram:altsyncram_component                                             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                   ;
;     -- WIDTH_A                            ; 3                                                                                                                     ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                                                                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                             ;
;     -- WIDTH_A                            ; 3                                                                                                                     ;
;     -- NUMWORDS_A                         ; 19200                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                          ;
;     -- WIDTH_B                            ; 3                                                                                                                     ;
;     -- NUMWORDS_B                         ; 19200                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; cake_rain          ; cake_rain          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "game_top:game0|delay_counter:delay0" ;
+-------------------+-------+----------+--------------------------+
; Port              ; Type  ; Severity ; Details                  ;
+-------------------+-------+----------+--------------------------+
; frequency[19..18] ; Input ; Info     ; Stuck at VCC             ;
; frequency[13..12] ; Input ; Info     ; Stuck at VCC             ;
; frequency[10..8]  ; Input ; Info     ; Stuck at VCC             ;
; frequency[5..4]   ; Input ; Info     ; Stuck at VCC             ;
; frequency[2..1]   ; Input ; Info     ; Stuck at VCC             ;
; frequency[17..16] ; Input ; Info     ; Stuck at GND             ;
; frequency[7..6]   ; Input ; Info     ; Stuck at GND             ;
; frequency[15]     ; Input ; Info     ; Stuck at VCC             ;
; frequency[14]     ; Input ; Info     ; Stuck at GND             ;
; frequency[11]     ; Input ; Info     ; Stuck at GND             ;
; frequency[3]      ; Input ; Info     ; Stuck at GND             ;
; frequency[0]      ; Input ; Info     ; Stuck at GND             ;
+-------------------+-------+----------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_top:game0|sidebar:sidebar0|sidebar_control:C0|is_cherry_mod:ic5"                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; is_cherry ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_top:game0|sidebar:sidebar0|sidebar_control:C0|is_cherry_mod:ic4"                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; is_cherry ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_top:game0|sidebar:sidebar0|sidebar_control:C0|is_cherry_mod:ic3"                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; is_cherry ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_top:game0|sidebar:sidebar0|sidebar_control:C0|is_cherry_mod:ic2"                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; is_cherry ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_top:game0|sidebar:sidebar0|sidebar_control:C0|is_cherry_mod:ic1"                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; is_cherry ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_top:game0|sidebar:sidebar0|sidebar_control:C0|caught_cake_mod:cc1"                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; caught_cake ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_top:game0|plate_render:plate_render0|plate_data:D0" ;
+-----------+-------+----------+------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                              ;
+-----------+-------+----------+------------------------------------------------------+
; colour_in ; Input ; Info     ; Stuck at VCC                                         ;
+-----------+-------+----------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_top:game0|recipe_render:recipe_render0|rand_num_rom:rand_recipe"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; data[7..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_top:game0|game_server:game0"                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; hex_sel ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; hex1    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_top:game0"                                                                                             ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; hex_sel ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; hex1    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sun Dec 02 18:57:45 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cake_rain -c cake_rain --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 4 design units, including 4 entities, in source file plate_render.v
    Info (12023): Found entity 1: plate_render File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/plate_render.v Line: 3
    Info (12023): Found entity 2: plate_control File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/plate_render.v Line: 65
    Info (12023): Found entity 3: plate_data File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/plate_render.v Line: 155
    Info (12023): Found entity 4: key_debounce File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/plate_render.v Line: 233
Info (12021): Found 3 design units, including 3 entities, in source file cherry_render.v
    Info (12023): Found entity 1: cherry_render File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/cherry_render.v Line: 1
    Info (12023): Found entity 2: cherry_control File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/cherry_render.v Line: 56
    Info (12023): Found entity 3: draw_cherry File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/cherry_render.v Line: 208
Info (12021): Found 5 design units, including 5 entities, in source file game_server.v
    Info (12023): Found entity 1: game_top File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_server.v Line: 1
    Info (12023): Found entity 2: game_server File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_server.v Line: 338
    Info (12023): Found entity 3: frame_counter File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_server.v Line: 553
    Info (12023): Found entity 4: delay_counter File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_server.v Line: 582
    Info (12023): Found entity 5: score_delay_counter File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_server.v Line: 604
Info (12021): Found 3 design units, including 3 entities, in source file cake_render.v
    Info (12023): Found entity 1: cake_render File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/cake_render.v Line: 2
    Info (12023): Found entity 2: cake_layer_render File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/cake_render.v Line: 59
    Info (12023): Found entity 3: draw_cake File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/cake_render.v Line: 208
Info (12021): Found 1 design units, including 1 entities, in source file cherry_rom.v
    Info (12023): Found entity 1: cherry_rom File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/cherry_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/vga_adapter.v Line: 78
Info (12021): Found 2 design units, including 2 entities, in source file cake_rain.v
    Info (12023): Found entity 1: cake_rain File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/cake_rain.v Line: 1
    Info (12023): Found entity 2: hex_decoder File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/cake_rain.v Line: 147
Info (12021): Found 1 design units, including 1 entities, in source file rand_num_rom.v
    Info (12023): Found entity 1: rand_num_rom File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/rand_num_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file background_rom.v
    Info (12023): Found entity 1: background_rom File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/background_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file colourmux.v
    Info (12023): Found entity 1: colourMux File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/colourMux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file recipe_render.v
    Info (12023): Found entity 1: recipe_render File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/recipe_render.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file game_over.v
    Info (12023): Found entity 1: game_over File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_over.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file catch_to_sidebar.v
    Info (12023): Found entity 1: catch_to_sidebar File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/catch_to_sidebar.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file score.v
    Info (12023): Found entity 1: score File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/score.v Line: 13
    Info (12023): Found entity 2: score_result File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/score.v Line: 155
    Info (12023): Found entity 3: order_calculation File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/score.v Line: 220
Info (12021): Found 1 design units, including 1 entities, in source file erase_screen.v
    Info (12023): Found entity 1: erase_screen File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/erase_screen.v Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file sidebar.v
    Info (12023): Found entity 1: sidebar File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/sidebar.v Line: 1
    Info (12023): Found entity 2: sidebar_control File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/sidebar.v Line: 58
    Info (12023): Found entity 3: sidebar_data File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/sidebar.v Line: 244
    Info (12023): Found entity 4: caught_cake_mod File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/sidebar.v Line: 631
    Info (12023): Found entity 5: is_cherry_mod File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/sidebar.v Line: 636
Info (12021): Found 1 design units, including 1 entities, in source file game_over_rom.v
    Info (12023): Found entity 1: game_over_rom File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_over_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file perfecto_rom.v
    Info (12023): Found entity 1: perfecto_rom File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/perfecto_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file soso_rom.v
    Info (12023): Found entity 1: soso_rom File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/soso_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file good_rom.v
    Info (12023): Found entity 1: good_rom File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/good_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file great_rom.v
    Info (12023): Found entity 1: great_rom File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/great_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file output_pixels.v
    Info (12023): Found entity 1: output_pixels File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/output_pixels.v Line: 3
Info (12127): Elaborating entity "cake_rain" for the top level hierarchy
Warning (10034): Output port "LEDR" at cake_rain.v(26) has no driver File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/cake_rain.v Line: 26
Info (12128): Elaborating entity "game_top" for hierarchy "game_top:game0" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/cake_rain.v Line: 68
Warning (10034): Output port "hex_sel" at game_server.v(13) has no driver File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_server.v Line: 13
Warning (10034): Output port "hex1" at game_server.v(14) has no driver File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_server.v Line: 14
Info (12128): Elaborating entity "game_server" for hierarchy "game_top:game0|game_server:game0" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_server.v Line: 104
Warning (10270): Verilog HDL Case Statement warning at game_server.v(464): incomplete case statement has no default case item File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_server.v Line: 464
Info (10264): Verilog HDL Case Statement information at game_server.v(464): all case item expressions in this case statement are onehot File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_server.v Line: 464
Warning (10034): Output port "hex1" at game_server.v(366) has no driver File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_server.v Line: 366
Info (12128): Elaborating entity "score_delay_counter" for hierarchy "game_top:game0|score_delay_counter:delay1" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_server.v Line: 111
Info (12128): Elaborating entity "recipe_render" for hierarchy "game_top:game0|recipe_render:recipe_render0" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_server.v Line: 121
Info (12128): Elaborating entity "rand_num_rom" for hierarchy "game_top:game0|recipe_render:recipe_render0|rand_num_rom:rand_recipe" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/recipe_render.v Line: 90
Info (12128): Elaborating entity "colourMux" for hierarchy "game_top:game0|recipe_render:recipe_render0|colourMux:layer_colour" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/recipe_render.v Line: 95
Info (12128): Elaborating entity "plate_render" for hierarchy "game_top:game0|plate_render:plate_render0" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_server.v Line: 133
Info (12128): Elaborating entity "plate_control" for hierarchy "game_top:game0|plate_render:plate_render0|plate_control:C0" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/plate_render.v Line: 28
Info (10264): Verilog HDL Case Statement information at plate_render.v(119): all case item expressions in this case statement are onehot File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/plate_render.v Line: 119
Info (12128): Elaborating entity "plate_data" for hierarchy "game_top:game0|plate_render:plate_render0|plate_data:D0" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/plate_render.v Line: 44
Warning (10240): Verilog HDL Always Construct warning at plate_render.v(220): inferring latch(es) for variable "x_out", which holds its previous value in one or more paths through the always construct File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/plate_render.v Line: 220
Warning (10240): Verilog HDL Always Construct warning at plate_render.v(220): inferring latch(es) for variable "y_out", which holds its previous value in one or more paths through the always construct File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/plate_render.v Line: 220
Info (10041): Inferred latch for "y_out[0]" at plate_render.v(220) File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/plate_render.v Line: 220
Info (10041): Inferred latch for "y_out[1]" at plate_render.v(220) File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/plate_render.v Line: 220
Info (10041): Inferred latch for "y_out[2]" at plate_render.v(220) File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/plate_render.v Line: 220
Info (10041): Inferred latch for "y_out[3]" at plate_render.v(220) File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/plate_render.v Line: 220
Info (10041): Inferred latch for "y_out[4]" at plate_render.v(220) File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/plate_render.v Line: 220
Info (10041): Inferred latch for "y_out[5]" at plate_render.v(220) File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/plate_render.v Line: 220
Info (10041): Inferred latch for "y_out[6]" at plate_render.v(220) File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/plate_render.v Line: 220
Info (10041): Inferred latch for "x_out[0]" at plate_render.v(220) File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/plate_render.v Line: 220
Info (10041): Inferred latch for "x_out[1]" at plate_render.v(220) File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/plate_render.v Line: 220
Info (10041): Inferred latch for "x_out[2]" at plate_render.v(220) File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/plate_render.v Line: 220
Info (10041): Inferred latch for "x_out[3]" at plate_render.v(220) File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/plate_render.v Line: 220
Info (10041): Inferred latch for "x_out[4]" at plate_render.v(220) File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/plate_render.v Line: 220
Info (10041): Inferred latch for "x_out[5]" at plate_render.v(220) File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/plate_render.v Line: 220
Info (10041): Inferred latch for "x_out[6]" at plate_render.v(220) File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/plate_render.v Line: 220
Info (10041): Inferred latch for "x_out[7]" at plate_render.v(220) File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/plate_render.v Line: 220
Info (12128): Elaborating entity "cherry_render" for hierarchy "game_top:game0|cherry_render:cherry_render0" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_server.v Line: 149
Info (12128): Elaborating entity "cherry_control" for hierarchy "game_top:game0|cherry_render:cherry_render0|cherry_control:che_control" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/cherry_render.v Line: 34
Info (10264): Verilog HDL Case Statement information at cherry_render.v(111): all case item expressions in this case statement are onehot File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/cherry_render.v Line: 111
Info (12128): Elaborating entity "draw_cherry" for hierarchy "game_top:game0|cherry_render:cherry_render0|draw_cherry:cherry_inst" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/cherry_render.v Line: 51
Warning (10036): Verilog HDL or VHDL warning at cherry_render.v(234): object "counter" assigned a value but never read File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/cherry_render.v Line: 234
Warning (10230): Verilog HDL assignment warning at cherry_render.v(238): truncated value with size 32 to match size of target (8) File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/cherry_render.v Line: 238
Info (12128): Elaborating entity "cherry_rom" for hierarchy "game_top:game0|cherry_render:cherry_render0|draw_cherry:cherry_inst|cherry_rom:cherry" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/cherry_render.v Line: 244
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_top:game0|cherry_render:cherry_render0|draw_cherry:cherry_inst|cherry_rom:cherry|altsyncram:altsyncram_component" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/cherry_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "game_top:game0|cherry_render:cherry_render0|draw_cherry:cherry_inst|cherry_rom:cherry|altsyncram:altsyncram_component" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/cherry_rom.v Line: 81
Info (12133): Instantiated megafunction "game_top:game0|cherry_render:cherry_render0|draw_cherry:cherry_inst|cherry_rom:cherry|altsyncram:altsyncram_component" with the following parameter: File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/cherry_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./final_project_images/cherry.colour.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g1j1.tdf
    Info (12023): Found entity 1: altsyncram_g1j1 File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/db/altsyncram_g1j1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_g1j1" for hierarchy "game_top:game0|cherry_render:cherry_render0|draw_cherry:cherry_inst|cherry_rom:cherry|altsyncram:altsyncram_component|altsyncram_g1j1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "cake_render" for hierarchy "game_top:game0|cake_render:cake1" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_server.v Line: 164
Info (12128): Elaborating entity "cake_layer_render" for hierarchy "game_top:game0|cake_render:cake1|cake_layer_render:render0" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/cake_render.v Line: 35
Warning (10270): Verilog HDL Case Statement warning at cake_render.v(107): incomplete case statement has no default case item File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/cake_render.v Line: 107
Info (10264): Verilog HDL Case Statement information at cake_render.v(107): all case item expressions in this case statement are onehot File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/cake_render.v Line: 107
Info (12128): Elaborating entity "draw_cake" for hierarchy "game_top:game0|cake_render:cake1|draw_cake:draw_cake_inst" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/cake_render.v Line: 52
Info (12128): Elaborating entity "sidebar" for hierarchy "game_top:game0|sidebar:sidebar0" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_server.v Line: 211
Info (12128): Elaborating entity "sidebar_control" for hierarchy "game_top:game0|sidebar:sidebar0|sidebar_control:C0" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/sidebar.v Line: 37
Info (12128): Elaborating entity "caught_cake_mod" for hierarchy "game_top:game0|sidebar:sidebar0|sidebar_control:C0|caught_cake_mod:cc1" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/sidebar.v Line: 80
Info (12128): Elaborating entity "is_cherry_mod" for hierarchy "game_top:game0|sidebar:sidebar0|sidebar_control:C0|is_cherry_mod:ic1" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/sidebar.v Line: 81
Info (12128): Elaborating entity "sidebar_data" for hierarchy "game_top:game0|sidebar:sidebar0|sidebar_data:D0" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/sidebar.v Line: 53
Info (12128): Elaborating entity "output_pixels" for hierarchy "game_top:game0|output_pixels:pixels" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_server.v Line: 252
Info (12128): Elaborating entity "erase_screen" for hierarchy "game_top:game0|erase_screen:erase0" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_server.v Line: 263
Warning (10230): Verilog HDL assignment warning at erase_screen.v(20): truncated value with size 32 to match size of target (16) File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/erase_screen.v Line: 20
Info (12128): Elaborating entity "background_rom" for hierarchy "game_top:game0|erase_screen:erase0|background_rom:background" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/erase_screen.v Line: 25
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_top:game0|erase_screen:erase0|background_rom:background|altsyncram:altsyncram_component" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/background_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "game_top:game0|erase_screen:erase0|background_rom:background|altsyncram:altsyncram_component" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/background_rom.v Line: 81
Info (12133): Instantiated megafunction "game_top:game0|erase_screen:erase0|background_rom:background|altsyncram:altsyncram_component" with the following parameter: File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/background_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "background.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rmg1.tdf
    Info (12023): Found entity 1: altsyncram_rmg1 File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/db/altsyncram_rmg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_rmg1" for hierarchy "game_top:game0|erase_screen:erase0|background_rom:background|altsyncram:altsyncram_component|altsyncram_rmg1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/db/decode_61a.tdf Line: 22
Info (12128): Elaborating entity "decode_61a" for hierarchy "game_top:game0|erase_screen:erase0|background_rom:background|altsyncram:altsyncram_component|altsyncram_rmg1:auto_generated|decode_61a:rden_decode" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/db/altsyncram_rmg1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/db/mux_ofb.tdf Line: 22
Info (12128): Elaborating entity "mux_ofb" for hierarchy "game_top:game0|erase_screen:erase0|background_rom:background|altsyncram:altsyncram_component|altsyncram_rmg1:auto_generated|mux_ofb:mux2" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/db/altsyncram_rmg1.tdf Line: 40
Info (12128): Elaborating entity "game_over" for hierarchy "game_top:game0|game_over:game_over0" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_server.v Line: 274
Warning (10230): Verilog HDL assignment warning at game_over.v(20): truncated value with size 32 to match size of target (16) File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_over.v Line: 20
Info (12128): Elaborating entity "game_over_rom" for hierarchy "game_top:game0|game_over:game_over0|game_over_rom:game_over0" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_over.v Line: 25
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_top:game0|game_over:game_over0|game_over_rom:game_over0|altsyncram:altsyncram_component" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_over_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "game_top:game0|game_over:game_over0|game_over_rom:game_over0|altsyncram:altsyncram_component" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_over_rom.v Line: 81
Info (12133): Instantiated megafunction "game_top:game0|game_over:game_over0|game_over_rom:game_over0|altsyncram:altsyncram_component" with the following parameter: File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_over_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./final_project_images/game_over.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hpi1.tdf
    Info (12023): Found entity 1: altsyncram_hpi1 File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/db/altsyncram_hpi1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_hpi1" for hierarchy "game_top:game0|game_over:game_over0|game_over_rom:game_over0|altsyncram:altsyncram_component|altsyncram_hpi1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "delay_counter" for hierarchy "game_top:game0|delay_counter:delay0" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_server.v Line: 281
Info (12128): Elaborating entity "frame_counter" for hierarchy "game_top:game0|frame_counter:frame" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_server.v Line: 288
Info (12128): Elaborating entity "catch_to_sidebar" for hierarchy "game_top:game0|catch_to_sidebar:catch0" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_server.v Line: 316
Info (12128): Elaborating entity "score" for hierarchy "game_top:game0|score:score0" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/game_server.v Line: 330
Warning (10230): Verilog HDL assignment warning at score.v(40): truncated value with size 32 to match size of target (16) File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/score.v Line: 40
Info (12128): Elaborating entity "score_result" for hierarchy "game_top:game0|score:score0|score_result:result0" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/score.v Line: 51
Warning (10240): Verilog HDL Always Construct warning at score.v(167): inferring latch(es) for variable "result_done", which holds its previous value in one or more paths through the always construct File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/score.v Line: 167
Info (10041): Inferred latch for "result_done" at score.v(174) File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/score.v Line: 174
Info (12128): Elaborating entity "order_calculation" for hierarchy "game_top:game0|score:score0|score_result:result0|order_calculation:o0" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/score.v Line: 215
Info (12128): Elaborating entity "perfecto_rom" for hierarchy "game_top:game0|score:score0|perfecto_rom:perfecto" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/score.v Line: 58
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_top:game0|score:score0|perfecto_rom:perfecto|altsyncram:altsyncram_component" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/perfecto_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "game_top:game0|score:score0|perfecto_rom:perfecto|altsyncram:altsyncram_component" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/perfecto_rom.v Line: 81
Info (12133): Instantiated megafunction "game_top:game0|score:score0|perfecto_rom:perfecto|altsyncram:altsyncram_component" with the following parameter: File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/perfecto_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../final_project_images/perfecto.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2oi1.tdf
    Info (12023): Found entity 1: altsyncram_2oi1 File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/db/altsyncram_2oi1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_2oi1" for hierarchy "game_top:game0|score:score0|perfecto_rom:perfecto|altsyncram:altsyncram_component|altsyncram_2oi1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "great_rom" for hierarchy "game_top:game0|score:score0|great_rom:great" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/score.v Line: 65
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_top:game0|score:score0|great_rom:great|altsyncram:altsyncram_component" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/great_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "game_top:game0|score:score0|great_rom:great|altsyncram:altsyncram_component" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/great_rom.v Line: 81
Info (12133): Instantiated megafunction "game_top:game0|score:score0|great_rom:great|altsyncram:altsyncram_component" with the following parameter: File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/great_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../final_project_images/great.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tdi1.tdf
    Info (12023): Found entity 1: altsyncram_tdi1 File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/db/altsyncram_tdi1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_tdi1" for hierarchy "game_top:game0|score:score0|great_rom:great|altsyncram:altsyncram_component|altsyncram_tdi1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "good_rom" for hierarchy "game_top:game0|score:score0|good_rom:good" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/score.v Line: 71
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_top:game0|score:score0|good_rom:good|altsyncram:altsyncram_component" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/good_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "game_top:game0|score:score0|good_rom:good|altsyncram:altsyncram_component" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/good_rom.v Line: 81
Info (12133): Instantiated megafunction "game_top:game0|score:score0|good_rom:good|altsyncram:altsyncram_component" with the following parameter: File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/good_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../final_project_images/good.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jai1.tdf
    Info (12023): Found entity 1: altsyncram_jai1 File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/db/altsyncram_jai1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_jai1" for hierarchy "game_top:game0|score:score0|good_rom:good|altsyncram:altsyncram_component|altsyncram_jai1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soso_rom" for hierarchy "game_top:game0|score:score0|soso_rom:soso" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/score.v Line: 77
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_top:game0|score:score0|soso_rom:soso|altsyncram:altsyncram_component" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/soso_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "game_top:game0|score:score0|soso_rom:soso|altsyncram:altsyncram_component" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/soso_rom.v Line: 81
Info (12133): Instantiated megafunction "game_top:game0|score:score0|soso_rom:soso|altsyncram:altsyncram_component" with the following parameter: File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/soso_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../final_project_images/soso.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ebi1.tdf
    Info (12023): Found entity 1: altsyncram_ebi1 File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/db/altsyncram_ebi1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_ebi1" for hierarchy "game_top:game0|score:score0|soso_rom:soso|altsyncram:altsyncram_component|altsyncram_ebi1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:H0" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/cake_rain.v Line: 74
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/cake_rain.v Line: 140
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "start_screen.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6vm1.tdf
    Info (12023): Found entity 1: altsyncram_6vm1 File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/db/altsyncram_6vm1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_6vm1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6vm1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6vm1:auto_generated|decode_7la:decode2" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/db/altsyncram_6vm1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6vm1:auto_generated|decode_01a:rden_decode_b" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/db/altsyncram_6vm1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/db/mux_ifb.tdf Line: 22
Info (12128): Elaborating entity "mux_ifb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6vm1:auto_generated|mux_ifb:mux3" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/db/altsyncram_6vm1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/vga_adapter.v Line: 262
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/output_files/cake_rain.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 402 warnings
    Info: Peak virtual memory: 4842 megabytes
    Info: Processing ended: Sun Dec 02 18:58:03 2018
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:35


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in D:/ECE241_FINAL_VERSION/ECE241_FinalProjectnov27/output_files/cake_rain.map.smsg.


