<?xml version="1.0" encoding="UTF-8"?>
<!--
 Copyright (C) [2020] Futurewei Technologies, Inc.

 FORCE-RISCV is licensed under the Apache License, Version 2.0 (the "License");
  you may not use this file except in compliance with the License.
  You may obtain a copy of the License at

  http://www.apache.org/licenses/LICENSE-2.0

 THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER
 EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY OR
 FIT FOR A PARTICULAR PURPOSE.
 See the License for the specific language governing permissions and
 limitations under the License.
-->
<instruction_file>
  <I name="C.SRAI" isa="RISCV" group="General" extension="RV32C">
    <O name="const_bits" type="Constant" bits="15-13,11-10,1-0" value="1000101"/>
    <O name="rd'" type="GPR" bits="9-7" access="ReadWrite" choices="Prime GPRs" class="CompressedRegisterOperandRISCV"/>
    <O name="shamt" type="Immediate" bits="12,6-2" class="ImmediateExcludeOperand" exclude="0"/>
    <asm format="C.SRAI %s, %s" op1="rd'" op2="shamt"/>
  </I>
  <I name="C.SRLI" isa="RISCV" group="General" extension="RV32C">
    <O name="const_bits" type="Constant" bits="15-13,11-10,1-0" value="1000001"/>
    <O name="rd'" type="GPR" bits="9-7" access="ReadWrite" choices="Prime GPRs" class="CompressedRegisterOperandRISCV"/>
    <O name="shamt" type="Immediate" bits="12,6-2" class="ImmediateExcludeOperand" exclude="0"/>
    <asm format="C.SRLI %s, %s" op1="rd'" op2="shamt"/>
  </I>
</instruction_file>
