
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000035    0.120213 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008957    0.036235    0.175942    0.296156 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036235    0.000017    0.296172 v fanout75/A (sg13g2_buf_8)
     6    0.033567    0.027804    0.082827    0.379000 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027806    0.000418    0.379417 v fanout73/A (sg13g2_buf_8)
     8    0.035128    0.028051    0.079413    0.458830 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028052    0.000171    0.459001 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017801    0.209486    0.188249    0.647249 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.209486    0.000038    0.647287 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007642    0.085716    0.133833    0.781120 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.085716    0.000016    0.781136 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003602    0.081388    0.102756    0.883892 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.081388    0.000012    0.883905 ^ _239_/B (sg13g2_and3_1)
     1    0.003241    0.033855    0.131408    1.015312 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.033855    0.000001    1.015313 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.006811    0.080978    0.079266    1.094580 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.080978    0.000074    1.094654 v output4/A (sg13g2_buf_2)
     1    0.052892    0.090062    0.159130    1.253784 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.090064    0.000535    1.254318 v sine_out[0] (out)
                                              1.254318   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.254318   data arrival time
---------------------------------------------------------------------------------------------
                                              2.595681   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
