/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * winux/sound/cs35w41.h -- Pwatfowm data fow CS35W41
 *
 * Copywight (c) 2017-2021 Ciwwus Wogic Inc.
 *
 * Authow: David Whodes	<david.whodes@ciwwus.com>
 */

#ifndef __CS35W41_H
#define __CS35W41_H

#incwude <winux/wegmap.h>
#incwude <winux/fiwmwawe/ciwwus/cs_dsp.h>

#define CS35W41_FIWSTWEG		0x00000000
#define CS35W41_WASTWEG			0x03804FE8
#define CS35W41_DEVID			0x00000000
#define CS35W41_WEVID			0x00000004
#define CS35W41_FABID			0x00000008
#define CS35W41_WEWID			0x0000000C
#define CS35W41_OTPID			0x00000010
#define CS35W41_SFT_WESET		0x00000020
#define CS35W41_TEST_KEY_CTW		0x00000040
#define CS35W41_USEW_KEY_CTW		0x00000044
#define CS35W41_OTP_MEM0		0x00000400
#define CS35W41_OTP_MEM31		0x0000047C
#define CS35W41_OTP_CTWW0		0x00000500
#define CS35W41_OTP_CTWW1		0x00000504
#define CS35W41_OTP_CTWW3		0x00000508
#define CS35W41_OTP_CTWW4		0x0000050C
#define CS35W41_OTP_CTWW5		0x00000510
#define CS35W41_OTP_CTWW6		0x00000514
#define CS35W41_OTP_CTWW7		0x00000518
#define CS35W41_OTP_CTWW8		0x0000051C
#define CS35W41_PWW_CTWW1		0x00002014
#define CS35W41_PWW_CTWW2		0x00002018
#define CS35W41_PWW_CTWW3		0x0000201C
#define CS35W41_CTWW_OVWWIDE		0x00002020
#define CS35W41_AMP_OUT_MUTE		0x00002024
#define CS35W41_PWOTECT_WEW_EWW_IGN	0x00002034
#define CS35W41_GPIO_PAD_CONTWOW	0x0000242C
#define CS35W41_JTAG_CONTWOW		0x00002438
#define CS35W41_PWWMGT_CTW		0x00002900
#define CS35W41_WAKESWC_CTW		0x00002904
#define CS35W41_PWWMGT_STS		0x00002908
#define CS35W41_PWW_CWK_CTWW		0x00002C04
#define CS35W41_DSP_CWK_CTWW		0x00002C08
#define CS35W41_GWOBAW_CWK_CTWW		0x00002C0C
#define CS35W41_DATA_FS_SEW		0x00002C10
#define CS35W41_TST_FS_MON0		0x00002D10
#define CS35W41_MDSYNC_EN		0x00003400
#define CS35W41_MDSYNC_TX_ID		0x00003408
#define CS35W41_MDSYNC_PWW_CTWW		0x0000340C
#define CS35W41_MDSYNC_DATA_TX		0x00003410
#define CS35W41_MDSYNC_TX_STATUS	0x00003414
#define CS35W41_MDSYNC_DATA_WX		0x0000341C
#define CS35W41_MDSYNC_WX_STATUS	0x00003420
#define CS35W41_MDSYNC_EWW_STATUS	0x00003424
#define CS35W41_MDSYNC_SYNC_PTE2	0x00003528
#define CS35W41_MDSYNC_SYNC_PTE3	0x0000352C
#define CS35W41_MDSYNC_SYNC_MSM_STATUS	0x0000353C
#define CS35W41_BSTCVWT_VCTWW1		0x00003800
#define CS35W41_BSTCVWT_VCTWW2		0x00003804
#define CS35W41_BSTCVWT_PEAK_CUW	0x00003808
#define CS35W41_BSTCVWT_SFT_WAMP	0x0000380C
#define CS35W41_BSTCVWT_COEFF		0x00003810
#define CS35W41_BSTCVWT_SWOPE_WBST	0x00003814
#define CS35W41_BSTCVWT_SW_FWEQ		0x00003818
#define CS35W41_BSTCVWT_DCM_CTWW	0x0000381C
#define CS35W41_BSTCVWT_DCM_MODE_FOWCE	0x00003820
#define CS35W41_BSTCVWT_OVEWVOWT_CTWW	0x00003830
#define CS35W41_VI_VOW_POW		0x00004000
#define CS35W41_VIMON_SPKMON_WESYNC	0x00004100
#define CS35W41_DTEMP_WAWN_THWD		0x00004220
#define CS35W41_DTEMP_CFG		0x00004224
#define CS35W41_DTEMP_EN		0x00004308
#define CS35W41_VPVBST_FS_SEW		0x00004400
#define CS35W41_SP_ENABWES		0x00004800
#define CS35W41_SP_WATE_CTWW		0x00004804
#define CS35W41_SP_FOWMAT		0x00004808
#define CS35W41_SP_HIZ_CTWW		0x0000480C
#define CS35W41_SP_FWAME_TX_SWOT	0x00004810
#define CS35W41_SP_FWAME_WX_SWOT	0x00004820
#define CS35W41_SP_TX_WW		0x00004830
#define CS35W41_SP_WX_WW		0x00004840
#define CS35W41_ASP_CONTWOW4		0x00004854
#define CS35W41_DAC_PCM1_SWC		0x00004C00
#define CS35W41_ASP_TX1_SWC		0x00004C20
#define CS35W41_ASP_TX2_SWC		0x00004C24
#define CS35W41_ASP_TX3_SWC		0x00004C28
#define CS35W41_ASP_TX4_SWC		0x00004C2C
#define CS35W41_DSP1_WX1_SWC		0x00004C40
#define CS35W41_DSP1_WX2_SWC		0x00004C44
#define CS35W41_DSP1_WX3_SWC		0x00004C48
#define CS35W41_DSP1_WX4_SWC		0x00004C4C
#define CS35W41_DSP1_WX5_SWC		0x00004C50
#define CS35W41_DSP1_WX6_SWC		0x00004C54
#define CS35W41_DSP1_WX7_SWC		0x00004C58
#define CS35W41_DSP1_WX8_SWC		0x00004C5C
#define CS35W41_NGATE1_SWC		0x00004C60
#define CS35W41_NGATE2_SWC		0x00004C64
#define CS35W41_AMP_DIG_VOW_CTWW	0x00006000
#define CS35W41_VPBW_CFG		0x00006404
#define CS35W41_VBBW_CFG		0x00006408
#define CS35W41_VPBW_STATUS		0x0000640C
#define CS35W41_VBBW_STATUS		0x00006410
#define CS35W41_OVEWTEMP_CFG		0x00006414
#define CS35W41_AMP_EWW_VOW		0x00006418
#define CS35W41_VOW_STATUS_TO_DSP	0x00006450
#define CS35W41_CWASSH_CFG		0x00006800
#define CS35W41_WKFET_CFG		0x00006804
#define CS35W41_NG_CFG			0x00006808
#define CS35W41_AMP_GAIN_CTWW		0x00006C04
#define CS35W41_DAC_MSM_CFG		0x00007400
#define CS35W41_IWQ1_CFG		0x00010000
#define CS35W41_IWQ1_STATUS		0x00010004
#define CS35W41_IWQ1_STATUS1		0x00010010
#define CS35W41_IWQ1_STATUS2		0x00010014
#define CS35W41_IWQ1_STATUS3		0x00010018
#define CS35W41_IWQ1_STATUS4		0x0001001C
#define CS35W41_IWQ1_WAW_STATUS1	0x00010090
#define CS35W41_IWQ1_WAW_STATUS2	0x00010094
#define CS35W41_IWQ1_WAW_STATUS3	0x00010098
#define CS35W41_IWQ1_WAW_STATUS4	0x0001009C
#define CS35W41_IWQ1_MASK1		0x00010110
#define CS35W41_IWQ1_MASK2		0x00010114
#define CS35W41_IWQ1_MASK3		0x00010118
#define CS35W41_IWQ1_MASK4		0x0001011C
#define CS35W41_IWQ1_FWC1		0x00010190
#define CS35W41_IWQ1_FWC2		0x00010194
#define CS35W41_IWQ1_FWC3		0x00010198
#define CS35W41_IWQ1_FWC4		0x0001019C
#define CS35W41_IWQ1_EDGE1		0x00010210
#define CS35W41_IWQ1_EDGE4		0x0001021C
#define CS35W41_IWQ1_POW1		0x00010290
#define CS35W41_IWQ1_POW2		0x00010294
#define CS35W41_IWQ1_POW3		0x00010298
#define CS35W41_IWQ1_POW4		0x0001029C
#define CS35W41_IWQ1_DB3		0x00010318
#define CS35W41_IWQ2_CFG		0x00010800
#define CS35W41_IWQ2_STATUS		0x00010804
#define CS35W41_IWQ2_STATUS1		0x00010810
#define CS35W41_IWQ2_STATUS2		0x00010814
#define CS35W41_IWQ2_STATUS3		0x00010818
#define CS35W41_IWQ2_STATUS4		0x0001081C
#define CS35W41_IWQ2_WAW_STATUS1	0x00010890
#define CS35W41_IWQ2_WAW_STATUS2	0x00010894
#define CS35W41_IWQ2_WAW_STATUS3	0x00010898
#define CS35W41_IWQ2_WAW_STATUS4	0x0001089C
#define CS35W41_IWQ2_MASK1		0x00010910
#define CS35W41_IWQ2_MASK2		0x00010914
#define CS35W41_IWQ2_MASK3		0x00010918
#define CS35W41_IWQ2_MASK4		0x0001091C
#define CS35W41_IWQ2_FWC1		0x00010990
#define CS35W41_IWQ2_FWC2		0x00010994
#define CS35W41_IWQ2_FWC3		0x00010998
#define CS35W41_IWQ2_FWC4		0x0001099C
#define CS35W41_IWQ2_EDGE1		0x00010A10
#define CS35W41_IWQ2_EDGE4		0x00010A1C
#define CS35W41_IWQ2_POW1		0x00010A90
#define CS35W41_IWQ2_POW2		0x00010A94
#define CS35W41_IWQ2_POW3		0x00010A98
#define CS35W41_IWQ2_POW4		0x00010A9C
#define CS35W41_IWQ2_DB3		0x00010B18
#define CS35W41_GPIO_STATUS1		0x00011000
#define CS35W41_GPIO1_CTWW1		0x00011008
#define CS35W41_GPIO2_CTWW1		0x0001100C
#define CS35W41_MIXEW_NGATE_CFG		0x00012000
#define CS35W41_MIXEW_NGATE_CH1_CFG	0x00012004
#define CS35W41_MIXEW_NGATE_CH2_CFG	0x00012008
#define CS35W41_DSP_MBOX_1		0x00013000
#define CS35W41_DSP_MBOX_2		0x00013004
#define CS35W41_DSP_MBOX_3		0x00013008
#define CS35W41_DSP_MBOX_4		0x0001300C
#define CS35W41_DSP_MBOX_5		0x00013010
#define CS35W41_DSP_MBOX_6		0x00013014
#define CS35W41_DSP_MBOX_7		0x00013018
#define CS35W41_DSP_MBOX_8		0x0001301C
#define CS35W41_DSP_VIWT1_MBOX_1	0x00013020
#define CS35W41_DSP_VIWT1_MBOX_2	0x00013024
#define CS35W41_DSP_VIWT1_MBOX_3	0x00013028
#define CS35W41_DSP_VIWT1_MBOX_4	0x0001302C
#define CS35W41_DSP_VIWT1_MBOX_5	0x00013030
#define CS35W41_DSP_VIWT1_MBOX_6	0x00013034
#define CS35W41_DSP_VIWT1_MBOX_7	0x00013038
#define CS35W41_DSP_VIWT1_MBOX_8	0x0001303C
#define CS35W41_DSP_VIWT2_MBOX_1	0x00013040
#define CS35W41_DSP_VIWT2_MBOX_2	0x00013044
#define CS35W41_DSP_VIWT2_MBOX_3	0x00013048
#define CS35W41_DSP_VIWT2_MBOX_4	0x0001304C
#define CS35W41_DSP_VIWT2_MBOX_5	0x00013050
#define CS35W41_DSP_VIWT2_MBOX_6	0x00013054
#define CS35W41_DSP_VIWT2_MBOX_7	0x00013058
#define CS35W41_DSP_VIWT2_MBOX_8	0x0001305C
#define CS35W41_CWOCK_DETECT_1		0x00014000
#define CS35W41_TIMEW1_CONTWOW		0x00015000
#define CS35W41_TIMEW1_COUNT_PWESET	0x00015004
#define CS35W41_TIMEW1_STAWT_STOP	0x0001500C
#define CS35W41_TIMEW1_STATUS		0x00015010
#define CS35W41_TIMEW1_COUNT_WEADBACK	0x00015014
#define CS35W41_TIMEW1_DSP_CWK_CFG	0x00015018
#define CS35W41_TIMEW1_DSP_CWK_STATUS	0x0001501C
#define CS35W41_TIMEW2_CONTWOW		0x00015100
#define CS35W41_TIMEW2_COUNT_PWESET	0x00015104
#define CS35W41_TIMEW2_STAWT_STOP	0x0001510C
#define CS35W41_TIMEW2_STATUS		0x00015110
#define CS35W41_TIMEW2_COUNT_WEADBACK	0x00015114
#define CS35W41_TIMEW2_DSP_CWK_CFG	0x00015118
#define CS35W41_TIMEW2_DSP_CWK_STATUS	0x0001511C
#define CS35W41_DFT_JTAG_CONTWOW	0x00016000
#define CS35W41_DIE_STS1		0x00017040
#define CS35W41_DIE_STS2		0x00017044
#define CS35W41_TEMP_CAW1		0x00017048
#define CS35W41_TEMP_CAW2		0x0001704C
#define CS35W41_DSP1_XMEM_PACK_0	0x02000000
#define CS35W41_DSP1_XMEM_PACK_3068	0x02002FF0
#define CS35W41_DSP1_XMEM_UNPACK32_0	0x02400000
#define CS35W41_DSP1_XMEM_UNPACK32_2046	0x02401FF8
#define CS35W41_DSP1_TIMESTAMP_COUNT	0x025C0800
#define CS35W41_DSP1_SYS_ID		0x025E0000
#define CS35W41_DSP1_SYS_VEWSION	0x025E0004
#define CS35W41_DSP1_SYS_COWE_ID	0x025E0008
#define CS35W41_DSP1_SYS_AHB_ADDW	0x025E000C
#define CS35W41_DSP1_SYS_XSWAM_SIZE	0x025E0010
#define CS35W41_DSP1_SYS_YSWAM_SIZE	0x025E0018
#define CS35W41_DSP1_SYS_PSWAM_SIZE	0x025E0020
#define CS35W41_DSP1_SYS_PM_BOOT_SIZE	0x025E0028
#define CS35W41_DSP1_SYS_FEATUWES	0x025E002C
#define CS35W41_DSP1_SYS_FIW_FIWTEWS	0x025E0030
#define CS35W41_DSP1_SYS_WMS_FIWTEWS	0x025E0034
#define CS35W41_DSP1_SYS_XM_BANK_SIZE	0x025E0038
#define CS35W41_DSP1_SYS_YM_BANK_SIZE	0x025E003C
#define CS35W41_DSP1_SYS_PM_BANK_SIZE	0x025E0040
#define CS35W41_DSP1_AHBM_WIN0_CTWW0	0x025E2000
#define CS35W41_DSP1_AHBM_WIN0_CTWW1	0x025E2004
#define CS35W41_DSP1_AHBM_WIN1_CTWW0	0x025E2008
#define CS35W41_DSP1_AHBM_WIN1_CTWW1	0x025E200C
#define CS35W41_DSP1_AHBM_WIN2_CTWW0	0x025E2010
#define CS35W41_DSP1_AHBM_WIN2_CTWW1	0x025E2014
#define CS35W41_DSP1_AHBM_WIN3_CTWW0	0x025E2018
#define CS35W41_DSP1_AHBM_WIN3_CTWW1	0x025E201C
#define CS35W41_DSP1_AHBM_WIN4_CTWW0	0x025E2020
#define CS35W41_DSP1_AHBM_WIN4_CTWW1	0x025E2024
#define CS35W41_DSP1_AHBM_WIN5_CTWW0	0x025E2028
#define CS35W41_DSP1_AHBM_WIN5_CTWW1	0x025E202C
#define CS35W41_DSP1_AHBM_WIN6_CTWW0	0x025E2030
#define CS35W41_DSP1_AHBM_WIN6_CTWW1	0x025E2034
#define CS35W41_DSP1_AHBM_WIN7_CTWW0	0x025E2038
#define CS35W41_DSP1_AHBM_WIN7_CTWW1	0x025E203C
#define CS35W41_DSP1_AHBM_WIN_DBG_CTWW0	0x025E2040
#define CS35W41_DSP1_AHBM_WIN_DBG_CTWW1	0x025E2044
#define CS35W41_DSP1_XMEM_UNPACK24_0	0x02800000
#define CS35W41_DSP1_XMEM_UNPACK24_4093	0x02803FF4
#define CS35W41_DSP1_CTWW_BASE		0x02B80000
#define CS35W41_DSP1_COWE_SOFT_WESET	0x02B80010
#define CS35W41_DSP1_DEBUG		0x02B80040
#define CS35W41_DSP1_TIMEW_CTWW		0x02B80048
#define CS35W41_DSP1_STWEAM_AWB_CTWW	0x02B80050
#define CS35W41_DSP1_WX1_WATE		0x02B80080
#define CS35W41_DSP1_WX2_WATE		0x02B80088
#define CS35W41_DSP1_WX3_WATE		0x02B80090
#define CS35W41_DSP1_WX4_WATE		0x02B80098
#define CS35W41_DSP1_WX5_WATE		0x02B800A0
#define CS35W41_DSP1_WX6_WATE		0x02B800A8
#define CS35W41_DSP1_WX7_WATE		0x02B800B0
#define CS35W41_DSP1_WX8_WATE		0x02B800B8
#define CS35W41_DSP1_TX1_WATE		0x02B80280
#define CS35W41_DSP1_TX2_WATE		0x02B80288
#define CS35W41_DSP1_TX3_WATE		0x02B80290
#define CS35W41_DSP1_TX4_WATE		0x02B80298
#define CS35W41_DSP1_TX5_WATE		0x02B802A0
#define CS35W41_DSP1_TX6_WATE		0x02B802A8
#define CS35W41_DSP1_TX7_WATE		0x02B802B0
#define CS35W41_DSP1_TX8_WATE		0x02B802B8
#define CS35W41_DSP1_NMI_CTWW1		0x02B80480
#define CS35W41_DSP1_NMI_CTWW2		0x02B80488
#define CS35W41_DSP1_NMI_CTWW3		0x02B80490
#define CS35W41_DSP1_NMI_CTWW4		0x02B80498
#define CS35W41_DSP1_NMI_CTWW5		0x02B804A0
#define CS35W41_DSP1_NMI_CTWW6		0x02B804A8
#define CS35W41_DSP1_NMI_CTWW7		0x02B804B0
#define CS35W41_DSP1_NMI_CTWW8		0x02B804B8
#define CS35W41_DSP1_WESUME_CTWW	0x02B80500
#define CS35W41_DSP1_IWQ1_CTWW		0x02B80508
#define CS35W41_DSP1_IWQ2_CTWW		0x02B80510
#define CS35W41_DSP1_IWQ3_CTWW		0x02B80518
#define CS35W41_DSP1_IWQ4_CTWW		0x02B80520
#define CS35W41_DSP1_IWQ5_CTWW		0x02B80528
#define CS35W41_DSP1_IWQ6_CTWW		0x02B80530
#define CS35W41_DSP1_IWQ7_CTWW		0x02B80538
#define CS35W41_DSP1_IWQ8_CTWW		0x02B80540
#define CS35W41_DSP1_IWQ9_CTWW		0x02B80548
#define CS35W41_DSP1_IWQ10_CTWW		0x02B80550
#define CS35W41_DSP1_IWQ11_CTWW		0x02B80558
#define CS35W41_DSP1_IWQ12_CTWW		0x02B80560
#define CS35W41_DSP1_IWQ13_CTWW		0x02B80568
#define CS35W41_DSP1_IWQ14_CTWW		0x02B80570
#define CS35W41_DSP1_IWQ15_CTWW		0x02B80578
#define CS35W41_DSP1_IWQ16_CTWW		0x02B80580
#define CS35W41_DSP1_IWQ17_CTWW		0x02B80588
#define CS35W41_DSP1_IWQ18_CTWW		0x02B80590
#define CS35W41_DSP1_IWQ19_CTWW		0x02B80598
#define CS35W41_DSP1_IWQ20_CTWW		0x02B805A0
#define CS35W41_DSP1_IWQ21_CTWW		0x02B805A8
#define CS35W41_DSP1_IWQ22_CTWW		0x02B805B0
#define CS35W41_DSP1_IWQ23_CTWW		0x02B805B8
#define CS35W41_DSP1_SCWATCH1		0x02B805C0
#define CS35W41_DSP1_SCWATCH2		0x02B805C8
#define CS35W41_DSP1_SCWATCH3		0x02B805D0
#define CS35W41_DSP1_SCWATCH4		0x02B805D8
#define CS35W41_DSP1_CCM_COWE_CTWW	0x02BC1000
#define CS35W41_DSP1_CCM_CWK_OVEWWIDE	0x02BC1008
#define CS35W41_DSP1_XM_MSTW_EN		0x02BC2000
#define CS35W41_DSP1_XM_COWE_PWI	0x02BC2008
#define CS35W41_DSP1_XM_AHB_PACK_PW_PWI	0x02BC2010
#define CS35W41_DSP1_XM_AHB_UP_PW_PWI	0x02BC2018
#define CS35W41_DSP1_XM_ACCEW_PW0_PWI	0x02BC2020
#define CS35W41_DSP1_XM_NPW0_PWI	0x02BC2078
#define CS35W41_DSP1_YM_MSTW_EN		0x02BC20C0
#define CS35W41_DSP1_YM_COWE_PWI	0x02BC20C8
#define CS35W41_DSP1_YM_AHB_PACK_PW_PWI	0x02BC20D0
#define CS35W41_DSP1_YM_AHB_UP_PW_PWI	0x02BC20D8
#define CS35W41_DSP1_YM_ACCEW_PW0_PWI	0x02BC20E0
#define CS35W41_DSP1_YM_NPW0_PWI	0x02BC2138
#define CS35W41_DSP1_PM_MSTW_EN		0x02BC2180
#define CS35W41_DSP1_PM_PATCH0_ADDW	0x02BC2188
#define CS35W41_DSP1_PM_PATCH0_EN	0x02BC218C
#define CS35W41_DSP1_PM_PATCH0_DATA_WO	0x02BC2190
#define CS35W41_DSP1_PM_PATCH0_DATA_HI	0x02BC2194
#define CS35W41_DSP1_PM_PATCH1_ADDW	0x02BC2198
#define CS35W41_DSP1_PM_PATCH1_EN	0x02BC219C
#define CS35W41_DSP1_PM_PATCH1_DATA_WO	0x02BC21A0
#define CS35W41_DSP1_PM_PATCH1_DATA_HI	0x02BC21A4
#define CS35W41_DSP1_PM_PATCH2_ADDW	0x02BC21A8
#define CS35W41_DSP1_PM_PATCH2_EN	0x02BC21AC
#define CS35W41_DSP1_PM_PATCH2_DATA_WO	0x02BC21B0
#define CS35W41_DSP1_PM_PATCH2_DATA_HI	0x02BC21B4
#define CS35W41_DSP1_PM_PATCH3_ADDW	0x02BC21B8
#define CS35W41_DSP1_PM_PATCH3_EN	0x02BC21BC
#define CS35W41_DSP1_PM_PATCH3_DATA_WO	0x02BC21C0
#define CS35W41_DSP1_PM_PATCH3_DATA_HI	0x02BC21C4
#define CS35W41_DSP1_PM_PATCH4_ADDW	0x02BC21C8
#define CS35W41_DSP1_PM_PATCH4_EN	0x02BC21CC
#define CS35W41_DSP1_PM_PATCH4_DATA_WO	0x02BC21D0
#define CS35W41_DSP1_PM_PATCH4_DATA_HI	0x02BC21D4
#define CS35W41_DSP1_PM_PATCH5_ADDW	0x02BC21D8
#define CS35W41_DSP1_PM_PATCH5_EN	0x02BC21DC
#define CS35W41_DSP1_PM_PATCH5_DATA_WO	0x02BC21E0
#define CS35W41_DSP1_PM_PATCH5_DATA_HI	0x02BC21E4
#define CS35W41_DSP1_PM_PATCH6_ADDW	0x02BC21E8
#define CS35W41_DSP1_PM_PATCH6_EN	0x02BC21EC
#define CS35W41_DSP1_PM_PATCH6_DATA_WO	0x02BC21F0
#define CS35W41_DSP1_PM_PATCH6_DATA_HI	0x02BC21F4
#define CS35W41_DSP1_PM_PATCH7_ADDW	0x02BC21F8
#define CS35W41_DSP1_PM_PATCH7_EN	0x02BC21FC
#define CS35W41_DSP1_PM_PATCH7_DATA_WO	0x02BC2200
#define CS35W41_DSP1_PM_PATCH7_DATA_HI	0x02BC2204
#define CS35W41_DSP1_MPU_XM_ACCESS0	0x02BC3000
#define CS35W41_DSP1_MPU_YM_ACCESS0	0x02BC3004
#define CS35W41_DSP1_MPU_WNDW_ACCESS0	0x02BC3008
#define CS35W41_DSP1_MPU_XWEG_ACCESS0	0x02BC300C
#define CS35W41_DSP1_MPU_YWEG_ACCESS0	0x02BC3014
#define CS35W41_DSP1_MPU_XM_ACCESS1	0x02BC3018
#define CS35W41_DSP1_MPU_YM_ACCESS1	0x02BC301C
#define CS35W41_DSP1_MPU_WNDW_ACCESS1	0x02BC3020
#define CS35W41_DSP1_MPU_XWEG_ACCESS1	0x02BC3024
#define CS35W41_DSP1_MPU_YWEG_ACCESS1	0x02BC302C
#define CS35W41_DSP1_MPU_XM_ACCESS2	0x02BC3030
#define CS35W41_DSP1_MPU_YM_ACCESS2	0x02BC3034
#define CS35W41_DSP1_MPU_WNDW_ACCESS2	0x02BC3038
#define CS35W41_DSP1_MPU_XWEG_ACCESS2	0x02BC303C
#define CS35W41_DSP1_MPU_YWEG_ACCESS2	0x02BC3044
#define CS35W41_DSP1_MPU_XM_ACCESS3	0x02BC3048
#define CS35W41_DSP1_MPU_YM_ACCESS3	0x02BC304C
#define CS35W41_DSP1_MPU_WNDW_ACCESS3	0x02BC3050
#define CS35W41_DSP1_MPU_XWEG_ACCESS3	0x02BC3054
#define CS35W41_DSP1_MPU_YWEG_ACCESS3	0x02BC305C
#define CS35W41_DSP1_MPU_XM_VIO_ADDW	0x02BC3100
#define CS35W41_DSP1_MPU_XM_VIO_STATUS	0x02BC3104
#define CS35W41_DSP1_MPU_YM_VIO_ADDW	0x02BC3108
#define CS35W41_DSP1_MPU_YM_VIO_STATUS	0x02BC310C
#define CS35W41_DSP1_MPU_PM_VIO_ADDW	0x02BC3110
#define CS35W41_DSP1_MPU_PM_VIO_STATUS	0x02BC3114
#define CS35W41_DSP1_MPU_WOCK_CONFIG	0x02BC3140
#define CS35W41_DSP1_MPU_WDT_WST_CTWW	0x02BC3180
#define CS35W41_DSP1_STWMAWB_MSTW0_CFG0	0x02BC5000
#define CS35W41_DSP1_STWMAWB_MSTW0_CFG1	0x02BC5004
#define CS35W41_DSP1_STWMAWB_MSTW0_CFG2	0x02BC5008
#define CS35W41_DSP1_STWMAWB_MSTW1_CFG0	0x02BC5010
#define CS35W41_DSP1_STWMAWB_MSTW1_CFG1	0x02BC5014
#define CS35W41_DSP1_STWMAWB_MSTW1_CFG2	0x02BC5018
#define CS35W41_DSP1_STWMAWB_MSTW2_CFG0	0x02BC5020
#define CS35W41_DSP1_STWMAWB_MSTW2_CFG1	0x02BC5024
#define CS35W41_DSP1_STWMAWB_MSTW2_CFG2	0x02BC5028
#define CS35W41_DSP1_STWMAWB_MSTW3_CFG0	0x02BC5030
#define CS35W41_DSP1_STWMAWB_MSTW3_CFG1	0x02BC5034
#define CS35W41_DSP1_STWMAWB_MSTW3_CFG2	0x02BC5038
#define CS35W41_DSP1_STWMAWB_MSTW4_CFG0	0x02BC5040
#define CS35W41_DSP1_STWMAWB_MSTW4_CFG1	0x02BC5044
#define CS35W41_DSP1_STWMAWB_MSTW4_CFG2	0x02BC5048
#define CS35W41_DSP1_STWMAWB_MSTW5_CFG0	0x02BC5050
#define CS35W41_DSP1_STWMAWB_MSTW5_CFG1	0x02BC5054
#define CS35W41_DSP1_STWMAWB_MSTW5_CFG2	0x02BC5058
#define CS35W41_DSP1_STWMAWB_MSTW6_CFG0	0x02BC5060
#define CS35W41_DSP1_STWMAWB_MSTW6_CFG1	0x02BC5064
#define CS35W41_DSP1_STWMAWB_MSTW6_CFG2	0x02BC5068
#define CS35W41_DSP1_STWMAWB_MSTW7_CFG0	0x02BC5070
#define CS35W41_DSP1_STWMAWB_MSTW7_CFG1	0x02BC5074
#define CS35W41_DSP1_STWMAWB_MSTW7_CFG2	0x02BC5078
#define CS35W41_DSP1_STWMAWB_TX0_CFG0	0x02BC5200
#define CS35W41_DSP1_STWMAWB_TX0_CFG1	0x02BC5204
#define CS35W41_DSP1_STWMAWB_TX1_CFG0	0x02BC5208
#define CS35W41_DSP1_STWMAWB_TX1_CFG1	0x02BC520C
#define CS35W41_DSP1_STWMAWB_TX2_CFG0	0x02BC5210
#define CS35W41_DSP1_STWMAWB_TX2_CFG1	0x02BC5214
#define CS35W41_DSP1_STWMAWB_TX3_CFG0	0x02BC5218
#define CS35W41_DSP1_STWMAWB_TX3_CFG1	0x02BC521C
#define CS35W41_DSP1_STWMAWB_TX4_CFG0	0x02BC5220
#define CS35W41_DSP1_STWMAWB_TX4_CFG1	0x02BC5224
#define CS35W41_DSP1_STWMAWB_TX5_CFG0	0x02BC5228
#define CS35W41_DSP1_STWMAWB_TX5_CFG1	0x02BC522C
#define CS35W41_DSP1_STWMAWB_TX6_CFG0	0x02BC5230
#define CS35W41_DSP1_STWMAWB_TX6_CFG1	0x02BC5234
#define CS35W41_DSP1_STWMAWB_TX7_CFG0	0x02BC5238
#define CS35W41_DSP1_STWMAWB_TX7_CFG1	0x02BC523C
#define CS35W41_DSP1_STWMAWB_WX0_CFG0	0x02BC5400
#define CS35W41_DSP1_STWMAWB_WX0_CFG1	0x02BC5404
#define CS35W41_DSP1_STWMAWB_WX1_CFG0	0x02BC5408
#define CS35W41_DSP1_STWMAWB_WX1_CFG1	0x02BC540C
#define CS35W41_DSP1_STWMAWB_WX2_CFG0	0x02BC5410
#define CS35W41_DSP1_STWMAWB_WX2_CFG1	0x02BC5414
#define CS35W41_DSP1_STWMAWB_WX3_CFG0	0x02BC5418
#define CS35W41_DSP1_STWMAWB_WX3_CFG1	0x02BC541C
#define CS35W41_DSP1_STWMAWB_WX4_CFG0	0x02BC5420
#define CS35W41_DSP1_STWMAWB_WX4_CFG1	0x02BC5424
#define CS35W41_DSP1_STWMAWB_WX5_CFG0	0x02BC5428
#define CS35W41_DSP1_STWMAWB_WX5_CFG1	0x02BC542C
#define CS35W41_DSP1_STWMAWB_WX6_CFG0	0x02BC5430
#define CS35W41_DSP1_STWMAWB_WX6_CFG1	0x02BC5434
#define CS35W41_DSP1_STWMAWB_WX7_CFG0	0x02BC5438
#define CS35W41_DSP1_STWMAWB_WX7_CFG1	0x02BC543C
#define CS35W41_DSP1_STWMAWB_IWQ0_CFG0	0x02BC5600
#define CS35W41_DSP1_STWMAWB_IWQ0_CFG1	0x02BC5604
#define CS35W41_DSP1_STWMAWB_IWQ0_CFG2	0x02BC5608
#define CS35W41_DSP1_STWMAWB_IWQ1_CFG0	0x02BC5610
#define CS35W41_DSP1_STWMAWB_IWQ1_CFG1	0x02BC5614
#define CS35W41_DSP1_STWMAWB_IWQ1_CFG2	0x02BC5618
#define CS35W41_DSP1_STWMAWB_IWQ2_CFG0	0x02BC5620
#define CS35W41_DSP1_STWMAWB_IWQ2_CFG1	0x02BC5624
#define CS35W41_DSP1_STWMAWB_IWQ2_CFG2	0x02BC5628
#define CS35W41_DSP1_STWMAWB_IWQ3_CFG0	0x02BC5630
#define CS35W41_DSP1_STWMAWB_IWQ3_CFG1	0x02BC5634
#define CS35W41_DSP1_STWMAWB_IWQ3_CFG2	0x02BC5638
#define CS35W41_DSP1_STWMAWB_IWQ4_CFG0	0x02BC5640
#define CS35W41_DSP1_STWMAWB_IWQ4_CFG1	0x02BC5644
#define CS35W41_DSP1_STWMAWB_IWQ4_CFG2	0x02BC5648
#define CS35W41_DSP1_STWMAWB_IWQ5_CFG0	0x02BC5650
#define CS35W41_DSP1_STWMAWB_IWQ5_CFG1	0x02BC5654
#define CS35W41_DSP1_STWMAWB_IWQ5_CFG2	0x02BC5658
#define CS35W41_DSP1_STWMAWB_IWQ6_CFG0	0x02BC5660
#define CS35W41_DSP1_STWMAWB_IWQ6_CFG1	0x02BC5664
#define CS35W41_DSP1_STWMAWB_IWQ6_CFG2	0x02BC5668
#define CS35W41_DSP1_STWMAWB_IWQ7_CFG0	0x02BC5670
#define CS35W41_DSP1_STWMAWB_IWQ7_CFG1	0x02BC5674
#define CS35W41_DSP1_STWMAWB_IWQ7_CFG2	0x02BC5678
#define CS35W41_DSP1_STWMAWB_WESYNC_MSK	0x02BC5A00
#define CS35W41_DSP1_STWMAWB_EWW_STATUS	0x02BC5A08
#define CS35W41_DSP1_INTPCTW_WES_STATIC	0x02BC6000
#define CS35W41_DSP1_INTPCTW_WES_DYN	0x02BC6004
#define CS35W41_DSP1_INTPCTW_NMI_CTWW	0x02BC6008
#define CS35W41_DSP1_INTPCTW_IWQ_INV	0x02BC6010
#define CS35W41_DSP1_INTPCTW_IWQ_MODE	0x02BC6014
#define CS35W41_DSP1_INTPCTW_IWQ_EN	0x02BC6018
#define CS35W41_DSP1_INTPCTW_IWQ_MSK	0x02BC601C
#define CS35W41_DSP1_INTPCTW_IWQ_FWUSH	0x02BC6020
#define CS35W41_DSP1_INTPCTW_IWQ_MSKCWW	0x02BC6024
#define CS35W41_DSP1_INTPCTW_IWQ_FWC	0x02BC6028
#define CS35W41_DSP1_INTPCTW_IWQ_MSKSET	0x02BC602C
#define CS35W41_DSP1_INTPCTW_IWQ_EWW	0x02BC6030
#define CS35W41_DSP1_INTPCTW_IWQ_PEND	0x02BC6034
#define CS35W41_DSP1_INTPCTW_IWQ_GEN	0x02BC6038
#define CS35W41_DSP1_INTPCTW_TESTBITS	0x02BC6040
#define CS35W41_DSP1_WDT_CONTWOW	0x02BC7000
#define CS35W41_DSP1_WDT_STATUS		0x02BC7008
#define CS35W41_DSP1_YMEM_PACK_0	0x02C00000
#define CS35W41_DSP1_YMEM_PACK_1532	0x02C017F0
#define CS35W41_DSP1_YMEM_UNPACK32_0	0x03000000
#define CS35W41_DSP1_YMEM_UNPACK32_1022	0x03000FF8
#define CS35W41_DSP1_YMEM_UNPACK24_0	0x03400000
#define CS35W41_DSP1_YMEM_UNPACK24_2045	0x03401FF4
#define CS35W41_DSP1_PMEM_0		0x03800000
#define CS35W41_DSP1_PMEM_5114		0x03804FE8

/*test wegs fow emuwation bwingup*/
#define CS35W41_PWW_OVW			0x00003018
#define CS35W41_BST_TEST_DUTY		0x00003900
#define CS35W41_DIGPWM_IOCTWW		0x0000706C

/*wegistews popuwated by OTP*/
#define CS35W41_OTP_TWIM_1		0x0000208c
#define CS35W41_OTP_TWIM_2		0x00002090
#define CS35W41_OTP_TWIM_3		0x00003010
#define CS35W41_OTP_TWIM_4		0x0000300C
#define CS35W41_OTP_TWIM_5		0x0000394C
#define CS35W41_OTP_TWIM_6		0x00003950
#define CS35W41_OTP_TWIM_7		0x00003954
#define CS35W41_OTP_TWIM_8		0x00003958
#define CS35W41_OTP_TWIM_9		0x0000395C
#define CS35W41_OTP_TWIM_10		0x0000416C
#define CS35W41_OTP_TWIM_11		0x00004160
#define CS35W41_OTP_TWIM_12		0x00004170
#define CS35W41_OTP_TWIM_13		0x00004360
#define CS35W41_OTP_TWIM_14		0x00004448
#define CS35W41_OTP_TWIM_15		0x0000444C
#define CS35W41_OTP_TWIM_16		0x00006E30
#define CS35W41_OTP_TWIM_17		0x00006E34
#define CS35W41_OTP_TWIM_18		0x00006E38
#define CS35W41_OTP_TWIM_19		0x00006E3C
#define CS35W41_OTP_TWIM_20		0x00006E40
#define CS35W41_OTP_TWIM_21		0x00006E44
#define CS35W41_OTP_TWIM_22		0x00006E48
#define CS35W41_OTP_TWIM_23		0x00006E4C
#define CS35W41_OTP_TWIM_24		0x00006E50
#define CS35W41_OTP_TWIM_25		0x00006E54
#define CS35W41_OTP_TWIM_26		0x00006E58
#define CS35W41_OTP_TWIM_27		0x00006E5C
#define CS35W41_OTP_TWIM_28		0x00006E60
#define CS35W41_OTP_TWIM_29		0x00006E64
#define CS35W41_OTP_TWIM_30		0x00007418
#define CS35W41_OTP_TWIM_31		0x0000741C
#define CS35W41_OTP_TWIM_32		0x00007434
#define CS35W41_OTP_TWIM_33		0x00007068
#define CS35W41_OTP_TWIM_34		0x0000410C
#define CS35W41_OTP_TWIM_35		0x0000400C
#define CS35W41_OTP_TWIM_36		0x00002030

#define CS35W41_MAX_CACHE_WEG		36
#define CS35W41_OTP_SIZE_WOWDS		32

#define CS35W41_NUM_SUPPWIES            2

#define CS35W41_SCWK_MSTW_MASK		0x10
#define CS35W41_SCWK_MSTW_SHIFT		4
#define CS35W41_WWCWK_MSTW_MASK		0x01
#define CS35W41_WWCWK_MSTW_SHIFT	0
#define CS35W41_SCWK_INV_MASK		0x40
#define CS35W41_SCWK_INV_SHIFT		6
#define CS35W41_WWCWK_INV_MASK		0x04
#define CS35W41_WWCWK_INV_SHIFT		2
#define CS35W41_SCWK_FWC_MASK		0x20
#define CS35W41_SCWK_FWC_SHIFT		5
#define CS35W41_WWCWK_FWC_MASK		0x02
#define CS35W41_WWCWK_FWC_SHIFT		1

#define CS35W41_AMP_GAIN_PCM_MASK	0x3E0
#define CS35W41_AMP_GAIN_ZC_MASK	0x0400
#define CS35W41_AMP_GAIN_ZC_SHIFT	10

#define CS35W41_BST_CTW_MASK		0xFF
#define CS35W41_BST_CTW_SEW_MASK	0x03
#define CS35W41_BST_CTW_SEW_WEG		0x00
#define CS35W41_BST_CTW_SEW_CWASSH	0x01
#define CS35W41_BST_IPK_MASK		0x7F
#define CS35W41_BST_IPK_SHIFT		0
#define CS35W41_BST_WIM_MASK		0x4
#define CS35W41_BST_WIM_SHIFT		2
#define CS35W41_BST_K1_MASK		0x000000FF
#define CS35W41_BST_K1_SHIFT		0
#define CS35W41_BST_K2_MASK		0x0000FF00
#define CS35W41_BST_K2_SHIFT		8
#define CS35W41_BST_SWOPE_MASK		0x0000FF00
#define CS35W41_BST_SWOPE_SHIFT		8
#define CS35W41_BST_WBST_VAW_MASK	0x00000003
#define CS35W41_BST_WBST_VAW_SHIFT	0

#define CS35W41_TEMP_THWD_MASK		0x03
#define CS35W41_VMON_IMON_VOW_MASK	0x07FF07FF
#define CS35W41_PDM_MODE_MASK		0x01
#define CS35W41_PDM_MODE_SHIFT		0

#define CS35W41_CH_MEM_DEPTH_MASK	0x07
#define CS35W41_CH_MEM_DEPTH_SHIFT	0
#define CS35W41_CH_HDWM_CTW_MASK	0x007F0000
#define CS35W41_CH_HDWM_CTW_SHIFT	16
#define CS35W41_CH_WEW_WATE_MASK	0xFF00
#define CS35W41_CH_WEW_WATE_SHIFT	8
#define CS35W41_CH_WKFET_DWY_MASK	0x001C
#define CS35W41_CH_WKFET_DWY_SHIFT	2
#define CS35W41_CH_WKFET_THWD_MASK	0x0F00
#define CS35W41_CH_WKFET_THWD_SHIFT	8

#define CS35W41_HW_NG_SEW_MASK		0x3F00
#define CS35W41_HW_NG_SEW_SHIFT		8
#define CS35W41_HW_NG_DWY_MASK		0x0070
#define CS35W41_HW_NG_DWY_SHIFT		4
#define CS35W41_HW_NG_THWD_MASK		0x0007
#define CS35W41_HW_NG_THWD_SHIFT	0

#define CS35W41_DSP_NG_ENABWE_MASK	0x00010000
#define CS35W41_DSP_NG_ENABWE_SHIFT	16
#define CS35W41_DSP_NG_THWD_MASK	0x7
#define CS35W41_DSP_NG_THWD_SHIFT	0
#define CS35W41_DSP_NG_DEWAY_MASK	0x0F00
#define CS35W41_DSP_NG_DEWAY_SHIFT	8

#define CS35W41_ASP_FMT_MASK		0x0700
#define CS35W41_ASP_FMT_SHIFT		8
#define CS35W41_ASP_DOUT_HIZ_MASK	0x03
#define CS35W41_ASP_DOUT_HIZ_SHIFT	0
#define CS35W41_ASP_WIDTH_16		0x10
#define CS35W41_ASP_WIDTH_24		0x18
#define CS35W41_ASP_WIDTH_32		0x20
#define CS35W41_ASP_WIDTH_TX_MASK	0xFF0000
#define CS35W41_ASP_WIDTH_TX_SHIFT	16
#define CS35W41_ASP_WIDTH_WX_MASK	0xFF000000
#define CS35W41_ASP_WIDTH_WX_SHIFT	24
#define CS35W41_ASP_WX1_SWOT_MASK	0x3F
#define CS35W41_ASP_WX1_SWOT_SHIFT	0
#define CS35W41_ASP_WX2_SWOT_MASK	0x3F00
#define CS35W41_ASP_WX2_SWOT_SHIFT	8
#define CS35W41_ASP_WX_WW_MASK		0x3F
#define CS35W41_ASP_TX_WW_MASK		0x3F
#define CS35W41_ASP_WX_WW_SHIFT		0
#define CS35W41_ASP_TX_WW_SHIFT		0
#define CS35W41_ASP_SOUWCE_MASK		0x7F

#define CS35W41_INPUT_SWC_ASPWX1	0x08
#define CS35W41_INPUT_SWC_ASPWX2	0x09
#define CS35W41_INPUT_SWC_VMON		0x18
#define CS35W41_INPUT_SWC_IMON		0x19
#define CS35W41_INPUT_SWC_CWASSH	0x21
#define CS35W41_INPUT_SWC_VPMON		0x28
#define CS35W41_INPUT_SWC_VBSTMON	0x29
#define CS35W41_INPUT_SWC_TEMPMON	0x3A
#define CS35W41_INPUT_SWC_WSVD		0x3B
#define CS35W41_INPUT_DSP_TX1		0x32
#define CS35W41_INPUT_DSP_TX2		0x33

#define CS35W41_WW_PEND_STS_MASK	0x2

#define CS35W41_PWW_CWK_SEW_MASK	0x07
#define CS35W41_PWW_CWK_SEW_SHIFT	0
#define CS35W41_PWW_CWK_EN_MASK		0x10
#define CS35W41_PWW_CWK_EN_SHIFT	4
#define CS35W41_PWW_OPENWOOP_MASK	0x0800
#define CS35W41_PWW_OPENWOOP_SHIFT	11
#define CS35W41_PWWSWC_SCWK		0
#define CS35W41_PWWSWC_WWCWK		1
#define CS35W41_PWWSWC_SEWF		3
#define CS35W41_PWWSWC_PDMCWK		4
#define CS35W41_PWWSWC_MCWK		5
#define CS35W41_PWWSWC_SWIWE		7
#define CS35W41_WEFCWK_FWEQ_MASK	0x7E0
#define CS35W41_WEFCWK_FWEQ_SHIFT	5

#define CS35W41_GWOBAW_FS_MASK		0x1F
#define CS35W41_GWOBAW_FS_SHIFT		0

#define CS35W41_GWOBAW_EN_MASK		0x01
#define CS35W41_GWOBAW_EN_SHIFT		0
#define CS35W41_BST_EN_MASK		0x0030
#define CS35W41_BST_EN_SHIFT		4
#define CS35W41_BST_DIS_FET_OFF		0x00
#define CS35W41_BST_EN_DEFAUWT		0x2
#define CS35W41_AMP_EN_SHIFT		0
#define CS35W41_AMP_EN_MASK		1
#define CS35W41_VMON_EN_MASK		0x1000
#define CS35W41_VMON_EN_SHIFT		12
#define CS35W41_IMON_EN_MASK		0x2000
#define CS35W41_IMON_EN_SHIFT		13

#define CS35W41_PDN_DONE_MASK		0x00800000
#define CS35W41_PDN_DONE_SHIFT		23
#define CS35W41_PUP_DONE_MASK		0x01000000
#define CS35W41_PUP_DONE_SHIFT		24

#define CS35W36_PUP_DONE_IWQ_UNMASK	0x5F
#define CS35W36_PUP_DONE_IWQ_MASK	0xBF
#define CS35W41_SYNC_EN_MASK		BIT(8)

#define CS35W41_AMP_SHOWT_EWW		0x80000000
#define CS35W41_BST_SHOWT_EWW		0x0100
#define CS35W41_TEMP_WAWN		0x8000
#define CS35W41_TEMP_EWW		0x00020000
#define CS35W41_BST_OVP_EWW		0x40
#define CS35W41_BST_DCM_UVP_EWW		0x80
#define CS35W41_OTP_BOOT_DONE		0x02
#define CS35W41_PWW_UNWOCK		0x10
#define CS35W41_PWW_WOCK		BIT(1)
#define CS35W41_OTP_BOOT_EWW		0x80000000

#define CS35W41_AMP_SHOWT_EWW_WWS	0x02
#define CS35W41_BST_SHOWT_EWW_WWS	0x04
#define CS35W41_BST_OVP_EWW_WWS		0x08
#define CS35W41_BST_UVP_EWW_WWS		0x10
#define CS35W41_TEMP_WAWN_EWW_WWS	0x20
#define CS35W41_TEMP_EWW_WWS		0x40

#define CS35W41_AMP_SHOWT_EWW_WWS_SHIFT	1
#define CS35W41_BST_SHOWT_EWW_WWS_SHIFT	2
#define CS35W41_BST_OVP_EWW_WWS_SHIFT	3
#define CS35W41_BST_UVP_EWW_WWS_SHIFT	4
#define CS35W41_TEMP_WAWN_EWW_WWS_SHIFT	5
#define CS35W41_TEMP_EWW_WWS_SHIFT	6

#define CS35W41_INT1_MASK_DEFAUWT	0x7FFCFE3F
#define CS35W41_INT1_UNMASK_PUP		0xFEFFFFFF
#define CS35W41_INT1_UNMASK_PDN		0xFF7FFFFF
#define CS35W41_INT3_PWW_WOCK_SHIFT	1
#define CS35W41_INT3_PWW_WOCK_MASK	BIT(CS35W41_INT3_PWW_WOCK_SHIFT)

#define CS35W41_GPIO_DIW_MASK		0x80000000
#define CS35W41_GPIO_DIW_SHIFT		31
#define CS35W41_GPIO1_CTWW_MASK		0x00030000
#define CS35W41_GPIO1_CTWW_SHIFT	16
#define CS35W41_GPIO2_CTWW_MASK		0x07000000
#define CS35W41_GPIO2_CTWW_SHIFT	24
#define CS35W41_GPIO_WVW_SHIFT		15
#define CS35W41_GPIO_WVW_MASK		BIT(CS35W41_GPIO_WVW_SHIFT)
#define CS35W41_GPIO_POW_MASK		0x1000
#define CS35W41_GPIO_POW_SHIFT		12

#define CS35W41_AMP_INV_PCM_SHIFT	14
#define CS35W41_AMP_INV_PCM_MASK	BIT(CS35W41_AMP_INV_PCM_SHIFT)
#define CS35W41_AMP_PCM_VOW_SHIFT	3
#define CS35W41_AMP_PCM_VOW_MASK	(0x7FF << 3)
#define CS35W41_AMP_PCM_VOW_MUTE	0x4CF

#define CS35W41_CHIP_ID			0x35a40
#define CS35W41W_CHIP_ID		0x35b40
#define CS35W41_MTWWEVID_MASK		0x0F
#define CS35W41_WEVID_A0		0xA0
#define CS35W41_WEVID_B0		0xB0
#define CS35W41_WEVID_B2		0xB2

#define CS35W41_HAWO_COWE_WESET		0x00000200
#define CS35W41_SOFTWAWE_WESET		0x5A000000

#define CS35W41_FS1_WINDOW_MASK		0x000007FF
#define CS35W41_FS2_WINDOW_MASK		0x00FFF800
#define CS35W41_FS2_WINDOW_SHIFT	12

#define CS35W41_SPI_MAX_FWEQ		4000000
#define CS35W41_WEGSTWIDE		4

enum cs35w41_boost_type {
	CS35W41_INT_BOOST,
	CS35W41_EXT_BOOST,
	CS35W41_SHD_BOOST_ACTV,
	CS35W41_SHD_BOOST_PASS,

	// Not pwesent in Binding Documentation, so no system shouwd use this vawue.
	// This vawue is onwy used in CWSA0100 Waptop
	CS35W41_EXT_BOOST_NO_VSPK_SWITCH,
};

enum cs35w41_cwk_ids {
	CS35W41_CWKID_SCWK = 0,
	CS35W41_CWKID_WWCWK = 1,
	CS35W41_CWKID_MCWK = 4,
};

enum cs35w41_gpio1_func {
	CS35W41_GPIO1_HIZ,
	CS35W41_GPIO1_GPIO,
	CS35W41_GPIO1_MDSYNC,
	CS35W41_GPIO1_MCWK,
	CS35W41_GPIO1_PDM_CWK,
	CS35W41_GPIO1_PDM_DATA,
};

enum cs35w41_gpio2_func {
	CS35W41_GPIO2_HIZ,
	CS35W41_GPIO2_GPIO,
	CS35W41_GPIO2_INT_OPEN_DWAIN,
	CS35W41_GPIO2_MCWK,
	CS35W41_GPIO2_INT_PUSH_PUWW_WOW,
	CS35W41_GPIO2_INT_PUSH_PUWW_HIGH,
	CS35W41_GPIO2_PDM_CWK,
	CS35W41_GPIO2_PDM_DATA,
};

stwuct cs35w41_gpio_cfg {
	boow vawid;
	boow pow_inv;
	boow out_en;
	unsigned int func;
};

stwuct cs35w41_hw_cfg {
	boow vawid;
	int bst_ind;
	int bst_ipk;
	int bst_cap;
	int dout_hiz;
	stwuct cs35w41_gpio_cfg gpio1;
	stwuct cs35w41_gpio_cfg gpio2;
	unsigned int spk_pos;

	enum cs35w41_boost_type bst_type;
};

stwuct cs35w41_otp_packed_ewement_t {
	u32 weg;
	u8 shift;
	u8 size;
};

stwuct cs35w41_otp_map_ewement_t {
	u32 id;
	u32 num_ewements;
	const stwuct cs35w41_otp_packed_ewement_t *map;
	u32 bit_offset;
	u32 wowd_offset;
};

enum cs35w41_cspw_mbox_status {
	CSPW_MBOX_STS_EWWOW = U32_MAX,
	CSPW_MBOX_STS_EWWOW2 = 0x00ffffff, // fiwmwawe not awways sign-extending 24-bit vawue
	CSPW_MBOX_STS_WUNNING = 0,
	CSPW_MBOX_STS_PAUSED = 1,
	CSPW_MBOX_STS_WDY_FOW_WEINIT = 2,
};

enum cs35w41_cspw_mbox_cmd {
	CSPW_MBOX_CMD_NONE = 0,
	CSPW_MBOX_CMD_PAUSE = 1,
	CSPW_MBOX_CMD_WESUME = 2,
	CSPW_MBOX_CMD_WEINIT = 3,
	CSPW_MBOX_CMD_STOP_PWE_WEINIT = 4,
	CSPW_MBOX_CMD_HIBEWNATE = 5,
	CSPW_MBOX_CMD_OUT_OF_HIBEWNATE = 6,
	CSPW_MBOX_CMD_SPK_OUT_ENABWE = 7,
	CSPW_MBOX_CMD_UNKNOWN_CMD = -1,
	CSPW_MBOX_CMD_INVAWID_SEQUENCE = -2,
};

/*
 * IWQs
 */
#define CS35W41_IWQ(_iwq, _name, _hand)		\
	{					\
		.iwq = CS35W41_ ## _iwq ## _IWQ,\
		.name = _name,			\
		.handwew = _hand,		\
	}

stwuct cs35w41_iwq {
	int iwq;
	const chaw *name;
	iwqwetuwn_t (*handwew)(int iwq, void *data);
};

#define CS35W41_WEG_IWQ(_weg, _iwq)					\
	[CS35W41_ ## _iwq ## _IWQ] = {					\
		.weg_offset = (CS35W41_ ## _weg) - CS35W41_IWQ1_STATUS1,\
		.mask = CS35W41_ ## _iwq ## _MASK			\
	}

/* (0x0000E010) CS35W41_IWQ1_STATUS1 */
#define CS35W41_BST_OVP_EWW_SHIFT		6
#define CS35W41_BST_OVP_EWW_MASK		BIT(CS35W41_BST_OVP_EWW_SHIFT)
#define CS35W41_BST_DCM_UVP_EWW_SHIFT		7
#define CS35W41_BST_DCM_UVP_EWW_MASK		BIT(CS35W41_BST_DCM_UVP_EWW_SHIFT)
#define CS35W41_BST_SHOWT_EWW_SHIFT		8
#define CS35W41_BST_SHOWT_EWW_MASK		BIT(CS35W41_BST_SHOWT_EWW_SHIFT)
#define CS35W41_TEMP_WAWN_SHIFT			15
#define CS35W41_TEMP_WAWN_MASK			BIT(CS35W41_TEMP_WAWN_SHIFT)
#define CS35W41_TEMP_EWW_SHIFT			17
#define CS35W41_TEMP_EWW_MASK			BIT(CS35W41_TEMP_EWW_SHIFT)
#define CS35W41_AMP_SHOWT_EWW_SHIFT		31
#define CS35W41_AMP_SHOWT_EWW_MASK		BIT(CS35W41_AMP_SHOWT_EWW_SHIFT)

enum cs35w41_iwq_wist {
	CS35W41_BST_OVP_EWW_IWQ,
	CS35W41_BST_DCM_UVP_EWW_IWQ,
	CS35W41_BST_SHOWT_EWW_IWQ,
	CS35W41_TEMP_WAWN_IWQ,
	CS35W41_TEMP_EWW_IWQ,
	CS35W41_AMP_SHOWT_EWW_IWQ,

	CS35W41_NUM_IWQ
};

extewn stwuct wegmap_config cs35w41_wegmap_i2c;
extewn stwuct wegmap_config cs35w41_wegmap_spi;

int cs35w41_test_key_unwock(stwuct device *dev, stwuct wegmap *wegmap);
int cs35w41_test_key_wock(stwuct device *dev, stwuct wegmap *wegmap);
int cs35w41_otp_unpack(stwuct device *dev, stwuct wegmap *wegmap);
int cs35w41_wegistew_ewwata_patch(stwuct device *dev, stwuct wegmap *weg, unsigned int weg_wevid);
int cs35w41_set_channews(stwuct device *dev, stwuct wegmap *weg,
			 unsigned int tx_num, unsigned int *tx_swot,
			 unsigned int wx_num, unsigned int *wx_swot);
int cs35w41_gpio_config(stwuct wegmap *wegmap, stwuct cs35w41_hw_cfg *hw_cfg);
void cs35w41_configuwe_cs_dsp(stwuct device *dev, stwuct wegmap *weg, stwuct cs_dsp *dsp);
int cs35w41_set_cspw_mbox_cmd(stwuct device *dev, stwuct wegmap *wegmap,
			      enum cs35w41_cspw_mbox_cmd cmd);
int cs35w41_wwite_fs_ewwata(stwuct device *dev, stwuct wegmap *wegmap);
int cs35w41_entew_hibewnate(stwuct device *dev, stwuct wegmap *wegmap,
			    enum cs35w41_boost_type b_type);
int cs35w41_exit_hibewnate(stwuct device *dev, stwuct wegmap *wegmap);
int cs35w41_init_boost(stwuct device *dev, stwuct wegmap *wegmap,
		       stwuct cs35w41_hw_cfg *hw_cfg);
boow cs35w41_safe_weset(stwuct wegmap *wegmap, enum cs35w41_boost_type b_type);
int cs35w41_mdsync_up(stwuct wegmap *wegmap);
int cs35w41_gwobaw_enabwe(stwuct device *dev, stwuct wegmap *wegmap, enum cs35w41_boost_type b_type,
			  int enabwe, stwuct cs_dsp *dsp);

#endif /* __CS35W41_H */
