{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1651860827948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1651860827948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 15:13:47 2022 " "Processing started: Fri May 06 15:13:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1651860827948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1651860827948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multicicle_processor -c multicicle_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off multicicle_processor -c multicicle_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1651860827948 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1651860828340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicicle_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file multicicle_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicicle_processor " "Found entity 1: multicicle_processor" {  } { { "multicicle_processor.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/multicicle_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651860828390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651860828390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651860828394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651860828394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651860828397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651860828397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a.v 1 1 " "Found 1 design units, including 1 entities, in source file a.v" { { "Info" "ISGN_ENTITY_NAME" "1 A " "Found entity 1: A" {  } { { "A.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651860828400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651860828400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr.v 1 1 " "Found 1 design units, including 1 entities, in source file addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDR " "Found entity 1: ADDR" {  } { { "ADDR.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ADDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651860828402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651860828402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651860828405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651860828405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651860828409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651860828409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dout.v 1 1 " "Found 1 design units, including 1 entities, in source file dout.v" { { "Info" "ISGN_ENTITY_NAME" "1 DOUT " "Found entity 1: DOUT" {  } { { "DOUT.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/DOUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651860828411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651860828411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g.v 1 1 " "Found 1 design units, including 1 entities, in source file g.v" { { "Info" "ISGN_ENTITY_NAME" "1 G " "Found entity 1: G" {  } { { "G.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/G.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651860828414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651860828414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16x2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16x2 " "Found entity 1: Mux16x2" {  } { { "Mux16x2.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/Mux16x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651860828418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651860828418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16x4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16x4 " "Found entity 1: Mux16x4" {  } { { "Mux16x4.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/Mux16x4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651860828421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651860828421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3x2 " "Found entity 1: Mux3x2" {  } { { "Mux3x2.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/Mux3x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651860828425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651860828425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbank.v 1 1 " "Found 1 design units, including 1 entities, in source file regbank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegBank " "Found entity 1: RegBank" {  } { { "RegBank.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/RegBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651860828428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651860828428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file stepcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 StepCounter " "Found entity 1: StepCounter" {  } { { "StepCounter.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/StepCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651860828431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651860828431 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multicicle_processor " "Elaborating entity \"multicicle_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1651860828513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:_CPU_ " "Elaborating entity \"Processor\" for hierarchy \"Processor:_CPU_\"" {  } { { "multicicle_processor.v" "_CPU_" { Text "C:/AOC_2/LAOCII/pratica_2/multicicle_processor.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit Processor:_CPU_\|ControlUnit:_CTRLUNIT_ " "Elaborating entity \"ControlUnit\" for hierarchy \"Processor:_CPU_\|ControlUnit:_CTRLUNIT_\"" {  } { { "Processor.v" "_CTRLUNIT_" { Text "C:/AOC_2/LAOCII/pratica_2/Processor.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828567 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(42) " "Verilog HDL Case Statement warning at ControlUnit.v(42): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 42 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1651860828568 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(73) " "Verilog HDL Case Statement warning at ControlUnit.v(73): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 73 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1651860828568 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(162) " "Verilog HDL Case Statement warning at ControlUnit.v(162): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 162 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1651860828568 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(204) " "Verilog HDL Case Statement warning at ControlUnit.v(204): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 204 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1651860828568 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(244) " "Verilog HDL Case Statement warning at ControlUnit.v(244): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 244 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1651860828568 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done ControlUnit.v(38) " "Verilog HDL Always Construct warning at ControlUnit.v(38): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1651860828568 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_selection ControlUnit.v(38) " "Verilog HDL Always Construct warning at ControlUnit.v(38): inferring latch(es) for variable \"reg_selection\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1651860828569 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_selector ControlUnit.v(38) " "Verilog HDL Always Construct warning at ControlUnit.v(38): inferring latch(es) for variable \"mux_selector\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1651860828569 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_write ControlUnit.v(38) " "Verilog HDL Always Construct warning at ControlUnit.v(38): inferring latch(es) for variable \"reg_write\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1651860828569 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a_write ControlUnit.v(38) " "Verilog HDL Always Construct warning at ControlUnit.v(38): inferring latch(es) for variable \"a_write\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1651860828569 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g_write ControlUnit.v(38) " "Verilog HDL Always Construct warning at ControlUnit.v(38): inferring latch(es) for variable \"g_write\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1651860828569 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_opcode ControlUnit.v(38) " "Verilog HDL Always Construct warning at ControlUnit.v(38): inferring latch(es) for variable \"alu_opcode\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1651860828569 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ir_write ControlUnit.v(38) " "Verilog HDL Always Construct warning at ControlUnit.v(38): inferring latch(es) for variable \"ir_write\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1651860828569 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dout_write ControlUnit.v(38) " "Verilog HDL Always Construct warning at ControlUnit.v(38): inferring latch(es) for variable \"dout_write\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1651860828569 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_write ControlUnit.v(38) " "Verilog HDL Always Construct warning at ControlUnit.v(38): inferring latch(es) for variable \"addr_write\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1651860828569 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_write ControlUnit.v(38) " "Verilog HDL Always Construct warning at ControlUnit.v(38): inferring latch(es) for variable \"mem_write\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1651860828569 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "din_selector ControlUnit.v(38) " "Verilog HDL Always Construct warning at ControlUnit.v(38): inferring latch(es) for variable \"din_selector\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1651860828569 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "increment_pc ControlUnit.v(38) " "Verilog HDL Always Construct warning at ControlUnit.v(38): inferring latch(es) for variable \"increment_pc\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1651860828569 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment_pc ControlUnit.v(38) " "Inferred latch for \"increment_pc\" at ControlUnit.v(38)" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828569 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_selector ControlUnit.v(38) " "Inferred latch for \"din_selector\" at ControlUnit.v(38)" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828569 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write ControlUnit.v(38) " "Inferred latch for \"mem_write\" at ControlUnit.v(38)" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828569 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_write ControlUnit.v(38) " "Inferred latch for \"addr_write\" at ControlUnit.v(38)" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828570 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_write ControlUnit.v(38) " "Inferred latch for \"dout_write\" at ControlUnit.v(38)" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828570 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_write ControlUnit.v(38) " "Inferred latch for \"ir_write\" at ControlUnit.v(38)" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828570 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_opcode\[0\] ControlUnit.v(38) " "Inferred latch for \"alu_opcode\[0\]\" at ControlUnit.v(38)" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828570 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_opcode\[1\] ControlUnit.v(38) " "Inferred latch for \"alu_opcode\[1\]\" at ControlUnit.v(38)" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828570 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_opcode\[2\] ControlUnit.v(38) " "Inferred latch for \"alu_opcode\[2\]\" at ControlUnit.v(38)" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828570 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_opcode\[3\] ControlUnit.v(38) " "Inferred latch for \"alu_opcode\[3\]\" at ControlUnit.v(38)" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828570 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_write ControlUnit.v(38) " "Inferred latch for \"g_write\" at ControlUnit.v(38)" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828570 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_write ControlUnit.v(38) " "Inferred latch for \"a_write\" at ControlUnit.v(38)" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828570 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write ControlUnit.v(38) " "Inferred latch for \"reg_write\" at ControlUnit.v(38)" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828570 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_selector\[0\] ControlUnit.v(38) " "Inferred latch for \"mux_selector\[0\]\" at ControlUnit.v(38)" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828570 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_selector\[1\] ControlUnit.v(38) " "Inferred latch for \"mux_selector\[1\]\" at ControlUnit.v(38)" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828570 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_selection ControlUnit.v(38) " "Inferred latch for \"reg_selection\" at ControlUnit.v(38)" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828570 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done ControlUnit.v(38) " "Inferred latch for \"done\" at ControlUnit.v(38)" {  } { { "ControlUnit.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ControlUnit.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828571 "|multicicle_processor|Processor:_CPU_|ControlUnit:_CTRLUNIT_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3x2 Processor:_CPU_\|Mux3x2:_MUX3X2_ " "Elaborating entity \"Mux3x2\" for hierarchy \"Processor:_CPU_\|Mux3x2:_MUX3X2_\"" {  } { { "Processor.v" "_MUX3X2_" { Text "C:/AOC_2/LAOCII/pratica_2/Processor.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16x4 Processor:_CPU_\|Mux16x4:_MUX16X4_ " "Elaborating entity \"Mux16x4\" for hierarchy \"Processor:_CPU_\|Mux16x4:_MUX16X4_\"" {  } { { "Processor.v" "_MUX16X4_" { Text "C:/AOC_2/LAOCII/pratica_2/Processor.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828577 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Mux16x4.v(9) " "Verilog HDL Case Statement warning at Mux16x4.v(9): incomplete case statement has no default case item" {  } { { "Mux16x4.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/Mux16x4.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1651860828578 "|multicicle_processor|Processor:_CPU_|Mux16x4:_MUX16X4_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Mux16x4.v(9) " "Verilog HDL Always Construct warning at Mux16x4.v(9): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux16x4.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/Mux16x4.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1651860828578 "|multicicle_processor|Processor:_CPU_|Mux16x4:_MUX16X4_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Mux16x4.v(9) " "Inferred latch for \"out\[0\]\" at Mux16x4.v(9)" {  } { { "Mux16x4.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/Mux16x4.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828578 "|multicicle_processor|Processor:_CPU_|Mux16x4:_MUX16X4_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Mux16x4.v(9) " "Inferred latch for \"out\[1\]\" at Mux16x4.v(9)" {  } { { "Mux16x4.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/Mux16x4.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828578 "|multicicle_processor|Processor:_CPU_|Mux16x4:_MUX16X4_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Mux16x4.v(9) " "Inferred latch for \"out\[2\]\" at Mux16x4.v(9)" {  } { { "Mux16x4.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/Mux16x4.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828578 "|multicicle_processor|Processor:_CPU_|Mux16x4:_MUX16X4_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Mux16x4.v(9) " "Inferred latch for \"out\[3\]\" at Mux16x4.v(9)" {  } { { "Mux16x4.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/Mux16x4.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828578 "|multicicle_processor|Processor:_CPU_|Mux16x4:_MUX16X4_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Mux16x4.v(9) " "Inferred latch for \"out\[4\]\" at Mux16x4.v(9)" {  } { { "Mux16x4.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/Mux16x4.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828578 "|multicicle_processor|Processor:_CPU_|Mux16x4:_MUX16X4_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Mux16x4.v(9) " "Inferred latch for \"out\[5\]\" at Mux16x4.v(9)" {  } { { "Mux16x4.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/Mux16x4.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828578 "|multicicle_processor|Processor:_CPU_|Mux16x4:_MUX16X4_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Mux16x4.v(9) " "Inferred latch for \"out\[6\]\" at Mux16x4.v(9)" {  } { { "Mux16x4.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/Mux16x4.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828578 "|multicicle_processor|Processor:_CPU_|Mux16x4:_MUX16X4_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Mux16x4.v(9) " "Inferred latch for \"out\[7\]\" at Mux16x4.v(9)" {  } { { "Mux16x4.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/Mux16x4.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828578 "|multicicle_processor|Processor:_CPU_|Mux16x4:_MUX16X4_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] Mux16x4.v(9) " "Inferred latch for \"out\[8\]\" at Mux16x4.v(9)" {  } { { "Mux16x4.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/Mux16x4.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828578 "|multicicle_processor|Processor:_CPU_|Mux16x4:_MUX16X4_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] Mux16x4.v(9) " "Inferred latch for \"out\[9\]\" at Mux16x4.v(9)" {  } { { "Mux16x4.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/Mux16x4.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828578 "|multicicle_processor|Processor:_CPU_|Mux16x4:_MUX16X4_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] Mux16x4.v(9) " "Inferred latch for \"out\[10\]\" at Mux16x4.v(9)" {  } { { "Mux16x4.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/Mux16x4.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828578 "|multicicle_processor|Processor:_CPU_|Mux16x4:_MUX16X4_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] Mux16x4.v(9) " "Inferred latch for \"out\[11\]\" at Mux16x4.v(9)" {  } { { "Mux16x4.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/Mux16x4.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828578 "|multicicle_processor|Processor:_CPU_|Mux16x4:_MUX16X4_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] Mux16x4.v(9) " "Inferred latch for \"out\[12\]\" at Mux16x4.v(9)" {  } { { "Mux16x4.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/Mux16x4.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828578 "|multicicle_processor|Processor:_CPU_|Mux16x4:_MUX16X4_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] Mux16x4.v(9) " "Inferred latch for \"out\[13\]\" at Mux16x4.v(9)" {  } { { "Mux16x4.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/Mux16x4.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828578 "|multicicle_processor|Processor:_CPU_|Mux16x4:_MUX16X4_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] Mux16x4.v(9) " "Inferred latch for \"out\[14\]\" at Mux16x4.v(9)" {  } { { "Mux16x4.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/Mux16x4.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828579 "|multicicle_processor|Processor:_CPU_|Mux16x4:_MUX16X4_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] Mux16x4.v(9) " "Inferred latch for \"out\[15\]\" at Mux16x4.v(9)" {  } { { "Mux16x4.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/Mux16x4.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651860828579 "|multicicle_processor|Processor:_CPU_|Mux16x4:_MUX16X4_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegBank Processor:_CPU_\|RegBank:_RB_ " "Elaborating entity \"RegBank\" for hierarchy \"Processor:_CPU_\|RegBank:_RB_\"" {  } { { "Processor.v" "_RB_" { Text "C:/AOC_2/LAOCII/pratica_2/Processor.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828581 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RegBank.v(26) " "Verilog HDL Always Construct warning at RegBank.v(26): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "RegBank.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/RegBank.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1651860828583 "|multicicle_processor|Processor:_CPU_|RegBank:_RB_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A Processor:_CPU_\|A:_AREG_ " "Elaborating entity \"A\" for hierarchy \"Processor:_CPU_\|A:_AREG_\"" {  } { { "Processor.v" "_AREG_" { Text "C:/AOC_2/LAOCII/pratica_2/Processor.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Processor:_CPU_\|ALU:_ALU_ " "Elaborating entity \"ALU\" for hierarchy \"Processor:_CPU_\|ALU:_ALU_\"" {  } { { "Processor.v" "_ALU_" { Text "C:/AOC_2/LAOCII/pratica_2/Processor.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828587 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(40) " "Verilog HDL Case Statement warning at ALU.v(40): case item expression covers a value already covered by a previous case item" {  } { { "ALU.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/ALU.v" 40 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1651860828589 "|multicicle_processor|Processor:_CPU_|ALU:_ALU_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "G Processor:_CPU_\|G:_GREG_ " "Elaborating entity \"G\" for hierarchy \"Processor:_CPU_\|G:_GREG_\"" {  } { { "Processor.v" "_GREG_" { Text "C:/AOC_2/LAOCII/pratica_2/Processor.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepCounter Processor:_CPU_\|StepCounter:_STEPCOUNTER_ " "Elaborating entity \"StepCounter\" for hierarchy \"Processor:_CPU_\|StepCounter:_STEPCOUNTER_\"" {  } { { "Processor.v" "_STEPCOUNTER_" { Text "C:/AOC_2/LAOCII/pratica_2/Processor.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828593 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 StepCounter.v(13) " "Verilog HDL assignment warning at StepCounter.v(13): truncated value with size 32 to match size of target (2)" {  } { { "StepCounter.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/StepCounter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1651860828594 "|multicicle_processor|Processor:_CPU_|StepCounter:_STEPCOUNTER_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDR Processor:_CPU_\|ADDR:_ADDR_ " "Elaborating entity \"ADDR\" for hierarchy \"Processor:_CPU_\|ADDR:_ADDR_\"" {  } { { "Processor.v" "_ADDR_" { Text "C:/AOC_2/LAOCII/pratica_2/Processor.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DOUT Processor:_CPU_\|DOUT:_DOUT_ " "Elaborating entity \"DOUT\" for hierarchy \"Processor:_CPU_\|DOUT:_DOUT_\"" {  } { { "Processor.v" "_DOUT_" { Text "C:/AOC_2/LAOCII/pratica_2/Processor.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16x2 Mux16x2:_MUX16X2_ " "Elaborating entity \"Mux16x2\" for hierarchy \"Mux16x2:_MUX16X2_\"" {  } { { "multicicle_processor.v" "_MUX16X2_" { Text "C:/AOC_2/LAOCII/pratica_2/multicicle_processor.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828601 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rom.v 1 1 " "Using design file rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "rom.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651860828615 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1651860828615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:_ROM_ " "Elaborating entity \"ROM\" for hierarchy \"ROM:_ROM_\"" {  } { { "multicicle_processor.v" "_ROM_" { Text "C:/AOC_2/LAOCII/pratica_2/multicicle_processor.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:_ROM_\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:_ROM_\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/AOC_2/LAOCII/pratica_2/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:_ROM_\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:_ROM_\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651860828675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:_ROM_\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:_ROM_\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem.mif " "Parameter \"init_file\" = \"inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828675 ""}  } { { "rom.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1651860828675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8vb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8vb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8vb1 " "Found entity 1: altsyncram_8vb1" {  } { { "db/altsyncram_8vb1.tdf" "" { Text "C:/AOC_2/LAOCII/pratica_2/db/altsyncram_8vb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651860828743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651860828743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8vb1 ROM:_ROM_\|altsyncram:altsyncram_component\|altsyncram_8vb1:auto_generated " "Elaborating entity \"altsyncram_8vb1\" for hierarchy \"ROM:_ROM_\|altsyncram:altsyncram_component\|altsyncram_8vb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n5b2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n5b2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n5b2 " "Found entity 1: altsyncram_n5b2" {  } { { "db/altsyncram_n5b2.tdf" "" { Text "C:/AOC_2/LAOCII/pratica_2/db/altsyncram_n5b2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651860828814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651860828814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n5b2 ROM:_ROM_\|altsyncram:altsyncram_component\|altsyncram_8vb1:auto_generated\|altsyncram_n5b2:altsyncram1 " "Elaborating entity \"altsyncram_n5b2\" for hierarchy \"ROM:_ROM_\|altsyncram:altsyncram_component\|altsyncram_8vb1:auto_generated\|altsyncram_n5b2:altsyncram1\"" {  } { { "db/altsyncram_8vb1.tdf" "altsyncram1" { Text "C:/AOC_2/LAOCII/pratica_2/db/altsyncram_8vb1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860828816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ROM:_ROM_\|altsyncram:altsyncram_component\|altsyncram_8vb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ROM:_ROM_\|altsyncram:altsyncram_component\|altsyncram_8vb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_8vb1.tdf" "mgl_prim2" { Text "C:/AOC_2/LAOCII/pratica_2/db/altsyncram_8vb1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860829336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:_ROM_\|altsyncram:altsyncram_component\|altsyncram_8vb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ROM:_ROM_\|altsyncram:altsyncram_component\|altsyncram_8vb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_8vb1.tdf" "" { Text "C:/AOC_2/LAOCII/pratica_2/db/altsyncram_8vb1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651860829338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:_ROM_\|altsyncram:altsyncram_component\|altsyncram_8vb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ROM:_ROM_\|altsyncram:altsyncram_component\|altsyncram_8vb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860829338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860829338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860829338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860829338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860829338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860829338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860829338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860829338 ""}  } { { "db/altsyncram_8vb1.tdf" "" { Text "C:/AOC_2/LAOCII/pratica_2/db/altsyncram_8vb1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1651860829338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ROM:_ROM_\|altsyncram:altsyncram_component\|altsyncram_8vb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ROM:_ROM_\|altsyncram:altsyncram_component\|altsyncram_8vb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860829368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:_RAM_ " "Elaborating entity \"RAM\" for hierarchy \"RAM:_RAM_\"" {  } { { "multicicle_processor.v" "_RAM_" { Text "C:/AOC_2/LAOCII/pratica_2/multicicle_processor.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860829377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:_RAM_\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:_RAM_\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "C:/AOC_2/LAOCII/pratica_2/RAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860829385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:_RAM_\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:_RAM_\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/RAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651860829387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:_RAM_\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:_RAM_\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860829387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860829387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860829387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860829387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860829387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860829387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860829387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860829387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860829387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860829387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860829387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860829387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860829387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860829387 ""}  } { { "RAM.v" "" { Text "C:/AOC_2/LAOCII/pratica_2/RAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1651860829387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_noc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_noc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_noc1 " "Found entity 1: altsyncram_noc1" {  } { { "db/altsyncram_noc1.tdf" "" { Text "C:/AOC_2/LAOCII/pratica_2/db/altsyncram_noc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651860829458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651860829458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_noc1 RAM:_RAM_\|altsyncram:altsyncram_component\|altsyncram_noc1:auto_generated " "Elaborating entity \"altsyncram_noc1\" for hierarchy \"RAM:_RAM_\|altsyncram:altsyncram_component\|altsyncram_noc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860829462 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ir IR_IRREG_ " "Node instance \"ir\" instantiates undefined entity \"IR_IRREG_\"" {  } { { "Processor.v" "ir" { Text "C:/AOC_2/LAOCII/pratica_2/Processor.v" 114 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651860829464 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 25 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1651860829708 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 06 15:13:49 2022 " "Processing ended: Fri May 06 15:13:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1651860829708 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1651860829708 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1651860829708 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1651860829708 ""}
