

================================================================
== Synthesis Summary Report of 'mm2s'
================================================================
+ General Information: 
    * Date:           Wed Dec  3 14:35:10 2025
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        mm2s
    * Solution:       solution (Vitis Kernel Flow Target)
    * Product family: versal
    * Target device:  xcvc1902-vsvd1760-2MP-e-S
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+------------+------------+-----+
    |              Modules             | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |            |            |     |
    |              & Loops             | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF     |     LUT    | URAM|
    +----------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+------------+------------+-----+
    |+ mm2s                            |     -|  0.00|        -|       -|         -|        -|     -|        no|     -|   -|  1112 (~0%)|  1667 (~0%)|    -|
    | + mm2s_Pipeline_VITIS_LOOP_29_1  |     -|  0.00|        -|       -|         -|        -|     -|        no|     -|   -|    36 (~0%)|   123 (~0%)|    -|
    |  o VITIS_LOOP_29_1               |     -|  2.92|        -|       -|         2|        1|     -|       yes|     -|   -|           -|           -|    -|
    +----------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | mem_1    | 0x10   | 32    | W      | Data signal of mem               |                                                                                    |
| s_axi_control | mem_2    | 0x14   | 32    | W      | Data signal of mem               |                                                                                    |
| s_axi_control | size     | 0x1c   | 32    | W      | Data signal of size              |                                                                                    |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* AXIS
+-----------+---------------+-------+-------+-------+--------+-------+--------+
| Interface | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+-----------+---------------+-------+-------+-------+--------+-------+--------+
| s         | both          | 32    | 4     | 1     | 1      | 4     | 1      |
+-----------+---------------+-------+-------+-------+--------+-------+--------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------------------------------+
| Argument | Direction | Datatype                                    |
+----------+-----------+---------------------------------------------+
| mem      | in        | ap_uint<32>*                                |
| s        | out       | stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& |
| size     | in        | int                                         |
+----------+-----------+---------------------------------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+---------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                         |
+----------+---------------+-----------+----------+---------------------------------+
| mem      | m_axi_gmem    | interface |          |                                 |
| mem      | s_axi_control | register  | offset   | name=mem_1 offset=0x10 range=32 |
| mem      | s_axi_control | register  | offset   | name=mem_2 offset=0x14 range=32 |
| s        | s             | interface |          |                                 |
| size     | s_axi_control | register  |          | name=size offset=0x1c range=32  |
+----------+---------------+-----------+----------+---------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------------+-----------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
| HW Interface | Loop            | Direction | Length   | Width | Location                                                                                                                      |
+--------------+-----------------+-----------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+
| m_axi_gmem   | VITIS_LOOP_29_1 | read      | variable | 32    | /home/sai.divya/pkt_clone/AI_Engine_Development/Feature_Tutorials/04-packet-switching/pktstream_aie/pl_kernels/mm2s.cpp:29:19 |
+--------------+-----------------+-----------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-----------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Loop            | Problem                                        | Resolution | Location                                                                                                                      |
+--------------+----------+-----------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
| m_axi_gmem   | mem      | VITIS_LOOP_29_1 | Sequential access length is not divisible by 2 | 214-234    | /home/sai.divya/pkt_clone/AI_Engine_Development/Feature_Tutorials/04-packet-switching/pktstream_aie/pl_kernels/mm2s.cpp:29:19 |
+--------------+----------+-----------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+----------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable | Op  | Impl   | Latency |
+----------------------------------+-----+--------+----------+-----+--------+---------+
| + mm2s                           | 0   |        |          |     |        |         |
|  + mm2s_Pipeline_VITIS_LOOP_29_1 | 0   |        |          |     |        |         |
|    add_ln29_fu_123_p2            | -   |        | add_ln29 | add | fabric | 0       |
+----------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------------------+--------------------------------------+
| Type      | Options                                 | Location                             |
+-----------+-----------------------------------------+--------------------------------------+
| interface | m_axi port=mem offset=slave bundle=gmem | ../../../mm2s.cpp:21 in mm2s, mem    |
| interface | axis port=s                             | ../../../mm2s.cpp:23 in mm2s, s      |
| interface | s_axilite port=mem bundle=control       | ../../../mm2s.cpp:25 in mm2s, mem    |
| interface | s_axilite port=size bundle=control      | ../../../mm2s.cpp:26 in mm2s, size   |
| interface | s_axilite port=return bundle=control    | ../../../mm2s.cpp:27 in mm2s, return |
| pipeline  | II=1                                    | ../../../mm2s.cpp:30 in mm2s         |
+-----------+-----------------------------------------+--------------------------------------+


