90. [An Overview of Embedded System Communication Protocols](#90)
91. [Understanding SPI Protocol - Part 1](#91)
92. [Understanding SPI Protocol - Part 2](#92)
93. [SPI Protocol Registers in ATMEGA32 MCU](#93)
94. [Interfacing NOR Flash Memory with ATMEGA32 MCU - Part 1](#94)
95. [Interfacing NOR Flash Memory with ATMEGA32 MCU - Part 2](#95)
96. [Interfacing NOR Flash Memory with ATMEGA32 MCU - Part 3](#96)
97. [Interfacing MAX7219 based 8 x 8 DMD with ATMEGA32 MCU - Part 1](#97)
98. [Interfacing MAX7219 based 8 x 8 DMD with ATMEGA32 MCU - Part 2](#98)
99. [Interfacing MAX7219 based 8 x 8 DMD with ATMEGA32 MCU - Part 3](#99)
100.  [ATMEGA32 to ATMEGA32 Communication using SPI Protocol - Part 1](#100)
101.  [ATMEGA32 to ATMEGA32 Communication using SPI Protocol - Part 2](#101)

---

### 90. An Overview of Embedded System Communication Protocols<a id='90'></a>

### 91. Understanding SPI Protocol - Part 1<a id='91'></a>

### 92. Understanding SPI Protocol - Part 2<a id='92'></a>

### 93. SPI Protocol Registers in ATMEGA32 MCU<a id='93'></a>

### 94. Interfacing NOR Flash Memory with ATMEGA32 MCU - Part 1<a id='94'></a>

### 95. Interfacing NOR Flash Memory with ATMEGA32 MCU - Part 2<a id='95'></a>

### 96. Interfacing NOR Flash Memory with ATMEGA32 MCU - Part 3<a id='96'></a>

### 97. Interfacing MAX7219 based 8 x 8 DMD with ATMEGA32 MCU - Part 1<a id='97'></a>

### 98. Interfacing MAX7219 based 8 x 8 DMD with ATMEGA32 MCU - Part 2<a id='98'></a>

### 99. Interfacing MAX7219 based 8 x 8 DMD with ATMEGA32 MCU - Part 3<a id='99'></a>

### 100. ATMEGA32 to ATMEGA32 Communication using SPI Protocol - Part 1<a id='100'></a>

### 101. ATMEGA32 to ATMEGA32 Communication using SPI Protocol - Part 2<a id='101'></a>
