Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Mar 15 16:32:20 2025
| Host         : ASUS-TUF-A15 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         39          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (39)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (106)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (39)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: design_1_i/game_clock_0/U0/clk_state_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/seven_segment_clock_0/U0/clk_state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (106)
--------------------------------------------------
 There are 106 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.059        0.000                      0                 1884        0.025        0.000                      0                 1884        4.500        0.000                       0                  1124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 10.000}       20.000          50.000          
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out100_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clk_out125_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         
  clk_out25_design_1_clk_wiz_0_0   {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                              12.904        0.000                      0                 1618        0.025        0.000                      0                 1618        9.020        0.000                       0                   882  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out100_design_1_clk_wiz_0_0        6.059        0.000                      0                   40        0.227        0.000                      0                   40        4.500        0.000                       0                    42  
  clk_out125_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                    10  
  clk_out25_design_1_clk_wiz_0_0        25.874        0.000                      0                  226        0.153        0.000                      0                  226       19.020        0.000                       0                   186  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                                                                                             
(none)                           clk_out125_design_1_clk_wiz_0_0                                   
(none)                           clkfbout_design_1_clk_wiz_0_0                                     
(none)                                                            clk_out100_design_1_clk_wiz_0_0  
(none)                                                            clk_out25_design_1_clk_wiz_0_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.904ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 2.515ns (37.478%)  route 4.196ns (62.522%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 23.267 - 20.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.668     3.707    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.419     4.126 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.471     5.597    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.324     5.921 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.326     6.247    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I3_O)        0.332     6.579 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.938     7.517    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X12Y44         LUT3 (Prop_lut3_I2_O)        0.124     7.641 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.645     8.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.124     8.410 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.410    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.943 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.943    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.060    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.279 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.816    10.095    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.323    10.418 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000    10.418    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X11Y42         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.509    23.267    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X11Y42         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.282    23.549    
                         clock uncertainty           -0.302    23.247    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)        0.075    23.322    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         23.322    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                 12.904    

Slack (MET) :             12.936ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.679ns  (logic 2.504ns (37.493%)  route 4.175ns (62.507%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 23.267 - 20.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.668     3.707    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.419     4.126 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.471     5.597    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.324     5.921 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.326     6.247    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I3_O)        0.332     6.579 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.938     7.517    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X12Y44         LUT3 (Prop_lut3_I2_O)        0.124     7.641 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.645     8.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.124     8.410 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.410    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.943 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.943    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.258 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.795    10.053    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.333    10.386 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000    10.386    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X11Y42         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.509    23.267    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X11Y42         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.282    23.549    
                         clock uncertainty           -0.302    23.247    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)        0.075    23.322    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         23.322    
                         arrival time                         -10.386    
  -------------------------------------------------------------------
                         slack                                 12.936    

Slack (MET) :             13.018ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 2.595ns (39.607%)  route 3.957ns (60.393%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 23.267 - 20.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.668     3.707    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.419     4.126 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.471     5.597    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.324     5.921 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.326     6.247    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I3_O)        0.332     6.579 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.938     7.517    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X12Y44         LUT3 (Prop_lut3_I2_O)        0.124     7.641 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.645     8.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.124     8.410 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.410    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.943 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.943    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.060    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.375 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.577     9.952    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.307    10.259 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000    10.259    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X11Y42         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.509    23.267    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X11Y42         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.282    23.549    
                         clock uncertainty           -0.302    23.247    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)        0.031    23.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         23.278    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                 13.018    

Slack (MET) :             13.024ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 2.299ns (34.884%)  route 4.291ns (65.116%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 23.267 - 20.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.668     3.707    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.419     4.126 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.471     5.597    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.324     5.921 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.326     6.247    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I3_O)        0.332     6.579 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.938     7.517    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X12Y44         LUT3 (Prop_lut3_I2_O)        0.124     7.641 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.645     8.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.124     8.410 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.410    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.912     9.965    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X11Y41         LUT3 (Prop_lut3_I0_O)        0.333    10.298 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000    10.298    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X11Y41         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.509    23.267    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X11Y41         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.282    23.549    
                         clock uncertainty           -0.302    23.247    
    SLICE_X11Y41         FDRE (Setup_fdre_C_D)        0.075    23.322    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         23.322    
                         arrival time                         -10.298    
  -------------------------------------------------------------------
                         slack                                 13.024    

Slack (MET) :             13.079ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 2.597ns (39.739%)  route 3.938ns (60.261%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 23.267 - 20.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.668     3.707    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.419     4.126 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.471     5.597    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.324     5.921 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.326     6.247    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I3_O)        0.332     6.579 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.938     7.517    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X12Y44         LUT3 (Prop_lut3_I2_O)        0.124     7.641 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.645     8.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.124     8.410 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.410    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.943 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.943    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.060    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.383 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.558     9.941    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.301    10.242 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000    10.242    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X11Y42         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.509    23.267    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X11Y42         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.282    23.549    
                         clock uncertainty           -0.302    23.247    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)        0.075    23.322    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         23.322    
                         arrival time                         -10.242    
  -------------------------------------------------------------------
                         slack                                 13.079    

Slack (MET) :             13.135ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.436ns  (logic 2.485ns (38.611%)  route 3.951ns (61.389%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 23.267 - 20.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.668     3.707    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.419     4.126 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.471     5.597    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.324     5.921 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.326     6.247    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I3_O)        0.332     6.579 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.938     7.517    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X12Y44         LUT3 (Prop_lut3_I2_O)        0.124     7.641 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.645     8.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.124     8.410 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.410    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.943 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.943    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.266 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.571     9.837    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.306    10.143 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000    10.143    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X11Y42         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.509    23.267    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X11Y42         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.282    23.549    
                         clock uncertainty           -0.302    23.247    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)        0.032    23.279    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         23.279    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                 13.135    

Slack (MET) :             13.159ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 2.425ns (37.564%)  route 4.031ns (62.436%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 23.267 - 20.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.668     3.707    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.419     4.126 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.471     5.597    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.324     5.921 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.326     6.247    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I3_O)        0.332     6.579 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.938     7.517    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X12Y44         LUT3 (Prop_lut3_I2_O)        0.124     7.641 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.645     8.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.124     8.410 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.410    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.943 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.943    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.182 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.651     9.833    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.330    10.163 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000    10.163    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X11Y42         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.509    23.267    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X11Y42         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.282    23.549    
                         clock uncertainty           -0.302    23.247    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)        0.075    23.322    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         23.322    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                 13.159    

Slack (MET) :             13.264ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 2.513ns (39.859%)  route 3.792ns (60.141%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 23.267 - 20.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.668     3.707    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.419     4.126 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.471     5.597    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.324     5.921 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.326     6.247    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I3_O)        0.332     6.579 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.938     7.517    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X12Y44         LUT3 (Prop_lut3_I2_O)        0.124     7.641 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.645     8.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.124     8.410 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.410    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.943 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.943    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.060 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.060    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.299 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.412     9.711    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.301    10.012 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000    10.012    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X11Y42         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.509    23.267    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X11Y42         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.282    23.549    
                         clock uncertainty           -0.302    23.247    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)        0.029    23.276    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         23.276    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                 13.264    

Slack (MET) :             13.421ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 2.370ns (38.540%)  route 3.779ns (61.460%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 23.267 - 20.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.668     3.707    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.419     4.126 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.471     5.597    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.324     5.921 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.326     6.247    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I3_O)        0.332     6.579 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.938     7.517    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X12Y44         LUT3 (Prop_lut3_I2_O)        0.124     7.641 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.645     8.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.124     8.410 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.410    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.943 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.943    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.162 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.400     9.562    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.295     9.857 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.857    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X11Y42         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.509    23.267    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X11Y42         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.282    23.549    
                         clock uncertainty           -0.302    23.247    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)        0.031    23.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         23.278    
                         arrival time                          -9.857    
  -------------------------------------------------------------------
                         slack                                 13.421    

Slack (MET) :             13.519ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 2.082ns (34.158%)  route 4.013ns (65.842%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 23.267 - 20.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.668     3.707    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.419     4.126 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.471     5.597    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.324     5.921 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.326     6.247    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I3_O)        0.332     6.579 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.938     7.517    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X12Y44         LUT3 (Prop_lut3_I2_O)        0.124     7.641 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.634     8.275    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X12Y41         LUT4 (Prop_lut4_I3_O)        0.124     8.399 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.399    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.826 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.644     9.471    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X11Y41         LUT3 (Prop_lut3_I0_O)        0.332     9.803 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     9.803    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X11Y41         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.509    23.267    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X11Y41         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.282    23.549    
                         clock uncertainty           -0.302    23.247    
    SLICE_X11Y41         FDRE (Setup_fdre_C_D)        0.075    23.322    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         23.322    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                 13.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.013%)  route 0.195ns (57.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.586     1.416    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.557 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.195     1.752    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[29]
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.849     1.797    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                         clock pessimism             -0.118     1.679    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.047     1.726    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.385%)  route 0.167ns (56.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.586     1.416    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.544 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/Q
                         net (fo=1, routed)           0.167     1.711    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[30]
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.849     1.797    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                         clock pessimism             -0.118     1.679    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)        -0.007     1.672    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.587     1.417    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y43          FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/Q
                         net (fo=1, routed)           0.056     1.614    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X4Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.855     1.803    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.373     1.430    
    SLICE_X4Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.547    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.809%)  route 0.211ns (62.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.582     1.412    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.128     1.540 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.211     1.751    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.895     1.843    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.725    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.671    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.820%)  route 0.253ns (64.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.582     1.412    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.253     1.806    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.895     1.843    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.725    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.725    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.232%)  route 0.259ns (64.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.582     1.412    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.259     1.812    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.895     1.843    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.725    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.725    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.142%)  route 0.260ns (64.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.582     1.412    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.260     1.813    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.895     1.843    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.725    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.725    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.209ns (45.267%)  route 0.253ns (54.733%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.563     1.393    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y51          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.557 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[3]/Q
                         net (fo=1, routed)           0.253     1.810    design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_Data_In[3]
    SLICE_X7Y49          LUT5 (Prop_lut5_I0_O)        0.045     1.855 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.855    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1[3]_i_1_n_0
    SLICE_X7Y49          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.837     1.785    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y49          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1_reg[3]/C
                         clock pessimism             -0.118     1.667    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.091     1.758    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.582     1.412    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X1Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.052     1.605    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[19]
    SLICE_X0Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.849     1.797    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X0Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
                         clock pessimism             -0.372     1.425    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.076     1.501    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.568     1.398    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X9Y43          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.539 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[11]/Q
                         net (fo=1, routed)           0.052     1.591    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[11]
    SLICE_X8Y43          LUT3 (Prop_lut3_I2_O)        0.045     1.636 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[11]_i_1/O
                         net (fo=1, routed)           0.000     1.636    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[11]
    SLICE_X8Y43          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.836     1.784    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X8Y43          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]/C
                         clock pessimism             -0.373     1.411    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.121     1.532    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y47     design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X7Y46     design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X7Y46     design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X4Y48     design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y47     design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y47     design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y44     design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y44     design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y44     design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out100_design_1_clk_wiz_0_0
  To Clock:  clk_out100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 2.398ns (62.121%)  route 1.462ns (37.879%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.667     1.670    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X34Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.478     2.148 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.616     2.764    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     3.591 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.591    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.705 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.705    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.819 r  design_1_i/game_clock_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.819    design_1_i/game_clock_0/U0/counter0_carry__1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.933 r  design_1_i/game_clock_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.933    design_1_i/game_clock_0/U0/counter0_carry__2_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.047 r  design_1_i/game_clock_0/U0/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.047    design_1_i/game_clock_0/U0/counter0_carry__3_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.381 r  design_1_i/game_clock_0/U0/counter0_carry__4/O[1]
                         net (fo=1, routed)           0.846     5.227    design_1_i/game_clock_0/U0/data0[22]
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.303     5.530 r  design_1_i/game_clock_0/U0/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     5.530    design_1_i/game_clock_0/U0/counter_0[22]
    SLICE_X32Y20         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.489    11.492    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X32Y20         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[22]/C
                         clock pessimism              0.105    11.597    
                         clock uncertainty           -0.088    11.509    
    SLICE_X32Y20         FDCE (Setup_fdce_C_D)        0.081    11.590    design_1_i/game_clock_0/U0/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         11.590    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 2.284ns (60.969%)  route 1.462ns (39.031%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.667     1.670    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X34Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.478     2.148 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.616     2.764    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     3.591 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.591    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.705 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.705    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.819 r  design_1_i/game_clock_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.819    design_1_i/game_clock_0/U0/counter0_carry__1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.933 r  design_1_i/game_clock_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.933    design_1_i/game_clock_0/U0/counter0_carry__2_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.267 r  design_1_i/game_clock_0/U0/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.846     5.113    design_1_i/game_clock_0/U0/data0[18]
    SLICE_X32Y19         LUT2 (Prop_lut2_I1_O)        0.303     5.416 r  design_1_i/game_clock_0/U0/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     5.416    design_1_i/game_clock_0/U0/counter_0[18]
    SLICE_X32Y19         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.489    11.492    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X32Y19         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[18]/C
                         clock pessimism              0.105    11.597    
                         clock uncertainty           -0.088    11.509    
    SLICE_X32Y19         FDCE (Setup_fdce_C_D)        0.081    11.590    design_1_i/game_clock_0/U0/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         11.590    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.288ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 2.170ns (59.743%)  route 1.462ns (40.257%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.667     1.670    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X34Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.478     2.148 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.616     2.764    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     3.591 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.591    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.705 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.705    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.819 r  design_1_i/game_clock_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.819    design_1_i/game_clock_0/U0/counter0_carry__1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.153 r  design_1_i/game_clock_0/U0/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.846     4.999    design_1_i/game_clock_0/U0/data0[14]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.303     5.302 r  design_1_i/game_clock_0/U0/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     5.302    design_1_i/game_clock_0/U0/counter_0[14]
    SLICE_X32Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.490    11.493    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X32Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[14]/C
                         clock pessimism              0.105    11.598    
                         clock uncertainty           -0.088    11.510    
    SLICE_X32Y18         FDCE (Setup_fdce_C_D)        0.081    11.591    design_1_i/game_clock_0/U0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         11.591    
                         arrival time                          -5.302    
  -------------------------------------------------------------------
                         slack                                  6.288    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 2.306ns (63.420%)  route 1.330ns (36.580%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.667     1.670    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X34Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.478     2.148 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.616     2.764    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     3.591 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.591    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.705 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.705    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.819 r  design_1_i/game_clock_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.819    design_1_i/game_clock_0/U0/counter0_carry__1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.933 r  design_1_i/game_clock_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.933    design_1_i/game_clock_0/U0/counter0_carry__2_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.047 r  design_1_i/game_clock_0/U0/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.047    design_1_i/game_clock_0/U0/counter0_carry__3_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.269 r  design_1_i/game_clock_0/U0/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.714     4.983    design_1_i/game_clock_0/U0/data0[21]
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.323     5.306 r  design_1_i/game_clock_0/U0/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     5.306    design_1_i/game_clock_0/U0/counter_0[21]
    SLICE_X32Y20         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.489    11.492    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X32Y20         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[21]/C
                         clock pessimism              0.105    11.597    
                         clock uncertainty           -0.088    11.509    
    SLICE_X32Y20         FDCE (Setup_fdce_C_D)        0.118    11.627    design_1_i/game_clock_0/U0/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         11.627    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 2.080ns (58.278%)  route 1.489ns (41.722%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.667     1.670    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X34Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.478     2.148 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.616     2.764    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     3.591 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.591    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.705 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.705    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.819 r  design_1_i/game_clock_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.819    design_1_i/game_clock_0/U0/counter0_carry__1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.041 r  design_1_i/game_clock_0/U0/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.873     4.914    design_1_i/game_clock_0/U0/data0[13]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.325     5.239 r  design_1_i/game_clock_0/U0/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     5.239    design_1_i/game_clock_0/U0/counter_0[13]
    SLICE_X32Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.490    11.493    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X32Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[13]/C
                         clock pessimism              0.105    11.598    
                         clock uncertainty           -0.088    11.510    
    SLICE_X32Y18         FDCE (Setup_fdce_C_D)        0.118    11.628    design_1_i/game_clock_0/U0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         11.628    
                         arrival time                          -5.239    
  -------------------------------------------------------------------
                         slack                                  6.389    

Slack (MET) :             6.435ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 2.192ns (62.236%)  route 1.330ns (37.764%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.667     1.670    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X34Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.478     2.148 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.616     2.764    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     3.591 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.591    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.705 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.705    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.819 r  design_1_i/game_clock_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.819    design_1_i/game_clock_0/U0/counter0_carry__1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.933 r  design_1_i/game_clock_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.933    design_1_i/game_clock_0/U0/counter0_carry__2_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.155 r  design_1_i/game_clock_0/U0/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.714     4.869    design_1_i/game_clock_0/U0/data0[17]
    SLICE_X32Y19         LUT2 (Prop_lut2_I1_O)        0.323     5.192 r  design_1_i/game_clock_0/U0/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     5.192    design_1_i/game_clock_0/U0/counter_0[17]
    SLICE_X32Y19         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.489    11.492    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X32Y19         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[17]/C
                         clock pessimism              0.105    11.597    
                         clock uncertainty           -0.088    11.509    
    SLICE_X32Y19         FDCE (Setup_fdce_C_D)        0.118    11.627    design_1_i/game_clock_0/U0/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         11.627    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  6.435    

Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 2.266ns (65.115%)  route 1.214ns (34.885%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.667     1.670    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X34Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.478     2.148 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.616     2.764    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     3.591 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.591    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.705 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.705    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.819 r  design_1_i/game_clock_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.819    design_1_i/game_clock_0/U0/counter0_carry__1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.933 r  design_1_i/game_clock_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.933    design_1_i/game_clock_0/U0/counter0_carry__2_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.246 r  design_1_i/game_clock_0/U0/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.598     4.844    design_1_i/game_clock_0/U0/data0[20]
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.306     5.150 r  design_1_i/game_clock_0/U0/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     5.150    design_1_i/game_clock_0/U0/counter_0[20]
    SLICE_X32Y20         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.489    11.492    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X32Y20         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[20]/C
                         clock pessimism              0.105    11.597    
                         clock uncertainty           -0.088    11.509    
    SLICE_X32Y20         FDCE (Setup_fdce_C_D)        0.077    11.586    design_1_i/game_clock_0/U0/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         11.586    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  6.436    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 2.056ns (58.960%)  route 1.431ns (41.040%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.667     1.670    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X34Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.478     2.148 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.616     2.764    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     3.591 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.591    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.705 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.705    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.039 r  design_1_i/game_clock_0/U0/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.815     4.854    design_1_i/game_clock_0/U0/data0[10]
    SLICE_X34Y17         LUT2 (Prop_lut2_I1_O)        0.303     5.157 r  design_1_i/game_clock_0/U0/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     5.157    design_1_i/game_clock_0/U0/counter_0[10]
    SLICE_X34Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.492    11.495    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X34Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[10]/C
                         clock pessimism              0.139    11.634    
                         clock uncertainty           -0.088    11.546    
    SLICE_X34Y17         FDCE (Setup_fdce_C_D)        0.077    11.623    design_1_i/game_clock_0/U0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         11.623    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.490ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 2.328ns (67.154%)  route 1.139ns (32.846%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.667     1.670    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X34Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.478     2.148 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.616     2.764    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     3.591 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.591    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.705 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.705    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.819 r  design_1_i/game_clock_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.819    design_1_i/game_clock_0/U0/counter0_carry__1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.933 r  design_1_i/game_clock_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.933    design_1_i/game_clock_0/U0/counter0_carry__2_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.047 r  design_1_i/game_clock_0/U0/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.047    design_1_i/game_clock_0/U0/counter0_carry__3_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.286 r  design_1_i/game_clock_0/U0/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.522     4.809    design_1_i/game_clock_0/U0/data0[23]
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.328     5.137 r  design_1_i/game_clock_0/U0/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     5.137    design_1_i/game_clock_0/U0/counter_0[23]
    SLICE_X32Y20         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.489    11.492    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X32Y20         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[23]/C
                         clock pessimism              0.105    11.597    
                         clock uncertainty           -0.088    11.509    
    SLICE_X32Y20         FDCE (Setup_fdce_C_D)        0.118    11.627    design_1_i/game_clock_0/U0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         11.627    
                         arrival time                          -5.137    
  -------------------------------------------------------------------
                         slack                                  6.490    

Slack (MET) :             6.545ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 1.874ns (54.320%)  route 1.576ns (45.680%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.667     1.670    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X34Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.478     2.148 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.616     2.764    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     3.591 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.591    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.830 r  design_1_i/game_clock_0/U0/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.959     4.790    design_1_i/game_clock_0/U0/data0[7]
    SLICE_X34Y16         LUT2 (Prop_lut2_I1_O)        0.330     5.120 r  design_1_i/game_clock_0/U0/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     5.120    design_1_i/game_clock_0/U0/counter_0[7]
    SLICE_X34Y16         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.493    11.496    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X34Y16         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[7]/C
                         clock pessimism              0.139    11.635    
                         clock uncertainty           -0.088    11.547    
    SLICE_X34Y16         FDCE (Setup_fdce_C_D)        0.118    11.665    design_1_i/game_clock_0/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -5.120    
  -------------------------------------------------------------------
                         slack                                  6.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/seven_segment_clock_0/U0/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_segment_clock_0/U0/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.335%)  route 0.133ns (41.665%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.588     0.590    design_1_i/seven_segment_clock_0/U0/clk_100mhz
    SLICE_X41Y15         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDCE (Prop_fdce_C_Q)         0.141     0.731 f  design_1_i/seven_segment_clock_0/U0/counter_reg[0]/Q
                         net (fo=3, routed)           0.133     0.863    design_1_i/seven_segment_clock_0/U0/counter[0]
    SLICE_X41Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.908 r  design_1_i/seven_segment_clock_0/U0/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.908    design_1_i/seven_segment_clock_0/U0/counter_0[0]
    SLICE_X41Y15         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.855     0.857    design_1_i/seven_segment_clock_0/U0/clk_100mhz
    SLICE_X41Y15         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[0]/C
                         clock pessimism             -0.267     0.590    
    SLICE_X41Y15         FDCE (Hold_fdce_C_D)         0.092     0.682    design_1_i/seven_segment_clock_0/U0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 design_1_i/seven_segment_clock_0/U0/clk_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_segment_clock_0/U0/clk_state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.586     0.588    design_1_i/seven_segment_clock_0/U0/clk_100mhz
    SLICE_X39Y15         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/clk_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDCE (Prop_fdce_C_Q)         0.141     0.729 r  design_1_i/seven_segment_clock_0/U0/clk_state_reg/Q
                         net (fo=18, routed)          0.183     0.911    design_1_i/seven_segment_clock_0/U0/clk_10khz
    SLICE_X39Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.956 r  design_1_i/seven_segment_clock_0/U0/clk_state_i_1/O
                         net (fo=1, routed)           0.000     0.956    design_1_i/seven_segment_clock_0/U0/clk_state_i_1_n_0
    SLICE_X39Y15         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/clk_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.853     0.855    design_1_i/seven_segment_clock_0/U0/clk_100mhz
    SLICE_X39Y15         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/clk_state_reg/C
                         clock pessimism             -0.267     0.588    
    SLICE_X39Y15         FDCE (Hold_fdce_C_D)         0.091     0.679    design_1_i/seven_segment_clock_0/U0/clk_state_reg
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/clk_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/clk_state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.279%)  route 0.224ns (51.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.559     0.561    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X34Y15         FDCE                                         r  design_1_i/game_clock_0/U0/clk_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.164     0.725 r  design_1_i/game_clock_0/U0/clk_state_reg/Q
                         net (fo=23, routed)          0.224     0.949    design_1_i/game_clock_0/U0/clk_10hz
    SLICE_X34Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.994 r  design_1_i/game_clock_0/U0/clk_state_i_1/O
                         net (fo=1, routed)           0.000     0.994    design_1_i/game_clock_0/U0/clk_state_i_1_n_0
    SLICE_X34Y15         FDCE                                         r  design_1_i/game_clock_0/U0/clk_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.826     0.828    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X34Y15         FDCE                                         r  design_1_i/game_clock_0/U0/clk_state_reg/C
                         clock pessimism             -0.267     0.561    
    SLICE_X34Y15         FDCE (Hold_fdce_C_D)         0.120     0.681    design_1_i/game_clock_0/U0/clk_state_reg
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.950%)  route 0.280ns (60.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.559     0.561    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X35Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  design_1_i/game_clock_0/U0/counter_reg[0]/Q
                         net (fo=3, routed)           0.103     0.805    design_1_i/game_clock_0/U0/counter[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.850 r  design_1_i/game_clock_0/U0/counter[0]_i_1/O
                         net (fo=1, routed)           0.176     1.026    design_1_i/game_clock_0/U0/counter_0[0]
    SLICE_X35Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.826     0.828    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X35Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[0]/C
                         clock pessimism             -0.267     0.561    
    SLICE_X35Y15         FDCE (Hold_fdce_C_D)         0.070     0.631    design_1_i/game_clock_0/U0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 design_1_i/seven_segment_clock_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_segment_clock_0/U0/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.275ns (45.317%)  route 0.332ns (54.683%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.588     0.590    design_1_i/seven_segment_clock_0/U0/clk_100mhz
    SLICE_X41Y15         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDCE (Prop_fdce_C_Q)         0.128     0.718 f  design_1_i/seven_segment_clock_0/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.155     0.872    design_1_i/seven_segment_clock_0/U0/counter[3]
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.099     0.971 r  design_1_i/seven_segment_clock_0/U0/clk_state_i_2/O
                         net (fo=14, routed)          0.177     1.148    design_1_i/seven_segment_clock_0/U0/clk_state_i_2_n_0
    SLICE_X39Y16         LUT2 (Prop_lut2_I0_O)        0.048     1.196 r  design_1_i/seven_segment_clock_0/U0/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.196    design_1_i/seven_segment_clock_0/U0/counter_0[7]
    SLICE_X39Y16         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.852     0.854    design_1_i/seven_segment_clock_0/U0/clk_100mhz
    SLICE_X39Y16         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[7]/C
                         clock pessimism             -0.233     0.621    
    SLICE_X39Y16         FDCE (Hold_fdce_C_D)         0.107     0.728    design_1_i/seven_segment_clock_0/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 design_1_i/seven_segment_clock_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_segment_clock_0/U0/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.272ns (45.045%)  route 0.332ns (54.955%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.588     0.590    design_1_i/seven_segment_clock_0/U0/clk_100mhz
    SLICE_X41Y15         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDCE (Prop_fdce_C_Q)         0.128     0.718 f  design_1_i/seven_segment_clock_0/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.155     0.872    design_1_i/seven_segment_clock_0/U0/counter[3]
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.099     0.971 r  design_1_i/seven_segment_clock_0/U0/clk_state_i_2/O
                         net (fo=14, routed)          0.177     1.148    design_1_i/seven_segment_clock_0/U0/clk_state_i_2_n_0
    SLICE_X39Y16         LUT2 (Prop_lut2_I0_O)        0.045     1.193 r  design_1_i/seven_segment_clock_0/U0/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.193    design_1_i/seven_segment_clock_0/U0/counter_0[6]
    SLICE_X39Y16         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.852     0.854    design_1_i/seven_segment_clock_0/U0/clk_100mhz
    SLICE_X39Y16         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[6]/C
                         clock pessimism             -0.233     0.621    
    SLICE_X39Y16         FDCE (Hold_fdce_C_D)         0.091     0.712    design_1_i/seven_segment_clock_0/U0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 design_1_i/seven_segment_clock_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_segment_clock_0/U0/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.275ns (45.789%)  route 0.326ns (54.211%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.588     0.590    design_1_i/seven_segment_clock_0/U0/clk_100mhz
    SLICE_X41Y15         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDCE (Prop_fdce_C_Q)         0.128     0.718 f  design_1_i/seven_segment_clock_0/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.155     0.872    design_1_i/seven_segment_clock_0/U0/counter[3]
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.099     0.971 r  design_1_i/seven_segment_clock_0/U0/clk_state_i_2/O
                         net (fo=14, routed)          0.171     1.142    design_1_i/seven_segment_clock_0/U0/clk_state_i_2_n_0
    SLICE_X41Y15         LUT2 (Prop_lut2_I0_O)        0.048     1.190 r  design_1_i/seven_segment_clock_0/U0/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.190    design_1_i/seven_segment_clock_0/U0/counter_0[3]
    SLICE_X41Y15         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.855     0.857    design_1_i/seven_segment_clock_0/U0/clk_100mhz
    SLICE_X41Y15         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[3]/C
                         clock pessimism             -0.267     0.590    
    SLICE_X41Y15         FDCE (Hold_fdce_C_D)         0.107     0.697    design_1_i/seven_segment_clock_0/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 design_1_i/seven_segment_clock_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_segment_clock_0/U0/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.276ns (45.803%)  route 0.327ns (54.197%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.588     0.590    design_1_i/seven_segment_clock_0/U0/clk_100mhz
    SLICE_X41Y15         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDCE (Prop_fdce_C_Q)         0.128     0.718 f  design_1_i/seven_segment_clock_0/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.155     0.872    design_1_i/seven_segment_clock_0/U0/counter[3]
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.099     0.971 r  design_1_i/seven_segment_clock_0/U0/clk_state_i_2/O
                         net (fo=14, routed)          0.172     1.143    design_1_i/seven_segment_clock_0/U0/clk_state_i_2_n_0
    SLICE_X41Y15         LUT2 (Prop_lut2_I0_O)        0.049     1.192 r  design_1_i/seven_segment_clock_0/U0/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.192    design_1_i/seven_segment_clock_0/U0/counter_0[5]
    SLICE_X41Y15         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.855     0.857    design_1_i/seven_segment_clock_0/U0/clk_100mhz
    SLICE_X41Y15         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[5]/C
                         clock pessimism             -0.267     0.590    
    SLICE_X41Y15         FDCE (Hold_fdce_C_D)         0.107     0.697    design_1_i/seven_segment_clock_0/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 design_1_i/seven_segment_clock_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_segment_clock_0/U0/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.278ns (45.045%)  route 0.339ns (54.955%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.588     0.590    design_1_i/seven_segment_clock_0/U0/clk_100mhz
    SLICE_X41Y15         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDCE (Prop_fdce_C_Q)         0.128     0.718 f  design_1_i/seven_segment_clock_0/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.155     0.872    design_1_i/seven_segment_clock_0/U0/counter[3]
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.099     0.971 r  design_1_i/seven_segment_clock_0/U0/clk_state_i_2/O
                         net (fo=14, routed)          0.185     1.156    design_1_i/seven_segment_clock_0/U0/clk_state_i_2_n_0
    SLICE_X41Y17         LUT2 (Prop_lut2_I0_O)        0.051     1.207 r  design_1_i/seven_segment_clock_0/U0/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.207    design_1_i/seven_segment_clock_0/U0/counter_0[9]
    SLICE_X41Y17         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.853     0.855    design_1_i/seven_segment_clock_0/U0/clk_100mhz
    SLICE_X41Y17         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[9]/C
                         clock pessimism             -0.253     0.602    
    SLICE_X41Y17         FDCE (Hold_fdce_C_D)         0.107     0.709    design_1_i/seven_segment_clock_0/U0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 design_1_i/seven_segment_clock_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_segment_clock_0/U0/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.272ns (45.517%)  route 0.326ns (54.483%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.588     0.590    design_1_i/seven_segment_clock_0/U0/clk_100mhz
    SLICE_X41Y15         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDCE (Prop_fdce_C_Q)         0.128     0.718 f  design_1_i/seven_segment_clock_0/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.155     0.872    design_1_i/seven_segment_clock_0/U0/counter[3]
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.099     0.971 r  design_1_i/seven_segment_clock_0/U0/clk_state_i_2/O
                         net (fo=14, routed)          0.171     1.142    design_1_i/seven_segment_clock_0/U0/clk_state_i_2_n_0
    SLICE_X41Y15         LUT2 (Prop_lut2_I0_O)        0.045     1.187 r  design_1_i/seven_segment_clock_0/U0/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.187    design_1_i/seven_segment_clock_0/U0/counter_0[2]
    SLICE_X41Y15         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.855     0.857    design_1_i/seven_segment_clock_0/U0/clk_100mhz
    SLICE_X41Y15         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[2]/C
                         clock pessimism             -0.267     0.590    
    SLICE_X41Y15         FDCE (Hold_fdce_C_D)         0.091     0.681    design_1_i/seven_segment_clock_0/U0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.507    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out100_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y15     design_1_i/game_clock_0/U0/clk_state_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X35Y15     design_1_i/game_clock_0/U0/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y17     design_1_i/game_clock_0/U0/counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y17     design_1_i/game_clock_0/U0/counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y18     design_1_i/game_clock_0/U0/counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y18     design_1_i/game_clock_0/U0/counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y18     design_1_i/game_clock_0/U0/counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y18     design_1_i/game_clock_0/U0/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y15     design_1_i/game_clock_0/U0/clk_state_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y15     design_1_i/game_clock_0/U0/clk_state_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y15     design_1_i/game_clock_0/U0/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y15     design_1_i/game_clock_0/U0/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y17     design_1_i/game_clock_0/U0/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y17     design_1_i/game_clock_0/U0/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y17     design_1_i/game_clock_0/U0/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y17     design_1_i/game_clock_0/U0/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y18     design_1_i/game_clock_0/U0/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y18     design_1_i/game_clock_0/U0/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y15     design_1_i/game_clock_0/U0/clk_state_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y15     design_1_i/game_clock_0/U0/clk_state_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y15     design_1_i/game_clock_0/U0/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y15     design_1_i/game_clock_0/U0/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y17     design_1_i/game_clock_0/U0/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y17     design_1_i/game_clock_0/U0/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y17     design_1_i/game_clock_0/U0/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y17     design_1_i/game_clock_0/U0/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y18     design_1_i/game_clock_0/U0/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y18     design_1_i/game_clock_0/U0/counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out125_design_1_clk_wiz_0_0
  To Clock:  clk_out125_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out125_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y8      design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y7      design_1_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y26     design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y25     design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y4      design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y3      design_1_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     design_1_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out25_design_1_clk_wiz_0_0
  To Clock:  clk_out25_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       25.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.874ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.759ns  (logic 8.099ns (58.863%)  route 5.660ns (41.137%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 41.579 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.672     1.675    design_1_i/vga_controller_0/U0/clk
    SLICE_X30Y9          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.518     2.193 r  design_1_i/vga_controller_0/U0/h_count_reg[2]/Q
                         net (fo=11, routed)          1.026     3.219    design_1_i/vga_controller_0/U0/h_count_reg[2]
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.124     3.343 r  design_1_i/vga_controller_0/U0/i__carry_i_2__3/O
                         net (fo=1, routed)           0.000     3.343    design_1_i/vga_controller_0/U0/i__carry_i_2__3_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.741 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.855 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.855    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.094 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.992     5.086    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.214     9.300 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.302    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    10.820 f  design_1_i/vga_controller_0/U0/red1/P[20]
                         net (fo=1, routed)           1.331    12.151    design_1_i/vga_controller_0/U0/red1_n_85
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.275 r  design_1_i/vga_controller_0/U0/red0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.275    design_1_i/vga_controller_0/U0/red0_carry__1_i_1_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    12.767 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.718    13.486    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y12         LUT4 (Prop_lut4_I3_O)        0.358    13.844 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           1.590    15.434    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[12]
    SLICE_X42Y6          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.576    41.579    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.105    41.684    
                         clock uncertainty           -0.123    41.561    
    SLICE_X42Y6          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.252    41.309    design_1_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         41.309    
                         arrival time                         -15.434    
  -------------------------------------------------------------------
                         slack                                 25.874    

Slack (MET) :             26.214ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.627ns  (logic 8.073ns (59.242%)  route 5.554ns (40.758%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 41.574 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.672     1.675    design_1_i/vga_controller_0/U0/clk
    SLICE_X30Y9          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.518     2.193 r  design_1_i/vga_controller_0/U0/h_count_reg[2]/Q
                         net (fo=11, routed)          1.026     3.219    design_1_i/vga_controller_0/U0/h_count_reg[2]
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.124     3.343 r  design_1_i/vga_controller_0/U0/i__carry_i_2__3/O
                         net (fo=1, routed)           0.000     3.343    design_1_i/vga_controller_0/U0/i__carry_i_2__3_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.741 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.855 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.855    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.094 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.992     5.086    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.214     9.300 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.302    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    10.820 f  design_1_i/vga_controller_0/U0/red1/P[20]
                         net (fo=1, routed)           1.331    12.151    design_1_i/vga_controller_0/U0/red1_n_85
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.275 r  design_1_i/vga_controller_0/U0/red0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.275    design_1_i/vga_controller_0/U0/red0_carry__1_i_1_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    12.767 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.718    13.486    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y12         LUT4 (Prop_lut4_I2_O)        0.332    13.818 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.485    15.302    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[3]
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.571    41.574    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
                         clock pessimism              0.105    41.679    
                         clock uncertainty           -0.123    41.556    
    SLICE_X42Y13         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    41.517    design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i
  -------------------------------------------------------------------
                         required time                         41.517    
                         arrival time                         -15.302    
  -------------------------------------------------------------------
                         slack                                 26.214    

Slack (MET) :             26.218ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.647ns  (logic 8.073ns (59.154%)  route 5.574ns (40.846%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 41.577 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.672     1.675    design_1_i/vga_controller_0/U0/clk
    SLICE_X30Y9          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.518     2.193 r  design_1_i/vga_controller_0/U0/h_count_reg[2]/Q
                         net (fo=11, routed)          1.026     3.219    design_1_i/vga_controller_0/U0/h_count_reg[2]
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.124     3.343 r  design_1_i/vga_controller_0/U0/i__carry_i_2__3/O
                         net (fo=1, routed)           0.000     3.343    design_1_i/vga_controller_0/U0/i__carry_i_2__3_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.741 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.855 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.855    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.094 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.992     5.086    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.214     9.300 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.302    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    10.820 f  design_1_i/vga_controller_0/U0/red1/P[20]
                         net (fo=1, routed)           1.331    12.151    design_1_i/vga_controller_0/U0/red1_n_85
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.275 r  design_1_i/vga_controller_0/U0/red0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.275    design_1_i/vga_controller_0/U0/red0_carry__1_i_1_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    12.767 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.718    13.486    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y12         LUT4 (Prop_lut4_I2_O)        0.332    13.818 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.505    15.322    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[26]
    SLICE_X38Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.574    41.577    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.105    41.682    
                         clock uncertainty           -0.123    41.559    
    SLICE_X38Y7          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    41.541    design_1_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         41.541    
                         arrival time                         -15.322    
  -------------------------------------------------------------------
                         slack                                 26.218    

Slack (MET) :             26.234ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.627ns  (logic 8.073ns (59.242%)  route 5.554ns (40.758%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 41.574 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.672     1.675    design_1_i/vga_controller_0/U0/clk
    SLICE_X30Y9          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.518     2.193 r  design_1_i/vga_controller_0/U0/h_count_reg[2]/Q
                         net (fo=11, routed)          1.026     3.219    design_1_i/vga_controller_0/U0/h_count_reg[2]
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.124     3.343 r  design_1_i/vga_controller_0/U0/i__carry_i_2__3/O
                         net (fo=1, routed)           0.000     3.343    design_1_i/vga_controller_0/U0/i__carry_i_2__3_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.741 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.855 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.855    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.094 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.992     5.086    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.214     9.300 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.302    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    10.820 f  design_1_i/vga_controller_0/U0/red1/P[20]
                         net (fo=1, routed)           1.331    12.151    design_1_i/vga_controller_0/U0/red1_n_85
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.275 r  design_1_i/vga_controller_0/U0/red0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.275    design_1_i/vga_controller_0/U0/red0_carry__1_i_1_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    12.767 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.718    13.486    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y12         LUT4 (Prop_lut4_I2_O)        0.332    13.818 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.485    15.302    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[6]
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.571    41.574    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.105    41.679    
                         clock uncertainty           -0.123    41.556    
    SLICE_X42Y13         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    41.537    design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         41.537    
                         arrival time                         -15.302    
  -------------------------------------------------------------------
                         slack                                 26.234    

Slack (MET) :             26.267ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.381ns  (logic 8.099ns (60.528%)  route 5.282ns (39.472%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 41.579 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.672     1.675    design_1_i/vga_controller_0/U0/clk
    SLICE_X30Y9          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.518     2.193 r  design_1_i/vga_controller_0/U0/h_count_reg[2]/Q
                         net (fo=11, routed)          1.026     3.219    design_1_i/vga_controller_0/U0/h_count_reg[2]
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.124     3.343 r  design_1_i/vga_controller_0/U0/i__carry_i_2__3/O
                         net (fo=1, routed)           0.000     3.343    design_1_i/vga_controller_0/U0/i__carry_i_2__3_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.741 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.855 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.855    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.094 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.992     5.086    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.214     9.300 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.302    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    10.820 f  design_1_i/vga_controller_0/U0/red1/P[20]
                         net (fo=1, routed)           1.331    12.151    design_1_i/vga_controller_0/U0/red1_n_85
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.275 r  design_1_i/vga_controller_0/U0/red0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.275    design_1_i/vga_controller_0/U0/red0_carry__1_i_1_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    12.767 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.718    13.486    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y12         LUT4 (Prop_lut4_I3_O)        0.358    13.844 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           1.212    15.056    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[13]
    SLICE_X42Y6          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.576    41.579    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/CLK
                         clock pessimism              0.105    41.684    
                         clock uncertainty           -0.123    41.561    
    SLICE_X42Y6          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.238    41.323    design_1_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i
  -------------------------------------------------------------------
                         required time                         41.323    
                         arrival time                         -15.056    
  -------------------------------------------------------------------
                         slack                                 26.267    

Slack (MET) :             26.358ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.478ns  (logic 8.073ns (59.896%)  route 5.405ns (40.104%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 41.574 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.672     1.675    design_1_i/vga_controller_0/U0/clk
    SLICE_X30Y9          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.518     2.193 r  design_1_i/vga_controller_0/U0/h_count_reg[2]/Q
                         net (fo=11, routed)          1.026     3.219    design_1_i/vga_controller_0/U0/h_count_reg[2]
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.124     3.343 r  design_1_i/vga_controller_0/U0/i__carry_i_2__3/O
                         net (fo=1, routed)           0.000     3.343    design_1_i/vga_controller_0/U0/i__carry_i_2__3_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.741 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.855 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.855    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.094 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.992     5.086    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.214     9.300 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.302    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    10.820 f  design_1_i/vga_controller_0/U0/red1/P[20]
                         net (fo=1, routed)           1.331    12.151    design_1_i/vga_controller_0/U0/red1_n_85
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.275 r  design_1_i/vga_controller_0/U0/red0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.275    design_1_i/vga_controller_0/U0/red0_carry__1_i_1_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    12.767 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.718    13.486    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y12         LUT4 (Prop_lut4_I2_O)        0.332    13.818 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.336    15.153    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[4]
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.571    41.574    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.105    41.679    
                         clock uncertainty           -0.123    41.556    
    SLICE_X42Y13         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    41.512    design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         41.512    
                         arrival time                         -15.153    
  -------------------------------------------------------------------
                         slack                                 26.358    

Slack (MET) :             26.371ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.669ns  (logic 8.073ns (59.062%)  route 5.596ns (40.938%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 41.574 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.672     1.675    design_1_i/vga_controller_0/U0/clk
    SLICE_X30Y9          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.518     2.193 r  design_1_i/vga_controller_0/U0/h_count_reg[2]/Q
                         net (fo=11, routed)          1.026     3.219    design_1_i/vga_controller_0/U0/h_count_reg[2]
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.124     3.343 r  design_1_i/vga_controller_0/U0/i__carry_i_2__3/O
                         net (fo=1, routed)           0.000     3.343    design_1_i/vga_controller_0/U0/i__carry_i_2__3_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.741 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.855 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.855    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.094 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.992     5.086    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.214     9.300 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.302    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    10.820 f  design_1_i/vga_controller_0/U0/red1/P[20]
                         net (fo=1, routed)           1.331    12.151    design_1_i/vga_controller_0/U0/red1_n_85
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.275 r  design_1_i/vga_controller_0/U0/red0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.275    design_1_i/vga_controller_0/U0/red0_carry__1_i_1_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    12.767 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.718    13.486    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y12         LUT4 (Prop_lut4_I2_O)        0.332    13.818 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.526    15.344    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[7]
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.571    41.574    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.105    41.679    
                         clock uncertainty           -0.123    41.556    
    SLICE_X42Y13         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    41.715    design_1_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         41.715    
                         arrival time                         -15.344    
  -------------------------------------------------------------------
                         slack                                 26.371    

Slack (MET) :             26.371ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.479ns  (logic 8.073ns (59.891%)  route 5.406ns (40.109%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 41.574 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.672     1.675    design_1_i/vga_controller_0/U0/clk
    SLICE_X30Y9          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.518     2.193 r  design_1_i/vga_controller_0/U0/h_count_reg[2]/Q
                         net (fo=11, routed)          1.026     3.219    design_1_i/vga_controller_0/U0/h_count_reg[2]
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.124     3.343 r  design_1_i/vga_controller_0/U0/i__carry_i_2__3/O
                         net (fo=1, routed)           0.000     3.343    design_1_i/vga_controller_0/U0/i__carry_i_2__3_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.741 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.855 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.855    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.094 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.992     5.086    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.214     9.300 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.302    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    10.820 f  design_1_i/vga_controller_0/U0/red1/P[20]
                         net (fo=1, routed)           1.331    12.151    design_1_i/vga_controller_0/U0/red1_n_85
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.275 r  design_1_i/vga_controller_0/U0/red0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.275    design_1_i/vga_controller_0/U0/red0_carry__1_i_1_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    12.767 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.718    13.486    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y12         LUT4 (Prop_lut4_I2_O)        0.332    13.818 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.337    15.154    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[5]
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.571    41.574    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.105    41.679    
                         clock uncertainty           -0.123    41.556    
    SLICE_X42Y13         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    41.526    design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         41.526    
                         arrival time                         -15.154    
  -------------------------------------------------------------------
                         slack                                 26.371    

Slack (MET) :             26.373ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.458ns  (logic 8.073ns (59.986%)  route 5.385ns (40.014%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 41.577 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.672     1.675    design_1_i/vga_controller_0/U0/clk
    SLICE_X30Y9          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.518     2.193 r  design_1_i/vga_controller_0/U0/h_count_reg[2]/Q
                         net (fo=11, routed)          1.026     3.219    design_1_i/vga_controller_0/U0/h_count_reg[2]
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.124     3.343 r  design_1_i/vga_controller_0/U0/i__carry_i_2__3/O
                         net (fo=1, routed)           0.000     3.343    design_1_i/vga_controller_0/U0/i__carry_i_2__3_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.741 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.855 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.855    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.094 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.992     5.086    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.214     9.300 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.302    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    10.820 f  design_1_i/vga_controller_0/U0/red1/P[20]
                         net (fo=1, routed)           1.331    12.151    design_1_i/vga_controller_0/U0/red1_n_85
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.275 r  design_1_i/vga_controller_0/U0/red0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.275    design_1_i/vga_controller_0/U0/red0_carry__1_i_1_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    12.767 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.718    13.486    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y12         LUT4 (Prop_lut4_I2_O)        0.332    13.818 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.316    15.133    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[25]
    SLICE_X38Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.574    41.577    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.105    41.682    
                         clock uncertainty           -0.123    41.559    
    SLICE_X38Y7          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    41.507    design_1_i/hdmi_tx_0/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         41.507    
                         arrival time                         -15.133    
  -------------------------------------------------------------------
                         slack                                 26.373    

Slack (MET) :             26.467ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[27].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.191ns  (logic 8.099ns (61.396%)  route 5.092ns (38.604%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 41.579 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.672     1.675    design_1_i/vga_controller_0/U0/clk
    SLICE_X30Y9          FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.518     2.193 r  design_1_i/vga_controller_0/U0/h_count_reg[2]/Q
                         net (fo=11, routed)          1.026     3.219    design_1_i/vga_controller_0/U0/h_count_reg[2]
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.124     3.343 r  design_1_i/vga_controller_0/U0/i__carry_i_2__3/O
                         net (fo=1, routed)           0.000     3.343    design_1_i/vga_controller_0/U0/i__carry_i_2__3_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.741 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.741    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.855 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.855    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.094 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.992     5.086    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.214     9.300 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.302    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    10.820 f  design_1_i/vga_controller_0/U0/red1/P[20]
                         net (fo=1, routed)           1.331    12.151    design_1_i/vga_controller_0/U0/red1_n_85
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.275 r  design_1_i/vga_controller_0/U0/red0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.275    design_1_i/vga_controller_0/U0/red0_carry__1_i_1_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    12.767 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.718    13.486    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y12         LUT4 (Prop_lut4_I3_O)        0.358    13.844 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           1.023    14.866    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[14]
    SLICE_X42Y6          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[27].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.576    41.579    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[27].srl16_i/CLK
                         clock pessimism              0.105    41.684    
                         clock uncertainty           -0.123    41.561    
    SLICE_X42Y6          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.227    41.334    design_1_i/hdmi_tx_0/inst/srldly_0/srl[27].srl16_i
  -------------------------------------------------------------------
                         required time                         41.334    
                         arrival time                         -14.866    
  -------------------------------------------------------------------
                         slack                                 26.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encg/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.592     0.594    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y3          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.049     0.807    design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg_n_0_[5]
    SLICE_X43Y3          LUT5 (Prop_lut5_I1_O)        0.045     0.852 r  design_1_i/hdmi_tx_0/inst/encg/dout[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.852    design_1_i/hdmi_tx_0/inst/encg/dout[5]_i_1__0_n_0
    SLICE_X43Y3          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y3          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[5]/C
                         clock pessimism             -0.256     0.607    
    SLICE_X43Y3          FDCE (Hold_fdce_C_D)         0.092     0.699    design_1_i/hdmi_tx_0/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.990%)  route 0.114ns (38.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.591     0.593    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X40Y7          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.114     0.848    design_1_i/hdmi_tx_0/inst/encb/q_m_reg[6]
    SLICE_X39Y8          LUT6 (Prop_lut6_I5_O)        0.045     0.893 r  design_1_i/hdmi_tx_0/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000     0.893    design_1_i/hdmi_tx_0/inst/encb/dout[6]
    SLICE_X39Y8          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.858     0.860    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X39Y8          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/dout_reg[6]/C
                         clock pessimism             -0.233     0.627    
    SLICE_X39Y8          FDCE (Hold_fdce_C_D)         0.092     0.719    design_1_i/hdmi_tx_0/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encg/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.592     0.594    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y3          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.082     0.840    design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg_n_0_[0]
    SLICE_X43Y3          LUT5 (Prop_lut5_I1_O)        0.045     0.885 r  design_1_i/hdmi_tx_0/inst/encg/dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.885    design_1_i/hdmi_tx_0/inst/encg/dout[0]_i_1__0_n_0
    SLICE_X43Y3          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y3          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[0]/C
                         clock pessimism             -0.256     0.607    
    SLICE_X43Y3          FDCE (Hold_fdce_C_D)         0.091     0.698    design_1_i/hdmi_tx_0/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encb/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.750%)  route 0.110ns (37.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.591     0.593    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y7          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.110     0.844    design_1_i/hdmi_tx_0/inst/encb/q_m_reg[5]
    SLICE_X41Y9          LUT6 (Prop_lut6_I0_O)        0.045     0.889 r  design_1_i/hdmi_tx_0/inst/encb/dout[5]_i_1/O
                         net (fo=1, routed)           0.000     0.889    design_1_i/hdmi_tx_0/inst/encb/dout[5]
    SLICE_X41Y9          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.860     0.862    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y9          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/dout_reg[5]/C
                         clock pessimism             -0.253     0.609    
    SLICE_X41Y9          FDCE (Hold_fdce_C_D)         0.092     0.701    design_1_i/hdmi_tx_0/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encb/vdin_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.589     0.591    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X39Y7          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encb/vdin_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  design_1_i/hdmi_tx_0/inst/encb/vdin_q_reg[6]/Q
                         net (fo=5, routed)           0.137     0.869    design_1_i/hdmi_tx_0/inst/encb/p_0_in0_in
    SLICE_X40Y7          LUT5 (Prop_lut5_I4_O)        0.045     0.914 r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.914    design_1_i/hdmi_tx_0/inst/encb/q_m_6
    SLICE_X40Y7          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.860     0.862    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X40Y7          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[6]/C
                         clock pessimism             -0.233     0.629    
    SLICE_X40Y7          FDRE (Hold_fdre_C_D)         0.092     0.721    design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encg/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.179%)  route 0.123ns (39.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.592     0.594    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y4          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  design_1_i/hdmi_tx_0/inst/encg/n1d_reg[3]/Q
                         net (fo=4, routed)           0.123     0.858    design_1_i/hdmi_tx_0/inst/encg/n1d[3]
    SLICE_X41Y3          LUT6 (Prop_lut6_I3_O)        0.045     0.903 r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.903    design_1_i/hdmi_tx_0/inst/encg/q_m_1
    SLICE_X41Y3          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y3          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism             -0.253     0.610    
    SLICE_X41Y3          FDRE (Hold_fdre_C_D)         0.091     0.701    design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encg/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.706%)  route 0.135ns (39.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.592     0.594    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y4          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  design_1_i/hdmi_tx_0/inst/encg/vdin_q_reg[5]/Q
                         net (fo=5, routed)           0.135     0.893    design_1_i/hdmi_tx_0/inst/encg/p_0_in1_in
    SLICE_X42Y3          LUT5 (Prop_lut5_I0_O)        0.045     0.938 r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.938    design_1_i/hdmi_tx_0/inst/encg/q_m_6
    SLICE_X42Y3          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y3          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]/C
                         clock pessimism             -0.253     0.610    
    SLICE_X42Y3          FDRE (Hold_fdre_C_D)         0.121     0.731    design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encb/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.591     0.593    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y7          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.139     0.873    design_1_i/hdmi_tx_0/inst/encb/q_m_reg[2]
    SLICE_X41Y8          LUT6 (Prop_lut6_I5_O)        0.045     0.918 r  design_1_i/hdmi_tx_0/inst/encb/dout[2]_i_1/O
                         net (fo=1, routed)           0.000     0.918    design_1_i/hdmi_tx_0/inst/encb/dout[2]
    SLICE_X41Y8          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.860     0.862    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y8          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/dout_reg[2]/C
                         clock pessimism             -0.253     0.609    
    SLICE_X41Y8          FDCE (Hold_fdce_C_D)         0.092     0.701    design_1_i/hdmi_tx_0/inst/encb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encb/vdin_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.099%)  route 0.171ns (47.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.589     0.591    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X39Y7          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encb/vdin_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  design_1_i/hdmi_tx_0/inst/encb/vdin_q_reg[2]/Q
                         net (fo=6, routed)           0.171     0.903    design_1_i/hdmi_tx_0/inst/encb/p_0_in4_in
    SLICE_X41Y7          LUT5 (Prop_lut5_I3_O)        0.045     0.948 r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.948    design_1_i/hdmi_tx_0/inst/encb/q_m_4
    SLICE_X41Y7          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.860     0.862    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y7          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[4]/C
                         clock pessimism             -0.233     0.629    
    SLICE_X41Y7          FDRE (Hold_fdre_C_D)         0.092     0.721    design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encr/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.989%)  route 0.151ns (42.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.583     0.585    design_1_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y20         FDRE                                         r  design_1_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164     0.749 r  design_1_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.151     0.900    design_1_i/hdmi_tx_0/inst/encr/q_m_reg_reg_n_0_[5]
    SLICE_X42Y22         LUT5 (Prop_lut5_I1_O)        0.045     0.945 r  design_1_i/hdmi_tx_0/inst/encr/dout[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.945    design_1_i/hdmi_tx_0/inst/encr/dout[5]_i_1__1_n_0
    SLICE_X42Y22         FDCE                                         r  design_1_i/hdmi_tx_0/inst/encr/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.848     0.850    design_1_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y22         FDCE                                         r  design_1_i/hdmi_tx_0/inst/encr/dout_reg[5]/C
                         clock pessimism             -0.253     0.597    
    SLICE_X42Y22         FDCE (Hold_fdce_C_D)         0.121     0.718    design_1_i/hdmi_tx_0/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out25_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y8      design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y7      design_1_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y26     design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y25     design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y4      design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y3      design_1_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y24     design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y23     design_1_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y13     design_1_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.332ns  (logic 0.124ns (9.306%)  route 1.208ns (90.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.208     1.208    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X19Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.332 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.332    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X19Y39         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.501     3.259    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X19Y39         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.045ns (7.384%)  route 0.564ns (92.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.564     0.564    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X19Y39         LUT1 (Prop_lut1_I0_O)        0.045     0.609 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.609    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X19Y39         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.831     1.779    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X19Y39         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           117 Endpoints
Min Delay           117 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/seven_segment_display_0/U0/cathodes_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathodes_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.237ns  (logic 4.114ns (49.944%)  route 4.123ns (50.056%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE                         0.000     0.000 r  design_1_i/seven_segment_display_0/U0/cathodes_reg[4]/C
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/seven_segment_display_0/U0/cathodes_reg[4]/Q
                         net (fo=1, routed)           4.123     4.641    cathodes_0_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.596     8.237 r  cathodes_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.237    cathodes_0[4]
    M17                                                               r  cathodes_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_segment_display_0/U0/anodes_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            anodes_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.003ns  (logic 4.137ns (51.695%)  route 3.866ns (48.305%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDPE                         0.000     0.000 r  design_1_i/seven_segment_display_0/U0/anodes_reg[3]/C
    SLICE_X41Y18         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  design_1_i/seven_segment_display_0/U0/anodes_reg[3]/Q
                         net (fo=1, routed)           3.866     4.285    anodes_0_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         3.718     8.003 r  anodes_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.003    anodes_0[3]
    L16                                                               r  anodes_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_segment_display_0/U0/anodes_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            anodes_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.976ns  (logic 4.045ns (50.720%)  route 3.931ns (49.280%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDPE                         0.000     0.000 r  design_1_i/seven_segment_display_0/U0/anodes_reg[2]/C
    SLICE_X41Y18         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  design_1_i/seven_segment_display_0/U0/anodes_reg[2]/Q
                         net (fo=1, routed)           3.931     4.387    anodes_0_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         3.589     7.976 r  anodes_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.976    anodes_0[2]
    M18                                                               r  anodes_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_segment_display_0/U0/cathodes_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathodes_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.831ns  (logic 4.185ns (53.443%)  route 3.646ns (46.557%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE                         0.000     0.000 r  design_1_i/seven_segment_display_0/U0/cathodes_reg[6]/C
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/seven_segment_display_0/U0/cathodes_reg[6]/Q
                         net (fo=1, routed)           3.646     4.124    cathodes_0_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         3.707     7.831 r  cathodes_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.831    cathodes_0[6]
    H18                                                               r  cathodes_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_segment_display_0/U0/cathodes_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathodes_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.711ns  (logic 4.183ns (54.241%)  route 3.529ns (45.759%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE                         0.000     0.000 r  design_1_i/seven_segment_display_0/U0/cathodes_reg[2]/C
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/seven_segment_display_0/U0/cathodes_reg[2]/Q
                         net (fo=1, routed)           3.529     4.007    cathodes_0_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.705     7.711 r  cathodes_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.711    cathodes_0[2]
    J18                                                               r  cathodes_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_segment_display_0/U0/anodes_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodes_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.488ns  (logic 3.999ns (53.404%)  route 3.489ns (46.596%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDCE                         0.000     0.000 r  design_1_i/seven_segment_display_0/U0/anodes_reg[0]/C
    SLICE_X41Y18         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/seven_segment_display_0/U0/anodes_reg[0]/Q
                         net (fo=1, routed)           3.489     3.945    anodes_0_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.543     7.488 r  anodes_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.488    anodes_0[0]
    K19                                                               r  anodes_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_segment_display_0/U0/anodes_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            anodes_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.433ns  (logic 3.969ns (53.402%)  route 3.464ns (46.598%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDPE                         0.000     0.000 r  design_1_i/seven_segment_display_0/U0/anodes_reg[1]/C
    SLICE_X41Y18         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  design_1_i/seven_segment_display_0/U0/anodes_reg[1]/Q
                         net (fo=1, routed)           3.464     3.920    anodes_0_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.513     7.433 r  anodes_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.433    anodes_0[1]
    H17                                                               r  anodes_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_segment_display_0/U0/cathodes_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathodes_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.052ns  (logic 4.034ns (57.195%)  route 3.019ns (42.805%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE                         0.000     0.000 r  design_1_i/seven_segment_display_0/U0/cathodes_reg[1]/C
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/seven_segment_display_0/U0/cathodes_reg[1]/Q
                         net (fo=1, routed)           3.019     3.537    cathodes_0_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.516     7.052 r  cathodes_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.052    cathodes_0[1]
    H15                                                               r  cathodes_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_segment_display_0/U0/cathodes_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathodes_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.014ns  (logic 4.017ns (57.269%)  route 2.997ns (42.731%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE                         0.000     0.000 r  design_1_i/seven_segment_display_0/U0/cathodes_reg[0]/C
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/seven_segment_display_0/U0/cathodes_reg[0]/Q
                         net (fo=1, routed)           2.997     3.453    cathodes_0_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.561     7.014 r  cathodes_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.014    cathodes_0[0]
    K14                                                               r  cathodes_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_segment_display_0/U0/cathodes_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathodes_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.803ns  (logic 4.171ns (61.312%)  route 2.632ns (38.688%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE                         0.000     0.000 r  design_1_i/seven_segment_display_0/U0/cathodes_reg[5]/C
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/seven_segment_display_0/U0/cathodes_reg[5]/Q
                         net (fo=1, routed)           2.632     3.110    cathodes_0_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         3.693     6.803 r  cathodes_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.803    cathodes_0[5]
    J16                                                               r  cathodes_0[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/seven_segment_display_0/U0/number_value_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/seven_segment_display_0/U0/cathodes_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.209ns (61.954%)  route 0.128ns (38.046%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE                         0.000     0.000 r  design_1_i/seven_segment_display_0/U0/number_value_reg[2]/C
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/seven_segment_display_0/U0/number_value_reg[2]/Q
                         net (fo=7, routed)           0.128     0.292    design_1_i/seven_segment_display_0/U0/number_value[2]
    SLICE_X39Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.337 r  design_1_i/seven_segment_display_0/U0/cathodes[0]_i_1/O
                         net (fo=1, routed)           0.000     0.337    design_1_i/seven_segment_display_0/U0/cathodes[0]_i_1_n_0
    SLICE_X39Y17         FDRE                                         r  design_1_i/seven_segment_display_0/U0/cathodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_segment_display_0/U0/digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/seven_segment_display_0/U0/anodes_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.779%)  route 0.180ns (49.221%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDCE                         0.000     0.000 r  design_1_i/seven_segment_display_0/U0/digit_select_reg[0]/C
    SLICE_X41Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/seven_segment_display_0/U0/digit_select_reg[0]/Q
                         net (fo=13, routed)          0.180     0.321    design_1_i/seven_segment_display_0/U0/digit_select[0]
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.045     0.366 r  design_1_i/seven_segment_display_0/U0/anodes[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    design_1_i/seven_segment_display_0/U0/anodes[1]_i_1_n_0
    SLICE_X41Y18         FDPE                                         r  design_1_i/seven_segment_display_0/U0/anodes_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_segment_display_0/U0/digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/seven_segment_display_0/U0/digit_select_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDCE                         0.000     0.000 r  design_1_i/seven_segment_display_0/U0/digit_select_reg[0]/C
    SLICE_X41Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/seven_segment_display_0/U0/digit_select_reg[0]/Q
                         net (fo=13, routed)          0.181     0.322    design_1_i/seven_segment_display_0/U0/digit_select[0]
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.367 r  design_1_i/seven_segment_display_0/U0/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000     0.367    design_1_i/seven_segment_display_0/U0/p_0_in[0]
    SLICE_X41Y18         FDCE                                         r  design_1_i/seven_segment_display_0/U0/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_segment_display_0/U0/digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/seven_segment_display_0/U0/anodes_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.496%)  route 0.182ns (49.504%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDCE                         0.000     0.000 r  design_1_i/seven_segment_display_0/U0/digit_select_reg[0]/C
    SLICE_X41Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/seven_segment_display_0/U0/digit_select_reg[0]/Q
                         net (fo=13, routed)          0.182     0.323    design_1_i/seven_segment_display_0/U0/digit_select[0]
    SLICE_X41Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.368 r  design_1_i/seven_segment_display_0/U0/anodes[2]_i_1/O
                         net (fo=1, routed)           0.000     0.368    design_1_i/seven_segment_display_0/U0/anodes[2]_i_1_n_0
    SLICE_X41Y18         FDPE                                         r  design_1_i/seven_segment_display_0/U0/anodes_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_segment_display_0/U0/digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/seven_segment_display_0/U0/anodes_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.190ns (51.311%)  route 0.180ns (48.689%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDCE                         0.000     0.000 r  design_1_i/seven_segment_display_0/U0/digit_select_reg[0]/C
    SLICE_X41Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/seven_segment_display_0/U0/digit_select_reg[0]/Q
                         net (fo=13, routed)          0.180     0.321    design_1_i/seven_segment_display_0/U0/digit_select[0]
    SLICE_X41Y18         LUT2 (Prop_lut2_I0_O)        0.049     0.370 r  design_1_i/seven_segment_display_0/U0/anodes[3]_i_1/O
                         net (fo=1, routed)           0.000     0.370    design_1_i/seven_segment_display_0/U0/anodes[3]_i_1_n_0
    SLICE_X41Y18         FDPE                                         r  design_1_i/seven_segment_display_0/U0/anodes_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_x_reg_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.268ns (72.359%)  route 0.102ns (27.641%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDSE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[2]/C
    SLICE_X35Y10         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[2]/Q
                         net (fo=8, routed)           0.102     0.243    design_1_i/game_logic_0/U0/snake_x[1]
    SLICE_X35Y10         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.370 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry/O[3]
                         net (fo=1, routed)           0.000     0.370    design_1_i/game_logic_0/U0/snake_x_reg0_carry_n_4
    SLICE_X35Y10         FDSE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.287ns (76.079%)  route 0.090ns (23.921%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[1]/C
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[1]/Q
                         net (fo=8, routed)           0.090     0.231    design_1_i/game_logic_0/U0/snake_x[0]
    SLICE_X35Y10         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.377 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry/O[2]
                         net (fo=1, routed)           0.000     0.377    design_1_i/game_logic_0/U0/snake_x_reg0_carry_n_5
    SLICE_X35Y10         FDSE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_segment_display_0/U0/number_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/seven_segment_display_0/U0/cathodes_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.209ns (55.396%)  route 0.168ns (44.604%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE                         0.000     0.000 r  design_1_i/seven_segment_display_0/U0/number_value_reg[1]/C
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/seven_segment_display_0/U0/number_value_reg[1]/Q
                         net (fo=7, routed)           0.168     0.332    design_1_i/seven_segment_display_0/U0/number_value[1]
    SLICE_X38Y17         LUT5 (Prop_lut5_I3_O)        0.045     0.377 r  design_1_i/seven_segment_display_0/U0/cathodes[1]_i_1/O
                         net (fo=1, routed)           0.000     0.377    design_1_i/seven_segment_display_0/U0/cathodes[1]_i_1_n_0
    SLICE_X38Y17         FDRE                                         r  design_1_i/seven_segment_display_0/U0/cathodes_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/game_logic_0/U0/pellet_index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.183ns (48.438%)  route 0.195ns (51.562%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  design_1_i/game_logic_0/U0/pellet_index_reg[0]/Q
                         net (fo=62, routed)          0.195     0.336    design_1_i/game_logic_0/U0/Q[0]
    SLICE_X33Y12         LUT1 (Prop_lut1_I0_O)        0.042     0.378 r  design_1_i/game_logic_0/U0/pellet_index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.378    design_1_i/game_logic_0/U0/p_1_in[0]
    SLICE_X33Y12         FDRE                                         r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seven_segment_display_0/U0/number_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/seven_segment_display_0/U0/cathodes_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.212ns (55.748%)  route 0.168ns (44.252%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE                         0.000     0.000 r  design_1_i/seven_segment_display_0/U0/number_value_reg[1]/C
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/seven_segment_display_0/U0/number_value_reg[1]/Q
                         net (fo=7, routed)           0.168     0.332    design_1_i/seven_segment_display_0/U0/number_value[1]
    SLICE_X38Y17         LUT5 (Prop_lut5_I3_O)        0.048     0.380 r  design_1_i/seven_segment_display_0/U0/cathodes[2]_i_1/O
                         net (fo=1, routed)           0.000     0.380    design_1_i/seven_segment_display_0/U0/cathodes[2]_i_1_n_0
    SLICE_X38Y17         FDRE                                         r  design_1_i/seven_segment_display_0/U0/cathodes_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out125_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.387ns  (logic 2.386ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.758     1.761    design_1_i/hdmi_tx_0/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.233 r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.234    design_1_i/hdmi_tx_0/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_OB)    1.914     4.148 r  design_1_i/hdmi_tx_0/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     4.148    hdmi_tx_0_tmds_clk_n
    U19                                                               r  hdmi_tx_0_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.386ns  (logic 2.385ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.758     1.761    design_1_i/hdmi_tx_0/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.233 r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.234    design_1_i/hdmi_tx_0/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_O)     1.913     4.147 r  design_1_i/hdmi_tx_0/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     4.147    hdmi_tx_0_tmds_clk_p
    U18                                                               r  hdmi_tx_0_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.352ns  (logic 2.351ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.776     1.779    design_1_i/hdmi_tx_0/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.251 r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.252    design_1_i/hdmi_tx_0/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_OB)    1.879     4.132 r  design_1_i/hdmi_tx_0/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     4.132    hdmi_tx_0_tmds_data_n[1]
    P18                                                               r  hdmi_tx_0_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.351ns  (logic 2.350ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.776     1.779    design_1_i/hdmi_tx_0/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.251 r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.252    design_1_i/hdmi_tx_0/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_O)     1.878     4.131 r  design_1_i/hdmi_tx_0/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     4.131    hdmi_tx_0_tmds_data_p[1]
    N17                                                               r  hdmi_tx_0_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.349ns  (logic 2.348ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.758     1.761    design_1_i/hdmi_tx_0/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.233 r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.234    design_1_i/hdmi_tx_0/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_OB)    1.876     4.110 r  design_1_i/hdmi_tx_0/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     4.110    hdmi_tx_0_tmds_data_n[2]
    P19                                                               r  hdmi_tx_0_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.333ns  (logic 2.332ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.774     1.777    design_1_i/hdmi_tx_0/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.249 r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.250    design_1_i/hdmi_tx_0/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_OB)    1.860     4.110 r  design_1_i/hdmi_tx_0/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     4.110    hdmi_tx_0_tmds_data_n[0]
    V18                                                               r  hdmi_tx_0_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.348ns  (logic 2.347ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.758     1.761    design_1_i/hdmi_tx_0/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.233 r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.234    design_1_i/hdmi_tx_0/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_O)     1.875     4.109 r  design_1_i/hdmi_tx_0/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     4.109    hdmi_tx_0_tmds_data_p[2]
    N18                                                               r  hdmi_tx_0_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.774     1.777    design_1_i/hdmi_tx_0/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.249 r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.250    design_1_i/hdmi_tx_0/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_O)     1.859     4.109 r  design_1_i/hdmi_tx_0/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     4.109    hdmi_tx_0_tmds_data_p[0]
    V17                                                               r  hdmi_tx_0_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.584    design_1_i/hdmi_tx_0/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    design_1_i/hdmi_tx_0/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_O)     0.807     1.569 r  design_1_i/hdmi_tx_0/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.569    hdmi_tx_0_tmds_data_p[0]
    V17                                                               r  hdmi_tx_0_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.584    design_1_i/hdmi_tx_0/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    design_1_i/hdmi_tx_0/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_OB)    0.808     1.570 r  design_1_i/hdmi_tx_0/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.570    hdmi_tx_0_tmds_data_n[0]
    V18                                                               r  hdmi_tx_0_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.002ns  (logic 1.001ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.577    design_1_i/hdmi_tx_0/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.754 r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.755    design_1_i/hdmi_tx_0/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_O)     0.824     1.578 r  design_1_i/hdmi_tx_0/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.578    hdmi_tx_0_tmds_data_p[2]
    N18                                                               r  hdmi_tx_0_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.003ns  (logic 1.002ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.577    design_1_i/hdmi_tx_0/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.754 r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.755    design_1_i/hdmi_tx_0/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_OB)    0.825     1.579 r  design_1_i/hdmi_tx_0/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.579    hdmi_tx_0_tmds_data_n[2]
    P19                                                               r  hdmi_tx_0_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.005ns  (logic 1.004ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.583     0.585    design_1_i/hdmi_tx_0/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.762 r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.763    design_1_i/hdmi_tx_0/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_O)     0.827     1.590 r  design_1_i/hdmi_tx_0/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.590    hdmi_tx_0_tmds_data_p[1]
    N17                                                               r  hdmi_tx_0_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.006ns  (logic 1.005ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.583     0.585    design_1_i/hdmi_tx_0/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.762 r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.763    design_1_i/hdmi_tx_0/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_OB)    0.828     1.591 r  design_1_i/hdmi_tx_0/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.591    hdmi_tx_0_tmds_data_n[1]
    P18                                                               r  hdmi_tx_0_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.039ns  (logic 1.038ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.577    design_1_i/hdmi_tx_0/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.754 r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.755    design_1_i/hdmi_tx_0/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_O)     0.861     1.616 r  design_1_i/hdmi_tx_0/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.616    hdmi_tx_0_tmds_clk_p
    U18                                                               r  hdmi_tx_0_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.040ns  (logic 1.039ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.577    design_1_i/hdmi_tx_0/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.754 r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.755    design_1_i/hdmi_tx_0/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_OB)    0.862     1.617 r  design_1_i/hdmi_tx_0/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.617    hdmi_tx_0_tmds_clk_n
    U19                                                               r  hdmi_tx_0_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.680    11.680    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     8.142 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     9.902    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    10.003 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677    11.680    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.548    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out100_design_1_clk_wiz_0_0

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/clk_state_reg/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.416ns  (logic 1.508ns (34.156%)  route 2.908ns (65.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=72, routed)          2.908     4.416    design_1_i/game_clock_0/U0/reset
    SLICE_X34Y15         FDCE                                         f  design_1_i/game_clock_0/U0/clk_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.494     1.497    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X34Y15         FDCE                                         r  design_1_i/game_clock_0/U0/clk_state_reg/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.416ns  (logic 1.508ns (34.156%)  route 2.908ns (65.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=72, routed)          2.908     4.416    design_1_i/game_clock_0/U0/reset
    SLICE_X35Y15         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.494     1.497    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X35Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.416ns  (logic 1.508ns (34.156%)  route 2.908ns (65.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=72, routed)          2.908     4.416    design_1_i/game_clock_0/U0/reset
    SLICE_X34Y15         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.494     1.497    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X34Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.416ns  (logic 1.508ns (34.156%)  route 2.908ns (65.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=72, routed)          2.908     4.416    design_1_i/game_clock_0/U0/reset
    SLICE_X34Y15         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.494     1.497    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X34Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.416ns  (logic 1.508ns (34.156%)  route 2.908ns (65.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=72, routed)          2.908     4.416    design_1_i/game_clock_0/U0/reset
    SLICE_X34Y15         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.494     1.497    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X34Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.383ns  (logic 1.508ns (34.414%)  route 2.875ns (65.586%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=72, routed)          2.875     4.383    design_1_i/game_clock_0/U0/reset
    SLICE_X32Y20         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.489     1.492    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X32Y20         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[20]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.383ns  (logic 1.508ns (34.414%)  route 2.875ns (65.586%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=72, routed)          2.875     4.383    design_1_i/game_clock_0/U0/reset
    SLICE_X32Y20         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.489     1.492    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X32Y20         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[21]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.383ns  (logic 1.508ns (34.414%)  route 2.875ns (65.586%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=72, routed)          2.875     4.383    design_1_i/game_clock_0/U0/reset
    SLICE_X32Y20         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.489     1.492    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X32Y20         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[22]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.383ns  (logic 1.508ns (34.414%)  route 2.875ns (65.586%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=72, routed)          2.875     4.383    design_1_i/game_clock_0/U0/reset
    SLICE_X32Y20         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.489     1.492    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X32Y20         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[23]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.245ns  (logic 1.508ns (35.536%)  route 2.736ns (64.464%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=72, routed)          2.736     4.245    design_1_i/game_clock_0/U0/reset
    SLICE_X32Y19         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          1.489     1.492    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X32Y19         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/seven_segment_clock_0/U0/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.276ns (25.480%)  route 0.807ns (74.520%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=72, routed)          0.807     1.083    design_1_i/seven_segment_clock_0/U0/reset
    SLICE_X39Y16         FDCE                                         f  design_1_i/seven_segment_clock_0/U0/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.852     0.854    design_1_i/seven_segment_clock_0/U0/clk_100mhz
    SLICE_X39Y16         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[6]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/seven_segment_clock_0/U0/counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.276ns (25.480%)  route 0.807ns (74.520%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=72, routed)          0.807     1.083    design_1_i/seven_segment_clock_0/U0/reset
    SLICE_X39Y16         FDCE                                         f  design_1_i/seven_segment_clock_0/U0/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.852     0.854    design_1_i/seven_segment_clock_0/U0/clk_100mhz
    SLICE_X39Y16         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/seven_segment_clock_0/U0/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.098ns  (logic 0.276ns (25.145%)  route 0.822ns (74.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=72, routed)          0.822     1.098    design_1_i/seven_segment_clock_0/U0/reset
    SLICE_X41Y17         FDCE                                         f  design_1_i/seven_segment_clock_0/U0/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.853     0.855    design_1_i/seven_segment_clock_0/U0/clk_100mhz
    SLICE_X41Y17         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[10]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/seven_segment_clock_0/U0/counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.098ns  (logic 0.276ns (25.145%)  route 0.822ns (74.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=72, routed)          0.822     1.098    design_1_i/seven_segment_clock_0/U0/reset
    SLICE_X41Y17         FDCE                                         f  design_1_i/seven_segment_clock_0/U0/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.853     0.855    design_1_i/seven_segment_clock_0/U0/clk_100mhz
    SLICE_X41Y17         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[11]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/seven_segment_clock_0/U0/counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.098ns  (logic 0.276ns (25.145%)  route 0.822ns (74.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=72, routed)          0.822     1.098    design_1_i/seven_segment_clock_0/U0/reset
    SLICE_X41Y17         FDCE                                         f  design_1_i/seven_segment_clock_0/U0/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.853     0.855    design_1_i/seven_segment_clock_0/U0/clk_100mhz
    SLICE_X41Y17         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[12]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/seven_segment_clock_0/U0/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.098ns  (logic 0.276ns (25.145%)  route 0.822ns (74.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=72, routed)          0.822     1.098    design_1_i/seven_segment_clock_0/U0/reset
    SLICE_X41Y17         FDCE                                         f  design_1_i/seven_segment_clock_0/U0/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.853     0.855    design_1_i/seven_segment_clock_0/U0/clk_100mhz
    SLICE_X41Y17         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[13]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/seven_segment_clock_0/U0/counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.098ns  (logic 0.276ns (25.145%)  route 0.822ns (74.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=72, routed)          0.822     1.098    design_1_i/seven_segment_clock_0/U0/reset
    SLICE_X41Y17         FDCE                                         f  design_1_i/seven_segment_clock_0/U0/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.853     0.855    design_1_i/seven_segment_clock_0/U0/clk_100mhz
    SLICE_X41Y17         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[8]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/seven_segment_clock_0/U0/counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.098ns  (logic 0.276ns (25.145%)  route 0.822ns (74.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=72, routed)          0.822     1.098    design_1_i/seven_segment_clock_0/U0/reset
    SLICE_X41Y17         FDCE                                         f  design_1_i/seven_segment_clock_0/U0/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.853     0.855    design_1_i/seven_segment_clock_0/U0/clk_100mhz
    SLICE_X41Y17         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[9]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/seven_segment_clock_0/U0/clk_state_reg/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.276ns (24.064%)  route 0.871ns (75.936%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=72, routed)          0.871     1.147    design_1_i/seven_segment_clock_0/U0/reset
    SLICE_X39Y15         FDCE                                         f  design_1_i/seven_segment_clock_0/U0/clk_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.853     0.855    design_1_i/seven_segment_clock_0/U0/clk_100mhz
    SLICE_X39Y15         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/clk_state_reg/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/seven_segment_clock_0/U0/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.276ns (24.064%)  route 0.871ns (75.936%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=72, routed)          0.871     1.147    design_1_i/seven_segment_clock_0/U0/reset
    SLICE_X39Y15         FDCE                                         f  design_1_i/seven_segment_clock_0/U0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=40, routed)          0.853     0.855    design_1_i/seven_segment_clock_0/U0/clk_100mhz
    SLICE_X39Y15         FDCE                                         r  design_1_i/seven_segment_clock_0/U0/counter_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out25_design_1_clk_wiz_0_0

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.821ns  (logic 8.373ns (52.922%)  route 7.448ns (47.078%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/C
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/Q
                         net (fo=55, routed)          1.812     2.330    design_1_i/game_logic_0/U0/Q[1]
    SLICE_X30Y10         LUT4 (Prop_lut4_I2_O)        0.157     2.487 r  design_1_i/game_logic_0/U0/pellet_x[6]_INST_0/O
                         net (fo=3, routed)           1.001     3.489    design_1_i/vga_controller_0/U0/pellet_x[6]
    SLICE_X31Y11         LUT2 (Prop_lut2_I1_O)        0.355     3.844 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.844    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.242 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.242    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.481 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.992     5.473    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.214     9.687 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.689    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    11.207 f  design_1_i/vga_controller_0/U0/red1/P[20]
                         net (fo=1, routed)           1.331    12.539    design_1_i/vga_controller_0/U0/red1_n_85
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.663 r  design_1_i/vga_controller_0/U0/red0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.663    design_1_i/vga_controller_0/U0/red0_carry__1_i_1_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    13.155 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.718    13.873    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y12         LUT4 (Prop_lut4_I3_O)        0.358    14.231 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           1.590    15.821    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[12]
    SLICE_X42Y6          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.576     1.579    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.731ns  (logic 8.347ns (53.061%)  route 7.384ns (46.939%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/C
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/Q
                         net (fo=55, routed)          1.812     2.330    design_1_i/game_logic_0/U0/Q[1]
    SLICE_X30Y10         LUT4 (Prop_lut4_I2_O)        0.157     2.487 r  design_1_i/game_logic_0/U0/pellet_x[6]_INST_0/O
                         net (fo=3, routed)           1.001     3.489    design_1_i/vga_controller_0/U0/pellet_x[6]
    SLICE_X31Y11         LUT2 (Prop_lut2_I1_O)        0.355     3.844 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.844    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.242 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.242    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.481 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.992     5.473    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.214     9.687 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.689    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    11.207 f  design_1_i/vga_controller_0/U0/red1/P[20]
                         net (fo=1, routed)           1.331    12.539    design_1_i/vga_controller_0/U0/red1_n_85
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.663 r  design_1_i/vga_controller_0/U0/red0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.663    design_1_i/vga_controller_0/U0/red0_carry__1_i_1_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    13.155 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.718    13.873    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y12         LUT4 (Prop_lut4_I2_O)        0.332    14.205 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.526    15.731    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[7]
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.571     1.574    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.710ns  (logic 8.347ns (53.133%)  route 7.363ns (46.867%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/C
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/Q
                         net (fo=55, routed)          1.812     2.330    design_1_i/game_logic_0/U0/Q[1]
    SLICE_X30Y10         LUT4 (Prop_lut4_I2_O)        0.157     2.487 r  design_1_i/game_logic_0/U0/pellet_x[6]_INST_0/O
                         net (fo=3, routed)           1.001     3.489    design_1_i/vga_controller_0/U0/pellet_x[6]
    SLICE_X31Y11         LUT2 (Prop_lut2_I1_O)        0.355     3.844 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.844    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.242 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.242    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.481 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.992     5.473    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.214     9.687 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.689    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    11.207 f  design_1_i/vga_controller_0/U0/red1/P[20]
                         net (fo=1, routed)           1.331    12.539    design_1_i/vga_controller_0/U0/red1_n_85
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.663 r  design_1_i/vga_controller_0/U0/red0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.663    design_1_i/vga_controller_0/U0/red0_carry__1_i_1_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    13.155 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.718    13.873    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y12         LUT4 (Prop_lut4_I2_O)        0.332    14.205 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.505    15.710    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[26]
    SLICE_X38Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.574     1.577    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.689ns  (logic 8.347ns (53.201%)  route 7.342ns (46.799%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/C
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/Q
                         net (fo=55, routed)          1.812     2.330    design_1_i/game_logic_0/U0/Q[1]
    SLICE_X30Y10         LUT4 (Prop_lut4_I2_O)        0.157     2.487 r  design_1_i/game_logic_0/U0/pellet_x[6]_INST_0/O
                         net (fo=3, routed)           1.001     3.489    design_1_i/vga_controller_0/U0/pellet_x[6]
    SLICE_X31Y11         LUT2 (Prop_lut2_I1_O)        0.355     3.844 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.844    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.242 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.242    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.481 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.992     5.473    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.214     9.687 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.689    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    11.207 f  design_1_i/vga_controller_0/U0/red1/P[20]
                         net (fo=1, routed)           1.331    12.539    design_1_i/vga_controller_0/U0/red1_n_85
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.663 r  design_1_i/vga_controller_0/U0/red0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.663    design_1_i/vga_controller_0/U0/red0_carry__1_i_1_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    13.155 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.718    13.873    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y12         LUT4 (Prop_lut4_I2_O)        0.332    14.205 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.485    15.689    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[3]
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.571     1.574    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.689ns  (logic 8.347ns (53.201%)  route 7.342ns (46.799%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/C
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/Q
                         net (fo=55, routed)          1.812     2.330    design_1_i/game_logic_0/U0/Q[1]
    SLICE_X30Y10         LUT4 (Prop_lut4_I2_O)        0.157     2.487 r  design_1_i/game_logic_0/U0/pellet_x[6]_INST_0/O
                         net (fo=3, routed)           1.001     3.489    design_1_i/vga_controller_0/U0/pellet_x[6]
    SLICE_X31Y11         LUT2 (Prop_lut2_I1_O)        0.355     3.844 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.844    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.242 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.242    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.481 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.992     5.473    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.214     9.687 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.689    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    11.207 f  design_1_i/vga_controller_0/U0/red1/P[20]
                         net (fo=1, routed)           1.331    12.539    design_1_i/vga_controller_0/U0/red1_n_85
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.663 r  design_1_i/vga_controller_0/U0/red0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.663    design_1_i/vga_controller_0/U0/red0_carry__1_i_1_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    13.155 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.718    13.873    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y12         LUT4 (Prop_lut4_I2_O)        0.332    14.205 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.485    15.689    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[6]
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.571     1.574    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.542ns  (logic 8.347ns (53.707%)  route 7.195ns (46.293%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/C
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/Q
                         net (fo=55, routed)          1.812     2.330    design_1_i/game_logic_0/U0/Q[1]
    SLICE_X30Y10         LUT4 (Prop_lut4_I2_O)        0.157     2.487 r  design_1_i/game_logic_0/U0/pellet_x[6]_INST_0/O
                         net (fo=3, routed)           1.001     3.489    design_1_i/vga_controller_0/U0/pellet_x[6]
    SLICE_X31Y11         LUT2 (Prop_lut2_I1_O)        0.355     3.844 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.844    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.242 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.242    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.481 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.992     5.473    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.214     9.687 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.689    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    11.207 f  design_1_i/vga_controller_0/U0/red1/P[20]
                         net (fo=1, routed)           1.331    12.539    design_1_i/vga_controller_0/U0/red1_n_85
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.663 r  design_1_i/vga_controller_0/U0/red0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.663    design_1_i/vga_controller_0/U0/red0_carry__1_i_1_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    13.155 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.718    13.873    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y12         LUT4 (Prop_lut4_I2_O)        0.332    14.205 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.337    15.542    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[5]
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.571     1.574    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.541ns  (logic 8.347ns (53.711%)  route 7.194ns (46.289%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/C
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/Q
                         net (fo=55, routed)          1.812     2.330    design_1_i/game_logic_0/U0/Q[1]
    SLICE_X30Y10         LUT4 (Prop_lut4_I2_O)        0.157     2.487 r  design_1_i/game_logic_0/U0/pellet_x[6]_INST_0/O
                         net (fo=3, routed)           1.001     3.489    design_1_i/vga_controller_0/U0/pellet_x[6]
    SLICE_X31Y11         LUT2 (Prop_lut2_I1_O)        0.355     3.844 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.844    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.242 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.242    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.481 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.992     5.473    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.214     9.687 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.689    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    11.207 f  design_1_i/vga_controller_0/U0/red1/P[20]
                         net (fo=1, routed)           1.331    12.539    design_1_i/vga_controller_0/U0/red1_n_85
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.663 r  design_1_i/vga_controller_0/U0/red0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.663    design_1_i/vga_controller_0/U0/red0_carry__1_i_1_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    13.155 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.718    13.873    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y12         LUT4 (Prop_lut4_I2_O)        0.332    14.205 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.336    15.541    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[4]
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.571     1.574    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y13         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.520ns  (logic 8.347ns (53.781%)  route 7.173ns (46.219%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/C
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/Q
                         net (fo=55, routed)          1.812     2.330    design_1_i/game_logic_0/U0/Q[1]
    SLICE_X30Y10         LUT4 (Prop_lut4_I2_O)        0.157     2.487 r  design_1_i/game_logic_0/U0/pellet_x[6]_INST_0/O
                         net (fo=3, routed)           1.001     3.489    design_1_i/vga_controller_0/U0/pellet_x[6]
    SLICE_X31Y11         LUT2 (Prop_lut2_I1_O)        0.355     3.844 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.844    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.242 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.242    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.481 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.992     5.473    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.214     9.687 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.689    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    11.207 f  design_1_i/vga_controller_0/U0/red1/P[20]
                         net (fo=1, routed)           1.331    12.539    design_1_i/vga_controller_0/U0/red1_n_85
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.663 r  design_1_i/vga_controller_0/U0/red0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.663    design_1_i/vga_controller_0/U0/red0_carry__1_i_1_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    13.155 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.718    13.873    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y12         LUT4 (Prop_lut4_I2_O)        0.332    14.205 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.316    15.520    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[25]
    SLICE_X38Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.574     1.577    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[38].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.443ns  (logic 8.373ns (54.219%)  route 7.070ns (45.781%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/C
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/Q
                         net (fo=55, routed)          1.812     2.330    design_1_i/game_logic_0/U0/Q[1]
    SLICE_X30Y10         LUT4 (Prop_lut4_I2_O)        0.157     2.487 r  design_1_i/game_logic_0/U0/pellet_x[6]_INST_0/O
                         net (fo=3, routed)           1.001     3.489    design_1_i/vga_controller_0/U0/pellet_x[6]
    SLICE_X31Y11         LUT2 (Prop_lut2_I1_O)        0.355     3.844 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.844    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.242 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.242    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.481 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.992     5.473    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.214     9.687 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.689    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    11.207 f  design_1_i/vga_controller_0/U0/red1/P[20]
                         net (fo=1, routed)           1.331    12.539    design_1_i/vga_controller_0/U0/red1_n_85
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.663 r  design_1_i/vga_controller_0/U0/red0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.663    design_1_i/vga_controller_0/U0/red0_carry__1_i_1_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    13.155 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.718    13.873    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y12         LUT4 (Prop_lut4_I3_O)        0.358    14.231 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           1.212    15.443    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[13]
    SLICE_X42Y6          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.576     1.579    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.374ns  (logic 8.347ns (54.292%)  route 7.027ns (45.708%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/C
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/Q
                         net (fo=55, routed)          1.812     2.330    design_1_i/game_logic_0/U0/Q[1]
    SLICE_X30Y10         LUT4 (Prop_lut4_I2_O)        0.157     2.487 r  design_1_i/game_logic_0/U0/pellet_x[6]_INST_0/O
                         net (fo=3, routed)           1.001     3.489    design_1_i/vga_controller_0/U0/pellet_x[6]
    SLICE_X31Y11         LUT2 (Prop_lut2_I1_O)        0.355     3.844 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.844    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.242 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.242    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.481 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.992     5.473    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.214     9.687 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.689    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    11.207 f  design_1_i/vga_controller_0/U0/red1/P[20]
                         net (fo=1, routed)           1.331    12.539    design_1_i/vga_controller_0/U0/red1_n_85
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    12.663 r  design_1_i/vga_controller_0/U0/red0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.663    design_1_i/vga_controller_0/U0/red0_carry__1_i_1_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    13.155 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.718    13.873    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y12         LUT4 (Prop_lut4_I2_O)        0.332    14.205 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.169    15.374    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[8]
    SLICE_X42Y6          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.576     1.579    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[21].srl16_i/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encg/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.045ns (6.909%)  route 0.606ns (93.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.262     0.651    design_1_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y3          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y3          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encg/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.045ns (6.909%)  route 0.606ns (93.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.262     0.651    design_1_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y3          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y3          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encg/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.045ns (6.909%)  route 0.606ns (93.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.262     0.651    design_1_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y3          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y3          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encg/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.045ns (6.909%)  route 0.606ns (93.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.262     0.651    design_1_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y3          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encg/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y3          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encg/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.045ns (6.909%)  route 0.606ns (93.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.262     0.651    design_1_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y3          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y3          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encg/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.045ns (6.909%)  route 0.606ns (93.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.262     0.651    design_1_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y3          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y3          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encg/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.045ns (6.486%)  route 0.649ns (93.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.305     0.694    design_1_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y2          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encg/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.862     0.864    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y2          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encb/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.045ns (5.963%)  route 0.710ns (94.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.365     0.755    design_1_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X41Y9          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encb/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.860     0.862    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y9          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/dout_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encb/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.045ns (5.963%)  route 0.710ns (94.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.365     0.755    design_1_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X41Y9          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encb/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.860     0.862    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y9          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/dout_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encb/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.045ns (5.963%)  route 0.710ns (94.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.365     0.755    design_1_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X41Y9          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encb/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=883, routed)         0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.860     0.862    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y9          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/dout_reg[8]/C





