{:input (genetic.crossover/dumb-crossover 812819236 (genetic.mutation/change-constant-value 1598432525 (genetic.mutation/change-names-remove-clause 91748682 (genetic.mutation/change-constant-value 124559581 (genetic.mutation/change-names-remove-clause 1465807065 (genetic.mutation/change-constant-value 1207366411 (genetic.mutation/change-constant-value 1449335141 (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif")))))))) (genetic.mutation/change-constant-value 1598432525 (genetic.mutation/change-names-remove-clause 91748682 (genetic.mutation/change-constant-value 124559581 (genetic.mutation/change-names-remove-clause 1465807065 (genetic.mutation/change-constant-value 1207366411 (genetic.mutation/change-constant-value 1449335141 (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif"))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , wire1_5, \\wire6_13_:missing , \\wire7_:missing_13 , \\wire8_:missing , wire9_5, wire10_15);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  output wire10_15;\n  wire wire10_15;\n  wire \\wire12_:missing ;\n  wire \\wire13_:missing ;\n  output wire1_5;\n  wire wire1_5;\n  wire wire2;\n  wire wire4_14;\n  wire wire4_5;\n  wire \\wire4_:missing ;\n  input \\wire6_13_:missing ;\n  wire \\wire6_13_:missing ;\n  input \\wire7_:missing_13 ;\n  wire \\wire7_:missing_13 ;\n  input \\wire8_:missing ;\n  wire \\wire8_:missing ;\n  output wire9_5;\n  wire wire9_5;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_5 ;\n  wire \\wire:missing_edge ;\n  assign \\wire4_:missing  = 2'h1 >> wire4_5;\n  assign \\wire:missing_5  = 4'h8 >> { wire4_5, \\wire:missing_edge  };\n  assign \\wire12_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire13_:missing  = 4'h6 >> { \\wire7_:missing_13 , \\wire6_13_:missing  };\n  assign wire2 = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_15 = \\wire:missing_edge ;\n  assign \\wire:missing_14  = wire4_14;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/3D4F6F7F.v:3.1-38.10\" *)\nmodule postsynth(\\wire0_:missing , wire1_5, \\wire6_13_:missing , \\wire7_:missing_13 , \\wire8_:missing , wire9_5, wire10_15);\n  (* src = \"/tmp/fuzzmount731121EF/3D4F6F7F.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/3D4F6F7F.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/3D4F6F7F.v:7.10-7.19\" *)\n  output wire10_15;\n  wire wire10_15;\n  (* src = \"/tmp/fuzzmount731121EF/3D4F6F7F.v:9.8-9.24\" *)\n  wire \\wire12_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/3D4F6F7F.v:11.10-11.17\" *)\n  output wire1_5;\n  wire wire1_5;\n  (* src = \"/tmp/fuzzmount731121EF/3D4F6F7F.v:13.8-13.13\" *)\n  wire wire2;\n  (* src = \"/tmp/fuzzmount731121EF/3D4F6F7F.v:17.9-17.27\" *)\n  input \\wire6_13_:missing ;\n  wire \\wire6_13_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/3D4F6F7F.v:19.9-19.27\" *)\n  input \\wire7_:missing_13 ;\n  wire \\wire7_:missing_13 ;\n  (* src = \"/tmp/fuzzmount731121EF/3D4F6F7F.v:21.9-21.24\" *)\n  input \\wire8_:missing ;\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/3D4F6F7F.v:23.10-23.17\" *)\n  output wire9_5;\n  wire wire9_5;\n  (* src = \"/tmp/fuzzmount731121EF/3D4F6F7F.v:27.8-27.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_15 = 1'h0;\n  assign \\wire12_:missing  = 1'h1;\n  assign wire1_5 = 1'hx;\n  assign wire2 = 1'h1;\n  assign wire9_5 = 1'hx;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 15:32:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv/src/top.v'.\nSBY 15:32:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv] Copy '/tmp/fuzzmount731121EF/3D4F6F7F.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv/src/3D4F6F7F.v'.\nSBY 15:32:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv] Copy '/tmp/fuzzmount731121EF/3D4F6F7F.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv/src/3D4F6F7F.post.v'.\nSBY 15:32:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv] engine_0: abc pdr\nSBY 15:32:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 15:32:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv] base: Warning: Wire presynth.\\wire9_5 is used but has no driver.\nSBY 15:32:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv] base: Warning: Wire presynth.\\wire1_5 is used but has no driver.\nSBY 15:32:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv] base: finished (returncode=0)\nSBY 15:32:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 15:32:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv] aig: Warning: Wire presynth.\\wire9_5 is used but has no driver.\nSBY 15:32:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv] aig: Warning: Wire presynth.\\wire1_5 is used but has no driver.\nSBY 15:32:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv] aig: finished (returncode=0)\nSBY 15:32:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 15:32:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 15:32:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv] engine_0: Warning: The network has no constraints.\nSBY 15:32:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 15:32:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv] engine_0: finished (returncode=0)\nSBY 15:32:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv] engine_0: Status returned by engine: FAIL\nSBY 15:32:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY 15:32:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 15:32:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv] summary: engine_0 (abc pdr) returned FAIL\nSBY 15:32:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv'.\nSBY 15:32:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp69n_rhtv] DONE (FAIL, rc=2)\n", :err ""}}}