/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
        // Routing input to one the addressed RAM
        DMux8Way(in=load, sel=address[0..2], a=ram1, b=ram2, c=ram3, d=ram4, e=ram5, f=ram6, g=ram7, h=ram8);

        // Memory
        RAM512(in=in, load=ram1, address=address[3..11], out=out1);
        RAM512(in=in, load=ram2, address=address[3..11], out=out2);
        RAM512(in=in, load=ram3, address=address[3..11], out=out3);
        RAM512(in=in, load=ram4, address=address[3..11], out=out4);
        RAM512(in=in, load=ram5, address=address[3..11], out=out5);
        RAM512(in=in, load=ram6, address=address[3..11], out=out6);
        RAM512(in=in, load=ram7, address=address[3..11], out=out7);
        RAM512(in=in, load=ram8, address=address[3..11], out=out8);
        // memory

        // Routing output from the addressed RAM
        Mux8Way16(
            a=out1,
            b=out2,
            c=out3,
            d=out4,
            e=out5,
            f=out6,
            g=out7,
            h=out8,
            
            sel=address[0..2],
            out=out
        );
}