==20772== Cachegrind, a cache and branch-prediction profiler
==20772== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20772== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20772== Command: ./srr-large
==20772== 
--20772-- warning: L3 cache found, using its data for the LL simulation.
--20772-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20772-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==20772== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20772== (see section Limitations in user manual)
==20772== NOTE: further instances of this message will not be shown
==20772== 
==20772== I   refs:      919,217,731,559
==20772== I1  misses:              6,275
==20772== LLi misses:              2,030
==20772== I1  miss rate:            0.00%
==20772== LLi miss rate:            0.00%
==20772== 
==20772== D   refs:      356,699,040,284  (240,279,389,404 rd   + 116,419,650,880 wr)
==20772== D1  misses:     25,181,678,709  ( 24,052,761,732 rd   +   1,128,916,977 wr)
==20772== LLd misses:            828,841  (        268,768 rd   +         560,073 wr)
==20772== D1  miss rate:             7.1% (           10.0%     +             1.0%  )
==20772== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20772== 
==20772== LL refs:        25,181,684,984  ( 24,052,768,007 rd   +   1,128,916,977 wr)
==20772== LL misses:             830,871  (        270,798 rd   +         560,073 wr)
==20772== LL miss rate:              0.0% (            0.0%     +             0.0%  )
