// Seed: 3571524755
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  logic id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  module_0 modCall_1 (
      id_3,
      id_6
  );
  parameter id_7 = 1;
  assign id_3 = id_4;
  wire id_8;
  assign id_8 = id_1[-1];
  wire id_9;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  module_0 modCall_1 (
      id_6,
      id_12
  );
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  id_18 :
  assert property (@(posedge -1'b0 == -1) id_10)
  else $unsigned(36);
  ;
endmodule
