

Implementation tool: Xilinx Vivado v.2024.1.2
Project:             axil_conv2D
Solution:            hls
Device target:       xc7z010-clg400-1
Report date:         Fri May 23 16:02:39 WEST 2025

#=== Post-Implementation Resource usage ===
SLICE:          137
LUT:            366
FF:             375
DSP:              4
BRAM:             8
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      6.594
CP achieved post-implementation: 8.011
Timing met
