{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638457834022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638457834029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 02 10:10:33 2021 " "Processing started: Thu Dec 02 10:10:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638457834029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638457834029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Examen -c Examen " "Command: quartus_map --read_settings_files=on --write_settings_files=off Examen -c Examen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638457834030 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638457834457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638457834457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-solve " "Found design unit 1: Reg-solve" {  } { { "Reg.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Reg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638457845036 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Reg.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638457845036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638457845036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4a1-solve " "Found design unit 1: Mux4a1-solve" {  } { { "Mux4a1.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Mux4a1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638457845038 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4a1 " "Found entity 1: Mux4a1" {  } { { "Mux4a1.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Mux4a1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638457845038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638457845038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "examen.bdf 1 1 " "Found 1 design units, including 1 entities, in source file examen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Examen " "Found entity 1: Examen" {  } { { "Examen.bdf" "" { Schematic "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Examen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638457845039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638457845039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_3in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_3in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador_3in-solve " "Found design unit 1: Comparador_3in-solve" {  } { { "Comparador_3in.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Comparador_3in.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638457845041 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador_3in " "Found entity 1: Comparador_3in" {  } { { "Comparador_3in.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Comparador_3in.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638457845041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638457845041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSS-solve " "Found design unit 1: MSS-solve" {  } { { "MSS.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/MSS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638457845043 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSS " "Found entity 1: MSS" {  } { { "MSS.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/MSS.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638457845043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638457845043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "package_library.vhd 1 0 " "Found 1 design units, including 0 entities, in source file package_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Package_library " "Found design unit 1: Package_library" {  } { { "Package_library.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Package_library.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638457845045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638457845045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Structural-solve " "Found design unit 1: Structural-solve" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638457845046 ""} { "Info" "ISGN_ENTITY_NAME" "1 Structural " "Found entity 1: Structural" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638457845046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638457845046 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Structural " "Elaborating entity \"Structural\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638457845084 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "est Structural.vhd(23) " "Verilog HDL or VHDL warning at Structural.vhd(23): object \"est\" assigned a value but never read" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638457845086 "|Structural"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nc Structural.vhd(26) " "Verilog HDL or VHDL warning at Structural.vhd(26): object \"nc\" assigned a value but never read" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638457845086 "|Structural"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSS MSS:Controller " "Elaborating entity \"MSS\" for hierarchy \"MSS:Controller\"" {  } { { "Structural.vhd" "Controller" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638457845098 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel MSS.vhd(83) " "VHDL Process Statement warning at MSS.vhd(83): inferring latch(es) for signal or variable \"sel\", which holds its previous value in one or more paths through the process" {  } { { "MSS.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/MSS.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638457845100 "|Structural|MSS:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[0\] MSS.vhd(83) " "Inferred latch for \"sel\[0\]\" at MSS.vhd(83)" {  } { { "MSS.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/MSS.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638457845100 "|Structural|MSS:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[1\] MSS.vhd(83) " "Inferred latch for \"sel\[1\]\" at MSS.vhd(83)" {  } { { "MSS.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/MSS.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638457845100 "|Structural|MSS:Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador_3in Comparador_3in:Bloque_Amarillo " "Elaborating entity \"Comparador_3in\" for hierarchy \"Comparador_3in:Bloque_Amarillo\"" {  } { { "Structural.vhd" "Bloque_Amarillo" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638457845108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:Registro1 " "Elaborating entity \"Reg\" for hierarchy \"Reg:Registro1\"" {  } { { "Structural.vhd" "Registro1" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638457845109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4a1 Mux4a1:multiplexer " "Elaborating entity \"Mux4a1\" for hierarchy \"Mux4a1:multiplexer\"" {  } { { "Structural.vhd" "multiplexer" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638457845111 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Qmax\[0\] GND " "Pin \"Qmax\[0\]\" is stuck at GND" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638457845698 "|Structural|Qmax[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Qmax\[1\] GND " "Pin \"Qmax\[1\]\" is stuck at GND" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638457845698 "|Structural|Qmax[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Qmax\[2\] GND " "Pin \"Qmax\[2\]\" is stuck at GND" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638457845698 "|Structural|Qmax[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Qmax\[3\] GND " "Pin \"Qmax\[3\]\" is stuck at GND" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638457845698 "|Structural|Qmax[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Qmax\[4\] GND " "Pin \"Qmax\[4\]\" is stuck at GND" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638457845698 "|Structural|Qmax[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Qmax\[5\] GND " "Pin \"Qmax\[5\]\" is stuck at GND" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638457845698 "|Structural|Qmax[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Qmax\[6\] GND " "Pin \"Qmax\[6\]\" is stuck at GND" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638457845698 "|Structural|Qmax[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Qmax\[7\] GND " "Pin \"Qmax\[7\]\" is stuck at GND" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638457845698 "|Structural|Qmax[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Qmin\[0\] GND " "Pin \"Qmin\[0\]\" is stuck at GND" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638457845698 "|Structural|Qmin[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Qmin\[1\] GND " "Pin \"Qmin\[1\]\" is stuck at GND" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638457845698 "|Structural|Qmin[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Qmin\[2\] GND " "Pin \"Qmin\[2\]\" is stuck at GND" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638457845698 "|Structural|Qmin[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Qmin\[3\] GND " "Pin \"Qmin\[3\]\" is stuck at GND" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638457845698 "|Structural|Qmin[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Qmin\[4\] GND " "Pin \"Qmin\[4\]\" is stuck at GND" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638457845698 "|Structural|Qmin[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Qmin\[5\] GND " "Pin \"Qmin\[5\]\" is stuck at GND" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638457845698 "|Structural|Qmin[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Qmin\[6\] GND " "Pin \"Qmin\[6\]\" is stuck at GND" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638457845698 "|Structural|Qmin[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Qmin\[7\] GND " "Pin \"Qmin\[7\]\" is stuck at GND" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638457845698 "|Structural|Qmin[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638457845698 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638457845785 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638457845993 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638457846130 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638457846130 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Datos\[0\] " "No output dependent on input pin \"Datos\[0\]\"" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638457846176 "|Structural|Datos[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Datos\[1\] " "No output dependent on input pin \"Datos\[1\]\"" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638457846176 "|Structural|Datos[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Datos\[2\] " "No output dependent on input pin \"Datos\[2\]\"" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638457846176 "|Structural|Datos[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Datos\[3\] " "No output dependent on input pin \"Datos\[3\]\"" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638457846176 "|Structural|Datos[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Datos\[4\] " "No output dependent on input pin \"Datos\[4\]\"" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638457846176 "|Structural|Datos[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Datos\[5\] " "No output dependent on input pin \"Datos\[5\]\"" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638457846176 "|Structural|Datos[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Datos\[6\] " "No output dependent on input pin \"Datos\[6\]\"" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638457846176 "|Structural|Datos[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Datos\[7\] " "No output dependent on input pin \"Datos\[7\]\"" {  } { { "Structural.vhd" "" { Text "D:/GoogleDrive/F_ESPOL/6.SISTEMAS_DIGITALES_2/2_Examenes/2021_PAO2_1P_Examen/Structural.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638457846176 "|Structural|Datos[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1638457846176 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638457846177 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638457846177 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638457846177 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638457846177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638457846200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 02 10:10:46 2021 " "Processing ended: Thu Dec 02 10:10:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638457846200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638457846200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638457846200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638457846200 ""}
