{
    "CMSSW_7_5_ROOT5_X_2015-03-24-2300_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-03-28-2300_INCOMPLETE": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-03-29-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-24-2300_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-27-1500_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-29-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-03-24-2300_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-25-2300_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-03-24-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-25-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-03-26-2300": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-03-28-2300": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-03-27-2300": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_5_ROOT5_X_2015-03-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-03-23-2300_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-27-1500": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-27-1500_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-24-2300_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-03-26-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_5_ROOT5_X_2015-03-25-2300_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-26-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-03-26-2300_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-29-2300_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-03-29-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_5_ROOT5_X_2015-03-26-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-24-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-03-29-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-03-24-1100_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-03-28-2300_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-28-2300_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-03-24-2300_EXCEPTIONS": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-03-26-1100_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-25-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-03-22-2300": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2015-03-24-2300_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-03-24-2300_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-24-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-03-24-2300": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-03-28-2300_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-27-1500_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-24-2300_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-03-27-2300_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-25-2300_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-03-24-2300_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-03-24-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ICC_X_2015-03-22-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-24-2300_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-03-29-2300_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-03-27-2300_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-03-24-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ICC_X_2015-03-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-27-1500": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-26-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-03-27-1500_INCOMPLETE": "slc6_amd64_gcc481", 
    "CMSSW_7_5_ROOT5_X_2015-03-27-1500_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-24-2300_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-03-27-2300": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-03-29-1100_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-27-1500": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-24-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-25-2300_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-25-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-29-1100": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-03-23-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ICC_X_2015-03-27-2300_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-29-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-26-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-03-27-2300_INCOMPLETE": "slc6_amd64_gcc481", 
    "CMSSW_7_5_ROOT5_X_2015-03-29-2300_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-03-24-2300": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_5_DEVEL_X_2015-03-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-03-24-2300_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-29-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-28-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-28-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-24-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-03-29-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-03-24-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-03-28-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-26-2300_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-26-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-03-23-2300_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-24-1100_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-29-1100_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-03-24-2300": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-03-28-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-24-1000_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-28-1100_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-03-29-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_5_X_2015-03-28-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-03-27-1500": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-03-22-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ROOT6_X_2015-03-26-1100_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-03-27-1500_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-03-27-1500": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-03-25-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2015-03-22-2300": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2015-03-22-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ROOT6_X_2015-03-25-2300_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-03-29-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-26-2300_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-24-1100_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-23-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-03-29-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-03-23-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-27-2300_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-03-27-2300": "slc6_amd64_gcc481", 
    "CMSSW_7_5_DEVEL_X_2015-03-27-2300_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-03-29-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-25-1100_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-28-1100_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-03-25-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-27-2300_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-25-2300_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-28-2300_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-03-25-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_5_ROOT5_X_2015-03-23-1200": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-03-28-2300_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-29-2300_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-23-1200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-24-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-28-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-28-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-23-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-03-26-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-03-24-1100_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-24-1100": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-03-23-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_4_THREADED_X_2015-03-28-2300_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-23-1200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-03-27-2300_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-23-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-26-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-26-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-23-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-26-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-29-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-28-1100": "slc6_amd64_gcc491"
}