

================================================================
== Vitis HLS Report for 'init_fft_config'
================================================================
* Date:           Sat Jan 10 15:28:42 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.401 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|       1|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      54|    -|
|Register         |        -|    -|       3|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|       3|      55|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_done       |   9|          2|    1|          2|
    |cfg0_s_blk_n  |   9|          2|    1|          2|
    |cfg1_s_blk_n  |   9|          2|    1|          2|
    |cfg2_s_blk_n  |   9|          2|    1|          2|
    |cfg3_s_blk_n  |   9|          2|    1|          2|
    |real_start    |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         |  54|         12|    6|         12|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  init_fft_config|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  init_fft_config|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  init_fft_config|  return value|
|start_full_n           |   in|    1|  ap_ctrl_hs|  init_fft_config|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  init_fft_config|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  init_fft_config|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  init_fft_config|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  init_fft_config|  return value|
|start_out              |  out|    1|  ap_ctrl_hs|  init_fft_config|  return value|
|start_write            |  out|    1|  ap_ctrl_hs|  init_fft_config|  return value|
|cfg0_s_din             |  out|   16|     ap_fifo|           cfg0_s|       pointer|
|cfg0_s_num_data_valid  |   in|    3|     ap_fifo|           cfg0_s|       pointer|
|cfg0_s_fifo_cap        |   in|    3|     ap_fifo|           cfg0_s|       pointer|
|cfg0_s_full_n          |   in|    1|     ap_fifo|           cfg0_s|       pointer|
|cfg0_s_write           |  out|    1|     ap_fifo|           cfg0_s|       pointer|
|cfg1_s_din             |  out|   16|     ap_fifo|           cfg1_s|       pointer|
|cfg1_s_num_data_valid  |   in|    3|     ap_fifo|           cfg1_s|       pointer|
|cfg1_s_fifo_cap        |   in|    3|     ap_fifo|           cfg1_s|       pointer|
|cfg1_s_full_n          |   in|    1|     ap_fifo|           cfg1_s|       pointer|
|cfg1_s_write           |  out|    1|     ap_fifo|           cfg1_s|       pointer|
|cfg2_s_din             |  out|   16|     ap_fifo|           cfg2_s|       pointer|
|cfg2_s_num_data_valid  |   in|    3|     ap_fifo|           cfg2_s|       pointer|
|cfg2_s_fifo_cap        |   in|    3|     ap_fifo|           cfg2_s|       pointer|
|cfg2_s_full_n          |   in|    1|     ap_fifo|           cfg2_s|       pointer|
|cfg2_s_write           |  out|    1|     ap_fifo|           cfg2_s|       pointer|
|cfg3_s_din             |  out|   16|     ap_fifo|           cfg3_s|       pointer|
|cfg3_s_num_data_valid  |   in|    3|     ap_fifo|           cfg3_s|       pointer|
|cfg3_s_fifo_cap        |   in|    3|     ap_fifo|           cfg3_s|       pointer|
|cfg3_s_full_n          |   in|    1|     ap_fifo|           cfg3_s|       pointer|
|cfg3_s_write           |  out|    1|     ap_fifo|           cfg3_s|       pointer|
+-----------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %cfg3_s, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %cfg2_s, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %cfg1_s, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %cfg0_s, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln21 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_helper.cpp:21]   --->   Operation 6 'specinterface' 'specinterface_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (3.40ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %cfg0_s, i16 1367" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_helper.cpp:35]   --->   Operation 7 'write' 'write_ln35' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (3.40ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %cfg1_s, i16 1367" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_helper.cpp:36]   --->   Operation 8 'write' 'write_ln36' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (3.40ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %cfg2_s, i16 1367" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_helper.cpp:37]   --->   Operation 9 'write' 'write_ln37' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (3.40ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %cfg3_s, i16 1367" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_helper.cpp:38]   --->   Operation 10 'write' 'write_ln38' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_helper.cpp:39]   --->   Operation 11 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cfg0_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cfg1_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cfg2_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cfg3_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln21 (specinterface) [ 00]
write_ln35         (write        ) [ 00]
write_ln36         (write        ) [ 00]
write_ln37         (write        ) [ 00]
write_ln38         (write        ) [ 00]
ret_ln39           (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cfg0_s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cfg0_s"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cfg1_s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cfg1_s"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cfg2_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cfg2_s"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cfg3_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cfg3_s"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="write_ln35_write_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="0" slack="0"/>
<pin id="26" dir="0" index="1" bw="16" slack="0"/>
<pin id="27" dir="0" index="2" bw="12" slack="0"/>
<pin id="28" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="write_ln36_write_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="0" slack="0"/>
<pin id="34" dir="0" index="1" bw="16" slack="0"/>
<pin id="35" dir="0" index="2" bw="12" slack="0"/>
<pin id="36" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="write_ln37_write_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="0" slack="0"/>
<pin id="42" dir="0" index="1" bw="16" slack="0"/>
<pin id="43" dir="0" index="2" bw="12" slack="0"/>
<pin id="44" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln37/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="write_ln38_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="0" index="2" bw="12" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln38/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="29"><net_src comp="20" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="30"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="31"><net_src comp="22" pin="0"/><net_sink comp="24" pin=2"/></net>

<net id="37"><net_src comp="20" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="39"><net_src comp="22" pin="0"/><net_sink comp="32" pin=2"/></net>

<net id="45"><net_src comp="20" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="47"><net_src comp="22" pin="0"/><net_sink comp="40" pin=2"/></net>

<net id="53"><net_src comp="20" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="22" pin="0"/><net_sink comp="48" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cfg0_s | {1 }
	Port: cfg1_s | {1 }
	Port: cfg2_s | {1 }
	Port: cfg3_s | {1 }
 - Input state : 
	Port: init_fft_config : cfg0_s | {}
	Port: init_fft_config : cfg1_s | {}
	Port: init_fft_config : cfg2_s | {}
	Port: init_fft_config : cfg3_s | {}
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|
| Operation|     Functional Unit    |
|----------|------------------------|
|          | write_ln35_write_fu_24 |
|   write  | write_ln36_write_fu_32 |
|          | write_ln37_write_fu_40 |
|          | write_ln38_write_fu_48 |
|----------|------------------------|
|   Total  |                        |
|----------|------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
