var DataHeading = 'Code'; var dataJson = {"arch":{"ispc":false,"isunix":true,"ismac":false},"build":"wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization","ref":false,"current":[],"files":[{"name":"WLANTimeAndFrequencySynchronization_tc.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization_tc.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: WLANTimeAndFrequencySynchronization_tc\n// Source Path: WLANTimeAndFrequencySynchronization_tc\n// Hierarchy Level: 1\n// \n// Master clock enable input: clk_enable\n// \n// enb         : identical to clk_enable\n// enb_1_1_1   : identical to clk_enable\n// enb_1_8_0   : 8x slower than clk with last phase\n// enb_1_8_1   : 8x slower than clk with phase 1\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule WLANTimeAndFrequencySynchronization_tc\n          (clk,\n           reset,\n           clk_enable,\n           enb,\n           enb_1_1_1,\n           enb_1_8_0,\n           enb_1_8_1);\n\n\n  input   clk;\n  input   reset;\n  input   clk_enable;\n  output  enb;\n  output  enb_1_1_1;\n  output  enb_1_8_0;\n  output  enb_1_8_1;\n\n\n  reg [2:0] count8;  // ufix3\n  wire comp_0_tmp;\n  wire phase_0_tmp;\n  reg  phase_0;\n  wire enb_1_8_0_1;\n  wire comp_1_tmp;\n  wire phase_1_tmp;\n  reg  phase_1;\n  wire enb_1_8_1_1;\n\n\n  assign enb = clk_enable;\n\n  assign enb_1_1_1 = clk_enable;\n\n  // Count limited, Unsigned Counter\n  //  initial value   = 1\n  //  step value      = 1\n  //  count to value  = 7\n  always @(posedge clk or posedge reset)\n    begin : counter_8_process\n      if (reset == 1'b1) begin\n        count8 <= 3'b001;\n      end\n      else begin\n        if (clk_enable) begin\n          count8 <= count8 + 3'b001;\n        end\n      end\n    end\n\n  assign comp_0_tmp = count8 == 3'b111;\n\n  assign phase_0_tmp = comp_0_tmp & clk_enable;\n\n  always @(posedge clk or posedge reset)\n    begin : phase_delay_process\n      if (reset == 1'b1) begin\n        phase_0 <= 1'b0;\n      end\n      else begin\n        if (clk_enable) begin\n          phase_0 <= phase_0_tmp;\n        end\n      end\n    end\n\n  assign enb_1_8_0_1 = phase_0 & clk_enable;\n\n  assign enb_1_8_0 = enb_1_8_0_1;\n\n  assign comp_1_tmp = count8 == 3'b000;\n\n  assign phase_1_tmp = comp_1_tmp & clk_enable;\n\n  always @(posedge clk or posedge reset)\n    begin : phase_delay_1_process\n      if (reset == 1'b1) begin\n        phase_1 <= 1'b1;\n      end\n      else begin\n        if (clk_enable) begin\n          phase_1 <= phase_1_tmp;\n        end\n      end\n    end\n\n  assign enb_1_8_1_1 = phase_1 & clk_enable;\n\n  assign enb_1_8_1 = enb_1_8_1_1;\n\nendmodule  // WLANTimeAndFrequencySynchronization_tc\n\n"},{"name":"DTConverter.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/DTConverter.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: DTConverter\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Correction/DTConverte\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule DTConverter\n          (dataIn1_re,\n           dataIn1_im,\n           dataIn2_re,\n           dataIn2_im,\n           dataOut_re,\n           dataOut_im);\n\n\n  input   signed [15:0] dataIn1_re;  // sfix16_En12\n  input   signed [15:0] dataIn1_im;  // sfix16_En12\n  input   signed [31:0] dataIn2_re;  // sfix32_En26\n  input   signed [31:0] dataIn2_im;  // sfix32_En26\n  output  signed [15:0] dataOut_re;  // sfix16_En12\n  output  signed [15:0] dataOut_im;  // sfix16_En12\n\n\n\n\n  assign dataOut_re = (((dataIn2_re[31] == 1'b0) && (dataIn2_re[30:29] != 2'b00)) || ((dataIn2_re[31] == 1'b0) && (dataIn2_re[29:14] == 16'sb0111111111111111)) ? 16'sb0111111111111111 :\n              ((dataIn2_re[31] == 1'b1) && (dataIn2_re[30:29] != 2'b11) ? 16'sb1000000000000000 :\n              dataIn2_re[29:14] + $signed({1'b0, dataIn2_re[13]})));\n  assign dataOut_im = (((dataIn2_im[31] == 1'b0) && (dataIn2_im[30:29] != 2'b00)) || ((dataIn2_im[31] == 1'b0) && (dataIn2_im[29:14] == 16'sb0111111111111111)) ? 16'sb0111111111111111 :\n              ((dataIn2_im[31] == 1'b1) && (dataIn2_im[30:29] != 2'b11) ? 16'sb1000000000000000 :\n              dataIn2_im[29:14] + $signed({1'b0, dataIn2_im[13]})));\n\nendmodule  // DTConverter\n\n"},{"name":"SinLookUpTableGen.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/SinLookUpTableGen.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: SinLookUpTableGen\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Correction/NCO/WaveformGen/SinLookUpTableGe\n// Hierarchy Level: 5\n// Model version: 9.2\n// \n// Sin Look Up Table Generation Component\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule SinLookUpTableGen\n          (clk,\n           reset,\n           enb_1_8_0,\n           lutaddr,\n           lutSine);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_0;\n  input   [12:0] lutaddr;  // ufix13\n  output  signed [15:0] lutSine;  // sfix16_En14\n\n\n  reg [12:0] lutaddrInReg;  // ufix13\n  wire signed [15:0] DirectLookupTable_1 [0:8191];  // sfix16_En14 [8192]\n  wire signed [15:0] lutSineout;  // sfix16_En14\n  reg signed [15:0] lutSineoutreg1;  // sfix16_En14\n  reg signed [15:0] lutSine_1;  // sfix16_En14\n\n  initial begin\n    lutaddrInReg = 13'b0000000000000;\n    lutSineoutreg1 = 16'sb0000000000000000;\n  end\n\n  // Look up table address input register\n  always @(posedge clk)\n    begin : LUTaddrRegister_process\n      if (enb_1_8_0) begin\n        lutaddrInReg <= lutaddr;\n      end\n    end\n\n  // Octant Sine wave table\n  assign DirectLookupTable_1[0] = 16'sb0000000000000000;\n  assign DirectLookupTable_1[1] = 16'sb0000000000000010;\n  assign DirectLookupTable_1[2] = 16'sb0000000000000011;\n  assign DirectLookupTable_1[3] = 16'sb0000000000000101;\n  assign DirectLookupTable_1[4] = 16'sb0000000000000110;\n  assign DirectLookupTable_1[5] = 16'sb0000000000001000;\n  assign DirectLookupTable_1[6] = 16'sb0000000000001001;\n  assign DirectLookupTable_1[7] = 16'sb0000000000001011;\n  assign DirectLookupTable_1[8] = 16'sb0000000000001101;\n  assign DirectLookupTable_1[9] = 16'sb0000000000001110;\n  assign DirectLookupTable_1[10] = 16'sb0000000000010000;\n  assign DirectLookupTable_1[11] = 16'sb0000000000010001;\n  assign DirectLookupTable_1[12] = 16'sb0000000000010011;\n  assign DirectLookupTable_1[13] = 16'sb0000000000010100;\n  assign DirectLookupTable_1[14] = 16'sb0000000000010110;\n  assign DirectLookupTable_1[15] = 16'sb0000000000011000;\n  assign DirectLookupTable_1[16] = 16'sb0000000000011001;\n  assign DirectLookupTable_1[17] = 16'sb0000000000011011;\n  assign DirectLookupTable_1[18] = 16'sb0000000000011100;\n  assign DirectLookupTable_1[19] = 16'sb0000000000011110;\n  assign DirectLookupTable_1[20] = 16'sb0000000000011111;\n  assign DirectLookupTable_1[21] = 16'sb0000000000100001;\n  assign DirectLookupTable_1[22] = 16'sb0000000000100011;\n  assign DirectLookupTable_1[23] = 16'sb0000000000100100;\n  assign DirectLookupTable_1[24] = 16'sb0000000000100110;\n  assign DirectLookupTable_1[25] = 16'sb0000000000100111;\n  assign DirectLookupTable_1[26] = 16'sb0000000000101001;\n  assign DirectLookupTable_1[27] = 16'sb0000000000101010;\n  assign DirectLookupTable_1[28] = 16'sb0000000000101100;\n  assign DirectLookupTable_1[29] = 16'sb0000000000101110;\n  assign DirectLookupTable_1[30] = 16'sb0000000000101111;\n  assign DirectLookupTable_1[31] = 16'sb0000000000110001;\n  assign DirectLookupTable_1[32] = 16'sb0000000000110010;\n  assign DirectLookupTable_1[33] = 16'sb0000000000110100;\n  assign DirectLookupTable_1[34] = 16'sb0000000000110101;\n  assign DirectLookupTable_1[35] = 16'sb0000000000110111;\n  assign DirectLookupTable_1[36] = 16'sb0000000000111001;\n  assign DirectLookupTable_1[37] = 16'sb0000000000111010;\n  assign DirectLookupTable_1[38] = 16'sb0000000000111100;\n  assign DirectLookupTable_1[39] = 16'sb0000000000111101;\n  assign DirectLookupTable_1[40] = 16'sb0000000000111111;\n  assign DirectLookupTable_1[41] = 16'sb0000000001000000;\n  assign DirectLookupTable_1[42] = 16'sb0000000001000010;\n  assign DirectLookupTable_1[43] = 16'sb0000000001000100;\n  assign DirectLookupTable_1[44] = 16'sb0000000001000101;\n  assign DirectLookupTable_1[45] = 16'sb0000000001000111;\n  assign DirectLookupTable_1[46] = 16'sb0000000001001000;\n  assign DirectLookupTable_1[47] = 16'sb0000000001001010;\n  assign DirectLookupTable_1[48] = 16'sb0000000001001011;\n  assign DirectLookupTable_1[49] = 16'sb0000000001001101;\n  assign DirectLookupTable_1[50] = 16'sb0000000001001111;\n  assign DirectLookupTable_1[51] = 16'sb0000000001010000;\n  assign DirectLookupTable_1[52] = 16'sb0000000001010010;\n  assign DirectLookupTable_1[53] = 16'sb0000000001010011;\n  assign DirectLookupTable_1[54] = 16'sb0000000001010101;\n  assign DirectLookupTable_1[55] = 16'sb0000000001010110;\n  assign DirectLookupTable_1[56] = 16'sb0000000001011000;\n  assign DirectLookupTable_1[57] = 16'sb0000000001011010;\n  assign DirectLookupTable_1[58] = 16'sb0000000001011011;\n  assign DirectLookupTable_1[59] = 16'sb0000000001011101;\n  assign DirectLookupTable_1[60] = 16'sb0000000001011110;\n  assign DirectLookupTable_1[61] = 16'sb0000000001100000;\n  assign DirectLookupTable_1[62] = 16'sb0000000001100001;\n  assign DirectLookupTable_1[63] = 16'sb0000000001100011;\n  assign DirectLookupTable_1[64] = 16'sb0000000001100101;\n  assign DirectLookupTable_1[65] = 16'sb0000000001100110;\n  assign DirectLookupTable_1[66] = 16'sb0000000001101000;\n  assign DirectLookupTable_1[67] = 16'sb0000000001101001;\n  assign DirectLookupTable_1[68] = 16'sb0000000001101011;\n  assign DirectLookupTable_1[69] = 16'sb0000000001101100;\n  assign DirectLookupTable_1[70] = 16'sb0000000001101110;\n  assign DirectLookupTable_1[71] = 16'sb0000000001110000;\n  assign DirectLookupTable_1[72] = 16'sb0000000001110001;\n  assign DirectLookupTable_1[73] = 16'sb0000000001110011;\n  assign DirectLookupTable_1[74] = 16'sb0000000001110100;\n  assign DirectLookupTable_1[75] = 16'sb0000000001110110;\n  assign DirectLookupTable_1[76] = 16'sb0000000001110111;\n  assign DirectLookupTable_1[77] = 16'sb0000000001111001;\n  assign DirectLookupTable_1[78] = 16'sb0000000001111011;\n  assign DirectLookupTable_1[79] = 16'sb0000000001111100;\n  assign DirectLookupTable_1[80] = 16'sb0000000001111110;\n  assign DirectLookupTable_1[81] = 16'sb0000000001111111;\n  assign DirectLookupTable_1[82] = 16'sb0000000010000001;\n  assign DirectLookupTable_1[83] = 16'sb0000000010000010;\n  assign DirectLookupTable_1[84] = 16'sb0000000010000100;\n  assign DirectLookupTable_1[85] = 16'sb0000000010000110;\n  assign DirectLookupTable_1[86] = 16'sb0000000010000111;\n  assign DirectLookupTable_1[87] = 16'sb0000000010001001;\n  assign DirectLookupTable_1[88] = 16'sb0000000010001010;\n  assign DirectLookupTable_1[89] = 16'sb0000000010001100;\n  assign DirectLookupTable_1[90] = 16'sb0000000010001101;\n  assign DirectLookupTable_1[91] = 16'sb0000000010001111;\n  assign DirectLookupTable_1[92] = 16'sb0000000010010001;\n  assign DirectLookupTable_1[93] = 16'sb0000000010010010;\n  assign DirectLookupTable_1[94] = 16'sb0000000010010100;\n  assign DirectLookupTable_1[95] = 16'sb0000000010010101;\n  assign DirectLookupTable_1[96] = 16'sb0000000010010111;\n  assign DirectLookupTable_1[97] = 16'sb0000000010011000;\n  assign DirectLookupTable_1[98] = 16'sb0000000010011010;\n  assign DirectLookupTable_1[99] = 16'sb0000000010011100;\n  assign DirectLookupTable_1[100] = 16'sb0000000010011101;\n  assign DirectLookupTable_1[101] = 16'sb0000000010011111;\n  assign DirectLookupTable_1[102] = 16'sb0000000010100000;\n  assign DirectLookupTable_1[103] = 16'sb0000000010100010;\n  assign DirectLookupTable_1[104] = 16'sb0000000010100011;\n  assign DirectLookupTable_1[105] = 16'sb0000000010100101;\n  assign DirectLookupTable_1[106] = 16'sb0000000010100111;\n  assign DirectLookupTable_1[107] = 16'sb0000000010101000;\n  assign DirectLookupTable_1[108] = 16'sb0000000010101010;\n  assign DirectLookupTable_1[109] = 16'sb0000000010101011;\n  assign DirectLookupTable_1[110] = 16'sb0000000010101101;\n  assign DirectLookupTable_1[111] = 16'sb0000000010101110;\n  assign DirectLookupTable_1[112] = 16'sb0000000010110000;\n  assign DirectLookupTable_1[113] = 16'sb0000000010110001;\n  assign DirectLookupTable_1[114] = 16'sb0000000010110011;\n  assign DirectLookupTable_1[115] = 16'sb0000000010110101;\n  assign DirectLookupTable_1[116] = 16'sb0000000010110110;\n  assign DirectLookupTable_1[117] = 16'sb0000000010111000;\n  assign DirectLookupTable_1[118] = 16'sb0000000010111001;\n  assign DirectLookupTable_1[119] = 16'sb0000000010111011;\n  assign DirectLookupTable_1[120] = 16'sb0000000010111100;\n  assign DirectLookupTable_1[121] = 16'sb0000000010111110;\n  assign DirectLookupTable_1[122] = 16'sb0000000011000000;\n  assign DirectLookupTable_1[123] = 16'sb0000000011000001;\n  assign DirectLookupTable_1[124] = 16'sb0000000011000011;\n  assign DirectLookupTable_1[125] = 16'sb0000000011000100;\n  assign DirectLookupTable_1[126] = 16'sb0000000011000110;\n  assign DirectLookupTable_1[127] = 16'sb0000000011000111;\n  assign DirectLookupTable_1[128] = 16'sb0000000011001001;\n  assign DirectLookupTable_1[129] = 16'sb0000000011001011;\n  assign DirectLookupTable_1[130] = 16'sb0000000011001100;\n  assign DirectLookupTable_1[131] = 16'sb0000000011001110;\n  assign DirectLookupTable_1[132] = 16'sb0000000011001111;\n  assign DirectLookupTable_1[133] = 16'sb0000000011010001;\n  assign DirectLookupTable_1[134] = 16'sb0000000011010010;\n  assign DirectLookupTable_1[135] = 16'sb0000000011010100;\n  assign DirectLookupTable_1[136] = 16'sb0000000011010110;\n  assign DirectLookupTable_1[137] = 16'sb0000000011010111;\n  assign DirectLookupTable_1[138] = 16'sb0000000011011001;\n  assign DirectLookupTable_1[139] = 16'sb0000000011011010;\n  assign DirectLookupTable_1[140] = 16'sb0000000011011100;\n  assign DirectLookupTable_1[141] = 16'sb0000000011011101;\n  assign DirectLookupTable_1[142] = 16'sb0000000011011111;\n  assign DirectLookupTable_1[143] = 16'sb0000000011100001;\n  assign DirectLookupTable_1[144] = 16'sb0000000011100010;\n  assign DirectLookupTable_1[145] = 16'sb0000000011100100;\n  assign DirectLookupTable_1[146] = 16'sb0000000011100101;\n  assign DirectLookupTable_1[147] = 16'sb0000000011100111;\n  assign DirectLookupTable_1[148] = 16'sb0000000011101000;\n  assign DirectLookupTable_1[149] = 16'sb0000000011101010;\n  assign DirectLookupTable_1[150] = 16'sb0000000011101100;\n  assign DirectLookupTable_1[151] = 16'sb0000000011101101;\n  assign DirectLookupTable_1[152] = 16'sb0000000011101111;\n  assign DirectLookupTable_1[153] = 16'sb0000000011110000;\n  assign DirectLookupTable_1[154] = 16'sb0000000011110010;\n  assign DirectLookupTable_1[155] = 16'sb0000000011110011;\n  assign DirectLookupTable_1[156] = 16'sb0000000011110101;\n  assign DirectLookupTable_1[157] = 16'sb0000000011110111;\n  assign DirectLookupTable_1[158] = 16'sb0000000011111000;\n  assign DirectLookupTable_1[159] = 16'sb0000000011111010;\n  assign DirectLookupTable_1[160] = 16'sb0000000011111011;\n  assign DirectLookupTable_1[161] = 16'sb0000000011111101;\n  assign DirectLookupTable_1[162] = 16'sb0000000011111110;\n  assign DirectLookupTable_1[163] = 16'sb0000000100000000;\n  assign DirectLookupTable_1[164] = 16'sb0000000100000010;\n  assign DirectLookupTable_1[165] = 16'sb0000000100000011;\n  assign DirectLookupTable_1[166] = 16'sb0000000100000101;\n  assign DirectLookupTable_1[167] = 16'sb0000000100000110;\n  assign DirectLookupTable_1[168] = 16'sb0000000100001000;\n  assign DirectLookupTable_1[169] = 16'sb0000000100001001;\n  assign DirectLookupTable_1[170] = 16'sb0000000100001011;\n  assign DirectLookupTable_1[171] = 16'sb0000000100001101;\n  assign DirectLookupTable_1[172] = 16'sb0000000100001110;\n  assign DirectLookupTable_1[173] = 16'sb0000000100010000;\n  assign DirectLookupTable_1[174] = 16'sb0000000100010001;\n  assign DirectLookupTable_1[175] = 16'sb0000000100010011;\n  assign DirectLookupTable_1[176] = 16'sb0000000100010100;\n  assign DirectLookupTable_1[177] = 16'sb0000000100010110;\n  assign DirectLookupTable_1[178] = 16'sb0000000100011000;\n  assign DirectLookupTable_1[179] = 16'sb0000000100011001;\n  assign DirectLookupTable_1[180] = 16'sb0000000100011011;\n  assign DirectLookupTable_1[181] = 16'sb0000000100011100;\n  assign DirectLookupTable_1[182] = 16'sb0000000100011110;\n  assign DirectLookupTable_1[183] = 16'sb0000000100011111;\n  assign DirectLookupTable_1[184] = 16'sb0000000100100001;\n  assign DirectLookupTable_1[185] = 16'sb0000000100100011;\n  assign DirectLookupTable_1[186] = 16'sb0000000100100100;\n  assign DirectLookupTable_1[187] = 16'sb0000000100100110;\n  assign DirectLookupTable_1[188] = 16'sb0000000100100111;\n  assign DirectLookupTable_1[189] = 16'sb0000000100101001;\n  assign DirectLookupTable_1[190] = 16'sb0000000100101010;\n  assign DirectLookupTable_1[191] = 16'sb0000000100101100;\n  assign DirectLookupTable_1[192] = 16'sb0000000100101110;\n  assign DirectLookupTable_1[193] = 16'sb0000000100101111;\n  assign DirectLookupTable_1[194] = 16'sb0000000100110001;\n  assign DirectLookupTable_1[195] = 16'sb0000000100110010;\n  assign DirectLookupTable_1[196] = 16'sb0000000100110100;\n  assign DirectLookupTable_1[197] = 16'sb0000000100110101;\n  assign DirectLookupTable_1[198] = 16'sb0000000100110111;\n  assign DirectLookupTable_1[199] = 16'sb0000000100111001;\n  assign DirectLookupTable_1[200] = 16'sb0000000100111010;\n  assign DirectLookupTable_1[201] = 16'sb0000000100111100;\n  assign DirectLookupTable_1[202] = 16'sb0000000100111101;\n  assign DirectLookupTable_1[203] = 16'sb0000000100111111;\n  assign DirectLookupTable_1[204] = 16'sb0000000101000000;\n  assign DirectLookupTable_1[205] = 16'sb0000000101000010;\n  assign DirectLookupTable_1[206] = 16'sb0000000101000100;\n  assign DirectLookupTable_1[207] = 16'sb0000000101000101;\n  assign DirectLookupTable_1[208] = 16'sb0000000101000111;\n  assign DirectLookupTable_1[209] = 16'sb0000000101001000;\n  assign DirectLookupTable_1[210] = 16'sb0000000101001010;\n  assign DirectLookupTable_1[211] = 16'sb0000000101001011;\n  assign DirectLookupTable_1[212] = 16'sb0000000101001101;\n  assign DirectLookupTable_1[213] = 16'sb0000000101001111;\n  assign DirectLookupTable_1[214] = 16'sb0000000101010000;\n  assign DirectLookupTable_1[215] = 16'sb0000000101010010;\n  assign DirectLookupTable_1[216] = 16'sb0000000101010011;\n  assign DirectLookupTable_1[217] = 16'sb0000000101010101;\n  assign DirectLookupTable_1[218] = 16'sb0000000101010110;\n  assign DirectLookupTable_1[219] = 16'sb0000000101011000;\n  assign DirectLookupTable_1[220] = 16'sb0000000101011010;\n  assign DirectLookupTable_1[221] = 16'sb0000000101011011;\n  assign DirectLookupTable_1[222] = 16'sb0000000101011101;\n  assign DirectLookupTable_1[223] = 16'sb0000000101011110;\n  assign DirectLookupTable_1[224] = 16'sb0000000101100000;\n  assign DirectLookupTable_1[225] = 16'sb0000000101100001;\n  assign DirectLookupTable_1[226] = 16'sb0000000101100011;\n  assign DirectLookupTable_1[227] = 16'sb0000000101100101;\n  assign DirectLookupTable_1[228] = 16'sb0000000101100110;\n  assign DirectLookupTable_1[229] = 16'sb0000000101101000;\n  assign DirectLookupTable_1[230] = 16'sb0000000101101001;\n  assign DirectLookupTable_1[231] = 16'sb0000000101101011;\n  assign DirectLookupTable_1[232] = 16'sb0000000101101100;\n  assign DirectLookupTable_1[233] = 16'sb0000000101101110;\n  assign DirectLookupTable_1[234] = 16'sb0000000101110000;\n  assign DirectLookupTable_1[235] = 16'sb0000000101110001;\n  assign DirectLookupTable_1[236] = 16'sb0000000101110011;\n  assign DirectLookupTable_1[237] = 16'sb0000000101110100;\n  assign DirectLookupTable_1[238] = 16'sb0000000101110110;\n  assign DirectLookupTable_1[239] = 16'sb0000000101110111;\n  assign DirectLookupTable_1[240] = 16'sb0000000101111001;\n  assign DirectLookupTable_1[241] = 16'sb0000000101111011;\n  assign DirectLookupTable_1[242] = 16'sb0000000101111100;\n  assign DirectLookupTable_1[243] = 16'sb0000000101111110;\n  assign DirectLookupTable_1[244] = 16'sb0000000101111111;\n  assign DirectLookupTable_1[245] = 16'sb0000000110000001;\n  assign DirectLookupTable_1[246] = 16'sb0000000110000010;\n  assign DirectLookupTable_1[247] = 16'sb0000000110000100;\n  assign DirectLookupTable_1[248] = 16'sb0000000110000110;\n  assign DirectLookupTable_1[249] = 16'sb0000000110000111;\n  assign DirectLookupTable_1[250] = 16'sb0000000110001001;\n  assign DirectLookupTable_1[251] = 16'sb0000000110001010;\n  assign DirectLookupTable_1[252] = 16'sb0000000110001100;\n  assign DirectLookupTable_1[253] = 16'sb0000000110001101;\n  assign DirectLookupTable_1[254] = 16'sb0000000110001111;\n  assign DirectLookupTable_1[255] = 16'sb0000000110010001;\n  assign DirectLookupTable_1[256] = 16'sb0000000110010010;\n  assign DirectLookupTable_1[257] = 16'sb0000000110010100;\n  assign DirectLookupTable_1[258] = 16'sb0000000110010101;\n  assign DirectLookupTable_1[259] = 16'sb0000000110010111;\n  assign DirectLookupTable_1[260] = 16'sb0000000110011000;\n  assign DirectLookupTable_1[261] = 16'sb0000000110011010;\n  assign DirectLookupTable_1[262] = 16'sb0000000110011100;\n  assign DirectLookupTable_1[263] = 16'sb0000000110011101;\n  assign DirectLookupTable_1[264] = 16'sb0000000110011111;\n  assign DirectLookupTable_1[265] = 16'sb0000000110100000;\n  assign DirectLookupTable_1[266] = 16'sb0000000110100010;\n  assign DirectLookupTable_1[267] = 16'sb0000000110100011;\n  assign DirectLookupTable_1[268] = 16'sb0000000110100101;\n  assign DirectLookupTable_1[269] = 16'sb0000000110100110;\n  assign DirectLookupTable_1[270] = 16'sb0000000110101000;\n  assign DirectLookupTable_1[271] = 16'sb0000000110101010;\n  assign DirectLookupTable_1[272] = 16'sb0000000110101011;\n  assign DirectLookupTable_1[273] = 16'sb0000000110101101;\n  assign DirectLookupTable_1[274] = 16'sb0000000110101110;\n  assign DirectLookupTable_1[275] = 16'sb0000000110110000;\n  assign DirectLookupTable_1[276] = 16'sb0000000110110001;\n  assign DirectLookupTable_1[277] = 16'sb0000000110110011;\n  assign DirectLookupTable_1[278] = 16'sb0000000110110101;\n  assign DirectLookupTable_1[279] = 16'sb0000000110110110;\n  assign DirectLookupTable_1[280] = 16'sb0000000110111000;\n  assign DirectLookupTable_1[281] = 16'sb0000000110111001;\n  assign DirectLookupTable_1[282] = 16'sb0000000110111011;\n  assign DirectLookupTable_1[283] = 16'sb0000000110111100;\n  assign DirectLookupTable_1[284] = 16'sb0000000110111110;\n  assign DirectLookupTable_1[285] = 16'sb0000000111000000;\n  assign DirectLookupTable_1[286] = 16'sb0000000111000001;\n  assign DirectLookupTable_1[287] = 16'sb0000000111000011;\n  assign DirectLookupTable_1[288] = 16'sb0000000111000100;\n  assign DirectLookupTable_1[289] = 16'sb0000000111000110;\n  assign DirectLookupTable_1[290] = 16'sb0000000111000111;\n  assign DirectLookupTable_1[291] = 16'sb0000000111001001;\n  assign DirectLookupTable_1[292] = 16'sb0000000111001011;\n  assign DirectLookupTable_1[293] = 16'sb0000000111001100;\n  assign DirectLookupTable_1[294] = 16'sb0000000111001110;\n  assign DirectLookupTable_1[295] = 16'sb0000000111001111;\n  assign DirectLookupTable_1[296] = 16'sb0000000111010001;\n  assign DirectLookupTable_1[297] = 16'sb0000000111010010;\n  assign DirectLookupTable_1[298] = 16'sb0000000111010100;\n  assign DirectLookupTable_1[299] = 16'sb0000000111010110;\n  assign DirectLookupTable_1[300] = 16'sb0000000111010111;\n  assign DirectLookupTable_1[301] = 16'sb0000000111011001;\n  assign DirectLookupTable_1[302] = 16'sb0000000111011010;\n  assign DirectLookupTable_1[303] = 16'sb0000000111011100;\n  assign DirectLookupTable_1[304] = 16'sb0000000111011101;\n  assign DirectLookupTable_1[305] = 16'sb0000000111011111;\n  assign DirectLookupTable_1[306] = 16'sb0000000111100001;\n  assign DirectLookupTable_1[307] = 16'sb0000000111100010;\n  assign DirectLookupTable_1[308] = 16'sb0000000111100100;\n  assign DirectLookupTable_1[309] = 16'sb0000000111100101;\n  assign DirectLookupTable_1[310] = 16'sb0000000111100111;\n  assign DirectLookupTable_1[311] = 16'sb0000000111101000;\n  assign DirectLookupTable_1[312] = 16'sb0000000111101010;\n  assign DirectLookupTable_1[313] = 16'sb0000000111101100;\n  assign DirectLookupTable_1[314] = 16'sb0000000111101101;\n  assign DirectLookupTable_1[315] = 16'sb0000000111101111;\n  assign DirectLookupTable_1[316] = 16'sb0000000111110000;\n  assign DirectLookupTable_1[317] = 16'sb0000000111110010;\n  assign DirectLookupTable_1[318] = 16'sb0000000111110011;\n  assign DirectLookupTable_1[319] = 16'sb0000000111110101;\n  assign DirectLookupTable_1[320] = 16'sb0000000111110111;\n  assign DirectLookupTable_1[321] = 16'sb0000000111111000;\n  assign DirectLookupTable_1[322] = 16'sb0000000111111010;\n  assign DirectLookupTable_1[323] = 16'sb0000000111111011;\n  assign DirectLookupTable_1[324] = 16'sb0000000111111101;\n  assign DirectLookupTable_1[325] = 16'sb0000000111111110;\n  assign DirectLookupTable_1[326] = 16'sb0000001000000000;\n  assign DirectLookupTable_1[327] = 16'sb0000001000000010;\n  assign DirectLookupTable_1[328] = 16'sb0000001000000011;\n  assign DirectLookupTable_1[329] = 16'sb0000001000000101;\n  assign DirectLookupTable_1[330] = 16'sb0000001000000110;\n  assign DirectLookupTable_1[331] = 16'sb0000001000001000;\n  assign DirectLookupTable_1[332] = 16'sb0000001000001001;\n  assign DirectLookupTable_1[333] = 16'sb0000001000001011;\n  assign DirectLookupTable_1[334] = 16'sb0000001000001101;\n  assign DirectLookupTable_1[335] = 16'sb0000001000001110;\n  assign DirectLookupTable_1[336] = 16'sb0000001000010000;\n  assign DirectLookupTable_1[337] = 16'sb0000001000010001;\n  assign DirectLookupTable_1[338] = 16'sb0000001000010011;\n  assign DirectLookupTable_1[339] = 16'sb0000001000010100;\n  assign DirectLookupTable_1[340] = 16'sb0000001000010110;\n  assign DirectLookupTable_1[341] = 16'sb0000001000011000;\n  assign DirectLookupTable_1[342] = 16'sb0000001000011001;\n  assign DirectLookupTable_1[343] = 16'sb0000001000011011;\n  assign DirectLookupTable_1[344] = 16'sb0000001000011100;\n  assign DirectLookupTable_1[345] = 16'sb0000001000011110;\n  assign DirectLookupTable_1[346] = 16'sb0000001000011111;\n  assign DirectLookupTable_1[347] = 16'sb0000001000100001;\n  assign DirectLookupTable_1[348] = 16'sb0000001000100011;\n  assign DirectLookupTable_1[349] = 16'sb0000001000100100;\n  assign DirectLookupTable_1[350] = 16'sb0000001000100110;\n  assign DirectLookupTable_1[351] = 16'sb0000001000100111;\n  assign DirectLookupTable_1[352] = 16'sb0000001000101001;\n  assign DirectLookupTable_1[353] = 16'sb0000001000101010;\n  assign DirectLookupTable_1[354] = 16'sb0000001000101100;\n  assign DirectLookupTable_1[355] = 16'sb0000001000101110;\n  assign DirectLookupTable_1[356] = 16'sb0000001000101111;\n  assign DirectLookupTable_1[357] = 16'sb0000001000110001;\n  assign DirectLookupTable_1[358] = 16'sb0000001000110010;\n  assign DirectLookupTable_1[359] = 16'sb0000001000110100;\n  assign DirectLookupTable_1[360] = 16'sb0000001000110101;\n  assign DirectLookupTable_1[361] = 16'sb0000001000110111;\n  assign DirectLookupTable_1[362] = 16'sb0000001000111001;\n  assign DirectLookupTable_1[363] = 16'sb0000001000111010;\n  assign DirectLookupTable_1[364] = 16'sb0000001000111100;\n  assign DirectLookupTable_1[365] = 16'sb0000001000111101;\n  assign DirectLookupTable_1[366] = 16'sb0000001000111111;\n  assign DirectLookupTable_1[367] = 16'sb0000001001000000;\n  assign DirectLookupTable_1[368] = 16'sb0000001001000010;\n  assign DirectLookupTable_1[369] = 16'sb0000001001000100;\n  assign DirectLookupTable_1[370] = 16'sb0000001001000101;\n  assign DirectLookupTable_1[371] = 16'sb0000001001000111;\n  assign DirectLookupTable_1[372] = 16'sb0000001001001000;\n  assign DirectLookupTable_1[373] = 16'sb0000001001001010;\n  assign DirectLookupTable_1[374] = 16'sb0000001001001011;\n  assign DirectLookupTable_1[375] = 16'sb0000001001001101;\n  assign DirectLookupTable_1[376] = 16'sb0000001001001110;\n  assign DirectLookupTable_1[377] = 16'sb0000001001010000;\n  assign DirectLookupTable_1[378] = 16'sb0000001001010010;\n  assign DirectLookupTable_1[379] = 16'sb0000001001010011;\n  assign DirectLookupTable_1[380] = 16'sb0000001001010101;\n  assign DirectLookupTable_1[381] = 16'sb0000001001010110;\n  assign DirectLookupTable_1[382] = 16'sb0000001001011000;\n  assign DirectLookupTable_1[383] = 16'sb0000001001011001;\n  assign DirectLookupTable_1[384] = 16'sb0000001001011011;\n  assign DirectLookupTable_1[385] = 16'sb0000001001011101;\n  assign DirectLookupTable_1[386] = 16'sb0000001001011110;\n  assign DirectLookupTable_1[387] = 16'sb0000001001100000;\n  assign DirectLookupTable_1[388] = 16'sb0000001001100001;\n  assign DirectLookupTable_1[389] = 16'sb0000001001100011;\n  assign DirectLookupTable_1[390] = 16'sb0000001001100100;\n  assign DirectLookupTable_1[391] = 16'sb0000001001100110;\n  assign DirectLookupTable_1[392] = 16'sb0000001001101000;\n  assign DirectLookupTable_1[393] = 16'sb0000001001101001;\n  assign DirectLookupTable_1[394] = 16'sb0000001001101011;\n  assign DirectLookupTable_1[395] = 16'sb0000001001101100;\n  assign DirectLookupTable_1[396] = 16'sb0000001001101110;\n  assign DirectLookupTable_1[397] = 16'sb0000001001101111;\n  assign DirectLookupTable_1[398] = 16'sb0000001001110001;\n  assign DirectLookupTable_1[399] = 16'sb0000001001110011;\n  assign DirectLookupTable_1[400] = 16'sb0000001001110100;\n  assign DirectLookupTable_1[401] = 16'sb0000001001110110;\n  assign DirectLookupTable_1[402] = 16'sb0000001001110111;\n  assign DirectLookupTable_1[403] = 16'sb0000001001111001;\n  assign DirectLookupTable_1[404] = 16'sb0000001001111010;\n  assign DirectLookupTable_1[405] = 16'sb0000001001111100;\n  assign DirectLookupTable_1[406] = 16'sb0000001001111110;\n  assign DirectLookupTable_1[407] = 16'sb0000001001111111;\n  assign DirectLookupTable_1[408] = 16'sb0000001010000001;\n  assign DirectLookupTable_1[409] = 16'sb0000001010000010;\n  assign DirectLookupTable_1[410] = 16'sb0000001010000100;\n  assign DirectLookupTable_1[411] = 16'sb0000001010000101;\n  assign DirectLookupTable_1[412] = 16'sb0000001010000111;\n  assign DirectLookupTable_1[413] = 16'sb0000001010001001;\n  assign DirectLookupTable_1[414] = 16'sb0000001010001010;\n  assign DirectLookupTable_1[415] = 16'sb0000001010001100;\n  assign DirectLookupTable_1[416] = 16'sb0000001010001101;\n  assign DirectLookupTable_1[417] = 16'sb0000001010001111;\n  assign DirectLookupTable_1[418] = 16'sb0000001010010000;\n  assign DirectLookupTable_1[419] = 16'sb0000001010010010;\n  assign DirectLookupTable_1[420] = 16'sb0000001010010100;\n  assign DirectLookupTable_1[421] = 16'sb0000001010010101;\n  assign DirectLookupTable_1[422] = 16'sb0000001010010111;\n  assign DirectLookupTable_1[423] = 16'sb0000001010011000;\n  assign DirectLookupTable_1[424] = 16'sb0000001010011010;\n  assign DirectLookupTable_1[425] = 16'sb0000001010011011;\n  assign DirectLookupTable_1[426] = 16'sb0000001010011101;\n  assign DirectLookupTable_1[427] = 16'sb0000001010011111;\n  assign DirectLookupTable_1[428] = 16'sb0000001010100000;\n  assign DirectLookupTable_1[429] = 16'sb0000001010100010;\n  assign DirectLookupTable_1[430] = 16'sb0000001010100011;\n  assign DirectLookupTable_1[431] = 16'sb0000001010100101;\n  assign DirectLookupTable_1[432] = 16'sb0000001010100110;\n  assign DirectLookupTable_1[433] = 16'sb0000001010101000;\n  assign DirectLookupTable_1[434] = 16'sb0000001010101010;\n  assign DirectLookupTable_1[435] = 16'sb0000001010101011;\n  assign DirectLookupTable_1[436] = 16'sb0000001010101101;\n  assign DirectLookupTable_1[437] = 16'sb0000001010101110;\n  assign DirectLookupTable_1[438] = 16'sb0000001010110000;\n  assign DirectLookupTable_1[439] = 16'sb0000001010110001;\n  assign DirectLookupTable_1[440] = 16'sb0000001010110011;\n  assign DirectLookupTable_1[441] = 16'sb0000001010110101;\n  assign DirectLookupTable_1[442] = 16'sb0000001010110110;\n  assign DirectLookupTable_1[443] = 16'sb0000001010111000;\n  assign DirectLookupTable_1[444] = 16'sb0000001010111001;\n  assign DirectLookupTable_1[445] = 16'sb0000001010111011;\n  assign DirectLookupTable_1[446] = 16'sb0000001010111100;\n  assign DirectLookupTable_1[447] = 16'sb0000001010111110;\n  assign DirectLookupTable_1[448] = 16'sb0000001011000000;\n  assign DirectLookupTable_1[449] = 16'sb0000001011000001;\n  assign DirectLookupTable_1[450] = 16'sb0000001011000011;\n  assign DirectLookupTable_1[451] = 16'sb0000001011000100;\n  assign DirectLookupTable_1[452] = 16'sb0000001011000110;\n  assign DirectLookupTable_1[453] = 16'sb0000001011000111;\n  assign DirectLookupTable_1[454] = 16'sb0000001011001001;\n  assign DirectLookupTable_1[455] = 16'sb0000001011001010;\n  assign DirectLookupTable_1[456] = 16'sb0000001011001100;\n  assign DirectLookupTable_1[457] = 16'sb0000001011001110;\n  assign DirectLookupTable_1[458] = 16'sb0000001011001111;\n  assign DirectLookupTable_1[459] = 16'sb0000001011010001;\n  assign DirectLookupTable_1[460] = 16'sb0000001011010010;\n  assign DirectLookupTable_1[461] = 16'sb0000001011010100;\n  assign DirectLookupTable_1[462] = 16'sb0000001011010101;\n  assign DirectLookupTable_1[463] = 16'sb0000001011010111;\n  assign DirectLookupTable_1[464] = 16'sb0000001011011001;\n  assign DirectLookupTable_1[465] = 16'sb0000001011011010;\n  assign DirectLookupTable_1[466] = 16'sb0000001011011100;\n  assign DirectLookupTable_1[467] = 16'sb0000001011011101;\n  assign DirectLookupTable_1[468] = 16'sb0000001011011111;\n  assign DirectLookupTable_1[469] = 16'sb0000001011100000;\n  assign DirectLookupTable_1[470] = 16'sb0000001011100010;\n  assign DirectLookupTable_1[471] = 16'sb0000001011100100;\n  assign DirectLookupTable_1[472] = 16'sb0000001011100101;\n  assign DirectLookupTable_1[473] = 16'sb0000001011100111;\n  assign DirectLookupTable_1[474] = 16'sb0000001011101000;\n  assign DirectLookupTable_1[475] = 16'sb0000001011101010;\n  assign DirectLookupTable_1[476] = 16'sb0000001011101011;\n  assign DirectLookupTable_1[477] = 16'sb0000001011101101;\n  assign DirectLookupTable_1[478] = 16'sb0000001011101111;\n  assign DirectLookupTable_1[479] = 16'sb0000001011110000;\n  assign DirectLookupTable_1[480] = 16'sb0000001011110010;\n  assign DirectLookupTable_1[481] = 16'sb0000001011110011;\n  assign DirectLookupTable_1[482] = 16'sb0000001011110101;\n  assign DirectLookupTable_1[483] = 16'sb0000001011110110;\n  assign DirectLookupTable_1[484] = 16'sb0000001011111000;\n  assign DirectLookupTable_1[485] = 16'sb0000001011111010;\n  assign DirectLookupTable_1[486] = 16'sb0000001011111011;\n  assign DirectLookupTable_1[487] = 16'sb0000001011111101;\n  assign DirectLookupTable_1[488] = 16'sb0000001011111110;\n  assign DirectLookupTable_1[489] = 16'sb0000001100000000;\n  assign DirectLookupTable_1[490] = 16'sb0000001100000001;\n  assign DirectLookupTable_1[491] = 16'sb0000001100000011;\n  assign DirectLookupTable_1[492] = 16'sb0000001100000101;\n  assign DirectLookupTable_1[493] = 16'sb0000001100000110;\n  assign DirectLookupTable_1[494] = 16'sb0000001100001000;\n  assign DirectLookupTable_1[495] = 16'sb0000001100001001;\n  assign DirectLookupTable_1[496] = 16'sb0000001100001011;\n  assign DirectLookupTable_1[497] = 16'sb0000001100001100;\n  assign DirectLookupTable_1[498] = 16'sb0000001100001110;\n  assign DirectLookupTable_1[499] = 16'sb0000001100010000;\n  assign DirectLookupTable_1[500] = 16'sb0000001100010001;\n  assign DirectLookupTable_1[501] = 16'sb0000001100010011;\n  assign DirectLookupTable_1[502] = 16'sb0000001100010100;\n  assign DirectLookupTable_1[503] = 16'sb0000001100010110;\n  assign DirectLookupTable_1[504] = 16'sb0000001100010111;\n  assign DirectLookupTable_1[505] = 16'sb0000001100011001;\n  assign DirectLookupTable_1[506] = 16'sb0000001100011011;\n  assign DirectLookupTable_1[507] = 16'sb0000001100011100;\n  assign DirectLookupTable_1[508] = 16'sb0000001100011110;\n  assign DirectLookupTable_1[509] = 16'sb0000001100011111;\n  assign DirectLookupTable_1[510] = 16'sb0000001100100001;\n  assign DirectLookupTable_1[511] = 16'sb0000001100100010;\n  assign DirectLookupTable_1[512] = 16'sb0000001100100100;\n  assign DirectLookupTable_1[513] = 16'sb0000001100100101;\n  assign DirectLookupTable_1[514] = 16'sb0000001100100111;\n  assign DirectLookupTable_1[515] = 16'sb0000001100101001;\n  assign DirectLookupTable_1[516] = 16'sb0000001100101010;\n  assign DirectLookupTable_1[517] = 16'sb0000001100101100;\n  assign DirectLookupTable_1[518] = 16'sb0000001100101101;\n  assign DirectLookupTable_1[519] = 16'sb0000001100101111;\n  assign DirectLookupTable_1[520] = 16'sb0000001100110000;\n  assign DirectLookupTable_1[521] = 16'sb0000001100110010;\n  assign DirectLookupTable_1[522] = 16'sb0000001100110100;\n  assign DirectLookupTable_1[523] = 16'sb0000001100110101;\n  assign DirectLookupTable_1[524] = 16'sb0000001100110111;\n  assign DirectLookupTable_1[525] = 16'sb0000001100111000;\n  assign DirectLookupTable_1[526] = 16'sb0000001100111010;\n  assign DirectLookupTable_1[527] = 16'sb0000001100111011;\n  assign DirectLookupTable_1[528] = 16'sb0000001100111101;\n  assign DirectLookupTable_1[529] = 16'sb0000001100111111;\n  assign DirectLookupTable_1[530] = 16'sb0000001101000000;\n  assign DirectLookupTable_1[531] = 16'sb0000001101000010;\n  assign DirectLookupTable_1[532] = 16'sb0000001101000011;\n  assign DirectLookupTable_1[533] = 16'sb0000001101000101;\n  assign DirectLookupTable_1[534] = 16'sb0000001101000110;\n  assign DirectLookupTable_1[535] = 16'sb0000001101001000;\n  assign DirectLookupTable_1[536] = 16'sb0000001101001010;\n  assign DirectLookupTable_1[537] = 16'sb0000001101001011;\n  assign DirectLookupTable_1[538] = 16'sb0000001101001101;\n  assign DirectLookupTable_1[539] = 16'sb0000001101001110;\n  assign DirectLookupTable_1[540] = 16'sb0000001101010000;\n  assign DirectLookupTable_1[541] = 16'sb0000001101010001;\n  assign DirectLookupTable_1[542] = 16'sb0000001101010011;\n  assign DirectLookupTable_1[543] = 16'sb0000001101010101;\n  assign DirectLookupTable_1[544] = 16'sb0000001101010110;\n  assign DirectLookupTable_1[545] = 16'sb0000001101011000;\n  assign DirectLookupTable_1[546] = 16'sb0000001101011001;\n  assign DirectLookupTable_1[547] = 16'sb0000001101011011;\n  assign DirectLookupTable_1[548] = 16'sb0000001101011100;\n  assign DirectLookupTable_1[549] = 16'sb0000001101011110;\n  assign DirectLookupTable_1[550] = 16'sb0000001101100000;\n  assign DirectLookupTable_1[551] = 16'sb0000001101100001;\n  assign DirectLookupTable_1[552] = 16'sb0000001101100011;\n  assign DirectLookupTable_1[553] = 16'sb0000001101100100;\n  assign DirectLookupTable_1[554] = 16'sb0000001101100110;\n  assign DirectLookupTable_1[555] = 16'sb0000001101100111;\n  assign DirectLookupTable_1[556] = 16'sb0000001101101001;\n  assign DirectLookupTable_1[557] = 16'sb0000001101101011;\n  assign DirectLookupTable_1[558] = 16'sb0000001101101100;\n  assign DirectLookupTable_1[559] = 16'sb0000001101101110;\n  assign DirectLookupTable_1[560] = 16'sb0000001101101111;\n  assign DirectLookupTable_1[561] = 16'sb0000001101110001;\n  assign DirectLookupTable_1[562] = 16'sb0000001101110010;\n  assign DirectLookupTable_1[563] = 16'sb0000001101110100;\n  assign DirectLookupTable_1[564] = 16'sb0000001101110101;\n  assign DirectLookupTable_1[565] = 16'sb0000001101110111;\n  assign DirectLookupTable_1[566] = 16'sb0000001101111001;\n  assign DirectLookupTable_1[567] = 16'sb0000001101111010;\n  assign DirectLookupTable_1[568] = 16'sb0000001101111100;\n  assign DirectLookupTable_1[569] = 16'sb0000001101111101;\n  assign DirectLookupTable_1[570] = 16'sb0000001101111111;\n  assign DirectLookupTable_1[571] = 16'sb0000001110000000;\n  assign DirectLookupTable_1[572] = 16'sb0000001110000010;\n  assign DirectLookupTable_1[573] = 16'sb0000001110000100;\n  assign DirectLookupTable_1[574] = 16'sb0000001110000101;\n  assign DirectLookupTable_1[575] = 16'sb0000001110000111;\n  assign DirectLookupTable_1[576] = 16'sb0000001110001000;\n  assign DirectLookupTable_1[577] = 16'sb0000001110001010;\n  assign DirectLookupTable_1[578] = 16'sb0000001110001011;\n  assign DirectLookupTable_1[579] = 16'sb0000001110001101;\n  assign DirectLookupTable_1[580] = 16'sb0000001110001111;\n  assign DirectLookupTable_1[581] = 16'sb0000001110010000;\n  assign DirectLookupTable_1[582] = 16'sb0000001110010010;\n  assign DirectLookupTable_1[583] = 16'sb0000001110010011;\n  assign DirectLookupTable_1[584] = 16'sb0000001110010101;\n  assign DirectLookupTable_1[585] = 16'sb0000001110010110;\n  assign DirectLookupTable_1[586] = 16'sb0000001110011000;\n  assign DirectLookupTable_1[587] = 16'sb0000001110011010;\n  assign DirectLookupTable_1[588] = 16'sb0000001110011011;\n  assign DirectLookupTable_1[589] = 16'sb0000001110011101;\n  assign DirectLookupTable_1[590] = 16'sb0000001110011110;\n  assign DirectLookupTable_1[591] = 16'sb0000001110100000;\n  assign DirectLookupTable_1[592] = 16'sb0000001110100001;\n  assign DirectLookupTable_1[593] = 16'sb0000001110100011;\n  assign DirectLookupTable_1[594] = 16'sb0000001110100101;\n  assign DirectLookupTable_1[595] = 16'sb0000001110100110;\n  assign DirectLookupTable_1[596] = 16'sb0000001110101000;\n  assign DirectLookupTable_1[597] = 16'sb0000001110101001;\n  assign DirectLookupTable_1[598] = 16'sb0000001110101011;\n  assign DirectLookupTable_1[599] = 16'sb0000001110101100;\n  assign DirectLookupTable_1[600] = 16'sb0000001110101110;\n  assign DirectLookupTable_1[601] = 16'sb0000001110110000;\n  assign DirectLookupTable_1[602] = 16'sb0000001110110001;\n  assign DirectLookupTable_1[603] = 16'sb0000001110110011;\n  assign DirectLookupTable_1[604] = 16'sb0000001110110100;\n  assign DirectLookupTable_1[605] = 16'sb0000001110110110;\n  assign DirectLookupTable_1[606] = 16'sb0000001110110111;\n  assign DirectLookupTable_1[607] = 16'sb0000001110111001;\n  assign DirectLookupTable_1[608] = 16'sb0000001110111011;\n  assign DirectLookupTable_1[609] = 16'sb0000001110111100;\n  assign DirectLookupTable_1[610] = 16'sb0000001110111110;\n  assign DirectLookupTable_1[611] = 16'sb0000001110111111;\n  assign DirectLookupTable_1[612] = 16'sb0000001111000001;\n  assign DirectLookupTable_1[613] = 16'sb0000001111000010;\n  assign DirectLookupTable_1[614] = 16'sb0000001111000100;\n  assign DirectLookupTable_1[615] = 16'sb0000001111000101;\n  assign DirectLookupTable_1[616] = 16'sb0000001111000111;\n  assign DirectLookupTable_1[617] = 16'sb0000001111001001;\n  assign DirectLookupTable_1[618] = 16'sb0000001111001010;\n  assign DirectLookupTable_1[619] = 16'sb0000001111001100;\n  assign DirectLookupTable_1[620] = 16'sb0000001111001101;\n  assign DirectLookupTable_1[621] = 16'sb0000001111001111;\n  assign DirectLookupTable_1[622] = 16'sb0000001111010000;\n  assign DirectLookupTable_1[623] = 16'sb0000001111010010;\n  assign DirectLookupTable_1[624] = 16'sb0000001111010100;\n  assign DirectLookupTable_1[625] = 16'sb0000001111010101;\n  assign DirectLookupTable_1[626] = 16'sb0000001111010111;\n  assign DirectLookupTable_1[627] = 16'sb0000001111011000;\n  assign DirectLookupTable_1[628] = 16'sb0000001111011010;\n  assign DirectLookupTable_1[629] = 16'sb0000001111011011;\n  assign DirectLookupTable_1[630] = 16'sb0000001111011101;\n  assign DirectLookupTable_1[631] = 16'sb0000001111011111;\n  assign DirectLookupTable_1[632] = 16'sb0000001111100000;\n  assign DirectLookupTable_1[633] = 16'sb0000001111100010;\n  assign DirectLookupTable_1[634] = 16'sb0000001111100011;\n  assign DirectLookupTable_1[635] = 16'sb0000001111100101;\n  assign DirectLookupTable_1[636] = 16'sb0000001111100110;\n  assign DirectLookupTable_1[637] = 16'sb0000001111101000;\n  assign DirectLookupTable_1[638] = 16'sb0000001111101010;\n  assign DirectLookupTable_1[639] = 16'sb0000001111101011;\n  assign DirectLookupTable_1[640] = 16'sb0000001111101101;\n  assign DirectLookupTable_1[641] = 16'sb0000001111101110;\n  assign DirectLookupTable_1[642] = 16'sb0000001111110000;\n  assign DirectLookupTable_1[643] = 16'sb0000001111110001;\n  assign DirectLookupTable_1[644] = 16'sb0000001111110011;\n  assign DirectLookupTable_1[645] = 16'sb0000001111110101;\n  assign DirectLookupTable_1[646] = 16'sb0000001111110110;\n  assign DirectLookupTable_1[647] = 16'sb0000001111111000;\n  assign DirectLookupTable_1[648] = 16'sb0000001111111001;\n  assign DirectLookupTable_1[649] = 16'sb0000001111111011;\n  assign DirectLookupTable_1[650] = 16'sb0000001111111100;\n  assign DirectLookupTable_1[651] = 16'sb0000001111111110;\n  assign DirectLookupTable_1[652] = 16'sb0000001111111111;\n  assign DirectLookupTable_1[653] = 16'sb0000010000000001;\n  assign DirectLookupTable_1[654] = 16'sb0000010000000011;\n  assign DirectLookupTable_1[655] = 16'sb0000010000000100;\n  assign DirectLookupTable_1[656] = 16'sb0000010000000110;\n  assign DirectLookupTable_1[657] = 16'sb0000010000000111;\n  assign DirectLookupTable_1[658] = 16'sb0000010000001001;\n  assign DirectLookupTable_1[659] = 16'sb0000010000001010;\n  assign DirectLookupTable_1[660] = 16'sb0000010000001100;\n  assign DirectLookupTable_1[661] = 16'sb0000010000001110;\n  assign DirectLookupTable_1[662] = 16'sb0000010000001111;\n  assign DirectLookupTable_1[663] = 16'sb0000010000010001;\n  assign DirectLookupTable_1[664] = 16'sb0000010000010010;\n  assign DirectLookupTable_1[665] = 16'sb0000010000010100;\n  assign DirectLookupTable_1[666] = 16'sb0000010000010101;\n  assign DirectLookupTable_1[667] = 16'sb0000010000010111;\n  assign DirectLookupTable_1[668] = 16'sb0000010000011001;\n  assign DirectLookupTable_1[669] = 16'sb0000010000011010;\n  assign DirectLookupTable_1[670] = 16'sb0000010000011100;\n  assign DirectLookupTable_1[671] = 16'sb0000010000011101;\n  assign DirectLookupTable_1[672] = 16'sb0000010000011111;\n  assign DirectLookupTable_1[673] = 16'sb0000010000100000;\n  assign DirectLookupTable_1[674] = 16'sb0000010000100010;\n  assign DirectLookupTable_1[675] = 16'sb0000010000100100;\n  assign DirectLookupTable_1[676] = 16'sb0000010000100101;\n  assign DirectLookupTable_1[677] = 16'sb0000010000100111;\n  assign DirectLookupTable_1[678] = 16'sb0000010000101000;\n  assign DirectLookupTable_1[679] = 16'sb0000010000101010;\n  assign DirectLookupTable_1[680] = 16'sb0000010000101011;\n  assign DirectLookupTable_1[681] = 16'sb0000010000101101;\n  assign DirectLookupTable_1[682] = 16'sb0000010000101111;\n  assign DirectLookupTable_1[683] = 16'sb0000010000110000;\n  assign DirectLookupTable_1[684] = 16'sb0000010000110010;\n  assign DirectLookupTable_1[685] = 16'sb0000010000110011;\n  assign DirectLookupTable_1[686] = 16'sb0000010000110101;\n  assign DirectLookupTable_1[687] = 16'sb0000010000110110;\n  assign DirectLookupTable_1[688] = 16'sb0000010000111000;\n  assign DirectLookupTable_1[689] = 16'sb0000010000111001;\n  assign DirectLookupTable_1[690] = 16'sb0000010000111011;\n  assign DirectLookupTable_1[691] = 16'sb0000010000111101;\n  assign DirectLookupTable_1[692] = 16'sb0000010000111110;\n  assign DirectLookupTable_1[693] = 16'sb0000010001000000;\n  assign DirectLookupTable_1[694] = 16'sb0000010001000001;\n  assign DirectLookupTable_1[695] = 16'sb0000010001000011;\n  assign DirectLookupTable_1[696] = 16'sb0000010001000100;\n  assign DirectLookupTable_1[697] = 16'sb0000010001000110;\n  assign DirectLookupTable_1[698] = 16'sb0000010001001000;\n  assign DirectLookupTable_1[699] = 16'sb0000010001001001;\n  assign DirectLookupTable_1[700] = 16'sb0000010001001011;\n  assign DirectLookupTable_1[701] = 16'sb0000010001001100;\n  assign DirectLookupTable_1[702] = 16'sb0000010001001110;\n  assign DirectLookupTable_1[703] = 16'sb0000010001001111;\n  assign DirectLookupTable_1[704] = 16'sb0000010001010001;\n  assign DirectLookupTable_1[705] = 16'sb0000010001010011;\n  assign DirectLookupTable_1[706] = 16'sb0000010001010100;\n  assign DirectLookupTable_1[707] = 16'sb0000010001010110;\n  assign DirectLookupTable_1[708] = 16'sb0000010001010111;\n  assign DirectLookupTable_1[709] = 16'sb0000010001011001;\n  assign DirectLookupTable_1[710] = 16'sb0000010001011010;\n  assign DirectLookupTable_1[711] = 16'sb0000010001011100;\n  assign DirectLookupTable_1[712] = 16'sb0000010001011110;\n  assign DirectLookupTable_1[713] = 16'sb0000010001011111;\n  assign DirectLookupTable_1[714] = 16'sb0000010001100001;\n  assign DirectLookupTable_1[715] = 16'sb0000010001100010;\n  assign DirectLookupTable_1[716] = 16'sb0000010001100100;\n  assign DirectLookupTable_1[717] = 16'sb0000010001100101;\n  assign DirectLookupTable_1[718] = 16'sb0000010001100111;\n  assign DirectLookupTable_1[719] = 16'sb0000010001101001;\n  assign DirectLookupTable_1[720] = 16'sb0000010001101010;\n  assign DirectLookupTable_1[721] = 16'sb0000010001101100;\n  assign DirectLookupTable_1[722] = 16'sb0000010001101101;\n  assign DirectLookupTable_1[723] = 16'sb0000010001101111;\n  assign DirectLookupTable_1[724] = 16'sb0000010001110000;\n  assign DirectLookupTable_1[725] = 16'sb0000010001110010;\n  assign DirectLookupTable_1[726] = 16'sb0000010001110011;\n  assign DirectLookupTable_1[727] = 16'sb0000010001110101;\n  assign DirectLookupTable_1[728] = 16'sb0000010001110111;\n  assign DirectLookupTable_1[729] = 16'sb0000010001111000;\n  assign DirectLookupTable_1[730] = 16'sb0000010001111010;\n  assign DirectLookupTable_1[731] = 16'sb0000010001111011;\n  assign DirectLookupTable_1[732] = 16'sb0000010001111101;\n  assign DirectLookupTable_1[733] = 16'sb0000010001111110;\n  assign DirectLookupTable_1[734] = 16'sb0000010010000000;\n  assign DirectLookupTable_1[735] = 16'sb0000010010000010;\n  assign DirectLookupTable_1[736] = 16'sb0000010010000011;\n  assign DirectLookupTable_1[737] = 16'sb0000010010000101;\n  assign DirectLookupTable_1[738] = 16'sb0000010010000110;\n  assign DirectLookupTable_1[739] = 16'sb0000010010001000;\n  assign DirectLookupTable_1[740] = 16'sb0000010010001001;\n  assign DirectLookupTable_1[741] = 16'sb0000010010001011;\n  assign DirectLookupTable_1[742] = 16'sb0000010010001101;\n  assign DirectLookupTable_1[743] = 16'sb0000010010001110;\n  assign DirectLookupTable_1[744] = 16'sb0000010010010000;\n  assign DirectLookupTable_1[745] = 16'sb0000010010010001;\n  assign DirectLookupTable_1[746] = 16'sb0000010010010011;\n  assign DirectLookupTable_1[747] = 16'sb0000010010010100;\n  assign DirectLookupTable_1[748] = 16'sb0000010010010110;\n  assign DirectLookupTable_1[749] = 16'sb0000010010011000;\n  assign DirectLookupTable_1[750] = 16'sb0000010010011001;\n  assign DirectLookupTable_1[751] = 16'sb0000010010011011;\n  assign DirectLookupTable_1[752] = 16'sb0000010010011100;\n  assign DirectLookupTable_1[753] = 16'sb0000010010011110;\n  assign DirectLookupTable_1[754] = 16'sb0000010010011111;\n  assign DirectLookupTable_1[755] = 16'sb0000010010100001;\n  assign DirectLookupTable_1[756] = 16'sb0000010010100010;\n  assign DirectLookupTable_1[757] = 16'sb0000010010100100;\n  assign DirectLookupTable_1[758] = 16'sb0000010010100110;\n  assign DirectLookupTable_1[759] = 16'sb0000010010100111;\n  assign DirectLookupTable_1[760] = 16'sb0000010010101001;\n  assign DirectLookupTable_1[761] = 16'sb0000010010101010;\n  assign DirectLookupTable_1[762] = 16'sb0000010010101100;\n  assign DirectLookupTable_1[763] = 16'sb0000010010101101;\n  assign DirectLookupTable_1[764] = 16'sb0000010010101111;\n  assign DirectLookupTable_1[765] = 16'sb0000010010110001;\n  assign DirectLookupTable_1[766] = 16'sb0000010010110010;\n  assign DirectLookupTable_1[767] = 16'sb0000010010110100;\n  assign DirectLookupTable_1[768] = 16'sb0000010010110101;\n  assign DirectLookupTable_1[769] = 16'sb0000010010110111;\n  assign DirectLookupTable_1[770] = 16'sb0000010010111000;\n  assign DirectLookupTable_1[771] = 16'sb0000010010111010;\n  assign DirectLookupTable_1[772] = 16'sb0000010010111100;\n  assign DirectLookupTable_1[773] = 16'sb0000010010111101;\n  assign DirectLookupTable_1[774] = 16'sb0000010010111111;\n  assign DirectLookupTable_1[775] = 16'sb0000010011000000;\n  assign DirectLookupTable_1[776] = 16'sb0000010011000010;\n  assign DirectLookupTable_1[777] = 16'sb0000010011000011;\n  assign DirectLookupTable_1[778] = 16'sb0000010011000101;\n  assign DirectLookupTable_1[779] = 16'sb0000010011000111;\n  assign DirectLookupTable_1[780] = 16'sb0000010011001000;\n  assign DirectLookupTable_1[781] = 16'sb0000010011001010;\n  assign DirectLookupTable_1[782] = 16'sb0000010011001011;\n  assign DirectLookupTable_1[783] = 16'sb0000010011001101;\n  assign DirectLookupTable_1[784] = 16'sb0000010011001110;\n  assign DirectLookupTable_1[785] = 16'sb0000010011010000;\n  assign DirectLookupTable_1[786] = 16'sb0000010011010001;\n  assign DirectLookupTable_1[787] = 16'sb0000010011010011;\n  assign DirectLookupTable_1[788] = 16'sb0000010011010101;\n  assign DirectLookupTable_1[789] = 16'sb0000010011010110;\n  assign DirectLookupTable_1[790] = 16'sb0000010011011000;\n  assign DirectLookupTable_1[791] = 16'sb0000010011011001;\n  assign DirectLookupTable_1[792] = 16'sb0000010011011011;\n  assign DirectLookupTable_1[793] = 16'sb0000010011011100;\n  assign DirectLookupTable_1[794] = 16'sb0000010011011110;\n  assign DirectLookupTable_1[795] = 16'sb0000010011100000;\n  assign DirectLookupTable_1[796] = 16'sb0000010011100001;\n  assign DirectLookupTable_1[797] = 16'sb0000010011100011;\n  assign DirectLookupTable_1[798] = 16'sb0000010011100100;\n  assign DirectLookupTable_1[799] = 16'sb0000010011100110;\n  assign DirectLookupTable_1[800] = 16'sb0000010011100111;\n  assign DirectLookupTable_1[801] = 16'sb0000010011101001;\n  assign DirectLookupTable_1[802] = 16'sb0000010011101011;\n  assign DirectLookupTable_1[803] = 16'sb0000010011101100;\n  assign DirectLookupTable_1[804] = 16'sb0000010011101110;\n  assign DirectLookupTable_1[805] = 16'sb0000010011101111;\n  assign DirectLookupTable_1[806] = 16'sb0000010011110001;\n  assign DirectLookupTable_1[807] = 16'sb0000010011110010;\n  assign DirectLookupTable_1[808] = 16'sb0000010011110100;\n  assign DirectLookupTable_1[809] = 16'sb0000010011110110;\n  assign DirectLookupTable_1[810] = 16'sb0000010011110111;\n  assign DirectLookupTable_1[811] = 16'sb0000010011111001;\n  assign DirectLookupTable_1[812] = 16'sb0000010011111010;\n  assign DirectLookupTable_1[813] = 16'sb0000010011111100;\n  assign DirectLookupTable_1[814] = 16'sb0000010011111101;\n  assign DirectLookupTable_1[815] = 16'sb0000010011111111;\n  assign DirectLookupTable_1[816] = 16'sb0000010100000000;\n  assign DirectLookupTable_1[817] = 16'sb0000010100000010;\n  assign DirectLookupTable_1[818] = 16'sb0000010100000100;\n  assign DirectLookupTable_1[819] = 16'sb0000010100000101;\n  assign DirectLookupTable_1[820] = 16'sb0000010100000111;\n  assign DirectLookupTable_1[821] = 16'sb0000010100001000;\n  assign DirectLookupTable_1[822] = 16'sb0000010100001010;\n  assign DirectLookupTable_1[823] = 16'sb0000010100001011;\n  assign DirectLookupTable_1[824] = 16'sb0000010100001101;\n  assign DirectLookupTable_1[825] = 16'sb0000010100001111;\n  assign DirectLookupTable_1[826] = 16'sb0000010100010000;\n  assign DirectLookupTable_1[827] = 16'sb0000010100010010;\n  assign DirectLookupTable_1[828] = 16'sb0000010100010011;\n  assign DirectLookupTable_1[829] = 16'sb0000010100010101;\n  assign DirectLookupTable_1[830] = 16'sb0000010100010110;\n  assign DirectLookupTable_1[831] = 16'sb0000010100011000;\n  assign DirectLookupTable_1[832] = 16'sb0000010100011010;\n  assign DirectLookupTable_1[833] = 16'sb0000010100011011;\n  assign DirectLookupTable_1[834] = 16'sb0000010100011101;\n  assign DirectLookupTable_1[835] = 16'sb0000010100011110;\n  assign DirectLookupTable_1[836] = 16'sb0000010100100000;\n  assign DirectLookupTable_1[837] = 16'sb0000010100100001;\n  assign DirectLookupTable_1[838] = 16'sb0000010100100011;\n  assign DirectLookupTable_1[839] = 16'sb0000010100100100;\n  assign DirectLookupTable_1[840] = 16'sb0000010100100110;\n  assign DirectLookupTable_1[841] = 16'sb0000010100101000;\n  assign DirectLookupTable_1[842] = 16'sb0000010100101001;\n  assign DirectLookupTable_1[843] = 16'sb0000010100101011;\n  assign DirectLookupTable_1[844] = 16'sb0000010100101100;\n  assign DirectLookupTable_1[845] = 16'sb0000010100101110;\n  assign DirectLookupTable_1[846] = 16'sb0000010100101111;\n  assign DirectLookupTable_1[847] = 16'sb0000010100110001;\n  assign DirectLookupTable_1[848] = 16'sb0000010100110011;\n  assign DirectLookupTable_1[849] = 16'sb0000010100110100;\n  assign DirectLookupTable_1[850] = 16'sb0000010100110110;\n  assign DirectLookupTable_1[851] = 16'sb0000010100110111;\n  assign DirectLookupTable_1[852] = 16'sb0000010100111001;\n  assign DirectLookupTable_1[853] = 16'sb0000010100111010;\n  assign DirectLookupTable_1[854] = 16'sb0000010100111100;\n  assign DirectLookupTable_1[855] = 16'sb0000010100111110;\n  assign DirectLookupTable_1[856] = 16'sb0000010100111111;\n  assign DirectLookupTable_1[857] = 16'sb0000010101000001;\n  assign DirectLookupTable_1[858] = 16'sb0000010101000010;\n  assign DirectLookupTable_1[859] = 16'sb0000010101000100;\n  assign DirectLookupTable_1[860] = 16'sb0000010101000101;\n  assign DirectLookupTable_1[861] = 16'sb0000010101000111;\n  assign DirectLookupTable_1[862] = 16'sb0000010101001000;\n  assign DirectLookupTable_1[863] = 16'sb0000010101001010;\n  assign DirectLookupTable_1[864] = 16'sb0000010101001100;\n  assign DirectLookupTable_1[865] = 16'sb0000010101001101;\n  assign DirectLookupTable_1[866] = 16'sb0000010101001111;\n  assign DirectLookupTable_1[867] = 16'sb0000010101010000;\n  assign DirectLookupTable_1[868] = 16'sb0000010101010010;\n  assign DirectLookupTable_1[869] = 16'sb0000010101010011;\n  assign DirectLookupTable_1[870] = 16'sb0000010101010101;\n  assign DirectLookupTable_1[871] = 16'sb0000010101010111;\n  assign DirectLookupTable_1[872] = 16'sb0000010101011000;\n  assign DirectLookupTable_1[873] = 16'sb0000010101011010;\n  assign DirectLookupTable_1[874] = 16'sb0000010101011011;\n  assign DirectLookupTable_1[875] = 16'sb0000010101011101;\n  assign DirectLookupTable_1[876] = 16'sb0000010101011110;\n  assign DirectLookupTable_1[877] = 16'sb0000010101100000;\n  assign DirectLookupTable_1[878] = 16'sb0000010101100010;\n  assign DirectLookupTable_1[879] = 16'sb0000010101100011;\n  assign DirectLookupTable_1[880] = 16'sb0000010101100101;\n  assign DirectLookupTable_1[881] = 16'sb0000010101100110;\n  assign DirectLookupTable_1[882] = 16'sb0000010101101000;\n  assign DirectLookupTable_1[883] = 16'sb0000010101101001;\n  assign DirectLookupTable_1[884] = 16'sb0000010101101011;\n  assign DirectLookupTable_1[885] = 16'sb0000010101101100;\n  assign DirectLookupTable_1[886] = 16'sb0000010101101110;\n  assign DirectLookupTable_1[887] = 16'sb0000010101110000;\n  assign DirectLookupTable_1[888] = 16'sb0000010101110001;\n  assign DirectLookupTable_1[889] = 16'sb0000010101110011;\n  assign DirectLookupTable_1[890] = 16'sb0000010101110100;\n  assign DirectLookupTable_1[891] = 16'sb0000010101110110;\n  assign DirectLookupTable_1[892] = 16'sb0000010101110111;\n  assign DirectLookupTable_1[893] = 16'sb0000010101111001;\n  assign DirectLookupTable_1[894] = 16'sb0000010101111011;\n  assign DirectLookupTable_1[895] = 16'sb0000010101111100;\n  assign DirectLookupTable_1[896] = 16'sb0000010101111110;\n  assign DirectLookupTable_1[897] = 16'sb0000010101111111;\n  assign DirectLookupTable_1[898] = 16'sb0000010110000001;\n  assign DirectLookupTable_1[899] = 16'sb0000010110000010;\n  assign DirectLookupTable_1[900] = 16'sb0000010110000100;\n  assign DirectLookupTable_1[901] = 16'sb0000010110000110;\n  assign DirectLookupTable_1[902] = 16'sb0000010110000111;\n  assign DirectLookupTable_1[903] = 16'sb0000010110001001;\n  assign DirectLookupTable_1[904] = 16'sb0000010110001010;\n  assign DirectLookupTable_1[905] = 16'sb0000010110001100;\n  assign DirectLookupTable_1[906] = 16'sb0000010110001101;\n  assign DirectLookupTable_1[907] = 16'sb0000010110001111;\n  assign DirectLookupTable_1[908] = 16'sb0000010110010000;\n  assign DirectLookupTable_1[909] = 16'sb0000010110010010;\n  assign DirectLookupTable_1[910] = 16'sb0000010110010100;\n  assign DirectLookupTable_1[911] = 16'sb0000010110010101;\n  assign DirectLookupTable_1[912] = 16'sb0000010110010111;\n  assign DirectLookupTable_1[913] = 16'sb0000010110011000;\n  assign DirectLookupTable_1[914] = 16'sb0000010110011010;\n  assign DirectLookupTable_1[915] = 16'sb0000010110011011;\n  assign DirectLookupTable_1[916] = 16'sb0000010110011101;\n  assign DirectLookupTable_1[917] = 16'sb0000010110011111;\n  assign DirectLookupTable_1[918] = 16'sb0000010110100000;\n  assign DirectLookupTable_1[919] = 16'sb0000010110100010;\n  assign DirectLookupTable_1[920] = 16'sb0000010110100011;\n  assign DirectLookupTable_1[921] = 16'sb0000010110100101;\n  assign DirectLookupTable_1[922] = 16'sb0000010110100110;\n  assign DirectLookupTable_1[923] = 16'sb0000010110101000;\n  assign DirectLookupTable_1[924] = 16'sb0000010110101010;\n  assign DirectLookupTable_1[925] = 16'sb0000010110101011;\n  assign DirectLookupTable_1[926] = 16'sb0000010110101101;\n  assign DirectLookupTable_1[927] = 16'sb0000010110101110;\n  assign DirectLookupTable_1[928] = 16'sb0000010110110000;\n  assign DirectLookupTable_1[929] = 16'sb0000010110110001;\n  assign DirectLookupTable_1[930] = 16'sb0000010110110011;\n  assign DirectLookupTable_1[931] = 16'sb0000010110110100;\n  assign DirectLookupTable_1[932] = 16'sb0000010110110110;\n  assign DirectLookupTable_1[933] = 16'sb0000010110111000;\n  assign DirectLookupTable_1[934] = 16'sb0000010110111001;\n  assign DirectLookupTable_1[935] = 16'sb0000010110111011;\n  assign DirectLookupTable_1[936] = 16'sb0000010110111100;\n  assign DirectLookupTable_1[937] = 16'sb0000010110111110;\n  assign DirectLookupTable_1[938] = 16'sb0000010110111111;\n  assign DirectLookupTable_1[939] = 16'sb0000010111000001;\n  assign DirectLookupTable_1[940] = 16'sb0000010111000011;\n  assign DirectLookupTable_1[941] = 16'sb0000010111000100;\n  assign DirectLookupTable_1[942] = 16'sb0000010111000110;\n  assign DirectLookupTable_1[943] = 16'sb0000010111000111;\n  assign DirectLookupTable_1[944] = 16'sb0000010111001001;\n  assign DirectLookupTable_1[945] = 16'sb0000010111001010;\n  assign DirectLookupTable_1[946] = 16'sb0000010111001100;\n  assign DirectLookupTable_1[947] = 16'sb0000010111001110;\n  assign DirectLookupTable_1[948] = 16'sb0000010111001111;\n  assign DirectLookupTable_1[949] = 16'sb0000010111010001;\n  assign DirectLookupTable_1[950] = 16'sb0000010111010010;\n  assign DirectLookupTable_1[951] = 16'sb0000010111010100;\n  assign DirectLookupTable_1[952] = 16'sb0000010111010101;\n  assign DirectLookupTable_1[953] = 16'sb0000010111010111;\n  assign DirectLookupTable_1[954] = 16'sb0000010111011000;\n  assign DirectLookupTable_1[955] = 16'sb0000010111011010;\n  assign DirectLookupTable_1[956] = 16'sb0000010111011100;\n  assign DirectLookupTable_1[957] = 16'sb0000010111011101;\n  assign DirectLookupTable_1[958] = 16'sb0000010111011111;\n  assign DirectLookupTable_1[959] = 16'sb0000010111100000;\n  assign DirectLookupTable_1[960] = 16'sb0000010111100010;\n  assign DirectLookupTable_1[961] = 16'sb0000010111100011;\n  assign DirectLookupTable_1[962] = 16'sb0000010111100101;\n  assign DirectLookupTable_1[963] = 16'sb0000010111100111;\n  assign DirectLookupTable_1[964] = 16'sb0000010111101000;\n  assign DirectLookupTable_1[965] = 16'sb0000010111101010;\n  assign DirectLookupTable_1[966] = 16'sb0000010111101011;\n  assign DirectLookupTable_1[967] = 16'sb0000010111101101;\n  assign DirectLookupTable_1[968] = 16'sb0000010111101110;\n  assign DirectLookupTable_1[969] = 16'sb0000010111110000;\n  assign DirectLookupTable_1[970] = 16'sb0000010111110001;\n  assign DirectLookupTable_1[971] = 16'sb0000010111110011;\n  assign DirectLookupTable_1[972] = 16'sb0000010111110101;\n  assign DirectLookupTable_1[973] = 16'sb0000010111110110;\n  assign DirectLookupTable_1[974] = 16'sb0000010111111000;\n  assign DirectLookupTable_1[975] = 16'sb0000010111111001;\n  assign DirectLookupTable_1[976] = 16'sb0000010111111011;\n  assign DirectLookupTable_1[977] = 16'sb0000010111111100;\n  assign DirectLookupTable_1[978] = 16'sb0000010111111110;\n  assign DirectLookupTable_1[979] = 16'sb0000011000000000;\n  assign DirectLookupTable_1[980] = 16'sb0000011000000001;\n  assign DirectLookupTable_1[981] = 16'sb0000011000000011;\n  assign DirectLookupTable_1[982] = 16'sb0000011000000100;\n  assign DirectLookupTable_1[983] = 16'sb0000011000000110;\n  assign DirectLookupTable_1[984] = 16'sb0000011000000111;\n  assign DirectLookupTable_1[985] = 16'sb0000011000001001;\n  assign DirectLookupTable_1[986] = 16'sb0000011000001010;\n  assign DirectLookupTable_1[987] = 16'sb0000011000001100;\n  assign DirectLookupTable_1[988] = 16'sb0000011000001110;\n  assign DirectLookupTable_1[989] = 16'sb0000011000001111;\n  assign DirectLookupTable_1[990] = 16'sb0000011000010001;\n  assign DirectLookupTable_1[991] = 16'sb0000011000010010;\n  assign DirectLookupTable_1[992] = 16'sb0000011000010100;\n  assign DirectLookupTable_1[993] = 16'sb0000011000010101;\n  assign DirectLookupTable_1[994] = 16'sb0000011000010111;\n  assign DirectLookupTable_1[995] = 16'sb0000011000011001;\n  assign DirectLookupTable_1[996] = 16'sb0000011000011010;\n  assign DirectLookupTable_1[997] = 16'sb0000011000011100;\n  assign DirectLookupTable_1[998] = 16'sb0000011000011101;\n  assign DirectLookupTable_1[999] = 16'sb0000011000011111;\n  assign DirectLookupTable_1[1000] = 16'sb0000011000100000;\n  assign DirectLookupTable_1[1001] = 16'sb0000011000100010;\n  assign DirectLookupTable_1[1002] = 16'sb0000011000100100;\n  assign DirectLookupTable_1[1003] = 16'sb0000011000100101;\n  assign DirectLookupTable_1[1004] = 16'sb0000011000100111;\n  assign DirectLookupTable_1[1005] = 16'sb0000011000101000;\n  assign DirectLookupTable_1[1006] = 16'sb0000011000101010;\n  assign DirectLookupTable_1[1007] = 16'sb0000011000101011;\n  assign DirectLookupTable_1[1008] = 16'sb0000011000101101;\n  assign DirectLookupTable_1[1009] = 16'sb0000011000101110;\n  assign DirectLookupTable_1[1010] = 16'sb0000011000110000;\n  assign DirectLookupTable_1[1011] = 16'sb0000011000110010;\n  assign DirectLookupTable_1[1012] = 16'sb0000011000110011;\n  assign DirectLookupTable_1[1013] = 16'sb0000011000110101;\n  assign DirectLookupTable_1[1014] = 16'sb0000011000110110;\n  assign DirectLookupTable_1[1015] = 16'sb0000011000111000;\n  assign DirectLookupTable_1[1016] = 16'sb0000011000111001;\n  assign DirectLookupTable_1[1017] = 16'sb0000011000111011;\n  assign DirectLookupTable_1[1018] = 16'sb0000011000111101;\n  assign DirectLookupTable_1[1019] = 16'sb0000011000111110;\n  assign DirectLookupTable_1[1020] = 16'sb0000011001000000;\n  assign DirectLookupTable_1[1021] = 16'sb0000011001000001;\n  assign DirectLookupTable_1[1022] = 16'sb0000011001000011;\n  assign DirectLookupTable_1[1023] = 16'sb0000011001000100;\n  assign DirectLookupTable_1[1024] = 16'sb0000011001000110;\n  assign DirectLookupTable_1[1025] = 16'sb0000011001000111;\n  assign DirectLookupTable_1[1026] = 16'sb0000011001001001;\n  assign DirectLookupTable_1[1027] = 16'sb0000011001001011;\n  assign DirectLookupTable_1[1028] = 16'sb0000011001001100;\n  assign DirectLookupTable_1[1029] = 16'sb0000011001001110;\n  assign DirectLookupTable_1[1030] = 16'sb0000011001001111;\n  assign DirectLookupTable_1[1031] = 16'sb0000011001010001;\n  assign DirectLookupTable_1[1032] = 16'sb0000011001010010;\n  assign DirectLookupTable_1[1033] = 16'sb0000011001010100;\n  assign DirectLookupTable_1[1034] = 16'sb0000011001010110;\n  assign DirectLookupTable_1[1035] = 16'sb0000011001010111;\n  assign DirectLookupTable_1[1036] = 16'sb0000011001011001;\n  assign DirectLookupTable_1[1037] = 16'sb0000011001011010;\n  assign DirectLookupTable_1[1038] = 16'sb0000011001011100;\n  assign DirectLookupTable_1[1039] = 16'sb0000011001011101;\n  assign DirectLookupTable_1[1040] = 16'sb0000011001011111;\n  assign DirectLookupTable_1[1041] = 16'sb0000011001100000;\n  assign DirectLookupTable_1[1042] = 16'sb0000011001100010;\n  assign DirectLookupTable_1[1043] = 16'sb0000011001100100;\n  assign DirectLookupTable_1[1044] = 16'sb0000011001100101;\n  assign DirectLookupTable_1[1045] = 16'sb0000011001100111;\n  assign DirectLookupTable_1[1046] = 16'sb0000011001101000;\n  assign DirectLookupTable_1[1047] = 16'sb0000011001101010;\n  assign DirectLookupTable_1[1048] = 16'sb0000011001101011;\n  assign DirectLookupTable_1[1049] = 16'sb0000011001101101;\n  assign DirectLookupTable_1[1050] = 16'sb0000011001101111;\n  assign DirectLookupTable_1[1051] = 16'sb0000011001110000;\n  assign DirectLookupTable_1[1052] = 16'sb0000011001110010;\n  assign DirectLookupTable_1[1053] = 16'sb0000011001110011;\n  assign DirectLookupTable_1[1054] = 16'sb0000011001110101;\n  assign DirectLookupTable_1[1055] = 16'sb0000011001110110;\n  assign DirectLookupTable_1[1056] = 16'sb0000011001111000;\n  assign DirectLookupTable_1[1057] = 16'sb0000011001111001;\n  assign DirectLookupTable_1[1058] = 16'sb0000011001111011;\n  assign DirectLookupTable_1[1059] = 16'sb0000011001111101;\n  assign DirectLookupTable_1[1060] = 16'sb0000011001111110;\n  assign DirectLookupTable_1[1061] = 16'sb0000011010000000;\n  assign DirectLookupTable_1[1062] = 16'sb0000011010000001;\n  assign DirectLookupTable_1[1063] = 16'sb0000011010000011;\n  assign DirectLookupTable_1[1064] = 16'sb0000011010000100;\n  assign DirectLookupTable_1[1065] = 16'sb0000011010000110;\n  assign DirectLookupTable_1[1066] = 16'sb0000011010001000;\n  assign DirectLookupTable_1[1067] = 16'sb0000011010001001;\n  assign DirectLookupTable_1[1068] = 16'sb0000011010001011;\n  assign DirectLookupTable_1[1069] = 16'sb0000011010001100;\n  assign DirectLookupTable_1[1070] = 16'sb0000011010001110;\n  assign DirectLookupTable_1[1071] = 16'sb0000011010001111;\n  assign DirectLookupTable_1[1072] = 16'sb0000011010010001;\n  assign DirectLookupTable_1[1073] = 16'sb0000011010010010;\n  assign DirectLookupTable_1[1074] = 16'sb0000011010010100;\n  assign DirectLookupTable_1[1075] = 16'sb0000011010010110;\n  assign DirectLookupTable_1[1076] = 16'sb0000011010010111;\n  assign DirectLookupTable_1[1077] = 16'sb0000011010011001;\n  assign DirectLookupTable_1[1078] = 16'sb0000011010011010;\n  assign DirectLookupTable_1[1079] = 16'sb0000011010011100;\n  assign DirectLookupTable_1[1080] = 16'sb0000011010011101;\n  assign DirectLookupTable_1[1081] = 16'sb0000011010011111;\n  assign DirectLookupTable_1[1082] = 16'sb0000011010100001;\n  assign DirectLookupTable_1[1083] = 16'sb0000011010100010;\n  assign DirectLookupTable_1[1084] = 16'sb0000011010100100;\n  assign DirectLookupTable_1[1085] = 16'sb0000011010100101;\n  assign DirectLookupTable_1[1086] = 16'sb0000011010100111;\n  assign DirectLookupTable_1[1087] = 16'sb0000011010101000;\n  assign DirectLookupTable_1[1088] = 16'sb0000011010101010;\n  assign DirectLookupTable_1[1089] = 16'sb0000011010101011;\n  assign DirectLookupTable_1[1090] = 16'sb0000011010101101;\n  assign DirectLookupTable_1[1091] = 16'sb0000011010101111;\n  assign DirectLookupTable_1[1092] = 16'sb0000011010110000;\n  assign DirectLookupTable_1[1093] = 16'sb0000011010110010;\n  assign DirectLookupTable_1[1094] = 16'sb0000011010110011;\n  assign DirectLookupTable_1[1095] = 16'sb0000011010110101;\n  assign DirectLookupTable_1[1096] = 16'sb0000011010110110;\n  assign DirectLookupTable_1[1097] = 16'sb0000011010111000;\n  assign DirectLookupTable_1[1098] = 16'sb0000011010111010;\n  assign DirectLookupTable_1[1099] = 16'sb0000011010111011;\n  assign DirectLookupTable_1[1100] = 16'sb0000011010111101;\n  assign DirectLookupTable_1[1101] = 16'sb0000011010111110;\n  assign DirectLookupTable_1[1102] = 16'sb0000011011000000;\n  assign DirectLookupTable_1[1103] = 16'sb0000011011000001;\n  assign DirectLookupTable_1[1104] = 16'sb0000011011000011;\n  assign DirectLookupTable_1[1105] = 16'sb0000011011000100;\n  assign DirectLookupTable_1[1106] = 16'sb0000011011000110;\n  assign DirectLookupTable_1[1107] = 16'sb0000011011001000;\n  assign DirectLookupTable_1[1108] = 16'sb0000011011001001;\n  assign DirectLookupTable_1[1109] = 16'sb0000011011001011;\n  assign DirectLookupTable_1[1110] = 16'sb0000011011001100;\n  assign DirectLookupTable_1[1111] = 16'sb0000011011001110;\n  assign DirectLookupTable_1[1112] = 16'sb0000011011001111;\n  assign DirectLookupTable_1[1113] = 16'sb0000011011010001;\n  assign DirectLookupTable_1[1114] = 16'sb0000011011010011;\n  assign DirectLookupTable_1[1115] = 16'sb0000011011010100;\n  assign DirectLookupTable_1[1116] = 16'sb0000011011010110;\n  assign DirectLookupTable_1[1117] = 16'sb0000011011010111;\n  assign DirectLookupTable_1[1118] = 16'sb0000011011011001;\n  assign DirectLookupTable_1[1119] = 16'sb0000011011011010;\n  assign DirectLookupTable_1[1120] = 16'sb0000011011011100;\n  assign DirectLookupTable_1[1121] = 16'sb0000011011011101;\n  assign DirectLookupTable_1[1122] = 16'sb0000011011011111;\n  assign DirectLookupTable_1[1123] = 16'sb0000011011100001;\n  assign DirectLookupTable_1[1124] = 16'sb0000011011100010;\n  assign DirectLookupTable_1[1125] = 16'sb0000011011100100;\n  assign DirectLookupTable_1[1126] = 16'sb0000011011100101;\n  assign DirectLookupTable_1[1127] = 16'sb0000011011100111;\n  assign DirectLookupTable_1[1128] = 16'sb0000011011101000;\n  assign DirectLookupTable_1[1129] = 16'sb0000011011101010;\n  assign DirectLookupTable_1[1130] = 16'sb0000011011101100;\n  assign DirectLookupTable_1[1131] = 16'sb0000011011101101;\n  assign DirectLookupTable_1[1132] = 16'sb0000011011101111;\n  assign DirectLookupTable_1[1133] = 16'sb0000011011110000;\n  assign DirectLookupTable_1[1134] = 16'sb0000011011110010;\n  assign DirectLookupTable_1[1135] = 16'sb0000011011110011;\n  assign DirectLookupTable_1[1136] = 16'sb0000011011110101;\n  assign DirectLookupTable_1[1137] = 16'sb0000011011110110;\n  assign DirectLookupTable_1[1138] = 16'sb0000011011111000;\n  assign DirectLookupTable_1[1139] = 16'sb0000011011111010;\n  assign DirectLookupTable_1[1140] = 16'sb0000011011111011;\n  assign DirectLookupTable_1[1141] = 16'sb0000011011111101;\n  assign DirectLookupTable_1[1142] = 16'sb0000011011111110;\n  assign DirectLookupTable_1[1143] = 16'sb0000011100000000;\n  assign DirectLookupTable_1[1144] = 16'sb0000011100000001;\n  assign DirectLookupTable_1[1145] = 16'sb0000011100000011;\n  assign DirectLookupTable_1[1146] = 16'sb0000011100000101;\n  assign DirectLookupTable_1[1147] = 16'sb0000011100000110;\n  assign DirectLookupTable_1[1148] = 16'sb0000011100001000;\n  assign DirectLookupTable_1[1149] = 16'sb0000011100001001;\n  assign DirectLookupTable_1[1150] = 16'sb0000011100001011;\n  assign DirectLookupTable_1[1151] = 16'sb0000011100001100;\n  assign DirectLookupTable_1[1152] = 16'sb0000011100001110;\n  assign DirectLookupTable_1[1153] = 16'sb0000011100001111;\n  assign DirectLookupTable_1[1154] = 16'sb0000011100010001;\n  assign DirectLookupTable_1[1155] = 16'sb0000011100010011;\n  assign DirectLookupTable_1[1156] = 16'sb0000011100010100;\n  assign DirectLookupTable_1[1157] = 16'sb0000011100010110;\n  assign DirectLookupTable_1[1158] = 16'sb0000011100010111;\n  assign DirectLookupTable_1[1159] = 16'sb0000011100011001;\n  assign DirectLookupTable_1[1160] = 16'sb0000011100011010;\n  assign DirectLookupTable_1[1161] = 16'sb0000011100011100;\n  assign DirectLookupTable_1[1162] = 16'sb0000011100011101;\n  assign DirectLookupTable_1[1163] = 16'sb0000011100011111;\n  assign DirectLookupTable_1[1164] = 16'sb0000011100100001;\n  assign DirectLookupTable_1[1165] = 16'sb0000011100100010;\n  assign DirectLookupTable_1[1166] = 16'sb0000011100100100;\n  assign DirectLookupTable_1[1167] = 16'sb0000011100100101;\n  assign DirectLookupTable_1[1168] = 16'sb0000011100100111;\n  assign DirectLookupTable_1[1169] = 16'sb0000011100101000;\n  assign DirectLookupTable_1[1170] = 16'sb0000011100101010;\n  assign DirectLookupTable_1[1171] = 16'sb0000011100101100;\n  assign DirectLookupTable_1[1172] = 16'sb0000011100101101;\n  assign DirectLookupTable_1[1173] = 16'sb0000011100101111;\n  assign DirectLookupTable_1[1174] = 16'sb0000011100110000;\n  assign DirectLookupTable_1[1175] = 16'sb0000011100110010;\n  assign DirectLookupTable_1[1176] = 16'sb0000011100110011;\n  assign DirectLookupTable_1[1177] = 16'sb0000011100110101;\n  assign DirectLookupTable_1[1178] = 16'sb0000011100110110;\n  assign DirectLookupTable_1[1179] = 16'sb0000011100111000;\n  assign DirectLookupTable_1[1180] = 16'sb0000011100111010;\n  assign DirectLookupTable_1[1181] = 16'sb0000011100111011;\n  assign DirectLookupTable_1[1182] = 16'sb0000011100111101;\n  assign DirectLookupTable_1[1183] = 16'sb0000011100111110;\n  assign DirectLookupTable_1[1184] = 16'sb0000011101000000;\n  assign DirectLookupTable_1[1185] = 16'sb0000011101000001;\n  assign DirectLookupTable_1[1186] = 16'sb0000011101000011;\n  assign DirectLookupTable_1[1187] = 16'sb0000011101000101;\n  assign DirectLookupTable_1[1188] = 16'sb0000011101000110;\n  assign DirectLookupTable_1[1189] = 16'sb0000011101001000;\n  assign DirectLookupTable_1[1190] = 16'sb0000011101001001;\n  assign DirectLookupTable_1[1191] = 16'sb0000011101001011;\n  assign DirectLookupTable_1[1192] = 16'sb0000011101001100;\n  assign DirectLookupTable_1[1193] = 16'sb0000011101001110;\n  assign DirectLookupTable_1[1194] = 16'sb0000011101001111;\n  assign DirectLookupTable_1[1195] = 16'sb0000011101010001;\n  assign DirectLookupTable_1[1196] = 16'sb0000011101010011;\n  assign DirectLookupTable_1[1197] = 16'sb0000011101010100;\n  assign DirectLookupTable_1[1198] = 16'sb0000011101010110;\n  assign DirectLookupTable_1[1199] = 16'sb0000011101010111;\n  assign DirectLookupTable_1[1200] = 16'sb0000011101011001;\n  assign DirectLookupTable_1[1201] = 16'sb0000011101011010;\n  assign DirectLookupTable_1[1202] = 16'sb0000011101011100;\n  assign DirectLookupTable_1[1203] = 16'sb0000011101011101;\n  assign DirectLookupTable_1[1204] = 16'sb0000011101011111;\n  assign DirectLookupTable_1[1205] = 16'sb0000011101100001;\n  assign DirectLookupTable_1[1206] = 16'sb0000011101100010;\n  assign DirectLookupTable_1[1207] = 16'sb0000011101100100;\n  assign DirectLookupTable_1[1208] = 16'sb0000011101100101;\n  assign DirectLookupTable_1[1209] = 16'sb0000011101100111;\n  assign DirectLookupTable_1[1210] = 16'sb0000011101101000;\n  assign DirectLookupTable_1[1211] = 16'sb0000011101101010;\n  assign DirectLookupTable_1[1212] = 16'sb0000011101101100;\n  assign DirectLookupTable_1[1213] = 16'sb0000011101101101;\n  assign DirectLookupTable_1[1214] = 16'sb0000011101101111;\n  assign DirectLookupTable_1[1215] = 16'sb0000011101110000;\n  assign DirectLookupTable_1[1216] = 16'sb0000011101110010;\n  assign DirectLookupTable_1[1217] = 16'sb0000011101110011;\n  assign DirectLookupTable_1[1218] = 16'sb0000011101110101;\n  assign DirectLookupTable_1[1219] = 16'sb0000011101110110;\n  assign DirectLookupTable_1[1220] = 16'sb0000011101111000;\n  assign DirectLookupTable_1[1221] = 16'sb0000011101111010;\n  assign DirectLookupTable_1[1222] = 16'sb0000011101111011;\n  assign DirectLookupTable_1[1223] = 16'sb0000011101111101;\n  assign DirectLookupTable_1[1224] = 16'sb0000011101111110;\n  assign DirectLookupTable_1[1225] = 16'sb0000011110000000;\n  assign DirectLookupTable_1[1226] = 16'sb0000011110000001;\n  assign DirectLookupTable_1[1227] = 16'sb0000011110000011;\n  assign DirectLookupTable_1[1228] = 16'sb0000011110000100;\n  assign DirectLookupTable_1[1229] = 16'sb0000011110000110;\n  assign DirectLookupTable_1[1230] = 16'sb0000011110001000;\n  assign DirectLookupTable_1[1231] = 16'sb0000011110001001;\n  assign DirectLookupTable_1[1232] = 16'sb0000011110001011;\n  assign DirectLookupTable_1[1233] = 16'sb0000011110001100;\n  assign DirectLookupTable_1[1234] = 16'sb0000011110001110;\n  assign DirectLookupTable_1[1235] = 16'sb0000011110001111;\n  assign DirectLookupTable_1[1236] = 16'sb0000011110010001;\n  assign DirectLookupTable_1[1237] = 16'sb0000011110010011;\n  assign DirectLookupTable_1[1238] = 16'sb0000011110010100;\n  assign DirectLookupTable_1[1239] = 16'sb0000011110010110;\n  assign DirectLookupTable_1[1240] = 16'sb0000011110010111;\n  assign DirectLookupTable_1[1241] = 16'sb0000011110011001;\n  assign DirectLookupTable_1[1242] = 16'sb0000011110011010;\n  assign DirectLookupTable_1[1243] = 16'sb0000011110011100;\n  assign DirectLookupTable_1[1244] = 16'sb0000011110011101;\n  assign DirectLookupTable_1[1245] = 16'sb0000011110011111;\n  assign DirectLookupTable_1[1246] = 16'sb0000011110100001;\n  assign DirectLookupTable_1[1247] = 16'sb0000011110100010;\n  assign DirectLookupTable_1[1248] = 16'sb0000011110100100;\n  assign DirectLookupTable_1[1249] = 16'sb0000011110100101;\n  assign DirectLookupTable_1[1250] = 16'sb0000011110100111;\n  assign DirectLookupTable_1[1251] = 16'sb0000011110101000;\n  assign DirectLookupTable_1[1252] = 16'sb0000011110101010;\n  assign DirectLookupTable_1[1253] = 16'sb0000011110101011;\n  assign DirectLookupTable_1[1254] = 16'sb0000011110101101;\n  assign DirectLookupTable_1[1255] = 16'sb0000011110101111;\n  assign DirectLookupTable_1[1256] = 16'sb0000011110110000;\n  assign DirectLookupTable_1[1257] = 16'sb0000011110110010;\n  assign DirectLookupTable_1[1258] = 16'sb0000011110110011;\n  assign DirectLookupTable_1[1259] = 16'sb0000011110110101;\n  assign DirectLookupTable_1[1260] = 16'sb0000011110110110;\n  assign DirectLookupTable_1[1261] = 16'sb0000011110111000;\n  assign DirectLookupTable_1[1262] = 16'sb0000011110111010;\n  assign DirectLookupTable_1[1263] = 16'sb0000011110111011;\n  assign DirectLookupTable_1[1264] = 16'sb0000011110111101;\n  assign DirectLookupTable_1[1265] = 16'sb0000011110111110;\n  assign DirectLookupTable_1[1266] = 16'sb0000011111000000;\n  assign DirectLookupTable_1[1267] = 16'sb0000011111000001;\n  assign DirectLookupTable_1[1268] = 16'sb0000011111000011;\n  assign DirectLookupTable_1[1269] = 16'sb0000011111000100;\n  assign DirectLookupTable_1[1270] = 16'sb0000011111000110;\n  assign DirectLookupTable_1[1271] = 16'sb0000011111001000;\n  assign DirectLookupTable_1[1272] = 16'sb0000011111001001;\n  assign DirectLookupTable_1[1273] = 16'sb0000011111001011;\n  assign DirectLookupTable_1[1274] = 16'sb0000011111001100;\n  assign DirectLookupTable_1[1275] = 16'sb0000011111001110;\n  assign DirectLookupTable_1[1276] = 16'sb0000011111001111;\n  assign DirectLookupTable_1[1277] = 16'sb0000011111010001;\n  assign DirectLookupTable_1[1278] = 16'sb0000011111010010;\n  assign DirectLookupTable_1[1279] = 16'sb0000011111010100;\n  assign DirectLookupTable_1[1280] = 16'sb0000011111010110;\n  assign DirectLookupTable_1[1281] = 16'sb0000011111010111;\n  assign DirectLookupTable_1[1282] = 16'sb0000011111011001;\n  assign DirectLookupTable_1[1283] = 16'sb0000011111011010;\n  assign DirectLookupTable_1[1284] = 16'sb0000011111011100;\n  assign DirectLookupTable_1[1285] = 16'sb0000011111011101;\n  assign DirectLookupTable_1[1286] = 16'sb0000011111011111;\n  assign DirectLookupTable_1[1287] = 16'sb0000011111100000;\n  assign DirectLookupTable_1[1288] = 16'sb0000011111100010;\n  assign DirectLookupTable_1[1289] = 16'sb0000011111100100;\n  assign DirectLookupTable_1[1290] = 16'sb0000011111100101;\n  assign DirectLookupTable_1[1291] = 16'sb0000011111100111;\n  assign DirectLookupTable_1[1292] = 16'sb0000011111101000;\n  assign DirectLookupTable_1[1293] = 16'sb0000011111101010;\n  assign DirectLookupTable_1[1294] = 16'sb0000011111101011;\n  assign DirectLookupTable_1[1295] = 16'sb0000011111101101;\n  assign DirectLookupTable_1[1296] = 16'sb0000011111101111;\n  assign DirectLookupTable_1[1297] = 16'sb0000011111110000;\n  assign DirectLookupTable_1[1298] = 16'sb0000011111110010;\n  assign DirectLookupTable_1[1299] = 16'sb0000011111110011;\n  assign DirectLookupTable_1[1300] = 16'sb0000011111110101;\n  assign DirectLookupTable_1[1301] = 16'sb0000011111110110;\n  assign DirectLookupTable_1[1302] = 16'sb0000011111111000;\n  assign DirectLookupTable_1[1303] = 16'sb0000011111111001;\n  assign DirectLookupTable_1[1304] = 16'sb0000011111111011;\n  assign DirectLookupTable_1[1305] = 16'sb0000011111111101;\n  assign DirectLookupTable_1[1306] = 16'sb0000011111111110;\n  assign DirectLookupTable_1[1307] = 16'sb0000100000000000;\n  assign DirectLookupTable_1[1308] = 16'sb0000100000000001;\n  assign DirectLookupTable_1[1309] = 16'sb0000100000000011;\n  assign DirectLookupTable_1[1310] = 16'sb0000100000000100;\n  assign DirectLookupTable_1[1311] = 16'sb0000100000000110;\n  assign DirectLookupTable_1[1312] = 16'sb0000100000000111;\n  assign DirectLookupTable_1[1313] = 16'sb0000100000001001;\n  assign DirectLookupTable_1[1314] = 16'sb0000100000001011;\n  assign DirectLookupTable_1[1315] = 16'sb0000100000001100;\n  assign DirectLookupTable_1[1316] = 16'sb0000100000001110;\n  assign DirectLookupTable_1[1317] = 16'sb0000100000001111;\n  assign DirectLookupTable_1[1318] = 16'sb0000100000010001;\n  assign DirectLookupTable_1[1319] = 16'sb0000100000010010;\n  assign DirectLookupTable_1[1320] = 16'sb0000100000010100;\n  assign DirectLookupTable_1[1321] = 16'sb0000100000010101;\n  assign DirectLookupTable_1[1322] = 16'sb0000100000010111;\n  assign DirectLookupTable_1[1323] = 16'sb0000100000011001;\n  assign DirectLookupTable_1[1324] = 16'sb0000100000011010;\n  assign DirectLookupTable_1[1325] = 16'sb0000100000011100;\n  assign DirectLookupTable_1[1326] = 16'sb0000100000011101;\n  assign DirectLookupTable_1[1327] = 16'sb0000100000011111;\n  assign DirectLookupTable_1[1328] = 16'sb0000100000100000;\n  assign DirectLookupTable_1[1329] = 16'sb0000100000100010;\n  assign DirectLookupTable_1[1330] = 16'sb0000100000100100;\n  assign DirectLookupTable_1[1331] = 16'sb0000100000100101;\n  assign DirectLookupTable_1[1332] = 16'sb0000100000100111;\n  assign DirectLookupTable_1[1333] = 16'sb0000100000101000;\n  assign DirectLookupTable_1[1334] = 16'sb0000100000101010;\n  assign DirectLookupTable_1[1335] = 16'sb0000100000101011;\n  assign DirectLookupTable_1[1336] = 16'sb0000100000101101;\n  assign DirectLookupTable_1[1337] = 16'sb0000100000101110;\n  assign DirectLookupTable_1[1338] = 16'sb0000100000110000;\n  assign DirectLookupTable_1[1339] = 16'sb0000100000110010;\n  assign DirectLookupTable_1[1340] = 16'sb0000100000110011;\n  assign DirectLookupTable_1[1341] = 16'sb0000100000110101;\n  assign DirectLookupTable_1[1342] = 16'sb0000100000110110;\n  assign DirectLookupTable_1[1343] = 16'sb0000100000111000;\n  assign DirectLookupTable_1[1344] = 16'sb0000100000111001;\n  assign DirectLookupTable_1[1345] = 16'sb0000100000111011;\n  assign DirectLookupTable_1[1346] = 16'sb0000100000111100;\n  assign DirectLookupTable_1[1347] = 16'sb0000100000111110;\n  assign DirectLookupTable_1[1348] = 16'sb0000100001000000;\n  assign DirectLookupTable_1[1349] = 16'sb0000100001000001;\n  assign DirectLookupTable_1[1350] = 16'sb0000100001000011;\n  assign DirectLookupTable_1[1351] = 16'sb0000100001000100;\n  assign DirectLookupTable_1[1352] = 16'sb0000100001000110;\n  assign DirectLookupTable_1[1353] = 16'sb0000100001000111;\n  assign DirectLookupTable_1[1354] = 16'sb0000100001001001;\n  assign DirectLookupTable_1[1355] = 16'sb0000100001001010;\n  assign DirectLookupTable_1[1356] = 16'sb0000100001001100;\n  assign DirectLookupTable_1[1357] = 16'sb0000100001001110;\n  assign DirectLookupTable_1[1358] = 16'sb0000100001001111;\n  assign DirectLookupTable_1[1359] = 16'sb0000100001010001;\n  assign DirectLookupTable_1[1360] = 16'sb0000100001010010;\n  assign DirectLookupTable_1[1361] = 16'sb0000100001010100;\n  assign DirectLookupTable_1[1362] = 16'sb0000100001010101;\n  assign DirectLookupTable_1[1363] = 16'sb0000100001010111;\n  assign DirectLookupTable_1[1364] = 16'sb0000100001011000;\n  assign DirectLookupTable_1[1365] = 16'sb0000100001011010;\n  assign DirectLookupTable_1[1366] = 16'sb0000100001011100;\n  assign DirectLookupTable_1[1367] = 16'sb0000100001011101;\n  assign DirectLookupTable_1[1368] = 16'sb0000100001011111;\n  assign DirectLookupTable_1[1369] = 16'sb0000100001100000;\n  assign DirectLookupTable_1[1370] = 16'sb0000100001100010;\n  assign DirectLookupTable_1[1371] = 16'sb0000100001100011;\n  assign DirectLookupTable_1[1372] = 16'sb0000100001100101;\n  assign DirectLookupTable_1[1373] = 16'sb0000100001100110;\n  assign DirectLookupTable_1[1374] = 16'sb0000100001101000;\n  assign DirectLookupTable_1[1375] = 16'sb0000100001101010;\n  assign DirectLookupTable_1[1376] = 16'sb0000100001101011;\n  assign DirectLookupTable_1[1377] = 16'sb0000100001101101;\n  assign DirectLookupTable_1[1378] = 16'sb0000100001101110;\n  assign DirectLookupTable_1[1379] = 16'sb0000100001110000;\n  assign DirectLookupTable_1[1380] = 16'sb0000100001110001;\n  assign DirectLookupTable_1[1381] = 16'sb0000100001110011;\n  assign DirectLookupTable_1[1382] = 16'sb0000100001110100;\n  assign DirectLookupTable_1[1383] = 16'sb0000100001110110;\n  assign DirectLookupTable_1[1384] = 16'sb0000100001111000;\n  assign DirectLookupTable_1[1385] = 16'sb0000100001111001;\n  assign DirectLookupTable_1[1386] = 16'sb0000100001111011;\n  assign DirectLookupTable_1[1387] = 16'sb0000100001111100;\n  assign DirectLookupTable_1[1388] = 16'sb0000100001111110;\n  assign DirectLookupTable_1[1389] = 16'sb0000100001111111;\n  assign DirectLookupTable_1[1390] = 16'sb0000100010000001;\n  assign DirectLookupTable_1[1391] = 16'sb0000100010000011;\n  assign DirectLookupTable_1[1392] = 16'sb0000100010000100;\n  assign DirectLookupTable_1[1393] = 16'sb0000100010000110;\n  assign DirectLookupTable_1[1394] = 16'sb0000100010000111;\n  assign DirectLookupTable_1[1395] = 16'sb0000100010001001;\n  assign DirectLookupTable_1[1396] = 16'sb0000100010001010;\n  assign DirectLookupTable_1[1397] = 16'sb0000100010001100;\n  assign DirectLookupTable_1[1398] = 16'sb0000100010001101;\n  assign DirectLookupTable_1[1399] = 16'sb0000100010001111;\n  assign DirectLookupTable_1[1400] = 16'sb0000100010010001;\n  assign DirectLookupTable_1[1401] = 16'sb0000100010010010;\n  assign DirectLookupTable_1[1402] = 16'sb0000100010010100;\n  assign DirectLookupTable_1[1403] = 16'sb0000100010010101;\n  assign DirectLookupTable_1[1404] = 16'sb0000100010010111;\n  assign DirectLookupTable_1[1405] = 16'sb0000100010011000;\n  assign DirectLookupTable_1[1406] = 16'sb0000100010011010;\n  assign DirectLookupTable_1[1407] = 16'sb0000100010011011;\n  assign DirectLookupTable_1[1408] = 16'sb0000100010011101;\n  assign DirectLookupTable_1[1409] = 16'sb0000100010011111;\n  assign DirectLookupTable_1[1410] = 16'sb0000100010100000;\n  assign DirectLookupTable_1[1411] = 16'sb0000100010100010;\n  assign DirectLookupTable_1[1412] = 16'sb0000100010100011;\n  assign DirectLookupTable_1[1413] = 16'sb0000100010100101;\n  assign DirectLookupTable_1[1414] = 16'sb0000100010100110;\n  assign DirectLookupTable_1[1415] = 16'sb0000100010101000;\n  assign DirectLookupTable_1[1416] = 16'sb0000100010101001;\n  assign DirectLookupTable_1[1417] = 16'sb0000100010101011;\n  assign DirectLookupTable_1[1418] = 16'sb0000100010101101;\n  assign DirectLookupTable_1[1419] = 16'sb0000100010101110;\n  assign DirectLookupTable_1[1420] = 16'sb0000100010110000;\n  assign DirectLookupTable_1[1421] = 16'sb0000100010110001;\n  assign DirectLookupTable_1[1422] = 16'sb0000100010110011;\n  assign DirectLookupTable_1[1423] = 16'sb0000100010110100;\n  assign DirectLookupTable_1[1424] = 16'sb0000100010110110;\n  assign DirectLookupTable_1[1425] = 16'sb0000100010110111;\n  assign DirectLookupTable_1[1426] = 16'sb0000100010111001;\n  assign DirectLookupTable_1[1427] = 16'sb0000100010111011;\n  assign DirectLookupTable_1[1428] = 16'sb0000100010111100;\n  assign DirectLookupTable_1[1429] = 16'sb0000100010111110;\n  assign DirectLookupTable_1[1430] = 16'sb0000100010111111;\n  assign DirectLookupTable_1[1431] = 16'sb0000100011000001;\n  assign DirectLookupTable_1[1432] = 16'sb0000100011000010;\n  assign DirectLookupTable_1[1433] = 16'sb0000100011000100;\n  assign DirectLookupTable_1[1434] = 16'sb0000100011000101;\n  assign DirectLookupTable_1[1435] = 16'sb0000100011000111;\n  assign DirectLookupTable_1[1436] = 16'sb0000100011001001;\n  assign DirectLookupTable_1[1437] = 16'sb0000100011001010;\n  assign DirectLookupTable_1[1438] = 16'sb0000100011001100;\n  assign DirectLookupTable_1[1439] = 16'sb0000100011001101;\n  assign DirectLookupTable_1[1440] = 16'sb0000100011001111;\n  assign DirectLookupTable_1[1441] = 16'sb0000100011010000;\n  assign DirectLookupTable_1[1442] = 16'sb0000100011010010;\n  assign DirectLookupTable_1[1443] = 16'sb0000100011010011;\n  assign DirectLookupTable_1[1444] = 16'sb0000100011010101;\n  assign DirectLookupTable_1[1445] = 16'sb0000100011010111;\n  assign DirectLookupTable_1[1446] = 16'sb0000100011011000;\n  assign DirectLookupTable_1[1447] = 16'sb0000100011011010;\n  assign DirectLookupTable_1[1448] = 16'sb0000100011011011;\n  assign DirectLookupTable_1[1449] = 16'sb0000100011011101;\n  assign DirectLookupTable_1[1450] = 16'sb0000100011011110;\n  assign DirectLookupTable_1[1451] = 16'sb0000100011100000;\n  assign DirectLookupTable_1[1452] = 16'sb0000100011100001;\n  assign DirectLookupTable_1[1453] = 16'sb0000100011100011;\n  assign DirectLookupTable_1[1454] = 16'sb0000100011100101;\n  assign DirectLookupTable_1[1455] = 16'sb0000100011100110;\n  assign DirectLookupTable_1[1456] = 16'sb0000100011101000;\n  assign DirectLookupTable_1[1457] = 16'sb0000100011101001;\n  assign DirectLookupTable_1[1458] = 16'sb0000100011101011;\n  assign DirectLookupTable_1[1459] = 16'sb0000100011101100;\n  assign DirectLookupTable_1[1460] = 16'sb0000100011101110;\n  assign DirectLookupTable_1[1461] = 16'sb0000100011101111;\n  assign DirectLookupTable_1[1462] = 16'sb0000100011110001;\n  assign DirectLookupTable_1[1463] = 16'sb0000100011110011;\n  assign DirectLookupTable_1[1464] = 16'sb0000100011110100;\n  assign DirectLookupTable_1[1465] = 16'sb0000100011110110;\n  assign DirectLookupTable_1[1466] = 16'sb0000100011110111;\n  assign DirectLookupTable_1[1467] = 16'sb0000100011111001;\n  assign DirectLookupTable_1[1468] = 16'sb0000100011111010;\n  assign DirectLookupTable_1[1469] = 16'sb0000100011111100;\n  assign DirectLookupTable_1[1470] = 16'sb0000100011111101;\n  assign DirectLookupTable_1[1471] = 16'sb0000100011111111;\n  assign DirectLookupTable_1[1472] = 16'sb0000100100000001;\n  assign DirectLookupTable_1[1473] = 16'sb0000100100000010;\n  assign DirectLookupTable_1[1474] = 16'sb0000100100000100;\n  assign DirectLookupTable_1[1475] = 16'sb0000100100000101;\n  assign DirectLookupTable_1[1476] = 16'sb0000100100000111;\n  assign DirectLookupTable_1[1477] = 16'sb0000100100001000;\n  assign DirectLookupTable_1[1478] = 16'sb0000100100001010;\n  assign DirectLookupTable_1[1479] = 16'sb0000100100001011;\n  assign DirectLookupTable_1[1480] = 16'sb0000100100001101;\n  assign DirectLookupTable_1[1481] = 16'sb0000100100001111;\n  assign DirectLookupTable_1[1482] = 16'sb0000100100010000;\n  assign DirectLookupTable_1[1483] = 16'sb0000100100010010;\n  assign DirectLookupTable_1[1484] = 16'sb0000100100010011;\n  assign DirectLookupTable_1[1485] = 16'sb0000100100010101;\n  assign DirectLookupTable_1[1486] = 16'sb0000100100010110;\n  assign DirectLookupTable_1[1487] = 16'sb0000100100011000;\n  assign DirectLookupTable_1[1488] = 16'sb0000100100011001;\n  assign DirectLookupTable_1[1489] = 16'sb0000100100011011;\n  assign DirectLookupTable_1[1490] = 16'sb0000100100011101;\n  assign DirectLookupTable_1[1491] = 16'sb0000100100011110;\n  assign DirectLookupTable_1[1492] = 16'sb0000100100100000;\n  assign DirectLookupTable_1[1493] = 16'sb0000100100100001;\n  assign DirectLookupTable_1[1494] = 16'sb0000100100100011;\n  assign DirectLookupTable_1[1495] = 16'sb0000100100100100;\n  assign DirectLookupTable_1[1496] = 16'sb0000100100100110;\n  assign DirectLookupTable_1[1497] = 16'sb0000100100100111;\n  assign DirectLookupTable_1[1498] = 16'sb0000100100101001;\n  assign DirectLookupTable_1[1499] = 16'sb0000100100101011;\n  assign DirectLookupTable_1[1500] = 16'sb0000100100101100;\n  assign DirectLookupTable_1[1501] = 16'sb0000100100101110;\n  assign DirectLookupTable_1[1502] = 16'sb0000100100101111;\n  assign DirectLookupTable_1[1503] = 16'sb0000100100110001;\n  assign DirectLookupTable_1[1504] = 16'sb0000100100110010;\n  assign DirectLookupTable_1[1505] = 16'sb0000100100110100;\n  assign DirectLookupTable_1[1506] = 16'sb0000100100110101;\n  assign DirectLookupTable_1[1507] = 16'sb0000100100110111;\n  assign DirectLookupTable_1[1508] = 16'sb0000100100111001;\n  assign DirectLookupTable_1[1509] = 16'sb0000100100111010;\n  assign DirectLookupTable_1[1510] = 16'sb0000100100111100;\n  assign DirectLookupTable_1[1511] = 16'sb0000100100111101;\n  assign DirectLookupTable_1[1512] = 16'sb0000100100111111;\n  assign DirectLookupTable_1[1513] = 16'sb0000100101000000;\n  assign DirectLookupTable_1[1514] = 16'sb0000100101000010;\n  assign DirectLookupTable_1[1515] = 16'sb0000100101000011;\n  assign DirectLookupTable_1[1516] = 16'sb0000100101000101;\n  assign DirectLookupTable_1[1517] = 16'sb0000100101000111;\n  assign DirectLookupTable_1[1518] = 16'sb0000100101001000;\n  assign DirectLookupTable_1[1519] = 16'sb0000100101001010;\n  assign DirectLookupTable_1[1520] = 16'sb0000100101001011;\n  assign DirectLookupTable_1[1521] = 16'sb0000100101001101;\n  assign DirectLookupTable_1[1522] = 16'sb0000100101001110;\n  assign DirectLookupTable_1[1523] = 16'sb0000100101010000;\n  assign DirectLookupTable_1[1524] = 16'sb0000100101010001;\n  assign DirectLookupTable_1[1525] = 16'sb0000100101010011;\n  assign DirectLookupTable_1[1526] = 16'sb0000100101010100;\n  assign DirectLookupTable_1[1527] = 16'sb0000100101010110;\n  assign DirectLookupTable_1[1528] = 16'sb0000100101011000;\n  assign DirectLookupTable_1[1529] = 16'sb0000100101011001;\n  assign DirectLookupTable_1[1530] = 16'sb0000100101011011;\n  assign DirectLookupTable_1[1531] = 16'sb0000100101011100;\n  assign DirectLookupTable_1[1532] = 16'sb0000100101011110;\n  assign DirectLookupTable_1[1533] = 16'sb0000100101011111;\n  assign DirectLookupTable_1[1534] = 16'sb0000100101100001;\n  assign DirectLookupTable_1[1535] = 16'sb0000100101100010;\n  assign DirectLookupTable_1[1536] = 16'sb0000100101100100;\n  assign DirectLookupTable_1[1537] = 16'sb0000100101100110;\n  assign DirectLookupTable_1[1538] = 16'sb0000100101100111;\n  assign DirectLookupTable_1[1539] = 16'sb0000100101101001;\n  assign DirectLookupTable_1[1540] = 16'sb0000100101101010;\n  assign DirectLookupTable_1[1541] = 16'sb0000100101101100;\n  assign DirectLookupTable_1[1542] = 16'sb0000100101101101;\n  assign DirectLookupTable_1[1543] = 16'sb0000100101101111;\n  assign DirectLookupTable_1[1544] = 16'sb0000100101110000;\n  assign DirectLookupTable_1[1545] = 16'sb0000100101110010;\n  assign DirectLookupTable_1[1546] = 16'sb0000100101110100;\n  assign DirectLookupTable_1[1547] = 16'sb0000100101110101;\n  assign DirectLookupTable_1[1548] = 16'sb0000100101110111;\n  assign DirectLookupTable_1[1549] = 16'sb0000100101111000;\n  assign DirectLookupTable_1[1550] = 16'sb0000100101111010;\n  assign DirectLookupTable_1[1551] = 16'sb0000100101111011;\n  assign DirectLookupTable_1[1552] = 16'sb0000100101111101;\n  assign DirectLookupTable_1[1553] = 16'sb0000100101111110;\n  assign DirectLookupTable_1[1554] = 16'sb0000100110000000;\n  assign DirectLookupTable_1[1555] = 16'sb0000100110000010;\n  assign DirectLookupTable_1[1556] = 16'sb0000100110000011;\n  assign DirectLookupTable_1[1557] = 16'sb0000100110000101;\n  assign DirectLookupTable_1[1558] = 16'sb0000100110000110;\n  assign DirectLookupTable_1[1559] = 16'sb0000100110001000;\n  assign DirectLookupTable_1[1560] = 16'sb0000100110001001;\n  assign DirectLookupTable_1[1561] = 16'sb0000100110001011;\n  assign DirectLookupTable_1[1562] = 16'sb0000100110001100;\n  assign DirectLookupTable_1[1563] = 16'sb0000100110001110;\n  assign DirectLookupTable_1[1564] = 16'sb0000100110010000;\n  assign DirectLookupTable_1[1565] = 16'sb0000100110010001;\n  assign DirectLookupTable_1[1566] = 16'sb0000100110010011;\n  assign DirectLookupTable_1[1567] = 16'sb0000100110010100;\n  assign DirectLookupTable_1[1568] = 16'sb0000100110010110;\n  assign DirectLookupTable_1[1569] = 16'sb0000100110010111;\n  assign DirectLookupTable_1[1570] = 16'sb0000100110011001;\n  assign DirectLookupTable_1[1571] = 16'sb0000100110011010;\n  assign DirectLookupTable_1[1572] = 16'sb0000100110011100;\n  assign DirectLookupTable_1[1573] = 16'sb0000100110011110;\n  assign DirectLookupTable_1[1574] = 16'sb0000100110011111;\n  assign DirectLookupTable_1[1575] = 16'sb0000100110100001;\n  assign DirectLookupTable_1[1576] = 16'sb0000100110100010;\n  assign DirectLookupTable_1[1577] = 16'sb0000100110100100;\n  assign DirectLookupTable_1[1578] = 16'sb0000100110100101;\n  assign DirectLookupTable_1[1579] = 16'sb0000100110100111;\n  assign DirectLookupTable_1[1580] = 16'sb0000100110101000;\n  assign DirectLookupTable_1[1581] = 16'sb0000100110101010;\n  assign DirectLookupTable_1[1582] = 16'sb0000100110101011;\n  assign DirectLookupTable_1[1583] = 16'sb0000100110101101;\n  assign DirectLookupTable_1[1584] = 16'sb0000100110101111;\n  assign DirectLookupTable_1[1585] = 16'sb0000100110110000;\n  assign DirectLookupTable_1[1586] = 16'sb0000100110110010;\n  assign DirectLookupTable_1[1587] = 16'sb0000100110110011;\n  assign DirectLookupTable_1[1588] = 16'sb0000100110110101;\n  assign DirectLookupTable_1[1589] = 16'sb0000100110110110;\n  assign DirectLookupTable_1[1590] = 16'sb0000100110111000;\n  assign DirectLookupTable_1[1591] = 16'sb0000100110111001;\n  assign DirectLookupTable_1[1592] = 16'sb0000100110111011;\n  assign DirectLookupTable_1[1593] = 16'sb0000100110111101;\n  assign DirectLookupTable_1[1594] = 16'sb0000100110111110;\n  assign DirectLookupTable_1[1595] = 16'sb0000100111000000;\n  assign DirectLookupTable_1[1596] = 16'sb0000100111000001;\n  assign DirectLookupTable_1[1597] = 16'sb0000100111000011;\n  assign DirectLookupTable_1[1598] = 16'sb0000100111000100;\n  assign DirectLookupTable_1[1599] = 16'sb0000100111000110;\n  assign DirectLookupTable_1[1600] = 16'sb0000100111000111;\n  assign DirectLookupTable_1[1601] = 16'sb0000100111001001;\n  assign DirectLookupTable_1[1602] = 16'sb0000100111001011;\n  assign DirectLookupTable_1[1603] = 16'sb0000100111001100;\n  assign DirectLookupTable_1[1604] = 16'sb0000100111001110;\n  assign DirectLookupTable_1[1605] = 16'sb0000100111001111;\n  assign DirectLookupTable_1[1606] = 16'sb0000100111010001;\n  assign DirectLookupTable_1[1607] = 16'sb0000100111010010;\n  assign DirectLookupTable_1[1608] = 16'sb0000100111010100;\n  assign DirectLookupTable_1[1609] = 16'sb0000100111010101;\n  assign DirectLookupTable_1[1610] = 16'sb0000100111010111;\n  assign DirectLookupTable_1[1611] = 16'sb0000100111011001;\n  assign DirectLookupTable_1[1612] = 16'sb0000100111011010;\n  assign DirectLookupTable_1[1613] = 16'sb0000100111011100;\n  assign DirectLookupTable_1[1614] = 16'sb0000100111011101;\n  assign DirectLookupTable_1[1615] = 16'sb0000100111011111;\n  assign DirectLookupTable_1[1616] = 16'sb0000100111100000;\n  assign DirectLookupTable_1[1617] = 16'sb0000100111100010;\n  assign DirectLookupTable_1[1618] = 16'sb0000100111100011;\n  assign DirectLookupTable_1[1619] = 16'sb0000100111100101;\n  assign DirectLookupTable_1[1620] = 16'sb0000100111100110;\n  assign DirectLookupTable_1[1621] = 16'sb0000100111101000;\n  assign DirectLookupTable_1[1622] = 16'sb0000100111101010;\n  assign DirectLookupTable_1[1623] = 16'sb0000100111101011;\n  assign DirectLookupTable_1[1624] = 16'sb0000100111101101;\n  assign DirectLookupTable_1[1625] = 16'sb0000100111101110;\n  assign DirectLookupTable_1[1626] = 16'sb0000100111110000;\n  assign DirectLookupTable_1[1627] = 16'sb0000100111110001;\n  assign DirectLookupTable_1[1628] = 16'sb0000100111110011;\n  assign DirectLookupTable_1[1629] = 16'sb0000100111110100;\n  assign DirectLookupTable_1[1630] = 16'sb0000100111110110;\n  assign DirectLookupTable_1[1631] = 16'sb0000100111111000;\n  assign DirectLookupTable_1[1632] = 16'sb0000100111111001;\n  assign DirectLookupTable_1[1633] = 16'sb0000100111111011;\n  assign DirectLookupTable_1[1634] = 16'sb0000100111111100;\n  assign DirectLookupTable_1[1635] = 16'sb0000100111111110;\n  assign DirectLookupTable_1[1636] = 16'sb0000100111111111;\n  assign DirectLookupTable_1[1637] = 16'sb0000101000000001;\n  assign DirectLookupTable_1[1638] = 16'sb0000101000000010;\n  assign DirectLookupTable_1[1639] = 16'sb0000101000000100;\n  assign DirectLookupTable_1[1640] = 16'sb0000101000000110;\n  assign DirectLookupTable_1[1641] = 16'sb0000101000000111;\n  assign DirectLookupTable_1[1642] = 16'sb0000101000001001;\n  assign DirectLookupTable_1[1643] = 16'sb0000101000001010;\n  assign DirectLookupTable_1[1644] = 16'sb0000101000001100;\n  assign DirectLookupTable_1[1645] = 16'sb0000101000001101;\n  assign DirectLookupTable_1[1646] = 16'sb0000101000001111;\n  assign DirectLookupTable_1[1647] = 16'sb0000101000010000;\n  assign DirectLookupTable_1[1648] = 16'sb0000101000010010;\n  assign DirectLookupTable_1[1649] = 16'sb0000101000010011;\n  assign DirectLookupTable_1[1650] = 16'sb0000101000010101;\n  assign DirectLookupTable_1[1651] = 16'sb0000101000010111;\n  assign DirectLookupTable_1[1652] = 16'sb0000101000011000;\n  assign DirectLookupTable_1[1653] = 16'sb0000101000011010;\n  assign DirectLookupTable_1[1654] = 16'sb0000101000011011;\n  assign DirectLookupTable_1[1655] = 16'sb0000101000011101;\n  assign DirectLookupTable_1[1656] = 16'sb0000101000011110;\n  assign DirectLookupTable_1[1657] = 16'sb0000101000100000;\n  assign DirectLookupTable_1[1658] = 16'sb0000101000100001;\n  assign DirectLookupTable_1[1659] = 16'sb0000101000100011;\n  assign DirectLookupTable_1[1660] = 16'sb0000101000100101;\n  assign DirectLookupTable_1[1661] = 16'sb0000101000100110;\n  assign DirectLookupTable_1[1662] = 16'sb0000101000101000;\n  assign DirectLookupTable_1[1663] = 16'sb0000101000101001;\n  assign DirectLookupTable_1[1664] = 16'sb0000101000101011;\n  assign DirectLookupTable_1[1665] = 16'sb0000101000101100;\n  assign DirectLookupTable_1[1666] = 16'sb0000101000101110;\n  assign DirectLookupTable_1[1667] = 16'sb0000101000101111;\n  assign DirectLookupTable_1[1668] = 16'sb0000101000110001;\n  assign DirectLookupTable_1[1669] = 16'sb0000101000110010;\n  assign DirectLookupTable_1[1670] = 16'sb0000101000110100;\n  assign DirectLookupTable_1[1671] = 16'sb0000101000110110;\n  assign DirectLookupTable_1[1672] = 16'sb0000101000110111;\n  assign DirectLookupTable_1[1673] = 16'sb0000101000111001;\n  assign DirectLookupTable_1[1674] = 16'sb0000101000111010;\n  assign DirectLookupTable_1[1675] = 16'sb0000101000111100;\n  assign DirectLookupTable_1[1676] = 16'sb0000101000111101;\n  assign DirectLookupTable_1[1677] = 16'sb0000101000111111;\n  assign DirectLookupTable_1[1678] = 16'sb0000101001000000;\n  assign DirectLookupTable_1[1679] = 16'sb0000101001000010;\n  assign DirectLookupTable_1[1680] = 16'sb0000101001000100;\n  assign DirectLookupTable_1[1681] = 16'sb0000101001000101;\n  assign DirectLookupTable_1[1682] = 16'sb0000101001000111;\n  assign DirectLookupTable_1[1683] = 16'sb0000101001001000;\n  assign DirectLookupTable_1[1684] = 16'sb0000101001001010;\n  assign DirectLookupTable_1[1685] = 16'sb0000101001001011;\n  assign DirectLookupTable_1[1686] = 16'sb0000101001001101;\n  assign DirectLookupTable_1[1687] = 16'sb0000101001001110;\n  assign DirectLookupTable_1[1688] = 16'sb0000101001010000;\n  assign DirectLookupTable_1[1689] = 16'sb0000101001010001;\n  assign DirectLookupTable_1[1690] = 16'sb0000101001010011;\n  assign DirectLookupTable_1[1691] = 16'sb0000101001010101;\n  assign DirectLookupTable_1[1692] = 16'sb0000101001010110;\n  assign DirectLookupTable_1[1693] = 16'sb0000101001011000;\n  assign DirectLookupTable_1[1694] = 16'sb0000101001011001;\n  assign DirectLookupTable_1[1695] = 16'sb0000101001011011;\n  assign DirectLookupTable_1[1696] = 16'sb0000101001011100;\n  assign DirectLookupTable_1[1697] = 16'sb0000101001011110;\n  assign DirectLookupTable_1[1698] = 16'sb0000101001011111;\n  assign DirectLookupTable_1[1699] = 16'sb0000101001100001;\n  assign DirectLookupTable_1[1700] = 16'sb0000101001100011;\n  assign DirectLookupTable_1[1701] = 16'sb0000101001100100;\n  assign DirectLookupTable_1[1702] = 16'sb0000101001100110;\n  assign DirectLookupTable_1[1703] = 16'sb0000101001100111;\n  assign DirectLookupTable_1[1704] = 16'sb0000101001101001;\n  assign DirectLookupTable_1[1705] = 16'sb0000101001101010;\n  assign DirectLookupTable_1[1706] = 16'sb0000101001101100;\n  assign DirectLookupTable_1[1707] = 16'sb0000101001101101;\n  assign DirectLookupTable_1[1708] = 16'sb0000101001101111;\n  assign DirectLookupTable_1[1709] = 16'sb0000101001110000;\n  assign DirectLookupTable_1[1710] = 16'sb0000101001110010;\n  assign DirectLookupTable_1[1711] = 16'sb0000101001110100;\n  assign DirectLookupTable_1[1712] = 16'sb0000101001110101;\n  assign DirectLookupTable_1[1713] = 16'sb0000101001110111;\n  assign DirectLookupTable_1[1714] = 16'sb0000101001111000;\n  assign DirectLookupTable_1[1715] = 16'sb0000101001111010;\n  assign DirectLookupTable_1[1716] = 16'sb0000101001111011;\n  assign DirectLookupTable_1[1717] = 16'sb0000101001111101;\n  assign DirectLookupTable_1[1718] = 16'sb0000101001111110;\n  assign DirectLookupTable_1[1719] = 16'sb0000101010000000;\n  assign DirectLookupTable_1[1720] = 16'sb0000101010000010;\n  assign DirectLookupTable_1[1721] = 16'sb0000101010000011;\n  assign DirectLookupTable_1[1722] = 16'sb0000101010000101;\n  assign DirectLookupTable_1[1723] = 16'sb0000101010000110;\n  assign DirectLookupTable_1[1724] = 16'sb0000101010001000;\n  assign DirectLookupTable_1[1725] = 16'sb0000101010001001;\n  assign DirectLookupTable_1[1726] = 16'sb0000101010001011;\n  assign DirectLookupTable_1[1727] = 16'sb0000101010001100;\n  assign DirectLookupTable_1[1728] = 16'sb0000101010001110;\n  assign DirectLookupTable_1[1729] = 16'sb0000101010001111;\n  assign DirectLookupTable_1[1730] = 16'sb0000101010010001;\n  assign DirectLookupTable_1[1731] = 16'sb0000101010010011;\n  assign DirectLookupTable_1[1732] = 16'sb0000101010010100;\n  assign DirectLookupTable_1[1733] = 16'sb0000101010010110;\n  assign DirectLookupTable_1[1734] = 16'sb0000101010010111;\n  assign DirectLookupTable_1[1735] = 16'sb0000101010011001;\n  assign DirectLookupTable_1[1736] = 16'sb0000101010011010;\n  assign DirectLookupTable_1[1737] = 16'sb0000101010011100;\n  assign DirectLookupTable_1[1738] = 16'sb0000101010011101;\n  assign DirectLookupTable_1[1739] = 16'sb0000101010011111;\n  assign DirectLookupTable_1[1740] = 16'sb0000101010100001;\n  assign DirectLookupTable_1[1741] = 16'sb0000101010100010;\n  assign DirectLookupTable_1[1742] = 16'sb0000101010100100;\n  assign DirectLookupTable_1[1743] = 16'sb0000101010100101;\n  assign DirectLookupTable_1[1744] = 16'sb0000101010100111;\n  assign DirectLookupTable_1[1745] = 16'sb0000101010101000;\n  assign DirectLookupTable_1[1746] = 16'sb0000101010101010;\n  assign DirectLookupTable_1[1747] = 16'sb0000101010101011;\n  assign DirectLookupTable_1[1748] = 16'sb0000101010101101;\n  assign DirectLookupTable_1[1749] = 16'sb0000101010101110;\n  assign DirectLookupTable_1[1750] = 16'sb0000101010110000;\n  assign DirectLookupTable_1[1751] = 16'sb0000101010110010;\n  assign DirectLookupTable_1[1752] = 16'sb0000101010110011;\n  assign DirectLookupTable_1[1753] = 16'sb0000101010110101;\n  assign DirectLookupTable_1[1754] = 16'sb0000101010110110;\n  assign DirectLookupTable_1[1755] = 16'sb0000101010111000;\n  assign DirectLookupTable_1[1756] = 16'sb0000101010111001;\n  assign DirectLookupTable_1[1757] = 16'sb0000101010111011;\n  assign DirectLookupTable_1[1758] = 16'sb0000101010111100;\n  assign DirectLookupTable_1[1759] = 16'sb0000101010111110;\n  assign DirectLookupTable_1[1760] = 16'sb0000101011000000;\n  assign DirectLookupTable_1[1761] = 16'sb0000101011000001;\n  assign DirectLookupTable_1[1762] = 16'sb0000101011000011;\n  assign DirectLookupTable_1[1763] = 16'sb0000101011000100;\n  assign DirectLookupTable_1[1764] = 16'sb0000101011000110;\n  assign DirectLookupTable_1[1765] = 16'sb0000101011000111;\n  assign DirectLookupTable_1[1766] = 16'sb0000101011001001;\n  assign DirectLookupTable_1[1767] = 16'sb0000101011001010;\n  assign DirectLookupTable_1[1768] = 16'sb0000101011001100;\n  assign DirectLookupTable_1[1769] = 16'sb0000101011001101;\n  assign DirectLookupTable_1[1770] = 16'sb0000101011001111;\n  assign DirectLookupTable_1[1771] = 16'sb0000101011010001;\n  assign DirectLookupTable_1[1772] = 16'sb0000101011010010;\n  assign DirectLookupTable_1[1773] = 16'sb0000101011010100;\n  assign DirectLookupTable_1[1774] = 16'sb0000101011010101;\n  assign DirectLookupTable_1[1775] = 16'sb0000101011010111;\n  assign DirectLookupTable_1[1776] = 16'sb0000101011011000;\n  assign DirectLookupTable_1[1777] = 16'sb0000101011011010;\n  assign DirectLookupTable_1[1778] = 16'sb0000101011011011;\n  assign DirectLookupTable_1[1779] = 16'sb0000101011011101;\n  assign DirectLookupTable_1[1780] = 16'sb0000101011011110;\n  assign DirectLookupTable_1[1781] = 16'sb0000101011100000;\n  assign DirectLookupTable_1[1782] = 16'sb0000101011100010;\n  assign DirectLookupTable_1[1783] = 16'sb0000101011100011;\n  assign DirectLookupTable_1[1784] = 16'sb0000101011100101;\n  assign DirectLookupTable_1[1785] = 16'sb0000101011100110;\n  assign DirectLookupTable_1[1786] = 16'sb0000101011101000;\n  assign DirectLookupTable_1[1787] = 16'sb0000101011101001;\n  assign DirectLookupTable_1[1788] = 16'sb0000101011101011;\n  assign DirectLookupTable_1[1789] = 16'sb0000101011101100;\n  assign DirectLookupTable_1[1790] = 16'sb0000101011101110;\n  assign DirectLookupTable_1[1791] = 16'sb0000101011101111;\n  assign DirectLookupTable_1[1792] = 16'sb0000101011110001;\n  assign DirectLookupTable_1[1793] = 16'sb0000101011110011;\n  assign DirectLookupTable_1[1794] = 16'sb0000101011110100;\n  assign DirectLookupTable_1[1795] = 16'sb0000101011110110;\n  assign DirectLookupTable_1[1796] = 16'sb0000101011110111;\n  assign DirectLookupTable_1[1797] = 16'sb0000101011111001;\n  assign DirectLookupTable_1[1798] = 16'sb0000101011111010;\n  assign DirectLookupTable_1[1799] = 16'sb0000101011111100;\n  assign DirectLookupTable_1[1800] = 16'sb0000101011111101;\n  assign DirectLookupTable_1[1801] = 16'sb0000101011111111;\n  assign DirectLookupTable_1[1802] = 16'sb0000101100000001;\n  assign DirectLookupTable_1[1803] = 16'sb0000101100000010;\n  assign DirectLookupTable_1[1804] = 16'sb0000101100000100;\n  assign DirectLookupTable_1[1805] = 16'sb0000101100000101;\n  assign DirectLookupTable_1[1806] = 16'sb0000101100000111;\n  assign DirectLookupTable_1[1807] = 16'sb0000101100001000;\n  assign DirectLookupTable_1[1808] = 16'sb0000101100001010;\n  assign DirectLookupTable_1[1809] = 16'sb0000101100001011;\n  assign DirectLookupTable_1[1810] = 16'sb0000101100001101;\n  assign DirectLookupTable_1[1811] = 16'sb0000101100001110;\n  assign DirectLookupTable_1[1812] = 16'sb0000101100010000;\n  assign DirectLookupTable_1[1813] = 16'sb0000101100010010;\n  assign DirectLookupTable_1[1814] = 16'sb0000101100010011;\n  assign DirectLookupTable_1[1815] = 16'sb0000101100010101;\n  assign DirectLookupTable_1[1816] = 16'sb0000101100010110;\n  assign DirectLookupTable_1[1817] = 16'sb0000101100011000;\n  assign DirectLookupTable_1[1818] = 16'sb0000101100011001;\n  assign DirectLookupTable_1[1819] = 16'sb0000101100011011;\n  assign DirectLookupTable_1[1820] = 16'sb0000101100011100;\n  assign DirectLookupTable_1[1821] = 16'sb0000101100011110;\n  assign DirectLookupTable_1[1822] = 16'sb0000101100011111;\n  assign DirectLookupTable_1[1823] = 16'sb0000101100100001;\n  assign DirectLookupTable_1[1824] = 16'sb0000101100100011;\n  assign DirectLookupTable_1[1825] = 16'sb0000101100100100;\n  assign DirectLookupTable_1[1826] = 16'sb0000101100100110;\n  assign DirectLookupTable_1[1827] = 16'sb0000101100100111;\n  assign DirectLookupTable_1[1828] = 16'sb0000101100101001;\n  assign DirectLookupTable_1[1829] = 16'sb0000101100101010;\n  assign DirectLookupTable_1[1830] = 16'sb0000101100101100;\n  assign DirectLookupTable_1[1831] = 16'sb0000101100101101;\n  assign DirectLookupTable_1[1832] = 16'sb0000101100101111;\n  assign DirectLookupTable_1[1833] = 16'sb0000101100110000;\n  assign DirectLookupTable_1[1834] = 16'sb0000101100110010;\n  assign DirectLookupTable_1[1835] = 16'sb0000101100110100;\n  assign DirectLookupTable_1[1836] = 16'sb0000101100110101;\n  assign DirectLookupTable_1[1837] = 16'sb0000101100110111;\n  assign DirectLookupTable_1[1838] = 16'sb0000101100111000;\n  assign DirectLookupTable_1[1839] = 16'sb0000101100111010;\n  assign DirectLookupTable_1[1840] = 16'sb0000101100111011;\n  assign DirectLookupTable_1[1841] = 16'sb0000101100111101;\n  assign DirectLookupTable_1[1842] = 16'sb0000101100111110;\n  assign DirectLookupTable_1[1843] = 16'sb0000101101000000;\n  assign DirectLookupTable_1[1844] = 16'sb0000101101000001;\n  assign DirectLookupTable_1[1845] = 16'sb0000101101000011;\n  assign DirectLookupTable_1[1846] = 16'sb0000101101000101;\n  assign DirectLookupTable_1[1847] = 16'sb0000101101000110;\n  assign DirectLookupTable_1[1848] = 16'sb0000101101001000;\n  assign DirectLookupTable_1[1849] = 16'sb0000101101001001;\n  assign DirectLookupTable_1[1850] = 16'sb0000101101001011;\n  assign DirectLookupTable_1[1851] = 16'sb0000101101001100;\n  assign DirectLookupTable_1[1852] = 16'sb0000101101001110;\n  assign DirectLookupTable_1[1853] = 16'sb0000101101001111;\n  assign DirectLookupTable_1[1854] = 16'sb0000101101010001;\n  assign DirectLookupTable_1[1855] = 16'sb0000101101010010;\n  assign DirectLookupTable_1[1856] = 16'sb0000101101010100;\n  assign DirectLookupTable_1[1857] = 16'sb0000101101010110;\n  assign DirectLookupTable_1[1858] = 16'sb0000101101010111;\n  assign DirectLookupTable_1[1859] = 16'sb0000101101011001;\n  assign DirectLookupTable_1[1860] = 16'sb0000101101011010;\n  assign DirectLookupTable_1[1861] = 16'sb0000101101011100;\n  assign DirectLookupTable_1[1862] = 16'sb0000101101011101;\n  assign DirectLookupTable_1[1863] = 16'sb0000101101011111;\n  assign DirectLookupTable_1[1864] = 16'sb0000101101100000;\n  assign DirectLookupTable_1[1865] = 16'sb0000101101100010;\n  assign DirectLookupTable_1[1866] = 16'sb0000101101100011;\n  assign DirectLookupTable_1[1867] = 16'sb0000101101100101;\n  assign DirectLookupTable_1[1868] = 16'sb0000101101100111;\n  assign DirectLookupTable_1[1869] = 16'sb0000101101101000;\n  assign DirectLookupTable_1[1870] = 16'sb0000101101101010;\n  assign DirectLookupTable_1[1871] = 16'sb0000101101101011;\n  assign DirectLookupTable_1[1872] = 16'sb0000101101101101;\n  assign DirectLookupTable_1[1873] = 16'sb0000101101101110;\n  assign DirectLookupTable_1[1874] = 16'sb0000101101110000;\n  assign DirectLookupTable_1[1875] = 16'sb0000101101110001;\n  assign DirectLookupTable_1[1876] = 16'sb0000101101110011;\n  assign DirectLookupTable_1[1877] = 16'sb0000101101110100;\n  assign DirectLookupTable_1[1878] = 16'sb0000101101110110;\n  assign DirectLookupTable_1[1879] = 16'sb0000101101111000;\n  assign DirectLookupTable_1[1880] = 16'sb0000101101111001;\n  assign DirectLookupTable_1[1881] = 16'sb0000101101111011;\n  assign DirectLookupTable_1[1882] = 16'sb0000101101111100;\n  assign DirectLookupTable_1[1883] = 16'sb0000101101111110;\n  assign DirectLookupTable_1[1884] = 16'sb0000101101111111;\n  assign DirectLookupTable_1[1885] = 16'sb0000101110000001;\n  assign DirectLookupTable_1[1886] = 16'sb0000101110000010;\n  assign DirectLookupTable_1[1887] = 16'sb0000101110000100;\n  assign DirectLookupTable_1[1888] = 16'sb0000101110000101;\n  assign DirectLookupTable_1[1889] = 16'sb0000101110000111;\n  assign DirectLookupTable_1[1890] = 16'sb0000101110001001;\n  assign DirectLookupTable_1[1891] = 16'sb0000101110001010;\n  assign DirectLookupTable_1[1892] = 16'sb0000101110001100;\n  assign DirectLookupTable_1[1893] = 16'sb0000101110001101;\n  assign DirectLookupTable_1[1894] = 16'sb0000101110001111;\n  assign DirectLookupTable_1[1895] = 16'sb0000101110010000;\n  assign DirectLookupTable_1[1896] = 16'sb0000101110010010;\n  assign DirectLookupTable_1[1897] = 16'sb0000101110010011;\n  assign DirectLookupTable_1[1898] = 16'sb0000101110010101;\n  assign DirectLookupTable_1[1899] = 16'sb0000101110010110;\n  assign DirectLookupTable_1[1900] = 16'sb0000101110011000;\n  assign DirectLookupTable_1[1901] = 16'sb0000101110011010;\n  assign DirectLookupTable_1[1902] = 16'sb0000101110011011;\n  assign DirectLookupTable_1[1903] = 16'sb0000101110011101;\n  assign DirectLookupTable_1[1904] = 16'sb0000101110011110;\n  assign DirectLookupTable_1[1905] = 16'sb0000101110100000;\n  assign DirectLookupTable_1[1906] = 16'sb0000101110100001;\n  assign DirectLookupTable_1[1907] = 16'sb0000101110100011;\n  assign DirectLookupTable_1[1908] = 16'sb0000101110100100;\n  assign DirectLookupTable_1[1909] = 16'sb0000101110100110;\n  assign DirectLookupTable_1[1910] = 16'sb0000101110100111;\n  assign DirectLookupTable_1[1911] = 16'sb0000101110101001;\n  assign DirectLookupTable_1[1912] = 16'sb0000101110101011;\n  assign DirectLookupTable_1[1913] = 16'sb0000101110101100;\n  assign DirectLookupTable_1[1914] = 16'sb0000101110101110;\n  assign DirectLookupTable_1[1915] = 16'sb0000101110101111;\n  assign DirectLookupTable_1[1916] = 16'sb0000101110110001;\n  assign DirectLookupTable_1[1917] = 16'sb0000101110110010;\n  assign DirectLookupTable_1[1918] = 16'sb0000101110110100;\n  assign DirectLookupTable_1[1919] = 16'sb0000101110110101;\n  assign DirectLookupTable_1[1920] = 16'sb0000101110110111;\n  assign DirectLookupTable_1[1921] = 16'sb0000101110111000;\n  assign DirectLookupTable_1[1922] = 16'sb0000101110111010;\n  assign DirectLookupTable_1[1923] = 16'sb0000101110111100;\n  assign DirectLookupTable_1[1924] = 16'sb0000101110111101;\n  assign DirectLookupTable_1[1925] = 16'sb0000101110111111;\n  assign DirectLookupTable_1[1926] = 16'sb0000101111000000;\n  assign DirectLookupTable_1[1927] = 16'sb0000101111000010;\n  assign DirectLookupTable_1[1928] = 16'sb0000101111000011;\n  assign DirectLookupTable_1[1929] = 16'sb0000101111000101;\n  assign DirectLookupTable_1[1930] = 16'sb0000101111000110;\n  assign DirectLookupTable_1[1931] = 16'sb0000101111001000;\n  assign DirectLookupTable_1[1932] = 16'sb0000101111001001;\n  assign DirectLookupTable_1[1933] = 16'sb0000101111001011;\n  assign DirectLookupTable_1[1934] = 16'sb0000101111001101;\n  assign DirectLookupTable_1[1935] = 16'sb0000101111001110;\n  assign DirectLookupTable_1[1936] = 16'sb0000101111010000;\n  assign DirectLookupTable_1[1937] = 16'sb0000101111010001;\n  assign DirectLookupTable_1[1938] = 16'sb0000101111010011;\n  assign DirectLookupTable_1[1939] = 16'sb0000101111010100;\n  assign DirectLookupTable_1[1940] = 16'sb0000101111010110;\n  assign DirectLookupTable_1[1941] = 16'sb0000101111010111;\n  assign DirectLookupTable_1[1942] = 16'sb0000101111011001;\n  assign DirectLookupTable_1[1943] = 16'sb0000101111011010;\n  assign DirectLookupTable_1[1944] = 16'sb0000101111011100;\n  assign DirectLookupTable_1[1945] = 16'sb0000101111011110;\n  assign DirectLookupTable_1[1946] = 16'sb0000101111011111;\n  assign DirectLookupTable_1[1947] = 16'sb0000101111100001;\n  assign DirectLookupTable_1[1948] = 16'sb0000101111100010;\n  assign DirectLookupTable_1[1949] = 16'sb0000101111100100;\n  assign DirectLookupTable_1[1950] = 16'sb0000101111100101;\n  assign DirectLookupTable_1[1951] = 16'sb0000101111100111;\n  assign DirectLookupTable_1[1952] = 16'sb0000101111101000;\n  assign DirectLookupTable_1[1953] = 16'sb0000101111101010;\n  assign DirectLookupTable_1[1954] = 16'sb0000101111101011;\n  assign DirectLookupTable_1[1955] = 16'sb0000101111101101;\n  assign DirectLookupTable_1[1956] = 16'sb0000101111101111;\n  assign DirectLookupTable_1[1957] = 16'sb0000101111110000;\n  assign DirectLookupTable_1[1958] = 16'sb0000101111110010;\n  assign DirectLookupTable_1[1959] = 16'sb0000101111110011;\n  assign DirectLookupTable_1[1960] = 16'sb0000101111110101;\n  assign DirectLookupTable_1[1961] = 16'sb0000101111110110;\n  assign DirectLookupTable_1[1962] = 16'sb0000101111111000;\n  assign DirectLookupTable_1[1963] = 16'sb0000101111111001;\n  assign DirectLookupTable_1[1964] = 16'sb0000101111111011;\n  assign DirectLookupTable_1[1965] = 16'sb0000101111111100;\n  assign DirectLookupTable_1[1966] = 16'sb0000101111111110;\n  assign DirectLookupTable_1[1967] = 16'sb0000101111111111;\n  assign DirectLookupTable_1[1968] = 16'sb0000110000000001;\n  assign DirectLookupTable_1[1969] = 16'sb0000110000000011;\n  assign DirectLookupTable_1[1970] = 16'sb0000110000000100;\n  assign DirectLookupTable_1[1971] = 16'sb0000110000000110;\n  assign DirectLookupTable_1[1972] = 16'sb0000110000000111;\n  assign DirectLookupTable_1[1973] = 16'sb0000110000001001;\n  assign DirectLookupTable_1[1974] = 16'sb0000110000001010;\n  assign DirectLookupTable_1[1975] = 16'sb0000110000001100;\n  assign DirectLookupTable_1[1976] = 16'sb0000110000001101;\n  assign DirectLookupTable_1[1977] = 16'sb0000110000001111;\n  assign DirectLookupTable_1[1978] = 16'sb0000110000010000;\n  assign DirectLookupTable_1[1979] = 16'sb0000110000010010;\n  assign DirectLookupTable_1[1980] = 16'sb0000110000010100;\n  assign DirectLookupTable_1[1981] = 16'sb0000110000010101;\n  assign DirectLookupTable_1[1982] = 16'sb0000110000010111;\n  assign DirectLookupTable_1[1983] = 16'sb0000110000011000;\n  assign DirectLookupTable_1[1984] = 16'sb0000110000011010;\n  assign DirectLookupTable_1[1985] = 16'sb0000110000011011;\n  assign DirectLookupTable_1[1986] = 16'sb0000110000011101;\n  assign DirectLookupTable_1[1987] = 16'sb0000110000011110;\n  assign DirectLookupTable_1[1988] = 16'sb0000110000100000;\n  assign DirectLookupTable_1[1989] = 16'sb0000110000100001;\n  assign DirectLookupTable_1[1990] = 16'sb0000110000100011;\n  assign DirectLookupTable_1[1991] = 16'sb0000110000100100;\n  assign DirectLookupTable_1[1992] = 16'sb0000110000100110;\n  assign DirectLookupTable_1[1993] = 16'sb0000110000101000;\n  assign DirectLookupTable_1[1994] = 16'sb0000110000101001;\n  assign DirectLookupTable_1[1995] = 16'sb0000110000101011;\n  assign DirectLookupTable_1[1996] = 16'sb0000110000101100;\n  assign DirectLookupTable_1[1997] = 16'sb0000110000101110;\n  assign DirectLookupTable_1[1998] = 16'sb0000110000101111;\n  assign DirectLookupTable_1[1999] = 16'sb0000110000110001;\n  assign DirectLookupTable_1[2000] = 16'sb0000110000110010;\n  assign DirectLookupTable_1[2001] = 16'sb0000110000110100;\n  assign DirectLookupTable_1[2002] = 16'sb0000110000110101;\n  assign DirectLookupTable_1[2003] = 16'sb0000110000110111;\n  assign DirectLookupTable_1[2004] = 16'sb0000110000111001;\n  assign DirectLookupTable_1[2005] = 16'sb0000110000111010;\n  assign DirectLookupTable_1[2006] = 16'sb0000110000111100;\n  assign DirectLookupTable_1[2007] = 16'sb0000110000111101;\n  assign DirectLookupTable_1[2008] = 16'sb0000110000111111;\n  assign DirectLookupTable_1[2009] = 16'sb0000110001000000;\n  assign DirectLookupTable_1[2010] = 16'sb0000110001000010;\n  assign DirectLookupTable_1[2011] = 16'sb0000110001000011;\n  assign DirectLookupTable_1[2012] = 16'sb0000110001000101;\n  assign DirectLookupTable_1[2013] = 16'sb0000110001000110;\n  assign DirectLookupTable_1[2014] = 16'sb0000110001001000;\n  assign DirectLookupTable_1[2015] = 16'sb0000110001001010;\n  assign DirectLookupTable_1[2016] = 16'sb0000110001001011;\n  assign DirectLookupTable_1[2017] = 16'sb0000110001001101;\n  assign DirectLookupTable_1[2018] = 16'sb0000110001001110;\n  assign DirectLookupTable_1[2019] = 16'sb0000110001010000;\n  assign DirectLookupTable_1[2020] = 16'sb0000110001010001;\n  assign DirectLookupTable_1[2021] = 16'sb0000110001010011;\n  assign DirectLookupTable_1[2022] = 16'sb0000110001010100;\n  assign DirectLookupTable_1[2023] = 16'sb0000110001010110;\n  assign DirectLookupTable_1[2024] = 16'sb0000110001010111;\n  assign DirectLookupTable_1[2025] = 16'sb0000110001011001;\n  assign DirectLookupTable_1[2026] = 16'sb0000110001011010;\n  assign DirectLookupTable_1[2027] = 16'sb0000110001011100;\n  assign DirectLookupTable_1[2028] = 16'sb0000110001011110;\n  assign DirectLookupTable_1[2029] = 16'sb0000110001011111;\n  assign DirectLookupTable_1[2030] = 16'sb0000110001100001;\n  assign DirectLookupTable_1[2031] = 16'sb0000110001100010;\n  assign DirectLookupTable_1[2032] = 16'sb0000110001100100;\n  assign DirectLookupTable_1[2033] = 16'sb0000110001100101;\n  assign DirectLookupTable_1[2034] = 16'sb0000110001100111;\n  assign DirectLookupTable_1[2035] = 16'sb0000110001101000;\n  assign DirectLookupTable_1[2036] = 16'sb0000110001101010;\n  assign DirectLookupTable_1[2037] = 16'sb0000110001101011;\n  assign DirectLookupTable_1[2038] = 16'sb0000110001101101;\n  assign DirectLookupTable_1[2039] = 16'sb0000110001101110;\n  assign DirectLookupTable_1[2040] = 16'sb0000110001110000;\n  assign DirectLookupTable_1[2041] = 16'sb0000110001110010;\n  assign DirectLookupTable_1[2042] = 16'sb0000110001110011;\n  assign DirectLookupTable_1[2043] = 16'sb0000110001110101;\n  assign DirectLookupTable_1[2044] = 16'sb0000110001110110;\n  assign DirectLookupTable_1[2045] = 16'sb0000110001111000;\n  assign DirectLookupTable_1[2046] = 16'sb0000110001111001;\n  assign DirectLookupTable_1[2047] = 16'sb0000110001111011;\n  assign DirectLookupTable_1[2048] = 16'sb0000110001111100;\n  assign DirectLookupTable_1[2049] = 16'sb0000110001111110;\n  assign DirectLookupTable_1[2050] = 16'sb0000110001111111;\n  assign DirectLookupTable_1[2051] = 16'sb0000110010000001;\n  assign DirectLookupTable_1[2052] = 16'sb0000110010000011;\n  assign DirectLookupTable_1[2053] = 16'sb0000110010000100;\n  assign DirectLookupTable_1[2054] = 16'sb0000110010000110;\n  assign DirectLookupTable_1[2055] = 16'sb0000110010000111;\n  assign DirectLookupTable_1[2056] = 16'sb0000110010001001;\n  assign DirectLookupTable_1[2057] = 16'sb0000110010001010;\n  assign DirectLookupTable_1[2058] = 16'sb0000110010001100;\n  assign DirectLookupTable_1[2059] = 16'sb0000110010001101;\n  assign DirectLookupTable_1[2060] = 16'sb0000110010001111;\n  assign DirectLookupTable_1[2061] = 16'sb0000110010010000;\n  assign DirectLookupTable_1[2062] = 16'sb0000110010010010;\n  assign DirectLookupTable_1[2063] = 16'sb0000110010010011;\n  assign DirectLookupTable_1[2064] = 16'sb0000110010010101;\n  assign DirectLookupTable_1[2065] = 16'sb0000110010010111;\n  assign DirectLookupTable_1[2066] = 16'sb0000110010011000;\n  assign DirectLookupTable_1[2067] = 16'sb0000110010011010;\n  assign DirectLookupTable_1[2068] = 16'sb0000110010011011;\n  assign DirectLookupTable_1[2069] = 16'sb0000110010011101;\n  assign DirectLookupTable_1[2070] = 16'sb0000110010011110;\n  assign DirectLookupTable_1[2071] = 16'sb0000110010100000;\n  assign DirectLookupTable_1[2072] = 16'sb0000110010100001;\n  assign DirectLookupTable_1[2073] = 16'sb0000110010100011;\n  assign DirectLookupTable_1[2074] = 16'sb0000110010100100;\n  assign DirectLookupTable_1[2075] = 16'sb0000110010100110;\n  assign DirectLookupTable_1[2076] = 16'sb0000110010100111;\n  assign DirectLookupTable_1[2077] = 16'sb0000110010101001;\n  assign DirectLookupTable_1[2078] = 16'sb0000110010101011;\n  assign DirectLookupTable_1[2079] = 16'sb0000110010101100;\n  assign DirectLookupTable_1[2080] = 16'sb0000110010101110;\n  assign DirectLookupTable_1[2081] = 16'sb0000110010101111;\n  assign DirectLookupTable_1[2082] = 16'sb0000110010110001;\n  assign DirectLookupTable_1[2083] = 16'sb0000110010110010;\n  assign DirectLookupTable_1[2084] = 16'sb0000110010110100;\n  assign DirectLookupTable_1[2085] = 16'sb0000110010110101;\n  assign DirectLookupTable_1[2086] = 16'sb0000110010110111;\n  assign DirectLookupTable_1[2087] = 16'sb0000110010111000;\n  assign DirectLookupTable_1[2088] = 16'sb0000110010111010;\n  assign DirectLookupTable_1[2089] = 16'sb0000110010111100;\n  assign DirectLookupTable_1[2090] = 16'sb0000110010111101;\n  assign DirectLookupTable_1[2091] = 16'sb0000110010111111;\n  assign DirectLookupTable_1[2092] = 16'sb0000110011000000;\n  assign DirectLookupTable_1[2093] = 16'sb0000110011000010;\n  assign DirectLookupTable_1[2094] = 16'sb0000110011000011;\n  assign DirectLookupTable_1[2095] = 16'sb0000110011000101;\n  assign DirectLookupTable_1[2096] = 16'sb0000110011000110;\n  assign DirectLookupTable_1[2097] = 16'sb0000110011001000;\n  assign DirectLookupTable_1[2098] = 16'sb0000110011001001;\n  assign DirectLookupTable_1[2099] = 16'sb0000110011001011;\n  assign DirectLookupTable_1[2100] = 16'sb0000110011001100;\n  assign DirectLookupTable_1[2101] = 16'sb0000110011001110;\n  assign DirectLookupTable_1[2102] = 16'sb0000110011010000;\n  assign DirectLookupTable_1[2103] = 16'sb0000110011010001;\n  assign DirectLookupTable_1[2104] = 16'sb0000110011010011;\n  assign DirectLookupTable_1[2105] = 16'sb0000110011010100;\n  assign DirectLookupTable_1[2106] = 16'sb0000110011010110;\n  assign DirectLookupTable_1[2107] = 16'sb0000110011010111;\n  assign DirectLookupTable_1[2108] = 16'sb0000110011011001;\n  assign DirectLookupTable_1[2109] = 16'sb0000110011011010;\n  assign DirectLookupTable_1[2110] = 16'sb0000110011011100;\n  assign DirectLookupTable_1[2111] = 16'sb0000110011011101;\n  assign DirectLookupTable_1[2112] = 16'sb0000110011011111;\n  assign DirectLookupTable_1[2113] = 16'sb0000110011100000;\n  assign DirectLookupTable_1[2114] = 16'sb0000110011100010;\n  assign DirectLookupTable_1[2115] = 16'sb0000110011100100;\n  assign DirectLookupTable_1[2116] = 16'sb0000110011100101;\n  assign DirectLookupTable_1[2117] = 16'sb0000110011100111;\n  assign DirectLookupTable_1[2118] = 16'sb0000110011101000;\n  assign DirectLookupTable_1[2119] = 16'sb0000110011101010;\n  assign DirectLookupTable_1[2120] = 16'sb0000110011101011;\n  assign DirectLookupTable_1[2121] = 16'sb0000110011101101;\n  assign DirectLookupTable_1[2122] = 16'sb0000110011101110;\n  assign DirectLookupTable_1[2123] = 16'sb0000110011110000;\n  assign DirectLookupTable_1[2124] = 16'sb0000110011110001;\n  assign DirectLookupTable_1[2125] = 16'sb0000110011110011;\n  assign DirectLookupTable_1[2126] = 16'sb0000110011110100;\n  assign DirectLookupTable_1[2127] = 16'sb0000110011110110;\n  assign DirectLookupTable_1[2128] = 16'sb0000110011111000;\n  assign DirectLookupTable_1[2129] = 16'sb0000110011111001;\n  assign DirectLookupTable_1[2130] = 16'sb0000110011111011;\n  assign DirectLookupTable_1[2131] = 16'sb0000110011111100;\n  assign DirectLookupTable_1[2132] = 16'sb0000110011111110;\n  assign DirectLookupTable_1[2133] = 16'sb0000110011111111;\n  assign DirectLookupTable_1[2134] = 16'sb0000110100000001;\n  assign DirectLookupTable_1[2135] = 16'sb0000110100000010;\n  assign DirectLookupTable_1[2136] = 16'sb0000110100000100;\n  assign DirectLookupTable_1[2137] = 16'sb0000110100000101;\n  assign DirectLookupTable_1[2138] = 16'sb0000110100000111;\n  assign DirectLookupTable_1[2139] = 16'sb0000110100001000;\n  assign DirectLookupTable_1[2140] = 16'sb0000110100001010;\n  assign DirectLookupTable_1[2141] = 16'sb0000110100001100;\n  assign DirectLookupTable_1[2142] = 16'sb0000110100001101;\n  assign DirectLookupTable_1[2143] = 16'sb0000110100001111;\n  assign DirectLookupTable_1[2144] = 16'sb0000110100010000;\n  assign DirectLookupTable_1[2145] = 16'sb0000110100010010;\n  assign DirectLookupTable_1[2146] = 16'sb0000110100010011;\n  assign DirectLookupTable_1[2147] = 16'sb0000110100010101;\n  assign DirectLookupTable_1[2148] = 16'sb0000110100010110;\n  assign DirectLookupTable_1[2149] = 16'sb0000110100011000;\n  assign DirectLookupTable_1[2150] = 16'sb0000110100011001;\n  assign DirectLookupTable_1[2151] = 16'sb0000110100011011;\n  assign DirectLookupTable_1[2152] = 16'sb0000110100011100;\n  assign DirectLookupTable_1[2153] = 16'sb0000110100011110;\n  assign DirectLookupTable_1[2154] = 16'sb0000110100011111;\n  assign DirectLookupTable_1[2155] = 16'sb0000110100100001;\n  assign DirectLookupTable_1[2156] = 16'sb0000110100100011;\n  assign DirectLookupTable_1[2157] = 16'sb0000110100100100;\n  assign DirectLookupTable_1[2158] = 16'sb0000110100100110;\n  assign DirectLookupTable_1[2159] = 16'sb0000110100100111;\n  assign DirectLookupTable_1[2160] = 16'sb0000110100101001;\n  assign DirectLookupTable_1[2161] = 16'sb0000110100101010;\n  assign DirectLookupTable_1[2162] = 16'sb0000110100101100;\n  assign DirectLookupTable_1[2163] = 16'sb0000110100101101;\n  assign DirectLookupTable_1[2164] = 16'sb0000110100101111;\n  assign DirectLookupTable_1[2165] = 16'sb0000110100110000;\n  assign DirectLookupTable_1[2166] = 16'sb0000110100110010;\n  assign DirectLookupTable_1[2167] = 16'sb0000110100110011;\n  assign DirectLookupTable_1[2168] = 16'sb0000110100110101;\n  assign DirectLookupTable_1[2169] = 16'sb0000110100110111;\n  assign DirectLookupTable_1[2170] = 16'sb0000110100111000;\n  assign DirectLookupTable_1[2171] = 16'sb0000110100111010;\n  assign DirectLookupTable_1[2172] = 16'sb0000110100111011;\n  assign DirectLookupTable_1[2173] = 16'sb0000110100111101;\n  assign DirectLookupTable_1[2174] = 16'sb0000110100111110;\n  assign DirectLookupTable_1[2175] = 16'sb0000110101000000;\n  assign DirectLookupTable_1[2176] = 16'sb0000110101000001;\n  assign DirectLookupTable_1[2177] = 16'sb0000110101000011;\n  assign DirectLookupTable_1[2178] = 16'sb0000110101000100;\n  assign DirectLookupTable_1[2179] = 16'sb0000110101000110;\n  assign DirectLookupTable_1[2180] = 16'sb0000110101000111;\n  assign DirectLookupTable_1[2181] = 16'sb0000110101001001;\n  assign DirectLookupTable_1[2182] = 16'sb0000110101001011;\n  assign DirectLookupTable_1[2183] = 16'sb0000110101001100;\n  assign DirectLookupTable_1[2184] = 16'sb0000110101001110;\n  assign DirectLookupTable_1[2185] = 16'sb0000110101001111;\n  assign DirectLookupTable_1[2186] = 16'sb0000110101010001;\n  assign DirectLookupTable_1[2187] = 16'sb0000110101010010;\n  assign DirectLookupTable_1[2188] = 16'sb0000110101010100;\n  assign DirectLookupTable_1[2189] = 16'sb0000110101010101;\n  assign DirectLookupTable_1[2190] = 16'sb0000110101010111;\n  assign DirectLookupTable_1[2191] = 16'sb0000110101011000;\n  assign DirectLookupTable_1[2192] = 16'sb0000110101011010;\n  assign DirectLookupTable_1[2193] = 16'sb0000110101011011;\n  assign DirectLookupTable_1[2194] = 16'sb0000110101011101;\n  assign DirectLookupTable_1[2195] = 16'sb0000110101011111;\n  assign DirectLookupTable_1[2196] = 16'sb0000110101100000;\n  assign DirectLookupTable_1[2197] = 16'sb0000110101100010;\n  assign DirectLookupTable_1[2198] = 16'sb0000110101100011;\n  assign DirectLookupTable_1[2199] = 16'sb0000110101100101;\n  assign DirectLookupTable_1[2200] = 16'sb0000110101100110;\n  assign DirectLookupTable_1[2201] = 16'sb0000110101101000;\n  assign DirectLookupTable_1[2202] = 16'sb0000110101101001;\n  assign DirectLookupTable_1[2203] = 16'sb0000110101101011;\n  assign DirectLookupTable_1[2204] = 16'sb0000110101101100;\n  assign DirectLookupTable_1[2205] = 16'sb0000110101101110;\n  assign DirectLookupTable_1[2206] = 16'sb0000110101101111;\n  assign DirectLookupTable_1[2207] = 16'sb0000110101110001;\n  assign DirectLookupTable_1[2208] = 16'sb0000110101110010;\n  assign DirectLookupTable_1[2209] = 16'sb0000110101110100;\n  assign DirectLookupTable_1[2210] = 16'sb0000110101110110;\n  assign DirectLookupTable_1[2211] = 16'sb0000110101110111;\n  assign DirectLookupTable_1[2212] = 16'sb0000110101111001;\n  assign DirectLookupTable_1[2213] = 16'sb0000110101111010;\n  assign DirectLookupTable_1[2214] = 16'sb0000110101111100;\n  assign DirectLookupTable_1[2215] = 16'sb0000110101111101;\n  assign DirectLookupTable_1[2216] = 16'sb0000110101111111;\n  assign DirectLookupTable_1[2217] = 16'sb0000110110000000;\n  assign DirectLookupTable_1[2218] = 16'sb0000110110000010;\n  assign DirectLookupTable_1[2219] = 16'sb0000110110000011;\n  assign DirectLookupTable_1[2220] = 16'sb0000110110000101;\n  assign DirectLookupTable_1[2221] = 16'sb0000110110000110;\n  assign DirectLookupTable_1[2222] = 16'sb0000110110001000;\n  assign DirectLookupTable_1[2223] = 16'sb0000110110001010;\n  assign DirectLookupTable_1[2224] = 16'sb0000110110001011;\n  assign DirectLookupTable_1[2225] = 16'sb0000110110001101;\n  assign DirectLookupTable_1[2226] = 16'sb0000110110001110;\n  assign DirectLookupTable_1[2227] = 16'sb0000110110010000;\n  assign DirectLookupTable_1[2228] = 16'sb0000110110010001;\n  assign DirectLookupTable_1[2229] = 16'sb0000110110010011;\n  assign DirectLookupTable_1[2230] = 16'sb0000110110010100;\n  assign DirectLookupTable_1[2231] = 16'sb0000110110010110;\n  assign DirectLookupTable_1[2232] = 16'sb0000110110010111;\n  assign DirectLookupTable_1[2233] = 16'sb0000110110011001;\n  assign DirectLookupTable_1[2234] = 16'sb0000110110011010;\n  assign DirectLookupTable_1[2235] = 16'sb0000110110011100;\n  assign DirectLookupTable_1[2236] = 16'sb0000110110011101;\n  assign DirectLookupTable_1[2237] = 16'sb0000110110011111;\n  assign DirectLookupTable_1[2238] = 16'sb0000110110100001;\n  assign DirectLookupTable_1[2239] = 16'sb0000110110100010;\n  assign DirectLookupTable_1[2240] = 16'sb0000110110100100;\n  assign DirectLookupTable_1[2241] = 16'sb0000110110100101;\n  assign DirectLookupTable_1[2242] = 16'sb0000110110100111;\n  assign DirectLookupTable_1[2243] = 16'sb0000110110101000;\n  assign DirectLookupTable_1[2244] = 16'sb0000110110101010;\n  assign DirectLookupTable_1[2245] = 16'sb0000110110101011;\n  assign DirectLookupTable_1[2246] = 16'sb0000110110101101;\n  assign DirectLookupTable_1[2247] = 16'sb0000110110101110;\n  assign DirectLookupTable_1[2248] = 16'sb0000110110110000;\n  assign DirectLookupTable_1[2249] = 16'sb0000110110110001;\n  assign DirectLookupTable_1[2250] = 16'sb0000110110110011;\n  assign DirectLookupTable_1[2251] = 16'sb0000110110110100;\n  assign DirectLookupTable_1[2252] = 16'sb0000110110110110;\n  assign DirectLookupTable_1[2253] = 16'sb0000110110111000;\n  assign DirectLookupTable_1[2254] = 16'sb0000110110111001;\n  assign DirectLookupTable_1[2255] = 16'sb0000110110111011;\n  assign DirectLookupTable_1[2256] = 16'sb0000110110111100;\n  assign DirectLookupTable_1[2257] = 16'sb0000110110111110;\n  assign DirectLookupTable_1[2258] = 16'sb0000110110111111;\n  assign DirectLookupTable_1[2259] = 16'sb0000110111000001;\n  assign DirectLookupTable_1[2260] = 16'sb0000110111000010;\n  assign DirectLookupTable_1[2261] = 16'sb0000110111000100;\n  assign DirectLookupTable_1[2262] = 16'sb0000110111000101;\n  assign DirectLookupTable_1[2263] = 16'sb0000110111000111;\n  assign DirectLookupTable_1[2264] = 16'sb0000110111001000;\n  assign DirectLookupTable_1[2265] = 16'sb0000110111001010;\n  assign DirectLookupTable_1[2266] = 16'sb0000110111001011;\n  assign DirectLookupTable_1[2267] = 16'sb0000110111001101;\n  assign DirectLookupTable_1[2268] = 16'sb0000110111001111;\n  assign DirectLookupTable_1[2269] = 16'sb0000110111010000;\n  assign DirectLookupTable_1[2270] = 16'sb0000110111010010;\n  assign DirectLookupTable_1[2271] = 16'sb0000110111010011;\n  assign DirectLookupTable_1[2272] = 16'sb0000110111010101;\n  assign DirectLookupTable_1[2273] = 16'sb0000110111010110;\n  assign DirectLookupTable_1[2274] = 16'sb0000110111011000;\n  assign DirectLookupTable_1[2275] = 16'sb0000110111011001;\n  assign DirectLookupTable_1[2276] = 16'sb0000110111011011;\n  assign DirectLookupTable_1[2277] = 16'sb0000110111011100;\n  assign DirectLookupTable_1[2278] = 16'sb0000110111011110;\n  assign DirectLookupTable_1[2279] = 16'sb0000110111011111;\n  assign DirectLookupTable_1[2280] = 16'sb0000110111100001;\n  assign DirectLookupTable_1[2281] = 16'sb0000110111100010;\n  assign DirectLookupTable_1[2282] = 16'sb0000110111100100;\n  assign DirectLookupTable_1[2283] = 16'sb0000110111100110;\n  assign DirectLookupTable_1[2284] = 16'sb0000110111100111;\n  assign DirectLookupTable_1[2285] = 16'sb0000110111101001;\n  assign DirectLookupTable_1[2286] = 16'sb0000110111101010;\n  assign DirectLookupTable_1[2287] = 16'sb0000110111101100;\n  assign DirectLookupTable_1[2288] = 16'sb0000110111101101;\n  assign DirectLookupTable_1[2289] = 16'sb0000110111101111;\n  assign DirectLookupTable_1[2290] = 16'sb0000110111110000;\n  assign DirectLookupTable_1[2291] = 16'sb0000110111110010;\n  assign DirectLookupTable_1[2292] = 16'sb0000110111110011;\n  assign DirectLookupTable_1[2293] = 16'sb0000110111110101;\n  assign DirectLookupTable_1[2294] = 16'sb0000110111110110;\n  assign DirectLookupTable_1[2295] = 16'sb0000110111111000;\n  assign DirectLookupTable_1[2296] = 16'sb0000110111111001;\n  assign DirectLookupTable_1[2297] = 16'sb0000110111111011;\n  assign DirectLookupTable_1[2298] = 16'sb0000110111111101;\n  assign DirectLookupTable_1[2299] = 16'sb0000110111111110;\n  assign DirectLookupTable_1[2300] = 16'sb0000111000000000;\n  assign DirectLookupTable_1[2301] = 16'sb0000111000000001;\n  assign DirectLookupTable_1[2302] = 16'sb0000111000000011;\n  assign DirectLookupTable_1[2303] = 16'sb0000111000000100;\n  assign DirectLookupTable_1[2304] = 16'sb0000111000000110;\n  assign DirectLookupTable_1[2305] = 16'sb0000111000000111;\n  assign DirectLookupTable_1[2306] = 16'sb0000111000001001;\n  assign DirectLookupTable_1[2307] = 16'sb0000111000001010;\n  assign DirectLookupTable_1[2308] = 16'sb0000111000001100;\n  assign DirectLookupTable_1[2309] = 16'sb0000111000001101;\n  assign DirectLookupTable_1[2310] = 16'sb0000111000001111;\n  assign DirectLookupTable_1[2311] = 16'sb0000111000010000;\n  assign DirectLookupTable_1[2312] = 16'sb0000111000010010;\n  assign DirectLookupTable_1[2313] = 16'sb0000111000010100;\n  assign DirectLookupTable_1[2314] = 16'sb0000111000010101;\n  assign DirectLookupTable_1[2315] = 16'sb0000111000010111;\n  assign DirectLookupTable_1[2316] = 16'sb0000111000011000;\n  assign DirectLookupTable_1[2317] = 16'sb0000111000011010;\n  assign DirectLookupTable_1[2318] = 16'sb0000111000011011;\n  assign DirectLookupTable_1[2319] = 16'sb0000111000011101;\n  assign DirectLookupTable_1[2320] = 16'sb0000111000011110;\n  assign DirectLookupTable_1[2321] = 16'sb0000111000100000;\n  assign DirectLookupTable_1[2322] = 16'sb0000111000100001;\n  assign DirectLookupTable_1[2323] = 16'sb0000111000100011;\n  assign DirectLookupTable_1[2324] = 16'sb0000111000100100;\n  assign DirectLookupTable_1[2325] = 16'sb0000111000100110;\n  assign DirectLookupTable_1[2326] = 16'sb0000111000100111;\n  assign DirectLookupTable_1[2327] = 16'sb0000111000101001;\n  assign DirectLookupTable_1[2328] = 16'sb0000111000101011;\n  assign DirectLookupTable_1[2329] = 16'sb0000111000101100;\n  assign DirectLookupTable_1[2330] = 16'sb0000111000101110;\n  assign DirectLookupTable_1[2331] = 16'sb0000111000101111;\n  assign DirectLookupTable_1[2332] = 16'sb0000111000110001;\n  assign DirectLookupTable_1[2333] = 16'sb0000111000110010;\n  assign DirectLookupTable_1[2334] = 16'sb0000111000110100;\n  assign DirectLookupTable_1[2335] = 16'sb0000111000110101;\n  assign DirectLookupTable_1[2336] = 16'sb0000111000110111;\n  assign DirectLookupTable_1[2337] = 16'sb0000111000111000;\n  assign DirectLookupTable_1[2338] = 16'sb0000111000111010;\n  assign DirectLookupTable_1[2339] = 16'sb0000111000111011;\n  assign DirectLookupTable_1[2340] = 16'sb0000111000111101;\n  assign DirectLookupTable_1[2341] = 16'sb0000111000111110;\n  assign DirectLookupTable_1[2342] = 16'sb0000111001000000;\n  assign DirectLookupTable_1[2343] = 16'sb0000111001000010;\n  assign DirectLookupTable_1[2344] = 16'sb0000111001000011;\n  assign DirectLookupTable_1[2345] = 16'sb0000111001000101;\n  assign DirectLookupTable_1[2346] = 16'sb0000111001000110;\n  assign DirectLookupTable_1[2347] = 16'sb0000111001001000;\n  assign DirectLookupTable_1[2348] = 16'sb0000111001001001;\n  assign DirectLookupTable_1[2349] = 16'sb0000111001001011;\n  assign DirectLookupTable_1[2350] = 16'sb0000111001001100;\n  assign DirectLookupTable_1[2351] = 16'sb0000111001001110;\n  assign DirectLookupTable_1[2352] = 16'sb0000111001001111;\n  assign DirectLookupTable_1[2353] = 16'sb0000111001010001;\n  assign DirectLookupTable_1[2354] = 16'sb0000111001010010;\n  assign DirectLookupTable_1[2355] = 16'sb0000111001010100;\n  assign DirectLookupTable_1[2356] = 16'sb0000111001010101;\n  assign DirectLookupTable_1[2357] = 16'sb0000111001010111;\n  assign DirectLookupTable_1[2358] = 16'sb0000111001011000;\n  assign DirectLookupTable_1[2359] = 16'sb0000111001011010;\n  assign DirectLookupTable_1[2360] = 16'sb0000111001011100;\n  assign DirectLookupTable_1[2361] = 16'sb0000111001011101;\n  assign DirectLookupTable_1[2362] = 16'sb0000111001011111;\n  assign DirectLookupTable_1[2363] = 16'sb0000111001100000;\n  assign DirectLookupTable_1[2364] = 16'sb0000111001100010;\n  assign DirectLookupTable_1[2365] = 16'sb0000111001100011;\n  assign DirectLookupTable_1[2366] = 16'sb0000111001100101;\n  assign DirectLookupTable_1[2367] = 16'sb0000111001100110;\n  assign DirectLookupTable_1[2368] = 16'sb0000111001101000;\n  assign DirectLookupTable_1[2369] = 16'sb0000111001101001;\n  assign DirectLookupTable_1[2370] = 16'sb0000111001101011;\n  assign DirectLookupTable_1[2371] = 16'sb0000111001101100;\n  assign DirectLookupTable_1[2372] = 16'sb0000111001101110;\n  assign DirectLookupTable_1[2373] = 16'sb0000111001101111;\n  assign DirectLookupTable_1[2374] = 16'sb0000111001110001;\n  assign DirectLookupTable_1[2375] = 16'sb0000111001110010;\n  assign DirectLookupTable_1[2376] = 16'sb0000111001110100;\n  assign DirectLookupTable_1[2377] = 16'sb0000111001110110;\n  assign DirectLookupTable_1[2378] = 16'sb0000111001110111;\n  assign DirectLookupTable_1[2379] = 16'sb0000111001111001;\n  assign DirectLookupTable_1[2380] = 16'sb0000111001111010;\n  assign DirectLookupTable_1[2381] = 16'sb0000111001111100;\n  assign DirectLookupTable_1[2382] = 16'sb0000111001111101;\n  assign DirectLookupTable_1[2383] = 16'sb0000111001111111;\n  assign DirectLookupTable_1[2384] = 16'sb0000111010000000;\n  assign DirectLookupTable_1[2385] = 16'sb0000111010000010;\n  assign DirectLookupTable_1[2386] = 16'sb0000111010000011;\n  assign DirectLookupTable_1[2387] = 16'sb0000111010000101;\n  assign DirectLookupTable_1[2388] = 16'sb0000111010000110;\n  assign DirectLookupTable_1[2389] = 16'sb0000111010001000;\n  assign DirectLookupTable_1[2390] = 16'sb0000111010001001;\n  assign DirectLookupTable_1[2391] = 16'sb0000111010001011;\n  assign DirectLookupTable_1[2392] = 16'sb0000111010001100;\n  assign DirectLookupTable_1[2393] = 16'sb0000111010001110;\n  assign DirectLookupTable_1[2394] = 16'sb0000111010010000;\n  assign DirectLookupTable_1[2395] = 16'sb0000111010010001;\n  assign DirectLookupTable_1[2396] = 16'sb0000111010010011;\n  assign DirectLookupTable_1[2397] = 16'sb0000111010010100;\n  assign DirectLookupTable_1[2398] = 16'sb0000111010010110;\n  assign DirectLookupTable_1[2399] = 16'sb0000111010010111;\n  assign DirectLookupTable_1[2400] = 16'sb0000111010011001;\n  assign DirectLookupTable_1[2401] = 16'sb0000111010011010;\n  assign DirectLookupTable_1[2402] = 16'sb0000111010011100;\n  assign DirectLookupTable_1[2403] = 16'sb0000111010011101;\n  assign DirectLookupTable_1[2404] = 16'sb0000111010011111;\n  assign DirectLookupTable_1[2405] = 16'sb0000111010100000;\n  assign DirectLookupTable_1[2406] = 16'sb0000111010100010;\n  assign DirectLookupTable_1[2407] = 16'sb0000111010100011;\n  assign DirectLookupTable_1[2408] = 16'sb0000111010100101;\n  assign DirectLookupTable_1[2409] = 16'sb0000111010100110;\n  assign DirectLookupTable_1[2410] = 16'sb0000111010101000;\n  assign DirectLookupTable_1[2411] = 16'sb0000111010101010;\n  assign DirectLookupTable_1[2412] = 16'sb0000111010101011;\n  assign DirectLookupTable_1[2413] = 16'sb0000111010101101;\n  assign DirectLookupTable_1[2414] = 16'sb0000111010101110;\n  assign DirectLookupTable_1[2415] = 16'sb0000111010110000;\n  assign DirectLookupTable_1[2416] = 16'sb0000111010110001;\n  assign DirectLookupTable_1[2417] = 16'sb0000111010110011;\n  assign DirectLookupTable_1[2418] = 16'sb0000111010110100;\n  assign DirectLookupTable_1[2419] = 16'sb0000111010110110;\n  assign DirectLookupTable_1[2420] = 16'sb0000111010110111;\n  assign DirectLookupTable_1[2421] = 16'sb0000111010111001;\n  assign DirectLookupTable_1[2422] = 16'sb0000111010111010;\n  assign DirectLookupTable_1[2423] = 16'sb0000111010111100;\n  assign DirectLookupTable_1[2424] = 16'sb0000111010111101;\n  assign DirectLookupTable_1[2425] = 16'sb0000111010111111;\n  assign DirectLookupTable_1[2426] = 16'sb0000111011000000;\n  assign DirectLookupTable_1[2427] = 16'sb0000111011000010;\n  assign DirectLookupTable_1[2428] = 16'sb0000111011000100;\n  assign DirectLookupTable_1[2429] = 16'sb0000111011000101;\n  assign DirectLookupTable_1[2430] = 16'sb0000111011000111;\n  assign DirectLookupTable_1[2431] = 16'sb0000111011001000;\n  assign DirectLookupTable_1[2432] = 16'sb0000111011001010;\n  assign DirectLookupTable_1[2433] = 16'sb0000111011001011;\n  assign DirectLookupTable_1[2434] = 16'sb0000111011001101;\n  assign DirectLookupTable_1[2435] = 16'sb0000111011001110;\n  assign DirectLookupTable_1[2436] = 16'sb0000111011010000;\n  assign DirectLookupTable_1[2437] = 16'sb0000111011010001;\n  assign DirectLookupTable_1[2438] = 16'sb0000111011010011;\n  assign DirectLookupTable_1[2439] = 16'sb0000111011010100;\n  assign DirectLookupTable_1[2440] = 16'sb0000111011010110;\n  assign DirectLookupTable_1[2441] = 16'sb0000111011010111;\n  assign DirectLookupTable_1[2442] = 16'sb0000111011011001;\n  assign DirectLookupTable_1[2443] = 16'sb0000111011011010;\n  assign DirectLookupTable_1[2444] = 16'sb0000111011011100;\n  assign DirectLookupTable_1[2445] = 16'sb0000111011011110;\n  assign DirectLookupTable_1[2446] = 16'sb0000111011011111;\n  assign DirectLookupTable_1[2447] = 16'sb0000111011100001;\n  assign DirectLookupTable_1[2448] = 16'sb0000111011100010;\n  assign DirectLookupTable_1[2449] = 16'sb0000111011100100;\n  assign DirectLookupTable_1[2450] = 16'sb0000111011100101;\n  assign DirectLookupTable_1[2451] = 16'sb0000111011100111;\n  assign DirectLookupTable_1[2452] = 16'sb0000111011101000;\n  assign DirectLookupTable_1[2453] = 16'sb0000111011101010;\n  assign DirectLookupTable_1[2454] = 16'sb0000111011101011;\n  assign DirectLookupTable_1[2455] = 16'sb0000111011101101;\n  assign DirectLookupTable_1[2456] = 16'sb0000111011101110;\n  assign DirectLookupTable_1[2457] = 16'sb0000111011110000;\n  assign DirectLookupTable_1[2458] = 16'sb0000111011110001;\n  assign DirectLookupTable_1[2459] = 16'sb0000111011110011;\n  assign DirectLookupTable_1[2460] = 16'sb0000111011110100;\n  assign DirectLookupTable_1[2461] = 16'sb0000111011110110;\n  assign DirectLookupTable_1[2462] = 16'sb0000111011110111;\n  assign DirectLookupTable_1[2463] = 16'sb0000111011111001;\n  assign DirectLookupTable_1[2464] = 16'sb0000111011111011;\n  assign DirectLookupTable_1[2465] = 16'sb0000111011111100;\n  assign DirectLookupTable_1[2466] = 16'sb0000111011111110;\n  assign DirectLookupTable_1[2467] = 16'sb0000111011111111;\n  assign DirectLookupTable_1[2468] = 16'sb0000111100000001;\n  assign DirectLookupTable_1[2469] = 16'sb0000111100000010;\n  assign DirectLookupTable_1[2470] = 16'sb0000111100000100;\n  assign DirectLookupTable_1[2471] = 16'sb0000111100000101;\n  assign DirectLookupTable_1[2472] = 16'sb0000111100000111;\n  assign DirectLookupTable_1[2473] = 16'sb0000111100001000;\n  assign DirectLookupTable_1[2474] = 16'sb0000111100001010;\n  assign DirectLookupTable_1[2475] = 16'sb0000111100001011;\n  assign DirectLookupTable_1[2476] = 16'sb0000111100001101;\n  assign DirectLookupTable_1[2477] = 16'sb0000111100001110;\n  assign DirectLookupTable_1[2478] = 16'sb0000111100010000;\n  assign DirectLookupTable_1[2479] = 16'sb0000111100010001;\n  assign DirectLookupTable_1[2480] = 16'sb0000111100010011;\n  assign DirectLookupTable_1[2481] = 16'sb0000111100010101;\n  assign DirectLookupTable_1[2482] = 16'sb0000111100010110;\n  assign DirectLookupTable_1[2483] = 16'sb0000111100011000;\n  assign DirectLookupTable_1[2484] = 16'sb0000111100011001;\n  assign DirectLookupTable_1[2485] = 16'sb0000111100011011;\n  assign DirectLookupTable_1[2486] = 16'sb0000111100011100;\n  assign DirectLookupTable_1[2487] = 16'sb0000111100011110;\n  assign DirectLookupTable_1[2488] = 16'sb0000111100011111;\n  assign DirectLookupTable_1[2489] = 16'sb0000111100100001;\n  assign DirectLookupTable_1[2490] = 16'sb0000111100100010;\n  assign DirectLookupTable_1[2491] = 16'sb0000111100100100;\n  assign DirectLookupTable_1[2492] = 16'sb0000111100100101;\n  assign DirectLookupTable_1[2493] = 16'sb0000111100100111;\n  assign DirectLookupTable_1[2494] = 16'sb0000111100101000;\n  assign DirectLookupTable_1[2495] = 16'sb0000111100101010;\n  assign DirectLookupTable_1[2496] = 16'sb0000111100101011;\n  assign DirectLookupTable_1[2497] = 16'sb0000111100101101;\n  assign DirectLookupTable_1[2498] = 16'sb0000111100101110;\n  assign DirectLookupTable_1[2499] = 16'sb0000111100110000;\n  assign DirectLookupTable_1[2500] = 16'sb0000111100110001;\n  assign DirectLookupTable_1[2501] = 16'sb0000111100110011;\n  assign DirectLookupTable_1[2502] = 16'sb0000111100110101;\n  assign DirectLookupTable_1[2503] = 16'sb0000111100110110;\n  assign DirectLookupTable_1[2504] = 16'sb0000111100111000;\n  assign DirectLookupTable_1[2505] = 16'sb0000111100111001;\n  assign DirectLookupTable_1[2506] = 16'sb0000111100111011;\n  assign DirectLookupTable_1[2507] = 16'sb0000111100111100;\n  assign DirectLookupTable_1[2508] = 16'sb0000111100111110;\n  assign DirectLookupTable_1[2509] = 16'sb0000111100111111;\n  assign DirectLookupTable_1[2510] = 16'sb0000111101000001;\n  assign DirectLookupTable_1[2511] = 16'sb0000111101000010;\n  assign DirectLookupTable_1[2512] = 16'sb0000111101000100;\n  assign DirectLookupTable_1[2513] = 16'sb0000111101000101;\n  assign DirectLookupTable_1[2514] = 16'sb0000111101000111;\n  assign DirectLookupTable_1[2515] = 16'sb0000111101001000;\n  assign DirectLookupTable_1[2516] = 16'sb0000111101001010;\n  assign DirectLookupTable_1[2517] = 16'sb0000111101001011;\n  assign DirectLookupTable_1[2518] = 16'sb0000111101001101;\n  assign DirectLookupTable_1[2519] = 16'sb0000111101001110;\n  assign DirectLookupTable_1[2520] = 16'sb0000111101010000;\n  assign DirectLookupTable_1[2521] = 16'sb0000111101010010;\n  assign DirectLookupTable_1[2522] = 16'sb0000111101010011;\n  assign DirectLookupTable_1[2523] = 16'sb0000111101010101;\n  assign DirectLookupTable_1[2524] = 16'sb0000111101010110;\n  assign DirectLookupTable_1[2525] = 16'sb0000111101011000;\n  assign DirectLookupTable_1[2526] = 16'sb0000111101011001;\n  assign DirectLookupTable_1[2527] = 16'sb0000111101011011;\n  assign DirectLookupTable_1[2528] = 16'sb0000111101011100;\n  assign DirectLookupTable_1[2529] = 16'sb0000111101011110;\n  assign DirectLookupTable_1[2530] = 16'sb0000111101011111;\n  assign DirectLookupTable_1[2531] = 16'sb0000111101100001;\n  assign DirectLookupTable_1[2532] = 16'sb0000111101100010;\n  assign DirectLookupTable_1[2533] = 16'sb0000111101100100;\n  assign DirectLookupTable_1[2534] = 16'sb0000111101100101;\n  assign DirectLookupTable_1[2535] = 16'sb0000111101100111;\n  assign DirectLookupTable_1[2536] = 16'sb0000111101101000;\n  assign DirectLookupTable_1[2537] = 16'sb0000111101101010;\n  assign DirectLookupTable_1[2538] = 16'sb0000111101101011;\n  assign DirectLookupTable_1[2539] = 16'sb0000111101101101;\n  assign DirectLookupTable_1[2540] = 16'sb0000111101101111;\n  assign DirectLookupTable_1[2541] = 16'sb0000111101110000;\n  assign DirectLookupTable_1[2542] = 16'sb0000111101110010;\n  assign DirectLookupTable_1[2543] = 16'sb0000111101110011;\n  assign DirectLookupTable_1[2544] = 16'sb0000111101110101;\n  assign DirectLookupTable_1[2545] = 16'sb0000111101110110;\n  assign DirectLookupTable_1[2546] = 16'sb0000111101111000;\n  assign DirectLookupTable_1[2547] = 16'sb0000111101111001;\n  assign DirectLookupTable_1[2548] = 16'sb0000111101111011;\n  assign DirectLookupTable_1[2549] = 16'sb0000111101111100;\n  assign DirectLookupTable_1[2550] = 16'sb0000111101111110;\n  assign DirectLookupTable_1[2551] = 16'sb0000111101111111;\n  assign DirectLookupTable_1[2552] = 16'sb0000111110000001;\n  assign DirectLookupTable_1[2553] = 16'sb0000111110000010;\n  assign DirectLookupTable_1[2554] = 16'sb0000111110000100;\n  assign DirectLookupTable_1[2555] = 16'sb0000111110000101;\n  assign DirectLookupTable_1[2556] = 16'sb0000111110000111;\n  assign DirectLookupTable_1[2557] = 16'sb0000111110001000;\n  assign DirectLookupTable_1[2558] = 16'sb0000111110001010;\n  assign DirectLookupTable_1[2559] = 16'sb0000111110001011;\n  assign DirectLookupTable_1[2560] = 16'sb0000111110001101;\n  assign DirectLookupTable_1[2561] = 16'sb0000111110001111;\n  assign DirectLookupTable_1[2562] = 16'sb0000111110010000;\n  assign DirectLookupTable_1[2563] = 16'sb0000111110010010;\n  assign DirectLookupTable_1[2564] = 16'sb0000111110010011;\n  assign DirectLookupTable_1[2565] = 16'sb0000111110010101;\n  assign DirectLookupTable_1[2566] = 16'sb0000111110010110;\n  assign DirectLookupTable_1[2567] = 16'sb0000111110011000;\n  assign DirectLookupTable_1[2568] = 16'sb0000111110011001;\n  assign DirectLookupTable_1[2569] = 16'sb0000111110011011;\n  assign DirectLookupTable_1[2570] = 16'sb0000111110011100;\n  assign DirectLookupTable_1[2571] = 16'sb0000111110011110;\n  assign DirectLookupTable_1[2572] = 16'sb0000111110011111;\n  assign DirectLookupTable_1[2573] = 16'sb0000111110100001;\n  assign DirectLookupTable_1[2574] = 16'sb0000111110100010;\n  assign DirectLookupTable_1[2575] = 16'sb0000111110100100;\n  assign DirectLookupTable_1[2576] = 16'sb0000111110100101;\n  assign DirectLookupTable_1[2577] = 16'sb0000111110100111;\n  assign DirectLookupTable_1[2578] = 16'sb0000111110101000;\n  assign DirectLookupTable_1[2579] = 16'sb0000111110101010;\n  assign DirectLookupTable_1[2580] = 16'sb0000111110101011;\n  assign DirectLookupTable_1[2581] = 16'sb0000111110101101;\n  assign DirectLookupTable_1[2582] = 16'sb0000111110101111;\n  assign DirectLookupTable_1[2583] = 16'sb0000111110110000;\n  assign DirectLookupTable_1[2584] = 16'sb0000111110110010;\n  assign DirectLookupTable_1[2585] = 16'sb0000111110110011;\n  assign DirectLookupTable_1[2586] = 16'sb0000111110110101;\n  assign DirectLookupTable_1[2587] = 16'sb0000111110110110;\n  assign DirectLookupTable_1[2588] = 16'sb0000111110111000;\n  assign DirectLookupTable_1[2589] = 16'sb0000111110111001;\n  assign DirectLookupTable_1[2590] = 16'sb0000111110111011;\n  assign DirectLookupTable_1[2591] = 16'sb0000111110111100;\n  assign DirectLookupTable_1[2592] = 16'sb0000111110111110;\n  assign DirectLookupTable_1[2593] = 16'sb0000111110111111;\n  assign DirectLookupTable_1[2594] = 16'sb0000111111000001;\n  assign DirectLookupTable_1[2595] = 16'sb0000111111000010;\n  assign DirectLookupTable_1[2596] = 16'sb0000111111000100;\n  assign DirectLookupTable_1[2597] = 16'sb0000111111000101;\n  assign DirectLookupTable_1[2598] = 16'sb0000111111000111;\n  assign DirectLookupTable_1[2599] = 16'sb0000111111001000;\n  assign DirectLookupTable_1[2600] = 16'sb0000111111001010;\n  assign DirectLookupTable_1[2601] = 16'sb0000111111001011;\n  assign DirectLookupTable_1[2602] = 16'sb0000111111001101;\n  assign DirectLookupTable_1[2603] = 16'sb0000111111001110;\n  assign DirectLookupTable_1[2604] = 16'sb0000111111010000;\n  assign DirectLookupTable_1[2605] = 16'sb0000111111010010;\n  assign DirectLookupTable_1[2606] = 16'sb0000111111010011;\n  assign DirectLookupTable_1[2607] = 16'sb0000111111010101;\n  assign DirectLookupTable_1[2608] = 16'sb0000111111010110;\n  assign DirectLookupTable_1[2609] = 16'sb0000111111011000;\n  assign DirectLookupTable_1[2610] = 16'sb0000111111011001;\n  assign DirectLookupTable_1[2611] = 16'sb0000111111011011;\n  assign DirectLookupTable_1[2612] = 16'sb0000111111011100;\n  assign DirectLookupTable_1[2613] = 16'sb0000111111011110;\n  assign DirectLookupTable_1[2614] = 16'sb0000111111011111;\n  assign DirectLookupTable_1[2615] = 16'sb0000111111100001;\n  assign DirectLookupTable_1[2616] = 16'sb0000111111100010;\n  assign DirectLookupTable_1[2617] = 16'sb0000111111100100;\n  assign DirectLookupTable_1[2618] = 16'sb0000111111100101;\n  assign DirectLookupTable_1[2619] = 16'sb0000111111100111;\n  assign DirectLookupTable_1[2620] = 16'sb0000111111101000;\n  assign DirectLookupTable_1[2621] = 16'sb0000111111101010;\n  assign DirectLookupTable_1[2622] = 16'sb0000111111101011;\n  assign DirectLookupTable_1[2623] = 16'sb0000111111101101;\n  assign DirectLookupTable_1[2624] = 16'sb0000111111101110;\n  assign DirectLookupTable_1[2625] = 16'sb0000111111110000;\n  assign DirectLookupTable_1[2626] = 16'sb0000111111110001;\n  assign DirectLookupTable_1[2627] = 16'sb0000111111110011;\n  assign DirectLookupTable_1[2628] = 16'sb0000111111110101;\n  assign DirectLookupTable_1[2629] = 16'sb0000111111110110;\n  assign DirectLookupTable_1[2630] = 16'sb0000111111111000;\n  assign DirectLookupTable_1[2631] = 16'sb0000111111111001;\n  assign DirectLookupTable_1[2632] = 16'sb0000111111111011;\n  assign DirectLookupTable_1[2633] = 16'sb0000111111111100;\n  assign DirectLookupTable_1[2634] = 16'sb0000111111111110;\n  assign DirectLookupTable_1[2635] = 16'sb0000111111111111;\n  assign DirectLookupTable_1[2636] = 16'sb0001000000000001;\n  assign DirectLookupTable_1[2637] = 16'sb0001000000000010;\n  assign DirectLookupTable_1[2638] = 16'sb0001000000000100;\n  assign DirectLookupTable_1[2639] = 16'sb0001000000000101;\n  assign DirectLookupTable_1[2640] = 16'sb0001000000000111;\n  assign DirectLookupTable_1[2641] = 16'sb0001000000001000;\n  assign DirectLookupTable_1[2642] = 16'sb0001000000001010;\n  assign DirectLookupTable_1[2643] = 16'sb0001000000001011;\n  assign DirectLookupTable_1[2644] = 16'sb0001000000001101;\n  assign DirectLookupTable_1[2645] = 16'sb0001000000001110;\n  assign DirectLookupTable_1[2646] = 16'sb0001000000010000;\n  assign DirectLookupTable_1[2647] = 16'sb0001000000010001;\n  assign DirectLookupTable_1[2648] = 16'sb0001000000010011;\n  assign DirectLookupTable_1[2649] = 16'sb0001000000010100;\n  assign DirectLookupTable_1[2650] = 16'sb0001000000010110;\n  assign DirectLookupTable_1[2651] = 16'sb0001000000010111;\n  assign DirectLookupTable_1[2652] = 16'sb0001000000011001;\n  assign DirectLookupTable_1[2653] = 16'sb0001000000011011;\n  assign DirectLookupTable_1[2654] = 16'sb0001000000011100;\n  assign DirectLookupTable_1[2655] = 16'sb0001000000011110;\n  assign DirectLookupTable_1[2656] = 16'sb0001000000011111;\n  assign DirectLookupTable_1[2657] = 16'sb0001000000100001;\n  assign DirectLookupTable_1[2658] = 16'sb0001000000100010;\n  assign DirectLookupTable_1[2659] = 16'sb0001000000100100;\n  assign DirectLookupTable_1[2660] = 16'sb0001000000100101;\n  assign DirectLookupTable_1[2661] = 16'sb0001000000100111;\n  assign DirectLookupTable_1[2662] = 16'sb0001000000101000;\n  assign DirectLookupTable_1[2663] = 16'sb0001000000101010;\n  assign DirectLookupTable_1[2664] = 16'sb0001000000101011;\n  assign DirectLookupTable_1[2665] = 16'sb0001000000101101;\n  assign DirectLookupTable_1[2666] = 16'sb0001000000101110;\n  assign DirectLookupTable_1[2667] = 16'sb0001000000110000;\n  assign DirectLookupTable_1[2668] = 16'sb0001000000110001;\n  assign DirectLookupTable_1[2669] = 16'sb0001000000110011;\n  assign DirectLookupTable_1[2670] = 16'sb0001000000110100;\n  assign DirectLookupTable_1[2671] = 16'sb0001000000110110;\n  assign DirectLookupTable_1[2672] = 16'sb0001000000110111;\n  assign DirectLookupTable_1[2673] = 16'sb0001000000111001;\n  assign DirectLookupTable_1[2674] = 16'sb0001000000111010;\n  assign DirectLookupTable_1[2675] = 16'sb0001000000111100;\n  assign DirectLookupTable_1[2676] = 16'sb0001000000111101;\n  assign DirectLookupTable_1[2677] = 16'sb0001000000111111;\n  assign DirectLookupTable_1[2678] = 16'sb0001000001000001;\n  assign DirectLookupTable_1[2679] = 16'sb0001000001000010;\n  assign DirectLookupTable_1[2680] = 16'sb0001000001000100;\n  assign DirectLookupTable_1[2681] = 16'sb0001000001000101;\n  assign DirectLookupTable_1[2682] = 16'sb0001000001000111;\n  assign DirectLookupTable_1[2683] = 16'sb0001000001001000;\n  assign DirectLookupTable_1[2684] = 16'sb0001000001001010;\n  assign DirectLookupTable_1[2685] = 16'sb0001000001001011;\n  assign DirectLookupTable_1[2686] = 16'sb0001000001001101;\n  assign DirectLookupTable_1[2687] = 16'sb0001000001001110;\n  assign DirectLookupTable_1[2688] = 16'sb0001000001010000;\n  assign DirectLookupTable_1[2689] = 16'sb0001000001010001;\n  assign DirectLookupTable_1[2690] = 16'sb0001000001010011;\n  assign DirectLookupTable_1[2691] = 16'sb0001000001010100;\n  assign DirectLookupTable_1[2692] = 16'sb0001000001010110;\n  assign DirectLookupTable_1[2693] = 16'sb0001000001010111;\n  assign DirectLookupTable_1[2694] = 16'sb0001000001011001;\n  assign DirectLookupTable_1[2695] = 16'sb0001000001011010;\n  assign DirectLookupTable_1[2696] = 16'sb0001000001011100;\n  assign DirectLookupTable_1[2697] = 16'sb0001000001011101;\n  assign DirectLookupTable_1[2698] = 16'sb0001000001011111;\n  assign DirectLookupTable_1[2699] = 16'sb0001000001100000;\n  assign DirectLookupTable_1[2700] = 16'sb0001000001100010;\n  assign DirectLookupTable_1[2701] = 16'sb0001000001100011;\n  assign DirectLookupTable_1[2702] = 16'sb0001000001100101;\n  assign DirectLookupTable_1[2703] = 16'sb0001000001100110;\n  assign DirectLookupTable_1[2704] = 16'sb0001000001101000;\n  assign DirectLookupTable_1[2705] = 16'sb0001000001101010;\n  assign DirectLookupTable_1[2706] = 16'sb0001000001101011;\n  assign DirectLookupTable_1[2707] = 16'sb0001000001101101;\n  assign DirectLookupTable_1[2708] = 16'sb0001000001101110;\n  assign DirectLookupTable_1[2709] = 16'sb0001000001110000;\n  assign DirectLookupTable_1[2710] = 16'sb0001000001110001;\n  assign DirectLookupTable_1[2711] = 16'sb0001000001110011;\n  assign DirectLookupTable_1[2712] = 16'sb0001000001110100;\n  assign DirectLookupTable_1[2713] = 16'sb0001000001110110;\n  assign DirectLookupTable_1[2714] = 16'sb0001000001110111;\n  assign DirectLookupTable_1[2715] = 16'sb0001000001111001;\n  assign DirectLookupTable_1[2716] = 16'sb0001000001111010;\n  assign DirectLookupTable_1[2717] = 16'sb0001000001111100;\n  assign DirectLookupTable_1[2718] = 16'sb0001000001111101;\n  assign DirectLookupTable_1[2719] = 16'sb0001000001111111;\n  assign DirectLookupTable_1[2720] = 16'sb0001000010000000;\n  assign DirectLookupTable_1[2721] = 16'sb0001000010000010;\n  assign DirectLookupTable_1[2722] = 16'sb0001000010000011;\n  assign DirectLookupTable_1[2723] = 16'sb0001000010000101;\n  assign DirectLookupTable_1[2724] = 16'sb0001000010000110;\n  assign DirectLookupTable_1[2725] = 16'sb0001000010001000;\n  assign DirectLookupTable_1[2726] = 16'sb0001000010001001;\n  assign DirectLookupTable_1[2727] = 16'sb0001000010001011;\n  assign DirectLookupTable_1[2728] = 16'sb0001000010001100;\n  assign DirectLookupTable_1[2729] = 16'sb0001000010001110;\n  assign DirectLookupTable_1[2730] = 16'sb0001000010001111;\n  assign DirectLookupTable_1[2731] = 16'sb0001000010010001;\n  assign DirectLookupTable_1[2732] = 16'sb0001000010010011;\n  assign DirectLookupTable_1[2733] = 16'sb0001000010010100;\n  assign DirectLookupTable_1[2734] = 16'sb0001000010010110;\n  assign DirectLookupTable_1[2735] = 16'sb0001000010010111;\n  assign DirectLookupTable_1[2736] = 16'sb0001000010011001;\n  assign DirectLookupTable_1[2737] = 16'sb0001000010011010;\n  assign DirectLookupTable_1[2738] = 16'sb0001000010011100;\n  assign DirectLookupTable_1[2739] = 16'sb0001000010011101;\n  assign DirectLookupTable_1[2740] = 16'sb0001000010011111;\n  assign DirectLookupTable_1[2741] = 16'sb0001000010100000;\n  assign DirectLookupTable_1[2742] = 16'sb0001000010100010;\n  assign DirectLookupTable_1[2743] = 16'sb0001000010100011;\n  assign DirectLookupTable_1[2744] = 16'sb0001000010100101;\n  assign DirectLookupTable_1[2745] = 16'sb0001000010100110;\n  assign DirectLookupTable_1[2746] = 16'sb0001000010101000;\n  assign DirectLookupTable_1[2747] = 16'sb0001000010101001;\n  assign DirectLookupTable_1[2748] = 16'sb0001000010101011;\n  assign DirectLookupTable_1[2749] = 16'sb0001000010101100;\n  assign DirectLookupTable_1[2750] = 16'sb0001000010101110;\n  assign DirectLookupTable_1[2751] = 16'sb0001000010101111;\n  assign DirectLookupTable_1[2752] = 16'sb0001000010110001;\n  assign DirectLookupTable_1[2753] = 16'sb0001000010110010;\n  assign DirectLookupTable_1[2754] = 16'sb0001000010110100;\n  assign DirectLookupTable_1[2755] = 16'sb0001000010110101;\n  assign DirectLookupTable_1[2756] = 16'sb0001000010110111;\n  assign DirectLookupTable_1[2757] = 16'sb0001000010111000;\n  assign DirectLookupTable_1[2758] = 16'sb0001000010111010;\n  assign DirectLookupTable_1[2759] = 16'sb0001000010111011;\n  assign DirectLookupTable_1[2760] = 16'sb0001000010111101;\n  assign DirectLookupTable_1[2761] = 16'sb0001000010111110;\n  assign DirectLookupTable_1[2762] = 16'sb0001000011000000;\n  assign DirectLookupTable_1[2763] = 16'sb0001000011000010;\n  assign DirectLookupTable_1[2764] = 16'sb0001000011000011;\n  assign DirectLookupTable_1[2765] = 16'sb0001000011000101;\n  assign DirectLookupTable_1[2766] = 16'sb0001000011000110;\n  assign DirectLookupTable_1[2767] = 16'sb0001000011001000;\n  assign DirectLookupTable_1[2768] = 16'sb0001000011001001;\n  assign DirectLookupTable_1[2769] = 16'sb0001000011001011;\n  assign DirectLookupTable_1[2770] = 16'sb0001000011001100;\n  assign DirectLookupTable_1[2771] = 16'sb0001000011001110;\n  assign DirectLookupTable_1[2772] = 16'sb0001000011001111;\n  assign DirectLookupTable_1[2773] = 16'sb0001000011010001;\n  assign DirectLookupTable_1[2774] = 16'sb0001000011010010;\n  assign DirectLookupTable_1[2775] = 16'sb0001000011010100;\n  assign DirectLookupTable_1[2776] = 16'sb0001000011010101;\n  assign DirectLookupTable_1[2777] = 16'sb0001000011010111;\n  assign DirectLookupTable_1[2778] = 16'sb0001000011011000;\n  assign DirectLookupTable_1[2779] = 16'sb0001000011011010;\n  assign DirectLookupTable_1[2780] = 16'sb0001000011011011;\n  assign DirectLookupTable_1[2781] = 16'sb0001000011011101;\n  assign DirectLookupTable_1[2782] = 16'sb0001000011011110;\n  assign DirectLookupTable_1[2783] = 16'sb0001000011100000;\n  assign DirectLookupTable_1[2784] = 16'sb0001000011100001;\n  assign DirectLookupTable_1[2785] = 16'sb0001000011100011;\n  assign DirectLookupTable_1[2786] = 16'sb0001000011100100;\n  assign DirectLookupTable_1[2787] = 16'sb0001000011100110;\n  assign DirectLookupTable_1[2788] = 16'sb0001000011100111;\n  assign DirectLookupTable_1[2789] = 16'sb0001000011101001;\n  assign DirectLookupTable_1[2790] = 16'sb0001000011101010;\n  assign DirectLookupTable_1[2791] = 16'sb0001000011101100;\n  assign DirectLookupTable_1[2792] = 16'sb0001000011101101;\n  assign DirectLookupTable_1[2793] = 16'sb0001000011101111;\n  assign DirectLookupTable_1[2794] = 16'sb0001000011110001;\n  assign DirectLookupTable_1[2795] = 16'sb0001000011110010;\n  assign DirectLookupTable_1[2796] = 16'sb0001000011110100;\n  assign DirectLookupTable_1[2797] = 16'sb0001000011110101;\n  assign DirectLookupTable_1[2798] = 16'sb0001000011110111;\n  assign DirectLookupTable_1[2799] = 16'sb0001000011111000;\n  assign DirectLookupTable_1[2800] = 16'sb0001000011111010;\n  assign DirectLookupTable_1[2801] = 16'sb0001000011111011;\n  assign DirectLookupTable_1[2802] = 16'sb0001000011111101;\n  assign DirectLookupTable_1[2803] = 16'sb0001000011111110;\n  assign DirectLookupTable_1[2804] = 16'sb0001000100000000;\n  assign DirectLookupTable_1[2805] = 16'sb0001000100000001;\n  assign DirectLookupTable_1[2806] = 16'sb0001000100000011;\n  assign DirectLookupTable_1[2807] = 16'sb0001000100000100;\n  assign DirectLookupTable_1[2808] = 16'sb0001000100000110;\n  assign DirectLookupTable_1[2809] = 16'sb0001000100000111;\n  assign DirectLookupTable_1[2810] = 16'sb0001000100001001;\n  assign DirectLookupTable_1[2811] = 16'sb0001000100001010;\n  assign DirectLookupTable_1[2812] = 16'sb0001000100001100;\n  assign DirectLookupTable_1[2813] = 16'sb0001000100001101;\n  assign DirectLookupTable_1[2814] = 16'sb0001000100001111;\n  assign DirectLookupTable_1[2815] = 16'sb0001000100010000;\n  assign DirectLookupTable_1[2816] = 16'sb0001000100010010;\n  assign DirectLookupTable_1[2817] = 16'sb0001000100010011;\n  assign DirectLookupTable_1[2818] = 16'sb0001000100010101;\n  assign DirectLookupTable_1[2819] = 16'sb0001000100010110;\n  assign DirectLookupTable_1[2820] = 16'sb0001000100011000;\n  assign DirectLookupTable_1[2821] = 16'sb0001000100011001;\n  assign DirectLookupTable_1[2822] = 16'sb0001000100011011;\n  assign DirectLookupTable_1[2823] = 16'sb0001000100011100;\n  assign DirectLookupTable_1[2824] = 16'sb0001000100011110;\n  assign DirectLookupTable_1[2825] = 16'sb0001000100011111;\n  assign DirectLookupTable_1[2826] = 16'sb0001000100100001;\n  assign DirectLookupTable_1[2827] = 16'sb0001000100100010;\n  assign DirectLookupTable_1[2828] = 16'sb0001000100100100;\n  assign DirectLookupTable_1[2829] = 16'sb0001000100100101;\n  assign DirectLookupTable_1[2830] = 16'sb0001000100100111;\n  assign DirectLookupTable_1[2831] = 16'sb0001000100101001;\n  assign DirectLookupTable_1[2832] = 16'sb0001000100101010;\n  assign DirectLookupTable_1[2833] = 16'sb0001000100101100;\n  assign DirectLookupTable_1[2834] = 16'sb0001000100101101;\n  assign DirectLookupTable_1[2835] = 16'sb0001000100101111;\n  assign DirectLookupTable_1[2836] = 16'sb0001000100110000;\n  assign DirectLookupTable_1[2837] = 16'sb0001000100110010;\n  assign DirectLookupTable_1[2838] = 16'sb0001000100110011;\n  assign DirectLookupTable_1[2839] = 16'sb0001000100110101;\n  assign DirectLookupTable_1[2840] = 16'sb0001000100110110;\n  assign DirectLookupTable_1[2841] = 16'sb0001000100111000;\n  assign DirectLookupTable_1[2842] = 16'sb0001000100111001;\n  assign DirectLookupTable_1[2843] = 16'sb0001000100111011;\n  assign DirectLookupTable_1[2844] = 16'sb0001000100111100;\n  assign DirectLookupTable_1[2845] = 16'sb0001000100111110;\n  assign DirectLookupTable_1[2846] = 16'sb0001000100111111;\n  assign DirectLookupTable_1[2847] = 16'sb0001000101000001;\n  assign DirectLookupTable_1[2848] = 16'sb0001000101000010;\n  assign DirectLookupTable_1[2849] = 16'sb0001000101000100;\n  assign DirectLookupTable_1[2850] = 16'sb0001000101000101;\n  assign DirectLookupTable_1[2851] = 16'sb0001000101000111;\n  assign DirectLookupTable_1[2852] = 16'sb0001000101001000;\n  assign DirectLookupTable_1[2853] = 16'sb0001000101001010;\n  assign DirectLookupTable_1[2854] = 16'sb0001000101001011;\n  assign DirectLookupTable_1[2855] = 16'sb0001000101001101;\n  assign DirectLookupTable_1[2856] = 16'sb0001000101001110;\n  assign DirectLookupTable_1[2857] = 16'sb0001000101010000;\n  assign DirectLookupTable_1[2858] = 16'sb0001000101010001;\n  assign DirectLookupTable_1[2859] = 16'sb0001000101010011;\n  assign DirectLookupTable_1[2860] = 16'sb0001000101010100;\n  assign DirectLookupTable_1[2861] = 16'sb0001000101010110;\n  assign DirectLookupTable_1[2862] = 16'sb0001000101010111;\n  assign DirectLookupTable_1[2863] = 16'sb0001000101011001;\n  assign DirectLookupTable_1[2864] = 16'sb0001000101011010;\n  assign DirectLookupTable_1[2865] = 16'sb0001000101011100;\n  assign DirectLookupTable_1[2866] = 16'sb0001000101011101;\n  assign DirectLookupTable_1[2867] = 16'sb0001000101011111;\n  assign DirectLookupTable_1[2868] = 16'sb0001000101100000;\n  assign DirectLookupTable_1[2869] = 16'sb0001000101100010;\n  assign DirectLookupTable_1[2870] = 16'sb0001000101100100;\n  assign DirectLookupTable_1[2871] = 16'sb0001000101100101;\n  assign DirectLookupTable_1[2872] = 16'sb0001000101100111;\n  assign DirectLookupTable_1[2873] = 16'sb0001000101101000;\n  assign DirectLookupTable_1[2874] = 16'sb0001000101101010;\n  assign DirectLookupTable_1[2875] = 16'sb0001000101101011;\n  assign DirectLookupTable_1[2876] = 16'sb0001000101101101;\n  assign DirectLookupTable_1[2877] = 16'sb0001000101101110;\n  assign DirectLookupTable_1[2878] = 16'sb0001000101110000;\n  assign DirectLookupTable_1[2879] = 16'sb0001000101110001;\n  assign DirectLookupTable_1[2880] = 16'sb0001000101110011;\n  assign DirectLookupTable_1[2881] = 16'sb0001000101110100;\n  assign DirectLookupTable_1[2882] = 16'sb0001000101110110;\n  assign DirectLookupTable_1[2883] = 16'sb0001000101110111;\n  assign DirectLookupTable_1[2884] = 16'sb0001000101111001;\n  assign DirectLookupTable_1[2885] = 16'sb0001000101111010;\n  assign DirectLookupTable_1[2886] = 16'sb0001000101111100;\n  assign DirectLookupTable_1[2887] = 16'sb0001000101111101;\n  assign DirectLookupTable_1[2888] = 16'sb0001000101111111;\n  assign DirectLookupTable_1[2889] = 16'sb0001000110000000;\n  assign DirectLookupTable_1[2890] = 16'sb0001000110000010;\n  assign DirectLookupTable_1[2891] = 16'sb0001000110000011;\n  assign DirectLookupTable_1[2892] = 16'sb0001000110000101;\n  assign DirectLookupTable_1[2893] = 16'sb0001000110000110;\n  assign DirectLookupTable_1[2894] = 16'sb0001000110001000;\n  assign DirectLookupTable_1[2895] = 16'sb0001000110001001;\n  assign DirectLookupTable_1[2896] = 16'sb0001000110001011;\n  assign DirectLookupTable_1[2897] = 16'sb0001000110001100;\n  assign DirectLookupTable_1[2898] = 16'sb0001000110001110;\n  assign DirectLookupTable_1[2899] = 16'sb0001000110001111;\n  assign DirectLookupTable_1[2900] = 16'sb0001000110010001;\n  assign DirectLookupTable_1[2901] = 16'sb0001000110010010;\n  assign DirectLookupTable_1[2902] = 16'sb0001000110010100;\n  assign DirectLookupTable_1[2903] = 16'sb0001000110010101;\n  assign DirectLookupTable_1[2904] = 16'sb0001000110010111;\n  assign DirectLookupTable_1[2905] = 16'sb0001000110011000;\n  assign DirectLookupTable_1[2906] = 16'sb0001000110011010;\n  assign DirectLookupTable_1[2907] = 16'sb0001000110011011;\n  assign DirectLookupTable_1[2908] = 16'sb0001000110011101;\n  assign DirectLookupTable_1[2909] = 16'sb0001000110011110;\n  assign DirectLookupTable_1[2910] = 16'sb0001000110100000;\n  assign DirectLookupTable_1[2911] = 16'sb0001000110100001;\n  assign DirectLookupTable_1[2912] = 16'sb0001000110100011;\n  assign DirectLookupTable_1[2913] = 16'sb0001000110100100;\n  assign DirectLookupTable_1[2914] = 16'sb0001000110100110;\n  assign DirectLookupTable_1[2915] = 16'sb0001000110100111;\n  assign DirectLookupTable_1[2916] = 16'sb0001000110101001;\n  assign DirectLookupTable_1[2917] = 16'sb0001000110101011;\n  assign DirectLookupTable_1[2918] = 16'sb0001000110101100;\n  assign DirectLookupTable_1[2919] = 16'sb0001000110101110;\n  assign DirectLookupTable_1[2920] = 16'sb0001000110101111;\n  assign DirectLookupTable_1[2921] = 16'sb0001000110110001;\n  assign DirectLookupTable_1[2922] = 16'sb0001000110110010;\n  assign DirectLookupTable_1[2923] = 16'sb0001000110110100;\n  assign DirectLookupTable_1[2924] = 16'sb0001000110110101;\n  assign DirectLookupTable_1[2925] = 16'sb0001000110110111;\n  assign DirectLookupTable_1[2926] = 16'sb0001000110111000;\n  assign DirectLookupTable_1[2927] = 16'sb0001000110111010;\n  assign DirectLookupTable_1[2928] = 16'sb0001000110111011;\n  assign DirectLookupTable_1[2929] = 16'sb0001000110111101;\n  assign DirectLookupTable_1[2930] = 16'sb0001000110111110;\n  assign DirectLookupTable_1[2931] = 16'sb0001000111000000;\n  assign DirectLookupTable_1[2932] = 16'sb0001000111000001;\n  assign DirectLookupTable_1[2933] = 16'sb0001000111000011;\n  assign DirectLookupTable_1[2934] = 16'sb0001000111000100;\n  assign DirectLookupTable_1[2935] = 16'sb0001000111000110;\n  assign DirectLookupTable_1[2936] = 16'sb0001000111000111;\n  assign DirectLookupTable_1[2937] = 16'sb0001000111001001;\n  assign DirectLookupTable_1[2938] = 16'sb0001000111001010;\n  assign DirectLookupTable_1[2939] = 16'sb0001000111001100;\n  assign DirectLookupTable_1[2940] = 16'sb0001000111001101;\n  assign DirectLookupTable_1[2941] = 16'sb0001000111001111;\n  assign DirectLookupTable_1[2942] = 16'sb0001000111010000;\n  assign DirectLookupTable_1[2943] = 16'sb0001000111010010;\n  assign DirectLookupTable_1[2944] = 16'sb0001000111010011;\n  assign DirectLookupTable_1[2945] = 16'sb0001000111010101;\n  assign DirectLookupTable_1[2946] = 16'sb0001000111010110;\n  assign DirectLookupTable_1[2947] = 16'sb0001000111011000;\n  assign DirectLookupTable_1[2948] = 16'sb0001000111011001;\n  assign DirectLookupTable_1[2949] = 16'sb0001000111011011;\n  assign DirectLookupTable_1[2950] = 16'sb0001000111011100;\n  assign DirectLookupTable_1[2951] = 16'sb0001000111011110;\n  assign DirectLookupTable_1[2952] = 16'sb0001000111011111;\n  assign DirectLookupTable_1[2953] = 16'sb0001000111100001;\n  assign DirectLookupTable_1[2954] = 16'sb0001000111100010;\n  assign DirectLookupTable_1[2955] = 16'sb0001000111100100;\n  assign DirectLookupTable_1[2956] = 16'sb0001000111100101;\n  assign DirectLookupTable_1[2957] = 16'sb0001000111100111;\n  assign DirectLookupTable_1[2958] = 16'sb0001000111101000;\n  assign DirectLookupTable_1[2959] = 16'sb0001000111101010;\n  assign DirectLookupTable_1[2960] = 16'sb0001000111101011;\n  assign DirectLookupTable_1[2961] = 16'sb0001000111101101;\n  assign DirectLookupTable_1[2962] = 16'sb0001000111101110;\n  assign DirectLookupTable_1[2963] = 16'sb0001000111110000;\n  assign DirectLookupTable_1[2964] = 16'sb0001000111110001;\n  assign DirectLookupTable_1[2965] = 16'sb0001000111110011;\n  assign DirectLookupTable_1[2966] = 16'sb0001000111110100;\n  assign DirectLookupTable_1[2967] = 16'sb0001000111110110;\n  assign DirectLookupTable_1[2968] = 16'sb0001000111110111;\n  assign DirectLookupTable_1[2969] = 16'sb0001000111111001;\n  assign DirectLookupTable_1[2970] = 16'sb0001000111111010;\n  assign DirectLookupTable_1[2971] = 16'sb0001000111111100;\n  assign DirectLookupTable_1[2972] = 16'sb0001000111111101;\n  assign DirectLookupTable_1[2973] = 16'sb0001000111111111;\n  assign DirectLookupTable_1[2974] = 16'sb0001001000000001;\n  assign DirectLookupTable_1[2975] = 16'sb0001001000000010;\n  assign DirectLookupTable_1[2976] = 16'sb0001001000000100;\n  assign DirectLookupTable_1[2977] = 16'sb0001001000000101;\n  assign DirectLookupTable_1[2978] = 16'sb0001001000000111;\n  assign DirectLookupTable_1[2979] = 16'sb0001001000001000;\n  assign DirectLookupTable_1[2980] = 16'sb0001001000001010;\n  assign DirectLookupTable_1[2981] = 16'sb0001001000001011;\n  assign DirectLookupTable_1[2982] = 16'sb0001001000001101;\n  assign DirectLookupTable_1[2983] = 16'sb0001001000001110;\n  assign DirectLookupTable_1[2984] = 16'sb0001001000010000;\n  assign DirectLookupTable_1[2985] = 16'sb0001001000010001;\n  assign DirectLookupTable_1[2986] = 16'sb0001001000010011;\n  assign DirectLookupTable_1[2987] = 16'sb0001001000010100;\n  assign DirectLookupTable_1[2988] = 16'sb0001001000010110;\n  assign DirectLookupTable_1[2989] = 16'sb0001001000010111;\n  assign DirectLookupTable_1[2990] = 16'sb0001001000011001;\n  assign DirectLookupTable_1[2991] = 16'sb0001001000011010;\n  assign DirectLookupTable_1[2992] = 16'sb0001001000011100;\n  assign DirectLookupTable_1[2993] = 16'sb0001001000011101;\n  assign DirectLookupTable_1[2994] = 16'sb0001001000011111;\n  assign DirectLookupTable_1[2995] = 16'sb0001001000100000;\n  assign DirectLookupTable_1[2996] = 16'sb0001001000100010;\n  assign DirectLookupTable_1[2997] = 16'sb0001001000100011;\n  assign DirectLookupTable_1[2998] = 16'sb0001001000100101;\n  assign DirectLookupTable_1[2999] = 16'sb0001001000100110;\n  assign DirectLookupTable_1[3000] = 16'sb0001001000101000;\n  assign DirectLookupTable_1[3001] = 16'sb0001001000101001;\n  assign DirectLookupTable_1[3002] = 16'sb0001001000101011;\n  assign DirectLookupTable_1[3003] = 16'sb0001001000101100;\n  assign DirectLookupTable_1[3004] = 16'sb0001001000101110;\n  assign DirectLookupTable_1[3005] = 16'sb0001001000101111;\n  assign DirectLookupTable_1[3006] = 16'sb0001001000110001;\n  assign DirectLookupTable_1[3007] = 16'sb0001001000110010;\n  assign DirectLookupTable_1[3008] = 16'sb0001001000110100;\n  assign DirectLookupTable_1[3009] = 16'sb0001001000110101;\n  assign DirectLookupTable_1[3010] = 16'sb0001001000110111;\n  assign DirectLookupTable_1[3011] = 16'sb0001001000111000;\n  assign DirectLookupTable_1[3012] = 16'sb0001001000111010;\n  assign DirectLookupTable_1[3013] = 16'sb0001001000111011;\n  assign DirectLookupTable_1[3014] = 16'sb0001001000111101;\n  assign DirectLookupTable_1[3015] = 16'sb0001001000111110;\n  assign DirectLookupTable_1[3016] = 16'sb0001001001000000;\n  assign DirectLookupTable_1[3017] = 16'sb0001001001000001;\n  assign DirectLookupTable_1[3018] = 16'sb0001001001000011;\n  assign DirectLookupTable_1[3019] = 16'sb0001001001000100;\n  assign DirectLookupTable_1[3020] = 16'sb0001001001000110;\n  assign DirectLookupTable_1[3021] = 16'sb0001001001000111;\n  assign DirectLookupTable_1[3022] = 16'sb0001001001001001;\n  assign DirectLookupTable_1[3023] = 16'sb0001001001001010;\n  assign DirectLookupTable_1[3024] = 16'sb0001001001001100;\n  assign DirectLookupTable_1[3025] = 16'sb0001001001001101;\n  assign DirectLookupTable_1[3026] = 16'sb0001001001001111;\n  assign DirectLookupTable_1[3027] = 16'sb0001001001010000;\n  assign DirectLookupTable_1[3028] = 16'sb0001001001010010;\n  assign DirectLookupTable_1[3029] = 16'sb0001001001010011;\n  assign DirectLookupTable_1[3030] = 16'sb0001001001010101;\n  assign DirectLookupTable_1[3031] = 16'sb0001001001010110;\n  assign DirectLookupTable_1[3032] = 16'sb0001001001011000;\n  assign DirectLookupTable_1[3033] = 16'sb0001001001011001;\n  assign DirectLookupTable_1[3034] = 16'sb0001001001011011;\n  assign DirectLookupTable_1[3035] = 16'sb0001001001011100;\n  assign DirectLookupTable_1[3036] = 16'sb0001001001011110;\n  assign DirectLookupTable_1[3037] = 16'sb0001001001011111;\n  assign DirectLookupTable_1[3038] = 16'sb0001001001100001;\n  assign DirectLookupTable_1[3039] = 16'sb0001001001100010;\n  assign DirectLookupTable_1[3040] = 16'sb0001001001100100;\n  assign DirectLookupTable_1[3041] = 16'sb0001001001100101;\n  assign DirectLookupTable_1[3042] = 16'sb0001001001100111;\n  assign DirectLookupTable_1[3043] = 16'sb0001001001101000;\n  assign DirectLookupTable_1[3044] = 16'sb0001001001101010;\n  assign DirectLookupTable_1[3045] = 16'sb0001001001101011;\n  assign DirectLookupTable_1[3046] = 16'sb0001001001101101;\n  assign DirectLookupTable_1[3047] = 16'sb0001001001101110;\n  assign DirectLookupTable_1[3048] = 16'sb0001001001110000;\n  assign DirectLookupTable_1[3049] = 16'sb0001001001110001;\n  assign DirectLookupTable_1[3050] = 16'sb0001001001110011;\n  assign DirectLookupTable_1[3051] = 16'sb0001001001110100;\n  assign DirectLookupTable_1[3052] = 16'sb0001001001110110;\n  assign DirectLookupTable_1[3053] = 16'sb0001001001110111;\n  assign DirectLookupTable_1[3054] = 16'sb0001001001111001;\n  assign DirectLookupTable_1[3055] = 16'sb0001001001111010;\n  assign DirectLookupTable_1[3056] = 16'sb0001001001111100;\n  assign DirectLookupTable_1[3057] = 16'sb0001001001111101;\n  assign DirectLookupTable_1[3058] = 16'sb0001001001111111;\n  assign DirectLookupTable_1[3059] = 16'sb0001001010000000;\n  assign DirectLookupTable_1[3060] = 16'sb0001001010000010;\n  assign DirectLookupTable_1[3061] = 16'sb0001001010000011;\n  assign DirectLookupTable_1[3062] = 16'sb0001001010000101;\n  assign DirectLookupTable_1[3063] = 16'sb0001001010000110;\n  assign DirectLookupTable_1[3064] = 16'sb0001001010001000;\n  assign DirectLookupTable_1[3065] = 16'sb0001001010001010;\n  assign DirectLookupTable_1[3066] = 16'sb0001001010001011;\n  assign DirectLookupTable_1[3067] = 16'sb0001001010001101;\n  assign DirectLookupTable_1[3068] = 16'sb0001001010001110;\n  assign DirectLookupTable_1[3069] = 16'sb0001001010010000;\n  assign DirectLookupTable_1[3070] = 16'sb0001001010010001;\n  assign DirectLookupTable_1[3071] = 16'sb0001001010010011;\n  assign DirectLookupTable_1[3072] = 16'sb0001001010010100;\n  assign DirectLookupTable_1[3073] = 16'sb0001001010010110;\n  assign DirectLookupTable_1[3074] = 16'sb0001001010010111;\n  assign DirectLookupTable_1[3075] = 16'sb0001001010011001;\n  assign DirectLookupTable_1[3076] = 16'sb0001001010011010;\n  assign DirectLookupTable_1[3077] = 16'sb0001001010011100;\n  assign DirectLookupTable_1[3078] = 16'sb0001001010011101;\n  assign DirectLookupTable_1[3079] = 16'sb0001001010011111;\n  assign DirectLookupTable_1[3080] = 16'sb0001001010100000;\n  assign DirectLookupTable_1[3081] = 16'sb0001001010100010;\n  assign DirectLookupTable_1[3082] = 16'sb0001001010100011;\n  assign DirectLookupTable_1[3083] = 16'sb0001001010100101;\n  assign DirectLookupTable_1[3084] = 16'sb0001001010100110;\n  assign DirectLookupTable_1[3085] = 16'sb0001001010101000;\n  assign DirectLookupTable_1[3086] = 16'sb0001001010101001;\n  assign DirectLookupTable_1[3087] = 16'sb0001001010101011;\n  assign DirectLookupTable_1[3088] = 16'sb0001001010101100;\n  assign DirectLookupTable_1[3089] = 16'sb0001001010101110;\n  assign DirectLookupTable_1[3090] = 16'sb0001001010101111;\n  assign DirectLookupTable_1[3091] = 16'sb0001001010110001;\n  assign DirectLookupTable_1[3092] = 16'sb0001001010110010;\n  assign DirectLookupTable_1[3093] = 16'sb0001001010110100;\n  assign DirectLookupTable_1[3094] = 16'sb0001001010110101;\n  assign DirectLookupTable_1[3095] = 16'sb0001001010110111;\n  assign DirectLookupTable_1[3096] = 16'sb0001001010111000;\n  assign DirectLookupTable_1[3097] = 16'sb0001001010111010;\n  assign DirectLookupTable_1[3098] = 16'sb0001001010111011;\n  assign DirectLookupTable_1[3099] = 16'sb0001001010111101;\n  assign DirectLookupTable_1[3100] = 16'sb0001001010111110;\n  assign DirectLookupTable_1[3101] = 16'sb0001001011000000;\n  assign DirectLookupTable_1[3102] = 16'sb0001001011000001;\n  assign DirectLookupTable_1[3103] = 16'sb0001001011000011;\n  assign DirectLookupTable_1[3104] = 16'sb0001001011000100;\n  assign DirectLookupTable_1[3105] = 16'sb0001001011000110;\n  assign DirectLookupTable_1[3106] = 16'sb0001001011000111;\n  assign DirectLookupTable_1[3107] = 16'sb0001001011001001;\n  assign DirectLookupTable_1[3108] = 16'sb0001001011001010;\n  assign DirectLookupTable_1[3109] = 16'sb0001001011001100;\n  assign DirectLookupTable_1[3110] = 16'sb0001001011001101;\n  assign DirectLookupTable_1[3111] = 16'sb0001001011001111;\n  assign DirectLookupTable_1[3112] = 16'sb0001001011010000;\n  assign DirectLookupTable_1[3113] = 16'sb0001001011010010;\n  assign DirectLookupTable_1[3114] = 16'sb0001001011010011;\n  assign DirectLookupTable_1[3115] = 16'sb0001001011010101;\n  assign DirectLookupTable_1[3116] = 16'sb0001001011010110;\n  assign DirectLookupTable_1[3117] = 16'sb0001001011011000;\n  assign DirectLookupTable_1[3118] = 16'sb0001001011011001;\n  assign DirectLookupTable_1[3119] = 16'sb0001001011011011;\n  assign DirectLookupTable_1[3120] = 16'sb0001001011011100;\n  assign DirectLookupTable_1[3121] = 16'sb0001001011011110;\n  assign DirectLookupTable_1[3122] = 16'sb0001001011011111;\n  assign DirectLookupTable_1[3123] = 16'sb0001001011100001;\n  assign DirectLookupTable_1[3124] = 16'sb0001001011100010;\n  assign DirectLookupTable_1[3125] = 16'sb0001001011100100;\n  assign DirectLookupTable_1[3126] = 16'sb0001001011100101;\n  assign DirectLookupTable_1[3127] = 16'sb0001001011100111;\n  assign DirectLookupTable_1[3128] = 16'sb0001001011101000;\n  assign DirectLookupTable_1[3129] = 16'sb0001001011101010;\n  assign DirectLookupTable_1[3130] = 16'sb0001001011101011;\n  assign DirectLookupTable_1[3131] = 16'sb0001001011101101;\n  assign DirectLookupTable_1[3132] = 16'sb0001001011101110;\n  assign DirectLookupTable_1[3133] = 16'sb0001001011110000;\n  assign DirectLookupTable_1[3134] = 16'sb0001001011110001;\n  assign DirectLookupTable_1[3135] = 16'sb0001001011110011;\n  assign DirectLookupTable_1[3136] = 16'sb0001001011110100;\n  assign DirectLookupTable_1[3137] = 16'sb0001001011110110;\n  assign DirectLookupTable_1[3138] = 16'sb0001001011110111;\n  assign DirectLookupTable_1[3139] = 16'sb0001001011111001;\n  assign DirectLookupTable_1[3140] = 16'sb0001001011111010;\n  assign DirectLookupTable_1[3141] = 16'sb0001001011111100;\n  assign DirectLookupTable_1[3142] = 16'sb0001001011111101;\n  assign DirectLookupTable_1[3143] = 16'sb0001001011111111;\n  assign DirectLookupTable_1[3144] = 16'sb0001001100000000;\n  assign DirectLookupTable_1[3145] = 16'sb0001001100000010;\n  assign DirectLookupTable_1[3146] = 16'sb0001001100000011;\n  assign DirectLookupTable_1[3147] = 16'sb0001001100000101;\n  assign DirectLookupTable_1[3148] = 16'sb0001001100000110;\n  assign DirectLookupTable_1[3149] = 16'sb0001001100001000;\n  assign DirectLookupTable_1[3150] = 16'sb0001001100001001;\n  assign DirectLookupTable_1[3151] = 16'sb0001001100001011;\n  assign DirectLookupTable_1[3152] = 16'sb0001001100001100;\n  assign DirectLookupTable_1[3153] = 16'sb0001001100001110;\n  assign DirectLookupTable_1[3154] = 16'sb0001001100001111;\n  assign DirectLookupTable_1[3155] = 16'sb0001001100010001;\n  assign DirectLookupTable_1[3156] = 16'sb0001001100010010;\n  assign DirectLookupTable_1[3157] = 16'sb0001001100010100;\n  assign DirectLookupTable_1[3158] = 16'sb0001001100010101;\n  assign DirectLookupTable_1[3159] = 16'sb0001001100010111;\n  assign DirectLookupTable_1[3160] = 16'sb0001001100011000;\n  assign DirectLookupTable_1[3161] = 16'sb0001001100011010;\n  assign DirectLookupTable_1[3162] = 16'sb0001001100011011;\n  assign DirectLookupTable_1[3163] = 16'sb0001001100011101;\n  assign DirectLookupTable_1[3164] = 16'sb0001001100011110;\n  assign DirectLookupTable_1[3165] = 16'sb0001001100100000;\n  assign DirectLookupTable_1[3166] = 16'sb0001001100100001;\n  assign DirectLookupTable_1[3167] = 16'sb0001001100100011;\n  assign DirectLookupTable_1[3168] = 16'sb0001001100100100;\n  assign DirectLookupTable_1[3169] = 16'sb0001001100100110;\n  assign DirectLookupTable_1[3170] = 16'sb0001001100100111;\n  assign DirectLookupTable_1[3171] = 16'sb0001001100101001;\n  assign DirectLookupTable_1[3172] = 16'sb0001001100101010;\n  assign DirectLookupTable_1[3173] = 16'sb0001001100101100;\n  assign DirectLookupTable_1[3174] = 16'sb0001001100101101;\n  assign DirectLookupTable_1[3175] = 16'sb0001001100101111;\n  assign DirectLookupTable_1[3176] = 16'sb0001001100110000;\n  assign DirectLookupTable_1[3177] = 16'sb0001001100110010;\n  assign DirectLookupTable_1[3178] = 16'sb0001001100110011;\n  assign DirectLookupTable_1[3179] = 16'sb0001001100110101;\n  assign DirectLookupTable_1[3180] = 16'sb0001001100110110;\n  assign DirectLookupTable_1[3181] = 16'sb0001001100111000;\n  assign DirectLookupTable_1[3182] = 16'sb0001001100111001;\n  assign DirectLookupTable_1[3183] = 16'sb0001001100111011;\n  assign DirectLookupTable_1[3184] = 16'sb0001001100111100;\n  assign DirectLookupTable_1[3185] = 16'sb0001001100111110;\n  assign DirectLookupTable_1[3186] = 16'sb0001001100111111;\n  assign DirectLookupTable_1[3187] = 16'sb0001001101000001;\n  assign DirectLookupTable_1[3188] = 16'sb0001001101000010;\n  assign DirectLookupTable_1[3189] = 16'sb0001001101000100;\n  assign DirectLookupTable_1[3190] = 16'sb0001001101000101;\n  assign DirectLookupTable_1[3191] = 16'sb0001001101000111;\n  assign DirectLookupTable_1[3192] = 16'sb0001001101001000;\n  assign DirectLookupTable_1[3193] = 16'sb0001001101001010;\n  assign DirectLookupTable_1[3194] = 16'sb0001001101001011;\n  assign DirectLookupTable_1[3195] = 16'sb0001001101001101;\n  assign DirectLookupTable_1[3196] = 16'sb0001001101001110;\n  assign DirectLookupTable_1[3197] = 16'sb0001001101010000;\n  assign DirectLookupTable_1[3198] = 16'sb0001001101010001;\n  assign DirectLookupTable_1[3199] = 16'sb0001001101010011;\n  assign DirectLookupTable_1[3200] = 16'sb0001001101010100;\n  assign DirectLookupTable_1[3201] = 16'sb0001001101010110;\n  assign DirectLookupTable_1[3202] = 16'sb0001001101010111;\n  assign DirectLookupTable_1[3203] = 16'sb0001001101011001;\n  assign DirectLookupTable_1[3204] = 16'sb0001001101011010;\n  assign DirectLookupTable_1[3205] = 16'sb0001001101011100;\n  assign DirectLookupTable_1[3206] = 16'sb0001001101011101;\n  assign DirectLookupTable_1[3207] = 16'sb0001001101011111;\n  assign DirectLookupTable_1[3208] = 16'sb0001001101100000;\n  assign DirectLookupTable_1[3209] = 16'sb0001001101100010;\n  assign DirectLookupTable_1[3210] = 16'sb0001001101100011;\n  assign DirectLookupTable_1[3211] = 16'sb0001001101100101;\n  assign DirectLookupTable_1[3212] = 16'sb0001001101100110;\n  assign DirectLookupTable_1[3213] = 16'sb0001001101101000;\n  assign DirectLookupTable_1[3214] = 16'sb0001001101101001;\n  assign DirectLookupTable_1[3215] = 16'sb0001001101101011;\n  assign DirectLookupTable_1[3216] = 16'sb0001001101101100;\n  assign DirectLookupTable_1[3217] = 16'sb0001001101101110;\n  assign DirectLookupTable_1[3218] = 16'sb0001001101101111;\n  assign DirectLookupTable_1[3219] = 16'sb0001001101110001;\n  assign DirectLookupTable_1[3220] = 16'sb0001001101110010;\n  assign DirectLookupTable_1[3221] = 16'sb0001001101110100;\n  assign DirectLookupTable_1[3222] = 16'sb0001001101110101;\n  assign DirectLookupTable_1[3223] = 16'sb0001001101110110;\n  assign DirectLookupTable_1[3224] = 16'sb0001001101111000;\n  assign DirectLookupTable_1[3225] = 16'sb0001001101111001;\n  assign DirectLookupTable_1[3226] = 16'sb0001001101111011;\n  assign DirectLookupTable_1[3227] = 16'sb0001001101111100;\n  assign DirectLookupTable_1[3228] = 16'sb0001001101111110;\n  assign DirectLookupTable_1[3229] = 16'sb0001001101111111;\n  assign DirectLookupTable_1[3230] = 16'sb0001001110000001;\n  assign DirectLookupTable_1[3231] = 16'sb0001001110000010;\n  assign DirectLookupTable_1[3232] = 16'sb0001001110000100;\n  assign DirectLookupTable_1[3233] = 16'sb0001001110000101;\n  assign DirectLookupTable_1[3234] = 16'sb0001001110000111;\n  assign DirectLookupTable_1[3235] = 16'sb0001001110001000;\n  assign DirectLookupTable_1[3236] = 16'sb0001001110001010;\n  assign DirectLookupTable_1[3237] = 16'sb0001001110001011;\n  assign DirectLookupTable_1[3238] = 16'sb0001001110001101;\n  assign DirectLookupTable_1[3239] = 16'sb0001001110001110;\n  assign DirectLookupTable_1[3240] = 16'sb0001001110010000;\n  assign DirectLookupTable_1[3241] = 16'sb0001001110010001;\n  assign DirectLookupTable_1[3242] = 16'sb0001001110010011;\n  assign DirectLookupTable_1[3243] = 16'sb0001001110010100;\n  assign DirectLookupTable_1[3244] = 16'sb0001001110010110;\n  assign DirectLookupTable_1[3245] = 16'sb0001001110010111;\n  assign DirectLookupTable_1[3246] = 16'sb0001001110011001;\n  assign DirectLookupTable_1[3247] = 16'sb0001001110011010;\n  assign DirectLookupTable_1[3248] = 16'sb0001001110011100;\n  assign DirectLookupTable_1[3249] = 16'sb0001001110011101;\n  assign DirectLookupTable_1[3250] = 16'sb0001001110011111;\n  assign DirectLookupTable_1[3251] = 16'sb0001001110100000;\n  assign DirectLookupTable_1[3252] = 16'sb0001001110100010;\n  assign DirectLookupTable_1[3253] = 16'sb0001001110100011;\n  assign DirectLookupTable_1[3254] = 16'sb0001001110100101;\n  assign DirectLookupTable_1[3255] = 16'sb0001001110100110;\n  assign DirectLookupTable_1[3256] = 16'sb0001001110101000;\n  assign DirectLookupTable_1[3257] = 16'sb0001001110101001;\n  assign DirectLookupTable_1[3258] = 16'sb0001001110101011;\n  assign DirectLookupTable_1[3259] = 16'sb0001001110101100;\n  assign DirectLookupTable_1[3260] = 16'sb0001001110101110;\n  assign DirectLookupTable_1[3261] = 16'sb0001001110101111;\n  assign DirectLookupTable_1[3262] = 16'sb0001001110110001;\n  assign DirectLookupTable_1[3263] = 16'sb0001001110110010;\n  assign DirectLookupTable_1[3264] = 16'sb0001001110110100;\n  assign DirectLookupTable_1[3265] = 16'sb0001001110110101;\n  assign DirectLookupTable_1[3266] = 16'sb0001001110110111;\n  assign DirectLookupTable_1[3267] = 16'sb0001001110111000;\n  assign DirectLookupTable_1[3268] = 16'sb0001001110111010;\n  assign DirectLookupTable_1[3269] = 16'sb0001001110111011;\n  assign DirectLookupTable_1[3270] = 16'sb0001001110111101;\n  assign DirectLookupTable_1[3271] = 16'sb0001001110111110;\n  assign DirectLookupTable_1[3272] = 16'sb0001001111000000;\n  assign DirectLookupTable_1[3273] = 16'sb0001001111000001;\n  assign DirectLookupTable_1[3274] = 16'sb0001001111000011;\n  assign DirectLookupTable_1[3275] = 16'sb0001001111000100;\n  assign DirectLookupTable_1[3276] = 16'sb0001001111000110;\n  assign DirectLookupTable_1[3277] = 16'sb0001001111000111;\n  assign DirectLookupTable_1[3278] = 16'sb0001001111001001;\n  assign DirectLookupTable_1[3279] = 16'sb0001001111001010;\n  assign DirectLookupTable_1[3280] = 16'sb0001001111001100;\n  assign DirectLookupTable_1[3281] = 16'sb0001001111001101;\n  assign DirectLookupTable_1[3282] = 16'sb0001001111001111;\n  assign DirectLookupTable_1[3283] = 16'sb0001001111010000;\n  assign DirectLookupTable_1[3284] = 16'sb0001001111010010;\n  assign DirectLookupTable_1[3285] = 16'sb0001001111010011;\n  assign DirectLookupTable_1[3286] = 16'sb0001001111010101;\n  assign DirectLookupTable_1[3287] = 16'sb0001001111010110;\n  assign DirectLookupTable_1[3288] = 16'sb0001001111011000;\n  assign DirectLookupTable_1[3289] = 16'sb0001001111011001;\n  assign DirectLookupTable_1[3290] = 16'sb0001001111011011;\n  assign DirectLookupTable_1[3291] = 16'sb0001001111011100;\n  assign DirectLookupTable_1[3292] = 16'sb0001001111011110;\n  assign DirectLookupTable_1[3293] = 16'sb0001001111011111;\n  assign DirectLookupTable_1[3294] = 16'sb0001001111100001;\n  assign DirectLookupTable_1[3295] = 16'sb0001001111100010;\n  assign DirectLookupTable_1[3296] = 16'sb0001001111100100;\n  assign DirectLookupTable_1[3297] = 16'sb0001001111100101;\n  assign DirectLookupTable_1[3298] = 16'sb0001001111100111;\n  assign DirectLookupTable_1[3299] = 16'sb0001001111101000;\n  assign DirectLookupTable_1[3300] = 16'sb0001001111101010;\n  assign DirectLookupTable_1[3301] = 16'sb0001001111101011;\n  assign DirectLookupTable_1[3302] = 16'sb0001001111101101;\n  assign DirectLookupTable_1[3303] = 16'sb0001001111101110;\n  assign DirectLookupTable_1[3304] = 16'sb0001001111110000;\n  assign DirectLookupTable_1[3305] = 16'sb0001001111110001;\n  assign DirectLookupTable_1[3306] = 16'sb0001001111110011;\n  assign DirectLookupTable_1[3307] = 16'sb0001001111110100;\n  assign DirectLookupTable_1[3308] = 16'sb0001001111110110;\n  assign DirectLookupTable_1[3309] = 16'sb0001001111110111;\n  assign DirectLookupTable_1[3310] = 16'sb0001001111111001;\n  assign DirectLookupTable_1[3311] = 16'sb0001001111111010;\n  assign DirectLookupTable_1[3312] = 16'sb0001001111111011;\n  assign DirectLookupTable_1[3313] = 16'sb0001001111111101;\n  assign DirectLookupTable_1[3314] = 16'sb0001001111111110;\n  assign DirectLookupTable_1[3315] = 16'sb0001010000000000;\n  assign DirectLookupTable_1[3316] = 16'sb0001010000000001;\n  assign DirectLookupTable_1[3317] = 16'sb0001010000000011;\n  assign DirectLookupTable_1[3318] = 16'sb0001010000000100;\n  assign DirectLookupTable_1[3319] = 16'sb0001010000000110;\n  assign DirectLookupTable_1[3320] = 16'sb0001010000000111;\n  assign DirectLookupTable_1[3321] = 16'sb0001010000001001;\n  assign DirectLookupTable_1[3322] = 16'sb0001010000001010;\n  assign DirectLookupTable_1[3323] = 16'sb0001010000001100;\n  assign DirectLookupTable_1[3324] = 16'sb0001010000001101;\n  assign DirectLookupTable_1[3325] = 16'sb0001010000001111;\n  assign DirectLookupTable_1[3326] = 16'sb0001010000010000;\n  assign DirectLookupTable_1[3327] = 16'sb0001010000010010;\n  assign DirectLookupTable_1[3328] = 16'sb0001010000010011;\n  assign DirectLookupTable_1[3329] = 16'sb0001010000010101;\n  assign DirectLookupTable_1[3330] = 16'sb0001010000010110;\n  assign DirectLookupTable_1[3331] = 16'sb0001010000011000;\n  assign DirectLookupTable_1[3332] = 16'sb0001010000011001;\n  assign DirectLookupTable_1[3333] = 16'sb0001010000011011;\n  assign DirectLookupTable_1[3334] = 16'sb0001010000011100;\n  assign DirectLookupTable_1[3335] = 16'sb0001010000011110;\n  assign DirectLookupTable_1[3336] = 16'sb0001010000011111;\n  assign DirectLookupTable_1[3337] = 16'sb0001010000100001;\n  assign DirectLookupTable_1[3338] = 16'sb0001010000100010;\n  assign DirectLookupTable_1[3339] = 16'sb0001010000100100;\n  assign DirectLookupTable_1[3340] = 16'sb0001010000100101;\n  assign DirectLookupTable_1[3341] = 16'sb0001010000100111;\n  assign DirectLookupTable_1[3342] = 16'sb0001010000101000;\n  assign DirectLookupTable_1[3343] = 16'sb0001010000101010;\n  assign DirectLookupTable_1[3344] = 16'sb0001010000101011;\n  assign DirectLookupTable_1[3345] = 16'sb0001010000101101;\n  assign DirectLookupTable_1[3346] = 16'sb0001010000101110;\n  assign DirectLookupTable_1[3347] = 16'sb0001010000110000;\n  assign DirectLookupTable_1[3348] = 16'sb0001010000110001;\n  assign DirectLookupTable_1[3349] = 16'sb0001010000110011;\n  assign DirectLookupTable_1[3350] = 16'sb0001010000110100;\n  assign DirectLookupTable_1[3351] = 16'sb0001010000110110;\n  assign DirectLookupTable_1[3352] = 16'sb0001010000110111;\n  assign DirectLookupTable_1[3353] = 16'sb0001010000111001;\n  assign DirectLookupTable_1[3354] = 16'sb0001010000111010;\n  assign DirectLookupTable_1[3355] = 16'sb0001010000111100;\n  assign DirectLookupTable_1[3356] = 16'sb0001010000111101;\n  assign DirectLookupTable_1[3357] = 16'sb0001010000111111;\n  assign DirectLookupTable_1[3358] = 16'sb0001010001000000;\n  assign DirectLookupTable_1[3359] = 16'sb0001010001000010;\n  assign DirectLookupTable_1[3360] = 16'sb0001010001000011;\n  assign DirectLookupTable_1[3361] = 16'sb0001010001000101;\n  assign DirectLookupTable_1[3362] = 16'sb0001010001000110;\n  assign DirectLookupTable_1[3363] = 16'sb0001010001001000;\n  assign DirectLookupTable_1[3364] = 16'sb0001010001001001;\n  assign DirectLookupTable_1[3365] = 16'sb0001010001001011;\n  assign DirectLookupTable_1[3366] = 16'sb0001010001001100;\n  assign DirectLookupTable_1[3367] = 16'sb0001010001001101;\n  assign DirectLookupTable_1[3368] = 16'sb0001010001001111;\n  assign DirectLookupTable_1[3369] = 16'sb0001010001010000;\n  assign DirectLookupTable_1[3370] = 16'sb0001010001010010;\n  assign DirectLookupTable_1[3371] = 16'sb0001010001010011;\n  assign DirectLookupTable_1[3372] = 16'sb0001010001010101;\n  assign DirectLookupTable_1[3373] = 16'sb0001010001010110;\n  assign DirectLookupTable_1[3374] = 16'sb0001010001011000;\n  assign DirectLookupTable_1[3375] = 16'sb0001010001011001;\n  assign DirectLookupTable_1[3376] = 16'sb0001010001011011;\n  assign DirectLookupTable_1[3377] = 16'sb0001010001011100;\n  assign DirectLookupTable_1[3378] = 16'sb0001010001011110;\n  assign DirectLookupTable_1[3379] = 16'sb0001010001011111;\n  assign DirectLookupTable_1[3380] = 16'sb0001010001100001;\n  assign DirectLookupTable_1[3381] = 16'sb0001010001100010;\n  assign DirectLookupTable_1[3382] = 16'sb0001010001100100;\n  assign DirectLookupTable_1[3383] = 16'sb0001010001100101;\n  assign DirectLookupTable_1[3384] = 16'sb0001010001100111;\n  assign DirectLookupTable_1[3385] = 16'sb0001010001101000;\n  assign DirectLookupTable_1[3386] = 16'sb0001010001101010;\n  assign DirectLookupTable_1[3387] = 16'sb0001010001101011;\n  assign DirectLookupTable_1[3388] = 16'sb0001010001101101;\n  assign DirectLookupTable_1[3389] = 16'sb0001010001101110;\n  assign DirectLookupTable_1[3390] = 16'sb0001010001110000;\n  assign DirectLookupTable_1[3391] = 16'sb0001010001110001;\n  assign DirectLookupTable_1[3392] = 16'sb0001010001110011;\n  assign DirectLookupTable_1[3393] = 16'sb0001010001110100;\n  assign DirectLookupTable_1[3394] = 16'sb0001010001110110;\n  assign DirectLookupTable_1[3395] = 16'sb0001010001110111;\n  assign DirectLookupTable_1[3396] = 16'sb0001010001111001;\n  assign DirectLookupTable_1[3397] = 16'sb0001010001111010;\n  assign DirectLookupTable_1[3398] = 16'sb0001010001111100;\n  assign DirectLookupTable_1[3399] = 16'sb0001010001111101;\n  assign DirectLookupTable_1[3400] = 16'sb0001010001111111;\n  assign DirectLookupTable_1[3401] = 16'sb0001010010000000;\n  assign DirectLookupTable_1[3402] = 16'sb0001010010000010;\n  assign DirectLookupTable_1[3403] = 16'sb0001010010000011;\n  assign DirectLookupTable_1[3404] = 16'sb0001010010000101;\n  assign DirectLookupTable_1[3405] = 16'sb0001010010000110;\n  assign DirectLookupTable_1[3406] = 16'sb0001010010001000;\n  assign DirectLookupTable_1[3407] = 16'sb0001010010001001;\n  assign DirectLookupTable_1[3408] = 16'sb0001010010001011;\n  assign DirectLookupTable_1[3409] = 16'sb0001010010001100;\n  assign DirectLookupTable_1[3410] = 16'sb0001010010001110;\n  assign DirectLookupTable_1[3411] = 16'sb0001010010001111;\n  assign DirectLookupTable_1[3412] = 16'sb0001010010010000;\n  assign DirectLookupTable_1[3413] = 16'sb0001010010010010;\n  assign DirectLookupTable_1[3414] = 16'sb0001010010010011;\n  assign DirectLookupTable_1[3415] = 16'sb0001010010010101;\n  assign DirectLookupTable_1[3416] = 16'sb0001010010010110;\n  assign DirectLookupTable_1[3417] = 16'sb0001010010011000;\n  assign DirectLookupTable_1[3418] = 16'sb0001010010011001;\n  assign DirectLookupTable_1[3419] = 16'sb0001010010011011;\n  assign DirectLookupTable_1[3420] = 16'sb0001010010011100;\n  assign DirectLookupTable_1[3421] = 16'sb0001010010011110;\n  assign DirectLookupTable_1[3422] = 16'sb0001010010011111;\n  assign DirectLookupTable_1[3423] = 16'sb0001010010100001;\n  assign DirectLookupTable_1[3424] = 16'sb0001010010100010;\n  assign DirectLookupTable_1[3425] = 16'sb0001010010100100;\n  assign DirectLookupTable_1[3426] = 16'sb0001010010100101;\n  assign DirectLookupTable_1[3427] = 16'sb0001010010100111;\n  assign DirectLookupTable_1[3428] = 16'sb0001010010101000;\n  assign DirectLookupTable_1[3429] = 16'sb0001010010101010;\n  assign DirectLookupTable_1[3430] = 16'sb0001010010101011;\n  assign DirectLookupTable_1[3431] = 16'sb0001010010101101;\n  assign DirectLookupTable_1[3432] = 16'sb0001010010101110;\n  assign DirectLookupTable_1[3433] = 16'sb0001010010110000;\n  assign DirectLookupTable_1[3434] = 16'sb0001010010110001;\n  assign DirectLookupTable_1[3435] = 16'sb0001010010110011;\n  assign DirectLookupTable_1[3436] = 16'sb0001010010110100;\n  assign DirectLookupTable_1[3437] = 16'sb0001010010110110;\n  assign DirectLookupTable_1[3438] = 16'sb0001010010110111;\n  assign DirectLookupTable_1[3439] = 16'sb0001010010111001;\n  assign DirectLookupTable_1[3440] = 16'sb0001010010111010;\n  assign DirectLookupTable_1[3441] = 16'sb0001010010111100;\n  assign DirectLookupTable_1[3442] = 16'sb0001010010111101;\n  assign DirectLookupTable_1[3443] = 16'sb0001010010111111;\n  assign DirectLookupTable_1[3444] = 16'sb0001010011000000;\n  assign DirectLookupTable_1[3445] = 16'sb0001010011000010;\n  assign DirectLookupTable_1[3446] = 16'sb0001010011000011;\n  assign DirectLookupTable_1[3447] = 16'sb0001010011000101;\n  assign DirectLookupTable_1[3448] = 16'sb0001010011000110;\n  assign DirectLookupTable_1[3449] = 16'sb0001010011000111;\n  assign DirectLookupTable_1[3450] = 16'sb0001010011001001;\n  assign DirectLookupTable_1[3451] = 16'sb0001010011001010;\n  assign DirectLookupTable_1[3452] = 16'sb0001010011001100;\n  assign DirectLookupTable_1[3453] = 16'sb0001010011001101;\n  assign DirectLookupTable_1[3454] = 16'sb0001010011001111;\n  assign DirectLookupTable_1[3455] = 16'sb0001010011010000;\n  assign DirectLookupTable_1[3456] = 16'sb0001010011010010;\n  assign DirectLookupTable_1[3457] = 16'sb0001010011010011;\n  assign DirectLookupTable_1[3458] = 16'sb0001010011010101;\n  assign DirectLookupTable_1[3459] = 16'sb0001010011010110;\n  assign DirectLookupTable_1[3460] = 16'sb0001010011011000;\n  assign DirectLookupTable_1[3461] = 16'sb0001010011011001;\n  assign DirectLookupTable_1[3462] = 16'sb0001010011011011;\n  assign DirectLookupTable_1[3463] = 16'sb0001010011011100;\n  assign DirectLookupTable_1[3464] = 16'sb0001010011011110;\n  assign DirectLookupTable_1[3465] = 16'sb0001010011011111;\n  assign DirectLookupTable_1[3466] = 16'sb0001010011100001;\n  assign DirectLookupTable_1[3467] = 16'sb0001010011100010;\n  assign DirectLookupTable_1[3468] = 16'sb0001010011100100;\n  assign DirectLookupTable_1[3469] = 16'sb0001010011100101;\n  assign DirectLookupTable_1[3470] = 16'sb0001010011100111;\n  assign DirectLookupTable_1[3471] = 16'sb0001010011101000;\n  assign DirectLookupTable_1[3472] = 16'sb0001010011101010;\n  assign DirectLookupTable_1[3473] = 16'sb0001010011101011;\n  assign DirectLookupTable_1[3474] = 16'sb0001010011101101;\n  assign DirectLookupTable_1[3475] = 16'sb0001010011101110;\n  assign DirectLookupTable_1[3476] = 16'sb0001010011110000;\n  assign DirectLookupTable_1[3477] = 16'sb0001010011110001;\n  assign DirectLookupTable_1[3478] = 16'sb0001010011110011;\n  assign DirectLookupTable_1[3479] = 16'sb0001010011110100;\n  assign DirectLookupTable_1[3480] = 16'sb0001010011110110;\n  assign DirectLookupTable_1[3481] = 16'sb0001010011110111;\n  assign DirectLookupTable_1[3482] = 16'sb0001010011111000;\n  assign DirectLookupTable_1[3483] = 16'sb0001010011111010;\n  assign DirectLookupTable_1[3484] = 16'sb0001010011111011;\n  assign DirectLookupTable_1[3485] = 16'sb0001010011111101;\n  assign DirectLookupTable_1[3486] = 16'sb0001010011111110;\n  assign DirectLookupTable_1[3487] = 16'sb0001010100000000;\n  assign DirectLookupTable_1[3488] = 16'sb0001010100000001;\n  assign DirectLookupTable_1[3489] = 16'sb0001010100000011;\n  assign DirectLookupTable_1[3490] = 16'sb0001010100000100;\n  assign DirectLookupTable_1[3491] = 16'sb0001010100000110;\n  assign DirectLookupTable_1[3492] = 16'sb0001010100000111;\n  assign DirectLookupTable_1[3493] = 16'sb0001010100001001;\n  assign DirectLookupTable_1[3494] = 16'sb0001010100001010;\n  assign DirectLookupTable_1[3495] = 16'sb0001010100001100;\n  assign DirectLookupTable_1[3496] = 16'sb0001010100001101;\n  assign DirectLookupTable_1[3497] = 16'sb0001010100001111;\n  assign DirectLookupTable_1[3498] = 16'sb0001010100010000;\n  assign DirectLookupTable_1[3499] = 16'sb0001010100010010;\n  assign DirectLookupTable_1[3500] = 16'sb0001010100010011;\n  assign DirectLookupTable_1[3501] = 16'sb0001010100010101;\n  assign DirectLookupTable_1[3502] = 16'sb0001010100010110;\n  assign DirectLookupTable_1[3503] = 16'sb0001010100011000;\n  assign DirectLookupTable_1[3504] = 16'sb0001010100011001;\n  assign DirectLookupTable_1[3505] = 16'sb0001010100011011;\n  assign DirectLookupTable_1[3506] = 16'sb0001010100011100;\n  assign DirectLookupTable_1[3507] = 16'sb0001010100011110;\n  assign DirectLookupTable_1[3508] = 16'sb0001010100011111;\n  assign DirectLookupTable_1[3509] = 16'sb0001010100100001;\n  assign DirectLookupTable_1[3510] = 16'sb0001010100100010;\n  assign DirectLookupTable_1[3511] = 16'sb0001010100100100;\n  assign DirectLookupTable_1[3512] = 16'sb0001010100100101;\n  assign DirectLookupTable_1[3513] = 16'sb0001010100100110;\n  assign DirectLookupTable_1[3514] = 16'sb0001010100101000;\n  assign DirectLookupTable_1[3515] = 16'sb0001010100101001;\n  assign DirectLookupTable_1[3516] = 16'sb0001010100101011;\n  assign DirectLookupTable_1[3517] = 16'sb0001010100101100;\n  assign DirectLookupTable_1[3518] = 16'sb0001010100101110;\n  assign DirectLookupTable_1[3519] = 16'sb0001010100101111;\n  assign DirectLookupTable_1[3520] = 16'sb0001010100110001;\n  assign DirectLookupTable_1[3521] = 16'sb0001010100110010;\n  assign DirectLookupTable_1[3522] = 16'sb0001010100110100;\n  assign DirectLookupTable_1[3523] = 16'sb0001010100110101;\n  assign DirectLookupTable_1[3524] = 16'sb0001010100110111;\n  assign DirectLookupTable_1[3525] = 16'sb0001010100111000;\n  assign DirectLookupTable_1[3526] = 16'sb0001010100111010;\n  assign DirectLookupTable_1[3527] = 16'sb0001010100111011;\n  assign DirectLookupTable_1[3528] = 16'sb0001010100111101;\n  assign DirectLookupTable_1[3529] = 16'sb0001010100111110;\n  assign DirectLookupTable_1[3530] = 16'sb0001010101000000;\n  assign DirectLookupTable_1[3531] = 16'sb0001010101000001;\n  assign DirectLookupTable_1[3532] = 16'sb0001010101000011;\n  assign DirectLookupTable_1[3533] = 16'sb0001010101000100;\n  assign DirectLookupTable_1[3534] = 16'sb0001010101000110;\n  assign DirectLookupTable_1[3535] = 16'sb0001010101000111;\n  assign DirectLookupTable_1[3536] = 16'sb0001010101001001;\n  assign DirectLookupTable_1[3537] = 16'sb0001010101001010;\n  assign DirectLookupTable_1[3538] = 16'sb0001010101001100;\n  assign DirectLookupTable_1[3539] = 16'sb0001010101001101;\n  assign DirectLookupTable_1[3540] = 16'sb0001010101001110;\n  assign DirectLookupTable_1[3541] = 16'sb0001010101010000;\n  assign DirectLookupTable_1[3542] = 16'sb0001010101010001;\n  assign DirectLookupTable_1[3543] = 16'sb0001010101010011;\n  assign DirectLookupTable_1[3544] = 16'sb0001010101010100;\n  assign DirectLookupTable_1[3545] = 16'sb0001010101010110;\n  assign DirectLookupTable_1[3546] = 16'sb0001010101010111;\n  assign DirectLookupTable_1[3547] = 16'sb0001010101011001;\n  assign DirectLookupTable_1[3548] = 16'sb0001010101011010;\n  assign DirectLookupTable_1[3549] = 16'sb0001010101011100;\n  assign DirectLookupTable_1[3550] = 16'sb0001010101011101;\n  assign DirectLookupTable_1[3551] = 16'sb0001010101011111;\n  assign DirectLookupTable_1[3552] = 16'sb0001010101100000;\n  assign DirectLookupTable_1[3553] = 16'sb0001010101100010;\n  assign DirectLookupTable_1[3554] = 16'sb0001010101100011;\n  assign DirectLookupTable_1[3555] = 16'sb0001010101100101;\n  assign DirectLookupTable_1[3556] = 16'sb0001010101100110;\n  assign DirectLookupTable_1[3557] = 16'sb0001010101101000;\n  assign DirectLookupTable_1[3558] = 16'sb0001010101101001;\n  assign DirectLookupTable_1[3559] = 16'sb0001010101101011;\n  assign DirectLookupTable_1[3560] = 16'sb0001010101101100;\n  assign DirectLookupTable_1[3561] = 16'sb0001010101101110;\n  assign DirectLookupTable_1[3562] = 16'sb0001010101101111;\n  assign DirectLookupTable_1[3563] = 16'sb0001010101110001;\n  assign DirectLookupTable_1[3564] = 16'sb0001010101110010;\n  assign DirectLookupTable_1[3565] = 16'sb0001010101110011;\n  assign DirectLookupTable_1[3566] = 16'sb0001010101110101;\n  assign DirectLookupTable_1[3567] = 16'sb0001010101110110;\n  assign DirectLookupTable_1[3568] = 16'sb0001010101111000;\n  assign DirectLookupTable_1[3569] = 16'sb0001010101111001;\n  assign DirectLookupTable_1[3570] = 16'sb0001010101111011;\n  assign DirectLookupTable_1[3571] = 16'sb0001010101111100;\n  assign DirectLookupTable_1[3572] = 16'sb0001010101111110;\n  assign DirectLookupTable_1[3573] = 16'sb0001010101111111;\n  assign DirectLookupTable_1[3574] = 16'sb0001010110000001;\n  assign DirectLookupTable_1[3575] = 16'sb0001010110000010;\n  assign DirectLookupTable_1[3576] = 16'sb0001010110000100;\n  assign DirectLookupTable_1[3577] = 16'sb0001010110000101;\n  assign DirectLookupTable_1[3578] = 16'sb0001010110000111;\n  assign DirectLookupTable_1[3579] = 16'sb0001010110001000;\n  assign DirectLookupTable_1[3580] = 16'sb0001010110001010;\n  assign DirectLookupTable_1[3581] = 16'sb0001010110001011;\n  assign DirectLookupTable_1[3582] = 16'sb0001010110001101;\n  assign DirectLookupTable_1[3583] = 16'sb0001010110001110;\n  assign DirectLookupTable_1[3584] = 16'sb0001010110010000;\n  assign DirectLookupTable_1[3585] = 16'sb0001010110010001;\n  assign DirectLookupTable_1[3586] = 16'sb0001010110010011;\n  assign DirectLookupTable_1[3587] = 16'sb0001010110010100;\n  assign DirectLookupTable_1[3588] = 16'sb0001010110010110;\n  assign DirectLookupTable_1[3589] = 16'sb0001010110010111;\n  assign DirectLookupTable_1[3590] = 16'sb0001010110011000;\n  assign DirectLookupTable_1[3591] = 16'sb0001010110011010;\n  assign DirectLookupTable_1[3592] = 16'sb0001010110011011;\n  assign DirectLookupTable_1[3593] = 16'sb0001010110011101;\n  assign DirectLookupTable_1[3594] = 16'sb0001010110011110;\n  assign DirectLookupTable_1[3595] = 16'sb0001010110100000;\n  assign DirectLookupTable_1[3596] = 16'sb0001010110100001;\n  assign DirectLookupTable_1[3597] = 16'sb0001010110100011;\n  assign DirectLookupTable_1[3598] = 16'sb0001010110100100;\n  assign DirectLookupTable_1[3599] = 16'sb0001010110100110;\n  assign DirectLookupTable_1[3600] = 16'sb0001010110100111;\n  assign DirectLookupTable_1[3601] = 16'sb0001010110101001;\n  assign DirectLookupTable_1[3602] = 16'sb0001010110101010;\n  assign DirectLookupTable_1[3603] = 16'sb0001010110101100;\n  assign DirectLookupTable_1[3604] = 16'sb0001010110101101;\n  assign DirectLookupTable_1[3605] = 16'sb0001010110101111;\n  assign DirectLookupTable_1[3606] = 16'sb0001010110110000;\n  assign DirectLookupTable_1[3607] = 16'sb0001010110110010;\n  assign DirectLookupTable_1[3608] = 16'sb0001010110110011;\n  assign DirectLookupTable_1[3609] = 16'sb0001010110110101;\n  assign DirectLookupTable_1[3610] = 16'sb0001010110110110;\n  assign DirectLookupTable_1[3611] = 16'sb0001010110111000;\n  assign DirectLookupTable_1[3612] = 16'sb0001010110111001;\n  assign DirectLookupTable_1[3613] = 16'sb0001010110111010;\n  assign DirectLookupTable_1[3614] = 16'sb0001010110111100;\n  assign DirectLookupTable_1[3615] = 16'sb0001010110111101;\n  assign DirectLookupTable_1[3616] = 16'sb0001010110111111;\n  assign DirectLookupTable_1[3617] = 16'sb0001010111000000;\n  assign DirectLookupTable_1[3618] = 16'sb0001010111000010;\n  assign DirectLookupTable_1[3619] = 16'sb0001010111000011;\n  assign DirectLookupTable_1[3620] = 16'sb0001010111000101;\n  assign DirectLookupTable_1[3621] = 16'sb0001010111000110;\n  assign DirectLookupTable_1[3622] = 16'sb0001010111001000;\n  assign DirectLookupTable_1[3623] = 16'sb0001010111001001;\n  assign DirectLookupTable_1[3624] = 16'sb0001010111001011;\n  assign DirectLookupTable_1[3625] = 16'sb0001010111001100;\n  assign DirectLookupTable_1[3626] = 16'sb0001010111001110;\n  assign DirectLookupTable_1[3627] = 16'sb0001010111001111;\n  assign DirectLookupTable_1[3628] = 16'sb0001010111010001;\n  assign DirectLookupTable_1[3629] = 16'sb0001010111010010;\n  assign DirectLookupTable_1[3630] = 16'sb0001010111010100;\n  assign DirectLookupTable_1[3631] = 16'sb0001010111010101;\n  assign DirectLookupTable_1[3632] = 16'sb0001010111010111;\n  assign DirectLookupTable_1[3633] = 16'sb0001010111011000;\n  assign DirectLookupTable_1[3634] = 16'sb0001010111011001;\n  assign DirectLookupTable_1[3635] = 16'sb0001010111011011;\n  assign DirectLookupTable_1[3636] = 16'sb0001010111011100;\n  assign DirectLookupTable_1[3637] = 16'sb0001010111011110;\n  assign DirectLookupTable_1[3638] = 16'sb0001010111011111;\n  assign DirectLookupTable_1[3639] = 16'sb0001010111100001;\n  assign DirectLookupTable_1[3640] = 16'sb0001010111100010;\n  assign DirectLookupTable_1[3641] = 16'sb0001010111100100;\n  assign DirectLookupTable_1[3642] = 16'sb0001010111100101;\n  assign DirectLookupTable_1[3643] = 16'sb0001010111100111;\n  assign DirectLookupTable_1[3644] = 16'sb0001010111101000;\n  assign DirectLookupTable_1[3645] = 16'sb0001010111101010;\n  assign DirectLookupTable_1[3646] = 16'sb0001010111101011;\n  assign DirectLookupTable_1[3647] = 16'sb0001010111101101;\n  assign DirectLookupTable_1[3648] = 16'sb0001010111101110;\n  assign DirectLookupTable_1[3649] = 16'sb0001010111110000;\n  assign DirectLookupTable_1[3650] = 16'sb0001010111110001;\n  assign DirectLookupTable_1[3651] = 16'sb0001010111110011;\n  assign DirectLookupTable_1[3652] = 16'sb0001010111110100;\n  assign DirectLookupTable_1[3653] = 16'sb0001010111110110;\n  assign DirectLookupTable_1[3654] = 16'sb0001010111110111;\n  assign DirectLookupTable_1[3655] = 16'sb0001010111111000;\n  assign DirectLookupTable_1[3656] = 16'sb0001010111111010;\n  assign DirectLookupTable_1[3657] = 16'sb0001010111111011;\n  assign DirectLookupTable_1[3658] = 16'sb0001010111111101;\n  assign DirectLookupTable_1[3659] = 16'sb0001010111111110;\n  assign DirectLookupTable_1[3660] = 16'sb0001011000000000;\n  assign DirectLookupTable_1[3661] = 16'sb0001011000000001;\n  assign DirectLookupTable_1[3662] = 16'sb0001011000000011;\n  assign DirectLookupTable_1[3663] = 16'sb0001011000000100;\n  assign DirectLookupTable_1[3664] = 16'sb0001011000000110;\n  assign DirectLookupTable_1[3665] = 16'sb0001011000000111;\n  assign DirectLookupTable_1[3666] = 16'sb0001011000001001;\n  assign DirectLookupTable_1[3667] = 16'sb0001011000001010;\n  assign DirectLookupTable_1[3668] = 16'sb0001011000001100;\n  assign DirectLookupTable_1[3669] = 16'sb0001011000001101;\n  assign DirectLookupTable_1[3670] = 16'sb0001011000001111;\n  assign DirectLookupTable_1[3671] = 16'sb0001011000010000;\n  assign DirectLookupTable_1[3672] = 16'sb0001011000010010;\n  assign DirectLookupTable_1[3673] = 16'sb0001011000010011;\n  assign DirectLookupTable_1[3674] = 16'sb0001011000010101;\n  assign DirectLookupTable_1[3675] = 16'sb0001011000010110;\n  assign DirectLookupTable_1[3676] = 16'sb0001011000010111;\n  assign DirectLookupTable_1[3677] = 16'sb0001011000011001;\n  assign DirectLookupTable_1[3678] = 16'sb0001011000011010;\n  assign DirectLookupTable_1[3679] = 16'sb0001011000011100;\n  assign DirectLookupTable_1[3680] = 16'sb0001011000011101;\n  assign DirectLookupTable_1[3681] = 16'sb0001011000011111;\n  assign DirectLookupTable_1[3682] = 16'sb0001011000100000;\n  assign DirectLookupTable_1[3683] = 16'sb0001011000100010;\n  assign DirectLookupTable_1[3684] = 16'sb0001011000100011;\n  assign DirectLookupTable_1[3685] = 16'sb0001011000100101;\n  assign DirectLookupTable_1[3686] = 16'sb0001011000100110;\n  assign DirectLookupTable_1[3687] = 16'sb0001011000101000;\n  assign DirectLookupTable_1[3688] = 16'sb0001011000101001;\n  assign DirectLookupTable_1[3689] = 16'sb0001011000101011;\n  assign DirectLookupTable_1[3690] = 16'sb0001011000101100;\n  assign DirectLookupTable_1[3691] = 16'sb0001011000101110;\n  assign DirectLookupTable_1[3692] = 16'sb0001011000101111;\n  assign DirectLookupTable_1[3693] = 16'sb0001011000110001;\n  assign DirectLookupTable_1[3694] = 16'sb0001011000110010;\n  assign DirectLookupTable_1[3695] = 16'sb0001011000110011;\n  assign DirectLookupTable_1[3696] = 16'sb0001011000110101;\n  assign DirectLookupTable_1[3697] = 16'sb0001011000110110;\n  assign DirectLookupTable_1[3698] = 16'sb0001011000111000;\n  assign DirectLookupTable_1[3699] = 16'sb0001011000111001;\n  assign DirectLookupTable_1[3700] = 16'sb0001011000111011;\n  assign DirectLookupTable_1[3701] = 16'sb0001011000111100;\n  assign DirectLookupTable_1[3702] = 16'sb0001011000111110;\n  assign DirectLookupTable_1[3703] = 16'sb0001011000111111;\n  assign DirectLookupTable_1[3704] = 16'sb0001011001000001;\n  assign DirectLookupTable_1[3705] = 16'sb0001011001000010;\n  assign DirectLookupTable_1[3706] = 16'sb0001011001000100;\n  assign DirectLookupTable_1[3707] = 16'sb0001011001000101;\n  assign DirectLookupTable_1[3708] = 16'sb0001011001000111;\n  assign DirectLookupTable_1[3709] = 16'sb0001011001001000;\n  assign DirectLookupTable_1[3710] = 16'sb0001011001001010;\n  assign DirectLookupTable_1[3711] = 16'sb0001011001001011;\n  assign DirectLookupTable_1[3712] = 16'sb0001011001001100;\n  assign DirectLookupTable_1[3713] = 16'sb0001011001001110;\n  assign DirectLookupTable_1[3714] = 16'sb0001011001001111;\n  assign DirectLookupTable_1[3715] = 16'sb0001011001010001;\n  assign DirectLookupTable_1[3716] = 16'sb0001011001010010;\n  assign DirectLookupTable_1[3717] = 16'sb0001011001010100;\n  assign DirectLookupTable_1[3718] = 16'sb0001011001010101;\n  assign DirectLookupTable_1[3719] = 16'sb0001011001010111;\n  assign DirectLookupTable_1[3720] = 16'sb0001011001011000;\n  assign DirectLookupTable_1[3721] = 16'sb0001011001011010;\n  assign DirectLookupTable_1[3722] = 16'sb0001011001011011;\n  assign DirectLookupTable_1[3723] = 16'sb0001011001011101;\n  assign DirectLookupTable_1[3724] = 16'sb0001011001011110;\n  assign DirectLookupTable_1[3725] = 16'sb0001011001100000;\n  assign DirectLookupTable_1[3726] = 16'sb0001011001100001;\n  assign DirectLookupTable_1[3727] = 16'sb0001011001100011;\n  assign DirectLookupTable_1[3728] = 16'sb0001011001100100;\n  assign DirectLookupTable_1[3729] = 16'sb0001011001100110;\n  assign DirectLookupTable_1[3730] = 16'sb0001011001100111;\n  assign DirectLookupTable_1[3731] = 16'sb0001011001101000;\n  assign DirectLookupTable_1[3732] = 16'sb0001011001101010;\n  assign DirectLookupTable_1[3733] = 16'sb0001011001101011;\n  assign DirectLookupTable_1[3734] = 16'sb0001011001101101;\n  assign DirectLookupTable_1[3735] = 16'sb0001011001101110;\n  assign DirectLookupTable_1[3736] = 16'sb0001011001110000;\n  assign DirectLookupTable_1[3737] = 16'sb0001011001110001;\n  assign DirectLookupTable_1[3738] = 16'sb0001011001110011;\n  assign DirectLookupTable_1[3739] = 16'sb0001011001110100;\n  assign DirectLookupTable_1[3740] = 16'sb0001011001110110;\n  assign DirectLookupTable_1[3741] = 16'sb0001011001110111;\n  assign DirectLookupTable_1[3742] = 16'sb0001011001111001;\n  assign DirectLookupTable_1[3743] = 16'sb0001011001111010;\n  assign DirectLookupTable_1[3744] = 16'sb0001011001111100;\n  assign DirectLookupTable_1[3745] = 16'sb0001011001111101;\n  assign DirectLookupTable_1[3746] = 16'sb0001011001111111;\n  assign DirectLookupTable_1[3747] = 16'sb0001011010000000;\n  assign DirectLookupTable_1[3748] = 16'sb0001011010000001;\n  assign DirectLookupTable_1[3749] = 16'sb0001011010000011;\n  assign DirectLookupTable_1[3750] = 16'sb0001011010000100;\n  assign DirectLookupTable_1[3751] = 16'sb0001011010000110;\n  assign DirectLookupTable_1[3752] = 16'sb0001011010000111;\n  assign DirectLookupTable_1[3753] = 16'sb0001011010001001;\n  assign DirectLookupTable_1[3754] = 16'sb0001011010001010;\n  assign DirectLookupTable_1[3755] = 16'sb0001011010001100;\n  assign DirectLookupTable_1[3756] = 16'sb0001011010001101;\n  assign DirectLookupTable_1[3757] = 16'sb0001011010001111;\n  assign DirectLookupTable_1[3758] = 16'sb0001011010010000;\n  assign DirectLookupTable_1[3759] = 16'sb0001011010010010;\n  assign DirectLookupTable_1[3760] = 16'sb0001011010010011;\n  assign DirectLookupTable_1[3761] = 16'sb0001011010010101;\n  assign DirectLookupTable_1[3762] = 16'sb0001011010010110;\n  assign DirectLookupTable_1[3763] = 16'sb0001011010011000;\n  assign DirectLookupTable_1[3764] = 16'sb0001011010011001;\n  assign DirectLookupTable_1[3765] = 16'sb0001011010011010;\n  assign DirectLookupTable_1[3766] = 16'sb0001011010011100;\n  assign DirectLookupTable_1[3767] = 16'sb0001011010011101;\n  assign DirectLookupTable_1[3768] = 16'sb0001011010011111;\n  assign DirectLookupTable_1[3769] = 16'sb0001011010100000;\n  assign DirectLookupTable_1[3770] = 16'sb0001011010100010;\n  assign DirectLookupTable_1[3771] = 16'sb0001011010100011;\n  assign DirectLookupTable_1[3772] = 16'sb0001011010100101;\n  assign DirectLookupTable_1[3773] = 16'sb0001011010100110;\n  assign DirectLookupTable_1[3774] = 16'sb0001011010101000;\n  assign DirectLookupTable_1[3775] = 16'sb0001011010101001;\n  assign DirectLookupTable_1[3776] = 16'sb0001011010101011;\n  assign DirectLookupTable_1[3777] = 16'sb0001011010101100;\n  assign DirectLookupTable_1[3778] = 16'sb0001011010101110;\n  assign DirectLookupTable_1[3779] = 16'sb0001011010101111;\n  assign DirectLookupTable_1[3780] = 16'sb0001011010110000;\n  assign DirectLookupTable_1[3781] = 16'sb0001011010110010;\n  assign DirectLookupTable_1[3782] = 16'sb0001011010110011;\n  assign DirectLookupTable_1[3783] = 16'sb0001011010110101;\n  assign DirectLookupTable_1[3784] = 16'sb0001011010110110;\n  assign DirectLookupTable_1[3785] = 16'sb0001011010111000;\n  assign DirectLookupTable_1[3786] = 16'sb0001011010111001;\n  assign DirectLookupTable_1[3787] = 16'sb0001011010111011;\n  assign DirectLookupTable_1[3788] = 16'sb0001011010111100;\n  assign DirectLookupTable_1[3789] = 16'sb0001011010111110;\n  assign DirectLookupTable_1[3790] = 16'sb0001011010111111;\n  assign DirectLookupTable_1[3791] = 16'sb0001011011000001;\n  assign DirectLookupTable_1[3792] = 16'sb0001011011000010;\n  assign DirectLookupTable_1[3793] = 16'sb0001011011000100;\n  assign DirectLookupTable_1[3794] = 16'sb0001011011000101;\n  assign DirectLookupTable_1[3795] = 16'sb0001011011000111;\n  assign DirectLookupTable_1[3796] = 16'sb0001011011001000;\n  assign DirectLookupTable_1[3797] = 16'sb0001011011001001;\n  assign DirectLookupTable_1[3798] = 16'sb0001011011001011;\n  assign DirectLookupTable_1[3799] = 16'sb0001011011001100;\n  assign DirectLookupTable_1[3800] = 16'sb0001011011001110;\n  assign DirectLookupTable_1[3801] = 16'sb0001011011001111;\n  assign DirectLookupTable_1[3802] = 16'sb0001011011010001;\n  assign DirectLookupTable_1[3803] = 16'sb0001011011010010;\n  assign DirectLookupTable_1[3804] = 16'sb0001011011010100;\n  assign DirectLookupTable_1[3805] = 16'sb0001011011010101;\n  assign DirectLookupTable_1[3806] = 16'sb0001011011010111;\n  assign DirectLookupTable_1[3807] = 16'sb0001011011011000;\n  assign DirectLookupTable_1[3808] = 16'sb0001011011011010;\n  assign DirectLookupTable_1[3809] = 16'sb0001011011011011;\n  assign DirectLookupTable_1[3810] = 16'sb0001011011011101;\n  assign DirectLookupTable_1[3811] = 16'sb0001011011011110;\n  assign DirectLookupTable_1[3812] = 16'sb0001011011011111;\n  assign DirectLookupTable_1[3813] = 16'sb0001011011100001;\n  assign DirectLookupTable_1[3814] = 16'sb0001011011100010;\n  assign DirectLookupTable_1[3815] = 16'sb0001011011100100;\n  assign DirectLookupTable_1[3816] = 16'sb0001011011100101;\n  assign DirectLookupTable_1[3817] = 16'sb0001011011100111;\n  assign DirectLookupTable_1[3818] = 16'sb0001011011101000;\n  assign DirectLookupTable_1[3819] = 16'sb0001011011101010;\n  assign DirectLookupTable_1[3820] = 16'sb0001011011101011;\n  assign DirectLookupTable_1[3821] = 16'sb0001011011101101;\n  assign DirectLookupTable_1[3822] = 16'sb0001011011101110;\n  assign DirectLookupTable_1[3823] = 16'sb0001011011110000;\n  assign DirectLookupTable_1[3824] = 16'sb0001011011110001;\n  assign DirectLookupTable_1[3825] = 16'sb0001011011110011;\n  assign DirectLookupTable_1[3826] = 16'sb0001011011110100;\n  assign DirectLookupTable_1[3827] = 16'sb0001011011110101;\n  assign DirectLookupTable_1[3828] = 16'sb0001011011110111;\n  assign DirectLookupTable_1[3829] = 16'sb0001011011111000;\n  assign DirectLookupTable_1[3830] = 16'sb0001011011111010;\n  assign DirectLookupTable_1[3831] = 16'sb0001011011111011;\n  assign DirectLookupTable_1[3832] = 16'sb0001011011111101;\n  assign DirectLookupTable_1[3833] = 16'sb0001011011111110;\n  assign DirectLookupTable_1[3834] = 16'sb0001011100000000;\n  assign DirectLookupTable_1[3835] = 16'sb0001011100000001;\n  assign DirectLookupTable_1[3836] = 16'sb0001011100000011;\n  assign DirectLookupTable_1[3837] = 16'sb0001011100000100;\n  assign DirectLookupTable_1[3838] = 16'sb0001011100000110;\n  assign DirectLookupTable_1[3839] = 16'sb0001011100000111;\n  assign DirectLookupTable_1[3840] = 16'sb0001011100001001;\n  assign DirectLookupTable_1[3841] = 16'sb0001011100001010;\n  assign DirectLookupTable_1[3842] = 16'sb0001011100001011;\n  assign DirectLookupTable_1[3843] = 16'sb0001011100001101;\n  assign DirectLookupTable_1[3844] = 16'sb0001011100001110;\n  assign DirectLookupTable_1[3845] = 16'sb0001011100010000;\n  assign DirectLookupTable_1[3846] = 16'sb0001011100010001;\n  assign DirectLookupTable_1[3847] = 16'sb0001011100010011;\n  assign DirectLookupTable_1[3848] = 16'sb0001011100010100;\n  assign DirectLookupTable_1[3849] = 16'sb0001011100010110;\n  assign DirectLookupTable_1[3850] = 16'sb0001011100010111;\n  assign DirectLookupTable_1[3851] = 16'sb0001011100011001;\n  assign DirectLookupTable_1[3852] = 16'sb0001011100011010;\n  assign DirectLookupTable_1[3853] = 16'sb0001011100011100;\n  assign DirectLookupTable_1[3854] = 16'sb0001011100011101;\n  assign DirectLookupTable_1[3855] = 16'sb0001011100011110;\n  assign DirectLookupTable_1[3856] = 16'sb0001011100100000;\n  assign DirectLookupTable_1[3857] = 16'sb0001011100100001;\n  assign DirectLookupTable_1[3858] = 16'sb0001011100100011;\n  assign DirectLookupTable_1[3859] = 16'sb0001011100100100;\n  assign DirectLookupTable_1[3860] = 16'sb0001011100100110;\n  assign DirectLookupTable_1[3861] = 16'sb0001011100100111;\n  assign DirectLookupTable_1[3862] = 16'sb0001011100101001;\n  assign DirectLookupTable_1[3863] = 16'sb0001011100101010;\n  assign DirectLookupTable_1[3864] = 16'sb0001011100101100;\n  assign DirectLookupTable_1[3865] = 16'sb0001011100101101;\n  assign DirectLookupTable_1[3866] = 16'sb0001011100101111;\n  assign DirectLookupTable_1[3867] = 16'sb0001011100110000;\n  assign DirectLookupTable_1[3868] = 16'sb0001011100110010;\n  assign DirectLookupTable_1[3869] = 16'sb0001011100110011;\n  assign DirectLookupTable_1[3870] = 16'sb0001011100110100;\n  assign DirectLookupTable_1[3871] = 16'sb0001011100110110;\n  assign DirectLookupTable_1[3872] = 16'sb0001011100110111;\n  assign DirectLookupTable_1[3873] = 16'sb0001011100111001;\n  assign DirectLookupTable_1[3874] = 16'sb0001011100111010;\n  assign DirectLookupTable_1[3875] = 16'sb0001011100111100;\n  assign DirectLookupTable_1[3876] = 16'sb0001011100111101;\n  assign DirectLookupTable_1[3877] = 16'sb0001011100111111;\n  assign DirectLookupTable_1[3878] = 16'sb0001011101000000;\n  assign DirectLookupTable_1[3879] = 16'sb0001011101000010;\n  assign DirectLookupTable_1[3880] = 16'sb0001011101000011;\n  assign DirectLookupTable_1[3881] = 16'sb0001011101000101;\n  assign DirectLookupTable_1[3882] = 16'sb0001011101000110;\n  assign DirectLookupTable_1[3883] = 16'sb0001011101000111;\n  assign DirectLookupTable_1[3884] = 16'sb0001011101001001;\n  assign DirectLookupTable_1[3885] = 16'sb0001011101001010;\n  assign DirectLookupTable_1[3886] = 16'sb0001011101001100;\n  assign DirectLookupTable_1[3887] = 16'sb0001011101001101;\n  assign DirectLookupTable_1[3888] = 16'sb0001011101001111;\n  assign DirectLookupTable_1[3889] = 16'sb0001011101010000;\n  assign DirectLookupTable_1[3890] = 16'sb0001011101010010;\n  assign DirectLookupTable_1[3891] = 16'sb0001011101010011;\n  assign DirectLookupTable_1[3892] = 16'sb0001011101010101;\n  assign DirectLookupTable_1[3893] = 16'sb0001011101010110;\n  assign DirectLookupTable_1[3894] = 16'sb0001011101011000;\n  assign DirectLookupTable_1[3895] = 16'sb0001011101011001;\n  assign DirectLookupTable_1[3896] = 16'sb0001011101011011;\n  assign DirectLookupTable_1[3897] = 16'sb0001011101011100;\n  assign DirectLookupTable_1[3898] = 16'sb0001011101011101;\n  assign DirectLookupTable_1[3899] = 16'sb0001011101011111;\n  assign DirectLookupTable_1[3900] = 16'sb0001011101100000;\n  assign DirectLookupTable_1[3901] = 16'sb0001011101100010;\n  assign DirectLookupTable_1[3902] = 16'sb0001011101100011;\n  assign DirectLookupTable_1[3903] = 16'sb0001011101100101;\n  assign DirectLookupTable_1[3904] = 16'sb0001011101100110;\n  assign DirectLookupTable_1[3905] = 16'sb0001011101101000;\n  assign DirectLookupTable_1[3906] = 16'sb0001011101101001;\n  assign DirectLookupTable_1[3907] = 16'sb0001011101101011;\n  assign DirectLookupTable_1[3908] = 16'sb0001011101101100;\n  assign DirectLookupTable_1[3909] = 16'sb0001011101101110;\n  assign DirectLookupTable_1[3910] = 16'sb0001011101101111;\n  assign DirectLookupTable_1[3911] = 16'sb0001011101110000;\n  assign DirectLookupTable_1[3912] = 16'sb0001011101110010;\n  assign DirectLookupTable_1[3913] = 16'sb0001011101110011;\n  assign DirectLookupTable_1[3914] = 16'sb0001011101110101;\n  assign DirectLookupTable_1[3915] = 16'sb0001011101110110;\n  assign DirectLookupTable_1[3916] = 16'sb0001011101111000;\n  assign DirectLookupTable_1[3917] = 16'sb0001011101111001;\n  assign DirectLookupTable_1[3918] = 16'sb0001011101111011;\n  assign DirectLookupTable_1[3919] = 16'sb0001011101111100;\n  assign DirectLookupTable_1[3920] = 16'sb0001011101111110;\n  assign DirectLookupTable_1[3921] = 16'sb0001011101111111;\n  assign DirectLookupTable_1[3922] = 16'sb0001011110000001;\n  assign DirectLookupTable_1[3923] = 16'sb0001011110000010;\n  assign DirectLookupTable_1[3924] = 16'sb0001011110000011;\n  assign DirectLookupTable_1[3925] = 16'sb0001011110000101;\n  assign DirectLookupTable_1[3926] = 16'sb0001011110000110;\n  assign DirectLookupTable_1[3927] = 16'sb0001011110001000;\n  assign DirectLookupTable_1[3928] = 16'sb0001011110001001;\n  assign DirectLookupTable_1[3929] = 16'sb0001011110001011;\n  assign DirectLookupTable_1[3930] = 16'sb0001011110001100;\n  assign DirectLookupTable_1[3931] = 16'sb0001011110001110;\n  assign DirectLookupTable_1[3932] = 16'sb0001011110001111;\n  assign DirectLookupTable_1[3933] = 16'sb0001011110010001;\n  assign DirectLookupTable_1[3934] = 16'sb0001011110010010;\n  assign DirectLookupTable_1[3935] = 16'sb0001011110010100;\n  assign DirectLookupTable_1[3936] = 16'sb0001011110010101;\n  assign DirectLookupTable_1[3937] = 16'sb0001011110010110;\n  assign DirectLookupTable_1[3938] = 16'sb0001011110011000;\n  assign DirectLookupTable_1[3939] = 16'sb0001011110011001;\n  assign DirectLookupTable_1[3940] = 16'sb0001011110011011;\n  assign DirectLookupTable_1[3941] = 16'sb0001011110011100;\n  assign DirectLookupTable_1[3942] = 16'sb0001011110011110;\n  assign DirectLookupTable_1[3943] = 16'sb0001011110011111;\n  assign DirectLookupTable_1[3944] = 16'sb0001011110100001;\n  assign DirectLookupTable_1[3945] = 16'sb0001011110100010;\n  assign DirectLookupTable_1[3946] = 16'sb0001011110100100;\n  assign DirectLookupTable_1[3947] = 16'sb0001011110100101;\n  assign DirectLookupTable_1[3948] = 16'sb0001011110100110;\n  assign DirectLookupTable_1[3949] = 16'sb0001011110101000;\n  assign DirectLookupTable_1[3950] = 16'sb0001011110101001;\n  assign DirectLookupTable_1[3951] = 16'sb0001011110101011;\n  assign DirectLookupTable_1[3952] = 16'sb0001011110101100;\n  assign DirectLookupTable_1[3953] = 16'sb0001011110101110;\n  assign DirectLookupTable_1[3954] = 16'sb0001011110101111;\n  assign DirectLookupTable_1[3955] = 16'sb0001011110110001;\n  assign DirectLookupTable_1[3956] = 16'sb0001011110110010;\n  assign DirectLookupTable_1[3957] = 16'sb0001011110110100;\n  assign DirectLookupTable_1[3958] = 16'sb0001011110110101;\n  assign DirectLookupTable_1[3959] = 16'sb0001011110110111;\n  assign DirectLookupTable_1[3960] = 16'sb0001011110111000;\n  assign DirectLookupTable_1[3961] = 16'sb0001011110111001;\n  assign DirectLookupTable_1[3962] = 16'sb0001011110111011;\n  assign DirectLookupTable_1[3963] = 16'sb0001011110111100;\n  assign DirectLookupTable_1[3964] = 16'sb0001011110111110;\n  assign DirectLookupTable_1[3965] = 16'sb0001011110111111;\n  assign DirectLookupTable_1[3966] = 16'sb0001011111000001;\n  assign DirectLookupTable_1[3967] = 16'sb0001011111000010;\n  assign DirectLookupTable_1[3968] = 16'sb0001011111000100;\n  assign DirectLookupTable_1[3969] = 16'sb0001011111000101;\n  assign DirectLookupTable_1[3970] = 16'sb0001011111000111;\n  assign DirectLookupTable_1[3971] = 16'sb0001011111001000;\n  assign DirectLookupTable_1[3972] = 16'sb0001011111001001;\n  assign DirectLookupTable_1[3973] = 16'sb0001011111001011;\n  assign DirectLookupTable_1[3974] = 16'sb0001011111001100;\n  assign DirectLookupTable_1[3975] = 16'sb0001011111001110;\n  assign DirectLookupTable_1[3976] = 16'sb0001011111001111;\n  assign DirectLookupTable_1[3977] = 16'sb0001011111010001;\n  assign DirectLookupTable_1[3978] = 16'sb0001011111010010;\n  assign DirectLookupTable_1[3979] = 16'sb0001011111010100;\n  assign DirectLookupTable_1[3980] = 16'sb0001011111010101;\n  assign DirectLookupTable_1[3981] = 16'sb0001011111010111;\n  assign DirectLookupTable_1[3982] = 16'sb0001011111011000;\n  assign DirectLookupTable_1[3983] = 16'sb0001011111011010;\n  assign DirectLookupTable_1[3984] = 16'sb0001011111011011;\n  assign DirectLookupTable_1[3985] = 16'sb0001011111011100;\n  assign DirectLookupTable_1[3986] = 16'sb0001011111011110;\n  assign DirectLookupTable_1[3987] = 16'sb0001011111011111;\n  assign DirectLookupTable_1[3988] = 16'sb0001011111100001;\n  assign DirectLookupTable_1[3989] = 16'sb0001011111100010;\n  assign DirectLookupTable_1[3990] = 16'sb0001011111100100;\n  assign DirectLookupTable_1[3991] = 16'sb0001011111100101;\n  assign DirectLookupTable_1[3992] = 16'sb0001011111100111;\n  assign DirectLookupTable_1[3993] = 16'sb0001011111101000;\n  assign DirectLookupTable_1[3994] = 16'sb0001011111101010;\n  assign DirectLookupTable_1[3995] = 16'sb0001011111101011;\n  assign DirectLookupTable_1[3996] = 16'sb0001011111101100;\n  assign DirectLookupTable_1[3997] = 16'sb0001011111101110;\n  assign DirectLookupTable_1[3998] = 16'sb0001011111101111;\n  assign DirectLookupTable_1[3999] = 16'sb0001011111110001;\n  assign DirectLookupTable_1[4000] = 16'sb0001011111110010;\n  assign DirectLookupTable_1[4001] = 16'sb0001011111110100;\n  assign DirectLookupTable_1[4002] = 16'sb0001011111110101;\n  assign DirectLookupTable_1[4003] = 16'sb0001011111110111;\n  assign DirectLookupTable_1[4004] = 16'sb0001011111111000;\n  assign DirectLookupTable_1[4005] = 16'sb0001011111111010;\n  assign DirectLookupTable_1[4006] = 16'sb0001011111111011;\n  assign DirectLookupTable_1[4007] = 16'sb0001011111111100;\n  assign DirectLookupTable_1[4008] = 16'sb0001011111111110;\n  assign DirectLookupTable_1[4009] = 16'sb0001011111111111;\n  assign DirectLookupTable_1[4010] = 16'sb0001100000000001;\n  assign DirectLookupTable_1[4011] = 16'sb0001100000000010;\n  assign DirectLookupTable_1[4012] = 16'sb0001100000000100;\n  assign DirectLookupTable_1[4013] = 16'sb0001100000000101;\n  assign DirectLookupTable_1[4014] = 16'sb0001100000000111;\n  assign DirectLookupTable_1[4015] = 16'sb0001100000001000;\n  assign DirectLookupTable_1[4016] = 16'sb0001100000001010;\n  assign DirectLookupTable_1[4017] = 16'sb0001100000001011;\n  assign DirectLookupTable_1[4018] = 16'sb0001100000001101;\n  assign DirectLookupTable_1[4019] = 16'sb0001100000001110;\n  assign DirectLookupTable_1[4020] = 16'sb0001100000001111;\n  assign DirectLookupTable_1[4021] = 16'sb0001100000010001;\n  assign DirectLookupTable_1[4022] = 16'sb0001100000010010;\n  assign DirectLookupTable_1[4023] = 16'sb0001100000010100;\n  assign DirectLookupTable_1[4024] = 16'sb0001100000010101;\n  assign DirectLookupTable_1[4025] = 16'sb0001100000010111;\n  assign DirectLookupTable_1[4026] = 16'sb0001100000011000;\n  assign DirectLookupTable_1[4027] = 16'sb0001100000011010;\n  assign DirectLookupTable_1[4028] = 16'sb0001100000011011;\n  assign DirectLookupTable_1[4029] = 16'sb0001100000011101;\n  assign DirectLookupTable_1[4030] = 16'sb0001100000011110;\n  assign DirectLookupTable_1[4031] = 16'sb0001100000011111;\n  assign DirectLookupTable_1[4032] = 16'sb0001100000100001;\n  assign DirectLookupTable_1[4033] = 16'sb0001100000100010;\n  assign DirectLookupTable_1[4034] = 16'sb0001100000100100;\n  assign DirectLookupTable_1[4035] = 16'sb0001100000100101;\n  assign DirectLookupTable_1[4036] = 16'sb0001100000100111;\n  assign DirectLookupTable_1[4037] = 16'sb0001100000101000;\n  assign DirectLookupTable_1[4038] = 16'sb0001100000101010;\n  assign DirectLookupTable_1[4039] = 16'sb0001100000101011;\n  assign DirectLookupTable_1[4040] = 16'sb0001100000101101;\n  assign DirectLookupTable_1[4041] = 16'sb0001100000101110;\n  assign DirectLookupTable_1[4042] = 16'sb0001100000101111;\n  assign DirectLookupTable_1[4043] = 16'sb0001100000110001;\n  assign DirectLookupTable_1[4044] = 16'sb0001100000110010;\n  assign DirectLookupTable_1[4045] = 16'sb0001100000110100;\n  assign DirectLookupTable_1[4046] = 16'sb0001100000110101;\n  assign DirectLookupTable_1[4047] = 16'sb0001100000110111;\n  assign DirectLookupTable_1[4048] = 16'sb0001100000111000;\n  assign DirectLookupTable_1[4049] = 16'sb0001100000111010;\n  assign DirectLookupTable_1[4050] = 16'sb0001100000111011;\n  assign DirectLookupTable_1[4051] = 16'sb0001100000111101;\n  assign DirectLookupTable_1[4052] = 16'sb0001100000111110;\n  assign DirectLookupTable_1[4053] = 16'sb0001100000111111;\n  assign DirectLookupTable_1[4054] = 16'sb0001100001000001;\n  assign DirectLookupTable_1[4055] = 16'sb0001100001000010;\n  assign DirectLookupTable_1[4056] = 16'sb0001100001000100;\n  assign DirectLookupTable_1[4057] = 16'sb0001100001000101;\n  assign DirectLookupTable_1[4058] = 16'sb0001100001000111;\n  assign DirectLookupTable_1[4059] = 16'sb0001100001001000;\n  assign DirectLookupTable_1[4060] = 16'sb0001100001001010;\n  assign DirectLookupTable_1[4061] = 16'sb0001100001001011;\n  assign DirectLookupTable_1[4062] = 16'sb0001100001001101;\n  assign DirectLookupTable_1[4063] = 16'sb0001100001001110;\n  assign DirectLookupTable_1[4064] = 16'sb0001100001001111;\n  assign DirectLookupTable_1[4065] = 16'sb0001100001010001;\n  assign DirectLookupTable_1[4066] = 16'sb0001100001010010;\n  assign DirectLookupTable_1[4067] = 16'sb0001100001010100;\n  assign DirectLookupTable_1[4068] = 16'sb0001100001010101;\n  assign DirectLookupTable_1[4069] = 16'sb0001100001010111;\n  assign DirectLookupTable_1[4070] = 16'sb0001100001011000;\n  assign DirectLookupTable_1[4071] = 16'sb0001100001011010;\n  assign DirectLookupTable_1[4072] = 16'sb0001100001011011;\n  assign DirectLookupTable_1[4073] = 16'sb0001100001011100;\n  assign DirectLookupTable_1[4074] = 16'sb0001100001011110;\n  assign DirectLookupTable_1[4075] = 16'sb0001100001011111;\n  assign DirectLookupTable_1[4076] = 16'sb0001100001100001;\n  assign DirectLookupTable_1[4077] = 16'sb0001100001100010;\n  assign DirectLookupTable_1[4078] = 16'sb0001100001100100;\n  assign DirectLookupTable_1[4079] = 16'sb0001100001100101;\n  assign DirectLookupTable_1[4080] = 16'sb0001100001100111;\n  assign DirectLookupTable_1[4081] = 16'sb0001100001101000;\n  assign DirectLookupTable_1[4082] = 16'sb0001100001101010;\n  assign DirectLookupTable_1[4083] = 16'sb0001100001101011;\n  assign DirectLookupTable_1[4084] = 16'sb0001100001101100;\n  assign DirectLookupTable_1[4085] = 16'sb0001100001101110;\n  assign DirectLookupTable_1[4086] = 16'sb0001100001101111;\n  assign DirectLookupTable_1[4087] = 16'sb0001100001110001;\n  assign DirectLookupTable_1[4088] = 16'sb0001100001110010;\n  assign DirectLookupTable_1[4089] = 16'sb0001100001110100;\n  assign DirectLookupTable_1[4090] = 16'sb0001100001110101;\n  assign DirectLookupTable_1[4091] = 16'sb0001100001110111;\n  assign DirectLookupTable_1[4092] = 16'sb0001100001111000;\n  assign DirectLookupTable_1[4093] = 16'sb0001100001111010;\n  assign DirectLookupTable_1[4094] = 16'sb0001100001111011;\n  assign DirectLookupTable_1[4095] = 16'sb0001100001111100;\n  assign DirectLookupTable_1[4096] = 16'sb0001100001111110;\n  assign DirectLookupTable_1[4097] = 16'sb0001100001111111;\n  assign DirectLookupTable_1[4098] = 16'sb0001100010000001;\n  assign DirectLookupTable_1[4099] = 16'sb0001100010000010;\n  assign DirectLookupTable_1[4100] = 16'sb0001100010000100;\n  assign DirectLookupTable_1[4101] = 16'sb0001100010000101;\n  assign DirectLookupTable_1[4102] = 16'sb0001100010000111;\n  assign DirectLookupTable_1[4103] = 16'sb0001100010001000;\n  assign DirectLookupTable_1[4104] = 16'sb0001100010001001;\n  assign DirectLookupTable_1[4105] = 16'sb0001100010001011;\n  assign DirectLookupTable_1[4106] = 16'sb0001100010001100;\n  assign DirectLookupTable_1[4107] = 16'sb0001100010001110;\n  assign DirectLookupTable_1[4108] = 16'sb0001100010001111;\n  assign DirectLookupTable_1[4109] = 16'sb0001100010010001;\n  assign DirectLookupTable_1[4110] = 16'sb0001100010010010;\n  assign DirectLookupTable_1[4111] = 16'sb0001100010010100;\n  assign DirectLookupTable_1[4112] = 16'sb0001100010010101;\n  assign DirectLookupTable_1[4113] = 16'sb0001100010010111;\n  assign DirectLookupTable_1[4114] = 16'sb0001100010011000;\n  assign DirectLookupTable_1[4115] = 16'sb0001100010011001;\n  assign DirectLookupTable_1[4116] = 16'sb0001100010011011;\n  assign DirectLookupTable_1[4117] = 16'sb0001100010011100;\n  assign DirectLookupTable_1[4118] = 16'sb0001100010011110;\n  assign DirectLookupTable_1[4119] = 16'sb0001100010011111;\n  assign DirectLookupTable_1[4120] = 16'sb0001100010100001;\n  assign DirectLookupTable_1[4121] = 16'sb0001100010100010;\n  assign DirectLookupTable_1[4122] = 16'sb0001100010100100;\n  assign DirectLookupTable_1[4123] = 16'sb0001100010100101;\n  assign DirectLookupTable_1[4124] = 16'sb0001100010100110;\n  assign DirectLookupTable_1[4125] = 16'sb0001100010101000;\n  assign DirectLookupTable_1[4126] = 16'sb0001100010101001;\n  assign DirectLookupTable_1[4127] = 16'sb0001100010101011;\n  assign DirectLookupTable_1[4128] = 16'sb0001100010101100;\n  assign DirectLookupTable_1[4129] = 16'sb0001100010101110;\n  assign DirectLookupTable_1[4130] = 16'sb0001100010101111;\n  assign DirectLookupTable_1[4131] = 16'sb0001100010110001;\n  assign DirectLookupTable_1[4132] = 16'sb0001100010110010;\n  assign DirectLookupTable_1[4133] = 16'sb0001100010110100;\n  assign DirectLookupTable_1[4134] = 16'sb0001100010110101;\n  assign DirectLookupTable_1[4135] = 16'sb0001100010110110;\n  assign DirectLookupTable_1[4136] = 16'sb0001100010111000;\n  assign DirectLookupTable_1[4137] = 16'sb0001100010111001;\n  assign DirectLookupTable_1[4138] = 16'sb0001100010111011;\n  assign DirectLookupTable_1[4139] = 16'sb0001100010111100;\n  assign DirectLookupTable_1[4140] = 16'sb0001100010111110;\n  assign DirectLookupTable_1[4141] = 16'sb0001100010111111;\n  assign DirectLookupTable_1[4142] = 16'sb0001100011000001;\n  assign DirectLookupTable_1[4143] = 16'sb0001100011000010;\n  assign DirectLookupTable_1[4144] = 16'sb0001100011000011;\n  assign DirectLookupTable_1[4145] = 16'sb0001100011000101;\n  assign DirectLookupTable_1[4146] = 16'sb0001100011000110;\n  assign DirectLookupTable_1[4147] = 16'sb0001100011001000;\n  assign DirectLookupTable_1[4148] = 16'sb0001100011001001;\n  assign DirectLookupTable_1[4149] = 16'sb0001100011001011;\n  assign DirectLookupTable_1[4150] = 16'sb0001100011001100;\n  assign DirectLookupTable_1[4151] = 16'sb0001100011001110;\n  assign DirectLookupTable_1[4152] = 16'sb0001100011001111;\n  assign DirectLookupTable_1[4153] = 16'sb0001100011010001;\n  assign DirectLookupTable_1[4154] = 16'sb0001100011010010;\n  assign DirectLookupTable_1[4155] = 16'sb0001100011010011;\n  assign DirectLookupTable_1[4156] = 16'sb0001100011010101;\n  assign DirectLookupTable_1[4157] = 16'sb0001100011010110;\n  assign DirectLookupTable_1[4158] = 16'sb0001100011011000;\n  assign DirectLookupTable_1[4159] = 16'sb0001100011011001;\n  assign DirectLookupTable_1[4160] = 16'sb0001100011011011;\n  assign DirectLookupTable_1[4161] = 16'sb0001100011011100;\n  assign DirectLookupTable_1[4162] = 16'sb0001100011011110;\n  assign DirectLookupTable_1[4163] = 16'sb0001100011011111;\n  assign DirectLookupTable_1[4164] = 16'sb0001100011100000;\n  assign DirectLookupTable_1[4165] = 16'sb0001100011100010;\n  assign DirectLookupTable_1[4166] = 16'sb0001100011100011;\n  assign DirectLookupTable_1[4167] = 16'sb0001100011100101;\n  assign DirectLookupTable_1[4168] = 16'sb0001100011100110;\n  assign DirectLookupTable_1[4169] = 16'sb0001100011101000;\n  assign DirectLookupTable_1[4170] = 16'sb0001100011101001;\n  assign DirectLookupTable_1[4171] = 16'sb0001100011101011;\n  assign DirectLookupTable_1[4172] = 16'sb0001100011101100;\n  assign DirectLookupTable_1[4173] = 16'sb0001100011101101;\n  assign DirectLookupTable_1[4174] = 16'sb0001100011101111;\n  assign DirectLookupTable_1[4175] = 16'sb0001100011110000;\n  assign DirectLookupTable_1[4176] = 16'sb0001100011110010;\n  assign DirectLookupTable_1[4177] = 16'sb0001100011110011;\n  assign DirectLookupTable_1[4178] = 16'sb0001100011110101;\n  assign DirectLookupTable_1[4179] = 16'sb0001100011110110;\n  assign DirectLookupTable_1[4180] = 16'sb0001100011111000;\n  assign DirectLookupTable_1[4181] = 16'sb0001100011111001;\n  assign DirectLookupTable_1[4182] = 16'sb0001100011111010;\n  assign DirectLookupTable_1[4183] = 16'sb0001100011111100;\n  assign DirectLookupTable_1[4184] = 16'sb0001100011111101;\n  assign DirectLookupTable_1[4185] = 16'sb0001100011111111;\n  assign DirectLookupTable_1[4186] = 16'sb0001100100000000;\n  assign DirectLookupTable_1[4187] = 16'sb0001100100000010;\n  assign DirectLookupTable_1[4188] = 16'sb0001100100000011;\n  assign DirectLookupTable_1[4189] = 16'sb0001100100000101;\n  assign DirectLookupTable_1[4190] = 16'sb0001100100000110;\n  assign DirectLookupTable_1[4191] = 16'sb0001100100000111;\n  assign DirectLookupTable_1[4192] = 16'sb0001100100001001;\n  assign DirectLookupTable_1[4193] = 16'sb0001100100001010;\n  assign DirectLookupTable_1[4194] = 16'sb0001100100001100;\n  assign DirectLookupTable_1[4195] = 16'sb0001100100001101;\n  assign DirectLookupTable_1[4196] = 16'sb0001100100001111;\n  assign DirectLookupTable_1[4197] = 16'sb0001100100010000;\n  assign DirectLookupTable_1[4198] = 16'sb0001100100010010;\n  assign DirectLookupTable_1[4199] = 16'sb0001100100010011;\n  assign DirectLookupTable_1[4200] = 16'sb0001100100010100;\n  assign DirectLookupTable_1[4201] = 16'sb0001100100010110;\n  assign DirectLookupTable_1[4202] = 16'sb0001100100010111;\n  assign DirectLookupTable_1[4203] = 16'sb0001100100011001;\n  assign DirectLookupTable_1[4204] = 16'sb0001100100011010;\n  assign DirectLookupTable_1[4205] = 16'sb0001100100011100;\n  assign DirectLookupTable_1[4206] = 16'sb0001100100011101;\n  assign DirectLookupTable_1[4207] = 16'sb0001100100011111;\n  assign DirectLookupTable_1[4208] = 16'sb0001100100100000;\n  assign DirectLookupTable_1[4209] = 16'sb0001100100100010;\n  assign DirectLookupTable_1[4210] = 16'sb0001100100100011;\n  assign DirectLookupTable_1[4211] = 16'sb0001100100100100;\n  assign DirectLookupTable_1[4212] = 16'sb0001100100100110;\n  assign DirectLookupTable_1[4213] = 16'sb0001100100100111;\n  assign DirectLookupTable_1[4214] = 16'sb0001100100101001;\n  assign DirectLookupTable_1[4215] = 16'sb0001100100101010;\n  assign DirectLookupTable_1[4216] = 16'sb0001100100101100;\n  assign DirectLookupTable_1[4217] = 16'sb0001100100101101;\n  assign DirectLookupTable_1[4218] = 16'sb0001100100101111;\n  assign DirectLookupTable_1[4219] = 16'sb0001100100110000;\n  assign DirectLookupTable_1[4220] = 16'sb0001100100110001;\n  assign DirectLookupTable_1[4221] = 16'sb0001100100110011;\n  assign DirectLookupTable_1[4222] = 16'sb0001100100110100;\n  assign DirectLookupTable_1[4223] = 16'sb0001100100110110;\n  assign DirectLookupTable_1[4224] = 16'sb0001100100110111;\n  assign DirectLookupTable_1[4225] = 16'sb0001100100111001;\n  assign DirectLookupTable_1[4226] = 16'sb0001100100111010;\n  assign DirectLookupTable_1[4227] = 16'sb0001100100111011;\n  assign DirectLookupTable_1[4228] = 16'sb0001100100111101;\n  assign DirectLookupTable_1[4229] = 16'sb0001100100111110;\n  assign DirectLookupTable_1[4230] = 16'sb0001100101000000;\n  assign DirectLookupTable_1[4231] = 16'sb0001100101000001;\n  assign DirectLookupTable_1[4232] = 16'sb0001100101000011;\n  assign DirectLookupTable_1[4233] = 16'sb0001100101000100;\n  assign DirectLookupTable_1[4234] = 16'sb0001100101000110;\n  assign DirectLookupTable_1[4235] = 16'sb0001100101000111;\n  assign DirectLookupTable_1[4236] = 16'sb0001100101001000;\n  assign DirectLookupTable_1[4237] = 16'sb0001100101001010;\n  assign DirectLookupTable_1[4238] = 16'sb0001100101001011;\n  assign DirectLookupTable_1[4239] = 16'sb0001100101001101;\n  assign DirectLookupTable_1[4240] = 16'sb0001100101001110;\n  assign DirectLookupTable_1[4241] = 16'sb0001100101010000;\n  assign DirectLookupTable_1[4242] = 16'sb0001100101010001;\n  assign DirectLookupTable_1[4243] = 16'sb0001100101010011;\n  assign DirectLookupTable_1[4244] = 16'sb0001100101010100;\n  assign DirectLookupTable_1[4245] = 16'sb0001100101010101;\n  assign DirectLookupTable_1[4246] = 16'sb0001100101010111;\n  assign DirectLookupTable_1[4247] = 16'sb0001100101011000;\n  assign DirectLookupTable_1[4248] = 16'sb0001100101011010;\n  assign DirectLookupTable_1[4249] = 16'sb0001100101011011;\n  assign DirectLookupTable_1[4250] = 16'sb0001100101011101;\n  assign DirectLookupTable_1[4251] = 16'sb0001100101011110;\n  assign DirectLookupTable_1[4252] = 16'sb0001100101100000;\n  assign DirectLookupTable_1[4253] = 16'sb0001100101100001;\n  assign DirectLookupTable_1[4254] = 16'sb0001100101100010;\n  assign DirectLookupTable_1[4255] = 16'sb0001100101100100;\n  assign DirectLookupTable_1[4256] = 16'sb0001100101100101;\n  assign DirectLookupTable_1[4257] = 16'sb0001100101100111;\n  assign DirectLookupTable_1[4258] = 16'sb0001100101101000;\n  assign DirectLookupTable_1[4259] = 16'sb0001100101101010;\n  assign DirectLookupTable_1[4260] = 16'sb0001100101101011;\n  assign DirectLookupTable_1[4261] = 16'sb0001100101101101;\n  assign DirectLookupTable_1[4262] = 16'sb0001100101101110;\n  assign DirectLookupTable_1[4263] = 16'sb0001100101101111;\n  assign DirectLookupTable_1[4264] = 16'sb0001100101110001;\n  assign DirectLookupTable_1[4265] = 16'sb0001100101110010;\n  assign DirectLookupTable_1[4266] = 16'sb0001100101110100;\n  assign DirectLookupTable_1[4267] = 16'sb0001100101110101;\n  assign DirectLookupTable_1[4268] = 16'sb0001100101110111;\n  assign DirectLookupTable_1[4269] = 16'sb0001100101111000;\n  assign DirectLookupTable_1[4270] = 16'sb0001100101111010;\n  assign DirectLookupTable_1[4271] = 16'sb0001100101111011;\n  assign DirectLookupTable_1[4272] = 16'sb0001100101111100;\n  assign DirectLookupTable_1[4273] = 16'sb0001100101111110;\n  assign DirectLookupTable_1[4274] = 16'sb0001100101111111;\n  assign DirectLookupTable_1[4275] = 16'sb0001100110000001;\n  assign DirectLookupTable_1[4276] = 16'sb0001100110000010;\n  assign DirectLookupTable_1[4277] = 16'sb0001100110000100;\n  assign DirectLookupTable_1[4278] = 16'sb0001100110000101;\n  assign DirectLookupTable_1[4279] = 16'sb0001100110000110;\n  assign DirectLookupTable_1[4280] = 16'sb0001100110001000;\n  assign DirectLookupTable_1[4281] = 16'sb0001100110001001;\n  assign DirectLookupTable_1[4282] = 16'sb0001100110001011;\n  assign DirectLookupTable_1[4283] = 16'sb0001100110001100;\n  assign DirectLookupTable_1[4284] = 16'sb0001100110001110;\n  assign DirectLookupTable_1[4285] = 16'sb0001100110001111;\n  assign DirectLookupTable_1[4286] = 16'sb0001100110010001;\n  assign DirectLookupTable_1[4287] = 16'sb0001100110010010;\n  assign DirectLookupTable_1[4288] = 16'sb0001100110010011;\n  assign DirectLookupTable_1[4289] = 16'sb0001100110010101;\n  assign DirectLookupTable_1[4290] = 16'sb0001100110010110;\n  assign DirectLookupTable_1[4291] = 16'sb0001100110011000;\n  assign DirectLookupTable_1[4292] = 16'sb0001100110011001;\n  assign DirectLookupTable_1[4293] = 16'sb0001100110011011;\n  assign DirectLookupTable_1[4294] = 16'sb0001100110011100;\n  assign DirectLookupTable_1[4295] = 16'sb0001100110011110;\n  assign DirectLookupTable_1[4296] = 16'sb0001100110011111;\n  assign DirectLookupTable_1[4297] = 16'sb0001100110100000;\n  assign DirectLookupTable_1[4298] = 16'sb0001100110100010;\n  assign DirectLookupTable_1[4299] = 16'sb0001100110100011;\n  assign DirectLookupTable_1[4300] = 16'sb0001100110100101;\n  assign DirectLookupTable_1[4301] = 16'sb0001100110100110;\n  assign DirectLookupTable_1[4302] = 16'sb0001100110101000;\n  assign DirectLookupTable_1[4303] = 16'sb0001100110101001;\n  assign DirectLookupTable_1[4304] = 16'sb0001100110101010;\n  assign DirectLookupTable_1[4305] = 16'sb0001100110101100;\n  assign DirectLookupTable_1[4306] = 16'sb0001100110101101;\n  assign DirectLookupTable_1[4307] = 16'sb0001100110101111;\n  assign DirectLookupTable_1[4308] = 16'sb0001100110110000;\n  assign DirectLookupTable_1[4309] = 16'sb0001100110110010;\n  assign DirectLookupTable_1[4310] = 16'sb0001100110110011;\n  assign DirectLookupTable_1[4311] = 16'sb0001100110110101;\n  assign DirectLookupTable_1[4312] = 16'sb0001100110110110;\n  assign DirectLookupTable_1[4313] = 16'sb0001100110110111;\n  assign DirectLookupTable_1[4314] = 16'sb0001100110111001;\n  assign DirectLookupTable_1[4315] = 16'sb0001100110111010;\n  assign DirectLookupTable_1[4316] = 16'sb0001100110111100;\n  assign DirectLookupTable_1[4317] = 16'sb0001100110111101;\n  assign DirectLookupTable_1[4318] = 16'sb0001100110111111;\n  assign DirectLookupTable_1[4319] = 16'sb0001100111000000;\n  assign DirectLookupTable_1[4320] = 16'sb0001100111000001;\n  assign DirectLookupTable_1[4321] = 16'sb0001100111000011;\n  assign DirectLookupTable_1[4322] = 16'sb0001100111000100;\n  assign DirectLookupTable_1[4323] = 16'sb0001100111000110;\n  assign DirectLookupTable_1[4324] = 16'sb0001100111000111;\n  assign DirectLookupTable_1[4325] = 16'sb0001100111001001;\n  assign DirectLookupTable_1[4326] = 16'sb0001100111001010;\n  assign DirectLookupTable_1[4327] = 16'sb0001100111001100;\n  assign DirectLookupTable_1[4328] = 16'sb0001100111001101;\n  assign DirectLookupTable_1[4329] = 16'sb0001100111001110;\n  assign DirectLookupTable_1[4330] = 16'sb0001100111010000;\n  assign DirectLookupTable_1[4331] = 16'sb0001100111010001;\n  assign DirectLookupTable_1[4332] = 16'sb0001100111010011;\n  assign DirectLookupTable_1[4333] = 16'sb0001100111010100;\n  assign DirectLookupTable_1[4334] = 16'sb0001100111010110;\n  assign DirectLookupTable_1[4335] = 16'sb0001100111010111;\n  assign DirectLookupTable_1[4336] = 16'sb0001100111011000;\n  assign DirectLookupTable_1[4337] = 16'sb0001100111011010;\n  assign DirectLookupTable_1[4338] = 16'sb0001100111011011;\n  assign DirectLookupTable_1[4339] = 16'sb0001100111011101;\n  assign DirectLookupTable_1[4340] = 16'sb0001100111011110;\n  assign DirectLookupTable_1[4341] = 16'sb0001100111100000;\n  assign DirectLookupTable_1[4342] = 16'sb0001100111100001;\n  assign DirectLookupTable_1[4343] = 16'sb0001100111100011;\n  assign DirectLookupTable_1[4344] = 16'sb0001100111100100;\n  assign DirectLookupTable_1[4345] = 16'sb0001100111100101;\n  assign DirectLookupTable_1[4346] = 16'sb0001100111100111;\n  assign DirectLookupTable_1[4347] = 16'sb0001100111101000;\n  assign DirectLookupTable_1[4348] = 16'sb0001100111101010;\n  assign DirectLookupTable_1[4349] = 16'sb0001100111101011;\n  assign DirectLookupTable_1[4350] = 16'sb0001100111101101;\n  assign DirectLookupTable_1[4351] = 16'sb0001100111101110;\n  assign DirectLookupTable_1[4352] = 16'sb0001100111101111;\n  assign DirectLookupTable_1[4353] = 16'sb0001100111110001;\n  assign DirectLookupTable_1[4354] = 16'sb0001100111110010;\n  assign DirectLookupTable_1[4355] = 16'sb0001100111110100;\n  assign DirectLookupTable_1[4356] = 16'sb0001100111110101;\n  assign DirectLookupTable_1[4357] = 16'sb0001100111110111;\n  assign DirectLookupTable_1[4358] = 16'sb0001100111111000;\n  assign DirectLookupTable_1[4359] = 16'sb0001100111111010;\n  assign DirectLookupTable_1[4360] = 16'sb0001100111111011;\n  assign DirectLookupTable_1[4361] = 16'sb0001100111111100;\n  assign DirectLookupTable_1[4362] = 16'sb0001100111111110;\n  assign DirectLookupTable_1[4363] = 16'sb0001100111111111;\n  assign DirectLookupTable_1[4364] = 16'sb0001101000000001;\n  assign DirectLookupTable_1[4365] = 16'sb0001101000000010;\n  assign DirectLookupTable_1[4366] = 16'sb0001101000000100;\n  assign DirectLookupTable_1[4367] = 16'sb0001101000000101;\n  assign DirectLookupTable_1[4368] = 16'sb0001101000000110;\n  assign DirectLookupTable_1[4369] = 16'sb0001101000001000;\n  assign DirectLookupTable_1[4370] = 16'sb0001101000001001;\n  assign DirectLookupTable_1[4371] = 16'sb0001101000001011;\n  assign DirectLookupTable_1[4372] = 16'sb0001101000001100;\n  assign DirectLookupTable_1[4373] = 16'sb0001101000001110;\n  assign DirectLookupTable_1[4374] = 16'sb0001101000001111;\n  assign DirectLookupTable_1[4375] = 16'sb0001101000010000;\n  assign DirectLookupTable_1[4376] = 16'sb0001101000010010;\n  assign DirectLookupTable_1[4377] = 16'sb0001101000010011;\n  assign DirectLookupTable_1[4378] = 16'sb0001101000010101;\n  assign DirectLookupTable_1[4379] = 16'sb0001101000010110;\n  assign DirectLookupTable_1[4380] = 16'sb0001101000011000;\n  assign DirectLookupTable_1[4381] = 16'sb0001101000011001;\n  assign DirectLookupTable_1[4382] = 16'sb0001101000011011;\n  assign DirectLookupTable_1[4383] = 16'sb0001101000011100;\n  assign DirectLookupTable_1[4384] = 16'sb0001101000011101;\n  assign DirectLookupTable_1[4385] = 16'sb0001101000011111;\n  assign DirectLookupTable_1[4386] = 16'sb0001101000100000;\n  assign DirectLookupTable_1[4387] = 16'sb0001101000100010;\n  assign DirectLookupTable_1[4388] = 16'sb0001101000100011;\n  assign DirectLookupTable_1[4389] = 16'sb0001101000100101;\n  assign DirectLookupTable_1[4390] = 16'sb0001101000100110;\n  assign DirectLookupTable_1[4391] = 16'sb0001101000100111;\n  assign DirectLookupTable_1[4392] = 16'sb0001101000101001;\n  assign DirectLookupTable_1[4393] = 16'sb0001101000101010;\n  assign DirectLookupTable_1[4394] = 16'sb0001101000101100;\n  assign DirectLookupTable_1[4395] = 16'sb0001101000101101;\n  assign DirectLookupTable_1[4396] = 16'sb0001101000101111;\n  assign DirectLookupTable_1[4397] = 16'sb0001101000110000;\n  assign DirectLookupTable_1[4398] = 16'sb0001101000110001;\n  assign DirectLookupTable_1[4399] = 16'sb0001101000110011;\n  assign DirectLookupTable_1[4400] = 16'sb0001101000110100;\n  assign DirectLookupTable_1[4401] = 16'sb0001101000110110;\n  assign DirectLookupTable_1[4402] = 16'sb0001101000110111;\n  assign DirectLookupTable_1[4403] = 16'sb0001101000111001;\n  assign DirectLookupTable_1[4404] = 16'sb0001101000111010;\n  assign DirectLookupTable_1[4405] = 16'sb0001101000111011;\n  assign DirectLookupTable_1[4406] = 16'sb0001101000111101;\n  assign DirectLookupTable_1[4407] = 16'sb0001101000111110;\n  assign DirectLookupTable_1[4408] = 16'sb0001101001000000;\n  assign DirectLookupTable_1[4409] = 16'sb0001101001000001;\n  assign DirectLookupTable_1[4410] = 16'sb0001101001000011;\n  assign DirectLookupTable_1[4411] = 16'sb0001101001000100;\n  assign DirectLookupTable_1[4412] = 16'sb0001101001000110;\n  assign DirectLookupTable_1[4413] = 16'sb0001101001000111;\n  assign DirectLookupTable_1[4414] = 16'sb0001101001001000;\n  assign DirectLookupTable_1[4415] = 16'sb0001101001001010;\n  assign DirectLookupTable_1[4416] = 16'sb0001101001001011;\n  assign DirectLookupTable_1[4417] = 16'sb0001101001001101;\n  assign DirectLookupTable_1[4418] = 16'sb0001101001001110;\n  assign DirectLookupTable_1[4419] = 16'sb0001101001010000;\n  assign DirectLookupTable_1[4420] = 16'sb0001101001010001;\n  assign DirectLookupTable_1[4421] = 16'sb0001101001010010;\n  assign DirectLookupTable_1[4422] = 16'sb0001101001010100;\n  assign DirectLookupTable_1[4423] = 16'sb0001101001010101;\n  assign DirectLookupTable_1[4424] = 16'sb0001101001010111;\n  assign DirectLookupTable_1[4425] = 16'sb0001101001011000;\n  assign DirectLookupTable_1[4426] = 16'sb0001101001011010;\n  assign DirectLookupTable_1[4427] = 16'sb0001101001011011;\n  assign DirectLookupTable_1[4428] = 16'sb0001101001011100;\n  assign DirectLookupTable_1[4429] = 16'sb0001101001011110;\n  assign DirectLookupTable_1[4430] = 16'sb0001101001011111;\n  assign DirectLookupTable_1[4431] = 16'sb0001101001100001;\n  assign DirectLookupTable_1[4432] = 16'sb0001101001100010;\n  assign DirectLookupTable_1[4433] = 16'sb0001101001100100;\n  assign DirectLookupTable_1[4434] = 16'sb0001101001100101;\n  assign DirectLookupTable_1[4435] = 16'sb0001101001100110;\n  assign DirectLookupTable_1[4436] = 16'sb0001101001101000;\n  assign DirectLookupTable_1[4437] = 16'sb0001101001101001;\n  assign DirectLookupTable_1[4438] = 16'sb0001101001101011;\n  assign DirectLookupTable_1[4439] = 16'sb0001101001101100;\n  assign DirectLookupTable_1[4440] = 16'sb0001101001101110;\n  assign DirectLookupTable_1[4441] = 16'sb0001101001101111;\n  assign DirectLookupTable_1[4442] = 16'sb0001101001110000;\n  assign DirectLookupTable_1[4443] = 16'sb0001101001110010;\n  assign DirectLookupTable_1[4444] = 16'sb0001101001110011;\n  assign DirectLookupTable_1[4445] = 16'sb0001101001110101;\n  assign DirectLookupTable_1[4446] = 16'sb0001101001110110;\n  assign DirectLookupTable_1[4447] = 16'sb0001101001111000;\n  assign DirectLookupTable_1[4448] = 16'sb0001101001111001;\n  assign DirectLookupTable_1[4449] = 16'sb0001101001111010;\n  assign DirectLookupTable_1[4450] = 16'sb0001101001111100;\n  assign DirectLookupTable_1[4451] = 16'sb0001101001111101;\n  assign DirectLookupTable_1[4452] = 16'sb0001101001111111;\n  assign DirectLookupTable_1[4453] = 16'sb0001101010000000;\n  assign DirectLookupTable_1[4454] = 16'sb0001101010000010;\n  assign DirectLookupTable_1[4455] = 16'sb0001101010000011;\n  assign DirectLookupTable_1[4456] = 16'sb0001101010000100;\n  assign DirectLookupTable_1[4457] = 16'sb0001101010000110;\n  assign DirectLookupTable_1[4458] = 16'sb0001101010000111;\n  assign DirectLookupTable_1[4459] = 16'sb0001101010001001;\n  assign DirectLookupTable_1[4460] = 16'sb0001101010001010;\n  assign DirectLookupTable_1[4461] = 16'sb0001101010001100;\n  assign DirectLookupTable_1[4462] = 16'sb0001101010001101;\n  assign DirectLookupTable_1[4463] = 16'sb0001101010001110;\n  assign DirectLookupTable_1[4464] = 16'sb0001101010010000;\n  assign DirectLookupTable_1[4465] = 16'sb0001101010010001;\n  assign DirectLookupTable_1[4466] = 16'sb0001101010010011;\n  assign DirectLookupTable_1[4467] = 16'sb0001101010010100;\n  assign DirectLookupTable_1[4468] = 16'sb0001101010010110;\n  assign DirectLookupTable_1[4469] = 16'sb0001101010010111;\n  assign DirectLookupTable_1[4470] = 16'sb0001101010011000;\n  assign DirectLookupTable_1[4471] = 16'sb0001101010011010;\n  assign DirectLookupTable_1[4472] = 16'sb0001101010011011;\n  assign DirectLookupTable_1[4473] = 16'sb0001101010011101;\n  assign DirectLookupTable_1[4474] = 16'sb0001101010011110;\n  assign DirectLookupTable_1[4475] = 16'sb0001101010100000;\n  assign DirectLookupTable_1[4476] = 16'sb0001101010100001;\n  assign DirectLookupTable_1[4477] = 16'sb0001101010100010;\n  assign DirectLookupTable_1[4478] = 16'sb0001101010100100;\n  assign DirectLookupTable_1[4479] = 16'sb0001101010100101;\n  assign DirectLookupTable_1[4480] = 16'sb0001101010100111;\n  assign DirectLookupTable_1[4481] = 16'sb0001101010101000;\n  assign DirectLookupTable_1[4482] = 16'sb0001101010101010;\n  assign DirectLookupTable_1[4483] = 16'sb0001101010101011;\n  assign DirectLookupTable_1[4484] = 16'sb0001101010101100;\n  assign DirectLookupTable_1[4485] = 16'sb0001101010101110;\n  assign DirectLookupTable_1[4486] = 16'sb0001101010101111;\n  assign DirectLookupTable_1[4487] = 16'sb0001101010110001;\n  assign DirectLookupTable_1[4488] = 16'sb0001101010110010;\n  assign DirectLookupTable_1[4489] = 16'sb0001101010110100;\n  assign DirectLookupTable_1[4490] = 16'sb0001101010110101;\n  assign DirectLookupTable_1[4491] = 16'sb0001101010110110;\n  assign DirectLookupTable_1[4492] = 16'sb0001101010111000;\n  assign DirectLookupTable_1[4493] = 16'sb0001101010111001;\n  assign DirectLookupTable_1[4494] = 16'sb0001101010111011;\n  assign DirectLookupTable_1[4495] = 16'sb0001101010111100;\n  assign DirectLookupTable_1[4496] = 16'sb0001101010111110;\n  assign DirectLookupTable_1[4497] = 16'sb0001101010111111;\n  assign DirectLookupTable_1[4498] = 16'sb0001101011000000;\n  assign DirectLookupTable_1[4499] = 16'sb0001101011000010;\n  assign DirectLookupTable_1[4500] = 16'sb0001101011000011;\n  assign DirectLookupTable_1[4501] = 16'sb0001101011000101;\n  assign DirectLookupTable_1[4502] = 16'sb0001101011000110;\n  assign DirectLookupTable_1[4503] = 16'sb0001101011001000;\n  assign DirectLookupTable_1[4504] = 16'sb0001101011001001;\n  assign DirectLookupTable_1[4505] = 16'sb0001101011001010;\n  assign DirectLookupTable_1[4506] = 16'sb0001101011001100;\n  assign DirectLookupTable_1[4507] = 16'sb0001101011001101;\n  assign DirectLookupTable_1[4508] = 16'sb0001101011001111;\n  assign DirectLookupTable_1[4509] = 16'sb0001101011010000;\n  assign DirectLookupTable_1[4510] = 16'sb0001101011010010;\n  assign DirectLookupTable_1[4511] = 16'sb0001101011010011;\n  assign DirectLookupTable_1[4512] = 16'sb0001101011010100;\n  assign DirectLookupTable_1[4513] = 16'sb0001101011010110;\n  assign DirectLookupTable_1[4514] = 16'sb0001101011010111;\n  assign DirectLookupTable_1[4515] = 16'sb0001101011011001;\n  assign DirectLookupTable_1[4516] = 16'sb0001101011011010;\n  assign DirectLookupTable_1[4517] = 16'sb0001101011011100;\n  assign DirectLookupTable_1[4518] = 16'sb0001101011011101;\n  assign DirectLookupTable_1[4519] = 16'sb0001101011011110;\n  assign DirectLookupTable_1[4520] = 16'sb0001101011100000;\n  assign DirectLookupTable_1[4521] = 16'sb0001101011100001;\n  assign DirectLookupTable_1[4522] = 16'sb0001101011100011;\n  assign DirectLookupTable_1[4523] = 16'sb0001101011100100;\n  assign DirectLookupTable_1[4524] = 16'sb0001101011100110;\n  assign DirectLookupTable_1[4525] = 16'sb0001101011100111;\n  assign DirectLookupTable_1[4526] = 16'sb0001101011101000;\n  assign DirectLookupTable_1[4527] = 16'sb0001101011101010;\n  assign DirectLookupTable_1[4528] = 16'sb0001101011101011;\n  assign DirectLookupTable_1[4529] = 16'sb0001101011101101;\n  assign DirectLookupTable_1[4530] = 16'sb0001101011101110;\n  assign DirectLookupTable_1[4531] = 16'sb0001101011110000;\n  assign DirectLookupTable_1[4532] = 16'sb0001101011110001;\n  assign DirectLookupTable_1[4533] = 16'sb0001101011110010;\n  assign DirectLookupTable_1[4534] = 16'sb0001101011110100;\n  assign DirectLookupTable_1[4535] = 16'sb0001101011110101;\n  assign DirectLookupTable_1[4536] = 16'sb0001101011110111;\n  assign DirectLookupTable_1[4537] = 16'sb0001101011111000;\n  assign DirectLookupTable_1[4538] = 16'sb0001101011111010;\n  assign DirectLookupTable_1[4539] = 16'sb0001101011111011;\n  assign DirectLookupTable_1[4540] = 16'sb0001101011111100;\n  assign DirectLookupTable_1[4541] = 16'sb0001101011111110;\n  assign DirectLookupTable_1[4542] = 16'sb0001101011111111;\n  assign DirectLookupTable_1[4543] = 16'sb0001101100000001;\n  assign DirectLookupTable_1[4544] = 16'sb0001101100000010;\n  assign DirectLookupTable_1[4545] = 16'sb0001101100000011;\n  assign DirectLookupTable_1[4546] = 16'sb0001101100000101;\n  assign DirectLookupTable_1[4547] = 16'sb0001101100000110;\n  assign DirectLookupTable_1[4548] = 16'sb0001101100001000;\n  assign DirectLookupTable_1[4549] = 16'sb0001101100001001;\n  assign DirectLookupTable_1[4550] = 16'sb0001101100001011;\n  assign DirectLookupTable_1[4551] = 16'sb0001101100001100;\n  assign DirectLookupTable_1[4552] = 16'sb0001101100001101;\n  assign DirectLookupTable_1[4553] = 16'sb0001101100001111;\n  assign DirectLookupTable_1[4554] = 16'sb0001101100010000;\n  assign DirectLookupTable_1[4555] = 16'sb0001101100010010;\n  assign DirectLookupTable_1[4556] = 16'sb0001101100010011;\n  assign DirectLookupTable_1[4557] = 16'sb0001101100010101;\n  assign DirectLookupTable_1[4558] = 16'sb0001101100010110;\n  assign DirectLookupTable_1[4559] = 16'sb0001101100010111;\n  assign DirectLookupTable_1[4560] = 16'sb0001101100011001;\n  assign DirectLookupTable_1[4561] = 16'sb0001101100011010;\n  assign DirectLookupTable_1[4562] = 16'sb0001101100011100;\n  assign DirectLookupTable_1[4563] = 16'sb0001101100011101;\n  assign DirectLookupTable_1[4564] = 16'sb0001101100011111;\n  assign DirectLookupTable_1[4565] = 16'sb0001101100100000;\n  assign DirectLookupTable_1[4566] = 16'sb0001101100100001;\n  assign DirectLookupTable_1[4567] = 16'sb0001101100100011;\n  assign DirectLookupTable_1[4568] = 16'sb0001101100100100;\n  assign DirectLookupTable_1[4569] = 16'sb0001101100100110;\n  assign DirectLookupTable_1[4570] = 16'sb0001101100100111;\n  assign DirectLookupTable_1[4571] = 16'sb0001101100101000;\n  assign DirectLookupTable_1[4572] = 16'sb0001101100101010;\n  assign DirectLookupTable_1[4573] = 16'sb0001101100101011;\n  assign DirectLookupTable_1[4574] = 16'sb0001101100101101;\n  assign DirectLookupTable_1[4575] = 16'sb0001101100101110;\n  assign DirectLookupTable_1[4576] = 16'sb0001101100110000;\n  assign DirectLookupTable_1[4577] = 16'sb0001101100110001;\n  assign DirectLookupTable_1[4578] = 16'sb0001101100110010;\n  assign DirectLookupTable_1[4579] = 16'sb0001101100110100;\n  assign DirectLookupTable_1[4580] = 16'sb0001101100110101;\n  assign DirectLookupTable_1[4581] = 16'sb0001101100110111;\n  assign DirectLookupTable_1[4582] = 16'sb0001101100111000;\n  assign DirectLookupTable_1[4583] = 16'sb0001101100111010;\n  assign DirectLookupTable_1[4584] = 16'sb0001101100111011;\n  assign DirectLookupTable_1[4585] = 16'sb0001101100111100;\n  assign DirectLookupTable_1[4586] = 16'sb0001101100111110;\n  assign DirectLookupTable_1[4587] = 16'sb0001101100111111;\n  assign DirectLookupTable_1[4588] = 16'sb0001101101000001;\n  assign DirectLookupTable_1[4589] = 16'sb0001101101000010;\n  assign DirectLookupTable_1[4590] = 16'sb0001101101000011;\n  assign DirectLookupTable_1[4591] = 16'sb0001101101000101;\n  assign DirectLookupTable_1[4592] = 16'sb0001101101000110;\n  assign DirectLookupTable_1[4593] = 16'sb0001101101001000;\n  assign DirectLookupTable_1[4594] = 16'sb0001101101001001;\n  assign DirectLookupTable_1[4595] = 16'sb0001101101001011;\n  assign DirectLookupTable_1[4596] = 16'sb0001101101001100;\n  assign DirectLookupTable_1[4597] = 16'sb0001101101001101;\n  assign DirectLookupTable_1[4598] = 16'sb0001101101001111;\n  assign DirectLookupTable_1[4599] = 16'sb0001101101010000;\n  assign DirectLookupTable_1[4600] = 16'sb0001101101010010;\n  assign DirectLookupTable_1[4601] = 16'sb0001101101010011;\n  assign DirectLookupTable_1[4602] = 16'sb0001101101010101;\n  assign DirectLookupTable_1[4603] = 16'sb0001101101010110;\n  assign DirectLookupTable_1[4604] = 16'sb0001101101010111;\n  assign DirectLookupTable_1[4605] = 16'sb0001101101011001;\n  assign DirectLookupTable_1[4606] = 16'sb0001101101011010;\n  assign DirectLookupTable_1[4607] = 16'sb0001101101011100;\n  assign DirectLookupTable_1[4608] = 16'sb0001101101011101;\n  assign DirectLookupTable_1[4609] = 16'sb0001101101011110;\n  assign DirectLookupTable_1[4610] = 16'sb0001101101100000;\n  assign DirectLookupTable_1[4611] = 16'sb0001101101100001;\n  assign DirectLookupTable_1[4612] = 16'sb0001101101100011;\n  assign DirectLookupTable_1[4613] = 16'sb0001101101100100;\n  assign DirectLookupTable_1[4614] = 16'sb0001101101100110;\n  assign DirectLookupTable_1[4615] = 16'sb0001101101100111;\n  assign DirectLookupTable_1[4616] = 16'sb0001101101101000;\n  assign DirectLookupTable_1[4617] = 16'sb0001101101101010;\n  assign DirectLookupTable_1[4618] = 16'sb0001101101101011;\n  assign DirectLookupTable_1[4619] = 16'sb0001101101101101;\n  assign DirectLookupTable_1[4620] = 16'sb0001101101101110;\n  assign DirectLookupTable_1[4621] = 16'sb0001101101110000;\n  assign DirectLookupTable_1[4622] = 16'sb0001101101110001;\n  assign DirectLookupTable_1[4623] = 16'sb0001101101110010;\n  assign DirectLookupTable_1[4624] = 16'sb0001101101110100;\n  assign DirectLookupTable_1[4625] = 16'sb0001101101110101;\n  assign DirectLookupTable_1[4626] = 16'sb0001101101110111;\n  assign DirectLookupTable_1[4627] = 16'sb0001101101111000;\n  assign DirectLookupTable_1[4628] = 16'sb0001101101111001;\n  assign DirectLookupTable_1[4629] = 16'sb0001101101111011;\n  assign DirectLookupTable_1[4630] = 16'sb0001101101111100;\n  assign DirectLookupTable_1[4631] = 16'sb0001101101111110;\n  assign DirectLookupTable_1[4632] = 16'sb0001101101111111;\n  assign DirectLookupTable_1[4633] = 16'sb0001101110000001;\n  assign DirectLookupTable_1[4634] = 16'sb0001101110000010;\n  assign DirectLookupTable_1[4635] = 16'sb0001101110000011;\n  assign DirectLookupTable_1[4636] = 16'sb0001101110000101;\n  assign DirectLookupTable_1[4637] = 16'sb0001101110000110;\n  assign DirectLookupTable_1[4638] = 16'sb0001101110001000;\n  assign DirectLookupTable_1[4639] = 16'sb0001101110001001;\n  assign DirectLookupTable_1[4640] = 16'sb0001101110001010;\n  assign DirectLookupTable_1[4641] = 16'sb0001101110001100;\n  assign DirectLookupTable_1[4642] = 16'sb0001101110001101;\n  assign DirectLookupTable_1[4643] = 16'sb0001101110001111;\n  assign DirectLookupTable_1[4644] = 16'sb0001101110010000;\n  assign DirectLookupTable_1[4645] = 16'sb0001101110010010;\n  assign DirectLookupTable_1[4646] = 16'sb0001101110010011;\n  assign DirectLookupTable_1[4647] = 16'sb0001101110010100;\n  assign DirectLookupTable_1[4648] = 16'sb0001101110010110;\n  assign DirectLookupTable_1[4649] = 16'sb0001101110010111;\n  assign DirectLookupTable_1[4650] = 16'sb0001101110011001;\n  assign DirectLookupTable_1[4651] = 16'sb0001101110011010;\n  assign DirectLookupTable_1[4652] = 16'sb0001101110011011;\n  assign DirectLookupTable_1[4653] = 16'sb0001101110011101;\n  assign DirectLookupTable_1[4654] = 16'sb0001101110011110;\n  assign DirectLookupTable_1[4655] = 16'sb0001101110100000;\n  assign DirectLookupTable_1[4656] = 16'sb0001101110100001;\n  assign DirectLookupTable_1[4657] = 16'sb0001101110100011;\n  assign DirectLookupTable_1[4658] = 16'sb0001101110100100;\n  assign DirectLookupTable_1[4659] = 16'sb0001101110100101;\n  assign DirectLookupTable_1[4660] = 16'sb0001101110100111;\n  assign DirectLookupTable_1[4661] = 16'sb0001101110101000;\n  assign DirectLookupTable_1[4662] = 16'sb0001101110101010;\n  assign DirectLookupTable_1[4663] = 16'sb0001101110101011;\n  assign DirectLookupTable_1[4664] = 16'sb0001101110101100;\n  assign DirectLookupTable_1[4665] = 16'sb0001101110101110;\n  assign DirectLookupTable_1[4666] = 16'sb0001101110101111;\n  assign DirectLookupTable_1[4667] = 16'sb0001101110110001;\n  assign DirectLookupTable_1[4668] = 16'sb0001101110110010;\n  assign DirectLookupTable_1[4669] = 16'sb0001101110110100;\n  assign DirectLookupTable_1[4670] = 16'sb0001101110110101;\n  assign DirectLookupTable_1[4671] = 16'sb0001101110110110;\n  assign DirectLookupTable_1[4672] = 16'sb0001101110111000;\n  assign DirectLookupTable_1[4673] = 16'sb0001101110111001;\n  assign DirectLookupTable_1[4674] = 16'sb0001101110111011;\n  assign DirectLookupTable_1[4675] = 16'sb0001101110111100;\n  assign DirectLookupTable_1[4676] = 16'sb0001101110111101;\n  assign DirectLookupTable_1[4677] = 16'sb0001101110111111;\n  assign DirectLookupTable_1[4678] = 16'sb0001101111000000;\n  assign DirectLookupTable_1[4679] = 16'sb0001101111000010;\n  assign DirectLookupTable_1[4680] = 16'sb0001101111000011;\n  assign DirectLookupTable_1[4681] = 16'sb0001101111000101;\n  assign DirectLookupTable_1[4682] = 16'sb0001101111000110;\n  assign DirectLookupTable_1[4683] = 16'sb0001101111000111;\n  assign DirectLookupTable_1[4684] = 16'sb0001101111001001;\n  assign DirectLookupTable_1[4685] = 16'sb0001101111001010;\n  assign DirectLookupTable_1[4686] = 16'sb0001101111001100;\n  assign DirectLookupTable_1[4687] = 16'sb0001101111001101;\n  assign DirectLookupTable_1[4688] = 16'sb0001101111001110;\n  assign DirectLookupTable_1[4689] = 16'sb0001101111010000;\n  assign DirectLookupTable_1[4690] = 16'sb0001101111010001;\n  assign DirectLookupTable_1[4691] = 16'sb0001101111010011;\n  assign DirectLookupTable_1[4692] = 16'sb0001101111010100;\n  assign DirectLookupTable_1[4693] = 16'sb0001101111010110;\n  assign DirectLookupTable_1[4694] = 16'sb0001101111010111;\n  assign DirectLookupTable_1[4695] = 16'sb0001101111011000;\n  assign DirectLookupTable_1[4696] = 16'sb0001101111011010;\n  assign DirectLookupTable_1[4697] = 16'sb0001101111011011;\n  assign DirectLookupTable_1[4698] = 16'sb0001101111011101;\n  assign DirectLookupTable_1[4699] = 16'sb0001101111011110;\n  assign DirectLookupTable_1[4700] = 16'sb0001101111011111;\n  assign DirectLookupTable_1[4701] = 16'sb0001101111100001;\n  assign DirectLookupTable_1[4702] = 16'sb0001101111100010;\n  assign DirectLookupTable_1[4703] = 16'sb0001101111100100;\n  assign DirectLookupTable_1[4704] = 16'sb0001101111100101;\n  assign DirectLookupTable_1[4705] = 16'sb0001101111100110;\n  assign DirectLookupTable_1[4706] = 16'sb0001101111101000;\n  assign DirectLookupTable_1[4707] = 16'sb0001101111101001;\n  assign DirectLookupTable_1[4708] = 16'sb0001101111101011;\n  assign DirectLookupTable_1[4709] = 16'sb0001101111101100;\n  assign DirectLookupTable_1[4710] = 16'sb0001101111101110;\n  assign DirectLookupTable_1[4711] = 16'sb0001101111101111;\n  assign DirectLookupTable_1[4712] = 16'sb0001101111110000;\n  assign DirectLookupTable_1[4713] = 16'sb0001101111110010;\n  assign DirectLookupTable_1[4714] = 16'sb0001101111110011;\n  assign DirectLookupTable_1[4715] = 16'sb0001101111110101;\n  assign DirectLookupTable_1[4716] = 16'sb0001101111110110;\n  assign DirectLookupTable_1[4717] = 16'sb0001101111110111;\n  assign DirectLookupTable_1[4718] = 16'sb0001101111111001;\n  assign DirectLookupTable_1[4719] = 16'sb0001101111111010;\n  assign DirectLookupTable_1[4720] = 16'sb0001101111111100;\n  assign DirectLookupTable_1[4721] = 16'sb0001101111111101;\n  assign DirectLookupTable_1[4722] = 16'sb0001101111111111;\n  assign DirectLookupTable_1[4723] = 16'sb0001110000000000;\n  assign DirectLookupTable_1[4724] = 16'sb0001110000000001;\n  assign DirectLookupTable_1[4725] = 16'sb0001110000000011;\n  assign DirectLookupTable_1[4726] = 16'sb0001110000000100;\n  assign DirectLookupTable_1[4727] = 16'sb0001110000000110;\n  assign DirectLookupTable_1[4728] = 16'sb0001110000000111;\n  assign DirectLookupTable_1[4729] = 16'sb0001110000001000;\n  assign DirectLookupTable_1[4730] = 16'sb0001110000001010;\n  assign DirectLookupTable_1[4731] = 16'sb0001110000001011;\n  assign DirectLookupTable_1[4732] = 16'sb0001110000001101;\n  assign DirectLookupTable_1[4733] = 16'sb0001110000001110;\n  assign DirectLookupTable_1[4734] = 16'sb0001110000001111;\n  assign DirectLookupTable_1[4735] = 16'sb0001110000010001;\n  assign DirectLookupTable_1[4736] = 16'sb0001110000010010;\n  assign DirectLookupTable_1[4737] = 16'sb0001110000010100;\n  assign DirectLookupTable_1[4738] = 16'sb0001110000010101;\n  assign DirectLookupTable_1[4739] = 16'sb0001110000010111;\n  assign DirectLookupTable_1[4740] = 16'sb0001110000011000;\n  assign DirectLookupTable_1[4741] = 16'sb0001110000011001;\n  assign DirectLookupTable_1[4742] = 16'sb0001110000011011;\n  assign DirectLookupTable_1[4743] = 16'sb0001110000011100;\n  assign DirectLookupTable_1[4744] = 16'sb0001110000011110;\n  assign DirectLookupTable_1[4745] = 16'sb0001110000011111;\n  assign DirectLookupTable_1[4746] = 16'sb0001110000100000;\n  assign DirectLookupTable_1[4747] = 16'sb0001110000100010;\n  assign DirectLookupTable_1[4748] = 16'sb0001110000100011;\n  assign DirectLookupTable_1[4749] = 16'sb0001110000100101;\n  assign DirectLookupTable_1[4750] = 16'sb0001110000100110;\n  assign DirectLookupTable_1[4751] = 16'sb0001110000100111;\n  assign DirectLookupTable_1[4752] = 16'sb0001110000101001;\n  assign DirectLookupTable_1[4753] = 16'sb0001110000101010;\n  assign DirectLookupTable_1[4754] = 16'sb0001110000101100;\n  assign DirectLookupTable_1[4755] = 16'sb0001110000101101;\n  assign DirectLookupTable_1[4756] = 16'sb0001110000101111;\n  assign DirectLookupTable_1[4757] = 16'sb0001110000110000;\n  assign DirectLookupTable_1[4758] = 16'sb0001110000110001;\n  assign DirectLookupTable_1[4759] = 16'sb0001110000110011;\n  assign DirectLookupTable_1[4760] = 16'sb0001110000110100;\n  assign DirectLookupTable_1[4761] = 16'sb0001110000110110;\n  assign DirectLookupTable_1[4762] = 16'sb0001110000110111;\n  assign DirectLookupTable_1[4763] = 16'sb0001110000111000;\n  assign DirectLookupTable_1[4764] = 16'sb0001110000111010;\n  assign DirectLookupTable_1[4765] = 16'sb0001110000111011;\n  assign DirectLookupTable_1[4766] = 16'sb0001110000111101;\n  assign DirectLookupTable_1[4767] = 16'sb0001110000111110;\n  assign DirectLookupTable_1[4768] = 16'sb0001110000111111;\n  assign DirectLookupTable_1[4769] = 16'sb0001110001000001;\n  assign DirectLookupTable_1[4770] = 16'sb0001110001000010;\n  assign DirectLookupTable_1[4771] = 16'sb0001110001000100;\n  assign DirectLookupTable_1[4772] = 16'sb0001110001000101;\n  assign DirectLookupTable_1[4773] = 16'sb0001110001000110;\n  assign DirectLookupTable_1[4774] = 16'sb0001110001001000;\n  assign DirectLookupTable_1[4775] = 16'sb0001110001001001;\n  assign DirectLookupTable_1[4776] = 16'sb0001110001001011;\n  assign DirectLookupTable_1[4777] = 16'sb0001110001001100;\n  assign DirectLookupTable_1[4778] = 16'sb0001110001001110;\n  assign DirectLookupTable_1[4779] = 16'sb0001110001001111;\n  assign DirectLookupTable_1[4780] = 16'sb0001110001010000;\n  assign DirectLookupTable_1[4781] = 16'sb0001110001010010;\n  assign DirectLookupTable_1[4782] = 16'sb0001110001010011;\n  assign DirectLookupTable_1[4783] = 16'sb0001110001010101;\n  assign DirectLookupTable_1[4784] = 16'sb0001110001010110;\n  assign DirectLookupTable_1[4785] = 16'sb0001110001010111;\n  assign DirectLookupTable_1[4786] = 16'sb0001110001011001;\n  assign DirectLookupTable_1[4787] = 16'sb0001110001011010;\n  assign DirectLookupTable_1[4788] = 16'sb0001110001011100;\n  assign DirectLookupTable_1[4789] = 16'sb0001110001011101;\n  assign DirectLookupTable_1[4790] = 16'sb0001110001011110;\n  assign DirectLookupTable_1[4791] = 16'sb0001110001100000;\n  assign DirectLookupTable_1[4792] = 16'sb0001110001100001;\n  assign DirectLookupTable_1[4793] = 16'sb0001110001100011;\n  assign DirectLookupTable_1[4794] = 16'sb0001110001100100;\n  assign DirectLookupTable_1[4795] = 16'sb0001110001100101;\n  assign DirectLookupTable_1[4796] = 16'sb0001110001100111;\n  assign DirectLookupTable_1[4797] = 16'sb0001110001101000;\n  assign DirectLookupTable_1[4798] = 16'sb0001110001101010;\n  assign DirectLookupTable_1[4799] = 16'sb0001110001101011;\n  assign DirectLookupTable_1[4800] = 16'sb0001110001101100;\n  assign DirectLookupTable_1[4801] = 16'sb0001110001101110;\n  assign DirectLookupTable_1[4802] = 16'sb0001110001101111;\n  assign DirectLookupTable_1[4803] = 16'sb0001110001110001;\n  assign DirectLookupTable_1[4804] = 16'sb0001110001110010;\n  assign DirectLookupTable_1[4805] = 16'sb0001110001110100;\n  assign DirectLookupTable_1[4806] = 16'sb0001110001110101;\n  assign DirectLookupTable_1[4807] = 16'sb0001110001110110;\n  assign DirectLookupTable_1[4808] = 16'sb0001110001111000;\n  assign DirectLookupTable_1[4809] = 16'sb0001110001111001;\n  assign DirectLookupTable_1[4810] = 16'sb0001110001111011;\n  assign DirectLookupTable_1[4811] = 16'sb0001110001111100;\n  assign DirectLookupTable_1[4812] = 16'sb0001110001111101;\n  assign DirectLookupTable_1[4813] = 16'sb0001110001111111;\n  assign DirectLookupTable_1[4814] = 16'sb0001110010000000;\n  assign DirectLookupTable_1[4815] = 16'sb0001110010000010;\n  assign DirectLookupTable_1[4816] = 16'sb0001110010000011;\n  assign DirectLookupTable_1[4817] = 16'sb0001110010000100;\n  assign DirectLookupTable_1[4818] = 16'sb0001110010000110;\n  assign DirectLookupTable_1[4819] = 16'sb0001110010000111;\n  assign DirectLookupTable_1[4820] = 16'sb0001110010001001;\n  assign DirectLookupTable_1[4821] = 16'sb0001110010001010;\n  assign DirectLookupTable_1[4822] = 16'sb0001110010001011;\n  assign DirectLookupTable_1[4823] = 16'sb0001110010001101;\n  assign DirectLookupTable_1[4824] = 16'sb0001110010001110;\n  assign DirectLookupTable_1[4825] = 16'sb0001110010010000;\n  assign DirectLookupTable_1[4826] = 16'sb0001110010010001;\n  assign DirectLookupTable_1[4827] = 16'sb0001110010010010;\n  assign DirectLookupTable_1[4828] = 16'sb0001110010010100;\n  assign DirectLookupTable_1[4829] = 16'sb0001110010010101;\n  assign DirectLookupTable_1[4830] = 16'sb0001110010010111;\n  assign DirectLookupTable_1[4831] = 16'sb0001110010011000;\n  assign DirectLookupTable_1[4832] = 16'sb0001110010011001;\n  assign DirectLookupTable_1[4833] = 16'sb0001110010011011;\n  assign DirectLookupTable_1[4834] = 16'sb0001110010011100;\n  assign DirectLookupTable_1[4835] = 16'sb0001110010011110;\n  assign DirectLookupTable_1[4836] = 16'sb0001110010011111;\n  assign DirectLookupTable_1[4837] = 16'sb0001110010100001;\n  assign DirectLookupTable_1[4838] = 16'sb0001110010100010;\n  assign DirectLookupTable_1[4839] = 16'sb0001110010100011;\n  assign DirectLookupTable_1[4840] = 16'sb0001110010100101;\n  assign DirectLookupTable_1[4841] = 16'sb0001110010100110;\n  assign DirectLookupTable_1[4842] = 16'sb0001110010101000;\n  assign DirectLookupTable_1[4843] = 16'sb0001110010101001;\n  assign DirectLookupTable_1[4844] = 16'sb0001110010101010;\n  assign DirectLookupTable_1[4845] = 16'sb0001110010101100;\n  assign DirectLookupTable_1[4846] = 16'sb0001110010101101;\n  assign DirectLookupTable_1[4847] = 16'sb0001110010101111;\n  assign DirectLookupTable_1[4848] = 16'sb0001110010110000;\n  assign DirectLookupTable_1[4849] = 16'sb0001110010110001;\n  assign DirectLookupTable_1[4850] = 16'sb0001110010110011;\n  assign DirectLookupTable_1[4851] = 16'sb0001110010110100;\n  assign DirectLookupTable_1[4852] = 16'sb0001110010110110;\n  assign DirectLookupTable_1[4853] = 16'sb0001110010110111;\n  assign DirectLookupTable_1[4854] = 16'sb0001110010111000;\n  assign DirectLookupTable_1[4855] = 16'sb0001110010111010;\n  assign DirectLookupTable_1[4856] = 16'sb0001110010111011;\n  assign DirectLookupTable_1[4857] = 16'sb0001110010111101;\n  assign DirectLookupTable_1[4858] = 16'sb0001110010111110;\n  assign DirectLookupTable_1[4859] = 16'sb0001110010111111;\n  assign DirectLookupTable_1[4860] = 16'sb0001110011000001;\n  assign DirectLookupTable_1[4861] = 16'sb0001110011000010;\n  assign DirectLookupTable_1[4862] = 16'sb0001110011000100;\n  assign DirectLookupTable_1[4863] = 16'sb0001110011000101;\n  assign DirectLookupTable_1[4864] = 16'sb0001110011000110;\n  assign DirectLookupTable_1[4865] = 16'sb0001110011001000;\n  assign DirectLookupTable_1[4866] = 16'sb0001110011001001;\n  assign DirectLookupTable_1[4867] = 16'sb0001110011001011;\n  assign DirectLookupTable_1[4868] = 16'sb0001110011001100;\n  assign DirectLookupTable_1[4869] = 16'sb0001110011001101;\n  assign DirectLookupTable_1[4870] = 16'sb0001110011001111;\n  assign DirectLookupTable_1[4871] = 16'sb0001110011010000;\n  assign DirectLookupTable_1[4872] = 16'sb0001110011010010;\n  assign DirectLookupTable_1[4873] = 16'sb0001110011010011;\n  assign DirectLookupTable_1[4874] = 16'sb0001110011010100;\n  assign DirectLookupTable_1[4875] = 16'sb0001110011010110;\n  assign DirectLookupTable_1[4876] = 16'sb0001110011010111;\n  assign DirectLookupTable_1[4877] = 16'sb0001110011011001;\n  assign DirectLookupTable_1[4878] = 16'sb0001110011011010;\n  assign DirectLookupTable_1[4879] = 16'sb0001110011011011;\n  assign DirectLookupTable_1[4880] = 16'sb0001110011011101;\n  assign DirectLookupTable_1[4881] = 16'sb0001110011011110;\n  assign DirectLookupTable_1[4882] = 16'sb0001110011100000;\n  assign DirectLookupTable_1[4883] = 16'sb0001110011100001;\n  assign DirectLookupTable_1[4884] = 16'sb0001110011100010;\n  assign DirectLookupTable_1[4885] = 16'sb0001110011100100;\n  assign DirectLookupTable_1[4886] = 16'sb0001110011100101;\n  assign DirectLookupTable_1[4887] = 16'sb0001110011100111;\n  assign DirectLookupTable_1[4888] = 16'sb0001110011101000;\n  assign DirectLookupTable_1[4889] = 16'sb0001110011101001;\n  assign DirectLookupTable_1[4890] = 16'sb0001110011101011;\n  assign DirectLookupTable_1[4891] = 16'sb0001110011101100;\n  assign DirectLookupTable_1[4892] = 16'sb0001110011101110;\n  assign DirectLookupTable_1[4893] = 16'sb0001110011101111;\n  assign DirectLookupTable_1[4894] = 16'sb0001110011110000;\n  assign DirectLookupTable_1[4895] = 16'sb0001110011110010;\n  assign DirectLookupTable_1[4896] = 16'sb0001110011110011;\n  assign DirectLookupTable_1[4897] = 16'sb0001110011110101;\n  assign DirectLookupTable_1[4898] = 16'sb0001110011110110;\n  assign DirectLookupTable_1[4899] = 16'sb0001110011110111;\n  assign DirectLookupTable_1[4900] = 16'sb0001110011111001;\n  assign DirectLookupTable_1[4901] = 16'sb0001110011111010;\n  assign DirectLookupTable_1[4902] = 16'sb0001110011111100;\n  assign DirectLookupTable_1[4903] = 16'sb0001110011111101;\n  assign DirectLookupTable_1[4904] = 16'sb0001110011111111;\n  assign DirectLookupTable_1[4905] = 16'sb0001110100000000;\n  assign DirectLookupTable_1[4906] = 16'sb0001110100000001;\n  assign DirectLookupTable_1[4907] = 16'sb0001110100000011;\n  assign DirectLookupTable_1[4908] = 16'sb0001110100000100;\n  assign DirectLookupTable_1[4909] = 16'sb0001110100000110;\n  assign DirectLookupTable_1[4910] = 16'sb0001110100000111;\n  assign DirectLookupTable_1[4911] = 16'sb0001110100001000;\n  assign DirectLookupTable_1[4912] = 16'sb0001110100001010;\n  assign DirectLookupTable_1[4913] = 16'sb0001110100001011;\n  assign DirectLookupTable_1[4914] = 16'sb0001110100001101;\n  assign DirectLookupTable_1[4915] = 16'sb0001110100001110;\n  assign DirectLookupTable_1[4916] = 16'sb0001110100001111;\n  assign DirectLookupTable_1[4917] = 16'sb0001110100010001;\n  assign DirectLookupTable_1[4918] = 16'sb0001110100010010;\n  assign DirectLookupTable_1[4919] = 16'sb0001110100010011;\n  assign DirectLookupTable_1[4920] = 16'sb0001110100010101;\n  assign DirectLookupTable_1[4921] = 16'sb0001110100010110;\n  assign DirectLookupTable_1[4922] = 16'sb0001110100011000;\n  assign DirectLookupTable_1[4923] = 16'sb0001110100011001;\n  assign DirectLookupTable_1[4924] = 16'sb0001110100011010;\n  assign DirectLookupTable_1[4925] = 16'sb0001110100011100;\n  assign DirectLookupTable_1[4926] = 16'sb0001110100011101;\n  assign DirectLookupTable_1[4927] = 16'sb0001110100011111;\n  assign DirectLookupTable_1[4928] = 16'sb0001110100100000;\n  assign DirectLookupTable_1[4929] = 16'sb0001110100100001;\n  assign DirectLookupTable_1[4930] = 16'sb0001110100100011;\n  assign DirectLookupTable_1[4931] = 16'sb0001110100100100;\n  assign DirectLookupTable_1[4932] = 16'sb0001110100100110;\n  assign DirectLookupTable_1[4933] = 16'sb0001110100100111;\n  assign DirectLookupTable_1[4934] = 16'sb0001110100101000;\n  assign DirectLookupTable_1[4935] = 16'sb0001110100101010;\n  assign DirectLookupTable_1[4936] = 16'sb0001110100101011;\n  assign DirectLookupTable_1[4937] = 16'sb0001110100101101;\n  assign DirectLookupTable_1[4938] = 16'sb0001110100101110;\n  assign DirectLookupTable_1[4939] = 16'sb0001110100101111;\n  assign DirectLookupTable_1[4940] = 16'sb0001110100110001;\n  assign DirectLookupTable_1[4941] = 16'sb0001110100110010;\n  assign DirectLookupTable_1[4942] = 16'sb0001110100110100;\n  assign DirectLookupTable_1[4943] = 16'sb0001110100110101;\n  assign DirectLookupTable_1[4944] = 16'sb0001110100110110;\n  assign DirectLookupTable_1[4945] = 16'sb0001110100111000;\n  assign DirectLookupTable_1[4946] = 16'sb0001110100111001;\n  assign DirectLookupTable_1[4947] = 16'sb0001110100111011;\n  assign DirectLookupTable_1[4948] = 16'sb0001110100111100;\n  assign DirectLookupTable_1[4949] = 16'sb0001110100111101;\n  assign DirectLookupTable_1[4950] = 16'sb0001110100111111;\n  assign DirectLookupTable_1[4951] = 16'sb0001110101000000;\n  assign DirectLookupTable_1[4952] = 16'sb0001110101000010;\n  assign DirectLookupTable_1[4953] = 16'sb0001110101000011;\n  assign DirectLookupTable_1[4954] = 16'sb0001110101000100;\n  assign DirectLookupTable_1[4955] = 16'sb0001110101000110;\n  assign DirectLookupTable_1[4956] = 16'sb0001110101000111;\n  assign DirectLookupTable_1[4957] = 16'sb0001110101001001;\n  assign DirectLookupTable_1[4958] = 16'sb0001110101001010;\n  assign DirectLookupTable_1[4959] = 16'sb0001110101001011;\n  assign DirectLookupTable_1[4960] = 16'sb0001110101001101;\n  assign DirectLookupTable_1[4961] = 16'sb0001110101001110;\n  assign DirectLookupTable_1[4962] = 16'sb0001110101010000;\n  assign DirectLookupTable_1[4963] = 16'sb0001110101010001;\n  assign DirectLookupTable_1[4964] = 16'sb0001110101010010;\n  assign DirectLookupTable_1[4965] = 16'sb0001110101010100;\n  assign DirectLookupTable_1[4966] = 16'sb0001110101010101;\n  assign DirectLookupTable_1[4967] = 16'sb0001110101010111;\n  assign DirectLookupTable_1[4968] = 16'sb0001110101011000;\n  assign DirectLookupTable_1[4969] = 16'sb0001110101011001;\n  assign DirectLookupTable_1[4970] = 16'sb0001110101011011;\n  assign DirectLookupTable_1[4971] = 16'sb0001110101011100;\n  assign DirectLookupTable_1[4972] = 16'sb0001110101011110;\n  assign DirectLookupTable_1[4973] = 16'sb0001110101011111;\n  assign DirectLookupTable_1[4974] = 16'sb0001110101100000;\n  assign DirectLookupTable_1[4975] = 16'sb0001110101100010;\n  assign DirectLookupTable_1[4976] = 16'sb0001110101100011;\n  assign DirectLookupTable_1[4977] = 16'sb0001110101100101;\n  assign DirectLookupTable_1[4978] = 16'sb0001110101100110;\n  assign DirectLookupTable_1[4979] = 16'sb0001110101100111;\n  assign DirectLookupTable_1[4980] = 16'sb0001110101101001;\n  assign DirectLookupTable_1[4981] = 16'sb0001110101101010;\n  assign DirectLookupTable_1[4982] = 16'sb0001110101101100;\n  assign DirectLookupTable_1[4983] = 16'sb0001110101101101;\n  assign DirectLookupTable_1[4984] = 16'sb0001110101101110;\n  assign DirectLookupTable_1[4985] = 16'sb0001110101110000;\n  assign DirectLookupTable_1[4986] = 16'sb0001110101110001;\n  assign DirectLookupTable_1[4987] = 16'sb0001110101110010;\n  assign DirectLookupTable_1[4988] = 16'sb0001110101110100;\n  assign DirectLookupTable_1[4989] = 16'sb0001110101110101;\n  assign DirectLookupTable_1[4990] = 16'sb0001110101110111;\n  assign DirectLookupTable_1[4991] = 16'sb0001110101111000;\n  assign DirectLookupTable_1[4992] = 16'sb0001110101111001;\n  assign DirectLookupTable_1[4993] = 16'sb0001110101111011;\n  assign DirectLookupTable_1[4994] = 16'sb0001110101111100;\n  assign DirectLookupTable_1[4995] = 16'sb0001110101111110;\n  assign DirectLookupTable_1[4996] = 16'sb0001110101111111;\n  assign DirectLookupTable_1[4997] = 16'sb0001110110000000;\n  assign DirectLookupTable_1[4998] = 16'sb0001110110000010;\n  assign DirectLookupTable_1[4999] = 16'sb0001110110000011;\n  assign DirectLookupTable_1[5000] = 16'sb0001110110000101;\n  assign DirectLookupTable_1[5001] = 16'sb0001110110000110;\n  assign DirectLookupTable_1[5002] = 16'sb0001110110000111;\n  assign DirectLookupTable_1[5003] = 16'sb0001110110001001;\n  assign DirectLookupTable_1[5004] = 16'sb0001110110001010;\n  assign DirectLookupTable_1[5005] = 16'sb0001110110001100;\n  assign DirectLookupTable_1[5006] = 16'sb0001110110001101;\n  assign DirectLookupTable_1[5007] = 16'sb0001110110001110;\n  assign DirectLookupTable_1[5008] = 16'sb0001110110010000;\n  assign DirectLookupTable_1[5009] = 16'sb0001110110010001;\n  assign DirectLookupTable_1[5010] = 16'sb0001110110010011;\n  assign DirectLookupTable_1[5011] = 16'sb0001110110010100;\n  assign DirectLookupTable_1[5012] = 16'sb0001110110010101;\n  assign DirectLookupTable_1[5013] = 16'sb0001110110010111;\n  assign DirectLookupTable_1[5014] = 16'sb0001110110011000;\n  assign DirectLookupTable_1[5015] = 16'sb0001110110011010;\n  assign DirectLookupTable_1[5016] = 16'sb0001110110011011;\n  assign DirectLookupTable_1[5017] = 16'sb0001110110011100;\n  assign DirectLookupTable_1[5018] = 16'sb0001110110011110;\n  assign DirectLookupTable_1[5019] = 16'sb0001110110011111;\n  assign DirectLookupTable_1[5020] = 16'sb0001110110100000;\n  assign DirectLookupTable_1[5021] = 16'sb0001110110100010;\n  assign DirectLookupTable_1[5022] = 16'sb0001110110100011;\n  assign DirectLookupTable_1[5023] = 16'sb0001110110100101;\n  assign DirectLookupTable_1[5024] = 16'sb0001110110100110;\n  assign DirectLookupTable_1[5025] = 16'sb0001110110100111;\n  assign DirectLookupTable_1[5026] = 16'sb0001110110101001;\n  assign DirectLookupTable_1[5027] = 16'sb0001110110101010;\n  assign DirectLookupTable_1[5028] = 16'sb0001110110101100;\n  assign DirectLookupTable_1[5029] = 16'sb0001110110101101;\n  assign DirectLookupTable_1[5030] = 16'sb0001110110101110;\n  assign DirectLookupTable_1[5031] = 16'sb0001110110110000;\n  assign DirectLookupTable_1[5032] = 16'sb0001110110110001;\n  assign DirectLookupTable_1[5033] = 16'sb0001110110110011;\n  assign DirectLookupTable_1[5034] = 16'sb0001110110110100;\n  assign DirectLookupTable_1[5035] = 16'sb0001110110110101;\n  assign DirectLookupTable_1[5036] = 16'sb0001110110110111;\n  assign DirectLookupTable_1[5037] = 16'sb0001110110111000;\n  assign DirectLookupTable_1[5038] = 16'sb0001110110111010;\n  assign DirectLookupTable_1[5039] = 16'sb0001110110111011;\n  assign DirectLookupTable_1[5040] = 16'sb0001110110111100;\n  assign DirectLookupTable_1[5041] = 16'sb0001110110111110;\n  assign DirectLookupTable_1[5042] = 16'sb0001110110111111;\n  assign DirectLookupTable_1[5043] = 16'sb0001110111000000;\n  assign DirectLookupTable_1[5044] = 16'sb0001110111000010;\n  assign DirectLookupTable_1[5045] = 16'sb0001110111000011;\n  assign DirectLookupTable_1[5046] = 16'sb0001110111000101;\n  assign DirectLookupTable_1[5047] = 16'sb0001110111000110;\n  assign DirectLookupTable_1[5048] = 16'sb0001110111000111;\n  assign DirectLookupTable_1[5049] = 16'sb0001110111001001;\n  assign DirectLookupTable_1[5050] = 16'sb0001110111001010;\n  assign DirectLookupTable_1[5051] = 16'sb0001110111001100;\n  assign DirectLookupTable_1[5052] = 16'sb0001110111001101;\n  assign DirectLookupTable_1[5053] = 16'sb0001110111001110;\n  assign DirectLookupTable_1[5054] = 16'sb0001110111010000;\n  assign DirectLookupTable_1[5055] = 16'sb0001110111010001;\n  assign DirectLookupTable_1[5056] = 16'sb0001110111010011;\n  assign DirectLookupTable_1[5057] = 16'sb0001110111010100;\n  assign DirectLookupTable_1[5058] = 16'sb0001110111010101;\n  assign DirectLookupTable_1[5059] = 16'sb0001110111010111;\n  assign DirectLookupTable_1[5060] = 16'sb0001110111011000;\n  assign DirectLookupTable_1[5061] = 16'sb0001110111011010;\n  assign DirectLookupTable_1[5062] = 16'sb0001110111011011;\n  assign DirectLookupTable_1[5063] = 16'sb0001110111011100;\n  assign DirectLookupTable_1[5064] = 16'sb0001110111011110;\n  assign DirectLookupTable_1[5065] = 16'sb0001110111011111;\n  assign DirectLookupTable_1[5066] = 16'sb0001110111100000;\n  assign DirectLookupTable_1[5067] = 16'sb0001110111100010;\n  assign DirectLookupTable_1[5068] = 16'sb0001110111100011;\n  assign DirectLookupTable_1[5069] = 16'sb0001110111100101;\n  assign DirectLookupTable_1[5070] = 16'sb0001110111100110;\n  assign DirectLookupTable_1[5071] = 16'sb0001110111100111;\n  assign DirectLookupTable_1[5072] = 16'sb0001110111101001;\n  assign DirectLookupTable_1[5073] = 16'sb0001110111101010;\n  assign DirectLookupTable_1[5074] = 16'sb0001110111101100;\n  assign DirectLookupTable_1[5075] = 16'sb0001110111101101;\n  assign DirectLookupTable_1[5076] = 16'sb0001110111101110;\n  assign DirectLookupTable_1[5077] = 16'sb0001110111110000;\n  assign DirectLookupTable_1[5078] = 16'sb0001110111110001;\n  assign DirectLookupTable_1[5079] = 16'sb0001110111110011;\n  assign DirectLookupTable_1[5080] = 16'sb0001110111110100;\n  assign DirectLookupTable_1[5081] = 16'sb0001110111110101;\n  assign DirectLookupTable_1[5082] = 16'sb0001110111110111;\n  assign DirectLookupTable_1[5083] = 16'sb0001110111111000;\n  assign DirectLookupTable_1[5084] = 16'sb0001110111111001;\n  assign DirectLookupTable_1[5085] = 16'sb0001110111111011;\n  assign DirectLookupTable_1[5086] = 16'sb0001110111111100;\n  assign DirectLookupTable_1[5087] = 16'sb0001110111111110;\n  assign DirectLookupTable_1[5088] = 16'sb0001110111111111;\n  assign DirectLookupTable_1[5089] = 16'sb0001111000000000;\n  assign DirectLookupTable_1[5090] = 16'sb0001111000000010;\n  assign DirectLookupTable_1[5091] = 16'sb0001111000000011;\n  assign DirectLookupTable_1[5092] = 16'sb0001111000000101;\n  assign DirectLookupTable_1[5093] = 16'sb0001111000000110;\n  assign DirectLookupTable_1[5094] = 16'sb0001111000000111;\n  assign DirectLookupTable_1[5095] = 16'sb0001111000001001;\n  assign DirectLookupTable_1[5096] = 16'sb0001111000001010;\n  assign DirectLookupTable_1[5097] = 16'sb0001111000001011;\n  assign DirectLookupTable_1[5098] = 16'sb0001111000001101;\n  assign DirectLookupTable_1[5099] = 16'sb0001111000001110;\n  assign DirectLookupTable_1[5100] = 16'sb0001111000010000;\n  assign DirectLookupTable_1[5101] = 16'sb0001111000010001;\n  assign DirectLookupTable_1[5102] = 16'sb0001111000010010;\n  assign DirectLookupTable_1[5103] = 16'sb0001111000010100;\n  assign DirectLookupTable_1[5104] = 16'sb0001111000010101;\n  assign DirectLookupTable_1[5105] = 16'sb0001111000010111;\n  assign DirectLookupTable_1[5106] = 16'sb0001111000011000;\n  assign DirectLookupTable_1[5107] = 16'sb0001111000011001;\n  assign DirectLookupTable_1[5108] = 16'sb0001111000011011;\n  assign DirectLookupTable_1[5109] = 16'sb0001111000011100;\n  assign DirectLookupTable_1[5110] = 16'sb0001111000011110;\n  assign DirectLookupTable_1[5111] = 16'sb0001111000011111;\n  assign DirectLookupTable_1[5112] = 16'sb0001111000100000;\n  assign DirectLookupTable_1[5113] = 16'sb0001111000100010;\n  assign DirectLookupTable_1[5114] = 16'sb0001111000100011;\n  assign DirectLookupTable_1[5115] = 16'sb0001111000100100;\n  assign DirectLookupTable_1[5116] = 16'sb0001111000100110;\n  assign DirectLookupTable_1[5117] = 16'sb0001111000100111;\n  assign DirectLookupTable_1[5118] = 16'sb0001111000101001;\n  assign DirectLookupTable_1[5119] = 16'sb0001111000101010;\n  assign DirectLookupTable_1[5120] = 16'sb0001111000101011;\n  assign DirectLookupTable_1[5121] = 16'sb0001111000101101;\n  assign DirectLookupTable_1[5122] = 16'sb0001111000101110;\n  assign DirectLookupTable_1[5123] = 16'sb0001111000110000;\n  assign DirectLookupTable_1[5124] = 16'sb0001111000110001;\n  assign DirectLookupTable_1[5125] = 16'sb0001111000110010;\n  assign DirectLookupTable_1[5126] = 16'sb0001111000110100;\n  assign DirectLookupTable_1[5127] = 16'sb0001111000110101;\n  assign DirectLookupTable_1[5128] = 16'sb0001111000110110;\n  assign DirectLookupTable_1[5129] = 16'sb0001111000111000;\n  assign DirectLookupTable_1[5130] = 16'sb0001111000111001;\n  assign DirectLookupTable_1[5131] = 16'sb0001111000111011;\n  assign DirectLookupTable_1[5132] = 16'sb0001111000111100;\n  assign DirectLookupTable_1[5133] = 16'sb0001111000111101;\n  assign DirectLookupTable_1[5134] = 16'sb0001111000111111;\n  assign DirectLookupTable_1[5135] = 16'sb0001111001000000;\n  assign DirectLookupTable_1[5136] = 16'sb0001111001000010;\n  assign DirectLookupTable_1[5137] = 16'sb0001111001000011;\n  assign DirectLookupTable_1[5138] = 16'sb0001111001000100;\n  assign DirectLookupTable_1[5139] = 16'sb0001111001000110;\n  assign DirectLookupTable_1[5140] = 16'sb0001111001000111;\n  assign DirectLookupTable_1[5141] = 16'sb0001111001001000;\n  assign DirectLookupTable_1[5142] = 16'sb0001111001001010;\n  assign DirectLookupTable_1[5143] = 16'sb0001111001001011;\n  assign DirectLookupTable_1[5144] = 16'sb0001111001001101;\n  assign DirectLookupTable_1[5145] = 16'sb0001111001001110;\n  assign DirectLookupTable_1[5146] = 16'sb0001111001001111;\n  assign DirectLookupTable_1[5147] = 16'sb0001111001010001;\n  assign DirectLookupTable_1[5148] = 16'sb0001111001010010;\n  assign DirectLookupTable_1[5149] = 16'sb0001111001010100;\n  assign DirectLookupTable_1[5150] = 16'sb0001111001010101;\n  assign DirectLookupTable_1[5151] = 16'sb0001111001010110;\n  assign DirectLookupTable_1[5152] = 16'sb0001111001011000;\n  assign DirectLookupTable_1[5153] = 16'sb0001111001011001;\n  assign DirectLookupTable_1[5154] = 16'sb0001111001011010;\n  assign DirectLookupTable_1[5155] = 16'sb0001111001011100;\n  assign DirectLookupTable_1[5156] = 16'sb0001111001011101;\n  assign DirectLookupTable_1[5157] = 16'sb0001111001011111;\n  assign DirectLookupTable_1[5158] = 16'sb0001111001100000;\n  assign DirectLookupTable_1[5159] = 16'sb0001111001100001;\n  assign DirectLookupTable_1[5160] = 16'sb0001111001100011;\n  assign DirectLookupTable_1[5161] = 16'sb0001111001100100;\n  assign DirectLookupTable_1[5162] = 16'sb0001111001100101;\n  assign DirectLookupTable_1[5163] = 16'sb0001111001100111;\n  assign DirectLookupTable_1[5164] = 16'sb0001111001101000;\n  assign DirectLookupTable_1[5165] = 16'sb0001111001101010;\n  assign DirectLookupTable_1[5166] = 16'sb0001111001101011;\n  assign DirectLookupTable_1[5167] = 16'sb0001111001101100;\n  assign DirectLookupTable_1[5168] = 16'sb0001111001101110;\n  assign DirectLookupTable_1[5169] = 16'sb0001111001101111;\n  assign DirectLookupTable_1[5170] = 16'sb0001111001110001;\n  assign DirectLookupTable_1[5171] = 16'sb0001111001110010;\n  assign DirectLookupTable_1[5172] = 16'sb0001111001110011;\n  assign DirectLookupTable_1[5173] = 16'sb0001111001110101;\n  assign DirectLookupTable_1[5174] = 16'sb0001111001110110;\n  assign DirectLookupTable_1[5175] = 16'sb0001111001110111;\n  assign DirectLookupTable_1[5176] = 16'sb0001111001111001;\n  assign DirectLookupTable_1[5177] = 16'sb0001111001111010;\n  assign DirectLookupTable_1[5178] = 16'sb0001111001111100;\n  assign DirectLookupTable_1[5179] = 16'sb0001111001111101;\n  assign DirectLookupTable_1[5180] = 16'sb0001111001111110;\n  assign DirectLookupTable_1[5181] = 16'sb0001111010000000;\n  assign DirectLookupTable_1[5182] = 16'sb0001111010000001;\n  assign DirectLookupTable_1[5183] = 16'sb0001111010000010;\n  assign DirectLookupTable_1[5184] = 16'sb0001111010000100;\n  assign DirectLookupTable_1[5185] = 16'sb0001111010000101;\n  assign DirectLookupTable_1[5186] = 16'sb0001111010000111;\n  assign DirectLookupTable_1[5187] = 16'sb0001111010001000;\n  assign DirectLookupTable_1[5188] = 16'sb0001111010001001;\n  assign DirectLookupTable_1[5189] = 16'sb0001111010001011;\n  assign DirectLookupTable_1[5190] = 16'sb0001111010001100;\n  assign DirectLookupTable_1[5191] = 16'sb0001111010001110;\n  assign DirectLookupTable_1[5192] = 16'sb0001111010001111;\n  assign DirectLookupTable_1[5193] = 16'sb0001111010010000;\n  assign DirectLookupTable_1[5194] = 16'sb0001111010010010;\n  assign DirectLookupTable_1[5195] = 16'sb0001111010010011;\n  assign DirectLookupTable_1[5196] = 16'sb0001111010010100;\n  assign DirectLookupTable_1[5197] = 16'sb0001111010010110;\n  assign DirectLookupTable_1[5198] = 16'sb0001111010010111;\n  assign DirectLookupTable_1[5199] = 16'sb0001111010011001;\n  assign DirectLookupTable_1[5200] = 16'sb0001111010011010;\n  assign DirectLookupTable_1[5201] = 16'sb0001111010011011;\n  assign DirectLookupTable_1[5202] = 16'sb0001111010011101;\n  assign DirectLookupTable_1[5203] = 16'sb0001111010011110;\n  assign DirectLookupTable_1[5204] = 16'sb0001111010011111;\n  assign DirectLookupTable_1[5205] = 16'sb0001111010100001;\n  assign DirectLookupTable_1[5206] = 16'sb0001111010100010;\n  assign DirectLookupTable_1[5207] = 16'sb0001111010100100;\n  assign DirectLookupTable_1[5208] = 16'sb0001111010100101;\n  assign DirectLookupTable_1[5209] = 16'sb0001111010100110;\n  assign DirectLookupTable_1[5210] = 16'sb0001111010101000;\n  assign DirectLookupTable_1[5211] = 16'sb0001111010101001;\n  assign DirectLookupTable_1[5212] = 16'sb0001111010101011;\n  assign DirectLookupTable_1[5213] = 16'sb0001111010101100;\n  assign DirectLookupTable_1[5214] = 16'sb0001111010101101;\n  assign DirectLookupTable_1[5215] = 16'sb0001111010101111;\n  assign DirectLookupTable_1[5216] = 16'sb0001111010110000;\n  assign DirectLookupTable_1[5217] = 16'sb0001111010110001;\n  assign DirectLookupTable_1[5218] = 16'sb0001111010110011;\n  assign DirectLookupTable_1[5219] = 16'sb0001111010110100;\n  assign DirectLookupTable_1[5220] = 16'sb0001111010110110;\n  assign DirectLookupTable_1[5221] = 16'sb0001111010110111;\n  assign DirectLookupTable_1[5222] = 16'sb0001111010111000;\n  assign DirectLookupTable_1[5223] = 16'sb0001111010111010;\n  assign DirectLookupTable_1[5224] = 16'sb0001111010111011;\n  assign DirectLookupTable_1[5225] = 16'sb0001111010111100;\n  assign DirectLookupTable_1[5226] = 16'sb0001111010111110;\n  assign DirectLookupTable_1[5227] = 16'sb0001111010111111;\n  assign DirectLookupTable_1[5228] = 16'sb0001111011000001;\n  assign DirectLookupTable_1[5229] = 16'sb0001111011000010;\n  assign DirectLookupTable_1[5230] = 16'sb0001111011000011;\n  assign DirectLookupTable_1[5231] = 16'sb0001111011000101;\n  assign DirectLookupTable_1[5232] = 16'sb0001111011000110;\n  assign DirectLookupTable_1[5233] = 16'sb0001111011000111;\n  assign DirectLookupTable_1[5234] = 16'sb0001111011001001;\n  assign DirectLookupTable_1[5235] = 16'sb0001111011001010;\n  assign DirectLookupTable_1[5236] = 16'sb0001111011001100;\n  assign DirectLookupTable_1[5237] = 16'sb0001111011001101;\n  assign DirectLookupTable_1[5238] = 16'sb0001111011001110;\n  assign DirectLookupTable_1[5239] = 16'sb0001111011010000;\n  assign DirectLookupTable_1[5240] = 16'sb0001111011010001;\n  assign DirectLookupTable_1[5241] = 16'sb0001111011010010;\n  assign DirectLookupTable_1[5242] = 16'sb0001111011010100;\n  assign DirectLookupTable_1[5243] = 16'sb0001111011010101;\n  assign DirectLookupTable_1[5244] = 16'sb0001111011010111;\n  assign DirectLookupTable_1[5245] = 16'sb0001111011011000;\n  assign DirectLookupTable_1[5246] = 16'sb0001111011011001;\n  assign DirectLookupTable_1[5247] = 16'sb0001111011011011;\n  assign DirectLookupTable_1[5248] = 16'sb0001111011011100;\n  assign DirectLookupTable_1[5249] = 16'sb0001111011011101;\n  assign DirectLookupTable_1[5250] = 16'sb0001111011011111;\n  assign DirectLookupTable_1[5251] = 16'sb0001111011100000;\n  assign DirectLookupTable_1[5252] = 16'sb0001111011100010;\n  assign DirectLookupTable_1[5253] = 16'sb0001111011100011;\n  assign DirectLookupTable_1[5254] = 16'sb0001111011100100;\n  assign DirectLookupTable_1[5255] = 16'sb0001111011100110;\n  assign DirectLookupTable_1[5256] = 16'sb0001111011100111;\n  assign DirectLookupTable_1[5257] = 16'sb0001111011101000;\n  assign DirectLookupTable_1[5258] = 16'sb0001111011101010;\n  assign DirectLookupTable_1[5259] = 16'sb0001111011101011;\n  assign DirectLookupTable_1[5260] = 16'sb0001111011101101;\n  assign DirectLookupTable_1[5261] = 16'sb0001111011101110;\n  assign DirectLookupTable_1[5262] = 16'sb0001111011101111;\n  assign DirectLookupTable_1[5263] = 16'sb0001111011110001;\n  assign DirectLookupTable_1[5264] = 16'sb0001111011110010;\n  assign DirectLookupTable_1[5265] = 16'sb0001111011110011;\n  assign DirectLookupTable_1[5266] = 16'sb0001111011110101;\n  assign DirectLookupTable_1[5267] = 16'sb0001111011110110;\n  assign DirectLookupTable_1[5268] = 16'sb0001111011111000;\n  assign DirectLookupTable_1[5269] = 16'sb0001111011111001;\n  assign DirectLookupTable_1[5270] = 16'sb0001111011111010;\n  assign DirectLookupTable_1[5271] = 16'sb0001111011111100;\n  assign DirectLookupTable_1[5272] = 16'sb0001111011111101;\n  assign DirectLookupTable_1[5273] = 16'sb0001111011111110;\n  assign DirectLookupTable_1[5274] = 16'sb0001111100000000;\n  assign DirectLookupTable_1[5275] = 16'sb0001111100000001;\n  assign DirectLookupTable_1[5276] = 16'sb0001111100000011;\n  assign DirectLookupTable_1[5277] = 16'sb0001111100000100;\n  assign DirectLookupTable_1[5278] = 16'sb0001111100000101;\n  assign DirectLookupTable_1[5279] = 16'sb0001111100000111;\n  assign DirectLookupTable_1[5280] = 16'sb0001111100001000;\n  assign DirectLookupTable_1[5281] = 16'sb0001111100001001;\n  assign DirectLookupTable_1[5282] = 16'sb0001111100001011;\n  assign DirectLookupTable_1[5283] = 16'sb0001111100001100;\n  assign DirectLookupTable_1[5284] = 16'sb0001111100001110;\n  assign DirectLookupTable_1[5285] = 16'sb0001111100001111;\n  assign DirectLookupTable_1[5286] = 16'sb0001111100010000;\n  assign DirectLookupTable_1[5287] = 16'sb0001111100010010;\n  assign DirectLookupTable_1[5288] = 16'sb0001111100010011;\n  assign DirectLookupTable_1[5289] = 16'sb0001111100010100;\n  assign DirectLookupTable_1[5290] = 16'sb0001111100010110;\n  assign DirectLookupTable_1[5291] = 16'sb0001111100010111;\n  assign DirectLookupTable_1[5292] = 16'sb0001111100011001;\n  assign DirectLookupTable_1[5293] = 16'sb0001111100011010;\n  assign DirectLookupTable_1[5294] = 16'sb0001111100011011;\n  assign DirectLookupTable_1[5295] = 16'sb0001111100011101;\n  assign DirectLookupTable_1[5296] = 16'sb0001111100011110;\n  assign DirectLookupTable_1[5297] = 16'sb0001111100011111;\n  assign DirectLookupTable_1[5298] = 16'sb0001111100100001;\n  assign DirectLookupTable_1[5299] = 16'sb0001111100100010;\n  assign DirectLookupTable_1[5300] = 16'sb0001111100100100;\n  assign DirectLookupTable_1[5301] = 16'sb0001111100100101;\n  assign DirectLookupTable_1[5302] = 16'sb0001111100100110;\n  assign DirectLookupTable_1[5303] = 16'sb0001111100101000;\n  assign DirectLookupTable_1[5304] = 16'sb0001111100101001;\n  assign DirectLookupTable_1[5305] = 16'sb0001111100101010;\n  assign DirectLookupTable_1[5306] = 16'sb0001111100101100;\n  assign DirectLookupTable_1[5307] = 16'sb0001111100101101;\n  assign DirectLookupTable_1[5308] = 16'sb0001111100101111;\n  assign DirectLookupTable_1[5309] = 16'sb0001111100110000;\n  assign DirectLookupTable_1[5310] = 16'sb0001111100110001;\n  assign DirectLookupTable_1[5311] = 16'sb0001111100110011;\n  assign DirectLookupTable_1[5312] = 16'sb0001111100110100;\n  assign DirectLookupTable_1[5313] = 16'sb0001111100110101;\n  assign DirectLookupTable_1[5314] = 16'sb0001111100110111;\n  assign DirectLookupTable_1[5315] = 16'sb0001111100111000;\n  assign DirectLookupTable_1[5316] = 16'sb0001111100111010;\n  assign DirectLookupTable_1[5317] = 16'sb0001111100111011;\n  assign DirectLookupTable_1[5318] = 16'sb0001111100111100;\n  assign DirectLookupTable_1[5319] = 16'sb0001111100111110;\n  assign DirectLookupTable_1[5320] = 16'sb0001111100111111;\n  assign DirectLookupTable_1[5321] = 16'sb0001111101000000;\n  assign DirectLookupTable_1[5322] = 16'sb0001111101000010;\n  assign DirectLookupTable_1[5323] = 16'sb0001111101000011;\n  assign DirectLookupTable_1[5324] = 16'sb0001111101000100;\n  assign DirectLookupTable_1[5325] = 16'sb0001111101000110;\n  assign DirectLookupTable_1[5326] = 16'sb0001111101000111;\n  assign DirectLookupTable_1[5327] = 16'sb0001111101001001;\n  assign DirectLookupTable_1[5328] = 16'sb0001111101001010;\n  assign DirectLookupTable_1[5329] = 16'sb0001111101001011;\n  assign DirectLookupTable_1[5330] = 16'sb0001111101001101;\n  assign DirectLookupTable_1[5331] = 16'sb0001111101001110;\n  assign DirectLookupTable_1[5332] = 16'sb0001111101001111;\n  assign DirectLookupTable_1[5333] = 16'sb0001111101010001;\n  assign DirectLookupTable_1[5334] = 16'sb0001111101010010;\n  assign DirectLookupTable_1[5335] = 16'sb0001111101010100;\n  assign DirectLookupTable_1[5336] = 16'sb0001111101010101;\n  assign DirectLookupTable_1[5337] = 16'sb0001111101010110;\n  assign DirectLookupTable_1[5338] = 16'sb0001111101011000;\n  assign DirectLookupTable_1[5339] = 16'sb0001111101011001;\n  assign DirectLookupTable_1[5340] = 16'sb0001111101011010;\n  assign DirectLookupTable_1[5341] = 16'sb0001111101011100;\n  assign DirectLookupTable_1[5342] = 16'sb0001111101011101;\n  assign DirectLookupTable_1[5343] = 16'sb0001111101011111;\n  assign DirectLookupTable_1[5344] = 16'sb0001111101100000;\n  assign DirectLookupTable_1[5345] = 16'sb0001111101100001;\n  assign DirectLookupTable_1[5346] = 16'sb0001111101100011;\n  assign DirectLookupTable_1[5347] = 16'sb0001111101100100;\n  assign DirectLookupTable_1[5348] = 16'sb0001111101100101;\n  assign DirectLookupTable_1[5349] = 16'sb0001111101100111;\n  assign DirectLookupTable_1[5350] = 16'sb0001111101101000;\n  assign DirectLookupTable_1[5351] = 16'sb0001111101101001;\n  assign DirectLookupTable_1[5352] = 16'sb0001111101101011;\n  assign DirectLookupTable_1[5353] = 16'sb0001111101101100;\n  assign DirectLookupTable_1[5354] = 16'sb0001111101101110;\n  assign DirectLookupTable_1[5355] = 16'sb0001111101101111;\n  assign DirectLookupTable_1[5356] = 16'sb0001111101110000;\n  assign DirectLookupTable_1[5357] = 16'sb0001111101110010;\n  assign DirectLookupTable_1[5358] = 16'sb0001111101110011;\n  assign DirectLookupTable_1[5359] = 16'sb0001111101110100;\n  assign DirectLookupTable_1[5360] = 16'sb0001111101110110;\n  assign DirectLookupTable_1[5361] = 16'sb0001111101110111;\n  assign DirectLookupTable_1[5362] = 16'sb0001111101111001;\n  assign DirectLookupTable_1[5363] = 16'sb0001111101111010;\n  assign DirectLookupTable_1[5364] = 16'sb0001111101111011;\n  assign DirectLookupTable_1[5365] = 16'sb0001111101111101;\n  assign DirectLookupTable_1[5366] = 16'sb0001111101111110;\n  assign DirectLookupTable_1[5367] = 16'sb0001111101111111;\n  assign DirectLookupTable_1[5368] = 16'sb0001111110000001;\n  assign DirectLookupTable_1[5369] = 16'sb0001111110000010;\n  assign DirectLookupTable_1[5370] = 16'sb0001111110000011;\n  assign DirectLookupTable_1[5371] = 16'sb0001111110000101;\n  assign DirectLookupTable_1[5372] = 16'sb0001111110000110;\n  assign DirectLookupTable_1[5373] = 16'sb0001111110001000;\n  assign DirectLookupTable_1[5374] = 16'sb0001111110001001;\n  assign DirectLookupTable_1[5375] = 16'sb0001111110001010;\n  assign DirectLookupTable_1[5376] = 16'sb0001111110001100;\n  assign DirectLookupTable_1[5377] = 16'sb0001111110001101;\n  assign DirectLookupTable_1[5378] = 16'sb0001111110001110;\n  assign DirectLookupTable_1[5379] = 16'sb0001111110010000;\n  assign DirectLookupTable_1[5380] = 16'sb0001111110010001;\n  assign DirectLookupTable_1[5381] = 16'sb0001111110010010;\n  assign DirectLookupTable_1[5382] = 16'sb0001111110010100;\n  assign DirectLookupTable_1[5383] = 16'sb0001111110010101;\n  assign DirectLookupTable_1[5384] = 16'sb0001111110010111;\n  assign DirectLookupTable_1[5385] = 16'sb0001111110011000;\n  assign DirectLookupTable_1[5386] = 16'sb0001111110011001;\n  assign DirectLookupTable_1[5387] = 16'sb0001111110011011;\n  assign DirectLookupTable_1[5388] = 16'sb0001111110011100;\n  assign DirectLookupTable_1[5389] = 16'sb0001111110011101;\n  assign DirectLookupTable_1[5390] = 16'sb0001111110011111;\n  assign DirectLookupTable_1[5391] = 16'sb0001111110100000;\n  assign DirectLookupTable_1[5392] = 16'sb0001111110100010;\n  assign DirectLookupTable_1[5393] = 16'sb0001111110100011;\n  assign DirectLookupTable_1[5394] = 16'sb0001111110100100;\n  assign DirectLookupTable_1[5395] = 16'sb0001111110100110;\n  assign DirectLookupTable_1[5396] = 16'sb0001111110100111;\n  assign DirectLookupTable_1[5397] = 16'sb0001111110101000;\n  assign DirectLookupTable_1[5398] = 16'sb0001111110101010;\n  assign DirectLookupTable_1[5399] = 16'sb0001111110101011;\n  assign DirectLookupTable_1[5400] = 16'sb0001111110101100;\n  assign DirectLookupTable_1[5401] = 16'sb0001111110101110;\n  assign DirectLookupTable_1[5402] = 16'sb0001111110101111;\n  assign DirectLookupTable_1[5403] = 16'sb0001111110110001;\n  assign DirectLookupTable_1[5404] = 16'sb0001111110110010;\n  assign DirectLookupTable_1[5405] = 16'sb0001111110110011;\n  assign DirectLookupTable_1[5406] = 16'sb0001111110110101;\n  assign DirectLookupTable_1[5407] = 16'sb0001111110110110;\n  assign DirectLookupTable_1[5408] = 16'sb0001111110110111;\n  assign DirectLookupTable_1[5409] = 16'sb0001111110111001;\n  assign DirectLookupTable_1[5410] = 16'sb0001111110111010;\n  assign DirectLookupTable_1[5411] = 16'sb0001111110111011;\n  assign DirectLookupTable_1[5412] = 16'sb0001111110111101;\n  assign DirectLookupTable_1[5413] = 16'sb0001111110111110;\n  assign DirectLookupTable_1[5414] = 16'sb0001111111000000;\n  assign DirectLookupTable_1[5415] = 16'sb0001111111000001;\n  assign DirectLookupTable_1[5416] = 16'sb0001111111000010;\n  assign DirectLookupTable_1[5417] = 16'sb0001111111000100;\n  assign DirectLookupTable_1[5418] = 16'sb0001111111000101;\n  assign DirectLookupTable_1[5419] = 16'sb0001111111000110;\n  assign DirectLookupTable_1[5420] = 16'sb0001111111001000;\n  assign DirectLookupTable_1[5421] = 16'sb0001111111001001;\n  assign DirectLookupTable_1[5422] = 16'sb0001111111001010;\n  assign DirectLookupTable_1[5423] = 16'sb0001111111001100;\n  assign DirectLookupTable_1[5424] = 16'sb0001111111001101;\n  assign DirectLookupTable_1[5425] = 16'sb0001111111001111;\n  assign DirectLookupTable_1[5426] = 16'sb0001111111010000;\n  assign DirectLookupTable_1[5427] = 16'sb0001111111010001;\n  assign DirectLookupTable_1[5428] = 16'sb0001111111010011;\n  assign DirectLookupTable_1[5429] = 16'sb0001111111010100;\n  assign DirectLookupTable_1[5430] = 16'sb0001111111010101;\n  assign DirectLookupTable_1[5431] = 16'sb0001111111010111;\n  assign DirectLookupTable_1[5432] = 16'sb0001111111011000;\n  assign DirectLookupTable_1[5433] = 16'sb0001111111011001;\n  assign DirectLookupTable_1[5434] = 16'sb0001111111011011;\n  assign DirectLookupTable_1[5435] = 16'sb0001111111011100;\n  assign DirectLookupTable_1[5436] = 16'sb0001111111011110;\n  assign DirectLookupTable_1[5437] = 16'sb0001111111011111;\n  assign DirectLookupTable_1[5438] = 16'sb0001111111100000;\n  assign DirectLookupTable_1[5439] = 16'sb0001111111100010;\n  assign DirectLookupTable_1[5440] = 16'sb0001111111100011;\n  assign DirectLookupTable_1[5441] = 16'sb0001111111100100;\n  assign DirectLookupTable_1[5442] = 16'sb0001111111100110;\n  assign DirectLookupTable_1[5443] = 16'sb0001111111100111;\n  assign DirectLookupTable_1[5444] = 16'sb0001111111101000;\n  assign DirectLookupTable_1[5445] = 16'sb0001111111101010;\n  assign DirectLookupTable_1[5446] = 16'sb0001111111101011;\n  assign DirectLookupTable_1[5447] = 16'sb0001111111101100;\n  assign DirectLookupTable_1[5448] = 16'sb0001111111101110;\n  assign DirectLookupTable_1[5449] = 16'sb0001111111101111;\n  assign DirectLookupTable_1[5450] = 16'sb0001111111110001;\n  assign DirectLookupTable_1[5451] = 16'sb0001111111110010;\n  assign DirectLookupTable_1[5452] = 16'sb0001111111110011;\n  assign DirectLookupTable_1[5453] = 16'sb0001111111110101;\n  assign DirectLookupTable_1[5454] = 16'sb0001111111110110;\n  assign DirectLookupTable_1[5455] = 16'sb0001111111110111;\n  assign DirectLookupTable_1[5456] = 16'sb0001111111111001;\n  assign DirectLookupTable_1[5457] = 16'sb0001111111111010;\n  assign DirectLookupTable_1[5458] = 16'sb0001111111111011;\n  assign DirectLookupTable_1[5459] = 16'sb0001111111111101;\n  assign DirectLookupTable_1[5460] = 16'sb0001111111111110;\n  assign DirectLookupTable_1[5461] = 16'sb0010000000000000;\n  assign DirectLookupTable_1[5462] = 16'sb0010000000000001;\n  assign DirectLookupTable_1[5463] = 16'sb0010000000000010;\n  assign DirectLookupTable_1[5464] = 16'sb0010000000000100;\n  assign DirectLookupTable_1[5465] = 16'sb0010000000000101;\n  assign DirectLookupTable_1[5466] = 16'sb0010000000000110;\n  assign DirectLookupTable_1[5467] = 16'sb0010000000001000;\n  assign DirectLookupTable_1[5468] = 16'sb0010000000001001;\n  assign DirectLookupTable_1[5469] = 16'sb0010000000001010;\n  assign DirectLookupTable_1[5470] = 16'sb0010000000001100;\n  assign DirectLookupTable_1[5471] = 16'sb0010000000001101;\n  assign DirectLookupTable_1[5472] = 16'sb0010000000001111;\n  assign DirectLookupTable_1[5473] = 16'sb0010000000010000;\n  assign DirectLookupTable_1[5474] = 16'sb0010000000010001;\n  assign DirectLookupTable_1[5475] = 16'sb0010000000010011;\n  assign DirectLookupTable_1[5476] = 16'sb0010000000010100;\n  assign DirectLookupTable_1[5477] = 16'sb0010000000010101;\n  assign DirectLookupTable_1[5478] = 16'sb0010000000010111;\n  assign DirectLookupTable_1[5479] = 16'sb0010000000011000;\n  assign DirectLookupTable_1[5480] = 16'sb0010000000011001;\n  assign DirectLookupTable_1[5481] = 16'sb0010000000011011;\n  assign DirectLookupTable_1[5482] = 16'sb0010000000011100;\n  assign DirectLookupTable_1[5483] = 16'sb0010000000011101;\n  assign DirectLookupTable_1[5484] = 16'sb0010000000011111;\n  assign DirectLookupTable_1[5485] = 16'sb0010000000100000;\n  assign DirectLookupTable_1[5486] = 16'sb0010000000100010;\n  assign DirectLookupTable_1[5487] = 16'sb0010000000100011;\n  assign DirectLookupTable_1[5488] = 16'sb0010000000100100;\n  assign DirectLookupTable_1[5489] = 16'sb0010000000100110;\n  assign DirectLookupTable_1[5490] = 16'sb0010000000100111;\n  assign DirectLookupTable_1[5491] = 16'sb0010000000101000;\n  assign DirectLookupTable_1[5492] = 16'sb0010000000101010;\n  assign DirectLookupTable_1[5493] = 16'sb0010000000101011;\n  assign DirectLookupTable_1[5494] = 16'sb0010000000101100;\n  assign DirectLookupTable_1[5495] = 16'sb0010000000101110;\n  assign DirectLookupTable_1[5496] = 16'sb0010000000101111;\n  assign DirectLookupTable_1[5497] = 16'sb0010000000110000;\n  assign DirectLookupTable_1[5498] = 16'sb0010000000110010;\n  assign DirectLookupTable_1[5499] = 16'sb0010000000110011;\n  assign DirectLookupTable_1[5500] = 16'sb0010000000110101;\n  assign DirectLookupTable_1[5501] = 16'sb0010000000110110;\n  assign DirectLookupTable_1[5502] = 16'sb0010000000110111;\n  assign DirectLookupTable_1[5503] = 16'sb0010000000111001;\n  assign DirectLookupTable_1[5504] = 16'sb0010000000111010;\n  assign DirectLookupTable_1[5505] = 16'sb0010000000111011;\n  assign DirectLookupTable_1[5506] = 16'sb0010000000111101;\n  assign DirectLookupTable_1[5507] = 16'sb0010000000111110;\n  assign DirectLookupTable_1[5508] = 16'sb0010000000111111;\n  assign DirectLookupTable_1[5509] = 16'sb0010000001000001;\n  assign DirectLookupTable_1[5510] = 16'sb0010000001000010;\n  assign DirectLookupTable_1[5511] = 16'sb0010000001000011;\n  assign DirectLookupTable_1[5512] = 16'sb0010000001000101;\n  assign DirectLookupTable_1[5513] = 16'sb0010000001000110;\n  assign DirectLookupTable_1[5514] = 16'sb0010000001001000;\n  assign DirectLookupTable_1[5515] = 16'sb0010000001001001;\n  assign DirectLookupTable_1[5516] = 16'sb0010000001001010;\n  assign DirectLookupTable_1[5517] = 16'sb0010000001001100;\n  assign DirectLookupTable_1[5518] = 16'sb0010000001001101;\n  assign DirectLookupTable_1[5519] = 16'sb0010000001001110;\n  assign DirectLookupTable_1[5520] = 16'sb0010000001010000;\n  assign DirectLookupTable_1[5521] = 16'sb0010000001010001;\n  assign DirectLookupTable_1[5522] = 16'sb0010000001010010;\n  assign DirectLookupTable_1[5523] = 16'sb0010000001010100;\n  assign DirectLookupTable_1[5524] = 16'sb0010000001010101;\n  assign DirectLookupTable_1[5525] = 16'sb0010000001010110;\n  assign DirectLookupTable_1[5526] = 16'sb0010000001011000;\n  assign DirectLookupTable_1[5527] = 16'sb0010000001011001;\n  assign DirectLookupTable_1[5528] = 16'sb0010000001011011;\n  assign DirectLookupTable_1[5529] = 16'sb0010000001011100;\n  assign DirectLookupTable_1[5530] = 16'sb0010000001011101;\n  assign DirectLookupTable_1[5531] = 16'sb0010000001011111;\n  assign DirectLookupTable_1[5532] = 16'sb0010000001100000;\n  assign DirectLookupTable_1[5533] = 16'sb0010000001100001;\n  assign DirectLookupTable_1[5534] = 16'sb0010000001100011;\n  assign DirectLookupTable_1[5535] = 16'sb0010000001100100;\n  assign DirectLookupTable_1[5536] = 16'sb0010000001100101;\n  assign DirectLookupTable_1[5537] = 16'sb0010000001100111;\n  assign DirectLookupTable_1[5538] = 16'sb0010000001101000;\n  assign DirectLookupTable_1[5539] = 16'sb0010000001101001;\n  assign DirectLookupTable_1[5540] = 16'sb0010000001101011;\n  assign DirectLookupTable_1[5541] = 16'sb0010000001101100;\n  assign DirectLookupTable_1[5542] = 16'sb0010000001101101;\n  assign DirectLookupTable_1[5543] = 16'sb0010000001101111;\n  assign DirectLookupTable_1[5544] = 16'sb0010000001110000;\n  assign DirectLookupTable_1[5545] = 16'sb0010000001110010;\n  assign DirectLookupTable_1[5546] = 16'sb0010000001110011;\n  assign DirectLookupTable_1[5547] = 16'sb0010000001110100;\n  assign DirectLookupTable_1[5548] = 16'sb0010000001110110;\n  assign DirectLookupTable_1[5549] = 16'sb0010000001110111;\n  assign DirectLookupTable_1[5550] = 16'sb0010000001111000;\n  assign DirectLookupTable_1[5551] = 16'sb0010000001111010;\n  assign DirectLookupTable_1[5552] = 16'sb0010000001111011;\n  assign DirectLookupTable_1[5553] = 16'sb0010000001111100;\n  assign DirectLookupTable_1[5554] = 16'sb0010000001111110;\n  assign DirectLookupTable_1[5555] = 16'sb0010000001111111;\n  assign DirectLookupTable_1[5556] = 16'sb0010000010000000;\n  assign DirectLookupTable_1[5557] = 16'sb0010000010000010;\n  assign DirectLookupTable_1[5558] = 16'sb0010000010000011;\n  assign DirectLookupTable_1[5559] = 16'sb0010000010000100;\n  assign DirectLookupTable_1[5560] = 16'sb0010000010000110;\n  assign DirectLookupTable_1[5561] = 16'sb0010000010000111;\n  assign DirectLookupTable_1[5562] = 16'sb0010000010001001;\n  assign DirectLookupTable_1[5563] = 16'sb0010000010001010;\n  assign DirectLookupTable_1[5564] = 16'sb0010000010001011;\n  assign DirectLookupTable_1[5565] = 16'sb0010000010001101;\n  assign DirectLookupTable_1[5566] = 16'sb0010000010001110;\n  assign DirectLookupTable_1[5567] = 16'sb0010000010001111;\n  assign DirectLookupTable_1[5568] = 16'sb0010000010010001;\n  assign DirectLookupTable_1[5569] = 16'sb0010000010010010;\n  assign DirectLookupTable_1[5570] = 16'sb0010000010010011;\n  assign DirectLookupTable_1[5571] = 16'sb0010000010010101;\n  assign DirectLookupTable_1[5572] = 16'sb0010000010010110;\n  assign DirectLookupTable_1[5573] = 16'sb0010000010010111;\n  assign DirectLookupTable_1[5574] = 16'sb0010000010011001;\n  assign DirectLookupTable_1[5575] = 16'sb0010000010011010;\n  assign DirectLookupTable_1[5576] = 16'sb0010000010011011;\n  assign DirectLookupTable_1[5577] = 16'sb0010000010011101;\n  assign DirectLookupTable_1[5578] = 16'sb0010000010011110;\n  assign DirectLookupTable_1[5579] = 16'sb0010000010100000;\n  assign DirectLookupTable_1[5580] = 16'sb0010000010100001;\n  assign DirectLookupTable_1[5581] = 16'sb0010000010100010;\n  assign DirectLookupTable_1[5582] = 16'sb0010000010100100;\n  assign DirectLookupTable_1[5583] = 16'sb0010000010100101;\n  assign DirectLookupTable_1[5584] = 16'sb0010000010100110;\n  assign DirectLookupTable_1[5585] = 16'sb0010000010101000;\n  assign DirectLookupTable_1[5586] = 16'sb0010000010101001;\n  assign DirectLookupTable_1[5587] = 16'sb0010000010101010;\n  assign DirectLookupTable_1[5588] = 16'sb0010000010101100;\n  assign DirectLookupTable_1[5589] = 16'sb0010000010101101;\n  assign DirectLookupTable_1[5590] = 16'sb0010000010101110;\n  assign DirectLookupTable_1[5591] = 16'sb0010000010110000;\n  assign DirectLookupTable_1[5592] = 16'sb0010000010110001;\n  assign DirectLookupTable_1[5593] = 16'sb0010000010110010;\n  assign DirectLookupTable_1[5594] = 16'sb0010000010110100;\n  assign DirectLookupTable_1[5595] = 16'sb0010000010110101;\n  assign DirectLookupTable_1[5596] = 16'sb0010000010110111;\n  assign DirectLookupTable_1[5597] = 16'sb0010000010111000;\n  assign DirectLookupTable_1[5598] = 16'sb0010000010111001;\n  assign DirectLookupTable_1[5599] = 16'sb0010000010111011;\n  assign DirectLookupTable_1[5600] = 16'sb0010000010111100;\n  assign DirectLookupTable_1[5601] = 16'sb0010000010111101;\n  assign DirectLookupTable_1[5602] = 16'sb0010000010111111;\n  assign DirectLookupTable_1[5603] = 16'sb0010000011000000;\n  assign DirectLookupTable_1[5604] = 16'sb0010000011000001;\n  assign DirectLookupTable_1[5605] = 16'sb0010000011000011;\n  assign DirectLookupTable_1[5606] = 16'sb0010000011000100;\n  assign DirectLookupTable_1[5607] = 16'sb0010000011000101;\n  assign DirectLookupTable_1[5608] = 16'sb0010000011000111;\n  assign DirectLookupTable_1[5609] = 16'sb0010000011001000;\n  assign DirectLookupTable_1[5610] = 16'sb0010000011001001;\n  assign DirectLookupTable_1[5611] = 16'sb0010000011001011;\n  assign DirectLookupTable_1[5612] = 16'sb0010000011001100;\n  assign DirectLookupTable_1[5613] = 16'sb0010000011001101;\n  assign DirectLookupTable_1[5614] = 16'sb0010000011001111;\n  assign DirectLookupTable_1[5615] = 16'sb0010000011010000;\n  assign DirectLookupTable_1[5616] = 16'sb0010000011010001;\n  assign DirectLookupTable_1[5617] = 16'sb0010000011010011;\n  assign DirectLookupTable_1[5618] = 16'sb0010000011010100;\n  assign DirectLookupTable_1[5619] = 16'sb0010000011010110;\n  assign DirectLookupTable_1[5620] = 16'sb0010000011010111;\n  assign DirectLookupTable_1[5621] = 16'sb0010000011011000;\n  assign DirectLookupTable_1[5622] = 16'sb0010000011011010;\n  assign DirectLookupTable_1[5623] = 16'sb0010000011011011;\n  assign DirectLookupTable_1[5624] = 16'sb0010000011011100;\n  assign DirectLookupTable_1[5625] = 16'sb0010000011011110;\n  assign DirectLookupTable_1[5626] = 16'sb0010000011011111;\n  assign DirectLookupTable_1[5627] = 16'sb0010000011100000;\n  assign DirectLookupTable_1[5628] = 16'sb0010000011100010;\n  assign DirectLookupTable_1[5629] = 16'sb0010000011100011;\n  assign DirectLookupTable_1[5630] = 16'sb0010000011100100;\n  assign DirectLookupTable_1[5631] = 16'sb0010000011100110;\n  assign DirectLookupTable_1[5632] = 16'sb0010000011100111;\n  assign DirectLookupTable_1[5633] = 16'sb0010000011101000;\n  assign DirectLookupTable_1[5634] = 16'sb0010000011101010;\n  assign DirectLookupTable_1[5635] = 16'sb0010000011101011;\n  assign DirectLookupTable_1[5636] = 16'sb0010000011101100;\n  assign DirectLookupTable_1[5637] = 16'sb0010000011101110;\n  assign DirectLookupTable_1[5638] = 16'sb0010000011101111;\n  assign DirectLookupTable_1[5639] = 16'sb0010000011110000;\n  assign DirectLookupTable_1[5640] = 16'sb0010000011110010;\n  assign DirectLookupTable_1[5641] = 16'sb0010000011110011;\n  assign DirectLookupTable_1[5642] = 16'sb0010000011110101;\n  assign DirectLookupTable_1[5643] = 16'sb0010000011110110;\n  assign DirectLookupTable_1[5644] = 16'sb0010000011110111;\n  assign DirectLookupTable_1[5645] = 16'sb0010000011111001;\n  assign DirectLookupTable_1[5646] = 16'sb0010000011111010;\n  assign DirectLookupTable_1[5647] = 16'sb0010000011111011;\n  assign DirectLookupTable_1[5648] = 16'sb0010000011111101;\n  assign DirectLookupTable_1[5649] = 16'sb0010000011111110;\n  assign DirectLookupTable_1[5650] = 16'sb0010000011111111;\n  assign DirectLookupTable_1[5651] = 16'sb0010000100000001;\n  assign DirectLookupTable_1[5652] = 16'sb0010000100000010;\n  assign DirectLookupTable_1[5653] = 16'sb0010000100000011;\n  assign DirectLookupTable_1[5654] = 16'sb0010000100000101;\n  assign DirectLookupTable_1[5655] = 16'sb0010000100000110;\n  assign DirectLookupTable_1[5656] = 16'sb0010000100000111;\n  assign DirectLookupTable_1[5657] = 16'sb0010000100001001;\n  assign DirectLookupTable_1[5658] = 16'sb0010000100001010;\n  assign DirectLookupTable_1[5659] = 16'sb0010000100001011;\n  assign DirectLookupTable_1[5660] = 16'sb0010000100001101;\n  assign DirectLookupTable_1[5661] = 16'sb0010000100001110;\n  assign DirectLookupTable_1[5662] = 16'sb0010000100001111;\n  assign DirectLookupTable_1[5663] = 16'sb0010000100010001;\n  assign DirectLookupTable_1[5664] = 16'sb0010000100010010;\n  assign DirectLookupTable_1[5665] = 16'sb0010000100010011;\n  assign DirectLookupTable_1[5666] = 16'sb0010000100010101;\n  assign DirectLookupTable_1[5667] = 16'sb0010000100010110;\n  assign DirectLookupTable_1[5668] = 16'sb0010000100011000;\n  assign DirectLookupTable_1[5669] = 16'sb0010000100011001;\n  assign DirectLookupTable_1[5670] = 16'sb0010000100011010;\n  assign DirectLookupTable_1[5671] = 16'sb0010000100011100;\n  assign DirectLookupTable_1[5672] = 16'sb0010000100011101;\n  assign DirectLookupTable_1[5673] = 16'sb0010000100011110;\n  assign DirectLookupTable_1[5674] = 16'sb0010000100100000;\n  assign DirectLookupTable_1[5675] = 16'sb0010000100100001;\n  assign DirectLookupTable_1[5676] = 16'sb0010000100100010;\n  assign DirectLookupTable_1[5677] = 16'sb0010000100100100;\n  assign DirectLookupTable_1[5678] = 16'sb0010000100100101;\n  assign DirectLookupTable_1[5679] = 16'sb0010000100100110;\n  assign DirectLookupTable_1[5680] = 16'sb0010000100101000;\n  assign DirectLookupTable_1[5681] = 16'sb0010000100101001;\n  assign DirectLookupTable_1[5682] = 16'sb0010000100101010;\n  assign DirectLookupTable_1[5683] = 16'sb0010000100101100;\n  assign DirectLookupTable_1[5684] = 16'sb0010000100101101;\n  assign DirectLookupTable_1[5685] = 16'sb0010000100101110;\n  assign DirectLookupTable_1[5686] = 16'sb0010000100110000;\n  assign DirectLookupTable_1[5687] = 16'sb0010000100110001;\n  assign DirectLookupTable_1[5688] = 16'sb0010000100110010;\n  assign DirectLookupTable_1[5689] = 16'sb0010000100110100;\n  assign DirectLookupTable_1[5690] = 16'sb0010000100110101;\n  assign DirectLookupTable_1[5691] = 16'sb0010000100110110;\n  assign DirectLookupTable_1[5692] = 16'sb0010000100111000;\n  assign DirectLookupTable_1[5693] = 16'sb0010000100111001;\n  assign DirectLookupTable_1[5694] = 16'sb0010000100111010;\n  assign DirectLookupTable_1[5695] = 16'sb0010000100111100;\n  assign DirectLookupTable_1[5696] = 16'sb0010000100111101;\n  assign DirectLookupTable_1[5697] = 16'sb0010000100111110;\n  assign DirectLookupTable_1[5698] = 16'sb0010000101000000;\n  assign DirectLookupTable_1[5699] = 16'sb0010000101000001;\n  assign DirectLookupTable_1[5700] = 16'sb0010000101000010;\n  assign DirectLookupTable_1[5701] = 16'sb0010000101000100;\n  assign DirectLookupTable_1[5702] = 16'sb0010000101000101;\n  assign DirectLookupTable_1[5703] = 16'sb0010000101000111;\n  assign DirectLookupTable_1[5704] = 16'sb0010000101001000;\n  assign DirectLookupTable_1[5705] = 16'sb0010000101001001;\n  assign DirectLookupTable_1[5706] = 16'sb0010000101001011;\n  assign DirectLookupTable_1[5707] = 16'sb0010000101001100;\n  assign DirectLookupTable_1[5708] = 16'sb0010000101001101;\n  assign DirectLookupTable_1[5709] = 16'sb0010000101001111;\n  assign DirectLookupTable_1[5710] = 16'sb0010000101010000;\n  assign DirectLookupTable_1[5711] = 16'sb0010000101010001;\n  assign DirectLookupTable_1[5712] = 16'sb0010000101010011;\n  assign DirectLookupTable_1[5713] = 16'sb0010000101010100;\n  assign DirectLookupTable_1[5714] = 16'sb0010000101010101;\n  assign DirectLookupTable_1[5715] = 16'sb0010000101010111;\n  assign DirectLookupTable_1[5716] = 16'sb0010000101011000;\n  assign DirectLookupTable_1[5717] = 16'sb0010000101011001;\n  assign DirectLookupTable_1[5718] = 16'sb0010000101011011;\n  assign DirectLookupTable_1[5719] = 16'sb0010000101011100;\n  assign DirectLookupTable_1[5720] = 16'sb0010000101011101;\n  assign DirectLookupTable_1[5721] = 16'sb0010000101011111;\n  assign DirectLookupTable_1[5722] = 16'sb0010000101100000;\n  assign DirectLookupTable_1[5723] = 16'sb0010000101100001;\n  assign DirectLookupTable_1[5724] = 16'sb0010000101100011;\n  assign DirectLookupTable_1[5725] = 16'sb0010000101100100;\n  assign DirectLookupTable_1[5726] = 16'sb0010000101100101;\n  assign DirectLookupTable_1[5727] = 16'sb0010000101100111;\n  assign DirectLookupTable_1[5728] = 16'sb0010000101101000;\n  assign DirectLookupTable_1[5729] = 16'sb0010000101101001;\n  assign DirectLookupTable_1[5730] = 16'sb0010000101101011;\n  assign DirectLookupTable_1[5731] = 16'sb0010000101101100;\n  assign DirectLookupTable_1[5732] = 16'sb0010000101101101;\n  assign DirectLookupTable_1[5733] = 16'sb0010000101101111;\n  assign DirectLookupTable_1[5734] = 16'sb0010000101110000;\n  assign DirectLookupTable_1[5735] = 16'sb0010000101110001;\n  assign DirectLookupTable_1[5736] = 16'sb0010000101110011;\n  assign DirectLookupTable_1[5737] = 16'sb0010000101110100;\n  assign DirectLookupTable_1[5738] = 16'sb0010000101110101;\n  assign DirectLookupTable_1[5739] = 16'sb0010000101110111;\n  assign DirectLookupTable_1[5740] = 16'sb0010000101111000;\n  assign DirectLookupTable_1[5741] = 16'sb0010000101111001;\n  assign DirectLookupTable_1[5742] = 16'sb0010000101111011;\n  assign DirectLookupTable_1[5743] = 16'sb0010000101111100;\n  assign DirectLookupTable_1[5744] = 16'sb0010000101111101;\n  assign DirectLookupTable_1[5745] = 16'sb0010000101111111;\n  assign DirectLookupTable_1[5746] = 16'sb0010000110000000;\n  assign DirectLookupTable_1[5747] = 16'sb0010000110000001;\n  assign DirectLookupTable_1[5748] = 16'sb0010000110000011;\n  assign DirectLookupTable_1[5749] = 16'sb0010000110000100;\n  assign DirectLookupTable_1[5750] = 16'sb0010000110000110;\n  assign DirectLookupTable_1[5751] = 16'sb0010000110000111;\n  assign DirectLookupTable_1[5752] = 16'sb0010000110001000;\n  assign DirectLookupTable_1[5753] = 16'sb0010000110001010;\n  assign DirectLookupTable_1[5754] = 16'sb0010000110001011;\n  assign DirectLookupTable_1[5755] = 16'sb0010000110001100;\n  assign DirectLookupTable_1[5756] = 16'sb0010000110001110;\n  assign DirectLookupTable_1[5757] = 16'sb0010000110001111;\n  assign DirectLookupTable_1[5758] = 16'sb0010000110010000;\n  assign DirectLookupTable_1[5759] = 16'sb0010000110010010;\n  assign DirectLookupTable_1[5760] = 16'sb0010000110010011;\n  assign DirectLookupTable_1[5761] = 16'sb0010000110010100;\n  assign DirectLookupTable_1[5762] = 16'sb0010000110010110;\n  assign DirectLookupTable_1[5763] = 16'sb0010000110010111;\n  assign DirectLookupTable_1[5764] = 16'sb0010000110011000;\n  assign DirectLookupTable_1[5765] = 16'sb0010000110011010;\n  assign DirectLookupTable_1[5766] = 16'sb0010000110011011;\n  assign DirectLookupTable_1[5767] = 16'sb0010000110011100;\n  assign DirectLookupTable_1[5768] = 16'sb0010000110011110;\n  assign DirectLookupTable_1[5769] = 16'sb0010000110011111;\n  assign DirectLookupTable_1[5770] = 16'sb0010000110100000;\n  assign DirectLookupTable_1[5771] = 16'sb0010000110100010;\n  assign DirectLookupTable_1[5772] = 16'sb0010000110100011;\n  assign DirectLookupTable_1[5773] = 16'sb0010000110100100;\n  assign DirectLookupTable_1[5774] = 16'sb0010000110100110;\n  assign DirectLookupTable_1[5775] = 16'sb0010000110100111;\n  assign DirectLookupTable_1[5776] = 16'sb0010000110101000;\n  assign DirectLookupTable_1[5777] = 16'sb0010000110101010;\n  assign DirectLookupTable_1[5778] = 16'sb0010000110101011;\n  assign DirectLookupTable_1[5779] = 16'sb0010000110101100;\n  assign DirectLookupTable_1[5780] = 16'sb0010000110101110;\n  assign DirectLookupTable_1[5781] = 16'sb0010000110101111;\n  assign DirectLookupTable_1[5782] = 16'sb0010000110110000;\n  assign DirectLookupTable_1[5783] = 16'sb0010000110110010;\n  assign DirectLookupTable_1[5784] = 16'sb0010000110110011;\n  assign DirectLookupTable_1[5785] = 16'sb0010000110110100;\n  assign DirectLookupTable_1[5786] = 16'sb0010000110110110;\n  assign DirectLookupTable_1[5787] = 16'sb0010000110110111;\n  assign DirectLookupTable_1[5788] = 16'sb0010000110111000;\n  assign DirectLookupTable_1[5789] = 16'sb0010000110111010;\n  assign DirectLookupTable_1[5790] = 16'sb0010000110111011;\n  assign DirectLookupTable_1[5791] = 16'sb0010000110111100;\n  assign DirectLookupTable_1[5792] = 16'sb0010000110111110;\n  assign DirectLookupTable_1[5793] = 16'sb0010000110111111;\n  assign DirectLookupTable_1[5794] = 16'sb0010000111000000;\n  assign DirectLookupTable_1[5795] = 16'sb0010000111000010;\n  assign DirectLookupTable_1[5796] = 16'sb0010000111000011;\n  assign DirectLookupTable_1[5797] = 16'sb0010000111000100;\n  assign DirectLookupTable_1[5798] = 16'sb0010000111000110;\n  assign DirectLookupTable_1[5799] = 16'sb0010000111000111;\n  assign DirectLookupTable_1[5800] = 16'sb0010000111001000;\n  assign DirectLookupTable_1[5801] = 16'sb0010000111001010;\n  assign DirectLookupTable_1[5802] = 16'sb0010000111001011;\n  assign DirectLookupTable_1[5803] = 16'sb0010000111001100;\n  assign DirectLookupTable_1[5804] = 16'sb0010000111001110;\n  assign DirectLookupTable_1[5805] = 16'sb0010000111001111;\n  assign DirectLookupTable_1[5806] = 16'sb0010000111010000;\n  assign DirectLookupTable_1[5807] = 16'sb0010000111010010;\n  assign DirectLookupTable_1[5808] = 16'sb0010000111010011;\n  assign DirectLookupTable_1[5809] = 16'sb0010000111010100;\n  assign DirectLookupTable_1[5810] = 16'sb0010000111010110;\n  assign DirectLookupTable_1[5811] = 16'sb0010000111010111;\n  assign DirectLookupTable_1[5812] = 16'sb0010000111011000;\n  assign DirectLookupTable_1[5813] = 16'sb0010000111011010;\n  assign DirectLookupTable_1[5814] = 16'sb0010000111011011;\n  assign DirectLookupTable_1[5815] = 16'sb0010000111011100;\n  assign DirectLookupTable_1[5816] = 16'sb0010000111011110;\n  assign DirectLookupTable_1[5817] = 16'sb0010000111011111;\n  assign DirectLookupTable_1[5818] = 16'sb0010000111100000;\n  assign DirectLookupTable_1[5819] = 16'sb0010000111100010;\n  assign DirectLookupTable_1[5820] = 16'sb0010000111100011;\n  assign DirectLookupTable_1[5821] = 16'sb0010000111100100;\n  assign DirectLookupTable_1[5822] = 16'sb0010000111100110;\n  assign DirectLookupTable_1[5823] = 16'sb0010000111100111;\n  assign DirectLookupTable_1[5824] = 16'sb0010000111101000;\n  assign DirectLookupTable_1[5825] = 16'sb0010000111101010;\n  assign DirectLookupTable_1[5826] = 16'sb0010000111101011;\n  assign DirectLookupTable_1[5827] = 16'sb0010000111101100;\n  assign DirectLookupTable_1[5828] = 16'sb0010000111101110;\n  assign DirectLookupTable_1[5829] = 16'sb0010000111101111;\n  assign DirectLookupTable_1[5830] = 16'sb0010000111110000;\n  assign DirectLookupTable_1[5831] = 16'sb0010000111110010;\n  assign DirectLookupTable_1[5832] = 16'sb0010000111110011;\n  assign DirectLookupTable_1[5833] = 16'sb0010000111110100;\n  assign DirectLookupTable_1[5834] = 16'sb0010000111110110;\n  assign DirectLookupTable_1[5835] = 16'sb0010000111110111;\n  assign DirectLookupTable_1[5836] = 16'sb0010000111111000;\n  assign DirectLookupTable_1[5837] = 16'sb0010000111111010;\n  assign DirectLookupTable_1[5838] = 16'sb0010000111111011;\n  assign DirectLookupTable_1[5839] = 16'sb0010000111111100;\n  assign DirectLookupTable_1[5840] = 16'sb0010000111111110;\n  assign DirectLookupTable_1[5841] = 16'sb0010000111111111;\n  assign DirectLookupTable_1[5842] = 16'sb0010001000000000;\n  assign DirectLookupTable_1[5843] = 16'sb0010001000000010;\n  assign DirectLookupTable_1[5844] = 16'sb0010001000000011;\n  assign DirectLookupTable_1[5845] = 16'sb0010001000000100;\n  assign DirectLookupTable_1[5846] = 16'sb0010001000000110;\n  assign DirectLookupTable_1[5847] = 16'sb0010001000000111;\n  assign DirectLookupTable_1[5848] = 16'sb0010001000001000;\n  assign DirectLookupTable_1[5849] = 16'sb0010001000001010;\n  assign DirectLookupTable_1[5850] = 16'sb0010001000001011;\n  assign DirectLookupTable_1[5851] = 16'sb0010001000001100;\n  assign DirectLookupTable_1[5852] = 16'sb0010001000001110;\n  assign DirectLookupTable_1[5853] = 16'sb0010001000001111;\n  assign DirectLookupTable_1[5854] = 16'sb0010001000010000;\n  assign DirectLookupTable_1[5855] = 16'sb0010001000010010;\n  assign DirectLookupTable_1[5856] = 16'sb0010001000010011;\n  assign DirectLookupTable_1[5857] = 16'sb0010001000010100;\n  assign DirectLookupTable_1[5858] = 16'sb0010001000010110;\n  assign DirectLookupTable_1[5859] = 16'sb0010001000010111;\n  assign DirectLookupTable_1[5860] = 16'sb0010001000011000;\n  assign DirectLookupTable_1[5861] = 16'sb0010001000011010;\n  assign DirectLookupTable_1[5862] = 16'sb0010001000011011;\n  assign DirectLookupTable_1[5863] = 16'sb0010001000011100;\n  assign DirectLookupTable_1[5864] = 16'sb0010001000011110;\n  assign DirectLookupTable_1[5865] = 16'sb0010001000011111;\n  assign DirectLookupTable_1[5866] = 16'sb0010001000100000;\n  assign DirectLookupTable_1[5867] = 16'sb0010001000100010;\n  assign DirectLookupTable_1[5868] = 16'sb0010001000100011;\n  assign DirectLookupTable_1[5869] = 16'sb0010001000100100;\n  assign DirectLookupTable_1[5870] = 16'sb0010001000100110;\n  assign DirectLookupTable_1[5871] = 16'sb0010001000100111;\n  assign DirectLookupTable_1[5872] = 16'sb0010001000101000;\n  assign DirectLookupTable_1[5873] = 16'sb0010001000101001;\n  assign DirectLookupTable_1[5874] = 16'sb0010001000101011;\n  assign DirectLookupTable_1[5875] = 16'sb0010001000101100;\n  assign DirectLookupTable_1[5876] = 16'sb0010001000101101;\n  assign DirectLookupTable_1[5877] = 16'sb0010001000101111;\n  assign DirectLookupTable_1[5878] = 16'sb0010001000110000;\n  assign DirectLookupTable_1[5879] = 16'sb0010001000110001;\n  assign DirectLookupTable_1[5880] = 16'sb0010001000110011;\n  assign DirectLookupTable_1[5881] = 16'sb0010001000110100;\n  assign DirectLookupTable_1[5882] = 16'sb0010001000110101;\n  assign DirectLookupTable_1[5883] = 16'sb0010001000110111;\n  assign DirectLookupTable_1[5884] = 16'sb0010001000111000;\n  assign DirectLookupTable_1[5885] = 16'sb0010001000111001;\n  assign DirectLookupTable_1[5886] = 16'sb0010001000111011;\n  assign DirectLookupTable_1[5887] = 16'sb0010001000111100;\n  assign DirectLookupTable_1[5888] = 16'sb0010001000111101;\n  assign DirectLookupTable_1[5889] = 16'sb0010001000111111;\n  assign DirectLookupTable_1[5890] = 16'sb0010001001000000;\n  assign DirectLookupTable_1[5891] = 16'sb0010001001000001;\n  assign DirectLookupTable_1[5892] = 16'sb0010001001000011;\n  assign DirectLookupTable_1[5893] = 16'sb0010001001000100;\n  assign DirectLookupTable_1[5894] = 16'sb0010001001000101;\n  assign DirectLookupTable_1[5895] = 16'sb0010001001000111;\n  assign DirectLookupTable_1[5896] = 16'sb0010001001001000;\n  assign DirectLookupTable_1[5897] = 16'sb0010001001001001;\n  assign DirectLookupTable_1[5898] = 16'sb0010001001001011;\n  assign DirectLookupTable_1[5899] = 16'sb0010001001001100;\n  assign DirectLookupTable_1[5900] = 16'sb0010001001001101;\n  assign DirectLookupTable_1[5901] = 16'sb0010001001001111;\n  assign DirectLookupTable_1[5902] = 16'sb0010001001010000;\n  assign DirectLookupTable_1[5903] = 16'sb0010001001010001;\n  assign DirectLookupTable_1[5904] = 16'sb0010001001010011;\n  assign DirectLookupTable_1[5905] = 16'sb0010001001010100;\n  assign DirectLookupTable_1[5906] = 16'sb0010001001010101;\n  assign DirectLookupTable_1[5907] = 16'sb0010001001010111;\n  assign DirectLookupTable_1[5908] = 16'sb0010001001011000;\n  assign DirectLookupTable_1[5909] = 16'sb0010001001011001;\n  assign DirectLookupTable_1[5910] = 16'sb0010001001011011;\n  assign DirectLookupTable_1[5911] = 16'sb0010001001011100;\n  assign DirectLookupTable_1[5912] = 16'sb0010001001011101;\n  assign DirectLookupTable_1[5913] = 16'sb0010001001011111;\n  assign DirectLookupTable_1[5914] = 16'sb0010001001100000;\n  assign DirectLookupTable_1[5915] = 16'sb0010001001100001;\n  assign DirectLookupTable_1[5916] = 16'sb0010001001100011;\n  assign DirectLookupTable_1[5917] = 16'sb0010001001100100;\n  assign DirectLookupTable_1[5918] = 16'sb0010001001100101;\n  assign DirectLookupTable_1[5919] = 16'sb0010001001100111;\n  assign DirectLookupTable_1[5920] = 16'sb0010001001101000;\n  assign DirectLookupTable_1[5921] = 16'sb0010001001101001;\n  assign DirectLookupTable_1[5922] = 16'sb0010001001101010;\n  assign DirectLookupTable_1[5923] = 16'sb0010001001101100;\n  assign DirectLookupTable_1[5924] = 16'sb0010001001101101;\n  assign DirectLookupTable_1[5925] = 16'sb0010001001101110;\n  assign DirectLookupTable_1[5926] = 16'sb0010001001110000;\n  assign DirectLookupTable_1[5927] = 16'sb0010001001110001;\n  assign DirectLookupTable_1[5928] = 16'sb0010001001110010;\n  assign DirectLookupTable_1[5929] = 16'sb0010001001110100;\n  assign DirectLookupTable_1[5930] = 16'sb0010001001110101;\n  assign DirectLookupTable_1[5931] = 16'sb0010001001110110;\n  assign DirectLookupTable_1[5932] = 16'sb0010001001111000;\n  assign DirectLookupTable_1[5933] = 16'sb0010001001111001;\n  assign DirectLookupTable_1[5934] = 16'sb0010001001111010;\n  assign DirectLookupTable_1[5935] = 16'sb0010001001111100;\n  assign DirectLookupTable_1[5936] = 16'sb0010001001111101;\n  assign DirectLookupTable_1[5937] = 16'sb0010001001111110;\n  assign DirectLookupTable_1[5938] = 16'sb0010001010000000;\n  assign DirectLookupTable_1[5939] = 16'sb0010001010000001;\n  assign DirectLookupTable_1[5940] = 16'sb0010001010000010;\n  assign DirectLookupTable_1[5941] = 16'sb0010001010000100;\n  assign DirectLookupTable_1[5942] = 16'sb0010001010000101;\n  assign DirectLookupTable_1[5943] = 16'sb0010001010000110;\n  assign DirectLookupTable_1[5944] = 16'sb0010001010001000;\n  assign DirectLookupTable_1[5945] = 16'sb0010001010001001;\n  assign DirectLookupTable_1[5946] = 16'sb0010001010001010;\n  assign DirectLookupTable_1[5947] = 16'sb0010001010001100;\n  assign DirectLookupTable_1[5948] = 16'sb0010001010001101;\n  assign DirectLookupTable_1[5949] = 16'sb0010001010001110;\n  assign DirectLookupTable_1[5950] = 16'sb0010001010010000;\n  assign DirectLookupTable_1[5951] = 16'sb0010001010010001;\n  assign DirectLookupTable_1[5952] = 16'sb0010001010010010;\n  assign DirectLookupTable_1[5953] = 16'sb0010001010010011;\n  assign DirectLookupTable_1[5954] = 16'sb0010001010010101;\n  assign DirectLookupTable_1[5955] = 16'sb0010001010010110;\n  assign DirectLookupTable_1[5956] = 16'sb0010001010010111;\n  assign DirectLookupTable_1[5957] = 16'sb0010001010011001;\n  assign DirectLookupTable_1[5958] = 16'sb0010001010011010;\n  assign DirectLookupTable_1[5959] = 16'sb0010001010011011;\n  assign DirectLookupTable_1[5960] = 16'sb0010001010011101;\n  assign DirectLookupTable_1[5961] = 16'sb0010001010011110;\n  assign DirectLookupTable_1[5962] = 16'sb0010001010011111;\n  assign DirectLookupTable_1[5963] = 16'sb0010001010100001;\n  assign DirectLookupTable_1[5964] = 16'sb0010001010100010;\n  assign DirectLookupTable_1[5965] = 16'sb0010001010100011;\n  assign DirectLookupTable_1[5966] = 16'sb0010001010100101;\n  assign DirectLookupTable_1[5967] = 16'sb0010001010100110;\n  assign DirectLookupTable_1[5968] = 16'sb0010001010100111;\n  assign DirectLookupTable_1[5969] = 16'sb0010001010101001;\n  assign DirectLookupTable_1[5970] = 16'sb0010001010101010;\n  assign DirectLookupTable_1[5971] = 16'sb0010001010101011;\n  assign DirectLookupTable_1[5972] = 16'sb0010001010101101;\n  assign DirectLookupTable_1[5973] = 16'sb0010001010101110;\n  assign DirectLookupTable_1[5974] = 16'sb0010001010101111;\n  assign DirectLookupTable_1[5975] = 16'sb0010001010110001;\n  assign DirectLookupTable_1[5976] = 16'sb0010001010110010;\n  assign DirectLookupTable_1[5977] = 16'sb0010001010110011;\n  assign DirectLookupTable_1[5978] = 16'sb0010001010110101;\n  assign DirectLookupTable_1[5979] = 16'sb0010001010110110;\n  assign DirectLookupTable_1[5980] = 16'sb0010001010110111;\n  assign DirectLookupTable_1[5981] = 16'sb0010001010111000;\n  assign DirectLookupTable_1[5982] = 16'sb0010001010111010;\n  assign DirectLookupTable_1[5983] = 16'sb0010001010111011;\n  assign DirectLookupTable_1[5984] = 16'sb0010001010111100;\n  assign DirectLookupTable_1[5985] = 16'sb0010001010111110;\n  assign DirectLookupTable_1[5986] = 16'sb0010001010111111;\n  assign DirectLookupTable_1[5987] = 16'sb0010001011000000;\n  assign DirectLookupTable_1[5988] = 16'sb0010001011000010;\n  assign DirectLookupTable_1[5989] = 16'sb0010001011000011;\n  assign DirectLookupTable_1[5990] = 16'sb0010001011000100;\n  assign DirectLookupTable_1[5991] = 16'sb0010001011000110;\n  assign DirectLookupTable_1[5992] = 16'sb0010001011000111;\n  assign DirectLookupTable_1[5993] = 16'sb0010001011001000;\n  assign DirectLookupTable_1[5994] = 16'sb0010001011001010;\n  assign DirectLookupTable_1[5995] = 16'sb0010001011001011;\n  assign DirectLookupTable_1[5996] = 16'sb0010001011001100;\n  assign DirectLookupTable_1[5997] = 16'sb0010001011001110;\n  assign DirectLookupTable_1[5998] = 16'sb0010001011001111;\n  assign DirectLookupTable_1[5999] = 16'sb0010001011010000;\n  assign DirectLookupTable_1[6000] = 16'sb0010001011010010;\n  assign DirectLookupTable_1[6001] = 16'sb0010001011010011;\n  assign DirectLookupTable_1[6002] = 16'sb0010001011010100;\n  assign DirectLookupTable_1[6003] = 16'sb0010001011010101;\n  assign DirectLookupTable_1[6004] = 16'sb0010001011010111;\n  assign DirectLookupTable_1[6005] = 16'sb0010001011011000;\n  assign DirectLookupTable_1[6006] = 16'sb0010001011011001;\n  assign DirectLookupTable_1[6007] = 16'sb0010001011011011;\n  assign DirectLookupTable_1[6008] = 16'sb0010001011011100;\n  assign DirectLookupTable_1[6009] = 16'sb0010001011011101;\n  assign DirectLookupTable_1[6010] = 16'sb0010001011011111;\n  assign DirectLookupTable_1[6011] = 16'sb0010001011100000;\n  assign DirectLookupTable_1[6012] = 16'sb0010001011100001;\n  assign DirectLookupTable_1[6013] = 16'sb0010001011100011;\n  assign DirectLookupTable_1[6014] = 16'sb0010001011100100;\n  assign DirectLookupTable_1[6015] = 16'sb0010001011100101;\n  assign DirectLookupTable_1[6016] = 16'sb0010001011100111;\n  assign DirectLookupTable_1[6017] = 16'sb0010001011101000;\n  assign DirectLookupTable_1[6018] = 16'sb0010001011101001;\n  assign DirectLookupTable_1[6019] = 16'sb0010001011101011;\n  assign DirectLookupTable_1[6020] = 16'sb0010001011101100;\n  assign DirectLookupTable_1[6021] = 16'sb0010001011101101;\n  assign DirectLookupTable_1[6022] = 16'sb0010001011101111;\n  assign DirectLookupTable_1[6023] = 16'sb0010001011110000;\n  assign DirectLookupTable_1[6024] = 16'sb0010001011110001;\n  assign DirectLookupTable_1[6025] = 16'sb0010001011110010;\n  assign DirectLookupTable_1[6026] = 16'sb0010001011110100;\n  assign DirectLookupTable_1[6027] = 16'sb0010001011110101;\n  assign DirectLookupTable_1[6028] = 16'sb0010001011110110;\n  assign DirectLookupTable_1[6029] = 16'sb0010001011111000;\n  assign DirectLookupTable_1[6030] = 16'sb0010001011111001;\n  assign DirectLookupTable_1[6031] = 16'sb0010001011111010;\n  assign DirectLookupTable_1[6032] = 16'sb0010001011111100;\n  assign DirectLookupTable_1[6033] = 16'sb0010001011111101;\n  assign DirectLookupTable_1[6034] = 16'sb0010001011111110;\n  assign DirectLookupTable_1[6035] = 16'sb0010001100000000;\n  assign DirectLookupTable_1[6036] = 16'sb0010001100000001;\n  assign DirectLookupTable_1[6037] = 16'sb0010001100000010;\n  assign DirectLookupTable_1[6038] = 16'sb0010001100000100;\n  assign DirectLookupTable_1[6039] = 16'sb0010001100000101;\n  assign DirectLookupTable_1[6040] = 16'sb0010001100000110;\n  assign DirectLookupTable_1[6041] = 16'sb0010001100000111;\n  assign DirectLookupTable_1[6042] = 16'sb0010001100001001;\n  assign DirectLookupTable_1[6043] = 16'sb0010001100001010;\n  assign DirectLookupTable_1[6044] = 16'sb0010001100001011;\n  assign DirectLookupTable_1[6045] = 16'sb0010001100001101;\n  assign DirectLookupTable_1[6046] = 16'sb0010001100001110;\n  assign DirectLookupTable_1[6047] = 16'sb0010001100001111;\n  assign DirectLookupTable_1[6048] = 16'sb0010001100010001;\n  assign DirectLookupTable_1[6049] = 16'sb0010001100010010;\n  assign DirectLookupTable_1[6050] = 16'sb0010001100010011;\n  assign DirectLookupTable_1[6051] = 16'sb0010001100010101;\n  assign DirectLookupTable_1[6052] = 16'sb0010001100010110;\n  assign DirectLookupTable_1[6053] = 16'sb0010001100010111;\n  assign DirectLookupTable_1[6054] = 16'sb0010001100011001;\n  assign DirectLookupTable_1[6055] = 16'sb0010001100011010;\n  assign DirectLookupTable_1[6056] = 16'sb0010001100011011;\n  assign DirectLookupTable_1[6057] = 16'sb0010001100011101;\n  assign DirectLookupTable_1[6058] = 16'sb0010001100011110;\n  assign DirectLookupTable_1[6059] = 16'sb0010001100011111;\n  assign DirectLookupTable_1[6060] = 16'sb0010001100100000;\n  assign DirectLookupTable_1[6061] = 16'sb0010001100100010;\n  assign DirectLookupTable_1[6062] = 16'sb0010001100100011;\n  assign DirectLookupTable_1[6063] = 16'sb0010001100100100;\n  assign DirectLookupTable_1[6064] = 16'sb0010001100100110;\n  assign DirectLookupTable_1[6065] = 16'sb0010001100100111;\n  assign DirectLookupTable_1[6066] = 16'sb0010001100101000;\n  assign DirectLookupTable_1[6067] = 16'sb0010001100101010;\n  assign DirectLookupTable_1[6068] = 16'sb0010001100101011;\n  assign DirectLookupTable_1[6069] = 16'sb0010001100101100;\n  assign DirectLookupTable_1[6070] = 16'sb0010001100101110;\n  assign DirectLookupTable_1[6071] = 16'sb0010001100101111;\n  assign DirectLookupTable_1[6072] = 16'sb0010001100110000;\n  assign DirectLookupTable_1[6073] = 16'sb0010001100110010;\n  assign DirectLookupTable_1[6074] = 16'sb0010001100110011;\n  assign DirectLookupTable_1[6075] = 16'sb0010001100110100;\n  assign DirectLookupTable_1[6076] = 16'sb0010001100110101;\n  assign DirectLookupTable_1[6077] = 16'sb0010001100110111;\n  assign DirectLookupTable_1[6078] = 16'sb0010001100111000;\n  assign DirectLookupTable_1[6079] = 16'sb0010001100111001;\n  assign DirectLookupTable_1[6080] = 16'sb0010001100111011;\n  assign DirectLookupTable_1[6081] = 16'sb0010001100111100;\n  assign DirectLookupTable_1[6082] = 16'sb0010001100111101;\n  assign DirectLookupTable_1[6083] = 16'sb0010001100111111;\n  assign DirectLookupTable_1[6084] = 16'sb0010001101000000;\n  assign DirectLookupTable_1[6085] = 16'sb0010001101000001;\n  assign DirectLookupTable_1[6086] = 16'sb0010001101000011;\n  assign DirectLookupTable_1[6087] = 16'sb0010001101000100;\n  assign DirectLookupTable_1[6088] = 16'sb0010001101000101;\n  assign DirectLookupTable_1[6089] = 16'sb0010001101000111;\n  assign DirectLookupTable_1[6090] = 16'sb0010001101001000;\n  assign DirectLookupTable_1[6091] = 16'sb0010001101001001;\n  assign DirectLookupTable_1[6092] = 16'sb0010001101001010;\n  assign DirectLookupTable_1[6093] = 16'sb0010001101001100;\n  assign DirectLookupTable_1[6094] = 16'sb0010001101001101;\n  assign DirectLookupTable_1[6095] = 16'sb0010001101001110;\n  assign DirectLookupTable_1[6096] = 16'sb0010001101010000;\n  assign DirectLookupTable_1[6097] = 16'sb0010001101010001;\n  assign DirectLookupTable_1[6098] = 16'sb0010001101010010;\n  assign DirectLookupTable_1[6099] = 16'sb0010001101010100;\n  assign DirectLookupTable_1[6100] = 16'sb0010001101010101;\n  assign DirectLookupTable_1[6101] = 16'sb0010001101010110;\n  assign DirectLookupTable_1[6102] = 16'sb0010001101011000;\n  assign DirectLookupTable_1[6103] = 16'sb0010001101011001;\n  assign DirectLookupTable_1[6104] = 16'sb0010001101011010;\n  assign DirectLookupTable_1[6105] = 16'sb0010001101011011;\n  assign DirectLookupTable_1[6106] = 16'sb0010001101011101;\n  assign DirectLookupTable_1[6107] = 16'sb0010001101011110;\n  assign DirectLookupTable_1[6108] = 16'sb0010001101011111;\n  assign DirectLookupTable_1[6109] = 16'sb0010001101100001;\n  assign DirectLookupTable_1[6110] = 16'sb0010001101100010;\n  assign DirectLookupTable_1[6111] = 16'sb0010001101100011;\n  assign DirectLookupTable_1[6112] = 16'sb0010001101100101;\n  assign DirectLookupTable_1[6113] = 16'sb0010001101100110;\n  assign DirectLookupTable_1[6114] = 16'sb0010001101100111;\n  assign DirectLookupTable_1[6115] = 16'sb0010001101101001;\n  assign DirectLookupTable_1[6116] = 16'sb0010001101101010;\n  assign DirectLookupTable_1[6117] = 16'sb0010001101101011;\n  assign DirectLookupTable_1[6118] = 16'sb0010001101101100;\n  assign DirectLookupTable_1[6119] = 16'sb0010001101101110;\n  assign DirectLookupTable_1[6120] = 16'sb0010001101101111;\n  assign DirectLookupTable_1[6121] = 16'sb0010001101110000;\n  assign DirectLookupTable_1[6122] = 16'sb0010001101110010;\n  assign DirectLookupTable_1[6123] = 16'sb0010001101110011;\n  assign DirectLookupTable_1[6124] = 16'sb0010001101110100;\n  assign DirectLookupTable_1[6125] = 16'sb0010001101110110;\n  assign DirectLookupTable_1[6126] = 16'sb0010001101110111;\n  assign DirectLookupTable_1[6127] = 16'sb0010001101111000;\n  assign DirectLookupTable_1[6128] = 16'sb0010001101111010;\n  assign DirectLookupTable_1[6129] = 16'sb0010001101111011;\n  assign DirectLookupTable_1[6130] = 16'sb0010001101111100;\n  assign DirectLookupTable_1[6131] = 16'sb0010001101111101;\n  assign DirectLookupTable_1[6132] = 16'sb0010001101111111;\n  assign DirectLookupTable_1[6133] = 16'sb0010001110000000;\n  assign DirectLookupTable_1[6134] = 16'sb0010001110000001;\n  assign DirectLookupTable_1[6135] = 16'sb0010001110000011;\n  assign DirectLookupTable_1[6136] = 16'sb0010001110000100;\n  assign DirectLookupTable_1[6137] = 16'sb0010001110000101;\n  assign DirectLookupTable_1[6138] = 16'sb0010001110000111;\n  assign DirectLookupTable_1[6139] = 16'sb0010001110001000;\n  assign DirectLookupTable_1[6140] = 16'sb0010001110001001;\n  assign DirectLookupTable_1[6141] = 16'sb0010001110001011;\n  assign DirectLookupTable_1[6142] = 16'sb0010001110001100;\n  assign DirectLookupTable_1[6143] = 16'sb0010001110001101;\n  assign DirectLookupTable_1[6144] = 16'sb0010001110001110;\n  assign DirectLookupTable_1[6145] = 16'sb0010001110010000;\n  assign DirectLookupTable_1[6146] = 16'sb0010001110010001;\n  assign DirectLookupTable_1[6147] = 16'sb0010001110010010;\n  assign DirectLookupTable_1[6148] = 16'sb0010001110010100;\n  assign DirectLookupTable_1[6149] = 16'sb0010001110010101;\n  assign DirectLookupTable_1[6150] = 16'sb0010001110010110;\n  assign DirectLookupTable_1[6151] = 16'sb0010001110011000;\n  assign DirectLookupTable_1[6152] = 16'sb0010001110011001;\n  assign DirectLookupTable_1[6153] = 16'sb0010001110011010;\n  assign DirectLookupTable_1[6154] = 16'sb0010001110011100;\n  assign DirectLookupTable_1[6155] = 16'sb0010001110011101;\n  assign DirectLookupTable_1[6156] = 16'sb0010001110011110;\n  assign DirectLookupTable_1[6157] = 16'sb0010001110011111;\n  assign DirectLookupTable_1[6158] = 16'sb0010001110100001;\n  assign DirectLookupTable_1[6159] = 16'sb0010001110100010;\n  assign DirectLookupTable_1[6160] = 16'sb0010001110100011;\n  assign DirectLookupTable_1[6161] = 16'sb0010001110100101;\n  assign DirectLookupTable_1[6162] = 16'sb0010001110100110;\n  assign DirectLookupTable_1[6163] = 16'sb0010001110100111;\n  assign DirectLookupTable_1[6164] = 16'sb0010001110101001;\n  assign DirectLookupTable_1[6165] = 16'sb0010001110101010;\n  assign DirectLookupTable_1[6166] = 16'sb0010001110101011;\n  assign DirectLookupTable_1[6167] = 16'sb0010001110101100;\n  assign DirectLookupTable_1[6168] = 16'sb0010001110101110;\n  assign DirectLookupTable_1[6169] = 16'sb0010001110101111;\n  assign DirectLookupTable_1[6170] = 16'sb0010001110110000;\n  assign DirectLookupTable_1[6171] = 16'sb0010001110110010;\n  assign DirectLookupTable_1[6172] = 16'sb0010001110110011;\n  assign DirectLookupTable_1[6173] = 16'sb0010001110110100;\n  assign DirectLookupTable_1[6174] = 16'sb0010001110110110;\n  assign DirectLookupTable_1[6175] = 16'sb0010001110110111;\n  assign DirectLookupTable_1[6176] = 16'sb0010001110111000;\n  assign DirectLookupTable_1[6177] = 16'sb0010001110111010;\n  assign DirectLookupTable_1[6178] = 16'sb0010001110111011;\n  assign DirectLookupTable_1[6179] = 16'sb0010001110111100;\n  assign DirectLookupTable_1[6180] = 16'sb0010001110111101;\n  assign DirectLookupTable_1[6181] = 16'sb0010001110111111;\n  assign DirectLookupTable_1[6182] = 16'sb0010001111000000;\n  assign DirectLookupTable_1[6183] = 16'sb0010001111000001;\n  assign DirectLookupTable_1[6184] = 16'sb0010001111000011;\n  assign DirectLookupTable_1[6185] = 16'sb0010001111000100;\n  assign DirectLookupTable_1[6186] = 16'sb0010001111000101;\n  assign DirectLookupTable_1[6187] = 16'sb0010001111000111;\n  assign DirectLookupTable_1[6188] = 16'sb0010001111001000;\n  assign DirectLookupTable_1[6189] = 16'sb0010001111001001;\n  assign DirectLookupTable_1[6190] = 16'sb0010001111001010;\n  assign DirectLookupTable_1[6191] = 16'sb0010001111001100;\n  assign DirectLookupTable_1[6192] = 16'sb0010001111001101;\n  assign DirectLookupTable_1[6193] = 16'sb0010001111001110;\n  assign DirectLookupTable_1[6194] = 16'sb0010001111010000;\n  assign DirectLookupTable_1[6195] = 16'sb0010001111010001;\n  assign DirectLookupTable_1[6196] = 16'sb0010001111010010;\n  assign DirectLookupTable_1[6197] = 16'sb0010001111010100;\n  assign DirectLookupTable_1[6198] = 16'sb0010001111010101;\n  assign DirectLookupTable_1[6199] = 16'sb0010001111010110;\n  assign DirectLookupTable_1[6200] = 16'sb0010001111010111;\n  assign DirectLookupTable_1[6201] = 16'sb0010001111011001;\n  assign DirectLookupTable_1[6202] = 16'sb0010001111011010;\n  assign DirectLookupTable_1[6203] = 16'sb0010001111011011;\n  assign DirectLookupTable_1[6204] = 16'sb0010001111011101;\n  assign DirectLookupTable_1[6205] = 16'sb0010001111011110;\n  assign DirectLookupTable_1[6206] = 16'sb0010001111011111;\n  assign DirectLookupTable_1[6207] = 16'sb0010001111100001;\n  assign DirectLookupTable_1[6208] = 16'sb0010001111100010;\n  assign DirectLookupTable_1[6209] = 16'sb0010001111100011;\n  assign DirectLookupTable_1[6210] = 16'sb0010001111100100;\n  assign DirectLookupTable_1[6211] = 16'sb0010001111100110;\n  assign DirectLookupTable_1[6212] = 16'sb0010001111100111;\n  assign DirectLookupTable_1[6213] = 16'sb0010001111101000;\n  assign DirectLookupTable_1[6214] = 16'sb0010001111101010;\n  assign DirectLookupTable_1[6215] = 16'sb0010001111101011;\n  assign DirectLookupTable_1[6216] = 16'sb0010001111101100;\n  assign DirectLookupTable_1[6217] = 16'sb0010001111101110;\n  assign DirectLookupTable_1[6218] = 16'sb0010001111101111;\n  assign DirectLookupTable_1[6219] = 16'sb0010001111110000;\n  assign DirectLookupTable_1[6220] = 16'sb0010001111110001;\n  assign DirectLookupTable_1[6221] = 16'sb0010001111110011;\n  assign DirectLookupTable_1[6222] = 16'sb0010001111110100;\n  assign DirectLookupTable_1[6223] = 16'sb0010001111110101;\n  assign DirectLookupTable_1[6224] = 16'sb0010001111110111;\n  assign DirectLookupTable_1[6225] = 16'sb0010001111111000;\n  assign DirectLookupTable_1[6226] = 16'sb0010001111111001;\n  assign DirectLookupTable_1[6227] = 16'sb0010001111111011;\n  assign DirectLookupTable_1[6228] = 16'sb0010001111111100;\n  assign DirectLookupTable_1[6229] = 16'sb0010001111111101;\n  assign DirectLookupTable_1[6230] = 16'sb0010001111111110;\n  assign DirectLookupTable_1[6231] = 16'sb0010010000000000;\n  assign DirectLookupTable_1[6232] = 16'sb0010010000000001;\n  assign DirectLookupTable_1[6233] = 16'sb0010010000000010;\n  assign DirectLookupTable_1[6234] = 16'sb0010010000000100;\n  assign DirectLookupTable_1[6235] = 16'sb0010010000000101;\n  assign DirectLookupTable_1[6236] = 16'sb0010010000000110;\n  assign DirectLookupTable_1[6237] = 16'sb0010010000001000;\n  assign DirectLookupTable_1[6238] = 16'sb0010010000001001;\n  assign DirectLookupTable_1[6239] = 16'sb0010010000001010;\n  assign DirectLookupTable_1[6240] = 16'sb0010010000001011;\n  assign DirectLookupTable_1[6241] = 16'sb0010010000001101;\n  assign DirectLookupTable_1[6242] = 16'sb0010010000001110;\n  assign DirectLookupTable_1[6243] = 16'sb0010010000001111;\n  assign DirectLookupTable_1[6244] = 16'sb0010010000010001;\n  assign DirectLookupTable_1[6245] = 16'sb0010010000010010;\n  assign DirectLookupTable_1[6246] = 16'sb0010010000010011;\n  assign DirectLookupTable_1[6247] = 16'sb0010010000010101;\n  assign DirectLookupTable_1[6248] = 16'sb0010010000010110;\n  assign DirectLookupTable_1[6249] = 16'sb0010010000010111;\n  assign DirectLookupTable_1[6250] = 16'sb0010010000011000;\n  assign DirectLookupTable_1[6251] = 16'sb0010010000011010;\n  assign DirectLookupTable_1[6252] = 16'sb0010010000011011;\n  assign DirectLookupTable_1[6253] = 16'sb0010010000011100;\n  assign DirectLookupTable_1[6254] = 16'sb0010010000011110;\n  assign DirectLookupTable_1[6255] = 16'sb0010010000011111;\n  assign DirectLookupTable_1[6256] = 16'sb0010010000100000;\n  assign DirectLookupTable_1[6257] = 16'sb0010010000100010;\n  assign DirectLookupTable_1[6258] = 16'sb0010010000100011;\n  assign DirectLookupTable_1[6259] = 16'sb0010010000100100;\n  assign DirectLookupTable_1[6260] = 16'sb0010010000100101;\n  assign DirectLookupTable_1[6261] = 16'sb0010010000100111;\n  assign DirectLookupTable_1[6262] = 16'sb0010010000101000;\n  assign DirectLookupTable_1[6263] = 16'sb0010010000101001;\n  assign DirectLookupTable_1[6264] = 16'sb0010010000101011;\n  assign DirectLookupTable_1[6265] = 16'sb0010010000101100;\n  assign DirectLookupTable_1[6266] = 16'sb0010010000101101;\n  assign DirectLookupTable_1[6267] = 16'sb0010010000101110;\n  assign DirectLookupTable_1[6268] = 16'sb0010010000110000;\n  assign DirectLookupTable_1[6269] = 16'sb0010010000110001;\n  assign DirectLookupTable_1[6270] = 16'sb0010010000110010;\n  assign DirectLookupTable_1[6271] = 16'sb0010010000110100;\n  assign DirectLookupTable_1[6272] = 16'sb0010010000110101;\n  assign DirectLookupTable_1[6273] = 16'sb0010010000110110;\n  assign DirectLookupTable_1[6274] = 16'sb0010010000111000;\n  assign DirectLookupTable_1[6275] = 16'sb0010010000111001;\n  assign DirectLookupTable_1[6276] = 16'sb0010010000111010;\n  assign DirectLookupTable_1[6277] = 16'sb0010010000111011;\n  assign DirectLookupTable_1[6278] = 16'sb0010010000111101;\n  assign DirectLookupTable_1[6279] = 16'sb0010010000111110;\n  assign DirectLookupTable_1[6280] = 16'sb0010010000111111;\n  assign DirectLookupTable_1[6281] = 16'sb0010010001000001;\n  assign DirectLookupTable_1[6282] = 16'sb0010010001000010;\n  assign DirectLookupTable_1[6283] = 16'sb0010010001000011;\n  assign DirectLookupTable_1[6284] = 16'sb0010010001000100;\n  assign DirectLookupTable_1[6285] = 16'sb0010010001000110;\n  assign DirectLookupTable_1[6286] = 16'sb0010010001000111;\n  assign DirectLookupTable_1[6287] = 16'sb0010010001001000;\n  assign DirectLookupTable_1[6288] = 16'sb0010010001001010;\n  assign DirectLookupTable_1[6289] = 16'sb0010010001001011;\n  assign DirectLookupTable_1[6290] = 16'sb0010010001001100;\n  assign DirectLookupTable_1[6291] = 16'sb0010010001001110;\n  assign DirectLookupTable_1[6292] = 16'sb0010010001001111;\n  assign DirectLookupTable_1[6293] = 16'sb0010010001010000;\n  assign DirectLookupTable_1[6294] = 16'sb0010010001010001;\n  assign DirectLookupTable_1[6295] = 16'sb0010010001010011;\n  assign DirectLookupTable_1[6296] = 16'sb0010010001010100;\n  assign DirectLookupTable_1[6297] = 16'sb0010010001010101;\n  assign DirectLookupTable_1[6298] = 16'sb0010010001010111;\n  assign DirectLookupTable_1[6299] = 16'sb0010010001011000;\n  assign DirectLookupTable_1[6300] = 16'sb0010010001011001;\n  assign DirectLookupTable_1[6301] = 16'sb0010010001011010;\n  assign DirectLookupTable_1[6302] = 16'sb0010010001011100;\n  assign DirectLookupTable_1[6303] = 16'sb0010010001011101;\n  assign DirectLookupTable_1[6304] = 16'sb0010010001011110;\n  assign DirectLookupTable_1[6305] = 16'sb0010010001100000;\n  assign DirectLookupTable_1[6306] = 16'sb0010010001100001;\n  assign DirectLookupTable_1[6307] = 16'sb0010010001100010;\n  assign DirectLookupTable_1[6308] = 16'sb0010010001100100;\n  assign DirectLookupTable_1[6309] = 16'sb0010010001100101;\n  assign DirectLookupTable_1[6310] = 16'sb0010010001100110;\n  assign DirectLookupTable_1[6311] = 16'sb0010010001100111;\n  assign DirectLookupTable_1[6312] = 16'sb0010010001101001;\n  assign DirectLookupTable_1[6313] = 16'sb0010010001101010;\n  assign DirectLookupTable_1[6314] = 16'sb0010010001101011;\n  assign DirectLookupTable_1[6315] = 16'sb0010010001101101;\n  assign DirectLookupTable_1[6316] = 16'sb0010010001101110;\n  assign DirectLookupTable_1[6317] = 16'sb0010010001101111;\n  assign DirectLookupTable_1[6318] = 16'sb0010010001110000;\n  assign DirectLookupTable_1[6319] = 16'sb0010010001110010;\n  assign DirectLookupTable_1[6320] = 16'sb0010010001110011;\n  assign DirectLookupTable_1[6321] = 16'sb0010010001110100;\n  assign DirectLookupTable_1[6322] = 16'sb0010010001110110;\n  assign DirectLookupTable_1[6323] = 16'sb0010010001110111;\n  assign DirectLookupTable_1[6324] = 16'sb0010010001111000;\n  assign DirectLookupTable_1[6325] = 16'sb0010010001111001;\n  assign DirectLookupTable_1[6326] = 16'sb0010010001111011;\n  assign DirectLookupTable_1[6327] = 16'sb0010010001111100;\n  assign DirectLookupTable_1[6328] = 16'sb0010010001111101;\n  assign DirectLookupTable_1[6329] = 16'sb0010010001111111;\n  assign DirectLookupTable_1[6330] = 16'sb0010010010000000;\n  assign DirectLookupTable_1[6331] = 16'sb0010010010000001;\n  assign DirectLookupTable_1[6332] = 16'sb0010010010000011;\n  assign DirectLookupTable_1[6333] = 16'sb0010010010000100;\n  assign DirectLookupTable_1[6334] = 16'sb0010010010000101;\n  assign DirectLookupTable_1[6335] = 16'sb0010010010000110;\n  assign DirectLookupTable_1[6336] = 16'sb0010010010001000;\n  assign DirectLookupTable_1[6337] = 16'sb0010010010001001;\n  assign DirectLookupTable_1[6338] = 16'sb0010010010001010;\n  assign DirectLookupTable_1[6339] = 16'sb0010010010001100;\n  assign DirectLookupTable_1[6340] = 16'sb0010010010001101;\n  assign DirectLookupTable_1[6341] = 16'sb0010010010001110;\n  assign DirectLookupTable_1[6342] = 16'sb0010010010001111;\n  assign DirectLookupTable_1[6343] = 16'sb0010010010010001;\n  assign DirectLookupTable_1[6344] = 16'sb0010010010010010;\n  assign DirectLookupTable_1[6345] = 16'sb0010010010010011;\n  assign DirectLookupTable_1[6346] = 16'sb0010010010010101;\n  assign DirectLookupTable_1[6347] = 16'sb0010010010010110;\n  assign DirectLookupTable_1[6348] = 16'sb0010010010010111;\n  assign DirectLookupTable_1[6349] = 16'sb0010010010011000;\n  assign DirectLookupTable_1[6350] = 16'sb0010010010011010;\n  assign DirectLookupTable_1[6351] = 16'sb0010010010011011;\n  assign DirectLookupTable_1[6352] = 16'sb0010010010011100;\n  assign DirectLookupTable_1[6353] = 16'sb0010010010011110;\n  assign DirectLookupTable_1[6354] = 16'sb0010010010011111;\n  assign DirectLookupTable_1[6355] = 16'sb0010010010100000;\n  assign DirectLookupTable_1[6356] = 16'sb0010010010100001;\n  assign DirectLookupTable_1[6357] = 16'sb0010010010100011;\n  assign DirectLookupTable_1[6358] = 16'sb0010010010100100;\n  assign DirectLookupTable_1[6359] = 16'sb0010010010100101;\n  assign DirectLookupTable_1[6360] = 16'sb0010010010100111;\n  assign DirectLookupTable_1[6361] = 16'sb0010010010101000;\n  assign DirectLookupTable_1[6362] = 16'sb0010010010101001;\n  assign DirectLookupTable_1[6363] = 16'sb0010010010101010;\n  assign DirectLookupTable_1[6364] = 16'sb0010010010101100;\n  assign DirectLookupTable_1[6365] = 16'sb0010010010101101;\n  assign DirectLookupTable_1[6366] = 16'sb0010010010101110;\n  assign DirectLookupTable_1[6367] = 16'sb0010010010110000;\n  assign DirectLookupTable_1[6368] = 16'sb0010010010110001;\n  assign DirectLookupTable_1[6369] = 16'sb0010010010110010;\n  assign DirectLookupTable_1[6370] = 16'sb0010010010110011;\n  assign DirectLookupTable_1[6371] = 16'sb0010010010110101;\n  assign DirectLookupTable_1[6372] = 16'sb0010010010110110;\n  assign DirectLookupTable_1[6373] = 16'sb0010010010110111;\n  assign DirectLookupTable_1[6374] = 16'sb0010010010111001;\n  assign DirectLookupTable_1[6375] = 16'sb0010010010111010;\n  assign DirectLookupTable_1[6376] = 16'sb0010010010111011;\n  assign DirectLookupTable_1[6377] = 16'sb0010010010111100;\n  assign DirectLookupTable_1[6378] = 16'sb0010010010111110;\n  assign DirectLookupTable_1[6379] = 16'sb0010010010111111;\n  assign DirectLookupTable_1[6380] = 16'sb0010010011000000;\n  assign DirectLookupTable_1[6381] = 16'sb0010010011000010;\n  assign DirectLookupTable_1[6382] = 16'sb0010010011000011;\n  assign DirectLookupTable_1[6383] = 16'sb0010010011000100;\n  assign DirectLookupTable_1[6384] = 16'sb0010010011000101;\n  assign DirectLookupTable_1[6385] = 16'sb0010010011000111;\n  assign DirectLookupTable_1[6386] = 16'sb0010010011001000;\n  assign DirectLookupTable_1[6387] = 16'sb0010010011001001;\n  assign DirectLookupTable_1[6388] = 16'sb0010010011001011;\n  assign DirectLookupTable_1[6389] = 16'sb0010010011001100;\n  assign DirectLookupTable_1[6390] = 16'sb0010010011001101;\n  assign DirectLookupTable_1[6391] = 16'sb0010010011001110;\n  assign DirectLookupTable_1[6392] = 16'sb0010010011010000;\n  assign DirectLookupTable_1[6393] = 16'sb0010010011010001;\n  assign DirectLookupTable_1[6394] = 16'sb0010010011010010;\n  assign DirectLookupTable_1[6395] = 16'sb0010010011010100;\n  assign DirectLookupTable_1[6396] = 16'sb0010010011010101;\n  assign DirectLookupTable_1[6397] = 16'sb0010010011010110;\n  assign DirectLookupTable_1[6398] = 16'sb0010010011010111;\n  assign DirectLookupTable_1[6399] = 16'sb0010010011011001;\n  assign DirectLookupTable_1[6400] = 16'sb0010010011011010;\n  assign DirectLookupTable_1[6401] = 16'sb0010010011011011;\n  assign DirectLookupTable_1[6402] = 16'sb0010010011011101;\n  assign DirectLookupTable_1[6403] = 16'sb0010010011011110;\n  assign DirectLookupTable_1[6404] = 16'sb0010010011011111;\n  assign DirectLookupTable_1[6405] = 16'sb0010010011100000;\n  assign DirectLookupTable_1[6406] = 16'sb0010010011100010;\n  assign DirectLookupTable_1[6407] = 16'sb0010010011100011;\n  assign DirectLookupTable_1[6408] = 16'sb0010010011100100;\n  assign DirectLookupTable_1[6409] = 16'sb0010010011100110;\n  assign DirectLookupTable_1[6410] = 16'sb0010010011100111;\n  assign DirectLookupTable_1[6411] = 16'sb0010010011101000;\n  assign DirectLookupTable_1[6412] = 16'sb0010010011101001;\n  assign DirectLookupTable_1[6413] = 16'sb0010010011101011;\n  assign DirectLookupTable_1[6414] = 16'sb0010010011101100;\n  assign DirectLookupTable_1[6415] = 16'sb0010010011101101;\n  assign DirectLookupTable_1[6416] = 16'sb0010010011101111;\n  assign DirectLookupTable_1[6417] = 16'sb0010010011110000;\n  assign DirectLookupTable_1[6418] = 16'sb0010010011110001;\n  assign DirectLookupTable_1[6419] = 16'sb0010010011110010;\n  assign DirectLookupTable_1[6420] = 16'sb0010010011110100;\n  assign DirectLookupTable_1[6421] = 16'sb0010010011110101;\n  assign DirectLookupTable_1[6422] = 16'sb0010010011110110;\n  assign DirectLookupTable_1[6423] = 16'sb0010010011111000;\n  assign DirectLookupTable_1[6424] = 16'sb0010010011111001;\n  assign DirectLookupTable_1[6425] = 16'sb0010010011111010;\n  assign DirectLookupTable_1[6426] = 16'sb0010010011111011;\n  assign DirectLookupTable_1[6427] = 16'sb0010010011111101;\n  assign DirectLookupTable_1[6428] = 16'sb0010010011111110;\n  assign DirectLookupTable_1[6429] = 16'sb0010010011111111;\n  assign DirectLookupTable_1[6430] = 16'sb0010010100000001;\n  assign DirectLookupTable_1[6431] = 16'sb0010010100000010;\n  assign DirectLookupTable_1[6432] = 16'sb0010010100000011;\n  assign DirectLookupTable_1[6433] = 16'sb0010010100000100;\n  assign DirectLookupTable_1[6434] = 16'sb0010010100000110;\n  assign DirectLookupTable_1[6435] = 16'sb0010010100000111;\n  assign DirectLookupTable_1[6436] = 16'sb0010010100001000;\n  assign DirectLookupTable_1[6437] = 16'sb0010010100001001;\n  assign DirectLookupTable_1[6438] = 16'sb0010010100001011;\n  assign DirectLookupTable_1[6439] = 16'sb0010010100001100;\n  assign DirectLookupTable_1[6440] = 16'sb0010010100001101;\n  assign DirectLookupTable_1[6441] = 16'sb0010010100001111;\n  assign DirectLookupTable_1[6442] = 16'sb0010010100010000;\n  assign DirectLookupTable_1[6443] = 16'sb0010010100010001;\n  assign DirectLookupTable_1[6444] = 16'sb0010010100010010;\n  assign DirectLookupTable_1[6445] = 16'sb0010010100010100;\n  assign DirectLookupTable_1[6446] = 16'sb0010010100010101;\n  assign DirectLookupTable_1[6447] = 16'sb0010010100010110;\n  assign DirectLookupTable_1[6448] = 16'sb0010010100011000;\n  assign DirectLookupTable_1[6449] = 16'sb0010010100011001;\n  assign DirectLookupTable_1[6450] = 16'sb0010010100011010;\n  assign DirectLookupTable_1[6451] = 16'sb0010010100011011;\n  assign DirectLookupTable_1[6452] = 16'sb0010010100011101;\n  assign DirectLookupTable_1[6453] = 16'sb0010010100011110;\n  assign DirectLookupTable_1[6454] = 16'sb0010010100011111;\n  assign DirectLookupTable_1[6455] = 16'sb0010010100100001;\n  assign DirectLookupTable_1[6456] = 16'sb0010010100100010;\n  assign DirectLookupTable_1[6457] = 16'sb0010010100100011;\n  assign DirectLookupTable_1[6458] = 16'sb0010010100100100;\n  assign DirectLookupTable_1[6459] = 16'sb0010010100100110;\n  assign DirectLookupTable_1[6460] = 16'sb0010010100100111;\n  assign DirectLookupTable_1[6461] = 16'sb0010010100101000;\n  assign DirectLookupTable_1[6462] = 16'sb0010010100101001;\n  assign DirectLookupTable_1[6463] = 16'sb0010010100101011;\n  assign DirectLookupTable_1[6464] = 16'sb0010010100101100;\n  assign DirectLookupTable_1[6465] = 16'sb0010010100101101;\n  assign DirectLookupTable_1[6466] = 16'sb0010010100101111;\n  assign DirectLookupTable_1[6467] = 16'sb0010010100110000;\n  assign DirectLookupTable_1[6468] = 16'sb0010010100110001;\n  assign DirectLookupTable_1[6469] = 16'sb0010010100110010;\n  assign DirectLookupTable_1[6470] = 16'sb0010010100110100;\n  assign DirectLookupTable_1[6471] = 16'sb0010010100110101;\n  assign DirectLookupTable_1[6472] = 16'sb0010010100110110;\n  assign DirectLookupTable_1[6473] = 16'sb0010010100111000;\n  assign DirectLookupTable_1[6474] = 16'sb0010010100111001;\n  assign DirectLookupTable_1[6475] = 16'sb0010010100111010;\n  assign DirectLookupTable_1[6476] = 16'sb0010010100111011;\n  assign DirectLookupTable_1[6477] = 16'sb0010010100111101;\n  assign DirectLookupTable_1[6478] = 16'sb0010010100111110;\n  assign DirectLookupTable_1[6479] = 16'sb0010010100111111;\n  assign DirectLookupTable_1[6480] = 16'sb0010010101000001;\n  assign DirectLookupTable_1[6481] = 16'sb0010010101000010;\n  assign DirectLookupTable_1[6482] = 16'sb0010010101000011;\n  assign DirectLookupTable_1[6483] = 16'sb0010010101000100;\n  assign DirectLookupTable_1[6484] = 16'sb0010010101000110;\n  assign DirectLookupTable_1[6485] = 16'sb0010010101000111;\n  assign DirectLookupTable_1[6486] = 16'sb0010010101001000;\n  assign DirectLookupTable_1[6487] = 16'sb0010010101001001;\n  assign DirectLookupTable_1[6488] = 16'sb0010010101001011;\n  assign DirectLookupTable_1[6489] = 16'sb0010010101001100;\n  assign DirectLookupTable_1[6490] = 16'sb0010010101001101;\n  assign DirectLookupTable_1[6491] = 16'sb0010010101001111;\n  assign DirectLookupTable_1[6492] = 16'sb0010010101010000;\n  assign DirectLookupTable_1[6493] = 16'sb0010010101010001;\n  assign DirectLookupTable_1[6494] = 16'sb0010010101010010;\n  assign DirectLookupTable_1[6495] = 16'sb0010010101010100;\n  assign DirectLookupTable_1[6496] = 16'sb0010010101010101;\n  assign DirectLookupTable_1[6497] = 16'sb0010010101010110;\n  assign DirectLookupTable_1[6498] = 16'sb0010010101010111;\n  assign DirectLookupTable_1[6499] = 16'sb0010010101011001;\n  assign DirectLookupTable_1[6500] = 16'sb0010010101011010;\n  assign DirectLookupTable_1[6501] = 16'sb0010010101011011;\n  assign DirectLookupTable_1[6502] = 16'sb0010010101011101;\n  assign DirectLookupTable_1[6503] = 16'sb0010010101011110;\n  assign DirectLookupTable_1[6504] = 16'sb0010010101011111;\n  assign DirectLookupTable_1[6505] = 16'sb0010010101100000;\n  assign DirectLookupTable_1[6506] = 16'sb0010010101100010;\n  assign DirectLookupTable_1[6507] = 16'sb0010010101100011;\n  assign DirectLookupTable_1[6508] = 16'sb0010010101100100;\n  assign DirectLookupTable_1[6509] = 16'sb0010010101100110;\n  assign DirectLookupTable_1[6510] = 16'sb0010010101100111;\n  assign DirectLookupTable_1[6511] = 16'sb0010010101101000;\n  assign DirectLookupTable_1[6512] = 16'sb0010010101101001;\n  assign DirectLookupTable_1[6513] = 16'sb0010010101101011;\n  assign DirectLookupTable_1[6514] = 16'sb0010010101101100;\n  assign DirectLookupTable_1[6515] = 16'sb0010010101101101;\n  assign DirectLookupTable_1[6516] = 16'sb0010010101101110;\n  assign DirectLookupTable_1[6517] = 16'sb0010010101110000;\n  assign DirectLookupTable_1[6518] = 16'sb0010010101110001;\n  assign DirectLookupTable_1[6519] = 16'sb0010010101110010;\n  assign DirectLookupTable_1[6520] = 16'sb0010010101110100;\n  assign DirectLookupTable_1[6521] = 16'sb0010010101110101;\n  assign DirectLookupTable_1[6522] = 16'sb0010010101110110;\n  assign DirectLookupTable_1[6523] = 16'sb0010010101110111;\n  assign DirectLookupTable_1[6524] = 16'sb0010010101111001;\n  assign DirectLookupTable_1[6525] = 16'sb0010010101111010;\n  assign DirectLookupTable_1[6526] = 16'sb0010010101111011;\n  assign DirectLookupTable_1[6527] = 16'sb0010010101111100;\n  assign DirectLookupTable_1[6528] = 16'sb0010010101111110;\n  assign DirectLookupTable_1[6529] = 16'sb0010010101111111;\n  assign DirectLookupTable_1[6530] = 16'sb0010010110000000;\n  assign DirectLookupTable_1[6531] = 16'sb0010010110000010;\n  assign DirectLookupTable_1[6532] = 16'sb0010010110000011;\n  assign DirectLookupTable_1[6533] = 16'sb0010010110000100;\n  assign DirectLookupTable_1[6534] = 16'sb0010010110000101;\n  assign DirectLookupTable_1[6535] = 16'sb0010010110000111;\n  assign DirectLookupTable_1[6536] = 16'sb0010010110001000;\n  assign DirectLookupTable_1[6537] = 16'sb0010010110001001;\n  assign DirectLookupTable_1[6538] = 16'sb0010010110001010;\n  assign DirectLookupTable_1[6539] = 16'sb0010010110001100;\n  assign DirectLookupTable_1[6540] = 16'sb0010010110001101;\n  assign DirectLookupTable_1[6541] = 16'sb0010010110001110;\n  assign DirectLookupTable_1[6542] = 16'sb0010010110010000;\n  assign DirectLookupTable_1[6543] = 16'sb0010010110010001;\n  assign DirectLookupTable_1[6544] = 16'sb0010010110010010;\n  assign DirectLookupTable_1[6545] = 16'sb0010010110010011;\n  assign DirectLookupTable_1[6546] = 16'sb0010010110010101;\n  assign DirectLookupTable_1[6547] = 16'sb0010010110010110;\n  assign DirectLookupTable_1[6548] = 16'sb0010010110010111;\n  assign DirectLookupTable_1[6549] = 16'sb0010010110011000;\n  assign DirectLookupTable_1[6550] = 16'sb0010010110011010;\n  assign DirectLookupTable_1[6551] = 16'sb0010010110011011;\n  assign DirectLookupTable_1[6552] = 16'sb0010010110011100;\n  assign DirectLookupTable_1[6553] = 16'sb0010010110011110;\n  assign DirectLookupTable_1[6554] = 16'sb0010010110011111;\n  assign DirectLookupTable_1[6555] = 16'sb0010010110100000;\n  assign DirectLookupTable_1[6556] = 16'sb0010010110100001;\n  assign DirectLookupTable_1[6557] = 16'sb0010010110100011;\n  assign DirectLookupTable_1[6558] = 16'sb0010010110100100;\n  assign DirectLookupTable_1[6559] = 16'sb0010010110100101;\n  assign DirectLookupTable_1[6560] = 16'sb0010010110100110;\n  assign DirectLookupTable_1[6561] = 16'sb0010010110101000;\n  assign DirectLookupTable_1[6562] = 16'sb0010010110101001;\n  assign DirectLookupTable_1[6563] = 16'sb0010010110101010;\n  assign DirectLookupTable_1[6564] = 16'sb0010010110101011;\n  assign DirectLookupTable_1[6565] = 16'sb0010010110101101;\n  assign DirectLookupTable_1[6566] = 16'sb0010010110101110;\n  assign DirectLookupTable_1[6567] = 16'sb0010010110101111;\n  assign DirectLookupTable_1[6568] = 16'sb0010010110110001;\n  assign DirectLookupTable_1[6569] = 16'sb0010010110110010;\n  assign DirectLookupTable_1[6570] = 16'sb0010010110110011;\n  assign DirectLookupTable_1[6571] = 16'sb0010010110110100;\n  assign DirectLookupTable_1[6572] = 16'sb0010010110110110;\n  assign DirectLookupTable_1[6573] = 16'sb0010010110110111;\n  assign DirectLookupTable_1[6574] = 16'sb0010010110111000;\n  assign DirectLookupTable_1[6575] = 16'sb0010010110111001;\n  assign DirectLookupTable_1[6576] = 16'sb0010010110111011;\n  assign DirectLookupTable_1[6577] = 16'sb0010010110111100;\n  assign DirectLookupTable_1[6578] = 16'sb0010010110111101;\n  assign DirectLookupTable_1[6579] = 16'sb0010010110111111;\n  assign DirectLookupTable_1[6580] = 16'sb0010010111000000;\n  assign DirectLookupTable_1[6581] = 16'sb0010010111000001;\n  assign DirectLookupTable_1[6582] = 16'sb0010010111000010;\n  assign DirectLookupTable_1[6583] = 16'sb0010010111000100;\n  assign DirectLookupTable_1[6584] = 16'sb0010010111000101;\n  assign DirectLookupTable_1[6585] = 16'sb0010010111000110;\n  assign DirectLookupTable_1[6586] = 16'sb0010010111000111;\n  assign DirectLookupTable_1[6587] = 16'sb0010010111001001;\n  assign DirectLookupTable_1[6588] = 16'sb0010010111001010;\n  assign DirectLookupTable_1[6589] = 16'sb0010010111001011;\n  assign DirectLookupTable_1[6590] = 16'sb0010010111001100;\n  assign DirectLookupTable_1[6591] = 16'sb0010010111001110;\n  assign DirectLookupTable_1[6592] = 16'sb0010010111001111;\n  assign DirectLookupTable_1[6593] = 16'sb0010010111010000;\n  assign DirectLookupTable_1[6594] = 16'sb0010010111010010;\n  assign DirectLookupTable_1[6595] = 16'sb0010010111010011;\n  assign DirectLookupTable_1[6596] = 16'sb0010010111010100;\n  assign DirectLookupTable_1[6597] = 16'sb0010010111010101;\n  assign DirectLookupTable_1[6598] = 16'sb0010010111010111;\n  assign DirectLookupTable_1[6599] = 16'sb0010010111011000;\n  assign DirectLookupTable_1[6600] = 16'sb0010010111011001;\n  assign DirectLookupTable_1[6601] = 16'sb0010010111011010;\n  assign DirectLookupTable_1[6602] = 16'sb0010010111011100;\n  assign DirectLookupTable_1[6603] = 16'sb0010010111011101;\n  assign DirectLookupTable_1[6604] = 16'sb0010010111011110;\n  assign DirectLookupTable_1[6605] = 16'sb0010010111011111;\n  assign DirectLookupTable_1[6606] = 16'sb0010010111100001;\n  assign DirectLookupTable_1[6607] = 16'sb0010010111100010;\n  assign DirectLookupTable_1[6608] = 16'sb0010010111100011;\n  assign DirectLookupTable_1[6609] = 16'sb0010010111100101;\n  assign DirectLookupTable_1[6610] = 16'sb0010010111100110;\n  assign DirectLookupTable_1[6611] = 16'sb0010010111100111;\n  assign DirectLookupTable_1[6612] = 16'sb0010010111101000;\n  assign DirectLookupTable_1[6613] = 16'sb0010010111101010;\n  assign DirectLookupTable_1[6614] = 16'sb0010010111101011;\n  assign DirectLookupTable_1[6615] = 16'sb0010010111101100;\n  assign DirectLookupTable_1[6616] = 16'sb0010010111101101;\n  assign DirectLookupTable_1[6617] = 16'sb0010010111101111;\n  assign DirectLookupTable_1[6618] = 16'sb0010010111110000;\n  assign DirectLookupTable_1[6619] = 16'sb0010010111110001;\n  assign DirectLookupTable_1[6620] = 16'sb0010010111110010;\n  assign DirectLookupTable_1[6621] = 16'sb0010010111110100;\n  assign DirectLookupTable_1[6622] = 16'sb0010010111110101;\n  assign DirectLookupTable_1[6623] = 16'sb0010010111110110;\n  assign DirectLookupTable_1[6624] = 16'sb0010010111111000;\n  assign DirectLookupTable_1[6625] = 16'sb0010010111111001;\n  assign DirectLookupTable_1[6626] = 16'sb0010010111111010;\n  assign DirectLookupTable_1[6627] = 16'sb0010010111111011;\n  assign DirectLookupTable_1[6628] = 16'sb0010010111111101;\n  assign DirectLookupTable_1[6629] = 16'sb0010010111111110;\n  assign DirectLookupTable_1[6630] = 16'sb0010010111111111;\n  assign DirectLookupTable_1[6631] = 16'sb0010011000000000;\n  assign DirectLookupTable_1[6632] = 16'sb0010011000000010;\n  assign DirectLookupTable_1[6633] = 16'sb0010011000000011;\n  assign DirectLookupTable_1[6634] = 16'sb0010011000000100;\n  assign DirectLookupTable_1[6635] = 16'sb0010011000000101;\n  assign DirectLookupTable_1[6636] = 16'sb0010011000000111;\n  assign DirectLookupTable_1[6637] = 16'sb0010011000001000;\n  assign DirectLookupTable_1[6638] = 16'sb0010011000001001;\n  assign DirectLookupTable_1[6639] = 16'sb0010011000001010;\n  assign DirectLookupTable_1[6640] = 16'sb0010011000001100;\n  assign DirectLookupTable_1[6641] = 16'sb0010011000001101;\n  assign DirectLookupTable_1[6642] = 16'sb0010011000001110;\n  assign DirectLookupTable_1[6643] = 16'sb0010011000010000;\n  assign DirectLookupTable_1[6644] = 16'sb0010011000010001;\n  assign DirectLookupTable_1[6645] = 16'sb0010011000010010;\n  assign DirectLookupTable_1[6646] = 16'sb0010011000010011;\n  assign DirectLookupTable_1[6647] = 16'sb0010011000010101;\n  assign DirectLookupTable_1[6648] = 16'sb0010011000010110;\n  assign DirectLookupTable_1[6649] = 16'sb0010011000010111;\n  assign DirectLookupTable_1[6650] = 16'sb0010011000011000;\n  assign DirectLookupTable_1[6651] = 16'sb0010011000011010;\n  assign DirectLookupTable_1[6652] = 16'sb0010011000011011;\n  assign DirectLookupTable_1[6653] = 16'sb0010011000011100;\n  assign DirectLookupTable_1[6654] = 16'sb0010011000011101;\n  assign DirectLookupTable_1[6655] = 16'sb0010011000011111;\n  assign DirectLookupTable_1[6656] = 16'sb0010011000100000;\n  assign DirectLookupTable_1[6657] = 16'sb0010011000100001;\n  assign DirectLookupTable_1[6658] = 16'sb0010011000100010;\n  assign DirectLookupTable_1[6659] = 16'sb0010011000100100;\n  assign DirectLookupTable_1[6660] = 16'sb0010011000100101;\n  assign DirectLookupTable_1[6661] = 16'sb0010011000100110;\n  assign DirectLookupTable_1[6662] = 16'sb0010011000101000;\n  assign DirectLookupTable_1[6663] = 16'sb0010011000101001;\n  assign DirectLookupTable_1[6664] = 16'sb0010011000101010;\n  assign DirectLookupTable_1[6665] = 16'sb0010011000101011;\n  assign DirectLookupTable_1[6666] = 16'sb0010011000101101;\n  assign DirectLookupTable_1[6667] = 16'sb0010011000101110;\n  assign DirectLookupTable_1[6668] = 16'sb0010011000101111;\n  assign DirectLookupTable_1[6669] = 16'sb0010011000110000;\n  assign DirectLookupTable_1[6670] = 16'sb0010011000110010;\n  assign DirectLookupTable_1[6671] = 16'sb0010011000110011;\n  assign DirectLookupTable_1[6672] = 16'sb0010011000110100;\n  assign DirectLookupTable_1[6673] = 16'sb0010011000110101;\n  assign DirectLookupTable_1[6674] = 16'sb0010011000110111;\n  assign DirectLookupTable_1[6675] = 16'sb0010011000111000;\n  assign DirectLookupTable_1[6676] = 16'sb0010011000111001;\n  assign DirectLookupTable_1[6677] = 16'sb0010011000111010;\n  assign DirectLookupTable_1[6678] = 16'sb0010011000111100;\n  assign DirectLookupTable_1[6679] = 16'sb0010011000111101;\n  assign DirectLookupTable_1[6680] = 16'sb0010011000111110;\n  assign DirectLookupTable_1[6681] = 16'sb0010011000111111;\n  assign DirectLookupTable_1[6682] = 16'sb0010011001000001;\n  assign DirectLookupTable_1[6683] = 16'sb0010011001000010;\n  assign DirectLookupTable_1[6684] = 16'sb0010011001000011;\n  assign DirectLookupTable_1[6685] = 16'sb0010011001000100;\n  assign DirectLookupTable_1[6686] = 16'sb0010011001000110;\n  assign DirectLookupTable_1[6687] = 16'sb0010011001000111;\n  assign DirectLookupTable_1[6688] = 16'sb0010011001001000;\n  assign DirectLookupTable_1[6689] = 16'sb0010011001001010;\n  assign DirectLookupTable_1[6690] = 16'sb0010011001001011;\n  assign DirectLookupTable_1[6691] = 16'sb0010011001001100;\n  assign DirectLookupTable_1[6692] = 16'sb0010011001001101;\n  assign DirectLookupTable_1[6693] = 16'sb0010011001001111;\n  assign DirectLookupTable_1[6694] = 16'sb0010011001010000;\n  assign DirectLookupTable_1[6695] = 16'sb0010011001010001;\n  assign DirectLookupTable_1[6696] = 16'sb0010011001010010;\n  assign DirectLookupTable_1[6697] = 16'sb0010011001010100;\n  assign DirectLookupTable_1[6698] = 16'sb0010011001010101;\n  assign DirectLookupTable_1[6699] = 16'sb0010011001010110;\n  assign DirectLookupTable_1[6700] = 16'sb0010011001010111;\n  assign DirectLookupTable_1[6701] = 16'sb0010011001011001;\n  assign DirectLookupTable_1[6702] = 16'sb0010011001011010;\n  assign DirectLookupTable_1[6703] = 16'sb0010011001011011;\n  assign DirectLookupTable_1[6704] = 16'sb0010011001011100;\n  assign DirectLookupTable_1[6705] = 16'sb0010011001011110;\n  assign DirectLookupTable_1[6706] = 16'sb0010011001011111;\n  assign DirectLookupTable_1[6707] = 16'sb0010011001100000;\n  assign DirectLookupTable_1[6708] = 16'sb0010011001100001;\n  assign DirectLookupTable_1[6709] = 16'sb0010011001100011;\n  assign DirectLookupTable_1[6710] = 16'sb0010011001100100;\n  assign DirectLookupTable_1[6711] = 16'sb0010011001100101;\n  assign DirectLookupTable_1[6712] = 16'sb0010011001100110;\n  assign DirectLookupTable_1[6713] = 16'sb0010011001101000;\n  assign DirectLookupTable_1[6714] = 16'sb0010011001101001;\n  assign DirectLookupTable_1[6715] = 16'sb0010011001101010;\n  assign DirectLookupTable_1[6716] = 16'sb0010011001101011;\n  assign DirectLookupTable_1[6717] = 16'sb0010011001101101;\n  assign DirectLookupTable_1[6718] = 16'sb0010011001101110;\n  assign DirectLookupTable_1[6719] = 16'sb0010011001101111;\n  assign DirectLookupTable_1[6720] = 16'sb0010011001110001;\n  assign DirectLookupTable_1[6721] = 16'sb0010011001110010;\n  assign DirectLookupTable_1[6722] = 16'sb0010011001110011;\n  assign DirectLookupTable_1[6723] = 16'sb0010011001110100;\n  assign DirectLookupTable_1[6724] = 16'sb0010011001110110;\n  assign DirectLookupTable_1[6725] = 16'sb0010011001110111;\n  assign DirectLookupTable_1[6726] = 16'sb0010011001111000;\n  assign DirectLookupTable_1[6727] = 16'sb0010011001111001;\n  assign DirectLookupTable_1[6728] = 16'sb0010011001111011;\n  assign DirectLookupTable_1[6729] = 16'sb0010011001111100;\n  assign DirectLookupTable_1[6730] = 16'sb0010011001111101;\n  assign DirectLookupTable_1[6731] = 16'sb0010011001111110;\n  assign DirectLookupTable_1[6732] = 16'sb0010011010000000;\n  assign DirectLookupTable_1[6733] = 16'sb0010011010000001;\n  assign DirectLookupTable_1[6734] = 16'sb0010011010000010;\n  assign DirectLookupTable_1[6735] = 16'sb0010011010000011;\n  assign DirectLookupTable_1[6736] = 16'sb0010011010000101;\n  assign DirectLookupTable_1[6737] = 16'sb0010011010000110;\n  assign DirectLookupTable_1[6738] = 16'sb0010011010000111;\n  assign DirectLookupTable_1[6739] = 16'sb0010011010001000;\n  assign DirectLookupTable_1[6740] = 16'sb0010011010001010;\n  assign DirectLookupTable_1[6741] = 16'sb0010011010001011;\n  assign DirectLookupTable_1[6742] = 16'sb0010011010001100;\n  assign DirectLookupTable_1[6743] = 16'sb0010011010001101;\n  assign DirectLookupTable_1[6744] = 16'sb0010011010001111;\n  assign DirectLookupTable_1[6745] = 16'sb0010011010010000;\n  assign DirectLookupTable_1[6746] = 16'sb0010011010010001;\n  assign DirectLookupTable_1[6747] = 16'sb0010011010010010;\n  assign DirectLookupTable_1[6748] = 16'sb0010011010010100;\n  assign DirectLookupTable_1[6749] = 16'sb0010011010010101;\n  assign DirectLookupTable_1[6750] = 16'sb0010011010010110;\n  assign DirectLookupTable_1[6751] = 16'sb0010011010010111;\n  assign DirectLookupTable_1[6752] = 16'sb0010011010011001;\n  assign DirectLookupTable_1[6753] = 16'sb0010011010011010;\n  assign DirectLookupTable_1[6754] = 16'sb0010011010011011;\n  assign DirectLookupTable_1[6755] = 16'sb0010011010011100;\n  assign DirectLookupTable_1[6756] = 16'sb0010011010011110;\n  assign DirectLookupTable_1[6757] = 16'sb0010011010011111;\n  assign DirectLookupTable_1[6758] = 16'sb0010011010100000;\n  assign DirectLookupTable_1[6759] = 16'sb0010011010100001;\n  assign DirectLookupTable_1[6760] = 16'sb0010011010100011;\n  assign DirectLookupTable_1[6761] = 16'sb0010011010100100;\n  assign DirectLookupTable_1[6762] = 16'sb0010011010100101;\n  assign DirectLookupTable_1[6763] = 16'sb0010011010100110;\n  assign DirectLookupTable_1[6764] = 16'sb0010011010101000;\n  assign DirectLookupTable_1[6765] = 16'sb0010011010101001;\n  assign DirectLookupTable_1[6766] = 16'sb0010011010101010;\n  assign DirectLookupTable_1[6767] = 16'sb0010011010101011;\n  assign DirectLookupTable_1[6768] = 16'sb0010011010101101;\n  assign DirectLookupTable_1[6769] = 16'sb0010011010101110;\n  assign DirectLookupTable_1[6770] = 16'sb0010011010101111;\n  assign DirectLookupTable_1[6771] = 16'sb0010011010110000;\n  assign DirectLookupTable_1[6772] = 16'sb0010011010110010;\n  assign DirectLookupTable_1[6773] = 16'sb0010011010110011;\n  assign DirectLookupTable_1[6774] = 16'sb0010011010110100;\n  assign DirectLookupTable_1[6775] = 16'sb0010011010110101;\n  assign DirectLookupTable_1[6776] = 16'sb0010011010110111;\n  assign DirectLookupTable_1[6777] = 16'sb0010011010111000;\n  assign DirectLookupTable_1[6778] = 16'sb0010011010111001;\n  assign DirectLookupTable_1[6779] = 16'sb0010011010111010;\n  assign DirectLookupTable_1[6780] = 16'sb0010011010111100;\n  assign DirectLookupTable_1[6781] = 16'sb0010011010111101;\n  assign DirectLookupTable_1[6782] = 16'sb0010011010111110;\n  assign DirectLookupTable_1[6783] = 16'sb0010011010111111;\n  assign DirectLookupTable_1[6784] = 16'sb0010011011000001;\n  assign DirectLookupTable_1[6785] = 16'sb0010011011000010;\n  assign DirectLookupTable_1[6786] = 16'sb0010011011000011;\n  assign DirectLookupTable_1[6787] = 16'sb0010011011000100;\n  assign DirectLookupTable_1[6788] = 16'sb0010011011000110;\n  assign DirectLookupTable_1[6789] = 16'sb0010011011000111;\n  assign DirectLookupTable_1[6790] = 16'sb0010011011001000;\n  assign DirectLookupTable_1[6791] = 16'sb0010011011001001;\n  assign DirectLookupTable_1[6792] = 16'sb0010011011001011;\n  assign DirectLookupTable_1[6793] = 16'sb0010011011001100;\n  assign DirectLookupTable_1[6794] = 16'sb0010011011001101;\n  assign DirectLookupTable_1[6795] = 16'sb0010011011001110;\n  assign DirectLookupTable_1[6796] = 16'sb0010011011010000;\n  assign DirectLookupTable_1[6797] = 16'sb0010011011010001;\n  assign DirectLookupTable_1[6798] = 16'sb0010011011010010;\n  assign DirectLookupTable_1[6799] = 16'sb0010011011010011;\n  assign DirectLookupTable_1[6800] = 16'sb0010011011010101;\n  assign DirectLookupTable_1[6801] = 16'sb0010011011010110;\n  assign DirectLookupTable_1[6802] = 16'sb0010011011010111;\n  assign DirectLookupTable_1[6803] = 16'sb0010011011011000;\n  assign DirectLookupTable_1[6804] = 16'sb0010011011011010;\n  assign DirectLookupTable_1[6805] = 16'sb0010011011011011;\n  assign DirectLookupTable_1[6806] = 16'sb0010011011011100;\n  assign DirectLookupTable_1[6807] = 16'sb0010011011011101;\n  assign DirectLookupTable_1[6808] = 16'sb0010011011011111;\n  assign DirectLookupTable_1[6809] = 16'sb0010011011100000;\n  assign DirectLookupTable_1[6810] = 16'sb0010011011100001;\n  assign DirectLookupTable_1[6811] = 16'sb0010011011100010;\n  assign DirectLookupTable_1[6812] = 16'sb0010011011100100;\n  assign DirectLookupTable_1[6813] = 16'sb0010011011100101;\n  assign DirectLookupTable_1[6814] = 16'sb0010011011100110;\n  assign DirectLookupTable_1[6815] = 16'sb0010011011100111;\n  assign DirectLookupTable_1[6816] = 16'sb0010011011101001;\n  assign DirectLookupTable_1[6817] = 16'sb0010011011101010;\n  assign DirectLookupTable_1[6818] = 16'sb0010011011101011;\n  assign DirectLookupTable_1[6819] = 16'sb0010011011101100;\n  assign DirectLookupTable_1[6820] = 16'sb0010011011101110;\n  assign DirectLookupTable_1[6821] = 16'sb0010011011101111;\n  assign DirectLookupTable_1[6822] = 16'sb0010011011110000;\n  assign DirectLookupTable_1[6823] = 16'sb0010011011110001;\n  assign DirectLookupTable_1[6824] = 16'sb0010011011110011;\n  assign DirectLookupTable_1[6825] = 16'sb0010011011110100;\n  assign DirectLookupTable_1[6826] = 16'sb0010011011110101;\n  assign DirectLookupTable_1[6827] = 16'sb0010011011110110;\n  assign DirectLookupTable_1[6828] = 16'sb0010011011111000;\n  assign DirectLookupTable_1[6829] = 16'sb0010011011111001;\n  assign DirectLookupTable_1[6830] = 16'sb0010011011111010;\n  assign DirectLookupTable_1[6831] = 16'sb0010011011111011;\n  assign DirectLookupTable_1[6832] = 16'sb0010011011111101;\n  assign DirectLookupTable_1[6833] = 16'sb0010011011111110;\n  assign DirectLookupTable_1[6834] = 16'sb0010011011111111;\n  assign DirectLookupTable_1[6835] = 16'sb0010011100000000;\n  assign DirectLookupTable_1[6836] = 16'sb0010011100000010;\n  assign DirectLookupTable_1[6837] = 16'sb0010011100000011;\n  assign DirectLookupTable_1[6838] = 16'sb0010011100000100;\n  assign DirectLookupTable_1[6839] = 16'sb0010011100000101;\n  assign DirectLookupTable_1[6840] = 16'sb0010011100000111;\n  assign DirectLookupTable_1[6841] = 16'sb0010011100001000;\n  assign DirectLookupTable_1[6842] = 16'sb0010011100001001;\n  assign DirectLookupTable_1[6843] = 16'sb0010011100001010;\n  assign DirectLookupTable_1[6844] = 16'sb0010011100001100;\n  assign DirectLookupTable_1[6845] = 16'sb0010011100001101;\n  assign DirectLookupTable_1[6846] = 16'sb0010011100001110;\n  assign DirectLookupTable_1[6847] = 16'sb0010011100001111;\n  assign DirectLookupTable_1[6848] = 16'sb0010011100010001;\n  assign DirectLookupTable_1[6849] = 16'sb0010011100010010;\n  assign DirectLookupTable_1[6850] = 16'sb0010011100010011;\n  assign DirectLookupTable_1[6851] = 16'sb0010011100010100;\n  assign DirectLookupTable_1[6852] = 16'sb0010011100010101;\n  assign DirectLookupTable_1[6853] = 16'sb0010011100010111;\n  assign DirectLookupTable_1[6854] = 16'sb0010011100011000;\n  assign DirectLookupTable_1[6855] = 16'sb0010011100011001;\n  assign DirectLookupTable_1[6856] = 16'sb0010011100011010;\n  assign DirectLookupTable_1[6857] = 16'sb0010011100011100;\n  assign DirectLookupTable_1[6858] = 16'sb0010011100011101;\n  assign DirectLookupTable_1[6859] = 16'sb0010011100011110;\n  assign DirectLookupTable_1[6860] = 16'sb0010011100011111;\n  assign DirectLookupTable_1[6861] = 16'sb0010011100100001;\n  assign DirectLookupTable_1[6862] = 16'sb0010011100100010;\n  assign DirectLookupTable_1[6863] = 16'sb0010011100100011;\n  assign DirectLookupTable_1[6864] = 16'sb0010011100100100;\n  assign DirectLookupTable_1[6865] = 16'sb0010011100100110;\n  assign DirectLookupTable_1[6866] = 16'sb0010011100100111;\n  assign DirectLookupTable_1[6867] = 16'sb0010011100101000;\n  assign DirectLookupTable_1[6868] = 16'sb0010011100101001;\n  assign DirectLookupTable_1[6869] = 16'sb0010011100101011;\n  assign DirectLookupTable_1[6870] = 16'sb0010011100101100;\n  assign DirectLookupTable_1[6871] = 16'sb0010011100101101;\n  assign DirectLookupTable_1[6872] = 16'sb0010011100101110;\n  assign DirectLookupTable_1[6873] = 16'sb0010011100110000;\n  assign DirectLookupTable_1[6874] = 16'sb0010011100110001;\n  assign DirectLookupTable_1[6875] = 16'sb0010011100110010;\n  assign DirectLookupTable_1[6876] = 16'sb0010011100110011;\n  assign DirectLookupTable_1[6877] = 16'sb0010011100110101;\n  assign DirectLookupTable_1[6878] = 16'sb0010011100110110;\n  assign DirectLookupTable_1[6879] = 16'sb0010011100110111;\n  assign DirectLookupTable_1[6880] = 16'sb0010011100111000;\n  assign DirectLookupTable_1[6881] = 16'sb0010011100111010;\n  assign DirectLookupTable_1[6882] = 16'sb0010011100111011;\n  assign DirectLookupTable_1[6883] = 16'sb0010011100111100;\n  assign DirectLookupTable_1[6884] = 16'sb0010011100111101;\n  assign DirectLookupTable_1[6885] = 16'sb0010011100111110;\n  assign DirectLookupTable_1[6886] = 16'sb0010011101000000;\n  assign DirectLookupTable_1[6887] = 16'sb0010011101000001;\n  assign DirectLookupTable_1[6888] = 16'sb0010011101000010;\n  assign DirectLookupTable_1[6889] = 16'sb0010011101000011;\n  assign DirectLookupTable_1[6890] = 16'sb0010011101000101;\n  assign DirectLookupTable_1[6891] = 16'sb0010011101000110;\n  assign DirectLookupTable_1[6892] = 16'sb0010011101000111;\n  assign DirectLookupTable_1[6893] = 16'sb0010011101001000;\n  assign DirectLookupTable_1[6894] = 16'sb0010011101001010;\n  assign DirectLookupTable_1[6895] = 16'sb0010011101001011;\n  assign DirectLookupTable_1[6896] = 16'sb0010011101001100;\n  assign DirectLookupTable_1[6897] = 16'sb0010011101001101;\n  assign DirectLookupTable_1[6898] = 16'sb0010011101001111;\n  assign DirectLookupTable_1[6899] = 16'sb0010011101010000;\n  assign DirectLookupTable_1[6900] = 16'sb0010011101010001;\n  assign DirectLookupTable_1[6901] = 16'sb0010011101010010;\n  assign DirectLookupTable_1[6902] = 16'sb0010011101010100;\n  assign DirectLookupTable_1[6903] = 16'sb0010011101010101;\n  assign DirectLookupTable_1[6904] = 16'sb0010011101010110;\n  assign DirectLookupTable_1[6905] = 16'sb0010011101010111;\n  assign DirectLookupTable_1[6906] = 16'sb0010011101011001;\n  assign DirectLookupTable_1[6907] = 16'sb0010011101011010;\n  assign DirectLookupTable_1[6908] = 16'sb0010011101011011;\n  assign DirectLookupTable_1[6909] = 16'sb0010011101011100;\n  assign DirectLookupTable_1[6910] = 16'sb0010011101011101;\n  assign DirectLookupTable_1[6911] = 16'sb0010011101011111;\n  assign DirectLookupTable_1[6912] = 16'sb0010011101100000;\n  assign DirectLookupTable_1[6913] = 16'sb0010011101100001;\n  assign DirectLookupTable_1[6914] = 16'sb0010011101100010;\n  assign DirectLookupTable_1[6915] = 16'sb0010011101100100;\n  assign DirectLookupTable_1[6916] = 16'sb0010011101100101;\n  assign DirectLookupTable_1[6917] = 16'sb0010011101100110;\n  assign DirectLookupTable_1[6918] = 16'sb0010011101100111;\n  assign DirectLookupTable_1[6919] = 16'sb0010011101101001;\n  assign DirectLookupTable_1[6920] = 16'sb0010011101101010;\n  assign DirectLookupTable_1[6921] = 16'sb0010011101101011;\n  assign DirectLookupTable_1[6922] = 16'sb0010011101101100;\n  assign DirectLookupTable_1[6923] = 16'sb0010011101101110;\n  assign DirectLookupTable_1[6924] = 16'sb0010011101101111;\n  assign DirectLookupTable_1[6925] = 16'sb0010011101110000;\n  assign DirectLookupTable_1[6926] = 16'sb0010011101110001;\n  assign DirectLookupTable_1[6927] = 16'sb0010011101110011;\n  assign DirectLookupTable_1[6928] = 16'sb0010011101110100;\n  assign DirectLookupTable_1[6929] = 16'sb0010011101110101;\n  assign DirectLookupTable_1[6930] = 16'sb0010011101110110;\n  assign DirectLookupTable_1[6931] = 16'sb0010011101110111;\n  assign DirectLookupTable_1[6932] = 16'sb0010011101111001;\n  assign DirectLookupTable_1[6933] = 16'sb0010011101111010;\n  assign DirectLookupTable_1[6934] = 16'sb0010011101111011;\n  assign DirectLookupTable_1[6935] = 16'sb0010011101111100;\n  assign DirectLookupTable_1[6936] = 16'sb0010011101111110;\n  assign DirectLookupTable_1[6937] = 16'sb0010011101111111;\n  assign DirectLookupTable_1[6938] = 16'sb0010011110000000;\n  assign DirectLookupTable_1[6939] = 16'sb0010011110000001;\n  assign DirectLookupTable_1[6940] = 16'sb0010011110000011;\n  assign DirectLookupTable_1[6941] = 16'sb0010011110000100;\n  assign DirectLookupTable_1[6942] = 16'sb0010011110000101;\n  assign DirectLookupTable_1[6943] = 16'sb0010011110000110;\n  assign DirectLookupTable_1[6944] = 16'sb0010011110001000;\n  assign DirectLookupTable_1[6945] = 16'sb0010011110001001;\n  assign DirectLookupTable_1[6946] = 16'sb0010011110001010;\n  assign DirectLookupTable_1[6947] = 16'sb0010011110001011;\n  assign DirectLookupTable_1[6948] = 16'sb0010011110001100;\n  assign DirectLookupTable_1[6949] = 16'sb0010011110001110;\n  assign DirectLookupTable_1[6950] = 16'sb0010011110001111;\n  assign DirectLookupTable_1[6951] = 16'sb0010011110010000;\n  assign DirectLookupTable_1[6952] = 16'sb0010011110010001;\n  assign DirectLookupTable_1[6953] = 16'sb0010011110010011;\n  assign DirectLookupTable_1[6954] = 16'sb0010011110010100;\n  assign DirectLookupTable_1[6955] = 16'sb0010011110010101;\n  assign DirectLookupTable_1[6956] = 16'sb0010011110010110;\n  assign DirectLookupTable_1[6957] = 16'sb0010011110011000;\n  assign DirectLookupTable_1[6958] = 16'sb0010011110011001;\n  assign DirectLookupTable_1[6959] = 16'sb0010011110011010;\n  assign DirectLookupTable_1[6960] = 16'sb0010011110011011;\n  assign DirectLookupTable_1[6961] = 16'sb0010011110011101;\n  assign DirectLookupTable_1[6962] = 16'sb0010011110011110;\n  assign DirectLookupTable_1[6963] = 16'sb0010011110011111;\n  assign DirectLookupTable_1[6964] = 16'sb0010011110100000;\n  assign DirectLookupTable_1[6965] = 16'sb0010011110100001;\n  assign DirectLookupTable_1[6966] = 16'sb0010011110100011;\n  assign DirectLookupTable_1[6967] = 16'sb0010011110100100;\n  assign DirectLookupTable_1[6968] = 16'sb0010011110100101;\n  assign DirectLookupTable_1[6969] = 16'sb0010011110100110;\n  assign DirectLookupTable_1[6970] = 16'sb0010011110101000;\n  assign DirectLookupTable_1[6971] = 16'sb0010011110101001;\n  assign DirectLookupTable_1[6972] = 16'sb0010011110101010;\n  assign DirectLookupTable_1[6973] = 16'sb0010011110101011;\n  assign DirectLookupTable_1[6974] = 16'sb0010011110101101;\n  assign DirectLookupTable_1[6975] = 16'sb0010011110101110;\n  assign DirectLookupTable_1[6976] = 16'sb0010011110101111;\n  assign DirectLookupTable_1[6977] = 16'sb0010011110110000;\n  assign DirectLookupTable_1[6978] = 16'sb0010011110110001;\n  assign DirectLookupTable_1[6979] = 16'sb0010011110110011;\n  assign DirectLookupTable_1[6980] = 16'sb0010011110110100;\n  assign DirectLookupTable_1[6981] = 16'sb0010011110110101;\n  assign DirectLookupTable_1[6982] = 16'sb0010011110110110;\n  assign DirectLookupTable_1[6983] = 16'sb0010011110111000;\n  assign DirectLookupTable_1[6984] = 16'sb0010011110111001;\n  assign DirectLookupTable_1[6985] = 16'sb0010011110111010;\n  assign DirectLookupTable_1[6986] = 16'sb0010011110111011;\n  assign DirectLookupTable_1[6987] = 16'sb0010011110111101;\n  assign DirectLookupTable_1[6988] = 16'sb0010011110111110;\n  assign DirectLookupTable_1[6989] = 16'sb0010011110111111;\n  assign DirectLookupTable_1[6990] = 16'sb0010011111000000;\n  assign DirectLookupTable_1[6991] = 16'sb0010011111000001;\n  assign DirectLookupTable_1[6992] = 16'sb0010011111000011;\n  assign DirectLookupTable_1[6993] = 16'sb0010011111000100;\n  assign DirectLookupTable_1[6994] = 16'sb0010011111000101;\n  assign DirectLookupTable_1[6995] = 16'sb0010011111000110;\n  assign DirectLookupTable_1[6996] = 16'sb0010011111001000;\n  assign DirectLookupTable_1[6997] = 16'sb0010011111001001;\n  assign DirectLookupTable_1[6998] = 16'sb0010011111001010;\n  assign DirectLookupTable_1[6999] = 16'sb0010011111001011;\n  assign DirectLookupTable_1[7000] = 16'sb0010011111001101;\n  assign DirectLookupTable_1[7001] = 16'sb0010011111001110;\n  assign DirectLookupTable_1[7002] = 16'sb0010011111001111;\n  assign DirectLookupTable_1[7003] = 16'sb0010011111010000;\n  assign DirectLookupTable_1[7004] = 16'sb0010011111010001;\n  assign DirectLookupTable_1[7005] = 16'sb0010011111010011;\n  assign DirectLookupTable_1[7006] = 16'sb0010011111010100;\n  assign DirectLookupTable_1[7007] = 16'sb0010011111010101;\n  assign DirectLookupTable_1[7008] = 16'sb0010011111010110;\n  assign DirectLookupTable_1[7009] = 16'sb0010011111011000;\n  assign DirectLookupTable_1[7010] = 16'sb0010011111011001;\n  assign DirectLookupTable_1[7011] = 16'sb0010011111011010;\n  assign DirectLookupTable_1[7012] = 16'sb0010011111011011;\n  assign DirectLookupTable_1[7013] = 16'sb0010011111011101;\n  assign DirectLookupTable_1[7014] = 16'sb0010011111011110;\n  assign DirectLookupTable_1[7015] = 16'sb0010011111011111;\n  assign DirectLookupTable_1[7016] = 16'sb0010011111100000;\n  assign DirectLookupTable_1[7017] = 16'sb0010011111100001;\n  assign DirectLookupTable_1[7018] = 16'sb0010011111100011;\n  assign DirectLookupTable_1[7019] = 16'sb0010011111100100;\n  assign DirectLookupTable_1[7020] = 16'sb0010011111100101;\n  assign DirectLookupTable_1[7021] = 16'sb0010011111100110;\n  assign DirectLookupTable_1[7022] = 16'sb0010011111101000;\n  assign DirectLookupTable_1[7023] = 16'sb0010011111101001;\n  assign DirectLookupTable_1[7024] = 16'sb0010011111101010;\n  assign DirectLookupTable_1[7025] = 16'sb0010011111101011;\n  assign DirectLookupTable_1[7026] = 16'sb0010011111101101;\n  assign DirectLookupTable_1[7027] = 16'sb0010011111101110;\n  assign DirectLookupTable_1[7028] = 16'sb0010011111101111;\n  assign DirectLookupTable_1[7029] = 16'sb0010011111110000;\n  assign DirectLookupTable_1[7030] = 16'sb0010011111110001;\n  assign DirectLookupTable_1[7031] = 16'sb0010011111110011;\n  assign DirectLookupTable_1[7032] = 16'sb0010011111110100;\n  assign DirectLookupTable_1[7033] = 16'sb0010011111110101;\n  assign DirectLookupTable_1[7034] = 16'sb0010011111110110;\n  assign DirectLookupTable_1[7035] = 16'sb0010011111111000;\n  assign DirectLookupTable_1[7036] = 16'sb0010011111111001;\n  assign DirectLookupTable_1[7037] = 16'sb0010011111111010;\n  assign DirectLookupTable_1[7038] = 16'sb0010011111111011;\n  assign DirectLookupTable_1[7039] = 16'sb0010011111111100;\n  assign DirectLookupTable_1[7040] = 16'sb0010011111111110;\n  assign DirectLookupTable_1[7041] = 16'sb0010011111111111;\n  assign DirectLookupTable_1[7042] = 16'sb0010100000000000;\n  assign DirectLookupTable_1[7043] = 16'sb0010100000000001;\n  assign DirectLookupTable_1[7044] = 16'sb0010100000000011;\n  assign DirectLookupTable_1[7045] = 16'sb0010100000000100;\n  assign DirectLookupTable_1[7046] = 16'sb0010100000000101;\n  assign DirectLookupTable_1[7047] = 16'sb0010100000000110;\n  assign DirectLookupTable_1[7048] = 16'sb0010100000001000;\n  assign DirectLookupTable_1[7049] = 16'sb0010100000001001;\n  assign DirectLookupTable_1[7050] = 16'sb0010100000001010;\n  assign DirectLookupTable_1[7051] = 16'sb0010100000001011;\n  assign DirectLookupTable_1[7052] = 16'sb0010100000001100;\n  assign DirectLookupTable_1[7053] = 16'sb0010100000001110;\n  assign DirectLookupTable_1[7054] = 16'sb0010100000001111;\n  assign DirectLookupTable_1[7055] = 16'sb0010100000010000;\n  assign DirectLookupTable_1[7056] = 16'sb0010100000010001;\n  assign DirectLookupTable_1[7057] = 16'sb0010100000010011;\n  assign DirectLookupTable_1[7058] = 16'sb0010100000010100;\n  assign DirectLookupTable_1[7059] = 16'sb0010100000010101;\n  assign DirectLookupTable_1[7060] = 16'sb0010100000010110;\n  assign DirectLookupTable_1[7061] = 16'sb0010100000010111;\n  assign DirectLookupTable_1[7062] = 16'sb0010100000011001;\n  assign DirectLookupTable_1[7063] = 16'sb0010100000011010;\n  assign DirectLookupTable_1[7064] = 16'sb0010100000011011;\n  assign DirectLookupTable_1[7065] = 16'sb0010100000011100;\n  assign DirectLookupTable_1[7066] = 16'sb0010100000011110;\n  assign DirectLookupTable_1[7067] = 16'sb0010100000011111;\n  assign DirectLookupTable_1[7068] = 16'sb0010100000100000;\n  assign DirectLookupTable_1[7069] = 16'sb0010100000100001;\n  assign DirectLookupTable_1[7070] = 16'sb0010100000100010;\n  assign DirectLookupTable_1[7071] = 16'sb0010100000100100;\n  assign DirectLookupTable_1[7072] = 16'sb0010100000100101;\n  assign DirectLookupTable_1[7073] = 16'sb0010100000100110;\n  assign DirectLookupTable_1[7074] = 16'sb0010100000100111;\n  assign DirectLookupTable_1[7075] = 16'sb0010100000101001;\n  assign DirectLookupTable_1[7076] = 16'sb0010100000101010;\n  assign DirectLookupTable_1[7077] = 16'sb0010100000101011;\n  assign DirectLookupTable_1[7078] = 16'sb0010100000101100;\n  assign DirectLookupTable_1[7079] = 16'sb0010100000101101;\n  assign DirectLookupTable_1[7080] = 16'sb0010100000101111;\n  assign DirectLookupTable_1[7081] = 16'sb0010100000110000;\n  assign DirectLookupTable_1[7082] = 16'sb0010100000110001;\n  assign DirectLookupTable_1[7083] = 16'sb0010100000110010;\n  assign DirectLookupTable_1[7084] = 16'sb0010100000110100;\n  assign DirectLookupTable_1[7085] = 16'sb0010100000110101;\n  assign DirectLookupTable_1[7086] = 16'sb0010100000110110;\n  assign DirectLookupTable_1[7087] = 16'sb0010100000110111;\n  assign DirectLookupTable_1[7088] = 16'sb0010100000111000;\n  assign DirectLookupTable_1[7089] = 16'sb0010100000111010;\n  assign DirectLookupTable_1[7090] = 16'sb0010100000111011;\n  assign DirectLookupTable_1[7091] = 16'sb0010100000111100;\n  assign DirectLookupTable_1[7092] = 16'sb0010100000111101;\n  assign DirectLookupTable_1[7093] = 16'sb0010100000111111;\n  assign DirectLookupTable_1[7094] = 16'sb0010100001000000;\n  assign DirectLookupTable_1[7095] = 16'sb0010100001000001;\n  assign DirectLookupTable_1[7096] = 16'sb0010100001000010;\n  assign DirectLookupTable_1[7097] = 16'sb0010100001000011;\n  assign DirectLookupTable_1[7098] = 16'sb0010100001000101;\n  assign DirectLookupTable_1[7099] = 16'sb0010100001000110;\n  assign DirectLookupTable_1[7100] = 16'sb0010100001000111;\n  assign DirectLookupTable_1[7101] = 16'sb0010100001001000;\n  assign DirectLookupTable_1[7102] = 16'sb0010100001001010;\n  assign DirectLookupTable_1[7103] = 16'sb0010100001001011;\n  assign DirectLookupTable_1[7104] = 16'sb0010100001001100;\n  assign DirectLookupTable_1[7105] = 16'sb0010100001001101;\n  assign DirectLookupTable_1[7106] = 16'sb0010100001001110;\n  assign DirectLookupTable_1[7107] = 16'sb0010100001010000;\n  assign DirectLookupTable_1[7108] = 16'sb0010100001010001;\n  assign DirectLookupTable_1[7109] = 16'sb0010100001010010;\n  assign DirectLookupTable_1[7110] = 16'sb0010100001010011;\n  assign DirectLookupTable_1[7111] = 16'sb0010100001010101;\n  assign DirectLookupTable_1[7112] = 16'sb0010100001010110;\n  assign DirectLookupTable_1[7113] = 16'sb0010100001010111;\n  assign DirectLookupTable_1[7114] = 16'sb0010100001011000;\n  assign DirectLookupTable_1[7115] = 16'sb0010100001011001;\n  assign DirectLookupTable_1[7116] = 16'sb0010100001011011;\n  assign DirectLookupTable_1[7117] = 16'sb0010100001011100;\n  assign DirectLookupTable_1[7118] = 16'sb0010100001011101;\n  assign DirectLookupTable_1[7119] = 16'sb0010100001011110;\n  assign DirectLookupTable_1[7120] = 16'sb0010100001100000;\n  assign DirectLookupTable_1[7121] = 16'sb0010100001100001;\n  assign DirectLookupTable_1[7122] = 16'sb0010100001100010;\n  assign DirectLookupTable_1[7123] = 16'sb0010100001100011;\n  assign DirectLookupTable_1[7124] = 16'sb0010100001100100;\n  assign DirectLookupTable_1[7125] = 16'sb0010100001100110;\n  assign DirectLookupTable_1[7126] = 16'sb0010100001100111;\n  assign DirectLookupTable_1[7127] = 16'sb0010100001101000;\n  assign DirectLookupTable_1[7128] = 16'sb0010100001101001;\n  assign DirectLookupTable_1[7129] = 16'sb0010100001101010;\n  assign DirectLookupTable_1[7130] = 16'sb0010100001101100;\n  assign DirectLookupTable_1[7131] = 16'sb0010100001101101;\n  assign DirectLookupTable_1[7132] = 16'sb0010100001101110;\n  assign DirectLookupTable_1[7133] = 16'sb0010100001101111;\n  assign DirectLookupTable_1[7134] = 16'sb0010100001110001;\n  assign DirectLookupTable_1[7135] = 16'sb0010100001110010;\n  assign DirectLookupTable_1[7136] = 16'sb0010100001110011;\n  assign DirectLookupTable_1[7137] = 16'sb0010100001110100;\n  assign DirectLookupTable_1[7138] = 16'sb0010100001110101;\n  assign DirectLookupTable_1[7139] = 16'sb0010100001110111;\n  assign DirectLookupTable_1[7140] = 16'sb0010100001111000;\n  assign DirectLookupTable_1[7141] = 16'sb0010100001111001;\n  assign DirectLookupTable_1[7142] = 16'sb0010100001111010;\n  assign DirectLookupTable_1[7143] = 16'sb0010100001111100;\n  assign DirectLookupTable_1[7144] = 16'sb0010100001111101;\n  assign DirectLookupTable_1[7145] = 16'sb0010100001111110;\n  assign DirectLookupTable_1[7146] = 16'sb0010100001111111;\n  assign DirectLookupTable_1[7147] = 16'sb0010100010000000;\n  assign DirectLookupTable_1[7148] = 16'sb0010100010000010;\n  assign DirectLookupTable_1[7149] = 16'sb0010100010000011;\n  assign DirectLookupTable_1[7150] = 16'sb0010100010000100;\n  assign DirectLookupTable_1[7151] = 16'sb0010100010000101;\n  assign DirectLookupTable_1[7152] = 16'sb0010100010000110;\n  assign DirectLookupTable_1[7153] = 16'sb0010100010001000;\n  assign DirectLookupTable_1[7154] = 16'sb0010100010001001;\n  assign DirectLookupTable_1[7155] = 16'sb0010100010001010;\n  assign DirectLookupTable_1[7156] = 16'sb0010100010001011;\n  assign DirectLookupTable_1[7157] = 16'sb0010100010001101;\n  assign DirectLookupTable_1[7158] = 16'sb0010100010001110;\n  assign DirectLookupTable_1[7159] = 16'sb0010100010001111;\n  assign DirectLookupTable_1[7160] = 16'sb0010100010010000;\n  assign DirectLookupTable_1[7161] = 16'sb0010100010010001;\n  assign DirectLookupTable_1[7162] = 16'sb0010100010010011;\n  assign DirectLookupTable_1[7163] = 16'sb0010100010010100;\n  assign DirectLookupTable_1[7164] = 16'sb0010100010010101;\n  assign DirectLookupTable_1[7165] = 16'sb0010100010010110;\n  assign DirectLookupTable_1[7166] = 16'sb0010100010010111;\n  assign DirectLookupTable_1[7167] = 16'sb0010100010011001;\n  assign DirectLookupTable_1[7168] = 16'sb0010100010011010;\n  assign DirectLookupTable_1[7169] = 16'sb0010100010011011;\n  assign DirectLookupTable_1[7170] = 16'sb0010100010011100;\n  assign DirectLookupTable_1[7171] = 16'sb0010100010011110;\n  assign DirectLookupTable_1[7172] = 16'sb0010100010011111;\n  assign DirectLookupTable_1[7173] = 16'sb0010100010100000;\n  assign DirectLookupTable_1[7174] = 16'sb0010100010100001;\n  assign DirectLookupTable_1[7175] = 16'sb0010100010100010;\n  assign DirectLookupTable_1[7176] = 16'sb0010100010100100;\n  assign DirectLookupTable_1[7177] = 16'sb0010100010100101;\n  assign DirectLookupTable_1[7178] = 16'sb0010100010100110;\n  assign DirectLookupTable_1[7179] = 16'sb0010100010100111;\n  assign DirectLookupTable_1[7180] = 16'sb0010100010101000;\n  assign DirectLookupTable_1[7181] = 16'sb0010100010101010;\n  assign DirectLookupTable_1[7182] = 16'sb0010100010101011;\n  assign DirectLookupTable_1[7183] = 16'sb0010100010101100;\n  assign DirectLookupTable_1[7184] = 16'sb0010100010101101;\n  assign DirectLookupTable_1[7185] = 16'sb0010100010101111;\n  assign DirectLookupTable_1[7186] = 16'sb0010100010110000;\n  assign DirectLookupTable_1[7187] = 16'sb0010100010110001;\n  assign DirectLookupTable_1[7188] = 16'sb0010100010110010;\n  assign DirectLookupTable_1[7189] = 16'sb0010100010110011;\n  assign DirectLookupTable_1[7190] = 16'sb0010100010110101;\n  assign DirectLookupTable_1[7191] = 16'sb0010100010110110;\n  assign DirectLookupTable_1[7192] = 16'sb0010100010110111;\n  assign DirectLookupTable_1[7193] = 16'sb0010100010111000;\n  assign DirectLookupTable_1[7194] = 16'sb0010100010111001;\n  assign DirectLookupTable_1[7195] = 16'sb0010100010111011;\n  assign DirectLookupTable_1[7196] = 16'sb0010100010111100;\n  assign DirectLookupTable_1[7197] = 16'sb0010100010111101;\n  assign DirectLookupTable_1[7198] = 16'sb0010100010111110;\n  assign DirectLookupTable_1[7199] = 16'sb0010100010111111;\n  assign DirectLookupTable_1[7200] = 16'sb0010100011000001;\n  assign DirectLookupTable_1[7201] = 16'sb0010100011000010;\n  assign DirectLookupTable_1[7202] = 16'sb0010100011000011;\n  assign DirectLookupTable_1[7203] = 16'sb0010100011000100;\n  assign DirectLookupTable_1[7204] = 16'sb0010100011000110;\n  assign DirectLookupTable_1[7205] = 16'sb0010100011000111;\n  assign DirectLookupTable_1[7206] = 16'sb0010100011001000;\n  assign DirectLookupTable_1[7207] = 16'sb0010100011001001;\n  assign DirectLookupTable_1[7208] = 16'sb0010100011001010;\n  assign DirectLookupTable_1[7209] = 16'sb0010100011001100;\n  assign DirectLookupTable_1[7210] = 16'sb0010100011001101;\n  assign DirectLookupTable_1[7211] = 16'sb0010100011001110;\n  assign DirectLookupTable_1[7212] = 16'sb0010100011001111;\n  assign DirectLookupTable_1[7213] = 16'sb0010100011010000;\n  assign DirectLookupTable_1[7214] = 16'sb0010100011010010;\n  assign DirectLookupTable_1[7215] = 16'sb0010100011010011;\n  assign DirectLookupTable_1[7216] = 16'sb0010100011010100;\n  assign DirectLookupTable_1[7217] = 16'sb0010100011010101;\n  assign DirectLookupTable_1[7218] = 16'sb0010100011010110;\n  assign DirectLookupTable_1[7219] = 16'sb0010100011011000;\n  assign DirectLookupTable_1[7220] = 16'sb0010100011011001;\n  assign DirectLookupTable_1[7221] = 16'sb0010100011011010;\n  assign DirectLookupTable_1[7222] = 16'sb0010100011011011;\n  assign DirectLookupTable_1[7223] = 16'sb0010100011011101;\n  assign DirectLookupTable_1[7224] = 16'sb0010100011011110;\n  assign DirectLookupTable_1[7225] = 16'sb0010100011011111;\n  assign DirectLookupTable_1[7226] = 16'sb0010100011100000;\n  assign DirectLookupTable_1[7227] = 16'sb0010100011100001;\n  assign DirectLookupTable_1[7228] = 16'sb0010100011100011;\n  assign DirectLookupTable_1[7229] = 16'sb0010100011100100;\n  assign DirectLookupTable_1[7230] = 16'sb0010100011100101;\n  assign DirectLookupTable_1[7231] = 16'sb0010100011100110;\n  assign DirectLookupTable_1[7232] = 16'sb0010100011100111;\n  assign DirectLookupTable_1[7233] = 16'sb0010100011101001;\n  assign DirectLookupTable_1[7234] = 16'sb0010100011101010;\n  assign DirectLookupTable_1[7235] = 16'sb0010100011101011;\n  assign DirectLookupTable_1[7236] = 16'sb0010100011101100;\n  assign DirectLookupTable_1[7237] = 16'sb0010100011101101;\n  assign DirectLookupTable_1[7238] = 16'sb0010100011101111;\n  assign DirectLookupTable_1[7239] = 16'sb0010100011110000;\n  assign DirectLookupTable_1[7240] = 16'sb0010100011110001;\n  assign DirectLookupTable_1[7241] = 16'sb0010100011110010;\n  assign DirectLookupTable_1[7242] = 16'sb0010100011110011;\n  assign DirectLookupTable_1[7243] = 16'sb0010100011110101;\n  assign DirectLookupTable_1[7244] = 16'sb0010100011110110;\n  assign DirectLookupTable_1[7245] = 16'sb0010100011110111;\n  assign DirectLookupTable_1[7246] = 16'sb0010100011111000;\n  assign DirectLookupTable_1[7247] = 16'sb0010100011111010;\n  assign DirectLookupTable_1[7248] = 16'sb0010100011111011;\n  assign DirectLookupTable_1[7249] = 16'sb0010100011111100;\n  assign DirectLookupTable_1[7250] = 16'sb0010100011111101;\n  assign DirectLookupTable_1[7251] = 16'sb0010100011111110;\n  assign DirectLookupTable_1[7252] = 16'sb0010100100000000;\n  assign DirectLookupTable_1[7253] = 16'sb0010100100000001;\n  assign DirectLookupTable_1[7254] = 16'sb0010100100000010;\n  assign DirectLookupTable_1[7255] = 16'sb0010100100000011;\n  assign DirectLookupTable_1[7256] = 16'sb0010100100000100;\n  assign DirectLookupTable_1[7257] = 16'sb0010100100000110;\n  assign DirectLookupTable_1[7258] = 16'sb0010100100000111;\n  assign DirectLookupTable_1[7259] = 16'sb0010100100001000;\n  assign DirectLookupTable_1[7260] = 16'sb0010100100001001;\n  assign DirectLookupTable_1[7261] = 16'sb0010100100001010;\n  assign DirectLookupTable_1[7262] = 16'sb0010100100001100;\n  assign DirectLookupTable_1[7263] = 16'sb0010100100001101;\n  assign DirectLookupTable_1[7264] = 16'sb0010100100001110;\n  assign DirectLookupTable_1[7265] = 16'sb0010100100001111;\n  assign DirectLookupTable_1[7266] = 16'sb0010100100010000;\n  assign DirectLookupTable_1[7267] = 16'sb0010100100010010;\n  assign DirectLookupTable_1[7268] = 16'sb0010100100010011;\n  assign DirectLookupTable_1[7269] = 16'sb0010100100010100;\n  assign DirectLookupTable_1[7270] = 16'sb0010100100010101;\n  assign DirectLookupTable_1[7271] = 16'sb0010100100010110;\n  assign DirectLookupTable_1[7272] = 16'sb0010100100011000;\n  assign DirectLookupTable_1[7273] = 16'sb0010100100011001;\n  assign DirectLookupTable_1[7274] = 16'sb0010100100011010;\n  assign DirectLookupTable_1[7275] = 16'sb0010100100011011;\n  assign DirectLookupTable_1[7276] = 16'sb0010100100011100;\n  assign DirectLookupTable_1[7277] = 16'sb0010100100011110;\n  assign DirectLookupTable_1[7278] = 16'sb0010100100011111;\n  assign DirectLookupTable_1[7279] = 16'sb0010100100100000;\n  assign DirectLookupTable_1[7280] = 16'sb0010100100100001;\n  assign DirectLookupTable_1[7281] = 16'sb0010100100100010;\n  assign DirectLookupTable_1[7282] = 16'sb0010100100100100;\n  assign DirectLookupTable_1[7283] = 16'sb0010100100100101;\n  assign DirectLookupTable_1[7284] = 16'sb0010100100100110;\n  assign DirectLookupTable_1[7285] = 16'sb0010100100100111;\n  assign DirectLookupTable_1[7286] = 16'sb0010100100101001;\n  assign DirectLookupTable_1[7287] = 16'sb0010100100101010;\n  assign DirectLookupTable_1[7288] = 16'sb0010100100101011;\n  assign DirectLookupTable_1[7289] = 16'sb0010100100101100;\n  assign DirectLookupTable_1[7290] = 16'sb0010100100101101;\n  assign DirectLookupTable_1[7291] = 16'sb0010100100101111;\n  assign DirectLookupTable_1[7292] = 16'sb0010100100110000;\n  assign DirectLookupTable_1[7293] = 16'sb0010100100110001;\n  assign DirectLookupTable_1[7294] = 16'sb0010100100110010;\n  assign DirectLookupTable_1[7295] = 16'sb0010100100110011;\n  assign DirectLookupTable_1[7296] = 16'sb0010100100110101;\n  assign DirectLookupTable_1[7297] = 16'sb0010100100110110;\n  assign DirectLookupTable_1[7298] = 16'sb0010100100110111;\n  assign DirectLookupTable_1[7299] = 16'sb0010100100111000;\n  assign DirectLookupTable_1[7300] = 16'sb0010100100111001;\n  assign DirectLookupTable_1[7301] = 16'sb0010100100111011;\n  assign DirectLookupTable_1[7302] = 16'sb0010100100111100;\n  assign DirectLookupTable_1[7303] = 16'sb0010100100111101;\n  assign DirectLookupTable_1[7304] = 16'sb0010100100111110;\n  assign DirectLookupTable_1[7305] = 16'sb0010100100111111;\n  assign DirectLookupTable_1[7306] = 16'sb0010100101000001;\n  assign DirectLookupTable_1[7307] = 16'sb0010100101000010;\n  assign DirectLookupTable_1[7308] = 16'sb0010100101000011;\n  assign DirectLookupTable_1[7309] = 16'sb0010100101000100;\n  assign DirectLookupTable_1[7310] = 16'sb0010100101000101;\n  assign DirectLookupTable_1[7311] = 16'sb0010100101000111;\n  assign DirectLookupTable_1[7312] = 16'sb0010100101001000;\n  assign DirectLookupTable_1[7313] = 16'sb0010100101001001;\n  assign DirectLookupTable_1[7314] = 16'sb0010100101001010;\n  assign DirectLookupTable_1[7315] = 16'sb0010100101001011;\n  assign DirectLookupTable_1[7316] = 16'sb0010100101001101;\n  assign DirectLookupTable_1[7317] = 16'sb0010100101001110;\n  assign DirectLookupTable_1[7318] = 16'sb0010100101001111;\n  assign DirectLookupTable_1[7319] = 16'sb0010100101010000;\n  assign DirectLookupTable_1[7320] = 16'sb0010100101010001;\n  assign DirectLookupTable_1[7321] = 16'sb0010100101010011;\n  assign DirectLookupTable_1[7322] = 16'sb0010100101010100;\n  assign DirectLookupTable_1[7323] = 16'sb0010100101010101;\n  assign DirectLookupTable_1[7324] = 16'sb0010100101010110;\n  assign DirectLookupTable_1[7325] = 16'sb0010100101010111;\n  assign DirectLookupTable_1[7326] = 16'sb0010100101011001;\n  assign DirectLookupTable_1[7327] = 16'sb0010100101011010;\n  assign DirectLookupTable_1[7328] = 16'sb0010100101011011;\n  assign DirectLookupTable_1[7329] = 16'sb0010100101011100;\n  assign DirectLookupTable_1[7330] = 16'sb0010100101011101;\n  assign DirectLookupTable_1[7331] = 16'sb0010100101011111;\n  assign DirectLookupTable_1[7332] = 16'sb0010100101100000;\n  assign DirectLookupTable_1[7333] = 16'sb0010100101100001;\n  assign DirectLookupTable_1[7334] = 16'sb0010100101100010;\n  assign DirectLookupTable_1[7335] = 16'sb0010100101100011;\n  assign DirectLookupTable_1[7336] = 16'sb0010100101100101;\n  assign DirectLookupTable_1[7337] = 16'sb0010100101100110;\n  assign DirectLookupTable_1[7338] = 16'sb0010100101100111;\n  assign DirectLookupTable_1[7339] = 16'sb0010100101101000;\n  assign DirectLookupTable_1[7340] = 16'sb0010100101101001;\n  assign DirectLookupTable_1[7341] = 16'sb0010100101101011;\n  assign DirectLookupTable_1[7342] = 16'sb0010100101101100;\n  assign DirectLookupTable_1[7343] = 16'sb0010100101101101;\n  assign DirectLookupTable_1[7344] = 16'sb0010100101101110;\n  assign DirectLookupTable_1[7345] = 16'sb0010100101101111;\n  assign DirectLookupTable_1[7346] = 16'sb0010100101110001;\n  assign DirectLookupTable_1[7347] = 16'sb0010100101110010;\n  assign DirectLookupTable_1[7348] = 16'sb0010100101110011;\n  assign DirectLookupTable_1[7349] = 16'sb0010100101110100;\n  assign DirectLookupTable_1[7350] = 16'sb0010100101110101;\n  assign DirectLookupTable_1[7351] = 16'sb0010100101110110;\n  assign DirectLookupTable_1[7352] = 16'sb0010100101111000;\n  assign DirectLookupTable_1[7353] = 16'sb0010100101111001;\n  assign DirectLookupTable_1[7354] = 16'sb0010100101111010;\n  assign DirectLookupTable_1[7355] = 16'sb0010100101111011;\n  assign DirectLookupTable_1[7356] = 16'sb0010100101111100;\n  assign DirectLookupTable_1[7357] = 16'sb0010100101111110;\n  assign DirectLookupTable_1[7358] = 16'sb0010100101111111;\n  assign DirectLookupTable_1[7359] = 16'sb0010100110000000;\n  assign DirectLookupTable_1[7360] = 16'sb0010100110000001;\n  assign DirectLookupTable_1[7361] = 16'sb0010100110000010;\n  assign DirectLookupTable_1[7362] = 16'sb0010100110000100;\n  assign DirectLookupTable_1[7363] = 16'sb0010100110000101;\n  assign DirectLookupTable_1[7364] = 16'sb0010100110000110;\n  assign DirectLookupTable_1[7365] = 16'sb0010100110000111;\n  assign DirectLookupTable_1[7366] = 16'sb0010100110001000;\n  assign DirectLookupTable_1[7367] = 16'sb0010100110001010;\n  assign DirectLookupTable_1[7368] = 16'sb0010100110001011;\n  assign DirectLookupTable_1[7369] = 16'sb0010100110001100;\n  assign DirectLookupTable_1[7370] = 16'sb0010100110001101;\n  assign DirectLookupTable_1[7371] = 16'sb0010100110001110;\n  assign DirectLookupTable_1[7372] = 16'sb0010100110010000;\n  assign DirectLookupTable_1[7373] = 16'sb0010100110010001;\n  assign DirectLookupTable_1[7374] = 16'sb0010100110010010;\n  assign DirectLookupTable_1[7375] = 16'sb0010100110010011;\n  assign DirectLookupTable_1[7376] = 16'sb0010100110010100;\n  assign DirectLookupTable_1[7377] = 16'sb0010100110010110;\n  assign DirectLookupTable_1[7378] = 16'sb0010100110010111;\n  assign DirectLookupTable_1[7379] = 16'sb0010100110011000;\n  assign DirectLookupTable_1[7380] = 16'sb0010100110011001;\n  assign DirectLookupTable_1[7381] = 16'sb0010100110011010;\n  assign DirectLookupTable_1[7382] = 16'sb0010100110011100;\n  assign DirectLookupTable_1[7383] = 16'sb0010100110011101;\n  assign DirectLookupTable_1[7384] = 16'sb0010100110011110;\n  assign DirectLookupTable_1[7385] = 16'sb0010100110011111;\n  assign DirectLookupTable_1[7386] = 16'sb0010100110100000;\n  assign DirectLookupTable_1[7387] = 16'sb0010100110100010;\n  assign DirectLookupTable_1[7388] = 16'sb0010100110100011;\n  assign DirectLookupTable_1[7389] = 16'sb0010100110100100;\n  assign DirectLookupTable_1[7390] = 16'sb0010100110100101;\n  assign DirectLookupTable_1[7391] = 16'sb0010100110100110;\n  assign DirectLookupTable_1[7392] = 16'sb0010100110100111;\n  assign DirectLookupTable_1[7393] = 16'sb0010100110101001;\n  assign DirectLookupTable_1[7394] = 16'sb0010100110101010;\n  assign DirectLookupTable_1[7395] = 16'sb0010100110101011;\n  assign DirectLookupTable_1[7396] = 16'sb0010100110101100;\n  assign DirectLookupTable_1[7397] = 16'sb0010100110101101;\n  assign DirectLookupTable_1[7398] = 16'sb0010100110101111;\n  assign DirectLookupTable_1[7399] = 16'sb0010100110110000;\n  assign DirectLookupTable_1[7400] = 16'sb0010100110110001;\n  assign DirectLookupTable_1[7401] = 16'sb0010100110110010;\n  assign DirectLookupTable_1[7402] = 16'sb0010100110110011;\n  assign DirectLookupTable_1[7403] = 16'sb0010100110110101;\n  assign DirectLookupTable_1[7404] = 16'sb0010100110110110;\n  assign DirectLookupTable_1[7405] = 16'sb0010100110110111;\n  assign DirectLookupTable_1[7406] = 16'sb0010100110111000;\n  assign DirectLookupTable_1[7407] = 16'sb0010100110111001;\n  assign DirectLookupTable_1[7408] = 16'sb0010100110111011;\n  assign DirectLookupTable_1[7409] = 16'sb0010100110111100;\n  assign DirectLookupTable_1[7410] = 16'sb0010100110111101;\n  assign DirectLookupTable_1[7411] = 16'sb0010100110111110;\n  assign DirectLookupTable_1[7412] = 16'sb0010100110111111;\n  assign DirectLookupTable_1[7413] = 16'sb0010100111000000;\n  assign DirectLookupTable_1[7414] = 16'sb0010100111000010;\n  assign DirectLookupTable_1[7415] = 16'sb0010100111000011;\n  assign DirectLookupTable_1[7416] = 16'sb0010100111000100;\n  assign DirectLookupTable_1[7417] = 16'sb0010100111000101;\n  assign DirectLookupTable_1[7418] = 16'sb0010100111000110;\n  assign DirectLookupTable_1[7419] = 16'sb0010100111001000;\n  assign DirectLookupTable_1[7420] = 16'sb0010100111001001;\n  assign DirectLookupTable_1[7421] = 16'sb0010100111001010;\n  assign DirectLookupTable_1[7422] = 16'sb0010100111001011;\n  assign DirectLookupTable_1[7423] = 16'sb0010100111001100;\n  assign DirectLookupTable_1[7424] = 16'sb0010100111001110;\n  assign DirectLookupTable_1[7425] = 16'sb0010100111001111;\n  assign DirectLookupTable_1[7426] = 16'sb0010100111010000;\n  assign DirectLookupTable_1[7427] = 16'sb0010100111010001;\n  assign DirectLookupTable_1[7428] = 16'sb0010100111010010;\n  assign DirectLookupTable_1[7429] = 16'sb0010100111010100;\n  assign DirectLookupTable_1[7430] = 16'sb0010100111010101;\n  assign DirectLookupTable_1[7431] = 16'sb0010100111010110;\n  assign DirectLookupTable_1[7432] = 16'sb0010100111010111;\n  assign DirectLookupTable_1[7433] = 16'sb0010100111011000;\n  assign DirectLookupTable_1[7434] = 16'sb0010100111011001;\n  assign DirectLookupTable_1[7435] = 16'sb0010100111011011;\n  assign DirectLookupTable_1[7436] = 16'sb0010100111011100;\n  assign DirectLookupTable_1[7437] = 16'sb0010100111011101;\n  assign DirectLookupTable_1[7438] = 16'sb0010100111011110;\n  assign DirectLookupTable_1[7439] = 16'sb0010100111011111;\n  assign DirectLookupTable_1[7440] = 16'sb0010100111100001;\n  assign DirectLookupTable_1[7441] = 16'sb0010100111100010;\n  assign DirectLookupTable_1[7442] = 16'sb0010100111100011;\n  assign DirectLookupTable_1[7443] = 16'sb0010100111100100;\n  assign DirectLookupTable_1[7444] = 16'sb0010100111100101;\n  assign DirectLookupTable_1[7445] = 16'sb0010100111100111;\n  assign DirectLookupTable_1[7446] = 16'sb0010100111101000;\n  assign DirectLookupTable_1[7447] = 16'sb0010100111101001;\n  assign DirectLookupTable_1[7448] = 16'sb0010100111101010;\n  assign DirectLookupTable_1[7449] = 16'sb0010100111101011;\n  assign DirectLookupTable_1[7450] = 16'sb0010100111101100;\n  assign DirectLookupTable_1[7451] = 16'sb0010100111101110;\n  assign DirectLookupTable_1[7452] = 16'sb0010100111101111;\n  assign DirectLookupTable_1[7453] = 16'sb0010100111110000;\n  assign DirectLookupTable_1[7454] = 16'sb0010100111110001;\n  assign DirectLookupTable_1[7455] = 16'sb0010100111110010;\n  assign DirectLookupTable_1[7456] = 16'sb0010100111110100;\n  assign DirectLookupTable_1[7457] = 16'sb0010100111110101;\n  assign DirectLookupTable_1[7458] = 16'sb0010100111110110;\n  assign DirectLookupTable_1[7459] = 16'sb0010100111110111;\n  assign DirectLookupTable_1[7460] = 16'sb0010100111111000;\n  assign DirectLookupTable_1[7461] = 16'sb0010100111111010;\n  assign DirectLookupTable_1[7462] = 16'sb0010100111111011;\n  assign DirectLookupTable_1[7463] = 16'sb0010100111111100;\n  assign DirectLookupTable_1[7464] = 16'sb0010100111111101;\n  assign DirectLookupTable_1[7465] = 16'sb0010100111111110;\n  assign DirectLookupTable_1[7466] = 16'sb0010100111111111;\n  assign DirectLookupTable_1[7467] = 16'sb0010101000000001;\n  assign DirectLookupTable_1[7468] = 16'sb0010101000000010;\n  assign DirectLookupTable_1[7469] = 16'sb0010101000000011;\n  assign DirectLookupTable_1[7470] = 16'sb0010101000000100;\n  assign DirectLookupTable_1[7471] = 16'sb0010101000000101;\n  assign DirectLookupTable_1[7472] = 16'sb0010101000000111;\n  assign DirectLookupTable_1[7473] = 16'sb0010101000001000;\n  assign DirectLookupTable_1[7474] = 16'sb0010101000001001;\n  assign DirectLookupTable_1[7475] = 16'sb0010101000001010;\n  assign DirectLookupTable_1[7476] = 16'sb0010101000001011;\n  assign DirectLookupTable_1[7477] = 16'sb0010101000001100;\n  assign DirectLookupTable_1[7478] = 16'sb0010101000001110;\n  assign DirectLookupTable_1[7479] = 16'sb0010101000001111;\n  assign DirectLookupTable_1[7480] = 16'sb0010101000010000;\n  assign DirectLookupTable_1[7481] = 16'sb0010101000010001;\n  assign DirectLookupTable_1[7482] = 16'sb0010101000010010;\n  assign DirectLookupTable_1[7483] = 16'sb0010101000010100;\n  assign DirectLookupTable_1[7484] = 16'sb0010101000010101;\n  assign DirectLookupTable_1[7485] = 16'sb0010101000010110;\n  assign DirectLookupTable_1[7486] = 16'sb0010101000010111;\n  assign DirectLookupTable_1[7487] = 16'sb0010101000011000;\n  assign DirectLookupTable_1[7488] = 16'sb0010101000011010;\n  assign DirectLookupTable_1[7489] = 16'sb0010101000011011;\n  assign DirectLookupTable_1[7490] = 16'sb0010101000011100;\n  assign DirectLookupTable_1[7491] = 16'sb0010101000011101;\n  assign DirectLookupTable_1[7492] = 16'sb0010101000011110;\n  assign DirectLookupTable_1[7493] = 16'sb0010101000011111;\n  assign DirectLookupTable_1[7494] = 16'sb0010101000100001;\n  assign DirectLookupTable_1[7495] = 16'sb0010101000100010;\n  assign DirectLookupTable_1[7496] = 16'sb0010101000100011;\n  assign DirectLookupTable_1[7497] = 16'sb0010101000100100;\n  assign DirectLookupTable_1[7498] = 16'sb0010101000100101;\n  assign DirectLookupTable_1[7499] = 16'sb0010101000100111;\n  assign DirectLookupTable_1[7500] = 16'sb0010101000101000;\n  assign DirectLookupTable_1[7501] = 16'sb0010101000101001;\n  assign DirectLookupTable_1[7502] = 16'sb0010101000101010;\n  assign DirectLookupTable_1[7503] = 16'sb0010101000101011;\n  assign DirectLookupTable_1[7504] = 16'sb0010101000101100;\n  assign DirectLookupTable_1[7505] = 16'sb0010101000101110;\n  assign DirectLookupTable_1[7506] = 16'sb0010101000101111;\n  assign DirectLookupTable_1[7507] = 16'sb0010101000110000;\n  assign DirectLookupTable_1[7508] = 16'sb0010101000110001;\n  assign DirectLookupTable_1[7509] = 16'sb0010101000110010;\n  assign DirectLookupTable_1[7510] = 16'sb0010101000110100;\n  assign DirectLookupTable_1[7511] = 16'sb0010101000110101;\n  assign DirectLookupTable_1[7512] = 16'sb0010101000110110;\n  assign DirectLookupTable_1[7513] = 16'sb0010101000110111;\n  assign DirectLookupTable_1[7514] = 16'sb0010101000111000;\n  assign DirectLookupTable_1[7515] = 16'sb0010101000111001;\n  assign DirectLookupTable_1[7516] = 16'sb0010101000111011;\n  assign DirectLookupTable_1[7517] = 16'sb0010101000111100;\n  assign DirectLookupTable_1[7518] = 16'sb0010101000111101;\n  assign DirectLookupTable_1[7519] = 16'sb0010101000111110;\n  assign DirectLookupTable_1[7520] = 16'sb0010101000111111;\n  assign DirectLookupTable_1[7521] = 16'sb0010101001000000;\n  assign DirectLookupTable_1[7522] = 16'sb0010101001000010;\n  assign DirectLookupTable_1[7523] = 16'sb0010101001000011;\n  assign DirectLookupTable_1[7524] = 16'sb0010101001000100;\n  assign DirectLookupTable_1[7525] = 16'sb0010101001000101;\n  assign DirectLookupTable_1[7526] = 16'sb0010101001000110;\n  assign DirectLookupTable_1[7527] = 16'sb0010101001001000;\n  assign DirectLookupTable_1[7528] = 16'sb0010101001001001;\n  assign DirectLookupTable_1[7529] = 16'sb0010101001001010;\n  assign DirectLookupTable_1[7530] = 16'sb0010101001001011;\n  assign DirectLookupTable_1[7531] = 16'sb0010101001001100;\n  assign DirectLookupTable_1[7532] = 16'sb0010101001001101;\n  assign DirectLookupTable_1[7533] = 16'sb0010101001001111;\n  assign DirectLookupTable_1[7534] = 16'sb0010101001010000;\n  assign DirectLookupTable_1[7535] = 16'sb0010101001010001;\n  assign DirectLookupTable_1[7536] = 16'sb0010101001010010;\n  assign DirectLookupTable_1[7537] = 16'sb0010101001010011;\n  assign DirectLookupTable_1[7538] = 16'sb0010101001010101;\n  assign DirectLookupTable_1[7539] = 16'sb0010101001010110;\n  assign DirectLookupTable_1[7540] = 16'sb0010101001010111;\n  assign DirectLookupTable_1[7541] = 16'sb0010101001011000;\n  assign DirectLookupTable_1[7542] = 16'sb0010101001011001;\n  assign DirectLookupTable_1[7543] = 16'sb0010101001011010;\n  assign DirectLookupTable_1[7544] = 16'sb0010101001011100;\n  assign DirectLookupTable_1[7545] = 16'sb0010101001011101;\n  assign DirectLookupTable_1[7546] = 16'sb0010101001011110;\n  assign DirectLookupTable_1[7547] = 16'sb0010101001011111;\n  assign DirectLookupTable_1[7548] = 16'sb0010101001100000;\n  assign DirectLookupTable_1[7549] = 16'sb0010101001100001;\n  assign DirectLookupTable_1[7550] = 16'sb0010101001100011;\n  assign DirectLookupTable_1[7551] = 16'sb0010101001100100;\n  assign DirectLookupTable_1[7552] = 16'sb0010101001100101;\n  assign DirectLookupTable_1[7553] = 16'sb0010101001100110;\n  assign DirectLookupTable_1[7554] = 16'sb0010101001100111;\n  assign DirectLookupTable_1[7555] = 16'sb0010101001101001;\n  assign DirectLookupTable_1[7556] = 16'sb0010101001101010;\n  assign DirectLookupTable_1[7557] = 16'sb0010101001101011;\n  assign DirectLookupTable_1[7558] = 16'sb0010101001101100;\n  assign DirectLookupTable_1[7559] = 16'sb0010101001101101;\n  assign DirectLookupTable_1[7560] = 16'sb0010101001101110;\n  assign DirectLookupTable_1[7561] = 16'sb0010101001110000;\n  assign DirectLookupTable_1[7562] = 16'sb0010101001110001;\n  assign DirectLookupTable_1[7563] = 16'sb0010101001110010;\n  assign DirectLookupTable_1[7564] = 16'sb0010101001110011;\n  assign DirectLookupTable_1[7565] = 16'sb0010101001110100;\n  assign DirectLookupTable_1[7566] = 16'sb0010101001110101;\n  assign DirectLookupTable_1[7567] = 16'sb0010101001110111;\n  assign DirectLookupTable_1[7568] = 16'sb0010101001111000;\n  assign DirectLookupTable_1[7569] = 16'sb0010101001111001;\n  assign DirectLookupTable_1[7570] = 16'sb0010101001111010;\n  assign DirectLookupTable_1[7571] = 16'sb0010101001111011;\n  assign DirectLookupTable_1[7572] = 16'sb0010101001111101;\n  assign DirectLookupTable_1[7573] = 16'sb0010101001111110;\n  assign DirectLookupTable_1[7574] = 16'sb0010101001111111;\n  assign DirectLookupTable_1[7575] = 16'sb0010101010000000;\n  assign DirectLookupTable_1[7576] = 16'sb0010101010000001;\n  assign DirectLookupTable_1[7577] = 16'sb0010101010000010;\n  assign DirectLookupTable_1[7578] = 16'sb0010101010000100;\n  assign DirectLookupTable_1[7579] = 16'sb0010101010000101;\n  assign DirectLookupTable_1[7580] = 16'sb0010101010000110;\n  assign DirectLookupTable_1[7581] = 16'sb0010101010000111;\n  assign DirectLookupTable_1[7582] = 16'sb0010101010001000;\n  assign DirectLookupTable_1[7583] = 16'sb0010101010001001;\n  assign DirectLookupTable_1[7584] = 16'sb0010101010001011;\n  assign DirectLookupTable_1[7585] = 16'sb0010101010001100;\n  assign DirectLookupTable_1[7586] = 16'sb0010101010001101;\n  assign DirectLookupTable_1[7587] = 16'sb0010101010001110;\n  assign DirectLookupTable_1[7588] = 16'sb0010101010001111;\n  assign DirectLookupTable_1[7589] = 16'sb0010101010010000;\n  assign DirectLookupTable_1[7590] = 16'sb0010101010010010;\n  assign DirectLookupTable_1[7591] = 16'sb0010101010010011;\n  assign DirectLookupTable_1[7592] = 16'sb0010101010010100;\n  assign DirectLookupTable_1[7593] = 16'sb0010101010010101;\n  assign DirectLookupTable_1[7594] = 16'sb0010101010010110;\n  assign DirectLookupTable_1[7595] = 16'sb0010101010011000;\n  assign DirectLookupTable_1[7596] = 16'sb0010101010011001;\n  assign DirectLookupTable_1[7597] = 16'sb0010101010011010;\n  assign DirectLookupTable_1[7598] = 16'sb0010101010011011;\n  assign DirectLookupTable_1[7599] = 16'sb0010101010011100;\n  assign DirectLookupTable_1[7600] = 16'sb0010101010011101;\n  assign DirectLookupTable_1[7601] = 16'sb0010101010011111;\n  assign DirectLookupTable_1[7602] = 16'sb0010101010100000;\n  assign DirectLookupTable_1[7603] = 16'sb0010101010100001;\n  assign DirectLookupTable_1[7604] = 16'sb0010101010100010;\n  assign DirectLookupTable_1[7605] = 16'sb0010101010100011;\n  assign DirectLookupTable_1[7606] = 16'sb0010101010100100;\n  assign DirectLookupTable_1[7607] = 16'sb0010101010100110;\n  assign DirectLookupTable_1[7608] = 16'sb0010101010100111;\n  assign DirectLookupTable_1[7609] = 16'sb0010101010101000;\n  assign DirectLookupTable_1[7610] = 16'sb0010101010101001;\n  assign DirectLookupTable_1[7611] = 16'sb0010101010101010;\n  assign DirectLookupTable_1[7612] = 16'sb0010101010101011;\n  assign DirectLookupTable_1[7613] = 16'sb0010101010101101;\n  assign DirectLookupTable_1[7614] = 16'sb0010101010101110;\n  assign DirectLookupTable_1[7615] = 16'sb0010101010101111;\n  assign DirectLookupTable_1[7616] = 16'sb0010101010110000;\n  assign DirectLookupTable_1[7617] = 16'sb0010101010110001;\n  assign DirectLookupTable_1[7618] = 16'sb0010101010110010;\n  assign DirectLookupTable_1[7619] = 16'sb0010101010110100;\n  assign DirectLookupTable_1[7620] = 16'sb0010101010110101;\n  assign DirectLookupTable_1[7621] = 16'sb0010101010110110;\n  assign DirectLookupTable_1[7622] = 16'sb0010101010110111;\n  assign DirectLookupTable_1[7623] = 16'sb0010101010111000;\n  assign DirectLookupTable_1[7624] = 16'sb0010101010111001;\n  assign DirectLookupTable_1[7625] = 16'sb0010101010111011;\n  assign DirectLookupTable_1[7626] = 16'sb0010101010111100;\n  assign DirectLookupTable_1[7627] = 16'sb0010101010111101;\n  assign DirectLookupTable_1[7628] = 16'sb0010101010111110;\n  assign DirectLookupTable_1[7629] = 16'sb0010101010111111;\n  assign DirectLookupTable_1[7630] = 16'sb0010101011000001;\n  assign DirectLookupTable_1[7631] = 16'sb0010101011000010;\n  assign DirectLookupTable_1[7632] = 16'sb0010101011000011;\n  assign DirectLookupTable_1[7633] = 16'sb0010101011000100;\n  assign DirectLookupTable_1[7634] = 16'sb0010101011000101;\n  assign DirectLookupTable_1[7635] = 16'sb0010101011000110;\n  assign DirectLookupTable_1[7636] = 16'sb0010101011001000;\n  assign DirectLookupTable_1[7637] = 16'sb0010101011001001;\n  assign DirectLookupTable_1[7638] = 16'sb0010101011001010;\n  assign DirectLookupTable_1[7639] = 16'sb0010101011001011;\n  assign DirectLookupTable_1[7640] = 16'sb0010101011001100;\n  assign DirectLookupTable_1[7641] = 16'sb0010101011001101;\n  assign DirectLookupTable_1[7642] = 16'sb0010101011001111;\n  assign DirectLookupTable_1[7643] = 16'sb0010101011010000;\n  assign DirectLookupTable_1[7644] = 16'sb0010101011010001;\n  assign DirectLookupTable_1[7645] = 16'sb0010101011010010;\n  assign DirectLookupTable_1[7646] = 16'sb0010101011010011;\n  assign DirectLookupTable_1[7647] = 16'sb0010101011010100;\n  assign DirectLookupTable_1[7648] = 16'sb0010101011010110;\n  assign DirectLookupTable_1[7649] = 16'sb0010101011010111;\n  assign DirectLookupTable_1[7650] = 16'sb0010101011011000;\n  assign DirectLookupTable_1[7651] = 16'sb0010101011011001;\n  assign DirectLookupTable_1[7652] = 16'sb0010101011011010;\n  assign DirectLookupTable_1[7653] = 16'sb0010101011011011;\n  assign DirectLookupTable_1[7654] = 16'sb0010101011011101;\n  assign DirectLookupTable_1[7655] = 16'sb0010101011011110;\n  assign DirectLookupTable_1[7656] = 16'sb0010101011011111;\n  assign DirectLookupTable_1[7657] = 16'sb0010101011100000;\n  assign DirectLookupTable_1[7658] = 16'sb0010101011100001;\n  assign DirectLookupTable_1[7659] = 16'sb0010101011100010;\n  assign DirectLookupTable_1[7660] = 16'sb0010101011100100;\n  assign DirectLookupTable_1[7661] = 16'sb0010101011100101;\n  assign DirectLookupTable_1[7662] = 16'sb0010101011100110;\n  assign DirectLookupTable_1[7663] = 16'sb0010101011100111;\n  assign DirectLookupTable_1[7664] = 16'sb0010101011101000;\n  assign DirectLookupTable_1[7665] = 16'sb0010101011101001;\n  assign DirectLookupTable_1[7666] = 16'sb0010101011101011;\n  assign DirectLookupTable_1[7667] = 16'sb0010101011101100;\n  assign DirectLookupTable_1[7668] = 16'sb0010101011101101;\n  assign DirectLookupTable_1[7669] = 16'sb0010101011101110;\n  assign DirectLookupTable_1[7670] = 16'sb0010101011101111;\n  assign DirectLookupTable_1[7671] = 16'sb0010101011110000;\n  assign DirectLookupTable_1[7672] = 16'sb0010101011110010;\n  assign DirectLookupTable_1[7673] = 16'sb0010101011110011;\n  assign DirectLookupTable_1[7674] = 16'sb0010101011110100;\n  assign DirectLookupTable_1[7675] = 16'sb0010101011110101;\n  assign DirectLookupTable_1[7676] = 16'sb0010101011110110;\n  assign DirectLookupTable_1[7677] = 16'sb0010101011110111;\n  assign DirectLookupTable_1[7678] = 16'sb0010101011111000;\n  assign DirectLookupTable_1[7679] = 16'sb0010101011111010;\n  assign DirectLookupTable_1[7680] = 16'sb0010101011111011;\n  assign DirectLookupTable_1[7681] = 16'sb0010101011111100;\n  assign DirectLookupTable_1[7682] = 16'sb0010101011111101;\n  assign DirectLookupTable_1[7683] = 16'sb0010101011111110;\n  assign DirectLookupTable_1[7684] = 16'sb0010101011111111;\n  assign DirectLookupTable_1[7685] = 16'sb0010101100000001;\n  assign DirectLookupTable_1[7686] = 16'sb0010101100000010;\n  assign DirectLookupTable_1[7687] = 16'sb0010101100000011;\n  assign DirectLookupTable_1[7688] = 16'sb0010101100000100;\n  assign DirectLookupTable_1[7689] = 16'sb0010101100000101;\n  assign DirectLookupTable_1[7690] = 16'sb0010101100000110;\n  assign DirectLookupTable_1[7691] = 16'sb0010101100001000;\n  assign DirectLookupTable_1[7692] = 16'sb0010101100001001;\n  assign DirectLookupTable_1[7693] = 16'sb0010101100001010;\n  assign DirectLookupTable_1[7694] = 16'sb0010101100001011;\n  assign DirectLookupTable_1[7695] = 16'sb0010101100001100;\n  assign DirectLookupTable_1[7696] = 16'sb0010101100001101;\n  assign DirectLookupTable_1[7697] = 16'sb0010101100001111;\n  assign DirectLookupTable_1[7698] = 16'sb0010101100010000;\n  assign DirectLookupTable_1[7699] = 16'sb0010101100010001;\n  assign DirectLookupTable_1[7700] = 16'sb0010101100010010;\n  assign DirectLookupTable_1[7701] = 16'sb0010101100010011;\n  assign DirectLookupTable_1[7702] = 16'sb0010101100010100;\n  assign DirectLookupTable_1[7703] = 16'sb0010101100010110;\n  assign DirectLookupTable_1[7704] = 16'sb0010101100010111;\n  assign DirectLookupTable_1[7705] = 16'sb0010101100011000;\n  assign DirectLookupTable_1[7706] = 16'sb0010101100011001;\n  assign DirectLookupTable_1[7707] = 16'sb0010101100011010;\n  assign DirectLookupTable_1[7708] = 16'sb0010101100011011;\n  assign DirectLookupTable_1[7709] = 16'sb0010101100011101;\n  assign DirectLookupTable_1[7710] = 16'sb0010101100011110;\n  assign DirectLookupTable_1[7711] = 16'sb0010101100011111;\n  assign DirectLookupTable_1[7712] = 16'sb0010101100100000;\n  assign DirectLookupTable_1[7713] = 16'sb0010101100100001;\n  assign DirectLookupTable_1[7714] = 16'sb0010101100100010;\n  assign DirectLookupTable_1[7715] = 16'sb0010101100100011;\n  assign DirectLookupTable_1[7716] = 16'sb0010101100100101;\n  assign DirectLookupTable_1[7717] = 16'sb0010101100100110;\n  assign DirectLookupTable_1[7718] = 16'sb0010101100100111;\n  assign DirectLookupTable_1[7719] = 16'sb0010101100101000;\n  assign DirectLookupTable_1[7720] = 16'sb0010101100101001;\n  assign DirectLookupTable_1[7721] = 16'sb0010101100101010;\n  assign DirectLookupTable_1[7722] = 16'sb0010101100101100;\n  assign DirectLookupTable_1[7723] = 16'sb0010101100101101;\n  assign DirectLookupTable_1[7724] = 16'sb0010101100101110;\n  assign DirectLookupTable_1[7725] = 16'sb0010101100101111;\n  assign DirectLookupTable_1[7726] = 16'sb0010101100110000;\n  assign DirectLookupTable_1[7727] = 16'sb0010101100110001;\n  assign DirectLookupTable_1[7728] = 16'sb0010101100110011;\n  assign DirectLookupTable_1[7729] = 16'sb0010101100110100;\n  assign DirectLookupTable_1[7730] = 16'sb0010101100110101;\n  assign DirectLookupTable_1[7731] = 16'sb0010101100110110;\n  assign DirectLookupTable_1[7732] = 16'sb0010101100110111;\n  assign DirectLookupTable_1[7733] = 16'sb0010101100111000;\n  assign DirectLookupTable_1[7734] = 16'sb0010101100111010;\n  assign DirectLookupTable_1[7735] = 16'sb0010101100111011;\n  assign DirectLookupTable_1[7736] = 16'sb0010101100111100;\n  assign DirectLookupTable_1[7737] = 16'sb0010101100111101;\n  assign DirectLookupTable_1[7738] = 16'sb0010101100111110;\n  assign DirectLookupTable_1[7739] = 16'sb0010101100111111;\n  assign DirectLookupTable_1[7740] = 16'sb0010101101000000;\n  assign DirectLookupTable_1[7741] = 16'sb0010101101000010;\n  assign DirectLookupTable_1[7742] = 16'sb0010101101000011;\n  assign DirectLookupTable_1[7743] = 16'sb0010101101000100;\n  assign DirectLookupTable_1[7744] = 16'sb0010101101000101;\n  assign DirectLookupTable_1[7745] = 16'sb0010101101000110;\n  assign DirectLookupTable_1[7746] = 16'sb0010101101000111;\n  assign DirectLookupTable_1[7747] = 16'sb0010101101001001;\n  assign DirectLookupTable_1[7748] = 16'sb0010101101001010;\n  assign DirectLookupTable_1[7749] = 16'sb0010101101001011;\n  assign DirectLookupTable_1[7750] = 16'sb0010101101001100;\n  assign DirectLookupTable_1[7751] = 16'sb0010101101001101;\n  assign DirectLookupTable_1[7752] = 16'sb0010101101001110;\n  assign DirectLookupTable_1[7753] = 16'sb0010101101010000;\n  assign DirectLookupTable_1[7754] = 16'sb0010101101010001;\n  assign DirectLookupTable_1[7755] = 16'sb0010101101010010;\n  assign DirectLookupTable_1[7756] = 16'sb0010101101010011;\n  assign DirectLookupTable_1[7757] = 16'sb0010101101010100;\n  assign DirectLookupTable_1[7758] = 16'sb0010101101010101;\n  assign DirectLookupTable_1[7759] = 16'sb0010101101010110;\n  assign DirectLookupTable_1[7760] = 16'sb0010101101011000;\n  assign DirectLookupTable_1[7761] = 16'sb0010101101011001;\n  assign DirectLookupTable_1[7762] = 16'sb0010101101011010;\n  assign DirectLookupTable_1[7763] = 16'sb0010101101011011;\n  assign DirectLookupTable_1[7764] = 16'sb0010101101011100;\n  assign DirectLookupTable_1[7765] = 16'sb0010101101011101;\n  assign DirectLookupTable_1[7766] = 16'sb0010101101011111;\n  assign DirectLookupTable_1[7767] = 16'sb0010101101100000;\n  assign DirectLookupTable_1[7768] = 16'sb0010101101100001;\n  assign DirectLookupTable_1[7769] = 16'sb0010101101100010;\n  assign DirectLookupTable_1[7770] = 16'sb0010101101100011;\n  assign DirectLookupTable_1[7771] = 16'sb0010101101100100;\n  assign DirectLookupTable_1[7772] = 16'sb0010101101100101;\n  assign DirectLookupTable_1[7773] = 16'sb0010101101100111;\n  assign DirectLookupTable_1[7774] = 16'sb0010101101101000;\n  assign DirectLookupTable_1[7775] = 16'sb0010101101101001;\n  assign DirectLookupTable_1[7776] = 16'sb0010101101101010;\n  assign DirectLookupTable_1[7777] = 16'sb0010101101101011;\n  assign DirectLookupTable_1[7778] = 16'sb0010101101101100;\n  assign DirectLookupTable_1[7779] = 16'sb0010101101101110;\n  assign DirectLookupTable_1[7780] = 16'sb0010101101101111;\n  assign DirectLookupTable_1[7781] = 16'sb0010101101110000;\n  assign DirectLookupTable_1[7782] = 16'sb0010101101110001;\n  assign DirectLookupTable_1[7783] = 16'sb0010101101110010;\n  assign DirectLookupTable_1[7784] = 16'sb0010101101110011;\n  assign DirectLookupTable_1[7785] = 16'sb0010101101110100;\n  assign DirectLookupTable_1[7786] = 16'sb0010101101110110;\n  assign DirectLookupTable_1[7787] = 16'sb0010101101110111;\n  assign DirectLookupTable_1[7788] = 16'sb0010101101111000;\n  assign DirectLookupTable_1[7789] = 16'sb0010101101111001;\n  assign DirectLookupTable_1[7790] = 16'sb0010101101111010;\n  assign DirectLookupTable_1[7791] = 16'sb0010101101111011;\n  assign DirectLookupTable_1[7792] = 16'sb0010101101111101;\n  assign DirectLookupTable_1[7793] = 16'sb0010101101111110;\n  assign DirectLookupTable_1[7794] = 16'sb0010101101111111;\n  assign DirectLookupTable_1[7795] = 16'sb0010101110000000;\n  assign DirectLookupTable_1[7796] = 16'sb0010101110000001;\n  assign DirectLookupTable_1[7797] = 16'sb0010101110000010;\n  assign DirectLookupTable_1[7798] = 16'sb0010101110000011;\n  assign DirectLookupTable_1[7799] = 16'sb0010101110000101;\n  assign DirectLookupTable_1[7800] = 16'sb0010101110000110;\n  assign DirectLookupTable_1[7801] = 16'sb0010101110000111;\n  assign DirectLookupTable_1[7802] = 16'sb0010101110001000;\n  assign DirectLookupTable_1[7803] = 16'sb0010101110001001;\n  assign DirectLookupTable_1[7804] = 16'sb0010101110001010;\n  assign DirectLookupTable_1[7805] = 16'sb0010101110001100;\n  assign DirectLookupTable_1[7806] = 16'sb0010101110001101;\n  assign DirectLookupTable_1[7807] = 16'sb0010101110001110;\n  assign DirectLookupTable_1[7808] = 16'sb0010101110001111;\n  assign DirectLookupTable_1[7809] = 16'sb0010101110010000;\n  assign DirectLookupTable_1[7810] = 16'sb0010101110010001;\n  assign DirectLookupTable_1[7811] = 16'sb0010101110010010;\n  assign DirectLookupTable_1[7812] = 16'sb0010101110010100;\n  assign DirectLookupTable_1[7813] = 16'sb0010101110010101;\n  assign DirectLookupTable_1[7814] = 16'sb0010101110010110;\n  assign DirectLookupTable_1[7815] = 16'sb0010101110010111;\n  assign DirectLookupTable_1[7816] = 16'sb0010101110011000;\n  assign DirectLookupTable_1[7817] = 16'sb0010101110011001;\n  assign DirectLookupTable_1[7818] = 16'sb0010101110011010;\n  assign DirectLookupTable_1[7819] = 16'sb0010101110011100;\n  assign DirectLookupTable_1[7820] = 16'sb0010101110011101;\n  assign DirectLookupTable_1[7821] = 16'sb0010101110011110;\n  assign DirectLookupTable_1[7822] = 16'sb0010101110011111;\n  assign DirectLookupTable_1[7823] = 16'sb0010101110100000;\n  assign DirectLookupTable_1[7824] = 16'sb0010101110100001;\n  assign DirectLookupTable_1[7825] = 16'sb0010101110100011;\n  assign DirectLookupTable_1[7826] = 16'sb0010101110100100;\n  assign DirectLookupTable_1[7827] = 16'sb0010101110100101;\n  assign DirectLookupTable_1[7828] = 16'sb0010101110100110;\n  assign DirectLookupTable_1[7829] = 16'sb0010101110100111;\n  assign DirectLookupTable_1[7830] = 16'sb0010101110101000;\n  assign DirectLookupTable_1[7831] = 16'sb0010101110101001;\n  assign DirectLookupTable_1[7832] = 16'sb0010101110101011;\n  assign DirectLookupTable_1[7833] = 16'sb0010101110101100;\n  assign DirectLookupTable_1[7834] = 16'sb0010101110101101;\n  assign DirectLookupTable_1[7835] = 16'sb0010101110101110;\n  assign DirectLookupTable_1[7836] = 16'sb0010101110101111;\n  assign DirectLookupTable_1[7837] = 16'sb0010101110110000;\n  assign DirectLookupTable_1[7838] = 16'sb0010101110110001;\n  assign DirectLookupTable_1[7839] = 16'sb0010101110110011;\n  assign DirectLookupTable_1[7840] = 16'sb0010101110110100;\n  assign DirectLookupTable_1[7841] = 16'sb0010101110110101;\n  assign DirectLookupTable_1[7842] = 16'sb0010101110110110;\n  assign DirectLookupTable_1[7843] = 16'sb0010101110110111;\n  assign DirectLookupTable_1[7844] = 16'sb0010101110111000;\n  assign DirectLookupTable_1[7845] = 16'sb0010101110111001;\n  assign DirectLookupTable_1[7846] = 16'sb0010101110111011;\n  assign DirectLookupTable_1[7847] = 16'sb0010101110111100;\n  assign DirectLookupTable_1[7848] = 16'sb0010101110111101;\n  assign DirectLookupTable_1[7849] = 16'sb0010101110111110;\n  assign DirectLookupTable_1[7850] = 16'sb0010101110111111;\n  assign DirectLookupTable_1[7851] = 16'sb0010101111000000;\n  assign DirectLookupTable_1[7852] = 16'sb0010101111000010;\n  assign DirectLookupTable_1[7853] = 16'sb0010101111000011;\n  assign DirectLookupTable_1[7854] = 16'sb0010101111000100;\n  assign DirectLookupTable_1[7855] = 16'sb0010101111000101;\n  assign DirectLookupTable_1[7856] = 16'sb0010101111000110;\n  assign DirectLookupTable_1[7857] = 16'sb0010101111000111;\n  assign DirectLookupTable_1[7858] = 16'sb0010101111001000;\n  assign DirectLookupTable_1[7859] = 16'sb0010101111001010;\n  assign DirectLookupTable_1[7860] = 16'sb0010101111001011;\n  assign DirectLookupTable_1[7861] = 16'sb0010101111001100;\n  assign DirectLookupTable_1[7862] = 16'sb0010101111001101;\n  assign DirectLookupTable_1[7863] = 16'sb0010101111001110;\n  assign DirectLookupTable_1[7864] = 16'sb0010101111001111;\n  assign DirectLookupTable_1[7865] = 16'sb0010101111010000;\n  assign DirectLookupTable_1[7866] = 16'sb0010101111010010;\n  assign DirectLookupTable_1[7867] = 16'sb0010101111010011;\n  assign DirectLookupTable_1[7868] = 16'sb0010101111010100;\n  assign DirectLookupTable_1[7869] = 16'sb0010101111010101;\n  assign DirectLookupTable_1[7870] = 16'sb0010101111010110;\n  assign DirectLookupTable_1[7871] = 16'sb0010101111010111;\n  assign DirectLookupTable_1[7872] = 16'sb0010101111011000;\n  assign DirectLookupTable_1[7873] = 16'sb0010101111011010;\n  assign DirectLookupTable_1[7874] = 16'sb0010101111011011;\n  assign DirectLookupTable_1[7875] = 16'sb0010101111011100;\n  assign DirectLookupTable_1[7876] = 16'sb0010101111011101;\n  assign DirectLookupTable_1[7877] = 16'sb0010101111011110;\n  assign DirectLookupTable_1[7878] = 16'sb0010101111011111;\n  assign DirectLookupTable_1[7879] = 16'sb0010101111100000;\n  assign DirectLookupTable_1[7880] = 16'sb0010101111100010;\n  assign DirectLookupTable_1[7881] = 16'sb0010101111100011;\n  assign DirectLookupTable_1[7882] = 16'sb0010101111100100;\n  assign DirectLookupTable_1[7883] = 16'sb0010101111100101;\n  assign DirectLookupTable_1[7884] = 16'sb0010101111100110;\n  assign DirectLookupTable_1[7885] = 16'sb0010101111100111;\n  assign DirectLookupTable_1[7886] = 16'sb0010101111101000;\n  assign DirectLookupTable_1[7887] = 16'sb0010101111101010;\n  assign DirectLookupTable_1[7888] = 16'sb0010101111101011;\n  assign DirectLookupTable_1[7889] = 16'sb0010101111101100;\n  assign DirectLookupTable_1[7890] = 16'sb0010101111101101;\n  assign DirectLookupTable_1[7891] = 16'sb0010101111101110;\n  assign DirectLookupTable_1[7892] = 16'sb0010101111101111;\n  assign DirectLookupTable_1[7893] = 16'sb0010101111110000;\n  assign DirectLookupTable_1[7894] = 16'sb0010101111110010;\n  assign DirectLookupTable_1[7895] = 16'sb0010101111110011;\n  assign DirectLookupTable_1[7896] = 16'sb0010101111110100;\n  assign DirectLookupTable_1[7897] = 16'sb0010101111110101;\n  assign DirectLookupTable_1[7898] = 16'sb0010101111110110;\n  assign DirectLookupTable_1[7899] = 16'sb0010101111110111;\n  assign DirectLookupTable_1[7900] = 16'sb0010101111111000;\n  assign DirectLookupTable_1[7901] = 16'sb0010101111111010;\n  assign DirectLookupTable_1[7902] = 16'sb0010101111111011;\n  assign DirectLookupTable_1[7903] = 16'sb0010101111111100;\n  assign DirectLookupTable_1[7904] = 16'sb0010101111111101;\n  assign DirectLookupTable_1[7905] = 16'sb0010101111111110;\n  assign DirectLookupTable_1[7906] = 16'sb0010101111111111;\n  assign DirectLookupTable_1[7907] = 16'sb0010110000000000;\n  assign DirectLookupTable_1[7908] = 16'sb0010110000000010;\n  assign DirectLookupTable_1[7909] = 16'sb0010110000000011;\n  assign DirectLookupTable_1[7910] = 16'sb0010110000000100;\n  assign DirectLookupTable_1[7911] = 16'sb0010110000000101;\n  assign DirectLookupTable_1[7912] = 16'sb0010110000000110;\n  assign DirectLookupTable_1[7913] = 16'sb0010110000000111;\n  assign DirectLookupTable_1[7914] = 16'sb0010110000001000;\n  assign DirectLookupTable_1[7915] = 16'sb0010110000001010;\n  assign DirectLookupTable_1[7916] = 16'sb0010110000001011;\n  assign DirectLookupTable_1[7917] = 16'sb0010110000001100;\n  assign DirectLookupTable_1[7918] = 16'sb0010110000001101;\n  assign DirectLookupTable_1[7919] = 16'sb0010110000001110;\n  assign DirectLookupTable_1[7920] = 16'sb0010110000001111;\n  assign DirectLookupTable_1[7921] = 16'sb0010110000010000;\n  assign DirectLookupTable_1[7922] = 16'sb0010110000010001;\n  assign DirectLookupTable_1[7923] = 16'sb0010110000010011;\n  assign DirectLookupTable_1[7924] = 16'sb0010110000010100;\n  assign DirectLookupTable_1[7925] = 16'sb0010110000010101;\n  assign DirectLookupTable_1[7926] = 16'sb0010110000010110;\n  assign DirectLookupTable_1[7927] = 16'sb0010110000010111;\n  assign DirectLookupTable_1[7928] = 16'sb0010110000011000;\n  assign DirectLookupTable_1[7929] = 16'sb0010110000011001;\n  assign DirectLookupTable_1[7930] = 16'sb0010110000011011;\n  assign DirectLookupTable_1[7931] = 16'sb0010110000011100;\n  assign DirectLookupTable_1[7932] = 16'sb0010110000011101;\n  assign DirectLookupTable_1[7933] = 16'sb0010110000011110;\n  assign DirectLookupTable_1[7934] = 16'sb0010110000011111;\n  assign DirectLookupTable_1[7935] = 16'sb0010110000100000;\n  assign DirectLookupTable_1[7936] = 16'sb0010110000100001;\n  assign DirectLookupTable_1[7937] = 16'sb0010110000100011;\n  assign DirectLookupTable_1[7938] = 16'sb0010110000100100;\n  assign DirectLookupTable_1[7939] = 16'sb0010110000100101;\n  assign DirectLookupTable_1[7940] = 16'sb0010110000100110;\n  assign DirectLookupTable_1[7941] = 16'sb0010110000100111;\n  assign DirectLookupTable_1[7942] = 16'sb0010110000101000;\n  assign DirectLookupTable_1[7943] = 16'sb0010110000101001;\n  assign DirectLookupTable_1[7944] = 16'sb0010110000101011;\n  assign DirectLookupTable_1[7945] = 16'sb0010110000101100;\n  assign DirectLookupTable_1[7946] = 16'sb0010110000101101;\n  assign DirectLookupTable_1[7947] = 16'sb0010110000101110;\n  assign DirectLookupTable_1[7948] = 16'sb0010110000101111;\n  assign DirectLookupTable_1[7949] = 16'sb0010110000110000;\n  assign DirectLookupTable_1[7950] = 16'sb0010110000110001;\n  assign DirectLookupTable_1[7951] = 16'sb0010110000110010;\n  assign DirectLookupTable_1[7952] = 16'sb0010110000110100;\n  assign DirectLookupTable_1[7953] = 16'sb0010110000110101;\n  assign DirectLookupTable_1[7954] = 16'sb0010110000110110;\n  assign DirectLookupTable_1[7955] = 16'sb0010110000110111;\n  assign DirectLookupTable_1[7956] = 16'sb0010110000111000;\n  assign DirectLookupTable_1[7957] = 16'sb0010110000111001;\n  assign DirectLookupTable_1[7958] = 16'sb0010110000111010;\n  assign DirectLookupTable_1[7959] = 16'sb0010110000111100;\n  assign DirectLookupTable_1[7960] = 16'sb0010110000111101;\n  assign DirectLookupTable_1[7961] = 16'sb0010110000111110;\n  assign DirectLookupTable_1[7962] = 16'sb0010110000111111;\n  assign DirectLookupTable_1[7963] = 16'sb0010110001000000;\n  assign DirectLookupTable_1[7964] = 16'sb0010110001000001;\n  assign DirectLookupTable_1[7965] = 16'sb0010110001000010;\n  assign DirectLookupTable_1[7966] = 16'sb0010110001000100;\n  assign DirectLookupTable_1[7967] = 16'sb0010110001000101;\n  assign DirectLookupTable_1[7968] = 16'sb0010110001000110;\n  assign DirectLookupTable_1[7969] = 16'sb0010110001000111;\n  assign DirectLookupTable_1[7970] = 16'sb0010110001001000;\n  assign DirectLookupTable_1[7971] = 16'sb0010110001001001;\n  assign DirectLookupTable_1[7972] = 16'sb0010110001001010;\n  assign DirectLookupTable_1[7973] = 16'sb0010110001001011;\n  assign DirectLookupTable_1[7974] = 16'sb0010110001001101;\n  assign DirectLookupTable_1[7975] = 16'sb0010110001001110;\n  assign DirectLookupTable_1[7976] = 16'sb0010110001001111;\n  assign DirectLookupTable_1[7977] = 16'sb0010110001010000;\n  assign DirectLookupTable_1[7978] = 16'sb0010110001010001;\n  assign DirectLookupTable_1[7979] = 16'sb0010110001010010;\n  assign DirectLookupTable_1[7980] = 16'sb0010110001010011;\n  assign DirectLookupTable_1[7981] = 16'sb0010110001010101;\n  assign DirectLookupTable_1[7982] = 16'sb0010110001010110;\n  assign DirectLookupTable_1[7983] = 16'sb0010110001010111;\n  assign DirectLookupTable_1[7984] = 16'sb0010110001011000;\n  assign DirectLookupTable_1[7985] = 16'sb0010110001011001;\n  assign DirectLookupTable_1[7986] = 16'sb0010110001011010;\n  assign DirectLookupTable_1[7987] = 16'sb0010110001011011;\n  assign DirectLookupTable_1[7988] = 16'sb0010110001011100;\n  assign DirectLookupTable_1[7989] = 16'sb0010110001011110;\n  assign DirectLookupTable_1[7990] = 16'sb0010110001011111;\n  assign DirectLookupTable_1[7991] = 16'sb0010110001100000;\n  assign DirectLookupTable_1[7992] = 16'sb0010110001100001;\n  assign DirectLookupTable_1[7993] = 16'sb0010110001100010;\n  assign DirectLookupTable_1[7994] = 16'sb0010110001100011;\n  assign DirectLookupTable_1[7995] = 16'sb0010110001100100;\n  assign DirectLookupTable_1[7996] = 16'sb0010110001100110;\n  assign DirectLookupTable_1[7997] = 16'sb0010110001100111;\n  assign DirectLookupTable_1[7998] = 16'sb0010110001101000;\n  assign DirectLookupTable_1[7999] = 16'sb0010110001101001;\n  assign DirectLookupTable_1[8000] = 16'sb0010110001101010;\n  assign DirectLookupTable_1[8001] = 16'sb0010110001101011;\n  assign DirectLookupTable_1[8002] = 16'sb0010110001101100;\n  assign DirectLookupTable_1[8003] = 16'sb0010110001101101;\n  assign DirectLookupTable_1[8004] = 16'sb0010110001101111;\n  assign DirectLookupTable_1[8005] = 16'sb0010110001110000;\n  assign DirectLookupTable_1[8006] = 16'sb0010110001110001;\n  assign DirectLookupTable_1[8007] = 16'sb0010110001110010;\n  assign DirectLookupTable_1[8008] = 16'sb0010110001110011;\n  assign DirectLookupTable_1[8009] = 16'sb0010110001110100;\n  assign DirectLookupTable_1[8010] = 16'sb0010110001110101;\n  assign DirectLookupTable_1[8011] = 16'sb0010110001110110;\n  assign DirectLookupTable_1[8012] = 16'sb0010110001111000;\n  assign DirectLookupTable_1[8013] = 16'sb0010110001111001;\n  assign DirectLookupTable_1[8014] = 16'sb0010110001111010;\n  assign DirectLookupTable_1[8015] = 16'sb0010110001111011;\n  assign DirectLookupTable_1[8016] = 16'sb0010110001111100;\n  assign DirectLookupTable_1[8017] = 16'sb0010110001111101;\n  assign DirectLookupTable_1[8018] = 16'sb0010110001111110;\n  assign DirectLookupTable_1[8019] = 16'sb0010110001111111;\n  assign DirectLookupTable_1[8020] = 16'sb0010110010000001;\n  assign DirectLookupTable_1[8021] = 16'sb0010110010000010;\n  assign DirectLookupTable_1[8022] = 16'sb0010110010000011;\n  assign DirectLookupTable_1[8023] = 16'sb0010110010000100;\n  assign DirectLookupTable_1[8024] = 16'sb0010110010000101;\n  assign DirectLookupTable_1[8025] = 16'sb0010110010000110;\n  assign DirectLookupTable_1[8026] = 16'sb0010110010000111;\n  assign DirectLookupTable_1[8027] = 16'sb0010110010001001;\n  assign DirectLookupTable_1[8028] = 16'sb0010110010001010;\n  assign DirectLookupTable_1[8029] = 16'sb0010110010001011;\n  assign DirectLookupTable_1[8030] = 16'sb0010110010001100;\n  assign DirectLookupTable_1[8031] = 16'sb0010110010001101;\n  assign DirectLookupTable_1[8032] = 16'sb0010110010001110;\n  assign DirectLookupTable_1[8033] = 16'sb0010110010001111;\n  assign DirectLookupTable_1[8034] = 16'sb0010110010010000;\n  assign DirectLookupTable_1[8035] = 16'sb0010110010010010;\n  assign DirectLookupTable_1[8036] = 16'sb0010110010010011;\n  assign DirectLookupTable_1[8037] = 16'sb0010110010010100;\n  assign DirectLookupTable_1[8038] = 16'sb0010110010010101;\n  assign DirectLookupTable_1[8039] = 16'sb0010110010010110;\n  assign DirectLookupTable_1[8040] = 16'sb0010110010010111;\n  assign DirectLookupTable_1[8041] = 16'sb0010110010011000;\n  assign DirectLookupTable_1[8042] = 16'sb0010110010011001;\n  assign DirectLookupTable_1[8043] = 16'sb0010110010011011;\n  assign DirectLookupTable_1[8044] = 16'sb0010110010011100;\n  assign DirectLookupTable_1[8045] = 16'sb0010110010011101;\n  assign DirectLookupTable_1[8046] = 16'sb0010110010011110;\n  assign DirectLookupTable_1[8047] = 16'sb0010110010011111;\n  assign DirectLookupTable_1[8048] = 16'sb0010110010100000;\n  assign DirectLookupTable_1[8049] = 16'sb0010110010100001;\n  assign DirectLookupTable_1[8050] = 16'sb0010110010100010;\n  assign DirectLookupTable_1[8051] = 16'sb0010110010100100;\n  assign DirectLookupTable_1[8052] = 16'sb0010110010100101;\n  assign DirectLookupTable_1[8053] = 16'sb0010110010100110;\n  assign DirectLookupTable_1[8054] = 16'sb0010110010100111;\n  assign DirectLookupTable_1[8055] = 16'sb0010110010101000;\n  assign DirectLookupTable_1[8056] = 16'sb0010110010101001;\n  assign DirectLookupTable_1[8057] = 16'sb0010110010101010;\n  assign DirectLookupTable_1[8058] = 16'sb0010110010101011;\n  assign DirectLookupTable_1[8059] = 16'sb0010110010101101;\n  assign DirectLookupTable_1[8060] = 16'sb0010110010101110;\n  assign DirectLookupTable_1[8061] = 16'sb0010110010101111;\n  assign DirectLookupTable_1[8062] = 16'sb0010110010110000;\n  assign DirectLookupTable_1[8063] = 16'sb0010110010110001;\n  assign DirectLookupTable_1[8064] = 16'sb0010110010110010;\n  assign DirectLookupTable_1[8065] = 16'sb0010110010110011;\n  assign DirectLookupTable_1[8066] = 16'sb0010110010110100;\n  assign DirectLookupTable_1[8067] = 16'sb0010110010110110;\n  assign DirectLookupTable_1[8068] = 16'sb0010110010110111;\n  assign DirectLookupTable_1[8069] = 16'sb0010110010111000;\n  assign DirectLookupTable_1[8070] = 16'sb0010110010111001;\n  assign DirectLookupTable_1[8071] = 16'sb0010110010111010;\n  assign DirectLookupTable_1[8072] = 16'sb0010110010111011;\n  assign DirectLookupTable_1[8073] = 16'sb0010110010111100;\n  assign DirectLookupTable_1[8074] = 16'sb0010110010111101;\n  assign DirectLookupTable_1[8075] = 16'sb0010110010111111;\n  assign DirectLookupTable_1[8076] = 16'sb0010110011000000;\n  assign DirectLookupTable_1[8077] = 16'sb0010110011000001;\n  assign DirectLookupTable_1[8078] = 16'sb0010110011000010;\n  assign DirectLookupTable_1[8079] = 16'sb0010110011000011;\n  assign DirectLookupTable_1[8080] = 16'sb0010110011000100;\n  assign DirectLookupTable_1[8081] = 16'sb0010110011000101;\n  assign DirectLookupTable_1[8082] = 16'sb0010110011000110;\n  assign DirectLookupTable_1[8083] = 16'sb0010110011001000;\n  assign DirectLookupTable_1[8084] = 16'sb0010110011001001;\n  assign DirectLookupTable_1[8085] = 16'sb0010110011001010;\n  assign DirectLookupTable_1[8086] = 16'sb0010110011001011;\n  assign DirectLookupTable_1[8087] = 16'sb0010110011001100;\n  assign DirectLookupTable_1[8088] = 16'sb0010110011001101;\n  assign DirectLookupTable_1[8089] = 16'sb0010110011001110;\n  assign DirectLookupTable_1[8090] = 16'sb0010110011001111;\n  assign DirectLookupTable_1[8091] = 16'sb0010110011010001;\n  assign DirectLookupTable_1[8092] = 16'sb0010110011010010;\n  assign DirectLookupTable_1[8093] = 16'sb0010110011010011;\n  assign DirectLookupTable_1[8094] = 16'sb0010110011010100;\n  assign DirectLookupTable_1[8095] = 16'sb0010110011010101;\n  assign DirectLookupTable_1[8096] = 16'sb0010110011010110;\n  assign DirectLookupTable_1[8097] = 16'sb0010110011010111;\n  assign DirectLookupTable_1[8098] = 16'sb0010110011011000;\n  assign DirectLookupTable_1[8099] = 16'sb0010110011011001;\n  assign DirectLookupTable_1[8100] = 16'sb0010110011011011;\n  assign DirectLookupTable_1[8101] = 16'sb0010110011011100;\n  assign DirectLookupTable_1[8102] = 16'sb0010110011011101;\n  assign DirectLookupTable_1[8103] = 16'sb0010110011011110;\n  assign DirectLookupTable_1[8104] = 16'sb0010110011011111;\n  assign DirectLookupTable_1[8105] = 16'sb0010110011100000;\n  assign DirectLookupTable_1[8106] = 16'sb0010110011100001;\n  assign DirectLookupTable_1[8107] = 16'sb0010110011100010;\n  assign DirectLookupTable_1[8108] = 16'sb0010110011100100;\n  assign DirectLookupTable_1[8109] = 16'sb0010110011100101;\n  assign DirectLookupTable_1[8110] = 16'sb0010110011100110;\n  assign DirectLookupTable_1[8111] = 16'sb0010110011100111;\n  assign DirectLookupTable_1[8112] = 16'sb0010110011101000;\n  assign DirectLookupTable_1[8113] = 16'sb0010110011101001;\n  assign DirectLookupTable_1[8114] = 16'sb0010110011101010;\n  assign DirectLookupTable_1[8115] = 16'sb0010110011101011;\n  assign DirectLookupTable_1[8116] = 16'sb0010110011101101;\n  assign DirectLookupTable_1[8117] = 16'sb0010110011101110;\n  assign DirectLookupTable_1[8118] = 16'sb0010110011101111;\n  assign DirectLookupTable_1[8119] = 16'sb0010110011110000;\n  assign DirectLookupTable_1[8120] = 16'sb0010110011110001;\n  assign DirectLookupTable_1[8121] = 16'sb0010110011110010;\n  assign DirectLookupTable_1[8122] = 16'sb0010110011110011;\n  assign DirectLookupTable_1[8123] = 16'sb0010110011110100;\n  assign DirectLookupTable_1[8124] = 16'sb0010110011110101;\n  assign DirectLookupTable_1[8125] = 16'sb0010110011110111;\n  assign DirectLookupTable_1[8126] = 16'sb0010110011111000;\n  assign DirectLookupTable_1[8127] = 16'sb0010110011111001;\n  assign DirectLookupTable_1[8128] = 16'sb0010110011111010;\n  assign DirectLookupTable_1[8129] = 16'sb0010110011111011;\n  assign DirectLookupTable_1[8130] = 16'sb0010110011111100;\n  assign DirectLookupTable_1[8131] = 16'sb0010110011111101;\n  assign DirectLookupTable_1[8132] = 16'sb0010110011111110;\n  assign DirectLookupTable_1[8133] = 16'sb0010110100000000;\n  assign DirectLookupTable_1[8134] = 16'sb0010110100000001;\n  assign DirectLookupTable_1[8135] = 16'sb0010110100000010;\n  assign DirectLookupTable_1[8136] = 16'sb0010110100000011;\n  assign DirectLookupTable_1[8137] = 16'sb0010110100000100;\n  assign DirectLookupTable_1[8138] = 16'sb0010110100000101;\n  assign DirectLookupTable_1[8139] = 16'sb0010110100000110;\n  assign DirectLookupTable_1[8140] = 16'sb0010110100000111;\n  assign DirectLookupTable_1[8141] = 16'sb0010110100001000;\n  assign DirectLookupTable_1[8142] = 16'sb0010110100001010;\n  assign DirectLookupTable_1[8143] = 16'sb0010110100001011;\n  assign DirectLookupTable_1[8144] = 16'sb0010110100001100;\n  assign DirectLookupTable_1[8145] = 16'sb0010110100001101;\n  assign DirectLookupTable_1[8146] = 16'sb0010110100001110;\n  assign DirectLookupTable_1[8147] = 16'sb0010110100001111;\n  assign DirectLookupTable_1[8148] = 16'sb0010110100010000;\n  assign DirectLookupTable_1[8149] = 16'sb0010110100010001;\n  assign DirectLookupTable_1[8150] = 16'sb0010110100010010;\n  assign DirectLookupTable_1[8151] = 16'sb0010110100010100;\n  assign DirectLookupTable_1[8152] = 16'sb0010110100010101;\n  assign DirectLookupTable_1[8153] = 16'sb0010110100010110;\n  assign DirectLookupTable_1[8154] = 16'sb0010110100010111;\n  assign DirectLookupTable_1[8155] = 16'sb0010110100011000;\n  assign DirectLookupTable_1[8156] = 16'sb0010110100011001;\n  assign DirectLookupTable_1[8157] = 16'sb0010110100011010;\n  assign DirectLookupTable_1[8158] = 16'sb0010110100011011;\n  assign DirectLookupTable_1[8159] = 16'sb0010110100011101;\n  assign DirectLookupTable_1[8160] = 16'sb0010110100011110;\n  assign DirectLookupTable_1[8161] = 16'sb0010110100011111;\n  assign DirectLookupTable_1[8162] = 16'sb0010110100100000;\n  assign DirectLookupTable_1[8163] = 16'sb0010110100100001;\n  assign DirectLookupTable_1[8164] = 16'sb0010110100100010;\n  assign DirectLookupTable_1[8165] = 16'sb0010110100100011;\n  assign DirectLookupTable_1[8166] = 16'sb0010110100100100;\n  assign DirectLookupTable_1[8167] = 16'sb0010110100100101;\n  assign DirectLookupTable_1[8168] = 16'sb0010110100100111;\n  assign DirectLookupTable_1[8169] = 16'sb0010110100101000;\n  assign DirectLookupTable_1[8170] = 16'sb0010110100101001;\n  assign DirectLookupTable_1[8171] = 16'sb0010110100101010;\n  assign DirectLookupTable_1[8172] = 16'sb0010110100101011;\n  assign DirectLookupTable_1[8173] = 16'sb0010110100101100;\n  assign DirectLookupTable_1[8174] = 16'sb0010110100101101;\n  assign DirectLookupTable_1[8175] = 16'sb0010110100101110;\n  assign DirectLookupTable_1[8176] = 16'sb0010110100101111;\n  assign DirectLookupTable_1[8177] = 16'sb0010110100110001;\n  assign DirectLookupTable_1[8178] = 16'sb0010110100110010;\n  assign DirectLookupTable_1[8179] = 16'sb0010110100110011;\n  assign DirectLookupTable_1[8180] = 16'sb0010110100110100;\n  assign DirectLookupTable_1[8181] = 16'sb0010110100110101;\n  assign DirectLookupTable_1[8182] = 16'sb0010110100110110;\n  assign DirectLookupTable_1[8183] = 16'sb0010110100110111;\n  assign DirectLookupTable_1[8184] = 16'sb0010110100111000;\n  assign DirectLookupTable_1[8185] = 16'sb0010110100111001;\n  assign DirectLookupTable_1[8186] = 16'sb0010110100111011;\n  assign DirectLookupTable_1[8187] = 16'sb0010110100111100;\n  assign DirectLookupTable_1[8188] = 16'sb0010110100111101;\n  assign DirectLookupTable_1[8189] = 16'sb0010110100111110;\n  assign DirectLookupTable_1[8190] = 16'sb0010110100111111;\n  assign DirectLookupTable_1[8191] = 16'sb0010110101000000;\n  assign lutSineout = DirectLookupTable_1[lutaddrInReg];\n\n  // Sin lookup table output register\n  always @(posedge clk)\n    begin : LUTSineoutResetRegister_process\n      if (enb_1_8_0) begin\n        lutSineoutreg1 <= lutSineout;\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : LUTSineoutRegister_process\n      if (reset == 1'b1) begin\n        lutSine_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          lutSine_1 <= lutSineoutreg1;\n        end\n      end\n    end\n\n  assign lutSine = lutSine_1;\n\nendmodule  // SinLookUpTableGen\n\n"},{"name":"CosLookUpTableGen.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CosLookUpTableGen.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CosLookUpTableGen\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Correction/NCO/WaveformGen/CosLookUpTableGe\n// Hierarchy Level: 5\n// Model version: 9.2\n// \n// Cos Look Up Table Generation Component\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CosLookUpTableGen\n          (clk,\n           reset,\n           enb_1_8_0,\n           lutaddr,\n           lutCosine);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_0;\n  input   [12:0] lutaddr;  // ufix13\n  output  signed [15:0] lutCosine;  // sfix16_En14\n\n\n  reg [12:0] lutaddrInReg;  // ufix13\n  wire signed [15:0] DirectLookupTable_1 [0:8191];  // sfix16_En14 [8192]\n  wire signed [15:0] lutCosineout;  // sfix16_En14\n  reg signed [15:0] lutCosineoutreg1;  // sfix16_En14\n  reg signed [15:0] lutCosine_1;  // sfix16_En14\n\n  initial begin\n    lutaddrInReg = 13'b0000000000000;\n    lutCosineoutreg1 = 16'sb0000000000000000;\n  end\n\n  // Look up tale address input register\n  always @(posedge clk)\n    begin : LUTaddrRegister_process\n      if (enb_1_8_0) begin\n        lutaddrInReg <= lutaddr;\n      end\n    end\n\n  // Octant Cosine wave table\n  assign DirectLookupTable_1[0] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[1] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[2] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[3] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[4] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[5] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[6] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[7] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[8] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[9] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[10] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[11] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[12] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[13] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[14] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[15] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[16] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[17] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[18] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[19] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[20] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[21] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[22] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[23] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[24] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[25] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[26] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[27] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[28] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[29] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[30] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[31] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[32] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[33] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[34] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[35] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[36] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[37] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[38] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[39] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[40] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[41] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[42] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[43] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[44] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[45] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[46] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[47] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[48] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[49] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[50] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[51] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[52] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[53] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[54] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[55] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[56] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[57] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[58] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[59] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[60] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[61] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[62] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[63] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[64] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[65] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[66] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[67] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[68] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[69] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[70] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[71] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[72] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[73] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[74] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[75] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[76] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[77] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[78] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[79] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[80] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[81] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[82] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[83] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[84] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[85] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[86] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[87] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[88] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[89] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[90] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[91] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[92] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[93] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[94] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[95] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[96] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[97] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[98] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[99] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[100] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[101] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[102] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[103] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[104] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[105] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[106] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[107] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[108] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[109] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[110] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[111] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[112] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[113] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[114] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[115] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[116] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[117] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[118] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[119] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[120] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[121] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[122] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[123] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[124] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[125] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[126] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[127] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[128] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[129] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[130] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[131] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[132] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[133] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[134] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[135] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[136] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[137] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[138] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[139] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[140] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[141] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[142] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[143] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[144] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[145] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[146] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[147] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[148] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[149] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[150] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[151] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[152] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[153] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[154] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[155] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[156] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[157] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[158] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[159] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[160] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[161] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[162] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[163] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[164] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[165] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[166] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[167] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[168] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[169] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[170] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[171] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[172] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[173] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[174] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[175] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[176] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[177] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[178] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[179] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[180] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[181] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[182] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[183] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[184] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[185] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[186] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[187] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[188] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[189] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[190] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[191] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[192] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[193] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[194] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[195] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[196] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[197] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[198] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[199] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[200] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[201] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[202] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[203] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[204] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[205] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[206] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[207] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[208] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[209] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[210] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[211] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[212] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[213] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[214] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[215] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[216] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[217] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[218] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[219] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[220] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[221] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[222] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[223] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[224] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[225] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[226] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[227] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[228] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[229] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[230] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[231] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[232] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[233] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[234] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[235] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[236] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[237] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[238] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[239] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[240] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[241] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[242] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[243] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[244] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[245] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[246] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[247] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[248] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[249] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[250] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[251] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[252] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[253] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[254] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[255] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[256] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[257] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[258] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[259] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[260] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[261] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[262] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[263] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[264] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[265] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[266] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[267] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[268] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[269] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[270] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[271] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[272] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[273] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[274] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[275] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[276] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[277] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[278] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[279] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[280] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[281] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[282] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[283] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[284] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[285] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[286] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[287] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[288] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[289] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[290] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[291] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[292] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[293] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[294] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[295] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[296] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[297] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[298] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[299] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[300] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[301] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[302] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[303] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[304] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[305] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[306] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[307] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[308] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[309] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[310] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[311] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[312] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[313] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[314] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[315] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[316] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[317] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[318] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[319] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[320] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[321] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[322] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[323] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[324] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[325] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[326] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[327] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[328] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[329] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[330] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[331] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[332] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[333] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[334] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[335] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[336] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[337] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[338] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[339] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[340] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[341] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[342] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[343] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[344] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[345] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[346] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[347] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[348] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[349] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[350] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[351] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[352] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[353] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[354] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[355] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[356] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[357] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[358] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[359] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[360] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[361] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[362] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[363] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[364] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[365] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[366] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[367] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[368] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[369] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[370] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[371] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[372] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[373] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[374] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[375] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[376] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[377] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[378] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[379] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[380] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[381] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[382] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[383] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[384] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[385] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[386] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[387] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[388] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[389] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[390] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[391] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[392] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[393] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[394] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[395] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[396] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[397] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[398] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[399] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[400] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[401] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[402] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[403] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[404] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[405] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[406] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[407] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[408] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[409] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[410] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[411] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[412] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[413] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[414] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[415] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[416] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[417] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[418] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[419] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[420] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[421] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[422] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[423] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[424] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[425] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[426] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[427] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[428] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[429] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[430] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[431] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[432] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[433] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[434] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[435] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[436] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[437] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[438] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[439] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[440] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[441] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[442] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[443] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[444] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[445] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[446] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[447] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[448] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[449] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[450] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[451] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[452] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[453] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[454] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[455] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[456] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[457] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[458] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[459] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[460] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[461] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[462] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[463] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[464] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[465] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[466] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[467] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[468] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[469] = 16'sb0011111111101111;\n  assign DirectLookupTable_1[470] = 16'sb0011111111101111;\n  assign DirectLookupTable_1[471] = 16'sb0011111111101111;\n  assign DirectLookupTable_1[472] = 16'sb0011111111101111;\n  assign DirectLookupTable_1[473] = 16'sb0011111111101111;\n  assign DirectLookupTable_1[474] = 16'sb0011111111101111;\n  assign DirectLookupTable_1[475] = 16'sb0011111111101111;\n  assign DirectLookupTable_1[476] = 16'sb0011111111101111;\n  assign DirectLookupTable_1[477] = 16'sb0011111111101111;\n  assign DirectLookupTable_1[478] = 16'sb0011111111101111;\n  assign DirectLookupTable_1[479] = 16'sb0011111111101111;\n  assign DirectLookupTable_1[480] = 16'sb0011111111101111;\n  assign DirectLookupTable_1[481] = 16'sb0011111111101111;\n  assign DirectLookupTable_1[482] = 16'sb0011111111101111;\n  assign DirectLookupTable_1[483] = 16'sb0011111111101110;\n  assign DirectLookupTable_1[484] = 16'sb0011111111101110;\n  assign DirectLookupTable_1[485] = 16'sb0011111111101110;\n  assign DirectLookupTable_1[486] = 16'sb0011111111101110;\n  assign DirectLookupTable_1[487] = 16'sb0011111111101110;\n  assign DirectLookupTable_1[488] = 16'sb0011111111101110;\n  assign DirectLookupTable_1[489] = 16'sb0011111111101110;\n  assign DirectLookupTable_1[490] = 16'sb0011111111101110;\n  assign DirectLookupTable_1[491] = 16'sb0011111111101110;\n  assign DirectLookupTable_1[492] = 16'sb0011111111101110;\n  assign DirectLookupTable_1[493] = 16'sb0011111111101110;\n  assign DirectLookupTable_1[494] = 16'sb0011111111101110;\n  assign DirectLookupTable_1[495] = 16'sb0011111111101110;\n  assign DirectLookupTable_1[496] = 16'sb0011111111101101;\n  assign DirectLookupTable_1[497] = 16'sb0011111111101101;\n  assign DirectLookupTable_1[498] = 16'sb0011111111101101;\n  assign DirectLookupTable_1[499] = 16'sb0011111111101101;\n  assign DirectLookupTable_1[500] = 16'sb0011111111101101;\n  assign DirectLookupTable_1[501] = 16'sb0011111111101101;\n  assign DirectLookupTable_1[502] = 16'sb0011111111101101;\n  assign DirectLookupTable_1[503] = 16'sb0011111111101101;\n  assign DirectLookupTable_1[504] = 16'sb0011111111101101;\n  assign DirectLookupTable_1[505] = 16'sb0011111111101101;\n  assign DirectLookupTable_1[506] = 16'sb0011111111101101;\n  assign DirectLookupTable_1[507] = 16'sb0011111111101101;\n  assign DirectLookupTable_1[508] = 16'sb0011111111101101;\n  assign DirectLookupTable_1[509] = 16'sb0011111111101100;\n  assign DirectLookupTable_1[510] = 16'sb0011111111101100;\n  assign DirectLookupTable_1[511] = 16'sb0011111111101100;\n  assign DirectLookupTable_1[512] = 16'sb0011111111101100;\n  assign DirectLookupTable_1[513] = 16'sb0011111111101100;\n  assign DirectLookupTable_1[514] = 16'sb0011111111101100;\n  assign DirectLookupTable_1[515] = 16'sb0011111111101100;\n  assign DirectLookupTable_1[516] = 16'sb0011111111101100;\n  assign DirectLookupTable_1[517] = 16'sb0011111111101100;\n  assign DirectLookupTable_1[518] = 16'sb0011111111101100;\n  assign DirectLookupTable_1[519] = 16'sb0011111111101100;\n  assign DirectLookupTable_1[520] = 16'sb0011111111101100;\n  assign DirectLookupTable_1[521] = 16'sb0011111111101100;\n  assign DirectLookupTable_1[522] = 16'sb0011111111101011;\n  assign DirectLookupTable_1[523] = 16'sb0011111111101011;\n  assign DirectLookupTable_1[524] = 16'sb0011111111101011;\n  assign DirectLookupTable_1[525] = 16'sb0011111111101011;\n  assign DirectLookupTable_1[526] = 16'sb0011111111101011;\n  assign DirectLookupTable_1[527] = 16'sb0011111111101011;\n  assign DirectLookupTable_1[528] = 16'sb0011111111101011;\n  assign DirectLookupTable_1[529] = 16'sb0011111111101011;\n  assign DirectLookupTable_1[530] = 16'sb0011111111101011;\n  assign DirectLookupTable_1[531] = 16'sb0011111111101011;\n  assign DirectLookupTable_1[532] = 16'sb0011111111101011;\n  assign DirectLookupTable_1[533] = 16'sb0011111111101011;\n  assign DirectLookupTable_1[534] = 16'sb0011111111101011;\n  assign DirectLookupTable_1[535] = 16'sb0011111111101010;\n  assign DirectLookupTable_1[536] = 16'sb0011111111101010;\n  assign DirectLookupTable_1[537] = 16'sb0011111111101010;\n  assign DirectLookupTable_1[538] = 16'sb0011111111101010;\n  assign DirectLookupTable_1[539] = 16'sb0011111111101010;\n  assign DirectLookupTable_1[540] = 16'sb0011111111101010;\n  assign DirectLookupTable_1[541] = 16'sb0011111111101010;\n  assign DirectLookupTable_1[542] = 16'sb0011111111101010;\n  assign DirectLookupTable_1[543] = 16'sb0011111111101010;\n  assign DirectLookupTable_1[544] = 16'sb0011111111101010;\n  assign DirectLookupTable_1[545] = 16'sb0011111111101010;\n  assign DirectLookupTable_1[546] = 16'sb0011111111101010;\n  assign DirectLookupTable_1[547] = 16'sb0011111111101001;\n  assign DirectLookupTable_1[548] = 16'sb0011111111101001;\n  assign DirectLookupTable_1[549] = 16'sb0011111111101001;\n  assign DirectLookupTable_1[550] = 16'sb0011111111101001;\n  assign DirectLookupTable_1[551] = 16'sb0011111111101001;\n  assign DirectLookupTable_1[552] = 16'sb0011111111101001;\n  assign DirectLookupTable_1[553] = 16'sb0011111111101001;\n  assign DirectLookupTable_1[554] = 16'sb0011111111101001;\n  assign DirectLookupTable_1[555] = 16'sb0011111111101001;\n  assign DirectLookupTable_1[556] = 16'sb0011111111101001;\n  assign DirectLookupTable_1[557] = 16'sb0011111111101001;\n  assign DirectLookupTable_1[558] = 16'sb0011111111101001;\n  assign DirectLookupTable_1[559] = 16'sb0011111111101000;\n  assign DirectLookupTable_1[560] = 16'sb0011111111101000;\n  assign DirectLookupTable_1[561] = 16'sb0011111111101000;\n  assign DirectLookupTable_1[562] = 16'sb0011111111101000;\n  assign DirectLookupTable_1[563] = 16'sb0011111111101000;\n  assign DirectLookupTable_1[564] = 16'sb0011111111101000;\n  assign DirectLookupTable_1[565] = 16'sb0011111111101000;\n  assign DirectLookupTable_1[566] = 16'sb0011111111101000;\n  assign DirectLookupTable_1[567] = 16'sb0011111111101000;\n  assign DirectLookupTable_1[568] = 16'sb0011111111101000;\n  assign DirectLookupTable_1[569] = 16'sb0011111111101000;\n  assign DirectLookupTable_1[570] = 16'sb0011111111101000;\n  assign DirectLookupTable_1[571] = 16'sb0011111111100111;\n  assign DirectLookupTable_1[572] = 16'sb0011111111100111;\n  assign DirectLookupTable_1[573] = 16'sb0011111111100111;\n  assign DirectLookupTable_1[574] = 16'sb0011111111100111;\n  assign DirectLookupTable_1[575] = 16'sb0011111111100111;\n  assign DirectLookupTable_1[576] = 16'sb0011111111100111;\n  assign DirectLookupTable_1[577] = 16'sb0011111111100111;\n  assign DirectLookupTable_1[578] = 16'sb0011111111100111;\n  assign DirectLookupTable_1[579] = 16'sb0011111111100111;\n  assign DirectLookupTable_1[580] = 16'sb0011111111100111;\n  assign DirectLookupTable_1[581] = 16'sb0011111111100111;\n  assign DirectLookupTable_1[582] = 16'sb0011111111100111;\n  assign DirectLookupTable_1[583] = 16'sb0011111111100110;\n  assign DirectLookupTable_1[584] = 16'sb0011111111100110;\n  assign DirectLookupTable_1[585] = 16'sb0011111111100110;\n  assign DirectLookupTable_1[586] = 16'sb0011111111100110;\n  assign DirectLookupTable_1[587] = 16'sb0011111111100110;\n  assign DirectLookupTable_1[588] = 16'sb0011111111100110;\n  assign DirectLookupTable_1[589] = 16'sb0011111111100110;\n  assign DirectLookupTable_1[590] = 16'sb0011111111100110;\n  assign DirectLookupTable_1[591] = 16'sb0011111111100110;\n  assign DirectLookupTable_1[592] = 16'sb0011111111100110;\n  assign DirectLookupTable_1[593] = 16'sb0011111111100110;\n  assign DirectLookupTable_1[594] = 16'sb0011111111100101;\n  assign DirectLookupTable_1[595] = 16'sb0011111111100101;\n  assign DirectLookupTable_1[596] = 16'sb0011111111100101;\n  assign DirectLookupTable_1[597] = 16'sb0011111111100101;\n  assign DirectLookupTable_1[598] = 16'sb0011111111100101;\n  assign DirectLookupTable_1[599] = 16'sb0011111111100101;\n  assign DirectLookupTable_1[600] = 16'sb0011111111100101;\n  assign DirectLookupTable_1[601] = 16'sb0011111111100101;\n  assign DirectLookupTable_1[602] = 16'sb0011111111100101;\n  assign DirectLookupTable_1[603] = 16'sb0011111111100101;\n  assign DirectLookupTable_1[604] = 16'sb0011111111100101;\n  assign DirectLookupTable_1[605] = 16'sb0011111111100100;\n  assign DirectLookupTable_1[606] = 16'sb0011111111100100;\n  assign DirectLookupTable_1[607] = 16'sb0011111111100100;\n  assign DirectLookupTable_1[608] = 16'sb0011111111100100;\n  assign DirectLookupTable_1[609] = 16'sb0011111111100100;\n  assign DirectLookupTable_1[610] = 16'sb0011111111100100;\n  assign DirectLookupTable_1[611] = 16'sb0011111111100100;\n  assign DirectLookupTable_1[612] = 16'sb0011111111100100;\n  assign DirectLookupTable_1[613] = 16'sb0011111111100100;\n  assign DirectLookupTable_1[614] = 16'sb0011111111100100;\n  assign DirectLookupTable_1[615] = 16'sb0011111111100100;\n  assign DirectLookupTable_1[616] = 16'sb0011111111100011;\n  assign DirectLookupTable_1[617] = 16'sb0011111111100011;\n  assign DirectLookupTable_1[618] = 16'sb0011111111100011;\n  assign DirectLookupTable_1[619] = 16'sb0011111111100011;\n  assign DirectLookupTable_1[620] = 16'sb0011111111100011;\n  assign DirectLookupTable_1[621] = 16'sb0011111111100011;\n  assign DirectLookupTable_1[622] = 16'sb0011111111100011;\n  assign DirectLookupTable_1[623] = 16'sb0011111111100011;\n  assign DirectLookupTable_1[624] = 16'sb0011111111100011;\n  assign DirectLookupTable_1[625] = 16'sb0011111111100011;\n  assign DirectLookupTable_1[626] = 16'sb0011111111100011;\n  assign DirectLookupTable_1[627] = 16'sb0011111111100010;\n  assign DirectLookupTable_1[628] = 16'sb0011111111100010;\n  assign DirectLookupTable_1[629] = 16'sb0011111111100010;\n  assign DirectLookupTable_1[630] = 16'sb0011111111100010;\n  assign DirectLookupTable_1[631] = 16'sb0011111111100010;\n  assign DirectLookupTable_1[632] = 16'sb0011111111100010;\n  assign DirectLookupTable_1[633] = 16'sb0011111111100010;\n  assign DirectLookupTable_1[634] = 16'sb0011111111100010;\n  assign DirectLookupTable_1[635] = 16'sb0011111111100010;\n  assign DirectLookupTable_1[636] = 16'sb0011111111100010;\n  assign DirectLookupTable_1[637] = 16'sb0011111111100001;\n  assign DirectLookupTable_1[638] = 16'sb0011111111100001;\n  assign DirectLookupTable_1[639] = 16'sb0011111111100001;\n  assign DirectLookupTable_1[640] = 16'sb0011111111100001;\n  assign DirectLookupTable_1[641] = 16'sb0011111111100001;\n  assign DirectLookupTable_1[642] = 16'sb0011111111100001;\n  assign DirectLookupTable_1[643] = 16'sb0011111111100001;\n  assign DirectLookupTable_1[644] = 16'sb0011111111100001;\n  assign DirectLookupTable_1[645] = 16'sb0011111111100001;\n  assign DirectLookupTable_1[646] = 16'sb0011111111100001;\n  assign DirectLookupTable_1[647] = 16'sb0011111111100000;\n  assign DirectLookupTable_1[648] = 16'sb0011111111100000;\n  assign DirectLookupTable_1[649] = 16'sb0011111111100000;\n  assign DirectLookupTable_1[650] = 16'sb0011111111100000;\n  assign DirectLookupTable_1[651] = 16'sb0011111111100000;\n  assign DirectLookupTable_1[652] = 16'sb0011111111100000;\n  assign DirectLookupTable_1[653] = 16'sb0011111111100000;\n  assign DirectLookupTable_1[654] = 16'sb0011111111100000;\n  assign DirectLookupTable_1[655] = 16'sb0011111111100000;\n  assign DirectLookupTable_1[656] = 16'sb0011111111100000;\n  assign DirectLookupTable_1[657] = 16'sb0011111111100000;\n  assign DirectLookupTable_1[658] = 16'sb0011111111011111;\n  assign DirectLookupTable_1[659] = 16'sb0011111111011111;\n  assign DirectLookupTable_1[660] = 16'sb0011111111011111;\n  assign DirectLookupTable_1[661] = 16'sb0011111111011111;\n  assign DirectLookupTable_1[662] = 16'sb0011111111011111;\n  assign DirectLookupTable_1[663] = 16'sb0011111111011111;\n  assign DirectLookupTable_1[664] = 16'sb0011111111011111;\n  assign DirectLookupTable_1[665] = 16'sb0011111111011111;\n  assign DirectLookupTable_1[666] = 16'sb0011111111011111;\n  assign DirectLookupTable_1[667] = 16'sb0011111111011111;\n  assign DirectLookupTable_1[668] = 16'sb0011111111011110;\n  assign DirectLookupTable_1[669] = 16'sb0011111111011110;\n  assign DirectLookupTable_1[670] = 16'sb0011111111011110;\n  assign DirectLookupTable_1[671] = 16'sb0011111111011110;\n  assign DirectLookupTable_1[672] = 16'sb0011111111011110;\n  assign DirectLookupTable_1[673] = 16'sb0011111111011110;\n  assign DirectLookupTable_1[674] = 16'sb0011111111011110;\n  assign DirectLookupTable_1[675] = 16'sb0011111111011110;\n  assign DirectLookupTable_1[676] = 16'sb0011111111011110;\n  assign DirectLookupTable_1[677] = 16'sb0011111111011110;\n  assign DirectLookupTable_1[678] = 16'sb0011111111011101;\n  assign DirectLookupTable_1[679] = 16'sb0011111111011101;\n  assign DirectLookupTable_1[680] = 16'sb0011111111011101;\n  assign DirectLookupTable_1[681] = 16'sb0011111111011101;\n  assign DirectLookupTable_1[682] = 16'sb0011111111011101;\n  assign DirectLookupTable_1[683] = 16'sb0011111111011101;\n  assign DirectLookupTable_1[684] = 16'sb0011111111011101;\n  assign DirectLookupTable_1[685] = 16'sb0011111111011101;\n  assign DirectLookupTable_1[686] = 16'sb0011111111011101;\n  assign DirectLookupTable_1[687] = 16'sb0011111111011100;\n  assign DirectLookupTable_1[688] = 16'sb0011111111011100;\n  assign DirectLookupTable_1[689] = 16'sb0011111111011100;\n  assign DirectLookupTable_1[690] = 16'sb0011111111011100;\n  assign DirectLookupTable_1[691] = 16'sb0011111111011100;\n  assign DirectLookupTable_1[692] = 16'sb0011111111011100;\n  assign DirectLookupTable_1[693] = 16'sb0011111111011100;\n  assign DirectLookupTable_1[694] = 16'sb0011111111011100;\n  assign DirectLookupTable_1[695] = 16'sb0011111111011100;\n  assign DirectLookupTable_1[696] = 16'sb0011111111011100;\n  assign DirectLookupTable_1[697] = 16'sb0011111111011011;\n  assign DirectLookupTable_1[698] = 16'sb0011111111011011;\n  assign DirectLookupTable_1[699] = 16'sb0011111111011011;\n  assign DirectLookupTable_1[700] = 16'sb0011111111011011;\n  assign DirectLookupTable_1[701] = 16'sb0011111111011011;\n  assign DirectLookupTable_1[702] = 16'sb0011111111011011;\n  assign DirectLookupTable_1[703] = 16'sb0011111111011011;\n  assign DirectLookupTable_1[704] = 16'sb0011111111011011;\n  assign DirectLookupTable_1[705] = 16'sb0011111111011011;\n  assign DirectLookupTable_1[706] = 16'sb0011111111011010;\n  assign DirectLookupTable_1[707] = 16'sb0011111111011010;\n  assign DirectLookupTable_1[708] = 16'sb0011111111011010;\n  assign DirectLookupTable_1[709] = 16'sb0011111111011010;\n  assign DirectLookupTable_1[710] = 16'sb0011111111011010;\n  assign DirectLookupTable_1[711] = 16'sb0011111111011010;\n  assign DirectLookupTable_1[712] = 16'sb0011111111011010;\n  assign DirectLookupTable_1[713] = 16'sb0011111111011010;\n  assign DirectLookupTable_1[714] = 16'sb0011111111011010;\n  assign DirectLookupTable_1[715] = 16'sb0011111111011010;\n  assign DirectLookupTable_1[716] = 16'sb0011111111011001;\n  assign DirectLookupTable_1[717] = 16'sb0011111111011001;\n  assign DirectLookupTable_1[718] = 16'sb0011111111011001;\n  assign DirectLookupTable_1[719] = 16'sb0011111111011001;\n  assign DirectLookupTable_1[720] = 16'sb0011111111011001;\n  assign DirectLookupTable_1[721] = 16'sb0011111111011001;\n  assign DirectLookupTable_1[722] = 16'sb0011111111011001;\n  assign DirectLookupTable_1[723] = 16'sb0011111111011001;\n  assign DirectLookupTable_1[724] = 16'sb0011111111011001;\n  assign DirectLookupTable_1[725] = 16'sb0011111111011000;\n  assign DirectLookupTable_1[726] = 16'sb0011111111011000;\n  assign DirectLookupTable_1[727] = 16'sb0011111111011000;\n  assign DirectLookupTable_1[728] = 16'sb0011111111011000;\n  assign DirectLookupTable_1[729] = 16'sb0011111111011000;\n  assign DirectLookupTable_1[730] = 16'sb0011111111011000;\n  assign DirectLookupTable_1[731] = 16'sb0011111111011000;\n  assign DirectLookupTable_1[732] = 16'sb0011111111011000;\n  assign DirectLookupTable_1[733] = 16'sb0011111111011000;\n  assign DirectLookupTable_1[734] = 16'sb0011111111010111;\n  assign DirectLookupTable_1[735] = 16'sb0011111111010111;\n  assign DirectLookupTable_1[736] = 16'sb0011111111010111;\n  assign DirectLookupTable_1[737] = 16'sb0011111111010111;\n  assign DirectLookupTable_1[738] = 16'sb0011111111010111;\n  assign DirectLookupTable_1[739] = 16'sb0011111111010111;\n  assign DirectLookupTable_1[740] = 16'sb0011111111010111;\n  assign DirectLookupTable_1[741] = 16'sb0011111111010111;\n  assign DirectLookupTable_1[742] = 16'sb0011111111010111;\n  assign DirectLookupTable_1[743] = 16'sb0011111111010110;\n  assign DirectLookupTable_1[744] = 16'sb0011111111010110;\n  assign DirectLookupTable_1[745] = 16'sb0011111111010110;\n  assign DirectLookupTable_1[746] = 16'sb0011111111010110;\n  assign DirectLookupTable_1[747] = 16'sb0011111111010110;\n  assign DirectLookupTable_1[748] = 16'sb0011111111010110;\n  assign DirectLookupTable_1[749] = 16'sb0011111111010110;\n  assign DirectLookupTable_1[750] = 16'sb0011111111010110;\n  assign DirectLookupTable_1[751] = 16'sb0011111111010110;\n  assign DirectLookupTable_1[752] = 16'sb0011111111010101;\n  assign DirectLookupTable_1[753] = 16'sb0011111111010101;\n  assign DirectLookupTable_1[754] = 16'sb0011111111010101;\n  assign DirectLookupTable_1[755] = 16'sb0011111111010101;\n  assign DirectLookupTable_1[756] = 16'sb0011111111010101;\n  assign DirectLookupTable_1[757] = 16'sb0011111111010101;\n  assign DirectLookupTable_1[758] = 16'sb0011111111010101;\n  assign DirectLookupTable_1[759] = 16'sb0011111111010101;\n  assign DirectLookupTable_1[760] = 16'sb0011111111010101;\n  assign DirectLookupTable_1[761] = 16'sb0011111111010100;\n  assign DirectLookupTable_1[762] = 16'sb0011111111010100;\n  assign DirectLookupTable_1[763] = 16'sb0011111111010100;\n  assign DirectLookupTable_1[764] = 16'sb0011111111010100;\n  assign DirectLookupTable_1[765] = 16'sb0011111111010100;\n  assign DirectLookupTable_1[766] = 16'sb0011111111010100;\n  assign DirectLookupTable_1[767] = 16'sb0011111111010100;\n  assign DirectLookupTable_1[768] = 16'sb0011111111010100;\n  assign DirectLookupTable_1[769] = 16'sb0011111111010011;\n  assign DirectLookupTable_1[770] = 16'sb0011111111010011;\n  assign DirectLookupTable_1[771] = 16'sb0011111111010011;\n  assign DirectLookupTable_1[772] = 16'sb0011111111010011;\n  assign DirectLookupTable_1[773] = 16'sb0011111111010011;\n  assign DirectLookupTable_1[774] = 16'sb0011111111010011;\n  assign DirectLookupTable_1[775] = 16'sb0011111111010011;\n  assign DirectLookupTable_1[776] = 16'sb0011111111010011;\n  assign DirectLookupTable_1[777] = 16'sb0011111111010011;\n  assign DirectLookupTable_1[778] = 16'sb0011111111010010;\n  assign DirectLookupTable_1[779] = 16'sb0011111111010010;\n  assign DirectLookupTable_1[780] = 16'sb0011111111010010;\n  assign DirectLookupTable_1[781] = 16'sb0011111111010010;\n  assign DirectLookupTable_1[782] = 16'sb0011111111010010;\n  assign DirectLookupTable_1[783] = 16'sb0011111111010010;\n  assign DirectLookupTable_1[784] = 16'sb0011111111010010;\n  assign DirectLookupTable_1[785] = 16'sb0011111111010010;\n  assign DirectLookupTable_1[786] = 16'sb0011111111010010;\n  assign DirectLookupTable_1[787] = 16'sb0011111111010001;\n  assign DirectLookupTable_1[788] = 16'sb0011111111010001;\n  assign DirectLookupTable_1[789] = 16'sb0011111111010001;\n  assign DirectLookupTable_1[790] = 16'sb0011111111010001;\n  assign DirectLookupTable_1[791] = 16'sb0011111111010001;\n  assign DirectLookupTable_1[792] = 16'sb0011111111010001;\n  assign DirectLookupTable_1[793] = 16'sb0011111111010001;\n  assign DirectLookupTable_1[794] = 16'sb0011111111010001;\n  assign DirectLookupTable_1[795] = 16'sb0011111111010000;\n  assign DirectLookupTable_1[796] = 16'sb0011111111010000;\n  assign DirectLookupTable_1[797] = 16'sb0011111111010000;\n  assign DirectLookupTable_1[798] = 16'sb0011111111010000;\n  assign DirectLookupTable_1[799] = 16'sb0011111111010000;\n  assign DirectLookupTable_1[800] = 16'sb0011111111010000;\n  assign DirectLookupTable_1[801] = 16'sb0011111111010000;\n  assign DirectLookupTable_1[802] = 16'sb0011111111010000;\n  assign DirectLookupTable_1[803] = 16'sb0011111111001111;\n  assign DirectLookupTable_1[804] = 16'sb0011111111001111;\n  assign DirectLookupTable_1[805] = 16'sb0011111111001111;\n  assign DirectLookupTable_1[806] = 16'sb0011111111001111;\n  assign DirectLookupTable_1[807] = 16'sb0011111111001111;\n  assign DirectLookupTable_1[808] = 16'sb0011111111001111;\n  assign DirectLookupTable_1[809] = 16'sb0011111111001111;\n  assign DirectLookupTable_1[810] = 16'sb0011111111001111;\n  assign DirectLookupTable_1[811] = 16'sb0011111111001110;\n  assign DirectLookupTable_1[812] = 16'sb0011111111001110;\n  assign DirectLookupTable_1[813] = 16'sb0011111111001110;\n  assign DirectLookupTable_1[814] = 16'sb0011111111001110;\n  assign DirectLookupTable_1[815] = 16'sb0011111111001110;\n  assign DirectLookupTable_1[816] = 16'sb0011111111001110;\n  assign DirectLookupTable_1[817] = 16'sb0011111111001110;\n  assign DirectLookupTable_1[818] = 16'sb0011111111001110;\n  assign DirectLookupTable_1[819] = 16'sb0011111111001110;\n  assign DirectLookupTable_1[820] = 16'sb0011111111001101;\n  assign DirectLookupTable_1[821] = 16'sb0011111111001101;\n  assign DirectLookupTable_1[822] = 16'sb0011111111001101;\n  assign DirectLookupTable_1[823] = 16'sb0011111111001101;\n  assign DirectLookupTable_1[824] = 16'sb0011111111001101;\n  assign DirectLookupTable_1[825] = 16'sb0011111111001101;\n  assign DirectLookupTable_1[826] = 16'sb0011111111001101;\n  assign DirectLookupTable_1[827] = 16'sb0011111111001101;\n  assign DirectLookupTable_1[828] = 16'sb0011111111001100;\n  assign DirectLookupTable_1[829] = 16'sb0011111111001100;\n  assign DirectLookupTable_1[830] = 16'sb0011111111001100;\n  assign DirectLookupTable_1[831] = 16'sb0011111111001100;\n  assign DirectLookupTable_1[832] = 16'sb0011111111001100;\n  assign DirectLookupTable_1[833] = 16'sb0011111111001100;\n  assign DirectLookupTable_1[834] = 16'sb0011111111001100;\n  assign DirectLookupTable_1[835] = 16'sb0011111111001100;\n  assign DirectLookupTable_1[836] = 16'sb0011111111001011;\n  assign DirectLookupTable_1[837] = 16'sb0011111111001011;\n  assign DirectLookupTable_1[838] = 16'sb0011111111001011;\n  assign DirectLookupTable_1[839] = 16'sb0011111111001011;\n  assign DirectLookupTable_1[840] = 16'sb0011111111001011;\n  assign DirectLookupTable_1[841] = 16'sb0011111111001011;\n  assign DirectLookupTable_1[842] = 16'sb0011111111001011;\n  assign DirectLookupTable_1[843] = 16'sb0011111111001011;\n  assign DirectLookupTable_1[844] = 16'sb0011111111001010;\n  assign DirectLookupTable_1[845] = 16'sb0011111111001010;\n  assign DirectLookupTable_1[846] = 16'sb0011111111001010;\n  assign DirectLookupTable_1[847] = 16'sb0011111111001010;\n  assign DirectLookupTable_1[848] = 16'sb0011111111001010;\n  assign DirectLookupTable_1[849] = 16'sb0011111111001010;\n  assign DirectLookupTable_1[850] = 16'sb0011111111001010;\n  assign DirectLookupTable_1[851] = 16'sb0011111111001001;\n  assign DirectLookupTable_1[852] = 16'sb0011111111001001;\n  assign DirectLookupTable_1[853] = 16'sb0011111111001001;\n  assign DirectLookupTable_1[854] = 16'sb0011111111001001;\n  assign DirectLookupTable_1[855] = 16'sb0011111111001001;\n  assign DirectLookupTable_1[856] = 16'sb0011111111001001;\n  assign DirectLookupTable_1[857] = 16'sb0011111111001001;\n  assign DirectLookupTable_1[858] = 16'sb0011111111001001;\n  assign DirectLookupTable_1[859] = 16'sb0011111111001000;\n  assign DirectLookupTable_1[860] = 16'sb0011111111001000;\n  assign DirectLookupTable_1[861] = 16'sb0011111111001000;\n  assign DirectLookupTable_1[862] = 16'sb0011111111001000;\n  assign DirectLookupTable_1[863] = 16'sb0011111111001000;\n  assign DirectLookupTable_1[864] = 16'sb0011111111001000;\n  assign DirectLookupTable_1[865] = 16'sb0011111111001000;\n  assign DirectLookupTable_1[866] = 16'sb0011111111001000;\n  assign DirectLookupTable_1[867] = 16'sb0011111111000111;\n  assign DirectLookupTable_1[868] = 16'sb0011111111000111;\n  assign DirectLookupTable_1[869] = 16'sb0011111111000111;\n  assign DirectLookupTable_1[870] = 16'sb0011111111000111;\n  assign DirectLookupTable_1[871] = 16'sb0011111111000111;\n  assign DirectLookupTable_1[872] = 16'sb0011111111000111;\n  assign DirectLookupTable_1[873] = 16'sb0011111111000111;\n  assign DirectLookupTable_1[874] = 16'sb0011111111000111;\n  assign DirectLookupTable_1[875] = 16'sb0011111111000110;\n  assign DirectLookupTable_1[876] = 16'sb0011111111000110;\n  assign DirectLookupTable_1[877] = 16'sb0011111111000110;\n  assign DirectLookupTable_1[878] = 16'sb0011111111000110;\n  assign DirectLookupTable_1[879] = 16'sb0011111111000110;\n  assign DirectLookupTable_1[880] = 16'sb0011111111000110;\n  assign DirectLookupTable_1[881] = 16'sb0011111111000110;\n  assign DirectLookupTable_1[882] = 16'sb0011111111000101;\n  assign DirectLookupTable_1[883] = 16'sb0011111111000101;\n  assign DirectLookupTable_1[884] = 16'sb0011111111000101;\n  assign DirectLookupTable_1[885] = 16'sb0011111111000101;\n  assign DirectLookupTable_1[886] = 16'sb0011111111000101;\n  assign DirectLookupTable_1[887] = 16'sb0011111111000101;\n  assign DirectLookupTable_1[888] = 16'sb0011111111000101;\n  assign DirectLookupTable_1[889] = 16'sb0011111111000101;\n  assign DirectLookupTable_1[890] = 16'sb0011111111000100;\n  assign DirectLookupTable_1[891] = 16'sb0011111111000100;\n  assign DirectLookupTable_1[892] = 16'sb0011111111000100;\n  assign DirectLookupTable_1[893] = 16'sb0011111111000100;\n  assign DirectLookupTable_1[894] = 16'sb0011111111000100;\n  assign DirectLookupTable_1[895] = 16'sb0011111111000100;\n  assign DirectLookupTable_1[896] = 16'sb0011111111000100;\n  assign DirectLookupTable_1[897] = 16'sb0011111111000011;\n  assign DirectLookupTable_1[898] = 16'sb0011111111000011;\n  assign DirectLookupTable_1[899] = 16'sb0011111111000011;\n  assign DirectLookupTable_1[900] = 16'sb0011111111000011;\n  assign DirectLookupTable_1[901] = 16'sb0011111111000011;\n  assign DirectLookupTable_1[902] = 16'sb0011111111000011;\n  assign DirectLookupTable_1[903] = 16'sb0011111111000011;\n  assign DirectLookupTable_1[904] = 16'sb0011111111000011;\n  assign DirectLookupTable_1[905] = 16'sb0011111111000010;\n  assign DirectLookupTable_1[906] = 16'sb0011111111000010;\n  assign DirectLookupTable_1[907] = 16'sb0011111111000010;\n  assign DirectLookupTable_1[908] = 16'sb0011111111000010;\n  assign DirectLookupTable_1[909] = 16'sb0011111111000010;\n  assign DirectLookupTable_1[910] = 16'sb0011111111000010;\n  assign DirectLookupTable_1[911] = 16'sb0011111111000010;\n  assign DirectLookupTable_1[912] = 16'sb0011111111000001;\n  assign DirectLookupTable_1[913] = 16'sb0011111111000001;\n  assign DirectLookupTable_1[914] = 16'sb0011111111000001;\n  assign DirectLookupTable_1[915] = 16'sb0011111111000001;\n  assign DirectLookupTable_1[916] = 16'sb0011111111000001;\n  assign DirectLookupTable_1[917] = 16'sb0011111111000001;\n  assign DirectLookupTable_1[918] = 16'sb0011111111000001;\n  assign DirectLookupTable_1[919] = 16'sb0011111111000000;\n  assign DirectLookupTable_1[920] = 16'sb0011111111000000;\n  assign DirectLookupTable_1[921] = 16'sb0011111111000000;\n  assign DirectLookupTable_1[922] = 16'sb0011111111000000;\n  assign DirectLookupTable_1[923] = 16'sb0011111111000000;\n  assign DirectLookupTable_1[924] = 16'sb0011111111000000;\n  assign DirectLookupTable_1[925] = 16'sb0011111111000000;\n  assign DirectLookupTable_1[926] = 16'sb0011111110111111;\n  assign DirectLookupTable_1[927] = 16'sb0011111110111111;\n  assign DirectLookupTable_1[928] = 16'sb0011111110111111;\n  assign DirectLookupTable_1[929] = 16'sb0011111110111111;\n  assign DirectLookupTable_1[930] = 16'sb0011111110111111;\n  assign DirectLookupTable_1[931] = 16'sb0011111110111111;\n  assign DirectLookupTable_1[932] = 16'sb0011111110111111;\n  assign DirectLookupTable_1[933] = 16'sb0011111110111110;\n  assign DirectLookupTable_1[934] = 16'sb0011111110111110;\n  assign DirectLookupTable_1[935] = 16'sb0011111110111110;\n  assign DirectLookupTable_1[936] = 16'sb0011111110111110;\n  assign DirectLookupTable_1[937] = 16'sb0011111110111110;\n  assign DirectLookupTable_1[938] = 16'sb0011111110111110;\n  assign DirectLookupTable_1[939] = 16'sb0011111110111110;\n  assign DirectLookupTable_1[940] = 16'sb0011111110111110;\n  assign DirectLookupTable_1[941] = 16'sb0011111110111101;\n  assign DirectLookupTable_1[942] = 16'sb0011111110111101;\n  assign DirectLookupTable_1[943] = 16'sb0011111110111101;\n  assign DirectLookupTable_1[944] = 16'sb0011111110111101;\n  assign DirectLookupTable_1[945] = 16'sb0011111110111101;\n  assign DirectLookupTable_1[946] = 16'sb0011111110111101;\n  assign DirectLookupTable_1[947] = 16'sb0011111110111101;\n  assign DirectLookupTable_1[948] = 16'sb0011111110111100;\n  assign DirectLookupTable_1[949] = 16'sb0011111110111100;\n  assign DirectLookupTable_1[950] = 16'sb0011111110111100;\n  assign DirectLookupTable_1[951] = 16'sb0011111110111100;\n  assign DirectLookupTable_1[952] = 16'sb0011111110111100;\n  assign DirectLookupTable_1[953] = 16'sb0011111110111100;\n  assign DirectLookupTable_1[954] = 16'sb0011111110111100;\n  assign DirectLookupTable_1[955] = 16'sb0011111110111011;\n  assign DirectLookupTable_1[956] = 16'sb0011111110111011;\n  assign DirectLookupTable_1[957] = 16'sb0011111110111011;\n  assign DirectLookupTable_1[958] = 16'sb0011111110111011;\n  assign DirectLookupTable_1[959] = 16'sb0011111110111011;\n  assign DirectLookupTable_1[960] = 16'sb0011111110111011;\n  assign DirectLookupTable_1[961] = 16'sb0011111110111011;\n  assign DirectLookupTable_1[962] = 16'sb0011111110111010;\n  assign DirectLookupTable_1[963] = 16'sb0011111110111010;\n  assign DirectLookupTable_1[964] = 16'sb0011111110111010;\n  assign DirectLookupTable_1[965] = 16'sb0011111110111010;\n  assign DirectLookupTable_1[966] = 16'sb0011111110111010;\n  assign DirectLookupTable_1[967] = 16'sb0011111110111010;\n  assign DirectLookupTable_1[968] = 16'sb0011111110111001;\n  assign DirectLookupTable_1[969] = 16'sb0011111110111001;\n  assign DirectLookupTable_1[970] = 16'sb0011111110111001;\n  assign DirectLookupTable_1[971] = 16'sb0011111110111001;\n  assign DirectLookupTable_1[972] = 16'sb0011111110111001;\n  assign DirectLookupTable_1[973] = 16'sb0011111110111001;\n  assign DirectLookupTable_1[974] = 16'sb0011111110111001;\n  assign DirectLookupTable_1[975] = 16'sb0011111110111000;\n  assign DirectLookupTable_1[976] = 16'sb0011111110111000;\n  assign DirectLookupTable_1[977] = 16'sb0011111110111000;\n  assign DirectLookupTable_1[978] = 16'sb0011111110111000;\n  assign DirectLookupTable_1[979] = 16'sb0011111110111000;\n  assign DirectLookupTable_1[980] = 16'sb0011111110111000;\n  assign DirectLookupTable_1[981] = 16'sb0011111110111000;\n  assign DirectLookupTable_1[982] = 16'sb0011111110110111;\n  assign DirectLookupTable_1[983] = 16'sb0011111110110111;\n  assign DirectLookupTable_1[984] = 16'sb0011111110110111;\n  assign DirectLookupTable_1[985] = 16'sb0011111110110111;\n  assign DirectLookupTable_1[986] = 16'sb0011111110110111;\n  assign DirectLookupTable_1[987] = 16'sb0011111110110111;\n  assign DirectLookupTable_1[988] = 16'sb0011111110110111;\n  assign DirectLookupTable_1[989] = 16'sb0011111110110110;\n  assign DirectLookupTable_1[990] = 16'sb0011111110110110;\n  assign DirectLookupTable_1[991] = 16'sb0011111110110110;\n  assign DirectLookupTable_1[992] = 16'sb0011111110110110;\n  assign DirectLookupTable_1[993] = 16'sb0011111110110110;\n  assign DirectLookupTable_1[994] = 16'sb0011111110110110;\n  assign DirectLookupTable_1[995] = 16'sb0011111110110110;\n  assign DirectLookupTable_1[996] = 16'sb0011111110110101;\n  assign DirectLookupTable_1[997] = 16'sb0011111110110101;\n  assign DirectLookupTable_1[998] = 16'sb0011111110110101;\n  assign DirectLookupTable_1[999] = 16'sb0011111110110101;\n  assign DirectLookupTable_1[1000] = 16'sb0011111110110101;\n  assign DirectLookupTable_1[1001] = 16'sb0011111110110101;\n  assign DirectLookupTable_1[1002] = 16'sb0011111110110100;\n  assign DirectLookupTable_1[1003] = 16'sb0011111110110100;\n  assign DirectLookupTable_1[1004] = 16'sb0011111110110100;\n  assign DirectLookupTable_1[1005] = 16'sb0011111110110100;\n  assign DirectLookupTable_1[1006] = 16'sb0011111110110100;\n  assign DirectLookupTable_1[1007] = 16'sb0011111110110100;\n  assign DirectLookupTable_1[1008] = 16'sb0011111110110100;\n  assign DirectLookupTable_1[1009] = 16'sb0011111110110011;\n  assign DirectLookupTable_1[1010] = 16'sb0011111110110011;\n  assign DirectLookupTable_1[1011] = 16'sb0011111110110011;\n  assign DirectLookupTable_1[1012] = 16'sb0011111110110011;\n  assign DirectLookupTable_1[1013] = 16'sb0011111110110011;\n  assign DirectLookupTable_1[1014] = 16'sb0011111110110011;\n  assign DirectLookupTable_1[1015] = 16'sb0011111110110010;\n  assign DirectLookupTable_1[1016] = 16'sb0011111110110010;\n  assign DirectLookupTable_1[1017] = 16'sb0011111110110010;\n  assign DirectLookupTable_1[1018] = 16'sb0011111110110010;\n  assign DirectLookupTable_1[1019] = 16'sb0011111110110010;\n  assign DirectLookupTable_1[1020] = 16'sb0011111110110010;\n  assign DirectLookupTable_1[1021] = 16'sb0011111110110010;\n  assign DirectLookupTable_1[1022] = 16'sb0011111110110001;\n  assign DirectLookupTable_1[1023] = 16'sb0011111110110001;\n  assign DirectLookupTable_1[1024] = 16'sb0011111110110001;\n  assign DirectLookupTable_1[1025] = 16'sb0011111110110001;\n  assign DirectLookupTable_1[1026] = 16'sb0011111110110001;\n  assign DirectLookupTable_1[1027] = 16'sb0011111110110001;\n  assign DirectLookupTable_1[1028] = 16'sb0011111110110000;\n  assign DirectLookupTable_1[1029] = 16'sb0011111110110000;\n  assign DirectLookupTable_1[1030] = 16'sb0011111110110000;\n  assign DirectLookupTable_1[1031] = 16'sb0011111110110000;\n  assign DirectLookupTable_1[1032] = 16'sb0011111110110000;\n  assign DirectLookupTable_1[1033] = 16'sb0011111110110000;\n  assign DirectLookupTable_1[1034] = 16'sb0011111110110000;\n  assign DirectLookupTable_1[1035] = 16'sb0011111110101111;\n  assign DirectLookupTable_1[1036] = 16'sb0011111110101111;\n  assign DirectLookupTable_1[1037] = 16'sb0011111110101111;\n  assign DirectLookupTable_1[1038] = 16'sb0011111110101111;\n  assign DirectLookupTable_1[1039] = 16'sb0011111110101111;\n  assign DirectLookupTable_1[1040] = 16'sb0011111110101111;\n  assign DirectLookupTable_1[1041] = 16'sb0011111110101110;\n  assign DirectLookupTable_1[1042] = 16'sb0011111110101110;\n  assign DirectLookupTable_1[1043] = 16'sb0011111110101110;\n  assign DirectLookupTable_1[1044] = 16'sb0011111110101110;\n  assign DirectLookupTable_1[1045] = 16'sb0011111110101110;\n  assign DirectLookupTable_1[1046] = 16'sb0011111110101110;\n  assign DirectLookupTable_1[1047] = 16'sb0011111110101110;\n  assign DirectLookupTable_1[1048] = 16'sb0011111110101101;\n  assign DirectLookupTable_1[1049] = 16'sb0011111110101101;\n  assign DirectLookupTable_1[1050] = 16'sb0011111110101101;\n  assign DirectLookupTable_1[1051] = 16'sb0011111110101101;\n  assign DirectLookupTable_1[1052] = 16'sb0011111110101101;\n  assign DirectLookupTable_1[1053] = 16'sb0011111110101101;\n  assign DirectLookupTable_1[1054] = 16'sb0011111110101100;\n  assign DirectLookupTable_1[1055] = 16'sb0011111110101100;\n  assign DirectLookupTable_1[1056] = 16'sb0011111110101100;\n  assign DirectLookupTable_1[1057] = 16'sb0011111110101100;\n  assign DirectLookupTable_1[1058] = 16'sb0011111110101100;\n  assign DirectLookupTable_1[1059] = 16'sb0011111110101100;\n  assign DirectLookupTable_1[1060] = 16'sb0011111110101011;\n  assign DirectLookupTable_1[1061] = 16'sb0011111110101011;\n  assign DirectLookupTable_1[1062] = 16'sb0011111110101011;\n  assign DirectLookupTable_1[1063] = 16'sb0011111110101011;\n  assign DirectLookupTable_1[1064] = 16'sb0011111110101011;\n  assign DirectLookupTable_1[1065] = 16'sb0011111110101011;\n  assign DirectLookupTable_1[1066] = 16'sb0011111110101011;\n  assign DirectLookupTable_1[1067] = 16'sb0011111110101010;\n  assign DirectLookupTable_1[1068] = 16'sb0011111110101010;\n  assign DirectLookupTable_1[1069] = 16'sb0011111110101010;\n  assign DirectLookupTable_1[1070] = 16'sb0011111110101010;\n  assign DirectLookupTable_1[1071] = 16'sb0011111110101010;\n  assign DirectLookupTable_1[1072] = 16'sb0011111110101010;\n  assign DirectLookupTable_1[1073] = 16'sb0011111110101001;\n  assign DirectLookupTable_1[1074] = 16'sb0011111110101001;\n  assign DirectLookupTable_1[1075] = 16'sb0011111110101001;\n  assign DirectLookupTable_1[1076] = 16'sb0011111110101001;\n  assign DirectLookupTable_1[1077] = 16'sb0011111110101001;\n  assign DirectLookupTable_1[1078] = 16'sb0011111110101001;\n  assign DirectLookupTable_1[1079] = 16'sb0011111110101000;\n  assign DirectLookupTable_1[1080] = 16'sb0011111110101000;\n  assign DirectLookupTable_1[1081] = 16'sb0011111110101000;\n  assign DirectLookupTable_1[1082] = 16'sb0011111110101000;\n  assign DirectLookupTable_1[1083] = 16'sb0011111110101000;\n  assign DirectLookupTable_1[1084] = 16'sb0011111110101000;\n  assign DirectLookupTable_1[1085] = 16'sb0011111110100111;\n  assign DirectLookupTable_1[1086] = 16'sb0011111110100111;\n  assign DirectLookupTable_1[1087] = 16'sb0011111110100111;\n  assign DirectLookupTable_1[1088] = 16'sb0011111110100111;\n  assign DirectLookupTable_1[1089] = 16'sb0011111110100111;\n  assign DirectLookupTable_1[1090] = 16'sb0011111110100111;\n  assign DirectLookupTable_1[1091] = 16'sb0011111110100110;\n  assign DirectLookupTable_1[1092] = 16'sb0011111110100110;\n  assign DirectLookupTable_1[1093] = 16'sb0011111110100110;\n  assign DirectLookupTable_1[1094] = 16'sb0011111110100110;\n  assign DirectLookupTable_1[1095] = 16'sb0011111110100110;\n  assign DirectLookupTable_1[1096] = 16'sb0011111110100110;\n  assign DirectLookupTable_1[1097] = 16'sb0011111110100101;\n  assign DirectLookupTable_1[1098] = 16'sb0011111110100101;\n  assign DirectLookupTable_1[1099] = 16'sb0011111110100101;\n  assign DirectLookupTable_1[1100] = 16'sb0011111110100101;\n  assign DirectLookupTable_1[1101] = 16'sb0011111110100101;\n  assign DirectLookupTable_1[1102] = 16'sb0011111110100101;\n  assign DirectLookupTable_1[1103] = 16'sb0011111110100100;\n  assign DirectLookupTable_1[1104] = 16'sb0011111110100100;\n  assign DirectLookupTable_1[1105] = 16'sb0011111110100100;\n  assign DirectLookupTable_1[1106] = 16'sb0011111110100100;\n  assign DirectLookupTable_1[1107] = 16'sb0011111110100100;\n  assign DirectLookupTable_1[1108] = 16'sb0011111110100100;\n  assign DirectLookupTable_1[1109] = 16'sb0011111110100011;\n  assign DirectLookupTable_1[1110] = 16'sb0011111110100011;\n  assign DirectLookupTable_1[1111] = 16'sb0011111110100011;\n  assign DirectLookupTable_1[1112] = 16'sb0011111110100011;\n  assign DirectLookupTable_1[1113] = 16'sb0011111110100011;\n  assign DirectLookupTable_1[1114] = 16'sb0011111110100011;\n  assign DirectLookupTable_1[1115] = 16'sb0011111110100010;\n  assign DirectLookupTable_1[1116] = 16'sb0011111110100010;\n  assign DirectLookupTable_1[1117] = 16'sb0011111110100010;\n  assign DirectLookupTable_1[1118] = 16'sb0011111110100010;\n  assign DirectLookupTable_1[1119] = 16'sb0011111110100010;\n  assign DirectLookupTable_1[1120] = 16'sb0011111110100010;\n  assign DirectLookupTable_1[1121] = 16'sb0011111110100001;\n  assign DirectLookupTable_1[1122] = 16'sb0011111110100001;\n  assign DirectLookupTable_1[1123] = 16'sb0011111110100001;\n  assign DirectLookupTable_1[1124] = 16'sb0011111110100001;\n  assign DirectLookupTable_1[1125] = 16'sb0011111110100001;\n  assign DirectLookupTable_1[1126] = 16'sb0011111110100001;\n  assign DirectLookupTable_1[1127] = 16'sb0011111110100000;\n  assign DirectLookupTable_1[1128] = 16'sb0011111110100000;\n  assign DirectLookupTable_1[1129] = 16'sb0011111110100000;\n  assign DirectLookupTable_1[1130] = 16'sb0011111110100000;\n  assign DirectLookupTable_1[1131] = 16'sb0011111110100000;\n  assign DirectLookupTable_1[1132] = 16'sb0011111110100000;\n  assign DirectLookupTable_1[1133] = 16'sb0011111110011111;\n  assign DirectLookupTable_1[1134] = 16'sb0011111110011111;\n  assign DirectLookupTable_1[1135] = 16'sb0011111110011111;\n  assign DirectLookupTable_1[1136] = 16'sb0011111110011111;\n  assign DirectLookupTable_1[1137] = 16'sb0011111110011111;\n  assign DirectLookupTable_1[1138] = 16'sb0011111110011111;\n  assign DirectLookupTable_1[1139] = 16'sb0011111110011110;\n  assign DirectLookupTable_1[1140] = 16'sb0011111110011110;\n  assign DirectLookupTable_1[1141] = 16'sb0011111110011110;\n  assign DirectLookupTable_1[1142] = 16'sb0011111110011110;\n  assign DirectLookupTable_1[1143] = 16'sb0011111110011110;\n  assign DirectLookupTable_1[1144] = 16'sb0011111110011110;\n  assign DirectLookupTable_1[1145] = 16'sb0011111110011101;\n  assign DirectLookupTable_1[1146] = 16'sb0011111110011101;\n  assign DirectLookupTable_1[1147] = 16'sb0011111110011101;\n  assign DirectLookupTable_1[1148] = 16'sb0011111110011101;\n  assign DirectLookupTable_1[1149] = 16'sb0011111110011101;\n  assign DirectLookupTable_1[1150] = 16'sb0011111110011101;\n  assign DirectLookupTable_1[1151] = 16'sb0011111110011100;\n  assign DirectLookupTable_1[1152] = 16'sb0011111110011100;\n  assign DirectLookupTable_1[1153] = 16'sb0011111110011100;\n  assign DirectLookupTable_1[1154] = 16'sb0011111110011100;\n  assign DirectLookupTable_1[1155] = 16'sb0011111110011100;\n  assign DirectLookupTable_1[1156] = 16'sb0011111110011011;\n  assign DirectLookupTable_1[1157] = 16'sb0011111110011011;\n  assign DirectLookupTable_1[1158] = 16'sb0011111110011011;\n  assign DirectLookupTable_1[1159] = 16'sb0011111110011011;\n  assign DirectLookupTable_1[1160] = 16'sb0011111110011011;\n  assign DirectLookupTable_1[1161] = 16'sb0011111110011011;\n  assign DirectLookupTable_1[1162] = 16'sb0011111110011010;\n  assign DirectLookupTable_1[1163] = 16'sb0011111110011010;\n  assign DirectLookupTable_1[1164] = 16'sb0011111110011010;\n  assign DirectLookupTable_1[1165] = 16'sb0011111110011010;\n  assign DirectLookupTable_1[1166] = 16'sb0011111110011010;\n  assign DirectLookupTable_1[1167] = 16'sb0011111110011010;\n  assign DirectLookupTable_1[1168] = 16'sb0011111110011001;\n  assign DirectLookupTable_1[1169] = 16'sb0011111110011001;\n  assign DirectLookupTable_1[1170] = 16'sb0011111110011001;\n  assign DirectLookupTable_1[1171] = 16'sb0011111110011001;\n  assign DirectLookupTable_1[1172] = 16'sb0011111110011001;\n  assign DirectLookupTable_1[1173] = 16'sb0011111110011001;\n  assign DirectLookupTable_1[1174] = 16'sb0011111110011000;\n  assign DirectLookupTable_1[1175] = 16'sb0011111110011000;\n  assign DirectLookupTable_1[1176] = 16'sb0011111110011000;\n  assign DirectLookupTable_1[1177] = 16'sb0011111110011000;\n  assign DirectLookupTable_1[1178] = 16'sb0011111110011000;\n  assign DirectLookupTable_1[1179] = 16'sb0011111110010111;\n  assign DirectLookupTable_1[1180] = 16'sb0011111110010111;\n  assign DirectLookupTable_1[1181] = 16'sb0011111110010111;\n  assign DirectLookupTable_1[1182] = 16'sb0011111110010111;\n  assign DirectLookupTable_1[1183] = 16'sb0011111110010111;\n  assign DirectLookupTable_1[1184] = 16'sb0011111110010111;\n  assign DirectLookupTable_1[1185] = 16'sb0011111110010110;\n  assign DirectLookupTable_1[1186] = 16'sb0011111110010110;\n  assign DirectLookupTable_1[1187] = 16'sb0011111110010110;\n  assign DirectLookupTable_1[1188] = 16'sb0011111110010110;\n  assign DirectLookupTable_1[1189] = 16'sb0011111110010110;\n  assign DirectLookupTable_1[1190] = 16'sb0011111110010101;\n  assign DirectLookupTable_1[1191] = 16'sb0011111110010101;\n  assign DirectLookupTable_1[1192] = 16'sb0011111110010101;\n  assign DirectLookupTable_1[1193] = 16'sb0011111110010101;\n  assign DirectLookupTable_1[1194] = 16'sb0011111110010101;\n  assign DirectLookupTable_1[1195] = 16'sb0011111110010101;\n  assign DirectLookupTable_1[1196] = 16'sb0011111110010100;\n  assign DirectLookupTable_1[1197] = 16'sb0011111110010100;\n  assign DirectLookupTable_1[1198] = 16'sb0011111110010100;\n  assign DirectLookupTable_1[1199] = 16'sb0011111110010100;\n  assign DirectLookupTable_1[1200] = 16'sb0011111110010100;\n  assign DirectLookupTable_1[1201] = 16'sb0011111110010100;\n  assign DirectLookupTable_1[1202] = 16'sb0011111110010011;\n  assign DirectLookupTable_1[1203] = 16'sb0011111110010011;\n  assign DirectLookupTable_1[1204] = 16'sb0011111110010011;\n  assign DirectLookupTable_1[1205] = 16'sb0011111110010011;\n  assign DirectLookupTable_1[1206] = 16'sb0011111110010011;\n  assign DirectLookupTable_1[1207] = 16'sb0011111110010010;\n  assign DirectLookupTable_1[1208] = 16'sb0011111110010010;\n  assign DirectLookupTable_1[1209] = 16'sb0011111110010010;\n  assign DirectLookupTable_1[1210] = 16'sb0011111110010010;\n  assign DirectLookupTable_1[1211] = 16'sb0011111110010010;\n  assign DirectLookupTable_1[1212] = 16'sb0011111110010010;\n  assign DirectLookupTable_1[1213] = 16'sb0011111110010001;\n  assign DirectLookupTable_1[1214] = 16'sb0011111110010001;\n  assign DirectLookupTable_1[1215] = 16'sb0011111110010001;\n  assign DirectLookupTable_1[1216] = 16'sb0011111110010001;\n  assign DirectLookupTable_1[1217] = 16'sb0011111110010001;\n  assign DirectLookupTable_1[1218] = 16'sb0011111110010000;\n  assign DirectLookupTable_1[1219] = 16'sb0011111110010000;\n  assign DirectLookupTable_1[1220] = 16'sb0011111110010000;\n  assign DirectLookupTable_1[1221] = 16'sb0011111110010000;\n  assign DirectLookupTable_1[1222] = 16'sb0011111110010000;\n  assign DirectLookupTable_1[1223] = 16'sb0011111110010000;\n  assign DirectLookupTable_1[1224] = 16'sb0011111110001111;\n  assign DirectLookupTable_1[1225] = 16'sb0011111110001111;\n  assign DirectLookupTable_1[1226] = 16'sb0011111110001111;\n  assign DirectLookupTable_1[1227] = 16'sb0011111110001111;\n  assign DirectLookupTable_1[1228] = 16'sb0011111110001111;\n  assign DirectLookupTable_1[1229] = 16'sb0011111110001110;\n  assign DirectLookupTable_1[1230] = 16'sb0011111110001110;\n  assign DirectLookupTable_1[1231] = 16'sb0011111110001110;\n  assign DirectLookupTable_1[1232] = 16'sb0011111110001110;\n  assign DirectLookupTable_1[1233] = 16'sb0011111110001110;\n  assign DirectLookupTable_1[1234] = 16'sb0011111110001101;\n  assign DirectLookupTable_1[1235] = 16'sb0011111110001101;\n  assign DirectLookupTable_1[1236] = 16'sb0011111110001101;\n  assign DirectLookupTable_1[1237] = 16'sb0011111110001101;\n  assign DirectLookupTable_1[1238] = 16'sb0011111110001101;\n  assign DirectLookupTable_1[1239] = 16'sb0011111110001101;\n  assign DirectLookupTable_1[1240] = 16'sb0011111110001100;\n  assign DirectLookupTable_1[1241] = 16'sb0011111110001100;\n  assign DirectLookupTable_1[1242] = 16'sb0011111110001100;\n  assign DirectLookupTable_1[1243] = 16'sb0011111110001100;\n  assign DirectLookupTable_1[1244] = 16'sb0011111110001100;\n  assign DirectLookupTable_1[1245] = 16'sb0011111110001011;\n  assign DirectLookupTable_1[1246] = 16'sb0011111110001011;\n  assign DirectLookupTable_1[1247] = 16'sb0011111110001011;\n  assign DirectLookupTable_1[1248] = 16'sb0011111110001011;\n  assign DirectLookupTable_1[1249] = 16'sb0011111110001011;\n  assign DirectLookupTable_1[1250] = 16'sb0011111110001010;\n  assign DirectLookupTable_1[1251] = 16'sb0011111110001010;\n  assign DirectLookupTable_1[1252] = 16'sb0011111110001010;\n  assign DirectLookupTable_1[1253] = 16'sb0011111110001010;\n  assign DirectLookupTable_1[1254] = 16'sb0011111110001010;\n  assign DirectLookupTable_1[1255] = 16'sb0011111110001010;\n  assign DirectLookupTable_1[1256] = 16'sb0011111110001001;\n  assign DirectLookupTable_1[1257] = 16'sb0011111110001001;\n  assign DirectLookupTable_1[1258] = 16'sb0011111110001001;\n  assign DirectLookupTable_1[1259] = 16'sb0011111110001001;\n  assign DirectLookupTable_1[1260] = 16'sb0011111110001001;\n  assign DirectLookupTable_1[1261] = 16'sb0011111110001000;\n  assign DirectLookupTable_1[1262] = 16'sb0011111110001000;\n  assign DirectLookupTable_1[1263] = 16'sb0011111110001000;\n  assign DirectLookupTable_1[1264] = 16'sb0011111110001000;\n  assign DirectLookupTable_1[1265] = 16'sb0011111110001000;\n  assign DirectLookupTable_1[1266] = 16'sb0011111110000111;\n  assign DirectLookupTable_1[1267] = 16'sb0011111110000111;\n  assign DirectLookupTable_1[1268] = 16'sb0011111110000111;\n  assign DirectLookupTable_1[1269] = 16'sb0011111110000111;\n  assign DirectLookupTable_1[1270] = 16'sb0011111110000111;\n  assign DirectLookupTable_1[1271] = 16'sb0011111110000111;\n  assign DirectLookupTable_1[1272] = 16'sb0011111110000110;\n  assign DirectLookupTable_1[1273] = 16'sb0011111110000110;\n  assign DirectLookupTable_1[1274] = 16'sb0011111110000110;\n  assign DirectLookupTable_1[1275] = 16'sb0011111110000110;\n  assign DirectLookupTable_1[1276] = 16'sb0011111110000110;\n  assign DirectLookupTable_1[1277] = 16'sb0011111110000101;\n  assign DirectLookupTable_1[1278] = 16'sb0011111110000101;\n  assign DirectLookupTable_1[1279] = 16'sb0011111110000101;\n  assign DirectLookupTable_1[1280] = 16'sb0011111110000101;\n  assign DirectLookupTable_1[1281] = 16'sb0011111110000101;\n  assign DirectLookupTable_1[1282] = 16'sb0011111110000100;\n  assign DirectLookupTable_1[1283] = 16'sb0011111110000100;\n  assign DirectLookupTable_1[1284] = 16'sb0011111110000100;\n  assign DirectLookupTable_1[1285] = 16'sb0011111110000100;\n  assign DirectLookupTable_1[1286] = 16'sb0011111110000100;\n  assign DirectLookupTable_1[1287] = 16'sb0011111110000011;\n  assign DirectLookupTable_1[1288] = 16'sb0011111110000011;\n  assign DirectLookupTable_1[1289] = 16'sb0011111110000011;\n  assign DirectLookupTable_1[1290] = 16'sb0011111110000011;\n  assign DirectLookupTable_1[1291] = 16'sb0011111110000011;\n  assign DirectLookupTable_1[1292] = 16'sb0011111110000010;\n  assign DirectLookupTable_1[1293] = 16'sb0011111110000010;\n  assign DirectLookupTable_1[1294] = 16'sb0011111110000010;\n  assign DirectLookupTable_1[1295] = 16'sb0011111110000010;\n  assign DirectLookupTable_1[1296] = 16'sb0011111110000010;\n  assign DirectLookupTable_1[1297] = 16'sb0011111110000001;\n  assign DirectLookupTable_1[1298] = 16'sb0011111110000001;\n  assign DirectLookupTable_1[1299] = 16'sb0011111110000001;\n  assign DirectLookupTable_1[1300] = 16'sb0011111110000001;\n  assign DirectLookupTable_1[1301] = 16'sb0011111110000001;\n  assign DirectLookupTable_1[1302] = 16'sb0011111110000001;\n  assign DirectLookupTable_1[1303] = 16'sb0011111110000000;\n  assign DirectLookupTable_1[1304] = 16'sb0011111110000000;\n  assign DirectLookupTable_1[1305] = 16'sb0011111110000000;\n  assign DirectLookupTable_1[1306] = 16'sb0011111110000000;\n  assign DirectLookupTable_1[1307] = 16'sb0011111110000000;\n  assign DirectLookupTable_1[1308] = 16'sb0011111101111111;\n  assign DirectLookupTable_1[1309] = 16'sb0011111101111111;\n  assign DirectLookupTable_1[1310] = 16'sb0011111101111111;\n  assign DirectLookupTable_1[1311] = 16'sb0011111101111111;\n  assign DirectLookupTable_1[1312] = 16'sb0011111101111111;\n  assign DirectLookupTable_1[1313] = 16'sb0011111101111110;\n  assign DirectLookupTable_1[1314] = 16'sb0011111101111110;\n  assign DirectLookupTable_1[1315] = 16'sb0011111101111110;\n  assign DirectLookupTable_1[1316] = 16'sb0011111101111110;\n  assign DirectLookupTable_1[1317] = 16'sb0011111101111110;\n  assign DirectLookupTable_1[1318] = 16'sb0011111101111101;\n  assign DirectLookupTable_1[1319] = 16'sb0011111101111101;\n  assign DirectLookupTable_1[1320] = 16'sb0011111101111101;\n  assign DirectLookupTable_1[1321] = 16'sb0011111101111101;\n  assign DirectLookupTable_1[1322] = 16'sb0011111101111101;\n  assign DirectLookupTable_1[1323] = 16'sb0011111101111100;\n  assign DirectLookupTable_1[1324] = 16'sb0011111101111100;\n  assign DirectLookupTable_1[1325] = 16'sb0011111101111100;\n  assign DirectLookupTable_1[1326] = 16'sb0011111101111100;\n  assign DirectLookupTable_1[1327] = 16'sb0011111101111100;\n  assign DirectLookupTable_1[1328] = 16'sb0011111101111011;\n  assign DirectLookupTable_1[1329] = 16'sb0011111101111011;\n  assign DirectLookupTable_1[1330] = 16'sb0011111101111011;\n  assign DirectLookupTable_1[1331] = 16'sb0011111101111011;\n  assign DirectLookupTable_1[1332] = 16'sb0011111101111011;\n  assign DirectLookupTable_1[1333] = 16'sb0011111101111010;\n  assign DirectLookupTable_1[1334] = 16'sb0011111101111010;\n  assign DirectLookupTable_1[1335] = 16'sb0011111101111010;\n  assign DirectLookupTable_1[1336] = 16'sb0011111101111010;\n  assign DirectLookupTable_1[1337] = 16'sb0011111101111010;\n  assign DirectLookupTable_1[1338] = 16'sb0011111101111001;\n  assign DirectLookupTable_1[1339] = 16'sb0011111101111001;\n  assign DirectLookupTable_1[1340] = 16'sb0011111101111001;\n  assign DirectLookupTable_1[1341] = 16'sb0011111101111001;\n  assign DirectLookupTable_1[1342] = 16'sb0011111101111001;\n  assign DirectLookupTable_1[1343] = 16'sb0011111101111000;\n  assign DirectLookupTable_1[1344] = 16'sb0011111101111000;\n  assign DirectLookupTable_1[1345] = 16'sb0011111101111000;\n  assign DirectLookupTable_1[1346] = 16'sb0011111101111000;\n  assign DirectLookupTable_1[1347] = 16'sb0011111101111000;\n  assign DirectLookupTable_1[1348] = 16'sb0011111101110111;\n  assign DirectLookupTable_1[1349] = 16'sb0011111101110111;\n  assign DirectLookupTable_1[1350] = 16'sb0011111101110111;\n  assign DirectLookupTable_1[1351] = 16'sb0011111101110111;\n  assign DirectLookupTable_1[1352] = 16'sb0011111101110111;\n  assign DirectLookupTable_1[1353] = 16'sb0011111101110110;\n  assign DirectLookupTable_1[1354] = 16'sb0011111101110110;\n  assign DirectLookupTable_1[1355] = 16'sb0011111101110110;\n  assign DirectLookupTable_1[1356] = 16'sb0011111101110110;\n  assign DirectLookupTable_1[1357] = 16'sb0011111101110110;\n  assign DirectLookupTable_1[1358] = 16'sb0011111101110101;\n  assign DirectLookupTable_1[1359] = 16'sb0011111101110101;\n  assign DirectLookupTable_1[1360] = 16'sb0011111101110101;\n  assign DirectLookupTable_1[1361] = 16'sb0011111101110101;\n  assign DirectLookupTable_1[1362] = 16'sb0011111101110101;\n  assign DirectLookupTable_1[1363] = 16'sb0011111101110100;\n  assign DirectLookupTable_1[1364] = 16'sb0011111101110100;\n  assign DirectLookupTable_1[1365] = 16'sb0011111101110100;\n  assign DirectLookupTable_1[1366] = 16'sb0011111101110100;\n  assign DirectLookupTable_1[1367] = 16'sb0011111101110011;\n  assign DirectLookupTable_1[1368] = 16'sb0011111101110011;\n  assign DirectLookupTable_1[1369] = 16'sb0011111101110011;\n  assign DirectLookupTable_1[1370] = 16'sb0011111101110011;\n  assign DirectLookupTable_1[1371] = 16'sb0011111101110011;\n  assign DirectLookupTable_1[1372] = 16'sb0011111101110010;\n  assign DirectLookupTable_1[1373] = 16'sb0011111101110010;\n  assign DirectLookupTable_1[1374] = 16'sb0011111101110010;\n  assign DirectLookupTable_1[1375] = 16'sb0011111101110010;\n  assign DirectLookupTable_1[1376] = 16'sb0011111101110010;\n  assign DirectLookupTable_1[1377] = 16'sb0011111101110001;\n  assign DirectLookupTable_1[1378] = 16'sb0011111101110001;\n  assign DirectLookupTable_1[1379] = 16'sb0011111101110001;\n  assign DirectLookupTable_1[1380] = 16'sb0011111101110001;\n  assign DirectLookupTable_1[1381] = 16'sb0011111101110001;\n  assign DirectLookupTable_1[1382] = 16'sb0011111101110000;\n  assign DirectLookupTable_1[1383] = 16'sb0011111101110000;\n  assign DirectLookupTable_1[1384] = 16'sb0011111101110000;\n  assign DirectLookupTable_1[1385] = 16'sb0011111101110000;\n  assign DirectLookupTable_1[1386] = 16'sb0011111101110000;\n  assign DirectLookupTable_1[1387] = 16'sb0011111101101111;\n  assign DirectLookupTable_1[1388] = 16'sb0011111101101111;\n  assign DirectLookupTable_1[1389] = 16'sb0011111101101111;\n  assign DirectLookupTable_1[1390] = 16'sb0011111101101111;\n  assign DirectLookupTable_1[1391] = 16'sb0011111101101111;\n  assign DirectLookupTable_1[1392] = 16'sb0011111101101110;\n  assign DirectLookupTable_1[1393] = 16'sb0011111101101110;\n  assign DirectLookupTable_1[1394] = 16'sb0011111101101110;\n  assign DirectLookupTable_1[1395] = 16'sb0011111101101110;\n  assign DirectLookupTable_1[1396] = 16'sb0011111101101101;\n  assign DirectLookupTable_1[1397] = 16'sb0011111101101101;\n  assign DirectLookupTable_1[1398] = 16'sb0011111101101101;\n  assign DirectLookupTable_1[1399] = 16'sb0011111101101101;\n  assign DirectLookupTable_1[1400] = 16'sb0011111101101101;\n  assign DirectLookupTable_1[1401] = 16'sb0011111101101100;\n  assign DirectLookupTable_1[1402] = 16'sb0011111101101100;\n  assign DirectLookupTable_1[1403] = 16'sb0011111101101100;\n  assign DirectLookupTable_1[1404] = 16'sb0011111101101100;\n  assign DirectLookupTable_1[1405] = 16'sb0011111101101100;\n  assign DirectLookupTable_1[1406] = 16'sb0011111101101011;\n  assign DirectLookupTable_1[1407] = 16'sb0011111101101011;\n  assign DirectLookupTable_1[1408] = 16'sb0011111101101011;\n  assign DirectLookupTable_1[1409] = 16'sb0011111101101011;\n  assign DirectLookupTable_1[1410] = 16'sb0011111101101011;\n  assign DirectLookupTable_1[1411] = 16'sb0011111101101010;\n  assign DirectLookupTable_1[1412] = 16'sb0011111101101010;\n  assign DirectLookupTable_1[1413] = 16'sb0011111101101010;\n  assign DirectLookupTable_1[1414] = 16'sb0011111101101010;\n  assign DirectLookupTable_1[1415] = 16'sb0011111101101001;\n  assign DirectLookupTable_1[1416] = 16'sb0011111101101001;\n  assign DirectLookupTable_1[1417] = 16'sb0011111101101001;\n  assign DirectLookupTable_1[1418] = 16'sb0011111101101001;\n  assign DirectLookupTable_1[1419] = 16'sb0011111101101001;\n  assign DirectLookupTable_1[1420] = 16'sb0011111101101000;\n  assign DirectLookupTable_1[1421] = 16'sb0011111101101000;\n  assign DirectLookupTable_1[1422] = 16'sb0011111101101000;\n  assign DirectLookupTable_1[1423] = 16'sb0011111101101000;\n  assign DirectLookupTable_1[1424] = 16'sb0011111101101000;\n  assign DirectLookupTable_1[1425] = 16'sb0011111101100111;\n  assign DirectLookupTable_1[1426] = 16'sb0011111101100111;\n  assign DirectLookupTable_1[1427] = 16'sb0011111101100111;\n  assign DirectLookupTable_1[1428] = 16'sb0011111101100111;\n  assign DirectLookupTable_1[1429] = 16'sb0011111101100110;\n  assign DirectLookupTable_1[1430] = 16'sb0011111101100110;\n  assign DirectLookupTable_1[1431] = 16'sb0011111101100110;\n  assign DirectLookupTable_1[1432] = 16'sb0011111101100110;\n  assign DirectLookupTable_1[1433] = 16'sb0011111101100110;\n  assign DirectLookupTable_1[1434] = 16'sb0011111101100101;\n  assign DirectLookupTable_1[1435] = 16'sb0011111101100101;\n  assign DirectLookupTable_1[1436] = 16'sb0011111101100101;\n  assign DirectLookupTable_1[1437] = 16'sb0011111101100101;\n  assign DirectLookupTable_1[1438] = 16'sb0011111101100101;\n  assign DirectLookupTable_1[1439] = 16'sb0011111101100100;\n  assign DirectLookupTable_1[1440] = 16'sb0011111101100100;\n  assign DirectLookupTable_1[1441] = 16'sb0011111101100100;\n  assign DirectLookupTable_1[1442] = 16'sb0011111101100100;\n  assign DirectLookupTable_1[1443] = 16'sb0011111101100011;\n  assign DirectLookupTable_1[1444] = 16'sb0011111101100011;\n  assign DirectLookupTable_1[1445] = 16'sb0011111101100011;\n  assign DirectLookupTable_1[1446] = 16'sb0011111101100011;\n  assign DirectLookupTable_1[1447] = 16'sb0011111101100011;\n  assign DirectLookupTable_1[1448] = 16'sb0011111101100010;\n  assign DirectLookupTable_1[1449] = 16'sb0011111101100010;\n  assign DirectLookupTable_1[1450] = 16'sb0011111101100010;\n  assign DirectLookupTable_1[1451] = 16'sb0011111101100010;\n  assign DirectLookupTable_1[1452] = 16'sb0011111101100010;\n  assign DirectLookupTable_1[1453] = 16'sb0011111101100001;\n  assign DirectLookupTable_1[1454] = 16'sb0011111101100001;\n  assign DirectLookupTable_1[1455] = 16'sb0011111101100001;\n  assign DirectLookupTable_1[1456] = 16'sb0011111101100001;\n  assign DirectLookupTable_1[1457] = 16'sb0011111101100000;\n  assign DirectLookupTable_1[1458] = 16'sb0011111101100000;\n  assign DirectLookupTable_1[1459] = 16'sb0011111101100000;\n  assign DirectLookupTable_1[1460] = 16'sb0011111101100000;\n  assign DirectLookupTable_1[1461] = 16'sb0011111101100000;\n  assign DirectLookupTable_1[1462] = 16'sb0011111101011111;\n  assign DirectLookupTable_1[1463] = 16'sb0011111101011111;\n  assign DirectLookupTable_1[1464] = 16'sb0011111101011111;\n  assign DirectLookupTable_1[1465] = 16'sb0011111101011111;\n  assign DirectLookupTable_1[1466] = 16'sb0011111101011110;\n  assign DirectLookupTable_1[1467] = 16'sb0011111101011110;\n  assign DirectLookupTable_1[1468] = 16'sb0011111101011110;\n  assign DirectLookupTable_1[1469] = 16'sb0011111101011110;\n  assign DirectLookupTable_1[1470] = 16'sb0011111101011110;\n  assign DirectLookupTable_1[1471] = 16'sb0011111101011101;\n  assign DirectLookupTable_1[1472] = 16'sb0011111101011101;\n  assign DirectLookupTable_1[1473] = 16'sb0011111101011101;\n  assign DirectLookupTable_1[1474] = 16'sb0011111101011101;\n  assign DirectLookupTable_1[1475] = 16'sb0011111101011100;\n  assign DirectLookupTable_1[1476] = 16'sb0011111101011100;\n  assign DirectLookupTable_1[1477] = 16'sb0011111101011100;\n  assign DirectLookupTable_1[1478] = 16'sb0011111101011100;\n  assign DirectLookupTable_1[1479] = 16'sb0011111101011100;\n  assign DirectLookupTable_1[1480] = 16'sb0011111101011011;\n  assign DirectLookupTable_1[1481] = 16'sb0011111101011011;\n  assign DirectLookupTable_1[1482] = 16'sb0011111101011011;\n  assign DirectLookupTable_1[1483] = 16'sb0011111101011011;\n  assign DirectLookupTable_1[1484] = 16'sb0011111101011010;\n  assign DirectLookupTable_1[1485] = 16'sb0011111101011010;\n  assign DirectLookupTable_1[1486] = 16'sb0011111101011010;\n  assign DirectLookupTable_1[1487] = 16'sb0011111101011010;\n  assign DirectLookupTable_1[1488] = 16'sb0011111101011010;\n  assign DirectLookupTable_1[1489] = 16'sb0011111101011001;\n  assign DirectLookupTable_1[1490] = 16'sb0011111101011001;\n  assign DirectLookupTable_1[1491] = 16'sb0011111101011001;\n  assign DirectLookupTable_1[1492] = 16'sb0011111101011001;\n  assign DirectLookupTable_1[1493] = 16'sb0011111101011000;\n  assign DirectLookupTable_1[1494] = 16'sb0011111101011000;\n  assign DirectLookupTable_1[1495] = 16'sb0011111101011000;\n  assign DirectLookupTable_1[1496] = 16'sb0011111101011000;\n  assign DirectLookupTable_1[1497] = 16'sb0011111101011000;\n  assign DirectLookupTable_1[1498] = 16'sb0011111101010111;\n  assign DirectLookupTable_1[1499] = 16'sb0011111101010111;\n  assign DirectLookupTable_1[1500] = 16'sb0011111101010111;\n  assign DirectLookupTable_1[1501] = 16'sb0011111101010111;\n  assign DirectLookupTable_1[1502] = 16'sb0011111101010110;\n  assign DirectLookupTable_1[1503] = 16'sb0011111101010110;\n  assign DirectLookupTable_1[1504] = 16'sb0011111101010110;\n  assign DirectLookupTable_1[1505] = 16'sb0011111101010110;\n  assign DirectLookupTable_1[1506] = 16'sb0011111101010110;\n  assign DirectLookupTable_1[1507] = 16'sb0011111101010101;\n  assign DirectLookupTable_1[1508] = 16'sb0011111101010101;\n  assign DirectLookupTable_1[1509] = 16'sb0011111101010101;\n  assign DirectLookupTable_1[1510] = 16'sb0011111101010101;\n  assign DirectLookupTable_1[1511] = 16'sb0011111101010100;\n  assign DirectLookupTable_1[1512] = 16'sb0011111101010100;\n  assign DirectLookupTable_1[1513] = 16'sb0011111101010100;\n  assign DirectLookupTable_1[1514] = 16'sb0011111101010100;\n  assign DirectLookupTable_1[1515] = 16'sb0011111101010011;\n  assign DirectLookupTable_1[1516] = 16'sb0011111101010011;\n  assign DirectLookupTable_1[1517] = 16'sb0011111101010011;\n  assign DirectLookupTable_1[1518] = 16'sb0011111101010011;\n  assign DirectLookupTable_1[1519] = 16'sb0011111101010011;\n  assign DirectLookupTable_1[1520] = 16'sb0011111101010010;\n  assign DirectLookupTable_1[1521] = 16'sb0011111101010010;\n  assign DirectLookupTable_1[1522] = 16'sb0011111101010010;\n  assign DirectLookupTable_1[1523] = 16'sb0011111101010010;\n  assign DirectLookupTable_1[1524] = 16'sb0011111101010001;\n  assign DirectLookupTable_1[1525] = 16'sb0011111101010001;\n  assign DirectLookupTable_1[1526] = 16'sb0011111101010001;\n  assign DirectLookupTable_1[1527] = 16'sb0011111101010001;\n  assign DirectLookupTable_1[1528] = 16'sb0011111101010001;\n  assign DirectLookupTable_1[1529] = 16'sb0011111101010000;\n  assign DirectLookupTable_1[1530] = 16'sb0011111101010000;\n  assign DirectLookupTable_1[1531] = 16'sb0011111101010000;\n  assign DirectLookupTable_1[1532] = 16'sb0011111101010000;\n  assign DirectLookupTable_1[1533] = 16'sb0011111101001111;\n  assign DirectLookupTable_1[1534] = 16'sb0011111101001111;\n  assign DirectLookupTable_1[1535] = 16'sb0011111101001111;\n  assign DirectLookupTable_1[1536] = 16'sb0011111101001111;\n  assign DirectLookupTable_1[1537] = 16'sb0011111101001110;\n  assign DirectLookupTable_1[1538] = 16'sb0011111101001110;\n  assign DirectLookupTable_1[1539] = 16'sb0011111101001110;\n  assign DirectLookupTable_1[1540] = 16'sb0011111101001110;\n  assign DirectLookupTable_1[1541] = 16'sb0011111101001110;\n  assign DirectLookupTable_1[1542] = 16'sb0011111101001101;\n  assign DirectLookupTable_1[1543] = 16'sb0011111101001101;\n  assign DirectLookupTable_1[1544] = 16'sb0011111101001101;\n  assign DirectLookupTable_1[1545] = 16'sb0011111101001101;\n  assign DirectLookupTable_1[1546] = 16'sb0011111101001100;\n  assign DirectLookupTable_1[1547] = 16'sb0011111101001100;\n  assign DirectLookupTable_1[1548] = 16'sb0011111101001100;\n  assign DirectLookupTable_1[1549] = 16'sb0011111101001100;\n  assign DirectLookupTable_1[1550] = 16'sb0011111101001011;\n  assign DirectLookupTable_1[1551] = 16'sb0011111101001011;\n  assign DirectLookupTable_1[1552] = 16'sb0011111101001011;\n  assign DirectLookupTable_1[1553] = 16'sb0011111101001011;\n  assign DirectLookupTable_1[1554] = 16'sb0011111101001010;\n  assign DirectLookupTable_1[1555] = 16'sb0011111101001010;\n  assign DirectLookupTable_1[1556] = 16'sb0011111101001010;\n  assign DirectLookupTable_1[1557] = 16'sb0011111101001010;\n  assign DirectLookupTable_1[1558] = 16'sb0011111101001010;\n  assign DirectLookupTable_1[1559] = 16'sb0011111101001001;\n  assign DirectLookupTable_1[1560] = 16'sb0011111101001001;\n  assign DirectLookupTable_1[1561] = 16'sb0011111101001001;\n  assign DirectLookupTable_1[1562] = 16'sb0011111101001001;\n  assign DirectLookupTable_1[1563] = 16'sb0011111101001000;\n  assign DirectLookupTable_1[1564] = 16'sb0011111101001000;\n  assign DirectLookupTable_1[1565] = 16'sb0011111101001000;\n  assign DirectLookupTable_1[1566] = 16'sb0011111101001000;\n  assign DirectLookupTable_1[1567] = 16'sb0011111101000111;\n  assign DirectLookupTable_1[1568] = 16'sb0011111101000111;\n  assign DirectLookupTable_1[1569] = 16'sb0011111101000111;\n  assign DirectLookupTable_1[1570] = 16'sb0011111101000111;\n  assign DirectLookupTable_1[1571] = 16'sb0011111101000111;\n  assign DirectLookupTable_1[1572] = 16'sb0011111101000110;\n  assign DirectLookupTable_1[1573] = 16'sb0011111101000110;\n  assign DirectLookupTable_1[1574] = 16'sb0011111101000110;\n  assign DirectLookupTable_1[1575] = 16'sb0011111101000110;\n  assign DirectLookupTable_1[1576] = 16'sb0011111101000101;\n  assign DirectLookupTable_1[1577] = 16'sb0011111101000101;\n  assign DirectLookupTable_1[1578] = 16'sb0011111101000101;\n  assign DirectLookupTable_1[1579] = 16'sb0011111101000101;\n  assign DirectLookupTable_1[1580] = 16'sb0011111101000100;\n  assign DirectLookupTable_1[1581] = 16'sb0011111101000100;\n  assign DirectLookupTable_1[1582] = 16'sb0011111101000100;\n  assign DirectLookupTable_1[1583] = 16'sb0011111101000100;\n  assign DirectLookupTable_1[1584] = 16'sb0011111101000011;\n  assign DirectLookupTable_1[1585] = 16'sb0011111101000011;\n  assign DirectLookupTable_1[1586] = 16'sb0011111101000011;\n  assign DirectLookupTable_1[1587] = 16'sb0011111101000011;\n  assign DirectLookupTable_1[1588] = 16'sb0011111101000010;\n  assign DirectLookupTable_1[1589] = 16'sb0011111101000010;\n  assign DirectLookupTable_1[1590] = 16'sb0011111101000010;\n  assign DirectLookupTable_1[1591] = 16'sb0011111101000010;\n  assign DirectLookupTable_1[1592] = 16'sb0011111101000010;\n  assign DirectLookupTable_1[1593] = 16'sb0011111101000001;\n  assign DirectLookupTable_1[1594] = 16'sb0011111101000001;\n  assign DirectLookupTable_1[1595] = 16'sb0011111101000001;\n  assign DirectLookupTable_1[1596] = 16'sb0011111101000001;\n  assign DirectLookupTable_1[1597] = 16'sb0011111101000000;\n  assign DirectLookupTable_1[1598] = 16'sb0011111101000000;\n  assign DirectLookupTable_1[1599] = 16'sb0011111101000000;\n  assign DirectLookupTable_1[1600] = 16'sb0011111101000000;\n  assign DirectLookupTable_1[1601] = 16'sb0011111100111111;\n  assign DirectLookupTable_1[1602] = 16'sb0011111100111111;\n  assign DirectLookupTable_1[1603] = 16'sb0011111100111111;\n  assign DirectLookupTable_1[1604] = 16'sb0011111100111111;\n  assign DirectLookupTable_1[1605] = 16'sb0011111100111110;\n  assign DirectLookupTable_1[1606] = 16'sb0011111100111110;\n  assign DirectLookupTable_1[1607] = 16'sb0011111100111110;\n  assign DirectLookupTable_1[1608] = 16'sb0011111100111110;\n  assign DirectLookupTable_1[1609] = 16'sb0011111100111101;\n  assign DirectLookupTable_1[1610] = 16'sb0011111100111101;\n  assign DirectLookupTable_1[1611] = 16'sb0011111100111101;\n  assign DirectLookupTable_1[1612] = 16'sb0011111100111101;\n  assign DirectLookupTable_1[1613] = 16'sb0011111100111100;\n  assign DirectLookupTable_1[1614] = 16'sb0011111100111100;\n  assign DirectLookupTable_1[1615] = 16'sb0011111100111100;\n  assign DirectLookupTable_1[1616] = 16'sb0011111100111100;\n  assign DirectLookupTable_1[1617] = 16'sb0011111100111100;\n  assign DirectLookupTable_1[1618] = 16'sb0011111100111011;\n  assign DirectLookupTable_1[1619] = 16'sb0011111100111011;\n  assign DirectLookupTable_1[1620] = 16'sb0011111100111011;\n  assign DirectLookupTable_1[1621] = 16'sb0011111100111011;\n  assign DirectLookupTable_1[1622] = 16'sb0011111100111010;\n  assign DirectLookupTable_1[1623] = 16'sb0011111100111010;\n  assign DirectLookupTable_1[1624] = 16'sb0011111100111010;\n  assign DirectLookupTable_1[1625] = 16'sb0011111100111010;\n  assign DirectLookupTable_1[1626] = 16'sb0011111100111001;\n  assign DirectLookupTable_1[1627] = 16'sb0011111100111001;\n  assign DirectLookupTable_1[1628] = 16'sb0011111100111001;\n  assign DirectLookupTable_1[1629] = 16'sb0011111100111001;\n  assign DirectLookupTable_1[1630] = 16'sb0011111100111000;\n  assign DirectLookupTable_1[1631] = 16'sb0011111100111000;\n  assign DirectLookupTable_1[1632] = 16'sb0011111100111000;\n  assign DirectLookupTable_1[1633] = 16'sb0011111100111000;\n  assign DirectLookupTable_1[1634] = 16'sb0011111100110111;\n  assign DirectLookupTable_1[1635] = 16'sb0011111100110111;\n  assign DirectLookupTable_1[1636] = 16'sb0011111100110111;\n  assign DirectLookupTable_1[1637] = 16'sb0011111100110111;\n  assign DirectLookupTable_1[1638] = 16'sb0011111100110110;\n  assign DirectLookupTable_1[1639] = 16'sb0011111100110110;\n  assign DirectLookupTable_1[1640] = 16'sb0011111100110110;\n  assign DirectLookupTable_1[1641] = 16'sb0011111100110110;\n  assign DirectLookupTable_1[1642] = 16'sb0011111100110101;\n  assign DirectLookupTable_1[1643] = 16'sb0011111100110101;\n  assign DirectLookupTable_1[1644] = 16'sb0011111100110101;\n  assign DirectLookupTable_1[1645] = 16'sb0011111100110101;\n  assign DirectLookupTable_1[1646] = 16'sb0011111100110100;\n  assign DirectLookupTable_1[1647] = 16'sb0011111100110100;\n  assign DirectLookupTable_1[1648] = 16'sb0011111100110100;\n  assign DirectLookupTable_1[1649] = 16'sb0011111100110100;\n  assign DirectLookupTable_1[1650] = 16'sb0011111100110011;\n  assign DirectLookupTable_1[1651] = 16'sb0011111100110011;\n  assign DirectLookupTable_1[1652] = 16'sb0011111100110011;\n  assign DirectLookupTable_1[1653] = 16'sb0011111100110011;\n  assign DirectLookupTable_1[1654] = 16'sb0011111100110010;\n  assign DirectLookupTable_1[1655] = 16'sb0011111100110010;\n  assign DirectLookupTable_1[1656] = 16'sb0011111100110010;\n  assign DirectLookupTable_1[1657] = 16'sb0011111100110010;\n  assign DirectLookupTable_1[1658] = 16'sb0011111100110001;\n  assign DirectLookupTable_1[1659] = 16'sb0011111100110001;\n  assign DirectLookupTable_1[1660] = 16'sb0011111100110001;\n  assign DirectLookupTable_1[1661] = 16'sb0011111100110001;\n  assign DirectLookupTable_1[1662] = 16'sb0011111100110000;\n  assign DirectLookupTable_1[1663] = 16'sb0011111100110000;\n  assign DirectLookupTable_1[1664] = 16'sb0011111100110000;\n  assign DirectLookupTable_1[1665] = 16'sb0011111100110000;\n  assign DirectLookupTable_1[1666] = 16'sb0011111100101111;\n  assign DirectLookupTable_1[1667] = 16'sb0011111100101111;\n  assign DirectLookupTable_1[1668] = 16'sb0011111100101111;\n  assign DirectLookupTable_1[1669] = 16'sb0011111100101111;\n  assign DirectLookupTable_1[1670] = 16'sb0011111100101110;\n  assign DirectLookupTable_1[1671] = 16'sb0011111100101110;\n  assign DirectLookupTable_1[1672] = 16'sb0011111100101110;\n  assign DirectLookupTable_1[1673] = 16'sb0011111100101110;\n  assign DirectLookupTable_1[1674] = 16'sb0011111100101101;\n  assign DirectLookupTable_1[1675] = 16'sb0011111100101101;\n  assign DirectLookupTable_1[1676] = 16'sb0011111100101101;\n  assign DirectLookupTable_1[1677] = 16'sb0011111100101101;\n  assign DirectLookupTable_1[1678] = 16'sb0011111100101100;\n  assign DirectLookupTable_1[1679] = 16'sb0011111100101100;\n  assign DirectLookupTable_1[1680] = 16'sb0011111100101100;\n  assign DirectLookupTable_1[1681] = 16'sb0011111100101100;\n  assign DirectLookupTable_1[1682] = 16'sb0011111100101011;\n  assign DirectLookupTable_1[1683] = 16'sb0011111100101011;\n  assign DirectLookupTable_1[1684] = 16'sb0011111100101011;\n  assign DirectLookupTable_1[1685] = 16'sb0011111100101011;\n  assign DirectLookupTable_1[1686] = 16'sb0011111100101010;\n  assign DirectLookupTable_1[1687] = 16'sb0011111100101010;\n  assign DirectLookupTable_1[1688] = 16'sb0011111100101010;\n  assign DirectLookupTable_1[1689] = 16'sb0011111100101010;\n  assign DirectLookupTable_1[1690] = 16'sb0011111100101001;\n  assign DirectLookupTable_1[1691] = 16'sb0011111100101001;\n  assign DirectLookupTable_1[1692] = 16'sb0011111100101001;\n  assign DirectLookupTable_1[1693] = 16'sb0011111100101001;\n  assign DirectLookupTable_1[1694] = 16'sb0011111100101000;\n  assign DirectLookupTable_1[1695] = 16'sb0011111100101000;\n  assign DirectLookupTable_1[1696] = 16'sb0011111100101000;\n  assign DirectLookupTable_1[1697] = 16'sb0011111100101000;\n  assign DirectLookupTable_1[1698] = 16'sb0011111100100111;\n  assign DirectLookupTable_1[1699] = 16'sb0011111100100111;\n  assign DirectLookupTable_1[1700] = 16'sb0011111100100111;\n  assign DirectLookupTable_1[1701] = 16'sb0011111100100111;\n  assign DirectLookupTable_1[1702] = 16'sb0011111100100110;\n  assign DirectLookupTable_1[1703] = 16'sb0011111100100110;\n  assign DirectLookupTable_1[1704] = 16'sb0011111100100110;\n  assign DirectLookupTable_1[1705] = 16'sb0011111100100110;\n  assign DirectLookupTable_1[1706] = 16'sb0011111100100101;\n  assign DirectLookupTable_1[1707] = 16'sb0011111100100101;\n  assign DirectLookupTable_1[1708] = 16'sb0011111100100101;\n  assign DirectLookupTable_1[1709] = 16'sb0011111100100101;\n  assign DirectLookupTable_1[1710] = 16'sb0011111100100100;\n  assign DirectLookupTable_1[1711] = 16'sb0011111100100100;\n  assign DirectLookupTable_1[1712] = 16'sb0011111100100100;\n  assign DirectLookupTable_1[1713] = 16'sb0011111100100100;\n  assign DirectLookupTable_1[1714] = 16'sb0011111100100011;\n  assign DirectLookupTable_1[1715] = 16'sb0011111100100011;\n  assign DirectLookupTable_1[1716] = 16'sb0011111100100011;\n  assign DirectLookupTable_1[1717] = 16'sb0011111100100011;\n  assign DirectLookupTable_1[1718] = 16'sb0011111100100010;\n  assign DirectLookupTable_1[1719] = 16'sb0011111100100010;\n  assign DirectLookupTable_1[1720] = 16'sb0011111100100010;\n  assign DirectLookupTable_1[1721] = 16'sb0011111100100001;\n  assign DirectLookupTable_1[1722] = 16'sb0011111100100001;\n  assign DirectLookupTable_1[1723] = 16'sb0011111100100001;\n  assign DirectLookupTable_1[1724] = 16'sb0011111100100001;\n  assign DirectLookupTable_1[1725] = 16'sb0011111100100000;\n  assign DirectLookupTable_1[1726] = 16'sb0011111100100000;\n  assign DirectLookupTable_1[1727] = 16'sb0011111100100000;\n  assign DirectLookupTable_1[1728] = 16'sb0011111100100000;\n  assign DirectLookupTable_1[1729] = 16'sb0011111100011111;\n  assign DirectLookupTable_1[1730] = 16'sb0011111100011111;\n  assign DirectLookupTable_1[1731] = 16'sb0011111100011111;\n  assign DirectLookupTable_1[1732] = 16'sb0011111100011111;\n  assign DirectLookupTable_1[1733] = 16'sb0011111100011110;\n  assign DirectLookupTable_1[1734] = 16'sb0011111100011110;\n  assign DirectLookupTable_1[1735] = 16'sb0011111100011110;\n  assign DirectLookupTable_1[1736] = 16'sb0011111100011110;\n  assign DirectLookupTable_1[1737] = 16'sb0011111100011101;\n  assign DirectLookupTable_1[1738] = 16'sb0011111100011101;\n  assign DirectLookupTable_1[1739] = 16'sb0011111100011101;\n  assign DirectLookupTable_1[1740] = 16'sb0011111100011101;\n  assign DirectLookupTable_1[1741] = 16'sb0011111100011100;\n  assign DirectLookupTable_1[1742] = 16'sb0011111100011100;\n  assign DirectLookupTable_1[1743] = 16'sb0011111100011100;\n  assign DirectLookupTable_1[1744] = 16'sb0011111100011100;\n  assign DirectLookupTable_1[1745] = 16'sb0011111100011011;\n  assign DirectLookupTable_1[1746] = 16'sb0011111100011011;\n  assign DirectLookupTable_1[1747] = 16'sb0011111100011011;\n  assign DirectLookupTable_1[1748] = 16'sb0011111100011010;\n  assign DirectLookupTable_1[1749] = 16'sb0011111100011010;\n  assign DirectLookupTable_1[1750] = 16'sb0011111100011010;\n  assign DirectLookupTable_1[1751] = 16'sb0011111100011010;\n  assign DirectLookupTable_1[1752] = 16'sb0011111100011001;\n  assign DirectLookupTable_1[1753] = 16'sb0011111100011001;\n  assign DirectLookupTable_1[1754] = 16'sb0011111100011001;\n  assign DirectLookupTable_1[1755] = 16'sb0011111100011001;\n  assign DirectLookupTable_1[1756] = 16'sb0011111100011000;\n  assign DirectLookupTable_1[1757] = 16'sb0011111100011000;\n  assign DirectLookupTable_1[1758] = 16'sb0011111100011000;\n  assign DirectLookupTable_1[1759] = 16'sb0011111100011000;\n  assign DirectLookupTable_1[1760] = 16'sb0011111100010111;\n  assign DirectLookupTable_1[1761] = 16'sb0011111100010111;\n  assign DirectLookupTable_1[1762] = 16'sb0011111100010111;\n  assign DirectLookupTable_1[1763] = 16'sb0011111100010111;\n  assign DirectLookupTable_1[1764] = 16'sb0011111100010110;\n  assign DirectLookupTable_1[1765] = 16'sb0011111100010110;\n  assign DirectLookupTable_1[1766] = 16'sb0011111100010110;\n  assign DirectLookupTable_1[1767] = 16'sb0011111100010101;\n  assign DirectLookupTable_1[1768] = 16'sb0011111100010101;\n  assign DirectLookupTable_1[1769] = 16'sb0011111100010101;\n  assign DirectLookupTable_1[1770] = 16'sb0011111100010101;\n  assign DirectLookupTable_1[1771] = 16'sb0011111100010100;\n  assign DirectLookupTable_1[1772] = 16'sb0011111100010100;\n  assign DirectLookupTable_1[1773] = 16'sb0011111100010100;\n  assign DirectLookupTable_1[1774] = 16'sb0011111100010100;\n  assign DirectLookupTable_1[1775] = 16'sb0011111100010011;\n  assign DirectLookupTable_1[1776] = 16'sb0011111100010011;\n  assign DirectLookupTable_1[1777] = 16'sb0011111100010011;\n  assign DirectLookupTable_1[1778] = 16'sb0011111100010011;\n  assign DirectLookupTable_1[1779] = 16'sb0011111100010010;\n  assign DirectLookupTable_1[1780] = 16'sb0011111100010010;\n  assign DirectLookupTable_1[1781] = 16'sb0011111100010010;\n  assign DirectLookupTable_1[1782] = 16'sb0011111100010001;\n  assign DirectLookupTable_1[1783] = 16'sb0011111100010001;\n  assign DirectLookupTable_1[1784] = 16'sb0011111100010001;\n  assign DirectLookupTable_1[1785] = 16'sb0011111100010001;\n  assign DirectLookupTable_1[1786] = 16'sb0011111100010000;\n  assign DirectLookupTable_1[1787] = 16'sb0011111100010000;\n  assign DirectLookupTable_1[1788] = 16'sb0011111100010000;\n  assign DirectLookupTable_1[1789] = 16'sb0011111100010000;\n  assign DirectLookupTable_1[1790] = 16'sb0011111100001111;\n  assign DirectLookupTable_1[1791] = 16'sb0011111100001111;\n  assign DirectLookupTable_1[1792] = 16'sb0011111100001111;\n  assign DirectLookupTable_1[1793] = 16'sb0011111100001111;\n  assign DirectLookupTable_1[1794] = 16'sb0011111100001110;\n  assign DirectLookupTable_1[1795] = 16'sb0011111100001110;\n  assign DirectLookupTable_1[1796] = 16'sb0011111100001110;\n  assign DirectLookupTable_1[1797] = 16'sb0011111100001101;\n  assign DirectLookupTable_1[1798] = 16'sb0011111100001101;\n  assign DirectLookupTable_1[1799] = 16'sb0011111100001101;\n  assign DirectLookupTable_1[1800] = 16'sb0011111100001101;\n  assign DirectLookupTable_1[1801] = 16'sb0011111100001100;\n  assign DirectLookupTable_1[1802] = 16'sb0011111100001100;\n  assign DirectLookupTable_1[1803] = 16'sb0011111100001100;\n  assign DirectLookupTable_1[1804] = 16'sb0011111100001100;\n  assign DirectLookupTable_1[1805] = 16'sb0011111100001011;\n  assign DirectLookupTable_1[1806] = 16'sb0011111100001011;\n  assign DirectLookupTable_1[1807] = 16'sb0011111100001011;\n  assign DirectLookupTable_1[1808] = 16'sb0011111100001010;\n  assign DirectLookupTable_1[1809] = 16'sb0011111100001010;\n  assign DirectLookupTable_1[1810] = 16'sb0011111100001010;\n  assign DirectLookupTable_1[1811] = 16'sb0011111100001010;\n  assign DirectLookupTable_1[1812] = 16'sb0011111100001001;\n  assign DirectLookupTable_1[1813] = 16'sb0011111100001001;\n  assign DirectLookupTable_1[1814] = 16'sb0011111100001001;\n  assign DirectLookupTable_1[1815] = 16'sb0011111100001001;\n  assign DirectLookupTable_1[1816] = 16'sb0011111100001000;\n  assign DirectLookupTable_1[1817] = 16'sb0011111100001000;\n  assign DirectLookupTable_1[1818] = 16'sb0011111100001000;\n  assign DirectLookupTable_1[1819] = 16'sb0011111100000111;\n  assign DirectLookupTable_1[1820] = 16'sb0011111100000111;\n  assign DirectLookupTable_1[1821] = 16'sb0011111100000111;\n  assign DirectLookupTable_1[1822] = 16'sb0011111100000111;\n  assign DirectLookupTable_1[1823] = 16'sb0011111100000110;\n  assign DirectLookupTable_1[1824] = 16'sb0011111100000110;\n  assign DirectLookupTable_1[1825] = 16'sb0011111100000110;\n  assign DirectLookupTable_1[1826] = 16'sb0011111100000110;\n  assign DirectLookupTable_1[1827] = 16'sb0011111100000101;\n  assign DirectLookupTable_1[1828] = 16'sb0011111100000101;\n  assign DirectLookupTable_1[1829] = 16'sb0011111100000101;\n  assign DirectLookupTable_1[1830] = 16'sb0011111100000100;\n  assign DirectLookupTable_1[1831] = 16'sb0011111100000100;\n  assign DirectLookupTable_1[1832] = 16'sb0011111100000100;\n  assign DirectLookupTable_1[1833] = 16'sb0011111100000100;\n  assign DirectLookupTable_1[1834] = 16'sb0011111100000011;\n  assign DirectLookupTable_1[1835] = 16'sb0011111100000011;\n  assign DirectLookupTable_1[1836] = 16'sb0011111100000011;\n  assign DirectLookupTable_1[1837] = 16'sb0011111100000011;\n  assign DirectLookupTable_1[1838] = 16'sb0011111100000010;\n  assign DirectLookupTable_1[1839] = 16'sb0011111100000010;\n  assign DirectLookupTable_1[1840] = 16'sb0011111100000010;\n  assign DirectLookupTable_1[1841] = 16'sb0011111100000001;\n  assign DirectLookupTable_1[1842] = 16'sb0011111100000001;\n  assign DirectLookupTable_1[1843] = 16'sb0011111100000001;\n  assign DirectLookupTable_1[1844] = 16'sb0011111100000001;\n  assign DirectLookupTable_1[1845] = 16'sb0011111100000000;\n  assign DirectLookupTable_1[1846] = 16'sb0011111100000000;\n  assign DirectLookupTable_1[1847] = 16'sb0011111100000000;\n  assign DirectLookupTable_1[1848] = 16'sb0011111100000000;\n  assign DirectLookupTable_1[1849] = 16'sb0011111011111111;\n  assign DirectLookupTable_1[1850] = 16'sb0011111011111111;\n  assign DirectLookupTable_1[1851] = 16'sb0011111011111111;\n  assign DirectLookupTable_1[1852] = 16'sb0011111011111110;\n  assign DirectLookupTable_1[1853] = 16'sb0011111011111110;\n  assign DirectLookupTable_1[1854] = 16'sb0011111011111110;\n  assign DirectLookupTable_1[1855] = 16'sb0011111011111110;\n  assign DirectLookupTable_1[1856] = 16'sb0011111011111101;\n  assign DirectLookupTable_1[1857] = 16'sb0011111011111101;\n  assign DirectLookupTable_1[1858] = 16'sb0011111011111101;\n  assign DirectLookupTable_1[1859] = 16'sb0011111011111100;\n  assign DirectLookupTable_1[1860] = 16'sb0011111011111100;\n  assign DirectLookupTable_1[1861] = 16'sb0011111011111100;\n  assign DirectLookupTable_1[1862] = 16'sb0011111011111100;\n  assign DirectLookupTable_1[1863] = 16'sb0011111011111011;\n  assign DirectLookupTable_1[1864] = 16'sb0011111011111011;\n  assign DirectLookupTable_1[1865] = 16'sb0011111011111011;\n  assign DirectLookupTable_1[1866] = 16'sb0011111011111011;\n  assign DirectLookupTable_1[1867] = 16'sb0011111011111010;\n  assign DirectLookupTable_1[1868] = 16'sb0011111011111010;\n  assign DirectLookupTable_1[1869] = 16'sb0011111011111010;\n  assign DirectLookupTable_1[1870] = 16'sb0011111011111001;\n  assign DirectLookupTable_1[1871] = 16'sb0011111011111001;\n  assign DirectLookupTable_1[1872] = 16'sb0011111011111001;\n  assign DirectLookupTable_1[1873] = 16'sb0011111011111001;\n  assign DirectLookupTable_1[1874] = 16'sb0011111011111000;\n  assign DirectLookupTable_1[1875] = 16'sb0011111011111000;\n  assign DirectLookupTable_1[1876] = 16'sb0011111011111000;\n  assign DirectLookupTable_1[1877] = 16'sb0011111011110111;\n  assign DirectLookupTable_1[1878] = 16'sb0011111011110111;\n  assign DirectLookupTable_1[1879] = 16'sb0011111011110111;\n  assign DirectLookupTable_1[1880] = 16'sb0011111011110111;\n  assign DirectLookupTable_1[1881] = 16'sb0011111011110110;\n  assign DirectLookupTable_1[1882] = 16'sb0011111011110110;\n  assign DirectLookupTable_1[1883] = 16'sb0011111011110110;\n  assign DirectLookupTable_1[1884] = 16'sb0011111011110101;\n  assign DirectLookupTable_1[1885] = 16'sb0011111011110101;\n  assign DirectLookupTable_1[1886] = 16'sb0011111011110101;\n  assign DirectLookupTable_1[1887] = 16'sb0011111011110101;\n  assign DirectLookupTable_1[1888] = 16'sb0011111011110100;\n  assign DirectLookupTable_1[1889] = 16'sb0011111011110100;\n  assign DirectLookupTable_1[1890] = 16'sb0011111011110100;\n  assign DirectLookupTable_1[1891] = 16'sb0011111011110011;\n  assign DirectLookupTable_1[1892] = 16'sb0011111011110011;\n  assign DirectLookupTable_1[1893] = 16'sb0011111011110011;\n  assign DirectLookupTable_1[1894] = 16'sb0011111011110011;\n  assign DirectLookupTable_1[1895] = 16'sb0011111011110010;\n  assign DirectLookupTable_1[1896] = 16'sb0011111011110010;\n  assign DirectLookupTable_1[1897] = 16'sb0011111011110010;\n  assign DirectLookupTable_1[1898] = 16'sb0011111011110001;\n  assign DirectLookupTable_1[1899] = 16'sb0011111011110001;\n  assign DirectLookupTable_1[1900] = 16'sb0011111011110001;\n  assign DirectLookupTable_1[1901] = 16'sb0011111011110001;\n  assign DirectLookupTable_1[1902] = 16'sb0011111011110000;\n  assign DirectLookupTable_1[1903] = 16'sb0011111011110000;\n  assign DirectLookupTable_1[1904] = 16'sb0011111011110000;\n  assign DirectLookupTable_1[1905] = 16'sb0011111011101111;\n  assign DirectLookupTable_1[1906] = 16'sb0011111011101111;\n  assign DirectLookupTable_1[1907] = 16'sb0011111011101111;\n  assign DirectLookupTable_1[1908] = 16'sb0011111011101111;\n  assign DirectLookupTable_1[1909] = 16'sb0011111011101110;\n  assign DirectLookupTable_1[1910] = 16'sb0011111011101110;\n  assign DirectLookupTable_1[1911] = 16'sb0011111011101110;\n  assign DirectLookupTable_1[1912] = 16'sb0011111011101101;\n  assign DirectLookupTable_1[1913] = 16'sb0011111011101101;\n  assign DirectLookupTable_1[1914] = 16'sb0011111011101101;\n  assign DirectLookupTable_1[1915] = 16'sb0011111011101101;\n  assign DirectLookupTable_1[1916] = 16'sb0011111011101100;\n  assign DirectLookupTable_1[1917] = 16'sb0011111011101100;\n  assign DirectLookupTable_1[1918] = 16'sb0011111011101100;\n  assign DirectLookupTable_1[1919] = 16'sb0011111011101011;\n  assign DirectLookupTable_1[1920] = 16'sb0011111011101011;\n  assign DirectLookupTable_1[1921] = 16'sb0011111011101011;\n  assign DirectLookupTable_1[1922] = 16'sb0011111011101011;\n  assign DirectLookupTable_1[1923] = 16'sb0011111011101010;\n  assign DirectLookupTable_1[1924] = 16'sb0011111011101010;\n  assign DirectLookupTable_1[1925] = 16'sb0011111011101010;\n  assign DirectLookupTable_1[1926] = 16'sb0011111011101001;\n  assign DirectLookupTable_1[1927] = 16'sb0011111011101001;\n  assign DirectLookupTable_1[1928] = 16'sb0011111011101001;\n  assign DirectLookupTable_1[1929] = 16'sb0011111011101001;\n  assign DirectLookupTable_1[1930] = 16'sb0011111011101000;\n  assign DirectLookupTable_1[1931] = 16'sb0011111011101000;\n  assign DirectLookupTable_1[1932] = 16'sb0011111011101000;\n  assign DirectLookupTable_1[1933] = 16'sb0011111011100111;\n  assign DirectLookupTable_1[1934] = 16'sb0011111011100111;\n  assign DirectLookupTable_1[1935] = 16'sb0011111011100111;\n  assign DirectLookupTable_1[1936] = 16'sb0011111011100111;\n  assign DirectLookupTable_1[1937] = 16'sb0011111011100110;\n  assign DirectLookupTable_1[1938] = 16'sb0011111011100110;\n  assign DirectLookupTable_1[1939] = 16'sb0011111011100110;\n  assign DirectLookupTable_1[1940] = 16'sb0011111011100101;\n  assign DirectLookupTable_1[1941] = 16'sb0011111011100101;\n  assign DirectLookupTable_1[1942] = 16'sb0011111011100101;\n  assign DirectLookupTable_1[1943] = 16'sb0011111011100101;\n  assign DirectLookupTable_1[1944] = 16'sb0011111011100100;\n  assign DirectLookupTable_1[1945] = 16'sb0011111011100100;\n  assign DirectLookupTable_1[1946] = 16'sb0011111011100100;\n  assign DirectLookupTable_1[1947] = 16'sb0011111011100011;\n  assign DirectLookupTable_1[1948] = 16'sb0011111011100011;\n  assign DirectLookupTable_1[1949] = 16'sb0011111011100011;\n  assign DirectLookupTable_1[1950] = 16'sb0011111011100011;\n  assign DirectLookupTable_1[1951] = 16'sb0011111011100010;\n  assign DirectLookupTable_1[1952] = 16'sb0011111011100010;\n  assign DirectLookupTable_1[1953] = 16'sb0011111011100010;\n  assign DirectLookupTable_1[1954] = 16'sb0011111011100001;\n  assign DirectLookupTable_1[1955] = 16'sb0011111011100001;\n  assign DirectLookupTable_1[1956] = 16'sb0011111011100001;\n  assign DirectLookupTable_1[1957] = 16'sb0011111011100000;\n  assign DirectLookupTable_1[1958] = 16'sb0011111011100000;\n  assign DirectLookupTable_1[1959] = 16'sb0011111011100000;\n  assign DirectLookupTable_1[1960] = 16'sb0011111011100000;\n  assign DirectLookupTable_1[1961] = 16'sb0011111011011111;\n  assign DirectLookupTable_1[1962] = 16'sb0011111011011111;\n  assign DirectLookupTable_1[1963] = 16'sb0011111011011111;\n  assign DirectLookupTable_1[1964] = 16'sb0011111011011110;\n  assign DirectLookupTable_1[1965] = 16'sb0011111011011110;\n  assign DirectLookupTable_1[1966] = 16'sb0011111011011110;\n  assign DirectLookupTable_1[1967] = 16'sb0011111011011110;\n  assign DirectLookupTable_1[1968] = 16'sb0011111011011101;\n  assign DirectLookupTable_1[1969] = 16'sb0011111011011101;\n  assign DirectLookupTable_1[1970] = 16'sb0011111011011101;\n  assign DirectLookupTable_1[1971] = 16'sb0011111011011100;\n  assign DirectLookupTable_1[1972] = 16'sb0011111011011100;\n  assign DirectLookupTable_1[1973] = 16'sb0011111011011100;\n  assign DirectLookupTable_1[1974] = 16'sb0011111011011011;\n  assign DirectLookupTable_1[1975] = 16'sb0011111011011011;\n  assign DirectLookupTable_1[1976] = 16'sb0011111011011011;\n  assign DirectLookupTable_1[1977] = 16'sb0011111011011011;\n  assign DirectLookupTable_1[1978] = 16'sb0011111011011010;\n  assign DirectLookupTable_1[1979] = 16'sb0011111011011010;\n  assign DirectLookupTable_1[1980] = 16'sb0011111011011010;\n  assign DirectLookupTable_1[1981] = 16'sb0011111011011001;\n  assign DirectLookupTable_1[1982] = 16'sb0011111011011001;\n  assign DirectLookupTable_1[1983] = 16'sb0011111011011001;\n  assign DirectLookupTable_1[1984] = 16'sb0011111011011000;\n  assign DirectLookupTable_1[1985] = 16'sb0011111011011000;\n  assign DirectLookupTable_1[1986] = 16'sb0011111011011000;\n  assign DirectLookupTable_1[1987] = 16'sb0011111011011000;\n  assign DirectLookupTable_1[1988] = 16'sb0011111011010111;\n  assign DirectLookupTable_1[1989] = 16'sb0011111011010111;\n  assign DirectLookupTable_1[1990] = 16'sb0011111011010111;\n  assign DirectLookupTable_1[1991] = 16'sb0011111011010110;\n  assign DirectLookupTable_1[1992] = 16'sb0011111011010110;\n  assign DirectLookupTable_1[1993] = 16'sb0011111011010110;\n  assign DirectLookupTable_1[1994] = 16'sb0011111011010110;\n  assign DirectLookupTable_1[1995] = 16'sb0011111011010101;\n  assign DirectLookupTable_1[1996] = 16'sb0011111011010101;\n  assign DirectLookupTable_1[1997] = 16'sb0011111011010101;\n  assign DirectLookupTable_1[1998] = 16'sb0011111011010100;\n  assign DirectLookupTable_1[1999] = 16'sb0011111011010100;\n  assign DirectLookupTable_1[2000] = 16'sb0011111011010100;\n  assign DirectLookupTable_1[2001] = 16'sb0011111011010011;\n  assign DirectLookupTable_1[2002] = 16'sb0011111011010011;\n  assign DirectLookupTable_1[2003] = 16'sb0011111011010011;\n  assign DirectLookupTable_1[2004] = 16'sb0011111011010011;\n  assign DirectLookupTable_1[2005] = 16'sb0011111011010010;\n  assign DirectLookupTable_1[2006] = 16'sb0011111011010010;\n  assign DirectLookupTable_1[2007] = 16'sb0011111011010010;\n  assign DirectLookupTable_1[2008] = 16'sb0011111011010001;\n  assign DirectLookupTable_1[2009] = 16'sb0011111011010001;\n  assign DirectLookupTable_1[2010] = 16'sb0011111011010001;\n  assign DirectLookupTable_1[2011] = 16'sb0011111011010000;\n  assign DirectLookupTable_1[2012] = 16'sb0011111011010000;\n  assign DirectLookupTable_1[2013] = 16'sb0011111011010000;\n  assign DirectLookupTable_1[2014] = 16'sb0011111011010000;\n  assign DirectLookupTable_1[2015] = 16'sb0011111011001111;\n  assign DirectLookupTable_1[2016] = 16'sb0011111011001111;\n  assign DirectLookupTable_1[2017] = 16'sb0011111011001111;\n  assign DirectLookupTable_1[2018] = 16'sb0011111011001110;\n  assign DirectLookupTable_1[2019] = 16'sb0011111011001110;\n  assign DirectLookupTable_1[2020] = 16'sb0011111011001110;\n  assign DirectLookupTable_1[2021] = 16'sb0011111011001101;\n  assign DirectLookupTable_1[2022] = 16'sb0011111011001101;\n  assign DirectLookupTable_1[2023] = 16'sb0011111011001101;\n  assign DirectLookupTable_1[2024] = 16'sb0011111011001100;\n  assign DirectLookupTable_1[2025] = 16'sb0011111011001100;\n  assign DirectLookupTable_1[2026] = 16'sb0011111011001100;\n  assign DirectLookupTable_1[2027] = 16'sb0011111011001100;\n  assign DirectLookupTable_1[2028] = 16'sb0011111011001011;\n  assign DirectLookupTable_1[2029] = 16'sb0011111011001011;\n  assign DirectLookupTable_1[2030] = 16'sb0011111011001011;\n  assign DirectLookupTable_1[2031] = 16'sb0011111011001010;\n  assign DirectLookupTable_1[2032] = 16'sb0011111011001010;\n  assign DirectLookupTable_1[2033] = 16'sb0011111011001010;\n  assign DirectLookupTable_1[2034] = 16'sb0011111011001001;\n  assign DirectLookupTable_1[2035] = 16'sb0011111011001001;\n  assign DirectLookupTable_1[2036] = 16'sb0011111011001001;\n  assign DirectLookupTable_1[2037] = 16'sb0011111011001001;\n  assign DirectLookupTable_1[2038] = 16'sb0011111011001000;\n  assign DirectLookupTable_1[2039] = 16'sb0011111011001000;\n  assign DirectLookupTable_1[2040] = 16'sb0011111011001000;\n  assign DirectLookupTable_1[2041] = 16'sb0011111011000111;\n  assign DirectLookupTable_1[2042] = 16'sb0011111011000111;\n  assign DirectLookupTable_1[2043] = 16'sb0011111011000111;\n  assign DirectLookupTable_1[2044] = 16'sb0011111011000110;\n  assign DirectLookupTable_1[2045] = 16'sb0011111011000110;\n  assign DirectLookupTable_1[2046] = 16'sb0011111011000110;\n  assign DirectLookupTable_1[2047] = 16'sb0011111011000101;\n  assign DirectLookupTable_1[2048] = 16'sb0011111011000101;\n  assign DirectLookupTable_1[2049] = 16'sb0011111011000101;\n  assign DirectLookupTable_1[2050] = 16'sb0011111011000101;\n  assign DirectLookupTable_1[2051] = 16'sb0011111011000100;\n  assign DirectLookupTable_1[2052] = 16'sb0011111011000100;\n  assign DirectLookupTable_1[2053] = 16'sb0011111011000100;\n  assign DirectLookupTable_1[2054] = 16'sb0011111011000011;\n  assign DirectLookupTable_1[2055] = 16'sb0011111011000011;\n  assign DirectLookupTable_1[2056] = 16'sb0011111011000011;\n  assign DirectLookupTable_1[2057] = 16'sb0011111011000010;\n  assign DirectLookupTable_1[2058] = 16'sb0011111011000010;\n  assign DirectLookupTable_1[2059] = 16'sb0011111011000010;\n  assign DirectLookupTable_1[2060] = 16'sb0011111011000001;\n  assign DirectLookupTable_1[2061] = 16'sb0011111011000001;\n  assign DirectLookupTable_1[2062] = 16'sb0011111011000001;\n  assign DirectLookupTable_1[2063] = 16'sb0011111011000001;\n  assign DirectLookupTable_1[2064] = 16'sb0011111011000000;\n  assign DirectLookupTable_1[2065] = 16'sb0011111011000000;\n  assign DirectLookupTable_1[2066] = 16'sb0011111011000000;\n  assign DirectLookupTable_1[2067] = 16'sb0011111010111111;\n  assign DirectLookupTable_1[2068] = 16'sb0011111010111111;\n  assign DirectLookupTable_1[2069] = 16'sb0011111010111111;\n  assign DirectLookupTable_1[2070] = 16'sb0011111010111110;\n  assign DirectLookupTable_1[2071] = 16'sb0011111010111110;\n  assign DirectLookupTable_1[2072] = 16'sb0011111010111110;\n  assign DirectLookupTable_1[2073] = 16'sb0011111010111101;\n  assign DirectLookupTable_1[2074] = 16'sb0011111010111101;\n  assign DirectLookupTable_1[2075] = 16'sb0011111010111101;\n  assign DirectLookupTable_1[2076] = 16'sb0011111010111101;\n  assign DirectLookupTable_1[2077] = 16'sb0011111010111100;\n  assign DirectLookupTable_1[2078] = 16'sb0011111010111100;\n  assign DirectLookupTable_1[2079] = 16'sb0011111010111100;\n  assign DirectLookupTable_1[2080] = 16'sb0011111010111011;\n  assign DirectLookupTable_1[2081] = 16'sb0011111010111011;\n  assign DirectLookupTable_1[2082] = 16'sb0011111010111011;\n  assign DirectLookupTable_1[2083] = 16'sb0011111010111010;\n  assign DirectLookupTable_1[2084] = 16'sb0011111010111010;\n  assign DirectLookupTable_1[2085] = 16'sb0011111010111010;\n  assign DirectLookupTable_1[2086] = 16'sb0011111010111001;\n  assign DirectLookupTable_1[2087] = 16'sb0011111010111001;\n  assign DirectLookupTable_1[2088] = 16'sb0011111010111001;\n  assign DirectLookupTable_1[2089] = 16'sb0011111010111000;\n  assign DirectLookupTable_1[2090] = 16'sb0011111010111000;\n  assign DirectLookupTable_1[2091] = 16'sb0011111010111000;\n  assign DirectLookupTable_1[2092] = 16'sb0011111010111000;\n  assign DirectLookupTable_1[2093] = 16'sb0011111010110111;\n  assign DirectLookupTable_1[2094] = 16'sb0011111010110111;\n  assign DirectLookupTable_1[2095] = 16'sb0011111010110111;\n  assign DirectLookupTable_1[2096] = 16'sb0011111010110110;\n  assign DirectLookupTable_1[2097] = 16'sb0011111010110110;\n  assign DirectLookupTable_1[2098] = 16'sb0011111010110110;\n  assign DirectLookupTable_1[2099] = 16'sb0011111010110101;\n  assign DirectLookupTable_1[2100] = 16'sb0011111010110101;\n  assign DirectLookupTable_1[2101] = 16'sb0011111010110101;\n  assign DirectLookupTable_1[2102] = 16'sb0011111010110100;\n  assign DirectLookupTable_1[2103] = 16'sb0011111010110100;\n  assign DirectLookupTable_1[2104] = 16'sb0011111010110100;\n  assign DirectLookupTable_1[2105] = 16'sb0011111010110011;\n  assign DirectLookupTable_1[2106] = 16'sb0011111010110011;\n  assign DirectLookupTable_1[2107] = 16'sb0011111010110011;\n  assign DirectLookupTable_1[2108] = 16'sb0011111010110011;\n  assign DirectLookupTable_1[2109] = 16'sb0011111010110010;\n  assign DirectLookupTable_1[2110] = 16'sb0011111010110010;\n  assign DirectLookupTable_1[2111] = 16'sb0011111010110010;\n  assign DirectLookupTable_1[2112] = 16'sb0011111010110001;\n  assign DirectLookupTable_1[2113] = 16'sb0011111010110001;\n  assign DirectLookupTable_1[2114] = 16'sb0011111010110001;\n  assign DirectLookupTable_1[2115] = 16'sb0011111010110000;\n  assign DirectLookupTable_1[2116] = 16'sb0011111010110000;\n  assign DirectLookupTable_1[2117] = 16'sb0011111010110000;\n  assign DirectLookupTable_1[2118] = 16'sb0011111010101111;\n  assign DirectLookupTable_1[2119] = 16'sb0011111010101111;\n  assign DirectLookupTable_1[2120] = 16'sb0011111010101111;\n  assign DirectLookupTable_1[2121] = 16'sb0011111010101110;\n  assign DirectLookupTable_1[2122] = 16'sb0011111010101110;\n  assign DirectLookupTable_1[2123] = 16'sb0011111010101110;\n  assign DirectLookupTable_1[2124] = 16'sb0011111010101101;\n  assign DirectLookupTable_1[2125] = 16'sb0011111010101101;\n  assign DirectLookupTable_1[2126] = 16'sb0011111010101101;\n  assign DirectLookupTable_1[2127] = 16'sb0011111010101101;\n  assign DirectLookupTable_1[2128] = 16'sb0011111010101100;\n  assign DirectLookupTable_1[2129] = 16'sb0011111010101100;\n  assign DirectLookupTable_1[2130] = 16'sb0011111010101100;\n  assign DirectLookupTable_1[2131] = 16'sb0011111010101011;\n  assign DirectLookupTable_1[2132] = 16'sb0011111010101011;\n  assign DirectLookupTable_1[2133] = 16'sb0011111010101011;\n  assign DirectLookupTable_1[2134] = 16'sb0011111010101010;\n  assign DirectLookupTable_1[2135] = 16'sb0011111010101010;\n  assign DirectLookupTable_1[2136] = 16'sb0011111010101010;\n  assign DirectLookupTable_1[2137] = 16'sb0011111010101001;\n  assign DirectLookupTable_1[2138] = 16'sb0011111010101001;\n  assign DirectLookupTable_1[2139] = 16'sb0011111010101001;\n  assign DirectLookupTable_1[2140] = 16'sb0011111010101000;\n  assign DirectLookupTable_1[2141] = 16'sb0011111010101000;\n  assign DirectLookupTable_1[2142] = 16'sb0011111010101000;\n  assign DirectLookupTable_1[2143] = 16'sb0011111010100111;\n  assign DirectLookupTable_1[2144] = 16'sb0011111010100111;\n  assign DirectLookupTable_1[2145] = 16'sb0011111010100111;\n  assign DirectLookupTable_1[2146] = 16'sb0011111010100110;\n  assign DirectLookupTable_1[2147] = 16'sb0011111010100110;\n  assign DirectLookupTable_1[2148] = 16'sb0011111010100110;\n  assign DirectLookupTable_1[2149] = 16'sb0011111010100101;\n  assign DirectLookupTable_1[2150] = 16'sb0011111010100101;\n  assign DirectLookupTable_1[2151] = 16'sb0011111010100101;\n  assign DirectLookupTable_1[2152] = 16'sb0011111010100101;\n  assign DirectLookupTable_1[2153] = 16'sb0011111010100100;\n  assign DirectLookupTable_1[2154] = 16'sb0011111010100100;\n  assign DirectLookupTable_1[2155] = 16'sb0011111010100100;\n  assign DirectLookupTable_1[2156] = 16'sb0011111010100011;\n  assign DirectLookupTable_1[2157] = 16'sb0011111010100011;\n  assign DirectLookupTable_1[2158] = 16'sb0011111010100011;\n  assign DirectLookupTable_1[2159] = 16'sb0011111010100010;\n  assign DirectLookupTable_1[2160] = 16'sb0011111010100010;\n  assign DirectLookupTable_1[2161] = 16'sb0011111010100010;\n  assign DirectLookupTable_1[2162] = 16'sb0011111010100001;\n  assign DirectLookupTable_1[2163] = 16'sb0011111010100001;\n  assign DirectLookupTable_1[2164] = 16'sb0011111010100001;\n  assign DirectLookupTable_1[2165] = 16'sb0011111010100000;\n  assign DirectLookupTable_1[2166] = 16'sb0011111010100000;\n  assign DirectLookupTable_1[2167] = 16'sb0011111010100000;\n  assign DirectLookupTable_1[2168] = 16'sb0011111010011111;\n  assign DirectLookupTable_1[2169] = 16'sb0011111010011111;\n  assign DirectLookupTable_1[2170] = 16'sb0011111010011111;\n  assign DirectLookupTable_1[2171] = 16'sb0011111010011110;\n  assign DirectLookupTable_1[2172] = 16'sb0011111010011110;\n  assign DirectLookupTable_1[2173] = 16'sb0011111010011110;\n  assign DirectLookupTable_1[2174] = 16'sb0011111010011101;\n  assign DirectLookupTable_1[2175] = 16'sb0011111010011101;\n  assign DirectLookupTable_1[2176] = 16'sb0011111010011101;\n  assign DirectLookupTable_1[2177] = 16'sb0011111010011100;\n  assign DirectLookupTable_1[2178] = 16'sb0011111010011100;\n  assign DirectLookupTable_1[2179] = 16'sb0011111010011100;\n  assign DirectLookupTable_1[2180] = 16'sb0011111010011011;\n  assign DirectLookupTable_1[2181] = 16'sb0011111010011011;\n  assign DirectLookupTable_1[2182] = 16'sb0011111010011011;\n  assign DirectLookupTable_1[2183] = 16'sb0011111010011010;\n  assign DirectLookupTable_1[2184] = 16'sb0011111010011010;\n  assign DirectLookupTable_1[2185] = 16'sb0011111010011010;\n  assign DirectLookupTable_1[2186] = 16'sb0011111010011001;\n  assign DirectLookupTable_1[2187] = 16'sb0011111010011001;\n  assign DirectLookupTable_1[2188] = 16'sb0011111010011001;\n  assign DirectLookupTable_1[2189] = 16'sb0011111010011001;\n  assign DirectLookupTable_1[2190] = 16'sb0011111010011000;\n  assign DirectLookupTable_1[2191] = 16'sb0011111010011000;\n  assign DirectLookupTable_1[2192] = 16'sb0011111010011000;\n  assign DirectLookupTable_1[2193] = 16'sb0011111010010111;\n  assign DirectLookupTable_1[2194] = 16'sb0011111010010111;\n  assign DirectLookupTable_1[2195] = 16'sb0011111010010111;\n  assign DirectLookupTable_1[2196] = 16'sb0011111010010110;\n  assign DirectLookupTable_1[2197] = 16'sb0011111010010110;\n  assign DirectLookupTable_1[2198] = 16'sb0011111010010110;\n  assign DirectLookupTable_1[2199] = 16'sb0011111010010101;\n  assign DirectLookupTable_1[2200] = 16'sb0011111010010101;\n  assign DirectLookupTable_1[2201] = 16'sb0011111010010101;\n  assign DirectLookupTable_1[2202] = 16'sb0011111010010100;\n  assign DirectLookupTable_1[2203] = 16'sb0011111010010100;\n  assign DirectLookupTable_1[2204] = 16'sb0011111010010100;\n  assign DirectLookupTable_1[2205] = 16'sb0011111010010011;\n  assign DirectLookupTable_1[2206] = 16'sb0011111010010011;\n  assign DirectLookupTable_1[2207] = 16'sb0011111010010011;\n  assign DirectLookupTable_1[2208] = 16'sb0011111010010010;\n  assign DirectLookupTable_1[2209] = 16'sb0011111010010010;\n  assign DirectLookupTable_1[2210] = 16'sb0011111010010010;\n  assign DirectLookupTable_1[2211] = 16'sb0011111010010001;\n  assign DirectLookupTable_1[2212] = 16'sb0011111010010001;\n  assign DirectLookupTable_1[2213] = 16'sb0011111010010001;\n  assign DirectLookupTable_1[2214] = 16'sb0011111010010000;\n  assign DirectLookupTable_1[2215] = 16'sb0011111010010000;\n  assign DirectLookupTable_1[2216] = 16'sb0011111010010000;\n  assign DirectLookupTable_1[2217] = 16'sb0011111010001111;\n  assign DirectLookupTable_1[2218] = 16'sb0011111010001111;\n  assign DirectLookupTable_1[2219] = 16'sb0011111010001111;\n  assign DirectLookupTable_1[2220] = 16'sb0011111010001110;\n  assign DirectLookupTable_1[2221] = 16'sb0011111010001110;\n  assign DirectLookupTable_1[2222] = 16'sb0011111010001110;\n  assign DirectLookupTable_1[2223] = 16'sb0011111010001101;\n  assign DirectLookupTable_1[2224] = 16'sb0011111010001101;\n  assign DirectLookupTable_1[2225] = 16'sb0011111010001101;\n  assign DirectLookupTable_1[2226] = 16'sb0011111010001100;\n  assign DirectLookupTable_1[2227] = 16'sb0011111010001100;\n  assign DirectLookupTable_1[2228] = 16'sb0011111010001100;\n  assign DirectLookupTable_1[2229] = 16'sb0011111010001011;\n  assign DirectLookupTable_1[2230] = 16'sb0011111010001011;\n  assign DirectLookupTable_1[2231] = 16'sb0011111010001011;\n  assign DirectLookupTable_1[2232] = 16'sb0011111010001010;\n  assign DirectLookupTable_1[2233] = 16'sb0011111010001010;\n  assign DirectLookupTable_1[2234] = 16'sb0011111010001010;\n  assign DirectLookupTable_1[2235] = 16'sb0011111010001001;\n  assign DirectLookupTable_1[2236] = 16'sb0011111010001001;\n  assign DirectLookupTable_1[2237] = 16'sb0011111010001001;\n  assign DirectLookupTable_1[2238] = 16'sb0011111010001000;\n  assign DirectLookupTable_1[2239] = 16'sb0011111010001000;\n  assign DirectLookupTable_1[2240] = 16'sb0011111010001000;\n  assign DirectLookupTable_1[2241] = 16'sb0011111010000111;\n  assign DirectLookupTable_1[2242] = 16'sb0011111010000111;\n  assign DirectLookupTable_1[2243] = 16'sb0011111010000111;\n  assign DirectLookupTable_1[2244] = 16'sb0011111010000110;\n  assign DirectLookupTable_1[2245] = 16'sb0011111010000110;\n  assign DirectLookupTable_1[2246] = 16'sb0011111010000110;\n  assign DirectLookupTable_1[2247] = 16'sb0011111010000101;\n  assign DirectLookupTable_1[2248] = 16'sb0011111010000101;\n  assign DirectLookupTable_1[2249] = 16'sb0011111010000101;\n  assign DirectLookupTable_1[2250] = 16'sb0011111010000100;\n  assign DirectLookupTable_1[2251] = 16'sb0011111010000100;\n  assign DirectLookupTable_1[2252] = 16'sb0011111010000100;\n  assign DirectLookupTable_1[2253] = 16'sb0011111010000011;\n  assign DirectLookupTable_1[2254] = 16'sb0011111010000011;\n  assign DirectLookupTable_1[2255] = 16'sb0011111010000011;\n  assign DirectLookupTable_1[2256] = 16'sb0011111010000010;\n  assign DirectLookupTable_1[2257] = 16'sb0011111010000010;\n  assign DirectLookupTable_1[2258] = 16'sb0011111010000010;\n  assign DirectLookupTable_1[2259] = 16'sb0011111010000001;\n  assign DirectLookupTable_1[2260] = 16'sb0011111010000001;\n  assign DirectLookupTable_1[2261] = 16'sb0011111010000001;\n  assign DirectLookupTable_1[2262] = 16'sb0011111010000000;\n  assign DirectLookupTable_1[2263] = 16'sb0011111010000000;\n  assign DirectLookupTable_1[2264] = 16'sb0011111010000000;\n  assign DirectLookupTable_1[2265] = 16'sb0011111001111111;\n  assign DirectLookupTable_1[2266] = 16'sb0011111001111111;\n  assign DirectLookupTable_1[2267] = 16'sb0011111001111111;\n  assign DirectLookupTable_1[2268] = 16'sb0011111001111110;\n  assign DirectLookupTable_1[2269] = 16'sb0011111001111110;\n  assign DirectLookupTable_1[2270] = 16'sb0011111001111110;\n  assign DirectLookupTable_1[2271] = 16'sb0011111001111101;\n  assign DirectLookupTable_1[2272] = 16'sb0011111001111101;\n  assign DirectLookupTable_1[2273] = 16'sb0011111001111101;\n  assign DirectLookupTable_1[2274] = 16'sb0011111001111100;\n  assign DirectLookupTable_1[2275] = 16'sb0011111001111100;\n  assign DirectLookupTable_1[2276] = 16'sb0011111001111011;\n  assign DirectLookupTable_1[2277] = 16'sb0011111001111011;\n  assign DirectLookupTable_1[2278] = 16'sb0011111001111011;\n  assign DirectLookupTable_1[2279] = 16'sb0011111001111010;\n  assign DirectLookupTable_1[2280] = 16'sb0011111001111010;\n  assign DirectLookupTable_1[2281] = 16'sb0011111001111010;\n  assign DirectLookupTable_1[2282] = 16'sb0011111001111001;\n  assign DirectLookupTable_1[2283] = 16'sb0011111001111001;\n  assign DirectLookupTable_1[2284] = 16'sb0011111001111001;\n  assign DirectLookupTable_1[2285] = 16'sb0011111001111000;\n  assign DirectLookupTable_1[2286] = 16'sb0011111001111000;\n  assign DirectLookupTable_1[2287] = 16'sb0011111001111000;\n  assign DirectLookupTable_1[2288] = 16'sb0011111001110111;\n  assign DirectLookupTable_1[2289] = 16'sb0011111001110111;\n  assign DirectLookupTable_1[2290] = 16'sb0011111001110111;\n  assign DirectLookupTable_1[2291] = 16'sb0011111001110110;\n  assign DirectLookupTable_1[2292] = 16'sb0011111001110110;\n  assign DirectLookupTable_1[2293] = 16'sb0011111001110110;\n  assign DirectLookupTable_1[2294] = 16'sb0011111001110101;\n  assign DirectLookupTable_1[2295] = 16'sb0011111001110101;\n  assign DirectLookupTable_1[2296] = 16'sb0011111001110101;\n  assign DirectLookupTable_1[2297] = 16'sb0011111001110100;\n  assign DirectLookupTable_1[2298] = 16'sb0011111001110100;\n  assign DirectLookupTable_1[2299] = 16'sb0011111001110100;\n  assign DirectLookupTable_1[2300] = 16'sb0011111001110011;\n  assign DirectLookupTable_1[2301] = 16'sb0011111001110011;\n  assign DirectLookupTable_1[2302] = 16'sb0011111001110011;\n  assign DirectLookupTable_1[2303] = 16'sb0011111001110010;\n  assign DirectLookupTable_1[2304] = 16'sb0011111001110010;\n  assign DirectLookupTable_1[2305] = 16'sb0011111001110010;\n  assign DirectLookupTable_1[2306] = 16'sb0011111001110001;\n  assign DirectLookupTable_1[2307] = 16'sb0011111001110001;\n  assign DirectLookupTable_1[2308] = 16'sb0011111001110001;\n  assign DirectLookupTable_1[2309] = 16'sb0011111001110000;\n  assign DirectLookupTable_1[2310] = 16'sb0011111001110000;\n  assign DirectLookupTable_1[2311] = 16'sb0011111001101111;\n  assign DirectLookupTable_1[2312] = 16'sb0011111001101111;\n  assign DirectLookupTable_1[2313] = 16'sb0011111001101111;\n  assign DirectLookupTable_1[2314] = 16'sb0011111001101110;\n  assign DirectLookupTable_1[2315] = 16'sb0011111001101110;\n  assign DirectLookupTable_1[2316] = 16'sb0011111001101110;\n  assign DirectLookupTable_1[2317] = 16'sb0011111001101101;\n  assign DirectLookupTable_1[2318] = 16'sb0011111001101101;\n  assign DirectLookupTable_1[2319] = 16'sb0011111001101101;\n  assign DirectLookupTable_1[2320] = 16'sb0011111001101100;\n  assign DirectLookupTable_1[2321] = 16'sb0011111001101100;\n  assign DirectLookupTable_1[2322] = 16'sb0011111001101100;\n  assign DirectLookupTable_1[2323] = 16'sb0011111001101011;\n  assign DirectLookupTable_1[2324] = 16'sb0011111001101011;\n  assign DirectLookupTable_1[2325] = 16'sb0011111001101011;\n  assign DirectLookupTable_1[2326] = 16'sb0011111001101010;\n  assign DirectLookupTable_1[2327] = 16'sb0011111001101010;\n  assign DirectLookupTable_1[2328] = 16'sb0011111001101010;\n  assign DirectLookupTable_1[2329] = 16'sb0011111001101001;\n  assign DirectLookupTable_1[2330] = 16'sb0011111001101001;\n  assign DirectLookupTable_1[2331] = 16'sb0011111001101001;\n  assign DirectLookupTable_1[2332] = 16'sb0011111001101000;\n  assign DirectLookupTable_1[2333] = 16'sb0011111001101000;\n  assign DirectLookupTable_1[2334] = 16'sb0011111001101000;\n  assign DirectLookupTable_1[2335] = 16'sb0011111001100111;\n  assign DirectLookupTable_1[2336] = 16'sb0011111001100111;\n  assign DirectLookupTable_1[2337] = 16'sb0011111001100110;\n  assign DirectLookupTable_1[2338] = 16'sb0011111001100110;\n  assign DirectLookupTable_1[2339] = 16'sb0011111001100110;\n  assign DirectLookupTable_1[2340] = 16'sb0011111001100101;\n  assign DirectLookupTable_1[2341] = 16'sb0011111001100101;\n  assign DirectLookupTable_1[2342] = 16'sb0011111001100101;\n  assign DirectLookupTable_1[2343] = 16'sb0011111001100100;\n  assign DirectLookupTable_1[2344] = 16'sb0011111001100100;\n  assign DirectLookupTable_1[2345] = 16'sb0011111001100100;\n  assign DirectLookupTable_1[2346] = 16'sb0011111001100011;\n  assign DirectLookupTable_1[2347] = 16'sb0011111001100011;\n  assign DirectLookupTable_1[2348] = 16'sb0011111001100011;\n  assign DirectLookupTable_1[2349] = 16'sb0011111001100010;\n  assign DirectLookupTable_1[2350] = 16'sb0011111001100010;\n  assign DirectLookupTable_1[2351] = 16'sb0011111001100010;\n  assign DirectLookupTable_1[2352] = 16'sb0011111001100001;\n  assign DirectLookupTable_1[2353] = 16'sb0011111001100001;\n  assign DirectLookupTable_1[2354] = 16'sb0011111001100001;\n  assign DirectLookupTable_1[2355] = 16'sb0011111001100000;\n  assign DirectLookupTable_1[2356] = 16'sb0011111001100000;\n  assign DirectLookupTable_1[2357] = 16'sb0011111001011111;\n  assign DirectLookupTable_1[2358] = 16'sb0011111001011111;\n  assign DirectLookupTable_1[2359] = 16'sb0011111001011111;\n  assign DirectLookupTable_1[2360] = 16'sb0011111001011110;\n  assign DirectLookupTable_1[2361] = 16'sb0011111001011110;\n  assign DirectLookupTable_1[2362] = 16'sb0011111001011110;\n  assign DirectLookupTable_1[2363] = 16'sb0011111001011101;\n  assign DirectLookupTable_1[2364] = 16'sb0011111001011101;\n  assign DirectLookupTable_1[2365] = 16'sb0011111001011101;\n  assign DirectLookupTable_1[2366] = 16'sb0011111001011100;\n  assign DirectLookupTable_1[2367] = 16'sb0011111001011100;\n  assign DirectLookupTable_1[2368] = 16'sb0011111001011100;\n  assign DirectLookupTable_1[2369] = 16'sb0011111001011011;\n  assign DirectLookupTable_1[2370] = 16'sb0011111001011011;\n  assign DirectLookupTable_1[2371] = 16'sb0011111001011011;\n  assign DirectLookupTable_1[2372] = 16'sb0011111001011010;\n  assign DirectLookupTable_1[2373] = 16'sb0011111001011010;\n  assign DirectLookupTable_1[2374] = 16'sb0011111001011001;\n  assign DirectLookupTable_1[2375] = 16'sb0011111001011001;\n  assign DirectLookupTable_1[2376] = 16'sb0011111001011001;\n  assign DirectLookupTable_1[2377] = 16'sb0011111001011000;\n  assign DirectLookupTable_1[2378] = 16'sb0011111001011000;\n  assign DirectLookupTable_1[2379] = 16'sb0011111001011000;\n  assign DirectLookupTable_1[2380] = 16'sb0011111001010111;\n  assign DirectLookupTable_1[2381] = 16'sb0011111001010111;\n  assign DirectLookupTable_1[2382] = 16'sb0011111001010111;\n  assign DirectLookupTable_1[2383] = 16'sb0011111001010110;\n  assign DirectLookupTable_1[2384] = 16'sb0011111001010110;\n  assign DirectLookupTable_1[2385] = 16'sb0011111001010110;\n  assign DirectLookupTable_1[2386] = 16'sb0011111001010101;\n  assign DirectLookupTable_1[2387] = 16'sb0011111001010101;\n  assign DirectLookupTable_1[2388] = 16'sb0011111001010100;\n  assign DirectLookupTable_1[2389] = 16'sb0011111001010100;\n  assign DirectLookupTable_1[2390] = 16'sb0011111001010100;\n  assign DirectLookupTable_1[2391] = 16'sb0011111001010011;\n  assign DirectLookupTable_1[2392] = 16'sb0011111001010011;\n  assign DirectLookupTable_1[2393] = 16'sb0011111001010011;\n  assign DirectLookupTable_1[2394] = 16'sb0011111001010010;\n  assign DirectLookupTable_1[2395] = 16'sb0011111001010010;\n  assign DirectLookupTable_1[2396] = 16'sb0011111001010010;\n  assign DirectLookupTable_1[2397] = 16'sb0011111001010001;\n  assign DirectLookupTable_1[2398] = 16'sb0011111001010001;\n  assign DirectLookupTable_1[2399] = 16'sb0011111001010001;\n  assign DirectLookupTable_1[2400] = 16'sb0011111001010000;\n  assign DirectLookupTable_1[2401] = 16'sb0011111001010000;\n  assign DirectLookupTable_1[2402] = 16'sb0011111001001111;\n  assign DirectLookupTable_1[2403] = 16'sb0011111001001111;\n  assign DirectLookupTable_1[2404] = 16'sb0011111001001111;\n  assign DirectLookupTable_1[2405] = 16'sb0011111001001110;\n  assign DirectLookupTable_1[2406] = 16'sb0011111001001110;\n  assign DirectLookupTable_1[2407] = 16'sb0011111001001110;\n  assign DirectLookupTable_1[2408] = 16'sb0011111001001101;\n  assign DirectLookupTable_1[2409] = 16'sb0011111001001101;\n  assign DirectLookupTable_1[2410] = 16'sb0011111001001101;\n  assign DirectLookupTable_1[2411] = 16'sb0011111001001100;\n  assign DirectLookupTable_1[2412] = 16'sb0011111001001100;\n  assign DirectLookupTable_1[2413] = 16'sb0011111001001100;\n  assign DirectLookupTable_1[2414] = 16'sb0011111001001011;\n  assign DirectLookupTable_1[2415] = 16'sb0011111001001011;\n  assign DirectLookupTable_1[2416] = 16'sb0011111001001010;\n  assign DirectLookupTable_1[2417] = 16'sb0011111001001010;\n  assign DirectLookupTable_1[2418] = 16'sb0011111001001010;\n  assign DirectLookupTable_1[2419] = 16'sb0011111001001001;\n  assign DirectLookupTable_1[2420] = 16'sb0011111001001001;\n  assign DirectLookupTable_1[2421] = 16'sb0011111001001001;\n  assign DirectLookupTable_1[2422] = 16'sb0011111001001000;\n  assign DirectLookupTable_1[2423] = 16'sb0011111001001000;\n  assign DirectLookupTable_1[2424] = 16'sb0011111001001000;\n  assign DirectLookupTable_1[2425] = 16'sb0011111001000111;\n  assign DirectLookupTable_1[2426] = 16'sb0011111001000111;\n  assign DirectLookupTable_1[2427] = 16'sb0011111001000110;\n  assign DirectLookupTable_1[2428] = 16'sb0011111001000110;\n  assign DirectLookupTable_1[2429] = 16'sb0011111001000110;\n  assign DirectLookupTable_1[2430] = 16'sb0011111001000101;\n  assign DirectLookupTable_1[2431] = 16'sb0011111001000101;\n  assign DirectLookupTable_1[2432] = 16'sb0011111001000101;\n  assign DirectLookupTable_1[2433] = 16'sb0011111001000100;\n  assign DirectLookupTable_1[2434] = 16'sb0011111001000100;\n  assign DirectLookupTable_1[2435] = 16'sb0011111001000100;\n  assign DirectLookupTable_1[2436] = 16'sb0011111001000011;\n  assign DirectLookupTable_1[2437] = 16'sb0011111001000011;\n  assign DirectLookupTable_1[2438] = 16'sb0011111001000010;\n  assign DirectLookupTable_1[2439] = 16'sb0011111001000010;\n  assign DirectLookupTable_1[2440] = 16'sb0011111001000010;\n  assign DirectLookupTable_1[2441] = 16'sb0011111001000001;\n  assign DirectLookupTable_1[2442] = 16'sb0011111001000001;\n  assign DirectLookupTable_1[2443] = 16'sb0011111001000001;\n  assign DirectLookupTable_1[2444] = 16'sb0011111001000000;\n  assign DirectLookupTable_1[2445] = 16'sb0011111001000000;\n  assign DirectLookupTable_1[2446] = 16'sb0011111001000000;\n  assign DirectLookupTable_1[2447] = 16'sb0011111000111111;\n  assign DirectLookupTable_1[2448] = 16'sb0011111000111111;\n  assign DirectLookupTable_1[2449] = 16'sb0011111000111110;\n  assign DirectLookupTable_1[2450] = 16'sb0011111000111110;\n  assign DirectLookupTable_1[2451] = 16'sb0011111000111110;\n  assign DirectLookupTable_1[2452] = 16'sb0011111000111101;\n  assign DirectLookupTable_1[2453] = 16'sb0011111000111101;\n  assign DirectLookupTable_1[2454] = 16'sb0011111000111101;\n  assign DirectLookupTable_1[2455] = 16'sb0011111000111100;\n  assign DirectLookupTable_1[2456] = 16'sb0011111000111100;\n  assign DirectLookupTable_1[2457] = 16'sb0011111000111100;\n  assign DirectLookupTable_1[2458] = 16'sb0011111000111011;\n  assign DirectLookupTable_1[2459] = 16'sb0011111000111011;\n  assign DirectLookupTable_1[2460] = 16'sb0011111000111010;\n  assign DirectLookupTable_1[2461] = 16'sb0011111000111010;\n  assign DirectLookupTable_1[2462] = 16'sb0011111000111010;\n  assign DirectLookupTable_1[2463] = 16'sb0011111000111001;\n  assign DirectLookupTable_1[2464] = 16'sb0011111000111001;\n  assign DirectLookupTable_1[2465] = 16'sb0011111000111001;\n  assign DirectLookupTable_1[2466] = 16'sb0011111000111000;\n  assign DirectLookupTable_1[2467] = 16'sb0011111000111000;\n  assign DirectLookupTable_1[2468] = 16'sb0011111000110111;\n  assign DirectLookupTable_1[2469] = 16'sb0011111000110111;\n  assign DirectLookupTable_1[2470] = 16'sb0011111000110111;\n  assign DirectLookupTable_1[2471] = 16'sb0011111000110110;\n  assign DirectLookupTable_1[2472] = 16'sb0011111000110110;\n  assign DirectLookupTable_1[2473] = 16'sb0011111000110110;\n  assign DirectLookupTable_1[2474] = 16'sb0011111000110101;\n  assign DirectLookupTable_1[2475] = 16'sb0011111000110101;\n  assign DirectLookupTable_1[2476] = 16'sb0011111000110101;\n  assign DirectLookupTable_1[2477] = 16'sb0011111000110100;\n  assign DirectLookupTable_1[2478] = 16'sb0011111000110100;\n  assign DirectLookupTable_1[2479] = 16'sb0011111000110011;\n  assign DirectLookupTable_1[2480] = 16'sb0011111000110011;\n  assign DirectLookupTable_1[2481] = 16'sb0011111000110011;\n  assign DirectLookupTable_1[2482] = 16'sb0011111000110010;\n  assign DirectLookupTable_1[2483] = 16'sb0011111000110010;\n  assign DirectLookupTable_1[2484] = 16'sb0011111000110010;\n  assign DirectLookupTable_1[2485] = 16'sb0011111000110001;\n  assign DirectLookupTable_1[2486] = 16'sb0011111000110001;\n  assign DirectLookupTable_1[2487] = 16'sb0011111000110000;\n  assign DirectLookupTable_1[2488] = 16'sb0011111000110000;\n  assign DirectLookupTable_1[2489] = 16'sb0011111000110000;\n  assign DirectLookupTable_1[2490] = 16'sb0011111000101111;\n  assign DirectLookupTable_1[2491] = 16'sb0011111000101111;\n  assign DirectLookupTable_1[2492] = 16'sb0011111000101111;\n  assign DirectLookupTable_1[2493] = 16'sb0011111000101110;\n  assign DirectLookupTable_1[2494] = 16'sb0011111000101110;\n  assign DirectLookupTable_1[2495] = 16'sb0011111000101101;\n  assign DirectLookupTable_1[2496] = 16'sb0011111000101101;\n  assign DirectLookupTable_1[2497] = 16'sb0011111000101101;\n  assign DirectLookupTable_1[2498] = 16'sb0011111000101100;\n  assign DirectLookupTable_1[2499] = 16'sb0011111000101100;\n  assign DirectLookupTable_1[2500] = 16'sb0011111000101100;\n  assign DirectLookupTable_1[2501] = 16'sb0011111000101011;\n  assign DirectLookupTable_1[2502] = 16'sb0011111000101011;\n  assign DirectLookupTable_1[2503] = 16'sb0011111000101011;\n  assign DirectLookupTable_1[2504] = 16'sb0011111000101010;\n  assign DirectLookupTable_1[2505] = 16'sb0011111000101010;\n  assign DirectLookupTable_1[2506] = 16'sb0011111000101001;\n  assign DirectLookupTable_1[2507] = 16'sb0011111000101001;\n  assign DirectLookupTable_1[2508] = 16'sb0011111000101001;\n  assign DirectLookupTable_1[2509] = 16'sb0011111000101000;\n  assign DirectLookupTable_1[2510] = 16'sb0011111000101000;\n  assign DirectLookupTable_1[2511] = 16'sb0011111000101000;\n  assign DirectLookupTable_1[2512] = 16'sb0011111000100111;\n  assign DirectLookupTable_1[2513] = 16'sb0011111000100111;\n  assign DirectLookupTable_1[2514] = 16'sb0011111000100110;\n  assign DirectLookupTable_1[2515] = 16'sb0011111000100110;\n  assign DirectLookupTable_1[2516] = 16'sb0011111000100110;\n  assign DirectLookupTable_1[2517] = 16'sb0011111000100101;\n  assign DirectLookupTable_1[2518] = 16'sb0011111000100101;\n  assign DirectLookupTable_1[2519] = 16'sb0011111000100101;\n  assign DirectLookupTable_1[2520] = 16'sb0011111000100100;\n  assign DirectLookupTable_1[2521] = 16'sb0011111000100100;\n  assign DirectLookupTable_1[2522] = 16'sb0011111000100011;\n  assign DirectLookupTable_1[2523] = 16'sb0011111000100011;\n  assign DirectLookupTable_1[2524] = 16'sb0011111000100011;\n  assign DirectLookupTable_1[2525] = 16'sb0011111000100010;\n  assign DirectLookupTable_1[2526] = 16'sb0011111000100010;\n  assign DirectLookupTable_1[2527] = 16'sb0011111000100010;\n  assign DirectLookupTable_1[2528] = 16'sb0011111000100001;\n  assign DirectLookupTable_1[2529] = 16'sb0011111000100001;\n  assign DirectLookupTable_1[2530] = 16'sb0011111000100000;\n  assign DirectLookupTable_1[2531] = 16'sb0011111000100000;\n  assign DirectLookupTable_1[2532] = 16'sb0011111000100000;\n  assign DirectLookupTable_1[2533] = 16'sb0011111000011111;\n  assign DirectLookupTable_1[2534] = 16'sb0011111000011111;\n  assign DirectLookupTable_1[2535] = 16'sb0011111000011110;\n  assign DirectLookupTable_1[2536] = 16'sb0011111000011110;\n  assign DirectLookupTable_1[2537] = 16'sb0011111000011110;\n  assign DirectLookupTable_1[2538] = 16'sb0011111000011101;\n  assign DirectLookupTable_1[2539] = 16'sb0011111000011101;\n  assign DirectLookupTable_1[2540] = 16'sb0011111000011101;\n  assign DirectLookupTable_1[2541] = 16'sb0011111000011100;\n  assign DirectLookupTable_1[2542] = 16'sb0011111000011100;\n  assign DirectLookupTable_1[2543] = 16'sb0011111000011011;\n  assign DirectLookupTable_1[2544] = 16'sb0011111000011011;\n  assign DirectLookupTable_1[2545] = 16'sb0011111000011011;\n  assign DirectLookupTable_1[2546] = 16'sb0011111000011010;\n  assign DirectLookupTable_1[2547] = 16'sb0011111000011010;\n  assign DirectLookupTable_1[2548] = 16'sb0011111000011010;\n  assign DirectLookupTable_1[2549] = 16'sb0011111000011001;\n  assign DirectLookupTable_1[2550] = 16'sb0011111000011001;\n  assign DirectLookupTable_1[2551] = 16'sb0011111000011000;\n  assign DirectLookupTable_1[2552] = 16'sb0011111000011000;\n  assign DirectLookupTable_1[2553] = 16'sb0011111000011000;\n  assign DirectLookupTable_1[2554] = 16'sb0011111000010111;\n  assign DirectLookupTable_1[2555] = 16'sb0011111000010111;\n  assign DirectLookupTable_1[2556] = 16'sb0011111000010111;\n  assign DirectLookupTable_1[2557] = 16'sb0011111000010110;\n  assign DirectLookupTable_1[2558] = 16'sb0011111000010110;\n  assign DirectLookupTable_1[2559] = 16'sb0011111000010101;\n  assign DirectLookupTable_1[2560] = 16'sb0011111000010101;\n  assign DirectLookupTable_1[2561] = 16'sb0011111000010101;\n  assign DirectLookupTable_1[2562] = 16'sb0011111000010100;\n  assign DirectLookupTable_1[2563] = 16'sb0011111000010100;\n  assign DirectLookupTable_1[2564] = 16'sb0011111000010011;\n  assign DirectLookupTable_1[2565] = 16'sb0011111000010011;\n  assign DirectLookupTable_1[2566] = 16'sb0011111000010011;\n  assign DirectLookupTable_1[2567] = 16'sb0011111000010010;\n  assign DirectLookupTable_1[2568] = 16'sb0011111000010010;\n  assign DirectLookupTable_1[2569] = 16'sb0011111000010010;\n  assign DirectLookupTable_1[2570] = 16'sb0011111000010001;\n  assign DirectLookupTable_1[2571] = 16'sb0011111000010001;\n  assign DirectLookupTable_1[2572] = 16'sb0011111000010000;\n  assign DirectLookupTable_1[2573] = 16'sb0011111000010000;\n  assign DirectLookupTable_1[2574] = 16'sb0011111000010000;\n  assign DirectLookupTable_1[2575] = 16'sb0011111000001111;\n  assign DirectLookupTable_1[2576] = 16'sb0011111000001111;\n  assign DirectLookupTable_1[2577] = 16'sb0011111000001110;\n  assign DirectLookupTable_1[2578] = 16'sb0011111000001110;\n  assign DirectLookupTable_1[2579] = 16'sb0011111000001110;\n  assign DirectLookupTable_1[2580] = 16'sb0011111000001101;\n  assign DirectLookupTable_1[2581] = 16'sb0011111000001101;\n  assign DirectLookupTable_1[2582] = 16'sb0011111000001101;\n  assign DirectLookupTable_1[2583] = 16'sb0011111000001100;\n  assign DirectLookupTable_1[2584] = 16'sb0011111000001100;\n  assign DirectLookupTable_1[2585] = 16'sb0011111000001011;\n  assign DirectLookupTable_1[2586] = 16'sb0011111000001011;\n  assign DirectLookupTable_1[2587] = 16'sb0011111000001011;\n  assign DirectLookupTable_1[2588] = 16'sb0011111000001010;\n  assign DirectLookupTable_1[2589] = 16'sb0011111000001010;\n  assign DirectLookupTable_1[2590] = 16'sb0011111000001001;\n  assign DirectLookupTable_1[2591] = 16'sb0011111000001001;\n  assign DirectLookupTable_1[2592] = 16'sb0011111000001001;\n  assign DirectLookupTable_1[2593] = 16'sb0011111000001000;\n  assign DirectLookupTable_1[2594] = 16'sb0011111000001000;\n  assign DirectLookupTable_1[2595] = 16'sb0011111000001000;\n  assign DirectLookupTable_1[2596] = 16'sb0011111000000111;\n  assign DirectLookupTable_1[2597] = 16'sb0011111000000111;\n  assign DirectLookupTable_1[2598] = 16'sb0011111000000110;\n  assign DirectLookupTable_1[2599] = 16'sb0011111000000110;\n  assign DirectLookupTable_1[2600] = 16'sb0011111000000110;\n  assign DirectLookupTable_1[2601] = 16'sb0011111000000101;\n  assign DirectLookupTable_1[2602] = 16'sb0011111000000101;\n  assign DirectLookupTable_1[2603] = 16'sb0011111000000100;\n  assign DirectLookupTable_1[2604] = 16'sb0011111000000100;\n  assign DirectLookupTable_1[2605] = 16'sb0011111000000100;\n  assign DirectLookupTable_1[2606] = 16'sb0011111000000011;\n  assign DirectLookupTable_1[2607] = 16'sb0011111000000011;\n  assign DirectLookupTable_1[2608] = 16'sb0011111000000011;\n  assign DirectLookupTable_1[2609] = 16'sb0011111000000010;\n  assign DirectLookupTable_1[2610] = 16'sb0011111000000010;\n  assign DirectLookupTable_1[2611] = 16'sb0011111000000001;\n  assign DirectLookupTable_1[2612] = 16'sb0011111000000001;\n  assign DirectLookupTable_1[2613] = 16'sb0011111000000001;\n  assign DirectLookupTable_1[2614] = 16'sb0011111000000000;\n  assign DirectLookupTable_1[2615] = 16'sb0011111000000000;\n  assign DirectLookupTable_1[2616] = 16'sb0011110111111111;\n  assign DirectLookupTable_1[2617] = 16'sb0011110111111111;\n  assign DirectLookupTable_1[2618] = 16'sb0011110111111111;\n  assign DirectLookupTable_1[2619] = 16'sb0011110111111110;\n  assign DirectLookupTable_1[2620] = 16'sb0011110111111110;\n  assign DirectLookupTable_1[2621] = 16'sb0011110111111101;\n  assign DirectLookupTable_1[2622] = 16'sb0011110111111101;\n  assign DirectLookupTable_1[2623] = 16'sb0011110111111101;\n  assign DirectLookupTable_1[2624] = 16'sb0011110111111100;\n  assign DirectLookupTable_1[2625] = 16'sb0011110111111100;\n  assign DirectLookupTable_1[2626] = 16'sb0011110111111011;\n  assign DirectLookupTable_1[2627] = 16'sb0011110111111011;\n  assign DirectLookupTable_1[2628] = 16'sb0011110111111011;\n  assign DirectLookupTable_1[2629] = 16'sb0011110111111010;\n  assign DirectLookupTable_1[2630] = 16'sb0011110111111010;\n  assign DirectLookupTable_1[2631] = 16'sb0011110111111010;\n  assign DirectLookupTable_1[2632] = 16'sb0011110111111001;\n  assign DirectLookupTable_1[2633] = 16'sb0011110111111001;\n  assign DirectLookupTable_1[2634] = 16'sb0011110111111000;\n  assign DirectLookupTable_1[2635] = 16'sb0011110111111000;\n  assign DirectLookupTable_1[2636] = 16'sb0011110111111000;\n  assign DirectLookupTable_1[2637] = 16'sb0011110111110111;\n  assign DirectLookupTable_1[2638] = 16'sb0011110111110111;\n  assign DirectLookupTable_1[2639] = 16'sb0011110111110110;\n  assign DirectLookupTable_1[2640] = 16'sb0011110111110110;\n  assign DirectLookupTable_1[2641] = 16'sb0011110111110110;\n  assign DirectLookupTable_1[2642] = 16'sb0011110111110101;\n  assign DirectLookupTable_1[2643] = 16'sb0011110111110101;\n  assign DirectLookupTable_1[2644] = 16'sb0011110111110100;\n  assign DirectLookupTable_1[2645] = 16'sb0011110111110100;\n  assign DirectLookupTable_1[2646] = 16'sb0011110111110100;\n  assign DirectLookupTable_1[2647] = 16'sb0011110111110011;\n  assign DirectLookupTable_1[2648] = 16'sb0011110111110011;\n  assign DirectLookupTable_1[2649] = 16'sb0011110111110010;\n  assign DirectLookupTable_1[2650] = 16'sb0011110111110010;\n  assign DirectLookupTable_1[2651] = 16'sb0011110111110010;\n  assign DirectLookupTable_1[2652] = 16'sb0011110111110001;\n  assign DirectLookupTable_1[2653] = 16'sb0011110111110001;\n  assign DirectLookupTable_1[2654] = 16'sb0011110111110000;\n  assign DirectLookupTable_1[2655] = 16'sb0011110111110000;\n  assign DirectLookupTable_1[2656] = 16'sb0011110111110000;\n  assign DirectLookupTable_1[2657] = 16'sb0011110111101111;\n  assign DirectLookupTable_1[2658] = 16'sb0011110111101111;\n  assign DirectLookupTable_1[2659] = 16'sb0011110111101110;\n  assign DirectLookupTable_1[2660] = 16'sb0011110111101110;\n  assign DirectLookupTable_1[2661] = 16'sb0011110111101110;\n  assign DirectLookupTable_1[2662] = 16'sb0011110111101101;\n  assign DirectLookupTable_1[2663] = 16'sb0011110111101101;\n  assign DirectLookupTable_1[2664] = 16'sb0011110111101101;\n  assign DirectLookupTable_1[2665] = 16'sb0011110111101100;\n  assign DirectLookupTable_1[2666] = 16'sb0011110111101100;\n  assign DirectLookupTable_1[2667] = 16'sb0011110111101011;\n  assign DirectLookupTable_1[2668] = 16'sb0011110111101011;\n  assign DirectLookupTable_1[2669] = 16'sb0011110111101011;\n  assign DirectLookupTable_1[2670] = 16'sb0011110111101010;\n  assign DirectLookupTable_1[2671] = 16'sb0011110111101010;\n  assign DirectLookupTable_1[2672] = 16'sb0011110111101001;\n  assign DirectLookupTable_1[2673] = 16'sb0011110111101001;\n  assign DirectLookupTable_1[2674] = 16'sb0011110111101001;\n  assign DirectLookupTable_1[2675] = 16'sb0011110111101000;\n  assign DirectLookupTable_1[2676] = 16'sb0011110111101000;\n  assign DirectLookupTable_1[2677] = 16'sb0011110111100111;\n  assign DirectLookupTable_1[2678] = 16'sb0011110111100111;\n  assign DirectLookupTable_1[2679] = 16'sb0011110111100111;\n  assign DirectLookupTable_1[2680] = 16'sb0011110111100110;\n  assign DirectLookupTable_1[2681] = 16'sb0011110111100110;\n  assign DirectLookupTable_1[2682] = 16'sb0011110111100101;\n  assign DirectLookupTable_1[2683] = 16'sb0011110111100101;\n  assign DirectLookupTable_1[2684] = 16'sb0011110111100101;\n  assign DirectLookupTable_1[2685] = 16'sb0011110111100100;\n  assign DirectLookupTable_1[2686] = 16'sb0011110111100100;\n  assign DirectLookupTable_1[2687] = 16'sb0011110111100011;\n  assign DirectLookupTable_1[2688] = 16'sb0011110111100011;\n  assign DirectLookupTable_1[2689] = 16'sb0011110111100011;\n  assign DirectLookupTable_1[2690] = 16'sb0011110111100010;\n  assign DirectLookupTable_1[2691] = 16'sb0011110111100010;\n  assign DirectLookupTable_1[2692] = 16'sb0011110111100001;\n  assign DirectLookupTable_1[2693] = 16'sb0011110111100001;\n  assign DirectLookupTable_1[2694] = 16'sb0011110111100001;\n  assign DirectLookupTable_1[2695] = 16'sb0011110111100000;\n  assign DirectLookupTable_1[2696] = 16'sb0011110111100000;\n  assign DirectLookupTable_1[2697] = 16'sb0011110111011111;\n  assign DirectLookupTable_1[2698] = 16'sb0011110111011111;\n  assign DirectLookupTable_1[2699] = 16'sb0011110111011111;\n  assign DirectLookupTable_1[2700] = 16'sb0011110111011110;\n  assign DirectLookupTable_1[2701] = 16'sb0011110111011110;\n  assign DirectLookupTable_1[2702] = 16'sb0011110111011101;\n  assign DirectLookupTable_1[2703] = 16'sb0011110111011101;\n  assign DirectLookupTable_1[2704] = 16'sb0011110111011101;\n  assign DirectLookupTable_1[2705] = 16'sb0011110111011100;\n  assign DirectLookupTable_1[2706] = 16'sb0011110111011100;\n  assign DirectLookupTable_1[2707] = 16'sb0011110111011011;\n  assign DirectLookupTable_1[2708] = 16'sb0011110111011011;\n  assign DirectLookupTable_1[2709] = 16'sb0011110111011011;\n  assign DirectLookupTable_1[2710] = 16'sb0011110111011010;\n  assign DirectLookupTable_1[2711] = 16'sb0011110111011010;\n  assign DirectLookupTable_1[2712] = 16'sb0011110111011001;\n  assign DirectLookupTable_1[2713] = 16'sb0011110111011001;\n  assign DirectLookupTable_1[2714] = 16'sb0011110111011000;\n  assign DirectLookupTable_1[2715] = 16'sb0011110111011000;\n  assign DirectLookupTable_1[2716] = 16'sb0011110111011000;\n  assign DirectLookupTable_1[2717] = 16'sb0011110111010111;\n  assign DirectLookupTable_1[2718] = 16'sb0011110111010111;\n  assign DirectLookupTable_1[2719] = 16'sb0011110111010110;\n  assign DirectLookupTable_1[2720] = 16'sb0011110111010110;\n  assign DirectLookupTable_1[2721] = 16'sb0011110111010110;\n  assign DirectLookupTable_1[2722] = 16'sb0011110111010101;\n  assign DirectLookupTable_1[2723] = 16'sb0011110111010101;\n  assign DirectLookupTable_1[2724] = 16'sb0011110111010100;\n  assign DirectLookupTable_1[2725] = 16'sb0011110111010100;\n  assign DirectLookupTable_1[2726] = 16'sb0011110111010100;\n  assign DirectLookupTable_1[2727] = 16'sb0011110111010011;\n  assign DirectLookupTable_1[2728] = 16'sb0011110111010011;\n  assign DirectLookupTable_1[2729] = 16'sb0011110111010010;\n  assign DirectLookupTable_1[2730] = 16'sb0011110111010010;\n  assign DirectLookupTable_1[2731] = 16'sb0011110111010010;\n  assign DirectLookupTable_1[2732] = 16'sb0011110111010001;\n  assign DirectLookupTable_1[2733] = 16'sb0011110111010001;\n  assign DirectLookupTable_1[2734] = 16'sb0011110111010000;\n  assign DirectLookupTable_1[2735] = 16'sb0011110111010000;\n  assign DirectLookupTable_1[2736] = 16'sb0011110111010000;\n  assign DirectLookupTable_1[2737] = 16'sb0011110111001111;\n  assign DirectLookupTable_1[2738] = 16'sb0011110111001111;\n  assign DirectLookupTable_1[2739] = 16'sb0011110111001110;\n  assign DirectLookupTable_1[2740] = 16'sb0011110111001110;\n  assign DirectLookupTable_1[2741] = 16'sb0011110111001110;\n  assign DirectLookupTable_1[2742] = 16'sb0011110111001101;\n  assign DirectLookupTable_1[2743] = 16'sb0011110111001101;\n  assign DirectLookupTable_1[2744] = 16'sb0011110111001100;\n  assign DirectLookupTable_1[2745] = 16'sb0011110111001100;\n  assign DirectLookupTable_1[2746] = 16'sb0011110111001011;\n  assign DirectLookupTable_1[2747] = 16'sb0011110111001011;\n  assign DirectLookupTable_1[2748] = 16'sb0011110111001011;\n  assign DirectLookupTable_1[2749] = 16'sb0011110111001010;\n  assign DirectLookupTable_1[2750] = 16'sb0011110111001010;\n  assign DirectLookupTable_1[2751] = 16'sb0011110111001001;\n  assign DirectLookupTable_1[2752] = 16'sb0011110111001001;\n  assign DirectLookupTable_1[2753] = 16'sb0011110111001001;\n  assign DirectLookupTable_1[2754] = 16'sb0011110111001000;\n  assign DirectLookupTable_1[2755] = 16'sb0011110111001000;\n  assign DirectLookupTable_1[2756] = 16'sb0011110111000111;\n  assign DirectLookupTable_1[2757] = 16'sb0011110111000111;\n  assign DirectLookupTable_1[2758] = 16'sb0011110111000111;\n  assign DirectLookupTable_1[2759] = 16'sb0011110111000110;\n  assign DirectLookupTable_1[2760] = 16'sb0011110111000110;\n  assign DirectLookupTable_1[2761] = 16'sb0011110111000101;\n  assign DirectLookupTable_1[2762] = 16'sb0011110111000101;\n  assign DirectLookupTable_1[2763] = 16'sb0011110111000101;\n  assign DirectLookupTable_1[2764] = 16'sb0011110111000100;\n  assign DirectLookupTable_1[2765] = 16'sb0011110111000100;\n  assign DirectLookupTable_1[2766] = 16'sb0011110111000011;\n  assign DirectLookupTable_1[2767] = 16'sb0011110111000011;\n  assign DirectLookupTable_1[2768] = 16'sb0011110111000010;\n  assign DirectLookupTable_1[2769] = 16'sb0011110111000010;\n  assign DirectLookupTable_1[2770] = 16'sb0011110111000010;\n  assign DirectLookupTable_1[2771] = 16'sb0011110111000001;\n  assign DirectLookupTable_1[2772] = 16'sb0011110111000001;\n  assign DirectLookupTable_1[2773] = 16'sb0011110111000000;\n  assign DirectLookupTable_1[2774] = 16'sb0011110111000000;\n  assign DirectLookupTable_1[2775] = 16'sb0011110111000000;\n  assign DirectLookupTable_1[2776] = 16'sb0011110110111111;\n  assign DirectLookupTable_1[2777] = 16'sb0011110110111111;\n  assign DirectLookupTable_1[2778] = 16'sb0011110110111110;\n  assign DirectLookupTable_1[2779] = 16'sb0011110110111110;\n  assign DirectLookupTable_1[2780] = 16'sb0011110110111101;\n  assign DirectLookupTable_1[2781] = 16'sb0011110110111101;\n  assign DirectLookupTable_1[2782] = 16'sb0011110110111101;\n  assign DirectLookupTable_1[2783] = 16'sb0011110110111100;\n  assign DirectLookupTable_1[2784] = 16'sb0011110110111100;\n  assign DirectLookupTable_1[2785] = 16'sb0011110110111011;\n  assign DirectLookupTable_1[2786] = 16'sb0011110110111011;\n  assign DirectLookupTable_1[2787] = 16'sb0011110110111011;\n  assign DirectLookupTable_1[2788] = 16'sb0011110110111010;\n  assign DirectLookupTable_1[2789] = 16'sb0011110110111010;\n  assign DirectLookupTable_1[2790] = 16'sb0011110110111001;\n  assign DirectLookupTable_1[2791] = 16'sb0011110110111001;\n  assign DirectLookupTable_1[2792] = 16'sb0011110110111001;\n  assign DirectLookupTable_1[2793] = 16'sb0011110110111000;\n  assign DirectLookupTable_1[2794] = 16'sb0011110110111000;\n  assign DirectLookupTable_1[2795] = 16'sb0011110110110111;\n  assign DirectLookupTable_1[2796] = 16'sb0011110110110111;\n  assign DirectLookupTable_1[2797] = 16'sb0011110110110110;\n  assign DirectLookupTable_1[2798] = 16'sb0011110110110110;\n  assign DirectLookupTable_1[2799] = 16'sb0011110110110110;\n  assign DirectLookupTable_1[2800] = 16'sb0011110110110101;\n  assign DirectLookupTable_1[2801] = 16'sb0011110110110101;\n  assign DirectLookupTable_1[2802] = 16'sb0011110110110100;\n  assign DirectLookupTable_1[2803] = 16'sb0011110110110100;\n  assign DirectLookupTable_1[2804] = 16'sb0011110110110100;\n  assign DirectLookupTable_1[2805] = 16'sb0011110110110011;\n  assign DirectLookupTable_1[2806] = 16'sb0011110110110011;\n  assign DirectLookupTable_1[2807] = 16'sb0011110110110010;\n  assign DirectLookupTable_1[2808] = 16'sb0011110110110010;\n  assign DirectLookupTable_1[2809] = 16'sb0011110110110001;\n  assign DirectLookupTable_1[2810] = 16'sb0011110110110001;\n  assign DirectLookupTable_1[2811] = 16'sb0011110110110001;\n  assign DirectLookupTable_1[2812] = 16'sb0011110110110000;\n  assign DirectLookupTable_1[2813] = 16'sb0011110110110000;\n  assign DirectLookupTable_1[2814] = 16'sb0011110110101111;\n  assign DirectLookupTable_1[2815] = 16'sb0011110110101111;\n  assign DirectLookupTable_1[2816] = 16'sb0011110110101111;\n  assign DirectLookupTable_1[2817] = 16'sb0011110110101110;\n  assign DirectLookupTable_1[2818] = 16'sb0011110110101110;\n  assign DirectLookupTable_1[2819] = 16'sb0011110110101101;\n  assign DirectLookupTable_1[2820] = 16'sb0011110110101101;\n  assign DirectLookupTable_1[2821] = 16'sb0011110110101100;\n  assign DirectLookupTable_1[2822] = 16'sb0011110110101100;\n  assign DirectLookupTable_1[2823] = 16'sb0011110110101100;\n  assign DirectLookupTable_1[2824] = 16'sb0011110110101011;\n  assign DirectLookupTable_1[2825] = 16'sb0011110110101011;\n  assign DirectLookupTable_1[2826] = 16'sb0011110110101010;\n  assign DirectLookupTable_1[2827] = 16'sb0011110110101010;\n  assign DirectLookupTable_1[2828] = 16'sb0011110110101001;\n  assign DirectLookupTable_1[2829] = 16'sb0011110110101001;\n  assign DirectLookupTable_1[2830] = 16'sb0011110110101001;\n  assign DirectLookupTable_1[2831] = 16'sb0011110110101000;\n  assign DirectLookupTable_1[2832] = 16'sb0011110110101000;\n  assign DirectLookupTable_1[2833] = 16'sb0011110110100111;\n  assign DirectLookupTable_1[2834] = 16'sb0011110110100111;\n  assign DirectLookupTable_1[2835] = 16'sb0011110110100111;\n  assign DirectLookupTable_1[2836] = 16'sb0011110110100110;\n  assign DirectLookupTable_1[2837] = 16'sb0011110110100110;\n  assign DirectLookupTable_1[2838] = 16'sb0011110110100101;\n  assign DirectLookupTable_1[2839] = 16'sb0011110110100101;\n  assign DirectLookupTable_1[2840] = 16'sb0011110110100100;\n  assign DirectLookupTable_1[2841] = 16'sb0011110110100100;\n  assign DirectLookupTable_1[2842] = 16'sb0011110110100100;\n  assign DirectLookupTable_1[2843] = 16'sb0011110110100011;\n  assign DirectLookupTable_1[2844] = 16'sb0011110110100011;\n  assign DirectLookupTable_1[2845] = 16'sb0011110110100010;\n  assign DirectLookupTable_1[2846] = 16'sb0011110110100010;\n  assign DirectLookupTable_1[2847] = 16'sb0011110110100001;\n  assign DirectLookupTable_1[2848] = 16'sb0011110110100001;\n  assign DirectLookupTable_1[2849] = 16'sb0011110110100001;\n  assign DirectLookupTable_1[2850] = 16'sb0011110110100000;\n  assign DirectLookupTable_1[2851] = 16'sb0011110110100000;\n  assign DirectLookupTable_1[2852] = 16'sb0011110110011111;\n  assign DirectLookupTable_1[2853] = 16'sb0011110110011111;\n  assign DirectLookupTable_1[2854] = 16'sb0011110110011110;\n  assign DirectLookupTable_1[2855] = 16'sb0011110110011110;\n  assign DirectLookupTable_1[2856] = 16'sb0011110110011110;\n  assign DirectLookupTable_1[2857] = 16'sb0011110110011101;\n  assign DirectLookupTable_1[2858] = 16'sb0011110110011101;\n  assign DirectLookupTable_1[2859] = 16'sb0011110110011100;\n  assign DirectLookupTable_1[2860] = 16'sb0011110110011100;\n  assign DirectLookupTable_1[2861] = 16'sb0011110110011100;\n  assign DirectLookupTable_1[2862] = 16'sb0011110110011011;\n  assign DirectLookupTable_1[2863] = 16'sb0011110110011011;\n  assign DirectLookupTable_1[2864] = 16'sb0011110110011010;\n  assign DirectLookupTable_1[2865] = 16'sb0011110110011010;\n  assign DirectLookupTable_1[2866] = 16'sb0011110110011001;\n  assign DirectLookupTable_1[2867] = 16'sb0011110110011001;\n  assign DirectLookupTable_1[2868] = 16'sb0011110110011001;\n  assign DirectLookupTable_1[2869] = 16'sb0011110110011000;\n  assign DirectLookupTable_1[2870] = 16'sb0011110110011000;\n  assign DirectLookupTable_1[2871] = 16'sb0011110110010111;\n  assign DirectLookupTable_1[2872] = 16'sb0011110110010111;\n  assign DirectLookupTable_1[2873] = 16'sb0011110110010110;\n  assign DirectLookupTable_1[2874] = 16'sb0011110110010110;\n  assign DirectLookupTable_1[2875] = 16'sb0011110110010110;\n  assign DirectLookupTable_1[2876] = 16'sb0011110110010101;\n  assign DirectLookupTable_1[2877] = 16'sb0011110110010101;\n  assign DirectLookupTable_1[2878] = 16'sb0011110110010100;\n  assign DirectLookupTable_1[2879] = 16'sb0011110110010100;\n  assign DirectLookupTable_1[2880] = 16'sb0011110110010011;\n  assign DirectLookupTable_1[2881] = 16'sb0011110110010011;\n  assign DirectLookupTable_1[2882] = 16'sb0011110110010011;\n  assign DirectLookupTable_1[2883] = 16'sb0011110110010010;\n  assign DirectLookupTable_1[2884] = 16'sb0011110110010010;\n  assign DirectLookupTable_1[2885] = 16'sb0011110110010001;\n  assign DirectLookupTable_1[2886] = 16'sb0011110110010001;\n  assign DirectLookupTable_1[2887] = 16'sb0011110110010000;\n  assign DirectLookupTable_1[2888] = 16'sb0011110110010000;\n  assign DirectLookupTable_1[2889] = 16'sb0011110110010000;\n  assign DirectLookupTable_1[2890] = 16'sb0011110110001111;\n  assign DirectLookupTable_1[2891] = 16'sb0011110110001111;\n  assign DirectLookupTable_1[2892] = 16'sb0011110110001110;\n  assign DirectLookupTable_1[2893] = 16'sb0011110110001110;\n  assign DirectLookupTable_1[2894] = 16'sb0011110110001101;\n  assign DirectLookupTable_1[2895] = 16'sb0011110110001101;\n  assign DirectLookupTable_1[2896] = 16'sb0011110110001101;\n  assign DirectLookupTable_1[2897] = 16'sb0011110110001100;\n  assign DirectLookupTable_1[2898] = 16'sb0011110110001100;\n  assign DirectLookupTable_1[2899] = 16'sb0011110110001011;\n  assign DirectLookupTable_1[2900] = 16'sb0011110110001011;\n  assign DirectLookupTable_1[2901] = 16'sb0011110110001010;\n  assign DirectLookupTable_1[2902] = 16'sb0011110110001010;\n  assign DirectLookupTable_1[2903] = 16'sb0011110110001010;\n  assign DirectLookupTable_1[2904] = 16'sb0011110110001001;\n  assign DirectLookupTable_1[2905] = 16'sb0011110110001001;\n  assign DirectLookupTable_1[2906] = 16'sb0011110110001000;\n  assign DirectLookupTable_1[2907] = 16'sb0011110110001000;\n  assign DirectLookupTable_1[2908] = 16'sb0011110110000111;\n  assign DirectLookupTable_1[2909] = 16'sb0011110110000111;\n  assign DirectLookupTable_1[2910] = 16'sb0011110110000110;\n  assign DirectLookupTable_1[2911] = 16'sb0011110110000110;\n  assign DirectLookupTable_1[2912] = 16'sb0011110110000110;\n  assign DirectLookupTable_1[2913] = 16'sb0011110110000101;\n  assign DirectLookupTable_1[2914] = 16'sb0011110110000101;\n  assign DirectLookupTable_1[2915] = 16'sb0011110110000100;\n  assign DirectLookupTable_1[2916] = 16'sb0011110110000100;\n  assign DirectLookupTable_1[2917] = 16'sb0011110110000011;\n  assign DirectLookupTable_1[2918] = 16'sb0011110110000011;\n  assign DirectLookupTable_1[2919] = 16'sb0011110110000011;\n  assign DirectLookupTable_1[2920] = 16'sb0011110110000010;\n  assign DirectLookupTable_1[2921] = 16'sb0011110110000010;\n  assign DirectLookupTable_1[2922] = 16'sb0011110110000001;\n  assign DirectLookupTable_1[2923] = 16'sb0011110110000001;\n  assign DirectLookupTable_1[2924] = 16'sb0011110110000000;\n  assign DirectLookupTable_1[2925] = 16'sb0011110110000000;\n  assign DirectLookupTable_1[2926] = 16'sb0011110110000000;\n  assign DirectLookupTable_1[2927] = 16'sb0011110101111111;\n  assign DirectLookupTable_1[2928] = 16'sb0011110101111111;\n  assign DirectLookupTable_1[2929] = 16'sb0011110101111110;\n  assign DirectLookupTable_1[2930] = 16'sb0011110101111110;\n  assign DirectLookupTable_1[2931] = 16'sb0011110101111101;\n  assign DirectLookupTable_1[2932] = 16'sb0011110101111101;\n  assign DirectLookupTable_1[2933] = 16'sb0011110101111100;\n  assign DirectLookupTable_1[2934] = 16'sb0011110101111100;\n  assign DirectLookupTable_1[2935] = 16'sb0011110101111100;\n  assign DirectLookupTable_1[2936] = 16'sb0011110101111011;\n  assign DirectLookupTable_1[2937] = 16'sb0011110101111011;\n  assign DirectLookupTable_1[2938] = 16'sb0011110101111010;\n  assign DirectLookupTable_1[2939] = 16'sb0011110101111010;\n  assign DirectLookupTable_1[2940] = 16'sb0011110101111001;\n  assign DirectLookupTable_1[2941] = 16'sb0011110101111001;\n  assign DirectLookupTable_1[2942] = 16'sb0011110101111001;\n  assign DirectLookupTable_1[2943] = 16'sb0011110101111000;\n  assign DirectLookupTable_1[2944] = 16'sb0011110101111000;\n  assign DirectLookupTable_1[2945] = 16'sb0011110101110111;\n  assign DirectLookupTable_1[2946] = 16'sb0011110101110111;\n  assign DirectLookupTable_1[2947] = 16'sb0011110101110110;\n  assign DirectLookupTable_1[2948] = 16'sb0011110101110110;\n  assign DirectLookupTable_1[2949] = 16'sb0011110101110110;\n  assign DirectLookupTable_1[2950] = 16'sb0011110101110101;\n  assign DirectLookupTable_1[2951] = 16'sb0011110101110101;\n  assign DirectLookupTable_1[2952] = 16'sb0011110101110100;\n  assign DirectLookupTable_1[2953] = 16'sb0011110101110100;\n  assign DirectLookupTable_1[2954] = 16'sb0011110101110011;\n  assign DirectLookupTable_1[2955] = 16'sb0011110101110011;\n  assign DirectLookupTable_1[2956] = 16'sb0011110101110010;\n  assign DirectLookupTable_1[2957] = 16'sb0011110101110010;\n  assign DirectLookupTable_1[2958] = 16'sb0011110101110010;\n  assign DirectLookupTable_1[2959] = 16'sb0011110101110001;\n  assign DirectLookupTable_1[2960] = 16'sb0011110101110001;\n  assign DirectLookupTable_1[2961] = 16'sb0011110101110000;\n  assign DirectLookupTable_1[2962] = 16'sb0011110101110000;\n  assign DirectLookupTable_1[2963] = 16'sb0011110101101111;\n  assign DirectLookupTable_1[2964] = 16'sb0011110101101111;\n  assign DirectLookupTable_1[2965] = 16'sb0011110101101110;\n  assign DirectLookupTable_1[2966] = 16'sb0011110101101110;\n  assign DirectLookupTable_1[2967] = 16'sb0011110101101110;\n  assign DirectLookupTable_1[2968] = 16'sb0011110101101101;\n  assign DirectLookupTable_1[2969] = 16'sb0011110101101101;\n  assign DirectLookupTable_1[2970] = 16'sb0011110101101100;\n  assign DirectLookupTable_1[2971] = 16'sb0011110101101100;\n  assign DirectLookupTable_1[2972] = 16'sb0011110101101011;\n  assign DirectLookupTable_1[2973] = 16'sb0011110101101011;\n  assign DirectLookupTable_1[2974] = 16'sb0011110101101011;\n  assign DirectLookupTable_1[2975] = 16'sb0011110101101010;\n  assign DirectLookupTable_1[2976] = 16'sb0011110101101010;\n  assign DirectLookupTable_1[2977] = 16'sb0011110101101001;\n  assign DirectLookupTable_1[2978] = 16'sb0011110101101001;\n  assign DirectLookupTable_1[2979] = 16'sb0011110101101000;\n  assign DirectLookupTable_1[2980] = 16'sb0011110101101000;\n  assign DirectLookupTable_1[2981] = 16'sb0011110101100111;\n  assign DirectLookupTable_1[2982] = 16'sb0011110101100111;\n  assign DirectLookupTable_1[2983] = 16'sb0011110101100111;\n  assign DirectLookupTable_1[2984] = 16'sb0011110101100110;\n  assign DirectLookupTable_1[2985] = 16'sb0011110101100110;\n  assign DirectLookupTable_1[2986] = 16'sb0011110101100101;\n  assign DirectLookupTable_1[2987] = 16'sb0011110101100101;\n  assign DirectLookupTable_1[2988] = 16'sb0011110101100100;\n  assign DirectLookupTable_1[2989] = 16'sb0011110101100100;\n  assign DirectLookupTable_1[2990] = 16'sb0011110101100011;\n  assign DirectLookupTable_1[2991] = 16'sb0011110101100011;\n  assign DirectLookupTable_1[2992] = 16'sb0011110101100011;\n  assign DirectLookupTable_1[2993] = 16'sb0011110101100010;\n  assign DirectLookupTable_1[2994] = 16'sb0011110101100010;\n  assign DirectLookupTable_1[2995] = 16'sb0011110101100001;\n  assign DirectLookupTable_1[2996] = 16'sb0011110101100001;\n  assign DirectLookupTable_1[2997] = 16'sb0011110101100000;\n  assign DirectLookupTable_1[2998] = 16'sb0011110101100000;\n  assign DirectLookupTable_1[2999] = 16'sb0011110101011111;\n  assign DirectLookupTable_1[3000] = 16'sb0011110101011111;\n  assign DirectLookupTable_1[3001] = 16'sb0011110101011111;\n  assign DirectLookupTable_1[3002] = 16'sb0011110101011110;\n  assign DirectLookupTable_1[3003] = 16'sb0011110101011110;\n  assign DirectLookupTable_1[3004] = 16'sb0011110101011101;\n  assign DirectLookupTable_1[3005] = 16'sb0011110101011101;\n  assign DirectLookupTable_1[3006] = 16'sb0011110101011100;\n  assign DirectLookupTable_1[3007] = 16'sb0011110101011100;\n  assign DirectLookupTable_1[3008] = 16'sb0011110101011011;\n  assign DirectLookupTable_1[3009] = 16'sb0011110101011011;\n  assign DirectLookupTable_1[3010] = 16'sb0011110101011011;\n  assign DirectLookupTable_1[3011] = 16'sb0011110101011010;\n  assign DirectLookupTable_1[3012] = 16'sb0011110101011010;\n  assign DirectLookupTable_1[3013] = 16'sb0011110101011001;\n  assign DirectLookupTable_1[3014] = 16'sb0011110101011001;\n  assign DirectLookupTable_1[3015] = 16'sb0011110101011000;\n  assign DirectLookupTable_1[3016] = 16'sb0011110101011000;\n  assign DirectLookupTable_1[3017] = 16'sb0011110101010111;\n  assign DirectLookupTable_1[3018] = 16'sb0011110101010111;\n  assign DirectLookupTable_1[3019] = 16'sb0011110101010110;\n  assign DirectLookupTable_1[3020] = 16'sb0011110101010110;\n  assign DirectLookupTable_1[3021] = 16'sb0011110101010110;\n  assign DirectLookupTable_1[3022] = 16'sb0011110101010101;\n  assign DirectLookupTable_1[3023] = 16'sb0011110101010101;\n  assign DirectLookupTable_1[3024] = 16'sb0011110101010100;\n  assign DirectLookupTable_1[3025] = 16'sb0011110101010100;\n  assign DirectLookupTable_1[3026] = 16'sb0011110101010011;\n  assign DirectLookupTable_1[3027] = 16'sb0011110101010011;\n  assign DirectLookupTable_1[3028] = 16'sb0011110101010010;\n  assign DirectLookupTable_1[3029] = 16'sb0011110101010010;\n  assign DirectLookupTable_1[3030] = 16'sb0011110101010010;\n  assign DirectLookupTable_1[3031] = 16'sb0011110101010001;\n  assign DirectLookupTable_1[3032] = 16'sb0011110101010001;\n  assign DirectLookupTable_1[3033] = 16'sb0011110101010000;\n  assign DirectLookupTable_1[3034] = 16'sb0011110101010000;\n  assign DirectLookupTable_1[3035] = 16'sb0011110101001111;\n  assign DirectLookupTable_1[3036] = 16'sb0011110101001111;\n  assign DirectLookupTable_1[3037] = 16'sb0011110101001110;\n  assign DirectLookupTable_1[3038] = 16'sb0011110101001110;\n  assign DirectLookupTable_1[3039] = 16'sb0011110101001101;\n  assign DirectLookupTable_1[3040] = 16'sb0011110101001101;\n  assign DirectLookupTable_1[3041] = 16'sb0011110101001101;\n  assign DirectLookupTable_1[3042] = 16'sb0011110101001100;\n  assign DirectLookupTable_1[3043] = 16'sb0011110101001100;\n  assign DirectLookupTable_1[3044] = 16'sb0011110101001011;\n  assign DirectLookupTable_1[3045] = 16'sb0011110101001011;\n  assign DirectLookupTable_1[3046] = 16'sb0011110101001010;\n  assign DirectLookupTable_1[3047] = 16'sb0011110101001010;\n  assign DirectLookupTable_1[3048] = 16'sb0011110101001001;\n  assign DirectLookupTable_1[3049] = 16'sb0011110101001001;\n  assign DirectLookupTable_1[3050] = 16'sb0011110101001001;\n  assign DirectLookupTable_1[3051] = 16'sb0011110101001000;\n  assign DirectLookupTable_1[3052] = 16'sb0011110101001000;\n  assign DirectLookupTable_1[3053] = 16'sb0011110101000111;\n  assign DirectLookupTable_1[3054] = 16'sb0011110101000111;\n  assign DirectLookupTable_1[3055] = 16'sb0011110101000110;\n  assign DirectLookupTable_1[3056] = 16'sb0011110101000110;\n  assign DirectLookupTable_1[3057] = 16'sb0011110101000101;\n  assign DirectLookupTable_1[3058] = 16'sb0011110101000101;\n  assign DirectLookupTable_1[3059] = 16'sb0011110101000100;\n  assign DirectLookupTable_1[3060] = 16'sb0011110101000100;\n  assign DirectLookupTable_1[3061] = 16'sb0011110101000100;\n  assign DirectLookupTable_1[3062] = 16'sb0011110101000011;\n  assign DirectLookupTable_1[3063] = 16'sb0011110101000011;\n  assign DirectLookupTable_1[3064] = 16'sb0011110101000010;\n  assign DirectLookupTable_1[3065] = 16'sb0011110101000010;\n  assign DirectLookupTable_1[3066] = 16'sb0011110101000001;\n  assign DirectLookupTable_1[3067] = 16'sb0011110101000001;\n  assign DirectLookupTable_1[3068] = 16'sb0011110101000000;\n  assign DirectLookupTable_1[3069] = 16'sb0011110101000000;\n  assign DirectLookupTable_1[3070] = 16'sb0011110100111111;\n  assign DirectLookupTable_1[3071] = 16'sb0011110100111111;\n  assign DirectLookupTable_1[3072] = 16'sb0011110100111111;\n  assign DirectLookupTable_1[3073] = 16'sb0011110100111110;\n  assign DirectLookupTable_1[3074] = 16'sb0011110100111110;\n  assign DirectLookupTable_1[3075] = 16'sb0011110100111101;\n  assign DirectLookupTable_1[3076] = 16'sb0011110100111101;\n  assign DirectLookupTable_1[3077] = 16'sb0011110100111100;\n  assign DirectLookupTable_1[3078] = 16'sb0011110100111100;\n  assign DirectLookupTable_1[3079] = 16'sb0011110100111011;\n  assign DirectLookupTable_1[3080] = 16'sb0011110100111011;\n  assign DirectLookupTable_1[3081] = 16'sb0011110100111010;\n  assign DirectLookupTable_1[3082] = 16'sb0011110100111010;\n  assign DirectLookupTable_1[3083] = 16'sb0011110100111001;\n  assign DirectLookupTable_1[3084] = 16'sb0011110100111001;\n  assign DirectLookupTable_1[3085] = 16'sb0011110100111001;\n  assign DirectLookupTable_1[3086] = 16'sb0011110100111000;\n  assign DirectLookupTable_1[3087] = 16'sb0011110100111000;\n  assign DirectLookupTable_1[3088] = 16'sb0011110100110111;\n  assign DirectLookupTable_1[3089] = 16'sb0011110100110111;\n  assign DirectLookupTable_1[3090] = 16'sb0011110100110110;\n  assign DirectLookupTable_1[3091] = 16'sb0011110100110110;\n  assign DirectLookupTable_1[3092] = 16'sb0011110100110101;\n  assign DirectLookupTable_1[3093] = 16'sb0011110100110101;\n  assign DirectLookupTable_1[3094] = 16'sb0011110100110100;\n  assign DirectLookupTable_1[3095] = 16'sb0011110100110100;\n  assign DirectLookupTable_1[3096] = 16'sb0011110100110100;\n  assign DirectLookupTable_1[3097] = 16'sb0011110100110011;\n  assign DirectLookupTable_1[3098] = 16'sb0011110100110011;\n  assign DirectLookupTable_1[3099] = 16'sb0011110100110010;\n  assign DirectLookupTable_1[3100] = 16'sb0011110100110010;\n  assign DirectLookupTable_1[3101] = 16'sb0011110100110001;\n  assign DirectLookupTable_1[3102] = 16'sb0011110100110001;\n  assign DirectLookupTable_1[3103] = 16'sb0011110100110000;\n  assign DirectLookupTable_1[3104] = 16'sb0011110100110000;\n  assign DirectLookupTable_1[3105] = 16'sb0011110100101111;\n  assign DirectLookupTable_1[3106] = 16'sb0011110100101111;\n  assign DirectLookupTable_1[3107] = 16'sb0011110100101110;\n  assign DirectLookupTable_1[3108] = 16'sb0011110100101110;\n  assign DirectLookupTable_1[3109] = 16'sb0011110100101110;\n  assign DirectLookupTable_1[3110] = 16'sb0011110100101101;\n  assign DirectLookupTable_1[3111] = 16'sb0011110100101101;\n  assign DirectLookupTable_1[3112] = 16'sb0011110100101100;\n  assign DirectLookupTable_1[3113] = 16'sb0011110100101100;\n  assign DirectLookupTable_1[3114] = 16'sb0011110100101011;\n  assign DirectLookupTable_1[3115] = 16'sb0011110100101011;\n  assign DirectLookupTable_1[3116] = 16'sb0011110100101010;\n  assign DirectLookupTable_1[3117] = 16'sb0011110100101010;\n  assign DirectLookupTable_1[3118] = 16'sb0011110100101001;\n  assign DirectLookupTable_1[3119] = 16'sb0011110100101001;\n  assign DirectLookupTable_1[3120] = 16'sb0011110100101000;\n  assign DirectLookupTable_1[3121] = 16'sb0011110100101000;\n  assign DirectLookupTable_1[3122] = 16'sb0011110100101000;\n  assign DirectLookupTable_1[3123] = 16'sb0011110100100111;\n  assign DirectLookupTable_1[3124] = 16'sb0011110100100111;\n  assign DirectLookupTable_1[3125] = 16'sb0011110100100110;\n  assign DirectLookupTable_1[3126] = 16'sb0011110100100110;\n  assign DirectLookupTable_1[3127] = 16'sb0011110100100101;\n  assign DirectLookupTable_1[3128] = 16'sb0011110100100101;\n  assign DirectLookupTable_1[3129] = 16'sb0011110100100100;\n  assign DirectLookupTable_1[3130] = 16'sb0011110100100100;\n  assign DirectLookupTable_1[3131] = 16'sb0011110100100011;\n  assign DirectLookupTable_1[3132] = 16'sb0011110100100011;\n  assign DirectLookupTable_1[3133] = 16'sb0011110100100010;\n  assign DirectLookupTable_1[3134] = 16'sb0011110100100010;\n  assign DirectLookupTable_1[3135] = 16'sb0011110100100001;\n  assign DirectLookupTable_1[3136] = 16'sb0011110100100001;\n  assign DirectLookupTable_1[3137] = 16'sb0011110100100001;\n  assign DirectLookupTable_1[3138] = 16'sb0011110100100000;\n  assign DirectLookupTable_1[3139] = 16'sb0011110100100000;\n  assign DirectLookupTable_1[3140] = 16'sb0011110100011111;\n  assign DirectLookupTable_1[3141] = 16'sb0011110100011111;\n  assign DirectLookupTable_1[3142] = 16'sb0011110100011110;\n  assign DirectLookupTable_1[3143] = 16'sb0011110100011110;\n  assign DirectLookupTable_1[3144] = 16'sb0011110100011101;\n  assign DirectLookupTable_1[3145] = 16'sb0011110100011101;\n  assign DirectLookupTable_1[3146] = 16'sb0011110100011100;\n  assign DirectLookupTable_1[3147] = 16'sb0011110100011100;\n  assign DirectLookupTable_1[3148] = 16'sb0011110100011011;\n  assign DirectLookupTable_1[3149] = 16'sb0011110100011011;\n  assign DirectLookupTable_1[3150] = 16'sb0011110100011011;\n  assign DirectLookupTable_1[3151] = 16'sb0011110100011010;\n  assign DirectLookupTable_1[3152] = 16'sb0011110100011010;\n  assign DirectLookupTable_1[3153] = 16'sb0011110100011001;\n  assign DirectLookupTable_1[3154] = 16'sb0011110100011001;\n  assign DirectLookupTable_1[3155] = 16'sb0011110100011000;\n  assign DirectLookupTable_1[3156] = 16'sb0011110100011000;\n  assign DirectLookupTable_1[3157] = 16'sb0011110100010111;\n  assign DirectLookupTable_1[3158] = 16'sb0011110100010111;\n  assign DirectLookupTable_1[3159] = 16'sb0011110100010110;\n  assign DirectLookupTable_1[3160] = 16'sb0011110100010110;\n  assign DirectLookupTable_1[3161] = 16'sb0011110100010101;\n  assign DirectLookupTable_1[3162] = 16'sb0011110100010101;\n  assign DirectLookupTable_1[3163] = 16'sb0011110100010100;\n  assign DirectLookupTable_1[3164] = 16'sb0011110100010100;\n  assign DirectLookupTable_1[3165] = 16'sb0011110100010011;\n  assign DirectLookupTable_1[3166] = 16'sb0011110100010011;\n  assign DirectLookupTable_1[3167] = 16'sb0011110100010011;\n  assign DirectLookupTable_1[3168] = 16'sb0011110100010010;\n  assign DirectLookupTable_1[3169] = 16'sb0011110100010010;\n  assign DirectLookupTable_1[3170] = 16'sb0011110100010001;\n  assign DirectLookupTable_1[3171] = 16'sb0011110100010001;\n  assign DirectLookupTable_1[3172] = 16'sb0011110100010000;\n  assign DirectLookupTable_1[3173] = 16'sb0011110100010000;\n  assign DirectLookupTable_1[3174] = 16'sb0011110100001111;\n  assign DirectLookupTable_1[3175] = 16'sb0011110100001111;\n  assign DirectLookupTable_1[3176] = 16'sb0011110100001110;\n  assign DirectLookupTable_1[3177] = 16'sb0011110100001110;\n  assign DirectLookupTable_1[3178] = 16'sb0011110100001101;\n  assign DirectLookupTable_1[3179] = 16'sb0011110100001101;\n  assign DirectLookupTable_1[3180] = 16'sb0011110100001100;\n  assign DirectLookupTable_1[3181] = 16'sb0011110100001100;\n  assign DirectLookupTable_1[3182] = 16'sb0011110100001011;\n  assign DirectLookupTable_1[3183] = 16'sb0011110100001011;\n  assign DirectLookupTable_1[3184] = 16'sb0011110100001011;\n  assign DirectLookupTable_1[3185] = 16'sb0011110100001010;\n  assign DirectLookupTable_1[3186] = 16'sb0011110100001010;\n  assign DirectLookupTable_1[3187] = 16'sb0011110100001001;\n  assign DirectLookupTable_1[3188] = 16'sb0011110100001001;\n  assign DirectLookupTable_1[3189] = 16'sb0011110100001000;\n  assign DirectLookupTable_1[3190] = 16'sb0011110100001000;\n  assign DirectLookupTable_1[3191] = 16'sb0011110100000111;\n  assign DirectLookupTable_1[3192] = 16'sb0011110100000111;\n  assign DirectLookupTable_1[3193] = 16'sb0011110100000110;\n  assign DirectLookupTable_1[3194] = 16'sb0011110100000110;\n  assign DirectLookupTable_1[3195] = 16'sb0011110100000101;\n  assign DirectLookupTable_1[3196] = 16'sb0011110100000101;\n  assign DirectLookupTable_1[3197] = 16'sb0011110100000100;\n  assign DirectLookupTable_1[3198] = 16'sb0011110100000100;\n  assign DirectLookupTable_1[3199] = 16'sb0011110100000011;\n  assign DirectLookupTable_1[3200] = 16'sb0011110100000011;\n  assign DirectLookupTable_1[3201] = 16'sb0011110100000010;\n  assign DirectLookupTable_1[3202] = 16'sb0011110100000010;\n  assign DirectLookupTable_1[3203] = 16'sb0011110100000010;\n  assign DirectLookupTable_1[3204] = 16'sb0011110100000001;\n  assign DirectLookupTable_1[3205] = 16'sb0011110100000001;\n  assign DirectLookupTable_1[3206] = 16'sb0011110100000000;\n  assign DirectLookupTable_1[3207] = 16'sb0011110100000000;\n  assign DirectLookupTable_1[3208] = 16'sb0011110011111111;\n  assign DirectLookupTable_1[3209] = 16'sb0011110011111111;\n  assign DirectLookupTable_1[3210] = 16'sb0011110011111110;\n  assign DirectLookupTable_1[3211] = 16'sb0011110011111110;\n  assign DirectLookupTable_1[3212] = 16'sb0011110011111101;\n  assign DirectLookupTable_1[3213] = 16'sb0011110011111101;\n  assign DirectLookupTable_1[3214] = 16'sb0011110011111100;\n  assign DirectLookupTable_1[3215] = 16'sb0011110011111100;\n  assign DirectLookupTable_1[3216] = 16'sb0011110011111011;\n  assign DirectLookupTable_1[3217] = 16'sb0011110011111011;\n  assign DirectLookupTable_1[3218] = 16'sb0011110011111010;\n  assign DirectLookupTable_1[3219] = 16'sb0011110011111010;\n  assign DirectLookupTable_1[3220] = 16'sb0011110011111001;\n  assign DirectLookupTable_1[3221] = 16'sb0011110011111001;\n  assign DirectLookupTable_1[3222] = 16'sb0011110011111000;\n  assign DirectLookupTable_1[3223] = 16'sb0011110011111000;\n  assign DirectLookupTable_1[3224] = 16'sb0011110011111000;\n  assign DirectLookupTable_1[3225] = 16'sb0011110011110111;\n  assign DirectLookupTable_1[3226] = 16'sb0011110011110111;\n  assign DirectLookupTable_1[3227] = 16'sb0011110011110110;\n  assign DirectLookupTable_1[3228] = 16'sb0011110011110110;\n  assign DirectLookupTable_1[3229] = 16'sb0011110011110101;\n  assign DirectLookupTable_1[3230] = 16'sb0011110011110101;\n  assign DirectLookupTable_1[3231] = 16'sb0011110011110100;\n  assign DirectLookupTable_1[3232] = 16'sb0011110011110100;\n  assign DirectLookupTable_1[3233] = 16'sb0011110011110011;\n  assign DirectLookupTable_1[3234] = 16'sb0011110011110011;\n  assign DirectLookupTable_1[3235] = 16'sb0011110011110010;\n  assign DirectLookupTable_1[3236] = 16'sb0011110011110010;\n  assign DirectLookupTable_1[3237] = 16'sb0011110011110001;\n  assign DirectLookupTable_1[3238] = 16'sb0011110011110001;\n  assign DirectLookupTable_1[3239] = 16'sb0011110011110000;\n  assign DirectLookupTable_1[3240] = 16'sb0011110011110000;\n  assign DirectLookupTable_1[3241] = 16'sb0011110011101111;\n  assign DirectLookupTable_1[3242] = 16'sb0011110011101111;\n  assign DirectLookupTable_1[3243] = 16'sb0011110011101110;\n  assign DirectLookupTable_1[3244] = 16'sb0011110011101110;\n  assign DirectLookupTable_1[3245] = 16'sb0011110011101101;\n  assign DirectLookupTable_1[3246] = 16'sb0011110011101101;\n  assign DirectLookupTable_1[3247] = 16'sb0011110011101101;\n  assign DirectLookupTable_1[3248] = 16'sb0011110011101100;\n  assign DirectLookupTable_1[3249] = 16'sb0011110011101100;\n  assign DirectLookupTable_1[3250] = 16'sb0011110011101011;\n  assign DirectLookupTable_1[3251] = 16'sb0011110011101011;\n  assign DirectLookupTable_1[3252] = 16'sb0011110011101010;\n  assign DirectLookupTable_1[3253] = 16'sb0011110011101010;\n  assign DirectLookupTable_1[3254] = 16'sb0011110011101001;\n  assign DirectLookupTable_1[3255] = 16'sb0011110011101001;\n  assign DirectLookupTable_1[3256] = 16'sb0011110011101000;\n  assign DirectLookupTable_1[3257] = 16'sb0011110011101000;\n  assign DirectLookupTable_1[3258] = 16'sb0011110011100111;\n  assign DirectLookupTable_1[3259] = 16'sb0011110011100111;\n  assign DirectLookupTable_1[3260] = 16'sb0011110011100110;\n  assign DirectLookupTable_1[3261] = 16'sb0011110011100110;\n  assign DirectLookupTable_1[3262] = 16'sb0011110011100101;\n  assign DirectLookupTable_1[3263] = 16'sb0011110011100101;\n  assign DirectLookupTable_1[3264] = 16'sb0011110011100100;\n  assign DirectLookupTable_1[3265] = 16'sb0011110011100100;\n  assign DirectLookupTable_1[3266] = 16'sb0011110011100011;\n  assign DirectLookupTable_1[3267] = 16'sb0011110011100011;\n  assign DirectLookupTable_1[3268] = 16'sb0011110011100010;\n  assign DirectLookupTable_1[3269] = 16'sb0011110011100010;\n  assign DirectLookupTable_1[3270] = 16'sb0011110011100001;\n  assign DirectLookupTable_1[3271] = 16'sb0011110011100001;\n  assign DirectLookupTable_1[3272] = 16'sb0011110011100000;\n  assign DirectLookupTable_1[3273] = 16'sb0011110011100000;\n  assign DirectLookupTable_1[3274] = 16'sb0011110011011111;\n  assign DirectLookupTable_1[3275] = 16'sb0011110011011111;\n  assign DirectLookupTable_1[3276] = 16'sb0011110011011110;\n  assign DirectLookupTable_1[3277] = 16'sb0011110011011110;\n  assign DirectLookupTable_1[3278] = 16'sb0011110011011110;\n  assign DirectLookupTable_1[3279] = 16'sb0011110011011101;\n  assign DirectLookupTable_1[3280] = 16'sb0011110011011101;\n  assign DirectLookupTable_1[3281] = 16'sb0011110011011100;\n  assign DirectLookupTable_1[3282] = 16'sb0011110011011100;\n  assign DirectLookupTable_1[3283] = 16'sb0011110011011011;\n  assign DirectLookupTable_1[3284] = 16'sb0011110011011011;\n  assign DirectLookupTable_1[3285] = 16'sb0011110011011010;\n  assign DirectLookupTable_1[3286] = 16'sb0011110011011010;\n  assign DirectLookupTable_1[3287] = 16'sb0011110011011001;\n  assign DirectLookupTable_1[3288] = 16'sb0011110011011001;\n  assign DirectLookupTable_1[3289] = 16'sb0011110011011000;\n  assign DirectLookupTable_1[3290] = 16'sb0011110011011000;\n  assign DirectLookupTable_1[3291] = 16'sb0011110011010111;\n  assign DirectLookupTable_1[3292] = 16'sb0011110011010111;\n  assign DirectLookupTable_1[3293] = 16'sb0011110011010110;\n  assign DirectLookupTable_1[3294] = 16'sb0011110011010110;\n  assign DirectLookupTable_1[3295] = 16'sb0011110011010101;\n  assign DirectLookupTable_1[3296] = 16'sb0011110011010101;\n  assign DirectLookupTable_1[3297] = 16'sb0011110011010100;\n  assign DirectLookupTable_1[3298] = 16'sb0011110011010100;\n  assign DirectLookupTable_1[3299] = 16'sb0011110011010011;\n  assign DirectLookupTable_1[3300] = 16'sb0011110011010011;\n  assign DirectLookupTable_1[3301] = 16'sb0011110011010010;\n  assign DirectLookupTable_1[3302] = 16'sb0011110011010010;\n  assign DirectLookupTable_1[3303] = 16'sb0011110011010001;\n  assign DirectLookupTable_1[3304] = 16'sb0011110011010001;\n  assign DirectLookupTable_1[3305] = 16'sb0011110011010000;\n  assign DirectLookupTable_1[3306] = 16'sb0011110011010000;\n  assign DirectLookupTable_1[3307] = 16'sb0011110011001111;\n  assign DirectLookupTable_1[3308] = 16'sb0011110011001111;\n  assign DirectLookupTable_1[3309] = 16'sb0011110011001110;\n  assign DirectLookupTable_1[3310] = 16'sb0011110011001110;\n  assign DirectLookupTable_1[3311] = 16'sb0011110011001101;\n  assign DirectLookupTable_1[3312] = 16'sb0011110011001101;\n  assign DirectLookupTable_1[3313] = 16'sb0011110011001100;\n  assign DirectLookupTable_1[3314] = 16'sb0011110011001100;\n  assign DirectLookupTable_1[3315] = 16'sb0011110011001011;\n  assign DirectLookupTable_1[3316] = 16'sb0011110011001011;\n  assign DirectLookupTable_1[3317] = 16'sb0011110011001010;\n  assign DirectLookupTable_1[3318] = 16'sb0011110011001010;\n  assign DirectLookupTable_1[3319] = 16'sb0011110011001001;\n  assign DirectLookupTable_1[3320] = 16'sb0011110011001001;\n  assign DirectLookupTable_1[3321] = 16'sb0011110011001001;\n  assign DirectLookupTable_1[3322] = 16'sb0011110011001000;\n  assign DirectLookupTable_1[3323] = 16'sb0011110011001000;\n  assign DirectLookupTable_1[3324] = 16'sb0011110011000111;\n  assign DirectLookupTable_1[3325] = 16'sb0011110011000111;\n  assign DirectLookupTable_1[3326] = 16'sb0011110011000110;\n  assign DirectLookupTable_1[3327] = 16'sb0011110011000110;\n  assign DirectLookupTable_1[3328] = 16'sb0011110011000101;\n  assign DirectLookupTable_1[3329] = 16'sb0011110011000101;\n  assign DirectLookupTable_1[3330] = 16'sb0011110011000100;\n  assign DirectLookupTable_1[3331] = 16'sb0011110011000100;\n  assign DirectLookupTable_1[3332] = 16'sb0011110011000011;\n  assign DirectLookupTable_1[3333] = 16'sb0011110011000011;\n  assign DirectLookupTable_1[3334] = 16'sb0011110011000010;\n  assign DirectLookupTable_1[3335] = 16'sb0011110011000010;\n  assign DirectLookupTable_1[3336] = 16'sb0011110011000001;\n  assign DirectLookupTable_1[3337] = 16'sb0011110011000001;\n  assign DirectLookupTable_1[3338] = 16'sb0011110011000000;\n  assign DirectLookupTable_1[3339] = 16'sb0011110011000000;\n  assign DirectLookupTable_1[3340] = 16'sb0011110010111111;\n  assign DirectLookupTable_1[3341] = 16'sb0011110010111111;\n  assign DirectLookupTable_1[3342] = 16'sb0011110010111110;\n  assign DirectLookupTable_1[3343] = 16'sb0011110010111110;\n  assign DirectLookupTable_1[3344] = 16'sb0011110010111101;\n  assign DirectLookupTable_1[3345] = 16'sb0011110010111101;\n  assign DirectLookupTable_1[3346] = 16'sb0011110010111100;\n  assign DirectLookupTable_1[3347] = 16'sb0011110010111100;\n  assign DirectLookupTable_1[3348] = 16'sb0011110010111011;\n  assign DirectLookupTable_1[3349] = 16'sb0011110010111011;\n  assign DirectLookupTable_1[3350] = 16'sb0011110010111010;\n  assign DirectLookupTable_1[3351] = 16'sb0011110010111010;\n  assign DirectLookupTable_1[3352] = 16'sb0011110010111001;\n  assign DirectLookupTable_1[3353] = 16'sb0011110010111001;\n  assign DirectLookupTable_1[3354] = 16'sb0011110010111000;\n  assign DirectLookupTable_1[3355] = 16'sb0011110010111000;\n  assign DirectLookupTable_1[3356] = 16'sb0011110010110111;\n  assign DirectLookupTable_1[3357] = 16'sb0011110010110111;\n  assign DirectLookupTable_1[3358] = 16'sb0011110010110110;\n  assign DirectLookupTable_1[3359] = 16'sb0011110010110110;\n  assign DirectLookupTable_1[3360] = 16'sb0011110010110101;\n  assign DirectLookupTable_1[3361] = 16'sb0011110010110101;\n  assign DirectLookupTable_1[3362] = 16'sb0011110010110100;\n  assign DirectLookupTable_1[3363] = 16'sb0011110010110100;\n  assign DirectLookupTable_1[3364] = 16'sb0011110010110011;\n  assign DirectLookupTable_1[3365] = 16'sb0011110010110011;\n  assign DirectLookupTable_1[3366] = 16'sb0011110010110010;\n  assign DirectLookupTable_1[3367] = 16'sb0011110010110010;\n  assign DirectLookupTable_1[3368] = 16'sb0011110010110001;\n  assign DirectLookupTable_1[3369] = 16'sb0011110010110001;\n  assign DirectLookupTable_1[3370] = 16'sb0011110010110000;\n  assign DirectLookupTable_1[3371] = 16'sb0011110010110000;\n  assign DirectLookupTable_1[3372] = 16'sb0011110010101111;\n  assign DirectLookupTable_1[3373] = 16'sb0011110010101111;\n  assign DirectLookupTable_1[3374] = 16'sb0011110010101110;\n  assign DirectLookupTable_1[3375] = 16'sb0011110010101110;\n  assign DirectLookupTable_1[3376] = 16'sb0011110010101101;\n  assign DirectLookupTable_1[3377] = 16'sb0011110010101101;\n  assign DirectLookupTable_1[3378] = 16'sb0011110010101100;\n  assign DirectLookupTable_1[3379] = 16'sb0011110010101100;\n  assign DirectLookupTable_1[3380] = 16'sb0011110010101011;\n  assign DirectLookupTable_1[3381] = 16'sb0011110010101011;\n  assign DirectLookupTable_1[3382] = 16'sb0011110010101010;\n  assign DirectLookupTable_1[3383] = 16'sb0011110010101010;\n  assign DirectLookupTable_1[3384] = 16'sb0011110010101001;\n  assign DirectLookupTable_1[3385] = 16'sb0011110010101001;\n  assign DirectLookupTable_1[3386] = 16'sb0011110010101000;\n  assign DirectLookupTable_1[3387] = 16'sb0011110010101000;\n  assign DirectLookupTable_1[3388] = 16'sb0011110010100111;\n  assign DirectLookupTable_1[3389] = 16'sb0011110010100111;\n  assign DirectLookupTable_1[3390] = 16'sb0011110010100110;\n  assign DirectLookupTable_1[3391] = 16'sb0011110010100110;\n  assign DirectLookupTable_1[3392] = 16'sb0011110010100101;\n  assign DirectLookupTable_1[3393] = 16'sb0011110010100101;\n  assign DirectLookupTable_1[3394] = 16'sb0011110010100100;\n  assign DirectLookupTable_1[3395] = 16'sb0011110010100100;\n  assign DirectLookupTable_1[3396] = 16'sb0011110010100011;\n  assign DirectLookupTable_1[3397] = 16'sb0011110010100011;\n  assign DirectLookupTable_1[3398] = 16'sb0011110010100010;\n  assign DirectLookupTable_1[3399] = 16'sb0011110010100010;\n  assign DirectLookupTable_1[3400] = 16'sb0011110010100001;\n  assign DirectLookupTable_1[3401] = 16'sb0011110010100001;\n  assign DirectLookupTable_1[3402] = 16'sb0011110010100000;\n  assign DirectLookupTable_1[3403] = 16'sb0011110010100000;\n  assign DirectLookupTable_1[3404] = 16'sb0011110010011111;\n  assign DirectLookupTable_1[3405] = 16'sb0011110010011111;\n  assign DirectLookupTable_1[3406] = 16'sb0011110010011110;\n  assign DirectLookupTable_1[3407] = 16'sb0011110010011110;\n  assign DirectLookupTable_1[3408] = 16'sb0011110010011101;\n  assign DirectLookupTable_1[3409] = 16'sb0011110010011101;\n  assign DirectLookupTable_1[3410] = 16'sb0011110010011100;\n  assign DirectLookupTable_1[3411] = 16'sb0011110010011100;\n  assign DirectLookupTable_1[3412] = 16'sb0011110010011011;\n  assign DirectLookupTable_1[3413] = 16'sb0011110010011011;\n  assign DirectLookupTable_1[3414] = 16'sb0011110010011010;\n  assign DirectLookupTable_1[3415] = 16'sb0011110010011010;\n  assign DirectLookupTable_1[3416] = 16'sb0011110010011001;\n  assign DirectLookupTable_1[3417] = 16'sb0011110010011001;\n  assign DirectLookupTable_1[3418] = 16'sb0011110010011000;\n  assign DirectLookupTable_1[3419] = 16'sb0011110010011000;\n  assign DirectLookupTable_1[3420] = 16'sb0011110010010111;\n  assign DirectLookupTable_1[3421] = 16'sb0011110010010111;\n  assign DirectLookupTable_1[3422] = 16'sb0011110010010110;\n  assign DirectLookupTable_1[3423] = 16'sb0011110010010110;\n  assign DirectLookupTable_1[3424] = 16'sb0011110010010101;\n  assign DirectLookupTable_1[3425] = 16'sb0011110010010101;\n  assign DirectLookupTable_1[3426] = 16'sb0011110010010100;\n  assign DirectLookupTable_1[3427] = 16'sb0011110010010100;\n  assign DirectLookupTable_1[3428] = 16'sb0011110010010011;\n  assign DirectLookupTable_1[3429] = 16'sb0011110010010011;\n  assign DirectLookupTable_1[3430] = 16'sb0011110010010010;\n  assign DirectLookupTable_1[3431] = 16'sb0011110010010010;\n  assign DirectLookupTable_1[3432] = 16'sb0011110010010001;\n  assign DirectLookupTable_1[3433] = 16'sb0011110010010001;\n  assign DirectLookupTable_1[3434] = 16'sb0011110010010000;\n  assign DirectLookupTable_1[3435] = 16'sb0011110010010000;\n  assign DirectLookupTable_1[3436] = 16'sb0011110010001111;\n  assign DirectLookupTable_1[3437] = 16'sb0011110010001111;\n  assign DirectLookupTable_1[3438] = 16'sb0011110010001110;\n  assign DirectLookupTable_1[3439] = 16'sb0011110010001101;\n  assign DirectLookupTable_1[3440] = 16'sb0011110010001101;\n  assign DirectLookupTable_1[3441] = 16'sb0011110010001100;\n  assign DirectLookupTable_1[3442] = 16'sb0011110010001100;\n  assign DirectLookupTable_1[3443] = 16'sb0011110010001011;\n  assign DirectLookupTable_1[3444] = 16'sb0011110010001011;\n  assign DirectLookupTable_1[3445] = 16'sb0011110010001010;\n  assign DirectLookupTable_1[3446] = 16'sb0011110010001010;\n  assign DirectLookupTable_1[3447] = 16'sb0011110010001001;\n  assign DirectLookupTable_1[3448] = 16'sb0011110010001001;\n  assign DirectLookupTable_1[3449] = 16'sb0011110010001000;\n  assign DirectLookupTable_1[3450] = 16'sb0011110010001000;\n  assign DirectLookupTable_1[3451] = 16'sb0011110010000111;\n  assign DirectLookupTable_1[3452] = 16'sb0011110010000111;\n  assign DirectLookupTable_1[3453] = 16'sb0011110010000110;\n  assign DirectLookupTable_1[3454] = 16'sb0011110010000110;\n  assign DirectLookupTable_1[3455] = 16'sb0011110010000101;\n  assign DirectLookupTable_1[3456] = 16'sb0011110010000101;\n  assign DirectLookupTable_1[3457] = 16'sb0011110010000100;\n  assign DirectLookupTable_1[3458] = 16'sb0011110010000100;\n  assign DirectLookupTable_1[3459] = 16'sb0011110010000011;\n  assign DirectLookupTable_1[3460] = 16'sb0011110010000011;\n  assign DirectLookupTable_1[3461] = 16'sb0011110010000010;\n  assign DirectLookupTable_1[3462] = 16'sb0011110010000010;\n  assign DirectLookupTable_1[3463] = 16'sb0011110010000001;\n  assign DirectLookupTable_1[3464] = 16'sb0011110010000001;\n  assign DirectLookupTable_1[3465] = 16'sb0011110010000000;\n  assign DirectLookupTable_1[3466] = 16'sb0011110010000000;\n  assign DirectLookupTable_1[3467] = 16'sb0011110001111111;\n  assign DirectLookupTable_1[3468] = 16'sb0011110001111111;\n  assign DirectLookupTable_1[3469] = 16'sb0011110001111110;\n  assign DirectLookupTable_1[3470] = 16'sb0011110001111110;\n  assign DirectLookupTable_1[3471] = 16'sb0011110001111101;\n  assign DirectLookupTable_1[3472] = 16'sb0011110001111101;\n  assign DirectLookupTable_1[3473] = 16'sb0011110001111100;\n  assign DirectLookupTable_1[3474] = 16'sb0011110001111100;\n  assign DirectLookupTable_1[3475] = 16'sb0011110001111011;\n  assign DirectLookupTable_1[3476] = 16'sb0011110001111011;\n  assign DirectLookupTable_1[3477] = 16'sb0011110001111010;\n  assign DirectLookupTable_1[3478] = 16'sb0011110001111010;\n  assign DirectLookupTable_1[3479] = 16'sb0011110001111001;\n  assign DirectLookupTable_1[3480] = 16'sb0011110001111001;\n  assign DirectLookupTable_1[3481] = 16'sb0011110001111000;\n  assign DirectLookupTable_1[3482] = 16'sb0011110001110111;\n  assign DirectLookupTable_1[3483] = 16'sb0011110001110111;\n  assign DirectLookupTable_1[3484] = 16'sb0011110001110110;\n  assign DirectLookupTable_1[3485] = 16'sb0011110001110110;\n  assign DirectLookupTable_1[3486] = 16'sb0011110001110101;\n  assign DirectLookupTable_1[3487] = 16'sb0011110001110101;\n  assign DirectLookupTable_1[3488] = 16'sb0011110001110100;\n  assign DirectLookupTable_1[3489] = 16'sb0011110001110100;\n  assign DirectLookupTable_1[3490] = 16'sb0011110001110011;\n  assign DirectLookupTable_1[3491] = 16'sb0011110001110011;\n  assign DirectLookupTable_1[3492] = 16'sb0011110001110010;\n  assign DirectLookupTable_1[3493] = 16'sb0011110001110010;\n  assign DirectLookupTable_1[3494] = 16'sb0011110001110001;\n  assign DirectLookupTable_1[3495] = 16'sb0011110001110001;\n  assign DirectLookupTable_1[3496] = 16'sb0011110001110000;\n  assign DirectLookupTable_1[3497] = 16'sb0011110001110000;\n  assign DirectLookupTable_1[3498] = 16'sb0011110001101111;\n  assign DirectLookupTable_1[3499] = 16'sb0011110001101111;\n  assign DirectLookupTable_1[3500] = 16'sb0011110001101110;\n  assign DirectLookupTable_1[3501] = 16'sb0011110001101110;\n  assign DirectLookupTable_1[3502] = 16'sb0011110001101101;\n  assign DirectLookupTable_1[3503] = 16'sb0011110001101101;\n  assign DirectLookupTable_1[3504] = 16'sb0011110001101100;\n  assign DirectLookupTable_1[3505] = 16'sb0011110001101100;\n  assign DirectLookupTable_1[3506] = 16'sb0011110001101011;\n  assign DirectLookupTable_1[3507] = 16'sb0011110001101011;\n  assign DirectLookupTable_1[3508] = 16'sb0011110001101010;\n  assign DirectLookupTable_1[3509] = 16'sb0011110001101010;\n  assign DirectLookupTable_1[3510] = 16'sb0011110001101001;\n  assign DirectLookupTable_1[3511] = 16'sb0011110001101001;\n  assign DirectLookupTable_1[3512] = 16'sb0011110001101000;\n  assign DirectLookupTable_1[3513] = 16'sb0011110001100111;\n  assign DirectLookupTable_1[3514] = 16'sb0011110001100111;\n  assign DirectLookupTable_1[3515] = 16'sb0011110001100110;\n  assign DirectLookupTable_1[3516] = 16'sb0011110001100110;\n  assign DirectLookupTable_1[3517] = 16'sb0011110001100101;\n  assign DirectLookupTable_1[3518] = 16'sb0011110001100101;\n  assign DirectLookupTable_1[3519] = 16'sb0011110001100100;\n  assign DirectLookupTable_1[3520] = 16'sb0011110001100100;\n  assign DirectLookupTable_1[3521] = 16'sb0011110001100011;\n  assign DirectLookupTable_1[3522] = 16'sb0011110001100011;\n  assign DirectLookupTable_1[3523] = 16'sb0011110001100010;\n  assign DirectLookupTable_1[3524] = 16'sb0011110001100010;\n  assign DirectLookupTable_1[3525] = 16'sb0011110001100001;\n  assign DirectLookupTable_1[3526] = 16'sb0011110001100001;\n  assign DirectLookupTable_1[3527] = 16'sb0011110001100000;\n  assign DirectLookupTable_1[3528] = 16'sb0011110001100000;\n  assign DirectLookupTable_1[3529] = 16'sb0011110001011111;\n  assign DirectLookupTable_1[3530] = 16'sb0011110001011111;\n  assign DirectLookupTable_1[3531] = 16'sb0011110001011110;\n  assign DirectLookupTable_1[3532] = 16'sb0011110001011110;\n  assign DirectLookupTable_1[3533] = 16'sb0011110001011101;\n  assign DirectLookupTable_1[3534] = 16'sb0011110001011101;\n  assign DirectLookupTable_1[3535] = 16'sb0011110001011100;\n  assign DirectLookupTable_1[3536] = 16'sb0011110001011011;\n  assign DirectLookupTable_1[3537] = 16'sb0011110001011011;\n  assign DirectLookupTable_1[3538] = 16'sb0011110001011010;\n  assign DirectLookupTable_1[3539] = 16'sb0011110001011010;\n  assign DirectLookupTable_1[3540] = 16'sb0011110001011001;\n  assign DirectLookupTable_1[3541] = 16'sb0011110001011001;\n  assign DirectLookupTable_1[3542] = 16'sb0011110001011000;\n  assign DirectLookupTable_1[3543] = 16'sb0011110001011000;\n  assign DirectLookupTable_1[3544] = 16'sb0011110001010111;\n  assign DirectLookupTable_1[3545] = 16'sb0011110001010111;\n  assign DirectLookupTable_1[3546] = 16'sb0011110001010110;\n  assign DirectLookupTable_1[3547] = 16'sb0011110001010110;\n  assign DirectLookupTable_1[3548] = 16'sb0011110001010101;\n  assign DirectLookupTable_1[3549] = 16'sb0011110001010101;\n  assign DirectLookupTable_1[3550] = 16'sb0011110001010100;\n  assign DirectLookupTable_1[3551] = 16'sb0011110001010100;\n  assign DirectLookupTable_1[3552] = 16'sb0011110001010011;\n  assign DirectLookupTable_1[3553] = 16'sb0011110001010011;\n  assign DirectLookupTable_1[3554] = 16'sb0011110001010010;\n  assign DirectLookupTable_1[3555] = 16'sb0011110001010010;\n  assign DirectLookupTable_1[3556] = 16'sb0011110001010001;\n  assign DirectLookupTable_1[3557] = 16'sb0011110001010000;\n  assign DirectLookupTable_1[3558] = 16'sb0011110001010000;\n  assign DirectLookupTable_1[3559] = 16'sb0011110001001111;\n  assign DirectLookupTable_1[3560] = 16'sb0011110001001111;\n  assign DirectLookupTable_1[3561] = 16'sb0011110001001110;\n  assign DirectLookupTable_1[3562] = 16'sb0011110001001110;\n  assign DirectLookupTable_1[3563] = 16'sb0011110001001101;\n  assign DirectLookupTable_1[3564] = 16'sb0011110001001101;\n  assign DirectLookupTable_1[3565] = 16'sb0011110001001100;\n  assign DirectLookupTable_1[3566] = 16'sb0011110001001100;\n  assign DirectLookupTable_1[3567] = 16'sb0011110001001011;\n  assign DirectLookupTable_1[3568] = 16'sb0011110001001011;\n  assign DirectLookupTable_1[3569] = 16'sb0011110001001010;\n  assign DirectLookupTable_1[3570] = 16'sb0011110001001010;\n  assign DirectLookupTable_1[3571] = 16'sb0011110001001001;\n  assign DirectLookupTable_1[3572] = 16'sb0011110001001001;\n  assign DirectLookupTable_1[3573] = 16'sb0011110001001000;\n  assign DirectLookupTable_1[3574] = 16'sb0011110001001000;\n  assign DirectLookupTable_1[3575] = 16'sb0011110001000111;\n  assign DirectLookupTable_1[3576] = 16'sb0011110001000110;\n  assign DirectLookupTable_1[3577] = 16'sb0011110001000110;\n  assign DirectLookupTable_1[3578] = 16'sb0011110001000101;\n  assign DirectLookupTable_1[3579] = 16'sb0011110001000101;\n  assign DirectLookupTable_1[3580] = 16'sb0011110001000100;\n  assign DirectLookupTable_1[3581] = 16'sb0011110001000100;\n  assign DirectLookupTable_1[3582] = 16'sb0011110001000011;\n  assign DirectLookupTable_1[3583] = 16'sb0011110001000011;\n  assign DirectLookupTable_1[3584] = 16'sb0011110001000010;\n  assign DirectLookupTable_1[3585] = 16'sb0011110001000010;\n  assign DirectLookupTable_1[3586] = 16'sb0011110001000001;\n  assign DirectLookupTable_1[3587] = 16'sb0011110001000001;\n  assign DirectLookupTable_1[3588] = 16'sb0011110001000000;\n  assign DirectLookupTable_1[3589] = 16'sb0011110001000000;\n  assign DirectLookupTable_1[3590] = 16'sb0011110000111111;\n  assign DirectLookupTable_1[3591] = 16'sb0011110000111111;\n  assign DirectLookupTable_1[3592] = 16'sb0011110000111110;\n  assign DirectLookupTable_1[3593] = 16'sb0011110000111101;\n  assign DirectLookupTable_1[3594] = 16'sb0011110000111101;\n  assign DirectLookupTable_1[3595] = 16'sb0011110000111100;\n  assign DirectLookupTable_1[3596] = 16'sb0011110000111100;\n  assign DirectLookupTable_1[3597] = 16'sb0011110000111011;\n  assign DirectLookupTable_1[3598] = 16'sb0011110000111011;\n  assign DirectLookupTable_1[3599] = 16'sb0011110000111010;\n  assign DirectLookupTable_1[3600] = 16'sb0011110000111010;\n  assign DirectLookupTable_1[3601] = 16'sb0011110000111001;\n  assign DirectLookupTable_1[3602] = 16'sb0011110000111001;\n  assign DirectLookupTable_1[3603] = 16'sb0011110000111000;\n  assign DirectLookupTable_1[3604] = 16'sb0011110000111000;\n  assign DirectLookupTable_1[3605] = 16'sb0011110000110111;\n  assign DirectLookupTable_1[3606] = 16'sb0011110000110111;\n  assign DirectLookupTable_1[3607] = 16'sb0011110000110110;\n  assign DirectLookupTable_1[3608] = 16'sb0011110000110110;\n  assign DirectLookupTable_1[3609] = 16'sb0011110000110101;\n  assign DirectLookupTable_1[3610] = 16'sb0011110000110100;\n  assign DirectLookupTable_1[3611] = 16'sb0011110000110100;\n  assign DirectLookupTable_1[3612] = 16'sb0011110000110011;\n  assign DirectLookupTable_1[3613] = 16'sb0011110000110011;\n  assign DirectLookupTable_1[3614] = 16'sb0011110000110010;\n  assign DirectLookupTable_1[3615] = 16'sb0011110000110010;\n  assign DirectLookupTable_1[3616] = 16'sb0011110000110001;\n  assign DirectLookupTable_1[3617] = 16'sb0011110000110001;\n  assign DirectLookupTable_1[3618] = 16'sb0011110000110000;\n  assign DirectLookupTable_1[3619] = 16'sb0011110000110000;\n  assign DirectLookupTable_1[3620] = 16'sb0011110000101111;\n  assign DirectLookupTable_1[3621] = 16'sb0011110000101111;\n  assign DirectLookupTable_1[3622] = 16'sb0011110000101110;\n  assign DirectLookupTable_1[3623] = 16'sb0011110000101110;\n  assign DirectLookupTable_1[3624] = 16'sb0011110000101101;\n  assign DirectLookupTable_1[3625] = 16'sb0011110000101100;\n  assign DirectLookupTable_1[3626] = 16'sb0011110000101100;\n  assign DirectLookupTable_1[3627] = 16'sb0011110000101011;\n  assign DirectLookupTable_1[3628] = 16'sb0011110000101011;\n  assign DirectLookupTable_1[3629] = 16'sb0011110000101010;\n  assign DirectLookupTable_1[3630] = 16'sb0011110000101010;\n  assign DirectLookupTable_1[3631] = 16'sb0011110000101001;\n  assign DirectLookupTable_1[3632] = 16'sb0011110000101001;\n  assign DirectLookupTable_1[3633] = 16'sb0011110000101000;\n  assign DirectLookupTable_1[3634] = 16'sb0011110000101000;\n  assign DirectLookupTable_1[3635] = 16'sb0011110000100111;\n  assign DirectLookupTable_1[3636] = 16'sb0011110000100111;\n  assign DirectLookupTable_1[3637] = 16'sb0011110000100110;\n  assign DirectLookupTable_1[3638] = 16'sb0011110000100101;\n  assign DirectLookupTable_1[3639] = 16'sb0011110000100101;\n  assign DirectLookupTable_1[3640] = 16'sb0011110000100100;\n  assign DirectLookupTable_1[3641] = 16'sb0011110000100100;\n  assign DirectLookupTable_1[3642] = 16'sb0011110000100011;\n  assign DirectLookupTable_1[3643] = 16'sb0011110000100011;\n  assign DirectLookupTable_1[3644] = 16'sb0011110000100010;\n  assign DirectLookupTable_1[3645] = 16'sb0011110000100010;\n  assign DirectLookupTable_1[3646] = 16'sb0011110000100001;\n  assign DirectLookupTable_1[3647] = 16'sb0011110000100001;\n  assign DirectLookupTable_1[3648] = 16'sb0011110000100000;\n  assign DirectLookupTable_1[3649] = 16'sb0011110000100000;\n  assign DirectLookupTable_1[3650] = 16'sb0011110000011111;\n  assign DirectLookupTable_1[3651] = 16'sb0011110000011110;\n  assign DirectLookupTable_1[3652] = 16'sb0011110000011110;\n  assign DirectLookupTable_1[3653] = 16'sb0011110000011101;\n  assign DirectLookupTable_1[3654] = 16'sb0011110000011101;\n  assign DirectLookupTable_1[3655] = 16'sb0011110000011100;\n  assign DirectLookupTable_1[3656] = 16'sb0011110000011100;\n  assign DirectLookupTable_1[3657] = 16'sb0011110000011011;\n  assign DirectLookupTable_1[3658] = 16'sb0011110000011011;\n  assign DirectLookupTable_1[3659] = 16'sb0011110000011010;\n  assign DirectLookupTable_1[3660] = 16'sb0011110000011010;\n  assign DirectLookupTable_1[3661] = 16'sb0011110000011001;\n  assign DirectLookupTable_1[3662] = 16'sb0011110000011001;\n  assign DirectLookupTable_1[3663] = 16'sb0011110000011000;\n  assign DirectLookupTable_1[3664] = 16'sb0011110000010111;\n  assign DirectLookupTable_1[3665] = 16'sb0011110000010111;\n  assign DirectLookupTable_1[3666] = 16'sb0011110000010110;\n  assign DirectLookupTable_1[3667] = 16'sb0011110000010110;\n  assign DirectLookupTable_1[3668] = 16'sb0011110000010101;\n  assign DirectLookupTable_1[3669] = 16'sb0011110000010101;\n  assign DirectLookupTable_1[3670] = 16'sb0011110000010100;\n  assign DirectLookupTable_1[3671] = 16'sb0011110000010100;\n  assign DirectLookupTable_1[3672] = 16'sb0011110000010011;\n  assign DirectLookupTable_1[3673] = 16'sb0011110000010011;\n  assign DirectLookupTable_1[3674] = 16'sb0011110000010010;\n  assign DirectLookupTable_1[3675] = 16'sb0011110000010010;\n  assign DirectLookupTable_1[3676] = 16'sb0011110000010001;\n  assign DirectLookupTable_1[3677] = 16'sb0011110000010000;\n  assign DirectLookupTable_1[3678] = 16'sb0011110000010000;\n  assign DirectLookupTable_1[3679] = 16'sb0011110000001111;\n  assign DirectLookupTable_1[3680] = 16'sb0011110000001111;\n  assign DirectLookupTable_1[3681] = 16'sb0011110000001110;\n  assign DirectLookupTable_1[3682] = 16'sb0011110000001110;\n  assign DirectLookupTable_1[3683] = 16'sb0011110000001101;\n  assign DirectLookupTable_1[3684] = 16'sb0011110000001101;\n  assign DirectLookupTable_1[3685] = 16'sb0011110000001100;\n  assign DirectLookupTable_1[3686] = 16'sb0011110000001100;\n  assign DirectLookupTable_1[3687] = 16'sb0011110000001011;\n  assign DirectLookupTable_1[3688] = 16'sb0011110000001010;\n  assign DirectLookupTable_1[3689] = 16'sb0011110000001010;\n  assign DirectLookupTable_1[3690] = 16'sb0011110000001001;\n  assign DirectLookupTable_1[3691] = 16'sb0011110000001001;\n  assign DirectLookupTable_1[3692] = 16'sb0011110000001000;\n  assign DirectLookupTable_1[3693] = 16'sb0011110000001000;\n  assign DirectLookupTable_1[3694] = 16'sb0011110000000111;\n  assign DirectLookupTable_1[3695] = 16'sb0011110000000111;\n  assign DirectLookupTable_1[3696] = 16'sb0011110000000110;\n  assign DirectLookupTable_1[3697] = 16'sb0011110000000110;\n  assign DirectLookupTable_1[3698] = 16'sb0011110000000101;\n  assign DirectLookupTable_1[3699] = 16'sb0011110000000100;\n  assign DirectLookupTable_1[3700] = 16'sb0011110000000100;\n  assign DirectLookupTable_1[3701] = 16'sb0011110000000011;\n  assign DirectLookupTable_1[3702] = 16'sb0011110000000011;\n  assign DirectLookupTable_1[3703] = 16'sb0011110000000010;\n  assign DirectLookupTable_1[3704] = 16'sb0011110000000010;\n  assign DirectLookupTable_1[3705] = 16'sb0011110000000001;\n  assign DirectLookupTable_1[3706] = 16'sb0011110000000001;\n  assign DirectLookupTable_1[3707] = 16'sb0011110000000000;\n  assign DirectLookupTable_1[3708] = 16'sb0011110000000000;\n  assign DirectLookupTable_1[3709] = 16'sb0011101111111111;\n  assign DirectLookupTable_1[3710] = 16'sb0011101111111110;\n  assign DirectLookupTable_1[3711] = 16'sb0011101111111110;\n  assign DirectLookupTable_1[3712] = 16'sb0011101111111101;\n  assign DirectLookupTable_1[3713] = 16'sb0011101111111101;\n  assign DirectLookupTable_1[3714] = 16'sb0011101111111100;\n  assign DirectLookupTable_1[3715] = 16'sb0011101111111100;\n  assign DirectLookupTable_1[3716] = 16'sb0011101111111011;\n  assign DirectLookupTable_1[3717] = 16'sb0011101111111011;\n  assign DirectLookupTable_1[3718] = 16'sb0011101111111010;\n  assign DirectLookupTable_1[3719] = 16'sb0011101111111010;\n  assign DirectLookupTable_1[3720] = 16'sb0011101111111001;\n  assign DirectLookupTable_1[3721] = 16'sb0011101111111000;\n  assign DirectLookupTable_1[3722] = 16'sb0011101111111000;\n  assign DirectLookupTable_1[3723] = 16'sb0011101111110111;\n  assign DirectLookupTable_1[3724] = 16'sb0011101111110111;\n  assign DirectLookupTable_1[3725] = 16'sb0011101111110110;\n  assign DirectLookupTable_1[3726] = 16'sb0011101111110110;\n  assign DirectLookupTable_1[3727] = 16'sb0011101111110101;\n  assign DirectLookupTable_1[3728] = 16'sb0011101111110101;\n  assign DirectLookupTable_1[3729] = 16'sb0011101111110100;\n  assign DirectLookupTable_1[3730] = 16'sb0011101111110011;\n  assign DirectLookupTable_1[3731] = 16'sb0011101111110011;\n  assign DirectLookupTable_1[3732] = 16'sb0011101111110010;\n  assign DirectLookupTable_1[3733] = 16'sb0011101111110010;\n  assign DirectLookupTable_1[3734] = 16'sb0011101111110001;\n  assign DirectLookupTable_1[3735] = 16'sb0011101111110001;\n  assign DirectLookupTable_1[3736] = 16'sb0011101111110000;\n  assign DirectLookupTable_1[3737] = 16'sb0011101111110000;\n  assign DirectLookupTable_1[3738] = 16'sb0011101111101111;\n  assign DirectLookupTable_1[3739] = 16'sb0011101111101111;\n  assign DirectLookupTable_1[3740] = 16'sb0011101111101110;\n  assign DirectLookupTable_1[3741] = 16'sb0011101111101101;\n  assign DirectLookupTable_1[3742] = 16'sb0011101111101101;\n  assign DirectLookupTable_1[3743] = 16'sb0011101111101100;\n  assign DirectLookupTable_1[3744] = 16'sb0011101111101100;\n  assign DirectLookupTable_1[3745] = 16'sb0011101111101011;\n  assign DirectLookupTable_1[3746] = 16'sb0011101111101011;\n  assign DirectLookupTable_1[3747] = 16'sb0011101111101010;\n  assign DirectLookupTable_1[3748] = 16'sb0011101111101010;\n  assign DirectLookupTable_1[3749] = 16'sb0011101111101001;\n  assign DirectLookupTable_1[3750] = 16'sb0011101111101000;\n  assign DirectLookupTable_1[3751] = 16'sb0011101111101000;\n  assign DirectLookupTable_1[3752] = 16'sb0011101111100111;\n  assign DirectLookupTable_1[3753] = 16'sb0011101111100111;\n  assign DirectLookupTable_1[3754] = 16'sb0011101111100110;\n  assign DirectLookupTable_1[3755] = 16'sb0011101111100110;\n  assign DirectLookupTable_1[3756] = 16'sb0011101111100101;\n  assign DirectLookupTable_1[3757] = 16'sb0011101111100101;\n  assign DirectLookupTable_1[3758] = 16'sb0011101111100100;\n  assign DirectLookupTable_1[3759] = 16'sb0011101111100011;\n  assign DirectLookupTable_1[3760] = 16'sb0011101111100011;\n  assign DirectLookupTable_1[3761] = 16'sb0011101111100010;\n  assign DirectLookupTable_1[3762] = 16'sb0011101111100010;\n  assign DirectLookupTable_1[3763] = 16'sb0011101111100001;\n  assign DirectLookupTable_1[3764] = 16'sb0011101111100001;\n  assign DirectLookupTable_1[3765] = 16'sb0011101111100000;\n  assign DirectLookupTable_1[3766] = 16'sb0011101111100000;\n  assign DirectLookupTable_1[3767] = 16'sb0011101111011111;\n  assign DirectLookupTable_1[3768] = 16'sb0011101111011110;\n  assign DirectLookupTable_1[3769] = 16'sb0011101111011110;\n  assign DirectLookupTable_1[3770] = 16'sb0011101111011101;\n  assign DirectLookupTable_1[3771] = 16'sb0011101111011101;\n  assign DirectLookupTable_1[3772] = 16'sb0011101111011100;\n  assign DirectLookupTable_1[3773] = 16'sb0011101111011100;\n  assign DirectLookupTable_1[3774] = 16'sb0011101111011011;\n  assign DirectLookupTable_1[3775] = 16'sb0011101111011011;\n  assign DirectLookupTable_1[3776] = 16'sb0011101111011010;\n  assign DirectLookupTable_1[3777] = 16'sb0011101111011001;\n  assign DirectLookupTable_1[3778] = 16'sb0011101111011001;\n  assign DirectLookupTable_1[3779] = 16'sb0011101111011000;\n  assign DirectLookupTable_1[3780] = 16'sb0011101111011000;\n  assign DirectLookupTable_1[3781] = 16'sb0011101111010111;\n  assign DirectLookupTable_1[3782] = 16'sb0011101111010111;\n  assign DirectLookupTable_1[3783] = 16'sb0011101111010110;\n  assign DirectLookupTable_1[3784] = 16'sb0011101111010110;\n  assign DirectLookupTable_1[3785] = 16'sb0011101111010101;\n  assign DirectLookupTable_1[3786] = 16'sb0011101111010100;\n  assign DirectLookupTable_1[3787] = 16'sb0011101111010100;\n  assign DirectLookupTable_1[3788] = 16'sb0011101111010011;\n  assign DirectLookupTable_1[3789] = 16'sb0011101111010011;\n  assign DirectLookupTable_1[3790] = 16'sb0011101111010010;\n  assign DirectLookupTable_1[3791] = 16'sb0011101111010010;\n  assign DirectLookupTable_1[3792] = 16'sb0011101111010001;\n  assign DirectLookupTable_1[3793] = 16'sb0011101111010001;\n  assign DirectLookupTable_1[3794] = 16'sb0011101111010000;\n  assign DirectLookupTable_1[3795] = 16'sb0011101111001111;\n  assign DirectLookupTable_1[3796] = 16'sb0011101111001111;\n  assign DirectLookupTable_1[3797] = 16'sb0011101111001110;\n  assign DirectLookupTable_1[3798] = 16'sb0011101111001110;\n  assign DirectLookupTable_1[3799] = 16'sb0011101111001101;\n  assign DirectLookupTable_1[3800] = 16'sb0011101111001101;\n  assign DirectLookupTable_1[3801] = 16'sb0011101111001100;\n  assign DirectLookupTable_1[3802] = 16'sb0011101111001100;\n  assign DirectLookupTable_1[3803] = 16'sb0011101111001011;\n  assign DirectLookupTable_1[3804] = 16'sb0011101111001010;\n  assign DirectLookupTable_1[3805] = 16'sb0011101111001010;\n  assign DirectLookupTable_1[3806] = 16'sb0011101111001001;\n  assign DirectLookupTable_1[3807] = 16'sb0011101111001001;\n  assign DirectLookupTable_1[3808] = 16'sb0011101111001000;\n  assign DirectLookupTable_1[3809] = 16'sb0011101111001000;\n  assign DirectLookupTable_1[3810] = 16'sb0011101111000111;\n  assign DirectLookupTable_1[3811] = 16'sb0011101111000110;\n  assign DirectLookupTable_1[3812] = 16'sb0011101111000110;\n  assign DirectLookupTable_1[3813] = 16'sb0011101111000101;\n  assign DirectLookupTable_1[3814] = 16'sb0011101111000101;\n  assign DirectLookupTable_1[3815] = 16'sb0011101111000100;\n  assign DirectLookupTable_1[3816] = 16'sb0011101111000100;\n  assign DirectLookupTable_1[3817] = 16'sb0011101111000011;\n  assign DirectLookupTable_1[3818] = 16'sb0011101111000011;\n  assign DirectLookupTable_1[3819] = 16'sb0011101111000010;\n  assign DirectLookupTable_1[3820] = 16'sb0011101111000001;\n  assign DirectLookupTable_1[3821] = 16'sb0011101111000001;\n  assign DirectLookupTable_1[3822] = 16'sb0011101111000000;\n  assign DirectLookupTable_1[3823] = 16'sb0011101111000000;\n  assign DirectLookupTable_1[3824] = 16'sb0011101110111111;\n  assign DirectLookupTable_1[3825] = 16'sb0011101110111111;\n  assign DirectLookupTable_1[3826] = 16'sb0011101110111110;\n  assign DirectLookupTable_1[3827] = 16'sb0011101110111101;\n  assign DirectLookupTable_1[3828] = 16'sb0011101110111101;\n  assign DirectLookupTable_1[3829] = 16'sb0011101110111100;\n  assign DirectLookupTable_1[3830] = 16'sb0011101110111100;\n  assign DirectLookupTable_1[3831] = 16'sb0011101110111011;\n  assign DirectLookupTable_1[3832] = 16'sb0011101110111011;\n  assign DirectLookupTable_1[3833] = 16'sb0011101110111010;\n  assign DirectLookupTable_1[3834] = 16'sb0011101110111010;\n  assign DirectLookupTable_1[3835] = 16'sb0011101110111001;\n  assign DirectLookupTable_1[3836] = 16'sb0011101110111000;\n  assign DirectLookupTable_1[3837] = 16'sb0011101110111000;\n  assign DirectLookupTable_1[3838] = 16'sb0011101110110111;\n  assign DirectLookupTable_1[3839] = 16'sb0011101110110111;\n  assign DirectLookupTable_1[3840] = 16'sb0011101110110110;\n  assign DirectLookupTable_1[3841] = 16'sb0011101110110110;\n  assign DirectLookupTable_1[3842] = 16'sb0011101110110101;\n  assign DirectLookupTable_1[3843] = 16'sb0011101110110100;\n  assign DirectLookupTable_1[3844] = 16'sb0011101110110100;\n  assign DirectLookupTable_1[3845] = 16'sb0011101110110011;\n  assign DirectLookupTable_1[3846] = 16'sb0011101110110011;\n  assign DirectLookupTable_1[3847] = 16'sb0011101110110010;\n  assign DirectLookupTable_1[3848] = 16'sb0011101110110010;\n  assign DirectLookupTable_1[3849] = 16'sb0011101110110001;\n  assign DirectLookupTable_1[3850] = 16'sb0011101110110000;\n  assign DirectLookupTable_1[3851] = 16'sb0011101110110000;\n  assign DirectLookupTable_1[3852] = 16'sb0011101110101111;\n  assign DirectLookupTable_1[3853] = 16'sb0011101110101111;\n  assign DirectLookupTable_1[3854] = 16'sb0011101110101110;\n  assign DirectLookupTable_1[3855] = 16'sb0011101110101110;\n  assign DirectLookupTable_1[3856] = 16'sb0011101110101101;\n  assign DirectLookupTable_1[3857] = 16'sb0011101110101101;\n  assign DirectLookupTable_1[3858] = 16'sb0011101110101100;\n  assign DirectLookupTable_1[3859] = 16'sb0011101110101011;\n  assign DirectLookupTable_1[3860] = 16'sb0011101110101011;\n  assign DirectLookupTable_1[3861] = 16'sb0011101110101010;\n  assign DirectLookupTable_1[3862] = 16'sb0011101110101010;\n  assign DirectLookupTable_1[3863] = 16'sb0011101110101001;\n  assign DirectLookupTable_1[3864] = 16'sb0011101110101001;\n  assign DirectLookupTable_1[3865] = 16'sb0011101110101000;\n  assign DirectLookupTable_1[3866] = 16'sb0011101110100111;\n  assign DirectLookupTable_1[3867] = 16'sb0011101110100111;\n  assign DirectLookupTable_1[3868] = 16'sb0011101110100110;\n  assign DirectLookupTable_1[3869] = 16'sb0011101110100110;\n  assign DirectLookupTable_1[3870] = 16'sb0011101110100101;\n  assign DirectLookupTable_1[3871] = 16'sb0011101110100101;\n  assign DirectLookupTable_1[3872] = 16'sb0011101110100100;\n  assign DirectLookupTable_1[3873] = 16'sb0011101110100011;\n  assign DirectLookupTable_1[3874] = 16'sb0011101110100011;\n  assign DirectLookupTable_1[3875] = 16'sb0011101110100010;\n  assign DirectLookupTable_1[3876] = 16'sb0011101110100010;\n  assign DirectLookupTable_1[3877] = 16'sb0011101110100001;\n  assign DirectLookupTable_1[3878] = 16'sb0011101110100001;\n  assign DirectLookupTable_1[3879] = 16'sb0011101110100000;\n  assign DirectLookupTable_1[3880] = 16'sb0011101110011111;\n  assign DirectLookupTable_1[3881] = 16'sb0011101110011111;\n  assign DirectLookupTable_1[3882] = 16'sb0011101110011110;\n  assign DirectLookupTable_1[3883] = 16'sb0011101110011110;\n  assign DirectLookupTable_1[3884] = 16'sb0011101110011101;\n  assign DirectLookupTable_1[3885] = 16'sb0011101110011101;\n  assign DirectLookupTable_1[3886] = 16'sb0011101110011100;\n  assign DirectLookupTable_1[3887] = 16'sb0011101110011011;\n  assign DirectLookupTable_1[3888] = 16'sb0011101110011011;\n  assign DirectLookupTable_1[3889] = 16'sb0011101110011010;\n  assign DirectLookupTable_1[3890] = 16'sb0011101110011010;\n  assign DirectLookupTable_1[3891] = 16'sb0011101110011001;\n  assign DirectLookupTable_1[3892] = 16'sb0011101110011001;\n  assign DirectLookupTable_1[3893] = 16'sb0011101110011000;\n  assign DirectLookupTable_1[3894] = 16'sb0011101110010111;\n  assign DirectLookupTable_1[3895] = 16'sb0011101110010111;\n  assign DirectLookupTable_1[3896] = 16'sb0011101110010110;\n  assign DirectLookupTable_1[3897] = 16'sb0011101110010110;\n  assign DirectLookupTable_1[3898] = 16'sb0011101110010101;\n  assign DirectLookupTable_1[3899] = 16'sb0011101110010101;\n  assign DirectLookupTable_1[3900] = 16'sb0011101110010100;\n  assign DirectLookupTable_1[3901] = 16'sb0011101110010011;\n  assign DirectLookupTable_1[3902] = 16'sb0011101110010011;\n  assign DirectLookupTable_1[3903] = 16'sb0011101110010010;\n  assign DirectLookupTable_1[3904] = 16'sb0011101110010010;\n  assign DirectLookupTable_1[3905] = 16'sb0011101110010001;\n  assign DirectLookupTable_1[3906] = 16'sb0011101110010001;\n  assign DirectLookupTable_1[3907] = 16'sb0011101110010000;\n  assign DirectLookupTable_1[3908] = 16'sb0011101110001111;\n  assign DirectLookupTable_1[3909] = 16'sb0011101110001111;\n  assign DirectLookupTable_1[3910] = 16'sb0011101110001110;\n  assign DirectLookupTable_1[3911] = 16'sb0011101110001110;\n  assign DirectLookupTable_1[3912] = 16'sb0011101110001101;\n  assign DirectLookupTable_1[3913] = 16'sb0011101110001101;\n  assign DirectLookupTable_1[3914] = 16'sb0011101110001100;\n  assign DirectLookupTable_1[3915] = 16'sb0011101110001011;\n  assign DirectLookupTable_1[3916] = 16'sb0011101110001011;\n  assign DirectLookupTable_1[3917] = 16'sb0011101110001010;\n  assign DirectLookupTable_1[3918] = 16'sb0011101110001010;\n  assign DirectLookupTable_1[3919] = 16'sb0011101110001001;\n  assign DirectLookupTable_1[3920] = 16'sb0011101110001000;\n  assign DirectLookupTable_1[3921] = 16'sb0011101110001000;\n  assign DirectLookupTable_1[3922] = 16'sb0011101110000111;\n  assign DirectLookupTable_1[3923] = 16'sb0011101110000111;\n  assign DirectLookupTable_1[3924] = 16'sb0011101110000110;\n  assign DirectLookupTable_1[3925] = 16'sb0011101110000110;\n  assign DirectLookupTable_1[3926] = 16'sb0011101110000101;\n  assign DirectLookupTable_1[3927] = 16'sb0011101110000100;\n  assign DirectLookupTable_1[3928] = 16'sb0011101110000100;\n  assign DirectLookupTable_1[3929] = 16'sb0011101110000011;\n  assign DirectLookupTable_1[3930] = 16'sb0011101110000011;\n  assign DirectLookupTable_1[3931] = 16'sb0011101110000010;\n  assign DirectLookupTable_1[3932] = 16'sb0011101110000010;\n  assign DirectLookupTable_1[3933] = 16'sb0011101110000001;\n  assign DirectLookupTable_1[3934] = 16'sb0011101110000000;\n  assign DirectLookupTable_1[3935] = 16'sb0011101110000000;\n  assign DirectLookupTable_1[3936] = 16'sb0011101101111111;\n  assign DirectLookupTable_1[3937] = 16'sb0011101101111111;\n  assign DirectLookupTable_1[3938] = 16'sb0011101101111110;\n  assign DirectLookupTable_1[3939] = 16'sb0011101101111101;\n  assign DirectLookupTable_1[3940] = 16'sb0011101101111101;\n  assign DirectLookupTable_1[3941] = 16'sb0011101101111100;\n  assign DirectLookupTable_1[3942] = 16'sb0011101101111100;\n  assign DirectLookupTable_1[3943] = 16'sb0011101101111011;\n  assign DirectLookupTable_1[3944] = 16'sb0011101101111011;\n  assign DirectLookupTable_1[3945] = 16'sb0011101101111010;\n  assign DirectLookupTable_1[3946] = 16'sb0011101101111001;\n  assign DirectLookupTable_1[3947] = 16'sb0011101101111001;\n  assign DirectLookupTable_1[3948] = 16'sb0011101101111000;\n  assign DirectLookupTable_1[3949] = 16'sb0011101101111000;\n  assign DirectLookupTable_1[3950] = 16'sb0011101101110111;\n  assign DirectLookupTable_1[3951] = 16'sb0011101101110111;\n  assign DirectLookupTable_1[3952] = 16'sb0011101101110110;\n  assign DirectLookupTable_1[3953] = 16'sb0011101101110101;\n  assign DirectLookupTable_1[3954] = 16'sb0011101101110101;\n  assign DirectLookupTable_1[3955] = 16'sb0011101101110100;\n  assign DirectLookupTable_1[3956] = 16'sb0011101101110100;\n  assign DirectLookupTable_1[3957] = 16'sb0011101101110011;\n  assign DirectLookupTable_1[3958] = 16'sb0011101101110010;\n  assign DirectLookupTable_1[3959] = 16'sb0011101101110010;\n  assign DirectLookupTable_1[3960] = 16'sb0011101101110001;\n  assign DirectLookupTable_1[3961] = 16'sb0011101101110001;\n  assign DirectLookupTable_1[3962] = 16'sb0011101101110000;\n  assign DirectLookupTable_1[3963] = 16'sb0011101101110000;\n  assign DirectLookupTable_1[3964] = 16'sb0011101101101111;\n  assign DirectLookupTable_1[3965] = 16'sb0011101101101110;\n  assign DirectLookupTable_1[3966] = 16'sb0011101101101110;\n  assign DirectLookupTable_1[3967] = 16'sb0011101101101101;\n  assign DirectLookupTable_1[3968] = 16'sb0011101101101101;\n  assign DirectLookupTable_1[3969] = 16'sb0011101101101100;\n  assign DirectLookupTable_1[3970] = 16'sb0011101101101011;\n  assign DirectLookupTable_1[3971] = 16'sb0011101101101011;\n  assign DirectLookupTable_1[3972] = 16'sb0011101101101010;\n  assign DirectLookupTable_1[3973] = 16'sb0011101101101010;\n  assign DirectLookupTable_1[3974] = 16'sb0011101101101001;\n  assign DirectLookupTable_1[3975] = 16'sb0011101101101001;\n  assign DirectLookupTable_1[3976] = 16'sb0011101101101000;\n  assign DirectLookupTable_1[3977] = 16'sb0011101101100111;\n  assign DirectLookupTable_1[3978] = 16'sb0011101101100111;\n  assign DirectLookupTable_1[3979] = 16'sb0011101101100110;\n  assign DirectLookupTable_1[3980] = 16'sb0011101101100110;\n  assign DirectLookupTable_1[3981] = 16'sb0011101101100101;\n  assign DirectLookupTable_1[3982] = 16'sb0011101101100100;\n  assign DirectLookupTable_1[3983] = 16'sb0011101101100100;\n  assign DirectLookupTable_1[3984] = 16'sb0011101101100011;\n  assign DirectLookupTable_1[3985] = 16'sb0011101101100011;\n  assign DirectLookupTable_1[3986] = 16'sb0011101101100010;\n  assign DirectLookupTable_1[3987] = 16'sb0011101101100010;\n  assign DirectLookupTable_1[3988] = 16'sb0011101101100001;\n  assign DirectLookupTable_1[3989] = 16'sb0011101101100000;\n  assign DirectLookupTable_1[3990] = 16'sb0011101101100000;\n  assign DirectLookupTable_1[3991] = 16'sb0011101101011111;\n  assign DirectLookupTable_1[3992] = 16'sb0011101101011111;\n  assign DirectLookupTable_1[3993] = 16'sb0011101101011110;\n  assign DirectLookupTable_1[3994] = 16'sb0011101101011101;\n  assign DirectLookupTable_1[3995] = 16'sb0011101101011101;\n  assign DirectLookupTable_1[3996] = 16'sb0011101101011100;\n  assign DirectLookupTable_1[3997] = 16'sb0011101101011100;\n  assign DirectLookupTable_1[3998] = 16'sb0011101101011011;\n  assign DirectLookupTable_1[3999] = 16'sb0011101101011010;\n  assign DirectLookupTable_1[4000] = 16'sb0011101101011010;\n  assign DirectLookupTable_1[4001] = 16'sb0011101101011001;\n  assign DirectLookupTable_1[4002] = 16'sb0011101101011001;\n  assign DirectLookupTable_1[4003] = 16'sb0011101101011000;\n  assign DirectLookupTable_1[4004] = 16'sb0011101101011000;\n  assign DirectLookupTable_1[4005] = 16'sb0011101101010111;\n  assign DirectLookupTable_1[4006] = 16'sb0011101101010110;\n  assign DirectLookupTable_1[4007] = 16'sb0011101101010110;\n  assign DirectLookupTable_1[4008] = 16'sb0011101101010101;\n  assign DirectLookupTable_1[4009] = 16'sb0011101101010101;\n  assign DirectLookupTable_1[4010] = 16'sb0011101101010100;\n  assign DirectLookupTable_1[4011] = 16'sb0011101101010011;\n  assign DirectLookupTable_1[4012] = 16'sb0011101101010011;\n  assign DirectLookupTable_1[4013] = 16'sb0011101101010010;\n  assign DirectLookupTable_1[4014] = 16'sb0011101101010010;\n  assign DirectLookupTable_1[4015] = 16'sb0011101101010001;\n  assign DirectLookupTable_1[4016] = 16'sb0011101101010000;\n  assign DirectLookupTable_1[4017] = 16'sb0011101101010000;\n  assign DirectLookupTable_1[4018] = 16'sb0011101101001111;\n  assign DirectLookupTable_1[4019] = 16'sb0011101101001111;\n  assign DirectLookupTable_1[4020] = 16'sb0011101101001110;\n  assign DirectLookupTable_1[4021] = 16'sb0011101101001110;\n  assign DirectLookupTable_1[4022] = 16'sb0011101101001101;\n  assign DirectLookupTable_1[4023] = 16'sb0011101101001100;\n  assign DirectLookupTable_1[4024] = 16'sb0011101101001100;\n  assign DirectLookupTable_1[4025] = 16'sb0011101101001011;\n  assign DirectLookupTable_1[4026] = 16'sb0011101101001011;\n  assign DirectLookupTable_1[4027] = 16'sb0011101101001010;\n  assign DirectLookupTable_1[4028] = 16'sb0011101101001001;\n  assign DirectLookupTable_1[4029] = 16'sb0011101101001001;\n  assign DirectLookupTable_1[4030] = 16'sb0011101101001000;\n  assign DirectLookupTable_1[4031] = 16'sb0011101101001000;\n  assign DirectLookupTable_1[4032] = 16'sb0011101101000111;\n  assign DirectLookupTable_1[4033] = 16'sb0011101101000110;\n  assign DirectLookupTable_1[4034] = 16'sb0011101101000110;\n  assign DirectLookupTable_1[4035] = 16'sb0011101101000101;\n  assign DirectLookupTable_1[4036] = 16'sb0011101101000101;\n  assign DirectLookupTable_1[4037] = 16'sb0011101101000100;\n  assign DirectLookupTable_1[4038] = 16'sb0011101101000011;\n  assign DirectLookupTable_1[4039] = 16'sb0011101101000011;\n  assign DirectLookupTable_1[4040] = 16'sb0011101101000010;\n  assign DirectLookupTable_1[4041] = 16'sb0011101101000010;\n  assign DirectLookupTable_1[4042] = 16'sb0011101101000001;\n  assign DirectLookupTable_1[4043] = 16'sb0011101101000001;\n  assign DirectLookupTable_1[4044] = 16'sb0011101101000000;\n  assign DirectLookupTable_1[4045] = 16'sb0011101100111111;\n  assign DirectLookupTable_1[4046] = 16'sb0011101100111111;\n  assign DirectLookupTable_1[4047] = 16'sb0011101100111110;\n  assign DirectLookupTable_1[4048] = 16'sb0011101100111110;\n  assign DirectLookupTable_1[4049] = 16'sb0011101100111101;\n  assign DirectLookupTable_1[4050] = 16'sb0011101100111100;\n  assign DirectLookupTable_1[4051] = 16'sb0011101100111100;\n  assign DirectLookupTable_1[4052] = 16'sb0011101100111011;\n  assign DirectLookupTable_1[4053] = 16'sb0011101100111011;\n  assign DirectLookupTable_1[4054] = 16'sb0011101100111010;\n  assign DirectLookupTable_1[4055] = 16'sb0011101100111001;\n  assign DirectLookupTable_1[4056] = 16'sb0011101100111001;\n  assign DirectLookupTable_1[4057] = 16'sb0011101100111000;\n  assign DirectLookupTable_1[4058] = 16'sb0011101100111000;\n  assign DirectLookupTable_1[4059] = 16'sb0011101100110111;\n  assign DirectLookupTable_1[4060] = 16'sb0011101100110110;\n  assign DirectLookupTable_1[4061] = 16'sb0011101100110110;\n  assign DirectLookupTable_1[4062] = 16'sb0011101100110101;\n  assign DirectLookupTable_1[4063] = 16'sb0011101100110101;\n  assign DirectLookupTable_1[4064] = 16'sb0011101100110100;\n  assign DirectLookupTable_1[4065] = 16'sb0011101100110011;\n  assign DirectLookupTable_1[4066] = 16'sb0011101100110011;\n  assign DirectLookupTable_1[4067] = 16'sb0011101100110010;\n  assign DirectLookupTable_1[4068] = 16'sb0011101100110010;\n  assign DirectLookupTable_1[4069] = 16'sb0011101100110001;\n  assign DirectLookupTable_1[4070] = 16'sb0011101100110000;\n  assign DirectLookupTable_1[4071] = 16'sb0011101100110000;\n  assign DirectLookupTable_1[4072] = 16'sb0011101100101111;\n  assign DirectLookupTable_1[4073] = 16'sb0011101100101111;\n  assign DirectLookupTable_1[4074] = 16'sb0011101100101110;\n  assign DirectLookupTable_1[4075] = 16'sb0011101100101101;\n  assign DirectLookupTable_1[4076] = 16'sb0011101100101101;\n  assign DirectLookupTable_1[4077] = 16'sb0011101100101100;\n  assign DirectLookupTable_1[4078] = 16'sb0011101100101100;\n  assign DirectLookupTable_1[4079] = 16'sb0011101100101011;\n  assign DirectLookupTable_1[4080] = 16'sb0011101100101010;\n  assign DirectLookupTable_1[4081] = 16'sb0011101100101010;\n  assign DirectLookupTable_1[4082] = 16'sb0011101100101001;\n  assign DirectLookupTable_1[4083] = 16'sb0011101100101001;\n  assign DirectLookupTable_1[4084] = 16'sb0011101100101000;\n  assign DirectLookupTable_1[4085] = 16'sb0011101100100111;\n  assign DirectLookupTable_1[4086] = 16'sb0011101100100111;\n  assign DirectLookupTable_1[4087] = 16'sb0011101100100110;\n  assign DirectLookupTable_1[4088] = 16'sb0011101100100110;\n  assign DirectLookupTable_1[4089] = 16'sb0011101100100101;\n  assign DirectLookupTable_1[4090] = 16'sb0011101100100100;\n  assign DirectLookupTable_1[4091] = 16'sb0011101100100100;\n  assign DirectLookupTable_1[4092] = 16'sb0011101100100011;\n  assign DirectLookupTable_1[4093] = 16'sb0011101100100011;\n  assign DirectLookupTable_1[4094] = 16'sb0011101100100010;\n  assign DirectLookupTable_1[4095] = 16'sb0011101100100001;\n  assign DirectLookupTable_1[4096] = 16'sb0011101100100001;\n  assign DirectLookupTable_1[4097] = 16'sb0011101100100000;\n  assign DirectLookupTable_1[4098] = 16'sb0011101100100000;\n  assign DirectLookupTable_1[4099] = 16'sb0011101100011111;\n  assign DirectLookupTable_1[4100] = 16'sb0011101100011110;\n  assign DirectLookupTable_1[4101] = 16'sb0011101100011110;\n  assign DirectLookupTable_1[4102] = 16'sb0011101100011101;\n  assign DirectLookupTable_1[4103] = 16'sb0011101100011101;\n  assign DirectLookupTable_1[4104] = 16'sb0011101100011100;\n  assign DirectLookupTable_1[4105] = 16'sb0011101100011011;\n  assign DirectLookupTable_1[4106] = 16'sb0011101100011011;\n  assign DirectLookupTable_1[4107] = 16'sb0011101100011010;\n  assign DirectLookupTable_1[4108] = 16'sb0011101100011010;\n  assign DirectLookupTable_1[4109] = 16'sb0011101100011001;\n  assign DirectLookupTable_1[4110] = 16'sb0011101100011000;\n  assign DirectLookupTable_1[4111] = 16'sb0011101100011000;\n  assign DirectLookupTable_1[4112] = 16'sb0011101100010111;\n  assign DirectLookupTable_1[4113] = 16'sb0011101100010111;\n  assign DirectLookupTable_1[4114] = 16'sb0011101100010110;\n  assign DirectLookupTable_1[4115] = 16'sb0011101100010101;\n  assign DirectLookupTable_1[4116] = 16'sb0011101100010101;\n  assign DirectLookupTable_1[4117] = 16'sb0011101100010100;\n  assign DirectLookupTable_1[4118] = 16'sb0011101100010100;\n  assign DirectLookupTable_1[4119] = 16'sb0011101100010011;\n  assign DirectLookupTable_1[4120] = 16'sb0011101100010010;\n  assign DirectLookupTable_1[4121] = 16'sb0011101100010010;\n  assign DirectLookupTable_1[4122] = 16'sb0011101100010001;\n  assign DirectLookupTable_1[4123] = 16'sb0011101100010001;\n  assign DirectLookupTable_1[4124] = 16'sb0011101100010000;\n  assign DirectLookupTable_1[4125] = 16'sb0011101100001111;\n  assign DirectLookupTable_1[4126] = 16'sb0011101100001111;\n  assign DirectLookupTable_1[4127] = 16'sb0011101100001110;\n  assign DirectLookupTable_1[4128] = 16'sb0011101100001110;\n  assign DirectLookupTable_1[4129] = 16'sb0011101100001101;\n  assign DirectLookupTable_1[4130] = 16'sb0011101100001100;\n  assign DirectLookupTable_1[4131] = 16'sb0011101100001100;\n  assign DirectLookupTable_1[4132] = 16'sb0011101100001011;\n  assign DirectLookupTable_1[4133] = 16'sb0011101100001011;\n  assign DirectLookupTable_1[4134] = 16'sb0011101100001010;\n  assign DirectLookupTable_1[4135] = 16'sb0011101100001001;\n  assign DirectLookupTable_1[4136] = 16'sb0011101100001001;\n  assign DirectLookupTable_1[4137] = 16'sb0011101100001000;\n  assign DirectLookupTable_1[4138] = 16'sb0011101100000111;\n  assign DirectLookupTable_1[4139] = 16'sb0011101100000111;\n  assign DirectLookupTable_1[4140] = 16'sb0011101100000110;\n  assign DirectLookupTable_1[4141] = 16'sb0011101100000110;\n  assign DirectLookupTable_1[4142] = 16'sb0011101100000101;\n  assign DirectLookupTable_1[4143] = 16'sb0011101100000100;\n  assign DirectLookupTable_1[4144] = 16'sb0011101100000100;\n  assign DirectLookupTable_1[4145] = 16'sb0011101100000011;\n  assign DirectLookupTable_1[4146] = 16'sb0011101100000011;\n  assign DirectLookupTable_1[4147] = 16'sb0011101100000010;\n  assign DirectLookupTable_1[4148] = 16'sb0011101100000001;\n  assign DirectLookupTable_1[4149] = 16'sb0011101100000001;\n  assign DirectLookupTable_1[4150] = 16'sb0011101100000000;\n  assign DirectLookupTable_1[4151] = 16'sb0011101100000000;\n  assign DirectLookupTable_1[4152] = 16'sb0011101011111111;\n  assign DirectLookupTable_1[4153] = 16'sb0011101011111110;\n  assign DirectLookupTable_1[4154] = 16'sb0011101011111110;\n  assign DirectLookupTable_1[4155] = 16'sb0011101011111101;\n  assign DirectLookupTable_1[4156] = 16'sb0011101011111101;\n  assign DirectLookupTable_1[4157] = 16'sb0011101011111100;\n  assign DirectLookupTable_1[4158] = 16'sb0011101011111011;\n  assign DirectLookupTable_1[4159] = 16'sb0011101011111011;\n  assign DirectLookupTable_1[4160] = 16'sb0011101011111010;\n  assign DirectLookupTable_1[4161] = 16'sb0011101011111001;\n  assign DirectLookupTable_1[4162] = 16'sb0011101011111001;\n  assign DirectLookupTable_1[4163] = 16'sb0011101011111000;\n  assign DirectLookupTable_1[4164] = 16'sb0011101011111000;\n  assign DirectLookupTable_1[4165] = 16'sb0011101011110111;\n  assign DirectLookupTable_1[4166] = 16'sb0011101011110110;\n  assign DirectLookupTable_1[4167] = 16'sb0011101011110110;\n  assign DirectLookupTable_1[4168] = 16'sb0011101011110101;\n  assign DirectLookupTable_1[4169] = 16'sb0011101011110101;\n  assign DirectLookupTable_1[4170] = 16'sb0011101011110100;\n  assign DirectLookupTable_1[4171] = 16'sb0011101011110011;\n  assign DirectLookupTable_1[4172] = 16'sb0011101011110011;\n  assign DirectLookupTable_1[4173] = 16'sb0011101011110010;\n  assign DirectLookupTable_1[4174] = 16'sb0011101011110010;\n  assign DirectLookupTable_1[4175] = 16'sb0011101011110001;\n  assign DirectLookupTable_1[4176] = 16'sb0011101011110000;\n  assign DirectLookupTable_1[4177] = 16'sb0011101011110000;\n  assign DirectLookupTable_1[4178] = 16'sb0011101011101111;\n  assign DirectLookupTable_1[4179] = 16'sb0011101011101110;\n  assign DirectLookupTable_1[4180] = 16'sb0011101011101110;\n  assign DirectLookupTable_1[4181] = 16'sb0011101011101101;\n  assign DirectLookupTable_1[4182] = 16'sb0011101011101101;\n  assign DirectLookupTable_1[4183] = 16'sb0011101011101100;\n  assign DirectLookupTable_1[4184] = 16'sb0011101011101011;\n  assign DirectLookupTable_1[4185] = 16'sb0011101011101011;\n  assign DirectLookupTable_1[4186] = 16'sb0011101011101010;\n  assign DirectLookupTable_1[4187] = 16'sb0011101011101010;\n  assign DirectLookupTable_1[4188] = 16'sb0011101011101001;\n  assign DirectLookupTable_1[4189] = 16'sb0011101011101000;\n  assign DirectLookupTable_1[4190] = 16'sb0011101011101000;\n  assign DirectLookupTable_1[4191] = 16'sb0011101011100111;\n  assign DirectLookupTable_1[4192] = 16'sb0011101011100110;\n  assign DirectLookupTable_1[4193] = 16'sb0011101011100110;\n  assign DirectLookupTable_1[4194] = 16'sb0011101011100101;\n  assign DirectLookupTable_1[4195] = 16'sb0011101011100101;\n  assign DirectLookupTable_1[4196] = 16'sb0011101011100100;\n  assign DirectLookupTable_1[4197] = 16'sb0011101011100011;\n  assign DirectLookupTable_1[4198] = 16'sb0011101011100011;\n  assign DirectLookupTable_1[4199] = 16'sb0011101011100010;\n  assign DirectLookupTable_1[4200] = 16'sb0011101011100010;\n  assign DirectLookupTable_1[4201] = 16'sb0011101011100001;\n  assign DirectLookupTable_1[4202] = 16'sb0011101011100000;\n  assign DirectLookupTable_1[4203] = 16'sb0011101011100000;\n  assign DirectLookupTable_1[4204] = 16'sb0011101011011111;\n  assign DirectLookupTable_1[4205] = 16'sb0011101011011110;\n  assign DirectLookupTable_1[4206] = 16'sb0011101011011110;\n  assign DirectLookupTable_1[4207] = 16'sb0011101011011101;\n  assign DirectLookupTable_1[4208] = 16'sb0011101011011101;\n  assign DirectLookupTable_1[4209] = 16'sb0011101011011100;\n  assign DirectLookupTable_1[4210] = 16'sb0011101011011011;\n  assign DirectLookupTable_1[4211] = 16'sb0011101011011011;\n  assign DirectLookupTable_1[4212] = 16'sb0011101011011010;\n  assign DirectLookupTable_1[4213] = 16'sb0011101011011010;\n  assign DirectLookupTable_1[4214] = 16'sb0011101011011001;\n  assign DirectLookupTable_1[4215] = 16'sb0011101011011000;\n  assign DirectLookupTable_1[4216] = 16'sb0011101011011000;\n  assign DirectLookupTable_1[4217] = 16'sb0011101011010111;\n  assign DirectLookupTable_1[4218] = 16'sb0011101011010110;\n  assign DirectLookupTable_1[4219] = 16'sb0011101011010110;\n  assign DirectLookupTable_1[4220] = 16'sb0011101011010101;\n  assign DirectLookupTable_1[4221] = 16'sb0011101011010101;\n  assign DirectLookupTable_1[4222] = 16'sb0011101011010100;\n  assign DirectLookupTable_1[4223] = 16'sb0011101011010011;\n  assign DirectLookupTable_1[4224] = 16'sb0011101011010011;\n  assign DirectLookupTable_1[4225] = 16'sb0011101011010010;\n  assign DirectLookupTable_1[4226] = 16'sb0011101011010010;\n  assign DirectLookupTable_1[4227] = 16'sb0011101011010001;\n  assign DirectLookupTable_1[4228] = 16'sb0011101011010000;\n  assign DirectLookupTable_1[4229] = 16'sb0011101011010000;\n  assign DirectLookupTable_1[4230] = 16'sb0011101011001111;\n  assign DirectLookupTable_1[4231] = 16'sb0011101011001110;\n  assign DirectLookupTable_1[4232] = 16'sb0011101011001110;\n  assign DirectLookupTable_1[4233] = 16'sb0011101011001101;\n  assign DirectLookupTable_1[4234] = 16'sb0011101011001101;\n  assign DirectLookupTable_1[4235] = 16'sb0011101011001100;\n  assign DirectLookupTable_1[4236] = 16'sb0011101011001011;\n  assign DirectLookupTable_1[4237] = 16'sb0011101011001011;\n  assign DirectLookupTable_1[4238] = 16'sb0011101011001010;\n  assign DirectLookupTable_1[4239] = 16'sb0011101011001001;\n  assign DirectLookupTable_1[4240] = 16'sb0011101011001001;\n  assign DirectLookupTable_1[4241] = 16'sb0011101011001000;\n  assign DirectLookupTable_1[4242] = 16'sb0011101011001000;\n  assign DirectLookupTable_1[4243] = 16'sb0011101011000111;\n  assign DirectLookupTable_1[4244] = 16'sb0011101011000110;\n  assign DirectLookupTable_1[4245] = 16'sb0011101011000110;\n  assign DirectLookupTable_1[4246] = 16'sb0011101011000101;\n  assign DirectLookupTable_1[4247] = 16'sb0011101011000100;\n  assign DirectLookupTable_1[4248] = 16'sb0011101011000100;\n  assign DirectLookupTable_1[4249] = 16'sb0011101011000011;\n  assign DirectLookupTable_1[4250] = 16'sb0011101011000011;\n  assign DirectLookupTable_1[4251] = 16'sb0011101011000010;\n  assign DirectLookupTable_1[4252] = 16'sb0011101011000001;\n  assign DirectLookupTable_1[4253] = 16'sb0011101011000001;\n  assign DirectLookupTable_1[4254] = 16'sb0011101011000000;\n  assign DirectLookupTable_1[4255] = 16'sb0011101011000000;\n  assign DirectLookupTable_1[4256] = 16'sb0011101010111111;\n  assign DirectLookupTable_1[4257] = 16'sb0011101010111110;\n  assign DirectLookupTable_1[4258] = 16'sb0011101010111110;\n  assign DirectLookupTable_1[4259] = 16'sb0011101010111101;\n  assign DirectLookupTable_1[4260] = 16'sb0011101010111100;\n  assign DirectLookupTable_1[4261] = 16'sb0011101010111100;\n  assign DirectLookupTable_1[4262] = 16'sb0011101010111011;\n  assign DirectLookupTable_1[4263] = 16'sb0011101010111011;\n  assign DirectLookupTable_1[4264] = 16'sb0011101010111010;\n  assign DirectLookupTable_1[4265] = 16'sb0011101010111001;\n  assign DirectLookupTable_1[4266] = 16'sb0011101010111001;\n  assign DirectLookupTable_1[4267] = 16'sb0011101010111000;\n  assign DirectLookupTable_1[4268] = 16'sb0011101010110111;\n  assign DirectLookupTable_1[4269] = 16'sb0011101010110111;\n  assign DirectLookupTable_1[4270] = 16'sb0011101010110110;\n  assign DirectLookupTable_1[4271] = 16'sb0011101010110110;\n  assign DirectLookupTable_1[4272] = 16'sb0011101010110101;\n  assign DirectLookupTable_1[4273] = 16'sb0011101010110100;\n  assign DirectLookupTable_1[4274] = 16'sb0011101010110100;\n  assign DirectLookupTable_1[4275] = 16'sb0011101010110011;\n  assign DirectLookupTable_1[4276] = 16'sb0011101010110010;\n  assign DirectLookupTable_1[4277] = 16'sb0011101010110010;\n  assign DirectLookupTable_1[4278] = 16'sb0011101010110001;\n  assign DirectLookupTable_1[4279] = 16'sb0011101010110001;\n  assign DirectLookupTable_1[4280] = 16'sb0011101010110000;\n  assign DirectLookupTable_1[4281] = 16'sb0011101010101111;\n  assign DirectLookupTable_1[4282] = 16'sb0011101010101111;\n  assign DirectLookupTable_1[4283] = 16'sb0011101010101110;\n  assign DirectLookupTable_1[4284] = 16'sb0011101010101101;\n  assign DirectLookupTable_1[4285] = 16'sb0011101010101101;\n  assign DirectLookupTable_1[4286] = 16'sb0011101010101100;\n  assign DirectLookupTable_1[4287] = 16'sb0011101010101011;\n  assign DirectLookupTable_1[4288] = 16'sb0011101010101011;\n  assign DirectLookupTable_1[4289] = 16'sb0011101010101010;\n  assign DirectLookupTable_1[4290] = 16'sb0011101010101010;\n  assign DirectLookupTable_1[4291] = 16'sb0011101010101001;\n  assign DirectLookupTable_1[4292] = 16'sb0011101010101000;\n  assign DirectLookupTable_1[4293] = 16'sb0011101010101000;\n  assign DirectLookupTable_1[4294] = 16'sb0011101010100111;\n  assign DirectLookupTable_1[4295] = 16'sb0011101010100110;\n  assign DirectLookupTable_1[4296] = 16'sb0011101010100110;\n  assign DirectLookupTable_1[4297] = 16'sb0011101010100101;\n  assign DirectLookupTable_1[4298] = 16'sb0011101010100101;\n  assign DirectLookupTable_1[4299] = 16'sb0011101010100100;\n  assign DirectLookupTable_1[4300] = 16'sb0011101010100011;\n  assign DirectLookupTable_1[4301] = 16'sb0011101010100011;\n  assign DirectLookupTable_1[4302] = 16'sb0011101010100010;\n  assign DirectLookupTable_1[4303] = 16'sb0011101010100001;\n  assign DirectLookupTable_1[4304] = 16'sb0011101010100001;\n  assign DirectLookupTable_1[4305] = 16'sb0011101010100000;\n  assign DirectLookupTable_1[4306] = 16'sb0011101010100000;\n  assign DirectLookupTable_1[4307] = 16'sb0011101010011111;\n  assign DirectLookupTable_1[4308] = 16'sb0011101010011110;\n  assign DirectLookupTable_1[4309] = 16'sb0011101010011110;\n  assign DirectLookupTable_1[4310] = 16'sb0011101010011101;\n  assign DirectLookupTable_1[4311] = 16'sb0011101010011100;\n  assign DirectLookupTable_1[4312] = 16'sb0011101010011100;\n  assign DirectLookupTable_1[4313] = 16'sb0011101010011011;\n  assign DirectLookupTable_1[4314] = 16'sb0011101010011011;\n  assign DirectLookupTable_1[4315] = 16'sb0011101010011010;\n  assign DirectLookupTable_1[4316] = 16'sb0011101010011001;\n  assign DirectLookupTable_1[4317] = 16'sb0011101010011001;\n  assign DirectLookupTable_1[4318] = 16'sb0011101010011000;\n  assign DirectLookupTable_1[4319] = 16'sb0011101010010111;\n  assign DirectLookupTable_1[4320] = 16'sb0011101010010111;\n  assign DirectLookupTable_1[4321] = 16'sb0011101010010110;\n  assign DirectLookupTable_1[4322] = 16'sb0011101010010101;\n  assign DirectLookupTable_1[4323] = 16'sb0011101010010101;\n  assign DirectLookupTable_1[4324] = 16'sb0011101010010100;\n  assign DirectLookupTable_1[4325] = 16'sb0011101010010100;\n  assign DirectLookupTable_1[4326] = 16'sb0011101010010011;\n  assign DirectLookupTable_1[4327] = 16'sb0011101010010010;\n  assign DirectLookupTable_1[4328] = 16'sb0011101010010010;\n  assign DirectLookupTable_1[4329] = 16'sb0011101010010001;\n  assign DirectLookupTable_1[4330] = 16'sb0011101010010000;\n  assign DirectLookupTable_1[4331] = 16'sb0011101010010000;\n  assign DirectLookupTable_1[4332] = 16'sb0011101010001111;\n  assign DirectLookupTable_1[4333] = 16'sb0011101010001110;\n  assign DirectLookupTable_1[4334] = 16'sb0011101010001110;\n  assign DirectLookupTable_1[4335] = 16'sb0011101010001101;\n  assign DirectLookupTable_1[4336] = 16'sb0011101010001101;\n  assign DirectLookupTable_1[4337] = 16'sb0011101010001100;\n  assign DirectLookupTable_1[4338] = 16'sb0011101010001011;\n  assign DirectLookupTable_1[4339] = 16'sb0011101010001011;\n  assign DirectLookupTable_1[4340] = 16'sb0011101010001010;\n  assign DirectLookupTable_1[4341] = 16'sb0011101010001001;\n  assign DirectLookupTable_1[4342] = 16'sb0011101010001001;\n  assign DirectLookupTable_1[4343] = 16'sb0011101010001000;\n  assign DirectLookupTable_1[4344] = 16'sb0011101010001000;\n  assign DirectLookupTable_1[4345] = 16'sb0011101010000111;\n  assign DirectLookupTable_1[4346] = 16'sb0011101010000110;\n  assign DirectLookupTable_1[4347] = 16'sb0011101010000110;\n  assign DirectLookupTable_1[4348] = 16'sb0011101010000101;\n  assign DirectLookupTable_1[4349] = 16'sb0011101010000100;\n  assign DirectLookupTable_1[4350] = 16'sb0011101010000100;\n  assign DirectLookupTable_1[4351] = 16'sb0011101010000011;\n  assign DirectLookupTable_1[4352] = 16'sb0011101010000010;\n  assign DirectLookupTable_1[4353] = 16'sb0011101010000010;\n  assign DirectLookupTable_1[4354] = 16'sb0011101010000001;\n  assign DirectLookupTable_1[4355] = 16'sb0011101010000001;\n  assign DirectLookupTable_1[4356] = 16'sb0011101010000000;\n  assign DirectLookupTable_1[4357] = 16'sb0011101001111111;\n  assign DirectLookupTable_1[4358] = 16'sb0011101001111111;\n  assign DirectLookupTable_1[4359] = 16'sb0011101001111110;\n  assign DirectLookupTable_1[4360] = 16'sb0011101001111101;\n  assign DirectLookupTable_1[4361] = 16'sb0011101001111101;\n  assign DirectLookupTable_1[4362] = 16'sb0011101001111100;\n  assign DirectLookupTable_1[4363] = 16'sb0011101001111011;\n  assign DirectLookupTable_1[4364] = 16'sb0011101001111011;\n  assign DirectLookupTable_1[4365] = 16'sb0011101001111010;\n  assign DirectLookupTable_1[4366] = 16'sb0011101001111001;\n  assign DirectLookupTable_1[4367] = 16'sb0011101001111001;\n  assign DirectLookupTable_1[4368] = 16'sb0011101001111000;\n  assign DirectLookupTable_1[4369] = 16'sb0011101001111000;\n  assign DirectLookupTable_1[4370] = 16'sb0011101001110111;\n  assign DirectLookupTable_1[4371] = 16'sb0011101001110110;\n  assign DirectLookupTable_1[4372] = 16'sb0011101001110110;\n  assign DirectLookupTable_1[4373] = 16'sb0011101001110101;\n  assign DirectLookupTable_1[4374] = 16'sb0011101001110100;\n  assign DirectLookupTable_1[4375] = 16'sb0011101001110100;\n  assign DirectLookupTable_1[4376] = 16'sb0011101001110011;\n  assign DirectLookupTable_1[4377] = 16'sb0011101001110010;\n  assign DirectLookupTable_1[4378] = 16'sb0011101001110010;\n  assign DirectLookupTable_1[4379] = 16'sb0011101001110001;\n  assign DirectLookupTable_1[4380] = 16'sb0011101001110001;\n  assign DirectLookupTable_1[4381] = 16'sb0011101001110000;\n  assign DirectLookupTable_1[4382] = 16'sb0011101001101111;\n  assign DirectLookupTable_1[4383] = 16'sb0011101001101111;\n  assign DirectLookupTable_1[4384] = 16'sb0011101001101110;\n  assign DirectLookupTable_1[4385] = 16'sb0011101001101101;\n  assign DirectLookupTable_1[4386] = 16'sb0011101001101101;\n  assign DirectLookupTable_1[4387] = 16'sb0011101001101100;\n  assign DirectLookupTable_1[4388] = 16'sb0011101001101011;\n  assign DirectLookupTable_1[4389] = 16'sb0011101001101011;\n  assign DirectLookupTable_1[4390] = 16'sb0011101001101010;\n  assign DirectLookupTable_1[4391] = 16'sb0011101001101001;\n  assign DirectLookupTable_1[4392] = 16'sb0011101001101001;\n  assign DirectLookupTable_1[4393] = 16'sb0011101001101000;\n  assign DirectLookupTable_1[4394] = 16'sb0011101001101000;\n  assign DirectLookupTable_1[4395] = 16'sb0011101001100111;\n  assign DirectLookupTable_1[4396] = 16'sb0011101001100110;\n  assign DirectLookupTable_1[4397] = 16'sb0011101001100110;\n  assign DirectLookupTable_1[4398] = 16'sb0011101001100101;\n  assign DirectLookupTable_1[4399] = 16'sb0011101001100100;\n  assign DirectLookupTable_1[4400] = 16'sb0011101001100100;\n  assign DirectLookupTable_1[4401] = 16'sb0011101001100011;\n  assign DirectLookupTable_1[4402] = 16'sb0011101001100010;\n  assign DirectLookupTable_1[4403] = 16'sb0011101001100010;\n  assign DirectLookupTable_1[4404] = 16'sb0011101001100001;\n  assign DirectLookupTable_1[4405] = 16'sb0011101001100000;\n  assign DirectLookupTable_1[4406] = 16'sb0011101001100000;\n  assign DirectLookupTable_1[4407] = 16'sb0011101001011111;\n  assign DirectLookupTable_1[4408] = 16'sb0011101001011111;\n  assign DirectLookupTable_1[4409] = 16'sb0011101001011110;\n  assign DirectLookupTable_1[4410] = 16'sb0011101001011101;\n  assign DirectLookupTable_1[4411] = 16'sb0011101001011101;\n  assign DirectLookupTable_1[4412] = 16'sb0011101001011100;\n  assign DirectLookupTable_1[4413] = 16'sb0011101001011011;\n  assign DirectLookupTable_1[4414] = 16'sb0011101001011011;\n  assign DirectLookupTable_1[4415] = 16'sb0011101001011010;\n  assign DirectLookupTable_1[4416] = 16'sb0011101001011001;\n  assign DirectLookupTable_1[4417] = 16'sb0011101001011001;\n  assign DirectLookupTable_1[4418] = 16'sb0011101001011000;\n  assign DirectLookupTable_1[4419] = 16'sb0011101001010111;\n  assign DirectLookupTable_1[4420] = 16'sb0011101001010111;\n  assign DirectLookupTable_1[4421] = 16'sb0011101001010110;\n  assign DirectLookupTable_1[4422] = 16'sb0011101001010110;\n  assign DirectLookupTable_1[4423] = 16'sb0011101001010101;\n  assign DirectLookupTable_1[4424] = 16'sb0011101001010100;\n  assign DirectLookupTable_1[4425] = 16'sb0011101001010100;\n  assign DirectLookupTable_1[4426] = 16'sb0011101001010011;\n  assign DirectLookupTable_1[4427] = 16'sb0011101001010010;\n  assign DirectLookupTable_1[4428] = 16'sb0011101001010010;\n  assign DirectLookupTable_1[4429] = 16'sb0011101001010001;\n  assign DirectLookupTable_1[4430] = 16'sb0011101001010000;\n  assign DirectLookupTable_1[4431] = 16'sb0011101001010000;\n  assign DirectLookupTable_1[4432] = 16'sb0011101001001111;\n  assign DirectLookupTable_1[4433] = 16'sb0011101001001110;\n  assign DirectLookupTable_1[4434] = 16'sb0011101001001110;\n  assign DirectLookupTable_1[4435] = 16'sb0011101001001101;\n  assign DirectLookupTable_1[4436] = 16'sb0011101001001100;\n  assign DirectLookupTable_1[4437] = 16'sb0011101001001100;\n  assign DirectLookupTable_1[4438] = 16'sb0011101001001011;\n  assign DirectLookupTable_1[4439] = 16'sb0011101001001011;\n  assign DirectLookupTable_1[4440] = 16'sb0011101001001010;\n  assign DirectLookupTable_1[4441] = 16'sb0011101001001001;\n  assign DirectLookupTable_1[4442] = 16'sb0011101001001001;\n  assign DirectLookupTable_1[4443] = 16'sb0011101001001000;\n  assign DirectLookupTable_1[4444] = 16'sb0011101001000111;\n  assign DirectLookupTable_1[4445] = 16'sb0011101001000111;\n  assign DirectLookupTable_1[4446] = 16'sb0011101001000110;\n  assign DirectLookupTable_1[4447] = 16'sb0011101001000101;\n  assign DirectLookupTable_1[4448] = 16'sb0011101001000101;\n  assign DirectLookupTable_1[4449] = 16'sb0011101001000100;\n  assign DirectLookupTable_1[4450] = 16'sb0011101001000011;\n  assign DirectLookupTable_1[4451] = 16'sb0011101001000011;\n  assign DirectLookupTable_1[4452] = 16'sb0011101001000010;\n  assign DirectLookupTable_1[4453] = 16'sb0011101001000001;\n  assign DirectLookupTable_1[4454] = 16'sb0011101001000001;\n  assign DirectLookupTable_1[4455] = 16'sb0011101001000000;\n  assign DirectLookupTable_1[4456] = 16'sb0011101000111111;\n  assign DirectLookupTable_1[4457] = 16'sb0011101000111111;\n  assign DirectLookupTable_1[4458] = 16'sb0011101000111110;\n  assign DirectLookupTable_1[4459] = 16'sb0011101000111110;\n  assign DirectLookupTable_1[4460] = 16'sb0011101000111101;\n  assign DirectLookupTable_1[4461] = 16'sb0011101000111100;\n  assign DirectLookupTable_1[4462] = 16'sb0011101000111100;\n  assign DirectLookupTable_1[4463] = 16'sb0011101000111011;\n  assign DirectLookupTable_1[4464] = 16'sb0011101000111010;\n  assign DirectLookupTable_1[4465] = 16'sb0011101000111010;\n  assign DirectLookupTable_1[4466] = 16'sb0011101000111001;\n  assign DirectLookupTable_1[4467] = 16'sb0011101000111000;\n  assign DirectLookupTable_1[4468] = 16'sb0011101000111000;\n  assign DirectLookupTable_1[4469] = 16'sb0011101000110111;\n  assign DirectLookupTable_1[4470] = 16'sb0011101000110110;\n  assign DirectLookupTable_1[4471] = 16'sb0011101000110110;\n  assign DirectLookupTable_1[4472] = 16'sb0011101000110101;\n  assign DirectLookupTable_1[4473] = 16'sb0011101000110100;\n  assign DirectLookupTable_1[4474] = 16'sb0011101000110100;\n  assign DirectLookupTable_1[4475] = 16'sb0011101000110011;\n  assign DirectLookupTable_1[4476] = 16'sb0011101000110010;\n  assign DirectLookupTable_1[4477] = 16'sb0011101000110010;\n  assign DirectLookupTable_1[4478] = 16'sb0011101000110001;\n  assign DirectLookupTable_1[4479] = 16'sb0011101000110000;\n  assign DirectLookupTable_1[4480] = 16'sb0011101000110000;\n  assign DirectLookupTable_1[4481] = 16'sb0011101000101111;\n  assign DirectLookupTable_1[4482] = 16'sb0011101000101110;\n  assign DirectLookupTable_1[4483] = 16'sb0011101000101110;\n  assign DirectLookupTable_1[4484] = 16'sb0011101000101101;\n  assign DirectLookupTable_1[4485] = 16'sb0011101000101101;\n  assign DirectLookupTable_1[4486] = 16'sb0011101000101100;\n  assign DirectLookupTable_1[4487] = 16'sb0011101000101011;\n  assign DirectLookupTable_1[4488] = 16'sb0011101000101011;\n  assign DirectLookupTable_1[4489] = 16'sb0011101000101010;\n  assign DirectLookupTable_1[4490] = 16'sb0011101000101001;\n  assign DirectLookupTable_1[4491] = 16'sb0011101000101001;\n  assign DirectLookupTable_1[4492] = 16'sb0011101000101000;\n  assign DirectLookupTable_1[4493] = 16'sb0011101000100111;\n  assign DirectLookupTable_1[4494] = 16'sb0011101000100111;\n  assign DirectLookupTable_1[4495] = 16'sb0011101000100110;\n  assign DirectLookupTable_1[4496] = 16'sb0011101000100101;\n  assign DirectLookupTable_1[4497] = 16'sb0011101000100101;\n  assign DirectLookupTable_1[4498] = 16'sb0011101000100100;\n  assign DirectLookupTable_1[4499] = 16'sb0011101000100011;\n  assign DirectLookupTable_1[4500] = 16'sb0011101000100011;\n  assign DirectLookupTable_1[4501] = 16'sb0011101000100010;\n  assign DirectLookupTable_1[4502] = 16'sb0011101000100001;\n  assign DirectLookupTable_1[4503] = 16'sb0011101000100001;\n  assign DirectLookupTable_1[4504] = 16'sb0011101000100000;\n  assign DirectLookupTable_1[4505] = 16'sb0011101000011111;\n  assign DirectLookupTable_1[4506] = 16'sb0011101000011111;\n  assign DirectLookupTable_1[4507] = 16'sb0011101000011110;\n  assign DirectLookupTable_1[4508] = 16'sb0011101000011101;\n  assign DirectLookupTable_1[4509] = 16'sb0011101000011101;\n  assign DirectLookupTable_1[4510] = 16'sb0011101000011100;\n  assign DirectLookupTable_1[4511] = 16'sb0011101000011011;\n  assign DirectLookupTable_1[4512] = 16'sb0011101000011011;\n  assign DirectLookupTable_1[4513] = 16'sb0011101000011010;\n  assign DirectLookupTable_1[4514] = 16'sb0011101000011001;\n  assign DirectLookupTable_1[4515] = 16'sb0011101000011001;\n  assign DirectLookupTable_1[4516] = 16'sb0011101000011000;\n  assign DirectLookupTable_1[4517] = 16'sb0011101000011000;\n  assign DirectLookupTable_1[4518] = 16'sb0011101000010111;\n  assign DirectLookupTable_1[4519] = 16'sb0011101000010110;\n  assign DirectLookupTable_1[4520] = 16'sb0011101000010110;\n  assign DirectLookupTable_1[4521] = 16'sb0011101000010101;\n  assign DirectLookupTable_1[4522] = 16'sb0011101000010100;\n  assign DirectLookupTable_1[4523] = 16'sb0011101000010100;\n  assign DirectLookupTable_1[4524] = 16'sb0011101000010011;\n  assign DirectLookupTable_1[4525] = 16'sb0011101000010010;\n  assign DirectLookupTable_1[4526] = 16'sb0011101000010010;\n  assign DirectLookupTable_1[4527] = 16'sb0011101000010001;\n  assign DirectLookupTable_1[4528] = 16'sb0011101000010000;\n  assign DirectLookupTable_1[4529] = 16'sb0011101000010000;\n  assign DirectLookupTable_1[4530] = 16'sb0011101000001111;\n  assign DirectLookupTable_1[4531] = 16'sb0011101000001110;\n  assign DirectLookupTable_1[4532] = 16'sb0011101000001110;\n  assign DirectLookupTable_1[4533] = 16'sb0011101000001101;\n  assign DirectLookupTable_1[4534] = 16'sb0011101000001100;\n  assign DirectLookupTable_1[4535] = 16'sb0011101000001100;\n  assign DirectLookupTable_1[4536] = 16'sb0011101000001011;\n  assign DirectLookupTable_1[4537] = 16'sb0011101000001010;\n  assign DirectLookupTable_1[4538] = 16'sb0011101000001010;\n  assign DirectLookupTable_1[4539] = 16'sb0011101000001001;\n  assign DirectLookupTable_1[4540] = 16'sb0011101000001000;\n  assign DirectLookupTable_1[4541] = 16'sb0011101000001000;\n  assign DirectLookupTable_1[4542] = 16'sb0011101000000111;\n  assign DirectLookupTable_1[4543] = 16'sb0011101000000110;\n  assign DirectLookupTable_1[4544] = 16'sb0011101000000110;\n  assign DirectLookupTable_1[4545] = 16'sb0011101000000101;\n  assign DirectLookupTable_1[4546] = 16'sb0011101000000100;\n  assign DirectLookupTable_1[4547] = 16'sb0011101000000100;\n  assign DirectLookupTable_1[4548] = 16'sb0011101000000011;\n  assign DirectLookupTable_1[4549] = 16'sb0011101000000010;\n  assign DirectLookupTable_1[4550] = 16'sb0011101000000010;\n  assign DirectLookupTable_1[4551] = 16'sb0011101000000001;\n  assign DirectLookupTable_1[4552] = 16'sb0011101000000000;\n  assign DirectLookupTable_1[4553] = 16'sb0011101000000000;\n  assign DirectLookupTable_1[4554] = 16'sb0011100111111111;\n  assign DirectLookupTable_1[4555] = 16'sb0011100111111110;\n  assign DirectLookupTable_1[4556] = 16'sb0011100111111110;\n  assign DirectLookupTable_1[4557] = 16'sb0011100111111101;\n  assign DirectLookupTable_1[4558] = 16'sb0011100111111100;\n  assign DirectLookupTable_1[4559] = 16'sb0011100111111100;\n  assign DirectLookupTable_1[4560] = 16'sb0011100111111011;\n  assign DirectLookupTable_1[4561] = 16'sb0011100111111010;\n  assign DirectLookupTable_1[4562] = 16'sb0011100111111010;\n  assign DirectLookupTable_1[4563] = 16'sb0011100111111001;\n  assign DirectLookupTable_1[4564] = 16'sb0011100111111000;\n  assign DirectLookupTable_1[4565] = 16'sb0011100111111000;\n  assign DirectLookupTable_1[4566] = 16'sb0011100111110111;\n  assign DirectLookupTable_1[4567] = 16'sb0011100111110110;\n  assign DirectLookupTable_1[4568] = 16'sb0011100111110110;\n  assign DirectLookupTable_1[4569] = 16'sb0011100111110101;\n  assign DirectLookupTable_1[4570] = 16'sb0011100111110100;\n  assign DirectLookupTable_1[4571] = 16'sb0011100111110100;\n  assign DirectLookupTable_1[4572] = 16'sb0011100111110011;\n  assign DirectLookupTable_1[4573] = 16'sb0011100111110010;\n  assign DirectLookupTable_1[4574] = 16'sb0011100111110010;\n  assign DirectLookupTable_1[4575] = 16'sb0011100111110001;\n  assign DirectLookupTable_1[4576] = 16'sb0011100111110000;\n  assign DirectLookupTable_1[4577] = 16'sb0011100111110000;\n  assign DirectLookupTable_1[4578] = 16'sb0011100111101111;\n  assign DirectLookupTable_1[4579] = 16'sb0011100111101110;\n  assign DirectLookupTable_1[4580] = 16'sb0011100111101110;\n  assign DirectLookupTable_1[4581] = 16'sb0011100111101101;\n  assign DirectLookupTable_1[4582] = 16'sb0011100111101100;\n  assign DirectLookupTable_1[4583] = 16'sb0011100111101100;\n  assign DirectLookupTable_1[4584] = 16'sb0011100111101011;\n  assign DirectLookupTable_1[4585] = 16'sb0011100111101010;\n  assign DirectLookupTable_1[4586] = 16'sb0011100111101010;\n  assign DirectLookupTable_1[4587] = 16'sb0011100111101001;\n  assign DirectLookupTable_1[4588] = 16'sb0011100111101000;\n  assign DirectLookupTable_1[4589] = 16'sb0011100111101000;\n  assign DirectLookupTable_1[4590] = 16'sb0011100111100111;\n  assign DirectLookupTable_1[4591] = 16'sb0011100111100110;\n  assign DirectLookupTable_1[4592] = 16'sb0011100111100110;\n  assign DirectLookupTable_1[4593] = 16'sb0011100111100101;\n  assign DirectLookupTable_1[4594] = 16'sb0011100111100100;\n  assign DirectLookupTable_1[4595] = 16'sb0011100111100100;\n  assign DirectLookupTable_1[4596] = 16'sb0011100111100011;\n  assign DirectLookupTable_1[4597] = 16'sb0011100111100010;\n  assign DirectLookupTable_1[4598] = 16'sb0011100111100010;\n  assign DirectLookupTable_1[4599] = 16'sb0011100111100001;\n  assign DirectLookupTable_1[4600] = 16'sb0011100111100000;\n  assign DirectLookupTable_1[4601] = 16'sb0011100111100000;\n  assign DirectLookupTable_1[4602] = 16'sb0011100111011111;\n  assign DirectLookupTable_1[4603] = 16'sb0011100111011110;\n  assign DirectLookupTable_1[4604] = 16'sb0011100111011110;\n  assign DirectLookupTable_1[4605] = 16'sb0011100111011101;\n  assign DirectLookupTable_1[4606] = 16'sb0011100111011100;\n  assign DirectLookupTable_1[4607] = 16'sb0011100111011100;\n  assign DirectLookupTable_1[4608] = 16'sb0011100111011011;\n  assign DirectLookupTable_1[4609] = 16'sb0011100111011010;\n  assign DirectLookupTable_1[4610] = 16'sb0011100111011010;\n  assign DirectLookupTable_1[4611] = 16'sb0011100111011001;\n  assign DirectLookupTable_1[4612] = 16'sb0011100111011000;\n  assign DirectLookupTable_1[4613] = 16'sb0011100111011000;\n  assign DirectLookupTable_1[4614] = 16'sb0011100111010111;\n  assign DirectLookupTable_1[4615] = 16'sb0011100111010110;\n  assign DirectLookupTable_1[4616] = 16'sb0011100111010110;\n  assign DirectLookupTable_1[4617] = 16'sb0011100111010101;\n  assign DirectLookupTable_1[4618] = 16'sb0011100111010100;\n  assign DirectLookupTable_1[4619] = 16'sb0011100111010100;\n  assign DirectLookupTable_1[4620] = 16'sb0011100111010011;\n  assign DirectLookupTable_1[4621] = 16'sb0011100111010010;\n  assign DirectLookupTable_1[4622] = 16'sb0011100111010010;\n  assign DirectLookupTable_1[4623] = 16'sb0011100111010001;\n  assign DirectLookupTable_1[4624] = 16'sb0011100111010000;\n  assign DirectLookupTable_1[4625] = 16'sb0011100111010000;\n  assign DirectLookupTable_1[4626] = 16'sb0011100111001111;\n  assign DirectLookupTable_1[4627] = 16'sb0011100111001110;\n  assign DirectLookupTable_1[4628] = 16'sb0011100111001110;\n  assign DirectLookupTable_1[4629] = 16'sb0011100111001101;\n  assign DirectLookupTable_1[4630] = 16'sb0011100111001100;\n  assign DirectLookupTable_1[4631] = 16'sb0011100111001011;\n  assign DirectLookupTable_1[4632] = 16'sb0011100111001011;\n  assign DirectLookupTable_1[4633] = 16'sb0011100111001010;\n  assign DirectLookupTable_1[4634] = 16'sb0011100111001001;\n  assign DirectLookupTable_1[4635] = 16'sb0011100111001001;\n  assign DirectLookupTable_1[4636] = 16'sb0011100111001000;\n  assign DirectLookupTable_1[4637] = 16'sb0011100111000111;\n  assign DirectLookupTable_1[4638] = 16'sb0011100111000111;\n  assign DirectLookupTable_1[4639] = 16'sb0011100111000110;\n  assign DirectLookupTable_1[4640] = 16'sb0011100111000101;\n  assign DirectLookupTable_1[4641] = 16'sb0011100111000101;\n  assign DirectLookupTable_1[4642] = 16'sb0011100111000100;\n  assign DirectLookupTable_1[4643] = 16'sb0011100111000011;\n  assign DirectLookupTable_1[4644] = 16'sb0011100111000011;\n  assign DirectLookupTable_1[4645] = 16'sb0011100111000010;\n  assign DirectLookupTable_1[4646] = 16'sb0011100111000001;\n  assign DirectLookupTable_1[4647] = 16'sb0011100111000001;\n  assign DirectLookupTable_1[4648] = 16'sb0011100111000000;\n  assign DirectLookupTable_1[4649] = 16'sb0011100110111111;\n  assign DirectLookupTable_1[4650] = 16'sb0011100110111111;\n  assign DirectLookupTable_1[4651] = 16'sb0011100110111110;\n  assign DirectLookupTable_1[4652] = 16'sb0011100110111101;\n  assign DirectLookupTable_1[4653] = 16'sb0011100110111101;\n  assign DirectLookupTable_1[4654] = 16'sb0011100110111100;\n  assign DirectLookupTable_1[4655] = 16'sb0011100110111011;\n  assign DirectLookupTable_1[4656] = 16'sb0011100110111011;\n  assign DirectLookupTable_1[4657] = 16'sb0011100110111010;\n  assign DirectLookupTable_1[4658] = 16'sb0011100110111001;\n  assign DirectLookupTable_1[4659] = 16'sb0011100110111001;\n  assign DirectLookupTable_1[4660] = 16'sb0011100110111000;\n  assign DirectLookupTable_1[4661] = 16'sb0011100110110111;\n  assign DirectLookupTable_1[4662] = 16'sb0011100110110110;\n  assign DirectLookupTable_1[4663] = 16'sb0011100110110110;\n  assign DirectLookupTable_1[4664] = 16'sb0011100110110101;\n  assign DirectLookupTable_1[4665] = 16'sb0011100110110100;\n  assign DirectLookupTable_1[4666] = 16'sb0011100110110100;\n  assign DirectLookupTable_1[4667] = 16'sb0011100110110011;\n  assign DirectLookupTable_1[4668] = 16'sb0011100110110010;\n  assign DirectLookupTable_1[4669] = 16'sb0011100110110010;\n  assign DirectLookupTable_1[4670] = 16'sb0011100110110001;\n  assign DirectLookupTable_1[4671] = 16'sb0011100110110000;\n  assign DirectLookupTable_1[4672] = 16'sb0011100110110000;\n  assign DirectLookupTable_1[4673] = 16'sb0011100110101111;\n  assign DirectLookupTable_1[4674] = 16'sb0011100110101110;\n  assign DirectLookupTable_1[4675] = 16'sb0011100110101110;\n  assign DirectLookupTable_1[4676] = 16'sb0011100110101101;\n  assign DirectLookupTable_1[4677] = 16'sb0011100110101100;\n  assign DirectLookupTable_1[4678] = 16'sb0011100110101100;\n  assign DirectLookupTable_1[4679] = 16'sb0011100110101011;\n  assign DirectLookupTable_1[4680] = 16'sb0011100110101010;\n  assign DirectLookupTable_1[4681] = 16'sb0011100110101010;\n  assign DirectLookupTable_1[4682] = 16'sb0011100110101001;\n  assign DirectLookupTable_1[4683] = 16'sb0011100110101000;\n  assign DirectLookupTable_1[4684] = 16'sb0011100110101000;\n  assign DirectLookupTable_1[4685] = 16'sb0011100110100111;\n  assign DirectLookupTable_1[4686] = 16'sb0011100110100110;\n  assign DirectLookupTable_1[4687] = 16'sb0011100110100101;\n  assign DirectLookupTable_1[4688] = 16'sb0011100110100101;\n  assign DirectLookupTable_1[4689] = 16'sb0011100110100100;\n  assign DirectLookupTable_1[4690] = 16'sb0011100110100011;\n  assign DirectLookupTable_1[4691] = 16'sb0011100110100011;\n  assign DirectLookupTable_1[4692] = 16'sb0011100110100010;\n  assign DirectLookupTable_1[4693] = 16'sb0011100110100001;\n  assign DirectLookupTable_1[4694] = 16'sb0011100110100001;\n  assign DirectLookupTable_1[4695] = 16'sb0011100110100000;\n  assign DirectLookupTable_1[4696] = 16'sb0011100110011111;\n  assign DirectLookupTable_1[4697] = 16'sb0011100110011111;\n  assign DirectLookupTable_1[4698] = 16'sb0011100110011110;\n  assign DirectLookupTable_1[4699] = 16'sb0011100110011101;\n  assign DirectLookupTable_1[4700] = 16'sb0011100110011101;\n  assign DirectLookupTable_1[4701] = 16'sb0011100110011100;\n  assign DirectLookupTable_1[4702] = 16'sb0011100110011011;\n  assign DirectLookupTable_1[4703] = 16'sb0011100110011011;\n  assign DirectLookupTable_1[4704] = 16'sb0011100110011010;\n  assign DirectLookupTable_1[4705] = 16'sb0011100110011001;\n  assign DirectLookupTable_1[4706] = 16'sb0011100110011000;\n  assign DirectLookupTable_1[4707] = 16'sb0011100110011000;\n  assign DirectLookupTable_1[4708] = 16'sb0011100110010111;\n  assign DirectLookupTable_1[4709] = 16'sb0011100110010110;\n  assign DirectLookupTable_1[4710] = 16'sb0011100110010110;\n  assign DirectLookupTable_1[4711] = 16'sb0011100110010101;\n  assign DirectLookupTable_1[4712] = 16'sb0011100110010100;\n  assign DirectLookupTable_1[4713] = 16'sb0011100110010100;\n  assign DirectLookupTable_1[4714] = 16'sb0011100110010011;\n  assign DirectLookupTable_1[4715] = 16'sb0011100110010010;\n  assign DirectLookupTable_1[4716] = 16'sb0011100110010010;\n  assign DirectLookupTable_1[4717] = 16'sb0011100110010001;\n  assign DirectLookupTable_1[4718] = 16'sb0011100110010000;\n  assign DirectLookupTable_1[4719] = 16'sb0011100110010000;\n  assign DirectLookupTable_1[4720] = 16'sb0011100110001111;\n  assign DirectLookupTable_1[4721] = 16'sb0011100110001110;\n  assign DirectLookupTable_1[4722] = 16'sb0011100110001110;\n  assign DirectLookupTable_1[4723] = 16'sb0011100110001101;\n  assign DirectLookupTable_1[4724] = 16'sb0011100110001100;\n  assign DirectLookupTable_1[4725] = 16'sb0011100110001011;\n  assign DirectLookupTable_1[4726] = 16'sb0011100110001011;\n  assign DirectLookupTable_1[4727] = 16'sb0011100110001010;\n  assign DirectLookupTable_1[4728] = 16'sb0011100110001001;\n  assign DirectLookupTable_1[4729] = 16'sb0011100110001001;\n  assign DirectLookupTable_1[4730] = 16'sb0011100110001000;\n  assign DirectLookupTable_1[4731] = 16'sb0011100110000111;\n  assign DirectLookupTable_1[4732] = 16'sb0011100110000111;\n  assign DirectLookupTable_1[4733] = 16'sb0011100110000110;\n  assign DirectLookupTable_1[4734] = 16'sb0011100110000101;\n  assign DirectLookupTable_1[4735] = 16'sb0011100110000101;\n  assign DirectLookupTable_1[4736] = 16'sb0011100110000100;\n  assign DirectLookupTable_1[4737] = 16'sb0011100110000011;\n  assign DirectLookupTable_1[4738] = 16'sb0011100110000011;\n  assign DirectLookupTable_1[4739] = 16'sb0011100110000010;\n  assign DirectLookupTable_1[4740] = 16'sb0011100110000001;\n  assign DirectLookupTable_1[4741] = 16'sb0011100110000000;\n  assign DirectLookupTable_1[4742] = 16'sb0011100110000000;\n  assign DirectLookupTable_1[4743] = 16'sb0011100101111111;\n  assign DirectLookupTable_1[4744] = 16'sb0011100101111110;\n  assign DirectLookupTable_1[4745] = 16'sb0011100101111110;\n  assign DirectLookupTable_1[4746] = 16'sb0011100101111101;\n  assign DirectLookupTable_1[4747] = 16'sb0011100101111100;\n  assign DirectLookupTable_1[4748] = 16'sb0011100101111100;\n  assign DirectLookupTable_1[4749] = 16'sb0011100101111011;\n  assign DirectLookupTable_1[4750] = 16'sb0011100101111010;\n  assign DirectLookupTable_1[4751] = 16'sb0011100101111010;\n  assign DirectLookupTable_1[4752] = 16'sb0011100101111001;\n  assign DirectLookupTable_1[4753] = 16'sb0011100101111000;\n  assign DirectLookupTable_1[4754] = 16'sb0011100101110111;\n  assign DirectLookupTable_1[4755] = 16'sb0011100101110111;\n  assign DirectLookupTable_1[4756] = 16'sb0011100101110110;\n  assign DirectLookupTable_1[4757] = 16'sb0011100101110101;\n  assign DirectLookupTable_1[4758] = 16'sb0011100101110101;\n  assign DirectLookupTable_1[4759] = 16'sb0011100101110100;\n  assign DirectLookupTable_1[4760] = 16'sb0011100101110011;\n  assign DirectLookupTable_1[4761] = 16'sb0011100101110011;\n  assign DirectLookupTable_1[4762] = 16'sb0011100101110010;\n  assign DirectLookupTable_1[4763] = 16'sb0011100101110001;\n  assign DirectLookupTable_1[4764] = 16'sb0011100101110001;\n  assign DirectLookupTable_1[4765] = 16'sb0011100101110000;\n  assign DirectLookupTable_1[4766] = 16'sb0011100101101111;\n  assign DirectLookupTable_1[4767] = 16'sb0011100101101110;\n  assign DirectLookupTable_1[4768] = 16'sb0011100101101110;\n  assign DirectLookupTable_1[4769] = 16'sb0011100101101101;\n  assign DirectLookupTable_1[4770] = 16'sb0011100101101100;\n  assign DirectLookupTable_1[4771] = 16'sb0011100101101100;\n  assign DirectLookupTable_1[4772] = 16'sb0011100101101011;\n  assign DirectLookupTable_1[4773] = 16'sb0011100101101010;\n  assign DirectLookupTable_1[4774] = 16'sb0011100101101010;\n  assign DirectLookupTable_1[4775] = 16'sb0011100101101001;\n  assign DirectLookupTable_1[4776] = 16'sb0011100101101000;\n  assign DirectLookupTable_1[4777] = 16'sb0011100101101000;\n  assign DirectLookupTable_1[4778] = 16'sb0011100101100111;\n  assign DirectLookupTable_1[4779] = 16'sb0011100101100110;\n  assign DirectLookupTable_1[4780] = 16'sb0011100101100101;\n  assign DirectLookupTable_1[4781] = 16'sb0011100101100101;\n  assign DirectLookupTable_1[4782] = 16'sb0011100101100100;\n  assign DirectLookupTable_1[4783] = 16'sb0011100101100011;\n  assign DirectLookupTable_1[4784] = 16'sb0011100101100011;\n  assign DirectLookupTable_1[4785] = 16'sb0011100101100010;\n  assign DirectLookupTable_1[4786] = 16'sb0011100101100001;\n  assign DirectLookupTable_1[4787] = 16'sb0011100101100001;\n  assign DirectLookupTable_1[4788] = 16'sb0011100101100000;\n  assign DirectLookupTable_1[4789] = 16'sb0011100101011111;\n  assign DirectLookupTable_1[4790] = 16'sb0011100101011110;\n  assign DirectLookupTable_1[4791] = 16'sb0011100101011110;\n  assign DirectLookupTable_1[4792] = 16'sb0011100101011101;\n  assign DirectLookupTable_1[4793] = 16'sb0011100101011100;\n  assign DirectLookupTable_1[4794] = 16'sb0011100101011100;\n  assign DirectLookupTable_1[4795] = 16'sb0011100101011011;\n  assign DirectLookupTable_1[4796] = 16'sb0011100101011010;\n  assign DirectLookupTable_1[4797] = 16'sb0011100101011010;\n  assign DirectLookupTable_1[4798] = 16'sb0011100101011001;\n  assign DirectLookupTable_1[4799] = 16'sb0011100101011000;\n  assign DirectLookupTable_1[4800] = 16'sb0011100101011000;\n  assign DirectLookupTable_1[4801] = 16'sb0011100101010111;\n  assign DirectLookupTable_1[4802] = 16'sb0011100101010110;\n  assign DirectLookupTable_1[4803] = 16'sb0011100101010101;\n  assign DirectLookupTable_1[4804] = 16'sb0011100101010101;\n  assign DirectLookupTable_1[4805] = 16'sb0011100101010100;\n  assign DirectLookupTable_1[4806] = 16'sb0011100101010011;\n  assign DirectLookupTable_1[4807] = 16'sb0011100101010011;\n  assign DirectLookupTable_1[4808] = 16'sb0011100101010010;\n  assign DirectLookupTable_1[4809] = 16'sb0011100101010001;\n  assign DirectLookupTable_1[4810] = 16'sb0011100101010001;\n  assign DirectLookupTable_1[4811] = 16'sb0011100101010000;\n  assign DirectLookupTable_1[4812] = 16'sb0011100101001111;\n  assign DirectLookupTable_1[4813] = 16'sb0011100101001110;\n  assign DirectLookupTable_1[4814] = 16'sb0011100101001110;\n  assign DirectLookupTable_1[4815] = 16'sb0011100101001101;\n  assign DirectLookupTable_1[4816] = 16'sb0011100101001100;\n  assign DirectLookupTable_1[4817] = 16'sb0011100101001100;\n  assign DirectLookupTable_1[4818] = 16'sb0011100101001011;\n  assign DirectLookupTable_1[4819] = 16'sb0011100101001010;\n  assign DirectLookupTable_1[4820] = 16'sb0011100101001010;\n  assign DirectLookupTable_1[4821] = 16'sb0011100101001001;\n  assign DirectLookupTable_1[4822] = 16'sb0011100101001000;\n  assign DirectLookupTable_1[4823] = 16'sb0011100101000111;\n  assign DirectLookupTable_1[4824] = 16'sb0011100101000111;\n  assign DirectLookupTable_1[4825] = 16'sb0011100101000110;\n  assign DirectLookupTable_1[4826] = 16'sb0011100101000101;\n  assign DirectLookupTable_1[4827] = 16'sb0011100101000101;\n  assign DirectLookupTable_1[4828] = 16'sb0011100101000100;\n  assign DirectLookupTable_1[4829] = 16'sb0011100101000011;\n  assign DirectLookupTable_1[4830] = 16'sb0011100101000011;\n  assign DirectLookupTable_1[4831] = 16'sb0011100101000010;\n  assign DirectLookupTable_1[4832] = 16'sb0011100101000001;\n  assign DirectLookupTable_1[4833] = 16'sb0011100101000000;\n  assign DirectLookupTable_1[4834] = 16'sb0011100101000000;\n  assign DirectLookupTable_1[4835] = 16'sb0011100100111111;\n  assign DirectLookupTable_1[4836] = 16'sb0011100100111110;\n  assign DirectLookupTable_1[4837] = 16'sb0011100100111110;\n  assign DirectLookupTable_1[4838] = 16'sb0011100100111101;\n  assign DirectLookupTable_1[4839] = 16'sb0011100100111100;\n  assign DirectLookupTable_1[4840] = 16'sb0011100100111011;\n  assign DirectLookupTable_1[4841] = 16'sb0011100100111011;\n  assign DirectLookupTable_1[4842] = 16'sb0011100100111010;\n  assign DirectLookupTable_1[4843] = 16'sb0011100100111001;\n  assign DirectLookupTable_1[4844] = 16'sb0011100100111001;\n  assign DirectLookupTable_1[4845] = 16'sb0011100100111000;\n  assign DirectLookupTable_1[4846] = 16'sb0011100100110111;\n  assign DirectLookupTable_1[4847] = 16'sb0011100100110111;\n  assign DirectLookupTable_1[4848] = 16'sb0011100100110110;\n  assign DirectLookupTable_1[4849] = 16'sb0011100100110101;\n  assign DirectLookupTable_1[4850] = 16'sb0011100100110100;\n  assign DirectLookupTable_1[4851] = 16'sb0011100100110100;\n  assign DirectLookupTable_1[4852] = 16'sb0011100100110011;\n  assign DirectLookupTable_1[4853] = 16'sb0011100100110010;\n  assign DirectLookupTable_1[4854] = 16'sb0011100100110010;\n  assign DirectLookupTable_1[4855] = 16'sb0011100100110001;\n  assign DirectLookupTable_1[4856] = 16'sb0011100100110000;\n  assign DirectLookupTable_1[4857] = 16'sb0011100100110000;\n  assign DirectLookupTable_1[4858] = 16'sb0011100100101111;\n  assign DirectLookupTable_1[4859] = 16'sb0011100100101110;\n  assign DirectLookupTable_1[4860] = 16'sb0011100100101101;\n  assign DirectLookupTable_1[4861] = 16'sb0011100100101101;\n  assign DirectLookupTable_1[4862] = 16'sb0011100100101100;\n  assign DirectLookupTable_1[4863] = 16'sb0011100100101011;\n  assign DirectLookupTable_1[4864] = 16'sb0011100100101011;\n  assign DirectLookupTable_1[4865] = 16'sb0011100100101010;\n  assign DirectLookupTable_1[4866] = 16'sb0011100100101001;\n  assign DirectLookupTable_1[4867] = 16'sb0011100100101000;\n  assign DirectLookupTable_1[4868] = 16'sb0011100100101000;\n  assign DirectLookupTable_1[4869] = 16'sb0011100100100111;\n  assign DirectLookupTable_1[4870] = 16'sb0011100100100110;\n  assign DirectLookupTable_1[4871] = 16'sb0011100100100110;\n  assign DirectLookupTable_1[4872] = 16'sb0011100100100101;\n  assign DirectLookupTable_1[4873] = 16'sb0011100100100100;\n  assign DirectLookupTable_1[4874] = 16'sb0011100100100100;\n  assign DirectLookupTable_1[4875] = 16'sb0011100100100011;\n  assign DirectLookupTable_1[4876] = 16'sb0011100100100010;\n  assign DirectLookupTable_1[4877] = 16'sb0011100100100001;\n  assign DirectLookupTable_1[4878] = 16'sb0011100100100001;\n  assign DirectLookupTable_1[4879] = 16'sb0011100100100000;\n  assign DirectLookupTable_1[4880] = 16'sb0011100100011111;\n  assign DirectLookupTable_1[4881] = 16'sb0011100100011111;\n  assign DirectLookupTable_1[4882] = 16'sb0011100100011110;\n  assign DirectLookupTable_1[4883] = 16'sb0011100100011101;\n  assign DirectLookupTable_1[4884] = 16'sb0011100100011100;\n  assign DirectLookupTable_1[4885] = 16'sb0011100100011100;\n  assign DirectLookupTable_1[4886] = 16'sb0011100100011011;\n  assign DirectLookupTable_1[4887] = 16'sb0011100100011010;\n  assign DirectLookupTable_1[4888] = 16'sb0011100100011010;\n  assign DirectLookupTable_1[4889] = 16'sb0011100100011001;\n  assign DirectLookupTable_1[4890] = 16'sb0011100100011000;\n  assign DirectLookupTable_1[4891] = 16'sb0011100100010111;\n  assign DirectLookupTable_1[4892] = 16'sb0011100100010111;\n  assign DirectLookupTable_1[4893] = 16'sb0011100100010110;\n  assign DirectLookupTable_1[4894] = 16'sb0011100100010101;\n  assign DirectLookupTable_1[4895] = 16'sb0011100100010101;\n  assign DirectLookupTable_1[4896] = 16'sb0011100100010100;\n  assign DirectLookupTable_1[4897] = 16'sb0011100100010011;\n  assign DirectLookupTable_1[4898] = 16'sb0011100100010010;\n  assign DirectLookupTable_1[4899] = 16'sb0011100100010010;\n  assign DirectLookupTable_1[4900] = 16'sb0011100100010001;\n  assign DirectLookupTable_1[4901] = 16'sb0011100100010000;\n  assign DirectLookupTable_1[4902] = 16'sb0011100100010000;\n  assign DirectLookupTable_1[4903] = 16'sb0011100100001111;\n  assign DirectLookupTable_1[4904] = 16'sb0011100100001110;\n  assign DirectLookupTable_1[4905] = 16'sb0011100100001110;\n  assign DirectLookupTable_1[4906] = 16'sb0011100100001101;\n  assign DirectLookupTable_1[4907] = 16'sb0011100100001100;\n  assign DirectLookupTable_1[4908] = 16'sb0011100100001011;\n  assign DirectLookupTable_1[4909] = 16'sb0011100100001011;\n  assign DirectLookupTable_1[4910] = 16'sb0011100100001010;\n  assign DirectLookupTable_1[4911] = 16'sb0011100100001001;\n  assign DirectLookupTable_1[4912] = 16'sb0011100100001001;\n  assign DirectLookupTable_1[4913] = 16'sb0011100100001000;\n  assign DirectLookupTable_1[4914] = 16'sb0011100100000111;\n  assign DirectLookupTable_1[4915] = 16'sb0011100100000110;\n  assign DirectLookupTable_1[4916] = 16'sb0011100100000110;\n  assign DirectLookupTable_1[4917] = 16'sb0011100100000101;\n  assign DirectLookupTable_1[4918] = 16'sb0011100100000100;\n  assign DirectLookupTable_1[4919] = 16'sb0011100100000100;\n  assign DirectLookupTable_1[4920] = 16'sb0011100100000011;\n  assign DirectLookupTable_1[4921] = 16'sb0011100100000010;\n  assign DirectLookupTable_1[4922] = 16'sb0011100100000001;\n  assign DirectLookupTable_1[4923] = 16'sb0011100100000001;\n  assign DirectLookupTable_1[4924] = 16'sb0011100100000000;\n  assign DirectLookupTable_1[4925] = 16'sb0011100011111111;\n  assign DirectLookupTable_1[4926] = 16'sb0011100011111111;\n  assign DirectLookupTable_1[4927] = 16'sb0011100011111110;\n  assign DirectLookupTable_1[4928] = 16'sb0011100011111101;\n  assign DirectLookupTable_1[4929] = 16'sb0011100011111100;\n  assign DirectLookupTable_1[4930] = 16'sb0011100011111100;\n  assign DirectLookupTable_1[4931] = 16'sb0011100011111011;\n  assign DirectLookupTable_1[4932] = 16'sb0011100011111010;\n  assign DirectLookupTable_1[4933] = 16'sb0011100011111010;\n  assign DirectLookupTable_1[4934] = 16'sb0011100011111001;\n  assign DirectLookupTable_1[4935] = 16'sb0011100011111000;\n  assign DirectLookupTable_1[4936] = 16'sb0011100011110111;\n  assign DirectLookupTable_1[4937] = 16'sb0011100011110111;\n  assign DirectLookupTable_1[4938] = 16'sb0011100011110110;\n  assign DirectLookupTable_1[4939] = 16'sb0011100011110101;\n  assign DirectLookupTable_1[4940] = 16'sb0011100011110101;\n  assign DirectLookupTable_1[4941] = 16'sb0011100011110100;\n  assign DirectLookupTable_1[4942] = 16'sb0011100011110011;\n  assign DirectLookupTable_1[4943] = 16'sb0011100011110010;\n  assign DirectLookupTable_1[4944] = 16'sb0011100011110010;\n  assign DirectLookupTable_1[4945] = 16'sb0011100011110001;\n  assign DirectLookupTable_1[4946] = 16'sb0011100011110000;\n  assign DirectLookupTable_1[4947] = 16'sb0011100011110000;\n  assign DirectLookupTable_1[4948] = 16'sb0011100011101111;\n  assign DirectLookupTable_1[4949] = 16'sb0011100011101110;\n  assign DirectLookupTable_1[4950] = 16'sb0011100011101101;\n  assign DirectLookupTable_1[4951] = 16'sb0011100011101101;\n  assign DirectLookupTable_1[4952] = 16'sb0011100011101100;\n  assign DirectLookupTable_1[4953] = 16'sb0011100011101011;\n  assign DirectLookupTable_1[4954] = 16'sb0011100011101010;\n  assign DirectLookupTable_1[4955] = 16'sb0011100011101010;\n  assign DirectLookupTable_1[4956] = 16'sb0011100011101001;\n  assign DirectLookupTable_1[4957] = 16'sb0011100011101000;\n  assign DirectLookupTable_1[4958] = 16'sb0011100011101000;\n  assign DirectLookupTable_1[4959] = 16'sb0011100011100111;\n  assign DirectLookupTable_1[4960] = 16'sb0011100011100110;\n  assign DirectLookupTable_1[4961] = 16'sb0011100011100101;\n  assign DirectLookupTable_1[4962] = 16'sb0011100011100101;\n  assign DirectLookupTable_1[4963] = 16'sb0011100011100100;\n  assign DirectLookupTable_1[4964] = 16'sb0011100011100011;\n  assign DirectLookupTable_1[4965] = 16'sb0011100011100011;\n  assign DirectLookupTable_1[4966] = 16'sb0011100011100010;\n  assign DirectLookupTable_1[4967] = 16'sb0011100011100001;\n  assign DirectLookupTable_1[4968] = 16'sb0011100011100000;\n  assign DirectLookupTable_1[4969] = 16'sb0011100011100000;\n  assign DirectLookupTable_1[4970] = 16'sb0011100011011111;\n  assign DirectLookupTable_1[4971] = 16'sb0011100011011110;\n  assign DirectLookupTable_1[4972] = 16'sb0011100011011110;\n  assign DirectLookupTable_1[4973] = 16'sb0011100011011101;\n  assign DirectLookupTable_1[4974] = 16'sb0011100011011100;\n  assign DirectLookupTable_1[4975] = 16'sb0011100011011011;\n  assign DirectLookupTable_1[4976] = 16'sb0011100011011011;\n  assign DirectLookupTable_1[4977] = 16'sb0011100011011010;\n  assign DirectLookupTable_1[4978] = 16'sb0011100011011001;\n  assign DirectLookupTable_1[4979] = 16'sb0011100011011000;\n  assign DirectLookupTable_1[4980] = 16'sb0011100011011000;\n  assign DirectLookupTable_1[4981] = 16'sb0011100011010111;\n  assign DirectLookupTable_1[4982] = 16'sb0011100011010110;\n  assign DirectLookupTable_1[4983] = 16'sb0011100011010110;\n  assign DirectLookupTable_1[4984] = 16'sb0011100011010101;\n  assign DirectLookupTable_1[4985] = 16'sb0011100011010100;\n  assign DirectLookupTable_1[4986] = 16'sb0011100011010011;\n  assign DirectLookupTable_1[4987] = 16'sb0011100011010011;\n  assign DirectLookupTable_1[4988] = 16'sb0011100011010010;\n  assign DirectLookupTable_1[4989] = 16'sb0011100011010001;\n  assign DirectLookupTable_1[4990] = 16'sb0011100011010001;\n  assign DirectLookupTable_1[4991] = 16'sb0011100011010000;\n  assign DirectLookupTable_1[4992] = 16'sb0011100011001111;\n  assign DirectLookupTable_1[4993] = 16'sb0011100011001110;\n  assign DirectLookupTable_1[4994] = 16'sb0011100011001110;\n  assign DirectLookupTable_1[4995] = 16'sb0011100011001101;\n  assign DirectLookupTable_1[4996] = 16'sb0011100011001100;\n  assign DirectLookupTable_1[4997] = 16'sb0011100011001011;\n  assign DirectLookupTable_1[4998] = 16'sb0011100011001011;\n  assign DirectLookupTable_1[4999] = 16'sb0011100011001010;\n  assign DirectLookupTable_1[5000] = 16'sb0011100011001001;\n  assign DirectLookupTable_1[5001] = 16'sb0011100011001001;\n  assign DirectLookupTable_1[5002] = 16'sb0011100011001000;\n  assign DirectLookupTable_1[5003] = 16'sb0011100011000111;\n  assign DirectLookupTable_1[5004] = 16'sb0011100011000110;\n  assign DirectLookupTable_1[5005] = 16'sb0011100011000110;\n  assign DirectLookupTable_1[5006] = 16'sb0011100011000101;\n  assign DirectLookupTable_1[5007] = 16'sb0011100011000100;\n  assign DirectLookupTable_1[5008] = 16'sb0011100011000011;\n  assign DirectLookupTable_1[5009] = 16'sb0011100011000011;\n  assign DirectLookupTable_1[5010] = 16'sb0011100011000010;\n  assign DirectLookupTable_1[5011] = 16'sb0011100011000001;\n  assign DirectLookupTable_1[5012] = 16'sb0011100011000001;\n  assign DirectLookupTable_1[5013] = 16'sb0011100011000000;\n  assign DirectLookupTable_1[5014] = 16'sb0011100010111111;\n  assign DirectLookupTable_1[5015] = 16'sb0011100010111110;\n  assign DirectLookupTable_1[5016] = 16'sb0011100010111110;\n  assign DirectLookupTable_1[5017] = 16'sb0011100010111101;\n  assign DirectLookupTable_1[5018] = 16'sb0011100010111100;\n  assign DirectLookupTable_1[5019] = 16'sb0011100010111100;\n  assign DirectLookupTable_1[5020] = 16'sb0011100010111011;\n  assign DirectLookupTable_1[5021] = 16'sb0011100010111010;\n  assign DirectLookupTable_1[5022] = 16'sb0011100010111001;\n  assign DirectLookupTable_1[5023] = 16'sb0011100010111001;\n  assign DirectLookupTable_1[5024] = 16'sb0011100010111000;\n  assign DirectLookupTable_1[5025] = 16'sb0011100010110111;\n  assign DirectLookupTable_1[5026] = 16'sb0011100010110110;\n  assign DirectLookupTable_1[5027] = 16'sb0011100010110110;\n  assign DirectLookupTable_1[5028] = 16'sb0011100010110101;\n  assign DirectLookupTable_1[5029] = 16'sb0011100010110100;\n  assign DirectLookupTable_1[5030] = 16'sb0011100010110100;\n  assign DirectLookupTable_1[5031] = 16'sb0011100010110011;\n  assign DirectLookupTable_1[5032] = 16'sb0011100010110010;\n  assign DirectLookupTable_1[5033] = 16'sb0011100010110001;\n  assign DirectLookupTable_1[5034] = 16'sb0011100010110001;\n  assign DirectLookupTable_1[5035] = 16'sb0011100010110000;\n  assign DirectLookupTable_1[5036] = 16'sb0011100010101111;\n  assign DirectLookupTable_1[5037] = 16'sb0011100010101110;\n  assign DirectLookupTable_1[5038] = 16'sb0011100010101110;\n  assign DirectLookupTable_1[5039] = 16'sb0011100010101101;\n  assign DirectLookupTable_1[5040] = 16'sb0011100010101100;\n  assign DirectLookupTable_1[5041] = 16'sb0011100010101011;\n  assign DirectLookupTable_1[5042] = 16'sb0011100010101011;\n  assign DirectLookupTable_1[5043] = 16'sb0011100010101010;\n  assign DirectLookupTable_1[5044] = 16'sb0011100010101001;\n  assign DirectLookupTable_1[5045] = 16'sb0011100010101001;\n  assign DirectLookupTable_1[5046] = 16'sb0011100010101000;\n  assign DirectLookupTable_1[5047] = 16'sb0011100010100111;\n  assign DirectLookupTable_1[5048] = 16'sb0011100010100110;\n  assign DirectLookupTable_1[5049] = 16'sb0011100010100110;\n  assign DirectLookupTable_1[5050] = 16'sb0011100010100101;\n  assign DirectLookupTable_1[5051] = 16'sb0011100010100100;\n  assign DirectLookupTable_1[5052] = 16'sb0011100010100011;\n  assign DirectLookupTable_1[5053] = 16'sb0011100010100011;\n  assign DirectLookupTable_1[5054] = 16'sb0011100010100010;\n  assign DirectLookupTable_1[5055] = 16'sb0011100010100001;\n  assign DirectLookupTable_1[5056] = 16'sb0011100010100001;\n  assign DirectLookupTable_1[5057] = 16'sb0011100010100000;\n  assign DirectLookupTable_1[5058] = 16'sb0011100010011111;\n  assign DirectLookupTable_1[5059] = 16'sb0011100010011110;\n  assign DirectLookupTable_1[5060] = 16'sb0011100010011110;\n  assign DirectLookupTable_1[5061] = 16'sb0011100010011101;\n  assign DirectLookupTable_1[5062] = 16'sb0011100010011100;\n  assign DirectLookupTable_1[5063] = 16'sb0011100010011011;\n  assign DirectLookupTable_1[5064] = 16'sb0011100010011011;\n  assign DirectLookupTable_1[5065] = 16'sb0011100010011010;\n  assign DirectLookupTable_1[5066] = 16'sb0011100010011001;\n  assign DirectLookupTable_1[5067] = 16'sb0011100010011000;\n  assign DirectLookupTable_1[5068] = 16'sb0011100010011000;\n  assign DirectLookupTable_1[5069] = 16'sb0011100010010111;\n  assign DirectLookupTable_1[5070] = 16'sb0011100010010110;\n  assign DirectLookupTable_1[5071] = 16'sb0011100010010110;\n  assign DirectLookupTable_1[5072] = 16'sb0011100010010101;\n  assign DirectLookupTable_1[5073] = 16'sb0011100010010100;\n  assign DirectLookupTable_1[5074] = 16'sb0011100010010011;\n  assign DirectLookupTable_1[5075] = 16'sb0011100010010011;\n  assign DirectLookupTable_1[5076] = 16'sb0011100010010010;\n  assign DirectLookupTable_1[5077] = 16'sb0011100010010001;\n  assign DirectLookupTable_1[5078] = 16'sb0011100010010000;\n  assign DirectLookupTable_1[5079] = 16'sb0011100010010000;\n  assign DirectLookupTable_1[5080] = 16'sb0011100010001111;\n  assign DirectLookupTable_1[5081] = 16'sb0011100010001110;\n  assign DirectLookupTable_1[5082] = 16'sb0011100010001101;\n  assign DirectLookupTable_1[5083] = 16'sb0011100010001101;\n  assign DirectLookupTable_1[5084] = 16'sb0011100010001100;\n  assign DirectLookupTable_1[5085] = 16'sb0011100010001011;\n  assign DirectLookupTable_1[5086] = 16'sb0011100010001010;\n  assign DirectLookupTable_1[5087] = 16'sb0011100010001010;\n  assign DirectLookupTable_1[5088] = 16'sb0011100010001001;\n  assign DirectLookupTable_1[5089] = 16'sb0011100010001000;\n  assign DirectLookupTable_1[5090] = 16'sb0011100010001000;\n  assign DirectLookupTable_1[5091] = 16'sb0011100010000111;\n  assign DirectLookupTable_1[5092] = 16'sb0011100010000110;\n  assign DirectLookupTable_1[5093] = 16'sb0011100010000101;\n  assign DirectLookupTable_1[5094] = 16'sb0011100010000101;\n  assign DirectLookupTable_1[5095] = 16'sb0011100010000100;\n  assign DirectLookupTable_1[5096] = 16'sb0011100010000011;\n  assign DirectLookupTable_1[5097] = 16'sb0011100010000010;\n  assign DirectLookupTable_1[5098] = 16'sb0011100010000010;\n  assign DirectLookupTable_1[5099] = 16'sb0011100010000001;\n  assign DirectLookupTable_1[5100] = 16'sb0011100010000000;\n  assign DirectLookupTable_1[5101] = 16'sb0011100001111111;\n  assign DirectLookupTable_1[5102] = 16'sb0011100001111111;\n  assign DirectLookupTable_1[5103] = 16'sb0011100001111110;\n  assign DirectLookupTable_1[5104] = 16'sb0011100001111101;\n  assign DirectLookupTable_1[5105] = 16'sb0011100001111100;\n  assign DirectLookupTable_1[5106] = 16'sb0011100001111100;\n  assign DirectLookupTable_1[5107] = 16'sb0011100001111011;\n  assign DirectLookupTable_1[5108] = 16'sb0011100001111010;\n  assign DirectLookupTable_1[5109] = 16'sb0011100001111010;\n  assign DirectLookupTable_1[5110] = 16'sb0011100001111001;\n  assign DirectLookupTable_1[5111] = 16'sb0011100001111000;\n  assign DirectLookupTable_1[5112] = 16'sb0011100001110111;\n  assign DirectLookupTable_1[5113] = 16'sb0011100001110111;\n  assign DirectLookupTable_1[5114] = 16'sb0011100001110110;\n  assign DirectLookupTable_1[5115] = 16'sb0011100001110101;\n  assign DirectLookupTable_1[5116] = 16'sb0011100001110100;\n  assign DirectLookupTable_1[5117] = 16'sb0011100001110100;\n  assign DirectLookupTable_1[5118] = 16'sb0011100001110011;\n  assign DirectLookupTable_1[5119] = 16'sb0011100001110010;\n  assign DirectLookupTable_1[5120] = 16'sb0011100001110001;\n  assign DirectLookupTable_1[5121] = 16'sb0011100001110001;\n  assign DirectLookupTable_1[5122] = 16'sb0011100001110000;\n  assign DirectLookupTable_1[5123] = 16'sb0011100001101111;\n  assign DirectLookupTable_1[5124] = 16'sb0011100001101110;\n  assign DirectLookupTable_1[5125] = 16'sb0011100001101110;\n  assign DirectLookupTable_1[5126] = 16'sb0011100001101101;\n  assign DirectLookupTable_1[5127] = 16'sb0011100001101100;\n  assign DirectLookupTable_1[5128] = 16'sb0011100001101011;\n  assign DirectLookupTable_1[5129] = 16'sb0011100001101011;\n  assign DirectLookupTable_1[5130] = 16'sb0011100001101010;\n  assign DirectLookupTable_1[5131] = 16'sb0011100001101001;\n  assign DirectLookupTable_1[5132] = 16'sb0011100001101001;\n  assign DirectLookupTable_1[5133] = 16'sb0011100001101000;\n  assign DirectLookupTable_1[5134] = 16'sb0011100001100111;\n  assign DirectLookupTable_1[5135] = 16'sb0011100001100110;\n  assign DirectLookupTable_1[5136] = 16'sb0011100001100110;\n  assign DirectLookupTable_1[5137] = 16'sb0011100001100101;\n  assign DirectLookupTable_1[5138] = 16'sb0011100001100100;\n  assign DirectLookupTable_1[5139] = 16'sb0011100001100011;\n  assign DirectLookupTable_1[5140] = 16'sb0011100001100011;\n  assign DirectLookupTable_1[5141] = 16'sb0011100001100010;\n  assign DirectLookupTable_1[5142] = 16'sb0011100001100001;\n  assign DirectLookupTable_1[5143] = 16'sb0011100001100000;\n  assign DirectLookupTable_1[5144] = 16'sb0011100001100000;\n  assign DirectLookupTable_1[5145] = 16'sb0011100001011111;\n  assign DirectLookupTable_1[5146] = 16'sb0011100001011110;\n  assign DirectLookupTable_1[5147] = 16'sb0011100001011101;\n  assign DirectLookupTable_1[5148] = 16'sb0011100001011101;\n  assign DirectLookupTable_1[5149] = 16'sb0011100001011100;\n  assign DirectLookupTable_1[5150] = 16'sb0011100001011011;\n  assign DirectLookupTable_1[5151] = 16'sb0011100001011010;\n  assign DirectLookupTable_1[5152] = 16'sb0011100001011010;\n  assign DirectLookupTable_1[5153] = 16'sb0011100001011001;\n  assign DirectLookupTable_1[5154] = 16'sb0011100001011000;\n  assign DirectLookupTable_1[5155] = 16'sb0011100001010111;\n  assign DirectLookupTable_1[5156] = 16'sb0011100001010111;\n  assign DirectLookupTable_1[5157] = 16'sb0011100001010110;\n  assign DirectLookupTable_1[5158] = 16'sb0011100001010101;\n  assign DirectLookupTable_1[5159] = 16'sb0011100001010100;\n  assign DirectLookupTable_1[5160] = 16'sb0011100001010100;\n  assign DirectLookupTable_1[5161] = 16'sb0011100001010011;\n  assign DirectLookupTable_1[5162] = 16'sb0011100001010010;\n  assign DirectLookupTable_1[5163] = 16'sb0011100001010001;\n  assign DirectLookupTable_1[5164] = 16'sb0011100001010001;\n  assign DirectLookupTable_1[5165] = 16'sb0011100001010000;\n  assign DirectLookupTable_1[5166] = 16'sb0011100001001111;\n  assign DirectLookupTable_1[5167] = 16'sb0011100001001110;\n  assign DirectLookupTable_1[5168] = 16'sb0011100001001110;\n  assign DirectLookupTable_1[5169] = 16'sb0011100001001101;\n  assign DirectLookupTable_1[5170] = 16'sb0011100001001100;\n  assign DirectLookupTable_1[5171] = 16'sb0011100001001011;\n  assign DirectLookupTable_1[5172] = 16'sb0011100001001011;\n  assign DirectLookupTable_1[5173] = 16'sb0011100001001010;\n  assign DirectLookupTable_1[5174] = 16'sb0011100001001001;\n  assign DirectLookupTable_1[5175] = 16'sb0011100001001000;\n  assign DirectLookupTable_1[5176] = 16'sb0011100001001000;\n  assign DirectLookupTable_1[5177] = 16'sb0011100001000111;\n  assign DirectLookupTable_1[5178] = 16'sb0011100001000110;\n  assign DirectLookupTable_1[5179] = 16'sb0011100001000101;\n  assign DirectLookupTable_1[5180] = 16'sb0011100001000101;\n  assign DirectLookupTable_1[5181] = 16'sb0011100001000100;\n  assign DirectLookupTable_1[5182] = 16'sb0011100001000011;\n  assign DirectLookupTable_1[5183] = 16'sb0011100001000010;\n  assign DirectLookupTable_1[5184] = 16'sb0011100001000010;\n  assign DirectLookupTable_1[5185] = 16'sb0011100001000001;\n  assign DirectLookupTable_1[5186] = 16'sb0011100001000000;\n  assign DirectLookupTable_1[5187] = 16'sb0011100000111111;\n  assign DirectLookupTable_1[5188] = 16'sb0011100000111111;\n  assign DirectLookupTable_1[5189] = 16'sb0011100000111110;\n  assign DirectLookupTable_1[5190] = 16'sb0011100000111101;\n  assign DirectLookupTable_1[5191] = 16'sb0011100000111100;\n  assign DirectLookupTable_1[5192] = 16'sb0011100000111100;\n  assign DirectLookupTable_1[5193] = 16'sb0011100000111011;\n  assign DirectLookupTable_1[5194] = 16'sb0011100000111010;\n  assign DirectLookupTable_1[5195] = 16'sb0011100000111001;\n  assign DirectLookupTable_1[5196] = 16'sb0011100000111001;\n  assign DirectLookupTable_1[5197] = 16'sb0011100000111000;\n  assign DirectLookupTable_1[5198] = 16'sb0011100000110111;\n  assign DirectLookupTable_1[5199] = 16'sb0011100000110110;\n  assign DirectLookupTable_1[5200] = 16'sb0011100000110110;\n  assign DirectLookupTable_1[5201] = 16'sb0011100000110101;\n  assign DirectLookupTable_1[5202] = 16'sb0011100000110100;\n  assign DirectLookupTable_1[5203] = 16'sb0011100000110011;\n  assign DirectLookupTable_1[5204] = 16'sb0011100000110011;\n  assign DirectLookupTable_1[5205] = 16'sb0011100000110010;\n  assign DirectLookupTable_1[5206] = 16'sb0011100000110001;\n  assign DirectLookupTable_1[5207] = 16'sb0011100000110000;\n  assign DirectLookupTable_1[5208] = 16'sb0011100000110000;\n  assign DirectLookupTable_1[5209] = 16'sb0011100000101111;\n  assign DirectLookupTable_1[5210] = 16'sb0011100000101110;\n  assign DirectLookupTable_1[5211] = 16'sb0011100000101101;\n  assign DirectLookupTable_1[5212] = 16'sb0011100000101101;\n  assign DirectLookupTable_1[5213] = 16'sb0011100000101100;\n  assign DirectLookupTable_1[5214] = 16'sb0011100000101011;\n  assign DirectLookupTable_1[5215] = 16'sb0011100000101010;\n  assign DirectLookupTable_1[5216] = 16'sb0011100000101010;\n  assign DirectLookupTable_1[5217] = 16'sb0011100000101001;\n  assign DirectLookupTable_1[5218] = 16'sb0011100000101000;\n  assign DirectLookupTable_1[5219] = 16'sb0011100000100111;\n  assign DirectLookupTable_1[5220] = 16'sb0011100000100111;\n  assign DirectLookupTable_1[5221] = 16'sb0011100000100110;\n  assign DirectLookupTable_1[5222] = 16'sb0011100000100101;\n  assign DirectLookupTable_1[5223] = 16'sb0011100000100100;\n  assign DirectLookupTable_1[5224] = 16'sb0011100000100100;\n  assign DirectLookupTable_1[5225] = 16'sb0011100000100011;\n  assign DirectLookupTable_1[5226] = 16'sb0011100000100010;\n  assign DirectLookupTable_1[5227] = 16'sb0011100000100001;\n  assign DirectLookupTable_1[5228] = 16'sb0011100000100001;\n  assign DirectLookupTable_1[5229] = 16'sb0011100000100000;\n  assign DirectLookupTable_1[5230] = 16'sb0011100000011111;\n  assign DirectLookupTable_1[5231] = 16'sb0011100000011110;\n  assign DirectLookupTable_1[5232] = 16'sb0011100000011110;\n  assign DirectLookupTable_1[5233] = 16'sb0011100000011101;\n  assign DirectLookupTable_1[5234] = 16'sb0011100000011100;\n  assign DirectLookupTable_1[5235] = 16'sb0011100000011011;\n  assign DirectLookupTable_1[5236] = 16'sb0011100000011011;\n  assign DirectLookupTable_1[5237] = 16'sb0011100000011010;\n  assign DirectLookupTable_1[5238] = 16'sb0011100000011001;\n  assign DirectLookupTable_1[5239] = 16'sb0011100000011000;\n  assign DirectLookupTable_1[5240] = 16'sb0011100000011000;\n  assign DirectLookupTable_1[5241] = 16'sb0011100000010111;\n  assign DirectLookupTable_1[5242] = 16'sb0011100000010110;\n  assign DirectLookupTable_1[5243] = 16'sb0011100000010101;\n  assign DirectLookupTable_1[5244] = 16'sb0011100000010101;\n  assign DirectLookupTable_1[5245] = 16'sb0011100000010100;\n  assign DirectLookupTable_1[5246] = 16'sb0011100000010011;\n  assign DirectLookupTable_1[5247] = 16'sb0011100000010010;\n  assign DirectLookupTable_1[5248] = 16'sb0011100000010010;\n  assign DirectLookupTable_1[5249] = 16'sb0011100000010001;\n  assign DirectLookupTable_1[5250] = 16'sb0011100000010000;\n  assign DirectLookupTable_1[5251] = 16'sb0011100000001111;\n  assign DirectLookupTable_1[5252] = 16'sb0011100000001111;\n  assign DirectLookupTable_1[5253] = 16'sb0011100000001110;\n  assign DirectLookupTable_1[5254] = 16'sb0011100000001101;\n  assign DirectLookupTable_1[5255] = 16'sb0011100000001100;\n  assign DirectLookupTable_1[5256] = 16'sb0011100000001011;\n  assign DirectLookupTable_1[5257] = 16'sb0011100000001011;\n  assign DirectLookupTable_1[5258] = 16'sb0011100000001010;\n  assign DirectLookupTable_1[5259] = 16'sb0011100000001001;\n  assign DirectLookupTable_1[5260] = 16'sb0011100000001000;\n  assign DirectLookupTable_1[5261] = 16'sb0011100000001000;\n  assign DirectLookupTable_1[5262] = 16'sb0011100000000111;\n  assign DirectLookupTable_1[5263] = 16'sb0011100000000110;\n  assign DirectLookupTable_1[5264] = 16'sb0011100000000101;\n  assign DirectLookupTable_1[5265] = 16'sb0011100000000101;\n  assign DirectLookupTable_1[5266] = 16'sb0011100000000100;\n  assign DirectLookupTable_1[5267] = 16'sb0011100000000011;\n  assign DirectLookupTable_1[5268] = 16'sb0011100000000010;\n  assign DirectLookupTable_1[5269] = 16'sb0011100000000010;\n  assign DirectLookupTable_1[5270] = 16'sb0011100000000001;\n  assign DirectLookupTable_1[5271] = 16'sb0011100000000000;\n  assign DirectLookupTable_1[5272] = 16'sb0011011111111111;\n  assign DirectLookupTable_1[5273] = 16'sb0011011111111111;\n  assign DirectLookupTable_1[5274] = 16'sb0011011111111110;\n  assign DirectLookupTable_1[5275] = 16'sb0011011111111101;\n  assign DirectLookupTable_1[5276] = 16'sb0011011111111100;\n  assign DirectLookupTable_1[5277] = 16'sb0011011111111100;\n  assign DirectLookupTable_1[5278] = 16'sb0011011111111011;\n  assign DirectLookupTable_1[5279] = 16'sb0011011111111010;\n  assign DirectLookupTable_1[5280] = 16'sb0011011111111001;\n  assign DirectLookupTable_1[5281] = 16'sb0011011111111000;\n  assign DirectLookupTable_1[5282] = 16'sb0011011111111000;\n  assign DirectLookupTable_1[5283] = 16'sb0011011111110111;\n  assign DirectLookupTable_1[5284] = 16'sb0011011111110110;\n  assign DirectLookupTable_1[5285] = 16'sb0011011111110101;\n  assign DirectLookupTable_1[5286] = 16'sb0011011111110101;\n  assign DirectLookupTable_1[5287] = 16'sb0011011111110100;\n  assign DirectLookupTable_1[5288] = 16'sb0011011111110011;\n  assign DirectLookupTable_1[5289] = 16'sb0011011111110010;\n  assign DirectLookupTable_1[5290] = 16'sb0011011111110010;\n  assign DirectLookupTable_1[5291] = 16'sb0011011111110001;\n  assign DirectLookupTable_1[5292] = 16'sb0011011111110000;\n  assign DirectLookupTable_1[5293] = 16'sb0011011111101111;\n  assign DirectLookupTable_1[5294] = 16'sb0011011111101111;\n  assign DirectLookupTable_1[5295] = 16'sb0011011111101110;\n  assign DirectLookupTable_1[5296] = 16'sb0011011111101101;\n  assign DirectLookupTable_1[5297] = 16'sb0011011111101100;\n  assign DirectLookupTable_1[5298] = 16'sb0011011111101011;\n  assign DirectLookupTable_1[5299] = 16'sb0011011111101011;\n  assign DirectLookupTable_1[5300] = 16'sb0011011111101010;\n  assign DirectLookupTable_1[5301] = 16'sb0011011111101001;\n  assign DirectLookupTable_1[5302] = 16'sb0011011111101000;\n  assign DirectLookupTable_1[5303] = 16'sb0011011111101000;\n  assign DirectLookupTable_1[5304] = 16'sb0011011111100111;\n  assign DirectLookupTable_1[5305] = 16'sb0011011111100110;\n  assign DirectLookupTable_1[5306] = 16'sb0011011111100101;\n  assign DirectLookupTable_1[5307] = 16'sb0011011111100101;\n  assign DirectLookupTable_1[5308] = 16'sb0011011111100100;\n  assign DirectLookupTable_1[5309] = 16'sb0011011111100011;\n  assign DirectLookupTable_1[5310] = 16'sb0011011111100010;\n  assign DirectLookupTable_1[5311] = 16'sb0011011111100010;\n  assign DirectLookupTable_1[5312] = 16'sb0011011111100001;\n  assign DirectLookupTable_1[5313] = 16'sb0011011111100000;\n  assign DirectLookupTable_1[5314] = 16'sb0011011111011111;\n  assign DirectLookupTable_1[5315] = 16'sb0011011111011110;\n  assign DirectLookupTable_1[5316] = 16'sb0011011111011110;\n  assign DirectLookupTable_1[5317] = 16'sb0011011111011101;\n  assign DirectLookupTable_1[5318] = 16'sb0011011111011100;\n  assign DirectLookupTable_1[5319] = 16'sb0011011111011011;\n  assign DirectLookupTable_1[5320] = 16'sb0011011111011011;\n  assign DirectLookupTable_1[5321] = 16'sb0011011111011010;\n  assign DirectLookupTable_1[5322] = 16'sb0011011111011001;\n  assign DirectLookupTable_1[5323] = 16'sb0011011111011000;\n  assign DirectLookupTable_1[5324] = 16'sb0011011111011000;\n  assign DirectLookupTable_1[5325] = 16'sb0011011111010111;\n  assign DirectLookupTable_1[5326] = 16'sb0011011111010110;\n  assign DirectLookupTable_1[5327] = 16'sb0011011111010101;\n  assign DirectLookupTable_1[5328] = 16'sb0011011111010101;\n  assign DirectLookupTable_1[5329] = 16'sb0011011111010100;\n  assign DirectLookupTable_1[5330] = 16'sb0011011111010011;\n  assign DirectLookupTable_1[5331] = 16'sb0011011111010010;\n  assign DirectLookupTable_1[5332] = 16'sb0011011111010001;\n  assign DirectLookupTable_1[5333] = 16'sb0011011111010001;\n  assign DirectLookupTable_1[5334] = 16'sb0011011111010000;\n  assign DirectLookupTable_1[5335] = 16'sb0011011111001111;\n  assign DirectLookupTable_1[5336] = 16'sb0011011111001110;\n  assign DirectLookupTable_1[5337] = 16'sb0011011111001110;\n  assign DirectLookupTable_1[5338] = 16'sb0011011111001101;\n  assign DirectLookupTable_1[5339] = 16'sb0011011111001100;\n  assign DirectLookupTable_1[5340] = 16'sb0011011111001011;\n  assign DirectLookupTable_1[5341] = 16'sb0011011111001011;\n  assign DirectLookupTable_1[5342] = 16'sb0011011111001010;\n  assign DirectLookupTable_1[5343] = 16'sb0011011111001001;\n  assign DirectLookupTable_1[5344] = 16'sb0011011111001000;\n  assign DirectLookupTable_1[5345] = 16'sb0011011111000111;\n  assign DirectLookupTable_1[5346] = 16'sb0011011111000111;\n  assign DirectLookupTable_1[5347] = 16'sb0011011111000110;\n  assign DirectLookupTable_1[5348] = 16'sb0011011111000101;\n  assign DirectLookupTable_1[5349] = 16'sb0011011111000100;\n  assign DirectLookupTable_1[5350] = 16'sb0011011111000100;\n  assign DirectLookupTable_1[5351] = 16'sb0011011111000011;\n  assign DirectLookupTable_1[5352] = 16'sb0011011111000010;\n  assign DirectLookupTable_1[5353] = 16'sb0011011111000001;\n  assign DirectLookupTable_1[5354] = 16'sb0011011111000001;\n  assign DirectLookupTable_1[5355] = 16'sb0011011111000000;\n  assign DirectLookupTable_1[5356] = 16'sb0011011110111111;\n  assign DirectLookupTable_1[5357] = 16'sb0011011110111110;\n  assign DirectLookupTable_1[5358] = 16'sb0011011110111101;\n  assign DirectLookupTable_1[5359] = 16'sb0011011110111101;\n  assign DirectLookupTable_1[5360] = 16'sb0011011110111100;\n  assign DirectLookupTable_1[5361] = 16'sb0011011110111011;\n  assign DirectLookupTable_1[5362] = 16'sb0011011110111010;\n  assign DirectLookupTable_1[5363] = 16'sb0011011110111010;\n  assign DirectLookupTable_1[5364] = 16'sb0011011110111001;\n  assign DirectLookupTable_1[5365] = 16'sb0011011110111000;\n  assign DirectLookupTable_1[5366] = 16'sb0011011110110111;\n  assign DirectLookupTable_1[5367] = 16'sb0011011110110110;\n  assign DirectLookupTable_1[5368] = 16'sb0011011110110110;\n  assign DirectLookupTable_1[5369] = 16'sb0011011110110101;\n  assign DirectLookupTable_1[5370] = 16'sb0011011110110100;\n  assign DirectLookupTable_1[5371] = 16'sb0011011110110011;\n  assign DirectLookupTable_1[5372] = 16'sb0011011110110011;\n  assign DirectLookupTable_1[5373] = 16'sb0011011110110010;\n  assign DirectLookupTable_1[5374] = 16'sb0011011110110001;\n  assign DirectLookupTable_1[5375] = 16'sb0011011110110000;\n  assign DirectLookupTable_1[5376] = 16'sb0011011110110000;\n  assign DirectLookupTable_1[5377] = 16'sb0011011110101111;\n  assign DirectLookupTable_1[5378] = 16'sb0011011110101110;\n  assign DirectLookupTable_1[5379] = 16'sb0011011110101101;\n  assign DirectLookupTable_1[5380] = 16'sb0011011110101100;\n  assign DirectLookupTable_1[5381] = 16'sb0011011110101100;\n  assign DirectLookupTable_1[5382] = 16'sb0011011110101011;\n  assign DirectLookupTable_1[5383] = 16'sb0011011110101010;\n  assign DirectLookupTable_1[5384] = 16'sb0011011110101001;\n  assign DirectLookupTable_1[5385] = 16'sb0011011110101001;\n  assign DirectLookupTable_1[5386] = 16'sb0011011110101000;\n  assign DirectLookupTable_1[5387] = 16'sb0011011110100111;\n  assign DirectLookupTable_1[5388] = 16'sb0011011110100110;\n  assign DirectLookupTable_1[5389] = 16'sb0011011110100101;\n  assign DirectLookupTable_1[5390] = 16'sb0011011110100101;\n  assign DirectLookupTable_1[5391] = 16'sb0011011110100100;\n  assign DirectLookupTable_1[5392] = 16'sb0011011110100011;\n  assign DirectLookupTable_1[5393] = 16'sb0011011110100010;\n  assign DirectLookupTable_1[5394] = 16'sb0011011110100010;\n  assign DirectLookupTable_1[5395] = 16'sb0011011110100001;\n  assign DirectLookupTable_1[5396] = 16'sb0011011110100000;\n  assign DirectLookupTable_1[5397] = 16'sb0011011110011111;\n  assign DirectLookupTable_1[5398] = 16'sb0011011110011110;\n  assign DirectLookupTable_1[5399] = 16'sb0011011110011110;\n  assign DirectLookupTable_1[5400] = 16'sb0011011110011101;\n  assign DirectLookupTable_1[5401] = 16'sb0011011110011100;\n  assign DirectLookupTable_1[5402] = 16'sb0011011110011011;\n  assign DirectLookupTable_1[5403] = 16'sb0011011110011011;\n  assign DirectLookupTable_1[5404] = 16'sb0011011110011010;\n  assign DirectLookupTable_1[5405] = 16'sb0011011110011001;\n  assign DirectLookupTable_1[5406] = 16'sb0011011110011000;\n  assign DirectLookupTable_1[5407] = 16'sb0011011110010111;\n  assign DirectLookupTable_1[5408] = 16'sb0011011110010111;\n  assign DirectLookupTable_1[5409] = 16'sb0011011110010110;\n  assign DirectLookupTable_1[5410] = 16'sb0011011110010101;\n  assign DirectLookupTable_1[5411] = 16'sb0011011110010100;\n  assign DirectLookupTable_1[5412] = 16'sb0011011110010100;\n  assign DirectLookupTable_1[5413] = 16'sb0011011110010011;\n  assign DirectLookupTable_1[5414] = 16'sb0011011110010010;\n  assign DirectLookupTable_1[5415] = 16'sb0011011110010001;\n  assign DirectLookupTable_1[5416] = 16'sb0011011110010000;\n  assign DirectLookupTable_1[5417] = 16'sb0011011110010000;\n  assign DirectLookupTable_1[5418] = 16'sb0011011110001111;\n  assign DirectLookupTable_1[5419] = 16'sb0011011110001110;\n  assign DirectLookupTable_1[5420] = 16'sb0011011110001101;\n  assign DirectLookupTable_1[5421] = 16'sb0011011110001101;\n  assign DirectLookupTable_1[5422] = 16'sb0011011110001100;\n  assign DirectLookupTable_1[5423] = 16'sb0011011110001011;\n  assign DirectLookupTable_1[5424] = 16'sb0011011110001010;\n  assign DirectLookupTable_1[5425] = 16'sb0011011110001001;\n  assign DirectLookupTable_1[5426] = 16'sb0011011110001001;\n  assign DirectLookupTable_1[5427] = 16'sb0011011110001000;\n  assign DirectLookupTable_1[5428] = 16'sb0011011110000111;\n  assign DirectLookupTable_1[5429] = 16'sb0011011110000110;\n  assign DirectLookupTable_1[5430] = 16'sb0011011110000110;\n  assign DirectLookupTable_1[5431] = 16'sb0011011110000101;\n  assign DirectLookupTable_1[5432] = 16'sb0011011110000100;\n  assign DirectLookupTable_1[5433] = 16'sb0011011110000011;\n  assign DirectLookupTable_1[5434] = 16'sb0011011110000010;\n  assign DirectLookupTable_1[5435] = 16'sb0011011110000010;\n  assign DirectLookupTable_1[5436] = 16'sb0011011110000001;\n  assign DirectLookupTable_1[5437] = 16'sb0011011110000000;\n  assign DirectLookupTable_1[5438] = 16'sb0011011101111111;\n  assign DirectLookupTable_1[5439] = 16'sb0011011101111110;\n  assign DirectLookupTable_1[5440] = 16'sb0011011101111110;\n  assign DirectLookupTable_1[5441] = 16'sb0011011101111101;\n  assign DirectLookupTable_1[5442] = 16'sb0011011101111100;\n  assign DirectLookupTable_1[5443] = 16'sb0011011101111011;\n  assign DirectLookupTable_1[5444] = 16'sb0011011101111011;\n  assign DirectLookupTable_1[5445] = 16'sb0011011101111010;\n  assign DirectLookupTable_1[5446] = 16'sb0011011101111001;\n  assign DirectLookupTable_1[5447] = 16'sb0011011101111000;\n  assign DirectLookupTable_1[5448] = 16'sb0011011101110111;\n  assign DirectLookupTable_1[5449] = 16'sb0011011101110111;\n  assign DirectLookupTable_1[5450] = 16'sb0011011101110110;\n  assign DirectLookupTable_1[5451] = 16'sb0011011101110101;\n  assign DirectLookupTable_1[5452] = 16'sb0011011101110100;\n  assign DirectLookupTable_1[5453] = 16'sb0011011101110100;\n  assign DirectLookupTable_1[5454] = 16'sb0011011101110011;\n  assign DirectLookupTable_1[5455] = 16'sb0011011101110010;\n  assign DirectLookupTable_1[5456] = 16'sb0011011101110001;\n  assign DirectLookupTable_1[5457] = 16'sb0011011101110000;\n  assign DirectLookupTable_1[5458] = 16'sb0011011101110000;\n  assign DirectLookupTable_1[5459] = 16'sb0011011101101111;\n  assign DirectLookupTable_1[5460] = 16'sb0011011101101110;\n  assign DirectLookupTable_1[5461] = 16'sb0011011101101101;\n  assign DirectLookupTable_1[5462] = 16'sb0011011101101100;\n  assign DirectLookupTable_1[5463] = 16'sb0011011101101100;\n  assign DirectLookupTable_1[5464] = 16'sb0011011101101011;\n  assign DirectLookupTable_1[5465] = 16'sb0011011101101010;\n  assign DirectLookupTable_1[5466] = 16'sb0011011101101001;\n  assign DirectLookupTable_1[5467] = 16'sb0011011101101001;\n  assign DirectLookupTable_1[5468] = 16'sb0011011101101000;\n  assign DirectLookupTable_1[5469] = 16'sb0011011101100111;\n  assign DirectLookupTable_1[5470] = 16'sb0011011101100110;\n  assign DirectLookupTable_1[5471] = 16'sb0011011101100101;\n  assign DirectLookupTable_1[5472] = 16'sb0011011101100101;\n  assign DirectLookupTable_1[5473] = 16'sb0011011101100100;\n  assign DirectLookupTable_1[5474] = 16'sb0011011101100011;\n  assign DirectLookupTable_1[5475] = 16'sb0011011101100010;\n  assign DirectLookupTable_1[5476] = 16'sb0011011101100001;\n  assign DirectLookupTable_1[5477] = 16'sb0011011101100001;\n  assign DirectLookupTable_1[5478] = 16'sb0011011101100000;\n  assign DirectLookupTable_1[5479] = 16'sb0011011101011111;\n  assign DirectLookupTable_1[5480] = 16'sb0011011101011110;\n  assign DirectLookupTable_1[5481] = 16'sb0011011101011101;\n  assign DirectLookupTable_1[5482] = 16'sb0011011101011101;\n  assign DirectLookupTable_1[5483] = 16'sb0011011101011100;\n  assign DirectLookupTable_1[5484] = 16'sb0011011101011011;\n  assign DirectLookupTable_1[5485] = 16'sb0011011101011010;\n  assign DirectLookupTable_1[5486] = 16'sb0011011101011010;\n  assign DirectLookupTable_1[5487] = 16'sb0011011101011001;\n  assign DirectLookupTable_1[5488] = 16'sb0011011101011000;\n  assign DirectLookupTable_1[5489] = 16'sb0011011101010111;\n  assign DirectLookupTable_1[5490] = 16'sb0011011101010110;\n  assign DirectLookupTable_1[5491] = 16'sb0011011101010110;\n  assign DirectLookupTable_1[5492] = 16'sb0011011101010101;\n  assign DirectLookupTable_1[5493] = 16'sb0011011101010100;\n  assign DirectLookupTable_1[5494] = 16'sb0011011101010011;\n  assign DirectLookupTable_1[5495] = 16'sb0011011101010010;\n  assign DirectLookupTable_1[5496] = 16'sb0011011101010010;\n  assign DirectLookupTable_1[5497] = 16'sb0011011101010001;\n  assign DirectLookupTable_1[5498] = 16'sb0011011101010000;\n  assign DirectLookupTable_1[5499] = 16'sb0011011101001111;\n  assign DirectLookupTable_1[5500] = 16'sb0011011101001110;\n  assign DirectLookupTable_1[5501] = 16'sb0011011101001110;\n  assign DirectLookupTable_1[5502] = 16'sb0011011101001101;\n  assign DirectLookupTable_1[5503] = 16'sb0011011101001100;\n  assign DirectLookupTable_1[5504] = 16'sb0011011101001011;\n  assign DirectLookupTable_1[5505] = 16'sb0011011101001011;\n  assign DirectLookupTable_1[5506] = 16'sb0011011101001010;\n  assign DirectLookupTable_1[5507] = 16'sb0011011101001001;\n  assign DirectLookupTable_1[5508] = 16'sb0011011101001000;\n  assign DirectLookupTable_1[5509] = 16'sb0011011101000111;\n  assign DirectLookupTable_1[5510] = 16'sb0011011101000111;\n  assign DirectLookupTable_1[5511] = 16'sb0011011101000110;\n  assign DirectLookupTable_1[5512] = 16'sb0011011101000101;\n  assign DirectLookupTable_1[5513] = 16'sb0011011101000100;\n  assign DirectLookupTable_1[5514] = 16'sb0011011101000011;\n  assign DirectLookupTable_1[5515] = 16'sb0011011101000011;\n  assign DirectLookupTable_1[5516] = 16'sb0011011101000010;\n  assign DirectLookupTable_1[5517] = 16'sb0011011101000001;\n  assign DirectLookupTable_1[5518] = 16'sb0011011101000000;\n  assign DirectLookupTable_1[5519] = 16'sb0011011100111111;\n  assign DirectLookupTable_1[5520] = 16'sb0011011100111111;\n  assign DirectLookupTable_1[5521] = 16'sb0011011100111110;\n  assign DirectLookupTable_1[5522] = 16'sb0011011100111101;\n  assign DirectLookupTable_1[5523] = 16'sb0011011100111100;\n  assign DirectLookupTable_1[5524] = 16'sb0011011100111011;\n  assign DirectLookupTable_1[5525] = 16'sb0011011100111011;\n  assign DirectLookupTable_1[5526] = 16'sb0011011100111010;\n  assign DirectLookupTable_1[5527] = 16'sb0011011100111001;\n  assign DirectLookupTable_1[5528] = 16'sb0011011100111000;\n  assign DirectLookupTable_1[5529] = 16'sb0011011100111000;\n  assign DirectLookupTable_1[5530] = 16'sb0011011100110111;\n  assign DirectLookupTable_1[5531] = 16'sb0011011100110110;\n  assign DirectLookupTable_1[5532] = 16'sb0011011100110101;\n  assign DirectLookupTable_1[5533] = 16'sb0011011100110100;\n  assign DirectLookupTable_1[5534] = 16'sb0011011100110100;\n  assign DirectLookupTable_1[5535] = 16'sb0011011100110011;\n  assign DirectLookupTable_1[5536] = 16'sb0011011100110010;\n  assign DirectLookupTable_1[5537] = 16'sb0011011100110001;\n  assign DirectLookupTable_1[5538] = 16'sb0011011100110000;\n  assign DirectLookupTable_1[5539] = 16'sb0011011100110000;\n  assign DirectLookupTable_1[5540] = 16'sb0011011100101111;\n  assign DirectLookupTable_1[5541] = 16'sb0011011100101110;\n  assign DirectLookupTable_1[5542] = 16'sb0011011100101101;\n  assign DirectLookupTable_1[5543] = 16'sb0011011100101100;\n  assign DirectLookupTable_1[5544] = 16'sb0011011100101100;\n  assign DirectLookupTable_1[5545] = 16'sb0011011100101011;\n  assign DirectLookupTable_1[5546] = 16'sb0011011100101010;\n  assign DirectLookupTable_1[5547] = 16'sb0011011100101001;\n  assign DirectLookupTable_1[5548] = 16'sb0011011100101000;\n  assign DirectLookupTable_1[5549] = 16'sb0011011100101000;\n  assign DirectLookupTable_1[5550] = 16'sb0011011100100111;\n  assign DirectLookupTable_1[5551] = 16'sb0011011100100110;\n  assign DirectLookupTable_1[5552] = 16'sb0011011100100101;\n  assign DirectLookupTable_1[5553] = 16'sb0011011100100100;\n  assign DirectLookupTable_1[5554] = 16'sb0011011100100100;\n  assign DirectLookupTable_1[5555] = 16'sb0011011100100011;\n  assign DirectLookupTable_1[5556] = 16'sb0011011100100010;\n  assign DirectLookupTable_1[5557] = 16'sb0011011100100001;\n  assign DirectLookupTable_1[5558] = 16'sb0011011100100000;\n  assign DirectLookupTable_1[5559] = 16'sb0011011100100000;\n  assign DirectLookupTable_1[5560] = 16'sb0011011100011111;\n  assign DirectLookupTable_1[5561] = 16'sb0011011100011110;\n  assign DirectLookupTable_1[5562] = 16'sb0011011100011101;\n  assign DirectLookupTable_1[5563] = 16'sb0011011100011100;\n  assign DirectLookupTable_1[5564] = 16'sb0011011100011100;\n  assign DirectLookupTable_1[5565] = 16'sb0011011100011011;\n  assign DirectLookupTable_1[5566] = 16'sb0011011100011010;\n  assign DirectLookupTable_1[5567] = 16'sb0011011100011001;\n  assign DirectLookupTable_1[5568] = 16'sb0011011100011000;\n  assign DirectLookupTable_1[5569] = 16'sb0011011100011000;\n  assign DirectLookupTable_1[5570] = 16'sb0011011100010111;\n  assign DirectLookupTable_1[5571] = 16'sb0011011100010110;\n  assign DirectLookupTable_1[5572] = 16'sb0011011100010101;\n  assign DirectLookupTable_1[5573] = 16'sb0011011100010100;\n  assign DirectLookupTable_1[5574] = 16'sb0011011100010100;\n  assign DirectLookupTable_1[5575] = 16'sb0011011100010011;\n  assign DirectLookupTable_1[5576] = 16'sb0011011100010010;\n  assign DirectLookupTable_1[5577] = 16'sb0011011100010001;\n  assign DirectLookupTable_1[5578] = 16'sb0011011100010000;\n  assign DirectLookupTable_1[5579] = 16'sb0011011100010000;\n  assign DirectLookupTable_1[5580] = 16'sb0011011100001111;\n  assign DirectLookupTable_1[5581] = 16'sb0011011100001110;\n  assign DirectLookupTable_1[5582] = 16'sb0011011100001101;\n  assign DirectLookupTable_1[5583] = 16'sb0011011100001100;\n  assign DirectLookupTable_1[5584] = 16'sb0011011100001100;\n  assign DirectLookupTable_1[5585] = 16'sb0011011100001011;\n  assign DirectLookupTable_1[5586] = 16'sb0011011100001010;\n  assign DirectLookupTable_1[5587] = 16'sb0011011100001001;\n  assign DirectLookupTable_1[5588] = 16'sb0011011100001000;\n  assign DirectLookupTable_1[5589] = 16'sb0011011100001000;\n  assign DirectLookupTable_1[5590] = 16'sb0011011100000111;\n  assign DirectLookupTable_1[5591] = 16'sb0011011100000110;\n  assign DirectLookupTable_1[5592] = 16'sb0011011100000101;\n  assign DirectLookupTable_1[5593] = 16'sb0011011100000100;\n  assign DirectLookupTable_1[5594] = 16'sb0011011100000100;\n  assign DirectLookupTable_1[5595] = 16'sb0011011100000011;\n  assign DirectLookupTable_1[5596] = 16'sb0011011100000010;\n  assign DirectLookupTable_1[5597] = 16'sb0011011100000001;\n  assign DirectLookupTable_1[5598] = 16'sb0011011100000000;\n  assign DirectLookupTable_1[5599] = 16'sb0011011100000000;\n  assign DirectLookupTable_1[5600] = 16'sb0011011011111111;\n  assign DirectLookupTable_1[5601] = 16'sb0011011011111110;\n  assign DirectLookupTable_1[5602] = 16'sb0011011011111101;\n  assign DirectLookupTable_1[5603] = 16'sb0011011011111100;\n  assign DirectLookupTable_1[5604] = 16'sb0011011011111100;\n  assign DirectLookupTable_1[5605] = 16'sb0011011011111011;\n  assign DirectLookupTable_1[5606] = 16'sb0011011011111010;\n  assign DirectLookupTable_1[5607] = 16'sb0011011011111001;\n  assign DirectLookupTable_1[5608] = 16'sb0011011011111000;\n  assign DirectLookupTable_1[5609] = 16'sb0011011011111000;\n  assign DirectLookupTable_1[5610] = 16'sb0011011011110111;\n  assign DirectLookupTable_1[5611] = 16'sb0011011011110110;\n  assign DirectLookupTable_1[5612] = 16'sb0011011011110101;\n  assign DirectLookupTable_1[5613] = 16'sb0011011011110100;\n  assign DirectLookupTable_1[5614] = 16'sb0011011011110100;\n  assign DirectLookupTable_1[5615] = 16'sb0011011011110011;\n  assign DirectLookupTable_1[5616] = 16'sb0011011011110010;\n  assign DirectLookupTable_1[5617] = 16'sb0011011011110001;\n  assign DirectLookupTable_1[5618] = 16'sb0011011011110000;\n  assign DirectLookupTable_1[5619] = 16'sb0011011011110000;\n  assign DirectLookupTable_1[5620] = 16'sb0011011011101111;\n  assign DirectLookupTable_1[5621] = 16'sb0011011011101110;\n  assign DirectLookupTable_1[5622] = 16'sb0011011011101101;\n  assign DirectLookupTable_1[5623] = 16'sb0011011011101100;\n  assign DirectLookupTable_1[5624] = 16'sb0011011011101011;\n  assign DirectLookupTable_1[5625] = 16'sb0011011011101011;\n  assign DirectLookupTable_1[5626] = 16'sb0011011011101010;\n  assign DirectLookupTable_1[5627] = 16'sb0011011011101001;\n  assign DirectLookupTable_1[5628] = 16'sb0011011011101000;\n  assign DirectLookupTable_1[5629] = 16'sb0011011011100111;\n  assign DirectLookupTable_1[5630] = 16'sb0011011011100111;\n  assign DirectLookupTable_1[5631] = 16'sb0011011011100110;\n  assign DirectLookupTable_1[5632] = 16'sb0011011011100101;\n  assign DirectLookupTable_1[5633] = 16'sb0011011011100100;\n  assign DirectLookupTable_1[5634] = 16'sb0011011011100011;\n  assign DirectLookupTable_1[5635] = 16'sb0011011011100011;\n  assign DirectLookupTable_1[5636] = 16'sb0011011011100010;\n  assign DirectLookupTable_1[5637] = 16'sb0011011011100001;\n  assign DirectLookupTable_1[5638] = 16'sb0011011011100000;\n  assign DirectLookupTable_1[5639] = 16'sb0011011011011111;\n  assign DirectLookupTable_1[5640] = 16'sb0011011011011111;\n  assign DirectLookupTable_1[5641] = 16'sb0011011011011110;\n  assign DirectLookupTable_1[5642] = 16'sb0011011011011101;\n  assign DirectLookupTable_1[5643] = 16'sb0011011011011100;\n  assign DirectLookupTable_1[5644] = 16'sb0011011011011011;\n  assign DirectLookupTable_1[5645] = 16'sb0011011011011011;\n  assign DirectLookupTable_1[5646] = 16'sb0011011011011010;\n  assign DirectLookupTable_1[5647] = 16'sb0011011011011001;\n  assign DirectLookupTable_1[5648] = 16'sb0011011011011000;\n  assign DirectLookupTable_1[5649] = 16'sb0011011011010111;\n  assign DirectLookupTable_1[5650] = 16'sb0011011011010110;\n  assign DirectLookupTable_1[5651] = 16'sb0011011011010110;\n  assign DirectLookupTable_1[5652] = 16'sb0011011011010101;\n  assign DirectLookupTable_1[5653] = 16'sb0011011011010100;\n  assign DirectLookupTable_1[5654] = 16'sb0011011011010011;\n  assign DirectLookupTable_1[5655] = 16'sb0011011011010010;\n  assign DirectLookupTable_1[5656] = 16'sb0011011011010010;\n  assign DirectLookupTable_1[5657] = 16'sb0011011011010001;\n  assign DirectLookupTable_1[5658] = 16'sb0011011011010000;\n  assign DirectLookupTable_1[5659] = 16'sb0011011011001111;\n  assign DirectLookupTable_1[5660] = 16'sb0011011011001110;\n  assign DirectLookupTable_1[5661] = 16'sb0011011011001110;\n  assign DirectLookupTable_1[5662] = 16'sb0011011011001101;\n  assign DirectLookupTable_1[5663] = 16'sb0011011011001100;\n  assign DirectLookupTable_1[5664] = 16'sb0011011011001011;\n  assign DirectLookupTable_1[5665] = 16'sb0011011011001010;\n  assign DirectLookupTable_1[5666] = 16'sb0011011011001001;\n  assign DirectLookupTable_1[5667] = 16'sb0011011011001001;\n  assign DirectLookupTable_1[5668] = 16'sb0011011011001000;\n  assign DirectLookupTable_1[5669] = 16'sb0011011011000111;\n  assign DirectLookupTable_1[5670] = 16'sb0011011011000110;\n  assign DirectLookupTable_1[5671] = 16'sb0011011011000101;\n  assign DirectLookupTable_1[5672] = 16'sb0011011011000101;\n  assign DirectLookupTable_1[5673] = 16'sb0011011011000100;\n  assign DirectLookupTable_1[5674] = 16'sb0011011011000011;\n  assign DirectLookupTable_1[5675] = 16'sb0011011011000010;\n  assign DirectLookupTable_1[5676] = 16'sb0011011011000001;\n  assign DirectLookupTable_1[5677] = 16'sb0011011011000001;\n  assign DirectLookupTable_1[5678] = 16'sb0011011011000000;\n  assign DirectLookupTable_1[5679] = 16'sb0011011010111111;\n  assign DirectLookupTable_1[5680] = 16'sb0011011010111110;\n  assign DirectLookupTable_1[5681] = 16'sb0011011010111101;\n  assign DirectLookupTable_1[5682] = 16'sb0011011010111100;\n  assign DirectLookupTable_1[5683] = 16'sb0011011010111100;\n  assign DirectLookupTable_1[5684] = 16'sb0011011010111011;\n  assign DirectLookupTable_1[5685] = 16'sb0011011010111010;\n  assign DirectLookupTable_1[5686] = 16'sb0011011010111001;\n  assign DirectLookupTable_1[5687] = 16'sb0011011010111000;\n  assign DirectLookupTable_1[5688] = 16'sb0011011010111000;\n  assign DirectLookupTable_1[5689] = 16'sb0011011010110111;\n  assign DirectLookupTable_1[5690] = 16'sb0011011010110110;\n  assign DirectLookupTable_1[5691] = 16'sb0011011010110101;\n  assign DirectLookupTable_1[5692] = 16'sb0011011010110100;\n  assign DirectLookupTable_1[5693] = 16'sb0011011010110100;\n  assign DirectLookupTable_1[5694] = 16'sb0011011010110011;\n  assign DirectLookupTable_1[5695] = 16'sb0011011010110010;\n  assign DirectLookupTable_1[5696] = 16'sb0011011010110001;\n  assign DirectLookupTable_1[5697] = 16'sb0011011010110000;\n  assign DirectLookupTable_1[5698] = 16'sb0011011010101111;\n  assign DirectLookupTable_1[5699] = 16'sb0011011010101111;\n  assign DirectLookupTable_1[5700] = 16'sb0011011010101110;\n  assign DirectLookupTable_1[5701] = 16'sb0011011010101101;\n  assign DirectLookupTable_1[5702] = 16'sb0011011010101100;\n  assign DirectLookupTable_1[5703] = 16'sb0011011010101011;\n  assign DirectLookupTable_1[5704] = 16'sb0011011010101011;\n  assign DirectLookupTable_1[5705] = 16'sb0011011010101010;\n  assign DirectLookupTable_1[5706] = 16'sb0011011010101001;\n  assign DirectLookupTable_1[5707] = 16'sb0011011010101000;\n  assign DirectLookupTable_1[5708] = 16'sb0011011010100111;\n  assign DirectLookupTable_1[5709] = 16'sb0011011010100110;\n  assign DirectLookupTable_1[5710] = 16'sb0011011010100110;\n  assign DirectLookupTable_1[5711] = 16'sb0011011010100101;\n  assign DirectLookupTable_1[5712] = 16'sb0011011010100100;\n  assign DirectLookupTable_1[5713] = 16'sb0011011010100011;\n  assign DirectLookupTable_1[5714] = 16'sb0011011010100010;\n  assign DirectLookupTable_1[5715] = 16'sb0011011010100010;\n  assign DirectLookupTable_1[5716] = 16'sb0011011010100001;\n  assign DirectLookupTable_1[5717] = 16'sb0011011010100000;\n  assign DirectLookupTable_1[5718] = 16'sb0011011010011111;\n  assign DirectLookupTable_1[5719] = 16'sb0011011010011110;\n  assign DirectLookupTable_1[5720] = 16'sb0011011010011101;\n  assign DirectLookupTable_1[5721] = 16'sb0011011010011101;\n  assign DirectLookupTable_1[5722] = 16'sb0011011010011100;\n  assign DirectLookupTable_1[5723] = 16'sb0011011010011011;\n  assign DirectLookupTable_1[5724] = 16'sb0011011010011010;\n  assign DirectLookupTable_1[5725] = 16'sb0011011010011001;\n  assign DirectLookupTable_1[5726] = 16'sb0011011010011001;\n  assign DirectLookupTable_1[5727] = 16'sb0011011010011000;\n  assign DirectLookupTable_1[5728] = 16'sb0011011010010111;\n  assign DirectLookupTable_1[5729] = 16'sb0011011010010110;\n  assign DirectLookupTable_1[5730] = 16'sb0011011010010101;\n  assign DirectLookupTable_1[5731] = 16'sb0011011010010100;\n  assign DirectLookupTable_1[5732] = 16'sb0011011010010100;\n  assign DirectLookupTable_1[5733] = 16'sb0011011010010011;\n  assign DirectLookupTable_1[5734] = 16'sb0011011010010010;\n  assign DirectLookupTable_1[5735] = 16'sb0011011010010001;\n  assign DirectLookupTable_1[5736] = 16'sb0011011010010000;\n  assign DirectLookupTable_1[5737] = 16'sb0011011010010000;\n  assign DirectLookupTable_1[5738] = 16'sb0011011010001111;\n  assign DirectLookupTable_1[5739] = 16'sb0011011010001110;\n  assign DirectLookupTable_1[5740] = 16'sb0011011010001101;\n  assign DirectLookupTable_1[5741] = 16'sb0011011010001100;\n  assign DirectLookupTable_1[5742] = 16'sb0011011010001011;\n  assign DirectLookupTable_1[5743] = 16'sb0011011010001011;\n  assign DirectLookupTable_1[5744] = 16'sb0011011010001010;\n  assign DirectLookupTable_1[5745] = 16'sb0011011010001001;\n  assign DirectLookupTable_1[5746] = 16'sb0011011010001000;\n  assign DirectLookupTable_1[5747] = 16'sb0011011010000111;\n  assign DirectLookupTable_1[5748] = 16'sb0011011010000110;\n  assign DirectLookupTable_1[5749] = 16'sb0011011010000110;\n  assign DirectLookupTable_1[5750] = 16'sb0011011010000101;\n  assign DirectLookupTable_1[5751] = 16'sb0011011010000100;\n  assign DirectLookupTable_1[5752] = 16'sb0011011010000011;\n  assign DirectLookupTable_1[5753] = 16'sb0011011010000010;\n  assign DirectLookupTable_1[5754] = 16'sb0011011010000010;\n  assign DirectLookupTable_1[5755] = 16'sb0011011010000001;\n  assign DirectLookupTable_1[5756] = 16'sb0011011010000000;\n  assign DirectLookupTable_1[5757] = 16'sb0011011001111111;\n  assign DirectLookupTable_1[5758] = 16'sb0011011001111110;\n  assign DirectLookupTable_1[5759] = 16'sb0011011001111101;\n  assign DirectLookupTable_1[5760] = 16'sb0011011001111101;\n  assign DirectLookupTable_1[5761] = 16'sb0011011001111100;\n  assign DirectLookupTable_1[5762] = 16'sb0011011001111011;\n  assign DirectLookupTable_1[5763] = 16'sb0011011001111010;\n  assign DirectLookupTable_1[5764] = 16'sb0011011001111001;\n  assign DirectLookupTable_1[5765] = 16'sb0011011001111000;\n  assign DirectLookupTable_1[5766] = 16'sb0011011001111000;\n  assign DirectLookupTable_1[5767] = 16'sb0011011001110111;\n  assign DirectLookupTable_1[5768] = 16'sb0011011001110110;\n  assign DirectLookupTable_1[5769] = 16'sb0011011001110101;\n  assign DirectLookupTable_1[5770] = 16'sb0011011001110100;\n  assign DirectLookupTable_1[5771] = 16'sb0011011001110100;\n  assign DirectLookupTable_1[5772] = 16'sb0011011001110011;\n  assign DirectLookupTable_1[5773] = 16'sb0011011001110010;\n  assign DirectLookupTable_1[5774] = 16'sb0011011001110001;\n  assign DirectLookupTable_1[5775] = 16'sb0011011001110000;\n  assign DirectLookupTable_1[5776] = 16'sb0011011001101111;\n  assign DirectLookupTable_1[5777] = 16'sb0011011001101111;\n  assign DirectLookupTable_1[5778] = 16'sb0011011001101110;\n  assign DirectLookupTable_1[5779] = 16'sb0011011001101101;\n  assign DirectLookupTable_1[5780] = 16'sb0011011001101100;\n  assign DirectLookupTable_1[5781] = 16'sb0011011001101011;\n  assign DirectLookupTable_1[5782] = 16'sb0011011001101010;\n  assign DirectLookupTable_1[5783] = 16'sb0011011001101010;\n  assign DirectLookupTable_1[5784] = 16'sb0011011001101001;\n  assign DirectLookupTable_1[5785] = 16'sb0011011001101000;\n  assign DirectLookupTable_1[5786] = 16'sb0011011001100111;\n  assign DirectLookupTable_1[5787] = 16'sb0011011001100110;\n  assign DirectLookupTable_1[5788] = 16'sb0011011001100101;\n  assign DirectLookupTable_1[5789] = 16'sb0011011001100101;\n  assign DirectLookupTable_1[5790] = 16'sb0011011001100100;\n  assign DirectLookupTable_1[5791] = 16'sb0011011001100011;\n  assign DirectLookupTable_1[5792] = 16'sb0011011001100010;\n  assign DirectLookupTable_1[5793] = 16'sb0011011001100001;\n  assign DirectLookupTable_1[5794] = 16'sb0011011001100001;\n  assign DirectLookupTable_1[5795] = 16'sb0011011001100000;\n  assign DirectLookupTable_1[5796] = 16'sb0011011001011111;\n  assign DirectLookupTable_1[5797] = 16'sb0011011001011110;\n  assign DirectLookupTable_1[5798] = 16'sb0011011001011101;\n  assign DirectLookupTable_1[5799] = 16'sb0011011001011100;\n  assign DirectLookupTable_1[5800] = 16'sb0011011001011100;\n  assign DirectLookupTable_1[5801] = 16'sb0011011001011011;\n  assign DirectLookupTable_1[5802] = 16'sb0011011001011010;\n  assign DirectLookupTable_1[5803] = 16'sb0011011001011001;\n  assign DirectLookupTable_1[5804] = 16'sb0011011001011000;\n  assign DirectLookupTable_1[5805] = 16'sb0011011001010111;\n  assign DirectLookupTable_1[5806] = 16'sb0011011001010111;\n  assign DirectLookupTable_1[5807] = 16'sb0011011001010110;\n  assign DirectLookupTable_1[5808] = 16'sb0011011001010101;\n  assign DirectLookupTable_1[5809] = 16'sb0011011001010100;\n  assign DirectLookupTable_1[5810] = 16'sb0011011001010011;\n  assign DirectLookupTable_1[5811] = 16'sb0011011001010010;\n  assign DirectLookupTable_1[5812] = 16'sb0011011001010010;\n  assign DirectLookupTable_1[5813] = 16'sb0011011001010001;\n  assign DirectLookupTable_1[5814] = 16'sb0011011001010000;\n  assign DirectLookupTable_1[5815] = 16'sb0011011001001111;\n  assign DirectLookupTable_1[5816] = 16'sb0011011001001110;\n  assign DirectLookupTable_1[5817] = 16'sb0011011001001101;\n  assign DirectLookupTable_1[5818] = 16'sb0011011001001101;\n  assign DirectLookupTable_1[5819] = 16'sb0011011001001100;\n  assign DirectLookupTable_1[5820] = 16'sb0011011001001011;\n  assign DirectLookupTable_1[5821] = 16'sb0011011001001010;\n  assign DirectLookupTable_1[5822] = 16'sb0011011001001001;\n  assign DirectLookupTable_1[5823] = 16'sb0011011001001000;\n  assign DirectLookupTable_1[5824] = 16'sb0011011001001000;\n  assign DirectLookupTable_1[5825] = 16'sb0011011001000111;\n  assign DirectLookupTable_1[5826] = 16'sb0011011001000110;\n  assign DirectLookupTable_1[5827] = 16'sb0011011001000101;\n  assign DirectLookupTable_1[5828] = 16'sb0011011001000100;\n  assign DirectLookupTable_1[5829] = 16'sb0011011001000011;\n  assign DirectLookupTable_1[5830] = 16'sb0011011001000011;\n  assign DirectLookupTable_1[5831] = 16'sb0011011001000010;\n  assign DirectLookupTable_1[5832] = 16'sb0011011001000001;\n  assign DirectLookupTable_1[5833] = 16'sb0011011001000000;\n  assign DirectLookupTable_1[5834] = 16'sb0011011000111111;\n  assign DirectLookupTable_1[5835] = 16'sb0011011000111110;\n  assign DirectLookupTable_1[5836] = 16'sb0011011000111110;\n  assign DirectLookupTable_1[5837] = 16'sb0011011000111101;\n  assign DirectLookupTable_1[5838] = 16'sb0011011000111100;\n  assign DirectLookupTable_1[5839] = 16'sb0011011000111011;\n  assign DirectLookupTable_1[5840] = 16'sb0011011000111010;\n  assign DirectLookupTable_1[5841] = 16'sb0011011000111001;\n  assign DirectLookupTable_1[5842] = 16'sb0011011000111001;\n  assign DirectLookupTable_1[5843] = 16'sb0011011000111000;\n  assign DirectLookupTable_1[5844] = 16'sb0011011000110111;\n  assign DirectLookupTable_1[5845] = 16'sb0011011000110110;\n  assign DirectLookupTable_1[5846] = 16'sb0011011000110101;\n  assign DirectLookupTable_1[5847] = 16'sb0011011000110100;\n  assign DirectLookupTable_1[5848] = 16'sb0011011000110100;\n  assign DirectLookupTable_1[5849] = 16'sb0011011000110011;\n  assign DirectLookupTable_1[5850] = 16'sb0011011000110010;\n  assign DirectLookupTable_1[5851] = 16'sb0011011000110001;\n  assign DirectLookupTable_1[5852] = 16'sb0011011000110000;\n  assign DirectLookupTable_1[5853] = 16'sb0011011000101111;\n  assign DirectLookupTable_1[5854] = 16'sb0011011000101111;\n  assign DirectLookupTable_1[5855] = 16'sb0011011000101110;\n  assign DirectLookupTable_1[5856] = 16'sb0011011000101101;\n  assign DirectLookupTable_1[5857] = 16'sb0011011000101100;\n  assign DirectLookupTable_1[5858] = 16'sb0011011000101011;\n  assign DirectLookupTable_1[5859] = 16'sb0011011000101010;\n  assign DirectLookupTable_1[5860] = 16'sb0011011000101010;\n  assign DirectLookupTable_1[5861] = 16'sb0011011000101001;\n  assign DirectLookupTable_1[5862] = 16'sb0011011000101000;\n  assign DirectLookupTable_1[5863] = 16'sb0011011000100111;\n  assign DirectLookupTable_1[5864] = 16'sb0011011000100110;\n  assign DirectLookupTable_1[5865] = 16'sb0011011000100101;\n  assign DirectLookupTable_1[5866] = 16'sb0011011000100101;\n  assign DirectLookupTable_1[5867] = 16'sb0011011000100100;\n  assign DirectLookupTable_1[5868] = 16'sb0011011000100011;\n  assign DirectLookupTable_1[5869] = 16'sb0011011000100010;\n  assign DirectLookupTable_1[5870] = 16'sb0011011000100001;\n  assign DirectLookupTable_1[5871] = 16'sb0011011000100000;\n  assign DirectLookupTable_1[5872] = 16'sb0011011000100000;\n  assign DirectLookupTable_1[5873] = 16'sb0011011000011111;\n  assign DirectLookupTable_1[5874] = 16'sb0011011000011110;\n  assign DirectLookupTable_1[5875] = 16'sb0011011000011101;\n  assign DirectLookupTable_1[5876] = 16'sb0011011000011100;\n  assign DirectLookupTable_1[5877] = 16'sb0011011000011011;\n  assign DirectLookupTable_1[5878] = 16'sb0011011000011010;\n  assign DirectLookupTable_1[5879] = 16'sb0011011000011010;\n  assign DirectLookupTable_1[5880] = 16'sb0011011000011001;\n  assign DirectLookupTable_1[5881] = 16'sb0011011000011000;\n  assign DirectLookupTable_1[5882] = 16'sb0011011000010111;\n  assign DirectLookupTable_1[5883] = 16'sb0011011000010110;\n  assign DirectLookupTable_1[5884] = 16'sb0011011000010101;\n  assign DirectLookupTable_1[5885] = 16'sb0011011000010101;\n  assign DirectLookupTable_1[5886] = 16'sb0011011000010100;\n  assign DirectLookupTable_1[5887] = 16'sb0011011000010011;\n  assign DirectLookupTable_1[5888] = 16'sb0011011000010010;\n  assign DirectLookupTable_1[5889] = 16'sb0011011000010001;\n  assign DirectLookupTable_1[5890] = 16'sb0011011000010000;\n  assign DirectLookupTable_1[5891] = 16'sb0011011000010000;\n  assign DirectLookupTable_1[5892] = 16'sb0011011000001111;\n  assign DirectLookupTable_1[5893] = 16'sb0011011000001110;\n  assign DirectLookupTable_1[5894] = 16'sb0011011000001101;\n  assign DirectLookupTable_1[5895] = 16'sb0011011000001100;\n  assign DirectLookupTable_1[5896] = 16'sb0011011000001011;\n  assign DirectLookupTable_1[5897] = 16'sb0011011000001011;\n  assign DirectLookupTable_1[5898] = 16'sb0011011000001010;\n  assign DirectLookupTable_1[5899] = 16'sb0011011000001001;\n  assign DirectLookupTable_1[5900] = 16'sb0011011000001000;\n  assign DirectLookupTable_1[5901] = 16'sb0011011000000111;\n  assign DirectLookupTable_1[5902] = 16'sb0011011000000110;\n  assign DirectLookupTable_1[5903] = 16'sb0011011000000101;\n  assign DirectLookupTable_1[5904] = 16'sb0011011000000101;\n  assign DirectLookupTable_1[5905] = 16'sb0011011000000100;\n  assign DirectLookupTable_1[5906] = 16'sb0011011000000011;\n  assign DirectLookupTable_1[5907] = 16'sb0011011000000010;\n  assign DirectLookupTable_1[5908] = 16'sb0011011000000001;\n  assign DirectLookupTable_1[5909] = 16'sb0011011000000000;\n  assign DirectLookupTable_1[5910] = 16'sb0011011000000000;\n  assign DirectLookupTable_1[5911] = 16'sb0011010111111111;\n  assign DirectLookupTable_1[5912] = 16'sb0011010111111110;\n  assign DirectLookupTable_1[5913] = 16'sb0011010111111101;\n  assign DirectLookupTable_1[5914] = 16'sb0011010111111100;\n  assign DirectLookupTable_1[5915] = 16'sb0011010111111011;\n  assign DirectLookupTable_1[5916] = 16'sb0011010111111011;\n  assign DirectLookupTable_1[5917] = 16'sb0011010111111010;\n  assign DirectLookupTable_1[5918] = 16'sb0011010111111001;\n  assign DirectLookupTable_1[5919] = 16'sb0011010111111000;\n  assign DirectLookupTable_1[5920] = 16'sb0011010111110111;\n  assign DirectLookupTable_1[5921] = 16'sb0011010111110110;\n  assign DirectLookupTable_1[5922] = 16'sb0011010111110101;\n  assign DirectLookupTable_1[5923] = 16'sb0011010111110101;\n  assign DirectLookupTable_1[5924] = 16'sb0011010111110100;\n  assign DirectLookupTable_1[5925] = 16'sb0011010111110011;\n  assign DirectLookupTable_1[5926] = 16'sb0011010111110010;\n  assign DirectLookupTable_1[5927] = 16'sb0011010111110001;\n  assign DirectLookupTable_1[5928] = 16'sb0011010111110000;\n  assign DirectLookupTable_1[5929] = 16'sb0011010111110000;\n  assign DirectLookupTable_1[5930] = 16'sb0011010111101111;\n  assign DirectLookupTable_1[5931] = 16'sb0011010111101110;\n  assign DirectLookupTable_1[5932] = 16'sb0011010111101101;\n  assign DirectLookupTable_1[5933] = 16'sb0011010111101100;\n  assign DirectLookupTable_1[5934] = 16'sb0011010111101011;\n  assign DirectLookupTable_1[5935] = 16'sb0011010111101010;\n  assign DirectLookupTable_1[5936] = 16'sb0011010111101010;\n  assign DirectLookupTable_1[5937] = 16'sb0011010111101001;\n  assign DirectLookupTable_1[5938] = 16'sb0011010111101000;\n  assign DirectLookupTable_1[5939] = 16'sb0011010111100111;\n  assign DirectLookupTable_1[5940] = 16'sb0011010111100110;\n  assign DirectLookupTable_1[5941] = 16'sb0011010111100101;\n  assign DirectLookupTable_1[5942] = 16'sb0011010111100101;\n  assign DirectLookupTable_1[5943] = 16'sb0011010111100100;\n  assign DirectLookupTable_1[5944] = 16'sb0011010111100011;\n  assign DirectLookupTable_1[5945] = 16'sb0011010111100010;\n  assign DirectLookupTable_1[5946] = 16'sb0011010111100001;\n  assign DirectLookupTable_1[5947] = 16'sb0011010111100000;\n  assign DirectLookupTable_1[5948] = 16'sb0011010111011111;\n  assign DirectLookupTable_1[5949] = 16'sb0011010111011111;\n  assign DirectLookupTable_1[5950] = 16'sb0011010111011110;\n  assign DirectLookupTable_1[5951] = 16'sb0011010111011101;\n  assign DirectLookupTable_1[5952] = 16'sb0011010111011100;\n  assign DirectLookupTable_1[5953] = 16'sb0011010111011011;\n  assign DirectLookupTable_1[5954] = 16'sb0011010111011010;\n  assign DirectLookupTable_1[5955] = 16'sb0011010111011001;\n  assign DirectLookupTable_1[5956] = 16'sb0011010111011001;\n  assign DirectLookupTable_1[5957] = 16'sb0011010111011000;\n  assign DirectLookupTable_1[5958] = 16'sb0011010111010111;\n  assign DirectLookupTable_1[5959] = 16'sb0011010111010110;\n  assign DirectLookupTable_1[5960] = 16'sb0011010111010101;\n  assign DirectLookupTable_1[5961] = 16'sb0011010111010100;\n  assign DirectLookupTable_1[5962] = 16'sb0011010111010100;\n  assign DirectLookupTable_1[5963] = 16'sb0011010111010011;\n  assign DirectLookupTable_1[5964] = 16'sb0011010111010010;\n  assign DirectLookupTable_1[5965] = 16'sb0011010111010001;\n  assign DirectLookupTable_1[5966] = 16'sb0011010111010000;\n  assign DirectLookupTable_1[5967] = 16'sb0011010111001111;\n  assign DirectLookupTable_1[5968] = 16'sb0011010111001110;\n  assign DirectLookupTable_1[5969] = 16'sb0011010111001110;\n  assign DirectLookupTable_1[5970] = 16'sb0011010111001101;\n  assign DirectLookupTable_1[5971] = 16'sb0011010111001100;\n  assign DirectLookupTable_1[5972] = 16'sb0011010111001011;\n  assign DirectLookupTable_1[5973] = 16'sb0011010111001010;\n  assign DirectLookupTable_1[5974] = 16'sb0011010111001001;\n  assign DirectLookupTable_1[5975] = 16'sb0011010111001000;\n  assign DirectLookupTable_1[5976] = 16'sb0011010111001000;\n  assign DirectLookupTable_1[5977] = 16'sb0011010111000111;\n  assign DirectLookupTable_1[5978] = 16'sb0011010111000110;\n  assign DirectLookupTable_1[5979] = 16'sb0011010111000101;\n  assign DirectLookupTable_1[5980] = 16'sb0011010111000100;\n  assign DirectLookupTable_1[5981] = 16'sb0011010111000011;\n  assign DirectLookupTable_1[5982] = 16'sb0011010111000011;\n  assign DirectLookupTable_1[5983] = 16'sb0011010111000010;\n  assign DirectLookupTable_1[5984] = 16'sb0011010111000001;\n  assign DirectLookupTable_1[5985] = 16'sb0011010111000000;\n  assign DirectLookupTable_1[5986] = 16'sb0011010110111111;\n  assign DirectLookupTable_1[5987] = 16'sb0011010110111110;\n  assign DirectLookupTable_1[5988] = 16'sb0011010110111101;\n  assign DirectLookupTable_1[5989] = 16'sb0011010110111101;\n  assign DirectLookupTable_1[5990] = 16'sb0011010110111100;\n  assign DirectLookupTable_1[5991] = 16'sb0011010110111011;\n  assign DirectLookupTable_1[5992] = 16'sb0011010110111010;\n  assign DirectLookupTable_1[5993] = 16'sb0011010110111001;\n  assign DirectLookupTable_1[5994] = 16'sb0011010110111000;\n  assign DirectLookupTable_1[5995] = 16'sb0011010110110111;\n  assign DirectLookupTable_1[5996] = 16'sb0011010110110111;\n  assign DirectLookupTable_1[5997] = 16'sb0011010110110110;\n  assign DirectLookupTable_1[5998] = 16'sb0011010110110101;\n  assign DirectLookupTable_1[5999] = 16'sb0011010110110100;\n  assign DirectLookupTable_1[6000] = 16'sb0011010110110011;\n  assign DirectLookupTable_1[6001] = 16'sb0011010110110010;\n  assign DirectLookupTable_1[6002] = 16'sb0011010110110001;\n  assign DirectLookupTable_1[6003] = 16'sb0011010110110001;\n  assign DirectLookupTable_1[6004] = 16'sb0011010110110000;\n  assign DirectLookupTable_1[6005] = 16'sb0011010110101111;\n  assign DirectLookupTable_1[6006] = 16'sb0011010110101110;\n  assign DirectLookupTable_1[6007] = 16'sb0011010110101101;\n  assign DirectLookupTable_1[6008] = 16'sb0011010110101100;\n  assign DirectLookupTable_1[6009] = 16'sb0011010110101011;\n  assign DirectLookupTable_1[6010] = 16'sb0011010110101011;\n  assign DirectLookupTable_1[6011] = 16'sb0011010110101010;\n  assign DirectLookupTable_1[6012] = 16'sb0011010110101001;\n  assign DirectLookupTable_1[6013] = 16'sb0011010110101000;\n  assign DirectLookupTable_1[6014] = 16'sb0011010110100111;\n  assign DirectLookupTable_1[6015] = 16'sb0011010110100110;\n  assign DirectLookupTable_1[6016] = 16'sb0011010110100101;\n  assign DirectLookupTable_1[6017] = 16'sb0011010110100101;\n  assign DirectLookupTable_1[6018] = 16'sb0011010110100100;\n  assign DirectLookupTable_1[6019] = 16'sb0011010110100011;\n  assign DirectLookupTable_1[6020] = 16'sb0011010110100010;\n  assign DirectLookupTable_1[6021] = 16'sb0011010110100001;\n  assign DirectLookupTable_1[6022] = 16'sb0011010110100000;\n  assign DirectLookupTable_1[6023] = 16'sb0011010110011111;\n  assign DirectLookupTable_1[6024] = 16'sb0011010110011111;\n  assign DirectLookupTable_1[6025] = 16'sb0011010110011110;\n  assign DirectLookupTable_1[6026] = 16'sb0011010110011101;\n  assign DirectLookupTable_1[6027] = 16'sb0011010110011100;\n  assign DirectLookupTable_1[6028] = 16'sb0011010110011011;\n  assign DirectLookupTable_1[6029] = 16'sb0011010110011010;\n  assign DirectLookupTable_1[6030] = 16'sb0011010110011001;\n  assign DirectLookupTable_1[6031] = 16'sb0011010110011001;\n  assign DirectLookupTable_1[6032] = 16'sb0011010110011000;\n  assign DirectLookupTable_1[6033] = 16'sb0011010110010111;\n  assign DirectLookupTable_1[6034] = 16'sb0011010110010110;\n  assign DirectLookupTable_1[6035] = 16'sb0011010110010101;\n  assign DirectLookupTable_1[6036] = 16'sb0011010110010100;\n  assign DirectLookupTable_1[6037] = 16'sb0011010110010011;\n  assign DirectLookupTable_1[6038] = 16'sb0011010110010011;\n  assign DirectLookupTable_1[6039] = 16'sb0011010110010010;\n  assign DirectLookupTable_1[6040] = 16'sb0011010110010001;\n  assign DirectLookupTable_1[6041] = 16'sb0011010110010000;\n  assign DirectLookupTable_1[6042] = 16'sb0011010110001111;\n  assign DirectLookupTable_1[6043] = 16'sb0011010110001110;\n  assign DirectLookupTable_1[6044] = 16'sb0011010110001101;\n  assign DirectLookupTable_1[6045] = 16'sb0011010110001101;\n  assign DirectLookupTable_1[6046] = 16'sb0011010110001100;\n  assign DirectLookupTable_1[6047] = 16'sb0011010110001011;\n  assign DirectLookupTable_1[6048] = 16'sb0011010110001010;\n  assign DirectLookupTable_1[6049] = 16'sb0011010110001001;\n  assign DirectLookupTable_1[6050] = 16'sb0011010110001000;\n  assign DirectLookupTable_1[6051] = 16'sb0011010110000111;\n  assign DirectLookupTable_1[6052] = 16'sb0011010110000111;\n  assign DirectLookupTable_1[6053] = 16'sb0011010110000110;\n  assign DirectLookupTable_1[6054] = 16'sb0011010110000101;\n  assign DirectLookupTable_1[6055] = 16'sb0011010110000100;\n  assign DirectLookupTable_1[6056] = 16'sb0011010110000011;\n  assign DirectLookupTable_1[6057] = 16'sb0011010110000010;\n  assign DirectLookupTable_1[6058] = 16'sb0011010110000001;\n  assign DirectLookupTable_1[6059] = 16'sb0011010110000001;\n  assign DirectLookupTable_1[6060] = 16'sb0011010110000000;\n  assign DirectLookupTable_1[6061] = 16'sb0011010101111111;\n  assign DirectLookupTable_1[6062] = 16'sb0011010101111110;\n  assign DirectLookupTable_1[6063] = 16'sb0011010101111101;\n  assign DirectLookupTable_1[6064] = 16'sb0011010101111100;\n  assign DirectLookupTable_1[6065] = 16'sb0011010101111011;\n  assign DirectLookupTable_1[6066] = 16'sb0011010101111010;\n  assign DirectLookupTable_1[6067] = 16'sb0011010101111010;\n  assign DirectLookupTable_1[6068] = 16'sb0011010101111001;\n  assign DirectLookupTable_1[6069] = 16'sb0011010101111000;\n  assign DirectLookupTable_1[6070] = 16'sb0011010101110111;\n  assign DirectLookupTable_1[6071] = 16'sb0011010101110110;\n  assign DirectLookupTable_1[6072] = 16'sb0011010101110101;\n  assign DirectLookupTable_1[6073] = 16'sb0011010101110100;\n  assign DirectLookupTable_1[6074] = 16'sb0011010101110100;\n  assign DirectLookupTable_1[6075] = 16'sb0011010101110011;\n  assign DirectLookupTable_1[6076] = 16'sb0011010101110010;\n  assign DirectLookupTable_1[6077] = 16'sb0011010101110001;\n  assign DirectLookupTable_1[6078] = 16'sb0011010101110000;\n  assign DirectLookupTable_1[6079] = 16'sb0011010101101111;\n  assign DirectLookupTable_1[6080] = 16'sb0011010101101110;\n  assign DirectLookupTable_1[6081] = 16'sb0011010101101110;\n  assign DirectLookupTable_1[6082] = 16'sb0011010101101101;\n  assign DirectLookupTable_1[6083] = 16'sb0011010101101100;\n  assign DirectLookupTable_1[6084] = 16'sb0011010101101011;\n  assign DirectLookupTable_1[6085] = 16'sb0011010101101010;\n  assign DirectLookupTable_1[6086] = 16'sb0011010101101001;\n  assign DirectLookupTable_1[6087] = 16'sb0011010101101000;\n  assign DirectLookupTable_1[6088] = 16'sb0011010101100111;\n  assign DirectLookupTable_1[6089] = 16'sb0011010101100111;\n  assign DirectLookupTable_1[6090] = 16'sb0011010101100110;\n  assign DirectLookupTable_1[6091] = 16'sb0011010101100101;\n  assign DirectLookupTable_1[6092] = 16'sb0011010101100100;\n  assign DirectLookupTable_1[6093] = 16'sb0011010101100011;\n  assign DirectLookupTable_1[6094] = 16'sb0011010101100010;\n  assign DirectLookupTable_1[6095] = 16'sb0011010101100001;\n  assign DirectLookupTable_1[6096] = 16'sb0011010101100001;\n  assign DirectLookupTable_1[6097] = 16'sb0011010101100000;\n  assign DirectLookupTable_1[6098] = 16'sb0011010101011111;\n  assign DirectLookupTable_1[6099] = 16'sb0011010101011110;\n  assign DirectLookupTable_1[6100] = 16'sb0011010101011101;\n  assign DirectLookupTable_1[6101] = 16'sb0011010101011100;\n  assign DirectLookupTable_1[6102] = 16'sb0011010101011011;\n  assign DirectLookupTable_1[6103] = 16'sb0011010101011010;\n  assign DirectLookupTable_1[6104] = 16'sb0011010101011010;\n  assign DirectLookupTable_1[6105] = 16'sb0011010101011001;\n  assign DirectLookupTable_1[6106] = 16'sb0011010101011000;\n  assign DirectLookupTable_1[6107] = 16'sb0011010101010111;\n  assign DirectLookupTable_1[6108] = 16'sb0011010101010110;\n  assign DirectLookupTable_1[6109] = 16'sb0011010101010101;\n  assign DirectLookupTable_1[6110] = 16'sb0011010101010100;\n  assign DirectLookupTable_1[6111] = 16'sb0011010101010100;\n  assign DirectLookupTable_1[6112] = 16'sb0011010101010011;\n  assign DirectLookupTable_1[6113] = 16'sb0011010101010010;\n  assign DirectLookupTable_1[6114] = 16'sb0011010101010001;\n  assign DirectLookupTable_1[6115] = 16'sb0011010101010000;\n  assign DirectLookupTable_1[6116] = 16'sb0011010101001111;\n  assign DirectLookupTable_1[6117] = 16'sb0011010101001110;\n  assign DirectLookupTable_1[6118] = 16'sb0011010101001101;\n  assign DirectLookupTable_1[6119] = 16'sb0011010101001101;\n  assign DirectLookupTable_1[6120] = 16'sb0011010101001100;\n  assign DirectLookupTable_1[6121] = 16'sb0011010101001011;\n  assign DirectLookupTable_1[6122] = 16'sb0011010101001010;\n  assign DirectLookupTable_1[6123] = 16'sb0011010101001001;\n  assign DirectLookupTable_1[6124] = 16'sb0011010101001000;\n  assign DirectLookupTable_1[6125] = 16'sb0011010101000111;\n  assign DirectLookupTable_1[6126] = 16'sb0011010101000110;\n  assign DirectLookupTable_1[6127] = 16'sb0011010101000110;\n  assign DirectLookupTable_1[6128] = 16'sb0011010101000101;\n  assign DirectLookupTable_1[6129] = 16'sb0011010101000100;\n  assign DirectLookupTable_1[6130] = 16'sb0011010101000011;\n  assign DirectLookupTable_1[6131] = 16'sb0011010101000010;\n  assign DirectLookupTable_1[6132] = 16'sb0011010101000001;\n  assign DirectLookupTable_1[6133] = 16'sb0011010101000000;\n  assign DirectLookupTable_1[6134] = 16'sb0011010101000000;\n  assign DirectLookupTable_1[6135] = 16'sb0011010100111111;\n  assign DirectLookupTable_1[6136] = 16'sb0011010100111110;\n  assign DirectLookupTable_1[6137] = 16'sb0011010100111101;\n  assign DirectLookupTable_1[6138] = 16'sb0011010100111100;\n  assign DirectLookupTable_1[6139] = 16'sb0011010100111011;\n  assign DirectLookupTable_1[6140] = 16'sb0011010100111010;\n  assign DirectLookupTable_1[6141] = 16'sb0011010100111001;\n  assign DirectLookupTable_1[6142] = 16'sb0011010100111001;\n  assign DirectLookupTable_1[6143] = 16'sb0011010100111000;\n  assign DirectLookupTable_1[6144] = 16'sb0011010100110111;\n  assign DirectLookupTable_1[6145] = 16'sb0011010100110110;\n  assign DirectLookupTable_1[6146] = 16'sb0011010100110101;\n  assign DirectLookupTable_1[6147] = 16'sb0011010100110100;\n  assign DirectLookupTable_1[6148] = 16'sb0011010100110011;\n  assign DirectLookupTable_1[6149] = 16'sb0011010100110010;\n  assign DirectLookupTable_1[6150] = 16'sb0011010100110010;\n  assign DirectLookupTable_1[6151] = 16'sb0011010100110001;\n  assign DirectLookupTable_1[6152] = 16'sb0011010100110000;\n  assign DirectLookupTable_1[6153] = 16'sb0011010100101111;\n  assign DirectLookupTable_1[6154] = 16'sb0011010100101110;\n  assign DirectLookupTable_1[6155] = 16'sb0011010100101101;\n  assign DirectLookupTable_1[6156] = 16'sb0011010100101100;\n  assign DirectLookupTable_1[6157] = 16'sb0011010100101011;\n  assign DirectLookupTable_1[6158] = 16'sb0011010100101011;\n  assign DirectLookupTable_1[6159] = 16'sb0011010100101010;\n  assign DirectLookupTable_1[6160] = 16'sb0011010100101001;\n  assign DirectLookupTable_1[6161] = 16'sb0011010100101000;\n  assign DirectLookupTable_1[6162] = 16'sb0011010100100111;\n  assign DirectLookupTable_1[6163] = 16'sb0011010100100110;\n  assign DirectLookupTable_1[6164] = 16'sb0011010100100101;\n  assign DirectLookupTable_1[6165] = 16'sb0011010100100100;\n  assign DirectLookupTable_1[6166] = 16'sb0011010100100100;\n  assign DirectLookupTable_1[6167] = 16'sb0011010100100011;\n  assign DirectLookupTable_1[6168] = 16'sb0011010100100010;\n  assign DirectLookupTable_1[6169] = 16'sb0011010100100001;\n  assign DirectLookupTable_1[6170] = 16'sb0011010100100000;\n  assign DirectLookupTable_1[6171] = 16'sb0011010100011111;\n  assign DirectLookupTable_1[6172] = 16'sb0011010100011110;\n  assign DirectLookupTable_1[6173] = 16'sb0011010100011101;\n  assign DirectLookupTable_1[6174] = 16'sb0011010100011101;\n  assign DirectLookupTable_1[6175] = 16'sb0011010100011100;\n  assign DirectLookupTable_1[6176] = 16'sb0011010100011011;\n  assign DirectLookupTable_1[6177] = 16'sb0011010100011010;\n  assign DirectLookupTable_1[6178] = 16'sb0011010100011001;\n  assign DirectLookupTable_1[6179] = 16'sb0011010100011000;\n  assign DirectLookupTable_1[6180] = 16'sb0011010100010111;\n  assign DirectLookupTable_1[6181] = 16'sb0011010100010110;\n  assign DirectLookupTable_1[6182] = 16'sb0011010100010110;\n  assign DirectLookupTable_1[6183] = 16'sb0011010100010101;\n  assign DirectLookupTable_1[6184] = 16'sb0011010100010100;\n  assign DirectLookupTable_1[6185] = 16'sb0011010100010011;\n  assign DirectLookupTable_1[6186] = 16'sb0011010100010010;\n  assign DirectLookupTable_1[6187] = 16'sb0011010100010001;\n  assign DirectLookupTable_1[6188] = 16'sb0011010100010000;\n  assign DirectLookupTable_1[6189] = 16'sb0011010100001111;\n  assign DirectLookupTable_1[6190] = 16'sb0011010100001111;\n  assign DirectLookupTable_1[6191] = 16'sb0011010100001110;\n  assign DirectLookupTable_1[6192] = 16'sb0011010100001101;\n  assign DirectLookupTable_1[6193] = 16'sb0011010100001100;\n  assign DirectLookupTable_1[6194] = 16'sb0011010100001011;\n  assign DirectLookupTable_1[6195] = 16'sb0011010100001010;\n  assign DirectLookupTable_1[6196] = 16'sb0011010100001001;\n  assign DirectLookupTable_1[6197] = 16'sb0011010100001000;\n  assign DirectLookupTable_1[6198] = 16'sb0011010100000111;\n  assign DirectLookupTable_1[6199] = 16'sb0011010100000111;\n  assign DirectLookupTable_1[6200] = 16'sb0011010100000110;\n  assign DirectLookupTable_1[6201] = 16'sb0011010100000101;\n  assign DirectLookupTable_1[6202] = 16'sb0011010100000100;\n  assign DirectLookupTable_1[6203] = 16'sb0011010100000011;\n  assign DirectLookupTable_1[6204] = 16'sb0011010100000010;\n  assign DirectLookupTable_1[6205] = 16'sb0011010100000001;\n  assign DirectLookupTable_1[6206] = 16'sb0011010100000000;\n  assign DirectLookupTable_1[6207] = 16'sb0011010100000000;\n  assign DirectLookupTable_1[6208] = 16'sb0011010011111111;\n  assign DirectLookupTable_1[6209] = 16'sb0011010011111110;\n  assign DirectLookupTable_1[6210] = 16'sb0011010011111101;\n  assign DirectLookupTable_1[6211] = 16'sb0011010011111100;\n  assign DirectLookupTable_1[6212] = 16'sb0011010011111011;\n  assign DirectLookupTable_1[6213] = 16'sb0011010011111010;\n  assign DirectLookupTable_1[6214] = 16'sb0011010011111001;\n  assign DirectLookupTable_1[6215] = 16'sb0011010011111001;\n  assign DirectLookupTable_1[6216] = 16'sb0011010011111000;\n  assign DirectLookupTable_1[6217] = 16'sb0011010011110111;\n  assign DirectLookupTable_1[6218] = 16'sb0011010011110110;\n  assign DirectLookupTable_1[6219] = 16'sb0011010011110101;\n  assign DirectLookupTable_1[6220] = 16'sb0011010011110100;\n  assign DirectLookupTable_1[6221] = 16'sb0011010011110011;\n  assign DirectLookupTable_1[6222] = 16'sb0011010011110010;\n  assign DirectLookupTable_1[6223] = 16'sb0011010011110001;\n  assign DirectLookupTable_1[6224] = 16'sb0011010011110001;\n  assign DirectLookupTable_1[6225] = 16'sb0011010011110000;\n  assign DirectLookupTable_1[6226] = 16'sb0011010011101111;\n  assign DirectLookupTable_1[6227] = 16'sb0011010011101110;\n  assign DirectLookupTable_1[6228] = 16'sb0011010011101101;\n  assign DirectLookupTable_1[6229] = 16'sb0011010011101100;\n  assign DirectLookupTable_1[6230] = 16'sb0011010011101011;\n  assign DirectLookupTable_1[6231] = 16'sb0011010011101010;\n  assign DirectLookupTable_1[6232] = 16'sb0011010011101010;\n  assign DirectLookupTable_1[6233] = 16'sb0011010011101001;\n  assign DirectLookupTable_1[6234] = 16'sb0011010011101000;\n  assign DirectLookupTable_1[6235] = 16'sb0011010011100111;\n  assign DirectLookupTable_1[6236] = 16'sb0011010011100110;\n  assign DirectLookupTable_1[6237] = 16'sb0011010011100101;\n  assign DirectLookupTable_1[6238] = 16'sb0011010011100100;\n  assign DirectLookupTable_1[6239] = 16'sb0011010011100011;\n  assign DirectLookupTable_1[6240] = 16'sb0011010011100010;\n  assign DirectLookupTable_1[6241] = 16'sb0011010011100010;\n  assign DirectLookupTable_1[6242] = 16'sb0011010011100001;\n  assign DirectLookupTable_1[6243] = 16'sb0011010011100000;\n  assign DirectLookupTable_1[6244] = 16'sb0011010011011111;\n  assign DirectLookupTable_1[6245] = 16'sb0011010011011110;\n  assign DirectLookupTable_1[6246] = 16'sb0011010011011101;\n  assign DirectLookupTable_1[6247] = 16'sb0011010011011100;\n  assign DirectLookupTable_1[6248] = 16'sb0011010011011011;\n  assign DirectLookupTable_1[6249] = 16'sb0011010011011010;\n  assign DirectLookupTable_1[6250] = 16'sb0011010011011010;\n  assign DirectLookupTable_1[6251] = 16'sb0011010011011001;\n  assign DirectLookupTable_1[6252] = 16'sb0011010011011000;\n  assign DirectLookupTable_1[6253] = 16'sb0011010011010111;\n  assign DirectLookupTable_1[6254] = 16'sb0011010011010110;\n  assign DirectLookupTable_1[6255] = 16'sb0011010011010101;\n  assign DirectLookupTable_1[6256] = 16'sb0011010011010100;\n  assign DirectLookupTable_1[6257] = 16'sb0011010011010011;\n  assign DirectLookupTable_1[6258] = 16'sb0011010011010011;\n  assign DirectLookupTable_1[6259] = 16'sb0011010011010010;\n  assign DirectLookupTable_1[6260] = 16'sb0011010011010001;\n  assign DirectLookupTable_1[6261] = 16'sb0011010011010000;\n  assign DirectLookupTable_1[6262] = 16'sb0011010011001111;\n  assign DirectLookupTable_1[6263] = 16'sb0011010011001110;\n  assign DirectLookupTable_1[6264] = 16'sb0011010011001101;\n  assign DirectLookupTable_1[6265] = 16'sb0011010011001100;\n  assign DirectLookupTable_1[6266] = 16'sb0011010011001011;\n  assign DirectLookupTable_1[6267] = 16'sb0011010011001011;\n  assign DirectLookupTable_1[6268] = 16'sb0011010011001010;\n  assign DirectLookupTable_1[6269] = 16'sb0011010011001001;\n  assign DirectLookupTable_1[6270] = 16'sb0011010011001000;\n  assign DirectLookupTable_1[6271] = 16'sb0011010011000111;\n  assign DirectLookupTable_1[6272] = 16'sb0011010011000110;\n  assign DirectLookupTable_1[6273] = 16'sb0011010011000101;\n  assign DirectLookupTable_1[6274] = 16'sb0011010011000100;\n  assign DirectLookupTable_1[6275] = 16'sb0011010011000011;\n  assign DirectLookupTable_1[6276] = 16'sb0011010011000011;\n  assign DirectLookupTable_1[6277] = 16'sb0011010011000010;\n  assign DirectLookupTable_1[6278] = 16'sb0011010011000001;\n  assign DirectLookupTable_1[6279] = 16'sb0011010011000000;\n  assign DirectLookupTable_1[6280] = 16'sb0011010010111111;\n  assign DirectLookupTable_1[6281] = 16'sb0011010010111110;\n  assign DirectLookupTable_1[6282] = 16'sb0011010010111101;\n  assign DirectLookupTable_1[6283] = 16'sb0011010010111100;\n  assign DirectLookupTable_1[6284] = 16'sb0011010010111011;\n  assign DirectLookupTable_1[6285] = 16'sb0011010010111011;\n  assign DirectLookupTable_1[6286] = 16'sb0011010010111010;\n  assign DirectLookupTable_1[6287] = 16'sb0011010010111001;\n  assign DirectLookupTable_1[6288] = 16'sb0011010010111000;\n  assign DirectLookupTable_1[6289] = 16'sb0011010010110111;\n  assign DirectLookupTable_1[6290] = 16'sb0011010010110110;\n  assign DirectLookupTable_1[6291] = 16'sb0011010010110101;\n  assign DirectLookupTable_1[6292] = 16'sb0011010010110100;\n  assign DirectLookupTable_1[6293] = 16'sb0011010010110011;\n  assign DirectLookupTable_1[6294] = 16'sb0011010010110010;\n  assign DirectLookupTable_1[6295] = 16'sb0011010010110010;\n  assign DirectLookupTable_1[6296] = 16'sb0011010010110001;\n  assign DirectLookupTable_1[6297] = 16'sb0011010010110000;\n  assign DirectLookupTable_1[6298] = 16'sb0011010010101111;\n  assign DirectLookupTable_1[6299] = 16'sb0011010010101110;\n  assign DirectLookupTable_1[6300] = 16'sb0011010010101101;\n  assign DirectLookupTable_1[6301] = 16'sb0011010010101100;\n  assign DirectLookupTable_1[6302] = 16'sb0011010010101011;\n  assign DirectLookupTable_1[6303] = 16'sb0011010010101010;\n  assign DirectLookupTable_1[6304] = 16'sb0011010010101010;\n  assign DirectLookupTable_1[6305] = 16'sb0011010010101001;\n  assign DirectLookupTable_1[6306] = 16'sb0011010010101000;\n  assign DirectLookupTable_1[6307] = 16'sb0011010010100111;\n  assign DirectLookupTable_1[6308] = 16'sb0011010010100110;\n  assign DirectLookupTable_1[6309] = 16'sb0011010010100101;\n  assign DirectLookupTable_1[6310] = 16'sb0011010010100100;\n  assign DirectLookupTable_1[6311] = 16'sb0011010010100011;\n  assign DirectLookupTable_1[6312] = 16'sb0011010010100010;\n  assign DirectLookupTable_1[6313] = 16'sb0011010010100010;\n  assign DirectLookupTable_1[6314] = 16'sb0011010010100001;\n  assign DirectLookupTable_1[6315] = 16'sb0011010010100000;\n  assign DirectLookupTable_1[6316] = 16'sb0011010010011111;\n  assign DirectLookupTable_1[6317] = 16'sb0011010010011110;\n  assign DirectLookupTable_1[6318] = 16'sb0011010010011101;\n  assign DirectLookupTable_1[6319] = 16'sb0011010010011100;\n  assign DirectLookupTable_1[6320] = 16'sb0011010010011011;\n  assign DirectLookupTable_1[6321] = 16'sb0011010010011010;\n  assign DirectLookupTable_1[6322] = 16'sb0011010010011001;\n  assign DirectLookupTable_1[6323] = 16'sb0011010010011001;\n  assign DirectLookupTable_1[6324] = 16'sb0011010010011000;\n  assign DirectLookupTable_1[6325] = 16'sb0011010010010111;\n  assign DirectLookupTable_1[6326] = 16'sb0011010010010110;\n  assign DirectLookupTable_1[6327] = 16'sb0011010010010101;\n  assign DirectLookupTable_1[6328] = 16'sb0011010010010100;\n  assign DirectLookupTable_1[6329] = 16'sb0011010010010011;\n  assign DirectLookupTable_1[6330] = 16'sb0011010010010010;\n  assign DirectLookupTable_1[6331] = 16'sb0011010010010001;\n  assign DirectLookupTable_1[6332] = 16'sb0011010010010001;\n  assign DirectLookupTable_1[6333] = 16'sb0011010010010000;\n  assign DirectLookupTable_1[6334] = 16'sb0011010010001111;\n  assign DirectLookupTable_1[6335] = 16'sb0011010010001110;\n  assign DirectLookupTable_1[6336] = 16'sb0011010010001101;\n  assign DirectLookupTable_1[6337] = 16'sb0011010010001100;\n  assign DirectLookupTable_1[6338] = 16'sb0011010010001011;\n  assign DirectLookupTable_1[6339] = 16'sb0011010010001010;\n  assign DirectLookupTable_1[6340] = 16'sb0011010010001001;\n  assign DirectLookupTable_1[6341] = 16'sb0011010010001000;\n  assign DirectLookupTable_1[6342] = 16'sb0011010010001000;\n  assign DirectLookupTable_1[6343] = 16'sb0011010010000111;\n  assign DirectLookupTable_1[6344] = 16'sb0011010010000110;\n  assign DirectLookupTable_1[6345] = 16'sb0011010010000101;\n  assign DirectLookupTable_1[6346] = 16'sb0011010010000100;\n  assign DirectLookupTable_1[6347] = 16'sb0011010010000011;\n  assign DirectLookupTable_1[6348] = 16'sb0011010010000010;\n  assign DirectLookupTable_1[6349] = 16'sb0011010010000001;\n  assign DirectLookupTable_1[6350] = 16'sb0011010010000000;\n  assign DirectLookupTable_1[6351] = 16'sb0011010001111111;\n  assign DirectLookupTable_1[6352] = 16'sb0011010001111111;\n  assign DirectLookupTable_1[6353] = 16'sb0011010001111110;\n  assign DirectLookupTable_1[6354] = 16'sb0011010001111101;\n  assign DirectLookupTable_1[6355] = 16'sb0011010001111100;\n  assign DirectLookupTable_1[6356] = 16'sb0011010001111011;\n  assign DirectLookupTable_1[6357] = 16'sb0011010001111010;\n  assign DirectLookupTable_1[6358] = 16'sb0011010001111001;\n  assign DirectLookupTable_1[6359] = 16'sb0011010001111000;\n  assign DirectLookupTable_1[6360] = 16'sb0011010001110111;\n  assign DirectLookupTable_1[6361] = 16'sb0011010001110110;\n  assign DirectLookupTable_1[6362] = 16'sb0011010001110110;\n  assign DirectLookupTable_1[6363] = 16'sb0011010001110101;\n  assign DirectLookupTable_1[6364] = 16'sb0011010001110100;\n  assign DirectLookupTable_1[6365] = 16'sb0011010001110011;\n  assign DirectLookupTable_1[6366] = 16'sb0011010001110010;\n  assign DirectLookupTable_1[6367] = 16'sb0011010001110001;\n  assign DirectLookupTable_1[6368] = 16'sb0011010001110000;\n  assign DirectLookupTable_1[6369] = 16'sb0011010001101111;\n  assign DirectLookupTable_1[6370] = 16'sb0011010001101110;\n  assign DirectLookupTable_1[6371] = 16'sb0011010001101101;\n  assign DirectLookupTable_1[6372] = 16'sb0011010001101101;\n  assign DirectLookupTable_1[6373] = 16'sb0011010001101100;\n  assign DirectLookupTable_1[6374] = 16'sb0011010001101011;\n  assign DirectLookupTable_1[6375] = 16'sb0011010001101010;\n  assign DirectLookupTable_1[6376] = 16'sb0011010001101001;\n  assign DirectLookupTable_1[6377] = 16'sb0011010001101000;\n  assign DirectLookupTable_1[6378] = 16'sb0011010001100111;\n  assign DirectLookupTable_1[6379] = 16'sb0011010001100110;\n  assign DirectLookupTable_1[6380] = 16'sb0011010001100101;\n  assign DirectLookupTable_1[6381] = 16'sb0011010001100100;\n  assign DirectLookupTable_1[6382] = 16'sb0011010001100100;\n  assign DirectLookupTable_1[6383] = 16'sb0011010001100011;\n  assign DirectLookupTable_1[6384] = 16'sb0011010001100010;\n  assign DirectLookupTable_1[6385] = 16'sb0011010001100001;\n  assign DirectLookupTable_1[6386] = 16'sb0011010001100000;\n  assign DirectLookupTable_1[6387] = 16'sb0011010001011111;\n  assign DirectLookupTable_1[6388] = 16'sb0011010001011110;\n  assign DirectLookupTable_1[6389] = 16'sb0011010001011101;\n  assign DirectLookupTable_1[6390] = 16'sb0011010001011100;\n  assign DirectLookupTable_1[6391] = 16'sb0011010001011011;\n  assign DirectLookupTable_1[6392] = 16'sb0011010001011011;\n  assign DirectLookupTable_1[6393] = 16'sb0011010001011010;\n  assign DirectLookupTable_1[6394] = 16'sb0011010001011001;\n  assign DirectLookupTable_1[6395] = 16'sb0011010001011000;\n  assign DirectLookupTable_1[6396] = 16'sb0011010001010111;\n  assign DirectLookupTable_1[6397] = 16'sb0011010001010110;\n  assign DirectLookupTable_1[6398] = 16'sb0011010001010101;\n  assign DirectLookupTable_1[6399] = 16'sb0011010001010100;\n  assign DirectLookupTable_1[6400] = 16'sb0011010001010011;\n  assign DirectLookupTable_1[6401] = 16'sb0011010001010010;\n  assign DirectLookupTable_1[6402] = 16'sb0011010001010010;\n  assign DirectLookupTable_1[6403] = 16'sb0011010001010001;\n  assign DirectLookupTable_1[6404] = 16'sb0011010001010000;\n  assign DirectLookupTable_1[6405] = 16'sb0011010001001111;\n  assign DirectLookupTable_1[6406] = 16'sb0011010001001110;\n  assign DirectLookupTable_1[6407] = 16'sb0011010001001101;\n  assign DirectLookupTable_1[6408] = 16'sb0011010001001100;\n  assign DirectLookupTable_1[6409] = 16'sb0011010001001011;\n  assign DirectLookupTable_1[6410] = 16'sb0011010001001010;\n  assign DirectLookupTable_1[6411] = 16'sb0011010001001001;\n  assign DirectLookupTable_1[6412] = 16'sb0011010001001000;\n  assign DirectLookupTable_1[6413] = 16'sb0011010001001000;\n  assign DirectLookupTable_1[6414] = 16'sb0011010001000111;\n  assign DirectLookupTable_1[6415] = 16'sb0011010001000110;\n  assign DirectLookupTable_1[6416] = 16'sb0011010001000101;\n  assign DirectLookupTable_1[6417] = 16'sb0011010001000100;\n  assign DirectLookupTable_1[6418] = 16'sb0011010001000011;\n  assign DirectLookupTable_1[6419] = 16'sb0011010001000010;\n  assign DirectLookupTable_1[6420] = 16'sb0011010001000001;\n  assign DirectLookupTable_1[6421] = 16'sb0011010001000000;\n  assign DirectLookupTable_1[6422] = 16'sb0011010000111111;\n  assign DirectLookupTable_1[6423] = 16'sb0011010000111110;\n  assign DirectLookupTable_1[6424] = 16'sb0011010000111110;\n  assign DirectLookupTable_1[6425] = 16'sb0011010000111101;\n  assign DirectLookupTable_1[6426] = 16'sb0011010000111100;\n  assign DirectLookupTable_1[6427] = 16'sb0011010000111011;\n  assign DirectLookupTable_1[6428] = 16'sb0011010000111010;\n  assign DirectLookupTable_1[6429] = 16'sb0011010000111001;\n  assign DirectLookupTable_1[6430] = 16'sb0011010000111000;\n  assign DirectLookupTable_1[6431] = 16'sb0011010000110111;\n  assign DirectLookupTable_1[6432] = 16'sb0011010000110110;\n  assign DirectLookupTable_1[6433] = 16'sb0011010000110101;\n  assign DirectLookupTable_1[6434] = 16'sb0011010000110100;\n  assign DirectLookupTable_1[6435] = 16'sb0011010000110100;\n  assign DirectLookupTable_1[6436] = 16'sb0011010000110011;\n  assign DirectLookupTable_1[6437] = 16'sb0011010000110010;\n  assign DirectLookupTable_1[6438] = 16'sb0011010000110001;\n  assign DirectLookupTable_1[6439] = 16'sb0011010000110000;\n  assign DirectLookupTable_1[6440] = 16'sb0011010000101111;\n  assign DirectLookupTable_1[6441] = 16'sb0011010000101110;\n  assign DirectLookupTable_1[6442] = 16'sb0011010000101101;\n  assign DirectLookupTable_1[6443] = 16'sb0011010000101100;\n  assign DirectLookupTable_1[6444] = 16'sb0011010000101011;\n  assign DirectLookupTable_1[6445] = 16'sb0011010000101010;\n  assign DirectLookupTable_1[6446] = 16'sb0011010000101010;\n  assign DirectLookupTable_1[6447] = 16'sb0011010000101001;\n  assign DirectLookupTable_1[6448] = 16'sb0011010000101000;\n  assign DirectLookupTable_1[6449] = 16'sb0011010000100111;\n  assign DirectLookupTable_1[6450] = 16'sb0011010000100110;\n  assign DirectLookupTable_1[6451] = 16'sb0011010000100101;\n  assign DirectLookupTable_1[6452] = 16'sb0011010000100100;\n  assign DirectLookupTable_1[6453] = 16'sb0011010000100011;\n  assign DirectLookupTable_1[6454] = 16'sb0011010000100010;\n  assign DirectLookupTable_1[6455] = 16'sb0011010000100001;\n  assign DirectLookupTable_1[6456] = 16'sb0011010000100000;\n  assign DirectLookupTable_1[6457] = 16'sb0011010000100000;\n  assign DirectLookupTable_1[6458] = 16'sb0011010000011111;\n  assign DirectLookupTable_1[6459] = 16'sb0011010000011110;\n  assign DirectLookupTable_1[6460] = 16'sb0011010000011101;\n  assign DirectLookupTable_1[6461] = 16'sb0011010000011100;\n  assign DirectLookupTable_1[6462] = 16'sb0011010000011011;\n  assign DirectLookupTable_1[6463] = 16'sb0011010000011010;\n  assign DirectLookupTable_1[6464] = 16'sb0011010000011001;\n  assign DirectLookupTable_1[6465] = 16'sb0011010000011000;\n  assign DirectLookupTable_1[6466] = 16'sb0011010000010111;\n  assign DirectLookupTable_1[6467] = 16'sb0011010000010110;\n  assign DirectLookupTable_1[6468] = 16'sb0011010000010110;\n  assign DirectLookupTable_1[6469] = 16'sb0011010000010101;\n  assign DirectLookupTable_1[6470] = 16'sb0011010000010100;\n  assign DirectLookupTable_1[6471] = 16'sb0011010000010011;\n  assign DirectLookupTable_1[6472] = 16'sb0011010000010010;\n  assign DirectLookupTable_1[6473] = 16'sb0011010000010001;\n  assign DirectLookupTable_1[6474] = 16'sb0011010000010000;\n  assign DirectLookupTable_1[6475] = 16'sb0011010000001111;\n  assign DirectLookupTable_1[6476] = 16'sb0011010000001110;\n  assign DirectLookupTable_1[6477] = 16'sb0011010000001101;\n  assign DirectLookupTable_1[6478] = 16'sb0011010000001100;\n  assign DirectLookupTable_1[6479] = 16'sb0011010000001011;\n  assign DirectLookupTable_1[6480] = 16'sb0011010000001011;\n  assign DirectLookupTable_1[6481] = 16'sb0011010000001010;\n  assign DirectLookupTable_1[6482] = 16'sb0011010000001001;\n  assign DirectLookupTable_1[6483] = 16'sb0011010000001000;\n  assign DirectLookupTable_1[6484] = 16'sb0011010000000111;\n  assign DirectLookupTable_1[6485] = 16'sb0011010000000110;\n  assign DirectLookupTable_1[6486] = 16'sb0011010000000101;\n  assign DirectLookupTable_1[6487] = 16'sb0011010000000100;\n  assign DirectLookupTable_1[6488] = 16'sb0011010000000011;\n  assign DirectLookupTable_1[6489] = 16'sb0011010000000010;\n  assign DirectLookupTable_1[6490] = 16'sb0011010000000001;\n  assign DirectLookupTable_1[6491] = 16'sb0011010000000000;\n  assign DirectLookupTable_1[6492] = 16'sb0011010000000000;\n  assign DirectLookupTable_1[6493] = 16'sb0011001111111111;\n  assign DirectLookupTable_1[6494] = 16'sb0011001111111110;\n  assign DirectLookupTable_1[6495] = 16'sb0011001111111101;\n  assign DirectLookupTable_1[6496] = 16'sb0011001111111100;\n  assign DirectLookupTable_1[6497] = 16'sb0011001111111011;\n  assign DirectLookupTable_1[6498] = 16'sb0011001111111010;\n  assign DirectLookupTable_1[6499] = 16'sb0011001111111001;\n  assign DirectLookupTable_1[6500] = 16'sb0011001111111000;\n  assign DirectLookupTable_1[6501] = 16'sb0011001111110111;\n  assign DirectLookupTable_1[6502] = 16'sb0011001111110110;\n  assign DirectLookupTable_1[6503] = 16'sb0011001111110101;\n  assign DirectLookupTable_1[6504] = 16'sb0011001111110101;\n  assign DirectLookupTable_1[6505] = 16'sb0011001111110100;\n  assign DirectLookupTable_1[6506] = 16'sb0011001111110011;\n  assign DirectLookupTable_1[6507] = 16'sb0011001111110010;\n  assign DirectLookupTable_1[6508] = 16'sb0011001111110001;\n  assign DirectLookupTable_1[6509] = 16'sb0011001111110000;\n  assign DirectLookupTable_1[6510] = 16'sb0011001111101111;\n  assign DirectLookupTable_1[6511] = 16'sb0011001111101110;\n  assign DirectLookupTable_1[6512] = 16'sb0011001111101101;\n  assign DirectLookupTable_1[6513] = 16'sb0011001111101100;\n  assign DirectLookupTable_1[6514] = 16'sb0011001111101011;\n  assign DirectLookupTable_1[6515] = 16'sb0011001111101010;\n  assign DirectLookupTable_1[6516] = 16'sb0011001111101010;\n  assign DirectLookupTable_1[6517] = 16'sb0011001111101001;\n  assign DirectLookupTable_1[6518] = 16'sb0011001111101000;\n  assign DirectLookupTable_1[6519] = 16'sb0011001111100111;\n  assign DirectLookupTable_1[6520] = 16'sb0011001111100110;\n  assign DirectLookupTable_1[6521] = 16'sb0011001111100101;\n  assign DirectLookupTable_1[6522] = 16'sb0011001111100100;\n  assign DirectLookupTable_1[6523] = 16'sb0011001111100011;\n  assign DirectLookupTable_1[6524] = 16'sb0011001111100010;\n  assign DirectLookupTable_1[6525] = 16'sb0011001111100001;\n  assign DirectLookupTable_1[6526] = 16'sb0011001111100000;\n  assign DirectLookupTable_1[6527] = 16'sb0011001111011111;\n  assign DirectLookupTable_1[6528] = 16'sb0011001111011111;\n  assign DirectLookupTable_1[6529] = 16'sb0011001111011110;\n  assign DirectLookupTable_1[6530] = 16'sb0011001111011101;\n  assign DirectLookupTable_1[6531] = 16'sb0011001111011100;\n  assign DirectLookupTable_1[6532] = 16'sb0011001111011011;\n  assign DirectLookupTable_1[6533] = 16'sb0011001111011010;\n  assign DirectLookupTable_1[6534] = 16'sb0011001111011001;\n  assign DirectLookupTable_1[6535] = 16'sb0011001111011000;\n  assign DirectLookupTable_1[6536] = 16'sb0011001111010111;\n  assign DirectLookupTable_1[6537] = 16'sb0011001111010110;\n  assign DirectLookupTable_1[6538] = 16'sb0011001111010101;\n  assign DirectLookupTable_1[6539] = 16'sb0011001111010100;\n  assign DirectLookupTable_1[6540] = 16'sb0011001111010011;\n  assign DirectLookupTable_1[6541] = 16'sb0011001111010011;\n  assign DirectLookupTable_1[6542] = 16'sb0011001111010010;\n  assign DirectLookupTable_1[6543] = 16'sb0011001111010001;\n  assign DirectLookupTable_1[6544] = 16'sb0011001111010000;\n  assign DirectLookupTable_1[6545] = 16'sb0011001111001111;\n  assign DirectLookupTable_1[6546] = 16'sb0011001111001110;\n  assign DirectLookupTable_1[6547] = 16'sb0011001111001101;\n  assign DirectLookupTable_1[6548] = 16'sb0011001111001100;\n  assign DirectLookupTable_1[6549] = 16'sb0011001111001011;\n  assign DirectLookupTable_1[6550] = 16'sb0011001111001010;\n  assign DirectLookupTable_1[6551] = 16'sb0011001111001001;\n  assign DirectLookupTable_1[6552] = 16'sb0011001111001000;\n  assign DirectLookupTable_1[6553] = 16'sb0011001111000111;\n  assign DirectLookupTable_1[6554] = 16'sb0011001111000111;\n  assign DirectLookupTable_1[6555] = 16'sb0011001111000110;\n  assign DirectLookupTable_1[6556] = 16'sb0011001111000101;\n  assign DirectLookupTable_1[6557] = 16'sb0011001111000100;\n  assign DirectLookupTable_1[6558] = 16'sb0011001111000011;\n  assign DirectLookupTable_1[6559] = 16'sb0011001111000010;\n  assign DirectLookupTable_1[6560] = 16'sb0011001111000001;\n  assign DirectLookupTable_1[6561] = 16'sb0011001111000000;\n  assign DirectLookupTable_1[6562] = 16'sb0011001110111111;\n  assign DirectLookupTable_1[6563] = 16'sb0011001110111110;\n  assign DirectLookupTable_1[6564] = 16'sb0011001110111101;\n  assign DirectLookupTable_1[6565] = 16'sb0011001110111100;\n  assign DirectLookupTable_1[6566] = 16'sb0011001110111011;\n  assign DirectLookupTable_1[6567] = 16'sb0011001110111011;\n  assign DirectLookupTable_1[6568] = 16'sb0011001110111010;\n  assign DirectLookupTable_1[6569] = 16'sb0011001110111001;\n  assign DirectLookupTable_1[6570] = 16'sb0011001110111000;\n  assign DirectLookupTable_1[6571] = 16'sb0011001110110111;\n  assign DirectLookupTable_1[6572] = 16'sb0011001110110110;\n  assign DirectLookupTable_1[6573] = 16'sb0011001110110101;\n  assign DirectLookupTable_1[6574] = 16'sb0011001110110100;\n  assign DirectLookupTable_1[6575] = 16'sb0011001110110011;\n  assign DirectLookupTable_1[6576] = 16'sb0011001110110010;\n  assign DirectLookupTable_1[6577] = 16'sb0011001110110001;\n  assign DirectLookupTable_1[6578] = 16'sb0011001110110000;\n  assign DirectLookupTable_1[6579] = 16'sb0011001110101111;\n  assign DirectLookupTable_1[6580] = 16'sb0011001110101111;\n  assign DirectLookupTable_1[6581] = 16'sb0011001110101110;\n  assign DirectLookupTable_1[6582] = 16'sb0011001110101101;\n  assign DirectLookupTable_1[6583] = 16'sb0011001110101100;\n  assign DirectLookupTable_1[6584] = 16'sb0011001110101011;\n  assign DirectLookupTable_1[6585] = 16'sb0011001110101010;\n  assign DirectLookupTable_1[6586] = 16'sb0011001110101001;\n  assign DirectLookupTable_1[6587] = 16'sb0011001110101000;\n  assign DirectLookupTable_1[6588] = 16'sb0011001110100111;\n  assign DirectLookupTable_1[6589] = 16'sb0011001110100110;\n  assign DirectLookupTable_1[6590] = 16'sb0011001110100101;\n  assign DirectLookupTable_1[6591] = 16'sb0011001110100100;\n  assign DirectLookupTable_1[6592] = 16'sb0011001110100011;\n  assign DirectLookupTable_1[6593] = 16'sb0011001110100010;\n  assign DirectLookupTable_1[6594] = 16'sb0011001110100010;\n  assign DirectLookupTable_1[6595] = 16'sb0011001110100001;\n  assign DirectLookupTable_1[6596] = 16'sb0011001110100000;\n  assign DirectLookupTable_1[6597] = 16'sb0011001110011111;\n  assign DirectLookupTable_1[6598] = 16'sb0011001110011110;\n  assign DirectLookupTable_1[6599] = 16'sb0011001110011101;\n  assign DirectLookupTable_1[6600] = 16'sb0011001110011100;\n  assign DirectLookupTable_1[6601] = 16'sb0011001110011011;\n  assign DirectLookupTable_1[6602] = 16'sb0011001110011010;\n  assign DirectLookupTable_1[6603] = 16'sb0011001110011001;\n  assign DirectLookupTable_1[6604] = 16'sb0011001110011000;\n  assign DirectLookupTable_1[6605] = 16'sb0011001110010111;\n  assign DirectLookupTable_1[6606] = 16'sb0011001110010110;\n  assign DirectLookupTable_1[6607] = 16'sb0011001110010101;\n  assign DirectLookupTable_1[6608] = 16'sb0011001110010101;\n  assign DirectLookupTable_1[6609] = 16'sb0011001110010100;\n  assign DirectLookupTable_1[6610] = 16'sb0011001110010011;\n  assign DirectLookupTable_1[6611] = 16'sb0011001110010010;\n  assign DirectLookupTable_1[6612] = 16'sb0011001110010001;\n  assign DirectLookupTable_1[6613] = 16'sb0011001110010000;\n  assign DirectLookupTable_1[6614] = 16'sb0011001110001111;\n  assign DirectLookupTable_1[6615] = 16'sb0011001110001110;\n  assign DirectLookupTable_1[6616] = 16'sb0011001110001101;\n  assign DirectLookupTable_1[6617] = 16'sb0011001110001100;\n  assign DirectLookupTable_1[6618] = 16'sb0011001110001011;\n  assign DirectLookupTable_1[6619] = 16'sb0011001110001010;\n  assign DirectLookupTable_1[6620] = 16'sb0011001110001001;\n  assign DirectLookupTable_1[6621] = 16'sb0011001110001000;\n  assign DirectLookupTable_1[6622] = 16'sb0011001110000111;\n  assign DirectLookupTable_1[6623] = 16'sb0011001110000111;\n  assign DirectLookupTable_1[6624] = 16'sb0011001110000110;\n  assign DirectLookupTable_1[6625] = 16'sb0011001110000101;\n  assign DirectLookupTable_1[6626] = 16'sb0011001110000100;\n  assign DirectLookupTable_1[6627] = 16'sb0011001110000011;\n  assign DirectLookupTable_1[6628] = 16'sb0011001110000010;\n  assign DirectLookupTable_1[6629] = 16'sb0011001110000001;\n  assign DirectLookupTable_1[6630] = 16'sb0011001110000000;\n  assign DirectLookupTable_1[6631] = 16'sb0011001101111111;\n  assign DirectLookupTable_1[6632] = 16'sb0011001101111110;\n  assign DirectLookupTable_1[6633] = 16'sb0011001101111101;\n  assign DirectLookupTable_1[6634] = 16'sb0011001101111100;\n  assign DirectLookupTable_1[6635] = 16'sb0011001101111011;\n  assign DirectLookupTable_1[6636] = 16'sb0011001101111010;\n  assign DirectLookupTable_1[6637] = 16'sb0011001101111010;\n  assign DirectLookupTable_1[6638] = 16'sb0011001101111001;\n  assign DirectLookupTable_1[6639] = 16'sb0011001101111000;\n  assign DirectLookupTable_1[6640] = 16'sb0011001101110111;\n  assign DirectLookupTable_1[6641] = 16'sb0011001101110110;\n  assign DirectLookupTable_1[6642] = 16'sb0011001101110101;\n  assign DirectLookupTable_1[6643] = 16'sb0011001101110100;\n  assign DirectLookupTable_1[6644] = 16'sb0011001101110011;\n  assign DirectLookupTable_1[6645] = 16'sb0011001101110010;\n  assign DirectLookupTable_1[6646] = 16'sb0011001101110001;\n  assign DirectLookupTable_1[6647] = 16'sb0011001101110000;\n  assign DirectLookupTable_1[6648] = 16'sb0011001101101111;\n  assign DirectLookupTable_1[6649] = 16'sb0011001101101110;\n  assign DirectLookupTable_1[6650] = 16'sb0011001101101101;\n  assign DirectLookupTable_1[6651] = 16'sb0011001101101100;\n  assign DirectLookupTable_1[6652] = 16'sb0011001101101011;\n  assign DirectLookupTable_1[6653] = 16'sb0011001101101011;\n  assign DirectLookupTable_1[6654] = 16'sb0011001101101010;\n  assign DirectLookupTable_1[6655] = 16'sb0011001101101001;\n  assign DirectLookupTable_1[6656] = 16'sb0011001101101000;\n  assign DirectLookupTable_1[6657] = 16'sb0011001101100111;\n  assign DirectLookupTable_1[6658] = 16'sb0011001101100110;\n  assign DirectLookupTable_1[6659] = 16'sb0011001101100101;\n  assign DirectLookupTable_1[6660] = 16'sb0011001101100100;\n  assign DirectLookupTable_1[6661] = 16'sb0011001101100011;\n  assign DirectLookupTable_1[6662] = 16'sb0011001101100010;\n  assign DirectLookupTable_1[6663] = 16'sb0011001101100001;\n  assign DirectLookupTable_1[6664] = 16'sb0011001101100000;\n  assign DirectLookupTable_1[6665] = 16'sb0011001101011111;\n  assign DirectLookupTable_1[6666] = 16'sb0011001101011110;\n  assign DirectLookupTable_1[6667] = 16'sb0011001101011101;\n  assign DirectLookupTable_1[6668] = 16'sb0011001101011101;\n  assign DirectLookupTable_1[6669] = 16'sb0011001101011100;\n  assign DirectLookupTable_1[6670] = 16'sb0011001101011011;\n  assign DirectLookupTable_1[6671] = 16'sb0011001101011010;\n  assign DirectLookupTable_1[6672] = 16'sb0011001101011001;\n  assign DirectLookupTable_1[6673] = 16'sb0011001101011000;\n  assign DirectLookupTable_1[6674] = 16'sb0011001101010111;\n  assign DirectLookupTable_1[6675] = 16'sb0011001101010110;\n  assign DirectLookupTable_1[6676] = 16'sb0011001101010101;\n  assign DirectLookupTable_1[6677] = 16'sb0011001101010100;\n  assign DirectLookupTable_1[6678] = 16'sb0011001101010011;\n  assign DirectLookupTable_1[6679] = 16'sb0011001101010010;\n  assign DirectLookupTable_1[6680] = 16'sb0011001101010001;\n  assign DirectLookupTable_1[6681] = 16'sb0011001101010000;\n  assign DirectLookupTable_1[6682] = 16'sb0011001101001111;\n  assign DirectLookupTable_1[6683] = 16'sb0011001101001110;\n  assign DirectLookupTable_1[6684] = 16'sb0011001101001110;\n  assign DirectLookupTable_1[6685] = 16'sb0011001101001101;\n  assign DirectLookupTable_1[6686] = 16'sb0011001101001100;\n  assign DirectLookupTable_1[6687] = 16'sb0011001101001011;\n  assign DirectLookupTable_1[6688] = 16'sb0011001101001010;\n  assign DirectLookupTable_1[6689] = 16'sb0011001101001001;\n  assign DirectLookupTable_1[6690] = 16'sb0011001101001000;\n  assign DirectLookupTable_1[6691] = 16'sb0011001101000111;\n  assign DirectLookupTable_1[6692] = 16'sb0011001101000110;\n  assign DirectLookupTable_1[6693] = 16'sb0011001101000101;\n  assign DirectLookupTable_1[6694] = 16'sb0011001101000100;\n  assign DirectLookupTable_1[6695] = 16'sb0011001101000011;\n  assign DirectLookupTable_1[6696] = 16'sb0011001101000010;\n  assign DirectLookupTable_1[6697] = 16'sb0011001101000001;\n  assign DirectLookupTable_1[6698] = 16'sb0011001101000000;\n  assign DirectLookupTable_1[6699] = 16'sb0011001100111111;\n  assign DirectLookupTable_1[6700] = 16'sb0011001100111110;\n  assign DirectLookupTable_1[6701] = 16'sb0011001100111110;\n  assign DirectLookupTable_1[6702] = 16'sb0011001100111101;\n  assign DirectLookupTable_1[6703] = 16'sb0011001100111100;\n  assign DirectLookupTable_1[6704] = 16'sb0011001100111011;\n  assign DirectLookupTable_1[6705] = 16'sb0011001100111010;\n  assign DirectLookupTable_1[6706] = 16'sb0011001100111001;\n  assign DirectLookupTable_1[6707] = 16'sb0011001100111000;\n  assign DirectLookupTable_1[6708] = 16'sb0011001100110111;\n  assign DirectLookupTable_1[6709] = 16'sb0011001100110110;\n  assign DirectLookupTable_1[6710] = 16'sb0011001100110101;\n  assign DirectLookupTable_1[6711] = 16'sb0011001100110100;\n  assign DirectLookupTable_1[6712] = 16'sb0011001100110011;\n  assign DirectLookupTable_1[6713] = 16'sb0011001100110010;\n  assign DirectLookupTable_1[6714] = 16'sb0011001100110001;\n  assign DirectLookupTable_1[6715] = 16'sb0011001100110000;\n  assign DirectLookupTable_1[6716] = 16'sb0011001100101111;\n  assign DirectLookupTable_1[6717] = 16'sb0011001100101110;\n  assign DirectLookupTable_1[6718] = 16'sb0011001100101110;\n  assign DirectLookupTable_1[6719] = 16'sb0011001100101101;\n  assign DirectLookupTable_1[6720] = 16'sb0011001100101100;\n  assign DirectLookupTable_1[6721] = 16'sb0011001100101011;\n  assign DirectLookupTable_1[6722] = 16'sb0011001100101010;\n  assign DirectLookupTable_1[6723] = 16'sb0011001100101001;\n  assign DirectLookupTable_1[6724] = 16'sb0011001100101000;\n  assign DirectLookupTable_1[6725] = 16'sb0011001100100111;\n  assign DirectLookupTable_1[6726] = 16'sb0011001100100110;\n  assign DirectLookupTable_1[6727] = 16'sb0011001100100101;\n  assign DirectLookupTable_1[6728] = 16'sb0011001100100100;\n  assign DirectLookupTable_1[6729] = 16'sb0011001100100011;\n  assign DirectLookupTable_1[6730] = 16'sb0011001100100010;\n  assign DirectLookupTable_1[6731] = 16'sb0011001100100001;\n  assign DirectLookupTable_1[6732] = 16'sb0011001100100000;\n  assign DirectLookupTable_1[6733] = 16'sb0011001100011111;\n  assign DirectLookupTable_1[6734] = 16'sb0011001100011110;\n  assign DirectLookupTable_1[6735] = 16'sb0011001100011101;\n  assign DirectLookupTable_1[6736] = 16'sb0011001100011101;\n  assign DirectLookupTable_1[6737] = 16'sb0011001100011100;\n  assign DirectLookupTable_1[6738] = 16'sb0011001100011011;\n  assign DirectLookupTable_1[6739] = 16'sb0011001100011010;\n  assign DirectLookupTable_1[6740] = 16'sb0011001100011001;\n  assign DirectLookupTable_1[6741] = 16'sb0011001100011000;\n  assign DirectLookupTable_1[6742] = 16'sb0011001100010111;\n  assign DirectLookupTable_1[6743] = 16'sb0011001100010110;\n  assign DirectLookupTable_1[6744] = 16'sb0011001100010101;\n  assign DirectLookupTable_1[6745] = 16'sb0011001100010100;\n  assign DirectLookupTable_1[6746] = 16'sb0011001100010011;\n  assign DirectLookupTable_1[6747] = 16'sb0011001100010010;\n  assign DirectLookupTable_1[6748] = 16'sb0011001100010001;\n  assign DirectLookupTable_1[6749] = 16'sb0011001100010000;\n  assign DirectLookupTable_1[6750] = 16'sb0011001100001111;\n  assign DirectLookupTable_1[6751] = 16'sb0011001100001110;\n  assign DirectLookupTable_1[6752] = 16'sb0011001100001101;\n  assign DirectLookupTable_1[6753] = 16'sb0011001100001100;\n  assign DirectLookupTable_1[6754] = 16'sb0011001100001011;\n  assign DirectLookupTable_1[6755] = 16'sb0011001100001011;\n  assign DirectLookupTable_1[6756] = 16'sb0011001100001010;\n  assign DirectLookupTable_1[6757] = 16'sb0011001100001001;\n  assign DirectLookupTable_1[6758] = 16'sb0011001100001000;\n  assign DirectLookupTable_1[6759] = 16'sb0011001100000111;\n  assign DirectLookupTable_1[6760] = 16'sb0011001100000110;\n  assign DirectLookupTable_1[6761] = 16'sb0011001100000101;\n  assign DirectLookupTable_1[6762] = 16'sb0011001100000100;\n  assign DirectLookupTable_1[6763] = 16'sb0011001100000011;\n  assign DirectLookupTable_1[6764] = 16'sb0011001100000010;\n  assign DirectLookupTable_1[6765] = 16'sb0011001100000001;\n  assign DirectLookupTable_1[6766] = 16'sb0011001100000000;\n  assign DirectLookupTable_1[6767] = 16'sb0011001011111111;\n  assign DirectLookupTable_1[6768] = 16'sb0011001011111110;\n  assign DirectLookupTable_1[6769] = 16'sb0011001011111101;\n  assign DirectLookupTable_1[6770] = 16'sb0011001011111100;\n  assign DirectLookupTable_1[6771] = 16'sb0011001011111011;\n  assign DirectLookupTable_1[6772] = 16'sb0011001011111010;\n  assign DirectLookupTable_1[6773] = 16'sb0011001011111001;\n  assign DirectLookupTable_1[6774] = 16'sb0011001011111000;\n  assign DirectLookupTable_1[6775] = 16'sb0011001011111000;\n  assign DirectLookupTable_1[6776] = 16'sb0011001011110111;\n  assign DirectLookupTable_1[6777] = 16'sb0011001011110110;\n  assign DirectLookupTable_1[6778] = 16'sb0011001011110101;\n  assign DirectLookupTable_1[6779] = 16'sb0011001011110100;\n  assign DirectLookupTable_1[6780] = 16'sb0011001011110011;\n  assign DirectLookupTable_1[6781] = 16'sb0011001011110010;\n  assign DirectLookupTable_1[6782] = 16'sb0011001011110001;\n  assign DirectLookupTable_1[6783] = 16'sb0011001011110000;\n  assign DirectLookupTable_1[6784] = 16'sb0011001011101111;\n  assign DirectLookupTable_1[6785] = 16'sb0011001011101110;\n  assign DirectLookupTable_1[6786] = 16'sb0011001011101101;\n  assign DirectLookupTable_1[6787] = 16'sb0011001011101100;\n  assign DirectLookupTable_1[6788] = 16'sb0011001011101011;\n  assign DirectLookupTable_1[6789] = 16'sb0011001011101010;\n  assign DirectLookupTable_1[6790] = 16'sb0011001011101001;\n  assign DirectLookupTable_1[6791] = 16'sb0011001011101000;\n  assign DirectLookupTable_1[6792] = 16'sb0011001011100111;\n  assign DirectLookupTable_1[6793] = 16'sb0011001011100110;\n  assign DirectLookupTable_1[6794] = 16'sb0011001011100101;\n  assign DirectLookupTable_1[6795] = 16'sb0011001011100101;\n  assign DirectLookupTable_1[6796] = 16'sb0011001011100100;\n  assign DirectLookupTable_1[6797] = 16'sb0011001011100011;\n  assign DirectLookupTable_1[6798] = 16'sb0011001011100010;\n  assign DirectLookupTable_1[6799] = 16'sb0011001011100001;\n  assign DirectLookupTable_1[6800] = 16'sb0011001011100000;\n  assign DirectLookupTable_1[6801] = 16'sb0011001011011111;\n  assign DirectLookupTable_1[6802] = 16'sb0011001011011110;\n  assign DirectLookupTable_1[6803] = 16'sb0011001011011101;\n  assign DirectLookupTable_1[6804] = 16'sb0011001011011100;\n  assign DirectLookupTable_1[6805] = 16'sb0011001011011011;\n  assign DirectLookupTable_1[6806] = 16'sb0011001011011010;\n  assign DirectLookupTable_1[6807] = 16'sb0011001011011001;\n  assign DirectLookupTable_1[6808] = 16'sb0011001011011000;\n  assign DirectLookupTable_1[6809] = 16'sb0011001011010111;\n  assign DirectLookupTable_1[6810] = 16'sb0011001011010110;\n  assign DirectLookupTable_1[6811] = 16'sb0011001011010101;\n  assign DirectLookupTable_1[6812] = 16'sb0011001011010100;\n  assign DirectLookupTable_1[6813] = 16'sb0011001011010011;\n  assign DirectLookupTable_1[6814] = 16'sb0011001011010010;\n  assign DirectLookupTable_1[6815] = 16'sb0011001011010001;\n  assign DirectLookupTable_1[6816] = 16'sb0011001011010000;\n  assign DirectLookupTable_1[6817] = 16'sb0011001011010000;\n  assign DirectLookupTable_1[6818] = 16'sb0011001011001111;\n  assign DirectLookupTable_1[6819] = 16'sb0011001011001110;\n  assign DirectLookupTable_1[6820] = 16'sb0011001011001101;\n  assign DirectLookupTable_1[6821] = 16'sb0011001011001100;\n  assign DirectLookupTable_1[6822] = 16'sb0011001011001011;\n  assign DirectLookupTable_1[6823] = 16'sb0011001011001010;\n  assign DirectLookupTable_1[6824] = 16'sb0011001011001001;\n  assign DirectLookupTable_1[6825] = 16'sb0011001011001000;\n  assign DirectLookupTable_1[6826] = 16'sb0011001011000111;\n  assign DirectLookupTable_1[6827] = 16'sb0011001011000110;\n  assign DirectLookupTable_1[6828] = 16'sb0011001011000101;\n  assign DirectLookupTable_1[6829] = 16'sb0011001011000100;\n  assign DirectLookupTable_1[6830] = 16'sb0011001011000011;\n  assign DirectLookupTable_1[6831] = 16'sb0011001011000010;\n  assign DirectLookupTable_1[6832] = 16'sb0011001011000001;\n  assign DirectLookupTable_1[6833] = 16'sb0011001011000000;\n  assign DirectLookupTable_1[6834] = 16'sb0011001010111111;\n  assign DirectLookupTable_1[6835] = 16'sb0011001010111110;\n  assign DirectLookupTable_1[6836] = 16'sb0011001010111101;\n  assign DirectLookupTable_1[6837] = 16'sb0011001010111100;\n  assign DirectLookupTable_1[6838] = 16'sb0011001010111011;\n  assign DirectLookupTable_1[6839] = 16'sb0011001010111010;\n  assign DirectLookupTable_1[6840] = 16'sb0011001010111010;\n  assign DirectLookupTable_1[6841] = 16'sb0011001010111001;\n  assign DirectLookupTable_1[6842] = 16'sb0011001010111000;\n  assign DirectLookupTable_1[6843] = 16'sb0011001010110111;\n  assign DirectLookupTable_1[6844] = 16'sb0011001010110110;\n  assign DirectLookupTable_1[6845] = 16'sb0011001010110101;\n  assign DirectLookupTable_1[6846] = 16'sb0011001010110100;\n  assign DirectLookupTable_1[6847] = 16'sb0011001010110011;\n  assign DirectLookupTable_1[6848] = 16'sb0011001010110010;\n  assign DirectLookupTable_1[6849] = 16'sb0011001010110001;\n  assign DirectLookupTable_1[6850] = 16'sb0011001010110000;\n  assign DirectLookupTable_1[6851] = 16'sb0011001010101111;\n  assign DirectLookupTable_1[6852] = 16'sb0011001010101110;\n  assign DirectLookupTable_1[6853] = 16'sb0011001010101101;\n  assign DirectLookupTable_1[6854] = 16'sb0011001010101100;\n  assign DirectLookupTable_1[6855] = 16'sb0011001010101011;\n  assign DirectLookupTable_1[6856] = 16'sb0011001010101010;\n  assign DirectLookupTable_1[6857] = 16'sb0011001010101001;\n  assign DirectLookupTable_1[6858] = 16'sb0011001010101000;\n  assign DirectLookupTable_1[6859] = 16'sb0011001010100111;\n  assign DirectLookupTable_1[6860] = 16'sb0011001010100110;\n  assign DirectLookupTable_1[6861] = 16'sb0011001010100101;\n  assign DirectLookupTable_1[6862] = 16'sb0011001010100100;\n  assign DirectLookupTable_1[6863] = 16'sb0011001010100011;\n  assign DirectLookupTable_1[6864] = 16'sb0011001010100011;\n  assign DirectLookupTable_1[6865] = 16'sb0011001010100010;\n  assign DirectLookupTable_1[6866] = 16'sb0011001010100001;\n  assign DirectLookupTable_1[6867] = 16'sb0011001010100000;\n  assign DirectLookupTable_1[6868] = 16'sb0011001010011111;\n  assign DirectLookupTable_1[6869] = 16'sb0011001010011110;\n  assign DirectLookupTable_1[6870] = 16'sb0011001010011101;\n  assign DirectLookupTable_1[6871] = 16'sb0011001010011100;\n  assign DirectLookupTable_1[6872] = 16'sb0011001010011011;\n  assign DirectLookupTable_1[6873] = 16'sb0011001010011010;\n  assign DirectLookupTable_1[6874] = 16'sb0011001010011001;\n  assign DirectLookupTable_1[6875] = 16'sb0011001010011000;\n  assign DirectLookupTable_1[6876] = 16'sb0011001010010111;\n  assign DirectLookupTable_1[6877] = 16'sb0011001010010110;\n  assign DirectLookupTable_1[6878] = 16'sb0011001010010101;\n  assign DirectLookupTable_1[6879] = 16'sb0011001010010100;\n  assign DirectLookupTable_1[6880] = 16'sb0011001010010011;\n  assign DirectLookupTable_1[6881] = 16'sb0011001010010010;\n  assign DirectLookupTable_1[6882] = 16'sb0011001010010001;\n  assign DirectLookupTable_1[6883] = 16'sb0011001010010000;\n  assign DirectLookupTable_1[6884] = 16'sb0011001010001111;\n  assign DirectLookupTable_1[6885] = 16'sb0011001010001110;\n  assign DirectLookupTable_1[6886] = 16'sb0011001010001101;\n  assign DirectLookupTable_1[6887] = 16'sb0011001010001100;\n  assign DirectLookupTable_1[6888] = 16'sb0011001010001011;\n  assign DirectLookupTable_1[6889] = 16'sb0011001010001010;\n  assign DirectLookupTable_1[6890] = 16'sb0011001010001010;\n  assign DirectLookupTable_1[6891] = 16'sb0011001010001001;\n  assign DirectLookupTable_1[6892] = 16'sb0011001010001000;\n  assign DirectLookupTable_1[6893] = 16'sb0011001010000111;\n  assign DirectLookupTable_1[6894] = 16'sb0011001010000110;\n  assign DirectLookupTable_1[6895] = 16'sb0011001010000101;\n  assign DirectLookupTable_1[6896] = 16'sb0011001010000100;\n  assign DirectLookupTable_1[6897] = 16'sb0011001010000011;\n  assign DirectLookupTable_1[6898] = 16'sb0011001010000010;\n  assign DirectLookupTable_1[6899] = 16'sb0011001010000001;\n  assign DirectLookupTable_1[6900] = 16'sb0011001010000000;\n  assign DirectLookupTable_1[6901] = 16'sb0011001001111111;\n  assign DirectLookupTable_1[6902] = 16'sb0011001001111110;\n  assign DirectLookupTable_1[6903] = 16'sb0011001001111101;\n  assign DirectLookupTable_1[6904] = 16'sb0011001001111100;\n  assign DirectLookupTable_1[6905] = 16'sb0011001001111011;\n  assign DirectLookupTable_1[6906] = 16'sb0011001001111010;\n  assign DirectLookupTable_1[6907] = 16'sb0011001001111001;\n  assign DirectLookupTable_1[6908] = 16'sb0011001001111000;\n  assign DirectLookupTable_1[6909] = 16'sb0011001001110111;\n  assign DirectLookupTable_1[6910] = 16'sb0011001001110110;\n  assign DirectLookupTable_1[6911] = 16'sb0011001001110101;\n  assign DirectLookupTable_1[6912] = 16'sb0011001001110100;\n  assign DirectLookupTable_1[6913] = 16'sb0011001001110011;\n  assign DirectLookupTable_1[6914] = 16'sb0011001001110010;\n  assign DirectLookupTable_1[6915] = 16'sb0011001001110001;\n  assign DirectLookupTable_1[6916] = 16'sb0011001001110000;\n  assign DirectLookupTable_1[6917] = 16'sb0011001001101111;\n  assign DirectLookupTable_1[6918] = 16'sb0011001001101110;\n  assign DirectLookupTable_1[6919] = 16'sb0011001001101110;\n  assign DirectLookupTable_1[6920] = 16'sb0011001001101101;\n  assign DirectLookupTable_1[6921] = 16'sb0011001001101100;\n  assign DirectLookupTable_1[6922] = 16'sb0011001001101011;\n  assign DirectLookupTable_1[6923] = 16'sb0011001001101010;\n  assign DirectLookupTable_1[6924] = 16'sb0011001001101001;\n  assign DirectLookupTable_1[6925] = 16'sb0011001001101000;\n  assign DirectLookupTable_1[6926] = 16'sb0011001001100111;\n  assign DirectLookupTable_1[6927] = 16'sb0011001001100110;\n  assign DirectLookupTable_1[6928] = 16'sb0011001001100101;\n  assign DirectLookupTable_1[6929] = 16'sb0011001001100100;\n  assign DirectLookupTable_1[6930] = 16'sb0011001001100011;\n  assign DirectLookupTable_1[6931] = 16'sb0011001001100010;\n  assign DirectLookupTable_1[6932] = 16'sb0011001001100001;\n  assign DirectLookupTable_1[6933] = 16'sb0011001001100000;\n  assign DirectLookupTable_1[6934] = 16'sb0011001001011111;\n  assign DirectLookupTable_1[6935] = 16'sb0011001001011110;\n  assign DirectLookupTable_1[6936] = 16'sb0011001001011101;\n  assign DirectLookupTable_1[6937] = 16'sb0011001001011100;\n  assign DirectLookupTable_1[6938] = 16'sb0011001001011011;\n  assign DirectLookupTable_1[6939] = 16'sb0011001001011010;\n  assign DirectLookupTable_1[6940] = 16'sb0011001001011001;\n  assign DirectLookupTable_1[6941] = 16'sb0011001001011000;\n  assign DirectLookupTable_1[6942] = 16'sb0011001001010111;\n  assign DirectLookupTable_1[6943] = 16'sb0011001001010110;\n  assign DirectLookupTable_1[6944] = 16'sb0011001001010101;\n  assign DirectLookupTable_1[6945] = 16'sb0011001001010100;\n  assign DirectLookupTable_1[6946] = 16'sb0011001001010011;\n  assign DirectLookupTable_1[6947] = 16'sb0011001001010010;\n  assign DirectLookupTable_1[6948] = 16'sb0011001001010001;\n  assign DirectLookupTable_1[6949] = 16'sb0011001001010000;\n  assign DirectLookupTable_1[6950] = 16'sb0011001001001111;\n  assign DirectLookupTable_1[6951] = 16'sb0011001001001110;\n  assign DirectLookupTable_1[6952] = 16'sb0011001001001110;\n  assign DirectLookupTable_1[6953] = 16'sb0011001001001101;\n  assign DirectLookupTable_1[6954] = 16'sb0011001001001100;\n  assign DirectLookupTable_1[6955] = 16'sb0011001001001011;\n  assign DirectLookupTable_1[6956] = 16'sb0011001001001010;\n  assign DirectLookupTable_1[6957] = 16'sb0011001001001001;\n  assign DirectLookupTable_1[6958] = 16'sb0011001001001000;\n  assign DirectLookupTable_1[6959] = 16'sb0011001001000111;\n  assign DirectLookupTable_1[6960] = 16'sb0011001001000110;\n  assign DirectLookupTable_1[6961] = 16'sb0011001001000101;\n  assign DirectLookupTable_1[6962] = 16'sb0011001001000100;\n  assign DirectLookupTable_1[6963] = 16'sb0011001001000011;\n  assign DirectLookupTable_1[6964] = 16'sb0011001001000010;\n  assign DirectLookupTable_1[6965] = 16'sb0011001001000001;\n  assign DirectLookupTable_1[6966] = 16'sb0011001001000000;\n  assign DirectLookupTable_1[6967] = 16'sb0011001000111111;\n  assign DirectLookupTable_1[6968] = 16'sb0011001000111110;\n  assign DirectLookupTable_1[6969] = 16'sb0011001000111101;\n  assign DirectLookupTable_1[6970] = 16'sb0011001000111100;\n  assign DirectLookupTable_1[6971] = 16'sb0011001000111011;\n  assign DirectLookupTable_1[6972] = 16'sb0011001000111010;\n  assign DirectLookupTable_1[6973] = 16'sb0011001000111001;\n  assign DirectLookupTable_1[6974] = 16'sb0011001000111000;\n  assign DirectLookupTable_1[6975] = 16'sb0011001000110111;\n  assign DirectLookupTable_1[6976] = 16'sb0011001000110110;\n  assign DirectLookupTable_1[6977] = 16'sb0011001000110101;\n  assign DirectLookupTable_1[6978] = 16'sb0011001000110100;\n  assign DirectLookupTable_1[6979] = 16'sb0011001000110011;\n  assign DirectLookupTable_1[6980] = 16'sb0011001000110010;\n  assign DirectLookupTable_1[6981] = 16'sb0011001000110001;\n  assign DirectLookupTable_1[6982] = 16'sb0011001000110000;\n  assign DirectLookupTable_1[6983] = 16'sb0011001000101111;\n  assign DirectLookupTable_1[6984] = 16'sb0011001000101110;\n  assign DirectLookupTable_1[6985] = 16'sb0011001000101101;\n  assign DirectLookupTable_1[6986] = 16'sb0011001000101100;\n  assign DirectLookupTable_1[6987] = 16'sb0011001000101011;\n  assign DirectLookupTable_1[6988] = 16'sb0011001000101010;\n  assign DirectLookupTable_1[6989] = 16'sb0011001000101010;\n  assign DirectLookupTable_1[6990] = 16'sb0011001000101001;\n  assign DirectLookupTable_1[6991] = 16'sb0011001000101000;\n  assign DirectLookupTable_1[6992] = 16'sb0011001000100111;\n  assign DirectLookupTable_1[6993] = 16'sb0011001000100110;\n  assign DirectLookupTable_1[6994] = 16'sb0011001000100101;\n  assign DirectLookupTable_1[6995] = 16'sb0011001000100100;\n  assign DirectLookupTable_1[6996] = 16'sb0011001000100011;\n  assign DirectLookupTable_1[6997] = 16'sb0011001000100010;\n  assign DirectLookupTable_1[6998] = 16'sb0011001000100001;\n  assign DirectLookupTable_1[6999] = 16'sb0011001000100000;\n  assign DirectLookupTable_1[7000] = 16'sb0011001000011111;\n  assign DirectLookupTable_1[7001] = 16'sb0011001000011110;\n  assign DirectLookupTable_1[7002] = 16'sb0011001000011101;\n  assign DirectLookupTable_1[7003] = 16'sb0011001000011100;\n  assign DirectLookupTable_1[7004] = 16'sb0011001000011011;\n  assign DirectLookupTable_1[7005] = 16'sb0011001000011010;\n  assign DirectLookupTable_1[7006] = 16'sb0011001000011001;\n  assign DirectLookupTable_1[7007] = 16'sb0011001000011000;\n  assign DirectLookupTable_1[7008] = 16'sb0011001000010111;\n  assign DirectLookupTable_1[7009] = 16'sb0011001000010110;\n  assign DirectLookupTable_1[7010] = 16'sb0011001000010101;\n  assign DirectLookupTable_1[7011] = 16'sb0011001000010100;\n  assign DirectLookupTable_1[7012] = 16'sb0011001000010011;\n  assign DirectLookupTable_1[7013] = 16'sb0011001000010010;\n  assign DirectLookupTable_1[7014] = 16'sb0011001000010001;\n  assign DirectLookupTable_1[7015] = 16'sb0011001000010000;\n  assign DirectLookupTable_1[7016] = 16'sb0011001000001111;\n  assign DirectLookupTable_1[7017] = 16'sb0011001000001110;\n  assign DirectLookupTable_1[7018] = 16'sb0011001000001101;\n  assign DirectLookupTable_1[7019] = 16'sb0011001000001100;\n  assign DirectLookupTable_1[7020] = 16'sb0011001000001011;\n  assign DirectLookupTable_1[7021] = 16'sb0011001000001010;\n  assign DirectLookupTable_1[7022] = 16'sb0011001000001001;\n  assign DirectLookupTable_1[7023] = 16'sb0011001000001000;\n  assign DirectLookupTable_1[7024] = 16'sb0011001000000111;\n  assign DirectLookupTable_1[7025] = 16'sb0011001000000110;\n  assign DirectLookupTable_1[7026] = 16'sb0011001000000101;\n  assign DirectLookupTable_1[7027] = 16'sb0011001000000100;\n  assign DirectLookupTable_1[7028] = 16'sb0011001000000011;\n  assign DirectLookupTable_1[7029] = 16'sb0011001000000010;\n  assign DirectLookupTable_1[7030] = 16'sb0011001000000001;\n  assign DirectLookupTable_1[7031] = 16'sb0011001000000000;\n  assign DirectLookupTable_1[7032] = 16'sb0011000111111111;\n  assign DirectLookupTable_1[7033] = 16'sb0011000111111110;\n  assign DirectLookupTable_1[7034] = 16'sb0011000111111101;\n  assign DirectLookupTable_1[7035] = 16'sb0011000111111101;\n  assign DirectLookupTable_1[7036] = 16'sb0011000111111100;\n  assign DirectLookupTable_1[7037] = 16'sb0011000111111011;\n  assign DirectLookupTable_1[7038] = 16'sb0011000111111010;\n  assign DirectLookupTable_1[7039] = 16'sb0011000111111001;\n  assign DirectLookupTable_1[7040] = 16'sb0011000111111000;\n  assign DirectLookupTable_1[7041] = 16'sb0011000111110111;\n  assign DirectLookupTable_1[7042] = 16'sb0011000111110110;\n  assign DirectLookupTable_1[7043] = 16'sb0011000111110101;\n  assign DirectLookupTable_1[7044] = 16'sb0011000111110100;\n  assign DirectLookupTable_1[7045] = 16'sb0011000111110011;\n  assign DirectLookupTable_1[7046] = 16'sb0011000111110010;\n  assign DirectLookupTable_1[7047] = 16'sb0011000111110001;\n  assign DirectLookupTable_1[7048] = 16'sb0011000111110000;\n  assign DirectLookupTable_1[7049] = 16'sb0011000111101111;\n  assign DirectLookupTable_1[7050] = 16'sb0011000111101110;\n  assign DirectLookupTable_1[7051] = 16'sb0011000111101101;\n  assign DirectLookupTable_1[7052] = 16'sb0011000111101100;\n  assign DirectLookupTable_1[7053] = 16'sb0011000111101011;\n  assign DirectLookupTable_1[7054] = 16'sb0011000111101010;\n  assign DirectLookupTable_1[7055] = 16'sb0011000111101001;\n  assign DirectLookupTable_1[7056] = 16'sb0011000111101000;\n  assign DirectLookupTable_1[7057] = 16'sb0011000111100111;\n  assign DirectLookupTable_1[7058] = 16'sb0011000111100110;\n  assign DirectLookupTable_1[7059] = 16'sb0011000111100101;\n  assign DirectLookupTable_1[7060] = 16'sb0011000111100100;\n  assign DirectLookupTable_1[7061] = 16'sb0011000111100011;\n  assign DirectLookupTable_1[7062] = 16'sb0011000111100010;\n  assign DirectLookupTable_1[7063] = 16'sb0011000111100001;\n  assign DirectLookupTable_1[7064] = 16'sb0011000111100000;\n  assign DirectLookupTable_1[7065] = 16'sb0011000111011111;\n  assign DirectLookupTable_1[7066] = 16'sb0011000111011110;\n  assign DirectLookupTable_1[7067] = 16'sb0011000111011101;\n  assign DirectLookupTable_1[7068] = 16'sb0011000111011100;\n  assign DirectLookupTable_1[7069] = 16'sb0011000111011011;\n  assign DirectLookupTable_1[7070] = 16'sb0011000111011010;\n  assign DirectLookupTable_1[7071] = 16'sb0011000111011001;\n  assign DirectLookupTable_1[7072] = 16'sb0011000111011000;\n  assign DirectLookupTable_1[7073] = 16'sb0011000111010111;\n  assign DirectLookupTable_1[7074] = 16'sb0011000111010110;\n  assign DirectLookupTable_1[7075] = 16'sb0011000111010101;\n  assign DirectLookupTable_1[7076] = 16'sb0011000111010100;\n  assign DirectLookupTable_1[7077] = 16'sb0011000111010011;\n  assign DirectLookupTable_1[7078] = 16'sb0011000111010010;\n  assign DirectLookupTable_1[7079] = 16'sb0011000111010001;\n  assign DirectLookupTable_1[7080] = 16'sb0011000111010000;\n  assign DirectLookupTable_1[7081] = 16'sb0011000111001111;\n  assign DirectLookupTable_1[7082] = 16'sb0011000111001110;\n  assign DirectLookupTable_1[7083] = 16'sb0011000111001101;\n  assign DirectLookupTable_1[7084] = 16'sb0011000111001100;\n  assign DirectLookupTable_1[7085] = 16'sb0011000111001011;\n  assign DirectLookupTable_1[7086] = 16'sb0011000111001010;\n  assign DirectLookupTable_1[7087] = 16'sb0011000111001001;\n  assign DirectLookupTable_1[7088] = 16'sb0011000111001000;\n  assign DirectLookupTable_1[7089] = 16'sb0011000111000111;\n  assign DirectLookupTable_1[7090] = 16'sb0011000111000110;\n  assign DirectLookupTable_1[7091] = 16'sb0011000111000101;\n  assign DirectLookupTable_1[7092] = 16'sb0011000111000100;\n  assign DirectLookupTable_1[7093] = 16'sb0011000111000011;\n  assign DirectLookupTable_1[7094] = 16'sb0011000111000010;\n  assign DirectLookupTable_1[7095] = 16'sb0011000111000001;\n  assign DirectLookupTable_1[7096] = 16'sb0011000111000000;\n  assign DirectLookupTable_1[7097] = 16'sb0011000110111111;\n  assign DirectLookupTable_1[7098] = 16'sb0011000110111110;\n  assign DirectLookupTable_1[7099] = 16'sb0011000110111101;\n  assign DirectLookupTable_1[7100] = 16'sb0011000110111100;\n  assign DirectLookupTable_1[7101] = 16'sb0011000110111100;\n  assign DirectLookupTable_1[7102] = 16'sb0011000110111011;\n  assign DirectLookupTable_1[7103] = 16'sb0011000110111010;\n  assign DirectLookupTable_1[7104] = 16'sb0011000110111001;\n  assign DirectLookupTable_1[7105] = 16'sb0011000110111000;\n  assign DirectLookupTable_1[7106] = 16'sb0011000110110111;\n  assign DirectLookupTable_1[7107] = 16'sb0011000110110110;\n  assign DirectLookupTable_1[7108] = 16'sb0011000110110101;\n  assign DirectLookupTable_1[7109] = 16'sb0011000110110100;\n  assign DirectLookupTable_1[7110] = 16'sb0011000110110011;\n  assign DirectLookupTable_1[7111] = 16'sb0011000110110010;\n  assign DirectLookupTable_1[7112] = 16'sb0011000110110001;\n  assign DirectLookupTable_1[7113] = 16'sb0011000110110000;\n  assign DirectLookupTable_1[7114] = 16'sb0011000110101111;\n  assign DirectLookupTable_1[7115] = 16'sb0011000110101110;\n  assign DirectLookupTable_1[7116] = 16'sb0011000110101101;\n  assign DirectLookupTable_1[7117] = 16'sb0011000110101100;\n  assign DirectLookupTable_1[7118] = 16'sb0011000110101011;\n  assign DirectLookupTable_1[7119] = 16'sb0011000110101010;\n  assign DirectLookupTable_1[7120] = 16'sb0011000110101001;\n  assign DirectLookupTable_1[7121] = 16'sb0011000110101000;\n  assign DirectLookupTable_1[7122] = 16'sb0011000110100111;\n  assign DirectLookupTable_1[7123] = 16'sb0011000110100110;\n  assign DirectLookupTable_1[7124] = 16'sb0011000110100101;\n  assign DirectLookupTable_1[7125] = 16'sb0011000110100100;\n  assign DirectLookupTable_1[7126] = 16'sb0011000110100011;\n  assign DirectLookupTable_1[7127] = 16'sb0011000110100010;\n  assign DirectLookupTable_1[7128] = 16'sb0011000110100001;\n  assign DirectLookupTable_1[7129] = 16'sb0011000110100000;\n  assign DirectLookupTable_1[7130] = 16'sb0011000110011111;\n  assign DirectLookupTable_1[7131] = 16'sb0011000110011110;\n  assign DirectLookupTable_1[7132] = 16'sb0011000110011101;\n  assign DirectLookupTable_1[7133] = 16'sb0011000110011100;\n  assign DirectLookupTable_1[7134] = 16'sb0011000110011011;\n  assign DirectLookupTable_1[7135] = 16'sb0011000110011010;\n  assign DirectLookupTable_1[7136] = 16'sb0011000110011001;\n  assign DirectLookupTable_1[7137] = 16'sb0011000110011000;\n  assign DirectLookupTable_1[7138] = 16'sb0011000110010111;\n  assign DirectLookupTable_1[7139] = 16'sb0011000110010110;\n  assign DirectLookupTable_1[7140] = 16'sb0011000110010101;\n  assign DirectLookupTable_1[7141] = 16'sb0011000110010100;\n  assign DirectLookupTable_1[7142] = 16'sb0011000110010011;\n  assign DirectLookupTable_1[7143] = 16'sb0011000110010010;\n  assign DirectLookupTable_1[7144] = 16'sb0011000110010001;\n  assign DirectLookupTable_1[7145] = 16'sb0011000110010000;\n  assign DirectLookupTable_1[7146] = 16'sb0011000110001111;\n  assign DirectLookupTable_1[7147] = 16'sb0011000110001110;\n  assign DirectLookupTable_1[7148] = 16'sb0011000110001101;\n  assign DirectLookupTable_1[7149] = 16'sb0011000110001100;\n  assign DirectLookupTable_1[7150] = 16'sb0011000110001011;\n  assign DirectLookupTable_1[7151] = 16'sb0011000110001010;\n  assign DirectLookupTable_1[7152] = 16'sb0011000110001001;\n  assign DirectLookupTable_1[7153] = 16'sb0011000110001000;\n  assign DirectLookupTable_1[7154] = 16'sb0011000110000111;\n  assign DirectLookupTable_1[7155] = 16'sb0011000110000110;\n  assign DirectLookupTable_1[7156] = 16'sb0011000110000101;\n  assign DirectLookupTable_1[7157] = 16'sb0011000110000100;\n  assign DirectLookupTable_1[7158] = 16'sb0011000110000011;\n  assign DirectLookupTable_1[7159] = 16'sb0011000110000010;\n  assign DirectLookupTable_1[7160] = 16'sb0011000110000001;\n  assign DirectLookupTable_1[7161] = 16'sb0011000110000000;\n  assign DirectLookupTable_1[7162] = 16'sb0011000101111111;\n  assign DirectLookupTable_1[7163] = 16'sb0011000101111110;\n  assign DirectLookupTable_1[7164] = 16'sb0011000101111101;\n  assign DirectLookupTable_1[7165] = 16'sb0011000101111100;\n  assign DirectLookupTable_1[7166] = 16'sb0011000101111011;\n  assign DirectLookupTable_1[7167] = 16'sb0011000101111010;\n  assign DirectLookupTable_1[7168] = 16'sb0011000101111001;\n  assign DirectLookupTable_1[7169] = 16'sb0011000101111000;\n  assign DirectLookupTable_1[7170] = 16'sb0011000101110111;\n  assign DirectLookupTable_1[7171] = 16'sb0011000101110110;\n  assign DirectLookupTable_1[7172] = 16'sb0011000101110101;\n  assign DirectLookupTable_1[7173] = 16'sb0011000101110100;\n  assign DirectLookupTable_1[7174] = 16'sb0011000101110011;\n  assign DirectLookupTable_1[7175] = 16'sb0011000101110010;\n  assign DirectLookupTable_1[7176] = 16'sb0011000101110001;\n  assign DirectLookupTable_1[7177] = 16'sb0011000101110000;\n  assign DirectLookupTable_1[7178] = 16'sb0011000101101111;\n  assign DirectLookupTable_1[7179] = 16'sb0011000101101110;\n  assign DirectLookupTable_1[7180] = 16'sb0011000101101101;\n  assign DirectLookupTable_1[7181] = 16'sb0011000101101100;\n  assign DirectLookupTable_1[7182] = 16'sb0011000101101011;\n  assign DirectLookupTable_1[7183] = 16'sb0011000101101010;\n  assign DirectLookupTable_1[7184] = 16'sb0011000101101001;\n  assign DirectLookupTable_1[7185] = 16'sb0011000101101000;\n  assign DirectLookupTable_1[7186] = 16'sb0011000101100111;\n  assign DirectLookupTable_1[7187] = 16'sb0011000101100110;\n  assign DirectLookupTable_1[7188] = 16'sb0011000101100101;\n  assign DirectLookupTable_1[7189] = 16'sb0011000101100100;\n  assign DirectLookupTable_1[7190] = 16'sb0011000101100011;\n  assign DirectLookupTable_1[7191] = 16'sb0011000101100010;\n  assign DirectLookupTable_1[7192] = 16'sb0011000101100001;\n  assign DirectLookupTable_1[7193] = 16'sb0011000101100000;\n  assign DirectLookupTable_1[7194] = 16'sb0011000101011111;\n  assign DirectLookupTable_1[7195] = 16'sb0011000101011110;\n  assign DirectLookupTable_1[7196] = 16'sb0011000101011101;\n  assign DirectLookupTable_1[7197] = 16'sb0011000101011100;\n  assign DirectLookupTable_1[7198] = 16'sb0011000101011011;\n  assign DirectLookupTable_1[7199] = 16'sb0011000101011010;\n  assign DirectLookupTable_1[7200] = 16'sb0011000101011001;\n  assign DirectLookupTable_1[7201] = 16'sb0011000101011000;\n  assign DirectLookupTable_1[7202] = 16'sb0011000101010111;\n  assign DirectLookupTable_1[7203] = 16'sb0011000101010110;\n  assign DirectLookupTable_1[7204] = 16'sb0011000101010101;\n  assign DirectLookupTable_1[7205] = 16'sb0011000101010100;\n  assign DirectLookupTable_1[7206] = 16'sb0011000101010011;\n  assign DirectLookupTable_1[7207] = 16'sb0011000101010010;\n  assign DirectLookupTable_1[7208] = 16'sb0011000101010001;\n  assign DirectLookupTable_1[7209] = 16'sb0011000101010000;\n  assign DirectLookupTable_1[7210] = 16'sb0011000101001111;\n  assign DirectLookupTable_1[7211] = 16'sb0011000101001110;\n  assign DirectLookupTable_1[7212] = 16'sb0011000101001101;\n  assign DirectLookupTable_1[7213] = 16'sb0011000101001100;\n  assign DirectLookupTable_1[7214] = 16'sb0011000101001011;\n  assign DirectLookupTable_1[7215] = 16'sb0011000101001010;\n  assign DirectLookupTable_1[7216] = 16'sb0011000101001001;\n  assign DirectLookupTable_1[7217] = 16'sb0011000101001000;\n  assign DirectLookupTable_1[7218] = 16'sb0011000101000111;\n  assign DirectLookupTable_1[7219] = 16'sb0011000101000110;\n  assign DirectLookupTable_1[7220] = 16'sb0011000101000101;\n  assign DirectLookupTable_1[7221] = 16'sb0011000101000100;\n  assign DirectLookupTable_1[7222] = 16'sb0011000101000011;\n  assign DirectLookupTable_1[7223] = 16'sb0011000101000010;\n  assign DirectLookupTable_1[7224] = 16'sb0011000101000001;\n  assign DirectLookupTable_1[7225] = 16'sb0011000101000000;\n  assign DirectLookupTable_1[7226] = 16'sb0011000100111111;\n  assign DirectLookupTable_1[7227] = 16'sb0011000100111110;\n  assign DirectLookupTable_1[7228] = 16'sb0011000100111101;\n  assign DirectLookupTable_1[7229] = 16'sb0011000100111100;\n  assign DirectLookupTable_1[7230] = 16'sb0011000100111011;\n  assign DirectLookupTable_1[7231] = 16'sb0011000100111010;\n  assign DirectLookupTable_1[7232] = 16'sb0011000100111001;\n  assign DirectLookupTable_1[7233] = 16'sb0011000100111000;\n  assign DirectLookupTable_1[7234] = 16'sb0011000100110111;\n  assign DirectLookupTable_1[7235] = 16'sb0011000100110110;\n  assign DirectLookupTable_1[7236] = 16'sb0011000100110101;\n  assign DirectLookupTable_1[7237] = 16'sb0011000100110100;\n  assign DirectLookupTable_1[7238] = 16'sb0011000100110011;\n  assign DirectLookupTable_1[7239] = 16'sb0011000100110010;\n  assign DirectLookupTable_1[7240] = 16'sb0011000100110001;\n  assign DirectLookupTable_1[7241] = 16'sb0011000100110000;\n  assign DirectLookupTable_1[7242] = 16'sb0011000100101111;\n  assign DirectLookupTable_1[7243] = 16'sb0011000100101110;\n  assign DirectLookupTable_1[7244] = 16'sb0011000100101101;\n  assign DirectLookupTable_1[7245] = 16'sb0011000100101100;\n  assign DirectLookupTable_1[7246] = 16'sb0011000100101011;\n  assign DirectLookupTable_1[7247] = 16'sb0011000100101010;\n  assign DirectLookupTable_1[7248] = 16'sb0011000100101001;\n  assign DirectLookupTable_1[7249] = 16'sb0011000100101000;\n  assign DirectLookupTable_1[7250] = 16'sb0011000100100111;\n  assign DirectLookupTable_1[7251] = 16'sb0011000100100110;\n  assign DirectLookupTable_1[7252] = 16'sb0011000100100101;\n  assign DirectLookupTable_1[7253] = 16'sb0011000100100100;\n  assign DirectLookupTable_1[7254] = 16'sb0011000100100011;\n  assign DirectLookupTable_1[7255] = 16'sb0011000100100010;\n  assign DirectLookupTable_1[7256] = 16'sb0011000100100001;\n  assign DirectLookupTable_1[7257] = 16'sb0011000100100000;\n  assign DirectLookupTable_1[7258] = 16'sb0011000100011111;\n  assign DirectLookupTable_1[7259] = 16'sb0011000100011110;\n  assign DirectLookupTable_1[7260] = 16'sb0011000100011101;\n  assign DirectLookupTable_1[7261] = 16'sb0011000100011100;\n  assign DirectLookupTable_1[7262] = 16'sb0011000100011011;\n  assign DirectLookupTable_1[7263] = 16'sb0011000100011010;\n  assign DirectLookupTable_1[7264] = 16'sb0011000100011001;\n  assign DirectLookupTable_1[7265] = 16'sb0011000100011000;\n  assign DirectLookupTable_1[7266] = 16'sb0011000100010111;\n  assign DirectLookupTable_1[7267] = 16'sb0011000100010110;\n  assign DirectLookupTable_1[7268] = 16'sb0011000100010101;\n  assign DirectLookupTable_1[7269] = 16'sb0011000100010100;\n  assign DirectLookupTable_1[7270] = 16'sb0011000100010011;\n  assign DirectLookupTable_1[7271] = 16'sb0011000100010010;\n  assign DirectLookupTable_1[7272] = 16'sb0011000100010001;\n  assign DirectLookupTable_1[7273] = 16'sb0011000100010000;\n  assign DirectLookupTable_1[7274] = 16'sb0011000100001111;\n  assign DirectLookupTable_1[7275] = 16'sb0011000100001110;\n  assign DirectLookupTable_1[7276] = 16'sb0011000100001101;\n  assign DirectLookupTable_1[7277] = 16'sb0011000100001100;\n  assign DirectLookupTable_1[7278] = 16'sb0011000100001011;\n  assign DirectLookupTable_1[7279] = 16'sb0011000100001010;\n  assign DirectLookupTable_1[7280] = 16'sb0011000100001001;\n  assign DirectLookupTable_1[7281] = 16'sb0011000100001000;\n  assign DirectLookupTable_1[7282] = 16'sb0011000100000111;\n  assign DirectLookupTable_1[7283] = 16'sb0011000100000110;\n  assign DirectLookupTable_1[7284] = 16'sb0011000100000101;\n  assign DirectLookupTable_1[7285] = 16'sb0011000100000100;\n  assign DirectLookupTable_1[7286] = 16'sb0011000100000011;\n  assign DirectLookupTable_1[7287] = 16'sb0011000100000010;\n  assign DirectLookupTable_1[7288] = 16'sb0011000100000001;\n  assign DirectLookupTable_1[7289] = 16'sb0011000100000000;\n  assign DirectLookupTable_1[7290] = 16'sb0011000011111111;\n  assign DirectLookupTable_1[7291] = 16'sb0011000011111110;\n  assign DirectLookupTable_1[7292] = 16'sb0011000011111101;\n  assign DirectLookupTable_1[7293] = 16'sb0011000011111100;\n  assign DirectLookupTable_1[7294] = 16'sb0011000011111011;\n  assign DirectLookupTable_1[7295] = 16'sb0011000011111010;\n  assign DirectLookupTable_1[7296] = 16'sb0011000011111001;\n  assign DirectLookupTable_1[7297] = 16'sb0011000011110111;\n  assign DirectLookupTable_1[7298] = 16'sb0011000011110110;\n  assign DirectLookupTable_1[7299] = 16'sb0011000011110101;\n  assign DirectLookupTable_1[7300] = 16'sb0011000011110100;\n  assign DirectLookupTable_1[7301] = 16'sb0011000011110011;\n  assign DirectLookupTable_1[7302] = 16'sb0011000011110010;\n  assign DirectLookupTable_1[7303] = 16'sb0011000011110001;\n  assign DirectLookupTable_1[7304] = 16'sb0011000011110000;\n  assign DirectLookupTable_1[7305] = 16'sb0011000011101111;\n  assign DirectLookupTable_1[7306] = 16'sb0011000011101110;\n  assign DirectLookupTable_1[7307] = 16'sb0011000011101101;\n  assign DirectLookupTable_1[7308] = 16'sb0011000011101100;\n  assign DirectLookupTable_1[7309] = 16'sb0011000011101011;\n  assign DirectLookupTable_1[7310] = 16'sb0011000011101010;\n  assign DirectLookupTable_1[7311] = 16'sb0011000011101001;\n  assign DirectLookupTable_1[7312] = 16'sb0011000011101000;\n  assign DirectLookupTable_1[7313] = 16'sb0011000011100111;\n  assign DirectLookupTable_1[7314] = 16'sb0011000011100110;\n  assign DirectLookupTable_1[7315] = 16'sb0011000011100101;\n  assign DirectLookupTable_1[7316] = 16'sb0011000011100100;\n  assign DirectLookupTable_1[7317] = 16'sb0011000011100011;\n  assign DirectLookupTable_1[7318] = 16'sb0011000011100010;\n  assign DirectLookupTable_1[7319] = 16'sb0011000011100001;\n  assign DirectLookupTable_1[7320] = 16'sb0011000011100000;\n  assign DirectLookupTable_1[7321] = 16'sb0011000011011111;\n  assign DirectLookupTable_1[7322] = 16'sb0011000011011110;\n  assign DirectLookupTable_1[7323] = 16'sb0011000011011101;\n  assign DirectLookupTable_1[7324] = 16'sb0011000011011100;\n  assign DirectLookupTable_1[7325] = 16'sb0011000011011011;\n  assign DirectLookupTable_1[7326] = 16'sb0011000011011010;\n  assign DirectLookupTable_1[7327] = 16'sb0011000011011001;\n  assign DirectLookupTable_1[7328] = 16'sb0011000011011000;\n  assign DirectLookupTable_1[7329] = 16'sb0011000011010111;\n  assign DirectLookupTable_1[7330] = 16'sb0011000011010110;\n  assign DirectLookupTable_1[7331] = 16'sb0011000011010101;\n  assign DirectLookupTable_1[7332] = 16'sb0011000011010100;\n  assign DirectLookupTable_1[7333] = 16'sb0011000011010011;\n  assign DirectLookupTable_1[7334] = 16'sb0011000011010010;\n  assign DirectLookupTable_1[7335] = 16'sb0011000011010001;\n  assign DirectLookupTable_1[7336] = 16'sb0011000011010000;\n  assign DirectLookupTable_1[7337] = 16'sb0011000011001111;\n  assign DirectLookupTable_1[7338] = 16'sb0011000011001110;\n  assign DirectLookupTable_1[7339] = 16'sb0011000011001101;\n  assign DirectLookupTable_1[7340] = 16'sb0011000011001100;\n  assign DirectLookupTable_1[7341] = 16'sb0011000011001011;\n  assign DirectLookupTable_1[7342] = 16'sb0011000011001010;\n  assign DirectLookupTable_1[7343] = 16'sb0011000011001001;\n  assign DirectLookupTable_1[7344] = 16'sb0011000011001000;\n  assign DirectLookupTable_1[7345] = 16'sb0011000011000111;\n  assign DirectLookupTable_1[7346] = 16'sb0011000011000110;\n  assign DirectLookupTable_1[7347] = 16'sb0011000011000101;\n  assign DirectLookupTable_1[7348] = 16'sb0011000011000100;\n  assign DirectLookupTable_1[7349] = 16'sb0011000011000011;\n  assign DirectLookupTable_1[7350] = 16'sb0011000011000010;\n  assign DirectLookupTable_1[7351] = 16'sb0011000011000001;\n  assign DirectLookupTable_1[7352] = 16'sb0011000011000000;\n  assign DirectLookupTable_1[7353] = 16'sb0011000010111111;\n  assign DirectLookupTable_1[7354] = 16'sb0011000010111110;\n  assign DirectLookupTable_1[7355] = 16'sb0011000010111101;\n  assign DirectLookupTable_1[7356] = 16'sb0011000010111100;\n  assign DirectLookupTable_1[7357] = 16'sb0011000010111011;\n  assign DirectLookupTable_1[7358] = 16'sb0011000010111010;\n  assign DirectLookupTable_1[7359] = 16'sb0011000010111001;\n  assign DirectLookupTable_1[7360] = 16'sb0011000010111000;\n  assign DirectLookupTable_1[7361] = 16'sb0011000010110111;\n  assign DirectLookupTable_1[7362] = 16'sb0011000010110110;\n  assign DirectLookupTable_1[7363] = 16'sb0011000010110100;\n  assign DirectLookupTable_1[7364] = 16'sb0011000010110011;\n  assign DirectLookupTable_1[7365] = 16'sb0011000010110010;\n  assign DirectLookupTable_1[7366] = 16'sb0011000010110001;\n  assign DirectLookupTable_1[7367] = 16'sb0011000010110000;\n  assign DirectLookupTable_1[7368] = 16'sb0011000010101111;\n  assign DirectLookupTable_1[7369] = 16'sb0011000010101110;\n  assign DirectLookupTable_1[7370] = 16'sb0011000010101101;\n  assign DirectLookupTable_1[7371] = 16'sb0011000010101100;\n  assign DirectLookupTable_1[7372] = 16'sb0011000010101011;\n  assign DirectLookupTable_1[7373] = 16'sb0011000010101010;\n  assign DirectLookupTable_1[7374] = 16'sb0011000010101001;\n  assign DirectLookupTable_1[7375] = 16'sb0011000010101000;\n  assign DirectLookupTable_1[7376] = 16'sb0011000010100111;\n  assign DirectLookupTable_1[7377] = 16'sb0011000010100110;\n  assign DirectLookupTable_1[7378] = 16'sb0011000010100101;\n  assign DirectLookupTable_1[7379] = 16'sb0011000010100100;\n  assign DirectLookupTable_1[7380] = 16'sb0011000010100011;\n  assign DirectLookupTable_1[7381] = 16'sb0011000010100010;\n  assign DirectLookupTable_1[7382] = 16'sb0011000010100001;\n  assign DirectLookupTable_1[7383] = 16'sb0011000010100000;\n  assign DirectLookupTable_1[7384] = 16'sb0011000010011111;\n  assign DirectLookupTable_1[7385] = 16'sb0011000010011110;\n  assign DirectLookupTable_1[7386] = 16'sb0011000010011101;\n  assign DirectLookupTable_1[7387] = 16'sb0011000010011100;\n  assign DirectLookupTable_1[7388] = 16'sb0011000010011011;\n  assign DirectLookupTable_1[7389] = 16'sb0011000010011010;\n  assign DirectLookupTable_1[7390] = 16'sb0011000010011001;\n  assign DirectLookupTable_1[7391] = 16'sb0011000010011000;\n  assign DirectLookupTable_1[7392] = 16'sb0011000010010111;\n  assign DirectLookupTable_1[7393] = 16'sb0011000010010110;\n  assign DirectLookupTable_1[7394] = 16'sb0011000010010101;\n  assign DirectLookupTable_1[7395] = 16'sb0011000010010100;\n  assign DirectLookupTable_1[7396] = 16'sb0011000010010011;\n  assign DirectLookupTable_1[7397] = 16'sb0011000010010010;\n  assign DirectLookupTable_1[7398] = 16'sb0011000010010001;\n  assign DirectLookupTable_1[7399] = 16'sb0011000010010000;\n  assign DirectLookupTable_1[7400] = 16'sb0011000010001111;\n  assign DirectLookupTable_1[7401] = 16'sb0011000010001110;\n  assign DirectLookupTable_1[7402] = 16'sb0011000010001101;\n  assign DirectLookupTable_1[7403] = 16'sb0011000010001100;\n  assign DirectLookupTable_1[7404] = 16'sb0011000010001011;\n  assign DirectLookupTable_1[7405] = 16'sb0011000010001010;\n  assign DirectLookupTable_1[7406] = 16'sb0011000010001001;\n  assign DirectLookupTable_1[7407] = 16'sb0011000010001000;\n  assign DirectLookupTable_1[7408] = 16'sb0011000010000111;\n  assign DirectLookupTable_1[7409] = 16'sb0011000010000101;\n  assign DirectLookupTable_1[7410] = 16'sb0011000010000100;\n  assign DirectLookupTable_1[7411] = 16'sb0011000010000011;\n  assign DirectLookupTable_1[7412] = 16'sb0011000010000010;\n  assign DirectLookupTable_1[7413] = 16'sb0011000010000001;\n  assign DirectLookupTable_1[7414] = 16'sb0011000010000000;\n  assign DirectLookupTable_1[7415] = 16'sb0011000001111111;\n  assign DirectLookupTable_1[7416] = 16'sb0011000001111110;\n  assign DirectLookupTable_1[7417] = 16'sb0011000001111101;\n  assign DirectLookupTable_1[7418] = 16'sb0011000001111100;\n  assign DirectLookupTable_1[7419] = 16'sb0011000001111011;\n  assign DirectLookupTable_1[7420] = 16'sb0011000001111010;\n  assign DirectLookupTable_1[7421] = 16'sb0011000001111001;\n  assign DirectLookupTable_1[7422] = 16'sb0011000001111000;\n  assign DirectLookupTable_1[7423] = 16'sb0011000001110111;\n  assign DirectLookupTable_1[7424] = 16'sb0011000001110110;\n  assign DirectLookupTable_1[7425] = 16'sb0011000001110101;\n  assign DirectLookupTable_1[7426] = 16'sb0011000001110100;\n  assign DirectLookupTable_1[7427] = 16'sb0011000001110011;\n  assign DirectLookupTable_1[7428] = 16'sb0011000001110010;\n  assign DirectLookupTable_1[7429] = 16'sb0011000001110001;\n  assign DirectLookupTable_1[7430] = 16'sb0011000001110000;\n  assign DirectLookupTable_1[7431] = 16'sb0011000001101111;\n  assign DirectLookupTable_1[7432] = 16'sb0011000001101110;\n  assign DirectLookupTable_1[7433] = 16'sb0011000001101101;\n  assign DirectLookupTable_1[7434] = 16'sb0011000001101100;\n  assign DirectLookupTable_1[7435] = 16'sb0011000001101011;\n  assign DirectLookupTable_1[7436] = 16'sb0011000001101010;\n  assign DirectLookupTable_1[7437] = 16'sb0011000001101001;\n  assign DirectLookupTable_1[7438] = 16'sb0011000001101000;\n  assign DirectLookupTable_1[7439] = 16'sb0011000001100111;\n  assign DirectLookupTable_1[7440] = 16'sb0011000001100110;\n  assign DirectLookupTable_1[7441] = 16'sb0011000001100101;\n  assign DirectLookupTable_1[7442] = 16'sb0011000001100100;\n  assign DirectLookupTable_1[7443] = 16'sb0011000001100011;\n  assign DirectLookupTable_1[7444] = 16'sb0011000001100010;\n  assign DirectLookupTable_1[7445] = 16'sb0011000001100001;\n  assign DirectLookupTable_1[7446] = 16'sb0011000001100000;\n  assign DirectLookupTable_1[7447] = 16'sb0011000001011110;\n  assign DirectLookupTable_1[7448] = 16'sb0011000001011101;\n  assign DirectLookupTable_1[7449] = 16'sb0011000001011100;\n  assign DirectLookupTable_1[7450] = 16'sb0011000001011011;\n  assign DirectLookupTable_1[7451] = 16'sb0011000001011010;\n  assign DirectLookupTable_1[7452] = 16'sb0011000001011001;\n  assign DirectLookupTable_1[7453] = 16'sb0011000001011000;\n  assign DirectLookupTable_1[7454] = 16'sb0011000001010111;\n  assign DirectLookupTable_1[7455] = 16'sb0011000001010110;\n  assign DirectLookupTable_1[7456] = 16'sb0011000001010101;\n  assign DirectLookupTable_1[7457] = 16'sb0011000001010100;\n  assign DirectLookupTable_1[7458] = 16'sb0011000001010011;\n  assign DirectLookupTable_1[7459] = 16'sb0011000001010010;\n  assign DirectLookupTable_1[7460] = 16'sb0011000001010001;\n  assign DirectLookupTable_1[7461] = 16'sb0011000001010000;\n  assign DirectLookupTable_1[7462] = 16'sb0011000001001111;\n  assign DirectLookupTable_1[7463] = 16'sb0011000001001110;\n  assign DirectLookupTable_1[7464] = 16'sb0011000001001101;\n  assign DirectLookupTable_1[7465] = 16'sb0011000001001100;\n  assign DirectLookupTable_1[7466] = 16'sb0011000001001011;\n  assign DirectLookupTable_1[7467] = 16'sb0011000001001010;\n  assign DirectLookupTable_1[7468] = 16'sb0011000001001001;\n  assign DirectLookupTable_1[7469] = 16'sb0011000001001000;\n  assign DirectLookupTable_1[7470] = 16'sb0011000001000111;\n  assign DirectLookupTable_1[7471] = 16'sb0011000001000110;\n  assign DirectLookupTable_1[7472] = 16'sb0011000001000101;\n  assign DirectLookupTable_1[7473] = 16'sb0011000001000100;\n  assign DirectLookupTable_1[7474] = 16'sb0011000001000011;\n  assign DirectLookupTable_1[7475] = 16'sb0011000001000010;\n  assign DirectLookupTable_1[7476] = 16'sb0011000001000001;\n  assign DirectLookupTable_1[7477] = 16'sb0011000001000000;\n  assign DirectLookupTable_1[7478] = 16'sb0011000000111111;\n  assign DirectLookupTable_1[7479] = 16'sb0011000000111110;\n  assign DirectLookupTable_1[7480] = 16'sb0011000000111100;\n  assign DirectLookupTable_1[7481] = 16'sb0011000000111011;\n  assign DirectLookupTable_1[7482] = 16'sb0011000000111010;\n  assign DirectLookupTable_1[7483] = 16'sb0011000000111001;\n  assign DirectLookupTable_1[7484] = 16'sb0011000000111000;\n  assign DirectLookupTable_1[7485] = 16'sb0011000000110111;\n  assign DirectLookupTable_1[7486] = 16'sb0011000000110110;\n  assign DirectLookupTable_1[7487] = 16'sb0011000000110101;\n  assign DirectLookupTable_1[7488] = 16'sb0011000000110100;\n  assign DirectLookupTable_1[7489] = 16'sb0011000000110011;\n  assign DirectLookupTable_1[7490] = 16'sb0011000000110010;\n  assign DirectLookupTable_1[7491] = 16'sb0011000000110001;\n  assign DirectLookupTable_1[7492] = 16'sb0011000000110000;\n  assign DirectLookupTable_1[7493] = 16'sb0011000000101111;\n  assign DirectLookupTable_1[7494] = 16'sb0011000000101110;\n  assign DirectLookupTable_1[7495] = 16'sb0011000000101101;\n  assign DirectLookupTable_1[7496] = 16'sb0011000000101100;\n  assign DirectLookupTable_1[7497] = 16'sb0011000000101011;\n  assign DirectLookupTable_1[7498] = 16'sb0011000000101010;\n  assign DirectLookupTable_1[7499] = 16'sb0011000000101001;\n  assign DirectLookupTable_1[7500] = 16'sb0011000000101000;\n  assign DirectLookupTable_1[7501] = 16'sb0011000000100111;\n  assign DirectLookupTable_1[7502] = 16'sb0011000000100110;\n  assign DirectLookupTable_1[7503] = 16'sb0011000000100101;\n  assign DirectLookupTable_1[7504] = 16'sb0011000000100100;\n  assign DirectLookupTable_1[7505] = 16'sb0011000000100011;\n  assign DirectLookupTable_1[7506] = 16'sb0011000000100010;\n  assign DirectLookupTable_1[7507] = 16'sb0011000000100001;\n  assign DirectLookupTable_1[7508] = 16'sb0011000000100000;\n  assign DirectLookupTable_1[7509] = 16'sb0011000000011110;\n  assign DirectLookupTable_1[7510] = 16'sb0011000000011101;\n  assign DirectLookupTable_1[7511] = 16'sb0011000000011100;\n  assign DirectLookupTable_1[7512] = 16'sb0011000000011011;\n  assign DirectLookupTable_1[7513] = 16'sb0011000000011010;\n  assign DirectLookupTable_1[7514] = 16'sb0011000000011001;\n  assign DirectLookupTable_1[7515] = 16'sb0011000000011000;\n  assign DirectLookupTable_1[7516] = 16'sb0011000000010111;\n  assign DirectLookupTable_1[7517] = 16'sb0011000000010110;\n  assign DirectLookupTable_1[7518] = 16'sb0011000000010101;\n  assign DirectLookupTable_1[7519] = 16'sb0011000000010100;\n  assign DirectLookupTable_1[7520] = 16'sb0011000000010011;\n  assign DirectLookupTable_1[7521] = 16'sb0011000000010010;\n  assign DirectLookupTable_1[7522] = 16'sb0011000000010001;\n  assign DirectLookupTable_1[7523] = 16'sb0011000000010000;\n  assign DirectLookupTable_1[7524] = 16'sb0011000000001111;\n  assign DirectLookupTable_1[7525] = 16'sb0011000000001110;\n  assign DirectLookupTable_1[7526] = 16'sb0011000000001101;\n  assign DirectLookupTable_1[7527] = 16'sb0011000000001100;\n  assign DirectLookupTable_1[7528] = 16'sb0011000000001011;\n  assign DirectLookupTable_1[7529] = 16'sb0011000000001010;\n  assign DirectLookupTable_1[7530] = 16'sb0011000000001001;\n  assign DirectLookupTable_1[7531] = 16'sb0011000000001000;\n  assign DirectLookupTable_1[7532] = 16'sb0011000000000111;\n  assign DirectLookupTable_1[7533] = 16'sb0011000000000110;\n  assign DirectLookupTable_1[7534] = 16'sb0011000000000101;\n  assign DirectLookupTable_1[7535] = 16'sb0011000000000100;\n  assign DirectLookupTable_1[7536] = 16'sb0011000000000010;\n  assign DirectLookupTable_1[7537] = 16'sb0011000000000001;\n  assign DirectLookupTable_1[7538] = 16'sb0011000000000000;\n  assign DirectLookupTable_1[7539] = 16'sb0010111111111111;\n  assign DirectLookupTable_1[7540] = 16'sb0010111111111110;\n  assign DirectLookupTable_1[7541] = 16'sb0010111111111101;\n  assign DirectLookupTable_1[7542] = 16'sb0010111111111100;\n  assign DirectLookupTable_1[7543] = 16'sb0010111111111011;\n  assign DirectLookupTable_1[7544] = 16'sb0010111111111010;\n  assign DirectLookupTable_1[7545] = 16'sb0010111111111001;\n  assign DirectLookupTable_1[7546] = 16'sb0010111111111000;\n  assign DirectLookupTable_1[7547] = 16'sb0010111111110111;\n  assign DirectLookupTable_1[7548] = 16'sb0010111111110110;\n  assign DirectLookupTable_1[7549] = 16'sb0010111111110101;\n  assign DirectLookupTable_1[7550] = 16'sb0010111111110100;\n  assign DirectLookupTable_1[7551] = 16'sb0010111111110011;\n  assign DirectLookupTable_1[7552] = 16'sb0010111111110010;\n  assign DirectLookupTable_1[7553] = 16'sb0010111111110001;\n  assign DirectLookupTable_1[7554] = 16'sb0010111111110000;\n  assign DirectLookupTable_1[7555] = 16'sb0010111111101111;\n  assign DirectLookupTable_1[7556] = 16'sb0010111111101110;\n  assign DirectLookupTable_1[7557] = 16'sb0010111111101101;\n  assign DirectLookupTable_1[7558] = 16'sb0010111111101100;\n  assign DirectLookupTable_1[7559] = 16'sb0010111111101011;\n  assign DirectLookupTable_1[7560] = 16'sb0010111111101010;\n  assign DirectLookupTable_1[7561] = 16'sb0010111111101000;\n  assign DirectLookupTable_1[7562] = 16'sb0010111111100111;\n  assign DirectLookupTable_1[7563] = 16'sb0010111111100110;\n  assign DirectLookupTable_1[7564] = 16'sb0010111111100101;\n  assign DirectLookupTable_1[7565] = 16'sb0010111111100100;\n  assign DirectLookupTable_1[7566] = 16'sb0010111111100011;\n  assign DirectLookupTable_1[7567] = 16'sb0010111111100010;\n  assign DirectLookupTable_1[7568] = 16'sb0010111111100001;\n  assign DirectLookupTable_1[7569] = 16'sb0010111111100000;\n  assign DirectLookupTable_1[7570] = 16'sb0010111111011111;\n  assign DirectLookupTable_1[7571] = 16'sb0010111111011110;\n  assign DirectLookupTable_1[7572] = 16'sb0010111111011101;\n  assign DirectLookupTable_1[7573] = 16'sb0010111111011100;\n  assign DirectLookupTable_1[7574] = 16'sb0010111111011011;\n  assign DirectLookupTable_1[7575] = 16'sb0010111111011010;\n  assign DirectLookupTable_1[7576] = 16'sb0010111111011001;\n  assign DirectLookupTable_1[7577] = 16'sb0010111111011000;\n  assign DirectLookupTable_1[7578] = 16'sb0010111111010111;\n  assign DirectLookupTable_1[7579] = 16'sb0010111111010110;\n  assign DirectLookupTable_1[7580] = 16'sb0010111111010101;\n  assign DirectLookupTable_1[7581] = 16'sb0010111111010100;\n  assign DirectLookupTable_1[7582] = 16'sb0010111111010011;\n  assign DirectLookupTable_1[7583] = 16'sb0010111111010010;\n  assign DirectLookupTable_1[7584] = 16'sb0010111111010000;\n  assign DirectLookupTable_1[7585] = 16'sb0010111111001111;\n  assign DirectLookupTable_1[7586] = 16'sb0010111111001110;\n  assign DirectLookupTable_1[7587] = 16'sb0010111111001101;\n  assign DirectLookupTable_1[7588] = 16'sb0010111111001100;\n  assign DirectLookupTable_1[7589] = 16'sb0010111111001011;\n  assign DirectLookupTable_1[7590] = 16'sb0010111111001010;\n  assign DirectLookupTable_1[7591] = 16'sb0010111111001001;\n  assign DirectLookupTable_1[7592] = 16'sb0010111111001000;\n  assign DirectLookupTable_1[7593] = 16'sb0010111111000111;\n  assign DirectLookupTable_1[7594] = 16'sb0010111111000110;\n  assign DirectLookupTable_1[7595] = 16'sb0010111111000101;\n  assign DirectLookupTable_1[7596] = 16'sb0010111111000100;\n  assign DirectLookupTable_1[7597] = 16'sb0010111111000011;\n  assign DirectLookupTable_1[7598] = 16'sb0010111111000010;\n  assign DirectLookupTable_1[7599] = 16'sb0010111111000001;\n  assign DirectLookupTable_1[7600] = 16'sb0010111111000000;\n  assign DirectLookupTable_1[7601] = 16'sb0010111110111111;\n  assign DirectLookupTable_1[7602] = 16'sb0010111110111110;\n  assign DirectLookupTable_1[7603] = 16'sb0010111110111101;\n  assign DirectLookupTable_1[7604] = 16'sb0010111110111100;\n  assign DirectLookupTable_1[7605] = 16'sb0010111110111011;\n  assign DirectLookupTable_1[7606] = 16'sb0010111110111001;\n  assign DirectLookupTable_1[7607] = 16'sb0010111110111000;\n  assign DirectLookupTable_1[7608] = 16'sb0010111110110111;\n  assign DirectLookupTable_1[7609] = 16'sb0010111110110110;\n  assign DirectLookupTable_1[7610] = 16'sb0010111110110101;\n  assign DirectLookupTable_1[7611] = 16'sb0010111110110100;\n  assign DirectLookupTable_1[7612] = 16'sb0010111110110011;\n  assign DirectLookupTable_1[7613] = 16'sb0010111110110010;\n  assign DirectLookupTable_1[7614] = 16'sb0010111110110001;\n  assign DirectLookupTable_1[7615] = 16'sb0010111110110000;\n  assign DirectLookupTable_1[7616] = 16'sb0010111110101111;\n  assign DirectLookupTable_1[7617] = 16'sb0010111110101110;\n  assign DirectLookupTable_1[7618] = 16'sb0010111110101101;\n  assign DirectLookupTable_1[7619] = 16'sb0010111110101100;\n  assign DirectLookupTable_1[7620] = 16'sb0010111110101011;\n  assign DirectLookupTable_1[7621] = 16'sb0010111110101010;\n  assign DirectLookupTable_1[7622] = 16'sb0010111110101001;\n  assign DirectLookupTable_1[7623] = 16'sb0010111110101000;\n  assign DirectLookupTable_1[7624] = 16'sb0010111110100111;\n  assign DirectLookupTable_1[7625] = 16'sb0010111110100110;\n  assign DirectLookupTable_1[7626] = 16'sb0010111110100101;\n  assign DirectLookupTable_1[7627] = 16'sb0010111110100011;\n  assign DirectLookupTable_1[7628] = 16'sb0010111110100010;\n  assign DirectLookupTable_1[7629] = 16'sb0010111110100001;\n  assign DirectLookupTable_1[7630] = 16'sb0010111110100000;\n  assign DirectLookupTable_1[7631] = 16'sb0010111110011111;\n  assign DirectLookupTable_1[7632] = 16'sb0010111110011110;\n  assign DirectLookupTable_1[7633] = 16'sb0010111110011101;\n  assign DirectLookupTable_1[7634] = 16'sb0010111110011100;\n  assign DirectLookupTable_1[7635] = 16'sb0010111110011011;\n  assign DirectLookupTable_1[7636] = 16'sb0010111110011010;\n  assign DirectLookupTable_1[7637] = 16'sb0010111110011001;\n  assign DirectLookupTable_1[7638] = 16'sb0010111110011000;\n  assign DirectLookupTable_1[7639] = 16'sb0010111110010111;\n  assign DirectLookupTable_1[7640] = 16'sb0010111110010110;\n  assign DirectLookupTable_1[7641] = 16'sb0010111110010101;\n  assign DirectLookupTable_1[7642] = 16'sb0010111110010100;\n  assign DirectLookupTable_1[7643] = 16'sb0010111110010011;\n  assign DirectLookupTable_1[7644] = 16'sb0010111110010010;\n  assign DirectLookupTable_1[7645] = 16'sb0010111110010001;\n  assign DirectLookupTable_1[7646] = 16'sb0010111110010000;\n  assign DirectLookupTable_1[7647] = 16'sb0010111110001110;\n  assign DirectLookupTable_1[7648] = 16'sb0010111110001101;\n  assign DirectLookupTable_1[7649] = 16'sb0010111110001100;\n  assign DirectLookupTable_1[7650] = 16'sb0010111110001011;\n  assign DirectLookupTable_1[7651] = 16'sb0010111110001010;\n  assign DirectLookupTable_1[7652] = 16'sb0010111110001001;\n  assign DirectLookupTable_1[7653] = 16'sb0010111110001000;\n  assign DirectLookupTable_1[7654] = 16'sb0010111110000111;\n  assign DirectLookupTable_1[7655] = 16'sb0010111110000110;\n  assign DirectLookupTable_1[7656] = 16'sb0010111110000101;\n  assign DirectLookupTable_1[7657] = 16'sb0010111110000100;\n  assign DirectLookupTable_1[7658] = 16'sb0010111110000011;\n  assign DirectLookupTable_1[7659] = 16'sb0010111110000010;\n  assign DirectLookupTable_1[7660] = 16'sb0010111110000001;\n  assign DirectLookupTable_1[7661] = 16'sb0010111110000000;\n  assign DirectLookupTable_1[7662] = 16'sb0010111101111111;\n  assign DirectLookupTable_1[7663] = 16'sb0010111101111110;\n  assign DirectLookupTable_1[7664] = 16'sb0010111101111101;\n  assign DirectLookupTable_1[7665] = 16'sb0010111101111100;\n  assign DirectLookupTable_1[7666] = 16'sb0010111101111011;\n  assign DirectLookupTable_1[7667] = 16'sb0010111101111001;\n  assign DirectLookupTable_1[7668] = 16'sb0010111101111000;\n  assign DirectLookupTable_1[7669] = 16'sb0010111101110111;\n  assign DirectLookupTable_1[7670] = 16'sb0010111101110110;\n  assign DirectLookupTable_1[7671] = 16'sb0010111101110101;\n  assign DirectLookupTable_1[7672] = 16'sb0010111101110100;\n  assign DirectLookupTable_1[7673] = 16'sb0010111101110011;\n  assign DirectLookupTable_1[7674] = 16'sb0010111101110010;\n  assign DirectLookupTable_1[7675] = 16'sb0010111101110001;\n  assign DirectLookupTable_1[7676] = 16'sb0010111101110000;\n  assign DirectLookupTable_1[7677] = 16'sb0010111101101111;\n  assign DirectLookupTable_1[7678] = 16'sb0010111101101110;\n  assign DirectLookupTable_1[7679] = 16'sb0010111101101101;\n  assign DirectLookupTable_1[7680] = 16'sb0010111101101100;\n  assign DirectLookupTable_1[7681] = 16'sb0010111101101011;\n  assign DirectLookupTable_1[7682] = 16'sb0010111101101010;\n  assign DirectLookupTable_1[7683] = 16'sb0010111101101001;\n  assign DirectLookupTable_1[7684] = 16'sb0010111101101000;\n  assign DirectLookupTable_1[7685] = 16'sb0010111101100110;\n  assign DirectLookupTable_1[7686] = 16'sb0010111101100101;\n  assign DirectLookupTable_1[7687] = 16'sb0010111101100100;\n  assign DirectLookupTable_1[7688] = 16'sb0010111101100011;\n  assign DirectLookupTable_1[7689] = 16'sb0010111101100010;\n  assign DirectLookupTable_1[7690] = 16'sb0010111101100001;\n  assign DirectLookupTable_1[7691] = 16'sb0010111101100000;\n  assign DirectLookupTable_1[7692] = 16'sb0010111101011111;\n  assign DirectLookupTable_1[7693] = 16'sb0010111101011110;\n  assign DirectLookupTable_1[7694] = 16'sb0010111101011101;\n  assign DirectLookupTable_1[7695] = 16'sb0010111101011100;\n  assign DirectLookupTable_1[7696] = 16'sb0010111101011011;\n  assign DirectLookupTable_1[7697] = 16'sb0010111101011010;\n  assign DirectLookupTable_1[7698] = 16'sb0010111101011001;\n  assign DirectLookupTable_1[7699] = 16'sb0010111101011000;\n  assign DirectLookupTable_1[7700] = 16'sb0010111101010111;\n  assign DirectLookupTable_1[7701] = 16'sb0010111101010110;\n  assign DirectLookupTable_1[7702] = 16'sb0010111101010101;\n  assign DirectLookupTable_1[7703] = 16'sb0010111101010011;\n  assign DirectLookupTable_1[7704] = 16'sb0010111101010010;\n  assign DirectLookupTable_1[7705] = 16'sb0010111101010001;\n  assign DirectLookupTable_1[7706] = 16'sb0010111101010000;\n  assign DirectLookupTable_1[7707] = 16'sb0010111101001111;\n  assign DirectLookupTable_1[7708] = 16'sb0010111101001110;\n  assign DirectLookupTable_1[7709] = 16'sb0010111101001101;\n  assign DirectLookupTable_1[7710] = 16'sb0010111101001100;\n  assign DirectLookupTable_1[7711] = 16'sb0010111101001011;\n  assign DirectLookupTable_1[7712] = 16'sb0010111101001010;\n  assign DirectLookupTable_1[7713] = 16'sb0010111101001001;\n  assign DirectLookupTable_1[7714] = 16'sb0010111101001000;\n  assign DirectLookupTable_1[7715] = 16'sb0010111101000111;\n  assign DirectLookupTable_1[7716] = 16'sb0010111101000110;\n  assign DirectLookupTable_1[7717] = 16'sb0010111101000101;\n  assign DirectLookupTable_1[7718] = 16'sb0010111101000100;\n  assign DirectLookupTable_1[7719] = 16'sb0010111101000011;\n  assign DirectLookupTable_1[7720] = 16'sb0010111101000001;\n  assign DirectLookupTable_1[7721] = 16'sb0010111101000000;\n  assign DirectLookupTable_1[7722] = 16'sb0010111100111111;\n  assign DirectLookupTable_1[7723] = 16'sb0010111100111110;\n  assign DirectLookupTable_1[7724] = 16'sb0010111100111101;\n  assign DirectLookupTable_1[7725] = 16'sb0010111100111100;\n  assign DirectLookupTable_1[7726] = 16'sb0010111100111011;\n  assign DirectLookupTable_1[7727] = 16'sb0010111100111010;\n  assign DirectLookupTable_1[7728] = 16'sb0010111100111001;\n  assign DirectLookupTable_1[7729] = 16'sb0010111100111000;\n  assign DirectLookupTable_1[7730] = 16'sb0010111100110111;\n  assign DirectLookupTable_1[7731] = 16'sb0010111100110110;\n  assign DirectLookupTable_1[7732] = 16'sb0010111100110101;\n  assign DirectLookupTable_1[7733] = 16'sb0010111100110100;\n  assign DirectLookupTable_1[7734] = 16'sb0010111100110011;\n  assign DirectLookupTable_1[7735] = 16'sb0010111100110010;\n  assign DirectLookupTable_1[7736] = 16'sb0010111100110000;\n  assign DirectLookupTable_1[7737] = 16'sb0010111100101111;\n  assign DirectLookupTable_1[7738] = 16'sb0010111100101110;\n  assign DirectLookupTable_1[7739] = 16'sb0010111100101101;\n  assign DirectLookupTable_1[7740] = 16'sb0010111100101100;\n  assign DirectLookupTable_1[7741] = 16'sb0010111100101011;\n  assign DirectLookupTable_1[7742] = 16'sb0010111100101010;\n  assign DirectLookupTable_1[7743] = 16'sb0010111100101001;\n  assign DirectLookupTable_1[7744] = 16'sb0010111100101000;\n  assign DirectLookupTable_1[7745] = 16'sb0010111100100111;\n  assign DirectLookupTable_1[7746] = 16'sb0010111100100110;\n  assign DirectLookupTable_1[7747] = 16'sb0010111100100101;\n  assign DirectLookupTable_1[7748] = 16'sb0010111100100100;\n  assign DirectLookupTable_1[7749] = 16'sb0010111100100011;\n  assign DirectLookupTable_1[7750] = 16'sb0010111100100010;\n  assign DirectLookupTable_1[7751] = 16'sb0010111100100001;\n  assign DirectLookupTable_1[7752] = 16'sb0010111100100000;\n  assign DirectLookupTable_1[7753] = 16'sb0010111100011110;\n  assign DirectLookupTable_1[7754] = 16'sb0010111100011101;\n  assign DirectLookupTable_1[7755] = 16'sb0010111100011100;\n  assign DirectLookupTable_1[7756] = 16'sb0010111100011011;\n  assign DirectLookupTable_1[7757] = 16'sb0010111100011010;\n  assign DirectLookupTable_1[7758] = 16'sb0010111100011001;\n  assign DirectLookupTable_1[7759] = 16'sb0010111100011000;\n  assign DirectLookupTable_1[7760] = 16'sb0010111100010111;\n  assign DirectLookupTable_1[7761] = 16'sb0010111100010110;\n  assign DirectLookupTable_1[7762] = 16'sb0010111100010101;\n  assign DirectLookupTable_1[7763] = 16'sb0010111100010100;\n  assign DirectLookupTable_1[7764] = 16'sb0010111100010011;\n  assign DirectLookupTable_1[7765] = 16'sb0010111100010010;\n  assign DirectLookupTable_1[7766] = 16'sb0010111100010001;\n  assign DirectLookupTable_1[7767] = 16'sb0010111100010000;\n  assign DirectLookupTable_1[7768] = 16'sb0010111100001110;\n  assign DirectLookupTable_1[7769] = 16'sb0010111100001101;\n  assign DirectLookupTable_1[7770] = 16'sb0010111100001100;\n  assign DirectLookupTable_1[7771] = 16'sb0010111100001011;\n  assign DirectLookupTable_1[7772] = 16'sb0010111100001010;\n  assign DirectLookupTable_1[7773] = 16'sb0010111100001001;\n  assign DirectLookupTable_1[7774] = 16'sb0010111100001000;\n  assign DirectLookupTable_1[7775] = 16'sb0010111100000111;\n  assign DirectLookupTable_1[7776] = 16'sb0010111100000110;\n  assign DirectLookupTable_1[7777] = 16'sb0010111100000101;\n  assign DirectLookupTable_1[7778] = 16'sb0010111100000100;\n  assign DirectLookupTable_1[7779] = 16'sb0010111100000011;\n  assign DirectLookupTable_1[7780] = 16'sb0010111100000010;\n  assign DirectLookupTable_1[7781] = 16'sb0010111100000001;\n  assign DirectLookupTable_1[7782] = 16'sb0010111100000000;\n  assign DirectLookupTable_1[7783] = 16'sb0010111011111111;\n  assign DirectLookupTable_1[7784] = 16'sb0010111011111101;\n  assign DirectLookupTable_1[7785] = 16'sb0010111011111100;\n  assign DirectLookupTable_1[7786] = 16'sb0010111011111011;\n  assign DirectLookupTable_1[7787] = 16'sb0010111011111010;\n  assign DirectLookupTable_1[7788] = 16'sb0010111011111001;\n  assign DirectLookupTable_1[7789] = 16'sb0010111011111000;\n  assign DirectLookupTable_1[7790] = 16'sb0010111011110111;\n  assign DirectLookupTable_1[7791] = 16'sb0010111011110110;\n  assign DirectLookupTable_1[7792] = 16'sb0010111011110101;\n  assign DirectLookupTable_1[7793] = 16'sb0010111011110100;\n  assign DirectLookupTable_1[7794] = 16'sb0010111011110011;\n  assign DirectLookupTable_1[7795] = 16'sb0010111011110010;\n  assign DirectLookupTable_1[7796] = 16'sb0010111011110001;\n  assign DirectLookupTable_1[7797] = 16'sb0010111011110000;\n  assign DirectLookupTable_1[7798] = 16'sb0010111011101110;\n  assign DirectLookupTable_1[7799] = 16'sb0010111011101101;\n  assign DirectLookupTable_1[7800] = 16'sb0010111011101100;\n  assign DirectLookupTable_1[7801] = 16'sb0010111011101011;\n  assign DirectLookupTable_1[7802] = 16'sb0010111011101010;\n  assign DirectLookupTable_1[7803] = 16'sb0010111011101001;\n  assign DirectLookupTable_1[7804] = 16'sb0010111011101000;\n  assign DirectLookupTable_1[7805] = 16'sb0010111011100111;\n  assign DirectLookupTable_1[7806] = 16'sb0010111011100110;\n  assign DirectLookupTable_1[7807] = 16'sb0010111011100101;\n  assign DirectLookupTable_1[7808] = 16'sb0010111011100100;\n  assign DirectLookupTable_1[7809] = 16'sb0010111011100011;\n  assign DirectLookupTable_1[7810] = 16'sb0010111011100010;\n  assign DirectLookupTable_1[7811] = 16'sb0010111011100001;\n  assign DirectLookupTable_1[7812] = 16'sb0010111011100000;\n  assign DirectLookupTable_1[7813] = 16'sb0010111011011110;\n  assign DirectLookupTable_1[7814] = 16'sb0010111011011101;\n  assign DirectLookupTable_1[7815] = 16'sb0010111011011100;\n  assign DirectLookupTable_1[7816] = 16'sb0010111011011011;\n  assign DirectLookupTable_1[7817] = 16'sb0010111011011010;\n  assign DirectLookupTable_1[7818] = 16'sb0010111011011001;\n  assign DirectLookupTable_1[7819] = 16'sb0010111011011000;\n  assign DirectLookupTable_1[7820] = 16'sb0010111011010111;\n  assign DirectLookupTable_1[7821] = 16'sb0010111011010110;\n  assign DirectLookupTable_1[7822] = 16'sb0010111011010101;\n  assign DirectLookupTable_1[7823] = 16'sb0010111011010100;\n  assign DirectLookupTable_1[7824] = 16'sb0010111011010011;\n  assign DirectLookupTable_1[7825] = 16'sb0010111011010010;\n  assign DirectLookupTable_1[7826] = 16'sb0010111011010001;\n  assign DirectLookupTable_1[7827] = 16'sb0010111011001111;\n  assign DirectLookupTable_1[7828] = 16'sb0010111011001110;\n  assign DirectLookupTable_1[7829] = 16'sb0010111011001101;\n  assign DirectLookupTable_1[7830] = 16'sb0010111011001100;\n  assign DirectLookupTable_1[7831] = 16'sb0010111011001011;\n  assign DirectLookupTable_1[7832] = 16'sb0010111011001010;\n  assign DirectLookupTable_1[7833] = 16'sb0010111011001001;\n  assign DirectLookupTable_1[7834] = 16'sb0010111011001000;\n  assign DirectLookupTable_1[7835] = 16'sb0010111011000111;\n  assign DirectLookupTable_1[7836] = 16'sb0010111011000110;\n  assign DirectLookupTable_1[7837] = 16'sb0010111011000101;\n  assign DirectLookupTable_1[7838] = 16'sb0010111011000100;\n  assign DirectLookupTable_1[7839] = 16'sb0010111011000011;\n  assign DirectLookupTable_1[7840] = 16'sb0010111011000010;\n  assign DirectLookupTable_1[7841] = 16'sb0010111011000000;\n  assign DirectLookupTable_1[7842] = 16'sb0010111010111111;\n  assign DirectLookupTable_1[7843] = 16'sb0010111010111110;\n  assign DirectLookupTable_1[7844] = 16'sb0010111010111101;\n  assign DirectLookupTable_1[7845] = 16'sb0010111010111100;\n  assign DirectLookupTable_1[7846] = 16'sb0010111010111011;\n  assign DirectLookupTable_1[7847] = 16'sb0010111010111010;\n  assign DirectLookupTable_1[7848] = 16'sb0010111010111001;\n  assign DirectLookupTable_1[7849] = 16'sb0010111010111000;\n  assign DirectLookupTable_1[7850] = 16'sb0010111010110111;\n  assign DirectLookupTable_1[7851] = 16'sb0010111010110110;\n  assign DirectLookupTable_1[7852] = 16'sb0010111010110101;\n  assign DirectLookupTable_1[7853] = 16'sb0010111010110100;\n  assign DirectLookupTable_1[7854] = 16'sb0010111010110011;\n  assign DirectLookupTable_1[7855] = 16'sb0010111010110001;\n  assign DirectLookupTable_1[7856] = 16'sb0010111010110000;\n  assign DirectLookupTable_1[7857] = 16'sb0010111010101111;\n  assign DirectLookupTable_1[7858] = 16'sb0010111010101110;\n  assign DirectLookupTable_1[7859] = 16'sb0010111010101101;\n  assign DirectLookupTable_1[7860] = 16'sb0010111010101100;\n  assign DirectLookupTable_1[7861] = 16'sb0010111010101011;\n  assign DirectLookupTable_1[7862] = 16'sb0010111010101010;\n  assign DirectLookupTable_1[7863] = 16'sb0010111010101001;\n  assign DirectLookupTable_1[7864] = 16'sb0010111010101000;\n  assign DirectLookupTable_1[7865] = 16'sb0010111010100111;\n  assign DirectLookupTable_1[7866] = 16'sb0010111010100110;\n  assign DirectLookupTable_1[7867] = 16'sb0010111010100101;\n  assign DirectLookupTable_1[7868] = 16'sb0010111010100011;\n  assign DirectLookupTable_1[7869] = 16'sb0010111010100010;\n  assign DirectLookupTable_1[7870] = 16'sb0010111010100001;\n  assign DirectLookupTable_1[7871] = 16'sb0010111010100000;\n  assign DirectLookupTable_1[7872] = 16'sb0010111010011111;\n  assign DirectLookupTable_1[7873] = 16'sb0010111010011110;\n  assign DirectLookupTable_1[7874] = 16'sb0010111010011101;\n  assign DirectLookupTable_1[7875] = 16'sb0010111010011100;\n  assign DirectLookupTable_1[7876] = 16'sb0010111010011011;\n  assign DirectLookupTable_1[7877] = 16'sb0010111010011010;\n  assign DirectLookupTable_1[7878] = 16'sb0010111010011001;\n  assign DirectLookupTable_1[7879] = 16'sb0010111010011000;\n  assign DirectLookupTable_1[7880] = 16'sb0010111010010111;\n  assign DirectLookupTable_1[7881] = 16'sb0010111010010101;\n  assign DirectLookupTable_1[7882] = 16'sb0010111010010100;\n  assign DirectLookupTable_1[7883] = 16'sb0010111010010011;\n  assign DirectLookupTable_1[7884] = 16'sb0010111010010010;\n  assign DirectLookupTable_1[7885] = 16'sb0010111010010001;\n  assign DirectLookupTable_1[7886] = 16'sb0010111010010000;\n  assign DirectLookupTable_1[7887] = 16'sb0010111010001111;\n  assign DirectLookupTable_1[7888] = 16'sb0010111010001110;\n  assign DirectLookupTable_1[7889] = 16'sb0010111010001101;\n  assign DirectLookupTable_1[7890] = 16'sb0010111010001100;\n  assign DirectLookupTable_1[7891] = 16'sb0010111010001011;\n  assign DirectLookupTable_1[7892] = 16'sb0010111010001010;\n  assign DirectLookupTable_1[7893] = 16'sb0010111010001001;\n  assign DirectLookupTable_1[7894] = 16'sb0010111010000111;\n  assign DirectLookupTable_1[7895] = 16'sb0010111010000110;\n  assign DirectLookupTable_1[7896] = 16'sb0010111010000101;\n  assign DirectLookupTable_1[7897] = 16'sb0010111010000100;\n  assign DirectLookupTable_1[7898] = 16'sb0010111010000011;\n  assign DirectLookupTable_1[7899] = 16'sb0010111010000010;\n  assign DirectLookupTable_1[7900] = 16'sb0010111010000001;\n  assign DirectLookupTable_1[7901] = 16'sb0010111010000000;\n  assign DirectLookupTable_1[7902] = 16'sb0010111001111111;\n  assign DirectLookupTable_1[7903] = 16'sb0010111001111110;\n  assign DirectLookupTable_1[7904] = 16'sb0010111001111101;\n  assign DirectLookupTable_1[7905] = 16'sb0010111001111100;\n  assign DirectLookupTable_1[7906] = 16'sb0010111001111011;\n  assign DirectLookupTable_1[7907] = 16'sb0010111001111001;\n  assign DirectLookupTable_1[7908] = 16'sb0010111001111000;\n  assign DirectLookupTable_1[7909] = 16'sb0010111001110111;\n  assign DirectLookupTable_1[7910] = 16'sb0010111001110110;\n  assign DirectLookupTable_1[7911] = 16'sb0010111001110101;\n  assign DirectLookupTable_1[7912] = 16'sb0010111001110100;\n  assign DirectLookupTable_1[7913] = 16'sb0010111001110011;\n  assign DirectLookupTable_1[7914] = 16'sb0010111001110010;\n  assign DirectLookupTable_1[7915] = 16'sb0010111001110001;\n  assign DirectLookupTable_1[7916] = 16'sb0010111001110000;\n  assign DirectLookupTable_1[7917] = 16'sb0010111001101111;\n  assign DirectLookupTable_1[7918] = 16'sb0010111001101110;\n  assign DirectLookupTable_1[7919] = 16'sb0010111001101100;\n  assign DirectLookupTable_1[7920] = 16'sb0010111001101011;\n  assign DirectLookupTable_1[7921] = 16'sb0010111001101010;\n  assign DirectLookupTable_1[7922] = 16'sb0010111001101001;\n  assign DirectLookupTable_1[7923] = 16'sb0010111001101000;\n  assign DirectLookupTable_1[7924] = 16'sb0010111001100111;\n  assign DirectLookupTable_1[7925] = 16'sb0010111001100110;\n  assign DirectLookupTable_1[7926] = 16'sb0010111001100101;\n  assign DirectLookupTable_1[7927] = 16'sb0010111001100100;\n  assign DirectLookupTable_1[7928] = 16'sb0010111001100011;\n  assign DirectLookupTable_1[7929] = 16'sb0010111001100010;\n  assign DirectLookupTable_1[7930] = 16'sb0010111001100001;\n  assign DirectLookupTable_1[7931] = 16'sb0010111001011111;\n  assign DirectLookupTable_1[7932] = 16'sb0010111001011110;\n  assign DirectLookupTable_1[7933] = 16'sb0010111001011101;\n  assign DirectLookupTable_1[7934] = 16'sb0010111001011100;\n  assign DirectLookupTable_1[7935] = 16'sb0010111001011011;\n  assign DirectLookupTable_1[7936] = 16'sb0010111001011010;\n  assign DirectLookupTable_1[7937] = 16'sb0010111001011001;\n  assign DirectLookupTable_1[7938] = 16'sb0010111001011000;\n  assign DirectLookupTable_1[7939] = 16'sb0010111001010111;\n  assign DirectLookupTable_1[7940] = 16'sb0010111001010110;\n  assign DirectLookupTable_1[7941] = 16'sb0010111001010101;\n  assign DirectLookupTable_1[7942] = 16'sb0010111001010100;\n  assign DirectLookupTable_1[7943] = 16'sb0010111001010010;\n  assign DirectLookupTable_1[7944] = 16'sb0010111001010001;\n  assign DirectLookupTable_1[7945] = 16'sb0010111001010000;\n  assign DirectLookupTable_1[7946] = 16'sb0010111001001111;\n  assign DirectLookupTable_1[7947] = 16'sb0010111001001110;\n  assign DirectLookupTable_1[7948] = 16'sb0010111001001101;\n  assign DirectLookupTable_1[7949] = 16'sb0010111001001100;\n  assign DirectLookupTable_1[7950] = 16'sb0010111001001011;\n  assign DirectLookupTable_1[7951] = 16'sb0010111001001010;\n  assign DirectLookupTable_1[7952] = 16'sb0010111001001001;\n  assign DirectLookupTable_1[7953] = 16'sb0010111001001000;\n  assign DirectLookupTable_1[7954] = 16'sb0010111001000111;\n  assign DirectLookupTable_1[7955] = 16'sb0010111001000101;\n  assign DirectLookupTable_1[7956] = 16'sb0010111001000100;\n  assign DirectLookupTable_1[7957] = 16'sb0010111001000011;\n  assign DirectLookupTable_1[7958] = 16'sb0010111001000010;\n  assign DirectLookupTable_1[7959] = 16'sb0010111001000001;\n  assign DirectLookupTable_1[7960] = 16'sb0010111001000000;\n  assign DirectLookupTable_1[7961] = 16'sb0010111000111111;\n  assign DirectLookupTable_1[7962] = 16'sb0010111000111110;\n  assign DirectLookupTable_1[7963] = 16'sb0010111000111101;\n  assign DirectLookupTable_1[7964] = 16'sb0010111000111100;\n  assign DirectLookupTable_1[7965] = 16'sb0010111000111011;\n  assign DirectLookupTable_1[7966] = 16'sb0010111000111010;\n  assign DirectLookupTable_1[7967] = 16'sb0010111000111000;\n  assign DirectLookupTable_1[7968] = 16'sb0010111000110111;\n  assign DirectLookupTable_1[7969] = 16'sb0010111000110110;\n  assign DirectLookupTable_1[7970] = 16'sb0010111000110101;\n  assign DirectLookupTable_1[7971] = 16'sb0010111000110100;\n  assign DirectLookupTable_1[7972] = 16'sb0010111000110011;\n  assign DirectLookupTable_1[7973] = 16'sb0010111000110010;\n  assign DirectLookupTable_1[7974] = 16'sb0010111000110001;\n  assign DirectLookupTable_1[7975] = 16'sb0010111000110000;\n  assign DirectLookupTable_1[7976] = 16'sb0010111000101111;\n  assign DirectLookupTable_1[7977] = 16'sb0010111000101110;\n  assign DirectLookupTable_1[7978] = 16'sb0010111000101100;\n  assign DirectLookupTable_1[7979] = 16'sb0010111000101011;\n  assign DirectLookupTable_1[7980] = 16'sb0010111000101010;\n  assign DirectLookupTable_1[7981] = 16'sb0010111000101001;\n  assign DirectLookupTable_1[7982] = 16'sb0010111000101000;\n  assign DirectLookupTable_1[7983] = 16'sb0010111000100111;\n  assign DirectLookupTable_1[7984] = 16'sb0010111000100110;\n  assign DirectLookupTable_1[7985] = 16'sb0010111000100101;\n  assign DirectLookupTable_1[7986] = 16'sb0010111000100100;\n  assign DirectLookupTable_1[7987] = 16'sb0010111000100011;\n  assign DirectLookupTable_1[7988] = 16'sb0010111000100010;\n  assign DirectLookupTable_1[7989] = 16'sb0010111000100001;\n  assign DirectLookupTable_1[7990] = 16'sb0010111000011111;\n  assign DirectLookupTable_1[7991] = 16'sb0010111000011110;\n  assign DirectLookupTable_1[7992] = 16'sb0010111000011101;\n  assign DirectLookupTable_1[7993] = 16'sb0010111000011100;\n  assign DirectLookupTable_1[7994] = 16'sb0010111000011011;\n  assign DirectLookupTable_1[7995] = 16'sb0010111000011010;\n  assign DirectLookupTable_1[7996] = 16'sb0010111000011001;\n  assign DirectLookupTable_1[7997] = 16'sb0010111000011000;\n  assign DirectLookupTable_1[7998] = 16'sb0010111000010111;\n  assign DirectLookupTable_1[7999] = 16'sb0010111000010110;\n  assign DirectLookupTable_1[8000] = 16'sb0010111000010101;\n  assign DirectLookupTable_1[8001] = 16'sb0010111000010011;\n  assign DirectLookupTable_1[8002] = 16'sb0010111000010010;\n  assign DirectLookupTable_1[8003] = 16'sb0010111000010001;\n  assign DirectLookupTable_1[8004] = 16'sb0010111000010000;\n  assign DirectLookupTable_1[8005] = 16'sb0010111000001111;\n  assign DirectLookupTable_1[8006] = 16'sb0010111000001110;\n  assign DirectLookupTable_1[8007] = 16'sb0010111000001101;\n  assign DirectLookupTable_1[8008] = 16'sb0010111000001100;\n  assign DirectLookupTable_1[8009] = 16'sb0010111000001011;\n  assign DirectLookupTable_1[8010] = 16'sb0010111000001010;\n  assign DirectLookupTable_1[8011] = 16'sb0010111000001001;\n  assign DirectLookupTable_1[8012] = 16'sb0010111000000111;\n  assign DirectLookupTable_1[8013] = 16'sb0010111000000110;\n  assign DirectLookupTable_1[8014] = 16'sb0010111000000101;\n  assign DirectLookupTable_1[8015] = 16'sb0010111000000100;\n  assign DirectLookupTable_1[8016] = 16'sb0010111000000011;\n  assign DirectLookupTable_1[8017] = 16'sb0010111000000010;\n  assign DirectLookupTable_1[8018] = 16'sb0010111000000001;\n  assign DirectLookupTable_1[8019] = 16'sb0010111000000000;\n  assign DirectLookupTable_1[8020] = 16'sb0010110111111111;\n  assign DirectLookupTable_1[8021] = 16'sb0010110111111110;\n  assign DirectLookupTable_1[8022] = 16'sb0010110111111101;\n  assign DirectLookupTable_1[8023] = 16'sb0010110111111011;\n  assign DirectLookupTable_1[8024] = 16'sb0010110111111010;\n  assign DirectLookupTable_1[8025] = 16'sb0010110111111001;\n  assign DirectLookupTable_1[8026] = 16'sb0010110111111000;\n  assign DirectLookupTable_1[8027] = 16'sb0010110111110111;\n  assign DirectLookupTable_1[8028] = 16'sb0010110111110110;\n  assign DirectLookupTable_1[8029] = 16'sb0010110111110101;\n  assign DirectLookupTable_1[8030] = 16'sb0010110111110100;\n  assign DirectLookupTable_1[8031] = 16'sb0010110111110011;\n  assign DirectLookupTable_1[8032] = 16'sb0010110111110010;\n  assign DirectLookupTable_1[8033] = 16'sb0010110111110000;\n  assign DirectLookupTable_1[8034] = 16'sb0010110111101111;\n  assign DirectLookupTable_1[8035] = 16'sb0010110111101110;\n  assign DirectLookupTable_1[8036] = 16'sb0010110111101101;\n  assign DirectLookupTable_1[8037] = 16'sb0010110111101100;\n  assign DirectLookupTable_1[8038] = 16'sb0010110111101011;\n  assign DirectLookupTable_1[8039] = 16'sb0010110111101010;\n  assign DirectLookupTable_1[8040] = 16'sb0010110111101001;\n  assign DirectLookupTable_1[8041] = 16'sb0010110111101000;\n  assign DirectLookupTable_1[8042] = 16'sb0010110111100111;\n  assign DirectLookupTable_1[8043] = 16'sb0010110111100110;\n  assign DirectLookupTable_1[8044] = 16'sb0010110111100100;\n  assign DirectLookupTable_1[8045] = 16'sb0010110111100011;\n  assign DirectLookupTable_1[8046] = 16'sb0010110111100010;\n  assign DirectLookupTable_1[8047] = 16'sb0010110111100001;\n  assign DirectLookupTable_1[8048] = 16'sb0010110111100000;\n  assign DirectLookupTable_1[8049] = 16'sb0010110111011111;\n  assign DirectLookupTable_1[8050] = 16'sb0010110111011110;\n  assign DirectLookupTable_1[8051] = 16'sb0010110111011101;\n  assign DirectLookupTable_1[8052] = 16'sb0010110111011100;\n  assign DirectLookupTable_1[8053] = 16'sb0010110111011011;\n  assign DirectLookupTable_1[8054] = 16'sb0010110111011001;\n  assign DirectLookupTable_1[8055] = 16'sb0010110111011000;\n  assign DirectLookupTable_1[8056] = 16'sb0010110111010111;\n  assign DirectLookupTable_1[8057] = 16'sb0010110111010110;\n  assign DirectLookupTable_1[8058] = 16'sb0010110111010101;\n  assign DirectLookupTable_1[8059] = 16'sb0010110111010100;\n  assign DirectLookupTable_1[8060] = 16'sb0010110111010011;\n  assign DirectLookupTable_1[8061] = 16'sb0010110111010010;\n  assign DirectLookupTable_1[8062] = 16'sb0010110111010001;\n  assign DirectLookupTable_1[8063] = 16'sb0010110111010000;\n  assign DirectLookupTable_1[8064] = 16'sb0010110111001111;\n  assign DirectLookupTable_1[8065] = 16'sb0010110111001101;\n  assign DirectLookupTable_1[8066] = 16'sb0010110111001100;\n  assign DirectLookupTable_1[8067] = 16'sb0010110111001011;\n  assign DirectLookupTable_1[8068] = 16'sb0010110111001010;\n  assign DirectLookupTable_1[8069] = 16'sb0010110111001001;\n  assign DirectLookupTable_1[8070] = 16'sb0010110111001000;\n  assign DirectLookupTable_1[8071] = 16'sb0010110111000111;\n  assign DirectLookupTable_1[8072] = 16'sb0010110111000110;\n  assign DirectLookupTable_1[8073] = 16'sb0010110111000101;\n  assign DirectLookupTable_1[8074] = 16'sb0010110111000100;\n  assign DirectLookupTable_1[8075] = 16'sb0010110111000010;\n  assign DirectLookupTable_1[8076] = 16'sb0010110111000001;\n  assign DirectLookupTable_1[8077] = 16'sb0010110111000000;\n  assign DirectLookupTable_1[8078] = 16'sb0010110110111111;\n  assign DirectLookupTable_1[8079] = 16'sb0010110110111110;\n  assign DirectLookupTable_1[8080] = 16'sb0010110110111101;\n  assign DirectLookupTable_1[8081] = 16'sb0010110110111100;\n  assign DirectLookupTable_1[8082] = 16'sb0010110110111011;\n  assign DirectLookupTable_1[8083] = 16'sb0010110110111010;\n  assign DirectLookupTable_1[8084] = 16'sb0010110110111001;\n  assign DirectLookupTable_1[8085] = 16'sb0010110110110111;\n  assign DirectLookupTable_1[8086] = 16'sb0010110110110110;\n  assign DirectLookupTable_1[8087] = 16'sb0010110110110101;\n  assign DirectLookupTable_1[8088] = 16'sb0010110110110100;\n  assign DirectLookupTable_1[8089] = 16'sb0010110110110011;\n  assign DirectLookupTable_1[8090] = 16'sb0010110110110010;\n  assign DirectLookupTable_1[8091] = 16'sb0010110110110001;\n  assign DirectLookupTable_1[8092] = 16'sb0010110110110000;\n  assign DirectLookupTable_1[8093] = 16'sb0010110110101111;\n  assign DirectLookupTable_1[8094] = 16'sb0010110110101110;\n  assign DirectLookupTable_1[8095] = 16'sb0010110110101100;\n  assign DirectLookupTable_1[8096] = 16'sb0010110110101011;\n  assign DirectLookupTable_1[8097] = 16'sb0010110110101010;\n  assign DirectLookupTable_1[8098] = 16'sb0010110110101001;\n  assign DirectLookupTable_1[8099] = 16'sb0010110110101000;\n  assign DirectLookupTable_1[8100] = 16'sb0010110110100111;\n  assign DirectLookupTable_1[8101] = 16'sb0010110110100110;\n  assign DirectLookupTable_1[8102] = 16'sb0010110110100101;\n  assign DirectLookupTable_1[8103] = 16'sb0010110110100100;\n  assign DirectLookupTable_1[8104] = 16'sb0010110110100011;\n  assign DirectLookupTable_1[8105] = 16'sb0010110110100001;\n  assign DirectLookupTable_1[8106] = 16'sb0010110110100000;\n  assign DirectLookupTable_1[8107] = 16'sb0010110110011111;\n  assign DirectLookupTable_1[8108] = 16'sb0010110110011110;\n  assign DirectLookupTable_1[8109] = 16'sb0010110110011101;\n  assign DirectLookupTable_1[8110] = 16'sb0010110110011100;\n  assign DirectLookupTable_1[8111] = 16'sb0010110110011011;\n  assign DirectLookupTable_1[8112] = 16'sb0010110110011010;\n  assign DirectLookupTable_1[8113] = 16'sb0010110110011001;\n  assign DirectLookupTable_1[8114] = 16'sb0010110110011000;\n  assign DirectLookupTable_1[8115] = 16'sb0010110110010110;\n  assign DirectLookupTable_1[8116] = 16'sb0010110110010101;\n  assign DirectLookupTable_1[8117] = 16'sb0010110110010100;\n  assign DirectLookupTable_1[8118] = 16'sb0010110110010011;\n  assign DirectLookupTable_1[8119] = 16'sb0010110110010010;\n  assign DirectLookupTable_1[8120] = 16'sb0010110110010001;\n  assign DirectLookupTable_1[8121] = 16'sb0010110110010000;\n  assign DirectLookupTable_1[8122] = 16'sb0010110110001111;\n  assign DirectLookupTable_1[8123] = 16'sb0010110110001110;\n  assign DirectLookupTable_1[8124] = 16'sb0010110110001101;\n  assign DirectLookupTable_1[8125] = 16'sb0010110110001011;\n  assign DirectLookupTable_1[8126] = 16'sb0010110110001010;\n  assign DirectLookupTable_1[8127] = 16'sb0010110110001001;\n  assign DirectLookupTable_1[8128] = 16'sb0010110110001000;\n  assign DirectLookupTable_1[8129] = 16'sb0010110110000111;\n  assign DirectLookupTable_1[8130] = 16'sb0010110110000110;\n  assign DirectLookupTable_1[8131] = 16'sb0010110110000101;\n  assign DirectLookupTable_1[8132] = 16'sb0010110110000100;\n  assign DirectLookupTable_1[8133] = 16'sb0010110110000011;\n  assign DirectLookupTable_1[8134] = 16'sb0010110110000001;\n  assign DirectLookupTable_1[8135] = 16'sb0010110110000000;\n  assign DirectLookupTable_1[8136] = 16'sb0010110101111111;\n  assign DirectLookupTable_1[8137] = 16'sb0010110101111110;\n  assign DirectLookupTable_1[8138] = 16'sb0010110101111101;\n  assign DirectLookupTable_1[8139] = 16'sb0010110101111100;\n  assign DirectLookupTable_1[8140] = 16'sb0010110101111011;\n  assign DirectLookupTable_1[8141] = 16'sb0010110101111010;\n  assign DirectLookupTable_1[8142] = 16'sb0010110101111001;\n  assign DirectLookupTable_1[8143] = 16'sb0010110101111000;\n  assign DirectLookupTable_1[8144] = 16'sb0010110101110110;\n  assign DirectLookupTable_1[8145] = 16'sb0010110101110101;\n  assign DirectLookupTable_1[8146] = 16'sb0010110101110100;\n  assign DirectLookupTable_1[8147] = 16'sb0010110101110011;\n  assign DirectLookupTable_1[8148] = 16'sb0010110101110010;\n  assign DirectLookupTable_1[8149] = 16'sb0010110101110001;\n  assign DirectLookupTable_1[8150] = 16'sb0010110101110000;\n  assign DirectLookupTable_1[8151] = 16'sb0010110101101111;\n  assign DirectLookupTable_1[8152] = 16'sb0010110101101110;\n  assign DirectLookupTable_1[8153] = 16'sb0010110101101100;\n  assign DirectLookupTable_1[8154] = 16'sb0010110101101011;\n  assign DirectLookupTable_1[8155] = 16'sb0010110101101010;\n  assign DirectLookupTable_1[8156] = 16'sb0010110101101001;\n  assign DirectLookupTable_1[8157] = 16'sb0010110101101000;\n  assign DirectLookupTable_1[8158] = 16'sb0010110101100111;\n  assign DirectLookupTable_1[8159] = 16'sb0010110101100110;\n  assign DirectLookupTable_1[8160] = 16'sb0010110101100101;\n  assign DirectLookupTable_1[8161] = 16'sb0010110101100100;\n  assign DirectLookupTable_1[8162] = 16'sb0010110101100011;\n  assign DirectLookupTable_1[8163] = 16'sb0010110101100001;\n  assign DirectLookupTable_1[8164] = 16'sb0010110101100000;\n  assign DirectLookupTable_1[8165] = 16'sb0010110101011111;\n  assign DirectLookupTable_1[8166] = 16'sb0010110101011110;\n  assign DirectLookupTable_1[8167] = 16'sb0010110101011101;\n  assign DirectLookupTable_1[8168] = 16'sb0010110101011100;\n  assign DirectLookupTable_1[8169] = 16'sb0010110101011011;\n  assign DirectLookupTable_1[8170] = 16'sb0010110101011010;\n  assign DirectLookupTable_1[8171] = 16'sb0010110101011001;\n  assign DirectLookupTable_1[8172] = 16'sb0010110101010111;\n  assign DirectLookupTable_1[8173] = 16'sb0010110101010110;\n  assign DirectLookupTable_1[8174] = 16'sb0010110101010101;\n  assign DirectLookupTable_1[8175] = 16'sb0010110101010100;\n  assign DirectLookupTable_1[8176] = 16'sb0010110101010011;\n  assign DirectLookupTable_1[8177] = 16'sb0010110101010010;\n  assign DirectLookupTable_1[8178] = 16'sb0010110101010001;\n  assign DirectLookupTable_1[8179] = 16'sb0010110101010000;\n  assign DirectLookupTable_1[8180] = 16'sb0010110101001111;\n  assign DirectLookupTable_1[8181] = 16'sb0010110101001101;\n  assign DirectLookupTable_1[8182] = 16'sb0010110101001100;\n  assign DirectLookupTable_1[8183] = 16'sb0010110101001011;\n  assign DirectLookupTable_1[8184] = 16'sb0010110101001010;\n  assign DirectLookupTable_1[8185] = 16'sb0010110101001001;\n  assign DirectLookupTable_1[8186] = 16'sb0010110101001000;\n  assign DirectLookupTable_1[8187] = 16'sb0010110101000111;\n  assign DirectLookupTable_1[8188] = 16'sb0010110101000110;\n  assign DirectLookupTable_1[8189] = 16'sb0010110101000101;\n  assign DirectLookupTable_1[8190] = 16'sb0010110101000011;\n  assign DirectLookupTable_1[8191] = 16'sb0010110101000010;\n  assign lutCosineout = DirectLookupTable_1[lutaddrInReg];\n\n  // Cos lookup table output register\n  always @(posedge clk)\n    begin : LUTCosineoutResetRegister_process\n      if (enb_1_8_0) begin\n        lutCosineoutreg1 <= lutCosineout;\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : LUTCosineoutRegister_process\n      if (reset == 1'b1) begin\n        lutCosine_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          lutCosine_1 <= lutCosineoutreg1;\n        end\n      end\n    end\n\n  assign lutCosine = lutCosine_1;\n\nendmodule  // CosLookUpTableGen\n\n"},{"name":"WaveformGen.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/WaveformGen.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: WaveformGen\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Correction/NCO/WaveformGe\n// Hierarchy Level: 4\n// Model version: 9.2\n// \n// Wave form Generation Component\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule WaveformGen\n          (clk,\n           reset,\n           enb_1_8_0,\n           phaseIdx,\n           exp_re,\n           exp_im);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_0;\n  input   [15:0] phaseIdx;  // ufix16\n  output  signed [15:0] exp_re;  // sfix16_En14\n  output  signed [15:0] exp_im;  // sfix16_En14\n\n\n  reg [15:0] phaseIdxReg;  // ufix16\n  wire msb1;  // ufix1\n  wire msb2;  // ufix1\n  wire signSel;  // ufix1\n  reg  [2:0] signSelRegComp_reg;  // ufix1 [3]\n  wire signSelReg;  // ufix1\n  wire [13:0] lutaddr1;  // ufix14\n  wire sin45Sel;  // ufix1\n  reg  [2:0] sin45SelRegComp_reg;  // ufix1 [3]\n  wire sin45SelReg;  // ufix1\n  wire msb3;  // ufix1\n  wire lutSel;  // ufix1\n  reg  [2:0] lutSelRegComp_reg;  // ufix1 [3]\n  wire lutSelReg;  // ufix1\n  wire [14:0] lutaddrmax;  // ufix15\n  wire [15:0] subtractor_sub_temp;  // ufix16\n  wire [15:0] subtractor_1;  // ufix16\n  wire [15:0] subtractor_2;  // ufix16\n  wire [13:0] lutaddr2;  // ufix14\n  wire [13:0] lutaddr;  // ufix14\n  wire [12:0] lutaddrO;  // ufix13\n  wire signed [15:0] lutoutcos;  // sfix16_En14\n  wire signed [15:0] lutoutsin;  // sfix16_En14\n  wire signed [15:0] lutselcos;  // sfix16_En14\n  wire signed [15:0] octantVal;  // sfix16_En14\n  wire signed [15:0] fullcosmag;  // sfix16_En14\n  wire signed [16:0] uminus_cast;  // sfix17_En14\n  wire signed [16:0] uminus_cast_1;  // sfix17_En14\n  wire signed [15:0] inverseCos;  // sfix16_En14\n  wire signed [15:0] cosout;  // sfix16_En14\n  reg  [2:0] sineSignSelRegComp_reg;  // ufix1 [3]\n  wire sineSignSelReg;  // ufix1\n  wire signed [15:0] lutselsin;  // sfix16_En14\n  wire signed [15:0] fullsinmag;  // sfix16_En14\n  wire signed [16:0] uminus_cast_2;  // sfix17_En14\n  wire signed [16:0] uminus_cast_3;  // sfix17_En14\n  wire signed [15:0] inverseSin;  // sfix16_En14\n  wire signed [15:0] sinout;  // sfix16_En14\n\n\n  always @(posedge clk or posedge reset)\n    begin : phaseIdxRegister_process\n      if (reset == 1'b1) begin\n        phaseIdxReg <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          phaseIdxReg <= phaseIdx;\n        end\n      end\n    end\n\n  // Sine sign selection signal\n  assign msb1 = phaseIdxReg[15];\n\n  assign msb2 = phaseIdxReg[14];\n\n  // Cosine sign selection signal\n  assign signSel = msb1 ^ msb2;\n\n  always @(posedge clk or posedge reset)\n    begin : signSelRegComp_process\n      if (reset == 1'b1) begin\n        signSelRegComp_reg <= {3{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          signSelRegComp_reg[0] <= signSel;\n          signSelRegComp_reg[32'sd2:32'sd1] <= signSelRegComp_reg[32'sd1:32'sd0];\n        end\n      end\n    end\n\n  assign signSelReg = signSelRegComp_reg[2];\n\n  assign lutaddr1 = phaseIdxReg[13:0];\n\n  // 45 degree address\n  assign sin45Sel = lutaddr1 == 14'b10000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : sin45SelRegComp_process\n      if (reset == 1'b1) begin\n        sin45SelRegComp_reg <= {3{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          sin45SelRegComp_reg[0] <= sin45Sel;\n          sin45SelRegComp_reg[32'sd2:32'sd1] <= sin45SelRegComp_reg[32'sd1:32'sd0];\n        end\n      end\n    end\n\n  assign sin45SelReg = sin45SelRegComp_reg[2];\n\n  assign msb3 = phaseIdxReg[13];\n\n  // LUT selection signal\n  assign lutSel = msb2 ^ msb3;\n\n  always @(posedge clk or posedge reset)\n    begin : lutSelRegComp_process\n      if (reset == 1'b1) begin\n        lutSelRegComp_reg <= {3{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          lutSelRegComp_reg[0] <= lutSel;\n          lutSelRegComp_reg[32'sd2:32'sd1] <= lutSelRegComp_reg[32'sd1:32'sd0];\n        end\n      end\n    end\n\n  assign lutSelReg = lutSelRegComp_reg[2];\n\n  // Map LUT address in correct phase\n  assign lutaddrmax = 15'b100000000000000;\n\n  assign subtractor_1 = {1'b0, lutaddrmax};\n  assign subtractor_2 = {2'b0, lutaddr1};\n  assign subtractor_sub_temp = subtractor_1 - subtractor_2;\n  assign lutaddr2 = subtractor_sub_temp[13:0];\n\n  assign lutaddr = (msb3 == 1'b0 ? lutaddr1 :\n              lutaddr2);\n\n  assign lutaddrO = lutaddr[12:0];\n\n  CosLookUpTableGen u_Cos_Wave_inst (.clk(clk),\n                                     .reset(reset),\n                                     .enb_1_8_0(enb_1_8_0),\n                                     .lutaddr(lutaddrO),  // ufix13\n                                     .lutCosine(lutoutcos)  // sfix16_En14\n                                     );\n\n  SinLookUpTableGen u_Sin_Wave_inst (.clk(clk),\n                                     .reset(reset),\n                                     .enb_1_8_0(enb_1_8_0),\n                                     .lutaddr(lutaddrO),  // ufix13\n                                     .lutSine(lutoutsin)  // sfix16_En14\n                                     );\n\n  // Select cosine output LUT\n  assign lutselcos = (lutSelReg == 1'b0 ? lutoutcos :\n              lutoutsin);\n\n  assign octantVal = 16'sb0010110101000001;\n\n  // Assign cosine pi/4 value\n  assign fullcosmag = (sin45SelReg == 1'b0 ? lutselcos :\n              octantVal);\n\n  assign uminus_cast = {fullcosmag[15], fullcosmag};\n  assign uminus_cast_1 =  - (uminus_cast);\n  assign inverseCos = uminus_cast_1[15:0];\n\n  // Select sign of cosine ouptput\n  assign cosout = (signSelReg == 1'b0 ? fullcosmag :\n              inverseCos);\n\n  assign exp_re = cosout;\n\n  always @(posedge clk or posedge reset)\n    begin : sineSignSelRegComp_process\n      if (reset == 1'b1) begin\n        sineSignSelRegComp_reg <= {3{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          sineSignSelRegComp_reg[0] <= msb1;\n          sineSignSelRegComp_reg[32'sd2:32'sd1] <= sineSignSelRegComp_reg[32'sd1:32'sd0];\n        end\n      end\n    end\n\n  assign sineSignSelReg = sineSignSelRegComp_reg[2];\n\n  // Select sine output LUT\n  assign lutselsin = (lutSelReg == 1'b0 ? lutoutsin :\n              lutoutcos);\n\n  // Assign sine pi/4 value\n  assign fullsinmag = (sin45SelReg == 1'b0 ? lutselsin :\n              octantVal);\n\n  assign uminus_cast_2 = {fullsinmag[15], fullsinmag};\n  assign uminus_cast_3 =  - (uminus_cast_2);\n  assign inverseSin = uminus_cast_3[15:0];\n\n  // Select sign of sine output\n  assign sinout = (sineSignSelReg == 1'b0 ? fullsinmag :\n              inverseSin);\n\n  assign exp_im = sinout;\n\nendmodule  // WaveformGen\n\n"},{"name":"NCO.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/NCO.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: NCO\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Correction/NC\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// NCO\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule NCO\n          (clk,\n           reset,\n           enb_1_8_0,\n           inc,\n           validIn,\n           complexexp_re,\n           complexexp_im,\n           validOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_0;\n  input   [15:0] inc;  // uint16\n  input   validIn;\n  output  signed [15:0] complexexp_re;  // sfix16_En14\n  output  signed [15:0] complexexp_im;  // sfix16_En14\n  output  validOut;\n\n\n  reg  [4:0] outsel_reg_reg;  // ufix1 [5]\n  wire outsel;\n  wire signed [15:0] outzero_re;  // sfix16_En14\n  wire signed [15:0] outzero_im;  // sfix16_En14\n  wire signed [15:0] const0;  // sfix16\n  wire signed [15:0] pInc;  // sfix16\n  wire signed [15:0] validPInc;  // sfix16\n  reg signed [15:0] accphase_reg;  // sfix16\n  wire signed [15:0] addpInc;  // sfix16\n  wire signed [15:0] pOffset;  // sfix16\n  wire signed [15:0] accoffset;  // sfix16\n  reg signed [15:0] accoffsete_reg;  // sfix16\n  wire signed [15:0] outs_re;  // sfix16_En14\n  wire signed [15:0] outs_im;  // sfix16_En14\n  wire signed [15:0] validouts_re;  // sfix16_En14\n  wire signed [15:0] validouts_im;  // sfix16_En14\n  reg signed [15:0] complexexp_re_1;  // sfix16_En14\n  reg signed [15:0] complexexp_im_1;  // sfix16_En14\n  reg  validOut_1;\n\n\n  always @(posedge clk or posedge reset)\n    begin : outsel_reg_process\n      if (reset == 1'b1) begin\n        outsel_reg_reg <= {5{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          outsel_reg_reg[0] <= validIn;\n          outsel_reg_reg[32'sd4:32'sd1] <= outsel_reg_reg[32'sd3:32'sd0];\n        end\n      end\n    end\n\n  assign outsel = outsel_reg_reg[4];\n\n  assign outzero_re = 16'sb0000000000000000;\n  assign outzero_im = 16'sb0000000000000000;\n\n  // Constant Zero\n  assign const0 = 16'sb0000000000000000;\n\n  assign pInc = inc;\n\n  assign validPInc = (validIn == 1'b0 ? const0 :\n              pInc);\n\n  // Add phase increment\n  assign addpInc = accphase_reg + validPInc;\n\n  // Phase increment accumulator register\n  always @(posedge clk or posedge reset)\n    begin : AccPhaseRegister_process\n      if (reset == 1'b1) begin\n        accphase_reg <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          accphase_reg <= addpInc;\n        end\n      end\n    end\n\n  assign pOffset = 16'sb0000000000000000;\n\n  // Add phase offset\n  assign accoffset = accphase_reg + pOffset;\n\n  // Phase offset accumulator register\n  always @(posedge clk or posedge reset)\n    begin : AccOffsetRegister_process\n      if (reset == 1'b1) begin\n        accoffsete_reg <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          accoffsete_reg <= accoffset;\n        end\n      end\n    end\n\n  WaveformGen u_Wave_inst (.clk(clk),\n                           .reset(reset),\n                           .enb_1_8_0(enb_1_8_0),\n                           .phaseIdx(accoffsete_reg),  // sfix16\n                           .exp_re(outs_re),  // sfix16_En14\n                           .exp_im(outs_im)  // sfix16_En14\n                           );\n\n  assign validouts_re = (outsel == 1'b0 ? outzero_re :\n              outs_re);\n  assign validouts_im = (outsel == 1'b0 ? outzero_im :\n              outs_im);\n\n  // Output register\n  always @(posedge clk or posedge reset)\n    begin : OutputRegister_process\n      if (reset == 1'b1) begin\n        complexexp_re_1 <= 16'sb0000000000000000;\n        complexexp_im_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          complexexp_re_1 <= validouts_re;\n          complexexp_im_1 <= validouts_im;\n        end\n      end\n    end\n\n  // validOut register\n  always @(posedge clk or posedge reset)\n    begin : validOut_reg_process\n      if (reset == 1'b1) begin\n        validOut_1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          validOut_1 <= outsel;\n        end\n      end\n    end\n\n  assign complexexp_re = complexexp_re_1;\n\n  assign complexexp_im = complexexp_im_1;\n\n  assign validOut = validOut_1;\n\nendmodule  // NCO\n\n"},{"name":"Coarse_CFO_Correction.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Coarse_CFO_Correction.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Coarse_CFO_Correction\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Correctio\n// Hierarchy Level: 2\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Coarse_CFO_Correction\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           freq,\n           dataIn_re,\n           dataIn_im,\n           validIn,\n           lstfStartIn,\n           rstIn,\n           freqOut,\n           dataOut_re,\n           dataOut_im,\n           validOut,\n           lstfStartOut,\n           rstOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   signed [33:0] freq;  // sfix34_En33\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  input   validIn;\n  input   lstfStartIn;\n  input   rstIn;\n  output  signed [33:0] freqOut;  // sfix34_En33\n  output  signed [15:0] dataOut_re;  // sfix16_En12\n  output  signed [15:0] dataOut_im;  // sfix16_En12\n  output  validOut;\n  output  lstfStartOut;\n  output  rstOut;\n\n\n  reg signed [33:0] freq_1;  // sfix34_En33\n  wire signed [33:0] Delay11_out1;  // sfix34_En33\n  reg signed [33:0] Delay11_out1_1;  // sfix34_En33\n  reg signed [33:0] Delay28_reg [0:7];  // sfix34 [8]\n  reg signed [33:0] Delay28_reg_next [0:7];  // sfix34_En33 [8]\n  reg signed [33:0] Delay28_out1;  // sfix34_En33\n  wire signed [33:0] Delay28_out1_1;  // sfix34_En33\n  reg signed [33:0] Delay28_out1_2;  // sfix34_En33\n  reg signed [33:0] Delay29_reg [0:1];  // sfix34 [2]\n  wire signed [33:0] Delay29_reg_next [0:1];  // sfix34_En33 [2]\n  wire signed [33:0] Delay29_out1;  // sfix34_En33\n  wire signed [33:0] Delay29_out1_1;  // sfix34_En33\n  reg signed [33:0] Delay29_out1_2;  // sfix34_En33\n  reg signed [33:0] Delay311_reg [0:2];  // sfix34 [3]\n  reg signed [33:0] Delay311_reg_next [0:2];  // sfix34_En33 [3]\n  reg signed [33:0] Delay31_out1;  // sfix34_En33\n  reg signed [15:0] Delay8_out1_re;  // sfix16_En12\n  reg signed [15:0] Delay8_out1_im;  // sfix16_En12\n  wire signed [15:0] Delay8_out1_re_1;  // sfix16_En12\n  wire signed [15:0] Delay8_out1_im_1;  // sfix16_En12\n  reg signed [15:0] Delay8_out1_re_2;  // sfix16_En12\n  reg signed [15:0] Delay8_out1_im_2;  // sfix16_En12\n  reg signed [15:0] Delay7_reg_re [0:7];  // sfix16_En12 [8]\n  reg signed [15:0] Delay7_reg_im [0:7];  // sfix16_En12 [8]\n  reg signed [15:0] Delay7_reg_next_re [0:7];  // sfix16_En12 [8]\n  reg signed [15:0] Delay7_reg_next_im [0:7];  // sfix16_En12 [8]\n  reg signed [15:0] Delay7_out1_re;  // sfix16_En12\n  reg signed [15:0] Delay7_out1_im;  // sfix16_En12\n  wire signed [15:0] Delay7_out1_re_1;  // sfix16_En12\n  wire signed [15:0] Delay7_out1_im_1;  // sfix16_En12\n  reg signed [15:0] DTConverter1_bypass_reg_re;  // sfix16_En12\n  reg signed [15:0] DTConverter1_bypass_reg_im;  // sfix16_En12\n  wire signed [15:0] Delay7_out1_re_2;  // sfix16_En12\n  wire signed [15:0] Delay7_out1_im_2;  // sfix16_En12\n  reg signed [15:0] Delay7_out1_re_3;  // sfix16_En12\n  reg signed [15:0] Delay7_out1_im_3;  // sfix16_En12\n  reg signed [15:0] Delay2_reg_re [0:1];  // sfix16_En12 [2]\n  reg signed [15:0] Delay2_reg_im [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Delay2_reg_next_re [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Delay2_reg_next_im [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Delay2_out1_re;  // sfix16_En12\n  wire signed [15:0] Delay2_out1_im;  // sfix16_En12\n  wire signed [15:0] Delay2_out1_re_1;  // sfix16_En12\n  wire signed [15:0] Delay2_out1_im_1;  // sfix16_En12\n  reg signed [15:0] Delay2_out1_re_2;  // sfix16_En12\n  reg signed [15:0] Delay2_out1_im_2;  // sfix16_En12\n  reg signed [15:0] Product1_C2ReIm_1_C2ReIm_A;  // sfix16_En12\n  wire signed [33:0] Delay6_out1;  // sfix34_En33\n  wire signed [35:0] Data_Type_Conversion1_out1;  // sfix36_En18\n  reg signed [35:0] Data_Type_Conversion1_out1_1;  // sfix36_En18\n  wire switch_compare_1;\n  wire signed [35:0] Shift_Arithmetic_out1;  // sfix36_En18\n  wire signed [36:0] Abs_y;  // sfix37_En18\n  wire signed [36:0] Abs_cast;  // sfix37_En18\n  wire signed [35:0] Abs_out1;  // sfix36_En18\n  wire [15:0] Data_Type_Conversion_out1;  // uint16\n  reg [15:0] NCO1_bypass_reg;  // ufix16\n  wire [15:0] Data_Type_Conversion_out1_1;  // uint16\n  reg  Delay12_out1;\n  wire Delay12_out1_1;\n  reg  NCO2_bypass_reg;  // ufix1\n  wire Delay12_out1_2;\n  wire signed [15:0] NCO_out1_re;  // sfix16_En14\n  wire signed [15:0] NCO_out1_im;  // sfix16_En14\n  wire NCO_out2;\n  reg signed [15:0] Delay13_reg_re [0:1];  // sfix16_En14 [2]\n  reg signed [15:0] Delay13_reg_im [0:1];  // sfix16_En14 [2]\n  wire signed [15:0] Delay13_reg_next_re [0:1];  // sfix16_En14 [2]\n  wire signed [15:0] Delay13_reg_next_im [0:1];  // sfix16_En14 [2]\n  wire signed [15:0] Delay13_out1_re;  // sfix16_En14\n  wire signed [15:0] Delay13_out1_im;  // sfix16_En14\n  wire signed [15:0] Delay13_out1_re_1;  // sfix16_En14\n  wire signed [15:0] Delay13_out1_im_1;  // sfix16_En14\n  reg signed [15:0] Delay13_out1_re_2;  // sfix16_En14\n  reg signed [15:0] Delay13_out1_im_2;  // sfix16_En14\n  wire signed [16:0] conj_cast;  // sfix17_En14\n  wire signed [16:0] conj_cast_1;  // sfix17_En14\n  wire signed [15:0] complexConjugate_out1_re;  // sfix16_En14\n  wire signed [15:0] complexConjugate_out1_im;  // sfix16_En14\n  reg signed [15:0] complexConjugate_out1_re_1;  // sfix16_En14\n  reg signed [15:0] complexConjugate_out1_im_1;  // sfix16_En14\n  wire signed [15:0] Switch_out1_re;  // sfix16_En14\n  wire signed [15:0] Switch_out1_im;  // sfix16_En14\n  reg signed [15:0] Switch_out1_re_1;  // sfix16_En14\n  reg signed [15:0] Switch_out1_im_1;  // sfix16_En14\n  reg signed [15:0] Switch_out1_re_2;  // sfix16_En14\n  reg signed [15:0] Switch_out1_im_2;  // sfix16_En14\n  reg signed [15:0] Delay3_out1_re;  // sfix16_En14\n  reg signed [15:0] Delay3_out1_im;  // sfix16_En14\n  wire signed [15:0] Delay3_out1_re_1;  // sfix16_En14\n  wire signed [15:0] Delay3_out1_im_1;  // sfix16_En14\n  reg signed [15:0] Delay3_out1_re_2;  // sfix16_En14\n  reg signed [15:0] Delay3_out1_im_2;  // sfix16_En14\n  reg signed [15:0] Product1_C2ReIm_2_C2ReIm_A;  // sfix16_En14\n  wire signed [31:0] Product1_Re_AC;  // sfix32_En26\n  reg signed [31:0] HwModeRegister_reg [0:2];  // sfix32 [3]\n  reg signed [31:0] HwModeRegister_reg_next [0:2];  // sfix32_En26 [3]\n  reg signed [31:0] Product1_Re_AC_1;  // sfix32_En26\n  reg signed [15:0] rd_11_reg [0:1];  // sfix16 [2]\n  wire signed [15:0] rd_11_reg_next [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Product1_C2ReIm_1_C2ReIm_B;  // sfix16_En12\n  reg signed [15:0] Product1_C2ReIm_1_C2ReIm_B_1;  // sfix16_En12\n  reg signed [15:0] Product1_C2ReIm_2_C2ReIm_B;  // sfix16_En14\n  reg signed [15:0] reduced_reg [0:1];  // sfix16 [2]\n  wire signed [15:0] reduced_reg_next [0:1];  // sfix16_En14 [2]\n  wire signed [15:0] Product1_C2ReIm_2_C2ReIm_B_1;  // sfix16_En14\n  (* use_dsp  = \"yes\" *)   wire signed [31:0] mulOutput;  // sfix32_En26\n  reg signed [31:0] mulOutput_1;  // sfix32_En26\n  wire signed [32:0] MultiplyAdd_add_sub_cast;  // sfix33_En26\n  wire signed [32:0] MultiplyAdd_add_sub_cast_1;  // sfix33_En26\n  wire signed [32:0] mulOutput_2;  // sfix33_En26\n  wire signed [31:0] Product1_Im_AD;  // sfix32_En26\n  reg signed [31:0] HwModeRegister_reg_1 [0:2];  // sfix32 [3]\n  reg signed [31:0] HwModeRegister_reg_next_1 [0:2];  // sfix32_En26 [3]\n  reg signed [31:0] Product1_Im_AD_1;  // sfix32_En26\n  reg signed [15:0] reduced_reg_1 [0:1];  // sfix16 [2]\n  wire signed [15:0] reduced_reg_next_1 [0:1];  // sfix16_En14 [2]\n  wire signed [15:0] Product1_C2ReIm_2_C2ReIm_A_1;  // sfix16_En14\n  (* use_dsp  = \"yes\" *)   wire signed [31:0] mulOutput_3;  // sfix32_En26\n  reg signed [31:0] mulOutput_4;  // sfix32_En26\n  wire signed [32:0] MultiplyAdd1_add_add_cast;  // sfix33_En26\n  wire signed [32:0] MultiplyAdd1_add_add_cast_1;  // sfix33_En26\n  wire signed [32:0] mulOutput_5;  // sfix33_En26\n  reg signed [32:0] mulOutput_6;  // sfix33_En26\n  wire signed [31:0] mulOutput_7;  // sfix32_En26\n  reg signed [32:0] mulOutput_8;  // sfix33_En26\n  wire signed [31:0] mulOutput_9;  // sfix32_En26\n  reg signed [31:0] Product1_out1_re;  // sfix32_En26\n  reg signed [31:0] Product1_out1_im;  // sfix32_En26\n  reg signed [31:0] Product1_out1_re_1;  // sfix32_En26\n  reg signed [31:0] Product1_out1_im_1;  // sfix32_En26\n  reg signed [31:0] Delay1_reg_re [0:1];  // sfix32_En26 [2]\n  reg signed [31:0] Delay1_reg_im [0:1];  // sfix32_En26 [2]\n  wire signed [31:0] Delay1_reg_next_re [0:1];  // sfix32_En26 [2]\n  wire signed [31:0] Delay1_reg_next_im [0:1];  // sfix32_En26 [2]\n  wire signed [31:0] Delay1_out1_re;  // sfix32_En26\n  wire signed [31:0] Delay1_out1_im;  // sfix32_En26\n  reg  [1:0] Delay14_reg;  // ufix1 [2]\n  wire Delay14_out1;\n  wire Delay14_out1_1;\n  reg  Delay14_out1_2;\n  reg  [1:0] Delay15_reg;  // ufix1 [2]\n  wire Delay15_out1;\n  wire Delay15_out1_1;\n  reg  Delay15_out1_2;\n  reg  [2:0] Delay17_reg;  // ufix1 [3]\n  wire Delay17_out1;\n  reg  Delay18_out1;\n  wire Delay18_out1_1;\n  reg  Delay18_out1_2;\n  reg  [7:0] Delay20_reg;  // ufix1 [8]\n  wire Delay20_out1;\n  wire Delay20_out1_1;\n  reg  Delay20_out1_2;\n  reg  [1:0] Delay21_reg;  // ufix1 [2]\n  wire Delay21_out1;\n  wire Delay21_out1_1;\n  reg  Delay21_out1_2;\n  reg  [2:0] Delay23_reg;  // ufix1 [3]\n  wire Delay23_out1;\n  reg signed [31:0] Delay28_t_0_0;  // int32\n  reg signed [31:0] Delay28_t_0_1;  // int32\n  reg signed [31:0] Delay28_t_1;  // int32\n  reg signed [31:0] Delay29_t_0_0;  // int32\n  reg signed [31:0] Delay29_t_1;  // int32\n  reg signed [31:0] Delay311_t_0_0;  // int32\n  reg signed [31:0] Delay311_t_0_1;  // int32\n  reg signed [31:0] Delay311_t_1;  // int32\n  reg signed [31:0] Delay7_t_0_0;  // int32\n  reg signed [31:0] Delay7_t_0_1;  // int32\n  reg signed [31:0] Delay7_t_1;  // int32\n  reg signed [31:0] Delay2_t_0_0;  // int32\n  reg signed [31:0] Delay2_t_1;  // int32\n  reg signed [31:0] Delay13_t_0_0;  // int32\n  reg signed [31:0] Delay13_t_1;  // int32\n  reg signed [31:0] HwModeRegister_t_0_0;  // int32\n  reg signed [31:0] HwModeRegister_t_0_1;  // int32\n  reg signed [31:0] HwModeRegister_t_1;  // int32\n  reg signed [31:0] rd_11_t_0_0;  // int32\n  reg signed [31:0] rd_11_t_1;  // int32\n  reg signed [31:0] reduced_t_0_0;  // int32\n  reg signed [31:0] reduced_t_1;  // int32\n  reg signed [31:0] HwModeRegister_t_0_0_1;  // int32\n  reg signed [31:0] HwModeRegister_t_0_1_1;  // int32\n  reg signed [31:0] HwModeRegister_t_1_1;  // int32\n  reg signed [31:0] reduced_t_0_0_1;  // int32\n  reg signed [31:0] reduced_t_1_1;  // int32\n  reg signed [31:0] Delay1_t_0_0;  // int32\n  reg signed [31:0] Delay1_t_1;  // int32\n\n\n  always @(posedge clk or posedge reset)\n    begin : Delay6_process\n      if (reset == 1'b1) begin\n        freq_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          freq_1 <= freq;\n        end\n      end\n    end\n\n  assign Delay11_out1 = freq_1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay241_output_process\n      if (reset == 1'b1) begin\n        Delay11_out1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay11_out1_1 <= Delay11_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay28_process\n      if (reset == 1'b1) begin\n        for(Delay28_t_1 = 32'sd0; Delay28_t_1 <= 32'sd7; Delay28_t_1 = Delay28_t_1 + 32'sd1) begin\n          Delay28_reg[Delay28_t_1] <= 34'sh000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay28_t_0_1 = 32'sd0; Delay28_t_0_1 <= 32'sd7; Delay28_t_0_1 = Delay28_t_0_1 + 32'sd1) begin\n            Delay28_reg[Delay28_t_0_1] <= Delay28_reg_next[Delay28_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Delay28_out1 = Delay28_reg[7];\n    Delay28_reg_next[0] = Delay11_out1_1;\n\n    for(Delay28_t_0_0 = 32'sd0; Delay28_t_0_0 <= 32'sd6; Delay28_t_0_0 = Delay28_t_0_0 + 32'sd1) begin\n      Delay28_reg_next[Delay28_t_0_0 + 32'sd1] = Delay28_reg[Delay28_t_0_0];\n    end\n\n  end\n\n  assign Delay28_out1_1 = Delay28_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay291_output_process\n      if (reset == 1'b1) begin\n        Delay28_out1_2 <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay28_out1_2 <= Delay28_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay29_process\n      if (reset == 1'b1) begin\n        for(Delay29_t_1 = 32'sd0; Delay29_t_1 <= 32'sd1; Delay29_t_1 = Delay29_t_1 + 32'sd1) begin\n          Delay29_reg[Delay29_t_1] <= 34'sh000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay29_t_0_0 = 32'sd0; Delay29_t_0_0 <= 32'sd1; Delay29_t_0_0 = Delay29_t_0_0 + 32'sd1) begin\n            Delay29_reg[Delay29_t_0_0] <= Delay29_reg_next[Delay29_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay29_out1 = Delay29_reg[1];\n  assign Delay29_reg_next[0] = Delay28_out1_2;\n  assign Delay29_reg_next[1] = Delay29_reg[0];\n\n  assign Delay29_out1_1 = Delay29_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay301_output_process\n      if (reset == 1'b1) begin\n        Delay29_out1_2 <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay29_out1_2 <= Delay29_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay311_process\n      if (reset == 1'b1) begin\n        for(Delay311_t_1 = 32'sd0; Delay311_t_1 <= 32'sd2; Delay311_t_1 = Delay311_t_1 + 32'sd1) begin\n          Delay311_reg[Delay311_t_1] <= 34'sh000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay311_t_0_1 = 32'sd0; Delay311_t_0_1 <= 32'sd2; Delay311_t_0_1 = Delay311_t_0_1 + 32'sd1) begin\n            Delay311_reg[Delay311_t_0_1] <= Delay311_reg_next[Delay311_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Delay31_out1 = Delay311_reg[2];\n    Delay311_reg_next[0] = Delay29_out1_2;\n\n    for(Delay311_t_0_0 = 32'sd0; Delay311_t_0_0 <= 32'sd1; Delay311_t_0_0 = Delay311_t_0_0 + 32'sd1) begin\n      Delay311_reg_next[Delay311_t_0_0 + 32'sd1] = Delay311_reg[Delay311_t_0_0];\n    end\n\n  end\n\n  assign freqOut = Delay31_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay8_process\n      if (reset == 1'b1) begin\n        Delay8_out1_re <= 16'sb0000000000000000;\n        Delay8_out1_im <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay8_out1_re <= dataIn_re;\n          Delay8_out1_im <= dataIn_im;\n        end\n      end\n    end\n\n  assign Delay8_out1_re_1 = Delay8_out1_re;\n\n  assign Delay8_out1_im_1 = Delay8_out1_im;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay91_output_process\n      if (reset == 1'b1) begin\n        Delay8_out1_re_2 <= 16'sb0000000000000000;\n        Delay8_out1_im_2 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay8_out1_re_2 <= Delay8_out1_re_1;\n          Delay8_out1_im_2 <= Delay8_out1_im_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay7_process\n      if (reset == 1'b1) begin\n        for(Delay7_t_1 = 32'sd0; Delay7_t_1 <= 32'sd7; Delay7_t_1 = Delay7_t_1 + 32'sd1) begin\n          Delay7_reg_re[Delay7_t_1] <= 16'sb0000000000000000;\n          Delay7_reg_im[Delay7_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay7_t_0_1 = 32'sd0; Delay7_t_0_1 <= 32'sd7; Delay7_t_0_1 = Delay7_t_0_1 + 32'sd1) begin\n            Delay7_reg_re[Delay7_t_0_1] <= Delay7_reg_next_re[Delay7_t_0_1];\n            Delay7_reg_im[Delay7_t_0_1] <= Delay7_reg_next_im[Delay7_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Delay7_out1_re = Delay7_reg_re[7];\n    Delay7_out1_im = Delay7_reg_im[7];\n    Delay7_reg_next_re[0] = Delay8_out1_re_2;\n    Delay7_reg_next_im[0] = Delay8_out1_im_2;\n\n    for(Delay7_t_0_0 = 32'sd0; Delay7_t_0_0 <= 32'sd6; Delay7_t_0_0 = Delay7_t_0_0 + 32'sd1) begin\n      Delay7_reg_next_re[Delay7_t_0_0 + 32'sd1] = Delay7_reg_re[Delay7_t_0_0];\n      Delay7_reg_next_im[Delay7_t_0_0 + 32'sd1] = Delay7_reg_im[Delay7_t_0_0];\n    end\n\n  end\n\n  assign Delay7_out1_re_1 = Delay7_out1_re;\n\n  assign Delay7_out1_im_1 = Delay7_out1_im;\n\n  always @(posedge clk or posedge reset)\n    begin : DTConverter1_bypass_process\n      if (reset == 1'b1) begin\n        DTConverter1_bypass_reg_re <= 16'sb0000000000000000;\n        DTConverter1_bypass_reg_im <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          DTConverter1_bypass_reg_im <= Delay7_out1_im_1;\n          DTConverter1_bypass_reg_re <= Delay7_out1_re_1;\n        end\n      end\n    end\n\n  assign Delay7_out1_re_2 = (enb_1_8_1 == 1'b1 ? Delay7_out1_re_1 :\n              DTConverter1_bypass_reg_re);\n  assign Delay7_out1_im_2 = (enb_1_8_1 == 1'b1 ? Delay7_out1_im_1 :\n              DTConverter1_bypass_reg_im);\n\n  always @(posedge clk or posedge reset)\n    begin : Delay22_output_process\n      if (reset == 1'b1) begin\n        Delay7_out1_re_3 <= 16'sb0000000000000000;\n        Delay7_out1_im_3 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay7_out1_re_3 <= Delay7_out1_re_1;\n          Delay7_out1_im_3 <= Delay7_out1_im_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay2_process\n      if (reset == 1'b1) begin\n        for(Delay2_t_1 = 32'sd0; Delay2_t_1 <= 32'sd1; Delay2_t_1 = Delay2_t_1 + 32'sd1) begin\n          Delay2_reg_re[Delay2_t_1] <= 16'sb0000000000000000;\n          Delay2_reg_im[Delay2_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay2_t_0_0 = 32'sd0; Delay2_t_0_0 <= 32'sd1; Delay2_t_0_0 = Delay2_t_0_0 + 32'sd1) begin\n            Delay2_reg_re[Delay2_t_0_0] <= Delay2_reg_next_re[Delay2_t_0_0];\n            Delay2_reg_im[Delay2_t_0_0] <= Delay2_reg_next_im[Delay2_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay2_out1_re = Delay2_reg_re[1];\n  assign Delay2_out1_im = Delay2_reg_im[1];\n  assign Delay2_reg_next_re[0] = Delay7_out1_re_3;\n  assign Delay2_reg_next_im[0] = Delay7_out1_im_3;\n  assign Delay2_reg_next_re[1] = Delay2_reg_re[0];\n  assign Delay2_reg_next_im[1] = Delay2_reg_im[0];\n\n  assign Delay2_out1_re_1 = Delay2_out1_re;\n\n  assign Delay2_out1_im_1 = Delay2_out1_im;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_01_process\n      if (reset == 1'b1) begin\n        Delay2_out1_re_2 <= 16'sb0000000000000000;\n        Delay2_out1_im_2 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay2_out1_re_2 <= Delay2_out1_re_1;\n          Delay2_out1_im_2 <= Delay2_out1_im_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_process\n      if (reset == 1'b1) begin\n        Product1_C2ReIm_1_C2ReIm_A <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Product1_C2ReIm_1_C2ReIm_A <= Delay2_out1_re_2;\n        end\n      end\n    end\n\n  assign Delay6_out1 = freq_1;\n\n  assign Data_Type_Conversion1_out1 = {{17{Delay6_out1[33]}}, Delay6_out1[33:15]};\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        Data_Type_Conversion1_out1_1 <= 36'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Data_Type_Conversion1_out1_1 <= Data_Type_Conversion1_out1;\n        end\n      end\n    end\n\n  assign switch_compare_1 = Data_Type_Conversion1_out1_1 >= 36'sh000000000;\n\n  assign Shift_Arithmetic_out1 = Data_Type_Conversion1_out1 <<< 8'd16;\n\n  assign Abs_cast = {Shift_Arithmetic_out1[35], Shift_Arithmetic_out1};\n  assign Abs_y = (Shift_Arithmetic_out1 < 36'sh000000000 ?  - (Abs_cast) :\n              {Shift_Arithmetic_out1[35], Shift_Arithmetic_out1});\n  assign Abs_out1 = Abs_y[35:0];\n\n  assign Data_Type_Conversion_out1 = Abs_out1[33:18] + (Abs_out1[17] & (( ~ Abs_out1[35]) | (|Abs_out1[16:0])));\n\n  always @(posedge clk or posedge reset)\n    begin : NCO1_bypass_process\n      if (reset == 1'b1) begin\n        NCO1_bypass_reg <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          NCO1_bypass_reg <= Data_Type_Conversion_out1;\n        end\n      end\n    end\n\n  assign Data_Type_Conversion_out1_1 = (enb_1_8_1 == 1'b1 ? Data_Type_Conversion_out1 :\n              NCO1_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Delay12_process\n      if (reset == 1'b1) begin\n        Delay12_out1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay12_out1 <= validIn;\n        end\n      end\n    end\n\n  assign Delay12_out1_1 = Delay12_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : NCO2_bypass_process\n      if (reset == 1'b1) begin\n        NCO2_bypass_reg <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          NCO2_bypass_reg <= Delay12_out1_1;\n        end\n      end\n    end\n\n  assign Delay12_out1_2 = (enb_1_8_1 == 1'b1 ? Delay12_out1_1 :\n              NCO2_bypass_reg);\n\n  NCO u_NCO (.clk(clk),\n             .reset(reset),\n             .enb_1_8_0(enb_1_8_0),\n             .inc(Data_Type_Conversion_out1_1),  // uint16\n             .validIn(Delay12_out1_2),\n             .complexexp_re(NCO_out1_re),  // sfix16_En14\n             .complexexp_im(NCO_out1_im),  // sfix16_En14\n             .validOut(NCO_out2)\n             );\n\n  always @(posedge clk or posedge reset)\n    begin : Delay13_process\n      if (reset == 1'b1) begin\n        for(Delay13_t_1 = 32'sd0; Delay13_t_1 <= 32'sd1; Delay13_t_1 = Delay13_t_1 + 32'sd1) begin\n          Delay13_reg_re[Delay13_t_1] <= 16'sb0000000000000000;\n          Delay13_reg_im[Delay13_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay13_t_0_0 = 32'sd0; Delay13_t_0_0 <= 32'sd1; Delay13_t_0_0 = Delay13_t_0_0 + 32'sd1) begin\n            Delay13_reg_re[Delay13_t_0_0] <= Delay13_reg_next_re[Delay13_t_0_0];\n            Delay13_reg_im[Delay13_t_0_0] <= Delay13_reg_next_im[Delay13_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay13_out1_re = Delay13_reg_re[1];\n  assign Delay13_out1_im = Delay13_reg_im[1];\n  assign Delay13_reg_next_re[0] = NCO_out1_re;\n  assign Delay13_reg_next_im[0] = NCO_out1_im;\n  assign Delay13_reg_next_re[1] = Delay13_reg_re[0];\n  assign Delay13_reg_next_im[1] = Delay13_reg_im[0];\n\n  assign Delay13_out1_re_1 = Delay13_out1_re;\n\n  assign Delay13_out1_im_1 = Delay13_out1_im;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        Delay13_out1_re_2 <= 16'sb0000000000000000;\n        Delay13_out1_im_2 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay13_out1_re_2 <= Delay13_out1_re_1;\n          Delay13_out1_im_2 <= Delay13_out1_im_1;\n        end\n      end\n    end\n\n  assign complexConjugate_out1_re = Delay13_out1_re_1;\n  assign conj_cast = {Delay13_out1_im_1[15], Delay13_out1_im_1};\n  assign conj_cast_1 =  - (conj_cast);\n  assign complexConjugate_out1_im = ((conj_cast_1[16] == 1'b0) && (conj_cast_1[15] != 1'b0) ? 16'sb0111111111111111 :\n              ((conj_cast_1[16] == 1'b1) && (conj_cast_1[15] != 1'b1) ? 16'sb1000000000000000 :\n              $signed(conj_cast_1[15:0])));\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        complexConjugate_out1_re_1 <= 16'sb0000000000000000;\n        complexConjugate_out1_im_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          complexConjugate_out1_re_1 <= complexConjugate_out1_re;\n          complexConjugate_out1_im_1 <= complexConjugate_out1_im;\n        end\n      end\n    end\n\n  assign Switch_out1_re = (switch_compare_1 == 1'b0 ? Delay13_out1_re_2 :\n              complexConjugate_out1_re_1);\n  assign Switch_out1_im = (switch_compare_1 == 1'b0 ? Delay13_out1_im_2 :\n              complexConjugate_out1_im_1);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay_process\n      if (reset == 1'b1) begin\n        Switch_out1_re_1 <= 16'sb0000000000000000;\n        Switch_out1_im_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Switch_out1_re_1 <= Switch_out1_re;\n          Switch_out1_im_1 <= Switch_out1_im;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay31_output_process\n      if (reset == 1'b1) begin\n        Switch_out1_re_2 <= 16'sb0000000000000000;\n        Switch_out1_im_2 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Switch_out1_re_2 <= Switch_out1_re_1;\n          Switch_out1_im_2 <= Switch_out1_im_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay3_process\n      if (reset == 1'b1) begin\n        Delay3_out1_re <= 16'sb0000000000000000;\n        Delay3_out1_im <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay3_out1_re <= Switch_out1_re_2;\n          Delay3_out1_im <= Switch_out1_im_2;\n        end\n      end\n    end\n\n  assign Delay3_out1_re_1 = Delay3_out1_re;\n\n  assign Delay3_out1_im_1 = Delay3_out1_im;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_21_process\n      if (reset == 1'b1) begin\n        Delay3_out1_re_2 <= 16'sb0000000000000000;\n        Delay3_out1_im_2 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay3_out1_re_2 <= Delay3_out1_re_1;\n          Delay3_out1_im_2 <= Delay3_out1_im_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_1_process\n      if (reset == 1'b1) begin\n        Product1_C2ReIm_2_C2ReIm_A <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Product1_C2ReIm_2_C2ReIm_A <= Delay3_out1_re_2;\n        end\n      end\n    end\n\n  assign Product1_Re_AC = Product1_C2ReIm_1_C2ReIm_A * Product1_C2ReIm_2_C2ReIm_A;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_process\n      if (reset == 1'b1) begin\n        for(HwModeRegister_t_1 = 32'sd0; HwModeRegister_t_1 <= 32'sd2; HwModeRegister_t_1 = HwModeRegister_t_1 + 32'sd1) begin\n          HwModeRegister_reg[HwModeRegister_t_1] <= 32'sb00000000000000000000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(HwModeRegister_t_0_1 = 32'sd0; HwModeRegister_t_0_1 <= 32'sd2; HwModeRegister_t_0_1 = HwModeRegister_t_0_1 + 32'sd1) begin\n            HwModeRegister_reg[HwModeRegister_t_0_1] <= HwModeRegister_reg_next[HwModeRegister_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Product1_Re_AC_1 = HwModeRegister_reg[2];\n    HwModeRegister_reg_next[0] = Product1_Re_AC;\n\n    for(HwModeRegister_t_0_0 = 32'sd0; HwModeRegister_t_0_0 <= 32'sd1; HwModeRegister_t_0_0 = HwModeRegister_t_0_0 + 32'sd1) begin\n      HwModeRegister_reg_next[HwModeRegister_t_0_0 + 32'sd1] = HwModeRegister_reg[HwModeRegister_t_0_0];\n    end\n\n  end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_11_process\n      if (reset == 1'b1) begin\n        for(rd_11_t_1 = 32'sd0; rd_11_t_1 <= 32'sd1; rd_11_t_1 = rd_11_t_1 + 32'sd1) begin\n          rd_11_reg[rd_11_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(rd_11_t_0_0 = 32'sd0; rd_11_t_0_0 <= 32'sd1; rd_11_t_0_0 = rd_11_t_0_0 + 32'sd1) begin\n            rd_11_reg[rd_11_t_0_0] <= rd_11_reg_next[rd_11_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Product1_C2ReIm_1_C2ReIm_B = rd_11_reg[1];\n  assign rd_11_reg_next[0] = Delay2_out1_im_2;\n  assign rd_11_reg_next[1] = rd_11_reg[0];\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_2_process\n      if (reset == 1'b1) begin\n        Product1_C2ReIm_1_C2ReIm_B_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Product1_C2ReIm_1_C2ReIm_B_1 <= Product1_C2ReIm_1_C2ReIm_B;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_3_process\n      if (reset == 1'b1) begin\n        Product1_C2ReIm_2_C2ReIm_B <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Product1_C2ReIm_2_C2ReIm_B <= Delay3_out1_im_2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_4_process\n      if (reset == 1'b1) begin\n        for(reduced_t_1 = 32'sd0; reduced_t_1 <= 32'sd1; reduced_t_1 = reduced_t_1 + 32'sd1) begin\n          reduced_reg[reduced_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(reduced_t_0_0 = 32'sd0; reduced_t_0_0 <= 32'sd1; reduced_t_0_0 = reduced_t_0_0 + 32'sd1) begin\n            reduced_reg[reduced_t_0_0] <= reduced_reg_next[reduced_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Product1_C2ReIm_2_C2ReIm_B_1 = reduced_reg[1];\n  assign reduced_reg_next[0] = Product1_C2ReIm_2_C2ReIm_B;\n  assign reduced_reg_next[1] = reduced_reg[0];\n\n  assign mulOutput = Product1_C2ReIm_1_C2ReIm_B_1 * Product1_C2ReIm_2_C2ReIm_B_1;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_1_process\n      if (reset == 1'b1) begin\n        mulOutput_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          mulOutput_1 <= mulOutput;\n        end\n      end\n    end\n\n  assign MultiplyAdd_add_sub_cast = {Product1_Re_AC_1[31], Product1_Re_AC_1};\n  assign MultiplyAdd_add_sub_cast_1 = {mulOutput_1[31], mulOutput_1};\n  assign mulOutput_2 = MultiplyAdd_add_sub_cast - MultiplyAdd_add_sub_cast_1;\n\n  assign Product1_Im_AD = Product1_C2ReIm_1_C2ReIm_A * Product1_C2ReIm_2_C2ReIm_B;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_2_process\n      if (reset == 1'b1) begin\n        for(HwModeRegister_t_1_1 = 32'sd0; HwModeRegister_t_1_1 <= 32'sd2; HwModeRegister_t_1_1 = HwModeRegister_t_1_1 + 32'sd1) begin\n          HwModeRegister_reg_1[HwModeRegister_t_1_1] <= 32'sb00000000000000000000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(HwModeRegister_t_0_1_1 = 32'sd0; HwModeRegister_t_0_1_1 <= 32'sd2; HwModeRegister_t_0_1_1 = HwModeRegister_t_0_1_1 + 32'sd1) begin\n            HwModeRegister_reg_1[HwModeRegister_t_0_1_1] <= HwModeRegister_reg_next_1[HwModeRegister_t_0_1_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Product1_Im_AD_1 = HwModeRegister_reg_1[2];\n    HwModeRegister_reg_next_1[0] = Product1_Im_AD;\n\n    for(HwModeRegister_t_0_0_1 = 32'sd0; HwModeRegister_t_0_0_1 <= 32'sd1; HwModeRegister_t_0_0_1 = HwModeRegister_t_0_0_1 + 32'sd1) begin\n      HwModeRegister_reg_next_1[HwModeRegister_t_0_0_1 + 32'sd1] = HwModeRegister_reg_1[HwModeRegister_t_0_0_1];\n    end\n\n  end\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_5_process\n      if (reset == 1'b1) begin\n        for(reduced_t_1_1 = 32'sd0; reduced_t_1_1 <= 32'sd1; reduced_t_1_1 = reduced_t_1_1 + 32'sd1) begin\n          reduced_reg_1[reduced_t_1_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(reduced_t_0_0_1 = 32'sd0; reduced_t_0_0_1 <= 32'sd1; reduced_t_0_0_1 = reduced_t_0_0_1 + 32'sd1) begin\n            reduced_reg_1[reduced_t_0_0_1] <= reduced_reg_next_1[reduced_t_0_0_1];\n          end\n        end\n      end\n    end\n\n  assign Product1_C2ReIm_2_C2ReIm_A_1 = reduced_reg_1[1];\n  assign reduced_reg_next_1[0] = Product1_C2ReIm_2_C2ReIm_A;\n  assign reduced_reg_next_1[1] = reduced_reg_1[0];\n\n  assign mulOutput_3 = Product1_C2ReIm_1_C2ReIm_B_1 * Product1_C2ReIm_2_C2ReIm_A_1;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_3_process\n      if (reset == 1'b1) begin\n        mulOutput_4 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          mulOutput_4 <= mulOutput_3;\n        end\n      end\n    end\n\n  assign MultiplyAdd1_add_add_cast = {Product1_Im_AD_1[31], Product1_Im_AD_1};\n  assign MultiplyAdd1_add_add_cast_1 = {mulOutput_4[31], mulOutput_4};\n  assign mulOutput_5 = MultiplyAdd1_add_add_cast + MultiplyAdd1_add_add_cast_1;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_4_process\n      if (reset == 1'b1) begin\n        mulOutput_6 <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          mulOutput_6 <= mulOutput_2;\n        end\n      end\n    end\n\n  assign mulOutput_7 = mulOutput_6[31:0];\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_5_process\n      if (reset == 1'b1) begin\n        mulOutput_8 <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          mulOutput_8 <= mulOutput_5;\n        end\n      end\n    end\n\n  assign mulOutput_9 = mulOutput_8[31:0];\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay1_process\n      if (reset == 1'b1) begin\n        Product1_out1_re <= 32'sb00000000000000000000000000000000;\n        Product1_out1_im <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Product1_out1_re <= mulOutput_7;\n          Product1_out1_im <= mulOutput_9;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay41_output_process\n      if (reset == 1'b1) begin\n        Product1_out1_re_1 <= 32'sb00000000000000000000000000000000;\n        Product1_out1_im_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Product1_out1_re_1 <= Product1_out1_re;\n          Product1_out1_im_1 <= Product1_out1_im;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_process\n      if (reset == 1'b1) begin\n        for(Delay1_t_1 = 32'sd0; Delay1_t_1 <= 32'sd1; Delay1_t_1 = Delay1_t_1 + 32'sd1) begin\n          Delay1_reg_re[Delay1_t_1] <= 32'sb00000000000000000000000000000000;\n          Delay1_reg_im[Delay1_t_1] <= 32'sb00000000000000000000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay1_t_0_0 = 32'sd0; Delay1_t_0_0 <= 32'sd1; Delay1_t_0_0 = Delay1_t_0_0 + 32'sd1) begin\n            Delay1_reg_re[Delay1_t_0_0] <= Delay1_reg_next_re[Delay1_t_0_0];\n            Delay1_reg_im[Delay1_t_0_0] <= Delay1_reg_next_im[Delay1_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay1_out1_re = Delay1_reg_re[1];\n  assign Delay1_out1_im = Delay1_reg_im[1];\n  assign Delay1_reg_next_re[0] = Product1_out1_re_1;\n  assign Delay1_reg_next_im[0] = Product1_out1_im_1;\n  assign Delay1_reg_next_re[1] = Delay1_reg_re[0];\n  assign Delay1_reg_next_im[1] = Delay1_reg_im[0];\n\n  DTConverter u_DTConverter (.dataIn1_re(Delay7_out1_re_2),  // sfix16_En12\n                             .dataIn1_im(Delay7_out1_im_2),  // sfix16_En12\n                             .dataIn2_re(Delay1_out1_re),  // sfix32_En26\n                             .dataIn2_im(Delay1_out1_im),  // sfix32_En26\n                             .dataOut_re(dataOut_re),  // sfix16_En12\n                             .dataOut_im(dataOut_im)  // sfix16_En12\n                             );\n\n  always @(posedge clk or posedge reset)\n    begin : Delay14_process\n      if (reset == 1'b1) begin\n        Delay14_reg <= {2{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay14_reg[0] <= NCO_out2;\n          Delay14_reg[1] <= Delay14_reg[0];\n        end\n      end\n    end\n\n  assign Delay14_out1 = Delay14_reg[1];\n\n  assign Delay14_out1_1 = Delay14_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay151_output_process\n      if (reset == 1'b1) begin\n        Delay14_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay14_out1_2 <= Delay14_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay15_process\n      if (reset == 1'b1) begin\n        Delay15_reg <= {2{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay15_reg[0] <= Delay14_out1_2;\n          Delay15_reg[1] <= Delay15_reg[0];\n        end\n      end\n    end\n\n  assign Delay15_out1 = Delay15_reg[1];\n\n  assign Delay15_out1_1 = Delay15_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay161_output_process\n      if (reset == 1'b1) begin\n        Delay15_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay15_out1_2 <= Delay15_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay17_process\n      if (reset == 1'b1) begin\n        Delay17_reg <= {3{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay17_reg[0] <= Delay15_out1_2;\n          Delay17_reg[32'sd2:32'sd1] <= Delay17_reg[32'sd1:32'sd0];\n        end\n      end\n    end\n\n  assign Delay17_out1 = Delay17_reg[2];\n\n  assign validOut = Delay17_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay18_process\n      if (reset == 1'b1) begin\n        Delay18_out1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay18_out1 <= lstfStartIn;\n        end\n      end\n    end\n\n  assign Delay18_out1_1 = Delay18_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay251_output_process\n      if (reset == 1'b1) begin\n        Delay18_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay18_out1_2 <= Delay18_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay20_process\n      if (reset == 1'b1) begin\n        Delay20_reg <= {8{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay20_reg[0] <= Delay18_out1_2;\n          Delay20_reg[32'sd7:32'sd1] <= Delay20_reg[32'sd6:32'sd0];\n        end\n      end\n    end\n\n  assign Delay20_out1 = Delay20_reg[7];\n\n  assign Delay20_out1_1 = Delay20_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay211_output_process\n      if (reset == 1'b1) begin\n        Delay20_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay20_out1_2 <= Delay20_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay21_process\n      if (reset == 1'b1) begin\n        Delay21_reg <= {2{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay21_reg[0] <= Delay20_out1_2;\n          Delay21_reg[1] <= Delay21_reg[0];\n        end\n      end\n    end\n\n  assign Delay21_out1 = Delay21_reg[1];\n\n  assign Delay21_out1_1 = Delay21_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay222_output_process\n      if (reset == 1'b1) begin\n        Delay21_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay21_out1_2 <= Delay21_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay23_process\n      if (reset == 1'b1) begin\n        Delay23_reg <= {3{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay23_reg[0] <= Delay21_out1_2;\n          Delay23_reg[32'sd2:32'sd1] <= Delay23_reg[32'sd1:32'sd0];\n        end\n      end\n    end\n\n  assign Delay23_out1 = Delay23_reg[2];\n\n  assign lstfStartOut = Delay23_out1;\n\n  assign rstOut = rstIn;\n\nendmodule  // Coarse_CFO_Correction\n\n"},{"name":"Averager.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Averager.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Averager\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Average\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Averager\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb,\n           corrIn_re,\n           corrIn_im,\n           load,\n           rst,\n           avgCorr_re,\n           avgCorr_im,\n           validOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb;\n  input   signed [30:0] corrIn_re;  // sfix31_En19\n  input   signed [30:0] corrIn_im;  // sfix31_En19\n  input   load;\n  input   rst;\n  output  signed [30:0] avgCorr_re;  // sfix31_En19\n  output  signed [30:0] avgCorr_im;  // sfix31_En19\n  output  validOut;\n\n\n  wire signed [30:0] corrIn_re_1;  // sfix31_En19\n  wire signed [30:0] corrIn_im_1;  // sfix31_En19\n  reg signed [30:0] corrIn_re_2;  // sfix31_En19\n  reg signed [30:0] corrIn_im_2;  // sfix31_En19\n  wire rst_1;\n  reg  rst_2;\n  wire load_1;\n  reg  [3:0] rd_1_reg;  // ufix1 [4]\n  wire load_2;\n  wire [15:0] count_step;  // uint16\n  wire [15:0] count_from;  // uint16\n  wire [15:0] Constant_out1;  // uint16\n  wire [15:0] count_reset;  // uint16\n  reg [15:0] HDL_Counter_out1;  // uint16\n  wire [15:0] count;  // uint16\n  reg [15:0] count_1;  // uint16\n  wire need_to_wrap;\n  reg  need_to_wrap_1;\n  wire [15:0] count_value;  // uint16\n  reg [15:0] count_value_1;  // uint16\n  reg [15:0] rd_5_reg [0:1];  // ufix16 [2]\n  wire [15:0] rd_5_reg_next [0:1];  // ufix16 [2]\n  wire [15:0] HDL_Counter_out1_1;  // uint16\n  wire Compare_To_Zero_out1;\n  reg  [1:0] rd_6_reg;  // ufix1 [2]\n  wire Compare_To_Zero_out1_1;\n  wire [15:0] count_2;  // uint16\n  reg [15:0] count_3;  // uint16\n  wire [15:0] count_4;  // uint16\n  wire Compare_To_Constant_out1;\n  wire Logical_Operator1_out1;\n  reg  [2:0] rd_8_reg;  // ufix1 [3]\n  wire Logical_Operator1_out1_1;\n  wire [15:0] count_5;  // uint16\n  reg [15:0] count_6;  // uint16\n  reg [15:0] HDL_Counter_bypass_reg;  // ufix16\n  wire [15:0] HDL_Counter_out1_2;  // uint16\n  wire [15:0] HDL_Counter_out1_3;  // uint16\n  wire Compare_To_Constant2_out1;\n  reg  Compare_To_Constant2_out1_1;\n  wire Compare_To_Constant1_out1;\n  reg  Compare_To_Constant1_out1_1;\n  wire Logical_Operator_out1;\n  wire signed [30:0] Constant1_out1_re;  // sfix31_En19\n  wire signed [30:0] Constant1_out1_im;  // sfix31_En19\n  wire signed [30:0] Delay_out1_im;  // sfix31_En19\n  wire signed [30:0] Delay_out1_im_1;  // sfix31_En19\n  wire signed [30:0] Sum_out1_re;  // sfix31_En19\n  wire signed [30:0] Sum_out1_im;  // sfix31_En19\n  reg signed [30:0] Sum_out1_re_1;  // sfix31_En19\n  reg signed [30:0] Sum_out1_im_1;  // sfix31_En19\n  wire signed [30:0] Switch_out1_re;  // sfix31_En19\n  wire signed [30:0] Switch_out1_im;  // sfix31_En19\n  reg signed [30:0] Switch_out1_re_1;  // sfix31_En19\n  reg signed [30:0] Switch_out1_im_1;  // sfix31_En19\n  reg signed [30:0] Delay_bypass_reg_re;  // sfix31_En19\n  reg signed [30:0] Delay_bypass_reg_im;  // sfix31_En19\n  wire signed [30:0] Delay_out1_re;  // sfix31_En19\n  wire signed [30:0] Delay_out1_re_1;  // sfix31_En19\n  reg signed [30:0] Delay_out1_re_2;  // sfix31_En19\n  reg signed [30:0] Delay_out1_im_2;  // sfix31_En19\n  wire Compare_To_Constant3_out1;\n  reg signed [31:0] rd_5_t_0_0;  // int32\n  reg signed [31:0] rd_5_t_1;  // int32\n\n\n  assign corrIn_re_1 = corrIn_re;\n\n  assign corrIn_im_1 = corrIn_im;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_13_process\n      if (reset == 1'b1) begin\n        corrIn_re_2 <= 31'sb0000000000000000000000000000000;\n        corrIn_im_2 <= 31'sb0000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          corrIn_re_2 <= corrIn_re_1;\n          corrIn_im_2 <= corrIn_im_1;\n        end\n      end\n    end\n\n  assign rst_1 = rst;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        rst_2 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rst_2 <= rst_1;\n        end\n      end\n    end\n\n  assign load_1 = load;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        rd_1_reg <= {4{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          rd_1_reg[0] <= load_1;\n          rd_1_reg[32'sd3:32'sd1] <= rd_1_reg[32'sd2:32'sd0];\n        end\n      end\n    end\n\n  assign load_2 = rd_1_reg[3];\n\n  // Count limited, Unsigned Counter\n  //  initial value   = 0\n  //  step value      = 1\n  //  count to value  = 159\n  assign count_step = 16'b0000000000000001;\n\n  assign count_from = 16'b0000000000000000;\n\n  assign Constant_out1 = 16'b0000000000000001;\n\n  assign count_reset = 16'b0000000000000000;\n\n  assign count = HDL_Counter_out1 + count_step;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        count_1 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          count_1 <= count;\n        end\n      end\n    end\n\n  assign need_to_wrap = HDL_Counter_out1 == 16'b0000000010011111;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        need_to_wrap_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          need_to_wrap_1 <= need_to_wrap;\n        end\n      end\n    end\n\n  assign count_value = (need_to_wrap_1 == 1'b0 ? count_1 :\n              count_from);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        count_value_1 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          count_value_1 <= count_value;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        for(rd_5_t_1 = 32'sd0; rd_5_t_1 <= 32'sd1; rd_5_t_1 = rd_5_t_1 + 32'sd1) begin\n          rd_5_reg[rd_5_t_1] <= 16'b0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(rd_5_t_0_0 = 32'sd0; rd_5_t_0_0 <= 32'sd1; rd_5_t_0_0 = rd_5_t_0_0 + 32'sd1) begin\n            rd_5_reg[rd_5_t_0_0] <= rd_5_reg_next[rd_5_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign HDL_Counter_out1_1 = rd_5_reg[1];\n  assign rd_5_reg_next[0] = HDL_Counter_out1;\n  assign rd_5_reg_next[1] = rd_5_reg[0];\n\n  assign Compare_To_Zero_out1 = HDL_Counter_out1 > 16'b0000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        rd_6_reg <= {2{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          rd_6_reg[0] <= Compare_To_Zero_out1;\n          rd_6_reg[1] <= rd_6_reg[0];\n        end\n      end\n    end\n\n  assign Compare_To_Zero_out1_1 = rd_6_reg[1];\n\n  assign count_2 = (Compare_To_Zero_out1_1 == 1'b0 ? HDL_Counter_out1_1 :\n              count_value_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        count_3 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          count_3 <= count_2;\n        end\n      end\n    end\n\n  assign count_4 = (load_2 == 1'b0 ? count_3 :\n              Constant_out1);\n\n  assign Compare_To_Constant_out1 = HDL_Counter_out1 == 16'b0000000010011111;\n\n  assign Logical_Operator1_out1 = Compare_To_Constant_out1 | rst_2;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        rd_8_reg <= {3{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          rd_8_reg[0] <= Logical_Operator1_out1;\n          rd_8_reg[32'sd2:32'sd1] <= rd_8_reg[32'sd1:32'sd0];\n        end\n      end\n    end\n\n  assign Logical_Operator1_out1_1 = rd_8_reg[2];\n\n  assign count_5 = (Logical_Operator1_out1_1 == 1'b0 ? count_4 :\n              count_reset);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        count_6 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          count_6 <= count_5;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : HDL_Counter_bypass_process\n      if (reset == 1'b1) begin\n        HDL_Counter_bypass_reg <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          HDL_Counter_bypass_reg <= count_6;\n        end\n      end\n    end\n\n  assign HDL_Counter_out1_2 = (enb_1_8_1 == 1'b1 ? count_6 :\n              HDL_Counter_bypass_reg);\n\n  assign HDL_Counter_out1_3 = HDL_Counter_out1_2;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_10_process\n      if (reset == 1'b1) begin\n        HDL_Counter_out1 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          HDL_Counter_out1 <= HDL_Counter_out1_3;\n        end\n      end\n    end\n\n  assign Compare_To_Constant2_out1 = HDL_Counter_out1 <= 16'b0000000010001011;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_11_process\n      if (reset == 1'b1) begin\n        Compare_To_Constant2_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          Compare_To_Constant2_out1_1 <= Compare_To_Constant2_out1;\n        end\n      end\n    end\n\n  assign Compare_To_Constant1_out1 = HDL_Counter_out1 >= 16'b0000000000001100;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_12_process\n      if (reset == 1'b1) begin\n        Compare_To_Constant1_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          Compare_To_Constant1_out1_1 <= Compare_To_Constant1_out1;\n        end\n      end\n    end\n\n  assign Logical_Operator_out1 = Compare_To_Constant2_out1_1 & Compare_To_Constant1_out1_1;\n\n  assign Constant1_out1_re = 31'sb0000000000000000000000000000000;\n  assign Constant1_out1_im = 31'sb0000000000000000000000000000000;\n\n  assign Delay_out1_im_1 = Delay_out1_im;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_14_process\n      if (reset == 1'b1) begin\n        Sum_out1_re_1 <= 31'sb0000000000000000000000000000000;\n        Sum_out1_im_1 <= 31'sb0000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Sum_out1_re_1 <= Sum_out1_re;\n          Sum_out1_im_1 <= Sum_out1_im;\n        end\n      end\n    end\n\n  assign Switch_out1_re = (Logical_Operator_out1 == 1'b0 ? Constant1_out1_re :\n              Sum_out1_re_1);\n  assign Switch_out1_im = (Logical_Operator_out1 == 1'b0 ? Constant1_out1_im :\n              Sum_out1_im_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_15_process\n      if (reset == 1'b1) begin\n        Switch_out1_re_1 <= 31'sb0000000000000000000000000000000;\n        Switch_out1_im_1 <= 31'sb0000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Switch_out1_re_1 <= Switch_out1_re;\n          Switch_out1_im_1 <= Switch_out1_im;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay_bypass_process\n      if (reset == 1'b1) begin\n        Delay_bypass_reg_re <= 31'sb0000000000000000000000000000000;\n        Delay_bypass_reg_im <= 31'sb0000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay_bypass_reg_im <= Switch_out1_im_1;\n          Delay_bypass_reg_re <= Switch_out1_re_1;\n        end\n      end\n    end\n\n  assign Delay_out1_re = (enb_1_8_1 == 1'b1 ? Switch_out1_re_1 :\n              Delay_bypass_reg_re);\n  assign Delay_out1_im = (enb_1_8_1 == 1'b1 ? Switch_out1_im_1 :\n              Delay_bypass_reg_im);\n\n  assign Delay_out1_re_1 = Delay_out1_re;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_16_process\n      if (reset == 1'b1) begin\n        Delay_out1_re_2 <= 31'sb0000000000000000000000000000000;\n        Delay_out1_im_2 <= 31'sb0000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay_out1_re_2 <= Delay_out1_re_1;\n          Delay_out1_im_2 <= Delay_out1_im_1;\n        end\n      end\n    end\n\n  assign Sum_out1_re = corrIn_re_2 + Delay_out1_re_2;\n  assign Sum_out1_im = corrIn_im_2 + Delay_out1_im_2;\n\n  assign avgCorr_re = Sum_out1_re;\n\n  assign avgCorr_im = Sum_out1_im;\n\n  assign Compare_To_Constant3_out1 = HDL_Counter_out1 == 16'b0000000010001011;\n\n  assign validOut = Compare_To_Constant3_out1;\n\nendmodule  // Averager\n\n"},{"name":"SimpleDualPortRAM_generic.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/SimpleDualPortRAM_generic.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: SimpleDualPortRAM_generic\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/SimpleDualPortRAM_generi\n// Hierarchy Level: 4\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule SimpleDualPortRAM_generic\n          (clk,\n           enb_1_8_0,\n           wr_din,\n           wr_addr,\n           wr_en,\n           rd_addr,\n           dout);\n\n  parameter integer AddrWidth = 1;\n  parameter integer DataWidth = 1;\n\n  input   clk;\n  input   enb_1_8_0;\n  input   [DataWidth - 1:0] wr_din;  // parameterized width\n  input   [AddrWidth - 1:0] wr_addr;  // parameterized width\n  input   wr_en;  // ufix1\n  input   [AddrWidth - 1:0] rd_addr;  // parameterized width\n  output  [DataWidth - 1:0] dout;  // parameterized width\n\n\n  reg  [DataWidth - 1:0] ram [2**AddrWidth - 1:0];\n  reg  [DataWidth - 1:0] data_int;\n  integer i;\n\n  initial begin\n    for (i=0; i<=2**AddrWidth - 1; i=i+1) begin\n      ram[i] = 0;\n    end\n    data_int = 0;\n  end\n\n\n  always @(posedge clk)\n    begin : SimpleDualPortRAM_generic_process\n      if (enb_1_8_0 == 1'b1) begin\n        if (wr_en == 1'b1) begin\n          ram[wr_addr] <= wr_din;\n        end\n        data_int <= ram[rd_addr];\n      end\n    end\n\n  assign dout = data_int;\n\nendmodule  // SimpleDualPortRAM_generic\n\n"},{"name":"Correlator.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Correlator\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Correlato\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Correlator\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           dataIn_re,\n           dataIn_im,\n           lstf_start,\n           corrOut_re,\n           corrOut_im,\n           load);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  input   lstf_start;\n  output  signed [30:0] corrOut_re;  // sfix31_En19\n  output  signed [30:0] corrOut_im;  // sfix31_En19\n  output  load;\n\n\n  reg signed [15:0] Delay1_reg_re [0:1];  // sfix16_En12 [2]\n  reg signed [15:0] Delay1_reg_im [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Delay1_reg_next_re [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Delay1_reg_next_im [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Delay1_out1_re;  // sfix16_En12\n  wire signed [15:0] Delay1_out1_im;  // sfix16_En12\n  wire signed [15:0] Delay1_out1_re_1;  // sfix16_En12\n  wire signed [15:0] Delay1_out1_im_1;  // sfix16_En12\n  reg signed [15:0] Delay1_out1_re_2;  // sfix16_En12\n  reg signed [15:0] Delay1_out1_im_2;  // sfix16_En12\n  reg signed [15:0] Product_C2ReIm_1_C2ReIm_A;  // sfix16_En12\n  wire [31:0] mergedInput;  // ufix32\n  reg [31:0] mergedDelay_regin;  // ufix32\n  reg [3:0] mergedDelay_waddr;  // ufix4\n  wire mergedDelay_wrenb;  // ufix1\n  reg [3:0] mergedDelay_raddr;  // ufix4\n  wire [31:0] mergedDelay_regout;  // ufix32\n  reg [31:0] mergedOutput;  // ufix32\n  wire [15:0] slicedInput;  // ufix16\n  wire signed [15:0] realOutput;  // sfix16_En12\n  wire [15:0] slicedInput_1;  // ufix16\n  wire signed [15:0] imagOutput;  // sfix16_En12\n  wire signed [16:0] conj_cast;  // sfix17_En12\n  wire signed [16:0] conj_cast_1;  // sfix17_En12\n  wire signed [15:0] complexConj_out1_re;  // sfix16_En12\n  wire signed [15:0] complexConj_out1_im;  // sfix16_En12\n  reg signed [15:0] Delay3_reg_re [0:1];  // sfix16_En12 [2]\n  reg signed [15:0] Delay3_reg_im [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Delay3_reg_next_re [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Delay3_reg_next_im [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Delay3_out1_re;  // sfix16_En12\n  wire signed [15:0] Delay3_out1_im;  // sfix16_En12\n  wire signed [15:0] Delay3_out1_re_1;  // sfix16_En12\n  wire signed [15:0] Delay3_out1_im_1;  // sfix16_En12\n  reg signed [15:0] Delay3_out1_re_2;  // sfix16_En12\n  reg signed [15:0] Delay3_out1_im_2;  // sfix16_En12\n  reg signed [15:0] Product_C2ReIm_2_C2ReIm_A;  // sfix16_En12\n  wire signed [31:0] Product_Re_AC;  // sfix32_En24\n  reg signed [31:0] HwModeRegister_reg [0:2];  // sfix32 [3]\n  reg signed [31:0] HwModeRegister_reg_next [0:2];  // sfix32_En24 [3]\n  reg signed [31:0] Product_Re_AC_1;  // sfix32_En24\n  reg signed [15:0] rd_2_reg [0:1];  // sfix16 [2]\n  wire signed [15:0] rd_2_reg_next [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Product_C2ReIm_1_C2ReIm_B;  // sfix16_En12\n  reg signed [15:0] Product_C2ReIm_1_C2ReIm_B_1;  // sfix16_En12\n  reg signed [15:0] Product_C2ReIm_2_C2ReIm_B;  // sfix16_En12\n  reg signed [15:0] reduced_reg [0:1];  // sfix16 [2]\n  wire signed [15:0] reduced_reg_next [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Product_C2ReIm_2_C2ReIm_B_1;  // sfix16_En12\n  (* use_dsp  = \"yes\" *)   wire signed [31:0] mulOutput;  // sfix32_En24\n  reg signed [31:0] mulOutput_1;  // sfix32_En24\n  wire signed [32:0] MultiplyAdd_add_sub_cast;  // sfix33_En24\n  wire signed [32:0] MultiplyAdd_add_sub_cast_1;  // sfix33_En24\n  wire signed [32:0] mulOutput_2;  // sfix33_En24\n  wire signed [31:0] Product_Im_AD;  // sfix32_En24\n  reg signed [31:0] HwModeRegister_reg_1 [0:2];  // sfix32 [3]\n  reg signed [31:0] HwModeRegister_reg_next_1 [0:2];  // sfix32_En24 [3]\n  reg signed [31:0] Product_Im_AD_1;  // sfix32_En24\n  reg signed [15:0] reduced_reg_1 [0:1];  // sfix16 [2]\n  wire signed [15:0] reduced_reg_next_1 [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Product_C2ReIm_2_C2ReIm_A_1;  // sfix16_En12\n  (* use_dsp  = \"yes\" *)   wire signed [31:0] mulOutput_3;  // sfix32_En24\n  reg signed [31:0] mulOutput_4;  // sfix32_En24\n  wire signed [32:0] MultiplyAdd1_add_add_cast;  // sfix33_En24\n  wire signed [32:0] MultiplyAdd1_add_add_cast_1;  // sfix33_En24\n  wire signed [32:0] mulOutput_5;  // sfix33_En24\n  reg signed [32:0] rd_6_reg [0:1];  // sfix33 [2]\n  wire signed [32:0] rd_6_reg_next [0:1];  // sfix33_En24 [2]\n  wire signed [32:0] mulOutput_6;  // sfix33_En24\n  wire signed [31:0] mulOutput_7;  // sfix32_En24\n  reg signed [32:0] rd_7_reg [0:1];  // sfix33 [2]\n  wire signed [32:0] rd_7_reg_next [0:1];  // sfix33_En24 [2]\n  wire signed [32:0] mulOutput_8;  // sfix33_En24\n  wire signed [31:0] mulOutput_9;  // sfix32_En24\n  wire signed [30:0] Data_Type_Conversion_out1_re;  // sfix31_En19\n  wire signed [30:0] Data_Type_Conversion_out1_im;  // sfix31_En19\n  reg  lstf_start_1;\n  reg  lstf_start_2;\n  reg  [14:0] Delay4_reg;  // ufix1 [15]\n  wire Delay4_out1;\n  reg  [1:0] Delay5_reg;  // ufix1 [2]\n  wire Delay5_out1;\n  reg signed [31:0] Delay1_t_0_0;  // int32\n  reg signed [31:0] Delay1_t_1;  // int32\n  reg signed [31:0] Delay3_t_0_0;  // int32\n  reg signed [31:0] Delay3_t_1;  // int32\n  reg signed [31:0] HwModeRegister_t_0_0;  // int32\n  reg signed [31:0] HwModeRegister_t_0_1;  // int32\n  reg signed [31:0] HwModeRegister_t_1;  // int32\n  reg signed [31:0] rd_2_t_0_0;  // int32\n  reg signed [31:0] rd_2_t_1;  // int32\n  reg signed [31:0] reduced_t_0_0;  // int32\n  reg signed [31:0] reduced_t_1;  // int32\n  reg signed [31:0] HwModeRegister_t_0_0_1;  // int32\n  reg signed [31:0] HwModeRegister_t_0_1_1;  // int32\n  reg signed [31:0] HwModeRegister_t_1_1;  // int32\n  reg signed [31:0] reduced_t_0_0_1;  // int32\n  reg signed [31:0] reduced_t_1_1;  // int32\n  reg signed [31:0] rd_6_t_0_0;  // int32\n  reg signed [31:0] rd_6_t_1;  // int32\n  reg signed [31:0] rd_7_t_0_0;  // int32\n  reg signed [31:0] rd_7_t_1;  // int32\n\n  initial begin\n    Delay4_reg = {15{1'b0}};\n  end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_process\n      if (reset == 1'b1) begin\n        for(Delay1_t_1 = 32'sd0; Delay1_t_1 <= 32'sd1; Delay1_t_1 = Delay1_t_1 + 32'sd1) begin\n          Delay1_reg_re[Delay1_t_1] <= 16'sb0000000000000000;\n          Delay1_reg_im[Delay1_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay1_t_0_0 = 32'sd0; Delay1_t_0_0 <= 32'sd1; Delay1_t_0_0 = Delay1_t_0_0 + 32'sd1) begin\n            Delay1_reg_re[Delay1_t_0_0] <= Delay1_reg_next_re[Delay1_t_0_0];\n            Delay1_reg_im[Delay1_t_0_0] <= Delay1_reg_next_im[Delay1_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay1_out1_re = Delay1_reg_re[1];\n  assign Delay1_out1_im = Delay1_reg_im[1];\n  assign Delay1_reg_next_re[0] = dataIn_re;\n  assign Delay1_reg_next_im[0] = dataIn_im;\n  assign Delay1_reg_next_re[1] = Delay1_reg_re[0];\n  assign Delay1_reg_next_im[1] = Delay1_reg_im[0];\n\n  assign Delay1_out1_re_1 = Delay1_out1_re;\n\n  assign Delay1_out1_im_1 = Delay1_out1_im;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        Delay1_out1_re_2 <= 16'sb0000000000000000;\n        Delay1_out1_im_2 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_out1_re_2 <= Delay1_out1_re_1;\n          Delay1_out1_im_2 <= Delay1_out1_im_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_process\n      if (reset == 1'b1) begin\n        Product_C2ReIm_1_C2ReIm_A <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Product_C2ReIm_1_C2ReIm_A <= Delay1_out1_re_2;\n        end\n      end\n    end\n\n  assign mergedInput = {dataIn_re, dataIn_im};\n\n  // Input register for RAM-based shift register mergedDelay\n  always @(posedge clk or posedge reset)\n    begin : mergedDelay_reginc_process\n      if (reset == 1'b1) begin\n        mergedDelay_regin <= 32'b00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          mergedDelay_regin <= mergedInput;\n        end\n      end\n    end\n\n  // Count limited, Unsigned Counter\n  //  initial value   = 0\n  //  step value      = 1\n  //  count to value  = 13\n  // Write address counter for RAM-based shift register mergedDelay\n  always @(posedge clk or posedge reset)\n    begin : mergedDelay_wr_process\n      if (reset == 1'b1) begin\n        mergedDelay_waddr <= 4'b0000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          if (mergedDelay_waddr >= 4'b1101) begin\n            mergedDelay_waddr <= 4'b0000;\n          end\n          else begin\n            mergedDelay_waddr <= mergedDelay_waddr + 4'b0001;\n          end\n        end\n      end\n    end\n\n  assign mergedDelay_wrenb = 1'b1;\n\n  // Count limited, Unsigned Counter\n  //  initial value   = 1\n  //  step value      = 1\n  //  count to value  = 13\n  // Read address counter for RAM-based shift register mergedDelay\n  always @(posedge clk or posedge reset)\n    begin : mergedDelay_rd_process\n      if (reset == 1'b1) begin\n        mergedDelay_raddr <= 4'b0001;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          if (mergedDelay_raddr >= 4'b1101) begin\n            mergedDelay_raddr <= 4'b0000;\n          end\n          else begin\n            mergedDelay_raddr <= mergedDelay_raddr + 4'b0001;\n          end\n        end\n      end\n    end\n\n  SimpleDualPortRAM_generic #(.AddrWidth(4),\n                              .DataWidth(32)\n                              )\n                            u_ShiftRegisterRAM (.clk(clk),\n                                                .enb_1_8_0(enb_1_8_0),\n                                                .wr_din(mergedDelay_regin),\n                                                .wr_addr(mergedDelay_waddr),\n                                                .wr_en(mergedDelay_wrenb),  // ufix1\n                                                .rd_addr(mergedDelay_raddr),\n                                                .dout(mergedDelay_regout)\n                                                );\n\n  // Output register for RAM-based shift register mergedDelay\n  always @(posedge clk or posedge reset)\n    begin : mergedDelay_regoutc_process\n      if (reset == 1'b1) begin\n        mergedOutput <= 32'b00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          mergedOutput <= mergedDelay_regout;\n        end\n      end\n    end\n\n  assign slicedInput = mergedOutput[31:16];\n\n  assign realOutput = slicedInput;\n\n  assign slicedInput_1 = mergedOutput[15:0];\n\n  assign imagOutput = slicedInput_1;\n\n  assign complexConj_out1_re = realOutput;\n  assign conj_cast = {imagOutput[15], imagOutput};\n  assign conj_cast_1 =  - (conj_cast);\n  assign complexConj_out1_im = conj_cast_1[15:0];\n\n  always @(posedge clk or posedge reset)\n    begin : Delay3_process\n      if (reset == 1'b1) begin\n        for(Delay3_t_1 = 32'sd0; Delay3_t_1 <= 32'sd1; Delay3_t_1 = Delay3_t_1 + 32'sd1) begin\n          Delay3_reg_re[Delay3_t_1] <= 16'sb0000000000000000;\n          Delay3_reg_im[Delay3_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay3_t_0_0 = 32'sd0; Delay3_t_0_0 <= 32'sd1; Delay3_t_0_0 = Delay3_t_0_0 + 32'sd1) begin\n            Delay3_reg_re[Delay3_t_0_0] <= Delay3_reg_next_re[Delay3_t_0_0];\n            Delay3_reg_im[Delay3_t_0_0] <= Delay3_reg_next_im[Delay3_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay3_out1_re = Delay3_reg_re[1];\n  assign Delay3_out1_im = Delay3_reg_im[1];\n  assign Delay3_reg_next_re[0] = complexConj_out1_re;\n  assign Delay3_reg_next_im[0] = complexConj_out1_im;\n  assign Delay3_reg_next_re[1] = Delay3_reg_re[0];\n  assign Delay3_reg_next_im[1] = Delay3_reg_im[0];\n\n  assign Delay3_out1_re_1 = Delay3_out1_re;\n\n  assign Delay3_out1_im_1 = Delay3_out1_im;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        Delay3_out1_re_2 <= 16'sb0000000000000000;\n        Delay3_out1_im_2 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay3_out1_re_2 <= Delay3_out1_re_1;\n          Delay3_out1_im_2 <= Delay3_out1_im_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_1_process\n      if (reset == 1'b1) begin\n        Product_C2ReIm_2_C2ReIm_A <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Product_C2ReIm_2_C2ReIm_A <= Delay3_out1_re_2;\n        end\n      end\n    end\n\n  assign Product_Re_AC = Product_C2ReIm_1_C2ReIm_A * Product_C2ReIm_2_C2ReIm_A;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_process\n      if (reset == 1'b1) begin\n        for(HwModeRegister_t_1 = 32'sd0; HwModeRegister_t_1 <= 32'sd2; HwModeRegister_t_1 = HwModeRegister_t_1 + 32'sd1) begin\n          HwModeRegister_reg[HwModeRegister_t_1] <= 32'sb00000000000000000000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(HwModeRegister_t_0_1 = 32'sd0; HwModeRegister_t_0_1 <= 32'sd2; HwModeRegister_t_0_1 = HwModeRegister_t_0_1 + 32'sd1) begin\n            HwModeRegister_reg[HwModeRegister_t_0_1] <= HwModeRegister_reg_next[HwModeRegister_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Product_Re_AC_1 = HwModeRegister_reg[2];\n    HwModeRegister_reg_next[0] = Product_Re_AC;\n\n    for(HwModeRegister_t_0_0 = 32'sd0; HwModeRegister_t_0_0 <= 32'sd1; HwModeRegister_t_0_0 = HwModeRegister_t_0_0 + 32'sd1) begin\n      HwModeRegister_reg_next[HwModeRegister_t_0_0 + 32'sd1] = HwModeRegister_reg[HwModeRegister_t_0_0];\n    end\n\n  end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        for(rd_2_t_1 = 32'sd0; rd_2_t_1 <= 32'sd1; rd_2_t_1 = rd_2_t_1 + 32'sd1) begin\n          rd_2_reg[rd_2_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(rd_2_t_0_0 = 32'sd0; rd_2_t_0_0 <= 32'sd1; rd_2_t_0_0 = rd_2_t_0_0 + 32'sd1) begin\n            rd_2_reg[rd_2_t_0_0] <= rd_2_reg_next[rd_2_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Product_C2ReIm_1_C2ReIm_B = rd_2_reg[1];\n  assign rd_2_reg_next[0] = Delay1_out1_im_2;\n  assign rd_2_reg_next[1] = rd_2_reg[0];\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_2_process\n      if (reset == 1'b1) begin\n        Product_C2ReIm_1_C2ReIm_B_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Product_C2ReIm_1_C2ReIm_B_1 <= Product_C2ReIm_1_C2ReIm_B;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_3_process\n      if (reset == 1'b1) begin\n        Product_C2ReIm_2_C2ReIm_B <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Product_C2ReIm_2_C2ReIm_B <= Delay3_out1_im_2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_4_process\n      if (reset == 1'b1) begin\n        for(reduced_t_1 = 32'sd0; reduced_t_1 <= 32'sd1; reduced_t_1 = reduced_t_1 + 32'sd1) begin\n          reduced_reg[reduced_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(reduced_t_0_0 = 32'sd0; reduced_t_0_0 <= 32'sd1; reduced_t_0_0 = reduced_t_0_0 + 32'sd1) begin\n            reduced_reg[reduced_t_0_0] <= reduced_reg_next[reduced_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Product_C2ReIm_2_C2ReIm_B_1 = reduced_reg[1];\n  assign reduced_reg_next[0] = Product_C2ReIm_2_C2ReIm_B;\n  assign reduced_reg_next[1] = reduced_reg[0];\n\n  assign mulOutput = Product_C2ReIm_1_C2ReIm_B_1 * Product_C2ReIm_2_C2ReIm_B_1;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_1_process\n      if (reset == 1'b1) begin\n        mulOutput_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          mulOutput_1 <= mulOutput;\n        end\n      end\n    end\n\n  assign MultiplyAdd_add_sub_cast = {Product_Re_AC_1[31], Product_Re_AC_1};\n  assign MultiplyAdd_add_sub_cast_1 = {mulOutput_1[31], mulOutput_1};\n  assign mulOutput_2 = MultiplyAdd_add_sub_cast - MultiplyAdd_add_sub_cast_1;\n\n  assign Product_Im_AD = Product_C2ReIm_1_C2ReIm_A * Product_C2ReIm_2_C2ReIm_B;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_2_process\n      if (reset == 1'b1) begin\n        for(HwModeRegister_t_1_1 = 32'sd0; HwModeRegister_t_1_1 <= 32'sd2; HwModeRegister_t_1_1 = HwModeRegister_t_1_1 + 32'sd1) begin\n          HwModeRegister_reg_1[HwModeRegister_t_1_1] <= 32'sb00000000000000000000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(HwModeRegister_t_0_1_1 = 32'sd0; HwModeRegister_t_0_1_1 <= 32'sd2; HwModeRegister_t_0_1_1 = HwModeRegister_t_0_1_1 + 32'sd1) begin\n            HwModeRegister_reg_1[HwModeRegister_t_0_1_1] <= HwModeRegister_reg_next_1[HwModeRegister_t_0_1_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Product_Im_AD_1 = HwModeRegister_reg_1[2];\n    HwModeRegister_reg_next_1[0] = Product_Im_AD;\n\n    for(HwModeRegister_t_0_0_1 = 32'sd0; HwModeRegister_t_0_0_1 <= 32'sd1; HwModeRegister_t_0_0_1 = HwModeRegister_t_0_0_1 + 32'sd1) begin\n      HwModeRegister_reg_next_1[HwModeRegister_t_0_0_1 + 32'sd1] = HwModeRegister_reg_1[HwModeRegister_t_0_0_1];\n    end\n\n  end\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_5_process\n      if (reset == 1'b1) begin\n        for(reduced_t_1_1 = 32'sd0; reduced_t_1_1 <= 32'sd1; reduced_t_1_1 = reduced_t_1_1 + 32'sd1) begin\n          reduced_reg_1[reduced_t_1_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(reduced_t_0_0_1 = 32'sd0; reduced_t_0_0_1 <= 32'sd1; reduced_t_0_0_1 = reduced_t_0_0_1 + 32'sd1) begin\n            reduced_reg_1[reduced_t_0_0_1] <= reduced_reg_next_1[reduced_t_0_0_1];\n          end\n        end\n      end\n    end\n\n  assign Product_C2ReIm_2_C2ReIm_A_1 = reduced_reg_1[1];\n  assign reduced_reg_next_1[0] = Product_C2ReIm_2_C2ReIm_A;\n  assign reduced_reg_next_1[1] = reduced_reg_1[0];\n\n  assign mulOutput_3 = Product_C2ReIm_1_C2ReIm_B_1 * Product_C2ReIm_2_C2ReIm_A_1;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_3_process\n      if (reset == 1'b1) begin\n        mulOutput_4 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          mulOutput_4 <= mulOutput_3;\n        end\n      end\n    end\n\n  assign MultiplyAdd1_add_add_cast = {Product_Im_AD_1[31], Product_Im_AD_1};\n  assign MultiplyAdd1_add_add_cast_1 = {mulOutput_4[31], mulOutput_4};\n  assign mulOutput_5 = MultiplyAdd1_add_add_cast + MultiplyAdd1_add_add_cast_1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        for(rd_6_t_1 = 32'sd0; rd_6_t_1 <= 32'sd1; rd_6_t_1 = rd_6_t_1 + 32'sd1) begin\n          rd_6_reg[rd_6_t_1] <= 33'sh000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(rd_6_t_0_0 = 32'sd0; rd_6_t_0_0 <= 32'sd1; rd_6_t_0_0 = rd_6_t_0_0 + 32'sd1) begin\n            rd_6_reg[rd_6_t_0_0] <= rd_6_reg_next[rd_6_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign mulOutput_6 = rd_6_reg[1];\n  assign rd_6_reg_next[0] = mulOutput_2;\n  assign rd_6_reg_next[1] = rd_6_reg[0];\n\n  assign mulOutput_7 = mulOutput_6[31:0];\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        for(rd_7_t_1 = 32'sd0; rd_7_t_1 <= 32'sd1; rd_7_t_1 = rd_7_t_1 + 32'sd1) begin\n          rd_7_reg[rd_7_t_1] <= 33'sh000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(rd_7_t_0_0 = 32'sd0; rd_7_t_0_0 <= 32'sd1; rd_7_t_0_0 = rd_7_t_0_0 + 32'sd1) begin\n            rd_7_reg[rd_7_t_0_0] <= rd_7_reg_next[rd_7_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign mulOutput_8 = rd_7_reg[1];\n  assign rd_7_reg_next[0] = mulOutput_5;\n  assign rd_7_reg_next[1] = rd_7_reg[0];\n\n  assign mulOutput_9 = mulOutput_8[31:0];\n\n  assign Data_Type_Conversion_out1_re = {{4{mulOutput_7[31]}}, mulOutput_7[31:5]};\n  assign Data_Type_Conversion_out1_im = {{4{mulOutput_9[31]}}, mulOutput_9[31:5]};\n\n  assign corrOut_re = Data_Type_Conversion_out1_re;\n\n  assign corrOut_im = Data_Type_Conversion_out1_im;\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay_process\n      if (reset == 1'b1) begin\n        lstf_start_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          lstf_start_1 <= lstf_start;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay41_output_process\n      if (reset == 1'b1) begin\n        lstf_start_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          lstf_start_2 <= lstf_start_1;\n        end\n      end\n    end\n\n  always @(posedge clk)\n    begin : Delay4_process\n      if (enb_1_8_0) begin\n        Delay4_reg[0] <= lstf_start_2;\n        Delay4_reg[32'sd14:32'sd1] <= Delay4_reg[32'sd13:32'sd0];\n      end\n    end\n\n  assign Delay4_out1 = Delay4_reg[14];\n\n  always @(posedge clk or posedge reset)\n    begin : Delay5_process\n      if (reset == 1'b1) begin\n        Delay5_reg <= {2{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay5_reg[0] <= Delay4_out1;\n          Delay5_reg[1] <= Delay5_reg[0];\n        end\n      end\n    end\n\n  assign Delay5_out1 = Delay5_reg[1];\n\n  assign load = Delay5_out1;\n\nendmodule  // Correlator\n\n"},{"name":"Sample_FreqOff.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Sample_FreqOff.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Sample_FreqOff\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Sample FreqOf\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Sample_FreqOff\n          (clk,\n           reset,\n           enb_1_8_0,\n           freqOffIn,\n           enb_1,\n           rst,\n           freqOffOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_0;\n  input   signed [33:0] freqOffIn;  // sfix34_En33\n  input   enb_1;\n  input   rst;\n  output  signed [33:0] freqOffOut;  // sfix34_En33\n\n\n  reg signed [33:0] freqOffOut_1;  // sfix34_En33\n  reg signed [33:0] freqReg;  // sfix34\n  reg  freqReg_not_empty;\n  reg  freqFlag;\n  reg signed [33:0] freqReg_next;  // sfix34_En33\n  reg  freqReg_not_empty_next;\n  reg  freqFlag_next;\n  reg signed [33:0] freqReg_temp;  // sfix34_En33\n  reg  freqFlag_temp;\n\n\n  always @(posedge clk or posedge reset)\n    begin : Sample_FreqOff_1_process\n      if (reset == 1'b1) begin\n        freqReg_not_empty <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          freqReg <= freqReg_next;\n          freqReg_not_empty <= freqReg_not_empty_next;\n          freqFlag <= freqFlag_next;\n        end\n      end\n    end\n\n  always @(enb_1, freqFlag, freqOffIn, freqReg, freqReg_not_empty, rst) begin\n    freqReg_temp = freqReg;\n    freqFlag_temp = freqFlag;\n    freqReg_not_empty_next = freqReg_not_empty;\n    if (( ! freqReg_not_empty) || rst) begin\n      freqReg_temp = 34'sh000000000;\n      freqReg_not_empty_next = 1'b1;\n      freqFlag_temp = 1'b1;\n    end\n    if (enb_1 && freqFlag_temp) begin\n      freqReg_temp = freqOffIn;\n      freqFlag_temp = 1'b0;\n    end\n    freqOffOut_1 = freqReg_temp;\n    freqReg_next = freqReg_temp;\n    freqFlag_next = freqFlag_temp;\n  end\n\n  assign freqOffOut = freqOffOut_1;\n\nendmodule  // Sample_FreqOff\n\n"},{"name":"CordicKernelMag.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag\n\n"},{"name":"CordicKernelMag_block.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block\n\n"},{"name":"CordicKernelMag_block1.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block1.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block1\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block1\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block1\n\n"},{"name":"CordicKernelMag_block2.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block2.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block2\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block2\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block2\n\n"},{"name":"Quadrant_Correction.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Quadrant_Correction.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Quadrant_Correction\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/HDL_CMA_core/Quadrant_Correctio\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Quadrant_Correction\n          (clk,\n           reset,\n           enb,\n           zin,\n           QA_Control,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [4:0] QA_Control;  // ufix5\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg [4:0] QA_Control_1;  // ufix5\n  wire yZeroXPositive;  // ufix1\n  reg  [1:0] rd_1_reg;  // ufix1 [2]\n  wire yZeroXPositive_1;  // ufix1\n  wire yZeroXNegative;  // ufix1\n  wire [1:0] xyNegative;  // ufix2\n  reg [1:0] rd_5_reg [0:1];  // ufix2 [2]\n  wire [1:0] rd_5_reg_next [0:1];  // ufix2 [2]\n  wire [1:0] xyNegative_1;  // ufix2\n  wire AbsRel;  // ufix1\n  wire signed [33:0] pidivtwo;  // sfix34_En33\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] pivdivtwosubout;  // sfix34_En33\n  wire signed [33:0] mux1out;  // sfix34_En33\n  reg signed [33:0] mux1out_1;  // sfix34_En33\n  reg signed [33:0] mux1out_2;  // sfix34_En33\n  wire signed [34:0] Negation_cast;  // sfix35_En33\n  wire signed [34:0] Negation_cast_1;  // sfix35_En33\n  wire signed [35:0] Negation_cast_2;  // sfix36_En33\n  wire signed [33:0] mux1out_negate;  // sfix34_En33\n  reg signed [33:0] mux1out_negate_1;  // sfix34_En33\n  wire signed [33:0] pionepos;  // sfix34_En33\n  wire signed [33:0] pi_subtraction;  // sfix34_En33\n  reg signed [33:0] rd_8_reg [0:1];  // sfix34 [2]\n  wire signed [33:0] rd_8_reg_next [0:1];  // sfix34_En33 [2]\n  wire signed [33:0] pi_subtraction_1;  // sfix34_En33\n  wire signed [33:0] pioneneg;  // sfix34_En33\n  wire signed [33:0] negpi_addition;  // sfix34_En33\n  reg  [1:0] rd_4_reg;  // ufix1 [2]\n  wire yZeroXNegative_1;  // ufix1\n  reg signed [33:0] rd_9_reg [0:1];  // sfix34 [2]\n  wire signed [33:0] rd_9_reg_next [0:1];  // sfix34_En33 [2]\n  wire signed [33:0] negpi_addition_1;  // sfix34_En33\n  wire signed [33:0] mux2out;  // sfix34_En33\n  wire signed [33:0] mux5out;  // sfix34_En33\n  wire signed [33:0] zero;  // sfix34_En33\n  wire signed [33:0] mux6out;  // sfix34_En33\n  reg signed [31:0] rd_5_t_0_0;  // int32\n  reg signed [31:0] rd_5_t_1;  // int32\n  reg signed [31:0] rd_8_t_0_0;  // int32\n  reg signed [31:0] rd_8_t_1;  // int32\n  reg signed [31:0] rd_9_t_0_0;  // int32\n  reg signed [31:0] rd_9_t_1;  // int32\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        QA_Control_1 <= 5'b00000;\n      end\n      else begin\n        if (enb) begin\n          QA_Control_1 <= QA_Control;\n        end\n      end\n    end\n\n  assign yZeroXPositive = QA_Control_1[4];\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        rd_1_reg <= {2{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          rd_1_reg[0] <= yZeroXPositive;\n          rd_1_reg[1] <= rd_1_reg[0];\n        end\n      end\n    end\n\n  assign yZeroXPositive_1 = rd_1_reg[1];\n\n  assign yZeroXNegative = QA_Control_1[3];\n\n  assign xyNegative = QA_Control_1[1:0];\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        for(rd_5_t_1 = 32'sd0; rd_5_t_1 <= 32'sd1; rd_5_t_1 = rd_5_t_1 + 32'sd1) begin\n          rd_5_reg[rd_5_t_1] <= 2'b00;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(rd_5_t_0_0 = 32'sd0; rd_5_t_0_0 <= 32'sd1; rd_5_t_0_0 = rd_5_t_0_0 + 32'sd1) begin\n            rd_5_reg[rd_5_t_0_0] <= rd_5_reg_next[rd_5_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign xyNegative_1 = rd_5_reg[1];\n  assign rd_5_reg_next[0] = xyNegative;\n  assign rd_5_reg_next[1] = rd_5_reg[0];\n\n  assign AbsRel = QA_Control_1[2];\n\n  assign pidivtwo = 34'sh100000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign pivdivtwosubout = pidivtwo - zin_1;\n\n  assign mux1out = (AbsRel == 1'b0 ? pivdivtwosubout :\n              zin_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        mux1out_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          mux1out_1 <= mux1out;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        mux1out_2 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          mux1out_2 <= mux1out_1;\n        end\n      end\n    end\n\n  assign Negation_cast = {mux1out_1[33], mux1out_1};\n  assign Negation_cast_1 =  - (Negation_cast);\n  assign Negation_cast_2 = {Negation_cast_1[34], Negation_cast_1};\n  assign mux1out_negate = Negation_cast_2[33:0];\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        mux1out_negate_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          mux1out_negate_1 <= mux1out_negate;\n        end\n      end\n    end\n\n  assign pionepos = 34'sh1FFFFFFFF;\n\n  assign pi_subtraction = pionepos - mux1out;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        for(rd_8_t_1 = 32'sd0; rd_8_t_1 <= 32'sd1; rd_8_t_1 = rd_8_t_1 + 32'sd1) begin\n          rd_8_reg[rd_8_t_1] <= 34'sh000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(rd_8_t_0_0 = 32'sd0; rd_8_t_0_0 <= 32'sd1; rd_8_t_0_0 = rd_8_t_0_0 + 32'sd1) begin\n            rd_8_reg[rd_8_t_0_0] <= rd_8_reg_next[rd_8_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign pi_subtraction_1 = rd_8_reg[1];\n  assign rd_8_reg_next[0] = pi_subtraction;\n  assign rd_8_reg_next[1] = rd_8_reg[0];\n\n  assign pioneneg = 34'sh200000000;\n\n  assign negpi_addition = pioneneg + mux1out;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        rd_4_reg <= {2{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          rd_4_reg[0] <= yZeroXNegative;\n          rd_4_reg[1] <= rd_4_reg[0];\n        end\n      end\n    end\n\n  assign yZeroXNegative_1 = rd_4_reg[1];\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        for(rd_9_t_1 = 32'sd0; rd_9_t_1 <= 32'sd1; rd_9_t_1 = rd_9_t_1 + 32'sd1) begin\n          rd_9_reg[rd_9_t_1] <= 34'sh000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(rd_9_t_0_0 = 32'sd0; rd_9_t_0_0 <= 32'sd1; rd_9_t_0_0 = rd_9_t_0_0 + 32'sd1) begin\n            rd_9_reg[rd_9_t_0_0] <= rd_9_reg_next[rd_9_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign negpi_addition_1 = rd_9_reg[1];\n  assign rd_9_reg_next[0] = negpi_addition;\n  assign rd_9_reg_next[1] = rd_9_reg[0];\n\n  assign mux2out = (xyNegative_1 == 2'b00 ? mux1out_2 :\n              (xyNegative_1 == 2'b01 ? mux1out_negate_1 :\n              (xyNegative_1 == 2'b10 ? pi_subtraction_1 :\n              negpi_addition_1)));\n\n  assign mux5out = (yZeroXNegative_1 == 1'b0 ? mux2out :\n              pionepos);\n\n  assign zero = 34'sh000000000;\n\n  assign mux6out = (yZeroXPositive_1 == 1'b0 ? mux5out :\n              zero);\n\n  assign zout = mux6out;\n\nendmodule  // Quadrant_Correction\n\n"},{"name":"CordicKernelMag_block3.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block3.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block3\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block3\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block3\n\n"},{"name":"CordicKernelMag_block4.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block4.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block4\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block4\n          (clk,\n           reset,\n           enb,\n           yin,\n           zin,\n           lut_value,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block4\n\n"},{"name":"CordicKernelMag_block5.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block5.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block5\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block5\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block5\n\n"},{"name":"CordicKernelMag_block6.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block6.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block6\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block6\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block6\n\n"},{"name":"CordicKernelMag_block7.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block7.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block7\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block7\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block7\n\n"},{"name":"CordicKernelMag_block8.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block8.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block8\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block8\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block8\n\n"},{"name":"CordicKernelMag_block9.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block9.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block9\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block9\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block9\n\n"},{"name":"CordicKernelMag_block10.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block10.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block10\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block10\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block10\n\n"},{"name":"CordicKernelMag_block11.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block11.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block11\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block11\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block11\n\n"},{"name":"CordicKernelMag_block12.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block12.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block12\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block12\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block12\n\n"},{"name":"CordicKernelMag_block13.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block13.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block13\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block13\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block13\n\n"},{"name":"CordicKernelMag_block14.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block14.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block14\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block14\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block14\n\n"},{"name":"CordicKernelMag_block15.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block15.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block15\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block15\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block15\n\n"},{"name":"CordicKernelMag_block16.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block16.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block16\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block16\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block16\n\n"},{"name":"CordicKernelMag_block17.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block17.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block17\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block17\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block17\n\n"},{"name":"CordicKernelMag_block18.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block18.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block18\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block18\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block18\n\n"},{"name":"CordicKernelMag_block19.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block19.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block19\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block19\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block19\n\n"},{"name":"CordicKernelMag_block20.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block20.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block20\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block20\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block20\n\n"},{"name":"CordicKernelMag_block21.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block21.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block21\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block21\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block21\n\n"},{"name":"CordicKernelMag_block22.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block22.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block22\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block22\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block22\n\n"},{"name":"CordicKernelMag_block23.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block23.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block23\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block23\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block23\n\n"},{"name":"CordicKernelMag_block24.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block24.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block24\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block24\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block24\n\n"},{"name":"CordicKernelMag_block25.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block25.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block25\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block25\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block25\n\n"},{"name":"CordicKernelMag_block26.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block26.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block26\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block26\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block26\n\n"},{"name":"CordicKernelMag_block27.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block27.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block27\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/Complex to Magnitude-Angl\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block27\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block27\n\n"},{"name":"CordicKernelMag_block28.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block28.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block28\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/HDL_CMA_core/CordicKernelMa\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block28\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block28\n\n"},{"name":"Quadrant_Mapper.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Quadrant_Mapper.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Quadrant_Mapper\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimation/HDL_CMA_core/Quadrant_Mappe\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Quadrant_Mapper\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           xin,\n           yin,\n           xout,\n           yout,\n           QA_Control);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  [4:0] QA_Control;  // ufix5\n\n\n  wire signed [31:0] xin_1;  // sfix32_En19\n  reg signed [31:0] xin_2;  // sfix32_En19\n  wire signed [32:0] abs1_y;  // sfix33_En19\n  wire signed [32:0] abs1_cast;  // sfix33_En19\n  wire signed [31:0] xAbs;  // sfix32_En19\n  reg signed [31:0] xAbs_1;  // sfix32_En19\n  reg signed [31:0] DelayxAbs_bypass_reg;  // sfix32\n  wire signed [31:0] xAbsReg;  // sfix32_En19\n  wire signed [31:0] xAbsReg_1;  // sfix32_En19\n  reg signed [31:0] xAbsReg_2;  // sfix32_En19\n  wire signed [31:0] yin_1;  // sfix32_En19\n  reg signed [31:0] yin_2;  // sfix32_En19\n  wire signed [32:0] abs_y;  // sfix33_En19\n  wire signed [32:0] abs_cast;  // sfix33_En19\n  wire signed [31:0] yAbs;  // sfix32_En19\n  reg signed [31:0] yAbs_1;  // sfix32_En19\n  reg signed [31:0] DelayyAbs_bypass_reg;  // sfix32\n  wire signed [31:0] yAbsReg;  // sfix32_En19\n  wire signed [31:0] yAbsReg_1;  // sfix32_En19\n  reg signed [31:0] yAbsReg_2;  // sfix32_En19\n  wire XGreaterThanY;  // ufix1\n  reg  XGreaterThanY_1;  // ufix1\n  reg signed [31:0] yAbsReg_3;  // sfix32_En19\n  reg signed [31:0] xAbsReg_3;  // sfix32_En19\n  wire signed [31:0] xout_1;  // sfix32_En19\n  wire signed [31:0] yout_1;  // sfix32_En19\n  reg signed [31:0] yin_3;  // sfix32_En19\n  reg signed [31:0] in2reg;  // sfix32_En19\n  wire signed [31:0] in2reg_1;  // sfix32_En19\n  reg signed [31:0] in2reg_2;  // sfix32_En19\n  wire yZero;  // ufix1\n  reg  yZero_1;  // ufix1\n  reg signed [31:0] xin_3;  // sfix32_En19\n  reg signed [31:0] in1reg;  // sfix32_En19\n  wire signed [31:0] in1reg_1;  // sfix32_En19\n  reg signed [31:0] in1reg_2;  // sfix32_En19\n  wire xPositive;  // ufix1\n  reg  xPositive_1;  // ufix1\n  wire yZeroXPositive;  // ufix1\n  wire xNegative;  // ufix1\n  reg  xNegative_1;  // ufix1\n  wire yZeroXNegative;  // ufix1\n  wire yNegative;  // ufix1\n  reg  yNegative_1;  // ufix1\n  wire [4:0] qcControl;  // ufix5\n\n\n  assign xin_1 = xin;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_41_process\n      if (reset == 1'b1) begin\n        xin_2 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_2 <= xin_1;\n        end\n      end\n    end\n\n  assign abs1_cast = {xin_2[31], xin_2};\n  assign abs1_y = (xin_2 < 32'sb00000000000000000000000000000000 ?  - (abs1_cast) :\n              {xin_2[31], xin_2});\n  assign xAbs = abs1_y[31:0];\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay1_process\n      if (reset == 1'b1) begin\n        xAbs_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xAbs_1 <= xAbs;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : DelayxAbs_bypass_process\n      if (reset == 1'b1) begin\n        DelayxAbs_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          DelayxAbs_bypass_reg <= xAbs_1;\n        end\n      end\n    end\n\n  assign xAbsReg = (enb_1_8_1 == 1'b1 ? xAbs_1 :\n              DelayxAbs_bypass_reg);\n\n  assign xAbsReg_1 = xAbsReg;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        xAbsReg_2 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xAbsReg_2 <= xAbsReg_1;\n        end\n      end\n    end\n\n  assign yin_1 = yin;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_01_process\n      if (reset == 1'b1) begin\n        yin_2 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_2 <= yin_1;\n        end\n      end\n    end\n\n  assign abs_cast = {yin_2[31], yin_2};\n  assign abs_y = (yin_2 < 32'sb00000000000000000000000000000000 ?  - (abs_cast) :\n              {yin_2[31], yin_2});\n  assign yAbs = abs_y[31:0];\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay_process\n      if (reset == 1'b1) begin\n        yAbs_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yAbs_1 <= yAbs;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : DelayyAbs_bypass_process\n      if (reset == 1'b1) begin\n        DelayyAbs_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          DelayyAbs_bypass_reg <= yAbs_1;\n        end\n      end\n    end\n\n  assign yAbsReg = (enb_1_8_1 == 1'b1 ? yAbs_1 :\n              DelayyAbs_bypass_reg);\n\n  assign yAbsReg_1 = yAbsReg;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yAbsReg_2 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yAbsReg_2 <= yAbsReg_1;\n        end\n      end\n    end\n\n  assign XGreaterThanY = xAbsReg_2 > yAbsReg_2;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        XGreaterThanY_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          XGreaterThanY_1 <= XGreaterThanY;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_10_process\n      if (reset == 1'b1) begin\n        yAbsReg_3 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yAbsReg_3 <= yAbsReg_2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        xAbsReg_3 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xAbsReg_3 <= xAbsReg_2;\n        end\n      end\n    end\n\n  assign xout_1 = (XGreaterThanY_1 == 1'b0 ? yAbsReg_3 :\n              xAbsReg_3);\n\n  assign xout = xout_1;\n\n  assign yout_1 = (XGreaterThanY_1 == 1'b0 ? xAbsReg_3 :\n              yAbsReg_3);\n\n  assign yout = yout_1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delayin21_output_process\n      if (reset == 1'b1) begin\n        yin_3 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          yin_3 <= yin_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delayin2_process\n      if (reset == 1'b1) begin\n        in2reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          in2reg <= yin_3;\n        end\n      end\n    end\n\n  assign in2reg_1 = in2reg;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        in2reg_2 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          in2reg_2 <= in2reg_1;\n        end\n      end\n    end\n\n  assign yZero = in2reg_2 == 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yZero_1 <= yZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delayin11_output_process\n      if (reset == 1'b1) begin\n        xin_3 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          xin_3 <= xin_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delayin1_process\n      if (reset == 1'b1) begin\n        in1reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          in1reg <= xin_3;\n        end\n      end\n    end\n\n  assign in1reg_1 = in1reg;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        in1reg_2 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          in1reg_2 <= in1reg_1;\n        end\n      end\n    end\n\n  assign xPositive = in1reg_2 >= 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        xPositive_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          xPositive_1 <= xPositive;\n        end\n      end\n    end\n\n  assign yZeroXPositive = yZero_1 & xPositive_1;\n\n  assign xNegative = in1reg_2 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xNegative_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          xNegative_1 <= xNegative;\n        end\n      end\n    end\n\n  assign yZeroXNegative = yZero_1 & xNegative_1;\n\n  assign yNegative = in2reg_2 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        yNegative_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yNegative_1 <= yNegative;\n        end\n      end\n    end\n\n  assign qcControl = {yZeroXPositive, yZeroXNegative, XGreaterThanY_1, xNegative_1, yNegative_1};\n\n  assign QA_Control = qcControl;\n\nendmodule  // Quadrant_Mapper\n\n"},{"name":"Coarse_CFO_Estimation.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Coarse_CFO_Estimation.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Coarse_CFO_Estimation\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correction/Coarse CFO Estimatio\n// Hierarchy Level: 2\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Coarse_CFO_Estimation\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           dataIn_re,\n           dataIn_im,\n           validIn,\n           LSTF_start,\n           rstIn,\n           Freq,\n           dataOut_re,\n           dataOut_im,\n           validData,\n           lstfStart,\n           rstOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  input   validIn;\n  input   LSTF_start;\n  input   rstIn;\n  output  signed [33:0] Freq;  // sfix34_En33\n  output  signed [15:0] dataOut_re;  // sfix16_En12\n  output  signed [15:0] dataOut_im;  // sfix16_En12\n  output  validData;\n  output  lstfStart;\n  output  rstOut;\n\n\n  wire signed [30:0] Correlator_corrOut_re;  // sfix31_En19\n  wire signed [30:0] Correlator_corrOut_im;  // sfix31_En19\n  wire Correlator_load;\n  reg signed [30:0] Correlator_corrOut_re_1;  // sfix31_En19\n  reg signed [30:0] Correlator_corrOut_im_1;  // sfix31_En19\n  reg signed [30:0] Delay24_bypass_reg_re;  // sfix31_En19\n  reg signed [30:0] Delay24_bypass_reg_im;  // sfix31_En19\n  wire signed [30:0] Delay24_out1_re;  // sfix31_En19\n  wire signed [30:0] Delay24_out1_im;  // sfix31_En19\n  wire Correlator_load_1;\n  reg  Correlator_load_2;\n  reg  Correlator_load_3;\n  wire signed [30:0] Averager_avgCorr_re;  // sfix31_En19\n  wire signed [30:0] Averager_avgCorr_im;  // sfix31_En19\n  wire Averager_validOut;\n  reg  Averager_validOut_1;\n  reg  Averager_validOut_2;\n  reg  [31:0] rd_3_reg;  // ufix1 [32]\n  wire Averager_validOut_3;\n  wire ValidOutDelayed;\n  reg  ValidOutDelayed_1;\n  wire reset_outval;\n  reg  [1:0] rd_96_reg;  // ufix1 [2]\n  wire reset_outval_1;\n  wire signed [31:0] qMapReal;  // sfix32_En19\n  reg signed [31:0] qMapReal_1;  // sfix32_En19\n  reg signed [31:0] DelayRealInput_bypass_reg;  // sfix32\n  wire signed [31:0] In1Register;  // sfix32_En19\n  wire signed [31:0] qMapImag;  // sfix32_En19\n  reg signed [31:0] qMapImag_1;  // sfix32_En19\n  reg signed [31:0] DelayImagInput_bypass_reg;  // sfix32\n  wire signed [31:0] In2Register;  // sfix32_En19\n  wire signed [31:0] XQMapped;  // sfix32_En19\n  wire signed [31:0] yQMapped;  // sfix32_En19\n  wire [4:0] ControlQC;  // ufix5\n  reg signed [31:0] XQMapped_1;  // sfix32_En19\n  reg signed [31:0] yQMapped_1;  // sfix32_En19\n  reg signed [31:0] DelayQuadMapper1_bypass_reg;  // sfix32\n  wire signed [31:0] xin1;  // sfix32_En19\n  reg signed [31:0] DelayQuadMapper2_bypass_reg;  // sfix32\n  wire signed [31:0] yin1;  // sfix32_En19\n  wire signed [33:0] zin1;  // sfix34_En33\n  wire [30:0] lut_value1;  // ufix31_En33\n  wire [5:0] shift1;  // ufix6\n  wire signed [31:0] xout1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zout1_1;  // sfix34_En33\n  reg signed [31:0] Pipeline12_bypass_reg;  // sfix32\n  wire signed [31:0] xin2;  // sfix32_En19\n  reg signed [31:0] Pipeline11_bypass_reg;  // sfix32\n  wire signed [31:0] yin2;  // sfix32_En19\n  reg signed [33:0] Pipeline1_bypass_reg;  // sfix34\n  wire signed [33:0] zin2;  // sfix34_En33\n  wire [30:0] lut_value2;  // ufix31_En33\n  wire [5:0] shift2;  // ufix6\n  wire signed [31:0] xout2;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  reg signed [31:0] Pipeline22_bypass_reg;  // sfix32\n  wire signed [31:0] xin3;  // sfix32_En19\n  reg signed [31:0] Pipeline21_bypass_reg;  // sfix32\n  wire signed [31:0] yin3;  // sfix32_En19\n  reg signed [33:0] Pipeline2_bypass_reg;  // sfix34\n  wire signed [33:0] zin3;  // sfix34_En33\n  wire [30:0] lut_value3;  // ufix31_En33\n  wire [5:0] shift3;  // ufix6\n  wire signed [31:0] xout3;  // sfix32_En19\n  wire signed [31:0] yout3;  // sfix32_En19\n  wire signed [33:0] zout3;  // sfix34_En33\n  reg signed [31:0] xout3_1;  // sfix32_En19\n  reg signed [31:0] yout3_1;  // sfix32_En19\n  reg signed [33:0] zout3_1;  // sfix34_En33\n  reg signed [31:0] Pipeline32_bypass_reg;  // sfix32\n  wire signed [31:0] xin4;  // sfix32_En19\n  reg signed [31:0] Pipeline31_bypass_reg;  // sfix32\n  wire signed [31:0] yin4;  // sfix32_En19\n  reg signed [33:0] Pipeline3_bypass_reg;  // sfix34\n  wire signed [33:0] zin4;  // sfix34_En33\n  wire [30:0] lut_value4;  // ufix31_En33\n  wire [5:0] shift4;  // ufix6\n  wire signed [31:0] xout4;  // sfix32_En19\n  wire signed [31:0] yout4;  // sfix32_En19\n  wire signed [33:0] zout4;  // sfix34_En33\n  reg signed [31:0] xout4_1;  // sfix32_En19\n  reg signed [31:0] yout4_1;  // sfix32_En19\n  reg signed [33:0] zout4_1;  // sfix34_En33\n  reg signed [31:0] Pipeline42_bypass_reg;  // sfix32\n  wire signed [31:0] xin5;  // sfix32_En19\n  reg signed [31:0] Pipeline41_bypass_reg;  // sfix32\n  wire signed [31:0] yin5;  // sfix32_En19\n  reg signed [33:0] Pipeline4_bypass_reg;  // sfix34\n  wire signed [33:0] zin5;  // sfix34_En33\n  wire [30:0] lut_value5;  // ufix31_En33\n  wire [5:0] shift5;  // ufix6\n  wire signed [31:0] xout5;  // sfix32_En19\n  wire signed [31:0] yout5;  // sfix32_En19\n  wire signed [33:0] zout5;  // sfix34_En33\n  reg signed [31:0] xout5_1;  // sfix32_En19\n  reg signed [31:0] yout5_1;  // sfix32_En19\n  reg signed [33:0] zout5_1;  // sfix34_En33\n  reg signed [31:0] Pipeline52_bypass_reg;  // sfix32\n  wire signed [31:0] xin6;  // sfix32_En19\n  reg signed [31:0] Pipeline51_bypass_reg;  // sfix32\n  wire signed [31:0] yin6;  // sfix32_En19\n  reg signed [33:0] Pipeline5_bypass_reg;  // sfix34\n  wire signed [33:0] zin6;  // sfix34_En33\n  wire [30:0] lut_value6;  // ufix31_En33\n  wire [5:0] shift6;  // ufix6\n  wire signed [31:0] xout6;  // sfix32_En19\n  wire signed [31:0] yout6;  // sfix32_En19\n  wire signed [33:0] zout6;  // sfix34_En33\n  reg signed [31:0] xout6_1;  // sfix32_En19\n  reg signed [31:0] yout6_1;  // sfix32_En19\n  reg signed [33:0] zout6_1;  // sfix34_En33\n  reg signed [31:0] Pipeline62_bypass_reg;  // sfix32\n  wire signed [31:0] xin7;  // sfix32_En19\n  reg signed [31:0] Pipeline61_bypass_reg;  // sfix32\n  wire signed [31:0] yin7;  // sfix32_En19\n  reg signed [33:0] Pipeline6_bypass_reg;  // sfix34\n  wire signed [33:0] zin7;  // sfix34_En33\n  wire [30:0] lut_value7;  // ufix31_En33\n  wire [5:0] shift7;  // ufix6\n  wire signed [31:0] xout7;  // sfix32_En19\n  wire signed [31:0] yout7;  // sfix32_En19\n  wire signed [33:0] zout7;  // sfix34_En33\n  reg signed [31:0] xout7_1;  // sfix32_En19\n  reg signed [31:0] yout7_1;  // sfix32_En19\n  reg signed [33:0] zout7_1;  // sfix34_En33\n  reg signed [31:0] Pipeline72_bypass_reg;  // sfix32\n  wire signed [31:0] xin8;  // sfix32_En19\n  reg signed [31:0] Pipeline71_bypass_reg;  // sfix32\n  wire signed [31:0] yin8;  // sfix32_En19\n  reg signed [33:0] Pipeline7_bypass_reg;  // sfix34\n  wire signed [33:0] zin8;  // sfix34_En33\n  wire [30:0] lut_value8;  // ufix31_En33\n  wire [5:0] shift8;  // ufix6\n  wire signed [31:0] xout8;  // sfix32_En19\n  wire signed [31:0] yout8;  // sfix32_En19\n  wire signed [33:0] zout8;  // sfix34_En33\n  reg signed [31:0] xout8_1;  // sfix32_En19\n  reg signed [31:0] yout8_1;  // sfix32_En19\n  reg signed [33:0] zout8_1;  // sfix34_En33\n  reg signed [31:0] Pipeline82_bypass_reg;  // sfix32\n  wire signed [31:0] xin9;  // sfix32_En19\n  reg signed [31:0] Pipeline81_bypass_reg;  // sfix32\n  wire signed [31:0] yin9;  // sfix32_En19\n  reg signed [33:0] Pipeline8_bypass_reg;  // sfix34\n  wire signed [33:0] zin9;  // sfix34_En33\n  wire [30:0] lut_value9;  // ufix31_En33\n  wire [5:0] shift9;  // ufix6\n  wire signed [31:0] xout9;  // sfix32_En19\n  wire signed [31:0] yout9;  // sfix32_En19\n  wire signed [33:0] zout9;  // sfix34_En33\n  reg signed [31:0] xout9_1;  // sfix32_En19\n  reg signed [31:0] yout9_1;  // sfix32_En19\n  reg signed [33:0] zout9_1;  // sfix34_En33\n  reg signed [31:0] Pipeline92_bypass_reg;  // sfix32\n  wire signed [31:0] xin10;  // sfix32_En19\n  reg signed [31:0] Pipeline91_bypass_reg;  // sfix32\n  wire signed [31:0] yin10;  // sfix32_En19\n  reg signed [33:0] Pipeline9_bypass_reg;  // sfix34\n  wire signed [33:0] zin10;  // sfix34_En33\n  wire [30:0] lut_value10;  // ufix31_En33\n  wire [5:0] shift10;  // ufix6\n  wire signed [31:0] xout10;  // sfix32_En19\n  wire signed [31:0] yout10;  // sfix32_En19\n  wire signed [33:0] zout10;  // sfix34_En33\n  reg signed [31:0] xout10_1;  // sfix32_En19\n  reg signed [31:0] yout10_1;  // sfix32_En19\n  reg signed [33:0] zout10_1;  // sfix34_En33\n  reg signed [31:0] Pipeline102_bypass_reg;  // sfix32\n  wire signed [31:0] xin11;  // sfix32_En19\n  reg signed [31:0] Pipeline101_bypass_reg;  // sfix32\n  wire signed [31:0] yin11;  // sfix32_En19\n  reg signed [33:0] Pipeline10_bypass_reg;  // sfix34\n  wire signed [33:0] zin11;  // sfix34_En33\n  wire [30:0] lut_value11;  // ufix31_En33\n  wire [5:0] shift11;  // ufix6\n  wire signed [31:0] xout11;  // sfix32_En19\n  wire signed [31:0] yout11;  // sfix32_En19\n  wire signed [33:0] zout11;  // sfix34_En33\n  reg signed [31:0] xout11_1;  // sfix32_En19\n  reg signed [31:0] yout11_1;  // sfix32_En19\n  reg signed [33:0] zout11_1;  // sfix34_En33\n  reg signed [31:0] Pipeline113_bypass_reg;  // sfix32\n  wire signed [31:0] xin12;  // sfix32_En19\n  reg signed [31:0] Pipeline112_bypass_reg;  // sfix32\n  wire signed [31:0] yin12;  // sfix32_En19\n  reg signed [33:0] Pipeline111_bypass_reg;  // sfix34\n  wire signed [33:0] zin12;  // sfix34_En33\n  wire [30:0] lut_value12;  // ufix31_En33\n  wire [5:0] shift12;  // ufix6\n  wire signed [31:0] xout12;  // sfix32_En19\n  wire signed [31:0] yout12;  // sfix32_En19\n  wire signed [33:0] zout12;  // sfix34_En33\n  reg signed [31:0] xout12_1;  // sfix32_En19\n  reg signed [31:0] yout12_1;  // sfix32_En19\n  reg signed [33:0] zout12_1;  // sfix34_En33\n  reg signed [31:0] Pipeline123_bypass_reg;  // sfix32\n  wire signed [31:0] xin13;  // sfix32_En19\n  reg signed [31:0] Pipeline122_bypass_reg;  // sfix32\n  wire signed [31:0] yin13;  // sfix32_En19\n  reg signed [33:0] Pipeline121_bypass_reg;  // sfix34\n  wire signed [33:0] zin13;  // sfix34_En33\n  wire [30:0] lut_value13;  // ufix31_En33\n  wire [5:0] shift13;  // ufix6\n  wire signed [31:0] xout13;  // sfix32_En19\n  wire signed [31:0] yout13;  // sfix32_En19\n  wire signed [33:0] zout13;  // sfix34_En33\n  reg signed [31:0] xout13_1;  // sfix32_En19\n  reg signed [31:0] yout13_1;  // sfix32_En19\n  reg signed [33:0] zout13_1;  // sfix34_En33\n  reg signed [31:0] Pipeline132_bypass_reg;  // sfix32\n  wire signed [31:0] xin14;  // sfix32_En19\n  reg signed [31:0] Pipeline131_bypass_reg;  // sfix32\n  wire signed [31:0] yin14;  // sfix32_En19\n  reg signed [33:0] Pipeline13_bypass_reg;  // sfix34\n  wire signed [33:0] zin14;  // sfix34_En33\n  wire [30:0] lut_value14;  // ufix31_En33\n  wire [5:0] shift14;  // ufix6\n  wire signed [31:0] xout14;  // sfix32_En19\n  wire signed [31:0] yout14;  // sfix32_En19\n  wire signed [33:0] zout14;  // sfix34_En33\n  reg signed [31:0] xout14_1;  // sfix32_En19\n  reg signed [31:0] yout14_1;  // sfix32_En19\n  reg signed [33:0] zout14_1;  // sfix34_En33\n  reg signed [31:0] Pipeline142_bypass_reg;  // sfix32\n  wire signed [31:0] xin15;  // sfix32_En19\n  reg signed [31:0] Pipeline141_bypass_reg;  // sfix32\n  wire signed [31:0] yin15;  // sfix32_En19\n  reg signed [33:0] Pipeline14_bypass_reg;  // sfix34\n  wire signed [33:0] zin15;  // sfix34_En33\n  wire [30:0] lut_value15;  // ufix31_En33\n  wire [5:0] shift15;  // ufix6\n  wire signed [31:0] xout15;  // sfix32_En19\n  wire signed [31:0] yout15;  // sfix32_En19\n  wire signed [33:0] zout15;  // sfix34_En33\n  reg signed [31:0] xout15_1;  // sfix32_En19\n  reg signed [31:0] yout15_1;  // sfix32_En19\n  reg signed [33:0] zout15_1;  // sfix34_En33\n  reg signed [31:0] Pipeline152_bypass_reg;  // sfix32\n  wire signed [31:0] xin16;  // sfix32_En19\n  reg signed [31:0] Pipeline151_bypass_reg;  // sfix32\n  wire signed [31:0] yin16;  // sfix32_En19\n  reg signed [33:0] Pipeline15_bypass_reg;  // sfix34\n  wire signed [33:0] zin16;  // sfix34_En33\n  wire [30:0] lut_value16;  // ufix31_En33\n  wire [5:0] shift16;  // ufix6\n  wire signed [31:0] xout16;  // sfix32_En19\n  wire signed [31:0] yout16;  // sfix32_En19\n  wire signed [33:0] zout16;  // sfix34_En33\n  reg signed [31:0] xout16_1;  // sfix32_En19\n  reg signed [31:0] yout16_1;  // sfix32_En19\n  reg signed [33:0] zout16_1;  // sfix34_En33\n  reg signed [31:0] Pipeline162_bypass_reg;  // sfix32\n  wire signed [31:0] xin17;  // sfix32_En19\n  reg signed [31:0] Pipeline161_bypass_reg;  // sfix32\n  wire signed [31:0] yin17;  // sfix32_En19\n  reg signed [33:0] Pipeline16_bypass_reg;  // sfix34\n  wire signed [33:0] zin17;  // sfix34_En33\n  wire [30:0] lut_value17;  // ufix31_En33\n  wire [5:0] shift17;  // ufix6\n  wire signed [31:0] xout17;  // sfix32_En19\n  wire signed [31:0] yout17;  // sfix32_En19\n  wire signed [33:0] zout17;  // sfix34_En33\n  reg signed [31:0] xout17_1;  // sfix32_En19\n  reg signed [31:0] yout17_1;  // sfix32_En19\n  reg signed [33:0] zout17_1;  // sfix34_En33\n  reg signed [31:0] Pipeline172_bypass_reg;  // sfix32\n  wire signed [31:0] xin18;  // sfix32_En19\n  reg signed [31:0] Pipeline171_bypass_reg;  // sfix32\n  wire signed [31:0] yin18;  // sfix32_En19\n  reg signed [33:0] Pipeline17_bypass_reg;  // sfix34\n  wire signed [33:0] zin18;  // sfix34_En33\n  wire [30:0] lut_value18;  // ufix31_En33\n  wire [5:0] shift18;  // ufix6\n  wire signed [31:0] xout18;  // sfix32_En19\n  wire signed [31:0] yout18;  // sfix32_En19\n  wire signed [33:0] zout18;  // sfix34_En33\n  reg signed [31:0] xout18_1;  // sfix32_En19\n  reg signed [31:0] yout18_1;  // sfix32_En19\n  reg signed [33:0] zout18_1;  // sfix34_En33\n  reg signed [31:0] Pipeline182_bypass_reg;  // sfix32\n  wire signed [31:0] xin19;  // sfix32_En19\n  reg signed [31:0] Pipeline181_bypass_reg;  // sfix32\n  wire signed [31:0] yin19;  // sfix32_En19\n  reg signed [33:0] Pipeline18_bypass_reg;  // sfix34\n  wire signed [33:0] zin19;  // sfix34_En33\n  wire [30:0] lut_value19;  // ufix31_En33\n  wire [5:0] shift19;  // ufix6\n  wire signed [31:0] xout19;  // sfix32_En19\n  wire signed [31:0] yout19;  // sfix32_En19\n  wire signed [33:0] zout19;  // sfix34_En33\n  reg signed [31:0] xout19_1;  // sfix32_En19\n  reg signed [31:0] yout19_1;  // sfix32_En19\n  reg signed [33:0] zout19_1;  // sfix34_En33\n  reg signed [31:0] Pipeline192_bypass_reg;  // sfix32\n  wire signed [31:0] xin20;  // sfix32_En19\n  reg signed [31:0] Pipeline191_bypass_reg;  // sfix32\n  wire signed [31:0] yin20;  // sfix32_En19\n  reg signed [33:0] Pipeline19_bypass_reg;  // sfix34\n  wire signed [33:0] zin20;  // sfix34_En33\n  wire [30:0] lut_value20;  // ufix31_En33\n  wire [5:0] shift20;  // ufix6\n  wire signed [31:0] xout20;  // sfix32_En19\n  wire signed [31:0] yout20;  // sfix32_En19\n  wire signed [33:0] zout20;  // sfix34_En33\n  reg signed [31:0] xout20_1;  // sfix32_En19\n  reg signed [31:0] yout20_1;  // sfix32_En19\n  reg signed [33:0] zout20_1;  // sfix34_En33\n  reg signed [31:0] Pipeline202_bypass_reg;  // sfix32\n  wire signed [31:0] xin21;  // sfix32_En19\n  reg signed [31:0] Pipeline201_bypass_reg;  // sfix32\n  wire signed [31:0] yin21;  // sfix32_En19\n  reg signed [33:0] Pipeline20_bypass_reg;  // sfix34\n  wire signed [33:0] zin21;  // sfix34_En33\n  wire [30:0] lut_value21;  // ufix31_En33\n  wire [5:0] shift21;  // ufix6\n  wire signed [31:0] xout21;  // sfix32_En19\n  wire signed [31:0] yout21;  // sfix32_En19\n  wire signed [33:0] zout21;  // sfix34_En33\n  reg signed [31:0] xout21_1;  // sfix32_En19\n  reg signed [31:0] yout21_1;  // sfix32_En19\n  reg signed [33:0] zout21_1;  // sfix34_En33\n  reg signed [31:0] Pipeline213_bypass_reg;  // sfix32\n  wire signed [31:0] xin22;  // sfix32_En19\n  reg signed [31:0] Pipeline212_bypass_reg;  // sfix32\n  wire signed [31:0] yin22;  // sfix32_En19\n  reg signed [33:0] Pipeline211_bypass_reg;  // sfix34\n  wire signed [33:0] zin22;  // sfix34_En33\n  wire [30:0] lut_value22;  // ufix31_En33\n  wire [5:0] shift22;  // ufix6\n  wire signed [31:0] xout22;  // sfix32_En19\n  wire signed [31:0] yout22;  // sfix32_En19\n  wire signed [33:0] zout22;  // sfix34_En33\n  reg signed [31:0] xout22_1;  // sfix32_En19\n  reg signed [31:0] yout22_1;  // sfix32_En19\n  reg signed [33:0] zout22_1;  // sfix34_En33\n  reg signed [31:0] Pipeline223_bypass_reg;  // sfix32\n  wire signed [31:0] xin23;  // sfix32_En19\n  reg signed [31:0] Pipeline222_bypass_reg;  // sfix32\n  wire signed [31:0] yin23;  // sfix32_En19\n  reg signed [33:0] Pipeline221_bypass_reg;  // sfix34\n  wire signed [33:0] zin23;  // sfix34_En33\n  wire [30:0] lut_value23;  // ufix31_En33\n  wire [5:0] shift23;  // ufix6\n  wire signed [31:0] xout23;  // sfix32_En19\n  wire signed [31:0] yout23;  // sfix32_En19\n  wire signed [33:0] zout23;  // sfix34_En33\n  reg signed [31:0] xout23_1;  // sfix32_En19\n  reg signed [31:0] yout23_1;  // sfix32_En19\n  reg signed [33:0] zout23_1;  // sfix34_En33\n  reg signed [31:0] Pipeline232_bypass_reg;  // sfix32\n  wire signed [31:0] xin24;  // sfix32_En19\n  reg signed [31:0] Pipeline231_bypass_reg;  // sfix32\n  wire signed [31:0] yin24;  // sfix32_En19\n  reg signed [33:0] Pipeline23_bypass_reg;  // sfix34\n  wire signed [33:0] zin24;  // sfix34_En33\n  wire [30:0] lut_value24;  // ufix31_En33\n  wire [5:0] shift24;  // ufix6\n  wire signed [31:0] xout24;  // sfix32_En19\n  wire signed [31:0] yout24;  // sfix32_En19\n  wire signed [33:0] zout24;  // sfix34_En33\n  reg signed [31:0] xout24_1;  // sfix32_En19\n  reg signed [31:0] yout24_1;  // sfix32_En19\n  reg signed [33:0] zout24_1;  // sfix34_En33\n  reg signed [31:0] Pipeline242_bypass_reg;  // sfix32\n  wire signed [31:0] xin25;  // sfix32_En19\n  reg signed [31:0] Pipeline241_bypass_reg;  // sfix32\n  wire signed [31:0] yin25;  // sfix32_En19\n  reg signed [33:0] Pipeline24_bypass_reg;  // sfix34\n  wire signed [33:0] zin25;  // sfix34_En33\n  wire [30:0] lut_value25;  // ufix31_En33\n  wire [5:0] shift25;  // ufix6\n  wire signed [31:0] xout25;  // sfix32_En19\n  wire signed [31:0] yout25;  // sfix32_En19\n  wire signed [33:0] zout25;  // sfix34_En33\n  reg signed [31:0] xout25_1;  // sfix32_En19\n  reg signed [31:0] yout25_1;  // sfix32_En19\n  reg signed [33:0] zout25_1;  // sfix34_En33\n  reg signed [31:0] Pipeline252_bypass_reg;  // sfix32\n  wire signed [31:0] xin26;  // sfix32_En19\n  reg signed [31:0] Pipeline251_bypass_reg;  // sfix32\n  wire signed [31:0] yin26;  // sfix32_En19\n  reg signed [33:0] Pipeline25_bypass_reg;  // sfix34\n  wire signed [33:0] zin26;  // sfix34_En33\n  wire [30:0] lut_value26;  // ufix31_En33\n  wire [5:0] shift26;  // ufix6\n  wire signed [31:0] xout26;  // sfix32_En19\n  wire signed [31:0] yout26;  // sfix32_En19\n  wire signed [33:0] zout26;  // sfix34_En33\n  reg signed [31:0] xout26_1;  // sfix32_En19\n  reg signed [31:0] yout26_1;  // sfix32_En19\n  reg signed [33:0] zout26_1;  // sfix34_En33\n  reg signed [31:0] Pipeline262_bypass_reg;  // sfix32\n  wire signed [31:0] xin27;  // sfix32_En19\n  reg signed [31:0] Pipeline261_bypass_reg;  // sfix32\n  wire signed [31:0] yin27;  // sfix32_En19\n  reg signed [33:0] Pipeline26_bypass_reg;  // sfix34\n  wire signed [33:0] zin27;  // sfix34_En33\n  wire [30:0] lut_value27;  // ufix31_En33\n  wire [5:0] shift27;  // ufix6\n  wire signed [31:0] xout27;  // sfix32_En19\n  wire signed [31:0] yout27;  // sfix32_En19\n  wire signed [33:0] zout27;  // sfix34_En33\n  reg signed [31:0] xout27_1;  // sfix32_En19\n  reg signed [31:0] yout27_1;  // sfix32_En19\n  reg signed [33:0] zout27_1;  // sfix34_En33\n  reg signed [31:0] Pipeline272_bypass_reg;  // sfix32\n  wire signed [31:0] xin28;  // sfix32_En19\n  reg signed [31:0] Pipeline271_bypass_reg;  // sfix32\n  wire signed [31:0] yin28;  // sfix32_En19\n  reg signed [33:0] Pipeline27_bypass_reg;  // sfix34\n  wire signed [33:0] zin28;  // sfix34_En33\n  wire [30:0] lut_value28;  // ufix31_En33\n  wire [5:0] shift28;  // ufix6\n  wire signed [31:0] xout28;  // sfix32_En19\n  wire signed [31:0] yout28;  // sfix32_En19\n  wire signed [33:0] zout28;  // sfix34_En33\n  reg signed [31:0] xout28_1;  // sfix32_En19\n  reg signed [31:0] yout28_1;  // sfix32_En19\n  reg signed [33:0] zout28_1;  // sfix34_En33\n  reg signed [31:0] Pipeline282_bypass_reg;  // sfix32\n  wire signed [31:0] xin29;  // sfix32_En19\n  reg signed [31:0] Pipeline281_bypass_reg;  // sfix32\n  wire signed [31:0] yin29;  // sfix32_En19\n  reg signed [33:0] Pipeline28_bypass_reg;  // sfix34\n  wire signed [33:0] zin29;  // sfix34_En33\n  wire [30:0] lut_value29;  // ufix31_En33\n  wire [5:0] shift29;  // ufix6\n  wire signed [31:0] yout29;  // sfix32_En19\n  wire signed [33:0] zout29;  // sfix34_En33\n  reg signed [31:0] yout29_1;  // sfix32_En19\n  reg signed [33:0] zout29_1;  // sfix34_En33\n  reg signed [31:0] Pipeline291_bypass_reg;  // sfix32\n  wire signed [31:0] yin30;  // sfix32_En19\n  reg signed [33:0] Pipeline29_bypass_reg;  // sfix34\n  wire signed [33:0] zin30;  // sfix34_En33\n  wire [30:0] lut_value30;  // ufix31_En33\n  wire signed [33:0] zout30;  // sfix34_En33\n  reg signed [33:0] zout30_1;  // sfix34_En33\n  reg [4:0] ControlQC_1;  // ufix5\n  reg [4:0] ControlQC_2;  // ufix5\n  reg signed [33:0] Pipeline30_bypass_reg;  // sfix34\n  wire signed [33:0] zin31;  // sfix34_En33\n  reg [4:0] rd_99_reg [0:29];  // ufix5 [30]\n  reg [4:0] rd_99_reg_next [0:29];  // ufix5 [30]\n  reg [4:0] ControlQC_3;  // ufix5\n  wire signed [33:0] zout_corrected;  // sfix34_En33\n  wire signed [33:0] zeroCA;  // sfix34_En33\n  wire signed [33:0] outSwitchAng;  // sfix34_En33\n  reg signed [33:0] outSwitchAng_1;  // sfix34_En33\n  reg signed [33:0] Output_Register_bypass_reg;  // sfix34\n  wire signed [33:0] zout_corrected_1;  // sfix34_En33\n  reg signed [33:0] angle;  // sfix34_En33\n  wire signed [33:0] Delay11_out1;  // sfix34_En33\n  wire signed [33:0] Shift_Arithmetic_out1;  // sfix34_En33\n  reg signed [33:0] Sample_FreqOff2_bypass_reg;  // sfix34\n  wire signed [33:0] Shift_Arithmetic_out1_1;  // sfix34_En33\n  wire ValidOutDelayed_2;\n  reg  ValidOutDelayed_3;\n  reg  ValidOutDelayed_4;\n  wire validOut;\n  reg  Complex_to_Magnitude_Angle_out2;\n  reg  Complex_to_Magnitude_Angle_out2_1;\n  wire Delay13_out1;\n  reg  Sample_FreqOff3_bypass_reg;  // ufix1\n  wire Delay13_out1_1;\n  wire rstIn_1;\n  reg  Sample_FreqOff1_bypass_reg;  // ufix1\n  wire rstIn_2;\n  wire signed [33:0] freqOffOut;  // sfix34_En33\n  wire signed [15:0] dataIn_re_1;  // sfix16_En12\n  wire signed [15:0] dataIn_im_1;  // sfix16_En12\n  reg signed [15:0] dataIn_re_2;  // sfix16_En12\n  reg signed [15:0] dataIn_im_2;  // sfix16_En12\n  reg signed [15:0] dataIn_re_3;  // sfix16_En12\n  reg signed [15:0] dataIn_im_3;  // sfix16_En12\n  wire [31:0] mergedInput;  // ufix32\n  reg [31:0] mergedDelay_regin;  // ufix32\n  reg [3:0] mergedDelay_waddr;  // ufix4\n  wire mergedDelay_wrenb;  // ufix1\n  reg [3:0] mergedDelay_raddr;  // ufix4\n  wire [31:0] mergedDelay_regout;  // ufix32\n  reg [31:0] mergedOutput;  // ufix32\n  wire [15:0] slicedInput;  // ufix16\n  wire signed [15:0] realOutput;  // sfix16_En12\n  wire signed [15:0] Delay14_out1_re;  // sfix16_En12\n  wire signed [15:0] Delay14_out1_im;  // sfix16_En12\n  wire [15:0] slicedInput_1;  // ufix16\n  wire signed [15:0] imagOutput;  // sfix16_En12\n  reg signed [15:0] Delay14_out1_re_1;  // sfix16_En12\n  reg signed [15:0] Delay14_out1_im_1;  // sfix16_En12\n  reg signed [15:0] rd_105_reg_re [0:1];  // sfix16_En12 [2]\n  reg signed [15:0] rd_105_reg_im [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] rd_105_reg_next_re [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] rd_105_reg_next_im [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Delay14_out1_re_2;  // sfix16_En12\n  wire signed [15:0] Delay14_out1_im_2;  // sfix16_En12\n  wire signed [15:0] Delay15_out1_re;  // sfix16_En12\n  wire signed [15:0] Delay15_out1_im;  // sfix16_En12\n  reg signed [15:0] Delay15_out1_re_1;  // sfix16_En12\n  reg signed [15:0] Delay15_out1_im_1;  // sfix16_En12\n  reg signed [15:0] Delay15_out1_re_2;  // sfix16_En12\n  reg signed [15:0] Delay15_out1_im_2;  // sfix16_En12\n  wire signed [15:0] Delay27_out1_re;  // sfix16_En12\n  wire signed [15:0] Delay27_out1_im;  // sfix16_En12\n  reg signed [15:0] Delay27_out1_re_1;  // sfix16_En12\n  reg signed [15:0] Delay27_out1_im_1;  // sfix16_En12\n  reg signed [15:0] rd_107_reg_re [0:138];  // sfix16_En12 [139]\n  reg signed [15:0] rd_107_reg_im [0:138];  // sfix16_En12 [139]\n  reg signed [15:0] rd_107_reg_next_re [0:138];  // sfix16_En12 [139]\n  reg signed [15:0] rd_107_reg_next_im [0:138];  // sfix16_En12 [139]\n  reg signed [15:0] Delay27_out1_re_2;  // sfix16_En12\n  reg signed [15:0] Delay27_out1_im_2;  // sfix16_En12\n  wire signed [15:0] Delay7_out1_re;  // sfix16_En12\n  wire signed [15:0] Delay7_out1_im;  // sfix16_En12\n  reg signed [15:0] Delay7_out1_re_1;  // sfix16_En12\n  reg signed [15:0] Delay7_out1_im_1;  // sfix16_En12\n  reg signed [15:0] rd_108_reg_re [0:34];  // sfix16_En12 [35]\n  reg signed [15:0] rd_108_reg_im [0:34];  // sfix16_En12 [35]\n  reg signed [15:0] rd_108_reg_next_re [0:34];  // sfix16_En12 [35]\n  reg signed [15:0] rd_108_reg_next_im [0:34];  // sfix16_En12 [35]\n  reg signed [15:0] Delay7_out1_re_2;  // sfix16_En12\n  reg signed [15:0] Delay7_out1_im_2;  // sfix16_En12\n  wire signed [15:0] Delay4_out1_re;  // sfix16_En12\n  wire signed [15:0] Delay4_out1_im;  // sfix16_En12\n  reg signed [15:0] Delay4_out1_re_1;  // sfix16_En12\n  reg signed [15:0] Delay4_out1_im_1;  // sfix16_En12\n  reg signed [15:0] Delay4_out1_re_2;  // sfix16_En12\n  reg signed [15:0] Delay4_out1_im_2;  // sfix16_En12\n  reg  validIn_1;\n  reg  validIn_2;\n  reg  [14:0] Delay101_reg;  // ufix1 [15]\n  wire Delay10_out1;\n  wire Delay10_out1_1;\n  reg  Delay10_out1_2;\n  reg  [1:0] rd_111_reg;  // ufix1 [2]\n  wire Delay10_out1_3;\n  wire Delay6_out1;\n  reg  Delay6_out1_1;\n  reg  Delay6_out1_2;\n  wire Delay26_out1;\n  reg  Delay26_out1_1;\n  reg  [138:0] rd_113_reg;  // ufix1 [139]\n  wire Delay26_out1_2;\n  wire Delay9_out1;\n  reg  Delay9_out1_1;\n  reg  [34:0] rd_114_reg;  // ufix1 [35]\n  wire Delay9_out1_2;\n  wire Delay5_out1;\n  reg  Delay5_out1_1;\n  reg  Delay5_out1_2;\n  wire Delay25_out1;\n  reg  Delay25_out1_1;\n  reg  [138:0] rd_116_reg;  // ufix1 [139]\n  wire Delay25_out1_2;\n  wire Delay23_out1;\n  reg  Delay23_out1_1;\n  reg  [34:0] rd_117_reg;  // ufix1 [35]\n  wire Delay23_out1_2;\n  wire Delay22_out1;\n  reg  Delay22_out1_1;\n  reg  Delay22_out1_2;\n  reg signed [31:0] rd_99_t_0_0;  // int32\n  reg signed [31:0] rd_99_t_0_1;  // int32\n  reg signed [31:0] rd_99_t_1;  // int32\n  reg signed [31:0] rd_105_t_0_0;  // int32\n  reg signed [31:0] rd_105_t_1;  // int32\n  reg signed [31:0] rd_107_t_0_0;  // int32\n  reg signed [31:0] rd_107_t_0_1;  // int32\n  reg signed [31:0] rd_107_t_1;  // int32\n  reg signed [31:0] rd_108_t_0_0;  // int32\n  reg signed [31:0] rd_108_t_0_1;  // int32\n  reg signed [31:0] rd_108_t_1;  // int32\n\n  initial begin\n    Delay101_reg = {15{1'b0}};\n  end\n\n  Correlator u_Correlator (.clk(clk),\n                           .reset(reset),\n                           .enb_1_8_1(enb_1_8_1),\n                           .enb_1_8_0(enb_1_8_0),\n                           .enb(enb),\n                           .dataIn_re(dataIn_re),  // sfix16_En12\n                           .dataIn_im(dataIn_im),  // sfix16_En12\n                           .lstf_start(LSTF_start),\n                           .corrOut_re(Correlator_corrOut_re),  // sfix31_En19\n                           .corrOut_im(Correlator_corrOut_im),  // sfix31_En19\n                           .load(Correlator_load)\n                           );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        Correlator_corrOut_re_1 <= 31'sb0000000000000000000000000000000;\n        Correlator_corrOut_im_1 <= 31'sb0000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Correlator_corrOut_re_1 <= Correlator_corrOut_re;\n          Correlator_corrOut_im_1 <= Correlator_corrOut_im;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay24_bypass_process\n      if (reset == 1'b1) begin\n        Delay24_bypass_reg_re <= 31'sb0000000000000000000000000000000;\n        Delay24_bypass_reg_im <= 31'sb0000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay24_bypass_reg_im <= Correlator_corrOut_im_1;\n          Delay24_bypass_reg_re <= Correlator_corrOut_re_1;\n        end\n      end\n    end\n\n  assign Delay24_out1_re = (enb_1_8_1 == 1'b1 ? Correlator_corrOut_re_1 :\n              Delay24_bypass_reg_re);\n  assign Delay24_out1_im = (enb_1_8_1 == 1'b1 ? Correlator_corrOut_im_1 :\n              Delay24_bypass_reg_im);\n\n  assign Correlator_load_1 = Correlator_load;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay25_output_process\n      if (reset == 1'b1) begin\n        Correlator_load_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Correlator_load_2 <= Correlator_load_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        Correlator_load_3 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Correlator_load_3 <= Correlator_load_2;\n        end\n      end\n    end\n\n  // Complex to Magnitude-Angle\n  Averager u_Averager (.clk(clk),\n                       .reset(reset),\n                       .enb_1_8_1(enb_1_8_1),\n                       .enb(enb),\n                       .corrIn_re(Delay24_out1_re),  // sfix31_En19\n                       .corrIn_im(Delay24_out1_im),  // sfix31_En19\n                       .load(Correlator_load_3),\n                       .rst(rstIn),\n                       .avgCorr_re(Averager_avgCorr_re),  // sfix31_En19\n                       .avgCorr_im(Averager_avgCorr_im),  // sfix31_En19\n                       .validOut(Averager_validOut)\n                       );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        Averager_validOut_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          Averager_validOut_1 <= Averager_validOut;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay_ValidIn_output_process\n      if (reset == 1'b1) begin\n        Averager_validOut_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Averager_validOut_2 <= Averager_validOut_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        rd_3_reg <= {32{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          rd_3_reg[0] <= Averager_validOut_2;\n          rd_3_reg[32'sd31:32'sd1] <= rd_3_reg[32'sd30:32'sd0];\n        end\n      end\n    end\n\n  assign Averager_validOut_3 = rd_3_reg[31];\n\n  assign ValidOutDelayed = Averager_validOut_3;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_95_process\n      if (reset == 1'b1) begin\n        ValidOutDelayed_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          ValidOutDelayed_1 <= ValidOutDelayed;\n        end\n      end\n    end\n\n  assign reset_outval =  ~ ValidOutDelayed_1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_96_process\n      if (reset == 1'b1) begin\n        rd_96_reg <= {2{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          rd_96_reg[0] <= reset_outval;\n          rd_96_reg[1] <= rd_96_reg[0];\n        end\n      end\n    end\n\n  assign reset_outval_1 = rd_96_reg[1];\n\n  assign qMapReal = {Averager_avgCorr_re[30], Averager_avgCorr_re};\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        qMapReal_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          qMapReal_1 <= qMapReal;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : DelayRealInput_bypass_process\n      if (reset == 1'b1) begin\n        DelayRealInput_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          DelayRealInput_bypass_reg <= qMapReal_1;\n        end\n      end\n    end\n\n  assign In1Register = (enb_1_8_1 == 1'b1 ? qMapReal_1 :\n              DelayRealInput_bypass_reg);\n\n  assign qMapImag = {Averager_avgCorr_im[30], Averager_avgCorr_im};\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        qMapImag_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          qMapImag_1 <= qMapImag;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : DelayImagInput_bypass_process\n      if (reset == 1'b1) begin\n        DelayImagInput_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          DelayImagInput_bypass_reg <= qMapImag_1;\n        end\n      end\n    end\n\n  assign In2Register = (enb_1_8_1 == 1'b1 ? qMapImag_1 :\n              DelayImagInput_bypass_reg);\n\n  Quadrant_Mapper u_QuadrantMapper (.clk(clk),\n                                    .reset(reset),\n                                    .enb_1_8_1(enb_1_8_1),\n                                    .enb_1_8_0(enb_1_8_0),\n                                    .enb(enb),\n                                    .xin(In1Register),  // sfix32_En19\n                                    .yin(In2Register),  // sfix32_En19\n                                    .xout(XQMapped),  // sfix32_En19\n                                    .yout(yQMapped),  // sfix32_En19\n                                    .QA_Control(ControlQC)  // ufix5\n                                    );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        XQMapped_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          XQMapped_1 <= XQMapped;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        yQMapped_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yQMapped_1 <= yQMapped;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : DelayQuadMapper1_bypass_process\n      if (reset == 1'b1) begin\n        DelayQuadMapper1_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          DelayQuadMapper1_bypass_reg <= XQMapped_1;\n        end\n      end\n    end\n\n  assign xin1 = (enb_1_8_1 == 1'b1 ? XQMapped_1 :\n              DelayQuadMapper1_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : DelayQuadMapper2_bypass_process\n      if (reset == 1'b1) begin\n        DelayQuadMapper2_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          DelayQuadMapper2_bypass_reg <= yQMapped_1;\n        end\n      end\n    end\n\n  assign yin1 = (enb_1_8_1 == 1'b1 ? yQMapped_1 :\n              DelayQuadMapper2_bypass_reg);\n\n  assign zin1 = 34'sh000000000;\n\n  assign lut_value1 = 31'b1001011100100000001010001110110;\n\n  assign shift1 = 6'b000001;\n\n  CordicKernelMag u_Iteration (.clk(clk),\n                               .reset(reset),\n                               .enb(enb),\n                               .xin(xin1),  // sfix32_En19\n                               .yin(yin1),  // sfix32_En19\n                               .zin(zin1),  // sfix34_En33\n                               .lut_value(lut_value1),  // ufix31_En33\n                               .idx(shift1),  // ufix6\n                               .xout(xout1),  // sfix32_En19\n                               .yout(yout1),  // sfix32_En19\n                               .zout(zout1)  // sfix34_En33\n                               );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_10_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline12_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline12_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline12_bypass_reg <= xout1_1;\n        end\n      end\n    end\n\n  assign xin2 = (enb_1_8_1 == 1'b1 ? xout1_1 :\n              Pipeline12_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline11_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline11_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline11_bypass_reg <= yout1_1;\n        end\n      end\n    end\n\n  assign yin2 = (enb_1_8_1 == 1'b1 ? yout1_1 :\n              Pipeline11_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline1_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline1_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline1_bypass_reg <= zout1_1;\n        end\n      end\n    end\n\n  assign zin2 = (enb_1_8_1 == 1'b1 ? zout1_1 :\n              Pipeline1_bypass_reg);\n\n  assign lut_value2 = 31'b0100111111011001110000101101101;\n\n  assign shift2 = 6'b000010;\n\n  CordicKernelMag_block1 u_Iteration2 (.clk(clk),\n                                       .reset(reset),\n                                       .enb(enb),\n                                       .xin(xin2),  // sfix32_En19\n                                       .yin(yin2),  // sfix32_En19\n                                       .zin(zin2),  // sfix34_En33\n                                       .lut_value(lut_value2),  // ufix31_En33\n                                       .idx(shift2),  // ufix6\n                                       .xout(xout2),  // sfix32_En19\n                                       .yout(yout2),  // sfix32_En19\n                                       .zout(zout2)  // sfix34_En33\n                                       );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_11_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_12_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_13_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline22_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline22_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline22_bypass_reg <= xout2_1;\n        end\n      end\n    end\n\n  assign xin3 = (enb_1_8_1 == 1'b1 ? xout2_1 :\n              Pipeline22_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline21_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline21_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline21_bypass_reg <= yout2_1;\n        end\n      end\n    end\n\n  assign yin3 = (enb_1_8_1 == 1'b1 ? yout2_1 :\n              Pipeline21_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline2_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline2_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline2_bypass_reg <= zout2_1;\n        end\n      end\n    end\n\n  assign zin3 = (enb_1_8_1 == 1'b1 ? zout2_1 :\n              Pipeline2_bypass_reg);\n\n  assign lut_value3 = 31'b0010100010001000100011101010000;\n\n  assign shift3 = 6'b000011;\n\n  CordicKernelMag_block u_Iteration1 (.clk(clk),\n                                      .reset(reset),\n                                      .enb(enb),\n                                      .xin(xin3),  // sfix32_En19\n                                      .yin(yin3),  // sfix32_En19\n                                      .zin(zin3),  // sfix34_En33\n                                      .lut_value(lut_value3),  // ufix31_En33\n                                      .idx(shift3),  // ufix6\n                                      .xout(xout3),  // sfix32_En19\n                                      .yout(yout3),  // sfix32_En19\n                                      .zout(zout3)  // sfix34_En33\n                                      );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_14_process\n      if (reset == 1'b1) begin\n        xout3_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout3_1 <= xout3;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_15_process\n      if (reset == 1'b1) begin\n        yout3_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout3_1 <= yout3;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_16_process\n      if (reset == 1'b1) begin\n        zout3_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout3_1 <= zout3;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline32_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline32_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline32_bypass_reg <= xout3_1;\n        end\n      end\n    end\n\n  assign xin4 = (enb_1_8_1 == 1'b1 ? xout3_1 :\n              Pipeline32_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline31_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline31_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline31_bypass_reg <= yout3_1;\n        end\n      end\n    end\n\n  assign yin4 = (enb_1_8_1 == 1'b1 ? yout3_1 :\n              Pipeline31_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline3_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline3_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline3_bypass_reg <= zout3_1;\n        end\n      end\n    end\n\n  assign zin4 = (enb_1_8_1 == 1'b1 ? zout3_1 :\n              Pipeline3_bypass_reg);\n\n  assign lut_value4 = 31'b0001010001011000011010100001100;\n\n  assign shift4 = 6'b000100;\n\n  CordicKernelMag_block2 u_Iteration3 (.clk(clk),\n                                       .reset(reset),\n                                       .enb(enb),\n                                       .xin(xin4),  // sfix32_En19\n                                       .yin(yin4),  // sfix32_En19\n                                       .zin(zin4),  // sfix34_En33\n                                       .lut_value(lut_value4),  // ufix31_En33\n                                       .idx(shift4),  // ufix6\n                                       .xout(xout4),  // sfix32_En19\n                                       .yout(yout4),  // sfix32_En19\n                                       .zout(zout4)  // sfix34_En33\n                                       );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_17_process\n      if (reset == 1'b1) begin\n        xout4_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout4_1 <= xout4;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_18_process\n      if (reset == 1'b1) begin\n        yout4_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout4_1 <= yout4;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_19_process\n      if (reset == 1'b1) begin\n        zout4_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout4_1 <= zout4;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline42_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline42_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline42_bypass_reg <= xout4_1;\n        end\n      end\n    end\n\n  assign xin5 = (enb_1_8_1 == 1'b1 ? xout4_1 :\n              Pipeline42_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline41_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline41_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline41_bypass_reg <= yout4_1;\n        end\n      end\n    end\n\n  assign yin5 = (enb_1_8_1 == 1'b1 ? yout4_1 :\n              Pipeline41_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline4_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline4_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline4_bypass_reg <= zout4_1;\n        end\n      end\n    end\n\n  assign zin5 = (enb_1_8_1 == 1'b1 ? zout4_1 :\n              Pipeline4_bypass_reg);\n\n  assign lut_value5 = 31'b0000101000101110101111110000101;\n\n  assign shift5 = 6'b000101;\n\n  CordicKernelMag_block28 u_Iteration29 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin5),  // sfix32_En19\n                                         .yin(yin5),  // sfix32_En19\n                                         .zin(zin5),  // sfix34_En33\n                                         .lut_value(lut_value5),  // ufix31_En33\n                                         .idx(shift5),  // ufix6\n                                         .xout(xout5),  // sfix32_En19\n                                         .yout(yout5),  // sfix32_En19\n                                         .zout(zout5)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_20_process\n      if (reset == 1'b1) begin\n        xout5_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout5_1 <= xout5;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_21_process\n      if (reset == 1'b1) begin\n        yout5_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout5_1 <= yout5;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_22_process\n      if (reset == 1'b1) begin\n        zout5_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout5_1 <= zout5;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline52_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline52_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline52_bypass_reg <= xout5_1;\n        end\n      end\n    end\n\n  assign xin6 = (enb_1_8_1 == 1'b1 ? xout5_1 :\n              Pipeline52_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline51_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline51_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline51_bypass_reg <= yout5_1;\n        end\n      end\n    end\n\n  assign yin6 = (enb_1_8_1 == 1'b1 ? yout5_1 :\n              Pipeline51_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline5_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline5_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline5_bypass_reg <= zout5_1;\n        end\n      end\n    end\n\n  assign zin6 = (enb_1_8_1 == 1'b1 ? zout5_1 :\n              Pipeline5_bypass_reg);\n\n  assign lut_value6 = 31'b0000010100010111101100001111001;\n\n  assign shift6 = 6'b000110;\n\n  CordicKernelMag_block27 u_Iteration28 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin6),  // sfix32_En19\n                                         .yin(yin6),  // sfix32_En19\n                                         .zin(zin6),  // sfix34_En33\n                                         .lut_value(lut_value6),  // ufix31_En33\n                                         .idx(shift6),  // ufix6\n                                         .xout(xout6),  // sfix32_En19\n                                         .yout(yout6),  // sfix32_En19\n                                         .zout(zout6)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_23_process\n      if (reset == 1'b1) begin\n        xout6_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout6_1 <= xout6;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_24_process\n      if (reset == 1'b1) begin\n        yout6_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout6_1 <= yout6;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_25_process\n      if (reset == 1'b1) begin\n        zout6_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout6_1 <= zout6;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline62_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline62_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline62_bypass_reg <= xout6_1;\n        end\n      end\n    end\n\n  assign xin7 = (enb_1_8_1 == 1'b1 ? xout6_1 :\n              Pipeline62_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline61_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline61_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline61_bypass_reg <= yout6_1;\n        end\n      end\n    end\n\n  assign yin7 = (enb_1_8_1 == 1'b1 ? yout6_1 :\n              Pipeline61_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline6_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline6_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline6_bypass_reg <= zout6_1;\n        end\n      end\n    end\n\n  assign zin7 = (enb_1_8_1 == 1'b1 ? zout6_1 :\n              Pipeline6_bypass_reg);\n\n  assign lut_value7 = 31'b0000001010001011111000101010100;\n\n  assign shift7 = 6'b000111;\n\n  CordicKernelMag_block26 u_Iteration27 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin7),  // sfix32_En19\n                                         .yin(yin7),  // sfix32_En19\n                                         .zin(zin7),  // sfix34_En33\n                                         .lut_value(lut_value7),  // ufix31_En33\n                                         .idx(shift7),  // ufix6\n                                         .xout(xout7),  // sfix32_En19\n                                         .yout(yout7),  // sfix32_En19\n                                         .zout(zout7)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_26_process\n      if (reset == 1'b1) begin\n        xout7_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout7_1 <= xout7;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_27_process\n      if (reset == 1'b1) begin\n        yout7_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout7_1 <= yout7;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_28_process\n      if (reset == 1'b1) begin\n        zout7_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout7_1 <= zout7;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline72_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline72_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline72_bypass_reg <= xout7_1;\n        end\n      end\n    end\n\n  assign xin8 = (enb_1_8_1 == 1'b1 ? xout7_1 :\n              Pipeline72_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline71_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline71_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline71_bypass_reg <= yout7_1;\n        end\n      end\n    end\n\n  assign yin8 = (enb_1_8_1 == 1'b1 ? yout7_1 :\n              Pipeline71_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline7_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline7_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline7_bypass_reg <= zout7_1;\n        end\n      end\n    end\n\n  assign zin8 = (enb_1_8_1 == 1'b1 ? zout7_1 :\n              Pipeline7_bypass_reg);\n\n  assign lut_value8 = 31'b0000000101000101111100101001101;\n\n  assign shift8 = 6'b001000;\n\n  CordicKernelMag_block25 u_Iteration26 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin8),  // sfix32_En19\n                                         .yin(yin8),  // sfix32_En19\n                                         .zin(zin8),  // sfix34_En33\n                                         .lut_value(lut_value8),  // ufix31_En33\n                                         .idx(shift8),  // ufix6\n                                         .xout(xout8),  // sfix32_En19\n                                         .yout(yout8),  // sfix32_En19\n                                         .zout(zout8)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_29_process\n      if (reset == 1'b1) begin\n        xout8_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout8_1 <= xout8;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_30_process\n      if (reset == 1'b1) begin\n        yout8_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout8_1 <= yout8;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_31_process\n      if (reset == 1'b1) begin\n        zout8_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout8_1 <= zout8;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline82_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline82_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline82_bypass_reg <= xout8_1;\n        end\n      end\n    end\n\n  assign xin9 = (enb_1_8_1 == 1'b1 ? xout8_1 :\n              Pipeline82_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline81_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline81_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline81_bypass_reg <= yout8_1;\n        end\n      end\n    end\n\n  assign yin9 = (enb_1_8_1 == 1'b1 ? yout8_1 :\n              Pipeline81_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline8_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline8_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline8_bypass_reg <= zout8_1;\n        end\n      end\n    end\n\n  assign zin9 = (enb_1_8_1 == 1'b1 ? zout8_1 :\n              Pipeline8_bypass_reg);\n\n  assign lut_value9 = 31'b0000000010100010111110010111011;\n\n  assign shift9 = 6'b001001;\n\n  CordicKernelMag_block24 u_Iteration25 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin9),  // sfix32_En19\n                                         .yin(yin9),  // sfix32_En19\n                                         .zin(zin9),  // sfix34_En33\n                                         .lut_value(lut_value9),  // ufix31_En33\n                                         .idx(shift9),  // ufix6\n                                         .xout(xout9),  // sfix32_En19\n                                         .yout(yout9),  // sfix32_En19\n                                         .zout(zout9)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_32_process\n      if (reset == 1'b1) begin\n        xout9_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout9_1 <= xout9;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_33_process\n      if (reset == 1'b1) begin\n        yout9_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout9_1 <= yout9;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_34_process\n      if (reset == 1'b1) begin\n        zout9_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout9_1 <= zout9;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline92_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline92_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline92_bypass_reg <= xout9_1;\n        end\n      end\n    end\n\n  assign xin10 = (enb_1_8_1 == 1'b1 ? xout9_1 :\n              Pipeline92_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline91_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline91_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline91_bypass_reg <= yout9_1;\n        end\n      end\n    end\n\n  assign yin10 = (enb_1_8_1 == 1'b1 ? yout9_1 :\n              Pipeline91_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline9_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline9_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline9_bypass_reg <= zout9_1;\n        end\n      end\n    end\n\n  assign zin10 = (enb_1_8_1 == 1'b1 ? zout9_1 :\n              Pipeline9_bypass_reg);\n\n  assign lut_value10 = 31'b0000000001010001011111001100000;\n\n  assign shift10 = 6'b001010;\n\n  CordicKernelMag_block23 u_Iteration24 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin10),  // sfix32_En19\n                                         .yin(yin10),  // sfix32_En19\n                                         .zin(zin10),  // sfix34_En33\n                                         .lut_value(lut_value10),  // ufix31_En33\n                                         .idx(shift10),  // ufix6\n                                         .xout(xout10),  // sfix32_En19\n                                         .yout(yout10),  // sfix32_En19\n                                         .zout(zout10)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_35_process\n      if (reset == 1'b1) begin\n        xout10_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout10_1 <= xout10;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_36_process\n      if (reset == 1'b1) begin\n        yout10_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout10_1 <= yout10;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_37_process\n      if (reset == 1'b1) begin\n        zout10_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout10_1 <= zout10;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline102_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline102_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline102_bypass_reg <= xout10_1;\n        end\n      end\n    end\n\n  assign xin11 = (enb_1_8_1 == 1'b1 ? xout10_1 :\n              Pipeline102_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline101_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline101_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline101_bypass_reg <= yout10_1;\n        end\n      end\n    end\n\n  assign yin11 = (enb_1_8_1 == 1'b1 ? yout10_1 :\n              Pipeline101_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline10_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline10_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline10_bypass_reg <= zout10_1;\n        end\n      end\n    end\n\n  assign zin11 = (enb_1_8_1 == 1'b1 ? zout10_1 :\n              Pipeline10_bypass_reg);\n\n  assign lut_value11 = 31'b0000000000101000101111100110000;\n\n  assign shift11 = 6'b001011;\n\n  CordicKernelMag_block22 u_Iteration23 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin11),  // sfix32_En19\n                                         .yin(yin11),  // sfix32_En19\n                                         .zin(zin11),  // sfix34_En33\n                                         .lut_value(lut_value11),  // ufix31_En33\n                                         .idx(shift11),  // ufix6\n                                         .xout(xout11),  // sfix32_En19\n                                         .yout(yout11),  // sfix32_En19\n                                         .zout(zout11)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_38_process\n      if (reset == 1'b1) begin\n        xout11_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout11_1 <= xout11;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_39_process\n      if (reset == 1'b1) begin\n        yout11_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout11_1 <= yout11;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_40_process\n      if (reset == 1'b1) begin\n        zout11_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout11_1 <= zout11;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline113_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline113_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline113_bypass_reg <= xout11_1;\n        end\n      end\n    end\n\n  assign xin12 = (enb_1_8_1 == 1'b1 ? xout11_1 :\n              Pipeline113_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline112_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline112_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline112_bypass_reg <= yout11_1;\n        end\n      end\n    end\n\n  assign yin12 = (enb_1_8_1 == 1'b1 ? yout11_1 :\n              Pipeline112_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline111_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline111_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline111_bypass_reg <= zout11_1;\n        end\n      end\n    end\n\n  assign zin12 = (enb_1_8_1 == 1'b1 ? zout11_1 :\n              Pipeline111_bypass_reg);\n\n  assign lut_value12 = 31'b0000000000010100010111110011000;\n\n  assign shift12 = 6'b001100;\n\n  CordicKernelMag_block21 u_Iteration22 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin12),  // sfix32_En19\n                                         .yin(yin12),  // sfix32_En19\n                                         .zin(zin12),  // sfix34_En33\n                                         .lut_value(lut_value12),  // ufix31_En33\n                                         .idx(shift12),  // ufix6\n                                         .xout(xout12),  // sfix32_En19\n                                         .yout(yout12),  // sfix32_En19\n                                         .zout(zout12)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_41_process\n      if (reset == 1'b1) begin\n        xout12_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout12_1 <= xout12;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_42_process\n      if (reset == 1'b1) begin\n        yout12_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout12_1 <= yout12;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_43_process\n      if (reset == 1'b1) begin\n        zout12_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout12_1 <= zout12;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline123_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline123_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline123_bypass_reg <= xout12_1;\n        end\n      end\n    end\n\n  assign xin13 = (enb_1_8_1 == 1'b1 ? xout12_1 :\n              Pipeline123_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline122_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline122_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline122_bypass_reg <= yout12_1;\n        end\n      end\n    end\n\n  assign yin13 = (enb_1_8_1 == 1'b1 ? yout12_1 :\n              Pipeline122_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline121_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline121_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline121_bypass_reg <= zout12_1;\n        end\n      end\n    end\n\n  assign zin13 = (enb_1_8_1 == 1'b1 ? zout12_1 :\n              Pipeline121_bypass_reg);\n\n  assign lut_value13 = 31'b0000000000001010001011111001100;\n\n  assign shift13 = 6'b001101;\n\n  CordicKernelMag_block20 u_Iteration21 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin13),  // sfix32_En19\n                                         .yin(yin13),  // sfix32_En19\n                                         .zin(zin13),  // sfix34_En33\n                                         .lut_value(lut_value13),  // ufix31_En33\n                                         .idx(shift13),  // ufix6\n                                         .xout(xout13),  // sfix32_En19\n                                         .yout(yout13),  // sfix32_En19\n                                         .zout(zout13)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_44_process\n      if (reset == 1'b1) begin\n        xout13_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout13_1 <= xout13;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_45_process\n      if (reset == 1'b1) begin\n        yout13_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout13_1 <= yout13;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_46_process\n      if (reset == 1'b1) begin\n        zout13_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout13_1 <= zout13;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline132_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline132_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline132_bypass_reg <= xout13_1;\n        end\n      end\n    end\n\n  assign xin14 = (enb_1_8_1 == 1'b1 ? xout13_1 :\n              Pipeline132_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline131_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline131_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline131_bypass_reg <= yout13_1;\n        end\n      end\n    end\n\n  assign yin14 = (enb_1_8_1 == 1'b1 ? yout13_1 :\n              Pipeline131_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline13_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline13_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline13_bypass_reg <= zout13_1;\n        end\n      end\n    end\n\n  assign zin14 = (enb_1_8_1 == 1'b1 ? zout13_1 :\n              Pipeline13_bypass_reg);\n\n  assign lut_value14 = 31'b0000000000000101000101111100110;\n\n  assign shift14 = 6'b001110;\n\n  CordicKernelMag_block19 u_Iteration20 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin14),  // sfix32_En19\n                                         .yin(yin14),  // sfix32_En19\n                                         .zin(zin14),  // sfix34_En33\n                                         .lut_value(lut_value14),  // ufix31_En33\n                                         .idx(shift14),  // ufix6\n                                         .xout(xout14),  // sfix32_En19\n                                         .yout(yout14),  // sfix32_En19\n                                         .zout(zout14)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_47_process\n      if (reset == 1'b1) begin\n        xout14_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout14_1 <= xout14;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_48_process\n      if (reset == 1'b1) begin\n        yout14_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout14_1 <= yout14;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_49_process\n      if (reset == 1'b1) begin\n        zout14_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout14_1 <= zout14;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline142_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline142_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline142_bypass_reg <= xout14_1;\n        end\n      end\n    end\n\n  assign xin15 = (enb_1_8_1 == 1'b1 ? xout14_1 :\n              Pipeline142_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline141_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline141_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline141_bypass_reg <= yout14_1;\n        end\n      end\n    end\n\n  assign yin15 = (enb_1_8_1 == 1'b1 ? yout14_1 :\n              Pipeline141_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline14_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline14_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline14_bypass_reg <= zout14_1;\n        end\n      end\n    end\n\n  assign zin15 = (enb_1_8_1 == 1'b1 ? zout14_1 :\n              Pipeline14_bypass_reg);\n\n  assign lut_value15 = 31'b0000000000000010100010111110011;\n\n  assign shift15 = 6'b001111;\n\n  CordicKernelMag_block18 u_Iteration19 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin15),  // sfix32_En19\n                                         .yin(yin15),  // sfix32_En19\n                                         .zin(zin15),  // sfix34_En33\n                                         .lut_value(lut_value15),  // ufix31_En33\n                                         .idx(shift15),  // ufix6\n                                         .xout(xout15),  // sfix32_En19\n                                         .yout(yout15),  // sfix32_En19\n                                         .zout(zout15)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_50_process\n      if (reset == 1'b1) begin\n        xout15_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout15_1 <= xout15;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_51_process\n      if (reset == 1'b1) begin\n        yout15_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout15_1 <= yout15;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_52_process\n      if (reset == 1'b1) begin\n        zout15_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout15_1 <= zout15;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline152_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline152_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline152_bypass_reg <= xout15_1;\n        end\n      end\n    end\n\n  assign xin16 = (enb_1_8_1 == 1'b1 ? xout15_1 :\n              Pipeline152_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline151_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline151_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline151_bypass_reg <= yout15_1;\n        end\n      end\n    end\n\n  assign yin16 = (enb_1_8_1 == 1'b1 ? yout15_1 :\n              Pipeline151_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline15_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline15_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline15_bypass_reg <= zout15_1;\n        end\n      end\n    end\n\n  assign zin16 = (enb_1_8_1 == 1'b1 ? zout15_1 :\n              Pipeline15_bypass_reg);\n\n  assign lut_value16 = 31'b0000000000000001010001011111010;\n\n  assign shift16 = 6'b010000;\n\n  CordicKernelMag_block17 u_Iteration18 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin16),  // sfix32_En19\n                                         .yin(yin16),  // sfix32_En19\n                                         .zin(zin16),  // sfix34_En33\n                                         .lut_value(lut_value16),  // ufix31_En33\n                                         .idx(shift16),  // ufix6\n                                         .xout(xout16),  // sfix32_En19\n                                         .yout(yout16),  // sfix32_En19\n                                         .zout(zout16)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_53_process\n      if (reset == 1'b1) begin\n        xout16_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout16_1 <= xout16;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_54_process\n      if (reset == 1'b1) begin\n        yout16_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout16_1 <= yout16;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_55_process\n      if (reset == 1'b1) begin\n        zout16_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout16_1 <= zout16;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline162_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline162_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline162_bypass_reg <= xout16_1;\n        end\n      end\n    end\n\n  assign xin17 = (enb_1_8_1 == 1'b1 ? xout16_1 :\n              Pipeline162_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline161_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline161_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline161_bypass_reg <= yout16_1;\n        end\n      end\n    end\n\n  assign yin17 = (enb_1_8_1 == 1'b1 ? yout16_1 :\n              Pipeline161_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline16_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline16_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline16_bypass_reg <= zout16_1;\n        end\n      end\n    end\n\n  assign zin17 = (enb_1_8_1 == 1'b1 ? zout16_1 :\n              Pipeline16_bypass_reg);\n\n  assign lut_value17 = 31'b0000000000000000101000101111101;\n\n  assign shift17 = 6'b010001;\n\n  CordicKernelMag_block16 u_Iteration17 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin17),  // sfix32_En19\n                                         .yin(yin17),  // sfix32_En19\n                                         .zin(zin17),  // sfix34_En33\n                                         .lut_value(lut_value17),  // ufix31_En33\n                                         .idx(shift17),  // ufix6\n                                         .xout(xout17),  // sfix32_En19\n                                         .yout(yout17),  // sfix32_En19\n                                         .zout(zout17)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_56_process\n      if (reset == 1'b1) begin\n        xout17_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout17_1 <= xout17;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_57_process\n      if (reset == 1'b1) begin\n        yout17_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout17_1 <= yout17;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_58_process\n      if (reset == 1'b1) begin\n        zout17_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout17_1 <= zout17;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline172_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline172_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline172_bypass_reg <= xout17_1;\n        end\n      end\n    end\n\n  assign xin18 = (enb_1_8_1 == 1'b1 ? xout17_1 :\n              Pipeline172_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline171_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline171_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline171_bypass_reg <= yout17_1;\n        end\n      end\n    end\n\n  assign yin18 = (enb_1_8_1 == 1'b1 ? yout17_1 :\n              Pipeline171_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline17_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline17_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline17_bypass_reg <= zout17_1;\n        end\n      end\n    end\n\n  assign zin18 = (enb_1_8_1 == 1'b1 ? zout17_1 :\n              Pipeline17_bypass_reg);\n\n  assign lut_value18 = 31'b0000000000000000010100010111110;\n\n  assign shift18 = 6'b010010;\n\n  CordicKernelMag_block15 u_Iteration16 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin18),  // sfix32_En19\n                                         .yin(yin18),  // sfix32_En19\n                                         .zin(zin18),  // sfix34_En33\n                                         .lut_value(lut_value18),  // ufix31_En33\n                                         .idx(shift18),  // ufix6\n                                         .xout(xout18),  // sfix32_En19\n                                         .yout(yout18),  // sfix32_En19\n                                         .zout(zout18)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_59_process\n      if (reset == 1'b1) begin\n        xout18_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout18_1 <= xout18;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_60_process\n      if (reset == 1'b1) begin\n        yout18_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout18_1 <= yout18;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_61_process\n      if (reset == 1'b1) begin\n        zout18_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout18_1 <= zout18;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline182_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline182_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline182_bypass_reg <= xout18_1;\n        end\n      end\n    end\n\n  assign xin19 = (enb_1_8_1 == 1'b1 ? xout18_1 :\n              Pipeline182_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline181_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline181_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline181_bypass_reg <= yout18_1;\n        end\n      end\n    end\n\n  assign yin19 = (enb_1_8_1 == 1'b1 ? yout18_1 :\n              Pipeline181_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline18_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline18_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline18_bypass_reg <= zout18_1;\n        end\n      end\n    end\n\n  assign zin19 = (enb_1_8_1 == 1'b1 ? zout18_1 :\n              Pipeline18_bypass_reg);\n\n  assign lut_value19 = 31'b0000000000000000001010001011111;\n\n  assign shift19 = 6'b010011;\n\n  CordicKernelMag_block14 u_Iteration15 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin19),  // sfix32_En19\n                                         .yin(yin19),  // sfix32_En19\n                                         .zin(zin19),  // sfix34_En33\n                                         .lut_value(lut_value19),  // ufix31_En33\n                                         .idx(shift19),  // ufix6\n                                         .xout(xout19),  // sfix32_En19\n                                         .yout(yout19),  // sfix32_En19\n                                         .zout(zout19)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_62_process\n      if (reset == 1'b1) begin\n        xout19_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout19_1 <= xout19;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_63_process\n      if (reset == 1'b1) begin\n        yout19_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout19_1 <= yout19;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_64_process\n      if (reset == 1'b1) begin\n        zout19_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout19_1 <= zout19;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline192_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline192_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline192_bypass_reg <= xout19_1;\n        end\n      end\n    end\n\n  assign xin20 = (enb_1_8_1 == 1'b1 ? xout19_1 :\n              Pipeline192_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline191_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline191_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline191_bypass_reg <= yout19_1;\n        end\n      end\n    end\n\n  assign yin20 = (enb_1_8_1 == 1'b1 ? yout19_1 :\n              Pipeline191_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline19_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline19_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline19_bypass_reg <= zout19_1;\n        end\n      end\n    end\n\n  assign zin20 = (enb_1_8_1 == 1'b1 ? zout19_1 :\n              Pipeline19_bypass_reg);\n\n  assign lut_value20 = 31'b0000000000000000000101000110000;\n\n  assign shift20 = 6'b010100;\n\n  CordicKernelMag_block13 u_Iteration14 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin20),  // sfix32_En19\n                                         .yin(yin20),  // sfix32_En19\n                                         .zin(zin20),  // sfix34_En33\n                                         .lut_value(lut_value20),  // ufix31_En33\n                                         .idx(shift20),  // ufix6\n                                         .xout(xout20),  // sfix32_En19\n                                         .yout(yout20),  // sfix32_En19\n                                         .zout(zout20)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_65_process\n      if (reset == 1'b1) begin\n        xout20_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout20_1 <= xout20;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_66_process\n      if (reset == 1'b1) begin\n        yout20_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout20_1 <= yout20;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_67_process\n      if (reset == 1'b1) begin\n        zout20_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout20_1 <= zout20;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline202_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline202_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline202_bypass_reg <= xout20_1;\n        end\n      end\n    end\n\n  assign xin21 = (enb_1_8_1 == 1'b1 ? xout20_1 :\n              Pipeline202_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline201_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline201_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline201_bypass_reg <= yout20_1;\n        end\n      end\n    end\n\n  assign yin21 = (enb_1_8_1 == 1'b1 ? yout20_1 :\n              Pipeline201_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline20_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline20_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline20_bypass_reg <= zout20_1;\n        end\n      end\n    end\n\n  assign zin21 = (enb_1_8_1 == 1'b1 ? zout20_1 :\n              Pipeline20_bypass_reg);\n\n  assign lut_value21 = 31'b0000000000000000000010100011000;\n\n  assign shift21 = 6'b010101;\n\n  CordicKernelMag_block12 u_Iteration13 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin21),  // sfix32_En19\n                                         .yin(yin21),  // sfix32_En19\n                                         .zin(zin21),  // sfix34_En33\n                                         .lut_value(lut_value21),  // ufix31_En33\n                                         .idx(shift21),  // ufix6\n                                         .xout(xout21),  // sfix32_En19\n                                         .yout(yout21),  // sfix32_En19\n                                         .zout(zout21)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_68_process\n      if (reset == 1'b1) begin\n        xout21_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout21_1 <= xout21;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_69_process\n      if (reset == 1'b1) begin\n        yout21_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout21_1 <= yout21;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_70_process\n      if (reset == 1'b1) begin\n        zout21_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout21_1 <= zout21;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline213_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline213_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline213_bypass_reg <= xout21_1;\n        end\n      end\n    end\n\n  assign xin22 = (enb_1_8_1 == 1'b1 ? xout21_1 :\n              Pipeline213_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline212_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline212_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline212_bypass_reg <= yout21_1;\n        end\n      end\n    end\n\n  assign yin22 = (enb_1_8_1 == 1'b1 ? yout21_1 :\n              Pipeline212_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline211_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline211_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline211_bypass_reg <= zout21_1;\n        end\n      end\n    end\n\n  assign zin22 = (enb_1_8_1 == 1'b1 ? zout21_1 :\n              Pipeline211_bypass_reg);\n\n  assign lut_value22 = 31'b0000000000000000000001010001100;\n\n  assign shift22 = 6'b010110;\n\n  CordicKernelMag_block11 u_Iteration12 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin22),  // sfix32_En19\n                                         .yin(yin22),  // sfix32_En19\n                                         .zin(zin22),  // sfix34_En33\n                                         .lut_value(lut_value22),  // ufix31_En33\n                                         .idx(shift22),  // ufix6\n                                         .xout(xout22),  // sfix32_En19\n                                         .yout(yout22),  // sfix32_En19\n                                         .zout(zout22)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_71_process\n      if (reset == 1'b1) begin\n        xout22_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout22_1 <= xout22;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_72_process\n      if (reset == 1'b1) begin\n        yout22_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout22_1 <= yout22;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_73_process\n      if (reset == 1'b1) begin\n        zout22_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout22_1 <= zout22;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline223_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline223_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline223_bypass_reg <= xout22_1;\n        end\n      end\n    end\n\n  assign xin23 = (enb_1_8_1 == 1'b1 ? xout22_1 :\n              Pipeline223_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline222_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline222_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline222_bypass_reg <= yout22_1;\n        end\n      end\n    end\n\n  assign yin23 = (enb_1_8_1 == 1'b1 ? yout22_1 :\n              Pipeline222_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline221_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline221_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline221_bypass_reg <= zout22_1;\n        end\n      end\n    end\n\n  assign zin23 = (enb_1_8_1 == 1'b1 ? zout22_1 :\n              Pipeline221_bypass_reg);\n\n  assign lut_value23 = 31'b0000000000000000000000101000110;\n\n  assign shift23 = 6'b010111;\n\n  CordicKernelMag_block10 u_Iteration11 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin23),  // sfix32_En19\n                                         .yin(yin23),  // sfix32_En19\n                                         .zin(zin23),  // sfix34_En33\n                                         .lut_value(lut_value23),  // ufix31_En33\n                                         .idx(shift23),  // ufix6\n                                         .xout(xout23),  // sfix32_En19\n                                         .yout(yout23),  // sfix32_En19\n                                         .zout(zout23)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_74_process\n      if (reset == 1'b1) begin\n        xout23_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout23_1 <= xout23;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_75_process\n      if (reset == 1'b1) begin\n        yout23_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout23_1 <= yout23;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_76_process\n      if (reset == 1'b1) begin\n        zout23_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout23_1 <= zout23;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline232_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline232_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline232_bypass_reg <= xout23_1;\n        end\n      end\n    end\n\n  assign xin24 = (enb_1_8_1 == 1'b1 ? xout23_1 :\n              Pipeline232_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline231_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline231_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline231_bypass_reg <= yout23_1;\n        end\n      end\n    end\n\n  assign yin24 = (enb_1_8_1 == 1'b1 ? yout23_1 :\n              Pipeline231_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline23_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline23_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline23_bypass_reg <= zout23_1;\n        end\n      end\n    end\n\n  assign zin24 = (enb_1_8_1 == 1'b1 ? zout23_1 :\n              Pipeline23_bypass_reg);\n\n  assign lut_value24 = 31'b0000000000000000000000010100011;\n\n  assign shift24 = 6'b011000;\n\n  CordicKernelMag_block9 u_Iteration10 (.clk(clk),\n                                        .reset(reset),\n                                        .enb(enb),\n                                        .xin(xin24),  // sfix32_En19\n                                        .yin(yin24),  // sfix32_En19\n                                        .zin(zin24),  // sfix34_En33\n                                        .lut_value(lut_value24),  // ufix31_En33\n                                        .idx(shift24),  // ufix6\n                                        .xout(xout24),  // sfix32_En19\n                                        .yout(yout24),  // sfix32_En19\n                                        .zout(zout24)  // sfix34_En33\n                                        );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_77_process\n      if (reset == 1'b1) begin\n        xout24_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout24_1 <= xout24;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_78_process\n      if (reset == 1'b1) begin\n        yout24_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout24_1 <= yout24;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_79_process\n      if (reset == 1'b1) begin\n        zout24_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout24_1 <= zout24;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline242_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline242_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline242_bypass_reg <= xout24_1;\n        end\n      end\n    end\n\n  assign xin25 = (enb_1_8_1 == 1'b1 ? xout24_1 :\n              Pipeline242_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline241_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline241_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline241_bypass_reg <= yout24_1;\n        end\n      end\n    end\n\n  assign yin25 = (enb_1_8_1 == 1'b1 ? yout24_1 :\n              Pipeline241_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline24_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline24_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline24_bypass_reg <= zout24_1;\n        end\n      end\n    end\n\n  assign zin25 = (enb_1_8_1 == 1'b1 ? zout24_1 :\n              Pipeline24_bypass_reg);\n\n  assign lut_value25 = 31'b0000000000000000000000001010001;\n\n  assign shift25 = 6'b011001;\n\n  CordicKernelMag_block8 u_Iteration9 (.clk(clk),\n                                       .reset(reset),\n                                       .enb(enb),\n                                       .xin(xin25),  // sfix32_En19\n                                       .yin(yin25),  // sfix32_En19\n                                       .zin(zin25),  // sfix34_En33\n                                       .lut_value(lut_value25),  // ufix31_En33\n                                       .idx(shift25),  // ufix6\n                                       .xout(xout25),  // sfix32_En19\n                                       .yout(yout25),  // sfix32_En19\n                                       .zout(zout25)  // sfix34_En33\n                                       );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_80_process\n      if (reset == 1'b1) begin\n        xout25_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout25_1 <= xout25;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_81_process\n      if (reset == 1'b1) begin\n        yout25_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout25_1 <= yout25;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_82_process\n      if (reset == 1'b1) begin\n        zout25_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout25_1 <= zout25;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline252_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline252_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline252_bypass_reg <= xout25_1;\n        end\n      end\n    end\n\n  assign xin26 = (enb_1_8_1 == 1'b1 ? xout25_1 :\n              Pipeline252_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline251_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline251_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline251_bypass_reg <= yout25_1;\n        end\n      end\n    end\n\n  assign yin26 = (enb_1_8_1 == 1'b1 ? yout25_1 :\n              Pipeline251_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline25_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline25_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline25_bypass_reg <= zout25_1;\n        end\n      end\n    end\n\n  assign zin26 = (enb_1_8_1 == 1'b1 ? zout25_1 :\n              Pipeline25_bypass_reg);\n\n  assign lut_value26 = 31'b0000000000000000000000000101001;\n\n  assign shift26 = 6'b011010;\n\n  CordicKernelMag_block7 u_Iteration8 (.clk(clk),\n                                       .reset(reset),\n                                       .enb(enb),\n                                       .xin(xin26),  // sfix32_En19\n                                       .yin(yin26),  // sfix32_En19\n                                       .zin(zin26),  // sfix34_En33\n                                       .lut_value(lut_value26),  // ufix31_En33\n                                       .idx(shift26),  // ufix6\n                                       .xout(xout26),  // sfix32_En19\n                                       .yout(yout26),  // sfix32_En19\n                                       .zout(zout26)  // sfix34_En33\n                                       );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_83_process\n      if (reset == 1'b1) begin\n        xout26_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout26_1 <= xout26;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_84_process\n      if (reset == 1'b1) begin\n        yout26_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout26_1 <= yout26;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_85_process\n      if (reset == 1'b1) begin\n        zout26_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout26_1 <= zout26;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline262_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline262_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline262_bypass_reg <= xout26_1;\n        end\n      end\n    end\n\n  assign xin27 = (enb_1_8_1 == 1'b1 ? xout26_1 :\n              Pipeline262_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline261_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline261_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline261_bypass_reg <= yout26_1;\n        end\n      end\n    end\n\n  assign yin27 = (enb_1_8_1 == 1'b1 ? yout26_1 :\n              Pipeline261_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline26_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline26_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline26_bypass_reg <= zout26_1;\n        end\n      end\n    end\n\n  assign zin27 = (enb_1_8_1 == 1'b1 ? zout26_1 :\n              Pipeline26_bypass_reg);\n\n  assign lut_value27 = 31'b0000000000000000000000000010100;\n\n  assign shift27 = 6'b011011;\n\n  CordicKernelMag_block6 u_Iteration7 (.clk(clk),\n                                       .reset(reset),\n                                       .enb(enb),\n                                       .xin(xin27),  // sfix32_En19\n                                       .yin(yin27),  // sfix32_En19\n                                       .zin(zin27),  // sfix34_En33\n                                       .lut_value(lut_value27),  // ufix31_En33\n                                       .idx(shift27),  // ufix6\n                                       .xout(xout27),  // sfix32_En19\n                                       .yout(yout27),  // sfix32_En19\n                                       .zout(zout27)  // sfix34_En33\n                                       );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_86_process\n      if (reset == 1'b1) begin\n        xout27_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout27_1 <= xout27;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_87_process\n      if (reset == 1'b1) begin\n        yout27_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout27_1 <= yout27;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_88_process\n      if (reset == 1'b1) begin\n        zout27_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout27_1 <= zout27;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline272_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline272_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline272_bypass_reg <= xout27_1;\n        end\n      end\n    end\n\n  assign xin28 = (enb_1_8_1 == 1'b1 ? xout27_1 :\n              Pipeline272_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline271_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline271_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline271_bypass_reg <= yout27_1;\n        end\n      end\n    end\n\n  assign yin28 = (enb_1_8_1 == 1'b1 ? yout27_1 :\n              Pipeline271_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline27_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline27_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline27_bypass_reg <= zout27_1;\n        end\n      end\n    end\n\n  assign zin28 = (enb_1_8_1 == 1'b1 ? zout27_1 :\n              Pipeline27_bypass_reg);\n\n  assign lut_value28 = 31'b0000000000000000000000000001010;\n\n  assign shift28 = 6'b011100;\n\n  CordicKernelMag_block5 u_Iteration6 (.clk(clk),\n                                       .reset(reset),\n                                       .enb(enb),\n                                       .xin(xin28),  // sfix32_En19\n                                       .yin(yin28),  // sfix32_En19\n                                       .zin(zin28),  // sfix34_En33\n                                       .lut_value(lut_value28),  // ufix31_En33\n                                       .idx(shift28),  // ufix6\n                                       .xout(xout28),  // sfix32_En19\n                                       .yout(yout28),  // sfix32_En19\n                                       .zout(zout28)  // sfix34_En33\n                                       );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_89_process\n      if (reset == 1'b1) begin\n        xout28_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout28_1 <= xout28;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_90_process\n      if (reset == 1'b1) begin\n        yout28_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout28_1 <= yout28;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_91_process\n      if (reset == 1'b1) begin\n        zout28_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout28_1 <= zout28;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline282_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline282_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline282_bypass_reg <= xout28_1;\n        end\n      end\n    end\n\n  assign xin29 = (enb_1_8_1 == 1'b1 ? xout28_1 :\n              Pipeline282_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline281_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline281_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline281_bypass_reg <= yout28_1;\n        end\n      end\n    end\n\n  assign yin29 = (enb_1_8_1 == 1'b1 ? yout28_1 :\n              Pipeline281_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline28_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline28_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline28_bypass_reg <= zout28_1;\n        end\n      end\n    end\n\n  assign zin29 = (enb_1_8_1 == 1'b1 ? zout28_1 :\n              Pipeline28_bypass_reg);\n\n  assign lut_value29 = 31'b0000000000000000000000000000101;\n\n  assign shift29 = 6'b011101;\n\n  CordicKernelMag_block3 u_Iteration4 (.clk(clk),\n                                       .reset(reset),\n                                       .enb(enb),\n                                       .xin(xin29),  // sfix32_En19\n                                       .yin(yin29),  // sfix32_En19\n                                       .zin(zin29),  // sfix34_En33\n                                       .lut_value(lut_value29),  // ufix31_En33\n                                       .idx(shift29),  // ufix6\n                                       .yout(yout29),  // sfix32_En19\n                                       .zout(zout29)  // sfix34_En33\n                                       );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_93_process\n      if (reset == 1'b1) begin\n        yout29_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout29_1 <= yout29;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_94_process\n      if (reset == 1'b1) begin\n        zout29_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout29_1 <= zout29;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline291_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline291_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline291_bypass_reg <= yout29_1;\n        end\n      end\n    end\n\n  assign yin30 = (enb_1_8_1 == 1'b1 ? yout29_1 :\n              Pipeline291_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline29_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline29_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline29_bypass_reg <= zout29_1;\n        end\n      end\n    end\n\n  assign zin30 = (enb_1_8_1 == 1'b1 ? zout29_1 :\n              Pipeline29_bypass_reg);\n\n  assign lut_value30 = 31'b0000000000000000000000000000011;\n\n  CordicKernelMag_block4 u_Iteration5 (.clk(clk),\n                                       .reset(reset),\n                                       .enb(enb),\n                                       .yin(yin30),  // sfix32_En19\n                                       .zin(zin30),  // sfix34_En33\n                                       .lut_value(lut_value30),  // ufix31_En33\n                                       .zout(zout30)  // sfix34_En33\n                                       );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_97_process\n      if (reset == 1'b1) begin\n        zout30_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout30_1 <= zout30;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_98_process\n      if (reset == 1'b1) begin\n        ControlQC_1 <= 5'b00000;\n      end\n      else begin\n        if (enb) begin\n          ControlQC_1 <= ControlQC;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : DelayQC_Control_output_process\n      if (reset == 1'b1) begin\n        ControlQC_2 <= 5'b00000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          ControlQC_2 <= ControlQC_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline30_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline30_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline30_bypass_reg <= zout30_1;\n        end\n      end\n    end\n\n  assign zin31 = (enb_1_8_1 == 1'b1 ? zout30_1 :\n              Pipeline30_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_99_process\n      if (reset == 1'b1) begin\n        for(rd_99_t_1 = 32'sd0; rd_99_t_1 <= 32'sd29; rd_99_t_1 = rd_99_t_1 + 32'sd1) begin\n          rd_99_reg[rd_99_t_1] <= 5'b00000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(rd_99_t_0_1 = 32'sd0; rd_99_t_0_1 <= 32'sd29; rd_99_t_0_1 = rd_99_t_0_1 + 32'sd1) begin\n            rd_99_reg[rd_99_t_0_1] <= rd_99_reg_next[rd_99_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    ControlQC_3 = rd_99_reg[29];\n    rd_99_reg_next[0] = ControlQC_2;\n\n    for(rd_99_t_0_0 = 32'sd0; rd_99_t_0_0 <= 32'sd28; rd_99_t_0_0 = rd_99_t_0_0 + 32'sd1) begin\n      rd_99_reg_next[rd_99_t_0_0 + 32'sd1] = rd_99_reg[rd_99_t_0_0];\n    end\n\n  end\n\n  Quadrant_Correction u_QuadrantCorrection (.clk(clk),\n                                            .reset(reset),\n                                            .enb(enb),\n                                            .zin(zin31),  // sfix34_En33\n                                            .QA_Control(ControlQC_3),  // ufix5\n                                            .zout(zout_corrected)  // sfix34_En33\n                                            );\n\n  assign zeroCA = 34'sh000000000;\n\n  assign outSwitchAng = (reset_outval_1 == 1'b0 ? zout_corrected :\n              zeroCA);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_100_process\n      if (reset == 1'b1) begin\n        outSwitchAng_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          outSwitchAng_1 <= outSwitchAng;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Output_Register_bypass_process\n      if (reset == 1'b1) begin\n        Output_Register_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Output_Register_bypass_reg <= outSwitchAng_1;\n        end\n      end\n    end\n\n  assign zout_corrected_1 = (enb_1_8_1 == 1'b1 ? outSwitchAng_1 :\n              Output_Register_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_101_process\n      if (reset == 1'b1) begin\n        angle <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          angle <= zout_corrected_1;\n        end\n      end\n    end\n\n  assign Delay11_out1 = angle;\n\n  assign Shift_Arithmetic_out1 = Delay11_out1 >>> 8'd5;\n\n  always @(posedge clk or posedge reset)\n    begin : Sample_FreqOff2_bypass_process\n      if (reset == 1'b1) begin\n        Sample_FreqOff2_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Sample_FreqOff2_bypass_reg <= Shift_Arithmetic_out1;\n        end\n      end\n    end\n\n  assign Shift_Arithmetic_out1_1 = (enb_1_8_1 == 1'b1 ? Shift_Arithmetic_out1 :\n              Sample_FreqOff2_bypass_reg);\n\n  assign ValidOutDelayed_2 = Averager_validOut_3;\n\n  always @(posedge clk or posedge reset)\n    begin : DelayValidOut_output_process\n      if (reset == 1'b1) begin\n        ValidOutDelayed_3 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          ValidOutDelayed_3 <= ValidOutDelayed_2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_102_process\n      if (reset == 1'b1) begin\n        ValidOutDelayed_4 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          ValidOutDelayed_4 <= ValidOutDelayed_3;\n        end\n      end\n    end\n\n  assign validOut = ValidOutDelayed_4;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay13_output_process\n      if (reset == 1'b1) begin\n        Complex_to_Magnitude_Angle_out2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Complex_to_Magnitude_Angle_out2 <= validOut;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_103_process\n      if (reset == 1'b1) begin\n        Complex_to_Magnitude_Angle_out2_1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Complex_to_Magnitude_Angle_out2_1 <= Complex_to_Magnitude_Angle_out2;\n        end\n      end\n    end\n\n  assign Delay13_out1 = Complex_to_Magnitude_Angle_out2_1;\n\n  always @(posedge clk or posedge reset)\n    begin : Sample_FreqOff3_bypass_process\n      if (reset == 1'b1) begin\n        Sample_FreqOff3_bypass_reg <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Sample_FreqOff3_bypass_reg <= Delay13_out1;\n        end\n      end\n    end\n\n  assign Delay13_out1_1 = (enb_1_8_1 == 1'b1 ? Delay13_out1 :\n              Sample_FreqOff3_bypass_reg);\n\n  assign rstIn_1 = rstIn;\n\n  always @(posedge clk or posedge reset)\n    begin : Sample_FreqOff1_bypass_process\n      if (reset == 1'b1) begin\n        Sample_FreqOff1_bypass_reg <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Sample_FreqOff1_bypass_reg <= rstIn_1;\n        end\n      end\n    end\n\n  assign rstIn_2 = (enb_1_8_1 == 1'b1 ? rstIn_1 :\n              Sample_FreqOff1_bypass_reg);\n\n  Sample_FreqOff u_Sample_FreqOff (.clk(clk),\n                                   .reset(reset),\n                                   .enb_1_8_0(enb_1_8_0),\n                                   .freqOffIn(Shift_Arithmetic_out1_1),  // sfix34_En33\n                                   .enb_1(Delay13_out1_1),\n                                   .rst(rstIn_2),\n                                   .freqOffOut(freqOffOut)  // sfix34_En33\n                                   );\n\n  assign Freq = freqOffOut;\n\n  assign dataIn_re_1 = dataIn_re;\n\n  assign dataIn_im_1 = dataIn_im;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_104_process\n      if (reset == 1'b1) begin\n        dataIn_re_2 <= 16'sb0000000000000000;\n        dataIn_im_2 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          dataIn_re_2 <= dataIn_re_1;\n          dataIn_im_2 <= dataIn_im_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay14_output_process\n      if (reset == 1'b1) begin\n        dataIn_re_3 <= 16'sb0000000000000000;\n        dataIn_im_3 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          dataIn_re_3 <= dataIn_re_2;\n          dataIn_im_3 <= dataIn_im_2;\n        end\n      end\n    end\n\n  assign mergedInput = {dataIn_re_3, dataIn_im_3};\n\n  // Input register for RAM-based shift register mergedDelay\n  always @(posedge clk or posedge reset)\n    begin : mergedDelay_reginc_process\n      if (reset == 1'b1) begin\n        mergedDelay_regin <= 32'b00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          mergedDelay_regin <= mergedInput;\n        end\n      end\n    end\n\n  // Count limited, Unsigned Counter\n  //  initial value   = 0\n  //  step value      = 1\n  //  count to value  = 12\n  // Write address counter for RAM-based shift register mergedDelay\n  always @(posedge clk or posedge reset)\n    begin : mergedDelay_wr_process\n      if (reset == 1'b1) begin\n        mergedDelay_waddr <= 4'b0000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          if (mergedDelay_waddr >= 4'b1100) begin\n            mergedDelay_waddr <= 4'b0000;\n          end\n          else begin\n            mergedDelay_waddr <= mergedDelay_waddr + 4'b0001;\n          end\n        end\n      end\n    end\n\n  assign mergedDelay_wrenb = 1'b1;\n\n  // Count limited, Unsigned Counter\n  //  initial value   = 1\n  //  step value      = 1\n  //  count to value  = 12\n  // Read address counter for RAM-based shift register mergedDelay\n  always @(posedge clk or posedge reset)\n    begin : mergedDelay_rd_process\n      if (reset == 1'b1) begin\n        mergedDelay_raddr <= 4'b0001;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          if (mergedDelay_raddr >= 4'b1100) begin\n            mergedDelay_raddr <= 4'b0000;\n          end\n          else begin\n            mergedDelay_raddr <= mergedDelay_raddr + 4'b0001;\n          end\n        end\n      end\n    end\n\n  SimpleDualPortRAM_generic #(.AddrWidth(4),\n                              .DataWidth(32)\n                              )\n                            u_ShiftRegisterRAM_generic (.clk(clk),\n                                                        .enb_1_8_0(enb_1_8_0),\n                                                        .wr_din(mergedDelay_regin),\n                                                        .wr_addr(mergedDelay_waddr),\n                                                        .wr_en(mergedDelay_wrenb),  // ufix1\n                                                        .rd_addr(mergedDelay_raddr),\n                                                        .dout(mergedDelay_regout)\n                                                        );\n\n  // Output register for RAM-based shift register mergedDelay\n  always @(posedge clk or posedge reset)\n    begin : mergedDelay_regoutc_process\n      if (reset == 1'b1) begin\n        mergedOutput <= 32'b00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          mergedOutput <= mergedDelay_regout;\n        end\n      end\n    end\n\n  assign slicedInput = mergedOutput[31:16];\n\n  assign realOutput = slicedInput;\n\n  assign Delay14_out1_re = realOutput;\n\n  assign slicedInput_1 = mergedOutput[15:0];\n\n  assign imagOutput = slicedInput_1;\n\n  assign Delay14_out1_im = imagOutput;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay15_output_process\n      if (reset == 1'b1) begin\n        Delay14_out1_re_1 <= 16'sb0000000000000000;\n        Delay14_out1_im_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay14_out1_re_1 <= Delay14_out1_re;\n          Delay14_out1_im_1 <= Delay14_out1_im;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_105_process\n      if (reset == 1'b1) begin\n        for(rd_105_t_1 = 32'sd0; rd_105_t_1 <= 32'sd1; rd_105_t_1 = rd_105_t_1 + 32'sd1) begin\n          rd_105_reg_re[rd_105_t_1] <= 16'sb0000000000000000;\n          rd_105_reg_im[rd_105_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(rd_105_t_0_0 = 32'sd0; rd_105_t_0_0 <= 32'sd1; rd_105_t_0_0 = rd_105_t_0_0 + 32'sd1) begin\n            rd_105_reg_re[rd_105_t_0_0] <= rd_105_reg_next_re[rd_105_t_0_0];\n            rd_105_reg_im[rd_105_t_0_0] <= rd_105_reg_next_im[rd_105_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay14_out1_re_2 = rd_105_reg_re[1];\n  assign Delay14_out1_im_2 = rd_105_reg_im[1];\n  assign rd_105_reg_next_re[0] = Delay14_out1_re_1;\n  assign rd_105_reg_next_im[0] = Delay14_out1_im_1;\n  assign rd_105_reg_next_re[1] = rd_105_reg_re[0];\n  assign rd_105_reg_next_im[1] = rd_105_reg_im[0];\n\n  assign Delay15_out1_re = Delay14_out1_re_2;\n\n  assign Delay15_out1_im = Delay14_out1_im_2;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay27_output_process\n      if (reset == 1'b1) begin\n        Delay15_out1_re_1 <= 16'sb0000000000000000;\n        Delay15_out1_im_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay15_out1_re_1 <= Delay15_out1_re;\n          Delay15_out1_im_1 <= Delay15_out1_im;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_106_process\n      if (reset == 1'b1) begin\n        Delay15_out1_re_2 <= 16'sb0000000000000000;\n        Delay15_out1_im_2 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay15_out1_re_2 <= Delay15_out1_re_1;\n          Delay15_out1_im_2 <= Delay15_out1_im_1;\n        end\n      end\n    end\n\n  assign Delay27_out1_re = Delay15_out1_re_2;\n\n  assign Delay27_out1_im = Delay15_out1_im_2;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay7_output_process\n      if (reset == 1'b1) begin\n        Delay27_out1_re_1 <= 16'sb0000000000000000;\n        Delay27_out1_im_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay27_out1_re_1 <= Delay27_out1_re;\n          Delay27_out1_im_1 <= Delay27_out1_im;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_107_process\n      if (reset == 1'b1) begin\n        for(rd_107_t_1 = 32'sd0; rd_107_t_1 <= 32'sd138; rd_107_t_1 = rd_107_t_1 + 32'sd1) begin\n          rd_107_reg_re[rd_107_t_1] <= 16'sb0000000000000000;\n          rd_107_reg_im[rd_107_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(rd_107_t_0_1 = 32'sd0; rd_107_t_0_1 <= 32'sd138; rd_107_t_0_1 = rd_107_t_0_1 + 32'sd1) begin\n            rd_107_reg_re[rd_107_t_0_1] <= rd_107_reg_next_re[rd_107_t_0_1];\n            rd_107_reg_im[rd_107_t_0_1] <= rd_107_reg_next_im[rd_107_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Delay27_out1_re_2 = rd_107_reg_re[138];\n    Delay27_out1_im_2 = rd_107_reg_im[138];\n    rd_107_reg_next_re[0] = Delay27_out1_re_1;\n    rd_107_reg_next_im[0] = Delay27_out1_im_1;\n\n    for(rd_107_t_0_0 = 32'sd0; rd_107_t_0_0 <= 32'sd137; rd_107_t_0_0 = rd_107_t_0_0 + 32'sd1) begin\n      rd_107_reg_next_re[rd_107_t_0_0 + 32'sd1] = rd_107_reg_re[rd_107_t_0_0];\n      rd_107_reg_next_im[rd_107_t_0_0 + 32'sd1] = rd_107_reg_im[rd_107_t_0_0];\n    end\n\n  end\n\n  assign Delay7_out1_re = Delay27_out1_re_2;\n\n  assign Delay7_out1_im = Delay27_out1_im_2;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay4_output_process\n      if (reset == 1'b1) begin\n        Delay7_out1_re_1 <= 16'sb0000000000000000;\n        Delay7_out1_im_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay7_out1_re_1 <= Delay7_out1_re;\n          Delay7_out1_im_1 <= Delay7_out1_im;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_108_process\n      if (reset == 1'b1) begin\n        for(rd_108_t_1 = 32'sd0; rd_108_t_1 <= 32'sd34; rd_108_t_1 = rd_108_t_1 + 32'sd1) begin\n          rd_108_reg_re[rd_108_t_1] <= 16'sb0000000000000000;\n          rd_108_reg_im[rd_108_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(rd_108_t_0_1 = 32'sd0; rd_108_t_0_1 <= 32'sd34; rd_108_t_0_1 = rd_108_t_0_1 + 32'sd1) begin\n            rd_108_reg_re[rd_108_t_0_1] <= rd_108_reg_next_re[rd_108_t_0_1];\n            rd_108_reg_im[rd_108_t_0_1] <= rd_108_reg_next_im[rd_108_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Delay7_out1_re_2 = rd_108_reg_re[34];\n    Delay7_out1_im_2 = rd_108_reg_im[34];\n    rd_108_reg_next_re[0] = Delay7_out1_re_1;\n    rd_108_reg_next_im[0] = Delay7_out1_im_1;\n\n    for(rd_108_t_0_0 = 32'sd0; rd_108_t_0_0 <= 32'sd33; rd_108_t_0_0 = rd_108_t_0_0 + 32'sd1) begin\n      rd_108_reg_next_re[rd_108_t_0_0 + 32'sd1] = rd_108_reg_re[rd_108_t_0_0];\n      rd_108_reg_next_im[rd_108_t_0_0 + 32'sd1] = rd_108_reg_im[rd_108_t_0_0];\n    end\n\n  end\n\n  assign Delay4_out1_re = Delay7_out1_re_2;\n\n  assign Delay4_out1_im = Delay7_out1_im_2;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay17_output_process\n      if (reset == 1'b1) begin\n        Delay4_out1_re_1 <= 16'sb0000000000000000;\n        Delay4_out1_im_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay4_out1_re_1 <= Delay4_out1_re;\n          Delay4_out1_im_1 <= Delay4_out1_im;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_109_process\n      if (reset == 1'b1) begin\n        Delay4_out1_re_2 <= 16'sb0000000000000000;\n        Delay4_out1_im_2 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay4_out1_re_2 <= Delay4_out1_re_1;\n          Delay4_out1_im_2 <= Delay4_out1_im_1;\n        end\n      end\n    end\n\n  assign dataOut_re = Delay4_out1_re_2;\n\n  assign dataOut_im = Delay4_out1_im_2;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_110_process\n      if (reset == 1'b1) begin\n        validIn_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          validIn_1 <= validIn;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay10_output_process\n      if (reset == 1'b1) begin\n        validIn_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          validIn_2 <= validIn_1;\n        end\n      end\n    end\n\n  always @(posedge clk)\n    begin : Delay101_process\n      if (enb_1_8_0) begin\n        Delay101_reg[0] <= validIn_2;\n        Delay101_reg[32'sd14:32'sd1] <= Delay101_reg[32'sd13:32'sd0];\n      end\n    end\n\n  assign Delay10_out1 = Delay101_reg[14];\n\n  assign Delay10_out1_1 = Delay10_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay6_output_process\n      if (reset == 1'b1) begin\n        Delay10_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay10_out1_2 <= Delay10_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_111_process\n      if (reset == 1'b1) begin\n        rd_111_reg <= {2{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          rd_111_reg[0] <= Delay10_out1_2;\n          rd_111_reg[1] <= rd_111_reg[0];\n        end\n      end\n    end\n\n  assign Delay10_out1_3 = rd_111_reg[1];\n\n  assign Delay6_out1 = Delay10_out1_3;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay26_output_process\n      if (reset == 1'b1) begin\n        Delay6_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay6_out1_1 <= Delay6_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_112_process\n      if (reset == 1'b1) begin\n        Delay6_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay6_out1_2 <= Delay6_out1_1;\n        end\n      end\n    end\n\n  assign Delay26_out1 = Delay6_out1_2;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay9_output_process\n      if (reset == 1'b1) begin\n        Delay26_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay26_out1_1 <= Delay26_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_113_process\n      if (reset == 1'b1) begin\n        rd_113_reg <= {139{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          rd_113_reg[0] <= Delay26_out1_1;\n          rd_113_reg[32'sd138:32'sd1] <= rd_113_reg[32'sd137:32'sd0];\n        end\n      end\n    end\n\n  assign Delay26_out1_2 = rd_113_reg[138];\n\n  assign Delay9_out1 = Delay26_out1_2;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay5_output_process\n      if (reset == 1'b1) begin\n        Delay9_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay9_out1_1 <= Delay9_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_114_process\n      if (reset == 1'b1) begin\n        rd_114_reg <= {35{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          rd_114_reg[0] <= Delay9_out1_1;\n          rd_114_reg[32'sd34:32'sd1] <= rd_114_reg[32'sd33:32'sd0];\n        end\n      end\n    end\n\n  assign Delay9_out1_2 = rd_114_reg[34];\n\n  assign Delay5_out1 = Delay9_out1_2;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay16_output_process\n      if (reset == 1'b1) begin\n        Delay5_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay5_out1_1 <= Delay5_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_115_process\n      if (reset == 1'b1) begin\n        Delay5_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay5_out1_2 <= Delay5_out1_1;\n        end\n      end\n    end\n\n  assign validData = Delay5_out1_2;\n\n  assign Delay25_out1 = Correlator_load_3;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay23_output_process\n      if (reset == 1'b1) begin\n        Delay25_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay25_out1_1 <= Delay25_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_116_process\n      if (reset == 1'b1) begin\n        rd_116_reg <= {139{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          rd_116_reg[0] <= Delay25_out1_1;\n          rd_116_reg[32'sd138:32'sd1] <= rd_116_reg[32'sd137:32'sd0];\n        end\n      end\n    end\n\n  assign Delay25_out1_2 = rd_116_reg[138];\n\n  assign Delay23_out1 = Delay25_out1_2;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay22_output_process\n      if (reset == 1'b1) begin\n        Delay23_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay23_out1_1 <= Delay23_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_117_process\n      if (reset == 1'b1) begin\n        rd_117_reg <= {35{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          rd_117_reg[0] <= Delay23_out1_1;\n          rd_117_reg[32'sd34:32'sd1] <= rd_117_reg[32'sd33:32'sd0];\n        end\n      end\n    end\n\n  assign Delay23_out1_2 = rd_117_reg[34];\n\n  assign Delay22_out1 = Delay23_out1_2;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay21_output_process\n      if (reset == 1'b1) begin\n        Delay22_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay22_out1_1 <= Delay22_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_118_process\n      if (reset == 1'b1) begin\n        Delay22_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay22_out1_2 <= Delay22_out1_1;\n        end\n      end\n    end\n\n  assign lstfStart = Delay22_out1_2;\n\n  assign rstOut = rstIn;\n\nendmodule  // Coarse_CFO_Estimation\n\n"},{"name":"Coarse_CFO_Estimation_and_Correction.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Coarse_CFO_Estimation_and_Correction.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Coarse_CFO_Estimation_and_Correction\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation \n// and Correctio\n// Hierarchy Level: 1\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Coarse_CFO_Estimation_and_Correction\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           dataIn_re,\n           dataIn_im,\n           validIn,\n           LSTF_start,\n           rstIn,\n           Freq,\n           dataOut_re,\n           dataOut_im,\n           validOut,\n           lstfStartOut,\n           rstOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  input   validIn;\n  input   LSTF_start;\n  input   rstIn;\n  output  signed [33:0] Freq;  // sfix34_En33\n  output  signed [15:0] dataOut_re;  // sfix16_En12\n  output  signed [15:0] dataOut_im;  // sfix16_En12\n  output  validOut;\n  output  lstfStartOut;\n  output  rstOut;\n\n\n  wire signed [33:0] freqOffOut;  // sfix34_En33\n  wire signed [15:0] Coarse_CFO_Estimation_dataOut_re;  // sfix16_En12\n  wire signed [15:0] Coarse_CFO_Estimation_dataOut_im;  // sfix16_En12\n  wire Coarse_CFO_Estimation_validData;\n  wire Coarse_CFO_Estimation_lstfStart;\n  wire Coarse_CFO_Estimation_rstOut;\n  wire signed [33:0] Coarse_CFO_Correction_freqOut;  // sfix34_En33\n  wire Coarse_CFO_Correction_validOut;\n  wire Coarse_CFO_Correction_lstfStartOut;\n  wire Coarse_CFO_Correction_rstOut;\n\n\n  Coarse_CFO_Estimation u_Coarse_CFO_Estimation (.clk(clk),\n                                                 .reset(reset),\n                                                 .enb_1_8_1(enb_1_8_1),\n                                                 .enb_1_8_0(enb_1_8_0),\n                                                 .enb(enb),\n                                                 .dataIn_re(dataIn_re),  // sfix16_En12\n                                                 .dataIn_im(dataIn_im),  // sfix16_En12\n                                                 .validIn(validIn),\n                                                 .LSTF_start(LSTF_start),\n                                                 .rstIn(rstIn),\n                                                 .Freq(freqOffOut),  // sfix34_En33\n                                                 .dataOut_re(Coarse_CFO_Estimation_dataOut_re),  // sfix16_En12\n                                                 .dataOut_im(Coarse_CFO_Estimation_dataOut_im),  // sfix16_En12\n                                                 .validData(Coarse_CFO_Estimation_validData),\n                                                 .lstfStart(Coarse_CFO_Estimation_lstfStart),\n                                                 .rstOut(Coarse_CFO_Estimation_rstOut)\n                                                 );\n\n  Coarse_CFO_Correction u_Coarse_CFO_Correction (.clk(clk),\n                                                 .reset(reset),\n                                                 .enb_1_8_1(enb_1_8_1),\n                                                 .enb_1_8_0(enb_1_8_0),\n                                                 .enb(enb),\n                                                 .freq(freqOffOut),  // sfix34_En33\n                                                 .dataIn_re(Coarse_CFO_Estimation_dataOut_re),  // sfix16_En12\n                                                 .dataIn_im(Coarse_CFO_Estimation_dataOut_im),  // sfix16_En12\n                                                 .validIn(Coarse_CFO_Estimation_validData),\n                                                 .lstfStartIn(Coarse_CFO_Estimation_lstfStart),\n                                                 .rstIn(Coarse_CFO_Estimation_rstOut),\n                                                 .freqOut(Coarse_CFO_Correction_freqOut),  // sfix34_En33\n                                                 .dataOut_re(dataOut_re),  // sfix16_En12\n                                                 .dataOut_im(dataOut_im),  // sfix16_En12\n                                                 .validOut(Coarse_CFO_Correction_validOut),\n                                                 .lstfStartOut(Coarse_CFO_Correction_lstfStartOut),\n                                                 .rstOut(Coarse_CFO_Correction_rstOut)\n                                                 );\n\n  assign Freq = Coarse_CFO_Correction_freqOut;\n\n  assign validOut = Coarse_CFO_Correction_validOut;\n\n  assign lstfStartOut = Coarse_CFO_Correction_lstfStartOut;\n\n  assign rstOut = Coarse_CFO_Correction_rstOut;\n\nendmodule  // Coarse_CFO_Estimation_and_Correction\n\n"},{"name":"MagnitudeSquared.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: MagnitudeSquared\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Correlator/MagnitudeSquared\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule MagnitudeSquared\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           dataIn_re,\n           dataIn_im,\n           validIn,\n           dataOut,\n           validOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   signed [32:0] dataIn_re;  // sfix33_En26\n  input   signed [32:0] dataIn_im;  // sfix33_En26\n  input   validIn;\n  output  signed [65:0] dataOut;  // sfix66_En52\n  output  validOut;\n\n\n  reg signed [32:0] Complex_to_Real_Imag_out1;  // sfix33_En26\n  reg signed [32:0] Complex_to_Real_Imag_out1_1;  // sfix33_En26\n  reg signed [32:0] Delay1_out1;  // sfix33_En26\n  wire signed [32:0] Delay1_out1_1;  // sfix33_En26\n  reg signed [32:0] HwModeRegister_reg [0:1];  // sfix33 [2]\n  wire signed [32:0] HwModeRegister_reg_next [0:1];  // sfix33_En26 [2]\n  wire signed [32:0] Delay1_out1_2;  // sfix33_En26\n  reg signed [32:0] Complex_to_Real_Imag_out1_2;  // sfix33_En26\n  reg signed [32:0] Delay_out1;  // sfix33_En26\n  wire signed [32:0] Delay_out1_1;  // sfix33_En26\n  reg signed [32:0] HwModeRegister1_reg [0:1];  // sfix33 [2]\n  wire signed [32:0] HwModeRegister1_reg_next [0:1];  // sfix33_En26 [2]\n  wire signed [32:0] Delay_out1_2;  // sfix33_En26\n  wire signed [65:0] Product4_out1;  // sfix66_En52\n  reg signed [65:0] crp_out_delay1_reg [0:1];  // sfix66 [2]\n  wire signed [65:0] crp_out_delay1_reg_next [0:1];  // sfix66_En52 [2]\n  wire signed [65:0] Product4_out1_1;  // sfix66_En52\n  reg signed [65:0] Delay41_bypass_reg;  // sfix66\n  wire signed [65:0] Delay4_out1;  // sfix66_En52\n  wire signed [65:0] Delay4_out1_1;  // sfix66_En52\n  reg signed [65:0] Delay4_out1_2;  // sfix66_En52\n  reg signed [32:0] Complex_to_Real_Imag_out2;  // sfix33_En26\n  reg signed [32:0] Complex_to_Real_Imag_out2_1;  // sfix33_En26\n  reg signed [32:0] Delay2_out1;  // sfix33_En26\n  wire signed [32:0] Delay2_out1_1;  // sfix33_En26\n  reg signed [32:0] HwModeRegister2_reg [0:1];  // sfix33 [2]\n  wire signed [32:0] HwModeRegister2_reg_next [0:1];  // sfix33_En26 [2]\n  wire signed [32:0] Delay2_out1_2;  // sfix33_En26\n  reg signed [32:0] Complex_to_Real_Imag_out2_2;  // sfix33_En26\n  reg signed [32:0] Delay3_out1;  // sfix33_En26\n  wire signed [32:0] Delay3_out1_1;  // sfix33_En26\n  reg signed [32:0] HwModeRegister3_reg [0:1];  // sfix33 [2]\n  wire signed [32:0] HwModeRegister3_reg_next [0:1];  // sfix33_En26 [2]\n  wire signed [32:0] Delay3_out1_2;  // sfix33_En26\n  wire signed [65:0] Product1_out1;  // sfix66_En52\n  reg signed [65:0] crp_out_delay2_reg [0:1];  // sfix66 [2]\n  wire signed [65:0] crp_out_delay2_reg_next [0:1];  // sfix66_En52 [2]\n  wire signed [65:0] Product1_out1_1;  // sfix66_En52\n  reg signed [65:0] Delay5_bypass_reg;  // sfix66\n  wire signed [65:0] Delay5_out1;  // sfix66_En52\n  wire signed [65:0] Delay5_out1_1;  // sfix66_En52\n  reg signed [65:0] Delay5_out1_2;  // sfix66_En52\n  wire signed [65:0] Add_out1;  // sfix66_En52\n  reg  validIn_1;\n  reg  validIn_2;\n  reg  [1:0] Delay6_reg;  // ufix1 [2]\n  wire Delay6_out1;\n  reg signed [31:0] HwModeRegister_t_0_0;  // int32\n  reg signed [31:0] HwModeRegister_t_1;  // int32\n  reg signed [31:0] HwModeRegister1_t_0_0;  // int32\n  reg signed [31:0] HwModeRegister1_t_1;  // int32\n  reg signed [31:0] crp_out_delay1_t_0_0;  // int32\n  reg signed [31:0] crp_out_delay1_t_1;  // int32\n  reg signed [31:0] HwModeRegister2_t_0_0;  // int32\n  reg signed [31:0] HwModeRegister2_t_1;  // int32\n  reg signed [31:0] HwModeRegister3_t_0_0;  // int32\n  reg signed [31:0] HwModeRegister3_t_1;  // int32\n  reg signed [31:0] crp_out_delay2_t_0_0;  // int32\n  reg signed [31:0] crp_out_delay2_t_1;  // int32\n\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay3_process\n      if (reset == 1'b1) begin\n        Complex_to_Real_Imag_out1 <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Complex_to_Real_Imag_out1 <= dataIn_re;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay11_output_process\n      if (reset == 1'b1) begin\n        Complex_to_Real_Imag_out1_1 <= 33'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Complex_to_Real_Imag_out1_1 <= Complex_to_Real_Imag_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_process\n      if (reset == 1'b1) begin\n        Delay1_out1 <= 33'sh000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay1_out1 <= Complex_to_Real_Imag_out1_1;\n        end\n      end\n    end\n\n  assign Delay1_out1_1 = Delay1_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_process\n      if (reset == 1'b1) begin\n        for(HwModeRegister_t_1 = 32'sd0; HwModeRegister_t_1 <= 32'sd1; HwModeRegister_t_1 = HwModeRegister_t_1 + 32'sd1) begin\n          HwModeRegister_reg[HwModeRegister_t_1] <= 33'sh000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(HwModeRegister_t_0_0 = 32'sd0; HwModeRegister_t_0_0 <= 32'sd1; HwModeRegister_t_0_0 = HwModeRegister_t_0_0 + 32'sd1) begin\n            HwModeRegister_reg[HwModeRegister_t_0_0] <= HwModeRegister_reg_next[HwModeRegister_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay1_out1_2 = HwModeRegister_reg[1];\n  assign HwModeRegister_reg_next[0] = Delay1_out1_1;\n  assign HwModeRegister_reg_next[1] = HwModeRegister_reg[0];\n\n  always @(posedge clk or posedge reset)\n    begin : Delay4_output_process\n      if (reset == 1'b1) begin\n        Complex_to_Real_Imag_out1_2 <= 33'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Complex_to_Real_Imag_out1_2 <= Complex_to_Real_Imag_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay_process\n      if (reset == 1'b1) begin\n        Delay_out1 <= 33'sh000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay_out1 <= Complex_to_Real_Imag_out1_2;\n        end\n      end\n    end\n\n  assign Delay_out1_1 = Delay_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister1_process\n      if (reset == 1'b1) begin\n        for(HwModeRegister1_t_1 = 32'sd0; HwModeRegister1_t_1 <= 32'sd1; HwModeRegister1_t_1 = HwModeRegister1_t_1 + 32'sd1) begin\n          HwModeRegister1_reg[HwModeRegister1_t_1] <= 33'sh000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(HwModeRegister1_t_0_0 = 32'sd0; HwModeRegister1_t_0_0 <= 32'sd1; HwModeRegister1_t_0_0 = HwModeRegister1_t_0_0 + 32'sd1) begin\n            HwModeRegister1_reg[HwModeRegister1_t_0_0] <= HwModeRegister1_reg_next[HwModeRegister1_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay_out1_2 = HwModeRegister1_reg[1];\n  assign HwModeRegister1_reg_next[0] = Delay_out1_1;\n  assign HwModeRegister1_reg_next[1] = HwModeRegister1_reg[0];\n\n  assign Product4_out1 = Delay1_out1_2 * Delay_out1_2;\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay1_process\n      if (reset == 1'b1) begin\n        for(crp_out_delay1_t_1 = 32'sd0; crp_out_delay1_t_1 <= 32'sd1; crp_out_delay1_t_1 = crp_out_delay1_t_1 + 32'sd1) begin\n          crp_out_delay1_reg[crp_out_delay1_t_1] <= 66'sh00000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(crp_out_delay1_t_0_0 = 32'sd0; crp_out_delay1_t_0_0 <= 32'sd1; crp_out_delay1_t_0_0 = crp_out_delay1_t_0_0 + 32'sd1) begin\n            crp_out_delay1_reg[crp_out_delay1_t_0_0] <= crp_out_delay1_reg_next[crp_out_delay1_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Product4_out1_1 = crp_out_delay1_reg[1];\n  assign crp_out_delay1_reg_next[0] = Product4_out1;\n  assign crp_out_delay1_reg_next[1] = crp_out_delay1_reg[0];\n\n  always @(posedge clk or posedge reset)\n    begin : Delay41_bypass_process\n      if (reset == 1'b1) begin\n        Delay41_bypass_reg <= 66'sh00000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay41_bypass_reg <= Product4_out1_1;\n        end\n      end\n    end\n\n  assign Delay4_out1 = (enb_1_8_1 == 1'b1 ? Product4_out1_1 :\n              Delay41_bypass_reg);\n\n  assign Delay4_out1_1 = Delay4_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        Delay4_out1_2 <= 66'sh00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay4_out1_2 <= Delay4_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay4_process\n      if (reset == 1'b1) begin\n        Complex_to_Real_Imag_out2 <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Complex_to_Real_Imag_out2 <= dataIn_im;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay21_output_process\n      if (reset == 1'b1) begin\n        Complex_to_Real_Imag_out2_1 <= 33'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Complex_to_Real_Imag_out2_1 <= Complex_to_Real_Imag_out2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay2_process\n      if (reset == 1'b1) begin\n        Delay2_out1 <= 33'sh000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay2_out1 <= Complex_to_Real_Imag_out2_1;\n        end\n      end\n    end\n\n  assign Delay2_out1_1 = Delay2_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister2_process\n      if (reset == 1'b1) begin\n        for(HwModeRegister2_t_1 = 32'sd0; HwModeRegister2_t_1 <= 32'sd1; HwModeRegister2_t_1 = HwModeRegister2_t_1 + 32'sd1) begin\n          HwModeRegister2_reg[HwModeRegister2_t_1] <= 33'sh000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(HwModeRegister2_t_0_0 = 32'sd0; HwModeRegister2_t_0_0 <= 32'sd1; HwModeRegister2_t_0_0 = HwModeRegister2_t_0_0 + 32'sd1) begin\n            HwModeRegister2_reg[HwModeRegister2_t_0_0] <= HwModeRegister2_reg_next[HwModeRegister2_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay2_out1_2 = HwModeRegister2_reg[1];\n  assign HwModeRegister2_reg_next[0] = Delay2_out1_1;\n  assign HwModeRegister2_reg_next[1] = HwModeRegister2_reg[0];\n\n  always @(posedge clk or posedge reset)\n    begin : Delay31_output_process\n      if (reset == 1'b1) begin\n        Complex_to_Real_Imag_out2_2 <= 33'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Complex_to_Real_Imag_out2_2 <= Complex_to_Real_Imag_out2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay3_process\n      if (reset == 1'b1) begin\n        Delay3_out1 <= 33'sh000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay3_out1 <= Complex_to_Real_Imag_out2_2;\n        end\n      end\n    end\n\n  assign Delay3_out1_1 = Delay3_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister3_process\n      if (reset == 1'b1) begin\n        for(HwModeRegister3_t_1 = 32'sd0; HwModeRegister3_t_1 <= 32'sd1; HwModeRegister3_t_1 = HwModeRegister3_t_1 + 32'sd1) begin\n          HwModeRegister3_reg[HwModeRegister3_t_1] <= 33'sh000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(HwModeRegister3_t_0_0 = 32'sd0; HwModeRegister3_t_0_0 <= 32'sd1; HwModeRegister3_t_0_0 = HwModeRegister3_t_0_0 + 32'sd1) begin\n            HwModeRegister3_reg[HwModeRegister3_t_0_0] <= HwModeRegister3_reg_next[HwModeRegister3_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay3_out1_2 = HwModeRegister3_reg[1];\n  assign HwModeRegister3_reg_next[0] = Delay3_out1_1;\n  assign HwModeRegister3_reg_next[1] = HwModeRegister3_reg[0];\n\n  assign Product1_out1 = Delay2_out1_2 * Delay3_out1_2;\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay2_process\n      if (reset == 1'b1) begin\n        for(crp_out_delay2_t_1 = 32'sd0; crp_out_delay2_t_1 <= 32'sd1; crp_out_delay2_t_1 = crp_out_delay2_t_1 + 32'sd1) begin\n          crp_out_delay2_reg[crp_out_delay2_t_1] <= 66'sh00000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(crp_out_delay2_t_0_0 = 32'sd0; crp_out_delay2_t_0_0 <= 32'sd1; crp_out_delay2_t_0_0 = crp_out_delay2_t_0_0 + 32'sd1) begin\n            crp_out_delay2_reg[crp_out_delay2_t_0_0] <= crp_out_delay2_reg_next[crp_out_delay2_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Product1_out1_1 = crp_out_delay2_reg[1];\n  assign crp_out_delay2_reg_next[0] = Product1_out1;\n  assign crp_out_delay2_reg_next[1] = crp_out_delay2_reg[0];\n\n  always @(posedge clk or posedge reset)\n    begin : Delay5_bypass_process\n      if (reset == 1'b1) begin\n        Delay5_bypass_reg <= 66'sh00000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay5_bypass_reg <= Product1_out1_1;\n        end\n      end\n    end\n\n  assign Delay5_out1 = (enb_1_8_1 == 1'b1 ? Product1_out1_1 :\n              Delay5_bypass_reg);\n\n  assign Delay5_out1_1 = Delay5_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        Delay5_out1_2 <= 66'sh00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay5_out1_2 <= Delay5_out1_1;\n        end\n      end\n    end\n\n  assign Add_out1 = Delay4_out1_2 + Delay5_out1_2;\n\n  assign dataOut = Add_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay_process\n      if (reset == 1'b1) begin\n        validIn_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          validIn_1 <= validIn;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay61_output_process\n      if (reset == 1'b1) begin\n        validIn_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          validIn_2 <= validIn_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay6_process\n      if (reset == 1'b1) begin\n        Delay6_reg <= {2{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay6_reg[0] <= validIn_2;\n          Delay6_reg[1] <= Delay6_reg[0];\n        end\n      end\n    end\n\n  assign Delay6_out1 = Delay6_reg[1];\n\n  assign validOut = Delay6_out1;\n\nendmodule  // MagnitudeSquared\n\n"},{"name":"Synchronous_Enabled_128_Sample_Delay.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Synchronous_Enabled_128_Sample_Delay.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Synchronous_Enabled_128_Sample_Delay\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Correlator/MovingSum/Synchronous \n// Enabled 128 Sample Delay\n// Hierarchy Level: 4\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Synchronous_Enabled_128_Sample_Delay\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb,\n           dataIn_re,\n           dataIn_im,\n           en,\n           reset_1,\n           dataOut_re,\n           dataOut_im);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb;\n  input   signed [31:0] dataIn_re;  // sfix32_En26\n  input   signed [31:0] dataIn_im;  // sfix32_En26\n  input   en;\n  input   reset_1;\n  output  signed [31:0] dataOut_re;  // sfix32_En26\n  output  signed [31:0] dataOut_im;  // sfix32_En26\n\n\n  wire reset_2;\n  reg  [1:0] rd_0_reg;  // ufix1 [2]\n  wire reset_3;\n  wire en_1;\n  reg  en_2;\n  wire signed [31:0] dataIn_re_1;  // sfix32_En26\n  wire signed [31:0] dataIn_im_1;  // sfix32_En26\n  reg signed [31:0] dataIn_re_2;  // sfix32_En26\n  reg signed [31:0] dataIn_im_2;  // sfix32_En26\n  wire signed [31:0] Delay1_iv_re;  // sfix32_En26\n  wire signed [31:0] Delay1_iv_im;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_1;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_re;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_im_2;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_re;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_im;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_re_1;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_im_1;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_re;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_im;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_re_1;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_im_1;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered1_bypass_reg_re;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered1_bypass_reg_im;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_1;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_2;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_3;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_4;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_re_3;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_im_5;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_re_2;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_im_2;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_re_3;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_im_3;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_re_2;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_im_2;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_re_3;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_im_3;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered15_bypass_reg_re;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered15_bypass_reg_im;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_4;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_5;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_6;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_7;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_re_6;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_im_8;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_re_4;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_im_4;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_re_5;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_im_5;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_re_4;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_im_4;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_re_5;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_im_5;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered14_bypass_reg_re;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered14_bypass_reg_im;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_7;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_8;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_9;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_10;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_re_9;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_im_11;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_re_6;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_im_6;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_re_7;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_im_7;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_re_6;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_im_6;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_re_7;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_im_7;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered13_bypass_reg_re;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered13_bypass_reg_im;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_10;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_11;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_12;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_13;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_re_12;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_im_14;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_re_8;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_im_8;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_re_9;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_im_9;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_re_8;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_im_8;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_re_9;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_im_9;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered12_bypass_reg_re;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered12_bypass_reg_im;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_13;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_14;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_15;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_16;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_re_15;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_im_17;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_re_10;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_im_10;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_re_11;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_im_11;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_re_10;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_im_10;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_re_11;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_im_11;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered11_bypass_reg_re;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered11_bypass_reg_im;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_16;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_17;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_18;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_19;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_re_18;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_im_20;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_re_12;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_im_12;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_re_13;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_im_13;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_re_12;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_im_12;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_re_13;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_im_13;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered10_bypass_reg_re;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered10_bypass_reg_im;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_19;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_20;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_21;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_22;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_re_21;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_im_23;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_re_14;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_im_14;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_re_15;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_im_15;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_re_14;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_im_14;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_re_15;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_im_15;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered9_bypass_reg_re;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered9_bypass_reg_im;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_22;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_23;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_24;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_25;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_re_24;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_im_26;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_re_16;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_im_16;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_re_17;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_im_17;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_re_16;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_im_16;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_re_17;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_im_17;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered8_bypass_reg_re;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered8_bypass_reg_im;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_25;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_26;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_27;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_28;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_re_27;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_im_29;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_re_18;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_im_18;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_re_19;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_im_19;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_re_18;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_im_18;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_re_19;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_im_19;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered7_bypass_reg_re;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered7_bypass_reg_im;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_28;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_29;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_30;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_31;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_re_30;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_im_32;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_re_20;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_im_20;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_re_21;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_im_21;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_re_20;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_im_20;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_re_21;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_im_21;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered6_bypass_reg_re;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered6_bypass_reg_im;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_31;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_32;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_33;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_34;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_re_33;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_im_35;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_re_22;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_im_22;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_re_23;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_im_23;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_re_22;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_im_22;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_re_23;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_im_23;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered5_bypass_reg_re;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered5_bypass_reg_im;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_34;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_35;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_36;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_37;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_re_36;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_im_38;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_re_24;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_im_24;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_re_25;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_im_25;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_re_24;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_im_24;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_re_25;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_im_25;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered4_bypass_reg_re;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered4_bypass_reg_im;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_37;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_38;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_39;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_40;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_re_39;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_im_41;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_re_26;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_im_26;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_re_27;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_im_27;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_re_26;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_im_26;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_re_27;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_im_27;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered3_bypass_reg_re;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered3_bypass_reg_im;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_40;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_41;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_42;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_im_43;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_re_42;  // sfix32_En26\n  reg signed [31:0] Delay1_delOut_im_44;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_re_28;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_im_28;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_re_29;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_im_29;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_re_28;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_im_28;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_re_29;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_im_29;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered2_bypass_reg_re;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered2_bypass_reg_im;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_43;  // sfix32_En26\n  wire signed [31:0] Delay1_delOut_re_44;  // sfix32_En26\n  wire signed [31:0] Delay1_out1_im;  // sfix32_En26\n  wire signed [31:0] Delay1_out1_im_1;  // sfix32_En26\n  wire signed [31:0] Delay1_out1_re;  // sfix32_En26\n  wire signed [31:0] Delay1_out1_re_1;  // sfix32_En26\n  reg signed [31:0] Delay1_out1_re_2;  // sfix32_En26\n  reg signed [31:0] Delay1_out1_im_2;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_re_30;  // sfix32_En26\n  wire signed [31:0] Delay1_ectrl_im_30;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_re_31;  // sfix32_En26\n  reg signed [31:0] Delay1_ectrl_im_31;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_re_30;  // sfix32_En26\n  wire signed [31:0] Delay1_toDelay_im_30;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_re_31;  // sfix32_En26\n  reg signed [31:0] Delay1_toDelay_im_31;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered_bypass_reg_re;  // sfix32_En26\n  reg signed [31:0] Delay1_lowered_bypass_reg_im;  // sfix32_En26\n\n\n  assign reset_2 = reset_1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        rd_0_reg <= {2{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          rd_0_reg[0] <= reset_2;\n          rd_0_reg[1] <= rd_0_reg[0];\n        end\n      end\n    end\n\n  assign reset_3 = rd_0_reg[1];\n\n  assign en_1 = en;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        en_2 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          en_2 <= en_1;\n        end\n      end\n    end\n\n  assign dataIn_re_1 = dataIn_re;\n\n  assign dataIn_im_1 = dataIn_im;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_48_process\n      if (reset == 1'b1) begin\n        dataIn_re_2 <= 32'sb00000000000000000000000000000000;\n        dataIn_im_2 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          dataIn_re_2 <= dataIn_re_1;\n          dataIn_im_2 <= dataIn_im_1;\n        end\n      end\n    end\n\n  assign Delay1_iv_re = 32'sb00000000000000000000000000000000;\n  assign Delay1_iv_im = 32'sb00000000000000000000000000000000;\n\n  assign Delay1_delOut_im_1 = Delay1_delOut_im;\n\n  assign Delay1_ectrl_re = (en_2 == 1'b0 ? Delay1_delOut_re :\n              dataIn_re_2);\n  assign Delay1_ectrl_im = (en_2 == 1'b0 ? Delay1_delOut_im_2 :\n              dataIn_im_2);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_49_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_re_1 <= 32'sb00000000000000000000000000000000;\n        Delay1_ectrl_im_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_re_1 <= Delay1_ectrl_re;\n          Delay1_ectrl_im_1 <= Delay1_ectrl_im;\n        end\n      end\n    end\n\n  assign Delay1_toDelay_re = (reset_3 == 1'b0 ? Delay1_ectrl_re_1 :\n              Delay1_iv_re);\n  assign Delay1_toDelay_im = (reset_3 == 1'b0 ? Delay1_ectrl_im_1 :\n              Delay1_iv_im);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay15_process\n      if (reset == 1'b1) begin\n        Delay1_toDelay_re_1 <= 32'sb00000000000000000000000000000000;\n        Delay1_toDelay_im_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_toDelay_re_1 <= Delay1_toDelay_re;\n          Delay1_toDelay_im_1 <= Delay1_toDelay_im;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered1_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered1_bypass_reg_re <= 32'sb00000000000000000000000000000000;\n        Delay1_lowered1_bypass_reg_im <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered1_bypass_reg_im <= Delay1_toDelay_im_1;\n          Delay1_lowered1_bypass_reg_re <= Delay1_toDelay_re_1;\n        end\n      end\n    end\n\n  assign Delay1_delOut_re_1 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_1 :\n              Delay1_lowered1_bypass_reg_re);\n  assign Delay1_delOut_im = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_1 :\n              Delay1_lowered1_bypass_reg_im);\n\n  assign Delay1_delOut_re_2 = Delay1_delOut_re_1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_45_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_re <= 32'sb00000000000000000000000000000000;\n        Delay1_delOut_im_2 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_re <= Delay1_delOut_re_2;\n          Delay1_delOut_im_2 <= Delay1_delOut_im_1;\n        end\n      end\n    end\n\n  assign Delay1_delOut_im_4 = Delay1_delOut_im_3;\n\n  assign Delay1_ectrl_re_2 = (en_2 == 1'b0 ? Delay1_delOut_re_3 :\n              Delay1_delOut_re);\n  assign Delay1_ectrl_im_2 = (en_2 == 1'b0 ? Delay1_delOut_im_5 :\n              Delay1_delOut_im_2);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_46_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_re_3 <= 32'sb00000000000000000000000000000000;\n        Delay1_ectrl_im_3 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_re_3 <= Delay1_ectrl_re_2;\n          Delay1_ectrl_im_3 <= Delay1_ectrl_im_2;\n        end\n      end\n    end\n\n  assign Delay1_toDelay_re_2 = (reset_3 == 1'b0 ? Delay1_ectrl_re_3 :\n              Delay1_iv_re);\n  assign Delay1_toDelay_im_2 = (reset_3 == 1'b0 ? Delay1_ectrl_im_3 :\n              Delay1_iv_im);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay14_process\n      if (reset == 1'b1) begin\n        Delay1_toDelay_re_3 <= 32'sb00000000000000000000000000000000;\n        Delay1_toDelay_im_3 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_toDelay_re_3 <= Delay1_toDelay_re_2;\n          Delay1_toDelay_im_3 <= Delay1_toDelay_im_2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered15_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered15_bypass_reg_re <= 32'sb00000000000000000000000000000000;\n        Delay1_lowered15_bypass_reg_im <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered15_bypass_reg_im <= Delay1_toDelay_im_3;\n          Delay1_lowered15_bypass_reg_re <= Delay1_toDelay_re_3;\n        end\n      end\n    end\n\n  assign Delay1_delOut_re_4 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_3 :\n              Delay1_lowered15_bypass_reg_re);\n  assign Delay1_delOut_im_3 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_3 :\n              Delay1_lowered15_bypass_reg_im);\n\n  assign Delay1_delOut_re_5 = Delay1_delOut_re_4;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_42_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_re_3 <= 32'sb00000000000000000000000000000000;\n        Delay1_delOut_im_5 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_re_3 <= Delay1_delOut_re_5;\n          Delay1_delOut_im_5 <= Delay1_delOut_im_4;\n        end\n      end\n    end\n\n  assign Delay1_delOut_im_7 = Delay1_delOut_im_6;\n\n  assign Delay1_ectrl_re_4 = (en_2 == 1'b0 ? Delay1_delOut_re_6 :\n              Delay1_delOut_re_3);\n  assign Delay1_ectrl_im_4 = (en_2 == 1'b0 ? Delay1_delOut_im_8 :\n              Delay1_delOut_im_5);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_43_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_re_5 <= 32'sb00000000000000000000000000000000;\n        Delay1_ectrl_im_5 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_re_5 <= Delay1_ectrl_re_4;\n          Delay1_ectrl_im_5 <= Delay1_ectrl_im_4;\n        end\n      end\n    end\n\n  assign Delay1_toDelay_re_4 = (reset_3 == 1'b0 ? Delay1_ectrl_re_5 :\n              Delay1_iv_re);\n  assign Delay1_toDelay_im_4 = (reset_3 == 1'b0 ? Delay1_ectrl_im_5 :\n              Delay1_iv_im);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay13_process\n      if (reset == 1'b1) begin\n        Delay1_toDelay_re_5 <= 32'sb00000000000000000000000000000000;\n        Delay1_toDelay_im_5 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_toDelay_re_5 <= Delay1_toDelay_re_4;\n          Delay1_toDelay_im_5 <= Delay1_toDelay_im_4;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered14_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered14_bypass_reg_re <= 32'sb00000000000000000000000000000000;\n        Delay1_lowered14_bypass_reg_im <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered14_bypass_reg_im <= Delay1_toDelay_im_5;\n          Delay1_lowered14_bypass_reg_re <= Delay1_toDelay_re_5;\n        end\n      end\n    end\n\n  assign Delay1_delOut_re_7 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_5 :\n              Delay1_lowered14_bypass_reg_re);\n  assign Delay1_delOut_im_6 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_5 :\n              Delay1_lowered14_bypass_reg_im);\n\n  assign Delay1_delOut_re_8 = Delay1_delOut_re_7;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_39_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_re_6 <= 32'sb00000000000000000000000000000000;\n        Delay1_delOut_im_8 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_re_6 <= Delay1_delOut_re_8;\n          Delay1_delOut_im_8 <= Delay1_delOut_im_7;\n        end\n      end\n    end\n\n  assign Delay1_delOut_im_10 = Delay1_delOut_im_9;\n\n  assign Delay1_ectrl_re_6 = (en_2 == 1'b0 ? Delay1_delOut_re_9 :\n              Delay1_delOut_re_6);\n  assign Delay1_ectrl_im_6 = (en_2 == 1'b0 ? Delay1_delOut_im_11 :\n              Delay1_delOut_im_8);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_40_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_re_7 <= 32'sb00000000000000000000000000000000;\n        Delay1_ectrl_im_7 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_re_7 <= Delay1_ectrl_re_6;\n          Delay1_ectrl_im_7 <= Delay1_ectrl_im_6;\n        end\n      end\n    end\n\n  assign Delay1_toDelay_re_6 = (reset_3 == 1'b0 ? Delay1_ectrl_re_7 :\n              Delay1_iv_re);\n  assign Delay1_toDelay_im_6 = (reset_3 == 1'b0 ? Delay1_ectrl_im_7 :\n              Delay1_iv_im);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay12_process\n      if (reset == 1'b1) begin\n        Delay1_toDelay_re_7 <= 32'sb00000000000000000000000000000000;\n        Delay1_toDelay_im_7 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_toDelay_re_7 <= Delay1_toDelay_re_6;\n          Delay1_toDelay_im_7 <= Delay1_toDelay_im_6;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered13_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered13_bypass_reg_re <= 32'sb00000000000000000000000000000000;\n        Delay1_lowered13_bypass_reg_im <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered13_bypass_reg_im <= Delay1_toDelay_im_7;\n          Delay1_lowered13_bypass_reg_re <= Delay1_toDelay_re_7;\n        end\n      end\n    end\n\n  assign Delay1_delOut_re_10 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_7 :\n              Delay1_lowered13_bypass_reg_re);\n  assign Delay1_delOut_im_9 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_7 :\n              Delay1_lowered13_bypass_reg_im);\n\n  assign Delay1_delOut_re_11 = Delay1_delOut_re_10;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_36_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_re_9 <= 32'sb00000000000000000000000000000000;\n        Delay1_delOut_im_11 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_re_9 <= Delay1_delOut_re_11;\n          Delay1_delOut_im_11 <= Delay1_delOut_im_10;\n        end\n      end\n    end\n\n  assign Delay1_delOut_im_13 = Delay1_delOut_im_12;\n\n  assign Delay1_ectrl_re_8 = (en_2 == 1'b0 ? Delay1_delOut_re_12 :\n              Delay1_delOut_re_9);\n  assign Delay1_ectrl_im_8 = (en_2 == 1'b0 ? Delay1_delOut_im_14 :\n              Delay1_delOut_im_11);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_37_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_re_9 <= 32'sb00000000000000000000000000000000;\n        Delay1_ectrl_im_9 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_re_9 <= Delay1_ectrl_re_8;\n          Delay1_ectrl_im_9 <= Delay1_ectrl_im_8;\n        end\n      end\n    end\n\n  assign Delay1_toDelay_re_8 = (reset_3 == 1'b0 ? Delay1_ectrl_re_9 :\n              Delay1_iv_re);\n  assign Delay1_toDelay_im_8 = (reset_3 == 1'b0 ? Delay1_ectrl_im_9 :\n              Delay1_iv_im);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay11_process\n      if (reset == 1'b1) begin\n        Delay1_toDelay_re_9 <= 32'sb00000000000000000000000000000000;\n        Delay1_toDelay_im_9 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_toDelay_re_9 <= Delay1_toDelay_re_8;\n          Delay1_toDelay_im_9 <= Delay1_toDelay_im_8;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered12_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered12_bypass_reg_re <= 32'sb00000000000000000000000000000000;\n        Delay1_lowered12_bypass_reg_im <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered12_bypass_reg_im <= Delay1_toDelay_im_9;\n          Delay1_lowered12_bypass_reg_re <= Delay1_toDelay_re_9;\n        end\n      end\n    end\n\n  assign Delay1_delOut_re_13 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_9 :\n              Delay1_lowered12_bypass_reg_re);\n  assign Delay1_delOut_im_12 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_9 :\n              Delay1_lowered12_bypass_reg_im);\n\n  assign Delay1_delOut_re_14 = Delay1_delOut_re_13;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_33_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_re_12 <= 32'sb00000000000000000000000000000000;\n        Delay1_delOut_im_14 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_re_12 <= Delay1_delOut_re_14;\n          Delay1_delOut_im_14 <= Delay1_delOut_im_13;\n        end\n      end\n    end\n\n  assign Delay1_delOut_im_16 = Delay1_delOut_im_15;\n\n  assign Delay1_ectrl_re_10 = (en_2 == 1'b0 ? Delay1_delOut_re_15 :\n              Delay1_delOut_re_12);\n  assign Delay1_ectrl_im_10 = (en_2 == 1'b0 ? Delay1_delOut_im_17 :\n              Delay1_delOut_im_14);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_34_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_re_11 <= 32'sb00000000000000000000000000000000;\n        Delay1_ectrl_im_11 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_re_11 <= Delay1_ectrl_re_10;\n          Delay1_ectrl_im_11 <= Delay1_ectrl_im_10;\n        end\n      end\n    end\n\n  assign Delay1_toDelay_re_10 = (reset_3 == 1'b0 ? Delay1_ectrl_re_11 :\n              Delay1_iv_re);\n  assign Delay1_toDelay_im_10 = (reset_3 == 1'b0 ? Delay1_ectrl_im_11 :\n              Delay1_iv_im);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay10_process\n      if (reset == 1'b1) begin\n        Delay1_toDelay_re_11 <= 32'sb00000000000000000000000000000000;\n        Delay1_toDelay_im_11 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_toDelay_re_11 <= Delay1_toDelay_re_10;\n          Delay1_toDelay_im_11 <= Delay1_toDelay_im_10;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered11_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered11_bypass_reg_re <= 32'sb00000000000000000000000000000000;\n        Delay1_lowered11_bypass_reg_im <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered11_bypass_reg_im <= Delay1_toDelay_im_11;\n          Delay1_lowered11_bypass_reg_re <= Delay1_toDelay_re_11;\n        end\n      end\n    end\n\n  assign Delay1_delOut_re_16 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_11 :\n              Delay1_lowered11_bypass_reg_re);\n  assign Delay1_delOut_im_15 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_11 :\n              Delay1_lowered11_bypass_reg_im);\n\n  assign Delay1_delOut_re_17 = Delay1_delOut_re_16;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_30_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_re_15 <= 32'sb00000000000000000000000000000000;\n        Delay1_delOut_im_17 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_re_15 <= Delay1_delOut_re_17;\n          Delay1_delOut_im_17 <= Delay1_delOut_im_16;\n        end\n      end\n    end\n\n  assign Delay1_delOut_im_19 = Delay1_delOut_im_18;\n\n  assign Delay1_ectrl_re_12 = (en_2 == 1'b0 ? Delay1_delOut_re_18 :\n              Delay1_delOut_re_15);\n  assign Delay1_ectrl_im_12 = (en_2 == 1'b0 ? Delay1_delOut_im_20 :\n              Delay1_delOut_im_17);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_31_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_re_13 <= 32'sb00000000000000000000000000000000;\n        Delay1_ectrl_im_13 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_re_13 <= Delay1_ectrl_re_12;\n          Delay1_ectrl_im_13 <= Delay1_ectrl_im_12;\n        end\n      end\n    end\n\n  assign Delay1_toDelay_re_12 = (reset_3 == 1'b0 ? Delay1_ectrl_re_13 :\n              Delay1_iv_re);\n  assign Delay1_toDelay_im_12 = (reset_3 == 1'b0 ? Delay1_ectrl_im_13 :\n              Delay1_iv_im);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay9_process\n      if (reset == 1'b1) begin\n        Delay1_toDelay_re_13 <= 32'sb00000000000000000000000000000000;\n        Delay1_toDelay_im_13 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_toDelay_re_13 <= Delay1_toDelay_re_12;\n          Delay1_toDelay_im_13 <= Delay1_toDelay_im_12;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered10_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered10_bypass_reg_re <= 32'sb00000000000000000000000000000000;\n        Delay1_lowered10_bypass_reg_im <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered10_bypass_reg_im <= Delay1_toDelay_im_13;\n          Delay1_lowered10_bypass_reg_re <= Delay1_toDelay_re_13;\n        end\n      end\n    end\n\n  assign Delay1_delOut_re_19 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_13 :\n              Delay1_lowered10_bypass_reg_re);\n  assign Delay1_delOut_im_18 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_13 :\n              Delay1_lowered10_bypass_reg_im);\n\n  assign Delay1_delOut_re_20 = Delay1_delOut_re_19;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_27_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_re_18 <= 32'sb00000000000000000000000000000000;\n        Delay1_delOut_im_20 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_re_18 <= Delay1_delOut_re_20;\n          Delay1_delOut_im_20 <= Delay1_delOut_im_19;\n        end\n      end\n    end\n\n  assign Delay1_delOut_im_22 = Delay1_delOut_im_21;\n\n  assign Delay1_ectrl_re_14 = (en_2 == 1'b0 ? Delay1_delOut_re_21 :\n              Delay1_delOut_re_18);\n  assign Delay1_ectrl_im_14 = (en_2 == 1'b0 ? Delay1_delOut_im_23 :\n              Delay1_delOut_im_20);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_28_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_re_15 <= 32'sb00000000000000000000000000000000;\n        Delay1_ectrl_im_15 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_re_15 <= Delay1_ectrl_re_14;\n          Delay1_ectrl_im_15 <= Delay1_ectrl_im_14;\n        end\n      end\n    end\n\n  assign Delay1_toDelay_re_14 = (reset_3 == 1'b0 ? Delay1_ectrl_re_15 :\n              Delay1_iv_re);\n  assign Delay1_toDelay_im_14 = (reset_3 == 1'b0 ? Delay1_ectrl_im_15 :\n              Delay1_iv_im);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay8_process\n      if (reset == 1'b1) begin\n        Delay1_toDelay_re_15 <= 32'sb00000000000000000000000000000000;\n        Delay1_toDelay_im_15 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_toDelay_re_15 <= Delay1_toDelay_re_14;\n          Delay1_toDelay_im_15 <= Delay1_toDelay_im_14;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered9_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered9_bypass_reg_re <= 32'sb00000000000000000000000000000000;\n        Delay1_lowered9_bypass_reg_im <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered9_bypass_reg_im <= Delay1_toDelay_im_15;\n          Delay1_lowered9_bypass_reg_re <= Delay1_toDelay_re_15;\n        end\n      end\n    end\n\n  assign Delay1_delOut_re_22 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_15 :\n              Delay1_lowered9_bypass_reg_re);\n  assign Delay1_delOut_im_21 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_15 :\n              Delay1_lowered9_bypass_reg_im);\n\n  assign Delay1_delOut_re_23 = Delay1_delOut_re_22;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_24_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_re_21 <= 32'sb00000000000000000000000000000000;\n        Delay1_delOut_im_23 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_re_21 <= Delay1_delOut_re_23;\n          Delay1_delOut_im_23 <= Delay1_delOut_im_22;\n        end\n      end\n    end\n\n  assign Delay1_delOut_im_25 = Delay1_delOut_im_24;\n\n  assign Delay1_ectrl_re_16 = (en_2 == 1'b0 ? Delay1_delOut_re_24 :\n              Delay1_delOut_re_21);\n  assign Delay1_ectrl_im_16 = (en_2 == 1'b0 ? Delay1_delOut_im_26 :\n              Delay1_delOut_im_23);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_25_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_re_17 <= 32'sb00000000000000000000000000000000;\n        Delay1_ectrl_im_17 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_re_17 <= Delay1_ectrl_re_16;\n          Delay1_ectrl_im_17 <= Delay1_ectrl_im_16;\n        end\n      end\n    end\n\n  assign Delay1_toDelay_re_16 = (reset_3 == 1'b0 ? Delay1_ectrl_re_17 :\n              Delay1_iv_re);\n  assign Delay1_toDelay_im_16 = (reset_3 == 1'b0 ? Delay1_ectrl_im_17 :\n              Delay1_iv_im);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay7_process\n      if (reset == 1'b1) begin\n        Delay1_toDelay_re_17 <= 32'sb00000000000000000000000000000000;\n        Delay1_toDelay_im_17 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_toDelay_re_17 <= Delay1_toDelay_re_16;\n          Delay1_toDelay_im_17 <= Delay1_toDelay_im_16;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered8_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered8_bypass_reg_re <= 32'sb00000000000000000000000000000000;\n        Delay1_lowered8_bypass_reg_im <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered8_bypass_reg_im <= Delay1_toDelay_im_17;\n          Delay1_lowered8_bypass_reg_re <= Delay1_toDelay_re_17;\n        end\n      end\n    end\n\n  assign Delay1_delOut_re_25 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_17 :\n              Delay1_lowered8_bypass_reg_re);\n  assign Delay1_delOut_im_24 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_17 :\n              Delay1_lowered8_bypass_reg_im);\n\n  assign Delay1_delOut_re_26 = Delay1_delOut_re_25;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_21_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_re_24 <= 32'sb00000000000000000000000000000000;\n        Delay1_delOut_im_26 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_re_24 <= Delay1_delOut_re_26;\n          Delay1_delOut_im_26 <= Delay1_delOut_im_25;\n        end\n      end\n    end\n\n  assign Delay1_delOut_im_28 = Delay1_delOut_im_27;\n\n  assign Delay1_ectrl_re_18 = (en_2 == 1'b0 ? Delay1_delOut_re_27 :\n              Delay1_delOut_re_24);\n  assign Delay1_ectrl_im_18 = (en_2 == 1'b0 ? Delay1_delOut_im_29 :\n              Delay1_delOut_im_26);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_22_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_re_19 <= 32'sb00000000000000000000000000000000;\n        Delay1_ectrl_im_19 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_re_19 <= Delay1_ectrl_re_18;\n          Delay1_ectrl_im_19 <= Delay1_ectrl_im_18;\n        end\n      end\n    end\n\n  assign Delay1_toDelay_re_18 = (reset_3 == 1'b0 ? Delay1_ectrl_re_19 :\n              Delay1_iv_re);\n  assign Delay1_toDelay_im_18 = (reset_3 == 1'b0 ? Delay1_ectrl_im_19 :\n              Delay1_iv_im);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay6_process\n      if (reset == 1'b1) begin\n        Delay1_toDelay_re_19 <= 32'sb00000000000000000000000000000000;\n        Delay1_toDelay_im_19 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_toDelay_re_19 <= Delay1_toDelay_re_18;\n          Delay1_toDelay_im_19 <= Delay1_toDelay_im_18;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered7_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered7_bypass_reg_re <= 32'sb00000000000000000000000000000000;\n        Delay1_lowered7_bypass_reg_im <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered7_bypass_reg_im <= Delay1_toDelay_im_19;\n          Delay1_lowered7_bypass_reg_re <= Delay1_toDelay_re_19;\n        end\n      end\n    end\n\n  assign Delay1_delOut_re_28 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_19 :\n              Delay1_lowered7_bypass_reg_re);\n  assign Delay1_delOut_im_27 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_19 :\n              Delay1_lowered7_bypass_reg_im);\n\n  assign Delay1_delOut_re_29 = Delay1_delOut_re_28;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_18_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_re_27 <= 32'sb00000000000000000000000000000000;\n        Delay1_delOut_im_29 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_re_27 <= Delay1_delOut_re_29;\n          Delay1_delOut_im_29 <= Delay1_delOut_im_28;\n        end\n      end\n    end\n\n  assign Delay1_delOut_im_31 = Delay1_delOut_im_30;\n\n  assign Delay1_ectrl_re_20 = (en_2 == 1'b0 ? Delay1_delOut_re_30 :\n              Delay1_delOut_re_27);\n  assign Delay1_ectrl_im_20 = (en_2 == 1'b0 ? Delay1_delOut_im_32 :\n              Delay1_delOut_im_29);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_19_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_re_21 <= 32'sb00000000000000000000000000000000;\n        Delay1_ectrl_im_21 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_re_21 <= Delay1_ectrl_re_20;\n          Delay1_ectrl_im_21 <= Delay1_ectrl_im_20;\n        end\n      end\n    end\n\n  assign Delay1_toDelay_re_20 = (reset_3 == 1'b0 ? Delay1_ectrl_re_21 :\n              Delay1_iv_re);\n  assign Delay1_toDelay_im_20 = (reset_3 == 1'b0 ? Delay1_ectrl_im_21 :\n              Delay1_iv_im);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay5_process\n      if (reset == 1'b1) begin\n        Delay1_toDelay_re_21 <= 32'sb00000000000000000000000000000000;\n        Delay1_toDelay_im_21 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_toDelay_re_21 <= Delay1_toDelay_re_20;\n          Delay1_toDelay_im_21 <= Delay1_toDelay_im_20;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered6_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered6_bypass_reg_re <= 32'sb00000000000000000000000000000000;\n        Delay1_lowered6_bypass_reg_im <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered6_bypass_reg_im <= Delay1_toDelay_im_21;\n          Delay1_lowered6_bypass_reg_re <= Delay1_toDelay_re_21;\n        end\n      end\n    end\n\n  assign Delay1_delOut_re_31 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_21 :\n              Delay1_lowered6_bypass_reg_re);\n  assign Delay1_delOut_im_30 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_21 :\n              Delay1_lowered6_bypass_reg_im);\n\n  assign Delay1_delOut_re_32 = Delay1_delOut_re_31;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_15_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_re_30 <= 32'sb00000000000000000000000000000000;\n        Delay1_delOut_im_32 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_re_30 <= Delay1_delOut_re_32;\n          Delay1_delOut_im_32 <= Delay1_delOut_im_31;\n        end\n      end\n    end\n\n  assign Delay1_delOut_im_34 = Delay1_delOut_im_33;\n\n  assign Delay1_ectrl_re_22 = (en_2 == 1'b0 ? Delay1_delOut_re_33 :\n              Delay1_delOut_re_30);\n  assign Delay1_ectrl_im_22 = (en_2 == 1'b0 ? Delay1_delOut_im_35 :\n              Delay1_delOut_im_32);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_16_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_re_23 <= 32'sb00000000000000000000000000000000;\n        Delay1_ectrl_im_23 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_re_23 <= Delay1_ectrl_re_22;\n          Delay1_ectrl_im_23 <= Delay1_ectrl_im_22;\n        end\n      end\n    end\n\n  assign Delay1_toDelay_re_22 = (reset_3 == 1'b0 ? Delay1_ectrl_re_23 :\n              Delay1_iv_re);\n  assign Delay1_toDelay_im_22 = (reset_3 == 1'b0 ? Delay1_ectrl_im_23 :\n              Delay1_iv_im);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay4_process\n      if (reset == 1'b1) begin\n        Delay1_toDelay_re_23 <= 32'sb00000000000000000000000000000000;\n        Delay1_toDelay_im_23 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_toDelay_re_23 <= Delay1_toDelay_re_22;\n          Delay1_toDelay_im_23 <= Delay1_toDelay_im_22;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered5_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered5_bypass_reg_re <= 32'sb00000000000000000000000000000000;\n        Delay1_lowered5_bypass_reg_im <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered5_bypass_reg_im <= Delay1_toDelay_im_23;\n          Delay1_lowered5_bypass_reg_re <= Delay1_toDelay_re_23;\n        end\n      end\n    end\n\n  assign Delay1_delOut_re_34 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_23 :\n              Delay1_lowered5_bypass_reg_re);\n  assign Delay1_delOut_im_33 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_23 :\n              Delay1_lowered5_bypass_reg_im);\n\n  assign Delay1_delOut_re_35 = Delay1_delOut_re_34;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_12_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_re_33 <= 32'sb00000000000000000000000000000000;\n        Delay1_delOut_im_35 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_re_33 <= Delay1_delOut_re_35;\n          Delay1_delOut_im_35 <= Delay1_delOut_im_34;\n        end\n      end\n    end\n\n  assign Delay1_delOut_im_37 = Delay1_delOut_im_36;\n\n  assign Delay1_ectrl_re_24 = (en_2 == 1'b0 ? Delay1_delOut_re_36 :\n              Delay1_delOut_re_33);\n  assign Delay1_ectrl_im_24 = (en_2 == 1'b0 ? Delay1_delOut_im_38 :\n              Delay1_delOut_im_35);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_13_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_re_25 <= 32'sb00000000000000000000000000000000;\n        Delay1_ectrl_im_25 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_re_25 <= Delay1_ectrl_re_24;\n          Delay1_ectrl_im_25 <= Delay1_ectrl_im_24;\n        end\n      end\n    end\n\n  assign Delay1_toDelay_re_24 = (reset_3 == 1'b0 ? Delay1_ectrl_re_25 :\n              Delay1_iv_re);\n  assign Delay1_toDelay_im_24 = (reset_3 == 1'b0 ? Delay1_ectrl_im_25 :\n              Delay1_iv_im);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay3_process\n      if (reset == 1'b1) begin\n        Delay1_toDelay_re_25 <= 32'sb00000000000000000000000000000000;\n        Delay1_toDelay_im_25 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_toDelay_re_25 <= Delay1_toDelay_re_24;\n          Delay1_toDelay_im_25 <= Delay1_toDelay_im_24;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered4_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered4_bypass_reg_re <= 32'sb00000000000000000000000000000000;\n        Delay1_lowered4_bypass_reg_im <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered4_bypass_reg_im <= Delay1_toDelay_im_25;\n          Delay1_lowered4_bypass_reg_re <= Delay1_toDelay_re_25;\n        end\n      end\n    end\n\n  assign Delay1_delOut_re_37 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_25 :\n              Delay1_lowered4_bypass_reg_re);\n  assign Delay1_delOut_im_36 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_25 :\n              Delay1_lowered4_bypass_reg_im);\n\n  assign Delay1_delOut_re_38 = Delay1_delOut_re_37;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_re_36 <= 32'sb00000000000000000000000000000000;\n        Delay1_delOut_im_38 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_re_36 <= Delay1_delOut_re_38;\n          Delay1_delOut_im_38 <= Delay1_delOut_im_37;\n        end\n      end\n    end\n\n  assign Delay1_delOut_im_40 = Delay1_delOut_im_39;\n\n  assign Delay1_ectrl_re_26 = (en_2 == 1'b0 ? Delay1_delOut_re_39 :\n              Delay1_delOut_re_36);\n  assign Delay1_ectrl_im_26 = (en_2 == 1'b0 ? Delay1_delOut_im_41 :\n              Delay1_delOut_im_38);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_10_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_re_27 <= 32'sb00000000000000000000000000000000;\n        Delay1_ectrl_im_27 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_re_27 <= Delay1_ectrl_re_26;\n          Delay1_ectrl_im_27 <= Delay1_ectrl_im_26;\n        end\n      end\n    end\n\n  assign Delay1_toDelay_re_26 = (reset_3 == 1'b0 ? Delay1_ectrl_re_27 :\n              Delay1_iv_re);\n  assign Delay1_toDelay_im_26 = (reset_3 == 1'b0 ? Delay1_ectrl_im_27 :\n              Delay1_iv_im);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay2_process\n      if (reset == 1'b1) begin\n        Delay1_toDelay_re_27 <= 32'sb00000000000000000000000000000000;\n        Delay1_toDelay_im_27 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_toDelay_re_27 <= Delay1_toDelay_re_26;\n          Delay1_toDelay_im_27 <= Delay1_toDelay_im_26;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered3_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered3_bypass_reg_re <= 32'sb00000000000000000000000000000000;\n        Delay1_lowered3_bypass_reg_im <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered3_bypass_reg_im <= Delay1_toDelay_im_27;\n          Delay1_lowered3_bypass_reg_re <= Delay1_toDelay_re_27;\n        end\n      end\n    end\n\n  assign Delay1_delOut_re_40 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_27 :\n              Delay1_lowered3_bypass_reg_re);\n  assign Delay1_delOut_im_39 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_27 :\n              Delay1_lowered3_bypass_reg_im);\n\n  assign Delay1_delOut_re_41 = Delay1_delOut_re_40;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_re_39 <= 32'sb00000000000000000000000000000000;\n        Delay1_delOut_im_41 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_re_39 <= Delay1_delOut_re_41;\n          Delay1_delOut_im_41 <= Delay1_delOut_im_40;\n        end\n      end\n    end\n\n  assign Delay1_delOut_im_43 = Delay1_delOut_im_42;\n\n  assign Delay1_ectrl_re_28 = (en_2 == 1'b0 ? Delay1_delOut_re_42 :\n              Delay1_delOut_re_39);\n  assign Delay1_ectrl_im_28 = (en_2 == 1'b0 ? Delay1_delOut_im_44 :\n              Delay1_delOut_im_41);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_re_29 <= 32'sb00000000000000000000000000000000;\n        Delay1_ectrl_im_29 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_re_29 <= Delay1_ectrl_re_28;\n          Delay1_ectrl_im_29 <= Delay1_ectrl_im_28;\n        end\n      end\n    end\n\n  assign Delay1_toDelay_re_28 = (reset_3 == 1'b0 ? Delay1_ectrl_re_29 :\n              Delay1_iv_re);\n  assign Delay1_toDelay_im_28 = (reset_3 == 1'b0 ? Delay1_ectrl_im_29 :\n              Delay1_iv_im);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay1_process\n      if (reset == 1'b1) begin\n        Delay1_toDelay_re_29 <= 32'sb00000000000000000000000000000000;\n        Delay1_toDelay_im_29 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_toDelay_re_29 <= Delay1_toDelay_re_28;\n          Delay1_toDelay_im_29 <= Delay1_toDelay_im_28;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered2_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered2_bypass_reg_re <= 32'sb00000000000000000000000000000000;\n        Delay1_lowered2_bypass_reg_im <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered2_bypass_reg_im <= Delay1_toDelay_im_29;\n          Delay1_lowered2_bypass_reg_re <= Delay1_toDelay_re_29;\n        end\n      end\n    end\n\n  assign Delay1_delOut_re_43 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_29 :\n              Delay1_lowered2_bypass_reg_re);\n  assign Delay1_delOut_im_42 = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_29 :\n              Delay1_lowered2_bypass_reg_im);\n\n  assign Delay1_delOut_re_44 = Delay1_delOut_re_43;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_re_42 <= 32'sb00000000000000000000000000000000;\n        Delay1_delOut_im_44 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_re_42 <= Delay1_delOut_re_44;\n          Delay1_delOut_im_44 <= Delay1_delOut_im_43;\n        end\n      end\n    end\n\n  assign Delay1_out1_im_1 = Delay1_out1_im;\n\n  assign Delay1_out1_re_1 = Delay1_out1_re;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        Delay1_out1_re_2 <= 32'sb00000000000000000000000000000000;\n        Delay1_out1_im_2 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_out1_re_2 <= Delay1_out1_re_1;\n          Delay1_out1_im_2 <= Delay1_out1_im_1;\n        end\n      end\n    end\n\n  assign Delay1_ectrl_re_30 = (en_2 == 1'b0 ? Delay1_out1_re_2 :\n              Delay1_delOut_re_42);\n  assign Delay1_ectrl_im_30 = (en_2 == 1'b0 ? Delay1_out1_im_2 :\n              Delay1_delOut_im_44);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_re_31 <= 32'sb00000000000000000000000000000000;\n        Delay1_ectrl_im_31 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_re_31 <= Delay1_ectrl_re_30;\n          Delay1_ectrl_im_31 <= Delay1_ectrl_im_30;\n        end\n      end\n    end\n\n  assign Delay1_toDelay_re_30 = (reset_3 == 1'b0 ? Delay1_ectrl_re_31 :\n              Delay1_iv_re);\n  assign Delay1_toDelay_im_30 = (reset_3 == 1'b0 ? Delay1_ectrl_im_31 :\n              Delay1_iv_im);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay_process\n      if (reset == 1'b1) begin\n        Delay1_toDelay_re_31 <= 32'sb00000000000000000000000000000000;\n        Delay1_toDelay_im_31 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_toDelay_re_31 <= Delay1_toDelay_re_30;\n          Delay1_toDelay_im_31 <= Delay1_toDelay_im_30;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered_bypass_reg_re <= 32'sb00000000000000000000000000000000;\n        Delay1_lowered_bypass_reg_im <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered_bypass_reg_im <= Delay1_toDelay_im_31;\n          Delay1_lowered_bypass_reg_re <= Delay1_toDelay_re_31;\n        end\n      end\n    end\n\n  assign Delay1_out1_re = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_re_31 :\n              Delay1_lowered_bypass_reg_re);\n  assign Delay1_out1_im = (enb_1_8_1 == 1'b1 ? Delay1_toDelay_im_31 :\n              Delay1_lowered_bypass_reg_im);\n\n  assign dataOut_re = Delay1_out1_re;\n\n  assign dataOut_im = Delay1_out1_im;\n\nendmodule  // Synchronous_Enabled_128_Sample_Delay\n\n"},{"name":"MovingSum.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MovingSum.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: MovingSum\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Correlator/MovingSum\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule MovingSum\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           dataIn_re,\n           dataIn_im,\n           validIn,\n           reset_1,\n           dataOut_re,\n           dataOut_im,\n           validOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   signed [31:0] dataIn_re;  // sfix32_En26\n  input   signed [31:0] dataIn_im;  // sfix32_En26\n  input   validIn;\n  input   reset_1;\n  output  signed [32:0] dataOut_re;  // sfix33_En26\n  output  signed [32:0] dataOut_im;  // sfix33_En26\n  output  validOut;\n\n\n  wire validIn_1;\n  reg  validIn_2;\n  reg  Delay3_out1;\n  wire Delay3_out1_1;\n  reg  [1:0] rd_4_reg;  // ufix1 [2]\n  wire Delay3_out1_2;\n  wire signed [31:0] dataIn_re_1;  // sfix32_En26\n  wire signed [31:0] dataIn_im_1;  // sfix32_En26\n  reg signed [31:0] dataIn_re_2;  // sfix32_En26\n  reg signed [31:0] dataIn_im_2;  // sfix32_En26\n  wire signed [31:0] Synchronous_Enabled_128_Sample_Delay_dataOut_re;  // sfix32_En26\n  wire signed [31:0] Synchronous_Enabled_128_Sample_Delay_dataOut_im;  // sfix32_En26\n  wire signed [31:0] Synchronous_Enabled_128_Sample_Delay_dataOut_re_1;  // sfix32_En26\n  wire signed [31:0] Synchronous_Enabled_128_Sample_Delay_dataOut_im_1;  // sfix32_En26\n  reg signed [31:0] Synchronous_Enabled_128_Sample_Delay_dataOut_re_2;  // sfix32_En26\n  reg signed [31:0] Synchronous_Enabled_128_Sample_Delay_dataOut_im_2;  // sfix32_En26\n  wire signed [32:0] Add_sub_cast;  // sfix33_En26\n  wire signed [32:0] Add_sub_cast_1;  // sfix33_En26\n  wire signed [32:0] Add_sub_cast_2;  // sfix33_En26\n  wire signed [32:0] Add_sub_cast_3;  // sfix33_En26\n  wire signed [32:0] Add_out1_re;  // sfix33_En26\n  wire signed [32:0] Add_out1_im;  // sfix33_En26\n  reg signed [32:0] Add_out1_re_1;  // sfix33_En26\n  reg signed [32:0] Add_out1_im_1;  // sfix33_En26\n  wire signed [32:0] Shift_Arithmetic_out1_re;  // sfix33_En26\n  wire signed [32:0] Shift_Arithmetic_out1_im;  // sfix33_En26\n  reg signed [32:0] Shift_Arithmetic_out1_re_1;  // sfix33_En26\n  reg signed [32:0] Shift_Arithmetic_out1_im_1;  // sfix33_En26\n  reg signed [32:0] Delay12_bypass_reg_re;  // sfix33_En26\n  reg signed [32:0] Delay12_bypass_reg_im;  // sfix33_En26\n  wire signed [32:0] Delay12_out1_re;  // sfix33_En26\n  wire signed [32:0] Delay12_out1_im;  // sfix33_En26\n  wire signed [32:0] Delay12_out1_re_1;  // sfix33_En26\n  wire signed [32:0] Delay12_out1_im_1;  // sfix33_En26\n  reg signed [32:0] Delay12_out1_re_2;  // sfix33_En26\n  reg signed [32:0] Delay12_out1_im_2;  // sfix33_En26\n  reg signed [32:0] Synchronous_Enabled_Unit_Delay_out1_re;  // sfix33_En26\n  reg signed [32:0] Synchronous_Enabled_Unit_Delay_out1_im;  // sfix33_En26\n  wire signed [32:0] Add1_out1_re;  // sfix33_En26\n  wire signed [32:0] Add1_out1_im;  // sfix33_En26\n  reg signed [32:0] Add1_out1_re_1;  // sfix33_En26\n  reg signed [32:0] Add1_out1_im_1;  // sfix33_En26\n  wire signed [32:0] Synchronous_Enabled_Unit_Delay_out1_im_1;  // sfix33_En26\n  wire signed [32:0] Synchronous_Enabled_Unit_Delay_out1_im_2;  // sfix33_En26\n  wire signed [32:0] Synchronous_Enabled_Unit_Delay_out1_re_1;  // sfix33_En26\n  wire signed [32:0] Synchronous_Enabled_Unit_Delay_out1_re_2;  // sfix33_En26\n  reg signed [32:0] Synchronous_Enabled_Unit_Delay_out1_re_3;  // sfix33_En26\n  reg signed [32:0] Synchronous_Enabled_Unit_Delay_out1_im_3;  // sfix33_En26\n  wire signed [32:0] Synchronous_Enabled_Unit_Delay_ectrl_re;  // sfix33_En26\n  wire signed [32:0] Synchronous_Enabled_Unit_Delay_ectrl_im;  // sfix33_En26\n  reg signed [32:0] Synchronous_Enabled_Unit_Delay_ectrl_re_1;  // sfix33_En26\n  reg signed [32:0] Synchronous_Enabled_Unit_Delay_ectrl_im_1;  // sfix33_En26\n  reg signed [32:0] Synchronous_Enabled_Unit_Delay_lowered_bypass_reg_re;  // sfix33_En26\n  reg signed [32:0] Synchronous_Enabled_Unit_Delay_lowered_bypass_reg_im;  // sfix33_En26\n  reg signed [32:0] Delay5_out1_re;  // sfix33_En26\n  reg signed [32:0] Delay5_out1_im;  // sfix33_En26\n  reg  Delay3_out1_3;\n  reg  [1:0] Delay6_reg;  // ufix1 [2]\n  wire Delay6_out1;\n\n\n  assign validIn_1 = validIn;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay31_output_process\n      if (reset == 1'b1) begin\n        validIn_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          validIn_2 <= validIn_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay3_process\n      if (reset == 1'b1) begin\n        Delay3_out1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay3_out1 <= validIn_2;\n        end\n      end\n    end\n\n  assign Delay3_out1_1 = Delay3_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        rd_4_reg <= {2{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          rd_4_reg[0] <= Delay3_out1_1;\n          rd_4_reg[1] <= rd_4_reg[0];\n        end\n      end\n    end\n\n  assign Delay3_out1_2 = rd_4_reg[1];\n\n  assign dataIn_re_1 = dataIn_re;\n\n  assign dataIn_im_1 = dataIn_im;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        dataIn_re_2 <= 32'sb00000000000000000000000000000000;\n        dataIn_im_2 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          dataIn_re_2 <= dataIn_re_1;\n          dataIn_im_2 <= dataIn_im_1;\n        end\n      end\n    end\n\n  Synchronous_Enabled_128_Sample_Delay u_Synchronous_Enabled_128_Sample_Delay (.clk(clk),\n                                                                               .reset(reset),\n                                                                               .enb_1_8_1(enb_1_8_1),\n                                                                               .enb(enb),\n                                                                               .dataIn_re(dataIn_re),  // sfix32_En26\n                                                                               .dataIn_im(dataIn_im),  // sfix32_En26\n                                                                               .en(validIn),\n                                                                               .reset_1(reset_1),\n                                                                               .dataOut_re(Synchronous_Enabled_128_Sample_Delay_dataOut_re),  // sfix32_En26\n                                                                               .dataOut_im(Synchronous_Enabled_128_Sample_Delay_dataOut_im)  // sfix32_En26\n                                                                               );\n\n  assign Synchronous_Enabled_128_Sample_Delay_dataOut_re_1 = Synchronous_Enabled_128_Sample_Delay_dataOut_re;\n\n  assign Synchronous_Enabled_128_Sample_Delay_dataOut_im_1 = Synchronous_Enabled_128_Sample_Delay_dataOut_im;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        Synchronous_Enabled_128_Sample_Delay_dataOut_re_2 <= 32'sb00000000000000000000000000000000;\n        Synchronous_Enabled_128_Sample_Delay_dataOut_im_2 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Synchronous_Enabled_128_Sample_Delay_dataOut_re_2 <= Synchronous_Enabled_128_Sample_Delay_dataOut_re_1;\n          Synchronous_Enabled_128_Sample_Delay_dataOut_im_2 <= Synchronous_Enabled_128_Sample_Delay_dataOut_im_1;\n        end\n      end\n    end\n\n  assign Add_sub_cast = {dataIn_re_2[31], dataIn_re_2};\n  assign Add_sub_cast_1 = {Synchronous_Enabled_128_Sample_Delay_dataOut_re_2[31], Synchronous_Enabled_128_Sample_Delay_dataOut_re_2};\n  assign Add_out1_re = Add_sub_cast - Add_sub_cast_1;\n  assign Add_sub_cast_2 = {dataIn_im_2[31], dataIn_im_2};\n  assign Add_sub_cast_3 = {Synchronous_Enabled_128_Sample_Delay_dataOut_im_2[31], Synchronous_Enabled_128_Sample_Delay_dataOut_im_2};\n  assign Add_out1_im = Add_sub_cast_2 - Add_sub_cast_3;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        Add_out1_re_1 <= 33'sh000000000;\n        Add_out1_im_1 <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Add_out1_re_1 <= Add_out1_re;\n          Add_out1_im_1 <= Add_out1_im;\n        end\n      end\n    end\n\n  assign Shift_Arithmetic_out1_re = Add_out1_re_1 >>> 8'd1;\n  assign Shift_Arithmetic_out1_im = Add_out1_im_1 >>> 8'd1;\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay_process\n      if (reset == 1'b1) begin\n        Shift_Arithmetic_out1_re_1 <= 33'sh000000000;\n        Shift_Arithmetic_out1_im_1 <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Shift_Arithmetic_out1_re_1 <= Shift_Arithmetic_out1_re;\n          Shift_Arithmetic_out1_im_1 <= Shift_Arithmetic_out1_im;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay12_bypass_process\n      if (reset == 1'b1) begin\n        Delay12_bypass_reg_re <= 33'sh000000000;\n        Delay12_bypass_reg_im <= 33'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay12_bypass_reg_im <= Shift_Arithmetic_out1_im_1;\n          Delay12_bypass_reg_re <= Shift_Arithmetic_out1_re_1;\n        end\n      end\n    end\n\n  assign Delay12_out1_re = (enb_1_8_1 == 1'b1 ? Shift_Arithmetic_out1_re_1 :\n              Delay12_bypass_reg_re);\n  assign Delay12_out1_im = (enb_1_8_1 == 1'b1 ? Shift_Arithmetic_out1_im_1 :\n              Delay12_bypass_reg_im);\n\n  assign Delay12_out1_re_1 = Delay12_out1_re;\n\n  assign Delay12_out1_im_1 = Delay12_out1_im;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_21_process\n      if (reset == 1'b1) begin\n        Delay12_out1_re_2 <= 33'sh000000000;\n        Delay12_out1_im_2 <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay12_out1_re_2 <= Delay12_out1_re_1;\n          Delay12_out1_im_2 <= Delay12_out1_im_1;\n        end\n      end\n    end\n\n  assign Add1_out1_re = Synchronous_Enabled_Unit_Delay_out1_re + Delay12_out1_re_2;\n  assign Add1_out1_im = Synchronous_Enabled_Unit_Delay_out1_im + Delay12_out1_im_2;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_31_process\n      if (reset == 1'b1) begin\n        Add1_out1_re_1 <= 33'sh000000000;\n        Add1_out1_im_1 <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Add1_out1_re_1 <= Add1_out1_re;\n          Add1_out1_im_1 <= Add1_out1_im;\n        end\n      end\n    end\n\n  assign Synchronous_Enabled_Unit_Delay_out1_im_2 = Synchronous_Enabled_Unit_Delay_out1_im_1;\n\n  assign Synchronous_Enabled_Unit_Delay_out1_re_2 = Synchronous_Enabled_Unit_Delay_out1_re_1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_11_process\n      if (reset == 1'b1) begin\n        Synchronous_Enabled_Unit_Delay_out1_re <= 33'sh000000000;\n        Synchronous_Enabled_Unit_Delay_out1_im <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Synchronous_Enabled_Unit_Delay_out1_re <= Synchronous_Enabled_Unit_Delay_out1_re_2;\n          Synchronous_Enabled_Unit_Delay_out1_im <= Synchronous_Enabled_Unit_Delay_out1_im_2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        Synchronous_Enabled_Unit_Delay_out1_re_3 <= 33'sh000000000;\n        Synchronous_Enabled_Unit_Delay_out1_im_3 <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Synchronous_Enabled_Unit_Delay_out1_re_3 <= Synchronous_Enabled_Unit_Delay_out1_re;\n          Synchronous_Enabled_Unit_Delay_out1_im_3 <= Synchronous_Enabled_Unit_Delay_out1_im;\n        end\n      end\n    end\n\n  assign Synchronous_Enabled_Unit_Delay_ectrl_re = (Delay3_out1_2 == 1'b0 ? Synchronous_Enabled_Unit_Delay_out1_re_3 :\n              Add1_out1_re_1);\n  assign Synchronous_Enabled_Unit_Delay_ectrl_im = (Delay3_out1_2 == 1'b0 ? Synchronous_Enabled_Unit_Delay_out1_im_3 :\n              Add1_out1_im_1);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay1_process\n      if (reset == 1'b1) begin\n        Synchronous_Enabled_Unit_Delay_ectrl_re_1 <= 33'sh000000000;\n        Synchronous_Enabled_Unit_Delay_ectrl_im_1 <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Synchronous_Enabled_Unit_Delay_ectrl_re_1 <= Synchronous_Enabled_Unit_Delay_ectrl_re;\n          Synchronous_Enabled_Unit_Delay_ectrl_im_1 <= Synchronous_Enabled_Unit_Delay_ectrl_im;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Synchronous_Enabled_Unit_Delay_lowered_bypass_process\n      if (reset == 1'b1) begin\n        Synchronous_Enabled_Unit_Delay_lowered_bypass_reg_re <= 33'sh000000000;\n        Synchronous_Enabled_Unit_Delay_lowered_bypass_reg_im <= 33'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Synchronous_Enabled_Unit_Delay_lowered_bypass_reg_im <= Synchronous_Enabled_Unit_Delay_ectrl_im_1;\n          Synchronous_Enabled_Unit_Delay_lowered_bypass_reg_re <= Synchronous_Enabled_Unit_Delay_ectrl_re_1;\n        end\n      end\n    end\n\n  assign Synchronous_Enabled_Unit_Delay_out1_re_1 = (enb_1_8_1 == 1'b1 ? Synchronous_Enabled_Unit_Delay_ectrl_re_1 :\n              Synchronous_Enabled_Unit_Delay_lowered_bypass_reg_re);\n  assign Synchronous_Enabled_Unit_Delay_out1_im_1 = (enb_1_8_1 == 1'b1 ? Synchronous_Enabled_Unit_Delay_ectrl_im_1 :\n              Synchronous_Enabled_Unit_Delay_lowered_bypass_reg_im);\n\n  always @(posedge clk or posedge reset)\n    begin : Delay5_process\n      if (reset == 1'b1) begin\n        Delay5_out1_re <= 33'sh000000000;\n        Delay5_out1_im <= 33'sh000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay5_out1_re <= Synchronous_Enabled_Unit_Delay_out1_re_1;\n          Delay5_out1_im <= Synchronous_Enabled_Unit_Delay_out1_im_1;\n        end\n      end\n    end\n\n  assign dataOut_re = Delay5_out1_re;\n\n  assign dataOut_im = Delay5_out1_im;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay41_output_process\n      if (reset == 1'b1) begin\n        Delay3_out1_3 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay3_out1_3 <= Delay3_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay6_process\n      if (reset == 1'b1) begin\n        Delay6_reg <= {2{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay6_reg[0] <= Delay3_out1_3;\n          Delay6_reg[1] <= Delay6_reg[0];\n        end\n      end\n    end\n\n  assign Delay6_out1 = Delay6_reg[1];\n\n  assign validOut = Delay6_out1;\n\nendmodule  // MovingSum\n\n"},{"name":"DTadjust.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/DTadjust.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: DTadjust\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Correlator/delayedCorrelation/DTadjust\n// Hierarchy Level: 4\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule DTadjust\n          (in_re,\n           in_im,\n           out_re,\n           out_im);\n\n\n  input   signed [31:0] in_re;  // sfix32_En24\n  input   signed [31:0] in_im;  // sfix32_En24\n  output  signed [31:0] out_re;  // sfix32_En26\n  output  signed [31:0] out_im;  // sfix32_En26\n\n\n\n\n  assign out_re = ((in_re[31] == 1'b0) && (in_re[30:29] != 2'b00) ? 32'sb01111111111111111111111111111111 :\n              ((in_re[31] == 1'b1) && (in_re[30:29] != 2'b11) ? 32'sb10000000000000000000000000000000 :\n              {in_re[29:0], 2'b00}));\n  assign out_im = ((in_im[31] == 1'b0) && (in_im[30:29] != 2'b00) ? 32'sb01111111111111111111111111111111 :\n              ((in_im[31] == 1'b1) && (in_im[30:29] != 2'b11) ? 32'sb10000000000000000000000000000000 :\n              {in_im[29:0], 2'b00}));\n\nendmodule  // DTadjust\n\n"},{"name":"delayedCorrelation.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/delayedCorrelation.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: delayedCorrelation\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Correlator/delayedCorrelation\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule delayedCorrelation\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           dataIn_re,\n           dataIn_im,\n           validIn,\n           startIn,\n           corrOut_re,\n           corrOut_im,\n           corrValid,\n           startOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  input   validIn;\n  input   startIn;\n  output  signed [31:0] corrOut_re;  // sfix32_En26\n  output  signed [31:0] corrOut_im;  // sfix32_En26\n  output  corrValid;\n  output  startOut;\n\n\n  reg signed [15:0] Delay4_reg_re [0:1];  // sfix16_En12 [2]\n  reg signed [15:0] Delay4_reg_im [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Delay4_reg_next_re [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Delay4_reg_next_im [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] dataIn_re_1;  // sfix16_En12\n  wire signed [15:0] dataIn_im_1;  // sfix16_En12\n  wire signed [15:0] Delay4_out1_re;  // sfix16_En12\n  wire signed [15:0] Delay4_out1_im;  // sfix16_En12\n  reg signed [15:0] Delay4_out1_re_1;  // sfix16_En12\n  reg signed [15:0] Delay4_out1_im_1;  // sfix16_En12\n  reg signed [15:0] Product_C2ReIm_1_C2ReIm_A;  // sfix16_En12\n  reg signed [15:0] Delay16_reg_re [0:13];  // sfix16_En12 [14]\n  reg signed [15:0] Delay16_reg_im [0:13];  // sfix16_En12 [14]\n  reg signed [15:0] Delay16_reg_next_re [0:13];  // sfix16_En12 [14]\n  reg signed [15:0] Delay16_reg_next_im [0:13];  // sfix16_En12 [14]\n  reg signed [15:0] dataIn_re_2;  // sfix16_En12\n  reg signed [15:0] dataIn_im_2;  // sfix16_En12\n  wire signed [16:0] conj_cast;  // sfix17_En12\n  wire signed [16:0] conj_cast_1;  // sfix17_En12\n  wire signed [15:0] Conjugate_out1_re;  // sfix16_En12\n  wire signed [15:0] Conjugate_out1_im;  // sfix16_En12\n  reg signed [15:0] Delay5_reg_re [0:1];  // sfix16_En12 [2]\n  reg signed [15:0] Delay5_reg_im [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Delay5_reg_next_re [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Delay5_reg_next_im [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Delay5_out1_re;  // sfix16_En12\n  wire signed [15:0] Delay5_out1_im;  // sfix16_En12\n  wire signed [15:0] Delay5_out1_re_1;  // sfix16_En12\n  wire signed [15:0] Delay5_out1_im_1;  // sfix16_En12\n  reg signed [15:0] Delay5_out1_re_2;  // sfix16_En12\n  reg signed [15:0] Delay5_out1_im_2;  // sfix16_En12\n  reg signed [15:0] Product_C2ReIm_2_C2ReIm_A;  // sfix16_En12\n  wire signed [31:0] Product_Re_AC;  // sfix32_En24\n  reg signed [31:0] HwModeRegister_reg [0:2];  // sfix32 [3]\n  reg signed [31:0] HwModeRegister_reg_next [0:2];  // sfix32_En24 [3]\n  reg signed [31:0] Product_Re_AC_1;  // sfix32_En24\n  reg signed [15:0] rd_1_reg [0:1];  // sfix16 [2]\n  wire signed [15:0] rd_1_reg_next [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Product_C2ReIm_1_C2ReIm_B;  // sfix16_En12\n  reg signed [15:0] Product_C2ReIm_1_C2ReIm_B_1;  // sfix16_En12\n  reg signed [15:0] Product_C2ReIm_2_C2ReIm_B;  // sfix16_En12\n  reg signed [15:0] reduced_reg [0:1];  // sfix16 [2]\n  wire signed [15:0] reduced_reg_next [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Product_C2ReIm_2_C2ReIm_B_1;  // sfix16_En12\n  (* use_dsp  = \"yes\" *)   wire signed [31:0] mulOutput;  // sfix32_En24\n  reg signed [31:0] mulOutput_1;  // sfix32_En24\n  wire signed [32:0] MultiplyAdd_add_sub_cast;  // sfix33_En24\n  wire signed [32:0] MultiplyAdd_add_sub_cast_1;  // sfix33_En24\n  wire signed [32:0] mulOutput_2;  // sfix33_En24\n  wire signed [31:0] Product_Im_AD;  // sfix32_En24\n  reg signed [31:0] HwModeRegister_reg_1 [0:2];  // sfix32 [3]\n  reg signed [31:0] HwModeRegister_reg_next_1 [0:2];  // sfix32_En24 [3]\n  reg signed [31:0] Product_Im_AD_1;  // sfix32_En24\n  reg signed [15:0] reduced_reg_1 [0:1];  // sfix16 [2]\n  wire signed [15:0] reduced_reg_next_1 [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Product_C2ReIm_2_C2ReIm_A_1;  // sfix16_En12\n  (* use_dsp  = \"yes\" *)   wire signed [31:0] mulOutput_3;  // sfix32_En24\n  reg signed [31:0] mulOutput_4;  // sfix32_En24\n  wire signed [32:0] MultiplyAdd1_add_add_cast;  // sfix33_En24\n  wire signed [32:0] MultiplyAdd1_add_add_cast_1;  // sfix33_En24\n  wire signed [32:0] mulOutput_5;  // sfix33_En24\n  reg signed [32:0] mulOutput_6;  // sfix33_En24\n  wire signed [31:0] mulOutput_7;  // sfix32_En24\n  reg signed [32:0] mulOutput_8;  // sfix33_En24\n  wire signed [31:0] mulOutput_9;  // sfix32_En24\n  reg signed [31:0] Product_out1_re;  // sfix32_En24\n  reg signed [31:0] Product_out1_im;  // sfix32_En24\n  reg signed [31:0] Delay6_bypass_reg_re;  // sfix32_En24\n  reg signed [31:0] Delay6_bypass_reg_im;  // sfix32_En24\n  wire signed [31:0] Delay6_out1_re;  // sfix32_En24\n  wire signed [31:0] Delay6_out1_im;  // sfix32_En24\n  wire signed [31:0] out_re;  // sfix32_En26\n  wire signed [31:0] out_im;  // sfix32_En26\n  reg  [18:0] Delay7_reg;  // ufix1 [19]\n  wire Delay7_out1;\n  reg  [2:0] Delay8_reg;  // ufix1 [3]\n  wire Delay8_out1;\n  reg signed [31:0] Delay4_t_0_0;  // int32\n  reg signed [31:0] Delay4_t_1;  // int32\n  reg signed [31:0] Delay16_t_0_0;  // int32\n  reg signed [31:0] Delay16_t_0_1;  // int32\n  reg signed [31:0] Delay16_t_1;  // int32\n  reg signed [31:0] Delay5_t_0_0;  // int32\n  reg signed [31:0] Delay5_t_1;  // int32\n  reg signed [31:0] HwModeRegister_t_0_0;  // int32\n  reg signed [31:0] HwModeRegister_t_0_1;  // int32\n  reg signed [31:0] HwModeRegister_t_1;  // int32\n  reg signed [31:0] rd_1_t_0_0;  // int32\n  reg signed [31:0] rd_1_t_1;  // int32\n  reg signed [31:0] reduced_t_0_0;  // int32\n  reg signed [31:0] reduced_t_1;  // int32\n  reg signed [31:0] HwModeRegister_t_0_0_1;  // int32\n  reg signed [31:0] HwModeRegister_t_0_1_1;  // int32\n  reg signed [31:0] HwModeRegister_t_1_1;  // int32\n  reg signed [31:0] reduced_t_0_0_1;  // int32\n  reg signed [31:0] reduced_t_1_1;  // int32\n\n\n  always @(posedge clk or posedge reset)\n    begin : Delay4_process\n      if (reset == 1'b1) begin\n        for(Delay4_t_1 = 32'sd0; Delay4_t_1 <= 32'sd1; Delay4_t_1 = Delay4_t_1 + 32'sd1) begin\n          Delay4_reg_re[Delay4_t_1] <= 16'sb0000000000000000;\n          Delay4_reg_im[Delay4_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay4_t_0_0 = 32'sd0; Delay4_t_0_0 <= 32'sd1; Delay4_t_0_0 = Delay4_t_0_0 + 32'sd1) begin\n            Delay4_reg_re[Delay4_t_0_0] <= Delay4_reg_next_re[Delay4_t_0_0];\n            Delay4_reg_im[Delay4_t_0_0] <= Delay4_reg_next_im[Delay4_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign dataIn_re_1 = Delay4_reg_re[1];\n  assign dataIn_im_1 = Delay4_reg_im[1];\n  assign Delay4_reg_next_re[0] = dataIn_re;\n  assign Delay4_reg_next_im[0] = dataIn_im;\n  assign Delay4_reg_next_re[1] = Delay4_reg_re[0];\n  assign Delay4_reg_next_im[1] = Delay4_reg_im[0];\n\n  assign Delay4_out1_re = dataIn_re_1;\n\n  assign Delay4_out1_im = dataIn_im_1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        Delay4_out1_re_1 <= 16'sb0000000000000000;\n        Delay4_out1_im_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay4_out1_re_1 <= Delay4_out1_re;\n          Delay4_out1_im_1 <= Delay4_out1_im;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_process\n      if (reset == 1'b1) begin\n        Product_C2ReIm_1_C2ReIm_A <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Product_C2ReIm_1_C2ReIm_A <= Delay4_out1_re_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay16_process\n      if (reset == 1'b1) begin\n        for(Delay16_t_1 = 32'sd0; Delay16_t_1 <= 32'sd13; Delay16_t_1 = Delay16_t_1 + 32'sd1) begin\n          Delay16_reg_re[Delay16_t_1] <= 16'sb0000000000000000;\n          Delay16_reg_im[Delay16_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay16_t_0_1 = 32'sd0; Delay16_t_0_1 <= 32'sd13; Delay16_t_0_1 = Delay16_t_0_1 + 32'sd1) begin\n            Delay16_reg_re[Delay16_t_0_1] <= Delay16_reg_next_re[Delay16_t_0_1];\n            Delay16_reg_im[Delay16_t_0_1] <= Delay16_reg_next_im[Delay16_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    dataIn_re_2 = Delay16_reg_re[13];\n    dataIn_im_2 = Delay16_reg_im[13];\n    Delay16_reg_next_re[0] = dataIn_re_1;\n    Delay16_reg_next_im[0] = dataIn_im_1;\n\n    for(Delay16_t_0_0 = 32'sd0; Delay16_t_0_0 <= 32'sd12; Delay16_t_0_0 = Delay16_t_0_0 + 32'sd1) begin\n      Delay16_reg_next_re[Delay16_t_0_0 + 32'sd1] = Delay16_reg_re[Delay16_t_0_0];\n      Delay16_reg_next_im[Delay16_t_0_0 + 32'sd1] = Delay16_reg_im[Delay16_t_0_0];\n    end\n\n  end\n\n  assign Conjugate_out1_re = dataIn_re_2;\n  assign conj_cast = {dataIn_im_2[15], dataIn_im_2};\n  assign conj_cast_1 =  - (conj_cast);\n  assign Conjugate_out1_im = ((conj_cast_1[16] == 1'b0) && (conj_cast_1[15] != 1'b0) ? 16'sb0111111111111111 :\n              ((conj_cast_1[16] == 1'b1) && (conj_cast_1[15] != 1'b1) ? 16'sb1000000000000000 :\n              $signed(conj_cast_1[15:0])));\n\n  always @(posedge clk or posedge reset)\n    begin : Delay5_process\n      if (reset == 1'b1) begin\n        for(Delay5_t_1 = 32'sd0; Delay5_t_1 <= 32'sd1; Delay5_t_1 = Delay5_t_1 + 32'sd1) begin\n          Delay5_reg_re[Delay5_t_1] <= 16'sb0000000000000000;\n          Delay5_reg_im[Delay5_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay5_t_0_0 = 32'sd0; Delay5_t_0_0 <= 32'sd1; Delay5_t_0_0 = Delay5_t_0_0 + 32'sd1) begin\n            Delay5_reg_re[Delay5_t_0_0] <= Delay5_reg_next_re[Delay5_t_0_0];\n            Delay5_reg_im[Delay5_t_0_0] <= Delay5_reg_next_im[Delay5_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay5_out1_re = Delay5_reg_re[1];\n  assign Delay5_out1_im = Delay5_reg_im[1];\n  assign Delay5_reg_next_re[0] = Conjugate_out1_re;\n  assign Delay5_reg_next_im[0] = Conjugate_out1_im;\n  assign Delay5_reg_next_re[1] = Delay5_reg_re[0];\n  assign Delay5_reg_next_im[1] = Delay5_reg_im[0];\n\n  assign Delay5_out1_re_1 = Delay5_out1_re;\n\n  assign Delay5_out1_im_1 = Delay5_out1_im;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        Delay5_out1_re_2 <= 16'sb0000000000000000;\n        Delay5_out1_im_2 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay5_out1_re_2 <= Delay5_out1_re_1;\n          Delay5_out1_im_2 <= Delay5_out1_im_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_1_process\n      if (reset == 1'b1) begin\n        Product_C2ReIm_2_C2ReIm_A <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Product_C2ReIm_2_C2ReIm_A <= Delay5_out1_re_2;\n        end\n      end\n    end\n\n  assign Product_Re_AC = Product_C2ReIm_1_C2ReIm_A * Product_C2ReIm_2_C2ReIm_A;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_process\n      if (reset == 1'b1) begin\n        for(HwModeRegister_t_1 = 32'sd0; HwModeRegister_t_1 <= 32'sd2; HwModeRegister_t_1 = HwModeRegister_t_1 + 32'sd1) begin\n          HwModeRegister_reg[HwModeRegister_t_1] <= 32'sb00000000000000000000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(HwModeRegister_t_0_1 = 32'sd0; HwModeRegister_t_0_1 <= 32'sd2; HwModeRegister_t_0_1 = HwModeRegister_t_0_1 + 32'sd1) begin\n            HwModeRegister_reg[HwModeRegister_t_0_1] <= HwModeRegister_reg_next[HwModeRegister_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Product_Re_AC_1 = HwModeRegister_reg[2];\n    HwModeRegister_reg_next[0] = Product_Re_AC;\n\n    for(HwModeRegister_t_0_0 = 32'sd0; HwModeRegister_t_0_0 <= 32'sd1; HwModeRegister_t_0_0 = HwModeRegister_t_0_0 + 32'sd1) begin\n      HwModeRegister_reg_next[HwModeRegister_t_0_0 + 32'sd1] = HwModeRegister_reg[HwModeRegister_t_0_0];\n    end\n\n  end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        for(rd_1_t_1 = 32'sd0; rd_1_t_1 <= 32'sd1; rd_1_t_1 = rd_1_t_1 + 32'sd1) begin\n          rd_1_reg[rd_1_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(rd_1_t_0_0 = 32'sd0; rd_1_t_0_0 <= 32'sd1; rd_1_t_0_0 = rd_1_t_0_0 + 32'sd1) begin\n            rd_1_reg[rd_1_t_0_0] <= rd_1_reg_next[rd_1_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Product_C2ReIm_1_C2ReIm_B = rd_1_reg[1];\n  assign rd_1_reg_next[0] = Delay4_out1_im_1;\n  assign rd_1_reg_next[1] = rd_1_reg[0];\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_2_process\n      if (reset == 1'b1) begin\n        Product_C2ReIm_1_C2ReIm_B_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Product_C2ReIm_1_C2ReIm_B_1 <= Product_C2ReIm_1_C2ReIm_B;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_3_process\n      if (reset == 1'b1) begin\n        Product_C2ReIm_2_C2ReIm_B <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Product_C2ReIm_2_C2ReIm_B <= Delay5_out1_im_2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_4_process\n      if (reset == 1'b1) begin\n        for(reduced_t_1 = 32'sd0; reduced_t_1 <= 32'sd1; reduced_t_1 = reduced_t_1 + 32'sd1) begin\n          reduced_reg[reduced_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(reduced_t_0_0 = 32'sd0; reduced_t_0_0 <= 32'sd1; reduced_t_0_0 = reduced_t_0_0 + 32'sd1) begin\n            reduced_reg[reduced_t_0_0] <= reduced_reg_next[reduced_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Product_C2ReIm_2_C2ReIm_B_1 = reduced_reg[1];\n  assign reduced_reg_next[0] = Product_C2ReIm_2_C2ReIm_B;\n  assign reduced_reg_next[1] = reduced_reg[0];\n\n  assign mulOutput = Product_C2ReIm_1_C2ReIm_B_1 * Product_C2ReIm_2_C2ReIm_B_1;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_1_process\n      if (reset == 1'b1) begin\n        mulOutput_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          mulOutput_1 <= mulOutput;\n        end\n      end\n    end\n\n  assign MultiplyAdd_add_sub_cast = {Product_Re_AC_1[31], Product_Re_AC_1};\n  assign MultiplyAdd_add_sub_cast_1 = {mulOutput_1[31], mulOutput_1};\n  assign mulOutput_2 = MultiplyAdd_add_sub_cast - MultiplyAdd_add_sub_cast_1;\n\n  assign Product_Im_AD = Product_C2ReIm_1_C2ReIm_A * Product_C2ReIm_2_C2ReIm_B;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_2_process\n      if (reset == 1'b1) begin\n        for(HwModeRegister_t_1_1 = 32'sd0; HwModeRegister_t_1_1 <= 32'sd2; HwModeRegister_t_1_1 = HwModeRegister_t_1_1 + 32'sd1) begin\n          HwModeRegister_reg_1[HwModeRegister_t_1_1] <= 32'sb00000000000000000000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(HwModeRegister_t_0_1_1 = 32'sd0; HwModeRegister_t_0_1_1 <= 32'sd2; HwModeRegister_t_0_1_1 = HwModeRegister_t_0_1_1 + 32'sd1) begin\n            HwModeRegister_reg_1[HwModeRegister_t_0_1_1] <= HwModeRegister_reg_next_1[HwModeRegister_t_0_1_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Product_Im_AD_1 = HwModeRegister_reg_1[2];\n    HwModeRegister_reg_next_1[0] = Product_Im_AD;\n\n    for(HwModeRegister_t_0_0_1 = 32'sd0; HwModeRegister_t_0_0_1 <= 32'sd1; HwModeRegister_t_0_0_1 = HwModeRegister_t_0_0_1 + 32'sd1) begin\n      HwModeRegister_reg_next_1[HwModeRegister_t_0_0_1 + 32'sd1] = HwModeRegister_reg_1[HwModeRegister_t_0_0_1];\n    end\n\n  end\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_5_process\n      if (reset == 1'b1) begin\n        for(reduced_t_1_1 = 32'sd0; reduced_t_1_1 <= 32'sd1; reduced_t_1_1 = reduced_t_1_1 + 32'sd1) begin\n          reduced_reg_1[reduced_t_1_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(reduced_t_0_0_1 = 32'sd0; reduced_t_0_0_1 <= 32'sd1; reduced_t_0_0_1 = reduced_t_0_0_1 + 32'sd1) begin\n            reduced_reg_1[reduced_t_0_0_1] <= reduced_reg_next_1[reduced_t_0_0_1];\n          end\n        end\n      end\n    end\n\n  assign Product_C2ReIm_2_C2ReIm_A_1 = reduced_reg_1[1];\n  assign reduced_reg_next_1[0] = Product_C2ReIm_2_C2ReIm_A;\n  assign reduced_reg_next_1[1] = reduced_reg_1[0];\n\n  assign mulOutput_3 = Product_C2ReIm_1_C2ReIm_B_1 * Product_C2ReIm_2_C2ReIm_A_1;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_3_process\n      if (reset == 1'b1) begin\n        mulOutput_4 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          mulOutput_4 <= mulOutput_3;\n        end\n      end\n    end\n\n  assign MultiplyAdd1_add_add_cast = {Product_Im_AD_1[31], Product_Im_AD_1};\n  assign MultiplyAdd1_add_add_cast_1 = {mulOutput_4[31], mulOutput_4};\n  assign mulOutput_5 = MultiplyAdd1_add_add_cast + MultiplyAdd1_add_add_cast_1;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_4_process\n      if (reset == 1'b1) begin\n        mulOutput_6 <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          mulOutput_6 <= mulOutput_2;\n        end\n      end\n    end\n\n  assign mulOutput_7 = mulOutput_6[31:0];\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_5_process\n      if (reset == 1'b1) begin\n        mulOutput_8 <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          mulOutput_8 <= mulOutput_5;\n        end\n      end\n    end\n\n  assign mulOutput_9 = mulOutput_8[31:0];\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay_process\n      if (reset == 1'b1) begin\n        Product_out1_re <= 32'sb00000000000000000000000000000000;\n        Product_out1_im <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Product_out1_re <= mulOutput_7;\n          Product_out1_im <= mulOutput_9;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay6_bypass_process\n      if (reset == 1'b1) begin\n        Delay6_bypass_reg_re <= 32'sb00000000000000000000000000000000;\n        Delay6_bypass_reg_im <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay6_bypass_reg_im <= Product_out1_im;\n          Delay6_bypass_reg_re <= Product_out1_re;\n        end\n      end\n    end\n\n  assign Delay6_out1_re = (enb_1_8_1 == 1'b1 ? Product_out1_re :\n              Delay6_bypass_reg_re);\n  assign Delay6_out1_im = (enb_1_8_1 == 1'b1 ? Product_out1_im :\n              Delay6_bypass_reg_im);\n\n  DTadjust u_DTadjust (.in_re(Delay6_out1_re),  // sfix32_En24\n                       .in_im(Delay6_out1_im),  // sfix32_En24\n                       .out_re(out_re),  // sfix32_En26\n                       .out_im(out_im)  // sfix32_En26\n                       );\n\n  assign corrOut_re = out_re;\n\n  assign corrOut_im = out_im;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay7_process\n      if (reset == 1'b1) begin\n        Delay7_reg <= {19{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay7_reg[0] <= validIn;\n          Delay7_reg[32'sd18:32'sd1] <= Delay7_reg[32'sd17:32'sd0];\n        end\n      end\n    end\n\n  assign Delay7_out1 = Delay7_reg[18];\n\n  assign corrValid = Delay7_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay8_process\n      if (reset == 1'b1) begin\n        Delay8_reg <= {3{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay8_reg[0] <= startIn;\n          Delay8_reg[32'sd2:32'sd1] <= Delay8_reg[32'sd1:32'sd0];\n        end\n      end\n    end\n\n  assign Delay8_out1 = Delay8_reg[2];\n\n  assign startOut = Delay8_out1;\n\nendmodule  // delayedCorrelation\n\n"},{"name":"Correlator_block.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator_block.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Correlator_block\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Correlator\n// Hierarchy Level: 2\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Correlator_block\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           dataIn_re,\n           dataIn_im,\n           validIn,\n           startIn,\n           dataOut,\n           validOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  input   validIn;\n  input   startIn;\n  output  signed [65:0] dataOut;  // sfix66_En52\n  output  validOut;\n\n\n  wire signed [31:0] out_re;  // sfix32_En26\n  wire signed [31:0] out_im;  // sfix32_En26\n  wire delayedCorrelation_corrValid;\n  wire delayedCorrelation_startOut;\n  reg signed [31:0] Delay1_out1_re;  // sfix32_En26\n  reg signed [31:0] Delay1_out1_im;  // sfix32_En26\n  reg  Delay4_out1;\n  reg  Delay5_out1;\n  wire signed [32:0] MovingSum_dataOut_re;  // sfix33_En26\n  wire signed [32:0] MovingSum_dataOut_im;  // sfix33_En26\n  wire MovingSum_validOut;\n  reg  [14:0] Delay2_reg;  // ufix1 [15]\n  wire Delay2_out1;\n  wire Delay2_out1_1;\n  reg  Delay2_out1_2;\n  wire MovingSum_validOut_1;\n  reg  MovingSum_validOut_2;\n  wire Logical_Operator_out1;\n  reg  Logical_Operator_out1_1;\n  wire switch_compare_1;\n  wire signed [32:0] Constant_out1_re;  // sfix33_En26\n  wire signed [32:0] Constant_out1_im;  // sfix33_En26\n  wire signed [32:0] MovingSum_dataOut_re_1;  // sfix33_En26\n  wire signed [32:0] MovingSum_dataOut_im_1;  // sfix33_En26\n  reg signed [32:0] rd_2_reg_re [0:1];  // sfix33_En26 [2]\n  reg signed [32:0] rd_2_reg_im [0:1];  // sfix33_En26 [2]\n  wire signed [32:0] rd_2_reg_next_re [0:1];  // sfix33_En26 [2]\n  wire signed [32:0] rd_2_reg_next_im [0:1];  // sfix33_En26 [2]\n  wire signed [32:0] MovingSum_dataOut_re_2;  // sfix33_En26\n  wire signed [32:0] MovingSum_dataOut_im_2;  // sfix33_En26\n  wire signed [32:0] Switch_out1_re;  // sfix33_En26\n  wire signed [32:0] Switch_out1_im;  // sfix33_En26\n  reg signed [32:0] Switch_out1_re_1;  // sfix33_En26\n  reg signed [32:0] Switch_out1_im_1;  // sfix33_En26\n  wire signed [32:0] Shift_Arithmetic_out1_re;  // sfix33_En26\n  wire signed [32:0] Shift_Arithmetic_out1_im;  // sfix33_En26\n  wire signed [65:0] MagnitudeSquared_dataOut;  // sfix66_En52\n  wire MagnitudeSquared_validOut;\n  reg signed [65:0] MagnitudeSquared_dataOut_1;  // sfix66_En52\n  reg signed [65:0] MagnitudeSquared_dataOut_2;  // sfix66_En52\n  reg signed [65:0] Delay_out1;  // sfix66_En52\n  wire MagnitudeSquared_validOut_1;\n  reg  MagnitudeSquared_validOut_2;\n  reg  [1:0] Delay3_reg;  // ufix1 [2]\n  wire Delay3_out1;\n  reg signed [31:0] rd_2_t_0_0;  // int32\n  reg signed [31:0] rd_2_t_1;  // int32\n\n\n  delayedCorrelation u_delayedCorrelation (.clk(clk),\n                                           .reset(reset),\n                                           .enb_1_8_1(enb_1_8_1),\n                                           .enb_1_8_0(enb_1_8_0),\n                                           .enb(enb),\n                                           .dataIn_re(dataIn_re),  // sfix16_En12\n                                           .dataIn_im(dataIn_im),  // sfix16_En12\n                                           .validIn(validIn),\n                                           .startIn(startIn),\n                                           .corrOut_re(out_re),  // sfix32_En26\n                                           .corrOut_im(out_im),  // sfix32_En26\n                                           .corrValid(delayedCorrelation_corrValid),\n                                           .startOut(delayedCorrelation_startOut)\n                                           );\n\n  always @(posedge clk or posedge reset)\n    begin : Delay11_process\n      if (reset == 1'b1) begin\n        Delay1_out1_re <= 32'sb00000000000000000000000000000000;\n        Delay1_out1_im <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay1_out1_re <= out_re;\n          Delay1_out1_im <= out_im;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay4_process\n      if (reset == 1'b1) begin\n        Delay4_out1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay4_out1 <= delayedCorrelation_corrValid;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay5_process\n      if (reset == 1'b1) begin\n        Delay5_out1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay5_out1 <= delayedCorrelation_startOut;\n        end\n      end\n    end\n\n  MovingSum u_MovingSum (.clk(clk),\n                         .reset(reset),\n                         .enb_1_8_1(enb_1_8_1),\n                         .enb_1_8_0(enb_1_8_0),\n                         .enb(enb),\n                         .dataIn_re(Delay1_out1_re),  // sfix32_En26\n                         .dataIn_im(Delay1_out1_im),  // sfix32_En26\n                         .validIn(Delay4_out1),\n                         .reset_1(Delay5_out1),\n                         .dataOut_re(MovingSum_dataOut_re),  // sfix33_En26\n                         .dataOut_im(MovingSum_dataOut_im),  // sfix33_En26\n                         .validOut(MovingSum_validOut)\n                         );\n\n  always @(posedge clk or posedge reset)\n    begin : Delay2_process\n      if (reset == 1'b1) begin\n        Delay2_reg <= {15{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay2_reg[0] <= MovingSum_validOut;\n          Delay2_reg[32'sd14:32'sd1] <= Delay2_reg[32'sd13:32'sd0];\n        end\n      end\n    end\n\n  assign Delay2_out1 = Delay2_reg[14];\n\n  assign Delay2_out1_1 = Delay2_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        Delay2_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          Delay2_out1_2 <= Delay2_out1_1;\n        end\n      end\n    end\n\n  assign MovingSum_validOut_1 = MovingSum_validOut;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        MovingSum_validOut_2 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          MovingSum_validOut_2 <= MovingSum_validOut_1;\n        end\n      end\n    end\n\n  assign Logical_Operator_out1 = Delay2_out1_2 & MovingSum_validOut_2;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        Logical_Operator_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          Logical_Operator_out1_1 <= Logical_Operator_out1;\n        end\n      end\n    end\n\n  assign switch_compare_1 = Logical_Operator_out1_1 > 1'b0;\n\n  assign Constant_out1_re = 33'sh000000000;\n  assign Constant_out1_im = 33'sh000000000;\n\n  assign MovingSum_dataOut_re_1 = MovingSum_dataOut_re;\n\n  assign MovingSum_dataOut_im_1 = MovingSum_dataOut_im;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        for(rd_2_t_1 = 32'sd0; rd_2_t_1 <= 32'sd1; rd_2_t_1 = rd_2_t_1 + 32'sd1) begin\n          rd_2_reg_re[rd_2_t_1] <= 33'sh000000000;\n          rd_2_reg_im[rd_2_t_1] <= 33'sh000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(rd_2_t_0_0 = 32'sd0; rd_2_t_0_0 <= 32'sd1; rd_2_t_0_0 = rd_2_t_0_0 + 32'sd1) begin\n            rd_2_reg_re[rd_2_t_0_0] <= rd_2_reg_next_re[rd_2_t_0_0];\n            rd_2_reg_im[rd_2_t_0_0] <= rd_2_reg_next_im[rd_2_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign MovingSum_dataOut_re_2 = rd_2_reg_re[1];\n  assign MovingSum_dataOut_im_2 = rd_2_reg_im[1];\n  assign rd_2_reg_next_re[0] = MovingSum_dataOut_re_1;\n  assign rd_2_reg_next_im[0] = MovingSum_dataOut_im_1;\n  assign rd_2_reg_next_re[1] = rd_2_reg_re[0];\n  assign rd_2_reg_next_im[1] = rd_2_reg_im[0];\n\n  assign Switch_out1_re = (switch_compare_1 == 1'b0 ? Constant_out1_re :\n              MovingSum_dataOut_re_2);\n  assign Switch_out1_im = (switch_compare_1 == 1'b0 ? Constant_out1_im :\n              MovingSum_dataOut_im_2);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        Switch_out1_re_1 <= 33'sh000000000;\n        Switch_out1_im_1 <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Switch_out1_re_1 <= Switch_out1_re;\n          Switch_out1_im_1 <= Switch_out1_im;\n        end\n      end\n    end\n\n  assign Shift_Arithmetic_out1_re = Switch_out1_re_1 >>> 8'd4;\n  assign Shift_Arithmetic_out1_im = Switch_out1_im_1 >>> 8'd4;\n\n  MagnitudeSquared u_MagnitudeSquared (.clk(clk),\n                                       .reset(reset),\n                                       .enb_1_8_1(enb_1_8_1),\n                                       .enb_1_8_0(enb_1_8_0),\n                                       .enb(enb),\n                                       .dataIn_re(Shift_Arithmetic_out1_re),  // sfix33_En26\n                                       .dataIn_im(Shift_Arithmetic_out1_im),  // sfix33_En26\n                                       .validIn(Logical_Operator_out1),\n                                       .dataOut(MagnitudeSquared_dataOut),  // sfix66_En52\n                                       .validOut(MagnitudeSquared_validOut)\n                                       );\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay_process\n      if (reset == 1'b1) begin\n        MagnitudeSquared_dataOut_1 <= 66'sh00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          MagnitudeSquared_dataOut_1 <= MagnitudeSquared_dataOut;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_output_process\n      if (reset == 1'b1) begin\n        MagnitudeSquared_dataOut_2 <= 66'sh00000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          MagnitudeSquared_dataOut_2 <= MagnitudeSquared_dataOut_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay_process\n      if (reset == 1'b1) begin\n        Delay_out1 <= 66'sh00000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay_out1 <= MagnitudeSquared_dataOut_2;\n        end\n      end\n    end\n\n  assign dataOut = Delay_out1;\n\n  assign MagnitudeSquared_validOut_1 = MagnitudeSquared_validOut;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay31_output_process\n      if (reset == 1'b1) begin\n        MagnitudeSquared_validOut_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          MagnitudeSquared_validOut_2 <= MagnitudeSquared_validOut_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay3_process\n      if (reset == 1'b1) begin\n        Delay3_reg <= {2{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay3_reg[0] <= MagnitudeSquared_validOut_2;\n          Delay3_reg[1] <= Delay3_reg[0];\n        end\n      end\n    end\n\n  assign Delay3_out1 = Delay3_reg[1];\n\n  assign validOut = Delay3_out1;\n\nendmodule  // Correlator_block\n\n"},{"name":"DTadjust_block.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/DTadjust_block.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: DTadjust_block\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Energy \n// Calculator/magnitudeSquared/MagnitudeSquared/DTadjus\n// Hierarchy Level: 5\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule DTadjust_block\n          (in,\n           out);\n\n\n  input   signed [32:0] in;  // sfix33_En24\n  output  signed [32:0] out;  // sfix33_En27\n\n\n\n\n  assign out = ((in[32] == 1'b0) && (in[31:29] != 3'b000) ? 33'sh0FFFFFFFF :\n              ((in[32] == 1'b1) && (in[31:29] != 3'b111) ? 33'sh100000000 :\n              {in[29:0], 3'b000}));\n\nendmodule  // DTadjust_block\n\n"},{"name":"MagnitudeSquared_block.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared_block.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: MagnitudeSquared_block\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Energy \n// Calculator/magnitudeSquared/MagnitudeSquare\n// Hierarchy Level: 4\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule MagnitudeSquared_block\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           dataIn_re,\n           dataIn_im,\n           validIn,\n           dataOut,\n           validOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  input   validIn;\n  output  signed [32:0] dataOut;  // sfix33_En27\n  output  validOut;\n\n\n  reg signed [15:0] Delay1_reg [0:1];  // sfix16 [2]\n  wire signed [15:0] Delay1_reg_next [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Complex_to_Real_Imag_out1;  // sfix16_En12\n  wire signed [15:0] Delay1_out1;  // sfix16_En12\n  reg signed [15:0] HwModeRegister_reg [0:1];  // sfix16 [2]\n  wire signed [15:0] HwModeRegister_reg_next [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Delay1_out1_1;  // sfix16_En12\n  wire signed [15:0] Delay_out1;  // sfix16_En12\n  reg signed [15:0] HwModeRegister1_reg [0:1];  // sfix16 [2]\n  wire signed [15:0] HwModeRegister1_reg_next [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Delay_out1_1;  // sfix16_En12\n  wire signed [31:0] Product4_out1;  // sfix32_En24\n  reg signed [31:0] crp_out_delay1_reg [0:1];  // sfix32 [2]\n  wire signed [31:0] crp_out_delay1_reg_next [0:1];  // sfix32_En24 [2]\n  wire signed [31:0] Product4_out1_1;  // sfix32_En24\n  reg signed [31:0] Delay4_bypass_reg;  // sfix32\n  wire signed [31:0] Delay4_out1;  // sfix32_En24\n  wire signed [31:0] Delay4_out1_1;  // sfix32_En24\n  reg signed [31:0] Delay4_out1_2;  // sfix32_En24\n  reg signed [15:0] Delay3_reg [0:1];  // sfix16 [2]\n  wire signed [15:0] Delay3_reg_next [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Complex_to_Real_Imag_out2;  // sfix16_En12\n  wire signed [15:0] Delay2_out1;  // sfix16_En12\n  reg signed [15:0] HwModeRegister2_reg [0:1];  // sfix16 [2]\n  wire signed [15:0] HwModeRegister2_reg_next [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Delay2_out1_1;  // sfix16_En12\n  wire signed [15:0] Delay3_out1;  // sfix16_En12\n  reg signed [15:0] HwModeRegister3_reg [0:1];  // sfix16 [2]\n  wire signed [15:0] HwModeRegister3_reg_next [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Delay3_out1_1;  // sfix16_En12\n  wire signed [31:0] Product1_out1;  // sfix32_En24\n  reg signed [31:0] crp_out_delay2_reg [0:1];  // sfix32 [2]\n  wire signed [31:0] crp_out_delay2_reg_next [0:1];  // sfix32_En24 [2]\n  wire signed [31:0] Product1_out1_1;  // sfix32_En24\n  reg signed [31:0] Delay5_bypass_reg;  // sfix32\n  wire signed [31:0] Delay5_out1;  // sfix32_En24\n  wire signed [31:0] Delay5_out1_1;  // sfix32_En24\n  reg signed [31:0] Delay5_out1_2;  // sfix32_En24\n  wire signed [32:0] Add_add_cast;  // sfix33_En24\n  wire signed [32:0] Add_add_cast_1;  // sfix33_En24\n  wire signed [32:0] Add_out1;  // sfix33_En24\n  wire signed [32:0] out;  // sfix33_En27\n  wire validIn_1;\n  reg  validIn_2;\n  reg  validIn_3;\n  reg  [1:0] Delay6_reg;  // ufix1 [2]\n  wire Delay6_out1;\n  reg signed [31:0] Delay1_t_0_0;  // int32\n  reg signed [31:0] Delay1_t_1;  // int32\n  reg signed [31:0] HwModeRegister_t_0_0;  // int32\n  reg signed [31:0] HwModeRegister_t_1;  // int32\n  reg signed [31:0] HwModeRegister1_t_0_0;  // int32\n  reg signed [31:0] HwModeRegister1_t_1;  // int32\n  reg signed [31:0] crp_out_delay1_t_0_0;  // int32\n  reg signed [31:0] crp_out_delay1_t_1;  // int32\n  reg signed [31:0] Delay3_t_0_0;  // int32\n  reg signed [31:0] Delay3_t_1;  // int32\n  reg signed [31:0] HwModeRegister2_t_0_0;  // int32\n  reg signed [31:0] HwModeRegister2_t_1;  // int32\n  reg signed [31:0] HwModeRegister3_t_0_0;  // int32\n  reg signed [31:0] HwModeRegister3_t_1;  // int32\n  reg signed [31:0] crp_out_delay2_t_0_0;  // int32\n  reg signed [31:0] crp_out_delay2_t_1;  // int32\n\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_process\n      if (reset == 1'b1) begin\n        for(Delay1_t_1 = 32'sd0; Delay1_t_1 <= 32'sd1; Delay1_t_1 = Delay1_t_1 + 32'sd1) begin\n          Delay1_reg[Delay1_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay1_t_0_0 = 32'sd0; Delay1_t_0_0 <= 32'sd1; Delay1_t_0_0 = Delay1_t_0_0 + 32'sd1) begin\n            Delay1_reg[Delay1_t_0_0] <= Delay1_reg_next[Delay1_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Complex_to_Real_Imag_out1 = Delay1_reg[1];\n  assign Delay1_reg_next[0] = dataIn_re;\n  assign Delay1_reg_next[1] = Delay1_reg[0];\n\n  assign Delay1_out1 = Complex_to_Real_Imag_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_process\n      if (reset == 1'b1) begin\n        for(HwModeRegister_t_1 = 32'sd0; HwModeRegister_t_1 <= 32'sd1; HwModeRegister_t_1 = HwModeRegister_t_1 + 32'sd1) begin\n          HwModeRegister_reg[HwModeRegister_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(HwModeRegister_t_0_0 = 32'sd0; HwModeRegister_t_0_0 <= 32'sd1; HwModeRegister_t_0_0 = HwModeRegister_t_0_0 + 32'sd1) begin\n            HwModeRegister_reg[HwModeRegister_t_0_0] <= HwModeRegister_reg_next[HwModeRegister_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay1_out1_1 = HwModeRegister_reg[1];\n  assign HwModeRegister_reg_next[0] = Delay1_out1;\n  assign HwModeRegister_reg_next[1] = HwModeRegister_reg[0];\n\n  assign Delay_out1 = Complex_to_Real_Imag_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister1_process\n      if (reset == 1'b1) begin\n        for(HwModeRegister1_t_1 = 32'sd0; HwModeRegister1_t_1 <= 32'sd1; HwModeRegister1_t_1 = HwModeRegister1_t_1 + 32'sd1) begin\n          HwModeRegister1_reg[HwModeRegister1_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(HwModeRegister1_t_0_0 = 32'sd0; HwModeRegister1_t_0_0 <= 32'sd1; HwModeRegister1_t_0_0 = HwModeRegister1_t_0_0 + 32'sd1) begin\n            HwModeRegister1_reg[HwModeRegister1_t_0_0] <= HwModeRegister1_reg_next[HwModeRegister1_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay_out1_1 = HwModeRegister1_reg[1];\n  assign HwModeRegister1_reg_next[0] = Delay_out1;\n  assign HwModeRegister1_reg_next[1] = HwModeRegister1_reg[0];\n\n  assign Product4_out1 = Delay1_out1_1 * Delay_out1_1;\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay1_process\n      if (reset == 1'b1) begin\n        for(crp_out_delay1_t_1 = 32'sd0; crp_out_delay1_t_1 <= 32'sd1; crp_out_delay1_t_1 = crp_out_delay1_t_1 + 32'sd1) begin\n          crp_out_delay1_reg[crp_out_delay1_t_1] <= 32'sb00000000000000000000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(crp_out_delay1_t_0_0 = 32'sd0; crp_out_delay1_t_0_0 <= 32'sd1; crp_out_delay1_t_0_0 = crp_out_delay1_t_0_0 + 32'sd1) begin\n            crp_out_delay1_reg[crp_out_delay1_t_0_0] <= crp_out_delay1_reg_next[crp_out_delay1_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Product4_out1_1 = crp_out_delay1_reg[1];\n  assign crp_out_delay1_reg_next[0] = Product4_out1;\n  assign crp_out_delay1_reg_next[1] = crp_out_delay1_reg[0];\n\n  always @(posedge clk or posedge reset)\n    begin : Delay4_bypass_process\n      if (reset == 1'b1) begin\n        Delay4_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay4_bypass_reg <= Product4_out1_1;\n        end\n      end\n    end\n\n  assign Delay4_out1 = (enb_1_8_1 == 1'b1 ? Product4_out1_1 :\n              Delay4_bypass_reg);\n\n  assign Delay4_out1_1 = Delay4_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        Delay4_out1_2 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay4_out1_2 <= Delay4_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay3_process\n      if (reset == 1'b1) begin\n        for(Delay3_t_1 = 32'sd0; Delay3_t_1 <= 32'sd1; Delay3_t_1 = Delay3_t_1 + 32'sd1) begin\n          Delay3_reg[Delay3_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay3_t_0_0 = 32'sd0; Delay3_t_0_0 <= 32'sd1; Delay3_t_0_0 = Delay3_t_0_0 + 32'sd1) begin\n            Delay3_reg[Delay3_t_0_0] <= Delay3_reg_next[Delay3_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Complex_to_Real_Imag_out2 = Delay3_reg[1];\n  assign Delay3_reg_next[0] = dataIn_im;\n  assign Delay3_reg_next[1] = Delay3_reg[0];\n\n  assign Delay2_out1 = Complex_to_Real_Imag_out2;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister2_process\n      if (reset == 1'b1) begin\n        for(HwModeRegister2_t_1 = 32'sd0; HwModeRegister2_t_1 <= 32'sd1; HwModeRegister2_t_1 = HwModeRegister2_t_1 + 32'sd1) begin\n          HwModeRegister2_reg[HwModeRegister2_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(HwModeRegister2_t_0_0 = 32'sd0; HwModeRegister2_t_0_0 <= 32'sd1; HwModeRegister2_t_0_0 = HwModeRegister2_t_0_0 + 32'sd1) begin\n            HwModeRegister2_reg[HwModeRegister2_t_0_0] <= HwModeRegister2_reg_next[HwModeRegister2_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay2_out1_1 = HwModeRegister2_reg[1];\n  assign HwModeRegister2_reg_next[0] = Delay2_out1;\n  assign HwModeRegister2_reg_next[1] = HwModeRegister2_reg[0];\n\n  assign Delay3_out1 = Complex_to_Real_Imag_out2;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister3_process\n      if (reset == 1'b1) begin\n        for(HwModeRegister3_t_1 = 32'sd0; HwModeRegister3_t_1 <= 32'sd1; HwModeRegister3_t_1 = HwModeRegister3_t_1 + 32'sd1) begin\n          HwModeRegister3_reg[HwModeRegister3_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(HwModeRegister3_t_0_0 = 32'sd0; HwModeRegister3_t_0_0 <= 32'sd1; HwModeRegister3_t_0_0 = HwModeRegister3_t_0_0 + 32'sd1) begin\n            HwModeRegister3_reg[HwModeRegister3_t_0_0] <= HwModeRegister3_reg_next[HwModeRegister3_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay3_out1_1 = HwModeRegister3_reg[1];\n  assign HwModeRegister3_reg_next[0] = Delay3_out1;\n  assign HwModeRegister3_reg_next[1] = HwModeRegister3_reg[0];\n\n  assign Product1_out1 = Delay2_out1_1 * Delay3_out1_1;\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay2_process\n      if (reset == 1'b1) begin\n        for(crp_out_delay2_t_1 = 32'sd0; crp_out_delay2_t_1 <= 32'sd1; crp_out_delay2_t_1 = crp_out_delay2_t_1 + 32'sd1) begin\n          crp_out_delay2_reg[crp_out_delay2_t_1] <= 32'sb00000000000000000000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(crp_out_delay2_t_0_0 = 32'sd0; crp_out_delay2_t_0_0 <= 32'sd1; crp_out_delay2_t_0_0 = crp_out_delay2_t_0_0 + 32'sd1) begin\n            crp_out_delay2_reg[crp_out_delay2_t_0_0] <= crp_out_delay2_reg_next[crp_out_delay2_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Product1_out1_1 = crp_out_delay2_reg[1];\n  assign crp_out_delay2_reg_next[0] = Product1_out1;\n  assign crp_out_delay2_reg_next[1] = crp_out_delay2_reg[0];\n\n  always @(posedge clk or posedge reset)\n    begin : Delay5_bypass_process\n      if (reset == 1'b1) begin\n        Delay5_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay5_bypass_reg <= Product1_out1_1;\n        end\n      end\n    end\n\n  assign Delay5_out1 = (enb_1_8_1 == 1'b1 ? Product1_out1_1 :\n              Delay5_bypass_reg);\n\n  assign Delay5_out1_1 = Delay5_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        Delay5_out1_2 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay5_out1_2 <= Delay5_out1_1;\n        end\n      end\n    end\n\n  assign Add_add_cast = {Delay4_out1_2[31], Delay4_out1_2};\n  assign Add_add_cast_1 = {Delay5_out1_2[31], Delay5_out1_2};\n  assign Add_out1 = Add_add_cast + Add_add_cast_1;\n\n  DTadjust_block u_DTadjust (.in(Add_out1),  // sfix33_En24\n                             .out(out)  // sfix33_En27\n                             );\n\n  assign dataOut = out;\n\n  assign validIn_1 = validIn;\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay_process\n      if (reset == 1'b1) begin\n        validIn_2 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          validIn_2 <= validIn_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay61_output_process\n      if (reset == 1'b1) begin\n        validIn_3 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          validIn_3 <= validIn_2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay6_process\n      if (reset == 1'b1) begin\n        Delay6_reg <= {2{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay6_reg[0] <= validIn_3;\n          Delay6_reg[1] <= Delay6_reg[0];\n        end\n      end\n    end\n\n  assign Delay6_out1 = Delay6_reg[1];\n\n  assign validOut = Delay6_out1;\n\nendmodule  // MagnitudeSquared_block\n\n"},{"name":"MagnitudeSquared1.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared1.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: MagnitudeSquared1\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Energy \n// Calculator/magnitudeSquared/MagnitudeSquared\n// Hierarchy Level: 4\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule MagnitudeSquared1\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           dataIn,\n           validIn,\n           dataOut,\n           validOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   signed [34:0] dataIn;  // sfix35_En27\n  input   validIn;\n  output  signed [70:0] dataOut;  // sfix71_En54\n  output  validOut;\n\n\n  wire signed [34:0] Complex_to_Real_Imag_out1;  // sfix35_En27\n  wire signed [34:0] Complex_to_Real_Imag_out2;  // sfix35_En27\n  reg signed [34:0] Complex_to_Real_Imag_out1_1;  // sfix35_En27\n  reg signed [34:0] Complex_to_Real_Imag_out1_2;  // sfix35_En27\n  reg signed [34:0] Delay1_out1;  // sfix35_En27\n  wire signed [34:0] Delay1_out1_1;  // sfix35_En27\n  reg signed [34:0] HwModeRegister_reg [0:1];  // sfix35 [2]\n  wire signed [34:0] HwModeRegister_reg_next [0:1];  // sfix35_En27 [2]\n  wire signed [34:0] Delay1_out1_2;  // sfix35_En27\n  reg signed [34:0] Complex_to_Real_Imag_out1_3;  // sfix35_En27\n  reg signed [34:0] Delay_out1;  // sfix35_En27\n  wire signed [34:0] Delay_out1_1;  // sfix35_En27\n  reg signed [34:0] HwModeRegister1_reg [0:1];  // sfix35 [2]\n  wire signed [34:0] HwModeRegister1_reg_next [0:1];  // sfix35_En27 [2]\n  wire signed [34:0] Delay_out1_2;  // sfix35_En27\n  wire signed [69:0] Product4_out1;  // sfix70_En54\n  reg signed [69:0] crp_out_delay_reg [0:1];  // sfix70 [2]\n  wire signed [69:0] crp_out_delay_reg_next [0:1];  // sfix70_En54 [2]\n  wire signed [69:0] Product4_out1_1;  // sfix70_En54\n  reg signed [69:0] Delay41_bypass_reg;  // sfix70\n  wire signed [69:0] Delay4_out1;  // sfix70_En54\n  wire signed [69:0] Delay4_out1_1;  // sfix70_En54\n  reg signed [69:0] Delay4_out1_2;  // sfix70_En54\n  reg signed [34:0] Complex_to_Real_Imag_out2_1;  // sfix35_En27\n  reg signed [34:0] Complex_to_Real_Imag_out2_2;  // sfix35_En27\n  reg signed [34:0] Delay2_out1;  // sfix35_En27\n  wire signed [34:0] Delay2_out1_1;  // sfix35_En27\n  reg signed [34:0] HwModeRegister2_reg [0:1];  // sfix35 [2]\n  wire signed [34:0] HwModeRegister2_reg_next [0:1];  // sfix35_En27 [2]\n  wire signed [34:0] Delay2_out1_2;  // sfix35_En27\n  reg signed [34:0] Complex_to_Real_Imag_out2_3;  // sfix35_En27\n  reg signed [34:0] Delay3_out1;  // sfix35_En27\n  wire signed [34:0] Delay3_out1_1;  // sfix35_En27\n  reg signed [34:0] HwModeRegister3_reg [0:1];  // sfix35 [2]\n  wire signed [34:0] HwModeRegister3_reg_next [0:1];  // sfix35_En27 [2]\n  wire signed [34:0] Delay3_out1_2;  // sfix35_En27\n  wire signed [69:0] Product1_out1;  // sfix70_En54\n  reg signed [69:0] crp_out_delay1_reg [0:1];  // sfix70 [2]\n  wire signed [69:0] crp_out_delay1_reg_next [0:1];  // sfix70_En54 [2]\n  wire signed [69:0] Product1_out1_1;  // sfix70_En54\n  reg signed [69:0] Delay5_bypass_reg;  // sfix70\n  wire signed [69:0] Delay5_out1;  // sfix70_En54\n  wire signed [69:0] Delay5_out1_1;  // sfix70_En54\n  reg signed [69:0] Delay5_out1_2;  // sfix70_En54\n  wire signed [70:0] Add_add_cast;  // sfix71_En54\n  wire signed [70:0] Add_add_cast_1;  // sfix71_En54\n  wire signed [70:0] Add_out1;  // sfix71_En54\n  wire validIn_1;\n  reg  validIn_2;\n  reg  [2:0] Delay6_reg;  // ufix1 [3]\n  wire Delay6_out1;\n  reg signed [31:0] HwModeRegister_t_0_0;  // int32\n  reg signed [31:0] HwModeRegister_t_1;  // int32\n  reg signed [31:0] HwModeRegister1_t_0_0;  // int32\n  reg signed [31:0] HwModeRegister1_t_1;  // int32\n  reg signed [31:0] crp_out_delay_t_0_0;  // int32\n  reg signed [31:0] crp_out_delay_t_1;  // int32\n  reg signed [31:0] HwModeRegister2_t_0_0;  // int32\n  reg signed [31:0] HwModeRegister2_t_1;  // int32\n  reg signed [31:0] HwModeRegister3_t_0_0;  // int32\n  reg signed [31:0] HwModeRegister3_t_1;  // int32\n  reg signed [31:0] crp_out_delay1_t_0_0;  // int32\n  reg signed [31:0] crp_out_delay1_t_1;  // int32\n\n\n  assign Complex_to_Real_Imag_out1 = dataIn;\n  assign Complex_to_Real_Imag_out2 = 35'sh000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay2_process\n      if (reset == 1'b1) begin\n        Complex_to_Real_Imag_out1_1 <= 35'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Complex_to_Real_Imag_out1_1 <= Complex_to_Real_Imag_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay11_output_process\n      if (reset == 1'b1) begin\n        Complex_to_Real_Imag_out1_2 <= 35'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Complex_to_Real_Imag_out1_2 <= Complex_to_Real_Imag_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_process\n      if (reset == 1'b1) begin\n        Delay1_out1 <= 35'sh000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay1_out1 <= Complex_to_Real_Imag_out1_2;\n        end\n      end\n    end\n\n  assign Delay1_out1_1 = Delay1_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_process\n      if (reset == 1'b1) begin\n        for(HwModeRegister_t_1 = 32'sd0; HwModeRegister_t_1 <= 32'sd1; HwModeRegister_t_1 = HwModeRegister_t_1 + 32'sd1) begin\n          HwModeRegister_reg[HwModeRegister_t_1] <= 35'sh000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(HwModeRegister_t_0_0 = 32'sd0; HwModeRegister_t_0_0 <= 32'sd1; HwModeRegister_t_0_0 = HwModeRegister_t_0_0 + 32'sd1) begin\n            HwModeRegister_reg[HwModeRegister_t_0_0] <= HwModeRegister_reg_next[HwModeRegister_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay1_out1_2 = HwModeRegister_reg[1];\n  assign HwModeRegister_reg_next[0] = Delay1_out1_1;\n  assign HwModeRegister_reg_next[1] = HwModeRegister_reg[0];\n\n  always @(posedge clk or posedge reset)\n    begin : Delay4_output_process\n      if (reset == 1'b1) begin\n        Complex_to_Real_Imag_out1_3 <= 35'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Complex_to_Real_Imag_out1_3 <= Complex_to_Real_Imag_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay_process\n      if (reset == 1'b1) begin\n        Delay_out1 <= 35'sh000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay_out1 <= Complex_to_Real_Imag_out1_3;\n        end\n      end\n    end\n\n  assign Delay_out1_1 = Delay_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister1_process\n      if (reset == 1'b1) begin\n        for(HwModeRegister1_t_1 = 32'sd0; HwModeRegister1_t_1 <= 32'sd1; HwModeRegister1_t_1 = HwModeRegister1_t_1 + 32'sd1) begin\n          HwModeRegister1_reg[HwModeRegister1_t_1] <= 35'sh000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(HwModeRegister1_t_0_0 = 32'sd0; HwModeRegister1_t_0_0 <= 32'sd1; HwModeRegister1_t_0_0 = HwModeRegister1_t_0_0 + 32'sd1) begin\n            HwModeRegister1_reg[HwModeRegister1_t_0_0] <= HwModeRegister1_reg_next[HwModeRegister1_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay_out1_2 = HwModeRegister1_reg[1];\n  assign HwModeRegister1_reg_next[0] = Delay_out1_1;\n  assign HwModeRegister1_reg_next[1] = HwModeRegister1_reg[0];\n\n  assign Product4_out1 = Delay1_out1_2 * Delay_out1_2;\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay_process\n      if (reset == 1'b1) begin\n        for(crp_out_delay_t_1 = 32'sd0; crp_out_delay_t_1 <= 32'sd1; crp_out_delay_t_1 = crp_out_delay_t_1 + 32'sd1) begin\n          crp_out_delay_reg[crp_out_delay_t_1] <= 70'sh000000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(crp_out_delay_t_0_0 = 32'sd0; crp_out_delay_t_0_0 <= 32'sd1; crp_out_delay_t_0_0 = crp_out_delay_t_0_0 + 32'sd1) begin\n            crp_out_delay_reg[crp_out_delay_t_0_0] <= crp_out_delay_reg_next[crp_out_delay_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Product4_out1_1 = crp_out_delay_reg[1];\n  assign crp_out_delay_reg_next[0] = Product4_out1;\n  assign crp_out_delay_reg_next[1] = crp_out_delay_reg[0];\n\n  always @(posedge clk or posedge reset)\n    begin : Delay41_bypass_process\n      if (reset == 1'b1) begin\n        Delay41_bypass_reg <= 70'sh000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay41_bypass_reg <= Product4_out1_1;\n        end\n      end\n    end\n\n  assign Delay4_out1 = (enb_1_8_1 == 1'b1 ? Product4_out1_1 :\n              Delay41_bypass_reg);\n\n  assign Delay4_out1_1 = Delay4_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        Delay4_out1_2 <= 70'sh000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay4_out1_2 <= Delay4_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay3_process\n      if (reset == 1'b1) begin\n        Complex_to_Real_Imag_out2_1 <= 35'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Complex_to_Real_Imag_out2_1 <= Complex_to_Real_Imag_out2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay21_output_process\n      if (reset == 1'b1) begin\n        Complex_to_Real_Imag_out2_2 <= 35'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Complex_to_Real_Imag_out2_2 <= Complex_to_Real_Imag_out2_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay2_process\n      if (reset == 1'b1) begin\n        Delay2_out1 <= 35'sh000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay2_out1 <= Complex_to_Real_Imag_out2_2;\n        end\n      end\n    end\n\n  assign Delay2_out1_1 = Delay2_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister2_process\n      if (reset == 1'b1) begin\n        for(HwModeRegister2_t_1 = 32'sd0; HwModeRegister2_t_1 <= 32'sd1; HwModeRegister2_t_1 = HwModeRegister2_t_1 + 32'sd1) begin\n          HwModeRegister2_reg[HwModeRegister2_t_1] <= 35'sh000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(HwModeRegister2_t_0_0 = 32'sd0; HwModeRegister2_t_0_0 <= 32'sd1; HwModeRegister2_t_0_0 = HwModeRegister2_t_0_0 + 32'sd1) begin\n            HwModeRegister2_reg[HwModeRegister2_t_0_0] <= HwModeRegister2_reg_next[HwModeRegister2_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay2_out1_2 = HwModeRegister2_reg[1];\n  assign HwModeRegister2_reg_next[0] = Delay2_out1_1;\n  assign HwModeRegister2_reg_next[1] = HwModeRegister2_reg[0];\n\n  always @(posedge clk or posedge reset)\n    begin : Delay31_output_process\n      if (reset == 1'b1) begin\n        Complex_to_Real_Imag_out2_3 <= 35'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Complex_to_Real_Imag_out2_3 <= Complex_to_Real_Imag_out2_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay3_process\n      if (reset == 1'b1) begin\n        Delay3_out1 <= 35'sh000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay3_out1 <= Complex_to_Real_Imag_out2_3;\n        end\n      end\n    end\n\n  assign Delay3_out1_1 = Delay3_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister3_process\n      if (reset == 1'b1) begin\n        for(HwModeRegister3_t_1 = 32'sd0; HwModeRegister3_t_1 <= 32'sd1; HwModeRegister3_t_1 = HwModeRegister3_t_1 + 32'sd1) begin\n          HwModeRegister3_reg[HwModeRegister3_t_1] <= 35'sh000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(HwModeRegister3_t_0_0 = 32'sd0; HwModeRegister3_t_0_0 <= 32'sd1; HwModeRegister3_t_0_0 = HwModeRegister3_t_0_0 + 32'sd1) begin\n            HwModeRegister3_reg[HwModeRegister3_t_0_0] <= HwModeRegister3_reg_next[HwModeRegister3_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay3_out1_2 = HwModeRegister3_reg[1];\n  assign HwModeRegister3_reg_next[0] = Delay3_out1_1;\n  assign HwModeRegister3_reg_next[1] = HwModeRegister3_reg[0];\n\n  assign Product1_out1 = Delay2_out1_2 * Delay3_out1_2;\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay1_process\n      if (reset == 1'b1) begin\n        for(crp_out_delay1_t_1 = 32'sd0; crp_out_delay1_t_1 <= 32'sd1; crp_out_delay1_t_1 = crp_out_delay1_t_1 + 32'sd1) begin\n          crp_out_delay1_reg[crp_out_delay1_t_1] <= 70'sh000000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(crp_out_delay1_t_0_0 = 32'sd0; crp_out_delay1_t_0_0 <= 32'sd1; crp_out_delay1_t_0_0 = crp_out_delay1_t_0_0 + 32'sd1) begin\n            crp_out_delay1_reg[crp_out_delay1_t_0_0] <= crp_out_delay1_reg_next[crp_out_delay1_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Product1_out1_1 = crp_out_delay1_reg[1];\n  assign crp_out_delay1_reg_next[0] = Product1_out1;\n  assign crp_out_delay1_reg_next[1] = crp_out_delay1_reg[0];\n\n  always @(posedge clk or posedge reset)\n    begin : Delay5_bypass_process\n      if (reset == 1'b1) begin\n        Delay5_bypass_reg <= 70'sh000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay5_bypass_reg <= Product1_out1_1;\n        end\n      end\n    end\n\n  assign Delay5_out1 = (enb_1_8_1 == 1'b1 ? Product1_out1_1 :\n              Delay5_bypass_reg);\n\n  assign Delay5_out1_1 = Delay5_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        Delay5_out1_2 <= 70'sh000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay5_out1_2 <= Delay5_out1_1;\n        end\n      end\n    end\n\n  assign Add_add_cast = {Delay4_out1_2[69], Delay4_out1_2};\n  assign Add_add_cast_1 = {Delay5_out1_2[69], Delay5_out1_2};\n  assign Add_out1 = Add_add_cast + Add_add_cast_1;\n\n  assign dataOut = Add_out1;\n\n  assign validIn_1 = validIn;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay61_output_process\n      if (reset == 1'b1) begin\n        validIn_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          validIn_2 <= validIn_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay6_process\n      if (reset == 1'b1) begin\n        Delay6_reg <= {3{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay6_reg[0] <= validIn_2;\n          Delay6_reg[32'sd2:32'sd1] <= Delay6_reg[32'sd1:32'sd0];\n        end\n      end\n    end\n\n  assign Delay6_out1 = Delay6_reg[2];\n\n  assign validOut = Delay6_out1;\n\nendmodule  // MagnitudeSquared1\n\n"},{"name":"Synchronous_Enabled_16_Sample_Delay.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Synchronous_Enabled_16_Sample_Delay.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Synchronous_Enabled_16_Sample_Delay\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Energy \n// Calculator/magnitudeSquared/MovingSum/Synchronous Enabled 16 Sample Delay\n// Hierarchy Level: 5\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Synchronous_Enabled_16_Sample_Delay\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb,\n           dataIn,\n           en,\n           dataOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb;\n  input   signed [33:0] dataIn;  // sfix34_En27\n  input   en;\n  output  signed [33:0] dataOut;  // sfix34_En27\n\n\n  wire en_1;\n  reg  en_2;\n  wire en_3;\n  reg  en_4;\n  wire en_5;\n  reg  en_6;\n  wire en_7;\n  reg  en_8;\n  wire en_9;\n  reg  en_10;\n  wire en_11;\n  reg  en_12;\n  wire en_13;\n  reg  en_14;\n  wire en_15;\n  reg  en_16;\n  wire en_17;\n  reg  en_18;\n  wire en_19;\n  reg  en_20;\n  wire en_21;\n  reg  en_22;\n  wire en_23;\n  reg  en_24;\n  wire en_25;\n  reg  en_26;\n  wire en_27;\n  reg  en_28;\n  wire en_29;\n  reg  en_30;\n  wire en_31;\n  reg  [1:0] rd_0_reg;  // ufix1 [2]\n  wire en_32;\n  wire signed [33:0] Delay1_delOut;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_1;  // sfix34_En27\n  reg signed [33:0] rd_1_reg [0:1];  // sfix34 [2]\n  wire signed [33:0] rd_1_reg_next [0:1];  // sfix34_En27 [2]\n  wire signed [33:0] Delay1_delOut_2;  // sfix34_En27\n  wire signed [33:0] Delay1_ectrl;  // sfix34_En27\n  reg signed [33:0] Delay1_ectrl_1;  // sfix34_En27\n  reg signed [33:0] Delay1_lowered_bypass_reg;  // sfix34\n  wire signed [33:0] Delay1_delOut_3;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_4;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_5;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_6;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_7;  // sfix34_En27\n  wire signed [33:0] Delay1_ectrl_2;  // sfix34_En27\n  reg signed [33:0] Delay1_ectrl_3;  // sfix34_En27\n  reg signed [33:0] Delay1_lowered1_bypass_reg;  // sfix34\n  wire signed [33:0] Delay1_delOut_8;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_9;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_10;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_11;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_12;  // sfix34_En27\n  wire signed [33:0] Delay1_ectrl_4;  // sfix34_En27\n  reg signed [33:0] Delay1_ectrl_5;  // sfix34_En27\n  reg signed [33:0] Delay1_lowered2_bypass_reg;  // sfix34\n  wire signed [33:0] Delay1_delOut_13;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_14;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_15;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_16;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_17;  // sfix34_En27\n  wire signed [33:0] Delay1_ectrl_6;  // sfix34_En27\n  reg signed [33:0] Delay1_ectrl_7;  // sfix34_En27\n  reg signed [33:0] Delay1_lowered3_bypass_reg;  // sfix34\n  wire signed [33:0] Delay1_delOut_18;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_19;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_20;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_21;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_22;  // sfix34_En27\n  wire signed [33:0] Delay1_ectrl_8;  // sfix34_En27\n  reg signed [33:0] Delay1_ectrl_9;  // sfix34_En27\n  reg signed [33:0] Delay1_lowered4_bypass_reg;  // sfix34\n  wire signed [33:0] Delay1_delOut_23;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_24;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_25;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_26;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_27;  // sfix34_En27\n  wire signed [33:0] Delay1_ectrl_10;  // sfix34_En27\n  reg signed [33:0] Delay1_ectrl_11;  // sfix34_En27\n  reg signed [33:0] Delay1_lowered5_bypass_reg;  // sfix34\n  wire signed [33:0] Delay1_delOut_28;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_29;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_30;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_31;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_32;  // sfix34_En27\n  wire signed [33:0] Delay1_ectrl_12;  // sfix34_En27\n  reg signed [33:0] Delay1_ectrl_13;  // sfix34_En27\n  reg signed [33:0] Delay1_lowered6_bypass_reg;  // sfix34\n  wire signed [33:0] Delay1_delOut_33;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_34;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_35;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_36;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_37;  // sfix34_En27\n  wire signed [33:0] Delay1_ectrl_14;  // sfix34_En27\n  reg signed [33:0] Delay1_ectrl_15;  // sfix34_En27\n  reg signed [33:0] Delay1_lowered7_bypass_reg;  // sfix34\n  wire signed [33:0] Delay1_delOut_38;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_39;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_40;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_41;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_42;  // sfix34_En27\n  wire signed [33:0] Delay1_ectrl_16;  // sfix34_En27\n  reg signed [33:0] Delay1_ectrl_17;  // sfix34_En27\n  reg signed [33:0] Delay1_lowered8_bypass_reg;  // sfix34\n  wire signed [33:0] Delay1_delOut_43;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_44;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_45;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_46;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_47;  // sfix34_En27\n  wire signed [33:0] Delay1_ectrl_18;  // sfix34_En27\n  reg signed [33:0] Delay1_ectrl_19;  // sfix34_En27\n  reg signed [33:0] Delay1_lowered9_bypass_reg;  // sfix34\n  wire signed [33:0] Delay1_delOut_48;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_49;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_50;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_51;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_52;  // sfix34_En27\n  wire signed [33:0] Delay1_ectrl_20;  // sfix34_En27\n  reg signed [33:0] Delay1_ectrl_21;  // sfix34_En27\n  reg signed [33:0] Delay1_lowered10_bypass_reg;  // sfix34\n  wire signed [33:0] Delay1_delOut_53;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_54;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_55;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_56;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_57;  // sfix34_En27\n  wire signed [33:0] Delay1_ectrl_22;  // sfix34_En27\n  reg signed [33:0] Delay1_ectrl_23;  // sfix34_En27\n  reg signed [33:0] Delay1_lowered11_bypass_reg;  // sfix34\n  wire signed [33:0] Delay1_delOut_58;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_59;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_60;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_61;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_62;  // sfix34_En27\n  wire signed [33:0] Delay1_ectrl_24;  // sfix34_En27\n  reg signed [33:0] Delay1_ectrl_25;  // sfix34_En27\n  reg signed [33:0] Delay1_lowered12_bypass_reg;  // sfix34\n  wire signed [33:0] Delay1_delOut_63;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_64;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_65;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_66;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_67;  // sfix34_En27\n  wire signed [33:0] Delay1_ectrl_26;  // sfix34_En27\n  reg signed [33:0] Delay1_ectrl_27;  // sfix34_En27\n  reg signed [33:0] Delay1_lowered13_bypass_reg;  // sfix34\n  wire signed [33:0] Delay1_delOut_68;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_69;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_70;  // sfix34_En27\n  wire signed [33:0] Delay1_delOut_71;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_72;  // sfix34_En27\n  wire signed [33:0] Delay1_ectrl_28;  // sfix34_En27\n  reg signed [33:0] Delay1_ectrl_29;  // sfix34_En27\n  reg signed [33:0] Delay1_lowered14_bypass_reg;  // sfix34\n  wire signed [33:0] Delay1_delOut_73;  // sfix34_En27\n  reg signed [33:0] Delay1_delOut_74;  // sfix34_En27\n  wire signed [33:0] Delay1_out1;  // sfix34_En27\n  wire signed [33:0] Delay1_out1_1;  // sfix34_En27\n  reg signed [33:0] Delay1_out1_2;  // sfix34_En27\n  wire signed [33:0] Delay1_ectrl_30;  // sfix34_En27\n  reg signed [33:0] Delay1_ectrl_31;  // sfix34_En27\n  reg signed [33:0] Delay1_lowered15_bypass_reg;  // sfix34\n  reg signed [31:0] rd_1_t_0_0;  // int32\n  reg signed [31:0] rd_1_t_1;  // int32\n\n\n  assign en_1 = en;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_115_process\n      if (reset == 1'b1) begin\n        en_2 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          en_2 <= en_1;\n        end\n      end\n    end\n\n  assign en_3 = en;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_114_process\n      if (reset == 1'b1) begin\n        en_4 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          en_4 <= en_3;\n        end\n      end\n    end\n\n  assign en_5 = en;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_113_process\n      if (reset == 1'b1) begin\n        en_6 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          en_6 <= en_5;\n        end\n      end\n    end\n\n  assign en_7 = en;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_112_process\n      if (reset == 1'b1) begin\n        en_8 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          en_8 <= en_7;\n        end\n      end\n    end\n\n  assign en_9 = en;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_111_process\n      if (reset == 1'b1) begin\n        en_10 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          en_10 <= en_9;\n        end\n      end\n    end\n\n  assign en_11 = en;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_110_process\n      if (reset == 1'b1) begin\n        en_12 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          en_12 <= en_11;\n        end\n      end\n    end\n\n  assign en_13 = en;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_19_process\n      if (reset == 1'b1) begin\n        en_14 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          en_14 <= en_13;\n        end\n      end\n    end\n\n  assign en_15 = en;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_18_process\n      if (reset == 1'b1) begin\n        en_16 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          en_16 <= en_15;\n        end\n      end\n    end\n\n  assign en_17 = en;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_17_process\n      if (reset == 1'b1) begin\n        en_18 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          en_18 <= en_17;\n        end\n      end\n    end\n\n  assign en_19 = en;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_16_process\n      if (reset == 1'b1) begin\n        en_20 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          en_20 <= en_19;\n        end\n      end\n    end\n\n  assign en_21 = en;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_15_process\n      if (reset == 1'b1) begin\n        en_22 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          en_22 <= en_21;\n        end\n      end\n    end\n\n  assign en_23 = en;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_14_process\n      if (reset == 1'b1) begin\n        en_24 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          en_24 <= en_23;\n        end\n      end\n    end\n\n  assign en_25 = en;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_13_process\n      if (reset == 1'b1) begin\n        en_26 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          en_26 <= en_25;\n        end\n      end\n    end\n\n  assign en_27 = en;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_12_process\n      if (reset == 1'b1) begin\n        en_28 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          en_28 <= en_27;\n        end\n      end\n    end\n\n  assign en_29 = en;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_11_process\n      if (reset == 1'b1) begin\n        en_30 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          en_30 <= en_29;\n        end\n      end\n    end\n\n  assign en_31 = en;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        rd_0_reg <= {2{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          rd_0_reg[0] <= en_31;\n          rd_0_reg[1] <= rd_0_reg[0];\n        end\n      end\n    end\n\n  assign en_32 = rd_0_reg[1];\n\n  assign Delay1_delOut_1 = Delay1_delOut;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        for(rd_1_t_1 = 32'sd0; rd_1_t_1 <= 32'sd1; rd_1_t_1 = rd_1_t_1 + 32'sd1) begin\n          rd_1_reg[rd_1_t_1] <= 34'sh000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(rd_1_t_0_0 = 32'sd0; rd_1_t_0_0 <= 32'sd1; rd_1_t_0_0 = rd_1_t_0_0 + 32'sd1) begin\n            rd_1_reg[rd_1_t_0_0] <= rd_1_reg_next[rd_1_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay1_delOut_2 = rd_1_reg[1];\n  assign rd_1_reg_next[0] = Delay1_delOut_1;\n  assign rd_1_reg_next[1] = rd_1_reg[0];\n\n  assign Delay1_ectrl = (en_32 == 1'b0 ? Delay1_delOut_2 :\n              dataIn);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_1 <= Delay1_ectrl;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered_bypass_reg <= Delay1_ectrl_1;\n        end\n      end\n    end\n\n  assign Delay1_delOut = (enb_1_8_1 == 1'b1 ? Delay1_ectrl_1 :\n              Delay1_lowered_bypass_reg);\n\n  assign Delay1_delOut_3 = Delay1_delOut;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_01_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_4 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_4 <= Delay1_delOut_3;\n        end\n      end\n    end\n\n  assign Delay1_delOut_6 = Delay1_delOut_5;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_7 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_7 <= Delay1_delOut_6;\n        end\n      end\n    end\n\n  assign Delay1_ectrl_2 = (en_30 == 1'b0 ? Delay1_delOut_7 :\n              Delay1_delOut_4);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay1_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_3 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_3 <= Delay1_ectrl_2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered1_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered1_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered1_bypass_reg <= Delay1_ectrl_3;\n        end\n      end\n    end\n\n  assign Delay1_delOut_5 = (enb_1_8_1 == 1'b1 ? Delay1_ectrl_3 :\n              Delay1_lowered1_bypass_reg);\n\n  assign Delay1_delOut_8 = Delay1_delOut_5;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_02_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_9 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_9 <= Delay1_delOut_8;\n        end\n      end\n    end\n\n  assign Delay1_delOut_11 = Delay1_delOut_10;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_21_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_12 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_12 <= Delay1_delOut_11;\n        end\n      end\n    end\n\n  assign Delay1_ectrl_4 = (en_28 == 1'b0 ? Delay1_delOut_12 :\n              Delay1_delOut_9);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay2_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_5 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_5 <= Delay1_ectrl_4;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered2_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered2_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered2_bypass_reg <= Delay1_ectrl_5;\n        end\n      end\n    end\n\n  assign Delay1_delOut_10 = (enb_1_8_1 == 1'b1 ? Delay1_ectrl_5 :\n              Delay1_lowered2_bypass_reg);\n\n  assign Delay1_delOut_13 = Delay1_delOut_10;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_03_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_14 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_14 <= Delay1_delOut_13;\n        end\n      end\n    end\n\n  assign Delay1_delOut_16 = Delay1_delOut_15;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_22_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_17 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_17 <= Delay1_delOut_16;\n        end\n      end\n    end\n\n  assign Delay1_ectrl_6 = (en_26 == 1'b0 ? Delay1_delOut_17 :\n              Delay1_delOut_14);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay3_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_7 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_7 <= Delay1_ectrl_6;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered3_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered3_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered3_bypass_reg <= Delay1_ectrl_7;\n        end\n      end\n    end\n\n  assign Delay1_delOut_15 = (enb_1_8_1 == 1'b1 ? Delay1_ectrl_7 :\n              Delay1_lowered3_bypass_reg);\n\n  assign Delay1_delOut_18 = Delay1_delOut_15;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_04_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_19 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_19 <= Delay1_delOut_18;\n        end\n      end\n    end\n\n  assign Delay1_delOut_21 = Delay1_delOut_20;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_23_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_22 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_22 <= Delay1_delOut_21;\n        end\n      end\n    end\n\n  assign Delay1_ectrl_8 = (en_24 == 1'b0 ? Delay1_delOut_22 :\n              Delay1_delOut_19);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay4_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_9 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_9 <= Delay1_ectrl_8;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered4_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered4_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered4_bypass_reg <= Delay1_ectrl_9;\n        end\n      end\n    end\n\n  assign Delay1_delOut_20 = (enb_1_8_1 == 1'b1 ? Delay1_ectrl_9 :\n              Delay1_lowered4_bypass_reg);\n\n  assign Delay1_delOut_23 = Delay1_delOut_20;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_05_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_24 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_24 <= Delay1_delOut_23;\n        end\n      end\n    end\n\n  assign Delay1_delOut_26 = Delay1_delOut_25;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_24_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_27 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_27 <= Delay1_delOut_26;\n        end\n      end\n    end\n\n  assign Delay1_ectrl_10 = (en_22 == 1'b0 ? Delay1_delOut_27 :\n              Delay1_delOut_24);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay5_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_11 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_11 <= Delay1_ectrl_10;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered5_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered5_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered5_bypass_reg <= Delay1_ectrl_11;\n        end\n      end\n    end\n\n  assign Delay1_delOut_25 = (enb_1_8_1 == 1'b1 ? Delay1_ectrl_11 :\n              Delay1_lowered5_bypass_reg);\n\n  assign Delay1_delOut_28 = Delay1_delOut_25;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_06_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_29 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_29 <= Delay1_delOut_28;\n        end\n      end\n    end\n\n  assign Delay1_delOut_31 = Delay1_delOut_30;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_25_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_32 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_32 <= Delay1_delOut_31;\n        end\n      end\n    end\n\n  assign Delay1_ectrl_12 = (en_20 == 1'b0 ? Delay1_delOut_32 :\n              Delay1_delOut_29);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay6_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_13 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_13 <= Delay1_ectrl_12;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered6_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered6_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered6_bypass_reg <= Delay1_ectrl_13;\n        end\n      end\n    end\n\n  assign Delay1_delOut_30 = (enb_1_8_1 == 1'b1 ? Delay1_ectrl_13 :\n              Delay1_lowered6_bypass_reg);\n\n  assign Delay1_delOut_33 = Delay1_delOut_30;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_07_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_34 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_34 <= Delay1_delOut_33;\n        end\n      end\n    end\n\n  assign Delay1_delOut_36 = Delay1_delOut_35;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_26_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_37 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_37 <= Delay1_delOut_36;\n        end\n      end\n    end\n\n  assign Delay1_ectrl_14 = (en_18 == 1'b0 ? Delay1_delOut_37 :\n              Delay1_delOut_34);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay7_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_15 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_15 <= Delay1_ectrl_14;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered7_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered7_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered7_bypass_reg <= Delay1_ectrl_15;\n        end\n      end\n    end\n\n  assign Delay1_delOut_35 = (enb_1_8_1 == 1'b1 ? Delay1_ectrl_15 :\n              Delay1_lowered7_bypass_reg);\n\n  assign Delay1_delOut_38 = Delay1_delOut_35;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_08_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_39 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_39 <= Delay1_delOut_38;\n        end\n      end\n    end\n\n  assign Delay1_delOut_41 = Delay1_delOut_40;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_27_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_42 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_42 <= Delay1_delOut_41;\n        end\n      end\n    end\n\n  assign Delay1_ectrl_16 = (en_16 == 1'b0 ? Delay1_delOut_42 :\n              Delay1_delOut_39);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay8_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_17 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_17 <= Delay1_ectrl_16;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered8_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered8_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered8_bypass_reg <= Delay1_ectrl_17;\n        end\n      end\n    end\n\n  assign Delay1_delOut_40 = (enb_1_8_1 == 1'b1 ? Delay1_ectrl_17 :\n              Delay1_lowered8_bypass_reg);\n\n  assign Delay1_delOut_43 = Delay1_delOut_40;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_09_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_44 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_44 <= Delay1_delOut_43;\n        end\n      end\n    end\n\n  assign Delay1_delOut_46 = Delay1_delOut_45;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_28_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_47 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_47 <= Delay1_delOut_46;\n        end\n      end\n    end\n\n  assign Delay1_ectrl_18 = (en_14 == 1'b0 ? Delay1_delOut_47 :\n              Delay1_delOut_44);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay9_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_19 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_19 <= Delay1_ectrl_18;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered9_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered9_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered9_bypass_reg <= Delay1_ectrl_19;\n        end\n      end\n    end\n\n  assign Delay1_delOut_45 = (enb_1_8_1 == 1'b1 ? Delay1_ectrl_19 :\n              Delay1_lowered9_bypass_reg);\n\n  assign Delay1_delOut_48 = Delay1_delOut_45;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_010_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_49 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_49 <= Delay1_delOut_48;\n        end\n      end\n    end\n\n  assign Delay1_delOut_51 = Delay1_delOut_50;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_29_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_52 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_52 <= Delay1_delOut_51;\n        end\n      end\n    end\n\n  assign Delay1_ectrl_20 = (en_12 == 1'b0 ? Delay1_delOut_52 :\n              Delay1_delOut_49);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay10_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_21 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_21 <= Delay1_ectrl_20;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered10_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered10_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered10_bypass_reg <= Delay1_ectrl_21;\n        end\n      end\n    end\n\n  assign Delay1_delOut_50 = (enb_1_8_1 == 1'b1 ? Delay1_ectrl_21 :\n              Delay1_lowered10_bypass_reg);\n\n  assign Delay1_delOut_53 = Delay1_delOut_50;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_011_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_54 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_54 <= Delay1_delOut_53;\n        end\n      end\n    end\n\n  assign Delay1_delOut_56 = Delay1_delOut_55;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_210_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_57 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_57 <= Delay1_delOut_56;\n        end\n      end\n    end\n\n  assign Delay1_ectrl_22 = (en_10 == 1'b0 ? Delay1_delOut_57 :\n              Delay1_delOut_54);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay11_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_23 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_23 <= Delay1_ectrl_22;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered11_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered11_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered11_bypass_reg <= Delay1_ectrl_23;\n        end\n      end\n    end\n\n  assign Delay1_delOut_55 = (enb_1_8_1 == 1'b1 ? Delay1_ectrl_23 :\n              Delay1_lowered11_bypass_reg);\n\n  assign Delay1_delOut_58 = Delay1_delOut_55;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_012_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_59 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_59 <= Delay1_delOut_58;\n        end\n      end\n    end\n\n  assign Delay1_delOut_61 = Delay1_delOut_60;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_211_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_62 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_62 <= Delay1_delOut_61;\n        end\n      end\n    end\n\n  assign Delay1_ectrl_24 = (en_8 == 1'b0 ? Delay1_delOut_62 :\n              Delay1_delOut_59);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay12_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_25 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_25 <= Delay1_ectrl_24;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered12_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered12_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered12_bypass_reg <= Delay1_ectrl_25;\n        end\n      end\n    end\n\n  assign Delay1_delOut_60 = (enb_1_8_1 == 1'b1 ? Delay1_ectrl_25 :\n              Delay1_lowered12_bypass_reg);\n\n  assign Delay1_delOut_63 = Delay1_delOut_60;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_013_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_64 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_64 <= Delay1_delOut_63;\n        end\n      end\n    end\n\n  assign Delay1_delOut_66 = Delay1_delOut_65;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_212_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_67 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_67 <= Delay1_delOut_66;\n        end\n      end\n    end\n\n  assign Delay1_ectrl_26 = (en_6 == 1'b0 ? Delay1_delOut_67 :\n              Delay1_delOut_64);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay13_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_27 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_27 <= Delay1_ectrl_26;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered13_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered13_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered13_bypass_reg <= Delay1_ectrl_27;\n        end\n      end\n    end\n\n  assign Delay1_delOut_65 = (enb_1_8_1 == 1'b1 ? Delay1_ectrl_27 :\n              Delay1_lowered13_bypass_reg);\n\n  assign Delay1_delOut_68 = Delay1_delOut_65;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_014_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_69 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_69 <= Delay1_delOut_68;\n        end\n      end\n    end\n\n  assign Delay1_delOut_71 = Delay1_delOut_70;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_213_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_72 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_72 <= Delay1_delOut_71;\n        end\n      end\n    end\n\n  assign Delay1_ectrl_28 = (en_4 == 1'b0 ? Delay1_delOut_72 :\n              Delay1_delOut_69);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay14_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_29 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_29 <= Delay1_ectrl_28;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered14_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered14_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered14_bypass_reg <= Delay1_ectrl_29;\n        end\n      end\n    end\n\n  assign Delay1_delOut_70 = (enb_1_8_1 == 1'b1 ? Delay1_ectrl_29 :\n              Delay1_lowered14_bypass_reg);\n\n  assign Delay1_delOut_73 = Delay1_delOut_70;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_015_process\n      if (reset == 1'b1) begin\n        Delay1_delOut_74 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_delOut_74 <= Delay1_delOut_73;\n        end\n      end\n    end\n\n  assign Delay1_out1_1 = Delay1_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_214_process\n      if (reset == 1'b1) begin\n        Delay1_out1_2 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_out1_2 <= Delay1_out1_1;\n        end\n      end\n    end\n\n  assign Delay1_ectrl_30 = (en_2 == 1'b0 ? Delay1_out1_2 :\n              Delay1_delOut_74);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay15_process\n      if (reset == 1'b1) begin\n        Delay1_ectrl_31 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_ectrl_31 <= Delay1_ectrl_30;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_lowered15_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_lowered15_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_lowered15_bypass_reg <= Delay1_ectrl_31;\n        end\n      end\n    end\n\n  assign Delay1_out1 = (enb_1_8_1 == 1'b1 ? Delay1_ectrl_31 :\n              Delay1_lowered15_bypass_reg);\n\n  assign dataOut = Delay1_out1;\n\nendmodule  // Synchronous_Enabled_16_Sample_Delay\n\n"},{"name":"MovingSum_block.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MovingSum_block.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: MovingSum_block\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Energy \n// Calculator/magnitudeSquared/MovingSu\n// Hierarchy Level: 4\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule MovingSum_block\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           dataIn,\n           validIn,\n           dataOut,\n           validOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   signed [33:0] dataIn;  // sfix34_En27\n  input   validIn;\n  output  signed [34:0] dataOut;  // sfix35_En27\n  output  validOut;\n\n\n  wire validIn_1;\n  reg  validIn_2;\n  reg  Delay3_out1;\n  wire Delay3_out1_1;\n  reg  [1:0] rd_4_reg;  // ufix1 [2]\n  wire Delay3_out1_2;\n  reg signed [33:0] dataIn_1;  // sfix34_En27\n  wire signed [33:0] Synchronous_Enabled_16_Sample_Delay_dataOut;  // sfix34_En27\n  wire signed [33:0] Synchronous_Enabled_16_Sample_Delay_dataOut_1;  // sfix34_En27\n  reg signed [33:0] rd_2_reg [0:2];  // sfix34 [3]\n  reg signed [33:0] rd_2_reg_next [0:2];  // sfix34_En27 [3]\n  reg signed [33:0] Synchronous_Enabled_16_Sample_Delay_dataOut_2;  // sfix34_En27\n  wire signed [34:0] Add_sub_cast;  // sfix35_En27\n  wire signed [34:0] Add_sub_cast_1;  // sfix35_En27\n  wire signed [34:0] Add_out1;  // sfix35_En27\n  reg signed [34:0] Add_out1_1;  // sfix35_En27\n  wire signed [34:0] Shift_Arithmetic_out1;  // sfix35_En27\n  reg signed [34:0] Shift_Arithmetic_out1_1;  // sfix35_En27\n  reg signed [34:0] Delay12_bypass_reg;  // sfix35\n  wire signed [34:0] Delay12_out1;  // sfix35_En27\n  wire signed [34:0] Delay12_out1_1;  // sfix35_En27\n  reg signed [34:0] Delay12_out1_2;  // sfix35_En27\n  reg signed [34:0] Synchronous_Enabled_Unit_Delay_out1;  // sfix35_En27\n  wire signed [34:0] Add1_out1;  // sfix35_En27\n  reg signed [34:0] Add1_out1_1;  // sfix35_En27\n  wire signed [34:0] Synchronous_Enabled_Unit_Delay_out1_1;  // sfix35_En27\n  wire signed [34:0] Synchronous_Enabled_Unit_Delay_out1_2;  // sfix35_En27\n  reg signed [34:0] Synchronous_Enabled_Unit_Delay_out1_3;  // sfix35_En27\n  wire signed [34:0] Synchronous_Enabled_Unit_Delay_ectrl;  // sfix35_En27\n  reg signed [34:0] Synchronous_Enabled_Unit_Delay_ectrl_1;  // sfix35_En27\n  reg signed [34:0] Synchronous_Enabled_Unit_Delay_lowered_bypass_reg;  // sfix35\n  reg signed [34:0] Delay5_out1;  // sfix35_En27\n  reg  Delay3_out1_3;\n  reg  [1:0] Delay6_reg;  // ufix1 [2]\n  wire Delay6_out1;\n  reg signed [31:0] rd_2_t_0_0;  // int32\n  reg signed [31:0] rd_2_t_0_1;  // int32\n  reg signed [31:0] rd_2_t_1;  // int32\n\n\n  assign validIn_1 = validIn;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay31_output_process\n      if (reset == 1'b1) begin\n        validIn_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          validIn_2 <= validIn_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay3_process\n      if (reset == 1'b1) begin\n        Delay3_out1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay3_out1 <= validIn_2;\n        end\n      end\n    end\n\n  assign Delay3_out1_1 = Delay3_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        rd_4_reg <= {2{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          rd_4_reg[0] <= Delay3_out1_1;\n          rd_4_reg[1] <= rd_4_reg[0];\n        end\n      end\n    end\n\n  assign Delay3_out1_2 = rd_4_reg[1];\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        dataIn_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          dataIn_1 <= dataIn;\n        end\n      end\n    end\n\n  Synchronous_Enabled_16_Sample_Delay u_Synchronous_Enabled_16_Sample_Delay (.clk(clk),\n                                                                             .reset(reset),\n                                                                             .enb_1_8_1(enb_1_8_1),\n                                                                             .enb(enb),\n                                                                             .dataIn(dataIn),  // sfix34_En27\n                                                                             .en(validIn),\n                                                                             .dataOut(Synchronous_Enabled_16_Sample_Delay_dataOut)  // sfix34_En27\n                                                                             );\n\n  assign Synchronous_Enabled_16_Sample_Delay_dataOut_1 = Synchronous_Enabled_16_Sample_Delay_dataOut;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        for(rd_2_t_1 = 32'sd0; rd_2_t_1 <= 32'sd2; rd_2_t_1 = rd_2_t_1 + 32'sd1) begin\n          rd_2_reg[rd_2_t_1] <= 34'sh000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(rd_2_t_0_1 = 32'sd0; rd_2_t_0_1 <= 32'sd2; rd_2_t_0_1 = rd_2_t_0_1 + 32'sd1) begin\n            rd_2_reg[rd_2_t_0_1] <= rd_2_reg_next[rd_2_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Synchronous_Enabled_16_Sample_Delay_dataOut_2 = rd_2_reg[2];\n    rd_2_reg_next[0] = Synchronous_Enabled_16_Sample_Delay_dataOut_1;\n\n    for(rd_2_t_0_0 = 32'sd0; rd_2_t_0_0 <= 32'sd1; rd_2_t_0_0 = rd_2_t_0_0 + 32'sd1) begin\n      rd_2_reg_next[rd_2_t_0_0 + 32'sd1] = rd_2_reg[rd_2_t_0_0];\n    end\n\n  end\n\n  assign Add_sub_cast = {dataIn_1[33], dataIn_1};\n  assign Add_sub_cast_1 = {Synchronous_Enabled_16_Sample_Delay_dataOut_2[33], Synchronous_Enabled_16_Sample_Delay_dataOut_2};\n  assign Add_out1 = Add_sub_cast - Add_sub_cast_1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        Add_out1_1 <= 35'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Add_out1_1 <= Add_out1;\n        end\n      end\n    end\n\n  assign Shift_Arithmetic_out1 = Add_out1_1 >>> 8'd1;\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay_process\n      if (reset == 1'b1) begin\n        Shift_Arithmetic_out1_1 <= 35'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Shift_Arithmetic_out1_1 <= Shift_Arithmetic_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay12_bypass_process\n      if (reset == 1'b1) begin\n        Delay12_bypass_reg <= 35'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay12_bypass_reg <= Shift_Arithmetic_out1_1;\n        end\n      end\n    end\n\n  assign Delay12_out1 = (enb_1_8_1 == 1'b1 ? Shift_Arithmetic_out1_1 :\n              Delay12_bypass_reg);\n\n  assign Delay12_out1_1 = Delay12_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_11_process\n      if (reset == 1'b1) begin\n        Delay12_out1_2 <= 35'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay12_out1_2 <= Delay12_out1_1;\n        end\n      end\n    end\n\n  assign Add1_out1 = Delay12_out1_2 + Synchronous_Enabled_Unit_Delay_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_31_process\n      if (reset == 1'b1) begin\n        Add1_out1_1 <= 35'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Add1_out1_1 <= Add1_out1;\n        end\n      end\n    end\n\n  assign Synchronous_Enabled_Unit_Delay_out1_2 = Synchronous_Enabled_Unit_Delay_out1_1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_21_process\n      if (reset == 1'b1) begin\n        Synchronous_Enabled_Unit_Delay_out1 <= 35'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Synchronous_Enabled_Unit_Delay_out1 <= Synchronous_Enabled_Unit_Delay_out1_2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        Synchronous_Enabled_Unit_Delay_out1_3 <= 35'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Synchronous_Enabled_Unit_Delay_out1_3 <= Synchronous_Enabled_Unit_Delay_out1;\n        end\n      end\n    end\n\n  assign Synchronous_Enabled_Unit_Delay_ectrl = (Delay3_out1_2 == 1'b0 ? Synchronous_Enabled_Unit_Delay_out1_3 :\n              Add1_out1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay1_process\n      if (reset == 1'b1) begin\n        Synchronous_Enabled_Unit_Delay_ectrl_1 <= 35'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Synchronous_Enabled_Unit_Delay_ectrl_1 <= Synchronous_Enabled_Unit_Delay_ectrl;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Synchronous_Enabled_Unit_Delay_lowered_bypass_process\n      if (reset == 1'b1) begin\n        Synchronous_Enabled_Unit_Delay_lowered_bypass_reg <= 35'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Synchronous_Enabled_Unit_Delay_lowered_bypass_reg <= Synchronous_Enabled_Unit_Delay_ectrl_1;\n        end\n      end\n    end\n\n  assign Synchronous_Enabled_Unit_Delay_out1_1 = (enb_1_8_1 == 1'b1 ? Synchronous_Enabled_Unit_Delay_ectrl_1 :\n              Synchronous_Enabled_Unit_Delay_lowered_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Delay5_process\n      if (reset == 1'b1) begin\n        Delay5_out1 <= 35'sh000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay5_out1 <= Synchronous_Enabled_Unit_Delay_out1_1;\n        end\n      end\n    end\n\n  assign dataOut = Delay5_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay41_output_process\n      if (reset == 1'b1) begin\n        Delay3_out1_3 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay3_out1_3 <= Delay3_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay6_process\n      if (reset == 1'b1) begin\n        Delay6_reg <= {2{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay6_reg[0] <= Delay3_out1_3;\n          Delay6_reg[1] <= Delay6_reg[0];\n        end\n      end\n    end\n\n  assign Delay6_out1 = Delay6_reg[1];\n\n  assign validOut = Delay6_out1;\n\nendmodule  // MovingSum_block\n\n"},{"name":"magnitudeSquared_block1.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/magnitudeSquared_block1.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: magnitudeSquared_block1\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Energy \n// Calculator/magnitudeSquare\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule magnitudeSquared_block1\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           dataIn_re,\n           dataIn_im,\n           validIn,\n           energy,\n           push);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  input   validIn;\n  output  signed [70:0] energy;  // sfix71_En54\n  output  push;\n\n\n  wire signed [32:0] out;  // sfix33_En27\n  wire MagnitudeSquared_validOut;\n  reg signed [32:0] out_1;  // sfix33_En27\n  reg signed [32:0] Delay3_bypass_reg;  // sfix33\n  wire signed [32:0] Delay3_out1;  // sfix33_En27\n  wire signed [32:0] Delay3_out1_1;  // sfix33_En27\n  reg signed [32:0] Delay3_out1_2;  // sfix33_En27\n  reg signed [32:0] Delay_reg [0:15];  // sfix33 [16]\n  reg signed [32:0] Delay_reg_next [0:15];  // sfix33_En27 [16]\n  reg signed [32:0] Delay_out1;  // sfix33_En27\n  wire signed [32:0] Delay_out1_1;  // sfix33_En27\n  reg signed [32:0] Delay_out1_2;  // sfix33_En27\n  wire signed [33:0] Add_add_cast;  // sfix34_En27\n  wire signed [33:0] Add_add_cast_1;  // sfix34_En27\n  wire signed [33:0] Add_out1;  // sfix34_En27\n  reg signed [33:0] Add_out1_1;  // sfix34_En27\n  wire signed [33:0] Shift_Arithmetic_out1;  // sfix34_En27\n  reg  Delay4_out1;\n  wire Delay4_out1_1;\n  reg  Delay4_out1_2;\n  reg  [15:0] Delay1_reg;  // ufix1 [16]\n  wire Delay1_out1;\n  wire signed [34:0] MovingSum_dataOut;  // sfix35_En27\n  wire MovingSum_validOut;\n  wire signed [34:0] MovingSum_dataOut_1;  // sfix35_En27\n  reg signed [34:0] MovingSum_dataOut_2;  // sfix35_En27\n  wire signed [34:0] Shift_Arithmetic1_out1;  // sfix35_En27\n  wire MovingSum_validOut_1;\n  reg  MovingSum_validOut_2;\n  reg  [14:0] Delay2_reg;  // ufix1 [15]\n  wire Delay2_out1;\n  wire signed [70:0] MagnitudeSquared1_dataOut;  // sfix71_En54\n  wire MagnitudeSquared1_validOut;\n  reg signed [70:0] MagnitudeSquared1_dataOut_1;  // sfix71_En54\n  wire signed [70:0] Shift_Arithmetic2_out1;  // sfix71_En54\n  reg signed [31:0] Delay_t_0_0;  // int32\n  reg signed [31:0] Delay_t_0_1;  // int32\n  reg signed [31:0] Delay_t_1;  // int32\n\n\n  MagnitudeSquared_block u_MagnitudeSquared (.clk(clk),\n                                             .reset(reset),\n                                             .enb_1_8_1(enb_1_8_1),\n                                             .enb_1_8_0(enb_1_8_0),\n                                             .enb(enb),\n                                             .dataIn_re(dataIn_re),  // sfix16_En12\n                                             .dataIn_im(dataIn_im),  // sfix16_En12\n                                             .validIn(validIn),\n                                             .dataOut(out),  // sfix33_En27\n                                             .validOut(MagnitudeSquared_validOut)\n                                             );\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay_process\n      if (reset == 1'b1) begin\n        out_1 <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          out_1 <= out;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay3_bypass_process\n      if (reset == 1'b1) begin\n        Delay3_bypass_reg <= 33'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay3_bypass_reg <= out_1;\n        end\n      end\n    end\n\n  assign Delay3_out1 = (enb_1_8_1 == 1'b1 ? out_1 :\n              Delay3_bypass_reg);\n\n  assign Delay3_out1_1 = Delay3_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        Delay3_out1_2 <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay3_out1_2 <= Delay3_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay_process\n      if (reset == 1'b1) begin\n        for(Delay_t_1 = 32'sd0; Delay_t_1 <= 32'sd15; Delay_t_1 = Delay_t_1 + 32'sd1) begin\n          Delay_reg[Delay_t_1] <= 33'sh000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay_t_0_1 = 32'sd0; Delay_t_0_1 <= 32'sd15; Delay_t_0_1 = Delay_t_0_1 + 32'sd1) begin\n            Delay_reg[Delay_t_0_1] <= Delay_reg_next[Delay_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Delay_out1 = Delay_reg[15];\n    Delay_reg_next[0] = Delay3_out1;\n\n    for(Delay_t_0_0 = 32'sd0; Delay_t_0_0 <= 32'sd14; Delay_t_0_0 = Delay_t_0_0 + 32'sd1) begin\n      Delay_reg_next[Delay_t_0_0 + 32'sd1] = Delay_reg[Delay_t_0_0];\n    end\n\n  end\n\n  assign Delay_out1_1 = Delay_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        Delay_out1_2 <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay_out1_2 <= Delay_out1_1;\n        end\n      end\n    end\n\n  assign Add_add_cast = {Delay3_out1_2[32], Delay3_out1_2};\n  assign Add_add_cast_1 = {Delay_out1_2[32], Delay_out1_2};\n  assign Add_out1 = Add_add_cast + Add_add_cast_1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        Add_out1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Add_out1_1 <= Add_out1;\n        end\n      end\n    end\n\n  assign Shift_Arithmetic_out1 = Add_out1_1 >>> 8'd1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay4_process\n      if (reset == 1'b1) begin\n        Delay4_out1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay4_out1 <= MagnitudeSquared_validOut;\n        end\n      end\n    end\n\n  assign Delay4_out1_1 = Delay4_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay11_output_process\n      if (reset == 1'b1) begin\n        Delay4_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay4_out1_2 <= Delay4_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_process\n      if (reset == 1'b1) begin\n        Delay1_reg <= {16{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay1_reg[0] <= Delay4_out1_2;\n          Delay1_reg[32'sd15:32'sd1] <= Delay1_reg[32'sd14:32'sd0];\n        end\n      end\n    end\n\n  assign Delay1_out1 = Delay1_reg[15];\n\n  MovingSum_block u_MovingSum (.clk(clk),\n                               .reset(reset),\n                               .enb_1_8_1(enb_1_8_1),\n                               .enb_1_8_0(enb_1_8_0),\n                               .enb(enb),\n                               .dataIn(Shift_Arithmetic_out1),  // sfix34_En27\n                               .validIn(Delay1_out1),\n                               .dataOut(MovingSum_dataOut),  // sfix35_En27\n                               .validOut(MovingSum_validOut)\n                               );\n\n  assign MovingSum_dataOut_1 = MovingSum_dataOut;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_11_process\n      if (reset == 1'b1) begin\n        MovingSum_dataOut_2 <= 35'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          MovingSum_dataOut_2 <= MovingSum_dataOut_1;\n        end\n      end\n    end\n\n  assign Shift_Arithmetic1_out1 = MovingSum_dataOut_2 >>> 8'd4;\n\n  assign MovingSum_validOut_1 = MovingSum_validOut;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay21_output_process\n      if (reset == 1'b1) begin\n        MovingSum_validOut_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          MovingSum_validOut_2 <= MovingSum_validOut_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay2_process\n      if (reset == 1'b1) begin\n        Delay2_reg <= {15{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay2_reg[0] <= MovingSum_validOut_2;\n          Delay2_reg[32'sd14:32'sd1] <= Delay2_reg[32'sd13:32'sd0];\n        end\n      end\n    end\n\n  assign Delay2_out1 = Delay2_reg[14];\n\n  MagnitudeSquared1 u_MagnitudeSquared1 (.clk(clk),\n                                         .reset(reset),\n                                         .enb_1_8_1(enb_1_8_1),\n                                         .enb_1_8_0(enb_1_8_0),\n                                         .enb(enb),\n                                         .dataIn(Shift_Arithmetic1_out1),  // sfix35_En27\n                                         .validIn(Delay2_out1),\n                                         .dataOut(MagnitudeSquared1_dataOut),  // sfix71_En54\n                                         .validOut(MagnitudeSquared1_validOut)\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        MagnitudeSquared1_dataOut_1 <= 71'sh000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          MagnitudeSquared1_dataOut_1 <= MagnitudeSquared1_dataOut;\n        end\n      end\n    end\n\n  assign Shift_Arithmetic2_out1 = MagnitudeSquared1_dataOut_1 >>> 8'd1;\n\n  assign energy = Shift_Arithmetic2_out1;\n\n  assign push = MagnitudeSquared1_validOut;\n\nendmodule  // magnitudeSquared_block1\n\n"},{"name":"StreamSyncronizer.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/StreamSyncronizer.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: StreamSyncronizer\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Energy \n// Calculator/streamSynchronizer/StreamSyncronize\n// Hierarchy Level: 4\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule StreamSyncronizer\n          (clk,\n           reset,\n           enb_1_8_0,\n           pop,\n           dataIn,\n           push,\n           dataOut,\n           validOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_0;\n  input   pop;\n  input   signed [70:0] dataIn;  // sfix71_En54\n  input   push;\n  output  signed [70:0] dataOut;  // sfix71_En54\n  output  validOut;\n\n\n  reg signed [70:0] dataOut_1;  // sfix71_En54\n  reg  validOut_1;\n  reg [7:0] wrAddr;  // ufix8\n  reg [7:0] rdAddr;  // ufix8\n  reg signed [70:0] dataOutReg;  // sfix71\n  reg  validOutReg;\n  reg signed [70:0] mem [0:255];  // sfix71 [256]\n  reg signed [15:0] level;  // int16\n  reg [7:0] wrAddr_next;  // ufix8\n  reg [7:0] rdAddr_next;  // ufix8\n  reg signed [70:0] dataOutReg_next;  // sfix71_En54\n  reg  validOutReg_next;\n  reg signed [70:0] mem_next [0:255];  // sfix71_En54 [256]\n  reg signed [15:0] level_next;  // int16\n  reg signed [15:0] level_temp;  // int16\n  reg signed [31:0] t_0;  // int32\n  reg signed [16:0] sub_temp;  // sfix17\n  reg signed [16:0] add_temp;  // sfix17\n  reg signed [16:0] t_1;  // sfix17\n  reg signed [16:0] t_2;  // sfix17\n  reg signed [31:0] t_0_0;  // int32\n  reg signed [31:0] t_1_0;  // int32\n\n\n  always @(posedge clk or posedge reset)\n    begin : StreamSyncronizer_1_process\n      if (reset == 1'b1) begin\n        wrAddr <= 8'b00000000;\n        rdAddr <= 8'b00000000;\n        dataOutReg <= 71'sh000000000000000000;\n        validOutReg <= 1'b0;\n\n        for(t_1_0 = 32'sd0; t_1_0 <= 32'sd255; t_1_0 = t_1_0 + 32'sd1) begin\n          mem[t_1_0] <= 71'sh000000000000000000;\n        end\n\n        level <= 16'sd0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          wrAddr <= wrAddr_next;\n          rdAddr <= rdAddr_next;\n          dataOutReg <= dataOutReg_next;\n          validOutReg <= validOutReg_next;\n\n          for(t_0_0 = 32'sd0; t_0_0 <= 32'sd255; t_0_0 = t_0_0 + 32'sd1) begin\n            mem[t_0_0] <= mem_next[t_0_0];\n          end\n\n          level <= level_next;\n        end\n      end\n    end\n\n  always @* begin\n    sub_temp = 17'sb00000000000000000;\n    add_temp = 17'sb00000000000000000;\n    t_1 = 17'sb00000000000000000;\n    t_2 = 17'sb00000000000000000;\n    level_temp = level;\n    wrAddr_next = wrAddr;\n    rdAddr_next = rdAddr;\n    dataOutReg_next = dataOutReg;\n\n    for(t_0 = 32'sd0; t_0 <= 32'sd255; t_0 = t_0 + 32'sd1) begin\n      mem_next[t_0] = mem[t_0];\n    end\n\n    //------------------------------------------------------------------------\n    // Constants\n    //------------------------------------------------------------------------\n    // Persistent variable initialization\n    //------------------------------------------------------------------------\n    // Outputs\n    //------------------------------------------------------------------------\n    //------------------------------------------------------------------------\n    // Calculate next state values\n    //------------------------------------------------------------------------\n    if (pop) begin\n      dataOutReg_next = mem[rdAddr];\n      rdAddr_next = rdAddr + 8'b00000001;\n      t_1 = {level[15], level};\n      sub_temp = t_1 - 17'sb00000000000000001;\n      if ((sub_temp[16] == 1'b0) && (sub_temp[15] != 1'b0)) begin\n        level_temp = 16'sb0111111111111111;\n      end\n      else if ((sub_temp[16] == 1'b1) && (sub_temp[15] != 1'b1)) begin\n        level_temp = 16'sb1000000000000000;\n      end\n      else begin\n        level_temp = sub_temp[15:0];\n      end\n    end\n    if (push) begin\n      mem_next[wrAddr] = dataIn;\n      wrAddr_next = wrAddr + 8'b00000001;\n      t_2 = {level_temp[15], level_temp};\n      add_temp = t_2 + 17'sb00000000000000001;\n      if ((add_temp[16] == 1'b0) && (add_temp[15] != 1'b0)) begin\n        level_temp = 16'sb0111111111111111;\n      end\n      else if ((add_temp[16] == 1'b1) && (add_temp[15] != 1'b1)) begin\n        level_temp = 16'sb1000000000000000;\n      end\n      else begin\n        level_temp = add_temp[15:0];\n      end\n    end\n    validOutReg_next = pop;\n    dataOut_1 = dataOutReg;\n    validOut_1 = validOutReg;\n    level_next = level_temp;\n  end\n\n  assign dataOut = dataOut_1;\n\n  assign validOut = validOut_1;\n\nendmodule  // StreamSyncronizer\n\n"},{"name":"streamSynchronizer.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/streamSynchronizer.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: streamSynchronizer\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Energy \n// Calculator/streamSynchronize\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule streamSynchronizer\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           corrValid,\n           energy,\n           dataValid,\n           dataOut,\n           validOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   corrValid;\n  input   signed [70:0] energy;  // sfix71_En54\n  input   dataValid;\n  output  signed [70:0] dataOut;  // sfix71_En54\n  output  validOut;\n\n\n  wire corrValid_1;\n  reg  corrValid_2;\n  reg  Delay4_out1;\n  reg signed [70:0] energy_1;  // sfix71_En54\n  reg signed [70:0] Delay1_bypass_reg;  // sfix71\n  wire signed [70:0] Delay1_out1;  // sfix71_En54\n  wire dataValid_1;\n  reg  dataValid_2;\n  reg  Delay6_out1;\n  wire signed [70:0] dataOut_1;  // sfix71_En54\n  wire validOut_1;\n  reg signed [70:0] Delay2_out1;  // sfix71_En54\n  reg  Delay3_out1;\n\n\n  assign corrValid_1 = corrValid;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay41_output_process\n      if (reset == 1'b1) begin\n        corrValid_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          corrValid_2 <= corrValid_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay4_process\n      if (reset == 1'b1) begin\n        Delay4_out1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay4_out1 <= corrValid_2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay_process\n      if (reset == 1'b1) begin\n        energy_1 <= 71'sh000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          energy_1 <= energy;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_bypass_reg <= 71'sh000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_bypass_reg <= energy_1;\n        end\n      end\n    end\n\n  assign Delay1_out1 = (enb_1_8_1 == 1'b1 ? energy_1 :\n              Delay1_bypass_reg);\n\n  assign dataValid_1 = dataValid;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay61_output_process\n      if (reset == 1'b1) begin\n        dataValid_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          dataValid_2 <= dataValid_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay6_process\n      if (reset == 1'b1) begin\n        Delay6_out1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay6_out1 <= dataValid_2;\n        end\n      end\n    end\n\n  StreamSyncronizer u_StreamSyncronizer (.clk(clk),\n                                         .reset(reset),\n                                         .enb_1_8_0(enb_1_8_0),\n                                         .pop(Delay4_out1),\n                                         .dataIn(Delay1_out1),  // sfix71_En54\n                                         .push(Delay6_out1),\n                                         .dataOut(dataOut_1),  // sfix71_En54\n                                         .validOut(validOut_1)\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : Delay2_process\n      if (reset == 1'b1) begin\n        Delay2_out1 <= 71'sh000000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay2_out1 <= dataOut_1;\n        end\n      end\n    end\n\n  assign dataOut = Delay2_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay3_process\n      if (reset == 1'b1) begin\n        Delay3_out1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay3_out1 <= validOut_1;\n        end\n      end\n    end\n\n  assign validOut = Delay3_out1;\n\nendmodule  // streamSynchronizer\n\n"},{"name":"Energy_Calculator.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Energy_Calculator.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Energy_Calculator\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Energy \n// Calculato\n// Hierarchy Level: 2\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Energy_Calculator\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           corrIn,\n           corrValidIn,\n           dataIn_re,\n           dataIn_im,\n           validIn,\n           corrOut,\n           energyOut,\n           validOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   signed [65:0] corrIn;  // sfix66_En52\n  input   corrValidIn;\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  input   validIn;\n  output  signed [65:0] corrOut;  // sfix66_En52\n  output  signed [70:0] energyOut;  // sfix71_En54\n  output  validOut;\n\n\n  reg signed [65:0] Delay_reg [0:2];  // sfix66 [3]\n  reg signed [65:0] Delay_reg_next [0:2];  // sfix66_En52 [3]\n  reg signed [65:0] Delay_out1;  // sfix66_En52\n  wire signed [70:0] magnitudeSquared_energy;  // sfix71_En54\n  wire magnitudeSquared_push;\n  wire signed [70:0] streamSynchronizer_dataOut;  // sfix71_En54\n  wire streamSynchronizer_validOut;\n  reg signed [31:0] Delay_t_0_0;  // int32\n  reg signed [31:0] Delay_t_0_1;  // int32\n  reg signed [31:0] Delay_t_1;  // int32\n\n\n  always @(posedge clk or posedge reset)\n    begin : Delay_process\n      if (reset == 1'b1) begin\n        for(Delay_t_1 = 32'sd0; Delay_t_1 <= 32'sd2; Delay_t_1 = Delay_t_1 + 32'sd1) begin\n          Delay_reg[Delay_t_1] <= 66'sh00000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay_t_0_1 = 32'sd0; Delay_t_0_1 <= 32'sd2; Delay_t_0_1 = Delay_t_0_1 + 32'sd1) begin\n            Delay_reg[Delay_t_0_1] <= Delay_reg_next[Delay_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Delay_out1 = Delay_reg[2];\n    Delay_reg_next[0] = corrIn;\n\n    for(Delay_t_0_0 = 32'sd0; Delay_t_0_0 <= 32'sd1; Delay_t_0_0 = Delay_t_0_0 + 32'sd1) begin\n      Delay_reg_next[Delay_t_0_0 + 32'sd1] = Delay_reg[Delay_t_0_0];\n    end\n\n  end\n\n  assign corrOut = Delay_out1;\n\n  magnitudeSquared_block1 u_magnitudeSquared (.clk(clk),\n                                              .reset(reset),\n                                              .enb_1_8_1(enb_1_8_1),\n                                              .enb_1_8_0(enb_1_8_0),\n                                              .enb(enb),\n                                              .dataIn_re(dataIn_re),  // sfix16_En12\n                                              .dataIn_im(dataIn_im),  // sfix16_En12\n                                              .validIn(validIn),\n                                              .energy(magnitudeSquared_energy),  // sfix71_En54\n                                              .push(magnitudeSquared_push)\n                                              );\n\n  streamSynchronizer u_streamSynchronizer (.clk(clk),\n                                           .reset(reset),\n                                           .enb_1_8_1(enb_1_8_1),\n                                           .enb_1_8_0(enb_1_8_0),\n                                           .enb(enb),\n                                           .corrValid(corrValidIn),\n                                           .energy(magnitudeSquared_energy),  // sfix71_En54\n                                           .dataValid(magnitudeSquared_push),\n                                           .dataOut(streamSynchronizer_dataOut),  // sfix71_En54\n                                           .validOut(streamSynchronizer_validOut)\n                                           );\n\n  assign energyOut = streamSynchronizer_dataOut;\n\n  assign validOut = streamSynchronizer_validOut;\n\nendmodule  // Energy_Calculator\n\n"},{"name":"considerFirstPeak.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/considerFirstPeak.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: considerFirstPeak\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Peak \n// Detector/considerFirstPea\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule considerFirstPeak\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb,\n           peakIn,\n           peakOut,\n           validOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb;\n  input   peakIn;\n  output  peakOut;\n  output  validOut;\n\n\n  wire peakIn_1;\n  reg  [2:0] rd_3_reg;  // ufix1 [3]\n  wire peakIn_2;\n  wire [15:0] count_step;  // uint16\n  wire [15:0] count_from;  // uint16\n  wire [15:0] count_reset;  // uint16\n  reg [15:0] HDL_Counter1_out1;  // uint16\n  wire [15:0] count;  // uint16\n  reg [15:0] count_1;  // uint16\n  wire need_to_wrap;\n  reg  need_to_wrap_1;\n  wire [15:0] count_value;  // uint16\n  reg [15:0] count_value_1;  // uint16\n  reg [15:0] rd_4_reg [0:1];  // ufix16 [2]\n  wire [15:0] rd_4_reg_next [0:1];  // ufix16 [2]\n  wire [15:0] HDL_Counter1_out1_1;  // uint16\n  wire [15:0] count_2;  // uint16\n  reg [15:0] count_3;  // uint16\n  wire [15:0] HDL_Counter1_out1_2;  // uint16\n  wire Compare_To_Constant_out1;\n  reg  [2:0] rd_2_reg;  // ufix1 [3]\n  wire Compare_To_Constant_out1_1;\n  wire [15:0] count_4;  // uint16\n  reg [15:0] count_5;  // uint16\n  reg [15:0] HDL_Counter1_bypass_reg;  // ufix16\n  wire [15:0] HDL_Counter1_out1_3;  // uint16\n  wire Compare_To_Constant1_out1;\n  wire Logical_Operator1_out1;\n  reg  Logical_Operator1_out1_1;\n  reg  Logical_Operator6_out1;\n  reg  Delay9_bypass_reg;  // ufix1\n  wire Delay9_out1;\n  wire Delay9_out1_1;\n  reg  Delay9_out1_2;\n  wire Logical_Operator6_out1_1;\n  reg  Delay10_bypass_reg;  // ufix1\n  wire Delay10_out1;\n  wire Delay10_out1_1;\n  reg  Delay10_out1_2;\n  wire Logical_Operator7_out1;\n  reg  Logical_Operator7_out1_1;\n  reg  Delay11_bypass_reg;  // ufix1\n  wire Delay11_out1;\n  wire Delay11_out1_1;\n  reg  Delay11_out1_2;\n  wire Switch_out1;\n  wire Logical_Operator2_out1;\n  reg  Logical_Operator2_out1_1;\n  reg  Delay7_bypass_reg;  // ufix1\n  wire Delay7_out1;\n  wire Delay7_out1_1;\n  reg signed [31:0] rd_4_t_0_0;  // int32\n  reg signed [31:0] rd_4_t_1;  // int32\n\n\n  assign peakIn_1 = peakIn;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        rd_3_reg <= {3{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          rd_3_reg[0] <= peakIn_1;\n          rd_3_reg[32'sd2:32'sd1] <= rd_3_reg[32'sd1:32'sd0];\n        end\n      end\n    end\n\n  assign peakIn_2 = rd_3_reg[2];\n\n  // Count limited, Unsigned Counter\n  //  initial value   = 0\n  //  step value      = 1\n  //  count to value  = 159\n  assign count_step = 16'b0000000000000001;\n\n  assign count_from = 16'b0000000000000000;\n\n  assign count_reset = 16'b0000000000000000;\n\n  assign count = HDL_Counter1_out1 + count_step;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        count_1 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          count_1 <= count;\n        end\n      end\n    end\n\n  assign need_to_wrap = HDL_Counter1_out1 == 16'b0000000010011111;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        need_to_wrap_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          need_to_wrap_1 <= need_to_wrap;\n        end\n      end\n    end\n\n  assign count_value = (need_to_wrap_1 == 1'b0 ? count_1 :\n              count_from);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        count_value_1 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          count_value_1 <= count_value;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        for(rd_4_t_1 = 32'sd0; rd_4_t_1 <= 32'sd1; rd_4_t_1 = rd_4_t_1 + 32'sd1) begin\n          rd_4_reg[rd_4_t_1] <= 16'b0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(rd_4_t_0_0 = 32'sd0; rd_4_t_0_0 <= 32'sd1; rd_4_t_0_0 = rd_4_t_0_0 + 32'sd1) begin\n            rd_4_reg[rd_4_t_0_0] <= rd_4_reg_next[rd_4_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign HDL_Counter1_out1_1 = rd_4_reg[1];\n  assign rd_4_reg_next[0] = HDL_Counter1_out1;\n  assign rd_4_reg_next[1] = rd_4_reg[0];\n\n  assign count_2 = (peakIn_2 == 1'b0 ? HDL_Counter1_out1_1 :\n              count_value_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        count_3 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          count_3 <= count_2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        HDL_Counter1_out1 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          HDL_Counter1_out1 <= HDL_Counter1_out1_2;\n        end\n      end\n    end\n\n  assign Compare_To_Constant_out1 = HDL_Counter1_out1 == 16'b0000000010011111;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        rd_2_reg <= {3{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          rd_2_reg[0] <= Compare_To_Constant_out1;\n          rd_2_reg[32'sd2:32'sd1] <= rd_2_reg[32'sd1:32'sd0];\n        end\n      end\n    end\n\n  assign Compare_To_Constant_out1_1 = rd_2_reg[2];\n\n  assign count_4 = (Compare_To_Constant_out1_1 == 1'b0 ? count_3 :\n              count_reset);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay_process\n      if (reset == 1'b1) begin\n        count_5 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          count_5 <= count_4;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : HDL_Counter1_bypass_process\n      if (reset == 1'b1) begin\n        HDL_Counter1_bypass_reg <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          HDL_Counter1_bypass_reg <= count_5;\n        end\n      end\n    end\n\n  assign HDL_Counter1_out1_3 = (enb_1_8_1 == 1'b1 ? count_5 :\n              HDL_Counter1_bypass_reg);\n\n  assign HDL_Counter1_out1_2 = HDL_Counter1_out1_3;\n\n  assign Compare_To_Constant1_out1 = HDL_Counter1_out1_2 == 16'b0000000000000000;\n\n  assign Logical_Operator1_out1 = Compare_To_Constant1_out1 & peakIn_1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_11_process\n      if (reset == 1'b1) begin\n        Logical_Operator1_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          Logical_Operator1_out1_1 <= Logical_Operator1_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay9_bypass_process\n      if (reset == 1'b1) begin\n        Delay9_bypass_reg <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay9_bypass_reg <= Logical_Operator6_out1;\n        end\n      end\n    end\n\n  assign Delay9_out1 = (enb_1_8_1 == 1'b1 ? Logical_Operator6_out1 :\n              Delay9_bypass_reg);\n\n  assign Delay9_out1_1 = Delay9_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_14_process\n      if (reset == 1'b1) begin\n        Delay9_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          Delay9_out1_2 <= Delay9_out1_1;\n        end\n      end\n    end\n\n  assign Logical_Operator6_out1_1 = Logical_Operator1_out1_1 | Delay9_out1_2;\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay3_process\n      if (reset == 1'b1) begin\n        Logical_Operator6_out1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          Logical_Operator6_out1 <= Logical_Operator6_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay10_bypass_process\n      if (reset == 1'b1) begin\n        Delay10_bypass_reg <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay10_bypass_reg <= Logical_Operator6_out1;\n        end\n      end\n    end\n\n  assign Delay10_out1 = (enb_1_8_1 == 1'b1 ? Logical_Operator6_out1 :\n              Delay10_bypass_reg);\n\n  assign Delay10_out1_1 = Delay10_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_10_process\n      if (reset == 1'b1) begin\n        Delay10_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          Delay10_out1_2 <= Delay10_out1_1;\n        end\n      end\n    end\n\n  assign Logical_Operator7_out1 = Delay10_out1_2 & Logical_Operator1_out1_1;\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay1_process\n      if (reset == 1'b1) begin\n        Logical_Operator7_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          Logical_Operator7_out1_1 <= Logical_Operator7_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay11_bypass_process\n      if (reset == 1'b1) begin\n        Delay11_bypass_reg <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay11_bypass_reg <= Logical_Operator7_out1_1;\n        end\n      end\n    end\n\n  assign Delay11_out1 = (enb_1_8_1 == 1'b1 ? Logical_Operator7_out1_1 :\n              Delay11_bypass_reg);\n\n  assign Delay11_out1_1 = Delay11_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_13_process\n      if (reset == 1'b1) begin\n        Delay11_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          Delay11_out1_2 <= Delay11_out1_1;\n        end\n      end\n    end\n\n  assign Switch_out1 = (Delay10_out1_2 == 1'b0 ? Logical_Operator1_out1_1 :\n              Delay11_out1_2);\n\n  assign peakOut = Switch_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay2_process\n      if (reset == 1'b1) begin\n        Logical_Operator2_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          Logical_Operator2_out1_1 <= Logical_Operator2_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay7_bypass_process\n      if (reset == 1'b1) begin\n        Delay7_bypass_reg <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay7_bypass_reg <= Logical_Operator2_out1_1;\n        end\n      end\n    end\n\n  assign Delay7_out1 = (enb_1_8_1 == 1'b1 ? Logical_Operator2_out1_1 :\n              Delay7_bypass_reg);\n\n  assign Delay7_out1_1 = Delay7_out1;\n\n  assign Logical_Operator2_out1 = Logical_Operator1_out1 | Delay7_out1_1;\n\n  assign validOut = Logical_Operator2_out1;\n\nendmodule  // considerFirstPeak\n\n"},{"name":"MATLAB_Function1.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MATLAB_Function1.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: MATLAB_Function1\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Peak \n// Detector/MATLAB Function\n// Hierarchy Level: 4\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule MATLAB_Function1\n          (syncEn,\n           dataIn_re,\n           dataIn_im,\n           validIn,\n           dataOut_re,\n           dataOut_im);\n\n\n  input   syncEn;\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  input   validIn;\n  output  signed [15:0] dataOut_re;  // sfix16_En12\n  output  signed [15:0] dataOut_im;  // sfix16_En12\n\n\n  reg signed [15:0] dataOut_re_1;  // sfix16_En12\n  reg signed [15:0] dataOut_im_1;  // sfix16_En12\n\n\n  always @(dataIn_im, dataIn_re, syncEn, validIn) begin\n    if (validIn && syncEn) begin\n      dataOut_re_1 = dataIn_re;\n      dataOut_im_1 = dataIn_im;\n    end\n    else begin\n      dataOut_re_1 = 16'sb0000000000000000;\n      dataOut_im_1 = 16'sb0000000000000000;\n    end\n  end\n\n  assign dataOut_re = dataOut_re_1;\n\n  assign dataOut_im = dataOut_im_1;\n\nendmodule  // MATLAB_Function1\n\n"},{"name":"searchStartOfFrame.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/searchStartOfFrame.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: searchStartOfFrame\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Peak \n// Detector/searchStartOfFram\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule searchStartOfFrame\n          (clk,\n           reset,\n           enb_1_8_0,\n           thresholdValid,\n           valid,\n           syncOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_0;\n  input   thresholdValid;\n  input   valid;\n  output  syncOut;\n\n\n  reg  syncOut_1;\n  reg [7:0] countVal;  // ufix8\n  reg  countEnb;\n  reg [7:0] validCount;  // ufix8\n  reg  detectFlag;\n  reg [7:0] detectFlagCount;  // ufix8\n  reg [7:0] countVal_next;  // ufix8\n  reg  countEnb_next;\n  reg [7:0] validCount_next;  // ufix8\n  reg  detectFlag_next;\n  reg [7:0] detectFlagCount_next;  // ufix8\n  reg [7:0] countVal_temp;  // ufix8\n  reg  countEnb_temp;\n  reg [7:0] validCount_temp;  // ufix8\n  reg  detectFlag_temp;\n  reg [7:0] detectFlagCount_temp;  // ufix8\n  reg [8:0] add_temp;  // ufix9\n  reg [8:0] add_temp_0;  // ufix9\n  reg [8:0] add_temp_1;  // ufix9\n  reg [8:0] t_0;  // ufix9\n  reg [8:0] t_1;  // ufix9\n  reg [8:0] t_2;  // ufix9\n\n\n  always @(posedge clk or posedge reset)\n    begin : searchStartOfFrame_1_process\n      if (reset == 1'b1) begin\n        countVal <= 8'b00000000;\n        countEnb <= 1'b0;\n        validCount <= 8'b00000000;\n        detectFlag <= 1'b0;\n        detectFlagCount <= 8'b00000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          countVal <= countVal_next;\n          countEnb <= countEnb_next;\n          validCount <= validCount_next;\n          detectFlag <= detectFlag_next;\n          detectFlagCount <= detectFlagCount_next;\n        end\n      end\n    end\n\n  always @(countEnb, countVal, detectFlag, detectFlagCount, thresholdValid, valid,\n       validCount) begin\n    add_temp = 9'b000000000;\n    add_temp_0 = 9'b000000000;\n    add_temp_1 = 9'b000000000;\n    t_0 = 9'b000000000;\n    t_1 = 9'b000000000;\n    t_2 = 9'b000000000;\n    countVal_temp = countVal;\n    countEnb_temp = countEnb;\n    validCount_temp = validCount;\n    detectFlag_temp = detectFlag;\n    detectFlagCount_temp = detectFlagCount;\n    if (valid && thresholdValid) begin\n      t_0 = {1'b0, validCount};\n      add_temp = t_0 + 9'b000000001;\n      if (add_temp[8] != 1'b0) begin\n        validCount_temp = 8'b11111111;\n      end\n      else begin\n        validCount_temp = add_temp[7:0];\n      end\n      countEnb_temp = 1'b1;\n    end\n    if (detectFlagCount > 8'b00000000) begin\n      t_1 = {1'b0, detectFlagCount};\n      add_temp_0 = t_1 + 9'b000000001;\n      if (add_temp_0[8] != 1'b0) begin\n        detectFlagCount_temp = 8'b11111111;\n      end\n      else begin\n        detectFlagCount_temp = add_temp_0[7:0];\n      end\n    end\n    if (countEnb_temp) begin\n      t_2 = {1'b0, countVal};\n      add_temp_1 = t_2 + 9'b000000001;\n      if (add_temp_1[8] != 1'b0) begin\n        countVal_temp = 8'b11111111;\n      end\n      else begin\n        countVal_temp = add_temp_1[7:0];\n      end\n      if (countVal_temp == 8'b10100001) begin\n        countVal_temp = 8'b00000000;\n        countEnb_temp = 1'b0;\n        if (validCount_temp > 8'b01010000) begin\n          detectFlag_temp = 1'b1;\n          detectFlagCount_temp = 8'b00000001;\n        end\n        else begin\n          detectFlag_temp = 1'b0;\n        end\n        validCount_temp = 8'b00000000;\n      end\n    end\n    if (detectFlagCount_temp > 8'b10100000) begin\n      detectFlagCount_temp = 8'b00000000;\n      detectFlag_temp = 1'b0;\n    end\n    syncOut_1 = detectFlag_temp;\n    countVal_next = countVal_temp;\n    countEnb_next = countEnb_temp;\n    validCount_next = validCount_temp;\n    detectFlag_next = detectFlag_temp;\n    detectFlagCount_next = detectFlagCount_temp;\n  end\n\n  assign syncOut = syncOut_1;\n\nendmodule  // searchStartOfFrame\n\n"},{"name":"Peak_Detector.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Peak_Detector.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Peak_Detector\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Peak \n// Detecto\n// Hierarchy Level: 2\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Peak_Detector\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           corrIn,\n           energyIn,\n           corrValid,\n           dataIn_re,\n           dataIn_im,\n           dataValid,\n           lstfStart,\n           validOut,\n           dataOut_re,\n           dataOut_im);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   signed [65:0] corrIn;  // sfix66_En52\n  input   signed [70:0] energyIn;  // sfix71_En54\n  input   corrValid;\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  input   dataValid;\n  output  lstfStart;\n  output  validOut;\n  output  signed [15:0] dataOut_re;  // sfix16_En12\n  output  signed [15:0] dataOut_im;  // sfix16_En12\n\n\n  wire signed [70:0] Relational_Operator_cast;  // sfix71_En54\n  wire Relational_Operator_out1;\n  wire syncOut;\n  wire considerFirstPeak_peakOut;\n  wire considerFirstPeak_validOut;\n  reg  [159:0] Delay1_reg;  // ufix1 [160]\n  wire Delay1_out1;\n  wire Delay1_out1_1;\n  wire Logical_Operator3_out1;\n  reg  MATLAB_Function13_bypass_reg;  // ufix1\n  wire Logical_Operator3_out1_1;\n  reg signed [15:0] Delay2_reg_re [0:159];  // sfix16_En12 [160]\n  reg signed [15:0] Delay2_reg_im [0:159];  // sfix16_En12 [160]\n  reg signed [15:0] Delay2_reg_next_re [0:159];  // sfix16_En12 [160]\n  reg signed [15:0] Delay2_reg_next_im [0:159];  // sfix16_En12 [160]\n  reg signed [15:0] Delay2_out1_re;  // sfix16_En12\n  reg signed [15:0] Delay2_out1_im;  // sfix16_En12\n  wire signed [15:0] Delay2_out1_re_1;  // sfix16_En12\n  wire signed [15:0] Delay2_out1_im_1;  // sfix16_En12\n  reg signed [15:0] MATLAB_Function11_bypass_reg_re;  // sfix16_En12\n  reg signed [15:0] MATLAB_Function11_bypass_reg_im;  // sfix16_En12\n  wire signed [15:0] Delay2_out1_re_2;  // sfix16_En12\n  wire signed [15:0] Delay2_out1_im_2;  // sfix16_En12\n  reg  MATLAB_Function12_bypass_reg;  // ufix1\n  wire Delay1_out1_2;\n  reg signed [31:0] Delay2_t_0_0;  // int32\n  reg signed [31:0] Delay2_t_0_1;  // int32\n  reg signed [31:0] Delay2_t_1;  // int32\n\n  // Searching peak in LSTF region\n\n\n  assign Relational_Operator_cast = {{3{corrIn[65]}}, {corrIn, 2'b00}};\n  assign Relational_Operator_out1 = Relational_Operator_cast > energyIn;\n\n  searchStartOfFrame u_searchStartOfFrame (.clk(clk),\n                                           .reset(reset),\n                                           .enb_1_8_0(enb_1_8_0),\n                                           .thresholdValid(Relational_Operator_out1),\n                                           .valid(corrValid),\n                                           .syncOut(syncOut)\n                                           );\n\n  considerFirstPeak u_considerFirstPeak (.clk(clk),\n                                         .reset(reset),\n                                         .enb_1_8_1(enb_1_8_1),\n                                         .enb(enb),\n                                         .peakIn(syncOut),\n                                         .peakOut(considerFirstPeak_peakOut),\n                                         .validOut(considerFirstPeak_validOut)\n                                         );\n\n  assign lstfStart = considerFirstPeak_peakOut;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_process\n      if (reset == 1'b1) begin\n        Delay1_reg <= {160{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay1_reg[0] <= dataValid;\n          Delay1_reg[32'sd159:32'sd1] <= Delay1_reg[32'sd158:32'sd0];\n        end\n      end\n    end\n\n  assign Delay1_out1 = Delay1_reg[159];\n\n  assign Delay1_out1_1 = Delay1_out1;\n\n  assign Logical_Operator3_out1 = considerFirstPeak_validOut & Delay1_out1_1;\n\n  assign validOut = Logical_Operator3_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : MATLAB_Function13_bypass_process\n      if (reset == 1'b1) begin\n        MATLAB_Function13_bypass_reg <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          MATLAB_Function13_bypass_reg <= Logical_Operator3_out1;\n        end\n      end\n    end\n\n  assign Logical_Operator3_out1_1 = (enb_1_8_1 == 1'b1 ? Logical_Operator3_out1 :\n              MATLAB_Function13_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Delay2_process\n      if (reset == 1'b1) begin\n        for(Delay2_t_1 = 32'sd0; Delay2_t_1 <= 32'sd159; Delay2_t_1 = Delay2_t_1 + 32'sd1) begin\n          Delay2_reg_re[Delay2_t_1] <= 16'sb0000000000000000;\n          Delay2_reg_im[Delay2_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay2_t_0_1 = 32'sd0; Delay2_t_0_1 <= 32'sd159; Delay2_t_0_1 = Delay2_t_0_1 + 32'sd1) begin\n            Delay2_reg_re[Delay2_t_0_1] <= Delay2_reg_next_re[Delay2_t_0_1];\n            Delay2_reg_im[Delay2_t_0_1] <= Delay2_reg_next_im[Delay2_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Delay2_out1_re = Delay2_reg_re[159];\n    Delay2_out1_im = Delay2_reg_im[159];\n    Delay2_reg_next_re[0] = dataIn_re;\n    Delay2_reg_next_im[0] = dataIn_im;\n\n    for(Delay2_t_0_0 = 32'sd0; Delay2_t_0_0 <= 32'sd158; Delay2_t_0_0 = Delay2_t_0_0 + 32'sd1) begin\n      Delay2_reg_next_re[Delay2_t_0_0 + 32'sd1] = Delay2_reg_re[Delay2_t_0_0];\n      Delay2_reg_next_im[Delay2_t_0_0 + 32'sd1] = Delay2_reg_im[Delay2_t_0_0];\n    end\n\n  end\n\n  assign Delay2_out1_re_1 = Delay2_out1_re;\n\n  assign Delay2_out1_im_1 = Delay2_out1_im;\n\n  always @(posedge clk or posedge reset)\n    begin : MATLAB_Function11_bypass_process\n      if (reset == 1'b1) begin\n        MATLAB_Function11_bypass_reg_re <= 16'sb0000000000000000;\n        MATLAB_Function11_bypass_reg_im <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          MATLAB_Function11_bypass_reg_im <= Delay2_out1_im_1;\n          MATLAB_Function11_bypass_reg_re <= Delay2_out1_re_1;\n        end\n      end\n    end\n\n  assign Delay2_out1_re_2 = (enb_1_8_1 == 1'b1 ? Delay2_out1_re_1 :\n              MATLAB_Function11_bypass_reg_re);\n  assign Delay2_out1_im_2 = (enb_1_8_1 == 1'b1 ? Delay2_out1_im_1 :\n              MATLAB_Function11_bypass_reg_im);\n\n  always @(posedge clk or posedge reset)\n    begin : MATLAB_Function12_bypass_process\n      if (reset == 1'b1) begin\n        MATLAB_Function12_bypass_reg <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          MATLAB_Function12_bypass_reg <= Delay1_out1_1;\n        end\n      end\n    end\n\n  assign Delay1_out1_2 = (enb_1_8_1 == 1'b1 ? Delay1_out1_1 :\n              MATLAB_Function12_bypass_reg);\n\n  MATLAB_Function1 u_MATLAB_Function1 (.syncEn(Logical_Operator3_out1_1),\n                                       .dataIn_re(Delay2_out1_re_2),  // sfix16_En12\n                                       .dataIn_im(Delay2_out1_im_2),  // sfix16_En12\n                                       .validIn(Delay1_out1_2),\n                                       .dataOut_re(dataOut_re),  // sfix16_En12\n                                       .dataOut_im(dataOut_im)  // sfix16_En12\n                                       );\n\nendmodule  // Peak_Detector\n\n"},{"name":"StreamSyncronizer_block.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/StreamSyncronizer_block.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: StreamSyncronizer_block\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Stream \n// Synchronizer/StreamSyncronize\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule StreamSyncronizer_block\n          (clk,\n           reset,\n           enb_1_8_0,\n           pop,\n           dataIn_re,\n           dataIn_im,\n           push,\n           dataOut_re,\n           dataOut_im,\n           validOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_0;\n  input   pop;\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  input   push;\n  output  signed [15:0] dataOut_re;  // sfix16_En12\n  output  signed [15:0] dataOut_im;  // sfix16_En12\n  output  validOut;\n\n\n  reg signed [15:0] dataOut_re_1;  // sfix16_En12\n  reg signed [15:0] dataOut_im_1;  // sfix16_En12\n  reg  validOut_1;\n  reg [7:0] wrAddr;  // ufix8\n  reg [7:0] rdAddr;  // ufix8\n  reg signed [15:0] dataOutReg_re;  // sfix16_En12\n  reg signed [15:0] dataOutReg_im;  // sfix16_En12\n  reg  validOutReg;\n  reg signed [15:0] mem_re [0:255];  // sfix16_En12 [256]\n  reg signed [15:0] mem_im [0:255];  // sfix16_En12 [256]\n  reg signed [15:0] level;  // int16\n  reg [7:0] wrAddr_next;  // ufix8\n  reg [7:0] rdAddr_next;  // ufix8\n  reg signed [15:0] dataOutReg_next_re;  // sfix16_En12\n  reg signed [15:0] dataOutReg_next_im;  // sfix16_En12\n  reg  validOutReg_next;\n  reg signed [15:0] mem_next_re [0:255];  // sfix16_En12 [256]\n  reg signed [15:0] mem_next_im [0:255];  // sfix16_En12 [256]\n  reg signed [15:0] level_next;  // int16\n  reg signed [15:0] level_temp;  // int16\n  reg signed [31:0] t_0;  // int32\n  reg signed [16:0] sub_temp;  // sfix17\n  reg signed [16:0] add_temp;  // sfix17\n  reg signed [16:0] t_1;  // sfix17\n  reg signed [16:0] t_2;  // sfix17\n  reg signed [31:0] t_0_0;  // int32\n  reg signed [31:0] t_1_0;  // int32\n\n\n  always @(posedge clk or posedge reset)\n    begin : StreamSyncronizer_process\n      if (reset == 1'b1) begin\n        wrAddr <= 8'b00000000;\n        rdAddr <= 8'b00000000;\n        dataOutReg_re <= 16'sb0000000000000000;\n        dataOutReg_im <= 16'sb0000000000000000;\n        validOutReg <= 1'b0;\n\n        for(t_1_0 = 32'sd0; t_1_0 <= 32'sd255; t_1_0 = t_1_0 + 32'sd1) begin\n          mem_re[t_1_0] <= 16'sb0000000000000000;\n          mem_im[t_1_0] <= 16'sb0000000000000000;\n        end\n\n        level <= 16'sd0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          wrAddr <= wrAddr_next;\n          rdAddr <= rdAddr_next;\n          dataOutReg_re <= dataOutReg_next_re;\n          dataOutReg_im <= dataOutReg_next_im;\n          validOutReg <= validOutReg_next;\n\n          for(t_0_0 = 32'sd0; t_0_0 <= 32'sd255; t_0_0 = t_0_0 + 32'sd1) begin\n            mem_re[t_0_0] <= mem_next_re[t_0_0];\n            mem_im[t_0_0] <= mem_next_im[t_0_0];\n          end\n\n          level <= level_next;\n        end\n      end\n    end\n\n  always @* begin\n    sub_temp = 17'sb00000000000000000;\n    add_temp = 17'sb00000000000000000;\n    t_1 = 17'sb00000000000000000;\n    t_2 = 17'sb00000000000000000;\n    level_temp = level;\n    wrAddr_next = wrAddr;\n    rdAddr_next = rdAddr;\n    dataOutReg_next_re = dataOutReg_re;\n    dataOutReg_next_im = dataOutReg_im;\n\n    for(t_0 = 32'sd0; t_0 <= 32'sd255; t_0 = t_0 + 32'sd1) begin\n      mem_next_re[t_0] = mem_re[t_0];\n      mem_next_im[t_0] = mem_im[t_0];\n    end\n\n    //------------------------------------------------------------------------\n    // Constants\n    //------------------------------------------------------------------------\n    // Persistent variable initialization\n    //------------------------------------------------------------------------\n    // Outputs\n    //------------------------------------------------------------------------\n    //------------------------------------------------------------------------\n    // Calculate next state values\n    //------------------------------------------------------------------------\n    if (pop) begin\n      dataOutReg_next_re = mem_re[rdAddr];\n      dataOutReg_next_im = mem_im[rdAddr];\n      rdAddr_next = rdAddr + 8'b00000001;\n      t_1 = {level[15], level};\n      sub_temp = t_1 - 17'sb00000000000000001;\n      if ((sub_temp[16] == 1'b0) && (sub_temp[15] != 1'b0)) begin\n        level_temp = 16'sb0111111111111111;\n      end\n      else if ((sub_temp[16] == 1'b1) && (sub_temp[15] != 1'b1)) begin\n        level_temp = 16'sb1000000000000000;\n      end\n      else begin\n        level_temp = sub_temp[15:0];\n      end\n    end\n    if (push) begin\n      mem_next_re[wrAddr] = dataIn_re;\n      mem_next_im[wrAddr] = dataIn_im;\n      wrAddr_next = wrAddr + 8'b00000001;\n      t_2 = {level_temp[15], level_temp};\n      add_temp = t_2 + 17'sb00000000000000001;\n      if ((add_temp[16] == 1'b0) && (add_temp[15] != 1'b0)) begin\n        level_temp = 16'sb0111111111111111;\n      end\n      else if ((add_temp[16] == 1'b1) && (add_temp[15] != 1'b1)) begin\n        level_temp = 16'sb1000000000000000;\n      end\n      else begin\n        level_temp = add_temp[15:0];\n      end\n    end\n    validOutReg_next = pop;\n    dataOut_re_1 = dataOutReg_re;\n    dataOut_im_1 = dataOutReg_im;\n    validOut_1 = validOutReg;\n    level_next = level_temp;\n  end\n\n  assign dataOut_re = dataOut_re_1;\n\n  assign dataOut_im = dataOut_im_1;\n\n  assign validOut = validOut_1;\n\nendmodule  // StreamSyncronizer_block\n\n"},{"name":"Stream_Synchronizer.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Stream_Synchronizer.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Stream_Synchronizer\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Stream \n// Synchronize\n// Hierarchy Level: 2\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Stream_Synchronizer\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           corrValid,\n           dataIn_re,\n           dataIn_im,\n           dataValid,\n           dataOut_re,\n           dataOut_im,\n           validOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   corrValid;\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  input   dataValid;\n  output  signed [15:0] dataOut_re;  // sfix16_En12\n  output  signed [15:0] dataOut_im;  // sfix16_En12\n  output  validOut;\n\n\n  reg  [14:0] Delay5_reg;  // ufix1 [15]\n  wire Delay5_out1;\n  wire Delay5_out1_1;\n  reg  Delay5_out1_2;\n  wire corrValid_1;\n  reg  corrValid_2;\n  wire Logical_Operator8_out1;\n  reg  Logical_Operator8_out1_1;\n  reg  Delay1_bypass_reg;  // ufix1\n  wire Delay1_out1;\n  reg signed [15:0] Delay4_out1_re;  // sfix16_En12\n  reg signed [15:0] Delay4_out1_im;  // sfix16_En12\n  wire signed [15:0] Delay4_out1_re_1;  // sfix16_En12\n  wire signed [15:0] Delay4_out1_im_1;  // sfix16_En12\n  reg signed [15:0] StreamSyncronizer1_bypass_reg_re;  // sfix16_En12\n  reg signed [15:0] StreamSyncronizer1_bypass_reg_im;  // sfix16_En12\n  wire signed [15:0] Delay4_out1_re_2;  // sfix16_En12\n  wire signed [15:0] Delay4_out1_im_2;  // sfix16_En12\n  reg  Delay6_out1;\n  wire Delay6_out1_1;\n  reg  StreamSyncronizer2_bypass_reg;  // ufix1\n  wire Delay6_out1_2;\n  wire signed [15:0] dataOut_re_1;  // sfix16_En12\n  wire signed [15:0] dataOut_im_1;  // sfix16_En12\n  wire validOut_1;\n  reg signed [15:0] Delay2_out1_re;  // sfix16_En12\n  reg signed [15:0] Delay2_out1_im;  // sfix16_En12\n  reg  Delay3_out1;\n\n\n  always @(posedge clk or posedge reset)\n    begin : Delay5_process\n      if (reset == 1'b1) begin\n        Delay5_reg <= {15{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay5_reg[0] <= corrValid;\n          Delay5_reg[32'sd14:32'sd1] <= Delay5_reg[32'sd13:32'sd0];\n        end\n      end\n    end\n\n  assign Delay5_out1 = Delay5_reg[14];\n\n  assign Delay5_out1_1 = Delay5_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        Delay5_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          Delay5_out1_2 <= Delay5_out1_1;\n        end\n      end\n    end\n\n  assign corrValid_1 = corrValid;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        corrValid_2 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          corrValid_2 <= corrValid_1;\n        end\n      end\n    end\n\n  assign Logical_Operator8_out1 = Delay5_out1_2 | corrValid_2;\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay_process\n      if (reset == 1'b1) begin\n        Logical_Operator8_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          Logical_Operator8_out1_1 <= Logical_Operator8_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_bypass_process\n      if (reset == 1'b1) begin\n        Delay1_bypass_reg <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_bypass_reg <= Logical_Operator8_out1_1;\n        end\n      end\n    end\n\n  assign Delay1_out1 = (enb_1_8_1 == 1'b1 ? Logical_Operator8_out1_1 :\n              Delay1_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Delay4_process\n      if (reset == 1'b1) begin\n        Delay4_out1_re <= 16'sb0000000000000000;\n        Delay4_out1_im <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay4_out1_re <= dataIn_re;\n          Delay4_out1_im <= dataIn_im;\n        end\n      end\n    end\n\n  assign Delay4_out1_re_1 = Delay4_out1_re;\n\n  assign Delay4_out1_im_1 = Delay4_out1_im;\n\n  always @(posedge clk or posedge reset)\n    begin : StreamSyncronizer1_bypass_process\n      if (reset == 1'b1) begin\n        StreamSyncronizer1_bypass_reg_re <= 16'sb0000000000000000;\n        StreamSyncronizer1_bypass_reg_im <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          StreamSyncronizer1_bypass_reg_im <= Delay4_out1_im_1;\n          StreamSyncronizer1_bypass_reg_re <= Delay4_out1_re_1;\n        end\n      end\n    end\n\n  assign Delay4_out1_re_2 = (enb_1_8_1 == 1'b1 ? Delay4_out1_re_1 :\n              StreamSyncronizer1_bypass_reg_re);\n  assign Delay4_out1_im_2 = (enb_1_8_1 == 1'b1 ? Delay4_out1_im_1 :\n              StreamSyncronizer1_bypass_reg_im);\n\n  always @(posedge clk or posedge reset)\n    begin : Delay6_process\n      if (reset == 1'b1) begin\n        Delay6_out1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay6_out1 <= dataValid;\n        end\n      end\n    end\n\n  assign Delay6_out1_1 = Delay6_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : StreamSyncronizer2_bypass_process\n      if (reset == 1'b1) begin\n        StreamSyncronizer2_bypass_reg <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          StreamSyncronizer2_bypass_reg <= Delay6_out1_1;\n        end\n      end\n    end\n\n  assign Delay6_out1_2 = (enb_1_8_1 == 1'b1 ? Delay6_out1_1 :\n              StreamSyncronizer2_bypass_reg);\n\n  StreamSyncronizer_block u_StreamSyncronizer (.clk(clk),\n                                               .reset(reset),\n                                               .enb_1_8_0(enb_1_8_0),\n                                               .pop(Delay1_out1),\n                                               .dataIn_re(Delay4_out1_re_2),  // sfix16_En12\n                                               .dataIn_im(Delay4_out1_im_2),  // sfix16_En12\n                                               .push(Delay6_out1_2),\n                                               .dataOut_re(dataOut_re_1),  // sfix16_En12\n                                               .dataOut_im(dataOut_im_1),  // sfix16_En12\n                                               .validOut(validOut_1)\n                                               );\n\n  always @(posedge clk or posedge reset)\n    begin : Delay2_process\n      if (reset == 1'b1) begin\n        Delay2_out1_re <= 16'sb0000000000000000;\n        Delay2_out1_im <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay2_out1_re <= dataOut_re_1;\n          Delay2_out1_im <= dataOut_im_1;\n        end\n      end\n    end\n\n  assign dataOut_re = Delay2_out1_re;\n\n  assign dataOut_im = Delay2_out1_im;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay3_process\n      if (reset == 1'b1) begin\n        Delay3_out1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay3_out1 <= validOut_1;\n        end\n      end\n    end\n\n  assign validOut = Delay3_out1;\n\nendmodule  // Stream_Synchronizer\n\n"},{"name":"Coarse_Time_Sync.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Coarse_Time_Sync.v\n// Created: 2026-02-04 22:38:43\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Coarse_Time_Sync\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync\n// Hierarchy Level: 1\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Coarse_Time_Sync\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           dataIn_re,\n           dataIn_im,\n           validIn,\n           startIn,\n           dataOut_re,\n           dataOut_im,\n           validOut,\n           lstfStart,\n           rst);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  input   validIn;\n  input   startIn;\n  output  signed [15:0] dataOut_re;  // sfix16_En12\n  output  signed [15:0] dataOut_im;  // sfix16_En12\n  output  validOut;\n  output  lstfStart;\n  output  rst;\n\n\n  wire signed [65:0] Correlator_dataOut;  // sfix66_En52\n  wire Correlator_validOut;\n  wire signed [65:0] Energy_Calculator_corrOut;  // sfix66_En52\n  wire signed [70:0] Energy_Calculator_energyOut;  // sfix71_En54\n  wire Energy_Calculator_validOut;\n  reg signed [15:0] Delay4_reg_re [0:6];  // sfix16_En12 [7]\n  reg signed [15:0] Delay4_reg_im [0:6];  // sfix16_En12 [7]\n  reg signed [15:0] Delay4_reg_next_re [0:6];  // sfix16_En12 [7]\n  reg signed [15:0] Delay4_reg_next_im [0:6];  // sfix16_En12 [7]\n  reg signed [15:0] Delay4_out1_re;  // sfix16_En12\n  reg signed [15:0] Delay4_out1_im;  // sfix16_En12\n  reg  [6:0] Delay6_reg;  // ufix1 [7]\n  wire Delay6_out1;\n  wire signed [15:0] Stream_Synchronizer_dataOut_re;  // sfix16_En12\n  wire signed [15:0] Stream_Synchronizer_dataOut_im;  // sfix16_En12\n  wire Stream_Synchronizer_validOut;\n  wire Peak_Detector_lstfStart;\n  wire Peak_Detector_validOut;\n  reg signed [31:0] Delay4_t_0_0;  // int32\n  reg signed [31:0] Delay4_t_0_1;  // int32\n  reg signed [31:0] Delay4_t_1;  // int32\n\n\n  Correlator_block u_Correlator (.clk(clk),\n                                 .reset(reset),\n                                 .enb_1_8_1(enb_1_8_1),\n                                 .enb_1_8_0(enb_1_8_0),\n                                 .enb(enb),\n                                 .dataIn_re(dataIn_re),  // sfix16_En12\n                                 .dataIn_im(dataIn_im),  // sfix16_En12\n                                 .validIn(validIn),\n                                 .startIn(startIn),\n                                 .dataOut(Correlator_dataOut),  // sfix66_En52\n                                 .validOut(Correlator_validOut)\n                                 );\n\n  Energy_Calculator u_Energy_Calculator (.clk(clk),\n                                         .reset(reset),\n                                         .enb_1_8_1(enb_1_8_1),\n                                         .enb_1_8_0(enb_1_8_0),\n                                         .enb(enb),\n                                         .corrIn(Correlator_dataOut),  // sfix66_En52\n                                         .corrValidIn(Correlator_validOut),\n                                         .dataIn_re(dataIn_re),  // sfix16_En12\n                                         .dataIn_im(dataIn_im),  // sfix16_En12\n                                         .validIn(validIn),\n                                         .corrOut(Energy_Calculator_corrOut),  // sfix66_En52\n                                         .energyOut(Energy_Calculator_energyOut),  // sfix71_En54\n                                         .validOut(Energy_Calculator_validOut)\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : Delay4_process\n      if (reset == 1'b1) begin\n        for(Delay4_t_1 = 32'sd0; Delay4_t_1 <= 32'sd6; Delay4_t_1 = Delay4_t_1 + 32'sd1) begin\n          Delay4_reg_re[Delay4_t_1] <= 16'sb0000000000000000;\n          Delay4_reg_im[Delay4_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay4_t_0_1 = 32'sd0; Delay4_t_0_1 <= 32'sd6; Delay4_t_0_1 = Delay4_t_0_1 + 32'sd1) begin\n            Delay4_reg_re[Delay4_t_0_1] <= Delay4_reg_next_re[Delay4_t_0_1];\n            Delay4_reg_im[Delay4_t_0_1] <= Delay4_reg_next_im[Delay4_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Delay4_out1_re = Delay4_reg_re[6];\n    Delay4_out1_im = Delay4_reg_im[6];\n    Delay4_reg_next_re[0] = dataIn_re;\n    Delay4_reg_next_im[0] = dataIn_im;\n\n    for(Delay4_t_0_0 = 32'sd0; Delay4_t_0_0 <= 32'sd5; Delay4_t_0_0 = Delay4_t_0_0 + 32'sd1) begin\n      Delay4_reg_next_re[Delay4_t_0_0 + 32'sd1] = Delay4_reg_re[Delay4_t_0_0];\n      Delay4_reg_next_im[Delay4_t_0_0 + 32'sd1] = Delay4_reg_im[Delay4_t_0_0];\n    end\n\n  end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay6_process\n      if (reset == 1'b1) begin\n        Delay6_reg <= {7{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay6_reg[0] <= validIn;\n          Delay6_reg[32'sd6:32'sd1] <= Delay6_reg[32'sd5:32'sd0];\n        end\n      end\n    end\n\n  assign Delay6_out1 = Delay6_reg[6];\n\n  Stream_Synchronizer u_Stream_Synchronizer (.clk(clk),\n                                             .reset(reset),\n                                             .enb_1_8_1(enb_1_8_1),\n                                             .enb_1_8_0(enb_1_8_0),\n                                             .enb(enb),\n                                             .corrValid(Correlator_validOut),\n                                             .dataIn_re(Delay4_out1_re),  // sfix16_En12\n                                             .dataIn_im(Delay4_out1_im),  // sfix16_En12\n                                             .dataValid(Delay6_out1),\n                                             .dataOut_re(Stream_Synchronizer_dataOut_re),  // sfix16_En12\n                                             .dataOut_im(Stream_Synchronizer_dataOut_im),  // sfix16_En12\n                                             .validOut(Stream_Synchronizer_validOut)\n                                             );\n\n  Peak_Detector u_Peak_Detector (.clk(clk),\n                                 .reset(reset),\n                                 .enb_1_8_1(enb_1_8_1),\n                                 .enb_1_8_0(enb_1_8_0),\n                                 .enb(enb),\n                                 .corrIn(Energy_Calculator_corrOut),  // sfix66_En52\n                                 .energyIn(Energy_Calculator_energyOut),  // sfix71_En54\n                                 .corrValid(Energy_Calculator_validOut),\n                                 .dataIn_re(Stream_Synchronizer_dataOut_re),  // sfix16_En12\n                                 .dataIn_im(Stream_Synchronizer_dataOut_im),  // sfix16_En12\n                                 .dataValid(Stream_Synchronizer_validOut),\n                                 .lstfStart(Peak_Detector_lstfStart),\n                                 .validOut(Peak_Detector_validOut),\n                                 .dataOut_re(dataOut_re),  // sfix16_En12\n                                 .dataOut_im(dataOut_im)  // sfix16_En12\n                                 );\n\n  assign validOut = Peak_Detector_validOut;\n\n  assign lstfStart = Peak_Detector_lstfStart;\n\n  assign rst = startIn;\n\nendmodule  // Coarse_Time_Sync\n\n"},{"name":"SinLookUpTableGen_block.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/SinLookUpTableGen_block.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: SinLookUpTableGen_block\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Correction/NCO/WaveformGen/SinLookUpTableGe\n// Hierarchy Level: 5\n// Model version: 9.2\n// \n// Sin Look Up Table Generation Component\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule SinLookUpTableGen_block\n          (clk,\n           reset,\n           enb_1_8_0,\n           lutaddr,\n           lutSine);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_0;\n  input   [12:0] lutaddr;  // ufix13\n  output  signed [15:0] lutSine;  // sfix16_En14\n\n\n  reg [12:0] lutaddrInReg;  // ufix13\n  wire signed [15:0] DirectLookupTable_1 [0:8191];  // sfix16_En14 [8192]\n  wire signed [15:0] lutSineout;  // sfix16_En14\n  reg signed [15:0] lutSineoutreg1;  // sfix16_En14\n  reg signed [15:0] lutSine_1;  // sfix16_En14\n\n  initial begin\n    lutaddrInReg = 13'b0000000000000;\n    lutSineoutreg1 = 16'sb0000000000000000;\n  end\n\n  // Look up table address input register\n  always @(posedge clk)\n    begin : LUTaddrRegister_process\n      if (enb_1_8_0) begin\n        lutaddrInReg <= lutaddr;\n      end\n    end\n\n  // Octant Sine wave table\n  assign DirectLookupTable_1[0] = 16'sb0000000000000000;\n  assign DirectLookupTable_1[1] = 16'sb0000000000000010;\n  assign DirectLookupTable_1[2] = 16'sb0000000000000011;\n  assign DirectLookupTable_1[3] = 16'sb0000000000000101;\n  assign DirectLookupTable_1[4] = 16'sb0000000000000110;\n  assign DirectLookupTable_1[5] = 16'sb0000000000001000;\n  assign DirectLookupTable_1[6] = 16'sb0000000000001001;\n  assign DirectLookupTable_1[7] = 16'sb0000000000001011;\n  assign DirectLookupTable_1[8] = 16'sb0000000000001101;\n  assign DirectLookupTable_1[9] = 16'sb0000000000001110;\n  assign DirectLookupTable_1[10] = 16'sb0000000000010000;\n  assign DirectLookupTable_1[11] = 16'sb0000000000010001;\n  assign DirectLookupTable_1[12] = 16'sb0000000000010011;\n  assign DirectLookupTable_1[13] = 16'sb0000000000010100;\n  assign DirectLookupTable_1[14] = 16'sb0000000000010110;\n  assign DirectLookupTable_1[15] = 16'sb0000000000011000;\n  assign DirectLookupTable_1[16] = 16'sb0000000000011001;\n  assign DirectLookupTable_1[17] = 16'sb0000000000011011;\n  assign DirectLookupTable_1[18] = 16'sb0000000000011100;\n  assign DirectLookupTable_1[19] = 16'sb0000000000011110;\n  assign DirectLookupTable_1[20] = 16'sb0000000000011111;\n  assign DirectLookupTable_1[21] = 16'sb0000000000100001;\n  assign DirectLookupTable_1[22] = 16'sb0000000000100011;\n  assign DirectLookupTable_1[23] = 16'sb0000000000100100;\n  assign DirectLookupTable_1[24] = 16'sb0000000000100110;\n  assign DirectLookupTable_1[25] = 16'sb0000000000100111;\n  assign DirectLookupTable_1[26] = 16'sb0000000000101001;\n  assign DirectLookupTable_1[27] = 16'sb0000000000101010;\n  assign DirectLookupTable_1[28] = 16'sb0000000000101100;\n  assign DirectLookupTable_1[29] = 16'sb0000000000101110;\n  assign DirectLookupTable_1[30] = 16'sb0000000000101111;\n  assign DirectLookupTable_1[31] = 16'sb0000000000110001;\n  assign DirectLookupTable_1[32] = 16'sb0000000000110010;\n  assign DirectLookupTable_1[33] = 16'sb0000000000110100;\n  assign DirectLookupTable_1[34] = 16'sb0000000000110101;\n  assign DirectLookupTable_1[35] = 16'sb0000000000110111;\n  assign DirectLookupTable_1[36] = 16'sb0000000000111001;\n  assign DirectLookupTable_1[37] = 16'sb0000000000111010;\n  assign DirectLookupTable_1[38] = 16'sb0000000000111100;\n  assign DirectLookupTable_1[39] = 16'sb0000000000111101;\n  assign DirectLookupTable_1[40] = 16'sb0000000000111111;\n  assign DirectLookupTable_1[41] = 16'sb0000000001000000;\n  assign DirectLookupTable_1[42] = 16'sb0000000001000010;\n  assign DirectLookupTable_1[43] = 16'sb0000000001000100;\n  assign DirectLookupTable_1[44] = 16'sb0000000001000101;\n  assign DirectLookupTable_1[45] = 16'sb0000000001000111;\n  assign DirectLookupTable_1[46] = 16'sb0000000001001000;\n  assign DirectLookupTable_1[47] = 16'sb0000000001001010;\n  assign DirectLookupTable_1[48] = 16'sb0000000001001011;\n  assign DirectLookupTable_1[49] = 16'sb0000000001001101;\n  assign DirectLookupTable_1[50] = 16'sb0000000001001111;\n  assign DirectLookupTable_1[51] = 16'sb0000000001010000;\n  assign DirectLookupTable_1[52] = 16'sb0000000001010010;\n  assign DirectLookupTable_1[53] = 16'sb0000000001010011;\n  assign DirectLookupTable_1[54] = 16'sb0000000001010101;\n  assign DirectLookupTable_1[55] = 16'sb0000000001010110;\n  assign DirectLookupTable_1[56] = 16'sb0000000001011000;\n  assign DirectLookupTable_1[57] = 16'sb0000000001011010;\n  assign DirectLookupTable_1[58] = 16'sb0000000001011011;\n  assign DirectLookupTable_1[59] = 16'sb0000000001011101;\n  assign DirectLookupTable_1[60] = 16'sb0000000001011110;\n  assign DirectLookupTable_1[61] = 16'sb0000000001100000;\n  assign DirectLookupTable_1[62] = 16'sb0000000001100001;\n  assign DirectLookupTable_1[63] = 16'sb0000000001100011;\n  assign DirectLookupTable_1[64] = 16'sb0000000001100101;\n  assign DirectLookupTable_1[65] = 16'sb0000000001100110;\n  assign DirectLookupTable_1[66] = 16'sb0000000001101000;\n  assign DirectLookupTable_1[67] = 16'sb0000000001101001;\n  assign DirectLookupTable_1[68] = 16'sb0000000001101011;\n  assign DirectLookupTable_1[69] = 16'sb0000000001101100;\n  assign DirectLookupTable_1[70] = 16'sb0000000001101110;\n  assign DirectLookupTable_1[71] = 16'sb0000000001110000;\n  assign DirectLookupTable_1[72] = 16'sb0000000001110001;\n  assign DirectLookupTable_1[73] = 16'sb0000000001110011;\n  assign DirectLookupTable_1[74] = 16'sb0000000001110100;\n  assign DirectLookupTable_1[75] = 16'sb0000000001110110;\n  assign DirectLookupTable_1[76] = 16'sb0000000001110111;\n  assign DirectLookupTable_1[77] = 16'sb0000000001111001;\n  assign DirectLookupTable_1[78] = 16'sb0000000001111011;\n  assign DirectLookupTable_1[79] = 16'sb0000000001111100;\n  assign DirectLookupTable_1[80] = 16'sb0000000001111110;\n  assign DirectLookupTable_1[81] = 16'sb0000000001111111;\n  assign DirectLookupTable_1[82] = 16'sb0000000010000001;\n  assign DirectLookupTable_1[83] = 16'sb0000000010000010;\n  assign DirectLookupTable_1[84] = 16'sb0000000010000100;\n  assign DirectLookupTable_1[85] = 16'sb0000000010000110;\n  assign DirectLookupTable_1[86] = 16'sb0000000010000111;\n  assign DirectLookupTable_1[87] = 16'sb0000000010001001;\n  assign DirectLookupTable_1[88] = 16'sb0000000010001010;\n  assign DirectLookupTable_1[89] = 16'sb0000000010001100;\n  assign DirectLookupTable_1[90] = 16'sb0000000010001101;\n  assign DirectLookupTable_1[91] = 16'sb0000000010001111;\n  assign DirectLookupTable_1[92] = 16'sb0000000010010001;\n  assign DirectLookupTable_1[93] = 16'sb0000000010010010;\n  assign DirectLookupTable_1[94] = 16'sb0000000010010100;\n  assign DirectLookupTable_1[95] = 16'sb0000000010010101;\n  assign DirectLookupTable_1[96] = 16'sb0000000010010111;\n  assign DirectLookupTable_1[97] = 16'sb0000000010011000;\n  assign DirectLookupTable_1[98] = 16'sb0000000010011010;\n  assign DirectLookupTable_1[99] = 16'sb0000000010011100;\n  assign DirectLookupTable_1[100] = 16'sb0000000010011101;\n  assign DirectLookupTable_1[101] = 16'sb0000000010011111;\n  assign DirectLookupTable_1[102] = 16'sb0000000010100000;\n  assign DirectLookupTable_1[103] = 16'sb0000000010100010;\n  assign DirectLookupTable_1[104] = 16'sb0000000010100011;\n  assign DirectLookupTable_1[105] = 16'sb0000000010100101;\n  assign DirectLookupTable_1[106] = 16'sb0000000010100111;\n  assign DirectLookupTable_1[107] = 16'sb0000000010101000;\n  assign DirectLookupTable_1[108] = 16'sb0000000010101010;\n  assign DirectLookupTable_1[109] = 16'sb0000000010101011;\n  assign DirectLookupTable_1[110] = 16'sb0000000010101101;\n  assign DirectLookupTable_1[111] = 16'sb0000000010101110;\n  assign DirectLookupTable_1[112] = 16'sb0000000010110000;\n  assign DirectLookupTable_1[113] = 16'sb0000000010110001;\n  assign DirectLookupTable_1[114] = 16'sb0000000010110011;\n  assign DirectLookupTable_1[115] = 16'sb0000000010110101;\n  assign DirectLookupTable_1[116] = 16'sb0000000010110110;\n  assign DirectLookupTable_1[117] = 16'sb0000000010111000;\n  assign DirectLookupTable_1[118] = 16'sb0000000010111001;\n  assign DirectLookupTable_1[119] = 16'sb0000000010111011;\n  assign DirectLookupTable_1[120] = 16'sb0000000010111100;\n  assign DirectLookupTable_1[121] = 16'sb0000000010111110;\n  assign DirectLookupTable_1[122] = 16'sb0000000011000000;\n  assign DirectLookupTable_1[123] = 16'sb0000000011000001;\n  assign DirectLookupTable_1[124] = 16'sb0000000011000011;\n  assign DirectLookupTable_1[125] = 16'sb0000000011000100;\n  assign DirectLookupTable_1[126] = 16'sb0000000011000110;\n  assign DirectLookupTable_1[127] = 16'sb0000000011000111;\n  assign DirectLookupTable_1[128] = 16'sb0000000011001001;\n  assign DirectLookupTable_1[129] = 16'sb0000000011001011;\n  assign DirectLookupTable_1[130] = 16'sb0000000011001100;\n  assign DirectLookupTable_1[131] = 16'sb0000000011001110;\n  assign DirectLookupTable_1[132] = 16'sb0000000011001111;\n  assign DirectLookupTable_1[133] = 16'sb0000000011010001;\n  assign DirectLookupTable_1[134] = 16'sb0000000011010010;\n  assign DirectLookupTable_1[135] = 16'sb0000000011010100;\n  assign DirectLookupTable_1[136] = 16'sb0000000011010110;\n  assign DirectLookupTable_1[137] = 16'sb0000000011010111;\n  assign DirectLookupTable_1[138] = 16'sb0000000011011001;\n  assign DirectLookupTable_1[139] = 16'sb0000000011011010;\n  assign DirectLookupTable_1[140] = 16'sb0000000011011100;\n  assign DirectLookupTable_1[141] = 16'sb0000000011011101;\n  assign DirectLookupTable_1[142] = 16'sb0000000011011111;\n  assign DirectLookupTable_1[143] = 16'sb0000000011100001;\n  assign DirectLookupTable_1[144] = 16'sb0000000011100010;\n  assign DirectLookupTable_1[145] = 16'sb0000000011100100;\n  assign DirectLookupTable_1[146] = 16'sb0000000011100101;\n  assign DirectLookupTable_1[147] = 16'sb0000000011100111;\n  assign DirectLookupTable_1[148] = 16'sb0000000011101000;\n  assign DirectLookupTable_1[149] = 16'sb0000000011101010;\n  assign DirectLookupTable_1[150] = 16'sb0000000011101100;\n  assign DirectLookupTable_1[151] = 16'sb0000000011101101;\n  assign DirectLookupTable_1[152] = 16'sb0000000011101111;\n  assign DirectLookupTable_1[153] = 16'sb0000000011110000;\n  assign DirectLookupTable_1[154] = 16'sb0000000011110010;\n  assign DirectLookupTable_1[155] = 16'sb0000000011110011;\n  assign DirectLookupTable_1[156] = 16'sb0000000011110101;\n  assign DirectLookupTable_1[157] = 16'sb0000000011110111;\n  assign DirectLookupTable_1[158] = 16'sb0000000011111000;\n  assign DirectLookupTable_1[159] = 16'sb0000000011111010;\n  assign DirectLookupTable_1[160] = 16'sb0000000011111011;\n  assign DirectLookupTable_1[161] = 16'sb0000000011111101;\n  assign DirectLookupTable_1[162] = 16'sb0000000011111110;\n  assign DirectLookupTable_1[163] = 16'sb0000000100000000;\n  assign DirectLookupTable_1[164] = 16'sb0000000100000010;\n  assign DirectLookupTable_1[165] = 16'sb0000000100000011;\n  assign DirectLookupTable_1[166] = 16'sb0000000100000101;\n  assign DirectLookupTable_1[167] = 16'sb0000000100000110;\n  assign DirectLookupTable_1[168] = 16'sb0000000100001000;\n  assign DirectLookupTable_1[169] = 16'sb0000000100001001;\n  assign DirectLookupTable_1[170] = 16'sb0000000100001011;\n  assign DirectLookupTable_1[171] = 16'sb0000000100001101;\n  assign DirectLookupTable_1[172] = 16'sb0000000100001110;\n  assign DirectLookupTable_1[173] = 16'sb0000000100010000;\n  assign DirectLookupTable_1[174] = 16'sb0000000100010001;\n  assign DirectLookupTable_1[175] = 16'sb0000000100010011;\n  assign DirectLookupTable_1[176] = 16'sb0000000100010100;\n  assign DirectLookupTable_1[177] = 16'sb0000000100010110;\n  assign DirectLookupTable_1[178] = 16'sb0000000100011000;\n  assign DirectLookupTable_1[179] = 16'sb0000000100011001;\n  assign DirectLookupTable_1[180] = 16'sb0000000100011011;\n  assign DirectLookupTable_1[181] = 16'sb0000000100011100;\n  assign DirectLookupTable_1[182] = 16'sb0000000100011110;\n  assign DirectLookupTable_1[183] = 16'sb0000000100011111;\n  assign DirectLookupTable_1[184] = 16'sb0000000100100001;\n  assign DirectLookupTable_1[185] = 16'sb0000000100100011;\n  assign DirectLookupTable_1[186] = 16'sb0000000100100100;\n  assign DirectLookupTable_1[187] = 16'sb0000000100100110;\n  assign DirectLookupTable_1[188] = 16'sb0000000100100111;\n  assign DirectLookupTable_1[189] = 16'sb0000000100101001;\n  assign DirectLookupTable_1[190] = 16'sb0000000100101010;\n  assign DirectLookupTable_1[191] = 16'sb0000000100101100;\n  assign DirectLookupTable_1[192] = 16'sb0000000100101110;\n  assign DirectLookupTable_1[193] = 16'sb0000000100101111;\n  assign DirectLookupTable_1[194] = 16'sb0000000100110001;\n  assign DirectLookupTable_1[195] = 16'sb0000000100110010;\n  assign DirectLookupTable_1[196] = 16'sb0000000100110100;\n  assign DirectLookupTable_1[197] = 16'sb0000000100110101;\n  assign DirectLookupTable_1[198] = 16'sb0000000100110111;\n  assign DirectLookupTable_1[199] = 16'sb0000000100111001;\n  assign DirectLookupTable_1[200] = 16'sb0000000100111010;\n  assign DirectLookupTable_1[201] = 16'sb0000000100111100;\n  assign DirectLookupTable_1[202] = 16'sb0000000100111101;\n  assign DirectLookupTable_1[203] = 16'sb0000000100111111;\n  assign DirectLookupTable_1[204] = 16'sb0000000101000000;\n  assign DirectLookupTable_1[205] = 16'sb0000000101000010;\n  assign DirectLookupTable_1[206] = 16'sb0000000101000100;\n  assign DirectLookupTable_1[207] = 16'sb0000000101000101;\n  assign DirectLookupTable_1[208] = 16'sb0000000101000111;\n  assign DirectLookupTable_1[209] = 16'sb0000000101001000;\n  assign DirectLookupTable_1[210] = 16'sb0000000101001010;\n  assign DirectLookupTable_1[211] = 16'sb0000000101001011;\n  assign DirectLookupTable_1[212] = 16'sb0000000101001101;\n  assign DirectLookupTable_1[213] = 16'sb0000000101001111;\n  assign DirectLookupTable_1[214] = 16'sb0000000101010000;\n  assign DirectLookupTable_1[215] = 16'sb0000000101010010;\n  assign DirectLookupTable_1[216] = 16'sb0000000101010011;\n  assign DirectLookupTable_1[217] = 16'sb0000000101010101;\n  assign DirectLookupTable_1[218] = 16'sb0000000101010110;\n  assign DirectLookupTable_1[219] = 16'sb0000000101011000;\n  assign DirectLookupTable_1[220] = 16'sb0000000101011010;\n  assign DirectLookupTable_1[221] = 16'sb0000000101011011;\n  assign DirectLookupTable_1[222] = 16'sb0000000101011101;\n  assign DirectLookupTable_1[223] = 16'sb0000000101011110;\n  assign DirectLookupTable_1[224] = 16'sb0000000101100000;\n  assign DirectLookupTable_1[225] = 16'sb0000000101100001;\n  assign DirectLookupTable_1[226] = 16'sb0000000101100011;\n  assign DirectLookupTable_1[227] = 16'sb0000000101100101;\n  assign DirectLookupTable_1[228] = 16'sb0000000101100110;\n  assign DirectLookupTable_1[229] = 16'sb0000000101101000;\n  assign DirectLookupTable_1[230] = 16'sb0000000101101001;\n  assign DirectLookupTable_1[231] = 16'sb0000000101101011;\n  assign DirectLookupTable_1[232] = 16'sb0000000101101100;\n  assign DirectLookupTable_1[233] = 16'sb0000000101101110;\n  assign DirectLookupTable_1[234] = 16'sb0000000101110000;\n  assign DirectLookupTable_1[235] = 16'sb0000000101110001;\n  assign DirectLookupTable_1[236] = 16'sb0000000101110011;\n  assign DirectLookupTable_1[237] = 16'sb0000000101110100;\n  assign DirectLookupTable_1[238] = 16'sb0000000101110110;\n  assign DirectLookupTable_1[239] = 16'sb0000000101110111;\n  assign DirectLookupTable_1[240] = 16'sb0000000101111001;\n  assign DirectLookupTable_1[241] = 16'sb0000000101111011;\n  assign DirectLookupTable_1[242] = 16'sb0000000101111100;\n  assign DirectLookupTable_1[243] = 16'sb0000000101111110;\n  assign DirectLookupTable_1[244] = 16'sb0000000101111111;\n  assign DirectLookupTable_1[245] = 16'sb0000000110000001;\n  assign DirectLookupTable_1[246] = 16'sb0000000110000010;\n  assign DirectLookupTable_1[247] = 16'sb0000000110000100;\n  assign DirectLookupTable_1[248] = 16'sb0000000110000110;\n  assign DirectLookupTable_1[249] = 16'sb0000000110000111;\n  assign DirectLookupTable_1[250] = 16'sb0000000110001001;\n  assign DirectLookupTable_1[251] = 16'sb0000000110001010;\n  assign DirectLookupTable_1[252] = 16'sb0000000110001100;\n  assign DirectLookupTable_1[253] = 16'sb0000000110001101;\n  assign DirectLookupTable_1[254] = 16'sb0000000110001111;\n  assign DirectLookupTable_1[255] = 16'sb0000000110010001;\n  assign DirectLookupTable_1[256] = 16'sb0000000110010010;\n  assign DirectLookupTable_1[257] = 16'sb0000000110010100;\n  assign DirectLookupTable_1[258] = 16'sb0000000110010101;\n  assign DirectLookupTable_1[259] = 16'sb0000000110010111;\n  assign DirectLookupTable_1[260] = 16'sb0000000110011000;\n  assign DirectLookupTable_1[261] = 16'sb0000000110011010;\n  assign DirectLookupTable_1[262] = 16'sb0000000110011100;\n  assign DirectLookupTable_1[263] = 16'sb0000000110011101;\n  assign DirectLookupTable_1[264] = 16'sb0000000110011111;\n  assign DirectLookupTable_1[265] = 16'sb0000000110100000;\n  assign DirectLookupTable_1[266] = 16'sb0000000110100010;\n  assign DirectLookupTable_1[267] = 16'sb0000000110100011;\n  assign DirectLookupTable_1[268] = 16'sb0000000110100101;\n  assign DirectLookupTable_1[269] = 16'sb0000000110100110;\n  assign DirectLookupTable_1[270] = 16'sb0000000110101000;\n  assign DirectLookupTable_1[271] = 16'sb0000000110101010;\n  assign DirectLookupTable_1[272] = 16'sb0000000110101011;\n  assign DirectLookupTable_1[273] = 16'sb0000000110101101;\n  assign DirectLookupTable_1[274] = 16'sb0000000110101110;\n  assign DirectLookupTable_1[275] = 16'sb0000000110110000;\n  assign DirectLookupTable_1[276] = 16'sb0000000110110001;\n  assign DirectLookupTable_1[277] = 16'sb0000000110110011;\n  assign DirectLookupTable_1[278] = 16'sb0000000110110101;\n  assign DirectLookupTable_1[279] = 16'sb0000000110110110;\n  assign DirectLookupTable_1[280] = 16'sb0000000110111000;\n  assign DirectLookupTable_1[281] = 16'sb0000000110111001;\n  assign DirectLookupTable_1[282] = 16'sb0000000110111011;\n  assign DirectLookupTable_1[283] = 16'sb0000000110111100;\n  assign DirectLookupTable_1[284] = 16'sb0000000110111110;\n  assign DirectLookupTable_1[285] = 16'sb0000000111000000;\n  assign DirectLookupTable_1[286] = 16'sb0000000111000001;\n  assign DirectLookupTable_1[287] = 16'sb0000000111000011;\n  assign DirectLookupTable_1[288] = 16'sb0000000111000100;\n  assign DirectLookupTable_1[289] = 16'sb0000000111000110;\n  assign DirectLookupTable_1[290] = 16'sb0000000111000111;\n  assign DirectLookupTable_1[291] = 16'sb0000000111001001;\n  assign DirectLookupTable_1[292] = 16'sb0000000111001011;\n  assign DirectLookupTable_1[293] = 16'sb0000000111001100;\n  assign DirectLookupTable_1[294] = 16'sb0000000111001110;\n  assign DirectLookupTable_1[295] = 16'sb0000000111001111;\n  assign DirectLookupTable_1[296] = 16'sb0000000111010001;\n  assign DirectLookupTable_1[297] = 16'sb0000000111010010;\n  assign DirectLookupTable_1[298] = 16'sb0000000111010100;\n  assign DirectLookupTable_1[299] = 16'sb0000000111010110;\n  assign DirectLookupTable_1[300] = 16'sb0000000111010111;\n  assign DirectLookupTable_1[301] = 16'sb0000000111011001;\n  assign DirectLookupTable_1[302] = 16'sb0000000111011010;\n  assign DirectLookupTable_1[303] = 16'sb0000000111011100;\n  assign DirectLookupTable_1[304] = 16'sb0000000111011101;\n  assign DirectLookupTable_1[305] = 16'sb0000000111011111;\n  assign DirectLookupTable_1[306] = 16'sb0000000111100001;\n  assign DirectLookupTable_1[307] = 16'sb0000000111100010;\n  assign DirectLookupTable_1[308] = 16'sb0000000111100100;\n  assign DirectLookupTable_1[309] = 16'sb0000000111100101;\n  assign DirectLookupTable_1[310] = 16'sb0000000111100111;\n  assign DirectLookupTable_1[311] = 16'sb0000000111101000;\n  assign DirectLookupTable_1[312] = 16'sb0000000111101010;\n  assign DirectLookupTable_1[313] = 16'sb0000000111101100;\n  assign DirectLookupTable_1[314] = 16'sb0000000111101101;\n  assign DirectLookupTable_1[315] = 16'sb0000000111101111;\n  assign DirectLookupTable_1[316] = 16'sb0000000111110000;\n  assign DirectLookupTable_1[317] = 16'sb0000000111110010;\n  assign DirectLookupTable_1[318] = 16'sb0000000111110011;\n  assign DirectLookupTable_1[319] = 16'sb0000000111110101;\n  assign DirectLookupTable_1[320] = 16'sb0000000111110111;\n  assign DirectLookupTable_1[321] = 16'sb0000000111111000;\n  assign DirectLookupTable_1[322] = 16'sb0000000111111010;\n  assign DirectLookupTable_1[323] = 16'sb0000000111111011;\n  assign DirectLookupTable_1[324] = 16'sb0000000111111101;\n  assign DirectLookupTable_1[325] = 16'sb0000000111111110;\n  assign DirectLookupTable_1[326] = 16'sb0000001000000000;\n  assign DirectLookupTable_1[327] = 16'sb0000001000000010;\n  assign DirectLookupTable_1[328] = 16'sb0000001000000011;\n  assign DirectLookupTable_1[329] = 16'sb0000001000000101;\n  assign DirectLookupTable_1[330] = 16'sb0000001000000110;\n  assign DirectLookupTable_1[331] = 16'sb0000001000001000;\n  assign DirectLookupTable_1[332] = 16'sb0000001000001001;\n  assign DirectLookupTable_1[333] = 16'sb0000001000001011;\n  assign DirectLookupTable_1[334] = 16'sb0000001000001101;\n  assign DirectLookupTable_1[335] = 16'sb0000001000001110;\n  assign DirectLookupTable_1[336] = 16'sb0000001000010000;\n  assign DirectLookupTable_1[337] = 16'sb0000001000010001;\n  assign DirectLookupTable_1[338] = 16'sb0000001000010011;\n  assign DirectLookupTable_1[339] = 16'sb0000001000010100;\n  assign DirectLookupTable_1[340] = 16'sb0000001000010110;\n  assign DirectLookupTable_1[341] = 16'sb0000001000011000;\n  assign DirectLookupTable_1[342] = 16'sb0000001000011001;\n  assign DirectLookupTable_1[343] = 16'sb0000001000011011;\n  assign DirectLookupTable_1[344] = 16'sb0000001000011100;\n  assign DirectLookupTable_1[345] = 16'sb0000001000011110;\n  assign DirectLookupTable_1[346] = 16'sb0000001000011111;\n  assign DirectLookupTable_1[347] = 16'sb0000001000100001;\n  assign DirectLookupTable_1[348] = 16'sb0000001000100011;\n  assign DirectLookupTable_1[349] = 16'sb0000001000100100;\n  assign DirectLookupTable_1[350] = 16'sb0000001000100110;\n  assign DirectLookupTable_1[351] = 16'sb0000001000100111;\n  assign DirectLookupTable_1[352] = 16'sb0000001000101001;\n  assign DirectLookupTable_1[353] = 16'sb0000001000101010;\n  assign DirectLookupTable_1[354] = 16'sb0000001000101100;\n  assign DirectLookupTable_1[355] = 16'sb0000001000101110;\n  assign DirectLookupTable_1[356] = 16'sb0000001000101111;\n  assign DirectLookupTable_1[357] = 16'sb0000001000110001;\n  assign DirectLookupTable_1[358] = 16'sb0000001000110010;\n  assign DirectLookupTable_1[359] = 16'sb0000001000110100;\n  assign DirectLookupTable_1[360] = 16'sb0000001000110101;\n  assign DirectLookupTable_1[361] = 16'sb0000001000110111;\n  assign DirectLookupTable_1[362] = 16'sb0000001000111001;\n  assign DirectLookupTable_1[363] = 16'sb0000001000111010;\n  assign DirectLookupTable_1[364] = 16'sb0000001000111100;\n  assign DirectLookupTable_1[365] = 16'sb0000001000111101;\n  assign DirectLookupTable_1[366] = 16'sb0000001000111111;\n  assign DirectLookupTable_1[367] = 16'sb0000001001000000;\n  assign DirectLookupTable_1[368] = 16'sb0000001001000010;\n  assign DirectLookupTable_1[369] = 16'sb0000001001000100;\n  assign DirectLookupTable_1[370] = 16'sb0000001001000101;\n  assign DirectLookupTable_1[371] = 16'sb0000001001000111;\n  assign DirectLookupTable_1[372] = 16'sb0000001001001000;\n  assign DirectLookupTable_1[373] = 16'sb0000001001001010;\n  assign DirectLookupTable_1[374] = 16'sb0000001001001011;\n  assign DirectLookupTable_1[375] = 16'sb0000001001001101;\n  assign DirectLookupTable_1[376] = 16'sb0000001001001110;\n  assign DirectLookupTable_1[377] = 16'sb0000001001010000;\n  assign DirectLookupTable_1[378] = 16'sb0000001001010010;\n  assign DirectLookupTable_1[379] = 16'sb0000001001010011;\n  assign DirectLookupTable_1[380] = 16'sb0000001001010101;\n  assign DirectLookupTable_1[381] = 16'sb0000001001010110;\n  assign DirectLookupTable_1[382] = 16'sb0000001001011000;\n  assign DirectLookupTable_1[383] = 16'sb0000001001011001;\n  assign DirectLookupTable_1[384] = 16'sb0000001001011011;\n  assign DirectLookupTable_1[385] = 16'sb0000001001011101;\n  assign DirectLookupTable_1[386] = 16'sb0000001001011110;\n  assign DirectLookupTable_1[387] = 16'sb0000001001100000;\n  assign DirectLookupTable_1[388] = 16'sb0000001001100001;\n  assign DirectLookupTable_1[389] = 16'sb0000001001100011;\n  assign DirectLookupTable_1[390] = 16'sb0000001001100100;\n  assign DirectLookupTable_1[391] = 16'sb0000001001100110;\n  assign DirectLookupTable_1[392] = 16'sb0000001001101000;\n  assign DirectLookupTable_1[393] = 16'sb0000001001101001;\n  assign DirectLookupTable_1[394] = 16'sb0000001001101011;\n  assign DirectLookupTable_1[395] = 16'sb0000001001101100;\n  assign DirectLookupTable_1[396] = 16'sb0000001001101110;\n  assign DirectLookupTable_1[397] = 16'sb0000001001101111;\n  assign DirectLookupTable_1[398] = 16'sb0000001001110001;\n  assign DirectLookupTable_1[399] = 16'sb0000001001110011;\n  assign DirectLookupTable_1[400] = 16'sb0000001001110100;\n  assign DirectLookupTable_1[401] = 16'sb0000001001110110;\n  assign DirectLookupTable_1[402] = 16'sb0000001001110111;\n  assign DirectLookupTable_1[403] = 16'sb0000001001111001;\n  assign DirectLookupTable_1[404] = 16'sb0000001001111010;\n  assign DirectLookupTable_1[405] = 16'sb0000001001111100;\n  assign DirectLookupTable_1[406] = 16'sb0000001001111110;\n  assign DirectLookupTable_1[407] = 16'sb0000001001111111;\n  assign DirectLookupTable_1[408] = 16'sb0000001010000001;\n  assign DirectLookupTable_1[409] = 16'sb0000001010000010;\n  assign DirectLookupTable_1[410] = 16'sb0000001010000100;\n  assign DirectLookupTable_1[411] = 16'sb0000001010000101;\n  assign DirectLookupTable_1[412] = 16'sb0000001010000111;\n  assign DirectLookupTable_1[413] = 16'sb0000001010001001;\n  assign DirectLookupTable_1[414] = 16'sb0000001010001010;\n  assign DirectLookupTable_1[415] = 16'sb0000001010001100;\n  assign DirectLookupTable_1[416] = 16'sb0000001010001101;\n  assign DirectLookupTable_1[417] = 16'sb0000001010001111;\n  assign DirectLookupTable_1[418] = 16'sb0000001010010000;\n  assign DirectLookupTable_1[419] = 16'sb0000001010010010;\n  assign DirectLookupTable_1[420] = 16'sb0000001010010100;\n  assign DirectLookupTable_1[421] = 16'sb0000001010010101;\n  assign DirectLookupTable_1[422] = 16'sb0000001010010111;\n  assign DirectLookupTable_1[423] = 16'sb0000001010011000;\n  assign DirectLookupTable_1[424] = 16'sb0000001010011010;\n  assign DirectLookupTable_1[425] = 16'sb0000001010011011;\n  assign DirectLookupTable_1[426] = 16'sb0000001010011101;\n  assign DirectLookupTable_1[427] = 16'sb0000001010011111;\n  assign DirectLookupTable_1[428] = 16'sb0000001010100000;\n  assign DirectLookupTable_1[429] = 16'sb0000001010100010;\n  assign DirectLookupTable_1[430] = 16'sb0000001010100011;\n  assign DirectLookupTable_1[431] = 16'sb0000001010100101;\n  assign DirectLookupTable_1[432] = 16'sb0000001010100110;\n  assign DirectLookupTable_1[433] = 16'sb0000001010101000;\n  assign DirectLookupTable_1[434] = 16'sb0000001010101010;\n  assign DirectLookupTable_1[435] = 16'sb0000001010101011;\n  assign DirectLookupTable_1[436] = 16'sb0000001010101101;\n  assign DirectLookupTable_1[437] = 16'sb0000001010101110;\n  assign DirectLookupTable_1[438] = 16'sb0000001010110000;\n  assign DirectLookupTable_1[439] = 16'sb0000001010110001;\n  assign DirectLookupTable_1[440] = 16'sb0000001010110011;\n  assign DirectLookupTable_1[441] = 16'sb0000001010110101;\n  assign DirectLookupTable_1[442] = 16'sb0000001010110110;\n  assign DirectLookupTable_1[443] = 16'sb0000001010111000;\n  assign DirectLookupTable_1[444] = 16'sb0000001010111001;\n  assign DirectLookupTable_1[445] = 16'sb0000001010111011;\n  assign DirectLookupTable_1[446] = 16'sb0000001010111100;\n  assign DirectLookupTable_1[447] = 16'sb0000001010111110;\n  assign DirectLookupTable_1[448] = 16'sb0000001011000000;\n  assign DirectLookupTable_1[449] = 16'sb0000001011000001;\n  assign DirectLookupTable_1[450] = 16'sb0000001011000011;\n  assign DirectLookupTable_1[451] = 16'sb0000001011000100;\n  assign DirectLookupTable_1[452] = 16'sb0000001011000110;\n  assign DirectLookupTable_1[453] = 16'sb0000001011000111;\n  assign DirectLookupTable_1[454] = 16'sb0000001011001001;\n  assign DirectLookupTable_1[455] = 16'sb0000001011001010;\n  assign DirectLookupTable_1[456] = 16'sb0000001011001100;\n  assign DirectLookupTable_1[457] = 16'sb0000001011001110;\n  assign DirectLookupTable_1[458] = 16'sb0000001011001111;\n  assign DirectLookupTable_1[459] = 16'sb0000001011010001;\n  assign DirectLookupTable_1[460] = 16'sb0000001011010010;\n  assign DirectLookupTable_1[461] = 16'sb0000001011010100;\n  assign DirectLookupTable_1[462] = 16'sb0000001011010101;\n  assign DirectLookupTable_1[463] = 16'sb0000001011010111;\n  assign DirectLookupTable_1[464] = 16'sb0000001011011001;\n  assign DirectLookupTable_1[465] = 16'sb0000001011011010;\n  assign DirectLookupTable_1[466] = 16'sb0000001011011100;\n  assign DirectLookupTable_1[467] = 16'sb0000001011011101;\n  assign DirectLookupTable_1[468] = 16'sb0000001011011111;\n  assign DirectLookupTable_1[469] = 16'sb0000001011100000;\n  assign DirectLookupTable_1[470] = 16'sb0000001011100010;\n  assign DirectLookupTable_1[471] = 16'sb0000001011100100;\n  assign DirectLookupTable_1[472] = 16'sb0000001011100101;\n  assign DirectLookupTable_1[473] = 16'sb0000001011100111;\n  assign DirectLookupTable_1[474] = 16'sb0000001011101000;\n  assign DirectLookupTable_1[475] = 16'sb0000001011101010;\n  assign DirectLookupTable_1[476] = 16'sb0000001011101011;\n  assign DirectLookupTable_1[477] = 16'sb0000001011101101;\n  assign DirectLookupTable_1[478] = 16'sb0000001011101111;\n  assign DirectLookupTable_1[479] = 16'sb0000001011110000;\n  assign DirectLookupTable_1[480] = 16'sb0000001011110010;\n  assign DirectLookupTable_1[481] = 16'sb0000001011110011;\n  assign DirectLookupTable_1[482] = 16'sb0000001011110101;\n  assign DirectLookupTable_1[483] = 16'sb0000001011110110;\n  assign DirectLookupTable_1[484] = 16'sb0000001011111000;\n  assign DirectLookupTable_1[485] = 16'sb0000001011111010;\n  assign DirectLookupTable_1[486] = 16'sb0000001011111011;\n  assign DirectLookupTable_1[487] = 16'sb0000001011111101;\n  assign DirectLookupTable_1[488] = 16'sb0000001011111110;\n  assign DirectLookupTable_1[489] = 16'sb0000001100000000;\n  assign DirectLookupTable_1[490] = 16'sb0000001100000001;\n  assign DirectLookupTable_1[491] = 16'sb0000001100000011;\n  assign DirectLookupTable_1[492] = 16'sb0000001100000101;\n  assign DirectLookupTable_1[493] = 16'sb0000001100000110;\n  assign DirectLookupTable_1[494] = 16'sb0000001100001000;\n  assign DirectLookupTable_1[495] = 16'sb0000001100001001;\n  assign DirectLookupTable_1[496] = 16'sb0000001100001011;\n  assign DirectLookupTable_1[497] = 16'sb0000001100001100;\n  assign DirectLookupTable_1[498] = 16'sb0000001100001110;\n  assign DirectLookupTable_1[499] = 16'sb0000001100010000;\n  assign DirectLookupTable_1[500] = 16'sb0000001100010001;\n  assign DirectLookupTable_1[501] = 16'sb0000001100010011;\n  assign DirectLookupTable_1[502] = 16'sb0000001100010100;\n  assign DirectLookupTable_1[503] = 16'sb0000001100010110;\n  assign DirectLookupTable_1[504] = 16'sb0000001100010111;\n  assign DirectLookupTable_1[505] = 16'sb0000001100011001;\n  assign DirectLookupTable_1[506] = 16'sb0000001100011011;\n  assign DirectLookupTable_1[507] = 16'sb0000001100011100;\n  assign DirectLookupTable_1[508] = 16'sb0000001100011110;\n  assign DirectLookupTable_1[509] = 16'sb0000001100011111;\n  assign DirectLookupTable_1[510] = 16'sb0000001100100001;\n  assign DirectLookupTable_1[511] = 16'sb0000001100100010;\n  assign DirectLookupTable_1[512] = 16'sb0000001100100100;\n  assign DirectLookupTable_1[513] = 16'sb0000001100100101;\n  assign DirectLookupTable_1[514] = 16'sb0000001100100111;\n  assign DirectLookupTable_1[515] = 16'sb0000001100101001;\n  assign DirectLookupTable_1[516] = 16'sb0000001100101010;\n  assign DirectLookupTable_1[517] = 16'sb0000001100101100;\n  assign DirectLookupTable_1[518] = 16'sb0000001100101101;\n  assign DirectLookupTable_1[519] = 16'sb0000001100101111;\n  assign DirectLookupTable_1[520] = 16'sb0000001100110000;\n  assign DirectLookupTable_1[521] = 16'sb0000001100110010;\n  assign DirectLookupTable_1[522] = 16'sb0000001100110100;\n  assign DirectLookupTable_1[523] = 16'sb0000001100110101;\n  assign DirectLookupTable_1[524] = 16'sb0000001100110111;\n  assign DirectLookupTable_1[525] = 16'sb0000001100111000;\n  assign DirectLookupTable_1[526] = 16'sb0000001100111010;\n  assign DirectLookupTable_1[527] = 16'sb0000001100111011;\n  assign DirectLookupTable_1[528] = 16'sb0000001100111101;\n  assign DirectLookupTable_1[529] = 16'sb0000001100111111;\n  assign DirectLookupTable_1[530] = 16'sb0000001101000000;\n  assign DirectLookupTable_1[531] = 16'sb0000001101000010;\n  assign DirectLookupTable_1[532] = 16'sb0000001101000011;\n  assign DirectLookupTable_1[533] = 16'sb0000001101000101;\n  assign DirectLookupTable_1[534] = 16'sb0000001101000110;\n  assign DirectLookupTable_1[535] = 16'sb0000001101001000;\n  assign DirectLookupTable_1[536] = 16'sb0000001101001010;\n  assign DirectLookupTable_1[537] = 16'sb0000001101001011;\n  assign DirectLookupTable_1[538] = 16'sb0000001101001101;\n  assign DirectLookupTable_1[539] = 16'sb0000001101001110;\n  assign DirectLookupTable_1[540] = 16'sb0000001101010000;\n  assign DirectLookupTable_1[541] = 16'sb0000001101010001;\n  assign DirectLookupTable_1[542] = 16'sb0000001101010011;\n  assign DirectLookupTable_1[543] = 16'sb0000001101010101;\n  assign DirectLookupTable_1[544] = 16'sb0000001101010110;\n  assign DirectLookupTable_1[545] = 16'sb0000001101011000;\n  assign DirectLookupTable_1[546] = 16'sb0000001101011001;\n  assign DirectLookupTable_1[547] = 16'sb0000001101011011;\n  assign DirectLookupTable_1[548] = 16'sb0000001101011100;\n  assign DirectLookupTable_1[549] = 16'sb0000001101011110;\n  assign DirectLookupTable_1[550] = 16'sb0000001101100000;\n  assign DirectLookupTable_1[551] = 16'sb0000001101100001;\n  assign DirectLookupTable_1[552] = 16'sb0000001101100011;\n  assign DirectLookupTable_1[553] = 16'sb0000001101100100;\n  assign DirectLookupTable_1[554] = 16'sb0000001101100110;\n  assign DirectLookupTable_1[555] = 16'sb0000001101100111;\n  assign DirectLookupTable_1[556] = 16'sb0000001101101001;\n  assign DirectLookupTable_1[557] = 16'sb0000001101101011;\n  assign DirectLookupTable_1[558] = 16'sb0000001101101100;\n  assign DirectLookupTable_1[559] = 16'sb0000001101101110;\n  assign DirectLookupTable_1[560] = 16'sb0000001101101111;\n  assign DirectLookupTable_1[561] = 16'sb0000001101110001;\n  assign DirectLookupTable_1[562] = 16'sb0000001101110010;\n  assign DirectLookupTable_1[563] = 16'sb0000001101110100;\n  assign DirectLookupTable_1[564] = 16'sb0000001101110101;\n  assign DirectLookupTable_1[565] = 16'sb0000001101110111;\n  assign DirectLookupTable_1[566] = 16'sb0000001101111001;\n  assign DirectLookupTable_1[567] = 16'sb0000001101111010;\n  assign DirectLookupTable_1[568] = 16'sb0000001101111100;\n  assign DirectLookupTable_1[569] = 16'sb0000001101111101;\n  assign DirectLookupTable_1[570] = 16'sb0000001101111111;\n  assign DirectLookupTable_1[571] = 16'sb0000001110000000;\n  assign DirectLookupTable_1[572] = 16'sb0000001110000010;\n  assign DirectLookupTable_1[573] = 16'sb0000001110000100;\n  assign DirectLookupTable_1[574] = 16'sb0000001110000101;\n  assign DirectLookupTable_1[575] = 16'sb0000001110000111;\n  assign DirectLookupTable_1[576] = 16'sb0000001110001000;\n  assign DirectLookupTable_1[577] = 16'sb0000001110001010;\n  assign DirectLookupTable_1[578] = 16'sb0000001110001011;\n  assign DirectLookupTable_1[579] = 16'sb0000001110001101;\n  assign DirectLookupTable_1[580] = 16'sb0000001110001111;\n  assign DirectLookupTable_1[581] = 16'sb0000001110010000;\n  assign DirectLookupTable_1[582] = 16'sb0000001110010010;\n  assign DirectLookupTable_1[583] = 16'sb0000001110010011;\n  assign DirectLookupTable_1[584] = 16'sb0000001110010101;\n  assign DirectLookupTable_1[585] = 16'sb0000001110010110;\n  assign DirectLookupTable_1[586] = 16'sb0000001110011000;\n  assign DirectLookupTable_1[587] = 16'sb0000001110011010;\n  assign DirectLookupTable_1[588] = 16'sb0000001110011011;\n  assign DirectLookupTable_1[589] = 16'sb0000001110011101;\n  assign DirectLookupTable_1[590] = 16'sb0000001110011110;\n  assign DirectLookupTable_1[591] = 16'sb0000001110100000;\n  assign DirectLookupTable_1[592] = 16'sb0000001110100001;\n  assign DirectLookupTable_1[593] = 16'sb0000001110100011;\n  assign DirectLookupTable_1[594] = 16'sb0000001110100101;\n  assign DirectLookupTable_1[595] = 16'sb0000001110100110;\n  assign DirectLookupTable_1[596] = 16'sb0000001110101000;\n  assign DirectLookupTable_1[597] = 16'sb0000001110101001;\n  assign DirectLookupTable_1[598] = 16'sb0000001110101011;\n  assign DirectLookupTable_1[599] = 16'sb0000001110101100;\n  assign DirectLookupTable_1[600] = 16'sb0000001110101110;\n  assign DirectLookupTable_1[601] = 16'sb0000001110110000;\n  assign DirectLookupTable_1[602] = 16'sb0000001110110001;\n  assign DirectLookupTable_1[603] = 16'sb0000001110110011;\n  assign DirectLookupTable_1[604] = 16'sb0000001110110100;\n  assign DirectLookupTable_1[605] = 16'sb0000001110110110;\n  assign DirectLookupTable_1[606] = 16'sb0000001110110111;\n  assign DirectLookupTable_1[607] = 16'sb0000001110111001;\n  assign DirectLookupTable_1[608] = 16'sb0000001110111011;\n  assign DirectLookupTable_1[609] = 16'sb0000001110111100;\n  assign DirectLookupTable_1[610] = 16'sb0000001110111110;\n  assign DirectLookupTable_1[611] = 16'sb0000001110111111;\n  assign DirectLookupTable_1[612] = 16'sb0000001111000001;\n  assign DirectLookupTable_1[613] = 16'sb0000001111000010;\n  assign DirectLookupTable_1[614] = 16'sb0000001111000100;\n  assign DirectLookupTable_1[615] = 16'sb0000001111000101;\n  assign DirectLookupTable_1[616] = 16'sb0000001111000111;\n  assign DirectLookupTable_1[617] = 16'sb0000001111001001;\n  assign DirectLookupTable_1[618] = 16'sb0000001111001010;\n  assign DirectLookupTable_1[619] = 16'sb0000001111001100;\n  assign DirectLookupTable_1[620] = 16'sb0000001111001101;\n  assign DirectLookupTable_1[621] = 16'sb0000001111001111;\n  assign DirectLookupTable_1[622] = 16'sb0000001111010000;\n  assign DirectLookupTable_1[623] = 16'sb0000001111010010;\n  assign DirectLookupTable_1[624] = 16'sb0000001111010100;\n  assign DirectLookupTable_1[625] = 16'sb0000001111010101;\n  assign DirectLookupTable_1[626] = 16'sb0000001111010111;\n  assign DirectLookupTable_1[627] = 16'sb0000001111011000;\n  assign DirectLookupTable_1[628] = 16'sb0000001111011010;\n  assign DirectLookupTable_1[629] = 16'sb0000001111011011;\n  assign DirectLookupTable_1[630] = 16'sb0000001111011101;\n  assign DirectLookupTable_1[631] = 16'sb0000001111011111;\n  assign DirectLookupTable_1[632] = 16'sb0000001111100000;\n  assign DirectLookupTable_1[633] = 16'sb0000001111100010;\n  assign DirectLookupTable_1[634] = 16'sb0000001111100011;\n  assign DirectLookupTable_1[635] = 16'sb0000001111100101;\n  assign DirectLookupTable_1[636] = 16'sb0000001111100110;\n  assign DirectLookupTable_1[637] = 16'sb0000001111101000;\n  assign DirectLookupTable_1[638] = 16'sb0000001111101010;\n  assign DirectLookupTable_1[639] = 16'sb0000001111101011;\n  assign DirectLookupTable_1[640] = 16'sb0000001111101101;\n  assign DirectLookupTable_1[641] = 16'sb0000001111101110;\n  assign DirectLookupTable_1[642] = 16'sb0000001111110000;\n  assign DirectLookupTable_1[643] = 16'sb0000001111110001;\n  assign DirectLookupTable_1[644] = 16'sb0000001111110011;\n  assign DirectLookupTable_1[645] = 16'sb0000001111110101;\n  assign DirectLookupTable_1[646] = 16'sb0000001111110110;\n  assign DirectLookupTable_1[647] = 16'sb0000001111111000;\n  assign DirectLookupTable_1[648] = 16'sb0000001111111001;\n  assign DirectLookupTable_1[649] = 16'sb0000001111111011;\n  assign DirectLookupTable_1[650] = 16'sb0000001111111100;\n  assign DirectLookupTable_1[651] = 16'sb0000001111111110;\n  assign DirectLookupTable_1[652] = 16'sb0000001111111111;\n  assign DirectLookupTable_1[653] = 16'sb0000010000000001;\n  assign DirectLookupTable_1[654] = 16'sb0000010000000011;\n  assign DirectLookupTable_1[655] = 16'sb0000010000000100;\n  assign DirectLookupTable_1[656] = 16'sb0000010000000110;\n  assign DirectLookupTable_1[657] = 16'sb0000010000000111;\n  assign DirectLookupTable_1[658] = 16'sb0000010000001001;\n  assign DirectLookupTable_1[659] = 16'sb0000010000001010;\n  assign DirectLookupTable_1[660] = 16'sb0000010000001100;\n  assign DirectLookupTable_1[661] = 16'sb0000010000001110;\n  assign DirectLookupTable_1[662] = 16'sb0000010000001111;\n  assign DirectLookupTable_1[663] = 16'sb0000010000010001;\n  assign DirectLookupTable_1[664] = 16'sb0000010000010010;\n  assign DirectLookupTable_1[665] = 16'sb0000010000010100;\n  assign DirectLookupTable_1[666] = 16'sb0000010000010101;\n  assign DirectLookupTable_1[667] = 16'sb0000010000010111;\n  assign DirectLookupTable_1[668] = 16'sb0000010000011001;\n  assign DirectLookupTable_1[669] = 16'sb0000010000011010;\n  assign DirectLookupTable_1[670] = 16'sb0000010000011100;\n  assign DirectLookupTable_1[671] = 16'sb0000010000011101;\n  assign DirectLookupTable_1[672] = 16'sb0000010000011111;\n  assign DirectLookupTable_1[673] = 16'sb0000010000100000;\n  assign DirectLookupTable_1[674] = 16'sb0000010000100010;\n  assign DirectLookupTable_1[675] = 16'sb0000010000100100;\n  assign DirectLookupTable_1[676] = 16'sb0000010000100101;\n  assign DirectLookupTable_1[677] = 16'sb0000010000100111;\n  assign DirectLookupTable_1[678] = 16'sb0000010000101000;\n  assign DirectLookupTable_1[679] = 16'sb0000010000101010;\n  assign DirectLookupTable_1[680] = 16'sb0000010000101011;\n  assign DirectLookupTable_1[681] = 16'sb0000010000101101;\n  assign DirectLookupTable_1[682] = 16'sb0000010000101111;\n  assign DirectLookupTable_1[683] = 16'sb0000010000110000;\n  assign DirectLookupTable_1[684] = 16'sb0000010000110010;\n  assign DirectLookupTable_1[685] = 16'sb0000010000110011;\n  assign DirectLookupTable_1[686] = 16'sb0000010000110101;\n  assign DirectLookupTable_1[687] = 16'sb0000010000110110;\n  assign DirectLookupTable_1[688] = 16'sb0000010000111000;\n  assign DirectLookupTable_1[689] = 16'sb0000010000111001;\n  assign DirectLookupTable_1[690] = 16'sb0000010000111011;\n  assign DirectLookupTable_1[691] = 16'sb0000010000111101;\n  assign DirectLookupTable_1[692] = 16'sb0000010000111110;\n  assign DirectLookupTable_1[693] = 16'sb0000010001000000;\n  assign DirectLookupTable_1[694] = 16'sb0000010001000001;\n  assign DirectLookupTable_1[695] = 16'sb0000010001000011;\n  assign DirectLookupTable_1[696] = 16'sb0000010001000100;\n  assign DirectLookupTable_1[697] = 16'sb0000010001000110;\n  assign DirectLookupTable_1[698] = 16'sb0000010001001000;\n  assign DirectLookupTable_1[699] = 16'sb0000010001001001;\n  assign DirectLookupTable_1[700] = 16'sb0000010001001011;\n  assign DirectLookupTable_1[701] = 16'sb0000010001001100;\n  assign DirectLookupTable_1[702] = 16'sb0000010001001110;\n  assign DirectLookupTable_1[703] = 16'sb0000010001001111;\n  assign DirectLookupTable_1[704] = 16'sb0000010001010001;\n  assign DirectLookupTable_1[705] = 16'sb0000010001010011;\n  assign DirectLookupTable_1[706] = 16'sb0000010001010100;\n  assign DirectLookupTable_1[707] = 16'sb0000010001010110;\n  assign DirectLookupTable_1[708] = 16'sb0000010001010111;\n  assign DirectLookupTable_1[709] = 16'sb0000010001011001;\n  assign DirectLookupTable_1[710] = 16'sb0000010001011010;\n  assign DirectLookupTable_1[711] = 16'sb0000010001011100;\n  assign DirectLookupTable_1[712] = 16'sb0000010001011110;\n  assign DirectLookupTable_1[713] = 16'sb0000010001011111;\n  assign DirectLookupTable_1[714] = 16'sb0000010001100001;\n  assign DirectLookupTable_1[715] = 16'sb0000010001100010;\n  assign DirectLookupTable_1[716] = 16'sb0000010001100100;\n  assign DirectLookupTable_1[717] = 16'sb0000010001100101;\n  assign DirectLookupTable_1[718] = 16'sb0000010001100111;\n  assign DirectLookupTable_1[719] = 16'sb0000010001101001;\n  assign DirectLookupTable_1[720] = 16'sb0000010001101010;\n  assign DirectLookupTable_1[721] = 16'sb0000010001101100;\n  assign DirectLookupTable_1[722] = 16'sb0000010001101101;\n  assign DirectLookupTable_1[723] = 16'sb0000010001101111;\n  assign DirectLookupTable_1[724] = 16'sb0000010001110000;\n  assign DirectLookupTable_1[725] = 16'sb0000010001110010;\n  assign DirectLookupTable_1[726] = 16'sb0000010001110011;\n  assign DirectLookupTable_1[727] = 16'sb0000010001110101;\n  assign DirectLookupTable_1[728] = 16'sb0000010001110111;\n  assign DirectLookupTable_1[729] = 16'sb0000010001111000;\n  assign DirectLookupTable_1[730] = 16'sb0000010001111010;\n  assign DirectLookupTable_1[731] = 16'sb0000010001111011;\n  assign DirectLookupTable_1[732] = 16'sb0000010001111101;\n  assign DirectLookupTable_1[733] = 16'sb0000010001111110;\n  assign DirectLookupTable_1[734] = 16'sb0000010010000000;\n  assign DirectLookupTable_1[735] = 16'sb0000010010000010;\n  assign DirectLookupTable_1[736] = 16'sb0000010010000011;\n  assign DirectLookupTable_1[737] = 16'sb0000010010000101;\n  assign DirectLookupTable_1[738] = 16'sb0000010010000110;\n  assign DirectLookupTable_1[739] = 16'sb0000010010001000;\n  assign DirectLookupTable_1[740] = 16'sb0000010010001001;\n  assign DirectLookupTable_1[741] = 16'sb0000010010001011;\n  assign DirectLookupTable_1[742] = 16'sb0000010010001101;\n  assign DirectLookupTable_1[743] = 16'sb0000010010001110;\n  assign DirectLookupTable_1[744] = 16'sb0000010010010000;\n  assign DirectLookupTable_1[745] = 16'sb0000010010010001;\n  assign DirectLookupTable_1[746] = 16'sb0000010010010011;\n  assign DirectLookupTable_1[747] = 16'sb0000010010010100;\n  assign DirectLookupTable_1[748] = 16'sb0000010010010110;\n  assign DirectLookupTable_1[749] = 16'sb0000010010011000;\n  assign DirectLookupTable_1[750] = 16'sb0000010010011001;\n  assign DirectLookupTable_1[751] = 16'sb0000010010011011;\n  assign DirectLookupTable_1[752] = 16'sb0000010010011100;\n  assign DirectLookupTable_1[753] = 16'sb0000010010011110;\n  assign DirectLookupTable_1[754] = 16'sb0000010010011111;\n  assign DirectLookupTable_1[755] = 16'sb0000010010100001;\n  assign DirectLookupTable_1[756] = 16'sb0000010010100010;\n  assign DirectLookupTable_1[757] = 16'sb0000010010100100;\n  assign DirectLookupTable_1[758] = 16'sb0000010010100110;\n  assign DirectLookupTable_1[759] = 16'sb0000010010100111;\n  assign DirectLookupTable_1[760] = 16'sb0000010010101001;\n  assign DirectLookupTable_1[761] = 16'sb0000010010101010;\n  assign DirectLookupTable_1[762] = 16'sb0000010010101100;\n  assign DirectLookupTable_1[763] = 16'sb0000010010101101;\n  assign DirectLookupTable_1[764] = 16'sb0000010010101111;\n  assign DirectLookupTable_1[765] = 16'sb0000010010110001;\n  assign DirectLookupTable_1[766] = 16'sb0000010010110010;\n  assign DirectLookupTable_1[767] = 16'sb0000010010110100;\n  assign DirectLookupTable_1[768] = 16'sb0000010010110101;\n  assign DirectLookupTable_1[769] = 16'sb0000010010110111;\n  assign DirectLookupTable_1[770] = 16'sb0000010010111000;\n  assign DirectLookupTable_1[771] = 16'sb0000010010111010;\n  assign DirectLookupTable_1[772] = 16'sb0000010010111100;\n  assign DirectLookupTable_1[773] = 16'sb0000010010111101;\n  assign DirectLookupTable_1[774] = 16'sb0000010010111111;\n  assign DirectLookupTable_1[775] = 16'sb0000010011000000;\n  assign DirectLookupTable_1[776] = 16'sb0000010011000010;\n  assign DirectLookupTable_1[777] = 16'sb0000010011000011;\n  assign DirectLookupTable_1[778] = 16'sb0000010011000101;\n  assign DirectLookupTable_1[779] = 16'sb0000010011000111;\n  assign DirectLookupTable_1[780] = 16'sb0000010011001000;\n  assign DirectLookupTable_1[781] = 16'sb0000010011001010;\n  assign DirectLookupTable_1[782] = 16'sb0000010011001011;\n  assign DirectLookupTable_1[783] = 16'sb0000010011001101;\n  assign DirectLookupTable_1[784] = 16'sb0000010011001110;\n  assign DirectLookupTable_1[785] = 16'sb0000010011010000;\n  assign DirectLookupTable_1[786] = 16'sb0000010011010001;\n  assign DirectLookupTable_1[787] = 16'sb0000010011010011;\n  assign DirectLookupTable_1[788] = 16'sb0000010011010101;\n  assign DirectLookupTable_1[789] = 16'sb0000010011010110;\n  assign DirectLookupTable_1[790] = 16'sb0000010011011000;\n  assign DirectLookupTable_1[791] = 16'sb0000010011011001;\n  assign DirectLookupTable_1[792] = 16'sb0000010011011011;\n  assign DirectLookupTable_1[793] = 16'sb0000010011011100;\n  assign DirectLookupTable_1[794] = 16'sb0000010011011110;\n  assign DirectLookupTable_1[795] = 16'sb0000010011100000;\n  assign DirectLookupTable_1[796] = 16'sb0000010011100001;\n  assign DirectLookupTable_1[797] = 16'sb0000010011100011;\n  assign DirectLookupTable_1[798] = 16'sb0000010011100100;\n  assign DirectLookupTable_1[799] = 16'sb0000010011100110;\n  assign DirectLookupTable_1[800] = 16'sb0000010011100111;\n  assign DirectLookupTable_1[801] = 16'sb0000010011101001;\n  assign DirectLookupTable_1[802] = 16'sb0000010011101011;\n  assign DirectLookupTable_1[803] = 16'sb0000010011101100;\n  assign DirectLookupTable_1[804] = 16'sb0000010011101110;\n  assign DirectLookupTable_1[805] = 16'sb0000010011101111;\n  assign DirectLookupTable_1[806] = 16'sb0000010011110001;\n  assign DirectLookupTable_1[807] = 16'sb0000010011110010;\n  assign DirectLookupTable_1[808] = 16'sb0000010011110100;\n  assign DirectLookupTable_1[809] = 16'sb0000010011110110;\n  assign DirectLookupTable_1[810] = 16'sb0000010011110111;\n  assign DirectLookupTable_1[811] = 16'sb0000010011111001;\n  assign DirectLookupTable_1[812] = 16'sb0000010011111010;\n  assign DirectLookupTable_1[813] = 16'sb0000010011111100;\n  assign DirectLookupTable_1[814] = 16'sb0000010011111101;\n  assign DirectLookupTable_1[815] = 16'sb0000010011111111;\n  assign DirectLookupTable_1[816] = 16'sb0000010100000000;\n  assign DirectLookupTable_1[817] = 16'sb0000010100000010;\n  assign DirectLookupTable_1[818] = 16'sb0000010100000100;\n  assign DirectLookupTable_1[819] = 16'sb0000010100000101;\n  assign DirectLookupTable_1[820] = 16'sb0000010100000111;\n  assign DirectLookupTable_1[821] = 16'sb0000010100001000;\n  assign DirectLookupTable_1[822] = 16'sb0000010100001010;\n  assign DirectLookupTable_1[823] = 16'sb0000010100001011;\n  assign DirectLookupTable_1[824] = 16'sb0000010100001101;\n  assign DirectLookupTable_1[825] = 16'sb0000010100001111;\n  assign DirectLookupTable_1[826] = 16'sb0000010100010000;\n  assign DirectLookupTable_1[827] = 16'sb0000010100010010;\n  assign DirectLookupTable_1[828] = 16'sb0000010100010011;\n  assign DirectLookupTable_1[829] = 16'sb0000010100010101;\n  assign DirectLookupTable_1[830] = 16'sb0000010100010110;\n  assign DirectLookupTable_1[831] = 16'sb0000010100011000;\n  assign DirectLookupTable_1[832] = 16'sb0000010100011010;\n  assign DirectLookupTable_1[833] = 16'sb0000010100011011;\n  assign DirectLookupTable_1[834] = 16'sb0000010100011101;\n  assign DirectLookupTable_1[835] = 16'sb0000010100011110;\n  assign DirectLookupTable_1[836] = 16'sb0000010100100000;\n  assign DirectLookupTable_1[837] = 16'sb0000010100100001;\n  assign DirectLookupTable_1[838] = 16'sb0000010100100011;\n  assign DirectLookupTable_1[839] = 16'sb0000010100100100;\n  assign DirectLookupTable_1[840] = 16'sb0000010100100110;\n  assign DirectLookupTable_1[841] = 16'sb0000010100101000;\n  assign DirectLookupTable_1[842] = 16'sb0000010100101001;\n  assign DirectLookupTable_1[843] = 16'sb0000010100101011;\n  assign DirectLookupTable_1[844] = 16'sb0000010100101100;\n  assign DirectLookupTable_1[845] = 16'sb0000010100101110;\n  assign DirectLookupTable_1[846] = 16'sb0000010100101111;\n  assign DirectLookupTable_1[847] = 16'sb0000010100110001;\n  assign DirectLookupTable_1[848] = 16'sb0000010100110011;\n  assign DirectLookupTable_1[849] = 16'sb0000010100110100;\n  assign DirectLookupTable_1[850] = 16'sb0000010100110110;\n  assign DirectLookupTable_1[851] = 16'sb0000010100110111;\n  assign DirectLookupTable_1[852] = 16'sb0000010100111001;\n  assign DirectLookupTable_1[853] = 16'sb0000010100111010;\n  assign DirectLookupTable_1[854] = 16'sb0000010100111100;\n  assign DirectLookupTable_1[855] = 16'sb0000010100111110;\n  assign DirectLookupTable_1[856] = 16'sb0000010100111111;\n  assign DirectLookupTable_1[857] = 16'sb0000010101000001;\n  assign DirectLookupTable_1[858] = 16'sb0000010101000010;\n  assign DirectLookupTable_1[859] = 16'sb0000010101000100;\n  assign DirectLookupTable_1[860] = 16'sb0000010101000101;\n  assign DirectLookupTable_1[861] = 16'sb0000010101000111;\n  assign DirectLookupTable_1[862] = 16'sb0000010101001000;\n  assign DirectLookupTable_1[863] = 16'sb0000010101001010;\n  assign DirectLookupTable_1[864] = 16'sb0000010101001100;\n  assign DirectLookupTable_1[865] = 16'sb0000010101001101;\n  assign DirectLookupTable_1[866] = 16'sb0000010101001111;\n  assign DirectLookupTable_1[867] = 16'sb0000010101010000;\n  assign DirectLookupTable_1[868] = 16'sb0000010101010010;\n  assign DirectLookupTable_1[869] = 16'sb0000010101010011;\n  assign DirectLookupTable_1[870] = 16'sb0000010101010101;\n  assign DirectLookupTable_1[871] = 16'sb0000010101010111;\n  assign DirectLookupTable_1[872] = 16'sb0000010101011000;\n  assign DirectLookupTable_1[873] = 16'sb0000010101011010;\n  assign DirectLookupTable_1[874] = 16'sb0000010101011011;\n  assign DirectLookupTable_1[875] = 16'sb0000010101011101;\n  assign DirectLookupTable_1[876] = 16'sb0000010101011110;\n  assign DirectLookupTable_1[877] = 16'sb0000010101100000;\n  assign DirectLookupTable_1[878] = 16'sb0000010101100010;\n  assign DirectLookupTable_1[879] = 16'sb0000010101100011;\n  assign DirectLookupTable_1[880] = 16'sb0000010101100101;\n  assign DirectLookupTable_1[881] = 16'sb0000010101100110;\n  assign DirectLookupTable_1[882] = 16'sb0000010101101000;\n  assign DirectLookupTable_1[883] = 16'sb0000010101101001;\n  assign DirectLookupTable_1[884] = 16'sb0000010101101011;\n  assign DirectLookupTable_1[885] = 16'sb0000010101101100;\n  assign DirectLookupTable_1[886] = 16'sb0000010101101110;\n  assign DirectLookupTable_1[887] = 16'sb0000010101110000;\n  assign DirectLookupTable_1[888] = 16'sb0000010101110001;\n  assign DirectLookupTable_1[889] = 16'sb0000010101110011;\n  assign DirectLookupTable_1[890] = 16'sb0000010101110100;\n  assign DirectLookupTable_1[891] = 16'sb0000010101110110;\n  assign DirectLookupTable_1[892] = 16'sb0000010101110111;\n  assign DirectLookupTable_1[893] = 16'sb0000010101111001;\n  assign DirectLookupTable_1[894] = 16'sb0000010101111011;\n  assign DirectLookupTable_1[895] = 16'sb0000010101111100;\n  assign DirectLookupTable_1[896] = 16'sb0000010101111110;\n  assign DirectLookupTable_1[897] = 16'sb0000010101111111;\n  assign DirectLookupTable_1[898] = 16'sb0000010110000001;\n  assign DirectLookupTable_1[899] = 16'sb0000010110000010;\n  assign DirectLookupTable_1[900] = 16'sb0000010110000100;\n  assign DirectLookupTable_1[901] = 16'sb0000010110000110;\n  assign DirectLookupTable_1[902] = 16'sb0000010110000111;\n  assign DirectLookupTable_1[903] = 16'sb0000010110001001;\n  assign DirectLookupTable_1[904] = 16'sb0000010110001010;\n  assign DirectLookupTable_1[905] = 16'sb0000010110001100;\n  assign DirectLookupTable_1[906] = 16'sb0000010110001101;\n  assign DirectLookupTable_1[907] = 16'sb0000010110001111;\n  assign DirectLookupTable_1[908] = 16'sb0000010110010000;\n  assign DirectLookupTable_1[909] = 16'sb0000010110010010;\n  assign DirectLookupTable_1[910] = 16'sb0000010110010100;\n  assign DirectLookupTable_1[911] = 16'sb0000010110010101;\n  assign DirectLookupTable_1[912] = 16'sb0000010110010111;\n  assign DirectLookupTable_1[913] = 16'sb0000010110011000;\n  assign DirectLookupTable_1[914] = 16'sb0000010110011010;\n  assign DirectLookupTable_1[915] = 16'sb0000010110011011;\n  assign DirectLookupTable_1[916] = 16'sb0000010110011101;\n  assign DirectLookupTable_1[917] = 16'sb0000010110011111;\n  assign DirectLookupTable_1[918] = 16'sb0000010110100000;\n  assign DirectLookupTable_1[919] = 16'sb0000010110100010;\n  assign DirectLookupTable_1[920] = 16'sb0000010110100011;\n  assign DirectLookupTable_1[921] = 16'sb0000010110100101;\n  assign DirectLookupTable_1[922] = 16'sb0000010110100110;\n  assign DirectLookupTable_1[923] = 16'sb0000010110101000;\n  assign DirectLookupTable_1[924] = 16'sb0000010110101010;\n  assign DirectLookupTable_1[925] = 16'sb0000010110101011;\n  assign DirectLookupTable_1[926] = 16'sb0000010110101101;\n  assign DirectLookupTable_1[927] = 16'sb0000010110101110;\n  assign DirectLookupTable_1[928] = 16'sb0000010110110000;\n  assign DirectLookupTable_1[929] = 16'sb0000010110110001;\n  assign DirectLookupTable_1[930] = 16'sb0000010110110011;\n  assign DirectLookupTable_1[931] = 16'sb0000010110110100;\n  assign DirectLookupTable_1[932] = 16'sb0000010110110110;\n  assign DirectLookupTable_1[933] = 16'sb0000010110111000;\n  assign DirectLookupTable_1[934] = 16'sb0000010110111001;\n  assign DirectLookupTable_1[935] = 16'sb0000010110111011;\n  assign DirectLookupTable_1[936] = 16'sb0000010110111100;\n  assign DirectLookupTable_1[937] = 16'sb0000010110111110;\n  assign DirectLookupTable_1[938] = 16'sb0000010110111111;\n  assign DirectLookupTable_1[939] = 16'sb0000010111000001;\n  assign DirectLookupTable_1[940] = 16'sb0000010111000011;\n  assign DirectLookupTable_1[941] = 16'sb0000010111000100;\n  assign DirectLookupTable_1[942] = 16'sb0000010111000110;\n  assign DirectLookupTable_1[943] = 16'sb0000010111000111;\n  assign DirectLookupTable_1[944] = 16'sb0000010111001001;\n  assign DirectLookupTable_1[945] = 16'sb0000010111001010;\n  assign DirectLookupTable_1[946] = 16'sb0000010111001100;\n  assign DirectLookupTable_1[947] = 16'sb0000010111001110;\n  assign DirectLookupTable_1[948] = 16'sb0000010111001111;\n  assign DirectLookupTable_1[949] = 16'sb0000010111010001;\n  assign DirectLookupTable_1[950] = 16'sb0000010111010010;\n  assign DirectLookupTable_1[951] = 16'sb0000010111010100;\n  assign DirectLookupTable_1[952] = 16'sb0000010111010101;\n  assign DirectLookupTable_1[953] = 16'sb0000010111010111;\n  assign DirectLookupTable_1[954] = 16'sb0000010111011000;\n  assign DirectLookupTable_1[955] = 16'sb0000010111011010;\n  assign DirectLookupTable_1[956] = 16'sb0000010111011100;\n  assign DirectLookupTable_1[957] = 16'sb0000010111011101;\n  assign DirectLookupTable_1[958] = 16'sb0000010111011111;\n  assign DirectLookupTable_1[959] = 16'sb0000010111100000;\n  assign DirectLookupTable_1[960] = 16'sb0000010111100010;\n  assign DirectLookupTable_1[961] = 16'sb0000010111100011;\n  assign DirectLookupTable_1[962] = 16'sb0000010111100101;\n  assign DirectLookupTable_1[963] = 16'sb0000010111100111;\n  assign DirectLookupTable_1[964] = 16'sb0000010111101000;\n  assign DirectLookupTable_1[965] = 16'sb0000010111101010;\n  assign DirectLookupTable_1[966] = 16'sb0000010111101011;\n  assign DirectLookupTable_1[967] = 16'sb0000010111101101;\n  assign DirectLookupTable_1[968] = 16'sb0000010111101110;\n  assign DirectLookupTable_1[969] = 16'sb0000010111110000;\n  assign DirectLookupTable_1[970] = 16'sb0000010111110001;\n  assign DirectLookupTable_1[971] = 16'sb0000010111110011;\n  assign DirectLookupTable_1[972] = 16'sb0000010111110101;\n  assign DirectLookupTable_1[973] = 16'sb0000010111110110;\n  assign DirectLookupTable_1[974] = 16'sb0000010111111000;\n  assign DirectLookupTable_1[975] = 16'sb0000010111111001;\n  assign DirectLookupTable_1[976] = 16'sb0000010111111011;\n  assign DirectLookupTable_1[977] = 16'sb0000010111111100;\n  assign DirectLookupTable_1[978] = 16'sb0000010111111110;\n  assign DirectLookupTable_1[979] = 16'sb0000011000000000;\n  assign DirectLookupTable_1[980] = 16'sb0000011000000001;\n  assign DirectLookupTable_1[981] = 16'sb0000011000000011;\n  assign DirectLookupTable_1[982] = 16'sb0000011000000100;\n  assign DirectLookupTable_1[983] = 16'sb0000011000000110;\n  assign DirectLookupTable_1[984] = 16'sb0000011000000111;\n  assign DirectLookupTable_1[985] = 16'sb0000011000001001;\n  assign DirectLookupTable_1[986] = 16'sb0000011000001010;\n  assign DirectLookupTable_1[987] = 16'sb0000011000001100;\n  assign DirectLookupTable_1[988] = 16'sb0000011000001110;\n  assign DirectLookupTable_1[989] = 16'sb0000011000001111;\n  assign DirectLookupTable_1[990] = 16'sb0000011000010001;\n  assign DirectLookupTable_1[991] = 16'sb0000011000010010;\n  assign DirectLookupTable_1[992] = 16'sb0000011000010100;\n  assign DirectLookupTable_1[993] = 16'sb0000011000010101;\n  assign DirectLookupTable_1[994] = 16'sb0000011000010111;\n  assign DirectLookupTable_1[995] = 16'sb0000011000011001;\n  assign DirectLookupTable_1[996] = 16'sb0000011000011010;\n  assign DirectLookupTable_1[997] = 16'sb0000011000011100;\n  assign DirectLookupTable_1[998] = 16'sb0000011000011101;\n  assign DirectLookupTable_1[999] = 16'sb0000011000011111;\n  assign DirectLookupTable_1[1000] = 16'sb0000011000100000;\n  assign DirectLookupTable_1[1001] = 16'sb0000011000100010;\n  assign DirectLookupTable_1[1002] = 16'sb0000011000100100;\n  assign DirectLookupTable_1[1003] = 16'sb0000011000100101;\n  assign DirectLookupTable_1[1004] = 16'sb0000011000100111;\n  assign DirectLookupTable_1[1005] = 16'sb0000011000101000;\n  assign DirectLookupTable_1[1006] = 16'sb0000011000101010;\n  assign DirectLookupTable_1[1007] = 16'sb0000011000101011;\n  assign DirectLookupTable_1[1008] = 16'sb0000011000101101;\n  assign DirectLookupTable_1[1009] = 16'sb0000011000101110;\n  assign DirectLookupTable_1[1010] = 16'sb0000011000110000;\n  assign DirectLookupTable_1[1011] = 16'sb0000011000110010;\n  assign DirectLookupTable_1[1012] = 16'sb0000011000110011;\n  assign DirectLookupTable_1[1013] = 16'sb0000011000110101;\n  assign DirectLookupTable_1[1014] = 16'sb0000011000110110;\n  assign DirectLookupTable_1[1015] = 16'sb0000011000111000;\n  assign DirectLookupTable_1[1016] = 16'sb0000011000111001;\n  assign DirectLookupTable_1[1017] = 16'sb0000011000111011;\n  assign DirectLookupTable_1[1018] = 16'sb0000011000111101;\n  assign DirectLookupTable_1[1019] = 16'sb0000011000111110;\n  assign DirectLookupTable_1[1020] = 16'sb0000011001000000;\n  assign DirectLookupTable_1[1021] = 16'sb0000011001000001;\n  assign DirectLookupTable_1[1022] = 16'sb0000011001000011;\n  assign DirectLookupTable_1[1023] = 16'sb0000011001000100;\n  assign DirectLookupTable_1[1024] = 16'sb0000011001000110;\n  assign DirectLookupTable_1[1025] = 16'sb0000011001000111;\n  assign DirectLookupTable_1[1026] = 16'sb0000011001001001;\n  assign DirectLookupTable_1[1027] = 16'sb0000011001001011;\n  assign DirectLookupTable_1[1028] = 16'sb0000011001001100;\n  assign DirectLookupTable_1[1029] = 16'sb0000011001001110;\n  assign DirectLookupTable_1[1030] = 16'sb0000011001001111;\n  assign DirectLookupTable_1[1031] = 16'sb0000011001010001;\n  assign DirectLookupTable_1[1032] = 16'sb0000011001010010;\n  assign DirectLookupTable_1[1033] = 16'sb0000011001010100;\n  assign DirectLookupTable_1[1034] = 16'sb0000011001010110;\n  assign DirectLookupTable_1[1035] = 16'sb0000011001010111;\n  assign DirectLookupTable_1[1036] = 16'sb0000011001011001;\n  assign DirectLookupTable_1[1037] = 16'sb0000011001011010;\n  assign DirectLookupTable_1[1038] = 16'sb0000011001011100;\n  assign DirectLookupTable_1[1039] = 16'sb0000011001011101;\n  assign DirectLookupTable_1[1040] = 16'sb0000011001011111;\n  assign DirectLookupTable_1[1041] = 16'sb0000011001100000;\n  assign DirectLookupTable_1[1042] = 16'sb0000011001100010;\n  assign DirectLookupTable_1[1043] = 16'sb0000011001100100;\n  assign DirectLookupTable_1[1044] = 16'sb0000011001100101;\n  assign DirectLookupTable_1[1045] = 16'sb0000011001100111;\n  assign DirectLookupTable_1[1046] = 16'sb0000011001101000;\n  assign DirectLookupTable_1[1047] = 16'sb0000011001101010;\n  assign DirectLookupTable_1[1048] = 16'sb0000011001101011;\n  assign DirectLookupTable_1[1049] = 16'sb0000011001101101;\n  assign DirectLookupTable_1[1050] = 16'sb0000011001101111;\n  assign DirectLookupTable_1[1051] = 16'sb0000011001110000;\n  assign DirectLookupTable_1[1052] = 16'sb0000011001110010;\n  assign DirectLookupTable_1[1053] = 16'sb0000011001110011;\n  assign DirectLookupTable_1[1054] = 16'sb0000011001110101;\n  assign DirectLookupTable_1[1055] = 16'sb0000011001110110;\n  assign DirectLookupTable_1[1056] = 16'sb0000011001111000;\n  assign DirectLookupTable_1[1057] = 16'sb0000011001111001;\n  assign DirectLookupTable_1[1058] = 16'sb0000011001111011;\n  assign DirectLookupTable_1[1059] = 16'sb0000011001111101;\n  assign DirectLookupTable_1[1060] = 16'sb0000011001111110;\n  assign DirectLookupTable_1[1061] = 16'sb0000011010000000;\n  assign DirectLookupTable_1[1062] = 16'sb0000011010000001;\n  assign DirectLookupTable_1[1063] = 16'sb0000011010000011;\n  assign DirectLookupTable_1[1064] = 16'sb0000011010000100;\n  assign DirectLookupTable_1[1065] = 16'sb0000011010000110;\n  assign DirectLookupTable_1[1066] = 16'sb0000011010001000;\n  assign DirectLookupTable_1[1067] = 16'sb0000011010001001;\n  assign DirectLookupTable_1[1068] = 16'sb0000011010001011;\n  assign DirectLookupTable_1[1069] = 16'sb0000011010001100;\n  assign DirectLookupTable_1[1070] = 16'sb0000011010001110;\n  assign DirectLookupTable_1[1071] = 16'sb0000011010001111;\n  assign DirectLookupTable_1[1072] = 16'sb0000011010010001;\n  assign DirectLookupTable_1[1073] = 16'sb0000011010010010;\n  assign DirectLookupTable_1[1074] = 16'sb0000011010010100;\n  assign DirectLookupTable_1[1075] = 16'sb0000011010010110;\n  assign DirectLookupTable_1[1076] = 16'sb0000011010010111;\n  assign DirectLookupTable_1[1077] = 16'sb0000011010011001;\n  assign DirectLookupTable_1[1078] = 16'sb0000011010011010;\n  assign DirectLookupTable_1[1079] = 16'sb0000011010011100;\n  assign DirectLookupTable_1[1080] = 16'sb0000011010011101;\n  assign DirectLookupTable_1[1081] = 16'sb0000011010011111;\n  assign DirectLookupTable_1[1082] = 16'sb0000011010100001;\n  assign DirectLookupTable_1[1083] = 16'sb0000011010100010;\n  assign DirectLookupTable_1[1084] = 16'sb0000011010100100;\n  assign DirectLookupTable_1[1085] = 16'sb0000011010100101;\n  assign DirectLookupTable_1[1086] = 16'sb0000011010100111;\n  assign DirectLookupTable_1[1087] = 16'sb0000011010101000;\n  assign DirectLookupTable_1[1088] = 16'sb0000011010101010;\n  assign DirectLookupTable_1[1089] = 16'sb0000011010101011;\n  assign DirectLookupTable_1[1090] = 16'sb0000011010101101;\n  assign DirectLookupTable_1[1091] = 16'sb0000011010101111;\n  assign DirectLookupTable_1[1092] = 16'sb0000011010110000;\n  assign DirectLookupTable_1[1093] = 16'sb0000011010110010;\n  assign DirectLookupTable_1[1094] = 16'sb0000011010110011;\n  assign DirectLookupTable_1[1095] = 16'sb0000011010110101;\n  assign DirectLookupTable_1[1096] = 16'sb0000011010110110;\n  assign DirectLookupTable_1[1097] = 16'sb0000011010111000;\n  assign DirectLookupTable_1[1098] = 16'sb0000011010111010;\n  assign DirectLookupTable_1[1099] = 16'sb0000011010111011;\n  assign DirectLookupTable_1[1100] = 16'sb0000011010111101;\n  assign DirectLookupTable_1[1101] = 16'sb0000011010111110;\n  assign DirectLookupTable_1[1102] = 16'sb0000011011000000;\n  assign DirectLookupTable_1[1103] = 16'sb0000011011000001;\n  assign DirectLookupTable_1[1104] = 16'sb0000011011000011;\n  assign DirectLookupTable_1[1105] = 16'sb0000011011000100;\n  assign DirectLookupTable_1[1106] = 16'sb0000011011000110;\n  assign DirectLookupTable_1[1107] = 16'sb0000011011001000;\n  assign DirectLookupTable_1[1108] = 16'sb0000011011001001;\n  assign DirectLookupTable_1[1109] = 16'sb0000011011001011;\n  assign DirectLookupTable_1[1110] = 16'sb0000011011001100;\n  assign DirectLookupTable_1[1111] = 16'sb0000011011001110;\n  assign DirectLookupTable_1[1112] = 16'sb0000011011001111;\n  assign DirectLookupTable_1[1113] = 16'sb0000011011010001;\n  assign DirectLookupTable_1[1114] = 16'sb0000011011010011;\n  assign DirectLookupTable_1[1115] = 16'sb0000011011010100;\n  assign DirectLookupTable_1[1116] = 16'sb0000011011010110;\n  assign DirectLookupTable_1[1117] = 16'sb0000011011010111;\n  assign DirectLookupTable_1[1118] = 16'sb0000011011011001;\n  assign DirectLookupTable_1[1119] = 16'sb0000011011011010;\n  assign DirectLookupTable_1[1120] = 16'sb0000011011011100;\n  assign DirectLookupTable_1[1121] = 16'sb0000011011011101;\n  assign DirectLookupTable_1[1122] = 16'sb0000011011011111;\n  assign DirectLookupTable_1[1123] = 16'sb0000011011100001;\n  assign DirectLookupTable_1[1124] = 16'sb0000011011100010;\n  assign DirectLookupTable_1[1125] = 16'sb0000011011100100;\n  assign DirectLookupTable_1[1126] = 16'sb0000011011100101;\n  assign DirectLookupTable_1[1127] = 16'sb0000011011100111;\n  assign DirectLookupTable_1[1128] = 16'sb0000011011101000;\n  assign DirectLookupTable_1[1129] = 16'sb0000011011101010;\n  assign DirectLookupTable_1[1130] = 16'sb0000011011101100;\n  assign DirectLookupTable_1[1131] = 16'sb0000011011101101;\n  assign DirectLookupTable_1[1132] = 16'sb0000011011101111;\n  assign DirectLookupTable_1[1133] = 16'sb0000011011110000;\n  assign DirectLookupTable_1[1134] = 16'sb0000011011110010;\n  assign DirectLookupTable_1[1135] = 16'sb0000011011110011;\n  assign DirectLookupTable_1[1136] = 16'sb0000011011110101;\n  assign DirectLookupTable_1[1137] = 16'sb0000011011110110;\n  assign DirectLookupTable_1[1138] = 16'sb0000011011111000;\n  assign DirectLookupTable_1[1139] = 16'sb0000011011111010;\n  assign DirectLookupTable_1[1140] = 16'sb0000011011111011;\n  assign DirectLookupTable_1[1141] = 16'sb0000011011111101;\n  assign DirectLookupTable_1[1142] = 16'sb0000011011111110;\n  assign DirectLookupTable_1[1143] = 16'sb0000011100000000;\n  assign DirectLookupTable_1[1144] = 16'sb0000011100000001;\n  assign DirectLookupTable_1[1145] = 16'sb0000011100000011;\n  assign DirectLookupTable_1[1146] = 16'sb0000011100000101;\n  assign DirectLookupTable_1[1147] = 16'sb0000011100000110;\n  assign DirectLookupTable_1[1148] = 16'sb0000011100001000;\n  assign DirectLookupTable_1[1149] = 16'sb0000011100001001;\n  assign DirectLookupTable_1[1150] = 16'sb0000011100001011;\n  assign DirectLookupTable_1[1151] = 16'sb0000011100001100;\n  assign DirectLookupTable_1[1152] = 16'sb0000011100001110;\n  assign DirectLookupTable_1[1153] = 16'sb0000011100001111;\n  assign DirectLookupTable_1[1154] = 16'sb0000011100010001;\n  assign DirectLookupTable_1[1155] = 16'sb0000011100010011;\n  assign DirectLookupTable_1[1156] = 16'sb0000011100010100;\n  assign DirectLookupTable_1[1157] = 16'sb0000011100010110;\n  assign DirectLookupTable_1[1158] = 16'sb0000011100010111;\n  assign DirectLookupTable_1[1159] = 16'sb0000011100011001;\n  assign DirectLookupTable_1[1160] = 16'sb0000011100011010;\n  assign DirectLookupTable_1[1161] = 16'sb0000011100011100;\n  assign DirectLookupTable_1[1162] = 16'sb0000011100011101;\n  assign DirectLookupTable_1[1163] = 16'sb0000011100011111;\n  assign DirectLookupTable_1[1164] = 16'sb0000011100100001;\n  assign DirectLookupTable_1[1165] = 16'sb0000011100100010;\n  assign DirectLookupTable_1[1166] = 16'sb0000011100100100;\n  assign DirectLookupTable_1[1167] = 16'sb0000011100100101;\n  assign DirectLookupTable_1[1168] = 16'sb0000011100100111;\n  assign DirectLookupTable_1[1169] = 16'sb0000011100101000;\n  assign DirectLookupTable_1[1170] = 16'sb0000011100101010;\n  assign DirectLookupTable_1[1171] = 16'sb0000011100101100;\n  assign DirectLookupTable_1[1172] = 16'sb0000011100101101;\n  assign DirectLookupTable_1[1173] = 16'sb0000011100101111;\n  assign DirectLookupTable_1[1174] = 16'sb0000011100110000;\n  assign DirectLookupTable_1[1175] = 16'sb0000011100110010;\n  assign DirectLookupTable_1[1176] = 16'sb0000011100110011;\n  assign DirectLookupTable_1[1177] = 16'sb0000011100110101;\n  assign DirectLookupTable_1[1178] = 16'sb0000011100110110;\n  assign DirectLookupTable_1[1179] = 16'sb0000011100111000;\n  assign DirectLookupTable_1[1180] = 16'sb0000011100111010;\n  assign DirectLookupTable_1[1181] = 16'sb0000011100111011;\n  assign DirectLookupTable_1[1182] = 16'sb0000011100111101;\n  assign DirectLookupTable_1[1183] = 16'sb0000011100111110;\n  assign DirectLookupTable_1[1184] = 16'sb0000011101000000;\n  assign DirectLookupTable_1[1185] = 16'sb0000011101000001;\n  assign DirectLookupTable_1[1186] = 16'sb0000011101000011;\n  assign DirectLookupTable_1[1187] = 16'sb0000011101000101;\n  assign DirectLookupTable_1[1188] = 16'sb0000011101000110;\n  assign DirectLookupTable_1[1189] = 16'sb0000011101001000;\n  assign DirectLookupTable_1[1190] = 16'sb0000011101001001;\n  assign DirectLookupTable_1[1191] = 16'sb0000011101001011;\n  assign DirectLookupTable_1[1192] = 16'sb0000011101001100;\n  assign DirectLookupTable_1[1193] = 16'sb0000011101001110;\n  assign DirectLookupTable_1[1194] = 16'sb0000011101001111;\n  assign DirectLookupTable_1[1195] = 16'sb0000011101010001;\n  assign DirectLookupTable_1[1196] = 16'sb0000011101010011;\n  assign DirectLookupTable_1[1197] = 16'sb0000011101010100;\n  assign DirectLookupTable_1[1198] = 16'sb0000011101010110;\n  assign DirectLookupTable_1[1199] = 16'sb0000011101010111;\n  assign DirectLookupTable_1[1200] = 16'sb0000011101011001;\n  assign DirectLookupTable_1[1201] = 16'sb0000011101011010;\n  assign DirectLookupTable_1[1202] = 16'sb0000011101011100;\n  assign DirectLookupTable_1[1203] = 16'sb0000011101011101;\n  assign DirectLookupTable_1[1204] = 16'sb0000011101011111;\n  assign DirectLookupTable_1[1205] = 16'sb0000011101100001;\n  assign DirectLookupTable_1[1206] = 16'sb0000011101100010;\n  assign DirectLookupTable_1[1207] = 16'sb0000011101100100;\n  assign DirectLookupTable_1[1208] = 16'sb0000011101100101;\n  assign DirectLookupTable_1[1209] = 16'sb0000011101100111;\n  assign DirectLookupTable_1[1210] = 16'sb0000011101101000;\n  assign DirectLookupTable_1[1211] = 16'sb0000011101101010;\n  assign DirectLookupTable_1[1212] = 16'sb0000011101101100;\n  assign DirectLookupTable_1[1213] = 16'sb0000011101101101;\n  assign DirectLookupTable_1[1214] = 16'sb0000011101101111;\n  assign DirectLookupTable_1[1215] = 16'sb0000011101110000;\n  assign DirectLookupTable_1[1216] = 16'sb0000011101110010;\n  assign DirectLookupTable_1[1217] = 16'sb0000011101110011;\n  assign DirectLookupTable_1[1218] = 16'sb0000011101110101;\n  assign DirectLookupTable_1[1219] = 16'sb0000011101110110;\n  assign DirectLookupTable_1[1220] = 16'sb0000011101111000;\n  assign DirectLookupTable_1[1221] = 16'sb0000011101111010;\n  assign DirectLookupTable_1[1222] = 16'sb0000011101111011;\n  assign DirectLookupTable_1[1223] = 16'sb0000011101111101;\n  assign DirectLookupTable_1[1224] = 16'sb0000011101111110;\n  assign DirectLookupTable_1[1225] = 16'sb0000011110000000;\n  assign DirectLookupTable_1[1226] = 16'sb0000011110000001;\n  assign DirectLookupTable_1[1227] = 16'sb0000011110000011;\n  assign DirectLookupTable_1[1228] = 16'sb0000011110000100;\n  assign DirectLookupTable_1[1229] = 16'sb0000011110000110;\n  assign DirectLookupTable_1[1230] = 16'sb0000011110001000;\n  assign DirectLookupTable_1[1231] = 16'sb0000011110001001;\n  assign DirectLookupTable_1[1232] = 16'sb0000011110001011;\n  assign DirectLookupTable_1[1233] = 16'sb0000011110001100;\n  assign DirectLookupTable_1[1234] = 16'sb0000011110001110;\n  assign DirectLookupTable_1[1235] = 16'sb0000011110001111;\n  assign DirectLookupTable_1[1236] = 16'sb0000011110010001;\n  assign DirectLookupTable_1[1237] = 16'sb0000011110010011;\n  assign DirectLookupTable_1[1238] = 16'sb0000011110010100;\n  assign DirectLookupTable_1[1239] = 16'sb0000011110010110;\n  assign DirectLookupTable_1[1240] = 16'sb0000011110010111;\n  assign DirectLookupTable_1[1241] = 16'sb0000011110011001;\n  assign DirectLookupTable_1[1242] = 16'sb0000011110011010;\n  assign DirectLookupTable_1[1243] = 16'sb0000011110011100;\n  assign DirectLookupTable_1[1244] = 16'sb0000011110011101;\n  assign DirectLookupTable_1[1245] = 16'sb0000011110011111;\n  assign DirectLookupTable_1[1246] = 16'sb0000011110100001;\n  assign DirectLookupTable_1[1247] = 16'sb0000011110100010;\n  assign DirectLookupTable_1[1248] = 16'sb0000011110100100;\n  assign DirectLookupTable_1[1249] = 16'sb0000011110100101;\n  assign DirectLookupTable_1[1250] = 16'sb0000011110100111;\n  assign DirectLookupTable_1[1251] = 16'sb0000011110101000;\n  assign DirectLookupTable_1[1252] = 16'sb0000011110101010;\n  assign DirectLookupTable_1[1253] = 16'sb0000011110101011;\n  assign DirectLookupTable_1[1254] = 16'sb0000011110101101;\n  assign DirectLookupTable_1[1255] = 16'sb0000011110101111;\n  assign DirectLookupTable_1[1256] = 16'sb0000011110110000;\n  assign DirectLookupTable_1[1257] = 16'sb0000011110110010;\n  assign DirectLookupTable_1[1258] = 16'sb0000011110110011;\n  assign DirectLookupTable_1[1259] = 16'sb0000011110110101;\n  assign DirectLookupTable_1[1260] = 16'sb0000011110110110;\n  assign DirectLookupTable_1[1261] = 16'sb0000011110111000;\n  assign DirectLookupTable_1[1262] = 16'sb0000011110111010;\n  assign DirectLookupTable_1[1263] = 16'sb0000011110111011;\n  assign DirectLookupTable_1[1264] = 16'sb0000011110111101;\n  assign DirectLookupTable_1[1265] = 16'sb0000011110111110;\n  assign DirectLookupTable_1[1266] = 16'sb0000011111000000;\n  assign DirectLookupTable_1[1267] = 16'sb0000011111000001;\n  assign DirectLookupTable_1[1268] = 16'sb0000011111000011;\n  assign DirectLookupTable_1[1269] = 16'sb0000011111000100;\n  assign DirectLookupTable_1[1270] = 16'sb0000011111000110;\n  assign DirectLookupTable_1[1271] = 16'sb0000011111001000;\n  assign DirectLookupTable_1[1272] = 16'sb0000011111001001;\n  assign DirectLookupTable_1[1273] = 16'sb0000011111001011;\n  assign DirectLookupTable_1[1274] = 16'sb0000011111001100;\n  assign DirectLookupTable_1[1275] = 16'sb0000011111001110;\n  assign DirectLookupTable_1[1276] = 16'sb0000011111001111;\n  assign DirectLookupTable_1[1277] = 16'sb0000011111010001;\n  assign DirectLookupTable_1[1278] = 16'sb0000011111010010;\n  assign DirectLookupTable_1[1279] = 16'sb0000011111010100;\n  assign DirectLookupTable_1[1280] = 16'sb0000011111010110;\n  assign DirectLookupTable_1[1281] = 16'sb0000011111010111;\n  assign DirectLookupTable_1[1282] = 16'sb0000011111011001;\n  assign DirectLookupTable_1[1283] = 16'sb0000011111011010;\n  assign DirectLookupTable_1[1284] = 16'sb0000011111011100;\n  assign DirectLookupTable_1[1285] = 16'sb0000011111011101;\n  assign DirectLookupTable_1[1286] = 16'sb0000011111011111;\n  assign DirectLookupTable_1[1287] = 16'sb0000011111100000;\n  assign DirectLookupTable_1[1288] = 16'sb0000011111100010;\n  assign DirectLookupTable_1[1289] = 16'sb0000011111100100;\n  assign DirectLookupTable_1[1290] = 16'sb0000011111100101;\n  assign DirectLookupTable_1[1291] = 16'sb0000011111100111;\n  assign DirectLookupTable_1[1292] = 16'sb0000011111101000;\n  assign DirectLookupTable_1[1293] = 16'sb0000011111101010;\n  assign DirectLookupTable_1[1294] = 16'sb0000011111101011;\n  assign DirectLookupTable_1[1295] = 16'sb0000011111101101;\n  assign DirectLookupTable_1[1296] = 16'sb0000011111101111;\n  assign DirectLookupTable_1[1297] = 16'sb0000011111110000;\n  assign DirectLookupTable_1[1298] = 16'sb0000011111110010;\n  assign DirectLookupTable_1[1299] = 16'sb0000011111110011;\n  assign DirectLookupTable_1[1300] = 16'sb0000011111110101;\n  assign DirectLookupTable_1[1301] = 16'sb0000011111110110;\n  assign DirectLookupTable_1[1302] = 16'sb0000011111111000;\n  assign DirectLookupTable_1[1303] = 16'sb0000011111111001;\n  assign DirectLookupTable_1[1304] = 16'sb0000011111111011;\n  assign DirectLookupTable_1[1305] = 16'sb0000011111111101;\n  assign DirectLookupTable_1[1306] = 16'sb0000011111111110;\n  assign DirectLookupTable_1[1307] = 16'sb0000100000000000;\n  assign DirectLookupTable_1[1308] = 16'sb0000100000000001;\n  assign DirectLookupTable_1[1309] = 16'sb0000100000000011;\n  assign DirectLookupTable_1[1310] = 16'sb0000100000000100;\n  assign DirectLookupTable_1[1311] = 16'sb0000100000000110;\n  assign DirectLookupTable_1[1312] = 16'sb0000100000000111;\n  assign DirectLookupTable_1[1313] = 16'sb0000100000001001;\n  assign DirectLookupTable_1[1314] = 16'sb0000100000001011;\n  assign DirectLookupTable_1[1315] = 16'sb0000100000001100;\n  assign DirectLookupTable_1[1316] = 16'sb0000100000001110;\n  assign DirectLookupTable_1[1317] = 16'sb0000100000001111;\n  assign DirectLookupTable_1[1318] = 16'sb0000100000010001;\n  assign DirectLookupTable_1[1319] = 16'sb0000100000010010;\n  assign DirectLookupTable_1[1320] = 16'sb0000100000010100;\n  assign DirectLookupTable_1[1321] = 16'sb0000100000010101;\n  assign DirectLookupTable_1[1322] = 16'sb0000100000010111;\n  assign DirectLookupTable_1[1323] = 16'sb0000100000011001;\n  assign DirectLookupTable_1[1324] = 16'sb0000100000011010;\n  assign DirectLookupTable_1[1325] = 16'sb0000100000011100;\n  assign DirectLookupTable_1[1326] = 16'sb0000100000011101;\n  assign DirectLookupTable_1[1327] = 16'sb0000100000011111;\n  assign DirectLookupTable_1[1328] = 16'sb0000100000100000;\n  assign DirectLookupTable_1[1329] = 16'sb0000100000100010;\n  assign DirectLookupTable_1[1330] = 16'sb0000100000100100;\n  assign DirectLookupTable_1[1331] = 16'sb0000100000100101;\n  assign DirectLookupTable_1[1332] = 16'sb0000100000100111;\n  assign DirectLookupTable_1[1333] = 16'sb0000100000101000;\n  assign DirectLookupTable_1[1334] = 16'sb0000100000101010;\n  assign DirectLookupTable_1[1335] = 16'sb0000100000101011;\n  assign DirectLookupTable_1[1336] = 16'sb0000100000101101;\n  assign DirectLookupTable_1[1337] = 16'sb0000100000101110;\n  assign DirectLookupTable_1[1338] = 16'sb0000100000110000;\n  assign DirectLookupTable_1[1339] = 16'sb0000100000110010;\n  assign DirectLookupTable_1[1340] = 16'sb0000100000110011;\n  assign DirectLookupTable_1[1341] = 16'sb0000100000110101;\n  assign DirectLookupTable_1[1342] = 16'sb0000100000110110;\n  assign DirectLookupTable_1[1343] = 16'sb0000100000111000;\n  assign DirectLookupTable_1[1344] = 16'sb0000100000111001;\n  assign DirectLookupTable_1[1345] = 16'sb0000100000111011;\n  assign DirectLookupTable_1[1346] = 16'sb0000100000111100;\n  assign DirectLookupTable_1[1347] = 16'sb0000100000111110;\n  assign DirectLookupTable_1[1348] = 16'sb0000100001000000;\n  assign DirectLookupTable_1[1349] = 16'sb0000100001000001;\n  assign DirectLookupTable_1[1350] = 16'sb0000100001000011;\n  assign DirectLookupTable_1[1351] = 16'sb0000100001000100;\n  assign DirectLookupTable_1[1352] = 16'sb0000100001000110;\n  assign DirectLookupTable_1[1353] = 16'sb0000100001000111;\n  assign DirectLookupTable_1[1354] = 16'sb0000100001001001;\n  assign DirectLookupTable_1[1355] = 16'sb0000100001001010;\n  assign DirectLookupTable_1[1356] = 16'sb0000100001001100;\n  assign DirectLookupTable_1[1357] = 16'sb0000100001001110;\n  assign DirectLookupTable_1[1358] = 16'sb0000100001001111;\n  assign DirectLookupTable_1[1359] = 16'sb0000100001010001;\n  assign DirectLookupTable_1[1360] = 16'sb0000100001010010;\n  assign DirectLookupTable_1[1361] = 16'sb0000100001010100;\n  assign DirectLookupTable_1[1362] = 16'sb0000100001010101;\n  assign DirectLookupTable_1[1363] = 16'sb0000100001010111;\n  assign DirectLookupTable_1[1364] = 16'sb0000100001011000;\n  assign DirectLookupTable_1[1365] = 16'sb0000100001011010;\n  assign DirectLookupTable_1[1366] = 16'sb0000100001011100;\n  assign DirectLookupTable_1[1367] = 16'sb0000100001011101;\n  assign DirectLookupTable_1[1368] = 16'sb0000100001011111;\n  assign DirectLookupTable_1[1369] = 16'sb0000100001100000;\n  assign DirectLookupTable_1[1370] = 16'sb0000100001100010;\n  assign DirectLookupTable_1[1371] = 16'sb0000100001100011;\n  assign DirectLookupTable_1[1372] = 16'sb0000100001100101;\n  assign DirectLookupTable_1[1373] = 16'sb0000100001100110;\n  assign DirectLookupTable_1[1374] = 16'sb0000100001101000;\n  assign DirectLookupTable_1[1375] = 16'sb0000100001101010;\n  assign DirectLookupTable_1[1376] = 16'sb0000100001101011;\n  assign DirectLookupTable_1[1377] = 16'sb0000100001101101;\n  assign DirectLookupTable_1[1378] = 16'sb0000100001101110;\n  assign DirectLookupTable_1[1379] = 16'sb0000100001110000;\n  assign DirectLookupTable_1[1380] = 16'sb0000100001110001;\n  assign DirectLookupTable_1[1381] = 16'sb0000100001110011;\n  assign DirectLookupTable_1[1382] = 16'sb0000100001110100;\n  assign DirectLookupTable_1[1383] = 16'sb0000100001110110;\n  assign DirectLookupTable_1[1384] = 16'sb0000100001111000;\n  assign DirectLookupTable_1[1385] = 16'sb0000100001111001;\n  assign DirectLookupTable_1[1386] = 16'sb0000100001111011;\n  assign DirectLookupTable_1[1387] = 16'sb0000100001111100;\n  assign DirectLookupTable_1[1388] = 16'sb0000100001111110;\n  assign DirectLookupTable_1[1389] = 16'sb0000100001111111;\n  assign DirectLookupTable_1[1390] = 16'sb0000100010000001;\n  assign DirectLookupTable_1[1391] = 16'sb0000100010000011;\n  assign DirectLookupTable_1[1392] = 16'sb0000100010000100;\n  assign DirectLookupTable_1[1393] = 16'sb0000100010000110;\n  assign DirectLookupTable_1[1394] = 16'sb0000100010000111;\n  assign DirectLookupTable_1[1395] = 16'sb0000100010001001;\n  assign DirectLookupTable_1[1396] = 16'sb0000100010001010;\n  assign DirectLookupTable_1[1397] = 16'sb0000100010001100;\n  assign DirectLookupTable_1[1398] = 16'sb0000100010001101;\n  assign DirectLookupTable_1[1399] = 16'sb0000100010001111;\n  assign DirectLookupTable_1[1400] = 16'sb0000100010010001;\n  assign DirectLookupTable_1[1401] = 16'sb0000100010010010;\n  assign DirectLookupTable_1[1402] = 16'sb0000100010010100;\n  assign DirectLookupTable_1[1403] = 16'sb0000100010010101;\n  assign DirectLookupTable_1[1404] = 16'sb0000100010010111;\n  assign DirectLookupTable_1[1405] = 16'sb0000100010011000;\n  assign DirectLookupTable_1[1406] = 16'sb0000100010011010;\n  assign DirectLookupTable_1[1407] = 16'sb0000100010011011;\n  assign DirectLookupTable_1[1408] = 16'sb0000100010011101;\n  assign DirectLookupTable_1[1409] = 16'sb0000100010011111;\n  assign DirectLookupTable_1[1410] = 16'sb0000100010100000;\n  assign DirectLookupTable_1[1411] = 16'sb0000100010100010;\n  assign DirectLookupTable_1[1412] = 16'sb0000100010100011;\n  assign DirectLookupTable_1[1413] = 16'sb0000100010100101;\n  assign DirectLookupTable_1[1414] = 16'sb0000100010100110;\n  assign DirectLookupTable_1[1415] = 16'sb0000100010101000;\n  assign DirectLookupTable_1[1416] = 16'sb0000100010101001;\n  assign DirectLookupTable_1[1417] = 16'sb0000100010101011;\n  assign DirectLookupTable_1[1418] = 16'sb0000100010101101;\n  assign DirectLookupTable_1[1419] = 16'sb0000100010101110;\n  assign DirectLookupTable_1[1420] = 16'sb0000100010110000;\n  assign DirectLookupTable_1[1421] = 16'sb0000100010110001;\n  assign DirectLookupTable_1[1422] = 16'sb0000100010110011;\n  assign DirectLookupTable_1[1423] = 16'sb0000100010110100;\n  assign DirectLookupTable_1[1424] = 16'sb0000100010110110;\n  assign DirectLookupTable_1[1425] = 16'sb0000100010110111;\n  assign DirectLookupTable_1[1426] = 16'sb0000100010111001;\n  assign DirectLookupTable_1[1427] = 16'sb0000100010111011;\n  assign DirectLookupTable_1[1428] = 16'sb0000100010111100;\n  assign DirectLookupTable_1[1429] = 16'sb0000100010111110;\n  assign DirectLookupTable_1[1430] = 16'sb0000100010111111;\n  assign DirectLookupTable_1[1431] = 16'sb0000100011000001;\n  assign DirectLookupTable_1[1432] = 16'sb0000100011000010;\n  assign DirectLookupTable_1[1433] = 16'sb0000100011000100;\n  assign DirectLookupTable_1[1434] = 16'sb0000100011000101;\n  assign DirectLookupTable_1[1435] = 16'sb0000100011000111;\n  assign DirectLookupTable_1[1436] = 16'sb0000100011001001;\n  assign DirectLookupTable_1[1437] = 16'sb0000100011001010;\n  assign DirectLookupTable_1[1438] = 16'sb0000100011001100;\n  assign DirectLookupTable_1[1439] = 16'sb0000100011001101;\n  assign DirectLookupTable_1[1440] = 16'sb0000100011001111;\n  assign DirectLookupTable_1[1441] = 16'sb0000100011010000;\n  assign DirectLookupTable_1[1442] = 16'sb0000100011010010;\n  assign DirectLookupTable_1[1443] = 16'sb0000100011010011;\n  assign DirectLookupTable_1[1444] = 16'sb0000100011010101;\n  assign DirectLookupTable_1[1445] = 16'sb0000100011010111;\n  assign DirectLookupTable_1[1446] = 16'sb0000100011011000;\n  assign DirectLookupTable_1[1447] = 16'sb0000100011011010;\n  assign DirectLookupTable_1[1448] = 16'sb0000100011011011;\n  assign DirectLookupTable_1[1449] = 16'sb0000100011011101;\n  assign DirectLookupTable_1[1450] = 16'sb0000100011011110;\n  assign DirectLookupTable_1[1451] = 16'sb0000100011100000;\n  assign DirectLookupTable_1[1452] = 16'sb0000100011100001;\n  assign DirectLookupTable_1[1453] = 16'sb0000100011100011;\n  assign DirectLookupTable_1[1454] = 16'sb0000100011100101;\n  assign DirectLookupTable_1[1455] = 16'sb0000100011100110;\n  assign DirectLookupTable_1[1456] = 16'sb0000100011101000;\n  assign DirectLookupTable_1[1457] = 16'sb0000100011101001;\n  assign DirectLookupTable_1[1458] = 16'sb0000100011101011;\n  assign DirectLookupTable_1[1459] = 16'sb0000100011101100;\n  assign DirectLookupTable_1[1460] = 16'sb0000100011101110;\n  assign DirectLookupTable_1[1461] = 16'sb0000100011101111;\n  assign DirectLookupTable_1[1462] = 16'sb0000100011110001;\n  assign DirectLookupTable_1[1463] = 16'sb0000100011110011;\n  assign DirectLookupTable_1[1464] = 16'sb0000100011110100;\n  assign DirectLookupTable_1[1465] = 16'sb0000100011110110;\n  assign DirectLookupTable_1[1466] = 16'sb0000100011110111;\n  assign DirectLookupTable_1[1467] = 16'sb0000100011111001;\n  assign DirectLookupTable_1[1468] = 16'sb0000100011111010;\n  assign DirectLookupTable_1[1469] = 16'sb0000100011111100;\n  assign DirectLookupTable_1[1470] = 16'sb0000100011111101;\n  assign DirectLookupTable_1[1471] = 16'sb0000100011111111;\n  assign DirectLookupTable_1[1472] = 16'sb0000100100000001;\n  assign DirectLookupTable_1[1473] = 16'sb0000100100000010;\n  assign DirectLookupTable_1[1474] = 16'sb0000100100000100;\n  assign DirectLookupTable_1[1475] = 16'sb0000100100000101;\n  assign DirectLookupTable_1[1476] = 16'sb0000100100000111;\n  assign DirectLookupTable_1[1477] = 16'sb0000100100001000;\n  assign DirectLookupTable_1[1478] = 16'sb0000100100001010;\n  assign DirectLookupTable_1[1479] = 16'sb0000100100001011;\n  assign DirectLookupTable_1[1480] = 16'sb0000100100001101;\n  assign DirectLookupTable_1[1481] = 16'sb0000100100001111;\n  assign DirectLookupTable_1[1482] = 16'sb0000100100010000;\n  assign DirectLookupTable_1[1483] = 16'sb0000100100010010;\n  assign DirectLookupTable_1[1484] = 16'sb0000100100010011;\n  assign DirectLookupTable_1[1485] = 16'sb0000100100010101;\n  assign DirectLookupTable_1[1486] = 16'sb0000100100010110;\n  assign DirectLookupTable_1[1487] = 16'sb0000100100011000;\n  assign DirectLookupTable_1[1488] = 16'sb0000100100011001;\n  assign DirectLookupTable_1[1489] = 16'sb0000100100011011;\n  assign DirectLookupTable_1[1490] = 16'sb0000100100011101;\n  assign DirectLookupTable_1[1491] = 16'sb0000100100011110;\n  assign DirectLookupTable_1[1492] = 16'sb0000100100100000;\n  assign DirectLookupTable_1[1493] = 16'sb0000100100100001;\n  assign DirectLookupTable_1[1494] = 16'sb0000100100100011;\n  assign DirectLookupTable_1[1495] = 16'sb0000100100100100;\n  assign DirectLookupTable_1[1496] = 16'sb0000100100100110;\n  assign DirectLookupTable_1[1497] = 16'sb0000100100100111;\n  assign DirectLookupTable_1[1498] = 16'sb0000100100101001;\n  assign DirectLookupTable_1[1499] = 16'sb0000100100101011;\n  assign DirectLookupTable_1[1500] = 16'sb0000100100101100;\n  assign DirectLookupTable_1[1501] = 16'sb0000100100101110;\n  assign DirectLookupTable_1[1502] = 16'sb0000100100101111;\n  assign DirectLookupTable_1[1503] = 16'sb0000100100110001;\n  assign DirectLookupTable_1[1504] = 16'sb0000100100110010;\n  assign DirectLookupTable_1[1505] = 16'sb0000100100110100;\n  assign DirectLookupTable_1[1506] = 16'sb0000100100110101;\n  assign DirectLookupTable_1[1507] = 16'sb0000100100110111;\n  assign DirectLookupTable_1[1508] = 16'sb0000100100111001;\n  assign DirectLookupTable_1[1509] = 16'sb0000100100111010;\n  assign DirectLookupTable_1[1510] = 16'sb0000100100111100;\n  assign DirectLookupTable_1[1511] = 16'sb0000100100111101;\n  assign DirectLookupTable_1[1512] = 16'sb0000100100111111;\n  assign DirectLookupTable_1[1513] = 16'sb0000100101000000;\n  assign DirectLookupTable_1[1514] = 16'sb0000100101000010;\n  assign DirectLookupTable_1[1515] = 16'sb0000100101000011;\n  assign DirectLookupTable_1[1516] = 16'sb0000100101000101;\n  assign DirectLookupTable_1[1517] = 16'sb0000100101000111;\n  assign DirectLookupTable_1[1518] = 16'sb0000100101001000;\n  assign DirectLookupTable_1[1519] = 16'sb0000100101001010;\n  assign DirectLookupTable_1[1520] = 16'sb0000100101001011;\n  assign DirectLookupTable_1[1521] = 16'sb0000100101001101;\n  assign DirectLookupTable_1[1522] = 16'sb0000100101001110;\n  assign DirectLookupTable_1[1523] = 16'sb0000100101010000;\n  assign DirectLookupTable_1[1524] = 16'sb0000100101010001;\n  assign DirectLookupTable_1[1525] = 16'sb0000100101010011;\n  assign DirectLookupTable_1[1526] = 16'sb0000100101010100;\n  assign DirectLookupTable_1[1527] = 16'sb0000100101010110;\n  assign DirectLookupTable_1[1528] = 16'sb0000100101011000;\n  assign DirectLookupTable_1[1529] = 16'sb0000100101011001;\n  assign DirectLookupTable_1[1530] = 16'sb0000100101011011;\n  assign DirectLookupTable_1[1531] = 16'sb0000100101011100;\n  assign DirectLookupTable_1[1532] = 16'sb0000100101011110;\n  assign DirectLookupTable_1[1533] = 16'sb0000100101011111;\n  assign DirectLookupTable_1[1534] = 16'sb0000100101100001;\n  assign DirectLookupTable_1[1535] = 16'sb0000100101100010;\n  assign DirectLookupTable_1[1536] = 16'sb0000100101100100;\n  assign DirectLookupTable_1[1537] = 16'sb0000100101100110;\n  assign DirectLookupTable_1[1538] = 16'sb0000100101100111;\n  assign DirectLookupTable_1[1539] = 16'sb0000100101101001;\n  assign DirectLookupTable_1[1540] = 16'sb0000100101101010;\n  assign DirectLookupTable_1[1541] = 16'sb0000100101101100;\n  assign DirectLookupTable_1[1542] = 16'sb0000100101101101;\n  assign DirectLookupTable_1[1543] = 16'sb0000100101101111;\n  assign DirectLookupTable_1[1544] = 16'sb0000100101110000;\n  assign DirectLookupTable_1[1545] = 16'sb0000100101110010;\n  assign DirectLookupTable_1[1546] = 16'sb0000100101110100;\n  assign DirectLookupTable_1[1547] = 16'sb0000100101110101;\n  assign DirectLookupTable_1[1548] = 16'sb0000100101110111;\n  assign DirectLookupTable_1[1549] = 16'sb0000100101111000;\n  assign DirectLookupTable_1[1550] = 16'sb0000100101111010;\n  assign DirectLookupTable_1[1551] = 16'sb0000100101111011;\n  assign DirectLookupTable_1[1552] = 16'sb0000100101111101;\n  assign DirectLookupTable_1[1553] = 16'sb0000100101111110;\n  assign DirectLookupTable_1[1554] = 16'sb0000100110000000;\n  assign DirectLookupTable_1[1555] = 16'sb0000100110000010;\n  assign DirectLookupTable_1[1556] = 16'sb0000100110000011;\n  assign DirectLookupTable_1[1557] = 16'sb0000100110000101;\n  assign DirectLookupTable_1[1558] = 16'sb0000100110000110;\n  assign DirectLookupTable_1[1559] = 16'sb0000100110001000;\n  assign DirectLookupTable_1[1560] = 16'sb0000100110001001;\n  assign DirectLookupTable_1[1561] = 16'sb0000100110001011;\n  assign DirectLookupTable_1[1562] = 16'sb0000100110001100;\n  assign DirectLookupTable_1[1563] = 16'sb0000100110001110;\n  assign DirectLookupTable_1[1564] = 16'sb0000100110010000;\n  assign DirectLookupTable_1[1565] = 16'sb0000100110010001;\n  assign DirectLookupTable_1[1566] = 16'sb0000100110010011;\n  assign DirectLookupTable_1[1567] = 16'sb0000100110010100;\n  assign DirectLookupTable_1[1568] = 16'sb0000100110010110;\n  assign DirectLookupTable_1[1569] = 16'sb0000100110010111;\n  assign DirectLookupTable_1[1570] = 16'sb0000100110011001;\n  assign DirectLookupTable_1[1571] = 16'sb0000100110011010;\n  assign DirectLookupTable_1[1572] = 16'sb0000100110011100;\n  assign DirectLookupTable_1[1573] = 16'sb0000100110011110;\n  assign DirectLookupTable_1[1574] = 16'sb0000100110011111;\n  assign DirectLookupTable_1[1575] = 16'sb0000100110100001;\n  assign DirectLookupTable_1[1576] = 16'sb0000100110100010;\n  assign DirectLookupTable_1[1577] = 16'sb0000100110100100;\n  assign DirectLookupTable_1[1578] = 16'sb0000100110100101;\n  assign DirectLookupTable_1[1579] = 16'sb0000100110100111;\n  assign DirectLookupTable_1[1580] = 16'sb0000100110101000;\n  assign DirectLookupTable_1[1581] = 16'sb0000100110101010;\n  assign DirectLookupTable_1[1582] = 16'sb0000100110101011;\n  assign DirectLookupTable_1[1583] = 16'sb0000100110101101;\n  assign DirectLookupTable_1[1584] = 16'sb0000100110101111;\n  assign DirectLookupTable_1[1585] = 16'sb0000100110110000;\n  assign DirectLookupTable_1[1586] = 16'sb0000100110110010;\n  assign DirectLookupTable_1[1587] = 16'sb0000100110110011;\n  assign DirectLookupTable_1[1588] = 16'sb0000100110110101;\n  assign DirectLookupTable_1[1589] = 16'sb0000100110110110;\n  assign DirectLookupTable_1[1590] = 16'sb0000100110111000;\n  assign DirectLookupTable_1[1591] = 16'sb0000100110111001;\n  assign DirectLookupTable_1[1592] = 16'sb0000100110111011;\n  assign DirectLookupTable_1[1593] = 16'sb0000100110111101;\n  assign DirectLookupTable_1[1594] = 16'sb0000100110111110;\n  assign DirectLookupTable_1[1595] = 16'sb0000100111000000;\n  assign DirectLookupTable_1[1596] = 16'sb0000100111000001;\n  assign DirectLookupTable_1[1597] = 16'sb0000100111000011;\n  assign DirectLookupTable_1[1598] = 16'sb0000100111000100;\n  assign DirectLookupTable_1[1599] = 16'sb0000100111000110;\n  assign DirectLookupTable_1[1600] = 16'sb0000100111000111;\n  assign DirectLookupTable_1[1601] = 16'sb0000100111001001;\n  assign DirectLookupTable_1[1602] = 16'sb0000100111001011;\n  assign DirectLookupTable_1[1603] = 16'sb0000100111001100;\n  assign DirectLookupTable_1[1604] = 16'sb0000100111001110;\n  assign DirectLookupTable_1[1605] = 16'sb0000100111001111;\n  assign DirectLookupTable_1[1606] = 16'sb0000100111010001;\n  assign DirectLookupTable_1[1607] = 16'sb0000100111010010;\n  assign DirectLookupTable_1[1608] = 16'sb0000100111010100;\n  assign DirectLookupTable_1[1609] = 16'sb0000100111010101;\n  assign DirectLookupTable_1[1610] = 16'sb0000100111010111;\n  assign DirectLookupTable_1[1611] = 16'sb0000100111011001;\n  assign DirectLookupTable_1[1612] = 16'sb0000100111011010;\n  assign DirectLookupTable_1[1613] = 16'sb0000100111011100;\n  assign DirectLookupTable_1[1614] = 16'sb0000100111011101;\n  assign DirectLookupTable_1[1615] = 16'sb0000100111011111;\n  assign DirectLookupTable_1[1616] = 16'sb0000100111100000;\n  assign DirectLookupTable_1[1617] = 16'sb0000100111100010;\n  assign DirectLookupTable_1[1618] = 16'sb0000100111100011;\n  assign DirectLookupTable_1[1619] = 16'sb0000100111100101;\n  assign DirectLookupTable_1[1620] = 16'sb0000100111100110;\n  assign DirectLookupTable_1[1621] = 16'sb0000100111101000;\n  assign DirectLookupTable_1[1622] = 16'sb0000100111101010;\n  assign DirectLookupTable_1[1623] = 16'sb0000100111101011;\n  assign DirectLookupTable_1[1624] = 16'sb0000100111101101;\n  assign DirectLookupTable_1[1625] = 16'sb0000100111101110;\n  assign DirectLookupTable_1[1626] = 16'sb0000100111110000;\n  assign DirectLookupTable_1[1627] = 16'sb0000100111110001;\n  assign DirectLookupTable_1[1628] = 16'sb0000100111110011;\n  assign DirectLookupTable_1[1629] = 16'sb0000100111110100;\n  assign DirectLookupTable_1[1630] = 16'sb0000100111110110;\n  assign DirectLookupTable_1[1631] = 16'sb0000100111111000;\n  assign DirectLookupTable_1[1632] = 16'sb0000100111111001;\n  assign DirectLookupTable_1[1633] = 16'sb0000100111111011;\n  assign DirectLookupTable_1[1634] = 16'sb0000100111111100;\n  assign DirectLookupTable_1[1635] = 16'sb0000100111111110;\n  assign DirectLookupTable_1[1636] = 16'sb0000100111111111;\n  assign DirectLookupTable_1[1637] = 16'sb0000101000000001;\n  assign DirectLookupTable_1[1638] = 16'sb0000101000000010;\n  assign DirectLookupTable_1[1639] = 16'sb0000101000000100;\n  assign DirectLookupTable_1[1640] = 16'sb0000101000000110;\n  assign DirectLookupTable_1[1641] = 16'sb0000101000000111;\n  assign DirectLookupTable_1[1642] = 16'sb0000101000001001;\n  assign DirectLookupTable_1[1643] = 16'sb0000101000001010;\n  assign DirectLookupTable_1[1644] = 16'sb0000101000001100;\n  assign DirectLookupTable_1[1645] = 16'sb0000101000001101;\n  assign DirectLookupTable_1[1646] = 16'sb0000101000001111;\n  assign DirectLookupTable_1[1647] = 16'sb0000101000010000;\n  assign DirectLookupTable_1[1648] = 16'sb0000101000010010;\n  assign DirectLookupTable_1[1649] = 16'sb0000101000010011;\n  assign DirectLookupTable_1[1650] = 16'sb0000101000010101;\n  assign DirectLookupTable_1[1651] = 16'sb0000101000010111;\n  assign DirectLookupTable_1[1652] = 16'sb0000101000011000;\n  assign DirectLookupTable_1[1653] = 16'sb0000101000011010;\n  assign DirectLookupTable_1[1654] = 16'sb0000101000011011;\n  assign DirectLookupTable_1[1655] = 16'sb0000101000011101;\n  assign DirectLookupTable_1[1656] = 16'sb0000101000011110;\n  assign DirectLookupTable_1[1657] = 16'sb0000101000100000;\n  assign DirectLookupTable_1[1658] = 16'sb0000101000100001;\n  assign DirectLookupTable_1[1659] = 16'sb0000101000100011;\n  assign DirectLookupTable_1[1660] = 16'sb0000101000100101;\n  assign DirectLookupTable_1[1661] = 16'sb0000101000100110;\n  assign DirectLookupTable_1[1662] = 16'sb0000101000101000;\n  assign DirectLookupTable_1[1663] = 16'sb0000101000101001;\n  assign DirectLookupTable_1[1664] = 16'sb0000101000101011;\n  assign DirectLookupTable_1[1665] = 16'sb0000101000101100;\n  assign DirectLookupTable_1[1666] = 16'sb0000101000101110;\n  assign DirectLookupTable_1[1667] = 16'sb0000101000101111;\n  assign DirectLookupTable_1[1668] = 16'sb0000101000110001;\n  assign DirectLookupTable_1[1669] = 16'sb0000101000110010;\n  assign DirectLookupTable_1[1670] = 16'sb0000101000110100;\n  assign DirectLookupTable_1[1671] = 16'sb0000101000110110;\n  assign DirectLookupTable_1[1672] = 16'sb0000101000110111;\n  assign DirectLookupTable_1[1673] = 16'sb0000101000111001;\n  assign DirectLookupTable_1[1674] = 16'sb0000101000111010;\n  assign DirectLookupTable_1[1675] = 16'sb0000101000111100;\n  assign DirectLookupTable_1[1676] = 16'sb0000101000111101;\n  assign DirectLookupTable_1[1677] = 16'sb0000101000111111;\n  assign DirectLookupTable_1[1678] = 16'sb0000101001000000;\n  assign DirectLookupTable_1[1679] = 16'sb0000101001000010;\n  assign DirectLookupTable_1[1680] = 16'sb0000101001000100;\n  assign DirectLookupTable_1[1681] = 16'sb0000101001000101;\n  assign DirectLookupTable_1[1682] = 16'sb0000101001000111;\n  assign DirectLookupTable_1[1683] = 16'sb0000101001001000;\n  assign DirectLookupTable_1[1684] = 16'sb0000101001001010;\n  assign DirectLookupTable_1[1685] = 16'sb0000101001001011;\n  assign DirectLookupTable_1[1686] = 16'sb0000101001001101;\n  assign DirectLookupTable_1[1687] = 16'sb0000101001001110;\n  assign DirectLookupTable_1[1688] = 16'sb0000101001010000;\n  assign DirectLookupTable_1[1689] = 16'sb0000101001010001;\n  assign DirectLookupTable_1[1690] = 16'sb0000101001010011;\n  assign DirectLookupTable_1[1691] = 16'sb0000101001010101;\n  assign DirectLookupTable_1[1692] = 16'sb0000101001010110;\n  assign DirectLookupTable_1[1693] = 16'sb0000101001011000;\n  assign DirectLookupTable_1[1694] = 16'sb0000101001011001;\n  assign DirectLookupTable_1[1695] = 16'sb0000101001011011;\n  assign DirectLookupTable_1[1696] = 16'sb0000101001011100;\n  assign DirectLookupTable_1[1697] = 16'sb0000101001011110;\n  assign DirectLookupTable_1[1698] = 16'sb0000101001011111;\n  assign DirectLookupTable_1[1699] = 16'sb0000101001100001;\n  assign DirectLookupTable_1[1700] = 16'sb0000101001100011;\n  assign DirectLookupTable_1[1701] = 16'sb0000101001100100;\n  assign DirectLookupTable_1[1702] = 16'sb0000101001100110;\n  assign DirectLookupTable_1[1703] = 16'sb0000101001100111;\n  assign DirectLookupTable_1[1704] = 16'sb0000101001101001;\n  assign DirectLookupTable_1[1705] = 16'sb0000101001101010;\n  assign DirectLookupTable_1[1706] = 16'sb0000101001101100;\n  assign DirectLookupTable_1[1707] = 16'sb0000101001101101;\n  assign DirectLookupTable_1[1708] = 16'sb0000101001101111;\n  assign DirectLookupTable_1[1709] = 16'sb0000101001110000;\n  assign DirectLookupTable_1[1710] = 16'sb0000101001110010;\n  assign DirectLookupTable_1[1711] = 16'sb0000101001110100;\n  assign DirectLookupTable_1[1712] = 16'sb0000101001110101;\n  assign DirectLookupTable_1[1713] = 16'sb0000101001110111;\n  assign DirectLookupTable_1[1714] = 16'sb0000101001111000;\n  assign DirectLookupTable_1[1715] = 16'sb0000101001111010;\n  assign DirectLookupTable_1[1716] = 16'sb0000101001111011;\n  assign DirectLookupTable_1[1717] = 16'sb0000101001111101;\n  assign DirectLookupTable_1[1718] = 16'sb0000101001111110;\n  assign DirectLookupTable_1[1719] = 16'sb0000101010000000;\n  assign DirectLookupTable_1[1720] = 16'sb0000101010000010;\n  assign DirectLookupTable_1[1721] = 16'sb0000101010000011;\n  assign DirectLookupTable_1[1722] = 16'sb0000101010000101;\n  assign DirectLookupTable_1[1723] = 16'sb0000101010000110;\n  assign DirectLookupTable_1[1724] = 16'sb0000101010001000;\n  assign DirectLookupTable_1[1725] = 16'sb0000101010001001;\n  assign DirectLookupTable_1[1726] = 16'sb0000101010001011;\n  assign DirectLookupTable_1[1727] = 16'sb0000101010001100;\n  assign DirectLookupTable_1[1728] = 16'sb0000101010001110;\n  assign DirectLookupTable_1[1729] = 16'sb0000101010001111;\n  assign DirectLookupTable_1[1730] = 16'sb0000101010010001;\n  assign DirectLookupTable_1[1731] = 16'sb0000101010010011;\n  assign DirectLookupTable_1[1732] = 16'sb0000101010010100;\n  assign DirectLookupTable_1[1733] = 16'sb0000101010010110;\n  assign DirectLookupTable_1[1734] = 16'sb0000101010010111;\n  assign DirectLookupTable_1[1735] = 16'sb0000101010011001;\n  assign DirectLookupTable_1[1736] = 16'sb0000101010011010;\n  assign DirectLookupTable_1[1737] = 16'sb0000101010011100;\n  assign DirectLookupTable_1[1738] = 16'sb0000101010011101;\n  assign DirectLookupTable_1[1739] = 16'sb0000101010011111;\n  assign DirectLookupTable_1[1740] = 16'sb0000101010100001;\n  assign DirectLookupTable_1[1741] = 16'sb0000101010100010;\n  assign DirectLookupTable_1[1742] = 16'sb0000101010100100;\n  assign DirectLookupTable_1[1743] = 16'sb0000101010100101;\n  assign DirectLookupTable_1[1744] = 16'sb0000101010100111;\n  assign DirectLookupTable_1[1745] = 16'sb0000101010101000;\n  assign DirectLookupTable_1[1746] = 16'sb0000101010101010;\n  assign DirectLookupTable_1[1747] = 16'sb0000101010101011;\n  assign DirectLookupTable_1[1748] = 16'sb0000101010101101;\n  assign DirectLookupTable_1[1749] = 16'sb0000101010101110;\n  assign DirectLookupTable_1[1750] = 16'sb0000101010110000;\n  assign DirectLookupTable_1[1751] = 16'sb0000101010110010;\n  assign DirectLookupTable_1[1752] = 16'sb0000101010110011;\n  assign DirectLookupTable_1[1753] = 16'sb0000101010110101;\n  assign DirectLookupTable_1[1754] = 16'sb0000101010110110;\n  assign DirectLookupTable_1[1755] = 16'sb0000101010111000;\n  assign DirectLookupTable_1[1756] = 16'sb0000101010111001;\n  assign DirectLookupTable_1[1757] = 16'sb0000101010111011;\n  assign DirectLookupTable_1[1758] = 16'sb0000101010111100;\n  assign DirectLookupTable_1[1759] = 16'sb0000101010111110;\n  assign DirectLookupTable_1[1760] = 16'sb0000101011000000;\n  assign DirectLookupTable_1[1761] = 16'sb0000101011000001;\n  assign DirectLookupTable_1[1762] = 16'sb0000101011000011;\n  assign DirectLookupTable_1[1763] = 16'sb0000101011000100;\n  assign DirectLookupTable_1[1764] = 16'sb0000101011000110;\n  assign DirectLookupTable_1[1765] = 16'sb0000101011000111;\n  assign DirectLookupTable_1[1766] = 16'sb0000101011001001;\n  assign DirectLookupTable_1[1767] = 16'sb0000101011001010;\n  assign DirectLookupTable_1[1768] = 16'sb0000101011001100;\n  assign DirectLookupTable_1[1769] = 16'sb0000101011001101;\n  assign DirectLookupTable_1[1770] = 16'sb0000101011001111;\n  assign DirectLookupTable_1[1771] = 16'sb0000101011010001;\n  assign DirectLookupTable_1[1772] = 16'sb0000101011010010;\n  assign DirectLookupTable_1[1773] = 16'sb0000101011010100;\n  assign DirectLookupTable_1[1774] = 16'sb0000101011010101;\n  assign DirectLookupTable_1[1775] = 16'sb0000101011010111;\n  assign DirectLookupTable_1[1776] = 16'sb0000101011011000;\n  assign DirectLookupTable_1[1777] = 16'sb0000101011011010;\n  assign DirectLookupTable_1[1778] = 16'sb0000101011011011;\n  assign DirectLookupTable_1[1779] = 16'sb0000101011011101;\n  assign DirectLookupTable_1[1780] = 16'sb0000101011011110;\n  assign DirectLookupTable_1[1781] = 16'sb0000101011100000;\n  assign DirectLookupTable_1[1782] = 16'sb0000101011100010;\n  assign DirectLookupTable_1[1783] = 16'sb0000101011100011;\n  assign DirectLookupTable_1[1784] = 16'sb0000101011100101;\n  assign DirectLookupTable_1[1785] = 16'sb0000101011100110;\n  assign DirectLookupTable_1[1786] = 16'sb0000101011101000;\n  assign DirectLookupTable_1[1787] = 16'sb0000101011101001;\n  assign DirectLookupTable_1[1788] = 16'sb0000101011101011;\n  assign DirectLookupTable_1[1789] = 16'sb0000101011101100;\n  assign DirectLookupTable_1[1790] = 16'sb0000101011101110;\n  assign DirectLookupTable_1[1791] = 16'sb0000101011101111;\n  assign DirectLookupTable_1[1792] = 16'sb0000101011110001;\n  assign DirectLookupTable_1[1793] = 16'sb0000101011110011;\n  assign DirectLookupTable_1[1794] = 16'sb0000101011110100;\n  assign DirectLookupTable_1[1795] = 16'sb0000101011110110;\n  assign DirectLookupTable_1[1796] = 16'sb0000101011110111;\n  assign DirectLookupTable_1[1797] = 16'sb0000101011111001;\n  assign DirectLookupTable_1[1798] = 16'sb0000101011111010;\n  assign DirectLookupTable_1[1799] = 16'sb0000101011111100;\n  assign DirectLookupTable_1[1800] = 16'sb0000101011111101;\n  assign DirectLookupTable_1[1801] = 16'sb0000101011111111;\n  assign DirectLookupTable_1[1802] = 16'sb0000101100000001;\n  assign DirectLookupTable_1[1803] = 16'sb0000101100000010;\n  assign DirectLookupTable_1[1804] = 16'sb0000101100000100;\n  assign DirectLookupTable_1[1805] = 16'sb0000101100000101;\n  assign DirectLookupTable_1[1806] = 16'sb0000101100000111;\n  assign DirectLookupTable_1[1807] = 16'sb0000101100001000;\n  assign DirectLookupTable_1[1808] = 16'sb0000101100001010;\n  assign DirectLookupTable_1[1809] = 16'sb0000101100001011;\n  assign DirectLookupTable_1[1810] = 16'sb0000101100001101;\n  assign DirectLookupTable_1[1811] = 16'sb0000101100001110;\n  assign DirectLookupTable_1[1812] = 16'sb0000101100010000;\n  assign DirectLookupTable_1[1813] = 16'sb0000101100010010;\n  assign DirectLookupTable_1[1814] = 16'sb0000101100010011;\n  assign DirectLookupTable_1[1815] = 16'sb0000101100010101;\n  assign DirectLookupTable_1[1816] = 16'sb0000101100010110;\n  assign DirectLookupTable_1[1817] = 16'sb0000101100011000;\n  assign DirectLookupTable_1[1818] = 16'sb0000101100011001;\n  assign DirectLookupTable_1[1819] = 16'sb0000101100011011;\n  assign DirectLookupTable_1[1820] = 16'sb0000101100011100;\n  assign DirectLookupTable_1[1821] = 16'sb0000101100011110;\n  assign DirectLookupTable_1[1822] = 16'sb0000101100011111;\n  assign DirectLookupTable_1[1823] = 16'sb0000101100100001;\n  assign DirectLookupTable_1[1824] = 16'sb0000101100100011;\n  assign DirectLookupTable_1[1825] = 16'sb0000101100100100;\n  assign DirectLookupTable_1[1826] = 16'sb0000101100100110;\n  assign DirectLookupTable_1[1827] = 16'sb0000101100100111;\n  assign DirectLookupTable_1[1828] = 16'sb0000101100101001;\n  assign DirectLookupTable_1[1829] = 16'sb0000101100101010;\n  assign DirectLookupTable_1[1830] = 16'sb0000101100101100;\n  assign DirectLookupTable_1[1831] = 16'sb0000101100101101;\n  assign DirectLookupTable_1[1832] = 16'sb0000101100101111;\n  assign DirectLookupTable_1[1833] = 16'sb0000101100110000;\n  assign DirectLookupTable_1[1834] = 16'sb0000101100110010;\n  assign DirectLookupTable_1[1835] = 16'sb0000101100110100;\n  assign DirectLookupTable_1[1836] = 16'sb0000101100110101;\n  assign DirectLookupTable_1[1837] = 16'sb0000101100110111;\n  assign DirectLookupTable_1[1838] = 16'sb0000101100111000;\n  assign DirectLookupTable_1[1839] = 16'sb0000101100111010;\n  assign DirectLookupTable_1[1840] = 16'sb0000101100111011;\n  assign DirectLookupTable_1[1841] = 16'sb0000101100111101;\n  assign DirectLookupTable_1[1842] = 16'sb0000101100111110;\n  assign DirectLookupTable_1[1843] = 16'sb0000101101000000;\n  assign DirectLookupTable_1[1844] = 16'sb0000101101000001;\n  assign DirectLookupTable_1[1845] = 16'sb0000101101000011;\n  assign DirectLookupTable_1[1846] = 16'sb0000101101000101;\n  assign DirectLookupTable_1[1847] = 16'sb0000101101000110;\n  assign DirectLookupTable_1[1848] = 16'sb0000101101001000;\n  assign DirectLookupTable_1[1849] = 16'sb0000101101001001;\n  assign DirectLookupTable_1[1850] = 16'sb0000101101001011;\n  assign DirectLookupTable_1[1851] = 16'sb0000101101001100;\n  assign DirectLookupTable_1[1852] = 16'sb0000101101001110;\n  assign DirectLookupTable_1[1853] = 16'sb0000101101001111;\n  assign DirectLookupTable_1[1854] = 16'sb0000101101010001;\n  assign DirectLookupTable_1[1855] = 16'sb0000101101010010;\n  assign DirectLookupTable_1[1856] = 16'sb0000101101010100;\n  assign DirectLookupTable_1[1857] = 16'sb0000101101010110;\n  assign DirectLookupTable_1[1858] = 16'sb0000101101010111;\n  assign DirectLookupTable_1[1859] = 16'sb0000101101011001;\n  assign DirectLookupTable_1[1860] = 16'sb0000101101011010;\n  assign DirectLookupTable_1[1861] = 16'sb0000101101011100;\n  assign DirectLookupTable_1[1862] = 16'sb0000101101011101;\n  assign DirectLookupTable_1[1863] = 16'sb0000101101011111;\n  assign DirectLookupTable_1[1864] = 16'sb0000101101100000;\n  assign DirectLookupTable_1[1865] = 16'sb0000101101100010;\n  assign DirectLookupTable_1[1866] = 16'sb0000101101100011;\n  assign DirectLookupTable_1[1867] = 16'sb0000101101100101;\n  assign DirectLookupTable_1[1868] = 16'sb0000101101100111;\n  assign DirectLookupTable_1[1869] = 16'sb0000101101101000;\n  assign DirectLookupTable_1[1870] = 16'sb0000101101101010;\n  assign DirectLookupTable_1[1871] = 16'sb0000101101101011;\n  assign DirectLookupTable_1[1872] = 16'sb0000101101101101;\n  assign DirectLookupTable_1[1873] = 16'sb0000101101101110;\n  assign DirectLookupTable_1[1874] = 16'sb0000101101110000;\n  assign DirectLookupTable_1[1875] = 16'sb0000101101110001;\n  assign DirectLookupTable_1[1876] = 16'sb0000101101110011;\n  assign DirectLookupTable_1[1877] = 16'sb0000101101110100;\n  assign DirectLookupTable_1[1878] = 16'sb0000101101110110;\n  assign DirectLookupTable_1[1879] = 16'sb0000101101111000;\n  assign DirectLookupTable_1[1880] = 16'sb0000101101111001;\n  assign DirectLookupTable_1[1881] = 16'sb0000101101111011;\n  assign DirectLookupTable_1[1882] = 16'sb0000101101111100;\n  assign DirectLookupTable_1[1883] = 16'sb0000101101111110;\n  assign DirectLookupTable_1[1884] = 16'sb0000101101111111;\n  assign DirectLookupTable_1[1885] = 16'sb0000101110000001;\n  assign DirectLookupTable_1[1886] = 16'sb0000101110000010;\n  assign DirectLookupTable_1[1887] = 16'sb0000101110000100;\n  assign DirectLookupTable_1[1888] = 16'sb0000101110000101;\n  assign DirectLookupTable_1[1889] = 16'sb0000101110000111;\n  assign DirectLookupTable_1[1890] = 16'sb0000101110001001;\n  assign DirectLookupTable_1[1891] = 16'sb0000101110001010;\n  assign DirectLookupTable_1[1892] = 16'sb0000101110001100;\n  assign DirectLookupTable_1[1893] = 16'sb0000101110001101;\n  assign DirectLookupTable_1[1894] = 16'sb0000101110001111;\n  assign DirectLookupTable_1[1895] = 16'sb0000101110010000;\n  assign DirectLookupTable_1[1896] = 16'sb0000101110010010;\n  assign DirectLookupTable_1[1897] = 16'sb0000101110010011;\n  assign DirectLookupTable_1[1898] = 16'sb0000101110010101;\n  assign DirectLookupTable_1[1899] = 16'sb0000101110010110;\n  assign DirectLookupTable_1[1900] = 16'sb0000101110011000;\n  assign DirectLookupTable_1[1901] = 16'sb0000101110011010;\n  assign DirectLookupTable_1[1902] = 16'sb0000101110011011;\n  assign DirectLookupTable_1[1903] = 16'sb0000101110011101;\n  assign DirectLookupTable_1[1904] = 16'sb0000101110011110;\n  assign DirectLookupTable_1[1905] = 16'sb0000101110100000;\n  assign DirectLookupTable_1[1906] = 16'sb0000101110100001;\n  assign DirectLookupTable_1[1907] = 16'sb0000101110100011;\n  assign DirectLookupTable_1[1908] = 16'sb0000101110100100;\n  assign DirectLookupTable_1[1909] = 16'sb0000101110100110;\n  assign DirectLookupTable_1[1910] = 16'sb0000101110100111;\n  assign DirectLookupTable_1[1911] = 16'sb0000101110101001;\n  assign DirectLookupTable_1[1912] = 16'sb0000101110101011;\n  assign DirectLookupTable_1[1913] = 16'sb0000101110101100;\n  assign DirectLookupTable_1[1914] = 16'sb0000101110101110;\n  assign DirectLookupTable_1[1915] = 16'sb0000101110101111;\n  assign DirectLookupTable_1[1916] = 16'sb0000101110110001;\n  assign DirectLookupTable_1[1917] = 16'sb0000101110110010;\n  assign DirectLookupTable_1[1918] = 16'sb0000101110110100;\n  assign DirectLookupTable_1[1919] = 16'sb0000101110110101;\n  assign DirectLookupTable_1[1920] = 16'sb0000101110110111;\n  assign DirectLookupTable_1[1921] = 16'sb0000101110111000;\n  assign DirectLookupTable_1[1922] = 16'sb0000101110111010;\n  assign DirectLookupTable_1[1923] = 16'sb0000101110111100;\n  assign DirectLookupTable_1[1924] = 16'sb0000101110111101;\n  assign DirectLookupTable_1[1925] = 16'sb0000101110111111;\n  assign DirectLookupTable_1[1926] = 16'sb0000101111000000;\n  assign DirectLookupTable_1[1927] = 16'sb0000101111000010;\n  assign DirectLookupTable_1[1928] = 16'sb0000101111000011;\n  assign DirectLookupTable_1[1929] = 16'sb0000101111000101;\n  assign DirectLookupTable_1[1930] = 16'sb0000101111000110;\n  assign DirectLookupTable_1[1931] = 16'sb0000101111001000;\n  assign DirectLookupTable_1[1932] = 16'sb0000101111001001;\n  assign DirectLookupTable_1[1933] = 16'sb0000101111001011;\n  assign DirectLookupTable_1[1934] = 16'sb0000101111001101;\n  assign DirectLookupTable_1[1935] = 16'sb0000101111001110;\n  assign DirectLookupTable_1[1936] = 16'sb0000101111010000;\n  assign DirectLookupTable_1[1937] = 16'sb0000101111010001;\n  assign DirectLookupTable_1[1938] = 16'sb0000101111010011;\n  assign DirectLookupTable_1[1939] = 16'sb0000101111010100;\n  assign DirectLookupTable_1[1940] = 16'sb0000101111010110;\n  assign DirectLookupTable_1[1941] = 16'sb0000101111010111;\n  assign DirectLookupTable_1[1942] = 16'sb0000101111011001;\n  assign DirectLookupTable_1[1943] = 16'sb0000101111011010;\n  assign DirectLookupTable_1[1944] = 16'sb0000101111011100;\n  assign DirectLookupTable_1[1945] = 16'sb0000101111011110;\n  assign DirectLookupTable_1[1946] = 16'sb0000101111011111;\n  assign DirectLookupTable_1[1947] = 16'sb0000101111100001;\n  assign DirectLookupTable_1[1948] = 16'sb0000101111100010;\n  assign DirectLookupTable_1[1949] = 16'sb0000101111100100;\n  assign DirectLookupTable_1[1950] = 16'sb0000101111100101;\n  assign DirectLookupTable_1[1951] = 16'sb0000101111100111;\n  assign DirectLookupTable_1[1952] = 16'sb0000101111101000;\n  assign DirectLookupTable_1[1953] = 16'sb0000101111101010;\n  assign DirectLookupTable_1[1954] = 16'sb0000101111101011;\n  assign DirectLookupTable_1[1955] = 16'sb0000101111101101;\n  assign DirectLookupTable_1[1956] = 16'sb0000101111101111;\n  assign DirectLookupTable_1[1957] = 16'sb0000101111110000;\n  assign DirectLookupTable_1[1958] = 16'sb0000101111110010;\n  assign DirectLookupTable_1[1959] = 16'sb0000101111110011;\n  assign DirectLookupTable_1[1960] = 16'sb0000101111110101;\n  assign DirectLookupTable_1[1961] = 16'sb0000101111110110;\n  assign DirectLookupTable_1[1962] = 16'sb0000101111111000;\n  assign DirectLookupTable_1[1963] = 16'sb0000101111111001;\n  assign DirectLookupTable_1[1964] = 16'sb0000101111111011;\n  assign DirectLookupTable_1[1965] = 16'sb0000101111111100;\n  assign DirectLookupTable_1[1966] = 16'sb0000101111111110;\n  assign DirectLookupTable_1[1967] = 16'sb0000101111111111;\n  assign DirectLookupTable_1[1968] = 16'sb0000110000000001;\n  assign DirectLookupTable_1[1969] = 16'sb0000110000000011;\n  assign DirectLookupTable_1[1970] = 16'sb0000110000000100;\n  assign DirectLookupTable_1[1971] = 16'sb0000110000000110;\n  assign DirectLookupTable_1[1972] = 16'sb0000110000000111;\n  assign DirectLookupTable_1[1973] = 16'sb0000110000001001;\n  assign DirectLookupTable_1[1974] = 16'sb0000110000001010;\n  assign DirectLookupTable_1[1975] = 16'sb0000110000001100;\n  assign DirectLookupTable_1[1976] = 16'sb0000110000001101;\n  assign DirectLookupTable_1[1977] = 16'sb0000110000001111;\n  assign DirectLookupTable_1[1978] = 16'sb0000110000010000;\n  assign DirectLookupTable_1[1979] = 16'sb0000110000010010;\n  assign DirectLookupTable_1[1980] = 16'sb0000110000010100;\n  assign DirectLookupTable_1[1981] = 16'sb0000110000010101;\n  assign DirectLookupTable_1[1982] = 16'sb0000110000010111;\n  assign DirectLookupTable_1[1983] = 16'sb0000110000011000;\n  assign DirectLookupTable_1[1984] = 16'sb0000110000011010;\n  assign DirectLookupTable_1[1985] = 16'sb0000110000011011;\n  assign DirectLookupTable_1[1986] = 16'sb0000110000011101;\n  assign DirectLookupTable_1[1987] = 16'sb0000110000011110;\n  assign DirectLookupTable_1[1988] = 16'sb0000110000100000;\n  assign DirectLookupTable_1[1989] = 16'sb0000110000100001;\n  assign DirectLookupTable_1[1990] = 16'sb0000110000100011;\n  assign DirectLookupTable_1[1991] = 16'sb0000110000100100;\n  assign DirectLookupTable_1[1992] = 16'sb0000110000100110;\n  assign DirectLookupTable_1[1993] = 16'sb0000110000101000;\n  assign DirectLookupTable_1[1994] = 16'sb0000110000101001;\n  assign DirectLookupTable_1[1995] = 16'sb0000110000101011;\n  assign DirectLookupTable_1[1996] = 16'sb0000110000101100;\n  assign DirectLookupTable_1[1997] = 16'sb0000110000101110;\n  assign DirectLookupTable_1[1998] = 16'sb0000110000101111;\n  assign DirectLookupTable_1[1999] = 16'sb0000110000110001;\n  assign DirectLookupTable_1[2000] = 16'sb0000110000110010;\n  assign DirectLookupTable_1[2001] = 16'sb0000110000110100;\n  assign DirectLookupTable_1[2002] = 16'sb0000110000110101;\n  assign DirectLookupTable_1[2003] = 16'sb0000110000110111;\n  assign DirectLookupTable_1[2004] = 16'sb0000110000111001;\n  assign DirectLookupTable_1[2005] = 16'sb0000110000111010;\n  assign DirectLookupTable_1[2006] = 16'sb0000110000111100;\n  assign DirectLookupTable_1[2007] = 16'sb0000110000111101;\n  assign DirectLookupTable_1[2008] = 16'sb0000110000111111;\n  assign DirectLookupTable_1[2009] = 16'sb0000110001000000;\n  assign DirectLookupTable_1[2010] = 16'sb0000110001000010;\n  assign DirectLookupTable_1[2011] = 16'sb0000110001000011;\n  assign DirectLookupTable_1[2012] = 16'sb0000110001000101;\n  assign DirectLookupTable_1[2013] = 16'sb0000110001000110;\n  assign DirectLookupTable_1[2014] = 16'sb0000110001001000;\n  assign DirectLookupTable_1[2015] = 16'sb0000110001001010;\n  assign DirectLookupTable_1[2016] = 16'sb0000110001001011;\n  assign DirectLookupTable_1[2017] = 16'sb0000110001001101;\n  assign DirectLookupTable_1[2018] = 16'sb0000110001001110;\n  assign DirectLookupTable_1[2019] = 16'sb0000110001010000;\n  assign DirectLookupTable_1[2020] = 16'sb0000110001010001;\n  assign DirectLookupTable_1[2021] = 16'sb0000110001010011;\n  assign DirectLookupTable_1[2022] = 16'sb0000110001010100;\n  assign DirectLookupTable_1[2023] = 16'sb0000110001010110;\n  assign DirectLookupTable_1[2024] = 16'sb0000110001010111;\n  assign DirectLookupTable_1[2025] = 16'sb0000110001011001;\n  assign DirectLookupTable_1[2026] = 16'sb0000110001011010;\n  assign DirectLookupTable_1[2027] = 16'sb0000110001011100;\n  assign DirectLookupTable_1[2028] = 16'sb0000110001011110;\n  assign DirectLookupTable_1[2029] = 16'sb0000110001011111;\n  assign DirectLookupTable_1[2030] = 16'sb0000110001100001;\n  assign DirectLookupTable_1[2031] = 16'sb0000110001100010;\n  assign DirectLookupTable_1[2032] = 16'sb0000110001100100;\n  assign DirectLookupTable_1[2033] = 16'sb0000110001100101;\n  assign DirectLookupTable_1[2034] = 16'sb0000110001100111;\n  assign DirectLookupTable_1[2035] = 16'sb0000110001101000;\n  assign DirectLookupTable_1[2036] = 16'sb0000110001101010;\n  assign DirectLookupTable_1[2037] = 16'sb0000110001101011;\n  assign DirectLookupTable_1[2038] = 16'sb0000110001101101;\n  assign DirectLookupTable_1[2039] = 16'sb0000110001101110;\n  assign DirectLookupTable_1[2040] = 16'sb0000110001110000;\n  assign DirectLookupTable_1[2041] = 16'sb0000110001110010;\n  assign DirectLookupTable_1[2042] = 16'sb0000110001110011;\n  assign DirectLookupTable_1[2043] = 16'sb0000110001110101;\n  assign DirectLookupTable_1[2044] = 16'sb0000110001110110;\n  assign DirectLookupTable_1[2045] = 16'sb0000110001111000;\n  assign DirectLookupTable_1[2046] = 16'sb0000110001111001;\n  assign DirectLookupTable_1[2047] = 16'sb0000110001111011;\n  assign DirectLookupTable_1[2048] = 16'sb0000110001111100;\n  assign DirectLookupTable_1[2049] = 16'sb0000110001111110;\n  assign DirectLookupTable_1[2050] = 16'sb0000110001111111;\n  assign DirectLookupTable_1[2051] = 16'sb0000110010000001;\n  assign DirectLookupTable_1[2052] = 16'sb0000110010000011;\n  assign DirectLookupTable_1[2053] = 16'sb0000110010000100;\n  assign DirectLookupTable_1[2054] = 16'sb0000110010000110;\n  assign DirectLookupTable_1[2055] = 16'sb0000110010000111;\n  assign DirectLookupTable_1[2056] = 16'sb0000110010001001;\n  assign DirectLookupTable_1[2057] = 16'sb0000110010001010;\n  assign DirectLookupTable_1[2058] = 16'sb0000110010001100;\n  assign DirectLookupTable_1[2059] = 16'sb0000110010001101;\n  assign DirectLookupTable_1[2060] = 16'sb0000110010001111;\n  assign DirectLookupTable_1[2061] = 16'sb0000110010010000;\n  assign DirectLookupTable_1[2062] = 16'sb0000110010010010;\n  assign DirectLookupTable_1[2063] = 16'sb0000110010010011;\n  assign DirectLookupTable_1[2064] = 16'sb0000110010010101;\n  assign DirectLookupTable_1[2065] = 16'sb0000110010010111;\n  assign DirectLookupTable_1[2066] = 16'sb0000110010011000;\n  assign DirectLookupTable_1[2067] = 16'sb0000110010011010;\n  assign DirectLookupTable_1[2068] = 16'sb0000110010011011;\n  assign DirectLookupTable_1[2069] = 16'sb0000110010011101;\n  assign DirectLookupTable_1[2070] = 16'sb0000110010011110;\n  assign DirectLookupTable_1[2071] = 16'sb0000110010100000;\n  assign DirectLookupTable_1[2072] = 16'sb0000110010100001;\n  assign DirectLookupTable_1[2073] = 16'sb0000110010100011;\n  assign DirectLookupTable_1[2074] = 16'sb0000110010100100;\n  assign DirectLookupTable_1[2075] = 16'sb0000110010100110;\n  assign DirectLookupTable_1[2076] = 16'sb0000110010100111;\n  assign DirectLookupTable_1[2077] = 16'sb0000110010101001;\n  assign DirectLookupTable_1[2078] = 16'sb0000110010101011;\n  assign DirectLookupTable_1[2079] = 16'sb0000110010101100;\n  assign DirectLookupTable_1[2080] = 16'sb0000110010101110;\n  assign DirectLookupTable_1[2081] = 16'sb0000110010101111;\n  assign DirectLookupTable_1[2082] = 16'sb0000110010110001;\n  assign DirectLookupTable_1[2083] = 16'sb0000110010110010;\n  assign DirectLookupTable_1[2084] = 16'sb0000110010110100;\n  assign DirectLookupTable_1[2085] = 16'sb0000110010110101;\n  assign DirectLookupTable_1[2086] = 16'sb0000110010110111;\n  assign DirectLookupTable_1[2087] = 16'sb0000110010111000;\n  assign DirectLookupTable_1[2088] = 16'sb0000110010111010;\n  assign DirectLookupTable_1[2089] = 16'sb0000110010111100;\n  assign DirectLookupTable_1[2090] = 16'sb0000110010111101;\n  assign DirectLookupTable_1[2091] = 16'sb0000110010111111;\n  assign DirectLookupTable_1[2092] = 16'sb0000110011000000;\n  assign DirectLookupTable_1[2093] = 16'sb0000110011000010;\n  assign DirectLookupTable_1[2094] = 16'sb0000110011000011;\n  assign DirectLookupTable_1[2095] = 16'sb0000110011000101;\n  assign DirectLookupTable_1[2096] = 16'sb0000110011000110;\n  assign DirectLookupTable_1[2097] = 16'sb0000110011001000;\n  assign DirectLookupTable_1[2098] = 16'sb0000110011001001;\n  assign DirectLookupTable_1[2099] = 16'sb0000110011001011;\n  assign DirectLookupTable_1[2100] = 16'sb0000110011001100;\n  assign DirectLookupTable_1[2101] = 16'sb0000110011001110;\n  assign DirectLookupTable_1[2102] = 16'sb0000110011010000;\n  assign DirectLookupTable_1[2103] = 16'sb0000110011010001;\n  assign DirectLookupTable_1[2104] = 16'sb0000110011010011;\n  assign DirectLookupTable_1[2105] = 16'sb0000110011010100;\n  assign DirectLookupTable_1[2106] = 16'sb0000110011010110;\n  assign DirectLookupTable_1[2107] = 16'sb0000110011010111;\n  assign DirectLookupTable_1[2108] = 16'sb0000110011011001;\n  assign DirectLookupTable_1[2109] = 16'sb0000110011011010;\n  assign DirectLookupTable_1[2110] = 16'sb0000110011011100;\n  assign DirectLookupTable_1[2111] = 16'sb0000110011011101;\n  assign DirectLookupTable_1[2112] = 16'sb0000110011011111;\n  assign DirectLookupTable_1[2113] = 16'sb0000110011100000;\n  assign DirectLookupTable_1[2114] = 16'sb0000110011100010;\n  assign DirectLookupTable_1[2115] = 16'sb0000110011100100;\n  assign DirectLookupTable_1[2116] = 16'sb0000110011100101;\n  assign DirectLookupTable_1[2117] = 16'sb0000110011100111;\n  assign DirectLookupTable_1[2118] = 16'sb0000110011101000;\n  assign DirectLookupTable_1[2119] = 16'sb0000110011101010;\n  assign DirectLookupTable_1[2120] = 16'sb0000110011101011;\n  assign DirectLookupTable_1[2121] = 16'sb0000110011101101;\n  assign DirectLookupTable_1[2122] = 16'sb0000110011101110;\n  assign DirectLookupTable_1[2123] = 16'sb0000110011110000;\n  assign DirectLookupTable_1[2124] = 16'sb0000110011110001;\n  assign DirectLookupTable_1[2125] = 16'sb0000110011110011;\n  assign DirectLookupTable_1[2126] = 16'sb0000110011110100;\n  assign DirectLookupTable_1[2127] = 16'sb0000110011110110;\n  assign DirectLookupTable_1[2128] = 16'sb0000110011111000;\n  assign DirectLookupTable_1[2129] = 16'sb0000110011111001;\n  assign DirectLookupTable_1[2130] = 16'sb0000110011111011;\n  assign DirectLookupTable_1[2131] = 16'sb0000110011111100;\n  assign DirectLookupTable_1[2132] = 16'sb0000110011111110;\n  assign DirectLookupTable_1[2133] = 16'sb0000110011111111;\n  assign DirectLookupTable_1[2134] = 16'sb0000110100000001;\n  assign DirectLookupTable_1[2135] = 16'sb0000110100000010;\n  assign DirectLookupTable_1[2136] = 16'sb0000110100000100;\n  assign DirectLookupTable_1[2137] = 16'sb0000110100000101;\n  assign DirectLookupTable_1[2138] = 16'sb0000110100000111;\n  assign DirectLookupTable_1[2139] = 16'sb0000110100001000;\n  assign DirectLookupTable_1[2140] = 16'sb0000110100001010;\n  assign DirectLookupTable_1[2141] = 16'sb0000110100001100;\n  assign DirectLookupTable_1[2142] = 16'sb0000110100001101;\n  assign DirectLookupTable_1[2143] = 16'sb0000110100001111;\n  assign DirectLookupTable_1[2144] = 16'sb0000110100010000;\n  assign DirectLookupTable_1[2145] = 16'sb0000110100010010;\n  assign DirectLookupTable_1[2146] = 16'sb0000110100010011;\n  assign DirectLookupTable_1[2147] = 16'sb0000110100010101;\n  assign DirectLookupTable_1[2148] = 16'sb0000110100010110;\n  assign DirectLookupTable_1[2149] = 16'sb0000110100011000;\n  assign DirectLookupTable_1[2150] = 16'sb0000110100011001;\n  assign DirectLookupTable_1[2151] = 16'sb0000110100011011;\n  assign DirectLookupTable_1[2152] = 16'sb0000110100011100;\n  assign DirectLookupTable_1[2153] = 16'sb0000110100011110;\n  assign DirectLookupTable_1[2154] = 16'sb0000110100011111;\n  assign DirectLookupTable_1[2155] = 16'sb0000110100100001;\n  assign DirectLookupTable_1[2156] = 16'sb0000110100100011;\n  assign DirectLookupTable_1[2157] = 16'sb0000110100100100;\n  assign DirectLookupTable_1[2158] = 16'sb0000110100100110;\n  assign DirectLookupTable_1[2159] = 16'sb0000110100100111;\n  assign DirectLookupTable_1[2160] = 16'sb0000110100101001;\n  assign DirectLookupTable_1[2161] = 16'sb0000110100101010;\n  assign DirectLookupTable_1[2162] = 16'sb0000110100101100;\n  assign DirectLookupTable_1[2163] = 16'sb0000110100101101;\n  assign DirectLookupTable_1[2164] = 16'sb0000110100101111;\n  assign DirectLookupTable_1[2165] = 16'sb0000110100110000;\n  assign DirectLookupTable_1[2166] = 16'sb0000110100110010;\n  assign DirectLookupTable_1[2167] = 16'sb0000110100110011;\n  assign DirectLookupTable_1[2168] = 16'sb0000110100110101;\n  assign DirectLookupTable_1[2169] = 16'sb0000110100110111;\n  assign DirectLookupTable_1[2170] = 16'sb0000110100111000;\n  assign DirectLookupTable_1[2171] = 16'sb0000110100111010;\n  assign DirectLookupTable_1[2172] = 16'sb0000110100111011;\n  assign DirectLookupTable_1[2173] = 16'sb0000110100111101;\n  assign DirectLookupTable_1[2174] = 16'sb0000110100111110;\n  assign DirectLookupTable_1[2175] = 16'sb0000110101000000;\n  assign DirectLookupTable_1[2176] = 16'sb0000110101000001;\n  assign DirectLookupTable_1[2177] = 16'sb0000110101000011;\n  assign DirectLookupTable_1[2178] = 16'sb0000110101000100;\n  assign DirectLookupTable_1[2179] = 16'sb0000110101000110;\n  assign DirectLookupTable_1[2180] = 16'sb0000110101000111;\n  assign DirectLookupTable_1[2181] = 16'sb0000110101001001;\n  assign DirectLookupTable_1[2182] = 16'sb0000110101001011;\n  assign DirectLookupTable_1[2183] = 16'sb0000110101001100;\n  assign DirectLookupTable_1[2184] = 16'sb0000110101001110;\n  assign DirectLookupTable_1[2185] = 16'sb0000110101001111;\n  assign DirectLookupTable_1[2186] = 16'sb0000110101010001;\n  assign DirectLookupTable_1[2187] = 16'sb0000110101010010;\n  assign DirectLookupTable_1[2188] = 16'sb0000110101010100;\n  assign DirectLookupTable_1[2189] = 16'sb0000110101010101;\n  assign DirectLookupTable_1[2190] = 16'sb0000110101010111;\n  assign DirectLookupTable_1[2191] = 16'sb0000110101011000;\n  assign DirectLookupTable_1[2192] = 16'sb0000110101011010;\n  assign DirectLookupTable_1[2193] = 16'sb0000110101011011;\n  assign DirectLookupTable_1[2194] = 16'sb0000110101011101;\n  assign DirectLookupTable_1[2195] = 16'sb0000110101011111;\n  assign DirectLookupTable_1[2196] = 16'sb0000110101100000;\n  assign DirectLookupTable_1[2197] = 16'sb0000110101100010;\n  assign DirectLookupTable_1[2198] = 16'sb0000110101100011;\n  assign DirectLookupTable_1[2199] = 16'sb0000110101100101;\n  assign DirectLookupTable_1[2200] = 16'sb0000110101100110;\n  assign DirectLookupTable_1[2201] = 16'sb0000110101101000;\n  assign DirectLookupTable_1[2202] = 16'sb0000110101101001;\n  assign DirectLookupTable_1[2203] = 16'sb0000110101101011;\n  assign DirectLookupTable_1[2204] = 16'sb0000110101101100;\n  assign DirectLookupTable_1[2205] = 16'sb0000110101101110;\n  assign DirectLookupTable_1[2206] = 16'sb0000110101101111;\n  assign DirectLookupTable_1[2207] = 16'sb0000110101110001;\n  assign DirectLookupTable_1[2208] = 16'sb0000110101110010;\n  assign DirectLookupTable_1[2209] = 16'sb0000110101110100;\n  assign DirectLookupTable_1[2210] = 16'sb0000110101110110;\n  assign DirectLookupTable_1[2211] = 16'sb0000110101110111;\n  assign DirectLookupTable_1[2212] = 16'sb0000110101111001;\n  assign DirectLookupTable_1[2213] = 16'sb0000110101111010;\n  assign DirectLookupTable_1[2214] = 16'sb0000110101111100;\n  assign DirectLookupTable_1[2215] = 16'sb0000110101111101;\n  assign DirectLookupTable_1[2216] = 16'sb0000110101111111;\n  assign DirectLookupTable_1[2217] = 16'sb0000110110000000;\n  assign DirectLookupTable_1[2218] = 16'sb0000110110000010;\n  assign DirectLookupTable_1[2219] = 16'sb0000110110000011;\n  assign DirectLookupTable_1[2220] = 16'sb0000110110000101;\n  assign DirectLookupTable_1[2221] = 16'sb0000110110000110;\n  assign DirectLookupTable_1[2222] = 16'sb0000110110001000;\n  assign DirectLookupTable_1[2223] = 16'sb0000110110001010;\n  assign DirectLookupTable_1[2224] = 16'sb0000110110001011;\n  assign DirectLookupTable_1[2225] = 16'sb0000110110001101;\n  assign DirectLookupTable_1[2226] = 16'sb0000110110001110;\n  assign DirectLookupTable_1[2227] = 16'sb0000110110010000;\n  assign DirectLookupTable_1[2228] = 16'sb0000110110010001;\n  assign DirectLookupTable_1[2229] = 16'sb0000110110010011;\n  assign DirectLookupTable_1[2230] = 16'sb0000110110010100;\n  assign DirectLookupTable_1[2231] = 16'sb0000110110010110;\n  assign DirectLookupTable_1[2232] = 16'sb0000110110010111;\n  assign DirectLookupTable_1[2233] = 16'sb0000110110011001;\n  assign DirectLookupTable_1[2234] = 16'sb0000110110011010;\n  assign DirectLookupTable_1[2235] = 16'sb0000110110011100;\n  assign DirectLookupTable_1[2236] = 16'sb0000110110011101;\n  assign DirectLookupTable_1[2237] = 16'sb0000110110011111;\n  assign DirectLookupTable_1[2238] = 16'sb0000110110100001;\n  assign DirectLookupTable_1[2239] = 16'sb0000110110100010;\n  assign DirectLookupTable_1[2240] = 16'sb0000110110100100;\n  assign DirectLookupTable_1[2241] = 16'sb0000110110100101;\n  assign DirectLookupTable_1[2242] = 16'sb0000110110100111;\n  assign DirectLookupTable_1[2243] = 16'sb0000110110101000;\n  assign DirectLookupTable_1[2244] = 16'sb0000110110101010;\n  assign DirectLookupTable_1[2245] = 16'sb0000110110101011;\n  assign DirectLookupTable_1[2246] = 16'sb0000110110101101;\n  assign DirectLookupTable_1[2247] = 16'sb0000110110101110;\n  assign DirectLookupTable_1[2248] = 16'sb0000110110110000;\n  assign DirectLookupTable_1[2249] = 16'sb0000110110110001;\n  assign DirectLookupTable_1[2250] = 16'sb0000110110110011;\n  assign DirectLookupTable_1[2251] = 16'sb0000110110110100;\n  assign DirectLookupTable_1[2252] = 16'sb0000110110110110;\n  assign DirectLookupTable_1[2253] = 16'sb0000110110111000;\n  assign DirectLookupTable_1[2254] = 16'sb0000110110111001;\n  assign DirectLookupTable_1[2255] = 16'sb0000110110111011;\n  assign DirectLookupTable_1[2256] = 16'sb0000110110111100;\n  assign DirectLookupTable_1[2257] = 16'sb0000110110111110;\n  assign DirectLookupTable_1[2258] = 16'sb0000110110111111;\n  assign DirectLookupTable_1[2259] = 16'sb0000110111000001;\n  assign DirectLookupTable_1[2260] = 16'sb0000110111000010;\n  assign DirectLookupTable_1[2261] = 16'sb0000110111000100;\n  assign DirectLookupTable_1[2262] = 16'sb0000110111000101;\n  assign DirectLookupTable_1[2263] = 16'sb0000110111000111;\n  assign DirectLookupTable_1[2264] = 16'sb0000110111001000;\n  assign DirectLookupTable_1[2265] = 16'sb0000110111001010;\n  assign DirectLookupTable_1[2266] = 16'sb0000110111001011;\n  assign DirectLookupTable_1[2267] = 16'sb0000110111001101;\n  assign DirectLookupTable_1[2268] = 16'sb0000110111001111;\n  assign DirectLookupTable_1[2269] = 16'sb0000110111010000;\n  assign DirectLookupTable_1[2270] = 16'sb0000110111010010;\n  assign DirectLookupTable_1[2271] = 16'sb0000110111010011;\n  assign DirectLookupTable_1[2272] = 16'sb0000110111010101;\n  assign DirectLookupTable_1[2273] = 16'sb0000110111010110;\n  assign DirectLookupTable_1[2274] = 16'sb0000110111011000;\n  assign DirectLookupTable_1[2275] = 16'sb0000110111011001;\n  assign DirectLookupTable_1[2276] = 16'sb0000110111011011;\n  assign DirectLookupTable_1[2277] = 16'sb0000110111011100;\n  assign DirectLookupTable_1[2278] = 16'sb0000110111011110;\n  assign DirectLookupTable_1[2279] = 16'sb0000110111011111;\n  assign DirectLookupTable_1[2280] = 16'sb0000110111100001;\n  assign DirectLookupTable_1[2281] = 16'sb0000110111100010;\n  assign DirectLookupTable_1[2282] = 16'sb0000110111100100;\n  assign DirectLookupTable_1[2283] = 16'sb0000110111100110;\n  assign DirectLookupTable_1[2284] = 16'sb0000110111100111;\n  assign DirectLookupTable_1[2285] = 16'sb0000110111101001;\n  assign DirectLookupTable_1[2286] = 16'sb0000110111101010;\n  assign DirectLookupTable_1[2287] = 16'sb0000110111101100;\n  assign DirectLookupTable_1[2288] = 16'sb0000110111101101;\n  assign DirectLookupTable_1[2289] = 16'sb0000110111101111;\n  assign DirectLookupTable_1[2290] = 16'sb0000110111110000;\n  assign DirectLookupTable_1[2291] = 16'sb0000110111110010;\n  assign DirectLookupTable_1[2292] = 16'sb0000110111110011;\n  assign DirectLookupTable_1[2293] = 16'sb0000110111110101;\n  assign DirectLookupTable_1[2294] = 16'sb0000110111110110;\n  assign DirectLookupTable_1[2295] = 16'sb0000110111111000;\n  assign DirectLookupTable_1[2296] = 16'sb0000110111111001;\n  assign DirectLookupTable_1[2297] = 16'sb0000110111111011;\n  assign DirectLookupTable_1[2298] = 16'sb0000110111111101;\n  assign DirectLookupTable_1[2299] = 16'sb0000110111111110;\n  assign DirectLookupTable_1[2300] = 16'sb0000111000000000;\n  assign DirectLookupTable_1[2301] = 16'sb0000111000000001;\n  assign DirectLookupTable_1[2302] = 16'sb0000111000000011;\n  assign DirectLookupTable_1[2303] = 16'sb0000111000000100;\n  assign DirectLookupTable_1[2304] = 16'sb0000111000000110;\n  assign DirectLookupTable_1[2305] = 16'sb0000111000000111;\n  assign DirectLookupTable_1[2306] = 16'sb0000111000001001;\n  assign DirectLookupTable_1[2307] = 16'sb0000111000001010;\n  assign DirectLookupTable_1[2308] = 16'sb0000111000001100;\n  assign DirectLookupTable_1[2309] = 16'sb0000111000001101;\n  assign DirectLookupTable_1[2310] = 16'sb0000111000001111;\n  assign DirectLookupTable_1[2311] = 16'sb0000111000010000;\n  assign DirectLookupTable_1[2312] = 16'sb0000111000010010;\n  assign DirectLookupTable_1[2313] = 16'sb0000111000010100;\n  assign DirectLookupTable_1[2314] = 16'sb0000111000010101;\n  assign DirectLookupTable_1[2315] = 16'sb0000111000010111;\n  assign DirectLookupTable_1[2316] = 16'sb0000111000011000;\n  assign DirectLookupTable_1[2317] = 16'sb0000111000011010;\n  assign DirectLookupTable_1[2318] = 16'sb0000111000011011;\n  assign DirectLookupTable_1[2319] = 16'sb0000111000011101;\n  assign DirectLookupTable_1[2320] = 16'sb0000111000011110;\n  assign DirectLookupTable_1[2321] = 16'sb0000111000100000;\n  assign DirectLookupTable_1[2322] = 16'sb0000111000100001;\n  assign DirectLookupTable_1[2323] = 16'sb0000111000100011;\n  assign DirectLookupTable_1[2324] = 16'sb0000111000100100;\n  assign DirectLookupTable_1[2325] = 16'sb0000111000100110;\n  assign DirectLookupTable_1[2326] = 16'sb0000111000100111;\n  assign DirectLookupTable_1[2327] = 16'sb0000111000101001;\n  assign DirectLookupTable_1[2328] = 16'sb0000111000101011;\n  assign DirectLookupTable_1[2329] = 16'sb0000111000101100;\n  assign DirectLookupTable_1[2330] = 16'sb0000111000101110;\n  assign DirectLookupTable_1[2331] = 16'sb0000111000101111;\n  assign DirectLookupTable_1[2332] = 16'sb0000111000110001;\n  assign DirectLookupTable_1[2333] = 16'sb0000111000110010;\n  assign DirectLookupTable_1[2334] = 16'sb0000111000110100;\n  assign DirectLookupTable_1[2335] = 16'sb0000111000110101;\n  assign DirectLookupTable_1[2336] = 16'sb0000111000110111;\n  assign DirectLookupTable_1[2337] = 16'sb0000111000111000;\n  assign DirectLookupTable_1[2338] = 16'sb0000111000111010;\n  assign DirectLookupTable_1[2339] = 16'sb0000111000111011;\n  assign DirectLookupTable_1[2340] = 16'sb0000111000111101;\n  assign DirectLookupTable_1[2341] = 16'sb0000111000111110;\n  assign DirectLookupTable_1[2342] = 16'sb0000111001000000;\n  assign DirectLookupTable_1[2343] = 16'sb0000111001000010;\n  assign DirectLookupTable_1[2344] = 16'sb0000111001000011;\n  assign DirectLookupTable_1[2345] = 16'sb0000111001000101;\n  assign DirectLookupTable_1[2346] = 16'sb0000111001000110;\n  assign DirectLookupTable_1[2347] = 16'sb0000111001001000;\n  assign DirectLookupTable_1[2348] = 16'sb0000111001001001;\n  assign DirectLookupTable_1[2349] = 16'sb0000111001001011;\n  assign DirectLookupTable_1[2350] = 16'sb0000111001001100;\n  assign DirectLookupTable_1[2351] = 16'sb0000111001001110;\n  assign DirectLookupTable_1[2352] = 16'sb0000111001001111;\n  assign DirectLookupTable_1[2353] = 16'sb0000111001010001;\n  assign DirectLookupTable_1[2354] = 16'sb0000111001010010;\n  assign DirectLookupTable_1[2355] = 16'sb0000111001010100;\n  assign DirectLookupTable_1[2356] = 16'sb0000111001010101;\n  assign DirectLookupTable_1[2357] = 16'sb0000111001010111;\n  assign DirectLookupTable_1[2358] = 16'sb0000111001011000;\n  assign DirectLookupTable_1[2359] = 16'sb0000111001011010;\n  assign DirectLookupTable_1[2360] = 16'sb0000111001011100;\n  assign DirectLookupTable_1[2361] = 16'sb0000111001011101;\n  assign DirectLookupTable_1[2362] = 16'sb0000111001011111;\n  assign DirectLookupTable_1[2363] = 16'sb0000111001100000;\n  assign DirectLookupTable_1[2364] = 16'sb0000111001100010;\n  assign DirectLookupTable_1[2365] = 16'sb0000111001100011;\n  assign DirectLookupTable_1[2366] = 16'sb0000111001100101;\n  assign DirectLookupTable_1[2367] = 16'sb0000111001100110;\n  assign DirectLookupTable_1[2368] = 16'sb0000111001101000;\n  assign DirectLookupTable_1[2369] = 16'sb0000111001101001;\n  assign DirectLookupTable_1[2370] = 16'sb0000111001101011;\n  assign DirectLookupTable_1[2371] = 16'sb0000111001101100;\n  assign DirectLookupTable_1[2372] = 16'sb0000111001101110;\n  assign DirectLookupTable_1[2373] = 16'sb0000111001101111;\n  assign DirectLookupTable_1[2374] = 16'sb0000111001110001;\n  assign DirectLookupTable_1[2375] = 16'sb0000111001110010;\n  assign DirectLookupTable_1[2376] = 16'sb0000111001110100;\n  assign DirectLookupTable_1[2377] = 16'sb0000111001110110;\n  assign DirectLookupTable_1[2378] = 16'sb0000111001110111;\n  assign DirectLookupTable_1[2379] = 16'sb0000111001111001;\n  assign DirectLookupTable_1[2380] = 16'sb0000111001111010;\n  assign DirectLookupTable_1[2381] = 16'sb0000111001111100;\n  assign DirectLookupTable_1[2382] = 16'sb0000111001111101;\n  assign DirectLookupTable_1[2383] = 16'sb0000111001111111;\n  assign DirectLookupTable_1[2384] = 16'sb0000111010000000;\n  assign DirectLookupTable_1[2385] = 16'sb0000111010000010;\n  assign DirectLookupTable_1[2386] = 16'sb0000111010000011;\n  assign DirectLookupTable_1[2387] = 16'sb0000111010000101;\n  assign DirectLookupTable_1[2388] = 16'sb0000111010000110;\n  assign DirectLookupTable_1[2389] = 16'sb0000111010001000;\n  assign DirectLookupTable_1[2390] = 16'sb0000111010001001;\n  assign DirectLookupTable_1[2391] = 16'sb0000111010001011;\n  assign DirectLookupTable_1[2392] = 16'sb0000111010001100;\n  assign DirectLookupTable_1[2393] = 16'sb0000111010001110;\n  assign DirectLookupTable_1[2394] = 16'sb0000111010010000;\n  assign DirectLookupTable_1[2395] = 16'sb0000111010010001;\n  assign DirectLookupTable_1[2396] = 16'sb0000111010010011;\n  assign DirectLookupTable_1[2397] = 16'sb0000111010010100;\n  assign DirectLookupTable_1[2398] = 16'sb0000111010010110;\n  assign DirectLookupTable_1[2399] = 16'sb0000111010010111;\n  assign DirectLookupTable_1[2400] = 16'sb0000111010011001;\n  assign DirectLookupTable_1[2401] = 16'sb0000111010011010;\n  assign DirectLookupTable_1[2402] = 16'sb0000111010011100;\n  assign DirectLookupTable_1[2403] = 16'sb0000111010011101;\n  assign DirectLookupTable_1[2404] = 16'sb0000111010011111;\n  assign DirectLookupTable_1[2405] = 16'sb0000111010100000;\n  assign DirectLookupTable_1[2406] = 16'sb0000111010100010;\n  assign DirectLookupTable_1[2407] = 16'sb0000111010100011;\n  assign DirectLookupTable_1[2408] = 16'sb0000111010100101;\n  assign DirectLookupTable_1[2409] = 16'sb0000111010100110;\n  assign DirectLookupTable_1[2410] = 16'sb0000111010101000;\n  assign DirectLookupTable_1[2411] = 16'sb0000111010101010;\n  assign DirectLookupTable_1[2412] = 16'sb0000111010101011;\n  assign DirectLookupTable_1[2413] = 16'sb0000111010101101;\n  assign DirectLookupTable_1[2414] = 16'sb0000111010101110;\n  assign DirectLookupTable_1[2415] = 16'sb0000111010110000;\n  assign DirectLookupTable_1[2416] = 16'sb0000111010110001;\n  assign DirectLookupTable_1[2417] = 16'sb0000111010110011;\n  assign DirectLookupTable_1[2418] = 16'sb0000111010110100;\n  assign DirectLookupTable_1[2419] = 16'sb0000111010110110;\n  assign DirectLookupTable_1[2420] = 16'sb0000111010110111;\n  assign DirectLookupTable_1[2421] = 16'sb0000111010111001;\n  assign DirectLookupTable_1[2422] = 16'sb0000111010111010;\n  assign DirectLookupTable_1[2423] = 16'sb0000111010111100;\n  assign DirectLookupTable_1[2424] = 16'sb0000111010111101;\n  assign DirectLookupTable_1[2425] = 16'sb0000111010111111;\n  assign DirectLookupTable_1[2426] = 16'sb0000111011000000;\n  assign DirectLookupTable_1[2427] = 16'sb0000111011000010;\n  assign DirectLookupTable_1[2428] = 16'sb0000111011000100;\n  assign DirectLookupTable_1[2429] = 16'sb0000111011000101;\n  assign DirectLookupTable_1[2430] = 16'sb0000111011000111;\n  assign DirectLookupTable_1[2431] = 16'sb0000111011001000;\n  assign DirectLookupTable_1[2432] = 16'sb0000111011001010;\n  assign DirectLookupTable_1[2433] = 16'sb0000111011001011;\n  assign DirectLookupTable_1[2434] = 16'sb0000111011001101;\n  assign DirectLookupTable_1[2435] = 16'sb0000111011001110;\n  assign DirectLookupTable_1[2436] = 16'sb0000111011010000;\n  assign DirectLookupTable_1[2437] = 16'sb0000111011010001;\n  assign DirectLookupTable_1[2438] = 16'sb0000111011010011;\n  assign DirectLookupTable_1[2439] = 16'sb0000111011010100;\n  assign DirectLookupTable_1[2440] = 16'sb0000111011010110;\n  assign DirectLookupTable_1[2441] = 16'sb0000111011010111;\n  assign DirectLookupTable_1[2442] = 16'sb0000111011011001;\n  assign DirectLookupTable_1[2443] = 16'sb0000111011011010;\n  assign DirectLookupTable_1[2444] = 16'sb0000111011011100;\n  assign DirectLookupTable_1[2445] = 16'sb0000111011011110;\n  assign DirectLookupTable_1[2446] = 16'sb0000111011011111;\n  assign DirectLookupTable_1[2447] = 16'sb0000111011100001;\n  assign DirectLookupTable_1[2448] = 16'sb0000111011100010;\n  assign DirectLookupTable_1[2449] = 16'sb0000111011100100;\n  assign DirectLookupTable_1[2450] = 16'sb0000111011100101;\n  assign DirectLookupTable_1[2451] = 16'sb0000111011100111;\n  assign DirectLookupTable_1[2452] = 16'sb0000111011101000;\n  assign DirectLookupTable_1[2453] = 16'sb0000111011101010;\n  assign DirectLookupTable_1[2454] = 16'sb0000111011101011;\n  assign DirectLookupTable_1[2455] = 16'sb0000111011101101;\n  assign DirectLookupTable_1[2456] = 16'sb0000111011101110;\n  assign DirectLookupTable_1[2457] = 16'sb0000111011110000;\n  assign DirectLookupTable_1[2458] = 16'sb0000111011110001;\n  assign DirectLookupTable_1[2459] = 16'sb0000111011110011;\n  assign DirectLookupTable_1[2460] = 16'sb0000111011110100;\n  assign DirectLookupTable_1[2461] = 16'sb0000111011110110;\n  assign DirectLookupTable_1[2462] = 16'sb0000111011110111;\n  assign DirectLookupTable_1[2463] = 16'sb0000111011111001;\n  assign DirectLookupTable_1[2464] = 16'sb0000111011111011;\n  assign DirectLookupTable_1[2465] = 16'sb0000111011111100;\n  assign DirectLookupTable_1[2466] = 16'sb0000111011111110;\n  assign DirectLookupTable_1[2467] = 16'sb0000111011111111;\n  assign DirectLookupTable_1[2468] = 16'sb0000111100000001;\n  assign DirectLookupTable_1[2469] = 16'sb0000111100000010;\n  assign DirectLookupTable_1[2470] = 16'sb0000111100000100;\n  assign DirectLookupTable_1[2471] = 16'sb0000111100000101;\n  assign DirectLookupTable_1[2472] = 16'sb0000111100000111;\n  assign DirectLookupTable_1[2473] = 16'sb0000111100001000;\n  assign DirectLookupTable_1[2474] = 16'sb0000111100001010;\n  assign DirectLookupTable_1[2475] = 16'sb0000111100001011;\n  assign DirectLookupTable_1[2476] = 16'sb0000111100001101;\n  assign DirectLookupTable_1[2477] = 16'sb0000111100001110;\n  assign DirectLookupTable_1[2478] = 16'sb0000111100010000;\n  assign DirectLookupTable_1[2479] = 16'sb0000111100010001;\n  assign DirectLookupTable_1[2480] = 16'sb0000111100010011;\n  assign DirectLookupTable_1[2481] = 16'sb0000111100010101;\n  assign DirectLookupTable_1[2482] = 16'sb0000111100010110;\n  assign DirectLookupTable_1[2483] = 16'sb0000111100011000;\n  assign DirectLookupTable_1[2484] = 16'sb0000111100011001;\n  assign DirectLookupTable_1[2485] = 16'sb0000111100011011;\n  assign DirectLookupTable_1[2486] = 16'sb0000111100011100;\n  assign DirectLookupTable_1[2487] = 16'sb0000111100011110;\n  assign DirectLookupTable_1[2488] = 16'sb0000111100011111;\n  assign DirectLookupTable_1[2489] = 16'sb0000111100100001;\n  assign DirectLookupTable_1[2490] = 16'sb0000111100100010;\n  assign DirectLookupTable_1[2491] = 16'sb0000111100100100;\n  assign DirectLookupTable_1[2492] = 16'sb0000111100100101;\n  assign DirectLookupTable_1[2493] = 16'sb0000111100100111;\n  assign DirectLookupTable_1[2494] = 16'sb0000111100101000;\n  assign DirectLookupTable_1[2495] = 16'sb0000111100101010;\n  assign DirectLookupTable_1[2496] = 16'sb0000111100101011;\n  assign DirectLookupTable_1[2497] = 16'sb0000111100101101;\n  assign DirectLookupTable_1[2498] = 16'sb0000111100101110;\n  assign DirectLookupTable_1[2499] = 16'sb0000111100110000;\n  assign DirectLookupTable_1[2500] = 16'sb0000111100110001;\n  assign DirectLookupTable_1[2501] = 16'sb0000111100110011;\n  assign DirectLookupTable_1[2502] = 16'sb0000111100110101;\n  assign DirectLookupTable_1[2503] = 16'sb0000111100110110;\n  assign DirectLookupTable_1[2504] = 16'sb0000111100111000;\n  assign DirectLookupTable_1[2505] = 16'sb0000111100111001;\n  assign DirectLookupTable_1[2506] = 16'sb0000111100111011;\n  assign DirectLookupTable_1[2507] = 16'sb0000111100111100;\n  assign DirectLookupTable_1[2508] = 16'sb0000111100111110;\n  assign DirectLookupTable_1[2509] = 16'sb0000111100111111;\n  assign DirectLookupTable_1[2510] = 16'sb0000111101000001;\n  assign DirectLookupTable_1[2511] = 16'sb0000111101000010;\n  assign DirectLookupTable_1[2512] = 16'sb0000111101000100;\n  assign DirectLookupTable_1[2513] = 16'sb0000111101000101;\n  assign DirectLookupTable_1[2514] = 16'sb0000111101000111;\n  assign DirectLookupTable_1[2515] = 16'sb0000111101001000;\n  assign DirectLookupTable_1[2516] = 16'sb0000111101001010;\n  assign DirectLookupTable_1[2517] = 16'sb0000111101001011;\n  assign DirectLookupTable_1[2518] = 16'sb0000111101001101;\n  assign DirectLookupTable_1[2519] = 16'sb0000111101001110;\n  assign DirectLookupTable_1[2520] = 16'sb0000111101010000;\n  assign DirectLookupTable_1[2521] = 16'sb0000111101010010;\n  assign DirectLookupTable_1[2522] = 16'sb0000111101010011;\n  assign DirectLookupTable_1[2523] = 16'sb0000111101010101;\n  assign DirectLookupTable_1[2524] = 16'sb0000111101010110;\n  assign DirectLookupTable_1[2525] = 16'sb0000111101011000;\n  assign DirectLookupTable_1[2526] = 16'sb0000111101011001;\n  assign DirectLookupTable_1[2527] = 16'sb0000111101011011;\n  assign DirectLookupTable_1[2528] = 16'sb0000111101011100;\n  assign DirectLookupTable_1[2529] = 16'sb0000111101011110;\n  assign DirectLookupTable_1[2530] = 16'sb0000111101011111;\n  assign DirectLookupTable_1[2531] = 16'sb0000111101100001;\n  assign DirectLookupTable_1[2532] = 16'sb0000111101100010;\n  assign DirectLookupTable_1[2533] = 16'sb0000111101100100;\n  assign DirectLookupTable_1[2534] = 16'sb0000111101100101;\n  assign DirectLookupTable_1[2535] = 16'sb0000111101100111;\n  assign DirectLookupTable_1[2536] = 16'sb0000111101101000;\n  assign DirectLookupTable_1[2537] = 16'sb0000111101101010;\n  assign DirectLookupTable_1[2538] = 16'sb0000111101101011;\n  assign DirectLookupTable_1[2539] = 16'sb0000111101101101;\n  assign DirectLookupTable_1[2540] = 16'sb0000111101101111;\n  assign DirectLookupTable_1[2541] = 16'sb0000111101110000;\n  assign DirectLookupTable_1[2542] = 16'sb0000111101110010;\n  assign DirectLookupTable_1[2543] = 16'sb0000111101110011;\n  assign DirectLookupTable_1[2544] = 16'sb0000111101110101;\n  assign DirectLookupTable_1[2545] = 16'sb0000111101110110;\n  assign DirectLookupTable_1[2546] = 16'sb0000111101111000;\n  assign DirectLookupTable_1[2547] = 16'sb0000111101111001;\n  assign DirectLookupTable_1[2548] = 16'sb0000111101111011;\n  assign DirectLookupTable_1[2549] = 16'sb0000111101111100;\n  assign DirectLookupTable_1[2550] = 16'sb0000111101111110;\n  assign DirectLookupTable_1[2551] = 16'sb0000111101111111;\n  assign DirectLookupTable_1[2552] = 16'sb0000111110000001;\n  assign DirectLookupTable_1[2553] = 16'sb0000111110000010;\n  assign DirectLookupTable_1[2554] = 16'sb0000111110000100;\n  assign DirectLookupTable_1[2555] = 16'sb0000111110000101;\n  assign DirectLookupTable_1[2556] = 16'sb0000111110000111;\n  assign DirectLookupTable_1[2557] = 16'sb0000111110001000;\n  assign DirectLookupTable_1[2558] = 16'sb0000111110001010;\n  assign DirectLookupTable_1[2559] = 16'sb0000111110001011;\n  assign DirectLookupTable_1[2560] = 16'sb0000111110001101;\n  assign DirectLookupTable_1[2561] = 16'sb0000111110001111;\n  assign DirectLookupTable_1[2562] = 16'sb0000111110010000;\n  assign DirectLookupTable_1[2563] = 16'sb0000111110010010;\n  assign DirectLookupTable_1[2564] = 16'sb0000111110010011;\n  assign DirectLookupTable_1[2565] = 16'sb0000111110010101;\n  assign DirectLookupTable_1[2566] = 16'sb0000111110010110;\n  assign DirectLookupTable_1[2567] = 16'sb0000111110011000;\n  assign DirectLookupTable_1[2568] = 16'sb0000111110011001;\n  assign DirectLookupTable_1[2569] = 16'sb0000111110011011;\n  assign DirectLookupTable_1[2570] = 16'sb0000111110011100;\n  assign DirectLookupTable_1[2571] = 16'sb0000111110011110;\n  assign DirectLookupTable_1[2572] = 16'sb0000111110011111;\n  assign DirectLookupTable_1[2573] = 16'sb0000111110100001;\n  assign DirectLookupTable_1[2574] = 16'sb0000111110100010;\n  assign DirectLookupTable_1[2575] = 16'sb0000111110100100;\n  assign DirectLookupTable_1[2576] = 16'sb0000111110100101;\n  assign DirectLookupTable_1[2577] = 16'sb0000111110100111;\n  assign DirectLookupTable_1[2578] = 16'sb0000111110101000;\n  assign DirectLookupTable_1[2579] = 16'sb0000111110101010;\n  assign DirectLookupTable_1[2580] = 16'sb0000111110101011;\n  assign DirectLookupTable_1[2581] = 16'sb0000111110101101;\n  assign DirectLookupTable_1[2582] = 16'sb0000111110101111;\n  assign DirectLookupTable_1[2583] = 16'sb0000111110110000;\n  assign DirectLookupTable_1[2584] = 16'sb0000111110110010;\n  assign DirectLookupTable_1[2585] = 16'sb0000111110110011;\n  assign DirectLookupTable_1[2586] = 16'sb0000111110110101;\n  assign DirectLookupTable_1[2587] = 16'sb0000111110110110;\n  assign DirectLookupTable_1[2588] = 16'sb0000111110111000;\n  assign DirectLookupTable_1[2589] = 16'sb0000111110111001;\n  assign DirectLookupTable_1[2590] = 16'sb0000111110111011;\n  assign DirectLookupTable_1[2591] = 16'sb0000111110111100;\n  assign DirectLookupTable_1[2592] = 16'sb0000111110111110;\n  assign DirectLookupTable_1[2593] = 16'sb0000111110111111;\n  assign DirectLookupTable_1[2594] = 16'sb0000111111000001;\n  assign DirectLookupTable_1[2595] = 16'sb0000111111000010;\n  assign DirectLookupTable_1[2596] = 16'sb0000111111000100;\n  assign DirectLookupTable_1[2597] = 16'sb0000111111000101;\n  assign DirectLookupTable_1[2598] = 16'sb0000111111000111;\n  assign DirectLookupTable_1[2599] = 16'sb0000111111001000;\n  assign DirectLookupTable_1[2600] = 16'sb0000111111001010;\n  assign DirectLookupTable_1[2601] = 16'sb0000111111001011;\n  assign DirectLookupTable_1[2602] = 16'sb0000111111001101;\n  assign DirectLookupTable_1[2603] = 16'sb0000111111001110;\n  assign DirectLookupTable_1[2604] = 16'sb0000111111010000;\n  assign DirectLookupTable_1[2605] = 16'sb0000111111010010;\n  assign DirectLookupTable_1[2606] = 16'sb0000111111010011;\n  assign DirectLookupTable_1[2607] = 16'sb0000111111010101;\n  assign DirectLookupTable_1[2608] = 16'sb0000111111010110;\n  assign DirectLookupTable_1[2609] = 16'sb0000111111011000;\n  assign DirectLookupTable_1[2610] = 16'sb0000111111011001;\n  assign DirectLookupTable_1[2611] = 16'sb0000111111011011;\n  assign DirectLookupTable_1[2612] = 16'sb0000111111011100;\n  assign DirectLookupTable_1[2613] = 16'sb0000111111011110;\n  assign DirectLookupTable_1[2614] = 16'sb0000111111011111;\n  assign DirectLookupTable_1[2615] = 16'sb0000111111100001;\n  assign DirectLookupTable_1[2616] = 16'sb0000111111100010;\n  assign DirectLookupTable_1[2617] = 16'sb0000111111100100;\n  assign DirectLookupTable_1[2618] = 16'sb0000111111100101;\n  assign DirectLookupTable_1[2619] = 16'sb0000111111100111;\n  assign DirectLookupTable_1[2620] = 16'sb0000111111101000;\n  assign DirectLookupTable_1[2621] = 16'sb0000111111101010;\n  assign DirectLookupTable_1[2622] = 16'sb0000111111101011;\n  assign DirectLookupTable_1[2623] = 16'sb0000111111101101;\n  assign DirectLookupTable_1[2624] = 16'sb0000111111101110;\n  assign DirectLookupTable_1[2625] = 16'sb0000111111110000;\n  assign DirectLookupTable_1[2626] = 16'sb0000111111110001;\n  assign DirectLookupTable_1[2627] = 16'sb0000111111110011;\n  assign DirectLookupTable_1[2628] = 16'sb0000111111110101;\n  assign DirectLookupTable_1[2629] = 16'sb0000111111110110;\n  assign DirectLookupTable_1[2630] = 16'sb0000111111111000;\n  assign DirectLookupTable_1[2631] = 16'sb0000111111111001;\n  assign DirectLookupTable_1[2632] = 16'sb0000111111111011;\n  assign DirectLookupTable_1[2633] = 16'sb0000111111111100;\n  assign DirectLookupTable_1[2634] = 16'sb0000111111111110;\n  assign DirectLookupTable_1[2635] = 16'sb0000111111111111;\n  assign DirectLookupTable_1[2636] = 16'sb0001000000000001;\n  assign DirectLookupTable_1[2637] = 16'sb0001000000000010;\n  assign DirectLookupTable_1[2638] = 16'sb0001000000000100;\n  assign DirectLookupTable_1[2639] = 16'sb0001000000000101;\n  assign DirectLookupTable_1[2640] = 16'sb0001000000000111;\n  assign DirectLookupTable_1[2641] = 16'sb0001000000001000;\n  assign DirectLookupTable_1[2642] = 16'sb0001000000001010;\n  assign DirectLookupTable_1[2643] = 16'sb0001000000001011;\n  assign DirectLookupTable_1[2644] = 16'sb0001000000001101;\n  assign DirectLookupTable_1[2645] = 16'sb0001000000001110;\n  assign DirectLookupTable_1[2646] = 16'sb0001000000010000;\n  assign DirectLookupTable_1[2647] = 16'sb0001000000010001;\n  assign DirectLookupTable_1[2648] = 16'sb0001000000010011;\n  assign DirectLookupTable_1[2649] = 16'sb0001000000010100;\n  assign DirectLookupTable_1[2650] = 16'sb0001000000010110;\n  assign DirectLookupTable_1[2651] = 16'sb0001000000010111;\n  assign DirectLookupTable_1[2652] = 16'sb0001000000011001;\n  assign DirectLookupTable_1[2653] = 16'sb0001000000011011;\n  assign DirectLookupTable_1[2654] = 16'sb0001000000011100;\n  assign DirectLookupTable_1[2655] = 16'sb0001000000011110;\n  assign DirectLookupTable_1[2656] = 16'sb0001000000011111;\n  assign DirectLookupTable_1[2657] = 16'sb0001000000100001;\n  assign DirectLookupTable_1[2658] = 16'sb0001000000100010;\n  assign DirectLookupTable_1[2659] = 16'sb0001000000100100;\n  assign DirectLookupTable_1[2660] = 16'sb0001000000100101;\n  assign DirectLookupTable_1[2661] = 16'sb0001000000100111;\n  assign DirectLookupTable_1[2662] = 16'sb0001000000101000;\n  assign DirectLookupTable_1[2663] = 16'sb0001000000101010;\n  assign DirectLookupTable_1[2664] = 16'sb0001000000101011;\n  assign DirectLookupTable_1[2665] = 16'sb0001000000101101;\n  assign DirectLookupTable_1[2666] = 16'sb0001000000101110;\n  assign DirectLookupTable_1[2667] = 16'sb0001000000110000;\n  assign DirectLookupTable_1[2668] = 16'sb0001000000110001;\n  assign DirectLookupTable_1[2669] = 16'sb0001000000110011;\n  assign DirectLookupTable_1[2670] = 16'sb0001000000110100;\n  assign DirectLookupTable_1[2671] = 16'sb0001000000110110;\n  assign DirectLookupTable_1[2672] = 16'sb0001000000110111;\n  assign DirectLookupTable_1[2673] = 16'sb0001000000111001;\n  assign DirectLookupTable_1[2674] = 16'sb0001000000111010;\n  assign DirectLookupTable_1[2675] = 16'sb0001000000111100;\n  assign DirectLookupTable_1[2676] = 16'sb0001000000111101;\n  assign DirectLookupTable_1[2677] = 16'sb0001000000111111;\n  assign DirectLookupTable_1[2678] = 16'sb0001000001000001;\n  assign DirectLookupTable_1[2679] = 16'sb0001000001000010;\n  assign DirectLookupTable_1[2680] = 16'sb0001000001000100;\n  assign DirectLookupTable_1[2681] = 16'sb0001000001000101;\n  assign DirectLookupTable_1[2682] = 16'sb0001000001000111;\n  assign DirectLookupTable_1[2683] = 16'sb0001000001001000;\n  assign DirectLookupTable_1[2684] = 16'sb0001000001001010;\n  assign DirectLookupTable_1[2685] = 16'sb0001000001001011;\n  assign DirectLookupTable_1[2686] = 16'sb0001000001001101;\n  assign DirectLookupTable_1[2687] = 16'sb0001000001001110;\n  assign DirectLookupTable_1[2688] = 16'sb0001000001010000;\n  assign DirectLookupTable_1[2689] = 16'sb0001000001010001;\n  assign DirectLookupTable_1[2690] = 16'sb0001000001010011;\n  assign DirectLookupTable_1[2691] = 16'sb0001000001010100;\n  assign DirectLookupTable_1[2692] = 16'sb0001000001010110;\n  assign DirectLookupTable_1[2693] = 16'sb0001000001010111;\n  assign DirectLookupTable_1[2694] = 16'sb0001000001011001;\n  assign DirectLookupTable_1[2695] = 16'sb0001000001011010;\n  assign DirectLookupTable_1[2696] = 16'sb0001000001011100;\n  assign DirectLookupTable_1[2697] = 16'sb0001000001011101;\n  assign DirectLookupTable_1[2698] = 16'sb0001000001011111;\n  assign DirectLookupTable_1[2699] = 16'sb0001000001100000;\n  assign DirectLookupTable_1[2700] = 16'sb0001000001100010;\n  assign DirectLookupTable_1[2701] = 16'sb0001000001100011;\n  assign DirectLookupTable_1[2702] = 16'sb0001000001100101;\n  assign DirectLookupTable_1[2703] = 16'sb0001000001100110;\n  assign DirectLookupTable_1[2704] = 16'sb0001000001101000;\n  assign DirectLookupTable_1[2705] = 16'sb0001000001101010;\n  assign DirectLookupTable_1[2706] = 16'sb0001000001101011;\n  assign DirectLookupTable_1[2707] = 16'sb0001000001101101;\n  assign DirectLookupTable_1[2708] = 16'sb0001000001101110;\n  assign DirectLookupTable_1[2709] = 16'sb0001000001110000;\n  assign DirectLookupTable_1[2710] = 16'sb0001000001110001;\n  assign DirectLookupTable_1[2711] = 16'sb0001000001110011;\n  assign DirectLookupTable_1[2712] = 16'sb0001000001110100;\n  assign DirectLookupTable_1[2713] = 16'sb0001000001110110;\n  assign DirectLookupTable_1[2714] = 16'sb0001000001110111;\n  assign DirectLookupTable_1[2715] = 16'sb0001000001111001;\n  assign DirectLookupTable_1[2716] = 16'sb0001000001111010;\n  assign DirectLookupTable_1[2717] = 16'sb0001000001111100;\n  assign DirectLookupTable_1[2718] = 16'sb0001000001111101;\n  assign DirectLookupTable_1[2719] = 16'sb0001000001111111;\n  assign DirectLookupTable_1[2720] = 16'sb0001000010000000;\n  assign DirectLookupTable_1[2721] = 16'sb0001000010000010;\n  assign DirectLookupTable_1[2722] = 16'sb0001000010000011;\n  assign DirectLookupTable_1[2723] = 16'sb0001000010000101;\n  assign DirectLookupTable_1[2724] = 16'sb0001000010000110;\n  assign DirectLookupTable_1[2725] = 16'sb0001000010001000;\n  assign DirectLookupTable_1[2726] = 16'sb0001000010001001;\n  assign DirectLookupTable_1[2727] = 16'sb0001000010001011;\n  assign DirectLookupTable_1[2728] = 16'sb0001000010001100;\n  assign DirectLookupTable_1[2729] = 16'sb0001000010001110;\n  assign DirectLookupTable_1[2730] = 16'sb0001000010001111;\n  assign DirectLookupTable_1[2731] = 16'sb0001000010010001;\n  assign DirectLookupTable_1[2732] = 16'sb0001000010010011;\n  assign DirectLookupTable_1[2733] = 16'sb0001000010010100;\n  assign DirectLookupTable_1[2734] = 16'sb0001000010010110;\n  assign DirectLookupTable_1[2735] = 16'sb0001000010010111;\n  assign DirectLookupTable_1[2736] = 16'sb0001000010011001;\n  assign DirectLookupTable_1[2737] = 16'sb0001000010011010;\n  assign DirectLookupTable_1[2738] = 16'sb0001000010011100;\n  assign DirectLookupTable_1[2739] = 16'sb0001000010011101;\n  assign DirectLookupTable_1[2740] = 16'sb0001000010011111;\n  assign DirectLookupTable_1[2741] = 16'sb0001000010100000;\n  assign DirectLookupTable_1[2742] = 16'sb0001000010100010;\n  assign DirectLookupTable_1[2743] = 16'sb0001000010100011;\n  assign DirectLookupTable_1[2744] = 16'sb0001000010100101;\n  assign DirectLookupTable_1[2745] = 16'sb0001000010100110;\n  assign DirectLookupTable_1[2746] = 16'sb0001000010101000;\n  assign DirectLookupTable_1[2747] = 16'sb0001000010101001;\n  assign DirectLookupTable_1[2748] = 16'sb0001000010101011;\n  assign DirectLookupTable_1[2749] = 16'sb0001000010101100;\n  assign DirectLookupTable_1[2750] = 16'sb0001000010101110;\n  assign DirectLookupTable_1[2751] = 16'sb0001000010101111;\n  assign DirectLookupTable_1[2752] = 16'sb0001000010110001;\n  assign DirectLookupTable_1[2753] = 16'sb0001000010110010;\n  assign DirectLookupTable_1[2754] = 16'sb0001000010110100;\n  assign DirectLookupTable_1[2755] = 16'sb0001000010110101;\n  assign DirectLookupTable_1[2756] = 16'sb0001000010110111;\n  assign DirectLookupTable_1[2757] = 16'sb0001000010111000;\n  assign DirectLookupTable_1[2758] = 16'sb0001000010111010;\n  assign DirectLookupTable_1[2759] = 16'sb0001000010111011;\n  assign DirectLookupTable_1[2760] = 16'sb0001000010111101;\n  assign DirectLookupTable_1[2761] = 16'sb0001000010111110;\n  assign DirectLookupTable_1[2762] = 16'sb0001000011000000;\n  assign DirectLookupTable_1[2763] = 16'sb0001000011000010;\n  assign DirectLookupTable_1[2764] = 16'sb0001000011000011;\n  assign DirectLookupTable_1[2765] = 16'sb0001000011000101;\n  assign DirectLookupTable_1[2766] = 16'sb0001000011000110;\n  assign DirectLookupTable_1[2767] = 16'sb0001000011001000;\n  assign DirectLookupTable_1[2768] = 16'sb0001000011001001;\n  assign DirectLookupTable_1[2769] = 16'sb0001000011001011;\n  assign DirectLookupTable_1[2770] = 16'sb0001000011001100;\n  assign DirectLookupTable_1[2771] = 16'sb0001000011001110;\n  assign DirectLookupTable_1[2772] = 16'sb0001000011001111;\n  assign DirectLookupTable_1[2773] = 16'sb0001000011010001;\n  assign DirectLookupTable_1[2774] = 16'sb0001000011010010;\n  assign DirectLookupTable_1[2775] = 16'sb0001000011010100;\n  assign DirectLookupTable_1[2776] = 16'sb0001000011010101;\n  assign DirectLookupTable_1[2777] = 16'sb0001000011010111;\n  assign DirectLookupTable_1[2778] = 16'sb0001000011011000;\n  assign DirectLookupTable_1[2779] = 16'sb0001000011011010;\n  assign DirectLookupTable_1[2780] = 16'sb0001000011011011;\n  assign DirectLookupTable_1[2781] = 16'sb0001000011011101;\n  assign DirectLookupTable_1[2782] = 16'sb0001000011011110;\n  assign DirectLookupTable_1[2783] = 16'sb0001000011100000;\n  assign DirectLookupTable_1[2784] = 16'sb0001000011100001;\n  assign DirectLookupTable_1[2785] = 16'sb0001000011100011;\n  assign DirectLookupTable_1[2786] = 16'sb0001000011100100;\n  assign DirectLookupTable_1[2787] = 16'sb0001000011100110;\n  assign DirectLookupTable_1[2788] = 16'sb0001000011100111;\n  assign DirectLookupTable_1[2789] = 16'sb0001000011101001;\n  assign DirectLookupTable_1[2790] = 16'sb0001000011101010;\n  assign DirectLookupTable_1[2791] = 16'sb0001000011101100;\n  assign DirectLookupTable_1[2792] = 16'sb0001000011101101;\n  assign DirectLookupTable_1[2793] = 16'sb0001000011101111;\n  assign DirectLookupTable_1[2794] = 16'sb0001000011110001;\n  assign DirectLookupTable_1[2795] = 16'sb0001000011110010;\n  assign DirectLookupTable_1[2796] = 16'sb0001000011110100;\n  assign DirectLookupTable_1[2797] = 16'sb0001000011110101;\n  assign DirectLookupTable_1[2798] = 16'sb0001000011110111;\n  assign DirectLookupTable_1[2799] = 16'sb0001000011111000;\n  assign DirectLookupTable_1[2800] = 16'sb0001000011111010;\n  assign DirectLookupTable_1[2801] = 16'sb0001000011111011;\n  assign DirectLookupTable_1[2802] = 16'sb0001000011111101;\n  assign DirectLookupTable_1[2803] = 16'sb0001000011111110;\n  assign DirectLookupTable_1[2804] = 16'sb0001000100000000;\n  assign DirectLookupTable_1[2805] = 16'sb0001000100000001;\n  assign DirectLookupTable_1[2806] = 16'sb0001000100000011;\n  assign DirectLookupTable_1[2807] = 16'sb0001000100000100;\n  assign DirectLookupTable_1[2808] = 16'sb0001000100000110;\n  assign DirectLookupTable_1[2809] = 16'sb0001000100000111;\n  assign DirectLookupTable_1[2810] = 16'sb0001000100001001;\n  assign DirectLookupTable_1[2811] = 16'sb0001000100001010;\n  assign DirectLookupTable_1[2812] = 16'sb0001000100001100;\n  assign DirectLookupTable_1[2813] = 16'sb0001000100001101;\n  assign DirectLookupTable_1[2814] = 16'sb0001000100001111;\n  assign DirectLookupTable_1[2815] = 16'sb0001000100010000;\n  assign DirectLookupTable_1[2816] = 16'sb0001000100010010;\n  assign DirectLookupTable_1[2817] = 16'sb0001000100010011;\n  assign DirectLookupTable_1[2818] = 16'sb0001000100010101;\n  assign DirectLookupTable_1[2819] = 16'sb0001000100010110;\n  assign DirectLookupTable_1[2820] = 16'sb0001000100011000;\n  assign DirectLookupTable_1[2821] = 16'sb0001000100011001;\n  assign DirectLookupTable_1[2822] = 16'sb0001000100011011;\n  assign DirectLookupTable_1[2823] = 16'sb0001000100011100;\n  assign DirectLookupTable_1[2824] = 16'sb0001000100011110;\n  assign DirectLookupTable_1[2825] = 16'sb0001000100011111;\n  assign DirectLookupTable_1[2826] = 16'sb0001000100100001;\n  assign DirectLookupTable_1[2827] = 16'sb0001000100100010;\n  assign DirectLookupTable_1[2828] = 16'sb0001000100100100;\n  assign DirectLookupTable_1[2829] = 16'sb0001000100100101;\n  assign DirectLookupTable_1[2830] = 16'sb0001000100100111;\n  assign DirectLookupTable_1[2831] = 16'sb0001000100101001;\n  assign DirectLookupTable_1[2832] = 16'sb0001000100101010;\n  assign DirectLookupTable_1[2833] = 16'sb0001000100101100;\n  assign DirectLookupTable_1[2834] = 16'sb0001000100101101;\n  assign DirectLookupTable_1[2835] = 16'sb0001000100101111;\n  assign DirectLookupTable_1[2836] = 16'sb0001000100110000;\n  assign DirectLookupTable_1[2837] = 16'sb0001000100110010;\n  assign DirectLookupTable_1[2838] = 16'sb0001000100110011;\n  assign DirectLookupTable_1[2839] = 16'sb0001000100110101;\n  assign DirectLookupTable_1[2840] = 16'sb0001000100110110;\n  assign DirectLookupTable_1[2841] = 16'sb0001000100111000;\n  assign DirectLookupTable_1[2842] = 16'sb0001000100111001;\n  assign DirectLookupTable_1[2843] = 16'sb0001000100111011;\n  assign DirectLookupTable_1[2844] = 16'sb0001000100111100;\n  assign DirectLookupTable_1[2845] = 16'sb0001000100111110;\n  assign DirectLookupTable_1[2846] = 16'sb0001000100111111;\n  assign DirectLookupTable_1[2847] = 16'sb0001000101000001;\n  assign DirectLookupTable_1[2848] = 16'sb0001000101000010;\n  assign DirectLookupTable_1[2849] = 16'sb0001000101000100;\n  assign DirectLookupTable_1[2850] = 16'sb0001000101000101;\n  assign DirectLookupTable_1[2851] = 16'sb0001000101000111;\n  assign DirectLookupTable_1[2852] = 16'sb0001000101001000;\n  assign DirectLookupTable_1[2853] = 16'sb0001000101001010;\n  assign DirectLookupTable_1[2854] = 16'sb0001000101001011;\n  assign DirectLookupTable_1[2855] = 16'sb0001000101001101;\n  assign DirectLookupTable_1[2856] = 16'sb0001000101001110;\n  assign DirectLookupTable_1[2857] = 16'sb0001000101010000;\n  assign DirectLookupTable_1[2858] = 16'sb0001000101010001;\n  assign DirectLookupTable_1[2859] = 16'sb0001000101010011;\n  assign DirectLookupTable_1[2860] = 16'sb0001000101010100;\n  assign DirectLookupTable_1[2861] = 16'sb0001000101010110;\n  assign DirectLookupTable_1[2862] = 16'sb0001000101010111;\n  assign DirectLookupTable_1[2863] = 16'sb0001000101011001;\n  assign DirectLookupTable_1[2864] = 16'sb0001000101011010;\n  assign DirectLookupTable_1[2865] = 16'sb0001000101011100;\n  assign DirectLookupTable_1[2866] = 16'sb0001000101011101;\n  assign DirectLookupTable_1[2867] = 16'sb0001000101011111;\n  assign DirectLookupTable_1[2868] = 16'sb0001000101100000;\n  assign DirectLookupTable_1[2869] = 16'sb0001000101100010;\n  assign DirectLookupTable_1[2870] = 16'sb0001000101100100;\n  assign DirectLookupTable_1[2871] = 16'sb0001000101100101;\n  assign DirectLookupTable_1[2872] = 16'sb0001000101100111;\n  assign DirectLookupTable_1[2873] = 16'sb0001000101101000;\n  assign DirectLookupTable_1[2874] = 16'sb0001000101101010;\n  assign DirectLookupTable_1[2875] = 16'sb0001000101101011;\n  assign DirectLookupTable_1[2876] = 16'sb0001000101101101;\n  assign DirectLookupTable_1[2877] = 16'sb0001000101101110;\n  assign DirectLookupTable_1[2878] = 16'sb0001000101110000;\n  assign DirectLookupTable_1[2879] = 16'sb0001000101110001;\n  assign DirectLookupTable_1[2880] = 16'sb0001000101110011;\n  assign DirectLookupTable_1[2881] = 16'sb0001000101110100;\n  assign DirectLookupTable_1[2882] = 16'sb0001000101110110;\n  assign DirectLookupTable_1[2883] = 16'sb0001000101110111;\n  assign DirectLookupTable_1[2884] = 16'sb0001000101111001;\n  assign DirectLookupTable_1[2885] = 16'sb0001000101111010;\n  assign DirectLookupTable_1[2886] = 16'sb0001000101111100;\n  assign DirectLookupTable_1[2887] = 16'sb0001000101111101;\n  assign DirectLookupTable_1[2888] = 16'sb0001000101111111;\n  assign DirectLookupTable_1[2889] = 16'sb0001000110000000;\n  assign DirectLookupTable_1[2890] = 16'sb0001000110000010;\n  assign DirectLookupTable_1[2891] = 16'sb0001000110000011;\n  assign DirectLookupTable_1[2892] = 16'sb0001000110000101;\n  assign DirectLookupTable_1[2893] = 16'sb0001000110000110;\n  assign DirectLookupTable_1[2894] = 16'sb0001000110001000;\n  assign DirectLookupTable_1[2895] = 16'sb0001000110001001;\n  assign DirectLookupTable_1[2896] = 16'sb0001000110001011;\n  assign DirectLookupTable_1[2897] = 16'sb0001000110001100;\n  assign DirectLookupTable_1[2898] = 16'sb0001000110001110;\n  assign DirectLookupTable_1[2899] = 16'sb0001000110001111;\n  assign DirectLookupTable_1[2900] = 16'sb0001000110010001;\n  assign DirectLookupTable_1[2901] = 16'sb0001000110010010;\n  assign DirectLookupTable_1[2902] = 16'sb0001000110010100;\n  assign DirectLookupTable_1[2903] = 16'sb0001000110010101;\n  assign DirectLookupTable_1[2904] = 16'sb0001000110010111;\n  assign DirectLookupTable_1[2905] = 16'sb0001000110011000;\n  assign DirectLookupTable_1[2906] = 16'sb0001000110011010;\n  assign DirectLookupTable_1[2907] = 16'sb0001000110011011;\n  assign DirectLookupTable_1[2908] = 16'sb0001000110011101;\n  assign DirectLookupTable_1[2909] = 16'sb0001000110011110;\n  assign DirectLookupTable_1[2910] = 16'sb0001000110100000;\n  assign DirectLookupTable_1[2911] = 16'sb0001000110100001;\n  assign DirectLookupTable_1[2912] = 16'sb0001000110100011;\n  assign DirectLookupTable_1[2913] = 16'sb0001000110100100;\n  assign DirectLookupTable_1[2914] = 16'sb0001000110100110;\n  assign DirectLookupTable_1[2915] = 16'sb0001000110100111;\n  assign DirectLookupTable_1[2916] = 16'sb0001000110101001;\n  assign DirectLookupTable_1[2917] = 16'sb0001000110101011;\n  assign DirectLookupTable_1[2918] = 16'sb0001000110101100;\n  assign DirectLookupTable_1[2919] = 16'sb0001000110101110;\n  assign DirectLookupTable_1[2920] = 16'sb0001000110101111;\n  assign DirectLookupTable_1[2921] = 16'sb0001000110110001;\n  assign DirectLookupTable_1[2922] = 16'sb0001000110110010;\n  assign DirectLookupTable_1[2923] = 16'sb0001000110110100;\n  assign DirectLookupTable_1[2924] = 16'sb0001000110110101;\n  assign DirectLookupTable_1[2925] = 16'sb0001000110110111;\n  assign DirectLookupTable_1[2926] = 16'sb0001000110111000;\n  assign DirectLookupTable_1[2927] = 16'sb0001000110111010;\n  assign DirectLookupTable_1[2928] = 16'sb0001000110111011;\n  assign DirectLookupTable_1[2929] = 16'sb0001000110111101;\n  assign DirectLookupTable_1[2930] = 16'sb0001000110111110;\n  assign DirectLookupTable_1[2931] = 16'sb0001000111000000;\n  assign DirectLookupTable_1[2932] = 16'sb0001000111000001;\n  assign DirectLookupTable_1[2933] = 16'sb0001000111000011;\n  assign DirectLookupTable_1[2934] = 16'sb0001000111000100;\n  assign DirectLookupTable_1[2935] = 16'sb0001000111000110;\n  assign DirectLookupTable_1[2936] = 16'sb0001000111000111;\n  assign DirectLookupTable_1[2937] = 16'sb0001000111001001;\n  assign DirectLookupTable_1[2938] = 16'sb0001000111001010;\n  assign DirectLookupTable_1[2939] = 16'sb0001000111001100;\n  assign DirectLookupTable_1[2940] = 16'sb0001000111001101;\n  assign DirectLookupTable_1[2941] = 16'sb0001000111001111;\n  assign DirectLookupTable_1[2942] = 16'sb0001000111010000;\n  assign DirectLookupTable_1[2943] = 16'sb0001000111010010;\n  assign DirectLookupTable_1[2944] = 16'sb0001000111010011;\n  assign DirectLookupTable_1[2945] = 16'sb0001000111010101;\n  assign DirectLookupTable_1[2946] = 16'sb0001000111010110;\n  assign DirectLookupTable_1[2947] = 16'sb0001000111011000;\n  assign DirectLookupTable_1[2948] = 16'sb0001000111011001;\n  assign DirectLookupTable_1[2949] = 16'sb0001000111011011;\n  assign DirectLookupTable_1[2950] = 16'sb0001000111011100;\n  assign DirectLookupTable_1[2951] = 16'sb0001000111011110;\n  assign DirectLookupTable_1[2952] = 16'sb0001000111011111;\n  assign DirectLookupTable_1[2953] = 16'sb0001000111100001;\n  assign DirectLookupTable_1[2954] = 16'sb0001000111100010;\n  assign DirectLookupTable_1[2955] = 16'sb0001000111100100;\n  assign DirectLookupTable_1[2956] = 16'sb0001000111100101;\n  assign DirectLookupTable_1[2957] = 16'sb0001000111100111;\n  assign DirectLookupTable_1[2958] = 16'sb0001000111101000;\n  assign DirectLookupTable_1[2959] = 16'sb0001000111101010;\n  assign DirectLookupTable_1[2960] = 16'sb0001000111101011;\n  assign DirectLookupTable_1[2961] = 16'sb0001000111101101;\n  assign DirectLookupTable_1[2962] = 16'sb0001000111101110;\n  assign DirectLookupTable_1[2963] = 16'sb0001000111110000;\n  assign DirectLookupTable_1[2964] = 16'sb0001000111110001;\n  assign DirectLookupTable_1[2965] = 16'sb0001000111110011;\n  assign DirectLookupTable_1[2966] = 16'sb0001000111110100;\n  assign DirectLookupTable_1[2967] = 16'sb0001000111110110;\n  assign DirectLookupTable_1[2968] = 16'sb0001000111110111;\n  assign DirectLookupTable_1[2969] = 16'sb0001000111111001;\n  assign DirectLookupTable_1[2970] = 16'sb0001000111111010;\n  assign DirectLookupTable_1[2971] = 16'sb0001000111111100;\n  assign DirectLookupTable_1[2972] = 16'sb0001000111111101;\n  assign DirectLookupTable_1[2973] = 16'sb0001000111111111;\n  assign DirectLookupTable_1[2974] = 16'sb0001001000000001;\n  assign DirectLookupTable_1[2975] = 16'sb0001001000000010;\n  assign DirectLookupTable_1[2976] = 16'sb0001001000000100;\n  assign DirectLookupTable_1[2977] = 16'sb0001001000000101;\n  assign DirectLookupTable_1[2978] = 16'sb0001001000000111;\n  assign DirectLookupTable_1[2979] = 16'sb0001001000001000;\n  assign DirectLookupTable_1[2980] = 16'sb0001001000001010;\n  assign DirectLookupTable_1[2981] = 16'sb0001001000001011;\n  assign DirectLookupTable_1[2982] = 16'sb0001001000001101;\n  assign DirectLookupTable_1[2983] = 16'sb0001001000001110;\n  assign DirectLookupTable_1[2984] = 16'sb0001001000010000;\n  assign DirectLookupTable_1[2985] = 16'sb0001001000010001;\n  assign DirectLookupTable_1[2986] = 16'sb0001001000010011;\n  assign DirectLookupTable_1[2987] = 16'sb0001001000010100;\n  assign DirectLookupTable_1[2988] = 16'sb0001001000010110;\n  assign DirectLookupTable_1[2989] = 16'sb0001001000010111;\n  assign DirectLookupTable_1[2990] = 16'sb0001001000011001;\n  assign DirectLookupTable_1[2991] = 16'sb0001001000011010;\n  assign DirectLookupTable_1[2992] = 16'sb0001001000011100;\n  assign DirectLookupTable_1[2993] = 16'sb0001001000011101;\n  assign DirectLookupTable_1[2994] = 16'sb0001001000011111;\n  assign DirectLookupTable_1[2995] = 16'sb0001001000100000;\n  assign DirectLookupTable_1[2996] = 16'sb0001001000100010;\n  assign DirectLookupTable_1[2997] = 16'sb0001001000100011;\n  assign DirectLookupTable_1[2998] = 16'sb0001001000100101;\n  assign DirectLookupTable_1[2999] = 16'sb0001001000100110;\n  assign DirectLookupTable_1[3000] = 16'sb0001001000101000;\n  assign DirectLookupTable_1[3001] = 16'sb0001001000101001;\n  assign DirectLookupTable_1[3002] = 16'sb0001001000101011;\n  assign DirectLookupTable_1[3003] = 16'sb0001001000101100;\n  assign DirectLookupTable_1[3004] = 16'sb0001001000101110;\n  assign DirectLookupTable_1[3005] = 16'sb0001001000101111;\n  assign DirectLookupTable_1[3006] = 16'sb0001001000110001;\n  assign DirectLookupTable_1[3007] = 16'sb0001001000110010;\n  assign DirectLookupTable_1[3008] = 16'sb0001001000110100;\n  assign DirectLookupTable_1[3009] = 16'sb0001001000110101;\n  assign DirectLookupTable_1[3010] = 16'sb0001001000110111;\n  assign DirectLookupTable_1[3011] = 16'sb0001001000111000;\n  assign DirectLookupTable_1[3012] = 16'sb0001001000111010;\n  assign DirectLookupTable_1[3013] = 16'sb0001001000111011;\n  assign DirectLookupTable_1[3014] = 16'sb0001001000111101;\n  assign DirectLookupTable_1[3015] = 16'sb0001001000111110;\n  assign DirectLookupTable_1[3016] = 16'sb0001001001000000;\n  assign DirectLookupTable_1[3017] = 16'sb0001001001000001;\n  assign DirectLookupTable_1[3018] = 16'sb0001001001000011;\n  assign DirectLookupTable_1[3019] = 16'sb0001001001000100;\n  assign DirectLookupTable_1[3020] = 16'sb0001001001000110;\n  assign DirectLookupTable_1[3021] = 16'sb0001001001000111;\n  assign DirectLookupTable_1[3022] = 16'sb0001001001001001;\n  assign DirectLookupTable_1[3023] = 16'sb0001001001001010;\n  assign DirectLookupTable_1[3024] = 16'sb0001001001001100;\n  assign DirectLookupTable_1[3025] = 16'sb0001001001001101;\n  assign DirectLookupTable_1[3026] = 16'sb0001001001001111;\n  assign DirectLookupTable_1[3027] = 16'sb0001001001010000;\n  assign DirectLookupTable_1[3028] = 16'sb0001001001010010;\n  assign DirectLookupTable_1[3029] = 16'sb0001001001010011;\n  assign DirectLookupTable_1[3030] = 16'sb0001001001010101;\n  assign DirectLookupTable_1[3031] = 16'sb0001001001010110;\n  assign DirectLookupTable_1[3032] = 16'sb0001001001011000;\n  assign DirectLookupTable_1[3033] = 16'sb0001001001011001;\n  assign DirectLookupTable_1[3034] = 16'sb0001001001011011;\n  assign DirectLookupTable_1[3035] = 16'sb0001001001011100;\n  assign DirectLookupTable_1[3036] = 16'sb0001001001011110;\n  assign DirectLookupTable_1[3037] = 16'sb0001001001011111;\n  assign DirectLookupTable_1[3038] = 16'sb0001001001100001;\n  assign DirectLookupTable_1[3039] = 16'sb0001001001100010;\n  assign DirectLookupTable_1[3040] = 16'sb0001001001100100;\n  assign DirectLookupTable_1[3041] = 16'sb0001001001100101;\n  assign DirectLookupTable_1[3042] = 16'sb0001001001100111;\n  assign DirectLookupTable_1[3043] = 16'sb0001001001101000;\n  assign DirectLookupTable_1[3044] = 16'sb0001001001101010;\n  assign DirectLookupTable_1[3045] = 16'sb0001001001101011;\n  assign DirectLookupTable_1[3046] = 16'sb0001001001101101;\n  assign DirectLookupTable_1[3047] = 16'sb0001001001101110;\n  assign DirectLookupTable_1[3048] = 16'sb0001001001110000;\n  assign DirectLookupTable_1[3049] = 16'sb0001001001110001;\n  assign DirectLookupTable_1[3050] = 16'sb0001001001110011;\n  assign DirectLookupTable_1[3051] = 16'sb0001001001110100;\n  assign DirectLookupTable_1[3052] = 16'sb0001001001110110;\n  assign DirectLookupTable_1[3053] = 16'sb0001001001110111;\n  assign DirectLookupTable_1[3054] = 16'sb0001001001111001;\n  assign DirectLookupTable_1[3055] = 16'sb0001001001111010;\n  assign DirectLookupTable_1[3056] = 16'sb0001001001111100;\n  assign DirectLookupTable_1[3057] = 16'sb0001001001111101;\n  assign DirectLookupTable_1[3058] = 16'sb0001001001111111;\n  assign DirectLookupTable_1[3059] = 16'sb0001001010000000;\n  assign DirectLookupTable_1[3060] = 16'sb0001001010000010;\n  assign DirectLookupTable_1[3061] = 16'sb0001001010000011;\n  assign DirectLookupTable_1[3062] = 16'sb0001001010000101;\n  assign DirectLookupTable_1[3063] = 16'sb0001001010000110;\n  assign DirectLookupTable_1[3064] = 16'sb0001001010001000;\n  assign DirectLookupTable_1[3065] = 16'sb0001001010001010;\n  assign DirectLookupTable_1[3066] = 16'sb0001001010001011;\n  assign DirectLookupTable_1[3067] = 16'sb0001001010001101;\n  assign DirectLookupTable_1[3068] = 16'sb0001001010001110;\n  assign DirectLookupTable_1[3069] = 16'sb0001001010010000;\n  assign DirectLookupTable_1[3070] = 16'sb0001001010010001;\n  assign DirectLookupTable_1[3071] = 16'sb0001001010010011;\n  assign DirectLookupTable_1[3072] = 16'sb0001001010010100;\n  assign DirectLookupTable_1[3073] = 16'sb0001001010010110;\n  assign DirectLookupTable_1[3074] = 16'sb0001001010010111;\n  assign DirectLookupTable_1[3075] = 16'sb0001001010011001;\n  assign DirectLookupTable_1[3076] = 16'sb0001001010011010;\n  assign DirectLookupTable_1[3077] = 16'sb0001001010011100;\n  assign DirectLookupTable_1[3078] = 16'sb0001001010011101;\n  assign DirectLookupTable_1[3079] = 16'sb0001001010011111;\n  assign DirectLookupTable_1[3080] = 16'sb0001001010100000;\n  assign DirectLookupTable_1[3081] = 16'sb0001001010100010;\n  assign DirectLookupTable_1[3082] = 16'sb0001001010100011;\n  assign DirectLookupTable_1[3083] = 16'sb0001001010100101;\n  assign DirectLookupTable_1[3084] = 16'sb0001001010100110;\n  assign DirectLookupTable_1[3085] = 16'sb0001001010101000;\n  assign DirectLookupTable_1[3086] = 16'sb0001001010101001;\n  assign DirectLookupTable_1[3087] = 16'sb0001001010101011;\n  assign DirectLookupTable_1[3088] = 16'sb0001001010101100;\n  assign DirectLookupTable_1[3089] = 16'sb0001001010101110;\n  assign DirectLookupTable_1[3090] = 16'sb0001001010101111;\n  assign DirectLookupTable_1[3091] = 16'sb0001001010110001;\n  assign DirectLookupTable_1[3092] = 16'sb0001001010110010;\n  assign DirectLookupTable_1[3093] = 16'sb0001001010110100;\n  assign DirectLookupTable_1[3094] = 16'sb0001001010110101;\n  assign DirectLookupTable_1[3095] = 16'sb0001001010110111;\n  assign DirectLookupTable_1[3096] = 16'sb0001001010111000;\n  assign DirectLookupTable_1[3097] = 16'sb0001001010111010;\n  assign DirectLookupTable_1[3098] = 16'sb0001001010111011;\n  assign DirectLookupTable_1[3099] = 16'sb0001001010111101;\n  assign DirectLookupTable_1[3100] = 16'sb0001001010111110;\n  assign DirectLookupTable_1[3101] = 16'sb0001001011000000;\n  assign DirectLookupTable_1[3102] = 16'sb0001001011000001;\n  assign DirectLookupTable_1[3103] = 16'sb0001001011000011;\n  assign DirectLookupTable_1[3104] = 16'sb0001001011000100;\n  assign DirectLookupTable_1[3105] = 16'sb0001001011000110;\n  assign DirectLookupTable_1[3106] = 16'sb0001001011000111;\n  assign DirectLookupTable_1[3107] = 16'sb0001001011001001;\n  assign DirectLookupTable_1[3108] = 16'sb0001001011001010;\n  assign DirectLookupTable_1[3109] = 16'sb0001001011001100;\n  assign DirectLookupTable_1[3110] = 16'sb0001001011001101;\n  assign DirectLookupTable_1[3111] = 16'sb0001001011001111;\n  assign DirectLookupTable_1[3112] = 16'sb0001001011010000;\n  assign DirectLookupTable_1[3113] = 16'sb0001001011010010;\n  assign DirectLookupTable_1[3114] = 16'sb0001001011010011;\n  assign DirectLookupTable_1[3115] = 16'sb0001001011010101;\n  assign DirectLookupTable_1[3116] = 16'sb0001001011010110;\n  assign DirectLookupTable_1[3117] = 16'sb0001001011011000;\n  assign DirectLookupTable_1[3118] = 16'sb0001001011011001;\n  assign DirectLookupTable_1[3119] = 16'sb0001001011011011;\n  assign DirectLookupTable_1[3120] = 16'sb0001001011011100;\n  assign DirectLookupTable_1[3121] = 16'sb0001001011011110;\n  assign DirectLookupTable_1[3122] = 16'sb0001001011011111;\n  assign DirectLookupTable_1[3123] = 16'sb0001001011100001;\n  assign DirectLookupTable_1[3124] = 16'sb0001001011100010;\n  assign DirectLookupTable_1[3125] = 16'sb0001001011100100;\n  assign DirectLookupTable_1[3126] = 16'sb0001001011100101;\n  assign DirectLookupTable_1[3127] = 16'sb0001001011100111;\n  assign DirectLookupTable_1[3128] = 16'sb0001001011101000;\n  assign DirectLookupTable_1[3129] = 16'sb0001001011101010;\n  assign DirectLookupTable_1[3130] = 16'sb0001001011101011;\n  assign DirectLookupTable_1[3131] = 16'sb0001001011101101;\n  assign DirectLookupTable_1[3132] = 16'sb0001001011101110;\n  assign DirectLookupTable_1[3133] = 16'sb0001001011110000;\n  assign DirectLookupTable_1[3134] = 16'sb0001001011110001;\n  assign DirectLookupTable_1[3135] = 16'sb0001001011110011;\n  assign DirectLookupTable_1[3136] = 16'sb0001001011110100;\n  assign DirectLookupTable_1[3137] = 16'sb0001001011110110;\n  assign DirectLookupTable_1[3138] = 16'sb0001001011110111;\n  assign DirectLookupTable_1[3139] = 16'sb0001001011111001;\n  assign DirectLookupTable_1[3140] = 16'sb0001001011111010;\n  assign DirectLookupTable_1[3141] = 16'sb0001001011111100;\n  assign DirectLookupTable_1[3142] = 16'sb0001001011111101;\n  assign DirectLookupTable_1[3143] = 16'sb0001001011111111;\n  assign DirectLookupTable_1[3144] = 16'sb0001001100000000;\n  assign DirectLookupTable_1[3145] = 16'sb0001001100000010;\n  assign DirectLookupTable_1[3146] = 16'sb0001001100000011;\n  assign DirectLookupTable_1[3147] = 16'sb0001001100000101;\n  assign DirectLookupTable_1[3148] = 16'sb0001001100000110;\n  assign DirectLookupTable_1[3149] = 16'sb0001001100001000;\n  assign DirectLookupTable_1[3150] = 16'sb0001001100001001;\n  assign DirectLookupTable_1[3151] = 16'sb0001001100001011;\n  assign DirectLookupTable_1[3152] = 16'sb0001001100001100;\n  assign DirectLookupTable_1[3153] = 16'sb0001001100001110;\n  assign DirectLookupTable_1[3154] = 16'sb0001001100001111;\n  assign DirectLookupTable_1[3155] = 16'sb0001001100010001;\n  assign DirectLookupTable_1[3156] = 16'sb0001001100010010;\n  assign DirectLookupTable_1[3157] = 16'sb0001001100010100;\n  assign DirectLookupTable_1[3158] = 16'sb0001001100010101;\n  assign DirectLookupTable_1[3159] = 16'sb0001001100010111;\n  assign DirectLookupTable_1[3160] = 16'sb0001001100011000;\n  assign DirectLookupTable_1[3161] = 16'sb0001001100011010;\n  assign DirectLookupTable_1[3162] = 16'sb0001001100011011;\n  assign DirectLookupTable_1[3163] = 16'sb0001001100011101;\n  assign DirectLookupTable_1[3164] = 16'sb0001001100011110;\n  assign DirectLookupTable_1[3165] = 16'sb0001001100100000;\n  assign DirectLookupTable_1[3166] = 16'sb0001001100100001;\n  assign DirectLookupTable_1[3167] = 16'sb0001001100100011;\n  assign DirectLookupTable_1[3168] = 16'sb0001001100100100;\n  assign DirectLookupTable_1[3169] = 16'sb0001001100100110;\n  assign DirectLookupTable_1[3170] = 16'sb0001001100100111;\n  assign DirectLookupTable_1[3171] = 16'sb0001001100101001;\n  assign DirectLookupTable_1[3172] = 16'sb0001001100101010;\n  assign DirectLookupTable_1[3173] = 16'sb0001001100101100;\n  assign DirectLookupTable_1[3174] = 16'sb0001001100101101;\n  assign DirectLookupTable_1[3175] = 16'sb0001001100101111;\n  assign DirectLookupTable_1[3176] = 16'sb0001001100110000;\n  assign DirectLookupTable_1[3177] = 16'sb0001001100110010;\n  assign DirectLookupTable_1[3178] = 16'sb0001001100110011;\n  assign DirectLookupTable_1[3179] = 16'sb0001001100110101;\n  assign DirectLookupTable_1[3180] = 16'sb0001001100110110;\n  assign DirectLookupTable_1[3181] = 16'sb0001001100111000;\n  assign DirectLookupTable_1[3182] = 16'sb0001001100111001;\n  assign DirectLookupTable_1[3183] = 16'sb0001001100111011;\n  assign DirectLookupTable_1[3184] = 16'sb0001001100111100;\n  assign DirectLookupTable_1[3185] = 16'sb0001001100111110;\n  assign DirectLookupTable_1[3186] = 16'sb0001001100111111;\n  assign DirectLookupTable_1[3187] = 16'sb0001001101000001;\n  assign DirectLookupTable_1[3188] = 16'sb0001001101000010;\n  assign DirectLookupTable_1[3189] = 16'sb0001001101000100;\n  assign DirectLookupTable_1[3190] = 16'sb0001001101000101;\n  assign DirectLookupTable_1[3191] = 16'sb0001001101000111;\n  assign DirectLookupTable_1[3192] = 16'sb0001001101001000;\n  assign DirectLookupTable_1[3193] = 16'sb0001001101001010;\n  assign DirectLookupTable_1[3194] = 16'sb0001001101001011;\n  assign DirectLookupTable_1[3195] = 16'sb0001001101001101;\n  assign DirectLookupTable_1[3196] = 16'sb0001001101001110;\n  assign DirectLookupTable_1[3197] = 16'sb0001001101010000;\n  assign DirectLookupTable_1[3198] = 16'sb0001001101010001;\n  assign DirectLookupTable_1[3199] = 16'sb0001001101010011;\n  assign DirectLookupTable_1[3200] = 16'sb0001001101010100;\n  assign DirectLookupTable_1[3201] = 16'sb0001001101010110;\n  assign DirectLookupTable_1[3202] = 16'sb0001001101010111;\n  assign DirectLookupTable_1[3203] = 16'sb0001001101011001;\n  assign DirectLookupTable_1[3204] = 16'sb0001001101011010;\n  assign DirectLookupTable_1[3205] = 16'sb0001001101011100;\n  assign DirectLookupTable_1[3206] = 16'sb0001001101011101;\n  assign DirectLookupTable_1[3207] = 16'sb0001001101011111;\n  assign DirectLookupTable_1[3208] = 16'sb0001001101100000;\n  assign DirectLookupTable_1[3209] = 16'sb0001001101100010;\n  assign DirectLookupTable_1[3210] = 16'sb0001001101100011;\n  assign DirectLookupTable_1[3211] = 16'sb0001001101100101;\n  assign DirectLookupTable_1[3212] = 16'sb0001001101100110;\n  assign DirectLookupTable_1[3213] = 16'sb0001001101101000;\n  assign DirectLookupTable_1[3214] = 16'sb0001001101101001;\n  assign DirectLookupTable_1[3215] = 16'sb0001001101101011;\n  assign DirectLookupTable_1[3216] = 16'sb0001001101101100;\n  assign DirectLookupTable_1[3217] = 16'sb0001001101101110;\n  assign DirectLookupTable_1[3218] = 16'sb0001001101101111;\n  assign DirectLookupTable_1[3219] = 16'sb0001001101110001;\n  assign DirectLookupTable_1[3220] = 16'sb0001001101110010;\n  assign DirectLookupTable_1[3221] = 16'sb0001001101110100;\n  assign DirectLookupTable_1[3222] = 16'sb0001001101110101;\n  assign DirectLookupTable_1[3223] = 16'sb0001001101110110;\n  assign DirectLookupTable_1[3224] = 16'sb0001001101111000;\n  assign DirectLookupTable_1[3225] = 16'sb0001001101111001;\n  assign DirectLookupTable_1[3226] = 16'sb0001001101111011;\n  assign DirectLookupTable_1[3227] = 16'sb0001001101111100;\n  assign DirectLookupTable_1[3228] = 16'sb0001001101111110;\n  assign DirectLookupTable_1[3229] = 16'sb0001001101111111;\n  assign DirectLookupTable_1[3230] = 16'sb0001001110000001;\n  assign DirectLookupTable_1[3231] = 16'sb0001001110000010;\n  assign DirectLookupTable_1[3232] = 16'sb0001001110000100;\n  assign DirectLookupTable_1[3233] = 16'sb0001001110000101;\n  assign DirectLookupTable_1[3234] = 16'sb0001001110000111;\n  assign DirectLookupTable_1[3235] = 16'sb0001001110001000;\n  assign DirectLookupTable_1[3236] = 16'sb0001001110001010;\n  assign DirectLookupTable_1[3237] = 16'sb0001001110001011;\n  assign DirectLookupTable_1[3238] = 16'sb0001001110001101;\n  assign DirectLookupTable_1[3239] = 16'sb0001001110001110;\n  assign DirectLookupTable_1[3240] = 16'sb0001001110010000;\n  assign DirectLookupTable_1[3241] = 16'sb0001001110010001;\n  assign DirectLookupTable_1[3242] = 16'sb0001001110010011;\n  assign DirectLookupTable_1[3243] = 16'sb0001001110010100;\n  assign DirectLookupTable_1[3244] = 16'sb0001001110010110;\n  assign DirectLookupTable_1[3245] = 16'sb0001001110010111;\n  assign DirectLookupTable_1[3246] = 16'sb0001001110011001;\n  assign DirectLookupTable_1[3247] = 16'sb0001001110011010;\n  assign DirectLookupTable_1[3248] = 16'sb0001001110011100;\n  assign DirectLookupTable_1[3249] = 16'sb0001001110011101;\n  assign DirectLookupTable_1[3250] = 16'sb0001001110011111;\n  assign DirectLookupTable_1[3251] = 16'sb0001001110100000;\n  assign DirectLookupTable_1[3252] = 16'sb0001001110100010;\n  assign DirectLookupTable_1[3253] = 16'sb0001001110100011;\n  assign DirectLookupTable_1[3254] = 16'sb0001001110100101;\n  assign DirectLookupTable_1[3255] = 16'sb0001001110100110;\n  assign DirectLookupTable_1[3256] = 16'sb0001001110101000;\n  assign DirectLookupTable_1[3257] = 16'sb0001001110101001;\n  assign DirectLookupTable_1[3258] = 16'sb0001001110101011;\n  assign DirectLookupTable_1[3259] = 16'sb0001001110101100;\n  assign DirectLookupTable_1[3260] = 16'sb0001001110101110;\n  assign DirectLookupTable_1[3261] = 16'sb0001001110101111;\n  assign DirectLookupTable_1[3262] = 16'sb0001001110110001;\n  assign DirectLookupTable_1[3263] = 16'sb0001001110110010;\n  assign DirectLookupTable_1[3264] = 16'sb0001001110110100;\n  assign DirectLookupTable_1[3265] = 16'sb0001001110110101;\n  assign DirectLookupTable_1[3266] = 16'sb0001001110110111;\n  assign DirectLookupTable_1[3267] = 16'sb0001001110111000;\n  assign DirectLookupTable_1[3268] = 16'sb0001001110111010;\n  assign DirectLookupTable_1[3269] = 16'sb0001001110111011;\n  assign DirectLookupTable_1[3270] = 16'sb0001001110111101;\n  assign DirectLookupTable_1[3271] = 16'sb0001001110111110;\n  assign DirectLookupTable_1[3272] = 16'sb0001001111000000;\n  assign DirectLookupTable_1[3273] = 16'sb0001001111000001;\n  assign DirectLookupTable_1[3274] = 16'sb0001001111000011;\n  assign DirectLookupTable_1[3275] = 16'sb0001001111000100;\n  assign DirectLookupTable_1[3276] = 16'sb0001001111000110;\n  assign DirectLookupTable_1[3277] = 16'sb0001001111000111;\n  assign DirectLookupTable_1[3278] = 16'sb0001001111001001;\n  assign DirectLookupTable_1[3279] = 16'sb0001001111001010;\n  assign DirectLookupTable_1[3280] = 16'sb0001001111001100;\n  assign DirectLookupTable_1[3281] = 16'sb0001001111001101;\n  assign DirectLookupTable_1[3282] = 16'sb0001001111001111;\n  assign DirectLookupTable_1[3283] = 16'sb0001001111010000;\n  assign DirectLookupTable_1[3284] = 16'sb0001001111010010;\n  assign DirectLookupTable_1[3285] = 16'sb0001001111010011;\n  assign DirectLookupTable_1[3286] = 16'sb0001001111010101;\n  assign DirectLookupTable_1[3287] = 16'sb0001001111010110;\n  assign DirectLookupTable_1[3288] = 16'sb0001001111011000;\n  assign DirectLookupTable_1[3289] = 16'sb0001001111011001;\n  assign DirectLookupTable_1[3290] = 16'sb0001001111011011;\n  assign DirectLookupTable_1[3291] = 16'sb0001001111011100;\n  assign DirectLookupTable_1[3292] = 16'sb0001001111011110;\n  assign DirectLookupTable_1[3293] = 16'sb0001001111011111;\n  assign DirectLookupTable_1[3294] = 16'sb0001001111100001;\n  assign DirectLookupTable_1[3295] = 16'sb0001001111100010;\n  assign DirectLookupTable_1[3296] = 16'sb0001001111100100;\n  assign DirectLookupTable_1[3297] = 16'sb0001001111100101;\n  assign DirectLookupTable_1[3298] = 16'sb0001001111100111;\n  assign DirectLookupTable_1[3299] = 16'sb0001001111101000;\n  assign DirectLookupTable_1[3300] = 16'sb0001001111101010;\n  assign DirectLookupTable_1[3301] = 16'sb0001001111101011;\n  assign DirectLookupTable_1[3302] = 16'sb0001001111101101;\n  assign DirectLookupTable_1[3303] = 16'sb0001001111101110;\n  assign DirectLookupTable_1[3304] = 16'sb0001001111110000;\n  assign DirectLookupTable_1[3305] = 16'sb0001001111110001;\n  assign DirectLookupTable_1[3306] = 16'sb0001001111110011;\n  assign DirectLookupTable_1[3307] = 16'sb0001001111110100;\n  assign DirectLookupTable_1[3308] = 16'sb0001001111110110;\n  assign DirectLookupTable_1[3309] = 16'sb0001001111110111;\n  assign DirectLookupTable_1[3310] = 16'sb0001001111111001;\n  assign DirectLookupTable_1[3311] = 16'sb0001001111111010;\n  assign DirectLookupTable_1[3312] = 16'sb0001001111111011;\n  assign DirectLookupTable_1[3313] = 16'sb0001001111111101;\n  assign DirectLookupTable_1[3314] = 16'sb0001001111111110;\n  assign DirectLookupTable_1[3315] = 16'sb0001010000000000;\n  assign DirectLookupTable_1[3316] = 16'sb0001010000000001;\n  assign DirectLookupTable_1[3317] = 16'sb0001010000000011;\n  assign DirectLookupTable_1[3318] = 16'sb0001010000000100;\n  assign DirectLookupTable_1[3319] = 16'sb0001010000000110;\n  assign DirectLookupTable_1[3320] = 16'sb0001010000000111;\n  assign DirectLookupTable_1[3321] = 16'sb0001010000001001;\n  assign DirectLookupTable_1[3322] = 16'sb0001010000001010;\n  assign DirectLookupTable_1[3323] = 16'sb0001010000001100;\n  assign DirectLookupTable_1[3324] = 16'sb0001010000001101;\n  assign DirectLookupTable_1[3325] = 16'sb0001010000001111;\n  assign DirectLookupTable_1[3326] = 16'sb0001010000010000;\n  assign DirectLookupTable_1[3327] = 16'sb0001010000010010;\n  assign DirectLookupTable_1[3328] = 16'sb0001010000010011;\n  assign DirectLookupTable_1[3329] = 16'sb0001010000010101;\n  assign DirectLookupTable_1[3330] = 16'sb0001010000010110;\n  assign DirectLookupTable_1[3331] = 16'sb0001010000011000;\n  assign DirectLookupTable_1[3332] = 16'sb0001010000011001;\n  assign DirectLookupTable_1[3333] = 16'sb0001010000011011;\n  assign DirectLookupTable_1[3334] = 16'sb0001010000011100;\n  assign DirectLookupTable_1[3335] = 16'sb0001010000011110;\n  assign DirectLookupTable_1[3336] = 16'sb0001010000011111;\n  assign DirectLookupTable_1[3337] = 16'sb0001010000100001;\n  assign DirectLookupTable_1[3338] = 16'sb0001010000100010;\n  assign DirectLookupTable_1[3339] = 16'sb0001010000100100;\n  assign DirectLookupTable_1[3340] = 16'sb0001010000100101;\n  assign DirectLookupTable_1[3341] = 16'sb0001010000100111;\n  assign DirectLookupTable_1[3342] = 16'sb0001010000101000;\n  assign DirectLookupTable_1[3343] = 16'sb0001010000101010;\n  assign DirectLookupTable_1[3344] = 16'sb0001010000101011;\n  assign DirectLookupTable_1[3345] = 16'sb0001010000101101;\n  assign DirectLookupTable_1[3346] = 16'sb0001010000101110;\n  assign DirectLookupTable_1[3347] = 16'sb0001010000110000;\n  assign DirectLookupTable_1[3348] = 16'sb0001010000110001;\n  assign DirectLookupTable_1[3349] = 16'sb0001010000110011;\n  assign DirectLookupTable_1[3350] = 16'sb0001010000110100;\n  assign DirectLookupTable_1[3351] = 16'sb0001010000110110;\n  assign DirectLookupTable_1[3352] = 16'sb0001010000110111;\n  assign DirectLookupTable_1[3353] = 16'sb0001010000111001;\n  assign DirectLookupTable_1[3354] = 16'sb0001010000111010;\n  assign DirectLookupTable_1[3355] = 16'sb0001010000111100;\n  assign DirectLookupTable_1[3356] = 16'sb0001010000111101;\n  assign DirectLookupTable_1[3357] = 16'sb0001010000111111;\n  assign DirectLookupTable_1[3358] = 16'sb0001010001000000;\n  assign DirectLookupTable_1[3359] = 16'sb0001010001000010;\n  assign DirectLookupTable_1[3360] = 16'sb0001010001000011;\n  assign DirectLookupTable_1[3361] = 16'sb0001010001000101;\n  assign DirectLookupTable_1[3362] = 16'sb0001010001000110;\n  assign DirectLookupTable_1[3363] = 16'sb0001010001001000;\n  assign DirectLookupTable_1[3364] = 16'sb0001010001001001;\n  assign DirectLookupTable_1[3365] = 16'sb0001010001001011;\n  assign DirectLookupTable_1[3366] = 16'sb0001010001001100;\n  assign DirectLookupTable_1[3367] = 16'sb0001010001001101;\n  assign DirectLookupTable_1[3368] = 16'sb0001010001001111;\n  assign DirectLookupTable_1[3369] = 16'sb0001010001010000;\n  assign DirectLookupTable_1[3370] = 16'sb0001010001010010;\n  assign DirectLookupTable_1[3371] = 16'sb0001010001010011;\n  assign DirectLookupTable_1[3372] = 16'sb0001010001010101;\n  assign DirectLookupTable_1[3373] = 16'sb0001010001010110;\n  assign DirectLookupTable_1[3374] = 16'sb0001010001011000;\n  assign DirectLookupTable_1[3375] = 16'sb0001010001011001;\n  assign DirectLookupTable_1[3376] = 16'sb0001010001011011;\n  assign DirectLookupTable_1[3377] = 16'sb0001010001011100;\n  assign DirectLookupTable_1[3378] = 16'sb0001010001011110;\n  assign DirectLookupTable_1[3379] = 16'sb0001010001011111;\n  assign DirectLookupTable_1[3380] = 16'sb0001010001100001;\n  assign DirectLookupTable_1[3381] = 16'sb0001010001100010;\n  assign DirectLookupTable_1[3382] = 16'sb0001010001100100;\n  assign DirectLookupTable_1[3383] = 16'sb0001010001100101;\n  assign DirectLookupTable_1[3384] = 16'sb0001010001100111;\n  assign DirectLookupTable_1[3385] = 16'sb0001010001101000;\n  assign DirectLookupTable_1[3386] = 16'sb0001010001101010;\n  assign DirectLookupTable_1[3387] = 16'sb0001010001101011;\n  assign DirectLookupTable_1[3388] = 16'sb0001010001101101;\n  assign DirectLookupTable_1[3389] = 16'sb0001010001101110;\n  assign DirectLookupTable_1[3390] = 16'sb0001010001110000;\n  assign DirectLookupTable_1[3391] = 16'sb0001010001110001;\n  assign DirectLookupTable_1[3392] = 16'sb0001010001110011;\n  assign DirectLookupTable_1[3393] = 16'sb0001010001110100;\n  assign DirectLookupTable_1[3394] = 16'sb0001010001110110;\n  assign DirectLookupTable_1[3395] = 16'sb0001010001110111;\n  assign DirectLookupTable_1[3396] = 16'sb0001010001111001;\n  assign DirectLookupTable_1[3397] = 16'sb0001010001111010;\n  assign DirectLookupTable_1[3398] = 16'sb0001010001111100;\n  assign DirectLookupTable_1[3399] = 16'sb0001010001111101;\n  assign DirectLookupTable_1[3400] = 16'sb0001010001111111;\n  assign DirectLookupTable_1[3401] = 16'sb0001010010000000;\n  assign DirectLookupTable_1[3402] = 16'sb0001010010000010;\n  assign DirectLookupTable_1[3403] = 16'sb0001010010000011;\n  assign DirectLookupTable_1[3404] = 16'sb0001010010000101;\n  assign DirectLookupTable_1[3405] = 16'sb0001010010000110;\n  assign DirectLookupTable_1[3406] = 16'sb0001010010001000;\n  assign DirectLookupTable_1[3407] = 16'sb0001010010001001;\n  assign DirectLookupTable_1[3408] = 16'sb0001010010001011;\n  assign DirectLookupTable_1[3409] = 16'sb0001010010001100;\n  assign DirectLookupTable_1[3410] = 16'sb0001010010001110;\n  assign DirectLookupTable_1[3411] = 16'sb0001010010001111;\n  assign DirectLookupTable_1[3412] = 16'sb0001010010010000;\n  assign DirectLookupTable_1[3413] = 16'sb0001010010010010;\n  assign DirectLookupTable_1[3414] = 16'sb0001010010010011;\n  assign DirectLookupTable_1[3415] = 16'sb0001010010010101;\n  assign DirectLookupTable_1[3416] = 16'sb0001010010010110;\n  assign DirectLookupTable_1[3417] = 16'sb0001010010011000;\n  assign DirectLookupTable_1[3418] = 16'sb0001010010011001;\n  assign DirectLookupTable_1[3419] = 16'sb0001010010011011;\n  assign DirectLookupTable_1[3420] = 16'sb0001010010011100;\n  assign DirectLookupTable_1[3421] = 16'sb0001010010011110;\n  assign DirectLookupTable_1[3422] = 16'sb0001010010011111;\n  assign DirectLookupTable_1[3423] = 16'sb0001010010100001;\n  assign DirectLookupTable_1[3424] = 16'sb0001010010100010;\n  assign DirectLookupTable_1[3425] = 16'sb0001010010100100;\n  assign DirectLookupTable_1[3426] = 16'sb0001010010100101;\n  assign DirectLookupTable_1[3427] = 16'sb0001010010100111;\n  assign DirectLookupTable_1[3428] = 16'sb0001010010101000;\n  assign DirectLookupTable_1[3429] = 16'sb0001010010101010;\n  assign DirectLookupTable_1[3430] = 16'sb0001010010101011;\n  assign DirectLookupTable_1[3431] = 16'sb0001010010101101;\n  assign DirectLookupTable_1[3432] = 16'sb0001010010101110;\n  assign DirectLookupTable_1[3433] = 16'sb0001010010110000;\n  assign DirectLookupTable_1[3434] = 16'sb0001010010110001;\n  assign DirectLookupTable_1[3435] = 16'sb0001010010110011;\n  assign DirectLookupTable_1[3436] = 16'sb0001010010110100;\n  assign DirectLookupTable_1[3437] = 16'sb0001010010110110;\n  assign DirectLookupTable_1[3438] = 16'sb0001010010110111;\n  assign DirectLookupTable_1[3439] = 16'sb0001010010111001;\n  assign DirectLookupTable_1[3440] = 16'sb0001010010111010;\n  assign DirectLookupTable_1[3441] = 16'sb0001010010111100;\n  assign DirectLookupTable_1[3442] = 16'sb0001010010111101;\n  assign DirectLookupTable_1[3443] = 16'sb0001010010111111;\n  assign DirectLookupTable_1[3444] = 16'sb0001010011000000;\n  assign DirectLookupTable_1[3445] = 16'sb0001010011000010;\n  assign DirectLookupTable_1[3446] = 16'sb0001010011000011;\n  assign DirectLookupTable_1[3447] = 16'sb0001010011000101;\n  assign DirectLookupTable_1[3448] = 16'sb0001010011000110;\n  assign DirectLookupTable_1[3449] = 16'sb0001010011000111;\n  assign DirectLookupTable_1[3450] = 16'sb0001010011001001;\n  assign DirectLookupTable_1[3451] = 16'sb0001010011001010;\n  assign DirectLookupTable_1[3452] = 16'sb0001010011001100;\n  assign DirectLookupTable_1[3453] = 16'sb0001010011001101;\n  assign DirectLookupTable_1[3454] = 16'sb0001010011001111;\n  assign DirectLookupTable_1[3455] = 16'sb0001010011010000;\n  assign DirectLookupTable_1[3456] = 16'sb0001010011010010;\n  assign DirectLookupTable_1[3457] = 16'sb0001010011010011;\n  assign DirectLookupTable_1[3458] = 16'sb0001010011010101;\n  assign DirectLookupTable_1[3459] = 16'sb0001010011010110;\n  assign DirectLookupTable_1[3460] = 16'sb0001010011011000;\n  assign DirectLookupTable_1[3461] = 16'sb0001010011011001;\n  assign DirectLookupTable_1[3462] = 16'sb0001010011011011;\n  assign DirectLookupTable_1[3463] = 16'sb0001010011011100;\n  assign DirectLookupTable_1[3464] = 16'sb0001010011011110;\n  assign DirectLookupTable_1[3465] = 16'sb0001010011011111;\n  assign DirectLookupTable_1[3466] = 16'sb0001010011100001;\n  assign DirectLookupTable_1[3467] = 16'sb0001010011100010;\n  assign DirectLookupTable_1[3468] = 16'sb0001010011100100;\n  assign DirectLookupTable_1[3469] = 16'sb0001010011100101;\n  assign DirectLookupTable_1[3470] = 16'sb0001010011100111;\n  assign DirectLookupTable_1[3471] = 16'sb0001010011101000;\n  assign DirectLookupTable_1[3472] = 16'sb0001010011101010;\n  assign DirectLookupTable_1[3473] = 16'sb0001010011101011;\n  assign DirectLookupTable_1[3474] = 16'sb0001010011101101;\n  assign DirectLookupTable_1[3475] = 16'sb0001010011101110;\n  assign DirectLookupTable_1[3476] = 16'sb0001010011110000;\n  assign DirectLookupTable_1[3477] = 16'sb0001010011110001;\n  assign DirectLookupTable_1[3478] = 16'sb0001010011110011;\n  assign DirectLookupTable_1[3479] = 16'sb0001010011110100;\n  assign DirectLookupTable_1[3480] = 16'sb0001010011110110;\n  assign DirectLookupTable_1[3481] = 16'sb0001010011110111;\n  assign DirectLookupTable_1[3482] = 16'sb0001010011111000;\n  assign DirectLookupTable_1[3483] = 16'sb0001010011111010;\n  assign DirectLookupTable_1[3484] = 16'sb0001010011111011;\n  assign DirectLookupTable_1[3485] = 16'sb0001010011111101;\n  assign DirectLookupTable_1[3486] = 16'sb0001010011111110;\n  assign DirectLookupTable_1[3487] = 16'sb0001010100000000;\n  assign DirectLookupTable_1[3488] = 16'sb0001010100000001;\n  assign DirectLookupTable_1[3489] = 16'sb0001010100000011;\n  assign DirectLookupTable_1[3490] = 16'sb0001010100000100;\n  assign DirectLookupTable_1[3491] = 16'sb0001010100000110;\n  assign DirectLookupTable_1[3492] = 16'sb0001010100000111;\n  assign DirectLookupTable_1[3493] = 16'sb0001010100001001;\n  assign DirectLookupTable_1[3494] = 16'sb0001010100001010;\n  assign DirectLookupTable_1[3495] = 16'sb0001010100001100;\n  assign DirectLookupTable_1[3496] = 16'sb0001010100001101;\n  assign DirectLookupTable_1[3497] = 16'sb0001010100001111;\n  assign DirectLookupTable_1[3498] = 16'sb0001010100010000;\n  assign DirectLookupTable_1[3499] = 16'sb0001010100010010;\n  assign DirectLookupTable_1[3500] = 16'sb0001010100010011;\n  assign DirectLookupTable_1[3501] = 16'sb0001010100010101;\n  assign DirectLookupTable_1[3502] = 16'sb0001010100010110;\n  assign DirectLookupTable_1[3503] = 16'sb0001010100011000;\n  assign DirectLookupTable_1[3504] = 16'sb0001010100011001;\n  assign DirectLookupTable_1[3505] = 16'sb0001010100011011;\n  assign DirectLookupTable_1[3506] = 16'sb0001010100011100;\n  assign DirectLookupTable_1[3507] = 16'sb0001010100011110;\n  assign DirectLookupTable_1[3508] = 16'sb0001010100011111;\n  assign DirectLookupTable_1[3509] = 16'sb0001010100100001;\n  assign DirectLookupTable_1[3510] = 16'sb0001010100100010;\n  assign DirectLookupTable_1[3511] = 16'sb0001010100100100;\n  assign DirectLookupTable_1[3512] = 16'sb0001010100100101;\n  assign DirectLookupTable_1[3513] = 16'sb0001010100100110;\n  assign DirectLookupTable_1[3514] = 16'sb0001010100101000;\n  assign DirectLookupTable_1[3515] = 16'sb0001010100101001;\n  assign DirectLookupTable_1[3516] = 16'sb0001010100101011;\n  assign DirectLookupTable_1[3517] = 16'sb0001010100101100;\n  assign DirectLookupTable_1[3518] = 16'sb0001010100101110;\n  assign DirectLookupTable_1[3519] = 16'sb0001010100101111;\n  assign DirectLookupTable_1[3520] = 16'sb0001010100110001;\n  assign DirectLookupTable_1[3521] = 16'sb0001010100110010;\n  assign DirectLookupTable_1[3522] = 16'sb0001010100110100;\n  assign DirectLookupTable_1[3523] = 16'sb0001010100110101;\n  assign DirectLookupTable_1[3524] = 16'sb0001010100110111;\n  assign DirectLookupTable_1[3525] = 16'sb0001010100111000;\n  assign DirectLookupTable_1[3526] = 16'sb0001010100111010;\n  assign DirectLookupTable_1[3527] = 16'sb0001010100111011;\n  assign DirectLookupTable_1[3528] = 16'sb0001010100111101;\n  assign DirectLookupTable_1[3529] = 16'sb0001010100111110;\n  assign DirectLookupTable_1[3530] = 16'sb0001010101000000;\n  assign DirectLookupTable_1[3531] = 16'sb0001010101000001;\n  assign DirectLookupTable_1[3532] = 16'sb0001010101000011;\n  assign DirectLookupTable_1[3533] = 16'sb0001010101000100;\n  assign DirectLookupTable_1[3534] = 16'sb0001010101000110;\n  assign DirectLookupTable_1[3535] = 16'sb0001010101000111;\n  assign DirectLookupTable_1[3536] = 16'sb0001010101001001;\n  assign DirectLookupTable_1[3537] = 16'sb0001010101001010;\n  assign DirectLookupTable_1[3538] = 16'sb0001010101001100;\n  assign DirectLookupTable_1[3539] = 16'sb0001010101001101;\n  assign DirectLookupTable_1[3540] = 16'sb0001010101001110;\n  assign DirectLookupTable_1[3541] = 16'sb0001010101010000;\n  assign DirectLookupTable_1[3542] = 16'sb0001010101010001;\n  assign DirectLookupTable_1[3543] = 16'sb0001010101010011;\n  assign DirectLookupTable_1[3544] = 16'sb0001010101010100;\n  assign DirectLookupTable_1[3545] = 16'sb0001010101010110;\n  assign DirectLookupTable_1[3546] = 16'sb0001010101010111;\n  assign DirectLookupTable_1[3547] = 16'sb0001010101011001;\n  assign DirectLookupTable_1[3548] = 16'sb0001010101011010;\n  assign DirectLookupTable_1[3549] = 16'sb0001010101011100;\n  assign DirectLookupTable_1[3550] = 16'sb0001010101011101;\n  assign DirectLookupTable_1[3551] = 16'sb0001010101011111;\n  assign DirectLookupTable_1[3552] = 16'sb0001010101100000;\n  assign DirectLookupTable_1[3553] = 16'sb0001010101100010;\n  assign DirectLookupTable_1[3554] = 16'sb0001010101100011;\n  assign DirectLookupTable_1[3555] = 16'sb0001010101100101;\n  assign DirectLookupTable_1[3556] = 16'sb0001010101100110;\n  assign DirectLookupTable_1[3557] = 16'sb0001010101101000;\n  assign DirectLookupTable_1[3558] = 16'sb0001010101101001;\n  assign DirectLookupTable_1[3559] = 16'sb0001010101101011;\n  assign DirectLookupTable_1[3560] = 16'sb0001010101101100;\n  assign DirectLookupTable_1[3561] = 16'sb0001010101101110;\n  assign DirectLookupTable_1[3562] = 16'sb0001010101101111;\n  assign DirectLookupTable_1[3563] = 16'sb0001010101110001;\n  assign DirectLookupTable_1[3564] = 16'sb0001010101110010;\n  assign DirectLookupTable_1[3565] = 16'sb0001010101110011;\n  assign DirectLookupTable_1[3566] = 16'sb0001010101110101;\n  assign DirectLookupTable_1[3567] = 16'sb0001010101110110;\n  assign DirectLookupTable_1[3568] = 16'sb0001010101111000;\n  assign DirectLookupTable_1[3569] = 16'sb0001010101111001;\n  assign DirectLookupTable_1[3570] = 16'sb0001010101111011;\n  assign DirectLookupTable_1[3571] = 16'sb0001010101111100;\n  assign DirectLookupTable_1[3572] = 16'sb0001010101111110;\n  assign DirectLookupTable_1[3573] = 16'sb0001010101111111;\n  assign DirectLookupTable_1[3574] = 16'sb0001010110000001;\n  assign DirectLookupTable_1[3575] = 16'sb0001010110000010;\n  assign DirectLookupTable_1[3576] = 16'sb0001010110000100;\n  assign DirectLookupTable_1[3577] = 16'sb0001010110000101;\n  assign DirectLookupTable_1[3578] = 16'sb0001010110000111;\n  assign DirectLookupTable_1[3579] = 16'sb0001010110001000;\n  assign DirectLookupTable_1[3580] = 16'sb0001010110001010;\n  assign DirectLookupTable_1[3581] = 16'sb0001010110001011;\n  assign DirectLookupTable_1[3582] = 16'sb0001010110001101;\n  assign DirectLookupTable_1[3583] = 16'sb0001010110001110;\n  assign DirectLookupTable_1[3584] = 16'sb0001010110010000;\n  assign DirectLookupTable_1[3585] = 16'sb0001010110010001;\n  assign DirectLookupTable_1[3586] = 16'sb0001010110010011;\n  assign DirectLookupTable_1[3587] = 16'sb0001010110010100;\n  assign DirectLookupTable_1[3588] = 16'sb0001010110010110;\n  assign DirectLookupTable_1[3589] = 16'sb0001010110010111;\n  assign DirectLookupTable_1[3590] = 16'sb0001010110011000;\n  assign DirectLookupTable_1[3591] = 16'sb0001010110011010;\n  assign DirectLookupTable_1[3592] = 16'sb0001010110011011;\n  assign DirectLookupTable_1[3593] = 16'sb0001010110011101;\n  assign DirectLookupTable_1[3594] = 16'sb0001010110011110;\n  assign DirectLookupTable_1[3595] = 16'sb0001010110100000;\n  assign DirectLookupTable_1[3596] = 16'sb0001010110100001;\n  assign DirectLookupTable_1[3597] = 16'sb0001010110100011;\n  assign DirectLookupTable_1[3598] = 16'sb0001010110100100;\n  assign DirectLookupTable_1[3599] = 16'sb0001010110100110;\n  assign DirectLookupTable_1[3600] = 16'sb0001010110100111;\n  assign DirectLookupTable_1[3601] = 16'sb0001010110101001;\n  assign DirectLookupTable_1[3602] = 16'sb0001010110101010;\n  assign DirectLookupTable_1[3603] = 16'sb0001010110101100;\n  assign DirectLookupTable_1[3604] = 16'sb0001010110101101;\n  assign DirectLookupTable_1[3605] = 16'sb0001010110101111;\n  assign DirectLookupTable_1[3606] = 16'sb0001010110110000;\n  assign DirectLookupTable_1[3607] = 16'sb0001010110110010;\n  assign DirectLookupTable_1[3608] = 16'sb0001010110110011;\n  assign DirectLookupTable_1[3609] = 16'sb0001010110110101;\n  assign DirectLookupTable_1[3610] = 16'sb0001010110110110;\n  assign DirectLookupTable_1[3611] = 16'sb0001010110111000;\n  assign DirectLookupTable_1[3612] = 16'sb0001010110111001;\n  assign DirectLookupTable_1[3613] = 16'sb0001010110111010;\n  assign DirectLookupTable_1[3614] = 16'sb0001010110111100;\n  assign DirectLookupTable_1[3615] = 16'sb0001010110111101;\n  assign DirectLookupTable_1[3616] = 16'sb0001010110111111;\n  assign DirectLookupTable_1[3617] = 16'sb0001010111000000;\n  assign DirectLookupTable_1[3618] = 16'sb0001010111000010;\n  assign DirectLookupTable_1[3619] = 16'sb0001010111000011;\n  assign DirectLookupTable_1[3620] = 16'sb0001010111000101;\n  assign DirectLookupTable_1[3621] = 16'sb0001010111000110;\n  assign DirectLookupTable_1[3622] = 16'sb0001010111001000;\n  assign DirectLookupTable_1[3623] = 16'sb0001010111001001;\n  assign DirectLookupTable_1[3624] = 16'sb0001010111001011;\n  assign DirectLookupTable_1[3625] = 16'sb0001010111001100;\n  assign DirectLookupTable_1[3626] = 16'sb0001010111001110;\n  assign DirectLookupTable_1[3627] = 16'sb0001010111001111;\n  assign DirectLookupTable_1[3628] = 16'sb0001010111010001;\n  assign DirectLookupTable_1[3629] = 16'sb0001010111010010;\n  assign DirectLookupTable_1[3630] = 16'sb0001010111010100;\n  assign DirectLookupTable_1[3631] = 16'sb0001010111010101;\n  assign DirectLookupTable_1[3632] = 16'sb0001010111010111;\n  assign DirectLookupTable_1[3633] = 16'sb0001010111011000;\n  assign DirectLookupTable_1[3634] = 16'sb0001010111011001;\n  assign DirectLookupTable_1[3635] = 16'sb0001010111011011;\n  assign DirectLookupTable_1[3636] = 16'sb0001010111011100;\n  assign DirectLookupTable_1[3637] = 16'sb0001010111011110;\n  assign DirectLookupTable_1[3638] = 16'sb0001010111011111;\n  assign DirectLookupTable_1[3639] = 16'sb0001010111100001;\n  assign DirectLookupTable_1[3640] = 16'sb0001010111100010;\n  assign DirectLookupTable_1[3641] = 16'sb0001010111100100;\n  assign DirectLookupTable_1[3642] = 16'sb0001010111100101;\n  assign DirectLookupTable_1[3643] = 16'sb0001010111100111;\n  assign DirectLookupTable_1[3644] = 16'sb0001010111101000;\n  assign DirectLookupTable_1[3645] = 16'sb0001010111101010;\n  assign DirectLookupTable_1[3646] = 16'sb0001010111101011;\n  assign DirectLookupTable_1[3647] = 16'sb0001010111101101;\n  assign DirectLookupTable_1[3648] = 16'sb0001010111101110;\n  assign DirectLookupTable_1[3649] = 16'sb0001010111110000;\n  assign DirectLookupTable_1[3650] = 16'sb0001010111110001;\n  assign DirectLookupTable_1[3651] = 16'sb0001010111110011;\n  assign DirectLookupTable_1[3652] = 16'sb0001010111110100;\n  assign DirectLookupTable_1[3653] = 16'sb0001010111110110;\n  assign DirectLookupTable_1[3654] = 16'sb0001010111110111;\n  assign DirectLookupTable_1[3655] = 16'sb0001010111111000;\n  assign DirectLookupTable_1[3656] = 16'sb0001010111111010;\n  assign DirectLookupTable_1[3657] = 16'sb0001010111111011;\n  assign DirectLookupTable_1[3658] = 16'sb0001010111111101;\n  assign DirectLookupTable_1[3659] = 16'sb0001010111111110;\n  assign DirectLookupTable_1[3660] = 16'sb0001011000000000;\n  assign DirectLookupTable_1[3661] = 16'sb0001011000000001;\n  assign DirectLookupTable_1[3662] = 16'sb0001011000000011;\n  assign DirectLookupTable_1[3663] = 16'sb0001011000000100;\n  assign DirectLookupTable_1[3664] = 16'sb0001011000000110;\n  assign DirectLookupTable_1[3665] = 16'sb0001011000000111;\n  assign DirectLookupTable_1[3666] = 16'sb0001011000001001;\n  assign DirectLookupTable_1[3667] = 16'sb0001011000001010;\n  assign DirectLookupTable_1[3668] = 16'sb0001011000001100;\n  assign DirectLookupTable_1[3669] = 16'sb0001011000001101;\n  assign DirectLookupTable_1[3670] = 16'sb0001011000001111;\n  assign DirectLookupTable_1[3671] = 16'sb0001011000010000;\n  assign DirectLookupTable_1[3672] = 16'sb0001011000010010;\n  assign DirectLookupTable_1[3673] = 16'sb0001011000010011;\n  assign DirectLookupTable_1[3674] = 16'sb0001011000010101;\n  assign DirectLookupTable_1[3675] = 16'sb0001011000010110;\n  assign DirectLookupTable_1[3676] = 16'sb0001011000010111;\n  assign DirectLookupTable_1[3677] = 16'sb0001011000011001;\n  assign DirectLookupTable_1[3678] = 16'sb0001011000011010;\n  assign DirectLookupTable_1[3679] = 16'sb0001011000011100;\n  assign DirectLookupTable_1[3680] = 16'sb0001011000011101;\n  assign DirectLookupTable_1[3681] = 16'sb0001011000011111;\n  assign DirectLookupTable_1[3682] = 16'sb0001011000100000;\n  assign DirectLookupTable_1[3683] = 16'sb0001011000100010;\n  assign DirectLookupTable_1[3684] = 16'sb0001011000100011;\n  assign DirectLookupTable_1[3685] = 16'sb0001011000100101;\n  assign DirectLookupTable_1[3686] = 16'sb0001011000100110;\n  assign DirectLookupTable_1[3687] = 16'sb0001011000101000;\n  assign DirectLookupTable_1[3688] = 16'sb0001011000101001;\n  assign DirectLookupTable_1[3689] = 16'sb0001011000101011;\n  assign DirectLookupTable_1[3690] = 16'sb0001011000101100;\n  assign DirectLookupTable_1[3691] = 16'sb0001011000101110;\n  assign DirectLookupTable_1[3692] = 16'sb0001011000101111;\n  assign DirectLookupTable_1[3693] = 16'sb0001011000110001;\n  assign DirectLookupTable_1[3694] = 16'sb0001011000110010;\n  assign DirectLookupTable_1[3695] = 16'sb0001011000110011;\n  assign DirectLookupTable_1[3696] = 16'sb0001011000110101;\n  assign DirectLookupTable_1[3697] = 16'sb0001011000110110;\n  assign DirectLookupTable_1[3698] = 16'sb0001011000111000;\n  assign DirectLookupTable_1[3699] = 16'sb0001011000111001;\n  assign DirectLookupTable_1[3700] = 16'sb0001011000111011;\n  assign DirectLookupTable_1[3701] = 16'sb0001011000111100;\n  assign DirectLookupTable_1[3702] = 16'sb0001011000111110;\n  assign DirectLookupTable_1[3703] = 16'sb0001011000111111;\n  assign DirectLookupTable_1[3704] = 16'sb0001011001000001;\n  assign DirectLookupTable_1[3705] = 16'sb0001011001000010;\n  assign DirectLookupTable_1[3706] = 16'sb0001011001000100;\n  assign DirectLookupTable_1[3707] = 16'sb0001011001000101;\n  assign DirectLookupTable_1[3708] = 16'sb0001011001000111;\n  assign DirectLookupTable_1[3709] = 16'sb0001011001001000;\n  assign DirectLookupTable_1[3710] = 16'sb0001011001001010;\n  assign DirectLookupTable_1[3711] = 16'sb0001011001001011;\n  assign DirectLookupTable_1[3712] = 16'sb0001011001001100;\n  assign DirectLookupTable_1[3713] = 16'sb0001011001001110;\n  assign DirectLookupTable_1[3714] = 16'sb0001011001001111;\n  assign DirectLookupTable_1[3715] = 16'sb0001011001010001;\n  assign DirectLookupTable_1[3716] = 16'sb0001011001010010;\n  assign DirectLookupTable_1[3717] = 16'sb0001011001010100;\n  assign DirectLookupTable_1[3718] = 16'sb0001011001010101;\n  assign DirectLookupTable_1[3719] = 16'sb0001011001010111;\n  assign DirectLookupTable_1[3720] = 16'sb0001011001011000;\n  assign DirectLookupTable_1[3721] = 16'sb0001011001011010;\n  assign DirectLookupTable_1[3722] = 16'sb0001011001011011;\n  assign DirectLookupTable_1[3723] = 16'sb0001011001011101;\n  assign DirectLookupTable_1[3724] = 16'sb0001011001011110;\n  assign DirectLookupTable_1[3725] = 16'sb0001011001100000;\n  assign DirectLookupTable_1[3726] = 16'sb0001011001100001;\n  assign DirectLookupTable_1[3727] = 16'sb0001011001100011;\n  assign DirectLookupTable_1[3728] = 16'sb0001011001100100;\n  assign DirectLookupTable_1[3729] = 16'sb0001011001100110;\n  assign DirectLookupTable_1[3730] = 16'sb0001011001100111;\n  assign DirectLookupTable_1[3731] = 16'sb0001011001101000;\n  assign DirectLookupTable_1[3732] = 16'sb0001011001101010;\n  assign DirectLookupTable_1[3733] = 16'sb0001011001101011;\n  assign DirectLookupTable_1[3734] = 16'sb0001011001101101;\n  assign DirectLookupTable_1[3735] = 16'sb0001011001101110;\n  assign DirectLookupTable_1[3736] = 16'sb0001011001110000;\n  assign DirectLookupTable_1[3737] = 16'sb0001011001110001;\n  assign DirectLookupTable_1[3738] = 16'sb0001011001110011;\n  assign DirectLookupTable_1[3739] = 16'sb0001011001110100;\n  assign DirectLookupTable_1[3740] = 16'sb0001011001110110;\n  assign DirectLookupTable_1[3741] = 16'sb0001011001110111;\n  assign DirectLookupTable_1[3742] = 16'sb0001011001111001;\n  assign DirectLookupTable_1[3743] = 16'sb0001011001111010;\n  assign DirectLookupTable_1[3744] = 16'sb0001011001111100;\n  assign DirectLookupTable_1[3745] = 16'sb0001011001111101;\n  assign DirectLookupTable_1[3746] = 16'sb0001011001111111;\n  assign DirectLookupTable_1[3747] = 16'sb0001011010000000;\n  assign DirectLookupTable_1[3748] = 16'sb0001011010000001;\n  assign DirectLookupTable_1[3749] = 16'sb0001011010000011;\n  assign DirectLookupTable_1[3750] = 16'sb0001011010000100;\n  assign DirectLookupTable_1[3751] = 16'sb0001011010000110;\n  assign DirectLookupTable_1[3752] = 16'sb0001011010000111;\n  assign DirectLookupTable_1[3753] = 16'sb0001011010001001;\n  assign DirectLookupTable_1[3754] = 16'sb0001011010001010;\n  assign DirectLookupTable_1[3755] = 16'sb0001011010001100;\n  assign DirectLookupTable_1[3756] = 16'sb0001011010001101;\n  assign DirectLookupTable_1[3757] = 16'sb0001011010001111;\n  assign DirectLookupTable_1[3758] = 16'sb0001011010010000;\n  assign DirectLookupTable_1[3759] = 16'sb0001011010010010;\n  assign DirectLookupTable_1[3760] = 16'sb0001011010010011;\n  assign DirectLookupTable_1[3761] = 16'sb0001011010010101;\n  assign DirectLookupTable_1[3762] = 16'sb0001011010010110;\n  assign DirectLookupTable_1[3763] = 16'sb0001011010011000;\n  assign DirectLookupTable_1[3764] = 16'sb0001011010011001;\n  assign DirectLookupTable_1[3765] = 16'sb0001011010011010;\n  assign DirectLookupTable_1[3766] = 16'sb0001011010011100;\n  assign DirectLookupTable_1[3767] = 16'sb0001011010011101;\n  assign DirectLookupTable_1[3768] = 16'sb0001011010011111;\n  assign DirectLookupTable_1[3769] = 16'sb0001011010100000;\n  assign DirectLookupTable_1[3770] = 16'sb0001011010100010;\n  assign DirectLookupTable_1[3771] = 16'sb0001011010100011;\n  assign DirectLookupTable_1[3772] = 16'sb0001011010100101;\n  assign DirectLookupTable_1[3773] = 16'sb0001011010100110;\n  assign DirectLookupTable_1[3774] = 16'sb0001011010101000;\n  assign DirectLookupTable_1[3775] = 16'sb0001011010101001;\n  assign DirectLookupTable_1[3776] = 16'sb0001011010101011;\n  assign DirectLookupTable_1[3777] = 16'sb0001011010101100;\n  assign DirectLookupTable_1[3778] = 16'sb0001011010101110;\n  assign DirectLookupTable_1[3779] = 16'sb0001011010101111;\n  assign DirectLookupTable_1[3780] = 16'sb0001011010110000;\n  assign DirectLookupTable_1[3781] = 16'sb0001011010110010;\n  assign DirectLookupTable_1[3782] = 16'sb0001011010110011;\n  assign DirectLookupTable_1[3783] = 16'sb0001011010110101;\n  assign DirectLookupTable_1[3784] = 16'sb0001011010110110;\n  assign DirectLookupTable_1[3785] = 16'sb0001011010111000;\n  assign DirectLookupTable_1[3786] = 16'sb0001011010111001;\n  assign DirectLookupTable_1[3787] = 16'sb0001011010111011;\n  assign DirectLookupTable_1[3788] = 16'sb0001011010111100;\n  assign DirectLookupTable_1[3789] = 16'sb0001011010111110;\n  assign DirectLookupTable_1[3790] = 16'sb0001011010111111;\n  assign DirectLookupTable_1[3791] = 16'sb0001011011000001;\n  assign DirectLookupTable_1[3792] = 16'sb0001011011000010;\n  assign DirectLookupTable_1[3793] = 16'sb0001011011000100;\n  assign DirectLookupTable_1[3794] = 16'sb0001011011000101;\n  assign DirectLookupTable_1[3795] = 16'sb0001011011000111;\n  assign DirectLookupTable_1[3796] = 16'sb0001011011001000;\n  assign DirectLookupTable_1[3797] = 16'sb0001011011001001;\n  assign DirectLookupTable_1[3798] = 16'sb0001011011001011;\n  assign DirectLookupTable_1[3799] = 16'sb0001011011001100;\n  assign DirectLookupTable_1[3800] = 16'sb0001011011001110;\n  assign DirectLookupTable_1[3801] = 16'sb0001011011001111;\n  assign DirectLookupTable_1[3802] = 16'sb0001011011010001;\n  assign DirectLookupTable_1[3803] = 16'sb0001011011010010;\n  assign DirectLookupTable_1[3804] = 16'sb0001011011010100;\n  assign DirectLookupTable_1[3805] = 16'sb0001011011010101;\n  assign DirectLookupTable_1[3806] = 16'sb0001011011010111;\n  assign DirectLookupTable_1[3807] = 16'sb0001011011011000;\n  assign DirectLookupTable_1[3808] = 16'sb0001011011011010;\n  assign DirectLookupTable_1[3809] = 16'sb0001011011011011;\n  assign DirectLookupTable_1[3810] = 16'sb0001011011011101;\n  assign DirectLookupTable_1[3811] = 16'sb0001011011011110;\n  assign DirectLookupTable_1[3812] = 16'sb0001011011011111;\n  assign DirectLookupTable_1[3813] = 16'sb0001011011100001;\n  assign DirectLookupTable_1[3814] = 16'sb0001011011100010;\n  assign DirectLookupTable_1[3815] = 16'sb0001011011100100;\n  assign DirectLookupTable_1[3816] = 16'sb0001011011100101;\n  assign DirectLookupTable_1[3817] = 16'sb0001011011100111;\n  assign DirectLookupTable_1[3818] = 16'sb0001011011101000;\n  assign DirectLookupTable_1[3819] = 16'sb0001011011101010;\n  assign DirectLookupTable_1[3820] = 16'sb0001011011101011;\n  assign DirectLookupTable_1[3821] = 16'sb0001011011101101;\n  assign DirectLookupTable_1[3822] = 16'sb0001011011101110;\n  assign DirectLookupTable_1[3823] = 16'sb0001011011110000;\n  assign DirectLookupTable_1[3824] = 16'sb0001011011110001;\n  assign DirectLookupTable_1[3825] = 16'sb0001011011110011;\n  assign DirectLookupTable_1[3826] = 16'sb0001011011110100;\n  assign DirectLookupTable_1[3827] = 16'sb0001011011110101;\n  assign DirectLookupTable_1[3828] = 16'sb0001011011110111;\n  assign DirectLookupTable_1[3829] = 16'sb0001011011111000;\n  assign DirectLookupTable_1[3830] = 16'sb0001011011111010;\n  assign DirectLookupTable_1[3831] = 16'sb0001011011111011;\n  assign DirectLookupTable_1[3832] = 16'sb0001011011111101;\n  assign DirectLookupTable_1[3833] = 16'sb0001011011111110;\n  assign DirectLookupTable_1[3834] = 16'sb0001011100000000;\n  assign DirectLookupTable_1[3835] = 16'sb0001011100000001;\n  assign DirectLookupTable_1[3836] = 16'sb0001011100000011;\n  assign DirectLookupTable_1[3837] = 16'sb0001011100000100;\n  assign DirectLookupTable_1[3838] = 16'sb0001011100000110;\n  assign DirectLookupTable_1[3839] = 16'sb0001011100000111;\n  assign DirectLookupTable_1[3840] = 16'sb0001011100001001;\n  assign DirectLookupTable_1[3841] = 16'sb0001011100001010;\n  assign DirectLookupTable_1[3842] = 16'sb0001011100001011;\n  assign DirectLookupTable_1[3843] = 16'sb0001011100001101;\n  assign DirectLookupTable_1[3844] = 16'sb0001011100001110;\n  assign DirectLookupTable_1[3845] = 16'sb0001011100010000;\n  assign DirectLookupTable_1[3846] = 16'sb0001011100010001;\n  assign DirectLookupTable_1[3847] = 16'sb0001011100010011;\n  assign DirectLookupTable_1[3848] = 16'sb0001011100010100;\n  assign DirectLookupTable_1[3849] = 16'sb0001011100010110;\n  assign DirectLookupTable_1[3850] = 16'sb0001011100010111;\n  assign DirectLookupTable_1[3851] = 16'sb0001011100011001;\n  assign DirectLookupTable_1[3852] = 16'sb0001011100011010;\n  assign DirectLookupTable_1[3853] = 16'sb0001011100011100;\n  assign DirectLookupTable_1[3854] = 16'sb0001011100011101;\n  assign DirectLookupTable_1[3855] = 16'sb0001011100011110;\n  assign DirectLookupTable_1[3856] = 16'sb0001011100100000;\n  assign DirectLookupTable_1[3857] = 16'sb0001011100100001;\n  assign DirectLookupTable_1[3858] = 16'sb0001011100100011;\n  assign DirectLookupTable_1[3859] = 16'sb0001011100100100;\n  assign DirectLookupTable_1[3860] = 16'sb0001011100100110;\n  assign DirectLookupTable_1[3861] = 16'sb0001011100100111;\n  assign DirectLookupTable_1[3862] = 16'sb0001011100101001;\n  assign DirectLookupTable_1[3863] = 16'sb0001011100101010;\n  assign DirectLookupTable_1[3864] = 16'sb0001011100101100;\n  assign DirectLookupTable_1[3865] = 16'sb0001011100101101;\n  assign DirectLookupTable_1[3866] = 16'sb0001011100101111;\n  assign DirectLookupTable_1[3867] = 16'sb0001011100110000;\n  assign DirectLookupTable_1[3868] = 16'sb0001011100110010;\n  assign DirectLookupTable_1[3869] = 16'sb0001011100110011;\n  assign DirectLookupTable_1[3870] = 16'sb0001011100110100;\n  assign DirectLookupTable_1[3871] = 16'sb0001011100110110;\n  assign DirectLookupTable_1[3872] = 16'sb0001011100110111;\n  assign DirectLookupTable_1[3873] = 16'sb0001011100111001;\n  assign DirectLookupTable_1[3874] = 16'sb0001011100111010;\n  assign DirectLookupTable_1[3875] = 16'sb0001011100111100;\n  assign DirectLookupTable_1[3876] = 16'sb0001011100111101;\n  assign DirectLookupTable_1[3877] = 16'sb0001011100111111;\n  assign DirectLookupTable_1[3878] = 16'sb0001011101000000;\n  assign DirectLookupTable_1[3879] = 16'sb0001011101000010;\n  assign DirectLookupTable_1[3880] = 16'sb0001011101000011;\n  assign DirectLookupTable_1[3881] = 16'sb0001011101000101;\n  assign DirectLookupTable_1[3882] = 16'sb0001011101000110;\n  assign DirectLookupTable_1[3883] = 16'sb0001011101000111;\n  assign DirectLookupTable_1[3884] = 16'sb0001011101001001;\n  assign DirectLookupTable_1[3885] = 16'sb0001011101001010;\n  assign DirectLookupTable_1[3886] = 16'sb0001011101001100;\n  assign DirectLookupTable_1[3887] = 16'sb0001011101001101;\n  assign DirectLookupTable_1[3888] = 16'sb0001011101001111;\n  assign DirectLookupTable_1[3889] = 16'sb0001011101010000;\n  assign DirectLookupTable_1[3890] = 16'sb0001011101010010;\n  assign DirectLookupTable_1[3891] = 16'sb0001011101010011;\n  assign DirectLookupTable_1[3892] = 16'sb0001011101010101;\n  assign DirectLookupTable_1[3893] = 16'sb0001011101010110;\n  assign DirectLookupTable_1[3894] = 16'sb0001011101011000;\n  assign DirectLookupTable_1[3895] = 16'sb0001011101011001;\n  assign DirectLookupTable_1[3896] = 16'sb0001011101011011;\n  assign DirectLookupTable_1[3897] = 16'sb0001011101011100;\n  assign DirectLookupTable_1[3898] = 16'sb0001011101011101;\n  assign DirectLookupTable_1[3899] = 16'sb0001011101011111;\n  assign DirectLookupTable_1[3900] = 16'sb0001011101100000;\n  assign DirectLookupTable_1[3901] = 16'sb0001011101100010;\n  assign DirectLookupTable_1[3902] = 16'sb0001011101100011;\n  assign DirectLookupTable_1[3903] = 16'sb0001011101100101;\n  assign DirectLookupTable_1[3904] = 16'sb0001011101100110;\n  assign DirectLookupTable_1[3905] = 16'sb0001011101101000;\n  assign DirectLookupTable_1[3906] = 16'sb0001011101101001;\n  assign DirectLookupTable_1[3907] = 16'sb0001011101101011;\n  assign DirectLookupTable_1[3908] = 16'sb0001011101101100;\n  assign DirectLookupTable_1[3909] = 16'sb0001011101101110;\n  assign DirectLookupTable_1[3910] = 16'sb0001011101101111;\n  assign DirectLookupTable_1[3911] = 16'sb0001011101110000;\n  assign DirectLookupTable_1[3912] = 16'sb0001011101110010;\n  assign DirectLookupTable_1[3913] = 16'sb0001011101110011;\n  assign DirectLookupTable_1[3914] = 16'sb0001011101110101;\n  assign DirectLookupTable_1[3915] = 16'sb0001011101110110;\n  assign DirectLookupTable_1[3916] = 16'sb0001011101111000;\n  assign DirectLookupTable_1[3917] = 16'sb0001011101111001;\n  assign DirectLookupTable_1[3918] = 16'sb0001011101111011;\n  assign DirectLookupTable_1[3919] = 16'sb0001011101111100;\n  assign DirectLookupTable_1[3920] = 16'sb0001011101111110;\n  assign DirectLookupTable_1[3921] = 16'sb0001011101111111;\n  assign DirectLookupTable_1[3922] = 16'sb0001011110000001;\n  assign DirectLookupTable_1[3923] = 16'sb0001011110000010;\n  assign DirectLookupTable_1[3924] = 16'sb0001011110000011;\n  assign DirectLookupTable_1[3925] = 16'sb0001011110000101;\n  assign DirectLookupTable_1[3926] = 16'sb0001011110000110;\n  assign DirectLookupTable_1[3927] = 16'sb0001011110001000;\n  assign DirectLookupTable_1[3928] = 16'sb0001011110001001;\n  assign DirectLookupTable_1[3929] = 16'sb0001011110001011;\n  assign DirectLookupTable_1[3930] = 16'sb0001011110001100;\n  assign DirectLookupTable_1[3931] = 16'sb0001011110001110;\n  assign DirectLookupTable_1[3932] = 16'sb0001011110001111;\n  assign DirectLookupTable_1[3933] = 16'sb0001011110010001;\n  assign DirectLookupTable_1[3934] = 16'sb0001011110010010;\n  assign DirectLookupTable_1[3935] = 16'sb0001011110010100;\n  assign DirectLookupTable_1[3936] = 16'sb0001011110010101;\n  assign DirectLookupTable_1[3937] = 16'sb0001011110010110;\n  assign DirectLookupTable_1[3938] = 16'sb0001011110011000;\n  assign DirectLookupTable_1[3939] = 16'sb0001011110011001;\n  assign DirectLookupTable_1[3940] = 16'sb0001011110011011;\n  assign DirectLookupTable_1[3941] = 16'sb0001011110011100;\n  assign DirectLookupTable_1[3942] = 16'sb0001011110011110;\n  assign DirectLookupTable_1[3943] = 16'sb0001011110011111;\n  assign DirectLookupTable_1[3944] = 16'sb0001011110100001;\n  assign DirectLookupTable_1[3945] = 16'sb0001011110100010;\n  assign DirectLookupTable_1[3946] = 16'sb0001011110100100;\n  assign DirectLookupTable_1[3947] = 16'sb0001011110100101;\n  assign DirectLookupTable_1[3948] = 16'sb0001011110100110;\n  assign DirectLookupTable_1[3949] = 16'sb0001011110101000;\n  assign DirectLookupTable_1[3950] = 16'sb0001011110101001;\n  assign DirectLookupTable_1[3951] = 16'sb0001011110101011;\n  assign DirectLookupTable_1[3952] = 16'sb0001011110101100;\n  assign DirectLookupTable_1[3953] = 16'sb0001011110101110;\n  assign DirectLookupTable_1[3954] = 16'sb0001011110101111;\n  assign DirectLookupTable_1[3955] = 16'sb0001011110110001;\n  assign DirectLookupTable_1[3956] = 16'sb0001011110110010;\n  assign DirectLookupTable_1[3957] = 16'sb0001011110110100;\n  assign DirectLookupTable_1[3958] = 16'sb0001011110110101;\n  assign DirectLookupTable_1[3959] = 16'sb0001011110110111;\n  assign DirectLookupTable_1[3960] = 16'sb0001011110111000;\n  assign DirectLookupTable_1[3961] = 16'sb0001011110111001;\n  assign DirectLookupTable_1[3962] = 16'sb0001011110111011;\n  assign DirectLookupTable_1[3963] = 16'sb0001011110111100;\n  assign DirectLookupTable_1[3964] = 16'sb0001011110111110;\n  assign DirectLookupTable_1[3965] = 16'sb0001011110111111;\n  assign DirectLookupTable_1[3966] = 16'sb0001011111000001;\n  assign DirectLookupTable_1[3967] = 16'sb0001011111000010;\n  assign DirectLookupTable_1[3968] = 16'sb0001011111000100;\n  assign DirectLookupTable_1[3969] = 16'sb0001011111000101;\n  assign DirectLookupTable_1[3970] = 16'sb0001011111000111;\n  assign DirectLookupTable_1[3971] = 16'sb0001011111001000;\n  assign DirectLookupTable_1[3972] = 16'sb0001011111001001;\n  assign DirectLookupTable_1[3973] = 16'sb0001011111001011;\n  assign DirectLookupTable_1[3974] = 16'sb0001011111001100;\n  assign DirectLookupTable_1[3975] = 16'sb0001011111001110;\n  assign DirectLookupTable_1[3976] = 16'sb0001011111001111;\n  assign DirectLookupTable_1[3977] = 16'sb0001011111010001;\n  assign DirectLookupTable_1[3978] = 16'sb0001011111010010;\n  assign DirectLookupTable_1[3979] = 16'sb0001011111010100;\n  assign DirectLookupTable_1[3980] = 16'sb0001011111010101;\n  assign DirectLookupTable_1[3981] = 16'sb0001011111010111;\n  assign DirectLookupTable_1[3982] = 16'sb0001011111011000;\n  assign DirectLookupTable_1[3983] = 16'sb0001011111011010;\n  assign DirectLookupTable_1[3984] = 16'sb0001011111011011;\n  assign DirectLookupTable_1[3985] = 16'sb0001011111011100;\n  assign DirectLookupTable_1[3986] = 16'sb0001011111011110;\n  assign DirectLookupTable_1[3987] = 16'sb0001011111011111;\n  assign DirectLookupTable_1[3988] = 16'sb0001011111100001;\n  assign DirectLookupTable_1[3989] = 16'sb0001011111100010;\n  assign DirectLookupTable_1[3990] = 16'sb0001011111100100;\n  assign DirectLookupTable_1[3991] = 16'sb0001011111100101;\n  assign DirectLookupTable_1[3992] = 16'sb0001011111100111;\n  assign DirectLookupTable_1[3993] = 16'sb0001011111101000;\n  assign DirectLookupTable_1[3994] = 16'sb0001011111101010;\n  assign DirectLookupTable_1[3995] = 16'sb0001011111101011;\n  assign DirectLookupTable_1[3996] = 16'sb0001011111101100;\n  assign DirectLookupTable_1[3997] = 16'sb0001011111101110;\n  assign DirectLookupTable_1[3998] = 16'sb0001011111101111;\n  assign DirectLookupTable_1[3999] = 16'sb0001011111110001;\n  assign DirectLookupTable_1[4000] = 16'sb0001011111110010;\n  assign DirectLookupTable_1[4001] = 16'sb0001011111110100;\n  assign DirectLookupTable_1[4002] = 16'sb0001011111110101;\n  assign DirectLookupTable_1[4003] = 16'sb0001011111110111;\n  assign DirectLookupTable_1[4004] = 16'sb0001011111111000;\n  assign DirectLookupTable_1[4005] = 16'sb0001011111111010;\n  assign DirectLookupTable_1[4006] = 16'sb0001011111111011;\n  assign DirectLookupTable_1[4007] = 16'sb0001011111111100;\n  assign DirectLookupTable_1[4008] = 16'sb0001011111111110;\n  assign DirectLookupTable_1[4009] = 16'sb0001011111111111;\n  assign DirectLookupTable_1[4010] = 16'sb0001100000000001;\n  assign DirectLookupTable_1[4011] = 16'sb0001100000000010;\n  assign DirectLookupTable_1[4012] = 16'sb0001100000000100;\n  assign DirectLookupTable_1[4013] = 16'sb0001100000000101;\n  assign DirectLookupTable_1[4014] = 16'sb0001100000000111;\n  assign DirectLookupTable_1[4015] = 16'sb0001100000001000;\n  assign DirectLookupTable_1[4016] = 16'sb0001100000001010;\n  assign DirectLookupTable_1[4017] = 16'sb0001100000001011;\n  assign DirectLookupTable_1[4018] = 16'sb0001100000001101;\n  assign DirectLookupTable_1[4019] = 16'sb0001100000001110;\n  assign DirectLookupTable_1[4020] = 16'sb0001100000001111;\n  assign DirectLookupTable_1[4021] = 16'sb0001100000010001;\n  assign DirectLookupTable_1[4022] = 16'sb0001100000010010;\n  assign DirectLookupTable_1[4023] = 16'sb0001100000010100;\n  assign DirectLookupTable_1[4024] = 16'sb0001100000010101;\n  assign DirectLookupTable_1[4025] = 16'sb0001100000010111;\n  assign DirectLookupTable_1[4026] = 16'sb0001100000011000;\n  assign DirectLookupTable_1[4027] = 16'sb0001100000011010;\n  assign DirectLookupTable_1[4028] = 16'sb0001100000011011;\n  assign DirectLookupTable_1[4029] = 16'sb0001100000011101;\n  assign DirectLookupTable_1[4030] = 16'sb0001100000011110;\n  assign DirectLookupTable_1[4031] = 16'sb0001100000011111;\n  assign DirectLookupTable_1[4032] = 16'sb0001100000100001;\n  assign DirectLookupTable_1[4033] = 16'sb0001100000100010;\n  assign DirectLookupTable_1[4034] = 16'sb0001100000100100;\n  assign DirectLookupTable_1[4035] = 16'sb0001100000100101;\n  assign DirectLookupTable_1[4036] = 16'sb0001100000100111;\n  assign DirectLookupTable_1[4037] = 16'sb0001100000101000;\n  assign DirectLookupTable_1[4038] = 16'sb0001100000101010;\n  assign DirectLookupTable_1[4039] = 16'sb0001100000101011;\n  assign DirectLookupTable_1[4040] = 16'sb0001100000101101;\n  assign DirectLookupTable_1[4041] = 16'sb0001100000101110;\n  assign DirectLookupTable_1[4042] = 16'sb0001100000101111;\n  assign DirectLookupTable_1[4043] = 16'sb0001100000110001;\n  assign DirectLookupTable_1[4044] = 16'sb0001100000110010;\n  assign DirectLookupTable_1[4045] = 16'sb0001100000110100;\n  assign DirectLookupTable_1[4046] = 16'sb0001100000110101;\n  assign DirectLookupTable_1[4047] = 16'sb0001100000110111;\n  assign DirectLookupTable_1[4048] = 16'sb0001100000111000;\n  assign DirectLookupTable_1[4049] = 16'sb0001100000111010;\n  assign DirectLookupTable_1[4050] = 16'sb0001100000111011;\n  assign DirectLookupTable_1[4051] = 16'sb0001100000111101;\n  assign DirectLookupTable_1[4052] = 16'sb0001100000111110;\n  assign DirectLookupTable_1[4053] = 16'sb0001100000111111;\n  assign DirectLookupTable_1[4054] = 16'sb0001100001000001;\n  assign DirectLookupTable_1[4055] = 16'sb0001100001000010;\n  assign DirectLookupTable_1[4056] = 16'sb0001100001000100;\n  assign DirectLookupTable_1[4057] = 16'sb0001100001000101;\n  assign DirectLookupTable_1[4058] = 16'sb0001100001000111;\n  assign DirectLookupTable_1[4059] = 16'sb0001100001001000;\n  assign DirectLookupTable_1[4060] = 16'sb0001100001001010;\n  assign DirectLookupTable_1[4061] = 16'sb0001100001001011;\n  assign DirectLookupTable_1[4062] = 16'sb0001100001001101;\n  assign DirectLookupTable_1[4063] = 16'sb0001100001001110;\n  assign DirectLookupTable_1[4064] = 16'sb0001100001001111;\n  assign DirectLookupTable_1[4065] = 16'sb0001100001010001;\n  assign DirectLookupTable_1[4066] = 16'sb0001100001010010;\n  assign DirectLookupTable_1[4067] = 16'sb0001100001010100;\n  assign DirectLookupTable_1[4068] = 16'sb0001100001010101;\n  assign DirectLookupTable_1[4069] = 16'sb0001100001010111;\n  assign DirectLookupTable_1[4070] = 16'sb0001100001011000;\n  assign DirectLookupTable_1[4071] = 16'sb0001100001011010;\n  assign DirectLookupTable_1[4072] = 16'sb0001100001011011;\n  assign DirectLookupTable_1[4073] = 16'sb0001100001011100;\n  assign DirectLookupTable_1[4074] = 16'sb0001100001011110;\n  assign DirectLookupTable_1[4075] = 16'sb0001100001011111;\n  assign DirectLookupTable_1[4076] = 16'sb0001100001100001;\n  assign DirectLookupTable_1[4077] = 16'sb0001100001100010;\n  assign DirectLookupTable_1[4078] = 16'sb0001100001100100;\n  assign DirectLookupTable_1[4079] = 16'sb0001100001100101;\n  assign DirectLookupTable_1[4080] = 16'sb0001100001100111;\n  assign DirectLookupTable_1[4081] = 16'sb0001100001101000;\n  assign DirectLookupTable_1[4082] = 16'sb0001100001101010;\n  assign DirectLookupTable_1[4083] = 16'sb0001100001101011;\n  assign DirectLookupTable_1[4084] = 16'sb0001100001101100;\n  assign DirectLookupTable_1[4085] = 16'sb0001100001101110;\n  assign DirectLookupTable_1[4086] = 16'sb0001100001101111;\n  assign DirectLookupTable_1[4087] = 16'sb0001100001110001;\n  assign DirectLookupTable_1[4088] = 16'sb0001100001110010;\n  assign DirectLookupTable_1[4089] = 16'sb0001100001110100;\n  assign DirectLookupTable_1[4090] = 16'sb0001100001110101;\n  assign DirectLookupTable_1[4091] = 16'sb0001100001110111;\n  assign DirectLookupTable_1[4092] = 16'sb0001100001111000;\n  assign DirectLookupTable_1[4093] = 16'sb0001100001111010;\n  assign DirectLookupTable_1[4094] = 16'sb0001100001111011;\n  assign DirectLookupTable_1[4095] = 16'sb0001100001111100;\n  assign DirectLookupTable_1[4096] = 16'sb0001100001111110;\n  assign DirectLookupTable_1[4097] = 16'sb0001100001111111;\n  assign DirectLookupTable_1[4098] = 16'sb0001100010000001;\n  assign DirectLookupTable_1[4099] = 16'sb0001100010000010;\n  assign DirectLookupTable_1[4100] = 16'sb0001100010000100;\n  assign DirectLookupTable_1[4101] = 16'sb0001100010000101;\n  assign DirectLookupTable_1[4102] = 16'sb0001100010000111;\n  assign DirectLookupTable_1[4103] = 16'sb0001100010001000;\n  assign DirectLookupTable_1[4104] = 16'sb0001100010001001;\n  assign DirectLookupTable_1[4105] = 16'sb0001100010001011;\n  assign DirectLookupTable_1[4106] = 16'sb0001100010001100;\n  assign DirectLookupTable_1[4107] = 16'sb0001100010001110;\n  assign DirectLookupTable_1[4108] = 16'sb0001100010001111;\n  assign DirectLookupTable_1[4109] = 16'sb0001100010010001;\n  assign DirectLookupTable_1[4110] = 16'sb0001100010010010;\n  assign DirectLookupTable_1[4111] = 16'sb0001100010010100;\n  assign DirectLookupTable_1[4112] = 16'sb0001100010010101;\n  assign DirectLookupTable_1[4113] = 16'sb0001100010010111;\n  assign DirectLookupTable_1[4114] = 16'sb0001100010011000;\n  assign DirectLookupTable_1[4115] = 16'sb0001100010011001;\n  assign DirectLookupTable_1[4116] = 16'sb0001100010011011;\n  assign DirectLookupTable_1[4117] = 16'sb0001100010011100;\n  assign DirectLookupTable_1[4118] = 16'sb0001100010011110;\n  assign DirectLookupTable_1[4119] = 16'sb0001100010011111;\n  assign DirectLookupTable_1[4120] = 16'sb0001100010100001;\n  assign DirectLookupTable_1[4121] = 16'sb0001100010100010;\n  assign DirectLookupTable_1[4122] = 16'sb0001100010100100;\n  assign DirectLookupTable_1[4123] = 16'sb0001100010100101;\n  assign DirectLookupTable_1[4124] = 16'sb0001100010100110;\n  assign DirectLookupTable_1[4125] = 16'sb0001100010101000;\n  assign DirectLookupTable_1[4126] = 16'sb0001100010101001;\n  assign DirectLookupTable_1[4127] = 16'sb0001100010101011;\n  assign DirectLookupTable_1[4128] = 16'sb0001100010101100;\n  assign DirectLookupTable_1[4129] = 16'sb0001100010101110;\n  assign DirectLookupTable_1[4130] = 16'sb0001100010101111;\n  assign DirectLookupTable_1[4131] = 16'sb0001100010110001;\n  assign DirectLookupTable_1[4132] = 16'sb0001100010110010;\n  assign DirectLookupTable_1[4133] = 16'sb0001100010110100;\n  assign DirectLookupTable_1[4134] = 16'sb0001100010110101;\n  assign DirectLookupTable_1[4135] = 16'sb0001100010110110;\n  assign DirectLookupTable_1[4136] = 16'sb0001100010111000;\n  assign DirectLookupTable_1[4137] = 16'sb0001100010111001;\n  assign DirectLookupTable_1[4138] = 16'sb0001100010111011;\n  assign DirectLookupTable_1[4139] = 16'sb0001100010111100;\n  assign DirectLookupTable_1[4140] = 16'sb0001100010111110;\n  assign DirectLookupTable_1[4141] = 16'sb0001100010111111;\n  assign DirectLookupTable_1[4142] = 16'sb0001100011000001;\n  assign DirectLookupTable_1[4143] = 16'sb0001100011000010;\n  assign DirectLookupTable_1[4144] = 16'sb0001100011000011;\n  assign DirectLookupTable_1[4145] = 16'sb0001100011000101;\n  assign DirectLookupTable_1[4146] = 16'sb0001100011000110;\n  assign DirectLookupTable_1[4147] = 16'sb0001100011001000;\n  assign DirectLookupTable_1[4148] = 16'sb0001100011001001;\n  assign DirectLookupTable_1[4149] = 16'sb0001100011001011;\n  assign DirectLookupTable_1[4150] = 16'sb0001100011001100;\n  assign DirectLookupTable_1[4151] = 16'sb0001100011001110;\n  assign DirectLookupTable_1[4152] = 16'sb0001100011001111;\n  assign DirectLookupTable_1[4153] = 16'sb0001100011010001;\n  assign DirectLookupTable_1[4154] = 16'sb0001100011010010;\n  assign DirectLookupTable_1[4155] = 16'sb0001100011010011;\n  assign DirectLookupTable_1[4156] = 16'sb0001100011010101;\n  assign DirectLookupTable_1[4157] = 16'sb0001100011010110;\n  assign DirectLookupTable_1[4158] = 16'sb0001100011011000;\n  assign DirectLookupTable_1[4159] = 16'sb0001100011011001;\n  assign DirectLookupTable_1[4160] = 16'sb0001100011011011;\n  assign DirectLookupTable_1[4161] = 16'sb0001100011011100;\n  assign DirectLookupTable_1[4162] = 16'sb0001100011011110;\n  assign DirectLookupTable_1[4163] = 16'sb0001100011011111;\n  assign DirectLookupTable_1[4164] = 16'sb0001100011100000;\n  assign DirectLookupTable_1[4165] = 16'sb0001100011100010;\n  assign DirectLookupTable_1[4166] = 16'sb0001100011100011;\n  assign DirectLookupTable_1[4167] = 16'sb0001100011100101;\n  assign DirectLookupTable_1[4168] = 16'sb0001100011100110;\n  assign DirectLookupTable_1[4169] = 16'sb0001100011101000;\n  assign DirectLookupTable_1[4170] = 16'sb0001100011101001;\n  assign DirectLookupTable_1[4171] = 16'sb0001100011101011;\n  assign DirectLookupTable_1[4172] = 16'sb0001100011101100;\n  assign DirectLookupTable_1[4173] = 16'sb0001100011101101;\n  assign DirectLookupTable_1[4174] = 16'sb0001100011101111;\n  assign DirectLookupTable_1[4175] = 16'sb0001100011110000;\n  assign DirectLookupTable_1[4176] = 16'sb0001100011110010;\n  assign DirectLookupTable_1[4177] = 16'sb0001100011110011;\n  assign DirectLookupTable_1[4178] = 16'sb0001100011110101;\n  assign DirectLookupTable_1[4179] = 16'sb0001100011110110;\n  assign DirectLookupTable_1[4180] = 16'sb0001100011111000;\n  assign DirectLookupTable_1[4181] = 16'sb0001100011111001;\n  assign DirectLookupTable_1[4182] = 16'sb0001100011111010;\n  assign DirectLookupTable_1[4183] = 16'sb0001100011111100;\n  assign DirectLookupTable_1[4184] = 16'sb0001100011111101;\n  assign DirectLookupTable_1[4185] = 16'sb0001100011111111;\n  assign DirectLookupTable_1[4186] = 16'sb0001100100000000;\n  assign DirectLookupTable_1[4187] = 16'sb0001100100000010;\n  assign DirectLookupTable_1[4188] = 16'sb0001100100000011;\n  assign DirectLookupTable_1[4189] = 16'sb0001100100000101;\n  assign DirectLookupTable_1[4190] = 16'sb0001100100000110;\n  assign DirectLookupTable_1[4191] = 16'sb0001100100000111;\n  assign DirectLookupTable_1[4192] = 16'sb0001100100001001;\n  assign DirectLookupTable_1[4193] = 16'sb0001100100001010;\n  assign DirectLookupTable_1[4194] = 16'sb0001100100001100;\n  assign DirectLookupTable_1[4195] = 16'sb0001100100001101;\n  assign DirectLookupTable_1[4196] = 16'sb0001100100001111;\n  assign DirectLookupTable_1[4197] = 16'sb0001100100010000;\n  assign DirectLookupTable_1[4198] = 16'sb0001100100010010;\n  assign DirectLookupTable_1[4199] = 16'sb0001100100010011;\n  assign DirectLookupTable_1[4200] = 16'sb0001100100010100;\n  assign DirectLookupTable_1[4201] = 16'sb0001100100010110;\n  assign DirectLookupTable_1[4202] = 16'sb0001100100010111;\n  assign DirectLookupTable_1[4203] = 16'sb0001100100011001;\n  assign DirectLookupTable_1[4204] = 16'sb0001100100011010;\n  assign DirectLookupTable_1[4205] = 16'sb0001100100011100;\n  assign DirectLookupTable_1[4206] = 16'sb0001100100011101;\n  assign DirectLookupTable_1[4207] = 16'sb0001100100011111;\n  assign DirectLookupTable_1[4208] = 16'sb0001100100100000;\n  assign DirectLookupTable_1[4209] = 16'sb0001100100100010;\n  assign DirectLookupTable_1[4210] = 16'sb0001100100100011;\n  assign DirectLookupTable_1[4211] = 16'sb0001100100100100;\n  assign DirectLookupTable_1[4212] = 16'sb0001100100100110;\n  assign DirectLookupTable_1[4213] = 16'sb0001100100100111;\n  assign DirectLookupTable_1[4214] = 16'sb0001100100101001;\n  assign DirectLookupTable_1[4215] = 16'sb0001100100101010;\n  assign DirectLookupTable_1[4216] = 16'sb0001100100101100;\n  assign DirectLookupTable_1[4217] = 16'sb0001100100101101;\n  assign DirectLookupTable_1[4218] = 16'sb0001100100101111;\n  assign DirectLookupTable_1[4219] = 16'sb0001100100110000;\n  assign DirectLookupTable_1[4220] = 16'sb0001100100110001;\n  assign DirectLookupTable_1[4221] = 16'sb0001100100110011;\n  assign DirectLookupTable_1[4222] = 16'sb0001100100110100;\n  assign DirectLookupTable_1[4223] = 16'sb0001100100110110;\n  assign DirectLookupTable_1[4224] = 16'sb0001100100110111;\n  assign DirectLookupTable_1[4225] = 16'sb0001100100111001;\n  assign DirectLookupTable_1[4226] = 16'sb0001100100111010;\n  assign DirectLookupTable_1[4227] = 16'sb0001100100111011;\n  assign DirectLookupTable_1[4228] = 16'sb0001100100111101;\n  assign DirectLookupTable_1[4229] = 16'sb0001100100111110;\n  assign DirectLookupTable_1[4230] = 16'sb0001100101000000;\n  assign DirectLookupTable_1[4231] = 16'sb0001100101000001;\n  assign DirectLookupTable_1[4232] = 16'sb0001100101000011;\n  assign DirectLookupTable_1[4233] = 16'sb0001100101000100;\n  assign DirectLookupTable_1[4234] = 16'sb0001100101000110;\n  assign DirectLookupTable_1[4235] = 16'sb0001100101000111;\n  assign DirectLookupTable_1[4236] = 16'sb0001100101001000;\n  assign DirectLookupTable_1[4237] = 16'sb0001100101001010;\n  assign DirectLookupTable_1[4238] = 16'sb0001100101001011;\n  assign DirectLookupTable_1[4239] = 16'sb0001100101001101;\n  assign DirectLookupTable_1[4240] = 16'sb0001100101001110;\n  assign DirectLookupTable_1[4241] = 16'sb0001100101010000;\n  assign DirectLookupTable_1[4242] = 16'sb0001100101010001;\n  assign DirectLookupTable_1[4243] = 16'sb0001100101010011;\n  assign DirectLookupTable_1[4244] = 16'sb0001100101010100;\n  assign DirectLookupTable_1[4245] = 16'sb0001100101010101;\n  assign DirectLookupTable_1[4246] = 16'sb0001100101010111;\n  assign DirectLookupTable_1[4247] = 16'sb0001100101011000;\n  assign DirectLookupTable_1[4248] = 16'sb0001100101011010;\n  assign DirectLookupTable_1[4249] = 16'sb0001100101011011;\n  assign DirectLookupTable_1[4250] = 16'sb0001100101011101;\n  assign DirectLookupTable_1[4251] = 16'sb0001100101011110;\n  assign DirectLookupTable_1[4252] = 16'sb0001100101100000;\n  assign DirectLookupTable_1[4253] = 16'sb0001100101100001;\n  assign DirectLookupTable_1[4254] = 16'sb0001100101100010;\n  assign DirectLookupTable_1[4255] = 16'sb0001100101100100;\n  assign DirectLookupTable_1[4256] = 16'sb0001100101100101;\n  assign DirectLookupTable_1[4257] = 16'sb0001100101100111;\n  assign DirectLookupTable_1[4258] = 16'sb0001100101101000;\n  assign DirectLookupTable_1[4259] = 16'sb0001100101101010;\n  assign DirectLookupTable_1[4260] = 16'sb0001100101101011;\n  assign DirectLookupTable_1[4261] = 16'sb0001100101101101;\n  assign DirectLookupTable_1[4262] = 16'sb0001100101101110;\n  assign DirectLookupTable_1[4263] = 16'sb0001100101101111;\n  assign DirectLookupTable_1[4264] = 16'sb0001100101110001;\n  assign DirectLookupTable_1[4265] = 16'sb0001100101110010;\n  assign DirectLookupTable_1[4266] = 16'sb0001100101110100;\n  assign DirectLookupTable_1[4267] = 16'sb0001100101110101;\n  assign DirectLookupTable_1[4268] = 16'sb0001100101110111;\n  assign DirectLookupTable_1[4269] = 16'sb0001100101111000;\n  assign DirectLookupTable_1[4270] = 16'sb0001100101111010;\n  assign DirectLookupTable_1[4271] = 16'sb0001100101111011;\n  assign DirectLookupTable_1[4272] = 16'sb0001100101111100;\n  assign DirectLookupTable_1[4273] = 16'sb0001100101111110;\n  assign DirectLookupTable_1[4274] = 16'sb0001100101111111;\n  assign DirectLookupTable_1[4275] = 16'sb0001100110000001;\n  assign DirectLookupTable_1[4276] = 16'sb0001100110000010;\n  assign DirectLookupTable_1[4277] = 16'sb0001100110000100;\n  assign DirectLookupTable_1[4278] = 16'sb0001100110000101;\n  assign DirectLookupTable_1[4279] = 16'sb0001100110000110;\n  assign DirectLookupTable_1[4280] = 16'sb0001100110001000;\n  assign DirectLookupTable_1[4281] = 16'sb0001100110001001;\n  assign DirectLookupTable_1[4282] = 16'sb0001100110001011;\n  assign DirectLookupTable_1[4283] = 16'sb0001100110001100;\n  assign DirectLookupTable_1[4284] = 16'sb0001100110001110;\n  assign DirectLookupTable_1[4285] = 16'sb0001100110001111;\n  assign DirectLookupTable_1[4286] = 16'sb0001100110010001;\n  assign DirectLookupTable_1[4287] = 16'sb0001100110010010;\n  assign DirectLookupTable_1[4288] = 16'sb0001100110010011;\n  assign DirectLookupTable_1[4289] = 16'sb0001100110010101;\n  assign DirectLookupTable_1[4290] = 16'sb0001100110010110;\n  assign DirectLookupTable_1[4291] = 16'sb0001100110011000;\n  assign DirectLookupTable_1[4292] = 16'sb0001100110011001;\n  assign DirectLookupTable_1[4293] = 16'sb0001100110011011;\n  assign DirectLookupTable_1[4294] = 16'sb0001100110011100;\n  assign DirectLookupTable_1[4295] = 16'sb0001100110011110;\n  assign DirectLookupTable_1[4296] = 16'sb0001100110011111;\n  assign DirectLookupTable_1[4297] = 16'sb0001100110100000;\n  assign DirectLookupTable_1[4298] = 16'sb0001100110100010;\n  assign DirectLookupTable_1[4299] = 16'sb0001100110100011;\n  assign DirectLookupTable_1[4300] = 16'sb0001100110100101;\n  assign DirectLookupTable_1[4301] = 16'sb0001100110100110;\n  assign DirectLookupTable_1[4302] = 16'sb0001100110101000;\n  assign DirectLookupTable_1[4303] = 16'sb0001100110101001;\n  assign DirectLookupTable_1[4304] = 16'sb0001100110101010;\n  assign DirectLookupTable_1[4305] = 16'sb0001100110101100;\n  assign DirectLookupTable_1[4306] = 16'sb0001100110101101;\n  assign DirectLookupTable_1[4307] = 16'sb0001100110101111;\n  assign DirectLookupTable_1[4308] = 16'sb0001100110110000;\n  assign DirectLookupTable_1[4309] = 16'sb0001100110110010;\n  assign DirectLookupTable_1[4310] = 16'sb0001100110110011;\n  assign DirectLookupTable_1[4311] = 16'sb0001100110110101;\n  assign DirectLookupTable_1[4312] = 16'sb0001100110110110;\n  assign DirectLookupTable_1[4313] = 16'sb0001100110110111;\n  assign DirectLookupTable_1[4314] = 16'sb0001100110111001;\n  assign DirectLookupTable_1[4315] = 16'sb0001100110111010;\n  assign DirectLookupTable_1[4316] = 16'sb0001100110111100;\n  assign DirectLookupTable_1[4317] = 16'sb0001100110111101;\n  assign DirectLookupTable_1[4318] = 16'sb0001100110111111;\n  assign DirectLookupTable_1[4319] = 16'sb0001100111000000;\n  assign DirectLookupTable_1[4320] = 16'sb0001100111000001;\n  assign DirectLookupTable_1[4321] = 16'sb0001100111000011;\n  assign DirectLookupTable_1[4322] = 16'sb0001100111000100;\n  assign DirectLookupTable_1[4323] = 16'sb0001100111000110;\n  assign DirectLookupTable_1[4324] = 16'sb0001100111000111;\n  assign DirectLookupTable_1[4325] = 16'sb0001100111001001;\n  assign DirectLookupTable_1[4326] = 16'sb0001100111001010;\n  assign DirectLookupTable_1[4327] = 16'sb0001100111001100;\n  assign DirectLookupTable_1[4328] = 16'sb0001100111001101;\n  assign DirectLookupTable_1[4329] = 16'sb0001100111001110;\n  assign DirectLookupTable_1[4330] = 16'sb0001100111010000;\n  assign DirectLookupTable_1[4331] = 16'sb0001100111010001;\n  assign DirectLookupTable_1[4332] = 16'sb0001100111010011;\n  assign DirectLookupTable_1[4333] = 16'sb0001100111010100;\n  assign DirectLookupTable_1[4334] = 16'sb0001100111010110;\n  assign DirectLookupTable_1[4335] = 16'sb0001100111010111;\n  assign DirectLookupTable_1[4336] = 16'sb0001100111011000;\n  assign DirectLookupTable_1[4337] = 16'sb0001100111011010;\n  assign DirectLookupTable_1[4338] = 16'sb0001100111011011;\n  assign DirectLookupTable_1[4339] = 16'sb0001100111011101;\n  assign DirectLookupTable_1[4340] = 16'sb0001100111011110;\n  assign DirectLookupTable_1[4341] = 16'sb0001100111100000;\n  assign DirectLookupTable_1[4342] = 16'sb0001100111100001;\n  assign DirectLookupTable_1[4343] = 16'sb0001100111100011;\n  assign DirectLookupTable_1[4344] = 16'sb0001100111100100;\n  assign DirectLookupTable_1[4345] = 16'sb0001100111100101;\n  assign DirectLookupTable_1[4346] = 16'sb0001100111100111;\n  assign DirectLookupTable_1[4347] = 16'sb0001100111101000;\n  assign DirectLookupTable_1[4348] = 16'sb0001100111101010;\n  assign DirectLookupTable_1[4349] = 16'sb0001100111101011;\n  assign DirectLookupTable_1[4350] = 16'sb0001100111101101;\n  assign DirectLookupTable_1[4351] = 16'sb0001100111101110;\n  assign DirectLookupTable_1[4352] = 16'sb0001100111101111;\n  assign DirectLookupTable_1[4353] = 16'sb0001100111110001;\n  assign DirectLookupTable_1[4354] = 16'sb0001100111110010;\n  assign DirectLookupTable_1[4355] = 16'sb0001100111110100;\n  assign DirectLookupTable_1[4356] = 16'sb0001100111110101;\n  assign DirectLookupTable_1[4357] = 16'sb0001100111110111;\n  assign DirectLookupTable_1[4358] = 16'sb0001100111111000;\n  assign DirectLookupTable_1[4359] = 16'sb0001100111111010;\n  assign DirectLookupTable_1[4360] = 16'sb0001100111111011;\n  assign DirectLookupTable_1[4361] = 16'sb0001100111111100;\n  assign DirectLookupTable_1[4362] = 16'sb0001100111111110;\n  assign DirectLookupTable_1[4363] = 16'sb0001100111111111;\n  assign DirectLookupTable_1[4364] = 16'sb0001101000000001;\n  assign DirectLookupTable_1[4365] = 16'sb0001101000000010;\n  assign DirectLookupTable_1[4366] = 16'sb0001101000000100;\n  assign DirectLookupTable_1[4367] = 16'sb0001101000000101;\n  assign DirectLookupTable_1[4368] = 16'sb0001101000000110;\n  assign DirectLookupTable_1[4369] = 16'sb0001101000001000;\n  assign DirectLookupTable_1[4370] = 16'sb0001101000001001;\n  assign DirectLookupTable_1[4371] = 16'sb0001101000001011;\n  assign DirectLookupTable_1[4372] = 16'sb0001101000001100;\n  assign DirectLookupTable_1[4373] = 16'sb0001101000001110;\n  assign DirectLookupTable_1[4374] = 16'sb0001101000001111;\n  assign DirectLookupTable_1[4375] = 16'sb0001101000010000;\n  assign DirectLookupTable_1[4376] = 16'sb0001101000010010;\n  assign DirectLookupTable_1[4377] = 16'sb0001101000010011;\n  assign DirectLookupTable_1[4378] = 16'sb0001101000010101;\n  assign DirectLookupTable_1[4379] = 16'sb0001101000010110;\n  assign DirectLookupTable_1[4380] = 16'sb0001101000011000;\n  assign DirectLookupTable_1[4381] = 16'sb0001101000011001;\n  assign DirectLookupTable_1[4382] = 16'sb0001101000011011;\n  assign DirectLookupTable_1[4383] = 16'sb0001101000011100;\n  assign DirectLookupTable_1[4384] = 16'sb0001101000011101;\n  assign DirectLookupTable_1[4385] = 16'sb0001101000011111;\n  assign DirectLookupTable_1[4386] = 16'sb0001101000100000;\n  assign DirectLookupTable_1[4387] = 16'sb0001101000100010;\n  assign DirectLookupTable_1[4388] = 16'sb0001101000100011;\n  assign DirectLookupTable_1[4389] = 16'sb0001101000100101;\n  assign DirectLookupTable_1[4390] = 16'sb0001101000100110;\n  assign DirectLookupTable_1[4391] = 16'sb0001101000100111;\n  assign DirectLookupTable_1[4392] = 16'sb0001101000101001;\n  assign DirectLookupTable_1[4393] = 16'sb0001101000101010;\n  assign DirectLookupTable_1[4394] = 16'sb0001101000101100;\n  assign DirectLookupTable_1[4395] = 16'sb0001101000101101;\n  assign DirectLookupTable_1[4396] = 16'sb0001101000101111;\n  assign DirectLookupTable_1[4397] = 16'sb0001101000110000;\n  assign DirectLookupTable_1[4398] = 16'sb0001101000110001;\n  assign DirectLookupTable_1[4399] = 16'sb0001101000110011;\n  assign DirectLookupTable_1[4400] = 16'sb0001101000110100;\n  assign DirectLookupTable_1[4401] = 16'sb0001101000110110;\n  assign DirectLookupTable_1[4402] = 16'sb0001101000110111;\n  assign DirectLookupTable_1[4403] = 16'sb0001101000111001;\n  assign DirectLookupTable_1[4404] = 16'sb0001101000111010;\n  assign DirectLookupTable_1[4405] = 16'sb0001101000111011;\n  assign DirectLookupTable_1[4406] = 16'sb0001101000111101;\n  assign DirectLookupTable_1[4407] = 16'sb0001101000111110;\n  assign DirectLookupTable_1[4408] = 16'sb0001101001000000;\n  assign DirectLookupTable_1[4409] = 16'sb0001101001000001;\n  assign DirectLookupTable_1[4410] = 16'sb0001101001000011;\n  assign DirectLookupTable_1[4411] = 16'sb0001101001000100;\n  assign DirectLookupTable_1[4412] = 16'sb0001101001000110;\n  assign DirectLookupTable_1[4413] = 16'sb0001101001000111;\n  assign DirectLookupTable_1[4414] = 16'sb0001101001001000;\n  assign DirectLookupTable_1[4415] = 16'sb0001101001001010;\n  assign DirectLookupTable_1[4416] = 16'sb0001101001001011;\n  assign DirectLookupTable_1[4417] = 16'sb0001101001001101;\n  assign DirectLookupTable_1[4418] = 16'sb0001101001001110;\n  assign DirectLookupTable_1[4419] = 16'sb0001101001010000;\n  assign DirectLookupTable_1[4420] = 16'sb0001101001010001;\n  assign DirectLookupTable_1[4421] = 16'sb0001101001010010;\n  assign DirectLookupTable_1[4422] = 16'sb0001101001010100;\n  assign DirectLookupTable_1[4423] = 16'sb0001101001010101;\n  assign DirectLookupTable_1[4424] = 16'sb0001101001010111;\n  assign DirectLookupTable_1[4425] = 16'sb0001101001011000;\n  assign DirectLookupTable_1[4426] = 16'sb0001101001011010;\n  assign DirectLookupTable_1[4427] = 16'sb0001101001011011;\n  assign DirectLookupTable_1[4428] = 16'sb0001101001011100;\n  assign DirectLookupTable_1[4429] = 16'sb0001101001011110;\n  assign DirectLookupTable_1[4430] = 16'sb0001101001011111;\n  assign DirectLookupTable_1[4431] = 16'sb0001101001100001;\n  assign DirectLookupTable_1[4432] = 16'sb0001101001100010;\n  assign DirectLookupTable_1[4433] = 16'sb0001101001100100;\n  assign DirectLookupTable_1[4434] = 16'sb0001101001100101;\n  assign DirectLookupTable_1[4435] = 16'sb0001101001100110;\n  assign DirectLookupTable_1[4436] = 16'sb0001101001101000;\n  assign DirectLookupTable_1[4437] = 16'sb0001101001101001;\n  assign DirectLookupTable_1[4438] = 16'sb0001101001101011;\n  assign DirectLookupTable_1[4439] = 16'sb0001101001101100;\n  assign DirectLookupTable_1[4440] = 16'sb0001101001101110;\n  assign DirectLookupTable_1[4441] = 16'sb0001101001101111;\n  assign DirectLookupTable_1[4442] = 16'sb0001101001110000;\n  assign DirectLookupTable_1[4443] = 16'sb0001101001110010;\n  assign DirectLookupTable_1[4444] = 16'sb0001101001110011;\n  assign DirectLookupTable_1[4445] = 16'sb0001101001110101;\n  assign DirectLookupTable_1[4446] = 16'sb0001101001110110;\n  assign DirectLookupTable_1[4447] = 16'sb0001101001111000;\n  assign DirectLookupTable_1[4448] = 16'sb0001101001111001;\n  assign DirectLookupTable_1[4449] = 16'sb0001101001111010;\n  assign DirectLookupTable_1[4450] = 16'sb0001101001111100;\n  assign DirectLookupTable_1[4451] = 16'sb0001101001111101;\n  assign DirectLookupTable_1[4452] = 16'sb0001101001111111;\n  assign DirectLookupTable_1[4453] = 16'sb0001101010000000;\n  assign DirectLookupTable_1[4454] = 16'sb0001101010000010;\n  assign DirectLookupTable_1[4455] = 16'sb0001101010000011;\n  assign DirectLookupTable_1[4456] = 16'sb0001101010000100;\n  assign DirectLookupTable_1[4457] = 16'sb0001101010000110;\n  assign DirectLookupTable_1[4458] = 16'sb0001101010000111;\n  assign DirectLookupTable_1[4459] = 16'sb0001101010001001;\n  assign DirectLookupTable_1[4460] = 16'sb0001101010001010;\n  assign DirectLookupTable_1[4461] = 16'sb0001101010001100;\n  assign DirectLookupTable_1[4462] = 16'sb0001101010001101;\n  assign DirectLookupTable_1[4463] = 16'sb0001101010001110;\n  assign DirectLookupTable_1[4464] = 16'sb0001101010010000;\n  assign DirectLookupTable_1[4465] = 16'sb0001101010010001;\n  assign DirectLookupTable_1[4466] = 16'sb0001101010010011;\n  assign DirectLookupTable_1[4467] = 16'sb0001101010010100;\n  assign DirectLookupTable_1[4468] = 16'sb0001101010010110;\n  assign DirectLookupTable_1[4469] = 16'sb0001101010010111;\n  assign DirectLookupTable_1[4470] = 16'sb0001101010011000;\n  assign DirectLookupTable_1[4471] = 16'sb0001101010011010;\n  assign DirectLookupTable_1[4472] = 16'sb0001101010011011;\n  assign DirectLookupTable_1[4473] = 16'sb0001101010011101;\n  assign DirectLookupTable_1[4474] = 16'sb0001101010011110;\n  assign DirectLookupTable_1[4475] = 16'sb0001101010100000;\n  assign DirectLookupTable_1[4476] = 16'sb0001101010100001;\n  assign DirectLookupTable_1[4477] = 16'sb0001101010100010;\n  assign DirectLookupTable_1[4478] = 16'sb0001101010100100;\n  assign DirectLookupTable_1[4479] = 16'sb0001101010100101;\n  assign DirectLookupTable_1[4480] = 16'sb0001101010100111;\n  assign DirectLookupTable_1[4481] = 16'sb0001101010101000;\n  assign DirectLookupTable_1[4482] = 16'sb0001101010101010;\n  assign DirectLookupTable_1[4483] = 16'sb0001101010101011;\n  assign DirectLookupTable_1[4484] = 16'sb0001101010101100;\n  assign DirectLookupTable_1[4485] = 16'sb0001101010101110;\n  assign DirectLookupTable_1[4486] = 16'sb0001101010101111;\n  assign DirectLookupTable_1[4487] = 16'sb0001101010110001;\n  assign DirectLookupTable_1[4488] = 16'sb0001101010110010;\n  assign DirectLookupTable_1[4489] = 16'sb0001101010110100;\n  assign DirectLookupTable_1[4490] = 16'sb0001101010110101;\n  assign DirectLookupTable_1[4491] = 16'sb0001101010110110;\n  assign DirectLookupTable_1[4492] = 16'sb0001101010111000;\n  assign DirectLookupTable_1[4493] = 16'sb0001101010111001;\n  assign DirectLookupTable_1[4494] = 16'sb0001101010111011;\n  assign DirectLookupTable_1[4495] = 16'sb0001101010111100;\n  assign DirectLookupTable_1[4496] = 16'sb0001101010111110;\n  assign DirectLookupTable_1[4497] = 16'sb0001101010111111;\n  assign DirectLookupTable_1[4498] = 16'sb0001101011000000;\n  assign DirectLookupTable_1[4499] = 16'sb0001101011000010;\n  assign DirectLookupTable_1[4500] = 16'sb0001101011000011;\n  assign DirectLookupTable_1[4501] = 16'sb0001101011000101;\n  assign DirectLookupTable_1[4502] = 16'sb0001101011000110;\n  assign DirectLookupTable_1[4503] = 16'sb0001101011001000;\n  assign DirectLookupTable_1[4504] = 16'sb0001101011001001;\n  assign DirectLookupTable_1[4505] = 16'sb0001101011001010;\n  assign DirectLookupTable_1[4506] = 16'sb0001101011001100;\n  assign DirectLookupTable_1[4507] = 16'sb0001101011001101;\n  assign DirectLookupTable_1[4508] = 16'sb0001101011001111;\n  assign DirectLookupTable_1[4509] = 16'sb0001101011010000;\n  assign DirectLookupTable_1[4510] = 16'sb0001101011010010;\n  assign DirectLookupTable_1[4511] = 16'sb0001101011010011;\n  assign DirectLookupTable_1[4512] = 16'sb0001101011010100;\n  assign DirectLookupTable_1[4513] = 16'sb0001101011010110;\n  assign DirectLookupTable_1[4514] = 16'sb0001101011010111;\n  assign DirectLookupTable_1[4515] = 16'sb0001101011011001;\n  assign DirectLookupTable_1[4516] = 16'sb0001101011011010;\n  assign DirectLookupTable_1[4517] = 16'sb0001101011011100;\n  assign DirectLookupTable_1[4518] = 16'sb0001101011011101;\n  assign DirectLookupTable_1[4519] = 16'sb0001101011011110;\n  assign DirectLookupTable_1[4520] = 16'sb0001101011100000;\n  assign DirectLookupTable_1[4521] = 16'sb0001101011100001;\n  assign DirectLookupTable_1[4522] = 16'sb0001101011100011;\n  assign DirectLookupTable_1[4523] = 16'sb0001101011100100;\n  assign DirectLookupTable_1[4524] = 16'sb0001101011100110;\n  assign DirectLookupTable_1[4525] = 16'sb0001101011100111;\n  assign DirectLookupTable_1[4526] = 16'sb0001101011101000;\n  assign DirectLookupTable_1[4527] = 16'sb0001101011101010;\n  assign DirectLookupTable_1[4528] = 16'sb0001101011101011;\n  assign DirectLookupTable_1[4529] = 16'sb0001101011101101;\n  assign DirectLookupTable_1[4530] = 16'sb0001101011101110;\n  assign DirectLookupTable_1[4531] = 16'sb0001101011110000;\n  assign DirectLookupTable_1[4532] = 16'sb0001101011110001;\n  assign DirectLookupTable_1[4533] = 16'sb0001101011110010;\n  assign DirectLookupTable_1[4534] = 16'sb0001101011110100;\n  assign DirectLookupTable_1[4535] = 16'sb0001101011110101;\n  assign DirectLookupTable_1[4536] = 16'sb0001101011110111;\n  assign DirectLookupTable_1[4537] = 16'sb0001101011111000;\n  assign DirectLookupTable_1[4538] = 16'sb0001101011111010;\n  assign DirectLookupTable_1[4539] = 16'sb0001101011111011;\n  assign DirectLookupTable_1[4540] = 16'sb0001101011111100;\n  assign DirectLookupTable_1[4541] = 16'sb0001101011111110;\n  assign DirectLookupTable_1[4542] = 16'sb0001101011111111;\n  assign DirectLookupTable_1[4543] = 16'sb0001101100000001;\n  assign DirectLookupTable_1[4544] = 16'sb0001101100000010;\n  assign DirectLookupTable_1[4545] = 16'sb0001101100000011;\n  assign DirectLookupTable_1[4546] = 16'sb0001101100000101;\n  assign DirectLookupTable_1[4547] = 16'sb0001101100000110;\n  assign DirectLookupTable_1[4548] = 16'sb0001101100001000;\n  assign DirectLookupTable_1[4549] = 16'sb0001101100001001;\n  assign DirectLookupTable_1[4550] = 16'sb0001101100001011;\n  assign DirectLookupTable_1[4551] = 16'sb0001101100001100;\n  assign DirectLookupTable_1[4552] = 16'sb0001101100001101;\n  assign DirectLookupTable_1[4553] = 16'sb0001101100001111;\n  assign DirectLookupTable_1[4554] = 16'sb0001101100010000;\n  assign DirectLookupTable_1[4555] = 16'sb0001101100010010;\n  assign DirectLookupTable_1[4556] = 16'sb0001101100010011;\n  assign DirectLookupTable_1[4557] = 16'sb0001101100010101;\n  assign DirectLookupTable_1[4558] = 16'sb0001101100010110;\n  assign DirectLookupTable_1[4559] = 16'sb0001101100010111;\n  assign DirectLookupTable_1[4560] = 16'sb0001101100011001;\n  assign DirectLookupTable_1[4561] = 16'sb0001101100011010;\n  assign DirectLookupTable_1[4562] = 16'sb0001101100011100;\n  assign DirectLookupTable_1[4563] = 16'sb0001101100011101;\n  assign DirectLookupTable_1[4564] = 16'sb0001101100011111;\n  assign DirectLookupTable_1[4565] = 16'sb0001101100100000;\n  assign DirectLookupTable_1[4566] = 16'sb0001101100100001;\n  assign DirectLookupTable_1[4567] = 16'sb0001101100100011;\n  assign DirectLookupTable_1[4568] = 16'sb0001101100100100;\n  assign DirectLookupTable_1[4569] = 16'sb0001101100100110;\n  assign DirectLookupTable_1[4570] = 16'sb0001101100100111;\n  assign DirectLookupTable_1[4571] = 16'sb0001101100101000;\n  assign DirectLookupTable_1[4572] = 16'sb0001101100101010;\n  assign DirectLookupTable_1[4573] = 16'sb0001101100101011;\n  assign DirectLookupTable_1[4574] = 16'sb0001101100101101;\n  assign DirectLookupTable_1[4575] = 16'sb0001101100101110;\n  assign DirectLookupTable_1[4576] = 16'sb0001101100110000;\n  assign DirectLookupTable_1[4577] = 16'sb0001101100110001;\n  assign DirectLookupTable_1[4578] = 16'sb0001101100110010;\n  assign DirectLookupTable_1[4579] = 16'sb0001101100110100;\n  assign DirectLookupTable_1[4580] = 16'sb0001101100110101;\n  assign DirectLookupTable_1[4581] = 16'sb0001101100110111;\n  assign DirectLookupTable_1[4582] = 16'sb0001101100111000;\n  assign DirectLookupTable_1[4583] = 16'sb0001101100111010;\n  assign DirectLookupTable_1[4584] = 16'sb0001101100111011;\n  assign DirectLookupTable_1[4585] = 16'sb0001101100111100;\n  assign DirectLookupTable_1[4586] = 16'sb0001101100111110;\n  assign DirectLookupTable_1[4587] = 16'sb0001101100111111;\n  assign DirectLookupTable_1[4588] = 16'sb0001101101000001;\n  assign DirectLookupTable_1[4589] = 16'sb0001101101000010;\n  assign DirectLookupTable_1[4590] = 16'sb0001101101000011;\n  assign DirectLookupTable_1[4591] = 16'sb0001101101000101;\n  assign DirectLookupTable_1[4592] = 16'sb0001101101000110;\n  assign DirectLookupTable_1[4593] = 16'sb0001101101001000;\n  assign DirectLookupTable_1[4594] = 16'sb0001101101001001;\n  assign DirectLookupTable_1[4595] = 16'sb0001101101001011;\n  assign DirectLookupTable_1[4596] = 16'sb0001101101001100;\n  assign DirectLookupTable_1[4597] = 16'sb0001101101001101;\n  assign DirectLookupTable_1[4598] = 16'sb0001101101001111;\n  assign DirectLookupTable_1[4599] = 16'sb0001101101010000;\n  assign DirectLookupTable_1[4600] = 16'sb0001101101010010;\n  assign DirectLookupTable_1[4601] = 16'sb0001101101010011;\n  assign DirectLookupTable_1[4602] = 16'sb0001101101010101;\n  assign DirectLookupTable_1[4603] = 16'sb0001101101010110;\n  assign DirectLookupTable_1[4604] = 16'sb0001101101010111;\n  assign DirectLookupTable_1[4605] = 16'sb0001101101011001;\n  assign DirectLookupTable_1[4606] = 16'sb0001101101011010;\n  assign DirectLookupTable_1[4607] = 16'sb0001101101011100;\n  assign DirectLookupTable_1[4608] = 16'sb0001101101011101;\n  assign DirectLookupTable_1[4609] = 16'sb0001101101011110;\n  assign DirectLookupTable_1[4610] = 16'sb0001101101100000;\n  assign DirectLookupTable_1[4611] = 16'sb0001101101100001;\n  assign DirectLookupTable_1[4612] = 16'sb0001101101100011;\n  assign DirectLookupTable_1[4613] = 16'sb0001101101100100;\n  assign DirectLookupTable_1[4614] = 16'sb0001101101100110;\n  assign DirectLookupTable_1[4615] = 16'sb0001101101100111;\n  assign DirectLookupTable_1[4616] = 16'sb0001101101101000;\n  assign DirectLookupTable_1[4617] = 16'sb0001101101101010;\n  assign DirectLookupTable_1[4618] = 16'sb0001101101101011;\n  assign DirectLookupTable_1[4619] = 16'sb0001101101101101;\n  assign DirectLookupTable_1[4620] = 16'sb0001101101101110;\n  assign DirectLookupTable_1[4621] = 16'sb0001101101110000;\n  assign DirectLookupTable_1[4622] = 16'sb0001101101110001;\n  assign DirectLookupTable_1[4623] = 16'sb0001101101110010;\n  assign DirectLookupTable_1[4624] = 16'sb0001101101110100;\n  assign DirectLookupTable_1[4625] = 16'sb0001101101110101;\n  assign DirectLookupTable_1[4626] = 16'sb0001101101110111;\n  assign DirectLookupTable_1[4627] = 16'sb0001101101111000;\n  assign DirectLookupTable_1[4628] = 16'sb0001101101111001;\n  assign DirectLookupTable_1[4629] = 16'sb0001101101111011;\n  assign DirectLookupTable_1[4630] = 16'sb0001101101111100;\n  assign DirectLookupTable_1[4631] = 16'sb0001101101111110;\n  assign DirectLookupTable_1[4632] = 16'sb0001101101111111;\n  assign DirectLookupTable_1[4633] = 16'sb0001101110000001;\n  assign DirectLookupTable_1[4634] = 16'sb0001101110000010;\n  assign DirectLookupTable_1[4635] = 16'sb0001101110000011;\n  assign DirectLookupTable_1[4636] = 16'sb0001101110000101;\n  assign DirectLookupTable_1[4637] = 16'sb0001101110000110;\n  assign DirectLookupTable_1[4638] = 16'sb0001101110001000;\n  assign DirectLookupTable_1[4639] = 16'sb0001101110001001;\n  assign DirectLookupTable_1[4640] = 16'sb0001101110001010;\n  assign DirectLookupTable_1[4641] = 16'sb0001101110001100;\n  assign DirectLookupTable_1[4642] = 16'sb0001101110001101;\n  assign DirectLookupTable_1[4643] = 16'sb0001101110001111;\n  assign DirectLookupTable_1[4644] = 16'sb0001101110010000;\n  assign DirectLookupTable_1[4645] = 16'sb0001101110010010;\n  assign DirectLookupTable_1[4646] = 16'sb0001101110010011;\n  assign DirectLookupTable_1[4647] = 16'sb0001101110010100;\n  assign DirectLookupTable_1[4648] = 16'sb0001101110010110;\n  assign DirectLookupTable_1[4649] = 16'sb0001101110010111;\n  assign DirectLookupTable_1[4650] = 16'sb0001101110011001;\n  assign DirectLookupTable_1[4651] = 16'sb0001101110011010;\n  assign DirectLookupTable_1[4652] = 16'sb0001101110011011;\n  assign DirectLookupTable_1[4653] = 16'sb0001101110011101;\n  assign DirectLookupTable_1[4654] = 16'sb0001101110011110;\n  assign DirectLookupTable_1[4655] = 16'sb0001101110100000;\n  assign DirectLookupTable_1[4656] = 16'sb0001101110100001;\n  assign DirectLookupTable_1[4657] = 16'sb0001101110100011;\n  assign DirectLookupTable_1[4658] = 16'sb0001101110100100;\n  assign DirectLookupTable_1[4659] = 16'sb0001101110100101;\n  assign DirectLookupTable_1[4660] = 16'sb0001101110100111;\n  assign DirectLookupTable_1[4661] = 16'sb0001101110101000;\n  assign DirectLookupTable_1[4662] = 16'sb0001101110101010;\n  assign DirectLookupTable_1[4663] = 16'sb0001101110101011;\n  assign DirectLookupTable_1[4664] = 16'sb0001101110101100;\n  assign DirectLookupTable_1[4665] = 16'sb0001101110101110;\n  assign DirectLookupTable_1[4666] = 16'sb0001101110101111;\n  assign DirectLookupTable_1[4667] = 16'sb0001101110110001;\n  assign DirectLookupTable_1[4668] = 16'sb0001101110110010;\n  assign DirectLookupTable_1[4669] = 16'sb0001101110110100;\n  assign DirectLookupTable_1[4670] = 16'sb0001101110110101;\n  assign DirectLookupTable_1[4671] = 16'sb0001101110110110;\n  assign DirectLookupTable_1[4672] = 16'sb0001101110111000;\n  assign DirectLookupTable_1[4673] = 16'sb0001101110111001;\n  assign DirectLookupTable_1[4674] = 16'sb0001101110111011;\n  assign DirectLookupTable_1[4675] = 16'sb0001101110111100;\n  assign DirectLookupTable_1[4676] = 16'sb0001101110111101;\n  assign DirectLookupTable_1[4677] = 16'sb0001101110111111;\n  assign DirectLookupTable_1[4678] = 16'sb0001101111000000;\n  assign DirectLookupTable_1[4679] = 16'sb0001101111000010;\n  assign DirectLookupTable_1[4680] = 16'sb0001101111000011;\n  assign DirectLookupTable_1[4681] = 16'sb0001101111000101;\n  assign DirectLookupTable_1[4682] = 16'sb0001101111000110;\n  assign DirectLookupTable_1[4683] = 16'sb0001101111000111;\n  assign DirectLookupTable_1[4684] = 16'sb0001101111001001;\n  assign DirectLookupTable_1[4685] = 16'sb0001101111001010;\n  assign DirectLookupTable_1[4686] = 16'sb0001101111001100;\n  assign DirectLookupTable_1[4687] = 16'sb0001101111001101;\n  assign DirectLookupTable_1[4688] = 16'sb0001101111001110;\n  assign DirectLookupTable_1[4689] = 16'sb0001101111010000;\n  assign DirectLookupTable_1[4690] = 16'sb0001101111010001;\n  assign DirectLookupTable_1[4691] = 16'sb0001101111010011;\n  assign DirectLookupTable_1[4692] = 16'sb0001101111010100;\n  assign DirectLookupTable_1[4693] = 16'sb0001101111010110;\n  assign DirectLookupTable_1[4694] = 16'sb0001101111010111;\n  assign DirectLookupTable_1[4695] = 16'sb0001101111011000;\n  assign DirectLookupTable_1[4696] = 16'sb0001101111011010;\n  assign DirectLookupTable_1[4697] = 16'sb0001101111011011;\n  assign DirectLookupTable_1[4698] = 16'sb0001101111011101;\n  assign DirectLookupTable_1[4699] = 16'sb0001101111011110;\n  assign DirectLookupTable_1[4700] = 16'sb0001101111011111;\n  assign DirectLookupTable_1[4701] = 16'sb0001101111100001;\n  assign DirectLookupTable_1[4702] = 16'sb0001101111100010;\n  assign DirectLookupTable_1[4703] = 16'sb0001101111100100;\n  assign DirectLookupTable_1[4704] = 16'sb0001101111100101;\n  assign DirectLookupTable_1[4705] = 16'sb0001101111100110;\n  assign DirectLookupTable_1[4706] = 16'sb0001101111101000;\n  assign DirectLookupTable_1[4707] = 16'sb0001101111101001;\n  assign DirectLookupTable_1[4708] = 16'sb0001101111101011;\n  assign DirectLookupTable_1[4709] = 16'sb0001101111101100;\n  assign DirectLookupTable_1[4710] = 16'sb0001101111101110;\n  assign DirectLookupTable_1[4711] = 16'sb0001101111101111;\n  assign DirectLookupTable_1[4712] = 16'sb0001101111110000;\n  assign DirectLookupTable_1[4713] = 16'sb0001101111110010;\n  assign DirectLookupTable_1[4714] = 16'sb0001101111110011;\n  assign DirectLookupTable_1[4715] = 16'sb0001101111110101;\n  assign DirectLookupTable_1[4716] = 16'sb0001101111110110;\n  assign DirectLookupTable_1[4717] = 16'sb0001101111110111;\n  assign DirectLookupTable_1[4718] = 16'sb0001101111111001;\n  assign DirectLookupTable_1[4719] = 16'sb0001101111111010;\n  assign DirectLookupTable_1[4720] = 16'sb0001101111111100;\n  assign DirectLookupTable_1[4721] = 16'sb0001101111111101;\n  assign DirectLookupTable_1[4722] = 16'sb0001101111111111;\n  assign DirectLookupTable_1[4723] = 16'sb0001110000000000;\n  assign DirectLookupTable_1[4724] = 16'sb0001110000000001;\n  assign DirectLookupTable_1[4725] = 16'sb0001110000000011;\n  assign DirectLookupTable_1[4726] = 16'sb0001110000000100;\n  assign DirectLookupTable_1[4727] = 16'sb0001110000000110;\n  assign DirectLookupTable_1[4728] = 16'sb0001110000000111;\n  assign DirectLookupTable_1[4729] = 16'sb0001110000001000;\n  assign DirectLookupTable_1[4730] = 16'sb0001110000001010;\n  assign DirectLookupTable_1[4731] = 16'sb0001110000001011;\n  assign DirectLookupTable_1[4732] = 16'sb0001110000001101;\n  assign DirectLookupTable_1[4733] = 16'sb0001110000001110;\n  assign DirectLookupTable_1[4734] = 16'sb0001110000001111;\n  assign DirectLookupTable_1[4735] = 16'sb0001110000010001;\n  assign DirectLookupTable_1[4736] = 16'sb0001110000010010;\n  assign DirectLookupTable_1[4737] = 16'sb0001110000010100;\n  assign DirectLookupTable_1[4738] = 16'sb0001110000010101;\n  assign DirectLookupTable_1[4739] = 16'sb0001110000010111;\n  assign DirectLookupTable_1[4740] = 16'sb0001110000011000;\n  assign DirectLookupTable_1[4741] = 16'sb0001110000011001;\n  assign DirectLookupTable_1[4742] = 16'sb0001110000011011;\n  assign DirectLookupTable_1[4743] = 16'sb0001110000011100;\n  assign DirectLookupTable_1[4744] = 16'sb0001110000011110;\n  assign DirectLookupTable_1[4745] = 16'sb0001110000011111;\n  assign DirectLookupTable_1[4746] = 16'sb0001110000100000;\n  assign DirectLookupTable_1[4747] = 16'sb0001110000100010;\n  assign DirectLookupTable_1[4748] = 16'sb0001110000100011;\n  assign DirectLookupTable_1[4749] = 16'sb0001110000100101;\n  assign DirectLookupTable_1[4750] = 16'sb0001110000100110;\n  assign DirectLookupTable_1[4751] = 16'sb0001110000100111;\n  assign DirectLookupTable_1[4752] = 16'sb0001110000101001;\n  assign DirectLookupTable_1[4753] = 16'sb0001110000101010;\n  assign DirectLookupTable_1[4754] = 16'sb0001110000101100;\n  assign DirectLookupTable_1[4755] = 16'sb0001110000101101;\n  assign DirectLookupTable_1[4756] = 16'sb0001110000101111;\n  assign DirectLookupTable_1[4757] = 16'sb0001110000110000;\n  assign DirectLookupTable_1[4758] = 16'sb0001110000110001;\n  assign DirectLookupTable_1[4759] = 16'sb0001110000110011;\n  assign DirectLookupTable_1[4760] = 16'sb0001110000110100;\n  assign DirectLookupTable_1[4761] = 16'sb0001110000110110;\n  assign DirectLookupTable_1[4762] = 16'sb0001110000110111;\n  assign DirectLookupTable_1[4763] = 16'sb0001110000111000;\n  assign DirectLookupTable_1[4764] = 16'sb0001110000111010;\n  assign DirectLookupTable_1[4765] = 16'sb0001110000111011;\n  assign DirectLookupTable_1[4766] = 16'sb0001110000111101;\n  assign DirectLookupTable_1[4767] = 16'sb0001110000111110;\n  assign DirectLookupTable_1[4768] = 16'sb0001110000111111;\n  assign DirectLookupTable_1[4769] = 16'sb0001110001000001;\n  assign DirectLookupTable_1[4770] = 16'sb0001110001000010;\n  assign DirectLookupTable_1[4771] = 16'sb0001110001000100;\n  assign DirectLookupTable_1[4772] = 16'sb0001110001000101;\n  assign DirectLookupTable_1[4773] = 16'sb0001110001000110;\n  assign DirectLookupTable_1[4774] = 16'sb0001110001001000;\n  assign DirectLookupTable_1[4775] = 16'sb0001110001001001;\n  assign DirectLookupTable_1[4776] = 16'sb0001110001001011;\n  assign DirectLookupTable_1[4777] = 16'sb0001110001001100;\n  assign DirectLookupTable_1[4778] = 16'sb0001110001001110;\n  assign DirectLookupTable_1[4779] = 16'sb0001110001001111;\n  assign DirectLookupTable_1[4780] = 16'sb0001110001010000;\n  assign DirectLookupTable_1[4781] = 16'sb0001110001010010;\n  assign DirectLookupTable_1[4782] = 16'sb0001110001010011;\n  assign DirectLookupTable_1[4783] = 16'sb0001110001010101;\n  assign DirectLookupTable_1[4784] = 16'sb0001110001010110;\n  assign DirectLookupTable_1[4785] = 16'sb0001110001010111;\n  assign DirectLookupTable_1[4786] = 16'sb0001110001011001;\n  assign DirectLookupTable_1[4787] = 16'sb0001110001011010;\n  assign DirectLookupTable_1[4788] = 16'sb0001110001011100;\n  assign DirectLookupTable_1[4789] = 16'sb0001110001011101;\n  assign DirectLookupTable_1[4790] = 16'sb0001110001011110;\n  assign DirectLookupTable_1[4791] = 16'sb0001110001100000;\n  assign DirectLookupTable_1[4792] = 16'sb0001110001100001;\n  assign DirectLookupTable_1[4793] = 16'sb0001110001100011;\n  assign DirectLookupTable_1[4794] = 16'sb0001110001100100;\n  assign DirectLookupTable_1[4795] = 16'sb0001110001100101;\n  assign DirectLookupTable_1[4796] = 16'sb0001110001100111;\n  assign DirectLookupTable_1[4797] = 16'sb0001110001101000;\n  assign DirectLookupTable_1[4798] = 16'sb0001110001101010;\n  assign DirectLookupTable_1[4799] = 16'sb0001110001101011;\n  assign DirectLookupTable_1[4800] = 16'sb0001110001101100;\n  assign DirectLookupTable_1[4801] = 16'sb0001110001101110;\n  assign DirectLookupTable_1[4802] = 16'sb0001110001101111;\n  assign DirectLookupTable_1[4803] = 16'sb0001110001110001;\n  assign DirectLookupTable_1[4804] = 16'sb0001110001110010;\n  assign DirectLookupTable_1[4805] = 16'sb0001110001110100;\n  assign DirectLookupTable_1[4806] = 16'sb0001110001110101;\n  assign DirectLookupTable_1[4807] = 16'sb0001110001110110;\n  assign DirectLookupTable_1[4808] = 16'sb0001110001111000;\n  assign DirectLookupTable_1[4809] = 16'sb0001110001111001;\n  assign DirectLookupTable_1[4810] = 16'sb0001110001111011;\n  assign DirectLookupTable_1[4811] = 16'sb0001110001111100;\n  assign DirectLookupTable_1[4812] = 16'sb0001110001111101;\n  assign DirectLookupTable_1[4813] = 16'sb0001110001111111;\n  assign DirectLookupTable_1[4814] = 16'sb0001110010000000;\n  assign DirectLookupTable_1[4815] = 16'sb0001110010000010;\n  assign DirectLookupTable_1[4816] = 16'sb0001110010000011;\n  assign DirectLookupTable_1[4817] = 16'sb0001110010000100;\n  assign DirectLookupTable_1[4818] = 16'sb0001110010000110;\n  assign DirectLookupTable_1[4819] = 16'sb0001110010000111;\n  assign DirectLookupTable_1[4820] = 16'sb0001110010001001;\n  assign DirectLookupTable_1[4821] = 16'sb0001110010001010;\n  assign DirectLookupTable_1[4822] = 16'sb0001110010001011;\n  assign DirectLookupTable_1[4823] = 16'sb0001110010001101;\n  assign DirectLookupTable_1[4824] = 16'sb0001110010001110;\n  assign DirectLookupTable_1[4825] = 16'sb0001110010010000;\n  assign DirectLookupTable_1[4826] = 16'sb0001110010010001;\n  assign DirectLookupTable_1[4827] = 16'sb0001110010010010;\n  assign DirectLookupTable_1[4828] = 16'sb0001110010010100;\n  assign DirectLookupTable_1[4829] = 16'sb0001110010010101;\n  assign DirectLookupTable_1[4830] = 16'sb0001110010010111;\n  assign DirectLookupTable_1[4831] = 16'sb0001110010011000;\n  assign DirectLookupTable_1[4832] = 16'sb0001110010011001;\n  assign DirectLookupTable_1[4833] = 16'sb0001110010011011;\n  assign DirectLookupTable_1[4834] = 16'sb0001110010011100;\n  assign DirectLookupTable_1[4835] = 16'sb0001110010011110;\n  assign DirectLookupTable_1[4836] = 16'sb0001110010011111;\n  assign DirectLookupTable_1[4837] = 16'sb0001110010100001;\n  assign DirectLookupTable_1[4838] = 16'sb0001110010100010;\n  assign DirectLookupTable_1[4839] = 16'sb0001110010100011;\n  assign DirectLookupTable_1[4840] = 16'sb0001110010100101;\n  assign DirectLookupTable_1[4841] = 16'sb0001110010100110;\n  assign DirectLookupTable_1[4842] = 16'sb0001110010101000;\n  assign DirectLookupTable_1[4843] = 16'sb0001110010101001;\n  assign DirectLookupTable_1[4844] = 16'sb0001110010101010;\n  assign DirectLookupTable_1[4845] = 16'sb0001110010101100;\n  assign DirectLookupTable_1[4846] = 16'sb0001110010101101;\n  assign DirectLookupTable_1[4847] = 16'sb0001110010101111;\n  assign DirectLookupTable_1[4848] = 16'sb0001110010110000;\n  assign DirectLookupTable_1[4849] = 16'sb0001110010110001;\n  assign DirectLookupTable_1[4850] = 16'sb0001110010110011;\n  assign DirectLookupTable_1[4851] = 16'sb0001110010110100;\n  assign DirectLookupTable_1[4852] = 16'sb0001110010110110;\n  assign DirectLookupTable_1[4853] = 16'sb0001110010110111;\n  assign DirectLookupTable_1[4854] = 16'sb0001110010111000;\n  assign DirectLookupTable_1[4855] = 16'sb0001110010111010;\n  assign DirectLookupTable_1[4856] = 16'sb0001110010111011;\n  assign DirectLookupTable_1[4857] = 16'sb0001110010111101;\n  assign DirectLookupTable_1[4858] = 16'sb0001110010111110;\n  assign DirectLookupTable_1[4859] = 16'sb0001110010111111;\n  assign DirectLookupTable_1[4860] = 16'sb0001110011000001;\n  assign DirectLookupTable_1[4861] = 16'sb0001110011000010;\n  assign DirectLookupTable_1[4862] = 16'sb0001110011000100;\n  assign DirectLookupTable_1[4863] = 16'sb0001110011000101;\n  assign DirectLookupTable_1[4864] = 16'sb0001110011000110;\n  assign DirectLookupTable_1[4865] = 16'sb0001110011001000;\n  assign DirectLookupTable_1[4866] = 16'sb0001110011001001;\n  assign DirectLookupTable_1[4867] = 16'sb0001110011001011;\n  assign DirectLookupTable_1[4868] = 16'sb0001110011001100;\n  assign DirectLookupTable_1[4869] = 16'sb0001110011001101;\n  assign DirectLookupTable_1[4870] = 16'sb0001110011001111;\n  assign DirectLookupTable_1[4871] = 16'sb0001110011010000;\n  assign DirectLookupTable_1[4872] = 16'sb0001110011010010;\n  assign DirectLookupTable_1[4873] = 16'sb0001110011010011;\n  assign DirectLookupTable_1[4874] = 16'sb0001110011010100;\n  assign DirectLookupTable_1[4875] = 16'sb0001110011010110;\n  assign DirectLookupTable_1[4876] = 16'sb0001110011010111;\n  assign DirectLookupTable_1[4877] = 16'sb0001110011011001;\n  assign DirectLookupTable_1[4878] = 16'sb0001110011011010;\n  assign DirectLookupTable_1[4879] = 16'sb0001110011011011;\n  assign DirectLookupTable_1[4880] = 16'sb0001110011011101;\n  assign DirectLookupTable_1[4881] = 16'sb0001110011011110;\n  assign DirectLookupTable_1[4882] = 16'sb0001110011100000;\n  assign DirectLookupTable_1[4883] = 16'sb0001110011100001;\n  assign DirectLookupTable_1[4884] = 16'sb0001110011100010;\n  assign DirectLookupTable_1[4885] = 16'sb0001110011100100;\n  assign DirectLookupTable_1[4886] = 16'sb0001110011100101;\n  assign DirectLookupTable_1[4887] = 16'sb0001110011100111;\n  assign DirectLookupTable_1[4888] = 16'sb0001110011101000;\n  assign DirectLookupTable_1[4889] = 16'sb0001110011101001;\n  assign DirectLookupTable_1[4890] = 16'sb0001110011101011;\n  assign DirectLookupTable_1[4891] = 16'sb0001110011101100;\n  assign DirectLookupTable_1[4892] = 16'sb0001110011101110;\n  assign DirectLookupTable_1[4893] = 16'sb0001110011101111;\n  assign DirectLookupTable_1[4894] = 16'sb0001110011110000;\n  assign DirectLookupTable_1[4895] = 16'sb0001110011110010;\n  assign DirectLookupTable_1[4896] = 16'sb0001110011110011;\n  assign DirectLookupTable_1[4897] = 16'sb0001110011110101;\n  assign DirectLookupTable_1[4898] = 16'sb0001110011110110;\n  assign DirectLookupTable_1[4899] = 16'sb0001110011110111;\n  assign DirectLookupTable_1[4900] = 16'sb0001110011111001;\n  assign DirectLookupTable_1[4901] = 16'sb0001110011111010;\n  assign DirectLookupTable_1[4902] = 16'sb0001110011111100;\n  assign DirectLookupTable_1[4903] = 16'sb0001110011111101;\n  assign DirectLookupTable_1[4904] = 16'sb0001110011111111;\n  assign DirectLookupTable_1[4905] = 16'sb0001110100000000;\n  assign DirectLookupTable_1[4906] = 16'sb0001110100000001;\n  assign DirectLookupTable_1[4907] = 16'sb0001110100000011;\n  assign DirectLookupTable_1[4908] = 16'sb0001110100000100;\n  assign DirectLookupTable_1[4909] = 16'sb0001110100000110;\n  assign DirectLookupTable_1[4910] = 16'sb0001110100000111;\n  assign DirectLookupTable_1[4911] = 16'sb0001110100001000;\n  assign DirectLookupTable_1[4912] = 16'sb0001110100001010;\n  assign DirectLookupTable_1[4913] = 16'sb0001110100001011;\n  assign DirectLookupTable_1[4914] = 16'sb0001110100001101;\n  assign DirectLookupTable_1[4915] = 16'sb0001110100001110;\n  assign DirectLookupTable_1[4916] = 16'sb0001110100001111;\n  assign DirectLookupTable_1[4917] = 16'sb0001110100010001;\n  assign DirectLookupTable_1[4918] = 16'sb0001110100010010;\n  assign DirectLookupTable_1[4919] = 16'sb0001110100010011;\n  assign DirectLookupTable_1[4920] = 16'sb0001110100010101;\n  assign DirectLookupTable_1[4921] = 16'sb0001110100010110;\n  assign DirectLookupTable_1[4922] = 16'sb0001110100011000;\n  assign DirectLookupTable_1[4923] = 16'sb0001110100011001;\n  assign DirectLookupTable_1[4924] = 16'sb0001110100011010;\n  assign DirectLookupTable_1[4925] = 16'sb0001110100011100;\n  assign DirectLookupTable_1[4926] = 16'sb0001110100011101;\n  assign DirectLookupTable_1[4927] = 16'sb0001110100011111;\n  assign DirectLookupTable_1[4928] = 16'sb0001110100100000;\n  assign DirectLookupTable_1[4929] = 16'sb0001110100100001;\n  assign DirectLookupTable_1[4930] = 16'sb0001110100100011;\n  assign DirectLookupTable_1[4931] = 16'sb0001110100100100;\n  assign DirectLookupTable_1[4932] = 16'sb0001110100100110;\n  assign DirectLookupTable_1[4933] = 16'sb0001110100100111;\n  assign DirectLookupTable_1[4934] = 16'sb0001110100101000;\n  assign DirectLookupTable_1[4935] = 16'sb0001110100101010;\n  assign DirectLookupTable_1[4936] = 16'sb0001110100101011;\n  assign DirectLookupTable_1[4937] = 16'sb0001110100101101;\n  assign DirectLookupTable_1[4938] = 16'sb0001110100101110;\n  assign DirectLookupTable_1[4939] = 16'sb0001110100101111;\n  assign DirectLookupTable_1[4940] = 16'sb0001110100110001;\n  assign DirectLookupTable_1[4941] = 16'sb0001110100110010;\n  assign DirectLookupTable_1[4942] = 16'sb0001110100110100;\n  assign DirectLookupTable_1[4943] = 16'sb0001110100110101;\n  assign DirectLookupTable_1[4944] = 16'sb0001110100110110;\n  assign DirectLookupTable_1[4945] = 16'sb0001110100111000;\n  assign DirectLookupTable_1[4946] = 16'sb0001110100111001;\n  assign DirectLookupTable_1[4947] = 16'sb0001110100111011;\n  assign DirectLookupTable_1[4948] = 16'sb0001110100111100;\n  assign DirectLookupTable_1[4949] = 16'sb0001110100111101;\n  assign DirectLookupTable_1[4950] = 16'sb0001110100111111;\n  assign DirectLookupTable_1[4951] = 16'sb0001110101000000;\n  assign DirectLookupTable_1[4952] = 16'sb0001110101000010;\n  assign DirectLookupTable_1[4953] = 16'sb0001110101000011;\n  assign DirectLookupTable_1[4954] = 16'sb0001110101000100;\n  assign DirectLookupTable_1[4955] = 16'sb0001110101000110;\n  assign DirectLookupTable_1[4956] = 16'sb0001110101000111;\n  assign DirectLookupTable_1[4957] = 16'sb0001110101001001;\n  assign DirectLookupTable_1[4958] = 16'sb0001110101001010;\n  assign DirectLookupTable_1[4959] = 16'sb0001110101001011;\n  assign DirectLookupTable_1[4960] = 16'sb0001110101001101;\n  assign DirectLookupTable_1[4961] = 16'sb0001110101001110;\n  assign DirectLookupTable_1[4962] = 16'sb0001110101010000;\n  assign DirectLookupTable_1[4963] = 16'sb0001110101010001;\n  assign DirectLookupTable_1[4964] = 16'sb0001110101010010;\n  assign DirectLookupTable_1[4965] = 16'sb0001110101010100;\n  assign DirectLookupTable_1[4966] = 16'sb0001110101010101;\n  assign DirectLookupTable_1[4967] = 16'sb0001110101010111;\n  assign DirectLookupTable_1[4968] = 16'sb0001110101011000;\n  assign DirectLookupTable_1[4969] = 16'sb0001110101011001;\n  assign DirectLookupTable_1[4970] = 16'sb0001110101011011;\n  assign DirectLookupTable_1[4971] = 16'sb0001110101011100;\n  assign DirectLookupTable_1[4972] = 16'sb0001110101011110;\n  assign DirectLookupTable_1[4973] = 16'sb0001110101011111;\n  assign DirectLookupTable_1[4974] = 16'sb0001110101100000;\n  assign DirectLookupTable_1[4975] = 16'sb0001110101100010;\n  assign DirectLookupTable_1[4976] = 16'sb0001110101100011;\n  assign DirectLookupTable_1[4977] = 16'sb0001110101100101;\n  assign DirectLookupTable_1[4978] = 16'sb0001110101100110;\n  assign DirectLookupTable_1[4979] = 16'sb0001110101100111;\n  assign DirectLookupTable_1[4980] = 16'sb0001110101101001;\n  assign DirectLookupTable_1[4981] = 16'sb0001110101101010;\n  assign DirectLookupTable_1[4982] = 16'sb0001110101101100;\n  assign DirectLookupTable_1[4983] = 16'sb0001110101101101;\n  assign DirectLookupTable_1[4984] = 16'sb0001110101101110;\n  assign DirectLookupTable_1[4985] = 16'sb0001110101110000;\n  assign DirectLookupTable_1[4986] = 16'sb0001110101110001;\n  assign DirectLookupTable_1[4987] = 16'sb0001110101110010;\n  assign DirectLookupTable_1[4988] = 16'sb0001110101110100;\n  assign DirectLookupTable_1[4989] = 16'sb0001110101110101;\n  assign DirectLookupTable_1[4990] = 16'sb0001110101110111;\n  assign DirectLookupTable_1[4991] = 16'sb0001110101111000;\n  assign DirectLookupTable_1[4992] = 16'sb0001110101111001;\n  assign DirectLookupTable_1[4993] = 16'sb0001110101111011;\n  assign DirectLookupTable_1[4994] = 16'sb0001110101111100;\n  assign DirectLookupTable_1[4995] = 16'sb0001110101111110;\n  assign DirectLookupTable_1[4996] = 16'sb0001110101111111;\n  assign DirectLookupTable_1[4997] = 16'sb0001110110000000;\n  assign DirectLookupTable_1[4998] = 16'sb0001110110000010;\n  assign DirectLookupTable_1[4999] = 16'sb0001110110000011;\n  assign DirectLookupTable_1[5000] = 16'sb0001110110000101;\n  assign DirectLookupTable_1[5001] = 16'sb0001110110000110;\n  assign DirectLookupTable_1[5002] = 16'sb0001110110000111;\n  assign DirectLookupTable_1[5003] = 16'sb0001110110001001;\n  assign DirectLookupTable_1[5004] = 16'sb0001110110001010;\n  assign DirectLookupTable_1[5005] = 16'sb0001110110001100;\n  assign DirectLookupTable_1[5006] = 16'sb0001110110001101;\n  assign DirectLookupTable_1[5007] = 16'sb0001110110001110;\n  assign DirectLookupTable_1[5008] = 16'sb0001110110010000;\n  assign DirectLookupTable_1[5009] = 16'sb0001110110010001;\n  assign DirectLookupTable_1[5010] = 16'sb0001110110010011;\n  assign DirectLookupTable_1[5011] = 16'sb0001110110010100;\n  assign DirectLookupTable_1[5012] = 16'sb0001110110010101;\n  assign DirectLookupTable_1[5013] = 16'sb0001110110010111;\n  assign DirectLookupTable_1[5014] = 16'sb0001110110011000;\n  assign DirectLookupTable_1[5015] = 16'sb0001110110011010;\n  assign DirectLookupTable_1[5016] = 16'sb0001110110011011;\n  assign DirectLookupTable_1[5017] = 16'sb0001110110011100;\n  assign DirectLookupTable_1[5018] = 16'sb0001110110011110;\n  assign DirectLookupTable_1[5019] = 16'sb0001110110011111;\n  assign DirectLookupTable_1[5020] = 16'sb0001110110100000;\n  assign DirectLookupTable_1[5021] = 16'sb0001110110100010;\n  assign DirectLookupTable_1[5022] = 16'sb0001110110100011;\n  assign DirectLookupTable_1[5023] = 16'sb0001110110100101;\n  assign DirectLookupTable_1[5024] = 16'sb0001110110100110;\n  assign DirectLookupTable_1[5025] = 16'sb0001110110100111;\n  assign DirectLookupTable_1[5026] = 16'sb0001110110101001;\n  assign DirectLookupTable_1[5027] = 16'sb0001110110101010;\n  assign DirectLookupTable_1[5028] = 16'sb0001110110101100;\n  assign DirectLookupTable_1[5029] = 16'sb0001110110101101;\n  assign DirectLookupTable_1[5030] = 16'sb0001110110101110;\n  assign DirectLookupTable_1[5031] = 16'sb0001110110110000;\n  assign DirectLookupTable_1[5032] = 16'sb0001110110110001;\n  assign DirectLookupTable_1[5033] = 16'sb0001110110110011;\n  assign DirectLookupTable_1[5034] = 16'sb0001110110110100;\n  assign DirectLookupTable_1[5035] = 16'sb0001110110110101;\n  assign DirectLookupTable_1[5036] = 16'sb0001110110110111;\n  assign DirectLookupTable_1[5037] = 16'sb0001110110111000;\n  assign DirectLookupTable_1[5038] = 16'sb0001110110111010;\n  assign DirectLookupTable_1[5039] = 16'sb0001110110111011;\n  assign DirectLookupTable_1[5040] = 16'sb0001110110111100;\n  assign DirectLookupTable_1[5041] = 16'sb0001110110111110;\n  assign DirectLookupTable_1[5042] = 16'sb0001110110111111;\n  assign DirectLookupTable_1[5043] = 16'sb0001110111000000;\n  assign DirectLookupTable_1[5044] = 16'sb0001110111000010;\n  assign DirectLookupTable_1[5045] = 16'sb0001110111000011;\n  assign DirectLookupTable_1[5046] = 16'sb0001110111000101;\n  assign DirectLookupTable_1[5047] = 16'sb0001110111000110;\n  assign DirectLookupTable_1[5048] = 16'sb0001110111000111;\n  assign DirectLookupTable_1[5049] = 16'sb0001110111001001;\n  assign DirectLookupTable_1[5050] = 16'sb0001110111001010;\n  assign DirectLookupTable_1[5051] = 16'sb0001110111001100;\n  assign DirectLookupTable_1[5052] = 16'sb0001110111001101;\n  assign DirectLookupTable_1[5053] = 16'sb0001110111001110;\n  assign DirectLookupTable_1[5054] = 16'sb0001110111010000;\n  assign DirectLookupTable_1[5055] = 16'sb0001110111010001;\n  assign DirectLookupTable_1[5056] = 16'sb0001110111010011;\n  assign DirectLookupTable_1[5057] = 16'sb0001110111010100;\n  assign DirectLookupTable_1[5058] = 16'sb0001110111010101;\n  assign DirectLookupTable_1[5059] = 16'sb0001110111010111;\n  assign DirectLookupTable_1[5060] = 16'sb0001110111011000;\n  assign DirectLookupTable_1[5061] = 16'sb0001110111011010;\n  assign DirectLookupTable_1[5062] = 16'sb0001110111011011;\n  assign DirectLookupTable_1[5063] = 16'sb0001110111011100;\n  assign DirectLookupTable_1[5064] = 16'sb0001110111011110;\n  assign DirectLookupTable_1[5065] = 16'sb0001110111011111;\n  assign DirectLookupTable_1[5066] = 16'sb0001110111100000;\n  assign DirectLookupTable_1[5067] = 16'sb0001110111100010;\n  assign DirectLookupTable_1[5068] = 16'sb0001110111100011;\n  assign DirectLookupTable_1[5069] = 16'sb0001110111100101;\n  assign DirectLookupTable_1[5070] = 16'sb0001110111100110;\n  assign DirectLookupTable_1[5071] = 16'sb0001110111100111;\n  assign DirectLookupTable_1[5072] = 16'sb0001110111101001;\n  assign DirectLookupTable_1[5073] = 16'sb0001110111101010;\n  assign DirectLookupTable_1[5074] = 16'sb0001110111101100;\n  assign DirectLookupTable_1[5075] = 16'sb0001110111101101;\n  assign DirectLookupTable_1[5076] = 16'sb0001110111101110;\n  assign DirectLookupTable_1[5077] = 16'sb0001110111110000;\n  assign DirectLookupTable_1[5078] = 16'sb0001110111110001;\n  assign DirectLookupTable_1[5079] = 16'sb0001110111110011;\n  assign DirectLookupTable_1[5080] = 16'sb0001110111110100;\n  assign DirectLookupTable_1[5081] = 16'sb0001110111110101;\n  assign DirectLookupTable_1[5082] = 16'sb0001110111110111;\n  assign DirectLookupTable_1[5083] = 16'sb0001110111111000;\n  assign DirectLookupTable_1[5084] = 16'sb0001110111111001;\n  assign DirectLookupTable_1[5085] = 16'sb0001110111111011;\n  assign DirectLookupTable_1[5086] = 16'sb0001110111111100;\n  assign DirectLookupTable_1[5087] = 16'sb0001110111111110;\n  assign DirectLookupTable_1[5088] = 16'sb0001110111111111;\n  assign DirectLookupTable_1[5089] = 16'sb0001111000000000;\n  assign DirectLookupTable_1[5090] = 16'sb0001111000000010;\n  assign DirectLookupTable_1[5091] = 16'sb0001111000000011;\n  assign DirectLookupTable_1[5092] = 16'sb0001111000000101;\n  assign DirectLookupTable_1[5093] = 16'sb0001111000000110;\n  assign DirectLookupTable_1[5094] = 16'sb0001111000000111;\n  assign DirectLookupTable_1[5095] = 16'sb0001111000001001;\n  assign DirectLookupTable_1[5096] = 16'sb0001111000001010;\n  assign DirectLookupTable_1[5097] = 16'sb0001111000001011;\n  assign DirectLookupTable_1[5098] = 16'sb0001111000001101;\n  assign DirectLookupTable_1[5099] = 16'sb0001111000001110;\n  assign DirectLookupTable_1[5100] = 16'sb0001111000010000;\n  assign DirectLookupTable_1[5101] = 16'sb0001111000010001;\n  assign DirectLookupTable_1[5102] = 16'sb0001111000010010;\n  assign DirectLookupTable_1[5103] = 16'sb0001111000010100;\n  assign DirectLookupTable_1[5104] = 16'sb0001111000010101;\n  assign DirectLookupTable_1[5105] = 16'sb0001111000010111;\n  assign DirectLookupTable_1[5106] = 16'sb0001111000011000;\n  assign DirectLookupTable_1[5107] = 16'sb0001111000011001;\n  assign DirectLookupTable_1[5108] = 16'sb0001111000011011;\n  assign DirectLookupTable_1[5109] = 16'sb0001111000011100;\n  assign DirectLookupTable_1[5110] = 16'sb0001111000011110;\n  assign DirectLookupTable_1[5111] = 16'sb0001111000011111;\n  assign DirectLookupTable_1[5112] = 16'sb0001111000100000;\n  assign DirectLookupTable_1[5113] = 16'sb0001111000100010;\n  assign DirectLookupTable_1[5114] = 16'sb0001111000100011;\n  assign DirectLookupTable_1[5115] = 16'sb0001111000100100;\n  assign DirectLookupTable_1[5116] = 16'sb0001111000100110;\n  assign DirectLookupTable_1[5117] = 16'sb0001111000100111;\n  assign DirectLookupTable_1[5118] = 16'sb0001111000101001;\n  assign DirectLookupTable_1[5119] = 16'sb0001111000101010;\n  assign DirectLookupTable_1[5120] = 16'sb0001111000101011;\n  assign DirectLookupTable_1[5121] = 16'sb0001111000101101;\n  assign DirectLookupTable_1[5122] = 16'sb0001111000101110;\n  assign DirectLookupTable_1[5123] = 16'sb0001111000110000;\n  assign DirectLookupTable_1[5124] = 16'sb0001111000110001;\n  assign DirectLookupTable_1[5125] = 16'sb0001111000110010;\n  assign DirectLookupTable_1[5126] = 16'sb0001111000110100;\n  assign DirectLookupTable_1[5127] = 16'sb0001111000110101;\n  assign DirectLookupTable_1[5128] = 16'sb0001111000110110;\n  assign DirectLookupTable_1[5129] = 16'sb0001111000111000;\n  assign DirectLookupTable_1[5130] = 16'sb0001111000111001;\n  assign DirectLookupTable_1[5131] = 16'sb0001111000111011;\n  assign DirectLookupTable_1[5132] = 16'sb0001111000111100;\n  assign DirectLookupTable_1[5133] = 16'sb0001111000111101;\n  assign DirectLookupTable_1[5134] = 16'sb0001111000111111;\n  assign DirectLookupTable_1[5135] = 16'sb0001111001000000;\n  assign DirectLookupTable_1[5136] = 16'sb0001111001000010;\n  assign DirectLookupTable_1[5137] = 16'sb0001111001000011;\n  assign DirectLookupTable_1[5138] = 16'sb0001111001000100;\n  assign DirectLookupTable_1[5139] = 16'sb0001111001000110;\n  assign DirectLookupTable_1[5140] = 16'sb0001111001000111;\n  assign DirectLookupTable_1[5141] = 16'sb0001111001001000;\n  assign DirectLookupTable_1[5142] = 16'sb0001111001001010;\n  assign DirectLookupTable_1[5143] = 16'sb0001111001001011;\n  assign DirectLookupTable_1[5144] = 16'sb0001111001001101;\n  assign DirectLookupTable_1[5145] = 16'sb0001111001001110;\n  assign DirectLookupTable_1[5146] = 16'sb0001111001001111;\n  assign DirectLookupTable_1[5147] = 16'sb0001111001010001;\n  assign DirectLookupTable_1[5148] = 16'sb0001111001010010;\n  assign DirectLookupTable_1[5149] = 16'sb0001111001010100;\n  assign DirectLookupTable_1[5150] = 16'sb0001111001010101;\n  assign DirectLookupTable_1[5151] = 16'sb0001111001010110;\n  assign DirectLookupTable_1[5152] = 16'sb0001111001011000;\n  assign DirectLookupTable_1[5153] = 16'sb0001111001011001;\n  assign DirectLookupTable_1[5154] = 16'sb0001111001011010;\n  assign DirectLookupTable_1[5155] = 16'sb0001111001011100;\n  assign DirectLookupTable_1[5156] = 16'sb0001111001011101;\n  assign DirectLookupTable_1[5157] = 16'sb0001111001011111;\n  assign DirectLookupTable_1[5158] = 16'sb0001111001100000;\n  assign DirectLookupTable_1[5159] = 16'sb0001111001100001;\n  assign DirectLookupTable_1[5160] = 16'sb0001111001100011;\n  assign DirectLookupTable_1[5161] = 16'sb0001111001100100;\n  assign DirectLookupTable_1[5162] = 16'sb0001111001100101;\n  assign DirectLookupTable_1[5163] = 16'sb0001111001100111;\n  assign DirectLookupTable_1[5164] = 16'sb0001111001101000;\n  assign DirectLookupTable_1[5165] = 16'sb0001111001101010;\n  assign DirectLookupTable_1[5166] = 16'sb0001111001101011;\n  assign DirectLookupTable_1[5167] = 16'sb0001111001101100;\n  assign DirectLookupTable_1[5168] = 16'sb0001111001101110;\n  assign DirectLookupTable_1[5169] = 16'sb0001111001101111;\n  assign DirectLookupTable_1[5170] = 16'sb0001111001110001;\n  assign DirectLookupTable_1[5171] = 16'sb0001111001110010;\n  assign DirectLookupTable_1[5172] = 16'sb0001111001110011;\n  assign DirectLookupTable_1[5173] = 16'sb0001111001110101;\n  assign DirectLookupTable_1[5174] = 16'sb0001111001110110;\n  assign DirectLookupTable_1[5175] = 16'sb0001111001110111;\n  assign DirectLookupTable_1[5176] = 16'sb0001111001111001;\n  assign DirectLookupTable_1[5177] = 16'sb0001111001111010;\n  assign DirectLookupTable_1[5178] = 16'sb0001111001111100;\n  assign DirectLookupTable_1[5179] = 16'sb0001111001111101;\n  assign DirectLookupTable_1[5180] = 16'sb0001111001111110;\n  assign DirectLookupTable_1[5181] = 16'sb0001111010000000;\n  assign DirectLookupTable_1[5182] = 16'sb0001111010000001;\n  assign DirectLookupTable_1[5183] = 16'sb0001111010000010;\n  assign DirectLookupTable_1[5184] = 16'sb0001111010000100;\n  assign DirectLookupTable_1[5185] = 16'sb0001111010000101;\n  assign DirectLookupTable_1[5186] = 16'sb0001111010000111;\n  assign DirectLookupTable_1[5187] = 16'sb0001111010001000;\n  assign DirectLookupTable_1[5188] = 16'sb0001111010001001;\n  assign DirectLookupTable_1[5189] = 16'sb0001111010001011;\n  assign DirectLookupTable_1[5190] = 16'sb0001111010001100;\n  assign DirectLookupTable_1[5191] = 16'sb0001111010001110;\n  assign DirectLookupTable_1[5192] = 16'sb0001111010001111;\n  assign DirectLookupTable_1[5193] = 16'sb0001111010010000;\n  assign DirectLookupTable_1[5194] = 16'sb0001111010010010;\n  assign DirectLookupTable_1[5195] = 16'sb0001111010010011;\n  assign DirectLookupTable_1[5196] = 16'sb0001111010010100;\n  assign DirectLookupTable_1[5197] = 16'sb0001111010010110;\n  assign DirectLookupTable_1[5198] = 16'sb0001111010010111;\n  assign DirectLookupTable_1[5199] = 16'sb0001111010011001;\n  assign DirectLookupTable_1[5200] = 16'sb0001111010011010;\n  assign DirectLookupTable_1[5201] = 16'sb0001111010011011;\n  assign DirectLookupTable_1[5202] = 16'sb0001111010011101;\n  assign DirectLookupTable_1[5203] = 16'sb0001111010011110;\n  assign DirectLookupTable_1[5204] = 16'sb0001111010011111;\n  assign DirectLookupTable_1[5205] = 16'sb0001111010100001;\n  assign DirectLookupTable_1[5206] = 16'sb0001111010100010;\n  assign DirectLookupTable_1[5207] = 16'sb0001111010100100;\n  assign DirectLookupTable_1[5208] = 16'sb0001111010100101;\n  assign DirectLookupTable_1[5209] = 16'sb0001111010100110;\n  assign DirectLookupTable_1[5210] = 16'sb0001111010101000;\n  assign DirectLookupTable_1[5211] = 16'sb0001111010101001;\n  assign DirectLookupTable_1[5212] = 16'sb0001111010101011;\n  assign DirectLookupTable_1[5213] = 16'sb0001111010101100;\n  assign DirectLookupTable_1[5214] = 16'sb0001111010101101;\n  assign DirectLookupTable_1[5215] = 16'sb0001111010101111;\n  assign DirectLookupTable_1[5216] = 16'sb0001111010110000;\n  assign DirectLookupTable_1[5217] = 16'sb0001111010110001;\n  assign DirectLookupTable_1[5218] = 16'sb0001111010110011;\n  assign DirectLookupTable_1[5219] = 16'sb0001111010110100;\n  assign DirectLookupTable_1[5220] = 16'sb0001111010110110;\n  assign DirectLookupTable_1[5221] = 16'sb0001111010110111;\n  assign DirectLookupTable_1[5222] = 16'sb0001111010111000;\n  assign DirectLookupTable_1[5223] = 16'sb0001111010111010;\n  assign DirectLookupTable_1[5224] = 16'sb0001111010111011;\n  assign DirectLookupTable_1[5225] = 16'sb0001111010111100;\n  assign DirectLookupTable_1[5226] = 16'sb0001111010111110;\n  assign DirectLookupTable_1[5227] = 16'sb0001111010111111;\n  assign DirectLookupTable_1[5228] = 16'sb0001111011000001;\n  assign DirectLookupTable_1[5229] = 16'sb0001111011000010;\n  assign DirectLookupTable_1[5230] = 16'sb0001111011000011;\n  assign DirectLookupTable_1[5231] = 16'sb0001111011000101;\n  assign DirectLookupTable_1[5232] = 16'sb0001111011000110;\n  assign DirectLookupTable_1[5233] = 16'sb0001111011000111;\n  assign DirectLookupTable_1[5234] = 16'sb0001111011001001;\n  assign DirectLookupTable_1[5235] = 16'sb0001111011001010;\n  assign DirectLookupTable_1[5236] = 16'sb0001111011001100;\n  assign DirectLookupTable_1[5237] = 16'sb0001111011001101;\n  assign DirectLookupTable_1[5238] = 16'sb0001111011001110;\n  assign DirectLookupTable_1[5239] = 16'sb0001111011010000;\n  assign DirectLookupTable_1[5240] = 16'sb0001111011010001;\n  assign DirectLookupTable_1[5241] = 16'sb0001111011010010;\n  assign DirectLookupTable_1[5242] = 16'sb0001111011010100;\n  assign DirectLookupTable_1[5243] = 16'sb0001111011010101;\n  assign DirectLookupTable_1[5244] = 16'sb0001111011010111;\n  assign DirectLookupTable_1[5245] = 16'sb0001111011011000;\n  assign DirectLookupTable_1[5246] = 16'sb0001111011011001;\n  assign DirectLookupTable_1[5247] = 16'sb0001111011011011;\n  assign DirectLookupTable_1[5248] = 16'sb0001111011011100;\n  assign DirectLookupTable_1[5249] = 16'sb0001111011011101;\n  assign DirectLookupTable_1[5250] = 16'sb0001111011011111;\n  assign DirectLookupTable_1[5251] = 16'sb0001111011100000;\n  assign DirectLookupTable_1[5252] = 16'sb0001111011100010;\n  assign DirectLookupTable_1[5253] = 16'sb0001111011100011;\n  assign DirectLookupTable_1[5254] = 16'sb0001111011100100;\n  assign DirectLookupTable_1[5255] = 16'sb0001111011100110;\n  assign DirectLookupTable_1[5256] = 16'sb0001111011100111;\n  assign DirectLookupTable_1[5257] = 16'sb0001111011101000;\n  assign DirectLookupTable_1[5258] = 16'sb0001111011101010;\n  assign DirectLookupTable_1[5259] = 16'sb0001111011101011;\n  assign DirectLookupTable_1[5260] = 16'sb0001111011101101;\n  assign DirectLookupTable_1[5261] = 16'sb0001111011101110;\n  assign DirectLookupTable_1[5262] = 16'sb0001111011101111;\n  assign DirectLookupTable_1[5263] = 16'sb0001111011110001;\n  assign DirectLookupTable_1[5264] = 16'sb0001111011110010;\n  assign DirectLookupTable_1[5265] = 16'sb0001111011110011;\n  assign DirectLookupTable_1[5266] = 16'sb0001111011110101;\n  assign DirectLookupTable_1[5267] = 16'sb0001111011110110;\n  assign DirectLookupTable_1[5268] = 16'sb0001111011111000;\n  assign DirectLookupTable_1[5269] = 16'sb0001111011111001;\n  assign DirectLookupTable_1[5270] = 16'sb0001111011111010;\n  assign DirectLookupTable_1[5271] = 16'sb0001111011111100;\n  assign DirectLookupTable_1[5272] = 16'sb0001111011111101;\n  assign DirectLookupTable_1[5273] = 16'sb0001111011111110;\n  assign DirectLookupTable_1[5274] = 16'sb0001111100000000;\n  assign DirectLookupTable_1[5275] = 16'sb0001111100000001;\n  assign DirectLookupTable_1[5276] = 16'sb0001111100000011;\n  assign DirectLookupTable_1[5277] = 16'sb0001111100000100;\n  assign DirectLookupTable_1[5278] = 16'sb0001111100000101;\n  assign DirectLookupTable_1[5279] = 16'sb0001111100000111;\n  assign DirectLookupTable_1[5280] = 16'sb0001111100001000;\n  assign DirectLookupTable_1[5281] = 16'sb0001111100001001;\n  assign DirectLookupTable_1[5282] = 16'sb0001111100001011;\n  assign DirectLookupTable_1[5283] = 16'sb0001111100001100;\n  assign DirectLookupTable_1[5284] = 16'sb0001111100001110;\n  assign DirectLookupTable_1[5285] = 16'sb0001111100001111;\n  assign DirectLookupTable_1[5286] = 16'sb0001111100010000;\n  assign DirectLookupTable_1[5287] = 16'sb0001111100010010;\n  assign DirectLookupTable_1[5288] = 16'sb0001111100010011;\n  assign DirectLookupTable_1[5289] = 16'sb0001111100010100;\n  assign DirectLookupTable_1[5290] = 16'sb0001111100010110;\n  assign DirectLookupTable_1[5291] = 16'sb0001111100010111;\n  assign DirectLookupTable_1[5292] = 16'sb0001111100011001;\n  assign DirectLookupTable_1[5293] = 16'sb0001111100011010;\n  assign DirectLookupTable_1[5294] = 16'sb0001111100011011;\n  assign DirectLookupTable_1[5295] = 16'sb0001111100011101;\n  assign DirectLookupTable_1[5296] = 16'sb0001111100011110;\n  assign DirectLookupTable_1[5297] = 16'sb0001111100011111;\n  assign DirectLookupTable_1[5298] = 16'sb0001111100100001;\n  assign DirectLookupTable_1[5299] = 16'sb0001111100100010;\n  assign DirectLookupTable_1[5300] = 16'sb0001111100100100;\n  assign DirectLookupTable_1[5301] = 16'sb0001111100100101;\n  assign DirectLookupTable_1[5302] = 16'sb0001111100100110;\n  assign DirectLookupTable_1[5303] = 16'sb0001111100101000;\n  assign DirectLookupTable_1[5304] = 16'sb0001111100101001;\n  assign DirectLookupTable_1[5305] = 16'sb0001111100101010;\n  assign DirectLookupTable_1[5306] = 16'sb0001111100101100;\n  assign DirectLookupTable_1[5307] = 16'sb0001111100101101;\n  assign DirectLookupTable_1[5308] = 16'sb0001111100101111;\n  assign DirectLookupTable_1[5309] = 16'sb0001111100110000;\n  assign DirectLookupTable_1[5310] = 16'sb0001111100110001;\n  assign DirectLookupTable_1[5311] = 16'sb0001111100110011;\n  assign DirectLookupTable_1[5312] = 16'sb0001111100110100;\n  assign DirectLookupTable_1[5313] = 16'sb0001111100110101;\n  assign DirectLookupTable_1[5314] = 16'sb0001111100110111;\n  assign DirectLookupTable_1[5315] = 16'sb0001111100111000;\n  assign DirectLookupTable_1[5316] = 16'sb0001111100111010;\n  assign DirectLookupTable_1[5317] = 16'sb0001111100111011;\n  assign DirectLookupTable_1[5318] = 16'sb0001111100111100;\n  assign DirectLookupTable_1[5319] = 16'sb0001111100111110;\n  assign DirectLookupTable_1[5320] = 16'sb0001111100111111;\n  assign DirectLookupTable_1[5321] = 16'sb0001111101000000;\n  assign DirectLookupTable_1[5322] = 16'sb0001111101000010;\n  assign DirectLookupTable_1[5323] = 16'sb0001111101000011;\n  assign DirectLookupTable_1[5324] = 16'sb0001111101000100;\n  assign DirectLookupTable_1[5325] = 16'sb0001111101000110;\n  assign DirectLookupTable_1[5326] = 16'sb0001111101000111;\n  assign DirectLookupTable_1[5327] = 16'sb0001111101001001;\n  assign DirectLookupTable_1[5328] = 16'sb0001111101001010;\n  assign DirectLookupTable_1[5329] = 16'sb0001111101001011;\n  assign DirectLookupTable_1[5330] = 16'sb0001111101001101;\n  assign DirectLookupTable_1[5331] = 16'sb0001111101001110;\n  assign DirectLookupTable_1[5332] = 16'sb0001111101001111;\n  assign DirectLookupTable_1[5333] = 16'sb0001111101010001;\n  assign DirectLookupTable_1[5334] = 16'sb0001111101010010;\n  assign DirectLookupTable_1[5335] = 16'sb0001111101010100;\n  assign DirectLookupTable_1[5336] = 16'sb0001111101010101;\n  assign DirectLookupTable_1[5337] = 16'sb0001111101010110;\n  assign DirectLookupTable_1[5338] = 16'sb0001111101011000;\n  assign DirectLookupTable_1[5339] = 16'sb0001111101011001;\n  assign DirectLookupTable_1[5340] = 16'sb0001111101011010;\n  assign DirectLookupTable_1[5341] = 16'sb0001111101011100;\n  assign DirectLookupTable_1[5342] = 16'sb0001111101011101;\n  assign DirectLookupTable_1[5343] = 16'sb0001111101011111;\n  assign DirectLookupTable_1[5344] = 16'sb0001111101100000;\n  assign DirectLookupTable_1[5345] = 16'sb0001111101100001;\n  assign DirectLookupTable_1[5346] = 16'sb0001111101100011;\n  assign DirectLookupTable_1[5347] = 16'sb0001111101100100;\n  assign DirectLookupTable_1[5348] = 16'sb0001111101100101;\n  assign DirectLookupTable_1[5349] = 16'sb0001111101100111;\n  assign DirectLookupTable_1[5350] = 16'sb0001111101101000;\n  assign DirectLookupTable_1[5351] = 16'sb0001111101101001;\n  assign DirectLookupTable_1[5352] = 16'sb0001111101101011;\n  assign DirectLookupTable_1[5353] = 16'sb0001111101101100;\n  assign DirectLookupTable_1[5354] = 16'sb0001111101101110;\n  assign DirectLookupTable_1[5355] = 16'sb0001111101101111;\n  assign DirectLookupTable_1[5356] = 16'sb0001111101110000;\n  assign DirectLookupTable_1[5357] = 16'sb0001111101110010;\n  assign DirectLookupTable_1[5358] = 16'sb0001111101110011;\n  assign DirectLookupTable_1[5359] = 16'sb0001111101110100;\n  assign DirectLookupTable_1[5360] = 16'sb0001111101110110;\n  assign DirectLookupTable_1[5361] = 16'sb0001111101110111;\n  assign DirectLookupTable_1[5362] = 16'sb0001111101111001;\n  assign DirectLookupTable_1[5363] = 16'sb0001111101111010;\n  assign DirectLookupTable_1[5364] = 16'sb0001111101111011;\n  assign DirectLookupTable_1[5365] = 16'sb0001111101111101;\n  assign DirectLookupTable_1[5366] = 16'sb0001111101111110;\n  assign DirectLookupTable_1[5367] = 16'sb0001111101111111;\n  assign DirectLookupTable_1[5368] = 16'sb0001111110000001;\n  assign DirectLookupTable_1[5369] = 16'sb0001111110000010;\n  assign DirectLookupTable_1[5370] = 16'sb0001111110000011;\n  assign DirectLookupTable_1[5371] = 16'sb0001111110000101;\n  assign DirectLookupTable_1[5372] = 16'sb0001111110000110;\n  assign DirectLookupTable_1[5373] = 16'sb0001111110001000;\n  assign DirectLookupTable_1[5374] = 16'sb0001111110001001;\n  assign DirectLookupTable_1[5375] = 16'sb0001111110001010;\n  assign DirectLookupTable_1[5376] = 16'sb0001111110001100;\n  assign DirectLookupTable_1[5377] = 16'sb0001111110001101;\n  assign DirectLookupTable_1[5378] = 16'sb0001111110001110;\n  assign DirectLookupTable_1[5379] = 16'sb0001111110010000;\n  assign DirectLookupTable_1[5380] = 16'sb0001111110010001;\n  assign DirectLookupTable_1[5381] = 16'sb0001111110010010;\n  assign DirectLookupTable_1[5382] = 16'sb0001111110010100;\n  assign DirectLookupTable_1[5383] = 16'sb0001111110010101;\n  assign DirectLookupTable_1[5384] = 16'sb0001111110010111;\n  assign DirectLookupTable_1[5385] = 16'sb0001111110011000;\n  assign DirectLookupTable_1[5386] = 16'sb0001111110011001;\n  assign DirectLookupTable_1[5387] = 16'sb0001111110011011;\n  assign DirectLookupTable_1[5388] = 16'sb0001111110011100;\n  assign DirectLookupTable_1[5389] = 16'sb0001111110011101;\n  assign DirectLookupTable_1[5390] = 16'sb0001111110011111;\n  assign DirectLookupTable_1[5391] = 16'sb0001111110100000;\n  assign DirectLookupTable_1[5392] = 16'sb0001111110100010;\n  assign DirectLookupTable_1[5393] = 16'sb0001111110100011;\n  assign DirectLookupTable_1[5394] = 16'sb0001111110100100;\n  assign DirectLookupTable_1[5395] = 16'sb0001111110100110;\n  assign DirectLookupTable_1[5396] = 16'sb0001111110100111;\n  assign DirectLookupTable_1[5397] = 16'sb0001111110101000;\n  assign DirectLookupTable_1[5398] = 16'sb0001111110101010;\n  assign DirectLookupTable_1[5399] = 16'sb0001111110101011;\n  assign DirectLookupTable_1[5400] = 16'sb0001111110101100;\n  assign DirectLookupTable_1[5401] = 16'sb0001111110101110;\n  assign DirectLookupTable_1[5402] = 16'sb0001111110101111;\n  assign DirectLookupTable_1[5403] = 16'sb0001111110110001;\n  assign DirectLookupTable_1[5404] = 16'sb0001111110110010;\n  assign DirectLookupTable_1[5405] = 16'sb0001111110110011;\n  assign DirectLookupTable_1[5406] = 16'sb0001111110110101;\n  assign DirectLookupTable_1[5407] = 16'sb0001111110110110;\n  assign DirectLookupTable_1[5408] = 16'sb0001111110110111;\n  assign DirectLookupTable_1[5409] = 16'sb0001111110111001;\n  assign DirectLookupTable_1[5410] = 16'sb0001111110111010;\n  assign DirectLookupTable_1[5411] = 16'sb0001111110111011;\n  assign DirectLookupTable_1[5412] = 16'sb0001111110111101;\n  assign DirectLookupTable_1[5413] = 16'sb0001111110111110;\n  assign DirectLookupTable_1[5414] = 16'sb0001111111000000;\n  assign DirectLookupTable_1[5415] = 16'sb0001111111000001;\n  assign DirectLookupTable_1[5416] = 16'sb0001111111000010;\n  assign DirectLookupTable_1[5417] = 16'sb0001111111000100;\n  assign DirectLookupTable_1[5418] = 16'sb0001111111000101;\n  assign DirectLookupTable_1[5419] = 16'sb0001111111000110;\n  assign DirectLookupTable_1[5420] = 16'sb0001111111001000;\n  assign DirectLookupTable_1[5421] = 16'sb0001111111001001;\n  assign DirectLookupTable_1[5422] = 16'sb0001111111001010;\n  assign DirectLookupTable_1[5423] = 16'sb0001111111001100;\n  assign DirectLookupTable_1[5424] = 16'sb0001111111001101;\n  assign DirectLookupTable_1[5425] = 16'sb0001111111001111;\n  assign DirectLookupTable_1[5426] = 16'sb0001111111010000;\n  assign DirectLookupTable_1[5427] = 16'sb0001111111010001;\n  assign DirectLookupTable_1[5428] = 16'sb0001111111010011;\n  assign DirectLookupTable_1[5429] = 16'sb0001111111010100;\n  assign DirectLookupTable_1[5430] = 16'sb0001111111010101;\n  assign DirectLookupTable_1[5431] = 16'sb0001111111010111;\n  assign DirectLookupTable_1[5432] = 16'sb0001111111011000;\n  assign DirectLookupTable_1[5433] = 16'sb0001111111011001;\n  assign DirectLookupTable_1[5434] = 16'sb0001111111011011;\n  assign DirectLookupTable_1[5435] = 16'sb0001111111011100;\n  assign DirectLookupTable_1[5436] = 16'sb0001111111011110;\n  assign DirectLookupTable_1[5437] = 16'sb0001111111011111;\n  assign DirectLookupTable_1[5438] = 16'sb0001111111100000;\n  assign DirectLookupTable_1[5439] = 16'sb0001111111100010;\n  assign DirectLookupTable_1[5440] = 16'sb0001111111100011;\n  assign DirectLookupTable_1[5441] = 16'sb0001111111100100;\n  assign DirectLookupTable_1[5442] = 16'sb0001111111100110;\n  assign DirectLookupTable_1[5443] = 16'sb0001111111100111;\n  assign DirectLookupTable_1[5444] = 16'sb0001111111101000;\n  assign DirectLookupTable_1[5445] = 16'sb0001111111101010;\n  assign DirectLookupTable_1[5446] = 16'sb0001111111101011;\n  assign DirectLookupTable_1[5447] = 16'sb0001111111101100;\n  assign DirectLookupTable_1[5448] = 16'sb0001111111101110;\n  assign DirectLookupTable_1[5449] = 16'sb0001111111101111;\n  assign DirectLookupTable_1[5450] = 16'sb0001111111110001;\n  assign DirectLookupTable_1[5451] = 16'sb0001111111110010;\n  assign DirectLookupTable_1[5452] = 16'sb0001111111110011;\n  assign DirectLookupTable_1[5453] = 16'sb0001111111110101;\n  assign DirectLookupTable_1[5454] = 16'sb0001111111110110;\n  assign DirectLookupTable_1[5455] = 16'sb0001111111110111;\n  assign DirectLookupTable_1[5456] = 16'sb0001111111111001;\n  assign DirectLookupTable_1[5457] = 16'sb0001111111111010;\n  assign DirectLookupTable_1[5458] = 16'sb0001111111111011;\n  assign DirectLookupTable_1[5459] = 16'sb0001111111111101;\n  assign DirectLookupTable_1[5460] = 16'sb0001111111111110;\n  assign DirectLookupTable_1[5461] = 16'sb0010000000000000;\n  assign DirectLookupTable_1[5462] = 16'sb0010000000000001;\n  assign DirectLookupTable_1[5463] = 16'sb0010000000000010;\n  assign DirectLookupTable_1[5464] = 16'sb0010000000000100;\n  assign DirectLookupTable_1[5465] = 16'sb0010000000000101;\n  assign DirectLookupTable_1[5466] = 16'sb0010000000000110;\n  assign DirectLookupTable_1[5467] = 16'sb0010000000001000;\n  assign DirectLookupTable_1[5468] = 16'sb0010000000001001;\n  assign DirectLookupTable_1[5469] = 16'sb0010000000001010;\n  assign DirectLookupTable_1[5470] = 16'sb0010000000001100;\n  assign DirectLookupTable_1[5471] = 16'sb0010000000001101;\n  assign DirectLookupTable_1[5472] = 16'sb0010000000001111;\n  assign DirectLookupTable_1[5473] = 16'sb0010000000010000;\n  assign DirectLookupTable_1[5474] = 16'sb0010000000010001;\n  assign DirectLookupTable_1[5475] = 16'sb0010000000010011;\n  assign DirectLookupTable_1[5476] = 16'sb0010000000010100;\n  assign DirectLookupTable_1[5477] = 16'sb0010000000010101;\n  assign DirectLookupTable_1[5478] = 16'sb0010000000010111;\n  assign DirectLookupTable_1[5479] = 16'sb0010000000011000;\n  assign DirectLookupTable_1[5480] = 16'sb0010000000011001;\n  assign DirectLookupTable_1[5481] = 16'sb0010000000011011;\n  assign DirectLookupTable_1[5482] = 16'sb0010000000011100;\n  assign DirectLookupTable_1[5483] = 16'sb0010000000011101;\n  assign DirectLookupTable_1[5484] = 16'sb0010000000011111;\n  assign DirectLookupTable_1[5485] = 16'sb0010000000100000;\n  assign DirectLookupTable_1[5486] = 16'sb0010000000100010;\n  assign DirectLookupTable_1[5487] = 16'sb0010000000100011;\n  assign DirectLookupTable_1[5488] = 16'sb0010000000100100;\n  assign DirectLookupTable_1[5489] = 16'sb0010000000100110;\n  assign DirectLookupTable_1[5490] = 16'sb0010000000100111;\n  assign DirectLookupTable_1[5491] = 16'sb0010000000101000;\n  assign DirectLookupTable_1[5492] = 16'sb0010000000101010;\n  assign DirectLookupTable_1[5493] = 16'sb0010000000101011;\n  assign DirectLookupTable_1[5494] = 16'sb0010000000101100;\n  assign DirectLookupTable_1[5495] = 16'sb0010000000101110;\n  assign DirectLookupTable_1[5496] = 16'sb0010000000101111;\n  assign DirectLookupTable_1[5497] = 16'sb0010000000110000;\n  assign DirectLookupTable_1[5498] = 16'sb0010000000110010;\n  assign DirectLookupTable_1[5499] = 16'sb0010000000110011;\n  assign DirectLookupTable_1[5500] = 16'sb0010000000110101;\n  assign DirectLookupTable_1[5501] = 16'sb0010000000110110;\n  assign DirectLookupTable_1[5502] = 16'sb0010000000110111;\n  assign DirectLookupTable_1[5503] = 16'sb0010000000111001;\n  assign DirectLookupTable_1[5504] = 16'sb0010000000111010;\n  assign DirectLookupTable_1[5505] = 16'sb0010000000111011;\n  assign DirectLookupTable_1[5506] = 16'sb0010000000111101;\n  assign DirectLookupTable_1[5507] = 16'sb0010000000111110;\n  assign DirectLookupTable_1[5508] = 16'sb0010000000111111;\n  assign DirectLookupTable_1[5509] = 16'sb0010000001000001;\n  assign DirectLookupTable_1[5510] = 16'sb0010000001000010;\n  assign DirectLookupTable_1[5511] = 16'sb0010000001000011;\n  assign DirectLookupTable_1[5512] = 16'sb0010000001000101;\n  assign DirectLookupTable_1[5513] = 16'sb0010000001000110;\n  assign DirectLookupTable_1[5514] = 16'sb0010000001001000;\n  assign DirectLookupTable_1[5515] = 16'sb0010000001001001;\n  assign DirectLookupTable_1[5516] = 16'sb0010000001001010;\n  assign DirectLookupTable_1[5517] = 16'sb0010000001001100;\n  assign DirectLookupTable_1[5518] = 16'sb0010000001001101;\n  assign DirectLookupTable_1[5519] = 16'sb0010000001001110;\n  assign DirectLookupTable_1[5520] = 16'sb0010000001010000;\n  assign DirectLookupTable_1[5521] = 16'sb0010000001010001;\n  assign DirectLookupTable_1[5522] = 16'sb0010000001010010;\n  assign DirectLookupTable_1[5523] = 16'sb0010000001010100;\n  assign DirectLookupTable_1[5524] = 16'sb0010000001010101;\n  assign DirectLookupTable_1[5525] = 16'sb0010000001010110;\n  assign DirectLookupTable_1[5526] = 16'sb0010000001011000;\n  assign DirectLookupTable_1[5527] = 16'sb0010000001011001;\n  assign DirectLookupTable_1[5528] = 16'sb0010000001011011;\n  assign DirectLookupTable_1[5529] = 16'sb0010000001011100;\n  assign DirectLookupTable_1[5530] = 16'sb0010000001011101;\n  assign DirectLookupTable_1[5531] = 16'sb0010000001011111;\n  assign DirectLookupTable_1[5532] = 16'sb0010000001100000;\n  assign DirectLookupTable_1[5533] = 16'sb0010000001100001;\n  assign DirectLookupTable_1[5534] = 16'sb0010000001100011;\n  assign DirectLookupTable_1[5535] = 16'sb0010000001100100;\n  assign DirectLookupTable_1[5536] = 16'sb0010000001100101;\n  assign DirectLookupTable_1[5537] = 16'sb0010000001100111;\n  assign DirectLookupTable_1[5538] = 16'sb0010000001101000;\n  assign DirectLookupTable_1[5539] = 16'sb0010000001101001;\n  assign DirectLookupTable_1[5540] = 16'sb0010000001101011;\n  assign DirectLookupTable_1[5541] = 16'sb0010000001101100;\n  assign DirectLookupTable_1[5542] = 16'sb0010000001101101;\n  assign DirectLookupTable_1[5543] = 16'sb0010000001101111;\n  assign DirectLookupTable_1[5544] = 16'sb0010000001110000;\n  assign DirectLookupTable_1[5545] = 16'sb0010000001110010;\n  assign DirectLookupTable_1[5546] = 16'sb0010000001110011;\n  assign DirectLookupTable_1[5547] = 16'sb0010000001110100;\n  assign DirectLookupTable_1[5548] = 16'sb0010000001110110;\n  assign DirectLookupTable_1[5549] = 16'sb0010000001110111;\n  assign DirectLookupTable_1[5550] = 16'sb0010000001111000;\n  assign DirectLookupTable_1[5551] = 16'sb0010000001111010;\n  assign DirectLookupTable_1[5552] = 16'sb0010000001111011;\n  assign DirectLookupTable_1[5553] = 16'sb0010000001111100;\n  assign DirectLookupTable_1[5554] = 16'sb0010000001111110;\n  assign DirectLookupTable_1[5555] = 16'sb0010000001111111;\n  assign DirectLookupTable_1[5556] = 16'sb0010000010000000;\n  assign DirectLookupTable_1[5557] = 16'sb0010000010000010;\n  assign DirectLookupTable_1[5558] = 16'sb0010000010000011;\n  assign DirectLookupTable_1[5559] = 16'sb0010000010000100;\n  assign DirectLookupTable_1[5560] = 16'sb0010000010000110;\n  assign DirectLookupTable_1[5561] = 16'sb0010000010000111;\n  assign DirectLookupTable_1[5562] = 16'sb0010000010001001;\n  assign DirectLookupTable_1[5563] = 16'sb0010000010001010;\n  assign DirectLookupTable_1[5564] = 16'sb0010000010001011;\n  assign DirectLookupTable_1[5565] = 16'sb0010000010001101;\n  assign DirectLookupTable_1[5566] = 16'sb0010000010001110;\n  assign DirectLookupTable_1[5567] = 16'sb0010000010001111;\n  assign DirectLookupTable_1[5568] = 16'sb0010000010010001;\n  assign DirectLookupTable_1[5569] = 16'sb0010000010010010;\n  assign DirectLookupTable_1[5570] = 16'sb0010000010010011;\n  assign DirectLookupTable_1[5571] = 16'sb0010000010010101;\n  assign DirectLookupTable_1[5572] = 16'sb0010000010010110;\n  assign DirectLookupTable_1[5573] = 16'sb0010000010010111;\n  assign DirectLookupTable_1[5574] = 16'sb0010000010011001;\n  assign DirectLookupTable_1[5575] = 16'sb0010000010011010;\n  assign DirectLookupTable_1[5576] = 16'sb0010000010011011;\n  assign DirectLookupTable_1[5577] = 16'sb0010000010011101;\n  assign DirectLookupTable_1[5578] = 16'sb0010000010011110;\n  assign DirectLookupTable_1[5579] = 16'sb0010000010100000;\n  assign DirectLookupTable_1[5580] = 16'sb0010000010100001;\n  assign DirectLookupTable_1[5581] = 16'sb0010000010100010;\n  assign DirectLookupTable_1[5582] = 16'sb0010000010100100;\n  assign DirectLookupTable_1[5583] = 16'sb0010000010100101;\n  assign DirectLookupTable_1[5584] = 16'sb0010000010100110;\n  assign DirectLookupTable_1[5585] = 16'sb0010000010101000;\n  assign DirectLookupTable_1[5586] = 16'sb0010000010101001;\n  assign DirectLookupTable_1[5587] = 16'sb0010000010101010;\n  assign DirectLookupTable_1[5588] = 16'sb0010000010101100;\n  assign DirectLookupTable_1[5589] = 16'sb0010000010101101;\n  assign DirectLookupTable_1[5590] = 16'sb0010000010101110;\n  assign DirectLookupTable_1[5591] = 16'sb0010000010110000;\n  assign DirectLookupTable_1[5592] = 16'sb0010000010110001;\n  assign DirectLookupTable_1[5593] = 16'sb0010000010110010;\n  assign DirectLookupTable_1[5594] = 16'sb0010000010110100;\n  assign DirectLookupTable_1[5595] = 16'sb0010000010110101;\n  assign DirectLookupTable_1[5596] = 16'sb0010000010110111;\n  assign DirectLookupTable_1[5597] = 16'sb0010000010111000;\n  assign DirectLookupTable_1[5598] = 16'sb0010000010111001;\n  assign DirectLookupTable_1[5599] = 16'sb0010000010111011;\n  assign DirectLookupTable_1[5600] = 16'sb0010000010111100;\n  assign DirectLookupTable_1[5601] = 16'sb0010000010111101;\n  assign DirectLookupTable_1[5602] = 16'sb0010000010111111;\n  assign DirectLookupTable_1[5603] = 16'sb0010000011000000;\n  assign DirectLookupTable_1[5604] = 16'sb0010000011000001;\n  assign DirectLookupTable_1[5605] = 16'sb0010000011000011;\n  assign DirectLookupTable_1[5606] = 16'sb0010000011000100;\n  assign DirectLookupTable_1[5607] = 16'sb0010000011000101;\n  assign DirectLookupTable_1[5608] = 16'sb0010000011000111;\n  assign DirectLookupTable_1[5609] = 16'sb0010000011001000;\n  assign DirectLookupTable_1[5610] = 16'sb0010000011001001;\n  assign DirectLookupTable_1[5611] = 16'sb0010000011001011;\n  assign DirectLookupTable_1[5612] = 16'sb0010000011001100;\n  assign DirectLookupTable_1[5613] = 16'sb0010000011001101;\n  assign DirectLookupTable_1[5614] = 16'sb0010000011001111;\n  assign DirectLookupTable_1[5615] = 16'sb0010000011010000;\n  assign DirectLookupTable_1[5616] = 16'sb0010000011010001;\n  assign DirectLookupTable_1[5617] = 16'sb0010000011010011;\n  assign DirectLookupTable_1[5618] = 16'sb0010000011010100;\n  assign DirectLookupTable_1[5619] = 16'sb0010000011010110;\n  assign DirectLookupTable_1[5620] = 16'sb0010000011010111;\n  assign DirectLookupTable_1[5621] = 16'sb0010000011011000;\n  assign DirectLookupTable_1[5622] = 16'sb0010000011011010;\n  assign DirectLookupTable_1[5623] = 16'sb0010000011011011;\n  assign DirectLookupTable_1[5624] = 16'sb0010000011011100;\n  assign DirectLookupTable_1[5625] = 16'sb0010000011011110;\n  assign DirectLookupTable_1[5626] = 16'sb0010000011011111;\n  assign DirectLookupTable_1[5627] = 16'sb0010000011100000;\n  assign DirectLookupTable_1[5628] = 16'sb0010000011100010;\n  assign DirectLookupTable_1[5629] = 16'sb0010000011100011;\n  assign DirectLookupTable_1[5630] = 16'sb0010000011100100;\n  assign DirectLookupTable_1[5631] = 16'sb0010000011100110;\n  assign DirectLookupTable_1[5632] = 16'sb0010000011100111;\n  assign DirectLookupTable_1[5633] = 16'sb0010000011101000;\n  assign DirectLookupTable_1[5634] = 16'sb0010000011101010;\n  assign DirectLookupTable_1[5635] = 16'sb0010000011101011;\n  assign DirectLookupTable_1[5636] = 16'sb0010000011101100;\n  assign DirectLookupTable_1[5637] = 16'sb0010000011101110;\n  assign DirectLookupTable_1[5638] = 16'sb0010000011101111;\n  assign DirectLookupTable_1[5639] = 16'sb0010000011110000;\n  assign DirectLookupTable_1[5640] = 16'sb0010000011110010;\n  assign DirectLookupTable_1[5641] = 16'sb0010000011110011;\n  assign DirectLookupTable_1[5642] = 16'sb0010000011110101;\n  assign DirectLookupTable_1[5643] = 16'sb0010000011110110;\n  assign DirectLookupTable_1[5644] = 16'sb0010000011110111;\n  assign DirectLookupTable_1[5645] = 16'sb0010000011111001;\n  assign DirectLookupTable_1[5646] = 16'sb0010000011111010;\n  assign DirectLookupTable_1[5647] = 16'sb0010000011111011;\n  assign DirectLookupTable_1[5648] = 16'sb0010000011111101;\n  assign DirectLookupTable_1[5649] = 16'sb0010000011111110;\n  assign DirectLookupTable_1[5650] = 16'sb0010000011111111;\n  assign DirectLookupTable_1[5651] = 16'sb0010000100000001;\n  assign DirectLookupTable_1[5652] = 16'sb0010000100000010;\n  assign DirectLookupTable_1[5653] = 16'sb0010000100000011;\n  assign DirectLookupTable_1[5654] = 16'sb0010000100000101;\n  assign DirectLookupTable_1[5655] = 16'sb0010000100000110;\n  assign DirectLookupTable_1[5656] = 16'sb0010000100000111;\n  assign DirectLookupTable_1[5657] = 16'sb0010000100001001;\n  assign DirectLookupTable_1[5658] = 16'sb0010000100001010;\n  assign DirectLookupTable_1[5659] = 16'sb0010000100001011;\n  assign DirectLookupTable_1[5660] = 16'sb0010000100001101;\n  assign DirectLookupTable_1[5661] = 16'sb0010000100001110;\n  assign DirectLookupTable_1[5662] = 16'sb0010000100001111;\n  assign DirectLookupTable_1[5663] = 16'sb0010000100010001;\n  assign DirectLookupTable_1[5664] = 16'sb0010000100010010;\n  assign DirectLookupTable_1[5665] = 16'sb0010000100010011;\n  assign DirectLookupTable_1[5666] = 16'sb0010000100010101;\n  assign DirectLookupTable_1[5667] = 16'sb0010000100010110;\n  assign DirectLookupTable_1[5668] = 16'sb0010000100011000;\n  assign DirectLookupTable_1[5669] = 16'sb0010000100011001;\n  assign DirectLookupTable_1[5670] = 16'sb0010000100011010;\n  assign DirectLookupTable_1[5671] = 16'sb0010000100011100;\n  assign DirectLookupTable_1[5672] = 16'sb0010000100011101;\n  assign DirectLookupTable_1[5673] = 16'sb0010000100011110;\n  assign DirectLookupTable_1[5674] = 16'sb0010000100100000;\n  assign DirectLookupTable_1[5675] = 16'sb0010000100100001;\n  assign DirectLookupTable_1[5676] = 16'sb0010000100100010;\n  assign DirectLookupTable_1[5677] = 16'sb0010000100100100;\n  assign DirectLookupTable_1[5678] = 16'sb0010000100100101;\n  assign DirectLookupTable_1[5679] = 16'sb0010000100100110;\n  assign DirectLookupTable_1[5680] = 16'sb0010000100101000;\n  assign DirectLookupTable_1[5681] = 16'sb0010000100101001;\n  assign DirectLookupTable_1[5682] = 16'sb0010000100101010;\n  assign DirectLookupTable_1[5683] = 16'sb0010000100101100;\n  assign DirectLookupTable_1[5684] = 16'sb0010000100101101;\n  assign DirectLookupTable_1[5685] = 16'sb0010000100101110;\n  assign DirectLookupTable_1[5686] = 16'sb0010000100110000;\n  assign DirectLookupTable_1[5687] = 16'sb0010000100110001;\n  assign DirectLookupTable_1[5688] = 16'sb0010000100110010;\n  assign DirectLookupTable_1[5689] = 16'sb0010000100110100;\n  assign DirectLookupTable_1[5690] = 16'sb0010000100110101;\n  assign DirectLookupTable_1[5691] = 16'sb0010000100110110;\n  assign DirectLookupTable_1[5692] = 16'sb0010000100111000;\n  assign DirectLookupTable_1[5693] = 16'sb0010000100111001;\n  assign DirectLookupTable_1[5694] = 16'sb0010000100111010;\n  assign DirectLookupTable_1[5695] = 16'sb0010000100111100;\n  assign DirectLookupTable_1[5696] = 16'sb0010000100111101;\n  assign DirectLookupTable_1[5697] = 16'sb0010000100111110;\n  assign DirectLookupTable_1[5698] = 16'sb0010000101000000;\n  assign DirectLookupTable_1[5699] = 16'sb0010000101000001;\n  assign DirectLookupTable_1[5700] = 16'sb0010000101000010;\n  assign DirectLookupTable_1[5701] = 16'sb0010000101000100;\n  assign DirectLookupTable_1[5702] = 16'sb0010000101000101;\n  assign DirectLookupTable_1[5703] = 16'sb0010000101000111;\n  assign DirectLookupTable_1[5704] = 16'sb0010000101001000;\n  assign DirectLookupTable_1[5705] = 16'sb0010000101001001;\n  assign DirectLookupTable_1[5706] = 16'sb0010000101001011;\n  assign DirectLookupTable_1[5707] = 16'sb0010000101001100;\n  assign DirectLookupTable_1[5708] = 16'sb0010000101001101;\n  assign DirectLookupTable_1[5709] = 16'sb0010000101001111;\n  assign DirectLookupTable_1[5710] = 16'sb0010000101010000;\n  assign DirectLookupTable_1[5711] = 16'sb0010000101010001;\n  assign DirectLookupTable_1[5712] = 16'sb0010000101010011;\n  assign DirectLookupTable_1[5713] = 16'sb0010000101010100;\n  assign DirectLookupTable_1[5714] = 16'sb0010000101010101;\n  assign DirectLookupTable_1[5715] = 16'sb0010000101010111;\n  assign DirectLookupTable_1[5716] = 16'sb0010000101011000;\n  assign DirectLookupTable_1[5717] = 16'sb0010000101011001;\n  assign DirectLookupTable_1[5718] = 16'sb0010000101011011;\n  assign DirectLookupTable_1[5719] = 16'sb0010000101011100;\n  assign DirectLookupTable_1[5720] = 16'sb0010000101011101;\n  assign DirectLookupTable_1[5721] = 16'sb0010000101011111;\n  assign DirectLookupTable_1[5722] = 16'sb0010000101100000;\n  assign DirectLookupTable_1[5723] = 16'sb0010000101100001;\n  assign DirectLookupTable_1[5724] = 16'sb0010000101100011;\n  assign DirectLookupTable_1[5725] = 16'sb0010000101100100;\n  assign DirectLookupTable_1[5726] = 16'sb0010000101100101;\n  assign DirectLookupTable_1[5727] = 16'sb0010000101100111;\n  assign DirectLookupTable_1[5728] = 16'sb0010000101101000;\n  assign DirectLookupTable_1[5729] = 16'sb0010000101101001;\n  assign DirectLookupTable_1[5730] = 16'sb0010000101101011;\n  assign DirectLookupTable_1[5731] = 16'sb0010000101101100;\n  assign DirectLookupTable_1[5732] = 16'sb0010000101101101;\n  assign DirectLookupTable_1[5733] = 16'sb0010000101101111;\n  assign DirectLookupTable_1[5734] = 16'sb0010000101110000;\n  assign DirectLookupTable_1[5735] = 16'sb0010000101110001;\n  assign DirectLookupTable_1[5736] = 16'sb0010000101110011;\n  assign DirectLookupTable_1[5737] = 16'sb0010000101110100;\n  assign DirectLookupTable_1[5738] = 16'sb0010000101110101;\n  assign DirectLookupTable_1[5739] = 16'sb0010000101110111;\n  assign DirectLookupTable_1[5740] = 16'sb0010000101111000;\n  assign DirectLookupTable_1[5741] = 16'sb0010000101111001;\n  assign DirectLookupTable_1[5742] = 16'sb0010000101111011;\n  assign DirectLookupTable_1[5743] = 16'sb0010000101111100;\n  assign DirectLookupTable_1[5744] = 16'sb0010000101111101;\n  assign DirectLookupTable_1[5745] = 16'sb0010000101111111;\n  assign DirectLookupTable_1[5746] = 16'sb0010000110000000;\n  assign DirectLookupTable_1[5747] = 16'sb0010000110000001;\n  assign DirectLookupTable_1[5748] = 16'sb0010000110000011;\n  assign DirectLookupTable_1[5749] = 16'sb0010000110000100;\n  assign DirectLookupTable_1[5750] = 16'sb0010000110000110;\n  assign DirectLookupTable_1[5751] = 16'sb0010000110000111;\n  assign DirectLookupTable_1[5752] = 16'sb0010000110001000;\n  assign DirectLookupTable_1[5753] = 16'sb0010000110001010;\n  assign DirectLookupTable_1[5754] = 16'sb0010000110001011;\n  assign DirectLookupTable_1[5755] = 16'sb0010000110001100;\n  assign DirectLookupTable_1[5756] = 16'sb0010000110001110;\n  assign DirectLookupTable_1[5757] = 16'sb0010000110001111;\n  assign DirectLookupTable_1[5758] = 16'sb0010000110010000;\n  assign DirectLookupTable_1[5759] = 16'sb0010000110010010;\n  assign DirectLookupTable_1[5760] = 16'sb0010000110010011;\n  assign DirectLookupTable_1[5761] = 16'sb0010000110010100;\n  assign DirectLookupTable_1[5762] = 16'sb0010000110010110;\n  assign DirectLookupTable_1[5763] = 16'sb0010000110010111;\n  assign DirectLookupTable_1[5764] = 16'sb0010000110011000;\n  assign DirectLookupTable_1[5765] = 16'sb0010000110011010;\n  assign DirectLookupTable_1[5766] = 16'sb0010000110011011;\n  assign DirectLookupTable_1[5767] = 16'sb0010000110011100;\n  assign DirectLookupTable_1[5768] = 16'sb0010000110011110;\n  assign DirectLookupTable_1[5769] = 16'sb0010000110011111;\n  assign DirectLookupTable_1[5770] = 16'sb0010000110100000;\n  assign DirectLookupTable_1[5771] = 16'sb0010000110100010;\n  assign DirectLookupTable_1[5772] = 16'sb0010000110100011;\n  assign DirectLookupTable_1[5773] = 16'sb0010000110100100;\n  assign DirectLookupTable_1[5774] = 16'sb0010000110100110;\n  assign DirectLookupTable_1[5775] = 16'sb0010000110100111;\n  assign DirectLookupTable_1[5776] = 16'sb0010000110101000;\n  assign DirectLookupTable_1[5777] = 16'sb0010000110101010;\n  assign DirectLookupTable_1[5778] = 16'sb0010000110101011;\n  assign DirectLookupTable_1[5779] = 16'sb0010000110101100;\n  assign DirectLookupTable_1[5780] = 16'sb0010000110101110;\n  assign DirectLookupTable_1[5781] = 16'sb0010000110101111;\n  assign DirectLookupTable_1[5782] = 16'sb0010000110110000;\n  assign DirectLookupTable_1[5783] = 16'sb0010000110110010;\n  assign DirectLookupTable_1[5784] = 16'sb0010000110110011;\n  assign DirectLookupTable_1[5785] = 16'sb0010000110110100;\n  assign DirectLookupTable_1[5786] = 16'sb0010000110110110;\n  assign DirectLookupTable_1[5787] = 16'sb0010000110110111;\n  assign DirectLookupTable_1[5788] = 16'sb0010000110111000;\n  assign DirectLookupTable_1[5789] = 16'sb0010000110111010;\n  assign DirectLookupTable_1[5790] = 16'sb0010000110111011;\n  assign DirectLookupTable_1[5791] = 16'sb0010000110111100;\n  assign DirectLookupTable_1[5792] = 16'sb0010000110111110;\n  assign DirectLookupTable_1[5793] = 16'sb0010000110111111;\n  assign DirectLookupTable_1[5794] = 16'sb0010000111000000;\n  assign DirectLookupTable_1[5795] = 16'sb0010000111000010;\n  assign DirectLookupTable_1[5796] = 16'sb0010000111000011;\n  assign DirectLookupTable_1[5797] = 16'sb0010000111000100;\n  assign DirectLookupTable_1[5798] = 16'sb0010000111000110;\n  assign DirectLookupTable_1[5799] = 16'sb0010000111000111;\n  assign DirectLookupTable_1[5800] = 16'sb0010000111001000;\n  assign DirectLookupTable_1[5801] = 16'sb0010000111001010;\n  assign DirectLookupTable_1[5802] = 16'sb0010000111001011;\n  assign DirectLookupTable_1[5803] = 16'sb0010000111001100;\n  assign DirectLookupTable_1[5804] = 16'sb0010000111001110;\n  assign DirectLookupTable_1[5805] = 16'sb0010000111001111;\n  assign DirectLookupTable_1[5806] = 16'sb0010000111010000;\n  assign DirectLookupTable_1[5807] = 16'sb0010000111010010;\n  assign DirectLookupTable_1[5808] = 16'sb0010000111010011;\n  assign DirectLookupTable_1[5809] = 16'sb0010000111010100;\n  assign DirectLookupTable_1[5810] = 16'sb0010000111010110;\n  assign DirectLookupTable_1[5811] = 16'sb0010000111010111;\n  assign DirectLookupTable_1[5812] = 16'sb0010000111011000;\n  assign DirectLookupTable_1[5813] = 16'sb0010000111011010;\n  assign DirectLookupTable_1[5814] = 16'sb0010000111011011;\n  assign DirectLookupTable_1[5815] = 16'sb0010000111011100;\n  assign DirectLookupTable_1[5816] = 16'sb0010000111011110;\n  assign DirectLookupTable_1[5817] = 16'sb0010000111011111;\n  assign DirectLookupTable_1[5818] = 16'sb0010000111100000;\n  assign DirectLookupTable_1[5819] = 16'sb0010000111100010;\n  assign DirectLookupTable_1[5820] = 16'sb0010000111100011;\n  assign DirectLookupTable_1[5821] = 16'sb0010000111100100;\n  assign DirectLookupTable_1[5822] = 16'sb0010000111100110;\n  assign DirectLookupTable_1[5823] = 16'sb0010000111100111;\n  assign DirectLookupTable_1[5824] = 16'sb0010000111101000;\n  assign DirectLookupTable_1[5825] = 16'sb0010000111101010;\n  assign DirectLookupTable_1[5826] = 16'sb0010000111101011;\n  assign DirectLookupTable_1[5827] = 16'sb0010000111101100;\n  assign DirectLookupTable_1[5828] = 16'sb0010000111101110;\n  assign DirectLookupTable_1[5829] = 16'sb0010000111101111;\n  assign DirectLookupTable_1[5830] = 16'sb0010000111110000;\n  assign DirectLookupTable_1[5831] = 16'sb0010000111110010;\n  assign DirectLookupTable_1[5832] = 16'sb0010000111110011;\n  assign DirectLookupTable_1[5833] = 16'sb0010000111110100;\n  assign DirectLookupTable_1[5834] = 16'sb0010000111110110;\n  assign DirectLookupTable_1[5835] = 16'sb0010000111110111;\n  assign DirectLookupTable_1[5836] = 16'sb0010000111111000;\n  assign DirectLookupTable_1[5837] = 16'sb0010000111111010;\n  assign DirectLookupTable_1[5838] = 16'sb0010000111111011;\n  assign DirectLookupTable_1[5839] = 16'sb0010000111111100;\n  assign DirectLookupTable_1[5840] = 16'sb0010000111111110;\n  assign DirectLookupTable_1[5841] = 16'sb0010000111111111;\n  assign DirectLookupTable_1[5842] = 16'sb0010001000000000;\n  assign DirectLookupTable_1[5843] = 16'sb0010001000000010;\n  assign DirectLookupTable_1[5844] = 16'sb0010001000000011;\n  assign DirectLookupTable_1[5845] = 16'sb0010001000000100;\n  assign DirectLookupTable_1[5846] = 16'sb0010001000000110;\n  assign DirectLookupTable_1[5847] = 16'sb0010001000000111;\n  assign DirectLookupTable_1[5848] = 16'sb0010001000001000;\n  assign DirectLookupTable_1[5849] = 16'sb0010001000001010;\n  assign DirectLookupTable_1[5850] = 16'sb0010001000001011;\n  assign DirectLookupTable_1[5851] = 16'sb0010001000001100;\n  assign DirectLookupTable_1[5852] = 16'sb0010001000001110;\n  assign DirectLookupTable_1[5853] = 16'sb0010001000001111;\n  assign DirectLookupTable_1[5854] = 16'sb0010001000010000;\n  assign DirectLookupTable_1[5855] = 16'sb0010001000010010;\n  assign DirectLookupTable_1[5856] = 16'sb0010001000010011;\n  assign DirectLookupTable_1[5857] = 16'sb0010001000010100;\n  assign DirectLookupTable_1[5858] = 16'sb0010001000010110;\n  assign DirectLookupTable_1[5859] = 16'sb0010001000010111;\n  assign DirectLookupTable_1[5860] = 16'sb0010001000011000;\n  assign DirectLookupTable_1[5861] = 16'sb0010001000011010;\n  assign DirectLookupTable_1[5862] = 16'sb0010001000011011;\n  assign DirectLookupTable_1[5863] = 16'sb0010001000011100;\n  assign DirectLookupTable_1[5864] = 16'sb0010001000011110;\n  assign DirectLookupTable_1[5865] = 16'sb0010001000011111;\n  assign DirectLookupTable_1[5866] = 16'sb0010001000100000;\n  assign DirectLookupTable_1[5867] = 16'sb0010001000100010;\n  assign DirectLookupTable_1[5868] = 16'sb0010001000100011;\n  assign DirectLookupTable_1[5869] = 16'sb0010001000100100;\n  assign DirectLookupTable_1[5870] = 16'sb0010001000100110;\n  assign DirectLookupTable_1[5871] = 16'sb0010001000100111;\n  assign DirectLookupTable_1[5872] = 16'sb0010001000101000;\n  assign DirectLookupTable_1[5873] = 16'sb0010001000101001;\n  assign DirectLookupTable_1[5874] = 16'sb0010001000101011;\n  assign DirectLookupTable_1[5875] = 16'sb0010001000101100;\n  assign DirectLookupTable_1[5876] = 16'sb0010001000101101;\n  assign DirectLookupTable_1[5877] = 16'sb0010001000101111;\n  assign DirectLookupTable_1[5878] = 16'sb0010001000110000;\n  assign DirectLookupTable_1[5879] = 16'sb0010001000110001;\n  assign DirectLookupTable_1[5880] = 16'sb0010001000110011;\n  assign DirectLookupTable_1[5881] = 16'sb0010001000110100;\n  assign DirectLookupTable_1[5882] = 16'sb0010001000110101;\n  assign DirectLookupTable_1[5883] = 16'sb0010001000110111;\n  assign DirectLookupTable_1[5884] = 16'sb0010001000111000;\n  assign DirectLookupTable_1[5885] = 16'sb0010001000111001;\n  assign DirectLookupTable_1[5886] = 16'sb0010001000111011;\n  assign DirectLookupTable_1[5887] = 16'sb0010001000111100;\n  assign DirectLookupTable_1[5888] = 16'sb0010001000111101;\n  assign DirectLookupTable_1[5889] = 16'sb0010001000111111;\n  assign DirectLookupTable_1[5890] = 16'sb0010001001000000;\n  assign DirectLookupTable_1[5891] = 16'sb0010001001000001;\n  assign DirectLookupTable_1[5892] = 16'sb0010001001000011;\n  assign DirectLookupTable_1[5893] = 16'sb0010001001000100;\n  assign DirectLookupTable_1[5894] = 16'sb0010001001000101;\n  assign DirectLookupTable_1[5895] = 16'sb0010001001000111;\n  assign DirectLookupTable_1[5896] = 16'sb0010001001001000;\n  assign DirectLookupTable_1[5897] = 16'sb0010001001001001;\n  assign DirectLookupTable_1[5898] = 16'sb0010001001001011;\n  assign DirectLookupTable_1[5899] = 16'sb0010001001001100;\n  assign DirectLookupTable_1[5900] = 16'sb0010001001001101;\n  assign DirectLookupTable_1[5901] = 16'sb0010001001001111;\n  assign DirectLookupTable_1[5902] = 16'sb0010001001010000;\n  assign DirectLookupTable_1[5903] = 16'sb0010001001010001;\n  assign DirectLookupTable_1[5904] = 16'sb0010001001010011;\n  assign DirectLookupTable_1[5905] = 16'sb0010001001010100;\n  assign DirectLookupTable_1[5906] = 16'sb0010001001010101;\n  assign DirectLookupTable_1[5907] = 16'sb0010001001010111;\n  assign DirectLookupTable_1[5908] = 16'sb0010001001011000;\n  assign DirectLookupTable_1[5909] = 16'sb0010001001011001;\n  assign DirectLookupTable_1[5910] = 16'sb0010001001011011;\n  assign DirectLookupTable_1[5911] = 16'sb0010001001011100;\n  assign DirectLookupTable_1[5912] = 16'sb0010001001011101;\n  assign DirectLookupTable_1[5913] = 16'sb0010001001011111;\n  assign DirectLookupTable_1[5914] = 16'sb0010001001100000;\n  assign DirectLookupTable_1[5915] = 16'sb0010001001100001;\n  assign DirectLookupTable_1[5916] = 16'sb0010001001100011;\n  assign DirectLookupTable_1[5917] = 16'sb0010001001100100;\n  assign DirectLookupTable_1[5918] = 16'sb0010001001100101;\n  assign DirectLookupTable_1[5919] = 16'sb0010001001100111;\n  assign DirectLookupTable_1[5920] = 16'sb0010001001101000;\n  assign DirectLookupTable_1[5921] = 16'sb0010001001101001;\n  assign DirectLookupTable_1[5922] = 16'sb0010001001101010;\n  assign DirectLookupTable_1[5923] = 16'sb0010001001101100;\n  assign DirectLookupTable_1[5924] = 16'sb0010001001101101;\n  assign DirectLookupTable_1[5925] = 16'sb0010001001101110;\n  assign DirectLookupTable_1[5926] = 16'sb0010001001110000;\n  assign DirectLookupTable_1[5927] = 16'sb0010001001110001;\n  assign DirectLookupTable_1[5928] = 16'sb0010001001110010;\n  assign DirectLookupTable_1[5929] = 16'sb0010001001110100;\n  assign DirectLookupTable_1[5930] = 16'sb0010001001110101;\n  assign DirectLookupTable_1[5931] = 16'sb0010001001110110;\n  assign DirectLookupTable_1[5932] = 16'sb0010001001111000;\n  assign DirectLookupTable_1[5933] = 16'sb0010001001111001;\n  assign DirectLookupTable_1[5934] = 16'sb0010001001111010;\n  assign DirectLookupTable_1[5935] = 16'sb0010001001111100;\n  assign DirectLookupTable_1[5936] = 16'sb0010001001111101;\n  assign DirectLookupTable_1[5937] = 16'sb0010001001111110;\n  assign DirectLookupTable_1[5938] = 16'sb0010001010000000;\n  assign DirectLookupTable_1[5939] = 16'sb0010001010000001;\n  assign DirectLookupTable_1[5940] = 16'sb0010001010000010;\n  assign DirectLookupTable_1[5941] = 16'sb0010001010000100;\n  assign DirectLookupTable_1[5942] = 16'sb0010001010000101;\n  assign DirectLookupTable_1[5943] = 16'sb0010001010000110;\n  assign DirectLookupTable_1[5944] = 16'sb0010001010001000;\n  assign DirectLookupTable_1[5945] = 16'sb0010001010001001;\n  assign DirectLookupTable_1[5946] = 16'sb0010001010001010;\n  assign DirectLookupTable_1[5947] = 16'sb0010001010001100;\n  assign DirectLookupTable_1[5948] = 16'sb0010001010001101;\n  assign DirectLookupTable_1[5949] = 16'sb0010001010001110;\n  assign DirectLookupTable_1[5950] = 16'sb0010001010010000;\n  assign DirectLookupTable_1[5951] = 16'sb0010001010010001;\n  assign DirectLookupTable_1[5952] = 16'sb0010001010010010;\n  assign DirectLookupTable_1[5953] = 16'sb0010001010010011;\n  assign DirectLookupTable_1[5954] = 16'sb0010001010010101;\n  assign DirectLookupTable_1[5955] = 16'sb0010001010010110;\n  assign DirectLookupTable_1[5956] = 16'sb0010001010010111;\n  assign DirectLookupTable_1[5957] = 16'sb0010001010011001;\n  assign DirectLookupTable_1[5958] = 16'sb0010001010011010;\n  assign DirectLookupTable_1[5959] = 16'sb0010001010011011;\n  assign DirectLookupTable_1[5960] = 16'sb0010001010011101;\n  assign DirectLookupTable_1[5961] = 16'sb0010001010011110;\n  assign DirectLookupTable_1[5962] = 16'sb0010001010011111;\n  assign DirectLookupTable_1[5963] = 16'sb0010001010100001;\n  assign DirectLookupTable_1[5964] = 16'sb0010001010100010;\n  assign DirectLookupTable_1[5965] = 16'sb0010001010100011;\n  assign DirectLookupTable_1[5966] = 16'sb0010001010100101;\n  assign DirectLookupTable_1[5967] = 16'sb0010001010100110;\n  assign DirectLookupTable_1[5968] = 16'sb0010001010100111;\n  assign DirectLookupTable_1[5969] = 16'sb0010001010101001;\n  assign DirectLookupTable_1[5970] = 16'sb0010001010101010;\n  assign DirectLookupTable_1[5971] = 16'sb0010001010101011;\n  assign DirectLookupTable_1[5972] = 16'sb0010001010101101;\n  assign DirectLookupTable_1[5973] = 16'sb0010001010101110;\n  assign DirectLookupTable_1[5974] = 16'sb0010001010101111;\n  assign DirectLookupTable_1[5975] = 16'sb0010001010110001;\n  assign DirectLookupTable_1[5976] = 16'sb0010001010110010;\n  assign DirectLookupTable_1[5977] = 16'sb0010001010110011;\n  assign DirectLookupTable_1[5978] = 16'sb0010001010110101;\n  assign DirectLookupTable_1[5979] = 16'sb0010001010110110;\n  assign DirectLookupTable_1[5980] = 16'sb0010001010110111;\n  assign DirectLookupTable_1[5981] = 16'sb0010001010111000;\n  assign DirectLookupTable_1[5982] = 16'sb0010001010111010;\n  assign DirectLookupTable_1[5983] = 16'sb0010001010111011;\n  assign DirectLookupTable_1[5984] = 16'sb0010001010111100;\n  assign DirectLookupTable_1[5985] = 16'sb0010001010111110;\n  assign DirectLookupTable_1[5986] = 16'sb0010001010111111;\n  assign DirectLookupTable_1[5987] = 16'sb0010001011000000;\n  assign DirectLookupTable_1[5988] = 16'sb0010001011000010;\n  assign DirectLookupTable_1[5989] = 16'sb0010001011000011;\n  assign DirectLookupTable_1[5990] = 16'sb0010001011000100;\n  assign DirectLookupTable_1[5991] = 16'sb0010001011000110;\n  assign DirectLookupTable_1[5992] = 16'sb0010001011000111;\n  assign DirectLookupTable_1[5993] = 16'sb0010001011001000;\n  assign DirectLookupTable_1[5994] = 16'sb0010001011001010;\n  assign DirectLookupTable_1[5995] = 16'sb0010001011001011;\n  assign DirectLookupTable_1[5996] = 16'sb0010001011001100;\n  assign DirectLookupTable_1[5997] = 16'sb0010001011001110;\n  assign DirectLookupTable_1[5998] = 16'sb0010001011001111;\n  assign DirectLookupTable_1[5999] = 16'sb0010001011010000;\n  assign DirectLookupTable_1[6000] = 16'sb0010001011010010;\n  assign DirectLookupTable_1[6001] = 16'sb0010001011010011;\n  assign DirectLookupTable_1[6002] = 16'sb0010001011010100;\n  assign DirectLookupTable_1[6003] = 16'sb0010001011010101;\n  assign DirectLookupTable_1[6004] = 16'sb0010001011010111;\n  assign DirectLookupTable_1[6005] = 16'sb0010001011011000;\n  assign DirectLookupTable_1[6006] = 16'sb0010001011011001;\n  assign DirectLookupTable_1[6007] = 16'sb0010001011011011;\n  assign DirectLookupTable_1[6008] = 16'sb0010001011011100;\n  assign DirectLookupTable_1[6009] = 16'sb0010001011011101;\n  assign DirectLookupTable_1[6010] = 16'sb0010001011011111;\n  assign DirectLookupTable_1[6011] = 16'sb0010001011100000;\n  assign DirectLookupTable_1[6012] = 16'sb0010001011100001;\n  assign DirectLookupTable_1[6013] = 16'sb0010001011100011;\n  assign DirectLookupTable_1[6014] = 16'sb0010001011100100;\n  assign DirectLookupTable_1[6015] = 16'sb0010001011100101;\n  assign DirectLookupTable_1[6016] = 16'sb0010001011100111;\n  assign DirectLookupTable_1[6017] = 16'sb0010001011101000;\n  assign DirectLookupTable_1[6018] = 16'sb0010001011101001;\n  assign DirectLookupTable_1[6019] = 16'sb0010001011101011;\n  assign DirectLookupTable_1[6020] = 16'sb0010001011101100;\n  assign DirectLookupTable_1[6021] = 16'sb0010001011101101;\n  assign DirectLookupTable_1[6022] = 16'sb0010001011101111;\n  assign DirectLookupTable_1[6023] = 16'sb0010001011110000;\n  assign DirectLookupTable_1[6024] = 16'sb0010001011110001;\n  assign DirectLookupTable_1[6025] = 16'sb0010001011110010;\n  assign DirectLookupTable_1[6026] = 16'sb0010001011110100;\n  assign DirectLookupTable_1[6027] = 16'sb0010001011110101;\n  assign DirectLookupTable_1[6028] = 16'sb0010001011110110;\n  assign DirectLookupTable_1[6029] = 16'sb0010001011111000;\n  assign DirectLookupTable_1[6030] = 16'sb0010001011111001;\n  assign DirectLookupTable_1[6031] = 16'sb0010001011111010;\n  assign DirectLookupTable_1[6032] = 16'sb0010001011111100;\n  assign DirectLookupTable_1[6033] = 16'sb0010001011111101;\n  assign DirectLookupTable_1[6034] = 16'sb0010001011111110;\n  assign DirectLookupTable_1[6035] = 16'sb0010001100000000;\n  assign DirectLookupTable_1[6036] = 16'sb0010001100000001;\n  assign DirectLookupTable_1[6037] = 16'sb0010001100000010;\n  assign DirectLookupTable_1[6038] = 16'sb0010001100000100;\n  assign DirectLookupTable_1[6039] = 16'sb0010001100000101;\n  assign DirectLookupTable_1[6040] = 16'sb0010001100000110;\n  assign DirectLookupTable_1[6041] = 16'sb0010001100000111;\n  assign DirectLookupTable_1[6042] = 16'sb0010001100001001;\n  assign DirectLookupTable_1[6043] = 16'sb0010001100001010;\n  assign DirectLookupTable_1[6044] = 16'sb0010001100001011;\n  assign DirectLookupTable_1[6045] = 16'sb0010001100001101;\n  assign DirectLookupTable_1[6046] = 16'sb0010001100001110;\n  assign DirectLookupTable_1[6047] = 16'sb0010001100001111;\n  assign DirectLookupTable_1[6048] = 16'sb0010001100010001;\n  assign DirectLookupTable_1[6049] = 16'sb0010001100010010;\n  assign DirectLookupTable_1[6050] = 16'sb0010001100010011;\n  assign DirectLookupTable_1[6051] = 16'sb0010001100010101;\n  assign DirectLookupTable_1[6052] = 16'sb0010001100010110;\n  assign DirectLookupTable_1[6053] = 16'sb0010001100010111;\n  assign DirectLookupTable_1[6054] = 16'sb0010001100011001;\n  assign DirectLookupTable_1[6055] = 16'sb0010001100011010;\n  assign DirectLookupTable_1[6056] = 16'sb0010001100011011;\n  assign DirectLookupTable_1[6057] = 16'sb0010001100011101;\n  assign DirectLookupTable_1[6058] = 16'sb0010001100011110;\n  assign DirectLookupTable_1[6059] = 16'sb0010001100011111;\n  assign DirectLookupTable_1[6060] = 16'sb0010001100100000;\n  assign DirectLookupTable_1[6061] = 16'sb0010001100100010;\n  assign DirectLookupTable_1[6062] = 16'sb0010001100100011;\n  assign DirectLookupTable_1[6063] = 16'sb0010001100100100;\n  assign DirectLookupTable_1[6064] = 16'sb0010001100100110;\n  assign DirectLookupTable_1[6065] = 16'sb0010001100100111;\n  assign DirectLookupTable_1[6066] = 16'sb0010001100101000;\n  assign DirectLookupTable_1[6067] = 16'sb0010001100101010;\n  assign DirectLookupTable_1[6068] = 16'sb0010001100101011;\n  assign DirectLookupTable_1[6069] = 16'sb0010001100101100;\n  assign DirectLookupTable_1[6070] = 16'sb0010001100101110;\n  assign DirectLookupTable_1[6071] = 16'sb0010001100101111;\n  assign DirectLookupTable_1[6072] = 16'sb0010001100110000;\n  assign DirectLookupTable_1[6073] = 16'sb0010001100110010;\n  assign DirectLookupTable_1[6074] = 16'sb0010001100110011;\n  assign DirectLookupTable_1[6075] = 16'sb0010001100110100;\n  assign DirectLookupTable_1[6076] = 16'sb0010001100110101;\n  assign DirectLookupTable_1[6077] = 16'sb0010001100110111;\n  assign DirectLookupTable_1[6078] = 16'sb0010001100111000;\n  assign DirectLookupTable_1[6079] = 16'sb0010001100111001;\n  assign DirectLookupTable_1[6080] = 16'sb0010001100111011;\n  assign DirectLookupTable_1[6081] = 16'sb0010001100111100;\n  assign DirectLookupTable_1[6082] = 16'sb0010001100111101;\n  assign DirectLookupTable_1[6083] = 16'sb0010001100111111;\n  assign DirectLookupTable_1[6084] = 16'sb0010001101000000;\n  assign DirectLookupTable_1[6085] = 16'sb0010001101000001;\n  assign DirectLookupTable_1[6086] = 16'sb0010001101000011;\n  assign DirectLookupTable_1[6087] = 16'sb0010001101000100;\n  assign DirectLookupTable_1[6088] = 16'sb0010001101000101;\n  assign DirectLookupTable_1[6089] = 16'sb0010001101000111;\n  assign DirectLookupTable_1[6090] = 16'sb0010001101001000;\n  assign DirectLookupTable_1[6091] = 16'sb0010001101001001;\n  assign DirectLookupTable_1[6092] = 16'sb0010001101001010;\n  assign DirectLookupTable_1[6093] = 16'sb0010001101001100;\n  assign DirectLookupTable_1[6094] = 16'sb0010001101001101;\n  assign DirectLookupTable_1[6095] = 16'sb0010001101001110;\n  assign DirectLookupTable_1[6096] = 16'sb0010001101010000;\n  assign DirectLookupTable_1[6097] = 16'sb0010001101010001;\n  assign DirectLookupTable_1[6098] = 16'sb0010001101010010;\n  assign DirectLookupTable_1[6099] = 16'sb0010001101010100;\n  assign DirectLookupTable_1[6100] = 16'sb0010001101010101;\n  assign DirectLookupTable_1[6101] = 16'sb0010001101010110;\n  assign DirectLookupTable_1[6102] = 16'sb0010001101011000;\n  assign DirectLookupTable_1[6103] = 16'sb0010001101011001;\n  assign DirectLookupTable_1[6104] = 16'sb0010001101011010;\n  assign DirectLookupTable_1[6105] = 16'sb0010001101011011;\n  assign DirectLookupTable_1[6106] = 16'sb0010001101011101;\n  assign DirectLookupTable_1[6107] = 16'sb0010001101011110;\n  assign DirectLookupTable_1[6108] = 16'sb0010001101011111;\n  assign DirectLookupTable_1[6109] = 16'sb0010001101100001;\n  assign DirectLookupTable_1[6110] = 16'sb0010001101100010;\n  assign DirectLookupTable_1[6111] = 16'sb0010001101100011;\n  assign DirectLookupTable_1[6112] = 16'sb0010001101100101;\n  assign DirectLookupTable_1[6113] = 16'sb0010001101100110;\n  assign DirectLookupTable_1[6114] = 16'sb0010001101100111;\n  assign DirectLookupTable_1[6115] = 16'sb0010001101101001;\n  assign DirectLookupTable_1[6116] = 16'sb0010001101101010;\n  assign DirectLookupTable_1[6117] = 16'sb0010001101101011;\n  assign DirectLookupTable_1[6118] = 16'sb0010001101101100;\n  assign DirectLookupTable_1[6119] = 16'sb0010001101101110;\n  assign DirectLookupTable_1[6120] = 16'sb0010001101101111;\n  assign DirectLookupTable_1[6121] = 16'sb0010001101110000;\n  assign DirectLookupTable_1[6122] = 16'sb0010001101110010;\n  assign DirectLookupTable_1[6123] = 16'sb0010001101110011;\n  assign DirectLookupTable_1[6124] = 16'sb0010001101110100;\n  assign DirectLookupTable_1[6125] = 16'sb0010001101110110;\n  assign DirectLookupTable_1[6126] = 16'sb0010001101110111;\n  assign DirectLookupTable_1[6127] = 16'sb0010001101111000;\n  assign DirectLookupTable_1[6128] = 16'sb0010001101111010;\n  assign DirectLookupTable_1[6129] = 16'sb0010001101111011;\n  assign DirectLookupTable_1[6130] = 16'sb0010001101111100;\n  assign DirectLookupTable_1[6131] = 16'sb0010001101111101;\n  assign DirectLookupTable_1[6132] = 16'sb0010001101111111;\n  assign DirectLookupTable_1[6133] = 16'sb0010001110000000;\n  assign DirectLookupTable_1[6134] = 16'sb0010001110000001;\n  assign DirectLookupTable_1[6135] = 16'sb0010001110000011;\n  assign DirectLookupTable_1[6136] = 16'sb0010001110000100;\n  assign DirectLookupTable_1[6137] = 16'sb0010001110000101;\n  assign DirectLookupTable_1[6138] = 16'sb0010001110000111;\n  assign DirectLookupTable_1[6139] = 16'sb0010001110001000;\n  assign DirectLookupTable_1[6140] = 16'sb0010001110001001;\n  assign DirectLookupTable_1[6141] = 16'sb0010001110001011;\n  assign DirectLookupTable_1[6142] = 16'sb0010001110001100;\n  assign DirectLookupTable_1[6143] = 16'sb0010001110001101;\n  assign DirectLookupTable_1[6144] = 16'sb0010001110001110;\n  assign DirectLookupTable_1[6145] = 16'sb0010001110010000;\n  assign DirectLookupTable_1[6146] = 16'sb0010001110010001;\n  assign DirectLookupTable_1[6147] = 16'sb0010001110010010;\n  assign DirectLookupTable_1[6148] = 16'sb0010001110010100;\n  assign DirectLookupTable_1[6149] = 16'sb0010001110010101;\n  assign DirectLookupTable_1[6150] = 16'sb0010001110010110;\n  assign DirectLookupTable_1[6151] = 16'sb0010001110011000;\n  assign DirectLookupTable_1[6152] = 16'sb0010001110011001;\n  assign DirectLookupTable_1[6153] = 16'sb0010001110011010;\n  assign DirectLookupTable_1[6154] = 16'sb0010001110011100;\n  assign DirectLookupTable_1[6155] = 16'sb0010001110011101;\n  assign DirectLookupTable_1[6156] = 16'sb0010001110011110;\n  assign DirectLookupTable_1[6157] = 16'sb0010001110011111;\n  assign DirectLookupTable_1[6158] = 16'sb0010001110100001;\n  assign DirectLookupTable_1[6159] = 16'sb0010001110100010;\n  assign DirectLookupTable_1[6160] = 16'sb0010001110100011;\n  assign DirectLookupTable_1[6161] = 16'sb0010001110100101;\n  assign DirectLookupTable_1[6162] = 16'sb0010001110100110;\n  assign DirectLookupTable_1[6163] = 16'sb0010001110100111;\n  assign DirectLookupTable_1[6164] = 16'sb0010001110101001;\n  assign DirectLookupTable_1[6165] = 16'sb0010001110101010;\n  assign DirectLookupTable_1[6166] = 16'sb0010001110101011;\n  assign DirectLookupTable_1[6167] = 16'sb0010001110101100;\n  assign DirectLookupTable_1[6168] = 16'sb0010001110101110;\n  assign DirectLookupTable_1[6169] = 16'sb0010001110101111;\n  assign DirectLookupTable_1[6170] = 16'sb0010001110110000;\n  assign DirectLookupTable_1[6171] = 16'sb0010001110110010;\n  assign DirectLookupTable_1[6172] = 16'sb0010001110110011;\n  assign DirectLookupTable_1[6173] = 16'sb0010001110110100;\n  assign DirectLookupTable_1[6174] = 16'sb0010001110110110;\n  assign DirectLookupTable_1[6175] = 16'sb0010001110110111;\n  assign DirectLookupTable_1[6176] = 16'sb0010001110111000;\n  assign DirectLookupTable_1[6177] = 16'sb0010001110111010;\n  assign DirectLookupTable_1[6178] = 16'sb0010001110111011;\n  assign DirectLookupTable_1[6179] = 16'sb0010001110111100;\n  assign DirectLookupTable_1[6180] = 16'sb0010001110111101;\n  assign DirectLookupTable_1[6181] = 16'sb0010001110111111;\n  assign DirectLookupTable_1[6182] = 16'sb0010001111000000;\n  assign DirectLookupTable_1[6183] = 16'sb0010001111000001;\n  assign DirectLookupTable_1[6184] = 16'sb0010001111000011;\n  assign DirectLookupTable_1[6185] = 16'sb0010001111000100;\n  assign DirectLookupTable_1[6186] = 16'sb0010001111000101;\n  assign DirectLookupTable_1[6187] = 16'sb0010001111000111;\n  assign DirectLookupTable_1[6188] = 16'sb0010001111001000;\n  assign DirectLookupTable_1[6189] = 16'sb0010001111001001;\n  assign DirectLookupTable_1[6190] = 16'sb0010001111001010;\n  assign DirectLookupTable_1[6191] = 16'sb0010001111001100;\n  assign DirectLookupTable_1[6192] = 16'sb0010001111001101;\n  assign DirectLookupTable_1[6193] = 16'sb0010001111001110;\n  assign DirectLookupTable_1[6194] = 16'sb0010001111010000;\n  assign DirectLookupTable_1[6195] = 16'sb0010001111010001;\n  assign DirectLookupTable_1[6196] = 16'sb0010001111010010;\n  assign DirectLookupTable_1[6197] = 16'sb0010001111010100;\n  assign DirectLookupTable_1[6198] = 16'sb0010001111010101;\n  assign DirectLookupTable_1[6199] = 16'sb0010001111010110;\n  assign DirectLookupTable_1[6200] = 16'sb0010001111010111;\n  assign DirectLookupTable_1[6201] = 16'sb0010001111011001;\n  assign DirectLookupTable_1[6202] = 16'sb0010001111011010;\n  assign DirectLookupTable_1[6203] = 16'sb0010001111011011;\n  assign DirectLookupTable_1[6204] = 16'sb0010001111011101;\n  assign DirectLookupTable_1[6205] = 16'sb0010001111011110;\n  assign DirectLookupTable_1[6206] = 16'sb0010001111011111;\n  assign DirectLookupTable_1[6207] = 16'sb0010001111100001;\n  assign DirectLookupTable_1[6208] = 16'sb0010001111100010;\n  assign DirectLookupTable_1[6209] = 16'sb0010001111100011;\n  assign DirectLookupTable_1[6210] = 16'sb0010001111100100;\n  assign DirectLookupTable_1[6211] = 16'sb0010001111100110;\n  assign DirectLookupTable_1[6212] = 16'sb0010001111100111;\n  assign DirectLookupTable_1[6213] = 16'sb0010001111101000;\n  assign DirectLookupTable_1[6214] = 16'sb0010001111101010;\n  assign DirectLookupTable_1[6215] = 16'sb0010001111101011;\n  assign DirectLookupTable_1[6216] = 16'sb0010001111101100;\n  assign DirectLookupTable_1[6217] = 16'sb0010001111101110;\n  assign DirectLookupTable_1[6218] = 16'sb0010001111101111;\n  assign DirectLookupTable_1[6219] = 16'sb0010001111110000;\n  assign DirectLookupTable_1[6220] = 16'sb0010001111110001;\n  assign DirectLookupTable_1[6221] = 16'sb0010001111110011;\n  assign DirectLookupTable_1[6222] = 16'sb0010001111110100;\n  assign DirectLookupTable_1[6223] = 16'sb0010001111110101;\n  assign DirectLookupTable_1[6224] = 16'sb0010001111110111;\n  assign DirectLookupTable_1[6225] = 16'sb0010001111111000;\n  assign DirectLookupTable_1[6226] = 16'sb0010001111111001;\n  assign DirectLookupTable_1[6227] = 16'sb0010001111111011;\n  assign DirectLookupTable_1[6228] = 16'sb0010001111111100;\n  assign DirectLookupTable_1[6229] = 16'sb0010001111111101;\n  assign DirectLookupTable_1[6230] = 16'sb0010001111111110;\n  assign DirectLookupTable_1[6231] = 16'sb0010010000000000;\n  assign DirectLookupTable_1[6232] = 16'sb0010010000000001;\n  assign DirectLookupTable_1[6233] = 16'sb0010010000000010;\n  assign DirectLookupTable_1[6234] = 16'sb0010010000000100;\n  assign DirectLookupTable_1[6235] = 16'sb0010010000000101;\n  assign DirectLookupTable_1[6236] = 16'sb0010010000000110;\n  assign DirectLookupTable_1[6237] = 16'sb0010010000001000;\n  assign DirectLookupTable_1[6238] = 16'sb0010010000001001;\n  assign DirectLookupTable_1[6239] = 16'sb0010010000001010;\n  assign DirectLookupTable_1[6240] = 16'sb0010010000001011;\n  assign DirectLookupTable_1[6241] = 16'sb0010010000001101;\n  assign DirectLookupTable_1[6242] = 16'sb0010010000001110;\n  assign DirectLookupTable_1[6243] = 16'sb0010010000001111;\n  assign DirectLookupTable_1[6244] = 16'sb0010010000010001;\n  assign DirectLookupTable_1[6245] = 16'sb0010010000010010;\n  assign DirectLookupTable_1[6246] = 16'sb0010010000010011;\n  assign DirectLookupTable_1[6247] = 16'sb0010010000010101;\n  assign DirectLookupTable_1[6248] = 16'sb0010010000010110;\n  assign DirectLookupTable_1[6249] = 16'sb0010010000010111;\n  assign DirectLookupTable_1[6250] = 16'sb0010010000011000;\n  assign DirectLookupTable_1[6251] = 16'sb0010010000011010;\n  assign DirectLookupTable_1[6252] = 16'sb0010010000011011;\n  assign DirectLookupTable_1[6253] = 16'sb0010010000011100;\n  assign DirectLookupTable_1[6254] = 16'sb0010010000011110;\n  assign DirectLookupTable_1[6255] = 16'sb0010010000011111;\n  assign DirectLookupTable_1[6256] = 16'sb0010010000100000;\n  assign DirectLookupTable_1[6257] = 16'sb0010010000100010;\n  assign DirectLookupTable_1[6258] = 16'sb0010010000100011;\n  assign DirectLookupTable_1[6259] = 16'sb0010010000100100;\n  assign DirectLookupTable_1[6260] = 16'sb0010010000100101;\n  assign DirectLookupTable_1[6261] = 16'sb0010010000100111;\n  assign DirectLookupTable_1[6262] = 16'sb0010010000101000;\n  assign DirectLookupTable_1[6263] = 16'sb0010010000101001;\n  assign DirectLookupTable_1[6264] = 16'sb0010010000101011;\n  assign DirectLookupTable_1[6265] = 16'sb0010010000101100;\n  assign DirectLookupTable_1[6266] = 16'sb0010010000101101;\n  assign DirectLookupTable_1[6267] = 16'sb0010010000101110;\n  assign DirectLookupTable_1[6268] = 16'sb0010010000110000;\n  assign DirectLookupTable_1[6269] = 16'sb0010010000110001;\n  assign DirectLookupTable_1[6270] = 16'sb0010010000110010;\n  assign DirectLookupTable_1[6271] = 16'sb0010010000110100;\n  assign DirectLookupTable_1[6272] = 16'sb0010010000110101;\n  assign DirectLookupTable_1[6273] = 16'sb0010010000110110;\n  assign DirectLookupTable_1[6274] = 16'sb0010010000111000;\n  assign DirectLookupTable_1[6275] = 16'sb0010010000111001;\n  assign DirectLookupTable_1[6276] = 16'sb0010010000111010;\n  assign DirectLookupTable_1[6277] = 16'sb0010010000111011;\n  assign DirectLookupTable_1[6278] = 16'sb0010010000111101;\n  assign DirectLookupTable_1[6279] = 16'sb0010010000111110;\n  assign DirectLookupTable_1[6280] = 16'sb0010010000111111;\n  assign DirectLookupTable_1[6281] = 16'sb0010010001000001;\n  assign DirectLookupTable_1[6282] = 16'sb0010010001000010;\n  assign DirectLookupTable_1[6283] = 16'sb0010010001000011;\n  assign DirectLookupTable_1[6284] = 16'sb0010010001000100;\n  assign DirectLookupTable_1[6285] = 16'sb0010010001000110;\n  assign DirectLookupTable_1[6286] = 16'sb0010010001000111;\n  assign DirectLookupTable_1[6287] = 16'sb0010010001001000;\n  assign DirectLookupTable_1[6288] = 16'sb0010010001001010;\n  assign DirectLookupTable_1[6289] = 16'sb0010010001001011;\n  assign DirectLookupTable_1[6290] = 16'sb0010010001001100;\n  assign DirectLookupTable_1[6291] = 16'sb0010010001001110;\n  assign DirectLookupTable_1[6292] = 16'sb0010010001001111;\n  assign DirectLookupTable_1[6293] = 16'sb0010010001010000;\n  assign DirectLookupTable_1[6294] = 16'sb0010010001010001;\n  assign DirectLookupTable_1[6295] = 16'sb0010010001010011;\n  assign DirectLookupTable_1[6296] = 16'sb0010010001010100;\n  assign DirectLookupTable_1[6297] = 16'sb0010010001010101;\n  assign DirectLookupTable_1[6298] = 16'sb0010010001010111;\n  assign DirectLookupTable_1[6299] = 16'sb0010010001011000;\n  assign DirectLookupTable_1[6300] = 16'sb0010010001011001;\n  assign DirectLookupTable_1[6301] = 16'sb0010010001011010;\n  assign DirectLookupTable_1[6302] = 16'sb0010010001011100;\n  assign DirectLookupTable_1[6303] = 16'sb0010010001011101;\n  assign DirectLookupTable_1[6304] = 16'sb0010010001011110;\n  assign DirectLookupTable_1[6305] = 16'sb0010010001100000;\n  assign DirectLookupTable_1[6306] = 16'sb0010010001100001;\n  assign DirectLookupTable_1[6307] = 16'sb0010010001100010;\n  assign DirectLookupTable_1[6308] = 16'sb0010010001100100;\n  assign DirectLookupTable_1[6309] = 16'sb0010010001100101;\n  assign DirectLookupTable_1[6310] = 16'sb0010010001100110;\n  assign DirectLookupTable_1[6311] = 16'sb0010010001100111;\n  assign DirectLookupTable_1[6312] = 16'sb0010010001101001;\n  assign DirectLookupTable_1[6313] = 16'sb0010010001101010;\n  assign DirectLookupTable_1[6314] = 16'sb0010010001101011;\n  assign DirectLookupTable_1[6315] = 16'sb0010010001101101;\n  assign DirectLookupTable_1[6316] = 16'sb0010010001101110;\n  assign DirectLookupTable_1[6317] = 16'sb0010010001101111;\n  assign DirectLookupTable_1[6318] = 16'sb0010010001110000;\n  assign DirectLookupTable_1[6319] = 16'sb0010010001110010;\n  assign DirectLookupTable_1[6320] = 16'sb0010010001110011;\n  assign DirectLookupTable_1[6321] = 16'sb0010010001110100;\n  assign DirectLookupTable_1[6322] = 16'sb0010010001110110;\n  assign DirectLookupTable_1[6323] = 16'sb0010010001110111;\n  assign DirectLookupTable_1[6324] = 16'sb0010010001111000;\n  assign DirectLookupTable_1[6325] = 16'sb0010010001111001;\n  assign DirectLookupTable_1[6326] = 16'sb0010010001111011;\n  assign DirectLookupTable_1[6327] = 16'sb0010010001111100;\n  assign DirectLookupTable_1[6328] = 16'sb0010010001111101;\n  assign DirectLookupTable_1[6329] = 16'sb0010010001111111;\n  assign DirectLookupTable_1[6330] = 16'sb0010010010000000;\n  assign DirectLookupTable_1[6331] = 16'sb0010010010000001;\n  assign DirectLookupTable_1[6332] = 16'sb0010010010000011;\n  assign DirectLookupTable_1[6333] = 16'sb0010010010000100;\n  assign DirectLookupTable_1[6334] = 16'sb0010010010000101;\n  assign DirectLookupTable_1[6335] = 16'sb0010010010000110;\n  assign DirectLookupTable_1[6336] = 16'sb0010010010001000;\n  assign DirectLookupTable_1[6337] = 16'sb0010010010001001;\n  assign DirectLookupTable_1[6338] = 16'sb0010010010001010;\n  assign DirectLookupTable_1[6339] = 16'sb0010010010001100;\n  assign DirectLookupTable_1[6340] = 16'sb0010010010001101;\n  assign DirectLookupTable_1[6341] = 16'sb0010010010001110;\n  assign DirectLookupTable_1[6342] = 16'sb0010010010001111;\n  assign DirectLookupTable_1[6343] = 16'sb0010010010010001;\n  assign DirectLookupTable_1[6344] = 16'sb0010010010010010;\n  assign DirectLookupTable_1[6345] = 16'sb0010010010010011;\n  assign DirectLookupTable_1[6346] = 16'sb0010010010010101;\n  assign DirectLookupTable_1[6347] = 16'sb0010010010010110;\n  assign DirectLookupTable_1[6348] = 16'sb0010010010010111;\n  assign DirectLookupTable_1[6349] = 16'sb0010010010011000;\n  assign DirectLookupTable_1[6350] = 16'sb0010010010011010;\n  assign DirectLookupTable_1[6351] = 16'sb0010010010011011;\n  assign DirectLookupTable_1[6352] = 16'sb0010010010011100;\n  assign DirectLookupTable_1[6353] = 16'sb0010010010011110;\n  assign DirectLookupTable_1[6354] = 16'sb0010010010011111;\n  assign DirectLookupTable_1[6355] = 16'sb0010010010100000;\n  assign DirectLookupTable_1[6356] = 16'sb0010010010100001;\n  assign DirectLookupTable_1[6357] = 16'sb0010010010100011;\n  assign DirectLookupTable_1[6358] = 16'sb0010010010100100;\n  assign DirectLookupTable_1[6359] = 16'sb0010010010100101;\n  assign DirectLookupTable_1[6360] = 16'sb0010010010100111;\n  assign DirectLookupTable_1[6361] = 16'sb0010010010101000;\n  assign DirectLookupTable_1[6362] = 16'sb0010010010101001;\n  assign DirectLookupTable_1[6363] = 16'sb0010010010101010;\n  assign DirectLookupTable_1[6364] = 16'sb0010010010101100;\n  assign DirectLookupTable_1[6365] = 16'sb0010010010101101;\n  assign DirectLookupTable_1[6366] = 16'sb0010010010101110;\n  assign DirectLookupTable_1[6367] = 16'sb0010010010110000;\n  assign DirectLookupTable_1[6368] = 16'sb0010010010110001;\n  assign DirectLookupTable_1[6369] = 16'sb0010010010110010;\n  assign DirectLookupTable_1[6370] = 16'sb0010010010110011;\n  assign DirectLookupTable_1[6371] = 16'sb0010010010110101;\n  assign DirectLookupTable_1[6372] = 16'sb0010010010110110;\n  assign DirectLookupTable_1[6373] = 16'sb0010010010110111;\n  assign DirectLookupTable_1[6374] = 16'sb0010010010111001;\n  assign DirectLookupTable_1[6375] = 16'sb0010010010111010;\n  assign DirectLookupTable_1[6376] = 16'sb0010010010111011;\n  assign DirectLookupTable_1[6377] = 16'sb0010010010111100;\n  assign DirectLookupTable_1[6378] = 16'sb0010010010111110;\n  assign DirectLookupTable_1[6379] = 16'sb0010010010111111;\n  assign DirectLookupTable_1[6380] = 16'sb0010010011000000;\n  assign DirectLookupTable_1[6381] = 16'sb0010010011000010;\n  assign DirectLookupTable_1[6382] = 16'sb0010010011000011;\n  assign DirectLookupTable_1[6383] = 16'sb0010010011000100;\n  assign DirectLookupTable_1[6384] = 16'sb0010010011000101;\n  assign DirectLookupTable_1[6385] = 16'sb0010010011000111;\n  assign DirectLookupTable_1[6386] = 16'sb0010010011001000;\n  assign DirectLookupTable_1[6387] = 16'sb0010010011001001;\n  assign DirectLookupTable_1[6388] = 16'sb0010010011001011;\n  assign DirectLookupTable_1[6389] = 16'sb0010010011001100;\n  assign DirectLookupTable_1[6390] = 16'sb0010010011001101;\n  assign DirectLookupTable_1[6391] = 16'sb0010010011001110;\n  assign DirectLookupTable_1[6392] = 16'sb0010010011010000;\n  assign DirectLookupTable_1[6393] = 16'sb0010010011010001;\n  assign DirectLookupTable_1[6394] = 16'sb0010010011010010;\n  assign DirectLookupTable_1[6395] = 16'sb0010010011010100;\n  assign DirectLookupTable_1[6396] = 16'sb0010010011010101;\n  assign DirectLookupTable_1[6397] = 16'sb0010010011010110;\n  assign DirectLookupTable_1[6398] = 16'sb0010010011010111;\n  assign DirectLookupTable_1[6399] = 16'sb0010010011011001;\n  assign DirectLookupTable_1[6400] = 16'sb0010010011011010;\n  assign DirectLookupTable_1[6401] = 16'sb0010010011011011;\n  assign DirectLookupTable_1[6402] = 16'sb0010010011011101;\n  assign DirectLookupTable_1[6403] = 16'sb0010010011011110;\n  assign DirectLookupTable_1[6404] = 16'sb0010010011011111;\n  assign DirectLookupTable_1[6405] = 16'sb0010010011100000;\n  assign DirectLookupTable_1[6406] = 16'sb0010010011100010;\n  assign DirectLookupTable_1[6407] = 16'sb0010010011100011;\n  assign DirectLookupTable_1[6408] = 16'sb0010010011100100;\n  assign DirectLookupTable_1[6409] = 16'sb0010010011100110;\n  assign DirectLookupTable_1[6410] = 16'sb0010010011100111;\n  assign DirectLookupTable_1[6411] = 16'sb0010010011101000;\n  assign DirectLookupTable_1[6412] = 16'sb0010010011101001;\n  assign DirectLookupTable_1[6413] = 16'sb0010010011101011;\n  assign DirectLookupTable_1[6414] = 16'sb0010010011101100;\n  assign DirectLookupTable_1[6415] = 16'sb0010010011101101;\n  assign DirectLookupTable_1[6416] = 16'sb0010010011101111;\n  assign DirectLookupTable_1[6417] = 16'sb0010010011110000;\n  assign DirectLookupTable_1[6418] = 16'sb0010010011110001;\n  assign DirectLookupTable_1[6419] = 16'sb0010010011110010;\n  assign DirectLookupTable_1[6420] = 16'sb0010010011110100;\n  assign DirectLookupTable_1[6421] = 16'sb0010010011110101;\n  assign DirectLookupTable_1[6422] = 16'sb0010010011110110;\n  assign DirectLookupTable_1[6423] = 16'sb0010010011111000;\n  assign DirectLookupTable_1[6424] = 16'sb0010010011111001;\n  assign DirectLookupTable_1[6425] = 16'sb0010010011111010;\n  assign DirectLookupTable_1[6426] = 16'sb0010010011111011;\n  assign DirectLookupTable_1[6427] = 16'sb0010010011111101;\n  assign DirectLookupTable_1[6428] = 16'sb0010010011111110;\n  assign DirectLookupTable_1[6429] = 16'sb0010010011111111;\n  assign DirectLookupTable_1[6430] = 16'sb0010010100000001;\n  assign DirectLookupTable_1[6431] = 16'sb0010010100000010;\n  assign DirectLookupTable_1[6432] = 16'sb0010010100000011;\n  assign DirectLookupTable_1[6433] = 16'sb0010010100000100;\n  assign DirectLookupTable_1[6434] = 16'sb0010010100000110;\n  assign DirectLookupTable_1[6435] = 16'sb0010010100000111;\n  assign DirectLookupTable_1[6436] = 16'sb0010010100001000;\n  assign DirectLookupTable_1[6437] = 16'sb0010010100001001;\n  assign DirectLookupTable_1[6438] = 16'sb0010010100001011;\n  assign DirectLookupTable_1[6439] = 16'sb0010010100001100;\n  assign DirectLookupTable_1[6440] = 16'sb0010010100001101;\n  assign DirectLookupTable_1[6441] = 16'sb0010010100001111;\n  assign DirectLookupTable_1[6442] = 16'sb0010010100010000;\n  assign DirectLookupTable_1[6443] = 16'sb0010010100010001;\n  assign DirectLookupTable_1[6444] = 16'sb0010010100010010;\n  assign DirectLookupTable_1[6445] = 16'sb0010010100010100;\n  assign DirectLookupTable_1[6446] = 16'sb0010010100010101;\n  assign DirectLookupTable_1[6447] = 16'sb0010010100010110;\n  assign DirectLookupTable_1[6448] = 16'sb0010010100011000;\n  assign DirectLookupTable_1[6449] = 16'sb0010010100011001;\n  assign DirectLookupTable_1[6450] = 16'sb0010010100011010;\n  assign DirectLookupTable_1[6451] = 16'sb0010010100011011;\n  assign DirectLookupTable_1[6452] = 16'sb0010010100011101;\n  assign DirectLookupTable_1[6453] = 16'sb0010010100011110;\n  assign DirectLookupTable_1[6454] = 16'sb0010010100011111;\n  assign DirectLookupTable_1[6455] = 16'sb0010010100100001;\n  assign DirectLookupTable_1[6456] = 16'sb0010010100100010;\n  assign DirectLookupTable_1[6457] = 16'sb0010010100100011;\n  assign DirectLookupTable_1[6458] = 16'sb0010010100100100;\n  assign DirectLookupTable_1[6459] = 16'sb0010010100100110;\n  assign DirectLookupTable_1[6460] = 16'sb0010010100100111;\n  assign DirectLookupTable_1[6461] = 16'sb0010010100101000;\n  assign DirectLookupTable_1[6462] = 16'sb0010010100101001;\n  assign DirectLookupTable_1[6463] = 16'sb0010010100101011;\n  assign DirectLookupTable_1[6464] = 16'sb0010010100101100;\n  assign DirectLookupTable_1[6465] = 16'sb0010010100101101;\n  assign DirectLookupTable_1[6466] = 16'sb0010010100101111;\n  assign DirectLookupTable_1[6467] = 16'sb0010010100110000;\n  assign DirectLookupTable_1[6468] = 16'sb0010010100110001;\n  assign DirectLookupTable_1[6469] = 16'sb0010010100110010;\n  assign DirectLookupTable_1[6470] = 16'sb0010010100110100;\n  assign DirectLookupTable_1[6471] = 16'sb0010010100110101;\n  assign DirectLookupTable_1[6472] = 16'sb0010010100110110;\n  assign DirectLookupTable_1[6473] = 16'sb0010010100111000;\n  assign DirectLookupTable_1[6474] = 16'sb0010010100111001;\n  assign DirectLookupTable_1[6475] = 16'sb0010010100111010;\n  assign DirectLookupTable_1[6476] = 16'sb0010010100111011;\n  assign DirectLookupTable_1[6477] = 16'sb0010010100111101;\n  assign DirectLookupTable_1[6478] = 16'sb0010010100111110;\n  assign DirectLookupTable_1[6479] = 16'sb0010010100111111;\n  assign DirectLookupTable_1[6480] = 16'sb0010010101000001;\n  assign DirectLookupTable_1[6481] = 16'sb0010010101000010;\n  assign DirectLookupTable_1[6482] = 16'sb0010010101000011;\n  assign DirectLookupTable_1[6483] = 16'sb0010010101000100;\n  assign DirectLookupTable_1[6484] = 16'sb0010010101000110;\n  assign DirectLookupTable_1[6485] = 16'sb0010010101000111;\n  assign DirectLookupTable_1[6486] = 16'sb0010010101001000;\n  assign DirectLookupTable_1[6487] = 16'sb0010010101001001;\n  assign DirectLookupTable_1[6488] = 16'sb0010010101001011;\n  assign DirectLookupTable_1[6489] = 16'sb0010010101001100;\n  assign DirectLookupTable_1[6490] = 16'sb0010010101001101;\n  assign DirectLookupTable_1[6491] = 16'sb0010010101001111;\n  assign DirectLookupTable_1[6492] = 16'sb0010010101010000;\n  assign DirectLookupTable_1[6493] = 16'sb0010010101010001;\n  assign DirectLookupTable_1[6494] = 16'sb0010010101010010;\n  assign DirectLookupTable_1[6495] = 16'sb0010010101010100;\n  assign DirectLookupTable_1[6496] = 16'sb0010010101010101;\n  assign DirectLookupTable_1[6497] = 16'sb0010010101010110;\n  assign DirectLookupTable_1[6498] = 16'sb0010010101010111;\n  assign DirectLookupTable_1[6499] = 16'sb0010010101011001;\n  assign DirectLookupTable_1[6500] = 16'sb0010010101011010;\n  assign DirectLookupTable_1[6501] = 16'sb0010010101011011;\n  assign DirectLookupTable_1[6502] = 16'sb0010010101011101;\n  assign DirectLookupTable_1[6503] = 16'sb0010010101011110;\n  assign DirectLookupTable_1[6504] = 16'sb0010010101011111;\n  assign DirectLookupTable_1[6505] = 16'sb0010010101100000;\n  assign DirectLookupTable_1[6506] = 16'sb0010010101100010;\n  assign DirectLookupTable_1[6507] = 16'sb0010010101100011;\n  assign DirectLookupTable_1[6508] = 16'sb0010010101100100;\n  assign DirectLookupTable_1[6509] = 16'sb0010010101100110;\n  assign DirectLookupTable_1[6510] = 16'sb0010010101100111;\n  assign DirectLookupTable_1[6511] = 16'sb0010010101101000;\n  assign DirectLookupTable_1[6512] = 16'sb0010010101101001;\n  assign DirectLookupTable_1[6513] = 16'sb0010010101101011;\n  assign DirectLookupTable_1[6514] = 16'sb0010010101101100;\n  assign DirectLookupTable_1[6515] = 16'sb0010010101101101;\n  assign DirectLookupTable_1[6516] = 16'sb0010010101101110;\n  assign DirectLookupTable_1[6517] = 16'sb0010010101110000;\n  assign DirectLookupTable_1[6518] = 16'sb0010010101110001;\n  assign DirectLookupTable_1[6519] = 16'sb0010010101110010;\n  assign DirectLookupTable_1[6520] = 16'sb0010010101110100;\n  assign DirectLookupTable_1[6521] = 16'sb0010010101110101;\n  assign DirectLookupTable_1[6522] = 16'sb0010010101110110;\n  assign DirectLookupTable_1[6523] = 16'sb0010010101110111;\n  assign DirectLookupTable_1[6524] = 16'sb0010010101111001;\n  assign DirectLookupTable_1[6525] = 16'sb0010010101111010;\n  assign DirectLookupTable_1[6526] = 16'sb0010010101111011;\n  assign DirectLookupTable_1[6527] = 16'sb0010010101111100;\n  assign DirectLookupTable_1[6528] = 16'sb0010010101111110;\n  assign DirectLookupTable_1[6529] = 16'sb0010010101111111;\n  assign DirectLookupTable_1[6530] = 16'sb0010010110000000;\n  assign DirectLookupTable_1[6531] = 16'sb0010010110000010;\n  assign DirectLookupTable_1[6532] = 16'sb0010010110000011;\n  assign DirectLookupTable_1[6533] = 16'sb0010010110000100;\n  assign DirectLookupTable_1[6534] = 16'sb0010010110000101;\n  assign DirectLookupTable_1[6535] = 16'sb0010010110000111;\n  assign DirectLookupTable_1[6536] = 16'sb0010010110001000;\n  assign DirectLookupTable_1[6537] = 16'sb0010010110001001;\n  assign DirectLookupTable_1[6538] = 16'sb0010010110001010;\n  assign DirectLookupTable_1[6539] = 16'sb0010010110001100;\n  assign DirectLookupTable_1[6540] = 16'sb0010010110001101;\n  assign DirectLookupTable_1[6541] = 16'sb0010010110001110;\n  assign DirectLookupTable_1[6542] = 16'sb0010010110010000;\n  assign DirectLookupTable_1[6543] = 16'sb0010010110010001;\n  assign DirectLookupTable_1[6544] = 16'sb0010010110010010;\n  assign DirectLookupTable_1[6545] = 16'sb0010010110010011;\n  assign DirectLookupTable_1[6546] = 16'sb0010010110010101;\n  assign DirectLookupTable_1[6547] = 16'sb0010010110010110;\n  assign DirectLookupTable_1[6548] = 16'sb0010010110010111;\n  assign DirectLookupTable_1[6549] = 16'sb0010010110011000;\n  assign DirectLookupTable_1[6550] = 16'sb0010010110011010;\n  assign DirectLookupTable_1[6551] = 16'sb0010010110011011;\n  assign DirectLookupTable_1[6552] = 16'sb0010010110011100;\n  assign DirectLookupTable_1[6553] = 16'sb0010010110011110;\n  assign DirectLookupTable_1[6554] = 16'sb0010010110011111;\n  assign DirectLookupTable_1[6555] = 16'sb0010010110100000;\n  assign DirectLookupTable_1[6556] = 16'sb0010010110100001;\n  assign DirectLookupTable_1[6557] = 16'sb0010010110100011;\n  assign DirectLookupTable_1[6558] = 16'sb0010010110100100;\n  assign DirectLookupTable_1[6559] = 16'sb0010010110100101;\n  assign DirectLookupTable_1[6560] = 16'sb0010010110100110;\n  assign DirectLookupTable_1[6561] = 16'sb0010010110101000;\n  assign DirectLookupTable_1[6562] = 16'sb0010010110101001;\n  assign DirectLookupTable_1[6563] = 16'sb0010010110101010;\n  assign DirectLookupTable_1[6564] = 16'sb0010010110101011;\n  assign DirectLookupTable_1[6565] = 16'sb0010010110101101;\n  assign DirectLookupTable_1[6566] = 16'sb0010010110101110;\n  assign DirectLookupTable_1[6567] = 16'sb0010010110101111;\n  assign DirectLookupTable_1[6568] = 16'sb0010010110110001;\n  assign DirectLookupTable_1[6569] = 16'sb0010010110110010;\n  assign DirectLookupTable_1[6570] = 16'sb0010010110110011;\n  assign DirectLookupTable_1[6571] = 16'sb0010010110110100;\n  assign DirectLookupTable_1[6572] = 16'sb0010010110110110;\n  assign DirectLookupTable_1[6573] = 16'sb0010010110110111;\n  assign DirectLookupTable_1[6574] = 16'sb0010010110111000;\n  assign DirectLookupTable_1[6575] = 16'sb0010010110111001;\n  assign DirectLookupTable_1[6576] = 16'sb0010010110111011;\n  assign DirectLookupTable_1[6577] = 16'sb0010010110111100;\n  assign DirectLookupTable_1[6578] = 16'sb0010010110111101;\n  assign DirectLookupTable_1[6579] = 16'sb0010010110111111;\n  assign DirectLookupTable_1[6580] = 16'sb0010010111000000;\n  assign DirectLookupTable_1[6581] = 16'sb0010010111000001;\n  assign DirectLookupTable_1[6582] = 16'sb0010010111000010;\n  assign DirectLookupTable_1[6583] = 16'sb0010010111000100;\n  assign DirectLookupTable_1[6584] = 16'sb0010010111000101;\n  assign DirectLookupTable_1[6585] = 16'sb0010010111000110;\n  assign DirectLookupTable_1[6586] = 16'sb0010010111000111;\n  assign DirectLookupTable_1[6587] = 16'sb0010010111001001;\n  assign DirectLookupTable_1[6588] = 16'sb0010010111001010;\n  assign DirectLookupTable_1[6589] = 16'sb0010010111001011;\n  assign DirectLookupTable_1[6590] = 16'sb0010010111001100;\n  assign DirectLookupTable_1[6591] = 16'sb0010010111001110;\n  assign DirectLookupTable_1[6592] = 16'sb0010010111001111;\n  assign DirectLookupTable_1[6593] = 16'sb0010010111010000;\n  assign DirectLookupTable_1[6594] = 16'sb0010010111010010;\n  assign DirectLookupTable_1[6595] = 16'sb0010010111010011;\n  assign DirectLookupTable_1[6596] = 16'sb0010010111010100;\n  assign DirectLookupTable_1[6597] = 16'sb0010010111010101;\n  assign DirectLookupTable_1[6598] = 16'sb0010010111010111;\n  assign DirectLookupTable_1[6599] = 16'sb0010010111011000;\n  assign DirectLookupTable_1[6600] = 16'sb0010010111011001;\n  assign DirectLookupTable_1[6601] = 16'sb0010010111011010;\n  assign DirectLookupTable_1[6602] = 16'sb0010010111011100;\n  assign DirectLookupTable_1[6603] = 16'sb0010010111011101;\n  assign DirectLookupTable_1[6604] = 16'sb0010010111011110;\n  assign DirectLookupTable_1[6605] = 16'sb0010010111011111;\n  assign DirectLookupTable_1[6606] = 16'sb0010010111100001;\n  assign DirectLookupTable_1[6607] = 16'sb0010010111100010;\n  assign DirectLookupTable_1[6608] = 16'sb0010010111100011;\n  assign DirectLookupTable_1[6609] = 16'sb0010010111100101;\n  assign DirectLookupTable_1[6610] = 16'sb0010010111100110;\n  assign DirectLookupTable_1[6611] = 16'sb0010010111100111;\n  assign DirectLookupTable_1[6612] = 16'sb0010010111101000;\n  assign DirectLookupTable_1[6613] = 16'sb0010010111101010;\n  assign DirectLookupTable_1[6614] = 16'sb0010010111101011;\n  assign DirectLookupTable_1[6615] = 16'sb0010010111101100;\n  assign DirectLookupTable_1[6616] = 16'sb0010010111101101;\n  assign DirectLookupTable_1[6617] = 16'sb0010010111101111;\n  assign DirectLookupTable_1[6618] = 16'sb0010010111110000;\n  assign DirectLookupTable_1[6619] = 16'sb0010010111110001;\n  assign DirectLookupTable_1[6620] = 16'sb0010010111110010;\n  assign DirectLookupTable_1[6621] = 16'sb0010010111110100;\n  assign DirectLookupTable_1[6622] = 16'sb0010010111110101;\n  assign DirectLookupTable_1[6623] = 16'sb0010010111110110;\n  assign DirectLookupTable_1[6624] = 16'sb0010010111111000;\n  assign DirectLookupTable_1[6625] = 16'sb0010010111111001;\n  assign DirectLookupTable_1[6626] = 16'sb0010010111111010;\n  assign DirectLookupTable_1[6627] = 16'sb0010010111111011;\n  assign DirectLookupTable_1[6628] = 16'sb0010010111111101;\n  assign DirectLookupTable_1[6629] = 16'sb0010010111111110;\n  assign DirectLookupTable_1[6630] = 16'sb0010010111111111;\n  assign DirectLookupTable_1[6631] = 16'sb0010011000000000;\n  assign DirectLookupTable_1[6632] = 16'sb0010011000000010;\n  assign DirectLookupTable_1[6633] = 16'sb0010011000000011;\n  assign DirectLookupTable_1[6634] = 16'sb0010011000000100;\n  assign DirectLookupTable_1[6635] = 16'sb0010011000000101;\n  assign DirectLookupTable_1[6636] = 16'sb0010011000000111;\n  assign DirectLookupTable_1[6637] = 16'sb0010011000001000;\n  assign DirectLookupTable_1[6638] = 16'sb0010011000001001;\n  assign DirectLookupTable_1[6639] = 16'sb0010011000001010;\n  assign DirectLookupTable_1[6640] = 16'sb0010011000001100;\n  assign DirectLookupTable_1[6641] = 16'sb0010011000001101;\n  assign DirectLookupTable_1[6642] = 16'sb0010011000001110;\n  assign DirectLookupTable_1[6643] = 16'sb0010011000010000;\n  assign DirectLookupTable_1[6644] = 16'sb0010011000010001;\n  assign DirectLookupTable_1[6645] = 16'sb0010011000010010;\n  assign DirectLookupTable_1[6646] = 16'sb0010011000010011;\n  assign DirectLookupTable_1[6647] = 16'sb0010011000010101;\n  assign DirectLookupTable_1[6648] = 16'sb0010011000010110;\n  assign DirectLookupTable_1[6649] = 16'sb0010011000010111;\n  assign DirectLookupTable_1[6650] = 16'sb0010011000011000;\n  assign DirectLookupTable_1[6651] = 16'sb0010011000011010;\n  assign DirectLookupTable_1[6652] = 16'sb0010011000011011;\n  assign DirectLookupTable_1[6653] = 16'sb0010011000011100;\n  assign DirectLookupTable_1[6654] = 16'sb0010011000011101;\n  assign DirectLookupTable_1[6655] = 16'sb0010011000011111;\n  assign DirectLookupTable_1[6656] = 16'sb0010011000100000;\n  assign DirectLookupTable_1[6657] = 16'sb0010011000100001;\n  assign DirectLookupTable_1[6658] = 16'sb0010011000100010;\n  assign DirectLookupTable_1[6659] = 16'sb0010011000100100;\n  assign DirectLookupTable_1[6660] = 16'sb0010011000100101;\n  assign DirectLookupTable_1[6661] = 16'sb0010011000100110;\n  assign DirectLookupTable_1[6662] = 16'sb0010011000101000;\n  assign DirectLookupTable_1[6663] = 16'sb0010011000101001;\n  assign DirectLookupTable_1[6664] = 16'sb0010011000101010;\n  assign DirectLookupTable_1[6665] = 16'sb0010011000101011;\n  assign DirectLookupTable_1[6666] = 16'sb0010011000101101;\n  assign DirectLookupTable_1[6667] = 16'sb0010011000101110;\n  assign DirectLookupTable_1[6668] = 16'sb0010011000101111;\n  assign DirectLookupTable_1[6669] = 16'sb0010011000110000;\n  assign DirectLookupTable_1[6670] = 16'sb0010011000110010;\n  assign DirectLookupTable_1[6671] = 16'sb0010011000110011;\n  assign DirectLookupTable_1[6672] = 16'sb0010011000110100;\n  assign DirectLookupTable_1[6673] = 16'sb0010011000110101;\n  assign DirectLookupTable_1[6674] = 16'sb0010011000110111;\n  assign DirectLookupTable_1[6675] = 16'sb0010011000111000;\n  assign DirectLookupTable_1[6676] = 16'sb0010011000111001;\n  assign DirectLookupTable_1[6677] = 16'sb0010011000111010;\n  assign DirectLookupTable_1[6678] = 16'sb0010011000111100;\n  assign DirectLookupTable_1[6679] = 16'sb0010011000111101;\n  assign DirectLookupTable_1[6680] = 16'sb0010011000111110;\n  assign DirectLookupTable_1[6681] = 16'sb0010011000111111;\n  assign DirectLookupTable_1[6682] = 16'sb0010011001000001;\n  assign DirectLookupTable_1[6683] = 16'sb0010011001000010;\n  assign DirectLookupTable_1[6684] = 16'sb0010011001000011;\n  assign DirectLookupTable_1[6685] = 16'sb0010011001000100;\n  assign DirectLookupTable_1[6686] = 16'sb0010011001000110;\n  assign DirectLookupTable_1[6687] = 16'sb0010011001000111;\n  assign DirectLookupTable_1[6688] = 16'sb0010011001001000;\n  assign DirectLookupTable_1[6689] = 16'sb0010011001001010;\n  assign DirectLookupTable_1[6690] = 16'sb0010011001001011;\n  assign DirectLookupTable_1[6691] = 16'sb0010011001001100;\n  assign DirectLookupTable_1[6692] = 16'sb0010011001001101;\n  assign DirectLookupTable_1[6693] = 16'sb0010011001001111;\n  assign DirectLookupTable_1[6694] = 16'sb0010011001010000;\n  assign DirectLookupTable_1[6695] = 16'sb0010011001010001;\n  assign DirectLookupTable_1[6696] = 16'sb0010011001010010;\n  assign DirectLookupTable_1[6697] = 16'sb0010011001010100;\n  assign DirectLookupTable_1[6698] = 16'sb0010011001010101;\n  assign DirectLookupTable_1[6699] = 16'sb0010011001010110;\n  assign DirectLookupTable_1[6700] = 16'sb0010011001010111;\n  assign DirectLookupTable_1[6701] = 16'sb0010011001011001;\n  assign DirectLookupTable_1[6702] = 16'sb0010011001011010;\n  assign DirectLookupTable_1[6703] = 16'sb0010011001011011;\n  assign DirectLookupTable_1[6704] = 16'sb0010011001011100;\n  assign DirectLookupTable_1[6705] = 16'sb0010011001011110;\n  assign DirectLookupTable_1[6706] = 16'sb0010011001011111;\n  assign DirectLookupTable_1[6707] = 16'sb0010011001100000;\n  assign DirectLookupTable_1[6708] = 16'sb0010011001100001;\n  assign DirectLookupTable_1[6709] = 16'sb0010011001100011;\n  assign DirectLookupTable_1[6710] = 16'sb0010011001100100;\n  assign DirectLookupTable_1[6711] = 16'sb0010011001100101;\n  assign DirectLookupTable_1[6712] = 16'sb0010011001100110;\n  assign DirectLookupTable_1[6713] = 16'sb0010011001101000;\n  assign DirectLookupTable_1[6714] = 16'sb0010011001101001;\n  assign DirectLookupTable_1[6715] = 16'sb0010011001101010;\n  assign DirectLookupTable_1[6716] = 16'sb0010011001101011;\n  assign DirectLookupTable_1[6717] = 16'sb0010011001101101;\n  assign DirectLookupTable_1[6718] = 16'sb0010011001101110;\n  assign DirectLookupTable_1[6719] = 16'sb0010011001101111;\n  assign DirectLookupTable_1[6720] = 16'sb0010011001110001;\n  assign DirectLookupTable_1[6721] = 16'sb0010011001110010;\n  assign DirectLookupTable_1[6722] = 16'sb0010011001110011;\n  assign DirectLookupTable_1[6723] = 16'sb0010011001110100;\n  assign DirectLookupTable_1[6724] = 16'sb0010011001110110;\n  assign DirectLookupTable_1[6725] = 16'sb0010011001110111;\n  assign DirectLookupTable_1[6726] = 16'sb0010011001111000;\n  assign DirectLookupTable_1[6727] = 16'sb0010011001111001;\n  assign DirectLookupTable_1[6728] = 16'sb0010011001111011;\n  assign DirectLookupTable_1[6729] = 16'sb0010011001111100;\n  assign DirectLookupTable_1[6730] = 16'sb0010011001111101;\n  assign DirectLookupTable_1[6731] = 16'sb0010011001111110;\n  assign DirectLookupTable_1[6732] = 16'sb0010011010000000;\n  assign DirectLookupTable_1[6733] = 16'sb0010011010000001;\n  assign DirectLookupTable_1[6734] = 16'sb0010011010000010;\n  assign DirectLookupTable_1[6735] = 16'sb0010011010000011;\n  assign DirectLookupTable_1[6736] = 16'sb0010011010000101;\n  assign DirectLookupTable_1[6737] = 16'sb0010011010000110;\n  assign DirectLookupTable_1[6738] = 16'sb0010011010000111;\n  assign DirectLookupTable_1[6739] = 16'sb0010011010001000;\n  assign DirectLookupTable_1[6740] = 16'sb0010011010001010;\n  assign DirectLookupTable_1[6741] = 16'sb0010011010001011;\n  assign DirectLookupTable_1[6742] = 16'sb0010011010001100;\n  assign DirectLookupTable_1[6743] = 16'sb0010011010001101;\n  assign DirectLookupTable_1[6744] = 16'sb0010011010001111;\n  assign DirectLookupTable_1[6745] = 16'sb0010011010010000;\n  assign DirectLookupTable_1[6746] = 16'sb0010011010010001;\n  assign DirectLookupTable_1[6747] = 16'sb0010011010010010;\n  assign DirectLookupTable_1[6748] = 16'sb0010011010010100;\n  assign DirectLookupTable_1[6749] = 16'sb0010011010010101;\n  assign DirectLookupTable_1[6750] = 16'sb0010011010010110;\n  assign DirectLookupTable_1[6751] = 16'sb0010011010010111;\n  assign DirectLookupTable_1[6752] = 16'sb0010011010011001;\n  assign DirectLookupTable_1[6753] = 16'sb0010011010011010;\n  assign DirectLookupTable_1[6754] = 16'sb0010011010011011;\n  assign DirectLookupTable_1[6755] = 16'sb0010011010011100;\n  assign DirectLookupTable_1[6756] = 16'sb0010011010011110;\n  assign DirectLookupTable_1[6757] = 16'sb0010011010011111;\n  assign DirectLookupTable_1[6758] = 16'sb0010011010100000;\n  assign DirectLookupTable_1[6759] = 16'sb0010011010100001;\n  assign DirectLookupTable_1[6760] = 16'sb0010011010100011;\n  assign DirectLookupTable_1[6761] = 16'sb0010011010100100;\n  assign DirectLookupTable_1[6762] = 16'sb0010011010100101;\n  assign DirectLookupTable_1[6763] = 16'sb0010011010100110;\n  assign DirectLookupTable_1[6764] = 16'sb0010011010101000;\n  assign DirectLookupTable_1[6765] = 16'sb0010011010101001;\n  assign DirectLookupTable_1[6766] = 16'sb0010011010101010;\n  assign DirectLookupTable_1[6767] = 16'sb0010011010101011;\n  assign DirectLookupTable_1[6768] = 16'sb0010011010101101;\n  assign DirectLookupTable_1[6769] = 16'sb0010011010101110;\n  assign DirectLookupTable_1[6770] = 16'sb0010011010101111;\n  assign DirectLookupTable_1[6771] = 16'sb0010011010110000;\n  assign DirectLookupTable_1[6772] = 16'sb0010011010110010;\n  assign DirectLookupTable_1[6773] = 16'sb0010011010110011;\n  assign DirectLookupTable_1[6774] = 16'sb0010011010110100;\n  assign DirectLookupTable_1[6775] = 16'sb0010011010110101;\n  assign DirectLookupTable_1[6776] = 16'sb0010011010110111;\n  assign DirectLookupTable_1[6777] = 16'sb0010011010111000;\n  assign DirectLookupTable_1[6778] = 16'sb0010011010111001;\n  assign DirectLookupTable_1[6779] = 16'sb0010011010111010;\n  assign DirectLookupTable_1[6780] = 16'sb0010011010111100;\n  assign DirectLookupTable_1[6781] = 16'sb0010011010111101;\n  assign DirectLookupTable_1[6782] = 16'sb0010011010111110;\n  assign DirectLookupTable_1[6783] = 16'sb0010011010111111;\n  assign DirectLookupTable_1[6784] = 16'sb0010011011000001;\n  assign DirectLookupTable_1[6785] = 16'sb0010011011000010;\n  assign DirectLookupTable_1[6786] = 16'sb0010011011000011;\n  assign DirectLookupTable_1[6787] = 16'sb0010011011000100;\n  assign DirectLookupTable_1[6788] = 16'sb0010011011000110;\n  assign DirectLookupTable_1[6789] = 16'sb0010011011000111;\n  assign DirectLookupTable_1[6790] = 16'sb0010011011001000;\n  assign DirectLookupTable_1[6791] = 16'sb0010011011001001;\n  assign DirectLookupTable_1[6792] = 16'sb0010011011001011;\n  assign DirectLookupTable_1[6793] = 16'sb0010011011001100;\n  assign DirectLookupTable_1[6794] = 16'sb0010011011001101;\n  assign DirectLookupTable_1[6795] = 16'sb0010011011001110;\n  assign DirectLookupTable_1[6796] = 16'sb0010011011010000;\n  assign DirectLookupTable_1[6797] = 16'sb0010011011010001;\n  assign DirectLookupTable_1[6798] = 16'sb0010011011010010;\n  assign DirectLookupTable_1[6799] = 16'sb0010011011010011;\n  assign DirectLookupTable_1[6800] = 16'sb0010011011010101;\n  assign DirectLookupTable_1[6801] = 16'sb0010011011010110;\n  assign DirectLookupTable_1[6802] = 16'sb0010011011010111;\n  assign DirectLookupTable_1[6803] = 16'sb0010011011011000;\n  assign DirectLookupTable_1[6804] = 16'sb0010011011011010;\n  assign DirectLookupTable_1[6805] = 16'sb0010011011011011;\n  assign DirectLookupTable_1[6806] = 16'sb0010011011011100;\n  assign DirectLookupTable_1[6807] = 16'sb0010011011011101;\n  assign DirectLookupTable_1[6808] = 16'sb0010011011011111;\n  assign DirectLookupTable_1[6809] = 16'sb0010011011100000;\n  assign DirectLookupTable_1[6810] = 16'sb0010011011100001;\n  assign DirectLookupTable_1[6811] = 16'sb0010011011100010;\n  assign DirectLookupTable_1[6812] = 16'sb0010011011100100;\n  assign DirectLookupTable_1[6813] = 16'sb0010011011100101;\n  assign DirectLookupTable_1[6814] = 16'sb0010011011100110;\n  assign DirectLookupTable_1[6815] = 16'sb0010011011100111;\n  assign DirectLookupTable_1[6816] = 16'sb0010011011101001;\n  assign DirectLookupTable_1[6817] = 16'sb0010011011101010;\n  assign DirectLookupTable_1[6818] = 16'sb0010011011101011;\n  assign DirectLookupTable_1[6819] = 16'sb0010011011101100;\n  assign DirectLookupTable_1[6820] = 16'sb0010011011101110;\n  assign DirectLookupTable_1[6821] = 16'sb0010011011101111;\n  assign DirectLookupTable_1[6822] = 16'sb0010011011110000;\n  assign DirectLookupTable_1[6823] = 16'sb0010011011110001;\n  assign DirectLookupTable_1[6824] = 16'sb0010011011110011;\n  assign DirectLookupTable_1[6825] = 16'sb0010011011110100;\n  assign DirectLookupTable_1[6826] = 16'sb0010011011110101;\n  assign DirectLookupTable_1[6827] = 16'sb0010011011110110;\n  assign DirectLookupTable_1[6828] = 16'sb0010011011111000;\n  assign DirectLookupTable_1[6829] = 16'sb0010011011111001;\n  assign DirectLookupTable_1[6830] = 16'sb0010011011111010;\n  assign DirectLookupTable_1[6831] = 16'sb0010011011111011;\n  assign DirectLookupTable_1[6832] = 16'sb0010011011111101;\n  assign DirectLookupTable_1[6833] = 16'sb0010011011111110;\n  assign DirectLookupTable_1[6834] = 16'sb0010011011111111;\n  assign DirectLookupTable_1[6835] = 16'sb0010011100000000;\n  assign DirectLookupTable_1[6836] = 16'sb0010011100000010;\n  assign DirectLookupTable_1[6837] = 16'sb0010011100000011;\n  assign DirectLookupTable_1[6838] = 16'sb0010011100000100;\n  assign DirectLookupTable_1[6839] = 16'sb0010011100000101;\n  assign DirectLookupTable_1[6840] = 16'sb0010011100000111;\n  assign DirectLookupTable_1[6841] = 16'sb0010011100001000;\n  assign DirectLookupTable_1[6842] = 16'sb0010011100001001;\n  assign DirectLookupTable_1[6843] = 16'sb0010011100001010;\n  assign DirectLookupTable_1[6844] = 16'sb0010011100001100;\n  assign DirectLookupTable_1[6845] = 16'sb0010011100001101;\n  assign DirectLookupTable_1[6846] = 16'sb0010011100001110;\n  assign DirectLookupTable_1[6847] = 16'sb0010011100001111;\n  assign DirectLookupTable_1[6848] = 16'sb0010011100010001;\n  assign DirectLookupTable_1[6849] = 16'sb0010011100010010;\n  assign DirectLookupTable_1[6850] = 16'sb0010011100010011;\n  assign DirectLookupTable_1[6851] = 16'sb0010011100010100;\n  assign DirectLookupTable_1[6852] = 16'sb0010011100010101;\n  assign DirectLookupTable_1[6853] = 16'sb0010011100010111;\n  assign DirectLookupTable_1[6854] = 16'sb0010011100011000;\n  assign DirectLookupTable_1[6855] = 16'sb0010011100011001;\n  assign DirectLookupTable_1[6856] = 16'sb0010011100011010;\n  assign DirectLookupTable_1[6857] = 16'sb0010011100011100;\n  assign DirectLookupTable_1[6858] = 16'sb0010011100011101;\n  assign DirectLookupTable_1[6859] = 16'sb0010011100011110;\n  assign DirectLookupTable_1[6860] = 16'sb0010011100011111;\n  assign DirectLookupTable_1[6861] = 16'sb0010011100100001;\n  assign DirectLookupTable_1[6862] = 16'sb0010011100100010;\n  assign DirectLookupTable_1[6863] = 16'sb0010011100100011;\n  assign DirectLookupTable_1[6864] = 16'sb0010011100100100;\n  assign DirectLookupTable_1[6865] = 16'sb0010011100100110;\n  assign DirectLookupTable_1[6866] = 16'sb0010011100100111;\n  assign DirectLookupTable_1[6867] = 16'sb0010011100101000;\n  assign DirectLookupTable_1[6868] = 16'sb0010011100101001;\n  assign DirectLookupTable_1[6869] = 16'sb0010011100101011;\n  assign DirectLookupTable_1[6870] = 16'sb0010011100101100;\n  assign DirectLookupTable_1[6871] = 16'sb0010011100101101;\n  assign DirectLookupTable_1[6872] = 16'sb0010011100101110;\n  assign DirectLookupTable_1[6873] = 16'sb0010011100110000;\n  assign DirectLookupTable_1[6874] = 16'sb0010011100110001;\n  assign DirectLookupTable_1[6875] = 16'sb0010011100110010;\n  assign DirectLookupTable_1[6876] = 16'sb0010011100110011;\n  assign DirectLookupTable_1[6877] = 16'sb0010011100110101;\n  assign DirectLookupTable_1[6878] = 16'sb0010011100110110;\n  assign DirectLookupTable_1[6879] = 16'sb0010011100110111;\n  assign DirectLookupTable_1[6880] = 16'sb0010011100111000;\n  assign DirectLookupTable_1[6881] = 16'sb0010011100111010;\n  assign DirectLookupTable_1[6882] = 16'sb0010011100111011;\n  assign DirectLookupTable_1[6883] = 16'sb0010011100111100;\n  assign DirectLookupTable_1[6884] = 16'sb0010011100111101;\n  assign DirectLookupTable_1[6885] = 16'sb0010011100111110;\n  assign DirectLookupTable_1[6886] = 16'sb0010011101000000;\n  assign DirectLookupTable_1[6887] = 16'sb0010011101000001;\n  assign DirectLookupTable_1[6888] = 16'sb0010011101000010;\n  assign DirectLookupTable_1[6889] = 16'sb0010011101000011;\n  assign DirectLookupTable_1[6890] = 16'sb0010011101000101;\n  assign DirectLookupTable_1[6891] = 16'sb0010011101000110;\n  assign DirectLookupTable_1[6892] = 16'sb0010011101000111;\n  assign DirectLookupTable_1[6893] = 16'sb0010011101001000;\n  assign DirectLookupTable_1[6894] = 16'sb0010011101001010;\n  assign DirectLookupTable_1[6895] = 16'sb0010011101001011;\n  assign DirectLookupTable_1[6896] = 16'sb0010011101001100;\n  assign DirectLookupTable_1[6897] = 16'sb0010011101001101;\n  assign DirectLookupTable_1[6898] = 16'sb0010011101001111;\n  assign DirectLookupTable_1[6899] = 16'sb0010011101010000;\n  assign DirectLookupTable_1[6900] = 16'sb0010011101010001;\n  assign DirectLookupTable_1[6901] = 16'sb0010011101010010;\n  assign DirectLookupTable_1[6902] = 16'sb0010011101010100;\n  assign DirectLookupTable_1[6903] = 16'sb0010011101010101;\n  assign DirectLookupTable_1[6904] = 16'sb0010011101010110;\n  assign DirectLookupTable_1[6905] = 16'sb0010011101010111;\n  assign DirectLookupTable_1[6906] = 16'sb0010011101011001;\n  assign DirectLookupTable_1[6907] = 16'sb0010011101011010;\n  assign DirectLookupTable_1[6908] = 16'sb0010011101011011;\n  assign DirectLookupTable_1[6909] = 16'sb0010011101011100;\n  assign DirectLookupTable_1[6910] = 16'sb0010011101011101;\n  assign DirectLookupTable_1[6911] = 16'sb0010011101011111;\n  assign DirectLookupTable_1[6912] = 16'sb0010011101100000;\n  assign DirectLookupTable_1[6913] = 16'sb0010011101100001;\n  assign DirectLookupTable_1[6914] = 16'sb0010011101100010;\n  assign DirectLookupTable_1[6915] = 16'sb0010011101100100;\n  assign DirectLookupTable_1[6916] = 16'sb0010011101100101;\n  assign DirectLookupTable_1[6917] = 16'sb0010011101100110;\n  assign DirectLookupTable_1[6918] = 16'sb0010011101100111;\n  assign DirectLookupTable_1[6919] = 16'sb0010011101101001;\n  assign DirectLookupTable_1[6920] = 16'sb0010011101101010;\n  assign DirectLookupTable_1[6921] = 16'sb0010011101101011;\n  assign DirectLookupTable_1[6922] = 16'sb0010011101101100;\n  assign DirectLookupTable_1[6923] = 16'sb0010011101101110;\n  assign DirectLookupTable_1[6924] = 16'sb0010011101101111;\n  assign DirectLookupTable_1[6925] = 16'sb0010011101110000;\n  assign DirectLookupTable_1[6926] = 16'sb0010011101110001;\n  assign DirectLookupTable_1[6927] = 16'sb0010011101110011;\n  assign DirectLookupTable_1[6928] = 16'sb0010011101110100;\n  assign DirectLookupTable_1[6929] = 16'sb0010011101110101;\n  assign DirectLookupTable_1[6930] = 16'sb0010011101110110;\n  assign DirectLookupTable_1[6931] = 16'sb0010011101110111;\n  assign DirectLookupTable_1[6932] = 16'sb0010011101111001;\n  assign DirectLookupTable_1[6933] = 16'sb0010011101111010;\n  assign DirectLookupTable_1[6934] = 16'sb0010011101111011;\n  assign DirectLookupTable_1[6935] = 16'sb0010011101111100;\n  assign DirectLookupTable_1[6936] = 16'sb0010011101111110;\n  assign DirectLookupTable_1[6937] = 16'sb0010011101111111;\n  assign DirectLookupTable_1[6938] = 16'sb0010011110000000;\n  assign DirectLookupTable_1[6939] = 16'sb0010011110000001;\n  assign DirectLookupTable_1[6940] = 16'sb0010011110000011;\n  assign DirectLookupTable_1[6941] = 16'sb0010011110000100;\n  assign DirectLookupTable_1[6942] = 16'sb0010011110000101;\n  assign DirectLookupTable_1[6943] = 16'sb0010011110000110;\n  assign DirectLookupTable_1[6944] = 16'sb0010011110001000;\n  assign DirectLookupTable_1[6945] = 16'sb0010011110001001;\n  assign DirectLookupTable_1[6946] = 16'sb0010011110001010;\n  assign DirectLookupTable_1[6947] = 16'sb0010011110001011;\n  assign DirectLookupTable_1[6948] = 16'sb0010011110001100;\n  assign DirectLookupTable_1[6949] = 16'sb0010011110001110;\n  assign DirectLookupTable_1[6950] = 16'sb0010011110001111;\n  assign DirectLookupTable_1[6951] = 16'sb0010011110010000;\n  assign DirectLookupTable_1[6952] = 16'sb0010011110010001;\n  assign DirectLookupTable_1[6953] = 16'sb0010011110010011;\n  assign DirectLookupTable_1[6954] = 16'sb0010011110010100;\n  assign DirectLookupTable_1[6955] = 16'sb0010011110010101;\n  assign DirectLookupTable_1[6956] = 16'sb0010011110010110;\n  assign DirectLookupTable_1[6957] = 16'sb0010011110011000;\n  assign DirectLookupTable_1[6958] = 16'sb0010011110011001;\n  assign DirectLookupTable_1[6959] = 16'sb0010011110011010;\n  assign DirectLookupTable_1[6960] = 16'sb0010011110011011;\n  assign DirectLookupTable_1[6961] = 16'sb0010011110011101;\n  assign DirectLookupTable_1[6962] = 16'sb0010011110011110;\n  assign DirectLookupTable_1[6963] = 16'sb0010011110011111;\n  assign DirectLookupTable_1[6964] = 16'sb0010011110100000;\n  assign DirectLookupTable_1[6965] = 16'sb0010011110100001;\n  assign DirectLookupTable_1[6966] = 16'sb0010011110100011;\n  assign DirectLookupTable_1[6967] = 16'sb0010011110100100;\n  assign DirectLookupTable_1[6968] = 16'sb0010011110100101;\n  assign DirectLookupTable_1[6969] = 16'sb0010011110100110;\n  assign DirectLookupTable_1[6970] = 16'sb0010011110101000;\n  assign DirectLookupTable_1[6971] = 16'sb0010011110101001;\n  assign DirectLookupTable_1[6972] = 16'sb0010011110101010;\n  assign DirectLookupTable_1[6973] = 16'sb0010011110101011;\n  assign DirectLookupTable_1[6974] = 16'sb0010011110101101;\n  assign DirectLookupTable_1[6975] = 16'sb0010011110101110;\n  assign DirectLookupTable_1[6976] = 16'sb0010011110101111;\n  assign DirectLookupTable_1[6977] = 16'sb0010011110110000;\n  assign DirectLookupTable_1[6978] = 16'sb0010011110110001;\n  assign DirectLookupTable_1[6979] = 16'sb0010011110110011;\n  assign DirectLookupTable_1[6980] = 16'sb0010011110110100;\n  assign DirectLookupTable_1[6981] = 16'sb0010011110110101;\n  assign DirectLookupTable_1[6982] = 16'sb0010011110110110;\n  assign DirectLookupTable_1[6983] = 16'sb0010011110111000;\n  assign DirectLookupTable_1[6984] = 16'sb0010011110111001;\n  assign DirectLookupTable_1[6985] = 16'sb0010011110111010;\n  assign DirectLookupTable_1[6986] = 16'sb0010011110111011;\n  assign DirectLookupTable_1[6987] = 16'sb0010011110111101;\n  assign DirectLookupTable_1[6988] = 16'sb0010011110111110;\n  assign DirectLookupTable_1[6989] = 16'sb0010011110111111;\n  assign DirectLookupTable_1[6990] = 16'sb0010011111000000;\n  assign DirectLookupTable_1[6991] = 16'sb0010011111000001;\n  assign DirectLookupTable_1[6992] = 16'sb0010011111000011;\n  assign DirectLookupTable_1[6993] = 16'sb0010011111000100;\n  assign DirectLookupTable_1[6994] = 16'sb0010011111000101;\n  assign DirectLookupTable_1[6995] = 16'sb0010011111000110;\n  assign DirectLookupTable_1[6996] = 16'sb0010011111001000;\n  assign DirectLookupTable_1[6997] = 16'sb0010011111001001;\n  assign DirectLookupTable_1[6998] = 16'sb0010011111001010;\n  assign DirectLookupTable_1[6999] = 16'sb0010011111001011;\n  assign DirectLookupTable_1[7000] = 16'sb0010011111001101;\n  assign DirectLookupTable_1[7001] = 16'sb0010011111001110;\n  assign DirectLookupTable_1[7002] = 16'sb0010011111001111;\n  assign DirectLookupTable_1[7003] = 16'sb0010011111010000;\n  assign DirectLookupTable_1[7004] = 16'sb0010011111010001;\n  assign DirectLookupTable_1[7005] = 16'sb0010011111010011;\n  assign DirectLookupTable_1[7006] = 16'sb0010011111010100;\n  assign DirectLookupTable_1[7007] = 16'sb0010011111010101;\n  assign DirectLookupTable_1[7008] = 16'sb0010011111010110;\n  assign DirectLookupTable_1[7009] = 16'sb0010011111011000;\n  assign DirectLookupTable_1[7010] = 16'sb0010011111011001;\n  assign DirectLookupTable_1[7011] = 16'sb0010011111011010;\n  assign DirectLookupTable_1[7012] = 16'sb0010011111011011;\n  assign DirectLookupTable_1[7013] = 16'sb0010011111011101;\n  assign DirectLookupTable_1[7014] = 16'sb0010011111011110;\n  assign DirectLookupTable_1[7015] = 16'sb0010011111011111;\n  assign DirectLookupTable_1[7016] = 16'sb0010011111100000;\n  assign DirectLookupTable_1[7017] = 16'sb0010011111100001;\n  assign DirectLookupTable_1[7018] = 16'sb0010011111100011;\n  assign DirectLookupTable_1[7019] = 16'sb0010011111100100;\n  assign DirectLookupTable_1[7020] = 16'sb0010011111100101;\n  assign DirectLookupTable_1[7021] = 16'sb0010011111100110;\n  assign DirectLookupTable_1[7022] = 16'sb0010011111101000;\n  assign DirectLookupTable_1[7023] = 16'sb0010011111101001;\n  assign DirectLookupTable_1[7024] = 16'sb0010011111101010;\n  assign DirectLookupTable_1[7025] = 16'sb0010011111101011;\n  assign DirectLookupTable_1[7026] = 16'sb0010011111101101;\n  assign DirectLookupTable_1[7027] = 16'sb0010011111101110;\n  assign DirectLookupTable_1[7028] = 16'sb0010011111101111;\n  assign DirectLookupTable_1[7029] = 16'sb0010011111110000;\n  assign DirectLookupTable_1[7030] = 16'sb0010011111110001;\n  assign DirectLookupTable_1[7031] = 16'sb0010011111110011;\n  assign DirectLookupTable_1[7032] = 16'sb0010011111110100;\n  assign DirectLookupTable_1[7033] = 16'sb0010011111110101;\n  assign DirectLookupTable_1[7034] = 16'sb0010011111110110;\n  assign DirectLookupTable_1[7035] = 16'sb0010011111111000;\n  assign DirectLookupTable_1[7036] = 16'sb0010011111111001;\n  assign DirectLookupTable_1[7037] = 16'sb0010011111111010;\n  assign DirectLookupTable_1[7038] = 16'sb0010011111111011;\n  assign DirectLookupTable_1[7039] = 16'sb0010011111111100;\n  assign DirectLookupTable_1[7040] = 16'sb0010011111111110;\n  assign DirectLookupTable_1[7041] = 16'sb0010011111111111;\n  assign DirectLookupTable_1[7042] = 16'sb0010100000000000;\n  assign DirectLookupTable_1[7043] = 16'sb0010100000000001;\n  assign DirectLookupTable_1[7044] = 16'sb0010100000000011;\n  assign DirectLookupTable_1[7045] = 16'sb0010100000000100;\n  assign DirectLookupTable_1[7046] = 16'sb0010100000000101;\n  assign DirectLookupTable_1[7047] = 16'sb0010100000000110;\n  assign DirectLookupTable_1[7048] = 16'sb0010100000001000;\n  assign DirectLookupTable_1[7049] = 16'sb0010100000001001;\n  assign DirectLookupTable_1[7050] = 16'sb0010100000001010;\n  assign DirectLookupTable_1[7051] = 16'sb0010100000001011;\n  assign DirectLookupTable_1[7052] = 16'sb0010100000001100;\n  assign DirectLookupTable_1[7053] = 16'sb0010100000001110;\n  assign DirectLookupTable_1[7054] = 16'sb0010100000001111;\n  assign DirectLookupTable_1[7055] = 16'sb0010100000010000;\n  assign DirectLookupTable_1[7056] = 16'sb0010100000010001;\n  assign DirectLookupTable_1[7057] = 16'sb0010100000010011;\n  assign DirectLookupTable_1[7058] = 16'sb0010100000010100;\n  assign DirectLookupTable_1[7059] = 16'sb0010100000010101;\n  assign DirectLookupTable_1[7060] = 16'sb0010100000010110;\n  assign DirectLookupTable_1[7061] = 16'sb0010100000010111;\n  assign DirectLookupTable_1[7062] = 16'sb0010100000011001;\n  assign DirectLookupTable_1[7063] = 16'sb0010100000011010;\n  assign DirectLookupTable_1[7064] = 16'sb0010100000011011;\n  assign DirectLookupTable_1[7065] = 16'sb0010100000011100;\n  assign DirectLookupTable_1[7066] = 16'sb0010100000011110;\n  assign DirectLookupTable_1[7067] = 16'sb0010100000011111;\n  assign DirectLookupTable_1[7068] = 16'sb0010100000100000;\n  assign DirectLookupTable_1[7069] = 16'sb0010100000100001;\n  assign DirectLookupTable_1[7070] = 16'sb0010100000100010;\n  assign DirectLookupTable_1[7071] = 16'sb0010100000100100;\n  assign DirectLookupTable_1[7072] = 16'sb0010100000100101;\n  assign DirectLookupTable_1[7073] = 16'sb0010100000100110;\n  assign DirectLookupTable_1[7074] = 16'sb0010100000100111;\n  assign DirectLookupTable_1[7075] = 16'sb0010100000101001;\n  assign DirectLookupTable_1[7076] = 16'sb0010100000101010;\n  assign DirectLookupTable_1[7077] = 16'sb0010100000101011;\n  assign DirectLookupTable_1[7078] = 16'sb0010100000101100;\n  assign DirectLookupTable_1[7079] = 16'sb0010100000101101;\n  assign DirectLookupTable_1[7080] = 16'sb0010100000101111;\n  assign DirectLookupTable_1[7081] = 16'sb0010100000110000;\n  assign DirectLookupTable_1[7082] = 16'sb0010100000110001;\n  assign DirectLookupTable_1[7083] = 16'sb0010100000110010;\n  assign DirectLookupTable_1[7084] = 16'sb0010100000110100;\n  assign DirectLookupTable_1[7085] = 16'sb0010100000110101;\n  assign DirectLookupTable_1[7086] = 16'sb0010100000110110;\n  assign DirectLookupTable_1[7087] = 16'sb0010100000110111;\n  assign DirectLookupTable_1[7088] = 16'sb0010100000111000;\n  assign DirectLookupTable_1[7089] = 16'sb0010100000111010;\n  assign DirectLookupTable_1[7090] = 16'sb0010100000111011;\n  assign DirectLookupTable_1[7091] = 16'sb0010100000111100;\n  assign DirectLookupTable_1[7092] = 16'sb0010100000111101;\n  assign DirectLookupTable_1[7093] = 16'sb0010100000111111;\n  assign DirectLookupTable_1[7094] = 16'sb0010100001000000;\n  assign DirectLookupTable_1[7095] = 16'sb0010100001000001;\n  assign DirectLookupTable_1[7096] = 16'sb0010100001000010;\n  assign DirectLookupTable_1[7097] = 16'sb0010100001000011;\n  assign DirectLookupTable_1[7098] = 16'sb0010100001000101;\n  assign DirectLookupTable_1[7099] = 16'sb0010100001000110;\n  assign DirectLookupTable_1[7100] = 16'sb0010100001000111;\n  assign DirectLookupTable_1[7101] = 16'sb0010100001001000;\n  assign DirectLookupTable_1[7102] = 16'sb0010100001001010;\n  assign DirectLookupTable_1[7103] = 16'sb0010100001001011;\n  assign DirectLookupTable_1[7104] = 16'sb0010100001001100;\n  assign DirectLookupTable_1[7105] = 16'sb0010100001001101;\n  assign DirectLookupTable_1[7106] = 16'sb0010100001001110;\n  assign DirectLookupTable_1[7107] = 16'sb0010100001010000;\n  assign DirectLookupTable_1[7108] = 16'sb0010100001010001;\n  assign DirectLookupTable_1[7109] = 16'sb0010100001010010;\n  assign DirectLookupTable_1[7110] = 16'sb0010100001010011;\n  assign DirectLookupTable_1[7111] = 16'sb0010100001010101;\n  assign DirectLookupTable_1[7112] = 16'sb0010100001010110;\n  assign DirectLookupTable_1[7113] = 16'sb0010100001010111;\n  assign DirectLookupTable_1[7114] = 16'sb0010100001011000;\n  assign DirectLookupTable_1[7115] = 16'sb0010100001011001;\n  assign DirectLookupTable_1[7116] = 16'sb0010100001011011;\n  assign DirectLookupTable_1[7117] = 16'sb0010100001011100;\n  assign DirectLookupTable_1[7118] = 16'sb0010100001011101;\n  assign DirectLookupTable_1[7119] = 16'sb0010100001011110;\n  assign DirectLookupTable_1[7120] = 16'sb0010100001100000;\n  assign DirectLookupTable_1[7121] = 16'sb0010100001100001;\n  assign DirectLookupTable_1[7122] = 16'sb0010100001100010;\n  assign DirectLookupTable_1[7123] = 16'sb0010100001100011;\n  assign DirectLookupTable_1[7124] = 16'sb0010100001100100;\n  assign DirectLookupTable_1[7125] = 16'sb0010100001100110;\n  assign DirectLookupTable_1[7126] = 16'sb0010100001100111;\n  assign DirectLookupTable_1[7127] = 16'sb0010100001101000;\n  assign DirectLookupTable_1[7128] = 16'sb0010100001101001;\n  assign DirectLookupTable_1[7129] = 16'sb0010100001101010;\n  assign DirectLookupTable_1[7130] = 16'sb0010100001101100;\n  assign DirectLookupTable_1[7131] = 16'sb0010100001101101;\n  assign DirectLookupTable_1[7132] = 16'sb0010100001101110;\n  assign DirectLookupTable_1[7133] = 16'sb0010100001101111;\n  assign DirectLookupTable_1[7134] = 16'sb0010100001110001;\n  assign DirectLookupTable_1[7135] = 16'sb0010100001110010;\n  assign DirectLookupTable_1[7136] = 16'sb0010100001110011;\n  assign DirectLookupTable_1[7137] = 16'sb0010100001110100;\n  assign DirectLookupTable_1[7138] = 16'sb0010100001110101;\n  assign DirectLookupTable_1[7139] = 16'sb0010100001110111;\n  assign DirectLookupTable_1[7140] = 16'sb0010100001111000;\n  assign DirectLookupTable_1[7141] = 16'sb0010100001111001;\n  assign DirectLookupTable_1[7142] = 16'sb0010100001111010;\n  assign DirectLookupTable_1[7143] = 16'sb0010100001111100;\n  assign DirectLookupTable_1[7144] = 16'sb0010100001111101;\n  assign DirectLookupTable_1[7145] = 16'sb0010100001111110;\n  assign DirectLookupTable_1[7146] = 16'sb0010100001111111;\n  assign DirectLookupTable_1[7147] = 16'sb0010100010000000;\n  assign DirectLookupTable_1[7148] = 16'sb0010100010000010;\n  assign DirectLookupTable_1[7149] = 16'sb0010100010000011;\n  assign DirectLookupTable_1[7150] = 16'sb0010100010000100;\n  assign DirectLookupTable_1[7151] = 16'sb0010100010000101;\n  assign DirectLookupTable_1[7152] = 16'sb0010100010000110;\n  assign DirectLookupTable_1[7153] = 16'sb0010100010001000;\n  assign DirectLookupTable_1[7154] = 16'sb0010100010001001;\n  assign DirectLookupTable_1[7155] = 16'sb0010100010001010;\n  assign DirectLookupTable_1[7156] = 16'sb0010100010001011;\n  assign DirectLookupTable_1[7157] = 16'sb0010100010001101;\n  assign DirectLookupTable_1[7158] = 16'sb0010100010001110;\n  assign DirectLookupTable_1[7159] = 16'sb0010100010001111;\n  assign DirectLookupTable_1[7160] = 16'sb0010100010010000;\n  assign DirectLookupTable_1[7161] = 16'sb0010100010010001;\n  assign DirectLookupTable_1[7162] = 16'sb0010100010010011;\n  assign DirectLookupTable_1[7163] = 16'sb0010100010010100;\n  assign DirectLookupTable_1[7164] = 16'sb0010100010010101;\n  assign DirectLookupTable_1[7165] = 16'sb0010100010010110;\n  assign DirectLookupTable_1[7166] = 16'sb0010100010010111;\n  assign DirectLookupTable_1[7167] = 16'sb0010100010011001;\n  assign DirectLookupTable_1[7168] = 16'sb0010100010011010;\n  assign DirectLookupTable_1[7169] = 16'sb0010100010011011;\n  assign DirectLookupTable_1[7170] = 16'sb0010100010011100;\n  assign DirectLookupTable_1[7171] = 16'sb0010100010011110;\n  assign DirectLookupTable_1[7172] = 16'sb0010100010011111;\n  assign DirectLookupTable_1[7173] = 16'sb0010100010100000;\n  assign DirectLookupTable_1[7174] = 16'sb0010100010100001;\n  assign DirectLookupTable_1[7175] = 16'sb0010100010100010;\n  assign DirectLookupTable_1[7176] = 16'sb0010100010100100;\n  assign DirectLookupTable_1[7177] = 16'sb0010100010100101;\n  assign DirectLookupTable_1[7178] = 16'sb0010100010100110;\n  assign DirectLookupTable_1[7179] = 16'sb0010100010100111;\n  assign DirectLookupTable_1[7180] = 16'sb0010100010101000;\n  assign DirectLookupTable_1[7181] = 16'sb0010100010101010;\n  assign DirectLookupTable_1[7182] = 16'sb0010100010101011;\n  assign DirectLookupTable_1[7183] = 16'sb0010100010101100;\n  assign DirectLookupTable_1[7184] = 16'sb0010100010101101;\n  assign DirectLookupTable_1[7185] = 16'sb0010100010101111;\n  assign DirectLookupTable_1[7186] = 16'sb0010100010110000;\n  assign DirectLookupTable_1[7187] = 16'sb0010100010110001;\n  assign DirectLookupTable_1[7188] = 16'sb0010100010110010;\n  assign DirectLookupTable_1[7189] = 16'sb0010100010110011;\n  assign DirectLookupTable_1[7190] = 16'sb0010100010110101;\n  assign DirectLookupTable_1[7191] = 16'sb0010100010110110;\n  assign DirectLookupTable_1[7192] = 16'sb0010100010110111;\n  assign DirectLookupTable_1[7193] = 16'sb0010100010111000;\n  assign DirectLookupTable_1[7194] = 16'sb0010100010111001;\n  assign DirectLookupTable_1[7195] = 16'sb0010100010111011;\n  assign DirectLookupTable_1[7196] = 16'sb0010100010111100;\n  assign DirectLookupTable_1[7197] = 16'sb0010100010111101;\n  assign DirectLookupTable_1[7198] = 16'sb0010100010111110;\n  assign DirectLookupTable_1[7199] = 16'sb0010100010111111;\n  assign DirectLookupTable_1[7200] = 16'sb0010100011000001;\n  assign DirectLookupTable_1[7201] = 16'sb0010100011000010;\n  assign DirectLookupTable_1[7202] = 16'sb0010100011000011;\n  assign DirectLookupTable_1[7203] = 16'sb0010100011000100;\n  assign DirectLookupTable_1[7204] = 16'sb0010100011000110;\n  assign DirectLookupTable_1[7205] = 16'sb0010100011000111;\n  assign DirectLookupTable_1[7206] = 16'sb0010100011001000;\n  assign DirectLookupTable_1[7207] = 16'sb0010100011001001;\n  assign DirectLookupTable_1[7208] = 16'sb0010100011001010;\n  assign DirectLookupTable_1[7209] = 16'sb0010100011001100;\n  assign DirectLookupTable_1[7210] = 16'sb0010100011001101;\n  assign DirectLookupTable_1[7211] = 16'sb0010100011001110;\n  assign DirectLookupTable_1[7212] = 16'sb0010100011001111;\n  assign DirectLookupTable_1[7213] = 16'sb0010100011010000;\n  assign DirectLookupTable_1[7214] = 16'sb0010100011010010;\n  assign DirectLookupTable_1[7215] = 16'sb0010100011010011;\n  assign DirectLookupTable_1[7216] = 16'sb0010100011010100;\n  assign DirectLookupTable_1[7217] = 16'sb0010100011010101;\n  assign DirectLookupTable_1[7218] = 16'sb0010100011010110;\n  assign DirectLookupTable_1[7219] = 16'sb0010100011011000;\n  assign DirectLookupTable_1[7220] = 16'sb0010100011011001;\n  assign DirectLookupTable_1[7221] = 16'sb0010100011011010;\n  assign DirectLookupTable_1[7222] = 16'sb0010100011011011;\n  assign DirectLookupTable_1[7223] = 16'sb0010100011011101;\n  assign DirectLookupTable_1[7224] = 16'sb0010100011011110;\n  assign DirectLookupTable_1[7225] = 16'sb0010100011011111;\n  assign DirectLookupTable_1[7226] = 16'sb0010100011100000;\n  assign DirectLookupTable_1[7227] = 16'sb0010100011100001;\n  assign DirectLookupTable_1[7228] = 16'sb0010100011100011;\n  assign DirectLookupTable_1[7229] = 16'sb0010100011100100;\n  assign DirectLookupTable_1[7230] = 16'sb0010100011100101;\n  assign DirectLookupTable_1[7231] = 16'sb0010100011100110;\n  assign DirectLookupTable_1[7232] = 16'sb0010100011100111;\n  assign DirectLookupTable_1[7233] = 16'sb0010100011101001;\n  assign DirectLookupTable_1[7234] = 16'sb0010100011101010;\n  assign DirectLookupTable_1[7235] = 16'sb0010100011101011;\n  assign DirectLookupTable_1[7236] = 16'sb0010100011101100;\n  assign DirectLookupTable_1[7237] = 16'sb0010100011101101;\n  assign DirectLookupTable_1[7238] = 16'sb0010100011101111;\n  assign DirectLookupTable_1[7239] = 16'sb0010100011110000;\n  assign DirectLookupTable_1[7240] = 16'sb0010100011110001;\n  assign DirectLookupTable_1[7241] = 16'sb0010100011110010;\n  assign DirectLookupTable_1[7242] = 16'sb0010100011110011;\n  assign DirectLookupTable_1[7243] = 16'sb0010100011110101;\n  assign DirectLookupTable_1[7244] = 16'sb0010100011110110;\n  assign DirectLookupTable_1[7245] = 16'sb0010100011110111;\n  assign DirectLookupTable_1[7246] = 16'sb0010100011111000;\n  assign DirectLookupTable_1[7247] = 16'sb0010100011111010;\n  assign DirectLookupTable_1[7248] = 16'sb0010100011111011;\n  assign DirectLookupTable_1[7249] = 16'sb0010100011111100;\n  assign DirectLookupTable_1[7250] = 16'sb0010100011111101;\n  assign DirectLookupTable_1[7251] = 16'sb0010100011111110;\n  assign DirectLookupTable_1[7252] = 16'sb0010100100000000;\n  assign DirectLookupTable_1[7253] = 16'sb0010100100000001;\n  assign DirectLookupTable_1[7254] = 16'sb0010100100000010;\n  assign DirectLookupTable_1[7255] = 16'sb0010100100000011;\n  assign DirectLookupTable_1[7256] = 16'sb0010100100000100;\n  assign DirectLookupTable_1[7257] = 16'sb0010100100000110;\n  assign DirectLookupTable_1[7258] = 16'sb0010100100000111;\n  assign DirectLookupTable_1[7259] = 16'sb0010100100001000;\n  assign DirectLookupTable_1[7260] = 16'sb0010100100001001;\n  assign DirectLookupTable_1[7261] = 16'sb0010100100001010;\n  assign DirectLookupTable_1[7262] = 16'sb0010100100001100;\n  assign DirectLookupTable_1[7263] = 16'sb0010100100001101;\n  assign DirectLookupTable_1[7264] = 16'sb0010100100001110;\n  assign DirectLookupTable_1[7265] = 16'sb0010100100001111;\n  assign DirectLookupTable_1[7266] = 16'sb0010100100010000;\n  assign DirectLookupTable_1[7267] = 16'sb0010100100010010;\n  assign DirectLookupTable_1[7268] = 16'sb0010100100010011;\n  assign DirectLookupTable_1[7269] = 16'sb0010100100010100;\n  assign DirectLookupTable_1[7270] = 16'sb0010100100010101;\n  assign DirectLookupTable_1[7271] = 16'sb0010100100010110;\n  assign DirectLookupTable_1[7272] = 16'sb0010100100011000;\n  assign DirectLookupTable_1[7273] = 16'sb0010100100011001;\n  assign DirectLookupTable_1[7274] = 16'sb0010100100011010;\n  assign DirectLookupTable_1[7275] = 16'sb0010100100011011;\n  assign DirectLookupTable_1[7276] = 16'sb0010100100011100;\n  assign DirectLookupTable_1[7277] = 16'sb0010100100011110;\n  assign DirectLookupTable_1[7278] = 16'sb0010100100011111;\n  assign DirectLookupTable_1[7279] = 16'sb0010100100100000;\n  assign DirectLookupTable_1[7280] = 16'sb0010100100100001;\n  assign DirectLookupTable_1[7281] = 16'sb0010100100100010;\n  assign DirectLookupTable_1[7282] = 16'sb0010100100100100;\n  assign DirectLookupTable_1[7283] = 16'sb0010100100100101;\n  assign DirectLookupTable_1[7284] = 16'sb0010100100100110;\n  assign DirectLookupTable_1[7285] = 16'sb0010100100100111;\n  assign DirectLookupTable_1[7286] = 16'sb0010100100101001;\n  assign DirectLookupTable_1[7287] = 16'sb0010100100101010;\n  assign DirectLookupTable_1[7288] = 16'sb0010100100101011;\n  assign DirectLookupTable_1[7289] = 16'sb0010100100101100;\n  assign DirectLookupTable_1[7290] = 16'sb0010100100101101;\n  assign DirectLookupTable_1[7291] = 16'sb0010100100101111;\n  assign DirectLookupTable_1[7292] = 16'sb0010100100110000;\n  assign DirectLookupTable_1[7293] = 16'sb0010100100110001;\n  assign DirectLookupTable_1[7294] = 16'sb0010100100110010;\n  assign DirectLookupTable_1[7295] = 16'sb0010100100110011;\n  assign DirectLookupTable_1[7296] = 16'sb0010100100110101;\n  assign DirectLookupTable_1[7297] = 16'sb0010100100110110;\n  assign DirectLookupTable_1[7298] = 16'sb0010100100110111;\n  assign DirectLookupTable_1[7299] = 16'sb0010100100111000;\n  assign DirectLookupTable_1[7300] = 16'sb0010100100111001;\n  assign DirectLookupTable_1[7301] = 16'sb0010100100111011;\n  assign DirectLookupTable_1[7302] = 16'sb0010100100111100;\n  assign DirectLookupTable_1[7303] = 16'sb0010100100111101;\n  assign DirectLookupTable_1[7304] = 16'sb0010100100111110;\n  assign DirectLookupTable_1[7305] = 16'sb0010100100111111;\n  assign DirectLookupTable_1[7306] = 16'sb0010100101000001;\n  assign DirectLookupTable_1[7307] = 16'sb0010100101000010;\n  assign DirectLookupTable_1[7308] = 16'sb0010100101000011;\n  assign DirectLookupTable_1[7309] = 16'sb0010100101000100;\n  assign DirectLookupTable_1[7310] = 16'sb0010100101000101;\n  assign DirectLookupTable_1[7311] = 16'sb0010100101000111;\n  assign DirectLookupTable_1[7312] = 16'sb0010100101001000;\n  assign DirectLookupTable_1[7313] = 16'sb0010100101001001;\n  assign DirectLookupTable_1[7314] = 16'sb0010100101001010;\n  assign DirectLookupTable_1[7315] = 16'sb0010100101001011;\n  assign DirectLookupTable_1[7316] = 16'sb0010100101001101;\n  assign DirectLookupTable_1[7317] = 16'sb0010100101001110;\n  assign DirectLookupTable_1[7318] = 16'sb0010100101001111;\n  assign DirectLookupTable_1[7319] = 16'sb0010100101010000;\n  assign DirectLookupTable_1[7320] = 16'sb0010100101010001;\n  assign DirectLookupTable_1[7321] = 16'sb0010100101010011;\n  assign DirectLookupTable_1[7322] = 16'sb0010100101010100;\n  assign DirectLookupTable_1[7323] = 16'sb0010100101010101;\n  assign DirectLookupTable_1[7324] = 16'sb0010100101010110;\n  assign DirectLookupTable_1[7325] = 16'sb0010100101010111;\n  assign DirectLookupTable_1[7326] = 16'sb0010100101011001;\n  assign DirectLookupTable_1[7327] = 16'sb0010100101011010;\n  assign DirectLookupTable_1[7328] = 16'sb0010100101011011;\n  assign DirectLookupTable_1[7329] = 16'sb0010100101011100;\n  assign DirectLookupTable_1[7330] = 16'sb0010100101011101;\n  assign DirectLookupTable_1[7331] = 16'sb0010100101011111;\n  assign DirectLookupTable_1[7332] = 16'sb0010100101100000;\n  assign DirectLookupTable_1[7333] = 16'sb0010100101100001;\n  assign DirectLookupTable_1[7334] = 16'sb0010100101100010;\n  assign DirectLookupTable_1[7335] = 16'sb0010100101100011;\n  assign DirectLookupTable_1[7336] = 16'sb0010100101100101;\n  assign DirectLookupTable_1[7337] = 16'sb0010100101100110;\n  assign DirectLookupTable_1[7338] = 16'sb0010100101100111;\n  assign DirectLookupTable_1[7339] = 16'sb0010100101101000;\n  assign DirectLookupTable_1[7340] = 16'sb0010100101101001;\n  assign DirectLookupTable_1[7341] = 16'sb0010100101101011;\n  assign DirectLookupTable_1[7342] = 16'sb0010100101101100;\n  assign DirectLookupTable_1[7343] = 16'sb0010100101101101;\n  assign DirectLookupTable_1[7344] = 16'sb0010100101101110;\n  assign DirectLookupTable_1[7345] = 16'sb0010100101101111;\n  assign DirectLookupTable_1[7346] = 16'sb0010100101110001;\n  assign DirectLookupTable_1[7347] = 16'sb0010100101110010;\n  assign DirectLookupTable_1[7348] = 16'sb0010100101110011;\n  assign DirectLookupTable_1[7349] = 16'sb0010100101110100;\n  assign DirectLookupTable_1[7350] = 16'sb0010100101110101;\n  assign DirectLookupTable_1[7351] = 16'sb0010100101110110;\n  assign DirectLookupTable_1[7352] = 16'sb0010100101111000;\n  assign DirectLookupTable_1[7353] = 16'sb0010100101111001;\n  assign DirectLookupTable_1[7354] = 16'sb0010100101111010;\n  assign DirectLookupTable_1[7355] = 16'sb0010100101111011;\n  assign DirectLookupTable_1[7356] = 16'sb0010100101111100;\n  assign DirectLookupTable_1[7357] = 16'sb0010100101111110;\n  assign DirectLookupTable_1[7358] = 16'sb0010100101111111;\n  assign DirectLookupTable_1[7359] = 16'sb0010100110000000;\n  assign DirectLookupTable_1[7360] = 16'sb0010100110000001;\n  assign DirectLookupTable_1[7361] = 16'sb0010100110000010;\n  assign DirectLookupTable_1[7362] = 16'sb0010100110000100;\n  assign DirectLookupTable_1[7363] = 16'sb0010100110000101;\n  assign DirectLookupTable_1[7364] = 16'sb0010100110000110;\n  assign DirectLookupTable_1[7365] = 16'sb0010100110000111;\n  assign DirectLookupTable_1[7366] = 16'sb0010100110001000;\n  assign DirectLookupTable_1[7367] = 16'sb0010100110001010;\n  assign DirectLookupTable_1[7368] = 16'sb0010100110001011;\n  assign DirectLookupTable_1[7369] = 16'sb0010100110001100;\n  assign DirectLookupTable_1[7370] = 16'sb0010100110001101;\n  assign DirectLookupTable_1[7371] = 16'sb0010100110001110;\n  assign DirectLookupTable_1[7372] = 16'sb0010100110010000;\n  assign DirectLookupTable_1[7373] = 16'sb0010100110010001;\n  assign DirectLookupTable_1[7374] = 16'sb0010100110010010;\n  assign DirectLookupTable_1[7375] = 16'sb0010100110010011;\n  assign DirectLookupTable_1[7376] = 16'sb0010100110010100;\n  assign DirectLookupTable_1[7377] = 16'sb0010100110010110;\n  assign DirectLookupTable_1[7378] = 16'sb0010100110010111;\n  assign DirectLookupTable_1[7379] = 16'sb0010100110011000;\n  assign DirectLookupTable_1[7380] = 16'sb0010100110011001;\n  assign DirectLookupTable_1[7381] = 16'sb0010100110011010;\n  assign DirectLookupTable_1[7382] = 16'sb0010100110011100;\n  assign DirectLookupTable_1[7383] = 16'sb0010100110011101;\n  assign DirectLookupTable_1[7384] = 16'sb0010100110011110;\n  assign DirectLookupTable_1[7385] = 16'sb0010100110011111;\n  assign DirectLookupTable_1[7386] = 16'sb0010100110100000;\n  assign DirectLookupTable_1[7387] = 16'sb0010100110100010;\n  assign DirectLookupTable_1[7388] = 16'sb0010100110100011;\n  assign DirectLookupTable_1[7389] = 16'sb0010100110100100;\n  assign DirectLookupTable_1[7390] = 16'sb0010100110100101;\n  assign DirectLookupTable_1[7391] = 16'sb0010100110100110;\n  assign DirectLookupTable_1[7392] = 16'sb0010100110100111;\n  assign DirectLookupTable_1[7393] = 16'sb0010100110101001;\n  assign DirectLookupTable_1[7394] = 16'sb0010100110101010;\n  assign DirectLookupTable_1[7395] = 16'sb0010100110101011;\n  assign DirectLookupTable_1[7396] = 16'sb0010100110101100;\n  assign DirectLookupTable_1[7397] = 16'sb0010100110101101;\n  assign DirectLookupTable_1[7398] = 16'sb0010100110101111;\n  assign DirectLookupTable_1[7399] = 16'sb0010100110110000;\n  assign DirectLookupTable_1[7400] = 16'sb0010100110110001;\n  assign DirectLookupTable_1[7401] = 16'sb0010100110110010;\n  assign DirectLookupTable_1[7402] = 16'sb0010100110110011;\n  assign DirectLookupTable_1[7403] = 16'sb0010100110110101;\n  assign DirectLookupTable_1[7404] = 16'sb0010100110110110;\n  assign DirectLookupTable_1[7405] = 16'sb0010100110110111;\n  assign DirectLookupTable_1[7406] = 16'sb0010100110111000;\n  assign DirectLookupTable_1[7407] = 16'sb0010100110111001;\n  assign DirectLookupTable_1[7408] = 16'sb0010100110111011;\n  assign DirectLookupTable_1[7409] = 16'sb0010100110111100;\n  assign DirectLookupTable_1[7410] = 16'sb0010100110111101;\n  assign DirectLookupTable_1[7411] = 16'sb0010100110111110;\n  assign DirectLookupTable_1[7412] = 16'sb0010100110111111;\n  assign DirectLookupTable_1[7413] = 16'sb0010100111000000;\n  assign DirectLookupTable_1[7414] = 16'sb0010100111000010;\n  assign DirectLookupTable_1[7415] = 16'sb0010100111000011;\n  assign DirectLookupTable_1[7416] = 16'sb0010100111000100;\n  assign DirectLookupTable_1[7417] = 16'sb0010100111000101;\n  assign DirectLookupTable_1[7418] = 16'sb0010100111000110;\n  assign DirectLookupTable_1[7419] = 16'sb0010100111001000;\n  assign DirectLookupTable_1[7420] = 16'sb0010100111001001;\n  assign DirectLookupTable_1[7421] = 16'sb0010100111001010;\n  assign DirectLookupTable_1[7422] = 16'sb0010100111001011;\n  assign DirectLookupTable_1[7423] = 16'sb0010100111001100;\n  assign DirectLookupTable_1[7424] = 16'sb0010100111001110;\n  assign DirectLookupTable_1[7425] = 16'sb0010100111001111;\n  assign DirectLookupTable_1[7426] = 16'sb0010100111010000;\n  assign DirectLookupTable_1[7427] = 16'sb0010100111010001;\n  assign DirectLookupTable_1[7428] = 16'sb0010100111010010;\n  assign DirectLookupTable_1[7429] = 16'sb0010100111010100;\n  assign DirectLookupTable_1[7430] = 16'sb0010100111010101;\n  assign DirectLookupTable_1[7431] = 16'sb0010100111010110;\n  assign DirectLookupTable_1[7432] = 16'sb0010100111010111;\n  assign DirectLookupTable_1[7433] = 16'sb0010100111011000;\n  assign DirectLookupTable_1[7434] = 16'sb0010100111011001;\n  assign DirectLookupTable_1[7435] = 16'sb0010100111011011;\n  assign DirectLookupTable_1[7436] = 16'sb0010100111011100;\n  assign DirectLookupTable_1[7437] = 16'sb0010100111011101;\n  assign DirectLookupTable_1[7438] = 16'sb0010100111011110;\n  assign DirectLookupTable_1[7439] = 16'sb0010100111011111;\n  assign DirectLookupTable_1[7440] = 16'sb0010100111100001;\n  assign DirectLookupTable_1[7441] = 16'sb0010100111100010;\n  assign DirectLookupTable_1[7442] = 16'sb0010100111100011;\n  assign DirectLookupTable_1[7443] = 16'sb0010100111100100;\n  assign DirectLookupTable_1[7444] = 16'sb0010100111100101;\n  assign DirectLookupTable_1[7445] = 16'sb0010100111100111;\n  assign DirectLookupTable_1[7446] = 16'sb0010100111101000;\n  assign DirectLookupTable_1[7447] = 16'sb0010100111101001;\n  assign DirectLookupTable_1[7448] = 16'sb0010100111101010;\n  assign DirectLookupTable_1[7449] = 16'sb0010100111101011;\n  assign DirectLookupTable_1[7450] = 16'sb0010100111101100;\n  assign DirectLookupTable_1[7451] = 16'sb0010100111101110;\n  assign DirectLookupTable_1[7452] = 16'sb0010100111101111;\n  assign DirectLookupTable_1[7453] = 16'sb0010100111110000;\n  assign DirectLookupTable_1[7454] = 16'sb0010100111110001;\n  assign DirectLookupTable_1[7455] = 16'sb0010100111110010;\n  assign DirectLookupTable_1[7456] = 16'sb0010100111110100;\n  assign DirectLookupTable_1[7457] = 16'sb0010100111110101;\n  assign DirectLookupTable_1[7458] = 16'sb0010100111110110;\n  assign DirectLookupTable_1[7459] = 16'sb0010100111110111;\n  assign DirectLookupTable_1[7460] = 16'sb0010100111111000;\n  assign DirectLookupTable_1[7461] = 16'sb0010100111111010;\n  assign DirectLookupTable_1[7462] = 16'sb0010100111111011;\n  assign DirectLookupTable_1[7463] = 16'sb0010100111111100;\n  assign DirectLookupTable_1[7464] = 16'sb0010100111111101;\n  assign DirectLookupTable_1[7465] = 16'sb0010100111111110;\n  assign DirectLookupTable_1[7466] = 16'sb0010100111111111;\n  assign DirectLookupTable_1[7467] = 16'sb0010101000000001;\n  assign DirectLookupTable_1[7468] = 16'sb0010101000000010;\n  assign DirectLookupTable_1[7469] = 16'sb0010101000000011;\n  assign DirectLookupTable_1[7470] = 16'sb0010101000000100;\n  assign DirectLookupTable_1[7471] = 16'sb0010101000000101;\n  assign DirectLookupTable_1[7472] = 16'sb0010101000000111;\n  assign DirectLookupTable_1[7473] = 16'sb0010101000001000;\n  assign DirectLookupTable_1[7474] = 16'sb0010101000001001;\n  assign DirectLookupTable_1[7475] = 16'sb0010101000001010;\n  assign DirectLookupTable_1[7476] = 16'sb0010101000001011;\n  assign DirectLookupTable_1[7477] = 16'sb0010101000001100;\n  assign DirectLookupTable_1[7478] = 16'sb0010101000001110;\n  assign DirectLookupTable_1[7479] = 16'sb0010101000001111;\n  assign DirectLookupTable_1[7480] = 16'sb0010101000010000;\n  assign DirectLookupTable_1[7481] = 16'sb0010101000010001;\n  assign DirectLookupTable_1[7482] = 16'sb0010101000010010;\n  assign DirectLookupTable_1[7483] = 16'sb0010101000010100;\n  assign DirectLookupTable_1[7484] = 16'sb0010101000010101;\n  assign DirectLookupTable_1[7485] = 16'sb0010101000010110;\n  assign DirectLookupTable_1[7486] = 16'sb0010101000010111;\n  assign DirectLookupTable_1[7487] = 16'sb0010101000011000;\n  assign DirectLookupTable_1[7488] = 16'sb0010101000011010;\n  assign DirectLookupTable_1[7489] = 16'sb0010101000011011;\n  assign DirectLookupTable_1[7490] = 16'sb0010101000011100;\n  assign DirectLookupTable_1[7491] = 16'sb0010101000011101;\n  assign DirectLookupTable_1[7492] = 16'sb0010101000011110;\n  assign DirectLookupTable_1[7493] = 16'sb0010101000011111;\n  assign DirectLookupTable_1[7494] = 16'sb0010101000100001;\n  assign DirectLookupTable_1[7495] = 16'sb0010101000100010;\n  assign DirectLookupTable_1[7496] = 16'sb0010101000100011;\n  assign DirectLookupTable_1[7497] = 16'sb0010101000100100;\n  assign DirectLookupTable_1[7498] = 16'sb0010101000100101;\n  assign DirectLookupTable_1[7499] = 16'sb0010101000100111;\n  assign DirectLookupTable_1[7500] = 16'sb0010101000101000;\n  assign DirectLookupTable_1[7501] = 16'sb0010101000101001;\n  assign DirectLookupTable_1[7502] = 16'sb0010101000101010;\n  assign DirectLookupTable_1[7503] = 16'sb0010101000101011;\n  assign DirectLookupTable_1[7504] = 16'sb0010101000101100;\n  assign DirectLookupTable_1[7505] = 16'sb0010101000101110;\n  assign DirectLookupTable_1[7506] = 16'sb0010101000101111;\n  assign DirectLookupTable_1[7507] = 16'sb0010101000110000;\n  assign DirectLookupTable_1[7508] = 16'sb0010101000110001;\n  assign DirectLookupTable_1[7509] = 16'sb0010101000110010;\n  assign DirectLookupTable_1[7510] = 16'sb0010101000110100;\n  assign DirectLookupTable_1[7511] = 16'sb0010101000110101;\n  assign DirectLookupTable_1[7512] = 16'sb0010101000110110;\n  assign DirectLookupTable_1[7513] = 16'sb0010101000110111;\n  assign DirectLookupTable_1[7514] = 16'sb0010101000111000;\n  assign DirectLookupTable_1[7515] = 16'sb0010101000111001;\n  assign DirectLookupTable_1[7516] = 16'sb0010101000111011;\n  assign DirectLookupTable_1[7517] = 16'sb0010101000111100;\n  assign DirectLookupTable_1[7518] = 16'sb0010101000111101;\n  assign DirectLookupTable_1[7519] = 16'sb0010101000111110;\n  assign DirectLookupTable_1[7520] = 16'sb0010101000111111;\n  assign DirectLookupTable_1[7521] = 16'sb0010101001000000;\n  assign DirectLookupTable_1[7522] = 16'sb0010101001000010;\n  assign DirectLookupTable_1[7523] = 16'sb0010101001000011;\n  assign DirectLookupTable_1[7524] = 16'sb0010101001000100;\n  assign DirectLookupTable_1[7525] = 16'sb0010101001000101;\n  assign DirectLookupTable_1[7526] = 16'sb0010101001000110;\n  assign DirectLookupTable_1[7527] = 16'sb0010101001001000;\n  assign DirectLookupTable_1[7528] = 16'sb0010101001001001;\n  assign DirectLookupTable_1[7529] = 16'sb0010101001001010;\n  assign DirectLookupTable_1[7530] = 16'sb0010101001001011;\n  assign DirectLookupTable_1[7531] = 16'sb0010101001001100;\n  assign DirectLookupTable_1[7532] = 16'sb0010101001001101;\n  assign DirectLookupTable_1[7533] = 16'sb0010101001001111;\n  assign DirectLookupTable_1[7534] = 16'sb0010101001010000;\n  assign DirectLookupTable_1[7535] = 16'sb0010101001010001;\n  assign DirectLookupTable_1[7536] = 16'sb0010101001010010;\n  assign DirectLookupTable_1[7537] = 16'sb0010101001010011;\n  assign DirectLookupTable_1[7538] = 16'sb0010101001010101;\n  assign DirectLookupTable_1[7539] = 16'sb0010101001010110;\n  assign DirectLookupTable_1[7540] = 16'sb0010101001010111;\n  assign DirectLookupTable_1[7541] = 16'sb0010101001011000;\n  assign DirectLookupTable_1[7542] = 16'sb0010101001011001;\n  assign DirectLookupTable_1[7543] = 16'sb0010101001011010;\n  assign DirectLookupTable_1[7544] = 16'sb0010101001011100;\n  assign DirectLookupTable_1[7545] = 16'sb0010101001011101;\n  assign DirectLookupTable_1[7546] = 16'sb0010101001011110;\n  assign DirectLookupTable_1[7547] = 16'sb0010101001011111;\n  assign DirectLookupTable_1[7548] = 16'sb0010101001100000;\n  assign DirectLookupTable_1[7549] = 16'sb0010101001100001;\n  assign DirectLookupTable_1[7550] = 16'sb0010101001100011;\n  assign DirectLookupTable_1[7551] = 16'sb0010101001100100;\n  assign DirectLookupTable_1[7552] = 16'sb0010101001100101;\n  assign DirectLookupTable_1[7553] = 16'sb0010101001100110;\n  assign DirectLookupTable_1[7554] = 16'sb0010101001100111;\n  assign DirectLookupTable_1[7555] = 16'sb0010101001101001;\n  assign DirectLookupTable_1[7556] = 16'sb0010101001101010;\n  assign DirectLookupTable_1[7557] = 16'sb0010101001101011;\n  assign DirectLookupTable_1[7558] = 16'sb0010101001101100;\n  assign DirectLookupTable_1[7559] = 16'sb0010101001101101;\n  assign DirectLookupTable_1[7560] = 16'sb0010101001101110;\n  assign DirectLookupTable_1[7561] = 16'sb0010101001110000;\n  assign DirectLookupTable_1[7562] = 16'sb0010101001110001;\n  assign DirectLookupTable_1[7563] = 16'sb0010101001110010;\n  assign DirectLookupTable_1[7564] = 16'sb0010101001110011;\n  assign DirectLookupTable_1[7565] = 16'sb0010101001110100;\n  assign DirectLookupTable_1[7566] = 16'sb0010101001110101;\n  assign DirectLookupTable_1[7567] = 16'sb0010101001110111;\n  assign DirectLookupTable_1[7568] = 16'sb0010101001111000;\n  assign DirectLookupTable_1[7569] = 16'sb0010101001111001;\n  assign DirectLookupTable_1[7570] = 16'sb0010101001111010;\n  assign DirectLookupTable_1[7571] = 16'sb0010101001111011;\n  assign DirectLookupTable_1[7572] = 16'sb0010101001111101;\n  assign DirectLookupTable_1[7573] = 16'sb0010101001111110;\n  assign DirectLookupTable_1[7574] = 16'sb0010101001111111;\n  assign DirectLookupTable_1[7575] = 16'sb0010101010000000;\n  assign DirectLookupTable_1[7576] = 16'sb0010101010000001;\n  assign DirectLookupTable_1[7577] = 16'sb0010101010000010;\n  assign DirectLookupTable_1[7578] = 16'sb0010101010000100;\n  assign DirectLookupTable_1[7579] = 16'sb0010101010000101;\n  assign DirectLookupTable_1[7580] = 16'sb0010101010000110;\n  assign DirectLookupTable_1[7581] = 16'sb0010101010000111;\n  assign DirectLookupTable_1[7582] = 16'sb0010101010001000;\n  assign DirectLookupTable_1[7583] = 16'sb0010101010001001;\n  assign DirectLookupTable_1[7584] = 16'sb0010101010001011;\n  assign DirectLookupTable_1[7585] = 16'sb0010101010001100;\n  assign DirectLookupTable_1[7586] = 16'sb0010101010001101;\n  assign DirectLookupTable_1[7587] = 16'sb0010101010001110;\n  assign DirectLookupTable_1[7588] = 16'sb0010101010001111;\n  assign DirectLookupTable_1[7589] = 16'sb0010101010010000;\n  assign DirectLookupTable_1[7590] = 16'sb0010101010010010;\n  assign DirectLookupTable_1[7591] = 16'sb0010101010010011;\n  assign DirectLookupTable_1[7592] = 16'sb0010101010010100;\n  assign DirectLookupTable_1[7593] = 16'sb0010101010010101;\n  assign DirectLookupTable_1[7594] = 16'sb0010101010010110;\n  assign DirectLookupTable_1[7595] = 16'sb0010101010011000;\n  assign DirectLookupTable_1[7596] = 16'sb0010101010011001;\n  assign DirectLookupTable_1[7597] = 16'sb0010101010011010;\n  assign DirectLookupTable_1[7598] = 16'sb0010101010011011;\n  assign DirectLookupTable_1[7599] = 16'sb0010101010011100;\n  assign DirectLookupTable_1[7600] = 16'sb0010101010011101;\n  assign DirectLookupTable_1[7601] = 16'sb0010101010011111;\n  assign DirectLookupTable_1[7602] = 16'sb0010101010100000;\n  assign DirectLookupTable_1[7603] = 16'sb0010101010100001;\n  assign DirectLookupTable_1[7604] = 16'sb0010101010100010;\n  assign DirectLookupTable_1[7605] = 16'sb0010101010100011;\n  assign DirectLookupTable_1[7606] = 16'sb0010101010100100;\n  assign DirectLookupTable_1[7607] = 16'sb0010101010100110;\n  assign DirectLookupTable_1[7608] = 16'sb0010101010100111;\n  assign DirectLookupTable_1[7609] = 16'sb0010101010101000;\n  assign DirectLookupTable_1[7610] = 16'sb0010101010101001;\n  assign DirectLookupTable_1[7611] = 16'sb0010101010101010;\n  assign DirectLookupTable_1[7612] = 16'sb0010101010101011;\n  assign DirectLookupTable_1[7613] = 16'sb0010101010101101;\n  assign DirectLookupTable_1[7614] = 16'sb0010101010101110;\n  assign DirectLookupTable_1[7615] = 16'sb0010101010101111;\n  assign DirectLookupTable_1[7616] = 16'sb0010101010110000;\n  assign DirectLookupTable_1[7617] = 16'sb0010101010110001;\n  assign DirectLookupTable_1[7618] = 16'sb0010101010110010;\n  assign DirectLookupTable_1[7619] = 16'sb0010101010110100;\n  assign DirectLookupTable_1[7620] = 16'sb0010101010110101;\n  assign DirectLookupTable_1[7621] = 16'sb0010101010110110;\n  assign DirectLookupTable_1[7622] = 16'sb0010101010110111;\n  assign DirectLookupTable_1[7623] = 16'sb0010101010111000;\n  assign DirectLookupTable_1[7624] = 16'sb0010101010111001;\n  assign DirectLookupTable_1[7625] = 16'sb0010101010111011;\n  assign DirectLookupTable_1[7626] = 16'sb0010101010111100;\n  assign DirectLookupTable_1[7627] = 16'sb0010101010111101;\n  assign DirectLookupTable_1[7628] = 16'sb0010101010111110;\n  assign DirectLookupTable_1[7629] = 16'sb0010101010111111;\n  assign DirectLookupTable_1[7630] = 16'sb0010101011000001;\n  assign DirectLookupTable_1[7631] = 16'sb0010101011000010;\n  assign DirectLookupTable_1[7632] = 16'sb0010101011000011;\n  assign DirectLookupTable_1[7633] = 16'sb0010101011000100;\n  assign DirectLookupTable_1[7634] = 16'sb0010101011000101;\n  assign DirectLookupTable_1[7635] = 16'sb0010101011000110;\n  assign DirectLookupTable_1[7636] = 16'sb0010101011001000;\n  assign DirectLookupTable_1[7637] = 16'sb0010101011001001;\n  assign DirectLookupTable_1[7638] = 16'sb0010101011001010;\n  assign DirectLookupTable_1[7639] = 16'sb0010101011001011;\n  assign DirectLookupTable_1[7640] = 16'sb0010101011001100;\n  assign DirectLookupTable_1[7641] = 16'sb0010101011001101;\n  assign DirectLookupTable_1[7642] = 16'sb0010101011001111;\n  assign DirectLookupTable_1[7643] = 16'sb0010101011010000;\n  assign DirectLookupTable_1[7644] = 16'sb0010101011010001;\n  assign DirectLookupTable_1[7645] = 16'sb0010101011010010;\n  assign DirectLookupTable_1[7646] = 16'sb0010101011010011;\n  assign DirectLookupTable_1[7647] = 16'sb0010101011010100;\n  assign DirectLookupTable_1[7648] = 16'sb0010101011010110;\n  assign DirectLookupTable_1[7649] = 16'sb0010101011010111;\n  assign DirectLookupTable_1[7650] = 16'sb0010101011011000;\n  assign DirectLookupTable_1[7651] = 16'sb0010101011011001;\n  assign DirectLookupTable_1[7652] = 16'sb0010101011011010;\n  assign DirectLookupTable_1[7653] = 16'sb0010101011011011;\n  assign DirectLookupTable_1[7654] = 16'sb0010101011011101;\n  assign DirectLookupTable_1[7655] = 16'sb0010101011011110;\n  assign DirectLookupTable_1[7656] = 16'sb0010101011011111;\n  assign DirectLookupTable_1[7657] = 16'sb0010101011100000;\n  assign DirectLookupTable_1[7658] = 16'sb0010101011100001;\n  assign DirectLookupTable_1[7659] = 16'sb0010101011100010;\n  assign DirectLookupTable_1[7660] = 16'sb0010101011100100;\n  assign DirectLookupTable_1[7661] = 16'sb0010101011100101;\n  assign DirectLookupTable_1[7662] = 16'sb0010101011100110;\n  assign DirectLookupTable_1[7663] = 16'sb0010101011100111;\n  assign DirectLookupTable_1[7664] = 16'sb0010101011101000;\n  assign DirectLookupTable_1[7665] = 16'sb0010101011101001;\n  assign DirectLookupTable_1[7666] = 16'sb0010101011101011;\n  assign DirectLookupTable_1[7667] = 16'sb0010101011101100;\n  assign DirectLookupTable_1[7668] = 16'sb0010101011101101;\n  assign DirectLookupTable_1[7669] = 16'sb0010101011101110;\n  assign DirectLookupTable_1[7670] = 16'sb0010101011101111;\n  assign DirectLookupTable_1[7671] = 16'sb0010101011110000;\n  assign DirectLookupTable_1[7672] = 16'sb0010101011110010;\n  assign DirectLookupTable_1[7673] = 16'sb0010101011110011;\n  assign DirectLookupTable_1[7674] = 16'sb0010101011110100;\n  assign DirectLookupTable_1[7675] = 16'sb0010101011110101;\n  assign DirectLookupTable_1[7676] = 16'sb0010101011110110;\n  assign DirectLookupTable_1[7677] = 16'sb0010101011110111;\n  assign DirectLookupTable_1[7678] = 16'sb0010101011111000;\n  assign DirectLookupTable_1[7679] = 16'sb0010101011111010;\n  assign DirectLookupTable_1[7680] = 16'sb0010101011111011;\n  assign DirectLookupTable_1[7681] = 16'sb0010101011111100;\n  assign DirectLookupTable_1[7682] = 16'sb0010101011111101;\n  assign DirectLookupTable_1[7683] = 16'sb0010101011111110;\n  assign DirectLookupTable_1[7684] = 16'sb0010101011111111;\n  assign DirectLookupTable_1[7685] = 16'sb0010101100000001;\n  assign DirectLookupTable_1[7686] = 16'sb0010101100000010;\n  assign DirectLookupTable_1[7687] = 16'sb0010101100000011;\n  assign DirectLookupTable_1[7688] = 16'sb0010101100000100;\n  assign DirectLookupTable_1[7689] = 16'sb0010101100000101;\n  assign DirectLookupTable_1[7690] = 16'sb0010101100000110;\n  assign DirectLookupTable_1[7691] = 16'sb0010101100001000;\n  assign DirectLookupTable_1[7692] = 16'sb0010101100001001;\n  assign DirectLookupTable_1[7693] = 16'sb0010101100001010;\n  assign DirectLookupTable_1[7694] = 16'sb0010101100001011;\n  assign DirectLookupTable_1[7695] = 16'sb0010101100001100;\n  assign DirectLookupTable_1[7696] = 16'sb0010101100001101;\n  assign DirectLookupTable_1[7697] = 16'sb0010101100001111;\n  assign DirectLookupTable_1[7698] = 16'sb0010101100010000;\n  assign DirectLookupTable_1[7699] = 16'sb0010101100010001;\n  assign DirectLookupTable_1[7700] = 16'sb0010101100010010;\n  assign DirectLookupTable_1[7701] = 16'sb0010101100010011;\n  assign DirectLookupTable_1[7702] = 16'sb0010101100010100;\n  assign DirectLookupTable_1[7703] = 16'sb0010101100010110;\n  assign DirectLookupTable_1[7704] = 16'sb0010101100010111;\n  assign DirectLookupTable_1[7705] = 16'sb0010101100011000;\n  assign DirectLookupTable_1[7706] = 16'sb0010101100011001;\n  assign DirectLookupTable_1[7707] = 16'sb0010101100011010;\n  assign DirectLookupTable_1[7708] = 16'sb0010101100011011;\n  assign DirectLookupTable_1[7709] = 16'sb0010101100011101;\n  assign DirectLookupTable_1[7710] = 16'sb0010101100011110;\n  assign DirectLookupTable_1[7711] = 16'sb0010101100011111;\n  assign DirectLookupTable_1[7712] = 16'sb0010101100100000;\n  assign DirectLookupTable_1[7713] = 16'sb0010101100100001;\n  assign DirectLookupTable_1[7714] = 16'sb0010101100100010;\n  assign DirectLookupTable_1[7715] = 16'sb0010101100100011;\n  assign DirectLookupTable_1[7716] = 16'sb0010101100100101;\n  assign DirectLookupTable_1[7717] = 16'sb0010101100100110;\n  assign DirectLookupTable_1[7718] = 16'sb0010101100100111;\n  assign DirectLookupTable_1[7719] = 16'sb0010101100101000;\n  assign DirectLookupTable_1[7720] = 16'sb0010101100101001;\n  assign DirectLookupTable_1[7721] = 16'sb0010101100101010;\n  assign DirectLookupTable_1[7722] = 16'sb0010101100101100;\n  assign DirectLookupTable_1[7723] = 16'sb0010101100101101;\n  assign DirectLookupTable_1[7724] = 16'sb0010101100101110;\n  assign DirectLookupTable_1[7725] = 16'sb0010101100101111;\n  assign DirectLookupTable_1[7726] = 16'sb0010101100110000;\n  assign DirectLookupTable_1[7727] = 16'sb0010101100110001;\n  assign DirectLookupTable_1[7728] = 16'sb0010101100110011;\n  assign DirectLookupTable_1[7729] = 16'sb0010101100110100;\n  assign DirectLookupTable_1[7730] = 16'sb0010101100110101;\n  assign DirectLookupTable_1[7731] = 16'sb0010101100110110;\n  assign DirectLookupTable_1[7732] = 16'sb0010101100110111;\n  assign DirectLookupTable_1[7733] = 16'sb0010101100111000;\n  assign DirectLookupTable_1[7734] = 16'sb0010101100111010;\n  assign DirectLookupTable_1[7735] = 16'sb0010101100111011;\n  assign DirectLookupTable_1[7736] = 16'sb0010101100111100;\n  assign DirectLookupTable_1[7737] = 16'sb0010101100111101;\n  assign DirectLookupTable_1[7738] = 16'sb0010101100111110;\n  assign DirectLookupTable_1[7739] = 16'sb0010101100111111;\n  assign DirectLookupTable_1[7740] = 16'sb0010101101000000;\n  assign DirectLookupTable_1[7741] = 16'sb0010101101000010;\n  assign DirectLookupTable_1[7742] = 16'sb0010101101000011;\n  assign DirectLookupTable_1[7743] = 16'sb0010101101000100;\n  assign DirectLookupTable_1[7744] = 16'sb0010101101000101;\n  assign DirectLookupTable_1[7745] = 16'sb0010101101000110;\n  assign DirectLookupTable_1[7746] = 16'sb0010101101000111;\n  assign DirectLookupTable_1[7747] = 16'sb0010101101001001;\n  assign DirectLookupTable_1[7748] = 16'sb0010101101001010;\n  assign DirectLookupTable_1[7749] = 16'sb0010101101001011;\n  assign DirectLookupTable_1[7750] = 16'sb0010101101001100;\n  assign DirectLookupTable_1[7751] = 16'sb0010101101001101;\n  assign DirectLookupTable_1[7752] = 16'sb0010101101001110;\n  assign DirectLookupTable_1[7753] = 16'sb0010101101010000;\n  assign DirectLookupTable_1[7754] = 16'sb0010101101010001;\n  assign DirectLookupTable_1[7755] = 16'sb0010101101010010;\n  assign DirectLookupTable_1[7756] = 16'sb0010101101010011;\n  assign DirectLookupTable_1[7757] = 16'sb0010101101010100;\n  assign DirectLookupTable_1[7758] = 16'sb0010101101010101;\n  assign DirectLookupTable_1[7759] = 16'sb0010101101010110;\n  assign DirectLookupTable_1[7760] = 16'sb0010101101011000;\n  assign DirectLookupTable_1[7761] = 16'sb0010101101011001;\n  assign DirectLookupTable_1[7762] = 16'sb0010101101011010;\n  assign DirectLookupTable_1[7763] = 16'sb0010101101011011;\n  assign DirectLookupTable_1[7764] = 16'sb0010101101011100;\n  assign DirectLookupTable_1[7765] = 16'sb0010101101011101;\n  assign DirectLookupTable_1[7766] = 16'sb0010101101011111;\n  assign DirectLookupTable_1[7767] = 16'sb0010101101100000;\n  assign DirectLookupTable_1[7768] = 16'sb0010101101100001;\n  assign DirectLookupTable_1[7769] = 16'sb0010101101100010;\n  assign DirectLookupTable_1[7770] = 16'sb0010101101100011;\n  assign DirectLookupTable_1[7771] = 16'sb0010101101100100;\n  assign DirectLookupTable_1[7772] = 16'sb0010101101100101;\n  assign DirectLookupTable_1[7773] = 16'sb0010101101100111;\n  assign DirectLookupTable_1[7774] = 16'sb0010101101101000;\n  assign DirectLookupTable_1[7775] = 16'sb0010101101101001;\n  assign DirectLookupTable_1[7776] = 16'sb0010101101101010;\n  assign DirectLookupTable_1[7777] = 16'sb0010101101101011;\n  assign DirectLookupTable_1[7778] = 16'sb0010101101101100;\n  assign DirectLookupTable_1[7779] = 16'sb0010101101101110;\n  assign DirectLookupTable_1[7780] = 16'sb0010101101101111;\n  assign DirectLookupTable_1[7781] = 16'sb0010101101110000;\n  assign DirectLookupTable_1[7782] = 16'sb0010101101110001;\n  assign DirectLookupTable_1[7783] = 16'sb0010101101110010;\n  assign DirectLookupTable_1[7784] = 16'sb0010101101110011;\n  assign DirectLookupTable_1[7785] = 16'sb0010101101110100;\n  assign DirectLookupTable_1[7786] = 16'sb0010101101110110;\n  assign DirectLookupTable_1[7787] = 16'sb0010101101110111;\n  assign DirectLookupTable_1[7788] = 16'sb0010101101111000;\n  assign DirectLookupTable_1[7789] = 16'sb0010101101111001;\n  assign DirectLookupTable_1[7790] = 16'sb0010101101111010;\n  assign DirectLookupTable_1[7791] = 16'sb0010101101111011;\n  assign DirectLookupTable_1[7792] = 16'sb0010101101111101;\n  assign DirectLookupTable_1[7793] = 16'sb0010101101111110;\n  assign DirectLookupTable_1[7794] = 16'sb0010101101111111;\n  assign DirectLookupTable_1[7795] = 16'sb0010101110000000;\n  assign DirectLookupTable_1[7796] = 16'sb0010101110000001;\n  assign DirectLookupTable_1[7797] = 16'sb0010101110000010;\n  assign DirectLookupTable_1[7798] = 16'sb0010101110000011;\n  assign DirectLookupTable_1[7799] = 16'sb0010101110000101;\n  assign DirectLookupTable_1[7800] = 16'sb0010101110000110;\n  assign DirectLookupTable_1[7801] = 16'sb0010101110000111;\n  assign DirectLookupTable_1[7802] = 16'sb0010101110001000;\n  assign DirectLookupTable_1[7803] = 16'sb0010101110001001;\n  assign DirectLookupTable_1[7804] = 16'sb0010101110001010;\n  assign DirectLookupTable_1[7805] = 16'sb0010101110001100;\n  assign DirectLookupTable_1[7806] = 16'sb0010101110001101;\n  assign DirectLookupTable_1[7807] = 16'sb0010101110001110;\n  assign DirectLookupTable_1[7808] = 16'sb0010101110001111;\n  assign DirectLookupTable_1[7809] = 16'sb0010101110010000;\n  assign DirectLookupTable_1[7810] = 16'sb0010101110010001;\n  assign DirectLookupTable_1[7811] = 16'sb0010101110010010;\n  assign DirectLookupTable_1[7812] = 16'sb0010101110010100;\n  assign DirectLookupTable_1[7813] = 16'sb0010101110010101;\n  assign DirectLookupTable_1[7814] = 16'sb0010101110010110;\n  assign DirectLookupTable_1[7815] = 16'sb0010101110010111;\n  assign DirectLookupTable_1[7816] = 16'sb0010101110011000;\n  assign DirectLookupTable_1[7817] = 16'sb0010101110011001;\n  assign DirectLookupTable_1[7818] = 16'sb0010101110011010;\n  assign DirectLookupTable_1[7819] = 16'sb0010101110011100;\n  assign DirectLookupTable_1[7820] = 16'sb0010101110011101;\n  assign DirectLookupTable_1[7821] = 16'sb0010101110011110;\n  assign DirectLookupTable_1[7822] = 16'sb0010101110011111;\n  assign DirectLookupTable_1[7823] = 16'sb0010101110100000;\n  assign DirectLookupTable_1[7824] = 16'sb0010101110100001;\n  assign DirectLookupTable_1[7825] = 16'sb0010101110100011;\n  assign DirectLookupTable_1[7826] = 16'sb0010101110100100;\n  assign DirectLookupTable_1[7827] = 16'sb0010101110100101;\n  assign DirectLookupTable_1[7828] = 16'sb0010101110100110;\n  assign DirectLookupTable_1[7829] = 16'sb0010101110100111;\n  assign DirectLookupTable_1[7830] = 16'sb0010101110101000;\n  assign DirectLookupTable_1[7831] = 16'sb0010101110101001;\n  assign DirectLookupTable_1[7832] = 16'sb0010101110101011;\n  assign DirectLookupTable_1[7833] = 16'sb0010101110101100;\n  assign DirectLookupTable_1[7834] = 16'sb0010101110101101;\n  assign DirectLookupTable_1[7835] = 16'sb0010101110101110;\n  assign DirectLookupTable_1[7836] = 16'sb0010101110101111;\n  assign DirectLookupTable_1[7837] = 16'sb0010101110110000;\n  assign DirectLookupTable_1[7838] = 16'sb0010101110110001;\n  assign DirectLookupTable_1[7839] = 16'sb0010101110110011;\n  assign DirectLookupTable_1[7840] = 16'sb0010101110110100;\n  assign DirectLookupTable_1[7841] = 16'sb0010101110110101;\n  assign DirectLookupTable_1[7842] = 16'sb0010101110110110;\n  assign DirectLookupTable_1[7843] = 16'sb0010101110110111;\n  assign DirectLookupTable_1[7844] = 16'sb0010101110111000;\n  assign DirectLookupTable_1[7845] = 16'sb0010101110111001;\n  assign DirectLookupTable_1[7846] = 16'sb0010101110111011;\n  assign DirectLookupTable_1[7847] = 16'sb0010101110111100;\n  assign DirectLookupTable_1[7848] = 16'sb0010101110111101;\n  assign DirectLookupTable_1[7849] = 16'sb0010101110111110;\n  assign DirectLookupTable_1[7850] = 16'sb0010101110111111;\n  assign DirectLookupTable_1[7851] = 16'sb0010101111000000;\n  assign DirectLookupTable_1[7852] = 16'sb0010101111000010;\n  assign DirectLookupTable_1[7853] = 16'sb0010101111000011;\n  assign DirectLookupTable_1[7854] = 16'sb0010101111000100;\n  assign DirectLookupTable_1[7855] = 16'sb0010101111000101;\n  assign DirectLookupTable_1[7856] = 16'sb0010101111000110;\n  assign DirectLookupTable_1[7857] = 16'sb0010101111000111;\n  assign DirectLookupTable_1[7858] = 16'sb0010101111001000;\n  assign DirectLookupTable_1[7859] = 16'sb0010101111001010;\n  assign DirectLookupTable_1[7860] = 16'sb0010101111001011;\n  assign DirectLookupTable_1[7861] = 16'sb0010101111001100;\n  assign DirectLookupTable_1[7862] = 16'sb0010101111001101;\n  assign DirectLookupTable_1[7863] = 16'sb0010101111001110;\n  assign DirectLookupTable_1[7864] = 16'sb0010101111001111;\n  assign DirectLookupTable_1[7865] = 16'sb0010101111010000;\n  assign DirectLookupTable_1[7866] = 16'sb0010101111010010;\n  assign DirectLookupTable_1[7867] = 16'sb0010101111010011;\n  assign DirectLookupTable_1[7868] = 16'sb0010101111010100;\n  assign DirectLookupTable_1[7869] = 16'sb0010101111010101;\n  assign DirectLookupTable_1[7870] = 16'sb0010101111010110;\n  assign DirectLookupTable_1[7871] = 16'sb0010101111010111;\n  assign DirectLookupTable_1[7872] = 16'sb0010101111011000;\n  assign DirectLookupTable_1[7873] = 16'sb0010101111011010;\n  assign DirectLookupTable_1[7874] = 16'sb0010101111011011;\n  assign DirectLookupTable_1[7875] = 16'sb0010101111011100;\n  assign DirectLookupTable_1[7876] = 16'sb0010101111011101;\n  assign DirectLookupTable_1[7877] = 16'sb0010101111011110;\n  assign DirectLookupTable_1[7878] = 16'sb0010101111011111;\n  assign DirectLookupTable_1[7879] = 16'sb0010101111100000;\n  assign DirectLookupTable_1[7880] = 16'sb0010101111100010;\n  assign DirectLookupTable_1[7881] = 16'sb0010101111100011;\n  assign DirectLookupTable_1[7882] = 16'sb0010101111100100;\n  assign DirectLookupTable_1[7883] = 16'sb0010101111100101;\n  assign DirectLookupTable_1[7884] = 16'sb0010101111100110;\n  assign DirectLookupTable_1[7885] = 16'sb0010101111100111;\n  assign DirectLookupTable_1[7886] = 16'sb0010101111101000;\n  assign DirectLookupTable_1[7887] = 16'sb0010101111101010;\n  assign DirectLookupTable_1[7888] = 16'sb0010101111101011;\n  assign DirectLookupTable_1[7889] = 16'sb0010101111101100;\n  assign DirectLookupTable_1[7890] = 16'sb0010101111101101;\n  assign DirectLookupTable_1[7891] = 16'sb0010101111101110;\n  assign DirectLookupTable_1[7892] = 16'sb0010101111101111;\n  assign DirectLookupTable_1[7893] = 16'sb0010101111110000;\n  assign DirectLookupTable_1[7894] = 16'sb0010101111110010;\n  assign DirectLookupTable_1[7895] = 16'sb0010101111110011;\n  assign DirectLookupTable_1[7896] = 16'sb0010101111110100;\n  assign DirectLookupTable_1[7897] = 16'sb0010101111110101;\n  assign DirectLookupTable_1[7898] = 16'sb0010101111110110;\n  assign DirectLookupTable_1[7899] = 16'sb0010101111110111;\n  assign DirectLookupTable_1[7900] = 16'sb0010101111111000;\n  assign DirectLookupTable_1[7901] = 16'sb0010101111111010;\n  assign DirectLookupTable_1[7902] = 16'sb0010101111111011;\n  assign DirectLookupTable_1[7903] = 16'sb0010101111111100;\n  assign DirectLookupTable_1[7904] = 16'sb0010101111111101;\n  assign DirectLookupTable_1[7905] = 16'sb0010101111111110;\n  assign DirectLookupTable_1[7906] = 16'sb0010101111111111;\n  assign DirectLookupTable_1[7907] = 16'sb0010110000000000;\n  assign DirectLookupTable_1[7908] = 16'sb0010110000000010;\n  assign DirectLookupTable_1[7909] = 16'sb0010110000000011;\n  assign DirectLookupTable_1[7910] = 16'sb0010110000000100;\n  assign DirectLookupTable_1[7911] = 16'sb0010110000000101;\n  assign DirectLookupTable_1[7912] = 16'sb0010110000000110;\n  assign DirectLookupTable_1[7913] = 16'sb0010110000000111;\n  assign DirectLookupTable_1[7914] = 16'sb0010110000001000;\n  assign DirectLookupTable_1[7915] = 16'sb0010110000001010;\n  assign DirectLookupTable_1[7916] = 16'sb0010110000001011;\n  assign DirectLookupTable_1[7917] = 16'sb0010110000001100;\n  assign DirectLookupTable_1[7918] = 16'sb0010110000001101;\n  assign DirectLookupTable_1[7919] = 16'sb0010110000001110;\n  assign DirectLookupTable_1[7920] = 16'sb0010110000001111;\n  assign DirectLookupTable_1[7921] = 16'sb0010110000010000;\n  assign DirectLookupTable_1[7922] = 16'sb0010110000010001;\n  assign DirectLookupTable_1[7923] = 16'sb0010110000010011;\n  assign DirectLookupTable_1[7924] = 16'sb0010110000010100;\n  assign DirectLookupTable_1[7925] = 16'sb0010110000010101;\n  assign DirectLookupTable_1[7926] = 16'sb0010110000010110;\n  assign DirectLookupTable_1[7927] = 16'sb0010110000010111;\n  assign DirectLookupTable_1[7928] = 16'sb0010110000011000;\n  assign DirectLookupTable_1[7929] = 16'sb0010110000011001;\n  assign DirectLookupTable_1[7930] = 16'sb0010110000011011;\n  assign DirectLookupTable_1[7931] = 16'sb0010110000011100;\n  assign DirectLookupTable_1[7932] = 16'sb0010110000011101;\n  assign DirectLookupTable_1[7933] = 16'sb0010110000011110;\n  assign DirectLookupTable_1[7934] = 16'sb0010110000011111;\n  assign DirectLookupTable_1[7935] = 16'sb0010110000100000;\n  assign DirectLookupTable_1[7936] = 16'sb0010110000100001;\n  assign DirectLookupTable_1[7937] = 16'sb0010110000100011;\n  assign DirectLookupTable_1[7938] = 16'sb0010110000100100;\n  assign DirectLookupTable_1[7939] = 16'sb0010110000100101;\n  assign DirectLookupTable_1[7940] = 16'sb0010110000100110;\n  assign DirectLookupTable_1[7941] = 16'sb0010110000100111;\n  assign DirectLookupTable_1[7942] = 16'sb0010110000101000;\n  assign DirectLookupTable_1[7943] = 16'sb0010110000101001;\n  assign DirectLookupTable_1[7944] = 16'sb0010110000101011;\n  assign DirectLookupTable_1[7945] = 16'sb0010110000101100;\n  assign DirectLookupTable_1[7946] = 16'sb0010110000101101;\n  assign DirectLookupTable_1[7947] = 16'sb0010110000101110;\n  assign DirectLookupTable_1[7948] = 16'sb0010110000101111;\n  assign DirectLookupTable_1[7949] = 16'sb0010110000110000;\n  assign DirectLookupTable_1[7950] = 16'sb0010110000110001;\n  assign DirectLookupTable_1[7951] = 16'sb0010110000110010;\n  assign DirectLookupTable_1[7952] = 16'sb0010110000110100;\n  assign DirectLookupTable_1[7953] = 16'sb0010110000110101;\n  assign DirectLookupTable_1[7954] = 16'sb0010110000110110;\n  assign DirectLookupTable_1[7955] = 16'sb0010110000110111;\n  assign DirectLookupTable_1[7956] = 16'sb0010110000111000;\n  assign DirectLookupTable_1[7957] = 16'sb0010110000111001;\n  assign DirectLookupTable_1[7958] = 16'sb0010110000111010;\n  assign DirectLookupTable_1[7959] = 16'sb0010110000111100;\n  assign DirectLookupTable_1[7960] = 16'sb0010110000111101;\n  assign DirectLookupTable_1[7961] = 16'sb0010110000111110;\n  assign DirectLookupTable_1[7962] = 16'sb0010110000111111;\n  assign DirectLookupTable_1[7963] = 16'sb0010110001000000;\n  assign DirectLookupTable_1[7964] = 16'sb0010110001000001;\n  assign DirectLookupTable_1[7965] = 16'sb0010110001000010;\n  assign DirectLookupTable_1[7966] = 16'sb0010110001000100;\n  assign DirectLookupTable_1[7967] = 16'sb0010110001000101;\n  assign DirectLookupTable_1[7968] = 16'sb0010110001000110;\n  assign DirectLookupTable_1[7969] = 16'sb0010110001000111;\n  assign DirectLookupTable_1[7970] = 16'sb0010110001001000;\n  assign DirectLookupTable_1[7971] = 16'sb0010110001001001;\n  assign DirectLookupTable_1[7972] = 16'sb0010110001001010;\n  assign DirectLookupTable_1[7973] = 16'sb0010110001001011;\n  assign DirectLookupTable_1[7974] = 16'sb0010110001001101;\n  assign DirectLookupTable_1[7975] = 16'sb0010110001001110;\n  assign DirectLookupTable_1[7976] = 16'sb0010110001001111;\n  assign DirectLookupTable_1[7977] = 16'sb0010110001010000;\n  assign DirectLookupTable_1[7978] = 16'sb0010110001010001;\n  assign DirectLookupTable_1[7979] = 16'sb0010110001010010;\n  assign DirectLookupTable_1[7980] = 16'sb0010110001010011;\n  assign DirectLookupTable_1[7981] = 16'sb0010110001010101;\n  assign DirectLookupTable_1[7982] = 16'sb0010110001010110;\n  assign DirectLookupTable_1[7983] = 16'sb0010110001010111;\n  assign DirectLookupTable_1[7984] = 16'sb0010110001011000;\n  assign DirectLookupTable_1[7985] = 16'sb0010110001011001;\n  assign DirectLookupTable_1[7986] = 16'sb0010110001011010;\n  assign DirectLookupTable_1[7987] = 16'sb0010110001011011;\n  assign DirectLookupTable_1[7988] = 16'sb0010110001011100;\n  assign DirectLookupTable_1[7989] = 16'sb0010110001011110;\n  assign DirectLookupTable_1[7990] = 16'sb0010110001011111;\n  assign DirectLookupTable_1[7991] = 16'sb0010110001100000;\n  assign DirectLookupTable_1[7992] = 16'sb0010110001100001;\n  assign DirectLookupTable_1[7993] = 16'sb0010110001100010;\n  assign DirectLookupTable_1[7994] = 16'sb0010110001100011;\n  assign DirectLookupTable_1[7995] = 16'sb0010110001100100;\n  assign DirectLookupTable_1[7996] = 16'sb0010110001100110;\n  assign DirectLookupTable_1[7997] = 16'sb0010110001100111;\n  assign DirectLookupTable_1[7998] = 16'sb0010110001101000;\n  assign DirectLookupTable_1[7999] = 16'sb0010110001101001;\n  assign DirectLookupTable_1[8000] = 16'sb0010110001101010;\n  assign DirectLookupTable_1[8001] = 16'sb0010110001101011;\n  assign DirectLookupTable_1[8002] = 16'sb0010110001101100;\n  assign DirectLookupTable_1[8003] = 16'sb0010110001101101;\n  assign DirectLookupTable_1[8004] = 16'sb0010110001101111;\n  assign DirectLookupTable_1[8005] = 16'sb0010110001110000;\n  assign DirectLookupTable_1[8006] = 16'sb0010110001110001;\n  assign DirectLookupTable_1[8007] = 16'sb0010110001110010;\n  assign DirectLookupTable_1[8008] = 16'sb0010110001110011;\n  assign DirectLookupTable_1[8009] = 16'sb0010110001110100;\n  assign DirectLookupTable_1[8010] = 16'sb0010110001110101;\n  assign DirectLookupTable_1[8011] = 16'sb0010110001110110;\n  assign DirectLookupTable_1[8012] = 16'sb0010110001111000;\n  assign DirectLookupTable_1[8013] = 16'sb0010110001111001;\n  assign DirectLookupTable_1[8014] = 16'sb0010110001111010;\n  assign DirectLookupTable_1[8015] = 16'sb0010110001111011;\n  assign DirectLookupTable_1[8016] = 16'sb0010110001111100;\n  assign DirectLookupTable_1[8017] = 16'sb0010110001111101;\n  assign DirectLookupTable_1[8018] = 16'sb0010110001111110;\n  assign DirectLookupTable_1[8019] = 16'sb0010110001111111;\n  assign DirectLookupTable_1[8020] = 16'sb0010110010000001;\n  assign DirectLookupTable_1[8021] = 16'sb0010110010000010;\n  assign DirectLookupTable_1[8022] = 16'sb0010110010000011;\n  assign DirectLookupTable_1[8023] = 16'sb0010110010000100;\n  assign DirectLookupTable_1[8024] = 16'sb0010110010000101;\n  assign DirectLookupTable_1[8025] = 16'sb0010110010000110;\n  assign DirectLookupTable_1[8026] = 16'sb0010110010000111;\n  assign DirectLookupTable_1[8027] = 16'sb0010110010001001;\n  assign DirectLookupTable_1[8028] = 16'sb0010110010001010;\n  assign DirectLookupTable_1[8029] = 16'sb0010110010001011;\n  assign DirectLookupTable_1[8030] = 16'sb0010110010001100;\n  assign DirectLookupTable_1[8031] = 16'sb0010110010001101;\n  assign DirectLookupTable_1[8032] = 16'sb0010110010001110;\n  assign DirectLookupTable_1[8033] = 16'sb0010110010001111;\n  assign DirectLookupTable_1[8034] = 16'sb0010110010010000;\n  assign DirectLookupTable_1[8035] = 16'sb0010110010010010;\n  assign DirectLookupTable_1[8036] = 16'sb0010110010010011;\n  assign DirectLookupTable_1[8037] = 16'sb0010110010010100;\n  assign DirectLookupTable_1[8038] = 16'sb0010110010010101;\n  assign DirectLookupTable_1[8039] = 16'sb0010110010010110;\n  assign DirectLookupTable_1[8040] = 16'sb0010110010010111;\n  assign DirectLookupTable_1[8041] = 16'sb0010110010011000;\n  assign DirectLookupTable_1[8042] = 16'sb0010110010011001;\n  assign DirectLookupTable_1[8043] = 16'sb0010110010011011;\n  assign DirectLookupTable_1[8044] = 16'sb0010110010011100;\n  assign DirectLookupTable_1[8045] = 16'sb0010110010011101;\n  assign DirectLookupTable_1[8046] = 16'sb0010110010011110;\n  assign DirectLookupTable_1[8047] = 16'sb0010110010011111;\n  assign DirectLookupTable_1[8048] = 16'sb0010110010100000;\n  assign DirectLookupTable_1[8049] = 16'sb0010110010100001;\n  assign DirectLookupTable_1[8050] = 16'sb0010110010100010;\n  assign DirectLookupTable_1[8051] = 16'sb0010110010100100;\n  assign DirectLookupTable_1[8052] = 16'sb0010110010100101;\n  assign DirectLookupTable_1[8053] = 16'sb0010110010100110;\n  assign DirectLookupTable_1[8054] = 16'sb0010110010100111;\n  assign DirectLookupTable_1[8055] = 16'sb0010110010101000;\n  assign DirectLookupTable_1[8056] = 16'sb0010110010101001;\n  assign DirectLookupTable_1[8057] = 16'sb0010110010101010;\n  assign DirectLookupTable_1[8058] = 16'sb0010110010101011;\n  assign DirectLookupTable_1[8059] = 16'sb0010110010101101;\n  assign DirectLookupTable_1[8060] = 16'sb0010110010101110;\n  assign DirectLookupTable_1[8061] = 16'sb0010110010101111;\n  assign DirectLookupTable_1[8062] = 16'sb0010110010110000;\n  assign DirectLookupTable_1[8063] = 16'sb0010110010110001;\n  assign DirectLookupTable_1[8064] = 16'sb0010110010110010;\n  assign DirectLookupTable_1[8065] = 16'sb0010110010110011;\n  assign DirectLookupTable_1[8066] = 16'sb0010110010110100;\n  assign DirectLookupTable_1[8067] = 16'sb0010110010110110;\n  assign DirectLookupTable_1[8068] = 16'sb0010110010110111;\n  assign DirectLookupTable_1[8069] = 16'sb0010110010111000;\n  assign DirectLookupTable_1[8070] = 16'sb0010110010111001;\n  assign DirectLookupTable_1[8071] = 16'sb0010110010111010;\n  assign DirectLookupTable_1[8072] = 16'sb0010110010111011;\n  assign DirectLookupTable_1[8073] = 16'sb0010110010111100;\n  assign DirectLookupTable_1[8074] = 16'sb0010110010111101;\n  assign DirectLookupTable_1[8075] = 16'sb0010110010111111;\n  assign DirectLookupTable_1[8076] = 16'sb0010110011000000;\n  assign DirectLookupTable_1[8077] = 16'sb0010110011000001;\n  assign DirectLookupTable_1[8078] = 16'sb0010110011000010;\n  assign DirectLookupTable_1[8079] = 16'sb0010110011000011;\n  assign DirectLookupTable_1[8080] = 16'sb0010110011000100;\n  assign DirectLookupTable_1[8081] = 16'sb0010110011000101;\n  assign DirectLookupTable_1[8082] = 16'sb0010110011000110;\n  assign DirectLookupTable_1[8083] = 16'sb0010110011001000;\n  assign DirectLookupTable_1[8084] = 16'sb0010110011001001;\n  assign DirectLookupTable_1[8085] = 16'sb0010110011001010;\n  assign DirectLookupTable_1[8086] = 16'sb0010110011001011;\n  assign DirectLookupTable_1[8087] = 16'sb0010110011001100;\n  assign DirectLookupTable_1[8088] = 16'sb0010110011001101;\n  assign DirectLookupTable_1[8089] = 16'sb0010110011001110;\n  assign DirectLookupTable_1[8090] = 16'sb0010110011001111;\n  assign DirectLookupTable_1[8091] = 16'sb0010110011010001;\n  assign DirectLookupTable_1[8092] = 16'sb0010110011010010;\n  assign DirectLookupTable_1[8093] = 16'sb0010110011010011;\n  assign DirectLookupTable_1[8094] = 16'sb0010110011010100;\n  assign DirectLookupTable_1[8095] = 16'sb0010110011010101;\n  assign DirectLookupTable_1[8096] = 16'sb0010110011010110;\n  assign DirectLookupTable_1[8097] = 16'sb0010110011010111;\n  assign DirectLookupTable_1[8098] = 16'sb0010110011011000;\n  assign DirectLookupTable_1[8099] = 16'sb0010110011011001;\n  assign DirectLookupTable_1[8100] = 16'sb0010110011011011;\n  assign DirectLookupTable_1[8101] = 16'sb0010110011011100;\n  assign DirectLookupTable_1[8102] = 16'sb0010110011011101;\n  assign DirectLookupTable_1[8103] = 16'sb0010110011011110;\n  assign DirectLookupTable_1[8104] = 16'sb0010110011011111;\n  assign DirectLookupTable_1[8105] = 16'sb0010110011100000;\n  assign DirectLookupTable_1[8106] = 16'sb0010110011100001;\n  assign DirectLookupTable_1[8107] = 16'sb0010110011100010;\n  assign DirectLookupTable_1[8108] = 16'sb0010110011100100;\n  assign DirectLookupTable_1[8109] = 16'sb0010110011100101;\n  assign DirectLookupTable_1[8110] = 16'sb0010110011100110;\n  assign DirectLookupTable_1[8111] = 16'sb0010110011100111;\n  assign DirectLookupTable_1[8112] = 16'sb0010110011101000;\n  assign DirectLookupTable_1[8113] = 16'sb0010110011101001;\n  assign DirectLookupTable_1[8114] = 16'sb0010110011101010;\n  assign DirectLookupTable_1[8115] = 16'sb0010110011101011;\n  assign DirectLookupTable_1[8116] = 16'sb0010110011101101;\n  assign DirectLookupTable_1[8117] = 16'sb0010110011101110;\n  assign DirectLookupTable_1[8118] = 16'sb0010110011101111;\n  assign DirectLookupTable_1[8119] = 16'sb0010110011110000;\n  assign DirectLookupTable_1[8120] = 16'sb0010110011110001;\n  assign DirectLookupTable_1[8121] = 16'sb0010110011110010;\n  assign DirectLookupTable_1[8122] = 16'sb0010110011110011;\n  assign DirectLookupTable_1[8123] = 16'sb0010110011110100;\n  assign DirectLookupTable_1[8124] = 16'sb0010110011110101;\n  assign DirectLookupTable_1[8125] = 16'sb0010110011110111;\n  assign DirectLookupTable_1[8126] = 16'sb0010110011111000;\n  assign DirectLookupTable_1[8127] = 16'sb0010110011111001;\n  assign DirectLookupTable_1[8128] = 16'sb0010110011111010;\n  assign DirectLookupTable_1[8129] = 16'sb0010110011111011;\n  assign DirectLookupTable_1[8130] = 16'sb0010110011111100;\n  assign DirectLookupTable_1[8131] = 16'sb0010110011111101;\n  assign DirectLookupTable_1[8132] = 16'sb0010110011111110;\n  assign DirectLookupTable_1[8133] = 16'sb0010110100000000;\n  assign DirectLookupTable_1[8134] = 16'sb0010110100000001;\n  assign DirectLookupTable_1[8135] = 16'sb0010110100000010;\n  assign DirectLookupTable_1[8136] = 16'sb0010110100000011;\n  assign DirectLookupTable_1[8137] = 16'sb0010110100000100;\n  assign DirectLookupTable_1[8138] = 16'sb0010110100000101;\n  assign DirectLookupTable_1[8139] = 16'sb0010110100000110;\n  assign DirectLookupTable_1[8140] = 16'sb0010110100000111;\n  assign DirectLookupTable_1[8141] = 16'sb0010110100001000;\n  assign DirectLookupTable_1[8142] = 16'sb0010110100001010;\n  assign DirectLookupTable_1[8143] = 16'sb0010110100001011;\n  assign DirectLookupTable_1[8144] = 16'sb0010110100001100;\n  assign DirectLookupTable_1[8145] = 16'sb0010110100001101;\n  assign DirectLookupTable_1[8146] = 16'sb0010110100001110;\n  assign DirectLookupTable_1[8147] = 16'sb0010110100001111;\n  assign DirectLookupTable_1[8148] = 16'sb0010110100010000;\n  assign DirectLookupTable_1[8149] = 16'sb0010110100010001;\n  assign DirectLookupTable_1[8150] = 16'sb0010110100010010;\n  assign DirectLookupTable_1[8151] = 16'sb0010110100010100;\n  assign DirectLookupTable_1[8152] = 16'sb0010110100010101;\n  assign DirectLookupTable_1[8153] = 16'sb0010110100010110;\n  assign DirectLookupTable_1[8154] = 16'sb0010110100010111;\n  assign DirectLookupTable_1[8155] = 16'sb0010110100011000;\n  assign DirectLookupTable_1[8156] = 16'sb0010110100011001;\n  assign DirectLookupTable_1[8157] = 16'sb0010110100011010;\n  assign DirectLookupTable_1[8158] = 16'sb0010110100011011;\n  assign DirectLookupTable_1[8159] = 16'sb0010110100011101;\n  assign DirectLookupTable_1[8160] = 16'sb0010110100011110;\n  assign DirectLookupTable_1[8161] = 16'sb0010110100011111;\n  assign DirectLookupTable_1[8162] = 16'sb0010110100100000;\n  assign DirectLookupTable_1[8163] = 16'sb0010110100100001;\n  assign DirectLookupTable_1[8164] = 16'sb0010110100100010;\n  assign DirectLookupTable_1[8165] = 16'sb0010110100100011;\n  assign DirectLookupTable_1[8166] = 16'sb0010110100100100;\n  assign DirectLookupTable_1[8167] = 16'sb0010110100100101;\n  assign DirectLookupTable_1[8168] = 16'sb0010110100100111;\n  assign DirectLookupTable_1[8169] = 16'sb0010110100101000;\n  assign DirectLookupTable_1[8170] = 16'sb0010110100101001;\n  assign DirectLookupTable_1[8171] = 16'sb0010110100101010;\n  assign DirectLookupTable_1[8172] = 16'sb0010110100101011;\n  assign DirectLookupTable_1[8173] = 16'sb0010110100101100;\n  assign DirectLookupTable_1[8174] = 16'sb0010110100101101;\n  assign DirectLookupTable_1[8175] = 16'sb0010110100101110;\n  assign DirectLookupTable_1[8176] = 16'sb0010110100101111;\n  assign DirectLookupTable_1[8177] = 16'sb0010110100110001;\n  assign DirectLookupTable_1[8178] = 16'sb0010110100110010;\n  assign DirectLookupTable_1[8179] = 16'sb0010110100110011;\n  assign DirectLookupTable_1[8180] = 16'sb0010110100110100;\n  assign DirectLookupTable_1[8181] = 16'sb0010110100110101;\n  assign DirectLookupTable_1[8182] = 16'sb0010110100110110;\n  assign DirectLookupTable_1[8183] = 16'sb0010110100110111;\n  assign DirectLookupTable_1[8184] = 16'sb0010110100111000;\n  assign DirectLookupTable_1[8185] = 16'sb0010110100111001;\n  assign DirectLookupTable_1[8186] = 16'sb0010110100111011;\n  assign DirectLookupTable_1[8187] = 16'sb0010110100111100;\n  assign DirectLookupTable_1[8188] = 16'sb0010110100111101;\n  assign DirectLookupTable_1[8189] = 16'sb0010110100111110;\n  assign DirectLookupTable_1[8190] = 16'sb0010110100111111;\n  assign DirectLookupTable_1[8191] = 16'sb0010110101000000;\n  assign lutSineout = DirectLookupTable_1[lutaddrInReg];\n\n  // Sin lookup table output register\n  always @(posedge clk)\n    begin : LUTSineoutResetRegister_process\n      if (enb_1_8_0) begin\n        lutSineoutreg1 <= lutSineout;\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : LUTSineoutRegister_process\n      if (reset == 1'b1) begin\n        lutSine_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          lutSine_1 <= lutSineoutreg1;\n        end\n      end\n    end\n\n  assign lutSine = lutSine_1;\n\nendmodule  // SinLookUpTableGen_block\n\n"},{"name":"CosLookUpTableGen_block.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CosLookUpTableGen_block.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CosLookUpTableGen_block\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Correction/NCO/WaveformGen/CosLookUpTableGe\n// Hierarchy Level: 5\n// Model version: 9.2\n// \n// Cos Look Up Table Generation Component\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CosLookUpTableGen_block\n          (clk,\n           reset,\n           enb_1_8_0,\n           lutaddr,\n           lutCosine);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_0;\n  input   [12:0] lutaddr;  // ufix13\n  output  signed [15:0] lutCosine;  // sfix16_En14\n\n\n  reg [12:0] lutaddrInReg;  // ufix13\n  wire signed [15:0] DirectLookupTable_1 [0:8191];  // sfix16_En14 [8192]\n  wire signed [15:0] lutCosineout;  // sfix16_En14\n  reg signed [15:0] lutCosineoutreg1;  // sfix16_En14\n  reg signed [15:0] lutCosine_1;  // sfix16_En14\n\n  initial begin\n    lutaddrInReg = 13'b0000000000000;\n    lutCosineoutreg1 = 16'sb0000000000000000;\n  end\n\n  // Look up tale address input register\n  always @(posedge clk)\n    begin : LUTaddrRegister_process\n      if (enb_1_8_0) begin\n        lutaddrInReg <= lutaddr;\n      end\n    end\n\n  // Octant Cosine wave table\n  assign DirectLookupTable_1[0] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[1] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[2] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[3] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[4] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[5] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[6] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[7] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[8] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[9] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[10] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[11] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[12] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[13] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[14] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[15] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[16] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[17] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[18] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[19] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[20] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[21] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[22] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[23] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[24] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[25] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[26] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[27] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[28] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[29] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[30] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[31] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[32] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[33] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[34] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[35] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[36] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[37] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[38] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[39] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[40] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[41] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[42] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[43] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[44] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[45] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[46] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[47] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[48] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[49] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[50] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[51] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[52] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[53] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[54] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[55] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[56] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[57] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[58] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[59] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[60] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[61] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[62] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[63] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[64] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[65] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[66] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[67] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[68] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[69] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[70] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[71] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[72] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[73] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[74] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[75] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[76] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[77] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[78] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[79] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[80] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[81] = 16'sb0100000000000000;\n  assign DirectLookupTable_1[82] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[83] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[84] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[85] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[86] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[87] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[88] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[89] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[90] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[91] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[92] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[93] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[94] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[95] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[96] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[97] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[98] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[99] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[100] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[101] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[102] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[103] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[104] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[105] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[106] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[107] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[108] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[109] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[110] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[111] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[112] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[113] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[114] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[115] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[116] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[117] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[118] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[119] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[120] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[121] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[122] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[123] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[124] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[125] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[126] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[127] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[128] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[129] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[130] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[131] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[132] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[133] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[134] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[135] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[136] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[137] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[138] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[139] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[140] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[141] = 16'sb0011111111111111;\n  assign DirectLookupTable_1[142] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[143] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[144] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[145] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[146] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[147] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[148] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[149] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[150] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[151] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[152] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[153] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[154] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[155] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[156] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[157] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[158] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[159] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[160] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[161] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[162] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[163] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[164] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[165] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[166] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[167] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[168] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[169] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[170] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[171] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[172] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[173] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[174] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[175] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[176] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[177] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[178] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[179] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[180] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[181] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[182] = 16'sb0011111111111110;\n  assign DirectLookupTable_1[183] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[184] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[185] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[186] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[187] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[188] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[189] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[190] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[191] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[192] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[193] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[194] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[195] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[196] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[197] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[198] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[199] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[200] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[201] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[202] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[203] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[204] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[205] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[206] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[207] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[208] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[209] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[210] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[211] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[212] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[213] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[214] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[215] = 16'sb0011111111111101;\n  assign DirectLookupTable_1[216] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[217] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[218] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[219] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[220] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[221] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[222] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[223] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[224] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[225] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[226] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[227] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[228] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[229] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[230] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[231] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[232] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[233] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[234] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[235] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[236] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[237] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[238] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[239] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[240] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[241] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[242] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[243] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[244] = 16'sb0011111111111100;\n  assign DirectLookupTable_1[245] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[246] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[247] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[248] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[249] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[250] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[251] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[252] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[253] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[254] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[255] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[256] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[257] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[258] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[259] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[260] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[261] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[262] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[263] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[264] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[265] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[266] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[267] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[268] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[269] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[270] = 16'sb0011111111111011;\n  assign DirectLookupTable_1[271] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[272] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[273] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[274] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[275] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[276] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[277] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[278] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[279] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[280] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[281] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[282] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[283] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[284] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[285] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[286] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[287] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[288] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[289] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[290] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[291] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[292] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[293] = 16'sb0011111111111010;\n  assign DirectLookupTable_1[294] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[295] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[296] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[297] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[298] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[299] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[300] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[301] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[302] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[303] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[304] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[305] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[306] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[307] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[308] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[309] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[310] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[311] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[312] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[313] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[314] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[315] = 16'sb0011111111111001;\n  assign DirectLookupTable_1[316] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[317] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[318] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[319] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[320] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[321] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[322] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[323] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[324] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[325] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[326] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[327] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[328] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[329] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[330] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[331] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[332] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[333] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[334] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[335] = 16'sb0011111111111000;\n  assign DirectLookupTable_1[336] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[337] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[338] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[339] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[340] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[341] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[342] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[343] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[344] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[345] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[346] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[347] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[348] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[349] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[350] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[351] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[352] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[353] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[354] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[355] = 16'sb0011111111110111;\n  assign DirectLookupTable_1[356] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[357] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[358] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[359] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[360] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[361] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[362] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[363] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[364] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[365] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[366] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[367] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[368] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[369] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[370] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[371] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[372] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[373] = 16'sb0011111111110110;\n  assign DirectLookupTable_1[374] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[375] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[376] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[377] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[378] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[379] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[380] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[381] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[382] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[383] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[384] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[385] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[386] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[387] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[388] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[389] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[390] = 16'sb0011111111110101;\n  assign DirectLookupTable_1[391] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[392] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[393] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[394] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[395] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[396] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[397] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[398] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[399] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[400] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[401] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[402] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[403] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[404] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[405] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[406] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[407] = 16'sb0011111111110100;\n  assign DirectLookupTable_1[408] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[409] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[410] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[411] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[412] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[413] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[414] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[415] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[416] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[417] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[418] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[419] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[420] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[421] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[422] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[423] = 16'sb0011111111110011;\n  assign DirectLookupTable_1[424] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[425] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[426] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[427] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[428] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[429] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[430] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[431] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[432] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[433] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[434] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[435] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[436] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[437] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[438] = 16'sb0011111111110010;\n  assign DirectLookupTable_1[439] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[440] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[441] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[442] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[443] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[444] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[445] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[446] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[447] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[448] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[449] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[450] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[451] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[452] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[453] = 16'sb0011111111110001;\n  assign DirectLookupTable_1[454] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[455] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[456] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[457] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[458] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[459] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[460] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[461] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[462] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[463] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[464] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[465] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[466] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[467] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[468] = 16'sb0011111111110000;\n  assign DirectLookupTable_1[469] = 16'sb0011111111101111;\n  assign DirectLookupTable_1[470] = 16'sb0011111111101111;\n  assign DirectLookupTable_1[471] = 16'sb0011111111101111;\n  assign DirectLookupTable_1[472] = 16'sb0011111111101111;\n  assign DirectLookupTable_1[473] = 16'sb0011111111101111;\n  assign DirectLookupTable_1[474] = 16'sb0011111111101111;\n  assign DirectLookupTable_1[475] = 16'sb0011111111101111;\n  assign DirectLookupTable_1[476] = 16'sb0011111111101111;\n  assign DirectLookupTable_1[477] = 16'sb0011111111101111;\n  assign DirectLookupTable_1[478] = 16'sb0011111111101111;\n  assign DirectLookupTable_1[479] = 16'sb0011111111101111;\n  assign DirectLookupTable_1[480] = 16'sb0011111111101111;\n  assign DirectLookupTable_1[481] = 16'sb0011111111101111;\n  assign DirectLookupTable_1[482] = 16'sb0011111111101111;\n  assign DirectLookupTable_1[483] = 16'sb0011111111101110;\n  assign DirectLookupTable_1[484] = 16'sb0011111111101110;\n  assign DirectLookupTable_1[485] = 16'sb0011111111101110;\n  assign DirectLookupTable_1[486] = 16'sb0011111111101110;\n  assign DirectLookupTable_1[487] = 16'sb0011111111101110;\n  assign DirectLookupTable_1[488] = 16'sb0011111111101110;\n  assign DirectLookupTable_1[489] = 16'sb0011111111101110;\n  assign DirectLookupTable_1[490] = 16'sb0011111111101110;\n  assign DirectLookupTable_1[491] = 16'sb0011111111101110;\n  assign DirectLookupTable_1[492] = 16'sb0011111111101110;\n  assign DirectLookupTable_1[493] = 16'sb0011111111101110;\n  assign DirectLookupTable_1[494] = 16'sb0011111111101110;\n  assign DirectLookupTable_1[495] = 16'sb0011111111101110;\n  assign DirectLookupTable_1[496] = 16'sb0011111111101101;\n  assign DirectLookupTable_1[497] = 16'sb0011111111101101;\n  assign DirectLookupTable_1[498] = 16'sb0011111111101101;\n  assign DirectLookupTable_1[499] = 16'sb0011111111101101;\n  assign DirectLookupTable_1[500] = 16'sb0011111111101101;\n  assign DirectLookupTable_1[501] = 16'sb0011111111101101;\n  assign DirectLookupTable_1[502] = 16'sb0011111111101101;\n  assign DirectLookupTable_1[503] = 16'sb0011111111101101;\n  assign DirectLookupTable_1[504] = 16'sb0011111111101101;\n  assign DirectLookupTable_1[505] = 16'sb0011111111101101;\n  assign DirectLookupTable_1[506] = 16'sb0011111111101101;\n  assign DirectLookupTable_1[507] = 16'sb0011111111101101;\n  assign DirectLookupTable_1[508] = 16'sb0011111111101101;\n  assign DirectLookupTable_1[509] = 16'sb0011111111101100;\n  assign DirectLookupTable_1[510] = 16'sb0011111111101100;\n  assign DirectLookupTable_1[511] = 16'sb0011111111101100;\n  assign DirectLookupTable_1[512] = 16'sb0011111111101100;\n  assign DirectLookupTable_1[513] = 16'sb0011111111101100;\n  assign DirectLookupTable_1[514] = 16'sb0011111111101100;\n  assign DirectLookupTable_1[515] = 16'sb0011111111101100;\n  assign DirectLookupTable_1[516] = 16'sb0011111111101100;\n  assign DirectLookupTable_1[517] = 16'sb0011111111101100;\n  assign DirectLookupTable_1[518] = 16'sb0011111111101100;\n  assign DirectLookupTable_1[519] = 16'sb0011111111101100;\n  assign DirectLookupTable_1[520] = 16'sb0011111111101100;\n  assign DirectLookupTable_1[521] = 16'sb0011111111101100;\n  assign DirectLookupTable_1[522] = 16'sb0011111111101011;\n  assign DirectLookupTable_1[523] = 16'sb0011111111101011;\n  assign DirectLookupTable_1[524] = 16'sb0011111111101011;\n  assign DirectLookupTable_1[525] = 16'sb0011111111101011;\n  assign DirectLookupTable_1[526] = 16'sb0011111111101011;\n  assign DirectLookupTable_1[527] = 16'sb0011111111101011;\n  assign DirectLookupTable_1[528] = 16'sb0011111111101011;\n  assign DirectLookupTable_1[529] = 16'sb0011111111101011;\n  assign DirectLookupTable_1[530] = 16'sb0011111111101011;\n  assign DirectLookupTable_1[531] = 16'sb0011111111101011;\n  assign DirectLookupTable_1[532] = 16'sb0011111111101011;\n  assign DirectLookupTable_1[533] = 16'sb0011111111101011;\n  assign DirectLookupTable_1[534] = 16'sb0011111111101011;\n  assign DirectLookupTable_1[535] = 16'sb0011111111101010;\n  assign DirectLookupTable_1[536] = 16'sb0011111111101010;\n  assign DirectLookupTable_1[537] = 16'sb0011111111101010;\n  assign DirectLookupTable_1[538] = 16'sb0011111111101010;\n  assign DirectLookupTable_1[539] = 16'sb0011111111101010;\n  assign DirectLookupTable_1[540] = 16'sb0011111111101010;\n  assign DirectLookupTable_1[541] = 16'sb0011111111101010;\n  assign DirectLookupTable_1[542] = 16'sb0011111111101010;\n  assign DirectLookupTable_1[543] = 16'sb0011111111101010;\n  assign DirectLookupTable_1[544] = 16'sb0011111111101010;\n  assign DirectLookupTable_1[545] = 16'sb0011111111101010;\n  assign DirectLookupTable_1[546] = 16'sb0011111111101010;\n  assign DirectLookupTable_1[547] = 16'sb0011111111101001;\n  assign DirectLookupTable_1[548] = 16'sb0011111111101001;\n  assign DirectLookupTable_1[549] = 16'sb0011111111101001;\n  assign DirectLookupTable_1[550] = 16'sb0011111111101001;\n  assign DirectLookupTable_1[551] = 16'sb0011111111101001;\n  assign DirectLookupTable_1[552] = 16'sb0011111111101001;\n  assign DirectLookupTable_1[553] = 16'sb0011111111101001;\n  assign DirectLookupTable_1[554] = 16'sb0011111111101001;\n  assign DirectLookupTable_1[555] = 16'sb0011111111101001;\n  assign DirectLookupTable_1[556] = 16'sb0011111111101001;\n  assign DirectLookupTable_1[557] = 16'sb0011111111101001;\n  assign DirectLookupTable_1[558] = 16'sb0011111111101001;\n  assign DirectLookupTable_1[559] = 16'sb0011111111101000;\n  assign DirectLookupTable_1[560] = 16'sb0011111111101000;\n  assign DirectLookupTable_1[561] = 16'sb0011111111101000;\n  assign DirectLookupTable_1[562] = 16'sb0011111111101000;\n  assign DirectLookupTable_1[563] = 16'sb0011111111101000;\n  assign DirectLookupTable_1[564] = 16'sb0011111111101000;\n  assign DirectLookupTable_1[565] = 16'sb0011111111101000;\n  assign DirectLookupTable_1[566] = 16'sb0011111111101000;\n  assign DirectLookupTable_1[567] = 16'sb0011111111101000;\n  assign DirectLookupTable_1[568] = 16'sb0011111111101000;\n  assign DirectLookupTable_1[569] = 16'sb0011111111101000;\n  assign DirectLookupTable_1[570] = 16'sb0011111111101000;\n  assign DirectLookupTable_1[571] = 16'sb0011111111100111;\n  assign DirectLookupTable_1[572] = 16'sb0011111111100111;\n  assign DirectLookupTable_1[573] = 16'sb0011111111100111;\n  assign DirectLookupTable_1[574] = 16'sb0011111111100111;\n  assign DirectLookupTable_1[575] = 16'sb0011111111100111;\n  assign DirectLookupTable_1[576] = 16'sb0011111111100111;\n  assign DirectLookupTable_1[577] = 16'sb0011111111100111;\n  assign DirectLookupTable_1[578] = 16'sb0011111111100111;\n  assign DirectLookupTable_1[579] = 16'sb0011111111100111;\n  assign DirectLookupTable_1[580] = 16'sb0011111111100111;\n  assign DirectLookupTable_1[581] = 16'sb0011111111100111;\n  assign DirectLookupTable_1[582] = 16'sb0011111111100111;\n  assign DirectLookupTable_1[583] = 16'sb0011111111100110;\n  assign DirectLookupTable_1[584] = 16'sb0011111111100110;\n  assign DirectLookupTable_1[585] = 16'sb0011111111100110;\n  assign DirectLookupTable_1[586] = 16'sb0011111111100110;\n  assign DirectLookupTable_1[587] = 16'sb0011111111100110;\n  assign DirectLookupTable_1[588] = 16'sb0011111111100110;\n  assign DirectLookupTable_1[589] = 16'sb0011111111100110;\n  assign DirectLookupTable_1[590] = 16'sb0011111111100110;\n  assign DirectLookupTable_1[591] = 16'sb0011111111100110;\n  assign DirectLookupTable_1[592] = 16'sb0011111111100110;\n  assign DirectLookupTable_1[593] = 16'sb0011111111100110;\n  assign DirectLookupTable_1[594] = 16'sb0011111111100101;\n  assign DirectLookupTable_1[595] = 16'sb0011111111100101;\n  assign DirectLookupTable_1[596] = 16'sb0011111111100101;\n  assign DirectLookupTable_1[597] = 16'sb0011111111100101;\n  assign DirectLookupTable_1[598] = 16'sb0011111111100101;\n  assign DirectLookupTable_1[599] = 16'sb0011111111100101;\n  assign DirectLookupTable_1[600] = 16'sb0011111111100101;\n  assign DirectLookupTable_1[601] = 16'sb0011111111100101;\n  assign DirectLookupTable_1[602] = 16'sb0011111111100101;\n  assign DirectLookupTable_1[603] = 16'sb0011111111100101;\n  assign DirectLookupTable_1[604] = 16'sb0011111111100101;\n  assign DirectLookupTable_1[605] = 16'sb0011111111100100;\n  assign DirectLookupTable_1[606] = 16'sb0011111111100100;\n  assign DirectLookupTable_1[607] = 16'sb0011111111100100;\n  assign DirectLookupTable_1[608] = 16'sb0011111111100100;\n  assign DirectLookupTable_1[609] = 16'sb0011111111100100;\n  assign DirectLookupTable_1[610] = 16'sb0011111111100100;\n  assign DirectLookupTable_1[611] = 16'sb0011111111100100;\n  assign DirectLookupTable_1[612] = 16'sb0011111111100100;\n  assign DirectLookupTable_1[613] = 16'sb0011111111100100;\n  assign DirectLookupTable_1[614] = 16'sb0011111111100100;\n  assign DirectLookupTable_1[615] = 16'sb0011111111100100;\n  assign DirectLookupTable_1[616] = 16'sb0011111111100011;\n  assign DirectLookupTable_1[617] = 16'sb0011111111100011;\n  assign DirectLookupTable_1[618] = 16'sb0011111111100011;\n  assign DirectLookupTable_1[619] = 16'sb0011111111100011;\n  assign DirectLookupTable_1[620] = 16'sb0011111111100011;\n  assign DirectLookupTable_1[621] = 16'sb0011111111100011;\n  assign DirectLookupTable_1[622] = 16'sb0011111111100011;\n  assign DirectLookupTable_1[623] = 16'sb0011111111100011;\n  assign DirectLookupTable_1[624] = 16'sb0011111111100011;\n  assign DirectLookupTable_1[625] = 16'sb0011111111100011;\n  assign DirectLookupTable_1[626] = 16'sb0011111111100011;\n  assign DirectLookupTable_1[627] = 16'sb0011111111100010;\n  assign DirectLookupTable_1[628] = 16'sb0011111111100010;\n  assign DirectLookupTable_1[629] = 16'sb0011111111100010;\n  assign DirectLookupTable_1[630] = 16'sb0011111111100010;\n  assign DirectLookupTable_1[631] = 16'sb0011111111100010;\n  assign DirectLookupTable_1[632] = 16'sb0011111111100010;\n  assign DirectLookupTable_1[633] = 16'sb0011111111100010;\n  assign DirectLookupTable_1[634] = 16'sb0011111111100010;\n  assign DirectLookupTable_1[635] = 16'sb0011111111100010;\n  assign DirectLookupTable_1[636] = 16'sb0011111111100010;\n  assign DirectLookupTable_1[637] = 16'sb0011111111100001;\n  assign DirectLookupTable_1[638] = 16'sb0011111111100001;\n  assign DirectLookupTable_1[639] = 16'sb0011111111100001;\n  assign DirectLookupTable_1[640] = 16'sb0011111111100001;\n  assign DirectLookupTable_1[641] = 16'sb0011111111100001;\n  assign DirectLookupTable_1[642] = 16'sb0011111111100001;\n  assign DirectLookupTable_1[643] = 16'sb0011111111100001;\n  assign DirectLookupTable_1[644] = 16'sb0011111111100001;\n  assign DirectLookupTable_1[645] = 16'sb0011111111100001;\n  assign DirectLookupTable_1[646] = 16'sb0011111111100001;\n  assign DirectLookupTable_1[647] = 16'sb0011111111100000;\n  assign DirectLookupTable_1[648] = 16'sb0011111111100000;\n  assign DirectLookupTable_1[649] = 16'sb0011111111100000;\n  assign DirectLookupTable_1[650] = 16'sb0011111111100000;\n  assign DirectLookupTable_1[651] = 16'sb0011111111100000;\n  assign DirectLookupTable_1[652] = 16'sb0011111111100000;\n  assign DirectLookupTable_1[653] = 16'sb0011111111100000;\n  assign DirectLookupTable_1[654] = 16'sb0011111111100000;\n  assign DirectLookupTable_1[655] = 16'sb0011111111100000;\n  assign DirectLookupTable_1[656] = 16'sb0011111111100000;\n  assign DirectLookupTable_1[657] = 16'sb0011111111100000;\n  assign DirectLookupTable_1[658] = 16'sb0011111111011111;\n  assign DirectLookupTable_1[659] = 16'sb0011111111011111;\n  assign DirectLookupTable_1[660] = 16'sb0011111111011111;\n  assign DirectLookupTable_1[661] = 16'sb0011111111011111;\n  assign DirectLookupTable_1[662] = 16'sb0011111111011111;\n  assign DirectLookupTable_1[663] = 16'sb0011111111011111;\n  assign DirectLookupTable_1[664] = 16'sb0011111111011111;\n  assign DirectLookupTable_1[665] = 16'sb0011111111011111;\n  assign DirectLookupTable_1[666] = 16'sb0011111111011111;\n  assign DirectLookupTable_1[667] = 16'sb0011111111011111;\n  assign DirectLookupTable_1[668] = 16'sb0011111111011110;\n  assign DirectLookupTable_1[669] = 16'sb0011111111011110;\n  assign DirectLookupTable_1[670] = 16'sb0011111111011110;\n  assign DirectLookupTable_1[671] = 16'sb0011111111011110;\n  assign DirectLookupTable_1[672] = 16'sb0011111111011110;\n  assign DirectLookupTable_1[673] = 16'sb0011111111011110;\n  assign DirectLookupTable_1[674] = 16'sb0011111111011110;\n  assign DirectLookupTable_1[675] = 16'sb0011111111011110;\n  assign DirectLookupTable_1[676] = 16'sb0011111111011110;\n  assign DirectLookupTable_1[677] = 16'sb0011111111011110;\n  assign DirectLookupTable_1[678] = 16'sb0011111111011101;\n  assign DirectLookupTable_1[679] = 16'sb0011111111011101;\n  assign DirectLookupTable_1[680] = 16'sb0011111111011101;\n  assign DirectLookupTable_1[681] = 16'sb0011111111011101;\n  assign DirectLookupTable_1[682] = 16'sb0011111111011101;\n  assign DirectLookupTable_1[683] = 16'sb0011111111011101;\n  assign DirectLookupTable_1[684] = 16'sb0011111111011101;\n  assign DirectLookupTable_1[685] = 16'sb0011111111011101;\n  assign DirectLookupTable_1[686] = 16'sb0011111111011101;\n  assign DirectLookupTable_1[687] = 16'sb0011111111011100;\n  assign DirectLookupTable_1[688] = 16'sb0011111111011100;\n  assign DirectLookupTable_1[689] = 16'sb0011111111011100;\n  assign DirectLookupTable_1[690] = 16'sb0011111111011100;\n  assign DirectLookupTable_1[691] = 16'sb0011111111011100;\n  assign DirectLookupTable_1[692] = 16'sb0011111111011100;\n  assign DirectLookupTable_1[693] = 16'sb0011111111011100;\n  assign DirectLookupTable_1[694] = 16'sb0011111111011100;\n  assign DirectLookupTable_1[695] = 16'sb0011111111011100;\n  assign DirectLookupTable_1[696] = 16'sb0011111111011100;\n  assign DirectLookupTable_1[697] = 16'sb0011111111011011;\n  assign DirectLookupTable_1[698] = 16'sb0011111111011011;\n  assign DirectLookupTable_1[699] = 16'sb0011111111011011;\n  assign DirectLookupTable_1[700] = 16'sb0011111111011011;\n  assign DirectLookupTable_1[701] = 16'sb0011111111011011;\n  assign DirectLookupTable_1[702] = 16'sb0011111111011011;\n  assign DirectLookupTable_1[703] = 16'sb0011111111011011;\n  assign DirectLookupTable_1[704] = 16'sb0011111111011011;\n  assign DirectLookupTable_1[705] = 16'sb0011111111011011;\n  assign DirectLookupTable_1[706] = 16'sb0011111111011010;\n  assign DirectLookupTable_1[707] = 16'sb0011111111011010;\n  assign DirectLookupTable_1[708] = 16'sb0011111111011010;\n  assign DirectLookupTable_1[709] = 16'sb0011111111011010;\n  assign DirectLookupTable_1[710] = 16'sb0011111111011010;\n  assign DirectLookupTable_1[711] = 16'sb0011111111011010;\n  assign DirectLookupTable_1[712] = 16'sb0011111111011010;\n  assign DirectLookupTable_1[713] = 16'sb0011111111011010;\n  assign DirectLookupTable_1[714] = 16'sb0011111111011010;\n  assign DirectLookupTable_1[715] = 16'sb0011111111011010;\n  assign DirectLookupTable_1[716] = 16'sb0011111111011001;\n  assign DirectLookupTable_1[717] = 16'sb0011111111011001;\n  assign DirectLookupTable_1[718] = 16'sb0011111111011001;\n  assign DirectLookupTable_1[719] = 16'sb0011111111011001;\n  assign DirectLookupTable_1[720] = 16'sb0011111111011001;\n  assign DirectLookupTable_1[721] = 16'sb0011111111011001;\n  assign DirectLookupTable_1[722] = 16'sb0011111111011001;\n  assign DirectLookupTable_1[723] = 16'sb0011111111011001;\n  assign DirectLookupTable_1[724] = 16'sb0011111111011001;\n  assign DirectLookupTable_1[725] = 16'sb0011111111011000;\n  assign DirectLookupTable_1[726] = 16'sb0011111111011000;\n  assign DirectLookupTable_1[727] = 16'sb0011111111011000;\n  assign DirectLookupTable_1[728] = 16'sb0011111111011000;\n  assign DirectLookupTable_1[729] = 16'sb0011111111011000;\n  assign DirectLookupTable_1[730] = 16'sb0011111111011000;\n  assign DirectLookupTable_1[731] = 16'sb0011111111011000;\n  assign DirectLookupTable_1[732] = 16'sb0011111111011000;\n  assign DirectLookupTable_1[733] = 16'sb0011111111011000;\n  assign DirectLookupTable_1[734] = 16'sb0011111111010111;\n  assign DirectLookupTable_1[735] = 16'sb0011111111010111;\n  assign DirectLookupTable_1[736] = 16'sb0011111111010111;\n  assign DirectLookupTable_1[737] = 16'sb0011111111010111;\n  assign DirectLookupTable_1[738] = 16'sb0011111111010111;\n  assign DirectLookupTable_1[739] = 16'sb0011111111010111;\n  assign DirectLookupTable_1[740] = 16'sb0011111111010111;\n  assign DirectLookupTable_1[741] = 16'sb0011111111010111;\n  assign DirectLookupTable_1[742] = 16'sb0011111111010111;\n  assign DirectLookupTable_1[743] = 16'sb0011111111010110;\n  assign DirectLookupTable_1[744] = 16'sb0011111111010110;\n  assign DirectLookupTable_1[745] = 16'sb0011111111010110;\n  assign DirectLookupTable_1[746] = 16'sb0011111111010110;\n  assign DirectLookupTable_1[747] = 16'sb0011111111010110;\n  assign DirectLookupTable_1[748] = 16'sb0011111111010110;\n  assign DirectLookupTable_1[749] = 16'sb0011111111010110;\n  assign DirectLookupTable_1[750] = 16'sb0011111111010110;\n  assign DirectLookupTable_1[751] = 16'sb0011111111010110;\n  assign DirectLookupTable_1[752] = 16'sb0011111111010101;\n  assign DirectLookupTable_1[753] = 16'sb0011111111010101;\n  assign DirectLookupTable_1[754] = 16'sb0011111111010101;\n  assign DirectLookupTable_1[755] = 16'sb0011111111010101;\n  assign DirectLookupTable_1[756] = 16'sb0011111111010101;\n  assign DirectLookupTable_1[757] = 16'sb0011111111010101;\n  assign DirectLookupTable_1[758] = 16'sb0011111111010101;\n  assign DirectLookupTable_1[759] = 16'sb0011111111010101;\n  assign DirectLookupTable_1[760] = 16'sb0011111111010101;\n  assign DirectLookupTable_1[761] = 16'sb0011111111010100;\n  assign DirectLookupTable_1[762] = 16'sb0011111111010100;\n  assign DirectLookupTable_1[763] = 16'sb0011111111010100;\n  assign DirectLookupTable_1[764] = 16'sb0011111111010100;\n  assign DirectLookupTable_1[765] = 16'sb0011111111010100;\n  assign DirectLookupTable_1[766] = 16'sb0011111111010100;\n  assign DirectLookupTable_1[767] = 16'sb0011111111010100;\n  assign DirectLookupTable_1[768] = 16'sb0011111111010100;\n  assign DirectLookupTable_1[769] = 16'sb0011111111010011;\n  assign DirectLookupTable_1[770] = 16'sb0011111111010011;\n  assign DirectLookupTable_1[771] = 16'sb0011111111010011;\n  assign DirectLookupTable_1[772] = 16'sb0011111111010011;\n  assign DirectLookupTable_1[773] = 16'sb0011111111010011;\n  assign DirectLookupTable_1[774] = 16'sb0011111111010011;\n  assign DirectLookupTable_1[775] = 16'sb0011111111010011;\n  assign DirectLookupTable_1[776] = 16'sb0011111111010011;\n  assign DirectLookupTable_1[777] = 16'sb0011111111010011;\n  assign DirectLookupTable_1[778] = 16'sb0011111111010010;\n  assign DirectLookupTable_1[779] = 16'sb0011111111010010;\n  assign DirectLookupTable_1[780] = 16'sb0011111111010010;\n  assign DirectLookupTable_1[781] = 16'sb0011111111010010;\n  assign DirectLookupTable_1[782] = 16'sb0011111111010010;\n  assign DirectLookupTable_1[783] = 16'sb0011111111010010;\n  assign DirectLookupTable_1[784] = 16'sb0011111111010010;\n  assign DirectLookupTable_1[785] = 16'sb0011111111010010;\n  assign DirectLookupTable_1[786] = 16'sb0011111111010010;\n  assign DirectLookupTable_1[787] = 16'sb0011111111010001;\n  assign DirectLookupTable_1[788] = 16'sb0011111111010001;\n  assign DirectLookupTable_1[789] = 16'sb0011111111010001;\n  assign DirectLookupTable_1[790] = 16'sb0011111111010001;\n  assign DirectLookupTable_1[791] = 16'sb0011111111010001;\n  assign DirectLookupTable_1[792] = 16'sb0011111111010001;\n  assign DirectLookupTable_1[793] = 16'sb0011111111010001;\n  assign DirectLookupTable_1[794] = 16'sb0011111111010001;\n  assign DirectLookupTable_1[795] = 16'sb0011111111010000;\n  assign DirectLookupTable_1[796] = 16'sb0011111111010000;\n  assign DirectLookupTable_1[797] = 16'sb0011111111010000;\n  assign DirectLookupTable_1[798] = 16'sb0011111111010000;\n  assign DirectLookupTable_1[799] = 16'sb0011111111010000;\n  assign DirectLookupTable_1[800] = 16'sb0011111111010000;\n  assign DirectLookupTable_1[801] = 16'sb0011111111010000;\n  assign DirectLookupTable_1[802] = 16'sb0011111111010000;\n  assign DirectLookupTable_1[803] = 16'sb0011111111001111;\n  assign DirectLookupTable_1[804] = 16'sb0011111111001111;\n  assign DirectLookupTable_1[805] = 16'sb0011111111001111;\n  assign DirectLookupTable_1[806] = 16'sb0011111111001111;\n  assign DirectLookupTable_1[807] = 16'sb0011111111001111;\n  assign DirectLookupTable_1[808] = 16'sb0011111111001111;\n  assign DirectLookupTable_1[809] = 16'sb0011111111001111;\n  assign DirectLookupTable_1[810] = 16'sb0011111111001111;\n  assign DirectLookupTable_1[811] = 16'sb0011111111001110;\n  assign DirectLookupTable_1[812] = 16'sb0011111111001110;\n  assign DirectLookupTable_1[813] = 16'sb0011111111001110;\n  assign DirectLookupTable_1[814] = 16'sb0011111111001110;\n  assign DirectLookupTable_1[815] = 16'sb0011111111001110;\n  assign DirectLookupTable_1[816] = 16'sb0011111111001110;\n  assign DirectLookupTable_1[817] = 16'sb0011111111001110;\n  assign DirectLookupTable_1[818] = 16'sb0011111111001110;\n  assign DirectLookupTable_1[819] = 16'sb0011111111001110;\n  assign DirectLookupTable_1[820] = 16'sb0011111111001101;\n  assign DirectLookupTable_1[821] = 16'sb0011111111001101;\n  assign DirectLookupTable_1[822] = 16'sb0011111111001101;\n  assign DirectLookupTable_1[823] = 16'sb0011111111001101;\n  assign DirectLookupTable_1[824] = 16'sb0011111111001101;\n  assign DirectLookupTable_1[825] = 16'sb0011111111001101;\n  assign DirectLookupTable_1[826] = 16'sb0011111111001101;\n  assign DirectLookupTable_1[827] = 16'sb0011111111001101;\n  assign DirectLookupTable_1[828] = 16'sb0011111111001100;\n  assign DirectLookupTable_1[829] = 16'sb0011111111001100;\n  assign DirectLookupTable_1[830] = 16'sb0011111111001100;\n  assign DirectLookupTable_1[831] = 16'sb0011111111001100;\n  assign DirectLookupTable_1[832] = 16'sb0011111111001100;\n  assign DirectLookupTable_1[833] = 16'sb0011111111001100;\n  assign DirectLookupTable_1[834] = 16'sb0011111111001100;\n  assign DirectLookupTable_1[835] = 16'sb0011111111001100;\n  assign DirectLookupTable_1[836] = 16'sb0011111111001011;\n  assign DirectLookupTable_1[837] = 16'sb0011111111001011;\n  assign DirectLookupTable_1[838] = 16'sb0011111111001011;\n  assign DirectLookupTable_1[839] = 16'sb0011111111001011;\n  assign DirectLookupTable_1[840] = 16'sb0011111111001011;\n  assign DirectLookupTable_1[841] = 16'sb0011111111001011;\n  assign DirectLookupTable_1[842] = 16'sb0011111111001011;\n  assign DirectLookupTable_1[843] = 16'sb0011111111001011;\n  assign DirectLookupTable_1[844] = 16'sb0011111111001010;\n  assign DirectLookupTable_1[845] = 16'sb0011111111001010;\n  assign DirectLookupTable_1[846] = 16'sb0011111111001010;\n  assign DirectLookupTable_1[847] = 16'sb0011111111001010;\n  assign DirectLookupTable_1[848] = 16'sb0011111111001010;\n  assign DirectLookupTable_1[849] = 16'sb0011111111001010;\n  assign DirectLookupTable_1[850] = 16'sb0011111111001010;\n  assign DirectLookupTable_1[851] = 16'sb0011111111001001;\n  assign DirectLookupTable_1[852] = 16'sb0011111111001001;\n  assign DirectLookupTable_1[853] = 16'sb0011111111001001;\n  assign DirectLookupTable_1[854] = 16'sb0011111111001001;\n  assign DirectLookupTable_1[855] = 16'sb0011111111001001;\n  assign DirectLookupTable_1[856] = 16'sb0011111111001001;\n  assign DirectLookupTable_1[857] = 16'sb0011111111001001;\n  assign DirectLookupTable_1[858] = 16'sb0011111111001001;\n  assign DirectLookupTable_1[859] = 16'sb0011111111001000;\n  assign DirectLookupTable_1[860] = 16'sb0011111111001000;\n  assign DirectLookupTable_1[861] = 16'sb0011111111001000;\n  assign DirectLookupTable_1[862] = 16'sb0011111111001000;\n  assign DirectLookupTable_1[863] = 16'sb0011111111001000;\n  assign DirectLookupTable_1[864] = 16'sb0011111111001000;\n  assign DirectLookupTable_1[865] = 16'sb0011111111001000;\n  assign DirectLookupTable_1[866] = 16'sb0011111111001000;\n  assign DirectLookupTable_1[867] = 16'sb0011111111000111;\n  assign DirectLookupTable_1[868] = 16'sb0011111111000111;\n  assign DirectLookupTable_1[869] = 16'sb0011111111000111;\n  assign DirectLookupTable_1[870] = 16'sb0011111111000111;\n  assign DirectLookupTable_1[871] = 16'sb0011111111000111;\n  assign DirectLookupTable_1[872] = 16'sb0011111111000111;\n  assign DirectLookupTable_1[873] = 16'sb0011111111000111;\n  assign DirectLookupTable_1[874] = 16'sb0011111111000111;\n  assign DirectLookupTable_1[875] = 16'sb0011111111000110;\n  assign DirectLookupTable_1[876] = 16'sb0011111111000110;\n  assign DirectLookupTable_1[877] = 16'sb0011111111000110;\n  assign DirectLookupTable_1[878] = 16'sb0011111111000110;\n  assign DirectLookupTable_1[879] = 16'sb0011111111000110;\n  assign DirectLookupTable_1[880] = 16'sb0011111111000110;\n  assign DirectLookupTable_1[881] = 16'sb0011111111000110;\n  assign DirectLookupTable_1[882] = 16'sb0011111111000101;\n  assign DirectLookupTable_1[883] = 16'sb0011111111000101;\n  assign DirectLookupTable_1[884] = 16'sb0011111111000101;\n  assign DirectLookupTable_1[885] = 16'sb0011111111000101;\n  assign DirectLookupTable_1[886] = 16'sb0011111111000101;\n  assign DirectLookupTable_1[887] = 16'sb0011111111000101;\n  assign DirectLookupTable_1[888] = 16'sb0011111111000101;\n  assign DirectLookupTable_1[889] = 16'sb0011111111000101;\n  assign DirectLookupTable_1[890] = 16'sb0011111111000100;\n  assign DirectLookupTable_1[891] = 16'sb0011111111000100;\n  assign DirectLookupTable_1[892] = 16'sb0011111111000100;\n  assign DirectLookupTable_1[893] = 16'sb0011111111000100;\n  assign DirectLookupTable_1[894] = 16'sb0011111111000100;\n  assign DirectLookupTable_1[895] = 16'sb0011111111000100;\n  assign DirectLookupTable_1[896] = 16'sb0011111111000100;\n  assign DirectLookupTable_1[897] = 16'sb0011111111000011;\n  assign DirectLookupTable_1[898] = 16'sb0011111111000011;\n  assign DirectLookupTable_1[899] = 16'sb0011111111000011;\n  assign DirectLookupTable_1[900] = 16'sb0011111111000011;\n  assign DirectLookupTable_1[901] = 16'sb0011111111000011;\n  assign DirectLookupTable_1[902] = 16'sb0011111111000011;\n  assign DirectLookupTable_1[903] = 16'sb0011111111000011;\n  assign DirectLookupTable_1[904] = 16'sb0011111111000011;\n  assign DirectLookupTable_1[905] = 16'sb0011111111000010;\n  assign DirectLookupTable_1[906] = 16'sb0011111111000010;\n  assign DirectLookupTable_1[907] = 16'sb0011111111000010;\n  assign DirectLookupTable_1[908] = 16'sb0011111111000010;\n  assign DirectLookupTable_1[909] = 16'sb0011111111000010;\n  assign DirectLookupTable_1[910] = 16'sb0011111111000010;\n  assign DirectLookupTable_1[911] = 16'sb0011111111000010;\n  assign DirectLookupTable_1[912] = 16'sb0011111111000001;\n  assign DirectLookupTable_1[913] = 16'sb0011111111000001;\n  assign DirectLookupTable_1[914] = 16'sb0011111111000001;\n  assign DirectLookupTable_1[915] = 16'sb0011111111000001;\n  assign DirectLookupTable_1[916] = 16'sb0011111111000001;\n  assign DirectLookupTable_1[917] = 16'sb0011111111000001;\n  assign DirectLookupTable_1[918] = 16'sb0011111111000001;\n  assign DirectLookupTable_1[919] = 16'sb0011111111000000;\n  assign DirectLookupTable_1[920] = 16'sb0011111111000000;\n  assign DirectLookupTable_1[921] = 16'sb0011111111000000;\n  assign DirectLookupTable_1[922] = 16'sb0011111111000000;\n  assign DirectLookupTable_1[923] = 16'sb0011111111000000;\n  assign DirectLookupTable_1[924] = 16'sb0011111111000000;\n  assign DirectLookupTable_1[925] = 16'sb0011111111000000;\n  assign DirectLookupTable_1[926] = 16'sb0011111110111111;\n  assign DirectLookupTable_1[927] = 16'sb0011111110111111;\n  assign DirectLookupTable_1[928] = 16'sb0011111110111111;\n  assign DirectLookupTable_1[929] = 16'sb0011111110111111;\n  assign DirectLookupTable_1[930] = 16'sb0011111110111111;\n  assign DirectLookupTable_1[931] = 16'sb0011111110111111;\n  assign DirectLookupTable_1[932] = 16'sb0011111110111111;\n  assign DirectLookupTable_1[933] = 16'sb0011111110111110;\n  assign DirectLookupTable_1[934] = 16'sb0011111110111110;\n  assign DirectLookupTable_1[935] = 16'sb0011111110111110;\n  assign DirectLookupTable_1[936] = 16'sb0011111110111110;\n  assign DirectLookupTable_1[937] = 16'sb0011111110111110;\n  assign DirectLookupTable_1[938] = 16'sb0011111110111110;\n  assign DirectLookupTable_1[939] = 16'sb0011111110111110;\n  assign DirectLookupTable_1[940] = 16'sb0011111110111110;\n  assign DirectLookupTable_1[941] = 16'sb0011111110111101;\n  assign DirectLookupTable_1[942] = 16'sb0011111110111101;\n  assign DirectLookupTable_1[943] = 16'sb0011111110111101;\n  assign DirectLookupTable_1[944] = 16'sb0011111110111101;\n  assign DirectLookupTable_1[945] = 16'sb0011111110111101;\n  assign DirectLookupTable_1[946] = 16'sb0011111110111101;\n  assign DirectLookupTable_1[947] = 16'sb0011111110111101;\n  assign DirectLookupTable_1[948] = 16'sb0011111110111100;\n  assign DirectLookupTable_1[949] = 16'sb0011111110111100;\n  assign DirectLookupTable_1[950] = 16'sb0011111110111100;\n  assign DirectLookupTable_1[951] = 16'sb0011111110111100;\n  assign DirectLookupTable_1[952] = 16'sb0011111110111100;\n  assign DirectLookupTable_1[953] = 16'sb0011111110111100;\n  assign DirectLookupTable_1[954] = 16'sb0011111110111100;\n  assign DirectLookupTable_1[955] = 16'sb0011111110111011;\n  assign DirectLookupTable_1[956] = 16'sb0011111110111011;\n  assign DirectLookupTable_1[957] = 16'sb0011111110111011;\n  assign DirectLookupTable_1[958] = 16'sb0011111110111011;\n  assign DirectLookupTable_1[959] = 16'sb0011111110111011;\n  assign DirectLookupTable_1[960] = 16'sb0011111110111011;\n  assign DirectLookupTable_1[961] = 16'sb0011111110111011;\n  assign DirectLookupTable_1[962] = 16'sb0011111110111010;\n  assign DirectLookupTable_1[963] = 16'sb0011111110111010;\n  assign DirectLookupTable_1[964] = 16'sb0011111110111010;\n  assign DirectLookupTable_1[965] = 16'sb0011111110111010;\n  assign DirectLookupTable_1[966] = 16'sb0011111110111010;\n  assign DirectLookupTable_1[967] = 16'sb0011111110111010;\n  assign DirectLookupTable_1[968] = 16'sb0011111110111001;\n  assign DirectLookupTable_1[969] = 16'sb0011111110111001;\n  assign DirectLookupTable_1[970] = 16'sb0011111110111001;\n  assign DirectLookupTable_1[971] = 16'sb0011111110111001;\n  assign DirectLookupTable_1[972] = 16'sb0011111110111001;\n  assign DirectLookupTable_1[973] = 16'sb0011111110111001;\n  assign DirectLookupTable_1[974] = 16'sb0011111110111001;\n  assign DirectLookupTable_1[975] = 16'sb0011111110111000;\n  assign DirectLookupTable_1[976] = 16'sb0011111110111000;\n  assign DirectLookupTable_1[977] = 16'sb0011111110111000;\n  assign DirectLookupTable_1[978] = 16'sb0011111110111000;\n  assign DirectLookupTable_1[979] = 16'sb0011111110111000;\n  assign DirectLookupTable_1[980] = 16'sb0011111110111000;\n  assign DirectLookupTable_1[981] = 16'sb0011111110111000;\n  assign DirectLookupTable_1[982] = 16'sb0011111110110111;\n  assign DirectLookupTable_1[983] = 16'sb0011111110110111;\n  assign DirectLookupTable_1[984] = 16'sb0011111110110111;\n  assign DirectLookupTable_1[985] = 16'sb0011111110110111;\n  assign DirectLookupTable_1[986] = 16'sb0011111110110111;\n  assign DirectLookupTable_1[987] = 16'sb0011111110110111;\n  assign DirectLookupTable_1[988] = 16'sb0011111110110111;\n  assign DirectLookupTable_1[989] = 16'sb0011111110110110;\n  assign DirectLookupTable_1[990] = 16'sb0011111110110110;\n  assign DirectLookupTable_1[991] = 16'sb0011111110110110;\n  assign DirectLookupTable_1[992] = 16'sb0011111110110110;\n  assign DirectLookupTable_1[993] = 16'sb0011111110110110;\n  assign DirectLookupTable_1[994] = 16'sb0011111110110110;\n  assign DirectLookupTable_1[995] = 16'sb0011111110110110;\n  assign DirectLookupTable_1[996] = 16'sb0011111110110101;\n  assign DirectLookupTable_1[997] = 16'sb0011111110110101;\n  assign DirectLookupTable_1[998] = 16'sb0011111110110101;\n  assign DirectLookupTable_1[999] = 16'sb0011111110110101;\n  assign DirectLookupTable_1[1000] = 16'sb0011111110110101;\n  assign DirectLookupTable_1[1001] = 16'sb0011111110110101;\n  assign DirectLookupTable_1[1002] = 16'sb0011111110110100;\n  assign DirectLookupTable_1[1003] = 16'sb0011111110110100;\n  assign DirectLookupTable_1[1004] = 16'sb0011111110110100;\n  assign DirectLookupTable_1[1005] = 16'sb0011111110110100;\n  assign DirectLookupTable_1[1006] = 16'sb0011111110110100;\n  assign DirectLookupTable_1[1007] = 16'sb0011111110110100;\n  assign DirectLookupTable_1[1008] = 16'sb0011111110110100;\n  assign DirectLookupTable_1[1009] = 16'sb0011111110110011;\n  assign DirectLookupTable_1[1010] = 16'sb0011111110110011;\n  assign DirectLookupTable_1[1011] = 16'sb0011111110110011;\n  assign DirectLookupTable_1[1012] = 16'sb0011111110110011;\n  assign DirectLookupTable_1[1013] = 16'sb0011111110110011;\n  assign DirectLookupTable_1[1014] = 16'sb0011111110110011;\n  assign DirectLookupTable_1[1015] = 16'sb0011111110110010;\n  assign DirectLookupTable_1[1016] = 16'sb0011111110110010;\n  assign DirectLookupTable_1[1017] = 16'sb0011111110110010;\n  assign DirectLookupTable_1[1018] = 16'sb0011111110110010;\n  assign DirectLookupTable_1[1019] = 16'sb0011111110110010;\n  assign DirectLookupTable_1[1020] = 16'sb0011111110110010;\n  assign DirectLookupTable_1[1021] = 16'sb0011111110110010;\n  assign DirectLookupTable_1[1022] = 16'sb0011111110110001;\n  assign DirectLookupTable_1[1023] = 16'sb0011111110110001;\n  assign DirectLookupTable_1[1024] = 16'sb0011111110110001;\n  assign DirectLookupTable_1[1025] = 16'sb0011111110110001;\n  assign DirectLookupTable_1[1026] = 16'sb0011111110110001;\n  assign DirectLookupTable_1[1027] = 16'sb0011111110110001;\n  assign DirectLookupTable_1[1028] = 16'sb0011111110110000;\n  assign DirectLookupTable_1[1029] = 16'sb0011111110110000;\n  assign DirectLookupTable_1[1030] = 16'sb0011111110110000;\n  assign DirectLookupTable_1[1031] = 16'sb0011111110110000;\n  assign DirectLookupTable_1[1032] = 16'sb0011111110110000;\n  assign DirectLookupTable_1[1033] = 16'sb0011111110110000;\n  assign DirectLookupTable_1[1034] = 16'sb0011111110110000;\n  assign DirectLookupTable_1[1035] = 16'sb0011111110101111;\n  assign DirectLookupTable_1[1036] = 16'sb0011111110101111;\n  assign DirectLookupTable_1[1037] = 16'sb0011111110101111;\n  assign DirectLookupTable_1[1038] = 16'sb0011111110101111;\n  assign DirectLookupTable_1[1039] = 16'sb0011111110101111;\n  assign DirectLookupTable_1[1040] = 16'sb0011111110101111;\n  assign DirectLookupTable_1[1041] = 16'sb0011111110101110;\n  assign DirectLookupTable_1[1042] = 16'sb0011111110101110;\n  assign DirectLookupTable_1[1043] = 16'sb0011111110101110;\n  assign DirectLookupTable_1[1044] = 16'sb0011111110101110;\n  assign DirectLookupTable_1[1045] = 16'sb0011111110101110;\n  assign DirectLookupTable_1[1046] = 16'sb0011111110101110;\n  assign DirectLookupTable_1[1047] = 16'sb0011111110101110;\n  assign DirectLookupTable_1[1048] = 16'sb0011111110101101;\n  assign DirectLookupTable_1[1049] = 16'sb0011111110101101;\n  assign DirectLookupTable_1[1050] = 16'sb0011111110101101;\n  assign DirectLookupTable_1[1051] = 16'sb0011111110101101;\n  assign DirectLookupTable_1[1052] = 16'sb0011111110101101;\n  assign DirectLookupTable_1[1053] = 16'sb0011111110101101;\n  assign DirectLookupTable_1[1054] = 16'sb0011111110101100;\n  assign DirectLookupTable_1[1055] = 16'sb0011111110101100;\n  assign DirectLookupTable_1[1056] = 16'sb0011111110101100;\n  assign DirectLookupTable_1[1057] = 16'sb0011111110101100;\n  assign DirectLookupTable_1[1058] = 16'sb0011111110101100;\n  assign DirectLookupTable_1[1059] = 16'sb0011111110101100;\n  assign DirectLookupTable_1[1060] = 16'sb0011111110101011;\n  assign DirectLookupTable_1[1061] = 16'sb0011111110101011;\n  assign DirectLookupTable_1[1062] = 16'sb0011111110101011;\n  assign DirectLookupTable_1[1063] = 16'sb0011111110101011;\n  assign DirectLookupTable_1[1064] = 16'sb0011111110101011;\n  assign DirectLookupTable_1[1065] = 16'sb0011111110101011;\n  assign DirectLookupTable_1[1066] = 16'sb0011111110101011;\n  assign DirectLookupTable_1[1067] = 16'sb0011111110101010;\n  assign DirectLookupTable_1[1068] = 16'sb0011111110101010;\n  assign DirectLookupTable_1[1069] = 16'sb0011111110101010;\n  assign DirectLookupTable_1[1070] = 16'sb0011111110101010;\n  assign DirectLookupTable_1[1071] = 16'sb0011111110101010;\n  assign DirectLookupTable_1[1072] = 16'sb0011111110101010;\n  assign DirectLookupTable_1[1073] = 16'sb0011111110101001;\n  assign DirectLookupTable_1[1074] = 16'sb0011111110101001;\n  assign DirectLookupTable_1[1075] = 16'sb0011111110101001;\n  assign DirectLookupTable_1[1076] = 16'sb0011111110101001;\n  assign DirectLookupTable_1[1077] = 16'sb0011111110101001;\n  assign DirectLookupTable_1[1078] = 16'sb0011111110101001;\n  assign DirectLookupTable_1[1079] = 16'sb0011111110101000;\n  assign DirectLookupTable_1[1080] = 16'sb0011111110101000;\n  assign DirectLookupTable_1[1081] = 16'sb0011111110101000;\n  assign DirectLookupTable_1[1082] = 16'sb0011111110101000;\n  assign DirectLookupTable_1[1083] = 16'sb0011111110101000;\n  assign DirectLookupTable_1[1084] = 16'sb0011111110101000;\n  assign DirectLookupTable_1[1085] = 16'sb0011111110100111;\n  assign DirectLookupTable_1[1086] = 16'sb0011111110100111;\n  assign DirectLookupTable_1[1087] = 16'sb0011111110100111;\n  assign DirectLookupTable_1[1088] = 16'sb0011111110100111;\n  assign DirectLookupTable_1[1089] = 16'sb0011111110100111;\n  assign DirectLookupTable_1[1090] = 16'sb0011111110100111;\n  assign DirectLookupTable_1[1091] = 16'sb0011111110100110;\n  assign DirectLookupTable_1[1092] = 16'sb0011111110100110;\n  assign DirectLookupTable_1[1093] = 16'sb0011111110100110;\n  assign DirectLookupTable_1[1094] = 16'sb0011111110100110;\n  assign DirectLookupTable_1[1095] = 16'sb0011111110100110;\n  assign DirectLookupTable_1[1096] = 16'sb0011111110100110;\n  assign DirectLookupTable_1[1097] = 16'sb0011111110100101;\n  assign DirectLookupTable_1[1098] = 16'sb0011111110100101;\n  assign DirectLookupTable_1[1099] = 16'sb0011111110100101;\n  assign DirectLookupTable_1[1100] = 16'sb0011111110100101;\n  assign DirectLookupTable_1[1101] = 16'sb0011111110100101;\n  assign DirectLookupTable_1[1102] = 16'sb0011111110100101;\n  assign DirectLookupTable_1[1103] = 16'sb0011111110100100;\n  assign DirectLookupTable_1[1104] = 16'sb0011111110100100;\n  assign DirectLookupTable_1[1105] = 16'sb0011111110100100;\n  assign DirectLookupTable_1[1106] = 16'sb0011111110100100;\n  assign DirectLookupTable_1[1107] = 16'sb0011111110100100;\n  assign DirectLookupTable_1[1108] = 16'sb0011111110100100;\n  assign DirectLookupTable_1[1109] = 16'sb0011111110100011;\n  assign DirectLookupTable_1[1110] = 16'sb0011111110100011;\n  assign DirectLookupTable_1[1111] = 16'sb0011111110100011;\n  assign DirectLookupTable_1[1112] = 16'sb0011111110100011;\n  assign DirectLookupTable_1[1113] = 16'sb0011111110100011;\n  assign DirectLookupTable_1[1114] = 16'sb0011111110100011;\n  assign DirectLookupTable_1[1115] = 16'sb0011111110100010;\n  assign DirectLookupTable_1[1116] = 16'sb0011111110100010;\n  assign DirectLookupTable_1[1117] = 16'sb0011111110100010;\n  assign DirectLookupTable_1[1118] = 16'sb0011111110100010;\n  assign DirectLookupTable_1[1119] = 16'sb0011111110100010;\n  assign DirectLookupTable_1[1120] = 16'sb0011111110100010;\n  assign DirectLookupTable_1[1121] = 16'sb0011111110100001;\n  assign DirectLookupTable_1[1122] = 16'sb0011111110100001;\n  assign DirectLookupTable_1[1123] = 16'sb0011111110100001;\n  assign DirectLookupTable_1[1124] = 16'sb0011111110100001;\n  assign DirectLookupTable_1[1125] = 16'sb0011111110100001;\n  assign DirectLookupTable_1[1126] = 16'sb0011111110100001;\n  assign DirectLookupTable_1[1127] = 16'sb0011111110100000;\n  assign DirectLookupTable_1[1128] = 16'sb0011111110100000;\n  assign DirectLookupTable_1[1129] = 16'sb0011111110100000;\n  assign DirectLookupTable_1[1130] = 16'sb0011111110100000;\n  assign DirectLookupTable_1[1131] = 16'sb0011111110100000;\n  assign DirectLookupTable_1[1132] = 16'sb0011111110100000;\n  assign DirectLookupTable_1[1133] = 16'sb0011111110011111;\n  assign DirectLookupTable_1[1134] = 16'sb0011111110011111;\n  assign DirectLookupTable_1[1135] = 16'sb0011111110011111;\n  assign DirectLookupTable_1[1136] = 16'sb0011111110011111;\n  assign DirectLookupTable_1[1137] = 16'sb0011111110011111;\n  assign DirectLookupTable_1[1138] = 16'sb0011111110011111;\n  assign DirectLookupTable_1[1139] = 16'sb0011111110011110;\n  assign DirectLookupTable_1[1140] = 16'sb0011111110011110;\n  assign DirectLookupTable_1[1141] = 16'sb0011111110011110;\n  assign DirectLookupTable_1[1142] = 16'sb0011111110011110;\n  assign DirectLookupTable_1[1143] = 16'sb0011111110011110;\n  assign DirectLookupTable_1[1144] = 16'sb0011111110011110;\n  assign DirectLookupTable_1[1145] = 16'sb0011111110011101;\n  assign DirectLookupTable_1[1146] = 16'sb0011111110011101;\n  assign DirectLookupTable_1[1147] = 16'sb0011111110011101;\n  assign DirectLookupTable_1[1148] = 16'sb0011111110011101;\n  assign DirectLookupTable_1[1149] = 16'sb0011111110011101;\n  assign DirectLookupTable_1[1150] = 16'sb0011111110011101;\n  assign DirectLookupTable_1[1151] = 16'sb0011111110011100;\n  assign DirectLookupTable_1[1152] = 16'sb0011111110011100;\n  assign DirectLookupTable_1[1153] = 16'sb0011111110011100;\n  assign DirectLookupTable_1[1154] = 16'sb0011111110011100;\n  assign DirectLookupTable_1[1155] = 16'sb0011111110011100;\n  assign DirectLookupTable_1[1156] = 16'sb0011111110011011;\n  assign DirectLookupTable_1[1157] = 16'sb0011111110011011;\n  assign DirectLookupTable_1[1158] = 16'sb0011111110011011;\n  assign DirectLookupTable_1[1159] = 16'sb0011111110011011;\n  assign DirectLookupTable_1[1160] = 16'sb0011111110011011;\n  assign DirectLookupTable_1[1161] = 16'sb0011111110011011;\n  assign DirectLookupTable_1[1162] = 16'sb0011111110011010;\n  assign DirectLookupTable_1[1163] = 16'sb0011111110011010;\n  assign DirectLookupTable_1[1164] = 16'sb0011111110011010;\n  assign DirectLookupTable_1[1165] = 16'sb0011111110011010;\n  assign DirectLookupTable_1[1166] = 16'sb0011111110011010;\n  assign DirectLookupTable_1[1167] = 16'sb0011111110011010;\n  assign DirectLookupTable_1[1168] = 16'sb0011111110011001;\n  assign DirectLookupTable_1[1169] = 16'sb0011111110011001;\n  assign DirectLookupTable_1[1170] = 16'sb0011111110011001;\n  assign DirectLookupTable_1[1171] = 16'sb0011111110011001;\n  assign DirectLookupTable_1[1172] = 16'sb0011111110011001;\n  assign DirectLookupTable_1[1173] = 16'sb0011111110011001;\n  assign DirectLookupTable_1[1174] = 16'sb0011111110011000;\n  assign DirectLookupTable_1[1175] = 16'sb0011111110011000;\n  assign DirectLookupTable_1[1176] = 16'sb0011111110011000;\n  assign DirectLookupTable_1[1177] = 16'sb0011111110011000;\n  assign DirectLookupTable_1[1178] = 16'sb0011111110011000;\n  assign DirectLookupTable_1[1179] = 16'sb0011111110010111;\n  assign DirectLookupTable_1[1180] = 16'sb0011111110010111;\n  assign DirectLookupTable_1[1181] = 16'sb0011111110010111;\n  assign DirectLookupTable_1[1182] = 16'sb0011111110010111;\n  assign DirectLookupTable_1[1183] = 16'sb0011111110010111;\n  assign DirectLookupTable_1[1184] = 16'sb0011111110010111;\n  assign DirectLookupTable_1[1185] = 16'sb0011111110010110;\n  assign DirectLookupTable_1[1186] = 16'sb0011111110010110;\n  assign DirectLookupTable_1[1187] = 16'sb0011111110010110;\n  assign DirectLookupTable_1[1188] = 16'sb0011111110010110;\n  assign DirectLookupTable_1[1189] = 16'sb0011111110010110;\n  assign DirectLookupTable_1[1190] = 16'sb0011111110010101;\n  assign DirectLookupTable_1[1191] = 16'sb0011111110010101;\n  assign DirectLookupTable_1[1192] = 16'sb0011111110010101;\n  assign DirectLookupTable_1[1193] = 16'sb0011111110010101;\n  assign DirectLookupTable_1[1194] = 16'sb0011111110010101;\n  assign DirectLookupTable_1[1195] = 16'sb0011111110010101;\n  assign DirectLookupTable_1[1196] = 16'sb0011111110010100;\n  assign DirectLookupTable_1[1197] = 16'sb0011111110010100;\n  assign DirectLookupTable_1[1198] = 16'sb0011111110010100;\n  assign DirectLookupTable_1[1199] = 16'sb0011111110010100;\n  assign DirectLookupTable_1[1200] = 16'sb0011111110010100;\n  assign DirectLookupTable_1[1201] = 16'sb0011111110010100;\n  assign DirectLookupTable_1[1202] = 16'sb0011111110010011;\n  assign DirectLookupTable_1[1203] = 16'sb0011111110010011;\n  assign DirectLookupTable_1[1204] = 16'sb0011111110010011;\n  assign DirectLookupTable_1[1205] = 16'sb0011111110010011;\n  assign DirectLookupTable_1[1206] = 16'sb0011111110010011;\n  assign DirectLookupTable_1[1207] = 16'sb0011111110010010;\n  assign DirectLookupTable_1[1208] = 16'sb0011111110010010;\n  assign DirectLookupTable_1[1209] = 16'sb0011111110010010;\n  assign DirectLookupTable_1[1210] = 16'sb0011111110010010;\n  assign DirectLookupTable_1[1211] = 16'sb0011111110010010;\n  assign DirectLookupTable_1[1212] = 16'sb0011111110010010;\n  assign DirectLookupTable_1[1213] = 16'sb0011111110010001;\n  assign DirectLookupTable_1[1214] = 16'sb0011111110010001;\n  assign DirectLookupTable_1[1215] = 16'sb0011111110010001;\n  assign DirectLookupTable_1[1216] = 16'sb0011111110010001;\n  assign DirectLookupTable_1[1217] = 16'sb0011111110010001;\n  assign DirectLookupTable_1[1218] = 16'sb0011111110010000;\n  assign DirectLookupTable_1[1219] = 16'sb0011111110010000;\n  assign DirectLookupTable_1[1220] = 16'sb0011111110010000;\n  assign DirectLookupTable_1[1221] = 16'sb0011111110010000;\n  assign DirectLookupTable_1[1222] = 16'sb0011111110010000;\n  assign DirectLookupTable_1[1223] = 16'sb0011111110010000;\n  assign DirectLookupTable_1[1224] = 16'sb0011111110001111;\n  assign DirectLookupTable_1[1225] = 16'sb0011111110001111;\n  assign DirectLookupTable_1[1226] = 16'sb0011111110001111;\n  assign DirectLookupTable_1[1227] = 16'sb0011111110001111;\n  assign DirectLookupTable_1[1228] = 16'sb0011111110001111;\n  assign DirectLookupTable_1[1229] = 16'sb0011111110001110;\n  assign DirectLookupTable_1[1230] = 16'sb0011111110001110;\n  assign DirectLookupTable_1[1231] = 16'sb0011111110001110;\n  assign DirectLookupTable_1[1232] = 16'sb0011111110001110;\n  assign DirectLookupTable_1[1233] = 16'sb0011111110001110;\n  assign DirectLookupTable_1[1234] = 16'sb0011111110001101;\n  assign DirectLookupTable_1[1235] = 16'sb0011111110001101;\n  assign DirectLookupTable_1[1236] = 16'sb0011111110001101;\n  assign DirectLookupTable_1[1237] = 16'sb0011111110001101;\n  assign DirectLookupTable_1[1238] = 16'sb0011111110001101;\n  assign DirectLookupTable_1[1239] = 16'sb0011111110001101;\n  assign DirectLookupTable_1[1240] = 16'sb0011111110001100;\n  assign DirectLookupTable_1[1241] = 16'sb0011111110001100;\n  assign DirectLookupTable_1[1242] = 16'sb0011111110001100;\n  assign DirectLookupTable_1[1243] = 16'sb0011111110001100;\n  assign DirectLookupTable_1[1244] = 16'sb0011111110001100;\n  assign DirectLookupTable_1[1245] = 16'sb0011111110001011;\n  assign DirectLookupTable_1[1246] = 16'sb0011111110001011;\n  assign DirectLookupTable_1[1247] = 16'sb0011111110001011;\n  assign DirectLookupTable_1[1248] = 16'sb0011111110001011;\n  assign DirectLookupTable_1[1249] = 16'sb0011111110001011;\n  assign DirectLookupTable_1[1250] = 16'sb0011111110001010;\n  assign DirectLookupTable_1[1251] = 16'sb0011111110001010;\n  assign DirectLookupTable_1[1252] = 16'sb0011111110001010;\n  assign DirectLookupTable_1[1253] = 16'sb0011111110001010;\n  assign DirectLookupTable_1[1254] = 16'sb0011111110001010;\n  assign DirectLookupTable_1[1255] = 16'sb0011111110001010;\n  assign DirectLookupTable_1[1256] = 16'sb0011111110001001;\n  assign DirectLookupTable_1[1257] = 16'sb0011111110001001;\n  assign DirectLookupTable_1[1258] = 16'sb0011111110001001;\n  assign DirectLookupTable_1[1259] = 16'sb0011111110001001;\n  assign DirectLookupTable_1[1260] = 16'sb0011111110001001;\n  assign DirectLookupTable_1[1261] = 16'sb0011111110001000;\n  assign DirectLookupTable_1[1262] = 16'sb0011111110001000;\n  assign DirectLookupTable_1[1263] = 16'sb0011111110001000;\n  assign DirectLookupTable_1[1264] = 16'sb0011111110001000;\n  assign DirectLookupTable_1[1265] = 16'sb0011111110001000;\n  assign DirectLookupTable_1[1266] = 16'sb0011111110000111;\n  assign DirectLookupTable_1[1267] = 16'sb0011111110000111;\n  assign DirectLookupTable_1[1268] = 16'sb0011111110000111;\n  assign DirectLookupTable_1[1269] = 16'sb0011111110000111;\n  assign DirectLookupTable_1[1270] = 16'sb0011111110000111;\n  assign DirectLookupTable_1[1271] = 16'sb0011111110000111;\n  assign DirectLookupTable_1[1272] = 16'sb0011111110000110;\n  assign DirectLookupTable_1[1273] = 16'sb0011111110000110;\n  assign DirectLookupTable_1[1274] = 16'sb0011111110000110;\n  assign DirectLookupTable_1[1275] = 16'sb0011111110000110;\n  assign DirectLookupTable_1[1276] = 16'sb0011111110000110;\n  assign DirectLookupTable_1[1277] = 16'sb0011111110000101;\n  assign DirectLookupTable_1[1278] = 16'sb0011111110000101;\n  assign DirectLookupTable_1[1279] = 16'sb0011111110000101;\n  assign DirectLookupTable_1[1280] = 16'sb0011111110000101;\n  assign DirectLookupTable_1[1281] = 16'sb0011111110000101;\n  assign DirectLookupTable_1[1282] = 16'sb0011111110000100;\n  assign DirectLookupTable_1[1283] = 16'sb0011111110000100;\n  assign DirectLookupTable_1[1284] = 16'sb0011111110000100;\n  assign DirectLookupTable_1[1285] = 16'sb0011111110000100;\n  assign DirectLookupTable_1[1286] = 16'sb0011111110000100;\n  assign DirectLookupTable_1[1287] = 16'sb0011111110000011;\n  assign DirectLookupTable_1[1288] = 16'sb0011111110000011;\n  assign DirectLookupTable_1[1289] = 16'sb0011111110000011;\n  assign DirectLookupTable_1[1290] = 16'sb0011111110000011;\n  assign DirectLookupTable_1[1291] = 16'sb0011111110000011;\n  assign DirectLookupTable_1[1292] = 16'sb0011111110000010;\n  assign DirectLookupTable_1[1293] = 16'sb0011111110000010;\n  assign DirectLookupTable_1[1294] = 16'sb0011111110000010;\n  assign DirectLookupTable_1[1295] = 16'sb0011111110000010;\n  assign DirectLookupTable_1[1296] = 16'sb0011111110000010;\n  assign DirectLookupTable_1[1297] = 16'sb0011111110000001;\n  assign DirectLookupTable_1[1298] = 16'sb0011111110000001;\n  assign DirectLookupTable_1[1299] = 16'sb0011111110000001;\n  assign DirectLookupTable_1[1300] = 16'sb0011111110000001;\n  assign DirectLookupTable_1[1301] = 16'sb0011111110000001;\n  assign DirectLookupTable_1[1302] = 16'sb0011111110000001;\n  assign DirectLookupTable_1[1303] = 16'sb0011111110000000;\n  assign DirectLookupTable_1[1304] = 16'sb0011111110000000;\n  assign DirectLookupTable_1[1305] = 16'sb0011111110000000;\n  assign DirectLookupTable_1[1306] = 16'sb0011111110000000;\n  assign DirectLookupTable_1[1307] = 16'sb0011111110000000;\n  assign DirectLookupTable_1[1308] = 16'sb0011111101111111;\n  assign DirectLookupTable_1[1309] = 16'sb0011111101111111;\n  assign DirectLookupTable_1[1310] = 16'sb0011111101111111;\n  assign DirectLookupTable_1[1311] = 16'sb0011111101111111;\n  assign DirectLookupTable_1[1312] = 16'sb0011111101111111;\n  assign DirectLookupTable_1[1313] = 16'sb0011111101111110;\n  assign DirectLookupTable_1[1314] = 16'sb0011111101111110;\n  assign DirectLookupTable_1[1315] = 16'sb0011111101111110;\n  assign DirectLookupTable_1[1316] = 16'sb0011111101111110;\n  assign DirectLookupTable_1[1317] = 16'sb0011111101111110;\n  assign DirectLookupTable_1[1318] = 16'sb0011111101111101;\n  assign DirectLookupTable_1[1319] = 16'sb0011111101111101;\n  assign DirectLookupTable_1[1320] = 16'sb0011111101111101;\n  assign DirectLookupTable_1[1321] = 16'sb0011111101111101;\n  assign DirectLookupTable_1[1322] = 16'sb0011111101111101;\n  assign DirectLookupTable_1[1323] = 16'sb0011111101111100;\n  assign DirectLookupTable_1[1324] = 16'sb0011111101111100;\n  assign DirectLookupTable_1[1325] = 16'sb0011111101111100;\n  assign DirectLookupTable_1[1326] = 16'sb0011111101111100;\n  assign DirectLookupTable_1[1327] = 16'sb0011111101111100;\n  assign DirectLookupTable_1[1328] = 16'sb0011111101111011;\n  assign DirectLookupTable_1[1329] = 16'sb0011111101111011;\n  assign DirectLookupTable_1[1330] = 16'sb0011111101111011;\n  assign DirectLookupTable_1[1331] = 16'sb0011111101111011;\n  assign DirectLookupTable_1[1332] = 16'sb0011111101111011;\n  assign DirectLookupTable_1[1333] = 16'sb0011111101111010;\n  assign DirectLookupTable_1[1334] = 16'sb0011111101111010;\n  assign DirectLookupTable_1[1335] = 16'sb0011111101111010;\n  assign DirectLookupTable_1[1336] = 16'sb0011111101111010;\n  assign DirectLookupTable_1[1337] = 16'sb0011111101111010;\n  assign DirectLookupTable_1[1338] = 16'sb0011111101111001;\n  assign DirectLookupTable_1[1339] = 16'sb0011111101111001;\n  assign DirectLookupTable_1[1340] = 16'sb0011111101111001;\n  assign DirectLookupTable_1[1341] = 16'sb0011111101111001;\n  assign DirectLookupTable_1[1342] = 16'sb0011111101111001;\n  assign DirectLookupTable_1[1343] = 16'sb0011111101111000;\n  assign DirectLookupTable_1[1344] = 16'sb0011111101111000;\n  assign DirectLookupTable_1[1345] = 16'sb0011111101111000;\n  assign DirectLookupTable_1[1346] = 16'sb0011111101111000;\n  assign DirectLookupTable_1[1347] = 16'sb0011111101111000;\n  assign DirectLookupTable_1[1348] = 16'sb0011111101110111;\n  assign DirectLookupTable_1[1349] = 16'sb0011111101110111;\n  assign DirectLookupTable_1[1350] = 16'sb0011111101110111;\n  assign DirectLookupTable_1[1351] = 16'sb0011111101110111;\n  assign DirectLookupTable_1[1352] = 16'sb0011111101110111;\n  assign DirectLookupTable_1[1353] = 16'sb0011111101110110;\n  assign DirectLookupTable_1[1354] = 16'sb0011111101110110;\n  assign DirectLookupTable_1[1355] = 16'sb0011111101110110;\n  assign DirectLookupTable_1[1356] = 16'sb0011111101110110;\n  assign DirectLookupTable_1[1357] = 16'sb0011111101110110;\n  assign DirectLookupTable_1[1358] = 16'sb0011111101110101;\n  assign DirectLookupTable_1[1359] = 16'sb0011111101110101;\n  assign DirectLookupTable_1[1360] = 16'sb0011111101110101;\n  assign DirectLookupTable_1[1361] = 16'sb0011111101110101;\n  assign DirectLookupTable_1[1362] = 16'sb0011111101110101;\n  assign DirectLookupTable_1[1363] = 16'sb0011111101110100;\n  assign DirectLookupTable_1[1364] = 16'sb0011111101110100;\n  assign DirectLookupTable_1[1365] = 16'sb0011111101110100;\n  assign DirectLookupTable_1[1366] = 16'sb0011111101110100;\n  assign DirectLookupTable_1[1367] = 16'sb0011111101110011;\n  assign DirectLookupTable_1[1368] = 16'sb0011111101110011;\n  assign DirectLookupTable_1[1369] = 16'sb0011111101110011;\n  assign DirectLookupTable_1[1370] = 16'sb0011111101110011;\n  assign DirectLookupTable_1[1371] = 16'sb0011111101110011;\n  assign DirectLookupTable_1[1372] = 16'sb0011111101110010;\n  assign DirectLookupTable_1[1373] = 16'sb0011111101110010;\n  assign DirectLookupTable_1[1374] = 16'sb0011111101110010;\n  assign DirectLookupTable_1[1375] = 16'sb0011111101110010;\n  assign DirectLookupTable_1[1376] = 16'sb0011111101110010;\n  assign DirectLookupTable_1[1377] = 16'sb0011111101110001;\n  assign DirectLookupTable_1[1378] = 16'sb0011111101110001;\n  assign DirectLookupTable_1[1379] = 16'sb0011111101110001;\n  assign DirectLookupTable_1[1380] = 16'sb0011111101110001;\n  assign DirectLookupTable_1[1381] = 16'sb0011111101110001;\n  assign DirectLookupTable_1[1382] = 16'sb0011111101110000;\n  assign DirectLookupTable_1[1383] = 16'sb0011111101110000;\n  assign DirectLookupTable_1[1384] = 16'sb0011111101110000;\n  assign DirectLookupTable_1[1385] = 16'sb0011111101110000;\n  assign DirectLookupTable_1[1386] = 16'sb0011111101110000;\n  assign DirectLookupTable_1[1387] = 16'sb0011111101101111;\n  assign DirectLookupTable_1[1388] = 16'sb0011111101101111;\n  assign DirectLookupTable_1[1389] = 16'sb0011111101101111;\n  assign DirectLookupTable_1[1390] = 16'sb0011111101101111;\n  assign DirectLookupTable_1[1391] = 16'sb0011111101101111;\n  assign DirectLookupTable_1[1392] = 16'sb0011111101101110;\n  assign DirectLookupTable_1[1393] = 16'sb0011111101101110;\n  assign DirectLookupTable_1[1394] = 16'sb0011111101101110;\n  assign DirectLookupTable_1[1395] = 16'sb0011111101101110;\n  assign DirectLookupTable_1[1396] = 16'sb0011111101101101;\n  assign DirectLookupTable_1[1397] = 16'sb0011111101101101;\n  assign DirectLookupTable_1[1398] = 16'sb0011111101101101;\n  assign DirectLookupTable_1[1399] = 16'sb0011111101101101;\n  assign DirectLookupTable_1[1400] = 16'sb0011111101101101;\n  assign DirectLookupTable_1[1401] = 16'sb0011111101101100;\n  assign DirectLookupTable_1[1402] = 16'sb0011111101101100;\n  assign DirectLookupTable_1[1403] = 16'sb0011111101101100;\n  assign DirectLookupTable_1[1404] = 16'sb0011111101101100;\n  assign DirectLookupTable_1[1405] = 16'sb0011111101101100;\n  assign DirectLookupTable_1[1406] = 16'sb0011111101101011;\n  assign DirectLookupTable_1[1407] = 16'sb0011111101101011;\n  assign DirectLookupTable_1[1408] = 16'sb0011111101101011;\n  assign DirectLookupTable_1[1409] = 16'sb0011111101101011;\n  assign DirectLookupTable_1[1410] = 16'sb0011111101101011;\n  assign DirectLookupTable_1[1411] = 16'sb0011111101101010;\n  assign DirectLookupTable_1[1412] = 16'sb0011111101101010;\n  assign DirectLookupTable_1[1413] = 16'sb0011111101101010;\n  assign DirectLookupTable_1[1414] = 16'sb0011111101101010;\n  assign DirectLookupTable_1[1415] = 16'sb0011111101101001;\n  assign DirectLookupTable_1[1416] = 16'sb0011111101101001;\n  assign DirectLookupTable_1[1417] = 16'sb0011111101101001;\n  assign DirectLookupTable_1[1418] = 16'sb0011111101101001;\n  assign DirectLookupTable_1[1419] = 16'sb0011111101101001;\n  assign DirectLookupTable_1[1420] = 16'sb0011111101101000;\n  assign DirectLookupTable_1[1421] = 16'sb0011111101101000;\n  assign DirectLookupTable_1[1422] = 16'sb0011111101101000;\n  assign DirectLookupTable_1[1423] = 16'sb0011111101101000;\n  assign DirectLookupTable_1[1424] = 16'sb0011111101101000;\n  assign DirectLookupTable_1[1425] = 16'sb0011111101100111;\n  assign DirectLookupTable_1[1426] = 16'sb0011111101100111;\n  assign DirectLookupTable_1[1427] = 16'sb0011111101100111;\n  assign DirectLookupTable_1[1428] = 16'sb0011111101100111;\n  assign DirectLookupTable_1[1429] = 16'sb0011111101100110;\n  assign DirectLookupTable_1[1430] = 16'sb0011111101100110;\n  assign DirectLookupTable_1[1431] = 16'sb0011111101100110;\n  assign DirectLookupTable_1[1432] = 16'sb0011111101100110;\n  assign DirectLookupTable_1[1433] = 16'sb0011111101100110;\n  assign DirectLookupTable_1[1434] = 16'sb0011111101100101;\n  assign DirectLookupTable_1[1435] = 16'sb0011111101100101;\n  assign DirectLookupTable_1[1436] = 16'sb0011111101100101;\n  assign DirectLookupTable_1[1437] = 16'sb0011111101100101;\n  assign DirectLookupTable_1[1438] = 16'sb0011111101100101;\n  assign DirectLookupTable_1[1439] = 16'sb0011111101100100;\n  assign DirectLookupTable_1[1440] = 16'sb0011111101100100;\n  assign DirectLookupTable_1[1441] = 16'sb0011111101100100;\n  assign DirectLookupTable_1[1442] = 16'sb0011111101100100;\n  assign DirectLookupTable_1[1443] = 16'sb0011111101100011;\n  assign DirectLookupTable_1[1444] = 16'sb0011111101100011;\n  assign DirectLookupTable_1[1445] = 16'sb0011111101100011;\n  assign DirectLookupTable_1[1446] = 16'sb0011111101100011;\n  assign DirectLookupTable_1[1447] = 16'sb0011111101100011;\n  assign DirectLookupTable_1[1448] = 16'sb0011111101100010;\n  assign DirectLookupTable_1[1449] = 16'sb0011111101100010;\n  assign DirectLookupTable_1[1450] = 16'sb0011111101100010;\n  assign DirectLookupTable_1[1451] = 16'sb0011111101100010;\n  assign DirectLookupTable_1[1452] = 16'sb0011111101100010;\n  assign DirectLookupTable_1[1453] = 16'sb0011111101100001;\n  assign DirectLookupTable_1[1454] = 16'sb0011111101100001;\n  assign DirectLookupTable_1[1455] = 16'sb0011111101100001;\n  assign DirectLookupTable_1[1456] = 16'sb0011111101100001;\n  assign DirectLookupTable_1[1457] = 16'sb0011111101100000;\n  assign DirectLookupTable_1[1458] = 16'sb0011111101100000;\n  assign DirectLookupTable_1[1459] = 16'sb0011111101100000;\n  assign DirectLookupTable_1[1460] = 16'sb0011111101100000;\n  assign DirectLookupTable_1[1461] = 16'sb0011111101100000;\n  assign DirectLookupTable_1[1462] = 16'sb0011111101011111;\n  assign DirectLookupTable_1[1463] = 16'sb0011111101011111;\n  assign DirectLookupTable_1[1464] = 16'sb0011111101011111;\n  assign DirectLookupTable_1[1465] = 16'sb0011111101011111;\n  assign DirectLookupTable_1[1466] = 16'sb0011111101011110;\n  assign DirectLookupTable_1[1467] = 16'sb0011111101011110;\n  assign DirectLookupTable_1[1468] = 16'sb0011111101011110;\n  assign DirectLookupTable_1[1469] = 16'sb0011111101011110;\n  assign DirectLookupTable_1[1470] = 16'sb0011111101011110;\n  assign DirectLookupTable_1[1471] = 16'sb0011111101011101;\n  assign DirectLookupTable_1[1472] = 16'sb0011111101011101;\n  assign DirectLookupTable_1[1473] = 16'sb0011111101011101;\n  assign DirectLookupTable_1[1474] = 16'sb0011111101011101;\n  assign DirectLookupTable_1[1475] = 16'sb0011111101011100;\n  assign DirectLookupTable_1[1476] = 16'sb0011111101011100;\n  assign DirectLookupTable_1[1477] = 16'sb0011111101011100;\n  assign DirectLookupTable_1[1478] = 16'sb0011111101011100;\n  assign DirectLookupTable_1[1479] = 16'sb0011111101011100;\n  assign DirectLookupTable_1[1480] = 16'sb0011111101011011;\n  assign DirectLookupTable_1[1481] = 16'sb0011111101011011;\n  assign DirectLookupTable_1[1482] = 16'sb0011111101011011;\n  assign DirectLookupTable_1[1483] = 16'sb0011111101011011;\n  assign DirectLookupTable_1[1484] = 16'sb0011111101011010;\n  assign DirectLookupTable_1[1485] = 16'sb0011111101011010;\n  assign DirectLookupTable_1[1486] = 16'sb0011111101011010;\n  assign DirectLookupTable_1[1487] = 16'sb0011111101011010;\n  assign DirectLookupTable_1[1488] = 16'sb0011111101011010;\n  assign DirectLookupTable_1[1489] = 16'sb0011111101011001;\n  assign DirectLookupTable_1[1490] = 16'sb0011111101011001;\n  assign DirectLookupTable_1[1491] = 16'sb0011111101011001;\n  assign DirectLookupTable_1[1492] = 16'sb0011111101011001;\n  assign DirectLookupTable_1[1493] = 16'sb0011111101011000;\n  assign DirectLookupTable_1[1494] = 16'sb0011111101011000;\n  assign DirectLookupTable_1[1495] = 16'sb0011111101011000;\n  assign DirectLookupTable_1[1496] = 16'sb0011111101011000;\n  assign DirectLookupTable_1[1497] = 16'sb0011111101011000;\n  assign DirectLookupTable_1[1498] = 16'sb0011111101010111;\n  assign DirectLookupTable_1[1499] = 16'sb0011111101010111;\n  assign DirectLookupTable_1[1500] = 16'sb0011111101010111;\n  assign DirectLookupTable_1[1501] = 16'sb0011111101010111;\n  assign DirectLookupTable_1[1502] = 16'sb0011111101010110;\n  assign DirectLookupTable_1[1503] = 16'sb0011111101010110;\n  assign DirectLookupTable_1[1504] = 16'sb0011111101010110;\n  assign DirectLookupTable_1[1505] = 16'sb0011111101010110;\n  assign DirectLookupTable_1[1506] = 16'sb0011111101010110;\n  assign DirectLookupTable_1[1507] = 16'sb0011111101010101;\n  assign DirectLookupTable_1[1508] = 16'sb0011111101010101;\n  assign DirectLookupTable_1[1509] = 16'sb0011111101010101;\n  assign DirectLookupTable_1[1510] = 16'sb0011111101010101;\n  assign DirectLookupTable_1[1511] = 16'sb0011111101010100;\n  assign DirectLookupTable_1[1512] = 16'sb0011111101010100;\n  assign DirectLookupTable_1[1513] = 16'sb0011111101010100;\n  assign DirectLookupTable_1[1514] = 16'sb0011111101010100;\n  assign DirectLookupTable_1[1515] = 16'sb0011111101010011;\n  assign DirectLookupTable_1[1516] = 16'sb0011111101010011;\n  assign DirectLookupTable_1[1517] = 16'sb0011111101010011;\n  assign DirectLookupTable_1[1518] = 16'sb0011111101010011;\n  assign DirectLookupTable_1[1519] = 16'sb0011111101010011;\n  assign DirectLookupTable_1[1520] = 16'sb0011111101010010;\n  assign DirectLookupTable_1[1521] = 16'sb0011111101010010;\n  assign DirectLookupTable_1[1522] = 16'sb0011111101010010;\n  assign DirectLookupTable_1[1523] = 16'sb0011111101010010;\n  assign DirectLookupTable_1[1524] = 16'sb0011111101010001;\n  assign DirectLookupTable_1[1525] = 16'sb0011111101010001;\n  assign DirectLookupTable_1[1526] = 16'sb0011111101010001;\n  assign DirectLookupTable_1[1527] = 16'sb0011111101010001;\n  assign DirectLookupTable_1[1528] = 16'sb0011111101010001;\n  assign DirectLookupTable_1[1529] = 16'sb0011111101010000;\n  assign DirectLookupTable_1[1530] = 16'sb0011111101010000;\n  assign DirectLookupTable_1[1531] = 16'sb0011111101010000;\n  assign DirectLookupTable_1[1532] = 16'sb0011111101010000;\n  assign DirectLookupTable_1[1533] = 16'sb0011111101001111;\n  assign DirectLookupTable_1[1534] = 16'sb0011111101001111;\n  assign DirectLookupTable_1[1535] = 16'sb0011111101001111;\n  assign DirectLookupTable_1[1536] = 16'sb0011111101001111;\n  assign DirectLookupTable_1[1537] = 16'sb0011111101001110;\n  assign DirectLookupTable_1[1538] = 16'sb0011111101001110;\n  assign DirectLookupTable_1[1539] = 16'sb0011111101001110;\n  assign DirectLookupTable_1[1540] = 16'sb0011111101001110;\n  assign DirectLookupTable_1[1541] = 16'sb0011111101001110;\n  assign DirectLookupTable_1[1542] = 16'sb0011111101001101;\n  assign DirectLookupTable_1[1543] = 16'sb0011111101001101;\n  assign DirectLookupTable_1[1544] = 16'sb0011111101001101;\n  assign DirectLookupTable_1[1545] = 16'sb0011111101001101;\n  assign DirectLookupTable_1[1546] = 16'sb0011111101001100;\n  assign DirectLookupTable_1[1547] = 16'sb0011111101001100;\n  assign DirectLookupTable_1[1548] = 16'sb0011111101001100;\n  assign DirectLookupTable_1[1549] = 16'sb0011111101001100;\n  assign DirectLookupTable_1[1550] = 16'sb0011111101001011;\n  assign DirectLookupTable_1[1551] = 16'sb0011111101001011;\n  assign DirectLookupTable_1[1552] = 16'sb0011111101001011;\n  assign DirectLookupTable_1[1553] = 16'sb0011111101001011;\n  assign DirectLookupTable_1[1554] = 16'sb0011111101001010;\n  assign DirectLookupTable_1[1555] = 16'sb0011111101001010;\n  assign DirectLookupTable_1[1556] = 16'sb0011111101001010;\n  assign DirectLookupTable_1[1557] = 16'sb0011111101001010;\n  assign DirectLookupTable_1[1558] = 16'sb0011111101001010;\n  assign DirectLookupTable_1[1559] = 16'sb0011111101001001;\n  assign DirectLookupTable_1[1560] = 16'sb0011111101001001;\n  assign DirectLookupTable_1[1561] = 16'sb0011111101001001;\n  assign DirectLookupTable_1[1562] = 16'sb0011111101001001;\n  assign DirectLookupTable_1[1563] = 16'sb0011111101001000;\n  assign DirectLookupTable_1[1564] = 16'sb0011111101001000;\n  assign DirectLookupTable_1[1565] = 16'sb0011111101001000;\n  assign DirectLookupTable_1[1566] = 16'sb0011111101001000;\n  assign DirectLookupTable_1[1567] = 16'sb0011111101000111;\n  assign DirectLookupTable_1[1568] = 16'sb0011111101000111;\n  assign DirectLookupTable_1[1569] = 16'sb0011111101000111;\n  assign DirectLookupTable_1[1570] = 16'sb0011111101000111;\n  assign DirectLookupTable_1[1571] = 16'sb0011111101000111;\n  assign DirectLookupTable_1[1572] = 16'sb0011111101000110;\n  assign DirectLookupTable_1[1573] = 16'sb0011111101000110;\n  assign DirectLookupTable_1[1574] = 16'sb0011111101000110;\n  assign DirectLookupTable_1[1575] = 16'sb0011111101000110;\n  assign DirectLookupTable_1[1576] = 16'sb0011111101000101;\n  assign DirectLookupTable_1[1577] = 16'sb0011111101000101;\n  assign DirectLookupTable_1[1578] = 16'sb0011111101000101;\n  assign DirectLookupTable_1[1579] = 16'sb0011111101000101;\n  assign DirectLookupTable_1[1580] = 16'sb0011111101000100;\n  assign DirectLookupTable_1[1581] = 16'sb0011111101000100;\n  assign DirectLookupTable_1[1582] = 16'sb0011111101000100;\n  assign DirectLookupTable_1[1583] = 16'sb0011111101000100;\n  assign DirectLookupTable_1[1584] = 16'sb0011111101000011;\n  assign DirectLookupTable_1[1585] = 16'sb0011111101000011;\n  assign DirectLookupTable_1[1586] = 16'sb0011111101000011;\n  assign DirectLookupTable_1[1587] = 16'sb0011111101000011;\n  assign DirectLookupTable_1[1588] = 16'sb0011111101000010;\n  assign DirectLookupTable_1[1589] = 16'sb0011111101000010;\n  assign DirectLookupTable_1[1590] = 16'sb0011111101000010;\n  assign DirectLookupTable_1[1591] = 16'sb0011111101000010;\n  assign DirectLookupTable_1[1592] = 16'sb0011111101000010;\n  assign DirectLookupTable_1[1593] = 16'sb0011111101000001;\n  assign DirectLookupTable_1[1594] = 16'sb0011111101000001;\n  assign DirectLookupTable_1[1595] = 16'sb0011111101000001;\n  assign DirectLookupTable_1[1596] = 16'sb0011111101000001;\n  assign DirectLookupTable_1[1597] = 16'sb0011111101000000;\n  assign DirectLookupTable_1[1598] = 16'sb0011111101000000;\n  assign DirectLookupTable_1[1599] = 16'sb0011111101000000;\n  assign DirectLookupTable_1[1600] = 16'sb0011111101000000;\n  assign DirectLookupTable_1[1601] = 16'sb0011111100111111;\n  assign DirectLookupTable_1[1602] = 16'sb0011111100111111;\n  assign DirectLookupTable_1[1603] = 16'sb0011111100111111;\n  assign DirectLookupTable_1[1604] = 16'sb0011111100111111;\n  assign DirectLookupTable_1[1605] = 16'sb0011111100111110;\n  assign DirectLookupTable_1[1606] = 16'sb0011111100111110;\n  assign DirectLookupTable_1[1607] = 16'sb0011111100111110;\n  assign DirectLookupTable_1[1608] = 16'sb0011111100111110;\n  assign DirectLookupTable_1[1609] = 16'sb0011111100111101;\n  assign DirectLookupTable_1[1610] = 16'sb0011111100111101;\n  assign DirectLookupTable_1[1611] = 16'sb0011111100111101;\n  assign DirectLookupTable_1[1612] = 16'sb0011111100111101;\n  assign DirectLookupTable_1[1613] = 16'sb0011111100111100;\n  assign DirectLookupTable_1[1614] = 16'sb0011111100111100;\n  assign DirectLookupTable_1[1615] = 16'sb0011111100111100;\n  assign DirectLookupTable_1[1616] = 16'sb0011111100111100;\n  assign DirectLookupTable_1[1617] = 16'sb0011111100111100;\n  assign DirectLookupTable_1[1618] = 16'sb0011111100111011;\n  assign DirectLookupTable_1[1619] = 16'sb0011111100111011;\n  assign DirectLookupTable_1[1620] = 16'sb0011111100111011;\n  assign DirectLookupTable_1[1621] = 16'sb0011111100111011;\n  assign DirectLookupTable_1[1622] = 16'sb0011111100111010;\n  assign DirectLookupTable_1[1623] = 16'sb0011111100111010;\n  assign DirectLookupTable_1[1624] = 16'sb0011111100111010;\n  assign DirectLookupTable_1[1625] = 16'sb0011111100111010;\n  assign DirectLookupTable_1[1626] = 16'sb0011111100111001;\n  assign DirectLookupTable_1[1627] = 16'sb0011111100111001;\n  assign DirectLookupTable_1[1628] = 16'sb0011111100111001;\n  assign DirectLookupTable_1[1629] = 16'sb0011111100111001;\n  assign DirectLookupTable_1[1630] = 16'sb0011111100111000;\n  assign DirectLookupTable_1[1631] = 16'sb0011111100111000;\n  assign DirectLookupTable_1[1632] = 16'sb0011111100111000;\n  assign DirectLookupTable_1[1633] = 16'sb0011111100111000;\n  assign DirectLookupTable_1[1634] = 16'sb0011111100110111;\n  assign DirectLookupTable_1[1635] = 16'sb0011111100110111;\n  assign DirectLookupTable_1[1636] = 16'sb0011111100110111;\n  assign DirectLookupTable_1[1637] = 16'sb0011111100110111;\n  assign DirectLookupTable_1[1638] = 16'sb0011111100110110;\n  assign DirectLookupTable_1[1639] = 16'sb0011111100110110;\n  assign DirectLookupTable_1[1640] = 16'sb0011111100110110;\n  assign DirectLookupTable_1[1641] = 16'sb0011111100110110;\n  assign DirectLookupTable_1[1642] = 16'sb0011111100110101;\n  assign DirectLookupTable_1[1643] = 16'sb0011111100110101;\n  assign DirectLookupTable_1[1644] = 16'sb0011111100110101;\n  assign DirectLookupTable_1[1645] = 16'sb0011111100110101;\n  assign DirectLookupTable_1[1646] = 16'sb0011111100110100;\n  assign DirectLookupTable_1[1647] = 16'sb0011111100110100;\n  assign DirectLookupTable_1[1648] = 16'sb0011111100110100;\n  assign DirectLookupTable_1[1649] = 16'sb0011111100110100;\n  assign DirectLookupTable_1[1650] = 16'sb0011111100110011;\n  assign DirectLookupTable_1[1651] = 16'sb0011111100110011;\n  assign DirectLookupTable_1[1652] = 16'sb0011111100110011;\n  assign DirectLookupTable_1[1653] = 16'sb0011111100110011;\n  assign DirectLookupTable_1[1654] = 16'sb0011111100110010;\n  assign DirectLookupTable_1[1655] = 16'sb0011111100110010;\n  assign DirectLookupTable_1[1656] = 16'sb0011111100110010;\n  assign DirectLookupTable_1[1657] = 16'sb0011111100110010;\n  assign DirectLookupTable_1[1658] = 16'sb0011111100110001;\n  assign DirectLookupTable_1[1659] = 16'sb0011111100110001;\n  assign DirectLookupTable_1[1660] = 16'sb0011111100110001;\n  assign DirectLookupTable_1[1661] = 16'sb0011111100110001;\n  assign DirectLookupTable_1[1662] = 16'sb0011111100110000;\n  assign DirectLookupTable_1[1663] = 16'sb0011111100110000;\n  assign DirectLookupTable_1[1664] = 16'sb0011111100110000;\n  assign DirectLookupTable_1[1665] = 16'sb0011111100110000;\n  assign DirectLookupTable_1[1666] = 16'sb0011111100101111;\n  assign DirectLookupTable_1[1667] = 16'sb0011111100101111;\n  assign DirectLookupTable_1[1668] = 16'sb0011111100101111;\n  assign DirectLookupTable_1[1669] = 16'sb0011111100101111;\n  assign DirectLookupTable_1[1670] = 16'sb0011111100101110;\n  assign DirectLookupTable_1[1671] = 16'sb0011111100101110;\n  assign DirectLookupTable_1[1672] = 16'sb0011111100101110;\n  assign DirectLookupTable_1[1673] = 16'sb0011111100101110;\n  assign DirectLookupTable_1[1674] = 16'sb0011111100101101;\n  assign DirectLookupTable_1[1675] = 16'sb0011111100101101;\n  assign DirectLookupTable_1[1676] = 16'sb0011111100101101;\n  assign DirectLookupTable_1[1677] = 16'sb0011111100101101;\n  assign DirectLookupTable_1[1678] = 16'sb0011111100101100;\n  assign DirectLookupTable_1[1679] = 16'sb0011111100101100;\n  assign DirectLookupTable_1[1680] = 16'sb0011111100101100;\n  assign DirectLookupTable_1[1681] = 16'sb0011111100101100;\n  assign DirectLookupTable_1[1682] = 16'sb0011111100101011;\n  assign DirectLookupTable_1[1683] = 16'sb0011111100101011;\n  assign DirectLookupTable_1[1684] = 16'sb0011111100101011;\n  assign DirectLookupTable_1[1685] = 16'sb0011111100101011;\n  assign DirectLookupTable_1[1686] = 16'sb0011111100101010;\n  assign DirectLookupTable_1[1687] = 16'sb0011111100101010;\n  assign DirectLookupTable_1[1688] = 16'sb0011111100101010;\n  assign DirectLookupTable_1[1689] = 16'sb0011111100101010;\n  assign DirectLookupTable_1[1690] = 16'sb0011111100101001;\n  assign DirectLookupTable_1[1691] = 16'sb0011111100101001;\n  assign DirectLookupTable_1[1692] = 16'sb0011111100101001;\n  assign DirectLookupTable_1[1693] = 16'sb0011111100101001;\n  assign DirectLookupTable_1[1694] = 16'sb0011111100101000;\n  assign DirectLookupTable_1[1695] = 16'sb0011111100101000;\n  assign DirectLookupTable_1[1696] = 16'sb0011111100101000;\n  assign DirectLookupTable_1[1697] = 16'sb0011111100101000;\n  assign DirectLookupTable_1[1698] = 16'sb0011111100100111;\n  assign DirectLookupTable_1[1699] = 16'sb0011111100100111;\n  assign DirectLookupTable_1[1700] = 16'sb0011111100100111;\n  assign DirectLookupTable_1[1701] = 16'sb0011111100100111;\n  assign DirectLookupTable_1[1702] = 16'sb0011111100100110;\n  assign DirectLookupTable_1[1703] = 16'sb0011111100100110;\n  assign DirectLookupTable_1[1704] = 16'sb0011111100100110;\n  assign DirectLookupTable_1[1705] = 16'sb0011111100100110;\n  assign DirectLookupTable_1[1706] = 16'sb0011111100100101;\n  assign DirectLookupTable_1[1707] = 16'sb0011111100100101;\n  assign DirectLookupTable_1[1708] = 16'sb0011111100100101;\n  assign DirectLookupTable_1[1709] = 16'sb0011111100100101;\n  assign DirectLookupTable_1[1710] = 16'sb0011111100100100;\n  assign DirectLookupTable_1[1711] = 16'sb0011111100100100;\n  assign DirectLookupTable_1[1712] = 16'sb0011111100100100;\n  assign DirectLookupTable_1[1713] = 16'sb0011111100100100;\n  assign DirectLookupTable_1[1714] = 16'sb0011111100100011;\n  assign DirectLookupTable_1[1715] = 16'sb0011111100100011;\n  assign DirectLookupTable_1[1716] = 16'sb0011111100100011;\n  assign DirectLookupTable_1[1717] = 16'sb0011111100100011;\n  assign DirectLookupTable_1[1718] = 16'sb0011111100100010;\n  assign DirectLookupTable_1[1719] = 16'sb0011111100100010;\n  assign DirectLookupTable_1[1720] = 16'sb0011111100100010;\n  assign DirectLookupTable_1[1721] = 16'sb0011111100100001;\n  assign DirectLookupTable_1[1722] = 16'sb0011111100100001;\n  assign DirectLookupTable_1[1723] = 16'sb0011111100100001;\n  assign DirectLookupTable_1[1724] = 16'sb0011111100100001;\n  assign DirectLookupTable_1[1725] = 16'sb0011111100100000;\n  assign DirectLookupTable_1[1726] = 16'sb0011111100100000;\n  assign DirectLookupTable_1[1727] = 16'sb0011111100100000;\n  assign DirectLookupTable_1[1728] = 16'sb0011111100100000;\n  assign DirectLookupTable_1[1729] = 16'sb0011111100011111;\n  assign DirectLookupTable_1[1730] = 16'sb0011111100011111;\n  assign DirectLookupTable_1[1731] = 16'sb0011111100011111;\n  assign DirectLookupTable_1[1732] = 16'sb0011111100011111;\n  assign DirectLookupTable_1[1733] = 16'sb0011111100011110;\n  assign DirectLookupTable_1[1734] = 16'sb0011111100011110;\n  assign DirectLookupTable_1[1735] = 16'sb0011111100011110;\n  assign DirectLookupTable_1[1736] = 16'sb0011111100011110;\n  assign DirectLookupTable_1[1737] = 16'sb0011111100011101;\n  assign DirectLookupTable_1[1738] = 16'sb0011111100011101;\n  assign DirectLookupTable_1[1739] = 16'sb0011111100011101;\n  assign DirectLookupTable_1[1740] = 16'sb0011111100011101;\n  assign DirectLookupTable_1[1741] = 16'sb0011111100011100;\n  assign DirectLookupTable_1[1742] = 16'sb0011111100011100;\n  assign DirectLookupTable_1[1743] = 16'sb0011111100011100;\n  assign DirectLookupTable_1[1744] = 16'sb0011111100011100;\n  assign DirectLookupTable_1[1745] = 16'sb0011111100011011;\n  assign DirectLookupTable_1[1746] = 16'sb0011111100011011;\n  assign DirectLookupTable_1[1747] = 16'sb0011111100011011;\n  assign DirectLookupTable_1[1748] = 16'sb0011111100011010;\n  assign DirectLookupTable_1[1749] = 16'sb0011111100011010;\n  assign DirectLookupTable_1[1750] = 16'sb0011111100011010;\n  assign DirectLookupTable_1[1751] = 16'sb0011111100011010;\n  assign DirectLookupTable_1[1752] = 16'sb0011111100011001;\n  assign DirectLookupTable_1[1753] = 16'sb0011111100011001;\n  assign DirectLookupTable_1[1754] = 16'sb0011111100011001;\n  assign DirectLookupTable_1[1755] = 16'sb0011111100011001;\n  assign DirectLookupTable_1[1756] = 16'sb0011111100011000;\n  assign DirectLookupTable_1[1757] = 16'sb0011111100011000;\n  assign DirectLookupTable_1[1758] = 16'sb0011111100011000;\n  assign DirectLookupTable_1[1759] = 16'sb0011111100011000;\n  assign DirectLookupTable_1[1760] = 16'sb0011111100010111;\n  assign DirectLookupTable_1[1761] = 16'sb0011111100010111;\n  assign DirectLookupTable_1[1762] = 16'sb0011111100010111;\n  assign DirectLookupTable_1[1763] = 16'sb0011111100010111;\n  assign DirectLookupTable_1[1764] = 16'sb0011111100010110;\n  assign DirectLookupTable_1[1765] = 16'sb0011111100010110;\n  assign DirectLookupTable_1[1766] = 16'sb0011111100010110;\n  assign DirectLookupTable_1[1767] = 16'sb0011111100010101;\n  assign DirectLookupTable_1[1768] = 16'sb0011111100010101;\n  assign DirectLookupTable_1[1769] = 16'sb0011111100010101;\n  assign DirectLookupTable_1[1770] = 16'sb0011111100010101;\n  assign DirectLookupTable_1[1771] = 16'sb0011111100010100;\n  assign DirectLookupTable_1[1772] = 16'sb0011111100010100;\n  assign DirectLookupTable_1[1773] = 16'sb0011111100010100;\n  assign DirectLookupTable_1[1774] = 16'sb0011111100010100;\n  assign DirectLookupTable_1[1775] = 16'sb0011111100010011;\n  assign DirectLookupTable_1[1776] = 16'sb0011111100010011;\n  assign DirectLookupTable_1[1777] = 16'sb0011111100010011;\n  assign DirectLookupTable_1[1778] = 16'sb0011111100010011;\n  assign DirectLookupTable_1[1779] = 16'sb0011111100010010;\n  assign DirectLookupTable_1[1780] = 16'sb0011111100010010;\n  assign DirectLookupTable_1[1781] = 16'sb0011111100010010;\n  assign DirectLookupTable_1[1782] = 16'sb0011111100010001;\n  assign DirectLookupTable_1[1783] = 16'sb0011111100010001;\n  assign DirectLookupTable_1[1784] = 16'sb0011111100010001;\n  assign DirectLookupTable_1[1785] = 16'sb0011111100010001;\n  assign DirectLookupTable_1[1786] = 16'sb0011111100010000;\n  assign DirectLookupTable_1[1787] = 16'sb0011111100010000;\n  assign DirectLookupTable_1[1788] = 16'sb0011111100010000;\n  assign DirectLookupTable_1[1789] = 16'sb0011111100010000;\n  assign DirectLookupTable_1[1790] = 16'sb0011111100001111;\n  assign DirectLookupTable_1[1791] = 16'sb0011111100001111;\n  assign DirectLookupTable_1[1792] = 16'sb0011111100001111;\n  assign DirectLookupTable_1[1793] = 16'sb0011111100001111;\n  assign DirectLookupTable_1[1794] = 16'sb0011111100001110;\n  assign DirectLookupTable_1[1795] = 16'sb0011111100001110;\n  assign DirectLookupTable_1[1796] = 16'sb0011111100001110;\n  assign DirectLookupTable_1[1797] = 16'sb0011111100001101;\n  assign DirectLookupTable_1[1798] = 16'sb0011111100001101;\n  assign DirectLookupTable_1[1799] = 16'sb0011111100001101;\n  assign DirectLookupTable_1[1800] = 16'sb0011111100001101;\n  assign DirectLookupTable_1[1801] = 16'sb0011111100001100;\n  assign DirectLookupTable_1[1802] = 16'sb0011111100001100;\n  assign DirectLookupTable_1[1803] = 16'sb0011111100001100;\n  assign DirectLookupTable_1[1804] = 16'sb0011111100001100;\n  assign DirectLookupTable_1[1805] = 16'sb0011111100001011;\n  assign DirectLookupTable_1[1806] = 16'sb0011111100001011;\n  assign DirectLookupTable_1[1807] = 16'sb0011111100001011;\n  assign DirectLookupTable_1[1808] = 16'sb0011111100001010;\n  assign DirectLookupTable_1[1809] = 16'sb0011111100001010;\n  assign DirectLookupTable_1[1810] = 16'sb0011111100001010;\n  assign DirectLookupTable_1[1811] = 16'sb0011111100001010;\n  assign DirectLookupTable_1[1812] = 16'sb0011111100001001;\n  assign DirectLookupTable_1[1813] = 16'sb0011111100001001;\n  assign DirectLookupTable_1[1814] = 16'sb0011111100001001;\n  assign DirectLookupTable_1[1815] = 16'sb0011111100001001;\n  assign DirectLookupTable_1[1816] = 16'sb0011111100001000;\n  assign DirectLookupTable_1[1817] = 16'sb0011111100001000;\n  assign DirectLookupTable_1[1818] = 16'sb0011111100001000;\n  assign DirectLookupTable_1[1819] = 16'sb0011111100000111;\n  assign DirectLookupTable_1[1820] = 16'sb0011111100000111;\n  assign DirectLookupTable_1[1821] = 16'sb0011111100000111;\n  assign DirectLookupTable_1[1822] = 16'sb0011111100000111;\n  assign DirectLookupTable_1[1823] = 16'sb0011111100000110;\n  assign DirectLookupTable_1[1824] = 16'sb0011111100000110;\n  assign DirectLookupTable_1[1825] = 16'sb0011111100000110;\n  assign DirectLookupTable_1[1826] = 16'sb0011111100000110;\n  assign DirectLookupTable_1[1827] = 16'sb0011111100000101;\n  assign DirectLookupTable_1[1828] = 16'sb0011111100000101;\n  assign DirectLookupTable_1[1829] = 16'sb0011111100000101;\n  assign DirectLookupTable_1[1830] = 16'sb0011111100000100;\n  assign DirectLookupTable_1[1831] = 16'sb0011111100000100;\n  assign DirectLookupTable_1[1832] = 16'sb0011111100000100;\n  assign DirectLookupTable_1[1833] = 16'sb0011111100000100;\n  assign DirectLookupTable_1[1834] = 16'sb0011111100000011;\n  assign DirectLookupTable_1[1835] = 16'sb0011111100000011;\n  assign DirectLookupTable_1[1836] = 16'sb0011111100000011;\n  assign DirectLookupTable_1[1837] = 16'sb0011111100000011;\n  assign DirectLookupTable_1[1838] = 16'sb0011111100000010;\n  assign DirectLookupTable_1[1839] = 16'sb0011111100000010;\n  assign DirectLookupTable_1[1840] = 16'sb0011111100000010;\n  assign DirectLookupTable_1[1841] = 16'sb0011111100000001;\n  assign DirectLookupTable_1[1842] = 16'sb0011111100000001;\n  assign DirectLookupTable_1[1843] = 16'sb0011111100000001;\n  assign DirectLookupTable_1[1844] = 16'sb0011111100000001;\n  assign DirectLookupTable_1[1845] = 16'sb0011111100000000;\n  assign DirectLookupTable_1[1846] = 16'sb0011111100000000;\n  assign DirectLookupTable_1[1847] = 16'sb0011111100000000;\n  assign DirectLookupTable_1[1848] = 16'sb0011111100000000;\n  assign DirectLookupTable_1[1849] = 16'sb0011111011111111;\n  assign DirectLookupTable_1[1850] = 16'sb0011111011111111;\n  assign DirectLookupTable_1[1851] = 16'sb0011111011111111;\n  assign DirectLookupTable_1[1852] = 16'sb0011111011111110;\n  assign DirectLookupTable_1[1853] = 16'sb0011111011111110;\n  assign DirectLookupTable_1[1854] = 16'sb0011111011111110;\n  assign DirectLookupTable_1[1855] = 16'sb0011111011111110;\n  assign DirectLookupTable_1[1856] = 16'sb0011111011111101;\n  assign DirectLookupTable_1[1857] = 16'sb0011111011111101;\n  assign DirectLookupTable_1[1858] = 16'sb0011111011111101;\n  assign DirectLookupTable_1[1859] = 16'sb0011111011111100;\n  assign DirectLookupTable_1[1860] = 16'sb0011111011111100;\n  assign DirectLookupTable_1[1861] = 16'sb0011111011111100;\n  assign DirectLookupTable_1[1862] = 16'sb0011111011111100;\n  assign DirectLookupTable_1[1863] = 16'sb0011111011111011;\n  assign DirectLookupTable_1[1864] = 16'sb0011111011111011;\n  assign DirectLookupTable_1[1865] = 16'sb0011111011111011;\n  assign DirectLookupTable_1[1866] = 16'sb0011111011111011;\n  assign DirectLookupTable_1[1867] = 16'sb0011111011111010;\n  assign DirectLookupTable_1[1868] = 16'sb0011111011111010;\n  assign DirectLookupTable_1[1869] = 16'sb0011111011111010;\n  assign DirectLookupTable_1[1870] = 16'sb0011111011111001;\n  assign DirectLookupTable_1[1871] = 16'sb0011111011111001;\n  assign DirectLookupTable_1[1872] = 16'sb0011111011111001;\n  assign DirectLookupTable_1[1873] = 16'sb0011111011111001;\n  assign DirectLookupTable_1[1874] = 16'sb0011111011111000;\n  assign DirectLookupTable_1[1875] = 16'sb0011111011111000;\n  assign DirectLookupTable_1[1876] = 16'sb0011111011111000;\n  assign DirectLookupTable_1[1877] = 16'sb0011111011110111;\n  assign DirectLookupTable_1[1878] = 16'sb0011111011110111;\n  assign DirectLookupTable_1[1879] = 16'sb0011111011110111;\n  assign DirectLookupTable_1[1880] = 16'sb0011111011110111;\n  assign DirectLookupTable_1[1881] = 16'sb0011111011110110;\n  assign DirectLookupTable_1[1882] = 16'sb0011111011110110;\n  assign DirectLookupTable_1[1883] = 16'sb0011111011110110;\n  assign DirectLookupTable_1[1884] = 16'sb0011111011110101;\n  assign DirectLookupTable_1[1885] = 16'sb0011111011110101;\n  assign DirectLookupTable_1[1886] = 16'sb0011111011110101;\n  assign DirectLookupTable_1[1887] = 16'sb0011111011110101;\n  assign DirectLookupTable_1[1888] = 16'sb0011111011110100;\n  assign DirectLookupTable_1[1889] = 16'sb0011111011110100;\n  assign DirectLookupTable_1[1890] = 16'sb0011111011110100;\n  assign DirectLookupTable_1[1891] = 16'sb0011111011110011;\n  assign DirectLookupTable_1[1892] = 16'sb0011111011110011;\n  assign DirectLookupTable_1[1893] = 16'sb0011111011110011;\n  assign DirectLookupTable_1[1894] = 16'sb0011111011110011;\n  assign DirectLookupTable_1[1895] = 16'sb0011111011110010;\n  assign DirectLookupTable_1[1896] = 16'sb0011111011110010;\n  assign DirectLookupTable_1[1897] = 16'sb0011111011110010;\n  assign DirectLookupTable_1[1898] = 16'sb0011111011110001;\n  assign DirectLookupTable_1[1899] = 16'sb0011111011110001;\n  assign DirectLookupTable_1[1900] = 16'sb0011111011110001;\n  assign DirectLookupTable_1[1901] = 16'sb0011111011110001;\n  assign DirectLookupTable_1[1902] = 16'sb0011111011110000;\n  assign DirectLookupTable_1[1903] = 16'sb0011111011110000;\n  assign DirectLookupTable_1[1904] = 16'sb0011111011110000;\n  assign DirectLookupTable_1[1905] = 16'sb0011111011101111;\n  assign DirectLookupTable_1[1906] = 16'sb0011111011101111;\n  assign DirectLookupTable_1[1907] = 16'sb0011111011101111;\n  assign DirectLookupTable_1[1908] = 16'sb0011111011101111;\n  assign DirectLookupTable_1[1909] = 16'sb0011111011101110;\n  assign DirectLookupTable_1[1910] = 16'sb0011111011101110;\n  assign DirectLookupTable_1[1911] = 16'sb0011111011101110;\n  assign DirectLookupTable_1[1912] = 16'sb0011111011101101;\n  assign DirectLookupTable_1[1913] = 16'sb0011111011101101;\n  assign DirectLookupTable_1[1914] = 16'sb0011111011101101;\n  assign DirectLookupTable_1[1915] = 16'sb0011111011101101;\n  assign DirectLookupTable_1[1916] = 16'sb0011111011101100;\n  assign DirectLookupTable_1[1917] = 16'sb0011111011101100;\n  assign DirectLookupTable_1[1918] = 16'sb0011111011101100;\n  assign DirectLookupTable_1[1919] = 16'sb0011111011101011;\n  assign DirectLookupTable_1[1920] = 16'sb0011111011101011;\n  assign DirectLookupTable_1[1921] = 16'sb0011111011101011;\n  assign DirectLookupTable_1[1922] = 16'sb0011111011101011;\n  assign DirectLookupTable_1[1923] = 16'sb0011111011101010;\n  assign DirectLookupTable_1[1924] = 16'sb0011111011101010;\n  assign DirectLookupTable_1[1925] = 16'sb0011111011101010;\n  assign DirectLookupTable_1[1926] = 16'sb0011111011101001;\n  assign DirectLookupTable_1[1927] = 16'sb0011111011101001;\n  assign DirectLookupTable_1[1928] = 16'sb0011111011101001;\n  assign DirectLookupTable_1[1929] = 16'sb0011111011101001;\n  assign DirectLookupTable_1[1930] = 16'sb0011111011101000;\n  assign DirectLookupTable_1[1931] = 16'sb0011111011101000;\n  assign DirectLookupTable_1[1932] = 16'sb0011111011101000;\n  assign DirectLookupTable_1[1933] = 16'sb0011111011100111;\n  assign DirectLookupTable_1[1934] = 16'sb0011111011100111;\n  assign DirectLookupTable_1[1935] = 16'sb0011111011100111;\n  assign DirectLookupTable_1[1936] = 16'sb0011111011100111;\n  assign DirectLookupTable_1[1937] = 16'sb0011111011100110;\n  assign DirectLookupTable_1[1938] = 16'sb0011111011100110;\n  assign DirectLookupTable_1[1939] = 16'sb0011111011100110;\n  assign DirectLookupTable_1[1940] = 16'sb0011111011100101;\n  assign DirectLookupTable_1[1941] = 16'sb0011111011100101;\n  assign DirectLookupTable_1[1942] = 16'sb0011111011100101;\n  assign DirectLookupTable_1[1943] = 16'sb0011111011100101;\n  assign DirectLookupTable_1[1944] = 16'sb0011111011100100;\n  assign DirectLookupTable_1[1945] = 16'sb0011111011100100;\n  assign DirectLookupTable_1[1946] = 16'sb0011111011100100;\n  assign DirectLookupTable_1[1947] = 16'sb0011111011100011;\n  assign DirectLookupTable_1[1948] = 16'sb0011111011100011;\n  assign DirectLookupTable_1[1949] = 16'sb0011111011100011;\n  assign DirectLookupTable_1[1950] = 16'sb0011111011100011;\n  assign DirectLookupTable_1[1951] = 16'sb0011111011100010;\n  assign DirectLookupTable_1[1952] = 16'sb0011111011100010;\n  assign DirectLookupTable_1[1953] = 16'sb0011111011100010;\n  assign DirectLookupTable_1[1954] = 16'sb0011111011100001;\n  assign DirectLookupTable_1[1955] = 16'sb0011111011100001;\n  assign DirectLookupTable_1[1956] = 16'sb0011111011100001;\n  assign DirectLookupTable_1[1957] = 16'sb0011111011100000;\n  assign DirectLookupTable_1[1958] = 16'sb0011111011100000;\n  assign DirectLookupTable_1[1959] = 16'sb0011111011100000;\n  assign DirectLookupTable_1[1960] = 16'sb0011111011100000;\n  assign DirectLookupTable_1[1961] = 16'sb0011111011011111;\n  assign DirectLookupTable_1[1962] = 16'sb0011111011011111;\n  assign DirectLookupTable_1[1963] = 16'sb0011111011011111;\n  assign DirectLookupTable_1[1964] = 16'sb0011111011011110;\n  assign DirectLookupTable_1[1965] = 16'sb0011111011011110;\n  assign DirectLookupTable_1[1966] = 16'sb0011111011011110;\n  assign DirectLookupTable_1[1967] = 16'sb0011111011011110;\n  assign DirectLookupTable_1[1968] = 16'sb0011111011011101;\n  assign DirectLookupTable_1[1969] = 16'sb0011111011011101;\n  assign DirectLookupTable_1[1970] = 16'sb0011111011011101;\n  assign DirectLookupTable_1[1971] = 16'sb0011111011011100;\n  assign DirectLookupTable_1[1972] = 16'sb0011111011011100;\n  assign DirectLookupTable_1[1973] = 16'sb0011111011011100;\n  assign DirectLookupTable_1[1974] = 16'sb0011111011011011;\n  assign DirectLookupTable_1[1975] = 16'sb0011111011011011;\n  assign DirectLookupTable_1[1976] = 16'sb0011111011011011;\n  assign DirectLookupTable_1[1977] = 16'sb0011111011011011;\n  assign DirectLookupTable_1[1978] = 16'sb0011111011011010;\n  assign DirectLookupTable_1[1979] = 16'sb0011111011011010;\n  assign DirectLookupTable_1[1980] = 16'sb0011111011011010;\n  assign DirectLookupTable_1[1981] = 16'sb0011111011011001;\n  assign DirectLookupTable_1[1982] = 16'sb0011111011011001;\n  assign DirectLookupTable_1[1983] = 16'sb0011111011011001;\n  assign DirectLookupTable_1[1984] = 16'sb0011111011011000;\n  assign DirectLookupTable_1[1985] = 16'sb0011111011011000;\n  assign DirectLookupTable_1[1986] = 16'sb0011111011011000;\n  assign DirectLookupTable_1[1987] = 16'sb0011111011011000;\n  assign DirectLookupTable_1[1988] = 16'sb0011111011010111;\n  assign DirectLookupTable_1[1989] = 16'sb0011111011010111;\n  assign DirectLookupTable_1[1990] = 16'sb0011111011010111;\n  assign DirectLookupTable_1[1991] = 16'sb0011111011010110;\n  assign DirectLookupTable_1[1992] = 16'sb0011111011010110;\n  assign DirectLookupTable_1[1993] = 16'sb0011111011010110;\n  assign DirectLookupTable_1[1994] = 16'sb0011111011010110;\n  assign DirectLookupTable_1[1995] = 16'sb0011111011010101;\n  assign DirectLookupTable_1[1996] = 16'sb0011111011010101;\n  assign DirectLookupTable_1[1997] = 16'sb0011111011010101;\n  assign DirectLookupTable_1[1998] = 16'sb0011111011010100;\n  assign DirectLookupTable_1[1999] = 16'sb0011111011010100;\n  assign DirectLookupTable_1[2000] = 16'sb0011111011010100;\n  assign DirectLookupTable_1[2001] = 16'sb0011111011010011;\n  assign DirectLookupTable_1[2002] = 16'sb0011111011010011;\n  assign DirectLookupTable_1[2003] = 16'sb0011111011010011;\n  assign DirectLookupTable_1[2004] = 16'sb0011111011010011;\n  assign DirectLookupTable_1[2005] = 16'sb0011111011010010;\n  assign DirectLookupTable_1[2006] = 16'sb0011111011010010;\n  assign DirectLookupTable_1[2007] = 16'sb0011111011010010;\n  assign DirectLookupTable_1[2008] = 16'sb0011111011010001;\n  assign DirectLookupTable_1[2009] = 16'sb0011111011010001;\n  assign DirectLookupTable_1[2010] = 16'sb0011111011010001;\n  assign DirectLookupTable_1[2011] = 16'sb0011111011010000;\n  assign DirectLookupTable_1[2012] = 16'sb0011111011010000;\n  assign DirectLookupTable_1[2013] = 16'sb0011111011010000;\n  assign DirectLookupTable_1[2014] = 16'sb0011111011010000;\n  assign DirectLookupTable_1[2015] = 16'sb0011111011001111;\n  assign DirectLookupTable_1[2016] = 16'sb0011111011001111;\n  assign DirectLookupTable_1[2017] = 16'sb0011111011001111;\n  assign DirectLookupTable_1[2018] = 16'sb0011111011001110;\n  assign DirectLookupTable_1[2019] = 16'sb0011111011001110;\n  assign DirectLookupTable_1[2020] = 16'sb0011111011001110;\n  assign DirectLookupTable_1[2021] = 16'sb0011111011001101;\n  assign DirectLookupTable_1[2022] = 16'sb0011111011001101;\n  assign DirectLookupTable_1[2023] = 16'sb0011111011001101;\n  assign DirectLookupTable_1[2024] = 16'sb0011111011001100;\n  assign DirectLookupTable_1[2025] = 16'sb0011111011001100;\n  assign DirectLookupTable_1[2026] = 16'sb0011111011001100;\n  assign DirectLookupTable_1[2027] = 16'sb0011111011001100;\n  assign DirectLookupTable_1[2028] = 16'sb0011111011001011;\n  assign DirectLookupTable_1[2029] = 16'sb0011111011001011;\n  assign DirectLookupTable_1[2030] = 16'sb0011111011001011;\n  assign DirectLookupTable_1[2031] = 16'sb0011111011001010;\n  assign DirectLookupTable_1[2032] = 16'sb0011111011001010;\n  assign DirectLookupTable_1[2033] = 16'sb0011111011001010;\n  assign DirectLookupTable_1[2034] = 16'sb0011111011001001;\n  assign DirectLookupTable_1[2035] = 16'sb0011111011001001;\n  assign DirectLookupTable_1[2036] = 16'sb0011111011001001;\n  assign DirectLookupTable_1[2037] = 16'sb0011111011001001;\n  assign DirectLookupTable_1[2038] = 16'sb0011111011001000;\n  assign DirectLookupTable_1[2039] = 16'sb0011111011001000;\n  assign DirectLookupTable_1[2040] = 16'sb0011111011001000;\n  assign DirectLookupTable_1[2041] = 16'sb0011111011000111;\n  assign DirectLookupTable_1[2042] = 16'sb0011111011000111;\n  assign DirectLookupTable_1[2043] = 16'sb0011111011000111;\n  assign DirectLookupTable_1[2044] = 16'sb0011111011000110;\n  assign DirectLookupTable_1[2045] = 16'sb0011111011000110;\n  assign DirectLookupTable_1[2046] = 16'sb0011111011000110;\n  assign DirectLookupTable_1[2047] = 16'sb0011111011000101;\n  assign DirectLookupTable_1[2048] = 16'sb0011111011000101;\n  assign DirectLookupTable_1[2049] = 16'sb0011111011000101;\n  assign DirectLookupTable_1[2050] = 16'sb0011111011000101;\n  assign DirectLookupTable_1[2051] = 16'sb0011111011000100;\n  assign DirectLookupTable_1[2052] = 16'sb0011111011000100;\n  assign DirectLookupTable_1[2053] = 16'sb0011111011000100;\n  assign DirectLookupTable_1[2054] = 16'sb0011111011000011;\n  assign DirectLookupTable_1[2055] = 16'sb0011111011000011;\n  assign DirectLookupTable_1[2056] = 16'sb0011111011000011;\n  assign DirectLookupTable_1[2057] = 16'sb0011111011000010;\n  assign DirectLookupTable_1[2058] = 16'sb0011111011000010;\n  assign DirectLookupTable_1[2059] = 16'sb0011111011000010;\n  assign DirectLookupTable_1[2060] = 16'sb0011111011000001;\n  assign DirectLookupTable_1[2061] = 16'sb0011111011000001;\n  assign DirectLookupTable_1[2062] = 16'sb0011111011000001;\n  assign DirectLookupTable_1[2063] = 16'sb0011111011000001;\n  assign DirectLookupTable_1[2064] = 16'sb0011111011000000;\n  assign DirectLookupTable_1[2065] = 16'sb0011111011000000;\n  assign DirectLookupTable_1[2066] = 16'sb0011111011000000;\n  assign DirectLookupTable_1[2067] = 16'sb0011111010111111;\n  assign DirectLookupTable_1[2068] = 16'sb0011111010111111;\n  assign DirectLookupTable_1[2069] = 16'sb0011111010111111;\n  assign DirectLookupTable_1[2070] = 16'sb0011111010111110;\n  assign DirectLookupTable_1[2071] = 16'sb0011111010111110;\n  assign DirectLookupTable_1[2072] = 16'sb0011111010111110;\n  assign DirectLookupTable_1[2073] = 16'sb0011111010111101;\n  assign DirectLookupTable_1[2074] = 16'sb0011111010111101;\n  assign DirectLookupTable_1[2075] = 16'sb0011111010111101;\n  assign DirectLookupTable_1[2076] = 16'sb0011111010111101;\n  assign DirectLookupTable_1[2077] = 16'sb0011111010111100;\n  assign DirectLookupTable_1[2078] = 16'sb0011111010111100;\n  assign DirectLookupTable_1[2079] = 16'sb0011111010111100;\n  assign DirectLookupTable_1[2080] = 16'sb0011111010111011;\n  assign DirectLookupTable_1[2081] = 16'sb0011111010111011;\n  assign DirectLookupTable_1[2082] = 16'sb0011111010111011;\n  assign DirectLookupTable_1[2083] = 16'sb0011111010111010;\n  assign DirectLookupTable_1[2084] = 16'sb0011111010111010;\n  assign DirectLookupTable_1[2085] = 16'sb0011111010111010;\n  assign DirectLookupTable_1[2086] = 16'sb0011111010111001;\n  assign DirectLookupTable_1[2087] = 16'sb0011111010111001;\n  assign DirectLookupTable_1[2088] = 16'sb0011111010111001;\n  assign DirectLookupTable_1[2089] = 16'sb0011111010111000;\n  assign DirectLookupTable_1[2090] = 16'sb0011111010111000;\n  assign DirectLookupTable_1[2091] = 16'sb0011111010111000;\n  assign DirectLookupTable_1[2092] = 16'sb0011111010111000;\n  assign DirectLookupTable_1[2093] = 16'sb0011111010110111;\n  assign DirectLookupTable_1[2094] = 16'sb0011111010110111;\n  assign DirectLookupTable_1[2095] = 16'sb0011111010110111;\n  assign DirectLookupTable_1[2096] = 16'sb0011111010110110;\n  assign DirectLookupTable_1[2097] = 16'sb0011111010110110;\n  assign DirectLookupTable_1[2098] = 16'sb0011111010110110;\n  assign DirectLookupTable_1[2099] = 16'sb0011111010110101;\n  assign DirectLookupTable_1[2100] = 16'sb0011111010110101;\n  assign DirectLookupTable_1[2101] = 16'sb0011111010110101;\n  assign DirectLookupTable_1[2102] = 16'sb0011111010110100;\n  assign DirectLookupTable_1[2103] = 16'sb0011111010110100;\n  assign DirectLookupTable_1[2104] = 16'sb0011111010110100;\n  assign DirectLookupTable_1[2105] = 16'sb0011111010110011;\n  assign DirectLookupTable_1[2106] = 16'sb0011111010110011;\n  assign DirectLookupTable_1[2107] = 16'sb0011111010110011;\n  assign DirectLookupTable_1[2108] = 16'sb0011111010110011;\n  assign DirectLookupTable_1[2109] = 16'sb0011111010110010;\n  assign DirectLookupTable_1[2110] = 16'sb0011111010110010;\n  assign DirectLookupTable_1[2111] = 16'sb0011111010110010;\n  assign DirectLookupTable_1[2112] = 16'sb0011111010110001;\n  assign DirectLookupTable_1[2113] = 16'sb0011111010110001;\n  assign DirectLookupTable_1[2114] = 16'sb0011111010110001;\n  assign DirectLookupTable_1[2115] = 16'sb0011111010110000;\n  assign DirectLookupTable_1[2116] = 16'sb0011111010110000;\n  assign DirectLookupTable_1[2117] = 16'sb0011111010110000;\n  assign DirectLookupTable_1[2118] = 16'sb0011111010101111;\n  assign DirectLookupTable_1[2119] = 16'sb0011111010101111;\n  assign DirectLookupTable_1[2120] = 16'sb0011111010101111;\n  assign DirectLookupTable_1[2121] = 16'sb0011111010101110;\n  assign DirectLookupTable_1[2122] = 16'sb0011111010101110;\n  assign DirectLookupTable_1[2123] = 16'sb0011111010101110;\n  assign DirectLookupTable_1[2124] = 16'sb0011111010101101;\n  assign DirectLookupTable_1[2125] = 16'sb0011111010101101;\n  assign DirectLookupTable_1[2126] = 16'sb0011111010101101;\n  assign DirectLookupTable_1[2127] = 16'sb0011111010101101;\n  assign DirectLookupTable_1[2128] = 16'sb0011111010101100;\n  assign DirectLookupTable_1[2129] = 16'sb0011111010101100;\n  assign DirectLookupTable_1[2130] = 16'sb0011111010101100;\n  assign DirectLookupTable_1[2131] = 16'sb0011111010101011;\n  assign DirectLookupTable_1[2132] = 16'sb0011111010101011;\n  assign DirectLookupTable_1[2133] = 16'sb0011111010101011;\n  assign DirectLookupTable_1[2134] = 16'sb0011111010101010;\n  assign DirectLookupTable_1[2135] = 16'sb0011111010101010;\n  assign DirectLookupTable_1[2136] = 16'sb0011111010101010;\n  assign DirectLookupTable_1[2137] = 16'sb0011111010101001;\n  assign DirectLookupTable_1[2138] = 16'sb0011111010101001;\n  assign DirectLookupTable_1[2139] = 16'sb0011111010101001;\n  assign DirectLookupTable_1[2140] = 16'sb0011111010101000;\n  assign DirectLookupTable_1[2141] = 16'sb0011111010101000;\n  assign DirectLookupTable_1[2142] = 16'sb0011111010101000;\n  assign DirectLookupTable_1[2143] = 16'sb0011111010100111;\n  assign DirectLookupTable_1[2144] = 16'sb0011111010100111;\n  assign DirectLookupTable_1[2145] = 16'sb0011111010100111;\n  assign DirectLookupTable_1[2146] = 16'sb0011111010100110;\n  assign DirectLookupTable_1[2147] = 16'sb0011111010100110;\n  assign DirectLookupTable_1[2148] = 16'sb0011111010100110;\n  assign DirectLookupTable_1[2149] = 16'sb0011111010100101;\n  assign DirectLookupTable_1[2150] = 16'sb0011111010100101;\n  assign DirectLookupTable_1[2151] = 16'sb0011111010100101;\n  assign DirectLookupTable_1[2152] = 16'sb0011111010100101;\n  assign DirectLookupTable_1[2153] = 16'sb0011111010100100;\n  assign DirectLookupTable_1[2154] = 16'sb0011111010100100;\n  assign DirectLookupTable_1[2155] = 16'sb0011111010100100;\n  assign DirectLookupTable_1[2156] = 16'sb0011111010100011;\n  assign DirectLookupTable_1[2157] = 16'sb0011111010100011;\n  assign DirectLookupTable_1[2158] = 16'sb0011111010100011;\n  assign DirectLookupTable_1[2159] = 16'sb0011111010100010;\n  assign DirectLookupTable_1[2160] = 16'sb0011111010100010;\n  assign DirectLookupTable_1[2161] = 16'sb0011111010100010;\n  assign DirectLookupTable_1[2162] = 16'sb0011111010100001;\n  assign DirectLookupTable_1[2163] = 16'sb0011111010100001;\n  assign DirectLookupTable_1[2164] = 16'sb0011111010100001;\n  assign DirectLookupTable_1[2165] = 16'sb0011111010100000;\n  assign DirectLookupTable_1[2166] = 16'sb0011111010100000;\n  assign DirectLookupTable_1[2167] = 16'sb0011111010100000;\n  assign DirectLookupTable_1[2168] = 16'sb0011111010011111;\n  assign DirectLookupTable_1[2169] = 16'sb0011111010011111;\n  assign DirectLookupTable_1[2170] = 16'sb0011111010011111;\n  assign DirectLookupTable_1[2171] = 16'sb0011111010011110;\n  assign DirectLookupTable_1[2172] = 16'sb0011111010011110;\n  assign DirectLookupTable_1[2173] = 16'sb0011111010011110;\n  assign DirectLookupTable_1[2174] = 16'sb0011111010011101;\n  assign DirectLookupTable_1[2175] = 16'sb0011111010011101;\n  assign DirectLookupTable_1[2176] = 16'sb0011111010011101;\n  assign DirectLookupTable_1[2177] = 16'sb0011111010011100;\n  assign DirectLookupTable_1[2178] = 16'sb0011111010011100;\n  assign DirectLookupTable_1[2179] = 16'sb0011111010011100;\n  assign DirectLookupTable_1[2180] = 16'sb0011111010011011;\n  assign DirectLookupTable_1[2181] = 16'sb0011111010011011;\n  assign DirectLookupTable_1[2182] = 16'sb0011111010011011;\n  assign DirectLookupTable_1[2183] = 16'sb0011111010011010;\n  assign DirectLookupTable_1[2184] = 16'sb0011111010011010;\n  assign DirectLookupTable_1[2185] = 16'sb0011111010011010;\n  assign DirectLookupTable_1[2186] = 16'sb0011111010011001;\n  assign DirectLookupTable_1[2187] = 16'sb0011111010011001;\n  assign DirectLookupTable_1[2188] = 16'sb0011111010011001;\n  assign DirectLookupTable_1[2189] = 16'sb0011111010011001;\n  assign DirectLookupTable_1[2190] = 16'sb0011111010011000;\n  assign DirectLookupTable_1[2191] = 16'sb0011111010011000;\n  assign DirectLookupTable_1[2192] = 16'sb0011111010011000;\n  assign DirectLookupTable_1[2193] = 16'sb0011111010010111;\n  assign DirectLookupTable_1[2194] = 16'sb0011111010010111;\n  assign DirectLookupTable_1[2195] = 16'sb0011111010010111;\n  assign DirectLookupTable_1[2196] = 16'sb0011111010010110;\n  assign DirectLookupTable_1[2197] = 16'sb0011111010010110;\n  assign DirectLookupTable_1[2198] = 16'sb0011111010010110;\n  assign DirectLookupTable_1[2199] = 16'sb0011111010010101;\n  assign DirectLookupTable_1[2200] = 16'sb0011111010010101;\n  assign DirectLookupTable_1[2201] = 16'sb0011111010010101;\n  assign DirectLookupTable_1[2202] = 16'sb0011111010010100;\n  assign DirectLookupTable_1[2203] = 16'sb0011111010010100;\n  assign DirectLookupTable_1[2204] = 16'sb0011111010010100;\n  assign DirectLookupTable_1[2205] = 16'sb0011111010010011;\n  assign DirectLookupTable_1[2206] = 16'sb0011111010010011;\n  assign DirectLookupTable_1[2207] = 16'sb0011111010010011;\n  assign DirectLookupTable_1[2208] = 16'sb0011111010010010;\n  assign DirectLookupTable_1[2209] = 16'sb0011111010010010;\n  assign DirectLookupTable_1[2210] = 16'sb0011111010010010;\n  assign DirectLookupTable_1[2211] = 16'sb0011111010010001;\n  assign DirectLookupTable_1[2212] = 16'sb0011111010010001;\n  assign DirectLookupTable_1[2213] = 16'sb0011111010010001;\n  assign DirectLookupTable_1[2214] = 16'sb0011111010010000;\n  assign DirectLookupTable_1[2215] = 16'sb0011111010010000;\n  assign DirectLookupTable_1[2216] = 16'sb0011111010010000;\n  assign DirectLookupTable_1[2217] = 16'sb0011111010001111;\n  assign DirectLookupTable_1[2218] = 16'sb0011111010001111;\n  assign DirectLookupTable_1[2219] = 16'sb0011111010001111;\n  assign DirectLookupTable_1[2220] = 16'sb0011111010001110;\n  assign DirectLookupTable_1[2221] = 16'sb0011111010001110;\n  assign DirectLookupTable_1[2222] = 16'sb0011111010001110;\n  assign DirectLookupTable_1[2223] = 16'sb0011111010001101;\n  assign DirectLookupTable_1[2224] = 16'sb0011111010001101;\n  assign DirectLookupTable_1[2225] = 16'sb0011111010001101;\n  assign DirectLookupTable_1[2226] = 16'sb0011111010001100;\n  assign DirectLookupTable_1[2227] = 16'sb0011111010001100;\n  assign DirectLookupTable_1[2228] = 16'sb0011111010001100;\n  assign DirectLookupTable_1[2229] = 16'sb0011111010001011;\n  assign DirectLookupTable_1[2230] = 16'sb0011111010001011;\n  assign DirectLookupTable_1[2231] = 16'sb0011111010001011;\n  assign DirectLookupTable_1[2232] = 16'sb0011111010001010;\n  assign DirectLookupTable_1[2233] = 16'sb0011111010001010;\n  assign DirectLookupTable_1[2234] = 16'sb0011111010001010;\n  assign DirectLookupTable_1[2235] = 16'sb0011111010001001;\n  assign DirectLookupTable_1[2236] = 16'sb0011111010001001;\n  assign DirectLookupTable_1[2237] = 16'sb0011111010001001;\n  assign DirectLookupTable_1[2238] = 16'sb0011111010001000;\n  assign DirectLookupTable_1[2239] = 16'sb0011111010001000;\n  assign DirectLookupTable_1[2240] = 16'sb0011111010001000;\n  assign DirectLookupTable_1[2241] = 16'sb0011111010000111;\n  assign DirectLookupTable_1[2242] = 16'sb0011111010000111;\n  assign DirectLookupTable_1[2243] = 16'sb0011111010000111;\n  assign DirectLookupTable_1[2244] = 16'sb0011111010000110;\n  assign DirectLookupTable_1[2245] = 16'sb0011111010000110;\n  assign DirectLookupTable_1[2246] = 16'sb0011111010000110;\n  assign DirectLookupTable_1[2247] = 16'sb0011111010000101;\n  assign DirectLookupTable_1[2248] = 16'sb0011111010000101;\n  assign DirectLookupTable_1[2249] = 16'sb0011111010000101;\n  assign DirectLookupTable_1[2250] = 16'sb0011111010000100;\n  assign DirectLookupTable_1[2251] = 16'sb0011111010000100;\n  assign DirectLookupTable_1[2252] = 16'sb0011111010000100;\n  assign DirectLookupTable_1[2253] = 16'sb0011111010000011;\n  assign DirectLookupTable_1[2254] = 16'sb0011111010000011;\n  assign DirectLookupTable_1[2255] = 16'sb0011111010000011;\n  assign DirectLookupTable_1[2256] = 16'sb0011111010000010;\n  assign DirectLookupTable_1[2257] = 16'sb0011111010000010;\n  assign DirectLookupTable_1[2258] = 16'sb0011111010000010;\n  assign DirectLookupTable_1[2259] = 16'sb0011111010000001;\n  assign DirectLookupTable_1[2260] = 16'sb0011111010000001;\n  assign DirectLookupTable_1[2261] = 16'sb0011111010000001;\n  assign DirectLookupTable_1[2262] = 16'sb0011111010000000;\n  assign DirectLookupTable_1[2263] = 16'sb0011111010000000;\n  assign DirectLookupTable_1[2264] = 16'sb0011111010000000;\n  assign DirectLookupTable_1[2265] = 16'sb0011111001111111;\n  assign DirectLookupTable_1[2266] = 16'sb0011111001111111;\n  assign DirectLookupTable_1[2267] = 16'sb0011111001111111;\n  assign DirectLookupTable_1[2268] = 16'sb0011111001111110;\n  assign DirectLookupTable_1[2269] = 16'sb0011111001111110;\n  assign DirectLookupTable_1[2270] = 16'sb0011111001111110;\n  assign DirectLookupTable_1[2271] = 16'sb0011111001111101;\n  assign DirectLookupTable_1[2272] = 16'sb0011111001111101;\n  assign DirectLookupTable_1[2273] = 16'sb0011111001111101;\n  assign DirectLookupTable_1[2274] = 16'sb0011111001111100;\n  assign DirectLookupTable_1[2275] = 16'sb0011111001111100;\n  assign DirectLookupTable_1[2276] = 16'sb0011111001111011;\n  assign DirectLookupTable_1[2277] = 16'sb0011111001111011;\n  assign DirectLookupTable_1[2278] = 16'sb0011111001111011;\n  assign DirectLookupTable_1[2279] = 16'sb0011111001111010;\n  assign DirectLookupTable_1[2280] = 16'sb0011111001111010;\n  assign DirectLookupTable_1[2281] = 16'sb0011111001111010;\n  assign DirectLookupTable_1[2282] = 16'sb0011111001111001;\n  assign DirectLookupTable_1[2283] = 16'sb0011111001111001;\n  assign DirectLookupTable_1[2284] = 16'sb0011111001111001;\n  assign DirectLookupTable_1[2285] = 16'sb0011111001111000;\n  assign DirectLookupTable_1[2286] = 16'sb0011111001111000;\n  assign DirectLookupTable_1[2287] = 16'sb0011111001111000;\n  assign DirectLookupTable_1[2288] = 16'sb0011111001110111;\n  assign DirectLookupTable_1[2289] = 16'sb0011111001110111;\n  assign DirectLookupTable_1[2290] = 16'sb0011111001110111;\n  assign DirectLookupTable_1[2291] = 16'sb0011111001110110;\n  assign DirectLookupTable_1[2292] = 16'sb0011111001110110;\n  assign DirectLookupTable_1[2293] = 16'sb0011111001110110;\n  assign DirectLookupTable_1[2294] = 16'sb0011111001110101;\n  assign DirectLookupTable_1[2295] = 16'sb0011111001110101;\n  assign DirectLookupTable_1[2296] = 16'sb0011111001110101;\n  assign DirectLookupTable_1[2297] = 16'sb0011111001110100;\n  assign DirectLookupTable_1[2298] = 16'sb0011111001110100;\n  assign DirectLookupTable_1[2299] = 16'sb0011111001110100;\n  assign DirectLookupTable_1[2300] = 16'sb0011111001110011;\n  assign DirectLookupTable_1[2301] = 16'sb0011111001110011;\n  assign DirectLookupTable_1[2302] = 16'sb0011111001110011;\n  assign DirectLookupTable_1[2303] = 16'sb0011111001110010;\n  assign DirectLookupTable_1[2304] = 16'sb0011111001110010;\n  assign DirectLookupTable_1[2305] = 16'sb0011111001110010;\n  assign DirectLookupTable_1[2306] = 16'sb0011111001110001;\n  assign DirectLookupTable_1[2307] = 16'sb0011111001110001;\n  assign DirectLookupTable_1[2308] = 16'sb0011111001110001;\n  assign DirectLookupTable_1[2309] = 16'sb0011111001110000;\n  assign DirectLookupTable_1[2310] = 16'sb0011111001110000;\n  assign DirectLookupTable_1[2311] = 16'sb0011111001101111;\n  assign DirectLookupTable_1[2312] = 16'sb0011111001101111;\n  assign DirectLookupTable_1[2313] = 16'sb0011111001101111;\n  assign DirectLookupTable_1[2314] = 16'sb0011111001101110;\n  assign DirectLookupTable_1[2315] = 16'sb0011111001101110;\n  assign DirectLookupTable_1[2316] = 16'sb0011111001101110;\n  assign DirectLookupTable_1[2317] = 16'sb0011111001101101;\n  assign DirectLookupTable_1[2318] = 16'sb0011111001101101;\n  assign DirectLookupTable_1[2319] = 16'sb0011111001101101;\n  assign DirectLookupTable_1[2320] = 16'sb0011111001101100;\n  assign DirectLookupTable_1[2321] = 16'sb0011111001101100;\n  assign DirectLookupTable_1[2322] = 16'sb0011111001101100;\n  assign DirectLookupTable_1[2323] = 16'sb0011111001101011;\n  assign DirectLookupTable_1[2324] = 16'sb0011111001101011;\n  assign DirectLookupTable_1[2325] = 16'sb0011111001101011;\n  assign DirectLookupTable_1[2326] = 16'sb0011111001101010;\n  assign DirectLookupTable_1[2327] = 16'sb0011111001101010;\n  assign DirectLookupTable_1[2328] = 16'sb0011111001101010;\n  assign DirectLookupTable_1[2329] = 16'sb0011111001101001;\n  assign DirectLookupTable_1[2330] = 16'sb0011111001101001;\n  assign DirectLookupTable_1[2331] = 16'sb0011111001101001;\n  assign DirectLookupTable_1[2332] = 16'sb0011111001101000;\n  assign DirectLookupTable_1[2333] = 16'sb0011111001101000;\n  assign DirectLookupTable_1[2334] = 16'sb0011111001101000;\n  assign DirectLookupTable_1[2335] = 16'sb0011111001100111;\n  assign DirectLookupTable_1[2336] = 16'sb0011111001100111;\n  assign DirectLookupTable_1[2337] = 16'sb0011111001100110;\n  assign DirectLookupTable_1[2338] = 16'sb0011111001100110;\n  assign DirectLookupTable_1[2339] = 16'sb0011111001100110;\n  assign DirectLookupTable_1[2340] = 16'sb0011111001100101;\n  assign DirectLookupTable_1[2341] = 16'sb0011111001100101;\n  assign DirectLookupTable_1[2342] = 16'sb0011111001100101;\n  assign DirectLookupTable_1[2343] = 16'sb0011111001100100;\n  assign DirectLookupTable_1[2344] = 16'sb0011111001100100;\n  assign DirectLookupTable_1[2345] = 16'sb0011111001100100;\n  assign DirectLookupTable_1[2346] = 16'sb0011111001100011;\n  assign DirectLookupTable_1[2347] = 16'sb0011111001100011;\n  assign DirectLookupTable_1[2348] = 16'sb0011111001100011;\n  assign DirectLookupTable_1[2349] = 16'sb0011111001100010;\n  assign DirectLookupTable_1[2350] = 16'sb0011111001100010;\n  assign DirectLookupTable_1[2351] = 16'sb0011111001100010;\n  assign DirectLookupTable_1[2352] = 16'sb0011111001100001;\n  assign DirectLookupTable_1[2353] = 16'sb0011111001100001;\n  assign DirectLookupTable_1[2354] = 16'sb0011111001100001;\n  assign DirectLookupTable_1[2355] = 16'sb0011111001100000;\n  assign DirectLookupTable_1[2356] = 16'sb0011111001100000;\n  assign DirectLookupTable_1[2357] = 16'sb0011111001011111;\n  assign DirectLookupTable_1[2358] = 16'sb0011111001011111;\n  assign DirectLookupTable_1[2359] = 16'sb0011111001011111;\n  assign DirectLookupTable_1[2360] = 16'sb0011111001011110;\n  assign DirectLookupTable_1[2361] = 16'sb0011111001011110;\n  assign DirectLookupTable_1[2362] = 16'sb0011111001011110;\n  assign DirectLookupTable_1[2363] = 16'sb0011111001011101;\n  assign DirectLookupTable_1[2364] = 16'sb0011111001011101;\n  assign DirectLookupTable_1[2365] = 16'sb0011111001011101;\n  assign DirectLookupTable_1[2366] = 16'sb0011111001011100;\n  assign DirectLookupTable_1[2367] = 16'sb0011111001011100;\n  assign DirectLookupTable_1[2368] = 16'sb0011111001011100;\n  assign DirectLookupTable_1[2369] = 16'sb0011111001011011;\n  assign DirectLookupTable_1[2370] = 16'sb0011111001011011;\n  assign DirectLookupTable_1[2371] = 16'sb0011111001011011;\n  assign DirectLookupTable_1[2372] = 16'sb0011111001011010;\n  assign DirectLookupTable_1[2373] = 16'sb0011111001011010;\n  assign DirectLookupTable_1[2374] = 16'sb0011111001011001;\n  assign DirectLookupTable_1[2375] = 16'sb0011111001011001;\n  assign DirectLookupTable_1[2376] = 16'sb0011111001011001;\n  assign DirectLookupTable_1[2377] = 16'sb0011111001011000;\n  assign DirectLookupTable_1[2378] = 16'sb0011111001011000;\n  assign DirectLookupTable_1[2379] = 16'sb0011111001011000;\n  assign DirectLookupTable_1[2380] = 16'sb0011111001010111;\n  assign DirectLookupTable_1[2381] = 16'sb0011111001010111;\n  assign DirectLookupTable_1[2382] = 16'sb0011111001010111;\n  assign DirectLookupTable_1[2383] = 16'sb0011111001010110;\n  assign DirectLookupTable_1[2384] = 16'sb0011111001010110;\n  assign DirectLookupTable_1[2385] = 16'sb0011111001010110;\n  assign DirectLookupTable_1[2386] = 16'sb0011111001010101;\n  assign DirectLookupTable_1[2387] = 16'sb0011111001010101;\n  assign DirectLookupTable_1[2388] = 16'sb0011111001010100;\n  assign DirectLookupTable_1[2389] = 16'sb0011111001010100;\n  assign DirectLookupTable_1[2390] = 16'sb0011111001010100;\n  assign DirectLookupTable_1[2391] = 16'sb0011111001010011;\n  assign DirectLookupTable_1[2392] = 16'sb0011111001010011;\n  assign DirectLookupTable_1[2393] = 16'sb0011111001010011;\n  assign DirectLookupTable_1[2394] = 16'sb0011111001010010;\n  assign DirectLookupTable_1[2395] = 16'sb0011111001010010;\n  assign DirectLookupTable_1[2396] = 16'sb0011111001010010;\n  assign DirectLookupTable_1[2397] = 16'sb0011111001010001;\n  assign DirectLookupTable_1[2398] = 16'sb0011111001010001;\n  assign DirectLookupTable_1[2399] = 16'sb0011111001010001;\n  assign DirectLookupTable_1[2400] = 16'sb0011111001010000;\n  assign DirectLookupTable_1[2401] = 16'sb0011111001010000;\n  assign DirectLookupTable_1[2402] = 16'sb0011111001001111;\n  assign DirectLookupTable_1[2403] = 16'sb0011111001001111;\n  assign DirectLookupTable_1[2404] = 16'sb0011111001001111;\n  assign DirectLookupTable_1[2405] = 16'sb0011111001001110;\n  assign DirectLookupTable_1[2406] = 16'sb0011111001001110;\n  assign DirectLookupTable_1[2407] = 16'sb0011111001001110;\n  assign DirectLookupTable_1[2408] = 16'sb0011111001001101;\n  assign DirectLookupTable_1[2409] = 16'sb0011111001001101;\n  assign DirectLookupTable_1[2410] = 16'sb0011111001001101;\n  assign DirectLookupTable_1[2411] = 16'sb0011111001001100;\n  assign DirectLookupTable_1[2412] = 16'sb0011111001001100;\n  assign DirectLookupTable_1[2413] = 16'sb0011111001001100;\n  assign DirectLookupTable_1[2414] = 16'sb0011111001001011;\n  assign DirectLookupTable_1[2415] = 16'sb0011111001001011;\n  assign DirectLookupTable_1[2416] = 16'sb0011111001001010;\n  assign DirectLookupTable_1[2417] = 16'sb0011111001001010;\n  assign DirectLookupTable_1[2418] = 16'sb0011111001001010;\n  assign DirectLookupTable_1[2419] = 16'sb0011111001001001;\n  assign DirectLookupTable_1[2420] = 16'sb0011111001001001;\n  assign DirectLookupTable_1[2421] = 16'sb0011111001001001;\n  assign DirectLookupTable_1[2422] = 16'sb0011111001001000;\n  assign DirectLookupTable_1[2423] = 16'sb0011111001001000;\n  assign DirectLookupTable_1[2424] = 16'sb0011111001001000;\n  assign DirectLookupTable_1[2425] = 16'sb0011111001000111;\n  assign DirectLookupTable_1[2426] = 16'sb0011111001000111;\n  assign DirectLookupTable_1[2427] = 16'sb0011111001000110;\n  assign DirectLookupTable_1[2428] = 16'sb0011111001000110;\n  assign DirectLookupTable_1[2429] = 16'sb0011111001000110;\n  assign DirectLookupTable_1[2430] = 16'sb0011111001000101;\n  assign DirectLookupTable_1[2431] = 16'sb0011111001000101;\n  assign DirectLookupTable_1[2432] = 16'sb0011111001000101;\n  assign DirectLookupTable_1[2433] = 16'sb0011111001000100;\n  assign DirectLookupTable_1[2434] = 16'sb0011111001000100;\n  assign DirectLookupTable_1[2435] = 16'sb0011111001000100;\n  assign DirectLookupTable_1[2436] = 16'sb0011111001000011;\n  assign DirectLookupTable_1[2437] = 16'sb0011111001000011;\n  assign DirectLookupTable_1[2438] = 16'sb0011111001000010;\n  assign DirectLookupTable_1[2439] = 16'sb0011111001000010;\n  assign DirectLookupTable_1[2440] = 16'sb0011111001000010;\n  assign DirectLookupTable_1[2441] = 16'sb0011111001000001;\n  assign DirectLookupTable_1[2442] = 16'sb0011111001000001;\n  assign DirectLookupTable_1[2443] = 16'sb0011111001000001;\n  assign DirectLookupTable_1[2444] = 16'sb0011111001000000;\n  assign DirectLookupTable_1[2445] = 16'sb0011111001000000;\n  assign DirectLookupTable_1[2446] = 16'sb0011111001000000;\n  assign DirectLookupTable_1[2447] = 16'sb0011111000111111;\n  assign DirectLookupTable_1[2448] = 16'sb0011111000111111;\n  assign DirectLookupTable_1[2449] = 16'sb0011111000111110;\n  assign DirectLookupTable_1[2450] = 16'sb0011111000111110;\n  assign DirectLookupTable_1[2451] = 16'sb0011111000111110;\n  assign DirectLookupTable_1[2452] = 16'sb0011111000111101;\n  assign DirectLookupTable_1[2453] = 16'sb0011111000111101;\n  assign DirectLookupTable_1[2454] = 16'sb0011111000111101;\n  assign DirectLookupTable_1[2455] = 16'sb0011111000111100;\n  assign DirectLookupTable_1[2456] = 16'sb0011111000111100;\n  assign DirectLookupTable_1[2457] = 16'sb0011111000111100;\n  assign DirectLookupTable_1[2458] = 16'sb0011111000111011;\n  assign DirectLookupTable_1[2459] = 16'sb0011111000111011;\n  assign DirectLookupTable_1[2460] = 16'sb0011111000111010;\n  assign DirectLookupTable_1[2461] = 16'sb0011111000111010;\n  assign DirectLookupTable_1[2462] = 16'sb0011111000111010;\n  assign DirectLookupTable_1[2463] = 16'sb0011111000111001;\n  assign DirectLookupTable_1[2464] = 16'sb0011111000111001;\n  assign DirectLookupTable_1[2465] = 16'sb0011111000111001;\n  assign DirectLookupTable_1[2466] = 16'sb0011111000111000;\n  assign DirectLookupTable_1[2467] = 16'sb0011111000111000;\n  assign DirectLookupTable_1[2468] = 16'sb0011111000110111;\n  assign DirectLookupTable_1[2469] = 16'sb0011111000110111;\n  assign DirectLookupTable_1[2470] = 16'sb0011111000110111;\n  assign DirectLookupTable_1[2471] = 16'sb0011111000110110;\n  assign DirectLookupTable_1[2472] = 16'sb0011111000110110;\n  assign DirectLookupTable_1[2473] = 16'sb0011111000110110;\n  assign DirectLookupTable_1[2474] = 16'sb0011111000110101;\n  assign DirectLookupTable_1[2475] = 16'sb0011111000110101;\n  assign DirectLookupTable_1[2476] = 16'sb0011111000110101;\n  assign DirectLookupTable_1[2477] = 16'sb0011111000110100;\n  assign DirectLookupTable_1[2478] = 16'sb0011111000110100;\n  assign DirectLookupTable_1[2479] = 16'sb0011111000110011;\n  assign DirectLookupTable_1[2480] = 16'sb0011111000110011;\n  assign DirectLookupTable_1[2481] = 16'sb0011111000110011;\n  assign DirectLookupTable_1[2482] = 16'sb0011111000110010;\n  assign DirectLookupTable_1[2483] = 16'sb0011111000110010;\n  assign DirectLookupTable_1[2484] = 16'sb0011111000110010;\n  assign DirectLookupTable_1[2485] = 16'sb0011111000110001;\n  assign DirectLookupTable_1[2486] = 16'sb0011111000110001;\n  assign DirectLookupTable_1[2487] = 16'sb0011111000110000;\n  assign DirectLookupTable_1[2488] = 16'sb0011111000110000;\n  assign DirectLookupTable_1[2489] = 16'sb0011111000110000;\n  assign DirectLookupTable_1[2490] = 16'sb0011111000101111;\n  assign DirectLookupTable_1[2491] = 16'sb0011111000101111;\n  assign DirectLookupTable_1[2492] = 16'sb0011111000101111;\n  assign DirectLookupTable_1[2493] = 16'sb0011111000101110;\n  assign DirectLookupTable_1[2494] = 16'sb0011111000101110;\n  assign DirectLookupTable_1[2495] = 16'sb0011111000101101;\n  assign DirectLookupTable_1[2496] = 16'sb0011111000101101;\n  assign DirectLookupTable_1[2497] = 16'sb0011111000101101;\n  assign DirectLookupTable_1[2498] = 16'sb0011111000101100;\n  assign DirectLookupTable_1[2499] = 16'sb0011111000101100;\n  assign DirectLookupTable_1[2500] = 16'sb0011111000101100;\n  assign DirectLookupTable_1[2501] = 16'sb0011111000101011;\n  assign DirectLookupTable_1[2502] = 16'sb0011111000101011;\n  assign DirectLookupTable_1[2503] = 16'sb0011111000101011;\n  assign DirectLookupTable_1[2504] = 16'sb0011111000101010;\n  assign DirectLookupTable_1[2505] = 16'sb0011111000101010;\n  assign DirectLookupTable_1[2506] = 16'sb0011111000101001;\n  assign DirectLookupTable_1[2507] = 16'sb0011111000101001;\n  assign DirectLookupTable_1[2508] = 16'sb0011111000101001;\n  assign DirectLookupTable_1[2509] = 16'sb0011111000101000;\n  assign DirectLookupTable_1[2510] = 16'sb0011111000101000;\n  assign DirectLookupTable_1[2511] = 16'sb0011111000101000;\n  assign DirectLookupTable_1[2512] = 16'sb0011111000100111;\n  assign DirectLookupTable_1[2513] = 16'sb0011111000100111;\n  assign DirectLookupTable_1[2514] = 16'sb0011111000100110;\n  assign DirectLookupTable_1[2515] = 16'sb0011111000100110;\n  assign DirectLookupTable_1[2516] = 16'sb0011111000100110;\n  assign DirectLookupTable_1[2517] = 16'sb0011111000100101;\n  assign DirectLookupTable_1[2518] = 16'sb0011111000100101;\n  assign DirectLookupTable_1[2519] = 16'sb0011111000100101;\n  assign DirectLookupTable_1[2520] = 16'sb0011111000100100;\n  assign DirectLookupTable_1[2521] = 16'sb0011111000100100;\n  assign DirectLookupTable_1[2522] = 16'sb0011111000100011;\n  assign DirectLookupTable_1[2523] = 16'sb0011111000100011;\n  assign DirectLookupTable_1[2524] = 16'sb0011111000100011;\n  assign DirectLookupTable_1[2525] = 16'sb0011111000100010;\n  assign DirectLookupTable_1[2526] = 16'sb0011111000100010;\n  assign DirectLookupTable_1[2527] = 16'sb0011111000100010;\n  assign DirectLookupTable_1[2528] = 16'sb0011111000100001;\n  assign DirectLookupTable_1[2529] = 16'sb0011111000100001;\n  assign DirectLookupTable_1[2530] = 16'sb0011111000100000;\n  assign DirectLookupTable_1[2531] = 16'sb0011111000100000;\n  assign DirectLookupTable_1[2532] = 16'sb0011111000100000;\n  assign DirectLookupTable_1[2533] = 16'sb0011111000011111;\n  assign DirectLookupTable_1[2534] = 16'sb0011111000011111;\n  assign DirectLookupTable_1[2535] = 16'sb0011111000011110;\n  assign DirectLookupTable_1[2536] = 16'sb0011111000011110;\n  assign DirectLookupTable_1[2537] = 16'sb0011111000011110;\n  assign DirectLookupTable_1[2538] = 16'sb0011111000011101;\n  assign DirectLookupTable_1[2539] = 16'sb0011111000011101;\n  assign DirectLookupTable_1[2540] = 16'sb0011111000011101;\n  assign DirectLookupTable_1[2541] = 16'sb0011111000011100;\n  assign DirectLookupTable_1[2542] = 16'sb0011111000011100;\n  assign DirectLookupTable_1[2543] = 16'sb0011111000011011;\n  assign DirectLookupTable_1[2544] = 16'sb0011111000011011;\n  assign DirectLookupTable_1[2545] = 16'sb0011111000011011;\n  assign DirectLookupTable_1[2546] = 16'sb0011111000011010;\n  assign DirectLookupTable_1[2547] = 16'sb0011111000011010;\n  assign DirectLookupTable_1[2548] = 16'sb0011111000011010;\n  assign DirectLookupTable_1[2549] = 16'sb0011111000011001;\n  assign DirectLookupTable_1[2550] = 16'sb0011111000011001;\n  assign DirectLookupTable_1[2551] = 16'sb0011111000011000;\n  assign DirectLookupTable_1[2552] = 16'sb0011111000011000;\n  assign DirectLookupTable_1[2553] = 16'sb0011111000011000;\n  assign DirectLookupTable_1[2554] = 16'sb0011111000010111;\n  assign DirectLookupTable_1[2555] = 16'sb0011111000010111;\n  assign DirectLookupTable_1[2556] = 16'sb0011111000010111;\n  assign DirectLookupTable_1[2557] = 16'sb0011111000010110;\n  assign DirectLookupTable_1[2558] = 16'sb0011111000010110;\n  assign DirectLookupTable_1[2559] = 16'sb0011111000010101;\n  assign DirectLookupTable_1[2560] = 16'sb0011111000010101;\n  assign DirectLookupTable_1[2561] = 16'sb0011111000010101;\n  assign DirectLookupTable_1[2562] = 16'sb0011111000010100;\n  assign DirectLookupTable_1[2563] = 16'sb0011111000010100;\n  assign DirectLookupTable_1[2564] = 16'sb0011111000010011;\n  assign DirectLookupTable_1[2565] = 16'sb0011111000010011;\n  assign DirectLookupTable_1[2566] = 16'sb0011111000010011;\n  assign DirectLookupTable_1[2567] = 16'sb0011111000010010;\n  assign DirectLookupTable_1[2568] = 16'sb0011111000010010;\n  assign DirectLookupTable_1[2569] = 16'sb0011111000010010;\n  assign DirectLookupTable_1[2570] = 16'sb0011111000010001;\n  assign DirectLookupTable_1[2571] = 16'sb0011111000010001;\n  assign DirectLookupTable_1[2572] = 16'sb0011111000010000;\n  assign DirectLookupTable_1[2573] = 16'sb0011111000010000;\n  assign DirectLookupTable_1[2574] = 16'sb0011111000010000;\n  assign DirectLookupTable_1[2575] = 16'sb0011111000001111;\n  assign DirectLookupTable_1[2576] = 16'sb0011111000001111;\n  assign DirectLookupTable_1[2577] = 16'sb0011111000001110;\n  assign DirectLookupTable_1[2578] = 16'sb0011111000001110;\n  assign DirectLookupTable_1[2579] = 16'sb0011111000001110;\n  assign DirectLookupTable_1[2580] = 16'sb0011111000001101;\n  assign DirectLookupTable_1[2581] = 16'sb0011111000001101;\n  assign DirectLookupTable_1[2582] = 16'sb0011111000001101;\n  assign DirectLookupTable_1[2583] = 16'sb0011111000001100;\n  assign DirectLookupTable_1[2584] = 16'sb0011111000001100;\n  assign DirectLookupTable_1[2585] = 16'sb0011111000001011;\n  assign DirectLookupTable_1[2586] = 16'sb0011111000001011;\n  assign DirectLookupTable_1[2587] = 16'sb0011111000001011;\n  assign DirectLookupTable_1[2588] = 16'sb0011111000001010;\n  assign DirectLookupTable_1[2589] = 16'sb0011111000001010;\n  assign DirectLookupTable_1[2590] = 16'sb0011111000001001;\n  assign DirectLookupTable_1[2591] = 16'sb0011111000001001;\n  assign DirectLookupTable_1[2592] = 16'sb0011111000001001;\n  assign DirectLookupTable_1[2593] = 16'sb0011111000001000;\n  assign DirectLookupTable_1[2594] = 16'sb0011111000001000;\n  assign DirectLookupTable_1[2595] = 16'sb0011111000001000;\n  assign DirectLookupTable_1[2596] = 16'sb0011111000000111;\n  assign DirectLookupTable_1[2597] = 16'sb0011111000000111;\n  assign DirectLookupTable_1[2598] = 16'sb0011111000000110;\n  assign DirectLookupTable_1[2599] = 16'sb0011111000000110;\n  assign DirectLookupTable_1[2600] = 16'sb0011111000000110;\n  assign DirectLookupTable_1[2601] = 16'sb0011111000000101;\n  assign DirectLookupTable_1[2602] = 16'sb0011111000000101;\n  assign DirectLookupTable_1[2603] = 16'sb0011111000000100;\n  assign DirectLookupTable_1[2604] = 16'sb0011111000000100;\n  assign DirectLookupTable_1[2605] = 16'sb0011111000000100;\n  assign DirectLookupTable_1[2606] = 16'sb0011111000000011;\n  assign DirectLookupTable_1[2607] = 16'sb0011111000000011;\n  assign DirectLookupTable_1[2608] = 16'sb0011111000000011;\n  assign DirectLookupTable_1[2609] = 16'sb0011111000000010;\n  assign DirectLookupTable_1[2610] = 16'sb0011111000000010;\n  assign DirectLookupTable_1[2611] = 16'sb0011111000000001;\n  assign DirectLookupTable_1[2612] = 16'sb0011111000000001;\n  assign DirectLookupTable_1[2613] = 16'sb0011111000000001;\n  assign DirectLookupTable_1[2614] = 16'sb0011111000000000;\n  assign DirectLookupTable_1[2615] = 16'sb0011111000000000;\n  assign DirectLookupTable_1[2616] = 16'sb0011110111111111;\n  assign DirectLookupTable_1[2617] = 16'sb0011110111111111;\n  assign DirectLookupTable_1[2618] = 16'sb0011110111111111;\n  assign DirectLookupTable_1[2619] = 16'sb0011110111111110;\n  assign DirectLookupTable_1[2620] = 16'sb0011110111111110;\n  assign DirectLookupTable_1[2621] = 16'sb0011110111111101;\n  assign DirectLookupTable_1[2622] = 16'sb0011110111111101;\n  assign DirectLookupTable_1[2623] = 16'sb0011110111111101;\n  assign DirectLookupTable_1[2624] = 16'sb0011110111111100;\n  assign DirectLookupTable_1[2625] = 16'sb0011110111111100;\n  assign DirectLookupTable_1[2626] = 16'sb0011110111111011;\n  assign DirectLookupTable_1[2627] = 16'sb0011110111111011;\n  assign DirectLookupTable_1[2628] = 16'sb0011110111111011;\n  assign DirectLookupTable_1[2629] = 16'sb0011110111111010;\n  assign DirectLookupTable_1[2630] = 16'sb0011110111111010;\n  assign DirectLookupTable_1[2631] = 16'sb0011110111111010;\n  assign DirectLookupTable_1[2632] = 16'sb0011110111111001;\n  assign DirectLookupTable_1[2633] = 16'sb0011110111111001;\n  assign DirectLookupTable_1[2634] = 16'sb0011110111111000;\n  assign DirectLookupTable_1[2635] = 16'sb0011110111111000;\n  assign DirectLookupTable_1[2636] = 16'sb0011110111111000;\n  assign DirectLookupTable_1[2637] = 16'sb0011110111110111;\n  assign DirectLookupTable_1[2638] = 16'sb0011110111110111;\n  assign DirectLookupTable_1[2639] = 16'sb0011110111110110;\n  assign DirectLookupTable_1[2640] = 16'sb0011110111110110;\n  assign DirectLookupTable_1[2641] = 16'sb0011110111110110;\n  assign DirectLookupTable_1[2642] = 16'sb0011110111110101;\n  assign DirectLookupTable_1[2643] = 16'sb0011110111110101;\n  assign DirectLookupTable_1[2644] = 16'sb0011110111110100;\n  assign DirectLookupTable_1[2645] = 16'sb0011110111110100;\n  assign DirectLookupTable_1[2646] = 16'sb0011110111110100;\n  assign DirectLookupTable_1[2647] = 16'sb0011110111110011;\n  assign DirectLookupTable_1[2648] = 16'sb0011110111110011;\n  assign DirectLookupTable_1[2649] = 16'sb0011110111110010;\n  assign DirectLookupTable_1[2650] = 16'sb0011110111110010;\n  assign DirectLookupTable_1[2651] = 16'sb0011110111110010;\n  assign DirectLookupTable_1[2652] = 16'sb0011110111110001;\n  assign DirectLookupTable_1[2653] = 16'sb0011110111110001;\n  assign DirectLookupTable_1[2654] = 16'sb0011110111110000;\n  assign DirectLookupTable_1[2655] = 16'sb0011110111110000;\n  assign DirectLookupTable_1[2656] = 16'sb0011110111110000;\n  assign DirectLookupTable_1[2657] = 16'sb0011110111101111;\n  assign DirectLookupTable_1[2658] = 16'sb0011110111101111;\n  assign DirectLookupTable_1[2659] = 16'sb0011110111101110;\n  assign DirectLookupTable_1[2660] = 16'sb0011110111101110;\n  assign DirectLookupTable_1[2661] = 16'sb0011110111101110;\n  assign DirectLookupTable_1[2662] = 16'sb0011110111101101;\n  assign DirectLookupTable_1[2663] = 16'sb0011110111101101;\n  assign DirectLookupTable_1[2664] = 16'sb0011110111101101;\n  assign DirectLookupTable_1[2665] = 16'sb0011110111101100;\n  assign DirectLookupTable_1[2666] = 16'sb0011110111101100;\n  assign DirectLookupTable_1[2667] = 16'sb0011110111101011;\n  assign DirectLookupTable_1[2668] = 16'sb0011110111101011;\n  assign DirectLookupTable_1[2669] = 16'sb0011110111101011;\n  assign DirectLookupTable_1[2670] = 16'sb0011110111101010;\n  assign DirectLookupTable_1[2671] = 16'sb0011110111101010;\n  assign DirectLookupTable_1[2672] = 16'sb0011110111101001;\n  assign DirectLookupTable_1[2673] = 16'sb0011110111101001;\n  assign DirectLookupTable_1[2674] = 16'sb0011110111101001;\n  assign DirectLookupTable_1[2675] = 16'sb0011110111101000;\n  assign DirectLookupTable_1[2676] = 16'sb0011110111101000;\n  assign DirectLookupTable_1[2677] = 16'sb0011110111100111;\n  assign DirectLookupTable_1[2678] = 16'sb0011110111100111;\n  assign DirectLookupTable_1[2679] = 16'sb0011110111100111;\n  assign DirectLookupTable_1[2680] = 16'sb0011110111100110;\n  assign DirectLookupTable_1[2681] = 16'sb0011110111100110;\n  assign DirectLookupTable_1[2682] = 16'sb0011110111100101;\n  assign DirectLookupTable_1[2683] = 16'sb0011110111100101;\n  assign DirectLookupTable_1[2684] = 16'sb0011110111100101;\n  assign DirectLookupTable_1[2685] = 16'sb0011110111100100;\n  assign DirectLookupTable_1[2686] = 16'sb0011110111100100;\n  assign DirectLookupTable_1[2687] = 16'sb0011110111100011;\n  assign DirectLookupTable_1[2688] = 16'sb0011110111100011;\n  assign DirectLookupTable_1[2689] = 16'sb0011110111100011;\n  assign DirectLookupTable_1[2690] = 16'sb0011110111100010;\n  assign DirectLookupTable_1[2691] = 16'sb0011110111100010;\n  assign DirectLookupTable_1[2692] = 16'sb0011110111100001;\n  assign DirectLookupTable_1[2693] = 16'sb0011110111100001;\n  assign DirectLookupTable_1[2694] = 16'sb0011110111100001;\n  assign DirectLookupTable_1[2695] = 16'sb0011110111100000;\n  assign DirectLookupTable_1[2696] = 16'sb0011110111100000;\n  assign DirectLookupTable_1[2697] = 16'sb0011110111011111;\n  assign DirectLookupTable_1[2698] = 16'sb0011110111011111;\n  assign DirectLookupTable_1[2699] = 16'sb0011110111011111;\n  assign DirectLookupTable_1[2700] = 16'sb0011110111011110;\n  assign DirectLookupTable_1[2701] = 16'sb0011110111011110;\n  assign DirectLookupTable_1[2702] = 16'sb0011110111011101;\n  assign DirectLookupTable_1[2703] = 16'sb0011110111011101;\n  assign DirectLookupTable_1[2704] = 16'sb0011110111011101;\n  assign DirectLookupTable_1[2705] = 16'sb0011110111011100;\n  assign DirectLookupTable_1[2706] = 16'sb0011110111011100;\n  assign DirectLookupTable_1[2707] = 16'sb0011110111011011;\n  assign DirectLookupTable_1[2708] = 16'sb0011110111011011;\n  assign DirectLookupTable_1[2709] = 16'sb0011110111011011;\n  assign DirectLookupTable_1[2710] = 16'sb0011110111011010;\n  assign DirectLookupTable_1[2711] = 16'sb0011110111011010;\n  assign DirectLookupTable_1[2712] = 16'sb0011110111011001;\n  assign DirectLookupTable_1[2713] = 16'sb0011110111011001;\n  assign DirectLookupTable_1[2714] = 16'sb0011110111011000;\n  assign DirectLookupTable_1[2715] = 16'sb0011110111011000;\n  assign DirectLookupTable_1[2716] = 16'sb0011110111011000;\n  assign DirectLookupTable_1[2717] = 16'sb0011110111010111;\n  assign DirectLookupTable_1[2718] = 16'sb0011110111010111;\n  assign DirectLookupTable_1[2719] = 16'sb0011110111010110;\n  assign DirectLookupTable_1[2720] = 16'sb0011110111010110;\n  assign DirectLookupTable_1[2721] = 16'sb0011110111010110;\n  assign DirectLookupTable_1[2722] = 16'sb0011110111010101;\n  assign DirectLookupTable_1[2723] = 16'sb0011110111010101;\n  assign DirectLookupTable_1[2724] = 16'sb0011110111010100;\n  assign DirectLookupTable_1[2725] = 16'sb0011110111010100;\n  assign DirectLookupTable_1[2726] = 16'sb0011110111010100;\n  assign DirectLookupTable_1[2727] = 16'sb0011110111010011;\n  assign DirectLookupTable_1[2728] = 16'sb0011110111010011;\n  assign DirectLookupTable_1[2729] = 16'sb0011110111010010;\n  assign DirectLookupTable_1[2730] = 16'sb0011110111010010;\n  assign DirectLookupTable_1[2731] = 16'sb0011110111010010;\n  assign DirectLookupTable_1[2732] = 16'sb0011110111010001;\n  assign DirectLookupTable_1[2733] = 16'sb0011110111010001;\n  assign DirectLookupTable_1[2734] = 16'sb0011110111010000;\n  assign DirectLookupTable_1[2735] = 16'sb0011110111010000;\n  assign DirectLookupTable_1[2736] = 16'sb0011110111010000;\n  assign DirectLookupTable_1[2737] = 16'sb0011110111001111;\n  assign DirectLookupTable_1[2738] = 16'sb0011110111001111;\n  assign DirectLookupTable_1[2739] = 16'sb0011110111001110;\n  assign DirectLookupTable_1[2740] = 16'sb0011110111001110;\n  assign DirectLookupTable_1[2741] = 16'sb0011110111001110;\n  assign DirectLookupTable_1[2742] = 16'sb0011110111001101;\n  assign DirectLookupTable_1[2743] = 16'sb0011110111001101;\n  assign DirectLookupTable_1[2744] = 16'sb0011110111001100;\n  assign DirectLookupTable_1[2745] = 16'sb0011110111001100;\n  assign DirectLookupTable_1[2746] = 16'sb0011110111001011;\n  assign DirectLookupTable_1[2747] = 16'sb0011110111001011;\n  assign DirectLookupTable_1[2748] = 16'sb0011110111001011;\n  assign DirectLookupTable_1[2749] = 16'sb0011110111001010;\n  assign DirectLookupTable_1[2750] = 16'sb0011110111001010;\n  assign DirectLookupTable_1[2751] = 16'sb0011110111001001;\n  assign DirectLookupTable_1[2752] = 16'sb0011110111001001;\n  assign DirectLookupTable_1[2753] = 16'sb0011110111001001;\n  assign DirectLookupTable_1[2754] = 16'sb0011110111001000;\n  assign DirectLookupTable_1[2755] = 16'sb0011110111001000;\n  assign DirectLookupTable_1[2756] = 16'sb0011110111000111;\n  assign DirectLookupTable_1[2757] = 16'sb0011110111000111;\n  assign DirectLookupTable_1[2758] = 16'sb0011110111000111;\n  assign DirectLookupTable_1[2759] = 16'sb0011110111000110;\n  assign DirectLookupTable_1[2760] = 16'sb0011110111000110;\n  assign DirectLookupTable_1[2761] = 16'sb0011110111000101;\n  assign DirectLookupTable_1[2762] = 16'sb0011110111000101;\n  assign DirectLookupTable_1[2763] = 16'sb0011110111000101;\n  assign DirectLookupTable_1[2764] = 16'sb0011110111000100;\n  assign DirectLookupTable_1[2765] = 16'sb0011110111000100;\n  assign DirectLookupTable_1[2766] = 16'sb0011110111000011;\n  assign DirectLookupTable_1[2767] = 16'sb0011110111000011;\n  assign DirectLookupTable_1[2768] = 16'sb0011110111000010;\n  assign DirectLookupTable_1[2769] = 16'sb0011110111000010;\n  assign DirectLookupTable_1[2770] = 16'sb0011110111000010;\n  assign DirectLookupTable_1[2771] = 16'sb0011110111000001;\n  assign DirectLookupTable_1[2772] = 16'sb0011110111000001;\n  assign DirectLookupTable_1[2773] = 16'sb0011110111000000;\n  assign DirectLookupTable_1[2774] = 16'sb0011110111000000;\n  assign DirectLookupTable_1[2775] = 16'sb0011110111000000;\n  assign DirectLookupTable_1[2776] = 16'sb0011110110111111;\n  assign DirectLookupTable_1[2777] = 16'sb0011110110111111;\n  assign DirectLookupTable_1[2778] = 16'sb0011110110111110;\n  assign DirectLookupTable_1[2779] = 16'sb0011110110111110;\n  assign DirectLookupTable_1[2780] = 16'sb0011110110111101;\n  assign DirectLookupTable_1[2781] = 16'sb0011110110111101;\n  assign DirectLookupTable_1[2782] = 16'sb0011110110111101;\n  assign DirectLookupTable_1[2783] = 16'sb0011110110111100;\n  assign DirectLookupTable_1[2784] = 16'sb0011110110111100;\n  assign DirectLookupTable_1[2785] = 16'sb0011110110111011;\n  assign DirectLookupTable_1[2786] = 16'sb0011110110111011;\n  assign DirectLookupTable_1[2787] = 16'sb0011110110111011;\n  assign DirectLookupTable_1[2788] = 16'sb0011110110111010;\n  assign DirectLookupTable_1[2789] = 16'sb0011110110111010;\n  assign DirectLookupTable_1[2790] = 16'sb0011110110111001;\n  assign DirectLookupTable_1[2791] = 16'sb0011110110111001;\n  assign DirectLookupTable_1[2792] = 16'sb0011110110111001;\n  assign DirectLookupTable_1[2793] = 16'sb0011110110111000;\n  assign DirectLookupTable_1[2794] = 16'sb0011110110111000;\n  assign DirectLookupTable_1[2795] = 16'sb0011110110110111;\n  assign DirectLookupTable_1[2796] = 16'sb0011110110110111;\n  assign DirectLookupTable_1[2797] = 16'sb0011110110110110;\n  assign DirectLookupTable_1[2798] = 16'sb0011110110110110;\n  assign DirectLookupTable_1[2799] = 16'sb0011110110110110;\n  assign DirectLookupTable_1[2800] = 16'sb0011110110110101;\n  assign DirectLookupTable_1[2801] = 16'sb0011110110110101;\n  assign DirectLookupTable_1[2802] = 16'sb0011110110110100;\n  assign DirectLookupTable_1[2803] = 16'sb0011110110110100;\n  assign DirectLookupTable_1[2804] = 16'sb0011110110110100;\n  assign DirectLookupTable_1[2805] = 16'sb0011110110110011;\n  assign DirectLookupTable_1[2806] = 16'sb0011110110110011;\n  assign DirectLookupTable_1[2807] = 16'sb0011110110110010;\n  assign DirectLookupTable_1[2808] = 16'sb0011110110110010;\n  assign DirectLookupTable_1[2809] = 16'sb0011110110110001;\n  assign DirectLookupTable_1[2810] = 16'sb0011110110110001;\n  assign DirectLookupTable_1[2811] = 16'sb0011110110110001;\n  assign DirectLookupTable_1[2812] = 16'sb0011110110110000;\n  assign DirectLookupTable_1[2813] = 16'sb0011110110110000;\n  assign DirectLookupTable_1[2814] = 16'sb0011110110101111;\n  assign DirectLookupTable_1[2815] = 16'sb0011110110101111;\n  assign DirectLookupTable_1[2816] = 16'sb0011110110101111;\n  assign DirectLookupTable_1[2817] = 16'sb0011110110101110;\n  assign DirectLookupTable_1[2818] = 16'sb0011110110101110;\n  assign DirectLookupTable_1[2819] = 16'sb0011110110101101;\n  assign DirectLookupTable_1[2820] = 16'sb0011110110101101;\n  assign DirectLookupTable_1[2821] = 16'sb0011110110101100;\n  assign DirectLookupTable_1[2822] = 16'sb0011110110101100;\n  assign DirectLookupTable_1[2823] = 16'sb0011110110101100;\n  assign DirectLookupTable_1[2824] = 16'sb0011110110101011;\n  assign DirectLookupTable_1[2825] = 16'sb0011110110101011;\n  assign DirectLookupTable_1[2826] = 16'sb0011110110101010;\n  assign DirectLookupTable_1[2827] = 16'sb0011110110101010;\n  assign DirectLookupTable_1[2828] = 16'sb0011110110101001;\n  assign DirectLookupTable_1[2829] = 16'sb0011110110101001;\n  assign DirectLookupTable_1[2830] = 16'sb0011110110101001;\n  assign DirectLookupTable_1[2831] = 16'sb0011110110101000;\n  assign DirectLookupTable_1[2832] = 16'sb0011110110101000;\n  assign DirectLookupTable_1[2833] = 16'sb0011110110100111;\n  assign DirectLookupTable_1[2834] = 16'sb0011110110100111;\n  assign DirectLookupTable_1[2835] = 16'sb0011110110100111;\n  assign DirectLookupTable_1[2836] = 16'sb0011110110100110;\n  assign DirectLookupTable_1[2837] = 16'sb0011110110100110;\n  assign DirectLookupTable_1[2838] = 16'sb0011110110100101;\n  assign DirectLookupTable_1[2839] = 16'sb0011110110100101;\n  assign DirectLookupTable_1[2840] = 16'sb0011110110100100;\n  assign DirectLookupTable_1[2841] = 16'sb0011110110100100;\n  assign DirectLookupTable_1[2842] = 16'sb0011110110100100;\n  assign DirectLookupTable_1[2843] = 16'sb0011110110100011;\n  assign DirectLookupTable_1[2844] = 16'sb0011110110100011;\n  assign DirectLookupTable_1[2845] = 16'sb0011110110100010;\n  assign DirectLookupTable_1[2846] = 16'sb0011110110100010;\n  assign DirectLookupTable_1[2847] = 16'sb0011110110100001;\n  assign DirectLookupTable_1[2848] = 16'sb0011110110100001;\n  assign DirectLookupTable_1[2849] = 16'sb0011110110100001;\n  assign DirectLookupTable_1[2850] = 16'sb0011110110100000;\n  assign DirectLookupTable_1[2851] = 16'sb0011110110100000;\n  assign DirectLookupTable_1[2852] = 16'sb0011110110011111;\n  assign DirectLookupTable_1[2853] = 16'sb0011110110011111;\n  assign DirectLookupTable_1[2854] = 16'sb0011110110011110;\n  assign DirectLookupTable_1[2855] = 16'sb0011110110011110;\n  assign DirectLookupTable_1[2856] = 16'sb0011110110011110;\n  assign DirectLookupTable_1[2857] = 16'sb0011110110011101;\n  assign DirectLookupTable_1[2858] = 16'sb0011110110011101;\n  assign DirectLookupTable_1[2859] = 16'sb0011110110011100;\n  assign DirectLookupTable_1[2860] = 16'sb0011110110011100;\n  assign DirectLookupTable_1[2861] = 16'sb0011110110011100;\n  assign DirectLookupTable_1[2862] = 16'sb0011110110011011;\n  assign DirectLookupTable_1[2863] = 16'sb0011110110011011;\n  assign DirectLookupTable_1[2864] = 16'sb0011110110011010;\n  assign DirectLookupTable_1[2865] = 16'sb0011110110011010;\n  assign DirectLookupTable_1[2866] = 16'sb0011110110011001;\n  assign DirectLookupTable_1[2867] = 16'sb0011110110011001;\n  assign DirectLookupTable_1[2868] = 16'sb0011110110011001;\n  assign DirectLookupTable_1[2869] = 16'sb0011110110011000;\n  assign DirectLookupTable_1[2870] = 16'sb0011110110011000;\n  assign DirectLookupTable_1[2871] = 16'sb0011110110010111;\n  assign DirectLookupTable_1[2872] = 16'sb0011110110010111;\n  assign DirectLookupTable_1[2873] = 16'sb0011110110010110;\n  assign DirectLookupTable_1[2874] = 16'sb0011110110010110;\n  assign DirectLookupTable_1[2875] = 16'sb0011110110010110;\n  assign DirectLookupTable_1[2876] = 16'sb0011110110010101;\n  assign DirectLookupTable_1[2877] = 16'sb0011110110010101;\n  assign DirectLookupTable_1[2878] = 16'sb0011110110010100;\n  assign DirectLookupTable_1[2879] = 16'sb0011110110010100;\n  assign DirectLookupTable_1[2880] = 16'sb0011110110010011;\n  assign DirectLookupTable_1[2881] = 16'sb0011110110010011;\n  assign DirectLookupTable_1[2882] = 16'sb0011110110010011;\n  assign DirectLookupTable_1[2883] = 16'sb0011110110010010;\n  assign DirectLookupTable_1[2884] = 16'sb0011110110010010;\n  assign DirectLookupTable_1[2885] = 16'sb0011110110010001;\n  assign DirectLookupTable_1[2886] = 16'sb0011110110010001;\n  assign DirectLookupTable_1[2887] = 16'sb0011110110010000;\n  assign DirectLookupTable_1[2888] = 16'sb0011110110010000;\n  assign DirectLookupTable_1[2889] = 16'sb0011110110010000;\n  assign DirectLookupTable_1[2890] = 16'sb0011110110001111;\n  assign DirectLookupTable_1[2891] = 16'sb0011110110001111;\n  assign DirectLookupTable_1[2892] = 16'sb0011110110001110;\n  assign DirectLookupTable_1[2893] = 16'sb0011110110001110;\n  assign DirectLookupTable_1[2894] = 16'sb0011110110001101;\n  assign DirectLookupTable_1[2895] = 16'sb0011110110001101;\n  assign DirectLookupTable_1[2896] = 16'sb0011110110001101;\n  assign DirectLookupTable_1[2897] = 16'sb0011110110001100;\n  assign DirectLookupTable_1[2898] = 16'sb0011110110001100;\n  assign DirectLookupTable_1[2899] = 16'sb0011110110001011;\n  assign DirectLookupTable_1[2900] = 16'sb0011110110001011;\n  assign DirectLookupTable_1[2901] = 16'sb0011110110001010;\n  assign DirectLookupTable_1[2902] = 16'sb0011110110001010;\n  assign DirectLookupTable_1[2903] = 16'sb0011110110001010;\n  assign DirectLookupTable_1[2904] = 16'sb0011110110001001;\n  assign DirectLookupTable_1[2905] = 16'sb0011110110001001;\n  assign DirectLookupTable_1[2906] = 16'sb0011110110001000;\n  assign DirectLookupTable_1[2907] = 16'sb0011110110001000;\n  assign DirectLookupTable_1[2908] = 16'sb0011110110000111;\n  assign DirectLookupTable_1[2909] = 16'sb0011110110000111;\n  assign DirectLookupTable_1[2910] = 16'sb0011110110000110;\n  assign DirectLookupTable_1[2911] = 16'sb0011110110000110;\n  assign DirectLookupTable_1[2912] = 16'sb0011110110000110;\n  assign DirectLookupTable_1[2913] = 16'sb0011110110000101;\n  assign DirectLookupTable_1[2914] = 16'sb0011110110000101;\n  assign DirectLookupTable_1[2915] = 16'sb0011110110000100;\n  assign DirectLookupTable_1[2916] = 16'sb0011110110000100;\n  assign DirectLookupTable_1[2917] = 16'sb0011110110000011;\n  assign DirectLookupTable_1[2918] = 16'sb0011110110000011;\n  assign DirectLookupTable_1[2919] = 16'sb0011110110000011;\n  assign DirectLookupTable_1[2920] = 16'sb0011110110000010;\n  assign DirectLookupTable_1[2921] = 16'sb0011110110000010;\n  assign DirectLookupTable_1[2922] = 16'sb0011110110000001;\n  assign DirectLookupTable_1[2923] = 16'sb0011110110000001;\n  assign DirectLookupTable_1[2924] = 16'sb0011110110000000;\n  assign DirectLookupTable_1[2925] = 16'sb0011110110000000;\n  assign DirectLookupTable_1[2926] = 16'sb0011110110000000;\n  assign DirectLookupTable_1[2927] = 16'sb0011110101111111;\n  assign DirectLookupTable_1[2928] = 16'sb0011110101111111;\n  assign DirectLookupTable_1[2929] = 16'sb0011110101111110;\n  assign DirectLookupTable_1[2930] = 16'sb0011110101111110;\n  assign DirectLookupTable_1[2931] = 16'sb0011110101111101;\n  assign DirectLookupTable_1[2932] = 16'sb0011110101111101;\n  assign DirectLookupTable_1[2933] = 16'sb0011110101111100;\n  assign DirectLookupTable_1[2934] = 16'sb0011110101111100;\n  assign DirectLookupTable_1[2935] = 16'sb0011110101111100;\n  assign DirectLookupTable_1[2936] = 16'sb0011110101111011;\n  assign DirectLookupTable_1[2937] = 16'sb0011110101111011;\n  assign DirectLookupTable_1[2938] = 16'sb0011110101111010;\n  assign DirectLookupTable_1[2939] = 16'sb0011110101111010;\n  assign DirectLookupTable_1[2940] = 16'sb0011110101111001;\n  assign DirectLookupTable_1[2941] = 16'sb0011110101111001;\n  assign DirectLookupTable_1[2942] = 16'sb0011110101111001;\n  assign DirectLookupTable_1[2943] = 16'sb0011110101111000;\n  assign DirectLookupTable_1[2944] = 16'sb0011110101111000;\n  assign DirectLookupTable_1[2945] = 16'sb0011110101110111;\n  assign DirectLookupTable_1[2946] = 16'sb0011110101110111;\n  assign DirectLookupTable_1[2947] = 16'sb0011110101110110;\n  assign DirectLookupTable_1[2948] = 16'sb0011110101110110;\n  assign DirectLookupTable_1[2949] = 16'sb0011110101110110;\n  assign DirectLookupTable_1[2950] = 16'sb0011110101110101;\n  assign DirectLookupTable_1[2951] = 16'sb0011110101110101;\n  assign DirectLookupTable_1[2952] = 16'sb0011110101110100;\n  assign DirectLookupTable_1[2953] = 16'sb0011110101110100;\n  assign DirectLookupTable_1[2954] = 16'sb0011110101110011;\n  assign DirectLookupTable_1[2955] = 16'sb0011110101110011;\n  assign DirectLookupTable_1[2956] = 16'sb0011110101110010;\n  assign DirectLookupTable_1[2957] = 16'sb0011110101110010;\n  assign DirectLookupTable_1[2958] = 16'sb0011110101110010;\n  assign DirectLookupTable_1[2959] = 16'sb0011110101110001;\n  assign DirectLookupTable_1[2960] = 16'sb0011110101110001;\n  assign DirectLookupTable_1[2961] = 16'sb0011110101110000;\n  assign DirectLookupTable_1[2962] = 16'sb0011110101110000;\n  assign DirectLookupTable_1[2963] = 16'sb0011110101101111;\n  assign DirectLookupTable_1[2964] = 16'sb0011110101101111;\n  assign DirectLookupTable_1[2965] = 16'sb0011110101101110;\n  assign DirectLookupTable_1[2966] = 16'sb0011110101101110;\n  assign DirectLookupTable_1[2967] = 16'sb0011110101101110;\n  assign DirectLookupTable_1[2968] = 16'sb0011110101101101;\n  assign DirectLookupTable_1[2969] = 16'sb0011110101101101;\n  assign DirectLookupTable_1[2970] = 16'sb0011110101101100;\n  assign DirectLookupTable_1[2971] = 16'sb0011110101101100;\n  assign DirectLookupTable_1[2972] = 16'sb0011110101101011;\n  assign DirectLookupTable_1[2973] = 16'sb0011110101101011;\n  assign DirectLookupTable_1[2974] = 16'sb0011110101101011;\n  assign DirectLookupTable_1[2975] = 16'sb0011110101101010;\n  assign DirectLookupTable_1[2976] = 16'sb0011110101101010;\n  assign DirectLookupTable_1[2977] = 16'sb0011110101101001;\n  assign DirectLookupTable_1[2978] = 16'sb0011110101101001;\n  assign DirectLookupTable_1[2979] = 16'sb0011110101101000;\n  assign DirectLookupTable_1[2980] = 16'sb0011110101101000;\n  assign DirectLookupTable_1[2981] = 16'sb0011110101100111;\n  assign DirectLookupTable_1[2982] = 16'sb0011110101100111;\n  assign DirectLookupTable_1[2983] = 16'sb0011110101100111;\n  assign DirectLookupTable_1[2984] = 16'sb0011110101100110;\n  assign DirectLookupTable_1[2985] = 16'sb0011110101100110;\n  assign DirectLookupTable_1[2986] = 16'sb0011110101100101;\n  assign DirectLookupTable_1[2987] = 16'sb0011110101100101;\n  assign DirectLookupTable_1[2988] = 16'sb0011110101100100;\n  assign DirectLookupTable_1[2989] = 16'sb0011110101100100;\n  assign DirectLookupTable_1[2990] = 16'sb0011110101100011;\n  assign DirectLookupTable_1[2991] = 16'sb0011110101100011;\n  assign DirectLookupTable_1[2992] = 16'sb0011110101100011;\n  assign DirectLookupTable_1[2993] = 16'sb0011110101100010;\n  assign DirectLookupTable_1[2994] = 16'sb0011110101100010;\n  assign DirectLookupTable_1[2995] = 16'sb0011110101100001;\n  assign DirectLookupTable_1[2996] = 16'sb0011110101100001;\n  assign DirectLookupTable_1[2997] = 16'sb0011110101100000;\n  assign DirectLookupTable_1[2998] = 16'sb0011110101100000;\n  assign DirectLookupTable_1[2999] = 16'sb0011110101011111;\n  assign DirectLookupTable_1[3000] = 16'sb0011110101011111;\n  assign DirectLookupTable_1[3001] = 16'sb0011110101011111;\n  assign DirectLookupTable_1[3002] = 16'sb0011110101011110;\n  assign DirectLookupTable_1[3003] = 16'sb0011110101011110;\n  assign DirectLookupTable_1[3004] = 16'sb0011110101011101;\n  assign DirectLookupTable_1[3005] = 16'sb0011110101011101;\n  assign DirectLookupTable_1[3006] = 16'sb0011110101011100;\n  assign DirectLookupTable_1[3007] = 16'sb0011110101011100;\n  assign DirectLookupTable_1[3008] = 16'sb0011110101011011;\n  assign DirectLookupTable_1[3009] = 16'sb0011110101011011;\n  assign DirectLookupTable_1[3010] = 16'sb0011110101011011;\n  assign DirectLookupTable_1[3011] = 16'sb0011110101011010;\n  assign DirectLookupTable_1[3012] = 16'sb0011110101011010;\n  assign DirectLookupTable_1[3013] = 16'sb0011110101011001;\n  assign DirectLookupTable_1[3014] = 16'sb0011110101011001;\n  assign DirectLookupTable_1[3015] = 16'sb0011110101011000;\n  assign DirectLookupTable_1[3016] = 16'sb0011110101011000;\n  assign DirectLookupTable_1[3017] = 16'sb0011110101010111;\n  assign DirectLookupTable_1[3018] = 16'sb0011110101010111;\n  assign DirectLookupTable_1[3019] = 16'sb0011110101010110;\n  assign DirectLookupTable_1[3020] = 16'sb0011110101010110;\n  assign DirectLookupTable_1[3021] = 16'sb0011110101010110;\n  assign DirectLookupTable_1[3022] = 16'sb0011110101010101;\n  assign DirectLookupTable_1[3023] = 16'sb0011110101010101;\n  assign DirectLookupTable_1[3024] = 16'sb0011110101010100;\n  assign DirectLookupTable_1[3025] = 16'sb0011110101010100;\n  assign DirectLookupTable_1[3026] = 16'sb0011110101010011;\n  assign DirectLookupTable_1[3027] = 16'sb0011110101010011;\n  assign DirectLookupTable_1[3028] = 16'sb0011110101010010;\n  assign DirectLookupTable_1[3029] = 16'sb0011110101010010;\n  assign DirectLookupTable_1[3030] = 16'sb0011110101010010;\n  assign DirectLookupTable_1[3031] = 16'sb0011110101010001;\n  assign DirectLookupTable_1[3032] = 16'sb0011110101010001;\n  assign DirectLookupTable_1[3033] = 16'sb0011110101010000;\n  assign DirectLookupTable_1[3034] = 16'sb0011110101010000;\n  assign DirectLookupTable_1[3035] = 16'sb0011110101001111;\n  assign DirectLookupTable_1[3036] = 16'sb0011110101001111;\n  assign DirectLookupTable_1[3037] = 16'sb0011110101001110;\n  assign DirectLookupTable_1[3038] = 16'sb0011110101001110;\n  assign DirectLookupTable_1[3039] = 16'sb0011110101001101;\n  assign DirectLookupTable_1[3040] = 16'sb0011110101001101;\n  assign DirectLookupTable_1[3041] = 16'sb0011110101001101;\n  assign DirectLookupTable_1[3042] = 16'sb0011110101001100;\n  assign DirectLookupTable_1[3043] = 16'sb0011110101001100;\n  assign DirectLookupTable_1[3044] = 16'sb0011110101001011;\n  assign DirectLookupTable_1[3045] = 16'sb0011110101001011;\n  assign DirectLookupTable_1[3046] = 16'sb0011110101001010;\n  assign DirectLookupTable_1[3047] = 16'sb0011110101001010;\n  assign DirectLookupTable_1[3048] = 16'sb0011110101001001;\n  assign DirectLookupTable_1[3049] = 16'sb0011110101001001;\n  assign DirectLookupTable_1[3050] = 16'sb0011110101001001;\n  assign DirectLookupTable_1[3051] = 16'sb0011110101001000;\n  assign DirectLookupTable_1[3052] = 16'sb0011110101001000;\n  assign DirectLookupTable_1[3053] = 16'sb0011110101000111;\n  assign DirectLookupTable_1[3054] = 16'sb0011110101000111;\n  assign DirectLookupTable_1[3055] = 16'sb0011110101000110;\n  assign DirectLookupTable_1[3056] = 16'sb0011110101000110;\n  assign DirectLookupTable_1[3057] = 16'sb0011110101000101;\n  assign DirectLookupTable_1[3058] = 16'sb0011110101000101;\n  assign DirectLookupTable_1[3059] = 16'sb0011110101000100;\n  assign DirectLookupTable_1[3060] = 16'sb0011110101000100;\n  assign DirectLookupTable_1[3061] = 16'sb0011110101000100;\n  assign DirectLookupTable_1[3062] = 16'sb0011110101000011;\n  assign DirectLookupTable_1[3063] = 16'sb0011110101000011;\n  assign DirectLookupTable_1[3064] = 16'sb0011110101000010;\n  assign DirectLookupTable_1[3065] = 16'sb0011110101000010;\n  assign DirectLookupTable_1[3066] = 16'sb0011110101000001;\n  assign DirectLookupTable_1[3067] = 16'sb0011110101000001;\n  assign DirectLookupTable_1[3068] = 16'sb0011110101000000;\n  assign DirectLookupTable_1[3069] = 16'sb0011110101000000;\n  assign DirectLookupTable_1[3070] = 16'sb0011110100111111;\n  assign DirectLookupTable_1[3071] = 16'sb0011110100111111;\n  assign DirectLookupTable_1[3072] = 16'sb0011110100111111;\n  assign DirectLookupTable_1[3073] = 16'sb0011110100111110;\n  assign DirectLookupTable_1[3074] = 16'sb0011110100111110;\n  assign DirectLookupTable_1[3075] = 16'sb0011110100111101;\n  assign DirectLookupTable_1[3076] = 16'sb0011110100111101;\n  assign DirectLookupTable_1[3077] = 16'sb0011110100111100;\n  assign DirectLookupTable_1[3078] = 16'sb0011110100111100;\n  assign DirectLookupTable_1[3079] = 16'sb0011110100111011;\n  assign DirectLookupTable_1[3080] = 16'sb0011110100111011;\n  assign DirectLookupTable_1[3081] = 16'sb0011110100111010;\n  assign DirectLookupTable_1[3082] = 16'sb0011110100111010;\n  assign DirectLookupTable_1[3083] = 16'sb0011110100111001;\n  assign DirectLookupTable_1[3084] = 16'sb0011110100111001;\n  assign DirectLookupTable_1[3085] = 16'sb0011110100111001;\n  assign DirectLookupTable_1[3086] = 16'sb0011110100111000;\n  assign DirectLookupTable_1[3087] = 16'sb0011110100111000;\n  assign DirectLookupTable_1[3088] = 16'sb0011110100110111;\n  assign DirectLookupTable_1[3089] = 16'sb0011110100110111;\n  assign DirectLookupTable_1[3090] = 16'sb0011110100110110;\n  assign DirectLookupTable_1[3091] = 16'sb0011110100110110;\n  assign DirectLookupTable_1[3092] = 16'sb0011110100110101;\n  assign DirectLookupTable_1[3093] = 16'sb0011110100110101;\n  assign DirectLookupTable_1[3094] = 16'sb0011110100110100;\n  assign DirectLookupTable_1[3095] = 16'sb0011110100110100;\n  assign DirectLookupTable_1[3096] = 16'sb0011110100110100;\n  assign DirectLookupTable_1[3097] = 16'sb0011110100110011;\n  assign DirectLookupTable_1[3098] = 16'sb0011110100110011;\n  assign DirectLookupTable_1[3099] = 16'sb0011110100110010;\n  assign DirectLookupTable_1[3100] = 16'sb0011110100110010;\n  assign DirectLookupTable_1[3101] = 16'sb0011110100110001;\n  assign DirectLookupTable_1[3102] = 16'sb0011110100110001;\n  assign DirectLookupTable_1[3103] = 16'sb0011110100110000;\n  assign DirectLookupTable_1[3104] = 16'sb0011110100110000;\n  assign DirectLookupTable_1[3105] = 16'sb0011110100101111;\n  assign DirectLookupTable_1[3106] = 16'sb0011110100101111;\n  assign DirectLookupTable_1[3107] = 16'sb0011110100101110;\n  assign DirectLookupTable_1[3108] = 16'sb0011110100101110;\n  assign DirectLookupTable_1[3109] = 16'sb0011110100101110;\n  assign DirectLookupTable_1[3110] = 16'sb0011110100101101;\n  assign DirectLookupTable_1[3111] = 16'sb0011110100101101;\n  assign DirectLookupTable_1[3112] = 16'sb0011110100101100;\n  assign DirectLookupTable_1[3113] = 16'sb0011110100101100;\n  assign DirectLookupTable_1[3114] = 16'sb0011110100101011;\n  assign DirectLookupTable_1[3115] = 16'sb0011110100101011;\n  assign DirectLookupTable_1[3116] = 16'sb0011110100101010;\n  assign DirectLookupTable_1[3117] = 16'sb0011110100101010;\n  assign DirectLookupTable_1[3118] = 16'sb0011110100101001;\n  assign DirectLookupTable_1[3119] = 16'sb0011110100101001;\n  assign DirectLookupTable_1[3120] = 16'sb0011110100101000;\n  assign DirectLookupTable_1[3121] = 16'sb0011110100101000;\n  assign DirectLookupTable_1[3122] = 16'sb0011110100101000;\n  assign DirectLookupTable_1[3123] = 16'sb0011110100100111;\n  assign DirectLookupTable_1[3124] = 16'sb0011110100100111;\n  assign DirectLookupTable_1[3125] = 16'sb0011110100100110;\n  assign DirectLookupTable_1[3126] = 16'sb0011110100100110;\n  assign DirectLookupTable_1[3127] = 16'sb0011110100100101;\n  assign DirectLookupTable_1[3128] = 16'sb0011110100100101;\n  assign DirectLookupTable_1[3129] = 16'sb0011110100100100;\n  assign DirectLookupTable_1[3130] = 16'sb0011110100100100;\n  assign DirectLookupTable_1[3131] = 16'sb0011110100100011;\n  assign DirectLookupTable_1[3132] = 16'sb0011110100100011;\n  assign DirectLookupTable_1[3133] = 16'sb0011110100100010;\n  assign DirectLookupTable_1[3134] = 16'sb0011110100100010;\n  assign DirectLookupTable_1[3135] = 16'sb0011110100100001;\n  assign DirectLookupTable_1[3136] = 16'sb0011110100100001;\n  assign DirectLookupTable_1[3137] = 16'sb0011110100100001;\n  assign DirectLookupTable_1[3138] = 16'sb0011110100100000;\n  assign DirectLookupTable_1[3139] = 16'sb0011110100100000;\n  assign DirectLookupTable_1[3140] = 16'sb0011110100011111;\n  assign DirectLookupTable_1[3141] = 16'sb0011110100011111;\n  assign DirectLookupTable_1[3142] = 16'sb0011110100011110;\n  assign DirectLookupTable_1[3143] = 16'sb0011110100011110;\n  assign DirectLookupTable_1[3144] = 16'sb0011110100011101;\n  assign DirectLookupTable_1[3145] = 16'sb0011110100011101;\n  assign DirectLookupTable_1[3146] = 16'sb0011110100011100;\n  assign DirectLookupTable_1[3147] = 16'sb0011110100011100;\n  assign DirectLookupTable_1[3148] = 16'sb0011110100011011;\n  assign DirectLookupTable_1[3149] = 16'sb0011110100011011;\n  assign DirectLookupTable_1[3150] = 16'sb0011110100011011;\n  assign DirectLookupTable_1[3151] = 16'sb0011110100011010;\n  assign DirectLookupTable_1[3152] = 16'sb0011110100011010;\n  assign DirectLookupTable_1[3153] = 16'sb0011110100011001;\n  assign DirectLookupTable_1[3154] = 16'sb0011110100011001;\n  assign DirectLookupTable_1[3155] = 16'sb0011110100011000;\n  assign DirectLookupTable_1[3156] = 16'sb0011110100011000;\n  assign DirectLookupTable_1[3157] = 16'sb0011110100010111;\n  assign DirectLookupTable_1[3158] = 16'sb0011110100010111;\n  assign DirectLookupTable_1[3159] = 16'sb0011110100010110;\n  assign DirectLookupTable_1[3160] = 16'sb0011110100010110;\n  assign DirectLookupTable_1[3161] = 16'sb0011110100010101;\n  assign DirectLookupTable_1[3162] = 16'sb0011110100010101;\n  assign DirectLookupTable_1[3163] = 16'sb0011110100010100;\n  assign DirectLookupTable_1[3164] = 16'sb0011110100010100;\n  assign DirectLookupTable_1[3165] = 16'sb0011110100010011;\n  assign DirectLookupTable_1[3166] = 16'sb0011110100010011;\n  assign DirectLookupTable_1[3167] = 16'sb0011110100010011;\n  assign DirectLookupTable_1[3168] = 16'sb0011110100010010;\n  assign DirectLookupTable_1[3169] = 16'sb0011110100010010;\n  assign DirectLookupTable_1[3170] = 16'sb0011110100010001;\n  assign DirectLookupTable_1[3171] = 16'sb0011110100010001;\n  assign DirectLookupTable_1[3172] = 16'sb0011110100010000;\n  assign DirectLookupTable_1[3173] = 16'sb0011110100010000;\n  assign DirectLookupTable_1[3174] = 16'sb0011110100001111;\n  assign DirectLookupTable_1[3175] = 16'sb0011110100001111;\n  assign DirectLookupTable_1[3176] = 16'sb0011110100001110;\n  assign DirectLookupTable_1[3177] = 16'sb0011110100001110;\n  assign DirectLookupTable_1[3178] = 16'sb0011110100001101;\n  assign DirectLookupTable_1[3179] = 16'sb0011110100001101;\n  assign DirectLookupTable_1[3180] = 16'sb0011110100001100;\n  assign DirectLookupTable_1[3181] = 16'sb0011110100001100;\n  assign DirectLookupTable_1[3182] = 16'sb0011110100001011;\n  assign DirectLookupTable_1[3183] = 16'sb0011110100001011;\n  assign DirectLookupTable_1[3184] = 16'sb0011110100001011;\n  assign DirectLookupTable_1[3185] = 16'sb0011110100001010;\n  assign DirectLookupTable_1[3186] = 16'sb0011110100001010;\n  assign DirectLookupTable_1[3187] = 16'sb0011110100001001;\n  assign DirectLookupTable_1[3188] = 16'sb0011110100001001;\n  assign DirectLookupTable_1[3189] = 16'sb0011110100001000;\n  assign DirectLookupTable_1[3190] = 16'sb0011110100001000;\n  assign DirectLookupTable_1[3191] = 16'sb0011110100000111;\n  assign DirectLookupTable_1[3192] = 16'sb0011110100000111;\n  assign DirectLookupTable_1[3193] = 16'sb0011110100000110;\n  assign DirectLookupTable_1[3194] = 16'sb0011110100000110;\n  assign DirectLookupTable_1[3195] = 16'sb0011110100000101;\n  assign DirectLookupTable_1[3196] = 16'sb0011110100000101;\n  assign DirectLookupTable_1[3197] = 16'sb0011110100000100;\n  assign DirectLookupTable_1[3198] = 16'sb0011110100000100;\n  assign DirectLookupTable_1[3199] = 16'sb0011110100000011;\n  assign DirectLookupTable_1[3200] = 16'sb0011110100000011;\n  assign DirectLookupTable_1[3201] = 16'sb0011110100000010;\n  assign DirectLookupTable_1[3202] = 16'sb0011110100000010;\n  assign DirectLookupTable_1[3203] = 16'sb0011110100000010;\n  assign DirectLookupTable_1[3204] = 16'sb0011110100000001;\n  assign DirectLookupTable_1[3205] = 16'sb0011110100000001;\n  assign DirectLookupTable_1[3206] = 16'sb0011110100000000;\n  assign DirectLookupTable_1[3207] = 16'sb0011110100000000;\n  assign DirectLookupTable_1[3208] = 16'sb0011110011111111;\n  assign DirectLookupTable_1[3209] = 16'sb0011110011111111;\n  assign DirectLookupTable_1[3210] = 16'sb0011110011111110;\n  assign DirectLookupTable_1[3211] = 16'sb0011110011111110;\n  assign DirectLookupTable_1[3212] = 16'sb0011110011111101;\n  assign DirectLookupTable_1[3213] = 16'sb0011110011111101;\n  assign DirectLookupTable_1[3214] = 16'sb0011110011111100;\n  assign DirectLookupTable_1[3215] = 16'sb0011110011111100;\n  assign DirectLookupTable_1[3216] = 16'sb0011110011111011;\n  assign DirectLookupTable_1[3217] = 16'sb0011110011111011;\n  assign DirectLookupTable_1[3218] = 16'sb0011110011111010;\n  assign DirectLookupTable_1[3219] = 16'sb0011110011111010;\n  assign DirectLookupTable_1[3220] = 16'sb0011110011111001;\n  assign DirectLookupTable_1[3221] = 16'sb0011110011111001;\n  assign DirectLookupTable_1[3222] = 16'sb0011110011111000;\n  assign DirectLookupTable_1[3223] = 16'sb0011110011111000;\n  assign DirectLookupTable_1[3224] = 16'sb0011110011111000;\n  assign DirectLookupTable_1[3225] = 16'sb0011110011110111;\n  assign DirectLookupTable_1[3226] = 16'sb0011110011110111;\n  assign DirectLookupTable_1[3227] = 16'sb0011110011110110;\n  assign DirectLookupTable_1[3228] = 16'sb0011110011110110;\n  assign DirectLookupTable_1[3229] = 16'sb0011110011110101;\n  assign DirectLookupTable_1[3230] = 16'sb0011110011110101;\n  assign DirectLookupTable_1[3231] = 16'sb0011110011110100;\n  assign DirectLookupTable_1[3232] = 16'sb0011110011110100;\n  assign DirectLookupTable_1[3233] = 16'sb0011110011110011;\n  assign DirectLookupTable_1[3234] = 16'sb0011110011110011;\n  assign DirectLookupTable_1[3235] = 16'sb0011110011110010;\n  assign DirectLookupTable_1[3236] = 16'sb0011110011110010;\n  assign DirectLookupTable_1[3237] = 16'sb0011110011110001;\n  assign DirectLookupTable_1[3238] = 16'sb0011110011110001;\n  assign DirectLookupTable_1[3239] = 16'sb0011110011110000;\n  assign DirectLookupTable_1[3240] = 16'sb0011110011110000;\n  assign DirectLookupTable_1[3241] = 16'sb0011110011101111;\n  assign DirectLookupTable_1[3242] = 16'sb0011110011101111;\n  assign DirectLookupTable_1[3243] = 16'sb0011110011101110;\n  assign DirectLookupTable_1[3244] = 16'sb0011110011101110;\n  assign DirectLookupTable_1[3245] = 16'sb0011110011101101;\n  assign DirectLookupTable_1[3246] = 16'sb0011110011101101;\n  assign DirectLookupTable_1[3247] = 16'sb0011110011101101;\n  assign DirectLookupTable_1[3248] = 16'sb0011110011101100;\n  assign DirectLookupTable_1[3249] = 16'sb0011110011101100;\n  assign DirectLookupTable_1[3250] = 16'sb0011110011101011;\n  assign DirectLookupTable_1[3251] = 16'sb0011110011101011;\n  assign DirectLookupTable_1[3252] = 16'sb0011110011101010;\n  assign DirectLookupTable_1[3253] = 16'sb0011110011101010;\n  assign DirectLookupTable_1[3254] = 16'sb0011110011101001;\n  assign DirectLookupTable_1[3255] = 16'sb0011110011101001;\n  assign DirectLookupTable_1[3256] = 16'sb0011110011101000;\n  assign DirectLookupTable_1[3257] = 16'sb0011110011101000;\n  assign DirectLookupTable_1[3258] = 16'sb0011110011100111;\n  assign DirectLookupTable_1[3259] = 16'sb0011110011100111;\n  assign DirectLookupTable_1[3260] = 16'sb0011110011100110;\n  assign DirectLookupTable_1[3261] = 16'sb0011110011100110;\n  assign DirectLookupTable_1[3262] = 16'sb0011110011100101;\n  assign DirectLookupTable_1[3263] = 16'sb0011110011100101;\n  assign DirectLookupTable_1[3264] = 16'sb0011110011100100;\n  assign DirectLookupTable_1[3265] = 16'sb0011110011100100;\n  assign DirectLookupTable_1[3266] = 16'sb0011110011100011;\n  assign DirectLookupTable_1[3267] = 16'sb0011110011100011;\n  assign DirectLookupTable_1[3268] = 16'sb0011110011100010;\n  assign DirectLookupTable_1[3269] = 16'sb0011110011100010;\n  assign DirectLookupTable_1[3270] = 16'sb0011110011100001;\n  assign DirectLookupTable_1[3271] = 16'sb0011110011100001;\n  assign DirectLookupTable_1[3272] = 16'sb0011110011100000;\n  assign DirectLookupTable_1[3273] = 16'sb0011110011100000;\n  assign DirectLookupTable_1[3274] = 16'sb0011110011011111;\n  assign DirectLookupTable_1[3275] = 16'sb0011110011011111;\n  assign DirectLookupTable_1[3276] = 16'sb0011110011011110;\n  assign DirectLookupTable_1[3277] = 16'sb0011110011011110;\n  assign DirectLookupTable_1[3278] = 16'sb0011110011011110;\n  assign DirectLookupTable_1[3279] = 16'sb0011110011011101;\n  assign DirectLookupTable_1[3280] = 16'sb0011110011011101;\n  assign DirectLookupTable_1[3281] = 16'sb0011110011011100;\n  assign DirectLookupTable_1[3282] = 16'sb0011110011011100;\n  assign DirectLookupTable_1[3283] = 16'sb0011110011011011;\n  assign DirectLookupTable_1[3284] = 16'sb0011110011011011;\n  assign DirectLookupTable_1[3285] = 16'sb0011110011011010;\n  assign DirectLookupTable_1[3286] = 16'sb0011110011011010;\n  assign DirectLookupTable_1[3287] = 16'sb0011110011011001;\n  assign DirectLookupTable_1[3288] = 16'sb0011110011011001;\n  assign DirectLookupTable_1[3289] = 16'sb0011110011011000;\n  assign DirectLookupTable_1[3290] = 16'sb0011110011011000;\n  assign DirectLookupTable_1[3291] = 16'sb0011110011010111;\n  assign DirectLookupTable_1[3292] = 16'sb0011110011010111;\n  assign DirectLookupTable_1[3293] = 16'sb0011110011010110;\n  assign DirectLookupTable_1[3294] = 16'sb0011110011010110;\n  assign DirectLookupTable_1[3295] = 16'sb0011110011010101;\n  assign DirectLookupTable_1[3296] = 16'sb0011110011010101;\n  assign DirectLookupTable_1[3297] = 16'sb0011110011010100;\n  assign DirectLookupTable_1[3298] = 16'sb0011110011010100;\n  assign DirectLookupTable_1[3299] = 16'sb0011110011010011;\n  assign DirectLookupTable_1[3300] = 16'sb0011110011010011;\n  assign DirectLookupTable_1[3301] = 16'sb0011110011010010;\n  assign DirectLookupTable_1[3302] = 16'sb0011110011010010;\n  assign DirectLookupTable_1[3303] = 16'sb0011110011010001;\n  assign DirectLookupTable_1[3304] = 16'sb0011110011010001;\n  assign DirectLookupTable_1[3305] = 16'sb0011110011010000;\n  assign DirectLookupTable_1[3306] = 16'sb0011110011010000;\n  assign DirectLookupTable_1[3307] = 16'sb0011110011001111;\n  assign DirectLookupTable_1[3308] = 16'sb0011110011001111;\n  assign DirectLookupTable_1[3309] = 16'sb0011110011001110;\n  assign DirectLookupTable_1[3310] = 16'sb0011110011001110;\n  assign DirectLookupTable_1[3311] = 16'sb0011110011001101;\n  assign DirectLookupTable_1[3312] = 16'sb0011110011001101;\n  assign DirectLookupTable_1[3313] = 16'sb0011110011001100;\n  assign DirectLookupTable_1[3314] = 16'sb0011110011001100;\n  assign DirectLookupTable_1[3315] = 16'sb0011110011001011;\n  assign DirectLookupTable_1[3316] = 16'sb0011110011001011;\n  assign DirectLookupTable_1[3317] = 16'sb0011110011001010;\n  assign DirectLookupTable_1[3318] = 16'sb0011110011001010;\n  assign DirectLookupTable_1[3319] = 16'sb0011110011001001;\n  assign DirectLookupTable_1[3320] = 16'sb0011110011001001;\n  assign DirectLookupTable_1[3321] = 16'sb0011110011001001;\n  assign DirectLookupTable_1[3322] = 16'sb0011110011001000;\n  assign DirectLookupTable_1[3323] = 16'sb0011110011001000;\n  assign DirectLookupTable_1[3324] = 16'sb0011110011000111;\n  assign DirectLookupTable_1[3325] = 16'sb0011110011000111;\n  assign DirectLookupTable_1[3326] = 16'sb0011110011000110;\n  assign DirectLookupTable_1[3327] = 16'sb0011110011000110;\n  assign DirectLookupTable_1[3328] = 16'sb0011110011000101;\n  assign DirectLookupTable_1[3329] = 16'sb0011110011000101;\n  assign DirectLookupTable_1[3330] = 16'sb0011110011000100;\n  assign DirectLookupTable_1[3331] = 16'sb0011110011000100;\n  assign DirectLookupTable_1[3332] = 16'sb0011110011000011;\n  assign DirectLookupTable_1[3333] = 16'sb0011110011000011;\n  assign DirectLookupTable_1[3334] = 16'sb0011110011000010;\n  assign DirectLookupTable_1[3335] = 16'sb0011110011000010;\n  assign DirectLookupTable_1[3336] = 16'sb0011110011000001;\n  assign DirectLookupTable_1[3337] = 16'sb0011110011000001;\n  assign DirectLookupTable_1[3338] = 16'sb0011110011000000;\n  assign DirectLookupTable_1[3339] = 16'sb0011110011000000;\n  assign DirectLookupTable_1[3340] = 16'sb0011110010111111;\n  assign DirectLookupTable_1[3341] = 16'sb0011110010111111;\n  assign DirectLookupTable_1[3342] = 16'sb0011110010111110;\n  assign DirectLookupTable_1[3343] = 16'sb0011110010111110;\n  assign DirectLookupTable_1[3344] = 16'sb0011110010111101;\n  assign DirectLookupTable_1[3345] = 16'sb0011110010111101;\n  assign DirectLookupTable_1[3346] = 16'sb0011110010111100;\n  assign DirectLookupTable_1[3347] = 16'sb0011110010111100;\n  assign DirectLookupTable_1[3348] = 16'sb0011110010111011;\n  assign DirectLookupTable_1[3349] = 16'sb0011110010111011;\n  assign DirectLookupTable_1[3350] = 16'sb0011110010111010;\n  assign DirectLookupTable_1[3351] = 16'sb0011110010111010;\n  assign DirectLookupTable_1[3352] = 16'sb0011110010111001;\n  assign DirectLookupTable_1[3353] = 16'sb0011110010111001;\n  assign DirectLookupTable_1[3354] = 16'sb0011110010111000;\n  assign DirectLookupTable_1[3355] = 16'sb0011110010111000;\n  assign DirectLookupTable_1[3356] = 16'sb0011110010110111;\n  assign DirectLookupTable_1[3357] = 16'sb0011110010110111;\n  assign DirectLookupTable_1[3358] = 16'sb0011110010110110;\n  assign DirectLookupTable_1[3359] = 16'sb0011110010110110;\n  assign DirectLookupTable_1[3360] = 16'sb0011110010110101;\n  assign DirectLookupTable_1[3361] = 16'sb0011110010110101;\n  assign DirectLookupTable_1[3362] = 16'sb0011110010110100;\n  assign DirectLookupTable_1[3363] = 16'sb0011110010110100;\n  assign DirectLookupTable_1[3364] = 16'sb0011110010110011;\n  assign DirectLookupTable_1[3365] = 16'sb0011110010110011;\n  assign DirectLookupTable_1[3366] = 16'sb0011110010110010;\n  assign DirectLookupTable_1[3367] = 16'sb0011110010110010;\n  assign DirectLookupTable_1[3368] = 16'sb0011110010110001;\n  assign DirectLookupTable_1[3369] = 16'sb0011110010110001;\n  assign DirectLookupTable_1[3370] = 16'sb0011110010110000;\n  assign DirectLookupTable_1[3371] = 16'sb0011110010110000;\n  assign DirectLookupTable_1[3372] = 16'sb0011110010101111;\n  assign DirectLookupTable_1[3373] = 16'sb0011110010101111;\n  assign DirectLookupTable_1[3374] = 16'sb0011110010101110;\n  assign DirectLookupTable_1[3375] = 16'sb0011110010101110;\n  assign DirectLookupTable_1[3376] = 16'sb0011110010101101;\n  assign DirectLookupTable_1[3377] = 16'sb0011110010101101;\n  assign DirectLookupTable_1[3378] = 16'sb0011110010101100;\n  assign DirectLookupTable_1[3379] = 16'sb0011110010101100;\n  assign DirectLookupTable_1[3380] = 16'sb0011110010101011;\n  assign DirectLookupTable_1[3381] = 16'sb0011110010101011;\n  assign DirectLookupTable_1[3382] = 16'sb0011110010101010;\n  assign DirectLookupTable_1[3383] = 16'sb0011110010101010;\n  assign DirectLookupTable_1[3384] = 16'sb0011110010101001;\n  assign DirectLookupTable_1[3385] = 16'sb0011110010101001;\n  assign DirectLookupTable_1[3386] = 16'sb0011110010101000;\n  assign DirectLookupTable_1[3387] = 16'sb0011110010101000;\n  assign DirectLookupTable_1[3388] = 16'sb0011110010100111;\n  assign DirectLookupTable_1[3389] = 16'sb0011110010100111;\n  assign DirectLookupTable_1[3390] = 16'sb0011110010100110;\n  assign DirectLookupTable_1[3391] = 16'sb0011110010100110;\n  assign DirectLookupTable_1[3392] = 16'sb0011110010100101;\n  assign DirectLookupTable_1[3393] = 16'sb0011110010100101;\n  assign DirectLookupTable_1[3394] = 16'sb0011110010100100;\n  assign DirectLookupTable_1[3395] = 16'sb0011110010100100;\n  assign DirectLookupTable_1[3396] = 16'sb0011110010100011;\n  assign DirectLookupTable_1[3397] = 16'sb0011110010100011;\n  assign DirectLookupTable_1[3398] = 16'sb0011110010100010;\n  assign DirectLookupTable_1[3399] = 16'sb0011110010100010;\n  assign DirectLookupTable_1[3400] = 16'sb0011110010100001;\n  assign DirectLookupTable_1[3401] = 16'sb0011110010100001;\n  assign DirectLookupTable_1[3402] = 16'sb0011110010100000;\n  assign DirectLookupTable_1[3403] = 16'sb0011110010100000;\n  assign DirectLookupTable_1[3404] = 16'sb0011110010011111;\n  assign DirectLookupTable_1[3405] = 16'sb0011110010011111;\n  assign DirectLookupTable_1[3406] = 16'sb0011110010011110;\n  assign DirectLookupTable_1[3407] = 16'sb0011110010011110;\n  assign DirectLookupTable_1[3408] = 16'sb0011110010011101;\n  assign DirectLookupTable_1[3409] = 16'sb0011110010011101;\n  assign DirectLookupTable_1[3410] = 16'sb0011110010011100;\n  assign DirectLookupTable_1[3411] = 16'sb0011110010011100;\n  assign DirectLookupTable_1[3412] = 16'sb0011110010011011;\n  assign DirectLookupTable_1[3413] = 16'sb0011110010011011;\n  assign DirectLookupTable_1[3414] = 16'sb0011110010011010;\n  assign DirectLookupTable_1[3415] = 16'sb0011110010011010;\n  assign DirectLookupTable_1[3416] = 16'sb0011110010011001;\n  assign DirectLookupTable_1[3417] = 16'sb0011110010011001;\n  assign DirectLookupTable_1[3418] = 16'sb0011110010011000;\n  assign DirectLookupTable_1[3419] = 16'sb0011110010011000;\n  assign DirectLookupTable_1[3420] = 16'sb0011110010010111;\n  assign DirectLookupTable_1[3421] = 16'sb0011110010010111;\n  assign DirectLookupTable_1[3422] = 16'sb0011110010010110;\n  assign DirectLookupTable_1[3423] = 16'sb0011110010010110;\n  assign DirectLookupTable_1[3424] = 16'sb0011110010010101;\n  assign DirectLookupTable_1[3425] = 16'sb0011110010010101;\n  assign DirectLookupTable_1[3426] = 16'sb0011110010010100;\n  assign DirectLookupTable_1[3427] = 16'sb0011110010010100;\n  assign DirectLookupTable_1[3428] = 16'sb0011110010010011;\n  assign DirectLookupTable_1[3429] = 16'sb0011110010010011;\n  assign DirectLookupTable_1[3430] = 16'sb0011110010010010;\n  assign DirectLookupTable_1[3431] = 16'sb0011110010010010;\n  assign DirectLookupTable_1[3432] = 16'sb0011110010010001;\n  assign DirectLookupTable_1[3433] = 16'sb0011110010010001;\n  assign DirectLookupTable_1[3434] = 16'sb0011110010010000;\n  assign DirectLookupTable_1[3435] = 16'sb0011110010010000;\n  assign DirectLookupTable_1[3436] = 16'sb0011110010001111;\n  assign DirectLookupTable_1[3437] = 16'sb0011110010001111;\n  assign DirectLookupTable_1[3438] = 16'sb0011110010001110;\n  assign DirectLookupTable_1[3439] = 16'sb0011110010001101;\n  assign DirectLookupTable_1[3440] = 16'sb0011110010001101;\n  assign DirectLookupTable_1[3441] = 16'sb0011110010001100;\n  assign DirectLookupTable_1[3442] = 16'sb0011110010001100;\n  assign DirectLookupTable_1[3443] = 16'sb0011110010001011;\n  assign DirectLookupTable_1[3444] = 16'sb0011110010001011;\n  assign DirectLookupTable_1[3445] = 16'sb0011110010001010;\n  assign DirectLookupTable_1[3446] = 16'sb0011110010001010;\n  assign DirectLookupTable_1[3447] = 16'sb0011110010001001;\n  assign DirectLookupTable_1[3448] = 16'sb0011110010001001;\n  assign DirectLookupTable_1[3449] = 16'sb0011110010001000;\n  assign DirectLookupTable_1[3450] = 16'sb0011110010001000;\n  assign DirectLookupTable_1[3451] = 16'sb0011110010000111;\n  assign DirectLookupTable_1[3452] = 16'sb0011110010000111;\n  assign DirectLookupTable_1[3453] = 16'sb0011110010000110;\n  assign DirectLookupTable_1[3454] = 16'sb0011110010000110;\n  assign DirectLookupTable_1[3455] = 16'sb0011110010000101;\n  assign DirectLookupTable_1[3456] = 16'sb0011110010000101;\n  assign DirectLookupTable_1[3457] = 16'sb0011110010000100;\n  assign DirectLookupTable_1[3458] = 16'sb0011110010000100;\n  assign DirectLookupTable_1[3459] = 16'sb0011110010000011;\n  assign DirectLookupTable_1[3460] = 16'sb0011110010000011;\n  assign DirectLookupTable_1[3461] = 16'sb0011110010000010;\n  assign DirectLookupTable_1[3462] = 16'sb0011110010000010;\n  assign DirectLookupTable_1[3463] = 16'sb0011110010000001;\n  assign DirectLookupTable_1[3464] = 16'sb0011110010000001;\n  assign DirectLookupTable_1[3465] = 16'sb0011110010000000;\n  assign DirectLookupTable_1[3466] = 16'sb0011110010000000;\n  assign DirectLookupTable_1[3467] = 16'sb0011110001111111;\n  assign DirectLookupTable_1[3468] = 16'sb0011110001111111;\n  assign DirectLookupTable_1[3469] = 16'sb0011110001111110;\n  assign DirectLookupTable_1[3470] = 16'sb0011110001111110;\n  assign DirectLookupTable_1[3471] = 16'sb0011110001111101;\n  assign DirectLookupTable_1[3472] = 16'sb0011110001111101;\n  assign DirectLookupTable_1[3473] = 16'sb0011110001111100;\n  assign DirectLookupTable_1[3474] = 16'sb0011110001111100;\n  assign DirectLookupTable_1[3475] = 16'sb0011110001111011;\n  assign DirectLookupTable_1[3476] = 16'sb0011110001111011;\n  assign DirectLookupTable_1[3477] = 16'sb0011110001111010;\n  assign DirectLookupTable_1[3478] = 16'sb0011110001111010;\n  assign DirectLookupTable_1[3479] = 16'sb0011110001111001;\n  assign DirectLookupTable_1[3480] = 16'sb0011110001111001;\n  assign DirectLookupTable_1[3481] = 16'sb0011110001111000;\n  assign DirectLookupTable_1[3482] = 16'sb0011110001110111;\n  assign DirectLookupTable_1[3483] = 16'sb0011110001110111;\n  assign DirectLookupTable_1[3484] = 16'sb0011110001110110;\n  assign DirectLookupTable_1[3485] = 16'sb0011110001110110;\n  assign DirectLookupTable_1[3486] = 16'sb0011110001110101;\n  assign DirectLookupTable_1[3487] = 16'sb0011110001110101;\n  assign DirectLookupTable_1[3488] = 16'sb0011110001110100;\n  assign DirectLookupTable_1[3489] = 16'sb0011110001110100;\n  assign DirectLookupTable_1[3490] = 16'sb0011110001110011;\n  assign DirectLookupTable_1[3491] = 16'sb0011110001110011;\n  assign DirectLookupTable_1[3492] = 16'sb0011110001110010;\n  assign DirectLookupTable_1[3493] = 16'sb0011110001110010;\n  assign DirectLookupTable_1[3494] = 16'sb0011110001110001;\n  assign DirectLookupTable_1[3495] = 16'sb0011110001110001;\n  assign DirectLookupTable_1[3496] = 16'sb0011110001110000;\n  assign DirectLookupTable_1[3497] = 16'sb0011110001110000;\n  assign DirectLookupTable_1[3498] = 16'sb0011110001101111;\n  assign DirectLookupTable_1[3499] = 16'sb0011110001101111;\n  assign DirectLookupTable_1[3500] = 16'sb0011110001101110;\n  assign DirectLookupTable_1[3501] = 16'sb0011110001101110;\n  assign DirectLookupTable_1[3502] = 16'sb0011110001101101;\n  assign DirectLookupTable_1[3503] = 16'sb0011110001101101;\n  assign DirectLookupTable_1[3504] = 16'sb0011110001101100;\n  assign DirectLookupTable_1[3505] = 16'sb0011110001101100;\n  assign DirectLookupTable_1[3506] = 16'sb0011110001101011;\n  assign DirectLookupTable_1[3507] = 16'sb0011110001101011;\n  assign DirectLookupTable_1[3508] = 16'sb0011110001101010;\n  assign DirectLookupTable_1[3509] = 16'sb0011110001101010;\n  assign DirectLookupTable_1[3510] = 16'sb0011110001101001;\n  assign DirectLookupTable_1[3511] = 16'sb0011110001101001;\n  assign DirectLookupTable_1[3512] = 16'sb0011110001101000;\n  assign DirectLookupTable_1[3513] = 16'sb0011110001100111;\n  assign DirectLookupTable_1[3514] = 16'sb0011110001100111;\n  assign DirectLookupTable_1[3515] = 16'sb0011110001100110;\n  assign DirectLookupTable_1[3516] = 16'sb0011110001100110;\n  assign DirectLookupTable_1[3517] = 16'sb0011110001100101;\n  assign DirectLookupTable_1[3518] = 16'sb0011110001100101;\n  assign DirectLookupTable_1[3519] = 16'sb0011110001100100;\n  assign DirectLookupTable_1[3520] = 16'sb0011110001100100;\n  assign DirectLookupTable_1[3521] = 16'sb0011110001100011;\n  assign DirectLookupTable_1[3522] = 16'sb0011110001100011;\n  assign DirectLookupTable_1[3523] = 16'sb0011110001100010;\n  assign DirectLookupTable_1[3524] = 16'sb0011110001100010;\n  assign DirectLookupTable_1[3525] = 16'sb0011110001100001;\n  assign DirectLookupTable_1[3526] = 16'sb0011110001100001;\n  assign DirectLookupTable_1[3527] = 16'sb0011110001100000;\n  assign DirectLookupTable_1[3528] = 16'sb0011110001100000;\n  assign DirectLookupTable_1[3529] = 16'sb0011110001011111;\n  assign DirectLookupTable_1[3530] = 16'sb0011110001011111;\n  assign DirectLookupTable_1[3531] = 16'sb0011110001011110;\n  assign DirectLookupTable_1[3532] = 16'sb0011110001011110;\n  assign DirectLookupTable_1[3533] = 16'sb0011110001011101;\n  assign DirectLookupTable_1[3534] = 16'sb0011110001011101;\n  assign DirectLookupTable_1[3535] = 16'sb0011110001011100;\n  assign DirectLookupTable_1[3536] = 16'sb0011110001011011;\n  assign DirectLookupTable_1[3537] = 16'sb0011110001011011;\n  assign DirectLookupTable_1[3538] = 16'sb0011110001011010;\n  assign DirectLookupTable_1[3539] = 16'sb0011110001011010;\n  assign DirectLookupTable_1[3540] = 16'sb0011110001011001;\n  assign DirectLookupTable_1[3541] = 16'sb0011110001011001;\n  assign DirectLookupTable_1[3542] = 16'sb0011110001011000;\n  assign DirectLookupTable_1[3543] = 16'sb0011110001011000;\n  assign DirectLookupTable_1[3544] = 16'sb0011110001010111;\n  assign DirectLookupTable_1[3545] = 16'sb0011110001010111;\n  assign DirectLookupTable_1[3546] = 16'sb0011110001010110;\n  assign DirectLookupTable_1[3547] = 16'sb0011110001010110;\n  assign DirectLookupTable_1[3548] = 16'sb0011110001010101;\n  assign DirectLookupTable_1[3549] = 16'sb0011110001010101;\n  assign DirectLookupTable_1[3550] = 16'sb0011110001010100;\n  assign DirectLookupTable_1[3551] = 16'sb0011110001010100;\n  assign DirectLookupTable_1[3552] = 16'sb0011110001010011;\n  assign DirectLookupTable_1[3553] = 16'sb0011110001010011;\n  assign DirectLookupTable_1[3554] = 16'sb0011110001010010;\n  assign DirectLookupTable_1[3555] = 16'sb0011110001010010;\n  assign DirectLookupTable_1[3556] = 16'sb0011110001010001;\n  assign DirectLookupTable_1[3557] = 16'sb0011110001010000;\n  assign DirectLookupTable_1[3558] = 16'sb0011110001010000;\n  assign DirectLookupTable_1[3559] = 16'sb0011110001001111;\n  assign DirectLookupTable_1[3560] = 16'sb0011110001001111;\n  assign DirectLookupTable_1[3561] = 16'sb0011110001001110;\n  assign DirectLookupTable_1[3562] = 16'sb0011110001001110;\n  assign DirectLookupTable_1[3563] = 16'sb0011110001001101;\n  assign DirectLookupTable_1[3564] = 16'sb0011110001001101;\n  assign DirectLookupTable_1[3565] = 16'sb0011110001001100;\n  assign DirectLookupTable_1[3566] = 16'sb0011110001001100;\n  assign DirectLookupTable_1[3567] = 16'sb0011110001001011;\n  assign DirectLookupTable_1[3568] = 16'sb0011110001001011;\n  assign DirectLookupTable_1[3569] = 16'sb0011110001001010;\n  assign DirectLookupTable_1[3570] = 16'sb0011110001001010;\n  assign DirectLookupTable_1[3571] = 16'sb0011110001001001;\n  assign DirectLookupTable_1[3572] = 16'sb0011110001001001;\n  assign DirectLookupTable_1[3573] = 16'sb0011110001001000;\n  assign DirectLookupTable_1[3574] = 16'sb0011110001001000;\n  assign DirectLookupTable_1[3575] = 16'sb0011110001000111;\n  assign DirectLookupTable_1[3576] = 16'sb0011110001000110;\n  assign DirectLookupTable_1[3577] = 16'sb0011110001000110;\n  assign DirectLookupTable_1[3578] = 16'sb0011110001000101;\n  assign DirectLookupTable_1[3579] = 16'sb0011110001000101;\n  assign DirectLookupTable_1[3580] = 16'sb0011110001000100;\n  assign DirectLookupTable_1[3581] = 16'sb0011110001000100;\n  assign DirectLookupTable_1[3582] = 16'sb0011110001000011;\n  assign DirectLookupTable_1[3583] = 16'sb0011110001000011;\n  assign DirectLookupTable_1[3584] = 16'sb0011110001000010;\n  assign DirectLookupTable_1[3585] = 16'sb0011110001000010;\n  assign DirectLookupTable_1[3586] = 16'sb0011110001000001;\n  assign DirectLookupTable_1[3587] = 16'sb0011110001000001;\n  assign DirectLookupTable_1[3588] = 16'sb0011110001000000;\n  assign DirectLookupTable_1[3589] = 16'sb0011110001000000;\n  assign DirectLookupTable_1[3590] = 16'sb0011110000111111;\n  assign DirectLookupTable_1[3591] = 16'sb0011110000111111;\n  assign DirectLookupTable_1[3592] = 16'sb0011110000111110;\n  assign DirectLookupTable_1[3593] = 16'sb0011110000111101;\n  assign DirectLookupTable_1[3594] = 16'sb0011110000111101;\n  assign DirectLookupTable_1[3595] = 16'sb0011110000111100;\n  assign DirectLookupTable_1[3596] = 16'sb0011110000111100;\n  assign DirectLookupTable_1[3597] = 16'sb0011110000111011;\n  assign DirectLookupTable_1[3598] = 16'sb0011110000111011;\n  assign DirectLookupTable_1[3599] = 16'sb0011110000111010;\n  assign DirectLookupTable_1[3600] = 16'sb0011110000111010;\n  assign DirectLookupTable_1[3601] = 16'sb0011110000111001;\n  assign DirectLookupTable_1[3602] = 16'sb0011110000111001;\n  assign DirectLookupTable_1[3603] = 16'sb0011110000111000;\n  assign DirectLookupTable_1[3604] = 16'sb0011110000111000;\n  assign DirectLookupTable_1[3605] = 16'sb0011110000110111;\n  assign DirectLookupTable_1[3606] = 16'sb0011110000110111;\n  assign DirectLookupTable_1[3607] = 16'sb0011110000110110;\n  assign DirectLookupTable_1[3608] = 16'sb0011110000110110;\n  assign DirectLookupTable_1[3609] = 16'sb0011110000110101;\n  assign DirectLookupTable_1[3610] = 16'sb0011110000110100;\n  assign DirectLookupTable_1[3611] = 16'sb0011110000110100;\n  assign DirectLookupTable_1[3612] = 16'sb0011110000110011;\n  assign DirectLookupTable_1[3613] = 16'sb0011110000110011;\n  assign DirectLookupTable_1[3614] = 16'sb0011110000110010;\n  assign DirectLookupTable_1[3615] = 16'sb0011110000110010;\n  assign DirectLookupTable_1[3616] = 16'sb0011110000110001;\n  assign DirectLookupTable_1[3617] = 16'sb0011110000110001;\n  assign DirectLookupTable_1[3618] = 16'sb0011110000110000;\n  assign DirectLookupTable_1[3619] = 16'sb0011110000110000;\n  assign DirectLookupTable_1[3620] = 16'sb0011110000101111;\n  assign DirectLookupTable_1[3621] = 16'sb0011110000101111;\n  assign DirectLookupTable_1[3622] = 16'sb0011110000101110;\n  assign DirectLookupTable_1[3623] = 16'sb0011110000101110;\n  assign DirectLookupTable_1[3624] = 16'sb0011110000101101;\n  assign DirectLookupTable_1[3625] = 16'sb0011110000101100;\n  assign DirectLookupTable_1[3626] = 16'sb0011110000101100;\n  assign DirectLookupTable_1[3627] = 16'sb0011110000101011;\n  assign DirectLookupTable_1[3628] = 16'sb0011110000101011;\n  assign DirectLookupTable_1[3629] = 16'sb0011110000101010;\n  assign DirectLookupTable_1[3630] = 16'sb0011110000101010;\n  assign DirectLookupTable_1[3631] = 16'sb0011110000101001;\n  assign DirectLookupTable_1[3632] = 16'sb0011110000101001;\n  assign DirectLookupTable_1[3633] = 16'sb0011110000101000;\n  assign DirectLookupTable_1[3634] = 16'sb0011110000101000;\n  assign DirectLookupTable_1[3635] = 16'sb0011110000100111;\n  assign DirectLookupTable_1[3636] = 16'sb0011110000100111;\n  assign DirectLookupTable_1[3637] = 16'sb0011110000100110;\n  assign DirectLookupTable_1[3638] = 16'sb0011110000100101;\n  assign DirectLookupTable_1[3639] = 16'sb0011110000100101;\n  assign DirectLookupTable_1[3640] = 16'sb0011110000100100;\n  assign DirectLookupTable_1[3641] = 16'sb0011110000100100;\n  assign DirectLookupTable_1[3642] = 16'sb0011110000100011;\n  assign DirectLookupTable_1[3643] = 16'sb0011110000100011;\n  assign DirectLookupTable_1[3644] = 16'sb0011110000100010;\n  assign DirectLookupTable_1[3645] = 16'sb0011110000100010;\n  assign DirectLookupTable_1[3646] = 16'sb0011110000100001;\n  assign DirectLookupTable_1[3647] = 16'sb0011110000100001;\n  assign DirectLookupTable_1[3648] = 16'sb0011110000100000;\n  assign DirectLookupTable_1[3649] = 16'sb0011110000100000;\n  assign DirectLookupTable_1[3650] = 16'sb0011110000011111;\n  assign DirectLookupTable_1[3651] = 16'sb0011110000011110;\n  assign DirectLookupTable_1[3652] = 16'sb0011110000011110;\n  assign DirectLookupTable_1[3653] = 16'sb0011110000011101;\n  assign DirectLookupTable_1[3654] = 16'sb0011110000011101;\n  assign DirectLookupTable_1[3655] = 16'sb0011110000011100;\n  assign DirectLookupTable_1[3656] = 16'sb0011110000011100;\n  assign DirectLookupTable_1[3657] = 16'sb0011110000011011;\n  assign DirectLookupTable_1[3658] = 16'sb0011110000011011;\n  assign DirectLookupTable_1[3659] = 16'sb0011110000011010;\n  assign DirectLookupTable_1[3660] = 16'sb0011110000011010;\n  assign DirectLookupTable_1[3661] = 16'sb0011110000011001;\n  assign DirectLookupTable_1[3662] = 16'sb0011110000011001;\n  assign DirectLookupTable_1[3663] = 16'sb0011110000011000;\n  assign DirectLookupTable_1[3664] = 16'sb0011110000010111;\n  assign DirectLookupTable_1[3665] = 16'sb0011110000010111;\n  assign DirectLookupTable_1[3666] = 16'sb0011110000010110;\n  assign DirectLookupTable_1[3667] = 16'sb0011110000010110;\n  assign DirectLookupTable_1[3668] = 16'sb0011110000010101;\n  assign DirectLookupTable_1[3669] = 16'sb0011110000010101;\n  assign DirectLookupTable_1[3670] = 16'sb0011110000010100;\n  assign DirectLookupTable_1[3671] = 16'sb0011110000010100;\n  assign DirectLookupTable_1[3672] = 16'sb0011110000010011;\n  assign DirectLookupTable_1[3673] = 16'sb0011110000010011;\n  assign DirectLookupTable_1[3674] = 16'sb0011110000010010;\n  assign DirectLookupTable_1[3675] = 16'sb0011110000010010;\n  assign DirectLookupTable_1[3676] = 16'sb0011110000010001;\n  assign DirectLookupTable_1[3677] = 16'sb0011110000010000;\n  assign DirectLookupTable_1[3678] = 16'sb0011110000010000;\n  assign DirectLookupTable_1[3679] = 16'sb0011110000001111;\n  assign DirectLookupTable_1[3680] = 16'sb0011110000001111;\n  assign DirectLookupTable_1[3681] = 16'sb0011110000001110;\n  assign DirectLookupTable_1[3682] = 16'sb0011110000001110;\n  assign DirectLookupTable_1[3683] = 16'sb0011110000001101;\n  assign DirectLookupTable_1[3684] = 16'sb0011110000001101;\n  assign DirectLookupTable_1[3685] = 16'sb0011110000001100;\n  assign DirectLookupTable_1[3686] = 16'sb0011110000001100;\n  assign DirectLookupTable_1[3687] = 16'sb0011110000001011;\n  assign DirectLookupTable_1[3688] = 16'sb0011110000001010;\n  assign DirectLookupTable_1[3689] = 16'sb0011110000001010;\n  assign DirectLookupTable_1[3690] = 16'sb0011110000001001;\n  assign DirectLookupTable_1[3691] = 16'sb0011110000001001;\n  assign DirectLookupTable_1[3692] = 16'sb0011110000001000;\n  assign DirectLookupTable_1[3693] = 16'sb0011110000001000;\n  assign DirectLookupTable_1[3694] = 16'sb0011110000000111;\n  assign DirectLookupTable_1[3695] = 16'sb0011110000000111;\n  assign DirectLookupTable_1[3696] = 16'sb0011110000000110;\n  assign DirectLookupTable_1[3697] = 16'sb0011110000000110;\n  assign DirectLookupTable_1[3698] = 16'sb0011110000000101;\n  assign DirectLookupTable_1[3699] = 16'sb0011110000000100;\n  assign DirectLookupTable_1[3700] = 16'sb0011110000000100;\n  assign DirectLookupTable_1[3701] = 16'sb0011110000000011;\n  assign DirectLookupTable_1[3702] = 16'sb0011110000000011;\n  assign DirectLookupTable_1[3703] = 16'sb0011110000000010;\n  assign DirectLookupTable_1[3704] = 16'sb0011110000000010;\n  assign DirectLookupTable_1[3705] = 16'sb0011110000000001;\n  assign DirectLookupTable_1[3706] = 16'sb0011110000000001;\n  assign DirectLookupTable_1[3707] = 16'sb0011110000000000;\n  assign DirectLookupTable_1[3708] = 16'sb0011110000000000;\n  assign DirectLookupTable_1[3709] = 16'sb0011101111111111;\n  assign DirectLookupTable_1[3710] = 16'sb0011101111111110;\n  assign DirectLookupTable_1[3711] = 16'sb0011101111111110;\n  assign DirectLookupTable_1[3712] = 16'sb0011101111111101;\n  assign DirectLookupTable_1[3713] = 16'sb0011101111111101;\n  assign DirectLookupTable_1[3714] = 16'sb0011101111111100;\n  assign DirectLookupTable_1[3715] = 16'sb0011101111111100;\n  assign DirectLookupTable_1[3716] = 16'sb0011101111111011;\n  assign DirectLookupTable_1[3717] = 16'sb0011101111111011;\n  assign DirectLookupTable_1[3718] = 16'sb0011101111111010;\n  assign DirectLookupTable_1[3719] = 16'sb0011101111111010;\n  assign DirectLookupTable_1[3720] = 16'sb0011101111111001;\n  assign DirectLookupTable_1[3721] = 16'sb0011101111111000;\n  assign DirectLookupTable_1[3722] = 16'sb0011101111111000;\n  assign DirectLookupTable_1[3723] = 16'sb0011101111110111;\n  assign DirectLookupTable_1[3724] = 16'sb0011101111110111;\n  assign DirectLookupTable_1[3725] = 16'sb0011101111110110;\n  assign DirectLookupTable_1[3726] = 16'sb0011101111110110;\n  assign DirectLookupTable_1[3727] = 16'sb0011101111110101;\n  assign DirectLookupTable_1[3728] = 16'sb0011101111110101;\n  assign DirectLookupTable_1[3729] = 16'sb0011101111110100;\n  assign DirectLookupTable_1[3730] = 16'sb0011101111110011;\n  assign DirectLookupTable_1[3731] = 16'sb0011101111110011;\n  assign DirectLookupTable_1[3732] = 16'sb0011101111110010;\n  assign DirectLookupTable_1[3733] = 16'sb0011101111110010;\n  assign DirectLookupTable_1[3734] = 16'sb0011101111110001;\n  assign DirectLookupTable_1[3735] = 16'sb0011101111110001;\n  assign DirectLookupTable_1[3736] = 16'sb0011101111110000;\n  assign DirectLookupTable_1[3737] = 16'sb0011101111110000;\n  assign DirectLookupTable_1[3738] = 16'sb0011101111101111;\n  assign DirectLookupTable_1[3739] = 16'sb0011101111101111;\n  assign DirectLookupTable_1[3740] = 16'sb0011101111101110;\n  assign DirectLookupTable_1[3741] = 16'sb0011101111101101;\n  assign DirectLookupTable_1[3742] = 16'sb0011101111101101;\n  assign DirectLookupTable_1[3743] = 16'sb0011101111101100;\n  assign DirectLookupTable_1[3744] = 16'sb0011101111101100;\n  assign DirectLookupTable_1[3745] = 16'sb0011101111101011;\n  assign DirectLookupTable_1[3746] = 16'sb0011101111101011;\n  assign DirectLookupTable_1[3747] = 16'sb0011101111101010;\n  assign DirectLookupTable_1[3748] = 16'sb0011101111101010;\n  assign DirectLookupTable_1[3749] = 16'sb0011101111101001;\n  assign DirectLookupTable_1[3750] = 16'sb0011101111101000;\n  assign DirectLookupTable_1[3751] = 16'sb0011101111101000;\n  assign DirectLookupTable_1[3752] = 16'sb0011101111100111;\n  assign DirectLookupTable_1[3753] = 16'sb0011101111100111;\n  assign DirectLookupTable_1[3754] = 16'sb0011101111100110;\n  assign DirectLookupTable_1[3755] = 16'sb0011101111100110;\n  assign DirectLookupTable_1[3756] = 16'sb0011101111100101;\n  assign DirectLookupTable_1[3757] = 16'sb0011101111100101;\n  assign DirectLookupTable_1[3758] = 16'sb0011101111100100;\n  assign DirectLookupTable_1[3759] = 16'sb0011101111100011;\n  assign DirectLookupTable_1[3760] = 16'sb0011101111100011;\n  assign DirectLookupTable_1[3761] = 16'sb0011101111100010;\n  assign DirectLookupTable_1[3762] = 16'sb0011101111100010;\n  assign DirectLookupTable_1[3763] = 16'sb0011101111100001;\n  assign DirectLookupTable_1[3764] = 16'sb0011101111100001;\n  assign DirectLookupTable_1[3765] = 16'sb0011101111100000;\n  assign DirectLookupTable_1[3766] = 16'sb0011101111100000;\n  assign DirectLookupTable_1[3767] = 16'sb0011101111011111;\n  assign DirectLookupTable_1[3768] = 16'sb0011101111011110;\n  assign DirectLookupTable_1[3769] = 16'sb0011101111011110;\n  assign DirectLookupTable_1[3770] = 16'sb0011101111011101;\n  assign DirectLookupTable_1[3771] = 16'sb0011101111011101;\n  assign DirectLookupTable_1[3772] = 16'sb0011101111011100;\n  assign DirectLookupTable_1[3773] = 16'sb0011101111011100;\n  assign DirectLookupTable_1[3774] = 16'sb0011101111011011;\n  assign DirectLookupTable_1[3775] = 16'sb0011101111011011;\n  assign DirectLookupTable_1[3776] = 16'sb0011101111011010;\n  assign DirectLookupTable_1[3777] = 16'sb0011101111011001;\n  assign DirectLookupTable_1[3778] = 16'sb0011101111011001;\n  assign DirectLookupTable_1[3779] = 16'sb0011101111011000;\n  assign DirectLookupTable_1[3780] = 16'sb0011101111011000;\n  assign DirectLookupTable_1[3781] = 16'sb0011101111010111;\n  assign DirectLookupTable_1[3782] = 16'sb0011101111010111;\n  assign DirectLookupTable_1[3783] = 16'sb0011101111010110;\n  assign DirectLookupTable_1[3784] = 16'sb0011101111010110;\n  assign DirectLookupTable_1[3785] = 16'sb0011101111010101;\n  assign DirectLookupTable_1[3786] = 16'sb0011101111010100;\n  assign DirectLookupTable_1[3787] = 16'sb0011101111010100;\n  assign DirectLookupTable_1[3788] = 16'sb0011101111010011;\n  assign DirectLookupTable_1[3789] = 16'sb0011101111010011;\n  assign DirectLookupTable_1[3790] = 16'sb0011101111010010;\n  assign DirectLookupTable_1[3791] = 16'sb0011101111010010;\n  assign DirectLookupTable_1[3792] = 16'sb0011101111010001;\n  assign DirectLookupTable_1[3793] = 16'sb0011101111010001;\n  assign DirectLookupTable_1[3794] = 16'sb0011101111010000;\n  assign DirectLookupTable_1[3795] = 16'sb0011101111001111;\n  assign DirectLookupTable_1[3796] = 16'sb0011101111001111;\n  assign DirectLookupTable_1[3797] = 16'sb0011101111001110;\n  assign DirectLookupTable_1[3798] = 16'sb0011101111001110;\n  assign DirectLookupTable_1[3799] = 16'sb0011101111001101;\n  assign DirectLookupTable_1[3800] = 16'sb0011101111001101;\n  assign DirectLookupTable_1[3801] = 16'sb0011101111001100;\n  assign DirectLookupTable_1[3802] = 16'sb0011101111001100;\n  assign DirectLookupTable_1[3803] = 16'sb0011101111001011;\n  assign DirectLookupTable_1[3804] = 16'sb0011101111001010;\n  assign DirectLookupTable_1[3805] = 16'sb0011101111001010;\n  assign DirectLookupTable_1[3806] = 16'sb0011101111001001;\n  assign DirectLookupTable_1[3807] = 16'sb0011101111001001;\n  assign DirectLookupTable_1[3808] = 16'sb0011101111001000;\n  assign DirectLookupTable_1[3809] = 16'sb0011101111001000;\n  assign DirectLookupTable_1[3810] = 16'sb0011101111000111;\n  assign DirectLookupTable_1[3811] = 16'sb0011101111000110;\n  assign DirectLookupTable_1[3812] = 16'sb0011101111000110;\n  assign DirectLookupTable_1[3813] = 16'sb0011101111000101;\n  assign DirectLookupTable_1[3814] = 16'sb0011101111000101;\n  assign DirectLookupTable_1[3815] = 16'sb0011101111000100;\n  assign DirectLookupTable_1[3816] = 16'sb0011101111000100;\n  assign DirectLookupTable_1[3817] = 16'sb0011101111000011;\n  assign DirectLookupTable_1[3818] = 16'sb0011101111000011;\n  assign DirectLookupTable_1[3819] = 16'sb0011101111000010;\n  assign DirectLookupTable_1[3820] = 16'sb0011101111000001;\n  assign DirectLookupTable_1[3821] = 16'sb0011101111000001;\n  assign DirectLookupTable_1[3822] = 16'sb0011101111000000;\n  assign DirectLookupTable_1[3823] = 16'sb0011101111000000;\n  assign DirectLookupTable_1[3824] = 16'sb0011101110111111;\n  assign DirectLookupTable_1[3825] = 16'sb0011101110111111;\n  assign DirectLookupTable_1[3826] = 16'sb0011101110111110;\n  assign DirectLookupTable_1[3827] = 16'sb0011101110111101;\n  assign DirectLookupTable_1[3828] = 16'sb0011101110111101;\n  assign DirectLookupTable_1[3829] = 16'sb0011101110111100;\n  assign DirectLookupTable_1[3830] = 16'sb0011101110111100;\n  assign DirectLookupTable_1[3831] = 16'sb0011101110111011;\n  assign DirectLookupTable_1[3832] = 16'sb0011101110111011;\n  assign DirectLookupTable_1[3833] = 16'sb0011101110111010;\n  assign DirectLookupTable_1[3834] = 16'sb0011101110111010;\n  assign DirectLookupTable_1[3835] = 16'sb0011101110111001;\n  assign DirectLookupTable_1[3836] = 16'sb0011101110111000;\n  assign DirectLookupTable_1[3837] = 16'sb0011101110111000;\n  assign DirectLookupTable_1[3838] = 16'sb0011101110110111;\n  assign DirectLookupTable_1[3839] = 16'sb0011101110110111;\n  assign DirectLookupTable_1[3840] = 16'sb0011101110110110;\n  assign DirectLookupTable_1[3841] = 16'sb0011101110110110;\n  assign DirectLookupTable_1[3842] = 16'sb0011101110110101;\n  assign DirectLookupTable_1[3843] = 16'sb0011101110110100;\n  assign DirectLookupTable_1[3844] = 16'sb0011101110110100;\n  assign DirectLookupTable_1[3845] = 16'sb0011101110110011;\n  assign DirectLookupTable_1[3846] = 16'sb0011101110110011;\n  assign DirectLookupTable_1[3847] = 16'sb0011101110110010;\n  assign DirectLookupTable_1[3848] = 16'sb0011101110110010;\n  assign DirectLookupTable_1[3849] = 16'sb0011101110110001;\n  assign DirectLookupTable_1[3850] = 16'sb0011101110110000;\n  assign DirectLookupTable_1[3851] = 16'sb0011101110110000;\n  assign DirectLookupTable_1[3852] = 16'sb0011101110101111;\n  assign DirectLookupTable_1[3853] = 16'sb0011101110101111;\n  assign DirectLookupTable_1[3854] = 16'sb0011101110101110;\n  assign DirectLookupTable_1[3855] = 16'sb0011101110101110;\n  assign DirectLookupTable_1[3856] = 16'sb0011101110101101;\n  assign DirectLookupTable_1[3857] = 16'sb0011101110101101;\n  assign DirectLookupTable_1[3858] = 16'sb0011101110101100;\n  assign DirectLookupTable_1[3859] = 16'sb0011101110101011;\n  assign DirectLookupTable_1[3860] = 16'sb0011101110101011;\n  assign DirectLookupTable_1[3861] = 16'sb0011101110101010;\n  assign DirectLookupTable_1[3862] = 16'sb0011101110101010;\n  assign DirectLookupTable_1[3863] = 16'sb0011101110101001;\n  assign DirectLookupTable_1[3864] = 16'sb0011101110101001;\n  assign DirectLookupTable_1[3865] = 16'sb0011101110101000;\n  assign DirectLookupTable_1[3866] = 16'sb0011101110100111;\n  assign DirectLookupTable_1[3867] = 16'sb0011101110100111;\n  assign DirectLookupTable_1[3868] = 16'sb0011101110100110;\n  assign DirectLookupTable_1[3869] = 16'sb0011101110100110;\n  assign DirectLookupTable_1[3870] = 16'sb0011101110100101;\n  assign DirectLookupTable_1[3871] = 16'sb0011101110100101;\n  assign DirectLookupTable_1[3872] = 16'sb0011101110100100;\n  assign DirectLookupTable_1[3873] = 16'sb0011101110100011;\n  assign DirectLookupTable_1[3874] = 16'sb0011101110100011;\n  assign DirectLookupTable_1[3875] = 16'sb0011101110100010;\n  assign DirectLookupTable_1[3876] = 16'sb0011101110100010;\n  assign DirectLookupTable_1[3877] = 16'sb0011101110100001;\n  assign DirectLookupTable_1[3878] = 16'sb0011101110100001;\n  assign DirectLookupTable_1[3879] = 16'sb0011101110100000;\n  assign DirectLookupTable_1[3880] = 16'sb0011101110011111;\n  assign DirectLookupTable_1[3881] = 16'sb0011101110011111;\n  assign DirectLookupTable_1[3882] = 16'sb0011101110011110;\n  assign DirectLookupTable_1[3883] = 16'sb0011101110011110;\n  assign DirectLookupTable_1[3884] = 16'sb0011101110011101;\n  assign DirectLookupTable_1[3885] = 16'sb0011101110011101;\n  assign DirectLookupTable_1[3886] = 16'sb0011101110011100;\n  assign DirectLookupTable_1[3887] = 16'sb0011101110011011;\n  assign DirectLookupTable_1[3888] = 16'sb0011101110011011;\n  assign DirectLookupTable_1[3889] = 16'sb0011101110011010;\n  assign DirectLookupTable_1[3890] = 16'sb0011101110011010;\n  assign DirectLookupTable_1[3891] = 16'sb0011101110011001;\n  assign DirectLookupTable_1[3892] = 16'sb0011101110011001;\n  assign DirectLookupTable_1[3893] = 16'sb0011101110011000;\n  assign DirectLookupTable_1[3894] = 16'sb0011101110010111;\n  assign DirectLookupTable_1[3895] = 16'sb0011101110010111;\n  assign DirectLookupTable_1[3896] = 16'sb0011101110010110;\n  assign DirectLookupTable_1[3897] = 16'sb0011101110010110;\n  assign DirectLookupTable_1[3898] = 16'sb0011101110010101;\n  assign DirectLookupTable_1[3899] = 16'sb0011101110010101;\n  assign DirectLookupTable_1[3900] = 16'sb0011101110010100;\n  assign DirectLookupTable_1[3901] = 16'sb0011101110010011;\n  assign DirectLookupTable_1[3902] = 16'sb0011101110010011;\n  assign DirectLookupTable_1[3903] = 16'sb0011101110010010;\n  assign DirectLookupTable_1[3904] = 16'sb0011101110010010;\n  assign DirectLookupTable_1[3905] = 16'sb0011101110010001;\n  assign DirectLookupTable_1[3906] = 16'sb0011101110010001;\n  assign DirectLookupTable_1[3907] = 16'sb0011101110010000;\n  assign DirectLookupTable_1[3908] = 16'sb0011101110001111;\n  assign DirectLookupTable_1[3909] = 16'sb0011101110001111;\n  assign DirectLookupTable_1[3910] = 16'sb0011101110001110;\n  assign DirectLookupTable_1[3911] = 16'sb0011101110001110;\n  assign DirectLookupTable_1[3912] = 16'sb0011101110001101;\n  assign DirectLookupTable_1[3913] = 16'sb0011101110001101;\n  assign DirectLookupTable_1[3914] = 16'sb0011101110001100;\n  assign DirectLookupTable_1[3915] = 16'sb0011101110001011;\n  assign DirectLookupTable_1[3916] = 16'sb0011101110001011;\n  assign DirectLookupTable_1[3917] = 16'sb0011101110001010;\n  assign DirectLookupTable_1[3918] = 16'sb0011101110001010;\n  assign DirectLookupTable_1[3919] = 16'sb0011101110001001;\n  assign DirectLookupTable_1[3920] = 16'sb0011101110001000;\n  assign DirectLookupTable_1[3921] = 16'sb0011101110001000;\n  assign DirectLookupTable_1[3922] = 16'sb0011101110000111;\n  assign DirectLookupTable_1[3923] = 16'sb0011101110000111;\n  assign DirectLookupTable_1[3924] = 16'sb0011101110000110;\n  assign DirectLookupTable_1[3925] = 16'sb0011101110000110;\n  assign DirectLookupTable_1[3926] = 16'sb0011101110000101;\n  assign DirectLookupTable_1[3927] = 16'sb0011101110000100;\n  assign DirectLookupTable_1[3928] = 16'sb0011101110000100;\n  assign DirectLookupTable_1[3929] = 16'sb0011101110000011;\n  assign DirectLookupTable_1[3930] = 16'sb0011101110000011;\n  assign DirectLookupTable_1[3931] = 16'sb0011101110000010;\n  assign DirectLookupTable_1[3932] = 16'sb0011101110000010;\n  assign DirectLookupTable_1[3933] = 16'sb0011101110000001;\n  assign DirectLookupTable_1[3934] = 16'sb0011101110000000;\n  assign DirectLookupTable_1[3935] = 16'sb0011101110000000;\n  assign DirectLookupTable_1[3936] = 16'sb0011101101111111;\n  assign DirectLookupTable_1[3937] = 16'sb0011101101111111;\n  assign DirectLookupTable_1[3938] = 16'sb0011101101111110;\n  assign DirectLookupTable_1[3939] = 16'sb0011101101111101;\n  assign DirectLookupTable_1[3940] = 16'sb0011101101111101;\n  assign DirectLookupTable_1[3941] = 16'sb0011101101111100;\n  assign DirectLookupTable_1[3942] = 16'sb0011101101111100;\n  assign DirectLookupTable_1[3943] = 16'sb0011101101111011;\n  assign DirectLookupTable_1[3944] = 16'sb0011101101111011;\n  assign DirectLookupTable_1[3945] = 16'sb0011101101111010;\n  assign DirectLookupTable_1[3946] = 16'sb0011101101111001;\n  assign DirectLookupTable_1[3947] = 16'sb0011101101111001;\n  assign DirectLookupTable_1[3948] = 16'sb0011101101111000;\n  assign DirectLookupTable_1[3949] = 16'sb0011101101111000;\n  assign DirectLookupTable_1[3950] = 16'sb0011101101110111;\n  assign DirectLookupTable_1[3951] = 16'sb0011101101110111;\n  assign DirectLookupTable_1[3952] = 16'sb0011101101110110;\n  assign DirectLookupTable_1[3953] = 16'sb0011101101110101;\n  assign DirectLookupTable_1[3954] = 16'sb0011101101110101;\n  assign DirectLookupTable_1[3955] = 16'sb0011101101110100;\n  assign DirectLookupTable_1[3956] = 16'sb0011101101110100;\n  assign DirectLookupTable_1[3957] = 16'sb0011101101110011;\n  assign DirectLookupTable_1[3958] = 16'sb0011101101110010;\n  assign DirectLookupTable_1[3959] = 16'sb0011101101110010;\n  assign DirectLookupTable_1[3960] = 16'sb0011101101110001;\n  assign DirectLookupTable_1[3961] = 16'sb0011101101110001;\n  assign DirectLookupTable_1[3962] = 16'sb0011101101110000;\n  assign DirectLookupTable_1[3963] = 16'sb0011101101110000;\n  assign DirectLookupTable_1[3964] = 16'sb0011101101101111;\n  assign DirectLookupTable_1[3965] = 16'sb0011101101101110;\n  assign DirectLookupTable_1[3966] = 16'sb0011101101101110;\n  assign DirectLookupTable_1[3967] = 16'sb0011101101101101;\n  assign DirectLookupTable_1[3968] = 16'sb0011101101101101;\n  assign DirectLookupTable_1[3969] = 16'sb0011101101101100;\n  assign DirectLookupTable_1[3970] = 16'sb0011101101101011;\n  assign DirectLookupTable_1[3971] = 16'sb0011101101101011;\n  assign DirectLookupTable_1[3972] = 16'sb0011101101101010;\n  assign DirectLookupTable_1[3973] = 16'sb0011101101101010;\n  assign DirectLookupTable_1[3974] = 16'sb0011101101101001;\n  assign DirectLookupTable_1[3975] = 16'sb0011101101101001;\n  assign DirectLookupTable_1[3976] = 16'sb0011101101101000;\n  assign DirectLookupTable_1[3977] = 16'sb0011101101100111;\n  assign DirectLookupTable_1[3978] = 16'sb0011101101100111;\n  assign DirectLookupTable_1[3979] = 16'sb0011101101100110;\n  assign DirectLookupTable_1[3980] = 16'sb0011101101100110;\n  assign DirectLookupTable_1[3981] = 16'sb0011101101100101;\n  assign DirectLookupTable_1[3982] = 16'sb0011101101100100;\n  assign DirectLookupTable_1[3983] = 16'sb0011101101100100;\n  assign DirectLookupTable_1[3984] = 16'sb0011101101100011;\n  assign DirectLookupTable_1[3985] = 16'sb0011101101100011;\n  assign DirectLookupTable_1[3986] = 16'sb0011101101100010;\n  assign DirectLookupTable_1[3987] = 16'sb0011101101100010;\n  assign DirectLookupTable_1[3988] = 16'sb0011101101100001;\n  assign DirectLookupTable_1[3989] = 16'sb0011101101100000;\n  assign DirectLookupTable_1[3990] = 16'sb0011101101100000;\n  assign DirectLookupTable_1[3991] = 16'sb0011101101011111;\n  assign DirectLookupTable_1[3992] = 16'sb0011101101011111;\n  assign DirectLookupTable_1[3993] = 16'sb0011101101011110;\n  assign DirectLookupTable_1[3994] = 16'sb0011101101011101;\n  assign DirectLookupTable_1[3995] = 16'sb0011101101011101;\n  assign DirectLookupTable_1[3996] = 16'sb0011101101011100;\n  assign DirectLookupTable_1[3997] = 16'sb0011101101011100;\n  assign DirectLookupTable_1[3998] = 16'sb0011101101011011;\n  assign DirectLookupTable_1[3999] = 16'sb0011101101011010;\n  assign DirectLookupTable_1[4000] = 16'sb0011101101011010;\n  assign DirectLookupTable_1[4001] = 16'sb0011101101011001;\n  assign DirectLookupTable_1[4002] = 16'sb0011101101011001;\n  assign DirectLookupTable_1[4003] = 16'sb0011101101011000;\n  assign DirectLookupTable_1[4004] = 16'sb0011101101011000;\n  assign DirectLookupTable_1[4005] = 16'sb0011101101010111;\n  assign DirectLookupTable_1[4006] = 16'sb0011101101010110;\n  assign DirectLookupTable_1[4007] = 16'sb0011101101010110;\n  assign DirectLookupTable_1[4008] = 16'sb0011101101010101;\n  assign DirectLookupTable_1[4009] = 16'sb0011101101010101;\n  assign DirectLookupTable_1[4010] = 16'sb0011101101010100;\n  assign DirectLookupTable_1[4011] = 16'sb0011101101010011;\n  assign DirectLookupTable_1[4012] = 16'sb0011101101010011;\n  assign DirectLookupTable_1[4013] = 16'sb0011101101010010;\n  assign DirectLookupTable_1[4014] = 16'sb0011101101010010;\n  assign DirectLookupTable_1[4015] = 16'sb0011101101010001;\n  assign DirectLookupTable_1[4016] = 16'sb0011101101010000;\n  assign DirectLookupTable_1[4017] = 16'sb0011101101010000;\n  assign DirectLookupTable_1[4018] = 16'sb0011101101001111;\n  assign DirectLookupTable_1[4019] = 16'sb0011101101001111;\n  assign DirectLookupTable_1[4020] = 16'sb0011101101001110;\n  assign DirectLookupTable_1[4021] = 16'sb0011101101001110;\n  assign DirectLookupTable_1[4022] = 16'sb0011101101001101;\n  assign DirectLookupTable_1[4023] = 16'sb0011101101001100;\n  assign DirectLookupTable_1[4024] = 16'sb0011101101001100;\n  assign DirectLookupTable_1[4025] = 16'sb0011101101001011;\n  assign DirectLookupTable_1[4026] = 16'sb0011101101001011;\n  assign DirectLookupTable_1[4027] = 16'sb0011101101001010;\n  assign DirectLookupTable_1[4028] = 16'sb0011101101001001;\n  assign DirectLookupTable_1[4029] = 16'sb0011101101001001;\n  assign DirectLookupTable_1[4030] = 16'sb0011101101001000;\n  assign DirectLookupTable_1[4031] = 16'sb0011101101001000;\n  assign DirectLookupTable_1[4032] = 16'sb0011101101000111;\n  assign DirectLookupTable_1[4033] = 16'sb0011101101000110;\n  assign DirectLookupTable_1[4034] = 16'sb0011101101000110;\n  assign DirectLookupTable_1[4035] = 16'sb0011101101000101;\n  assign DirectLookupTable_1[4036] = 16'sb0011101101000101;\n  assign DirectLookupTable_1[4037] = 16'sb0011101101000100;\n  assign DirectLookupTable_1[4038] = 16'sb0011101101000011;\n  assign DirectLookupTable_1[4039] = 16'sb0011101101000011;\n  assign DirectLookupTable_1[4040] = 16'sb0011101101000010;\n  assign DirectLookupTable_1[4041] = 16'sb0011101101000010;\n  assign DirectLookupTable_1[4042] = 16'sb0011101101000001;\n  assign DirectLookupTable_1[4043] = 16'sb0011101101000001;\n  assign DirectLookupTable_1[4044] = 16'sb0011101101000000;\n  assign DirectLookupTable_1[4045] = 16'sb0011101100111111;\n  assign DirectLookupTable_1[4046] = 16'sb0011101100111111;\n  assign DirectLookupTable_1[4047] = 16'sb0011101100111110;\n  assign DirectLookupTable_1[4048] = 16'sb0011101100111110;\n  assign DirectLookupTable_1[4049] = 16'sb0011101100111101;\n  assign DirectLookupTable_1[4050] = 16'sb0011101100111100;\n  assign DirectLookupTable_1[4051] = 16'sb0011101100111100;\n  assign DirectLookupTable_1[4052] = 16'sb0011101100111011;\n  assign DirectLookupTable_1[4053] = 16'sb0011101100111011;\n  assign DirectLookupTable_1[4054] = 16'sb0011101100111010;\n  assign DirectLookupTable_1[4055] = 16'sb0011101100111001;\n  assign DirectLookupTable_1[4056] = 16'sb0011101100111001;\n  assign DirectLookupTable_1[4057] = 16'sb0011101100111000;\n  assign DirectLookupTable_1[4058] = 16'sb0011101100111000;\n  assign DirectLookupTable_1[4059] = 16'sb0011101100110111;\n  assign DirectLookupTable_1[4060] = 16'sb0011101100110110;\n  assign DirectLookupTable_1[4061] = 16'sb0011101100110110;\n  assign DirectLookupTable_1[4062] = 16'sb0011101100110101;\n  assign DirectLookupTable_1[4063] = 16'sb0011101100110101;\n  assign DirectLookupTable_1[4064] = 16'sb0011101100110100;\n  assign DirectLookupTable_1[4065] = 16'sb0011101100110011;\n  assign DirectLookupTable_1[4066] = 16'sb0011101100110011;\n  assign DirectLookupTable_1[4067] = 16'sb0011101100110010;\n  assign DirectLookupTable_1[4068] = 16'sb0011101100110010;\n  assign DirectLookupTable_1[4069] = 16'sb0011101100110001;\n  assign DirectLookupTable_1[4070] = 16'sb0011101100110000;\n  assign DirectLookupTable_1[4071] = 16'sb0011101100110000;\n  assign DirectLookupTable_1[4072] = 16'sb0011101100101111;\n  assign DirectLookupTable_1[4073] = 16'sb0011101100101111;\n  assign DirectLookupTable_1[4074] = 16'sb0011101100101110;\n  assign DirectLookupTable_1[4075] = 16'sb0011101100101101;\n  assign DirectLookupTable_1[4076] = 16'sb0011101100101101;\n  assign DirectLookupTable_1[4077] = 16'sb0011101100101100;\n  assign DirectLookupTable_1[4078] = 16'sb0011101100101100;\n  assign DirectLookupTable_1[4079] = 16'sb0011101100101011;\n  assign DirectLookupTable_1[4080] = 16'sb0011101100101010;\n  assign DirectLookupTable_1[4081] = 16'sb0011101100101010;\n  assign DirectLookupTable_1[4082] = 16'sb0011101100101001;\n  assign DirectLookupTable_1[4083] = 16'sb0011101100101001;\n  assign DirectLookupTable_1[4084] = 16'sb0011101100101000;\n  assign DirectLookupTable_1[4085] = 16'sb0011101100100111;\n  assign DirectLookupTable_1[4086] = 16'sb0011101100100111;\n  assign DirectLookupTable_1[4087] = 16'sb0011101100100110;\n  assign DirectLookupTable_1[4088] = 16'sb0011101100100110;\n  assign DirectLookupTable_1[4089] = 16'sb0011101100100101;\n  assign DirectLookupTable_1[4090] = 16'sb0011101100100100;\n  assign DirectLookupTable_1[4091] = 16'sb0011101100100100;\n  assign DirectLookupTable_1[4092] = 16'sb0011101100100011;\n  assign DirectLookupTable_1[4093] = 16'sb0011101100100011;\n  assign DirectLookupTable_1[4094] = 16'sb0011101100100010;\n  assign DirectLookupTable_1[4095] = 16'sb0011101100100001;\n  assign DirectLookupTable_1[4096] = 16'sb0011101100100001;\n  assign DirectLookupTable_1[4097] = 16'sb0011101100100000;\n  assign DirectLookupTable_1[4098] = 16'sb0011101100100000;\n  assign DirectLookupTable_1[4099] = 16'sb0011101100011111;\n  assign DirectLookupTable_1[4100] = 16'sb0011101100011110;\n  assign DirectLookupTable_1[4101] = 16'sb0011101100011110;\n  assign DirectLookupTable_1[4102] = 16'sb0011101100011101;\n  assign DirectLookupTable_1[4103] = 16'sb0011101100011101;\n  assign DirectLookupTable_1[4104] = 16'sb0011101100011100;\n  assign DirectLookupTable_1[4105] = 16'sb0011101100011011;\n  assign DirectLookupTable_1[4106] = 16'sb0011101100011011;\n  assign DirectLookupTable_1[4107] = 16'sb0011101100011010;\n  assign DirectLookupTable_1[4108] = 16'sb0011101100011010;\n  assign DirectLookupTable_1[4109] = 16'sb0011101100011001;\n  assign DirectLookupTable_1[4110] = 16'sb0011101100011000;\n  assign DirectLookupTable_1[4111] = 16'sb0011101100011000;\n  assign DirectLookupTable_1[4112] = 16'sb0011101100010111;\n  assign DirectLookupTable_1[4113] = 16'sb0011101100010111;\n  assign DirectLookupTable_1[4114] = 16'sb0011101100010110;\n  assign DirectLookupTable_1[4115] = 16'sb0011101100010101;\n  assign DirectLookupTable_1[4116] = 16'sb0011101100010101;\n  assign DirectLookupTable_1[4117] = 16'sb0011101100010100;\n  assign DirectLookupTable_1[4118] = 16'sb0011101100010100;\n  assign DirectLookupTable_1[4119] = 16'sb0011101100010011;\n  assign DirectLookupTable_1[4120] = 16'sb0011101100010010;\n  assign DirectLookupTable_1[4121] = 16'sb0011101100010010;\n  assign DirectLookupTable_1[4122] = 16'sb0011101100010001;\n  assign DirectLookupTable_1[4123] = 16'sb0011101100010001;\n  assign DirectLookupTable_1[4124] = 16'sb0011101100010000;\n  assign DirectLookupTable_1[4125] = 16'sb0011101100001111;\n  assign DirectLookupTable_1[4126] = 16'sb0011101100001111;\n  assign DirectLookupTable_1[4127] = 16'sb0011101100001110;\n  assign DirectLookupTable_1[4128] = 16'sb0011101100001110;\n  assign DirectLookupTable_1[4129] = 16'sb0011101100001101;\n  assign DirectLookupTable_1[4130] = 16'sb0011101100001100;\n  assign DirectLookupTable_1[4131] = 16'sb0011101100001100;\n  assign DirectLookupTable_1[4132] = 16'sb0011101100001011;\n  assign DirectLookupTable_1[4133] = 16'sb0011101100001011;\n  assign DirectLookupTable_1[4134] = 16'sb0011101100001010;\n  assign DirectLookupTable_1[4135] = 16'sb0011101100001001;\n  assign DirectLookupTable_1[4136] = 16'sb0011101100001001;\n  assign DirectLookupTable_1[4137] = 16'sb0011101100001000;\n  assign DirectLookupTable_1[4138] = 16'sb0011101100000111;\n  assign DirectLookupTable_1[4139] = 16'sb0011101100000111;\n  assign DirectLookupTable_1[4140] = 16'sb0011101100000110;\n  assign DirectLookupTable_1[4141] = 16'sb0011101100000110;\n  assign DirectLookupTable_1[4142] = 16'sb0011101100000101;\n  assign DirectLookupTable_1[4143] = 16'sb0011101100000100;\n  assign DirectLookupTable_1[4144] = 16'sb0011101100000100;\n  assign DirectLookupTable_1[4145] = 16'sb0011101100000011;\n  assign DirectLookupTable_1[4146] = 16'sb0011101100000011;\n  assign DirectLookupTable_1[4147] = 16'sb0011101100000010;\n  assign DirectLookupTable_1[4148] = 16'sb0011101100000001;\n  assign DirectLookupTable_1[4149] = 16'sb0011101100000001;\n  assign DirectLookupTable_1[4150] = 16'sb0011101100000000;\n  assign DirectLookupTable_1[4151] = 16'sb0011101100000000;\n  assign DirectLookupTable_1[4152] = 16'sb0011101011111111;\n  assign DirectLookupTable_1[4153] = 16'sb0011101011111110;\n  assign DirectLookupTable_1[4154] = 16'sb0011101011111110;\n  assign DirectLookupTable_1[4155] = 16'sb0011101011111101;\n  assign DirectLookupTable_1[4156] = 16'sb0011101011111101;\n  assign DirectLookupTable_1[4157] = 16'sb0011101011111100;\n  assign DirectLookupTable_1[4158] = 16'sb0011101011111011;\n  assign DirectLookupTable_1[4159] = 16'sb0011101011111011;\n  assign DirectLookupTable_1[4160] = 16'sb0011101011111010;\n  assign DirectLookupTable_1[4161] = 16'sb0011101011111001;\n  assign DirectLookupTable_1[4162] = 16'sb0011101011111001;\n  assign DirectLookupTable_1[4163] = 16'sb0011101011111000;\n  assign DirectLookupTable_1[4164] = 16'sb0011101011111000;\n  assign DirectLookupTable_1[4165] = 16'sb0011101011110111;\n  assign DirectLookupTable_1[4166] = 16'sb0011101011110110;\n  assign DirectLookupTable_1[4167] = 16'sb0011101011110110;\n  assign DirectLookupTable_1[4168] = 16'sb0011101011110101;\n  assign DirectLookupTable_1[4169] = 16'sb0011101011110101;\n  assign DirectLookupTable_1[4170] = 16'sb0011101011110100;\n  assign DirectLookupTable_1[4171] = 16'sb0011101011110011;\n  assign DirectLookupTable_1[4172] = 16'sb0011101011110011;\n  assign DirectLookupTable_1[4173] = 16'sb0011101011110010;\n  assign DirectLookupTable_1[4174] = 16'sb0011101011110010;\n  assign DirectLookupTable_1[4175] = 16'sb0011101011110001;\n  assign DirectLookupTable_1[4176] = 16'sb0011101011110000;\n  assign DirectLookupTable_1[4177] = 16'sb0011101011110000;\n  assign DirectLookupTable_1[4178] = 16'sb0011101011101111;\n  assign DirectLookupTable_1[4179] = 16'sb0011101011101110;\n  assign DirectLookupTable_1[4180] = 16'sb0011101011101110;\n  assign DirectLookupTable_1[4181] = 16'sb0011101011101101;\n  assign DirectLookupTable_1[4182] = 16'sb0011101011101101;\n  assign DirectLookupTable_1[4183] = 16'sb0011101011101100;\n  assign DirectLookupTable_1[4184] = 16'sb0011101011101011;\n  assign DirectLookupTable_1[4185] = 16'sb0011101011101011;\n  assign DirectLookupTable_1[4186] = 16'sb0011101011101010;\n  assign DirectLookupTable_1[4187] = 16'sb0011101011101010;\n  assign DirectLookupTable_1[4188] = 16'sb0011101011101001;\n  assign DirectLookupTable_1[4189] = 16'sb0011101011101000;\n  assign DirectLookupTable_1[4190] = 16'sb0011101011101000;\n  assign DirectLookupTable_1[4191] = 16'sb0011101011100111;\n  assign DirectLookupTable_1[4192] = 16'sb0011101011100110;\n  assign DirectLookupTable_1[4193] = 16'sb0011101011100110;\n  assign DirectLookupTable_1[4194] = 16'sb0011101011100101;\n  assign DirectLookupTable_1[4195] = 16'sb0011101011100101;\n  assign DirectLookupTable_1[4196] = 16'sb0011101011100100;\n  assign DirectLookupTable_1[4197] = 16'sb0011101011100011;\n  assign DirectLookupTable_1[4198] = 16'sb0011101011100011;\n  assign DirectLookupTable_1[4199] = 16'sb0011101011100010;\n  assign DirectLookupTable_1[4200] = 16'sb0011101011100010;\n  assign DirectLookupTable_1[4201] = 16'sb0011101011100001;\n  assign DirectLookupTable_1[4202] = 16'sb0011101011100000;\n  assign DirectLookupTable_1[4203] = 16'sb0011101011100000;\n  assign DirectLookupTable_1[4204] = 16'sb0011101011011111;\n  assign DirectLookupTable_1[4205] = 16'sb0011101011011110;\n  assign DirectLookupTable_1[4206] = 16'sb0011101011011110;\n  assign DirectLookupTable_1[4207] = 16'sb0011101011011101;\n  assign DirectLookupTable_1[4208] = 16'sb0011101011011101;\n  assign DirectLookupTable_1[4209] = 16'sb0011101011011100;\n  assign DirectLookupTable_1[4210] = 16'sb0011101011011011;\n  assign DirectLookupTable_1[4211] = 16'sb0011101011011011;\n  assign DirectLookupTable_1[4212] = 16'sb0011101011011010;\n  assign DirectLookupTable_1[4213] = 16'sb0011101011011010;\n  assign DirectLookupTable_1[4214] = 16'sb0011101011011001;\n  assign DirectLookupTable_1[4215] = 16'sb0011101011011000;\n  assign DirectLookupTable_1[4216] = 16'sb0011101011011000;\n  assign DirectLookupTable_1[4217] = 16'sb0011101011010111;\n  assign DirectLookupTable_1[4218] = 16'sb0011101011010110;\n  assign DirectLookupTable_1[4219] = 16'sb0011101011010110;\n  assign DirectLookupTable_1[4220] = 16'sb0011101011010101;\n  assign DirectLookupTable_1[4221] = 16'sb0011101011010101;\n  assign DirectLookupTable_1[4222] = 16'sb0011101011010100;\n  assign DirectLookupTable_1[4223] = 16'sb0011101011010011;\n  assign DirectLookupTable_1[4224] = 16'sb0011101011010011;\n  assign DirectLookupTable_1[4225] = 16'sb0011101011010010;\n  assign DirectLookupTable_1[4226] = 16'sb0011101011010010;\n  assign DirectLookupTable_1[4227] = 16'sb0011101011010001;\n  assign DirectLookupTable_1[4228] = 16'sb0011101011010000;\n  assign DirectLookupTable_1[4229] = 16'sb0011101011010000;\n  assign DirectLookupTable_1[4230] = 16'sb0011101011001111;\n  assign DirectLookupTable_1[4231] = 16'sb0011101011001110;\n  assign DirectLookupTable_1[4232] = 16'sb0011101011001110;\n  assign DirectLookupTable_1[4233] = 16'sb0011101011001101;\n  assign DirectLookupTable_1[4234] = 16'sb0011101011001101;\n  assign DirectLookupTable_1[4235] = 16'sb0011101011001100;\n  assign DirectLookupTable_1[4236] = 16'sb0011101011001011;\n  assign DirectLookupTable_1[4237] = 16'sb0011101011001011;\n  assign DirectLookupTable_1[4238] = 16'sb0011101011001010;\n  assign DirectLookupTable_1[4239] = 16'sb0011101011001001;\n  assign DirectLookupTable_1[4240] = 16'sb0011101011001001;\n  assign DirectLookupTable_1[4241] = 16'sb0011101011001000;\n  assign DirectLookupTable_1[4242] = 16'sb0011101011001000;\n  assign DirectLookupTable_1[4243] = 16'sb0011101011000111;\n  assign DirectLookupTable_1[4244] = 16'sb0011101011000110;\n  assign DirectLookupTable_1[4245] = 16'sb0011101011000110;\n  assign DirectLookupTable_1[4246] = 16'sb0011101011000101;\n  assign DirectLookupTable_1[4247] = 16'sb0011101011000100;\n  assign DirectLookupTable_1[4248] = 16'sb0011101011000100;\n  assign DirectLookupTable_1[4249] = 16'sb0011101011000011;\n  assign DirectLookupTable_1[4250] = 16'sb0011101011000011;\n  assign DirectLookupTable_1[4251] = 16'sb0011101011000010;\n  assign DirectLookupTable_1[4252] = 16'sb0011101011000001;\n  assign DirectLookupTable_1[4253] = 16'sb0011101011000001;\n  assign DirectLookupTable_1[4254] = 16'sb0011101011000000;\n  assign DirectLookupTable_1[4255] = 16'sb0011101011000000;\n  assign DirectLookupTable_1[4256] = 16'sb0011101010111111;\n  assign DirectLookupTable_1[4257] = 16'sb0011101010111110;\n  assign DirectLookupTable_1[4258] = 16'sb0011101010111110;\n  assign DirectLookupTable_1[4259] = 16'sb0011101010111101;\n  assign DirectLookupTable_1[4260] = 16'sb0011101010111100;\n  assign DirectLookupTable_1[4261] = 16'sb0011101010111100;\n  assign DirectLookupTable_1[4262] = 16'sb0011101010111011;\n  assign DirectLookupTable_1[4263] = 16'sb0011101010111011;\n  assign DirectLookupTable_1[4264] = 16'sb0011101010111010;\n  assign DirectLookupTable_1[4265] = 16'sb0011101010111001;\n  assign DirectLookupTable_1[4266] = 16'sb0011101010111001;\n  assign DirectLookupTable_1[4267] = 16'sb0011101010111000;\n  assign DirectLookupTable_1[4268] = 16'sb0011101010110111;\n  assign DirectLookupTable_1[4269] = 16'sb0011101010110111;\n  assign DirectLookupTable_1[4270] = 16'sb0011101010110110;\n  assign DirectLookupTable_1[4271] = 16'sb0011101010110110;\n  assign DirectLookupTable_1[4272] = 16'sb0011101010110101;\n  assign DirectLookupTable_1[4273] = 16'sb0011101010110100;\n  assign DirectLookupTable_1[4274] = 16'sb0011101010110100;\n  assign DirectLookupTable_1[4275] = 16'sb0011101010110011;\n  assign DirectLookupTable_1[4276] = 16'sb0011101010110010;\n  assign DirectLookupTable_1[4277] = 16'sb0011101010110010;\n  assign DirectLookupTable_1[4278] = 16'sb0011101010110001;\n  assign DirectLookupTable_1[4279] = 16'sb0011101010110001;\n  assign DirectLookupTable_1[4280] = 16'sb0011101010110000;\n  assign DirectLookupTable_1[4281] = 16'sb0011101010101111;\n  assign DirectLookupTable_1[4282] = 16'sb0011101010101111;\n  assign DirectLookupTable_1[4283] = 16'sb0011101010101110;\n  assign DirectLookupTable_1[4284] = 16'sb0011101010101101;\n  assign DirectLookupTable_1[4285] = 16'sb0011101010101101;\n  assign DirectLookupTable_1[4286] = 16'sb0011101010101100;\n  assign DirectLookupTable_1[4287] = 16'sb0011101010101011;\n  assign DirectLookupTable_1[4288] = 16'sb0011101010101011;\n  assign DirectLookupTable_1[4289] = 16'sb0011101010101010;\n  assign DirectLookupTable_1[4290] = 16'sb0011101010101010;\n  assign DirectLookupTable_1[4291] = 16'sb0011101010101001;\n  assign DirectLookupTable_1[4292] = 16'sb0011101010101000;\n  assign DirectLookupTable_1[4293] = 16'sb0011101010101000;\n  assign DirectLookupTable_1[4294] = 16'sb0011101010100111;\n  assign DirectLookupTable_1[4295] = 16'sb0011101010100110;\n  assign DirectLookupTable_1[4296] = 16'sb0011101010100110;\n  assign DirectLookupTable_1[4297] = 16'sb0011101010100101;\n  assign DirectLookupTable_1[4298] = 16'sb0011101010100101;\n  assign DirectLookupTable_1[4299] = 16'sb0011101010100100;\n  assign DirectLookupTable_1[4300] = 16'sb0011101010100011;\n  assign DirectLookupTable_1[4301] = 16'sb0011101010100011;\n  assign DirectLookupTable_1[4302] = 16'sb0011101010100010;\n  assign DirectLookupTable_1[4303] = 16'sb0011101010100001;\n  assign DirectLookupTable_1[4304] = 16'sb0011101010100001;\n  assign DirectLookupTable_1[4305] = 16'sb0011101010100000;\n  assign DirectLookupTable_1[4306] = 16'sb0011101010100000;\n  assign DirectLookupTable_1[4307] = 16'sb0011101010011111;\n  assign DirectLookupTable_1[4308] = 16'sb0011101010011110;\n  assign DirectLookupTable_1[4309] = 16'sb0011101010011110;\n  assign DirectLookupTable_1[4310] = 16'sb0011101010011101;\n  assign DirectLookupTable_1[4311] = 16'sb0011101010011100;\n  assign DirectLookupTable_1[4312] = 16'sb0011101010011100;\n  assign DirectLookupTable_1[4313] = 16'sb0011101010011011;\n  assign DirectLookupTable_1[4314] = 16'sb0011101010011011;\n  assign DirectLookupTable_1[4315] = 16'sb0011101010011010;\n  assign DirectLookupTable_1[4316] = 16'sb0011101010011001;\n  assign DirectLookupTable_1[4317] = 16'sb0011101010011001;\n  assign DirectLookupTable_1[4318] = 16'sb0011101010011000;\n  assign DirectLookupTable_1[4319] = 16'sb0011101010010111;\n  assign DirectLookupTable_1[4320] = 16'sb0011101010010111;\n  assign DirectLookupTable_1[4321] = 16'sb0011101010010110;\n  assign DirectLookupTable_1[4322] = 16'sb0011101010010101;\n  assign DirectLookupTable_1[4323] = 16'sb0011101010010101;\n  assign DirectLookupTable_1[4324] = 16'sb0011101010010100;\n  assign DirectLookupTable_1[4325] = 16'sb0011101010010100;\n  assign DirectLookupTable_1[4326] = 16'sb0011101010010011;\n  assign DirectLookupTable_1[4327] = 16'sb0011101010010010;\n  assign DirectLookupTable_1[4328] = 16'sb0011101010010010;\n  assign DirectLookupTable_1[4329] = 16'sb0011101010010001;\n  assign DirectLookupTable_1[4330] = 16'sb0011101010010000;\n  assign DirectLookupTable_1[4331] = 16'sb0011101010010000;\n  assign DirectLookupTable_1[4332] = 16'sb0011101010001111;\n  assign DirectLookupTable_1[4333] = 16'sb0011101010001110;\n  assign DirectLookupTable_1[4334] = 16'sb0011101010001110;\n  assign DirectLookupTable_1[4335] = 16'sb0011101010001101;\n  assign DirectLookupTable_1[4336] = 16'sb0011101010001101;\n  assign DirectLookupTable_1[4337] = 16'sb0011101010001100;\n  assign DirectLookupTable_1[4338] = 16'sb0011101010001011;\n  assign DirectLookupTable_1[4339] = 16'sb0011101010001011;\n  assign DirectLookupTable_1[4340] = 16'sb0011101010001010;\n  assign DirectLookupTable_1[4341] = 16'sb0011101010001001;\n  assign DirectLookupTable_1[4342] = 16'sb0011101010001001;\n  assign DirectLookupTable_1[4343] = 16'sb0011101010001000;\n  assign DirectLookupTable_1[4344] = 16'sb0011101010001000;\n  assign DirectLookupTable_1[4345] = 16'sb0011101010000111;\n  assign DirectLookupTable_1[4346] = 16'sb0011101010000110;\n  assign DirectLookupTable_1[4347] = 16'sb0011101010000110;\n  assign DirectLookupTable_1[4348] = 16'sb0011101010000101;\n  assign DirectLookupTable_1[4349] = 16'sb0011101010000100;\n  assign DirectLookupTable_1[4350] = 16'sb0011101010000100;\n  assign DirectLookupTable_1[4351] = 16'sb0011101010000011;\n  assign DirectLookupTable_1[4352] = 16'sb0011101010000010;\n  assign DirectLookupTable_1[4353] = 16'sb0011101010000010;\n  assign DirectLookupTable_1[4354] = 16'sb0011101010000001;\n  assign DirectLookupTable_1[4355] = 16'sb0011101010000001;\n  assign DirectLookupTable_1[4356] = 16'sb0011101010000000;\n  assign DirectLookupTable_1[4357] = 16'sb0011101001111111;\n  assign DirectLookupTable_1[4358] = 16'sb0011101001111111;\n  assign DirectLookupTable_1[4359] = 16'sb0011101001111110;\n  assign DirectLookupTable_1[4360] = 16'sb0011101001111101;\n  assign DirectLookupTable_1[4361] = 16'sb0011101001111101;\n  assign DirectLookupTable_1[4362] = 16'sb0011101001111100;\n  assign DirectLookupTable_1[4363] = 16'sb0011101001111011;\n  assign DirectLookupTable_1[4364] = 16'sb0011101001111011;\n  assign DirectLookupTable_1[4365] = 16'sb0011101001111010;\n  assign DirectLookupTable_1[4366] = 16'sb0011101001111001;\n  assign DirectLookupTable_1[4367] = 16'sb0011101001111001;\n  assign DirectLookupTable_1[4368] = 16'sb0011101001111000;\n  assign DirectLookupTable_1[4369] = 16'sb0011101001111000;\n  assign DirectLookupTable_1[4370] = 16'sb0011101001110111;\n  assign DirectLookupTable_1[4371] = 16'sb0011101001110110;\n  assign DirectLookupTable_1[4372] = 16'sb0011101001110110;\n  assign DirectLookupTable_1[4373] = 16'sb0011101001110101;\n  assign DirectLookupTable_1[4374] = 16'sb0011101001110100;\n  assign DirectLookupTable_1[4375] = 16'sb0011101001110100;\n  assign DirectLookupTable_1[4376] = 16'sb0011101001110011;\n  assign DirectLookupTable_1[4377] = 16'sb0011101001110010;\n  assign DirectLookupTable_1[4378] = 16'sb0011101001110010;\n  assign DirectLookupTable_1[4379] = 16'sb0011101001110001;\n  assign DirectLookupTable_1[4380] = 16'sb0011101001110001;\n  assign DirectLookupTable_1[4381] = 16'sb0011101001110000;\n  assign DirectLookupTable_1[4382] = 16'sb0011101001101111;\n  assign DirectLookupTable_1[4383] = 16'sb0011101001101111;\n  assign DirectLookupTable_1[4384] = 16'sb0011101001101110;\n  assign DirectLookupTable_1[4385] = 16'sb0011101001101101;\n  assign DirectLookupTable_1[4386] = 16'sb0011101001101101;\n  assign DirectLookupTable_1[4387] = 16'sb0011101001101100;\n  assign DirectLookupTable_1[4388] = 16'sb0011101001101011;\n  assign DirectLookupTable_1[4389] = 16'sb0011101001101011;\n  assign DirectLookupTable_1[4390] = 16'sb0011101001101010;\n  assign DirectLookupTable_1[4391] = 16'sb0011101001101001;\n  assign DirectLookupTable_1[4392] = 16'sb0011101001101001;\n  assign DirectLookupTable_1[4393] = 16'sb0011101001101000;\n  assign DirectLookupTable_1[4394] = 16'sb0011101001101000;\n  assign DirectLookupTable_1[4395] = 16'sb0011101001100111;\n  assign DirectLookupTable_1[4396] = 16'sb0011101001100110;\n  assign DirectLookupTable_1[4397] = 16'sb0011101001100110;\n  assign DirectLookupTable_1[4398] = 16'sb0011101001100101;\n  assign DirectLookupTable_1[4399] = 16'sb0011101001100100;\n  assign DirectLookupTable_1[4400] = 16'sb0011101001100100;\n  assign DirectLookupTable_1[4401] = 16'sb0011101001100011;\n  assign DirectLookupTable_1[4402] = 16'sb0011101001100010;\n  assign DirectLookupTable_1[4403] = 16'sb0011101001100010;\n  assign DirectLookupTable_1[4404] = 16'sb0011101001100001;\n  assign DirectLookupTable_1[4405] = 16'sb0011101001100000;\n  assign DirectLookupTable_1[4406] = 16'sb0011101001100000;\n  assign DirectLookupTable_1[4407] = 16'sb0011101001011111;\n  assign DirectLookupTable_1[4408] = 16'sb0011101001011111;\n  assign DirectLookupTable_1[4409] = 16'sb0011101001011110;\n  assign DirectLookupTable_1[4410] = 16'sb0011101001011101;\n  assign DirectLookupTable_1[4411] = 16'sb0011101001011101;\n  assign DirectLookupTable_1[4412] = 16'sb0011101001011100;\n  assign DirectLookupTable_1[4413] = 16'sb0011101001011011;\n  assign DirectLookupTable_1[4414] = 16'sb0011101001011011;\n  assign DirectLookupTable_1[4415] = 16'sb0011101001011010;\n  assign DirectLookupTable_1[4416] = 16'sb0011101001011001;\n  assign DirectLookupTable_1[4417] = 16'sb0011101001011001;\n  assign DirectLookupTable_1[4418] = 16'sb0011101001011000;\n  assign DirectLookupTable_1[4419] = 16'sb0011101001010111;\n  assign DirectLookupTable_1[4420] = 16'sb0011101001010111;\n  assign DirectLookupTable_1[4421] = 16'sb0011101001010110;\n  assign DirectLookupTable_1[4422] = 16'sb0011101001010110;\n  assign DirectLookupTable_1[4423] = 16'sb0011101001010101;\n  assign DirectLookupTable_1[4424] = 16'sb0011101001010100;\n  assign DirectLookupTable_1[4425] = 16'sb0011101001010100;\n  assign DirectLookupTable_1[4426] = 16'sb0011101001010011;\n  assign DirectLookupTable_1[4427] = 16'sb0011101001010010;\n  assign DirectLookupTable_1[4428] = 16'sb0011101001010010;\n  assign DirectLookupTable_1[4429] = 16'sb0011101001010001;\n  assign DirectLookupTable_1[4430] = 16'sb0011101001010000;\n  assign DirectLookupTable_1[4431] = 16'sb0011101001010000;\n  assign DirectLookupTable_1[4432] = 16'sb0011101001001111;\n  assign DirectLookupTable_1[4433] = 16'sb0011101001001110;\n  assign DirectLookupTable_1[4434] = 16'sb0011101001001110;\n  assign DirectLookupTable_1[4435] = 16'sb0011101001001101;\n  assign DirectLookupTable_1[4436] = 16'sb0011101001001100;\n  assign DirectLookupTable_1[4437] = 16'sb0011101001001100;\n  assign DirectLookupTable_1[4438] = 16'sb0011101001001011;\n  assign DirectLookupTable_1[4439] = 16'sb0011101001001011;\n  assign DirectLookupTable_1[4440] = 16'sb0011101001001010;\n  assign DirectLookupTable_1[4441] = 16'sb0011101001001001;\n  assign DirectLookupTable_1[4442] = 16'sb0011101001001001;\n  assign DirectLookupTable_1[4443] = 16'sb0011101001001000;\n  assign DirectLookupTable_1[4444] = 16'sb0011101001000111;\n  assign DirectLookupTable_1[4445] = 16'sb0011101001000111;\n  assign DirectLookupTable_1[4446] = 16'sb0011101001000110;\n  assign DirectLookupTable_1[4447] = 16'sb0011101001000101;\n  assign DirectLookupTable_1[4448] = 16'sb0011101001000101;\n  assign DirectLookupTable_1[4449] = 16'sb0011101001000100;\n  assign DirectLookupTable_1[4450] = 16'sb0011101001000011;\n  assign DirectLookupTable_1[4451] = 16'sb0011101001000011;\n  assign DirectLookupTable_1[4452] = 16'sb0011101001000010;\n  assign DirectLookupTable_1[4453] = 16'sb0011101001000001;\n  assign DirectLookupTable_1[4454] = 16'sb0011101001000001;\n  assign DirectLookupTable_1[4455] = 16'sb0011101001000000;\n  assign DirectLookupTable_1[4456] = 16'sb0011101000111111;\n  assign DirectLookupTable_1[4457] = 16'sb0011101000111111;\n  assign DirectLookupTable_1[4458] = 16'sb0011101000111110;\n  assign DirectLookupTable_1[4459] = 16'sb0011101000111110;\n  assign DirectLookupTable_1[4460] = 16'sb0011101000111101;\n  assign DirectLookupTable_1[4461] = 16'sb0011101000111100;\n  assign DirectLookupTable_1[4462] = 16'sb0011101000111100;\n  assign DirectLookupTable_1[4463] = 16'sb0011101000111011;\n  assign DirectLookupTable_1[4464] = 16'sb0011101000111010;\n  assign DirectLookupTable_1[4465] = 16'sb0011101000111010;\n  assign DirectLookupTable_1[4466] = 16'sb0011101000111001;\n  assign DirectLookupTable_1[4467] = 16'sb0011101000111000;\n  assign DirectLookupTable_1[4468] = 16'sb0011101000111000;\n  assign DirectLookupTable_1[4469] = 16'sb0011101000110111;\n  assign DirectLookupTable_1[4470] = 16'sb0011101000110110;\n  assign DirectLookupTable_1[4471] = 16'sb0011101000110110;\n  assign DirectLookupTable_1[4472] = 16'sb0011101000110101;\n  assign DirectLookupTable_1[4473] = 16'sb0011101000110100;\n  assign DirectLookupTable_1[4474] = 16'sb0011101000110100;\n  assign DirectLookupTable_1[4475] = 16'sb0011101000110011;\n  assign DirectLookupTable_1[4476] = 16'sb0011101000110010;\n  assign DirectLookupTable_1[4477] = 16'sb0011101000110010;\n  assign DirectLookupTable_1[4478] = 16'sb0011101000110001;\n  assign DirectLookupTable_1[4479] = 16'sb0011101000110000;\n  assign DirectLookupTable_1[4480] = 16'sb0011101000110000;\n  assign DirectLookupTable_1[4481] = 16'sb0011101000101111;\n  assign DirectLookupTable_1[4482] = 16'sb0011101000101110;\n  assign DirectLookupTable_1[4483] = 16'sb0011101000101110;\n  assign DirectLookupTable_1[4484] = 16'sb0011101000101101;\n  assign DirectLookupTable_1[4485] = 16'sb0011101000101101;\n  assign DirectLookupTable_1[4486] = 16'sb0011101000101100;\n  assign DirectLookupTable_1[4487] = 16'sb0011101000101011;\n  assign DirectLookupTable_1[4488] = 16'sb0011101000101011;\n  assign DirectLookupTable_1[4489] = 16'sb0011101000101010;\n  assign DirectLookupTable_1[4490] = 16'sb0011101000101001;\n  assign DirectLookupTable_1[4491] = 16'sb0011101000101001;\n  assign DirectLookupTable_1[4492] = 16'sb0011101000101000;\n  assign DirectLookupTable_1[4493] = 16'sb0011101000100111;\n  assign DirectLookupTable_1[4494] = 16'sb0011101000100111;\n  assign DirectLookupTable_1[4495] = 16'sb0011101000100110;\n  assign DirectLookupTable_1[4496] = 16'sb0011101000100101;\n  assign DirectLookupTable_1[4497] = 16'sb0011101000100101;\n  assign DirectLookupTable_1[4498] = 16'sb0011101000100100;\n  assign DirectLookupTable_1[4499] = 16'sb0011101000100011;\n  assign DirectLookupTable_1[4500] = 16'sb0011101000100011;\n  assign DirectLookupTable_1[4501] = 16'sb0011101000100010;\n  assign DirectLookupTable_1[4502] = 16'sb0011101000100001;\n  assign DirectLookupTable_1[4503] = 16'sb0011101000100001;\n  assign DirectLookupTable_1[4504] = 16'sb0011101000100000;\n  assign DirectLookupTable_1[4505] = 16'sb0011101000011111;\n  assign DirectLookupTable_1[4506] = 16'sb0011101000011111;\n  assign DirectLookupTable_1[4507] = 16'sb0011101000011110;\n  assign DirectLookupTable_1[4508] = 16'sb0011101000011101;\n  assign DirectLookupTable_1[4509] = 16'sb0011101000011101;\n  assign DirectLookupTable_1[4510] = 16'sb0011101000011100;\n  assign DirectLookupTable_1[4511] = 16'sb0011101000011011;\n  assign DirectLookupTable_1[4512] = 16'sb0011101000011011;\n  assign DirectLookupTable_1[4513] = 16'sb0011101000011010;\n  assign DirectLookupTable_1[4514] = 16'sb0011101000011001;\n  assign DirectLookupTable_1[4515] = 16'sb0011101000011001;\n  assign DirectLookupTable_1[4516] = 16'sb0011101000011000;\n  assign DirectLookupTable_1[4517] = 16'sb0011101000011000;\n  assign DirectLookupTable_1[4518] = 16'sb0011101000010111;\n  assign DirectLookupTable_1[4519] = 16'sb0011101000010110;\n  assign DirectLookupTable_1[4520] = 16'sb0011101000010110;\n  assign DirectLookupTable_1[4521] = 16'sb0011101000010101;\n  assign DirectLookupTable_1[4522] = 16'sb0011101000010100;\n  assign DirectLookupTable_1[4523] = 16'sb0011101000010100;\n  assign DirectLookupTable_1[4524] = 16'sb0011101000010011;\n  assign DirectLookupTable_1[4525] = 16'sb0011101000010010;\n  assign DirectLookupTable_1[4526] = 16'sb0011101000010010;\n  assign DirectLookupTable_1[4527] = 16'sb0011101000010001;\n  assign DirectLookupTable_1[4528] = 16'sb0011101000010000;\n  assign DirectLookupTable_1[4529] = 16'sb0011101000010000;\n  assign DirectLookupTable_1[4530] = 16'sb0011101000001111;\n  assign DirectLookupTable_1[4531] = 16'sb0011101000001110;\n  assign DirectLookupTable_1[4532] = 16'sb0011101000001110;\n  assign DirectLookupTable_1[4533] = 16'sb0011101000001101;\n  assign DirectLookupTable_1[4534] = 16'sb0011101000001100;\n  assign DirectLookupTable_1[4535] = 16'sb0011101000001100;\n  assign DirectLookupTable_1[4536] = 16'sb0011101000001011;\n  assign DirectLookupTable_1[4537] = 16'sb0011101000001010;\n  assign DirectLookupTable_1[4538] = 16'sb0011101000001010;\n  assign DirectLookupTable_1[4539] = 16'sb0011101000001001;\n  assign DirectLookupTable_1[4540] = 16'sb0011101000001000;\n  assign DirectLookupTable_1[4541] = 16'sb0011101000001000;\n  assign DirectLookupTable_1[4542] = 16'sb0011101000000111;\n  assign DirectLookupTable_1[4543] = 16'sb0011101000000110;\n  assign DirectLookupTable_1[4544] = 16'sb0011101000000110;\n  assign DirectLookupTable_1[4545] = 16'sb0011101000000101;\n  assign DirectLookupTable_1[4546] = 16'sb0011101000000100;\n  assign DirectLookupTable_1[4547] = 16'sb0011101000000100;\n  assign DirectLookupTable_1[4548] = 16'sb0011101000000011;\n  assign DirectLookupTable_1[4549] = 16'sb0011101000000010;\n  assign DirectLookupTable_1[4550] = 16'sb0011101000000010;\n  assign DirectLookupTable_1[4551] = 16'sb0011101000000001;\n  assign DirectLookupTable_1[4552] = 16'sb0011101000000000;\n  assign DirectLookupTable_1[4553] = 16'sb0011101000000000;\n  assign DirectLookupTable_1[4554] = 16'sb0011100111111111;\n  assign DirectLookupTable_1[4555] = 16'sb0011100111111110;\n  assign DirectLookupTable_1[4556] = 16'sb0011100111111110;\n  assign DirectLookupTable_1[4557] = 16'sb0011100111111101;\n  assign DirectLookupTable_1[4558] = 16'sb0011100111111100;\n  assign DirectLookupTable_1[4559] = 16'sb0011100111111100;\n  assign DirectLookupTable_1[4560] = 16'sb0011100111111011;\n  assign DirectLookupTable_1[4561] = 16'sb0011100111111010;\n  assign DirectLookupTable_1[4562] = 16'sb0011100111111010;\n  assign DirectLookupTable_1[4563] = 16'sb0011100111111001;\n  assign DirectLookupTable_1[4564] = 16'sb0011100111111000;\n  assign DirectLookupTable_1[4565] = 16'sb0011100111111000;\n  assign DirectLookupTable_1[4566] = 16'sb0011100111110111;\n  assign DirectLookupTable_1[4567] = 16'sb0011100111110110;\n  assign DirectLookupTable_1[4568] = 16'sb0011100111110110;\n  assign DirectLookupTable_1[4569] = 16'sb0011100111110101;\n  assign DirectLookupTable_1[4570] = 16'sb0011100111110100;\n  assign DirectLookupTable_1[4571] = 16'sb0011100111110100;\n  assign DirectLookupTable_1[4572] = 16'sb0011100111110011;\n  assign DirectLookupTable_1[4573] = 16'sb0011100111110010;\n  assign DirectLookupTable_1[4574] = 16'sb0011100111110010;\n  assign DirectLookupTable_1[4575] = 16'sb0011100111110001;\n  assign DirectLookupTable_1[4576] = 16'sb0011100111110000;\n  assign DirectLookupTable_1[4577] = 16'sb0011100111110000;\n  assign DirectLookupTable_1[4578] = 16'sb0011100111101111;\n  assign DirectLookupTable_1[4579] = 16'sb0011100111101110;\n  assign DirectLookupTable_1[4580] = 16'sb0011100111101110;\n  assign DirectLookupTable_1[4581] = 16'sb0011100111101101;\n  assign DirectLookupTable_1[4582] = 16'sb0011100111101100;\n  assign DirectLookupTable_1[4583] = 16'sb0011100111101100;\n  assign DirectLookupTable_1[4584] = 16'sb0011100111101011;\n  assign DirectLookupTable_1[4585] = 16'sb0011100111101010;\n  assign DirectLookupTable_1[4586] = 16'sb0011100111101010;\n  assign DirectLookupTable_1[4587] = 16'sb0011100111101001;\n  assign DirectLookupTable_1[4588] = 16'sb0011100111101000;\n  assign DirectLookupTable_1[4589] = 16'sb0011100111101000;\n  assign DirectLookupTable_1[4590] = 16'sb0011100111100111;\n  assign DirectLookupTable_1[4591] = 16'sb0011100111100110;\n  assign DirectLookupTable_1[4592] = 16'sb0011100111100110;\n  assign DirectLookupTable_1[4593] = 16'sb0011100111100101;\n  assign DirectLookupTable_1[4594] = 16'sb0011100111100100;\n  assign DirectLookupTable_1[4595] = 16'sb0011100111100100;\n  assign DirectLookupTable_1[4596] = 16'sb0011100111100011;\n  assign DirectLookupTable_1[4597] = 16'sb0011100111100010;\n  assign DirectLookupTable_1[4598] = 16'sb0011100111100010;\n  assign DirectLookupTable_1[4599] = 16'sb0011100111100001;\n  assign DirectLookupTable_1[4600] = 16'sb0011100111100000;\n  assign DirectLookupTable_1[4601] = 16'sb0011100111100000;\n  assign DirectLookupTable_1[4602] = 16'sb0011100111011111;\n  assign DirectLookupTable_1[4603] = 16'sb0011100111011110;\n  assign DirectLookupTable_1[4604] = 16'sb0011100111011110;\n  assign DirectLookupTable_1[4605] = 16'sb0011100111011101;\n  assign DirectLookupTable_1[4606] = 16'sb0011100111011100;\n  assign DirectLookupTable_1[4607] = 16'sb0011100111011100;\n  assign DirectLookupTable_1[4608] = 16'sb0011100111011011;\n  assign DirectLookupTable_1[4609] = 16'sb0011100111011010;\n  assign DirectLookupTable_1[4610] = 16'sb0011100111011010;\n  assign DirectLookupTable_1[4611] = 16'sb0011100111011001;\n  assign DirectLookupTable_1[4612] = 16'sb0011100111011000;\n  assign DirectLookupTable_1[4613] = 16'sb0011100111011000;\n  assign DirectLookupTable_1[4614] = 16'sb0011100111010111;\n  assign DirectLookupTable_1[4615] = 16'sb0011100111010110;\n  assign DirectLookupTable_1[4616] = 16'sb0011100111010110;\n  assign DirectLookupTable_1[4617] = 16'sb0011100111010101;\n  assign DirectLookupTable_1[4618] = 16'sb0011100111010100;\n  assign DirectLookupTable_1[4619] = 16'sb0011100111010100;\n  assign DirectLookupTable_1[4620] = 16'sb0011100111010011;\n  assign DirectLookupTable_1[4621] = 16'sb0011100111010010;\n  assign DirectLookupTable_1[4622] = 16'sb0011100111010010;\n  assign DirectLookupTable_1[4623] = 16'sb0011100111010001;\n  assign DirectLookupTable_1[4624] = 16'sb0011100111010000;\n  assign DirectLookupTable_1[4625] = 16'sb0011100111010000;\n  assign DirectLookupTable_1[4626] = 16'sb0011100111001111;\n  assign DirectLookupTable_1[4627] = 16'sb0011100111001110;\n  assign DirectLookupTable_1[4628] = 16'sb0011100111001110;\n  assign DirectLookupTable_1[4629] = 16'sb0011100111001101;\n  assign DirectLookupTable_1[4630] = 16'sb0011100111001100;\n  assign DirectLookupTable_1[4631] = 16'sb0011100111001011;\n  assign DirectLookupTable_1[4632] = 16'sb0011100111001011;\n  assign DirectLookupTable_1[4633] = 16'sb0011100111001010;\n  assign DirectLookupTable_1[4634] = 16'sb0011100111001001;\n  assign DirectLookupTable_1[4635] = 16'sb0011100111001001;\n  assign DirectLookupTable_1[4636] = 16'sb0011100111001000;\n  assign DirectLookupTable_1[4637] = 16'sb0011100111000111;\n  assign DirectLookupTable_1[4638] = 16'sb0011100111000111;\n  assign DirectLookupTable_1[4639] = 16'sb0011100111000110;\n  assign DirectLookupTable_1[4640] = 16'sb0011100111000101;\n  assign DirectLookupTable_1[4641] = 16'sb0011100111000101;\n  assign DirectLookupTable_1[4642] = 16'sb0011100111000100;\n  assign DirectLookupTable_1[4643] = 16'sb0011100111000011;\n  assign DirectLookupTable_1[4644] = 16'sb0011100111000011;\n  assign DirectLookupTable_1[4645] = 16'sb0011100111000010;\n  assign DirectLookupTable_1[4646] = 16'sb0011100111000001;\n  assign DirectLookupTable_1[4647] = 16'sb0011100111000001;\n  assign DirectLookupTable_1[4648] = 16'sb0011100111000000;\n  assign DirectLookupTable_1[4649] = 16'sb0011100110111111;\n  assign DirectLookupTable_1[4650] = 16'sb0011100110111111;\n  assign DirectLookupTable_1[4651] = 16'sb0011100110111110;\n  assign DirectLookupTable_1[4652] = 16'sb0011100110111101;\n  assign DirectLookupTable_1[4653] = 16'sb0011100110111101;\n  assign DirectLookupTable_1[4654] = 16'sb0011100110111100;\n  assign DirectLookupTable_1[4655] = 16'sb0011100110111011;\n  assign DirectLookupTable_1[4656] = 16'sb0011100110111011;\n  assign DirectLookupTable_1[4657] = 16'sb0011100110111010;\n  assign DirectLookupTable_1[4658] = 16'sb0011100110111001;\n  assign DirectLookupTable_1[4659] = 16'sb0011100110111001;\n  assign DirectLookupTable_1[4660] = 16'sb0011100110111000;\n  assign DirectLookupTable_1[4661] = 16'sb0011100110110111;\n  assign DirectLookupTable_1[4662] = 16'sb0011100110110110;\n  assign DirectLookupTable_1[4663] = 16'sb0011100110110110;\n  assign DirectLookupTable_1[4664] = 16'sb0011100110110101;\n  assign DirectLookupTable_1[4665] = 16'sb0011100110110100;\n  assign DirectLookupTable_1[4666] = 16'sb0011100110110100;\n  assign DirectLookupTable_1[4667] = 16'sb0011100110110011;\n  assign DirectLookupTable_1[4668] = 16'sb0011100110110010;\n  assign DirectLookupTable_1[4669] = 16'sb0011100110110010;\n  assign DirectLookupTable_1[4670] = 16'sb0011100110110001;\n  assign DirectLookupTable_1[4671] = 16'sb0011100110110000;\n  assign DirectLookupTable_1[4672] = 16'sb0011100110110000;\n  assign DirectLookupTable_1[4673] = 16'sb0011100110101111;\n  assign DirectLookupTable_1[4674] = 16'sb0011100110101110;\n  assign DirectLookupTable_1[4675] = 16'sb0011100110101110;\n  assign DirectLookupTable_1[4676] = 16'sb0011100110101101;\n  assign DirectLookupTable_1[4677] = 16'sb0011100110101100;\n  assign DirectLookupTable_1[4678] = 16'sb0011100110101100;\n  assign DirectLookupTable_1[4679] = 16'sb0011100110101011;\n  assign DirectLookupTable_1[4680] = 16'sb0011100110101010;\n  assign DirectLookupTable_1[4681] = 16'sb0011100110101010;\n  assign DirectLookupTable_1[4682] = 16'sb0011100110101001;\n  assign DirectLookupTable_1[4683] = 16'sb0011100110101000;\n  assign DirectLookupTable_1[4684] = 16'sb0011100110101000;\n  assign DirectLookupTable_1[4685] = 16'sb0011100110100111;\n  assign DirectLookupTable_1[4686] = 16'sb0011100110100110;\n  assign DirectLookupTable_1[4687] = 16'sb0011100110100101;\n  assign DirectLookupTable_1[4688] = 16'sb0011100110100101;\n  assign DirectLookupTable_1[4689] = 16'sb0011100110100100;\n  assign DirectLookupTable_1[4690] = 16'sb0011100110100011;\n  assign DirectLookupTable_1[4691] = 16'sb0011100110100011;\n  assign DirectLookupTable_1[4692] = 16'sb0011100110100010;\n  assign DirectLookupTable_1[4693] = 16'sb0011100110100001;\n  assign DirectLookupTable_1[4694] = 16'sb0011100110100001;\n  assign DirectLookupTable_1[4695] = 16'sb0011100110100000;\n  assign DirectLookupTable_1[4696] = 16'sb0011100110011111;\n  assign DirectLookupTable_1[4697] = 16'sb0011100110011111;\n  assign DirectLookupTable_1[4698] = 16'sb0011100110011110;\n  assign DirectLookupTable_1[4699] = 16'sb0011100110011101;\n  assign DirectLookupTable_1[4700] = 16'sb0011100110011101;\n  assign DirectLookupTable_1[4701] = 16'sb0011100110011100;\n  assign DirectLookupTable_1[4702] = 16'sb0011100110011011;\n  assign DirectLookupTable_1[4703] = 16'sb0011100110011011;\n  assign DirectLookupTable_1[4704] = 16'sb0011100110011010;\n  assign DirectLookupTable_1[4705] = 16'sb0011100110011001;\n  assign DirectLookupTable_1[4706] = 16'sb0011100110011000;\n  assign DirectLookupTable_1[4707] = 16'sb0011100110011000;\n  assign DirectLookupTable_1[4708] = 16'sb0011100110010111;\n  assign DirectLookupTable_1[4709] = 16'sb0011100110010110;\n  assign DirectLookupTable_1[4710] = 16'sb0011100110010110;\n  assign DirectLookupTable_1[4711] = 16'sb0011100110010101;\n  assign DirectLookupTable_1[4712] = 16'sb0011100110010100;\n  assign DirectLookupTable_1[4713] = 16'sb0011100110010100;\n  assign DirectLookupTable_1[4714] = 16'sb0011100110010011;\n  assign DirectLookupTable_1[4715] = 16'sb0011100110010010;\n  assign DirectLookupTable_1[4716] = 16'sb0011100110010010;\n  assign DirectLookupTable_1[4717] = 16'sb0011100110010001;\n  assign DirectLookupTable_1[4718] = 16'sb0011100110010000;\n  assign DirectLookupTable_1[4719] = 16'sb0011100110010000;\n  assign DirectLookupTable_1[4720] = 16'sb0011100110001111;\n  assign DirectLookupTable_1[4721] = 16'sb0011100110001110;\n  assign DirectLookupTable_1[4722] = 16'sb0011100110001110;\n  assign DirectLookupTable_1[4723] = 16'sb0011100110001101;\n  assign DirectLookupTable_1[4724] = 16'sb0011100110001100;\n  assign DirectLookupTable_1[4725] = 16'sb0011100110001011;\n  assign DirectLookupTable_1[4726] = 16'sb0011100110001011;\n  assign DirectLookupTable_1[4727] = 16'sb0011100110001010;\n  assign DirectLookupTable_1[4728] = 16'sb0011100110001001;\n  assign DirectLookupTable_1[4729] = 16'sb0011100110001001;\n  assign DirectLookupTable_1[4730] = 16'sb0011100110001000;\n  assign DirectLookupTable_1[4731] = 16'sb0011100110000111;\n  assign DirectLookupTable_1[4732] = 16'sb0011100110000111;\n  assign DirectLookupTable_1[4733] = 16'sb0011100110000110;\n  assign DirectLookupTable_1[4734] = 16'sb0011100110000101;\n  assign DirectLookupTable_1[4735] = 16'sb0011100110000101;\n  assign DirectLookupTable_1[4736] = 16'sb0011100110000100;\n  assign DirectLookupTable_1[4737] = 16'sb0011100110000011;\n  assign DirectLookupTable_1[4738] = 16'sb0011100110000011;\n  assign DirectLookupTable_1[4739] = 16'sb0011100110000010;\n  assign DirectLookupTable_1[4740] = 16'sb0011100110000001;\n  assign DirectLookupTable_1[4741] = 16'sb0011100110000000;\n  assign DirectLookupTable_1[4742] = 16'sb0011100110000000;\n  assign DirectLookupTable_1[4743] = 16'sb0011100101111111;\n  assign DirectLookupTable_1[4744] = 16'sb0011100101111110;\n  assign DirectLookupTable_1[4745] = 16'sb0011100101111110;\n  assign DirectLookupTable_1[4746] = 16'sb0011100101111101;\n  assign DirectLookupTable_1[4747] = 16'sb0011100101111100;\n  assign DirectLookupTable_1[4748] = 16'sb0011100101111100;\n  assign DirectLookupTable_1[4749] = 16'sb0011100101111011;\n  assign DirectLookupTable_1[4750] = 16'sb0011100101111010;\n  assign DirectLookupTable_1[4751] = 16'sb0011100101111010;\n  assign DirectLookupTable_1[4752] = 16'sb0011100101111001;\n  assign DirectLookupTable_1[4753] = 16'sb0011100101111000;\n  assign DirectLookupTable_1[4754] = 16'sb0011100101110111;\n  assign DirectLookupTable_1[4755] = 16'sb0011100101110111;\n  assign DirectLookupTable_1[4756] = 16'sb0011100101110110;\n  assign DirectLookupTable_1[4757] = 16'sb0011100101110101;\n  assign DirectLookupTable_1[4758] = 16'sb0011100101110101;\n  assign DirectLookupTable_1[4759] = 16'sb0011100101110100;\n  assign DirectLookupTable_1[4760] = 16'sb0011100101110011;\n  assign DirectLookupTable_1[4761] = 16'sb0011100101110011;\n  assign DirectLookupTable_1[4762] = 16'sb0011100101110010;\n  assign DirectLookupTable_1[4763] = 16'sb0011100101110001;\n  assign DirectLookupTable_1[4764] = 16'sb0011100101110001;\n  assign DirectLookupTable_1[4765] = 16'sb0011100101110000;\n  assign DirectLookupTable_1[4766] = 16'sb0011100101101111;\n  assign DirectLookupTable_1[4767] = 16'sb0011100101101110;\n  assign DirectLookupTable_1[4768] = 16'sb0011100101101110;\n  assign DirectLookupTable_1[4769] = 16'sb0011100101101101;\n  assign DirectLookupTable_1[4770] = 16'sb0011100101101100;\n  assign DirectLookupTable_1[4771] = 16'sb0011100101101100;\n  assign DirectLookupTable_1[4772] = 16'sb0011100101101011;\n  assign DirectLookupTable_1[4773] = 16'sb0011100101101010;\n  assign DirectLookupTable_1[4774] = 16'sb0011100101101010;\n  assign DirectLookupTable_1[4775] = 16'sb0011100101101001;\n  assign DirectLookupTable_1[4776] = 16'sb0011100101101000;\n  assign DirectLookupTable_1[4777] = 16'sb0011100101101000;\n  assign DirectLookupTable_1[4778] = 16'sb0011100101100111;\n  assign DirectLookupTable_1[4779] = 16'sb0011100101100110;\n  assign DirectLookupTable_1[4780] = 16'sb0011100101100101;\n  assign DirectLookupTable_1[4781] = 16'sb0011100101100101;\n  assign DirectLookupTable_1[4782] = 16'sb0011100101100100;\n  assign DirectLookupTable_1[4783] = 16'sb0011100101100011;\n  assign DirectLookupTable_1[4784] = 16'sb0011100101100011;\n  assign DirectLookupTable_1[4785] = 16'sb0011100101100010;\n  assign DirectLookupTable_1[4786] = 16'sb0011100101100001;\n  assign DirectLookupTable_1[4787] = 16'sb0011100101100001;\n  assign DirectLookupTable_1[4788] = 16'sb0011100101100000;\n  assign DirectLookupTable_1[4789] = 16'sb0011100101011111;\n  assign DirectLookupTable_1[4790] = 16'sb0011100101011110;\n  assign DirectLookupTable_1[4791] = 16'sb0011100101011110;\n  assign DirectLookupTable_1[4792] = 16'sb0011100101011101;\n  assign DirectLookupTable_1[4793] = 16'sb0011100101011100;\n  assign DirectLookupTable_1[4794] = 16'sb0011100101011100;\n  assign DirectLookupTable_1[4795] = 16'sb0011100101011011;\n  assign DirectLookupTable_1[4796] = 16'sb0011100101011010;\n  assign DirectLookupTable_1[4797] = 16'sb0011100101011010;\n  assign DirectLookupTable_1[4798] = 16'sb0011100101011001;\n  assign DirectLookupTable_1[4799] = 16'sb0011100101011000;\n  assign DirectLookupTable_1[4800] = 16'sb0011100101011000;\n  assign DirectLookupTable_1[4801] = 16'sb0011100101010111;\n  assign DirectLookupTable_1[4802] = 16'sb0011100101010110;\n  assign DirectLookupTable_1[4803] = 16'sb0011100101010101;\n  assign DirectLookupTable_1[4804] = 16'sb0011100101010101;\n  assign DirectLookupTable_1[4805] = 16'sb0011100101010100;\n  assign DirectLookupTable_1[4806] = 16'sb0011100101010011;\n  assign DirectLookupTable_1[4807] = 16'sb0011100101010011;\n  assign DirectLookupTable_1[4808] = 16'sb0011100101010010;\n  assign DirectLookupTable_1[4809] = 16'sb0011100101010001;\n  assign DirectLookupTable_1[4810] = 16'sb0011100101010001;\n  assign DirectLookupTable_1[4811] = 16'sb0011100101010000;\n  assign DirectLookupTable_1[4812] = 16'sb0011100101001111;\n  assign DirectLookupTable_1[4813] = 16'sb0011100101001110;\n  assign DirectLookupTable_1[4814] = 16'sb0011100101001110;\n  assign DirectLookupTable_1[4815] = 16'sb0011100101001101;\n  assign DirectLookupTable_1[4816] = 16'sb0011100101001100;\n  assign DirectLookupTable_1[4817] = 16'sb0011100101001100;\n  assign DirectLookupTable_1[4818] = 16'sb0011100101001011;\n  assign DirectLookupTable_1[4819] = 16'sb0011100101001010;\n  assign DirectLookupTable_1[4820] = 16'sb0011100101001010;\n  assign DirectLookupTable_1[4821] = 16'sb0011100101001001;\n  assign DirectLookupTable_1[4822] = 16'sb0011100101001000;\n  assign DirectLookupTable_1[4823] = 16'sb0011100101000111;\n  assign DirectLookupTable_1[4824] = 16'sb0011100101000111;\n  assign DirectLookupTable_1[4825] = 16'sb0011100101000110;\n  assign DirectLookupTable_1[4826] = 16'sb0011100101000101;\n  assign DirectLookupTable_1[4827] = 16'sb0011100101000101;\n  assign DirectLookupTable_1[4828] = 16'sb0011100101000100;\n  assign DirectLookupTable_1[4829] = 16'sb0011100101000011;\n  assign DirectLookupTable_1[4830] = 16'sb0011100101000011;\n  assign DirectLookupTable_1[4831] = 16'sb0011100101000010;\n  assign DirectLookupTable_1[4832] = 16'sb0011100101000001;\n  assign DirectLookupTable_1[4833] = 16'sb0011100101000000;\n  assign DirectLookupTable_1[4834] = 16'sb0011100101000000;\n  assign DirectLookupTable_1[4835] = 16'sb0011100100111111;\n  assign DirectLookupTable_1[4836] = 16'sb0011100100111110;\n  assign DirectLookupTable_1[4837] = 16'sb0011100100111110;\n  assign DirectLookupTable_1[4838] = 16'sb0011100100111101;\n  assign DirectLookupTable_1[4839] = 16'sb0011100100111100;\n  assign DirectLookupTable_1[4840] = 16'sb0011100100111011;\n  assign DirectLookupTable_1[4841] = 16'sb0011100100111011;\n  assign DirectLookupTable_1[4842] = 16'sb0011100100111010;\n  assign DirectLookupTable_1[4843] = 16'sb0011100100111001;\n  assign DirectLookupTable_1[4844] = 16'sb0011100100111001;\n  assign DirectLookupTable_1[4845] = 16'sb0011100100111000;\n  assign DirectLookupTable_1[4846] = 16'sb0011100100110111;\n  assign DirectLookupTable_1[4847] = 16'sb0011100100110111;\n  assign DirectLookupTable_1[4848] = 16'sb0011100100110110;\n  assign DirectLookupTable_1[4849] = 16'sb0011100100110101;\n  assign DirectLookupTable_1[4850] = 16'sb0011100100110100;\n  assign DirectLookupTable_1[4851] = 16'sb0011100100110100;\n  assign DirectLookupTable_1[4852] = 16'sb0011100100110011;\n  assign DirectLookupTable_1[4853] = 16'sb0011100100110010;\n  assign DirectLookupTable_1[4854] = 16'sb0011100100110010;\n  assign DirectLookupTable_1[4855] = 16'sb0011100100110001;\n  assign DirectLookupTable_1[4856] = 16'sb0011100100110000;\n  assign DirectLookupTable_1[4857] = 16'sb0011100100110000;\n  assign DirectLookupTable_1[4858] = 16'sb0011100100101111;\n  assign DirectLookupTable_1[4859] = 16'sb0011100100101110;\n  assign DirectLookupTable_1[4860] = 16'sb0011100100101101;\n  assign DirectLookupTable_1[4861] = 16'sb0011100100101101;\n  assign DirectLookupTable_1[4862] = 16'sb0011100100101100;\n  assign DirectLookupTable_1[4863] = 16'sb0011100100101011;\n  assign DirectLookupTable_1[4864] = 16'sb0011100100101011;\n  assign DirectLookupTable_1[4865] = 16'sb0011100100101010;\n  assign DirectLookupTable_1[4866] = 16'sb0011100100101001;\n  assign DirectLookupTable_1[4867] = 16'sb0011100100101000;\n  assign DirectLookupTable_1[4868] = 16'sb0011100100101000;\n  assign DirectLookupTable_1[4869] = 16'sb0011100100100111;\n  assign DirectLookupTable_1[4870] = 16'sb0011100100100110;\n  assign DirectLookupTable_1[4871] = 16'sb0011100100100110;\n  assign DirectLookupTable_1[4872] = 16'sb0011100100100101;\n  assign DirectLookupTable_1[4873] = 16'sb0011100100100100;\n  assign DirectLookupTable_1[4874] = 16'sb0011100100100100;\n  assign DirectLookupTable_1[4875] = 16'sb0011100100100011;\n  assign DirectLookupTable_1[4876] = 16'sb0011100100100010;\n  assign DirectLookupTable_1[4877] = 16'sb0011100100100001;\n  assign DirectLookupTable_1[4878] = 16'sb0011100100100001;\n  assign DirectLookupTable_1[4879] = 16'sb0011100100100000;\n  assign DirectLookupTable_1[4880] = 16'sb0011100100011111;\n  assign DirectLookupTable_1[4881] = 16'sb0011100100011111;\n  assign DirectLookupTable_1[4882] = 16'sb0011100100011110;\n  assign DirectLookupTable_1[4883] = 16'sb0011100100011101;\n  assign DirectLookupTable_1[4884] = 16'sb0011100100011100;\n  assign DirectLookupTable_1[4885] = 16'sb0011100100011100;\n  assign DirectLookupTable_1[4886] = 16'sb0011100100011011;\n  assign DirectLookupTable_1[4887] = 16'sb0011100100011010;\n  assign DirectLookupTable_1[4888] = 16'sb0011100100011010;\n  assign DirectLookupTable_1[4889] = 16'sb0011100100011001;\n  assign DirectLookupTable_1[4890] = 16'sb0011100100011000;\n  assign DirectLookupTable_1[4891] = 16'sb0011100100010111;\n  assign DirectLookupTable_1[4892] = 16'sb0011100100010111;\n  assign DirectLookupTable_1[4893] = 16'sb0011100100010110;\n  assign DirectLookupTable_1[4894] = 16'sb0011100100010101;\n  assign DirectLookupTable_1[4895] = 16'sb0011100100010101;\n  assign DirectLookupTable_1[4896] = 16'sb0011100100010100;\n  assign DirectLookupTable_1[4897] = 16'sb0011100100010011;\n  assign DirectLookupTable_1[4898] = 16'sb0011100100010010;\n  assign DirectLookupTable_1[4899] = 16'sb0011100100010010;\n  assign DirectLookupTable_1[4900] = 16'sb0011100100010001;\n  assign DirectLookupTable_1[4901] = 16'sb0011100100010000;\n  assign DirectLookupTable_1[4902] = 16'sb0011100100010000;\n  assign DirectLookupTable_1[4903] = 16'sb0011100100001111;\n  assign DirectLookupTable_1[4904] = 16'sb0011100100001110;\n  assign DirectLookupTable_1[4905] = 16'sb0011100100001110;\n  assign DirectLookupTable_1[4906] = 16'sb0011100100001101;\n  assign DirectLookupTable_1[4907] = 16'sb0011100100001100;\n  assign DirectLookupTable_1[4908] = 16'sb0011100100001011;\n  assign DirectLookupTable_1[4909] = 16'sb0011100100001011;\n  assign DirectLookupTable_1[4910] = 16'sb0011100100001010;\n  assign DirectLookupTable_1[4911] = 16'sb0011100100001001;\n  assign DirectLookupTable_1[4912] = 16'sb0011100100001001;\n  assign DirectLookupTable_1[4913] = 16'sb0011100100001000;\n  assign DirectLookupTable_1[4914] = 16'sb0011100100000111;\n  assign DirectLookupTable_1[4915] = 16'sb0011100100000110;\n  assign DirectLookupTable_1[4916] = 16'sb0011100100000110;\n  assign DirectLookupTable_1[4917] = 16'sb0011100100000101;\n  assign DirectLookupTable_1[4918] = 16'sb0011100100000100;\n  assign DirectLookupTable_1[4919] = 16'sb0011100100000100;\n  assign DirectLookupTable_1[4920] = 16'sb0011100100000011;\n  assign DirectLookupTable_1[4921] = 16'sb0011100100000010;\n  assign DirectLookupTable_1[4922] = 16'sb0011100100000001;\n  assign DirectLookupTable_1[4923] = 16'sb0011100100000001;\n  assign DirectLookupTable_1[4924] = 16'sb0011100100000000;\n  assign DirectLookupTable_1[4925] = 16'sb0011100011111111;\n  assign DirectLookupTable_1[4926] = 16'sb0011100011111111;\n  assign DirectLookupTable_1[4927] = 16'sb0011100011111110;\n  assign DirectLookupTable_1[4928] = 16'sb0011100011111101;\n  assign DirectLookupTable_1[4929] = 16'sb0011100011111100;\n  assign DirectLookupTable_1[4930] = 16'sb0011100011111100;\n  assign DirectLookupTable_1[4931] = 16'sb0011100011111011;\n  assign DirectLookupTable_1[4932] = 16'sb0011100011111010;\n  assign DirectLookupTable_1[4933] = 16'sb0011100011111010;\n  assign DirectLookupTable_1[4934] = 16'sb0011100011111001;\n  assign DirectLookupTable_1[4935] = 16'sb0011100011111000;\n  assign DirectLookupTable_1[4936] = 16'sb0011100011110111;\n  assign DirectLookupTable_1[4937] = 16'sb0011100011110111;\n  assign DirectLookupTable_1[4938] = 16'sb0011100011110110;\n  assign DirectLookupTable_1[4939] = 16'sb0011100011110101;\n  assign DirectLookupTable_1[4940] = 16'sb0011100011110101;\n  assign DirectLookupTable_1[4941] = 16'sb0011100011110100;\n  assign DirectLookupTable_1[4942] = 16'sb0011100011110011;\n  assign DirectLookupTable_1[4943] = 16'sb0011100011110010;\n  assign DirectLookupTable_1[4944] = 16'sb0011100011110010;\n  assign DirectLookupTable_1[4945] = 16'sb0011100011110001;\n  assign DirectLookupTable_1[4946] = 16'sb0011100011110000;\n  assign DirectLookupTable_1[4947] = 16'sb0011100011110000;\n  assign DirectLookupTable_1[4948] = 16'sb0011100011101111;\n  assign DirectLookupTable_1[4949] = 16'sb0011100011101110;\n  assign DirectLookupTable_1[4950] = 16'sb0011100011101101;\n  assign DirectLookupTable_1[4951] = 16'sb0011100011101101;\n  assign DirectLookupTable_1[4952] = 16'sb0011100011101100;\n  assign DirectLookupTable_1[4953] = 16'sb0011100011101011;\n  assign DirectLookupTable_1[4954] = 16'sb0011100011101010;\n  assign DirectLookupTable_1[4955] = 16'sb0011100011101010;\n  assign DirectLookupTable_1[4956] = 16'sb0011100011101001;\n  assign DirectLookupTable_1[4957] = 16'sb0011100011101000;\n  assign DirectLookupTable_1[4958] = 16'sb0011100011101000;\n  assign DirectLookupTable_1[4959] = 16'sb0011100011100111;\n  assign DirectLookupTable_1[4960] = 16'sb0011100011100110;\n  assign DirectLookupTable_1[4961] = 16'sb0011100011100101;\n  assign DirectLookupTable_1[4962] = 16'sb0011100011100101;\n  assign DirectLookupTable_1[4963] = 16'sb0011100011100100;\n  assign DirectLookupTable_1[4964] = 16'sb0011100011100011;\n  assign DirectLookupTable_1[4965] = 16'sb0011100011100011;\n  assign DirectLookupTable_1[4966] = 16'sb0011100011100010;\n  assign DirectLookupTable_1[4967] = 16'sb0011100011100001;\n  assign DirectLookupTable_1[4968] = 16'sb0011100011100000;\n  assign DirectLookupTable_1[4969] = 16'sb0011100011100000;\n  assign DirectLookupTable_1[4970] = 16'sb0011100011011111;\n  assign DirectLookupTable_1[4971] = 16'sb0011100011011110;\n  assign DirectLookupTable_1[4972] = 16'sb0011100011011110;\n  assign DirectLookupTable_1[4973] = 16'sb0011100011011101;\n  assign DirectLookupTable_1[4974] = 16'sb0011100011011100;\n  assign DirectLookupTable_1[4975] = 16'sb0011100011011011;\n  assign DirectLookupTable_1[4976] = 16'sb0011100011011011;\n  assign DirectLookupTable_1[4977] = 16'sb0011100011011010;\n  assign DirectLookupTable_1[4978] = 16'sb0011100011011001;\n  assign DirectLookupTable_1[4979] = 16'sb0011100011011000;\n  assign DirectLookupTable_1[4980] = 16'sb0011100011011000;\n  assign DirectLookupTable_1[4981] = 16'sb0011100011010111;\n  assign DirectLookupTable_1[4982] = 16'sb0011100011010110;\n  assign DirectLookupTable_1[4983] = 16'sb0011100011010110;\n  assign DirectLookupTable_1[4984] = 16'sb0011100011010101;\n  assign DirectLookupTable_1[4985] = 16'sb0011100011010100;\n  assign DirectLookupTable_1[4986] = 16'sb0011100011010011;\n  assign DirectLookupTable_1[4987] = 16'sb0011100011010011;\n  assign DirectLookupTable_1[4988] = 16'sb0011100011010010;\n  assign DirectLookupTable_1[4989] = 16'sb0011100011010001;\n  assign DirectLookupTable_1[4990] = 16'sb0011100011010001;\n  assign DirectLookupTable_1[4991] = 16'sb0011100011010000;\n  assign DirectLookupTable_1[4992] = 16'sb0011100011001111;\n  assign DirectLookupTable_1[4993] = 16'sb0011100011001110;\n  assign DirectLookupTable_1[4994] = 16'sb0011100011001110;\n  assign DirectLookupTable_1[4995] = 16'sb0011100011001101;\n  assign DirectLookupTable_1[4996] = 16'sb0011100011001100;\n  assign DirectLookupTable_1[4997] = 16'sb0011100011001011;\n  assign DirectLookupTable_1[4998] = 16'sb0011100011001011;\n  assign DirectLookupTable_1[4999] = 16'sb0011100011001010;\n  assign DirectLookupTable_1[5000] = 16'sb0011100011001001;\n  assign DirectLookupTable_1[5001] = 16'sb0011100011001001;\n  assign DirectLookupTable_1[5002] = 16'sb0011100011001000;\n  assign DirectLookupTable_1[5003] = 16'sb0011100011000111;\n  assign DirectLookupTable_1[5004] = 16'sb0011100011000110;\n  assign DirectLookupTable_1[5005] = 16'sb0011100011000110;\n  assign DirectLookupTable_1[5006] = 16'sb0011100011000101;\n  assign DirectLookupTable_1[5007] = 16'sb0011100011000100;\n  assign DirectLookupTable_1[5008] = 16'sb0011100011000011;\n  assign DirectLookupTable_1[5009] = 16'sb0011100011000011;\n  assign DirectLookupTable_1[5010] = 16'sb0011100011000010;\n  assign DirectLookupTable_1[5011] = 16'sb0011100011000001;\n  assign DirectLookupTable_1[5012] = 16'sb0011100011000001;\n  assign DirectLookupTable_1[5013] = 16'sb0011100011000000;\n  assign DirectLookupTable_1[5014] = 16'sb0011100010111111;\n  assign DirectLookupTable_1[5015] = 16'sb0011100010111110;\n  assign DirectLookupTable_1[5016] = 16'sb0011100010111110;\n  assign DirectLookupTable_1[5017] = 16'sb0011100010111101;\n  assign DirectLookupTable_1[5018] = 16'sb0011100010111100;\n  assign DirectLookupTable_1[5019] = 16'sb0011100010111100;\n  assign DirectLookupTable_1[5020] = 16'sb0011100010111011;\n  assign DirectLookupTable_1[5021] = 16'sb0011100010111010;\n  assign DirectLookupTable_1[5022] = 16'sb0011100010111001;\n  assign DirectLookupTable_1[5023] = 16'sb0011100010111001;\n  assign DirectLookupTable_1[5024] = 16'sb0011100010111000;\n  assign DirectLookupTable_1[5025] = 16'sb0011100010110111;\n  assign DirectLookupTable_1[5026] = 16'sb0011100010110110;\n  assign DirectLookupTable_1[5027] = 16'sb0011100010110110;\n  assign DirectLookupTable_1[5028] = 16'sb0011100010110101;\n  assign DirectLookupTable_1[5029] = 16'sb0011100010110100;\n  assign DirectLookupTable_1[5030] = 16'sb0011100010110100;\n  assign DirectLookupTable_1[5031] = 16'sb0011100010110011;\n  assign DirectLookupTable_1[5032] = 16'sb0011100010110010;\n  assign DirectLookupTable_1[5033] = 16'sb0011100010110001;\n  assign DirectLookupTable_1[5034] = 16'sb0011100010110001;\n  assign DirectLookupTable_1[5035] = 16'sb0011100010110000;\n  assign DirectLookupTable_1[5036] = 16'sb0011100010101111;\n  assign DirectLookupTable_1[5037] = 16'sb0011100010101110;\n  assign DirectLookupTable_1[5038] = 16'sb0011100010101110;\n  assign DirectLookupTable_1[5039] = 16'sb0011100010101101;\n  assign DirectLookupTable_1[5040] = 16'sb0011100010101100;\n  assign DirectLookupTable_1[5041] = 16'sb0011100010101011;\n  assign DirectLookupTable_1[5042] = 16'sb0011100010101011;\n  assign DirectLookupTable_1[5043] = 16'sb0011100010101010;\n  assign DirectLookupTable_1[5044] = 16'sb0011100010101001;\n  assign DirectLookupTable_1[5045] = 16'sb0011100010101001;\n  assign DirectLookupTable_1[5046] = 16'sb0011100010101000;\n  assign DirectLookupTable_1[5047] = 16'sb0011100010100111;\n  assign DirectLookupTable_1[5048] = 16'sb0011100010100110;\n  assign DirectLookupTable_1[5049] = 16'sb0011100010100110;\n  assign DirectLookupTable_1[5050] = 16'sb0011100010100101;\n  assign DirectLookupTable_1[5051] = 16'sb0011100010100100;\n  assign DirectLookupTable_1[5052] = 16'sb0011100010100011;\n  assign DirectLookupTable_1[5053] = 16'sb0011100010100011;\n  assign DirectLookupTable_1[5054] = 16'sb0011100010100010;\n  assign DirectLookupTable_1[5055] = 16'sb0011100010100001;\n  assign DirectLookupTable_1[5056] = 16'sb0011100010100001;\n  assign DirectLookupTable_1[5057] = 16'sb0011100010100000;\n  assign DirectLookupTable_1[5058] = 16'sb0011100010011111;\n  assign DirectLookupTable_1[5059] = 16'sb0011100010011110;\n  assign DirectLookupTable_1[5060] = 16'sb0011100010011110;\n  assign DirectLookupTable_1[5061] = 16'sb0011100010011101;\n  assign DirectLookupTable_1[5062] = 16'sb0011100010011100;\n  assign DirectLookupTable_1[5063] = 16'sb0011100010011011;\n  assign DirectLookupTable_1[5064] = 16'sb0011100010011011;\n  assign DirectLookupTable_1[5065] = 16'sb0011100010011010;\n  assign DirectLookupTable_1[5066] = 16'sb0011100010011001;\n  assign DirectLookupTable_1[5067] = 16'sb0011100010011000;\n  assign DirectLookupTable_1[5068] = 16'sb0011100010011000;\n  assign DirectLookupTable_1[5069] = 16'sb0011100010010111;\n  assign DirectLookupTable_1[5070] = 16'sb0011100010010110;\n  assign DirectLookupTable_1[5071] = 16'sb0011100010010110;\n  assign DirectLookupTable_1[5072] = 16'sb0011100010010101;\n  assign DirectLookupTable_1[5073] = 16'sb0011100010010100;\n  assign DirectLookupTable_1[5074] = 16'sb0011100010010011;\n  assign DirectLookupTable_1[5075] = 16'sb0011100010010011;\n  assign DirectLookupTable_1[5076] = 16'sb0011100010010010;\n  assign DirectLookupTable_1[5077] = 16'sb0011100010010001;\n  assign DirectLookupTable_1[5078] = 16'sb0011100010010000;\n  assign DirectLookupTable_1[5079] = 16'sb0011100010010000;\n  assign DirectLookupTable_1[5080] = 16'sb0011100010001111;\n  assign DirectLookupTable_1[5081] = 16'sb0011100010001110;\n  assign DirectLookupTable_1[5082] = 16'sb0011100010001101;\n  assign DirectLookupTable_1[5083] = 16'sb0011100010001101;\n  assign DirectLookupTable_1[5084] = 16'sb0011100010001100;\n  assign DirectLookupTable_1[5085] = 16'sb0011100010001011;\n  assign DirectLookupTable_1[5086] = 16'sb0011100010001010;\n  assign DirectLookupTable_1[5087] = 16'sb0011100010001010;\n  assign DirectLookupTable_1[5088] = 16'sb0011100010001001;\n  assign DirectLookupTable_1[5089] = 16'sb0011100010001000;\n  assign DirectLookupTable_1[5090] = 16'sb0011100010001000;\n  assign DirectLookupTable_1[5091] = 16'sb0011100010000111;\n  assign DirectLookupTable_1[5092] = 16'sb0011100010000110;\n  assign DirectLookupTable_1[5093] = 16'sb0011100010000101;\n  assign DirectLookupTable_1[5094] = 16'sb0011100010000101;\n  assign DirectLookupTable_1[5095] = 16'sb0011100010000100;\n  assign DirectLookupTable_1[5096] = 16'sb0011100010000011;\n  assign DirectLookupTable_1[5097] = 16'sb0011100010000010;\n  assign DirectLookupTable_1[5098] = 16'sb0011100010000010;\n  assign DirectLookupTable_1[5099] = 16'sb0011100010000001;\n  assign DirectLookupTable_1[5100] = 16'sb0011100010000000;\n  assign DirectLookupTable_1[5101] = 16'sb0011100001111111;\n  assign DirectLookupTable_1[5102] = 16'sb0011100001111111;\n  assign DirectLookupTable_1[5103] = 16'sb0011100001111110;\n  assign DirectLookupTable_1[5104] = 16'sb0011100001111101;\n  assign DirectLookupTable_1[5105] = 16'sb0011100001111100;\n  assign DirectLookupTable_1[5106] = 16'sb0011100001111100;\n  assign DirectLookupTable_1[5107] = 16'sb0011100001111011;\n  assign DirectLookupTable_1[5108] = 16'sb0011100001111010;\n  assign DirectLookupTable_1[5109] = 16'sb0011100001111010;\n  assign DirectLookupTable_1[5110] = 16'sb0011100001111001;\n  assign DirectLookupTable_1[5111] = 16'sb0011100001111000;\n  assign DirectLookupTable_1[5112] = 16'sb0011100001110111;\n  assign DirectLookupTable_1[5113] = 16'sb0011100001110111;\n  assign DirectLookupTable_1[5114] = 16'sb0011100001110110;\n  assign DirectLookupTable_1[5115] = 16'sb0011100001110101;\n  assign DirectLookupTable_1[5116] = 16'sb0011100001110100;\n  assign DirectLookupTable_1[5117] = 16'sb0011100001110100;\n  assign DirectLookupTable_1[5118] = 16'sb0011100001110011;\n  assign DirectLookupTable_1[5119] = 16'sb0011100001110010;\n  assign DirectLookupTable_1[5120] = 16'sb0011100001110001;\n  assign DirectLookupTable_1[5121] = 16'sb0011100001110001;\n  assign DirectLookupTable_1[5122] = 16'sb0011100001110000;\n  assign DirectLookupTable_1[5123] = 16'sb0011100001101111;\n  assign DirectLookupTable_1[5124] = 16'sb0011100001101110;\n  assign DirectLookupTable_1[5125] = 16'sb0011100001101110;\n  assign DirectLookupTable_1[5126] = 16'sb0011100001101101;\n  assign DirectLookupTable_1[5127] = 16'sb0011100001101100;\n  assign DirectLookupTable_1[5128] = 16'sb0011100001101011;\n  assign DirectLookupTable_1[5129] = 16'sb0011100001101011;\n  assign DirectLookupTable_1[5130] = 16'sb0011100001101010;\n  assign DirectLookupTable_1[5131] = 16'sb0011100001101001;\n  assign DirectLookupTable_1[5132] = 16'sb0011100001101001;\n  assign DirectLookupTable_1[5133] = 16'sb0011100001101000;\n  assign DirectLookupTable_1[5134] = 16'sb0011100001100111;\n  assign DirectLookupTable_1[5135] = 16'sb0011100001100110;\n  assign DirectLookupTable_1[5136] = 16'sb0011100001100110;\n  assign DirectLookupTable_1[5137] = 16'sb0011100001100101;\n  assign DirectLookupTable_1[5138] = 16'sb0011100001100100;\n  assign DirectLookupTable_1[5139] = 16'sb0011100001100011;\n  assign DirectLookupTable_1[5140] = 16'sb0011100001100011;\n  assign DirectLookupTable_1[5141] = 16'sb0011100001100010;\n  assign DirectLookupTable_1[5142] = 16'sb0011100001100001;\n  assign DirectLookupTable_1[5143] = 16'sb0011100001100000;\n  assign DirectLookupTable_1[5144] = 16'sb0011100001100000;\n  assign DirectLookupTable_1[5145] = 16'sb0011100001011111;\n  assign DirectLookupTable_1[5146] = 16'sb0011100001011110;\n  assign DirectLookupTable_1[5147] = 16'sb0011100001011101;\n  assign DirectLookupTable_1[5148] = 16'sb0011100001011101;\n  assign DirectLookupTable_1[5149] = 16'sb0011100001011100;\n  assign DirectLookupTable_1[5150] = 16'sb0011100001011011;\n  assign DirectLookupTable_1[5151] = 16'sb0011100001011010;\n  assign DirectLookupTable_1[5152] = 16'sb0011100001011010;\n  assign DirectLookupTable_1[5153] = 16'sb0011100001011001;\n  assign DirectLookupTable_1[5154] = 16'sb0011100001011000;\n  assign DirectLookupTable_1[5155] = 16'sb0011100001010111;\n  assign DirectLookupTable_1[5156] = 16'sb0011100001010111;\n  assign DirectLookupTable_1[5157] = 16'sb0011100001010110;\n  assign DirectLookupTable_1[5158] = 16'sb0011100001010101;\n  assign DirectLookupTable_1[5159] = 16'sb0011100001010100;\n  assign DirectLookupTable_1[5160] = 16'sb0011100001010100;\n  assign DirectLookupTable_1[5161] = 16'sb0011100001010011;\n  assign DirectLookupTable_1[5162] = 16'sb0011100001010010;\n  assign DirectLookupTable_1[5163] = 16'sb0011100001010001;\n  assign DirectLookupTable_1[5164] = 16'sb0011100001010001;\n  assign DirectLookupTable_1[5165] = 16'sb0011100001010000;\n  assign DirectLookupTable_1[5166] = 16'sb0011100001001111;\n  assign DirectLookupTable_1[5167] = 16'sb0011100001001110;\n  assign DirectLookupTable_1[5168] = 16'sb0011100001001110;\n  assign DirectLookupTable_1[5169] = 16'sb0011100001001101;\n  assign DirectLookupTable_1[5170] = 16'sb0011100001001100;\n  assign DirectLookupTable_1[5171] = 16'sb0011100001001011;\n  assign DirectLookupTable_1[5172] = 16'sb0011100001001011;\n  assign DirectLookupTable_1[5173] = 16'sb0011100001001010;\n  assign DirectLookupTable_1[5174] = 16'sb0011100001001001;\n  assign DirectLookupTable_1[5175] = 16'sb0011100001001000;\n  assign DirectLookupTable_1[5176] = 16'sb0011100001001000;\n  assign DirectLookupTable_1[5177] = 16'sb0011100001000111;\n  assign DirectLookupTable_1[5178] = 16'sb0011100001000110;\n  assign DirectLookupTable_1[5179] = 16'sb0011100001000101;\n  assign DirectLookupTable_1[5180] = 16'sb0011100001000101;\n  assign DirectLookupTable_1[5181] = 16'sb0011100001000100;\n  assign DirectLookupTable_1[5182] = 16'sb0011100001000011;\n  assign DirectLookupTable_1[5183] = 16'sb0011100001000010;\n  assign DirectLookupTable_1[5184] = 16'sb0011100001000010;\n  assign DirectLookupTable_1[5185] = 16'sb0011100001000001;\n  assign DirectLookupTable_1[5186] = 16'sb0011100001000000;\n  assign DirectLookupTable_1[5187] = 16'sb0011100000111111;\n  assign DirectLookupTable_1[5188] = 16'sb0011100000111111;\n  assign DirectLookupTable_1[5189] = 16'sb0011100000111110;\n  assign DirectLookupTable_1[5190] = 16'sb0011100000111101;\n  assign DirectLookupTable_1[5191] = 16'sb0011100000111100;\n  assign DirectLookupTable_1[5192] = 16'sb0011100000111100;\n  assign DirectLookupTable_1[5193] = 16'sb0011100000111011;\n  assign DirectLookupTable_1[5194] = 16'sb0011100000111010;\n  assign DirectLookupTable_1[5195] = 16'sb0011100000111001;\n  assign DirectLookupTable_1[5196] = 16'sb0011100000111001;\n  assign DirectLookupTable_1[5197] = 16'sb0011100000111000;\n  assign DirectLookupTable_1[5198] = 16'sb0011100000110111;\n  assign DirectLookupTable_1[5199] = 16'sb0011100000110110;\n  assign DirectLookupTable_1[5200] = 16'sb0011100000110110;\n  assign DirectLookupTable_1[5201] = 16'sb0011100000110101;\n  assign DirectLookupTable_1[5202] = 16'sb0011100000110100;\n  assign DirectLookupTable_1[5203] = 16'sb0011100000110011;\n  assign DirectLookupTable_1[5204] = 16'sb0011100000110011;\n  assign DirectLookupTable_1[5205] = 16'sb0011100000110010;\n  assign DirectLookupTable_1[5206] = 16'sb0011100000110001;\n  assign DirectLookupTable_1[5207] = 16'sb0011100000110000;\n  assign DirectLookupTable_1[5208] = 16'sb0011100000110000;\n  assign DirectLookupTable_1[5209] = 16'sb0011100000101111;\n  assign DirectLookupTable_1[5210] = 16'sb0011100000101110;\n  assign DirectLookupTable_1[5211] = 16'sb0011100000101101;\n  assign DirectLookupTable_1[5212] = 16'sb0011100000101101;\n  assign DirectLookupTable_1[5213] = 16'sb0011100000101100;\n  assign DirectLookupTable_1[5214] = 16'sb0011100000101011;\n  assign DirectLookupTable_1[5215] = 16'sb0011100000101010;\n  assign DirectLookupTable_1[5216] = 16'sb0011100000101010;\n  assign DirectLookupTable_1[5217] = 16'sb0011100000101001;\n  assign DirectLookupTable_1[5218] = 16'sb0011100000101000;\n  assign DirectLookupTable_1[5219] = 16'sb0011100000100111;\n  assign DirectLookupTable_1[5220] = 16'sb0011100000100111;\n  assign DirectLookupTable_1[5221] = 16'sb0011100000100110;\n  assign DirectLookupTable_1[5222] = 16'sb0011100000100101;\n  assign DirectLookupTable_1[5223] = 16'sb0011100000100100;\n  assign DirectLookupTable_1[5224] = 16'sb0011100000100100;\n  assign DirectLookupTable_1[5225] = 16'sb0011100000100011;\n  assign DirectLookupTable_1[5226] = 16'sb0011100000100010;\n  assign DirectLookupTable_1[5227] = 16'sb0011100000100001;\n  assign DirectLookupTable_1[5228] = 16'sb0011100000100001;\n  assign DirectLookupTable_1[5229] = 16'sb0011100000100000;\n  assign DirectLookupTable_1[5230] = 16'sb0011100000011111;\n  assign DirectLookupTable_1[5231] = 16'sb0011100000011110;\n  assign DirectLookupTable_1[5232] = 16'sb0011100000011110;\n  assign DirectLookupTable_1[5233] = 16'sb0011100000011101;\n  assign DirectLookupTable_1[5234] = 16'sb0011100000011100;\n  assign DirectLookupTable_1[5235] = 16'sb0011100000011011;\n  assign DirectLookupTable_1[5236] = 16'sb0011100000011011;\n  assign DirectLookupTable_1[5237] = 16'sb0011100000011010;\n  assign DirectLookupTable_1[5238] = 16'sb0011100000011001;\n  assign DirectLookupTable_1[5239] = 16'sb0011100000011000;\n  assign DirectLookupTable_1[5240] = 16'sb0011100000011000;\n  assign DirectLookupTable_1[5241] = 16'sb0011100000010111;\n  assign DirectLookupTable_1[5242] = 16'sb0011100000010110;\n  assign DirectLookupTable_1[5243] = 16'sb0011100000010101;\n  assign DirectLookupTable_1[5244] = 16'sb0011100000010101;\n  assign DirectLookupTable_1[5245] = 16'sb0011100000010100;\n  assign DirectLookupTable_1[5246] = 16'sb0011100000010011;\n  assign DirectLookupTable_1[5247] = 16'sb0011100000010010;\n  assign DirectLookupTable_1[5248] = 16'sb0011100000010010;\n  assign DirectLookupTable_1[5249] = 16'sb0011100000010001;\n  assign DirectLookupTable_1[5250] = 16'sb0011100000010000;\n  assign DirectLookupTable_1[5251] = 16'sb0011100000001111;\n  assign DirectLookupTable_1[5252] = 16'sb0011100000001111;\n  assign DirectLookupTable_1[5253] = 16'sb0011100000001110;\n  assign DirectLookupTable_1[5254] = 16'sb0011100000001101;\n  assign DirectLookupTable_1[5255] = 16'sb0011100000001100;\n  assign DirectLookupTable_1[5256] = 16'sb0011100000001011;\n  assign DirectLookupTable_1[5257] = 16'sb0011100000001011;\n  assign DirectLookupTable_1[5258] = 16'sb0011100000001010;\n  assign DirectLookupTable_1[5259] = 16'sb0011100000001001;\n  assign DirectLookupTable_1[5260] = 16'sb0011100000001000;\n  assign DirectLookupTable_1[5261] = 16'sb0011100000001000;\n  assign DirectLookupTable_1[5262] = 16'sb0011100000000111;\n  assign DirectLookupTable_1[5263] = 16'sb0011100000000110;\n  assign DirectLookupTable_1[5264] = 16'sb0011100000000101;\n  assign DirectLookupTable_1[5265] = 16'sb0011100000000101;\n  assign DirectLookupTable_1[5266] = 16'sb0011100000000100;\n  assign DirectLookupTable_1[5267] = 16'sb0011100000000011;\n  assign DirectLookupTable_1[5268] = 16'sb0011100000000010;\n  assign DirectLookupTable_1[5269] = 16'sb0011100000000010;\n  assign DirectLookupTable_1[5270] = 16'sb0011100000000001;\n  assign DirectLookupTable_1[5271] = 16'sb0011100000000000;\n  assign DirectLookupTable_1[5272] = 16'sb0011011111111111;\n  assign DirectLookupTable_1[5273] = 16'sb0011011111111111;\n  assign DirectLookupTable_1[5274] = 16'sb0011011111111110;\n  assign DirectLookupTable_1[5275] = 16'sb0011011111111101;\n  assign DirectLookupTable_1[5276] = 16'sb0011011111111100;\n  assign DirectLookupTable_1[5277] = 16'sb0011011111111100;\n  assign DirectLookupTable_1[5278] = 16'sb0011011111111011;\n  assign DirectLookupTable_1[5279] = 16'sb0011011111111010;\n  assign DirectLookupTable_1[5280] = 16'sb0011011111111001;\n  assign DirectLookupTable_1[5281] = 16'sb0011011111111000;\n  assign DirectLookupTable_1[5282] = 16'sb0011011111111000;\n  assign DirectLookupTable_1[5283] = 16'sb0011011111110111;\n  assign DirectLookupTable_1[5284] = 16'sb0011011111110110;\n  assign DirectLookupTable_1[5285] = 16'sb0011011111110101;\n  assign DirectLookupTable_1[5286] = 16'sb0011011111110101;\n  assign DirectLookupTable_1[5287] = 16'sb0011011111110100;\n  assign DirectLookupTable_1[5288] = 16'sb0011011111110011;\n  assign DirectLookupTable_1[5289] = 16'sb0011011111110010;\n  assign DirectLookupTable_1[5290] = 16'sb0011011111110010;\n  assign DirectLookupTable_1[5291] = 16'sb0011011111110001;\n  assign DirectLookupTable_1[5292] = 16'sb0011011111110000;\n  assign DirectLookupTable_1[5293] = 16'sb0011011111101111;\n  assign DirectLookupTable_1[5294] = 16'sb0011011111101111;\n  assign DirectLookupTable_1[5295] = 16'sb0011011111101110;\n  assign DirectLookupTable_1[5296] = 16'sb0011011111101101;\n  assign DirectLookupTable_1[5297] = 16'sb0011011111101100;\n  assign DirectLookupTable_1[5298] = 16'sb0011011111101011;\n  assign DirectLookupTable_1[5299] = 16'sb0011011111101011;\n  assign DirectLookupTable_1[5300] = 16'sb0011011111101010;\n  assign DirectLookupTable_1[5301] = 16'sb0011011111101001;\n  assign DirectLookupTable_1[5302] = 16'sb0011011111101000;\n  assign DirectLookupTable_1[5303] = 16'sb0011011111101000;\n  assign DirectLookupTable_1[5304] = 16'sb0011011111100111;\n  assign DirectLookupTable_1[5305] = 16'sb0011011111100110;\n  assign DirectLookupTable_1[5306] = 16'sb0011011111100101;\n  assign DirectLookupTable_1[5307] = 16'sb0011011111100101;\n  assign DirectLookupTable_1[5308] = 16'sb0011011111100100;\n  assign DirectLookupTable_1[5309] = 16'sb0011011111100011;\n  assign DirectLookupTable_1[5310] = 16'sb0011011111100010;\n  assign DirectLookupTable_1[5311] = 16'sb0011011111100010;\n  assign DirectLookupTable_1[5312] = 16'sb0011011111100001;\n  assign DirectLookupTable_1[5313] = 16'sb0011011111100000;\n  assign DirectLookupTable_1[5314] = 16'sb0011011111011111;\n  assign DirectLookupTable_1[5315] = 16'sb0011011111011110;\n  assign DirectLookupTable_1[5316] = 16'sb0011011111011110;\n  assign DirectLookupTable_1[5317] = 16'sb0011011111011101;\n  assign DirectLookupTable_1[5318] = 16'sb0011011111011100;\n  assign DirectLookupTable_1[5319] = 16'sb0011011111011011;\n  assign DirectLookupTable_1[5320] = 16'sb0011011111011011;\n  assign DirectLookupTable_1[5321] = 16'sb0011011111011010;\n  assign DirectLookupTable_1[5322] = 16'sb0011011111011001;\n  assign DirectLookupTable_1[5323] = 16'sb0011011111011000;\n  assign DirectLookupTable_1[5324] = 16'sb0011011111011000;\n  assign DirectLookupTable_1[5325] = 16'sb0011011111010111;\n  assign DirectLookupTable_1[5326] = 16'sb0011011111010110;\n  assign DirectLookupTable_1[5327] = 16'sb0011011111010101;\n  assign DirectLookupTable_1[5328] = 16'sb0011011111010101;\n  assign DirectLookupTable_1[5329] = 16'sb0011011111010100;\n  assign DirectLookupTable_1[5330] = 16'sb0011011111010011;\n  assign DirectLookupTable_1[5331] = 16'sb0011011111010010;\n  assign DirectLookupTable_1[5332] = 16'sb0011011111010001;\n  assign DirectLookupTable_1[5333] = 16'sb0011011111010001;\n  assign DirectLookupTable_1[5334] = 16'sb0011011111010000;\n  assign DirectLookupTable_1[5335] = 16'sb0011011111001111;\n  assign DirectLookupTable_1[5336] = 16'sb0011011111001110;\n  assign DirectLookupTable_1[5337] = 16'sb0011011111001110;\n  assign DirectLookupTable_1[5338] = 16'sb0011011111001101;\n  assign DirectLookupTable_1[5339] = 16'sb0011011111001100;\n  assign DirectLookupTable_1[5340] = 16'sb0011011111001011;\n  assign DirectLookupTable_1[5341] = 16'sb0011011111001011;\n  assign DirectLookupTable_1[5342] = 16'sb0011011111001010;\n  assign DirectLookupTable_1[5343] = 16'sb0011011111001001;\n  assign DirectLookupTable_1[5344] = 16'sb0011011111001000;\n  assign DirectLookupTable_1[5345] = 16'sb0011011111000111;\n  assign DirectLookupTable_1[5346] = 16'sb0011011111000111;\n  assign DirectLookupTable_1[5347] = 16'sb0011011111000110;\n  assign DirectLookupTable_1[5348] = 16'sb0011011111000101;\n  assign DirectLookupTable_1[5349] = 16'sb0011011111000100;\n  assign DirectLookupTable_1[5350] = 16'sb0011011111000100;\n  assign DirectLookupTable_1[5351] = 16'sb0011011111000011;\n  assign DirectLookupTable_1[5352] = 16'sb0011011111000010;\n  assign DirectLookupTable_1[5353] = 16'sb0011011111000001;\n  assign DirectLookupTable_1[5354] = 16'sb0011011111000001;\n  assign DirectLookupTable_1[5355] = 16'sb0011011111000000;\n  assign DirectLookupTable_1[5356] = 16'sb0011011110111111;\n  assign DirectLookupTable_1[5357] = 16'sb0011011110111110;\n  assign DirectLookupTable_1[5358] = 16'sb0011011110111101;\n  assign DirectLookupTable_1[5359] = 16'sb0011011110111101;\n  assign DirectLookupTable_1[5360] = 16'sb0011011110111100;\n  assign DirectLookupTable_1[5361] = 16'sb0011011110111011;\n  assign DirectLookupTable_1[5362] = 16'sb0011011110111010;\n  assign DirectLookupTable_1[5363] = 16'sb0011011110111010;\n  assign DirectLookupTable_1[5364] = 16'sb0011011110111001;\n  assign DirectLookupTable_1[5365] = 16'sb0011011110111000;\n  assign DirectLookupTable_1[5366] = 16'sb0011011110110111;\n  assign DirectLookupTable_1[5367] = 16'sb0011011110110110;\n  assign DirectLookupTable_1[5368] = 16'sb0011011110110110;\n  assign DirectLookupTable_1[5369] = 16'sb0011011110110101;\n  assign DirectLookupTable_1[5370] = 16'sb0011011110110100;\n  assign DirectLookupTable_1[5371] = 16'sb0011011110110011;\n  assign DirectLookupTable_1[5372] = 16'sb0011011110110011;\n  assign DirectLookupTable_1[5373] = 16'sb0011011110110010;\n  assign DirectLookupTable_1[5374] = 16'sb0011011110110001;\n  assign DirectLookupTable_1[5375] = 16'sb0011011110110000;\n  assign DirectLookupTable_1[5376] = 16'sb0011011110110000;\n  assign DirectLookupTable_1[5377] = 16'sb0011011110101111;\n  assign DirectLookupTable_1[5378] = 16'sb0011011110101110;\n  assign DirectLookupTable_1[5379] = 16'sb0011011110101101;\n  assign DirectLookupTable_1[5380] = 16'sb0011011110101100;\n  assign DirectLookupTable_1[5381] = 16'sb0011011110101100;\n  assign DirectLookupTable_1[5382] = 16'sb0011011110101011;\n  assign DirectLookupTable_1[5383] = 16'sb0011011110101010;\n  assign DirectLookupTable_1[5384] = 16'sb0011011110101001;\n  assign DirectLookupTable_1[5385] = 16'sb0011011110101001;\n  assign DirectLookupTable_1[5386] = 16'sb0011011110101000;\n  assign DirectLookupTable_1[5387] = 16'sb0011011110100111;\n  assign DirectLookupTable_1[5388] = 16'sb0011011110100110;\n  assign DirectLookupTable_1[5389] = 16'sb0011011110100101;\n  assign DirectLookupTable_1[5390] = 16'sb0011011110100101;\n  assign DirectLookupTable_1[5391] = 16'sb0011011110100100;\n  assign DirectLookupTable_1[5392] = 16'sb0011011110100011;\n  assign DirectLookupTable_1[5393] = 16'sb0011011110100010;\n  assign DirectLookupTable_1[5394] = 16'sb0011011110100010;\n  assign DirectLookupTable_1[5395] = 16'sb0011011110100001;\n  assign DirectLookupTable_1[5396] = 16'sb0011011110100000;\n  assign DirectLookupTable_1[5397] = 16'sb0011011110011111;\n  assign DirectLookupTable_1[5398] = 16'sb0011011110011110;\n  assign DirectLookupTable_1[5399] = 16'sb0011011110011110;\n  assign DirectLookupTable_1[5400] = 16'sb0011011110011101;\n  assign DirectLookupTable_1[5401] = 16'sb0011011110011100;\n  assign DirectLookupTable_1[5402] = 16'sb0011011110011011;\n  assign DirectLookupTable_1[5403] = 16'sb0011011110011011;\n  assign DirectLookupTable_1[5404] = 16'sb0011011110011010;\n  assign DirectLookupTable_1[5405] = 16'sb0011011110011001;\n  assign DirectLookupTable_1[5406] = 16'sb0011011110011000;\n  assign DirectLookupTable_1[5407] = 16'sb0011011110010111;\n  assign DirectLookupTable_1[5408] = 16'sb0011011110010111;\n  assign DirectLookupTable_1[5409] = 16'sb0011011110010110;\n  assign DirectLookupTable_1[5410] = 16'sb0011011110010101;\n  assign DirectLookupTable_1[5411] = 16'sb0011011110010100;\n  assign DirectLookupTable_1[5412] = 16'sb0011011110010100;\n  assign DirectLookupTable_1[5413] = 16'sb0011011110010011;\n  assign DirectLookupTable_1[5414] = 16'sb0011011110010010;\n  assign DirectLookupTable_1[5415] = 16'sb0011011110010001;\n  assign DirectLookupTable_1[5416] = 16'sb0011011110010000;\n  assign DirectLookupTable_1[5417] = 16'sb0011011110010000;\n  assign DirectLookupTable_1[5418] = 16'sb0011011110001111;\n  assign DirectLookupTable_1[5419] = 16'sb0011011110001110;\n  assign DirectLookupTable_1[5420] = 16'sb0011011110001101;\n  assign DirectLookupTable_1[5421] = 16'sb0011011110001101;\n  assign DirectLookupTable_1[5422] = 16'sb0011011110001100;\n  assign DirectLookupTable_1[5423] = 16'sb0011011110001011;\n  assign DirectLookupTable_1[5424] = 16'sb0011011110001010;\n  assign DirectLookupTable_1[5425] = 16'sb0011011110001001;\n  assign DirectLookupTable_1[5426] = 16'sb0011011110001001;\n  assign DirectLookupTable_1[5427] = 16'sb0011011110001000;\n  assign DirectLookupTable_1[5428] = 16'sb0011011110000111;\n  assign DirectLookupTable_1[5429] = 16'sb0011011110000110;\n  assign DirectLookupTable_1[5430] = 16'sb0011011110000110;\n  assign DirectLookupTable_1[5431] = 16'sb0011011110000101;\n  assign DirectLookupTable_1[5432] = 16'sb0011011110000100;\n  assign DirectLookupTable_1[5433] = 16'sb0011011110000011;\n  assign DirectLookupTable_1[5434] = 16'sb0011011110000010;\n  assign DirectLookupTable_1[5435] = 16'sb0011011110000010;\n  assign DirectLookupTable_1[5436] = 16'sb0011011110000001;\n  assign DirectLookupTable_1[5437] = 16'sb0011011110000000;\n  assign DirectLookupTable_1[5438] = 16'sb0011011101111111;\n  assign DirectLookupTable_1[5439] = 16'sb0011011101111110;\n  assign DirectLookupTable_1[5440] = 16'sb0011011101111110;\n  assign DirectLookupTable_1[5441] = 16'sb0011011101111101;\n  assign DirectLookupTable_1[5442] = 16'sb0011011101111100;\n  assign DirectLookupTable_1[5443] = 16'sb0011011101111011;\n  assign DirectLookupTable_1[5444] = 16'sb0011011101111011;\n  assign DirectLookupTable_1[5445] = 16'sb0011011101111010;\n  assign DirectLookupTable_1[5446] = 16'sb0011011101111001;\n  assign DirectLookupTable_1[5447] = 16'sb0011011101111000;\n  assign DirectLookupTable_1[5448] = 16'sb0011011101110111;\n  assign DirectLookupTable_1[5449] = 16'sb0011011101110111;\n  assign DirectLookupTable_1[5450] = 16'sb0011011101110110;\n  assign DirectLookupTable_1[5451] = 16'sb0011011101110101;\n  assign DirectLookupTable_1[5452] = 16'sb0011011101110100;\n  assign DirectLookupTable_1[5453] = 16'sb0011011101110100;\n  assign DirectLookupTable_1[5454] = 16'sb0011011101110011;\n  assign DirectLookupTable_1[5455] = 16'sb0011011101110010;\n  assign DirectLookupTable_1[5456] = 16'sb0011011101110001;\n  assign DirectLookupTable_1[5457] = 16'sb0011011101110000;\n  assign DirectLookupTable_1[5458] = 16'sb0011011101110000;\n  assign DirectLookupTable_1[5459] = 16'sb0011011101101111;\n  assign DirectLookupTable_1[5460] = 16'sb0011011101101110;\n  assign DirectLookupTable_1[5461] = 16'sb0011011101101101;\n  assign DirectLookupTable_1[5462] = 16'sb0011011101101100;\n  assign DirectLookupTable_1[5463] = 16'sb0011011101101100;\n  assign DirectLookupTable_1[5464] = 16'sb0011011101101011;\n  assign DirectLookupTable_1[5465] = 16'sb0011011101101010;\n  assign DirectLookupTable_1[5466] = 16'sb0011011101101001;\n  assign DirectLookupTable_1[5467] = 16'sb0011011101101001;\n  assign DirectLookupTable_1[5468] = 16'sb0011011101101000;\n  assign DirectLookupTable_1[5469] = 16'sb0011011101100111;\n  assign DirectLookupTable_1[5470] = 16'sb0011011101100110;\n  assign DirectLookupTable_1[5471] = 16'sb0011011101100101;\n  assign DirectLookupTable_1[5472] = 16'sb0011011101100101;\n  assign DirectLookupTable_1[5473] = 16'sb0011011101100100;\n  assign DirectLookupTable_1[5474] = 16'sb0011011101100011;\n  assign DirectLookupTable_1[5475] = 16'sb0011011101100010;\n  assign DirectLookupTable_1[5476] = 16'sb0011011101100001;\n  assign DirectLookupTable_1[5477] = 16'sb0011011101100001;\n  assign DirectLookupTable_1[5478] = 16'sb0011011101100000;\n  assign DirectLookupTable_1[5479] = 16'sb0011011101011111;\n  assign DirectLookupTable_1[5480] = 16'sb0011011101011110;\n  assign DirectLookupTable_1[5481] = 16'sb0011011101011101;\n  assign DirectLookupTable_1[5482] = 16'sb0011011101011101;\n  assign DirectLookupTable_1[5483] = 16'sb0011011101011100;\n  assign DirectLookupTable_1[5484] = 16'sb0011011101011011;\n  assign DirectLookupTable_1[5485] = 16'sb0011011101011010;\n  assign DirectLookupTable_1[5486] = 16'sb0011011101011010;\n  assign DirectLookupTable_1[5487] = 16'sb0011011101011001;\n  assign DirectLookupTable_1[5488] = 16'sb0011011101011000;\n  assign DirectLookupTable_1[5489] = 16'sb0011011101010111;\n  assign DirectLookupTable_1[5490] = 16'sb0011011101010110;\n  assign DirectLookupTable_1[5491] = 16'sb0011011101010110;\n  assign DirectLookupTable_1[5492] = 16'sb0011011101010101;\n  assign DirectLookupTable_1[5493] = 16'sb0011011101010100;\n  assign DirectLookupTable_1[5494] = 16'sb0011011101010011;\n  assign DirectLookupTable_1[5495] = 16'sb0011011101010010;\n  assign DirectLookupTable_1[5496] = 16'sb0011011101010010;\n  assign DirectLookupTable_1[5497] = 16'sb0011011101010001;\n  assign DirectLookupTable_1[5498] = 16'sb0011011101010000;\n  assign DirectLookupTable_1[5499] = 16'sb0011011101001111;\n  assign DirectLookupTable_1[5500] = 16'sb0011011101001110;\n  assign DirectLookupTable_1[5501] = 16'sb0011011101001110;\n  assign DirectLookupTable_1[5502] = 16'sb0011011101001101;\n  assign DirectLookupTable_1[5503] = 16'sb0011011101001100;\n  assign DirectLookupTable_1[5504] = 16'sb0011011101001011;\n  assign DirectLookupTable_1[5505] = 16'sb0011011101001011;\n  assign DirectLookupTable_1[5506] = 16'sb0011011101001010;\n  assign DirectLookupTable_1[5507] = 16'sb0011011101001001;\n  assign DirectLookupTable_1[5508] = 16'sb0011011101001000;\n  assign DirectLookupTable_1[5509] = 16'sb0011011101000111;\n  assign DirectLookupTable_1[5510] = 16'sb0011011101000111;\n  assign DirectLookupTable_1[5511] = 16'sb0011011101000110;\n  assign DirectLookupTable_1[5512] = 16'sb0011011101000101;\n  assign DirectLookupTable_1[5513] = 16'sb0011011101000100;\n  assign DirectLookupTable_1[5514] = 16'sb0011011101000011;\n  assign DirectLookupTable_1[5515] = 16'sb0011011101000011;\n  assign DirectLookupTable_1[5516] = 16'sb0011011101000010;\n  assign DirectLookupTable_1[5517] = 16'sb0011011101000001;\n  assign DirectLookupTable_1[5518] = 16'sb0011011101000000;\n  assign DirectLookupTable_1[5519] = 16'sb0011011100111111;\n  assign DirectLookupTable_1[5520] = 16'sb0011011100111111;\n  assign DirectLookupTable_1[5521] = 16'sb0011011100111110;\n  assign DirectLookupTable_1[5522] = 16'sb0011011100111101;\n  assign DirectLookupTable_1[5523] = 16'sb0011011100111100;\n  assign DirectLookupTable_1[5524] = 16'sb0011011100111011;\n  assign DirectLookupTable_1[5525] = 16'sb0011011100111011;\n  assign DirectLookupTable_1[5526] = 16'sb0011011100111010;\n  assign DirectLookupTable_1[5527] = 16'sb0011011100111001;\n  assign DirectLookupTable_1[5528] = 16'sb0011011100111000;\n  assign DirectLookupTable_1[5529] = 16'sb0011011100111000;\n  assign DirectLookupTable_1[5530] = 16'sb0011011100110111;\n  assign DirectLookupTable_1[5531] = 16'sb0011011100110110;\n  assign DirectLookupTable_1[5532] = 16'sb0011011100110101;\n  assign DirectLookupTable_1[5533] = 16'sb0011011100110100;\n  assign DirectLookupTable_1[5534] = 16'sb0011011100110100;\n  assign DirectLookupTable_1[5535] = 16'sb0011011100110011;\n  assign DirectLookupTable_1[5536] = 16'sb0011011100110010;\n  assign DirectLookupTable_1[5537] = 16'sb0011011100110001;\n  assign DirectLookupTable_1[5538] = 16'sb0011011100110000;\n  assign DirectLookupTable_1[5539] = 16'sb0011011100110000;\n  assign DirectLookupTable_1[5540] = 16'sb0011011100101111;\n  assign DirectLookupTable_1[5541] = 16'sb0011011100101110;\n  assign DirectLookupTable_1[5542] = 16'sb0011011100101101;\n  assign DirectLookupTable_1[5543] = 16'sb0011011100101100;\n  assign DirectLookupTable_1[5544] = 16'sb0011011100101100;\n  assign DirectLookupTable_1[5545] = 16'sb0011011100101011;\n  assign DirectLookupTable_1[5546] = 16'sb0011011100101010;\n  assign DirectLookupTable_1[5547] = 16'sb0011011100101001;\n  assign DirectLookupTable_1[5548] = 16'sb0011011100101000;\n  assign DirectLookupTable_1[5549] = 16'sb0011011100101000;\n  assign DirectLookupTable_1[5550] = 16'sb0011011100100111;\n  assign DirectLookupTable_1[5551] = 16'sb0011011100100110;\n  assign DirectLookupTable_1[5552] = 16'sb0011011100100101;\n  assign DirectLookupTable_1[5553] = 16'sb0011011100100100;\n  assign DirectLookupTable_1[5554] = 16'sb0011011100100100;\n  assign DirectLookupTable_1[5555] = 16'sb0011011100100011;\n  assign DirectLookupTable_1[5556] = 16'sb0011011100100010;\n  assign DirectLookupTable_1[5557] = 16'sb0011011100100001;\n  assign DirectLookupTable_1[5558] = 16'sb0011011100100000;\n  assign DirectLookupTable_1[5559] = 16'sb0011011100100000;\n  assign DirectLookupTable_1[5560] = 16'sb0011011100011111;\n  assign DirectLookupTable_1[5561] = 16'sb0011011100011110;\n  assign DirectLookupTable_1[5562] = 16'sb0011011100011101;\n  assign DirectLookupTable_1[5563] = 16'sb0011011100011100;\n  assign DirectLookupTable_1[5564] = 16'sb0011011100011100;\n  assign DirectLookupTable_1[5565] = 16'sb0011011100011011;\n  assign DirectLookupTable_1[5566] = 16'sb0011011100011010;\n  assign DirectLookupTable_1[5567] = 16'sb0011011100011001;\n  assign DirectLookupTable_1[5568] = 16'sb0011011100011000;\n  assign DirectLookupTable_1[5569] = 16'sb0011011100011000;\n  assign DirectLookupTable_1[5570] = 16'sb0011011100010111;\n  assign DirectLookupTable_1[5571] = 16'sb0011011100010110;\n  assign DirectLookupTable_1[5572] = 16'sb0011011100010101;\n  assign DirectLookupTable_1[5573] = 16'sb0011011100010100;\n  assign DirectLookupTable_1[5574] = 16'sb0011011100010100;\n  assign DirectLookupTable_1[5575] = 16'sb0011011100010011;\n  assign DirectLookupTable_1[5576] = 16'sb0011011100010010;\n  assign DirectLookupTable_1[5577] = 16'sb0011011100010001;\n  assign DirectLookupTable_1[5578] = 16'sb0011011100010000;\n  assign DirectLookupTable_1[5579] = 16'sb0011011100010000;\n  assign DirectLookupTable_1[5580] = 16'sb0011011100001111;\n  assign DirectLookupTable_1[5581] = 16'sb0011011100001110;\n  assign DirectLookupTable_1[5582] = 16'sb0011011100001101;\n  assign DirectLookupTable_1[5583] = 16'sb0011011100001100;\n  assign DirectLookupTable_1[5584] = 16'sb0011011100001100;\n  assign DirectLookupTable_1[5585] = 16'sb0011011100001011;\n  assign DirectLookupTable_1[5586] = 16'sb0011011100001010;\n  assign DirectLookupTable_1[5587] = 16'sb0011011100001001;\n  assign DirectLookupTable_1[5588] = 16'sb0011011100001000;\n  assign DirectLookupTable_1[5589] = 16'sb0011011100001000;\n  assign DirectLookupTable_1[5590] = 16'sb0011011100000111;\n  assign DirectLookupTable_1[5591] = 16'sb0011011100000110;\n  assign DirectLookupTable_1[5592] = 16'sb0011011100000101;\n  assign DirectLookupTable_1[5593] = 16'sb0011011100000100;\n  assign DirectLookupTable_1[5594] = 16'sb0011011100000100;\n  assign DirectLookupTable_1[5595] = 16'sb0011011100000011;\n  assign DirectLookupTable_1[5596] = 16'sb0011011100000010;\n  assign DirectLookupTable_1[5597] = 16'sb0011011100000001;\n  assign DirectLookupTable_1[5598] = 16'sb0011011100000000;\n  assign DirectLookupTable_1[5599] = 16'sb0011011100000000;\n  assign DirectLookupTable_1[5600] = 16'sb0011011011111111;\n  assign DirectLookupTable_1[5601] = 16'sb0011011011111110;\n  assign DirectLookupTable_1[5602] = 16'sb0011011011111101;\n  assign DirectLookupTable_1[5603] = 16'sb0011011011111100;\n  assign DirectLookupTable_1[5604] = 16'sb0011011011111100;\n  assign DirectLookupTable_1[5605] = 16'sb0011011011111011;\n  assign DirectLookupTable_1[5606] = 16'sb0011011011111010;\n  assign DirectLookupTable_1[5607] = 16'sb0011011011111001;\n  assign DirectLookupTable_1[5608] = 16'sb0011011011111000;\n  assign DirectLookupTable_1[5609] = 16'sb0011011011111000;\n  assign DirectLookupTable_1[5610] = 16'sb0011011011110111;\n  assign DirectLookupTable_1[5611] = 16'sb0011011011110110;\n  assign DirectLookupTable_1[5612] = 16'sb0011011011110101;\n  assign DirectLookupTable_1[5613] = 16'sb0011011011110100;\n  assign DirectLookupTable_1[5614] = 16'sb0011011011110100;\n  assign DirectLookupTable_1[5615] = 16'sb0011011011110011;\n  assign DirectLookupTable_1[5616] = 16'sb0011011011110010;\n  assign DirectLookupTable_1[5617] = 16'sb0011011011110001;\n  assign DirectLookupTable_1[5618] = 16'sb0011011011110000;\n  assign DirectLookupTable_1[5619] = 16'sb0011011011110000;\n  assign DirectLookupTable_1[5620] = 16'sb0011011011101111;\n  assign DirectLookupTable_1[5621] = 16'sb0011011011101110;\n  assign DirectLookupTable_1[5622] = 16'sb0011011011101101;\n  assign DirectLookupTable_1[5623] = 16'sb0011011011101100;\n  assign DirectLookupTable_1[5624] = 16'sb0011011011101011;\n  assign DirectLookupTable_1[5625] = 16'sb0011011011101011;\n  assign DirectLookupTable_1[5626] = 16'sb0011011011101010;\n  assign DirectLookupTable_1[5627] = 16'sb0011011011101001;\n  assign DirectLookupTable_1[5628] = 16'sb0011011011101000;\n  assign DirectLookupTable_1[5629] = 16'sb0011011011100111;\n  assign DirectLookupTable_1[5630] = 16'sb0011011011100111;\n  assign DirectLookupTable_1[5631] = 16'sb0011011011100110;\n  assign DirectLookupTable_1[5632] = 16'sb0011011011100101;\n  assign DirectLookupTable_1[5633] = 16'sb0011011011100100;\n  assign DirectLookupTable_1[5634] = 16'sb0011011011100011;\n  assign DirectLookupTable_1[5635] = 16'sb0011011011100011;\n  assign DirectLookupTable_1[5636] = 16'sb0011011011100010;\n  assign DirectLookupTable_1[5637] = 16'sb0011011011100001;\n  assign DirectLookupTable_1[5638] = 16'sb0011011011100000;\n  assign DirectLookupTable_1[5639] = 16'sb0011011011011111;\n  assign DirectLookupTable_1[5640] = 16'sb0011011011011111;\n  assign DirectLookupTable_1[5641] = 16'sb0011011011011110;\n  assign DirectLookupTable_1[5642] = 16'sb0011011011011101;\n  assign DirectLookupTable_1[5643] = 16'sb0011011011011100;\n  assign DirectLookupTable_1[5644] = 16'sb0011011011011011;\n  assign DirectLookupTable_1[5645] = 16'sb0011011011011011;\n  assign DirectLookupTable_1[5646] = 16'sb0011011011011010;\n  assign DirectLookupTable_1[5647] = 16'sb0011011011011001;\n  assign DirectLookupTable_1[5648] = 16'sb0011011011011000;\n  assign DirectLookupTable_1[5649] = 16'sb0011011011010111;\n  assign DirectLookupTable_1[5650] = 16'sb0011011011010110;\n  assign DirectLookupTable_1[5651] = 16'sb0011011011010110;\n  assign DirectLookupTable_1[5652] = 16'sb0011011011010101;\n  assign DirectLookupTable_1[5653] = 16'sb0011011011010100;\n  assign DirectLookupTable_1[5654] = 16'sb0011011011010011;\n  assign DirectLookupTable_1[5655] = 16'sb0011011011010010;\n  assign DirectLookupTable_1[5656] = 16'sb0011011011010010;\n  assign DirectLookupTable_1[5657] = 16'sb0011011011010001;\n  assign DirectLookupTable_1[5658] = 16'sb0011011011010000;\n  assign DirectLookupTable_1[5659] = 16'sb0011011011001111;\n  assign DirectLookupTable_1[5660] = 16'sb0011011011001110;\n  assign DirectLookupTable_1[5661] = 16'sb0011011011001110;\n  assign DirectLookupTable_1[5662] = 16'sb0011011011001101;\n  assign DirectLookupTable_1[5663] = 16'sb0011011011001100;\n  assign DirectLookupTable_1[5664] = 16'sb0011011011001011;\n  assign DirectLookupTable_1[5665] = 16'sb0011011011001010;\n  assign DirectLookupTable_1[5666] = 16'sb0011011011001001;\n  assign DirectLookupTable_1[5667] = 16'sb0011011011001001;\n  assign DirectLookupTable_1[5668] = 16'sb0011011011001000;\n  assign DirectLookupTable_1[5669] = 16'sb0011011011000111;\n  assign DirectLookupTable_1[5670] = 16'sb0011011011000110;\n  assign DirectLookupTable_1[5671] = 16'sb0011011011000101;\n  assign DirectLookupTable_1[5672] = 16'sb0011011011000101;\n  assign DirectLookupTable_1[5673] = 16'sb0011011011000100;\n  assign DirectLookupTable_1[5674] = 16'sb0011011011000011;\n  assign DirectLookupTable_1[5675] = 16'sb0011011011000010;\n  assign DirectLookupTable_1[5676] = 16'sb0011011011000001;\n  assign DirectLookupTable_1[5677] = 16'sb0011011011000001;\n  assign DirectLookupTable_1[5678] = 16'sb0011011011000000;\n  assign DirectLookupTable_1[5679] = 16'sb0011011010111111;\n  assign DirectLookupTable_1[5680] = 16'sb0011011010111110;\n  assign DirectLookupTable_1[5681] = 16'sb0011011010111101;\n  assign DirectLookupTable_1[5682] = 16'sb0011011010111100;\n  assign DirectLookupTable_1[5683] = 16'sb0011011010111100;\n  assign DirectLookupTable_1[5684] = 16'sb0011011010111011;\n  assign DirectLookupTable_1[5685] = 16'sb0011011010111010;\n  assign DirectLookupTable_1[5686] = 16'sb0011011010111001;\n  assign DirectLookupTable_1[5687] = 16'sb0011011010111000;\n  assign DirectLookupTable_1[5688] = 16'sb0011011010111000;\n  assign DirectLookupTable_1[5689] = 16'sb0011011010110111;\n  assign DirectLookupTable_1[5690] = 16'sb0011011010110110;\n  assign DirectLookupTable_1[5691] = 16'sb0011011010110101;\n  assign DirectLookupTable_1[5692] = 16'sb0011011010110100;\n  assign DirectLookupTable_1[5693] = 16'sb0011011010110100;\n  assign DirectLookupTable_1[5694] = 16'sb0011011010110011;\n  assign DirectLookupTable_1[5695] = 16'sb0011011010110010;\n  assign DirectLookupTable_1[5696] = 16'sb0011011010110001;\n  assign DirectLookupTable_1[5697] = 16'sb0011011010110000;\n  assign DirectLookupTable_1[5698] = 16'sb0011011010101111;\n  assign DirectLookupTable_1[5699] = 16'sb0011011010101111;\n  assign DirectLookupTable_1[5700] = 16'sb0011011010101110;\n  assign DirectLookupTable_1[5701] = 16'sb0011011010101101;\n  assign DirectLookupTable_1[5702] = 16'sb0011011010101100;\n  assign DirectLookupTable_1[5703] = 16'sb0011011010101011;\n  assign DirectLookupTable_1[5704] = 16'sb0011011010101011;\n  assign DirectLookupTable_1[5705] = 16'sb0011011010101010;\n  assign DirectLookupTable_1[5706] = 16'sb0011011010101001;\n  assign DirectLookupTable_1[5707] = 16'sb0011011010101000;\n  assign DirectLookupTable_1[5708] = 16'sb0011011010100111;\n  assign DirectLookupTable_1[5709] = 16'sb0011011010100110;\n  assign DirectLookupTable_1[5710] = 16'sb0011011010100110;\n  assign DirectLookupTable_1[5711] = 16'sb0011011010100101;\n  assign DirectLookupTable_1[5712] = 16'sb0011011010100100;\n  assign DirectLookupTable_1[5713] = 16'sb0011011010100011;\n  assign DirectLookupTable_1[5714] = 16'sb0011011010100010;\n  assign DirectLookupTable_1[5715] = 16'sb0011011010100010;\n  assign DirectLookupTable_1[5716] = 16'sb0011011010100001;\n  assign DirectLookupTable_1[5717] = 16'sb0011011010100000;\n  assign DirectLookupTable_1[5718] = 16'sb0011011010011111;\n  assign DirectLookupTable_1[5719] = 16'sb0011011010011110;\n  assign DirectLookupTable_1[5720] = 16'sb0011011010011101;\n  assign DirectLookupTable_1[5721] = 16'sb0011011010011101;\n  assign DirectLookupTable_1[5722] = 16'sb0011011010011100;\n  assign DirectLookupTable_1[5723] = 16'sb0011011010011011;\n  assign DirectLookupTable_1[5724] = 16'sb0011011010011010;\n  assign DirectLookupTable_1[5725] = 16'sb0011011010011001;\n  assign DirectLookupTable_1[5726] = 16'sb0011011010011001;\n  assign DirectLookupTable_1[5727] = 16'sb0011011010011000;\n  assign DirectLookupTable_1[5728] = 16'sb0011011010010111;\n  assign DirectLookupTable_1[5729] = 16'sb0011011010010110;\n  assign DirectLookupTable_1[5730] = 16'sb0011011010010101;\n  assign DirectLookupTable_1[5731] = 16'sb0011011010010100;\n  assign DirectLookupTable_1[5732] = 16'sb0011011010010100;\n  assign DirectLookupTable_1[5733] = 16'sb0011011010010011;\n  assign DirectLookupTable_1[5734] = 16'sb0011011010010010;\n  assign DirectLookupTable_1[5735] = 16'sb0011011010010001;\n  assign DirectLookupTable_1[5736] = 16'sb0011011010010000;\n  assign DirectLookupTable_1[5737] = 16'sb0011011010010000;\n  assign DirectLookupTable_1[5738] = 16'sb0011011010001111;\n  assign DirectLookupTable_1[5739] = 16'sb0011011010001110;\n  assign DirectLookupTable_1[5740] = 16'sb0011011010001101;\n  assign DirectLookupTable_1[5741] = 16'sb0011011010001100;\n  assign DirectLookupTable_1[5742] = 16'sb0011011010001011;\n  assign DirectLookupTable_1[5743] = 16'sb0011011010001011;\n  assign DirectLookupTable_1[5744] = 16'sb0011011010001010;\n  assign DirectLookupTable_1[5745] = 16'sb0011011010001001;\n  assign DirectLookupTable_1[5746] = 16'sb0011011010001000;\n  assign DirectLookupTable_1[5747] = 16'sb0011011010000111;\n  assign DirectLookupTable_1[5748] = 16'sb0011011010000110;\n  assign DirectLookupTable_1[5749] = 16'sb0011011010000110;\n  assign DirectLookupTable_1[5750] = 16'sb0011011010000101;\n  assign DirectLookupTable_1[5751] = 16'sb0011011010000100;\n  assign DirectLookupTable_1[5752] = 16'sb0011011010000011;\n  assign DirectLookupTable_1[5753] = 16'sb0011011010000010;\n  assign DirectLookupTable_1[5754] = 16'sb0011011010000010;\n  assign DirectLookupTable_1[5755] = 16'sb0011011010000001;\n  assign DirectLookupTable_1[5756] = 16'sb0011011010000000;\n  assign DirectLookupTable_1[5757] = 16'sb0011011001111111;\n  assign DirectLookupTable_1[5758] = 16'sb0011011001111110;\n  assign DirectLookupTable_1[5759] = 16'sb0011011001111101;\n  assign DirectLookupTable_1[5760] = 16'sb0011011001111101;\n  assign DirectLookupTable_1[5761] = 16'sb0011011001111100;\n  assign DirectLookupTable_1[5762] = 16'sb0011011001111011;\n  assign DirectLookupTable_1[5763] = 16'sb0011011001111010;\n  assign DirectLookupTable_1[5764] = 16'sb0011011001111001;\n  assign DirectLookupTable_1[5765] = 16'sb0011011001111000;\n  assign DirectLookupTable_1[5766] = 16'sb0011011001111000;\n  assign DirectLookupTable_1[5767] = 16'sb0011011001110111;\n  assign DirectLookupTable_1[5768] = 16'sb0011011001110110;\n  assign DirectLookupTable_1[5769] = 16'sb0011011001110101;\n  assign DirectLookupTable_1[5770] = 16'sb0011011001110100;\n  assign DirectLookupTable_1[5771] = 16'sb0011011001110100;\n  assign DirectLookupTable_1[5772] = 16'sb0011011001110011;\n  assign DirectLookupTable_1[5773] = 16'sb0011011001110010;\n  assign DirectLookupTable_1[5774] = 16'sb0011011001110001;\n  assign DirectLookupTable_1[5775] = 16'sb0011011001110000;\n  assign DirectLookupTable_1[5776] = 16'sb0011011001101111;\n  assign DirectLookupTable_1[5777] = 16'sb0011011001101111;\n  assign DirectLookupTable_1[5778] = 16'sb0011011001101110;\n  assign DirectLookupTable_1[5779] = 16'sb0011011001101101;\n  assign DirectLookupTable_1[5780] = 16'sb0011011001101100;\n  assign DirectLookupTable_1[5781] = 16'sb0011011001101011;\n  assign DirectLookupTable_1[5782] = 16'sb0011011001101010;\n  assign DirectLookupTable_1[5783] = 16'sb0011011001101010;\n  assign DirectLookupTable_1[5784] = 16'sb0011011001101001;\n  assign DirectLookupTable_1[5785] = 16'sb0011011001101000;\n  assign DirectLookupTable_1[5786] = 16'sb0011011001100111;\n  assign DirectLookupTable_1[5787] = 16'sb0011011001100110;\n  assign DirectLookupTable_1[5788] = 16'sb0011011001100101;\n  assign DirectLookupTable_1[5789] = 16'sb0011011001100101;\n  assign DirectLookupTable_1[5790] = 16'sb0011011001100100;\n  assign DirectLookupTable_1[5791] = 16'sb0011011001100011;\n  assign DirectLookupTable_1[5792] = 16'sb0011011001100010;\n  assign DirectLookupTable_1[5793] = 16'sb0011011001100001;\n  assign DirectLookupTable_1[5794] = 16'sb0011011001100001;\n  assign DirectLookupTable_1[5795] = 16'sb0011011001100000;\n  assign DirectLookupTable_1[5796] = 16'sb0011011001011111;\n  assign DirectLookupTable_1[5797] = 16'sb0011011001011110;\n  assign DirectLookupTable_1[5798] = 16'sb0011011001011101;\n  assign DirectLookupTable_1[5799] = 16'sb0011011001011100;\n  assign DirectLookupTable_1[5800] = 16'sb0011011001011100;\n  assign DirectLookupTable_1[5801] = 16'sb0011011001011011;\n  assign DirectLookupTable_1[5802] = 16'sb0011011001011010;\n  assign DirectLookupTable_1[5803] = 16'sb0011011001011001;\n  assign DirectLookupTable_1[5804] = 16'sb0011011001011000;\n  assign DirectLookupTable_1[5805] = 16'sb0011011001010111;\n  assign DirectLookupTable_1[5806] = 16'sb0011011001010111;\n  assign DirectLookupTable_1[5807] = 16'sb0011011001010110;\n  assign DirectLookupTable_1[5808] = 16'sb0011011001010101;\n  assign DirectLookupTable_1[5809] = 16'sb0011011001010100;\n  assign DirectLookupTable_1[5810] = 16'sb0011011001010011;\n  assign DirectLookupTable_1[5811] = 16'sb0011011001010010;\n  assign DirectLookupTable_1[5812] = 16'sb0011011001010010;\n  assign DirectLookupTable_1[5813] = 16'sb0011011001010001;\n  assign DirectLookupTable_1[5814] = 16'sb0011011001010000;\n  assign DirectLookupTable_1[5815] = 16'sb0011011001001111;\n  assign DirectLookupTable_1[5816] = 16'sb0011011001001110;\n  assign DirectLookupTable_1[5817] = 16'sb0011011001001101;\n  assign DirectLookupTable_1[5818] = 16'sb0011011001001101;\n  assign DirectLookupTable_1[5819] = 16'sb0011011001001100;\n  assign DirectLookupTable_1[5820] = 16'sb0011011001001011;\n  assign DirectLookupTable_1[5821] = 16'sb0011011001001010;\n  assign DirectLookupTable_1[5822] = 16'sb0011011001001001;\n  assign DirectLookupTable_1[5823] = 16'sb0011011001001000;\n  assign DirectLookupTable_1[5824] = 16'sb0011011001001000;\n  assign DirectLookupTable_1[5825] = 16'sb0011011001000111;\n  assign DirectLookupTable_1[5826] = 16'sb0011011001000110;\n  assign DirectLookupTable_1[5827] = 16'sb0011011001000101;\n  assign DirectLookupTable_1[5828] = 16'sb0011011001000100;\n  assign DirectLookupTable_1[5829] = 16'sb0011011001000011;\n  assign DirectLookupTable_1[5830] = 16'sb0011011001000011;\n  assign DirectLookupTable_1[5831] = 16'sb0011011001000010;\n  assign DirectLookupTable_1[5832] = 16'sb0011011001000001;\n  assign DirectLookupTable_1[5833] = 16'sb0011011001000000;\n  assign DirectLookupTable_1[5834] = 16'sb0011011000111111;\n  assign DirectLookupTable_1[5835] = 16'sb0011011000111110;\n  assign DirectLookupTable_1[5836] = 16'sb0011011000111110;\n  assign DirectLookupTable_1[5837] = 16'sb0011011000111101;\n  assign DirectLookupTable_1[5838] = 16'sb0011011000111100;\n  assign DirectLookupTable_1[5839] = 16'sb0011011000111011;\n  assign DirectLookupTable_1[5840] = 16'sb0011011000111010;\n  assign DirectLookupTable_1[5841] = 16'sb0011011000111001;\n  assign DirectLookupTable_1[5842] = 16'sb0011011000111001;\n  assign DirectLookupTable_1[5843] = 16'sb0011011000111000;\n  assign DirectLookupTable_1[5844] = 16'sb0011011000110111;\n  assign DirectLookupTable_1[5845] = 16'sb0011011000110110;\n  assign DirectLookupTable_1[5846] = 16'sb0011011000110101;\n  assign DirectLookupTable_1[5847] = 16'sb0011011000110100;\n  assign DirectLookupTable_1[5848] = 16'sb0011011000110100;\n  assign DirectLookupTable_1[5849] = 16'sb0011011000110011;\n  assign DirectLookupTable_1[5850] = 16'sb0011011000110010;\n  assign DirectLookupTable_1[5851] = 16'sb0011011000110001;\n  assign DirectLookupTable_1[5852] = 16'sb0011011000110000;\n  assign DirectLookupTable_1[5853] = 16'sb0011011000101111;\n  assign DirectLookupTable_1[5854] = 16'sb0011011000101111;\n  assign DirectLookupTable_1[5855] = 16'sb0011011000101110;\n  assign DirectLookupTable_1[5856] = 16'sb0011011000101101;\n  assign DirectLookupTable_1[5857] = 16'sb0011011000101100;\n  assign DirectLookupTable_1[5858] = 16'sb0011011000101011;\n  assign DirectLookupTable_1[5859] = 16'sb0011011000101010;\n  assign DirectLookupTable_1[5860] = 16'sb0011011000101010;\n  assign DirectLookupTable_1[5861] = 16'sb0011011000101001;\n  assign DirectLookupTable_1[5862] = 16'sb0011011000101000;\n  assign DirectLookupTable_1[5863] = 16'sb0011011000100111;\n  assign DirectLookupTable_1[5864] = 16'sb0011011000100110;\n  assign DirectLookupTable_1[5865] = 16'sb0011011000100101;\n  assign DirectLookupTable_1[5866] = 16'sb0011011000100101;\n  assign DirectLookupTable_1[5867] = 16'sb0011011000100100;\n  assign DirectLookupTable_1[5868] = 16'sb0011011000100011;\n  assign DirectLookupTable_1[5869] = 16'sb0011011000100010;\n  assign DirectLookupTable_1[5870] = 16'sb0011011000100001;\n  assign DirectLookupTable_1[5871] = 16'sb0011011000100000;\n  assign DirectLookupTable_1[5872] = 16'sb0011011000100000;\n  assign DirectLookupTable_1[5873] = 16'sb0011011000011111;\n  assign DirectLookupTable_1[5874] = 16'sb0011011000011110;\n  assign DirectLookupTable_1[5875] = 16'sb0011011000011101;\n  assign DirectLookupTable_1[5876] = 16'sb0011011000011100;\n  assign DirectLookupTable_1[5877] = 16'sb0011011000011011;\n  assign DirectLookupTable_1[5878] = 16'sb0011011000011010;\n  assign DirectLookupTable_1[5879] = 16'sb0011011000011010;\n  assign DirectLookupTable_1[5880] = 16'sb0011011000011001;\n  assign DirectLookupTable_1[5881] = 16'sb0011011000011000;\n  assign DirectLookupTable_1[5882] = 16'sb0011011000010111;\n  assign DirectLookupTable_1[5883] = 16'sb0011011000010110;\n  assign DirectLookupTable_1[5884] = 16'sb0011011000010101;\n  assign DirectLookupTable_1[5885] = 16'sb0011011000010101;\n  assign DirectLookupTable_1[5886] = 16'sb0011011000010100;\n  assign DirectLookupTable_1[5887] = 16'sb0011011000010011;\n  assign DirectLookupTable_1[5888] = 16'sb0011011000010010;\n  assign DirectLookupTable_1[5889] = 16'sb0011011000010001;\n  assign DirectLookupTable_1[5890] = 16'sb0011011000010000;\n  assign DirectLookupTable_1[5891] = 16'sb0011011000010000;\n  assign DirectLookupTable_1[5892] = 16'sb0011011000001111;\n  assign DirectLookupTable_1[5893] = 16'sb0011011000001110;\n  assign DirectLookupTable_1[5894] = 16'sb0011011000001101;\n  assign DirectLookupTable_1[5895] = 16'sb0011011000001100;\n  assign DirectLookupTable_1[5896] = 16'sb0011011000001011;\n  assign DirectLookupTable_1[5897] = 16'sb0011011000001011;\n  assign DirectLookupTable_1[5898] = 16'sb0011011000001010;\n  assign DirectLookupTable_1[5899] = 16'sb0011011000001001;\n  assign DirectLookupTable_1[5900] = 16'sb0011011000001000;\n  assign DirectLookupTable_1[5901] = 16'sb0011011000000111;\n  assign DirectLookupTable_1[5902] = 16'sb0011011000000110;\n  assign DirectLookupTable_1[5903] = 16'sb0011011000000101;\n  assign DirectLookupTable_1[5904] = 16'sb0011011000000101;\n  assign DirectLookupTable_1[5905] = 16'sb0011011000000100;\n  assign DirectLookupTable_1[5906] = 16'sb0011011000000011;\n  assign DirectLookupTable_1[5907] = 16'sb0011011000000010;\n  assign DirectLookupTable_1[5908] = 16'sb0011011000000001;\n  assign DirectLookupTable_1[5909] = 16'sb0011011000000000;\n  assign DirectLookupTable_1[5910] = 16'sb0011011000000000;\n  assign DirectLookupTable_1[5911] = 16'sb0011010111111111;\n  assign DirectLookupTable_1[5912] = 16'sb0011010111111110;\n  assign DirectLookupTable_1[5913] = 16'sb0011010111111101;\n  assign DirectLookupTable_1[5914] = 16'sb0011010111111100;\n  assign DirectLookupTable_1[5915] = 16'sb0011010111111011;\n  assign DirectLookupTable_1[5916] = 16'sb0011010111111011;\n  assign DirectLookupTable_1[5917] = 16'sb0011010111111010;\n  assign DirectLookupTable_1[5918] = 16'sb0011010111111001;\n  assign DirectLookupTable_1[5919] = 16'sb0011010111111000;\n  assign DirectLookupTable_1[5920] = 16'sb0011010111110111;\n  assign DirectLookupTable_1[5921] = 16'sb0011010111110110;\n  assign DirectLookupTable_1[5922] = 16'sb0011010111110101;\n  assign DirectLookupTable_1[5923] = 16'sb0011010111110101;\n  assign DirectLookupTable_1[5924] = 16'sb0011010111110100;\n  assign DirectLookupTable_1[5925] = 16'sb0011010111110011;\n  assign DirectLookupTable_1[5926] = 16'sb0011010111110010;\n  assign DirectLookupTable_1[5927] = 16'sb0011010111110001;\n  assign DirectLookupTable_1[5928] = 16'sb0011010111110000;\n  assign DirectLookupTable_1[5929] = 16'sb0011010111110000;\n  assign DirectLookupTable_1[5930] = 16'sb0011010111101111;\n  assign DirectLookupTable_1[5931] = 16'sb0011010111101110;\n  assign DirectLookupTable_1[5932] = 16'sb0011010111101101;\n  assign DirectLookupTable_1[5933] = 16'sb0011010111101100;\n  assign DirectLookupTable_1[5934] = 16'sb0011010111101011;\n  assign DirectLookupTable_1[5935] = 16'sb0011010111101010;\n  assign DirectLookupTable_1[5936] = 16'sb0011010111101010;\n  assign DirectLookupTable_1[5937] = 16'sb0011010111101001;\n  assign DirectLookupTable_1[5938] = 16'sb0011010111101000;\n  assign DirectLookupTable_1[5939] = 16'sb0011010111100111;\n  assign DirectLookupTable_1[5940] = 16'sb0011010111100110;\n  assign DirectLookupTable_1[5941] = 16'sb0011010111100101;\n  assign DirectLookupTable_1[5942] = 16'sb0011010111100101;\n  assign DirectLookupTable_1[5943] = 16'sb0011010111100100;\n  assign DirectLookupTable_1[5944] = 16'sb0011010111100011;\n  assign DirectLookupTable_1[5945] = 16'sb0011010111100010;\n  assign DirectLookupTable_1[5946] = 16'sb0011010111100001;\n  assign DirectLookupTable_1[5947] = 16'sb0011010111100000;\n  assign DirectLookupTable_1[5948] = 16'sb0011010111011111;\n  assign DirectLookupTable_1[5949] = 16'sb0011010111011111;\n  assign DirectLookupTable_1[5950] = 16'sb0011010111011110;\n  assign DirectLookupTable_1[5951] = 16'sb0011010111011101;\n  assign DirectLookupTable_1[5952] = 16'sb0011010111011100;\n  assign DirectLookupTable_1[5953] = 16'sb0011010111011011;\n  assign DirectLookupTable_1[5954] = 16'sb0011010111011010;\n  assign DirectLookupTable_1[5955] = 16'sb0011010111011001;\n  assign DirectLookupTable_1[5956] = 16'sb0011010111011001;\n  assign DirectLookupTable_1[5957] = 16'sb0011010111011000;\n  assign DirectLookupTable_1[5958] = 16'sb0011010111010111;\n  assign DirectLookupTable_1[5959] = 16'sb0011010111010110;\n  assign DirectLookupTable_1[5960] = 16'sb0011010111010101;\n  assign DirectLookupTable_1[5961] = 16'sb0011010111010100;\n  assign DirectLookupTable_1[5962] = 16'sb0011010111010100;\n  assign DirectLookupTable_1[5963] = 16'sb0011010111010011;\n  assign DirectLookupTable_1[5964] = 16'sb0011010111010010;\n  assign DirectLookupTable_1[5965] = 16'sb0011010111010001;\n  assign DirectLookupTable_1[5966] = 16'sb0011010111010000;\n  assign DirectLookupTable_1[5967] = 16'sb0011010111001111;\n  assign DirectLookupTable_1[5968] = 16'sb0011010111001110;\n  assign DirectLookupTable_1[5969] = 16'sb0011010111001110;\n  assign DirectLookupTable_1[5970] = 16'sb0011010111001101;\n  assign DirectLookupTable_1[5971] = 16'sb0011010111001100;\n  assign DirectLookupTable_1[5972] = 16'sb0011010111001011;\n  assign DirectLookupTable_1[5973] = 16'sb0011010111001010;\n  assign DirectLookupTable_1[5974] = 16'sb0011010111001001;\n  assign DirectLookupTable_1[5975] = 16'sb0011010111001000;\n  assign DirectLookupTable_1[5976] = 16'sb0011010111001000;\n  assign DirectLookupTable_1[5977] = 16'sb0011010111000111;\n  assign DirectLookupTable_1[5978] = 16'sb0011010111000110;\n  assign DirectLookupTable_1[5979] = 16'sb0011010111000101;\n  assign DirectLookupTable_1[5980] = 16'sb0011010111000100;\n  assign DirectLookupTable_1[5981] = 16'sb0011010111000011;\n  assign DirectLookupTable_1[5982] = 16'sb0011010111000011;\n  assign DirectLookupTable_1[5983] = 16'sb0011010111000010;\n  assign DirectLookupTable_1[5984] = 16'sb0011010111000001;\n  assign DirectLookupTable_1[5985] = 16'sb0011010111000000;\n  assign DirectLookupTable_1[5986] = 16'sb0011010110111111;\n  assign DirectLookupTable_1[5987] = 16'sb0011010110111110;\n  assign DirectLookupTable_1[5988] = 16'sb0011010110111101;\n  assign DirectLookupTable_1[5989] = 16'sb0011010110111101;\n  assign DirectLookupTable_1[5990] = 16'sb0011010110111100;\n  assign DirectLookupTable_1[5991] = 16'sb0011010110111011;\n  assign DirectLookupTable_1[5992] = 16'sb0011010110111010;\n  assign DirectLookupTable_1[5993] = 16'sb0011010110111001;\n  assign DirectLookupTable_1[5994] = 16'sb0011010110111000;\n  assign DirectLookupTable_1[5995] = 16'sb0011010110110111;\n  assign DirectLookupTable_1[5996] = 16'sb0011010110110111;\n  assign DirectLookupTable_1[5997] = 16'sb0011010110110110;\n  assign DirectLookupTable_1[5998] = 16'sb0011010110110101;\n  assign DirectLookupTable_1[5999] = 16'sb0011010110110100;\n  assign DirectLookupTable_1[6000] = 16'sb0011010110110011;\n  assign DirectLookupTable_1[6001] = 16'sb0011010110110010;\n  assign DirectLookupTable_1[6002] = 16'sb0011010110110001;\n  assign DirectLookupTable_1[6003] = 16'sb0011010110110001;\n  assign DirectLookupTable_1[6004] = 16'sb0011010110110000;\n  assign DirectLookupTable_1[6005] = 16'sb0011010110101111;\n  assign DirectLookupTable_1[6006] = 16'sb0011010110101110;\n  assign DirectLookupTable_1[6007] = 16'sb0011010110101101;\n  assign DirectLookupTable_1[6008] = 16'sb0011010110101100;\n  assign DirectLookupTable_1[6009] = 16'sb0011010110101011;\n  assign DirectLookupTable_1[6010] = 16'sb0011010110101011;\n  assign DirectLookupTable_1[6011] = 16'sb0011010110101010;\n  assign DirectLookupTable_1[6012] = 16'sb0011010110101001;\n  assign DirectLookupTable_1[6013] = 16'sb0011010110101000;\n  assign DirectLookupTable_1[6014] = 16'sb0011010110100111;\n  assign DirectLookupTable_1[6015] = 16'sb0011010110100110;\n  assign DirectLookupTable_1[6016] = 16'sb0011010110100101;\n  assign DirectLookupTable_1[6017] = 16'sb0011010110100101;\n  assign DirectLookupTable_1[6018] = 16'sb0011010110100100;\n  assign DirectLookupTable_1[6019] = 16'sb0011010110100011;\n  assign DirectLookupTable_1[6020] = 16'sb0011010110100010;\n  assign DirectLookupTable_1[6021] = 16'sb0011010110100001;\n  assign DirectLookupTable_1[6022] = 16'sb0011010110100000;\n  assign DirectLookupTable_1[6023] = 16'sb0011010110011111;\n  assign DirectLookupTable_1[6024] = 16'sb0011010110011111;\n  assign DirectLookupTable_1[6025] = 16'sb0011010110011110;\n  assign DirectLookupTable_1[6026] = 16'sb0011010110011101;\n  assign DirectLookupTable_1[6027] = 16'sb0011010110011100;\n  assign DirectLookupTable_1[6028] = 16'sb0011010110011011;\n  assign DirectLookupTable_1[6029] = 16'sb0011010110011010;\n  assign DirectLookupTable_1[6030] = 16'sb0011010110011001;\n  assign DirectLookupTable_1[6031] = 16'sb0011010110011001;\n  assign DirectLookupTable_1[6032] = 16'sb0011010110011000;\n  assign DirectLookupTable_1[6033] = 16'sb0011010110010111;\n  assign DirectLookupTable_1[6034] = 16'sb0011010110010110;\n  assign DirectLookupTable_1[6035] = 16'sb0011010110010101;\n  assign DirectLookupTable_1[6036] = 16'sb0011010110010100;\n  assign DirectLookupTable_1[6037] = 16'sb0011010110010011;\n  assign DirectLookupTable_1[6038] = 16'sb0011010110010011;\n  assign DirectLookupTable_1[6039] = 16'sb0011010110010010;\n  assign DirectLookupTable_1[6040] = 16'sb0011010110010001;\n  assign DirectLookupTable_1[6041] = 16'sb0011010110010000;\n  assign DirectLookupTable_1[6042] = 16'sb0011010110001111;\n  assign DirectLookupTable_1[6043] = 16'sb0011010110001110;\n  assign DirectLookupTable_1[6044] = 16'sb0011010110001101;\n  assign DirectLookupTable_1[6045] = 16'sb0011010110001101;\n  assign DirectLookupTable_1[6046] = 16'sb0011010110001100;\n  assign DirectLookupTable_1[6047] = 16'sb0011010110001011;\n  assign DirectLookupTable_1[6048] = 16'sb0011010110001010;\n  assign DirectLookupTable_1[6049] = 16'sb0011010110001001;\n  assign DirectLookupTable_1[6050] = 16'sb0011010110001000;\n  assign DirectLookupTable_1[6051] = 16'sb0011010110000111;\n  assign DirectLookupTable_1[6052] = 16'sb0011010110000111;\n  assign DirectLookupTable_1[6053] = 16'sb0011010110000110;\n  assign DirectLookupTable_1[6054] = 16'sb0011010110000101;\n  assign DirectLookupTable_1[6055] = 16'sb0011010110000100;\n  assign DirectLookupTable_1[6056] = 16'sb0011010110000011;\n  assign DirectLookupTable_1[6057] = 16'sb0011010110000010;\n  assign DirectLookupTable_1[6058] = 16'sb0011010110000001;\n  assign DirectLookupTable_1[6059] = 16'sb0011010110000001;\n  assign DirectLookupTable_1[6060] = 16'sb0011010110000000;\n  assign DirectLookupTable_1[6061] = 16'sb0011010101111111;\n  assign DirectLookupTable_1[6062] = 16'sb0011010101111110;\n  assign DirectLookupTable_1[6063] = 16'sb0011010101111101;\n  assign DirectLookupTable_1[6064] = 16'sb0011010101111100;\n  assign DirectLookupTable_1[6065] = 16'sb0011010101111011;\n  assign DirectLookupTable_1[6066] = 16'sb0011010101111010;\n  assign DirectLookupTable_1[6067] = 16'sb0011010101111010;\n  assign DirectLookupTable_1[6068] = 16'sb0011010101111001;\n  assign DirectLookupTable_1[6069] = 16'sb0011010101111000;\n  assign DirectLookupTable_1[6070] = 16'sb0011010101110111;\n  assign DirectLookupTable_1[6071] = 16'sb0011010101110110;\n  assign DirectLookupTable_1[6072] = 16'sb0011010101110101;\n  assign DirectLookupTable_1[6073] = 16'sb0011010101110100;\n  assign DirectLookupTable_1[6074] = 16'sb0011010101110100;\n  assign DirectLookupTable_1[6075] = 16'sb0011010101110011;\n  assign DirectLookupTable_1[6076] = 16'sb0011010101110010;\n  assign DirectLookupTable_1[6077] = 16'sb0011010101110001;\n  assign DirectLookupTable_1[6078] = 16'sb0011010101110000;\n  assign DirectLookupTable_1[6079] = 16'sb0011010101101111;\n  assign DirectLookupTable_1[6080] = 16'sb0011010101101110;\n  assign DirectLookupTable_1[6081] = 16'sb0011010101101110;\n  assign DirectLookupTable_1[6082] = 16'sb0011010101101101;\n  assign DirectLookupTable_1[6083] = 16'sb0011010101101100;\n  assign DirectLookupTable_1[6084] = 16'sb0011010101101011;\n  assign DirectLookupTable_1[6085] = 16'sb0011010101101010;\n  assign DirectLookupTable_1[6086] = 16'sb0011010101101001;\n  assign DirectLookupTable_1[6087] = 16'sb0011010101101000;\n  assign DirectLookupTable_1[6088] = 16'sb0011010101100111;\n  assign DirectLookupTable_1[6089] = 16'sb0011010101100111;\n  assign DirectLookupTable_1[6090] = 16'sb0011010101100110;\n  assign DirectLookupTable_1[6091] = 16'sb0011010101100101;\n  assign DirectLookupTable_1[6092] = 16'sb0011010101100100;\n  assign DirectLookupTable_1[6093] = 16'sb0011010101100011;\n  assign DirectLookupTable_1[6094] = 16'sb0011010101100010;\n  assign DirectLookupTable_1[6095] = 16'sb0011010101100001;\n  assign DirectLookupTable_1[6096] = 16'sb0011010101100001;\n  assign DirectLookupTable_1[6097] = 16'sb0011010101100000;\n  assign DirectLookupTable_1[6098] = 16'sb0011010101011111;\n  assign DirectLookupTable_1[6099] = 16'sb0011010101011110;\n  assign DirectLookupTable_1[6100] = 16'sb0011010101011101;\n  assign DirectLookupTable_1[6101] = 16'sb0011010101011100;\n  assign DirectLookupTable_1[6102] = 16'sb0011010101011011;\n  assign DirectLookupTable_1[6103] = 16'sb0011010101011010;\n  assign DirectLookupTable_1[6104] = 16'sb0011010101011010;\n  assign DirectLookupTable_1[6105] = 16'sb0011010101011001;\n  assign DirectLookupTable_1[6106] = 16'sb0011010101011000;\n  assign DirectLookupTable_1[6107] = 16'sb0011010101010111;\n  assign DirectLookupTable_1[6108] = 16'sb0011010101010110;\n  assign DirectLookupTable_1[6109] = 16'sb0011010101010101;\n  assign DirectLookupTable_1[6110] = 16'sb0011010101010100;\n  assign DirectLookupTable_1[6111] = 16'sb0011010101010100;\n  assign DirectLookupTable_1[6112] = 16'sb0011010101010011;\n  assign DirectLookupTable_1[6113] = 16'sb0011010101010010;\n  assign DirectLookupTable_1[6114] = 16'sb0011010101010001;\n  assign DirectLookupTable_1[6115] = 16'sb0011010101010000;\n  assign DirectLookupTable_1[6116] = 16'sb0011010101001111;\n  assign DirectLookupTable_1[6117] = 16'sb0011010101001110;\n  assign DirectLookupTable_1[6118] = 16'sb0011010101001101;\n  assign DirectLookupTable_1[6119] = 16'sb0011010101001101;\n  assign DirectLookupTable_1[6120] = 16'sb0011010101001100;\n  assign DirectLookupTable_1[6121] = 16'sb0011010101001011;\n  assign DirectLookupTable_1[6122] = 16'sb0011010101001010;\n  assign DirectLookupTable_1[6123] = 16'sb0011010101001001;\n  assign DirectLookupTable_1[6124] = 16'sb0011010101001000;\n  assign DirectLookupTable_1[6125] = 16'sb0011010101000111;\n  assign DirectLookupTable_1[6126] = 16'sb0011010101000110;\n  assign DirectLookupTable_1[6127] = 16'sb0011010101000110;\n  assign DirectLookupTable_1[6128] = 16'sb0011010101000101;\n  assign DirectLookupTable_1[6129] = 16'sb0011010101000100;\n  assign DirectLookupTable_1[6130] = 16'sb0011010101000011;\n  assign DirectLookupTable_1[6131] = 16'sb0011010101000010;\n  assign DirectLookupTable_1[6132] = 16'sb0011010101000001;\n  assign DirectLookupTable_1[6133] = 16'sb0011010101000000;\n  assign DirectLookupTable_1[6134] = 16'sb0011010101000000;\n  assign DirectLookupTable_1[6135] = 16'sb0011010100111111;\n  assign DirectLookupTable_1[6136] = 16'sb0011010100111110;\n  assign DirectLookupTable_1[6137] = 16'sb0011010100111101;\n  assign DirectLookupTable_1[6138] = 16'sb0011010100111100;\n  assign DirectLookupTable_1[6139] = 16'sb0011010100111011;\n  assign DirectLookupTable_1[6140] = 16'sb0011010100111010;\n  assign DirectLookupTable_1[6141] = 16'sb0011010100111001;\n  assign DirectLookupTable_1[6142] = 16'sb0011010100111001;\n  assign DirectLookupTable_1[6143] = 16'sb0011010100111000;\n  assign DirectLookupTable_1[6144] = 16'sb0011010100110111;\n  assign DirectLookupTable_1[6145] = 16'sb0011010100110110;\n  assign DirectLookupTable_1[6146] = 16'sb0011010100110101;\n  assign DirectLookupTable_1[6147] = 16'sb0011010100110100;\n  assign DirectLookupTable_1[6148] = 16'sb0011010100110011;\n  assign DirectLookupTable_1[6149] = 16'sb0011010100110010;\n  assign DirectLookupTable_1[6150] = 16'sb0011010100110010;\n  assign DirectLookupTable_1[6151] = 16'sb0011010100110001;\n  assign DirectLookupTable_1[6152] = 16'sb0011010100110000;\n  assign DirectLookupTable_1[6153] = 16'sb0011010100101111;\n  assign DirectLookupTable_1[6154] = 16'sb0011010100101110;\n  assign DirectLookupTable_1[6155] = 16'sb0011010100101101;\n  assign DirectLookupTable_1[6156] = 16'sb0011010100101100;\n  assign DirectLookupTable_1[6157] = 16'sb0011010100101011;\n  assign DirectLookupTable_1[6158] = 16'sb0011010100101011;\n  assign DirectLookupTable_1[6159] = 16'sb0011010100101010;\n  assign DirectLookupTable_1[6160] = 16'sb0011010100101001;\n  assign DirectLookupTable_1[6161] = 16'sb0011010100101000;\n  assign DirectLookupTable_1[6162] = 16'sb0011010100100111;\n  assign DirectLookupTable_1[6163] = 16'sb0011010100100110;\n  assign DirectLookupTable_1[6164] = 16'sb0011010100100101;\n  assign DirectLookupTable_1[6165] = 16'sb0011010100100100;\n  assign DirectLookupTable_1[6166] = 16'sb0011010100100100;\n  assign DirectLookupTable_1[6167] = 16'sb0011010100100011;\n  assign DirectLookupTable_1[6168] = 16'sb0011010100100010;\n  assign DirectLookupTable_1[6169] = 16'sb0011010100100001;\n  assign DirectLookupTable_1[6170] = 16'sb0011010100100000;\n  assign DirectLookupTable_1[6171] = 16'sb0011010100011111;\n  assign DirectLookupTable_1[6172] = 16'sb0011010100011110;\n  assign DirectLookupTable_1[6173] = 16'sb0011010100011101;\n  assign DirectLookupTable_1[6174] = 16'sb0011010100011101;\n  assign DirectLookupTable_1[6175] = 16'sb0011010100011100;\n  assign DirectLookupTable_1[6176] = 16'sb0011010100011011;\n  assign DirectLookupTable_1[6177] = 16'sb0011010100011010;\n  assign DirectLookupTable_1[6178] = 16'sb0011010100011001;\n  assign DirectLookupTable_1[6179] = 16'sb0011010100011000;\n  assign DirectLookupTable_1[6180] = 16'sb0011010100010111;\n  assign DirectLookupTable_1[6181] = 16'sb0011010100010110;\n  assign DirectLookupTable_1[6182] = 16'sb0011010100010110;\n  assign DirectLookupTable_1[6183] = 16'sb0011010100010101;\n  assign DirectLookupTable_1[6184] = 16'sb0011010100010100;\n  assign DirectLookupTable_1[6185] = 16'sb0011010100010011;\n  assign DirectLookupTable_1[6186] = 16'sb0011010100010010;\n  assign DirectLookupTable_1[6187] = 16'sb0011010100010001;\n  assign DirectLookupTable_1[6188] = 16'sb0011010100010000;\n  assign DirectLookupTable_1[6189] = 16'sb0011010100001111;\n  assign DirectLookupTable_1[6190] = 16'sb0011010100001111;\n  assign DirectLookupTable_1[6191] = 16'sb0011010100001110;\n  assign DirectLookupTable_1[6192] = 16'sb0011010100001101;\n  assign DirectLookupTable_1[6193] = 16'sb0011010100001100;\n  assign DirectLookupTable_1[6194] = 16'sb0011010100001011;\n  assign DirectLookupTable_1[6195] = 16'sb0011010100001010;\n  assign DirectLookupTable_1[6196] = 16'sb0011010100001001;\n  assign DirectLookupTable_1[6197] = 16'sb0011010100001000;\n  assign DirectLookupTable_1[6198] = 16'sb0011010100000111;\n  assign DirectLookupTable_1[6199] = 16'sb0011010100000111;\n  assign DirectLookupTable_1[6200] = 16'sb0011010100000110;\n  assign DirectLookupTable_1[6201] = 16'sb0011010100000101;\n  assign DirectLookupTable_1[6202] = 16'sb0011010100000100;\n  assign DirectLookupTable_1[6203] = 16'sb0011010100000011;\n  assign DirectLookupTable_1[6204] = 16'sb0011010100000010;\n  assign DirectLookupTable_1[6205] = 16'sb0011010100000001;\n  assign DirectLookupTable_1[6206] = 16'sb0011010100000000;\n  assign DirectLookupTable_1[6207] = 16'sb0011010100000000;\n  assign DirectLookupTable_1[6208] = 16'sb0011010011111111;\n  assign DirectLookupTable_1[6209] = 16'sb0011010011111110;\n  assign DirectLookupTable_1[6210] = 16'sb0011010011111101;\n  assign DirectLookupTable_1[6211] = 16'sb0011010011111100;\n  assign DirectLookupTable_1[6212] = 16'sb0011010011111011;\n  assign DirectLookupTable_1[6213] = 16'sb0011010011111010;\n  assign DirectLookupTable_1[6214] = 16'sb0011010011111001;\n  assign DirectLookupTable_1[6215] = 16'sb0011010011111001;\n  assign DirectLookupTable_1[6216] = 16'sb0011010011111000;\n  assign DirectLookupTable_1[6217] = 16'sb0011010011110111;\n  assign DirectLookupTable_1[6218] = 16'sb0011010011110110;\n  assign DirectLookupTable_1[6219] = 16'sb0011010011110101;\n  assign DirectLookupTable_1[6220] = 16'sb0011010011110100;\n  assign DirectLookupTable_1[6221] = 16'sb0011010011110011;\n  assign DirectLookupTable_1[6222] = 16'sb0011010011110010;\n  assign DirectLookupTable_1[6223] = 16'sb0011010011110001;\n  assign DirectLookupTable_1[6224] = 16'sb0011010011110001;\n  assign DirectLookupTable_1[6225] = 16'sb0011010011110000;\n  assign DirectLookupTable_1[6226] = 16'sb0011010011101111;\n  assign DirectLookupTable_1[6227] = 16'sb0011010011101110;\n  assign DirectLookupTable_1[6228] = 16'sb0011010011101101;\n  assign DirectLookupTable_1[6229] = 16'sb0011010011101100;\n  assign DirectLookupTable_1[6230] = 16'sb0011010011101011;\n  assign DirectLookupTable_1[6231] = 16'sb0011010011101010;\n  assign DirectLookupTable_1[6232] = 16'sb0011010011101010;\n  assign DirectLookupTable_1[6233] = 16'sb0011010011101001;\n  assign DirectLookupTable_1[6234] = 16'sb0011010011101000;\n  assign DirectLookupTable_1[6235] = 16'sb0011010011100111;\n  assign DirectLookupTable_1[6236] = 16'sb0011010011100110;\n  assign DirectLookupTable_1[6237] = 16'sb0011010011100101;\n  assign DirectLookupTable_1[6238] = 16'sb0011010011100100;\n  assign DirectLookupTable_1[6239] = 16'sb0011010011100011;\n  assign DirectLookupTable_1[6240] = 16'sb0011010011100010;\n  assign DirectLookupTable_1[6241] = 16'sb0011010011100010;\n  assign DirectLookupTable_1[6242] = 16'sb0011010011100001;\n  assign DirectLookupTable_1[6243] = 16'sb0011010011100000;\n  assign DirectLookupTable_1[6244] = 16'sb0011010011011111;\n  assign DirectLookupTable_1[6245] = 16'sb0011010011011110;\n  assign DirectLookupTable_1[6246] = 16'sb0011010011011101;\n  assign DirectLookupTable_1[6247] = 16'sb0011010011011100;\n  assign DirectLookupTable_1[6248] = 16'sb0011010011011011;\n  assign DirectLookupTable_1[6249] = 16'sb0011010011011010;\n  assign DirectLookupTable_1[6250] = 16'sb0011010011011010;\n  assign DirectLookupTable_1[6251] = 16'sb0011010011011001;\n  assign DirectLookupTable_1[6252] = 16'sb0011010011011000;\n  assign DirectLookupTable_1[6253] = 16'sb0011010011010111;\n  assign DirectLookupTable_1[6254] = 16'sb0011010011010110;\n  assign DirectLookupTable_1[6255] = 16'sb0011010011010101;\n  assign DirectLookupTable_1[6256] = 16'sb0011010011010100;\n  assign DirectLookupTable_1[6257] = 16'sb0011010011010011;\n  assign DirectLookupTable_1[6258] = 16'sb0011010011010011;\n  assign DirectLookupTable_1[6259] = 16'sb0011010011010010;\n  assign DirectLookupTable_1[6260] = 16'sb0011010011010001;\n  assign DirectLookupTable_1[6261] = 16'sb0011010011010000;\n  assign DirectLookupTable_1[6262] = 16'sb0011010011001111;\n  assign DirectLookupTable_1[6263] = 16'sb0011010011001110;\n  assign DirectLookupTable_1[6264] = 16'sb0011010011001101;\n  assign DirectLookupTable_1[6265] = 16'sb0011010011001100;\n  assign DirectLookupTable_1[6266] = 16'sb0011010011001011;\n  assign DirectLookupTable_1[6267] = 16'sb0011010011001011;\n  assign DirectLookupTable_1[6268] = 16'sb0011010011001010;\n  assign DirectLookupTable_1[6269] = 16'sb0011010011001001;\n  assign DirectLookupTable_1[6270] = 16'sb0011010011001000;\n  assign DirectLookupTable_1[6271] = 16'sb0011010011000111;\n  assign DirectLookupTable_1[6272] = 16'sb0011010011000110;\n  assign DirectLookupTable_1[6273] = 16'sb0011010011000101;\n  assign DirectLookupTable_1[6274] = 16'sb0011010011000100;\n  assign DirectLookupTable_1[6275] = 16'sb0011010011000011;\n  assign DirectLookupTable_1[6276] = 16'sb0011010011000011;\n  assign DirectLookupTable_1[6277] = 16'sb0011010011000010;\n  assign DirectLookupTable_1[6278] = 16'sb0011010011000001;\n  assign DirectLookupTable_1[6279] = 16'sb0011010011000000;\n  assign DirectLookupTable_1[6280] = 16'sb0011010010111111;\n  assign DirectLookupTable_1[6281] = 16'sb0011010010111110;\n  assign DirectLookupTable_1[6282] = 16'sb0011010010111101;\n  assign DirectLookupTable_1[6283] = 16'sb0011010010111100;\n  assign DirectLookupTable_1[6284] = 16'sb0011010010111011;\n  assign DirectLookupTable_1[6285] = 16'sb0011010010111011;\n  assign DirectLookupTable_1[6286] = 16'sb0011010010111010;\n  assign DirectLookupTable_1[6287] = 16'sb0011010010111001;\n  assign DirectLookupTable_1[6288] = 16'sb0011010010111000;\n  assign DirectLookupTable_1[6289] = 16'sb0011010010110111;\n  assign DirectLookupTable_1[6290] = 16'sb0011010010110110;\n  assign DirectLookupTable_1[6291] = 16'sb0011010010110101;\n  assign DirectLookupTable_1[6292] = 16'sb0011010010110100;\n  assign DirectLookupTable_1[6293] = 16'sb0011010010110011;\n  assign DirectLookupTable_1[6294] = 16'sb0011010010110010;\n  assign DirectLookupTable_1[6295] = 16'sb0011010010110010;\n  assign DirectLookupTable_1[6296] = 16'sb0011010010110001;\n  assign DirectLookupTable_1[6297] = 16'sb0011010010110000;\n  assign DirectLookupTable_1[6298] = 16'sb0011010010101111;\n  assign DirectLookupTable_1[6299] = 16'sb0011010010101110;\n  assign DirectLookupTable_1[6300] = 16'sb0011010010101101;\n  assign DirectLookupTable_1[6301] = 16'sb0011010010101100;\n  assign DirectLookupTable_1[6302] = 16'sb0011010010101011;\n  assign DirectLookupTable_1[6303] = 16'sb0011010010101010;\n  assign DirectLookupTable_1[6304] = 16'sb0011010010101010;\n  assign DirectLookupTable_1[6305] = 16'sb0011010010101001;\n  assign DirectLookupTable_1[6306] = 16'sb0011010010101000;\n  assign DirectLookupTable_1[6307] = 16'sb0011010010100111;\n  assign DirectLookupTable_1[6308] = 16'sb0011010010100110;\n  assign DirectLookupTable_1[6309] = 16'sb0011010010100101;\n  assign DirectLookupTable_1[6310] = 16'sb0011010010100100;\n  assign DirectLookupTable_1[6311] = 16'sb0011010010100011;\n  assign DirectLookupTable_1[6312] = 16'sb0011010010100010;\n  assign DirectLookupTable_1[6313] = 16'sb0011010010100010;\n  assign DirectLookupTable_1[6314] = 16'sb0011010010100001;\n  assign DirectLookupTable_1[6315] = 16'sb0011010010100000;\n  assign DirectLookupTable_1[6316] = 16'sb0011010010011111;\n  assign DirectLookupTable_1[6317] = 16'sb0011010010011110;\n  assign DirectLookupTable_1[6318] = 16'sb0011010010011101;\n  assign DirectLookupTable_1[6319] = 16'sb0011010010011100;\n  assign DirectLookupTable_1[6320] = 16'sb0011010010011011;\n  assign DirectLookupTable_1[6321] = 16'sb0011010010011010;\n  assign DirectLookupTable_1[6322] = 16'sb0011010010011001;\n  assign DirectLookupTable_1[6323] = 16'sb0011010010011001;\n  assign DirectLookupTable_1[6324] = 16'sb0011010010011000;\n  assign DirectLookupTable_1[6325] = 16'sb0011010010010111;\n  assign DirectLookupTable_1[6326] = 16'sb0011010010010110;\n  assign DirectLookupTable_1[6327] = 16'sb0011010010010101;\n  assign DirectLookupTable_1[6328] = 16'sb0011010010010100;\n  assign DirectLookupTable_1[6329] = 16'sb0011010010010011;\n  assign DirectLookupTable_1[6330] = 16'sb0011010010010010;\n  assign DirectLookupTable_1[6331] = 16'sb0011010010010001;\n  assign DirectLookupTable_1[6332] = 16'sb0011010010010001;\n  assign DirectLookupTable_1[6333] = 16'sb0011010010010000;\n  assign DirectLookupTable_1[6334] = 16'sb0011010010001111;\n  assign DirectLookupTable_1[6335] = 16'sb0011010010001110;\n  assign DirectLookupTable_1[6336] = 16'sb0011010010001101;\n  assign DirectLookupTable_1[6337] = 16'sb0011010010001100;\n  assign DirectLookupTable_1[6338] = 16'sb0011010010001011;\n  assign DirectLookupTable_1[6339] = 16'sb0011010010001010;\n  assign DirectLookupTable_1[6340] = 16'sb0011010010001001;\n  assign DirectLookupTable_1[6341] = 16'sb0011010010001000;\n  assign DirectLookupTable_1[6342] = 16'sb0011010010001000;\n  assign DirectLookupTable_1[6343] = 16'sb0011010010000111;\n  assign DirectLookupTable_1[6344] = 16'sb0011010010000110;\n  assign DirectLookupTable_1[6345] = 16'sb0011010010000101;\n  assign DirectLookupTable_1[6346] = 16'sb0011010010000100;\n  assign DirectLookupTable_1[6347] = 16'sb0011010010000011;\n  assign DirectLookupTable_1[6348] = 16'sb0011010010000010;\n  assign DirectLookupTable_1[6349] = 16'sb0011010010000001;\n  assign DirectLookupTable_1[6350] = 16'sb0011010010000000;\n  assign DirectLookupTable_1[6351] = 16'sb0011010001111111;\n  assign DirectLookupTable_1[6352] = 16'sb0011010001111111;\n  assign DirectLookupTable_1[6353] = 16'sb0011010001111110;\n  assign DirectLookupTable_1[6354] = 16'sb0011010001111101;\n  assign DirectLookupTable_1[6355] = 16'sb0011010001111100;\n  assign DirectLookupTable_1[6356] = 16'sb0011010001111011;\n  assign DirectLookupTable_1[6357] = 16'sb0011010001111010;\n  assign DirectLookupTable_1[6358] = 16'sb0011010001111001;\n  assign DirectLookupTable_1[6359] = 16'sb0011010001111000;\n  assign DirectLookupTable_1[6360] = 16'sb0011010001110111;\n  assign DirectLookupTable_1[6361] = 16'sb0011010001110110;\n  assign DirectLookupTable_1[6362] = 16'sb0011010001110110;\n  assign DirectLookupTable_1[6363] = 16'sb0011010001110101;\n  assign DirectLookupTable_1[6364] = 16'sb0011010001110100;\n  assign DirectLookupTable_1[6365] = 16'sb0011010001110011;\n  assign DirectLookupTable_1[6366] = 16'sb0011010001110010;\n  assign DirectLookupTable_1[6367] = 16'sb0011010001110001;\n  assign DirectLookupTable_1[6368] = 16'sb0011010001110000;\n  assign DirectLookupTable_1[6369] = 16'sb0011010001101111;\n  assign DirectLookupTable_1[6370] = 16'sb0011010001101110;\n  assign DirectLookupTable_1[6371] = 16'sb0011010001101101;\n  assign DirectLookupTable_1[6372] = 16'sb0011010001101101;\n  assign DirectLookupTable_1[6373] = 16'sb0011010001101100;\n  assign DirectLookupTable_1[6374] = 16'sb0011010001101011;\n  assign DirectLookupTable_1[6375] = 16'sb0011010001101010;\n  assign DirectLookupTable_1[6376] = 16'sb0011010001101001;\n  assign DirectLookupTable_1[6377] = 16'sb0011010001101000;\n  assign DirectLookupTable_1[6378] = 16'sb0011010001100111;\n  assign DirectLookupTable_1[6379] = 16'sb0011010001100110;\n  assign DirectLookupTable_1[6380] = 16'sb0011010001100101;\n  assign DirectLookupTable_1[6381] = 16'sb0011010001100100;\n  assign DirectLookupTable_1[6382] = 16'sb0011010001100100;\n  assign DirectLookupTable_1[6383] = 16'sb0011010001100011;\n  assign DirectLookupTable_1[6384] = 16'sb0011010001100010;\n  assign DirectLookupTable_1[6385] = 16'sb0011010001100001;\n  assign DirectLookupTable_1[6386] = 16'sb0011010001100000;\n  assign DirectLookupTable_1[6387] = 16'sb0011010001011111;\n  assign DirectLookupTable_1[6388] = 16'sb0011010001011110;\n  assign DirectLookupTable_1[6389] = 16'sb0011010001011101;\n  assign DirectLookupTable_1[6390] = 16'sb0011010001011100;\n  assign DirectLookupTable_1[6391] = 16'sb0011010001011011;\n  assign DirectLookupTable_1[6392] = 16'sb0011010001011011;\n  assign DirectLookupTable_1[6393] = 16'sb0011010001011010;\n  assign DirectLookupTable_1[6394] = 16'sb0011010001011001;\n  assign DirectLookupTable_1[6395] = 16'sb0011010001011000;\n  assign DirectLookupTable_1[6396] = 16'sb0011010001010111;\n  assign DirectLookupTable_1[6397] = 16'sb0011010001010110;\n  assign DirectLookupTable_1[6398] = 16'sb0011010001010101;\n  assign DirectLookupTable_1[6399] = 16'sb0011010001010100;\n  assign DirectLookupTable_1[6400] = 16'sb0011010001010011;\n  assign DirectLookupTable_1[6401] = 16'sb0011010001010010;\n  assign DirectLookupTable_1[6402] = 16'sb0011010001010010;\n  assign DirectLookupTable_1[6403] = 16'sb0011010001010001;\n  assign DirectLookupTable_1[6404] = 16'sb0011010001010000;\n  assign DirectLookupTable_1[6405] = 16'sb0011010001001111;\n  assign DirectLookupTable_1[6406] = 16'sb0011010001001110;\n  assign DirectLookupTable_1[6407] = 16'sb0011010001001101;\n  assign DirectLookupTable_1[6408] = 16'sb0011010001001100;\n  assign DirectLookupTable_1[6409] = 16'sb0011010001001011;\n  assign DirectLookupTable_1[6410] = 16'sb0011010001001010;\n  assign DirectLookupTable_1[6411] = 16'sb0011010001001001;\n  assign DirectLookupTable_1[6412] = 16'sb0011010001001000;\n  assign DirectLookupTable_1[6413] = 16'sb0011010001001000;\n  assign DirectLookupTable_1[6414] = 16'sb0011010001000111;\n  assign DirectLookupTable_1[6415] = 16'sb0011010001000110;\n  assign DirectLookupTable_1[6416] = 16'sb0011010001000101;\n  assign DirectLookupTable_1[6417] = 16'sb0011010001000100;\n  assign DirectLookupTable_1[6418] = 16'sb0011010001000011;\n  assign DirectLookupTable_1[6419] = 16'sb0011010001000010;\n  assign DirectLookupTable_1[6420] = 16'sb0011010001000001;\n  assign DirectLookupTable_1[6421] = 16'sb0011010001000000;\n  assign DirectLookupTable_1[6422] = 16'sb0011010000111111;\n  assign DirectLookupTable_1[6423] = 16'sb0011010000111110;\n  assign DirectLookupTable_1[6424] = 16'sb0011010000111110;\n  assign DirectLookupTable_1[6425] = 16'sb0011010000111101;\n  assign DirectLookupTable_1[6426] = 16'sb0011010000111100;\n  assign DirectLookupTable_1[6427] = 16'sb0011010000111011;\n  assign DirectLookupTable_1[6428] = 16'sb0011010000111010;\n  assign DirectLookupTable_1[6429] = 16'sb0011010000111001;\n  assign DirectLookupTable_1[6430] = 16'sb0011010000111000;\n  assign DirectLookupTable_1[6431] = 16'sb0011010000110111;\n  assign DirectLookupTable_1[6432] = 16'sb0011010000110110;\n  assign DirectLookupTable_1[6433] = 16'sb0011010000110101;\n  assign DirectLookupTable_1[6434] = 16'sb0011010000110100;\n  assign DirectLookupTable_1[6435] = 16'sb0011010000110100;\n  assign DirectLookupTable_1[6436] = 16'sb0011010000110011;\n  assign DirectLookupTable_1[6437] = 16'sb0011010000110010;\n  assign DirectLookupTable_1[6438] = 16'sb0011010000110001;\n  assign DirectLookupTable_1[6439] = 16'sb0011010000110000;\n  assign DirectLookupTable_1[6440] = 16'sb0011010000101111;\n  assign DirectLookupTable_1[6441] = 16'sb0011010000101110;\n  assign DirectLookupTable_1[6442] = 16'sb0011010000101101;\n  assign DirectLookupTable_1[6443] = 16'sb0011010000101100;\n  assign DirectLookupTable_1[6444] = 16'sb0011010000101011;\n  assign DirectLookupTable_1[6445] = 16'sb0011010000101010;\n  assign DirectLookupTable_1[6446] = 16'sb0011010000101010;\n  assign DirectLookupTable_1[6447] = 16'sb0011010000101001;\n  assign DirectLookupTable_1[6448] = 16'sb0011010000101000;\n  assign DirectLookupTable_1[6449] = 16'sb0011010000100111;\n  assign DirectLookupTable_1[6450] = 16'sb0011010000100110;\n  assign DirectLookupTable_1[6451] = 16'sb0011010000100101;\n  assign DirectLookupTable_1[6452] = 16'sb0011010000100100;\n  assign DirectLookupTable_1[6453] = 16'sb0011010000100011;\n  assign DirectLookupTable_1[6454] = 16'sb0011010000100010;\n  assign DirectLookupTable_1[6455] = 16'sb0011010000100001;\n  assign DirectLookupTable_1[6456] = 16'sb0011010000100000;\n  assign DirectLookupTable_1[6457] = 16'sb0011010000100000;\n  assign DirectLookupTable_1[6458] = 16'sb0011010000011111;\n  assign DirectLookupTable_1[6459] = 16'sb0011010000011110;\n  assign DirectLookupTable_1[6460] = 16'sb0011010000011101;\n  assign DirectLookupTable_1[6461] = 16'sb0011010000011100;\n  assign DirectLookupTable_1[6462] = 16'sb0011010000011011;\n  assign DirectLookupTable_1[6463] = 16'sb0011010000011010;\n  assign DirectLookupTable_1[6464] = 16'sb0011010000011001;\n  assign DirectLookupTable_1[6465] = 16'sb0011010000011000;\n  assign DirectLookupTable_1[6466] = 16'sb0011010000010111;\n  assign DirectLookupTable_1[6467] = 16'sb0011010000010110;\n  assign DirectLookupTable_1[6468] = 16'sb0011010000010110;\n  assign DirectLookupTable_1[6469] = 16'sb0011010000010101;\n  assign DirectLookupTable_1[6470] = 16'sb0011010000010100;\n  assign DirectLookupTable_1[6471] = 16'sb0011010000010011;\n  assign DirectLookupTable_1[6472] = 16'sb0011010000010010;\n  assign DirectLookupTable_1[6473] = 16'sb0011010000010001;\n  assign DirectLookupTable_1[6474] = 16'sb0011010000010000;\n  assign DirectLookupTable_1[6475] = 16'sb0011010000001111;\n  assign DirectLookupTable_1[6476] = 16'sb0011010000001110;\n  assign DirectLookupTable_1[6477] = 16'sb0011010000001101;\n  assign DirectLookupTable_1[6478] = 16'sb0011010000001100;\n  assign DirectLookupTable_1[6479] = 16'sb0011010000001011;\n  assign DirectLookupTable_1[6480] = 16'sb0011010000001011;\n  assign DirectLookupTable_1[6481] = 16'sb0011010000001010;\n  assign DirectLookupTable_1[6482] = 16'sb0011010000001001;\n  assign DirectLookupTable_1[6483] = 16'sb0011010000001000;\n  assign DirectLookupTable_1[6484] = 16'sb0011010000000111;\n  assign DirectLookupTable_1[6485] = 16'sb0011010000000110;\n  assign DirectLookupTable_1[6486] = 16'sb0011010000000101;\n  assign DirectLookupTable_1[6487] = 16'sb0011010000000100;\n  assign DirectLookupTable_1[6488] = 16'sb0011010000000011;\n  assign DirectLookupTable_1[6489] = 16'sb0011010000000010;\n  assign DirectLookupTable_1[6490] = 16'sb0011010000000001;\n  assign DirectLookupTable_1[6491] = 16'sb0011010000000000;\n  assign DirectLookupTable_1[6492] = 16'sb0011010000000000;\n  assign DirectLookupTable_1[6493] = 16'sb0011001111111111;\n  assign DirectLookupTable_1[6494] = 16'sb0011001111111110;\n  assign DirectLookupTable_1[6495] = 16'sb0011001111111101;\n  assign DirectLookupTable_1[6496] = 16'sb0011001111111100;\n  assign DirectLookupTable_1[6497] = 16'sb0011001111111011;\n  assign DirectLookupTable_1[6498] = 16'sb0011001111111010;\n  assign DirectLookupTable_1[6499] = 16'sb0011001111111001;\n  assign DirectLookupTable_1[6500] = 16'sb0011001111111000;\n  assign DirectLookupTable_1[6501] = 16'sb0011001111110111;\n  assign DirectLookupTable_1[6502] = 16'sb0011001111110110;\n  assign DirectLookupTable_1[6503] = 16'sb0011001111110101;\n  assign DirectLookupTable_1[6504] = 16'sb0011001111110101;\n  assign DirectLookupTable_1[6505] = 16'sb0011001111110100;\n  assign DirectLookupTable_1[6506] = 16'sb0011001111110011;\n  assign DirectLookupTable_1[6507] = 16'sb0011001111110010;\n  assign DirectLookupTable_1[6508] = 16'sb0011001111110001;\n  assign DirectLookupTable_1[6509] = 16'sb0011001111110000;\n  assign DirectLookupTable_1[6510] = 16'sb0011001111101111;\n  assign DirectLookupTable_1[6511] = 16'sb0011001111101110;\n  assign DirectLookupTable_1[6512] = 16'sb0011001111101101;\n  assign DirectLookupTable_1[6513] = 16'sb0011001111101100;\n  assign DirectLookupTable_1[6514] = 16'sb0011001111101011;\n  assign DirectLookupTable_1[6515] = 16'sb0011001111101010;\n  assign DirectLookupTable_1[6516] = 16'sb0011001111101010;\n  assign DirectLookupTable_1[6517] = 16'sb0011001111101001;\n  assign DirectLookupTable_1[6518] = 16'sb0011001111101000;\n  assign DirectLookupTable_1[6519] = 16'sb0011001111100111;\n  assign DirectLookupTable_1[6520] = 16'sb0011001111100110;\n  assign DirectLookupTable_1[6521] = 16'sb0011001111100101;\n  assign DirectLookupTable_1[6522] = 16'sb0011001111100100;\n  assign DirectLookupTable_1[6523] = 16'sb0011001111100011;\n  assign DirectLookupTable_1[6524] = 16'sb0011001111100010;\n  assign DirectLookupTable_1[6525] = 16'sb0011001111100001;\n  assign DirectLookupTable_1[6526] = 16'sb0011001111100000;\n  assign DirectLookupTable_1[6527] = 16'sb0011001111011111;\n  assign DirectLookupTable_1[6528] = 16'sb0011001111011111;\n  assign DirectLookupTable_1[6529] = 16'sb0011001111011110;\n  assign DirectLookupTable_1[6530] = 16'sb0011001111011101;\n  assign DirectLookupTable_1[6531] = 16'sb0011001111011100;\n  assign DirectLookupTable_1[6532] = 16'sb0011001111011011;\n  assign DirectLookupTable_1[6533] = 16'sb0011001111011010;\n  assign DirectLookupTable_1[6534] = 16'sb0011001111011001;\n  assign DirectLookupTable_1[6535] = 16'sb0011001111011000;\n  assign DirectLookupTable_1[6536] = 16'sb0011001111010111;\n  assign DirectLookupTable_1[6537] = 16'sb0011001111010110;\n  assign DirectLookupTable_1[6538] = 16'sb0011001111010101;\n  assign DirectLookupTable_1[6539] = 16'sb0011001111010100;\n  assign DirectLookupTable_1[6540] = 16'sb0011001111010011;\n  assign DirectLookupTable_1[6541] = 16'sb0011001111010011;\n  assign DirectLookupTable_1[6542] = 16'sb0011001111010010;\n  assign DirectLookupTable_1[6543] = 16'sb0011001111010001;\n  assign DirectLookupTable_1[6544] = 16'sb0011001111010000;\n  assign DirectLookupTable_1[6545] = 16'sb0011001111001111;\n  assign DirectLookupTable_1[6546] = 16'sb0011001111001110;\n  assign DirectLookupTable_1[6547] = 16'sb0011001111001101;\n  assign DirectLookupTable_1[6548] = 16'sb0011001111001100;\n  assign DirectLookupTable_1[6549] = 16'sb0011001111001011;\n  assign DirectLookupTable_1[6550] = 16'sb0011001111001010;\n  assign DirectLookupTable_1[6551] = 16'sb0011001111001001;\n  assign DirectLookupTable_1[6552] = 16'sb0011001111001000;\n  assign DirectLookupTable_1[6553] = 16'sb0011001111000111;\n  assign DirectLookupTable_1[6554] = 16'sb0011001111000111;\n  assign DirectLookupTable_1[6555] = 16'sb0011001111000110;\n  assign DirectLookupTable_1[6556] = 16'sb0011001111000101;\n  assign DirectLookupTable_1[6557] = 16'sb0011001111000100;\n  assign DirectLookupTable_1[6558] = 16'sb0011001111000011;\n  assign DirectLookupTable_1[6559] = 16'sb0011001111000010;\n  assign DirectLookupTable_1[6560] = 16'sb0011001111000001;\n  assign DirectLookupTable_1[6561] = 16'sb0011001111000000;\n  assign DirectLookupTable_1[6562] = 16'sb0011001110111111;\n  assign DirectLookupTable_1[6563] = 16'sb0011001110111110;\n  assign DirectLookupTable_1[6564] = 16'sb0011001110111101;\n  assign DirectLookupTable_1[6565] = 16'sb0011001110111100;\n  assign DirectLookupTable_1[6566] = 16'sb0011001110111011;\n  assign DirectLookupTable_1[6567] = 16'sb0011001110111011;\n  assign DirectLookupTable_1[6568] = 16'sb0011001110111010;\n  assign DirectLookupTable_1[6569] = 16'sb0011001110111001;\n  assign DirectLookupTable_1[6570] = 16'sb0011001110111000;\n  assign DirectLookupTable_1[6571] = 16'sb0011001110110111;\n  assign DirectLookupTable_1[6572] = 16'sb0011001110110110;\n  assign DirectLookupTable_1[6573] = 16'sb0011001110110101;\n  assign DirectLookupTable_1[6574] = 16'sb0011001110110100;\n  assign DirectLookupTable_1[6575] = 16'sb0011001110110011;\n  assign DirectLookupTable_1[6576] = 16'sb0011001110110010;\n  assign DirectLookupTable_1[6577] = 16'sb0011001110110001;\n  assign DirectLookupTable_1[6578] = 16'sb0011001110110000;\n  assign DirectLookupTable_1[6579] = 16'sb0011001110101111;\n  assign DirectLookupTable_1[6580] = 16'sb0011001110101111;\n  assign DirectLookupTable_1[6581] = 16'sb0011001110101110;\n  assign DirectLookupTable_1[6582] = 16'sb0011001110101101;\n  assign DirectLookupTable_1[6583] = 16'sb0011001110101100;\n  assign DirectLookupTable_1[6584] = 16'sb0011001110101011;\n  assign DirectLookupTable_1[6585] = 16'sb0011001110101010;\n  assign DirectLookupTable_1[6586] = 16'sb0011001110101001;\n  assign DirectLookupTable_1[6587] = 16'sb0011001110101000;\n  assign DirectLookupTable_1[6588] = 16'sb0011001110100111;\n  assign DirectLookupTable_1[6589] = 16'sb0011001110100110;\n  assign DirectLookupTable_1[6590] = 16'sb0011001110100101;\n  assign DirectLookupTable_1[6591] = 16'sb0011001110100100;\n  assign DirectLookupTable_1[6592] = 16'sb0011001110100011;\n  assign DirectLookupTable_1[6593] = 16'sb0011001110100010;\n  assign DirectLookupTable_1[6594] = 16'sb0011001110100010;\n  assign DirectLookupTable_1[6595] = 16'sb0011001110100001;\n  assign DirectLookupTable_1[6596] = 16'sb0011001110100000;\n  assign DirectLookupTable_1[6597] = 16'sb0011001110011111;\n  assign DirectLookupTable_1[6598] = 16'sb0011001110011110;\n  assign DirectLookupTable_1[6599] = 16'sb0011001110011101;\n  assign DirectLookupTable_1[6600] = 16'sb0011001110011100;\n  assign DirectLookupTable_1[6601] = 16'sb0011001110011011;\n  assign DirectLookupTable_1[6602] = 16'sb0011001110011010;\n  assign DirectLookupTable_1[6603] = 16'sb0011001110011001;\n  assign DirectLookupTable_1[6604] = 16'sb0011001110011000;\n  assign DirectLookupTable_1[6605] = 16'sb0011001110010111;\n  assign DirectLookupTable_1[6606] = 16'sb0011001110010110;\n  assign DirectLookupTable_1[6607] = 16'sb0011001110010101;\n  assign DirectLookupTable_1[6608] = 16'sb0011001110010101;\n  assign DirectLookupTable_1[6609] = 16'sb0011001110010100;\n  assign DirectLookupTable_1[6610] = 16'sb0011001110010011;\n  assign DirectLookupTable_1[6611] = 16'sb0011001110010010;\n  assign DirectLookupTable_1[6612] = 16'sb0011001110010001;\n  assign DirectLookupTable_1[6613] = 16'sb0011001110010000;\n  assign DirectLookupTable_1[6614] = 16'sb0011001110001111;\n  assign DirectLookupTable_1[6615] = 16'sb0011001110001110;\n  assign DirectLookupTable_1[6616] = 16'sb0011001110001101;\n  assign DirectLookupTable_1[6617] = 16'sb0011001110001100;\n  assign DirectLookupTable_1[6618] = 16'sb0011001110001011;\n  assign DirectLookupTable_1[6619] = 16'sb0011001110001010;\n  assign DirectLookupTable_1[6620] = 16'sb0011001110001001;\n  assign DirectLookupTable_1[6621] = 16'sb0011001110001000;\n  assign DirectLookupTable_1[6622] = 16'sb0011001110000111;\n  assign DirectLookupTable_1[6623] = 16'sb0011001110000111;\n  assign DirectLookupTable_1[6624] = 16'sb0011001110000110;\n  assign DirectLookupTable_1[6625] = 16'sb0011001110000101;\n  assign DirectLookupTable_1[6626] = 16'sb0011001110000100;\n  assign DirectLookupTable_1[6627] = 16'sb0011001110000011;\n  assign DirectLookupTable_1[6628] = 16'sb0011001110000010;\n  assign DirectLookupTable_1[6629] = 16'sb0011001110000001;\n  assign DirectLookupTable_1[6630] = 16'sb0011001110000000;\n  assign DirectLookupTable_1[6631] = 16'sb0011001101111111;\n  assign DirectLookupTable_1[6632] = 16'sb0011001101111110;\n  assign DirectLookupTable_1[6633] = 16'sb0011001101111101;\n  assign DirectLookupTable_1[6634] = 16'sb0011001101111100;\n  assign DirectLookupTable_1[6635] = 16'sb0011001101111011;\n  assign DirectLookupTable_1[6636] = 16'sb0011001101111010;\n  assign DirectLookupTable_1[6637] = 16'sb0011001101111010;\n  assign DirectLookupTable_1[6638] = 16'sb0011001101111001;\n  assign DirectLookupTable_1[6639] = 16'sb0011001101111000;\n  assign DirectLookupTable_1[6640] = 16'sb0011001101110111;\n  assign DirectLookupTable_1[6641] = 16'sb0011001101110110;\n  assign DirectLookupTable_1[6642] = 16'sb0011001101110101;\n  assign DirectLookupTable_1[6643] = 16'sb0011001101110100;\n  assign DirectLookupTable_1[6644] = 16'sb0011001101110011;\n  assign DirectLookupTable_1[6645] = 16'sb0011001101110010;\n  assign DirectLookupTable_1[6646] = 16'sb0011001101110001;\n  assign DirectLookupTable_1[6647] = 16'sb0011001101110000;\n  assign DirectLookupTable_1[6648] = 16'sb0011001101101111;\n  assign DirectLookupTable_1[6649] = 16'sb0011001101101110;\n  assign DirectLookupTable_1[6650] = 16'sb0011001101101101;\n  assign DirectLookupTable_1[6651] = 16'sb0011001101101100;\n  assign DirectLookupTable_1[6652] = 16'sb0011001101101011;\n  assign DirectLookupTable_1[6653] = 16'sb0011001101101011;\n  assign DirectLookupTable_1[6654] = 16'sb0011001101101010;\n  assign DirectLookupTable_1[6655] = 16'sb0011001101101001;\n  assign DirectLookupTable_1[6656] = 16'sb0011001101101000;\n  assign DirectLookupTable_1[6657] = 16'sb0011001101100111;\n  assign DirectLookupTable_1[6658] = 16'sb0011001101100110;\n  assign DirectLookupTable_1[6659] = 16'sb0011001101100101;\n  assign DirectLookupTable_1[6660] = 16'sb0011001101100100;\n  assign DirectLookupTable_1[6661] = 16'sb0011001101100011;\n  assign DirectLookupTable_1[6662] = 16'sb0011001101100010;\n  assign DirectLookupTable_1[6663] = 16'sb0011001101100001;\n  assign DirectLookupTable_1[6664] = 16'sb0011001101100000;\n  assign DirectLookupTable_1[6665] = 16'sb0011001101011111;\n  assign DirectLookupTable_1[6666] = 16'sb0011001101011110;\n  assign DirectLookupTable_1[6667] = 16'sb0011001101011101;\n  assign DirectLookupTable_1[6668] = 16'sb0011001101011101;\n  assign DirectLookupTable_1[6669] = 16'sb0011001101011100;\n  assign DirectLookupTable_1[6670] = 16'sb0011001101011011;\n  assign DirectLookupTable_1[6671] = 16'sb0011001101011010;\n  assign DirectLookupTable_1[6672] = 16'sb0011001101011001;\n  assign DirectLookupTable_1[6673] = 16'sb0011001101011000;\n  assign DirectLookupTable_1[6674] = 16'sb0011001101010111;\n  assign DirectLookupTable_1[6675] = 16'sb0011001101010110;\n  assign DirectLookupTable_1[6676] = 16'sb0011001101010101;\n  assign DirectLookupTable_1[6677] = 16'sb0011001101010100;\n  assign DirectLookupTable_1[6678] = 16'sb0011001101010011;\n  assign DirectLookupTable_1[6679] = 16'sb0011001101010010;\n  assign DirectLookupTable_1[6680] = 16'sb0011001101010001;\n  assign DirectLookupTable_1[6681] = 16'sb0011001101010000;\n  assign DirectLookupTable_1[6682] = 16'sb0011001101001111;\n  assign DirectLookupTable_1[6683] = 16'sb0011001101001110;\n  assign DirectLookupTable_1[6684] = 16'sb0011001101001110;\n  assign DirectLookupTable_1[6685] = 16'sb0011001101001101;\n  assign DirectLookupTable_1[6686] = 16'sb0011001101001100;\n  assign DirectLookupTable_1[6687] = 16'sb0011001101001011;\n  assign DirectLookupTable_1[6688] = 16'sb0011001101001010;\n  assign DirectLookupTable_1[6689] = 16'sb0011001101001001;\n  assign DirectLookupTable_1[6690] = 16'sb0011001101001000;\n  assign DirectLookupTable_1[6691] = 16'sb0011001101000111;\n  assign DirectLookupTable_1[6692] = 16'sb0011001101000110;\n  assign DirectLookupTable_1[6693] = 16'sb0011001101000101;\n  assign DirectLookupTable_1[6694] = 16'sb0011001101000100;\n  assign DirectLookupTable_1[6695] = 16'sb0011001101000011;\n  assign DirectLookupTable_1[6696] = 16'sb0011001101000010;\n  assign DirectLookupTable_1[6697] = 16'sb0011001101000001;\n  assign DirectLookupTable_1[6698] = 16'sb0011001101000000;\n  assign DirectLookupTable_1[6699] = 16'sb0011001100111111;\n  assign DirectLookupTable_1[6700] = 16'sb0011001100111110;\n  assign DirectLookupTable_1[6701] = 16'sb0011001100111110;\n  assign DirectLookupTable_1[6702] = 16'sb0011001100111101;\n  assign DirectLookupTable_1[6703] = 16'sb0011001100111100;\n  assign DirectLookupTable_1[6704] = 16'sb0011001100111011;\n  assign DirectLookupTable_1[6705] = 16'sb0011001100111010;\n  assign DirectLookupTable_1[6706] = 16'sb0011001100111001;\n  assign DirectLookupTable_1[6707] = 16'sb0011001100111000;\n  assign DirectLookupTable_1[6708] = 16'sb0011001100110111;\n  assign DirectLookupTable_1[6709] = 16'sb0011001100110110;\n  assign DirectLookupTable_1[6710] = 16'sb0011001100110101;\n  assign DirectLookupTable_1[6711] = 16'sb0011001100110100;\n  assign DirectLookupTable_1[6712] = 16'sb0011001100110011;\n  assign DirectLookupTable_1[6713] = 16'sb0011001100110010;\n  assign DirectLookupTable_1[6714] = 16'sb0011001100110001;\n  assign DirectLookupTable_1[6715] = 16'sb0011001100110000;\n  assign DirectLookupTable_1[6716] = 16'sb0011001100101111;\n  assign DirectLookupTable_1[6717] = 16'sb0011001100101110;\n  assign DirectLookupTable_1[6718] = 16'sb0011001100101110;\n  assign DirectLookupTable_1[6719] = 16'sb0011001100101101;\n  assign DirectLookupTable_1[6720] = 16'sb0011001100101100;\n  assign DirectLookupTable_1[6721] = 16'sb0011001100101011;\n  assign DirectLookupTable_1[6722] = 16'sb0011001100101010;\n  assign DirectLookupTable_1[6723] = 16'sb0011001100101001;\n  assign DirectLookupTable_1[6724] = 16'sb0011001100101000;\n  assign DirectLookupTable_1[6725] = 16'sb0011001100100111;\n  assign DirectLookupTable_1[6726] = 16'sb0011001100100110;\n  assign DirectLookupTable_1[6727] = 16'sb0011001100100101;\n  assign DirectLookupTable_1[6728] = 16'sb0011001100100100;\n  assign DirectLookupTable_1[6729] = 16'sb0011001100100011;\n  assign DirectLookupTable_1[6730] = 16'sb0011001100100010;\n  assign DirectLookupTable_1[6731] = 16'sb0011001100100001;\n  assign DirectLookupTable_1[6732] = 16'sb0011001100100000;\n  assign DirectLookupTable_1[6733] = 16'sb0011001100011111;\n  assign DirectLookupTable_1[6734] = 16'sb0011001100011110;\n  assign DirectLookupTable_1[6735] = 16'sb0011001100011101;\n  assign DirectLookupTable_1[6736] = 16'sb0011001100011101;\n  assign DirectLookupTable_1[6737] = 16'sb0011001100011100;\n  assign DirectLookupTable_1[6738] = 16'sb0011001100011011;\n  assign DirectLookupTable_1[6739] = 16'sb0011001100011010;\n  assign DirectLookupTable_1[6740] = 16'sb0011001100011001;\n  assign DirectLookupTable_1[6741] = 16'sb0011001100011000;\n  assign DirectLookupTable_1[6742] = 16'sb0011001100010111;\n  assign DirectLookupTable_1[6743] = 16'sb0011001100010110;\n  assign DirectLookupTable_1[6744] = 16'sb0011001100010101;\n  assign DirectLookupTable_1[6745] = 16'sb0011001100010100;\n  assign DirectLookupTable_1[6746] = 16'sb0011001100010011;\n  assign DirectLookupTable_1[6747] = 16'sb0011001100010010;\n  assign DirectLookupTable_1[6748] = 16'sb0011001100010001;\n  assign DirectLookupTable_1[6749] = 16'sb0011001100010000;\n  assign DirectLookupTable_1[6750] = 16'sb0011001100001111;\n  assign DirectLookupTable_1[6751] = 16'sb0011001100001110;\n  assign DirectLookupTable_1[6752] = 16'sb0011001100001101;\n  assign DirectLookupTable_1[6753] = 16'sb0011001100001100;\n  assign DirectLookupTable_1[6754] = 16'sb0011001100001011;\n  assign DirectLookupTable_1[6755] = 16'sb0011001100001011;\n  assign DirectLookupTable_1[6756] = 16'sb0011001100001010;\n  assign DirectLookupTable_1[6757] = 16'sb0011001100001001;\n  assign DirectLookupTable_1[6758] = 16'sb0011001100001000;\n  assign DirectLookupTable_1[6759] = 16'sb0011001100000111;\n  assign DirectLookupTable_1[6760] = 16'sb0011001100000110;\n  assign DirectLookupTable_1[6761] = 16'sb0011001100000101;\n  assign DirectLookupTable_1[6762] = 16'sb0011001100000100;\n  assign DirectLookupTable_1[6763] = 16'sb0011001100000011;\n  assign DirectLookupTable_1[6764] = 16'sb0011001100000010;\n  assign DirectLookupTable_1[6765] = 16'sb0011001100000001;\n  assign DirectLookupTable_1[6766] = 16'sb0011001100000000;\n  assign DirectLookupTable_1[6767] = 16'sb0011001011111111;\n  assign DirectLookupTable_1[6768] = 16'sb0011001011111110;\n  assign DirectLookupTable_1[6769] = 16'sb0011001011111101;\n  assign DirectLookupTable_1[6770] = 16'sb0011001011111100;\n  assign DirectLookupTable_1[6771] = 16'sb0011001011111011;\n  assign DirectLookupTable_1[6772] = 16'sb0011001011111010;\n  assign DirectLookupTable_1[6773] = 16'sb0011001011111001;\n  assign DirectLookupTable_1[6774] = 16'sb0011001011111000;\n  assign DirectLookupTable_1[6775] = 16'sb0011001011111000;\n  assign DirectLookupTable_1[6776] = 16'sb0011001011110111;\n  assign DirectLookupTable_1[6777] = 16'sb0011001011110110;\n  assign DirectLookupTable_1[6778] = 16'sb0011001011110101;\n  assign DirectLookupTable_1[6779] = 16'sb0011001011110100;\n  assign DirectLookupTable_1[6780] = 16'sb0011001011110011;\n  assign DirectLookupTable_1[6781] = 16'sb0011001011110010;\n  assign DirectLookupTable_1[6782] = 16'sb0011001011110001;\n  assign DirectLookupTable_1[6783] = 16'sb0011001011110000;\n  assign DirectLookupTable_1[6784] = 16'sb0011001011101111;\n  assign DirectLookupTable_1[6785] = 16'sb0011001011101110;\n  assign DirectLookupTable_1[6786] = 16'sb0011001011101101;\n  assign DirectLookupTable_1[6787] = 16'sb0011001011101100;\n  assign DirectLookupTable_1[6788] = 16'sb0011001011101011;\n  assign DirectLookupTable_1[6789] = 16'sb0011001011101010;\n  assign DirectLookupTable_1[6790] = 16'sb0011001011101001;\n  assign DirectLookupTable_1[6791] = 16'sb0011001011101000;\n  assign DirectLookupTable_1[6792] = 16'sb0011001011100111;\n  assign DirectLookupTable_1[6793] = 16'sb0011001011100110;\n  assign DirectLookupTable_1[6794] = 16'sb0011001011100101;\n  assign DirectLookupTable_1[6795] = 16'sb0011001011100101;\n  assign DirectLookupTable_1[6796] = 16'sb0011001011100100;\n  assign DirectLookupTable_1[6797] = 16'sb0011001011100011;\n  assign DirectLookupTable_1[6798] = 16'sb0011001011100010;\n  assign DirectLookupTable_1[6799] = 16'sb0011001011100001;\n  assign DirectLookupTable_1[6800] = 16'sb0011001011100000;\n  assign DirectLookupTable_1[6801] = 16'sb0011001011011111;\n  assign DirectLookupTable_1[6802] = 16'sb0011001011011110;\n  assign DirectLookupTable_1[6803] = 16'sb0011001011011101;\n  assign DirectLookupTable_1[6804] = 16'sb0011001011011100;\n  assign DirectLookupTable_1[6805] = 16'sb0011001011011011;\n  assign DirectLookupTable_1[6806] = 16'sb0011001011011010;\n  assign DirectLookupTable_1[6807] = 16'sb0011001011011001;\n  assign DirectLookupTable_1[6808] = 16'sb0011001011011000;\n  assign DirectLookupTable_1[6809] = 16'sb0011001011010111;\n  assign DirectLookupTable_1[6810] = 16'sb0011001011010110;\n  assign DirectLookupTable_1[6811] = 16'sb0011001011010101;\n  assign DirectLookupTable_1[6812] = 16'sb0011001011010100;\n  assign DirectLookupTable_1[6813] = 16'sb0011001011010011;\n  assign DirectLookupTable_1[6814] = 16'sb0011001011010010;\n  assign DirectLookupTable_1[6815] = 16'sb0011001011010001;\n  assign DirectLookupTable_1[6816] = 16'sb0011001011010000;\n  assign DirectLookupTable_1[6817] = 16'sb0011001011010000;\n  assign DirectLookupTable_1[6818] = 16'sb0011001011001111;\n  assign DirectLookupTable_1[6819] = 16'sb0011001011001110;\n  assign DirectLookupTable_1[6820] = 16'sb0011001011001101;\n  assign DirectLookupTable_1[6821] = 16'sb0011001011001100;\n  assign DirectLookupTable_1[6822] = 16'sb0011001011001011;\n  assign DirectLookupTable_1[6823] = 16'sb0011001011001010;\n  assign DirectLookupTable_1[6824] = 16'sb0011001011001001;\n  assign DirectLookupTable_1[6825] = 16'sb0011001011001000;\n  assign DirectLookupTable_1[6826] = 16'sb0011001011000111;\n  assign DirectLookupTable_1[6827] = 16'sb0011001011000110;\n  assign DirectLookupTable_1[6828] = 16'sb0011001011000101;\n  assign DirectLookupTable_1[6829] = 16'sb0011001011000100;\n  assign DirectLookupTable_1[6830] = 16'sb0011001011000011;\n  assign DirectLookupTable_1[6831] = 16'sb0011001011000010;\n  assign DirectLookupTable_1[6832] = 16'sb0011001011000001;\n  assign DirectLookupTable_1[6833] = 16'sb0011001011000000;\n  assign DirectLookupTable_1[6834] = 16'sb0011001010111111;\n  assign DirectLookupTable_1[6835] = 16'sb0011001010111110;\n  assign DirectLookupTable_1[6836] = 16'sb0011001010111101;\n  assign DirectLookupTable_1[6837] = 16'sb0011001010111100;\n  assign DirectLookupTable_1[6838] = 16'sb0011001010111011;\n  assign DirectLookupTable_1[6839] = 16'sb0011001010111010;\n  assign DirectLookupTable_1[6840] = 16'sb0011001010111010;\n  assign DirectLookupTable_1[6841] = 16'sb0011001010111001;\n  assign DirectLookupTable_1[6842] = 16'sb0011001010111000;\n  assign DirectLookupTable_1[6843] = 16'sb0011001010110111;\n  assign DirectLookupTable_1[6844] = 16'sb0011001010110110;\n  assign DirectLookupTable_1[6845] = 16'sb0011001010110101;\n  assign DirectLookupTable_1[6846] = 16'sb0011001010110100;\n  assign DirectLookupTable_1[6847] = 16'sb0011001010110011;\n  assign DirectLookupTable_1[6848] = 16'sb0011001010110010;\n  assign DirectLookupTable_1[6849] = 16'sb0011001010110001;\n  assign DirectLookupTable_1[6850] = 16'sb0011001010110000;\n  assign DirectLookupTable_1[6851] = 16'sb0011001010101111;\n  assign DirectLookupTable_1[6852] = 16'sb0011001010101110;\n  assign DirectLookupTable_1[6853] = 16'sb0011001010101101;\n  assign DirectLookupTable_1[6854] = 16'sb0011001010101100;\n  assign DirectLookupTable_1[6855] = 16'sb0011001010101011;\n  assign DirectLookupTable_1[6856] = 16'sb0011001010101010;\n  assign DirectLookupTable_1[6857] = 16'sb0011001010101001;\n  assign DirectLookupTable_1[6858] = 16'sb0011001010101000;\n  assign DirectLookupTable_1[6859] = 16'sb0011001010100111;\n  assign DirectLookupTable_1[6860] = 16'sb0011001010100110;\n  assign DirectLookupTable_1[6861] = 16'sb0011001010100101;\n  assign DirectLookupTable_1[6862] = 16'sb0011001010100100;\n  assign DirectLookupTable_1[6863] = 16'sb0011001010100011;\n  assign DirectLookupTable_1[6864] = 16'sb0011001010100011;\n  assign DirectLookupTable_1[6865] = 16'sb0011001010100010;\n  assign DirectLookupTable_1[6866] = 16'sb0011001010100001;\n  assign DirectLookupTable_1[6867] = 16'sb0011001010100000;\n  assign DirectLookupTable_1[6868] = 16'sb0011001010011111;\n  assign DirectLookupTable_1[6869] = 16'sb0011001010011110;\n  assign DirectLookupTable_1[6870] = 16'sb0011001010011101;\n  assign DirectLookupTable_1[6871] = 16'sb0011001010011100;\n  assign DirectLookupTable_1[6872] = 16'sb0011001010011011;\n  assign DirectLookupTable_1[6873] = 16'sb0011001010011010;\n  assign DirectLookupTable_1[6874] = 16'sb0011001010011001;\n  assign DirectLookupTable_1[6875] = 16'sb0011001010011000;\n  assign DirectLookupTable_1[6876] = 16'sb0011001010010111;\n  assign DirectLookupTable_1[6877] = 16'sb0011001010010110;\n  assign DirectLookupTable_1[6878] = 16'sb0011001010010101;\n  assign DirectLookupTable_1[6879] = 16'sb0011001010010100;\n  assign DirectLookupTable_1[6880] = 16'sb0011001010010011;\n  assign DirectLookupTable_1[6881] = 16'sb0011001010010010;\n  assign DirectLookupTable_1[6882] = 16'sb0011001010010001;\n  assign DirectLookupTable_1[6883] = 16'sb0011001010010000;\n  assign DirectLookupTable_1[6884] = 16'sb0011001010001111;\n  assign DirectLookupTable_1[6885] = 16'sb0011001010001110;\n  assign DirectLookupTable_1[6886] = 16'sb0011001010001101;\n  assign DirectLookupTable_1[6887] = 16'sb0011001010001100;\n  assign DirectLookupTable_1[6888] = 16'sb0011001010001011;\n  assign DirectLookupTable_1[6889] = 16'sb0011001010001010;\n  assign DirectLookupTable_1[6890] = 16'sb0011001010001010;\n  assign DirectLookupTable_1[6891] = 16'sb0011001010001001;\n  assign DirectLookupTable_1[6892] = 16'sb0011001010001000;\n  assign DirectLookupTable_1[6893] = 16'sb0011001010000111;\n  assign DirectLookupTable_1[6894] = 16'sb0011001010000110;\n  assign DirectLookupTable_1[6895] = 16'sb0011001010000101;\n  assign DirectLookupTable_1[6896] = 16'sb0011001010000100;\n  assign DirectLookupTable_1[6897] = 16'sb0011001010000011;\n  assign DirectLookupTable_1[6898] = 16'sb0011001010000010;\n  assign DirectLookupTable_1[6899] = 16'sb0011001010000001;\n  assign DirectLookupTable_1[6900] = 16'sb0011001010000000;\n  assign DirectLookupTable_1[6901] = 16'sb0011001001111111;\n  assign DirectLookupTable_1[6902] = 16'sb0011001001111110;\n  assign DirectLookupTable_1[6903] = 16'sb0011001001111101;\n  assign DirectLookupTable_1[6904] = 16'sb0011001001111100;\n  assign DirectLookupTable_1[6905] = 16'sb0011001001111011;\n  assign DirectLookupTable_1[6906] = 16'sb0011001001111010;\n  assign DirectLookupTable_1[6907] = 16'sb0011001001111001;\n  assign DirectLookupTable_1[6908] = 16'sb0011001001111000;\n  assign DirectLookupTable_1[6909] = 16'sb0011001001110111;\n  assign DirectLookupTable_1[6910] = 16'sb0011001001110110;\n  assign DirectLookupTable_1[6911] = 16'sb0011001001110101;\n  assign DirectLookupTable_1[6912] = 16'sb0011001001110100;\n  assign DirectLookupTable_1[6913] = 16'sb0011001001110011;\n  assign DirectLookupTable_1[6914] = 16'sb0011001001110010;\n  assign DirectLookupTable_1[6915] = 16'sb0011001001110001;\n  assign DirectLookupTable_1[6916] = 16'sb0011001001110000;\n  assign DirectLookupTable_1[6917] = 16'sb0011001001101111;\n  assign DirectLookupTable_1[6918] = 16'sb0011001001101110;\n  assign DirectLookupTable_1[6919] = 16'sb0011001001101110;\n  assign DirectLookupTable_1[6920] = 16'sb0011001001101101;\n  assign DirectLookupTable_1[6921] = 16'sb0011001001101100;\n  assign DirectLookupTable_1[6922] = 16'sb0011001001101011;\n  assign DirectLookupTable_1[6923] = 16'sb0011001001101010;\n  assign DirectLookupTable_1[6924] = 16'sb0011001001101001;\n  assign DirectLookupTable_1[6925] = 16'sb0011001001101000;\n  assign DirectLookupTable_1[6926] = 16'sb0011001001100111;\n  assign DirectLookupTable_1[6927] = 16'sb0011001001100110;\n  assign DirectLookupTable_1[6928] = 16'sb0011001001100101;\n  assign DirectLookupTable_1[6929] = 16'sb0011001001100100;\n  assign DirectLookupTable_1[6930] = 16'sb0011001001100011;\n  assign DirectLookupTable_1[6931] = 16'sb0011001001100010;\n  assign DirectLookupTable_1[6932] = 16'sb0011001001100001;\n  assign DirectLookupTable_1[6933] = 16'sb0011001001100000;\n  assign DirectLookupTable_1[6934] = 16'sb0011001001011111;\n  assign DirectLookupTable_1[6935] = 16'sb0011001001011110;\n  assign DirectLookupTable_1[6936] = 16'sb0011001001011101;\n  assign DirectLookupTable_1[6937] = 16'sb0011001001011100;\n  assign DirectLookupTable_1[6938] = 16'sb0011001001011011;\n  assign DirectLookupTable_1[6939] = 16'sb0011001001011010;\n  assign DirectLookupTable_1[6940] = 16'sb0011001001011001;\n  assign DirectLookupTable_1[6941] = 16'sb0011001001011000;\n  assign DirectLookupTable_1[6942] = 16'sb0011001001010111;\n  assign DirectLookupTable_1[6943] = 16'sb0011001001010110;\n  assign DirectLookupTable_1[6944] = 16'sb0011001001010101;\n  assign DirectLookupTable_1[6945] = 16'sb0011001001010100;\n  assign DirectLookupTable_1[6946] = 16'sb0011001001010011;\n  assign DirectLookupTable_1[6947] = 16'sb0011001001010010;\n  assign DirectLookupTable_1[6948] = 16'sb0011001001010001;\n  assign DirectLookupTable_1[6949] = 16'sb0011001001010000;\n  assign DirectLookupTable_1[6950] = 16'sb0011001001001111;\n  assign DirectLookupTable_1[6951] = 16'sb0011001001001110;\n  assign DirectLookupTable_1[6952] = 16'sb0011001001001110;\n  assign DirectLookupTable_1[6953] = 16'sb0011001001001101;\n  assign DirectLookupTable_1[6954] = 16'sb0011001001001100;\n  assign DirectLookupTable_1[6955] = 16'sb0011001001001011;\n  assign DirectLookupTable_1[6956] = 16'sb0011001001001010;\n  assign DirectLookupTable_1[6957] = 16'sb0011001001001001;\n  assign DirectLookupTable_1[6958] = 16'sb0011001001001000;\n  assign DirectLookupTable_1[6959] = 16'sb0011001001000111;\n  assign DirectLookupTable_1[6960] = 16'sb0011001001000110;\n  assign DirectLookupTable_1[6961] = 16'sb0011001001000101;\n  assign DirectLookupTable_1[6962] = 16'sb0011001001000100;\n  assign DirectLookupTable_1[6963] = 16'sb0011001001000011;\n  assign DirectLookupTable_1[6964] = 16'sb0011001001000010;\n  assign DirectLookupTable_1[6965] = 16'sb0011001001000001;\n  assign DirectLookupTable_1[6966] = 16'sb0011001001000000;\n  assign DirectLookupTable_1[6967] = 16'sb0011001000111111;\n  assign DirectLookupTable_1[6968] = 16'sb0011001000111110;\n  assign DirectLookupTable_1[6969] = 16'sb0011001000111101;\n  assign DirectLookupTable_1[6970] = 16'sb0011001000111100;\n  assign DirectLookupTable_1[6971] = 16'sb0011001000111011;\n  assign DirectLookupTable_1[6972] = 16'sb0011001000111010;\n  assign DirectLookupTable_1[6973] = 16'sb0011001000111001;\n  assign DirectLookupTable_1[6974] = 16'sb0011001000111000;\n  assign DirectLookupTable_1[6975] = 16'sb0011001000110111;\n  assign DirectLookupTable_1[6976] = 16'sb0011001000110110;\n  assign DirectLookupTable_1[6977] = 16'sb0011001000110101;\n  assign DirectLookupTable_1[6978] = 16'sb0011001000110100;\n  assign DirectLookupTable_1[6979] = 16'sb0011001000110011;\n  assign DirectLookupTable_1[6980] = 16'sb0011001000110010;\n  assign DirectLookupTable_1[6981] = 16'sb0011001000110001;\n  assign DirectLookupTable_1[6982] = 16'sb0011001000110000;\n  assign DirectLookupTable_1[6983] = 16'sb0011001000101111;\n  assign DirectLookupTable_1[6984] = 16'sb0011001000101110;\n  assign DirectLookupTable_1[6985] = 16'sb0011001000101101;\n  assign DirectLookupTable_1[6986] = 16'sb0011001000101100;\n  assign DirectLookupTable_1[6987] = 16'sb0011001000101011;\n  assign DirectLookupTable_1[6988] = 16'sb0011001000101010;\n  assign DirectLookupTable_1[6989] = 16'sb0011001000101010;\n  assign DirectLookupTable_1[6990] = 16'sb0011001000101001;\n  assign DirectLookupTable_1[6991] = 16'sb0011001000101000;\n  assign DirectLookupTable_1[6992] = 16'sb0011001000100111;\n  assign DirectLookupTable_1[6993] = 16'sb0011001000100110;\n  assign DirectLookupTable_1[6994] = 16'sb0011001000100101;\n  assign DirectLookupTable_1[6995] = 16'sb0011001000100100;\n  assign DirectLookupTable_1[6996] = 16'sb0011001000100011;\n  assign DirectLookupTable_1[6997] = 16'sb0011001000100010;\n  assign DirectLookupTable_1[6998] = 16'sb0011001000100001;\n  assign DirectLookupTable_1[6999] = 16'sb0011001000100000;\n  assign DirectLookupTable_1[7000] = 16'sb0011001000011111;\n  assign DirectLookupTable_1[7001] = 16'sb0011001000011110;\n  assign DirectLookupTable_1[7002] = 16'sb0011001000011101;\n  assign DirectLookupTable_1[7003] = 16'sb0011001000011100;\n  assign DirectLookupTable_1[7004] = 16'sb0011001000011011;\n  assign DirectLookupTable_1[7005] = 16'sb0011001000011010;\n  assign DirectLookupTable_1[7006] = 16'sb0011001000011001;\n  assign DirectLookupTable_1[7007] = 16'sb0011001000011000;\n  assign DirectLookupTable_1[7008] = 16'sb0011001000010111;\n  assign DirectLookupTable_1[7009] = 16'sb0011001000010110;\n  assign DirectLookupTable_1[7010] = 16'sb0011001000010101;\n  assign DirectLookupTable_1[7011] = 16'sb0011001000010100;\n  assign DirectLookupTable_1[7012] = 16'sb0011001000010011;\n  assign DirectLookupTable_1[7013] = 16'sb0011001000010010;\n  assign DirectLookupTable_1[7014] = 16'sb0011001000010001;\n  assign DirectLookupTable_1[7015] = 16'sb0011001000010000;\n  assign DirectLookupTable_1[7016] = 16'sb0011001000001111;\n  assign DirectLookupTable_1[7017] = 16'sb0011001000001110;\n  assign DirectLookupTable_1[7018] = 16'sb0011001000001101;\n  assign DirectLookupTable_1[7019] = 16'sb0011001000001100;\n  assign DirectLookupTable_1[7020] = 16'sb0011001000001011;\n  assign DirectLookupTable_1[7021] = 16'sb0011001000001010;\n  assign DirectLookupTable_1[7022] = 16'sb0011001000001001;\n  assign DirectLookupTable_1[7023] = 16'sb0011001000001000;\n  assign DirectLookupTable_1[7024] = 16'sb0011001000000111;\n  assign DirectLookupTable_1[7025] = 16'sb0011001000000110;\n  assign DirectLookupTable_1[7026] = 16'sb0011001000000101;\n  assign DirectLookupTable_1[7027] = 16'sb0011001000000100;\n  assign DirectLookupTable_1[7028] = 16'sb0011001000000011;\n  assign DirectLookupTable_1[7029] = 16'sb0011001000000010;\n  assign DirectLookupTable_1[7030] = 16'sb0011001000000001;\n  assign DirectLookupTable_1[7031] = 16'sb0011001000000000;\n  assign DirectLookupTable_1[7032] = 16'sb0011000111111111;\n  assign DirectLookupTable_1[7033] = 16'sb0011000111111110;\n  assign DirectLookupTable_1[7034] = 16'sb0011000111111101;\n  assign DirectLookupTable_1[7035] = 16'sb0011000111111101;\n  assign DirectLookupTable_1[7036] = 16'sb0011000111111100;\n  assign DirectLookupTable_1[7037] = 16'sb0011000111111011;\n  assign DirectLookupTable_1[7038] = 16'sb0011000111111010;\n  assign DirectLookupTable_1[7039] = 16'sb0011000111111001;\n  assign DirectLookupTable_1[7040] = 16'sb0011000111111000;\n  assign DirectLookupTable_1[7041] = 16'sb0011000111110111;\n  assign DirectLookupTable_1[7042] = 16'sb0011000111110110;\n  assign DirectLookupTable_1[7043] = 16'sb0011000111110101;\n  assign DirectLookupTable_1[7044] = 16'sb0011000111110100;\n  assign DirectLookupTable_1[7045] = 16'sb0011000111110011;\n  assign DirectLookupTable_1[7046] = 16'sb0011000111110010;\n  assign DirectLookupTable_1[7047] = 16'sb0011000111110001;\n  assign DirectLookupTable_1[7048] = 16'sb0011000111110000;\n  assign DirectLookupTable_1[7049] = 16'sb0011000111101111;\n  assign DirectLookupTable_1[7050] = 16'sb0011000111101110;\n  assign DirectLookupTable_1[7051] = 16'sb0011000111101101;\n  assign DirectLookupTable_1[7052] = 16'sb0011000111101100;\n  assign DirectLookupTable_1[7053] = 16'sb0011000111101011;\n  assign DirectLookupTable_1[7054] = 16'sb0011000111101010;\n  assign DirectLookupTable_1[7055] = 16'sb0011000111101001;\n  assign DirectLookupTable_1[7056] = 16'sb0011000111101000;\n  assign DirectLookupTable_1[7057] = 16'sb0011000111100111;\n  assign DirectLookupTable_1[7058] = 16'sb0011000111100110;\n  assign DirectLookupTable_1[7059] = 16'sb0011000111100101;\n  assign DirectLookupTable_1[7060] = 16'sb0011000111100100;\n  assign DirectLookupTable_1[7061] = 16'sb0011000111100011;\n  assign DirectLookupTable_1[7062] = 16'sb0011000111100010;\n  assign DirectLookupTable_1[7063] = 16'sb0011000111100001;\n  assign DirectLookupTable_1[7064] = 16'sb0011000111100000;\n  assign DirectLookupTable_1[7065] = 16'sb0011000111011111;\n  assign DirectLookupTable_1[7066] = 16'sb0011000111011110;\n  assign DirectLookupTable_1[7067] = 16'sb0011000111011101;\n  assign DirectLookupTable_1[7068] = 16'sb0011000111011100;\n  assign DirectLookupTable_1[7069] = 16'sb0011000111011011;\n  assign DirectLookupTable_1[7070] = 16'sb0011000111011010;\n  assign DirectLookupTable_1[7071] = 16'sb0011000111011001;\n  assign DirectLookupTable_1[7072] = 16'sb0011000111011000;\n  assign DirectLookupTable_1[7073] = 16'sb0011000111010111;\n  assign DirectLookupTable_1[7074] = 16'sb0011000111010110;\n  assign DirectLookupTable_1[7075] = 16'sb0011000111010101;\n  assign DirectLookupTable_1[7076] = 16'sb0011000111010100;\n  assign DirectLookupTable_1[7077] = 16'sb0011000111010011;\n  assign DirectLookupTable_1[7078] = 16'sb0011000111010010;\n  assign DirectLookupTable_1[7079] = 16'sb0011000111010001;\n  assign DirectLookupTable_1[7080] = 16'sb0011000111010000;\n  assign DirectLookupTable_1[7081] = 16'sb0011000111001111;\n  assign DirectLookupTable_1[7082] = 16'sb0011000111001110;\n  assign DirectLookupTable_1[7083] = 16'sb0011000111001101;\n  assign DirectLookupTable_1[7084] = 16'sb0011000111001100;\n  assign DirectLookupTable_1[7085] = 16'sb0011000111001011;\n  assign DirectLookupTable_1[7086] = 16'sb0011000111001010;\n  assign DirectLookupTable_1[7087] = 16'sb0011000111001001;\n  assign DirectLookupTable_1[7088] = 16'sb0011000111001000;\n  assign DirectLookupTable_1[7089] = 16'sb0011000111000111;\n  assign DirectLookupTable_1[7090] = 16'sb0011000111000110;\n  assign DirectLookupTable_1[7091] = 16'sb0011000111000101;\n  assign DirectLookupTable_1[7092] = 16'sb0011000111000100;\n  assign DirectLookupTable_1[7093] = 16'sb0011000111000011;\n  assign DirectLookupTable_1[7094] = 16'sb0011000111000010;\n  assign DirectLookupTable_1[7095] = 16'sb0011000111000001;\n  assign DirectLookupTable_1[7096] = 16'sb0011000111000000;\n  assign DirectLookupTable_1[7097] = 16'sb0011000110111111;\n  assign DirectLookupTable_1[7098] = 16'sb0011000110111110;\n  assign DirectLookupTable_1[7099] = 16'sb0011000110111101;\n  assign DirectLookupTable_1[7100] = 16'sb0011000110111100;\n  assign DirectLookupTable_1[7101] = 16'sb0011000110111100;\n  assign DirectLookupTable_1[7102] = 16'sb0011000110111011;\n  assign DirectLookupTable_1[7103] = 16'sb0011000110111010;\n  assign DirectLookupTable_1[7104] = 16'sb0011000110111001;\n  assign DirectLookupTable_1[7105] = 16'sb0011000110111000;\n  assign DirectLookupTable_1[7106] = 16'sb0011000110110111;\n  assign DirectLookupTable_1[7107] = 16'sb0011000110110110;\n  assign DirectLookupTable_1[7108] = 16'sb0011000110110101;\n  assign DirectLookupTable_1[7109] = 16'sb0011000110110100;\n  assign DirectLookupTable_1[7110] = 16'sb0011000110110011;\n  assign DirectLookupTable_1[7111] = 16'sb0011000110110010;\n  assign DirectLookupTable_1[7112] = 16'sb0011000110110001;\n  assign DirectLookupTable_1[7113] = 16'sb0011000110110000;\n  assign DirectLookupTable_1[7114] = 16'sb0011000110101111;\n  assign DirectLookupTable_1[7115] = 16'sb0011000110101110;\n  assign DirectLookupTable_1[7116] = 16'sb0011000110101101;\n  assign DirectLookupTable_1[7117] = 16'sb0011000110101100;\n  assign DirectLookupTable_1[7118] = 16'sb0011000110101011;\n  assign DirectLookupTable_1[7119] = 16'sb0011000110101010;\n  assign DirectLookupTable_1[7120] = 16'sb0011000110101001;\n  assign DirectLookupTable_1[7121] = 16'sb0011000110101000;\n  assign DirectLookupTable_1[7122] = 16'sb0011000110100111;\n  assign DirectLookupTable_1[7123] = 16'sb0011000110100110;\n  assign DirectLookupTable_1[7124] = 16'sb0011000110100101;\n  assign DirectLookupTable_1[7125] = 16'sb0011000110100100;\n  assign DirectLookupTable_1[7126] = 16'sb0011000110100011;\n  assign DirectLookupTable_1[7127] = 16'sb0011000110100010;\n  assign DirectLookupTable_1[7128] = 16'sb0011000110100001;\n  assign DirectLookupTable_1[7129] = 16'sb0011000110100000;\n  assign DirectLookupTable_1[7130] = 16'sb0011000110011111;\n  assign DirectLookupTable_1[7131] = 16'sb0011000110011110;\n  assign DirectLookupTable_1[7132] = 16'sb0011000110011101;\n  assign DirectLookupTable_1[7133] = 16'sb0011000110011100;\n  assign DirectLookupTable_1[7134] = 16'sb0011000110011011;\n  assign DirectLookupTable_1[7135] = 16'sb0011000110011010;\n  assign DirectLookupTable_1[7136] = 16'sb0011000110011001;\n  assign DirectLookupTable_1[7137] = 16'sb0011000110011000;\n  assign DirectLookupTable_1[7138] = 16'sb0011000110010111;\n  assign DirectLookupTable_1[7139] = 16'sb0011000110010110;\n  assign DirectLookupTable_1[7140] = 16'sb0011000110010101;\n  assign DirectLookupTable_1[7141] = 16'sb0011000110010100;\n  assign DirectLookupTable_1[7142] = 16'sb0011000110010011;\n  assign DirectLookupTable_1[7143] = 16'sb0011000110010010;\n  assign DirectLookupTable_1[7144] = 16'sb0011000110010001;\n  assign DirectLookupTable_1[7145] = 16'sb0011000110010000;\n  assign DirectLookupTable_1[7146] = 16'sb0011000110001111;\n  assign DirectLookupTable_1[7147] = 16'sb0011000110001110;\n  assign DirectLookupTable_1[7148] = 16'sb0011000110001101;\n  assign DirectLookupTable_1[7149] = 16'sb0011000110001100;\n  assign DirectLookupTable_1[7150] = 16'sb0011000110001011;\n  assign DirectLookupTable_1[7151] = 16'sb0011000110001010;\n  assign DirectLookupTable_1[7152] = 16'sb0011000110001001;\n  assign DirectLookupTable_1[7153] = 16'sb0011000110001000;\n  assign DirectLookupTable_1[7154] = 16'sb0011000110000111;\n  assign DirectLookupTable_1[7155] = 16'sb0011000110000110;\n  assign DirectLookupTable_1[7156] = 16'sb0011000110000101;\n  assign DirectLookupTable_1[7157] = 16'sb0011000110000100;\n  assign DirectLookupTable_1[7158] = 16'sb0011000110000011;\n  assign DirectLookupTable_1[7159] = 16'sb0011000110000010;\n  assign DirectLookupTable_1[7160] = 16'sb0011000110000001;\n  assign DirectLookupTable_1[7161] = 16'sb0011000110000000;\n  assign DirectLookupTable_1[7162] = 16'sb0011000101111111;\n  assign DirectLookupTable_1[7163] = 16'sb0011000101111110;\n  assign DirectLookupTable_1[7164] = 16'sb0011000101111101;\n  assign DirectLookupTable_1[7165] = 16'sb0011000101111100;\n  assign DirectLookupTable_1[7166] = 16'sb0011000101111011;\n  assign DirectLookupTable_1[7167] = 16'sb0011000101111010;\n  assign DirectLookupTable_1[7168] = 16'sb0011000101111001;\n  assign DirectLookupTable_1[7169] = 16'sb0011000101111000;\n  assign DirectLookupTable_1[7170] = 16'sb0011000101110111;\n  assign DirectLookupTable_1[7171] = 16'sb0011000101110110;\n  assign DirectLookupTable_1[7172] = 16'sb0011000101110101;\n  assign DirectLookupTable_1[7173] = 16'sb0011000101110100;\n  assign DirectLookupTable_1[7174] = 16'sb0011000101110011;\n  assign DirectLookupTable_1[7175] = 16'sb0011000101110010;\n  assign DirectLookupTable_1[7176] = 16'sb0011000101110001;\n  assign DirectLookupTable_1[7177] = 16'sb0011000101110000;\n  assign DirectLookupTable_1[7178] = 16'sb0011000101101111;\n  assign DirectLookupTable_1[7179] = 16'sb0011000101101110;\n  assign DirectLookupTable_1[7180] = 16'sb0011000101101101;\n  assign DirectLookupTable_1[7181] = 16'sb0011000101101100;\n  assign DirectLookupTable_1[7182] = 16'sb0011000101101011;\n  assign DirectLookupTable_1[7183] = 16'sb0011000101101010;\n  assign DirectLookupTable_1[7184] = 16'sb0011000101101001;\n  assign DirectLookupTable_1[7185] = 16'sb0011000101101000;\n  assign DirectLookupTable_1[7186] = 16'sb0011000101100111;\n  assign DirectLookupTable_1[7187] = 16'sb0011000101100110;\n  assign DirectLookupTable_1[7188] = 16'sb0011000101100101;\n  assign DirectLookupTable_1[7189] = 16'sb0011000101100100;\n  assign DirectLookupTable_1[7190] = 16'sb0011000101100011;\n  assign DirectLookupTable_1[7191] = 16'sb0011000101100010;\n  assign DirectLookupTable_1[7192] = 16'sb0011000101100001;\n  assign DirectLookupTable_1[7193] = 16'sb0011000101100000;\n  assign DirectLookupTable_1[7194] = 16'sb0011000101011111;\n  assign DirectLookupTable_1[7195] = 16'sb0011000101011110;\n  assign DirectLookupTable_1[7196] = 16'sb0011000101011101;\n  assign DirectLookupTable_1[7197] = 16'sb0011000101011100;\n  assign DirectLookupTable_1[7198] = 16'sb0011000101011011;\n  assign DirectLookupTable_1[7199] = 16'sb0011000101011010;\n  assign DirectLookupTable_1[7200] = 16'sb0011000101011001;\n  assign DirectLookupTable_1[7201] = 16'sb0011000101011000;\n  assign DirectLookupTable_1[7202] = 16'sb0011000101010111;\n  assign DirectLookupTable_1[7203] = 16'sb0011000101010110;\n  assign DirectLookupTable_1[7204] = 16'sb0011000101010101;\n  assign DirectLookupTable_1[7205] = 16'sb0011000101010100;\n  assign DirectLookupTable_1[7206] = 16'sb0011000101010011;\n  assign DirectLookupTable_1[7207] = 16'sb0011000101010010;\n  assign DirectLookupTable_1[7208] = 16'sb0011000101010001;\n  assign DirectLookupTable_1[7209] = 16'sb0011000101010000;\n  assign DirectLookupTable_1[7210] = 16'sb0011000101001111;\n  assign DirectLookupTable_1[7211] = 16'sb0011000101001110;\n  assign DirectLookupTable_1[7212] = 16'sb0011000101001101;\n  assign DirectLookupTable_1[7213] = 16'sb0011000101001100;\n  assign DirectLookupTable_1[7214] = 16'sb0011000101001011;\n  assign DirectLookupTable_1[7215] = 16'sb0011000101001010;\n  assign DirectLookupTable_1[7216] = 16'sb0011000101001001;\n  assign DirectLookupTable_1[7217] = 16'sb0011000101001000;\n  assign DirectLookupTable_1[7218] = 16'sb0011000101000111;\n  assign DirectLookupTable_1[7219] = 16'sb0011000101000110;\n  assign DirectLookupTable_1[7220] = 16'sb0011000101000101;\n  assign DirectLookupTable_1[7221] = 16'sb0011000101000100;\n  assign DirectLookupTable_1[7222] = 16'sb0011000101000011;\n  assign DirectLookupTable_1[7223] = 16'sb0011000101000010;\n  assign DirectLookupTable_1[7224] = 16'sb0011000101000001;\n  assign DirectLookupTable_1[7225] = 16'sb0011000101000000;\n  assign DirectLookupTable_1[7226] = 16'sb0011000100111111;\n  assign DirectLookupTable_1[7227] = 16'sb0011000100111110;\n  assign DirectLookupTable_1[7228] = 16'sb0011000100111101;\n  assign DirectLookupTable_1[7229] = 16'sb0011000100111100;\n  assign DirectLookupTable_1[7230] = 16'sb0011000100111011;\n  assign DirectLookupTable_1[7231] = 16'sb0011000100111010;\n  assign DirectLookupTable_1[7232] = 16'sb0011000100111001;\n  assign DirectLookupTable_1[7233] = 16'sb0011000100111000;\n  assign DirectLookupTable_1[7234] = 16'sb0011000100110111;\n  assign DirectLookupTable_1[7235] = 16'sb0011000100110110;\n  assign DirectLookupTable_1[7236] = 16'sb0011000100110101;\n  assign DirectLookupTable_1[7237] = 16'sb0011000100110100;\n  assign DirectLookupTable_1[7238] = 16'sb0011000100110011;\n  assign DirectLookupTable_1[7239] = 16'sb0011000100110010;\n  assign DirectLookupTable_1[7240] = 16'sb0011000100110001;\n  assign DirectLookupTable_1[7241] = 16'sb0011000100110000;\n  assign DirectLookupTable_1[7242] = 16'sb0011000100101111;\n  assign DirectLookupTable_1[7243] = 16'sb0011000100101110;\n  assign DirectLookupTable_1[7244] = 16'sb0011000100101101;\n  assign DirectLookupTable_1[7245] = 16'sb0011000100101100;\n  assign DirectLookupTable_1[7246] = 16'sb0011000100101011;\n  assign DirectLookupTable_1[7247] = 16'sb0011000100101010;\n  assign DirectLookupTable_1[7248] = 16'sb0011000100101001;\n  assign DirectLookupTable_1[7249] = 16'sb0011000100101000;\n  assign DirectLookupTable_1[7250] = 16'sb0011000100100111;\n  assign DirectLookupTable_1[7251] = 16'sb0011000100100110;\n  assign DirectLookupTable_1[7252] = 16'sb0011000100100101;\n  assign DirectLookupTable_1[7253] = 16'sb0011000100100100;\n  assign DirectLookupTable_1[7254] = 16'sb0011000100100011;\n  assign DirectLookupTable_1[7255] = 16'sb0011000100100010;\n  assign DirectLookupTable_1[7256] = 16'sb0011000100100001;\n  assign DirectLookupTable_1[7257] = 16'sb0011000100100000;\n  assign DirectLookupTable_1[7258] = 16'sb0011000100011111;\n  assign DirectLookupTable_1[7259] = 16'sb0011000100011110;\n  assign DirectLookupTable_1[7260] = 16'sb0011000100011101;\n  assign DirectLookupTable_1[7261] = 16'sb0011000100011100;\n  assign DirectLookupTable_1[7262] = 16'sb0011000100011011;\n  assign DirectLookupTable_1[7263] = 16'sb0011000100011010;\n  assign DirectLookupTable_1[7264] = 16'sb0011000100011001;\n  assign DirectLookupTable_1[7265] = 16'sb0011000100011000;\n  assign DirectLookupTable_1[7266] = 16'sb0011000100010111;\n  assign DirectLookupTable_1[7267] = 16'sb0011000100010110;\n  assign DirectLookupTable_1[7268] = 16'sb0011000100010101;\n  assign DirectLookupTable_1[7269] = 16'sb0011000100010100;\n  assign DirectLookupTable_1[7270] = 16'sb0011000100010011;\n  assign DirectLookupTable_1[7271] = 16'sb0011000100010010;\n  assign DirectLookupTable_1[7272] = 16'sb0011000100010001;\n  assign DirectLookupTable_1[7273] = 16'sb0011000100010000;\n  assign DirectLookupTable_1[7274] = 16'sb0011000100001111;\n  assign DirectLookupTable_1[7275] = 16'sb0011000100001110;\n  assign DirectLookupTable_1[7276] = 16'sb0011000100001101;\n  assign DirectLookupTable_1[7277] = 16'sb0011000100001100;\n  assign DirectLookupTable_1[7278] = 16'sb0011000100001011;\n  assign DirectLookupTable_1[7279] = 16'sb0011000100001010;\n  assign DirectLookupTable_1[7280] = 16'sb0011000100001001;\n  assign DirectLookupTable_1[7281] = 16'sb0011000100001000;\n  assign DirectLookupTable_1[7282] = 16'sb0011000100000111;\n  assign DirectLookupTable_1[7283] = 16'sb0011000100000110;\n  assign DirectLookupTable_1[7284] = 16'sb0011000100000101;\n  assign DirectLookupTable_1[7285] = 16'sb0011000100000100;\n  assign DirectLookupTable_1[7286] = 16'sb0011000100000011;\n  assign DirectLookupTable_1[7287] = 16'sb0011000100000010;\n  assign DirectLookupTable_1[7288] = 16'sb0011000100000001;\n  assign DirectLookupTable_1[7289] = 16'sb0011000100000000;\n  assign DirectLookupTable_1[7290] = 16'sb0011000011111111;\n  assign DirectLookupTable_1[7291] = 16'sb0011000011111110;\n  assign DirectLookupTable_1[7292] = 16'sb0011000011111101;\n  assign DirectLookupTable_1[7293] = 16'sb0011000011111100;\n  assign DirectLookupTable_1[7294] = 16'sb0011000011111011;\n  assign DirectLookupTable_1[7295] = 16'sb0011000011111010;\n  assign DirectLookupTable_1[7296] = 16'sb0011000011111001;\n  assign DirectLookupTable_1[7297] = 16'sb0011000011110111;\n  assign DirectLookupTable_1[7298] = 16'sb0011000011110110;\n  assign DirectLookupTable_1[7299] = 16'sb0011000011110101;\n  assign DirectLookupTable_1[7300] = 16'sb0011000011110100;\n  assign DirectLookupTable_1[7301] = 16'sb0011000011110011;\n  assign DirectLookupTable_1[7302] = 16'sb0011000011110010;\n  assign DirectLookupTable_1[7303] = 16'sb0011000011110001;\n  assign DirectLookupTable_1[7304] = 16'sb0011000011110000;\n  assign DirectLookupTable_1[7305] = 16'sb0011000011101111;\n  assign DirectLookupTable_1[7306] = 16'sb0011000011101110;\n  assign DirectLookupTable_1[7307] = 16'sb0011000011101101;\n  assign DirectLookupTable_1[7308] = 16'sb0011000011101100;\n  assign DirectLookupTable_1[7309] = 16'sb0011000011101011;\n  assign DirectLookupTable_1[7310] = 16'sb0011000011101010;\n  assign DirectLookupTable_1[7311] = 16'sb0011000011101001;\n  assign DirectLookupTable_1[7312] = 16'sb0011000011101000;\n  assign DirectLookupTable_1[7313] = 16'sb0011000011100111;\n  assign DirectLookupTable_1[7314] = 16'sb0011000011100110;\n  assign DirectLookupTable_1[7315] = 16'sb0011000011100101;\n  assign DirectLookupTable_1[7316] = 16'sb0011000011100100;\n  assign DirectLookupTable_1[7317] = 16'sb0011000011100011;\n  assign DirectLookupTable_1[7318] = 16'sb0011000011100010;\n  assign DirectLookupTable_1[7319] = 16'sb0011000011100001;\n  assign DirectLookupTable_1[7320] = 16'sb0011000011100000;\n  assign DirectLookupTable_1[7321] = 16'sb0011000011011111;\n  assign DirectLookupTable_1[7322] = 16'sb0011000011011110;\n  assign DirectLookupTable_1[7323] = 16'sb0011000011011101;\n  assign DirectLookupTable_1[7324] = 16'sb0011000011011100;\n  assign DirectLookupTable_1[7325] = 16'sb0011000011011011;\n  assign DirectLookupTable_1[7326] = 16'sb0011000011011010;\n  assign DirectLookupTable_1[7327] = 16'sb0011000011011001;\n  assign DirectLookupTable_1[7328] = 16'sb0011000011011000;\n  assign DirectLookupTable_1[7329] = 16'sb0011000011010111;\n  assign DirectLookupTable_1[7330] = 16'sb0011000011010110;\n  assign DirectLookupTable_1[7331] = 16'sb0011000011010101;\n  assign DirectLookupTable_1[7332] = 16'sb0011000011010100;\n  assign DirectLookupTable_1[7333] = 16'sb0011000011010011;\n  assign DirectLookupTable_1[7334] = 16'sb0011000011010010;\n  assign DirectLookupTable_1[7335] = 16'sb0011000011010001;\n  assign DirectLookupTable_1[7336] = 16'sb0011000011010000;\n  assign DirectLookupTable_1[7337] = 16'sb0011000011001111;\n  assign DirectLookupTable_1[7338] = 16'sb0011000011001110;\n  assign DirectLookupTable_1[7339] = 16'sb0011000011001101;\n  assign DirectLookupTable_1[7340] = 16'sb0011000011001100;\n  assign DirectLookupTable_1[7341] = 16'sb0011000011001011;\n  assign DirectLookupTable_1[7342] = 16'sb0011000011001010;\n  assign DirectLookupTable_1[7343] = 16'sb0011000011001001;\n  assign DirectLookupTable_1[7344] = 16'sb0011000011001000;\n  assign DirectLookupTable_1[7345] = 16'sb0011000011000111;\n  assign DirectLookupTable_1[7346] = 16'sb0011000011000110;\n  assign DirectLookupTable_1[7347] = 16'sb0011000011000101;\n  assign DirectLookupTable_1[7348] = 16'sb0011000011000100;\n  assign DirectLookupTable_1[7349] = 16'sb0011000011000011;\n  assign DirectLookupTable_1[7350] = 16'sb0011000011000010;\n  assign DirectLookupTable_1[7351] = 16'sb0011000011000001;\n  assign DirectLookupTable_1[7352] = 16'sb0011000011000000;\n  assign DirectLookupTable_1[7353] = 16'sb0011000010111111;\n  assign DirectLookupTable_1[7354] = 16'sb0011000010111110;\n  assign DirectLookupTable_1[7355] = 16'sb0011000010111101;\n  assign DirectLookupTable_1[7356] = 16'sb0011000010111100;\n  assign DirectLookupTable_1[7357] = 16'sb0011000010111011;\n  assign DirectLookupTable_1[7358] = 16'sb0011000010111010;\n  assign DirectLookupTable_1[7359] = 16'sb0011000010111001;\n  assign DirectLookupTable_1[7360] = 16'sb0011000010111000;\n  assign DirectLookupTable_1[7361] = 16'sb0011000010110111;\n  assign DirectLookupTable_1[7362] = 16'sb0011000010110110;\n  assign DirectLookupTable_1[7363] = 16'sb0011000010110100;\n  assign DirectLookupTable_1[7364] = 16'sb0011000010110011;\n  assign DirectLookupTable_1[7365] = 16'sb0011000010110010;\n  assign DirectLookupTable_1[7366] = 16'sb0011000010110001;\n  assign DirectLookupTable_1[7367] = 16'sb0011000010110000;\n  assign DirectLookupTable_1[7368] = 16'sb0011000010101111;\n  assign DirectLookupTable_1[7369] = 16'sb0011000010101110;\n  assign DirectLookupTable_1[7370] = 16'sb0011000010101101;\n  assign DirectLookupTable_1[7371] = 16'sb0011000010101100;\n  assign DirectLookupTable_1[7372] = 16'sb0011000010101011;\n  assign DirectLookupTable_1[7373] = 16'sb0011000010101010;\n  assign DirectLookupTable_1[7374] = 16'sb0011000010101001;\n  assign DirectLookupTable_1[7375] = 16'sb0011000010101000;\n  assign DirectLookupTable_1[7376] = 16'sb0011000010100111;\n  assign DirectLookupTable_1[7377] = 16'sb0011000010100110;\n  assign DirectLookupTable_1[7378] = 16'sb0011000010100101;\n  assign DirectLookupTable_1[7379] = 16'sb0011000010100100;\n  assign DirectLookupTable_1[7380] = 16'sb0011000010100011;\n  assign DirectLookupTable_1[7381] = 16'sb0011000010100010;\n  assign DirectLookupTable_1[7382] = 16'sb0011000010100001;\n  assign DirectLookupTable_1[7383] = 16'sb0011000010100000;\n  assign DirectLookupTable_1[7384] = 16'sb0011000010011111;\n  assign DirectLookupTable_1[7385] = 16'sb0011000010011110;\n  assign DirectLookupTable_1[7386] = 16'sb0011000010011101;\n  assign DirectLookupTable_1[7387] = 16'sb0011000010011100;\n  assign DirectLookupTable_1[7388] = 16'sb0011000010011011;\n  assign DirectLookupTable_1[7389] = 16'sb0011000010011010;\n  assign DirectLookupTable_1[7390] = 16'sb0011000010011001;\n  assign DirectLookupTable_1[7391] = 16'sb0011000010011000;\n  assign DirectLookupTable_1[7392] = 16'sb0011000010010111;\n  assign DirectLookupTable_1[7393] = 16'sb0011000010010110;\n  assign DirectLookupTable_1[7394] = 16'sb0011000010010101;\n  assign DirectLookupTable_1[7395] = 16'sb0011000010010100;\n  assign DirectLookupTable_1[7396] = 16'sb0011000010010011;\n  assign DirectLookupTable_1[7397] = 16'sb0011000010010010;\n  assign DirectLookupTable_1[7398] = 16'sb0011000010010001;\n  assign DirectLookupTable_1[7399] = 16'sb0011000010010000;\n  assign DirectLookupTable_1[7400] = 16'sb0011000010001111;\n  assign DirectLookupTable_1[7401] = 16'sb0011000010001110;\n  assign DirectLookupTable_1[7402] = 16'sb0011000010001101;\n  assign DirectLookupTable_1[7403] = 16'sb0011000010001100;\n  assign DirectLookupTable_1[7404] = 16'sb0011000010001011;\n  assign DirectLookupTable_1[7405] = 16'sb0011000010001010;\n  assign DirectLookupTable_1[7406] = 16'sb0011000010001001;\n  assign DirectLookupTable_1[7407] = 16'sb0011000010001000;\n  assign DirectLookupTable_1[7408] = 16'sb0011000010000111;\n  assign DirectLookupTable_1[7409] = 16'sb0011000010000101;\n  assign DirectLookupTable_1[7410] = 16'sb0011000010000100;\n  assign DirectLookupTable_1[7411] = 16'sb0011000010000011;\n  assign DirectLookupTable_1[7412] = 16'sb0011000010000010;\n  assign DirectLookupTable_1[7413] = 16'sb0011000010000001;\n  assign DirectLookupTable_1[7414] = 16'sb0011000010000000;\n  assign DirectLookupTable_1[7415] = 16'sb0011000001111111;\n  assign DirectLookupTable_1[7416] = 16'sb0011000001111110;\n  assign DirectLookupTable_1[7417] = 16'sb0011000001111101;\n  assign DirectLookupTable_1[7418] = 16'sb0011000001111100;\n  assign DirectLookupTable_1[7419] = 16'sb0011000001111011;\n  assign DirectLookupTable_1[7420] = 16'sb0011000001111010;\n  assign DirectLookupTable_1[7421] = 16'sb0011000001111001;\n  assign DirectLookupTable_1[7422] = 16'sb0011000001111000;\n  assign DirectLookupTable_1[7423] = 16'sb0011000001110111;\n  assign DirectLookupTable_1[7424] = 16'sb0011000001110110;\n  assign DirectLookupTable_1[7425] = 16'sb0011000001110101;\n  assign DirectLookupTable_1[7426] = 16'sb0011000001110100;\n  assign DirectLookupTable_1[7427] = 16'sb0011000001110011;\n  assign DirectLookupTable_1[7428] = 16'sb0011000001110010;\n  assign DirectLookupTable_1[7429] = 16'sb0011000001110001;\n  assign DirectLookupTable_1[7430] = 16'sb0011000001110000;\n  assign DirectLookupTable_1[7431] = 16'sb0011000001101111;\n  assign DirectLookupTable_1[7432] = 16'sb0011000001101110;\n  assign DirectLookupTable_1[7433] = 16'sb0011000001101101;\n  assign DirectLookupTable_1[7434] = 16'sb0011000001101100;\n  assign DirectLookupTable_1[7435] = 16'sb0011000001101011;\n  assign DirectLookupTable_1[7436] = 16'sb0011000001101010;\n  assign DirectLookupTable_1[7437] = 16'sb0011000001101001;\n  assign DirectLookupTable_1[7438] = 16'sb0011000001101000;\n  assign DirectLookupTable_1[7439] = 16'sb0011000001100111;\n  assign DirectLookupTable_1[7440] = 16'sb0011000001100110;\n  assign DirectLookupTable_1[7441] = 16'sb0011000001100101;\n  assign DirectLookupTable_1[7442] = 16'sb0011000001100100;\n  assign DirectLookupTable_1[7443] = 16'sb0011000001100011;\n  assign DirectLookupTable_1[7444] = 16'sb0011000001100010;\n  assign DirectLookupTable_1[7445] = 16'sb0011000001100001;\n  assign DirectLookupTable_1[7446] = 16'sb0011000001100000;\n  assign DirectLookupTable_1[7447] = 16'sb0011000001011110;\n  assign DirectLookupTable_1[7448] = 16'sb0011000001011101;\n  assign DirectLookupTable_1[7449] = 16'sb0011000001011100;\n  assign DirectLookupTable_1[7450] = 16'sb0011000001011011;\n  assign DirectLookupTable_1[7451] = 16'sb0011000001011010;\n  assign DirectLookupTable_1[7452] = 16'sb0011000001011001;\n  assign DirectLookupTable_1[7453] = 16'sb0011000001011000;\n  assign DirectLookupTable_1[7454] = 16'sb0011000001010111;\n  assign DirectLookupTable_1[7455] = 16'sb0011000001010110;\n  assign DirectLookupTable_1[7456] = 16'sb0011000001010101;\n  assign DirectLookupTable_1[7457] = 16'sb0011000001010100;\n  assign DirectLookupTable_1[7458] = 16'sb0011000001010011;\n  assign DirectLookupTable_1[7459] = 16'sb0011000001010010;\n  assign DirectLookupTable_1[7460] = 16'sb0011000001010001;\n  assign DirectLookupTable_1[7461] = 16'sb0011000001010000;\n  assign DirectLookupTable_1[7462] = 16'sb0011000001001111;\n  assign DirectLookupTable_1[7463] = 16'sb0011000001001110;\n  assign DirectLookupTable_1[7464] = 16'sb0011000001001101;\n  assign DirectLookupTable_1[7465] = 16'sb0011000001001100;\n  assign DirectLookupTable_1[7466] = 16'sb0011000001001011;\n  assign DirectLookupTable_1[7467] = 16'sb0011000001001010;\n  assign DirectLookupTable_1[7468] = 16'sb0011000001001001;\n  assign DirectLookupTable_1[7469] = 16'sb0011000001001000;\n  assign DirectLookupTable_1[7470] = 16'sb0011000001000111;\n  assign DirectLookupTable_1[7471] = 16'sb0011000001000110;\n  assign DirectLookupTable_1[7472] = 16'sb0011000001000101;\n  assign DirectLookupTable_1[7473] = 16'sb0011000001000100;\n  assign DirectLookupTable_1[7474] = 16'sb0011000001000011;\n  assign DirectLookupTable_1[7475] = 16'sb0011000001000010;\n  assign DirectLookupTable_1[7476] = 16'sb0011000001000001;\n  assign DirectLookupTable_1[7477] = 16'sb0011000001000000;\n  assign DirectLookupTable_1[7478] = 16'sb0011000000111111;\n  assign DirectLookupTable_1[7479] = 16'sb0011000000111110;\n  assign DirectLookupTable_1[7480] = 16'sb0011000000111100;\n  assign DirectLookupTable_1[7481] = 16'sb0011000000111011;\n  assign DirectLookupTable_1[7482] = 16'sb0011000000111010;\n  assign DirectLookupTable_1[7483] = 16'sb0011000000111001;\n  assign DirectLookupTable_1[7484] = 16'sb0011000000111000;\n  assign DirectLookupTable_1[7485] = 16'sb0011000000110111;\n  assign DirectLookupTable_1[7486] = 16'sb0011000000110110;\n  assign DirectLookupTable_1[7487] = 16'sb0011000000110101;\n  assign DirectLookupTable_1[7488] = 16'sb0011000000110100;\n  assign DirectLookupTable_1[7489] = 16'sb0011000000110011;\n  assign DirectLookupTable_1[7490] = 16'sb0011000000110010;\n  assign DirectLookupTable_1[7491] = 16'sb0011000000110001;\n  assign DirectLookupTable_1[7492] = 16'sb0011000000110000;\n  assign DirectLookupTable_1[7493] = 16'sb0011000000101111;\n  assign DirectLookupTable_1[7494] = 16'sb0011000000101110;\n  assign DirectLookupTable_1[7495] = 16'sb0011000000101101;\n  assign DirectLookupTable_1[7496] = 16'sb0011000000101100;\n  assign DirectLookupTable_1[7497] = 16'sb0011000000101011;\n  assign DirectLookupTable_1[7498] = 16'sb0011000000101010;\n  assign DirectLookupTable_1[7499] = 16'sb0011000000101001;\n  assign DirectLookupTable_1[7500] = 16'sb0011000000101000;\n  assign DirectLookupTable_1[7501] = 16'sb0011000000100111;\n  assign DirectLookupTable_1[7502] = 16'sb0011000000100110;\n  assign DirectLookupTable_1[7503] = 16'sb0011000000100101;\n  assign DirectLookupTable_1[7504] = 16'sb0011000000100100;\n  assign DirectLookupTable_1[7505] = 16'sb0011000000100011;\n  assign DirectLookupTable_1[7506] = 16'sb0011000000100010;\n  assign DirectLookupTable_1[7507] = 16'sb0011000000100001;\n  assign DirectLookupTable_1[7508] = 16'sb0011000000100000;\n  assign DirectLookupTable_1[7509] = 16'sb0011000000011110;\n  assign DirectLookupTable_1[7510] = 16'sb0011000000011101;\n  assign DirectLookupTable_1[7511] = 16'sb0011000000011100;\n  assign DirectLookupTable_1[7512] = 16'sb0011000000011011;\n  assign DirectLookupTable_1[7513] = 16'sb0011000000011010;\n  assign DirectLookupTable_1[7514] = 16'sb0011000000011001;\n  assign DirectLookupTable_1[7515] = 16'sb0011000000011000;\n  assign DirectLookupTable_1[7516] = 16'sb0011000000010111;\n  assign DirectLookupTable_1[7517] = 16'sb0011000000010110;\n  assign DirectLookupTable_1[7518] = 16'sb0011000000010101;\n  assign DirectLookupTable_1[7519] = 16'sb0011000000010100;\n  assign DirectLookupTable_1[7520] = 16'sb0011000000010011;\n  assign DirectLookupTable_1[7521] = 16'sb0011000000010010;\n  assign DirectLookupTable_1[7522] = 16'sb0011000000010001;\n  assign DirectLookupTable_1[7523] = 16'sb0011000000010000;\n  assign DirectLookupTable_1[7524] = 16'sb0011000000001111;\n  assign DirectLookupTable_1[7525] = 16'sb0011000000001110;\n  assign DirectLookupTable_1[7526] = 16'sb0011000000001101;\n  assign DirectLookupTable_1[7527] = 16'sb0011000000001100;\n  assign DirectLookupTable_1[7528] = 16'sb0011000000001011;\n  assign DirectLookupTable_1[7529] = 16'sb0011000000001010;\n  assign DirectLookupTable_1[7530] = 16'sb0011000000001001;\n  assign DirectLookupTable_1[7531] = 16'sb0011000000001000;\n  assign DirectLookupTable_1[7532] = 16'sb0011000000000111;\n  assign DirectLookupTable_1[7533] = 16'sb0011000000000110;\n  assign DirectLookupTable_1[7534] = 16'sb0011000000000101;\n  assign DirectLookupTable_1[7535] = 16'sb0011000000000100;\n  assign DirectLookupTable_1[7536] = 16'sb0011000000000010;\n  assign DirectLookupTable_1[7537] = 16'sb0011000000000001;\n  assign DirectLookupTable_1[7538] = 16'sb0011000000000000;\n  assign DirectLookupTable_1[7539] = 16'sb0010111111111111;\n  assign DirectLookupTable_1[7540] = 16'sb0010111111111110;\n  assign DirectLookupTable_1[7541] = 16'sb0010111111111101;\n  assign DirectLookupTable_1[7542] = 16'sb0010111111111100;\n  assign DirectLookupTable_1[7543] = 16'sb0010111111111011;\n  assign DirectLookupTable_1[7544] = 16'sb0010111111111010;\n  assign DirectLookupTable_1[7545] = 16'sb0010111111111001;\n  assign DirectLookupTable_1[7546] = 16'sb0010111111111000;\n  assign DirectLookupTable_1[7547] = 16'sb0010111111110111;\n  assign DirectLookupTable_1[7548] = 16'sb0010111111110110;\n  assign DirectLookupTable_1[7549] = 16'sb0010111111110101;\n  assign DirectLookupTable_1[7550] = 16'sb0010111111110100;\n  assign DirectLookupTable_1[7551] = 16'sb0010111111110011;\n  assign DirectLookupTable_1[7552] = 16'sb0010111111110010;\n  assign DirectLookupTable_1[7553] = 16'sb0010111111110001;\n  assign DirectLookupTable_1[7554] = 16'sb0010111111110000;\n  assign DirectLookupTable_1[7555] = 16'sb0010111111101111;\n  assign DirectLookupTable_1[7556] = 16'sb0010111111101110;\n  assign DirectLookupTable_1[7557] = 16'sb0010111111101101;\n  assign DirectLookupTable_1[7558] = 16'sb0010111111101100;\n  assign DirectLookupTable_1[7559] = 16'sb0010111111101011;\n  assign DirectLookupTable_1[7560] = 16'sb0010111111101010;\n  assign DirectLookupTable_1[7561] = 16'sb0010111111101000;\n  assign DirectLookupTable_1[7562] = 16'sb0010111111100111;\n  assign DirectLookupTable_1[7563] = 16'sb0010111111100110;\n  assign DirectLookupTable_1[7564] = 16'sb0010111111100101;\n  assign DirectLookupTable_1[7565] = 16'sb0010111111100100;\n  assign DirectLookupTable_1[7566] = 16'sb0010111111100011;\n  assign DirectLookupTable_1[7567] = 16'sb0010111111100010;\n  assign DirectLookupTable_1[7568] = 16'sb0010111111100001;\n  assign DirectLookupTable_1[7569] = 16'sb0010111111100000;\n  assign DirectLookupTable_1[7570] = 16'sb0010111111011111;\n  assign DirectLookupTable_1[7571] = 16'sb0010111111011110;\n  assign DirectLookupTable_1[7572] = 16'sb0010111111011101;\n  assign DirectLookupTable_1[7573] = 16'sb0010111111011100;\n  assign DirectLookupTable_1[7574] = 16'sb0010111111011011;\n  assign DirectLookupTable_1[7575] = 16'sb0010111111011010;\n  assign DirectLookupTable_1[7576] = 16'sb0010111111011001;\n  assign DirectLookupTable_1[7577] = 16'sb0010111111011000;\n  assign DirectLookupTable_1[7578] = 16'sb0010111111010111;\n  assign DirectLookupTable_1[7579] = 16'sb0010111111010110;\n  assign DirectLookupTable_1[7580] = 16'sb0010111111010101;\n  assign DirectLookupTable_1[7581] = 16'sb0010111111010100;\n  assign DirectLookupTable_1[7582] = 16'sb0010111111010011;\n  assign DirectLookupTable_1[7583] = 16'sb0010111111010010;\n  assign DirectLookupTable_1[7584] = 16'sb0010111111010000;\n  assign DirectLookupTable_1[7585] = 16'sb0010111111001111;\n  assign DirectLookupTable_1[7586] = 16'sb0010111111001110;\n  assign DirectLookupTable_1[7587] = 16'sb0010111111001101;\n  assign DirectLookupTable_1[7588] = 16'sb0010111111001100;\n  assign DirectLookupTable_1[7589] = 16'sb0010111111001011;\n  assign DirectLookupTable_1[7590] = 16'sb0010111111001010;\n  assign DirectLookupTable_1[7591] = 16'sb0010111111001001;\n  assign DirectLookupTable_1[7592] = 16'sb0010111111001000;\n  assign DirectLookupTable_1[7593] = 16'sb0010111111000111;\n  assign DirectLookupTable_1[7594] = 16'sb0010111111000110;\n  assign DirectLookupTable_1[7595] = 16'sb0010111111000101;\n  assign DirectLookupTable_1[7596] = 16'sb0010111111000100;\n  assign DirectLookupTable_1[7597] = 16'sb0010111111000011;\n  assign DirectLookupTable_1[7598] = 16'sb0010111111000010;\n  assign DirectLookupTable_1[7599] = 16'sb0010111111000001;\n  assign DirectLookupTable_1[7600] = 16'sb0010111111000000;\n  assign DirectLookupTable_1[7601] = 16'sb0010111110111111;\n  assign DirectLookupTable_1[7602] = 16'sb0010111110111110;\n  assign DirectLookupTable_1[7603] = 16'sb0010111110111101;\n  assign DirectLookupTable_1[7604] = 16'sb0010111110111100;\n  assign DirectLookupTable_1[7605] = 16'sb0010111110111011;\n  assign DirectLookupTable_1[7606] = 16'sb0010111110111001;\n  assign DirectLookupTable_1[7607] = 16'sb0010111110111000;\n  assign DirectLookupTable_1[7608] = 16'sb0010111110110111;\n  assign DirectLookupTable_1[7609] = 16'sb0010111110110110;\n  assign DirectLookupTable_1[7610] = 16'sb0010111110110101;\n  assign DirectLookupTable_1[7611] = 16'sb0010111110110100;\n  assign DirectLookupTable_1[7612] = 16'sb0010111110110011;\n  assign DirectLookupTable_1[7613] = 16'sb0010111110110010;\n  assign DirectLookupTable_1[7614] = 16'sb0010111110110001;\n  assign DirectLookupTable_1[7615] = 16'sb0010111110110000;\n  assign DirectLookupTable_1[7616] = 16'sb0010111110101111;\n  assign DirectLookupTable_1[7617] = 16'sb0010111110101110;\n  assign DirectLookupTable_1[7618] = 16'sb0010111110101101;\n  assign DirectLookupTable_1[7619] = 16'sb0010111110101100;\n  assign DirectLookupTable_1[7620] = 16'sb0010111110101011;\n  assign DirectLookupTable_1[7621] = 16'sb0010111110101010;\n  assign DirectLookupTable_1[7622] = 16'sb0010111110101001;\n  assign DirectLookupTable_1[7623] = 16'sb0010111110101000;\n  assign DirectLookupTable_1[7624] = 16'sb0010111110100111;\n  assign DirectLookupTable_1[7625] = 16'sb0010111110100110;\n  assign DirectLookupTable_1[7626] = 16'sb0010111110100101;\n  assign DirectLookupTable_1[7627] = 16'sb0010111110100011;\n  assign DirectLookupTable_1[7628] = 16'sb0010111110100010;\n  assign DirectLookupTable_1[7629] = 16'sb0010111110100001;\n  assign DirectLookupTable_1[7630] = 16'sb0010111110100000;\n  assign DirectLookupTable_1[7631] = 16'sb0010111110011111;\n  assign DirectLookupTable_1[7632] = 16'sb0010111110011110;\n  assign DirectLookupTable_1[7633] = 16'sb0010111110011101;\n  assign DirectLookupTable_1[7634] = 16'sb0010111110011100;\n  assign DirectLookupTable_1[7635] = 16'sb0010111110011011;\n  assign DirectLookupTable_1[7636] = 16'sb0010111110011010;\n  assign DirectLookupTable_1[7637] = 16'sb0010111110011001;\n  assign DirectLookupTable_1[7638] = 16'sb0010111110011000;\n  assign DirectLookupTable_1[7639] = 16'sb0010111110010111;\n  assign DirectLookupTable_1[7640] = 16'sb0010111110010110;\n  assign DirectLookupTable_1[7641] = 16'sb0010111110010101;\n  assign DirectLookupTable_1[7642] = 16'sb0010111110010100;\n  assign DirectLookupTable_1[7643] = 16'sb0010111110010011;\n  assign DirectLookupTable_1[7644] = 16'sb0010111110010010;\n  assign DirectLookupTable_1[7645] = 16'sb0010111110010001;\n  assign DirectLookupTable_1[7646] = 16'sb0010111110010000;\n  assign DirectLookupTable_1[7647] = 16'sb0010111110001110;\n  assign DirectLookupTable_1[7648] = 16'sb0010111110001101;\n  assign DirectLookupTable_1[7649] = 16'sb0010111110001100;\n  assign DirectLookupTable_1[7650] = 16'sb0010111110001011;\n  assign DirectLookupTable_1[7651] = 16'sb0010111110001010;\n  assign DirectLookupTable_1[7652] = 16'sb0010111110001001;\n  assign DirectLookupTable_1[7653] = 16'sb0010111110001000;\n  assign DirectLookupTable_1[7654] = 16'sb0010111110000111;\n  assign DirectLookupTable_1[7655] = 16'sb0010111110000110;\n  assign DirectLookupTable_1[7656] = 16'sb0010111110000101;\n  assign DirectLookupTable_1[7657] = 16'sb0010111110000100;\n  assign DirectLookupTable_1[7658] = 16'sb0010111110000011;\n  assign DirectLookupTable_1[7659] = 16'sb0010111110000010;\n  assign DirectLookupTable_1[7660] = 16'sb0010111110000001;\n  assign DirectLookupTable_1[7661] = 16'sb0010111110000000;\n  assign DirectLookupTable_1[7662] = 16'sb0010111101111111;\n  assign DirectLookupTable_1[7663] = 16'sb0010111101111110;\n  assign DirectLookupTable_1[7664] = 16'sb0010111101111101;\n  assign DirectLookupTable_1[7665] = 16'sb0010111101111100;\n  assign DirectLookupTable_1[7666] = 16'sb0010111101111011;\n  assign DirectLookupTable_1[7667] = 16'sb0010111101111001;\n  assign DirectLookupTable_1[7668] = 16'sb0010111101111000;\n  assign DirectLookupTable_1[7669] = 16'sb0010111101110111;\n  assign DirectLookupTable_1[7670] = 16'sb0010111101110110;\n  assign DirectLookupTable_1[7671] = 16'sb0010111101110101;\n  assign DirectLookupTable_1[7672] = 16'sb0010111101110100;\n  assign DirectLookupTable_1[7673] = 16'sb0010111101110011;\n  assign DirectLookupTable_1[7674] = 16'sb0010111101110010;\n  assign DirectLookupTable_1[7675] = 16'sb0010111101110001;\n  assign DirectLookupTable_1[7676] = 16'sb0010111101110000;\n  assign DirectLookupTable_1[7677] = 16'sb0010111101101111;\n  assign DirectLookupTable_1[7678] = 16'sb0010111101101110;\n  assign DirectLookupTable_1[7679] = 16'sb0010111101101101;\n  assign DirectLookupTable_1[7680] = 16'sb0010111101101100;\n  assign DirectLookupTable_1[7681] = 16'sb0010111101101011;\n  assign DirectLookupTable_1[7682] = 16'sb0010111101101010;\n  assign DirectLookupTable_1[7683] = 16'sb0010111101101001;\n  assign DirectLookupTable_1[7684] = 16'sb0010111101101000;\n  assign DirectLookupTable_1[7685] = 16'sb0010111101100110;\n  assign DirectLookupTable_1[7686] = 16'sb0010111101100101;\n  assign DirectLookupTable_1[7687] = 16'sb0010111101100100;\n  assign DirectLookupTable_1[7688] = 16'sb0010111101100011;\n  assign DirectLookupTable_1[7689] = 16'sb0010111101100010;\n  assign DirectLookupTable_1[7690] = 16'sb0010111101100001;\n  assign DirectLookupTable_1[7691] = 16'sb0010111101100000;\n  assign DirectLookupTable_1[7692] = 16'sb0010111101011111;\n  assign DirectLookupTable_1[7693] = 16'sb0010111101011110;\n  assign DirectLookupTable_1[7694] = 16'sb0010111101011101;\n  assign DirectLookupTable_1[7695] = 16'sb0010111101011100;\n  assign DirectLookupTable_1[7696] = 16'sb0010111101011011;\n  assign DirectLookupTable_1[7697] = 16'sb0010111101011010;\n  assign DirectLookupTable_1[7698] = 16'sb0010111101011001;\n  assign DirectLookupTable_1[7699] = 16'sb0010111101011000;\n  assign DirectLookupTable_1[7700] = 16'sb0010111101010111;\n  assign DirectLookupTable_1[7701] = 16'sb0010111101010110;\n  assign DirectLookupTable_1[7702] = 16'sb0010111101010101;\n  assign DirectLookupTable_1[7703] = 16'sb0010111101010011;\n  assign DirectLookupTable_1[7704] = 16'sb0010111101010010;\n  assign DirectLookupTable_1[7705] = 16'sb0010111101010001;\n  assign DirectLookupTable_1[7706] = 16'sb0010111101010000;\n  assign DirectLookupTable_1[7707] = 16'sb0010111101001111;\n  assign DirectLookupTable_1[7708] = 16'sb0010111101001110;\n  assign DirectLookupTable_1[7709] = 16'sb0010111101001101;\n  assign DirectLookupTable_1[7710] = 16'sb0010111101001100;\n  assign DirectLookupTable_1[7711] = 16'sb0010111101001011;\n  assign DirectLookupTable_1[7712] = 16'sb0010111101001010;\n  assign DirectLookupTable_1[7713] = 16'sb0010111101001001;\n  assign DirectLookupTable_1[7714] = 16'sb0010111101001000;\n  assign DirectLookupTable_1[7715] = 16'sb0010111101000111;\n  assign DirectLookupTable_1[7716] = 16'sb0010111101000110;\n  assign DirectLookupTable_1[7717] = 16'sb0010111101000101;\n  assign DirectLookupTable_1[7718] = 16'sb0010111101000100;\n  assign DirectLookupTable_1[7719] = 16'sb0010111101000011;\n  assign DirectLookupTable_1[7720] = 16'sb0010111101000001;\n  assign DirectLookupTable_1[7721] = 16'sb0010111101000000;\n  assign DirectLookupTable_1[7722] = 16'sb0010111100111111;\n  assign DirectLookupTable_1[7723] = 16'sb0010111100111110;\n  assign DirectLookupTable_1[7724] = 16'sb0010111100111101;\n  assign DirectLookupTable_1[7725] = 16'sb0010111100111100;\n  assign DirectLookupTable_1[7726] = 16'sb0010111100111011;\n  assign DirectLookupTable_1[7727] = 16'sb0010111100111010;\n  assign DirectLookupTable_1[7728] = 16'sb0010111100111001;\n  assign DirectLookupTable_1[7729] = 16'sb0010111100111000;\n  assign DirectLookupTable_1[7730] = 16'sb0010111100110111;\n  assign DirectLookupTable_1[7731] = 16'sb0010111100110110;\n  assign DirectLookupTable_1[7732] = 16'sb0010111100110101;\n  assign DirectLookupTable_1[7733] = 16'sb0010111100110100;\n  assign DirectLookupTable_1[7734] = 16'sb0010111100110011;\n  assign DirectLookupTable_1[7735] = 16'sb0010111100110010;\n  assign DirectLookupTable_1[7736] = 16'sb0010111100110000;\n  assign DirectLookupTable_1[7737] = 16'sb0010111100101111;\n  assign DirectLookupTable_1[7738] = 16'sb0010111100101110;\n  assign DirectLookupTable_1[7739] = 16'sb0010111100101101;\n  assign DirectLookupTable_1[7740] = 16'sb0010111100101100;\n  assign DirectLookupTable_1[7741] = 16'sb0010111100101011;\n  assign DirectLookupTable_1[7742] = 16'sb0010111100101010;\n  assign DirectLookupTable_1[7743] = 16'sb0010111100101001;\n  assign DirectLookupTable_1[7744] = 16'sb0010111100101000;\n  assign DirectLookupTable_1[7745] = 16'sb0010111100100111;\n  assign DirectLookupTable_1[7746] = 16'sb0010111100100110;\n  assign DirectLookupTable_1[7747] = 16'sb0010111100100101;\n  assign DirectLookupTable_1[7748] = 16'sb0010111100100100;\n  assign DirectLookupTable_1[7749] = 16'sb0010111100100011;\n  assign DirectLookupTable_1[7750] = 16'sb0010111100100010;\n  assign DirectLookupTable_1[7751] = 16'sb0010111100100001;\n  assign DirectLookupTable_1[7752] = 16'sb0010111100100000;\n  assign DirectLookupTable_1[7753] = 16'sb0010111100011110;\n  assign DirectLookupTable_1[7754] = 16'sb0010111100011101;\n  assign DirectLookupTable_1[7755] = 16'sb0010111100011100;\n  assign DirectLookupTable_1[7756] = 16'sb0010111100011011;\n  assign DirectLookupTable_1[7757] = 16'sb0010111100011010;\n  assign DirectLookupTable_1[7758] = 16'sb0010111100011001;\n  assign DirectLookupTable_1[7759] = 16'sb0010111100011000;\n  assign DirectLookupTable_1[7760] = 16'sb0010111100010111;\n  assign DirectLookupTable_1[7761] = 16'sb0010111100010110;\n  assign DirectLookupTable_1[7762] = 16'sb0010111100010101;\n  assign DirectLookupTable_1[7763] = 16'sb0010111100010100;\n  assign DirectLookupTable_1[7764] = 16'sb0010111100010011;\n  assign DirectLookupTable_1[7765] = 16'sb0010111100010010;\n  assign DirectLookupTable_1[7766] = 16'sb0010111100010001;\n  assign DirectLookupTable_1[7767] = 16'sb0010111100010000;\n  assign DirectLookupTable_1[7768] = 16'sb0010111100001110;\n  assign DirectLookupTable_1[7769] = 16'sb0010111100001101;\n  assign DirectLookupTable_1[7770] = 16'sb0010111100001100;\n  assign DirectLookupTable_1[7771] = 16'sb0010111100001011;\n  assign DirectLookupTable_1[7772] = 16'sb0010111100001010;\n  assign DirectLookupTable_1[7773] = 16'sb0010111100001001;\n  assign DirectLookupTable_1[7774] = 16'sb0010111100001000;\n  assign DirectLookupTable_1[7775] = 16'sb0010111100000111;\n  assign DirectLookupTable_1[7776] = 16'sb0010111100000110;\n  assign DirectLookupTable_1[7777] = 16'sb0010111100000101;\n  assign DirectLookupTable_1[7778] = 16'sb0010111100000100;\n  assign DirectLookupTable_1[7779] = 16'sb0010111100000011;\n  assign DirectLookupTable_1[7780] = 16'sb0010111100000010;\n  assign DirectLookupTable_1[7781] = 16'sb0010111100000001;\n  assign DirectLookupTable_1[7782] = 16'sb0010111100000000;\n  assign DirectLookupTable_1[7783] = 16'sb0010111011111111;\n  assign DirectLookupTable_1[7784] = 16'sb0010111011111101;\n  assign DirectLookupTable_1[7785] = 16'sb0010111011111100;\n  assign DirectLookupTable_1[7786] = 16'sb0010111011111011;\n  assign DirectLookupTable_1[7787] = 16'sb0010111011111010;\n  assign DirectLookupTable_1[7788] = 16'sb0010111011111001;\n  assign DirectLookupTable_1[7789] = 16'sb0010111011111000;\n  assign DirectLookupTable_1[7790] = 16'sb0010111011110111;\n  assign DirectLookupTable_1[7791] = 16'sb0010111011110110;\n  assign DirectLookupTable_1[7792] = 16'sb0010111011110101;\n  assign DirectLookupTable_1[7793] = 16'sb0010111011110100;\n  assign DirectLookupTable_1[7794] = 16'sb0010111011110011;\n  assign DirectLookupTable_1[7795] = 16'sb0010111011110010;\n  assign DirectLookupTable_1[7796] = 16'sb0010111011110001;\n  assign DirectLookupTable_1[7797] = 16'sb0010111011110000;\n  assign DirectLookupTable_1[7798] = 16'sb0010111011101110;\n  assign DirectLookupTable_1[7799] = 16'sb0010111011101101;\n  assign DirectLookupTable_1[7800] = 16'sb0010111011101100;\n  assign DirectLookupTable_1[7801] = 16'sb0010111011101011;\n  assign DirectLookupTable_1[7802] = 16'sb0010111011101010;\n  assign DirectLookupTable_1[7803] = 16'sb0010111011101001;\n  assign DirectLookupTable_1[7804] = 16'sb0010111011101000;\n  assign DirectLookupTable_1[7805] = 16'sb0010111011100111;\n  assign DirectLookupTable_1[7806] = 16'sb0010111011100110;\n  assign DirectLookupTable_1[7807] = 16'sb0010111011100101;\n  assign DirectLookupTable_1[7808] = 16'sb0010111011100100;\n  assign DirectLookupTable_1[7809] = 16'sb0010111011100011;\n  assign DirectLookupTable_1[7810] = 16'sb0010111011100010;\n  assign DirectLookupTable_1[7811] = 16'sb0010111011100001;\n  assign DirectLookupTable_1[7812] = 16'sb0010111011100000;\n  assign DirectLookupTable_1[7813] = 16'sb0010111011011110;\n  assign DirectLookupTable_1[7814] = 16'sb0010111011011101;\n  assign DirectLookupTable_1[7815] = 16'sb0010111011011100;\n  assign DirectLookupTable_1[7816] = 16'sb0010111011011011;\n  assign DirectLookupTable_1[7817] = 16'sb0010111011011010;\n  assign DirectLookupTable_1[7818] = 16'sb0010111011011001;\n  assign DirectLookupTable_1[7819] = 16'sb0010111011011000;\n  assign DirectLookupTable_1[7820] = 16'sb0010111011010111;\n  assign DirectLookupTable_1[7821] = 16'sb0010111011010110;\n  assign DirectLookupTable_1[7822] = 16'sb0010111011010101;\n  assign DirectLookupTable_1[7823] = 16'sb0010111011010100;\n  assign DirectLookupTable_1[7824] = 16'sb0010111011010011;\n  assign DirectLookupTable_1[7825] = 16'sb0010111011010010;\n  assign DirectLookupTable_1[7826] = 16'sb0010111011010001;\n  assign DirectLookupTable_1[7827] = 16'sb0010111011001111;\n  assign DirectLookupTable_1[7828] = 16'sb0010111011001110;\n  assign DirectLookupTable_1[7829] = 16'sb0010111011001101;\n  assign DirectLookupTable_1[7830] = 16'sb0010111011001100;\n  assign DirectLookupTable_1[7831] = 16'sb0010111011001011;\n  assign DirectLookupTable_1[7832] = 16'sb0010111011001010;\n  assign DirectLookupTable_1[7833] = 16'sb0010111011001001;\n  assign DirectLookupTable_1[7834] = 16'sb0010111011001000;\n  assign DirectLookupTable_1[7835] = 16'sb0010111011000111;\n  assign DirectLookupTable_1[7836] = 16'sb0010111011000110;\n  assign DirectLookupTable_1[7837] = 16'sb0010111011000101;\n  assign DirectLookupTable_1[7838] = 16'sb0010111011000100;\n  assign DirectLookupTable_1[7839] = 16'sb0010111011000011;\n  assign DirectLookupTable_1[7840] = 16'sb0010111011000010;\n  assign DirectLookupTable_1[7841] = 16'sb0010111011000000;\n  assign DirectLookupTable_1[7842] = 16'sb0010111010111111;\n  assign DirectLookupTable_1[7843] = 16'sb0010111010111110;\n  assign DirectLookupTable_1[7844] = 16'sb0010111010111101;\n  assign DirectLookupTable_1[7845] = 16'sb0010111010111100;\n  assign DirectLookupTable_1[7846] = 16'sb0010111010111011;\n  assign DirectLookupTable_1[7847] = 16'sb0010111010111010;\n  assign DirectLookupTable_1[7848] = 16'sb0010111010111001;\n  assign DirectLookupTable_1[7849] = 16'sb0010111010111000;\n  assign DirectLookupTable_1[7850] = 16'sb0010111010110111;\n  assign DirectLookupTable_1[7851] = 16'sb0010111010110110;\n  assign DirectLookupTable_1[7852] = 16'sb0010111010110101;\n  assign DirectLookupTable_1[7853] = 16'sb0010111010110100;\n  assign DirectLookupTable_1[7854] = 16'sb0010111010110011;\n  assign DirectLookupTable_1[7855] = 16'sb0010111010110001;\n  assign DirectLookupTable_1[7856] = 16'sb0010111010110000;\n  assign DirectLookupTable_1[7857] = 16'sb0010111010101111;\n  assign DirectLookupTable_1[7858] = 16'sb0010111010101110;\n  assign DirectLookupTable_1[7859] = 16'sb0010111010101101;\n  assign DirectLookupTable_1[7860] = 16'sb0010111010101100;\n  assign DirectLookupTable_1[7861] = 16'sb0010111010101011;\n  assign DirectLookupTable_1[7862] = 16'sb0010111010101010;\n  assign DirectLookupTable_1[7863] = 16'sb0010111010101001;\n  assign DirectLookupTable_1[7864] = 16'sb0010111010101000;\n  assign DirectLookupTable_1[7865] = 16'sb0010111010100111;\n  assign DirectLookupTable_1[7866] = 16'sb0010111010100110;\n  assign DirectLookupTable_1[7867] = 16'sb0010111010100101;\n  assign DirectLookupTable_1[7868] = 16'sb0010111010100011;\n  assign DirectLookupTable_1[7869] = 16'sb0010111010100010;\n  assign DirectLookupTable_1[7870] = 16'sb0010111010100001;\n  assign DirectLookupTable_1[7871] = 16'sb0010111010100000;\n  assign DirectLookupTable_1[7872] = 16'sb0010111010011111;\n  assign DirectLookupTable_1[7873] = 16'sb0010111010011110;\n  assign DirectLookupTable_1[7874] = 16'sb0010111010011101;\n  assign DirectLookupTable_1[7875] = 16'sb0010111010011100;\n  assign DirectLookupTable_1[7876] = 16'sb0010111010011011;\n  assign DirectLookupTable_1[7877] = 16'sb0010111010011010;\n  assign DirectLookupTable_1[7878] = 16'sb0010111010011001;\n  assign DirectLookupTable_1[7879] = 16'sb0010111010011000;\n  assign DirectLookupTable_1[7880] = 16'sb0010111010010111;\n  assign DirectLookupTable_1[7881] = 16'sb0010111010010101;\n  assign DirectLookupTable_1[7882] = 16'sb0010111010010100;\n  assign DirectLookupTable_1[7883] = 16'sb0010111010010011;\n  assign DirectLookupTable_1[7884] = 16'sb0010111010010010;\n  assign DirectLookupTable_1[7885] = 16'sb0010111010010001;\n  assign DirectLookupTable_1[7886] = 16'sb0010111010010000;\n  assign DirectLookupTable_1[7887] = 16'sb0010111010001111;\n  assign DirectLookupTable_1[7888] = 16'sb0010111010001110;\n  assign DirectLookupTable_1[7889] = 16'sb0010111010001101;\n  assign DirectLookupTable_1[7890] = 16'sb0010111010001100;\n  assign DirectLookupTable_1[7891] = 16'sb0010111010001011;\n  assign DirectLookupTable_1[7892] = 16'sb0010111010001010;\n  assign DirectLookupTable_1[7893] = 16'sb0010111010001001;\n  assign DirectLookupTable_1[7894] = 16'sb0010111010000111;\n  assign DirectLookupTable_1[7895] = 16'sb0010111010000110;\n  assign DirectLookupTable_1[7896] = 16'sb0010111010000101;\n  assign DirectLookupTable_1[7897] = 16'sb0010111010000100;\n  assign DirectLookupTable_1[7898] = 16'sb0010111010000011;\n  assign DirectLookupTable_1[7899] = 16'sb0010111010000010;\n  assign DirectLookupTable_1[7900] = 16'sb0010111010000001;\n  assign DirectLookupTable_1[7901] = 16'sb0010111010000000;\n  assign DirectLookupTable_1[7902] = 16'sb0010111001111111;\n  assign DirectLookupTable_1[7903] = 16'sb0010111001111110;\n  assign DirectLookupTable_1[7904] = 16'sb0010111001111101;\n  assign DirectLookupTable_1[7905] = 16'sb0010111001111100;\n  assign DirectLookupTable_1[7906] = 16'sb0010111001111011;\n  assign DirectLookupTable_1[7907] = 16'sb0010111001111001;\n  assign DirectLookupTable_1[7908] = 16'sb0010111001111000;\n  assign DirectLookupTable_1[7909] = 16'sb0010111001110111;\n  assign DirectLookupTable_1[7910] = 16'sb0010111001110110;\n  assign DirectLookupTable_1[7911] = 16'sb0010111001110101;\n  assign DirectLookupTable_1[7912] = 16'sb0010111001110100;\n  assign DirectLookupTable_1[7913] = 16'sb0010111001110011;\n  assign DirectLookupTable_1[7914] = 16'sb0010111001110010;\n  assign DirectLookupTable_1[7915] = 16'sb0010111001110001;\n  assign DirectLookupTable_1[7916] = 16'sb0010111001110000;\n  assign DirectLookupTable_1[7917] = 16'sb0010111001101111;\n  assign DirectLookupTable_1[7918] = 16'sb0010111001101110;\n  assign DirectLookupTable_1[7919] = 16'sb0010111001101100;\n  assign DirectLookupTable_1[7920] = 16'sb0010111001101011;\n  assign DirectLookupTable_1[7921] = 16'sb0010111001101010;\n  assign DirectLookupTable_1[7922] = 16'sb0010111001101001;\n  assign DirectLookupTable_1[7923] = 16'sb0010111001101000;\n  assign DirectLookupTable_1[7924] = 16'sb0010111001100111;\n  assign DirectLookupTable_1[7925] = 16'sb0010111001100110;\n  assign DirectLookupTable_1[7926] = 16'sb0010111001100101;\n  assign DirectLookupTable_1[7927] = 16'sb0010111001100100;\n  assign DirectLookupTable_1[7928] = 16'sb0010111001100011;\n  assign DirectLookupTable_1[7929] = 16'sb0010111001100010;\n  assign DirectLookupTable_1[7930] = 16'sb0010111001100001;\n  assign DirectLookupTable_1[7931] = 16'sb0010111001011111;\n  assign DirectLookupTable_1[7932] = 16'sb0010111001011110;\n  assign DirectLookupTable_1[7933] = 16'sb0010111001011101;\n  assign DirectLookupTable_1[7934] = 16'sb0010111001011100;\n  assign DirectLookupTable_1[7935] = 16'sb0010111001011011;\n  assign DirectLookupTable_1[7936] = 16'sb0010111001011010;\n  assign DirectLookupTable_1[7937] = 16'sb0010111001011001;\n  assign DirectLookupTable_1[7938] = 16'sb0010111001011000;\n  assign DirectLookupTable_1[7939] = 16'sb0010111001010111;\n  assign DirectLookupTable_1[7940] = 16'sb0010111001010110;\n  assign DirectLookupTable_1[7941] = 16'sb0010111001010101;\n  assign DirectLookupTable_1[7942] = 16'sb0010111001010100;\n  assign DirectLookupTable_1[7943] = 16'sb0010111001010010;\n  assign DirectLookupTable_1[7944] = 16'sb0010111001010001;\n  assign DirectLookupTable_1[7945] = 16'sb0010111001010000;\n  assign DirectLookupTable_1[7946] = 16'sb0010111001001111;\n  assign DirectLookupTable_1[7947] = 16'sb0010111001001110;\n  assign DirectLookupTable_1[7948] = 16'sb0010111001001101;\n  assign DirectLookupTable_1[7949] = 16'sb0010111001001100;\n  assign DirectLookupTable_1[7950] = 16'sb0010111001001011;\n  assign DirectLookupTable_1[7951] = 16'sb0010111001001010;\n  assign DirectLookupTable_1[7952] = 16'sb0010111001001001;\n  assign DirectLookupTable_1[7953] = 16'sb0010111001001000;\n  assign DirectLookupTable_1[7954] = 16'sb0010111001000111;\n  assign DirectLookupTable_1[7955] = 16'sb0010111001000101;\n  assign DirectLookupTable_1[7956] = 16'sb0010111001000100;\n  assign DirectLookupTable_1[7957] = 16'sb0010111001000011;\n  assign DirectLookupTable_1[7958] = 16'sb0010111001000010;\n  assign DirectLookupTable_1[7959] = 16'sb0010111001000001;\n  assign DirectLookupTable_1[7960] = 16'sb0010111001000000;\n  assign DirectLookupTable_1[7961] = 16'sb0010111000111111;\n  assign DirectLookupTable_1[7962] = 16'sb0010111000111110;\n  assign DirectLookupTable_1[7963] = 16'sb0010111000111101;\n  assign DirectLookupTable_1[7964] = 16'sb0010111000111100;\n  assign DirectLookupTable_1[7965] = 16'sb0010111000111011;\n  assign DirectLookupTable_1[7966] = 16'sb0010111000111010;\n  assign DirectLookupTable_1[7967] = 16'sb0010111000111000;\n  assign DirectLookupTable_1[7968] = 16'sb0010111000110111;\n  assign DirectLookupTable_1[7969] = 16'sb0010111000110110;\n  assign DirectLookupTable_1[7970] = 16'sb0010111000110101;\n  assign DirectLookupTable_1[7971] = 16'sb0010111000110100;\n  assign DirectLookupTable_1[7972] = 16'sb0010111000110011;\n  assign DirectLookupTable_1[7973] = 16'sb0010111000110010;\n  assign DirectLookupTable_1[7974] = 16'sb0010111000110001;\n  assign DirectLookupTable_1[7975] = 16'sb0010111000110000;\n  assign DirectLookupTable_1[7976] = 16'sb0010111000101111;\n  assign DirectLookupTable_1[7977] = 16'sb0010111000101110;\n  assign DirectLookupTable_1[7978] = 16'sb0010111000101100;\n  assign DirectLookupTable_1[7979] = 16'sb0010111000101011;\n  assign DirectLookupTable_1[7980] = 16'sb0010111000101010;\n  assign DirectLookupTable_1[7981] = 16'sb0010111000101001;\n  assign DirectLookupTable_1[7982] = 16'sb0010111000101000;\n  assign DirectLookupTable_1[7983] = 16'sb0010111000100111;\n  assign DirectLookupTable_1[7984] = 16'sb0010111000100110;\n  assign DirectLookupTable_1[7985] = 16'sb0010111000100101;\n  assign DirectLookupTable_1[7986] = 16'sb0010111000100100;\n  assign DirectLookupTable_1[7987] = 16'sb0010111000100011;\n  assign DirectLookupTable_1[7988] = 16'sb0010111000100010;\n  assign DirectLookupTable_1[7989] = 16'sb0010111000100001;\n  assign DirectLookupTable_1[7990] = 16'sb0010111000011111;\n  assign DirectLookupTable_1[7991] = 16'sb0010111000011110;\n  assign DirectLookupTable_1[7992] = 16'sb0010111000011101;\n  assign DirectLookupTable_1[7993] = 16'sb0010111000011100;\n  assign DirectLookupTable_1[7994] = 16'sb0010111000011011;\n  assign DirectLookupTable_1[7995] = 16'sb0010111000011010;\n  assign DirectLookupTable_1[7996] = 16'sb0010111000011001;\n  assign DirectLookupTable_1[7997] = 16'sb0010111000011000;\n  assign DirectLookupTable_1[7998] = 16'sb0010111000010111;\n  assign DirectLookupTable_1[7999] = 16'sb0010111000010110;\n  assign DirectLookupTable_1[8000] = 16'sb0010111000010101;\n  assign DirectLookupTable_1[8001] = 16'sb0010111000010011;\n  assign DirectLookupTable_1[8002] = 16'sb0010111000010010;\n  assign DirectLookupTable_1[8003] = 16'sb0010111000010001;\n  assign DirectLookupTable_1[8004] = 16'sb0010111000010000;\n  assign DirectLookupTable_1[8005] = 16'sb0010111000001111;\n  assign DirectLookupTable_1[8006] = 16'sb0010111000001110;\n  assign DirectLookupTable_1[8007] = 16'sb0010111000001101;\n  assign DirectLookupTable_1[8008] = 16'sb0010111000001100;\n  assign DirectLookupTable_1[8009] = 16'sb0010111000001011;\n  assign DirectLookupTable_1[8010] = 16'sb0010111000001010;\n  assign DirectLookupTable_1[8011] = 16'sb0010111000001001;\n  assign DirectLookupTable_1[8012] = 16'sb0010111000000111;\n  assign DirectLookupTable_1[8013] = 16'sb0010111000000110;\n  assign DirectLookupTable_1[8014] = 16'sb0010111000000101;\n  assign DirectLookupTable_1[8015] = 16'sb0010111000000100;\n  assign DirectLookupTable_1[8016] = 16'sb0010111000000011;\n  assign DirectLookupTable_1[8017] = 16'sb0010111000000010;\n  assign DirectLookupTable_1[8018] = 16'sb0010111000000001;\n  assign DirectLookupTable_1[8019] = 16'sb0010111000000000;\n  assign DirectLookupTable_1[8020] = 16'sb0010110111111111;\n  assign DirectLookupTable_1[8021] = 16'sb0010110111111110;\n  assign DirectLookupTable_1[8022] = 16'sb0010110111111101;\n  assign DirectLookupTable_1[8023] = 16'sb0010110111111011;\n  assign DirectLookupTable_1[8024] = 16'sb0010110111111010;\n  assign DirectLookupTable_1[8025] = 16'sb0010110111111001;\n  assign DirectLookupTable_1[8026] = 16'sb0010110111111000;\n  assign DirectLookupTable_1[8027] = 16'sb0010110111110111;\n  assign DirectLookupTable_1[8028] = 16'sb0010110111110110;\n  assign DirectLookupTable_1[8029] = 16'sb0010110111110101;\n  assign DirectLookupTable_1[8030] = 16'sb0010110111110100;\n  assign DirectLookupTable_1[8031] = 16'sb0010110111110011;\n  assign DirectLookupTable_1[8032] = 16'sb0010110111110010;\n  assign DirectLookupTable_1[8033] = 16'sb0010110111110000;\n  assign DirectLookupTable_1[8034] = 16'sb0010110111101111;\n  assign DirectLookupTable_1[8035] = 16'sb0010110111101110;\n  assign DirectLookupTable_1[8036] = 16'sb0010110111101101;\n  assign DirectLookupTable_1[8037] = 16'sb0010110111101100;\n  assign DirectLookupTable_1[8038] = 16'sb0010110111101011;\n  assign DirectLookupTable_1[8039] = 16'sb0010110111101010;\n  assign DirectLookupTable_1[8040] = 16'sb0010110111101001;\n  assign DirectLookupTable_1[8041] = 16'sb0010110111101000;\n  assign DirectLookupTable_1[8042] = 16'sb0010110111100111;\n  assign DirectLookupTable_1[8043] = 16'sb0010110111100110;\n  assign DirectLookupTable_1[8044] = 16'sb0010110111100100;\n  assign DirectLookupTable_1[8045] = 16'sb0010110111100011;\n  assign DirectLookupTable_1[8046] = 16'sb0010110111100010;\n  assign DirectLookupTable_1[8047] = 16'sb0010110111100001;\n  assign DirectLookupTable_1[8048] = 16'sb0010110111100000;\n  assign DirectLookupTable_1[8049] = 16'sb0010110111011111;\n  assign DirectLookupTable_1[8050] = 16'sb0010110111011110;\n  assign DirectLookupTable_1[8051] = 16'sb0010110111011101;\n  assign DirectLookupTable_1[8052] = 16'sb0010110111011100;\n  assign DirectLookupTable_1[8053] = 16'sb0010110111011011;\n  assign DirectLookupTable_1[8054] = 16'sb0010110111011001;\n  assign DirectLookupTable_1[8055] = 16'sb0010110111011000;\n  assign DirectLookupTable_1[8056] = 16'sb0010110111010111;\n  assign DirectLookupTable_1[8057] = 16'sb0010110111010110;\n  assign DirectLookupTable_1[8058] = 16'sb0010110111010101;\n  assign DirectLookupTable_1[8059] = 16'sb0010110111010100;\n  assign DirectLookupTable_1[8060] = 16'sb0010110111010011;\n  assign DirectLookupTable_1[8061] = 16'sb0010110111010010;\n  assign DirectLookupTable_1[8062] = 16'sb0010110111010001;\n  assign DirectLookupTable_1[8063] = 16'sb0010110111010000;\n  assign DirectLookupTable_1[8064] = 16'sb0010110111001111;\n  assign DirectLookupTable_1[8065] = 16'sb0010110111001101;\n  assign DirectLookupTable_1[8066] = 16'sb0010110111001100;\n  assign DirectLookupTable_1[8067] = 16'sb0010110111001011;\n  assign DirectLookupTable_1[8068] = 16'sb0010110111001010;\n  assign DirectLookupTable_1[8069] = 16'sb0010110111001001;\n  assign DirectLookupTable_1[8070] = 16'sb0010110111001000;\n  assign DirectLookupTable_1[8071] = 16'sb0010110111000111;\n  assign DirectLookupTable_1[8072] = 16'sb0010110111000110;\n  assign DirectLookupTable_1[8073] = 16'sb0010110111000101;\n  assign DirectLookupTable_1[8074] = 16'sb0010110111000100;\n  assign DirectLookupTable_1[8075] = 16'sb0010110111000010;\n  assign DirectLookupTable_1[8076] = 16'sb0010110111000001;\n  assign DirectLookupTable_1[8077] = 16'sb0010110111000000;\n  assign DirectLookupTable_1[8078] = 16'sb0010110110111111;\n  assign DirectLookupTable_1[8079] = 16'sb0010110110111110;\n  assign DirectLookupTable_1[8080] = 16'sb0010110110111101;\n  assign DirectLookupTable_1[8081] = 16'sb0010110110111100;\n  assign DirectLookupTable_1[8082] = 16'sb0010110110111011;\n  assign DirectLookupTable_1[8083] = 16'sb0010110110111010;\n  assign DirectLookupTable_1[8084] = 16'sb0010110110111001;\n  assign DirectLookupTable_1[8085] = 16'sb0010110110110111;\n  assign DirectLookupTable_1[8086] = 16'sb0010110110110110;\n  assign DirectLookupTable_1[8087] = 16'sb0010110110110101;\n  assign DirectLookupTable_1[8088] = 16'sb0010110110110100;\n  assign DirectLookupTable_1[8089] = 16'sb0010110110110011;\n  assign DirectLookupTable_1[8090] = 16'sb0010110110110010;\n  assign DirectLookupTable_1[8091] = 16'sb0010110110110001;\n  assign DirectLookupTable_1[8092] = 16'sb0010110110110000;\n  assign DirectLookupTable_1[8093] = 16'sb0010110110101111;\n  assign DirectLookupTable_1[8094] = 16'sb0010110110101110;\n  assign DirectLookupTable_1[8095] = 16'sb0010110110101100;\n  assign DirectLookupTable_1[8096] = 16'sb0010110110101011;\n  assign DirectLookupTable_1[8097] = 16'sb0010110110101010;\n  assign DirectLookupTable_1[8098] = 16'sb0010110110101001;\n  assign DirectLookupTable_1[8099] = 16'sb0010110110101000;\n  assign DirectLookupTable_1[8100] = 16'sb0010110110100111;\n  assign DirectLookupTable_1[8101] = 16'sb0010110110100110;\n  assign DirectLookupTable_1[8102] = 16'sb0010110110100101;\n  assign DirectLookupTable_1[8103] = 16'sb0010110110100100;\n  assign DirectLookupTable_1[8104] = 16'sb0010110110100011;\n  assign DirectLookupTable_1[8105] = 16'sb0010110110100001;\n  assign DirectLookupTable_1[8106] = 16'sb0010110110100000;\n  assign DirectLookupTable_1[8107] = 16'sb0010110110011111;\n  assign DirectLookupTable_1[8108] = 16'sb0010110110011110;\n  assign DirectLookupTable_1[8109] = 16'sb0010110110011101;\n  assign DirectLookupTable_1[8110] = 16'sb0010110110011100;\n  assign DirectLookupTable_1[8111] = 16'sb0010110110011011;\n  assign DirectLookupTable_1[8112] = 16'sb0010110110011010;\n  assign DirectLookupTable_1[8113] = 16'sb0010110110011001;\n  assign DirectLookupTable_1[8114] = 16'sb0010110110011000;\n  assign DirectLookupTable_1[8115] = 16'sb0010110110010110;\n  assign DirectLookupTable_1[8116] = 16'sb0010110110010101;\n  assign DirectLookupTable_1[8117] = 16'sb0010110110010100;\n  assign DirectLookupTable_1[8118] = 16'sb0010110110010011;\n  assign DirectLookupTable_1[8119] = 16'sb0010110110010010;\n  assign DirectLookupTable_1[8120] = 16'sb0010110110010001;\n  assign DirectLookupTable_1[8121] = 16'sb0010110110010000;\n  assign DirectLookupTable_1[8122] = 16'sb0010110110001111;\n  assign DirectLookupTable_1[8123] = 16'sb0010110110001110;\n  assign DirectLookupTable_1[8124] = 16'sb0010110110001101;\n  assign DirectLookupTable_1[8125] = 16'sb0010110110001011;\n  assign DirectLookupTable_1[8126] = 16'sb0010110110001010;\n  assign DirectLookupTable_1[8127] = 16'sb0010110110001001;\n  assign DirectLookupTable_1[8128] = 16'sb0010110110001000;\n  assign DirectLookupTable_1[8129] = 16'sb0010110110000111;\n  assign DirectLookupTable_1[8130] = 16'sb0010110110000110;\n  assign DirectLookupTable_1[8131] = 16'sb0010110110000101;\n  assign DirectLookupTable_1[8132] = 16'sb0010110110000100;\n  assign DirectLookupTable_1[8133] = 16'sb0010110110000011;\n  assign DirectLookupTable_1[8134] = 16'sb0010110110000001;\n  assign DirectLookupTable_1[8135] = 16'sb0010110110000000;\n  assign DirectLookupTable_1[8136] = 16'sb0010110101111111;\n  assign DirectLookupTable_1[8137] = 16'sb0010110101111110;\n  assign DirectLookupTable_1[8138] = 16'sb0010110101111101;\n  assign DirectLookupTable_1[8139] = 16'sb0010110101111100;\n  assign DirectLookupTable_1[8140] = 16'sb0010110101111011;\n  assign DirectLookupTable_1[8141] = 16'sb0010110101111010;\n  assign DirectLookupTable_1[8142] = 16'sb0010110101111001;\n  assign DirectLookupTable_1[8143] = 16'sb0010110101111000;\n  assign DirectLookupTable_1[8144] = 16'sb0010110101110110;\n  assign DirectLookupTable_1[8145] = 16'sb0010110101110101;\n  assign DirectLookupTable_1[8146] = 16'sb0010110101110100;\n  assign DirectLookupTable_1[8147] = 16'sb0010110101110011;\n  assign DirectLookupTable_1[8148] = 16'sb0010110101110010;\n  assign DirectLookupTable_1[8149] = 16'sb0010110101110001;\n  assign DirectLookupTable_1[8150] = 16'sb0010110101110000;\n  assign DirectLookupTable_1[8151] = 16'sb0010110101101111;\n  assign DirectLookupTable_1[8152] = 16'sb0010110101101110;\n  assign DirectLookupTable_1[8153] = 16'sb0010110101101100;\n  assign DirectLookupTable_1[8154] = 16'sb0010110101101011;\n  assign DirectLookupTable_1[8155] = 16'sb0010110101101010;\n  assign DirectLookupTable_1[8156] = 16'sb0010110101101001;\n  assign DirectLookupTable_1[8157] = 16'sb0010110101101000;\n  assign DirectLookupTable_1[8158] = 16'sb0010110101100111;\n  assign DirectLookupTable_1[8159] = 16'sb0010110101100110;\n  assign DirectLookupTable_1[8160] = 16'sb0010110101100101;\n  assign DirectLookupTable_1[8161] = 16'sb0010110101100100;\n  assign DirectLookupTable_1[8162] = 16'sb0010110101100011;\n  assign DirectLookupTable_1[8163] = 16'sb0010110101100001;\n  assign DirectLookupTable_1[8164] = 16'sb0010110101100000;\n  assign DirectLookupTable_1[8165] = 16'sb0010110101011111;\n  assign DirectLookupTable_1[8166] = 16'sb0010110101011110;\n  assign DirectLookupTable_1[8167] = 16'sb0010110101011101;\n  assign DirectLookupTable_1[8168] = 16'sb0010110101011100;\n  assign DirectLookupTable_1[8169] = 16'sb0010110101011011;\n  assign DirectLookupTable_1[8170] = 16'sb0010110101011010;\n  assign DirectLookupTable_1[8171] = 16'sb0010110101011001;\n  assign DirectLookupTable_1[8172] = 16'sb0010110101010111;\n  assign DirectLookupTable_1[8173] = 16'sb0010110101010110;\n  assign DirectLookupTable_1[8174] = 16'sb0010110101010101;\n  assign DirectLookupTable_1[8175] = 16'sb0010110101010100;\n  assign DirectLookupTable_1[8176] = 16'sb0010110101010011;\n  assign DirectLookupTable_1[8177] = 16'sb0010110101010010;\n  assign DirectLookupTable_1[8178] = 16'sb0010110101010001;\n  assign DirectLookupTable_1[8179] = 16'sb0010110101010000;\n  assign DirectLookupTable_1[8180] = 16'sb0010110101001111;\n  assign DirectLookupTable_1[8181] = 16'sb0010110101001101;\n  assign DirectLookupTable_1[8182] = 16'sb0010110101001100;\n  assign DirectLookupTable_1[8183] = 16'sb0010110101001011;\n  assign DirectLookupTable_1[8184] = 16'sb0010110101001010;\n  assign DirectLookupTable_1[8185] = 16'sb0010110101001001;\n  assign DirectLookupTable_1[8186] = 16'sb0010110101001000;\n  assign DirectLookupTable_1[8187] = 16'sb0010110101000111;\n  assign DirectLookupTable_1[8188] = 16'sb0010110101000110;\n  assign DirectLookupTable_1[8189] = 16'sb0010110101000101;\n  assign DirectLookupTable_1[8190] = 16'sb0010110101000011;\n  assign DirectLookupTable_1[8191] = 16'sb0010110101000010;\n  assign lutCosineout = DirectLookupTable_1[lutaddrInReg];\n\n  // Cos lookup table output register\n  always @(posedge clk)\n    begin : LUTCosineoutResetRegister_process\n      if (enb_1_8_0) begin\n        lutCosineoutreg1 <= lutCosineout;\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : LUTCosineoutRegister_process\n      if (reset == 1'b1) begin\n        lutCosine_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          lutCosine_1 <= lutCosineoutreg1;\n        end\n      end\n    end\n\n  assign lutCosine = lutCosine_1;\n\nendmodule  // CosLookUpTableGen_block\n\n"},{"name":"WaveformGen_block.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/WaveformGen_block.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: WaveformGen_block\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Correction/NCO/WaveformGe\n// Hierarchy Level: 4\n// Model version: 9.2\n// \n// Wave form Generation Component\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule WaveformGen_block\n          (clk,\n           reset,\n           enb_1_8_0,\n           phaseIdx,\n           exp_re,\n           exp_im);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_0;\n  input   [15:0] phaseIdx;  // ufix16\n  output  signed [15:0] exp_re;  // sfix16_En14\n  output  signed [15:0] exp_im;  // sfix16_En14\n\n\n  reg [15:0] phaseIdxReg;  // ufix16\n  wire msb1;  // ufix1\n  wire msb2;  // ufix1\n  wire signSel;  // ufix1\n  reg  [2:0] signSelRegComp_reg;  // ufix1 [3]\n  wire signSelReg;  // ufix1\n  wire [13:0] lutaddr1;  // ufix14\n  wire sin45Sel;  // ufix1\n  reg  [2:0] sin45SelRegComp_reg;  // ufix1 [3]\n  wire sin45SelReg;  // ufix1\n  wire msb3;  // ufix1\n  wire lutSel;  // ufix1\n  reg  [2:0] lutSelRegComp_reg;  // ufix1 [3]\n  wire lutSelReg;  // ufix1\n  wire [14:0] lutaddrmax;  // ufix15\n  wire [15:0] subtractor_sub_temp;  // ufix16\n  wire [15:0] subtractor_1;  // ufix16\n  wire [15:0] subtractor_2;  // ufix16\n  wire [13:0] lutaddr2;  // ufix14\n  wire [13:0] lutaddr;  // ufix14\n  wire [12:0] lutaddrO;  // ufix13\n  wire signed [15:0] lutoutcos;  // sfix16_En14\n  wire signed [15:0] lutoutsin;  // sfix16_En14\n  wire signed [15:0] lutselcos;  // sfix16_En14\n  wire signed [15:0] octantVal;  // sfix16_En14\n  wire signed [15:0] fullcosmag;  // sfix16_En14\n  wire signed [16:0] uminus_cast;  // sfix17_En14\n  wire signed [16:0] uminus_cast_1;  // sfix17_En14\n  wire signed [15:0] inverseCos;  // sfix16_En14\n  wire signed [15:0] cosout;  // sfix16_En14\n  reg  [2:0] sineSignSelRegComp_reg;  // ufix1 [3]\n  wire sineSignSelReg;  // ufix1\n  wire signed [15:0] lutselsin;  // sfix16_En14\n  wire signed [15:0] fullsinmag;  // sfix16_En14\n  wire signed [16:0] uminus_cast_2;  // sfix17_En14\n  wire signed [16:0] uminus_cast_3;  // sfix17_En14\n  wire signed [15:0] inverseSin;  // sfix16_En14\n  wire signed [15:0] sinout;  // sfix16_En14\n\n\n  always @(posedge clk or posedge reset)\n    begin : phaseIdxRegister_process\n      if (reset == 1'b1) begin\n        phaseIdxReg <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          phaseIdxReg <= phaseIdx;\n        end\n      end\n    end\n\n  // Sine sign selection signal\n  assign msb1 = phaseIdxReg[15];\n\n  assign msb2 = phaseIdxReg[14];\n\n  // Cosine sign selection signal\n  assign signSel = msb1 ^ msb2;\n\n  always @(posedge clk or posedge reset)\n    begin : signSelRegComp_process\n      if (reset == 1'b1) begin\n        signSelRegComp_reg <= {3{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          signSelRegComp_reg[0] <= signSel;\n          signSelRegComp_reg[32'sd2:32'sd1] <= signSelRegComp_reg[32'sd1:32'sd0];\n        end\n      end\n    end\n\n  assign signSelReg = signSelRegComp_reg[2];\n\n  assign lutaddr1 = phaseIdxReg[13:0];\n\n  // 45 degree address\n  assign sin45Sel = lutaddr1 == 14'b10000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : sin45SelRegComp_process\n      if (reset == 1'b1) begin\n        sin45SelRegComp_reg <= {3{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          sin45SelRegComp_reg[0] <= sin45Sel;\n          sin45SelRegComp_reg[32'sd2:32'sd1] <= sin45SelRegComp_reg[32'sd1:32'sd0];\n        end\n      end\n    end\n\n  assign sin45SelReg = sin45SelRegComp_reg[2];\n\n  assign msb3 = phaseIdxReg[13];\n\n  // LUT selection signal\n  assign lutSel = msb2 ^ msb3;\n\n  always @(posedge clk or posedge reset)\n    begin : lutSelRegComp_process\n      if (reset == 1'b1) begin\n        lutSelRegComp_reg <= {3{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          lutSelRegComp_reg[0] <= lutSel;\n          lutSelRegComp_reg[32'sd2:32'sd1] <= lutSelRegComp_reg[32'sd1:32'sd0];\n        end\n      end\n    end\n\n  assign lutSelReg = lutSelRegComp_reg[2];\n\n  // Map LUT address in correct phase\n  assign lutaddrmax = 15'b100000000000000;\n\n  assign subtractor_1 = {1'b0, lutaddrmax};\n  assign subtractor_2 = {2'b0, lutaddr1};\n  assign subtractor_sub_temp = subtractor_1 - subtractor_2;\n  assign lutaddr2 = subtractor_sub_temp[13:0];\n\n  assign lutaddr = (msb3 == 1'b0 ? lutaddr1 :\n              lutaddr2);\n\n  assign lutaddrO = lutaddr[12:0];\n\n  CosLookUpTableGen_block u_Cos_Wave_inst (.clk(clk),\n                                           .reset(reset),\n                                           .enb_1_8_0(enb_1_8_0),\n                                           .lutaddr(lutaddrO),  // ufix13\n                                           .lutCosine(lutoutcos)  // sfix16_En14\n                                           );\n\n  SinLookUpTableGen_block u_Sin_Wave_inst (.clk(clk),\n                                           .reset(reset),\n                                           .enb_1_8_0(enb_1_8_0),\n                                           .lutaddr(lutaddrO),  // ufix13\n                                           .lutSine(lutoutsin)  // sfix16_En14\n                                           );\n\n  // Select cosine output LUT\n  assign lutselcos = (lutSelReg == 1'b0 ? lutoutcos :\n              lutoutsin);\n\n  assign octantVal = 16'sb0010110101000001;\n\n  // Assign cosine pi/4 value\n  assign fullcosmag = (sin45SelReg == 1'b0 ? lutselcos :\n              octantVal);\n\n  assign uminus_cast = {fullcosmag[15], fullcosmag};\n  assign uminus_cast_1 =  - (uminus_cast);\n  assign inverseCos = uminus_cast_1[15:0];\n\n  // Select sign of cosine ouptput\n  assign cosout = (signSelReg == 1'b0 ? fullcosmag :\n              inverseCos);\n\n  assign exp_re = cosout;\n\n  always @(posedge clk or posedge reset)\n    begin : sineSignSelRegComp_process\n      if (reset == 1'b1) begin\n        sineSignSelRegComp_reg <= {3{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          sineSignSelRegComp_reg[0] <= msb1;\n          sineSignSelRegComp_reg[32'sd2:32'sd1] <= sineSignSelRegComp_reg[32'sd1:32'sd0];\n        end\n      end\n    end\n\n  assign sineSignSelReg = sineSignSelRegComp_reg[2];\n\n  // Select sine output LUT\n  assign lutselsin = (lutSelReg == 1'b0 ? lutoutsin :\n              lutoutcos);\n\n  // Assign sine pi/4 value\n  assign fullsinmag = (sin45SelReg == 1'b0 ? lutselsin :\n              octantVal);\n\n  assign uminus_cast_2 = {fullsinmag[15], fullsinmag};\n  assign uminus_cast_3 =  - (uminus_cast_2);\n  assign inverseSin = uminus_cast_3[15:0];\n\n  // Select sign of sine output\n  assign sinout = (sineSignSelReg == 1'b0 ? fullsinmag :\n              inverseSin);\n\n  assign exp_im = sinout;\n\nendmodule  // WaveformGen_block\n\n"},{"name":"NCO_block.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/NCO_block.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: NCO_block\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Correction/NC\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// NCO\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule NCO_block\n          (clk,\n           reset,\n           enb_1_8_0,\n           inc,\n           validIn,\n           complexexp_re,\n           complexexp_im,\n           validOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_0;\n  input   [15:0] inc;  // uint16\n  input   validIn;\n  output  signed [15:0] complexexp_re;  // sfix16_En14\n  output  signed [15:0] complexexp_im;  // sfix16_En14\n  output  validOut;\n\n\n  reg  [4:0] outsel_reg_reg;  // ufix1 [5]\n  wire outsel;\n  wire signed [15:0] outzero_re;  // sfix16_En14\n  wire signed [15:0] outzero_im;  // sfix16_En14\n  wire signed [15:0] const0;  // sfix16\n  wire signed [15:0] pInc;  // sfix16\n  wire signed [15:0] validPInc;  // sfix16\n  reg signed [15:0] accphase_reg;  // sfix16\n  wire signed [15:0] addpInc;  // sfix16\n  wire signed [15:0] pOffset;  // sfix16\n  wire signed [15:0] accoffset;  // sfix16\n  reg signed [15:0] accoffsete_reg;  // sfix16\n  wire signed [15:0] outs_re;  // sfix16_En14\n  wire signed [15:0] outs_im;  // sfix16_En14\n  wire signed [15:0] validouts_re;  // sfix16_En14\n  wire signed [15:0] validouts_im;  // sfix16_En14\n  reg signed [15:0] complexexp_re_1;  // sfix16_En14\n  reg signed [15:0] complexexp_im_1;  // sfix16_En14\n  reg  validOut_1;\n\n\n  always @(posedge clk or posedge reset)\n    begin : outsel_reg_process\n      if (reset == 1'b1) begin\n        outsel_reg_reg <= {5{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          outsel_reg_reg[0] <= validIn;\n          outsel_reg_reg[32'sd4:32'sd1] <= outsel_reg_reg[32'sd3:32'sd0];\n        end\n      end\n    end\n\n  assign outsel = outsel_reg_reg[4];\n\n  assign outzero_re = 16'sb0000000000000000;\n  assign outzero_im = 16'sb0000000000000000;\n\n  // Constant Zero\n  assign const0 = 16'sb0000000000000000;\n\n  assign pInc = inc;\n\n  assign validPInc = (validIn == 1'b0 ? const0 :\n              pInc);\n\n  // Add phase increment\n  assign addpInc = accphase_reg + validPInc;\n\n  // Phase increment accumulator register\n  always @(posedge clk or posedge reset)\n    begin : AccPhaseRegister_process\n      if (reset == 1'b1) begin\n        accphase_reg <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          accphase_reg <= addpInc;\n        end\n      end\n    end\n\n  assign pOffset = 16'sb0000000000000000;\n\n  // Add phase offset\n  assign accoffset = accphase_reg + pOffset;\n\n  // Phase offset accumulator register\n  always @(posedge clk or posedge reset)\n    begin : AccOffsetRegister_process\n      if (reset == 1'b1) begin\n        accoffsete_reg <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          accoffsete_reg <= accoffset;\n        end\n      end\n    end\n\n  WaveformGen_block u_Wave_inst (.clk(clk),\n                                 .reset(reset),\n                                 .enb_1_8_0(enb_1_8_0),\n                                 .phaseIdx(accoffsete_reg),  // sfix16\n                                 .exp_re(outs_re),  // sfix16_En14\n                                 .exp_im(outs_im)  // sfix16_En14\n                                 );\n\n  assign validouts_re = (outsel == 1'b0 ? outzero_re :\n              outs_re);\n  assign validouts_im = (outsel == 1'b0 ? outzero_im :\n              outs_im);\n\n  // Output register\n  always @(posedge clk or posedge reset)\n    begin : OutputRegister_process\n      if (reset == 1'b1) begin\n        complexexp_re_1 <= 16'sb0000000000000000;\n        complexexp_im_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          complexexp_re_1 <= validouts_re;\n          complexexp_im_1 <= validouts_im;\n        end\n      end\n    end\n\n  // validOut register\n  always @(posedge clk or posedge reset)\n    begin : validOut_reg_process\n      if (reset == 1'b1) begin\n        validOut_1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          validOut_1 <= outsel;\n        end\n      end\n    end\n\n  assign complexexp_re = complexexp_re_1;\n\n  assign complexexp_im = complexexp_im_1;\n\n  assign validOut = validOut_1;\n\nendmodule  // NCO_block\n\n"},{"name":"Fine_CFO_Correction.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Fine_CFO_Correction.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Fine_CFO_Correction\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Correctio\n// Hierarchy Level: 2\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Fine_CFO_Correction\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           freqIn,\n           freqValidIn,\n           dataIn_re,\n           dataIn_im,\n           validIn,\n           lstfStartIn,\n           freqOut,\n           freqValidOut,\n           dataOut_re,\n           dataOut_im,\n           validOut,\n           lstfStartOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   signed [33:0] freqIn;  // sfix34_En33\n  input   freqValidIn;\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  input   validIn;\n  input   lstfStartIn;\n  output  signed [33:0] freqOut;  // sfix34_En33\n  output  freqValidOut;\n  output  signed [15:0] dataOut_re;  // sfix16_En12\n  output  signed [15:0] dataOut_im;  // sfix16_En12\n  output  validOut;\n  output  lstfStartOut;\n\n\n  reg signed [33:0] freqIn_1;  // sfix34_En33\n  reg signed [33:0] Delay11_bypass_reg;  // sfix34\n  wire signed [33:0] Delay11_out1;  // sfix34_En33\n  wire signed [33:0] Delay11_out1_1;  // sfix34_En33\n  reg signed [33:0] Delay11_out1_2;  // sfix34_En33\n  reg signed [33:0] Delay28_reg [0:7];  // sfix34 [8]\n  reg signed [33:0] Delay28_reg_next [0:7];  // sfix34_En33 [8]\n  reg signed [33:0] Delay28_out1;  // sfix34_En33\n  wire signed [33:0] Delay28_out1_1;  // sfix34_En33\n  reg signed [33:0] Delay28_out1_2;  // sfix34_En33\n  reg signed [33:0] Delay29_reg [0:1];  // sfix34 [2]\n  wire signed [33:0] Delay29_reg_next [0:1];  // sfix34_En33 [2]\n  wire signed [33:0] Delay29_out1;  // sfix34_En33\n  wire signed [33:0] Delay29_out1_1;  // sfix34_En33\n  reg signed [33:0] Delay29_out1_2;  // sfix34_En33\n  reg signed [33:0] Delay311_reg [0:2];  // sfix34 [3]\n  reg signed [33:0] Delay311_reg_next [0:2];  // sfix34_En33 [3]\n  reg signed [33:0] Delay31_out1;  // sfix34_En33\n  wire freqValidIn_1;\n  reg  freqValidIn_2;\n  reg  Delay32_out1;\n  wire Delay32_out1_1;\n  reg  Delay32_out1_2;\n  reg  [7:0] Delay35_reg;  // ufix1 [8]\n  wire Delay35_out1;\n  wire Delay35_out1_1;\n  reg  Delay35_out1_2;\n  reg  [1:0] Delay36_reg;  // ufix1 [2]\n  wire Delay36_out1;\n  wire Delay36_out1_1;\n  reg  Delay36_out1_2;\n  reg  [2:0] Delay38_reg;  // ufix1 [3]\n  wire Delay38_out1;\n  wire signed [15:0] dataIn_re_1;  // sfix16_En12\n  wire signed [15:0] dataIn_im_1;  // sfix16_En12\n  reg signed [15:0] dataIn_re_2;  // sfix16_En12\n  reg signed [15:0] dataIn_im_2;  // sfix16_En12\n  reg signed [15:0] Delay8_out1_re;  // sfix16_En12\n  reg signed [15:0] Delay8_out1_im;  // sfix16_En12\n  wire signed [15:0] Delay8_out1_re_1;  // sfix16_En12\n  wire signed [15:0] Delay8_out1_im_1;  // sfix16_En12\n  reg signed [15:0] Delay8_out1_re_2;  // sfix16_En12\n  reg signed [15:0] Delay8_out1_im_2;  // sfix16_En12\n  reg signed [15:0] Delay7_reg_re [0:7];  // sfix16_En12 [8]\n  reg signed [15:0] Delay7_reg_im [0:7];  // sfix16_En12 [8]\n  reg signed [15:0] Delay7_reg_next_re [0:7];  // sfix16_En12 [8]\n  reg signed [15:0] Delay7_reg_next_im [0:7];  // sfix16_En12 [8]\n  reg signed [15:0] Delay7_out1_re;  // sfix16_En12\n  reg signed [15:0] Delay7_out1_im;  // sfix16_En12\n  wire signed [15:0] Delay7_out1_re_1;  // sfix16_En12\n  wire signed [15:0] Delay7_out1_im_1;  // sfix16_En12\n  reg signed [15:0] DTConverter1_bypass_reg_re;  // sfix16_En12\n  reg signed [15:0] DTConverter1_bypass_reg_im;  // sfix16_En12\n  wire signed [15:0] Delay7_out1_re_2;  // sfix16_En12\n  wire signed [15:0] Delay7_out1_im_2;  // sfix16_En12\n  reg signed [15:0] Delay7_out1_re_3;  // sfix16_En12\n  reg signed [15:0] Delay7_out1_im_3;  // sfix16_En12\n  reg signed [15:0] Delay2_reg_re [0:1];  // sfix16_En12 [2]\n  reg signed [15:0] Delay2_reg_im [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Delay2_reg_next_re [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Delay2_reg_next_im [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Delay2_out1_re;  // sfix16_En12\n  wire signed [15:0] Delay2_out1_im;  // sfix16_En12\n  wire signed [15:0] Delay2_out1_re_1;  // sfix16_En12\n  wire signed [15:0] Delay2_out1_im_1;  // sfix16_En12\n  reg signed [15:0] Delay2_out1_re_2;  // sfix16_En12\n  reg signed [15:0] Delay2_out1_im_2;  // sfix16_En12\n  reg signed [15:0] Product1_C2ReIm_1_C2ReIm_A;  // sfix16_En12\n  reg signed [33:0] Delay6_bypass_reg;  // sfix34\n  wire signed [33:0] Delay6_out1;  // sfix34_En33\n  wire signed [33:0] Delay6_out1_1;  // sfix34_En33\n  wire signed [35:0] Data_Type_Conversion1_out1;  // sfix36_En25\n  reg signed [35:0] Data_Type_Conversion1_out1_1;  // sfix36_En25\n  wire switch_compare_1;\n  wire signed [35:0] Shift_Arithmetic_out1;  // sfix36_En25\n  wire signed [36:0] Abs_y;  // sfix37_En25\n  wire signed [36:0] Abs_cast;  // sfix37_En25\n  wire signed [35:0] Abs_out1;  // sfix36_En25\n  wire [15:0] Data_Type_Conversion_out1;  // uint16\n  reg [15:0] NCO1_bypass_reg;  // ufix16\n  wire [15:0] Data_Type_Conversion_out1_1;  // uint16\n  wire validIn_1;\n  reg  validIn_2;\n  reg  Delay12_out1;\n  wire Delay12_out1_1;\n  reg  NCO2_bypass_reg;  // ufix1\n  wire Delay12_out1_2;\n  wire signed [15:0] NCO_out1_re;  // sfix16_En14\n  wire signed [15:0] NCO_out1_im;  // sfix16_En14\n  wire NCO_out2;\n  reg signed [15:0] Delay13_reg_re [0:1];  // sfix16_En14 [2]\n  reg signed [15:0] Delay13_reg_im [0:1];  // sfix16_En14 [2]\n  wire signed [15:0] Delay13_reg_next_re [0:1];  // sfix16_En14 [2]\n  wire signed [15:0] Delay13_reg_next_im [0:1];  // sfix16_En14 [2]\n  wire signed [15:0] Delay13_out1_re;  // sfix16_En14\n  wire signed [15:0] Delay13_out1_im;  // sfix16_En14\n  wire signed [15:0] Delay13_out1_re_1;  // sfix16_En14\n  wire signed [15:0] Delay13_out1_im_1;  // sfix16_En14\n  reg signed [15:0] Delay13_out1_re_2;  // sfix16_En14\n  reg signed [15:0] Delay13_out1_im_2;  // sfix16_En14\n  wire signed [16:0] conj_cast;  // sfix17_En14\n  wire signed [16:0] conj_cast_1;  // sfix17_En14\n  wire signed [15:0] complexConjugate_out1_re;  // sfix16_En14\n  wire signed [15:0] complexConjugate_out1_im;  // sfix16_En14\n  reg signed [15:0] complexConjugate_out1_re_1;  // sfix16_En14\n  reg signed [15:0] complexConjugate_out1_im_1;  // sfix16_En14\n  wire signed [15:0] Switch_out1_re;  // sfix16_En14\n  wire signed [15:0] Switch_out1_im;  // sfix16_En14\n  reg signed [15:0] Switch_out1_re_1;  // sfix16_En14\n  reg signed [15:0] Switch_out1_im_1;  // sfix16_En14\n  reg signed [15:0] Switch_out1_re_2;  // sfix16_En14\n  reg signed [15:0] Switch_out1_im_2;  // sfix16_En14\n  reg signed [15:0] Delay3_out1_re;  // sfix16_En14\n  reg signed [15:0] Delay3_out1_im;  // sfix16_En14\n  wire signed [15:0] Delay3_out1_re_1;  // sfix16_En14\n  wire signed [15:0] Delay3_out1_im_1;  // sfix16_En14\n  reg signed [15:0] Delay3_out1_re_2;  // sfix16_En14\n  reg signed [15:0] Delay3_out1_im_2;  // sfix16_En14\n  reg signed [15:0] Product1_C2ReIm_2_C2ReIm_A;  // sfix16_En14\n  wire signed [31:0] Product1_Re_AC;  // sfix32_En26\n  reg signed [31:0] HwModeRegister_reg [0:2];  // sfix32 [3]\n  reg signed [31:0] HwModeRegister_reg_next [0:2];  // sfix32_En26 [3]\n  reg signed [31:0] Product1_Re_AC_1;  // sfix32_En26\n  reg signed [15:0] rd_21_reg [0:1];  // sfix16 [2]\n  wire signed [15:0] rd_21_reg_next [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Product1_C2ReIm_1_C2ReIm_B;  // sfix16_En12\n  reg signed [15:0] Product1_C2ReIm_1_C2ReIm_B_1;  // sfix16_En12\n  reg signed [15:0] Product1_C2ReIm_2_C2ReIm_B;  // sfix16_En14\n  reg signed [15:0] reduced_reg [0:1];  // sfix16 [2]\n  wire signed [15:0] reduced_reg_next [0:1];  // sfix16_En14 [2]\n  wire signed [15:0] Product1_C2ReIm_2_C2ReIm_B_1;  // sfix16_En14\n  (* use_dsp  = \"yes\" *)   wire signed [31:0] mulOutput;  // sfix32_En26\n  reg signed [31:0] mulOutput_1;  // sfix32_En26\n  wire signed [32:0] MultiplyAdd_add_sub_cast;  // sfix33_En26\n  wire signed [32:0] MultiplyAdd_add_sub_cast_1;  // sfix33_En26\n  wire signed [32:0] mulOutput_2;  // sfix33_En26\n  wire signed [31:0] Product1_Im_AD;  // sfix32_En26\n  reg signed [31:0] HwModeRegister_reg_1 [0:2];  // sfix32 [3]\n  reg signed [31:0] HwModeRegister_reg_next_1 [0:2];  // sfix32_En26 [3]\n  reg signed [31:0] Product1_Im_AD_1;  // sfix32_En26\n  reg signed [15:0] reduced_reg_1 [0:1];  // sfix16 [2]\n  wire signed [15:0] reduced_reg_next_1 [0:1];  // sfix16_En14 [2]\n  wire signed [15:0] Product1_C2ReIm_2_C2ReIm_A_1;  // sfix16_En14\n  (* use_dsp  = \"yes\" *)   wire signed [31:0] mulOutput_3;  // sfix32_En26\n  reg signed [31:0] mulOutput_4;  // sfix32_En26\n  wire signed [32:0] MultiplyAdd1_add_add_cast;  // sfix33_En26\n  wire signed [32:0] MultiplyAdd1_add_add_cast_1;  // sfix33_En26\n  wire signed [32:0] mulOutput_5;  // sfix33_En26\n  reg signed [32:0] mulOutput_6;  // sfix33_En26\n  wire signed [31:0] mulOutput_7;  // sfix32_En26\n  reg signed [32:0] mulOutput_8;  // sfix33_En26\n  wire signed [31:0] mulOutput_9;  // sfix32_En26\n  reg signed [31:0] Product1_out1_re;  // sfix32_En26\n  reg signed [31:0] Product1_out1_im;  // sfix32_En26\n  reg signed [31:0] Product1_out1_re_1;  // sfix32_En26\n  reg signed [31:0] Product1_out1_im_1;  // sfix32_En26\n  reg signed [31:0] Delay1_reg_re [0:1];  // sfix32_En26 [2]\n  reg signed [31:0] Delay1_reg_im [0:1];  // sfix32_En26 [2]\n  wire signed [31:0] Delay1_reg_next_re [0:1];  // sfix32_En26 [2]\n  wire signed [31:0] Delay1_reg_next_im [0:1];  // sfix32_En26 [2]\n  wire signed [31:0] Delay1_out1_re;  // sfix32_En26\n  wire signed [31:0] Delay1_out1_im;  // sfix32_En26\n  wire signed [15:0] DTConverter_out1_re;  // sfix16_En12\n  wire signed [15:0] DTConverter_out1_im;  // sfix16_En12\n  reg  [1:0] Delay14_reg;  // ufix1 [2]\n  wire Delay14_out1;\n  wire Delay14_out1_1;\n  reg  Delay14_out1_2;\n  reg  [1:0] Delay15_reg;  // ufix1 [2]\n  wire Delay15_out1;\n  wire Delay15_out1_1;\n  reg  Delay15_out1_2;\n  reg  [2:0] Delay17_reg;  // ufix1 [3]\n  wire Delay17_out1;\n  wire lstfStartIn_1;\n  reg  lstfStartIn_2;\n  reg  Delay18_out1;\n  wire Delay18_out1_1;\n  reg  Delay18_out1_2;\n  reg  [7:0] Delay20_reg;  // ufix1 [8]\n  wire Delay20_out1;\n  wire Delay20_out1_1;\n  reg  Delay20_out1_2;\n  reg  [1:0] Delay21_reg;  // ufix1 [2]\n  wire Delay21_out1;\n  wire Delay21_out1_1;\n  reg  Delay21_out1_2;\n  reg  [2:0] Delay23_reg;  // ufix1 [3]\n  wire Delay23_out1;\n  reg signed [31:0] Delay28_t_0_0;  // int32\n  reg signed [31:0] Delay28_t_0_1;  // int32\n  reg signed [31:0] Delay28_t_1;  // int32\n  reg signed [31:0] Delay29_t_0_0;  // int32\n  reg signed [31:0] Delay29_t_1;  // int32\n  reg signed [31:0] Delay311_t_0_0;  // int32\n  reg signed [31:0] Delay311_t_0_1;  // int32\n  reg signed [31:0] Delay311_t_1;  // int32\n  reg signed [31:0] Delay7_t_0_0;  // int32\n  reg signed [31:0] Delay7_t_0_1;  // int32\n  reg signed [31:0] Delay7_t_1;  // int32\n  reg signed [31:0] Delay2_t_0_0;  // int32\n  reg signed [31:0] Delay2_t_1;  // int32\n  reg signed [31:0] Delay13_t_0_0;  // int32\n  reg signed [31:0] Delay13_t_1;  // int32\n  reg signed [31:0] HwModeRegister_t_0_0;  // int32\n  reg signed [31:0] HwModeRegister_t_0_1;  // int32\n  reg signed [31:0] HwModeRegister_t_1;  // int32\n  reg signed [31:0] rd_21_t_0_0;  // int32\n  reg signed [31:0] rd_21_t_1;  // int32\n  reg signed [31:0] reduced_t_0_0;  // int32\n  reg signed [31:0] reduced_t_1;  // int32\n  reg signed [31:0] HwModeRegister_t_0_0_1;  // int32\n  reg signed [31:0] HwModeRegister_t_0_1_1;  // int32\n  reg signed [31:0] HwModeRegister_t_1_1;  // int32\n  reg signed [31:0] reduced_t_0_0_1;  // int32\n  reg signed [31:0] reduced_t_1_1;  // int32\n  reg signed [31:0] Delay1_t_0_0;  // int32\n  reg signed [31:0] Delay1_t_1;  // int32\n\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay2_process\n      if (reset == 1'b1) begin\n        freqIn_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          freqIn_1 <= freqIn;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay11_bypass_process\n      if (reset == 1'b1) begin\n        Delay11_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay11_bypass_reg <= freqIn_1;\n        end\n      end\n    end\n\n  assign Delay11_out1 = (enb_1_8_1 == 1'b1 ? freqIn_1 :\n              Delay11_bypass_reg);\n\n  assign Delay11_out1_1 = Delay11_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay241_output_process\n      if (reset == 1'b1) begin\n        Delay11_out1_2 <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay11_out1_2 <= Delay11_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay28_process\n      if (reset == 1'b1) begin\n        for(Delay28_t_1 = 32'sd0; Delay28_t_1 <= 32'sd7; Delay28_t_1 = Delay28_t_1 + 32'sd1) begin\n          Delay28_reg[Delay28_t_1] <= 34'sh000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay28_t_0_1 = 32'sd0; Delay28_t_0_1 <= 32'sd7; Delay28_t_0_1 = Delay28_t_0_1 + 32'sd1) begin\n            Delay28_reg[Delay28_t_0_1] <= Delay28_reg_next[Delay28_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Delay28_out1 = Delay28_reg[7];\n    Delay28_reg_next[0] = Delay11_out1_2;\n\n    for(Delay28_t_0_0 = 32'sd0; Delay28_t_0_0 <= 32'sd6; Delay28_t_0_0 = Delay28_t_0_0 + 32'sd1) begin\n      Delay28_reg_next[Delay28_t_0_0 + 32'sd1] = Delay28_reg[Delay28_t_0_0];\n    end\n\n  end\n\n  assign Delay28_out1_1 = Delay28_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay291_output_process\n      if (reset == 1'b1) begin\n        Delay28_out1_2 <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay28_out1_2 <= Delay28_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay29_process\n      if (reset == 1'b1) begin\n        for(Delay29_t_1 = 32'sd0; Delay29_t_1 <= 32'sd1; Delay29_t_1 = Delay29_t_1 + 32'sd1) begin\n          Delay29_reg[Delay29_t_1] <= 34'sh000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay29_t_0_0 = 32'sd0; Delay29_t_0_0 <= 32'sd1; Delay29_t_0_0 = Delay29_t_0_0 + 32'sd1) begin\n            Delay29_reg[Delay29_t_0_0] <= Delay29_reg_next[Delay29_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay29_out1 = Delay29_reg[1];\n  assign Delay29_reg_next[0] = Delay28_out1_2;\n  assign Delay29_reg_next[1] = Delay29_reg[0];\n\n  assign Delay29_out1_1 = Delay29_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay301_output_process\n      if (reset == 1'b1) begin\n        Delay29_out1_2 <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay29_out1_2 <= Delay29_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay311_process\n      if (reset == 1'b1) begin\n        for(Delay311_t_1 = 32'sd0; Delay311_t_1 <= 32'sd2; Delay311_t_1 = Delay311_t_1 + 32'sd1) begin\n          Delay311_reg[Delay311_t_1] <= 34'sh000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay311_t_0_1 = 32'sd0; Delay311_t_0_1 <= 32'sd2; Delay311_t_0_1 = Delay311_t_0_1 + 32'sd1) begin\n            Delay311_reg[Delay311_t_0_1] <= Delay311_reg_next[Delay311_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Delay31_out1 = Delay311_reg[2];\n    Delay311_reg_next[0] = Delay29_out1_2;\n\n    for(Delay311_t_0_0 = 32'sd0; Delay311_t_0_0 <= 32'sd1; Delay311_t_0_0 = Delay311_t_0_0 + 32'sd1) begin\n      Delay311_reg_next[Delay311_t_0_0 + 32'sd1] = Delay311_reg[Delay311_t_0_0];\n    end\n\n  end\n\n  assign freqOut = Delay31_out1;\n\n  assign freqValidIn_1 = freqValidIn;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay321_output_process\n      if (reset == 1'b1) begin\n        freqValidIn_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          freqValidIn_2 <= freqValidIn_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay32_process\n      if (reset == 1'b1) begin\n        Delay32_out1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay32_out1 <= freqValidIn_2;\n        end\n      end\n    end\n\n  assign Delay32_out1_1 = Delay32_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay331_output_process\n      if (reset == 1'b1) begin\n        Delay32_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay32_out1_2 <= Delay32_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay35_process\n      if (reset == 1'b1) begin\n        Delay35_reg <= {8{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay35_reg[0] <= Delay32_out1_2;\n          Delay35_reg[32'sd7:32'sd1] <= Delay35_reg[32'sd6:32'sd0];\n        end\n      end\n    end\n\n  assign Delay35_out1 = Delay35_reg[7];\n\n  assign Delay35_out1_1 = Delay35_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay361_output_process\n      if (reset == 1'b1) begin\n        Delay35_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay35_out1_2 <= Delay35_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay36_process\n      if (reset == 1'b1) begin\n        Delay36_reg <= {2{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay36_reg[0] <= Delay35_out1_2;\n          Delay36_reg[1] <= Delay36_reg[0];\n        end\n      end\n    end\n\n  assign Delay36_out1 = Delay36_reg[1];\n\n  assign Delay36_out1_1 = Delay36_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay371_output_process\n      if (reset == 1'b1) begin\n        Delay36_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay36_out1_2 <= Delay36_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay38_process\n      if (reset == 1'b1) begin\n        Delay38_reg <= {3{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay38_reg[0] <= Delay36_out1_2;\n          Delay38_reg[32'sd2:32'sd1] <= Delay38_reg[32'sd1:32'sd0];\n        end\n      end\n    end\n\n  assign Delay38_out1 = Delay38_reg[2];\n\n  assign freqValidOut = Delay38_out1;\n\n  assign dataIn_re_1 = dataIn_re;\n\n  assign dataIn_im_1 = dataIn_im;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay81_output_process\n      if (reset == 1'b1) begin\n        dataIn_re_2 <= 16'sb0000000000000000;\n        dataIn_im_2 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          dataIn_re_2 <= dataIn_re_1;\n          dataIn_im_2 <= dataIn_im_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay8_process\n      if (reset == 1'b1) begin\n        Delay8_out1_re <= 16'sb0000000000000000;\n        Delay8_out1_im <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay8_out1_re <= dataIn_re_2;\n          Delay8_out1_im <= dataIn_im_2;\n        end\n      end\n    end\n\n  assign Delay8_out1_re_1 = Delay8_out1_re;\n\n  assign Delay8_out1_im_1 = Delay8_out1_im;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay91_output_process\n      if (reset == 1'b1) begin\n        Delay8_out1_re_2 <= 16'sb0000000000000000;\n        Delay8_out1_im_2 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay8_out1_re_2 <= Delay8_out1_re_1;\n          Delay8_out1_im_2 <= Delay8_out1_im_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay7_process\n      if (reset == 1'b1) begin\n        for(Delay7_t_1 = 32'sd0; Delay7_t_1 <= 32'sd7; Delay7_t_1 = Delay7_t_1 + 32'sd1) begin\n          Delay7_reg_re[Delay7_t_1] <= 16'sb0000000000000000;\n          Delay7_reg_im[Delay7_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay7_t_0_1 = 32'sd0; Delay7_t_0_1 <= 32'sd7; Delay7_t_0_1 = Delay7_t_0_1 + 32'sd1) begin\n            Delay7_reg_re[Delay7_t_0_1] <= Delay7_reg_next_re[Delay7_t_0_1];\n            Delay7_reg_im[Delay7_t_0_1] <= Delay7_reg_next_im[Delay7_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Delay7_out1_re = Delay7_reg_re[7];\n    Delay7_out1_im = Delay7_reg_im[7];\n    Delay7_reg_next_re[0] = Delay8_out1_re_2;\n    Delay7_reg_next_im[0] = Delay8_out1_im_2;\n\n    for(Delay7_t_0_0 = 32'sd0; Delay7_t_0_0 <= 32'sd6; Delay7_t_0_0 = Delay7_t_0_0 + 32'sd1) begin\n      Delay7_reg_next_re[Delay7_t_0_0 + 32'sd1] = Delay7_reg_re[Delay7_t_0_0];\n      Delay7_reg_next_im[Delay7_t_0_0 + 32'sd1] = Delay7_reg_im[Delay7_t_0_0];\n    end\n\n  end\n\n  assign Delay7_out1_re_1 = Delay7_out1_re;\n\n  assign Delay7_out1_im_1 = Delay7_out1_im;\n\n  always @(posedge clk or posedge reset)\n    begin : DTConverter1_bypass_process\n      if (reset == 1'b1) begin\n        DTConverter1_bypass_reg_re <= 16'sb0000000000000000;\n        DTConverter1_bypass_reg_im <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          DTConverter1_bypass_reg_im <= Delay7_out1_im_1;\n          DTConverter1_bypass_reg_re <= Delay7_out1_re_1;\n        end\n      end\n    end\n\n  assign Delay7_out1_re_2 = (enb_1_8_1 == 1'b1 ? Delay7_out1_re_1 :\n              DTConverter1_bypass_reg_re);\n  assign Delay7_out1_im_2 = (enb_1_8_1 == 1'b1 ? Delay7_out1_im_1 :\n              DTConverter1_bypass_reg_im);\n\n  always @(posedge clk or posedge reset)\n    begin : Delay22_output_process\n      if (reset == 1'b1) begin\n        Delay7_out1_re_3 <= 16'sb0000000000000000;\n        Delay7_out1_im_3 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay7_out1_re_3 <= Delay7_out1_re_1;\n          Delay7_out1_im_3 <= Delay7_out1_im_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay2_process\n      if (reset == 1'b1) begin\n        for(Delay2_t_1 = 32'sd0; Delay2_t_1 <= 32'sd1; Delay2_t_1 = Delay2_t_1 + 32'sd1) begin\n          Delay2_reg_re[Delay2_t_1] <= 16'sb0000000000000000;\n          Delay2_reg_im[Delay2_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay2_t_0_0 = 32'sd0; Delay2_t_0_0 <= 32'sd1; Delay2_t_0_0 = Delay2_t_0_0 + 32'sd1) begin\n            Delay2_reg_re[Delay2_t_0_0] <= Delay2_reg_next_re[Delay2_t_0_0];\n            Delay2_reg_im[Delay2_t_0_0] <= Delay2_reg_next_im[Delay2_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay2_out1_re = Delay2_reg_re[1];\n  assign Delay2_out1_im = Delay2_reg_im[1];\n  assign Delay2_reg_next_re[0] = Delay7_out1_re_3;\n  assign Delay2_reg_next_im[0] = Delay7_out1_im_3;\n  assign Delay2_reg_next_re[1] = Delay2_reg_re[0];\n  assign Delay2_reg_next_im[1] = Delay2_reg_im[0];\n\n  assign Delay2_out1_re_1 = Delay2_out1_re;\n\n  assign Delay2_out1_im_1 = Delay2_out1_im;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_11_process\n      if (reset == 1'b1) begin\n        Delay2_out1_re_2 <= 16'sb0000000000000000;\n        Delay2_out1_im_2 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay2_out1_re_2 <= Delay2_out1_re_1;\n          Delay2_out1_im_2 <= Delay2_out1_im_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_process\n      if (reset == 1'b1) begin\n        Product1_C2ReIm_1_C2ReIm_A <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Product1_C2ReIm_1_C2ReIm_A <= Delay2_out1_re_2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay6_bypass_process\n      if (reset == 1'b1) begin\n        Delay6_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay6_bypass_reg <= freqIn_1;\n        end\n      end\n    end\n\n  assign Delay6_out1 = (enb_1_8_1 == 1'b1 ? freqIn_1 :\n              Delay6_bypass_reg);\n\n  assign Delay6_out1_1 = Delay6_out1;\n\n  assign Data_Type_Conversion1_out1 = {{10{Delay6_out1_1[33]}}, Delay6_out1_1[33:8]};\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        Data_Type_Conversion1_out1_1 <= 36'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Data_Type_Conversion1_out1_1 <= Data_Type_Conversion1_out1;\n        end\n      end\n    end\n\n  assign switch_compare_1 = Data_Type_Conversion1_out1_1 >= 36'sh000000000;\n\n  assign Shift_Arithmetic_out1 = Data_Type_Conversion1_out1 <<< 8'd16;\n\n  assign Abs_cast = {Shift_Arithmetic_out1[35], Shift_Arithmetic_out1};\n  assign Abs_y = (Shift_Arithmetic_out1 < 36'sh000000000 ?  - (Abs_cast) :\n              {Shift_Arithmetic_out1[35], Shift_Arithmetic_out1});\n  assign Abs_out1 = Abs_y[35:0];\n\n  assign Data_Type_Conversion_out1 = ({{5{Abs_out1[35]}}, Abs_out1[35:25]}) + $signed({1'b0, Abs_out1[24] & (( ~ Abs_out1[35]) | (|Abs_out1[23:0]))});\n\n  always @(posedge clk or posedge reset)\n    begin : NCO1_bypass_process\n      if (reset == 1'b1) begin\n        NCO1_bypass_reg <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          NCO1_bypass_reg <= Data_Type_Conversion_out1;\n        end\n      end\n    end\n\n  assign Data_Type_Conversion_out1_1 = (enb_1_8_1 == 1'b1 ? Data_Type_Conversion_out1 :\n              NCO1_bypass_reg);\n\n  assign validIn_1 = validIn;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay121_output_process\n      if (reset == 1'b1) begin\n        validIn_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          validIn_2 <= validIn_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay12_process\n      if (reset == 1'b1) begin\n        Delay12_out1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay12_out1 <= validIn_2;\n        end\n      end\n    end\n\n  assign Delay12_out1_1 = Delay12_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : NCO2_bypass_process\n      if (reset == 1'b1) begin\n        NCO2_bypass_reg <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          NCO2_bypass_reg <= Delay12_out1_1;\n        end\n      end\n    end\n\n  assign Delay12_out1_2 = (enb_1_8_1 == 1'b1 ? Delay12_out1_1 :\n              NCO2_bypass_reg);\n\n  NCO_block u_NCO (.clk(clk),\n                   .reset(reset),\n                   .enb_1_8_0(enb_1_8_0),\n                   .inc(Data_Type_Conversion_out1_1),  // uint16\n                   .validIn(Delay12_out1_2),\n                   .complexexp_re(NCO_out1_re),  // sfix16_En14\n                   .complexexp_im(NCO_out1_im),  // sfix16_En14\n                   .validOut(NCO_out2)\n                   );\n\n  always @(posedge clk or posedge reset)\n    begin : Delay13_process\n      if (reset == 1'b1) begin\n        for(Delay13_t_1 = 32'sd0; Delay13_t_1 <= 32'sd1; Delay13_t_1 = Delay13_t_1 + 32'sd1) begin\n          Delay13_reg_re[Delay13_t_1] <= 16'sb0000000000000000;\n          Delay13_reg_im[Delay13_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay13_t_0_0 = 32'sd0; Delay13_t_0_0 <= 32'sd1; Delay13_t_0_0 = Delay13_t_0_0 + 32'sd1) begin\n            Delay13_reg_re[Delay13_t_0_0] <= Delay13_reg_next_re[Delay13_t_0_0];\n            Delay13_reg_im[Delay13_t_0_0] <= Delay13_reg_next_im[Delay13_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay13_out1_re = Delay13_reg_re[1];\n  assign Delay13_out1_im = Delay13_reg_im[1];\n  assign Delay13_reg_next_re[0] = NCO_out1_re;\n  assign Delay13_reg_next_im[0] = NCO_out1_im;\n  assign Delay13_reg_next_re[1] = Delay13_reg_re[0];\n  assign Delay13_reg_next_im[1] = Delay13_reg_im[0];\n\n  assign Delay13_out1_re_1 = Delay13_out1_re;\n\n  assign Delay13_out1_im_1 = Delay13_out1_im;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        Delay13_out1_re_2 <= 16'sb0000000000000000;\n        Delay13_out1_im_2 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay13_out1_re_2 <= Delay13_out1_re_1;\n          Delay13_out1_im_2 <= Delay13_out1_im_1;\n        end\n      end\n    end\n\n  assign complexConjugate_out1_re = Delay13_out1_re_1;\n  assign conj_cast = {Delay13_out1_im_1[15], Delay13_out1_im_1};\n  assign conj_cast_1 =  - (conj_cast);\n  assign complexConjugate_out1_im = ((conj_cast_1[16] == 1'b0) && (conj_cast_1[15] != 1'b0) ? 16'sb0111111111111111 :\n              ((conj_cast_1[16] == 1'b1) && (conj_cast_1[15] != 1'b1) ? 16'sb1000000000000000 :\n              $signed(conj_cast_1[15:0])));\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        complexConjugate_out1_re_1 <= 16'sb0000000000000000;\n        complexConjugate_out1_im_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          complexConjugate_out1_re_1 <= complexConjugate_out1_re;\n          complexConjugate_out1_im_1 <= complexConjugate_out1_im;\n        end\n      end\n    end\n\n  assign Switch_out1_re = (switch_compare_1 == 1'b0 ? Delay13_out1_re_2 :\n              complexConjugate_out1_re_1);\n  assign Switch_out1_im = (switch_compare_1 == 1'b0 ? Delay13_out1_im_2 :\n              complexConjugate_out1_im_1);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay_process\n      if (reset == 1'b1) begin\n        Switch_out1_re_1 <= 16'sb0000000000000000;\n        Switch_out1_im_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Switch_out1_re_1 <= Switch_out1_re;\n          Switch_out1_im_1 <= Switch_out1_im;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay31_output_process\n      if (reset == 1'b1) begin\n        Switch_out1_re_2 <= 16'sb0000000000000000;\n        Switch_out1_im_2 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Switch_out1_re_2 <= Switch_out1_re_1;\n          Switch_out1_im_2 <= Switch_out1_im_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay3_process\n      if (reset == 1'b1) begin\n        Delay3_out1_re <= 16'sb0000000000000000;\n        Delay3_out1_im <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay3_out1_re <= Switch_out1_re_2;\n          Delay3_out1_im <= Switch_out1_im_2;\n        end\n      end\n    end\n\n  assign Delay3_out1_re_1 = Delay3_out1_re;\n\n  assign Delay3_out1_im_1 = Delay3_out1_im;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_31_process\n      if (reset == 1'b1) begin\n        Delay3_out1_re_2 <= 16'sb0000000000000000;\n        Delay3_out1_im_2 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay3_out1_re_2 <= Delay3_out1_re_1;\n          Delay3_out1_im_2 <= Delay3_out1_im_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_1_process\n      if (reset == 1'b1) begin\n        Product1_C2ReIm_2_C2ReIm_A <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Product1_C2ReIm_2_C2ReIm_A <= Delay3_out1_re_2;\n        end\n      end\n    end\n\n  assign Product1_Re_AC = Product1_C2ReIm_1_C2ReIm_A * Product1_C2ReIm_2_C2ReIm_A;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_process\n      if (reset == 1'b1) begin\n        for(HwModeRegister_t_1 = 32'sd0; HwModeRegister_t_1 <= 32'sd2; HwModeRegister_t_1 = HwModeRegister_t_1 + 32'sd1) begin\n          HwModeRegister_reg[HwModeRegister_t_1] <= 32'sb00000000000000000000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(HwModeRegister_t_0_1 = 32'sd0; HwModeRegister_t_0_1 <= 32'sd2; HwModeRegister_t_0_1 = HwModeRegister_t_0_1 + 32'sd1) begin\n            HwModeRegister_reg[HwModeRegister_t_0_1] <= HwModeRegister_reg_next[HwModeRegister_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Product1_Re_AC_1 = HwModeRegister_reg[2];\n    HwModeRegister_reg_next[0] = Product1_Re_AC;\n\n    for(HwModeRegister_t_0_0 = 32'sd0; HwModeRegister_t_0_0 <= 32'sd1; HwModeRegister_t_0_0 = HwModeRegister_t_0_0 + 32'sd1) begin\n      HwModeRegister_reg_next[HwModeRegister_t_0_0 + 32'sd1] = HwModeRegister_reg[HwModeRegister_t_0_0];\n    end\n\n  end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_21_process\n      if (reset == 1'b1) begin\n        for(rd_21_t_1 = 32'sd0; rd_21_t_1 <= 32'sd1; rd_21_t_1 = rd_21_t_1 + 32'sd1) begin\n          rd_21_reg[rd_21_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(rd_21_t_0_0 = 32'sd0; rd_21_t_0_0 <= 32'sd1; rd_21_t_0_0 = rd_21_t_0_0 + 32'sd1) begin\n            rd_21_reg[rd_21_t_0_0] <= rd_21_reg_next[rd_21_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Product1_C2ReIm_1_C2ReIm_B = rd_21_reg[1];\n  assign rd_21_reg_next[0] = Delay2_out1_im_2;\n  assign rd_21_reg_next[1] = rd_21_reg[0];\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_2_process\n      if (reset == 1'b1) begin\n        Product1_C2ReIm_1_C2ReIm_B_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Product1_C2ReIm_1_C2ReIm_B_1 <= Product1_C2ReIm_1_C2ReIm_B;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_3_process\n      if (reset == 1'b1) begin\n        Product1_C2ReIm_2_C2ReIm_B <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Product1_C2ReIm_2_C2ReIm_B <= Delay3_out1_im_2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_4_process\n      if (reset == 1'b1) begin\n        for(reduced_t_1 = 32'sd0; reduced_t_1 <= 32'sd1; reduced_t_1 = reduced_t_1 + 32'sd1) begin\n          reduced_reg[reduced_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(reduced_t_0_0 = 32'sd0; reduced_t_0_0 <= 32'sd1; reduced_t_0_0 = reduced_t_0_0 + 32'sd1) begin\n            reduced_reg[reduced_t_0_0] <= reduced_reg_next[reduced_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Product1_C2ReIm_2_C2ReIm_B_1 = reduced_reg[1];\n  assign reduced_reg_next[0] = Product1_C2ReIm_2_C2ReIm_B;\n  assign reduced_reg_next[1] = reduced_reg[0];\n\n  assign mulOutput = Product1_C2ReIm_1_C2ReIm_B_1 * Product1_C2ReIm_2_C2ReIm_B_1;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_1_process\n      if (reset == 1'b1) begin\n        mulOutput_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          mulOutput_1 <= mulOutput;\n        end\n      end\n    end\n\n  assign MultiplyAdd_add_sub_cast = {Product1_Re_AC_1[31], Product1_Re_AC_1};\n  assign MultiplyAdd_add_sub_cast_1 = {mulOutput_1[31], mulOutput_1};\n  assign mulOutput_2 = MultiplyAdd_add_sub_cast - MultiplyAdd_add_sub_cast_1;\n\n  assign Product1_Im_AD = Product1_C2ReIm_1_C2ReIm_A * Product1_C2ReIm_2_C2ReIm_B;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_2_process\n      if (reset == 1'b1) begin\n        for(HwModeRegister_t_1_1 = 32'sd0; HwModeRegister_t_1_1 <= 32'sd2; HwModeRegister_t_1_1 = HwModeRegister_t_1_1 + 32'sd1) begin\n          HwModeRegister_reg_1[HwModeRegister_t_1_1] <= 32'sb00000000000000000000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(HwModeRegister_t_0_1_1 = 32'sd0; HwModeRegister_t_0_1_1 <= 32'sd2; HwModeRegister_t_0_1_1 = HwModeRegister_t_0_1_1 + 32'sd1) begin\n            HwModeRegister_reg_1[HwModeRegister_t_0_1_1] <= HwModeRegister_reg_next_1[HwModeRegister_t_0_1_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Product1_Im_AD_1 = HwModeRegister_reg_1[2];\n    HwModeRegister_reg_next_1[0] = Product1_Im_AD;\n\n    for(HwModeRegister_t_0_0_1 = 32'sd0; HwModeRegister_t_0_0_1 <= 32'sd1; HwModeRegister_t_0_0_1 = HwModeRegister_t_0_0_1 + 32'sd1) begin\n      HwModeRegister_reg_next_1[HwModeRegister_t_0_0_1 + 32'sd1] = HwModeRegister_reg_1[HwModeRegister_t_0_0_1];\n    end\n\n  end\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_5_process\n      if (reset == 1'b1) begin\n        for(reduced_t_1_1 = 32'sd0; reduced_t_1_1 <= 32'sd1; reduced_t_1_1 = reduced_t_1_1 + 32'sd1) begin\n          reduced_reg_1[reduced_t_1_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(reduced_t_0_0_1 = 32'sd0; reduced_t_0_0_1 <= 32'sd1; reduced_t_0_0_1 = reduced_t_0_0_1 + 32'sd1) begin\n            reduced_reg_1[reduced_t_0_0_1] <= reduced_reg_next_1[reduced_t_0_0_1];\n          end\n        end\n      end\n    end\n\n  assign Product1_C2ReIm_2_C2ReIm_A_1 = reduced_reg_1[1];\n  assign reduced_reg_next_1[0] = Product1_C2ReIm_2_C2ReIm_A;\n  assign reduced_reg_next_1[1] = reduced_reg_1[0];\n\n  assign mulOutput_3 = Product1_C2ReIm_1_C2ReIm_B_1 * Product1_C2ReIm_2_C2ReIm_A_1;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_3_process\n      if (reset == 1'b1) begin\n        mulOutput_4 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          mulOutput_4 <= mulOutput_3;\n        end\n      end\n    end\n\n  assign MultiplyAdd1_add_add_cast = {Product1_Im_AD_1[31], Product1_Im_AD_1};\n  assign MultiplyAdd1_add_add_cast_1 = {mulOutput_4[31], mulOutput_4};\n  assign mulOutput_5 = MultiplyAdd1_add_add_cast + MultiplyAdd1_add_add_cast_1;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_4_process\n      if (reset == 1'b1) begin\n        mulOutput_6 <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          mulOutput_6 <= mulOutput_2;\n        end\n      end\n    end\n\n  assign mulOutput_7 = mulOutput_6[31:0];\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_5_process\n      if (reset == 1'b1) begin\n        mulOutput_8 <= 33'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          mulOutput_8 <= mulOutput_5;\n        end\n      end\n    end\n\n  assign mulOutput_9 = mulOutput_8[31:0];\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay1_process\n      if (reset == 1'b1) begin\n        Product1_out1_re <= 32'sb00000000000000000000000000000000;\n        Product1_out1_im <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Product1_out1_re <= mulOutput_7;\n          Product1_out1_im <= mulOutput_9;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay41_output_process\n      if (reset == 1'b1) begin\n        Product1_out1_re_1 <= 32'sb00000000000000000000000000000000;\n        Product1_out1_im_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Product1_out1_re_1 <= Product1_out1_re;\n          Product1_out1_im_1 <= Product1_out1_im;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_process\n      if (reset == 1'b1) begin\n        for(Delay1_t_1 = 32'sd0; Delay1_t_1 <= 32'sd1; Delay1_t_1 = Delay1_t_1 + 32'sd1) begin\n          Delay1_reg_re[Delay1_t_1] <= 32'sb00000000000000000000000000000000;\n          Delay1_reg_im[Delay1_t_1] <= 32'sb00000000000000000000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay1_t_0_0 = 32'sd0; Delay1_t_0_0 <= 32'sd1; Delay1_t_0_0 = Delay1_t_0_0 + 32'sd1) begin\n            Delay1_reg_re[Delay1_t_0_0] <= Delay1_reg_next_re[Delay1_t_0_0];\n            Delay1_reg_im[Delay1_t_0_0] <= Delay1_reg_next_im[Delay1_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay1_out1_re = Delay1_reg_re[1];\n  assign Delay1_out1_im = Delay1_reg_im[1];\n  assign Delay1_reg_next_re[0] = Product1_out1_re_1;\n  assign Delay1_reg_next_im[0] = Product1_out1_im_1;\n  assign Delay1_reg_next_re[1] = Delay1_reg_re[0];\n  assign Delay1_reg_next_im[1] = Delay1_reg_im[0];\n\n  DTConverter u_DTConverter (.dataIn1_re(Delay7_out1_re_2),  // sfix16_En12\n                             .dataIn1_im(Delay7_out1_im_2),  // sfix16_En12\n                             .dataIn2_re(Delay1_out1_re),  // sfix32_En26\n                             .dataIn2_im(Delay1_out1_im),  // sfix32_En26\n                             .dataOut_re(DTConverter_out1_re),  // sfix16_En12\n                             .dataOut_im(DTConverter_out1_im)  // sfix16_En12\n                             );\n\n  assign dataOut_re = DTConverter_out1_re;\n\n  assign dataOut_im = DTConverter_out1_im;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay14_process\n      if (reset == 1'b1) begin\n        Delay14_reg <= {2{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay14_reg[0] <= NCO_out2;\n          Delay14_reg[1] <= Delay14_reg[0];\n        end\n      end\n    end\n\n  assign Delay14_out1 = Delay14_reg[1];\n\n  assign Delay14_out1_1 = Delay14_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay151_output_process\n      if (reset == 1'b1) begin\n        Delay14_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay14_out1_2 <= Delay14_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay15_process\n      if (reset == 1'b1) begin\n        Delay15_reg <= {2{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay15_reg[0] <= Delay14_out1_2;\n          Delay15_reg[1] <= Delay15_reg[0];\n        end\n      end\n    end\n\n  assign Delay15_out1 = Delay15_reg[1];\n\n  assign Delay15_out1_1 = Delay15_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay161_output_process\n      if (reset == 1'b1) begin\n        Delay15_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay15_out1_2 <= Delay15_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay17_process\n      if (reset == 1'b1) begin\n        Delay17_reg <= {3{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay17_reg[0] <= Delay15_out1_2;\n          Delay17_reg[32'sd2:32'sd1] <= Delay17_reg[32'sd1:32'sd0];\n        end\n      end\n    end\n\n  assign Delay17_out1 = Delay17_reg[2];\n\n  assign validOut = Delay17_out1;\n\n  assign lstfStartIn_1 = lstfStartIn;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay181_output_process\n      if (reset == 1'b1) begin\n        lstfStartIn_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          lstfStartIn_2 <= lstfStartIn_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay18_process\n      if (reset == 1'b1) begin\n        Delay18_out1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay18_out1 <= lstfStartIn_2;\n        end\n      end\n    end\n\n  assign Delay18_out1_1 = Delay18_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay251_output_process\n      if (reset == 1'b1) begin\n        Delay18_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay18_out1_2 <= Delay18_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay20_process\n      if (reset == 1'b1) begin\n        Delay20_reg <= {8{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay20_reg[0] <= Delay18_out1_2;\n          Delay20_reg[32'sd7:32'sd1] <= Delay20_reg[32'sd6:32'sd0];\n        end\n      end\n    end\n\n  assign Delay20_out1 = Delay20_reg[7];\n\n  assign Delay20_out1_1 = Delay20_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay211_output_process\n      if (reset == 1'b1) begin\n        Delay20_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay20_out1_2 <= Delay20_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay21_process\n      if (reset == 1'b1) begin\n        Delay21_reg <= {2{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay21_reg[0] <= Delay20_out1_2;\n          Delay21_reg[1] <= Delay21_reg[0];\n        end\n      end\n    end\n\n  assign Delay21_out1 = Delay21_reg[1];\n\n  assign Delay21_out1_1 = Delay21_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay222_output_process\n      if (reset == 1'b1) begin\n        Delay21_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay21_out1_2 <= Delay21_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay23_process\n      if (reset == 1'b1) begin\n        Delay23_reg <= {3{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay23_reg[0] <= Delay21_out1_2;\n          Delay23_reg[32'sd2:32'sd1] <= Delay23_reg[32'sd1:32'sd0];\n        end\n      end\n    end\n\n  assign Delay23_out1 = Delay23_reg[2];\n\n  assign lstfStartOut = Delay23_out1;\n\nendmodule  // Fine_CFO_Correction\n\n"},{"name":"Averager_block.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Averager_block.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Averager_block\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Average\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Averager_block\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb,\n           corrIn_re,\n           corrIn_im,\n           rst,\n           load,\n           avgCorr_re,\n           avgCorr_im,\n           validOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb;\n  input   signed [30:0] corrIn_re;  // sfix31_En19\n  input   signed [30:0] corrIn_im;  // sfix31_En19\n  input   rst;\n  input   load;\n  output  signed [30:0] avgCorr_re;  // sfix31_En19\n  output  signed [30:0] avgCorr_im;  // sfix31_En19\n  output  validOut;\n\n\n  wire rst_1;\n  reg  rst_2;\n  wire load_1;\n  reg  [3:0] rd_1_reg;  // ufix1 [4]\n  wire load_2;\n  wire [15:0] count_step;  // uint16\n  wire [15:0] count_from;  // uint16\n  wire [15:0] Constant_out1;  // uint16\n  wire [15:0] count_reset;  // uint16\n  reg [15:0] HDL_Counter_out1;  // uint16\n  wire [15:0] count;  // uint16\n  reg [15:0] count_1;  // uint16\n  wire need_to_wrap;\n  reg  need_to_wrap_1;\n  wire [15:0] count_value;  // uint16\n  reg [15:0] count_value_1;  // uint16\n  reg [15:0] rd_5_reg [0:1];  // ufix16 [2]\n  wire [15:0] rd_5_reg_next [0:1];  // ufix16 [2]\n  wire [15:0] HDL_Counter_out1_1;  // uint16\n  wire Compare_To_Zero_out1;\n  reg  [1:0] rd_6_reg;  // ufix1 [2]\n  wire Compare_To_Zero_out1_1;\n  wire [15:0] count_2;  // uint16\n  reg [15:0] count_3;  // uint16\n  wire [15:0] count_4;  // uint16\n  wire Compare_To_Constant_out1;\n  wire Logical_Operator1_out1;\n  reg  [2:0] rd_8_reg;  // ufix1 [3]\n  wire Logical_Operator1_out1_1;\n  wire [15:0] count_5;  // uint16\n  reg [15:0] count_6;  // uint16\n  reg [15:0] HDL_Counter_bypass_reg;  // ufix16\n  wire [15:0] HDL_Counter_out1_2;  // uint16\n  wire [15:0] HDL_Counter_out1_3;  // uint16\n  wire Compare_To_Constant2_out1;\n  reg  Compare_To_Constant2_out1_1;\n  wire Compare_To_Constant1_out1;\n  reg  Compare_To_Constant1_out1_1;\n  wire Logical_Operator_out1;\n  wire signed [30:0] Constant1_out1_re;  // sfix31_En19\n  wire signed [30:0] Constant1_out1_im;  // sfix31_En19\n  wire signed [30:0] Delay_out1_im;  // sfix31_En19\n  wire signed [30:0] Delay_out1_im_1;  // sfix31_En19\n  wire signed [30:0] Sum_out1_re;  // sfix31_En19\n  wire signed [30:0] Sum_out1_im;  // sfix31_En19\n  reg signed [30:0] Sum_out1_re_1;  // sfix31_En19\n  reg signed [30:0] Sum_out1_im_1;  // sfix31_En19\n  wire signed [30:0] Switch_out1_re;  // sfix31_En19\n  wire signed [30:0] Switch_out1_im;  // sfix31_En19\n  reg signed [30:0] Switch_out1_re_1;  // sfix31_En19\n  reg signed [30:0] Switch_out1_im_1;  // sfix31_En19\n  reg signed [30:0] Delay_bypass_reg_re;  // sfix31_En19\n  reg signed [30:0] Delay_bypass_reg_im;  // sfix31_En19\n  wire signed [30:0] Delay_out1_re;  // sfix31_En19\n  wire signed [30:0] Delay_out1_re_1;  // sfix31_En19\n  reg signed [30:0] Delay_out1_re_2;  // sfix31_En19\n  reg signed [30:0] Delay_out1_im_2;  // sfix31_En19\n  wire Compare_To_Constant3_out1;\n  reg signed [31:0] rd_5_t_0_0;  // int32\n  reg signed [31:0] rd_5_t_1;  // int32\n\n\n  assign rst_1 = rst;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        rst_2 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rst_2 <= rst_1;\n        end\n      end\n    end\n\n  assign load_1 = load;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        rd_1_reg <= {4{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          rd_1_reg[0] <= load_1;\n          rd_1_reg[32'sd3:32'sd1] <= rd_1_reg[32'sd2:32'sd0];\n        end\n      end\n    end\n\n  assign load_2 = rd_1_reg[3];\n\n  // Count limited, Unsigned Counter\n  //  initial value   = 0\n  //  step value      = 1\n  //  count to value  = 319\n  assign count_step = 16'b0000000000000001;\n\n  assign count_from = 16'b0000000000000000;\n\n  assign Constant_out1 = 16'b0000000000000001;\n\n  assign count_reset = 16'b0000000000000000;\n\n  assign count = HDL_Counter_out1 + count_step;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        count_1 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          count_1 <= count;\n        end\n      end\n    end\n\n  assign need_to_wrap = HDL_Counter_out1 == 16'b0000000100111111;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        need_to_wrap_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          need_to_wrap_1 <= need_to_wrap;\n        end\n      end\n    end\n\n  assign count_value = (need_to_wrap_1 == 1'b0 ? count_1 :\n              count_from);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        count_value_1 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          count_value_1 <= count_value;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        for(rd_5_t_1 = 32'sd0; rd_5_t_1 <= 32'sd1; rd_5_t_1 = rd_5_t_1 + 32'sd1) begin\n          rd_5_reg[rd_5_t_1] <= 16'b0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(rd_5_t_0_0 = 32'sd0; rd_5_t_0_0 <= 32'sd1; rd_5_t_0_0 = rd_5_t_0_0 + 32'sd1) begin\n            rd_5_reg[rd_5_t_0_0] <= rd_5_reg_next[rd_5_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign HDL_Counter_out1_1 = rd_5_reg[1];\n  assign rd_5_reg_next[0] = HDL_Counter_out1;\n  assign rd_5_reg_next[1] = rd_5_reg[0];\n\n  assign Compare_To_Zero_out1 = HDL_Counter_out1 > 16'b0000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        rd_6_reg <= {2{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          rd_6_reg[0] <= Compare_To_Zero_out1;\n          rd_6_reg[1] <= rd_6_reg[0];\n        end\n      end\n    end\n\n  assign Compare_To_Zero_out1_1 = rd_6_reg[1];\n\n  assign count_2 = (Compare_To_Zero_out1_1 == 1'b0 ? HDL_Counter_out1_1 :\n              count_value_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        count_3 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          count_3 <= count_2;\n        end\n      end\n    end\n\n  assign count_4 = (load_2 == 1'b0 ? count_3 :\n              Constant_out1);\n\n  assign Compare_To_Constant_out1 = HDL_Counter_out1 == 16'b0000000100111111;\n\n  assign Logical_Operator1_out1 = Compare_To_Constant_out1 | rst_2;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        rd_8_reg <= {3{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          rd_8_reg[0] <= Logical_Operator1_out1;\n          rd_8_reg[32'sd2:32'sd1] <= rd_8_reg[32'sd1:32'sd0];\n        end\n      end\n    end\n\n  assign Logical_Operator1_out1_1 = rd_8_reg[2];\n\n  assign count_5 = (Logical_Operator1_out1_1 == 1'b0 ? count_4 :\n              count_reset);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        count_6 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          count_6 <= count_5;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : HDL_Counter_bypass_process\n      if (reset == 1'b1) begin\n        HDL_Counter_bypass_reg <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          HDL_Counter_bypass_reg <= count_6;\n        end\n      end\n    end\n\n  assign HDL_Counter_out1_2 = (enb_1_8_1 == 1'b1 ? count_6 :\n              HDL_Counter_bypass_reg);\n\n  assign HDL_Counter_out1_3 = HDL_Counter_out1_2;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_10_process\n      if (reset == 1'b1) begin\n        HDL_Counter_out1 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          HDL_Counter_out1 <= HDL_Counter_out1_3;\n        end\n      end\n    end\n\n  assign Compare_To_Constant2_out1 = HDL_Counter_out1 <= 16'b0000000001010111;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_11_process\n      if (reset == 1'b1) begin\n        Compare_To_Constant2_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          Compare_To_Constant2_out1_1 <= Compare_To_Constant2_out1;\n        end\n      end\n    end\n\n  assign Compare_To_Constant1_out1 = HDL_Counter_out1 >= 16'b0000000000011000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_12_process\n      if (reset == 1'b1) begin\n        Compare_To_Constant1_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          Compare_To_Constant1_out1_1 <= Compare_To_Constant1_out1;\n        end\n      end\n    end\n\n  assign Logical_Operator_out1 = Compare_To_Constant2_out1_1 & Compare_To_Constant1_out1_1;\n\n  assign Constant1_out1_re = 31'sb0000000000000000000000000000000;\n  assign Constant1_out1_im = 31'sb0000000000000000000000000000000;\n\n  assign Delay_out1_im_1 = Delay_out1_im;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_13_process\n      if (reset == 1'b1) begin\n        Sum_out1_re_1 <= 31'sb0000000000000000000000000000000;\n        Sum_out1_im_1 <= 31'sb0000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Sum_out1_re_1 <= Sum_out1_re;\n          Sum_out1_im_1 <= Sum_out1_im;\n        end\n      end\n    end\n\n  assign Switch_out1_re = (Logical_Operator_out1 == 1'b0 ? Constant1_out1_re :\n              Sum_out1_re_1);\n  assign Switch_out1_im = (Logical_Operator_out1 == 1'b0 ? Constant1_out1_im :\n              Sum_out1_im_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_14_process\n      if (reset == 1'b1) begin\n        Switch_out1_re_1 <= 31'sb0000000000000000000000000000000;\n        Switch_out1_im_1 <= 31'sb0000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Switch_out1_re_1 <= Switch_out1_re;\n          Switch_out1_im_1 <= Switch_out1_im;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay_bypass_process\n      if (reset == 1'b1) begin\n        Delay_bypass_reg_re <= 31'sb0000000000000000000000000000000;\n        Delay_bypass_reg_im <= 31'sb0000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay_bypass_reg_im <= Switch_out1_im_1;\n          Delay_bypass_reg_re <= Switch_out1_re_1;\n        end\n      end\n    end\n\n  assign Delay_out1_re = (enb_1_8_1 == 1'b1 ? Switch_out1_re_1 :\n              Delay_bypass_reg_re);\n  assign Delay_out1_im = (enb_1_8_1 == 1'b1 ? Switch_out1_im_1 :\n              Delay_bypass_reg_im);\n\n  assign Delay_out1_re_1 = Delay_out1_re;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_15_process\n      if (reset == 1'b1) begin\n        Delay_out1_re_2 <= 31'sb0000000000000000000000000000000;\n        Delay_out1_im_2 <= 31'sb0000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay_out1_re_2 <= Delay_out1_re_1;\n          Delay_out1_im_2 <= Delay_out1_im_1;\n        end\n      end\n    end\n\n  assign Sum_out1_re = corrIn_re + Delay_out1_re_2;\n  assign Sum_out1_im = corrIn_im + Delay_out1_im_2;\n\n  assign avgCorr_re = Sum_out1_re;\n\n  assign avgCorr_im = Sum_out1_im;\n\n  assign Compare_To_Constant3_out1 = HDL_Counter_out1 == 16'b0000000001010111;\n\n  assign validOut = Compare_To_Constant3_out1;\n\nendmodule  // Averager_block\n\n"},{"name":"Correlator_block1.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator_block1.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Correlator_block1\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Correlato\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Correlator_block1\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           dataIn_re,\n           dataIn_im,\n           corrOut_re,\n           corrOut_im);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  output  signed [30:0] corrOut_re;  // sfix31_En19\n  output  signed [30:0] corrOut_im;  // sfix31_En19\n\n\n  reg signed [15:0] rd_0_reg_re [0:1];  // sfix16_En12 [2]\n  reg signed [15:0] rd_0_reg_im [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] rd_0_reg_next_re [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] rd_0_reg_next_im [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Data_Type_Conversion1_out1_re;  // sfix16_En12\n  wire signed [15:0] Data_Type_Conversion1_out1_im;  // sfix16_En12\n  wire signed [15:0] Delay1_out1_re;  // sfix16_En12\n  wire signed [15:0] Delay1_out1_im;  // sfix16_En12\n  reg signed [15:0] Delay1_out1_re_1;  // sfix16_En12\n  reg signed [15:0] Delay1_out1_im_1;  // sfix16_En12\n  reg signed [15:0] Product_C2ReIm_1_C2ReIm_A;  // sfix16_En12\n  wire [31:0] mergedInput;  // ufix32\n  reg [31:0] mergedDelay_regin;  // ufix32\n  reg [5:0] mergedDelay_waddr;  // ufix6\n  wire mergedDelay_wrenb;  // ufix1\n  reg [5:0] mergedDelay_raddr;  // ufix6\n  wire [31:0] mergedDelay_regout;  // ufix32\n  reg [31:0] mergedOutput;  // ufix32\n  wire [15:0] slicedInput;  // ufix16\n  wire signed [15:0] realOutput;  // sfix16_En12\n  wire [15:0] slicedInput_1;  // ufix16\n  wire signed [15:0] imagOutput;  // sfix16_En12\n  wire signed [16:0] conj_cast;  // sfix17_En12\n  wire signed [16:0] conj_cast_1;  // sfix17_En12\n  wire signed [15:0] complexConj_out1_re;  // sfix16_En12\n  wire signed [15:0] complexConj_out1_im;  // sfix16_En12\n  reg signed [15:0] rd_3_reg_re [0:1];  // sfix16_En12 [2]\n  reg signed [15:0] rd_3_reg_im [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] rd_3_reg_next_re [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] rd_3_reg_next_im [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] complexConj_out1_re_1;  // sfix16_En12\n  wire signed [15:0] complexConj_out1_im_1;  // sfix16_En12\n  wire signed [15:0] Delay3_out1_re;  // sfix16_En12\n  wire signed [15:0] Delay3_out1_im;  // sfix16_En12\n  reg signed [15:0] Delay3_out1_re_1;  // sfix16_En12\n  reg signed [15:0] Delay3_out1_im_1;  // sfix16_En12\n  reg signed [15:0] Product_C2ReIm_2_C2ReIm_A;  // sfix16_En12\n  wire signed [31:0] Product_Re_AC;  // sfix32_En24\n  reg signed [31:0] HwModeRegister_reg [0:2];  // sfix32 [3]\n  reg signed [31:0] HwModeRegister_reg_next [0:2];  // sfix32_En24 [3]\n  reg signed [31:0] Product_Re_AC_1;  // sfix32_En24\n  reg signed [15:0] rd_2_reg [0:1];  // sfix16 [2]\n  wire signed [15:0] rd_2_reg_next [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Product_C2ReIm_1_C2ReIm_B;  // sfix16_En12\n  reg signed [15:0] Product_C2ReIm_1_C2ReIm_B_1;  // sfix16_En12\n  reg signed [15:0] Product_C2ReIm_2_C2ReIm_B;  // sfix16_En12\n  reg signed [15:0] reduced_reg [0:1];  // sfix16 [2]\n  wire signed [15:0] reduced_reg_next [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Product_C2ReIm_2_C2ReIm_B_1;  // sfix16_En12\n  (* use_dsp  = \"yes\" *)   wire signed [31:0] mulOutput;  // sfix32_En24\n  reg signed [31:0] mulOutput_1;  // sfix32_En24\n  wire signed [32:0] MultiplyAdd_add_sub_cast;  // sfix33_En24\n  wire signed [32:0] MultiplyAdd_add_sub_cast_1;  // sfix33_En24\n  wire signed [32:0] mulOutput_2;  // sfix33_En24\n  wire signed [31:0] Product_Im_AD;  // sfix32_En24\n  reg signed [31:0] HwModeRegister_reg_1 [0:2];  // sfix32 [3]\n  reg signed [31:0] HwModeRegister_reg_next_1 [0:2];  // sfix32_En24 [3]\n  reg signed [31:0] Product_Im_AD_1;  // sfix32_En24\n  reg signed [15:0] reduced_reg_1 [0:1];  // sfix16 [2]\n  wire signed [15:0] reduced_reg_next_1 [0:1];  // sfix16_En12 [2]\n  wire signed [15:0] Product_C2ReIm_2_C2ReIm_A_1;  // sfix16_En12\n  (* use_dsp  = \"yes\" *)   wire signed [31:0] mulOutput_3;  // sfix32_En24\n  reg signed [31:0] mulOutput_4;  // sfix32_En24\n  wire signed [32:0] MultiplyAdd1_add_add_cast;  // sfix33_En24\n  wire signed [32:0] MultiplyAdd1_add_add_cast_1;  // sfix33_En24\n  wire signed [32:0] mulOutput_5;  // sfix33_En24\n  reg signed [32:0] rd_7_reg [0:1];  // sfix33 [2]\n  wire signed [32:0] rd_7_reg_next [0:1];  // sfix33_En24 [2]\n  wire signed [32:0] mulOutput_6;  // sfix33_En24\n  wire signed [31:0] mulOutput_7;  // sfix32_En24\n  reg signed [32:0] rd_8_reg [0:1];  // sfix33 [2]\n  wire signed [32:0] rd_8_reg_next [0:1];  // sfix33_En24 [2]\n  wire signed [32:0] mulOutput_8;  // sfix33_En24\n  wire signed [31:0] mulOutput_9;  // sfix32_En24\n  reg signed [31:0] Product_out1_re;  // sfix32_En24\n  reg signed [31:0] Product_out1_im;  // sfix32_En24\n  reg signed [31:0] Delay32_bypass_reg_re;  // sfix32_En24\n  reg signed [31:0] Delay32_bypass_reg_im;  // sfix32_En24\n  wire signed [31:0] Delay32_out1_re;  // sfix32_En24\n  wire signed [31:0] Delay32_out1_im;  // sfix32_En24\n  wire signed [31:0] Delay32_out1_re_1;  // sfix32_En24\n  wire signed [31:0] Delay32_out1_im_1;  // sfix32_En24\n  reg signed [31:0] Delay32_out1_re_2;  // sfix32_En24\n  reg signed [31:0] Delay32_out1_im_2;  // sfix32_En24\n  wire signed [30:0] Data_Type_Conversion_out1_re;  // sfix31_En19\n  wire signed [30:0] Data_Type_Conversion_out1_im;  // sfix31_En19\n  reg signed [31:0] rd_0_t_0_0;  // int32\n  reg signed [31:0] rd_0_t_1;  // int32\n  reg signed [31:0] rd_3_t_0_0;  // int32\n  reg signed [31:0] rd_3_t_1;  // int32\n  reg signed [31:0] HwModeRegister_t_0_0;  // int32\n  reg signed [31:0] HwModeRegister_t_0_1;  // int32\n  reg signed [31:0] HwModeRegister_t_1;  // int32\n  reg signed [31:0] rd_2_t_0_0;  // int32\n  reg signed [31:0] rd_2_t_1;  // int32\n  reg signed [31:0] reduced_t_0_0;  // int32\n  reg signed [31:0] reduced_t_1;  // int32\n  reg signed [31:0] HwModeRegister_t_0_0_1;  // int32\n  reg signed [31:0] HwModeRegister_t_0_1_1;  // int32\n  reg signed [31:0] HwModeRegister_t_1_1;  // int32\n  reg signed [31:0] reduced_t_0_0_1;  // int32\n  reg signed [31:0] reduced_t_1_1;  // int32\n  reg signed [31:0] rd_7_t_0_0;  // int32\n  reg signed [31:0] rd_7_t_1;  // int32\n  reg signed [31:0] rd_8_t_0_0;  // int32\n  reg signed [31:0] rd_8_t_1;  // int32\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        for(rd_0_t_1 = 32'sd0; rd_0_t_1 <= 32'sd1; rd_0_t_1 = rd_0_t_1 + 32'sd1) begin\n          rd_0_reg_re[rd_0_t_1] <= 16'sb0000000000000000;\n          rd_0_reg_im[rd_0_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(rd_0_t_0_0 = 32'sd0; rd_0_t_0_0 <= 32'sd1; rd_0_t_0_0 = rd_0_t_0_0 + 32'sd1) begin\n            rd_0_reg_re[rd_0_t_0_0] <= rd_0_reg_next_re[rd_0_t_0_0];\n            rd_0_reg_im[rd_0_t_0_0] <= rd_0_reg_next_im[rd_0_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Data_Type_Conversion1_out1_re = rd_0_reg_re[1];\n  assign Data_Type_Conversion1_out1_im = rd_0_reg_im[1];\n  assign rd_0_reg_next_re[0] = dataIn_re;\n  assign rd_0_reg_next_im[0] = dataIn_im;\n  assign rd_0_reg_next_re[1] = rd_0_reg_re[0];\n  assign rd_0_reg_next_im[1] = rd_0_reg_im[0];\n\n  assign Delay1_out1_re = Data_Type_Conversion1_out1_re;\n\n  assign Delay1_out1_im = Data_Type_Conversion1_out1_im;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        Delay1_out1_re_1 <= 16'sb0000000000000000;\n        Delay1_out1_im_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay1_out1_re_1 <= Delay1_out1_re;\n          Delay1_out1_im_1 <= Delay1_out1_im;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_process\n      if (reset == 1'b1) begin\n        Product_C2ReIm_1_C2ReIm_A <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Product_C2ReIm_1_C2ReIm_A <= Delay1_out1_re_1;\n        end\n      end\n    end\n\n  assign mergedInput = {dataIn_re, dataIn_im};\n\n  // Input register for RAM-based shift register mergedDelay\n  always @(posedge clk or posedge reset)\n    begin : mergedDelay_reginc_process\n      if (reset == 1'b1) begin\n        mergedDelay_regin <= 32'b00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          mergedDelay_regin <= mergedInput;\n        end\n      end\n    end\n\n  // Count limited, Unsigned Counter\n  //  initial value   = 0\n  //  step value      = 1\n  //  count to value  = 61\n  // Write address counter for RAM-based shift register mergedDelay\n  always @(posedge clk or posedge reset)\n    begin : mergedDelay_wr_process\n      if (reset == 1'b1) begin\n        mergedDelay_waddr <= 6'b000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          if (mergedDelay_waddr >= 6'b111101) begin\n            mergedDelay_waddr <= 6'b000000;\n          end\n          else begin\n            mergedDelay_waddr <= mergedDelay_waddr + 6'b000001;\n          end\n        end\n      end\n    end\n\n  assign mergedDelay_wrenb = 1'b1;\n\n  // Count limited, Unsigned Counter\n  //  initial value   = 1\n  //  step value      = 1\n  //  count to value  = 61\n  // Read address counter for RAM-based shift register mergedDelay\n  always @(posedge clk or posedge reset)\n    begin : mergedDelay_rd_process\n      if (reset == 1'b1) begin\n        mergedDelay_raddr <= 6'b000001;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          if (mergedDelay_raddr >= 6'b111101) begin\n            mergedDelay_raddr <= 6'b000000;\n          end\n          else begin\n            mergedDelay_raddr <= mergedDelay_raddr + 6'b000001;\n          end\n        end\n      end\n    end\n\n  SimpleDualPortRAM_generic #(.AddrWidth(6),\n                              .DataWidth(32)\n                              )\n                            u_ShiftRegisterRAM (.clk(clk),\n                                                .enb_1_8_0(enb_1_8_0),\n                                                .wr_din(mergedDelay_regin),\n                                                .wr_addr(mergedDelay_waddr),\n                                                .wr_en(mergedDelay_wrenb),  // ufix1\n                                                .rd_addr(mergedDelay_raddr),\n                                                .dout(mergedDelay_regout)\n                                                );\n\n  // Output register for RAM-based shift register mergedDelay\n  always @(posedge clk or posedge reset)\n    begin : mergedDelay_regoutc_process\n      if (reset == 1'b1) begin\n        mergedOutput <= 32'b00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          mergedOutput <= mergedDelay_regout;\n        end\n      end\n    end\n\n  assign slicedInput = mergedOutput[31:16];\n\n  assign realOutput = slicedInput;\n\n  assign slicedInput_1 = mergedOutput[15:0];\n\n  assign imagOutput = slicedInput_1;\n\n  assign complexConj_out1_re = realOutput;\n  assign conj_cast = {imagOutput[15], imagOutput};\n  assign conj_cast_1 =  - (conj_cast);\n  assign complexConj_out1_im = conj_cast_1[15:0];\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        for(rd_3_t_1 = 32'sd0; rd_3_t_1 <= 32'sd1; rd_3_t_1 = rd_3_t_1 + 32'sd1) begin\n          rd_3_reg_re[rd_3_t_1] <= 16'sb0000000000000000;\n          rd_3_reg_im[rd_3_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(rd_3_t_0_0 = 32'sd0; rd_3_t_0_0 <= 32'sd1; rd_3_t_0_0 = rd_3_t_0_0 + 32'sd1) begin\n            rd_3_reg_re[rd_3_t_0_0] <= rd_3_reg_next_re[rd_3_t_0_0];\n            rd_3_reg_im[rd_3_t_0_0] <= rd_3_reg_next_im[rd_3_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign complexConj_out1_re_1 = rd_3_reg_re[1];\n  assign complexConj_out1_im_1 = rd_3_reg_im[1];\n  assign rd_3_reg_next_re[0] = complexConj_out1_re;\n  assign rd_3_reg_next_im[0] = complexConj_out1_im;\n  assign rd_3_reg_next_re[1] = rd_3_reg_re[0];\n  assign rd_3_reg_next_im[1] = rd_3_reg_im[0];\n\n  assign Delay3_out1_re = complexConj_out1_re_1;\n\n  assign Delay3_out1_im = complexConj_out1_im_1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        Delay3_out1_re_1 <= 16'sb0000000000000000;\n        Delay3_out1_im_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay3_out1_re_1 <= Delay3_out1_re;\n          Delay3_out1_im_1 <= Delay3_out1_im;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_1_process\n      if (reset == 1'b1) begin\n        Product_C2ReIm_2_C2ReIm_A <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Product_C2ReIm_2_C2ReIm_A <= Delay3_out1_re_1;\n        end\n      end\n    end\n\n  assign Product_Re_AC = Product_C2ReIm_1_C2ReIm_A * Product_C2ReIm_2_C2ReIm_A;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_process\n      if (reset == 1'b1) begin\n        for(HwModeRegister_t_1 = 32'sd0; HwModeRegister_t_1 <= 32'sd2; HwModeRegister_t_1 = HwModeRegister_t_1 + 32'sd1) begin\n          HwModeRegister_reg[HwModeRegister_t_1] <= 32'sb00000000000000000000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(HwModeRegister_t_0_1 = 32'sd0; HwModeRegister_t_0_1 <= 32'sd2; HwModeRegister_t_0_1 = HwModeRegister_t_0_1 + 32'sd1) begin\n            HwModeRegister_reg[HwModeRegister_t_0_1] <= HwModeRegister_reg_next[HwModeRegister_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Product_Re_AC_1 = HwModeRegister_reg[2];\n    HwModeRegister_reg_next[0] = Product_Re_AC;\n\n    for(HwModeRegister_t_0_0 = 32'sd0; HwModeRegister_t_0_0 <= 32'sd1; HwModeRegister_t_0_0 = HwModeRegister_t_0_0 + 32'sd1) begin\n      HwModeRegister_reg_next[HwModeRegister_t_0_0 + 32'sd1] = HwModeRegister_reg[HwModeRegister_t_0_0];\n    end\n\n  end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        for(rd_2_t_1 = 32'sd0; rd_2_t_1 <= 32'sd1; rd_2_t_1 = rd_2_t_1 + 32'sd1) begin\n          rd_2_reg[rd_2_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(rd_2_t_0_0 = 32'sd0; rd_2_t_0_0 <= 32'sd1; rd_2_t_0_0 = rd_2_t_0_0 + 32'sd1) begin\n            rd_2_reg[rd_2_t_0_0] <= rd_2_reg_next[rd_2_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Product_C2ReIm_1_C2ReIm_B = rd_2_reg[1];\n  assign rd_2_reg_next[0] = Delay1_out1_im_1;\n  assign rd_2_reg_next[1] = rd_2_reg[0];\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_2_process\n      if (reset == 1'b1) begin\n        Product_C2ReIm_1_C2ReIm_B_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Product_C2ReIm_1_C2ReIm_B_1 <= Product_C2ReIm_1_C2ReIm_B;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_3_process\n      if (reset == 1'b1) begin\n        Product_C2ReIm_2_C2ReIm_B <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Product_C2ReIm_2_C2ReIm_B <= Delay3_out1_im_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_4_process\n      if (reset == 1'b1) begin\n        for(reduced_t_1 = 32'sd0; reduced_t_1 <= 32'sd1; reduced_t_1 = reduced_t_1 + 32'sd1) begin\n          reduced_reg[reduced_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(reduced_t_0_0 = 32'sd0; reduced_t_0_0 <= 32'sd1; reduced_t_0_0 = reduced_t_0_0 + 32'sd1) begin\n            reduced_reg[reduced_t_0_0] <= reduced_reg_next[reduced_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Product_C2ReIm_2_C2ReIm_B_1 = reduced_reg[1];\n  assign reduced_reg_next[0] = Product_C2ReIm_2_C2ReIm_B;\n  assign reduced_reg_next[1] = reduced_reg[0];\n\n  assign mulOutput = Product_C2ReIm_1_C2ReIm_B_1 * Product_C2ReIm_2_C2ReIm_B_1;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_1_process\n      if (reset == 1'b1) begin\n        mulOutput_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          mulOutput_1 <= mulOutput;\n        end\n      end\n    end\n\n  assign MultiplyAdd_add_sub_cast = {Product_Re_AC_1[31], Product_Re_AC_1};\n  assign MultiplyAdd_add_sub_cast_1 = {mulOutput_1[31], mulOutput_1};\n  assign mulOutput_2 = MultiplyAdd_add_sub_cast - MultiplyAdd_add_sub_cast_1;\n\n  assign Product_Im_AD = Product_C2ReIm_1_C2ReIm_A * Product_C2ReIm_2_C2ReIm_B;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_2_process\n      if (reset == 1'b1) begin\n        for(HwModeRegister_t_1_1 = 32'sd0; HwModeRegister_t_1_1 <= 32'sd2; HwModeRegister_t_1_1 = HwModeRegister_t_1_1 + 32'sd1) begin\n          HwModeRegister_reg_1[HwModeRegister_t_1_1] <= 32'sb00000000000000000000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(HwModeRegister_t_0_1_1 = 32'sd0; HwModeRegister_t_0_1_1 <= 32'sd2; HwModeRegister_t_0_1_1 = HwModeRegister_t_0_1_1 + 32'sd1) begin\n            HwModeRegister_reg_1[HwModeRegister_t_0_1_1] <= HwModeRegister_reg_next_1[HwModeRegister_t_0_1_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Product_Im_AD_1 = HwModeRegister_reg_1[2];\n    HwModeRegister_reg_next_1[0] = Product_Im_AD;\n\n    for(HwModeRegister_t_0_0_1 = 32'sd0; HwModeRegister_t_0_0_1 <= 32'sd1; HwModeRegister_t_0_0_1 = HwModeRegister_t_0_0_1 + 32'sd1) begin\n      HwModeRegister_reg_next_1[HwModeRegister_t_0_0_1 + 32'sd1] = HwModeRegister_reg_1[HwModeRegister_t_0_0_1];\n    end\n\n  end\n\n  always @(posedge clk or posedge reset)\n    begin : reduced_5_process\n      if (reset == 1'b1) begin\n        for(reduced_t_1_1 = 32'sd0; reduced_t_1_1 <= 32'sd1; reduced_t_1_1 = reduced_t_1_1 + 32'sd1) begin\n          reduced_reg_1[reduced_t_1_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(reduced_t_0_0_1 = 32'sd0; reduced_t_0_0_1 <= 32'sd1; reduced_t_0_0_1 = reduced_t_0_0_1 + 32'sd1) begin\n            reduced_reg_1[reduced_t_0_0_1] <= reduced_reg_next_1[reduced_t_0_0_1];\n          end\n        end\n      end\n    end\n\n  assign Product_C2ReIm_2_C2ReIm_A_1 = reduced_reg_1[1];\n  assign reduced_reg_next_1[0] = Product_C2ReIm_2_C2ReIm_A;\n  assign reduced_reg_next_1[1] = reduced_reg_1[0];\n\n  assign mulOutput_3 = Product_C2ReIm_1_C2ReIm_B_1 * Product_C2ReIm_2_C2ReIm_A_1;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_3_process\n      if (reset == 1'b1) begin\n        mulOutput_4 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          mulOutput_4 <= mulOutput_3;\n        end\n      end\n    end\n\n  assign MultiplyAdd1_add_add_cast = {Product_Im_AD_1[31], Product_Im_AD_1};\n  assign MultiplyAdd1_add_add_cast_1 = {mulOutput_4[31], mulOutput_4};\n  assign mulOutput_5 = MultiplyAdd1_add_add_cast + MultiplyAdd1_add_add_cast_1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        for(rd_7_t_1 = 32'sd0; rd_7_t_1 <= 32'sd1; rd_7_t_1 = rd_7_t_1 + 32'sd1) begin\n          rd_7_reg[rd_7_t_1] <= 33'sh000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(rd_7_t_0_0 = 32'sd0; rd_7_t_0_0 <= 32'sd1; rd_7_t_0_0 = rd_7_t_0_0 + 32'sd1) begin\n            rd_7_reg[rd_7_t_0_0] <= rd_7_reg_next[rd_7_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign mulOutput_6 = rd_7_reg[1];\n  assign rd_7_reg_next[0] = mulOutput_2;\n  assign rd_7_reg_next[1] = rd_7_reg[0];\n\n  assign mulOutput_7 = mulOutput_6[31:0];\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        for(rd_8_t_1 = 32'sd0; rd_8_t_1 <= 32'sd1; rd_8_t_1 = rd_8_t_1 + 32'sd1) begin\n          rd_8_reg[rd_8_t_1] <= 33'sh000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(rd_8_t_0_0 = 32'sd0; rd_8_t_0_0 <= 32'sd1; rd_8_t_0_0 = rd_8_t_0_0 + 32'sd1) begin\n            rd_8_reg[rd_8_t_0_0] <= rd_8_reg_next[rd_8_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign mulOutput_8 = rd_8_reg[1];\n  assign rd_8_reg_next[0] = mulOutput_5;\n  assign rd_8_reg_next[1] = rd_8_reg[0];\n\n  assign mulOutput_9 = mulOutput_8[31:0];\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        Product_out1_re <= 32'sb00000000000000000000000000000000;\n        Product_out1_im <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Product_out1_re <= mulOutput_7;\n          Product_out1_im <= mulOutput_9;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay32_bypass_process\n      if (reset == 1'b1) begin\n        Delay32_bypass_reg_re <= 32'sb00000000000000000000000000000000;\n        Delay32_bypass_reg_im <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay32_bypass_reg_im <= Product_out1_im;\n          Delay32_bypass_reg_re <= Product_out1_re;\n        end\n      end\n    end\n\n  assign Delay32_out1_re = (enb_1_8_1 == 1'b1 ? Product_out1_re :\n              Delay32_bypass_reg_re);\n  assign Delay32_out1_im = (enb_1_8_1 == 1'b1 ? Product_out1_im :\n              Delay32_bypass_reg_im);\n\n  assign Delay32_out1_re_1 = Delay32_out1_re;\n\n  assign Delay32_out1_im_1 = Delay32_out1_im;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_10_process\n      if (reset == 1'b1) begin\n        Delay32_out1_re_2 <= 32'sb00000000000000000000000000000000;\n        Delay32_out1_im_2 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay32_out1_re_2 <= Delay32_out1_re_1;\n          Delay32_out1_im_2 <= Delay32_out1_im_1;\n        end\n      end\n    end\n\n  assign Data_Type_Conversion_out1_re = {{4{Delay32_out1_re_2[31]}}, Delay32_out1_re_2[31:5]};\n  assign Data_Type_Conversion_out1_im = {{4{Delay32_out1_im_2[31]}}, Delay32_out1_im_2[31:5]};\n\n  assign corrOut_re = Data_Type_Conversion_out1_re;\n\n  assign corrOut_im = Data_Type_Conversion_out1_im;\n\nendmodule  // Correlator_block1\n\n"},{"name":"Quadrant_Mapper_block.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Quadrant_Mapper_block.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Quadrant_Mapper_block\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/HDL_CMA_core/Quadrant_Mappe\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Quadrant_Mapper_block\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           xin,\n           yin,\n           xout,\n           yout,\n           QA_Control);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  [4:0] QA_Control;  // ufix5\n\n\n  wire signed [31:0] xin_1;  // sfix32_En19\n  reg signed [31:0] xin_2;  // sfix32_En19\n  wire signed [32:0] abs1_y;  // sfix33_En19\n  wire signed [32:0] abs1_cast;  // sfix33_En19\n  wire signed [31:0] xAbs;  // sfix32_En19\n  reg signed [31:0] xAbs_1;  // sfix32_En19\n  reg signed [31:0] DelayxAbs_bypass_reg;  // sfix32\n  wire signed [31:0] xAbsReg;  // sfix32_En19\n  wire signed [31:0] xAbsReg_1;  // sfix32_En19\n  reg signed [31:0] xAbsReg_2;  // sfix32_En19\n  wire signed [31:0] yin_1;  // sfix32_En19\n  reg signed [31:0] yin_2;  // sfix32_En19\n  wire signed [32:0] abs_y;  // sfix33_En19\n  wire signed [32:0] abs_cast;  // sfix33_En19\n  wire signed [31:0] yAbs;  // sfix32_En19\n  reg signed [31:0] yAbs_1;  // sfix32_En19\n  reg signed [31:0] DelayyAbs_bypass_reg;  // sfix32\n  wire signed [31:0] yAbsReg;  // sfix32_En19\n  wire signed [31:0] yAbsReg_1;  // sfix32_En19\n  reg signed [31:0] yAbsReg_2;  // sfix32_En19\n  wire XGreaterThanY;  // ufix1\n  reg  XGreaterThanY_1;  // ufix1\n  reg signed [31:0] yAbsReg_3;  // sfix32_En19\n  reg signed [31:0] xAbsReg_3;  // sfix32_En19\n  wire signed [31:0] xout_1;  // sfix32_En19\n  wire signed [31:0] yout_1;  // sfix32_En19\n  reg signed [31:0] yin_3;  // sfix32_En19\n  reg signed [31:0] in2reg;  // sfix32_En19\n  wire signed [31:0] in2reg_1;  // sfix32_En19\n  reg signed [31:0] in2reg_2;  // sfix32_En19\n  wire yZero;  // ufix1\n  reg  yZero_1;  // ufix1\n  reg signed [31:0] xin_3;  // sfix32_En19\n  reg signed [31:0] in1reg;  // sfix32_En19\n  wire signed [31:0] in1reg_1;  // sfix32_En19\n  reg signed [31:0] in1reg_2;  // sfix32_En19\n  wire xPositive;  // ufix1\n  reg  xPositive_1;  // ufix1\n  wire yZeroXPositive;  // ufix1\n  wire xNegative;  // ufix1\n  reg  xNegative_1;  // ufix1\n  wire yZeroXNegative;  // ufix1\n  wire yNegative;  // ufix1\n  reg  yNegative_1;  // ufix1\n  wire [4:0] qcControl;  // ufix5\n\n\n  assign xin_1 = xin;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_41_process\n      if (reset == 1'b1) begin\n        xin_2 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_2 <= xin_1;\n        end\n      end\n    end\n\n  assign abs1_cast = {xin_2[31], xin_2};\n  assign abs1_y = (xin_2 < 32'sb00000000000000000000000000000000 ?  - (abs1_cast) :\n              {xin_2[31], xin_2});\n  assign xAbs = abs1_y[31:0];\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay1_process\n      if (reset == 1'b1) begin\n        xAbs_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xAbs_1 <= xAbs;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : DelayxAbs_bypass_process\n      if (reset == 1'b1) begin\n        DelayxAbs_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          DelayxAbs_bypass_reg <= xAbs_1;\n        end\n      end\n    end\n\n  assign xAbsReg = (enb_1_8_1 == 1'b1 ? xAbs_1 :\n              DelayxAbs_bypass_reg);\n\n  assign xAbsReg_1 = xAbsReg;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        xAbsReg_2 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xAbsReg_2 <= xAbsReg_1;\n        end\n      end\n    end\n\n  assign yin_1 = yin;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_01_process\n      if (reset == 1'b1) begin\n        yin_2 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_2 <= yin_1;\n        end\n      end\n    end\n\n  assign abs_cast = {yin_2[31], yin_2};\n  assign abs_y = (yin_2 < 32'sb00000000000000000000000000000000 ?  - (abs_cast) :\n              {yin_2[31], yin_2});\n  assign yAbs = abs_y[31:0];\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay_process\n      if (reset == 1'b1) begin\n        yAbs_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yAbs_1 <= yAbs;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : DelayyAbs_bypass_process\n      if (reset == 1'b1) begin\n        DelayyAbs_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          DelayyAbs_bypass_reg <= yAbs_1;\n        end\n      end\n    end\n\n  assign yAbsReg = (enb_1_8_1 == 1'b1 ? yAbs_1 :\n              DelayyAbs_bypass_reg);\n\n  assign yAbsReg_1 = yAbsReg;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yAbsReg_2 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yAbsReg_2 <= yAbsReg_1;\n        end\n      end\n    end\n\n  assign XGreaterThanY = xAbsReg_2 > yAbsReg_2;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        XGreaterThanY_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          XGreaterThanY_1 <= XGreaterThanY;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_10_process\n      if (reset == 1'b1) begin\n        yAbsReg_3 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yAbsReg_3 <= yAbsReg_2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        xAbsReg_3 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xAbsReg_3 <= xAbsReg_2;\n        end\n      end\n    end\n\n  assign xout_1 = (XGreaterThanY_1 == 1'b0 ? yAbsReg_3 :\n              xAbsReg_3);\n\n  assign xout = xout_1;\n\n  assign yout_1 = (XGreaterThanY_1 == 1'b0 ? xAbsReg_3 :\n              yAbsReg_3);\n\n  assign yout = yout_1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delayin21_output_process\n      if (reset == 1'b1) begin\n        yin_3 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          yin_3 <= yin_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delayin2_process\n      if (reset == 1'b1) begin\n        in2reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          in2reg <= yin_3;\n        end\n      end\n    end\n\n  assign in2reg_1 = in2reg;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        in2reg_2 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          in2reg_2 <= in2reg_1;\n        end\n      end\n    end\n\n  assign yZero = in2reg_2 == 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yZero_1 <= yZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delayin11_output_process\n      if (reset == 1'b1) begin\n        xin_3 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          xin_3 <= xin_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delayin1_process\n      if (reset == 1'b1) begin\n        in1reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          in1reg <= xin_3;\n        end\n      end\n    end\n\n  assign in1reg_1 = in1reg;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        in1reg_2 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          in1reg_2 <= in1reg_1;\n        end\n      end\n    end\n\n  assign xPositive = in1reg_2 >= 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        xPositive_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          xPositive_1 <= xPositive;\n        end\n      end\n    end\n\n  assign yZeroXPositive = yZero_1 & xPositive_1;\n\n  assign xNegative = in1reg_2 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xNegative_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          xNegative_1 <= xNegative;\n        end\n      end\n    end\n\n  assign yZeroXNegative = yZero_1 & xNegative_1;\n\n  assign yNegative = in2reg_2 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        yNegative_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yNegative_1 <= yNegative;\n        end\n      end\n    end\n\n  assign qcControl = {yZeroXPositive, yZeroXNegative, XGreaterThanY_1, xNegative_1, yNegative_1};\n\n  assign QA_Control = qcControl;\n\nendmodule  // Quadrant_Mapper_block\n\n"},{"name":"CordicKernelMag_block29.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block29.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block29\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/HDL_CMA_core/CordicKernelMa\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block29\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block29\n\n"},{"name":"CordicKernelMag_block30.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block30.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block30\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block30\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block30\n\n"},{"name":"CordicKernelMag_block31.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block31.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block31\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block31\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block31\n\n"},{"name":"CordicKernelMag_block32.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block32.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block32\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block32\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block32\n\n"},{"name":"CordicKernelMag_block33.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block33.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block33\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block33\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block33\n\n"},{"name":"CordicKernelMag_block34.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block34.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block34\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block34\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block34\n\n"},{"name":"CordicKernelMag_block35.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block35.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block35\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block35\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block35\n\n"},{"name":"CordicKernelMag_block36.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block36.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block36\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block36\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block36\n\n"},{"name":"CordicKernelMag_block37.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block37.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block37\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block37\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block37\n\n"},{"name":"CordicKernelMag_block38.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block38.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block38\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block38\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block38\n\n"},{"name":"CordicKernelMag_block39.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block39.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block39\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block39\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block39\n\n"},{"name":"CordicKernelMag_block40.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block40.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block40\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block40\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block40\n\n"},{"name":"CordicKernelMag_block41.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block41.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block41\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block41\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block41\n\n"},{"name":"CordicKernelMag_block42.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block42.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block42\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block42\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block42\n\n"},{"name":"CordicKernelMag_block43.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block43.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block43\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block43\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block43\n\n"},{"name":"CordicKernelMag_block44.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block44.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block44\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block44\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block44\n\n"},{"name":"CordicKernelMag_block45.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block45.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block45\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block45\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block45\n\n"},{"name":"CordicKernelMag_block46.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block46.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block46\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block46\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block46\n\n"},{"name":"CordicKernelMag_block47.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block47.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block47\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block47\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block47\n\n"},{"name":"CordicKernelMag_block48.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block48.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block48\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block48\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block48\n\n"},{"name":"CordicKernelMag_block49.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block49.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block49\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block49\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block49\n\n"},{"name":"CordicKernelMag_block50.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block50.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block50\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block50\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block50\n\n"},{"name":"CordicKernelMag_block51.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block51.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block51\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block51\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block51\n\n"},{"name":"CordicKernelMag_block52.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block52.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block52\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block52\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block52\n\n"},{"name":"CordicKernelMag_block53.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block53.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block53\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block53\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block53\n\n"},{"name":"CordicKernelMag_block54.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block54.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block54\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block54\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block54\n\n"},{"name":"CordicKernelMag_block55.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block55.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block55\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block55\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block55\n\n"},{"name":"CordicKernelMag_block56.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block56.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block56\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block56\n          (clk,\n           reset,\n           enb,\n           yin,\n           zin,\n           lut_value,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block56\n\n"},{"name":"Quadrant_Correction_block.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Quadrant_Correction_block.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Quadrant_Correction_block\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/HDL_CMA_core/Quadrant_Correctio\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Quadrant_Correction_block\n          (clk,\n           reset,\n           enb,\n           zin,\n           QA_Control,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [4:0] QA_Control;  // ufix5\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg [4:0] QA_Control_1;  // ufix5\n  wire yZeroXPositive;  // ufix1\n  reg  [1:0] rd_1_reg;  // ufix1 [2]\n  wire yZeroXPositive_1;  // ufix1\n  wire yZeroXNegative;  // ufix1\n  wire [1:0] xyNegative;  // ufix2\n  reg [1:0] rd_5_reg [0:1];  // ufix2 [2]\n  wire [1:0] rd_5_reg_next [0:1];  // ufix2 [2]\n  wire [1:0] xyNegative_1;  // ufix2\n  wire AbsRel;  // ufix1\n  wire signed [33:0] pidivtwo;  // sfix34_En33\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] pivdivtwosubout;  // sfix34_En33\n  wire signed [33:0] mux1out;  // sfix34_En33\n  reg signed [33:0] mux1out_1;  // sfix34_En33\n  reg signed [33:0] mux1out_2;  // sfix34_En33\n  wire signed [34:0] Negation_cast;  // sfix35_En33\n  wire signed [34:0] Negation_cast_1;  // sfix35_En33\n  wire signed [35:0] Negation_cast_2;  // sfix36_En33\n  wire signed [33:0] mux1out_negate;  // sfix34_En33\n  reg signed [33:0] mux1out_negate_1;  // sfix34_En33\n  wire signed [33:0] pionepos;  // sfix34_En33\n  wire signed [33:0] pi_subtraction;  // sfix34_En33\n  reg signed [33:0] rd_8_reg [0:1];  // sfix34 [2]\n  wire signed [33:0] rd_8_reg_next [0:1];  // sfix34_En33 [2]\n  wire signed [33:0] pi_subtraction_1;  // sfix34_En33\n  wire signed [33:0] pioneneg;  // sfix34_En33\n  wire signed [33:0] negpi_addition;  // sfix34_En33\n  reg  [1:0] rd_4_reg;  // ufix1 [2]\n  wire yZeroXNegative_1;  // ufix1\n  reg signed [33:0] rd_9_reg [0:1];  // sfix34 [2]\n  wire signed [33:0] rd_9_reg_next [0:1];  // sfix34_En33 [2]\n  wire signed [33:0] negpi_addition_1;  // sfix34_En33\n  wire signed [33:0] mux2out;  // sfix34_En33\n  wire signed [33:0] mux5out;  // sfix34_En33\n  wire signed [33:0] zero;  // sfix34_En33\n  wire signed [33:0] mux6out;  // sfix34_En33\n  reg signed [31:0] rd_5_t_0_0;  // int32\n  reg signed [31:0] rd_5_t_1;  // int32\n  reg signed [31:0] rd_8_t_0_0;  // int32\n  reg signed [31:0] rd_8_t_1;  // int32\n  reg signed [31:0] rd_9_t_0_0;  // int32\n  reg signed [31:0] rd_9_t_1;  // int32\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        QA_Control_1 <= 5'b00000;\n      end\n      else begin\n        if (enb) begin\n          QA_Control_1 <= QA_Control;\n        end\n      end\n    end\n\n  assign yZeroXPositive = QA_Control_1[4];\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        rd_1_reg <= {2{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          rd_1_reg[0] <= yZeroXPositive;\n          rd_1_reg[1] <= rd_1_reg[0];\n        end\n      end\n    end\n\n  assign yZeroXPositive_1 = rd_1_reg[1];\n\n  assign yZeroXNegative = QA_Control_1[3];\n\n  assign xyNegative = QA_Control_1[1:0];\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        for(rd_5_t_1 = 32'sd0; rd_5_t_1 <= 32'sd1; rd_5_t_1 = rd_5_t_1 + 32'sd1) begin\n          rd_5_reg[rd_5_t_1] <= 2'b00;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(rd_5_t_0_0 = 32'sd0; rd_5_t_0_0 <= 32'sd1; rd_5_t_0_0 = rd_5_t_0_0 + 32'sd1) begin\n            rd_5_reg[rd_5_t_0_0] <= rd_5_reg_next[rd_5_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign xyNegative_1 = rd_5_reg[1];\n  assign rd_5_reg_next[0] = xyNegative;\n  assign rd_5_reg_next[1] = rd_5_reg[0];\n\n  assign AbsRel = QA_Control_1[2];\n\n  assign pidivtwo = 34'sh100000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign pivdivtwosubout = pidivtwo - zin_1;\n\n  assign mux1out = (AbsRel == 1'b0 ? pivdivtwosubout :\n              zin_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        mux1out_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          mux1out_1 <= mux1out;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        mux1out_2 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          mux1out_2 <= mux1out_1;\n        end\n      end\n    end\n\n  assign Negation_cast = {mux1out_1[33], mux1out_1};\n  assign Negation_cast_1 =  - (Negation_cast);\n  assign Negation_cast_2 = {Negation_cast_1[34], Negation_cast_1};\n  assign mux1out_negate = Negation_cast_2[33:0];\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        mux1out_negate_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          mux1out_negate_1 <= mux1out_negate;\n        end\n      end\n    end\n\n  assign pionepos = 34'sh1FFFFFFFF;\n\n  assign pi_subtraction = pionepos - mux1out;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        for(rd_8_t_1 = 32'sd0; rd_8_t_1 <= 32'sd1; rd_8_t_1 = rd_8_t_1 + 32'sd1) begin\n          rd_8_reg[rd_8_t_1] <= 34'sh000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(rd_8_t_0_0 = 32'sd0; rd_8_t_0_0 <= 32'sd1; rd_8_t_0_0 = rd_8_t_0_0 + 32'sd1) begin\n            rd_8_reg[rd_8_t_0_0] <= rd_8_reg_next[rd_8_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign pi_subtraction_1 = rd_8_reg[1];\n  assign rd_8_reg_next[0] = pi_subtraction;\n  assign rd_8_reg_next[1] = rd_8_reg[0];\n\n  assign pioneneg = 34'sh200000000;\n\n  assign negpi_addition = pioneneg + mux1out;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        rd_4_reg <= {2{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          rd_4_reg[0] <= yZeroXNegative;\n          rd_4_reg[1] <= rd_4_reg[0];\n        end\n      end\n    end\n\n  assign yZeroXNegative_1 = rd_4_reg[1];\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        for(rd_9_t_1 = 32'sd0; rd_9_t_1 <= 32'sd1; rd_9_t_1 = rd_9_t_1 + 32'sd1) begin\n          rd_9_reg[rd_9_t_1] <= 34'sh000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(rd_9_t_0_0 = 32'sd0; rd_9_t_0_0 <= 32'sd1; rd_9_t_0_0 = rd_9_t_0_0 + 32'sd1) begin\n            rd_9_reg[rd_9_t_0_0] <= rd_9_reg_next[rd_9_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign negpi_addition_1 = rd_9_reg[1];\n  assign rd_9_reg_next[0] = negpi_addition;\n  assign rd_9_reg_next[1] = rd_9_reg[0];\n\n  assign mux2out = (xyNegative_1 == 2'b00 ? mux1out_2 :\n              (xyNegative_1 == 2'b01 ? mux1out_negate_1 :\n              (xyNegative_1 == 2'b10 ? pi_subtraction_1 :\n              negpi_addition_1)));\n\n  assign mux5out = (yZeroXNegative_1 == 1'b0 ? mux2out :\n              pionepos);\n\n  assign zero = 34'sh000000000;\n\n  assign mux6out = (yZeroXPositive_1 == 1'b0 ? mux5out :\n              zero);\n\n  assign zout = mux6out;\n\nendmodule  // Quadrant_Correction_block\n\n"},{"name":"CordicKernelMag_block57.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block57.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block57\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block57\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block57\n\n"},{"name":"CordicKernelMag_block58.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block58.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: CordicKernelMag_block58\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimation/Complex to Magnitude-Angle\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule CordicKernelMag_block58\n          (clk,\n           reset,\n           enb,\n           xin,\n           yin,\n           zin,\n           lut_value,\n           idx,\n           xout,\n           yout,\n           zout);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [31:0] xin;  // sfix32_En19\n  input   signed [31:0] yin;  // sfix32_En19\n  input   signed [33:0] zin;  // sfix34_En33\n  input   [30:0] lut_value;  // ufix31_En33\n  input   [5:0] idx;  // ufix6\n  output  signed [31:0] xout;  // sfix32_En19\n  output  signed [31:0] yout;  // sfix32_En19\n  output  signed [33:0] zout;  // sfix34_En33\n\n\n  reg signed [31:0] yin_1;  // sfix32_En19\n  wire yLessThanZero;\n  reg  yLessThanZero_1;\n  reg signed [31:0] xin_1;  // sfix32_En19\n  wire [7:0] dynamic_shift1_cast;  // uint8\n  wire signed [31:0] yShifted;  // sfix32_En19\n  wire signed [31:0] xout2;  // sfix32_En19\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  wire signed [31:0] xout1;  // sfix32_En19\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  wire [7:0] dynamic_shift_cast;  // uint8\n  wire signed [31:0] xShifted;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zin_1;  // sfix34_En33\n  wire signed [33:0] ZAdder_add_cast;  // sfix34_En33\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  wire signed [33:0] ZSub_sub_cast;  // sfix34_En33\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [33:0] zout1_1;  // sfix34_En33\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        yin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yin_1 <= yin;\n        end\n      end\n    end\n\n  assign yLessThanZero = yin_1 < 32'sb00000000000000000000000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        yLessThanZero_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          yLessThanZero_1 <= yLessThanZero;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        xin_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xin_1 <= xin;\n        end\n      end\n    end\n\n  assign dynamic_shift1_cast = {2'b0, idx};\n  assign yShifted = yin_1 >>> dynamic_shift1_cast;\n\n  assign xout2 = xin_1 + yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  assign xout1 = xin_1 - yShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  assign xout = (yLessThanZero_1 == 1'b0 ? xout2_1 :\n              xout1_1);\n\n  assign dynamic_shift_cast = {2'b0, idx};\n  assign xShifted = xin_1 >>> dynamic_shift_cast;\n\n  assign yout2 = yin_1 - xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  assign yout1 = yin_1 + xShifted;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  assign yout = (yLessThanZero_1 == 1'b0 ? yout2_1 :\n              yout1_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        zin_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zin_1 <= zin;\n        end\n      end\n    end\n\n  assign ZAdder_add_cast = {3'b0, lut_value};\n  assign zout2 = zin_1 + ZAdder_add_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  assign ZSub_sub_cast = {3'b0, lut_value};\n  assign zout1 = zin_1 - ZSub_sub_cast;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  assign zout = (yLessThanZero_1 == 1'b0 ? zout2_1 :\n              zout1_1);\n\nendmodule  // CordicKernelMag_block58\n\n"},{"name":"Fine_CFO_Estimation.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Fine_CFO_Estimation.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Fine_CFO_Estimation\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correction/Fine CFO Estimatio\n// Hierarchy Level: 2\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Fine_CFO_Estimation\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           dataIn_re,\n           dataIn_im,\n           validIn,\n           LSTF_start,\n           rstIn,\n           Freq,\n           freqValidOut,\n           dataOut_re,\n           dataOut_im,\n           validOut,\n           lstfStart);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  input   validIn;\n  input   LSTF_start;\n  input   rstIn;\n  output  signed [33:0] Freq;  // sfix34_En33\n  output  freqValidOut;\n  output  signed [15:0] dataOut_re;  // sfix16_En12\n  output  signed [15:0] dataOut_im;  // sfix16_En12\n  output  validOut;\n  output  lstfStart;\n\n\n  wire signed [30:0] Correlator_corrOut_re;  // sfix31_En19\n  wire signed [30:0] Correlator_corrOut_im;  // sfix31_En19\n  reg  LSTF_start_1;\n  reg  LSTF_start_2;\n  reg  validIn_1;\n  reg  validIn_2;\n  wire [1:0] mergedInput;  // ufix2\n  reg [1:0] mergedDelay_regin;  // ufix2\n  reg [7:0] mergedDelay_waddr;  // ufix8\n  wire mergedDelay_wrenb;  // ufix1\n  reg [7:0] mergedDelay_raddr;  // ufix8\n  wire [1:0] mergedDelay_regout;  // ufix2\n  reg [1:0] mergedOutput;  // ufix2\n  wire slicedInput;  // ufix1\n  wire Delay24_out1;\n  reg  [63:0] Delay8_reg;  // ufix1 [64]\n  wire Delay8_out1;\n  reg  [2:0] rd_1_reg;  // ufix1 [3]\n  wire Delay8_out1_1;\n  wire signed [30:0] Averager_avgCorr_re;  // sfix31_En19\n  wire signed [30:0] Averager_avgCorr_im;  // sfix31_En19\n  wire Averager_validOut;\n  reg  Averager_validOut_1;\n  reg  Averager_validOut_2;\n  reg  [31:0] rd_3_reg;  // ufix1 [32]\n  wire Averager_validOut_3;\n  wire ValidOutDelayed;\n  reg  ValidOutDelayed_1;\n  wire reset_outval;\n  reg  [1:0] rd_98_reg;  // ufix1 [2]\n  wire reset_outval_1;\n  wire signed [31:0] qMapReal;  // sfix32_En19\n  reg signed [31:0] qMapReal_1;  // sfix32_En19\n  reg signed [31:0] DelayRealInput_bypass_reg;  // sfix32\n  wire signed [31:0] In1Register;  // sfix32_En19\n  wire signed [31:0] qMapImag;  // sfix32_En19\n  reg signed [31:0] qMapImag_1;  // sfix32_En19\n  reg signed [31:0] DelayImagInput_bypass_reg;  // sfix32\n  wire signed [31:0] In2Register;  // sfix32_En19\n  wire signed [31:0] XQMapped;  // sfix32_En19\n  wire signed [31:0] yQMapped;  // sfix32_En19\n  wire [4:0] ControlQC;  // ufix5\n  reg signed [31:0] XQMapped_1;  // sfix32_En19\n  reg signed [31:0] yQMapped_1;  // sfix32_En19\n  reg signed [31:0] DelayQuadMapper1_bypass_reg;  // sfix32\n  wire signed [31:0] xin1;  // sfix32_En19\n  reg signed [31:0] DelayQuadMapper2_bypass_reg;  // sfix32\n  wire signed [31:0] yin1;  // sfix32_En19\n  wire signed [33:0] zin1;  // sfix34_En33\n  wire [30:0] lut_value1;  // ufix31_En33\n  wire [5:0] shift1;  // ufix6\n  wire signed [31:0] xout1;  // sfix32_En19\n  wire signed [31:0] yout1;  // sfix32_En19\n  wire signed [33:0] zout1;  // sfix34_En33\n  reg signed [31:0] xout1_1;  // sfix32_En19\n  reg signed [31:0] yout1_1;  // sfix32_En19\n  reg signed [33:0] zout1_1;  // sfix34_En33\n  reg signed [31:0] Pipeline1_bypass_reg;  // sfix32\n  wire signed [31:0] xin2;  // sfix32_En19\n  reg signed [31:0] Pipeline110_bypass_reg;  // sfix32\n  wire signed [31:0] yin2;  // sfix32_En19\n  reg signed [33:0] Pipeline113_bypass_reg;  // sfix34\n  wire signed [33:0] zin2;  // sfix34_En33\n  wire [30:0] lut_value2;  // ufix31_En33\n  wire [5:0] shift2;  // ufix6\n  wire signed [31:0] xout2;  // sfix32_En19\n  wire signed [31:0] yout2;  // sfix32_En19\n  wire signed [33:0] zout2;  // sfix34_En33\n  reg signed [31:0] xout2_1;  // sfix32_En19\n  reg signed [31:0] yout2_1;  // sfix32_En19\n  reg signed [33:0] zout2_1;  // sfix34_En33\n  reg signed [31:0] Pipeline2_bypass_reg;  // sfix32\n  wire signed [31:0] xin3;  // sfix32_En19\n  reg signed [31:0] Pipeline210_bypass_reg;  // sfix32\n  wire signed [31:0] yin3;  // sfix32_En19\n  reg signed [33:0] Pipeline213_bypass_reg;  // sfix34\n  wire signed [33:0] zin3;  // sfix34_En33\n  wire [30:0] lut_value3;  // ufix31_En33\n  wire [5:0] shift3;  // ufix6\n  wire signed [31:0] xout3;  // sfix32_En19\n  wire signed [31:0] yout3;  // sfix32_En19\n  wire signed [33:0] zout3;  // sfix34_En33\n  reg signed [31:0] xout3_1;  // sfix32_En19\n  reg signed [31:0] yout3_1;  // sfix32_En19\n  reg signed [33:0] zout3_1;  // sfix34_En33\n  reg signed [31:0] Pipeline3_bypass_reg;  // sfix32\n  wire signed [31:0] xin4;  // sfix32_En19\n  reg signed [31:0] Pipeline31_bypass_reg;  // sfix32\n  wire signed [31:0] yin4;  // sfix32_En19\n  reg signed [33:0] Pipeline32_bypass_reg;  // sfix34\n  wire signed [33:0] zin4;  // sfix34_En33\n  wire [30:0] lut_value4;  // ufix31_En33\n  wire [5:0] shift4;  // ufix6\n  wire signed [31:0] xout4;  // sfix32_En19\n  wire signed [31:0] yout4;  // sfix32_En19\n  wire signed [33:0] zout4;  // sfix34_En33\n  reg signed [31:0] xout4_1;  // sfix32_En19\n  reg signed [31:0] yout4_1;  // sfix32_En19\n  reg signed [33:0] zout4_1;  // sfix34_En33\n  reg signed [31:0] Pipeline4_bypass_reg;  // sfix32\n  wire signed [31:0] xin5;  // sfix32_En19\n  reg signed [31:0] Pipeline41_bypass_reg;  // sfix32\n  wire signed [31:0] yin5;  // sfix32_En19\n  reg signed [33:0] Pipeline42_bypass_reg;  // sfix34\n  wire signed [33:0] zin5;  // sfix34_En33\n  wire [30:0] lut_value5;  // ufix31_En33\n  wire [5:0] shift5;  // ufix6\n  wire signed [31:0] xout5;  // sfix32_En19\n  wire signed [31:0] yout5;  // sfix32_En19\n  wire signed [33:0] zout5;  // sfix34_En33\n  reg signed [31:0] xout5_1;  // sfix32_En19\n  reg signed [31:0] yout5_1;  // sfix32_En19\n  reg signed [33:0] zout5_1;  // sfix34_En33\n  reg signed [31:0] Pipeline5_bypass_reg;  // sfix32\n  wire signed [31:0] xin6;  // sfix32_En19\n  reg signed [31:0] Pipeline51_bypass_reg;  // sfix32\n  wire signed [31:0] yin6;  // sfix32_En19\n  reg signed [33:0] Pipeline52_bypass_reg;  // sfix34\n  wire signed [33:0] zin6;  // sfix34_En33\n  wire [30:0] lut_value6;  // ufix31_En33\n  wire [5:0] shift6;  // ufix6\n  wire signed [31:0] xout6;  // sfix32_En19\n  wire signed [31:0] yout6;  // sfix32_En19\n  wire signed [33:0] zout6;  // sfix34_En33\n  reg signed [31:0] xout6_1;  // sfix32_En19\n  reg signed [31:0] yout6_1;  // sfix32_En19\n  reg signed [33:0] zout6_1;  // sfix34_En33\n  reg signed [31:0] Pipeline6_bypass_reg;  // sfix32\n  wire signed [31:0] xin7;  // sfix32_En19\n  reg signed [31:0] Pipeline61_bypass_reg;  // sfix32\n  wire signed [31:0] yin7;  // sfix32_En19\n  reg signed [33:0] Pipeline62_bypass_reg;  // sfix34\n  wire signed [33:0] zin7;  // sfix34_En33\n  wire [30:0] lut_value7;  // ufix31_En33\n  wire [5:0] shift7;  // ufix6\n  wire signed [31:0] xout7;  // sfix32_En19\n  wire signed [31:0] yout7;  // sfix32_En19\n  wire signed [33:0] zout7;  // sfix34_En33\n  reg signed [31:0] xout7_1;  // sfix32_En19\n  reg signed [31:0] yout7_1;  // sfix32_En19\n  reg signed [33:0] zout7_1;  // sfix34_En33\n  reg signed [31:0] Pipeline7_bypass_reg;  // sfix32\n  wire signed [31:0] xin8;  // sfix32_En19\n  reg signed [31:0] Pipeline71_bypass_reg;  // sfix32\n  wire signed [31:0] yin8;  // sfix32_En19\n  reg signed [33:0] Pipeline72_bypass_reg;  // sfix34\n  wire signed [33:0] zin8;  // sfix34_En33\n  wire [30:0] lut_value8;  // ufix31_En33\n  wire [5:0] shift8;  // ufix6\n  wire signed [31:0] xout8;  // sfix32_En19\n  wire signed [31:0] yout8;  // sfix32_En19\n  wire signed [33:0] zout8;  // sfix34_En33\n  reg signed [31:0] xout8_1;  // sfix32_En19\n  reg signed [31:0] yout8_1;  // sfix32_En19\n  reg signed [33:0] zout8_1;  // sfix34_En33\n  reg signed [31:0] Pipeline8_bypass_reg;  // sfix32\n  wire signed [31:0] xin9;  // sfix32_En19\n  reg signed [31:0] Pipeline81_bypass_reg;  // sfix32\n  wire signed [31:0] yin9;  // sfix32_En19\n  reg signed [33:0] Pipeline82_bypass_reg;  // sfix34\n  wire signed [33:0] zin9;  // sfix34_En33\n  wire [30:0] lut_value9;  // ufix31_En33\n  wire [5:0] shift9;  // ufix6\n  wire signed [31:0] xout9;  // sfix32_En19\n  wire signed [31:0] yout9;  // sfix32_En19\n  wire signed [33:0] zout9;  // sfix34_En33\n  reg signed [31:0] xout9_1;  // sfix32_En19\n  reg signed [31:0] yout9_1;  // sfix32_En19\n  reg signed [33:0] zout9_1;  // sfix34_En33\n  reg signed [31:0] Pipeline9_bypass_reg;  // sfix32\n  wire signed [31:0] xin10;  // sfix32_En19\n  reg signed [31:0] Pipeline91_bypass_reg;  // sfix32\n  wire signed [31:0] yin10;  // sfix32_En19\n  reg signed [33:0] Pipeline92_bypass_reg;  // sfix34\n  wire signed [33:0] zin10;  // sfix34_En33\n  wire [30:0] lut_value10;  // ufix31_En33\n  wire [5:0] shift10;  // ufix6\n  wire signed [31:0] xout10;  // sfix32_En19\n  wire signed [31:0] yout10;  // sfix32_En19\n  wire signed [33:0] zout10;  // sfix34_En33\n  reg signed [31:0] xout10_1;  // sfix32_En19\n  reg signed [31:0] yout10_1;  // sfix32_En19\n  reg signed [33:0] zout10_1;  // sfix34_En33\n  reg signed [31:0] Pipeline10_bypass_reg;  // sfix32\n  wire signed [31:0] xin11;  // sfix32_En19\n  reg signed [31:0] Pipeline101_bypass_reg;  // sfix32\n  wire signed [31:0] yin11;  // sfix32_En19\n  reg signed [33:0] Pipeline102_bypass_reg;  // sfix34\n  wire signed [33:0] zin11;  // sfix34_En33\n  wire [30:0] lut_value11;  // ufix31_En33\n  wire [5:0] shift11;  // ufix6\n  wire signed [31:0] xout11;  // sfix32_En19\n  wire signed [31:0] yout11;  // sfix32_En19\n  wire signed [33:0] zout11;  // sfix34_En33\n  reg signed [31:0] xout11_1;  // sfix32_En19\n  reg signed [31:0] yout11_1;  // sfix32_En19\n  reg signed [33:0] zout11_1;  // sfix34_En33\n  reg signed [31:0] Pipeline11_bypass_reg;  // sfix32\n  wire signed [31:0] xin12;  // sfix32_En19\n  reg signed [31:0] Pipeline111_bypass_reg;  // sfix32\n  wire signed [31:0] yin12;  // sfix32_En19\n  reg signed [33:0] Pipeline112_bypass_reg;  // sfix34\n  wire signed [33:0] zin12;  // sfix34_En33\n  wire [30:0] lut_value12;  // ufix31_En33\n  wire [5:0] shift12;  // ufix6\n  wire signed [31:0] xout12;  // sfix32_En19\n  wire signed [31:0] yout12;  // sfix32_En19\n  wire signed [33:0] zout12;  // sfix34_En33\n  reg signed [31:0] xout12_1;  // sfix32_En19\n  reg signed [31:0] yout12_1;  // sfix32_En19\n  reg signed [33:0] zout12_1;  // sfix34_En33\n  reg signed [31:0] Pipeline12_bypass_reg;  // sfix32\n  wire signed [31:0] xin13;  // sfix32_En19\n  reg signed [31:0] Pipeline121_bypass_reg;  // sfix32\n  wire signed [31:0] yin13;  // sfix32_En19\n  reg signed [33:0] Pipeline122_bypass_reg;  // sfix34\n  wire signed [33:0] zin13;  // sfix34_En33\n  wire [30:0] lut_value13;  // ufix31_En33\n  wire [5:0] shift13;  // ufix6\n  wire signed [31:0] xout13;  // sfix32_En19\n  wire signed [31:0] yout13;  // sfix32_En19\n  wire signed [33:0] zout13;  // sfix34_En33\n  reg signed [31:0] xout13_1;  // sfix32_En19\n  reg signed [31:0] yout13_1;  // sfix32_En19\n  reg signed [33:0] zout13_1;  // sfix34_En33\n  reg signed [31:0] Pipeline13_bypass_reg;  // sfix32\n  wire signed [31:0] xin14;  // sfix32_En19\n  reg signed [31:0] Pipeline131_bypass_reg;  // sfix32\n  wire signed [31:0] yin14;  // sfix32_En19\n  reg signed [33:0] Pipeline132_bypass_reg;  // sfix34\n  wire signed [33:0] zin14;  // sfix34_En33\n  wire [30:0] lut_value14;  // ufix31_En33\n  wire [5:0] shift14;  // ufix6\n  wire signed [31:0] xout14;  // sfix32_En19\n  wire signed [31:0] yout14;  // sfix32_En19\n  wire signed [33:0] zout14;  // sfix34_En33\n  reg signed [31:0] xout14_1;  // sfix32_En19\n  reg signed [31:0] yout14_1;  // sfix32_En19\n  reg signed [33:0] zout14_1;  // sfix34_En33\n  reg signed [31:0] Pipeline14_bypass_reg;  // sfix32\n  wire signed [31:0] xin15;  // sfix32_En19\n  reg signed [31:0] Pipeline141_bypass_reg;  // sfix32\n  wire signed [31:0] yin15;  // sfix32_En19\n  reg signed [33:0] Pipeline142_bypass_reg;  // sfix34\n  wire signed [33:0] zin15;  // sfix34_En33\n  wire [30:0] lut_value15;  // ufix31_En33\n  wire [5:0] shift15;  // ufix6\n  wire signed [31:0] xout15;  // sfix32_En19\n  wire signed [31:0] yout15;  // sfix32_En19\n  wire signed [33:0] zout15;  // sfix34_En33\n  reg signed [31:0] xout15_1;  // sfix32_En19\n  reg signed [31:0] yout15_1;  // sfix32_En19\n  reg signed [33:0] zout15_1;  // sfix34_En33\n  reg signed [31:0] Pipeline15_bypass_reg;  // sfix32\n  wire signed [31:0] xin16;  // sfix32_En19\n  reg signed [31:0] Pipeline151_bypass_reg;  // sfix32\n  wire signed [31:0] yin16;  // sfix32_En19\n  reg signed [33:0] Pipeline152_bypass_reg;  // sfix34\n  wire signed [33:0] zin16;  // sfix34_En33\n  wire [30:0] lut_value16;  // ufix31_En33\n  wire [5:0] shift16;  // ufix6\n  wire signed [31:0] xout16;  // sfix32_En19\n  wire signed [31:0] yout16;  // sfix32_En19\n  wire signed [33:0] zout16;  // sfix34_En33\n  reg signed [31:0] xout16_1;  // sfix32_En19\n  reg signed [31:0] yout16_1;  // sfix32_En19\n  reg signed [33:0] zout16_1;  // sfix34_En33\n  reg signed [31:0] Pipeline16_bypass_reg;  // sfix32\n  wire signed [31:0] xin17;  // sfix32_En19\n  reg signed [31:0] Pipeline161_bypass_reg;  // sfix32\n  wire signed [31:0] yin17;  // sfix32_En19\n  reg signed [33:0] Pipeline162_bypass_reg;  // sfix34\n  wire signed [33:0] zin17;  // sfix34_En33\n  wire [30:0] lut_value17;  // ufix31_En33\n  wire [5:0] shift17;  // ufix6\n  wire signed [31:0] xout17;  // sfix32_En19\n  wire signed [31:0] yout17;  // sfix32_En19\n  wire signed [33:0] zout17;  // sfix34_En33\n  reg signed [31:0] xout17_1;  // sfix32_En19\n  reg signed [31:0] yout17_1;  // sfix32_En19\n  reg signed [33:0] zout17_1;  // sfix34_En33\n  reg signed [31:0] Pipeline17_bypass_reg;  // sfix32\n  wire signed [31:0] xin18;  // sfix32_En19\n  reg signed [31:0] Pipeline171_bypass_reg;  // sfix32\n  wire signed [31:0] yin18;  // sfix32_En19\n  reg signed [33:0] Pipeline172_bypass_reg;  // sfix34\n  wire signed [33:0] zin18;  // sfix34_En33\n  wire [30:0] lut_value18;  // ufix31_En33\n  wire [5:0] shift18;  // ufix6\n  wire signed [31:0] xout18;  // sfix32_En19\n  wire signed [31:0] yout18;  // sfix32_En19\n  wire signed [33:0] zout18;  // sfix34_En33\n  reg signed [31:0] xout18_1;  // sfix32_En19\n  reg signed [31:0] yout18_1;  // sfix32_En19\n  reg signed [33:0] zout18_1;  // sfix34_En33\n  reg signed [31:0] Pipeline18_bypass_reg;  // sfix32\n  wire signed [31:0] xin19;  // sfix32_En19\n  reg signed [31:0] Pipeline181_bypass_reg;  // sfix32\n  wire signed [31:0] yin19;  // sfix32_En19\n  reg signed [33:0] Pipeline182_bypass_reg;  // sfix34\n  wire signed [33:0] zin19;  // sfix34_En33\n  wire [30:0] lut_value19;  // ufix31_En33\n  wire [5:0] shift19;  // ufix6\n  wire signed [31:0] xout19;  // sfix32_En19\n  wire signed [31:0] yout19;  // sfix32_En19\n  wire signed [33:0] zout19;  // sfix34_En33\n  reg signed [31:0] xout19_1;  // sfix32_En19\n  reg signed [31:0] yout19_1;  // sfix32_En19\n  reg signed [33:0] zout19_1;  // sfix34_En33\n  reg signed [31:0] Pipeline19_bypass_reg;  // sfix32\n  wire signed [31:0] xin20;  // sfix32_En19\n  reg signed [31:0] Pipeline191_bypass_reg;  // sfix32\n  wire signed [31:0] yin20;  // sfix32_En19\n  reg signed [33:0] Pipeline192_bypass_reg;  // sfix34\n  wire signed [33:0] zin20;  // sfix34_En33\n  wire [30:0] lut_value20;  // ufix31_En33\n  wire [5:0] shift20;  // ufix6\n  wire signed [31:0] xout20;  // sfix32_En19\n  wire signed [31:0] yout20;  // sfix32_En19\n  wire signed [33:0] zout20;  // sfix34_En33\n  reg signed [31:0] xout20_1;  // sfix32_En19\n  reg signed [31:0] yout20_1;  // sfix32_En19\n  reg signed [33:0] zout20_1;  // sfix34_En33\n  reg signed [31:0] Pipeline20_bypass_reg;  // sfix32\n  wire signed [31:0] xin21;  // sfix32_En19\n  reg signed [31:0] Pipeline201_bypass_reg;  // sfix32\n  wire signed [31:0] yin21;  // sfix32_En19\n  reg signed [33:0] Pipeline202_bypass_reg;  // sfix34\n  wire signed [33:0] zin21;  // sfix34_En33\n  wire [30:0] lut_value21;  // ufix31_En33\n  wire [5:0] shift21;  // ufix6\n  wire signed [31:0] xout21;  // sfix32_En19\n  wire signed [31:0] yout21;  // sfix32_En19\n  wire signed [33:0] zout21;  // sfix34_En33\n  reg signed [31:0] xout21_1;  // sfix32_En19\n  reg signed [31:0] yout21_1;  // sfix32_En19\n  reg signed [33:0] zout21_1;  // sfix34_En33\n  reg signed [31:0] Pipeline21_bypass_reg;  // sfix32\n  wire signed [31:0] xin22;  // sfix32_En19\n  reg signed [31:0] Pipeline211_bypass_reg;  // sfix32\n  wire signed [31:0] yin22;  // sfix32_En19\n  reg signed [33:0] Pipeline212_bypass_reg;  // sfix34\n  wire signed [33:0] zin22;  // sfix34_En33\n  wire [30:0] lut_value22;  // ufix31_En33\n  wire [5:0] shift22;  // ufix6\n  wire signed [31:0] xout22;  // sfix32_En19\n  wire signed [31:0] yout22;  // sfix32_En19\n  wire signed [33:0] zout22;  // sfix34_En33\n  reg signed [31:0] xout22_1;  // sfix32_En19\n  reg signed [31:0] yout22_1;  // sfix32_En19\n  reg signed [33:0] zout22_1;  // sfix34_En33\n  reg signed [31:0] Pipeline22_bypass_reg;  // sfix32\n  wire signed [31:0] xin23;  // sfix32_En19\n  reg signed [31:0] Pipeline221_bypass_reg;  // sfix32\n  wire signed [31:0] yin23;  // sfix32_En19\n  reg signed [33:0] Pipeline222_bypass_reg;  // sfix34\n  wire signed [33:0] zin23;  // sfix34_En33\n  wire [30:0] lut_value23;  // ufix31_En33\n  wire [5:0] shift23;  // ufix6\n  wire signed [31:0] xout23;  // sfix32_En19\n  wire signed [31:0] yout23;  // sfix32_En19\n  wire signed [33:0] zout23;  // sfix34_En33\n  reg signed [31:0] xout23_1;  // sfix32_En19\n  reg signed [31:0] yout23_1;  // sfix32_En19\n  reg signed [33:0] zout23_1;  // sfix34_En33\n  reg signed [31:0] Pipeline23_bypass_reg;  // sfix32\n  wire signed [31:0] xin24;  // sfix32_En19\n  reg signed [31:0] Pipeline231_bypass_reg;  // sfix32\n  wire signed [31:0] yin24;  // sfix32_En19\n  reg signed [33:0] Pipeline232_bypass_reg;  // sfix34\n  wire signed [33:0] zin24;  // sfix34_En33\n  wire [30:0] lut_value24;  // ufix31_En33\n  wire [5:0] shift24;  // ufix6\n  wire signed [31:0] xout24;  // sfix32_En19\n  wire signed [31:0] yout24;  // sfix32_En19\n  wire signed [33:0] zout24;  // sfix34_En33\n  reg signed [31:0] xout24_1;  // sfix32_En19\n  reg signed [31:0] yout24_1;  // sfix32_En19\n  reg signed [33:0] zout24_1;  // sfix34_En33\n  reg signed [31:0] Pipeline24_bypass_reg;  // sfix32\n  wire signed [31:0] xin25;  // sfix32_En19\n  reg signed [31:0] Pipeline241_bypass_reg;  // sfix32\n  wire signed [31:0] yin25;  // sfix32_En19\n  reg signed [33:0] Pipeline242_bypass_reg;  // sfix34\n  wire signed [33:0] zin25;  // sfix34_En33\n  wire [30:0] lut_value25;  // ufix31_En33\n  wire [5:0] shift25;  // ufix6\n  wire signed [31:0] xout25;  // sfix32_En19\n  wire signed [31:0] yout25;  // sfix32_En19\n  wire signed [33:0] zout25;  // sfix34_En33\n  reg signed [31:0] xout25_1;  // sfix32_En19\n  reg signed [31:0] yout25_1;  // sfix32_En19\n  reg signed [33:0] zout25_1;  // sfix34_En33\n  reg signed [31:0] Pipeline25_bypass_reg;  // sfix32\n  wire signed [31:0] xin26;  // sfix32_En19\n  reg signed [31:0] Pipeline251_bypass_reg;  // sfix32\n  wire signed [31:0] yin26;  // sfix32_En19\n  reg signed [33:0] Pipeline252_bypass_reg;  // sfix34\n  wire signed [33:0] zin26;  // sfix34_En33\n  wire [30:0] lut_value26;  // ufix31_En33\n  wire [5:0] shift26;  // ufix6\n  wire signed [31:0] xout26;  // sfix32_En19\n  wire signed [31:0] yout26;  // sfix32_En19\n  wire signed [33:0] zout26;  // sfix34_En33\n  reg signed [31:0] xout26_1;  // sfix32_En19\n  reg signed [31:0] yout26_1;  // sfix32_En19\n  reg signed [33:0] zout26_1;  // sfix34_En33\n  reg signed [31:0] Pipeline26_bypass_reg;  // sfix32\n  wire signed [31:0] xin27;  // sfix32_En19\n  reg signed [31:0] Pipeline261_bypass_reg;  // sfix32\n  wire signed [31:0] yin27;  // sfix32_En19\n  reg signed [33:0] Pipeline262_bypass_reg;  // sfix34\n  wire signed [33:0] zin27;  // sfix34_En33\n  wire [30:0] lut_value27;  // ufix31_En33\n  wire [5:0] shift27;  // ufix6\n  wire signed [31:0] xout27;  // sfix32_En19\n  wire signed [31:0] yout27;  // sfix32_En19\n  wire signed [33:0] zout27;  // sfix34_En33\n  reg signed [31:0] xout27_1;  // sfix32_En19\n  reg signed [31:0] yout27_1;  // sfix32_En19\n  reg signed [33:0] zout27_1;  // sfix34_En33\n  reg signed [31:0] Pipeline27_bypass_reg;  // sfix32\n  wire signed [31:0] xin28;  // sfix32_En19\n  reg signed [31:0] Pipeline271_bypass_reg;  // sfix32\n  wire signed [31:0] yin28;  // sfix32_En19\n  reg signed [33:0] Pipeline272_bypass_reg;  // sfix34\n  wire signed [33:0] zin28;  // sfix34_En33\n  wire [30:0] lut_value28;  // ufix31_En33\n  wire [5:0] shift28;  // ufix6\n  wire signed [31:0] xout28;  // sfix32_En19\n  wire signed [31:0] yout28;  // sfix32_En19\n  wire signed [33:0] zout28;  // sfix34_En33\n  reg signed [31:0] xout28_1;  // sfix32_En19\n  reg signed [31:0] yout28_1;  // sfix32_En19\n  reg signed [33:0] zout28_1;  // sfix34_En33\n  reg signed [31:0] Pipeline28_bypass_reg;  // sfix32\n  wire signed [31:0] xin29;  // sfix32_En19\n  reg signed [31:0] Pipeline281_bypass_reg;  // sfix32\n  wire signed [31:0] yin29;  // sfix32_En19\n  reg signed [33:0] Pipeline282_bypass_reg;  // sfix34\n  wire signed [33:0] zin29;  // sfix34_En33\n  wire [30:0] lut_value29;  // ufix31_En33\n  wire [5:0] shift29;  // ufix6\n  wire signed [31:0] yout29;  // sfix32_En19\n  wire signed [33:0] zout29;  // sfix34_En33\n  reg signed [31:0] yout29_1;  // sfix32_En19\n  reg signed [33:0] zout29_1;  // sfix34_En33\n  reg signed [31:0] Pipeline291_bypass_reg;  // sfix32\n  wire signed [31:0] yin30;  // sfix32_En19\n  reg signed [33:0] Pipeline292_bypass_reg;  // sfix34\n  wire signed [33:0] zin30;  // sfix34_En33\n  wire [30:0] lut_value30;  // ufix31_En33\n  wire signed [33:0] zout30;  // sfix34_En33\n  reg signed [33:0] zout30_1;  // sfix34_En33\n  reg [4:0] ControlQC_1;  // ufix5\n  reg [4:0] ControlQC_2;  // ufix5\n  reg signed [33:0] Pipeline30_bypass_reg;  // sfix34\n  wire signed [33:0] zin31;  // sfix34_En33\n  reg [4:0] rd_101_reg [0:29];  // ufix5 [30]\n  reg [4:0] rd_101_reg_next [0:29];  // ufix5 [30]\n  reg [4:0] ControlQC_3;  // ufix5\n  wire signed [33:0] zout_corrected;  // sfix34_En33\n  wire signed [33:0] zeroCA;  // sfix34_En33\n  wire signed [33:0] outSwitchAng;  // sfix34_En33\n  reg signed [33:0] outSwitchAng_1;  // sfix34_En33\n  reg signed [33:0] Output_Register_bypass_reg;  // sfix34\n  wire signed [33:0] zout_corrected_1;  // sfix34_En33\n  reg signed [33:0] angle;  // sfix34_En33\n  reg  ValidOutDelayed_2;\n  reg  ValidOutDelayed_3;\n  wire validOut_1;\n  reg  Complex_to_Magnitude_Angle1_out2;\n  reg  Complex_to_Magnitude_Angle1_out2_1;\n  wire Delay28_out1;\n  reg  sample_FreqOff2_bypass_reg;  // ufix1\n  wire Delay28_out1_1;\n  wire rstIn_1;\n  reg  sample_FreqOff1_bypass_reg;  // ufix1\n  wire rstIn_2;\n  wire signed [33:0] sample_FreqOff_out1;  // sfix34_En33\n  reg signed [33:0] sample_FreqOff_out1_1;  // sfix34_En33\n  wire signed [33:0] Delay11_out1;  // sfix34_En33\n  reg signed [33:0] Delay11_out1_1;  // sfix34_En33\n  wire signed [33:0] Shift_Arithmetic_out1;  // sfix34_En33\n  reg  Delay28_out1_2;\n  reg  Delay28_out1_3;\n  wire signed [15:0] dataIn_re_1;  // sfix16_En12\n  wire signed [15:0] dataIn_im_1;  // sfix16_En12\n  reg signed [15:0] dataIn_re_2;  // sfix16_En12\n  reg signed [15:0] dataIn_im_2;  // sfix16_En12\n  reg signed [15:0] dataIn_re_3;  // sfix16_En12\n  reg signed [15:0] dataIn_im_3;  // sfix16_En12\n  wire [31:0] mergedInput_1;  // ufix32\n  reg [31:0] mergedDelay_regin_1;  // ufix32\n  reg [7:0] mergedDelay_waddr_1;  // ufix8\n  wire mergedDelay_wrenb_1;  // ufix1\n  reg [7:0] mergedDelay_raddr_1;  // ufix8\n  wire [31:0] mergedDelay_regout_1;  // ufix32\n  reg [31:0] mergedOutput_1;  // ufix32\n  wire [15:0] slicedInput_1;  // ufix16\n  wire signed [15:0] realOutput;  // sfix16_En12\n  wire [15:0] slicedInput_2;  // ufix16\n  wire signed [15:0] imagOutput;  // sfix16_En12\n  wire [31:0] mergedInput_2;  // ufix32\n  reg [31:0] mergedDelay_regin_2;  // ufix32\n  reg [5:0] mergedDelay_waddr_2;  // ufix6\n  wire mergedDelay_wrenb_2;  // ufix1\n  reg [5:0] mergedDelay_raddr_2;  // ufix6\n  wire [31:0] mergedDelay_regout_2;  // ufix32\n  reg [31:0] mergedOutput_2;  // ufix32\n  wire [15:0] slicedInput_3;  // ufix16\n  wire signed [15:0] realOutput_1;  // sfix16_En12\n  wire [15:0] slicedInput_4;  // ufix16\n  wire signed [15:0] imagOutput_1;  // sfix16_En12\n  reg signed [15:0] rd_108_reg_re [0:2];  // sfix16_En12 [3]\n  reg signed [15:0] rd_108_reg_im [0:2];  // sfix16_En12 [3]\n  reg signed [15:0] rd_108_reg_next_re [0:2];  // sfix16_En12 [3]\n  reg signed [15:0] rd_108_reg_next_im [0:2];  // sfix16_En12 [3]\n  reg signed [15:0] Delay14_out1_re;  // sfix16_En12\n  reg signed [15:0] Delay14_out1_im;  // sfix16_En12\n  wire signed [15:0] Delay34_out1_re;  // sfix16_En12\n  wire signed [15:0] Delay34_out1_im;  // sfix16_En12\n  reg signed [15:0] Delay34_out1_re_1;  // sfix16_En12\n  reg signed [15:0] Delay34_out1_im_1;  // sfix16_En12\n  reg signed [15:0] rd_109_reg_re [0:86];  // sfix16_En12 [87]\n  reg signed [15:0] rd_109_reg_im [0:86];  // sfix16_En12 [87]\n  reg signed [15:0] rd_109_reg_next_re [0:86];  // sfix16_En12 [87]\n  reg signed [15:0] rd_109_reg_next_im [0:86];  // sfix16_En12 [87]\n  reg signed [15:0] Delay34_out1_re_2;  // sfix16_En12\n  reg signed [15:0] Delay34_out1_im_2;  // sfix16_En12\n  wire signed [15:0] Delay7_out1_re;  // sfix16_En12\n  wire signed [15:0] Delay7_out1_im;  // sfix16_En12\n  reg signed [15:0] Delay7_out1_re_1;  // sfix16_En12\n  reg signed [15:0] Delay7_out1_im_1;  // sfix16_En12\n  reg signed [15:0] rd_110_reg_re [0:34];  // sfix16_En12 [35]\n  reg signed [15:0] rd_110_reg_im [0:34];  // sfix16_En12 [35]\n  reg signed [15:0] rd_110_reg_next_re [0:34];  // sfix16_En12 [35]\n  reg signed [15:0] rd_110_reg_next_im [0:34];  // sfix16_En12 [35]\n  reg signed [15:0] Delay7_out1_re_2;  // sfix16_En12\n  reg signed [15:0] Delay7_out1_im_2;  // sfix16_En12\n  wire signed [15:0] Delay4_out1_re;  // sfix16_En12\n  wire signed [15:0] Delay4_out1_im;  // sfix16_En12\n  reg signed [15:0] Delay4_out1_re_1;  // sfix16_En12\n  reg signed [15:0] Delay4_out1_im_1;  // sfix16_En12\n  reg signed [15:0] Delay4_out1_re_2;  // sfix16_En12\n  reg signed [15:0] Delay4_out1_im_2;  // sfix16_En12\n  wire signed [15:0] Delay29_out1_re;  // sfix16_En12\n  wire signed [15:0] Delay29_out1_im;  // sfix16_En12\n  reg signed [15:0] Delay29_out1_re_1;  // sfix16_En12\n  reg signed [15:0] Delay29_out1_im_1;  // sfix16_En12\n  reg signed [15:0] Delay29_out1_re_2;  // sfix16_En12\n  reg signed [15:0] Delay29_out1_im_2;  // sfix16_En12\n  wire slicedInput_5;  // ufix1\n  wire Delay37_out1;\n  reg  [63:0] Delay10_reg;  // ufix1 [64]\n  wire Delay10_out1;\n  reg  [2:0] rd_114_reg;  // ufix1 [3]\n  wire Delay10_out1_1;\n  wire Delay35_out1;\n  reg  Delay35_out1_1;\n  reg  [86:0] rd_115_reg;  // ufix1 [87]\n  wire Delay35_out1_2;\n  wire Delay9_out1;\n  reg  Delay9_out1_1;\n  reg  [34:0] rd_116_reg;  // ufix1 [35]\n  wire Delay9_out1_2;\n  wire Delay5_out1;\n  reg  Delay5_out1_1;\n  reg  Delay5_out1_2;\n  wire Delay30_out1;\n  reg  Delay30_out1_1;\n  reg  Delay30_out1_2;\n  wire Delay33_out1;\n  reg  Delay33_out1_1;\n  reg  [86:0] rd_119_reg;  // ufix1 [87]\n  wire Delay33_out1_2;\n  wire Delay23_out1;\n  reg  Delay23_out1_1;\n  reg  [34:0] rd_120_reg;  // ufix1 [35]\n  wire Delay23_out1_2;\n  wire Delay22_out1;\n  reg  Delay22_out1_1;\n  reg  Delay22_out1_2;\n  wire Delay31_out1;\n  reg  Delay31_out1_1;\n  reg  Delay31_out1_2;\n  reg signed [31:0] rd_101_t_0_0;  // int32\n  reg signed [31:0] rd_101_t_0_1;  // int32\n  reg signed [31:0] rd_101_t_1;  // int32\n  reg signed [31:0] rd_108_t_0_0;  // int32\n  reg signed [31:0] rd_108_t_0_1;  // int32\n  reg signed [31:0] rd_108_t_1;  // int32\n  reg signed [31:0] rd_109_t_0_0;  // int32\n  reg signed [31:0] rd_109_t_0_1;  // int32\n  reg signed [31:0] rd_109_t_1;  // int32\n  reg signed [31:0] rd_110_t_0_0;  // int32\n  reg signed [31:0] rd_110_t_0_1;  // int32\n  reg signed [31:0] rd_110_t_1;  // int32\n\n  initial begin\n    Delay8_reg = {64{1'b0}};\n    Delay10_reg = {64{1'b0}};\n  end\n\n  Correlator_block1 u_Correlator (.clk(clk),\n                                  .reset(reset),\n                                  .enb_1_8_1(enb_1_8_1),\n                                  .enb_1_8_0(enb_1_8_0),\n                                  .enb(enb),\n                                  .dataIn_re(dataIn_re),  // sfix16_En12\n                                  .dataIn_im(dataIn_im),  // sfix16_En12\n                                  .corrOut_re(Correlator_corrOut_re),  // sfix31_En19\n                                  .corrOut_im(Correlator_corrOut_im)  // sfix31_En19\n                                  );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        LSTF_start_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          LSTF_start_1 <= LSTF_start;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay241_output_process\n      if (reset == 1'b1) begin\n        LSTF_start_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          LSTF_start_2 <= LSTF_start_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_113_process\n      if (reset == 1'b1) begin\n        validIn_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          validIn_1 <= validIn;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay371_output_process\n      if (reset == 1'b1) begin\n        validIn_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          validIn_2 <= validIn_1;\n        end\n      end\n    end\n\n  assign mergedInput = {LSTF_start_2, validIn_2};\n\n  // Input register for RAM-based shift register mergedDelay\n  always @(posedge clk or posedge reset)\n    begin : mergedDelay_reginc_process\n      if (reset == 1'b1) begin\n        mergedDelay_regin <= 2'b00;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          mergedDelay_regin <= mergedInput;\n        end\n      end\n    end\n\n  // Count limited, Unsigned Counter\n  //  initial value   = 0\n  //  step value      = 1\n  //  count to value  = 156\n  // Write address counter for RAM-based shift register mergedDelay\n  always @(posedge clk or posedge reset)\n    begin : mergedDelay_wr_process\n      if (reset == 1'b1) begin\n        mergedDelay_waddr <= 8'b00000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          if (mergedDelay_waddr >= 8'b10011100) begin\n            mergedDelay_waddr <= 8'b00000000;\n          end\n          else begin\n            mergedDelay_waddr <= mergedDelay_waddr + 8'b00000001;\n          end\n        end\n      end\n    end\n\n  assign mergedDelay_wrenb = 1'b1;\n\n  // Count limited, Unsigned Counter\n  //  initial value   = 1\n  //  step value      = 1\n  //  count to value  = 156\n  // Read address counter for RAM-based shift register mergedDelay\n  always @(posedge clk or posedge reset)\n    begin : mergedDelay_rd_process\n      if (reset == 1'b1) begin\n        mergedDelay_raddr <= 8'b00000001;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          if (mergedDelay_raddr >= 8'b10011100) begin\n            mergedDelay_raddr <= 8'b00000000;\n          end\n          else begin\n            mergedDelay_raddr <= mergedDelay_raddr + 8'b00000001;\n          end\n        end\n      end\n    end\n\n  SimpleDualPortRAM_generic #(.AddrWidth(8),\n                              .DataWidth(2)\n                              )\n                            u_ShiftRegisterRAM (.clk(clk),\n                                                .enb_1_8_0(enb_1_8_0),\n                                                .wr_din(mergedDelay_regin),\n                                                .wr_addr(mergedDelay_waddr),\n                                                .wr_en(mergedDelay_wrenb),  // ufix1\n                                                .rd_addr(mergedDelay_raddr),\n                                                .dout(mergedDelay_regout)\n                                                );\n\n  // Output register for RAM-based shift register mergedDelay\n  always @(posedge clk or posedge reset)\n    begin : mergedDelay_regoutc_process\n      if (reset == 1'b1) begin\n        mergedOutput <= 2'b00;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          mergedOutput <= mergedDelay_regout;\n        end\n      end\n    end\n\n  assign slicedInput = mergedOutput[1];\n\n  assign Delay24_out1 = slicedInput;\n\n  always @(posedge clk)\n    begin : Delay8_process\n      if (enb_1_8_0) begin\n        Delay8_reg[0] <= Delay24_out1;\n        Delay8_reg[32'sd63:32'sd1] <= Delay8_reg[32'sd62:32'sd0];\n      end\n    end\n\n  assign Delay8_out1 = Delay8_reg[63];\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        rd_1_reg <= {3{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          rd_1_reg[0] <= Delay8_out1;\n          rd_1_reg[32'sd2:32'sd1] <= rd_1_reg[32'sd1:32'sd0];\n        end\n      end\n    end\n\n  assign Delay8_out1_1 = rd_1_reg[2];\n\n  // Complex to Magnitude-Angle\n  Averager_block u_Averager (.clk(clk),\n                             .reset(reset),\n                             .enb_1_8_1(enb_1_8_1),\n                             .enb(enb),\n                             .corrIn_re(Correlator_corrOut_re),  // sfix31_En19\n                             .corrIn_im(Correlator_corrOut_im),  // sfix31_En19\n                             .rst(rstIn),\n                             .load(Delay8_out1_1),\n                             .avgCorr_re(Averager_avgCorr_re),  // sfix31_En19\n                             .avgCorr_im(Averager_avgCorr_im),  // sfix31_En19\n                             .validOut(Averager_validOut)\n                             );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        Averager_validOut_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          Averager_validOut_1 <= Averager_validOut;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay_ValidIn_output_process\n      if (reset == 1'b1) begin\n        Averager_validOut_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Averager_validOut_2 <= Averager_validOut_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        rd_3_reg <= {32{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          rd_3_reg[0] <= Averager_validOut_2;\n          rd_3_reg[32'sd31:32'sd1] <= rd_3_reg[32'sd30:32'sd0];\n        end\n      end\n    end\n\n  assign Averager_validOut_3 = rd_3_reg[31];\n\n  assign ValidOutDelayed = Averager_validOut_3;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_97_process\n      if (reset == 1'b1) begin\n        ValidOutDelayed_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          ValidOutDelayed_1 <= ValidOutDelayed;\n        end\n      end\n    end\n\n  assign reset_outval =  ~ ValidOutDelayed_1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_98_process\n      if (reset == 1'b1) begin\n        rd_98_reg <= {2{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          rd_98_reg[0] <= reset_outval;\n          rd_98_reg[1] <= rd_98_reg[0];\n        end\n      end\n    end\n\n  assign reset_outval_1 = rd_98_reg[1];\n\n  assign qMapReal = {Averager_avgCorr_re[30], Averager_avgCorr_re};\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        qMapReal_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          qMapReal_1 <= qMapReal;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : DelayRealInput_bypass_process\n      if (reset == 1'b1) begin\n        DelayRealInput_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          DelayRealInput_bypass_reg <= qMapReal_1;\n        end\n      end\n    end\n\n  assign In1Register = (enb_1_8_1 == 1'b1 ? qMapReal_1 :\n              DelayRealInput_bypass_reg);\n\n  assign qMapImag = {Averager_avgCorr_im[30], Averager_avgCorr_im};\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        qMapImag_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          qMapImag_1 <= qMapImag;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : DelayImagInput_bypass_process\n      if (reset == 1'b1) begin\n        DelayImagInput_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          DelayImagInput_bypass_reg <= qMapImag_1;\n        end\n      end\n    end\n\n  assign In2Register = (enb_1_8_1 == 1'b1 ? qMapImag_1 :\n              DelayImagInput_bypass_reg);\n\n  Quadrant_Mapper_block u_QuadrantMapper (.clk(clk),\n                                          .reset(reset),\n                                          .enb_1_8_1(enb_1_8_1),\n                                          .enb_1_8_0(enb_1_8_0),\n                                          .enb(enb),\n                                          .xin(In1Register),  // sfix32_En19\n                                          .yin(In2Register),  // sfix32_En19\n                                          .xout(XQMapped),  // sfix32_En19\n                                          .yout(yQMapped),  // sfix32_En19\n                                          .QA_Control(ControlQC)  // ufix5\n                                          );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        XQMapped_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          XQMapped_1 <= XQMapped;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        yQMapped_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yQMapped_1 <= yQMapped;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : DelayQuadMapper1_bypass_process\n      if (reset == 1'b1) begin\n        DelayQuadMapper1_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          DelayQuadMapper1_bypass_reg <= XQMapped_1;\n        end\n      end\n    end\n\n  assign xin1 = (enb_1_8_1 == 1'b1 ? XQMapped_1 :\n              DelayQuadMapper1_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : DelayQuadMapper2_bypass_process\n      if (reset == 1'b1) begin\n        DelayQuadMapper2_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          DelayQuadMapper2_bypass_reg <= yQMapped_1;\n        end\n      end\n    end\n\n  assign yin1 = (enb_1_8_1 == 1'b1 ? yQMapped_1 :\n              DelayQuadMapper2_bypass_reg);\n\n  assign zin1 = 34'sh000000000;\n\n  assign lut_value1 = 31'b1001011100100000001010001110110;\n\n  assign shift1 = 6'b000001;\n\n  CordicKernelMag_block57 u_Iteration28 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin1),  // sfix32_En19\n                                         .yin(yin1),  // sfix32_En19\n                                         .zin(zin1),  // sfix34_En33\n                                         .lut_value(lut_value1),  // ufix31_En33\n                                         .idx(shift1),  // ufix6\n                                         .xout(xout1),  // sfix32_En19\n                                         .yout(yout1),  // sfix32_En19\n                                         .zout(zout1)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        xout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout1_1 <= xout1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        yout1_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout1_1 <= yout1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_10_process\n      if (reset == 1'b1) begin\n        zout1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout1_1 <= zout1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline1_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline1_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline1_bypass_reg <= xout1_1;\n        end\n      end\n    end\n\n  assign xin2 = (enb_1_8_1 == 1'b1 ? xout1_1 :\n              Pipeline1_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline110_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline110_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline110_bypass_reg <= yout1_1;\n        end\n      end\n    end\n\n  assign yin2 = (enb_1_8_1 == 1'b1 ? yout1_1 :\n              Pipeline110_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline113_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline113_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline113_bypass_reg <= zout1_1;\n        end\n      end\n    end\n\n  assign zin2 = (enb_1_8_1 == 1'b1 ? zout1_1 :\n              Pipeline113_bypass_reg);\n\n  assign lut_value2 = 31'b0100111111011001110000101101101;\n\n  assign shift2 = 6'b000010;\n\n  CordicKernelMag_block58 u_Iteration29 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin2),  // sfix32_En19\n                                         .yin(yin2),  // sfix32_En19\n                                         .zin(zin2),  // sfix34_En33\n                                         .lut_value(lut_value2),  // ufix31_En33\n                                         .idx(shift2),  // ufix6\n                                         .xout(xout2),  // sfix32_En19\n                                         .yout(yout2),  // sfix32_En19\n                                         .zout(zout2)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_11_process\n      if (reset == 1'b1) begin\n        xout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout2_1 <= xout2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_12_process\n      if (reset == 1'b1) begin\n        yout2_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout2_1 <= yout2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_13_process\n      if (reset == 1'b1) begin\n        zout2_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout2_1 <= zout2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline2_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline2_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline2_bypass_reg <= xout2_1;\n        end\n      end\n    end\n\n  assign xin3 = (enb_1_8_1 == 1'b1 ? xout2_1 :\n              Pipeline2_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline210_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline210_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline210_bypass_reg <= yout2_1;\n        end\n      end\n    end\n\n  assign yin3 = (enb_1_8_1 == 1'b1 ? yout2_1 :\n              Pipeline210_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline213_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline213_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline213_bypass_reg <= zout2_1;\n        end\n      end\n    end\n\n  assign zin3 = (enb_1_8_1 == 1'b1 ? zout2_1 :\n              Pipeline213_bypass_reg);\n\n  assign lut_value3 = 31'b0010100010001000100011101010000;\n\n  assign shift3 = 6'b000011;\n\n  CordicKernelMag_block29 u_Iteration (.clk(clk),\n                                       .reset(reset),\n                                       .enb(enb),\n                                       .xin(xin3),  // sfix32_En19\n                                       .yin(yin3),  // sfix32_En19\n                                       .zin(zin3),  // sfix34_En33\n                                       .lut_value(lut_value3),  // ufix31_En33\n                                       .idx(shift3),  // ufix6\n                                       .xout(xout3),  // sfix32_En19\n                                       .yout(yout3),  // sfix32_En19\n                                       .zout(zout3)  // sfix34_En33\n                                       );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_14_process\n      if (reset == 1'b1) begin\n        xout3_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout3_1 <= xout3;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_15_process\n      if (reset == 1'b1) begin\n        yout3_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout3_1 <= yout3;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_16_process\n      if (reset == 1'b1) begin\n        zout3_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout3_1 <= zout3;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline3_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline3_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline3_bypass_reg <= xout3_1;\n        end\n      end\n    end\n\n  assign xin4 = (enb_1_8_1 == 1'b1 ? xout3_1 :\n              Pipeline3_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline31_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline31_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline31_bypass_reg <= yout3_1;\n        end\n      end\n    end\n\n  assign yin4 = (enb_1_8_1 == 1'b1 ? yout3_1 :\n              Pipeline31_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline32_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline32_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline32_bypass_reg <= zout3_1;\n        end\n      end\n    end\n\n  assign zin4 = (enb_1_8_1 == 1'b1 ? zout3_1 :\n              Pipeline32_bypass_reg);\n\n  assign lut_value4 = 31'b0001010001011000011010100001100;\n\n  assign shift4 = 6'b000100;\n\n  CordicKernelMag_block30 u_Iteration1 (.clk(clk),\n                                        .reset(reset),\n                                        .enb(enb),\n                                        .xin(xin4),  // sfix32_En19\n                                        .yin(yin4),  // sfix32_En19\n                                        .zin(zin4),  // sfix34_En33\n                                        .lut_value(lut_value4),  // ufix31_En33\n                                        .idx(shift4),  // ufix6\n                                        .xout(xout4),  // sfix32_En19\n                                        .yout(yout4),  // sfix32_En19\n                                        .zout(zout4)  // sfix34_En33\n                                        );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_17_process\n      if (reset == 1'b1) begin\n        xout4_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout4_1 <= xout4;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_18_process\n      if (reset == 1'b1) begin\n        yout4_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout4_1 <= yout4;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_19_process\n      if (reset == 1'b1) begin\n        zout4_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout4_1 <= zout4;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline4_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline4_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline4_bypass_reg <= xout4_1;\n        end\n      end\n    end\n\n  assign xin5 = (enb_1_8_1 == 1'b1 ? xout4_1 :\n              Pipeline4_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline41_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline41_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline41_bypass_reg <= yout4_1;\n        end\n      end\n    end\n\n  assign yin5 = (enb_1_8_1 == 1'b1 ? yout4_1 :\n              Pipeline41_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline42_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline42_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline42_bypass_reg <= zout4_1;\n        end\n      end\n    end\n\n  assign zin5 = (enb_1_8_1 == 1'b1 ? zout4_1 :\n              Pipeline42_bypass_reg);\n\n  assign lut_value5 = 31'b0000101000101110101111110000101;\n\n  assign shift5 = 6'b000101;\n\n  CordicKernelMag_block31 u_Iteration2 (.clk(clk),\n                                        .reset(reset),\n                                        .enb(enb),\n                                        .xin(xin5),  // sfix32_En19\n                                        .yin(yin5),  // sfix32_En19\n                                        .zin(zin5),  // sfix34_En33\n                                        .lut_value(lut_value5),  // ufix31_En33\n                                        .idx(shift5),  // ufix6\n                                        .xout(xout5),  // sfix32_En19\n                                        .yout(yout5),  // sfix32_En19\n                                        .zout(zout5)  // sfix34_En33\n                                        );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_20_process\n      if (reset == 1'b1) begin\n        xout5_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout5_1 <= xout5;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_21_process\n      if (reset == 1'b1) begin\n        yout5_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout5_1 <= yout5;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_22_process\n      if (reset == 1'b1) begin\n        zout5_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout5_1 <= zout5;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline5_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline5_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline5_bypass_reg <= xout5_1;\n        end\n      end\n    end\n\n  assign xin6 = (enb_1_8_1 == 1'b1 ? xout5_1 :\n              Pipeline5_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline51_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline51_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline51_bypass_reg <= yout5_1;\n        end\n      end\n    end\n\n  assign yin6 = (enb_1_8_1 == 1'b1 ? yout5_1 :\n              Pipeline51_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline52_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline52_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline52_bypass_reg <= zout5_1;\n        end\n      end\n    end\n\n  assign zin6 = (enb_1_8_1 == 1'b1 ? zout5_1 :\n              Pipeline52_bypass_reg);\n\n  assign lut_value6 = 31'b0000010100010111101100001111001;\n\n  assign shift6 = 6'b000110;\n\n  CordicKernelMag_block32 u_Iteration3 (.clk(clk),\n                                        .reset(reset),\n                                        .enb(enb),\n                                        .xin(xin6),  // sfix32_En19\n                                        .yin(yin6),  // sfix32_En19\n                                        .zin(zin6),  // sfix34_En33\n                                        .lut_value(lut_value6),  // ufix31_En33\n                                        .idx(shift6),  // ufix6\n                                        .xout(xout6),  // sfix32_En19\n                                        .yout(yout6),  // sfix32_En19\n                                        .zout(zout6)  // sfix34_En33\n                                        );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_23_process\n      if (reset == 1'b1) begin\n        xout6_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout6_1 <= xout6;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_24_process\n      if (reset == 1'b1) begin\n        yout6_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout6_1 <= yout6;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_25_process\n      if (reset == 1'b1) begin\n        zout6_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout6_1 <= zout6;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline6_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline6_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline6_bypass_reg <= xout6_1;\n        end\n      end\n    end\n\n  assign xin7 = (enb_1_8_1 == 1'b1 ? xout6_1 :\n              Pipeline6_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline61_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline61_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline61_bypass_reg <= yout6_1;\n        end\n      end\n    end\n\n  assign yin7 = (enb_1_8_1 == 1'b1 ? yout6_1 :\n              Pipeline61_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline62_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline62_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline62_bypass_reg <= zout6_1;\n        end\n      end\n    end\n\n  assign zin7 = (enb_1_8_1 == 1'b1 ? zout6_1 :\n              Pipeline62_bypass_reg);\n\n  assign lut_value7 = 31'b0000001010001011111000101010100;\n\n  assign shift7 = 6'b000111;\n\n  CordicKernelMag_block33 u_Iteration4 (.clk(clk),\n                                        .reset(reset),\n                                        .enb(enb),\n                                        .xin(xin7),  // sfix32_En19\n                                        .yin(yin7),  // sfix32_En19\n                                        .zin(zin7),  // sfix34_En33\n                                        .lut_value(lut_value7),  // ufix31_En33\n                                        .idx(shift7),  // ufix6\n                                        .xout(xout7),  // sfix32_En19\n                                        .yout(yout7),  // sfix32_En19\n                                        .zout(zout7)  // sfix34_En33\n                                        );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_26_process\n      if (reset == 1'b1) begin\n        xout7_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout7_1 <= xout7;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_27_process\n      if (reset == 1'b1) begin\n        yout7_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout7_1 <= yout7;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_28_process\n      if (reset == 1'b1) begin\n        zout7_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout7_1 <= zout7;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline7_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline7_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline7_bypass_reg <= xout7_1;\n        end\n      end\n    end\n\n  assign xin8 = (enb_1_8_1 == 1'b1 ? xout7_1 :\n              Pipeline7_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline71_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline71_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline71_bypass_reg <= yout7_1;\n        end\n      end\n    end\n\n  assign yin8 = (enb_1_8_1 == 1'b1 ? yout7_1 :\n              Pipeline71_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline72_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline72_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline72_bypass_reg <= zout7_1;\n        end\n      end\n    end\n\n  assign zin8 = (enb_1_8_1 == 1'b1 ? zout7_1 :\n              Pipeline72_bypass_reg);\n\n  assign lut_value8 = 31'b0000000101000101111100101001101;\n\n  assign shift8 = 6'b001000;\n\n  CordicKernelMag_block34 u_Iteration5 (.clk(clk),\n                                        .reset(reset),\n                                        .enb(enb),\n                                        .xin(xin8),  // sfix32_En19\n                                        .yin(yin8),  // sfix32_En19\n                                        .zin(zin8),  // sfix34_En33\n                                        .lut_value(lut_value8),  // ufix31_En33\n                                        .idx(shift8),  // ufix6\n                                        .xout(xout8),  // sfix32_En19\n                                        .yout(yout8),  // sfix32_En19\n                                        .zout(zout8)  // sfix34_En33\n                                        );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_29_process\n      if (reset == 1'b1) begin\n        xout8_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout8_1 <= xout8;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_30_process\n      if (reset == 1'b1) begin\n        yout8_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout8_1 <= yout8;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_31_process\n      if (reset == 1'b1) begin\n        zout8_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout8_1 <= zout8;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline8_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline8_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline8_bypass_reg <= xout8_1;\n        end\n      end\n    end\n\n  assign xin9 = (enb_1_8_1 == 1'b1 ? xout8_1 :\n              Pipeline8_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline81_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline81_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline81_bypass_reg <= yout8_1;\n        end\n      end\n    end\n\n  assign yin9 = (enb_1_8_1 == 1'b1 ? yout8_1 :\n              Pipeline81_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline82_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline82_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline82_bypass_reg <= zout8_1;\n        end\n      end\n    end\n\n  assign zin9 = (enb_1_8_1 == 1'b1 ? zout8_1 :\n              Pipeline82_bypass_reg);\n\n  assign lut_value9 = 31'b0000000010100010111110010111011;\n\n  assign shift9 = 6'b001001;\n\n  CordicKernelMag_block35 u_Iteration6 (.clk(clk),\n                                        .reset(reset),\n                                        .enb(enb),\n                                        .xin(xin9),  // sfix32_En19\n                                        .yin(yin9),  // sfix32_En19\n                                        .zin(zin9),  // sfix34_En33\n                                        .lut_value(lut_value9),  // ufix31_En33\n                                        .idx(shift9),  // ufix6\n                                        .xout(xout9),  // sfix32_En19\n                                        .yout(yout9),  // sfix32_En19\n                                        .zout(zout9)  // sfix34_En33\n                                        );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_32_process\n      if (reset == 1'b1) begin\n        xout9_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout9_1 <= xout9;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_33_process\n      if (reset == 1'b1) begin\n        yout9_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout9_1 <= yout9;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_34_process\n      if (reset == 1'b1) begin\n        zout9_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout9_1 <= zout9;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline9_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline9_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline9_bypass_reg <= xout9_1;\n        end\n      end\n    end\n\n  assign xin10 = (enb_1_8_1 == 1'b1 ? xout9_1 :\n              Pipeline9_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline91_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline91_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline91_bypass_reg <= yout9_1;\n        end\n      end\n    end\n\n  assign yin10 = (enb_1_8_1 == 1'b1 ? yout9_1 :\n              Pipeline91_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline92_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline92_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline92_bypass_reg <= zout9_1;\n        end\n      end\n    end\n\n  assign zin10 = (enb_1_8_1 == 1'b1 ? zout9_1 :\n              Pipeline92_bypass_reg);\n\n  assign lut_value10 = 31'b0000000001010001011111001100000;\n\n  assign shift10 = 6'b001010;\n\n  CordicKernelMag_block36 u_Iteration7 (.clk(clk),\n                                        .reset(reset),\n                                        .enb(enb),\n                                        .xin(xin10),  // sfix32_En19\n                                        .yin(yin10),  // sfix32_En19\n                                        .zin(zin10),  // sfix34_En33\n                                        .lut_value(lut_value10),  // ufix31_En33\n                                        .idx(shift10),  // ufix6\n                                        .xout(xout10),  // sfix32_En19\n                                        .yout(yout10),  // sfix32_En19\n                                        .zout(zout10)  // sfix34_En33\n                                        );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_35_process\n      if (reset == 1'b1) begin\n        xout10_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout10_1 <= xout10;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_36_process\n      if (reset == 1'b1) begin\n        yout10_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout10_1 <= yout10;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_37_process\n      if (reset == 1'b1) begin\n        zout10_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout10_1 <= zout10;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline10_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline10_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline10_bypass_reg <= xout10_1;\n        end\n      end\n    end\n\n  assign xin11 = (enb_1_8_1 == 1'b1 ? xout10_1 :\n              Pipeline10_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline101_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline101_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline101_bypass_reg <= yout10_1;\n        end\n      end\n    end\n\n  assign yin11 = (enb_1_8_1 == 1'b1 ? yout10_1 :\n              Pipeline101_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline102_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline102_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline102_bypass_reg <= zout10_1;\n        end\n      end\n    end\n\n  assign zin11 = (enb_1_8_1 == 1'b1 ? zout10_1 :\n              Pipeline102_bypass_reg);\n\n  assign lut_value11 = 31'b0000000000101000101111100110000;\n\n  assign shift11 = 6'b001011;\n\n  CordicKernelMag_block37 u_Iteration8 (.clk(clk),\n                                        .reset(reset),\n                                        .enb(enb),\n                                        .xin(xin11),  // sfix32_En19\n                                        .yin(yin11),  // sfix32_En19\n                                        .zin(zin11),  // sfix34_En33\n                                        .lut_value(lut_value11),  // ufix31_En33\n                                        .idx(shift11),  // ufix6\n                                        .xout(xout11),  // sfix32_En19\n                                        .yout(yout11),  // sfix32_En19\n                                        .zout(zout11)  // sfix34_En33\n                                        );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_38_process\n      if (reset == 1'b1) begin\n        xout11_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout11_1 <= xout11;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_39_process\n      if (reset == 1'b1) begin\n        yout11_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout11_1 <= yout11;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_40_process\n      if (reset == 1'b1) begin\n        zout11_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout11_1 <= zout11;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline11_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline11_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline11_bypass_reg <= xout11_1;\n        end\n      end\n    end\n\n  assign xin12 = (enb_1_8_1 == 1'b1 ? xout11_1 :\n              Pipeline11_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline111_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline111_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline111_bypass_reg <= yout11_1;\n        end\n      end\n    end\n\n  assign yin12 = (enb_1_8_1 == 1'b1 ? yout11_1 :\n              Pipeline111_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline112_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline112_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline112_bypass_reg <= zout11_1;\n        end\n      end\n    end\n\n  assign zin12 = (enb_1_8_1 == 1'b1 ? zout11_1 :\n              Pipeline112_bypass_reg);\n\n  assign lut_value12 = 31'b0000000000010100010111110011000;\n\n  assign shift12 = 6'b001100;\n\n  CordicKernelMag_block38 u_Iteration9 (.clk(clk),\n                                        .reset(reset),\n                                        .enb(enb),\n                                        .xin(xin12),  // sfix32_En19\n                                        .yin(yin12),  // sfix32_En19\n                                        .zin(zin12),  // sfix34_En33\n                                        .lut_value(lut_value12),  // ufix31_En33\n                                        .idx(shift12),  // ufix6\n                                        .xout(xout12),  // sfix32_En19\n                                        .yout(yout12),  // sfix32_En19\n                                        .zout(zout12)  // sfix34_En33\n                                        );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_41_process\n      if (reset == 1'b1) begin\n        xout12_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout12_1 <= xout12;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_42_process\n      if (reset == 1'b1) begin\n        yout12_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout12_1 <= yout12;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_43_process\n      if (reset == 1'b1) begin\n        zout12_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout12_1 <= zout12;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline12_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline12_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline12_bypass_reg <= xout12_1;\n        end\n      end\n    end\n\n  assign xin13 = (enb_1_8_1 == 1'b1 ? xout12_1 :\n              Pipeline12_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline121_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline121_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline121_bypass_reg <= yout12_1;\n        end\n      end\n    end\n\n  assign yin13 = (enb_1_8_1 == 1'b1 ? yout12_1 :\n              Pipeline121_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline122_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline122_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline122_bypass_reg <= zout12_1;\n        end\n      end\n    end\n\n  assign zin13 = (enb_1_8_1 == 1'b1 ? zout12_1 :\n              Pipeline122_bypass_reg);\n\n  assign lut_value13 = 31'b0000000000001010001011111001100;\n\n  assign shift13 = 6'b001101;\n\n  CordicKernelMag_block39 u_Iteration10 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin13),  // sfix32_En19\n                                         .yin(yin13),  // sfix32_En19\n                                         .zin(zin13),  // sfix34_En33\n                                         .lut_value(lut_value13),  // ufix31_En33\n                                         .idx(shift13),  // ufix6\n                                         .xout(xout13),  // sfix32_En19\n                                         .yout(yout13),  // sfix32_En19\n                                         .zout(zout13)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_44_process\n      if (reset == 1'b1) begin\n        xout13_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout13_1 <= xout13;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_45_process\n      if (reset == 1'b1) begin\n        yout13_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout13_1 <= yout13;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_46_process\n      if (reset == 1'b1) begin\n        zout13_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout13_1 <= zout13;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline13_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline13_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline13_bypass_reg <= xout13_1;\n        end\n      end\n    end\n\n  assign xin14 = (enb_1_8_1 == 1'b1 ? xout13_1 :\n              Pipeline13_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline131_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline131_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline131_bypass_reg <= yout13_1;\n        end\n      end\n    end\n\n  assign yin14 = (enb_1_8_1 == 1'b1 ? yout13_1 :\n              Pipeline131_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline132_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline132_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline132_bypass_reg <= zout13_1;\n        end\n      end\n    end\n\n  assign zin14 = (enb_1_8_1 == 1'b1 ? zout13_1 :\n              Pipeline132_bypass_reg);\n\n  assign lut_value14 = 31'b0000000000000101000101111100110;\n\n  assign shift14 = 6'b001110;\n\n  CordicKernelMag_block40 u_Iteration11 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin14),  // sfix32_En19\n                                         .yin(yin14),  // sfix32_En19\n                                         .zin(zin14),  // sfix34_En33\n                                         .lut_value(lut_value14),  // ufix31_En33\n                                         .idx(shift14),  // ufix6\n                                         .xout(xout14),  // sfix32_En19\n                                         .yout(yout14),  // sfix32_En19\n                                         .zout(zout14)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_47_process\n      if (reset == 1'b1) begin\n        xout14_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout14_1 <= xout14;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_48_process\n      if (reset == 1'b1) begin\n        yout14_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout14_1 <= yout14;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_49_process\n      if (reset == 1'b1) begin\n        zout14_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout14_1 <= zout14;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline14_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline14_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline14_bypass_reg <= xout14_1;\n        end\n      end\n    end\n\n  assign xin15 = (enb_1_8_1 == 1'b1 ? xout14_1 :\n              Pipeline14_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline141_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline141_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline141_bypass_reg <= yout14_1;\n        end\n      end\n    end\n\n  assign yin15 = (enb_1_8_1 == 1'b1 ? yout14_1 :\n              Pipeline141_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline142_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline142_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline142_bypass_reg <= zout14_1;\n        end\n      end\n    end\n\n  assign zin15 = (enb_1_8_1 == 1'b1 ? zout14_1 :\n              Pipeline142_bypass_reg);\n\n  assign lut_value15 = 31'b0000000000000010100010111110011;\n\n  assign shift15 = 6'b001111;\n\n  CordicKernelMag_block41 u_Iteration12 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin15),  // sfix32_En19\n                                         .yin(yin15),  // sfix32_En19\n                                         .zin(zin15),  // sfix34_En33\n                                         .lut_value(lut_value15),  // ufix31_En33\n                                         .idx(shift15),  // ufix6\n                                         .xout(xout15),  // sfix32_En19\n                                         .yout(yout15),  // sfix32_En19\n                                         .zout(zout15)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_50_process\n      if (reset == 1'b1) begin\n        xout15_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout15_1 <= xout15;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_51_process\n      if (reset == 1'b1) begin\n        yout15_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout15_1 <= yout15;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_52_process\n      if (reset == 1'b1) begin\n        zout15_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout15_1 <= zout15;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline15_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline15_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline15_bypass_reg <= xout15_1;\n        end\n      end\n    end\n\n  assign xin16 = (enb_1_8_1 == 1'b1 ? xout15_1 :\n              Pipeline15_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline151_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline151_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline151_bypass_reg <= yout15_1;\n        end\n      end\n    end\n\n  assign yin16 = (enb_1_8_1 == 1'b1 ? yout15_1 :\n              Pipeline151_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline152_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline152_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline152_bypass_reg <= zout15_1;\n        end\n      end\n    end\n\n  assign zin16 = (enb_1_8_1 == 1'b1 ? zout15_1 :\n              Pipeline152_bypass_reg);\n\n  assign lut_value16 = 31'b0000000000000001010001011111010;\n\n  assign shift16 = 6'b010000;\n\n  CordicKernelMag_block42 u_Iteration13 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin16),  // sfix32_En19\n                                         .yin(yin16),  // sfix32_En19\n                                         .zin(zin16),  // sfix34_En33\n                                         .lut_value(lut_value16),  // ufix31_En33\n                                         .idx(shift16),  // ufix6\n                                         .xout(xout16),  // sfix32_En19\n                                         .yout(yout16),  // sfix32_En19\n                                         .zout(zout16)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_53_process\n      if (reset == 1'b1) begin\n        xout16_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout16_1 <= xout16;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_54_process\n      if (reset == 1'b1) begin\n        yout16_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout16_1 <= yout16;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_55_process\n      if (reset == 1'b1) begin\n        zout16_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout16_1 <= zout16;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline16_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline16_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline16_bypass_reg <= xout16_1;\n        end\n      end\n    end\n\n  assign xin17 = (enb_1_8_1 == 1'b1 ? xout16_1 :\n              Pipeline16_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline161_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline161_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline161_bypass_reg <= yout16_1;\n        end\n      end\n    end\n\n  assign yin17 = (enb_1_8_1 == 1'b1 ? yout16_1 :\n              Pipeline161_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline162_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline162_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline162_bypass_reg <= zout16_1;\n        end\n      end\n    end\n\n  assign zin17 = (enb_1_8_1 == 1'b1 ? zout16_1 :\n              Pipeline162_bypass_reg);\n\n  assign lut_value17 = 31'b0000000000000000101000101111101;\n\n  assign shift17 = 6'b010001;\n\n  CordicKernelMag_block43 u_Iteration14 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin17),  // sfix32_En19\n                                         .yin(yin17),  // sfix32_En19\n                                         .zin(zin17),  // sfix34_En33\n                                         .lut_value(lut_value17),  // ufix31_En33\n                                         .idx(shift17),  // ufix6\n                                         .xout(xout17),  // sfix32_En19\n                                         .yout(yout17),  // sfix32_En19\n                                         .zout(zout17)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_56_process\n      if (reset == 1'b1) begin\n        xout17_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout17_1 <= xout17;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_57_process\n      if (reset == 1'b1) begin\n        yout17_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout17_1 <= yout17;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_58_process\n      if (reset == 1'b1) begin\n        zout17_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout17_1 <= zout17;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline17_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline17_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline17_bypass_reg <= xout17_1;\n        end\n      end\n    end\n\n  assign xin18 = (enb_1_8_1 == 1'b1 ? xout17_1 :\n              Pipeline17_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline171_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline171_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline171_bypass_reg <= yout17_1;\n        end\n      end\n    end\n\n  assign yin18 = (enb_1_8_1 == 1'b1 ? yout17_1 :\n              Pipeline171_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline172_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline172_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline172_bypass_reg <= zout17_1;\n        end\n      end\n    end\n\n  assign zin18 = (enb_1_8_1 == 1'b1 ? zout17_1 :\n              Pipeline172_bypass_reg);\n\n  assign lut_value18 = 31'b0000000000000000010100010111110;\n\n  assign shift18 = 6'b010010;\n\n  CordicKernelMag_block44 u_Iteration15 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin18),  // sfix32_En19\n                                         .yin(yin18),  // sfix32_En19\n                                         .zin(zin18),  // sfix34_En33\n                                         .lut_value(lut_value18),  // ufix31_En33\n                                         .idx(shift18),  // ufix6\n                                         .xout(xout18),  // sfix32_En19\n                                         .yout(yout18),  // sfix32_En19\n                                         .zout(zout18)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_59_process\n      if (reset == 1'b1) begin\n        xout18_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout18_1 <= xout18;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_60_process\n      if (reset == 1'b1) begin\n        yout18_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout18_1 <= yout18;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_61_process\n      if (reset == 1'b1) begin\n        zout18_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout18_1 <= zout18;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline18_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline18_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline18_bypass_reg <= xout18_1;\n        end\n      end\n    end\n\n  assign xin19 = (enb_1_8_1 == 1'b1 ? xout18_1 :\n              Pipeline18_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline181_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline181_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline181_bypass_reg <= yout18_1;\n        end\n      end\n    end\n\n  assign yin19 = (enb_1_8_1 == 1'b1 ? yout18_1 :\n              Pipeline181_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline182_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline182_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline182_bypass_reg <= zout18_1;\n        end\n      end\n    end\n\n  assign zin19 = (enb_1_8_1 == 1'b1 ? zout18_1 :\n              Pipeline182_bypass_reg);\n\n  assign lut_value19 = 31'b0000000000000000001010001011111;\n\n  assign shift19 = 6'b010011;\n\n  CordicKernelMag_block45 u_Iteration16 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin19),  // sfix32_En19\n                                         .yin(yin19),  // sfix32_En19\n                                         .zin(zin19),  // sfix34_En33\n                                         .lut_value(lut_value19),  // ufix31_En33\n                                         .idx(shift19),  // ufix6\n                                         .xout(xout19),  // sfix32_En19\n                                         .yout(yout19),  // sfix32_En19\n                                         .zout(zout19)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_62_process\n      if (reset == 1'b1) begin\n        xout19_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout19_1 <= xout19;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_63_process\n      if (reset == 1'b1) begin\n        yout19_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout19_1 <= yout19;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_64_process\n      if (reset == 1'b1) begin\n        zout19_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout19_1 <= zout19;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline19_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline19_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline19_bypass_reg <= xout19_1;\n        end\n      end\n    end\n\n  assign xin20 = (enb_1_8_1 == 1'b1 ? xout19_1 :\n              Pipeline19_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline191_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline191_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline191_bypass_reg <= yout19_1;\n        end\n      end\n    end\n\n  assign yin20 = (enb_1_8_1 == 1'b1 ? yout19_1 :\n              Pipeline191_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline192_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline192_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline192_bypass_reg <= zout19_1;\n        end\n      end\n    end\n\n  assign zin20 = (enb_1_8_1 == 1'b1 ? zout19_1 :\n              Pipeline192_bypass_reg);\n\n  assign lut_value20 = 31'b0000000000000000000101000110000;\n\n  assign shift20 = 6'b010100;\n\n  CordicKernelMag_block46 u_Iteration17 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin20),  // sfix32_En19\n                                         .yin(yin20),  // sfix32_En19\n                                         .zin(zin20),  // sfix34_En33\n                                         .lut_value(lut_value20),  // ufix31_En33\n                                         .idx(shift20),  // ufix6\n                                         .xout(xout20),  // sfix32_En19\n                                         .yout(yout20),  // sfix32_En19\n                                         .zout(zout20)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_65_process\n      if (reset == 1'b1) begin\n        xout20_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout20_1 <= xout20;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_66_process\n      if (reset == 1'b1) begin\n        yout20_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout20_1 <= yout20;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_67_process\n      if (reset == 1'b1) begin\n        zout20_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout20_1 <= zout20;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline20_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline20_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline20_bypass_reg <= xout20_1;\n        end\n      end\n    end\n\n  assign xin21 = (enb_1_8_1 == 1'b1 ? xout20_1 :\n              Pipeline20_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline201_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline201_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline201_bypass_reg <= yout20_1;\n        end\n      end\n    end\n\n  assign yin21 = (enb_1_8_1 == 1'b1 ? yout20_1 :\n              Pipeline201_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline202_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline202_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline202_bypass_reg <= zout20_1;\n        end\n      end\n    end\n\n  assign zin21 = (enb_1_8_1 == 1'b1 ? zout20_1 :\n              Pipeline202_bypass_reg);\n\n  assign lut_value21 = 31'b0000000000000000000010100011000;\n\n  assign shift21 = 6'b010101;\n\n  CordicKernelMag_block47 u_Iteration18 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin21),  // sfix32_En19\n                                         .yin(yin21),  // sfix32_En19\n                                         .zin(zin21),  // sfix34_En33\n                                         .lut_value(lut_value21),  // ufix31_En33\n                                         .idx(shift21),  // ufix6\n                                         .xout(xout21),  // sfix32_En19\n                                         .yout(yout21),  // sfix32_En19\n                                         .zout(zout21)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_68_process\n      if (reset == 1'b1) begin\n        xout21_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout21_1 <= xout21;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_69_process\n      if (reset == 1'b1) begin\n        yout21_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout21_1 <= yout21;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_70_process\n      if (reset == 1'b1) begin\n        zout21_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout21_1 <= zout21;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline21_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline21_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline21_bypass_reg <= xout21_1;\n        end\n      end\n    end\n\n  assign xin22 = (enb_1_8_1 == 1'b1 ? xout21_1 :\n              Pipeline21_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline211_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline211_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline211_bypass_reg <= yout21_1;\n        end\n      end\n    end\n\n  assign yin22 = (enb_1_8_1 == 1'b1 ? yout21_1 :\n              Pipeline211_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline212_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline212_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline212_bypass_reg <= zout21_1;\n        end\n      end\n    end\n\n  assign zin22 = (enb_1_8_1 == 1'b1 ? zout21_1 :\n              Pipeline212_bypass_reg);\n\n  assign lut_value22 = 31'b0000000000000000000001010001100;\n\n  assign shift22 = 6'b010110;\n\n  CordicKernelMag_block48 u_Iteration19 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin22),  // sfix32_En19\n                                         .yin(yin22),  // sfix32_En19\n                                         .zin(zin22),  // sfix34_En33\n                                         .lut_value(lut_value22),  // ufix31_En33\n                                         .idx(shift22),  // ufix6\n                                         .xout(xout22),  // sfix32_En19\n                                         .yout(yout22),  // sfix32_En19\n                                         .zout(zout22)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_71_process\n      if (reset == 1'b1) begin\n        xout22_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout22_1 <= xout22;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_72_process\n      if (reset == 1'b1) begin\n        yout22_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout22_1 <= yout22;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_73_process\n      if (reset == 1'b1) begin\n        zout22_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout22_1 <= zout22;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline22_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline22_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline22_bypass_reg <= xout22_1;\n        end\n      end\n    end\n\n  assign xin23 = (enb_1_8_1 == 1'b1 ? xout22_1 :\n              Pipeline22_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline221_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline221_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline221_bypass_reg <= yout22_1;\n        end\n      end\n    end\n\n  assign yin23 = (enb_1_8_1 == 1'b1 ? yout22_1 :\n              Pipeline221_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline222_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline222_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline222_bypass_reg <= zout22_1;\n        end\n      end\n    end\n\n  assign zin23 = (enb_1_8_1 == 1'b1 ? zout22_1 :\n              Pipeline222_bypass_reg);\n\n  assign lut_value23 = 31'b0000000000000000000000101000110;\n\n  assign shift23 = 6'b010111;\n\n  CordicKernelMag_block49 u_Iteration20 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin23),  // sfix32_En19\n                                         .yin(yin23),  // sfix32_En19\n                                         .zin(zin23),  // sfix34_En33\n                                         .lut_value(lut_value23),  // ufix31_En33\n                                         .idx(shift23),  // ufix6\n                                         .xout(xout23),  // sfix32_En19\n                                         .yout(yout23),  // sfix32_En19\n                                         .zout(zout23)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_74_process\n      if (reset == 1'b1) begin\n        xout23_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout23_1 <= xout23;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_75_process\n      if (reset == 1'b1) begin\n        yout23_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout23_1 <= yout23;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_76_process\n      if (reset == 1'b1) begin\n        zout23_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout23_1 <= zout23;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline23_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline23_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline23_bypass_reg <= xout23_1;\n        end\n      end\n    end\n\n  assign xin24 = (enb_1_8_1 == 1'b1 ? xout23_1 :\n              Pipeline23_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline231_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline231_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline231_bypass_reg <= yout23_1;\n        end\n      end\n    end\n\n  assign yin24 = (enb_1_8_1 == 1'b1 ? yout23_1 :\n              Pipeline231_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline232_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline232_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline232_bypass_reg <= zout23_1;\n        end\n      end\n    end\n\n  assign zin24 = (enb_1_8_1 == 1'b1 ? zout23_1 :\n              Pipeline232_bypass_reg);\n\n  assign lut_value24 = 31'b0000000000000000000000010100011;\n\n  assign shift24 = 6'b011000;\n\n  CordicKernelMag_block50 u_Iteration21 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin24),  // sfix32_En19\n                                         .yin(yin24),  // sfix32_En19\n                                         .zin(zin24),  // sfix34_En33\n                                         .lut_value(lut_value24),  // ufix31_En33\n                                         .idx(shift24),  // ufix6\n                                         .xout(xout24),  // sfix32_En19\n                                         .yout(yout24),  // sfix32_En19\n                                         .zout(zout24)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_77_process\n      if (reset == 1'b1) begin\n        xout24_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout24_1 <= xout24;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_78_process\n      if (reset == 1'b1) begin\n        yout24_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout24_1 <= yout24;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_79_process\n      if (reset == 1'b1) begin\n        zout24_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout24_1 <= zout24;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline24_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline24_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline24_bypass_reg <= xout24_1;\n        end\n      end\n    end\n\n  assign xin25 = (enb_1_8_1 == 1'b1 ? xout24_1 :\n              Pipeline24_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline241_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline241_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline241_bypass_reg <= yout24_1;\n        end\n      end\n    end\n\n  assign yin25 = (enb_1_8_1 == 1'b1 ? yout24_1 :\n              Pipeline241_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline242_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline242_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline242_bypass_reg <= zout24_1;\n        end\n      end\n    end\n\n  assign zin25 = (enb_1_8_1 == 1'b1 ? zout24_1 :\n              Pipeline242_bypass_reg);\n\n  assign lut_value25 = 31'b0000000000000000000000001010001;\n\n  assign shift25 = 6'b011001;\n\n  CordicKernelMag_block51 u_Iteration22 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin25),  // sfix32_En19\n                                         .yin(yin25),  // sfix32_En19\n                                         .zin(zin25),  // sfix34_En33\n                                         .lut_value(lut_value25),  // ufix31_En33\n                                         .idx(shift25),  // ufix6\n                                         .xout(xout25),  // sfix32_En19\n                                         .yout(yout25),  // sfix32_En19\n                                         .zout(zout25)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_80_process\n      if (reset == 1'b1) begin\n        xout25_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout25_1 <= xout25;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_81_process\n      if (reset == 1'b1) begin\n        yout25_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout25_1 <= yout25;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_82_process\n      if (reset == 1'b1) begin\n        zout25_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout25_1 <= zout25;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline25_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline25_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline25_bypass_reg <= xout25_1;\n        end\n      end\n    end\n\n  assign xin26 = (enb_1_8_1 == 1'b1 ? xout25_1 :\n              Pipeline25_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline251_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline251_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline251_bypass_reg <= yout25_1;\n        end\n      end\n    end\n\n  assign yin26 = (enb_1_8_1 == 1'b1 ? yout25_1 :\n              Pipeline251_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline252_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline252_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline252_bypass_reg <= zout25_1;\n        end\n      end\n    end\n\n  assign zin26 = (enb_1_8_1 == 1'b1 ? zout25_1 :\n              Pipeline252_bypass_reg);\n\n  assign lut_value26 = 31'b0000000000000000000000000101001;\n\n  assign shift26 = 6'b011010;\n\n  CordicKernelMag_block52 u_Iteration23 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin26),  // sfix32_En19\n                                         .yin(yin26),  // sfix32_En19\n                                         .zin(zin26),  // sfix34_En33\n                                         .lut_value(lut_value26),  // ufix31_En33\n                                         .idx(shift26),  // ufix6\n                                         .xout(xout26),  // sfix32_En19\n                                         .yout(yout26),  // sfix32_En19\n                                         .zout(zout26)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_83_process\n      if (reset == 1'b1) begin\n        xout26_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout26_1 <= xout26;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_84_process\n      if (reset == 1'b1) begin\n        yout26_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout26_1 <= yout26;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_85_process\n      if (reset == 1'b1) begin\n        zout26_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout26_1 <= zout26;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline26_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline26_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline26_bypass_reg <= xout26_1;\n        end\n      end\n    end\n\n  assign xin27 = (enb_1_8_1 == 1'b1 ? xout26_1 :\n              Pipeline26_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline261_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline261_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline261_bypass_reg <= yout26_1;\n        end\n      end\n    end\n\n  assign yin27 = (enb_1_8_1 == 1'b1 ? yout26_1 :\n              Pipeline261_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline262_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline262_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline262_bypass_reg <= zout26_1;\n        end\n      end\n    end\n\n  assign zin27 = (enb_1_8_1 == 1'b1 ? zout26_1 :\n              Pipeline262_bypass_reg);\n\n  assign lut_value27 = 31'b0000000000000000000000000010100;\n\n  assign shift27 = 6'b011011;\n\n  CordicKernelMag_block53 u_Iteration24 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin27),  // sfix32_En19\n                                         .yin(yin27),  // sfix32_En19\n                                         .zin(zin27),  // sfix34_En33\n                                         .lut_value(lut_value27),  // ufix31_En33\n                                         .idx(shift27),  // ufix6\n                                         .xout(xout27),  // sfix32_En19\n                                         .yout(yout27),  // sfix32_En19\n                                         .zout(zout27)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_86_process\n      if (reset == 1'b1) begin\n        xout27_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout27_1 <= xout27;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_87_process\n      if (reset == 1'b1) begin\n        yout27_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout27_1 <= yout27;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_88_process\n      if (reset == 1'b1) begin\n        zout27_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout27_1 <= zout27;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline27_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline27_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline27_bypass_reg <= xout27_1;\n        end\n      end\n    end\n\n  assign xin28 = (enb_1_8_1 == 1'b1 ? xout27_1 :\n              Pipeline27_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline271_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline271_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline271_bypass_reg <= yout27_1;\n        end\n      end\n    end\n\n  assign yin28 = (enb_1_8_1 == 1'b1 ? yout27_1 :\n              Pipeline271_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline272_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline272_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline272_bypass_reg <= zout27_1;\n        end\n      end\n    end\n\n  assign zin28 = (enb_1_8_1 == 1'b1 ? zout27_1 :\n              Pipeline272_bypass_reg);\n\n  assign lut_value28 = 31'b0000000000000000000000000001010;\n\n  assign shift28 = 6'b011100;\n\n  CordicKernelMag_block54 u_Iteration25 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin28),  // sfix32_En19\n                                         .yin(yin28),  // sfix32_En19\n                                         .zin(zin28),  // sfix34_En33\n                                         .lut_value(lut_value28),  // ufix31_En33\n                                         .idx(shift28),  // ufix6\n                                         .xout(xout28),  // sfix32_En19\n                                         .yout(yout28),  // sfix32_En19\n                                         .zout(zout28)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_89_process\n      if (reset == 1'b1) begin\n        xout28_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          xout28_1 <= xout28;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_90_process\n      if (reset == 1'b1) begin\n        yout28_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout28_1 <= yout28;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_91_process\n      if (reset == 1'b1) begin\n        zout28_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout28_1 <= zout28;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline28_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline28_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline28_bypass_reg <= xout28_1;\n        end\n      end\n    end\n\n  assign xin29 = (enb_1_8_1 == 1'b1 ? xout28_1 :\n              Pipeline28_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline281_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline281_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline281_bypass_reg <= yout28_1;\n        end\n      end\n    end\n\n  assign yin29 = (enb_1_8_1 == 1'b1 ? yout28_1 :\n              Pipeline281_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline282_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline282_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline282_bypass_reg <= zout28_1;\n        end\n      end\n    end\n\n  assign zin29 = (enb_1_8_1 == 1'b1 ? zout28_1 :\n              Pipeline282_bypass_reg);\n\n  assign lut_value29 = 31'b0000000000000000000000000000101;\n\n  assign shift29 = 6'b011101;\n\n  CordicKernelMag_block55 u_Iteration26 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .xin(xin29),  // sfix32_En19\n                                         .yin(yin29),  // sfix32_En19\n                                         .zin(zin29),  // sfix34_En33\n                                         .lut_value(lut_value29),  // ufix31_En33\n                                         .idx(shift29),  // ufix6\n                                         .yout(yout29),  // sfix32_En19\n                                         .zout(zout29)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_93_process\n      if (reset == 1'b1) begin\n        yout29_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          yout29_1 <= yout29;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_94_process\n      if (reset == 1'b1) begin\n        zout29_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout29_1 <= zout29;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline291_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline291_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline291_bypass_reg <= yout29_1;\n        end\n      end\n    end\n\n  assign yin30 = (enb_1_8_1 == 1'b1 ? yout29_1 :\n              Pipeline291_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline292_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline292_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline292_bypass_reg <= zout29_1;\n        end\n      end\n    end\n\n  assign zin30 = (enb_1_8_1 == 1'b1 ? zout29_1 :\n              Pipeline292_bypass_reg);\n\n  assign lut_value30 = 31'b0000000000000000000000000000011;\n\n  CordicKernelMag_block56 u_Iteration27 (.clk(clk),\n                                         .reset(reset),\n                                         .enb(enb),\n                                         .yin(yin30),  // sfix32_En19\n                                         .zin(zin30),  // sfix34_En33\n                                         .lut_value(lut_value30),  // ufix31_En33\n                                         .zout(zout30)  // sfix34_En33\n                                         );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_99_process\n      if (reset == 1'b1) begin\n        zout30_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          zout30_1 <= zout30;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_100_process\n      if (reset == 1'b1) begin\n        ControlQC_1 <= 5'b00000;\n      end\n      else begin\n        if (enb) begin\n          ControlQC_1 <= ControlQC;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : DelayQC_Control_output_process\n      if (reset == 1'b1) begin\n        ControlQC_2 <= 5'b00000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          ControlQC_2 <= ControlQC_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Pipeline30_bypass_process\n      if (reset == 1'b1) begin\n        Pipeline30_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Pipeline30_bypass_reg <= zout30_1;\n        end\n      end\n    end\n\n  assign zin31 = (enb_1_8_1 == 1'b1 ? zout30_1 :\n              Pipeline30_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_101_process\n      if (reset == 1'b1) begin\n        for(rd_101_t_1 = 32'sd0; rd_101_t_1 <= 32'sd29; rd_101_t_1 = rd_101_t_1 + 32'sd1) begin\n          rd_101_reg[rd_101_t_1] <= 5'b00000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(rd_101_t_0_1 = 32'sd0; rd_101_t_0_1 <= 32'sd29; rd_101_t_0_1 = rd_101_t_0_1 + 32'sd1) begin\n            rd_101_reg[rd_101_t_0_1] <= rd_101_reg_next[rd_101_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    ControlQC_3 = rd_101_reg[29];\n    rd_101_reg_next[0] = ControlQC_2;\n\n    for(rd_101_t_0_0 = 32'sd0; rd_101_t_0_0 <= 32'sd28; rd_101_t_0_0 = rd_101_t_0_0 + 32'sd1) begin\n      rd_101_reg_next[rd_101_t_0_0 + 32'sd1] = rd_101_reg[rd_101_t_0_0];\n    end\n\n  end\n\n  Quadrant_Correction_block u_QuadrantCorrection (.clk(clk),\n                                                  .reset(reset),\n                                                  .enb(enb),\n                                                  .zin(zin31),  // sfix34_En33\n                                                  .QA_Control(ControlQC_3),  // ufix5\n                                                  .zout(zout_corrected)  // sfix34_En33\n                                                  );\n\n  assign zeroCA = 34'sh000000000;\n\n  assign outSwitchAng = (reset_outval_1 == 1'b0 ? zout_corrected :\n              zeroCA);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_102_process\n      if (reset == 1'b1) begin\n        outSwitchAng_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          outSwitchAng_1 <= outSwitchAng;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Output_Register_bypass_process\n      if (reset == 1'b1) begin\n        Output_Register_bypass_reg <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Output_Register_bypass_reg <= outSwitchAng_1;\n        end\n      end\n    end\n\n  assign zout_corrected_1 = (enb_1_8_1 == 1'b1 ? outSwitchAng_1 :\n              Output_Register_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_103_process\n      if (reset == 1'b1) begin\n        angle <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          angle <= zout_corrected_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : DelayValidOut_output_process\n      if (reset == 1'b1) begin\n        ValidOutDelayed_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          ValidOutDelayed_2 <= ValidOutDelayed;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_95_process\n      if (reset == 1'b1) begin\n        ValidOutDelayed_3 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          ValidOutDelayed_3 <= ValidOutDelayed_2;\n        end\n      end\n    end\n\n  assign validOut_1 = ValidOutDelayed_3;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay28_output_process\n      if (reset == 1'b1) begin\n        Complex_to_Magnitude_Angle1_out2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Complex_to_Magnitude_Angle1_out2 <= validOut_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_96_process\n      if (reset == 1'b1) begin\n        Complex_to_Magnitude_Angle1_out2_1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Complex_to_Magnitude_Angle1_out2_1 <= Complex_to_Magnitude_Angle1_out2;\n        end\n      end\n    end\n\n  assign Delay28_out1 = Complex_to_Magnitude_Angle1_out2_1;\n\n  always @(posedge clk or posedge reset)\n    begin : sample_FreqOff2_bypass_process\n      if (reset == 1'b1) begin\n        sample_FreqOff2_bypass_reg <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          sample_FreqOff2_bypass_reg <= Delay28_out1;\n        end\n      end\n    end\n\n  assign Delay28_out1_1 = (enb_1_8_1 == 1'b1 ? Delay28_out1 :\n              sample_FreqOff2_bypass_reg);\n\n  assign rstIn_1 = rstIn;\n\n  always @(posedge clk or posedge reset)\n    begin : sample_FreqOff1_bypass_process\n      if (reset == 1'b1) begin\n        sample_FreqOff1_bypass_reg <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          sample_FreqOff1_bypass_reg <= rstIn_1;\n        end\n      end\n    end\n\n  assign rstIn_2 = (enb_1_8_1 == 1'b1 ? rstIn_1 :\n              sample_FreqOff1_bypass_reg);\n\n  Sample_FreqOff u_sample_FreqOff (.clk(clk),\n                                   .reset(reset),\n                                   .enb_1_8_0(enb_1_8_0),\n                                   .freqOffIn(angle),  // sfix34_En33\n                                   .enb_1(Delay28_out1_1),\n                                   .rst(rstIn_2),\n                                   .freqOffOut(sample_FreqOff_out1)  // sfix34_En33\n                                   );\n\n  always @(posedge clk or posedge reset)\n    begin : rd_104_process\n      if (reset == 1'b1) begin\n        sample_FreqOff_out1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          sample_FreqOff_out1_1 <= sample_FreqOff_out1;\n        end\n      end\n    end\n\n  assign Delay11_out1 = sample_FreqOff_out1_1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_105_process\n      if (reset == 1'b1) begin\n        Delay11_out1_1 <= 34'sh000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay11_out1_1 <= Delay11_out1;\n        end\n      end\n    end\n\n  assign Shift_Arithmetic_out1 = Delay11_out1_1 >>> 8'd7;\n\n  assign Freq = Shift_Arithmetic_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay13_output_process\n      if (reset == 1'b1) begin\n        Delay28_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay28_out1_2 <= Delay28_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_106_process\n      if (reset == 1'b1) begin\n        Delay28_out1_3 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay28_out1_3 <= Delay28_out1_2;\n        end\n      end\n    end\n\n  assign freqValidOut = Delay28_out1_3;\n\n  assign dataIn_re_1 = dataIn_re;\n\n  assign dataIn_im_1 = dataIn_im;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_107_process\n      if (reset == 1'b1) begin\n        dataIn_re_2 <= 16'sb0000000000000000;\n        dataIn_im_2 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          dataIn_re_2 <= dataIn_re_1;\n          dataIn_im_2 <= dataIn_im_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay391_output_process\n      if (reset == 1'b1) begin\n        dataIn_re_3 <= 16'sb0000000000000000;\n        dataIn_im_3 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          dataIn_re_3 <= dataIn_re_2;\n          dataIn_im_3 <= dataIn_im_2;\n        end\n      end\n    end\n\n  assign mergedInput_1 = {dataIn_re_3, dataIn_im_3};\n\n  // Input register for RAM-based shift register mergedDelay\n  always @(posedge clk or posedge reset)\n    begin : mergedDelay_reginc_1_process\n      if (reset == 1'b1) begin\n        mergedDelay_regin_1 <= 32'b00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          mergedDelay_regin_1 <= mergedInput_1;\n        end\n      end\n    end\n\n  // Count limited, Unsigned Counter\n  //  initial value   = 0\n  //  step value      = 1\n  //  count to value  = 156\n  // Write address counter for RAM-based shift register mergedDelay\n  always @(posedge clk or posedge reset)\n    begin : mergedDelay_wr_1_process\n      if (reset == 1'b1) begin\n        mergedDelay_waddr_1 <= 8'b00000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          if (mergedDelay_waddr_1 >= 8'b10011100) begin\n            mergedDelay_waddr_1 <= 8'b00000000;\n          end\n          else begin\n            mergedDelay_waddr_1 <= mergedDelay_waddr_1 + 8'b00000001;\n          end\n        end\n      end\n    end\n\n  assign mergedDelay_wrenb_1 = 1'b1;\n\n  // Count limited, Unsigned Counter\n  //  initial value   = 1\n  //  step value      = 1\n  //  count to value  = 156\n  // Read address counter for RAM-based shift register mergedDelay\n  always @(posedge clk or posedge reset)\n    begin : mergedDelay_rd_1_process\n      if (reset == 1'b1) begin\n        mergedDelay_raddr_1 <= 8'b00000001;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          if (mergedDelay_raddr_1 >= 8'b10011100) begin\n            mergedDelay_raddr_1 <= 8'b00000000;\n          end\n          else begin\n            mergedDelay_raddr_1 <= mergedDelay_raddr_1 + 8'b00000001;\n          end\n        end\n      end\n    end\n\n  SimpleDualPortRAM_generic #(.AddrWidth(8),\n                              .DataWidth(32)\n                              )\n                            u_ShiftRegisterRAM_1 (.clk(clk),\n                                                  .enb_1_8_0(enb_1_8_0),\n                                                  .wr_din(mergedDelay_regin_1),\n                                                  .wr_addr(mergedDelay_waddr_1),\n                                                  .wr_en(mergedDelay_wrenb_1),  // ufix1\n                                                  .rd_addr(mergedDelay_raddr_1),\n                                                  .dout(mergedDelay_regout_1)\n                                                  );\n\n  // Output register for RAM-based shift register mergedDelay\n  always @(posedge clk or posedge reset)\n    begin : mergedDelay_regoutc_1_process\n      if (reset == 1'b1) begin\n        mergedOutput_1 <= 32'b00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          mergedOutput_1 <= mergedDelay_regout_1;\n        end\n      end\n    end\n\n  assign slicedInput_1 = mergedOutput_1[31:16];\n\n  assign realOutput = slicedInput_1;\n\n  assign slicedInput_2 = mergedOutput_1[15:0];\n\n  assign imagOutput = slicedInput_2;\n\n  assign mergedInput_2 = {realOutput, imagOutput};\n\n  // Input register for RAM-based shift register mergedDelay\n  always @(posedge clk or posedge reset)\n    begin : mergedDelay_reginc_2_process\n      if (reset == 1'b1) begin\n        mergedDelay_regin_2 <= 32'b00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          mergedDelay_regin_2 <= mergedInput_2;\n        end\n      end\n    end\n\n  // Count limited, Unsigned Counter\n  //  initial value   = 0\n  //  step value      = 1\n  //  count to value  = 61\n  // Write address counter for RAM-based shift register mergedDelay\n  always @(posedge clk or posedge reset)\n    begin : mergedDelay_wr_2_process\n      if (reset == 1'b1) begin\n        mergedDelay_waddr_2 <= 6'b000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          if (mergedDelay_waddr_2 >= 6'b111101) begin\n            mergedDelay_waddr_2 <= 6'b000000;\n          end\n          else begin\n            mergedDelay_waddr_2 <= mergedDelay_waddr_2 + 6'b000001;\n          end\n        end\n      end\n    end\n\n  assign mergedDelay_wrenb_2 = 1'b1;\n\n  // Count limited, Unsigned Counter\n  //  initial value   = 1\n  //  step value      = 1\n  //  count to value  = 61\n  // Read address counter for RAM-based shift register mergedDelay\n  always @(posedge clk or posedge reset)\n    begin : mergedDelay_rd_2_process\n      if (reset == 1'b1) begin\n        mergedDelay_raddr_2 <= 6'b000001;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          if (mergedDelay_raddr_2 >= 6'b111101) begin\n            mergedDelay_raddr_2 <= 6'b000000;\n          end\n          else begin\n            mergedDelay_raddr_2 <= mergedDelay_raddr_2 + 6'b000001;\n          end\n        end\n      end\n    end\n\n  SimpleDualPortRAM_generic #(.AddrWidth(6),\n                              .DataWidth(32)\n                              )\n                            u_ShiftRegisterRAM_2 (.clk(clk),\n                                                  .enb_1_8_0(enb_1_8_0),\n                                                  .wr_din(mergedDelay_regin_2),\n                                                  .wr_addr(mergedDelay_waddr_2),\n                                                  .wr_en(mergedDelay_wrenb_2),  // ufix1\n                                                  .rd_addr(mergedDelay_raddr_2),\n                                                  .dout(mergedDelay_regout_2)\n                                                  );\n\n  // Output register for RAM-based shift register mergedDelay\n  always @(posedge clk or posedge reset)\n    begin : mergedDelay_regoutc_2_process\n      if (reset == 1'b1) begin\n        mergedOutput_2 <= 32'b00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          mergedOutput_2 <= mergedDelay_regout_2;\n        end\n      end\n    end\n\n  assign slicedInput_3 = mergedOutput_2[31:16];\n\n  assign realOutput_1 = slicedInput_3;\n\n  assign slicedInput_4 = mergedOutput_2[15:0];\n\n  assign imagOutput_1 = slicedInput_4;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_108_process\n      if (reset == 1'b1) begin\n        for(rd_108_t_1 = 32'sd0; rd_108_t_1 <= 32'sd2; rd_108_t_1 = rd_108_t_1 + 32'sd1) begin\n          rd_108_reg_re[rd_108_t_1] <= 16'sb0000000000000000;\n          rd_108_reg_im[rd_108_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(rd_108_t_0_1 = 32'sd0; rd_108_t_0_1 <= 32'sd2; rd_108_t_0_1 = rd_108_t_0_1 + 32'sd1) begin\n            rd_108_reg_re[rd_108_t_0_1] <= rd_108_reg_next_re[rd_108_t_0_1];\n            rd_108_reg_im[rd_108_t_0_1] <= rd_108_reg_next_im[rd_108_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Delay14_out1_re = rd_108_reg_re[2];\n    Delay14_out1_im = rd_108_reg_im[2];\n    rd_108_reg_next_re[0] = realOutput_1;\n    rd_108_reg_next_im[0] = imagOutput_1;\n\n    for(rd_108_t_0_0 = 32'sd0; rd_108_t_0_0 <= 32'sd1; rd_108_t_0_0 = rd_108_t_0_0 + 32'sd1) begin\n      rd_108_reg_next_re[rd_108_t_0_0 + 32'sd1] = rd_108_reg_re[rd_108_t_0_0];\n      rd_108_reg_next_im[rd_108_t_0_0 + 32'sd1] = rd_108_reg_im[rd_108_t_0_0];\n    end\n\n  end\n\n  assign Delay34_out1_re = Delay14_out1_re;\n\n  assign Delay34_out1_im = Delay14_out1_im;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay7_output_process\n      if (reset == 1'b1) begin\n        Delay34_out1_re_1 <= 16'sb0000000000000000;\n        Delay34_out1_im_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay34_out1_re_1 <= Delay34_out1_re;\n          Delay34_out1_im_1 <= Delay34_out1_im;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_109_process\n      if (reset == 1'b1) begin\n        for(rd_109_t_1 = 32'sd0; rd_109_t_1 <= 32'sd86; rd_109_t_1 = rd_109_t_1 + 32'sd1) begin\n          rd_109_reg_re[rd_109_t_1] <= 16'sb0000000000000000;\n          rd_109_reg_im[rd_109_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(rd_109_t_0_1 = 32'sd0; rd_109_t_0_1 <= 32'sd86; rd_109_t_0_1 = rd_109_t_0_1 + 32'sd1) begin\n            rd_109_reg_re[rd_109_t_0_1] <= rd_109_reg_next_re[rd_109_t_0_1];\n            rd_109_reg_im[rd_109_t_0_1] <= rd_109_reg_next_im[rd_109_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Delay34_out1_re_2 = rd_109_reg_re[86];\n    Delay34_out1_im_2 = rd_109_reg_im[86];\n    rd_109_reg_next_re[0] = Delay34_out1_re_1;\n    rd_109_reg_next_im[0] = Delay34_out1_im_1;\n\n    for(rd_109_t_0_0 = 32'sd0; rd_109_t_0_0 <= 32'sd85; rd_109_t_0_0 = rd_109_t_0_0 + 32'sd1) begin\n      rd_109_reg_next_re[rd_109_t_0_0 + 32'sd1] = rd_109_reg_re[rd_109_t_0_0];\n      rd_109_reg_next_im[rd_109_t_0_0 + 32'sd1] = rd_109_reg_im[rd_109_t_0_0];\n    end\n\n  end\n\n  assign Delay7_out1_re = Delay34_out1_re_2;\n\n  assign Delay7_out1_im = Delay34_out1_im_2;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay4_output_process\n      if (reset == 1'b1) begin\n        Delay7_out1_re_1 <= 16'sb0000000000000000;\n        Delay7_out1_im_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay7_out1_re_1 <= Delay7_out1_re;\n          Delay7_out1_im_1 <= Delay7_out1_im;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_110_process\n      if (reset == 1'b1) begin\n        for(rd_110_t_1 = 32'sd0; rd_110_t_1 <= 32'sd34; rd_110_t_1 = rd_110_t_1 + 32'sd1) begin\n          rd_110_reg_re[rd_110_t_1] <= 16'sb0000000000000000;\n          rd_110_reg_im[rd_110_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(rd_110_t_0_1 = 32'sd0; rd_110_t_0_1 <= 32'sd34; rd_110_t_0_1 = rd_110_t_0_1 + 32'sd1) begin\n            rd_110_reg_re[rd_110_t_0_1] <= rd_110_reg_next_re[rd_110_t_0_1];\n            rd_110_reg_im[rd_110_t_0_1] <= rd_110_reg_next_im[rd_110_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Delay7_out1_re_2 = rd_110_reg_re[34];\n    Delay7_out1_im_2 = rd_110_reg_im[34];\n    rd_110_reg_next_re[0] = Delay7_out1_re_1;\n    rd_110_reg_next_im[0] = Delay7_out1_im_1;\n\n    for(rd_110_t_0_0 = 32'sd0; rd_110_t_0_0 <= 32'sd33; rd_110_t_0_0 = rd_110_t_0_0 + 32'sd1) begin\n      rd_110_reg_next_re[rd_110_t_0_0 + 32'sd1] = rd_110_reg_re[rd_110_t_0_0];\n      rd_110_reg_next_im[rd_110_t_0_0 + 32'sd1] = rd_110_reg_im[rd_110_t_0_0];\n    end\n\n  end\n\n  assign Delay4_out1_re = Delay7_out1_re_2;\n\n  assign Delay4_out1_im = Delay7_out1_im_2;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay29_output_process\n      if (reset == 1'b1) begin\n        Delay4_out1_re_1 <= 16'sb0000000000000000;\n        Delay4_out1_im_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay4_out1_re_1 <= Delay4_out1_re;\n          Delay4_out1_im_1 <= Delay4_out1_im;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_111_process\n      if (reset == 1'b1) begin\n        Delay4_out1_re_2 <= 16'sb0000000000000000;\n        Delay4_out1_im_2 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay4_out1_re_2 <= Delay4_out1_re_1;\n          Delay4_out1_im_2 <= Delay4_out1_im_1;\n        end\n      end\n    end\n\n  assign Delay29_out1_re = Delay4_out1_re_2;\n\n  assign Delay29_out1_im = Delay4_out1_im_2;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay17_output_process\n      if (reset == 1'b1) begin\n        Delay29_out1_re_1 <= 16'sb0000000000000000;\n        Delay29_out1_im_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay29_out1_re_1 <= Delay29_out1_re;\n          Delay29_out1_im_1 <= Delay29_out1_im;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_112_process\n      if (reset == 1'b1) begin\n        Delay29_out1_re_2 <= 16'sb0000000000000000;\n        Delay29_out1_im_2 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay29_out1_re_2 <= Delay29_out1_re_1;\n          Delay29_out1_im_2 <= Delay29_out1_im_1;\n        end\n      end\n    end\n\n  assign dataOut_re = Delay29_out1_re_2;\n\n  assign dataOut_im = Delay29_out1_im_2;\n\n  assign slicedInput_5 = mergedOutput[0];\n\n  assign Delay37_out1 = slicedInput_5;\n\n  always @(posedge clk)\n    begin : Delay10_process\n      if (enb_1_8_0) begin\n        Delay10_reg[0] <= Delay37_out1;\n        Delay10_reg[32'sd63:32'sd1] <= Delay10_reg[32'sd62:32'sd0];\n      end\n    end\n\n  assign Delay10_out1 = Delay10_reg[63];\n\n  always @(posedge clk or posedge reset)\n    begin : rd_114_process\n      if (reset == 1'b1) begin\n        rd_114_reg <= {3{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          rd_114_reg[0] <= Delay10_out1;\n          rd_114_reg[32'sd2:32'sd1] <= rd_114_reg[32'sd1:32'sd0];\n        end\n      end\n    end\n\n  assign Delay10_out1_1 = rd_114_reg[2];\n\n  assign Delay35_out1 = Delay10_out1_1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay9_output_process\n      if (reset == 1'b1) begin\n        Delay35_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay35_out1_1 <= Delay35_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_115_process\n      if (reset == 1'b1) begin\n        rd_115_reg <= {87{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          rd_115_reg[0] <= Delay35_out1_1;\n          rd_115_reg[32'sd86:32'sd1] <= rd_115_reg[32'sd85:32'sd0];\n        end\n      end\n    end\n\n  assign Delay35_out1_2 = rd_115_reg[86];\n\n  assign Delay9_out1 = Delay35_out1_2;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay5_output_process\n      if (reset == 1'b1) begin\n        Delay9_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay9_out1_1 <= Delay9_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_116_process\n      if (reset == 1'b1) begin\n        rd_116_reg <= {35{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          rd_116_reg[0] <= Delay9_out1_1;\n          rd_116_reg[32'sd34:32'sd1] <= rd_116_reg[32'sd33:32'sd0];\n        end\n      end\n    end\n\n  assign Delay9_out1_2 = rd_116_reg[34];\n\n  assign Delay5_out1 = Delay9_out1_2;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay30_output_process\n      if (reset == 1'b1) begin\n        Delay5_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay5_out1_1 <= Delay5_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_117_process\n      if (reset == 1'b1) begin\n        Delay5_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay5_out1_2 <= Delay5_out1_1;\n        end\n      end\n    end\n\n  assign Delay30_out1 = Delay5_out1_2;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay16_output_process\n      if (reset == 1'b1) begin\n        Delay30_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay30_out1_1 <= Delay30_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_118_process\n      if (reset == 1'b1) begin\n        Delay30_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay30_out1_2 <= Delay30_out1_1;\n        end\n      end\n    end\n\n  assign validOut = Delay30_out1_2;\n\n  assign Delay33_out1 = Delay8_out1_1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay23_output_process\n      if (reset == 1'b1) begin\n        Delay33_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay33_out1_1 <= Delay33_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_119_process\n      if (reset == 1'b1) begin\n        rd_119_reg <= {87{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          rd_119_reg[0] <= Delay33_out1_1;\n          rd_119_reg[32'sd86:32'sd1] <= rd_119_reg[32'sd85:32'sd0];\n        end\n      end\n    end\n\n  assign Delay33_out1_2 = rd_119_reg[86];\n\n  assign Delay23_out1 = Delay33_out1_2;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay22_output_process\n      if (reset == 1'b1) begin\n        Delay23_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay23_out1_1 <= Delay23_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_120_process\n      if (reset == 1'b1) begin\n        rd_120_reg <= {35{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          rd_120_reg[0] <= Delay23_out1_1;\n          rd_120_reg[32'sd34:32'sd1] <= rd_120_reg[32'sd33:32'sd0];\n        end\n      end\n    end\n\n  assign Delay23_out1_2 = rd_120_reg[34];\n\n  assign Delay22_out1 = Delay23_out1_2;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay31_output_process\n      if (reset == 1'b1) begin\n        Delay22_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay22_out1_1 <= Delay22_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_121_process\n      if (reset == 1'b1) begin\n        Delay22_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay22_out1_2 <= Delay22_out1_1;\n        end\n      end\n    end\n\n  assign Delay31_out1 = Delay22_out1_2;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay21_output_process\n      if (reset == 1'b1) begin\n        Delay31_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay31_out1_1 <= Delay31_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_122_process\n      if (reset == 1'b1) begin\n        Delay31_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay31_out1_2 <= Delay31_out1_1;\n        end\n      end\n    end\n\n  assign lstfStart = Delay31_out1_2;\n\nendmodule  // Fine_CFO_Estimation\n\n"},{"name":"Fine_CFO_Estimation_and_Correction.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Fine_CFO_Estimation_and_Correction.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Fine_CFO_Estimation_and_Correction\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and \n// Correctio\n// Hierarchy Level: 1\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Fine_CFO_Estimation_and_Correction\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           dataIn_re,\n           dataIn_im,\n           validIn,\n           LSTF_start,\n           rstIn,\n           Freq,\n           freqValidOut,\n           dataOut_re,\n           dataOut_im,\n           validOut,\n           lstfStartOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  input   validIn;\n  input   LSTF_start;\n  input   rstIn;\n  output  signed [33:0] Freq;  // sfix34_En33\n  output  freqValidOut;\n  output  signed [15:0] dataOut_re;  // sfix16_En12\n  output  signed [15:0] dataOut_im;  // sfix16_En12\n  output  validOut;\n  output  lstfStartOut;\n\n\n  wire signed [33:0] Fine_CFO_Estimation_Freq;  // sfix34_En33\n  wire Fine_CFO_Estimation_freqValidOut;\n  wire signed [15:0] Fine_CFO_Estimation_dataOut_re;  // sfix16_En12\n  wire signed [15:0] Fine_CFO_Estimation_dataOut_im;  // sfix16_En12\n  wire Fine_CFO_Estimation_validOut;\n  wire Fine_CFO_Estimation_lstfStart;\n  wire signed [33:0] Fine_CFO_Correction_freqOut;  // sfix34_En33\n  wire Fine_CFO_Correction_freqValidOut;\n  wire Fine_CFO_Correction_validOut;\n  wire Fine_CFO_Correction_lstfStartOut;\n\n\n  Fine_CFO_Estimation u_Fine_CFO_Estimation (.clk(clk),\n                                             .reset(reset),\n                                             .enb_1_8_1(enb_1_8_1),\n                                             .enb_1_8_0(enb_1_8_0),\n                                             .enb(enb),\n                                             .dataIn_re(dataIn_re),  // sfix16_En12\n                                             .dataIn_im(dataIn_im),  // sfix16_En12\n                                             .validIn(validIn),\n                                             .LSTF_start(LSTF_start),\n                                             .rstIn(rstIn),\n                                             .Freq(Fine_CFO_Estimation_Freq),  // sfix34_En33\n                                             .freqValidOut(Fine_CFO_Estimation_freqValidOut),\n                                             .dataOut_re(Fine_CFO_Estimation_dataOut_re),  // sfix16_En12\n                                             .dataOut_im(Fine_CFO_Estimation_dataOut_im),  // sfix16_En12\n                                             .validOut(Fine_CFO_Estimation_validOut),\n                                             .lstfStart(Fine_CFO_Estimation_lstfStart)\n                                             );\n\n  Fine_CFO_Correction u_Fine_CFO_Correction (.clk(clk),\n                                             .reset(reset),\n                                             .enb_1_8_1(enb_1_8_1),\n                                             .enb_1_8_0(enb_1_8_0),\n                                             .enb(enb),\n                                             .freqIn(Fine_CFO_Estimation_Freq),  // sfix34_En33\n                                             .freqValidIn(Fine_CFO_Estimation_freqValidOut),\n                                             .dataIn_re(Fine_CFO_Estimation_dataOut_re),  // sfix16_En12\n                                             .dataIn_im(Fine_CFO_Estimation_dataOut_im),  // sfix16_En12\n                                             .validIn(Fine_CFO_Estimation_validOut),\n                                             .lstfStartIn(Fine_CFO_Estimation_lstfStart),\n                                             .freqOut(Fine_CFO_Correction_freqOut),  // sfix34_En33\n                                             .freqValidOut(Fine_CFO_Correction_freqValidOut),\n                                             .dataOut_re(dataOut_re),  // sfix16_En12\n                                             .dataOut_im(dataOut_im),  // sfix16_En12\n                                             .validOut(Fine_CFO_Correction_validOut),\n                                             .lstfStartOut(Fine_CFO_Correction_lstfStartOut)\n                                             );\n\n  assign Freq = Fine_CFO_Correction_freqOut;\n\n  assign freqValidOut = Fine_CFO_Correction_freqValidOut;\n\n  assign validOut = Fine_CFO_Correction_validOut;\n\n  assign lstfStartOut = Fine_CFO_Correction_lstfStartOut;\n\nendmodule  // Fine_CFO_Estimation_and_Correction\n\n"},{"name":"MagnitudeSquared_block2.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared_block2.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: MagnitudeSquared_block2\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Correlator/MagnitudeSquared\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule MagnitudeSquared_block2\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           dataIn_re,\n           dataIn_im,\n           validIn,\n           dataOut,\n           validOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   signed [36:0] dataIn_re;  // sfix37_En26\n  input   signed [36:0] dataIn_im;  // sfix37_En26\n  input   validIn;\n  output  signed [31:0] dataOut;  // sfix32_En15\n  output  validOut;\n\n\n  wire signed [15:0] Data_Type_Conversion_out1_re;  // sfix16_En8\n  wire signed [15:0] Data_Type_Conversion_out1_im;  // sfix16_En8\n  reg signed [15:0] Delay1_reg [0:1];  // sfix16 [2]\n  wire signed [15:0] Delay1_reg_next [0:1];  // sfix16_En8 [2]\n  wire signed [15:0] Complex_to_Real_Imag_out1;  // sfix16_En8\n  wire signed [15:0] Delay_out1;  // sfix16_En8\n  reg signed [15:0] HwModeRegister_reg [0:1];  // sfix16 [2]\n  wire signed [15:0] HwModeRegister_reg_next [0:1];  // sfix16_En8 [2]\n  wire signed [15:0] Delay_out1_1;  // sfix16_En8\n  wire signed [15:0] Delay1_out1;  // sfix16_En8\n  reg signed [15:0] HwModeRegister1_reg [0:1];  // sfix16 [2]\n  wire signed [15:0] HwModeRegister1_reg_next [0:1];  // sfix16_En8 [2]\n  wire signed [15:0] Delay1_out1_1;  // sfix16_En8\n  wire signed [31:0] Product4_out1;  // sfix32_En16\n  reg signed [31:0] crp_out_delay_reg [0:1];  // sfix32 [2]\n  wire signed [31:0] crp_out_delay_reg_next [0:1];  // sfix32_En16 [2]\n  wire signed [31:0] Product4_out1_1;  // sfix32_En16\n  reg signed [31:0] Delay4_bypass_reg;  // sfix32\n  wire signed [31:0] Delay4_out1;  // sfix32_En16\n  wire signed [31:0] Delay4_out1_1;  // sfix32_En16\n  reg signed [31:0] Delay4_out1_2;  // sfix32_En16\n  reg signed [15:0] Delay3_reg [0:1];  // sfix16 [2]\n  wire signed [15:0] Delay3_reg_next [0:1];  // sfix16_En8 [2]\n  wire signed [15:0] Complex_to_Real_Imag_out2;  // sfix16_En8\n  wire signed [15:0] Delay2_out1;  // sfix16_En8\n  reg signed [15:0] HwModeRegister2_reg [0:1];  // sfix16 [2]\n  wire signed [15:0] HwModeRegister2_reg_next [0:1];  // sfix16_En8 [2]\n  wire signed [15:0] Delay2_out1_1;  // sfix16_En8\n  wire signed [15:0] Delay3_out1;  // sfix16_En8\n  reg signed [15:0] HwModeRegister3_reg [0:1];  // sfix16 [2]\n  wire signed [15:0] HwModeRegister3_reg_next [0:1];  // sfix16_En8 [2]\n  wire signed [15:0] Delay3_out1_1;  // sfix16_En8\n  wire signed [31:0] Product1_out1;  // sfix32_En16\n  reg signed [31:0] crp_out_delay1_reg [0:1];  // sfix32 [2]\n  wire signed [31:0] crp_out_delay1_reg_next [0:1];  // sfix32_En16 [2]\n  wire signed [31:0] Product1_out1_1;  // sfix32_En16\n  reg signed [31:0] Delay5_bypass_reg;  // sfix32\n  wire signed [31:0] Delay5_out1;  // sfix32_En16\n  wire signed [31:0] Delay5_out1_1;  // sfix32_En16\n  reg signed [31:0] Delay5_out1_2;  // sfix32_En16\n  wire signed [32:0] Add_add_cast;  // sfix33_En16\n  wire signed [32:0] Add_add_cast_1;  // sfix33_En16\n  wire signed [32:0] Add_out1;  // sfix33_En16\n  wire signed [31:0] Data_Type_Conversion1_out1;  // sfix32_En15\n  wire validIn_1;\n  reg  validIn_2;\n  reg  [2:0] Delay6_reg;  // ufix1 [3]\n  wire Delay6_out1;\n  reg signed [31:0] Delay1_t_0_0;  // int32\n  reg signed [31:0] Delay1_t_1;  // int32\n  reg signed [31:0] HwModeRegister_t_0_0;  // int32\n  reg signed [31:0] HwModeRegister_t_1;  // int32\n  reg signed [31:0] HwModeRegister1_t_0_0;  // int32\n  reg signed [31:0] HwModeRegister1_t_1;  // int32\n  reg signed [31:0] crp_out_delay_t_0_0;  // int32\n  reg signed [31:0] crp_out_delay_t_1;  // int32\n  reg signed [31:0] Delay3_t_0_0;  // int32\n  reg signed [31:0] Delay3_t_1;  // int32\n  reg signed [31:0] HwModeRegister2_t_0_0;  // int32\n  reg signed [31:0] HwModeRegister2_t_1;  // int32\n  reg signed [31:0] HwModeRegister3_t_0_0;  // int32\n  reg signed [31:0] HwModeRegister3_t_1;  // int32\n  reg signed [31:0] crp_out_delay1_t_0_0;  // int32\n  reg signed [31:0] crp_out_delay1_t_1;  // int32\n\n\n  assign Data_Type_Conversion_out1_re = dataIn_re[33:18];\n  assign Data_Type_Conversion_out1_im = dataIn_im[33:18];\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_process\n      if (reset == 1'b1) begin\n        for(Delay1_t_1 = 32'sd0; Delay1_t_1 <= 32'sd1; Delay1_t_1 = Delay1_t_1 + 32'sd1) begin\n          Delay1_reg[Delay1_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay1_t_0_0 = 32'sd0; Delay1_t_0_0 <= 32'sd1; Delay1_t_0_0 = Delay1_t_0_0 + 32'sd1) begin\n            Delay1_reg[Delay1_t_0_0] <= Delay1_reg_next[Delay1_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Complex_to_Real_Imag_out1 = Delay1_reg[1];\n  assign Delay1_reg_next[0] = Data_Type_Conversion_out1_re;\n  assign Delay1_reg_next[1] = Delay1_reg[0];\n\n  assign Delay_out1 = Complex_to_Real_Imag_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister_process\n      if (reset == 1'b1) begin\n        for(HwModeRegister_t_1 = 32'sd0; HwModeRegister_t_1 <= 32'sd1; HwModeRegister_t_1 = HwModeRegister_t_1 + 32'sd1) begin\n          HwModeRegister_reg[HwModeRegister_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(HwModeRegister_t_0_0 = 32'sd0; HwModeRegister_t_0_0 <= 32'sd1; HwModeRegister_t_0_0 = HwModeRegister_t_0_0 + 32'sd1) begin\n            HwModeRegister_reg[HwModeRegister_t_0_0] <= HwModeRegister_reg_next[HwModeRegister_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay_out1_1 = HwModeRegister_reg[1];\n  assign HwModeRegister_reg_next[0] = Delay_out1;\n  assign HwModeRegister_reg_next[1] = HwModeRegister_reg[0];\n\n  assign Delay1_out1 = Complex_to_Real_Imag_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister1_process\n      if (reset == 1'b1) begin\n        for(HwModeRegister1_t_1 = 32'sd0; HwModeRegister1_t_1 <= 32'sd1; HwModeRegister1_t_1 = HwModeRegister1_t_1 + 32'sd1) begin\n          HwModeRegister1_reg[HwModeRegister1_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(HwModeRegister1_t_0_0 = 32'sd0; HwModeRegister1_t_0_0 <= 32'sd1; HwModeRegister1_t_0_0 = HwModeRegister1_t_0_0 + 32'sd1) begin\n            HwModeRegister1_reg[HwModeRegister1_t_0_0] <= HwModeRegister1_reg_next[HwModeRegister1_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay1_out1_1 = HwModeRegister1_reg[1];\n  assign HwModeRegister1_reg_next[0] = Delay1_out1;\n  assign HwModeRegister1_reg_next[1] = HwModeRegister1_reg[0];\n\n  assign Product4_out1 = Delay_out1_1 * Delay1_out1_1;\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay_process\n      if (reset == 1'b1) begin\n        for(crp_out_delay_t_1 = 32'sd0; crp_out_delay_t_1 <= 32'sd1; crp_out_delay_t_1 = crp_out_delay_t_1 + 32'sd1) begin\n          crp_out_delay_reg[crp_out_delay_t_1] <= 32'sb00000000000000000000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(crp_out_delay_t_0_0 = 32'sd0; crp_out_delay_t_0_0 <= 32'sd1; crp_out_delay_t_0_0 = crp_out_delay_t_0_0 + 32'sd1) begin\n            crp_out_delay_reg[crp_out_delay_t_0_0] <= crp_out_delay_reg_next[crp_out_delay_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Product4_out1_1 = crp_out_delay_reg[1];\n  assign crp_out_delay_reg_next[0] = Product4_out1;\n  assign crp_out_delay_reg_next[1] = crp_out_delay_reg[0];\n\n  always @(posedge clk or posedge reset)\n    begin : Delay4_bypass_process\n      if (reset == 1'b1) begin\n        Delay4_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay4_bypass_reg <= Product4_out1_1;\n        end\n      end\n    end\n\n  assign Delay4_out1 = (enb_1_8_1 == 1'b1 ? Product4_out1_1 :\n              Delay4_bypass_reg);\n\n  assign Delay4_out1_1 = Delay4_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        Delay4_out1_2 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay4_out1_2 <= Delay4_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay3_process\n      if (reset == 1'b1) begin\n        for(Delay3_t_1 = 32'sd0; Delay3_t_1 <= 32'sd1; Delay3_t_1 = Delay3_t_1 + 32'sd1) begin\n          Delay3_reg[Delay3_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay3_t_0_0 = 32'sd0; Delay3_t_0_0 <= 32'sd1; Delay3_t_0_0 = Delay3_t_0_0 + 32'sd1) begin\n            Delay3_reg[Delay3_t_0_0] <= Delay3_reg_next[Delay3_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Complex_to_Real_Imag_out2 = Delay3_reg[1];\n  assign Delay3_reg_next[0] = Data_Type_Conversion_out1_im;\n  assign Delay3_reg_next[1] = Delay3_reg[0];\n\n  assign Delay2_out1 = Complex_to_Real_Imag_out2;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister2_process\n      if (reset == 1'b1) begin\n        for(HwModeRegister2_t_1 = 32'sd0; HwModeRegister2_t_1 <= 32'sd1; HwModeRegister2_t_1 = HwModeRegister2_t_1 + 32'sd1) begin\n          HwModeRegister2_reg[HwModeRegister2_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(HwModeRegister2_t_0_0 = 32'sd0; HwModeRegister2_t_0_0 <= 32'sd1; HwModeRegister2_t_0_0 = HwModeRegister2_t_0_0 + 32'sd1) begin\n            HwModeRegister2_reg[HwModeRegister2_t_0_0] <= HwModeRegister2_reg_next[HwModeRegister2_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay2_out1_1 = HwModeRegister2_reg[1];\n  assign HwModeRegister2_reg_next[0] = Delay2_out1;\n  assign HwModeRegister2_reg_next[1] = HwModeRegister2_reg[0];\n\n  assign Delay3_out1 = Complex_to_Real_Imag_out2;\n\n  always @(posedge clk or posedge reset)\n    begin : HwModeRegister3_process\n      if (reset == 1'b1) begin\n        for(HwModeRegister3_t_1 = 32'sd0; HwModeRegister3_t_1 <= 32'sd1; HwModeRegister3_t_1 = HwModeRegister3_t_1 + 32'sd1) begin\n          HwModeRegister3_reg[HwModeRegister3_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(HwModeRegister3_t_0_0 = 32'sd0; HwModeRegister3_t_0_0 <= 32'sd1; HwModeRegister3_t_0_0 = HwModeRegister3_t_0_0 + 32'sd1) begin\n            HwModeRegister3_reg[HwModeRegister3_t_0_0] <= HwModeRegister3_reg_next[HwModeRegister3_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Delay3_out1_1 = HwModeRegister3_reg[1];\n  assign HwModeRegister3_reg_next[0] = Delay3_out1;\n  assign HwModeRegister3_reg_next[1] = HwModeRegister3_reg[0];\n\n  assign Product1_out1 = Delay2_out1_1 * Delay3_out1_1;\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay1_process\n      if (reset == 1'b1) begin\n        for(crp_out_delay1_t_1 = 32'sd0; crp_out_delay1_t_1 <= 32'sd1; crp_out_delay1_t_1 = crp_out_delay1_t_1 + 32'sd1) begin\n          crp_out_delay1_reg[crp_out_delay1_t_1] <= 32'sb00000000000000000000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(crp_out_delay1_t_0_0 = 32'sd0; crp_out_delay1_t_0_0 <= 32'sd1; crp_out_delay1_t_0_0 = crp_out_delay1_t_0_0 + 32'sd1) begin\n            crp_out_delay1_reg[crp_out_delay1_t_0_0] <= crp_out_delay1_reg_next[crp_out_delay1_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign Product1_out1_1 = crp_out_delay1_reg[1];\n  assign crp_out_delay1_reg_next[0] = Product1_out1;\n  assign crp_out_delay1_reg_next[1] = crp_out_delay1_reg[0];\n\n  always @(posedge clk or posedge reset)\n    begin : Delay5_bypass_process\n      if (reset == 1'b1) begin\n        Delay5_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay5_bypass_reg <= Product1_out1_1;\n        end\n      end\n    end\n\n  assign Delay5_out1 = (enb_1_8_1 == 1'b1 ? Product1_out1_1 :\n              Delay5_bypass_reg);\n\n  assign Delay5_out1_1 = Delay5_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        Delay5_out1_2 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          Delay5_out1_2 <= Delay5_out1_1;\n        end\n      end\n    end\n\n  assign Add_add_cast = {Delay4_out1_2[31], Delay4_out1_2};\n  assign Add_add_cast_1 = {Delay5_out1_2[31], Delay5_out1_2};\n  assign Add_out1 = Add_add_cast + Add_add_cast_1;\n\n  assign Data_Type_Conversion1_out1 = Add_out1[32:1];\n\n  assign dataOut = Data_Type_Conversion1_out1;\n\n  assign validIn_1 = validIn;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay61_output_process\n      if (reset == 1'b1) begin\n        validIn_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          validIn_2 <= validIn_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay6_process\n      if (reset == 1'b1) begin\n        Delay6_reg <= {3{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay6_reg[0] <= validIn_2;\n          Delay6_reg[32'sd2:32'sd1] <= Delay6_reg[32'sd1:32'sd0];\n        end\n      end\n    end\n\n  assign Delay6_out1 = Delay6_reg[2];\n\n  assign validOut = Delay6_out1;\n\nendmodule  // MagnitudeSquared_block2\n\n"},{"name":"FirRdyLogic.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FirRdyLogic.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: FirRdyLogic\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Correlator/corrFilter/C1/FirRdyLogic\n// Hierarchy Level: 5\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule FirRdyLogic\n          (clk,\n           reset,\n           enb,\n           dinSwitch_re,\n           dinSwitch_im,\n           dinVldSwitch,\n           coeff_re,\n           coeff_im,\n           syncReset,\n           haltProcess,\n           dinSM_re,\n           dinSM_im,\n           dinVldSM);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [15:0] dinSwitch_re;  // sfix16_En12\n  input   signed [15:0] dinSwitch_im;  // sfix16_En12\n  input   dinVldSwitch;\n  input   signed [15:0] coeff_re;  // sfix16_En12\n  input   signed [15:0] coeff_im;  // sfix16_En12\n  input   syncReset;\n  input   haltProcess;\n  output  signed [15:0] dinSM_re;  // sfix16_En12\n  output  signed [15:0] dinSM_im;  // sfix16_En12\n  output  dinVldSM;\n\n\n  reg signed [15:0] firRdy_xdin_re;  // sfix16_En12\n  reg signed [15:0] firRdy_xdin_im;  // sfix16_En12\n  reg  firRdy_xdinVld;\n  reg [2:0] firRdy_state;  // ufix3\n  reg  firRdy_readyReg;\n  reg [2:0] firRdy_count;  // ufix3\n  reg signed [15:0] firRdy_xcoeffin_re;  // sfix16_En12\n  reg signed [15:0] firRdy_xcoeffin_im;  // sfix16_En12\n  reg signed [15:0] firRdy_xdin_next_re;  // sfix16_En12\n  reg signed [15:0] firRdy_xdin_next_im;  // sfix16_En12\n  reg  firRdy_xdinVld_next;\n  reg [2:0] firRdy_state_next;  // ufix3\n  reg  firRdy_readyReg_next;\n  reg [2:0] firRdy_count_next;  // ufix3\n  reg signed [15:0] firRdy_xcoeffin_next_re;  // sfix16_En12\n  reg signed [15:0] firRdy_xcoeffin_next_im;  // sfix16_En12\n  reg  readySM;\n  reg signed [15:0] dinSM_re_1;  // sfix16_En12\n  reg signed [15:0] dinSM_im_1;  // sfix16_En12\n  reg  dinVldSM_1;\n  reg signed [15:0] coeffS_re;  // sfix16_En12\n  reg signed [15:0] coeffS_im;  // sfix16_En12\n  reg  firRdy_out2_0;\n\n\n  // rdyLogic\n  always @(posedge clk or posedge reset)\n    begin : firRdy_process\n      if (reset == 1'b1) begin\n        firRdy_state <= 3'b000;\n        firRdy_xdin_re <= 16'sb0000000000000000;\n        firRdy_xdin_im <= 16'sb0000000000000000;\n        firRdy_xdinVld <= 1'b0;\n        firRdy_xcoeffin_re <= 16'sb0000000000000000;\n        firRdy_xcoeffin_im <= 16'sb0000000000000000;\n        firRdy_readyReg <= 1'b1;\n        firRdy_count <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          firRdy_xdin_re <= firRdy_xdin_next_re;\n          firRdy_xdin_im <= firRdy_xdin_next_im;\n          firRdy_xdinVld <= firRdy_xdinVld_next;\n          firRdy_state <= firRdy_state_next;\n          firRdy_readyReg <= firRdy_readyReg_next;\n          firRdy_count <= firRdy_count_next;\n          firRdy_xcoeffin_re <= firRdy_xcoeffin_next_re;\n          firRdy_xcoeffin_im <= firRdy_xcoeffin_next_im;\n        end\n      end\n    end\n\n  always @(coeff_im, coeff_re, dinSwitch_im, dinSwitch_re, dinVldSwitch, firRdy_count,\n       firRdy_readyReg, firRdy_state, firRdy_xcoeffin_im, firRdy_xcoeffin_re,\n       firRdy_xdinVld, firRdy_xdin_im, firRdy_xdin_re, haltProcess, syncReset) begin\n    firRdy_xdin_next_re = firRdy_xdin_re;\n    firRdy_xdin_next_im = firRdy_xdin_im;\n    firRdy_xdinVld_next = firRdy_xdinVld;\n    firRdy_state_next = firRdy_state;\n    firRdy_readyReg_next = firRdy_readyReg;\n    firRdy_count_next = firRdy_count;\n    firRdy_xcoeffin_next_re = firRdy_xcoeffin_re;\n    firRdy_xcoeffin_next_im = firRdy_xcoeffin_im;\n    if (( ! haltProcess) && ( ! syncReset)) begin\n      case ( firRdy_state)\n        3'b000 :\n          begin\n            dinSM_re_1 = dinSwitch_re;\n            dinSM_im_1 = dinSwitch_im;\n            firRdy_out2_0 = dinVldSwitch;\n            coeffS_re = coeff_re;\n            coeffS_im = coeff_im;\n            firRdy_state_next = 3'b000;\n            firRdy_readyReg_next = 1'b1;\n            firRdy_xdin_next_re = 16'sb0000000000000000;\n            firRdy_xdin_next_im = 16'sb0000000000000000;\n            firRdy_xdinVld_next = 1'b0;\n            firRdy_xcoeffin_next_re = 16'sb0000000000000000;\n            firRdy_xcoeffin_next_im = 16'sb0000000000000000;\n            if (dinVldSwitch) begin\n              firRdy_state_next = 3'b001;\n              firRdy_readyReg_next = 1'b0;\n            end\n          end\n        3'b001 :\n          begin\n            dinSM_re_1 = 16'sb0000000000000000;\n            dinSM_im_1 = 16'sb0000000000000000;\n            firRdy_out2_0 = 1'b0;\n            coeffS_re = 16'sb0000000000000000;\n            coeffS_im = 16'sb0000000000000000;\n            firRdy_state_next = 3'b011;\n            if (dinVldSwitch) begin\n              firRdy_state_next = 3'b010;\n              firRdy_xdin_next_re = dinSwitch_re;\n              firRdy_xdin_next_im = dinSwitch_im;\n              firRdy_xdinVld_next = 1'b1;\n              firRdy_xcoeffin_next_re = coeff_re;\n              firRdy_xcoeffin_next_im = coeff_im;\n            end\n          end\n        3'b010 :\n          begin\n            dinSM_re_1 = 16'sb0000000000000000;\n            dinSM_im_1 = 16'sb0000000000000000;\n            firRdy_out2_0 = 1'b0;\n            coeffS_re = 16'sb0000000000000000;\n            coeffS_im = 16'sb0000000000000000;\n            firRdy_state_next = 3'b010;\n            if (firRdy_count == 3'b111) begin\n              firRdy_state_next = 3'b100;\n            end\n            firRdy_readyReg_next = 1'b0;\n          end\n        3'b011 :\n          begin\n            if (firRdy_count == 3'b111) begin\n              firRdy_readyReg_next = 1'b1;\n              firRdy_state_next = 3'b000;\n            end\n            dinSM_re_1 = 16'sb0000000000000000;\n            dinSM_im_1 = 16'sb0000000000000000;\n            coeffS_re = 16'sb0000000000000000;\n            coeffS_im = 16'sb0000000000000000;\n            firRdy_out2_0 = 1'b0;\n          end\n        3'b100 :\n          begin\n            firRdy_state_next = 3'b011;\n            dinSM_re_1 = firRdy_xdin_re;\n            dinSM_im_1 = firRdy_xdin_im;\n            firRdy_out2_0 = firRdy_xdinVld;\n            coeffS_re = firRdy_xcoeffin_re;\n            coeffS_im = firRdy_xcoeffin_im;\n            firRdy_xdin_next_re = dinSwitch_re;\n            firRdy_xdin_next_im = dinSwitch_im;\n            firRdy_xdinVld_next = dinVldSwitch;\n            firRdy_xcoeffin_next_re = coeff_re;\n            firRdy_xcoeffin_next_im = coeff_im;\n          end\n        default :\n          begin\n            dinSM_re_1 = 16'sb0000000000000000;\n            dinSM_im_1 = 16'sb0000000000000000;\n            firRdy_out2_0 = 1'b0;\n            coeffS_re = 16'sb0000000000000000;\n            coeffS_im = 16'sb0000000000000000;\n            firRdy_state_next = 3'b000;\n            firRdy_xdin_next_re = 16'sb0000000000000000;\n            firRdy_xdin_next_im = 16'sb0000000000000000;\n            firRdy_xdinVld_next = 1'b0;\n            firRdy_xcoeffin_next_re = 16'sb0000000000000000;\n            firRdy_xcoeffin_next_im = 16'sb0000000000000000;\n            firRdy_readyReg_next = 1'b1;\n          end\n      endcase\n    end\n    else begin\n      firRdy_state_next = 3'b000;\n      firRdy_xdin_next_re = 16'sb0000000000000000;\n      firRdy_xdin_next_im = 16'sb0000000000000000;\n      firRdy_xcoeffin_next_re = 16'sb0000000000000000;\n      firRdy_xcoeffin_next_im = 16'sb0000000000000000;\n      firRdy_xdinVld_next = 1'b0;\n      firRdy_readyReg_next = 1'b0;\n      dinSM_re_1 = 16'sb0000000000000000;\n      dinSM_im_1 = 16'sb0000000000000000;\n      firRdy_out2_0 = 1'b0;\n      coeffS_re = 16'sb0000000000000000;\n      coeffS_im = 16'sb0000000000000000;\n    end\n    if ((dinVldSwitch || (firRdy_count > 3'b000)) || firRdy_out2_0) begin\n      if (((firRdy_count == 3'b111) || haltProcess) || syncReset) begin\n        firRdy_count_next = 3'b000;\n      end\n      else begin\n        firRdy_count_next = firRdy_count + 3'b001;\n      end\n    end\n    readySM = firRdy_readyReg;\n    dinVldSM_1 = firRdy_out2_0;\n  end\n\n  assign dinSM_re = dinSM_re_1;\n\n  assign dinSM_im = dinSM_im_1;\n\n  assign dinVldSM = dinVldSM_1;\n\nendmodule  // FirRdyLogic\n\n"},{"name":"SimpleDualPortRAM_generic_block.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/SimpleDualPortRAM_generic_block.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: SimpleDualPortRAM_generic_block\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Correlator/corrFilter/C1/Addressable_Delay_Line/SimpleDualPortRAM_generic\n// Hierarchy Level: 6\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule SimpleDualPortRAM_generic_block\n          (clk,\n           enb,\n           wr_din,\n           wr_addr,\n           wr_en,\n           rd_addr,\n           dout);\n\n  parameter integer AddrWidth = 1;\n  parameter integer DataWidth = 1;\n\n  input   clk;\n  input   enb;\n  input   signed [DataWidth - 1:0] wr_din;  // parameterized width\n  input   [AddrWidth - 1:0] wr_addr;  // parameterized width\n  input   wr_en;  // ufix1\n  input   [AddrWidth - 1:0] rd_addr;  // parameterized width\n  output  signed [DataWidth - 1:0] dout;  // parameterized width\n\n\n  reg  [DataWidth - 1:0] ram [2**AddrWidth - 1:0];\n  reg  [DataWidth - 1:0] data_int;\n  integer i;\n\n  initial begin\n    for (i=0; i<=2**AddrWidth - 1; i=i+1) begin\n      ram[i] = 0;\n    end\n    data_int = 0;\n  end\n\n\n  always @(posedge clk)\n    begin : SimpleDualPortRAM_generic_process\n      if (enb == 1'b1) begin\n        if (wr_en == 1'b1) begin\n          ram[wr_addr] <= wr_din;\n        end\n        data_int <= ram[rd_addr];\n      end\n    end\n\n  assign dout = data_int;\n\nendmodule  // SimpleDualPortRAM_generic_block\n\n"},{"name":"Addressable_Delay_Line.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Addressable_Delay_Line.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Addressable_Delay_Line\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Correlator/corrFilter/C1/Addressable_Delay_Line\n// Hierarchy Level: 5\n// Model version: 9.2\n// \n// Addressable Delay Line\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Addressable_Delay_Line\n          (clk,\n           reset,\n           enb,\n           dataIn,\n           wrEn,\n           wrAddr,\n           rdAddr,\n           syncReset,\n           delayLineEnd,\n           dataOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [16:0] dataIn;  // sfix17_En12\n  input   wrEn;\n  input   [2:0] wrAddr;  // ufix3\n  input   [2:0] rdAddr;  // ufix3\n  input   syncReset;\n  output  signed [16:0] delayLineEnd;  // sfix17_En12\n  output  signed [16:0] dataOut;  // sfix17_En12\n\n\n  wire saveLast;\n  reg  dataEndEn;\n  wire wrEnN;\n  wire dataEndEnS;\n  wire signed [16:0] delayedSignals;  // sfix17_En12\n  reg signed [16:0] delayLineEnd_1;  // sfix17_En12\n\n\n  assign saveLast = wrAddr == rdAddr;\n\n  always @(posedge clk or posedge reset)\n    begin : dataOutReg_process\n      if (reset == 1'b1) begin\n        dataEndEn <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            dataEndEn <= 1'b0;\n          end\n          else begin\n            dataEndEn <= saveLast;\n          end\n        end\n      end\n    end\n\n  assign wrEnN =  ~ dataEndEn;\n\n  assign dataEndEnS = saveLast & wrEnN;\n\n  SimpleDualPortRAM_generic_block #(.AddrWidth(3),\n                                    .DataWidth(17)\n                                    )\n                                  u_simpleDualPortRam_generic (.clk(clk),\n                                                               .enb(enb),\n                                                               .wr_din(dataIn),\n                                                               .wr_addr(wrAddr),\n                                                               .wr_en(wrEn),\n                                                               .rd_addr(rdAddr),\n                                                               .dout(delayedSignals)\n                                                               );\n\n  always @(posedge clk or posedge reset)\n    begin : dataOutReg_1_process\n      if (reset == 1'b1) begin\n        delayLineEnd_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLineEnd_1 <= 17'sb00000000000000000;\n          end\n          else begin\n            if (dataEndEnS) begin\n              delayLineEnd_1 <= delayedSignals;\n            end\n          end\n        end\n      end\n    end\n\n  assign dataOut = delayedSignals;\n\n  assign delayLineEnd = delayLineEnd_1;\n\nendmodule  // Addressable_Delay_Line\n\n"},{"name":"FilterTapSystolic.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolic.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: FilterTapSystolic\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Correlator/corrFilter/C1/FilterTapSystolic\n// Hierarchy Level: 5\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule FilterTapSystolic\n          (clk,\n           enb,\n           dinReg_P,\n           coeff,\n           sumIn,\n           syncReset,\n           sumOut);\n\n\n  input   clk;\n  input   enb;\n  input   signed [16:0] dinReg_P;  // sfix17_En12\n  input   signed [16:0] coeff;  // sfix17_En14\n  input   signed [37:0] sumIn;  // sfix38_En26\n  input   syncReset;\n  output  signed [37:0] sumOut;  // sfix38_En26\n\n\n  reg signed [16:0] fTap_din_reg1;  // sfix17\n  reg signed [16:0] fTap_coef_reg1;  // sfix17\n  reg signed [16:0] fTap_din_reg2;  // sfix17\n  reg signed [16:0] fTap_coef_reg2;  // sfix17\n  reg signed [33:0] fTap_mult_reg;  // sfix34\n  reg signed [37:0] fTap_addout_reg;  // sfix38\n  wire signed [37:0] fTap_addout_reg_next;  // sfix38_En26\n  wire signed [37:0] fTap_add_cast;  // sfix38_En26\n\n  initial begin\n    fTap_din_reg1 = 17'sb00000000000000000;\n    fTap_coef_reg1 = 17'sb00000000000000000;\n    fTap_din_reg2 = 17'sb00000000000000000;\n    fTap_coef_reg2 = 17'sb00000000000000000;\n    fTap_mult_reg = 34'sh000000000;\n    fTap_addout_reg = 38'sh0000000000;\n  end\n\n  // FilterTapSystolicS\n  always @(posedge clk)\n    begin : fTap_process\n      if (enb) begin\n        if (syncReset == 1'b1) begin\n          fTap_din_reg1 <= 17'sb00000000000000000;\n          fTap_coef_reg1 <= 17'sb00000000000000000;\n          fTap_din_reg2 <= 17'sb00000000000000000;\n          fTap_coef_reg2 <= 17'sb00000000000000000;\n          fTap_mult_reg <= 34'sh000000000;\n          fTap_addout_reg <= 38'sh0000000000;\n        end\n        else begin\n          fTap_addout_reg <= fTap_addout_reg_next;\n          fTap_mult_reg <= fTap_din_reg2 * fTap_coef_reg2;\n          fTap_din_reg2 <= fTap_din_reg1;\n          fTap_coef_reg2 <= fTap_coef_reg1;\n          fTap_din_reg1 <= dinReg_P;\n          fTap_coef_reg1 <= coeff;\n        end\n      end\n    end\n\n  assign sumOut = fTap_addout_reg;\n  assign fTap_add_cast = {{4{fTap_mult_reg[33]}}, fTap_mult_reg};\n  assign fTap_addout_reg_next = fTap_add_cast + sumIn;\n\nendmodule  // FilterTapSystolic\n\n"},{"name":"Addressable_Delay_Line_block.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Addressable_Delay_Line_block.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Addressable_Delay_Line_block\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Correlator/corrFilter/C1/Addressable_Delay_Line\n// Hierarchy Level: 5\n// Model version: 9.2\n// \n// Addressable Delay Line\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Addressable_Delay_Line_block\n          (clk,\n           reset,\n           enb,\n           dataIn,\n           wrEn,\n           wrAddr,\n           rdAddr,\n           syncReset,\n           delayLineEnd,\n           dataOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [16:0] dataIn;  // sfix17_En12\n  input   wrEn;\n  input   [2:0] wrAddr;  // ufix3\n  input   [2:0] rdAddr;  // ufix3\n  input   syncReset;\n  output  signed [16:0] delayLineEnd;  // sfix17_En12\n  output  signed [16:0] dataOut;  // sfix17_En12\n\n\n  wire saveLast;\n  reg  dataEndEn;\n  wire wrEnN;\n  wire dataEndEnS;\n  wire signed [16:0] delayedSignals;  // sfix17_En12\n  reg signed [16:0] delayLineEnd_1;  // sfix17_En12\n\n\n  assign saveLast = wrAddr == rdAddr;\n\n  always @(posedge clk or posedge reset)\n    begin : dataOutReg_process\n      if (reset == 1'b1) begin\n        dataEndEn <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            dataEndEn <= 1'b0;\n          end\n          else begin\n            dataEndEn <= saveLast;\n          end\n        end\n      end\n    end\n\n  assign wrEnN =  ~ dataEndEn;\n\n  assign dataEndEnS = saveLast & wrEnN;\n\n  SimpleDualPortRAM_generic_block #(.AddrWidth(3),\n                                    .DataWidth(17)\n                                    )\n                                  u_simpleDualPortRam (.clk(clk),\n                                                       .enb(enb),\n                                                       .wr_din(dataIn),\n                                                       .wr_addr(wrAddr),\n                                                       .wr_en(wrEn),\n                                                       .rd_addr(rdAddr),\n                                                       .dout(delayedSignals)\n                                                       );\n\n  always @(posedge clk or posedge reset)\n    begin : dataOutReg_1_process\n      if (reset == 1'b1) begin\n        delayLineEnd_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLineEnd_1 <= 17'sb00000000000000000;\n          end\n          else begin\n            if (dataEndEnS) begin\n              delayLineEnd_1 <= delayedSignals;\n            end\n          end\n        end\n      end\n    end\n\n  assign dataOut = delayedSignals;\n\n  assign delayLineEnd = delayLineEnd_1;\n\nendmodule  // Addressable_Delay_Line_block\n\n"},{"name":"FilterTapSystolic_block.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolic_block.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: FilterTapSystolic_block\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Correlator/corrFilter/C1/FilterTapSystolic\n// Hierarchy Level: 5\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule FilterTapSystolic_block\n          (clk,\n           enb,\n           dinReg_M,\n           coeff,\n           sumIn,\n           syncReset,\n           sumOut);\n\n\n  input   clk;\n  input   enb;\n  input   signed [16:0] dinReg_M;  // sfix17_En12\n  input   signed [16:0] coeff;  // sfix17_En14\n  input   signed [37:0] sumIn;  // sfix38_En26\n  input   syncReset;\n  output  signed [37:0] sumOut;  // sfix38_En26\n\n\n  reg signed [16:0] fTap_din_reg1;  // sfix17\n  reg signed [16:0] fTap_coef_reg1;  // sfix17\n  reg signed [16:0] fTap_din_reg2;  // sfix17\n  reg signed [16:0] fTap_coef_reg2;  // sfix17\n  reg signed [33:0] fTap_mult_reg;  // sfix34\n  reg signed [37:0] fTap_addout_reg;  // sfix38\n  wire signed [37:0] fTap_addout_reg_next;  // sfix38_En26\n  wire signed [37:0] fTap_add_cast;  // sfix38_En26\n\n  initial begin\n    fTap_din_reg1 = 17'sb00000000000000000;\n    fTap_coef_reg1 = 17'sb00000000000000000;\n    fTap_din_reg2 = 17'sb00000000000000000;\n    fTap_coef_reg2 = 17'sb00000000000000000;\n    fTap_mult_reg = 34'sh000000000;\n    fTap_addout_reg = 38'sh0000000000;\n  end\n\n  // FilterTapSystolicS\n  always @(posedge clk)\n    begin : fTap_process\n      if (enb) begin\n        if (syncReset == 1'b1) begin\n          fTap_din_reg1 <= 17'sb00000000000000000;\n          fTap_coef_reg1 <= 17'sb00000000000000000;\n          fTap_din_reg2 <= 17'sb00000000000000000;\n          fTap_coef_reg2 <= 17'sb00000000000000000;\n          fTap_mult_reg <= 34'sh000000000;\n          fTap_addout_reg <= 38'sh0000000000;\n        end\n        else begin\n          fTap_addout_reg <= fTap_addout_reg_next;\n          fTap_mult_reg <= fTap_din_reg2 * fTap_coef_reg2;\n          fTap_din_reg2 <= fTap_din_reg1;\n          fTap_coef_reg2 <= fTap_coef_reg1;\n          fTap_din_reg1 <= dinReg_M;\n          fTap_coef_reg1 <= coeff;\n        end\n      end\n    end\n\n  assign sumOut = fTap_addout_reg;\n  assign fTap_add_cast = {{4{fTap_mult_reg[33]}}, fTap_mult_reg};\n  assign fTap_addout_reg_next = fTap_add_cast + sumIn;\n\nendmodule  // FilterTapSystolic_block\n\n"},{"name":"Addressable_Delay_Line_block1.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Addressable_Delay_Line_block1.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Addressable_Delay_Line_block1\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Correlator/corrFilter/C1/Addressable_Delay_Line\n// Hierarchy Level: 5\n// Model version: 9.2\n// \n// Addressable Delay Line\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Addressable_Delay_Line_block1\n          (clk,\n           reset,\n           enb,\n           dataIn,\n           wrEn,\n           wrAddr,\n           rdAddr,\n           syncReset,\n           delayLineEnd,\n           dataOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [16:0] dataIn;  // sfix17_En12\n  input   wrEn;\n  input   [2:0] wrAddr;  // ufix3\n  input   [2:0] rdAddr;  // ufix3\n  input   syncReset;\n  output  signed [16:0] delayLineEnd;  // sfix17_En12\n  output  signed [16:0] dataOut;  // sfix17_En12\n\n\n  wire saveLast;\n  reg  dataEndEn;\n  wire wrEnN;\n  wire dataEndEnS;\n  wire signed [16:0] delayedSignals;  // sfix17_En12\n  reg signed [16:0] delayLineEnd_1;  // sfix17_En12\n\n\n  assign saveLast = wrAddr == rdAddr;\n\n  always @(posedge clk or posedge reset)\n    begin : dataOutReg_process\n      if (reset == 1'b1) begin\n        dataEndEn <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            dataEndEn <= 1'b0;\n          end\n          else begin\n            dataEndEn <= saveLast;\n          end\n        end\n      end\n    end\n\n  assign wrEnN =  ~ dataEndEn;\n\n  assign dataEndEnS = saveLast & wrEnN;\n\n  SimpleDualPortRAM_generic_block #(.AddrWidth(3),\n                                    .DataWidth(17)\n                                    )\n                                  u_simpleDualPortRam (.clk(clk),\n                                                       .enb(enb),\n                                                       .wr_din(dataIn),\n                                                       .wr_addr(wrAddr),\n                                                       .wr_en(wrEn),\n                                                       .rd_addr(rdAddr),\n                                                       .dout(delayedSignals)\n                                                       );\n\n  always @(posedge clk or posedge reset)\n    begin : dataOutReg_1_process\n      if (reset == 1'b1) begin\n        delayLineEnd_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLineEnd_1 <= 17'sb00000000000000000;\n          end\n          else begin\n            if (dataEndEnS) begin\n              delayLineEnd_1 <= delayedSignals;\n            end\n          end\n        end\n      end\n    end\n\n  assign dataOut = delayedSignals;\n\n  assign delayLineEnd = delayLineEnd_1;\n\nendmodule  // Addressable_Delay_Line_block1\n\n"},{"name":"FilterTapSystolic_block1.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolic_block1.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: FilterTapSystolic_block1\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Correlator/corrFilter/C1/FilterTapSystolic\n// Hierarchy Level: 5\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule FilterTapSystolic_block1\n          (clk,\n           enb,\n           dinReg_I,\n           coeff,\n           sumIn,\n           syncReset,\n           sumOut);\n\n\n  input   clk;\n  input   enb;\n  input   signed [16:0] dinReg_I;  // sfix17_En12\n  input   signed [16:0] coeff;  // sfix17_En14\n  input   signed [37:0] sumIn;  // sfix38_En26\n  input   syncReset;\n  output  signed [37:0] sumOut;  // sfix38_En26\n\n\n  reg signed [16:0] fTap_din_reg1;  // sfix17\n  reg signed [16:0] fTap_coef_reg1;  // sfix17\n  reg signed [16:0] fTap_din_reg2;  // sfix17\n  reg signed [16:0] fTap_coef_reg2;  // sfix17\n  reg signed [33:0] fTap_mult_reg;  // sfix34\n  reg signed [37:0] fTap_addout_reg;  // sfix38\n  wire signed [37:0] fTap_addout_reg_next;  // sfix38_En26\n  wire signed [37:0] fTap_add_cast;  // sfix38_En26\n\n  initial begin\n    fTap_din_reg1 = 17'sb00000000000000000;\n    fTap_coef_reg1 = 17'sb00000000000000000;\n    fTap_din_reg2 = 17'sb00000000000000000;\n    fTap_coef_reg2 = 17'sb00000000000000000;\n    fTap_mult_reg = 34'sh000000000;\n    fTap_addout_reg = 38'sh0000000000;\n  end\n\n  // FilterTapSystolicS\n  always @(posedge clk)\n    begin : fTap_process\n      if (enb) begin\n        if (syncReset == 1'b1) begin\n          fTap_din_reg1 <= 17'sb00000000000000000;\n          fTap_coef_reg1 <= 17'sb00000000000000000;\n          fTap_din_reg2 <= 17'sb00000000000000000;\n          fTap_coef_reg2 <= 17'sb00000000000000000;\n          fTap_mult_reg <= 34'sh000000000;\n          fTap_addout_reg <= 38'sh0000000000;\n        end\n        else begin\n          fTap_addout_reg <= fTap_addout_reg_next;\n          fTap_mult_reg <= fTap_din_reg2 * fTap_coef_reg2;\n          fTap_din_reg2 <= fTap_din_reg1;\n          fTap_coef_reg2 <= fTap_coef_reg1;\n          fTap_din_reg1 <= dinReg_I;\n          fTap_coef_reg1 <= coeff;\n        end\n      end\n    end\n\n  assign sumOut = fTap_addout_reg;\n  assign fTap_add_cast = {{4{fTap_mult_reg[33]}}, fTap_mult_reg};\n  assign fTap_addout_reg_next = fTap_add_cast + sumIn;\n\nendmodule  // FilterTapSystolic_block1\n\n"},{"name":"C1.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: C1\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Correlator/corrFilter/C1\n// Hierarchy Level: 4\n// Model version: 9.2\n// \n// Discrete FIR Filter\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule C1\n          (clk,\n           reset,\n           enb,\n           dataIn_re,\n           dataIn_im,\n           validIn,\n           syncReset,\n           dataOut_re,\n           dataOut_im,\n           validOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb;\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  input   validIn;\n  input   syncReset;\n  output  signed [36:0] dataOut_re;  // sfix37_En26\n  output  signed [36:0] dataOut_im;  // sfix37_En26\n  output  validOut;\n\n\n  reg  syncResetREG_1;\n  wire validReset;\n  reg  syncResetREG_3;\n  wire syncResetN;\n  wire syncResetRst;\n  wire signed [15:0] dinZero_re;  // sfix16_En12\n  wire signed [15:0] dinZero_im;  // sfix16_En12\n  wire signed [15:0] dinSwitch_re;  // sfix16_En12\n  wire signed [15:0] dinSwitch_im;  // sfix16_En12\n  wire dinVldZero;\n  wire dinVldSwitch;\n  wire signed [15:0] coeff_re;  // sfix16_En12\n  wire signed [15:0] coeff_im;  // sfix16_En12\n  wire haltProcess;\n  wire signed [15:0] dinSM_re;  // sfix16_En12\n  wire signed [15:0] dinSM_im;  // sfix16_En12\n  wire dinVldSM;\n  reg  dinVldReg;\n  reg [2:0] nextDelayLineRdAddrReverse;  // ufix3\n  reg [2:0] rdCountReverse_1;  // ufix3\n  reg [2:0] nextDelayLineWrAddr;  // ufix3\n  reg [2:0] wrCount_1;  // ufix3\n  reg [2:0] nextDelayLineRdAddr;  // ufix3\n  reg [2:0] rdCount_1;  // ufix3\n  reg [2:0] nextSharingCount;  // ufix3\n  reg [2:0] sharingCount_1;  // ufix3\n  reg  delayLineValidInP;\n  reg  lastPhaseStrobe;\n  reg  delayLineShiftEnP;\n  wire delayLineShiftEn0_1;\n  reg  delayLineShiftEn1_1;\n  reg  delayLineShiftEn2_1;\n  reg  delayLineShiftEn3_1;\n  reg  delayLineShiftEn4_1;\n  reg  delayLineShiftEn5_1;\n  reg  delayLineShiftEn6_1;\n  reg  delayLineShiftEn7_1;\n  reg  [6:0] validOutLookahead_reg;  // ufix1 [7]\n  wire validOutLookahead_1;\n  reg  vldOut_1;\n  reg  doutVldReg;\n  wire notValid;\n  wire resetRst;\n  reg  resetRstD;\n  reg [7:0] resetCount;  // ufix8\n  wire RAMNotFull;\n  wire resetEn2;\n  wire transientNotClear;\n  reg  transientPad;\n  wire transientNotClearEn;\n  wire resetEn;\n  wire transientClearPre;\n  wire transientClear;\n  wire resetCountOverOne;\n  wire transientEnTerm;\n  wire transientEn;\n  wire zeroOutput;\n  reg [2:0] rdAddr0_1;  // ufix3\n  reg [2:0] rdAddr1;  // ufix3\n  reg [2:0] rdAddr2;  // ufix3\n  reg [2:0] rdAddr3;  // ufix3\n  reg [2:0] rdAddr4;  // ufix3\n  reg [2:0] rdAddr5;  // ufix3\n  reg [2:0] rdAddr6;  // ufix3\n  reg [2:0] rdAddr7;  // ufix3\n  wire rdAddrEndNonZero;\n  wire rdAddrEndZero;\n  reg  [5:0] finalSumValidPipe_reg;  // ufix1 [6]\n  wire accumulate;\n  wire signed [37:0] accDataOut;  // sfix38_En26\n  wire signed [16:0] din_P;  // sfix17_En12\n  reg signed [16:0] dinReg_P;  // sfix17_En12\n  wire delayLineValidIn0;\n  reg [2:0] wrAddrP;  // ufix3\n  wire [2:0] resetCount_dtc;  // ufix3\n  wire [2:0] wrAddr0;  // ufix3\n  reg [2:0] rdAddrDelayLine0;  // ufix3\n  wire signed [16:0] delayLineEnd0;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut0;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn1_1;  // sfix17_En12\n  reg [2:0] wrAddr1;  // ufix3\n  reg [2:0] rdAddrDelayLine1;  // ufix3\n  wire signed [16:0] delayLineEnd1;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut1;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn2_1;  // sfix17_En12\n  reg [2:0] wrAddr2;  // ufix3\n  reg [2:0] rdAddrDelayLine2;  // ufix3\n  wire signed [16:0] delayLineEnd2;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut2;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn3_1;  // sfix17_En12\n  reg [2:0] wrAddr3;  // ufix3\n  reg [2:0] rdAddrDelayLine3;  // ufix3\n  wire signed [16:0] delayLineEnd3;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut3;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn4_1;  // sfix17_En12\n  reg [2:0] wrAddr4;  // ufix3\n  reg [2:0] rdAddrDelayLine4;  // ufix3\n  wire signed [16:0] delayLineEnd4;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut4;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn5_1;  // sfix17_En12\n  reg [2:0] wrAddr5;  // ufix3\n  reg [2:0] rdAddrDelayLine5;  // ufix3\n  wire signed [16:0] delayLineEnd5;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut5;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn6_1;  // sfix17_En12\n  reg [2:0] wrAddr6;  // ufix3\n  reg [2:0] rdAddrDelayLine6;  // ufix3\n  wire signed [16:0] delayLineEnd6;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut6;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn7_1;  // sfix17_En12\n  reg [2:0] wrAddr7;  // ufix3\n  reg [2:0] rdAddrDelayLine7;  // ufix3\n  wire signed [16:0] delayLineEnd7deadOut;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut7;  // sfix17_En12\n  reg signed [16:0] coeffTableOut7;  // sfix17_En14\n  reg signed [16:0] coeffTableRegP7_1;  // sfix17_En14\n  reg signed [16:0] coeffTableOut6;  // sfix17_En14\n  reg signed [16:0] coeffTableRegP6_1;  // sfix17_En14\n  reg signed [16:0] coeffTableOut5;  // sfix17_En14\n  reg signed [16:0] coeffTableRegP5_1;  // sfix17_En14\n  reg signed [16:0] coeffTableOut4;  // sfix17_En14\n  reg signed [16:0] coeffTableRegP4_1;  // sfix17_En14\n  reg signed [16:0] coeffTableOut3;  // sfix17_En14\n  reg signed [16:0] coeffTableRegP3_1;  // sfix17_En14\n  reg signed [16:0] coeffTableOut2;  // sfix17_En14\n  reg signed [16:0] coeffTableRegP2_1;  // sfix17_En14\n  reg signed [16:0] coeffTableOut1;  // sfix17_En14\n  reg signed [16:0] coeffTableRegP1_1;  // sfix17_En14\n  reg signed [16:0] coeffTableOut0;  // sfix17_En14\n  reg signed [16:0] coeffTableRegP0_1;  // sfix17_En14\n  wire signed [37:0] sumIn;  // sfix38_En26\n  wire signed [37:0] sumOut;  // sfix38_En26\n  wire signed [37:0] sumOut_0;  // sfix38_En26\n  wire signed [37:0] sumOut_1;  // sfix38_En26\n  wire signed [37:0] sumOut_2;  // sfix38_En26\n  wire signed [37:0] sumOut_3;  // sfix38_En26\n  wire signed [37:0] sumOut_4;  // sfix38_En26\n  wire signed [37:0] sumOut_5;  // sfix38_En26\n  wire signed [37:0] sumOut_6;  // sfix38_En26\n  reg signed [37:0] sumOutReg_1;  // sfix38_En26\n  reg signed [37:0] accDataOut_1;  // sfix38_En26\n  wire signed [37:0] accSwitchOut;  // sfix38_En26\n  wire signed [37:0] accAdderOut;  // sfix38_En26\n  reg signed [37:0] dout_P_1;  // sfix38_En26\n  reg  syncResetREG_5;\n  wire validReset_3;\n  reg  [6:0] validOutLookahead_reg_1;  // ufix1 [7]\n  wire validOutLookahead_3;\n  wire rdAddrEndNonZero_1;\n  wire rdAddrEndZero_1;\n  reg  [5:0] finalSumValidPipe_reg_1;  // ufix1 [6]\n  wire accumulate_1;\n  wire signed [37:0] accDataOut_3;  // sfix38_En26\n  wire signed [16:0] adder_add_cast;  // sfix17_En12\n  wire signed [16:0] adder_add_cast_1;  // sfix17_En12\n  wire signed [16:0] din_I;  // sfix17_En12\n  reg signed [16:0] dinReg_I;  // sfix17_En12\n  wire signed [16:0] delayLineEnd0_1;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut0_1;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn1_3;  // sfix17_En12\n  wire signed [16:0] delayLineEnd1_1;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut1_1;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn2_3;  // sfix17_En12\n  wire signed [16:0] delayLineEnd2_1;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut2_1;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn3_3;  // sfix17_En12\n  wire signed [16:0] delayLineEnd3_1;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut3_1;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn4_3;  // sfix17_En12\n  wire signed [16:0] delayLineEnd4_1;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut4_1;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn5_3;  // sfix17_En12\n  wire signed [16:0] delayLineEnd5_1;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut5_1;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn6_3;  // sfix17_En12\n  wire signed [16:0] delayLineEnd6_1;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut6_1;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn7_3;  // sfix17_En12\n  wire signed [16:0] delayLineEnd7deadOut_1;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut7_1;  // sfix17_En12\n  reg signed [16:0] coeffTableOut7_1;  // sfix17_En14\n  reg signed [16:0] coeffTableRegP7_3;  // sfix17_En14\n  reg signed [16:0] coeffTableOut6_1;  // sfix17_En14\n  reg signed [16:0] coeffTableRegP6_3;  // sfix17_En14\n  reg signed [16:0] coeffTableOut5_1;  // sfix17_En14\n  reg signed [16:0] coeffTableRegP5_3;  // sfix17_En14\n  reg signed [16:0] coeffTableOut4_1;  // sfix17_En14\n  reg signed [16:0] coeffTableRegP4_3;  // sfix17_En14\n  reg signed [16:0] coeffTableOut3_1;  // sfix17_En14\n  reg signed [16:0] coeffTableRegP3_3;  // sfix17_En14\n  reg signed [16:0] coeffTableOut2_1;  // sfix17_En14\n  reg signed [16:0] coeffTableRegP2_3;  // sfix17_En14\n  reg signed [16:0] coeffTableOut1_1;  // sfix17_En14\n  reg signed [16:0] coeffTableRegP1_3;  // sfix17_En14\n  reg signed [16:0] coeffTableOut0_1;  // sfix17_En14\n  reg signed [16:0] coeffTableRegP0_3;  // sfix17_En14\n  wire signed [37:0] sumIn_1;  // sfix38_En26\n  wire signed [37:0] sumOut_7;  // sfix38_En26\n  wire signed [37:0] sumOut_0_1;  // sfix38_En26\n  wire signed [37:0] sumOut_1_1;  // sfix38_En26\n  wire signed [37:0] sumOut_2_1;  // sfix38_En26\n  wire signed [37:0] sumOut_3_1;  // sfix38_En26\n  wire signed [37:0] sumOut_4_1;  // sfix38_En26\n  wire signed [37:0] sumOut_5_1;  // sfix38_En26\n  wire signed [37:0] sumOut_6_1;  // sfix38_En26\n  reg signed [37:0] sumOutReg_3;  // sfix38_En26\n  reg signed [37:0] accDataOut_4;  // sfix38_En26\n  wire signed [37:0] accSwitchOut_1;  // sfix38_En26\n  wire signed [37:0] accAdderOut_1;  // sfix38_En26\n  reg signed [37:0] dout_I_1;  // sfix38_En26\n  wire signed [38:0] subtractor_sub_cast;  // sfix39_En26\n  wire signed [38:0] subtractor_sub_cast_1;  // sfix39_En26\n  wire signed [38:0] dout_r;  // sfix39_En26\n  wire signed [36:0] dout_cast_r;  // sfix37_En26\n  reg signed [36:0] dout_re;  // sfix37_En26\n  reg  syncResetREG_7;\n  wire validReset_4;\n  reg  [6:0] validOutLookahead_reg_2;  // ufix1 [7]\n  wire validOutLookahead_5;\n  wire rdAddrEndNonZero_2;\n  wire rdAddrEndZero_2;\n  reg  [5:0] finalSumValidPipe_reg_2;  // ufix1 [6]\n  wire accumulate_2;\n  wire signed [37:0] accDataOut_6;  // sfix38_En26\n  wire signed [16:0] din_M;  // sfix17_En12\n  reg signed [16:0] dinReg_M;  // sfix17_En12\n  wire signed [16:0] delayLineEnd0_2;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut0_2;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn1_5;  // sfix17_En12\n  wire signed [16:0] delayLineEnd1_2;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut1_2;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn2_5;  // sfix17_En12\n  wire signed [16:0] delayLineEnd2_2;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut2_2;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn3_5;  // sfix17_En12\n  wire signed [16:0] delayLineEnd3_2;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut3_2;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn4_5;  // sfix17_En12\n  wire signed [16:0] delayLineEnd4_2;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut4_2;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn5_5;  // sfix17_En12\n  wire signed [16:0] delayLineEnd5_2;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut5_2;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn6_5;  // sfix17_En12\n  wire signed [16:0] delayLineEnd6_2;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut6_2;  // sfix17_En12\n  reg signed [16:0] delayLineDataIn7_5;  // sfix17_En12\n  wire signed [16:0] delayLineEnd7deadOut_2;  // sfix17_En12\n  wire signed [16:0] delayLineDataOut7_2;  // sfix17_En12\n  reg signed [16:0] coeffTableOut7_2;  // sfix17_En14\n  reg signed [16:0] coeffTableRegP7_5;  // sfix17_En14\n  reg signed [16:0] coeffTableOut6_2;  // sfix17_En14\n  reg signed [16:0] coeffTableRegP6_5;  // sfix17_En14\n  reg signed [16:0] coeffTableOut5_2;  // sfix17_En14\n  reg signed [16:0] coeffTableRegP5_5;  // sfix17_En14\n  reg signed [16:0] coeffTableOut4_2;  // sfix17_En14\n  reg signed [16:0] coeffTableRegP4_5;  // sfix17_En14\n  reg signed [16:0] coeffTableOut3_2;  // sfix17_En14\n  reg signed [16:0] coeffTableRegP3_5;  // sfix17_En14\n  reg signed [16:0] coeffTableOut2_2;  // sfix17_En14\n  reg signed [16:0] coeffTableRegP2_5;  // sfix17_En14\n  reg signed [16:0] coeffTableOut1_2;  // sfix17_En14\n  reg signed [16:0] coeffTableRegP1_5;  // sfix17_En14\n  reg signed [16:0] coeffTableOut0_2;  // sfix17_En14\n  reg signed [16:0] coeffTableRegP0_5;  // sfix17_En14\n  wire signed [37:0] sumIn_2;  // sfix38_En26\n  wire signed [37:0] sumOut_8;  // sfix38_En26\n  wire signed [37:0] sumOut_0_2;  // sfix38_En26\n  wire signed [37:0] sumOut_1_2;  // sfix38_En26\n  wire signed [37:0] sumOut_2_2;  // sfix38_En26\n  wire signed [37:0] sumOut_3_2;  // sfix38_En26\n  wire signed [37:0] sumOut_4_2;  // sfix38_En26\n  wire signed [37:0] sumOut_5_2;  // sfix38_En26\n  wire signed [37:0] sumOut_6_2;  // sfix38_En26\n  reg signed [37:0] sumOutReg_5;  // sfix38_En26\n  reg signed [37:0] accDataOut_7;  // sfix38_En26\n  wire signed [37:0] accSwitchOut_2;  // sfix38_En26\n  wire signed [37:0] accAdderOut_2;  // sfix38_En26\n  reg signed [37:0] dout_M_1;  // sfix38_En26\n  wire signed [38:0] adder_add_cast_2;  // sfix39_En26\n  wire signed [38:0] adder_add_cast_3;  // sfix39_En26\n  wire signed [38:0] dout_i_2;  // sfix39_En26\n  wire signed [36:0] dout_cast_i;  // sfix37_En26\n  reg signed [36:0] dout_im;  // sfix37_En26\n  wire signed [36:0] dataZero;  // sfix37_En26\n  wire signed [36:0] dataZero_dtc_re;  // sfix37_En26\n  wire signed [36:0] dataZero_dtc_im;  // sfix37_En26\n  reg [2:0] InputControl_out4_0;  // ufix3\n\n  initial begin\n    coeffTableRegP7_1 = 17'sb00000000000000000;\n    coeffTableRegP6_1 = 17'sb00000000000000000;\n    coeffTableRegP5_1 = 17'sb00000000000000000;\n    coeffTableRegP4_1 = 17'sb00000000000000000;\n    coeffTableRegP3_1 = 17'sb00000000000000000;\n    coeffTableRegP2_1 = 17'sb00000000000000000;\n    coeffTableRegP1_1 = 17'sb00000000000000000;\n    coeffTableRegP0_1 = 17'sb00000000000000000;\n    coeffTableRegP7_3 = 17'sb00000000000000000;\n    coeffTableRegP6_3 = 17'sb00000000000000000;\n    coeffTableRegP5_3 = 17'sb00000000000000000;\n    coeffTableRegP4_3 = 17'sb00000000000000000;\n    coeffTableRegP3_3 = 17'sb00000000000000000;\n    coeffTableRegP2_3 = 17'sb00000000000000000;\n    coeffTableRegP1_3 = 17'sb00000000000000000;\n    coeffTableRegP0_3 = 17'sb00000000000000000;\n    coeffTableRegP7_5 = 17'sb00000000000000000;\n    coeffTableRegP6_5 = 17'sb00000000000000000;\n    coeffTableRegP5_5 = 17'sb00000000000000000;\n    coeffTableRegP4_5 = 17'sb00000000000000000;\n    coeffTableRegP3_5 = 17'sb00000000000000000;\n    coeffTableRegP2_5 = 17'sb00000000000000000;\n    coeffTableRegP1_5 = 17'sb00000000000000000;\n    coeffTableRegP0_5 = 17'sb00000000000000000;\n  end\n\n  always @(posedge clk or posedge reset)\n    begin : syncResetREG_process\n      if (reset == 1'b1) begin\n        syncResetREG_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          syncResetREG_1 <= syncReset;\n        end\n      end\n    end\n\n  assign validReset = syncReset | syncResetREG_1;\n\n  always @(posedge clk or posedge reset)\n    begin : syncResetREG_2_process\n      if (reset == 1'b1) begin\n        syncResetREG_3 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          syncResetREG_3 <= syncReset;\n        end\n      end\n    end\n\n  assign syncResetN =  ~ syncReset;\n\n  assign syncResetRst = syncResetREG_3 & syncResetN;\n\n  assign dinZero_re = 16'sb0000000000000000;\n  assign dinZero_im = 16'sb0000000000000000;\n\n  assign dinSwitch_re = (syncReset == 1'b0 ? dataIn_re :\n              dinZero_re);\n  assign dinSwitch_im = (syncReset == 1'b0 ? dataIn_im :\n              dinZero_im);\n\n  assign dinVldZero = 1'b0;\n\n  assign dinVldSwitch = (syncReset == 1'b0 ? validIn :\n              dinVldZero);\n\n  assign coeff_re = 16'sb0000000000000000;\n  assign coeff_im = 16'sb0000000000000000;\n\n  assign haltProcess = 1'b0;\n\n  FirRdyLogic u_firRdyLogic (.clk(clk),\n                             .reset(reset),\n                             .enb(enb),\n                             .dinSwitch_re(dinSwitch_re),  // sfix16_En12\n                             .dinSwitch_im(dinSwitch_im),  // sfix16_En12\n                             .dinVldSwitch(dinVldSwitch),\n                             .coeff_re(coeff_re),  // sfix16_En12\n                             .coeff_im(coeff_im),  // sfix16_En12\n                             .syncReset(syncReset),\n                             .haltProcess(haltProcess),\n                             .dinSM_re(dinSM_re),  // sfix16_En12\n                             .dinSM_im(dinSM_im),  // sfix16_En12\n                             .dinVldSM(dinVldSM)\n                             );\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_process\n      if (reset == 1'b1) begin\n        dinVldReg <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            dinVldReg <= 1'b0;\n          end\n          else begin\n            dinVldReg <= dinVldSM;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdCountReverse_process\n      if (reset == 1'b1) begin\n        rdCountReverse_1 <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            rdCountReverse_1 <= 3'b000;\n          end\n          else begin\n            rdCountReverse_1 <= nextDelayLineRdAddrReverse;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : wrCount_process\n      if (reset == 1'b1) begin\n        wrCount_1 <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            wrCount_1 <= 3'b000;\n          end\n          else begin\n            wrCount_1 <= nextDelayLineWrAddr;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdCount_process\n      if (reset == 1'b1) begin\n        rdCount_1 <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            rdCount_1 <= 3'b000;\n          end\n          else begin\n            rdCount_1 <= nextDelayLineRdAddr;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : sharingCount_process\n      if (reset == 1'b1) begin\n        sharingCount_1 <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            sharingCount_1 <= 3'b000;\n          end\n          else begin\n            sharingCount_1 <= nextSharingCount;\n          end\n        end\n      end\n    end\n\n  // Input control counter combinatorial logic\n  always @(dinVldReg, rdCountReverse_1, rdCount_1, sharingCount_1, wrCount_1) begin\n    delayLineValidInP = (sharingCount_1 == 3'b000) && (dinVldReg == 1'b1);\n    lastPhaseStrobe = sharingCount_1 == 3'b111;\n    if ((dinVldReg == 1'b1) || (sharingCount_1 > 3'b000)) begin\n      if (sharingCount_1 == 3'b111) begin\n        nextSharingCount = 3'b000;\n      end\n      else begin\n        nextSharingCount = sharingCount_1 + 3'b001;\n      end\n    end\n    else begin\n      nextSharingCount = sharingCount_1;\n    end\n    if (dinVldReg == 1'b1) begin\n      if (wrCount_1 == 3'b111) begin\n        InputControl_out4_0 = 3'b000;\n      end\n      else begin\n        InputControl_out4_0 = wrCount_1 + 3'b001;\n      end\n    end\n    else begin\n      InputControl_out4_0 = wrCount_1;\n    end\n    if ((rdCount_1 != InputControl_out4_0) || (dinVldReg == 1'b1)) begin\n      if (rdCount_1 == 3'b000) begin\n        nextDelayLineRdAddr = 3'b111;\n      end\n      else begin\n        nextDelayLineRdAddr = rdCount_1 - 3'b001;\n      end\n    end\n    else begin\n      nextDelayLineRdAddr = rdCount_1;\n    end\n    if ((sharingCount_1 > 3'b000) || (dinVldReg == 1'b1)) begin\n      if (sharingCount_1 == 3'b111) begin\n        if (wrCount_1 == 3'b111) begin\n          nextDelayLineRdAddrReverse = 3'b000;\n        end\n        else begin\n          nextDelayLineRdAddrReverse = wrCount_1 + 3'b001;\n        end\n      end\n      else if (rdCountReverse_1 == 3'b111) begin\n        nextDelayLineRdAddrReverse = 3'b000;\n      end\n      else begin\n        nextDelayLineRdAddrReverse = rdCountReverse_1 + 3'b001;\n      end\n    end\n    else begin\n      nextDelayLineRdAddrReverse = rdCountReverse_1;\n    end\n    nextDelayLineWrAddr = InputControl_out4_0;\n  end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn0_process\n      if (reset == 1'b1) begin\n        delayLineShiftEnP <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLineShiftEnP <= 1'b0;\n          end\n          else begin\n            delayLineShiftEnP <= lastPhaseStrobe;\n          end\n        end\n      end\n    end\n\n  assign delayLineShiftEn0_1 = delayLineShiftEnP | syncReset;\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn1_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn1_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          delayLineShiftEn1_1 <= delayLineShiftEn0_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn2_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn2_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          if (syncResetRst == 1'b1) begin\n            delayLineShiftEn2_1 <= 1'b0;\n          end\n          else begin\n            delayLineShiftEn2_1 <= delayLineShiftEn1_1;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn3_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn3_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          if (syncResetRst == 1'b1) begin\n            delayLineShiftEn3_1 <= 1'b0;\n          end\n          else begin\n            delayLineShiftEn3_1 <= delayLineShiftEn2_1;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn4_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn4_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          if (syncResetRst == 1'b1) begin\n            delayLineShiftEn4_1 <= 1'b0;\n          end\n          else begin\n            delayLineShiftEn4_1 <= delayLineShiftEn3_1;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn5_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn5_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          if (syncResetRst == 1'b1) begin\n            delayLineShiftEn5_1 <= 1'b0;\n          end\n          else begin\n            delayLineShiftEn5_1 <= delayLineShiftEn4_1;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn6_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn6_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          if (syncResetRst == 1'b1) begin\n            delayLineShiftEn6_1 <= 1'b0;\n          end\n          else begin\n            delayLineShiftEn6_1 <= delayLineShiftEn5_1;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineShiftEn7_process\n      if (reset == 1'b1) begin\n        delayLineShiftEn7_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          if (syncResetRst == 1'b1) begin\n            delayLineShiftEn7_1 <= 1'b0;\n          end\n          else begin\n            delayLineShiftEn7_1 <= delayLineShiftEn6_1;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : validOutLookahead_process\n      if (reset == 1'b1) begin\n        validOutLookahead_reg <= {7{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          if (validReset == 1'b1) begin\n            validOutLookahead_reg <= {7{1'b0}};\n          end\n          else begin\n            validOutLookahead_reg[0] <= delayLineShiftEn7_1;\n            validOutLookahead_reg[32'sd6:32'sd1] <= validOutLookahead_reg[32'sd5:32'sd0];\n          end\n        end\n      end\n    end\n\n  assign validOutLookahead_1 = validOutLookahead_reg[6];\n\n  always @(posedge clk or posedge reset)\n    begin : vldOut_process\n      if (reset == 1'b1) begin\n        vldOut_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            vldOut_1 <= 1'b0;\n          end\n          else begin\n            vldOut_1 <= validOutLookahead_1;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_1_process\n      if (reset == 1'b1) begin\n        doutVldReg <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            doutVldReg <= 1'b0;\n          end\n          else begin\n            doutVldReg <= vldOut_1;\n          end\n        end\n      end\n    end\n\n  assign notValid =  ~ doutVldReg;\n\n  always @(posedge clk or posedge reset)\n    begin : reg_rsvd_process\n      if (reset == 1'b1) begin\n        resetRstD <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          resetRstD <= resetRst;\n        end\n      end\n    end\n\n  assign RAMNotFull = resetCount < 8'b00010000;\n\n  assign resetEn2 = syncReset & RAMNotFull;\n\n  assign transientNotClear = resetCount < 8'b01000000;\n\n  assign transientNotClearEn = transientPad & (transientNotClear & doutVldReg);\n\n  assign resetEn = transientNotClearEn | resetEn2;\n\n  assign transientClearPre = resetCount >= 8'b01000000;\n\n  assign transientClear = transientClearPre & doutVldReg;\n\n  assign resetRst = transientClear | syncResetRst;\n\n  // Free running, Unsigned Counter\n  //  initial value   = 0\n  //  step value      = 1\n  always @(posedge clk or posedge reset)\n    begin : Reset_Count_process\n      if (reset == 1'b1) begin\n        resetCount <= 8'b00000000;\n      end\n      else begin\n        if (enb) begin\n          if (resetRst == 1'b1) begin\n            resetCount <= 8'b00000000;\n          end\n          else if (resetEn == 1'b1) begin\n            resetCount <= resetCount + 8'b00000001;\n          end\n        end\n      end\n    end\n\n  assign resetCountOverOne = resetCount > 8'b00000000;\n\n  assign transientEnTerm = resetCountOverOne | resetRstD;\n\n  assign transientEn = syncResetRst & (transientEnTerm & RAMNotFull);\n\n  always @(posedge clk or posedge reset)\n    begin : transientPad_1_process\n      if (reset == 1'b1) begin\n        transientPad <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          if (transientClear == 1'b1) begin\n            transientPad <= 1'b0;\n          end\n          else begin\n            if (transientEn) begin\n              transientPad <= transientEn;\n            end\n          end\n        end\n      end\n    end\n\n  assign zeroOutput = notValid | transientPad;\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr0_process\n      if (reset == 1'b1) begin\n        rdAddr0_1 <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            rdAddr0_1 <= 3'b000;\n          end\n          else begin\n            rdAddr0_1 <= sharingCount_1;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr0_2_process\n      if (reset == 1'b1) begin\n        rdAddr1 <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            rdAddr1 <= 3'b000;\n          end\n          else begin\n            rdAddr1 <= rdAddr0_1;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr1_1_process\n      if (reset == 1'b1) begin\n        rdAddr2 <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            rdAddr2 <= 3'b000;\n          end\n          else begin\n            rdAddr2 <= rdAddr1;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr2_1_process\n      if (reset == 1'b1) begin\n        rdAddr3 <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            rdAddr3 <= 3'b000;\n          end\n          else begin\n            rdAddr3 <= rdAddr2;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr3_1_process\n      if (reset == 1'b1) begin\n        rdAddr4 <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            rdAddr4 <= 3'b000;\n          end\n          else begin\n            rdAddr4 <= rdAddr3;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr4_1_process\n      if (reset == 1'b1) begin\n        rdAddr5 <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            rdAddr5 <= 3'b000;\n          end\n          else begin\n            rdAddr5 <= rdAddr4;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr5_1_process\n      if (reset == 1'b1) begin\n        rdAddr6 <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            rdAddr6 <= 3'b000;\n          end\n          else begin\n            rdAddr6 <= rdAddr5;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddr6_1_process\n      if (reset == 1'b1) begin\n        rdAddr7 <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            rdAddr7 <= 3'b000;\n          end\n          else begin\n            rdAddr7 <= rdAddr6;\n          end\n        end\n      end\n    end\n\n  assign rdAddrEndNonZero = rdAddr7 != 3'b000;\n\n  assign rdAddrEndZero =  ~ rdAddrEndNonZero;\n\n  always @(posedge clk or posedge reset)\n    begin : finalSumValidPipe_process\n      if (reset == 1'b1) begin\n        finalSumValidPipe_reg <= {6{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            finalSumValidPipe_reg <= {6{1'b0}};\n          end\n          else begin\n            finalSumValidPipe_reg[0] <= rdAddrEndZero;\n            finalSumValidPipe_reg[32'sd5:32'sd1] <= finalSumValidPipe_reg[32'sd4:32'sd0];\n          end\n        end\n      end\n    end\n\n  assign accumulate = finalSumValidPipe_reg[5];\n\n  assign accDataOut = 38'sh0000000000;\n\n  assign din_P = {dinSM_re[15], dinSM_re};\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_2_process\n      if (reset == 1'b1) begin\n        dinReg_P <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            dinReg_P <= 17'sb00000000000000000;\n          end\n          else begin\n            if (dinVldSM) begin\n              dinReg_P <= din_P;\n            end\n          end\n        end\n      end\n    end\n\n  assign delayLineValidIn0 = delayLineValidInP | syncReset;\n\n  always @(posedge clk or posedge reset)\n    begin : wrAddr_process\n      if (reset == 1'b1) begin\n        wrAddrP <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            wrAddrP <= 3'b000;\n          end\n          else begin\n            wrAddrP <= wrCount_1;\n          end\n        end\n      end\n    end\n\n  assign resetCount_dtc = resetCount[2:0];\n\n  assign wrAddr0 = (syncReset == 1'b0 ? wrAddrP :\n              resetCount_dtc);\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddrDelayLine_process\n      if (reset == 1'b1) begin\n        rdAddrDelayLine0 <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            rdAddrDelayLine0 <= 3'b000;\n          end\n          else begin\n            rdAddrDelayLine0 <= rdCount_1;\n          end\n        end\n      end\n    end\n\n  Addressable_Delay_Line u_delayLine0 (.clk(clk),\n                                       .reset(reset),\n                                       .enb(enb),\n                                       .dataIn(dinReg_P),  // sfix17_En12\n                                       .wrEn(delayLineValidIn0),\n                                       .wrAddr(wrAddr0),  // ufix3\n                                       .rdAddr(rdAddrDelayLine0),  // ufix3\n                                       .syncReset(syncReset),\n                                       .delayLineEnd(delayLineEnd0),  // sfix17_En12\n                                       .dataOut(delayLineDataOut0)  // sfix17_En12\n                                       );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn1_process\n      if (reset == 1'b1) begin\n        delayLineDataIn1_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLineDataIn1_1 <= 17'sb00000000000000000;\n          end\n          else begin\n            delayLineDataIn1_1 <= delayLineEnd0;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : wrAddr0_1_process\n      if (reset == 1'b1) begin\n        wrAddr1 <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          wrAddr1 <= wrAddr0;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddrDelayLine0_1_process\n      if (reset == 1'b1) begin\n        rdAddrDelayLine1 <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            rdAddrDelayLine1 <= 3'b000;\n          end\n          else begin\n            rdAddrDelayLine1 <= rdAddrDelayLine0;\n          end\n        end\n      end\n    end\n\n  Addressable_Delay_Line u_delayLine1 (.clk(clk),\n                                       .reset(reset),\n                                       .enb(enb),\n                                       .dataIn(delayLineDataIn1_1),  // sfix17_En12\n                                       .wrEn(delayLineShiftEn1_1),\n                                       .wrAddr(wrAddr1),  // ufix3\n                                       .rdAddr(rdAddrDelayLine1),  // ufix3\n                                       .syncReset(syncReset),\n                                       .delayLineEnd(delayLineEnd1),  // sfix17_En12\n                                       .dataOut(delayLineDataOut1)  // sfix17_En12\n                                       );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn2_process\n      if (reset == 1'b1) begin\n        delayLineDataIn2_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLineDataIn2_1 <= 17'sb00000000000000000;\n          end\n          else begin\n            delayLineDataIn2_1 <= delayLineEnd1;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : wrAddr1_1_process\n      if (reset == 1'b1) begin\n        wrAddr2 <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          wrAddr2 <= wrAddr1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddrDelayLine1_1_process\n      if (reset == 1'b1) begin\n        rdAddrDelayLine2 <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            rdAddrDelayLine2 <= 3'b000;\n          end\n          else begin\n            rdAddrDelayLine2 <= rdAddrDelayLine1;\n          end\n        end\n      end\n    end\n\n  Addressable_Delay_Line u_delayLine2 (.clk(clk),\n                                       .reset(reset),\n                                       .enb(enb),\n                                       .dataIn(delayLineDataIn2_1),  // sfix17_En12\n                                       .wrEn(delayLineShiftEn2_1),\n                                       .wrAddr(wrAddr2),  // ufix3\n                                       .rdAddr(rdAddrDelayLine2),  // ufix3\n                                       .syncReset(syncReset),\n                                       .delayLineEnd(delayLineEnd2),  // sfix17_En12\n                                       .dataOut(delayLineDataOut2)  // sfix17_En12\n                                       );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn3_process\n      if (reset == 1'b1) begin\n        delayLineDataIn3_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLineDataIn3_1 <= 17'sb00000000000000000;\n          end\n          else begin\n            delayLineDataIn3_1 <= delayLineEnd2;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : wrAddr2_1_process\n      if (reset == 1'b1) begin\n        wrAddr3 <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          wrAddr3 <= wrAddr2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddrDelayLine2_1_process\n      if (reset == 1'b1) begin\n        rdAddrDelayLine3 <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            rdAddrDelayLine3 <= 3'b000;\n          end\n          else begin\n            rdAddrDelayLine3 <= rdAddrDelayLine2;\n          end\n        end\n      end\n    end\n\n  Addressable_Delay_Line u_delayLine3 (.clk(clk),\n                                       .reset(reset),\n                                       .enb(enb),\n                                       .dataIn(delayLineDataIn3_1),  // sfix17_En12\n                                       .wrEn(delayLineShiftEn3_1),\n                                       .wrAddr(wrAddr3),  // ufix3\n                                       .rdAddr(rdAddrDelayLine3),  // ufix3\n                                       .syncReset(syncReset),\n                                       .delayLineEnd(delayLineEnd3),  // sfix17_En12\n                                       .dataOut(delayLineDataOut3)  // sfix17_En12\n                                       );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn4_process\n      if (reset == 1'b1) begin\n        delayLineDataIn4_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLineDataIn4_1 <= 17'sb00000000000000000;\n          end\n          else begin\n            delayLineDataIn4_1 <= delayLineEnd3;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : wrAddr3_1_process\n      if (reset == 1'b1) begin\n        wrAddr4 <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          wrAddr4 <= wrAddr3;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddrDelayLine3_1_process\n      if (reset == 1'b1) begin\n        rdAddrDelayLine4 <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            rdAddrDelayLine4 <= 3'b000;\n          end\n          else begin\n            rdAddrDelayLine4 <= rdAddrDelayLine3;\n          end\n        end\n      end\n    end\n\n  Addressable_Delay_Line u_delayLine4 (.clk(clk),\n                                       .reset(reset),\n                                       .enb(enb),\n                                       .dataIn(delayLineDataIn4_1),  // sfix17_En12\n                                       .wrEn(delayLineShiftEn4_1),\n                                       .wrAddr(wrAddr4),  // ufix3\n                                       .rdAddr(rdAddrDelayLine4),  // ufix3\n                                       .syncReset(syncReset),\n                                       .delayLineEnd(delayLineEnd4),  // sfix17_En12\n                                       .dataOut(delayLineDataOut4)  // sfix17_En12\n                                       );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn5_process\n      if (reset == 1'b1) begin\n        delayLineDataIn5_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLineDataIn5_1 <= 17'sb00000000000000000;\n          end\n          else begin\n            delayLineDataIn5_1 <= delayLineEnd4;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : wrAddr4_1_process\n      if (reset == 1'b1) begin\n        wrAddr5 <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          wrAddr5 <= wrAddr4;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddrDelayLine4_1_process\n      if (reset == 1'b1) begin\n        rdAddrDelayLine5 <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            rdAddrDelayLine5 <= 3'b000;\n          end\n          else begin\n            rdAddrDelayLine5 <= rdAddrDelayLine4;\n          end\n        end\n      end\n    end\n\n  Addressable_Delay_Line u_delayLine5 (.clk(clk),\n                                       .reset(reset),\n                                       .enb(enb),\n                                       .dataIn(delayLineDataIn5_1),  // sfix17_En12\n                                       .wrEn(delayLineShiftEn5_1),\n                                       .wrAddr(wrAddr5),  // ufix3\n                                       .rdAddr(rdAddrDelayLine5),  // ufix3\n                                       .syncReset(syncReset),\n                                       .delayLineEnd(delayLineEnd5),  // sfix17_En12\n                                       .dataOut(delayLineDataOut5)  // sfix17_En12\n                                       );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn6_process\n      if (reset == 1'b1) begin\n        delayLineDataIn6_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLineDataIn6_1 <= 17'sb00000000000000000;\n          end\n          else begin\n            delayLineDataIn6_1 <= delayLineEnd5;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : wrAddr5_1_process\n      if (reset == 1'b1) begin\n        wrAddr6 <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          wrAddr6 <= wrAddr5;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddrDelayLine5_1_process\n      if (reset == 1'b1) begin\n        rdAddrDelayLine6 <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            rdAddrDelayLine6 <= 3'b000;\n          end\n          else begin\n            rdAddrDelayLine6 <= rdAddrDelayLine5;\n          end\n        end\n      end\n    end\n\n  Addressable_Delay_Line u_delayLine6 (.clk(clk),\n                                       .reset(reset),\n                                       .enb(enb),\n                                       .dataIn(delayLineDataIn6_1),  // sfix17_En12\n                                       .wrEn(delayLineShiftEn6_1),\n                                       .wrAddr(wrAddr6),  // ufix3\n                                       .rdAddr(rdAddrDelayLine6),  // ufix3\n                                       .syncReset(syncReset),\n                                       .delayLineEnd(delayLineEnd6),  // sfix17_En12\n                                       .dataOut(delayLineDataOut6)  // sfix17_En12\n                                       );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn7_process\n      if (reset == 1'b1) begin\n        delayLineDataIn7_1 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLineDataIn7_1 <= 17'sb00000000000000000;\n          end\n          else begin\n            delayLineDataIn7_1 <= delayLineEnd6;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : wrAddr6_1_process\n      if (reset == 1'b1) begin\n        wrAddr7 <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          wrAddr7 <= wrAddr6;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rdAddrDelayLine6_1_process\n      if (reset == 1'b1) begin\n        rdAddrDelayLine7 <= 3'b000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            rdAddrDelayLine7 <= 3'b000;\n          end\n          else begin\n            rdAddrDelayLine7 <= rdAddrDelayLine6;\n          end\n        end\n      end\n    end\n\n  Addressable_Delay_Line u_delayLine7 (.clk(clk),\n                                       .reset(reset),\n                                       .enb(enb),\n                                       .dataIn(delayLineDataIn7_1),  // sfix17_En12\n                                       .wrEn(delayLineShiftEn7_1),\n                                       .wrAddr(wrAddr7),  // ufix3\n                                       .rdAddr(rdAddrDelayLine7),  // ufix3\n                                       .syncReset(syncReset),\n                                       .delayLineEnd(delayLineEnd7deadOut),  // sfix17_En12\n                                       .dataOut(delayLineDataOut7)  // sfix17_En12\n                                       );\n\n  // Coefficient table for multiplier7\n  always @(rdAddr7) begin\n    case ( rdAddr7)\n      3'b000 :\n        begin\n          coeffTableOut7 = 17'sb11011000101011011;\n        end\n      3'b001 :\n        begin\n          coeffTableOut7 = 17'sb11010110000001001;\n        end\n      3'b010 :\n        begin\n          coeffTableOut7 = 17'sb00000000010010111;\n        end\n      3'b011 :\n        begin\n          coeffTableOut7 = 17'sb00001110011110011;\n        end\n      3'b100 :\n        begin\n          coeffTableOut7 = 17'sb00000110100110100;\n        end\n      3'b101 :\n        begin\n          coeffTableOut7 = 17'sb00111000000111100;\n        end\n      3'b110 :\n        begin\n          coeffTableOut7 = 17'sb00011111001101010;\n        end\n      3'b111 :\n        begin\n          coeffTableOut7 = 17'sb11010011100111111;\n        end\n      default :\n        begin\n          coeffTableOut7 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP7_process\n      if (enb) begin\n        coeffTableRegP7_1 <= coeffTableOut7;\n      end\n    end\n\n  // Coefficient table for multiplier6\n  always @(rdAddr6) begin\n    case ( rdAddr6)\n      3'b000 :\n        begin\n          coeffTableOut6 = 17'sb00100110011010100;\n        end\n      3'b001 :\n        begin\n          coeffTableOut6 = 17'sb11111010111010100;\n        end\n      3'b010 :\n        begin\n          coeffTableOut6 = 17'sb11101101001111110;\n        end\n      3'b011 :\n        begin\n          coeffTableOut6 = 17'sb00110001100101001;\n        end\n      3'b100 :\n        begin\n          coeffTableOut6 = 17'sb00010111110000111;\n        end\n      3'b101 :\n        begin\n          coeffTableOut6 = 17'sb00000101111101010;\n        end\n      3'b110 :\n        begin\n          coeffTableOut6 = 17'sb11101001110001100;\n        end\n      3'b111 :\n        begin\n          coeffTableOut6 = 17'sb11001011001100100;\n        end\n      default :\n        begin\n          coeffTableOut6 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP6_process\n      if (enb) begin\n        coeffTableRegP6_1 <= coeffTableOut6;\n      end\n    end\n\n  // Coefficient table for multiplier5\n  always @(rdAddr5) begin\n    case ( rdAddr5)\n      3'b000 :\n        begin\n          coeffTableOut5 = 17'sb00010000010011101;\n        end\n      3'b001 :\n        begin\n          coeffTableOut5 = 17'sb11011111100111101;\n        end\n      3'b010 :\n        begin\n          coeffTableOut5 = 17'sb11001011101100001;\n        end\n      3'b011 :\n        begin\n          coeffTableOut5 = 17'sb11110110010101000;\n        end\n      3'b100 :\n        begin\n          coeffTableOut5 = 17'sb00001100011010111;\n        end\n      3'b101 :\n        begin\n          coeffTableOut5 = 17'sb00100111001111100;\n        end\n      3'b110 :\n        begin\n          coeffTableOut5 = 17'sb00100000101100111;\n        end\n      3'b111 :\n        begin\n          coeffTableOut5 = 17'sb00000000000000000;\n        end\n      default :\n        begin\n          coeffTableOut5 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP5_process\n      if (enb) begin\n        coeffTableRegP5_1 <= coeffTableOut5;\n      end\n    end\n\n  // Coefficient table for multiplier4\n  always @(rdAddr4) begin\n    case ( rdAddr4)\n      3'b000 :\n        begin\n          coeffTableOut4 = 17'sb11011100010111110;\n        end\n      3'b001 :\n        begin\n          coeffTableOut4 = 17'sb11101011101110000;\n        end\n      3'b010 :\n        begin\n          coeffTableOut4 = 17'sb00110011000001000;\n        end\n      3'b011 :\n        begin\n          coeffTableOut4 = 17'sb00001101111010101;\n        end\n      3'b100 :\n        begin\n          coeffTableOut4 = 17'sb11111000000101001;\n        end\n      3'b101 :\n        begin\n          coeffTableOut4 = 17'sb11001111101000011;\n        end\n      3'b110 :\n        begin\n          coeffTableOut4 = 17'sb11010110111101110;\n        end\n      3'b111 :\n        begin\n          coeffTableOut4 = 17'sb00010100010110100;\n        end\n      default :\n        begin\n          coeffTableOut4 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP4_process\n      if (enb) begin\n        coeffTableRegP4_1 <= coeffTableOut4;\n      end\n    end\n\n  // Coefficient table for multiplier3\n  always @(rdAddr3) begin\n    case ( rdAddr3)\n      3'b000 :\n        begin\n          coeffTableOut3 = 17'sb00010011010001010;\n        end\n      3'b001 :\n        begin\n          coeffTableOut3 = 17'sb11101110111110011;\n        end\n      3'b010 :\n        begin\n          coeffTableOut3 = 17'sb00101001111001101;\n        end\n      3'b011 :\n        begin\n          coeffTableOut3 = 17'sb11111110000100111;\n        end\n      3'b100 :\n        begin\n          coeffTableOut3 = 17'sb00000011111111000;\n        end\n      3'b101 :\n        begin\n          coeffTableOut3 = 17'sb00101010110111000;\n        end\n      3'b110 :\n        begin\n          coeffTableOut3 = 17'sb00100000101110000;\n        end\n      3'b111 :\n        begin\n          coeffTableOut3 = 17'sb00101100011000001;\n        end\n      default :\n        begin\n          coeffTableOut3 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP3_process\n      if (enb) begin\n        coeffTableRegP3_1 <= coeffTableOut3;\n      end\n    end\n\n  // Coefficient table for multiplier2\n  always @(rdAddr2) begin\n    case ( rdAddr2)\n      3'b000 :\n        begin\n          coeffTableOut2 = 17'sb00100011000001111;\n        end\n      3'b001 :\n        begin\n          coeffTableOut2 = 17'sb11001011111111010;\n        end\n      3'b010 :\n        begin\n          coeffTableOut2 = 17'sb00010100111001111;\n        end\n      3'b011 :\n        begin\n          coeffTableOut2 = 17'sb00010111100100110;\n        end\n      3'b100 :\n        begin\n          coeffTableOut2 = 17'sb11100110100110101;\n        end\n      3'b101 :\n        begin\n          coeffTableOut2 = 17'sb00100000111100011;\n        end\n      3'b110 :\n        begin\n          coeffTableOut2 = 17'sb00001101111111011;\n        end\n      3'b111 :\n        begin\n          coeffTableOut2 = 17'sb00100011000011100;\n        end\n      default :\n        begin\n          coeffTableOut2 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP2_process\n      if (enb) begin\n        coeffTableRegP2_1 <= coeffTableOut2;\n      end\n    end\n\n  // Coefficient table for multiplier1\n  always @(rdAddr1) begin\n    case ( rdAddr1)\n      3'b000 :\n        begin\n          coeffTableOut1 = 17'sb11110110001010010;\n        end\n      3'b001 :\n        begin\n          coeffTableOut1 = 17'sb11010111110010010;\n        end\n      3'b010 :\n        begin\n          coeffTableOut1 = 17'sb00001111101111101;\n        end\n      3'b011 :\n        begin\n          coeffTableOut1 = 17'sb11111101000111101;\n        end\n      3'b100 :\n        begin\n          coeffTableOut1 = 17'sb11001000001100100;\n        end\n      3'b101 :\n        begin\n          coeffTableOut1 = 17'sb11100100100110000;\n        end\n      3'b110 :\n        begin\n          coeffTableOut1 = 17'sb11101110100011100;\n        end\n      3'b111 :\n        begin\n          coeffTableOut1 = 17'sb00100011100000000;\n        end\n      default :\n        begin\n          coeffTableOut1 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP1_process\n      if (enb) begin\n        coeffTableRegP1_1 <= coeffTableOut1;\n      end\n    end\n\n  // Coefficient table for multiplier0\n  always @(rdAddr0_1) begin\n    case ( rdAddr0_1)\n      3'b000 :\n        begin\n          coeffTableOut0 = 17'sb11100111110001010;\n        end\n      3'b001 :\n        begin\n          coeffTableOut0 = 17'sb11111011111110110;\n        end\n      3'b010 :\n        begin\n          coeffTableOut0 = 17'sb11000101001101010;\n        end\n      3'b011 :\n        begin\n          coeffTableOut0 = 17'sb11101111111011101;\n        end\n      3'b100 :\n        begin\n          coeffTableOut0 = 17'sb00101010010110011;\n        end\n      3'b101 :\n        begin\n          coeffTableOut0 = 17'sb11100001101010011;\n        end\n      3'b110 :\n        begin\n          coeffTableOut0 = 17'sb11100010000101101;\n        end\n      3'b111 :\n        begin\n          coeffTableOut0 = 17'sb00100000111001110;\n        end\n      default :\n        begin\n          coeffTableOut0 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP0_process\n      if (enb) begin\n        coeffTableRegP0_1 <= coeffTableOut0;\n      end\n    end\n\n  assign sumIn = 38'sh0000000000;\n\n  FilterTapSystolic u_filterTap0 (.clk(clk),\n                                  .enb(enb),\n                                  .dinReg_P(delayLineDataOut0),  // sfix17_En12\n                                  .coeff(coeffTableRegP0_1),  // sfix17_En14\n                                  .sumIn(sumIn),  // sfix38_En26\n                                  .syncReset(syncReset),\n                                  .sumOut(sumOut)  // sfix38_En26\n                                  );\n\n  FilterTapSystolic u_filterTap1 (.clk(clk),\n                                  .enb(enb),\n                                  .dinReg_P(delayLineDataOut1),  // sfix17_En12\n                                  .coeff(coeffTableRegP1_1),  // sfix17_En14\n                                  .sumIn(sumOut),  // sfix38_En26\n                                  .syncReset(syncReset),\n                                  .sumOut(sumOut_0)  // sfix38_En26\n                                  );\n\n  FilterTapSystolic u_filterTap2 (.clk(clk),\n                                  .enb(enb),\n                                  .dinReg_P(delayLineDataOut2),  // sfix17_En12\n                                  .coeff(coeffTableRegP2_1),  // sfix17_En14\n                                  .sumIn(sumOut_0),  // sfix38_En26\n                                  .syncReset(syncReset),\n                                  .sumOut(sumOut_1)  // sfix38_En26\n                                  );\n\n  FilterTapSystolic u_filterTap3 (.clk(clk),\n                                  .enb(enb),\n                                  .dinReg_P(delayLineDataOut3),  // sfix17_En12\n                                  .coeff(coeffTableRegP3_1),  // sfix17_En14\n                                  .sumIn(sumOut_1),  // sfix38_En26\n                                  .syncReset(syncReset),\n                                  .sumOut(sumOut_2)  // sfix38_En26\n                                  );\n\n  FilterTapSystolic u_filterTap4 (.clk(clk),\n                                  .enb(enb),\n                                  .dinReg_P(delayLineDataOut4),  // sfix17_En12\n                                  .coeff(coeffTableRegP4_1),  // sfix17_En14\n                                  .sumIn(sumOut_2),  // sfix38_En26\n                                  .syncReset(syncReset),\n                                  .sumOut(sumOut_3)  // sfix38_En26\n                                  );\n\n  FilterTapSystolic u_filterTap5 (.clk(clk),\n                                  .enb(enb),\n                                  .dinReg_P(delayLineDataOut5),  // sfix17_En12\n                                  .coeff(coeffTableRegP5_1),  // sfix17_En14\n                                  .sumIn(sumOut_3),  // sfix38_En26\n                                  .syncReset(syncReset),\n                                  .sumOut(sumOut_4)  // sfix38_En26\n                                  );\n\n  FilterTapSystolic u_filterTap6 (.clk(clk),\n                                  .enb(enb),\n                                  .dinReg_P(delayLineDataOut6),  // sfix17_En12\n                                  .coeff(coeffTableRegP6_1),  // sfix17_En14\n                                  .sumIn(sumOut_4),  // sfix38_En26\n                                  .syncReset(syncReset),\n                                  .sumOut(sumOut_5)  // sfix38_En26\n                                  );\n\n  FilterTapSystolic u_filterTap7 (.clk(clk),\n                                  .enb(enb),\n                                  .dinReg_P(delayLineDataOut7),  // sfix17_En12\n                                  .coeff(coeffTableRegP7_1),  // sfix17_En14\n                                  .sumIn(sumOut_5),  // sfix38_En26\n                                  .syncReset(syncReset),\n                                  .sumOut(sumOut_6)  // sfix38_En26\n                                  );\n\n  always @(posedge clk or posedge reset)\n    begin : sumOutReg_process\n      if (reset == 1'b1) begin\n        sumOutReg_1 <= 38'sh0000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            sumOutReg_1 <= 38'sh0000000000;\n          end\n          else begin\n            sumOutReg_1 <= sumOut_6;\n          end\n        end\n      end\n    end\n\n  assign accSwitchOut = (accumulate == 1'b0 ? accDataOut_1 :\n              accDataOut);\n\n  assign accAdderOut = accSwitchOut + sumOutReg_1;\n\n  always @(posedge clk or posedge reset)\n    begin : accDataOut_2_process\n      if (reset == 1'b1) begin\n        accDataOut_1 <= 38'sh0000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            accDataOut_1 <= 38'sh0000000000;\n          end\n          else begin\n            accDataOut_1 <= accAdderOut;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : dout_P_process\n      if (reset == 1'b1) begin\n        dout_P_1 <= 38'sh0000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            dout_P_1 <= 38'sh0000000000;\n          end\n          else begin\n            if (validOutLookahead_1) begin\n              dout_P_1 <= accDataOut_1;\n            end\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : syncResetREG_4_process\n      if (reset == 1'b1) begin\n        syncResetREG_5 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          syncResetREG_5 <= syncReset;\n        end\n      end\n    end\n\n  assign validReset_3 = syncReset | syncResetREG_5;\n\n  always @(posedge clk or posedge reset)\n    begin : validOutLookahead_2_process\n      if (reset == 1'b1) begin\n        validOutLookahead_reg_1 <= {7{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          if (validReset_3 == 1'b1) begin\n            validOutLookahead_reg_1 <= {7{1'b0}};\n          end\n          else begin\n            validOutLookahead_reg_1[0] <= delayLineShiftEn7_1;\n            validOutLookahead_reg_1[32'sd6:32'sd1] <= validOutLookahead_reg_1[32'sd5:32'sd0];\n          end\n        end\n      end\n    end\n\n  assign validOutLookahead_3 = validOutLookahead_reg_1[6];\n\n  assign rdAddrEndNonZero_1 = rdAddr7 != 3'b000;\n\n  assign rdAddrEndZero_1 =  ~ rdAddrEndNonZero_1;\n\n  always @(posedge clk or posedge reset)\n    begin : finalSumValidPipe_1_process\n      if (reset == 1'b1) begin\n        finalSumValidPipe_reg_1 <= {6{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            finalSumValidPipe_reg_1 <= {6{1'b0}};\n          end\n          else begin\n            finalSumValidPipe_reg_1[0] <= rdAddrEndZero_1;\n            finalSumValidPipe_reg_1[32'sd5:32'sd1] <= finalSumValidPipe_reg_1[32'sd4:32'sd0];\n          end\n        end\n      end\n    end\n\n  assign accumulate_1 = finalSumValidPipe_reg_1[5];\n\n  assign accDataOut_3 = 38'sh0000000000;\n\n  assign adder_add_cast = {dinSM_re[15], dinSM_re};\n  assign adder_add_cast_1 = {dinSM_im[15], dinSM_im};\n  assign din_I = adder_add_cast + adder_add_cast_1;\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_3_process\n      if (reset == 1'b1) begin\n        dinReg_I <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            dinReg_I <= 17'sb00000000000000000;\n          end\n          else begin\n            if (dinVldSM) begin\n              dinReg_I <= din_I;\n            end\n          end\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block1 u_delayLine0_1 (.clk(clk),\n                                                .reset(reset),\n                                                .enb(enb),\n                                                .dataIn(dinReg_I),  // sfix17_En12\n                                                .wrEn(delayLineValidIn0),\n                                                .wrAddr(wrAddr0),  // ufix3\n                                                .rdAddr(rdAddrDelayLine0),  // ufix3\n                                                .syncReset(syncReset),\n                                                .delayLineEnd(delayLineEnd0_1),  // sfix17_En12\n                                                .dataOut(delayLineDataOut0_1)  // sfix17_En12\n                                                );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn1_2_process\n      if (reset == 1'b1) begin\n        delayLineDataIn1_3 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLineDataIn1_3 <= 17'sb00000000000000000;\n          end\n          else begin\n            delayLineDataIn1_3 <= delayLineEnd0_1;\n          end\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block1 u_delayLine1_1 (.clk(clk),\n                                                .reset(reset),\n                                                .enb(enb),\n                                                .dataIn(delayLineDataIn1_3),  // sfix17_En12\n                                                .wrEn(delayLineShiftEn1_1),\n                                                .wrAddr(wrAddr1),  // ufix3\n                                                .rdAddr(rdAddrDelayLine1),  // ufix3\n                                                .syncReset(syncReset),\n                                                .delayLineEnd(delayLineEnd1_1),  // sfix17_En12\n                                                .dataOut(delayLineDataOut1_1)  // sfix17_En12\n                                                );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn2_2_process\n      if (reset == 1'b1) begin\n        delayLineDataIn2_3 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLineDataIn2_3 <= 17'sb00000000000000000;\n          end\n          else begin\n            delayLineDataIn2_3 <= delayLineEnd1_1;\n          end\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block1 u_delayLine2_1 (.clk(clk),\n                                                .reset(reset),\n                                                .enb(enb),\n                                                .dataIn(delayLineDataIn2_3),  // sfix17_En12\n                                                .wrEn(delayLineShiftEn2_1),\n                                                .wrAddr(wrAddr2),  // ufix3\n                                                .rdAddr(rdAddrDelayLine2),  // ufix3\n                                                .syncReset(syncReset),\n                                                .delayLineEnd(delayLineEnd2_1),  // sfix17_En12\n                                                .dataOut(delayLineDataOut2_1)  // sfix17_En12\n                                                );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn3_2_process\n      if (reset == 1'b1) begin\n        delayLineDataIn3_3 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLineDataIn3_3 <= 17'sb00000000000000000;\n          end\n          else begin\n            delayLineDataIn3_3 <= delayLineEnd2_1;\n          end\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block1 u_delayLine3_1 (.clk(clk),\n                                                .reset(reset),\n                                                .enb(enb),\n                                                .dataIn(delayLineDataIn3_3),  // sfix17_En12\n                                                .wrEn(delayLineShiftEn3_1),\n                                                .wrAddr(wrAddr3),  // ufix3\n                                                .rdAddr(rdAddrDelayLine3),  // ufix3\n                                                .syncReset(syncReset),\n                                                .delayLineEnd(delayLineEnd3_1),  // sfix17_En12\n                                                .dataOut(delayLineDataOut3_1)  // sfix17_En12\n                                                );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn4_2_process\n      if (reset == 1'b1) begin\n        delayLineDataIn4_3 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLineDataIn4_3 <= 17'sb00000000000000000;\n          end\n          else begin\n            delayLineDataIn4_3 <= delayLineEnd3_1;\n          end\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block1 u_delayLine4_1 (.clk(clk),\n                                                .reset(reset),\n                                                .enb(enb),\n                                                .dataIn(delayLineDataIn4_3),  // sfix17_En12\n                                                .wrEn(delayLineShiftEn4_1),\n                                                .wrAddr(wrAddr4),  // ufix3\n                                                .rdAddr(rdAddrDelayLine4),  // ufix3\n                                                .syncReset(syncReset),\n                                                .delayLineEnd(delayLineEnd4_1),  // sfix17_En12\n                                                .dataOut(delayLineDataOut4_1)  // sfix17_En12\n                                                );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn5_2_process\n      if (reset == 1'b1) begin\n        delayLineDataIn5_3 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLineDataIn5_3 <= 17'sb00000000000000000;\n          end\n          else begin\n            delayLineDataIn5_3 <= delayLineEnd4_1;\n          end\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block1 u_delayLine5_1 (.clk(clk),\n                                                .reset(reset),\n                                                .enb(enb),\n                                                .dataIn(delayLineDataIn5_3),  // sfix17_En12\n                                                .wrEn(delayLineShiftEn5_1),\n                                                .wrAddr(wrAddr5),  // ufix3\n                                                .rdAddr(rdAddrDelayLine5),  // ufix3\n                                                .syncReset(syncReset),\n                                                .delayLineEnd(delayLineEnd5_1),  // sfix17_En12\n                                                .dataOut(delayLineDataOut5_1)  // sfix17_En12\n                                                );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn6_2_process\n      if (reset == 1'b1) begin\n        delayLineDataIn6_3 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLineDataIn6_3 <= 17'sb00000000000000000;\n          end\n          else begin\n            delayLineDataIn6_3 <= delayLineEnd5_1;\n          end\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block1 u_delayLine6_1 (.clk(clk),\n                                                .reset(reset),\n                                                .enb(enb),\n                                                .dataIn(delayLineDataIn6_3),  // sfix17_En12\n                                                .wrEn(delayLineShiftEn6_1),\n                                                .wrAddr(wrAddr6),  // ufix3\n                                                .rdAddr(rdAddrDelayLine6),  // ufix3\n                                                .syncReset(syncReset),\n                                                .delayLineEnd(delayLineEnd6_1),  // sfix17_En12\n                                                .dataOut(delayLineDataOut6_1)  // sfix17_En12\n                                                );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn7_2_process\n      if (reset == 1'b1) begin\n        delayLineDataIn7_3 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLineDataIn7_3 <= 17'sb00000000000000000;\n          end\n          else begin\n            delayLineDataIn7_3 <= delayLineEnd6_1;\n          end\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block1 u_delayLine7_1 (.clk(clk),\n                                                .reset(reset),\n                                                .enb(enb),\n                                                .dataIn(delayLineDataIn7_3),  // sfix17_En12\n                                                .wrEn(delayLineShiftEn7_1),\n                                                .wrAddr(wrAddr7),  // ufix3\n                                                .rdAddr(rdAddrDelayLine7),  // ufix3\n                                                .syncReset(syncReset),\n                                                .delayLineEnd(delayLineEnd7deadOut_1),  // sfix17_En12\n                                                .dataOut(delayLineDataOut7_1)  // sfix17_En12\n                                                );\n\n  // Coefficient table for multiplier7\n  always @(rdAddr7) begin\n    case ( rdAddr7)\n      3'b000 :\n        begin\n          coeffTableOut7_1 = 17'sb11111011010010111;\n        end\n      3'b001 :\n        begin\n          coeffTableOut7_1 = 17'sb11111010001011011;\n        end\n      3'b010 :\n        begin\n          coeffTableOut7_1 = 17'sb11101010111110010;\n        end\n      3'b011 :\n        begin\n          coeffTableOut7_1 = 17'sb00001111010001011;\n        end\n      3'b100 :\n        begin\n          coeffTableOut7_1 = 17'sb00100000101100101;\n        end\n      3'b101 :\n        begin\n          coeffTableOut7_1 = 17'sb00011110000100011;\n        end\n      3'b110 :\n        begin\n          coeffTableOut7_1 = 17'sb00011011101110000;\n        end\n      3'b111 :\n        begin\n          coeffTableOut7_1 = 17'sb00000000000000000;\n        end\n      default :\n        begin\n          coeffTableOut7_1 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP7_2_process\n      if (enb) begin\n        coeffTableRegP7_3 <= coeffTableOut7_1;\n      end\n    end\n\n  // Coefficient table for multiplier6\n  always @(rdAddr6) begin\n    case ( rdAddr6)\n      3'b000 :\n        begin\n          coeffTableOut6_1 = 17'sb00011011111011100;\n        end\n      3'b001 :\n        begin\n          coeffTableOut6_1 = 17'sb00001011001010010;\n        end\n      3'b010 :\n        begin\n          coeffTableOut6_1 = 17'sb00010010100001101;\n        end\n      3'b011 :\n        begin\n          coeffTableOut6_1 = 17'sb00011010001110110;\n        end\n      3'b100 :\n        begin\n          coeffTableOut6_1 = 17'sb00000100000000101;\n        end\n      3'b101 :\n        begin\n          coeffTableOut6_1 = 17'sb00010111000101100;\n        end\n      3'b110 :\n        begin\n          coeffTableOut6_1 = 17'sb11111001110011101;\n        end\n      3'b111 :\n        begin\n          coeffTableOut6_1 = 17'sb11010101001001011;\n        end\n      default :\n        begin\n          coeffTableOut6_1 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP6_2_process\n      if (enb) begin\n        coeffTableRegP6_3 <= coeffTableOut6_1;\n      end\n    end\n\n  // Coefficient table for multiplier5\n  always @(rdAddr5) begin\n    case ( rdAddr5)\n      3'b000 :\n        begin\n          coeffTableOut5_1 = 17'sb00000001001010001;\n        end\n      3'b001 :\n        begin\n          coeffTableOut5_1 = 17'sb11011111010101101;\n        end\n      3'b010 :\n        begin\n          coeffTableOut5_1 = 17'sb11110010100010110;\n        end\n      3'b011 :\n        begin\n          coeffTableOut5_1 = 17'sb11101111011000001;\n        end\n      3'b100 :\n        begin\n          coeffTableOut5_1 = 17'sb11111011110000100;\n        end\n      3'b101 :\n        begin\n          coeffTableOut5_1 = 17'sb00101101101000001;\n        end\n      3'b110 :\n        begin\n          coeffTableOut5_1 = 17'sb11111110110101100;\n        end\n      3'b111 :\n        begin\n          coeffTableOut5_1 = 17'sb11101110010000000;\n        end\n      default :\n        begin\n          coeffTableOut5_1 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP5_2_process\n      if (enb) begin\n        coeffTableRegP5_3 <= coeffTableOut5_1;\n      end\n    end\n\n  // Coefficient table for multiplier4\n  always @(rdAddr4) begin\n    case ( rdAddr4)\n      3'b000 :\n        begin\n          coeffTableOut4_1 = 17'sb11011101110100111;\n        end\n      3'b001 :\n        begin\n          coeffTableOut4_1 = 17'sb11100000011011100;\n        end\n      3'b010 :\n        begin\n          coeffTableOut4_1 = 17'sb00010111100001000;\n        end\n      3'b011 :\n        begin\n          coeffTableOut4_1 = 17'sb00000111111010111;\n        end\n      3'b100 :\n        begin\n          coeffTableOut4_1 = 17'sb11100111000101110;\n        end\n      3'b101 :\n        begin\n          coeffTableOut4_1 = 17'sb11110000010101000;\n        end\n      3'b110 :\n        begin\n          coeffTableOut4_1 = 17'sb11100001110110010;\n        end\n      3'b111 :\n        begin\n          coeffTableOut4_1 = 17'sb11111000101001100;\n        end\n      default :\n        begin\n          coeffTableOut4_1 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP4_2_process\n      if (enb) begin\n        coeffTableRegP4_3 <= coeffTableOut4_1;\n      end\n    end\n\n  // Coefficient table for multiplier3\n  always @(rdAddr3) begin\n    case ( rdAddr3)\n      3'b000 :\n        begin\n          coeffTableOut3_1 = 17'sb00011110001001110;\n        end\n      3'b001 :\n        begin\n          coeffTableOut3_1 = 17'sb00001111101011000;\n        end\n      3'b010 :\n        begin\n          coeffTableOut3_1 = 17'sb00011000111010010;\n        end\n      3'b011 :\n        begin\n          coeffTableOut3_1 = 17'sb11111000000101001;\n        end\n      3'b100 :\n        begin\n          coeffTableOut3_1 = 17'sb11101000011111000;\n        end\n      3'b101 :\n        begin\n          coeffTableOut3_1 = 17'sb00011111100100100;\n        end\n      3'b110 :\n        begin\n          coeffTableOut3_1 = 17'sb00100010001011001;\n        end\n      3'b111 :\n        begin\n          coeffTableOut3_1 = 17'sb00000000000000000;\n        end\n      default :\n        begin\n          coeffTableOut3_1 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP3_2_process\n      if (enb) begin\n        coeffTableRegP3_3 <= coeffTableOut3_1;\n      end\n    end\n\n  // Coefficient table for multiplier2\n  always @(rdAddr2) begin\n    case ( rdAddr2)\n      3'b000 :\n        begin\n          coeffTableOut2_1 = 17'sb00000001001010100;\n        end\n      3'b001 :\n        begin\n          coeffTableOut2_1 = 17'sb11010010010111111;\n        end\n      3'b010 :\n        begin\n          coeffTableOut2_1 = 17'sb00000100001111100;\n        end\n      3'b011 :\n        begin\n          coeffTableOut2_1 = 17'sb00010000100111111;\n        end\n      3'b100 :\n        begin\n          coeffTableOut2_1 = 17'sb00001101011101010;\n        end\n      3'b101 :\n        begin\n          coeffTableOut2_1 = 17'sb00100000101010011;\n        end\n      3'b110 :\n        begin\n          coeffTableOut2_1 = 17'sb11111110110101111;\n        end\n      3'b111 :\n        begin\n          coeffTableOut2_1 = 17'sb00000111010110100;\n        end\n      default :\n        begin\n          coeffTableOut2_1 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP2_2_process\n      if (enb) begin\n        coeffTableRegP2_3 <= coeffTableOut2_1;\n      end\n    end\n\n  // Coefficient table for multiplier1\n  always @(rdAddr1) begin\n    case ( rdAddr1)\n      3'b000 :\n        begin\n          coeffTableOut1_1 = 17'sb00000110001100011;\n        end\n      3'b001 :\n        begin\n          coeffTableOut1_1 = 17'sb11101000111010100;\n        end\n      3'b010 :\n        begin\n          coeffTableOut1_1 = 17'sb11111011111111011;\n        end\n      3'b011 :\n        begin\n          coeffTableOut1_1 = 17'sb11100101110001010;\n        end\n      3'b100 :\n        begin\n          coeffTableOut1_1 = 17'sb11101101011110011;\n        end\n      3'b101 :\n        begin\n          coeffTableOut1_1 = 17'sb11110100110101110;\n        end\n      3'b110 :\n        begin\n          coeffTableOut1_1 = 17'sb11100100000100100;\n        end\n      3'b111 :\n        begin\n          coeffTableOut1_1 = 17'sb00010001110000000;\n        end\n      default :\n        begin\n          coeffTableOut1_1 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP1_2_process\n      if (enb) begin\n        coeffTableRegP1_3 <= coeffTableOut1_1;\n      end\n    end\n\n  // Coefficient table for multiplier0\n  always @(rdAddr0_1) begin\n    case ( rdAddr0_1)\n      3'b000 :\n        begin\n          coeffTableOut0_1 = 17'sb11100100010010000;\n        end\n      3'b001 :\n        begin\n          coeffTableOut0_1 = 17'sb11100001111011101;\n        end\n      3'b010 :\n        begin\n          coeffTableOut0_1 = 17'sb11011111010011011;\n        end\n      3'b011 :\n        begin\n          coeffTableOut0_1 = 17'sb11110000101110101;\n        end\n      3'b100 :\n        begin\n          coeffTableOut0_1 = 17'sb00010101000001110;\n        end\n      3'b101 :\n        begin\n          coeffTableOut0_1 = 17'sb00000101110100101;\n        end\n      3'b110 :\n        begin\n          coeffTableOut0_1 = 17'sb00000100101101001;\n        end\n      3'b111 :\n        begin\n          coeffTableOut0_1 = 17'sb00101010110110101;\n        end\n      default :\n        begin\n          coeffTableOut0_1 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP0_2_process\n      if (enb) begin\n        coeffTableRegP0_3 <= coeffTableOut0_1;\n      end\n    end\n\n  assign sumIn_1 = 38'sh0000000000;\n\n  FilterTapSystolic_block1 u_filterTap0_1 (.clk(clk),\n                                           .enb(enb),\n                                           .dinReg_I(delayLineDataOut0_1),  // sfix17_En12\n                                           .coeff(coeffTableRegP0_3),  // sfix17_En14\n                                           .sumIn(sumIn_1),  // sfix38_En26\n                                           .syncReset(syncReset),\n                                           .sumOut(sumOut_7)  // sfix38_En26\n                                           );\n\n  FilterTapSystolic_block1 u_filterTap1_1 (.clk(clk),\n                                           .enb(enb),\n                                           .dinReg_I(delayLineDataOut1_1),  // sfix17_En12\n                                           .coeff(coeffTableRegP1_3),  // sfix17_En14\n                                           .sumIn(sumOut_7),  // sfix38_En26\n                                           .syncReset(syncReset),\n                                           .sumOut(sumOut_0_1)  // sfix38_En26\n                                           );\n\n  FilterTapSystolic_block1 u_filterTap2_1 (.clk(clk),\n                                           .enb(enb),\n                                           .dinReg_I(delayLineDataOut2_1),  // sfix17_En12\n                                           .coeff(coeffTableRegP2_3),  // sfix17_En14\n                                           .sumIn(sumOut_0_1),  // sfix38_En26\n                                           .syncReset(syncReset),\n                                           .sumOut(sumOut_1_1)  // sfix38_En26\n                                           );\n\n  FilterTapSystolic_block1 u_filterTap3_1 (.clk(clk),\n                                           .enb(enb),\n                                           .dinReg_I(delayLineDataOut3_1),  // sfix17_En12\n                                           .coeff(coeffTableRegP3_3),  // sfix17_En14\n                                           .sumIn(sumOut_1_1),  // sfix38_En26\n                                           .syncReset(syncReset),\n                                           .sumOut(sumOut_2_1)  // sfix38_En26\n                                           );\n\n  FilterTapSystolic_block1 u_filterTap4_1 (.clk(clk),\n                                           .enb(enb),\n                                           .dinReg_I(delayLineDataOut4_1),  // sfix17_En12\n                                           .coeff(coeffTableRegP4_3),  // sfix17_En14\n                                           .sumIn(sumOut_2_1),  // sfix38_En26\n                                           .syncReset(syncReset),\n                                           .sumOut(sumOut_3_1)  // sfix38_En26\n                                           );\n\n  FilterTapSystolic_block1 u_filterTap5_1 (.clk(clk),\n                                           .enb(enb),\n                                           .dinReg_I(delayLineDataOut5_1),  // sfix17_En12\n                                           .coeff(coeffTableRegP5_3),  // sfix17_En14\n                                           .sumIn(sumOut_3_1),  // sfix38_En26\n                                           .syncReset(syncReset),\n                                           .sumOut(sumOut_4_1)  // sfix38_En26\n                                           );\n\n  FilterTapSystolic_block1 u_filterTap6_1 (.clk(clk),\n                                           .enb(enb),\n                                           .dinReg_I(delayLineDataOut6_1),  // sfix17_En12\n                                           .coeff(coeffTableRegP6_3),  // sfix17_En14\n                                           .sumIn(sumOut_4_1),  // sfix38_En26\n                                           .syncReset(syncReset),\n                                           .sumOut(sumOut_5_1)  // sfix38_En26\n                                           );\n\n  FilterTapSystolic_block1 u_filterTap7_1 (.clk(clk),\n                                           .enb(enb),\n                                           .dinReg_I(delayLineDataOut7_1),  // sfix17_En12\n                                           .coeff(coeffTableRegP7_3),  // sfix17_En14\n                                           .sumIn(sumOut_5_1),  // sfix38_En26\n                                           .syncReset(syncReset),\n                                           .sumOut(sumOut_6_1)  // sfix38_En26\n                                           );\n\n  always @(posedge clk or posedge reset)\n    begin : sumOutReg_2_process\n      if (reset == 1'b1) begin\n        sumOutReg_3 <= 38'sh0000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            sumOutReg_3 <= 38'sh0000000000;\n          end\n          else begin\n            sumOutReg_3 <= sumOut_6_1;\n          end\n        end\n      end\n    end\n\n  assign accSwitchOut_1 = (accumulate_1 == 1'b0 ? accDataOut_4 :\n              accDataOut_3);\n\n  assign accAdderOut_1 = accSwitchOut_1 + sumOutReg_3;\n\n  always @(posedge clk or posedge reset)\n    begin : accDataOut_5_process\n      if (reset == 1'b1) begin\n        accDataOut_4 <= 38'sh0000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            accDataOut_4 <= 38'sh0000000000;\n          end\n          else begin\n            accDataOut_4 <= accAdderOut_1;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : dout_I_process\n      if (reset == 1'b1) begin\n        dout_I_1 <= 38'sh0000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            dout_I_1 <= 38'sh0000000000;\n          end\n          else begin\n            if (validOutLookahead_3) begin\n              dout_I_1 <= accDataOut_4;\n            end\n          end\n        end\n      end\n    end\n\n  assign subtractor_sub_cast = {dout_P_1[37], dout_P_1};\n  assign subtractor_sub_cast_1 = {dout_I_1[37], dout_I_1};\n  assign dout_r = subtractor_sub_cast - subtractor_sub_cast_1;\n\n  assign dout_cast_r = dout_r[36:0];\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_4_process\n      if (reset == 1'b1) begin\n        dout_re <= 37'sh0000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            dout_re <= 37'sh0000000000;\n          end\n          else begin\n            if (vldOut_1) begin\n              dout_re <= dout_cast_r;\n            end\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : syncResetREG_6_process\n      if (reset == 1'b1) begin\n        syncResetREG_7 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          syncResetREG_7 <= syncReset;\n        end\n      end\n    end\n\n  assign validReset_4 = syncReset | syncResetREG_7;\n\n  always @(posedge clk or posedge reset)\n    begin : validOutLookahead_4_process\n      if (reset == 1'b1) begin\n        validOutLookahead_reg_2 <= {7{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          if (validReset_4 == 1'b1) begin\n            validOutLookahead_reg_2 <= {7{1'b0}};\n          end\n          else begin\n            validOutLookahead_reg_2[0] <= delayLineShiftEn7_1;\n            validOutLookahead_reg_2[32'sd6:32'sd1] <= validOutLookahead_reg_2[32'sd5:32'sd0];\n          end\n        end\n      end\n    end\n\n  assign validOutLookahead_5 = validOutLookahead_reg_2[6];\n\n  assign rdAddrEndNonZero_2 = rdAddr7 != 3'b000;\n\n  assign rdAddrEndZero_2 =  ~ rdAddrEndNonZero_2;\n\n  always @(posedge clk or posedge reset)\n    begin : finalSumValidPipe_2_process\n      if (reset == 1'b1) begin\n        finalSumValidPipe_reg_2 <= {6{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            finalSumValidPipe_reg_2 <= {6{1'b0}};\n          end\n          else begin\n            finalSumValidPipe_reg_2[0] <= rdAddrEndZero_2;\n            finalSumValidPipe_reg_2[32'sd5:32'sd1] <= finalSumValidPipe_reg_2[32'sd4:32'sd0];\n          end\n        end\n      end\n    end\n\n  assign accumulate_2 = finalSumValidPipe_reg_2[5];\n\n  assign accDataOut_6 = 38'sh0000000000;\n\n  assign din_M = {dinSM_im[15], dinSM_im};\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_5_process\n      if (reset == 1'b1) begin\n        dinReg_M <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            dinReg_M <= 17'sb00000000000000000;\n          end\n          else begin\n            if (dinVldSM) begin\n              dinReg_M <= din_M;\n            end\n          end\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block u_delayLine0_2 (.clk(clk),\n                                               .reset(reset),\n                                               .enb(enb),\n                                               .dataIn(dinReg_M),  // sfix17_En12\n                                               .wrEn(delayLineValidIn0),\n                                               .wrAddr(wrAddr0),  // ufix3\n                                               .rdAddr(rdAddrDelayLine0),  // ufix3\n                                               .syncReset(syncReset),\n                                               .delayLineEnd(delayLineEnd0_2),  // sfix17_En12\n                                               .dataOut(delayLineDataOut0_2)  // sfix17_En12\n                                               );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn1_4_process\n      if (reset == 1'b1) begin\n        delayLineDataIn1_5 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLineDataIn1_5 <= 17'sb00000000000000000;\n          end\n          else begin\n            delayLineDataIn1_5 <= delayLineEnd0_2;\n          end\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block u_delayLine1_2 (.clk(clk),\n                                               .reset(reset),\n                                               .enb(enb),\n                                               .dataIn(delayLineDataIn1_5),  // sfix17_En12\n                                               .wrEn(delayLineShiftEn1_1),\n                                               .wrAddr(wrAddr1),  // ufix3\n                                               .rdAddr(rdAddrDelayLine1),  // ufix3\n                                               .syncReset(syncReset),\n                                               .delayLineEnd(delayLineEnd1_2),  // sfix17_En12\n                                               .dataOut(delayLineDataOut1_2)  // sfix17_En12\n                                               );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn2_4_process\n      if (reset == 1'b1) begin\n        delayLineDataIn2_5 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLineDataIn2_5 <= 17'sb00000000000000000;\n          end\n          else begin\n            delayLineDataIn2_5 <= delayLineEnd1_2;\n          end\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block u_delayLine2_2 (.clk(clk),\n                                               .reset(reset),\n                                               .enb(enb),\n                                               .dataIn(delayLineDataIn2_5),  // sfix17_En12\n                                               .wrEn(delayLineShiftEn2_1),\n                                               .wrAddr(wrAddr2),  // ufix3\n                                               .rdAddr(rdAddrDelayLine2),  // ufix3\n                                               .syncReset(syncReset),\n                                               .delayLineEnd(delayLineEnd2_2),  // sfix17_En12\n                                               .dataOut(delayLineDataOut2_2)  // sfix17_En12\n                                               );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn3_4_process\n      if (reset == 1'b1) begin\n        delayLineDataIn3_5 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLineDataIn3_5 <= 17'sb00000000000000000;\n          end\n          else begin\n            delayLineDataIn3_5 <= delayLineEnd2_2;\n          end\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block u_delayLine3_2 (.clk(clk),\n                                               .reset(reset),\n                                               .enb(enb),\n                                               .dataIn(delayLineDataIn3_5),  // sfix17_En12\n                                               .wrEn(delayLineShiftEn3_1),\n                                               .wrAddr(wrAddr3),  // ufix3\n                                               .rdAddr(rdAddrDelayLine3),  // ufix3\n                                               .syncReset(syncReset),\n                                               .delayLineEnd(delayLineEnd3_2),  // sfix17_En12\n                                               .dataOut(delayLineDataOut3_2)  // sfix17_En12\n                                               );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn4_4_process\n      if (reset == 1'b1) begin\n        delayLineDataIn4_5 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLineDataIn4_5 <= 17'sb00000000000000000;\n          end\n          else begin\n            delayLineDataIn4_5 <= delayLineEnd3_2;\n          end\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block u_delayLine4_2 (.clk(clk),\n                                               .reset(reset),\n                                               .enb(enb),\n                                               .dataIn(delayLineDataIn4_5),  // sfix17_En12\n                                               .wrEn(delayLineShiftEn4_1),\n                                               .wrAddr(wrAddr4),  // ufix3\n                                               .rdAddr(rdAddrDelayLine4),  // ufix3\n                                               .syncReset(syncReset),\n                                               .delayLineEnd(delayLineEnd4_2),  // sfix17_En12\n                                               .dataOut(delayLineDataOut4_2)  // sfix17_En12\n                                               );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn5_4_process\n      if (reset == 1'b1) begin\n        delayLineDataIn5_5 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLineDataIn5_5 <= 17'sb00000000000000000;\n          end\n          else begin\n            delayLineDataIn5_5 <= delayLineEnd4_2;\n          end\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block u_delayLine5_2 (.clk(clk),\n                                               .reset(reset),\n                                               .enb(enb),\n                                               .dataIn(delayLineDataIn5_5),  // sfix17_En12\n                                               .wrEn(delayLineShiftEn5_1),\n                                               .wrAddr(wrAddr5),  // ufix3\n                                               .rdAddr(rdAddrDelayLine5),  // ufix3\n                                               .syncReset(syncReset),\n                                               .delayLineEnd(delayLineEnd5_2),  // sfix17_En12\n                                               .dataOut(delayLineDataOut5_2)  // sfix17_En12\n                                               );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn6_4_process\n      if (reset == 1'b1) begin\n        delayLineDataIn6_5 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLineDataIn6_5 <= 17'sb00000000000000000;\n          end\n          else begin\n            delayLineDataIn6_5 <= delayLineEnd5_2;\n          end\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block u_delayLine6_2 (.clk(clk),\n                                               .reset(reset),\n                                               .enb(enb),\n                                               .dataIn(delayLineDataIn6_5),  // sfix17_En12\n                                               .wrEn(delayLineShiftEn6_1),\n                                               .wrAddr(wrAddr6),  // ufix3\n                                               .rdAddr(rdAddrDelayLine6),  // ufix3\n                                               .syncReset(syncReset),\n                                               .delayLineEnd(delayLineEnd6_2),  // sfix17_En12\n                                               .dataOut(delayLineDataOut6_2)  // sfix17_En12\n                                               );\n\n  always @(posedge clk or posedge reset)\n    begin : delayLineDataIn7_4_process\n      if (reset == 1'b1) begin\n        delayLineDataIn7_5 <= 17'sb00000000000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            delayLineDataIn7_5 <= 17'sb00000000000000000;\n          end\n          else begin\n            delayLineDataIn7_5 <= delayLineEnd6_2;\n          end\n        end\n      end\n    end\n\n  Addressable_Delay_Line_block u_delayLine7_2 (.clk(clk),\n                                               .reset(reset),\n                                               .enb(enb),\n                                               .dataIn(delayLineDataIn7_5),  // sfix17_En12\n                                               .wrEn(delayLineShiftEn7_1),\n                                               .wrAddr(wrAddr7),  // ufix3\n                                               .rdAddr(rdAddrDelayLine7),  // ufix3\n                                               .syncReset(syncReset),\n                                               .delayLineEnd(delayLineEnd7deadOut_2),  // sfix17_En12\n                                               .dataOut(delayLineDataOut7_2)  // sfix17_En12\n                                               );\n\n  // Coefficient table for multiplier7\n  always @(rdAddr7) begin\n    case ( rdAddr7)\n      3'b000 :\n        begin\n          coeffTableOut7_2 = 17'sb11100010000101101;\n        end\n      3'b001 :\n        begin\n          coeffTableOut7_2 = 17'sb11100001101010011;\n        end\n      3'b010 :\n        begin\n          coeffTableOut7_2 = 17'sb00101010010110011;\n        end\n      3'b011 :\n        begin\n          coeffTableOut7_2 = 17'sb11101111111011101;\n        end\n      3'b100 :\n        begin\n          coeffTableOut7_2 = 17'sb11000101001101010;\n        end\n      3'b101 :\n        begin\n          coeffTableOut7_2 = 17'sb11111011111110110;\n        end\n      3'b110 :\n        begin\n          coeffTableOut7_2 = 17'sb11100111110001010;\n        end\n      3'b111 :\n        begin\n          coeffTableOut7_2 = 17'sb11010011100111111;\n        end\n      default :\n        begin\n          coeffTableOut7_2 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP7_4_process\n      if (enb) begin\n        coeffTableRegP7_5 <= coeffTableOut7_2;\n      end\n    end\n\n  // Coefficient table for multiplier6\n  always @(rdAddr6) begin\n    case ( rdAddr6)\n      3'b000 :\n        begin\n          coeffTableOut6_2 = 17'sb11101110100011100;\n        end\n      3'b001 :\n        begin\n          coeffTableOut6_2 = 17'sb11100100100110000;\n        end\n      3'b010 :\n        begin\n          coeffTableOut6_2 = 17'sb11001000001100100;\n        end\n      3'b011 :\n        begin\n          coeffTableOut6_2 = 17'sb11111101000111101;\n        end\n      3'b100 :\n        begin\n          coeffTableOut6_2 = 17'sb00001111101111101;\n        end\n      3'b101 :\n        begin\n          coeffTableOut6_2 = 17'sb11010111110010010;\n        end\n      3'b110 :\n        begin\n          coeffTableOut6_2 = 17'sb11110110001010010;\n        end\n      3'b111 :\n        begin\n          coeffTableOut6_2 = 17'sb00100000111001110;\n        end\n      default :\n        begin\n          coeffTableOut6_2 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP6_4_process\n      if (enb) begin\n        coeffTableRegP6_5 <= coeffTableOut6_2;\n      end\n    end\n\n  // Coefficient table for multiplier5\n  always @(rdAddr5) begin\n    case ( rdAddr5)\n      3'b000 :\n        begin\n          coeffTableOut5_2 = 17'sb00001101111111011;\n        end\n      3'b001 :\n        begin\n          coeffTableOut5_2 = 17'sb00100000111100011;\n        end\n      3'b010 :\n        begin\n          coeffTableOut5_2 = 17'sb11100110100110101;\n        end\n      3'b011 :\n        begin\n          coeffTableOut5_2 = 17'sb00010111100100110;\n        end\n      3'b100 :\n        begin\n          coeffTableOut5_2 = 17'sb00010100111001111;\n        end\n      3'b101 :\n        begin\n          coeffTableOut5_2 = 17'sb11001011111111010;\n        end\n      3'b110 :\n        begin\n          coeffTableOut5_2 = 17'sb00100011000001111;\n        end\n      3'b111 :\n        begin\n          coeffTableOut5_2 = 17'sb00100011100000000;\n        end\n      default :\n        begin\n          coeffTableOut5_2 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP5_4_process\n      if (enb) begin\n        coeffTableRegP5_5 <= coeffTableOut5_2;\n      end\n    end\n\n  // Coefficient table for multiplier4\n  always @(rdAddr4) begin\n    case ( rdAddr4)\n      3'b000 :\n        begin\n          coeffTableOut4_2 = 17'sb00100000101110000;\n        end\n      3'b001 :\n        begin\n          coeffTableOut4_2 = 17'sb00101010110111000;\n        end\n      3'b010 :\n        begin\n          coeffTableOut4_2 = 17'sb00000011111111000;\n        end\n      3'b011 :\n        begin\n          coeffTableOut4_2 = 17'sb11111110000100111;\n        end\n      3'b100 :\n        begin\n          coeffTableOut4_2 = 17'sb00101001111001101;\n        end\n      3'b101 :\n        begin\n          coeffTableOut4_2 = 17'sb11101110111110011;\n        end\n      3'b110 :\n        begin\n          coeffTableOut4_2 = 17'sb00010011010001010;\n        end\n      3'b111 :\n        begin\n          coeffTableOut4_2 = 17'sb00100011000011100;\n        end\n      default :\n        begin\n          coeffTableOut4_2 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP4_4_process\n      if (enb) begin\n        coeffTableRegP4_5 <= coeffTableOut4_2;\n      end\n    end\n\n  // Coefficient table for multiplier3\n  always @(rdAddr3) begin\n    case ( rdAddr3)\n      3'b000 :\n        begin\n          coeffTableOut3_2 = 17'sb11010110111101110;\n        end\n      3'b001 :\n        begin\n          coeffTableOut3_2 = 17'sb11001111101000011;\n        end\n      3'b010 :\n        begin\n          coeffTableOut3_2 = 17'sb11111000000101001;\n        end\n      3'b011 :\n        begin\n          coeffTableOut3_2 = 17'sb00001101111010101;\n        end\n      3'b100 :\n        begin\n          coeffTableOut3_2 = 17'sb00110011000001000;\n        end\n      3'b101 :\n        begin\n          coeffTableOut3_2 = 17'sb11101011101110000;\n        end\n      3'b110 :\n        begin\n          coeffTableOut3_2 = 17'sb11011100010111110;\n        end\n      3'b111 :\n        begin\n          coeffTableOut3_2 = 17'sb00101100011000001;\n        end\n      default :\n        begin\n          coeffTableOut3_2 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP3_4_process\n      if (enb) begin\n        coeffTableRegP3_5 <= coeffTableOut3_2;\n      end\n    end\n\n  // Coefficient table for multiplier2\n  always @(rdAddr2) begin\n    case ( rdAddr2)\n      3'b000 :\n        begin\n          coeffTableOut2_2 = 17'sb00100000101100111;\n        end\n      3'b001 :\n        begin\n          coeffTableOut2_2 = 17'sb00100111001111100;\n        end\n      3'b010 :\n        begin\n          coeffTableOut2_2 = 17'sb00001100011010111;\n        end\n      3'b011 :\n        begin\n          coeffTableOut2_2 = 17'sb11110110010101000;\n        end\n      3'b100 :\n        begin\n          coeffTableOut2_2 = 17'sb11001011101100001;\n        end\n      3'b101 :\n        begin\n          coeffTableOut2_2 = 17'sb11011111100111101;\n        end\n      3'b110 :\n        begin\n          coeffTableOut2_2 = 17'sb00010000010011101;\n        end\n      3'b111 :\n        begin\n          coeffTableOut2_2 = 17'sb00010100010110100;\n        end\n      default :\n        begin\n          coeffTableOut2_2 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP2_4_process\n      if (enb) begin\n        coeffTableRegP2_5 <= coeffTableOut2_2;\n      end\n    end\n\n  // Coefficient table for multiplier1\n  always @(rdAddr1) begin\n    case ( rdAddr1)\n      3'b000 :\n        begin\n          coeffTableOut1_2 = 17'sb11101001110001100;\n        end\n      3'b001 :\n        begin\n          coeffTableOut1_2 = 17'sb00000101111101010;\n        end\n      3'b010 :\n        begin\n          coeffTableOut1_2 = 17'sb00010111110000111;\n        end\n      3'b011 :\n        begin\n          coeffTableOut1_2 = 17'sb00110001100101001;\n        end\n      3'b100 :\n        begin\n          coeffTableOut1_2 = 17'sb11101101001111110;\n        end\n      3'b101 :\n        begin\n          coeffTableOut1_2 = 17'sb11111010111010100;\n        end\n      3'b110 :\n        begin\n          coeffTableOut1_2 = 17'sb00100110011010100;\n        end\n      3'b111 :\n        begin\n          coeffTableOut1_2 = 17'sb00000000000000000;\n        end\n      default :\n        begin\n          coeffTableOut1_2 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP1_4_process\n      if (enb) begin\n        coeffTableRegP1_5 <= coeffTableOut1_2;\n      end\n    end\n\n  // Coefficient table for multiplier0\n  always @(rdAddr0_1) begin\n    case ( rdAddr0_1)\n      3'b000 :\n        begin\n          coeffTableOut0_2 = 17'sb00011111001101010;\n        end\n      3'b001 :\n        begin\n          coeffTableOut0_2 = 17'sb00111000000111100;\n        end\n      3'b010 :\n        begin\n          coeffTableOut0_2 = 17'sb00000110100110100;\n        end\n      3'b011 :\n        begin\n          coeffTableOut0_2 = 17'sb00001110011110011;\n        end\n      3'b100 :\n        begin\n          coeffTableOut0_2 = 17'sb00000000010010111;\n        end\n      3'b101 :\n        begin\n          coeffTableOut0_2 = 17'sb11010110000001001;\n        end\n      3'b110 :\n        begin\n          coeffTableOut0_2 = 17'sb11011000101011011;\n        end\n      3'b111 :\n        begin\n          coeffTableOut0_2 = 17'sb11001011001100100;\n        end\n      default :\n        begin\n          coeffTableOut0_2 = 17'sb00000000000000000;\n        end\n    endcase\n  end\n\n  always @(posedge clk)\n    begin : coeffTableRegP0_4_process\n      if (enb) begin\n        coeffTableRegP0_5 <= coeffTableOut0_2;\n      end\n    end\n\n  assign sumIn_2 = 38'sh0000000000;\n\n  FilterTapSystolic_block u_filterTap0_2 (.clk(clk),\n                                          .enb(enb),\n                                          .dinReg_M(delayLineDataOut0_2),  // sfix17_En12\n                                          .coeff(coeffTableRegP0_5),  // sfix17_En14\n                                          .sumIn(sumIn_2),  // sfix38_En26\n                                          .syncReset(syncReset),\n                                          .sumOut(sumOut_8)  // sfix38_En26\n                                          );\n\n  FilterTapSystolic_block u_filterTap1_2 (.clk(clk),\n                                          .enb(enb),\n                                          .dinReg_M(delayLineDataOut1_2),  // sfix17_En12\n                                          .coeff(coeffTableRegP1_5),  // sfix17_En14\n                                          .sumIn(sumOut_8),  // sfix38_En26\n                                          .syncReset(syncReset),\n                                          .sumOut(sumOut_0_2)  // sfix38_En26\n                                          );\n\n  FilterTapSystolic_block u_filterTap2_2 (.clk(clk),\n                                          .enb(enb),\n                                          .dinReg_M(delayLineDataOut2_2),  // sfix17_En12\n                                          .coeff(coeffTableRegP2_5),  // sfix17_En14\n                                          .sumIn(sumOut_0_2),  // sfix38_En26\n                                          .syncReset(syncReset),\n                                          .sumOut(sumOut_1_2)  // sfix38_En26\n                                          );\n\n  FilterTapSystolic_block u_filterTap3_2 (.clk(clk),\n                                          .enb(enb),\n                                          .dinReg_M(delayLineDataOut3_2),  // sfix17_En12\n                                          .coeff(coeffTableRegP3_5),  // sfix17_En14\n                                          .sumIn(sumOut_1_2),  // sfix38_En26\n                                          .syncReset(syncReset),\n                                          .sumOut(sumOut_2_2)  // sfix38_En26\n                                          );\n\n  FilterTapSystolic_block u_filterTap4_2 (.clk(clk),\n                                          .enb(enb),\n                                          .dinReg_M(delayLineDataOut4_2),  // sfix17_En12\n                                          .coeff(coeffTableRegP4_5),  // sfix17_En14\n                                          .sumIn(sumOut_2_2),  // sfix38_En26\n                                          .syncReset(syncReset),\n                                          .sumOut(sumOut_3_2)  // sfix38_En26\n                                          );\n\n  FilterTapSystolic_block u_filterTap5_2 (.clk(clk),\n                                          .enb(enb),\n                                          .dinReg_M(delayLineDataOut5_2),  // sfix17_En12\n                                          .coeff(coeffTableRegP5_5),  // sfix17_En14\n                                          .sumIn(sumOut_3_2),  // sfix38_En26\n                                          .syncReset(syncReset),\n                                          .sumOut(sumOut_4_2)  // sfix38_En26\n                                          );\n\n  FilterTapSystolic_block u_filterTap6_2 (.clk(clk),\n                                          .enb(enb),\n                                          .dinReg_M(delayLineDataOut6_2),  // sfix17_En12\n                                          .coeff(coeffTableRegP6_5),  // sfix17_En14\n                                          .sumIn(sumOut_4_2),  // sfix38_En26\n                                          .syncReset(syncReset),\n                                          .sumOut(sumOut_5_2)  // sfix38_En26\n                                          );\n\n  FilterTapSystolic_block u_filterTap7_2 (.clk(clk),\n                                          .enb(enb),\n                                          .dinReg_M(delayLineDataOut7_2),  // sfix17_En12\n                                          .coeff(coeffTableRegP7_5),  // sfix17_En14\n                                          .sumIn(sumOut_5_2),  // sfix38_En26\n                                          .syncReset(syncReset),\n                                          .sumOut(sumOut_6_2)  // sfix38_En26\n                                          );\n\n  always @(posedge clk or posedge reset)\n    begin : sumOutReg_4_process\n      if (reset == 1'b1) begin\n        sumOutReg_5 <= 38'sh0000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            sumOutReg_5 <= 38'sh0000000000;\n          end\n          else begin\n            sumOutReg_5 <= sumOut_6_2;\n          end\n        end\n      end\n    end\n\n  assign accSwitchOut_2 = (accumulate_2 == 1'b0 ? accDataOut_7 :\n              accDataOut_6);\n\n  assign accAdderOut_2 = accSwitchOut_2 + sumOutReg_5;\n\n  always @(posedge clk or posedge reset)\n    begin : accDataOut_8_process\n      if (reset == 1'b1) begin\n        accDataOut_7 <= 38'sh0000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            accDataOut_7 <= 38'sh0000000000;\n          end\n          else begin\n            accDataOut_7 <= accAdderOut_2;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : dout_M_process\n      if (reset == 1'b1) begin\n        dout_M_1 <= 38'sh0000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            dout_M_1 <= 38'sh0000000000;\n          end\n          else begin\n            if (validOutLookahead_5) begin\n              dout_M_1 <= accDataOut_7;\n            end\n          end\n        end\n      end\n    end\n\n  assign adder_add_cast_2 = {dout_M_1[37], dout_M_1};\n  assign adder_add_cast_3 = {dout_I_1[37], dout_I_1};\n  assign dout_i_2 = adder_add_cast_2 + adder_add_cast_3;\n\n  assign dout_cast_i = dout_i_2[36:0];\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_6_process\n      if (reset == 1'b1) begin\n        dout_im <= 37'sh0000000000;\n      end\n      else begin\n        if (enb) begin\n          if (syncReset == 1'b1) begin\n            dout_im <= 37'sh0000000000;\n          end\n          else begin\n            if (vldOut_1) begin\n              dout_im <= dout_cast_i;\n            end\n          end\n        end\n      end\n    end\n\n  assign dataZero = 37'sh0000000000;\n\n  assign dataZero_dtc_re = dataZero;\n  assign dataZero_dtc_im = 37'sh0000000000;\n\n  assign dataOut_re = (zeroOutput == 1'b0 ? dout_re :\n              dataZero_dtc_re);\n  assign dataOut_im = (zeroOutput == 1'b0 ? dout_im :\n              dataZero_dtc_im);\n\n  assign validOut = doutVldReg;\n\nendmodule  // C1\n\n"},{"name":"corrFilter.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/corrFilter.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: corrFilter\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Correlator/corrFilter\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule corrFilter\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           enb_1_1_1,\n           dataIn_re,\n           dataIn_im,\n           validIn,\n           rst,\n           dataOut_re,\n           dataOut_im,\n           validOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   enb_1_1_1;\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  input   validIn;\n  input   rst;\n  output  signed [36:0] dataOut_re;  // sfix37_En26\n  output  signed [36:0] dataOut_im;  // sfix37_En26\n  output  validOut;\n\n\n  wire signed [15:0] Upsample_zero_re;  // sfix16_En12\n  wire signed [15:0] Upsample_zero_im;  // sfix16_En12\n  wire signed [15:0] Upsample_muxout_re;  // sfix16_En12\n  wire signed [15:0] Upsample_muxout_im;  // sfix16_En12\n  reg signed [15:0] Upsample_bypass_reg_re;  // sfix16_En12\n  reg signed [15:0] Upsample_bypass_reg_im;  // sfix16_En12\n  wire signed [15:0] Upsample_bypassout_re;  // sfix16_En12\n  wire signed [15:0] Upsample_bypassout_im;  // sfix16_En12\n  wire Upsample1_zero;\n  wire Upsample1_muxout;\n  reg  Upsample1_bypass_reg;  // ufix1\n  wire Upsample1_bypassout;\n  wire Upsample2_zero;\n  wire Upsample2_muxout;\n  reg  Upsample2_bypass_reg;  // ufix1\n  wire Upsample2_bypassout;\n  wire signed [36:0] C1_out1_re;  // sfix37_En26\n  wire signed [36:0] C1_out1_im;  // sfix37_En26\n  wire C1_out2;\n  reg signed [36:0] Delay_reg_re [0:6];  // sfix37_En26 [7]\n  reg signed [36:0] Delay_reg_im [0:6];  // sfix37_En26 [7]\n  reg signed [36:0] Delay_reg_next_re [0:6];  // sfix37_En26 [7]\n  reg signed [36:0] Delay_reg_next_im [0:6];  // sfix37_En26 [7]\n  reg signed [36:0] Delay_out1_re;  // sfix37_En26\n  reg signed [36:0] Delay_out1_im;  // sfix37_En26\n  reg signed [36:0] Downsample_out1_re;  // sfix37_En26\n  reg signed [36:0] Downsample_out1_im;  // sfix37_En26\n  reg signed [36:0] Downsample_out1_re_1;  // sfix37_En26\n  reg signed [36:0] Downsample_out1_im_1;  // sfix37_En26\n  reg  [6:0] Delay1_reg;  // ufix1 [7]\n  wire Delay1_out1;\n  reg  Downsample1_out1;\n  reg  Downsample1_out1_1;\n  reg signed [31:0] Delay_t_0_0;  // int32\n  reg signed [31:0] Delay_t_0_1;  // int32\n  reg signed [31:0] Delay_t_1;  // int32\n\n  // delayLen=filterUpsampleFactor-1\n  // Latency = (coeffLen/filterUpsampleFactor)+filterUpsampleFactor+9\n\n\n  assign Upsample_zero_re = 16'sb0000000000000000;\n  assign Upsample_zero_im = 16'sb0000000000000000;\n\n  // Upsample: Upsample by 8, Sample offset 0 \n  assign Upsample_muxout_re = (enb_1_8_1 == 1'b1 ? dataIn_re :\n              Upsample_zero_re);\n  assign Upsample_muxout_im = (enb_1_8_1 == 1'b1 ? dataIn_im :\n              Upsample_zero_im);\n\n  // Upsample bypass register\n  always @(posedge clk or posedge reset)\n    begin : Upsample_bypass_process\n      if (reset == 1'b1) begin\n        Upsample_bypass_reg_re <= 16'sb0000000000000000;\n        Upsample_bypass_reg_im <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_1_1) begin\n          Upsample_bypass_reg_im <= Upsample_muxout_im;\n          Upsample_bypass_reg_re <= Upsample_muxout_re;\n        end\n      end\n    end\n\n  assign Upsample_bypassout_re = (enb_1_1_1 == 1'b1 ? Upsample_muxout_re :\n              Upsample_bypass_reg_re);\n  assign Upsample_bypassout_im = (enb_1_1_1 == 1'b1 ? Upsample_muxout_im :\n              Upsample_bypass_reg_im);\n\n  assign Upsample1_zero = 1'b0;\n\n  // Upsample1: Upsample by 8, Sample offset 0 \n  assign Upsample1_muxout = (enb_1_8_1 == 1'b1 ? validIn :\n              Upsample1_zero);\n\n  // Upsample bypass register\n  always @(posedge clk or posedge reset)\n    begin : Upsample1_bypass_process\n      if (reset == 1'b1) begin\n        Upsample1_bypass_reg <= 1'b0;\n      end\n      else begin\n        if (enb_1_1_1) begin\n          Upsample1_bypass_reg <= Upsample1_muxout;\n        end\n      end\n    end\n\n  assign Upsample1_bypassout = (enb_1_1_1 == 1'b1 ? Upsample1_muxout :\n              Upsample1_bypass_reg);\n\n  assign Upsample2_zero = 1'b0;\n\n  // Upsample2: Upsample by 8, Sample offset 0 \n  assign Upsample2_muxout = (enb_1_8_1 == 1'b1 ? rst :\n              Upsample2_zero);\n\n  // Upsample bypass register\n  always @(posedge clk or posedge reset)\n    begin : Upsample2_bypass_process\n      if (reset == 1'b1) begin\n        Upsample2_bypass_reg <= 1'b0;\n      end\n      else begin\n        if (enb_1_1_1) begin\n          Upsample2_bypass_reg <= Upsample2_muxout;\n        end\n      end\n    end\n\n  assign Upsample2_bypassout = (enb_1_1_1 == 1'b1 ? Upsample2_muxout :\n              Upsample2_bypass_reg);\n\n  C1 u_C1 (.clk(clk),\n           .reset(reset),\n           .enb(enb),\n           .dataIn_re(Upsample_bypassout_re),  // sfix16_En12\n           .dataIn_im(Upsample_bypassout_im),  // sfix16_En12\n           .validIn(Upsample1_bypassout),\n           .syncReset(Upsample2_bypassout),\n           .dataOut_re(C1_out1_re),  // sfix37_En26\n           .dataOut_im(C1_out1_im),  // sfix37_En26\n           .validOut(C1_out2)\n           );\n\n  always @(posedge clk or posedge reset)\n    begin : Delay_process\n      if (reset == 1'b1) begin\n        for(Delay_t_1 = 32'sd0; Delay_t_1 <= 32'sd6; Delay_t_1 = Delay_t_1 + 32'sd1) begin\n          Delay_reg_re[Delay_t_1] <= 37'sh0000000000;\n          Delay_reg_im[Delay_t_1] <= 37'sh0000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(Delay_t_0_1 = 32'sd0; Delay_t_0_1 <= 32'sd6; Delay_t_0_1 = Delay_t_0_1 + 32'sd1) begin\n            Delay_reg_re[Delay_t_0_1] <= Delay_reg_next_re[Delay_t_0_1];\n            Delay_reg_im[Delay_t_0_1] <= Delay_reg_next_im[Delay_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Delay_out1_re = Delay_reg_re[6];\n    Delay_out1_im = Delay_reg_im[6];\n    Delay_reg_next_re[0] = C1_out1_re;\n    Delay_reg_next_im[0] = C1_out1_im;\n\n    for(Delay_t_0_0 = 32'sd0; Delay_t_0_0 <= 32'sd5; Delay_t_0_0 = Delay_t_0_0 + 32'sd1) begin\n      Delay_reg_next_re[Delay_t_0_0 + 32'sd1] = Delay_reg_re[Delay_t_0_0];\n      Delay_reg_next_im[Delay_t_0_0 + 32'sd1] = Delay_reg_im[Delay_t_0_0];\n    end\n\n  end\n\n  // Downsample by 8 register (Sample offset 0)\n  always @(posedge clk or posedge reset)\n    begin : Downsample_output_process\n      if (reset == 1'b1) begin\n        Downsample_out1_re <= 37'sh0000000000;\n        Downsample_out1_im <= 37'sh0000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Downsample_out1_re <= Delay_out1_re;\n          Downsample_out1_im <= Delay_out1_im;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : PipelineRegister1_process\n      if (reset == 1'b1) begin\n        Downsample_out1_re_1 <= 37'sh0000000000;\n        Downsample_out1_im_1 <= 37'sh0000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Downsample_out1_re_1 <= Downsample_out1_re;\n          Downsample_out1_im_1 <= Downsample_out1_im;\n        end\n      end\n    end\n\n  assign dataOut_re = Downsample_out1_re_1;\n\n  assign dataOut_im = Downsample_out1_im_1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_process\n      if (reset == 1'b1) begin\n        Delay1_reg <= {7{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          Delay1_reg[0] <= C1_out2;\n          Delay1_reg[32'sd6:32'sd1] <= Delay1_reg[32'sd5:32'sd0];\n        end\n      end\n    end\n\n  assign Delay1_out1 = Delay1_reg[6];\n\n  // Downsample by 8 register (Sample offset 0)\n  always @(posedge clk or posedge reset)\n    begin : Downsample1_output_process\n      if (reset == 1'b1) begin\n        Downsample1_out1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Downsample1_out1 <= Delay1_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : PipelineRegister_process\n      if (reset == 1'b1) begin\n        Downsample1_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Downsample1_out1_1 <= Downsample1_out1;\n        end\n      end\n    end\n\n  assign validOut = Downsample1_out1_1;\n\nendmodule  // corrFilter\n\n"},{"name":"Correlator_block2.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator_block2.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Correlator_block2\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Correlator\n// Hierarchy Level: 2\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Correlator_block2\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           enb_1_1_1,\n           dataIn_re,\n           dataIn_im,\n           validIn,\n           startIn,\n           rstIn,\n           corrOut,\n           corrValid,\n           startOut,\n           dataOut_re,\n           dataOut_im,\n           validOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   enb_1_1_1;\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  input   validIn;\n  input   startIn;\n  input   rstIn;\n  output  signed [31:0] corrOut;  // sfix32_En15\n  output  corrValid;\n  output  startOut;\n  output  signed [15:0] dataOut_re;  // sfix16_En12\n  output  signed [15:0] dataOut_im;  // sfix16_En12\n  output  validOut;\n\n\n  wire signed [36:0] Delay22_out1_re;  // sfix37_En26\n  wire signed [36:0] Delay22_out1_im;  // sfix37_En26\n  wire Delay23_out1;\n  wire signed [31:0] MagnitudeSquared_dataOut;  // sfix32_En15\n  wire MagnitudeSquared_validOut;\n  reg signed [31:0] MagnitudeSquared_dataOut_1;  // sfix32_En15\n  reg signed [31:0] Delay3_bypass_reg;  // sfix32\n  wire signed [31:0] Delay3_out1;  // sfix32_En15\n  wire MagnitudeSquared_validOut_1;\n  reg  MagnitudeSquared_validOut_2;\n  reg  Delay4_out1;\n  reg  [3:0] Delay24_reg;  // ufix1 [4]\n  wire Delay24_out1;\n  wire Delay24_out1_1;\n  reg  Delay24_out1_2;\n  reg  [3:0] Delay5_reg;  // ufix1 [4]\n  wire Delay5_out1;\n  reg signed [15:0] Delay25_reg_re [0:4];  // sfix16_En12 [5]\n  reg signed [15:0] Delay25_reg_im [0:4];  // sfix16_En12 [5]\n  reg signed [15:0] Delay25_reg_next_re [0:4];  // sfix16_En12 [5]\n  reg signed [15:0] Delay25_reg_next_im [0:4];  // sfix16_En12 [5]\n  reg signed [15:0] Delay25_out1_re;  // sfix16_En12\n  reg signed [15:0] Delay25_out1_im;  // sfix16_En12\n  wire signed [15:0] Delay25_out1_re_1;  // sfix16_En12\n  wire signed [15:0] Delay25_out1_im_1;  // sfix16_En12\n  reg signed [15:0] Delay25_out1_re_2;  // sfix16_En12\n  reg signed [15:0] Delay25_out1_im_2;  // sfix16_En12\n  reg signed [15:0] Delay6_reg_re [0:3];  // sfix16_En12 [4]\n  reg signed [15:0] Delay6_reg_im [0:3];  // sfix16_En12 [4]\n  reg signed [15:0] Delay6_reg_next_re [0:3];  // sfix16_En12 [4]\n  reg signed [15:0] Delay6_reg_next_im [0:3];  // sfix16_En12 [4]\n  reg signed [15:0] Delay6_out1_re;  // sfix16_En12\n  reg signed [15:0] Delay6_out1_im;  // sfix16_En12\n  wire validIn_1;\n  reg  validIn_2;\n  reg  [8:0] Delay7_reg;  // ufix1 [9]\n  wire Delay7_out1;\n  reg signed [31:0] Delay25_t_0_0;  // int32\n  reg signed [31:0] Delay25_t_0_1;  // int32\n  reg signed [31:0] Delay25_t_1;  // int32\n  reg signed [31:0] Delay6_t_0_0;  // int32\n  reg signed [31:0] Delay6_t_0_1;  // int32\n  reg signed [31:0] Delay6_t_1;  // int32\n\n\n  corrFilter u_corrFilter (.clk(clk),\n                           .reset(reset),\n                           .enb_1_8_1(enb_1_8_1),\n                           .enb_1_8_0(enb_1_8_0),\n                           .enb(enb),\n                           .enb_1_1_1(enb_1_1_1),\n                           .dataIn_re(dataIn_re),  // sfix16_En12\n                           .dataIn_im(dataIn_im),  // sfix16_En12\n                           .validIn(validIn),\n                           .rst(rstIn),\n                           .dataOut_re(Delay22_out1_re),  // sfix37_En26\n                           .dataOut_im(Delay22_out1_im),  // sfix37_En26\n                           .validOut(Delay23_out1)\n                           );\n\n  MagnitudeSquared_block2 u_MagnitudeSquared (.clk(clk),\n                                              .reset(reset),\n                                              .enb_1_8_1(enb_1_8_1),\n                                              .enb_1_8_0(enb_1_8_0),\n                                              .enb(enb),\n                                              .dataIn_re(Delay22_out1_re),  // sfix37_En26\n                                              .dataIn_im(Delay22_out1_im),  // sfix37_En26\n                                              .validIn(Delay23_out1),\n                                              .dataOut(MagnitudeSquared_dataOut),  // sfix32_En15\n                                              .validOut(MagnitudeSquared_validOut)\n                                              );\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay_process\n      if (reset == 1'b1) begin\n        MagnitudeSquared_dataOut_1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb) begin\n          MagnitudeSquared_dataOut_1 <= MagnitudeSquared_dataOut;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay3_bypass_process\n      if (reset == 1'b1) begin\n        Delay3_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay3_bypass_reg <= MagnitudeSquared_dataOut_1;\n        end\n      end\n    end\n\n  assign Delay3_out1 = (enb_1_8_1 == 1'b1 ? MagnitudeSquared_dataOut_1 :\n              Delay3_bypass_reg);\n\n  assign corrOut = Delay3_out1;\n\n  assign MagnitudeSquared_validOut_1 = MagnitudeSquared_validOut;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay41_output_process\n      if (reset == 1'b1) begin\n        MagnitudeSquared_validOut_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          MagnitudeSquared_validOut_2 <= MagnitudeSquared_validOut_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay4_process\n      if (reset == 1'b1) begin\n        Delay4_out1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay4_out1 <= MagnitudeSquared_validOut_2;\n        end\n      end\n    end\n\n  assign corrValid = Delay4_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay24_process\n      if (reset == 1'b1) begin\n        Delay24_reg <= {4{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay24_reg[0] <= startIn;\n          Delay24_reg[32'sd3:32'sd1] <= Delay24_reg[32'sd2:32'sd0];\n        end\n      end\n    end\n\n  assign Delay24_out1 = Delay24_reg[3];\n\n  assign Delay24_out1_1 = Delay24_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay131_output_process\n      if (reset == 1'b1) begin\n        Delay24_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay24_out1_2 <= Delay24_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay5_process\n      if (reset == 1'b1) begin\n        Delay5_reg <= {4{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay5_reg[0] <= Delay24_out1_2;\n          Delay5_reg[32'sd3:32'sd1] <= Delay5_reg[32'sd2:32'sd0];\n        end\n      end\n    end\n\n  assign Delay5_out1 = Delay5_reg[3];\n\n  assign startOut = Delay5_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay25_process\n      if (reset == 1'b1) begin\n        for(Delay25_t_1 = 32'sd0; Delay25_t_1 <= 32'sd4; Delay25_t_1 = Delay25_t_1 + 32'sd1) begin\n          Delay25_reg_re[Delay25_t_1] <= 16'sb0000000000000000;\n          Delay25_reg_im[Delay25_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay25_t_0_1 = 32'sd0; Delay25_t_0_1 <= 32'sd4; Delay25_t_0_1 = Delay25_t_0_1 + 32'sd1) begin\n            Delay25_reg_re[Delay25_t_0_1] <= Delay25_reg_next_re[Delay25_t_0_1];\n            Delay25_reg_im[Delay25_t_0_1] <= Delay25_reg_next_im[Delay25_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Delay25_out1_re = Delay25_reg_re[4];\n    Delay25_out1_im = Delay25_reg_im[4];\n    Delay25_reg_next_re[0] = dataIn_re;\n    Delay25_reg_next_im[0] = dataIn_im;\n\n    for(Delay25_t_0_0 = 32'sd0; Delay25_t_0_0 <= 32'sd3; Delay25_t_0_0 = Delay25_t_0_0 + 32'sd1) begin\n      Delay25_reg_next_re[Delay25_t_0_0 + 32'sd1] = Delay25_reg_re[Delay25_t_0_0];\n      Delay25_reg_next_im[Delay25_t_0_0 + 32'sd1] = Delay25_reg_im[Delay25_t_0_0];\n    end\n\n  end\n\n  assign Delay25_out1_re_1 = Delay25_out1_re;\n\n  assign Delay25_out1_im_1 = Delay25_out1_im;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay151_output_process\n      if (reset == 1'b1) begin\n        Delay25_out1_re_2 <= 16'sb0000000000000000;\n        Delay25_out1_im_2 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay25_out1_re_2 <= Delay25_out1_re_1;\n          Delay25_out1_im_2 <= Delay25_out1_im_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay6_process\n      if (reset == 1'b1) begin\n        for(Delay6_t_1 = 32'sd0; Delay6_t_1 <= 32'sd3; Delay6_t_1 = Delay6_t_1 + 32'sd1) begin\n          Delay6_reg_re[Delay6_t_1] <= 16'sb0000000000000000;\n          Delay6_reg_im[Delay6_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay6_t_0_1 = 32'sd0; Delay6_t_0_1 <= 32'sd3; Delay6_t_0_1 = Delay6_t_0_1 + 32'sd1) begin\n            Delay6_reg_re[Delay6_t_0_1] <= Delay6_reg_next_re[Delay6_t_0_1];\n            Delay6_reg_im[Delay6_t_0_1] <= Delay6_reg_next_im[Delay6_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Delay6_out1_re = Delay6_reg_re[3];\n    Delay6_out1_im = Delay6_reg_im[3];\n    Delay6_reg_next_re[0] = Delay25_out1_re_2;\n    Delay6_reg_next_im[0] = Delay25_out1_im_2;\n\n    for(Delay6_t_0_0 = 32'sd0; Delay6_t_0_0 <= 32'sd2; Delay6_t_0_0 = Delay6_t_0_0 + 32'sd1) begin\n      Delay6_reg_next_re[Delay6_t_0_0 + 32'sd1] = Delay6_reg_re[Delay6_t_0_0];\n      Delay6_reg_next_im[Delay6_t_0_0 + 32'sd1] = Delay6_reg_im[Delay6_t_0_0];\n    end\n\n  end\n\n  assign dataOut_re = Delay6_out1_re;\n\n  assign dataOut_im = Delay6_out1_im;\n\n  assign validIn_1 = validIn;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay21_output_process\n      if (reset == 1'b1) begin\n        validIn_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          validIn_2 <= validIn_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay7_process\n      if (reset == 1'b1) begin\n        Delay7_reg <= {9{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay7_reg[0] <= validIn_2;\n          Delay7_reg[32'sd8:32'sd1] <= Delay7_reg[32'sd7:32'sd0];\n        end\n      end\n    end\n\n  assign Delay7_out1 = Delay7_reg[8];\n\n  assign validOut = Delay7_out1;\n\nendmodule  // Correlator_block2\n\n"},{"name":"extractLTFs.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/extractLTFs.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: extractLTFs\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Peak Searcher/maxPeakSearcher/extractLTFs\n// Hierarchy Level: 4\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule extractLTFs\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb,\n           enb_1,\n           rst,\n           valid,\n           count);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb;\n  input   enb_1;\n  input   rst;\n  output  valid;\n  output  [15:0] count;  // uint16\n\n\n  reg  [2:0] rd_12_reg;  // ufix1 [3]\n  wire rst_1;\n  wire enb_2;\n  reg  [2:0] rd_2_reg;  // ufix1 [3]\n  wire enb_3;\n  wire [15:0] count_step;  // uint16\n  wire [15:0] count_from;  // uint16\n  wire [15:0] count_reset;  // uint16\n  reg [15:0] HDL_Counter_out1;  // uint16\n  wire [15:0] count_1;  // uint16\n  reg [15:0] count_2;  // uint16\n  wire need_to_wrap;\n  reg  need_to_wrap_1;\n  wire [15:0] count_value;  // uint16\n  reg [15:0] count_value_1;  // uint16\n  wire [15:0] HDL_Counter_out1_1;  // uint16\n  wire [15:0] HDL_Counter_out1_2;  // uint16\n  reg [15:0] rd_3_reg [0:1];  // ufix16 [2]\n  wire [15:0] rd_3_reg_next [0:1];  // ufix16 [2]\n  wire [15:0] HDL_Counter_out1_3;  // uint16\n  wire [15:0] count_3;  // uint16\n  reg [15:0] count_4;  // uint16\n  wire [15:0] count_5;  // uint16\n  reg [15:0] count_6;  // uint16\n  reg [15:0] HDL_Counter_bypass_reg;  // ufix16\n  wire [15:0] HDL_Counter_out1_4;  // uint16\n  reg [15:0] HDL_Counter_out1_5;  // uint16\n  wire Compare_To_Constant_out1;\n  wire enb_4;\n  reg  enb_5;\n  wire Logical_Operator_out1;\n  reg  Logical_Operator_out1_1;\n  reg  Logical_Operator_out1_2;\n  wire [15:0] count_step_1;  // uint16\n  wire [15:0] count_from_1;  // uint16\n  wire [15:0] count_reset_1;  // uint16\n  reg [15:0] HDL_Counter1_out1;  // uint16\n  wire [15:0] count_7;  // uint16\n  reg [15:0] count_8;  // uint16\n  wire need_to_wrap_2;\n  reg  need_to_wrap_3;\n  wire [15:0] count_value_2;  // uint16\n  reg [15:0] count_value_3;  // uint16\n  reg [15:0] rd_71_reg [0:1];  // ufix16 [2]\n  wire [15:0] rd_71_reg_next [0:1];  // ufix16 [2]\n  wire [15:0] HDL_Counter1_out1_1;  // uint16\n  wire [15:0] count_9;  // uint16\n  reg [15:0] count_10;  // uint16\n  wire [15:0] count_11;  // uint16\n  reg [15:0] count_12;  // uint16\n  reg [15:0] HDL_Counter1_bypass_reg;  // ufix16\n  wire [15:0] HDL_Counter1_out1_2;  // uint16\n  wire [15:0] HDL_Counter1_out1_3;  // uint16\n  wire Compare_To_Constant1_out1;\n  reg  Compare_To_Constant1_out1_1;\n  wire Logical_Operator1_out1;\n  reg signed [31:0] rd_3_t_0_0;  // int32\n  reg signed [31:0] rd_3_t_1;  // int32\n  reg signed [31:0] rd_71_t_0_0;  // int32\n  reg signed [31:0] rd_71_t_1;  // int32\n\n\n  always @(posedge clk or posedge reset)\n    begin : rd_12_process\n      if (reset == 1'b1) begin\n        rd_12_reg <= {3{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          rd_12_reg[0] <= rst;\n          rd_12_reg[32'sd2:32'sd1] <= rd_12_reg[32'sd1:32'sd0];\n        end\n      end\n    end\n\n  assign rst_1 = rd_12_reg[2];\n\n  assign enb_2 = enb_1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        rd_2_reg <= {3{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          rd_2_reg[0] <= enb_2;\n          rd_2_reg[32'sd2:32'sd1] <= rd_2_reg[32'sd1:32'sd0];\n        end\n      end\n    end\n\n  assign enb_3 = rd_2_reg[2];\n\n  // Count limited, Unsigned Counter\n  //  initial value   = 0\n  //  step value      = 1\n  //  count to value  = 65535\n  assign count_step = 16'b0000000000000001;\n\n  assign count_from = 16'b0000000000000000;\n\n  assign count_reset = 16'b0000000000000000;\n\n  assign count_1 = HDL_Counter_out1 + count_step;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        count_2 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          count_2 <= count_1;\n        end\n      end\n    end\n\n  assign need_to_wrap = HDL_Counter_out1 == 16'b1111111111111111;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        need_to_wrap_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          need_to_wrap_1 <= need_to_wrap;\n        end\n      end\n    end\n\n  assign count_value = (need_to_wrap_1 == 1'b0 ? count_2 :\n              count_from);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        count_value_1 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          count_value_1 <= count_value;\n        end\n      end\n    end\n\n  assign HDL_Counter_out1_2 = HDL_Counter_out1_1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        HDL_Counter_out1 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          HDL_Counter_out1 <= HDL_Counter_out1_2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        for(rd_3_t_1 = 32'sd0; rd_3_t_1 <= 32'sd1; rd_3_t_1 = rd_3_t_1 + 32'sd1) begin\n          rd_3_reg[rd_3_t_1] <= 16'b0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(rd_3_t_0_0 = 32'sd0; rd_3_t_0_0 <= 32'sd1; rd_3_t_0_0 = rd_3_t_0_0 + 32'sd1) begin\n            rd_3_reg[rd_3_t_0_0] <= rd_3_reg_next[rd_3_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign HDL_Counter_out1_3 = rd_3_reg[1];\n  assign rd_3_reg_next[0] = HDL_Counter_out1;\n  assign rd_3_reg_next[1] = rd_3_reg[0];\n\n  assign count_3 = (enb_3 == 1'b0 ? HDL_Counter_out1_3 :\n              count_value_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        count_4 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          count_4 <= count_3;\n        end\n      end\n    end\n\n  assign count_5 = (rst_1 == 1'b0 ? count_4 :\n              count_reset);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay_process\n      if (reset == 1'b1) begin\n        count_6 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          count_6 <= count_5;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : HDL_Counter_bypass_process\n      if (reset == 1'b1) begin\n        HDL_Counter_bypass_reg <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          HDL_Counter_bypass_reg <= count_6;\n        end\n      end\n    end\n\n  assign HDL_Counter_out1_1 = (enb_1_8_1 == 1'b1 ? count_6 :\n              HDL_Counter_bypass_reg);\n\n  assign HDL_Counter_out1_4 = HDL_Counter_out1_1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_21_process\n      if (reset == 1'b1) begin\n        HDL_Counter_out1_5 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          HDL_Counter_out1_5 <= HDL_Counter_out1_4;\n        end\n      end\n    end\n\n  assign Compare_To_Constant_out1 = HDL_Counter_out1_5 >= 16'b0000000010011111;\n\n  assign enb_4 = enb_1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_31_process\n      if (reset == 1'b1) begin\n        enb_5 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          enb_5 <= enb_4;\n        end\n      end\n    end\n\n  assign Logical_Operator_out1 = Compare_To_Constant_out1 & enb_5;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_41_process\n      if (reset == 1'b1) begin\n        Logical_Operator_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          Logical_Operator_out1_1 <= Logical_Operator_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_61_process\n      if (reset == 1'b1) begin\n        Logical_Operator_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          Logical_Operator_out1_2 <= Logical_Operator_out1_1;\n        end\n      end\n    end\n\n  // Count limited, Unsigned Counter\n  //  initial value   = 0\n  //  step value      = 1\n  //  count to value  = 65535\n  assign count_step_1 = 16'b0000000000000001;\n\n  assign count_from_1 = 16'b0000000000000000;\n\n  assign count_reset_1 = 16'b0000000000000000;\n\n  assign count_7 = HDL_Counter1_out1 + count_step_1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        count_8 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          count_8 <= count_7;\n        end\n      end\n    end\n\n  assign need_to_wrap_2 = HDL_Counter1_out1 == 16'b1111111111111111;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        need_to_wrap_3 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          need_to_wrap_3 <= need_to_wrap_2;\n        end\n      end\n    end\n\n  assign count_value_2 = (need_to_wrap_3 == 1'b0 ? count_8 :\n              count_from_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_10_process\n      if (reset == 1'b1) begin\n        count_value_3 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          count_value_3 <= count_value_2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_71_process\n      if (reset == 1'b1) begin\n        for(rd_71_t_1 = 32'sd0; rd_71_t_1 <= 32'sd1; rd_71_t_1 = rd_71_t_1 + 32'sd1) begin\n          rd_71_reg[rd_71_t_1] <= 16'b0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(rd_71_t_0_0 = 32'sd0; rd_71_t_0_0 <= 32'sd1; rd_71_t_0_0 = rd_71_t_0_0 + 32'sd1) begin\n            rd_71_reg[rd_71_t_0_0] <= rd_71_reg_next[rd_71_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign HDL_Counter1_out1_1 = rd_71_reg[1];\n  assign rd_71_reg_next[0] = HDL_Counter1_out1;\n  assign rd_71_reg_next[1] = rd_71_reg[0];\n\n  assign count_9 = (Logical_Operator_out1_2 == 1'b0 ? HDL_Counter1_out1_1 :\n              count_value_3);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_11_process\n      if (reset == 1'b1) begin\n        count_10 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          count_10 <= count_9;\n        end\n      end\n    end\n\n  assign count_11 = (rst_1 == 1'b0 ? count_10 :\n              count_reset_1);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay1_process\n      if (reset == 1'b1) begin\n        count_12 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          count_12 <= count_11;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : HDL_Counter1_bypass_process\n      if (reset == 1'b1) begin\n        HDL_Counter1_bypass_reg <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          HDL_Counter1_bypass_reg <= count_12;\n        end\n      end\n    end\n\n  assign HDL_Counter1_out1_2 = (enb_1_8_1 == 1'b1 ? count_12 :\n              HDL_Counter1_bypass_reg);\n\n  assign HDL_Counter1_out1_3 = HDL_Counter1_out1_2;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_01_process\n      if (reset == 1'b1) begin\n        HDL_Counter1_out1 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          HDL_Counter1_out1 <= HDL_Counter1_out1_3;\n        end\n      end\n    end\n\n  assign Compare_To_Constant1_out1 = HDL_Counter1_out1 < 16'b0000000010000001;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        Compare_To_Constant1_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          Compare_To_Constant1_out1_1 <= Compare_To_Constant1_out1;\n        end\n      end\n    end\n\n  assign Logical_Operator1_out1 = Compare_To_Constant1_out1_1 & Logical_Operator_out1_1;\n\n  assign valid = Logical_Operator1_out1;\n\n  assign count = HDL_Counter1_out1;\n\nendmodule  // extractLTFs\n\n"},{"name":"maxPeakSearcher.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/maxPeakSearcher.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: maxPeakSearcher\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Peak Searcher/maxPeakSearcher/maxPeakSearcher\n// Hierarchy Level: 4\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule maxPeakSearcher\n          (clk,\n           reset,\n           enb_1_8_0,\n           dataIn,\n           validIn,\n           countValue,\n           reset_1,\n           maxPeak);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_0;\n  input   signed [31:0] dataIn;  // sfix32_En15\n  input   validIn;\n  input   [15:0] countValue;  // uint16\n  input   reset_1;\n  output  [15:0] maxPeak;  // uint16\n\n\n  reg [15:0] maxPeak_1;  // uint16\n  reg [15:0] maxPeakReg;  // uint16\n  reg  maxPeakReg_not_empty;\n  reg [15:0] maxPeakPrev;  // uint16\n  reg signed [31:0] maxValueReg;  // sfix32\n  reg [15:0] maxPeakReg_next;  // uint16\n  reg  maxPeakReg_not_empty_next;\n  reg [15:0] maxPeakPrev_next;  // uint16\n  reg signed [31:0] maxValueReg_next;  // sfix32_En15\n  reg [15:0] maxPeakReg_temp;  // uint16\n  reg [15:0] maxPeakPrev_temp;  // uint16\n  reg signed [31:0] maxValueReg_temp;  // sfix32_En15\n  reg signed [16:0] sub_temp;  // sfix17\n  reg signed [16:0] t_0;  // sfix17\n\n\n  always @(posedge clk or posedge reset)\n    begin : maxPeakSearcher_1_process\n      if (reset == 1'b1) begin\n        maxPeakReg_not_empty <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          maxPeakReg <= maxPeakReg_next;\n          maxPeakReg_not_empty <= maxPeakReg_not_empty_next;\n          maxPeakPrev <= maxPeakPrev_next;\n          maxValueReg <= maxValueReg_next;\n        end\n      end\n    end\n\n  always @(countValue, dataIn, maxPeakPrev, maxPeakReg, maxPeakReg_not_empty, maxValueReg,\n       reset_1, validIn) begin\n    sub_temp = 17'sb00000000000000000;\n    t_0 = 17'sb00000000000000000;\n    maxPeakReg_temp = maxPeakReg;\n    maxPeakPrev_temp = maxPeakPrev;\n    maxValueReg_temp = maxValueReg;\n    maxPeakReg_not_empty_next = maxPeakReg_not_empty;\n    if (( ! maxPeakReg_not_empty) || reset_1) begin\n      maxValueReg_temp = 32'sb00000000000000000000000000000000;\n      maxPeakReg_temp = 16'd0;\n      maxPeakReg_not_empty_next = 1'b1;\n      maxPeakPrev_temp = 16'd0;\n    end\n    if (validIn && (dataIn > maxValueReg_temp)) begin\n      maxPeakReg_temp = countValue;\n      maxValueReg_temp = dataIn;\n    end\n    if (countValue == 16'd127) begin\n      t_0 = {1'b0, maxPeakReg_temp};\n      sub_temp = t_0 - 17'sb00000000001000000;\n      if (sub_temp[16] == 1'b1) begin\n        maxPeakPrev_temp = 16'b0000000000000000;\n      end\n      else begin\n        maxPeakPrev_temp = sub_temp[15:0];\n      end\n    end\n    maxPeak_1 = maxPeakPrev_temp;\n    maxPeakReg_next = maxPeakReg_temp;\n    maxPeakPrev_next = maxPeakPrev_temp;\n    maxValueReg_next = maxValueReg_temp;\n  end\n\n  assign maxPeak = maxPeak_1;\n\nendmodule  // maxPeakSearcher\n\n"},{"name":"maxPeakSearcher_block.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/maxPeakSearcher_block.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: maxPeakSearcher_block\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Peak Searcher/maxPeakSearcher\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule maxPeakSearcher_block\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           corrIn,\n           corrValid,\n           startIn,\n           validIn,\n           dataIn_re,\n           dataIn_im,\n           rstIn,\n           maxPeakValue,\n           countRst,\n           dataOut_re,\n           dataOut_im,\n           validOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   signed [31:0] corrIn;  // sfix32_En15\n  input   corrValid;\n  input   startIn;\n  input   validIn;\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  input   rstIn;\n  output  [15:0] maxPeakValue;  // uint16\n  output  countRst;\n  output  signed [15:0] dataOut_re;  // sfix16_En12\n  output  signed [15:0] dataOut_im;  // sfix16_En12\n  output  validOut;\n\n\n  wire signed [31:0] corrIn_1;  // sfix32_En15\n  reg signed [31:0] corrIn_2;  // sfix32_En15\n  reg signed [31:0] Delay27_out1;  // sfix32_En15\n  wire signed [31:0] Delay27_out1_1;  // sfix32_En15\n  reg signed [31:0] maxPeakSearcher1_bypass_reg;  // sfix32\n  wire signed [31:0] Delay27_out1_2;  // sfix32_En15\n  wire rstIn_1;\n  reg  rstIn_2;\n  wire startIn_1;\n  reg  startIn_2;\n  wire Logical_Operator_out1;\n  wire extractLTFs_valid;\n  wire [15:0] extractLTFs_count;  // uint16\n  reg  extractLTFs_valid_1;\n  reg  Delay28_bypass_reg;  // ufix1\n  wire Delay28_out1;\n  reg [15:0] extractLTFs_count_1;  // uint16\n  reg [15:0] Delay29_bypass_reg;  // ufix16\n  wire [15:0] Delay29_out1;  // uint16\n  reg  Logical_Operator_out1_1;\n  reg  Logical_Operator_out1_2;\n  reg  [157:0] Delay9_reg;  // ufix1 [158]\n  wire Delay9_out1;\n  wire Delay9_out1_1;\n  reg  Delay9_out1_2;\n  reg  Delay30_out1;\n  wire [15:0] maxPeak;  // uint16\n  reg  Delay9_out1_3;\n  reg  [129:0] Delay8_reg;  // ufix1 [130]\n  wire Delay8_out1;\n  wire signed [15:0] dataIn_re_1;  // sfix16_En12\n  wire signed [15:0] dataIn_im_1;  // sfix16_En12\n  reg signed [15:0] dataIn_re_2;  // sfix16_En12\n  reg signed [15:0] dataIn_im_2;  // sfix16_En12\n  reg signed [15:0] Delay1_reg_re [0:158];  // sfix16_En12 [159]\n  reg signed [15:0] Delay1_reg_im [0:158];  // sfix16_En12 [159]\n  reg signed [15:0] Delay1_reg_next_re [0:158];  // sfix16_En12 [159]\n  reg signed [15:0] Delay1_reg_next_im [0:158];  // sfix16_En12 [159]\n  reg signed [15:0] Delay1_out1_re;  // sfix16_En12\n  reg signed [15:0] Delay1_out1_im;  // sfix16_En12\n  wire signed [15:0] Delay1_out1_re_1;  // sfix16_En12\n  wire signed [15:0] Delay1_out1_im_1;  // sfix16_En12\n  reg signed [15:0] Delay1_out1_re_2;  // sfix16_En12\n  reg signed [15:0] Delay1_out1_im_2;  // sfix16_En12\n  reg signed [15:0] Delay4_reg_re [0:129];  // sfix16_En12 [130]\n  reg signed [15:0] Delay4_reg_im [0:129];  // sfix16_En12 [130]\n  reg signed [15:0] Delay4_reg_next_re [0:129];  // sfix16_En12 [130]\n  reg signed [15:0] Delay4_reg_next_im [0:129];  // sfix16_En12 [130]\n  reg signed [15:0] Delay4_out1_re;  // sfix16_En12\n  reg signed [15:0] Delay4_out1_im;  // sfix16_En12\n  wire validIn_1;\n  reg  validIn_2;\n  reg  [158:0] Delay3_reg;  // ufix1 [159]\n  wire Delay3_out1;\n  wire Delay3_out1_1;\n  reg  Delay3_out1_2;\n  reg  [129:0] Delay6_reg;  // ufix1 [130]\n  wire Delay6_out1;\n  reg signed [31:0] Delay1_t_0_0;  // int32\n  reg signed [31:0] Delay1_t_0_1;  // int32\n  reg signed [31:0] Delay1_t_1;  // int32\n  reg signed [31:0] Delay4_t_0_0;  // int32\n  reg signed [31:0] Delay4_t_0_1;  // int32\n  reg signed [31:0] Delay4_t_1;  // int32\n\n\n  assign corrIn_1 = corrIn;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay271_output_process\n      if (reset == 1'b1) begin\n        corrIn_2 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          corrIn_2 <= corrIn_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay27_process\n      if (reset == 1'b1) begin\n        Delay27_out1 <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay27_out1 <= corrIn_2;\n        end\n      end\n    end\n\n  assign Delay27_out1_1 = Delay27_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : maxPeakSearcher1_bypass_process\n      if (reset == 1'b1) begin\n        maxPeakSearcher1_bypass_reg <= 32'sb00000000000000000000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          maxPeakSearcher1_bypass_reg <= Delay27_out1_1;\n        end\n      end\n    end\n\n  assign Delay27_out1_2 = (enb_1_8_1 == 1'b1 ? Delay27_out1_1 :\n              maxPeakSearcher1_bypass_reg);\n\n  assign rstIn_1 = rstIn;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        rstIn_2 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          rstIn_2 <= rstIn_1;\n        end\n      end\n    end\n\n  assign startIn_1 = startIn;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        startIn_2 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          startIn_2 <= startIn_1;\n        end\n      end\n    end\n\n  assign Logical_Operator_out1 = rstIn_2 | startIn_2;\n\n  extractLTFs u_extractLTFs (.clk(clk),\n                             .reset(reset),\n                             .enb_1_8_1(enb_1_8_1),\n                             .enb(enb),\n                             .enb_1(corrValid),\n                             .rst(Logical_Operator_out1),\n                             .valid(extractLTFs_valid),\n                             .count(extractLTFs_count)  // uint16\n                             );\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay1_process\n      if (reset == 1'b1) begin\n        extractLTFs_valid_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          extractLTFs_valid_1 <= extractLTFs_valid;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay28_bypass_process\n      if (reset == 1'b1) begin\n        Delay28_bypass_reg <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay28_bypass_reg <= extractLTFs_valid_1;\n        end\n      end\n    end\n\n  assign Delay28_out1 = (enb_1_8_1 == 1'b1 ? extractLTFs_valid_1 :\n              Delay28_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay2_process\n      if (reset == 1'b1) begin\n        extractLTFs_count_1 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          extractLTFs_count_1 <= extractLTFs_count;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay29_bypass_process\n      if (reset == 1'b1) begin\n        Delay29_bypass_reg <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay29_bypass_reg <= extractLTFs_count_1;\n        end\n      end\n    end\n\n  assign Delay29_out1 = (enb_1_8_1 == 1'b1 ? extractLTFs_count_1 :\n              Delay29_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay_process\n      if (reset == 1'b1) begin\n        Logical_Operator_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          Logical_Operator_out1_1 <= Logical_Operator_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay91_output_process\n      if (reset == 1'b1) begin\n        Logical_Operator_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Logical_Operator_out1_2 <= Logical_Operator_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay9_process\n      if (reset == 1'b1) begin\n        Delay9_reg <= {158{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay9_reg[0] <= Logical_Operator_out1_2;\n          Delay9_reg[32'sd157:32'sd1] <= Delay9_reg[32'sd156:32'sd0];\n        end\n      end\n    end\n\n  assign Delay9_out1 = Delay9_reg[157];\n\n  assign Delay9_out1_1 = Delay9_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay301_output_process\n      if (reset == 1'b1) begin\n        Delay9_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay9_out1_2 <= Delay9_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay30_process\n      if (reset == 1'b1) begin\n        Delay30_out1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay30_out1 <= Delay9_out1_2;\n        end\n      end\n    end\n\n  maxPeakSearcher u_maxPeakSearcher (.clk(clk),\n                                     .reset(reset),\n                                     .enb_1_8_0(enb_1_8_0),\n                                     .dataIn(Delay27_out1_2),  // sfix32_En15\n                                     .validIn(Delay28_out1),\n                                     .countValue(Delay29_out1),  // uint16\n                                     .reset_1(Delay30_out1),\n                                     .maxPeak(maxPeak)  // uint16\n                                     );\n\n  assign maxPeakValue = maxPeak;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay312_output_process\n      if (reset == 1'b1) begin\n        Delay9_out1_3 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay9_out1_3 <= Delay9_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay8_process\n      if (reset == 1'b1) begin\n        Delay8_reg <= {130{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay8_reg[0] <= Delay9_out1_3;\n          Delay8_reg[32'sd129:32'sd1] <= Delay8_reg[32'sd128:32'sd0];\n        end\n      end\n    end\n\n  assign Delay8_out1 = Delay8_reg[129];\n\n  assign countRst = Delay8_out1;\n\n  assign dataIn_re_1 = dataIn_re;\n\n  assign dataIn_im_1 = dataIn_im;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay11_output_process\n      if (reset == 1'b1) begin\n        dataIn_re_2 <= 16'sb0000000000000000;\n        dataIn_im_2 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          dataIn_re_2 <= dataIn_re_1;\n          dataIn_im_2 <= dataIn_im_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_process\n      if (reset == 1'b1) begin\n        for(Delay1_t_1 = 32'sd0; Delay1_t_1 <= 32'sd158; Delay1_t_1 = Delay1_t_1 + 32'sd1) begin\n          Delay1_reg_re[Delay1_t_1] <= 16'sb0000000000000000;\n          Delay1_reg_im[Delay1_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay1_t_0_1 = 32'sd0; Delay1_t_0_1 <= 32'sd158; Delay1_t_0_1 = Delay1_t_0_1 + 32'sd1) begin\n            Delay1_reg_re[Delay1_t_0_1] <= Delay1_reg_next_re[Delay1_t_0_1];\n            Delay1_reg_im[Delay1_t_0_1] <= Delay1_reg_next_im[Delay1_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Delay1_out1_re = Delay1_reg_re[158];\n    Delay1_out1_im = Delay1_reg_im[158];\n    Delay1_reg_next_re[0] = dataIn_re_2;\n    Delay1_reg_next_im[0] = dataIn_im_2;\n\n    for(Delay1_t_0_0 = 32'sd0; Delay1_t_0_0 <= 32'sd157; Delay1_t_0_0 = Delay1_t_0_0 + 32'sd1) begin\n      Delay1_reg_next_re[Delay1_t_0_0 + 32'sd1] = Delay1_reg_re[Delay1_t_0_0];\n      Delay1_reg_next_im[Delay1_t_0_0 + 32'sd1] = Delay1_reg_im[Delay1_t_0_0];\n    end\n\n  end\n\n  assign Delay1_out1_re_1 = Delay1_out1_re;\n\n  assign Delay1_out1_im_1 = Delay1_out1_im;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay21_output_process\n      if (reset == 1'b1) begin\n        Delay1_out1_re_2 <= 16'sb0000000000000000;\n        Delay1_out1_im_2 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay1_out1_re_2 <= Delay1_out1_re_1;\n          Delay1_out1_im_2 <= Delay1_out1_im_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay4_process\n      if (reset == 1'b1) begin\n        for(Delay4_t_1 = 32'sd0; Delay4_t_1 <= 32'sd129; Delay4_t_1 = Delay4_t_1 + 32'sd1) begin\n          Delay4_reg_re[Delay4_t_1] <= 16'sb0000000000000000;\n          Delay4_reg_im[Delay4_t_1] <= 16'sb0000000000000000;\n        end\n      end\n      else begin\n        if (enb_1_8_0) begin\n          for(Delay4_t_0_1 = 32'sd0; Delay4_t_0_1 <= 32'sd129; Delay4_t_0_1 = Delay4_t_0_1 + 32'sd1) begin\n            Delay4_reg_re[Delay4_t_0_1] <= Delay4_reg_next_re[Delay4_t_0_1];\n            Delay4_reg_im[Delay4_t_0_1] <= Delay4_reg_next_im[Delay4_t_0_1];\n          end\n        end\n      end\n    end\n\n  always @* begin\n    Delay4_out1_re = Delay4_reg_re[129];\n    Delay4_out1_im = Delay4_reg_im[129];\n    Delay4_reg_next_re[0] = Delay1_out1_re_2;\n    Delay4_reg_next_im[0] = Delay1_out1_im_2;\n\n    for(Delay4_t_0_0 = 32'sd0; Delay4_t_0_0 <= 32'sd128; Delay4_t_0_0 = Delay4_t_0_0 + 32'sd1) begin\n      Delay4_reg_next_re[Delay4_t_0_0 + 32'sd1] = Delay4_reg_re[Delay4_t_0_0];\n      Delay4_reg_next_im[Delay4_t_0_0 + 32'sd1] = Delay4_reg_im[Delay4_t_0_0];\n    end\n\n  end\n\n  assign dataOut_re = Delay4_out1_re;\n\n  assign dataOut_im = Delay4_out1_im;\n\n  assign validIn_1 = validIn;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay31_output_process\n      if (reset == 1'b1) begin\n        validIn_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          validIn_2 <= validIn_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay3_process\n      if (reset == 1'b1) begin\n        Delay3_reg <= {159{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay3_reg[0] <= validIn_2;\n          Delay3_reg[32'sd158:32'sd1] <= Delay3_reg[32'sd157:32'sd0];\n        end\n      end\n    end\n\n  assign Delay3_out1 = Delay3_reg[158];\n\n  assign Delay3_out1_1 = Delay3_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay321_output_process\n      if (reset == 1'b1) begin\n        Delay3_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay3_out1_2 <= Delay3_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay6_process\n      if (reset == 1'b1) begin\n        Delay6_reg <= {130{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay6_reg[0] <= Delay3_out1_2;\n          Delay6_reg[32'sd129:32'sd1] <= Delay6_reg[32'sd128:32'sd0];\n        end\n      end\n    end\n\n  assign Delay6_out1 = Delay6_reg[129];\n\n  assign validOut = Delay6_out1;\n\nendmodule  // maxPeakSearcher_block\n\n"},{"name":"peakDetector.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/peakDetector.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: peakDetector\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Peak Searcher/peakDetector\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule peakDetector\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           maxPeakVal,\n           counterRst,\n           dataIn_re,\n           dataIn_im,\n           validIn,\n           lstfStart,\n           validOut,\n           dataOut_re,\n           dataOut_im);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   [15:0] maxPeakVal;  // uint16\n  input   counterRst;\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  input   validIn;\n  output  lstfStart;\n  output  validOut;\n  output  signed [15:0] dataOut_re;  // sfix16_En12\n  output  signed [15:0] dataOut_im;  // sfix16_En12\n\n\n  wire [15:0] maxPeakVal_1;  // uint16\n  reg [15:0] maxPeakVal_2;  // uint16\n  wire counterRst_1;\n  reg  [3:0] rd_4_reg;  // ufix1 [4]\n  wire counterRst_2;\n  wire validIn_1;\n  reg  [2:0] rd_5_reg;  // ufix1 [3]\n  wire validIn_2;\n  wire [15:0] count_step;  // uint16\n  wire [15:0] count_from;  // uint16\n  wire [15:0] count_reset;  // uint16\n  reg [15:0] HDL_Counter2_out1;  // uint16\n  wire [15:0] count;  // uint16\n  reg [15:0] count_1;  // uint16\n  wire need_to_wrap;\n  reg  need_to_wrap_1;\n  wire [15:0] count_value;  // uint16\n  reg [15:0] count_value_1;  // uint16\n  wire [15:0] HDL_Counter2_out1_1;  // uint16\n  wire [15:0] HDL_Counter2_out1_2;  // uint16\n  reg [15:0] rd_6_reg [0:1];  // ufix16 [2]\n  wire [15:0] rd_6_reg_next [0:1];  // ufix16 [2]\n  wire [15:0] HDL_Counter2_out1_3;  // uint16\n  wire [15:0] count_2;  // uint16\n  reg [15:0] count_3;  // uint16\n  wire [15:0] count_4;  // uint16\n  reg [15:0] count_5;  // uint16\n  reg [15:0] HDL_Counter2_bypass_reg;  // ufix16\n  reg [15:0] Delay17_bypass_reg;  // ufix16\n  wire [15:0] Delay17_out1;  // uint16\n  wire [15:0] Delay17_out1_1;  // uint16\n  reg [15:0] Delay18_out1;  // uint16\n  wire [15:0] Delay18_out1_1;  // uint16\n  wire Relational_Operator_out1;\n  reg  validIn_3;\n  reg  Delay21_out1;\n  wire Delay21_out1_1;\n  wire Logical_Operator4_out1;\n  reg  Logical_Operator4_out1_1;\n  reg  Logical_Operator6_out1;\n  reg  Delay12_bypass_reg;  // ufix1\n  wire Delay12_out1;\n  wire Delay12_out1_1;\n  reg  Delay12_out1_2;\n  wire Logical_Operator6_out1_1;\n  reg  Delay10_bypass_reg;  // ufix1\n  wire Delay10_out1;\n  wire Delay10_out1_1;\n  reg  Delay10_out1_2;\n  wire Logical_Operator7_out1;\n  reg  Logical_Operator7_out1_1;\n  reg  Delay11_bypass_reg;  // ufix1\n  wire Delay11_out1;\n  wire Delay11_out1_1;\n  reg  Delay11_out1_2;\n  wire Switch_out1;\n  wire Logical_Operator2_out1;\n  reg  Logical_Operator2_out1_1;\n  reg  Delay7_bypass_reg;  // ufix1\n  wire Delay7_out1;\n  wire Delay7_out1_1;\n  wire Logical_Operator3_out1;\n  reg  dataSelector_3_bypass_reg;  // ufix1\n  wire Logical_Operator3_out1_1;\n  wire signed [15:0] dataIn_re_1;  // sfix16_En12\n  wire signed [15:0] dataIn_im_1;  // sfix16_En12\n  reg signed [15:0] dataIn_re_2;  // sfix16_En12\n  reg signed [15:0] dataIn_im_2;  // sfix16_En12\n  reg signed [15:0] Delay20_out1_re;  // sfix16_En12\n  reg signed [15:0] Delay20_out1_im;  // sfix16_En12\n  wire signed [15:0] Delay20_out1_re_1;  // sfix16_En12\n  wire signed [15:0] Delay20_out1_im_1;  // sfix16_En12\n  reg signed [15:0] dataSelector_1_bypass_reg_re;  // sfix16_En12\n  reg signed [15:0] dataSelector_1_bypass_reg_im;  // sfix16_En12\n  wire signed [15:0] Delay20_out1_re_2;  // sfix16_En12\n  wire signed [15:0] Delay20_out1_im_2;  // sfix16_En12\n  reg  dataSelector_2_bypass_reg;  // ufix1\n  wire Delay21_out1_2;\n  wire signed [15:0] dataSelector_out1_re;  // sfix16_En12\n  wire signed [15:0] dataSelector_out1_im;  // sfix16_En12\n  reg signed [31:0] rd_6_t_0_0;  // int32\n  reg signed [31:0] rd_6_t_1;  // int32\n\n\n  assign maxPeakVal_1 = maxPeakVal;\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay_process\n      if (reset == 1'b1) begin\n        maxPeakVal_2 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          maxPeakVal_2 <= maxPeakVal_1;\n        end\n      end\n    end\n\n  assign counterRst_1 = counterRst;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        rd_4_reg <= {4{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          rd_4_reg[0] <= counterRst_1;\n          rd_4_reg[32'sd3:32'sd1] <= rd_4_reg[32'sd2:32'sd0];\n        end\n      end\n    end\n\n  assign counterRst_2 = rd_4_reg[3];\n\n  assign validIn_1 = validIn;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        rd_5_reg <= {3{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          rd_5_reg[0] <= validIn_1;\n          rd_5_reg[32'sd2:32'sd1] <= rd_5_reg[32'sd1:32'sd0];\n        end\n      end\n    end\n\n  assign validIn_2 = rd_5_reg[2];\n\n  // Count limited, Unsigned Counter\n  //  initial value   = 0\n  //  step value      = 1\n  //  count to value  = 65535\n  assign count_step = 16'b0000000000000001;\n\n  assign count_from = 16'b0000000000000000;\n\n  assign count_reset = 16'b0000000000000000;\n\n  assign count = HDL_Counter2_out1 + count_step;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_8_process\n      if (reset == 1'b1) begin\n        count_1 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          count_1 <= count;\n        end\n      end\n    end\n\n  assign need_to_wrap = HDL_Counter2_out1 == 16'b1111111111111111;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_7_process\n      if (reset == 1'b1) begin\n        need_to_wrap_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          need_to_wrap_1 <= need_to_wrap;\n        end\n      end\n    end\n\n  assign count_value = (need_to_wrap_1 == 1'b0 ? count_1 :\n              count_from);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_9_process\n      if (reset == 1'b1) begin\n        count_value_1 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          count_value_1 <= count_value;\n        end\n      end\n    end\n\n  assign HDL_Counter2_out1_2 = HDL_Counter2_out1_1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        HDL_Counter2_out1 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          HDL_Counter2_out1 <= HDL_Counter2_out1_2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_6_process\n      if (reset == 1'b1) begin\n        for(rd_6_t_1 = 32'sd0; rd_6_t_1 <= 32'sd1; rd_6_t_1 = rd_6_t_1 + 32'sd1) begin\n          rd_6_reg[rd_6_t_1] <= 16'b0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(rd_6_t_0_0 = 32'sd0; rd_6_t_0_0 <= 32'sd1; rd_6_t_0_0 = rd_6_t_0_0 + 32'sd1) begin\n            rd_6_reg[rd_6_t_0_0] <= rd_6_reg_next[rd_6_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign HDL_Counter2_out1_3 = rd_6_reg[1];\n  assign rd_6_reg_next[0] = HDL_Counter2_out1;\n  assign rd_6_reg_next[1] = rd_6_reg[0];\n\n  assign count_2 = (validIn_2 == 1'b0 ? HDL_Counter2_out1_3 :\n              count_value_1);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_10_process\n      if (reset == 1'b1) begin\n        count_3 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          count_3 <= count_2;\n        end\n      end\n    end\n\n  assign count_4 = (counterRst_2 == 1'b0 ? count_3 :\n              count_reset);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay1_process\n      if (reset == 1'b1) begin\n        count_5 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          count_5 <= count_4;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : HDL_Counter2_bypass_process\n      if (reset == 1'b1) begin\n        HDL_Counter2_bypass_reg <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          HDL_Counter2_bypass_reg <= count_5;\n        end\n      end\n    end\n\n  assign HDL_Counter2_out1_1 = (enb_1_8_1 == 1'b1 ? count_5 :\n              HDL_Counter2_bypass_reg);\n\n  always @(posedge clk or posedge reset)\n    begin : Delay17_bypass_process\n      if (reset == 1'b1) begin\n        Delay17_bypass_reg <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay17_bypass_reg <= maxPeakVal_2;\n        end\n      end\n    end\n\n  assign Delay17_out1 = (enb_1_8_1 == 1'b1 ? maxPeakVal_2 :\n              Delay17_bypass_reg);\n\n  assign Delay17_out1_1 = Delay17_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay18_process\n      if (reset == 1'b1) begin\n        Delay18_out1 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay18_out1 <= HDL_Counter2_out1_1;\n        end\n      end\n    end\n\n  assign Delay18_out1_1 = Delay18_out1;\n\n  assign Relational_Operator_out1 = Delay17_out1_1 == Delay18_out1_1;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay211_output_process\n      if (reset == 1'b1) begin\n        validIn_3 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          validIn_3 <= validIn_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay21_process\n      if (reset == 1'b1) begin\n        Delay21_out1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay21_out1 <= validIn_3;\n        end\n      end\n    end\n\n  assign Delay21_out1_1 = Delay21_out1;\n\n  assign Logical_Operator4_out1 = Relational_Operator_out1 & Delay21_out1_1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_31_process\n      if (reset == 1'b1) begin\n        Logical_Operator4_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          Logical_Operator4_out1_1 <= Logical_Operator4_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay12_bypass_process\n      if (reset == 1'b1) begin\n        Delay12_bypass_reg <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay12_bypass_reg <= Logical_Operator6_out1;\n        end\n      end\n    end\n\n  assign Delay12_out1 = (enb_1_8_1 == 1'b1 ? Logical_Operator6_out1 :\n              Delay12_bypass_reg);\n\n  assign Delay12_out1_1 = Delay12_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_51_process\n      if (reset == 1'b1) begin\n        Delay12_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          Delay12_out1_2 <= Delay12_out1_1;\n        end\n      end\n    end\n\n  assign Logical_Operator6_out1_1 = Logical_Operator4_out1_1 | Delay12_out1_2;\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay4_process\n      if (reset == 1'b1) begin\n        Logical_Operator6_out1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          Logical_Operator6_out1 <= Logical_Operator6_out1_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay10_bypass_process\n      if (reset == 1'b1) begin\n        Delay10_bypass_reg <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay10_bypass_reg <= Logical_Operator6_out1;\n        end\n      end\n    end\n\n  assign Delay10_out1 = (enb_1_8_1 == 1'b1 ? Logical_Operator6_out1 :\n              Delay10_bypass_reg);\n\n  assign Delay10_out1_1 = Delay10_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        Delay10_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          Delay10_out1_2 <= Delay10_out1_1;\n        end\n      end\n    end\n\n  assign Logical_Operator7_out1 = Delay10_out1_2 & Logical_Operator4_out1_1;\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay3_process\n      if (reset == 1'b1) begin\n        Logical_Operator7_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          Logical_Operator7_out1_1 <= Logical_Operator7_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay11_bypass_process\n      if (reset == 1'b1) begin\n        Delay11_bypass_reg <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay11_bypass_reg <= Logical_Operator7_out1_1;\n        end\n      end\n    end\n\n  assign Delay11_out1 = (enb_1_8_1 == 1'b1 ? Logical_Operator7_out1_1 :\n              Delay11_bypass_reg);\n\n  assign Delay11_out1_1 = Delay11_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        Delay11_out1_2 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          Delay11_out1_2 <= Delay11_out1_1;\n        end\n      end\n    end\n\n  assign Switch_out1 = (Delay10_out1_2 == 1'b0 ? Logical_Operator4_out1_1 :\n              Delay11_out1_2);\n\n  assign lstfStart = Switch_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay2_process\n      if (reset == 1'b1) begin\n        Logical_Operator2_out1_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          Logical_Operator2_out1_1 <= Logical_Operator2_out1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay7_bypass_process\n      if (reset == 1'b1) begin\n        Delay7_bypass_reg <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          Delay7_bypass_reg <= Logical_Operator2_out1_1;\n        end\n      end\n    end\n\n  assign Delay7_out1 = (enb_1_8_1 == 1'b1 ? Logical_Operator2_out1_1 :\n              Delay7_bypass_reg);\n\n  assign Delay7_out1_1 = Delay7_out1;\n\n  assign Logical_Operator2_out1 = Logical_Operator4_out1 | Delay7_out1_1;\n\n  assign Logical_Operator3_out1 = Logical_Operator2_out1 & Delay21_out1_1;\n\n  assign validOut = Logical_Operator3_out1;\n\n  always @(posedge clk or posedge reset)\n    begin : dataSelector_3_bypass_process\n      if (reset == 1'b1) begin\n        dataSelector_3_bypass_reg <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          dataSelector_3_bypass_reg <= Logical_Operator3_out1;\n        end\n      end\n    end\n\n  assign Logical_Operator3_out1_1 = (enb_1_8_1 == 1'b1 ? Logical_Operator3_out1 :\n              dataSelector_3_bypass_reg);\n\n  assign dataIn_re_1 = dataIn_re;\n\n  assign dataIn_im_1 = dataIn_im;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay201_output_process\n      if (reset == 1'b1) begin\n        dataIn_re_2 <= 16'sb0000000000000000;\n        dataIn_im_2 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          dataIn_re_2 <= dataIn_re_1;\n          dataIn_im_2 <= dataIn_im_1;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay20_process\n      if (reset == 1'b1) begin\n        Delay20_out1_re <= 16'sb0000000000000000;\n        Delay20_out1_im <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay20_out1_re <= dataIn_re_2;\n          Delay20_out1_im <= dataIn_im_2;\n        end\n      end\n    end\n\n  assign Delay20_out1_re_1 = Delay20_out1_re;\n\n  assign Delay20_out1_im_1 = Delay20_out1_im;\n\n  always @(posedge clk or posedge reset)\n    begin : dataSelector_1_bypass_process\n      if (reset == 1'b1) begin\n        dataSelector_1_bypass_reg_re <= 16'sb0000000000000000;\n        dataSelector_1_bypass_reg_im <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          dataSelector_1_bypass_reg_im <= Delay20_out1_im_1;\n          dataSelector_1_bypass_reg_re <= Delay20_out1_re_1;\n        end\n      end\n    end\n\n  assign Delay20_out1_re_2 = (enb_1_8_1 == 1'b1 ? Delay20_out1_re_1 :\n              dataSelector_1_bypass_reg_re);\n  assign Delay20_out1_im_2 = (enb_1_8_1 == 1'b1 ? Delay20_out1_im_1 :\n              dataSelector_1_bypass_reg_im);\n\n  always @(posedge clk or posedge reset)\n    begin : dataSelector_2_bypass_process\n      if (reset == 1'b1) begin\n        dataSelector_2_bypass_reg <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          dataSelector_2_bypass_reg <= Delay21_out1_1;\n        end\n      end\n    end\n\n  assign Delay21_out1_2 = (enb_1_8_1 == 1'b1 ? Delay21_out1_1 :\n              dataSelector_2_bypass_reg);\n\n  MATLAB_Function1 u_dataSelector (.syncEn(Logical_Operator3_out1_1),\n                                   .dataIn_re(Delay20_out1_re_2),  // sfix16_En12\n                                   .dataIn_im(Delay20_out1_im_2),  // sfix16_En12\n                                   .validIn(Delay21_out1_2),\n                                   .dataOut_re(dataSelector_out1_re),  // sfix16_En12\n                                   .dataOut_im(dataSelector_out1_im)  // sfix16_En12\n                                   );\n\n  assign dataOut_re = dataSelector_out1_re;\n\n  assign dataOut_im = dataSelector_out1_im;\n\nendmodule  // peakDetector\n\n"},{"name":"Peak_Searcher.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Peak_Searcher.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Peak_Searcher\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Peak Searcher\n// Hierarchy Level: 2\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Peak_Searcher\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           corrIn,\n           corrValid,\n           startIn,\n           dataIn_re,\n           dataIn_im,\n           validIn,\n           rstIn,\n           lstfStart,\n           validOut,\n           dataOut_re,\n           dataOut_im);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   signed [31:0] corrIn;  // sfix32_En15\n  input   corrValid;\n  input   startIn;\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  input   validIn;\n  input   rstIn;\n  output  lstfStart;\n  output  validOut;\n  output  signed [15:0] dataOut_re;  // sfix16_En12\n  output  signed [15:0] dataOut_im;  // sfix16_En12\n\n\n  wire [15:0] maxPeak;  // uint16\n  wire maxPeakSearcher_countRst;\n  wire signed [15:0] maxPeakSearcher_dataOut_re;  // sfix16_En12\n  wire signed [15:0] maxPeakSearcher_dataOut_im;  // sfix16_En12\n  wire maxPeakSearcher_validOut;\n  wire peakDetector_lstfStart;\n  wire peakDetector_validOut;\n\n\n  maxPeakSearcher_block u_maxPeakSearcher (.clk(clk),\n                                           .reset(reset),\n                                           .enb_1_8_1(enb_1_8_1),\n                                           .enb_1_8_0(enb_1_8_0),\n                                           .enb(enb),\n                                           .corrIn(corrIn),  // sfix32_En15\n                                           .corrValid(corrValid),\n                                           .startIn(startIn),\n                                           .validIn(validIn),\n                                           .dataIn_re(dataIn_re),  // sfix16_En12\n                                           .dataIn_im(dataIn_im),  // sfix16_En12\n                                           .rstIn(rstIn),\n                                           .maxPeakValue(maxPeak),  // uint16\n                                           .countRst(maxPeakSearcher_countRst),\n                                           .dataOut_re(maxPeakSearcher_dataOut_re),  // sfix16_En12\n                                           .dataOut_im(maxPeakSearcher_dataOut_im),  // sfix16_En12\n                                           .validOut(maxPeakSearcher_validOut)\n                                           );\n\n  peakDetector u_peakDetector (.clk(clk),\n                               .reset(reset),\n                               .enb_1_8_1(enb_1_8_1),\n                               .enb_1_8_0(enb_1_8_0),\n                               .enb(enb),\n                               .maxPeakVal(maxPeak),  // uint16\n                               .counterRst(maxPeakSearcher_countRst),\n                               .dataIn_re(maxPeakSearcher_dataOut_re),  // sfix16_En12\n                               .dataIn_im(maxPeakSearcher_dataOut_im),  // sfix16_En12\n                               .validIn(maxPeakSearcher_validOut),\n                               .lstfStart(peakDetector_lstfStart),\n                               .validOut(peakDetector_validOut),\n                               .dataOut_re(dataOut_re),  // sfix16_En12\n                               .dataOut_im(dataOut_im)  // sfix16_En12\n                               );\n\n  assign lstfStart = peakDetector_lstfStart;\n\n  assign validOut = peakDetector_validOut;\n\nendmodule  // Peak_Searcher\n\n"},{"name":"Fine_Time_Sync.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Fine_Time_Sync.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Fine_Time_Sync\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync\n// Hierarchy Level: 1\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Fine_Time_Sync\n          (clk,\n           reset,\n           enb_1_8_1,\n           enb_1_8_0,\n           enb,\n           enb_1_1_1,\n           dataIn_re,\n           dataIn_im,\n           validIn,\n           lstfStart,\n           rstIn,\n           dataOut_re,\n           dataOut_im,\n           validOut,\n           Lstf_start,\n           rstOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_1;\n  input   enb_1_8_0;\n  input   enb;\n  input   enb_1_1_1;\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  input   validIn;\n  input   lstfStart;\n  input   rstIn;\n  output  signed [15:0] dataOut_re;  // sfix16_En12\n  output  signed [15:0] dataOut_im;  // sfix16_En12\n  output  validOut;\n  output  Lstf_start;\n  output  rstOut;\n\n\n  wire signed [31:0] Correlator_corrOut;  // sfix32_En15\n  wire Correlator_corrValid;\n  wire Correlator_startOut;\n  wire signed [15:0] Correlator_dataOut_re;  // sfix16_En12\n  wire signed [15:0] Correlator_dataOut_im;  // sfix16_En12\n  wire Correlator_validOut;\n  wire Peak_Searcher_lstfStart;\n  wire Peak_Searcher_validOut;\n\n\n  Correlator_block2 u_Correlator (.clk(clk),\n                                  .reset(reset),\n                                  .enb_1_8_1(enb_1_8_1),\n                                  .enb_1_8_0(enb_1_8_0),\n                                  .enb(enb),\n                                  .enb_1_1_1(enb_1_1_1),\n                                  .dataIn_re(dataIn_re),  // sfix16_En12\n                                  .dataIn_im(dataIn_im),  // sfix16_En12\n                                  .validIn(validIn),\n                                  .startIn(lstfStart),\n                                  .rstIn(rstIn),\n                                  .corrOut(Correlator_corrOut),  // sfix32_En15\n                                  .corrValid(Correlator_corrValid),\n                                  .startOut(Correlator_startOut),\n                                  .dataOut_re(Correlator_dataOut_re),  // sfix16_En12\n                                  .dataOut_im(Correlator_dataOut_im),  // sfix16_En12\n                                  .validOut(Correlator_validOut)\n                                  );\n\n  Peak_Searcher u_Peak_Searcher (.clk(clk),\n                                 .reset(reset),\n                                 .enb_1_8_1(enb_1_8_1),\n                                 .enb_1_8_0(enb_1_8_0),\n                                 .enb(enb),\n                                 .corrIn(Correlator_corrOut),  // sfix32_En15\n                                 .corrValid(Correlator_corrValid),\n                                 .startIn(Correlator_startOut),\n                                 .dataIn_re(Correlator_dataOut_re),  // sfix16_En12\n                                 .dataIn_im(Correlator_dataOut_im),  // sfix16_En12\n                                 .validIn(Correlator_validOut),\n                                 .rstIn(rstIn),\n                                 .lstfStart(Peak_Searcher_lstfStart),\n                                 .validOut(Peak_Searcher_validOut),\n                                 .dataOut_re(dataOut_re),  // sfix16_En12\n                                 .dataOut_im(dataOut_im)  // sfix16_En12\n                                 );\n\n  assign validOut = Peak_Searcher_validOut;\n\n  assign Lstf_start = Peak_Searcher_lstfStart;\n\n  assign rstOut = rstIn;\n\nendmodule  // Fine_Time_Sync\n\n"},{"name":"FilterCoef.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterCoef.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: FilterCoef\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Rx Filter/Discrete FIR \n// Filter/Filter/FilterCoe\n// Hierarchy Level: 4\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule FilterCoef\n          (CoefOut_0,\n           CoefOut_1,\n           CoefOut_2,\n           CoefOut_3,\n           CoefOut_4,\n           CoefOut_5,\n           CoefOut_6,\n           CoefOut_7,\n           CoefOut_8,\n           CoefOut_9,\n           CoefOut_10,\n           CoefOut_11,\n           CoefOut_12,\n           CoefOut_13,\n           CoefOut_14,\n           CoefOut_15,\n           CoefOut_16,\n           CoefOut_17,\n           CoefOut_18,\n           CoefOut_19,\n           CoefOut_20,\n           CoefOut_21,\n           CoefOut_22,\n           CoefOut_23,\n           CoefOut_24,\n           CoefOut_25,\n           CoefOut_26,\n           CoefOut_27,\n           CoefOut_28,\n           CoefOut_29,\n           CoefOut_30,\n           CoefOut_31,\n           CoefOut_32,\n           CoefOut_33,\n           CoefOut_34,\n           CoefOut_35,\n           CoefOut_36,\n           CoefOut_37,\n           CoefOut_38,\n           CoefOut_39,\n           CoefOut_40,\n           CoefOut_41,\n           CoefOut_42,\n           CoefOut_43,\n           CoefOut_44,\n           CoefOut_45,\n           CoefOut_46,\n           CoefOut_47,\n           CoefOut_48,\n           CoefOut_49,\n           CoefOut_50);\n\n\n  output  signed [15:0] CoefOut_0;  // sfix16_En15\n  output  signed [15:0] CoefOut_1;  // sfix16_En15\n  output  signed [15:0] CoefOut_2;  // sfix16_En15\n  output  signed [15:0] CoefOut_3;  // sfix16_En15\n  output  signed [15:0] CoefOut_4;  // sfix16_En15\n  output  signed [15:0] CoefOut_5;  // sfix16_En15\n  output  signed [15:0] CoefOut_6;  // sfix16_En15\n  output  signed [15:0] CoefOut_7;  // sfix16_En15\n  output  signed [15:0] CoefOut_8;  // sfix16_En15\n  output  signed [15:0] CoefOut_9;  // sfix16_En15\n  output  signed [15:0] CoefOut_10;  // sfix16_En15\n  output  signed [15:0] CoefOut_11;  // sfix16_En15\n  output  signed [15:0] CoefOut_12;  // sfix16_En15\n  output  signed [15:0] CoefOut_13;  // sfix16_En15\n  output  signed [15:0] CoefOut_14;  // sfix16_En15\n  output  signed [15:0] CoefOut_15;  // sfix16_En15\n  output  signed [15:0] CoefOut_16;  // sfix16_En15\n  output  signed [15:0] CoefOut_17;  // sfix16_En15\n  output  signed [15:0] CoefOut_18;  // sfix16_En15\n  output  signed [15:0] CoefOut_19;  // sfix16_En15\n  output  signed [15:0] CoefOut_20;  // sfix16_En15\n  output  signed [15:0] CoefOut_21;  // sfix16_En15\n  output  signed [15:0] CoefOut_22;  // sfix16_En15\n  output  signed [15:0] CoefOut_23;  // sfix16_En15\n  output  signed [15:0] CoefOut_24;  // sfix16_En15\n  output  signed [15:0] CoefOut_25;  // sfix16_En15\n  output  signed [15:0] CoefOut_26;  // sfix16_En15\n  output  signed [15:0] CoefOut_27;  // sfix16_En15\n  output  signed [15:0] CoefOut_28;  // sfix16_En15\n  output  signed [15:0] CoefOut_29;  // sfix16_En15\n  output  signed [15:0] CoefOut_30;  // sfix16_En15\n  output  signed [15:0] CoefOut_31;  // sfix16_En15\n  output  signed [15:0] CoefOut_32;  // sfix16_En15\n  output  signed [15:0] CoefOut_33;  // sfix16_En15\n  output  signed [15:0] CoefOut_34;  // sfix16_En15\n  output  signed [15:0] CoefOut_35;  // sfix16_En15\n  output  signed [15:0] CoefOut_36;  // sfix16_En15\n  output  signed [15:0] CoefOut_37;  // sfix16_En15\n  output  signed [15:0] CoefOut_38;  // sfix16_En15\n  output  signed [15:0] CoefOut_39;  // sfix16_En15\n  output  signed [15:0] CoefOut_40;  // sfix16_En15\n  output  signed [15:0] CoefOut_41;  // sfix16_En15\n  output  signed [15:0] CoefOut_42;  // sfix16_En15\n  output  signed [15:0] CoefOut_43;  // sfix16_En15\n  output  signed [15:0] CoefOut_44;  // sfix16_En15\n  output  signed [15:0] CoefOut_45;  // sfix16_En15\n  output  signed [15:0] CoefOut_46;  // sfix16_En15\n  output  signed [15:0] CoefOut_47;  // sfix16_En15\n  output  signed [15:0] CoefOut_48;  // sfix16_En15\n  output  signed [15:0] CoefOut_49;  // sfix16_En15\n  output  signed [15:0] CoefOut_50;  // sfix16_En15\n\n\n  wire signed [15:0] CoefData;  // sfix16_En15\n  wire signed [15:0] CoefData_1;  // sfix16_En15\n  wire signed [15:0] CoefData_2;  // sfix16_En15\n  wire signed [15:0] CoefData_3;  // sfix16_En15\n  wire signed [15:0] CoefData_4;  // sfix16_En15\n  wire signed [15:0] CoefData_5;  // sfix16_En15\n  wire signed [15:0] CoefData_6;  // sfix16_En15\n  wire signed [15:0] CoefData_7;  // sfix16_En15\n  wire signed [15:0] CoefData_8;  // sfix16_En15\n  wire signed [15:0] CoefData_9;  // sfix16_En15\n  wire signed [15:0] CoefData_10;  // sfix16_En15\n  wire signed [15:0] CoefData_11;  // sfix16_En15\n  wire signed [15:0] CoefData_12;  // sfix16_En15\n  wire signed [15:0] CoefData_13;  // sfix16_En15\n  wire signed [15:0] CoefData_14;  // sfix16_En15\n  wire signed [15:0] CoefData_15;  // sfix16_En15\n  wire signed [15:0] CoefData_16;  // sfix16_En15\n  wire signed [15:0] CoefData_17;  // sfix16_En15\n  wire signed [15:0] CoefData_18;  // sfix16_En15\n  wire signed [15:0] CoefData_19;  // sfix16_En15\n  wire signed [15:0] CoefData_20;  // sfix16_En15\n  wire signed [15:0] CoefData_21;  // sfix16_En15\n  wire signed [15:0] CoefData_22;  // sfix16_En15\n  wire signed [15:0] CoefData_23;  // sfix16_En15\n  wire signed [15:0] CoefData_24;  // sfix16_En15\n  wire signed [15:0] CoefData_25;  // sfix16_En15\n  wire signed [15:0] CoefData_26;  // sfix16_En15\n  wire signed [15:0] CoefData_27;  // sfix16_En15\n  wire signed [15:0] CoefData_28;  // sfix16_En15\n  wire signed [15:0] CoefData_29;  // sfix16_En15\n  wire signed [15:0] CoefData_30;  // sfix16_En15\n  wire signed [15:0] CoefData_31;  // sfix16_En15\n  wire signed [15:0] CoefData_32;  // sfix16_En15\n  wire signed [15:0] CoefData_33;  // sfix16_En15\n  wire signed [15:0] CoefData_34;  // sfix16_En15\n  wire signed [15:0] CoefData_35;  // sfix16_En15\n  wire signed [15:0] CoefData_36;  // sfix16_En15\n  wire signed [15:0] CoefData_37;  // sfix16_En15\n  wire signed [15:0] CoefData_38;  // sfix16_En15\n  wire signed [15:0] CoefData_39;  // sfix16_En15\n  wire signed [15:0] CoefData_40;  // sfix16_En15\n  wire signed [15:0] CoefData_41;  // sfix16_En15\n  wire signed [15:0] CoefData_42;  // sfix16_En15\n  wire signed [15:0] CoefData_43;  // sfix16_En15\n  wire signed [15:0] CoefData_44;  // sfix16_En15\n  wire signed [15:0] CoefData_45;  // sfix16_En15\n  wire signed [15:0] CoefData_46;  // sfix16_En15\n  wire signed [15:0] CoefData_47;  // sfix16_En15\n  wire signed [15:0] CoefData_48;  // sfix16_En15\n  wire signed [15:0] CoefData_49;  // sfix16_En15\n  wire signed [15:0] CoefData_50;  // sfix16_En15\n\n\n  // CoefReg_1\n  assign CoefData = 16'sb0000000000010100;\n\n  assign CoefOut_0 = CoefData;\n\n  // CoefReg_2\n  assign CoefData_1 = 16'sb1111111111100110;\n\n  assign CoefOut_1 = CoefData_1;\n\n  // CoefReg_3\n  assign CoefData_2 = 16'sb0000000000101001;\n\n  assign CoefOut_2 = CoefData_2;\n\n  // CoefReg_4\n  assign CoefData_3 = 16'sb1111111111000011;\n\n  assign CoefOut_3 = CoefData_3;\n\n  // CoefReg_5\n  assign CoefData_4 = 16'sb0000000001010111;\n\n  assign CoefOut_4 = CoefData_4;\n\n  // CoefReg_6\n  assign CoefData_5 = 16'sb1111111110001000;\n\n  assign CoefOut_5 = CoefData_5;\n\n  // CoefReg_7\n  assign CoefData_6 = 16'sb0000000010011111;\n\n  assign CoefOut_6 = CoefData_6;\n\n  // CoefReg_8\n  assign CoefData_7 = 16'sb1111111100110010;\n\n  assign CoefOut_7 = CoefData_7;\n\n  // CoefReg_9\n  assign CoefData_8 = 16'sb0000000100000101;\n\n  assign CoefOut_8 = CoefData_8;\n\n  // CoefReg_10\n  assign CoefData_9 = 16'sb1111111010111101;\n\n  assign CoefOut_9 = CoefData_9;\n\n  // CoefReg_11\n  assign CoefData_10 = 16'sb0000000110001000;\n\n  assign CoefOut_10 = CoefData_10;\n\n  // CoefReg_12\n  assign CoefData_11 = 16'sb1111111000101011;\n\n  assign CoefOut_11 = CoefData_11;\n\n  // CoefReg_13\n  assign CoefData_12 = 16'sb0000001000100110;\n\n  assign CoefOut_12 = CoefData_12;\n\n  // CoefReg_14\n  assign CoefData_13 = 16'sb1111110110000011;\n\n  assign CoefOut_13 = CoefData_13;\n\n  // CoefReg_15\n  assign CoefData_14 = 16'sb0000001011010111;\n\n  assign CoefOut_14 = CoefData_14;\n\n  // CoefReg_16\n  assign CoefData_15 = 16'sb1111110011001110;\n\n  assign CoefOut_15 = CoefData_15;\n\n  // CoefReg_17\n  assign CoefData_16 = 16'sb0000001110001101;\n\n  assign CoefOut_16 = CoefData_16;\n\n  // CoefReg_18\n  assign CoefData_17 = 16'sb1111110000011010;\n\n  assign CoefOut_17 = CoefData_17;\n\n  // CoefReg_19\n  assign CoefData_18 = 16'sb0000010000111011;\n\n  assign CoefOut_18 = CoefData_18;\n\n  // CoefReg_20\n  assign CoefData_19 = 16'sb1111101101110111;\n\n  assign CoefOut_19 = CoefData_19;\n\n  // CoefReg_21\n  assign CoefData_20 = 16'sb0000010011001111;\n\n  assign CoefOut_20 = CoefData_20;\n\n  // CoefReg_22\n  assign CoefData_21 = 16'sb1111101011110101;\n\n  assign CoefOut_21 = CoefData_21;\n\n  // CoefReg_23\n  assign CoefData_22 = 16'sb0000010100111100;\n\n  assign CoefOut_22 = CoefData_22;\n\n  // CoefReg_24\n  assign CoefData_23 = 16'sb1111101010100001;\n\n  assign CoefOut_23 = CoefData_23;\n\n  // CoefReg_25\n  assign CoefData_24 = 16'sb0000010101110101;\n\n  assign CoefOut_24 = CoefData_24;\n\n  // CoefReg_26\n  assign CoefData_25 = 16'sb0111101010000100;\n\n  assign CoefOut_25 = CoefData_25;\n\n  // CoefReg_27\n  assign CoefData_26 = 16'sb0000010101110101;\n\n  assign CoefOut_26 = CoefData_26;\n\n  // CoefReg_28\n  assign CoefData_27 = 16'sb1111101010100001;\n\n  assign CoefOut_27 = CoefData_27;\n\n  // CoefReg_29\n  assign CoefData_28 = 16'sb0000010100111100;\n\n  assign CoefOut_28 = CoefData_28;\n\n  // CoefReg_30\n  assign CoefData_29 = 16'sb1111101011110101;\n\n  assign CoefOut_29 = CoefData_29;\n\n  // CoefReg_31\n  assign CoefData_30 = 16'sb0000010011001111;\n\n  assign CoefOut_30 = CoefData_30;\n\n  // CoefReg_32\n  assign CoefData_31 = 16'sb1111101101110111;\n\n  assign CoefOut_31 = CoefData_31;\n\n  // CoefReg_33\n  assign CoefData_32 = 16'sb0000010000111011;\n\n  assign CoefOut_32 = CoefData_32;\n\n  // CoefReg_34\n  assign CoefData_33 = 16'sb1111110000011010;\n\n  assign CoefOut_33 = CoefData_33;\n\n  // CoefReg_35\n  assign CoefData_34 = 16'sb0000001110001101;\n\n  assign CoefOut_34 = CoefData_34;\n\n  // CoefReg_36\n  assign CoefData_35 = 16'sb1111110011001110;\n\n  assign CoefOut_35 = CoefData_35;\n\n  // CoefReg_37\n  assign CoefData_36 = 16'sb0000001011010111;\n\n  assign CoefOut_36 = CoefData_36;\n\n  // CoefReg_38\n  assign CoefData_37 = 16'sb1111110110000011;\n\n  assign CoefOut_37 = CoefData_37;\n\n  // CoefReg_39\n  assign CoefData_38 = 16'sb0000001000100110;\n\n  assign CoefOut_38 = CoefData_38;\n\n  // CoefReg_40\n  assign CoefData_39 = 16'sb1111111000101011;\n\n  assign CoefOut_39 = CoefData_39;\n\n  // CoefReg_41\n  assign CoefData_40 = 16'sb0000000110001000;\n\n  assign CoefOut_40 = CoefData_40;\n\n  // CoefReg_42\n  assign CoefData_41 = 16'sb1111111010111101;\n\n  assign CoefOut_41 = CoefData_41;\n\n  // CoefReg_43\n  assign CoefData_42 = 16'sb0000000100000101;\n\n  assign CoefOut_42 = CoefData_42;\n\n  // CoefReg_44\n  assign CoefData_43 = 16'sb1111111100110010;\n\n  assign CoefOut_43 = CoefData_43;\n\n  // CoefReg_45\n  assign CoefData_44 = 16'sb0000000010011111;\n\n  assign CoefOut_44 = CoefData_44;\n\n  // CoefReg_46\n  assign CoefData_45 = 16'sb1111111110001000;\n\n  assign CoefOut_45 = CoefData_45;\n\n  // CoefReg_47\n  assign CoefData_46 = 16'sb0000000001010111;\n\n  assign CoefOut_46 = CoefData_46;\n\n  // CoefReg_48\n  assign CoefData_47 = 16'sb1111111111000011;\n\n  assign CoefOut_47 = CoefData_47;\n\n  // CoefReg_49\n  assign CoefData_48 = 16'sb0000000000101001;\n\n  assign CoefOut_48 = CoefData_48;\n\n  // CoefReg_50\n  assign CoefData_49 = 16'sb1111111111100110;\n\n  assign CoefOut_49 = CoefData_49;\n\n  // CoefReg_51\n  assign CoefData_50 = 16'sb0000000000010100;\n\n  assign CoefOut_50 = CoefData_50;\n\nendmodule  // FilterCoef\n\n"},{"name":"FilterTapSystolicPreAddWvlIn.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: FilterTapSystolicPreAddWvlIn\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Rx Filter/Discrete FIR \n// Filter/Filter/subFilter/FilterTapSystolicPreAddWvlI\n// Hierarchy Level: 5\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule FilterTapSystolicPreAddWvlIn\n          (clk,\n           enb_1_8_0,\n           dinReg2_0_re,\n           dinPreAdd,\n           coefIn_0,\n           addin,\n           dinRegVld,\n           syncReset,\n           dinDly2,\n           tapout);\n\n\n  input   clk;\n  input   enb_1_8_0;\n  input   signed [15:0] dinReg2_0_re;  // sfix16_En12\n  input   signed [15:0] dinPreAdd;  // sfix16_En12\n  input   signed [15:0] coefIn_0;  // sfix16_En15\n  input   signed [47:0] addin;  // sfix48_En27\n  input   dinRegVld;\n  input   syncReset;\n  output  signed [15:0] dinDly2;  // sfix16_En12\n  output  signed [47:0] tapout;  // sfix48_En27\n\n\n  reg signed [32:0] fTap_mult_reg;  // sfix33\n  reg signed [15:0] fTap_din1_reg1;  // sfix16\n  reg signed [15:0] fTap_din1_reg2;  // sfix16\n  reg signed [15:0] fTap_din2_reg1;  // sfix16\n  reg signed [16:0] fTap_preAdd_reg;  // sfix17\n  reg signed [47:0] fTap_addout_reg;  // sfix48\n  reg signed [15:0] fTap_coef_reg1;  // sfix16\n  reg signed [15:0] fTap_coef_reg2;  // sfix16\n  reg signed [32:0] fTap_mult_reg_next;  // sfix33_En27\n  reg signed [15:0] fTap_din1_reg1_next;  // sfix16_En12\n  reg signed [15:0] fTap_din1_reg2_next;  // sfix16_En12\n  reg signed [15:0] fTap_din2_reg1_next;  // sfix16_En12\n  reg signed [16:0] fTap_preAdd_reg_next;  // sfix17_En12\n  reg signed [47:0] fTap_addout_reg_next;  // sfix48_En27\n  reg signed [15:0] fTap_coef_reg1_next;  // sfix16_En15\n  reg signed [15:0] fTap_coef_reg2_next;  // sfix16_En15\n  reg signed [15:0] dinDly2_1;  // sfix16_En12\n  reg signed [47:0] tapout_1;  // sfix48_En27\n  reg signed [47:0] fTap_add_cast;  // sfix48_En27\n  reg signed [16:0] fTap_add_cast_0;  // sfix17_En12\n  reg signed [16:0] fTap_add_cast_1;  // sfix17_En12\n\n  initial begin\n    fTap_din1_reg1 = 16'sb0000000000000000;\n    fTap_din1_reg2 = 16'sb0000000000000000;\n    fTap_din2_reg1 = 16'sb0000000000000000;\n    fTap_preAdd_reg = 17'sb00000000000000000;\n    fTap_coef_reg1 = 16'sb0000000000000000;\n    fTap_coef_reg2 = 16'sb0000000000000000;\n    fTap_mult_reg = 33'sh000000000;\n    fTap_addout_reg = 48'sh000000000000;\n  end\n\n  // FilterTapSystolicPreAddWvldIn\n  always @(posedge clk)\n    begin : fTap_process\n      if (enb_1_8_0) begin\n        if (syncReset == 1'b1) begin\n          fTap_din1_reg1 <= 16'sb0000000000000000;\n          fTap_din1_reg2 <= 16'sb0000000000000000;\n          fTap_din2_reg1 <= 16'sb0000000000000000;\n          fTap_preAdd_reg <= 17'sb00000000000000000;\n          fTap_coef_reg1 <= 16'sb0000000000000000;\n          fTap_coef_reg2 <= 16'sb0000000000000000;\n          fTap_mult_reg <= 33'sh000000000;\n          fTap_addout_reg <= 48'sh000000000000;\n        end\n        else begin\n          fTap_mult_reg <= fTap_mult_reg_next;\n          fTap_din1_reg1 <= fTap_din1_reg1_next;\n          fTap_din1_reg2 <= fTap_din1_reg2_next;\n          fTap_din2_reg1 <= fTap_din2_reg1_next;\n          fTap_preAdd_reg <= fTap_preAdd_reg_next;\n          fTap_addout_reg <= fTap_addout_reg_next;\n          fTap_coef_reg1 <= fTap_coef_reg1_next;\n          fTap_coef_reg2 <= fTap_coef_reg2_next;\n        end\n      end\n    end\n\n  always @(addin, coefIn_0, dinPreAdd, dinReg2_0_re, dinRegVld, fTap_addout_reg,\n       fTap_coef_reg1, fTap_coef_reg2, fTap_din1_reg1, fTap_din1_reg2,\n       fTap_din2_reg1, fTap_mult_reg, fTap_preAdd_reg) begin\n    fTap_add_cast = 48'sh000000000000;\n    fTap_add_cast_0 = 17'sb00000000000000000;\n    fTap_add_cast_1 = 17'sb00000000000000000;\n    fTap_mult_reg_next = fTap_mult_reg;\n    fTap_din1_reg1_next = fTap_din1_reg1;\n    fTap_din1_reg2_next = fTap_din1_reg2;\n    fTap_din2_reg1_next = fTap_din2_reg1;\n    fTap_preAdd_reg_next = fTap_preAdd_reg;\n    fTap_addout_reg_next = fTap_addout_reg;\n    fTap_coef_reg1_next = fTap_coef_reg1;\n    fTap_coef_reg2_next = fTap_coef_reg2;\n    if (dinRegVld) begin\n      fTap_add_cast = {{15{fTap_mult_reg[32]}}, fTap_mult_reg};\n      fTap_addout_reg_next = fTap_add_cast + addin;\n      fTap_mult_reg_next = fTap_preAdd_reg * fTap_coef_reg2;\n      fTap_add_cast_0 = {fTap_din1_reg2[15], fTap_din1_reg2};\n      fTap_add_cast_1 = {fTap_din2_reg1[15], fTap_din2_reg1};\n      fTap_preAdd_reg_next = fTap_add_cast_0 + fTap_add_cast_1;\n      fTap_din1_reg2_next = fTap_din1_reg1;\n      fTap_din1_reg1_next = dinReg2_0_re;\n      fTap_din2_reg1_next = dinPreAdd;\n      fTap_coef_reg2_next = fTap_coef_reg1;\n      fTap_coef_reg1_next = coefIn_0;\n    end\n    dinDly2_1 = fTap_din1_reg2;\n    tapout_1 = fTap_addout_reg;\n  end\n\n  assign dinDly2 = dinDly2_1;\n\n  assign tapout = tapout_1;\n\nendmodule  // FilterTapSystolicPreAddWvlIn\n\n"},{"name":"subFilter.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/subFilter.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: subFilter\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Rx Filter/Discrete FIR \n// Filter/Filter/subFilte\n// Hierarchy Level: 4\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule subFilter\n          (clk,\n           reset,\n           enb_1_8_0,\n           dinReg2_0_re,\n           coefIn_0,\n           coefIn_1,\n           coefIn_2,\n           coefIn_3,\n           coefIn_4,\n           coefIn_5,\n           coefIn_6,\n           coefIn_7,\n           coefIn_8,\n           coefIn_9,\n           coefIn_10,\n           coefIn_11,\n           coefIn_12,\n           coefIn_13,\n           coefIn_14,\n           coefIn_15,\n           coefIn_16,\n           coefIn_17,\n           coefIn_18,\n           coefIn_19,\n           coefIn_20,\n           coefIn_21,\n           coefIn_22,\n           coefIn_23,\n           coefIn_24,\n           coefIn_25,\n           coefIn_26,\n           coefIn_27,\n           coefIn_28,\n           coefIn_29,\n           coefIn_30,\n           coefIn_31,\n           coefIn_32,\n           coefIn_33,\n           coefIn_34,\n           coefIn_35,\n           coefIn_36,\n           coefIn_37,\n           coefIn_38,\n           coefIn_39,\n           coefIn_40,\n           coefIn_41,\n           coefIn_42,\n           coefIn_43,\n           coefIn_44,\n           coefIn_45,\n           coefIn_46,\n           coefIn_47,\n           coefIn_48,\n           coefIn_49,\n           coefIn_50,\n           dinRegVld,\n           syncReset,\n           dout_1_re,\n           doutVld);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_0;\n  input   signed [15:0] dinReg2_0_re;  // sfix16_En12\n  input   signed [15:0] coefIn_0;  // sfix16_En15\n  input   signed [15:0] coefIn_1;  // sfix16_En15\n  input   signed [15:0] coefIn_2;  // sfix16_En15\n  input   signed [15:0] coefIn_3;  // sfix16_En15\n  input   signed [15:0] coefIn_4;  // sfix16_En15\n  input   signed [15:0] coefIn_5;  // sfix16_En15\n  input   signed [15:0] coefIn_6;  // sfix16_En15\n  input   signed [15:0] coefIn_7;  // sfix16_En15\n  input   signed [15:0] coefIn_8;  // sfix16_En15\n  input   signed [15:0] coefIn_9;  // sfix16_En15\n  input   signed [15:0] coefIn_10;  // sfix16_En15\n  input   signed [15:0] coefIn_11;  // sfix16_En15\n  input   signed [15:0] coefIn_12;  // sfix16_En15\n  input   signed [15:0] coefIn_13;  // sfix16_En15\n  input   signed [15:0] coefIn_14;  // sfix16_En15\n  input   signed [15:0] coefIn_15;  // sfix16_En15\n  input   signed [15:0] coefIn_16;  // sfix16_En15\n  input   signed [15:0] coefIn_17;  // sfix16_En15\n  input   signed [15:0] coefIn_18;  // sfix16_En15\n  input   signed [15:0] coefIn_19;  // sfix16_En15\n  input   signed [15:0] coefIn_20;  // sfix16_En15\n  input   signed [15:0] coefIn_21;  // sfix16_En15\n  input   signed [15:0] coefIn_22;  // sfix16_En15\n  input   signed [15:0] coefIn_23;  // sfix16_En15\n  input   signed [15:0] coefIn_24;  // sfix16_En15\n  input   signed [15:0] coefIn_25;  // sfix16_En15\n  input   signed [15:0] coefIn_26;  // sfix16_En15\n  input   signed [15:0] coefIn_27;  // sfix16_En15\n  input   signed [15:0] coefIn_28;  // sfix16_En15\n  input   signed [15:0] coefIn_29;  // sfix16_En15\n  input   signed [15:0] coefIn_30;  // sfix16_En15\n  input   signed [15:0] coefIn_31;  // sfix16_En15\n  input   signed [15:0] coefIn_32;  // sfix16_En15\n  input   signed [15:0] coefIn_33;  // sfix16_En15\n  input   signed [15:0] coefIn_34;  // sfix16_En15\n  input   signed [15:0] coefIn_35;  // sfix16_En15\n  input   signed [15:0] coefIn_36;  // sfix16_En15\n  input   signed [15:0] coefIn_37;  // sfix16_En15\n  input   signed [15:0] coefIn_38;  // sfix16_En15\n  input   signed [15:0] coefIn_39;  // sfix16_En15\n  input   signed [15:0] coefIn_40;  // sfix16_En15\n  input   signed [15:0] coefIn_41;  // sfix16_En15\n  input   signed [15:0] coefIn_42;  // sfix16_En15\n  input   signed [15:0] coefIn_43;  // sfix16_En15\n  input   signed [15:0] coefIn_44;  // sfix16_En15\n  input   signed [15:0] coefIn_45;  // sfix16_En15\n  input   signed [15:0] coefIn_46;  // sfix16_En15\n  input   signed [15:0] coefIn_47;  // sfix16_En15\n  input   signed [15:0] coefIn_48;  // sfix16_En15\n  input   signed [15:0] coefIn_49;  // sfix16_En15\n  input   signed [15:0] coefIn_50;  // sfix16_En15\n  input   dinRegVld;\n  input   syncReset;\n  output  signed [15:0] dout_1_re;  // sfix16_En11\n  output  doutVld;\n\n\n  reg  [29:0] intdelay_reg;  // ufix1 [30]\n  wire vldShift;\n  wire vldOutTmp;\n  wire signed [15:0] ZERO_OUT;  // sfix16_En11\n  wire signed [47:0] addin;  // sfix48_En27\n  wire signed [15:0] dinDly2;  // sfix16_En12\n  reg signed [15:0] dinPreAdd;  // sfix16_En12\n  wire signed [15:0] dinDly2_1;  // sfix16_En12\n  wire signed [47:0] tapout;  // sfix48_En27\n  wire signed [15:0] dinDly2_2;  // sfix16_En12\n  wire signed [47:0] tapout_1;  // sfix48_En27\n  wire signed [15:0] dinDly2_3;  // sfix16_En12\n  wire signed [47:0] tapout_2;  // sfix48_En27\n  wire signed [15:0] dinDly2_4;  // sfix16_En12\n  wire signed [47:0] tapout_3;  // sfix48_En27\n  wire signed [15:0] dinDly2_5;  // sfix16_En12\n  wire signed [47:0] tapout_4;  // sfix48_En27\n  wire signed [15:0] dinDly2_6;  // sfix16_En12\n  wire signed [47:0] tapout_5;  // sfix48_En27\n  wire signed [15:0] dinDly2_7;  // sfix16_En12\n  wire signed [47:0] tapout_6;  // sfix48_En27\n  wire signed [15:0] dinDly2_8;  // sfix16_En12\n  wire signed [47:0] tapout_7;  // sfix48_En27\n  wire signed [15:0] dinDly2_9;  // sfix16_En12\n  wire signed [47:0] tapout_8;  // sfix48_En27\n  wire signed [15:0] dinDly2_10;  // sfix16_En12\n  wire signed [47:0] tapout_9;  // sfix48_En27\n  wire signed [15:0] dinDly2_11;  // sfix16_En12\n  wire signed [47:0] tapout_10;  // sfix48_En27\n  wire signed [15:0] dinDly2_12;  // sfix16_En12\n  wire signed [47:0] tapout_11;  // sfix48_En27\n  wire signed [15:0] dinDly2_13;  // sfix16_En12\n  wire signed [47:0] tapout_12;  // sfix48_En27\n  wire signed [15:0] dinDly2_14;  // sfix16_En12\n  wire signed [47:0] tapout_13;  // sfix48_En27\n  wire signed [15:0] dinDly2_15;  // sfix16_En12\n  wire signed [47:0] tapout_14;  // sfix48_En27\n  wire signed [15:0] dinDly2_16;  // sfix16_En12\n  wire signed [47:0] tapout_15;  // sfix48_En27\n  wire signed [15:0] dinDly2_17;  // sfix16_En12\n  wire signed [47:0] tapout_16;  // sfix48_En27\n  wire signed [15:0] dinDly2_18;  // sfix16_En12\n  wire signed [47:0] tapout_17;  // sfix48_En27\n  wire signed [15:0] dinDly2_19;  // sfix16_En12\n  wire signed [47:0] tapout_18;  // sfix48_En27\n  wire signed [15:0] dinDly2_20;  // sfix16_En12\n  wire signed [47:0] tapout_19;  // sfix48_En27\n  wire signed [15:0] dinDly2_21;  // sfix16_En12\n  wire signed [47:0] tapout_20;  // sfix48_En27\n  wire signed [15:0] dinDly2_22;  // sfix16_En12\n  wire signed [47:0] tapout_21;  // sfix48_En27\n  wire signed [15:0] dinDly2_23;  // sfix16_En12\n  wire signed [47:0] tapout_22;  // sfix48_En27\n  wire signed [15:0] dinDly2_24;  // sfix16_En12\n  wire signed [47:0] tapout_23;  // sfix48_En27\n  wire signed [47:0] tapout_24;  // sfix48_En27\n  wire signed [15:0] ZERO;  // sfix16_En12\n  wire signed [15:0] dinDly2deadOut;  // sfix16_En12\n  wire signed [47:0] tapout_25;  // sfix48_En27\n  wire signed [15:0] dout_cast;  // sfix16_En11\n  wire signed [15:0] muxOut;  // sfix16_En11\n  reg signed [15:0] dout_1_re_1;  // sfix16_En11\n  reg  doutVld_1;\n\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_process\n      if (reset == 1'b1) begin\n        intdelay_reg <= {30{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          if (syncReset == 1'b1) begin\n            intdelay_reg <= {30{1'b0}};\n          end\n          else begin\n            if (dinRegVld) begin\n              intdelay_reg[0] <= dinRegVld;\n              intdelay_reg[32'sd29:32'sd1] <= intdelay_reg[32'sd28:32'sd0];\n            end\n          end\n        end\n      end\n    end\n\n  assign vldShift = intdelay_reg[29];\n\n  assign vldOutTmp = dinRegVld & vldShift;\n\n  assign ZERO_OUT = 16'sb0000000000000000;\n\n  assign addin = 48'sh000000000000;\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_1_process\n      if (reset == 1'b1) begin\n        dinPreAdd <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          if (syncReset == 1'b1) begin\n            dinPreAdd <= 16'sb0000000000000000;\n          end\n          else begin\n            if (dinRegVld) begin\n              dinPreAdd <= dinDly2;\n            end\n          end\n        end\n      end\n    end\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_1 (.clk(clk),\n                                              .enb_1_8_0(enb_1_8_0),\n                                              .dinReg2_0_re(dinReg2_0_re),  // sfix16_En12\n                                              .dinPreAdd(dinPreAdd),  // sfix16_En12\n                                              .coefIn_0(coefIn_0),  // sfix16_En15\n                                              .addin(addin),  // sfix48_En27\n                                              .dinRegVld(dinRegVld),\n                                              .syncReset(syncReset),\n                                              .dinDly2(dinDly2_1),  // sfix16_En12\n                                              .tapout(tapout)  // sfix48_En27\n                                              );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_2 (.clk(clk),\n                                              .enb_1_8_0(enb_1_8_0),\n                                              .dinReg2_0_re(dinDly2_1),  // sfix16_En12\n                                              .dinPreAdd(dinPreAdd),  // sfix16_En12\n                                              .coefIn_0(coefIn_1),  // sfix16_En15\n                                              .addin(tapout),  // sfix48_En27\n                                              .dinRegVld(dinRegVld),\n                                              .syncReset(syncReset),\n                                              .dinDly2(dinDly2_2),  // sfix16_En12\n                                              .tapout(tapout_1)  // sfix48_En27\n                                              );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_3 (.clk(clk),\n                                              .enb_1_8_0(enb_1_8_0),\n                                              .dinReg2_0_re(dinDly2_2),  // sfix16_En12\n                                              .dinPreAdd(dinPreAdd),  // sfix16_En12\n                                              .coefIn_0(coefIn_2),  // sfix16_En15\n                                              .addin(tapout_1),  // sfix48_En27\n                                              .dinRegVld(dinRegVld),\n                                              .syncReset(syncReset),\n                                              .dinDly2(dinDly2_3),  // sfix16_En12\n                                              .tapout(tapout_2)  // sfix48_En27\n                                              );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_4 (.clk(clk),\n                                              .enb_1_8_0(enb_1_8_0),\n                                              .dinReg2_0_re(dinDly2_3),  // sfix16_En12\n                                              .dinPreAdd(dinPreAdd),  // sfix16_En12\n                                              .coefIn_0(coefIn_3),  // sfix16_En15\n                                              .addin(tapout_2),  // sfix48_En27\n                                              .dinRegVld(dinRegVld),\n                                              .syncReset(syncReset),\n                                              .dinDly2(dinDly2_4),  // sfix16_En12\n                                              .tapout(tapout_3)  // sfix48_En27\n                                              );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_5 (.clk(clk),\n                                              .enb_1_8_0(enb_1_8_0),\n                                              .dinReg2_0_re(dinDly2_4),  // sfix16_En12\n                                              .dinPreAdd(dinPreAdd),  // sfix16_En12\n                                              .coefIn_0(coefIn_4),  // sfix16_En15\n                                              .addin(tapout_3),  // sfix48_En27\n                                              .dinRegVld(dinRegVld),\n                                              .syncReset(syncReset),\n                                              .dinDly2(dinDly2_5),  // sfix16_En12\n                                              .tapout(tapout_4)  // sfix48_En27\n                                              );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_6 (.clk(clk),\n                                              .enb_1_8_0(enb_1_8_0),\n                                              .dinReg2_0_re(dinDly2_5),  // sfix16_En12\n                                              .dinPreAdd(dinPreAdd),  // sfix16_En12\n                                              .coefIn_0(coefIn_5),  // sfix16_En15\n                                              .addin(tapout_4),  // sfix48_En27\n                                              .dinRegVld(dinRegVld),\n                                              .syncReset(syncReset),\n                                              .dinDly2(dinDly2_6),  // sfix16_En12\n                                              .tapout(tapout_5)  // sfix48_En27\n                                              );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_7 (.clk(clk),\n                                              .enb_1_8_0(enb_1_8_0),\n                                              .dinReg2_0_re(dinDly2_6),  // sfix16_En12\n                                              .dinPreAdd(dinPreAdd),  // sfix16_En12\n                                              .coefIn_0(coefIn_6),  // sfix16_En15\n                                              .addin(tapout_5),  // sfix48_En27\n                                              .dinRegVld(dinRegVld),\n                                              .syncReset(syncReset),\n                                              .dinDly2(dinDly2_7),  // sfix16_En12\n                                              .tapout(tapout_6)  // sfix48_En27\n                                              );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_8 (.clk(clk),\n                                              .enb_1_8_0(enb_1_8_0),\n                                              .dinReg2_0_re(dinDly2_7),  // sfix16_En12\n                                              .dinPreAdd(dinPreAdd),  // sfix16_En12\n                                              .coefIn_0(coefIn_7),  // sfix16_En15\n                                              .addin(tapout_6),  // sfix48_En27\n                                              .dinRegVld(dinRegVld),\n                                              .syncReset(syncReset),\n                                              .dinDly2(dinDly2_8),  // sfix16_En12\n                                              .tapout(tapout_7)  // sfix48_En27\n                                              );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_9 (.clk(clk),\n                                              .enb_1_8_0(enb_1_8_0),\n                                              .dinReg2_0_re(dinDly2_8),  // sfix16_En12\n                                              .dinPreAdd(dinPreAdd),  // sfix16_En12\n                                              .coefIn_0(coefIn_8),  // sfix16_En15\n                                              .addin(tapout_7),  // sfix48_En27\n                                              .dinRegVld(dinRegVld),\n                                              .syncReset(syncReset),\n                                              .dinDly2(dinDly2_9),  // sfix16_En12\n                                              .tapout(tapout_8)  // sfix48_En27\n                                              );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_10 (.clk(clk),\n                                               .enb_1_8_0(enb_1_8_0),\n                                               .dinReg2_0_re(dinDly2_9),  // sfix16_En12\n                                               .dinPreAdd(dinPreAdd),  // sfix16_En12\n                                               .coefIn_0(coefIn_9),  // sfix16_En15\n                                               .addin(tapout_8),  // sfix48_En27\n                                               .dinRegVld(dinRegVld),\n                                               .syncReset(syncReset),\n                                               .dinDly2(dinDly2_10),  // sfix16_En12\n                                               .tapout(tapout_9)  // sfix48_En27\n                                               );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_11 (.clk(clk),\n                                               .enb_1_8_0(enb_1_8_0),\n                                               .dinReg2_0_re(dinDly2_10),  // sfix16_En12\n                                               .dinPreAdd(dinPreAdd),  // sfix16_En12\n                                               .coefIn_0(coefIn_10),  // sfix16_En15\n                                               .addin(tapout_9),  // sfix48_En27\n                                               .dinRegVld(dinRegVld),\n                                               .syncReset(syncReset),\n                                               .dinDly2(dinDly2_11),  // sfix16_En12\n                                               .tapout(tapout_10)  // sfix48_En27\n                                               );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_12 (.clk(clk),\n                                               .enb_1_8_0(enb_1_8_0),\n                                               .dinReg2_0_re(dinDly2_11),  // sfix16_En12\n                                               .dinPreAdd(dinPreAdd),  // sfix16_En12\n                                               .coefIn_0(coefIn_11),  // sfix16_En15\n                                               .addin(tapout_10),  // sfix48_En27\n                                               .dinRegVld(dinRegVld),\n                                               .syncReset(syncReset),\n                                               .dinDly2(dinDly2_12),  // sfix16_En12\n                                               .tapout(tapout_11)  // sfix48_En27\n                                               );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_13 (.clk(clk),\n                                               .enb_1_8_0(enb_1_8_0),\n                                               .dinReg2_0_re(dinDly2_12),  // sfix16_En12\n                                               .dinPreAdd(dinPreAdd),  // sfix16_En12\n                                               .coefIn_0(coefIn_12),  // sfix16_En15\n                                               .addin(tapout_11),  // sfix48_En27\n                                               .dinRegVld(dinRegVld),\n                                               .syncReset(syncReset),\n                                               .dinDly2(dinDly2_13),  // sfix16_En12\n                                               .tapout(tapout_12)  // sfix48_En27\n                                               );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_14 (.clk(clk),\n                                               .enb_1_8_0(enb_1_8_0),\n                                               .dinReg2_0_re(dinDly2_13),  // sfix16_En12\n                                               .dinPreAdd(dinPreAdd),  // sfix16_En12\n                                               .coefIn_0(coefIn_13),  // sfix16_En15\n                                               .addin(tapout_12),  // sfix48_En27\n                                               .dinRegVld(dinRegVld),\n                                               .syncReset(syncReset),\n                                               .dinDly2(dinDly2_14),  // sfix16_En12\n                                               .tapout(tapout_13)  // sfix48_En27\n                                               );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_15 (.clk(clk),\n                                               .enb_1_8_0(enb_1_8_0),\n                                               .dinReg2_0_re(dinDly2_14),  // sfix16_En12\n                                               .dinPreAdd(dinPreAdd),  // sfix16_En12\n                                               .coefIn_0(coefIn_14),  // sfix16_En15\n                                               .addin(tapout_13),  // sfix48_En27\n                                               .dinRegVld(dinRegVld),\n                                               .syncReset(syncReset),\n                                               .dinDly2(dinDly2_15),  // sfix16_En12\n                                               .tapout(tapout_14)  // sfix48_En27\n                                               );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_16 (.clk(clk),\n                                               .enb_1_8_0(enb_1_8_0),\n                                               .dinReg2_0_re(dinDly2_15),  // sfix16_En12\n                                               .dinPreAdd(dinPreAdd),  // sfix16_En12\n                                               .coefIn_0(coefIn_15),  // sfix16_En15\n                                               .addin(tapout_14),  // sfix48_En27\n                                               .dinRegVld(dinRegVld),\n                                               .syncReset(syncReset),\n                                               .dinDly2(dinDly2_16),  // sfix16_En12\n                                               .tapout(tapout_15)  // sfix48_En27\n                                               );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_17 (.clk(clk),\n                                               .enb_1_8_0(enb_1_8_0),\n                                               .dinReg2_0_re(dinDly2_16),  // sfix16_En12\n                                               .dinPreAdd(dinPreAdd),  // sfix16_En12\n                                               .coefIn_0(coefIn_16),  // sfix16_En15\n                                               .addin(tapout_15),  // sfix48_En27\n                                               .dinRegVld(dinRegVld),\n                                               .syncReset(syncReset),\n                                               .dinDly2(dinDly2_17),  // sfix16_En12\n                                               .tapout(tapout_16)  // sfix48_En27\n                                               );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_18 (.clk(clk),\n                                               .enb_1_8_0(enb_1_8_0),\n                                               .dinReg2_0_re(dinDly2_17),  // sfix16_En12\n                                               .dinPreAdd(dinPreAdd),  // sfix16_En12\n                                               .coefIn_0(coefIn_17),  // sfix16_En15\n                                               .addin(tapout_16),  // sfix48_En27\n                                               .dinRegVld(dinRegVld),\n                                               .syncReset(syncReset),\n                                               .dinDly2(dinDly2_18),  // sfix16_En12\n                                               .tapout(tapout_17)  // sfix48_En27\n                                               );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_19 (.clk(clk),\n                                               .enb_1_8_0(enb_1_8_0),\n                                               .dinReg2_0_re(dinDly2_18),  // sfix16_En12\n                                               .dinPreAdd(dinPreAdd),  // sfix16_En12\n                                               .coefIn_0(coefIn_18),  // sfix16_En15\n                                               .addin(tapout_17),  // sfix48_En27\n                                               .dinRegVld(dinRegVld),\n                                               .syncReset(syncReset),\n                                               .dinDly2(dinDly2_19),  // sfix16_En12\n                                               .tapout(tapout_18)  // sfix48_En27\n                                               );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_20 (.clk(clk),\n                                               .enb_1_8_0(enb_1_8_0),\n                                               .dinReg2_0_re(dinDly2_19),  // sfix16_En12\n                                               .dinPreAdd(dinPreAdd),  // sfix16_En12\n                                               .coefIn_0(coefIn_19),  // sfix16_En15\n                                               .addin(tapout_18),  // sfix48_En27\n                                               .dinRegVld(dinRegVld),\n                                               .syncReset(syncReset),\n                                               .dinDly2(dinDly2_20),  // sfix16_En12\n                                               .tapout(tapout_19)  // sfix48_En27\n                                               );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_21 (.clk(clk),\n                                               .enb_1_8_0(enb_1_8_0),\n                                               .dinReg2_0_re(dinDly2_20),  // sfix16_En12\n                                               .dinPreAdd(dinPreAdd),  // sfix16_En12\n                                               .coefIn_0(coefIn_20),  // sfix16_En15\n                                               .addin(tapout_19),  // sfix48_En27\n                                               .dinRegVld(dinRegVld),\n                                               .syncReset(syncReset),\n                                               .dinDly2(dinDly2_21),  // sfix16_En12\n                                               .tapout(tapout_20)  // sfix48_En27\n                                               );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_22 (.clk(clk),\n                                               .enb_1_8_0(enb_1_8_0),\n                                               .dinReg2_0_re(dinDly2_21),  // sfix16_En12\n                                               .dinPreAdd(dinPreAdd),  // sfix16_En12\n                                               .coefIn_0(coefIn_21),  // sfix16_En15\n                                               .addin(tapout_20),  // sfix48_En27\n                                               .dinRegVld(dinRegVld),\n                                               .syncReset(syncReset),\n                                               .dinDly2(dinDly2_22),  // sfix16_En12\n                                               .tapout(tapout_21)  // sfix48_En27\n                                               );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_23 (.clk(clk),\n                                               .enb_1_8_0(enb_1_8_0),\n                                               .dinReg2_0_re(dinDly2_22),  // sfix16_En12\n                                               .dinPreAdd(dinPreAdd),  // sfix16_En12\n                                               .coefIn_0(coefIn_22),  // sfix16_En15\n                                               .addin(tapout_21),  // sfix48_En27\n                                               .dinRegVld(dinRegVld),\n                                               .syncReset(syncReset),\n                                               .dinDly2(dinDly2_23),  // sfix16_En12\n                                               .tapout(tapout_22)  // sfix48_En27\n                                               );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_24 (.clk(clk),\n                                               .enb_1_8_0(enb_1_8_0),\n                                               .dinReg2_0_re(dinDly2_23),  // sfix16_En12\n                                               .dinPreAdd(dinPreAdd),  // sfix16_En12\n                                               .coefIn_0(coefIn_23),  // sfix16_En15\n                                               .addin(tapout_22),  // sfix48_En27\n                                               .dinRegVld(dinRegVld),\n                                               .syncReset(syncReset),\n                                               .dinDly2(dinDly2_24),  // sfix16_En12\n                                               .tapout(tapout_23)  // sfix48_En27\n                                               );\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_25 (.clk(clk),\n                                               .enb_1_8_0(enb_1_8_0),\n                                               .dinReg2_0_re(dinDly2_24),  // sfix16_En12\n                                               .dinPreAdd(dinPreAdd),  // sfix16_En12\n                                               .coefIn_0(coefIn_24),  // sfix16_En15\n                                               .addin(tapout_23),  // sfix48_En27\n                                               .dinRegVld(dinRegVld),\n                                               .syncReset(syncReset),\n                                               .dinDly2(dinDly2),  // sfix16_En12\n                                               .tapout(tapout_24)  // sfix48_En27\n                                               );\n\n  assign ZERO = 16'sb0000000000000000;\n\n  FilterTapSystolicPreAddWvlIn u_FilterTap_26 (.clk(clk),\n                                               .enb_1_8_0(enb_1_8_0),\n                                               .dinReg2_0_re(dinDly2),  // sfix16_En12\n                                               .dinPreAdd(ZERO),  // sfix16_En12\n                                               .coefIn_0(coefIn_25),  // sfix16_En15\n                                               .addin(tapout_24),  // sfix48_En27\n                                               .dinRegVld(dinRegVld),\n                                               .syncReset(syncReset),\n                                               .dinDly2(dinDly2deadOut),  // sfix16_En12\n                                               .tapout(tapout_25)  // sfix48_En27\n                                               );\n\n  assign dout_cast = tapout_25[31:16];\n\n  assign muxOut = (vldOutTmp == 1'b0 ? ZERO_OUT :\n              dout_cast);\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_2_process\n      if (reset == 1'b1) begin\n        dout_1_re_1 <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          if (syncReset == 1'b1) begin\n            dout_1_re_1 <= 16'sb0000000000000000;\n          end\n          else begin\n            dout_1_re_1 <= muxOut;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_3_process\n      if (reset == 1'b1) begin\n        doutVld_1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          if (syncReset == 1'b1) begin\n            doutVld_1 <= 1'b0;\n          end\n          else begin\n            doutVld_1 <= vldOutTmp;\n          end\n        end\n      end\n    end\n\n  assign dout_1_re = dout_1_re_1;\n\n  assign doutVld = doutVld_1;\n\nendmodule  // subFilter\n\n"},{"name":"Filter.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Filter.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Filter\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Rx Filter/Discrete FIR \n// Filter/Filte\n// Hierarchy Level: 3\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Filter\n          (clk,\n           reset,\n           enb_1_8_0,\n           dataIn_re,\n           dataIn_im,\n           validIn,\n           syncReset,\n           dataOut_re,\n           dataOut_im,\n           validOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_0;\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  input   validIn;\n  input   syncReset;\n  output  signed [15:0] dataOut_re;  // sfix16_En11\n  output  signed [15:0] dataOut_im;  // sfix16_En11\n  output  validOut;\n\n\n  reg  dinRegVld;\n  reg signed [15:0] dinReg_0_re;  // sfix16_En12\n  reg signed [15:0] dinReg2_0_re;  // sfix16_En12\n  wire signed [15:0] CoefOut_0;  // sfix16_En15\n  wire signed [15:0] CoefOut_1;  // sfix16_En15\n  wire signed [15:0] CoefOut_2;  // sfix16_En15\n  wire signed [15:0] CoefOut_3;  // sfix16_En15\n  wire signed [15:0] CoefOut_4;  // sfix16_En15\n  wire signed [15:0] CoefOut_5;  // sfix16_En15\n  wire signed [15:0] CoefOut_6;  // sfix16_En15\n  wire signed [15:0] CoefOut_7;  // sfix16_En15\n  wire signed [15:0] CoefOut_8;  // sfix16_En15\n  wire signed [15:0] CoefOut_9;  // sfix16_En15\n  wire signed [15:0] CoefOut_10;  // sfix16_En15\n  wire signed [15:0] CoefOut_11;  // sfix16_En15\n  wire signed [15:0] CoefOut_12;  // sfix16_En15\n  wire signed [15:0] CoefOut_13;  // sfix16_En15\n  wire signed [15:0] CoefOut_14;  // sfix16_En15\n  wire signed [15:0] CoefOut_15;  // sfix16_En15\n  wire signed [15:0] CoefOut_16;  // sfix16_En15\n  wire signed [15:0] CoefOut_17;  // sfix16_En15\n  wire signed [15:0] CoefOut_18;  // sfix16_En15\n  wire signed [15:0] CoefOut_19;  // sfix16_En15\n  wire signed [15:0] CoefOut_20;  // sfix16_En15\n  wire signed [15:0] CoefOut_21;  // sfix16_En15\n  wire signed [15:0] CoefOut_22;  // sfix16_En15\n  wire signed [15:0] CoefOut_23;  // sfix16_En15\n  wire signed [15:0] CoefOut_24;  // sfix16_En15\n  wire signed [15:0] CoefOut_25;  // sfix16_En15\n  wire signed [15:0] CoefOut_26;  // sfix16_En15\n  wire signed [15:0] CoefOut_27;  // sfix16_En15\n  wire signed [15:0] CoefOut_28;  // sfix16_En15\n  wire signed [15:0] CoefOut_29;  // sfix16_En15\n  wire signed [15:0] CoefOut_30;  // sfix16_En15\n  wire signed [15:0] CoefOut_31;  // sfix16_En15\n  wire signed [15:0] CoefOut_32;  // sfix16_En15\n  wire signed [15:0] CoefOut_33;  // sfix16_En15\n  wire signed [15:0] CoefOut_34;  // sfix16_En15\n  wire signed [15:0] CoefOut_35;  // sfix16_En15\n  wire signed [15:0] CoefOut_36;  // sfix16_En15\n  wire signed [15:0] CoefOut_37;  // sfix16_En15\n  wire signed [15:0] CoefOut_38;  // sfix16_En15\n  wire signed [15:0] CoefOut_39;  // sfix16_En15\n  wire signed [15:0] CoefOut_40;  // sfix16_En15\n  wire signed [15:0] CoefOut_41;  // sfix16_En15\n  wire signed [15:0] CoefOut_42;  // sfix16_En15\n  wire signed [15:0] CoefOut_43;  // sfix16_En15\n  wire signed [15:0] CoefOut_44;  // sfix16_En15\n  wire signed [15:0] CoefOut_45;  // sfix16_En15\n  wire signed [15:0] CoefOut_46;  // sfix16_En15\n  wire signed [15:0] CoefOut_47;  // sfix16_En15\n  wire signed [15:0] CoefOut_48;  // sfix16_En15\n  wire signed [15:0] CoefOut_49;  // sfix16_En15\n  wire signed [15:0] CoefOut_50;  // sfix16_En15\n  reg  dinReg2Vld;\n  wire signed [15:0] dout_1_re;  // sfix16_En11\n  wire doutVld;\n  reg signed [15:0] dinReg_0_im;  // sfix16_En12\n  reg signed [15:0] dinReg2_0_im;  // sfix16_En12\n  wire signed [15:0] dout_1_im;  // sfix16_En11\n  wire doutVlddeadOut;\n\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_process\n      if (reset == 1'b1) begin\n        dinRegVld <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          if (syncReset == 1'b1) begin\n            dinRegVld <= 1'b0;\n          end\n          else begin\n            dinRegVld <= validIn;\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_1_process\n      if (reset == 1'b1) begin\n        dinReg_0_re <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          if (syncReset == 1'b1) begin\n            dinReg_0_re <= 16'sb0000000000000000;\n          end\n          else begin\n            if (validIn) begin\n              dinReg_0_re <= dataIn_re;\n            end\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_2_process\n      if (reset == 1'b1) begin\n        dinReg2_0_re <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          if (syncReset == 1'b1) begin\n            dinReg2_0_re <= 16'sb0000000000000000;\n          end\n          else begin\n            if (dinRegVld) begin\n              dinReg2_0_re <= dinReg_0_re;\n            end\n          end\n        end\n      end\n    end\n\n  FilterCoef u_CoefTable_1 (.CoefOut_0(CoefOut_0),  // sfix16_En15\n                            .CoefOut_1(CoefOut_1),  // sfix16_En15\n                            .CoefOut_2(CoefOut_2),  // sfix16_En15\n                            .CoefOut_3(CoefOut_3),  // sfix16_En15\n                            .CoefOut_4(CoefOut_4),  // sfix16_En15\n                            .CoefOut_5(CoefOut_5),  // sfix16_En15\n                            .CoefOut_6(CoefOut_6),  // sfix16_En15\n                            .CoefOut_7(CoefOut_7),  // sfix16_En15\n                            .CoefOut_8(CoefOut_8),  // sfix16_En15\n                            .CoefOut_9(CoefOut_9),  // sfix16_En15\n                            .CoefOut_10(CoefOut_10),  // sfix16_En15\n                            .CoefOut_11(CoefOut_11),  // sfix16_En15\n                            .CoefOut_12(CoefOut_12),  // sfix16_En15\n                            .CoefOut_13(CoefOut_13),  // sfix16_En15\n                            .CoefOut_14(CoefOut_14),  // sfix16_En15\n                            .CoefOut_15(CoefOut_15),  // sfix16_En15\n                            .CoefOut_16(CoefOut_16),  // sfix16_En15\n                            .CoefOut_17(CoefOut_17),  // sfix16_En15\n                            .CoefOut_18(CoefOut_18),  // sfix16_En15\n                            .CoefOut_19(CoefOut_19),  // sfix16_En15\n                            .CoefOut_20(CoefOut_20),  // sfix16_En15\n                            .CoefOut_21(CoefOut_21),  // sfix16_En15\n                            .CoefOut_22(CoefOut_22),  // sfix16_En15\n                            .CoefOut_23(CoefOut_23),  // sfix16_En15\n                            .CoefOut_24(CoefOut_24),  // sfix16_En15\n                            .CoefOut_25(CoefOut_25),  // sfix16_En15\n                            .CoefOut_26(CoefOut_26),  // sfix16_En15\n                            .CoefOut_27(CoefOut_27),  // sfix16_En15\n                            .CoefOut_28(CoefOut_28),  // sfix16_En15\n                            .CoefOut_29(CoefOut_29),  // sfix16_En15\n                            .CoefOut_30(CoefOut_30),  // sfix16_En15\n                            .CoefOut_31(CoefOut_31),  // sfix16_En15\n                            .CoefOut_32(CoefOut_32),  // sfix16_En15\n                            .CoefOut_33(CoefOut_33),  // sfix16_En15\n                            .CoefOut_34(CoefOut_34),  // sfix16_En15\n                            .CoefOut_35(CoefOut_35),  // sfix16_En15\n                            .CoefOut_36(CoefOut_36),  // sfix16_En15\n                            .CoefOut_37(CoefOut_37),  // sfix16_En15\n                            .CoefOut_38(CoefOut_38),  // sfix16_En15\n                            .CoefOut_39(CoefOut_39),  // sfix16_En15\n                            .CoefOut_40(CoefOut_40),  // sfix16_En15\n                            .CoefOut_41(CoefOut_41),  // sfix16_En15\n                            .CoefOut_42(CoefOut_42),  // sfix16_En15\n                            .CoefOut_43(CoefOut_43),  // sfix16_En15\n                            .CoefOut_44(CoefOut_44),  // sfix16_En15\n                            .CoefOut_45(CoefOut_45),  // sfix16_En15\n                            .CoefOut_46(CoefOut_46),  // sfix16_En15\n                            .CoefOut_47(CoefOut_47),  // sfix16_En15\n                            .CoefOut_48(CoefOut_48),  // sfix16_En15\n                            .CoefOut_49(CoefOut_49),  // sfix16_En15\n                            .CoefOut_50(CoefOut_50)  // sfix16_En15\n                            );\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_3_process\n      if (reset == 1'b1) begin\n        dinReg2Vld <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          if (syncReset == 1'b1) begin\n            dinReg2Vld <= 1'b0;\n          end\n          else begin\n            dinReg2Vld <= dinRegVld;\n          end\n        end\n      end\n    end\n\n  subFilter u_subFilter_1_re (.clk(clk),\n                              .reset(reset),\n                              .enb_1_8_0(enb_1_8_0),\n                              .dinReg2_0_re(dinReg2_0_re),  // sfix16_En12\n                              .coefIn_0(CoefOut_0),  // sfix16_En15\n                              .coefIn_1(CoefOut_1),  // sfix16_En15\n                              .coefIn_2(CoefOut_2),  // sfix16_En15\n                              .coefIn_3(CoefOut_3),  // sfix16_En15\n                              .coefIn_4(CoefOut_4),  // sfix16_En15\n                              .coefIn_5(CoefOut_5),  // sfix16_En15\n                              .coefIn_6(CoefOut_6),  // sfix16_En15\n                              .coefIn_7(CoefOut_7),  // sfix16_En15\n                              .coefIn_8(CoefOut_8),  // sfix16_En15\n                              .coefIn_9(CoefOut_9),  // sfix16_En15\n                              .coefIn_10(CoefOut_10),  // sfix16_En15\n                              .coefIn_11(CoefOut_11),  // sfix16_En15\n                              .coefIn_12(CoefOut_12),  // sfix16_En15\n                              .coefIn_13(CoefOut_13),  // sfix16_En15\n                              .coefIn_14(CoefOut_14),  // sfix16_En15\n                              .coefIn_15(CoefOut_15),  // sfix16_En15\n                              .coefIn_16(CoefOut_16),  // sfix16_En15\n                              .coefIn_17(CoefOut_17),  // sfix16_En15\n                              .coefIn_18(CoefOut_18),  // sfix16_En15\n                              .coefIn_19(CoefOut_19),  // sfix16_En15\n                              .coefIn_20(CoefOut_20),  // sfix16_En15\n                              .coefIn_21(CoefOut_21),  // sfix16_En15\n                              .coefIn_22(CoefOut_22),  // sfix16_En15\n                              .coefIn_23(CoefOut_23),  // sfix16_En15\n                              .coefIn_24(CoefOut_24),  // sfix16_En15\n                              .coefIn_25(CoefOut_25),  // sfix16_En15\n                              .coefIn_26(CoefOut_26),  // sfix16_En15\n                              .coefIn_27(CoefOut_27),  // sfix16_En15\n                              .coefIn_28(CoefOut_28),  // sfix16_En15\n                              .coefIn_29(CoefOut_29),  // sfix16_En15\n                              .coefIn_30(CoefOut_30),  // sfix16_En15\n                              .coefIn_31(CoefOut_31),  // sfix16_En15\n                              .coefIn_32(CoefOut_32),  // sfix16_En15\n                              .coefIn_33(CoefOut_33),  // sfix16_En15\n                              .coefIn_34(CoefOut_34),  // sfix16_En15\n                              .coefIn_35(CoefOut_35),  // sfix16_En15\n                              .coefIn_36(CoefOut_36),  // sfix16_En15\n                              .coefIn_37(CoefOut_37),  // sfix16_En15\n                              .coefIn_38(CoefOut_38),  // sfix16_En15\n                              .coefIn_39(CoefOut_39),  // sfix16_En15\n                              .coefIn_40(CoefOut_40),  // sfix16_En15\n                              .coefIn_41(CoefOut_41),  // sfix16_En15\n                              .coefIn_42(CoefOut_42),  // sfix16_En15\n                              .coefIn_43(CoefOut_43),  // sfix16_En15\n                              .coefIn_44(CoefOut_44),  // sfix16_En15\n                              .coefIn_45(CoefOut_45),  // sfix16_En15\n                              .coefIn_46(CoefOut_46),  // sfix16_En15\n                              .coefIn_47(CoefOut_47),  // sfix16_En15\n                              .coefIn_48(CoefOut_48),  // sfix16_En15\n                              .coefIn_49(CoefOut_49),  // sfix16_En15\n                              .coefIn_50(CoefOut_50),  // sfix16_En15\n                              .dinRegVld(dinReg2Vld),\n                              .syncReset(syncReset),\n                              .dout_1_re(dout_1_re),  // sfix16_En11\n                              .doutVld(doutVld)\n                              );\n\n  assign dataOut_re = dout_1_re;\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_4_process\n      if (reset == 1'b1) begin\n        dinReg_0_im <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          if (syncReset == 1'b1) begin\n            dinReg_0_im <= 16'sb0000000000000000;\n          end\n          else begin\n            if (validIn) begin\n              dinReg_0_im <= dataIn_im;\n            end\n          end\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : intdelay_5_process\n      if (reset == 1'b1) begin\n        dinReg2_0_im <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          if (syncReset == 1'b1) begin\n            dinReg2_0_im <= 16'sb0000000000000000;\n          end\n          else begin\n            if (dinRegVld) begin\n              dinReg2_0_im <= dinReg_0_im;\n            end\n          end\n        end\n      end\n    end\n\n  subFilter u_subFilter_1_im (.clk(clk),\n                              .reset(reset),\n                              .enb_1_8_0(enb_1_8_0),\n                              .dinReg2_0_re(dinReg2_0_im),  // sfix16_En12\n                              .coefIn_0(CoefOut_0),  // sfix16_En15\n                              .coefIn_1(CoefOut_1),  // sfix16_En15\n                              .coefIn_2(CoefOut_2),  // sfix16_En15\n                              .coefIn_3(CoefOut_3),  // sfix16_En15\n                              .coefIn_4(CoefOut_4),  // sfix16_En15\n                              .coefIn_5(CoefOut_5),  // sfix16_En15\n                              .coefIn_6(CoefOut_6),  // sfix16_En15\n                              .coefIn_7(CoefOut_7),  // sfix16_En15\n                              .coefIn_8(CoefOut_8),  // sfix16_En15\n                              .coefIn_9(CoefOut_9),  // sfix16_En15\n                              .coefIn_10(CoefOut_10),  // sfix16_En15\n                              .coefIn_11(CoefOut_11),  // sfix16_En15\n                              .coefIn_12(CoefOut_12),  // sfix16_En15\n                              .coefIn_13(CoefOut_13),  // sfix16_En15\n                              .coefIn_14(CoefOut_14),  // sfix16_En15\n                              .coefIn_15(CoefOut_15),  // sfix16_En15\n                              .coefIn_16(CoefOut_16),  // sfix16_En15\n                              .coefIn_17(CoefOut_17),  // sfix16_En15\n                              .coefIn_18(CoefOut_18),  // sfix16_En15\n                              .coefIn_19(CoefOut_19),  // sfix16_En15\n                              .coefIn_20(CoefOut_20),  // sfix16_En15\n                              .coefIn_21(CoefOut_21),  // sfix16_En15\n                              .coefIn_22(CoefOut_22),  // sfix16_En15\n                              .coefIn_23(CoefOut_23),  // sfix16_En15\n                              .coefIn_24(CoefOut_24),  // sfix16_En15\n                              .coefIn_25(CoefOut_25),  // sfix16_En15\n                              .coefIn_26(CoefOut_26),  // sfix16_En15\n                              .coefIn_27(CoefOut_27),  // sfix16_En15\n                              .coefIn_28(CoefOut_28),  // sfix16_En15\n                              .coefIn_29(CoefOut_29),  // sfix16_En15\n                              .coefIn_30(CoefOut_30),  // sfix16_En15\n                              .coefIn_31(CoefOut_31),  // sfix16_En15\n                              .coefIn_32(CoefOut_32),  // sfix16_En15\n                              .coefIn_33(CoefOut_33),  // sfix16_En15\n                              .coefIn_34(CoefOut_34),  // sfix16_En15\n                              .coefIn_35(CoefOut_35),  // sfix16_En15\n                              .coefIn_36(CoefOut_36),  // sfix16_En15\n                              .coefIn_37(CoefOut_37),  // sfix16_En15\n                              .coefIn_38(CoefOut_38),  // sfix16_En15\n                              .coefIn_39(CoefOut_39),  // sfix16_En15\n                              .coefIn_40(CoefOut_40),  // sfix16_En15\n                              .coefIn_41(CoefOut_41),  // sfix16_En15\n                              .coefIn_42(CoefOut_42),  // sfix16_En15\n                              .coefIn_43(CoefOut_43),  // sfix16_En15\n                              .coefIn_44(CoefOut_44),  // sfix16_En15\n                              .coefIn_45(CoefOut_45),  // sfix16_En15\n                              .coefIn_46(CoefOut_46),  // sfix16_En15\n                              .coefIn_47(CoefOut_47),  // sfix16_En15\n                              .coefIn_48(CoefOut_48),  // sfix16_En15\n                              .coefIn_49(CoefOut_49),  // sfix16_En15\n                              .coefIn_50(CoefOut_50),  // sfix16_En15\n                              .dinRegVld(dinReg2Vld),\n                              .syncReset(syncReset),\n                              .dout_1_re(dout_1_im),  // sfix16_En11\n                              .doutVld(doutVlddeadOut)\n                              );\n\n  assign dataOut_im = dout_1_im;\n\n  assign validOut = doutVld;\n\nendmodule  // Filter\n\n"},{"name":"Discrete_FIR_Filter.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Discrete_FIR_Filter.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Discrete_FIR_Filter\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Rx Filter/Discrete FIR \n// Filte\n// Hierarchy Level: 2\n// Model version: 9.2\n// \n// Discrete FIR Filter\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Discrete_FIR_Filter\n          (clk,\n           reset,\n           enb_1_8_0,\n           dataIn_re,\n           dataIn_im,\n           validIn,\n           syncReset,\n           dataOut_re,\n           dataOut_im,\n           validOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_0;\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  input   validIn;\n  input   syncReset;\n  output  signed [15:0] dataOut_re;  // sfix16_En11\n  output  signed [15:0] dataOut_im;  // sfix16_En11\n  output  validOut;\n\n\n\n\n  Filter u_FilterBank (.clk(clk),\n                       .reset(reset),\n                       .enb_1_8_0(enb_1_8_0),\n                       .dataIn_re(dataIn_re),  // sfix16_En12\n                       .dataIn_im(dataIn_im),  // sfix16_En12\n                       .validIn(validIn),\n                       .syncReset(syncReset),\n                       .dataOut_re(dataOut_re),  // sfix16_En11\n                       .dataOut_im(dataOut_im),  // sfix16_En11\n                       .validOut(validOut)\n                       );\n\nendmodule  // Discrete_FIR_Filter\n\n"},{"name":"DTConverter_block.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/DTConverter_block.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: DTConverter_block\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Rx Filter/DTConverter\n// Hierarchy Level: 2\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule DTConverter_block\n          (dataIn1_re,\n           dataIn1_im,\n           dataIn2_re,\n           dataIn2_im,\n           dataOut_re,\n           dataOut_im);\n\n\n  input   signed [15:0] dataIn1_re;  // sfix16_En12\n  input   signed [15:0] dataIn1_im;  // sfix16_En12\n  input   signed [15:0] dataIn2_re;  // sfix16_En11\n  input   signed [15:0] dataIn2_im;  // sfix16_En11\n  output  signed [15:0] dataOut_re;  // sfix16_En12\n  output  signed [15:0] dataOut_im;  // sfix16_En12\n\n\n\n\n  assign dataOut_re = ((dataIn2_re[15] == 1'b0) && (dataIn2_re[14] != 1'b0) ? 16'sb0111111111111111 :\n              ((dataIn2_re[15] == 1'b1) && (dataIn2_re[14] != 1'b1) ? 16'sb1000000000000000 :\n              {dataIn2_re[14:0], 1'b0}));\n  assign dataOut_im = ((dataIn2_im[15] == 1'b0) && (dataIn2_im[14] != 1'b0) ? 16'sb0111111111111111 :\n              ((dataIn2_im[15] == 1'b1) && (dataIn2_im[14] != 1'b1) ? 16'sb1000000000000000 :\n              {dataIn2_im[14:0], 1'b0}));\n\nendmodule  // DTConverter_block\n\n"},{"name":"Rx_Filter.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Rx_Filter.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: Rx_Filter\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Rx Filter\n// Hierarchy Level: 1\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule Rx_Filter\n          (clk,\n           reset,\n           enb_1_8_0,\n           dataIn_re,\n           dataIn_im,\n           validIn,\n           startIn,\n           dataOut_re,\n           dataOut_im,\n           validOut,\n           startOut);\n\n\n  input   clk;\n  input   reset;\n  input   enb_1_8_0;\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  input   validIn;\n  input   startIn;\n  output  signed [15:0] dataOut_re;  // sfix16_En12\n  output  signed [15:0] dataOut_im;  // sfix16_En12\n  output  validOut;\n  output  startOut;\n\n\n  wire signed [15:0] Discrete_FIR_Filter_out1_re;  // sfix16_En11\n  wire signed [15:0] Discrete_FIR_Filter_out1_im;  // sfix16_En11\n  wire Discrete_FIR_Filter_out2;\n  reg  [32:0] Delay_reg;  // ufix1 [33]\n  wire Delay_out1;\n\n\n  Discrete_FIR_Filter u_Discrete_FIR_Filter (.clk(clk),\n                                             .reset(reset),\n                                             .enb_1_8_0(enb_1_8_0),\n                                             .dataIn_re(dataIn_re),  // sfix16_En12\n                                             .dataIn_im(dataIn_im),  // sfix16_En12\n                                             .validIn(validIn),\n                                             .syncReset(startIn),\n                                             .dataOut_re(Discrete_FIR_Filter_out1_re),  // sfix16_En11\n                                             .dataOut_im(Discrete_FIR_Filter_out1_im),  // sfix16_En11\n                                             .validOut(Discrete_FIR_Filter_out2)\n                                             );\n\n  DTConverter_block u_DTConverter (.dataIn1_re(dataIn_re),  // sfix16_En12\n                                   .dataIn1_im(dataIn_im),  // sfix16_En12\n                                   .dataIn2_re(Discrete_FIR_Filter_out1_re),  // sfix16_En11\n                                   .dataIn2_im(Discrete_FIR_Filter_out1_im),  // sfix16_En11\n                                   .dataOut_re(dataOut_re),  // sfix16_En12\n                                   .dataOut_im(dataOut_im)  // sfix16_En12\n                                   );\n\n  assign validOut = Discrete_FIR_Filter_out2;\n\n  always @(posedge clk or posedge reset)\n    begin : Delay_process\n      if (reset == 1'b1) begin\n        Delay_reg <= {33{1'b0}};\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay_reg[0] <= startIn;\n          Delay_reg[32'sd32:32'sd1] <= Delay_reg[32'sd31:32'sd0];\n        end\n      end\n    end\n\n  assign Delay_out1 = Delay_reg[32];\n\n  assign startOut = Delay_out1;\n\nendmodule  // Rx_Filter\n\n"},{"name":"WLANTimeAndFrequencySynchronization.v","type":"source","group":"model","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization","tag":"","groupDisplay":"Model files","code":"// -------------------------------------------------------------\n// \n// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization.v\n// Created: 2026-02-04 22:38:44\n// \n// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1\n// \n// \n// -- -------------------------------------------------------------\n// -- Rate and Clocking Details\n// -- -------------------------------------------------------------\n// Model base rate: 6.25e-09\n// Target subsystem base rate: 6.25e-09\n// \n// \n// Clock Enable  Sample Time\n// -- -------------------------------------------------------------\n// ce_out        5e-08\n// -- -------------------------------------------------------------\n// \n// \n// Output Signal                 Clock Enable  Sample Time\n// -- -------------------------------------------------------------\n// dataOut_re                    ce_out        5e-08\n// dataOut_im                    ce_out        5e-08\n// validOut                      ce_out        5e-08\n// syncPulse                     ce_out        5e-08\n// freqOff                       ce_out        5e-08\n// freqOffValid                  ce_out        5e-08\n// numPacketsDetected            ce_out        5e-08\n// -- -------------------------------------------------------------\n// \n// -------------------------------------------------------------\n\n\n// -------------------------------------------------------------\n// \n// Module: WLANTimeAndFrequencySynchronization\n// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization\n// Hierarchy Level: 0\n// Model version: 9.2\n// \n// -------------------------------------------------------------\n\n`timescale 1 ns / 1 ns\n\nmodule WLANTimeAndFrequencySynchronization\n          (clk,\n           reset,\n           clk_enable,\n           dataIn_re,\n           dataIn_im,\n           validIn,\n           startIn,\n           ce_out,\n           dataOut_re,\n           dataOut_im,\n           validOut,\n           syncPulse,\n           freqOff,\n           freqOffValid,\n           numPacketsDetected);\n\n\n  input   clk;\n  input   reset;\n  input   clk_enable;\n  input   signed [15:0] dataIn_re;  // sfix16_En12\n  input   signed [15:0] dataIn_im;  // sfix16_En12\n  input   validIn;\n  input   startIn;\n  output  ce_out;\n  output  signed [15:0] dataOut_re;  // sfix16_En12\n  output  signed [15:0] dataOut_im;  // sfix16_En12\n  output  validOut;\n  output  syncPulse;\n  output  signed [34:0] freqOff;  // sfix35_En33\n  output  freqOffValid;\n  output  [15:0] numPacketsDetected;  // uint16\n\n\n  wire enb_1_8_1;\n  wire enb_1_8_0;\n  wire enb;\n  wire enb_1_1_1;\n  reg signed [15:0] Delay3_out1_re;  // sfix16_En12\n  reg signed [15:0] Delay3_out1_im;  // sfix16_En12\n  reg  Delay2_out1;\n  reg  Delay1_out1;\n  wire signed [15:0] dataOut_re_1;  // sfix16_En12\n  wire signed [15:0] dataOut_im_1;  // sfix16_En12\n  wire Rx_Filter_validOut;\n  wire Rx_Filter_startOut;\n  wire signed [15:0] dataOut_re_2;  // sfix16_En12\n  wire signed [15:0] dataOut_im_2;  // sfix16_En12\n  wire Coarse_Time_Sync_validOut;\n  wire Coarse_Time_Sync_lstfStart;\n  wire Coarse_Time_Sync_rst;\n  wire signed [33:0] Coarse_CFO_Estimation_and_Correction_Freq;  // sfix34_En33\n  wire signed [15:0] dataOut_re_3;  // sfix16_En12\n  wire signed [15:0] dataOut_im_3;  // sfix16_En12\n  wire Coarse_CFO_Estimation_and_Correction_validOut;\n  wire Coarse_CFO_Estimation_and_Correction_lstfStartOut;\n  wire Coarse_CFO_Estimation_and_Correction_rstOut;\n  wire signed [15:0] dataOut_re_4;  // sfix16_En12\n  wire signed [15:0] dataOut_im_4;  // sfix16_En12\n  wire Fine_Time_Sync_validOut;\n  wire Fine_Time_Sync_Lstf_start;\n  wire Fine_Time_Sync_rstOut;\n  wire signed [33:0] Fine_CFO_Estimation_and_Correction_Freq;  // sfix34_En33\n  wire Fine_CFO_Estimation_and_Correction_freqValidOut;\n  wire Fine_CFO_Estimation_and_Correction_validOut;\n  wire Fine_CFO_Estimation_and_Correction_lstfStartOut;\n  wire signed [33:0] Coarse_CFO_Estimation_and_Correction_Freq_1;  // sfix34_En33\n  wire signed [33:0] Fine_CFO_Estimation_and_Correction_Freq_1;  // sfix34_En33\n  wire signed [34:0] Add_add_cast;  // sfix35_En33\n  wire signed [34:0] Add_add_cast_1;  // sfix35_En33\n  wire signed [34:0] Add_out1;  // sfix35_En33\n  reg signed [34:0] t_bypass_reg;  // sfix35\n  wire signed [34:0] Add_out1_1;  // sfix35_En33\n  wire Fine_CFO_Estimation_and_Correction_lstfStartOut_1;\n  reg  [2:0] rd_1_reg;  // ufix1 [3]\n  wire Fine_CFO_Estimation_and_Correction_lstfStartOut_2;\n  wire [15:0] count_step;  // uint16\n  wire [15:0] count_from;  // uint16\n  reg [15:0] HDL_Counter_out1;  // uint16\n  wire [15:0] count;  // uint16\n  reg [15:0] count_1;  // uint16\n  wire need_to_wrap;\n  reg  need_to_wrap_1;\n  wire [15:0] count_value;  // uint16\n  reg [15:0] count_value_1;  // uint16\n  wire [15:0] HDL_Counter_out1_1;  // uint16\n  wire [15:0] HDL_Counter_out1_2;  // uint16\n  reg [15:0] rd_2_reg [0:1];  // ufix16 [2]\n  wire [15:0] rd_2_reg_next [0:1];  // ufix16 [2]\n  wire [15:0] HDL_Counter_out1_3;  // uint16\n  wire [15:0] count_2;  // uint16\n  reg [15:0] count_3;  // uint16\n  reg [15:0] HDL_Counter_bypass_reg;  // ufix16\n  reg signed [31:0] rd_2_t_0_0;  // int32\n  reg signed [31:0] rd_2_t_1;  // int32\n\n\n  WLANTimeAndFrequencySynchronization_tc u_WLANTimeAndFrequencySynchronization_tc (.clk(clk),\n                                                                                   .reset(reset),\n                                                                                   .clk_enable(clk_enable),\n                                                                                   .enb(enb),\n                                                                                   .enb_1_1_1(enb_1_1_1),\n                                                                                   .enb_1_8_0(enb_1_8_0),\n                                                                                   .enb_1_8_1(enb_1_8_1)\n                                                                                   );\n\n  always @(posedge clk or posedge reset)\n    begin : Delay3_process\n      if (reset == 1'b1) begin\n        Delay3_out1_re <= 16'sb0000000000000000;\n        Delay3_out1_im <= 16'sb0000000000000000;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay3_out1_re <= dataIn_re;\n          Delay3_out1_im <= dataIn_im;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay2_process\n      if (reset == 1'b1) begin\n        Delay2_out1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay2_out1 <= validIn;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : Delay1_process\n      if (reset == 1'b1) begin\n        Delay1_out1 <= 1'b0;\n      end\n      else begin\n        if (enb_1_8_0) begin\n          Delay1_out1 <= startIn;\n        end\n      end\n    end\n\n  Rx_Filter u_Rx_Filter (.clk(clk),\n                         .reset(reset),\n                         .enb_1_8_0(enb_1_8_0),\n                         .dataIn_re(Delay3_out1_re),  // sfix16_En12\n                         .dataIn_im(Delay3_out1_im),  // sfix16_En12\n                         .validIn(Delay2_out1),\n                         .startIn(Delay1_out1),\n                         .dataOut_re(dataOut_re_1),  // sfix16_En12\n                         .dataOut_im(dataOut_im_1),  // sfix16_En12\n                         .validOut(Rx_Filter_validOut),\n                         .startOut(Rx_Filter_startOut)\n                         );\n\n  Coarse_Time_Sync u_Coarse_Time_Sync (.clk(clk),\n                                       .reset(reset),\n                                       .enb_1_8_1(enb_1_8_1),\n                                       .enb_1_8_0(enb_1_8_0),\n                                       .enb(enb),\n                                       .dataIn_re(dataOut_re_1),  // sfix16_En12\n                                       .dataIn_im(dataOut_im_1),  // sfix16_En12\n                                       .validIn(Rx_Filter_validOut),\n                                       .startIn(Rx_Filter_startOut),\n                                       .dataOut_re(dataOut_re_2),  // sfix16_En12\n                                       .dataOut_im(dataOut_im_2),  // sfix16_En12\n                                       .validOut(Coarse_Time_Sync_validOut),\n                                       .lstfStart(Coarse_Time_Sync_lstfStart),\n                                       .rst(Coarse_Time_Sync_rst)\n                                       );\n\n  Coarse_CFO_Estimation_and_Correction u_Coarse_CFO_Estimation_and_Correction (.clk(clk),\n                                                                               .reset(reset),\n                                                                               .enb_1_8_1(enb_1_8_1),\n                                                                               .enb_1_8_0(enb_1_8_0),\n                                                                               .enb(enb),\n                                                                               .dataIn_re(dataOut_re_2),  // sfix16_En12\n                                                                               .dataIn_im(dataOut_im_2),  // sfix16_En12\n                                                                               .validIn(Coarse_Time_Sync_validOut),\n                                                                               .LSTF_start(Coarse_Time_Sync_lstfStart),\n                                                                               .rstIn(Coarse_Time_Sync_rst),\n                                                                               .Freq(Coarse_CFO_Estimation_and_Correction_Freq),  // sfix34_En33\n                                                                               .dataOut_re(dataOut_re_3),  // sfix16_En12\n                                                                               .dataOut_im(dataOut_im_3),  // sfix16_En12\n                                                                               .validOut(Coarse_CFO_Estimation_and_Correction_validOut),\n                                                                               .lstfStartOut(Coarse_CFO_Estimation_and_Correction_lstfStartOut),\n                                                                               .rstOut(Coarse_CFO_Estimation_and_Correction_rstOut)\n                                                                               );\n\n  Fine_Time_Sync u_Fine_Time_Sync (.clk(clk),\n                                   .reset(reset),\n                                   .enb_1_8_1(enb_1_8_1),\n                                   .enb_1_8_0(enb_1_8_0),\n                                   .enb(enb),\n                                   .enb_1_1_1(enb_1_1_1),\n                                   .dataIn_re(dataOut_re_3),  // sfix16_En12\n                                   .dataIn_im(dataOut_im_3),  // sfix16_En12\n                                   .validIn(Coarse_CFO_Estimation_and_Correction_validOut),\n                                   .lstfStart(Coarse_CFO_Estimation_and_Correction_lstfStartOut),\n                                   .rstIn(Coarse_CFO_Estimation_and_Correction_rstOut),\n                                   .dataOut_re(dataOut_re_4),  // sfix16_En12\n                                   .dataOut_im(dataOut_im_4),  // sfix16_En12\n                                   .validOut(Fine_Time_Sync_validOut),\n                                   .Lstf_start(Fine_Time_Sync_Lstf_start),\n                                   .rstOut(Fine_Time_Sync_rstOut)\n                                   );\n\n  Fine_CFO_Estimation_and_Correction u_Fine_CFO_Estimation_and_Correction (.clk(clk),\n                                                                           .reset(reset),\n                                                                           .enb_1_8_1(enb_1_8_1),\n                                                                           .enb_1_8_0(enb_1_8_0),\n                                                                           .enb(enb),\n                                                                           .dataIn_re(dataOut_re_4),  // sfix16_En12\n                                                                           .dataIn_im(dataOut_im_4),  // sfix16_En12\n                                                                           .validIn(Fine_Time_Sync_validOut),\n                                                                           .LSTF_start(Fine_Time_Sync_Lstf_start),\n                                                                           .rstIn(Fine_Time_Sync_rstOut),\n                                                                           .Freq(Fine_CFO_Estimation_and_Correction_Freq),  // sfix34_En33\n                                                                           .freqValidOut(Fine_CFO_Estimation_and_Correction_freqValidOut),\n                                                                           .dataOut_re(dataOut_re),  // sfix16_En12\n                                                                           .dataOut_im(dataOut_im),  // sfix16_En12\n                                                                           .validOut(Fine_CFO_Estimation_and_Correction_validOut),\n                                                                           .lstfStartOut(Fine_CFO_Estimation_and_Correction_lstfStartOut)\n                                                                           );\n\n  assign validOut = Fine_CFO_Estimation_and_Correction_validOut;\n\n  assign syncPulse = Fine_CFO_Estimation_and_Correction_lstfStartOut;\n\n  assign Coarse_CFO_Estimation_and_Correction_Freq_1 = Coarse_CFO_Estimation_and_Correction_Freq;\n\n  assign Fine_CFO_Estimation_and_Correction_Freq_1 = Fine_CFO_Estimation_and_Correction_Freq;\n\n  assign Add_add_cast = {Coarse_CFO_Estimation_and_Correction_Freq_1[33], Coarse_CFO_Estimation_and_Correction_Freq_1};\n  assign Add_add_cast_1 = {Fine_CFO_Estimation_and_Correction_Freq_1[33], Fine_CFO_Estimation_and_Correction_Freq_1};\n  assign Add_out1 = Add_add_cast + Add_add_cast_1;\n\n  always @(posedge clk or posedge reset)\n    begin : t_bypass_process\n      if (reset == 1'b1) begin\n        t_bypass_reg <= 35'sh000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          t_bypass_reg <= Add_out1;\n        end\n      end\n    end\n\n  assign Add_out1_1 = (enb_1_8_1 == 1'b1 ? Add_out1 :\n              t_bypass_reg);\n\n  assign freqOff = Add_out1_1;\n\n  assign freqOffValid = Fine_CFO_Estimation_and_Correction_freqValidOut;\n\n  assign Fine_CFO_Estimation_and_Correction_lstfStartOut_1 = Fine_CFO_Estimation_and_Correction_lstfStartOut;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_1_process\n      if (reset == 1'b1) begin\n        rd_1_reg <= {3{1'b0}};\n      end\n      else begin\n        if (enb) begin\n          rd_1_reg[0] <= Fine_CFO_Estimation_and_Correction_lstfStartOut_1;\n          rd_1_reg[32'sd2:32'sd1] <= rd_1_reg[32'sd1:32'sd0];\n        end\n      end\n    end\n\n  assign Fine_CFO_Estimation_and_Correction_lstfStartOut_2 = rd_1_reg[2];\n\n  // Count limited, Unsigned Counter\n  //  initial value   = 0\n  //  step value      = 1\n  //  count to value  = 65535\n  assign count_step = 16'b0000000000000001;\n\n  assign count_from = 16'b0000000000000000;\n\n  assign count = HDL_Counter_out1 + count_step;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_4_process\n      if (reset == 1'b1) begin\n        count_1 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          count_1 <= count;\n        end\n      end\n    end\n\n  assign need_to_wrap = HDL_Counter_out1 == 16'b1111111111111111;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_3_process\n      if (reset == 1'b1) begin\n        need_to_wrap_1 <= 1'b0;\n      end\n      else begin\n        if (enb) begin\n          need_to_wrap_1 <= need_to_wrap;\n        end\n      end\n    end\n\n  assign count_value = (need_to_wrap_1 == 1'b0 ? count_1 :\n              count_from);\n\n  always @(posedge clk or posedge reset)\n    begin : rd_5_process\n      if (reset == 1'b1) begin\n        count_value_1 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          count_value_1 <= count_value;\n        end\n      end\n    end\n\n  assign HDL_Counter_out1_2 = HDL_Counter_out1_1;\n\n  always @(posedge clk or posedge reset)\n    begin : rd_0_process\n      if (reset == 1'b1) begin\n        HDL_Counter_out1 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          HDL_Counter_out1 <= HDL_Counter_out1_2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : rd_2_process\n      if (reset == 1'b1) begin\n        for(rd_2_t_1 = 32'sd0; rd_2_t_1 <= 32'sd1; rd_2_t_1 = rd_2_t_1 + 32'sd1) begin\n          rd_2_reg[rd_2_t_1] <= 16'b0000000000000000;\n        end\n      end\n      else begin\n        if (enb) begin\n          for(rd_2_t_0_0 = 32'sd0; rd_2_t_0_0 <= 32'sd1; rd_2_t_0_0 = rd_2_t_0_0 + 32'sd1) begin\n            rd_2_reg[rd_2_t_0_0] <= rd_2_reg_next[rd_2_t_0_0];\n          end\n        end\n      end\n    end\n\n  assign HDL_Counter_out1_3 = rd_2_reg[1];\n  assign rd_2_reg_next[0] = HDL_Counter_out1;\n  assign rd_2_reg_next[1] = rd_2_reg[0];\n\n  assign count_2 = (Fine_CFO_Estimation_and_Correction_lstfStartOut_2 == 1'b0 ? HDL_Counter_out1_3 :\n              count_value_1);\n\n  always @(posedge clk or posedge reset)\n    begin : crp_out_delay_process\n      if (reset == 1'b1) begin\n        count_3 <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb) begin\n          count_3 <= count_2;\n        end\n      end\n    end\n\n  always @(posedge clk or posedge reset)\n    begin : HDL_Counter_bypass_process\n      if (reset == 1'b1) begin\n        HDL_Counter_bypass_reg <= 16'b0000000000000000;\n      end\n      else begin\n        if (enb_1_8_1) begin\n          HDL_Counter_bypass_reg <= count_3;\n        end\n      end\n    end\n\n  assign HDL_Counter_out1_1 = (enb_1_8_1 == 1'b1 ? count_3 :\n              HDL_Counter_bypass_reg);\n\n  assign numPacketsDetected = HDL_Counter_out1_1;\n\n  assign ce_out = enb_1_8_1;\n\nendmodule  // WLANTimeAndFrequencySynchronization\n\n"},{"name":"WLANTimeAndFrequencySynchronization_compile.tcl","type":"scripts","group":"scripts","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization_compile.tcl","tag":"","groupDisplay":"scripts","code":"add_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization_tc.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/DTConverter.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/SinLookUpTableGen.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CosLookUpTableGen.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/WaveformGen.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/NCO.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Coarse_CFO_Correction.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Averager.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/SimpleDualPortRAM_generic.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Sample_FreqOff.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block1.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block2.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Quadrant_Correction.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block3.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block4.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block5.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block6.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block7.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block8.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block9.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block10.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block11.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block12.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block13.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block14.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block15.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block16.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block17.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block18.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block19.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block20.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block21.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block22.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block23.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block24.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block25.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block26.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block27.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block28.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Quadrant_Mapper.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Coarse_CFO_Estimation.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Coarse_CFO_Estimation_and_Correction.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Synchronous_Enabled_128_Sample_Delay.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MovingSum.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/DTadjust.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/delayedCorrelation.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator_block.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/DTadjust_block.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared_block.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared1.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Synchronous_Enabled_16_Sample_Delay.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MovingSum_block.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/magnitudeSquared_block1.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/StreamSyncronizer.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/streamSynchronizer.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Energy_Calculator.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/considerFirstPeak.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MATLAB_Function1.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/searchStartOfFrame.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Peak_Detector.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/StreamSyncronizer_block.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Stream_Synchronizer.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Coarse_Time_Sync.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/SinLookUpTableGen_block.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CosLookUpTableGen_block.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/WaveformGen_block.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/NCO_block.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Fine_CFO_Correction.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Averager_block.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator_block1.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Quadrant_Mapper_block.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block29.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block30.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block31.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block32.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block33.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block34.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block35.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block36.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block37.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block38.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block39.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block40.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block41.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block42.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block43.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block44.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block45.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block46.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block47.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block48.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block49.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block50.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block51.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block52.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block53.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block54.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block55.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block56.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Quadrant_Correction_block.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block57.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/CordicKernelMag_block58.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Fine_CFO_Estimation.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Fine_CFO_Estimation_and_Correction.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MagnitudeSquared_block2.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FirRdyLogic.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/SimpleDualPortRAM_generic_block.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Addressable_Delay_Line.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolic.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Addressable_Delay_Line_block.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolic_block.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Addressable_Delay_Line_block1.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolic_block1.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/C1.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/corrFilter.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Correlator_block2.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/extractLTFs.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/maxPeakSearcher.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/maxPeakSearcher_block.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/peakDetector.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Peak_Searcher.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Fine_Time_Sync.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterCoef.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/FilterTapSystolicPreAddWvlIn.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/subFilter.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Filter.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Discrete_FIR_Filter.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/DTConverter_block.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Rx_Filter.v\nadd_files -fileset sim_1 -norecurse /home/amd/Documents/MATLAB/Examples/R2025a/whdl/WLANHDLTimeAndFrequencySynchronizationExample/hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization.v\n"},{"name":"WLANTimeAndFrequencySynchronization_vivado.tcl","type":"scripts","group":"scripts","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization_vivado.tcl","tag":"","groupDisplay":"scripts","code":"set src_dir [pwd]\nset prj_dir \"vivado_prj\"\nfile mkdir ../$prj_dir\ncd ../$prj_dir\ncreate_project WLANTimeAndFrequencySynchronization.xpr\nset_property PART xc7z020-clg400-1 [current_project]\nadd_file $src_dir/WLANTimeAndFrequencySynchronization_tc.v\nadd_file $src_dir/DTConverter.v\nadd_file $src_dir/SinLookUpTableGen.v\nadd_file $src_dir/CosLookUpTableGen.v\nadd_file $src_dir/WaveformGen.v\nadd_file $src_dir/NCO.v\nadd_file $src_dir/Coarse_CFO_Correction.v\nadd_file $src_dir/Averager.v\nadd_file $src_dir/SimpleDualPortRAM_generic.v\nadd_file $src_dir/Correlator.v\nadd_file $src_dir/Sample_FreqOff.v\nadd_file $src_dir/CordicKernelMag.v\nadd_file $src_dir/CordicKernelMag_block.v\nadd_file $src_dir/CordicKernelMag_block1.v\nadd_file $src_dir/CordicKernelMag_block2.v\nadd_file $src_dir/Quadrant_Correction.v\nadd_file $src_dir/CordicKernelMag_block3.v\nadd_file $src_dir/CordicKernelMag_block4.v\nadd_file $src_dir/CordicKernelMag_block5.v\nadd_file $src_dir/CordicKernelMag_block6.v\nadd_file $src_dir/CordicKernelMag_block7.v\nadd_file $src_dir/CordicKernelMag_block8.v\nadd_file $src_dir/CordicKernelMag_block9.v\nadd_file $src_dir/CordicKernelMag_block10.v\nadd_file $src_dir/CordicKernelMag_block11.v\nadd_file $src_dir/CordicKernelMag_block12.v\nadd_file $src_dir/CordicKernelMag_block13.v\nadd_file $src_dir/CordicKernelMag_block14.v\nadd_file $src_dir/CordicKernelMag_block15.v\nadd_file $src_dir/CordicKernelMag_block16.v\nadd_file $src_dir/CordicKernelMag_block17.v\nadd_file $src_dir/CordicKernelMag_block18.v\nadd_file $src_dir/CordicKernelMag_block19.v\nadd_file $src_dir/CordicKernelMag_block20.v\nadd_file $src_dir/CordicKernelMag_block21.v\nadd_file $src_dir/CordicKernelMag_block22.v\nadd_file $src_dir/CordicKernelMag_block23.v\nadd_file $src_dir/CordicKernelMag_block24.v\nadd_file $src_dir/CordicKernelMag_block25.v\nadd_file $src_dir/CordicKernelMag_block26.v\nadd_file $src_dir/CordicKernelMag_block27.v\nadd_file $src_dir/CordicKernelMag_block28.v\nadd_file $src_dir/Quadrant_Mapper.v\nadd_file $src_dir/Coarse_CFO_Estimation.v\nadd_file $src_dir/Coarse_CFO_Estimation_and_Correction.v\nadd_file $src_dir/MagnitudeSquared.v\nadd_file $src_dir/Synchronous_Enabled_128_Sample_Delay.v\nadd_file $src_dir/MovingSum.v\nadd_file $src_dir/DTadjust.v\nadd_file $src_dir/delayedCorrelation.v\nadd_file $src_dir/Correlator_block.v\nadd_file $src_dir/DTadjust_block.v\nadd_file $src_dir/MagnitudeSquared_block.v\nadd_file $src_dir/MagnitudeSquared1.v\nadd_file $src_dir/Synchronous_Enabled_16_Sample_Delay.v\nadd_file $src_dir/MovingSum_block.v\nadd_file $src_dir/magnitudeSquared_block1.v\nadd_file $src_dir/StreamSyncronizer.v\nadd_file $src_dir/streamSynchronizer.v\nadd_file $src_dir/Energy_Calculator.v\nadd_file $src_dir/considerFirstPeak.v\nadd_file $src_dir/MATLAB_Function1.v\nadd_file $src_dir/searchStartOfFrame.v\nadd_file $src_dir/Peak_Detector.v\nadd_file $src_dir/StreamSyncronizer_block.v\nadd_file $src_dir/Stream_Synchronizer.v\nadd_file $src_dir/Coarse_Time_Sync.v\nadd_file $src_dir/SinLookUpTableGen_block.v\nadd_file $src_dir/CosLookUpTableGen_block.v\nadd_file $src_dir/WaveformGen_block.v\nadd_file $src_dir/NCO_block.v\nadd_file $src_dir/Fine_CFO_Correction.v\nadd_file $src_dir/Averager_block.v\nadd_file $src_dir/Correlator_block1.v\nadd_file $src_dir/Quadrant_Mapper_block.v\nadd_file $src_dir/CordicKernelMag_block29.v\nadd_file $src_dir/CordicKernelMag_block30.v\nadd_file $src_dir/CordicKernelMag_block31.v\nadd_file $src_dir/CordicKernelMag_block32.v\nadd_file $src_dir/CordicKernelMag_block33.v\nadd_file $src_dir/CordicKernelMag_block34.v\nadd_file $src_dir/CordicKernelMag_block35.v\nadd_file $src_dir/CordicKernelMag_block36.v\nadd_file $src_dir/CordicKernelMag_block37.v\nadd_file $src_dir/CordicKernelMag_block38.v\nadd_file $src_dir/CordicKernelMag_block39.v\nadd_file $src_dir/CordicKernelMag_block40.v\nadd_file $src_dir/CordicKernelMag_block41.v\nadd_file $src_dir/CordicKernelMag_block42.v\nadd_file $src_dir/CordicKernelMag_block43.v\nadd_file $src_dir/CordicKernelMag_block44.v\nadd_file $src_dir/CordicKernelMag_block45.v\nadd_file $src_dir/CordicKernelMag_block46.v\nadd_file $src_dir/CordicKernelMag_block47.v\nadd_file $src_dir/CordicKernelMag_block48.v\nadd_file $src_dir/CordicKernelMag_block49.v\nadd_file $src_dir/CordicKernelMag_block50.v\nadd_file $src_dir/CordicKernelMag_block51.v\nadd_file $src_dir/CordicKernelMag_block52.v\nadd_file $src_dir/CordicKernelMag_block53.v\nadd_file $src_dir/CordicKernelMag_block54.v\nadd_file $src_dir/CordicKernelMag_block55.v\nadd_file $src_dir/CordicKernelMag_block56.v\nadd_file $src_dir/Quadrant_Correction_block.v\nadd_file $src_dir/CordicKernelMag_block57.v\nadd_file $src_dir/CordicKernelMag_block58.v\nadd_file $src_dir/Fine_CFO_Estimation.v\nadd_file $src_dir/Fine_CFO_Estimation_and_Correction.v\nadd_file $src_dir/MagnitudeSquared_block2.v\nadd_file $src_dir/FirRdyLogic.v\nadd_file $src_dir/SimpleDualPortRAM_generic_block.v\nadd_file $src_dir/Addressable_Delay_Line.v\nadd_file $src_dir/FilterTapSystolic.v\nadd_file $src_dir/Addressable_Delay_Line_block.v\nadd_file $src_dir/FilterTapSystolic_block.v\nadd_file $src_dir/Addressable_Delay_Line_block1.v\nadd_file $src_dir/FilterTapSystolic_block1.v\nadd_file $src_dir/C1.v\nadd_file $src_dir/corrFilter.v\nadd_file $src_dir/Correlator_block2.v\nadd_file $src_dir/extractLTFs.v\nadd_file $src_dir/maxPeakSearcher.v\nadd_file $src_dir/maxPeakSearcher_block.v\nadd_file $src_dir/peakDetector.v\nadd_file $src_dir/Peak_Searcher.v\nadd_file $src_dir/Fine_Time_Sync.v\nadd_file $src_dir/FilterCoef.v\nadd_file $src_dir/FilterTapSystolicPreAddWvlIn.v\nadd_file $src_dir/subFilter.v\nadd_file $src_dir/Filter.v\nadd_file $src_dir/Discrete_FIR_Filter.v\nadd_file $src_dir/DTConverter_block.v\nadd_file $src_dir/Rx_Filter.v\nadd_file $src_dir/WLANTimeAndFrequencySynchronization.v\nlaunch_runs synth_1 -force\nwait_on_run synth_1\n"},{"name":"WLANTimeAndFrequencySynchronization_map.txt","type":"scripts","group":"scripts","path":"hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization_map.txt","tag":"","groupDisplay":"scripts","code":"WLANTimeAndFrequencySynchronization_tc --> WLANTimeAndFrequencySynchronization_tc\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Correction/DTConverter --> DTConverter\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Correction/NCO/WaveformGen/SinLookUpTableGen --> SinLookUpTableGen\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Correction/NCO/WaveformGen/CosLookUpTableGen --> CosLookUpTableGen\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Correction/NCO/WaveformGen --> WaveformGen\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Correction/NCO --> NCO\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Correction --> Coarse_CFO_Correction\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Averager --> Averager\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/SimpleDualPortRAM_generic --> SimpleDualPortRAM_generic\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Correlator --> Correlator\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Sample FreqOff --> Sample_FreqOff\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag_block\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag_block1\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag_block2\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/HDL_CMA_core/Quadrant_Correction --> Quadrant_Correction\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag_block3\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag_block4\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag_block5\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag_block6\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag_block7\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag_block8\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag_block9\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag_block10\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag_block11\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag_block12\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag_block13\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag_block14\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag_block15\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag_block16\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag_block17\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag_block18\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag_block19\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag_block20\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag_block21\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag_block22\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag_block23\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag_block24\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag_block25\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag_block26\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/Complex to Magnitude-Angle --> CordicKernelMag_block27\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/HDL_CMA_core/CordicKernelMag --> CordicKernelMag_block28\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation/HDL_CMA_core/Quadrant_Mapper --> Quadrant_Mapper\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction/Coarse CFO Estimation --> Coarse_CFO_Estimation\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation and Correction --> Coarse_CFO_Estimation_and_Correction\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Correlator/MagnitudeSquared --> MagnitudeSquared\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Correlator/MovingSum/Synchronous Enabled 128 Sample Delay  --> Synchronous_Enabled_128_Sample_Delay\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Correlator/MovingSum --> MovingSum\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Correlator/delayedCorrelation/DTadjust --> DTadjust\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Correlator/delayedCorrelation --> delayedCorrelation\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Correlator --> Correlator_block\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Energy Calculator/magnitudeSquared/MagnitudeSquared/DTadjust --> DTadjust_block\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Energy Calculator/magnitudeSquared/MagnitudeSquared --> MagnitudeSquared_block\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Energy Calculator/magnitudeSquared/MagnitudeSquared1 --> MagnitudeSquared1\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Energy Calculator/magnitudeSquared/MovingSum/Synchronous Enabled 16 Sample Delay  --> Synchronous_Enabled_16_Sample_Delay\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Energy Calculator/magnitudeSquared/MovingSum --> MovingSum_block\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Energy Calculator/magnitudeSquared --> magnitudeSquared_block1\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Energy Calculator/streamSynchronizer/StreamSyncronizer --> StreamSyncronizer\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Energy Calculator/streamSynchronizer --> streamSynchronizer\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Energy Calculator --> Energy_Calculator\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Peak Detector/considerFirstPeak --> considerFirstPeak\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Peak Detector/MATLAB Function1 --> MATLAB_Function1\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Peak Detector/searchStartOfFrame --> searchStartOfFrame\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Peak Detector --> Peak_Detector\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Stream Synchronizer/StreamSyncronizer --> StreamSyncronizer_block\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Stream Synchronizer --> Stream_Synchronizer\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync --> Coarse_Time_Sync\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Correction/NCO/WaveformGen/SinLookUpTableGen --> SinLookUpTableGen_block\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Correction/NCO/WaveformGen/CosLookUpTableGen --> CosLookUpTableGen_block\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Correction/NCO/WaveformGen --> WaveformGen_block\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Correction/NCO --> NCO_block\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Correction --> Fine_CFO_Correction\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Averager --> Averager_block\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Correlator --> Correlator_block1\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/HDL_CMA_core/Quadrant_Mapper --> Quadrant_Mapper_block\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/HDL_CMA_core/CordicKernelMag --> CordicKernelMag_block29\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block30\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block31\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block32\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block33\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block34\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block35\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block36\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block37\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block38\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block39\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block40\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block41\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block42\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block43\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block44\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block45\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block46\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block47\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block48\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block49\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block50\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block51\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block52\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block53\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block54\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block55\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block56\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/HDL_CMA_core/Quadrant_Correction --> Quadrant_Correction_block\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block57\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation/Complex to Magnitude-Angle1 --> CordicKernelMag_block58\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction/Fine CFO Estimation --> Fine_CFO_Estimation\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and Correction --> Fine_CFO_Estimation_and_Correction\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Correlator/MagnitudeSquared --> MagnitudeSquared_block2\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Correlator/corrFilter/C1/FirRdyLogic --> FirRdyLogic\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Correlator/corrFilter/C1/Addressable_Delay_Line/SimpleDualPortRAM_generic --> SimpleDualPortRAM_generic_block\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Correlator/corrFilter/C1/Addressable_Delay_Line --> Addressable_Delay_Line\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Correlator/corrFilter/C1/FilterTapSystolic --> FilterTapSystolic\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Correlator/corrFilter/C1/Addressable_Delay_Line --> Addressable_Delay_Line_block\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Correlator/corrFilter/C1/FilterTapSystolic --> FilterTapSystolic_block\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Correlator/corrFilter/C1/Addressable_Delay_Line --> Addressable_Delay_Line_block1\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Correlator/corrFilter/C1/FilterTapSystolic --> FilterTapSystolic_block1\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Correlator/corrFilter/C1 --> C1\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Correlator/corrFilter --> corrFilter\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Correlator --> Correlator_block2\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Peak Searcher/maxPeakSearcher/extractLTFs --> extractLTFs\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Peak Searcher/maxPeakSearcher/maxPeakSearcher --> maxPeakSearcher\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Peak Searcher/maxPeakSearcher --> maxPeakSearcher_block\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Peak Searcher/peakDetector --> peakDetector\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync/Peak Searcher --> Peak_Searcher\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine Time Sync --> Fine_Time_Sync\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Rx Filter/Discrete FIR Filter/Filter/FilterCoef --> FilterCoef\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Rx Filter/Discrete FIR Filter/Filter/subFilter/FilterTapSystolicPreAddWvlIn --> FilterTapSystolicPreAddWvlIn\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Rx Filter/Discrete FIR Filter/Filter/subFilter --> subFilter\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Rx Filter/Discrete FIR Filter/Filter --> Filter\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Rx Filter/Discrete FIR Filter --> Discrete_FIR_Filter\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Rx Filter/DTConverter --> DTConverter_block\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Rx Filter --> Rx_Filter\nwlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization --> WLANTimeAndFrequencySynchronization\n"},[],[]],"blocks":[],"rptComponent":"HDL"};