// Seed: 2008131203
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output tri1 id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_16 = id_17;
  wire id_22 = id_18;
  assign id_8 = 1 == -1'h0 ? (1'h0 + id_5) == 1 : id_11 ? -1'd0 : id_19;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout logic [7:0] id_5;
  output wire id_4;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_6,
      id_3,
      id_3,
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3
  );
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5[1] = id_5 == 1 ? id_5 : 1'b0;
endmodule
