INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/Systemy_Rekonfigurowalne/lab7/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/ip/divider_32_20_0/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/Systemy_Rekonfigurowalne/lab7/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/ip/divider_32_20_0/sim/divider_32_20_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/Systemy_Rekonfigurowalne/lab7/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/src/delay_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_delay
INFO: [VRFC 10-311] analyzing module delay_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/Systemy_Rekonfigurowalne/lab7/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/Systemy_Rekonfigurowalne/lab7/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/sim/rgb2ycbcr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/Systemy_Rekonfigurowalne/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/bounding_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bounding_box
WARNING: [VRFC 10-3248] data object 'prev_vsync' is already declared [D:/studia_zadania/Systemy_Rekonfigurowalne/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/bounding_box.v:53]
WARNING: [VRFC 10-3703] second declaration of 'prev_vsync' ignored [D:/studia_zadania/Systemy_Rekonfigurowalne/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/bounding_box.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/Systemy_Rekonfigurowalne/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/Systemy_Rekonfigurowalne/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/Systemy_Rekonfigurowalne/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/Systemy_Rekonfigurowalne/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/vis_bounding_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_bounding_box
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/Systemy_Rekonfigurowalne/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/vis_center_circle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_center_circle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/Systemy_Rekonfigurowalne/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/vis_centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/Systemy_Rekonfigurowalne/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/Systemy_Rekonfigurowalne/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
