/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 13:05:11 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_aud_dsp_misc.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 7:41p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_AUD_DSP_MISC_H__
#define BCHP_AUD_DSP_MISC_H__

/***************************************************************************
 *AUD_DSP_MISC - Audio DSP MISC Control Registers
 ***************************************************************************/
#define BCHP_AUD_DSP_MISC_REVISION               0x00600100 /* Audio DSP System Revision Register */
#define BCHP_AUD_DSP_MISC_SOFT_RESET             0x00600104 /* Audio DSP System Soft Reset Control */
#define BCHP_AUD_DSP_MISC_MBIST_TM               0x0060010c /* Audio DSP System MBIST Control */
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS     0x00600110 /* Audio DSP Subsystem 0 SCB Bridge Status */
#define BCHP_AUD_DSP_MISC_MBIST_TMD0             0x00600114 /* Audio DSP System Data Mem MBIST Control 0 */
#define BCHP_AUD_DSP_MISC_MBIST_TMD1             0x00600118 /* Audio DSP System Data Mem MBIST Control 1 */

/***************************************************************************
 *REVISION - Audio DSP System Revision Register
 ***************************************************************************/
/* AUD_DSP_MISC :: REVISION :: reserved0 [31:16] */
#define BCHP_AUD_DSP_MISC_REVISION_reserved0_MASK                  0xffff0000
#define BCHP_AUD_DSP_MISC_REVISION_reserved0_SHIFT                 16

/* AUD_DSP_MISC :: REVISION :: MAJOR [15:08] */
#define BCHP_AUD_DSP_MISC_REVISION_MAJOR_MASK                      0x0000ff00
#define BCHP_AUD_DSP_MISC_REVISION_MAJOR_SHIFT                     8

/* AUD_DSP_MISC :: REVISION :: MINOR [07:00] */
#define BCHP_AUD_DSP_MISC_REVISION_MINOR_MASK                      0x000000ff
#define BCHP_AUD_DSP_MISC_REVISION_MINOR_SHIFT                     0

/***************************************************************************
 *SOFT_RESET - Audio DSP System Soft Reset Control
 ***************************************************************************/
/* AUD_DSP_MISC :: SOFT_RESET :: reserved0 [31:03] */
#define BCHP_AUD_DSP_MISC_SOFT_RESET_reserved0_MASK                0xfffffff8
#define BCHP_AUD_DSP_MISC_SOFT_RESET_reserved0_SHIFT               3

/* AUD_DSP_MISC :: SOFT_RESET :: RESET_SCBDMA0_B [02:02] */
#define BCHP_AUD_DSP_MISC_SOFT_RESET_RESET_SCBDMA0_B_MASK          0x00000004
#define BCHP_AUD_DSP_MISC_SOFT_RESET_RESET_SCBDMA0_B_SHIFT         2

/* AUD_DSP_MISC :: SOFT_RESET :: RESET_PROC0_B [01:01] */
#define BCHP_AUD_DSP_MISC_SOFT_RESET_RESET_PROC0_B_MASK            0x00000002
#define BCHP_AUD_DSP_MISC_SOFT_RESET_RESET_PROC0_B_SHIFT           1

/* AUD_DSP_MISC :: SOFT_RESET :: RESET0_B [00:00] */
#define BCHP_AUD_DSP_MISC_SOFT_RESET_RESET0_B_MASK                 0x00000001
#define BCHP_AUD_DSP_MISC_SOFT_RESET_RESET0_B_SHIFT                0

/***************************************************************************
 *MBIST_TM - Audio DSP System MBIST Control
 ***************************************************************************/
/* AUD_DSP_MISC :: MBIST_TM :: reserved0 [31:10] */
#define BCHP_AUD_DSP_MISC_MBIST_TM_reserved0_MASK                  0xfffffc00
#define BCHP_AUD_DSP_MISC_MBIST_TM_reserved0_SHIFT                 10

/* AUD_DSP_MISC :: MBIST_TM :: TM2 [09:08] */
#define BCHP_AUD_DSP_MISC_MBIST_TM_TM2_MASK                        0x00000300
#define BCHP_AUD_DSP_MISC_MBIST_TM_TM2_SHIFT                       8

/* AUD_DSP_MISC :: MBIST_TM :: TM1 [07:04] */
#define BCHP_AUD_DSP_MISC_MBIST_TM_TM1_MASK                        0x000000f0
#define BCHP_AUD_DSP_MISC_MBIST_TM_TM1_SHIFT                       4

/* AUD_DSP_MISC :: MBIST_TM :: TM0 [03:00] */
#define BCHP_AUD_DSP_MISC_MBIST_TM_TM0_MASK                        0x0000000f
#define BCHP_AUD_DSP_MISC_MBIST_TM_TM0_SHIFT                       0

/***************************************************************************
 *SCB_BRIDGE0_STATUS - Audio DSP Subsystem 0 SCB Bridge Status
 ***************************************************************************/
/* AUD_DSP_MISC :: SCB_BRIDGE0_STATUS :: reserved0 [31:12] */
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_reserved0_MASK        0xfffff000
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_reserved0_SHIFT       12

/* AUD_DSP_MISC :: SCB_BRIDGE0_STATUS :: MV_RD_PENDING [11:11] */
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_MV_RD_PENDING_MASK    0x00000800
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_MV_RD_PENDING_SHIFT   11

/* AUD_DSP_MISC :: SCB_BRIDGE0_STATUS :: FLOW_TO_DMA [10:10] */
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_FLOW_TO_DMA_MASK      0x00000400
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_FLOW_TO_DMA_SHIFT     10
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_FLOW_TO_DMA_DMA_read  1
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_FLOW_TO_DMA_DMA_write 0

/* AUD_DSP_MISC :: SCB_BRIDGE0_STATUS :: CMD_RD_PTR [09:09] */
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_CMD_RD_PTR_MASK       0x00000200
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_CMD_RD_PTR_SHIFT      9

/* AUD_DSP_MISC :: SCB_BRIDGE0_STATUS :: CMD_WR_PTR [08:08] */
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_CMD_WR_PTR_MASK       0x00000100
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_CMD_WR_PTR_SHIFT      8

/* AUD_DSP_MISC :: SCB_BRIDGE0_STATUS :: BB_RD_PTR [07:07] */
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_BB_RD_PTR_MASK        0x00000080
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_BB_RD_PTR_SHIFT       7

/* AUD_DSP_MISC :: SCB_BRIDGE0_STATUS :: BB_WR_PTR [06:06] */
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_BB_WR_PTR_MASK        0x00000040
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_BB_WR_PTR_SHIFT       6

/* AUD_DSP_MISC :: SCB_BRIDGE0_STATUS :: BURST_CNT [05:04] */
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_BURST_CNT_MASK        0x00000030
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_BURST_CNT_SHIFT       4

/* AUD_DSP_MISC :: SCB_BRIDGE0_STATUS :: CMD_CNT [03:02] */
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_CMD_CNT_MASK          0x0000000c
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_CMD_CNT_SHIFT         2

/* AUD_DSP_MISC :: SCB_BRIDGE0_STATUS :: SCB_REQ_CNT [01:00] */
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_SCB_REQ_CNT_MASK      0x00000003
#define BCHP_AUD_DSP_MISC_SCB_BRIDGE0_STATUS_SCB_REQ_CNT_SHIFT     0

/***************************************************************************
 *MBIST_TMD0 - Audio DSP System Data Mem MBIST Control 0
 ***************************************************************************/
/* AUD_DSP_MISC :: MBIST_TMD0 :: TM7 [31:28] */
#define BCHP_AUD_DSP_MISC_MBIST_TMD0_TM7_MASK                      0xf0000000
#define BCHP_AUD_DSP_MISC_MBIST_TMD0_TM7_SHIFT                     28

/* AUD_DSP_MISC :: MBIST_TMD0 :: TM6 [27:24] */
#define BCHP_AUD_DSP_MISC_MBIST_TMD0_TM6_MASK                      0x0f000000
#define BCHP_AUD_DSP_MISC_MBIST_TMD0_TM6_SHIFT                     24

/* AUD_DSP_MISC :: MBIST_TMD0 :: TM5 [23:20] */
#define BCHP_AUD_DSP_MISC_MBIST_TMD0_TM5_MASK                      0x00f00000
#define BCHP_AUD_DSP_MISC_MBIST_TMD0_TM5_SHIFT                     20

/* AUD_DSP_MISC :: MBIST_TMD0 :: TM4 [19:16] */
#define BCHP_AUD_DSP_MISC_MBIST_TMD0_TM4_MASK                      0x000f0000
#define BCHP_AUD_DSP_MISC_MBIST_TMD0_TM4_SHIFT                     16

/* AUD_DSP_MISC :: MBIST_TMD0 :: TM3 [15:12] */
#define BCHP_AUD_DSP_MISC_MBIST_TMD0_TM3_MASK                      0x0000f000
#define BCHP_AUD_DSP_MISC_MBIST_TMD0_TM3_SHIFT                     12

/* AUD_DSP_MISC :: MBIST_TMD0 :: TM2 [11:08] */
#define BCHP_AUD_DSP_MISC_MBIST_TMD0_TM2_MASK                      0x00000f00
#define BCHP_AUD_DSP_MISC_MBIST_TMD0_TM2_SHIFT                     8

/* AUD_DSP_MISC :: MBIST_TMD0 :: TM1 [07:04] */
#define BCHP_AUD_DSP_MISC_MBIST_TMD0_TM1_MASK                      0x000000f0
#define BCHP_AUD_DSP_MISC_MBIST_TMD0_TM1_SHIFT                     4

/* AUD_DSP_MISC :: MBIST_TMD0 :: TM0 [03:00] */
#define BCHP_AUD_DSP_MISC_MBIST_TMD0_TM0_MASK                      0x0000000f
#define BCHP_AUD_DSP_MISC_MBIST_TMD0_TM0_SHIFT                     0

/***************************************************************************
 *MBIST_TMD1 - Audio DSP System Data Mem MBIST Control 1
 ***************************************************************************/
/* AUD_DSP_MISC :: MBIST_TMD1 :: TM7 [31:28] */
#define BCHP_AUD_DSP_MISC_MBIST_TMD1_TM7_MASK                      0xf0000000
#define BCHP_AUD_DSP_MISC_MBIST_TMD1_TM7_SHIFT                     28

/* AUD_DSP_MISC :: MBIST_TMD1 :: TM6 [27:24] */
#define BCHP_AUD_DSP_MISC_MBIST_TMD1_TM6_MASK                      0x0f000000
#define BCHP_AUD_DSP_MISC_MBIST_TMD1_TM6_SHIFT                     24

/* AUD_DSP_MISC :: MBIST_TMD1 :: TM5 [23:20] */
#define BCHP_AUD_DSP_MISC_MBIST_TMD1_TM5_MASK                      0x00f00000
#define BCHP_AUD_DSP_MISC_MBIST_TMD1_TM5_SHIFT                     20

/* AUD_DSP_MISC :: MBIST_TMD1 :: TM4 [19:16] */
#define BCHP_AUD_DSP_MISC_MBIST_TMD1_TM4_MASK                      0x000f0000
#define BCHP_AUD_DSP_MISC_MBIST_TMD1_TM4_SHIFT                     16

/* AUD_DSP_MISC :: MBIST_TMD1 :: TM3 [15:12] */
#define BCHP_AUD_DSP_MISC_MBIST_TMD1_TM3_MASK                      0x0000f000
#define BCHP_AUD_DSP_MISC_MBIST_TMD1_TM3_SHIFT                     12

/* AUD_DSP_MISC :: MBIST_TMD1 :: TM2 [11:08] */
#define BCHP_AUD_DSP_MISC_MBIST_TMD1_TM2_MASK                      0x00000f00
#define BCHP_AUD_DSP_MISC_MBIST_TMD1_TM2_SHIFT                     8

/* AUD_DSP_MISC :: MBIST_TMD1 :: TM1 [07:04] */
#define BCHP_AUD_DSP_MISC_MBIST_TMD1_TM1_MASK                      0x000000f0
#define BCHP_AUD_DSP_MISC_MBIST_TMD1_TM1_SHIFT                     4

/* AUD_DSP_MISC :: MBIST_TMD1 :: TM0 [03:00] */
#define BCHP_AUD_DSP_MISC_MBIST_TMD1_TM0_MASK                      0x0000000f
#define BCHP_AUD_DSP_MISC_MBIST_TMD1_TM0_SHIFT                     0

#endif /* #ifndef BCHP_AUD_DSP_MISC_H__ */

/* End of File */
