{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    " # Example 1: A simple combination logic block example.\n",
    "\n",
    " This example declares a block of hardware with three one-bit inputs, (`a`,`b`,`c`) and\n",
    " two one-bit outputs (`sum`, `cout`). The logic declared is a simple one-bit adder and\n",
    " the definition uses some of the most common parts of PyRTL. The adder is then\n",
    " simulated on random data, the wave form is printed to the screen, and the resulting\n",
    " trace is compared to a \"correct\" addition.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "%pip install pyrtl\n",
    "\n",
    "import random\n",
    "\n",
    "import pyrtl\n",
    "\n",
    "pyrtl.reset_working_block()\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    " The basic idea of PyRTL is to specify a hardware block by defining wires and the\n",
    " operations performed on those wires. The current working block, an instance of a class\n",
    " devilishly named [Block](https://pyrtl.readthedocs.io/en/latest/blocks.html#pyrtl.Block), is implicit in all of the code below -- it is easiest to\n",
    " start with the way wires work.\n",
    "\n",
    " ## Step 1: Define Logic\n",
    "\n",
    " One of the most fundamental types in PyRTL is the [WireVector](https://pyrtl.readthedocs.io/en/latest/basic.html#pyrtl.WireVector) which acts very much\n",
    " like a Python list of 1-bit wires. Unlike a normal list, though, the number of bits is\n",
    " explicitly declared.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "temp1 = pyrtl.WireVector(bitwidth=1, name=\"temp1\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    " Both arguments are optional and default to a `bitwidth` of 1 and a unique `name`\n",
    " generated by PyRTL that starts with `tmp`.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "temp2 = pyrtl.WireVector()\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    " [Input](https://pyrtl.readthedocs.io/en/latest/basic.html#pyrtl.Input) and [Output](https://pyrtl.readthedocs.io/en/latest/basic.html#pyrtl.Output) are two special types of [WireVectors](https://pyrtl.readthedocs.io/en/latest/basic.html#pyrtl.WireVector), which specify the\n",
    " interface to the hardware block.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "a = pyrtl.Input(1, \"a\")\n",
    "b = pyrtl.Input(1, \"b\")\n",
    "c = pyrtl.Input(1, \"c\")\n",
    "\n",
    "sum = pyrtl.Output(1, \"sum\")\n",
    "carry_out = pyrtl.Output(1, \"carry_out\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    " Okay, let's build a one-bit adder. To do this we need to use the assignment operator,\n",
    " which is `<<=`. This takes an already declared wire and \"connects\" it to another\n",
    " already declared wire. Let's start with the `sum` bit, which is of course just the xor\n",
    " of the three inputs:\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "sum <<= a ^ b ^ c\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    " The `carry_out` bit would just be `carry_out <<= a & b | a & c | b & c` but let's\n",
    " break that down a bit to see what is really happening. What if we want to give names\n",
    " to the intermediate signals in the middle of that computation? When you take `a & b`\n",
    " in PyRTL, what that really means is \"make an AND gate, connect one input to `a` and\n",
    " the other to `b` and return the result of the gate\". The result of that AND gate can\n",
    " then be assigned to `temp1` or it can be used like any other Python variable.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "temp1 <<= a & b  # connect the result of a & b to the pre-allocated WireVector\n",
    "temp2 <<= a & c\n",
    "temp3 = b & c  # temp3 IS the result of b & c (this is the first mention of temp3)\n",
    "carry_out <<= temp1 | temp2 | temp3\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    " You can access the working block through [working_block()](https://pyrtl.readthedocs.io/en/latest/blocks.html#pyrtl.working_block), and for most things one\n",
    " block is all you will need. Example 2 discusses this in more detail, but for now we\n",
    " can just print the block to see that in fact it looks like the hardware we described.\n",
    " The format is a bit weird, but roughly translates to a list of gates (the `w` gates\n",
    " are just wires). The ins and outs of the gates are formatted as\n",
    " `{name}/{bitwidth}{WireVectorType}`.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "print(\"--- One Bit Adder Implementation ---\")\n",
    "print(pyrtl.working_block())\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    " ## Step 2: Simulate Design\n",
    "\n",
    " Okay, let's simulate our one-bit adder.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "sim = pyrtl.Simulation()\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    " Now all we need to do is call [step()](https://pyrtl.readthedocs.io/en/latest/simtest.html#pyrtl.Simulation.step) to simulate each clock cycle of our design. We\n",
    " just need to pass in some input each cycle, which is a dictionary mapping inputs (the\n",
    " *names* of the inputs, not the actual instances of [Input](https://pyrtl.readthedocs.io/en/latest/basic.html#pyrtl.Input)) to their value for that\n",
    " signal in the current cycle. In this simple example, we can just specify a random\n",
    " value of 0 or 1 with Python's random module. We call step 15 times to simulate 15\n",
    " cycles.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "for _cycle in range(15):\n",
    "    sim.step(\n",
    "        {\"a\": random.randrange(2), \"b\": random.randrange(2), \"c\": random.randrange(2)}\n",
    "    )\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    " Now all we need to do is print the trace results to the screen. Here we use\n",
    " [render_trace()](https://pyrtl.readthedocs.io/en/latest/simtest.html#pyrtl.SimulationTrace.render_trace) with some size information.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "print(\"\\n--- One Bit Adder Simulation ---\")\n",
    "sim.tracer.render_trace(symbol_len=2)\n",
    "\n",
    "a_value = sim.inspect(a)\n",
    "print(\"The latest value of 'a' was: \", a_value)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    " ## Step 3: Verification of Simulated Design\n",
    "\n",
    " Finally, let's check the trace to make sure that `sum` and `carry_out` are actually\n",
    " the right values when compared to Python's addition operation. Note that all the\n",
    " simulation is done at this point and we are just checking the waveform, but there is\n",
    " no reason you could not do this at simulation time if you had a really long-running\n",
    " design.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "for cycle in range(15):\n",
    "    # Note that we are doing all arithmetic on values, NOT `WireVectors` here. We can\n",
    "    # add the inputs together to get a value for the result:\n",
    "    add_result = (\n",
    "        sim.tracer.trace[\"a\"][cycle]\n",
    "        + sim.tracer.trace[\"b\"][cycle]\n",
    "        + sim.tracer.trace[\"c\"][cycle]\n",
    "    )\n",
    "    # We can select off the bits and compare:\n",
    "    python_sum = add_result & 0x1\n",
    "    python_cout = (add_result >> 1) & 0x1\n",
    "    if (\n",
    "        python_sum != sim.tracer.trace[\"sum\"][cycle]\n",
    "        or python_cout != sim.tracer.trace[\"carry_out\"][cycle]\n",
    "    ):\n",
    "        msg = \"This Example is Broken!!!\"\n",
    "        raise Exception(msg)\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}