# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do Subtarea3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/mealy_speed.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:39 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/mealy_speed.v 
# -- Compiling module mealy_speed
# 
# Top level modules:
# 	mealy_speed
# End time: 01:18:39 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:39 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2.v 
# -- Compiling module paso2
# 
# Top level modules:
# 	paso2
# End time: 01:18:39 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/contador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:39 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/contador.v 
# -- Compiling module contador
# 
# Top level modules:
# 	contador
# End time: 01:18:39 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:39 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v 
# -- Compiling module paso2_TB
# ** Error: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v(57): BEGIN - END required around task/function statements
# ** Error: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v(67): BEGIN - END required around task/function statements
# End time: 01:18:39 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Subtarea3_run_msim_rtl_verilog.do line 12
# C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Veril..."
do Subtarea3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 133: Unable to remove directory "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/mealy_speed.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:04 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/mealy_speed.v 
# -- Compiling module mealy_speed
# 
# Top level modules:
# 	mealy_speed
# End time: 01:20:04 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:04 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2.v 
# -- Compiling module paso2
# 
# Top level modules:
# 	paso2
# End time: 01:20:04 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlog-31) Unable to unlink file "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work/_lock".
# Permission denied. (errno = EACCES)
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/contador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:04 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/contador.v 
# ** Warning: (vlog-6) -- Waiting for lock by "jose_@DESKTOP-LV6HA8E, pid = 25032
# ". Lockfile is "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work/_lock".
# ** Warning: (vlog-6) -- Waiting for lock by "jose_@DESKTOP-LV6HA8E, pid = 25032
# ". Lockfile is "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work/_lock".
# -- Compiling module contador
# 
# Top level modules:
# 	contador
# End time: 01:20:10 on Nov 12,2021, Elapsed time: 0:00:06
# Errors: 0, Warnings: 2
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:10 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v 
# -- Compiling module paso2_TB
# ** Error: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v(57): BEGIN - END required around task/function statements
# ** Error: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v(67): BEGIN - END required around task/function statements
# End time: 01:20:10 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Subtarea3_run_msim_rtl_verilog.do line 12
# C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Veril..."
do Subtarea3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 133: Unable to remove directory "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/mealy_speed.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:20 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/mealy_speed.v 
# -- Compiling module mealy_speed
# 
# Top level modules:
# 	mealy_speed
# End time: 01:20:20 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:20 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2.v 
# -- Compiling module paso2
# 
# Top level modules:
# 	paso2
# End time: 01:20:20 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlog-31) Unable to unlink file "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work/_lock".
# Permission denied. (errno = EACCES)
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/contador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:20 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/contador.v 
# ** Warning: (vlog-6) -- Waiting for lock by "jose_@DESKTOP-LV6HA8E, pid = 23408
# ". Lockfile is "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work/_lock".
# -- Compiling module contador
# 
# Top level modules:
# 	contador
# End time: 01:20:24 on Nov 12,2021, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:24 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v 
# -- Compiling module paso2_TB
# ** Error: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v(57): BEGIN - END required around task/function statements
# ** Error: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v(67): BEGIN - END required around task/function statements
# End time: 01:20:24 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Warning: (vlog-31) Unable to unlink file "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work/_lock".
# Permission denied. (errno = EACCES)
# ** Error: C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Subtarea3_run_msim_rtl_verilog.do line 12
# C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Veril..."
do Subtarea3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-6) -- Waiting for lock by "jose_@DESKTOP-LV6HA8E, pid = 8568
# ". Lockfile is "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work/_lock".
# Error 133: Unable to remove directory "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/mealy_speed.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:18 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/mealy_speed.v 
# -- Compiling module mealy_speed
# 
# Top level modules:
# 	mealy_speed
# End time: 01:21:18 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:18 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2.v 
# -- Compiling module paso2
# 
# Top level modules:
# 	paso2
# End time: 01:21:18 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlog-31) Unable to unlink file "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work/_lock".
# Permission denied. (errno = EACCES)
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/contador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:18 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/contador.v 
# ** Warning: (vlog-6) -- Waiting for lock by "jose_@DESKTOP-LV6HA8E, pid = 2716
# ". Lockfile is "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work/_lock".
# -- Compiling module contador
# 
# Top level modules:
# 	contador
# End time: 01:21:22 on Nov 12,2021, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:22 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v 
# -- Compiling module paso2_TB
# 
# Top level modules:
# 	paso2_TB
# End time: 01:21:22 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  paso2_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" paso2_TB 
# Start time: 01:21:22 on Nov 12,2021
# Loading work.paso2_TB
# Loading work.paso2
# Loading work.contador
# Loading work.mealy_speed
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# SIMULANDO!!!
# Fin Simulación!!!
# ** Note: $stop    : C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v(114)
#    Time: 1420 ns  Iteration: 0  Instance: /paso2_TB
# Break in Module paso2_TB at C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v line 114
# WARNING: No extended dataflow license exists
do Subtarea3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/mealy_speed.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:39 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/mealy_speed.v 
# -- Compiling module mealy_speed
# 
# Top level modules:
# 	mealy_speed
# End time: 01:26:39 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:40 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2.v 
# -- Compiling module paso2
# 
# Top level modules:
# 	paso2
# End time: 01:26:40 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlog-31) Unable to unlink file "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work/_lock".
# Permission denied. (errno = EACCES)
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/contador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:40 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/contador.v 
# ** Warning: (vlog-6) -- Waiting for lock by "jose_@DESKTOP-LV6HA8E, pid = 4996
# ". Lockfile is "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work/_lock".
# -- Compiling module contador
# 
# Top level modules:
# 	contador
# End time: 01:26:45 on Nov 12,2021, Elapsed time: 0:00:05
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:45 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v 
# -- Compiling module paso2_TB
# 
# Top level modules:
# 	paso2_TB
# End time: 01:26:45 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  paso2_TB
# End time: 01:26:46 on Nov 12,2021, Elapsed time: 0:05:24
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" paso2_TB 
# Start time: 01:26:46 on Nov 12,2021
# Loading work.paso2_TB
# Loading work.paso2
# Loading work.contador
# Loading work.mealy_speed
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# SIMULANDO!!!
# Fin Simulación!!!
# ** Note: $stop    : C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v(114)
#    Time: 1420 ns  Iteration: 0  Instance: /paso2_TB
# Break in Module paso2_TB at C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v line 114
do Subtarea3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/mealy_speed.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:16 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/mealy_speed.v 
# -- Compiling module mealy_speed
# 
# Top level modules:
# 	mealy_speed
# End time: 01:32:16 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:16 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2.v 
# -- Compiling module paso2
# 
# Top level modules:
# 	paso2
# End time: 01:32:16 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlog-31) Unable to unlink file "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work/_lock".
# Permission denied. (errno = EACCES)
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/contador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:16 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/contador.v 
# ** Warning: (vlog-6) -- Waiting for lock by "jose_@DESKTOP-LV6HA8E, pid = 16072
# ". Lockfile is "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work/_lock".
# -- Compiling module contador
# 
# Top level modules:
# 	contador
# End time: 01:32:20 on Nov 12,2021, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
# ** Warning: (vlog-31) Unable to unlink file "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work/_lock".
# Permission denied. (errno = EACCES)
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:20 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v 
# ** Warning: (vlog-6) -- Waiting for lock by "jose_@DESKTOP-LV6HA8E, pid = 1200
# ". Lockfile is "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work/_lock".
# -- Compiling module paso2_TB
# 
# Top level modules:
# 	paso2_TB
# End time: 01:32:22 on Nov 12,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  paso2_TB
# End time: 01:32:24 on Nov 12,2021, Elapsed time: 0:05:38
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" paso2_TB 
# Start time: 01:32:24 on Nov 12,2021
# Loading work.paso2_TB
# Loading work.paso2
# Loading work.contador
# Loading work.mealy_speed
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# SIMULANDO!!!
# Fin Simulación!!!
# ** Note: $stop    : C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v(116)
#    Time: 1440 ns  Iteration: 0  Instance: /paso2_TB
# Break in Module paso2_TB at C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v line 116
do Subtarea3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/mealy_speed.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:16 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/mealy_speed.v 
# -- Compiling module mealy_speed
# 
# Top level modules:
# 	mealy_speed
# End time: 01:41:16 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:16 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2.v 
# -- Compiling module paso2
# 
# Top level modules:
# 	paso2
# End time: 01:41:16 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlog-31) Unable to unlink file "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work/_lock".
# Permission denied. (errno = EACCES)
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/contador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:16 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/contador.v 
# ** Warning: (vlog-6) -- Waiting for lock by "jose_@DESKTOP-LV6HA8E, pid = 7152
# ". Lockfile is "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/simulation/modelsim/rtl_work/_lock".
# -- Compiling module contador
# 
# Top level modules:
# 	contador
# End time: 01:41:20 on Nov 12,2021, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2 {C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:20 on Nov 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2" C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v 
# -- Compiling module paso2_TB
# 
# Top level modules:
# 	paso2_TB
# End time: 01:41:20 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  paso2_TB
# End time: 01:41:21 on Nov 12,2021, Elapsed time: 0:08:57
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" paso2_TB 
# Start time: 01:41:21 on Nov 12,2021
# Loading work.paso2_TB
# Loading work.paso2
# Loading work.contador
# Loading work.mealy_speed
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# SIMULANDO!!!
# Fin Simulación!!!
# ** Note: $stop    : C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v(116)
#    Time: 1440 ns  Iteration: 0  Instance: /paso2_TB
# Break in Module paso2_TB at C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso2_TB.v line 116
# End time: 01:42:56 on Nov 12,2021, Elapsed time: 0:01:35
# Errors: 0, Warnings: 0
