Circuit,Error_Count,Error_Probability,max_Absolute_error,min_Absolute_error,Standard_deviation,Hamming_distance,Mean_Absolute_error,Mean_Square_error,Mean_Relative_error,Median_Absolute_error,Mode_Absolute_error
ReLU_Config1_Approx_10_10_SL_4bit_cir10,0,0,0,0,0,0,0,0,0,0,0
ReLU_Config3_Approx_10_10_SL_4bit_cir8,3,0.1875,0.5,0,0.144337567297406,3,0.0625,0.0234375,0.0572916666666667,0,0
ReLU_Config3_Approx_10_10_SL_4bit_cir2,3,0.1875,1,0,0.25617376914899,3,0.09375,0.0703125,0.0885416666666667,0,0
ReLU_Config4_Approx_10_10_SL_4bit_cir8,3,0.1875,1,0,0.288675134594813,3,0.125,0.09375,0.0885416666666667,0,0
ReLU_Config3_Approx_10_10_SL_4bit_cir3,3,0.1875,1,0,0.288675134594813,3,0.125,0.09375,0.11875,0,0
ReLU_Config4_Approx_10_10_SL_4bit_cir2,3,0.1875,2,0,0.51234753829798,3,0.1875,0.28125,0.104166666666667,0,0
ReLU_Config1_Approx_10_10_SL_4bit_cir8,3,0.1875,2,0,0.577350269189626,3,0.25,0.375,0.0885416666666667,0,0
ReLU_Config4_Approx_10_10_SL_4bit_cir3,3,0.1875,2,0,0.577350269189626,3,0.25,0.375,0.15,0,0
ReLU_Config1_Approx_10_10_SL_4bit_cir2,3,0.1875,4,0,1.02469507659596,3,0.375,1.125,0.104166666666667,0,0
ReLU_Config1_Approx_10_10_SL_4bit_cir3,3,0.1875,4,0,1.15470053837925,3,0.5,1.5,0.2125,0,0
ReLU_Config3_Approx_10_10_SL_4bit_cir18,4,0.25,0.25,0,0.111803398874989,4,0.0625,0.015625,0.0572916666666667,0,0
ReLU_Config4_Approx_10_10_SL_4bit_cir18,4,0.25,0.5,0,0.223606797749979,4,0.125,0.0625,0.0885416666666667,0,0
ReLU_Config3_Approx_10_10_SL_4bit_cir17,4,0.25,0.5,0,0.223606797749979,4,0.125,0.0625,0.101190476190476,0,0
ReLU_Config3_Approx_10_10_SL_4bit_cir19,4,0.25,0.5,0,0.223606797749979,4,0.125,0.0625,0.101190476190476,0,0
ReLU_Config3_Approx_10_10_SL_4bit_cir13,4,0.25,0.5,0,0.223606797749979,4,0.125,0.0625,0.108333333333333,0,0
ReLU_Config3_Approx_10_10_SL_4bit_cir0,4,0.25,0.5,0,0.223606797749979,4,0.125,0.0625,0.11875,0,0
ReLU_Config1_Approx_10_10_SL_4bit_cir18,4,0.25,1,0,0.447213595499958,4,0.25,0.25,0.119791666666667,0,0
ReLU_Config4_Approx_10_10_SL_4bit_cir17,4,0.25,1,0,0.447213595499958,4,0.25,0.25,0.142857142857143,0,0
ReLU_Config4_Approx_10_10_SL_4bit_cir0,4,0.25,1,0,0.447213595499958,4,0.25,0.25,0.160416666666667,0,0
ReLU_Config4_Approx_10_10_SL_4bit_cir19,4,0.25,1,0,0.447213595499958,4,0.25,0.25,0.163690476190476,0,0
ReLU_Config4_Approx_10_10_SL_4bit_cir13,4,0.25,1,0,0.447213595499958,4,0.25,0.25,0.170833333333333,0,0
ReLU_Config3_Approx_10_10_SL_4bit_cir1,4,0.25,1,0,0.447213595499958,4,0.25,0.25,0.189880952380952,0,0
ReLU_Config3_Approx_10_10_SL_4bit_cir12,4,0.25,1,0,0.447213595499958,4,0.25,0.25,0.229166666666667,0,0
ReLU_Config3_Approx_10_10_SL_4bit_cir16,4,0.25,1,0,0.447213595499958,4,0.25,0.25,0.2375,0,0
ReLU_Config3_Approx_10_10_SL_4bit_cir15,4,0.25,1,0,0.447213595499958,4,0.25,0.25,0.25,0,0
ReLU_Config1_Approx_10_10_SL_4bit_cir17,4,0.25,2,0,0.894427190999916,4,0.5,1,0.142857142857143,0,0
ReLU_Config1_Approx_10_10_SL_4bit_cir0,4,0.25,2,0,0.894427190999916,4,0.5,1,0.160416666666667,0,0
ReLU_Config4_Approx_10_10_SL_4bit_cir1,4,0.25,2,0,0.894427190999916,4,0.5,1,0.189880952380952,0,0
ReLU_Config1_Approx_10_10_SL_4bit_cir13,4,0.25,2,0,0.894427190999916,4,0.5,1,0.233333333333333,0,0
ReLU_Config1_Approx_10_10_SL_4bit_cir19,4,0.25,2,0,0.894427190999916,4,0.5,1,0.288690476190476,0,0
ReLU_Config4_Approx_10_10_SL_4bit_cir12,4,0.25,2,0,0.894427190999916,4,0.5,1,0.3125,0,0
ReLU_Config4_Approx_10_10_SL_4bit_cir16,4,0.25,2,0,0.894427190999916,4,0.5,1,0.320833333333333,0,0
ReLU_Config4_Approx_10_10_SL_4bit_cir15,4,0.25,2,0,0.894427190999916,4,0.5,1,0.458333333333333,0,0
ReLU_Config1_Approx_10_10_SL_4bit_cir1,4,0.25,4,0,1.78885438199983,4,1,4,0.189880952380952,0,0
ReLU_Config1_Approx_10_10_SL_4bit_cir16,4,0.25,4,0,1.78885438199983,4,1,4,0.320833333333333,0,0
ReLU_Config1_Approx_10_10_SL_4bit_cir12,4,0.25,4,0,1.78885438199983,4,1,4,0.4375,0,0
ReLU_Config1_Approx_10_10_SL_4bit_cir15,4,0.25,4,0,1.78885438199983,4,1,4,0.708333333333333,0,0
