("inverter:/\tinverter D_flip_flop layout" (("open" (nil hierarchy "/{D_flip_flop inverter layout }:a"))) (((-1.1495 -1.4705) (2.3995 1.1255)) "a" "Layout" 48))("2_to_1_mux:/\t2_to_1_mux 8_Bit_CSL_Adder layout" (("open" (nil hierarchy "/{8_Bit_CSL_Adder 2_to_1_mux layout }:a"))) (((-0.4675 -0.476) (1.2615 0.7885)) "a" "Layout" 46))("2_to_1_mux:/\t2_to_1_mux 8_Bit_CSL_Adder schematic" (("open" (nil hierarchy "/{8_Bit_CSL_Adder 2_to_1_mux schematic }:a"))) (((-5.06875 -3.5125) (1.51875 1.61875)) "a" "Schematics" 50))("1_bit_mirror_full_adder:/\t1_bit_mirror_full_adder 8_Bit_CSL_Adder layout" (("open" (nil hierarchy "/{8_Bit_CSL_Adder 1_bit_mirror_full_adder layout }:a"))) (((40724.2 16846.59) (40727.73 16849.18)) "a" "Layout" 39))("D_flip_flop:/\tD_flip_flop 8_Bit_CSL_Adder layout" (("open" (nil hierarchy "/{8_Bit_CSL_Adder D_flip_flop layout }:a"))) (((6.721 1.021) (7.569 1.641)) "a" "Layout" 35))("8_Bit_CSL_Adder:/\t8_Bit_CSL_Adder 8_Bit_CSL_Adder schematic" (("open" (nil hierarchy "/{8_Bit_CSL_Adder 8_Bit_CSL_Adder schematic }:a"))) (((-12.46875 -23.0875) (38.51875 1.6875)) "a" "Schematics" 51))("8_Bit_CSL_Adder:/\t8_Bit_CSL_Adder 8_Bit_CSL_Adder layout" (("open" (nil hierarchy "/{8_Bit_CSL_Adder 8_Bit_CSL_Adder layout }:a"))) (((-13.7285 -15.436) (35.6855 7.238)) "a" "Layout" 49))("2-to-1-mux:/\t2-to-1-mux 8_Bit_CSL_Adder layout" (("open" (nil hierarchy "/{8_Bit_CSL_Adder 2-to-1-mux layout }:a"))) (((-0.0785 -0.0625) (1.8435 0.8195)) "a" "Layout" 17))("2-to-1-mux:/\t2-to-1-mux 8_Bit_CSL_Adder schematic" (("open" (nil hierarchy "/{8_Bit_CSL_Adder 2-to-1-mux schematic }:a"))) (((-4.21875 -3.6625) (6.69375 1.6375)) "a" "Schematics" 4))("sim_8_Bit_CSL_Adder:/\tsim_8_Bit_CSL_Adder 8_Bit_CSL_Adder schematic" (("open" (nil hierarchy "/{8_Bit_CSL_Adder sim_8_Bit_CSL_Adder schematic }:a"))) (((-5.89375 -2.975) (5.0625 2.34375)) "a" "Schematics" 2))