

Implementation tool: Xilinx Vivado v.2017.1
Project:             IP_2.2
Solution:            2.2_removing_conditionals
Device target:       xc7z020clg484-1
Report date:         Mon Jun 12 15:49:28 +0300 2017

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           3742
FF:            3986
DSP:              2
BRAM:             2
SRL:            151
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.382
Timing met
