Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Sun Apr 17 11:40:12 2022
| Host             : DESKTOP-A9E5TQ0 running 64-bit major release  (build 9200)
| Command          : report_power -file top_kfenps_power_routed.rpt -pb top_kfenps_power_summary_routed.pb -rpx top_kfenps_power_routed.rpx
| Design           : top_kfenps
| Device           : xc7vx485tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.531        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.287        |
| Device Static (W)        | 0.244        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 84.4         |
| Junction Temperature (C) | 25.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.043 |        6 |       --- |             --- |
| Slice Logic             |     0.054 |    19835 |       --- |             --- |
|   LUT as Logic          |     0.036 |     5086 |    303600 |            1.68 |
|   Register              |     0.010 |    11309 |    607200 |            1.86 |
|   CARRY4                |     0.008 |     1309 |     75900 |            1.72 |
|   LUT as Shift Register |    <0.001 |       36 |    130800 |            0.03 |
|   Others                |     0.000 |     1902 |       --- |             --- |
| Signals                 |     0.072 |    13267 |       --- |             --- |
| PLL                     |     0.105 |        1 |        14 |            7.14 |
| DSPs                    |     0.007 |       12 |      2800 |            0.43 |
| I/O                     |     0.007 |       14 |       700 |            2.00 |
| Static Power            |     0.244 |          |           |                 |
| Total                   |     0.531 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.319 |       0.184 |      0.136 |
| Vccaux    |       1.800 |     0.095 |       0.057 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------+-------------------------------------+-----------------+
| Clock                    | Domain                              | Constraint (ns) |
+--------------------------+-------------------------------------+-----------------+
| clk_out1_clk_wiz_0       | clk_wiz_0_i/inst/clk_out1_clk_wiz_0 |             5.0 |
| clk_out2_clk_wiz_0       | clk_wiz_0_i/inst/clk_out2_clk_wiz_0 |            10.0 |
| clk_wiz_0_i/inst/clk_in1 | sys_clk                             |             5.0 |
| clkfbout_clk_wiz_0       | clk_wiz_0_i/inst/clkfbout_clk_wiz_0 |             5.0 |
+--------------------------+-------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------+-----------+
| Name             | Power (W) |
+------------------+-----------+
| top_kfenps       |     0.287 |
|   clk_wiz_0_i    |     0.107 |
|     inst         |     0.107 |
|   flash_led_i    |     0.004 |
|   key_launch_i   |     0.002 |
|   kfenps_i       |     0.166 |
|     kfenps_div1  |     0.012 |
|       U0         |     0.012 |
|     kfenps_div10 |     0.013 |
|       U0         |     0.013 |
|     kfenps_div11 |     0.012 |
|       U0         |     0.012 |
|     kfenps_div12 |     0.013 |
|       U0         |     0.013 |
|     kfenps_div2  |     0.014 |
|       U0         |     0.014 |
|     kfenps_div3  |     0.012 |
|       U0         |     0.012 |
|     kfenps_div4  |     0.013 |
|       U0         |     0.013 |
|     kfenps_div5  |     0.013 |
|       U0         |     0.013 |
|     kfenps_div6  |     0.014 |
|       U0         |     0.014 |
|     kfenps_div7  |     0.012 |
|       U0         |     0.012 |
|     kfenps_div8  |     0.013 |
|       U0         |     0.013 |
|     kfenps_div9  |     0.013 |
|       U0         |     0.013 |
|   rx_process_i   |     0.001 |
+------------------+-----------+


