m255
K4
z2
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw2_9816603/Q2
T_opt
!s110 1620660828
VhiklUzn3`iZMc<K27o]kL0
04 21 4 work testSequence_detector fast 0
=1-f875a41550eb-6099525b-222-6bac
o-quiet -auto_acc_if_foreign -work work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2020.4;71
R0
vsequence_detector
Z2 !s110 1620661116
!i10b 1
!s100 Kl>6LDDo>aGWRUSdkNh@c2
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
INmR_>WDokehLAh7JHEaaV2
Z4 dC:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw2_9816603/Q3
w1620660967
8C:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw2_9816603/Q3/Q3_1.v
FC:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw2_9816603/Q3/Q3_1.v
!i122 105
L0 1 57
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2020.4;71
r1
!s85 0
31
Z7 !s108 1620661116.000000
!s107 C:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw2_9816603/Q3/Q3_1.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw2_9816603/Q3/Q3_1.v|
!i113 0
Z8 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vtestSequence_detector
R2
!i10b 1
!s100 SlX56;[i8@2ELZ>K;?bn30
R3
IX342DV6KFzOXiVZinDFEM1
R4
w1620659713
8C:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw2_9816603/Q3/TestQ3_1.v
FC:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw2_9816603/Q3/TestQ3_1.v
!i122 106
L0 1 115
R5
R6
r1
!s85 0
31
R7
!s107 C:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw2_9816603/Q3/TestQ3_1.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/Alireza/Desktop/Programming/Verilog-Digital-System-Design/HWs/Hw2_9816603/Q3/TestQ3_1.v|
!i113 0
R8
R1
ntest@sequence_detector
