"""
Synthesis tool wrappers.

This module contains wrappers for various synthesis tools:
- circt_synth: CIRCT-based SystemVerilog to AIG conversion
- yosys: Yosys-based synthesis
"""
