<stg><name>conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2</name>


<trans_list>

<trans id="123" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %feat = alloca i32 1

]]></Node>
<StgValue><ssdm name="feat"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten29"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_to_conv2, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_to_conv2, void @empty_23, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i15 0, i15 %indvar_flatten29

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i7 0, i7 %feat

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i10 0, i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i5 0, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.inc:1 %indvar_flatten29_load = load i15 %indvar_flatten29

]]></Node>
<StgValue><ssdm name="indvar_flatten29_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc:3 %icmp_ln356 = icmp_eq  i15 %indvar_flatten29_load, i15 18496

]]></Node>
<StgValue><ssdm name="icmp_ln356"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc:4 %add_ln356_1 = add i15 %indvar_flatten29_load, i15 1

]]></Node>
<StgValue><ssdm name="add_ln356_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln356 = br i1 %icmp_ln356, void %for.inc16, void %for.inc41.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc16:6 %icmp_ln357 = icmp_eq  i10 %indvar_flatten_load, i10 289

]]></Node>
<StgValue><ssdm name="icmp_ln357"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx1217.exit:1 %add_ln357_1 = add i10 %indvar_flatten_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln357_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayidx1217.exit:2 %select_ln357_2 = select i1 %icmp_ln357, i10 1, i10 %add_ln357_1

]]></Node>
<StgValue><ssdm name="select_ln357_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1217.exit:3 %store_ln358 = store i15 %add_ln356_1, i15 %indvar_flatten29

]]></Node>
<StgValue><ssdm name="store_ln358"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1217.exit:5 %store_ln358 = store i10 %select_ln357_2, i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln358"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0">
<![CDATA[
for.inc41.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc16:0 %j_load = load i5 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc16:1 %i_load = load i5 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc16:2 %feat_load = load i7 %feat

]]></Node>
<StgValue><ssdm name="feat_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc16:3 %add_ln356 = add i7 %feat_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln356"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc16:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc16:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 18496, i64 18496, i64 18496

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc16:7 %select_ln356 = select i1 %icmp_ln357, i5 0, i5 %i_load

]]></Node>
<StgValue><ssdm name="select_ln356"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc16:8 %select_ln356_1 = select i1 %icmp_ln357, i7 %add_ln356, i7 %feat_load

]]></Node>
<StgValue><ssdm name="select_ln356_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="7">
<![CDATA[
for.inc16:9 %zext_ln359 = zext i7 %select_ln356_1

]]></Node>
<StgValue><ssdm name="zext_ln359"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
for.inc16:10 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %select_ln356_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc16:11 %add_ln359 = add i11 %tmp_s, i11 %zext_ln359

]]></Node>
<StgValue><ssdm name="add_ln359"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc16:12 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc16:13 %xor_ln356 = xor i1 %icmp_ln357, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln356"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc16:14 %icmp_ln358 = icmp_eq  i5 %j_load, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln358"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc16:15 %and_ln356 = and i1 %icmp_ln358, i1 %xor_ln356

]]></Node>
<StgValue><ssdm name="and_ln356"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc16:16 %add_ln357 = add i5 %select_ln356, i5 1

]]></Node>
<StgValue><ssdm name="add_ln357"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc16:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_357_1_VITIS_LOOP_358_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc16:18 %or_ln357 = or i1 %and_ln356, i1 %icmp_ln357

]]></Node>
<StgValue><ssdm name="or_ln357"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc16:19 %select_ln357 = select i1 %or_ln357, i5 0, i5 %j_load

]]></Node>
<StgValue><ssdm name="select_ln357"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc16:20 %select_ln357_1 = select i1 %and_ln356, i5 %add_ln357, i5 %select_ln356

]]></Node>
<StgValue><ssdm name="select_ln357_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="5">
<![CDATA[
for.inc16:21 %zext_ln359_1 = zext i5 %select_ln357_1

]]></Node>
<StgValue><ssdm name="zext_ln359_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc16:22 %add_ln359_1 = add i11 %add_ln359, i11 %zext_ln359_1

]]></Node>
<StgValue><ssdm name="add_ln359_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="11">
<![CDATA[
for.inc16:23 %zext_ln359_2 = zext i11 %add_ln359_1

]]></Node>
<StgValue><ssdm name="zext_ln359_2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:24 %input_tile_addr = getelementptr i32 %input_tile, i64 0, i64 %zext_ln359_2

]]></Node>
<StgValue><ssdm name="input_tile_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:25 %input_tile_1_addr = getelementptr i32 %input_tile_1, i64 0, i64 %zext_ln359_2

]]></Node>
<StgValue><ssdm name="input_tile_1_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:26 %input_tile_2_addr = getelementptr i32 %input_tile_2, i64 0, i64 %zext_ln359_2

]]></Node>
<StgValue><ssdm name="input_tile_2_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:27 %input_tile_3_addr = getelementptr i32 %input_tile_3, i64 0, i64 %zext_ln359_2

]]></Node>
<StgValue><ssdm name="input_tile_3_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:28 %input_tile_4_addr = getelementptr i32 %input_tile_4, i64 0, i64 %zext_ln359_2

]]></Node>
<StgValue><ssdm name="input_tile_4_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:29 %input_tile_5_addr = getelementptr i32 %input_tile_5, i64 0, i64 %zext_ln359_2

]]></Node>
<StgValue><ssdm name="input_tile_5_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:30 %input_tile_6_addr = getelementptr i32 %input_tile_6, i64 0, i64 %zext_ln359_2

]]></Node>
<StgValue><ssdm name="input_tile_6_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:31 %input_tile_7_addr = getelementptr i32 %input_tile_7, i64 0, i64 %zext_ln359_2

]]></Node>
<StgValue><ssdm name="input_tile_7_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:32 %input_tile_8_addr = getelementptr i32 %input_tile_8, i64 0, i64 %zext_ln359_2

]]></Node>
<StgValue><ssdm name="input_tile_8_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:33 %input_tile_9_addr = getelementptr i32 %input_tile_9, i64 0, i64 %zext_ln359_2

]]></Node>
<StgValue><ssdm name="input_tile_9_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:34 %input_tile_10_addr = getelementptr i32 %input_tile_10, i64 0, i64 %zext_ln359_2

]]></Node>
<StgValue><ssdm name="input_tile_10_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:35 %input_tile_11_addr = getelementptr i32 %input_tile_11, i64 0, i64 %zext_ln359_2

]]></Node>
<StgValue><ssdm name="input_tile_11_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:36 %input_tile_12_addr = getelementptr i32 %input_tile_12, i64 0, i64 %zext_ln359_2

]]></Node>
<StgValue><ssdm name="input_tile_12_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:37 %input_tile_13_addr = getelementptr i32 %input_tile_13, i64 0, i64 %zext_ln359_2

]]></Node>
<StgValue><ssdm name="input_tile_13_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:38 %input_tile_14_addr = getelementptr i32 %input_tile_14, i64 0, i64 %zext_ln359_2

]]></Node>
<StgValue><ssdm name="input_tile_14_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:39 %input_tile_15_addr = getelementptr i32 %input_tile_15, i64 0, i64 %zext_ln359_2

]]></Node>
<StgValue><ssdm name="input_tile_15_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16:40 %input_tile_16_addr = getelementptr i32 %input_tile_16, i64 0, i64 %zext_ln359_2

]]></Node>
<StgValue><ssdm name="input_tile_16_addr"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc16:41 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc16:42 %specloopname_ln358 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln358"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:43 %conv1_to_conv2_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv1_to_conv2

]]></Node>
<StgValue><ssdm name="conv1_to_conv2_read"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:44 %bitcast_ln359 = bitcast i32 %conv1_to_conv2_read

]]></Node>
<StgValue><ssdm name="bitcast_ln359"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0">
<![CDATA[
for.inc16:45 %switch_ln359 = switch i5 %select_ln357, void %arrayidx1217.case.16, i5 0, void %arrayidx1217.case.0, i5 1, void %arrayidx1217.case.1, i5 2, void %arrayidx1217.case.2, i5 3, void %arrayidx1217.case.3, i5 4, void %arrayidx1217.case.4, i5 5, void %arrayidx1217.case.5, i5 6, void %arrayidx1217.case.6, i5 7, void %arrayidx1217.case.7, i5 8, void %arrayidx1217.case.8, i5 9, void %arrayidx1217.case.9, i5 10, void %arrayidx1217.case.10, i5 11, void %arrayidx1217.case.11, i5 12, void %arrayidx1217.case.12, i5 13, void %arrayidx1217.case.13, i5 14, void %arrayidx1217.case.14, i5 15, void %arrayidx1217.case.15

]]></Node>
<StgValue><ssdm name="switch_ln359"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx1217.case.15:0 %store_ln359 = store i32 %bitcast_ln359, i11 %input_tile_15_addr

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1217.case.15:1 %br_ln359 = br void %arrayidx1217.exit

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx1217.case.14:0 %store_ln359 = store i32 %bitcast_ln359, i11 %input_tile_14_addr

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1217.case.14:1 %br_ln359 = br void %arrayidx1217.exit

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx1217.case.13:0 %store_ln359 = store i32 %bitcast_ln359, i11 %input_tile_13_addr

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1217.case.13:1 %br_ln359 = br void %arrayidx1217.exit

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx1217.case.12:0 %store_ln359 = store i32 %bitcast_ln359, i11 %input_tile_12_addr

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1217.case.12:1 %br_ln359 = br void %arrayidx1217.exit

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx1217.case.11:0 %store_ln359 = store i32 %bitcast_ln359, i11 %input_tile_11_addr

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1217.case.11:1 %br_ln359 = br void %arrayidx1217.exit

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx1217.case.10:0 %store_ln359 = store i32 %bitcast_ln359, i11 %input_tile_10_addr

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1217.case.10:1 %br_ln359 = br void %arrayidx1217.exit

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx1217.case.9:0 %store_ln359 = store i32 %bitcast_ln359, i11 %input_tile_9_addr

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1217.case.9:1 %br_ln359 = br void %arrayidx1217.exit

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx1217.case.8:0 %store_ln359 = store i32 %bitcast_ln359, i11 %input_tile_8_addr

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1217.case.8:1 %br_ln359 = br void %arrayidx1217.exit

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx1217.case.7:0 %store_ln359 = store i32 %bitcast_ln359, i11 %input_tile_7_addr

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1217.case.7:1 %br_ln359 = br void %arrayidx1217.exit

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx1217.case.6:0 %store_ln359 = store i32 %bitcast_ln359, i11 %input_tile_6_addr

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1217.case.6:1 %br_ln359 = br void %arrayidx1217.exit

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx1217.case.5:0 %store_ln359 = store i32 %bitcast_ln359, i11 %input_tile_5_addr

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1217.case.5:1 %br_ln359 = br void %arrayidx1217.exit

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx1217.case.4:0 %store_ln359 = store i32 %bitcast_ln359, i11 %input_tile_4_addr

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1217.case.4:1 %br_ln359 = br void %arrayidx1217.exit

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx1217.case.3:0 %store_ln359 = store i32 %bitcast_ln359, i11 %input_tile_3_addr

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1217.case.3:1 %br_ln359 = br void %arrayidx1217.exit

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx1217.case.2:0 %store_ln359 = store i32 %bitcast_ln359, i11 %input_tile_2_addr

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1217.case.2:1 %br_ln359 = br void %arrayidx1217.exit

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx1217.case.1:0 %store_ln359 = store i32 %bitcast_ln359, i11 %input_tile_1_addr

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1217.case.1:1 %br_ln359 = br void %arrayidx1217.exit

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx1217.case.0:0 %store_ln359 = store i32 %bitcast_ln359, i11 %input_tile_addr

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1217.case.0:1 %br_ln359 = br void %arrayidx1217.exit

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="!0"/>
<literal name="select_ln357" val="!1"/>
<literal name="select_ln357" val="!2"/>
<literal name="select_ln357" val="!3"/>
<literal name="select_ln357" val="!4"/>
<literal name="select_ln357" val="!5"/>
<literal name="select_ln357" val="!6"/>
<literal name="select_ln357" val="!7"/>
<literal name="select_ln357" val="!8"/>
<literal name="select_ln357" val="!9"/>
<literal name="select_ln357" val="!10"/>
<literal name="select_ln357" val="!11"/>
<literal name="select_ln357" val="!12"/>
<literal name="select_ln357" val="!13"/>
<literal name="select_ln357" val="!14"/>
<literal name="select_ln357" val="!15"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx1217.case.16:0 %store_ln359 = store i32 %bitcast_ln359, i11 %input_tile_16_addr

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln357" val="!0"/>
<literal name="select_ln357" val="!1"/>
<literal name="select_ln357" val="!2"/>
<literal name="select_ln357" val="!3"/>
<literal name="select_ln357" val="!4"/>
<literal name="select_ln357" val="!5"/>
<literal name="select_ln357" val="!6"/>
<literal name="select_ln357" val="!7"/>
<literal name="select_ln357" val="!8"/>
<literal name="select_ln357" val="!9"/>
<literal name="select_ln357" val="!10"/>
<literal name="select_ln357" val="!11"/>
<literal name="select_ln357" val="!12"/>
<literal name="select_ln357" val="!13"/>
<literal name="select_ln357" val="!14"/>
<literal name="select_ln357" val="!15"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1217.case.16:1 %br_ln359 = br void %arrayidx1217.exit

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayidx1217.exit:0 %add_ln358 = add i5 %select_ln357, i5 1

]]></Node>
<StgValue><ssdm name="add_ln358"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1217.exit:4 %store_ln358 = store i7 %select_ln356_1, i7 %feat

]]></Node>
<StgValue><ssdm name="store_ln358"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1217.exit:6 %store_ln358 = store i5 %select_ln357_1, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln358"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1217.exit:7 %store_ln358 = store i5 %add_ln358, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln358"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1217.exit:8 %br_ln358 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln358"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
