Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May  8 19:54:38 2018
| Host         : DESKTOP-IVCKHT4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: CLK240/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.278        0.000                      0                  406        0.165        0.000                      0                  406        4.500        0.000                       0                   239  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.278        0.000                      0                  406        0.165        0.000                      0                  406        4.500        0.000                       0                   239  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 RETO/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTD/shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.730ns  (logic 2.142ns (37.385%)  route 3.588ns (62.615%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.705     5.308    RETO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  RETO/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  RETO/Q_reg[0]/Q
                         net (fo=33, routed)          1.096     6.860    ALU/Q_reg[0][0]
    SLICE_X2Y71          LUT3 (Prop_lut3_I1_O)        0.124     6.984 r  ALU/sevenseg_OBUF[6]_inst_i_59/O
                         net (fo=1, routed)           0.000     6.984    RETA/S[1]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.517 r  RETA/sevenseg_OBUF[6]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.517    RETA/sevenseg_OBUF[6]_inst_i_39_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.634 r  RETA/sevenseg_OBUF[6]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.634    RETA/sevenseg_OBUF[6]_inst_i_41_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.873 r  RETA/LED16_R_OBUF_inst_i_4/O[2]
                         net (fo=1, routed)           0.491     8.364    CAL/Q_reg[11][1]
    SLICE_X1Y73          LUT6 (Prop_lut6_I3_O)        0.301     8.665 r  CAL/sevenseg_OBUF[6]_inst_i_32/O
                         net (fo=2, routed)           1.004     9.669    CAL/sevenseg_OBUF[6]_inst_i_32_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I2_O)        0.124     9.793 f  CAL/shift[0]_i_7/O
                         net (fo=1, routed)           0.304    10.097    CTD/counter_reg[0]_1
    SLICE_X6Y70          LUT6 (Prop_lut6_I1_O)        0.124    10.221 r  CTD/shift[0]_i_3/O
                         net (fo=2, routed)           0.692    10.913    CTD/bcd[0]_i_1_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I2_O)        0.124    11.037 r  CTD/shift[0]_i_1/O
                         net (fo=1, routed)           0.000    11.037    CTD/shift_next[0]
    SLICE_X6Y70          FDRE                                         r  CTD/shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.592    15.015    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  CTD/shift_reg[0]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y70          FDRE (Setup_fdre_C_D)        0.077    15.315    CTD/shift_reg[0]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                         -11.037    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 RETO/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTD/bcd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 2.018ns (37.397%)  route 3.378ns (62.603%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.705     5.308    RETO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  RETO/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  RETO/Q_reg[0]/Q
                         net (fo=33, routed)          1.096     6.860    ALU/Q_reg[0][0]
    SLICE_X2Y71          LUT3 (Prop_lut3_I1_O)        0.124     6.984 r  ALU/sevenseg_OBUF[6]_inst_i_59/O
                         net (fo=1, routed)           0.000     6.984    RETA/S[1]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.517 r  RETA/sevenseg_OBUF[6]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.517    RETA/sevenseg_OBUF[6]_inst_i_39_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.634 r  RETA/sevenseg_OBUF[6]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.634    RETA/sevenseg_OBUF[6]_inst_i_41_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.873 r  RETA/LED16_R_OBUF_inst_i_4/O[2]
                         net (fo=1, routed)           0.491     8.364    CAL/Q_reg[11][1]
    SLICE_X1Y73          LUT6 (Prop_lut6_I3_O)        0.301     8.665 r  CAL/sevenseg_OBUF[6]_inst_i_32/O
                         net (fo=2, routed)           1.004     9.669    CAL/sevenseg_OBUF[6]_inst_i_32_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I2_O)        0.124     9.793 f  CAL/shift[0]_i_7/O
                         net (fo=1, routed)           0.304    10.097    CTD/counter_reg[0]_1
    SLICE_X6Y70          LUT6 (Prop_lut6_I1_O)        0.124    10.221 r  CTD/shift[0]_i_3/O
                         net (fo=2, routed)           0.483    10.704    CTD/bcd[0]_i_1_n_0
    SLICE_X4Y70          FDRE                                         r  CTD/bcd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.592    15.015    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  CTD/bcd_reg[0]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y70          FDRE (Setup_fdre_C_D)       -0.067    15.171    CTD/bcd_reg[0]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 CTD/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTD/shift_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 1.078ns (23.998%)  route 3.414ns (76.002%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.710     5.313    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  CTD/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.419     5.732 f  CTD/state_reg[1]/Q
                         net (fo=43, routed)          1.479     7.211    CTD/state[1]
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.327     7.538 r  CTD/shift[31]_i_3/O
                         net (fo=8, routed)           1.556     9.094    CTD/shift[31]_i_3_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I5_O)        0.332     9.426 r  CTD/shift[7]_i_1/O
                         net (fo=4, routed)           0.379     9.805    CTD/shift[7]_i_1_n_0
    SLICE_X8Y68          FDRE                                         r  CTD/shift_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.514    14.937    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y68          FDRE                                         r  CTD/shift_reg[4]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X8Y68          FDRE (Setup_fdre_C_CE)      -0.169    14.991    CTD/shift_reg[4]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 CTD/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTD/shift_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 1.078ns (23.998%)  route 3.414ns (76.002%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.710     5.313    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  CTD/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.419     5.732 f  CTD/state_reg[1]/Q
                         net (fo=43, routed)          1.479     7.211    CTD/state[1]
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.327     7.538 r  CTD/shift[31]_i_3/O
                         net (fo=8, routed)           1.556     9.094    CTD/shift[31]_i_3_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I5_O)        0.332     9.426 r  CTD/shift[7]_i_1/O
                         net (fo=4, routed)           0.379     9.805    CTD/shift[7]_i_1_n_0
    SLICE_X8Y68          FDRE                                         r  CTD/shift_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.514    14.937    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y68          FDRE                                         r  CTD/shift_reg[5]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X8Y68          FDRE (Setup_fdre_C_CE)      -0.169    14.991    CTD/shift_reg[5]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 CTD/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTD/shift_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 1.078ns (23.998%)  route 3.414ns (76.002%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.710     5.313    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  CTD/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.419     5.732 f  CTD/state_reg[1]/Q
                         net (fo=43, routed)          1.479     7.211    CTD/state[1]
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.327     7.538 r  CTD/shift[31]_i_3/O
                         net (fo=8, routed)           1.556     9.094    CTD/shift[31]_i_3_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I5_O)        0.332     9.426 r  CTD/shift[7]_i_1/O
                         net (fo=4, routed)           0.379     9.805    CTD/shift[7]_i_1_n_0
    SLICE_X8Y68          FDRE                                         r  CTD/shift_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.514    14.937    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y68          FDRE                                         r  CTD/shift_reg[6]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X8Y68          FDRE (Setup_fdre_C_CE)      -0.169    14.991    CTD/shift_reg[6]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 CTD/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTD/shift_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 1.078ns (23.998%)  route 3.414ns (76.002%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.710     5.313    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  CTD/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.419     5.732 f  CTD/state_reg[1]/Q
                         net (fo=43, routed)          1.479     7.211    CTD/state[1]
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.327     7.538 r  CTD/shift[31]_i_3/O
                         net (fo=8, routed)           1.556     9.094    CTD/shift[31]_i_3_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I5_O)        0.332     9.426 r  CTD/shift[7]_i_1/O
                         net (fo=4, routed)           0.379     9.805    CTD/shift[7]_i_1_n_0
    SLICE_X8Y68          FDRE                                         r  CTD/shift_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.514    14.937    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y68          FDRE                                         r  CTD/shift_reg[7]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X8Y68          FDRE (Setup_fdre_C_CE)      -0.169    14.991    CTD/shift_reg[7]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 CTD/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTD/shift_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 1.078ns (25.425%)  route 3.162ns (74.575%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.710     5.313    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  CTD/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.419     5.732 f  CTD/state_reg[1]/Q
                         net (fo=43, routed)          1.479     7.211    CTD/state[1]
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.327     7.538 r  CTD/shift[31]_i_3/O
                         net (fo=8, routed)           1.304     8.842    CTD/shift[31]_i_3_n_0
    SLICE_X7Y68          LUT6 (Prop_lut6_I5_O)        0.332     9.174 r  CTD/shift[23]_i_1/O
                         net (fo=4, routed)           0.379     9.553    CTD/shift[23]_i_1_n_0
    SLICE_X7Y68          FDRE                                         r  CTD/shift_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.593    15.016    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  CTD/shift_reg[20]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X7Y68          FDRE (Setup_fdre_C_CE)      -0.205    15.051    CTD/shift_reg[20]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 CTD/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTD/shift_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 1.078ns (25.425%)  route 3.162ns (74.575%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.710     5.313    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  CTD/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.419     5.732 f  CTD/state_reg[1]/Q
                         net (fo=43, routed)          1.479     7.211    CTD/state[1]
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.327     7.538 r  CTD/shift[31]_i_3/O
                         net (fo=8, routed)           1.304     8.842    CTD/shift[31]_i_3_n_0
    SLICE_X7Y68          LUT6 (Prop_lut6_I5_O)        0.332     9.174 r  CTD/shift[23]_i_1/O
                         net (fo=4, routed)           0.379     9.553    CTD/shift[23]_i_1_n_0
    SLICE_X7Y68          FDRE                                         r  CTD/shift_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.593    15.016    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  CTD/shift_reg[21]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X7Y68          FDRE (Setup_fdre_C_CE)      -0.205    15.051    CTD/shift_reg[21]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 CTD/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTD/shift_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 1.078ns (25.425%)  route 3.162ns (74.575%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.710     5.313    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  CTD/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.419     5.732 f  CTD/state_reg[1]/Q
                         net (fo=43, routed)          1.479     7.211    CTD/state[1]
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.327     7.538 r  CTD/shift[31]_i_3/O
                         net (fo=8, routed)           1.304     8.842    CTD/shift[31]_i_3_n_0
    SLICE_X7Y68          LUT6 (Prop_lut6_I5_O)        0.332     9.174 r  CTD/shift[23]_i_1/O
                         net (fo=4, routed)           0.379     9.553    CTD/shift[23]_i_1_n_0
    SLICE_X7Y68          FDRE                                         r  CTD/shift_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.593    15.016    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  CTD/shift_reg[22]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X7Y68          FDRE (Setup_fdre_C_CE)      -0.205    15.051    CTD/shift_reg[22]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 CTD/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTD/shift_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 1.078ns (25.425%)  route 3.162ns (74.575%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.710     5.313    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  CTD/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.419     5.732 f  CTD/state_reg[1]/Q
                         net (fo=43, routed)          1.479     7.211    CTD/state[1]
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.327     7.538 r  CTD/shift[31]_i_3/O
                         net (fo=8, routed)           1.304     8.842    CTD/shift[31]_i_3_n_0
    SLICE_X7Y68          LUT6 (Prop_lut6_I5_O)        0.332     9.174 r  CTD/shift[23]_i_1/O
                         net (fo=4, routed)           0.379     9.553    CTD/shift[23]_i_1_n_0
    SLICE_X7Y68          FDRE                                         r  CTD/shift_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.593    15.016    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  CTD/shift_reg[23]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X7Y68          FDRE (Setup_fdre_C_CE)      -0.205    15.051    CTD/shift_reg[23]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  5.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 BDC/PB_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BDC/FSM_onehot_button_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.827%)  route 0.084ns (31.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.595     1.514    BDC/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  BDC/PB_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 f  BDC/PB_sync_reg[1]/Q
                         net (fo=4, routed)           0.084     1.740    BDC/p_0_in
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.045     1.785 r  BDC//FSM_onehot_button_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.785    BDC//FSM_onehot_button_state[0]_i_1_n_0
    SLICE_X5Y80          FDRE                                         r  BDC/FSM_onehot_button_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.864     2.029    BDC/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  BDC/FSM_onehot_button_state_reg[0]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.092     1.619    BDC/FSM_onehot_button_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 BDC/PB_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BDC/FSM_onehot_button_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.072%)  route 0.087ns (31.928%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.595     1.514    BDC/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  BDC/PB_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BDC/PB_sync_reg[1]/Q
                         net (fo=4, routed)           0.087     1.743    BDC/p_0_in
    SLICE_X5Y80          LUT4 (Prop_lut4_I0_O)        0.045     1.788 r  BDC//FSM_onehot_button_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.788    BDC//FSM_onehot_button_state[1]_i_1_n_0
    SLICE_X5Y80          FDRE                                         r  BDC/FSM_onehot_button_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.864     2.029    BDC/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  BDC/FSM_onehot_button_state_reg[1]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.092     1.619    BDC/FSM_onehot_button_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 CTD/shift_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTD/bcd_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.140%)  route 0.119ns (45.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.595     1.514    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  CTD/shift_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  CTD/shift_reg[28]/Q
                         net (fo=6, routed)           0.119     1.775    CTD/shift[28]
    SLICE_X5Y70          FDRE                                         r  CTD/bcd_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.863     2.028    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  CTD/bcd_reg[29]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X5Y70          FDRE (Hold_fdre_C_D)         0.075     1.602    CTD/bcd_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 CTD/shift_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTD/bcd_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.464%)  route 0.128ns (47.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.596     1.515    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  CTD/shift_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  CTD/shift_reg[11]/Q
                         net (fo=4, routed)           0.128     1.784    CTD/shift[11]
    SLICE_X2Y69          FDRE                                         r  CTD/bcd_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.867     2.032    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  CTD/bcd_reg[12]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.059     1.611    CTD/bcd_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 CTD/shift_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTD/shift_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.257%)  route 0.084ns (28.743%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.596     1.515    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  CTD/shift_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  CTD/shift_reg[19]/Q
                         net (fo=4, routed)           0.084     1.764    CTD/shift[19]
    SLICE_X7Y68          LUT4 (Prop_lut4_I0_O)        0.045     1.809 r  CTD/shift[20]_i_1/O
                         net (fo=1, routed)           0.000     1.809    CTD/shift_next[20]
    SLICE_X7Y68          FDRE                                         r  CTD/shift_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.865     2.030    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  CTD/shift_reg[20]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X7Y68          FDRE (Hold_fdre_C_D)         0.092     1.620    CTD/shift_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 BDRES/FSM_onehot_button_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAL/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.929%)  route 0.119ns (39.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.591     1.510    BDRES/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  BDRES/FSM_onehot_button_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  BDRES/FSM_onehot_button_state_reg[3]/Q
                         net (fo=4, routed)           0.119     1.771    CAL/FSM_onehot_button_state_reg[2]_1[0]
    SLICE_X5Y76          LUT6 (Prop_lut6_I5_O)        0.045     1.816 r  CAL/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.816    CAL/FSM_sequential_state[0]_i_1_n_0
    SLICE_X5Y76          FDRE                                         r  CAL/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.859     2.024    CAL/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  CAL/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.092     1.615    CAL/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 BDRES/FSM_onehot_button_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAL/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.929%)  route 0.119ns (39.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.591     1.510    BDRES/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  BDRES/FSM_onehot_button_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  BDRES/FSM_onehot_button_state_reg[3]/Q
                         net (fo=4, routed)           0.119     1.771    CAL/FSM_onehot_button_state_reg[2]_1[0]
    SLICE_X5Y76          LUT6 (Prop_lut6_I5_O)        0.045     1.816 r  CAL/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.816    CAL/FSM_sequential_state[1]_i_1_n_0
    SLICE_X5Y76          FDRE                                         r  CAL/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.859     2.024    CAL/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  CAL/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.092     1.615    CAL/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 CTD/shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTD/bcd_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.136%)  route 0.146ns (50.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.596     1.515    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  CTD/shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  CTD/shift_reg[8]/Q
                         net (fo=6, routed)           0.146     1.802    CTD/shift[8]
    SLICE_X4Y69          FDRE                                         r  CTD/bcd_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.864     2.029    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  CTD/bcd_reg[9]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X4Y69          FDRE (Hold_fdre_C_D)         0.071     1.599    CTD/bcd_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 CTD/shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTD/bcd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.711%)  route 0.130ns (44.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.595     1.514    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  CTD/shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  CTD/shift_reg[1]/Q
                         net (fo=5, routed)           0.130     1.809    CTD/shift[1]
    SLICE_X2Y69          FDRE                                         r  CTD/bcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.867     2.032    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  CTD/bcd_reg[2]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.052     1.604    CTD/bcd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 CTD/shift_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTD/bcd_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.562%)  route 0.149ns (51.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.596     1.515    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  CTD/shift_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  CTD/shift_reg[12]/Q
                         net (fo=6, routed)           0.149     1.806    CTD/shift[12]
    SLICE_X4Y70          FDRE                                         r  CTD/bcd_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.863     2.028    CTD/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  CTD/bcd_reg[13]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X4Y70          FDRE (Hold_fdre_C_D)         0.066     1.593    CTD/bcd_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y80     BDC/PB_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y82     BDC/PB_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y82     BDC/PB_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y82     BDC/PB_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y83     BDC/PB_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y83     BDC/PB_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y83     BDC/PB_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y83     BDC/PB_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y84     BDC/PB_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     BDD/FSM_onehot_button_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     BDD/FSM_onehot_button_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     BDD/PB_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     BDD/PB_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     BDD/PB_cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     BDD/PB_cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     BDD/PB_cnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     BDRES/FSM_onehot_button_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     BDRES/PB_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     CAL/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     BDC/PB_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     BDC/PB_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     BDC/PB_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     BDC/PB_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     BDC/PB_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66     BDU/PB_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66     BDU/PB_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66     BDU/PB_cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     BDC/PB_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     BDC/PB_cnt_reg[19]/C



