set_property PACKAGE_PIN AF15     [get_ports "CPU_RESET"] ; # Bank  64 VCCO - VCC1V8   - IO_T2U_N12_64
set_property IOSTANDARD  LVCMOS18 [get_ports "CPU_RESET"] ; # Bank  64 VCCO - VCC1V8   - IO_T2U_N12_64

set_property PACKAGE_PIN AF16     [get_ports "GPIO_DIP_SW0"] ; # Bank  64 VCCO - VCC1V8   - IO_L18N_T2U_N11_AD2N_64
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_DIP_SW0"] ; # Bank  64 VCCO - VCC1V8   - IO_L18N_T2U_N11_AD2N_64
set_property PACKAGE_PIN AF17     [get_ports "GPIO_DIP_SW1"] ; # Bank  64 VCCO - VCC1V8   - IO_L18P_T2U_N10_AD2P_64
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_DIP_SW1"] ; # Bank  64 VCCO - VCC1V8   - IO_L18P_T2U_N10_AD2P_64
set_property PACKAGE_PIN AH15     [get_ports "GPIO_DIP_SW2"] ; # Bank  64 VCCO - VCC1V8   - IO_L17N_T2U_N9_AD10N_64
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_DIP_SW2"] ; # Bank  64 VCCO - VCC1V8   - IO_L17N_T2U_N9_AD10N_64
set_property PACKAGE_PIN AH16     [get_ports "GPIO_DIP_SW3"] ; # Bank  64 VCCO - VCC1V8   - IO_L17P_T2U_N8_AD10P_64
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_DIP_SW3"] ; # Bank  64 VCCO - VCC1V8   - IO_L17P_T2U_N8_AD10P_64
set_property PACKAGE_PIN AH17     [get_ports "GPIO_DIP_SW4"] ; # Bank  64 VCCO - VCC1V8   - IO_L16N_T2U_N7_QBC_AD3N_64
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_DIP_SW4"] ; # Bank  64 VCCO - VCC1V8   - IO_L16N_T2U_N7_QBC_AD3N_64
set_property PACKAGE_PIN AG17     [get_ports "GPIO_DIP_SW5"] ; # Bank  64 VCCO - VCC1V8   - IO_L16P_T2U_N6_QBC_AD3P_64
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_DIP_SW5"] ; # Bank  64 VCCO - VCC1V8   - IO_L16P_T2U_N6_QBC_AD3P_64
set_property PACKAGE_PIN AJ15     [get_ports "GPIO_DIP_SW6"] ; # Bank  64 VCCO - VCC1V8   - IO_L15N_T2L_N5_AD11N_64
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_DIP_SW6"] ; # Bank  64 VCCO - VCC1V8   - IO_L15N_T2L_N5_AD11N_64
set_property PACKAGE_PIN AJ16     [get_ports "GPIO_DIP_SW7"] ; # Bank  64 VCCO - VCC1V8   - IO_L15P_T2L_N4_AD11P_64
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_DIP_SW7"] ; # Bank  64 VCCO - VCC1V8   - IO_L15P_T2L_N4_AD11P_64

set_property PACKAGE_PIN AR13     [get_ports "GPIO_LED_0_LS"] ; # Bank  64 VCCO - VCC1V8   - IO_L7N_T1L_N1_QBC_AD13N_64
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_LED_0_LS"] ; # Bank  64 VCCO - VCC1V8   - IO_L7N_T1L_N1_QBC_AD13N_64
set_property PACKAGE_PIN AP13     [get_ports "GPIO_LED_1_LS"] ; # Bank  64 VCCO - VCC1V8   - IO_L7P_T1L_N0_QBC_AD13P_64
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_LED_1_LS"] ; # Bank  64 VCCO - VCC1V8   - IO_L7P_T1L_N0_QBC_AD13P_64
set_property PACKAGE_PIN AR16     [get_ports "GPIO_LED_2_LS"] ; # Bank  64 VCCO - VCC1V8   - IO_L8N_T1L_N3_AD5N_64
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_LED_2_LS"] ; # Bank  64 VCCO - VCC1V8   - IO_L8N_T1L_N3_AD5N_64
set_property PACKAGE_PIN AP16     [get_ports "GPIO_LED_3_LS"] ; # Bank  64 VCCO - VCC1V8   - IO_L8P_T1L_N2_AD5P_64
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_LED_3_LS"] ; # Bank  64 VCCO - VCC1V8   - IO_L8P_T1L_N2_AD5P_64
set_property PACKAGE_PIN AP15     [get_ports "GPIO_LED_4_LS"] ; # Bank  64 VCCO - VCC1V8   - IO_T1U_N12_64
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_LED_4_LS"] ; # Bank  64 VCCO - VCC1V8   - IO_T1U_N12_64
set_property PACKAGE_PIN AN16     [get_ports "GPIO_LED_5_LS"] ; # Bank  64 VCCO - VCC1V8   - IO_L10N_T1U_N7_QBC_AD4N_64
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_LED_5_LS"] ; # Bank  64 VCCO - VCC1V8   - IO_L10N_T1U_N7_QBC_AD4N_64
set_property PACKAGE_PIN AN17     [get_ports "GPIO_LED_6_LS"] ; # Bank  64 VCCO - VCC1V8   - IO_L10P_T1U_N6_QBC_AD4P_64
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_LED_6_LS"] ; # Bank  64 VCCO - VCC1V8   - IO_L10P_T1U_N6_QBC_AD4P_64

set_property PACKAGE_PIN AW3      [get_ports "GPIO_SW_N"] ; # Bank  84 VCCO - VCC1V8   - IO_L2N_AD10N_84
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_SW_N"] ; # Bank  84 VCCO - VCC1V8   - IO_L2N_AD10N_84
set_property PACKAGE_PIN E8       [get_ports "GPIO_SW_S"] ; # Bank  87 VCCO - VCC1V8   - IO_L2N_AD14N_87
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_SW_S"] ; # Bank  87 VCCO - VCC1V8   - IO_L2N_AD14N_87
set_property PACKAGE_PIN AW6      [get_ports "GPIO_SW_W"] ; # Bank  84 VCCO - VCC1V8   - IO_L1P_AD11P_84
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_SW_W"] ; # Bank  84 VCCO - VCC1V8   - IO_L1P_AD11P_84
set_property PACKAGE_PIN AW4      [get_ports "GPIO_SW_E"] ; # Bank  84 VCCO - VCC1V8   - IO_L2P_AD10P_84
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_SW_E"] ; # Bank  84 VCCO - VCC1V8   - IO_L2P_AD10P_84
set_property PACKAGE_PIN AW5      [get_ports "GPIO_SW_C"] ; # Bank  84 VCCO - VCC1V8   - IO_L1N_AD11N_84
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_SW_C"] ; # Bank  84 VCCO - VCC1V8   - IO_L1N_AD11N_84

set_property PACKAGE_PIN C17      [get_ports "PMOD0_0_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_69
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD0_0_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_69
set_property PACKAGE_PIN M18      [get_ports "PMOD0_1_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_T1U_N12_69
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD0_1_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_T1U_N12_69
set_property PACKAGE_PIN H16      [get_ports "PMOD0_2_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_69
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD0_2_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_69
set_property PACKAGE_PIN H17      [get_ports "PMOD0_3_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_69
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD0_3_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_69
set_property PACKAGE_PIN J16      [get_ports "PMOD0_4_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_69
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD0_4_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_69
set_property PACKAGE_PIN K16      [get_ports "PMOD0_5_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_69
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD0_5_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_69
set_property PACKAGE_PIN H15      [get_ports "PMOD0_6_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L7N_T1L_N1_QBC_AD13N_69
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD0_6_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L7N_T1L_N1_QBC_AD13N_69
set_property PACKAGE_PIN J15      [get_ports "PMOD0_7_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_69
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD0_7_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_69
set_property PACKAGE_PIN L14      [get_ports "PMOD1_0_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L4N_T0U_N7_DBC_AD7N_69
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD1_0_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L4N_T0U_N7_DBC_AD7N_69
set_property PACKAGE_PIN L15      [get_ports "PMOD1_1_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L4P_T0U_N6_DBC_AD7P_69
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD1_1_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L4P_T0U_N6_DBC_AD7P_69
set_property PACKAGE_PIN M13      [get_ports "PMOD1_2_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L3N_T0L_N5_AD15N_69
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD1_2_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L3N_T0L_N5_AD15N_69
set_property PACKAGE_PIN N13      [get_ports "PMOD1_3_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L3P_T0L_N4_AD15P_69
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD1_3_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L3P_T0L_N4_AD15P_69
set_property PACKAGE_PIN M15      [get_ports "PMOD1_4_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L2N_T0L_N3_69
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD1_4_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L2N_T0L_N3_69
set_property PACKAGE_PIN N15      [get_ports "PMOD1_5_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L2P_T0L_N2_69
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD1_5_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L2P_T0L_N2_69
set_property PACKAGE_PIN M14      [get_ports "PMOD1_6_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L1N_T0L_N1_DBC_69
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD1_6_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L1N_T0L_N1_DBC_69
set_property PACKAGE_PIN N14      [get_ports "PMOD1_7_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L1P_T0L_N0_DBC_69
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD1_7_LS"] ; # Bank  69 VCCO - VCC1V2   - IO_L1P_T0L_N0_DBC_69

