#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~65.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].sumout[0] (adder)                               0.069     4.298
$mul~1-add1-6[1].a[0] (adder)                                    0.792     5.090
$mul~1-add1-6[1].cout[0] (adder)                                 0.049     5.139
$mul~1-add1-7[1].cin[0] (adder)                                  0.000     5.139
$mul~1-add1-7[1].cout[0] (adder)                                 0.026     5.165
$mul~1-add1-8[1].cin[0] (adder)                                  0.000     5.165
$mul~1-add1-8[1].cout[0] (adder)                                 0.026     5.191
$mul~1-add1-9[1].cin[0] (adder)                                  0.000     5.191
$mul~1-add1-9[1].cout[0] (adder)                                 0.026     5.216
$mul~1-add1-10[1].cin[0] (adder)                                 0.000     5.216
$mul~1-add1-10[1].cout[0] (adder)                                0.026     5.242
$mul~1-add1-11[1].cin[0] (adder)                                 0.000     5.242
$mul~1-add1-11[1].cout[0] (adder)                                0.026     5.267
$mul~1-add1-12[1].cin[0] (adder)                                 0.000     5.267
$mul~1-add1-12[1].cout[0] (adder)                                0.026     5.293
$mul~1-add1-13[1].cin[0] (adder)                                 0.000     5.293
$mul~1-add1-13[1].cout[0] (adder)                                0.026     5.318
$mul~1-add1-14[1].cin[0] (adder)                                 0.000     5.318
$mul~1-add1-14[1].cout[0] (adder)                                0.026     5.344
$mul~1-add1-15[1].cin[0] (adder)                                 0.000     5.344
$mul~1-add1-15[1].cout[0] (adder)                                0.026     5.369
$mul~1-add1-16[1].cin[0] (adder)                                 0.000     5.369
$mul~1-add1-16[1].cout[0] (adder)                                0.026     5.395
$mul~1-add1-17[1].cin[0] (adder)                                 0.000     5.395
$mul~1-add1-17[1].cout[0] (adder)                                0.026     5.421
$mul~1-add1-18[1].cin[0] (adder)                                 0.000     5.421
$mul~1-add1-18[1].cout[0] (adder)                                0.026     5.446
$mul~1-add1-19[1].cin[0] (adder)                                 0.000     5.446
$mul~1-add1-19[1].cout[0] (adder)                                0.026     5.472
$mul~1-add1-20[1].cin[0] (adder)                                 0.018     5.490
$mul~1-add1-20[1].cout[0] (adder)                                0.026     5.516
$mul~1-add1-21[1].cin[0] (adder)                                 0.000     5.516
$mul~1-add1-21[1].cout[0] (adder)                                0.026     5.541
$mul~1-add1-22[1].cin[0] (adder)                                 0.000     5.541
$mul~1-add1-22[1].cout[0] (adder)                                0.026     5.567
$mul~1-add1-23[1].cin[0] (adder)                                 0.000     5.567
$mul~1-add1-23[1].cout[0] (adder)                                0.026     5.592
$mul~1-add1-24[1].cin[0] (adder)                                 0.000     5.592
$mul~1-add1-24[1].cout[0] (adder)                                0.026     5.618
$mul~1-add1-25[1].cin[0] (adder)                                 0.000     5.618
$mul~1-add1-25[1].cout[0] (adder)                                0.026     5.644
$mul~1-add1-26[1].cin[0] (adder)                                 0.000     5.644
$mul~1-add1-26[1].cout[0] (adder)                                0.026     5.669
$mul~1-add1-27[1].cin[0] (adder)                                 0.000     5.669
$mul~1-add1-27[1].cout[0] (adder)                                0.026     5.695
$mul~1-add1-28[1].cin[0] (adder)                                 0.000     5.695
$mul~1-add1-28[1].cout[0] (adder)                                0.026     5.720
$mul~1-add1-29[1].cin[0] (adder)                                 0.000     5.720
$mul~1-add1-29[1].cout[0] (adder)                                0.026     5.746
$mul~1-add1-30[1].cin[0] (adder)                                 0.000     5.746
$mul~1-add1-30[1].cout[0] (adder)                                0.026     5.771
$mul~1-add1-31[1].cin[0] (adder)                                 0.000     5.771
$mul~1-add1-31[1].cout[0] (adder)                                0.026     5.797
$mul~1-add1-32[1].cin[0] (adder)                                 0.000     5.797
$mul~1-add1-32[1].cout[0] (adder)                                0.026     5.822
$mul~1-add1-33[1].cin[0] (adder)                                 0.000     5.822
$mul~1-add1-33[1].cout[0] (adder)                                0.026     5.848
$mul~1-add1-34[1].cin[0] (adder)                                 0.000     5.848
$mul~1-add1-34[1].cout[0] (adder)                                0.026     5.874
$mul~1-add1-35[1].cin[0] (adder)                                 0.000     5.874
$mul~1-add1-35[1].cout[0] (adder)                                0.026     5.899
$mul~1-add1-36[1].cin[0] (adder)                                 0.000     5.899
$mul~1-add1-36[1].cout[0] (adder)                                0.026     5.925
$mul~1-add1-37[1].cin[0] (adder)                                 0.000     5.925
$mul~1-add1-37[1].cout[0] (adder)                                0.026     5.950
$mul~1-add1-38[1].cin[0] (adder)                                 0.000     5.950
$mul~1-add1-38[1].cout[0] (adder)                                0.026     5.976
$mul~1-add1-39[1].cin[0] (adder)                                 0.000     5.976
$mul~1-add1-39[1].sumout[0] (adder)                              0.035     6.011
n1147.in[1] (.names)                                             0.660     6.672
n1147.out[0] (.names)                                            0.153     6.825
$sdff~0^Q~65.D[0] (.latch)                                       0.019     6.844
data arrival time                                                          6.844

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~65.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.844
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.820


#Path 2
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~59.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].sumout[0] (adder)                               0.069     4.298
$mul~1-add1-6[1].a[0] (adder)                                    0.792     5.090
$mul~1-add1-6[1].cout[0] (adder)                                 0.049     5.139
$mul~1-add1-7[1].cin[0] (adder)                                  0.000     5.139
$mul~1-add1-7[1].cout[0] (adder)                                 0.026     5.165
$mul~1-add1-8[1].cin[0] (adder)                                  0.000     5.165
$mul~1-add1-8[1].cout[0] (adder)                                 0.026     5.191
$mul~1-add1-9[1].cin[0] (adder)                                  0.000     5.191
$mul~1-add1-9[1].cout[0] (adder)                                 0.026     5.216
$mul~1-add1-10[1].cin[0] (adder)                                 0.000     5.216
$mul~1-add1-10[1].cout[0] (adder)                                0.026     5.242
$mul~1-add1-11[1].cin[0] (adder)                                 0.000     5.242
$mul~1-add1-11[1].cout[0] (adder)                                0.026     5.267
$mul~1-add1-12[1].cin[0] (adder)                                 0.000     5.267
$mul~1-add1-12[1].cout[0] (adder)                                0.026     5.293
$mul~1-add1-13[1].cin[0] (adder)                                 0.000     5.293
$mul~1-add1-13[1].cout[0] (adder)                                0.026     5.318
$mul~1-add1-14[1].cin[0] (adder)                                 0.000     5.318
$mul~1-add1-14[1].cout[0] (adder)                                0.026     5.344
$mul~1-add1-15[1].cin[0] (adder)                                 0.000     5.344
$mul~1-add1-15[1].cout[0] (adder)                                0.026     5.369
$mul~1-add1-16[1].cin[0] (adder)                                 0.000     5.369
$mul~1-add1-16[1].cout[0] (adder)                                0.026     5.395
$mul~1-add1-17[1].cin[0] (adder)                                 0.000     5.395
$mul~1-add1-17[1].cout[0] (adder)                                0.026     5.421
$mul~1-add1-18[1].cin[0] (adder)                                 0.000     5.421
$mul~1-add1-18[1].cout[0] (adder)                                0.026     5.446
$mul~1-add1-19[1].cin[0] (adder)                                 0.000     5.446
$mul~1-add1-19[1].cout[0] (adder)                                0.026     5.472
$mul~1-add1-20[1].cin[0] (adder)                                 0.018     5.490
$mul~1-add1-20[1].cout[0] (adder)                                0.026     5.516
$mul~1-add1-21[1].cin[0] (adder)                                 0.000     5.516
$mul~1-add1-21[1].cout[0] (adder)                                0.026     5.541
$mul~1-add1-22[1].cin[0] (adder)                                 0.000     5.541
$mul~1-add1-22[1].cout[0] (adder)                                0.026     5.567
$mul~1-add1-23[1].cin[0] (adder)                                 0.000     5.567
$mul~1-add1-23[1].cout[0] (adder)                                0.026     5.592
$mul~1-add1-24[1].cin[0] (adder)                                 0.000     5.592
$mul~1-add1-24[1].cout[0] (adder)                                0.026     5.618
$mul~1-add1-25[1].cin[0] (adder)                                 0.000     5.618
$mul~1-add1-25[1].cout[0] (adder)                                0.026     5.644
$mul~1-add1-26[1].cin[0] (adder)                                 0.000     5.644
$mul~1-add1-26[1].cout[0] (adder)                                0.026     5.669
$mul~1-add1-27[1].cin[0] (adder)                                 0.000     5.669
$mul~1-add1-27[1].cout[0] (adder)                                0.026     5.695
$mul~1-add1-28[1].cin[0] (adder)                                 0.000     5.695
$mul~1-add1-28[1].cout[0] (adder)                                0.026     5.720
$mul~1-add1-29[1].cin[0] (adder)                                 0.000     5.720
$mul~1-add1-29[1].cout[0] (adder)                                0.026     5.746
$mul~1-add1-30[1].cin[0] (adder)                                 0.000     5.746
$mul~1-add1-30[1].cout[0] (adder)                                0.026     5.771
$mul~1-add1-31[1].cin[0] (adder)                                 0.000     5.771
$mul~1-add1-31[1].cout[0] (adder)                                0.026     5.797
$mul~1-add1-32[1].cin[0] (adder)                                 0.000     5.797
$mul~1-add1-32[1].cout[0] (adder)                                0.026     5.822
$mul~1-add1-33[1].cin[0] (adder)                                 0.000     5.822
$mul~1-add1-33[1].sumout[0] (adder)                              0.035     5.858
n1117.in[1] (.names)                                             0.660     6.518
n1117.out[0] (.names)                                            0.153     6.672
$sdff~0^Q~59.D[0] (.latch)                                       0.019     6.690
data arrival time                                                          6.690

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~59.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.690
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.667


#Path 3
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~58.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].sumout[0] (adder)                               0.069     4.298
$mul~1-add1-6[1].a[0] (adder)                                    0.792     5.090
$mul~1-add1-6[1].cout[0] (adder)                                 0.049     5.139
$mul~1-add1-7[1].cin[0] (adder)                                  0.000     5.139
$mul~1-add1-7[1].cout[0] (adder)                                 0.026     5.165
$mul~1-add1-8[1].cin[0] (adder)                                  0.000     5.165
$mul~1-add1-8[1].cout[0] (adder)                                 0.026     5.191
$mul~1-add1-9[1].cin[0] (adder)                                  0.000     5.191
$mul~1-add1-9[1].cout[0] (adder)                                 0.026     5.216
$mul~1-add1-10[1].cin[0] (adder)                                 0.000     5.216
$mul~1-add1-10[1].cout[0] (adder)                                0.026     5.242
$mul~1-add1-11[1].cin[0] (adder)                                 0.000     5.242
$mul~1-add1-11[1].cout[0] (adder)                                0.026     5.267
$mul~1-add1-12[1].cin[0] (adder)                                 0.000     5.267
$mul~1-add1-12[1].cout[0] (adder)                                0.026     5.293
$mul~1-add1-13[1].cin[0] (adder)                                 0.000     5.293
$mul~1-add1-13[1].cout[0] (adder)                                0.026     5.318
$mul~1-add1-14[1].cin[0] (adder)                                 0.000     5.318
$mul~1-add1-14[1].cout[0] (adder)                                0.026     5.344
$mul~1-add1-15[1].cin[0] (adder)                                 0.000     5.344
$mul~1-add1-15[1].cout[0] (adder)                                0.026     5.369
$mul~1-add1-16[1].cin[0] (adder)                                 0.000     5.369
$mul~1-add1-16[1].cout[0] (adder)                                0.026     5.395
$mul~1-add1-17[1].cin[0] (adder)                                 0.000     5.395
$mul~1-add1-17[1].cout[0] (adder)                                0.026     5.421
$mul~1-add1-18[1].cin[0] (adder)                                 0.000     5.421
$mul~1-add1-18[1].cout[0] (adder)                                0.026     5.446
$mul~1-add1-19[1].cin[0] (adder)                                 0.000     5.446
$mul~1-add1-19[1].cout[0] (adder)                                0.026     5.472
$mul~1-add1-20[1].cin[0] (adder)                                 0.018     5.490
$mul~1-add1-20[1].cout[0] (adder)                                0.026     5.516
$mul~1-add1-21[1].cin[0] (adder)                                 0.000     5.516
$mul~1-add1-21[1].cout[0] (adder)                                0.026     5.541
$mul~1-add1-22[1].cin[0] (adder)                                 0.000     5.541
$mul~1-add1-22[1].cout[0] (adder)                                0.026     5.567
$mul~1-add1-23[1].cin[0] (adder)                                 0.000     5.567
$mul~1-add1-23[1].cout[0] (adder)                                0.026     5.592
$mul~1-add1-24[1].cin[0] (adder)                                 0.000     5.592
$mul~1-add1-24[1].cout[0] (adder)                                0.026     5.618
$mul~1-add1-25[1].cin[0] (adder)                                 0.000     5.618
$mul~1-add1-25[1].cout[0] (adder)                                0.026     5.644
$mul~1-add1-26[1].cin[0] (adder)                                 0.000     5.644
$mul~1-add1-26[1].cout[0] (adder)                                0.026     5.669
$mul~1-add1-27[1].cin[0] (adder)                                 0.000     5.669
$mul~1-add1-27[1].cout[0] (adder)                                0.026     5.695
$mul~1-add1-28[1].cin[0] (adder)                                 0.000     5.695
$mul~1-add1-28[1].cout[0] (adder)                                0.026     5.720
$mul~1-add1-29[1].cin[0] (adder)                                 0.000     5.720
$mul~1-add1-29[1].cout[0] (adder)                                0.026     5.746
$mul~1-add1-30[1].cin[0] (adder)                                 0.000     5.746
$mul~1-add1-30[1].cout[0] (adder)                                0.026     5.771
$mul~1-add1-31[1].cin[0] (adder)                                 0.000     5.771
$mul~1-add1-31[1].cout[0] (adder)                                0.026     5.797
$mul~1-add1-32[1].cin[0] (adder)                                 0.000     5.797
$mul~1-add1-32[1].sumout[0] (adder)                              0.035     5.832
n1112.in[1] (.names)                                             0.660     6.493
n1112.out[0] (.names)                                            0.153     6.646
$sdff~0^Q~58.D[0] (.latch)                                       0.019     6.665
data arrival time                                                          6.665

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~58.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.665
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.641


#Path 4
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~64.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].sumout[0] (adder)                               0.069     4.298
$mul~1-add1-6[1].a[0] (adder)                                    0.792     5.090
$mul~1-add1-6[1].cout[0] (adder)                                 0.049     5.139
$mul~1-add1-7[1].cin[0] (adder)                                  0.000     5.139
$mul~1-add1-7[1].cout[0] (adder)                                 0.026     5.165
$mul~1-add1-8[1].cin[0] (adder)                                  0.000     5.165
$mul~1-add1-8[1].cout[0] (adder)                                 0.026     5.191
$mul~1-add1-9[1].cin[0] (adder)                                  0.000     5.191
$mul~1-add1-9[1].cout[0] (adder)                                 0.026     5.216
$mul~1-add1-10[1].cin[0] (adder)                                 0.000     5.216
$mul~1-add1-10[1].cout[0] (adder)                                0.026     5.242
$mul~1-add1-11[1].cin[0] (adder)                                 0.000     5.242
$mul~1-add1-11[1].cout[0] (adder)                                0.026     5.267
$mul~1-add1-12[1].cin[0] (adder)                                 0.000     5.267
$mul~1-add1-12[1].cout[0] (adder)                                0.026     5.293
$mul~1-add1-13[1].cin[0] (adder)                                 0.000     5.293
$mul~1-add1-13[1].cout[0] (adder)                                0.026     5.318
$mul~1-add1-14[1].cin[0] (adder)                                 0.000     5.318
$mul~1-add1-14[1].cout[0] (adder)                                0.026     5.344
$mul~1-add1-15[1].cin[0] (adder)                                 0.000     5.344
$mul~1-add1-15[1].cout[0] (adder)                                0.026     5.369
$mul~1-add1-16[1].cin[0] (adder)                                 0.000     5.369
$mul~1-add1-16[1].cout[0] (adder)                                0.026     5.395
$mul~1-add1-17[1].cin[0] (adder)                                 0.000     5.395
$mul~1-add1-17[1].cout[0] (adder)                                0.026     5.421
$mul~1-add1-18[1].cin[0] (adder)                                 0.000     5.421
$mul~1-add1-18[1].cout[0] (adder)                                0.026     5.446
$mul~1-add1-19[1].cin[0] (adder)                                 0.000     5.446
$mul~1-add1-19[1].cout[0] (adder)                                0.026     5.472
$mul~1-add1-20[1].cin[0] (adder)                                 0.018     5.490
$mul~1-add1-20[1].cout[0] (adder)                                0.026     5.516
$mul~1-add1-21[1].cin[0] (adder)                                 0.000     5.516
$mul~1-add1-21[1].cout[0] (adder)                                0.026     5.541
$mul~1-add1-22[1].cin[0] (adder)                                 0.000     5.541
$mul~1-add1-22[1].cout[0] (adder)                                0.026     5.567
$mul~1-add1-23[1].cin[0] (adder)                                 0.000     5.567
$mul~1-add1-23[1].cout[0] (adder)                                0.026     5.592
$mul~1-add1-24[1].cin[0] (adder)                                 0.000     5.592
$mul~1-add1-24[1].cout[0] (adder)                                0.026     5.618
$mul~1-add1-25[1].cin[0] (adder)                                 0.000     5.618
$mul~1-add1-25[1].cout[0] (adder)                                0.026     5.644
$mul~1-add1-26[1].cin[0] (adder)                                 0.000     5.644
$mul~1-add1-26[1].cout[0] (adder)                                0.026     5.669
$mul~1-add1-27[1].cin[0] (adder)                                 0.000     5.669
$mul~1-add1-27[1].cout[0] (adder)                                0.026     5.695
$mul~1-add1-28[1].cin[0] (adder)                                 0.000     5.695
$mul~1-add1-28[1].cout[0] (adder)                                0.026     5.720
$mul~1-add1-29[1].cin[0] (adder)                                 0.000     5.720
$mul~1-add1-29[1].cout[0] (adder)                                0.026     5.746
$mul~1-add1-30[1].cin[0] (adder)                                 0.000     5.746
$mul~1-add1-30[1].cout[0] (adder)                                0.026     5.771
$mul~1-add1-31[1].cin[0] (adder)                                 0.000     5.771
$mul~1-add1-31[1].cout[0] (adder)                                0.026     5.797
$mul~1-add1-32[1].cin[0] (adder)                                 0.000     5.797
$mul~1-add1-32[1].cout[0] (adder)                                0.026     5.822
$mul~1-add1-33[1].cin[0] (adder)                                 0.000     5.822
$mul~1-add1-33[1].cout[0] (adder)                                0.026     5.848
$mul~1-add1-34[1].cin[0] (adder)                                 0.000     5.848
$mul~1-add1-34[1].cout[0] (adder)                                0.026     5.874
$mul~1-add1-35[1].cin[0] (adder)                                 0.000     5.874
$mul~1-add1-35[1].cout[0] (adder)                                0.026     5.899
$mul~1-add1-36[1].cin[0] (adder)                                 0.000     5.899
$mul~1-add1-36[1].cout[0] (adder)                                0.026     5.925
$mul~1-add1-37[1].cin[0] (adder)                                 0.000     5.925
$mul~1-add1-37[1].cout[0] (adder)                                0.026     5.950
$mul~1-add1-38[1].cin[0] (adder)                                 0.000     5.950
$mul~1-add1-38[1].sumout[0] (adder)                              0.035     5.986
n1142.in[1] (.names)                                             0.452     6.438
n1142.out[0] (.names)                                            0.153     6.591
$sdff~0^Q~64.D[0] (.latch)                                       0.019     6.610
data arrival time                                                          6.610

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~64.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.610
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.587


#Path 5
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~63.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].sumout[0] (adder)                               0.069     4.298
$mul~1-add1-6[1].a[0] (adder)                                    0.792     5.090
$mul~1-add1-6[1].cout[0] (adder)                                 0.049     5.139
$mul~1-add1-7[1].cin[0] (adder)                                  0.000     5.139
$mul~1-add1-7[1].cout[0] (adder)                                 0.026     5.165
$mul~1-add1-8[1].cin[0] (adder)                                  0.000     5.165
$mul~1-add1-8[1].cout[0] (adder)                                 0.026     5.191
$mul~1-add1-9[1].cin[0] (adder)                                  0.000     5.191
$mul~1-add1-9[1].cout[0] (adder)                                 0.026     5.216
$mul~1-add1-10[1].cin[0] (adder)                                 0.000     5.216
$mul~1-add1-10[1].cout[0] (adder)                                0.026     5.242
$mul~1-add1-11[1].cin[0] (adder)                                 0.000     5.242
$mul~1-add1-11[1].cout[0] (adder)                                0.026     5.267
$mul~1-add1-12[1].cin[0] (adder)                                 0.000     5.267
$mul~1-add1-12[1].cout[0] (adder)                                0.026     5.293
$mul~1-add1-13[1].cin[0] (adder)                                 0.000     5.293
$mul~1-add1-13[1].cout[0] (adder)                                0.026     5.318
$mul~1-add1-14[1].cin[0] (adder)                                 0.000     5.318
$mul~1-add1-14[1].cout[0] (adder)                                0.026     5.344
$mul~1-add1-15[1].cin[0] (adder)                                 0.000     5.344
$mul~1-add1-15[1].cout[0] (adder)                                0.026     5.369
$mul~1-add1-16[1].cin[0] (adder)                                 0.000     5.369
$mul~1-add1-16[1].cout[0] (adder)                                0.026     5.395
$mul~1-add1-17[1].cin[0] (adder)                                 0.000     5.395
$mul~1-add1-17[1].cout[0] (adder)                                0.026     5.421
$mul~1-add1-18[1].cin[0] (adder)                                 0.000     5.421
$mul~1-add1-18[1].cout[0] (adder)                                0.026     5.446
$mul~1-add1-19[1].cin[0] (adder)                                 0.000     5.446
$mul~1-add1-19[1].cout[0] (adder)                                0.026     5.472
$mul~1-add1-20[1].cin[0] (adder)                                 0.018     5.490
$mul~1-add1-20[1].cout[0] (adder)                                0.026     5.516
$mul~1-add1-21[1].cin[0] (adder)                                 0.000     5.516
$mul~1-add1-21[1].cout[0] (adder)                                0.026     5.541
$mul~1-add1-22[1].cin[0] (adder)                                 0.000     5.541
$mul~1-add1-22[1].cout[0] (adder)                                0.026     5.567
$mul~1-add1-23[1].cin[0] (adder)                                 0.000     5.567
$mul~1-add1-23[1].cout[0] (adder)                                0.026     5.592
$mul~1-add1-24[1].cin[0] (adder)                                 0.000     5.592
$mul~1-add1-24[1].cout[0] (adder)                                0.026     5.618
$mul~1-add1-25[1].cin[0] (adder)                                 0.000     5.618
$mul~1-add1-25[1].cout[0] (adder)                                0.026     5.644
$mul~1-add1-26[1].cin[0] (adder)                                 0.000     5.644
$mul~1-add1-26[1].cout[0] (adder)                                0.026     5.669
$mul~1-add1-27[1].cin[0] (adder)                                 0.000     5.669
$mul~1-add1-27[1].cout[0] (adder)                                0.026     5.695
$mul~1-add1-28[1].cin[0] (adder)                                 0.000     5.695
$mul~1-add1-28[1].cout[0] (adder)                                0.026     5.720
$mul~1-add1-29[1].cin[0] (adder)                                 0.000     5.720
$mul~1-add1-29[1].cout[0] (adder)                                0.026     5.746
$mul~1-add1-30[1].cin[0] (adder)                                 0.000     5.746
$mul~1-add1-30[1].cout[0] (adder)                                0.026     5.771
$mul~1-add1-31[1].cin[0] (adder)                                 0.000     5.771
$mul~1-add1-31[1].cout[0] (adder)                                0.026     5.797
$mul~1-add1-32[1].cin[0] (adder)                                 0.000     5.797
$mul~1-add1-32[1].cout[0] (adder)                                0.026     5.822
$mul~1-add1-33[1].cin[0] (adder)                                 0.000     5.822
$mul~1-add1-33[1].cout[0] (adder)                                0.026     5.848
$mul~1-add1-34[1].cin[0] (adder)                                 0.000     5.848
$mul~1-add1-34[1].cout[0] (adder)                                0.026     5.874
$mul~1-add1-35[1].cin[0] (adder)                                 0.000     5.874
$mul~1-add1-35[1].cout[0] (adder)                                0.026     5.899
$mul~1-add1-36[1].cin[0] (adder)                                 0.000     5.899
$mul~1-add1-36[1].cout[0] (adder)                                0.026     5.925
$mul~1-add1-37[1].cin[0] (adder)                                 0.000     5.925
$mul~1-add1-37[1].sumout[0] (adder)                              0.035     5.960
n1137.in[1] (.names)                                             0.452     6.413
n1137.out[0] (.names)                                            0.153     6.566
$sdff~0^Q~63.D[0] (.latch)                                       0.019     6.585
data arrival time                                                          6.585

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~63.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.585
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.561


#Path 6
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~62.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].cout[0] (adder)                                 0.049     4.279
$mul~1-add0-7[1].cin[0] (adder)                                  0.000     4.279
$mul~1-add0-7[1].cout[0] (adder)                                 0.026     4.304
$mul~1-add0-8[1].cin[0] (adder)                                  0.000     4.304
$mul~1-add0-8[1].cout[0] (adder)                                 0.026     4.330
$mul~1-add0-9[1].cin[0] (adder)                                  0.000     4.330
$mul~1-add0-9[1].cout[0] (adder)                                 0.026     4.355
$mul~1-add0-10[1].cin[0] (adder)                                 0.000     4.355
$mul~1-add0-10[1].cout[0] (adder)                                0.026     4.381
$mul~1-add0-11[1].cin[0] (adder)                                 0.000     4.381
$mul~1-add0-11[1].cout[0] (adder)                                0.026     4.406
$mul~1-add0-12[1].cin[0] (adder)                                 0.000     4.406
$mul~1-add0-12[1].cout[0] (adder)                                0.026     4.432
$mul~1-add0-13[1].cin[0] (adder)                                 0.000     4.432
$mul~1-add0-13[1].cout[0] (adder)                                0.026     4.457
$mul~1-add0-14[1].cin[0] (adder)                                 0.000     4.457
$mul~1-add0-14[1].cout[0] (adder)                                0.026     4.483
$mul~1-add0-15[1].cin[0] (adder)                                 0.000     4.483
$mul~1-add0-15[1].cout[0] (adder)                                0.026     4.509
$mul~1-add0-16[1].cin[0] (adder)                                 0.000     4.509
$mul~1-add0-16[1].cout[0] (adder)                                0.026     4.534
$mul~1-add0-17[1].cin[0] (adder)                                 0.000     4.534
$mul~1-add0-17[1].cout[0] (adder)                                0.026     4.560
$mul~1-add0-18[1].cin[0] (adder)                                 0.000     4.560
$mul~1-add0-18[1].cout[0] (adder)                                0.026     4.585
$mul~1-add0-19[1].cin[0] (adder)                                 0.000     4.585
$mul~1-add0-19[1].cout[0] (adder)                                0.026     4.611
$mul~1-add0-20[1].cin[0] (adder)                                 0.018     4.629
$mul~1-add0-20[1].cout[0] (adder)                                0.026     4.655
$mul~1-add0-21[1].cin[0] (adder)                                 0.000     4.655
$mul~1-add0-21[1].cout[0] (adder)                                0.026     4.680
$mul~1-add0-22[1].cin[0] (adder)                                 0.000     4.680
$mul~1-add0-22[1].cout[0] (adder)                                0.026     4.706
$mul~1-add0-23[1].cin[0] (adder)                                 0.000     4.706
$mul~1-add0-23[1].cout[0] (adder)                                0.026     4.732
$mul~1-add0-24[1].cin[0] (adder)                                 0.000     4.732
$mul~1-add0-24[1].cout[0] (adder)                                0.026     4.757
$mul~1-add0-25[1].cin[0] (adder)                                 0.000     4.757
$mul~1-add0-25[1].cout[0] (adder)                                0.026     4.783
$mul~1-add0-26[1].cin[0] (adder)                                 0.000     4.783
$mul~1-add0-26[1].cout[0] (adder)                                0.026     4.808
$mul~1-add0-27[1].cin[0] (adder)                                 0.000     4.808
$mul~1-add0-27[1].cout[0] (adder)                                0.026     4.834
$mul~1-add0-28[1].cin[0] (adder)                                 0.000     4.834
$mul~1-add0-28[1].cout[0] (adder)                                0.026     4.859
$mul~1-add0-29[1].cin[0] (adder)                                 0.000     4.859
$mul~1-add0-29[1].cout[0] (adder)                                0.026     4.885
$mul~1-add0-30[1].cin[0] (adder)                                 0.000     4.885
$mul~1-add0-30[1].cout[0] (adder)                                0.026     4.910
$mul~1-add0-31[1].cin[0] (adder)                                 0.000     4.910
$mul~1-add0-31[1].cout[0] (adder)                                0.026     4.936
$mul~1-add0-32[1].cin[0] (adder)                                 0.000     4.936
$mul~1-add0-32[1].cout[0] (adder)                                0.026     4.962
$mul~1-add0-33[1].cin[0] (adder)                                 0.000     4.962
$mul~1-add0-33[1].cout[0] (adder)                                0.026     4.987
$mul~1-add0-34[1].cin[0] (adder)                                 0.000     4.987
$mul~1-add0-34[1].cout[0] (adder)                                0.026     5.013
$mul~1-add0-35[1].cin[0] (adder)                                 0.000     5.013
$mul~1-add0-35[1].cout[0] (adder)                                0.026     5.038
$mul~1-add0-36[1].cin[0] (adder)                                 0.000     5.038
$mul~1-add0-36[1].sumout[0] (adder)                              0.035     5.074
$mul~1-add1-36[1].a[0] (adder)                                   0.792     5.866
$mul~1-add1-36[1].sumout[0] (adder)                              0.069     5.935
n1132.in[1] (.names)                                             0.452     6.387
n1132.out[0] (.names)                                            0.153     6.540
$sdff~0^Q~62.D[0] (.latch)                                       0.019     6.559
data arrival time                                                          6.559

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~62.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.559
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.536


#Path 7
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~61.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].cout[0] (adder)                                 0.049     4.279
$mul~1-add0-7[1].cin[0] (adder)                                  0.000     4.279
$mul~1-add0-7[1].cout[0] (adder)                                 0.026     4.304
$mul~1-add0-8[1].cin[0] (adder)                                  0.000     4.304
$mul~1-add0-8[1].cout[0] (adder)                                 0.026     4.330
$mul~1-add0-9[1].cin[0] (adder)                                  0.000     4.330
$mul~1-add0-9[1].cout[0] (adder)                                 0.026     4.355
$mul~1-add0-10[1].cin[0] (adder)                                 0.000     4.355
$mul~1-add0-10[1].cout[0] (adder)                                0.026     4.381
$mul~1-add0-11[1].cin[0] (adder)                                 0.000     4.381
$mul~1-add0-11[1].cout[0] (adder)                                0.026     4.406
$mul~1-add0-12[1].cin[0] (adder)                                 0.000     4.406
$mul~1-add0-12[1].cout[0] (adder)                                0.026     4.432
$mul~1-add0-13[1].cin[0] (adder)                                 0.000     4.432
$mul~1-add0-13[1].cout[0] (adder)                                0.026     4.457
$mul~1-add0-14[1].cin[0] (adder)                                 0.000     4.457
$mul~1-add0-14[1].cout[0] (adder)                                0.026     4.483
$mul~1-add0-15[1].cin[0] (adder)                                 0.000     4.483
$mul~1-add0-15[1].cout[0] (adder)                                0.026     4.509
$mul~1-add0-16[1].cin[0] (adder)                                 0.000     4.509
$mul~1-add0-16[1].cout[0] (adder)                                0.026     4.534
$mul~1-add0-17[1].cin[0] (adder)                                 0.000     4.534
$mul~1-add0-17[1].cout[0] (adder)                                0.026     4.560
$mul~1-add0-18[1].cin[0] (adder)                                 0.000     4.560
$mul~1-add0-18[1].cout[0] (adder)                                0.026     4.585
$mul~1-add0-19[1].cin[0] (adder)                                 0.000     4.585
$mul~1-add0-19[1].cout[0] (adder)                                0.026     4.611
$mul~1-add0-20[1].cin[0] (adder)                                 0.018     4.629
$mul~1-add0-20[1].cout[0] (adder)                                0.026     4.655
$mul~1-add0-21[1].cin[0] (adder)                                 0.000     4.655
$mul~1-add0-21[1].cout[0] (adder)                                0.026     4.680
$mul~1-add0-22[1].cin[0] (adder)                                 0.000     4.680
$mul~1-add0-22[1].cout[0] (adder)                                0.026     4.706
$mul~1-add0-23[1].cin[0] (adder)                                 0.000     4.706
$mul~1-add0-23[1].cout[0] (adder)                                0.026     4.732
$mul~1-add0-24[1].cin[0] (adder)                                 0.000     4.732
$mul~1-add0-24[1].cout[0] (adder)                                0.026     4.757
$mul~1-add0-25[1].cin[0] (adder)                                 0.000     4.757
$mul~1-add0-25[1].cout[0] (adder)                                0.026     4.783
$mul~1-add0-26[1].cin[0] (adder)                                 0.000     4.783
$mul~1-add0-26[1].cout[0] (adder)                                0.026     4.808
$mul~1-add0-27[1].cin[0] (adder)                                 0.000     4.808
$mul~1-add0-27[1].cout[0] (adder)                                0.026     4.834
$mul~1-add0-28[1].cin[0] (adder)                                 0.000     4.834
$mul~1-add0-28[1].cout[0] (adder)                                0.026     4.859
$mul~1-add0-29[1].cin[0] (adder)                                 0.000     4.859
$mul~1-add0-29[1].cout[0] (adder)                                0.026     4.885
$mul~1-add0-30[1].cin[0] (adder)                                 0.000     4.885
$mul~1-add0-30[1].cout[0] (adder)                                0.026     4.910
$mul~1-add0-31[1].cin[0] (adder)                                 0.000     4.910
$mul~1-add0-31[1].cout[0] (adder)                                0.026     4.936
$mul~1-add0-32[1].cin[0] (adder)                                 0.000     4.936
$mul~1-add0-32[1].cout[0] (adder)                                0.026     4.962
$mul~1-add0-33[1].cin[0] (adder)                                 0.000     4.962
$mul~1-add0-33[1].cout[0] (adder)                                0.026     4.987
$mul~1-add0-34[1].cin[0] (adder)                                 0.000     4.987
$mul~1-add0-34[1].cout[0] (adder)                                0.026     5.013
$mul~1-add0-35[1].cin[0] (adder)                                 0.000     5.013
$mul~1-add0-35[1].sumout[0] (adder)                              0.035     5.048
$mul~1-add1-35[1].a[0] (adder)                                   0.792     5.840
$mul~1-add1-35[1].sumout[0] (adder)                              0.069     5.909
n1127.in[1] (.names)                                             0.452     6.361
n1127.out[0] (.names)                                            0.153     6.515
$sdff~0^Q~61.D[0] (.latch)                                       0.019     6.534
data arrival time                                                          6.534

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~61.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.534
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.510


#Path 8
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~60.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].cout[0] (adder)                                 0.049     4.279
$mul~1-add0-7[1].cin[0] (adder)                                  0.000     4.279
$mul~1-add0-7[1].cout[0] (adder)                                 0.026     4.304
$mul~1-add0-8[1].cin[0] (adder)                                  0.000     4.304
$mul~1-add0-8[1].cout[0] (adder)                                 0.026     4.330
$mul~1-add0-9[1].cin[0] (adder)                                  0.000     4.330
$mul~1-add0-9[1].cout[0] (adder)                                 0.026     4.355
$mul~1-add0-10[1].cin[0] (adder)                                 0.000     4.355
$mul~1-add0-10[1].cout[0] (adder)                                0.026     4.381
$mul~1-add0-11[1].cin[0] (adder)                                 0.000     4.381
$mul~1-add0-11[1].cout[0] (adder)                                0.026     4.406
$mul~1-add0-12[1].cin[0] (adder)                                 0.000     4.406
$mul~1-add0-12[1].cout[0] (adder)                                0.026     4.432
$mul~1-add0-13[1].cin[0] (adder)                                 0.000     4.432
$mul~1-add0-13[1].cout[0] (adder)                                0.026     4.457
$mul~1-add0-14[1].cin[0] (adder)                                 0.000     4.457
$mul~1-add0-14[1].cout[0] (adder)                                0.026     4.483
$mul~1-add0-15[1].cin[0] (adder)                                 0.000     4.483
$mul~1-add0-15[1].cout[0] (adder)                                0.026     4.509
$mul~1-add0-16[1].cin[0] (adder)                                 0.000     4.509
$mul~1-add0-16[1].cout[0] (adder)                                0.026     4.534
$mul~1-add0-17[1].cin[0] (adder)                                 0.000     4.534
$mul~1-add0-17[1].cout[0] (adder)                                0.026     4.560
$mul~1-add0-18[1].cin[0] (adder)                                 0.000     4.560
$mul~1-add0-18[1].cout[0] (adder)                                0.026     4.585
$mul~1-add0-19[1].cin[0] (adder)                                 0.000     4.585
$mul~1-add0-19[1].cout[0] (adder)                                0.026     4.611
$mul~1-add0-20[1].cin[0] (adder)                                 0.018     4.629
$mul~1-add0-20[1].cout[0] (adder)                                0.026     4.655
$mul~1-add0-21[1].cin[0] (adder)                                 0.000     4.655
$mul~1-add0-21[1].cout[0] (adder)                                0.026     4.680
$mul~1-add0-22[1].cin[0] (adder)                                 0.000     4.680
$mul~1-add0-22[1].cout[0] (adder)                                0.026     4.706
$mul~1-add0-23[1].cin[0] (adder)                                 0.000     4.706
$mul~1-add0-23[1].cout[0] (adder)                                0.026     4.732
$mul~1-add0-24[1].cin[0] (adder)                                 0.000     4.732
$mul~1-add0-24[1].cout[0] (adder)                                0.026     4.757
$mul~1-add0-25[1].cin[0] (adder)                                 0.000     4.757
$mul~1-add0-25[1].cout[0] (adder)                                0.026     4.783
$mul~1-add0-26[1].cin[0] (adder)                                 0.000     4.783
$mul~1-add0-26[1].cout[0] (adder)                                0.026     4.808
$mul~1-add0-27[1].cin[0] (adder)                                 0.000     4.808
$mul~1-add0-27[1].cout[0] (adder)                                0.026     4.834
$mul~1-add0-28[1].cin[0] (adder)                                 0.000     4.834
$mul~1-add0-28[1].cout[0] (adder)                                0.026     4.859
$mul~1-add0-29[1].cin[0] (adder)                                 0.000     4.859
$mul~1-add0-29[1].cout[0] (adder)                                0.026     4.885
$mul~1-add0-30[1].cin[0] (adder)                                 0.000     4.885
$mul~1-add0-30[1].cout[0] (adder)                                0.026     4.910
$mul~1-add0-31[1].cin[0] (adder)                                 0.000     4.910
$mul~1-add0-31[1].cout[0] (adder)                                0.026     4.936
$mul~1-add0-32[1].cin[0] (adder)                                 0.000     4.936
$mul~1-add0-32[1].cout[0] (adder)                                0.026     4.962
$mul~1-add0-33[1].cin[0] (adder)                                 0.000     4.962
$mul~1-add0-33[1].cout[0] (adder)                                0.026     4.987
$mul~1-add0-34[1].cin[0] (adder)                                 0.000     4.987
$mul~1-add0-34[1].sumout[0] (adder)                              0.035     5.023
$mul~1-add1-34[1].a[0] (adder)                                   0.792     5.815
$mul~1-add1-34[1].sumout[0] (adder)                              0.069     5.883
n1122.in[1] (.names)                                             0.452     6.336
n1122.out[0] (.names)                                            0.153     6.489
$sdff~0^Q~60.D[0] (.latch)                                       0.019     6.508
data arrival time                                                          6.508

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~60.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.508
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.485


#Path 9
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~71.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].sumout[0] (adder)                               0.069     4.298
$mul~1-add1-6[1].a[0] (adder)                                    0.792     5.090
$mul~1-add1-6[1].cout[0] (adder)                                 0.049     5.139
$mul~1-add1-7[1].cin[0] (adder)                                  0.000     5.139
$mul~1-add1-7[1].cout[0] (adder)                                 0.026     5.165
$mul~1-add1-8[1].cin[0] (adder)                                  0.000     5.165
$mul~1-add1-8[1].cout[0] (adder)                                 0.026     5.191
$mul~1-add1-9[1].cin[0] (adder)                                  0.000     5.191
$mul~1-add1-9[1].cout[0] (adder)                                 0.026     5.216
$mul~1-add1-10[1].cin[0] (adder)                                 0.000     5.216
$mul~1-add1-10[1].cout[0] (adder)                                0.026     5.242
$mul~1-add1-11[1].cin[0] (adder)                                 0.000     5.242
$mul~1-add1-11[1].cout[0] (adder)                                0.026     5.267
$mul~1-add1-12[1].cin[0] (adder)                                 0.000     5.267
$mul~1-add1-12[1].cout[0] (adder)                                0.026     5.293
$mul~1-add1-13[1].cin[0] (adder)                                 0.000     5.293
$mul~1-add1-13[1].cout[0] (adder)                                0.026     5.318
$mul~1-add1-14[1].cin[0] (adder)                                 0.000     5.318
$mul~1-add1-14[1].cout[0] (adder)                                0.026     5.344
$mul~1-add1-15[1].cin[0] (adder)                                 0.000     5.344
$mul~1-add1-15[1].cout[0] (adder)                                0.026     5.369
$mul~1-add1-16[1].cin[0] (adder)                                 0.000     5.369
$mul~1-add1-16[1].cout[0] (adder)                                0.026     5.395
$mul~1-add1-17[1].cin[0] (adder)                                 0.000     5.395
$mul~1-add1-17[1].cout[0] (adder)                                0.026     5.421
$mul~1-add1-18[1].cin[0] (adder)                                 0.000     5.421
$mul~1-add1-18[1].cout[0] (adder)                                0.026     5.446
$mul~1-add1-19[1].cin[0] (adder)                                 0.000     5.446
$mul~1-add1-19[1].cout[0] (adder)                                0.026     5.472
$mul~1-add1-20[1].cin[0] (adder)                                 0.018     5.490
$mul~1-add1-20[1].cout[0] (adder)                                0.026     5.516
$mul~1-add1-21[1].cin[0] (adder)                                 0.000     5.516
$mul~1-add1-21[1].cout[0] (adder)                                0.026     5.541
$mul~1-add1-22[1].cin[0] (adder)                                 0.000     5.541
$mul~1-add1-22[1].cout[0] (adder)                                0.026     5.567
$mul~1-add1-23[1].cin[0] (adder)                                 0.000     5.567
$mul~1-add1-23[1].cout[0] (adder)                                0.026     5.592
$mul~1-add1-24[1].cin[0] (adder)                                 0.000     5.592
$mul~1-add1-24[1].cout[0] (adder)                                0.026     5.618
$mul~1-add1-25[1].cin[0] (adder)                                 0.000     5.618
$mul~1-add1-25[1].cout[0] (adder)                                0.026     5.644
$mul~1-add1-26[1].cin[0] (adder)                                 0.000     5.644
$mul~1-add1-26[1].cout[0] (adder)                                0.026     5.669
$mul~1-add1-27[1].cin[0] (adder)                                 0.000     5.669
$mul~1-add1-27[1].cout[0] (adder)                                0.026     5.695
$mul~1-add1-28[1].cin[0] (adder)                                 0.000     5.695
$mul~1-add1-28[1].cout[0] (adder)                                0.026     5.720
$mul~1-add1-29[1].cin[0] (adder)                                 0.000     5.720
$mul~1-add1-29[1].cout[0] (adder)                                0.026     5.746
$mul~1-add1-30[1].cin[0] (adder)                                 0.000     5.746
$mul~1-add1-30[1].cout[0] (adder)                                0.026     5.771
$mul~1-add1-31[1].cin[0] (adder)                                 0.000     5.771
$mul~1-add1-31[1].cout[0] (adder)                                0.026     5.797
$mul~1-add1-32[1].cin[0] (adder)                                 0.000     5.797
$mul~1-add1-32[1].cout[0] (adder)                                0.026     5.822
$mul~1-add1-33[1].cin[0] (adder)                                 0.000     5.822
$mul~1-add1-33[1].cout[0] (adder)                                0.026     5.848
$mul~1-add1-34[1].cin[0] (adder)                                 0.000     5.848
$mul~1-add1-34[1].cout[0] (adder)                                0.026     5.874
$mul~1-add1-35[1].cin[0] (adder)                                 0.000     5.874
$mul~1-add1-35[1].cout[0] (adder)                                0.026     5.899
$mul~1-add1-36[1].cin[0] (adder)                                 0.000     5.899
$mul~1-add1-36[1].cout[0] (adder)                                0.026     5.925
$mul~1-add1-37[1].cin[0] (adder)                                 0.000     5.925
$mul~1-add1-37[1].cout[0] (adder)                                0.026     5.950
$mul~1-add1-38[1].cin[0] (adder)                                 0.000     5.950
$mul~1-add1-38[1].cout[0] (adder)                                0.026     5.976
$mul~1-add1-39[1].cin[0] (adder)                                 0.000     5.976
$mul~1-add1-39[1].cout[0] (adder)                                0.026     6.001
$mul~1-add1-40[1].cin[0] (adder)                                 0.018     6.020
$mul~1-add1-40[1].cout[0] (adder)                                0.026     6.045
$mul~1-add1-41[1].cin[0] (adder)                                 0.000     6.045
$mul~1-add1-41[1].cout[0] (adder)                                0.026     6.071
$mul~1-add1-42[1].cin[0] (adder)                                 0.000     6.071
$mul~1-add1-42[1].cout[0] (adder)                                0.026     6.097
$mul~1-add1-43[1].cin[0] (adder)                                 0.000     6.097
$mul~1-add1-43[1].cout[0] (adder)                                0.026     6.122
$mul~1-add1-44[1].cin[0] (adder)                                 0.000     6.122
$mul~1-add1-44[1].cout[0] (adder)                                0.026     6.148
$mul~1-add1-45[1].cin[0] (adder)                                 0.000     6.148
$mul~1-add1-45[1].sumout[0] (adder)                              0.035     6.183
n1177.in[1] (.names)                                             0.115     6.298
n1177.out[0] (.names)                                            0.153     6.451
$sdff~0^Q~71.D[0] (.latch)                                       0.019     6.470
data arrival time                                                          6.470

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~71.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.470
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.446


#Path 10
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~70.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].sumout[0] (adder)                               0.069     4.298
$mul~1-add1-6[1].a[0] (adder)                                    0.792     5.090
$mul~1-add1-6[1].cout[0] (adder)                                 0.049     5.139
$mul~1-add1-7[1].cin[0] (adder)                                  0.000     5.139
$mul~1-add1-7[1].cout[0] (adder)                                 0.026     5.165
$mul~1-add1-8[1].cin[0] (adder)                                  0.000     5.165
$mul~1-add1-8[1].cout[0] (adder)                                 0.026     5.191
$mul~1-add1-9[1].cin[0] (adder)                                  0.000     5.191
$mul~1-add1-9[1].cout[0] (adder)                                 0.026     5.216
$mul~1-add1-10[1].cin[0] (adder)                                 0.000     5.216
$mul~1-add1-10[1].cout[0] (adder)                                0.026     5.242
$mul~1-add1-11[1].cin[0] (adder)                                 0.000     5.242
$mul~1-add1-11[1].cout[0] (adder)                                0.026     5.267
$mul~1-add1-12[1].cin[0] (adder)                                 0.000     5.267
$mul~1-add1-12[1].cout[0] (adder)                                0.026     5.293
$mul~1-add1-13[1].cin[0] (adder)                                 0.000     5.293
$mul~1-add1-13[1].cout[0] (adder)                                0.026     5.318
$mul~1-add1-14[1].cin[0] (adder)                                 0.000     5.318
$mul~1-add1-14[1].cout[0] (adder)                                0.026     5.344
$mul~1-add1-15[1].cin[0] (adder)                                 0.000     5.344
$mul~1-add1-15[1].cout[0] (adder)                                0.026     5.369
$mul~1-add1-16[1].cin[0] (adder)                                 0.000     5.369
$mul~1-add1-16[1].cout[0] (adder)                                0.026     5.395
$mul~1-add1-17[1].cin[0] (adder)                                 0.000     5.395
$mul~1-add1-17[1].cout[0] (adder)                                0.026     5.421
$mul~1-add1-18[1].cin[0] (adder)                                 0.000     5.421
$mul~1-add1-18[1].cout[0] (adder)                                0.026     5.446
$mul~1-add1-19[1].cin[0] (adder)                                 0.000     5.446
$mul~1-add1-19[1].cout[0] (adder)                                0.026     5.472
$mul~1-add1-20[1].cin[0] (adder)                                 0.018     5.490
$mul~1-add1-20[1].cout[0] (adder)                                0.026     5.516
$mul~1-add1-21[1].cin[0] (adder)                                 0.000     5.516
$mul~1-add1-21[1].cout[0] (adder)                                0.026     5.541
$mul~1-add1-22[1].cin[0] (adder)                                 0.000     5.541
$mul~1-add1-22[1].cout[0] (adder)                                0.026     5.567
$mul~1-add1-23[1].cin[0] (adder)                                 0.000     5.567
$mul~1-add1-23[1].cout[0] (adder)                                0.026     5.592
$mul~1-add1-24[1].cin[0] (adder)                                 0.000     5.592
$mul~1-add1-24[1].cout[0] (adder)                                0.026     5.618
$mul~1-add1-25[1].cin[0] (adder)                                 0.000     5.618
$mul~1-add1-25[1].cout[0] (adder)                                0.026     5.644
$mul~1-add1-26[1].cin[0] (adder)                                 0.000     5.644
$mul~1-add1-26[1].cout[0] (adder)                                0.026     5.669
$mul~1-add1-27[1].cin[0] (adder)                                 0.000     5.669
$mul~1-add1-27[1].cout[0] (adder)                                0.026     5.695
$mul~1-add1-28[1].cin[0] (adder)                                 0.000     5.695
$mul~1-add1-28[1].cout[0] (adder)                                0.026     5.720
$mul~1-add1-29[1].cin[0] (adder)                                 0.000     5.720
$mul~1-add1-29[1].cout[0] (adder)                                0.026     5.746
$mul~1-add1-30[1].cin[0] (adder)                                 0.000     5.746
$mul~1-add1-30[1].cout[0] (adder)                                0.026     5.771
$mul~1-add1-31[1].cin[0] (adder)                                 0.000     5.771
$mul~1-add1-31[1].cout[0] (adder)                                0.026     5.797
$mul~1-add1-32[1].cin[0] (adder)                                 0.000     5.797
$mul~1-add1-32[1].cout[0] (adder)                                0.026     5.822
$mul~1-add1-33[1].cin[0] (adder)                                 0.000     5.822
$mul~1-add1-33[1].cout[0] (adder)                                0.026     5.848
$mul~1-add1-34[1].cin[0] (adder)                                 0.000     5.848
$mul~1-add1-34[1].cout[0] (adder)                                0.026     5.874
$mul~1-add1-35[1].cin[0] (adder)                                 0.000     5.874
$mul~1-add1-35[1].cout[0] (adder)                                0.026     5.899
$mul~1-add1-36[1].cin[0] (adder)                                 0.000     5.899
$mul~1-add1-36[1].cout[0] (adder)                                0.026     5.925
$mul~1-add1-37[1].cin[0] (adder)                                 0.000     5.925
$mul~1-add1-37[1].cout[0] (adder)                                0.026     5.950
$mul~1-add1-38[1].cin[0] (adder)                                 0.000     5.950
$mul~1-add1-38[1].cout[0] (adder)                                0.026     5.976
$mul~1-add1-39[1].cin[0] (adder)                                 0.000     5.976
$mul~1-add1-39[1].cout[0] (adder)                                0.026     6.001
$mul~1-add1-40[1].cin[0] (adder)                                 0.018     6.020
$mul~1-add1-40[1].cout[0] (adder)                                0.026     6.045
$mul~1-add1-41[1].cin[0] (adder)                                 0.000     6.045
$mul~1-add1-41[1].cout[0] (adder)                                0.026     6.071
$mul~1-add1-42[1].cin[0] (adder)                                 0.000     6.071
$mul~1-add1-42[1].cout[0] (adder)                                0.026     6.097
$mul~1-add1-43[1].cin[0] (adder)                                 0.000     6.097
$mul~1-add1-43[1].cout[0] (adder)                                0.026     6.122
$mul~1-add1-44[1].cin[0] (adder)                                 0.000     6.122
$mul~1-add1-44[1].sumout[0] (adder)                              0.035     6.158
n1172.in[1] (.names)                                             0.115     6.272
n1172.out[0] (.names)                                            0.153     6.425
$sdff~0^Q~70.D[0] (.latch)                                       0.019     6.444
data arrival time                                                          6.444

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~70.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.444
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.421


#Path 11
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~49.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].cout[0] (adder)                                 0.049     4.279
$mul~1-add0-7[1].cin[0] (adder)                                  0.000     4.279
$mul~1-add0-7[1].cout[0] (adder)                                 0.026     4.304
$mul~1-add0-8[1].cin[0] (adder)                                  0.000     4.304
$mul~1-add0-8[1].cout[0] (adder)                                 0.026     4.330
$mul~1-add0-9[1].cin[0] (adder)                                  0.000     4.330
$mul~1-add0-9[1].cout[0] (adder)                                 0.026     4.355
$mul~1-add0-10[1].cin[0] (adder)                                 0.000     4.355
$mul~1-add0-10[1].cout[0] (adder)                                0.026     4.381
$mul~1-add0-11[1].cin[0] (adder)                                 0.000     4.381
$mul~1-add0-11[1].cout[0] (adder)                                0.026     4.406
$mul~1-add0-12[1].cin[0] (adder)                                 0.000     4.406
$mul~1-add0-12[1].cout[0] (adder)                                0.026     4.432
$mul~1-add0-13[1].cin[0] (adder)                                 0.000     4.432
$mul~1-add0-13[1].cout[0] (adder)                                0.026     4.457
$mul~1-add0-14[1].cin[0] (adder)                                 0.000     4.457
$mul~1-add0-14[1].cout[0] (adder)                                0.026     4.483
$mul~1-add0-15[1].cin[0] (adder)                                 0.000     4.483
$mul~1-add0-15[1].cout[0] (adder)                                0.026     4.509
$mul~1-add0-16[1].cin[0] (adder)                                 0.000     4.509
$mul~1-add0-16[1].cout[0] (adder)                                0.026     4.534
$mul~1-add0-17[1].cin[0] (adder)                                 0.000     4.534
$mul~1-add0-17[1].cout[0] (adder)                                0.026     4.560
$mul~1-add0-18[1].cin[0] (adder)                                 0.000     4.560
$mul~1-add0-18[1].cout[0] (adder)                                0.026     4.585
$mul~1-add0-19[1].cin[0] (adder)                                 0.000     4.585
$mul~1-add0-19[1].cout[0] (adder)                                0.026     4.611
$mul~1-add0-20[1].cin[0] (adder)                                 0.018     4.629
$mul~1-add0-20[1].cout[0] (adder)                                0.026     4.655
$mul~1-add0-21[1].cin[0] (adder)                                 0.000     4.655
$mul~1-add0-21[1].cout[0] (adder)                                0.026     4.680
$mul~1-add0-22[1].cin[0] (adder)                                 0.000     4.680
$mul~1-add0-22[1].cout[0] (adder)                                0.026     4.706
$mul~1-add0-23[1].cin[0] (adder)                                 0.000     4.706
$mul~1-add0-23[1].sumout[0] (adder)                              0.035     4.741
$mul~1-add1-23[1].a[0] (adder)                                   0.792     5.534
$mul~1-add1-23[1].sumout[0] (adder)                              0.069     5.602
n1067.in[1] (.names)                                             0.660     6.263
n1067.out[0] (.names)                                            0.153     6.416
$sdff~0^Q~49.D[0] (.latch)                                       0.019     6.435
data arrival time                                                          6.435

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~49.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.435
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.411


#Path 12
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~57.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].cout[0] (adder)                                 0.049     4.279
$mul~1-add0-7[1].cin[0] (adder)                                  0.000     4.279
$mul~1-add0-7[1].cout[0] (adder)                                 0.026     4.304
$mul~1-add0-8[1].cin[0] (adder)                                  0.000     4.304
$mul~1-add0-8[1].cout[0] (adder)                                 0.026     4.330
$mul~1-add0-9[1].cin[0] (adder)                                  0.000     4.330
$mul~1-add0-9[1].cout[0] (adder)                                 0.026     4.355
$mul~1-add0-10[1].cin[0] (adder)                                 0.000     4.355
$mul~1-add0-10[1].cout[0] (adder)                                0.026     4.381
$mul~1-add0-11[1].cin[0] (adder)                                 0.000     4.381
$mul~1-add0-11[1].cout[0] (adder)                                0.026     4.406
$mul~1-add0-12[1].cin[0] (adder)                                 0.000     4.406
$mul~1-add0-12[1].cout[0] (adder)                                0.026     4.432
$mul~1-add0-13[1].cin[0] (adder)                                 0.000     4.432
$mul~1-add0-13[1].cout[0] (adder)                                0.026     4.457
$mul~1-add0-14[1].cin[0] (adder)                                 0.000     4.457
$mul~1-add0-14[1].cout[0] (adder)                                0.026     4.483
$mul~1-add0-15[1].cin[0] (adder)                                 0.000     4.483
$mul~1-add0-15[1].cout[0] (adder)                                0.026     4.509
$mul~1-add0-16[1].cin[0] (adder)                                 0.000     4.509
$mul~1-add0-16[1].cout[0] (adder)                                0.026     4.534
$mul~1-add0-17[1].cin[0] (adder)                                 0.000     4.534
$mul~1-add0-17[1].cout[0] (adder)                                0.026     4.560
$mul~1-add0-18[1].cin[0] (adder)                                 0.000     4.560
$mul~1-add0-18[1].cout[0] (adder)                                0.026     4.585
$mul~1-add0-19[1].cin[0] (adder)                                 0.000     4.585
$mul~1-add0-19[1].cout[0] (adder)                                0.026     4.611
$mul~1-add0-20[1].cin[0] (adder)                                 0.018     4.629
$mul~1-add0-20[1].cout[0] (adder)                                0.026     4.655
$mul~1-add0-21[1].cin[0] (adder)                                 0.000     4.655
$mul~1-add0-21[1].cout[0] (adder)                                0.026     4.680
$mul~1-add0-22[1].cin[0] (adder)                                 0.000     4.680
$mul~1-add0-22[1].cout[0] (adder)                                0.026     4.706
$mul~1-add0-23[1].cin[0] (adder)                                 0.000     4.706
$mul~1-add0-23[1].cout[0] (adder)                                0.026     4.732
$mul~1-add0-24[1].cin[0] (adder)                                 0.000     4.732
$mul~1-add0-24[1].cout[0] (adder)                                0.026     4.757
$mul~1-add0-25[1].cin[0] (adder)                                 0.000     4.757
$mul~1-add0-25[1].cout[0] (adder)                                0.026     4.783
$mul~1-add0-26[1].cin[0] (adder)                                 0.000     4.783
$mul~1-add0-26[1].cout[0] (adder)                                0.026     4.808
$mul~1-add0-27[1].cin[0] (adder)                                 0.000     4.808
$mul~1-add0-27[1].cout[0] (adder)                                0.026     4.834
$mul~1-add0-28[1].cin[0] (adder)                                 0.000     4.834
$mul~1-add0-28[1].cout[0] (adder)                                0.026     4.859
$mul~1-add0-29[1].cin[0] (adder)                                 0.000     4.859
$mul~1-add0-29[1].cout[0] (adder)                                0.026     4.885
$mul~1-add0-30[1].cin[0] (adder)                                 0.000     4.885
$mul~1-add0-30[1].cout[0] (adder)                                0.026     4.910
$mul~1-add0-31[1].cin[0] (adder)                                 0.000     4.910
$mul~1-add0-31[1].sumout[0] (adder)                              0.035     4.946
$mul~1-add1-31[1].a[0] (adder)                                   0.792     5.738
$mul~1-add1-31[1].sumout[0] (adder)                              0.069     5.807
n1107.in[1] (.names)                                             0.452     6.259
n1107.out[0] (.names)                                            0.153     6.412
$sdff~0^Q~57.D[0] (.latch)                                       0.019     6.431
data arrival time                                                          6.431

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~57.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.431
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.408


#Path 13
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~69.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].sumout[0] (adder)                               0.069     4.298
$mul~1-add1-6[1].a[0] (adder)                                    0.792     5.090
$mul~1-add1-6[1].cout[0] (adder)                                 0.049     5.139
$mul~1-add1-7[1].cin[0] (adder)                                  0.000     5.139
$mul~1-add1-7[1].cout[0] (adder)                                 0.026     5.165
$mul~1-add1-8[1].cin[0] (adder)                                  0.000     5.165
$mul~1-add1-8[1].cout[0] (adder)                                 0.026     5.191
$mul~1-add1-9[1].cin[0] (adder)                                  0.000     5.191
$mul~1-add1-9[1].cout[0] (adder)                                 0.026     5.216
$mul~1-add1-10[1].cin[0] (adder)                                 0.000     5.216
$mul~1-add1-10[1].cout[0] (adder)                                0.026     5.242
$mul~1-add1-11[1].cin[0] (adder)                                 0.000     5.242
$mul~1-add1-11[1].cout[0] (adder)                                0.026     5.267
$mul~1-add1-12[1].cin[0] (adder)                                 0.000     5.267
$mul~1-add1-12[1].cout[0] (adder)                                0.026     5.293
$mul~1-add1-13[1].cin[0] (adder)                                 0.000     5.293
$mul~1-add1-13[1].cout[0] (adder)                                0.026     5.318
$mul~1-add1-14[1].cin[0] (adder)                                 0.000     5.318
$mul~1-add1-14[1].cout[0] (adder)                                0.026     5.344
$mul~1-add1-15[1].cin[0] (adder)                                 0.000     5.344
$mul~1-add1-15[1].cout[0] (adder)                                0.026     5.369
$mul~1-add1-16[1].cin[0] (adder)                                 0.000     5.369
$mul~1-add1-16[1].cout[0] (adder)                                0.026     5.395
$mul~1-add1-17[1].cin[0] (adder)                                 0.000     5.395
$mul~1-add1-17[1].cout[0] (adder)                                0.026     5.421
$mul~1-add1-18[1].cin[0] (adder)                                 0.000     5.421
$mul~1-add1-18[1].cout[0] (adder)                                0.026     5.446
$mul~1-add1-19[1].cin[0] (adder)                                 0.000     5.446
$mul~1-add1-19[1].cout[0] (adder)                                0.026     5.472
$mul~1-add1-20[1].cin[0] (adder)                                 0.018     5.490
$mul~1-add1-20[1].cout[0] (adder)                                0.026     5.516
$mul~1-add1-21[1].cin[0] (adder)                                 0.000     5.516
$mul~1-add1-21[1].cout[0] (adder)                                0.026     5.541
$mul~1-add1-22[1].cin[0] (adder)                                 0.000     5.541
$mul~1-add1-22[1].cout[0] (adder)                                0.026     5.567
$mul~1-add1-23[1].cin[0] (adder)                                 0.000     5.567
$mul~1-add1-23[1].cout[0] (adder)                                0.026     5.592
$mul~1-add1-24[1].cin[0] (adder)                                 0.000     5.592
$mul~1-add1-24[1].cout[0] (adder)                                0.026     5.618
$mul~1-add1-25[1].cin[0] (adder)                                 0.000     5.618
$mul~1-add1-25[1].cout[0] (adder)                                0.026     5.644
$mul~1-add1-26[1].cin[0] (adder)                                 0.000     5.644
$mul~1-add1-26[1].cout[0] (adder)                                0.026     5.669
$mul~1-add1-27[1].cin[0] (adder)                                 0.000     5.669
$mul~1-add1-27[1].cout[0] (adder)                                0.026     5.695
$mul~1-add1-28[1].cin[0] (adder)                                 0.000     5.695
$mul~1-add1-28[1].cout[0] (adder)                                0.026     5.720
$mul~1-add1-29[1].cin[0] (adder)                                 0.000     5.720
$mul~1-add1-29[1].cout[0] (adder)                                0.026     5.746
$mul~1-add1-30[1].cin[0] (adder)                                 0.000     5.746
$mul~1-add1-30[1].cout[0] (adder)                                0.026     5.771
$mul~1-add1-31[1].cin[0] (adder)                                 0.000     5.771
$mul~1-add1-31[1].cout[0] (adder)                                0.026     5.797
$mul~1-add1-32[1].cin[0] (adder)                                 0.000     5.797
$mul~1-add1-32[1].cout[0] (adder)                                0.026     5.822
$mul~1-add1-33[1].cin[0] (adder)                                 0.000     5.822
$mul~1-add1-33[1].cout[0] (adder)                                0.026     5.848
$mul~1-add1-34[1].cin[0] (adder)                                 0.000     5.848
$mul~1-add1-34[1].cout[0] (adder)                                0.026     5.874
$mul~1-add1-35[1].cin[0] (adder)                                 0.000     5.874
$mul~1-add1-35[1].cout[0] (adder)                                0.026     5.899
$mul~1-add1-36[1].cin[0] (adder)                                 0.000     5.899
$mul~1-add1-36[1].cout[0] (adder)                                0.026     5.925
$mul~1-add1-37[1].cin[0] (adder)                                 0.000     5.925
$mul~1-add1-37[1].cout[0] (adder)                                0.026     5.950
$mul~1-add1-38[1].cin[0] (adder)                                 0.000     5.950
$mul~1-add1-38[1].cout[0] (adder)                                0.026     5.976
$mul~1-add1-39[1].cin[0] (adder)                                 0.000     5.976
$mul~1-add1-39[1].cout[0] (adder)                                0.026     6.001
$mul~1-add1-40[1].cin[0] (adder)                                 0.018     6.020
$mul~1-add1-40[1].cout[0] (adder)                                0.026     6.045
$mul~1-add1-41[1].cin[0] (adder)                                 0.000     6.045
$mul~1-add1-41[1].cout[0] (adder)                                0.026     6.071
$mul~1-add1-42[1].cin[0] (adder)                                 0.000     6.071
$mul~1-add1-42[1].cout[0] (adder)                                0.026     6.097
$mul~1-add1-43[1].cin[0] (adder)                                 0.000     6.097
$mul~1-add1-43[1].sumout[0] (adder)                              0.035     6.132
n1167.in[1] (.names)                                             0.115     6.247
n1167.out[0] (.names)                                            0.153     6.400
$sdff~0^Q~69.D[0] (.latch)                                       0.019     6.419
data arrival time                                                          6.419

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~69.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.419
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.395


#Path 14
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~48.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].cout[0] (adder)                                 0.049     4.279
$mul~1-add0-7[1].cin[0] (adder)                                  0.000     4.279
$mul~1-add0-7[1].cout[0] (adder)                                 0.026     4.304
$mul~1-add0-8[1].cin[0] (adder)                                  0.000     4.304
$mul~1-add0-8[1].cout[0] (adder)                                 0.026     4.330
$mul~1-add0-9[1].cin[0] (adder)                                  0.000     4.330
$mul~1-add0-9[1].cout[0] (adder)                                 0.026     4.355
$mul~1-add0-10[1].cin[0] (adder)                                 0.000     4.355
$mul~1-add0-10[1].cout[0] (adder)                                0.026     4.381
$mul~1-add0-11[1].cin[0] (adder)                                 0.000     4.381
$mul~1-add0-11[1].cout[0] (adder)                                0.026     4.406
$mul~1-add0-12[1].cin[0] (adder)                                 0.000     4.406
$mul~1-add0-12[1].cout[0] (adder)                                0.026     4.432
$mul~1-add0-13[1].cin[0] (adder)                                 0.000     4.432
$mul~1-add0-13[1].cout[0] (adder)                                0.026     4.457
$mul~1-add0-14[1].cin[0] (adder)                                 0.000     4.457
$mul~1-add0-14[1].cout[0] (adder)                                0.026     4.483
$mul~1-add0-15[1].cin[0] (adder)                                 0.000     4.483
$mul~1-add0-15[1].cout[0] (adder)                                0.026     4.509
$mul~1-add0-16[1].cin[0] (adder)                                 0.000     4.509
$mul~1-add0-16[1].cout[0] (adder)                                0.026     4.534
$mul~1-add0-17[1].cin[0] (adder)                                 0.000     4.534
$mul~1-add0-17[1].cout[0] (adder)                                0.026     4.560
$mul~1-add0-18[1].cin[0] (adder)                                 0.000     4.560
$mul~1-add0-18[1].cout[0] (adder)                                0.026     4.585
$mul~1-add0-19[1].cin[0] (adder)                                 0.000     4.585
$mul~1-add0-19[1].cout[0] (adder)                                0.026     4.611
$mul~1-add0-20[1].cin[0] (adder)                                 0.018     4.629
$mul~1-add0-20[1].cout[0] (adder)                                0.026     4.655
$mul~1-add0-21[1].cin[0] (adder)                                 0.000     4.655
$mul~1-add0-21[1].cout[0] (adder)                                0.026     4.680
$mul~1-add0-22[1].cin[0] (adder)                                 0.000     4.680
$mul~1-add0-22[1].sumout[0] (adder)                              0.035     4.716
$mul~1-add1-22[1].a[0] (adder)                                   0.792     5.508
$mul~1-add1-22[1].sumout[0] (adder)                              0.069     5.577
n1062.in[1] (.names)                                             0.660     6.237
n1062.out[0] (.names)                                            0.153     6.390
$sdff~0^Q~48.D[0] (.latch)                                       0.019     6.409
data arrival time                                                          6.409

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~48.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.409
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.386


#Path 15
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~56.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].cout[0] (adder)                                 0.049     4.279
$mul~1-add0-7[1].cin[0] (adder)                                  0.000     4.279
$mul~1-add0-7[1].cout[0] (adder)                                 0.026     4.304
$mul~1-add0-8[1].cin[0] (adder)                                  0.000     4.304
$mul~1-add0-8[1].cout[0] (adder)                                 0.026     4.330
$mul~1-add0-9[1].cin[0] (adder)                                  0.000     4.330
$mul~1-add0-9[1].cout[0] (adder)                                 0.026     4.355
$mul~1-add0-10[1].cin[0] (adder)                                 0.000     4.355
$mul~1-add0-10[1].cout[0] (adder)                                0.026     4.381
$mul~1-add0-11[1].cin[0] (adder)                                 0.000     4.381
$mul~1-add0-11[1].cout[0] (adder)                                0.026     4.406
$mul~1-add0-12[1].cin[0] (adder)                                 0.000     4.406
$mul~1-add0-12[1].cout[0] (adder)                                0.026     4.432
$mul~1-add0-13[1].cin[0] (adder)                                 0.000     4.432
$mul~1-add0-13[1].cout[0] (adder)                                0.026     4.457
$mul~1-add0-14[1].cin[0] (adder)                                 0.000     4.457
$mul~1-add0-14[1].cout[0] (adder)                                0.026     4.483
$mul~1-add0-15[1].cin[0] (adder)                                 0.000     4.483
$mul~1-add0-15[1].cout[0] (adder)                                0.026     4.509
$mul~1-add0-16[1].cin[0] (adder)                                 0.000     4.509
$mul~1-add0-16[1].cout[0] (adder)                                0.026     4.534
$mul~1-add0-17[1].cin[0] (adder)                                 0.000     4.534
$mul~1-add0-17[1].cout[0] (adder)                                0.026     4.560
$mul~1-add0-18[1].cin[0] (adder)                                 0.000     4.560
$mul~1-add0-18[1].cout[0] (adder)                                0.026     4.585
$mul~1-add0-19[1].cin[0] (adder)                                 0.000     4.585
$mul~1-add0-19[1].cout[0] (adder)                                0.026     4.611
$mul~1-add0-20[1].cin[0] (adder)                                 0.018     4.629
$mul~1-add0-20[1].cout[0] (adder)                                0.026     4.655
$mul~1-add0-21[1].cin[0] (adder)                                 0.000     4.655
$mul~1-add0-21[1].cout[0] (adder)                                0.026     4.680
$mul~1-add0-22[1].cin[0] (adder)                                 0.000     4.680
$mul~1-add0-22[1].cout[0] (adder)                                0.026     4.706
$mul~1-add0-23[1].cin[0] (adder)                                 0.000     4.706
$mul~1-add0-23[1].cout[0] (adder)                                0.026     4.732
$mul~1-add0-24[1].cin[0] (adder)                                 0.000     4.732
$mul~1-add0-24[1].cout[0] (adder)                                0.026     4.757
$mul~1-add0-25[1].cin[0] (adder)                                 0.000     4.757
$mul~1-add0-25[1].cout[0] (adder)                                0.026     4.783
$mul~1-add0-26[1].cin[0] (adder)                                 0.000     4.783
$mul~1-add0-26[1].cout[0] (adder)                                0.026     4.808
$mul~1-add0-27[1].cin[0] (adder)                                 0.000     4.808
$mul~1-add0-27[1].cout[0] (adder)                                0.026     4.834
$mul~1-add0-28[1].cin[0] (adder)                                 0.000     4.834
$mul~1-add0-28[1].cout[0] (adder)                                0.026     4.859
$mul~1-add0-29[1].cin[0] (adder)                                 0.000     4.859
$mul~1-add0-29[1].cout[0] (adder)                                0.026     4.885
$mul~1-add0-30[1].cin[0] (adder)                                 0.000     4.885
$mul~1-add0-30[1].sumout[0] (adder)                              0.035     4.920
$mul~1-add1-30[1].a[0] (adder)                                   0.792     5.712
$mul~1-add1-30[1].sumout[0] (adder)                              0.069     5.781
n1102.in[1] (.names)                                             0.452     6.234
n1102.out[0] (.names)                                            0.153     6.387
$sdff~0^Q~56.D[0] (.latch)                                       0.019     6.406
data arrival time                                                          6.406

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~56.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.406
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.382


#Path 16
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~68.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].sumout[0] (adder)                               0.069     4.298
$mul~1-add1-6[1].a[0] (adder)                                    0.792     5.090
$mul~1-add1-6[1].cout[0] (adder)                                 0.049     5.139
$mul~1-add1-7[1].cin[0] (adder)                                  0.000     5.139
$mul~1-add1-7[1].cout[0] (adder)                                 0.026     5.165
$mul~1-add1-8[1].cin[0] (adder)                                  0.000     5.165
$mul~1-add1-8[1].cout[0] (adder)                                 0.026     5.191
$mul~1-add1-9[1].cin[0] (adder)                                  0.000     5.191
$mul~1-add1-9[1].cout[0] (adder)                                 0.026     5.216
$mul~1-add1-10[1].cin[0] (adder)                                 0.000     5.216
$mul~1-add1-10[1].cout[0] (adder)                                0.026     5.242
$mul~1-add1-11[1].cin[0] (adder)                                 0.000     5.242
$mul~1-add1-11[1].cout[0] (adder)                                0.026     5.267
$mul~1-add1-12[1].cin[0] (adder)                                 0.000     5.267
$mul~1-add1-12[1].cout[0] (adder)                                0.026     5.293
$mul~1-add1-13[1].cin[0] (adder)                                 0.000     5.293
$mul~1-add1-13[1].cout[0] (adder)                                0.026     5.318
$mul~1-add1-14[1].cin[0] (adder)                                 0.000     5.318
$mul~1-add1-14[1].cout[0] (adder)                                0.026     5.344
$mul~1-add1-15[1].cin[0] (adder)                                 0.000     5.344
$mul~1-add1-15[1].cout[0] (adder)                                0.026     5.369
$mul~1-add1-16[1].cin[0] (adder)                                 0.000     5.369
$mul~1-add1-16[1].cout[0] (adder)                                0.026     5.395
$mul~1-add1-17[1].cin[0] (adder)                                 0.000     5.395
$mul~1-add1-17[1].cout[0] (adder)                                0.026     5.421
$mul~1-add1-18[1].cin[0] (adder)                                 0.000     5.421
$mul~1-add1-18[1].cout[0] (adder)                                0.026     5.446
$mul~1-add1-19[1].cin[0] (adder)                                 0.000     5.446
$mul~1-add1-19[1].cout[0] (adder)                                0.026     5.472
$mul~1-add1-20[1].cin[0] (adder)                                 0.018     5.490
$mul~1-add1-20[1].cout[0] (adder)                                0.026     5.516
$mul~1-add1-21[1].cin[0] (adder)                                 0.000     5.516
$mul~1-add1-21[1].cout[0] (adder)                                0.026     5.541
$mul~1-add1-22[1].cin[0] (adder)                                 0.000     5.541
$mul~1-add1-22[1].cout[0] (adder)                                0.026     5.567
$mul~1-add1-23[1].cin[0] (adder)                                 0.000     5.567
$mul~1-add1-23[1].cout[0] (adder)                                0.026     5.592
$mul~1-add1-24[1].cin[0] (adder)                                 0.000     5.592
$mul~1-add1-24[1].cout[0] (adder)                                0.026     5.618
$mul~1-add1-25[1].cin[0] (adder)                                 0.000     5.618
$mul~1-add1-25[1].cout[0] (adder)                                0.026     5.644
$mul~1-add1-26[1].cin[0] (adder)                                 0.000     5.644
$mul~1-add1-26[1].cout[0] (adder)                                0.026     5.669
$mul~1-add1-27[1].cin[0] (adder)                                 0.000     5.669
$mul~1-add1-27[1].cout[0] (adder)                                0.026     5.695
$mul~1-add1-28[1].cin[0] (adder)                                 0.000     5.695
$mul~1-add1-28[1].cout[0] (adder)                                0.026     5.720
$mul~1-add1-29[1].cin[0] (adder)                                 0.000     5.720
$mul~1-add1-29[1].cout[0] (adder)                                0.026     5.746
$mul~1-add1-30[1].cin[0] (adder)                                 0.000     5.746
$mul~1-add1-30[1].cout[0] (adder)                                0.026     5.771
$mul~1-add1-31[1].cin[0] (adder)                                 0.000     5.771
$mul~1-add1-31[1].cout[0] (adder)                                0.026     5.797
$mul~1-add1-32[1].cin[0] (adder)                                 0.000     5.797
$mul~1-add1-32[1].cout[0] (adder)                                0.026     5.822
$mul~1-add1-33[1].cin[0] (adder)                                 0.000     5.822
$mul~1-add1-33[1].cout[0] (adder)                                0.026     5.848
$mul~1-add1-34[1].cin[0] (adder)                                 0.000     5.848
$mul~1-add1-34[1].cout[0] (adder)                                0.026     5.874
$mul~1-add1-35[1].cin[0] (adder)                                 0.000     5.874
$mul~1-add1-35[1].cout[0] (adder)                                0.026     5.899
$mul~1-add1-36[1].cin[0] (adder)                                 0.000     5.899
$mul~1-add1-36[1].cout[0] (adder)                                0.026     5.925
$mul~1-add1-37[1].cin[0] (adder)                                 0.000     5.925
$mul~1-add1-37[1].cout[0] (adder)                                0.026     5.950
$mul~1-add1-38[1].cin[0] (adder)                                 0.000     5.950
$mul~1-add1-38[1].cout[0] (adder)                                0.026     5.976
$mul~1-add1-39[1].cin[0] (adder)                                 0.000     5.976
$mul~1-add1-39[1].cout[0] (adder)                                0.026     6.001
$mul~1-add1-40[1].cin[0] (adder)                                 0.018     6.020
$mul~1-add1-40[1].cout[0] (adder)                                0.026     6.045
$mul~1-add1-41[1].cin[0] (adder)                                 0.000     6.045
$mul~1-add1-41[1].cout[0] (adder)                                0.026     6.071
$mul~1-add1-42[1].cin[0] (adder)                                 0.000     6.071
$mul~1-add1-42[1].sumout[0] (adder)                              0.035     6.106
n1162.in[1] (.names)                                             0.115     6.221
n1162.out[0] (.names)                                            0.153     6.374
$sdff~0^Q~68.D[0] (.latch)                                       0.019     6.393
data arrival time                                                          6.393

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~68.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.393
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.370


#Path 17
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~55.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].sumout[0] (adder)                               0.069     4.298
$mul~1-add1-6[1].a[0] (adder)                                    0.792     5.090
$mul~1-add1-6[1].cout[0] (adder)                                 0.049     5.139
$mul~1-add1-7[1].cin[0] (adder)                                  0.000     5.139
$mul~1-add1-7[1].cout[0] (adder)                                 0.026     5.165
$mul~1-add1-8[1].cin[0] (adder)                                  0.000     5.165
$mul~1-add1-8[1].cout[0] (adder)                                 0.026     5.191
$mul~1-add1-9[1].cin[0] (adder)                                  0.000     5.191
$mul~1-add1-9[1].cout[0] (adder)                                 0.026     5.216
$mul~1-add1-10[1].cin[0] (adder)                                 0.000     5.216
$mul~1-add1-10[1].cout[0] (adder)                                0.026     5.242
$mul~1-add1-11[1].cin[0] (adder)                                 0.000     5.242
$mul~1-add1-11[1].cout[0] (adder)                                0.026     5.267
$mul~1-add1-12[1].cin[0] (adder)                                 0.000     5.267
$mul~1-add1-12[1].cout[0] (adder)                                0.026     5.293
$mul~1-add1-13[1].cin[0] (adder)                                 0.000     5.293
$mul~1-add1-13[1].cout[0] (adder)                                0.026     5.318
$mul~1-add1-14[1].cin[0] (adder)                                 0.000     5.318
$mul~1-add1-14[1].cout[0] (adder)                                0.026     5.344
$mul~1-add1-15[1].cin[0] (adder)                                 0.000     5.344
$mul~1-add1-15[1].cout[0] (adder)                                0.026     5.369
$mul~1-add1-16[1].cin[0] (adder)                                 0.000     5.369
$mul~1-add1-16[1].cout[0] (adder)                                0.026     5.395
$mul~1-add1-17[1].cin[0] (adder)                                 0.000     5.395
$mul~1-add1-17[1].cout[0] (adder)                                0.026     5.421
$mul~1-add1-18[1].cin[0] (adder)                                 0.000     5.421
$mul~1-add1-18[1].cout[0] (adder)                                0.026     5.446
$mul~1-add1-19[1].cin[0] (adder)                                 0.000     5.446
$mul~1-add1-19[1].cout[0] (adder)                                0.026     5.472
$mul~1-add1-20[1].cin[0] (adder)                                 0.018     5.490
$mul~1-add1-20[1].cout[0] (adder)                                0.026     5.516
$mul~1-add1-21[1].cin[0] (adder)                                 0.000     5.516
$mul~1-add1-21[1].cout[0] (adder)                                0.026     5.541
$mul~1-add1-22[1].cin[0] (adder)                                 0.000     5.541
$mul~1-add1-22[1].cout[0] (adder)                                0.026     5.567
$mul~1-add1-23[1].cin[0] (adder)                                 0.000     5.567
$mul~1-add1-23[1].cout[0] (adder)                                0.026     5.592
$mul~1-add1-24[1].cin[0] (adder)                                 0.000     5.592
$mul~1-add1-24[1].cout[0] (adder)                                0.026     5.618
$mul~1-add1-25[1].cin[0] (adder)                                 0.000     5.618
$mul~1-add1-25[1].cout[0] (adder)                                0.026     5.644
$mul~1-add1-26[1].cin[0] (adder)                                 0.000     5.644
$mul~1-add1-26[1].cout[0] (adder)                                0.026     5.669
$mul~1-add1-27[1].cin[0] (adder)                                 0.000     5.669
$mul~1-add1-27[1].cout[0] (adder)                                0.026     5.695
$mul~1-add1-28[1].cin[0] (adder)                                 0.000     5.695
$mul~1-add1-28[1].cout[0] (adder)                                0.026     5.720
$mul~1-add1-29[1].cin[0] (adder)                                 0.000     5.720
$mul~1-add1-29[1].sumout[0] (adder)                              0.035     5.756
n1097.in[1] (.names)                                             0.452     6.208
n1097.out[0] (.names)                                            0.153     6.361
$sdff~0^Q~55.D[0] (.latch)                                       0.019     6.380
data arrival time                                                          6.380

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~55.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.380
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.357


#Path 18
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~67.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].sumout[0] (adder)                               0.069     4.298
$mul~1-add1-6[1].a[0] (adder)                                    0.792     5.090
$mul~1-add1-6[1].cout[0] (adder)                                 0.049     5.139
$mul~1-add1-7[1].cin[0] (adder)                                  0.000     5.139
$mul~1-add1-7[1].cout[0] (adder)                                 0.026     5.165
$mul~1-add1-8[1].cin[0] (adder)                                  0.000     5.165
$mul~1-add1-8[1].cout[0] (adder)                                 0.026     5.191
$mul~1-add1-9[1].cin[0] (adder)                                  0.000     5.191
$mul~1-add1-9[1].cout[0] (adder)                                 0.026     5.216
$mul~1-add1-10[1].cin[0] (adder)                                 0.000     5.216
$mul~1-add1-10[1].cout[0] (adder)                                0.026     5.242
$mul~1-add1-11[1].cin[0] (adder)                                 0.000     5.242
$mul~1-add1-11[1].cout[0] (adder)                                0.026     5.267
$mul~1-add1-12[1].cin[0] (adder)                                 0.000     5.267
$mul~1-add1-12[1].cout[0] (adder)                                0.026     5.293
$mul~1-add1-13[1].cin[0] (adder)                                 0.000     5.293
$mul~1-add1-13[1].cout[0] (adder)                                0.026     5.318
$mul~1-add1-14[1].cin[0] (adder)                                 0.000     5.318
$mul~1-add1-14[1].cout[0] (adder)                                0.026     5.344
$mul~1-add1-15[1].cin[0] (adder)                                 0.000     5.344
$mul~1-add1-15[1].cout[0] (adder)                                0.026     5.369
$mul~1-add1-16[1].cin[0] (adder)                                 0.000     5.369
$mul~1-add1-16[1].cout[0] (adder)                                0.026     5.395
$mul~1-add1-17[1].cin[0] (adder)                                 0.000     5.395
$mul~1-add1-17[1].cout[0] (adder)                                0.026     5.421
$mul~1-add1-18[1].cin[0] (adder)                                 0.000     5.421
$mul~1-add1-18[1].cout[0] (adder)                                0.026     5.446
$mul~1-add1-19[1].cin[0] (adder)                                 0.000     5.446
$mul~1-add1-19[1].cout[0] (adder)                                0.026     5.472
$mul~1-add1-20[1].cin[0] (adder)                                 0.018     5.490
$mul~1-add1-20[1].cout[0] (adder)                                0.026     5.516
$mul~1-add1-21[1].cin[0] (adder)                                 0.000     5.516
$mul~1-add1-21[1].cout[0] (adder)                                0.026     5.541
$mul~1-add1-22[1].cin[0] (adder)                                 0.000     5.541
$mul~1-add1-22[1].cout[0] (adder)                                0.026     5.567
$mul~1-add1-23[1].cin[0] (adder)                                 0.000     5.567
$mul~1-add1-23[1].cout[0] (adder)                                0.026     5.592
$mul~1-add1-24[1].cin[0] (adder)                                 0.000     5.592
$mul~1-add1-24[1].cout[0] (adder)                                0.026     5.618
$mul~1-add1-25[1].cin[0] (adder)                                 0.000     5.618
$mul~1-add1-25[1].cout[0] (adder)                                0.026     5.644
$mul~1-add1-26[1].cin[0] (adder)                                 0.000     5.644
$mul~1-add1-26[1].cout[0] (adder)                                0.026     5.669
$mul~1-add1-27[1].cin[0] (adder)                                 0.000     5.669
$mul~1-add1-27[1].cout[0] (adder)                                0.026     5.695
$mul~1-add1-28[1].cin[0] (adder)                                 0.000     5.695
$mul~1-add1-28[1].cout[0] (adder)                                0.026     5.720
$mul~1-add1-29[1].cin[0] (adder)                                 0.000     5.720
$mul~1-add1-29[1].cout[0] (adder)                                0.026     5.746
$mul~1-add1-30[1].cin[0] (adder)                                 0.000     5.746
$mul~1-add1-30[1].cout[0] (adder)                                0.026     5.771
$mul~1-add1-31[1].cin[0] (adder)                                 0.000     5.771
$mul~1-add1-31[1].cout[0] (adder)                                0.026     5.797
$mul~1-add1-32[1].cin[0] (adder)                                 0.000     5.797
$mul~1-add1-32[1].cout[0] (adder)                                0.026     5.822
$mul~1-add1-33[1].cin[0] (adder)                                 0.000     5.822
$mul~1-add1-33[1].cout[0] (adder)                                0.026     5.848
$mul~1-add1-34[1].cin[0] (adder)                                 0.000     5.848
$mul~1-add1-34[1].cout[0] (adder)                                0.026     5.874
$mul~1-add1-35[1].cin[0] (adder)                                 0.000     5.874
$mul~1-add1-35[1].cout[0] (adder)                                0.026     5.899
$mul~1-add1-36[1].cin[0] (adder)                                 0.000     5.899
$mul~1-add1-36[1].cout[0] (adder)                                0.026     5.925
$mul~1-add1-37[1].cin[0] (adder)                                 0.000     5.925
$mul~1-add1-37[1].cout[0] (adder)                                0.026     5.950
$mul~1-add1-38[1].cin[0] (adder)                                 0.000     5.950
$mul~1-add1-38[1].cout[0] (adder)                                0.026     5.976
$mul~1-add1-39[1].cin[0] (adder)                                 0.000     5.976
$mul~1-add1-39[1].cout[0] (adder)                                0.026     6.001
$mul~1-add1-40[1].cin[0] (adder)                                 0.018     6.020
$mul~1-add1-40[1].cout[0] (adder)                                0.026     6.045
$mul~1-add1-41[1].cin[0] (adder)                                 0.000     6.045
$mul~1-add1-41[1].sumout[0] (adder)                              0.035     6.081
n1157.in[1] (.names)                                             0.115     6.195
n1157.out[0] (.names)                                            0.153     6.349
$sdff~0^Q~67.D[0] (.latch)                                       0.019     6.368
data arrival time                                                          6.368

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~67.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.368
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.344


#Path 19
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~54.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].sumout[0] (adder)                               0.069     4.298
$mul~1-add1-6[1].a[0] (adder)                                    0.792     5.090
$mul~1-add1-6[1].cout[0] (adder)                                 0.049     5.139
$mul~1-add1-7[1].cin[0] (adder)                                  0.000     5.139
$mul~1-add1-7[1].cout[0] (adder)                                 0.026     5.165
$mul~1-add1-8[1].cin[0] (adder)                                  0.000     5.165
$mul~1-add1-8[1].cout[0] (adder)                                 0.026     5.191
$mul~1-add1-9[1].cin[0] (adder)                                  0.000     5.191
$mul~1-add1-9[1].cout[0] (adder)                                 0.026     5.216
$mul~1-add1-10[1].cin[0] (adder)                                 0.000     5.216
$mul~1-add1-10[1].cout[0] (adder)                                0.026     5.242
$mul~1-add1-11[1].cin[0] (adder)                                 0.000     5.242
$mul~1-add1-11[1].cout[0] (adder)                                0.026     5.267
$mul~1-add1-12[1].cin[0] (adder)                                 0.000     5.267
$mul~1-add1-12[1].cout[0] (adder)                                0.026     5.293
$mul~1-add1-13[1].cin[0] (adder)                                 0.000     5.293
$mul~1-add1-13[1].cout[0] (adder)                                0.026     5.318
$mul~1-add1-14[1].cin[0] (adder)                                 0.000     5.318
$mul~1-add1-14[1].cout[0] (adder)                                0.026     5.344
$mul~1-add1-15[1].cin[0] (adder)                                 0.000     5.344
$mul~1-add1-15[1].cout[0] (adder)                                0.026     5.369
$mul~1-add1-16[1].cin[0] (adder)                                 0.000     5.369
$mul~1-add1-16[1].cout[0] (adder)                                0.026     5.395
$mul~1-add1-17[1].cin[0] (adder)                                 0.000     5.395
$mul~1-add1-17[1].cout[0] (adder)                                0.026     5.421
$mul~1-add1-18[1].cin[0] (adder)                                 0.000     5.421
$mul~1-add1-18[1].cout[0] (adder)                                0.026     5.446
$mul~1-add1-19[1].cin[0] (adder)                                 0.000     5.446
$mul~1-add1-19[1].cout[0] (adder)                                0.026     5.472
$mul~1-add1-20[1].cin[0] (adder)                                 0.018     5.490
$mul~1-add1-20[1].cout[0] (adder)                                0.026     5.516
$mul~1-add1-21[1].cin[0] (adder)                                 0.000     5.516
$mul~1-add1-21[1].cout[0] (adder)                                0.026     5.541
$mul~1-add1-22[1].cin[0] (adder)                                 0.000     5.541
$mul~1-add1-22[1].cout[0] (adder)                                0.026     5.567
$mul~1-add1-23[1].cin[0] (adder)                                 0.000     5.567
$mul~1-add1-23[1].cout[0] (adder)                                0.026     5.592
$mul~1-add1-24[1].cin[0] (adder)                                 0.000     5.592
$mul~1-add1-24[1].cout[0] (adder)                                0.026     5.618
$mul~1-add1-25[1].cin[0] (adder)                                 0.000     5.618
$mul~1-add1-25[1].cout[0] (adder)                                0.026     5.644
$mul~1-add1-26[1].cin[0] (adder)                                 0.000     5.644
$mul~1-add1-26[1].cout[0] (adder)                                0.026     5.669
$mul~1-add1-27[1].cin[0] (adder)                                 0.000     5.669
$mul~1-add1-27[1].cout[0] (adder)                                0.026     5.695
$mul~1-add1-28[1].cin[0] (adder)                                 0.000     5.695
$mul~1-add1-28[1].sumout[0] (adder)                              0.035     5.730
n1092.in[1] (.names)                                             0.452     6.183
n1092.out[0] (.names)                                            0.153     6.336
$sdff~0^Q~54.D[0] (.latch)                                       0.019     6.355
data arrival time                                                          6.355

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~54.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.355
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.331


#Path 20
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~66.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].sumout[0] (adder)                               0.069     4.298
$mul~1-add1-6[1].a[0] (adder)                                    0.792     5.090
$mul~1-add1-6[1].cout[0] (adder)                                 0.049     5.139
$mul~1-add1-7[1].cin[0] (adder)                                  0.000     5.139
$mul~1-add1-7[1].cout[0] (adder)                                 0.026     5.165
$mul~1-add1-8[1].cin[0] (adder)                                  0.000     5.165
$mul~1-add1-8[1].cout[0] (adder)                                 0.026     5.191
$mul~1-add1-9[1].cin[0] (adder)                                  0.000     5.191
$mul~1-add1-9[1].cout[0] (adder)                                 0.026     5.216
$mul~1-add1-10[1].cin[0] (adder)                                 0.000     5.216
$mul~1-add1-10[1].cout[0] (adder)                                0.026     5.242
$mul~1-add1-11[1].cin[0] (adder)                                 0.000     5.242
$mul~1-add1-11[1].cout[0] (adder)                                0.026     5.267
$mul~1-add1-12[1].cin[0] (adder)                                 0.000     5.267
$mul~1-add1-12[1].cout[0] (adder)                                0.026     5.293
$mul~1-add1-13[1].cin[0] (adder)                                 0.000     5.293
$mul~1-add1-13[1].cout[0] (adder)                                0.026     5.318
$mul~1-add1-14[1].cin[0] (adder)                                 0.000     5.318
$mul~1-add1-14[1].cout[0] (adder)                                0.026     5.344
$mul~1-add1-15[1].cin[0] (adder)                                 0.000     5.344
$mul~1-add1-15[1].cout[0] (adder)                                0.026     5.369
$mul~1-add1-16[1].cin[0] (adder)                                 0.000     5.369
$mul~1-add1-16[1].cout[0] (adder)                                0.026     5.395
$mul~1-add1-17[1].cin[0] (adder)                                 0.000     5.395
$mul~1-add1-17[1].cout[0] (adder)                                0.026     5.421
$mul~1-add1-18[1].cin[0] (adder)                                 0.000     5.421
$mul~1-add1-18[1].cout[0] (adder)                                0.026     5.446
$mul~1-add1-19[1].cin[0] (adder)                                 0.000     5.446
$mul~1-add1-19[1].cout[0] (adder)                                0.026     5.472
$mul~1-add1-20[1].cin[0] (adder)                                 0.018     5.490
$mul~1-add1-20[1].cout[0] (adder)                                0.026     5.516
$mul~1-add1-21[1].cin[0] (adder)                                 0.000     5.516
$mul~1-add1-21[1].cout[0] (adder)                                0.026     5.541
$mul~1-add1-22[1].cin[0] (adder)                                 0.000     5.541
$mul~1-add1-22[1].cout[0] (adder)                                0.026     5.567
$mul~1-add1-23[1].cin[0] (adder)                                 0.000     5.567
$mul~1-add1-23[1].cout[0] (adder)                                0.026     5.592
$mul~1-add1-24[1].cin[0] (adder)                                 0.000     5.592
$mul~1-add1-24[1].cout[0] (adder)                                0.026     5.618
$mul~1-add1-25[1].cin[0] (adder)                                 0.000     5.618
$mul~1-add1-25[1].cout[0] (adder)                                0.026     5.644
$mul~1-add1-26[1].cin[0] (adder)                                 0.000     5.644
$mul~1-add1-26[1].cout[0] (adder)                                0.026     5.669
$mul~1-add1-27[1].cin[0] (adder)                                 0.000     5.669
$mul~1-add1-27[1].cout[0] (adder)                                0.026     5.695
$mul~1-add1-28[1].cin[0] (adder)                                 0.000     5.695
$mul~1-add1-28[1].cout[0] (adder)                                0.026     5.720
$mul~1-add1-29[1].cin[0] (adder)                                 0.000     5.720
$mul~1-add1-29[1].cout[0] (adder)                                0.026     5.746
$mul~1-add1-30[1].cin[0] (adder)                                 0.000     5.746
$mul~1-add1-30[1].cout[0] (adder)                                0.026     5.771
$mul~1-add1-31[1].cin[0] (adder)                                 0.000     5.771
$mul~1-add1-31[1].cout[0] (adder)                                0.026     5.797
$mul~1-add1-32[1].cin[0] (adder)                                 0.000     5.797
$mul~1-add1-32[1].cout[0] (adder)                                0.026     5.822
$mul~1-add1-33[1].cin[0] (adder)                                 0.000     5.822
$mul~1-add1-33[1].cout[0] (adder)                                0.026     5.848
$mul~1-add1-34[1].cin[0] (adder)                                 0.000     5.848
$mul~1-add1-34[1].cout[0] (adder)                                0.026     5.874
$mul~1-add1-35[1].cin[0] (adder)                                 0.000     5.874
$mul~1-add1-35[1].cout[0] (adder)                                0.026     5.899
$mul~1-add1-36[1].cin[0] (adder)                                 0.000     5.899
$mul~1-add1-36[1].cout[0] (adder)                                0.026     5.925
$mul~1-add1-37[1].cin[0] (adder)                                 0.000     5.925
$mul~1-add1-37[1].cout[0] (adder)                                0.026     5.950
$mul~1-add1-38[1].cin[0] (adder)                                 0.000     5.950
$mul~1-add1-38[1].cout[0] (adder)                                0.026     5.976
$mul~1-add1-39[1].cin[0] (adder)                                 0.000     5.976
$mul~1-add1-39[1].cout[0] (adder)                                0.026     6.001
$mul~1-add1-40[1].cin[0] (adder)                                 0.018     6.020
$mul~1-add1-40[1].sumout[0] (adder)                              0.035     6.055
n1152.in[1] (.names)                                             0.115     6.170
n1152.out[0] (.names)                                            0.153     6.323
$sdff~0^Q~66.D[0] (.latch)                                       0.019     6.342
data arrival time                                                          6.342

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~66.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.342
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.319


#Path 21
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~53.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].cout[0] (adder)                                 0.049     4.279
$mul~1-add0-7[1].cin[0] (adder)                                  0.000     4.279
$mul~1-add0-7[1].cout[0] (adder)                                 0.026     4.304
$mul~1-add0-8[1].cin[0] (adder)                                  0.000     4.304
$mul~1-add0-8[1].cout[0] (adder)                                 0.026     4.330
$mul~1-add0-9[1].cin[0] (adder)                                  0.000     4.330
$mul~1-add0-9[1].cout[0] (adder)                                 0.026     4.355
$mul~1-add0-10[1].cin[0] (adder)                                 0.000     4.355
$mul~1-add0-10[1].cout[0] (adder)                                0.026     4.381
$mul~1-add0-11[1].cin[0] (adder)                                 0.000     4.381
$mul~1-add0-11[1].cout[0] (adder)                                0.026     4.406
$mul~1-add0-12[1].cin[0] (adder)                                 0.000     4.406
$mul~1-add0-12[1].cout[0] (adder)                                0.026     4.432
$mul~1-add0-13[1].cin[0] (adder)                                 0.000     4.432
$mul~1-add0-13[1].cout[0] (adder)                                0.026     4.457
$mul~1-add0-14[1].cin[0] (adder)                                 0.000     4.457
$mul~1-add0-14[1].cout[0] (adder)                                0.026     4.483
$mul~1-add0-15[1].cin[0] (adder)                                 0.000     4.483
$mul~1-add0-15[1].cout[0] (adder)                                0.026     4.509
$mul~1-add0-16[1].cin[0] (adder)                                 0.000     4.509
$mul~1-add0-16[1].cout[0] (adder)                                0.026     4.534
$mul~1-add0-17[1].cin[0] (adder)                                 0.000     4.534
$mul~1-add0-17[1].cout[0] (adder)                                0.026     4.560
$mul~1-add0-18[1].cin[0] (adder)                                 0.000     4.560
$mul~1-add0-18[1].cout[0] (adder)                                0.026     4.585
$mul~1-add0-19[1].cin[0] (adder)                                 0.000     4.585
$mul~1-add0-19[1].cout[0] (adder)                                0.026     4.611
$mul~1-add0-20[1].cin[0] (adder)                                 0.018     4.629
$mul~1-add0-20[1].cout[0] (adder)                                0.026     4.655
$mul~1-add0-21[1].cin[0] (adder)                                 0.000     4.655
$mul~1-add0-21[1].cout[0] (adder)                                0.026     4.680
$mul~1-add0-22[1].cin[0] (adder)                                 0.000     4.680
$mul~1-add0-22[1].cout[0] (adder)                                0.026     4.706
$mul~1-add0-23[1].cin[0] (adder)                                 0.000     4.706
$mul~1-add0-23[1].cout[0] (adder)                                0.026     4.732
$mul~1-add0-24[1].cin[0] (adder)                                 0.000     4.732
$mul~1-add0-24[1].cout[0] (adder)                                0.026     4.757
$mul~1-add0-25[1].cin[0] (adder)                                 0.000     4.757
$mul~1-add0-25[1].cout[0] (adder)                                0.026     4.783
$mul~1-add0-26[1].cin[0] (adder)                                 0.000     4.783
$mul~1-add0-26[1].cout[0] (adder)                                0.026     4.808
$mul~1-add0-27[1].cin[0] (adder)                                 0.000     4.808
$mul~1-add0-27[1].sumout[0] (adder)                              0.035     4.844
$mul~1-add1-27[1].a[0] (adder)                                   0.792     5.636
$mul~1-add1-27[1].sumout[0] (adder)                              0.069     5.705
n1087.in[1] (.names)                                             0.452     6.157
n1087.out[0] (.names)                                            0.153     6.310
$sdff~0^Q~53.D[0] (.latch)                                       0.019     6.329
data arrival time                                                          6.329

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~53.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.329
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.306


#Path 22
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~45.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].cout[0] (adder)                                 0.049     4.279
$mul~1-add0-7[1].cin[0] (adder)                                  0.000     4.279
$mul~1-add0-7[1].cout[0] (adder)                                 0.026     4.304
$mul~1-add0-8[1].cin[0] (adder)                                  0.000     4.304
$mul~1-add0-8[1].cout[0] (adder)                                 0.026     4.330
$mul~1-add0-9[1].cin[0] (adder)                                  0.000     4.330
$mul~1-add0-9[1].cout[0] (adder)                                 0.026     4.355
$mul~1-add0-10[1].cin[0] (adder)                                 0.000     4.355
$mul~1-add0-10[1].cout[0] (adder)                                0.026     4.381
$mul~1-add0-11[1].cin[0] (adder)                                 0.000     4.381
$mul~1-add0-11[1].cout[0] (adder)                                0.026     4.406
$mul~1-add0-12[1].cin[0] (adder)                                 0.000     4.406
$mul~1-add0-12[1].cout[0] (adder)                                0.026     4.432
$mul~1-add0-13[1].cin[0] (adder)                                 0.000     4.432
$mul~1-add0-13[1].cout[0] (adder)                                0.026     4.457
$mul~1-add0-14[1].cin[0] (adder)                                 0.000     4.457
$mul~1-add0-14[1].cout[0] (adder)                                0.026     4.483
$mul~1-add0-15[1].cin[0] (adder)                                 0.000     4.483
$mul~1-add0-15[1].cout[0] (adder)                                0.026     4.509
$mul~1-add0-16[1].cin[0] (adder)                                 0.000     4.509
$mul~1-add0-16[1].cout[0] (adder)                                0.026     4.534
$mul~1-add0-17[1].cin[0] (adder)                                 0.000     4.534
$mul~1-add0-17[1].cout[0] (adder)                                0.026     4.560
$mul~1-add0-18[1].cin[0] (adder)                                 0.000     4.560
$mul~1-add0-18[1].cout[0] (adder)                                0.026     4.585
$mul~1-add0-19[1].cin[0] (adder)                                 0.000     4.585
$mul~1-add0-19[1].sumout[0] (adder)                              0.035     4.621
$mul~1-add1-19[1].a[0] (adder)                                   0.792     5.413
$mul~1-add1-19[1].sumout[0] (adder)                              0.069     5.482
n1047.in[1] (.names)                                             0.660     6.142
n1047.out[0] (.names)                                            0.153     6.295
$sdff~0^Q~45.D[0] (.latch)                                       0.019     6.314
data arrival time                                                          6.314

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~45.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.314
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.291


#Path 23
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~52.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].cout[0] (adder)                                 0.049     4.279
$mul~1-add0-7[1].cin[0] (adder)                                  0.000     4.279
$mul~1-add0-7[1].cout[0] (adder)                                 0.026     4.304
$mul~1-add0-8[1].cin[0] (adder)                                  0.000     4.304
$mul~1-add0-8[1].cout[0] (adder)                                 0.026     4.330
$mul~1-add0-9[1].cin[0] (adder)                                  0.000     4.330
$mul~1-add0-9[1].cout[0] (adder)                                 0.026     4.355
$mul~1-add0-10[1].cin[0] (adder)                                 0.000     4.355
$mul~1-add0-10[1].cout[0] (adder)                                0.026     4.381
$mul~1-add0-11[1].cin[0] (adder)                                 0.000     4.381
$mul~1-add0-11[1].cout[0] (adder)                                0.026     4.406
$mul~1-add0-12[1].cin[0] (adder)                                 0.000     4.406
$mul~1-add0-12[1].cout[0] (adder)                                0.026     4.432
$mul~1-add0-13[1].cin[0] (adder)                                 0.000     4.432
$mul~1-add0-13[1].cout[0] (adder)                                0.026     4.457
$mul~1-add0-14[1].cin[0] (adder)                                 0.000     4.457
$mul~1-add0-14[1].cout[0] (adder)                                0.026     4.483
$mul~1-add0-15[1].cin[0] (adder)                                 0.000     4.483
$mul~1-add0-15[1].cout[0] (adder)                                0.026     4.509
$mul~1-add0-16[1].cin[0] (adder)                                 0.000     4.509
$mul~1-add0-16[1].cout[0] (adder)                                0.026     4.534
$mul~1-add0-17[1].cin[0] (adder)                                 0.000     4.534
$mul~1-add0-17[1].cout[0] (adder)                                0.026     4.560
$mul~1-add0-18[1].cin[0] (adder)                                 0.000     4.560
$mul~1-add0-18[1].cout[0] (adder)                                0.026     4.585
$mul~1-add0-19[1].cin[0] (adder)                                 0.000     4.585
$mul~1-add0-19[1].cout[0] (adder)                                0.026     4.611
$mul~1-add0-20[1].cin[0] (adder)                                 0.018     4.629
$mul~1-add0-20[1].cout[0] (adder)                                0.026     4.655
$mul~1-add0-21[1].cin[0] (adder)                                 0.000     4.655
$mul~1-add0-21[1].cout[0] (adder)                                0.026     4.680
$mul~1-add0-22[1].cin[0] (adder)                                 0.000     4.680
$mul~1-add0-22[1].cout[0] (adder)                                0.026     4.706
$mul~1-add0-23[1].cin[0] (adder)                                 0.000     4.706
$mul~1-add0-23[1].cout[0] (adder)                                0.026     4.732
$mul~1-add0-24[1].cin[0] (adder)                                 0.000     4.732
$mul~1-add0-24[1].cout[0] (adder)                                0.026     4.757
$mul~1-add0-25[1].cin[0] (adder)                                 0.000     4.757
$mul~1-add0-25[1].cout[0] (adder)                                0.026     4.783
$mul~1-add0-26[1].cin[0] (adder)                                 0.000     4.783
$mul~1-add0-26[1].sumout[0] (adder)                              0.035     4.818
$mul~1-add1-26[1].a[0] (adder)                                   0.792     5.610
$mul~1-add1-26[1].sumout[0] (adder)                              0.069     5.679
n1082.in[1] (.names)                                             0.452     6.131
n1082.out[0] (.names)                                            0.153     6.285
$sdff~0^Q~52.D[0] (.latch)                                       0.019     6.304
data arrival time                                                          6.304

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~52.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.304
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.280


#Path 24
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~44.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].cout[0] (adder)                                 0.049     4.279
$mul~1-add0-7[1].cin[0] (adder)                                  0.000     4.279
$mul~1-add0-7[1].cout[0] (adder)                                 0.026     4.304
$mul~1-add0-8[1].cin[0] (adder)                                  0.000     4.304
$mul~1-add0-8[1].cout[0] (adder)                                 0.026     4.330
$mul~1-add0-9[1].cin[0] (adder)                                  0.000     4.330
$mul~1-add0-9[1].cout[0] (adder)                                 0.026     4.355
$mul~1-add0-10[1].cin[0] (adder)                                 0.000     4.355
$mul~1-add0-10[1].cout[0] (adder)                                0.026     4.381
$mul~1-add0-11[1].cin[0] (adder)                                 0.000     4.381
$mul~1-add0-11[1].cout[0] (adder)                                0.026     4.406
$mul~1-add0-12[1].cin[0] (adder)                                 0.000     4.406
$mul~1-add0-12[1].cout[0] (adder)                                0.026     4.432
$mul~1-add0-13[1].cin[0] (adder)                                 0.000     4.432
$mul~1-add0-13[1].cout[0] (adder)                                0.026     4.457
$mul~1-add0-14[1].cin[0] (adder)                                 0.000     4.457
$mul~1-add0-14[1].cout[0] (adder)                                0.026     4.483
$mul~1-add0-15[1].cin[0] (adder)                                 0.000     4.483
$mul~1-add0-15[1].cout[0] (adder)                                0.026     4.509
$mul~1-add0-16[1].cin[0] (adder)                                 0.000     4.509
$mul~1-add0-16[1].cout[0] (adder)                                0.026     4.534
$mul~1-add0-17[1].cin[0] (adder)                                 0.000     4.534
$mul~1-add0-17[1].cout[0] (adder)                                0.026     4.560
$mul~1-add0-18[1].cin[0] (adder)                                 0.000     4.560
$mul~1-add0-18[1].sumout[0] (adder)                              0.035     4.595
$mul~1-add1-18[1].a[0] (adder)                                   0.792     5.387
$mul~1-add1-18[1].sumout[0] (adder)                              0.069     5.456
n1042.in[1] (.names)                                             0.660     6.116
n1042.out[0] (.names)                                            0.153     6.270
$sdff~0^Q~44.D[0] (.latch)                                       0.019     6.289
data arrival time                                                          6.289

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~44.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.289
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.265


#Path 25
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~51.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].sumout[0] (adder)                               0.069     4.298
$mul~1-add1-6[1].a[0] (adder)                                    0.792     5.090
$mul~1-add1-6[1].cout[0] (adder)                                 0.049     5.139
$mul~1-add1-7[1].cin[0] (adder)                                  0.000     5.139
$mul~1-add1-7[1].cout[0] (adder)                                 0.026     5.165
$mul~1-add1-8[1].cin[0] (adder)                                  0.000     5.165
$mul~1-add1-8[1].cout[0] (adder)                                 0.026     5.191
$mul~1-add1-9[1].cin[0] (adder)                                  0.000     5.191
$mul~1-add1-9[1].cout[0] (adder)                                 0.026     5.216
$mul~1-add1-10[1].cin[0] (adder)                                 0.000     5.216
$mul~1-add1-10[1].cout[0] (adder)                                0.026     5.242
$mul~1-add1-11[1].cin[0] (adder)                                 0.000     5.242
$mul~1-add1-11[1].cout[0] (adder)                                0.026     5.267
$mul~1-add1-12[1].cin[0] (adder)                                 0.000     5.267
$mul~1-add1-12[1].cout[0] (adder)                                0.026     5.293
$mul~1-add1-13[1].cin[0] (adder)                                 0.000     5.293
$mul~1-add1-13[1].cout[0] (adder)                                0.026     5.318
$mul~1-add1-14[1].cin[0] (adder)                                 0.000     5.318
$mul~1-add1-14[1].cout[0] (adder)                                0.026     5.344
$mul~1-add1-15[1].cin[0] (adder)                                 0.000     5.344
$mul~1-add1-15[1].cout[0] (adder)                                0.026     5.369
$mul~1-add1-16[1].cin[0] (adder)                                 0.000     5.369
$mul~1-add1-16[1].cout[0] (adder)                                0.026     5.395
$mul~1-add1-17[1].cin[0] (adder)                                 0.000     5.395
$mul~1-add1-17[1].cout[0] (adder)                                0.026     5.421
$mul~1-add1-18[1].cin[0] (adder)                                 0.000     5.421
$mul~1-add1-18[1].cout[0] (adder)                                0.026     5.446
$mul~1-add1-19[1].cin[0] (adder)                                 0.000     5.446
$mul~1-add1-19[1].cout[0] (adder)                                0.026     5.472
$mul~1-add1-20[1].cin[0] (adder)                                 0.018     5.490
$mul~1-add1-20[1].cout[0] (adder)                                0.026     5.516
$mul~1-add1-21[1].cin[0] (adder)                                 0.000     5.516
$mul~1-add1-21[1].cout[0] (adder)                                0.026     5.541
$mul~1-add1-22[1].cin[0] (adder)                                 0.000     5.541
$mul~1-add1-22[1].cout[0] (adder)                                0.026     5.567
$mul~1-add1-23[1].cin[0] (adder)                                 0.000     5.567
$mul~1-add1-23[1].cout[0] (adder)                                0.026     5.592
$mul~1-add1-24[1].cin[0] (adder)                                 0.000     5.592
$mul~1-add1-24[1].cout[0] (adder)                                0.026     5.618
$mul~1-add1-25[1].cin[0] (adder)                                 0.000     5.618
$mul~1-add1-25[1].sumout[0] (adder)                              0.035     5.653
n1077.in[1] (.names)                                             0.452     6.106
n1077.out[0] (.names)                                            0.153     6.259
$sdff~0^Q~51.D[0] (.latch)                                       0.019     6.278
data arrival time                                                          6.278

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~51.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.278
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.255


#Path 26
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~50.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].sumout[0] (adder)                               0.069     4.298
$mul~1-add1-6[1].a[0] (adder)                                    0.792     5.090
$mul~1-add1-6[1].cout[0] (adder)                                 0.049     5.139
$mul~1-add1-7[1].cin[0] (adder)                                  0.000     5.139
$mul~1-add1-7[1].cout[0] (adder)                                 0.026     5.165
$mul~1-add1-8[1].cin[0] (adder)                                  0.000     5.165
$mul~1-add1-8[1].cout[0] (adder)                                 0.026     5.191
$mul~1-add1-9[1].cin[0] (adder)                                  0.000     5.191
$mul~1-add1-9[1].cout[0] (adder)                                 0.026     5.216
$mul~1-add1-10[1].cin[0] (adder)                                 0.000     5.216
$mul~1-add1-10[1].cout[0] (adder)                                0.026     5.242
$mul~1-add1-11[1].cin[0] (adder)                                 0.000     5.242
$mul~1-add1-11[1].cout[0] (adder)                                0.026     5.267
$mul~1-add1-12[1].cin[0] (adder)                                 0.000     5.267
$mul~1-add1-12[1].cout[0] (adder)                                0.026     5.293
$mul~1-add1-13[1].cin[0] (adder)                                 0.000     5.293
$mul~1-add1-13[1].cout[0] (adder)                                0.026     5.318
$mul~1-add1-14[1].cin[0] (adder)                                 0.000     5.318
$mul~1-add1-14[1].cout[0] (adder)                                0.026     5.344
$mul~1-add1-15[1].cin[0] (adder)                                 0.000     5.344
$mul~1-add1-15[1].cout[0] (adder)                                0.026     5.369
$mul~1-add1-16[1].cin[0] (adder)                                 0.000     5.369
$mul~1-add1-16[1].cout[0] (adder)                                0.026     5.395
$mul~1-add1-17[1].cin[0] (adder)                                 0.000     5.395
$mul~1-add1-17[1].cout[0] (adder)                                0.026     5.421
$mul~1-add1-18[1].cin[0] (adder)                                 0.000     5.421
$mul~1-add1-18[1].cout[0] (adder)                                0.026     5.446
$mul~1-add1-19[1].cin[0] (adder)                                 0.000     5.446
$mul~1-add1-19[1].cout[0] (adder)                                0.026     5.472
$mul~1-add1-20[1].cin[0] (adder)                                 0.018     5.490
$mul~1-add1-20[1].cout[0] (adder)                                0.026     5.516
$mul~1-add1-21[1].cin[0] (adder)                                 0.000     5.516
$mul~1-add1-21[1].cout[0] (adder)                                0.026     5.541
$mul~1-add1-22[1].cin[0] (adder)                                 0.000     5.541
$mul~1-add1-22[1].cout[0] (adder)                                0.026     5.567
$mul~1-add1-23[1].cin[0] (adder)                                 0.000     5.567
$mul~1-add1-23[1].cout[0] (adder)                                0.026     5.592
$mul~1-add1-24[1].cin[0] (adder)                                 0.000     5.592
$mul~1-add1-24[1].sumout[0] (adder)                              0.035     5.628
n1072.in[1] (.names)                                             0.452     6.080
n1072.out[0] (.names)                                            0.153     6.234
$sdff~0^Q~50.D[0] (.latch)                                       0.019     6.253
data arrival time                                                          6.253

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~50.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.253
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.229


#Path 27
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~41.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].cout[0] (adder)                                 0.049     4.279
$mul~1-add0-7[1].cin[0] (adder)                                  0.000     4.279
$mul~1-add0-7[1].cout[0] (adder)                                 0.026     4.304
$mul~1-add0-8[1].cin[0] (adder)                                  0.000     4.304
$mul~1-add0-8[1].cout[0] (adder)                                 0.026     4.330
$mul~1-add0-9[1].cin[0] (adder)                                  0.000     4.330
$mul~1-add0-9[1].cout[0] (adder)                                 0.026     4.355
$mul~1-add0-10[1].cin[0] (adder)                                 0.000     4.355
$mul~1-add0-10[1].cout[0] (adder)                                0.026     4.381
$mul~1-add0-11[1].cin[0] (adder)                                 0.000     4.381
$mul~1-add0-11[1].cout[0] (adder)                                0.026     4.406
$mul~1-add0-12[1].cin[0] (adder)                                 0.000     4.406
$mul~1-add0-12[1].cout[0] (adder)                                0.026     4.432
$mul~1-add0-13[1].cin[0] (adder)                                 0.000     4.432
$mul~1-add0-13[1].cout[0] (adder)                                0.026     4.457
$mul~1-add0-14[1].cin[0] (adder)                                 0.000     4.457
$mul~1-add0-14[1].cout[0] (adder)                                0.026     4.483
$mul~1-add0-15[1].cin[0] (adder)                                 0.000     4.483
$mul~1-add0-15[1].sumout[0] (adder)                              0.035     4.519
$mul~1-add1-15[1].a[0] (adder)                                   0.792     5.311
$mul~1-add1-15[1].sumout[0] (adder)                              0.069     5.379
n1027.in[1] (.names)                                             0.660     6.040
n1027.out[0] (.names)                                            0.153     6.193
$sdff~0^Q~41.D[0] (.latch)                                       0.019     6.212
data arrival time                                                          6.212

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~41.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.212
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.188


#Path 28
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~40.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].cout[0] (adder)                                 0.049     4.279
$mul~1-add0-7[1].cin[0] (adder)                                  0.000     4.279
$mul~1-add0-7[1].cout[0] (adder)                                 0.026     4.304
$mul~1-add0-8[1].cin[0] (adder)                                  0.000     4.304
$mul~1-add0-8[1].cout[0] (adder)                                 0.026     4.330
$mul~1-add0-9[1].cin[0] (adder)                                  0.000     4.330
$mul~1-add0-9[1].cout[0] (adder)                                 0.026     4.355
$mul~1-add0-10[1].cin[0] (adder)                                 0.000     4.355
$mul~1-add0-10[1].cout[0] (adder)                                0.026     4.381
$mul~1-add0-11[1].cin[0] (adder)                                 0.000     4.381
$mul~1-add0-11[1].cout[0] (adder)                                0.026     4.406
$mul~1-add0-12[1].cin[0] (adder)                                 0.000     4.406
$mul~1-add0-12[1].cout[0] (adder)                                0.026     4.432
$mul~1-add0-13[1].cin[0] (adder)                                 0.000     4.432
$mul~1-add0-13[1].cout[0] (adder)                                0.026     4.457
$mul~1-add0-14[1].cin[0] (adder)                                 0.000     4.457
$mul~1-add0-14[1].sumout[0] (adder)                              0.035     4.493
$mul~1-add1-14[1].a[0] (adder)                                   0.792     5.285
$mul~1-add1-14[1].sumout[0] (adder)                              0.069     5.354
n1022.in[1] (.names)                                             0.660     6.014
n1022.out[0] (.names)                                            0.153     6.167
$sdff~0^Q~40.D[0] (.latch)                                       0.019     6.186
data arrival time                                                          6.186

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~40.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.186
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.163


#Path 29
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~47.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].sumout[0] (adder)                               0.069     4.298
$mul~1-add1-6[1].a[0] (adder)                                    0.792     5.090
$mul~1-add1-6[1].cout[0] (adder)                                 0.049     5.139
$mul~1-add1-7[1].cin[0] (adder)                                  0.000     5.139
$mul~1-add1-7[1].cout[0] (adder)                                 0.026     5.165
$mul~1-add1-8[1].cin[0] (adder)                                  0.000     5.165
$mul~1-add1-8[1].cout[0] (adder)                                 0.026     5.191
$mul~1-add1-9[1].cin[0] (adder)                                  0.000     5.191
$mul~1-add1-9[1].cout[0] (adder)                                 0.026     5.216
$mul~1-add1-10[1].cin[0] (adder)                                 0.000     5.216
$mul~1-add1-10[1].cout[0] (adder)                                0.026     5.242
$mul~1-add1-11[1].cin[0] (adder)                                 0.000     5.242
$mul~1-add1-11[1].cout[0] (adder)                                0.026     5.267
$mul~1-add1-12[1].cin[0] (adder)                                 0.000     5.267
$mul~1-add1-12[1].cout[0] (adder)                                0.026     5.293
$mul~1-add1-13[1].cin[0] (adder)                                 0.000     5.293
$mul~1-add1-13[1].cout[0] (adder)                                0.026     5.318
$mul~1-add1-14[1].cin[0] (adder)                                 0.000     5.318
$mul~1-add1-14[1].cout[0] (adder)                                0.026     5.344
$mul~1-add1-15[1].cin[0] (adder)                                 0.000     5.344
$mul~1-add1-15[1].cout[0] (adder)                                0.026     5.369
$mul~1-add1-16[1].cin[0] (adder)                                 0.000     5.369
$mul~1-add1-16[1].cout[0] (adder)                                0.026     5.395
$mul~1-add1-17[1].cin[0] (adder)                                 0.000     5.395
$mul~1-add1-17[1].cout[0] (adder)                                0.026     5.421
$mul~1-add1-18[1].cin[0] (adder)                                 0.000     5.421
$mul~1-add1-18[1].cout[0] (adder)                                0.026     5.446
$mul~1-add1-19[1].cin[0] (adder)                                 0.000     5.446
$mul~1-add1-19[1].cout[0] (adder)                                0.026     5.472
$mul~1-add1-20[1].cin[0] (adder)                                 0.018     5.490
$mul~1-add1-20[1].cout[0] (adder)                                0.026     5.516
$mul~1-add1-21[1].cin[0] (adder)                                 0.000     5.516
$mul~1-add1-21[1].sumout[0] (adder)                              0.035     5.551
n1057.in[1] (.names)                                             0.452     6.004
n1057.out[0] (.names)                                            0.153     6.157
$sdff~0^Q~47.D[0] (.latch)                                       0.019     6.176
data arrival time                                                          6.176

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~47.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.176
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.152


#Path 30
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~39.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].sumout[0] (adder)                               0.069     4.298
$mul~1-add1-6[1].a[0] (adder)                                    0.792     5.090
$mul~1-add1-6[1].cout[0] (adder)                                 0.049     5.139
$mul~1-add1-7[1].cin[0] (adder)                                  0.000     5.139
$mul~1-add1-7[1].cout[0] (adder)                                 0.026     5.165
$mul~1-add1-8[1].cin[0] (adder)                                  0.000     5.165
$mul~1-add1-8[1].cout[0] (adder)                                 0.026     5.191
$mul~1-add1-9[1].cin[0] (adder)                                  0.000     5.191
$mul~1-add1-9[1].cout[0] (adder)                                 0.026     5.216
$mul~1-add1-10[1].cin[0] (adder)                                 0.000     5.216
$mul~1-add1-10[1].cout[0] (adder)                                0.026     5.242
$mul~1-add1-11[1].cin[0] (adder)                                 0.000     5.242
$mul~1-add1-11[1].cout[0] (adder)                                0.026     5.267
$mul~1-add1-12[1].cin[0] (adder)                                 0.000     5.267
$mul~1-add1-12[1].cout[0] (adder)                                0.026     5.293
$mul~1-add1-13[1].cin[0] (adder)                                 0.000     5.293
$mul~1-add1-13[1].sumout[0] (adder)                              0.035     5.328
n1017.in[1] (.names)                                             0.660     5.989
n1017.out[0] (.names)                                            0.153     6.142
$sdff~0^Q~39.D[0] (.latch)                                       0.019     6.161
data arrival time                                                          6.161

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~39.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.161
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.137


#Path 31
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~46.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].sumout[0] (adder)                               0.069     4.298
$mul~1-add1-6[1].a[0] (adder)                                    0.792     5.090
$mul~1-add1-6[1].cout[0] (adder)                                 0.049     5.139
$mul~1-add1-7[1].cin[0] (adder)                                  0.000     5.139
$mul~1-add1-7[1].cout[0] (adder)                                 0.026     5.165
$mul~1-add1-8[1].cin[0] (adder)                                  0.000     5.165
$mul~1-add1-8[1].cout[0] (adder)                                 0.026     5.191
$mul~1-add1-9[1].cin[0] (adder)                                  0.000     5.191
$mul~1-add1-9[1].cout[0] (adder)                                 0.026     5.216
$mul~1-add1-10[1].cin[0] (adder)                                 0.000     5.216
$mul~1-add1-10[1].cout[0] (adder)                                0.026     5.242
$mul~1-add1-11[1].cin[0] (adder)                                 0.000     5.242
$mul~1-add1-11[1].cout[0] (adder)                                0.026     5.267
$mul~1-add1-12[1].cin[0] (adder)                                 0.000     5.267
$mul~1-add1-12[1].cout[0] (adder)                                0.026     5.293
$mul~1-add1-13[1].cin[0] (adder)                                 0.000     5.293
$mul~1-add1-13[1].cout[0] (adder)                                0.026     5.318
$mul~1-add1-14[1].cin[0] (adder)                                 0.000     5.318
$mul~1-add1-14[1].cout[0] (adder)                                0.026     5.344
$mul~1-add1-15[1].cin[0] (adder)                                 0.000     5.344
$mul~1-add1-15[1].cout[0] (adder)                                0.026     5.369
$mul~1-add1-16[1].cin[0] (adder)                                 0.000     5.369
$mul~1-add1-16[1].cout[0] (adder)                                0.026     5.395
$mul~1-add1-17[1].cin[0] (adder)                                 0.000     5.395
$mul~1-add1-17[1].cout[0] (adder)                                0.026     5.421
$mul~1-add1-18[1].cin[0] (adder)                                 0.000     5.421
$mul~1-add1-18[1].cout[0] (adder)                                0.026     5.446
$mul~1-add1-19[1].cin[0] (adder)                                 0.000     5.446
$mul~1-add1-19[1].cout[0] (adder)                                0.026     5.472
$mul~1-add1-20[1].cin[0] (adder)                                 0.018     5.490
$mul~1-add1-20[1].sumout[0] (adder)                              0.035     5.526
n1052.in[1] (.names)                                             0.452     5.978
n1052.out[0] (.names)                                            0.153     6.131
$sdff~0^Q~46.D[0] (.latch)                                       0.019     6.150
data arrival time                                                          6.150

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~46.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.150
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.127


#Path 32
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~38.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].sumout[0] (adder)                               0.069     4.298
$mul~1-add1-6[1].a[0] (adder)                                    0.792     5.090
$mul~1-add1-6[1].cout[0] (adder)                                 0.049     5.139
$mul~1-add1-7[1].cin[0] (adder)                                  0.000     5.139
$mul~1-add1-7[1].cout[0] (adder)                                 0.026     5.165
$mul~1-add1-8[1].cin[0] (adder)                                  0.000     5.165
$mul~1-add1-8[1].cout[0] (adder)                                 0.026     5.191
$mul~1-add1-9[1].cin[0] (adder)                                  0.000     5.191
$mul~1-add1-9[1].cout[0] (adder)                                 0.026     5.216
$mul~1-add1-10[1].cin[0] (adder)                                 0.000     5.216
$mul~1-add1-10[1].cout[0] (adder)                                0.026     5.242
$mul~1-add1-11[1].cin[0] (adder)                                 0.000     5.242
$mul~1-add1-11[1].cout[0] (adder)                                0.026     5.267
$mul~1-add1-12[1].cin[0] (adder)                                 0.000     5.267
$mul~1-add1-12[1].sumout[0] (adder)                              0.035     5.303
n1012.in[1] (.names)                                             0.660     5.963
n1012.out[0] (.names)                                            0.153     6.116
$sdff~0^Q~38.D[0] (.latch)                                       0.019     6.135
data arrival time                                                          6.135

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~38.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.112


#Path 33
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~37.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].cout[0] (adder)                                 0.049     4.279
$mul~1-add0-7[1].cin[0] (adder)                                  0.000     4.279
$mul~1-add0-7[1].cout[0] (adder)                                 0.026     4.304
$mul~1-add0-8[1].cin[0] (adder)                                  0.000     4.304
$mul~1-add0-8[1].cout[0] (adder)                                 0.026     4.330
$mul~1-add0-9[1].cin[0] (adder)                                  0.000     4.330
$mul~1-add0-9[1].cout[0] (adder)                                 0.026     4.355
$mul~1-add0-10[1].cin[0] (adder)                                 0.000     4.355
$mul~1-add0-10[1].cout[0] (adder)                                0.026     4.381
$mul~1-add0-11[1].cin[0] (adder)                                 0.000     4.381
$mul~1-add0-11[1].sumout[0] (adder)                              0.035     4.416
$mul~1-add1-11[1].a[0] (adder)                                   0.792     5.208
$mul~1-add1-11[1].sumout[0] (adder)                              0.069     5.277
n1007.in[1] (.names)                                             0.660     5.937
n1007.out[0] (.names)                                            0.153     6.091
$sdff~0^Q~37.D[0] (.latch)                                       0.019     6.110
data arrival time                                                          6.110

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~37.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.110
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.086


#Path 34
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~36.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].cout[0] (adder)                                 0.049     4.279
$mul~1-add0-7[1].cin[0] (adder)                                  0.000     4.279
$mul~1-add0-7[1].cout[0] (adder)                                 0.026     4.304
$mul~1-add0-8[1].cin[0] (adder)                                  0.000     4.304
$mul~1-add0-8[1].cout[0] (adder)                                 0.026     4.330
$mul~1-add0-9[1].cin[0] (adder)                                  0.000     4.330
$mul~1-add0-9[1].cout[0] (adder)                                 0.026     4.355
$mul~1-add0-10[1].cin[0] (adder)                                 0.000     4.355
$mul~1-add0-10[1].sumout[0] (adder)                              0.035     4.391
$mul~1-add1-10[1].a[0] (adder)                                   0.792     5.183
$mul~1-add1-10[1].sumout[0] (adder)                              0.069     5.252
n1002.in[1] (.names)                                             0.660     5.912
n1002.out[0] (.names)                                            0.153     6.065
$sdff~0^Q~36.D[0] (.latch)                                       0.019     6.084
data arrival time                                                          6.084

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~36.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.084
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.061


#Path 35
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~43.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].sumout[0] (adder)                               0.069     4.298
$mul~1-add1-6[1].a[0] (adder)                                    0.792     5.090
$mul~1-add1-6[1].cout[0] (adder)                                 0.049     5.139
$mul~1-add1-7[1].cin[0] (adder)                                  0.000     5.139
$mul~1-add1-7[1].cout[0] (adder)                                 0.026     5.165
$mul~1-add1-8[1].cin[0] (adder)                                  0.000     5.165
$mul~1-add1-8[1].cout[0] (adder)                                 0.026     5.191
$mul~1-add1-9[1].cin[0] (adder)                                  0.000     5.191
$mul~1-add1-9[1].cout[0] (adder)                                 0.026     5.216
$mul~1-add1-10[1].cin[0] (adder)                                 0.000     5.216
$mul~1-add1-10[1].cout[0] (adder)                                0.026     5.242
$mul~1-add1-11[1].cin[0] (adder)                                 0.000     5.242
$mul~1-add1-11[1].cout[0] (adder)                                0.026     5.267
$mul~1-add1-12[1].cin[0] (adder)                                 0.000     5.267
$mul~1-add1-12[1].cout[0] (adder)                                0.026     5.293
$mul~1-add1-13[1].cin[0] (adder)                                 0.000     5.293
$mul~1-add1-13[1].cout[0] (adder)                                0.026     5.318
$mul~1-add1-14[1].cin[0] (adder)                                 0.000     5.318
$mul~1-add1-14[1].cout[0] (adder)                                0.026     5.344
$mul~1-add1-15[1].cin[0] (adder)                                 0.000     5.344
$mul~1-add1-15[1].cout[0] (adder)                                0.026     5.369
$mul~1-add1-16[1].cin[0] (adder)                                 0.000     5.369
$mul~1-add1-16[1].cout[0] (adder)                                0.026     5.395
$mul~1-add1-17[1].cin[0] (adder)                                 0.000     5.395
$mul~1-add1-17[1].sumout[0] (adder)                              0.035     5.430
n1037.in[1] (.names)                                             0.452     5.883
n1037.out[0] (.names)                                            0.153     6.036
$sdff~0^Q~43.D[0] (.latch)                                       0.019     6.055
data arrival time                                                          6.055

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~43.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.055
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.032


#Path 36
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~42.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].sumout[0] (adder)                               0.069     4.298
$mul~1-add1-6[1].a[0] (adder)                                    0.792     5.090
$mul~1-add1-6[1].cout[0] (adder)                                 0.049     5.139
$mul~1-add1-7[1].cin[0] (adder)                                  0.000     5.139
$mul~1-add1-7[1].cout[0] (adder)                                 0.026     5.165
$mul~1-add1-8[1].cin[0] (adder)                                  0.000     5.165
$mul~1-add1-8[1].cout[0] (adder)                                 0.026     5.191
$mul~1-add1-9[1].cin[0] (adder)                                  0.000     5.191
$mul~1-add1-9[1].cout[0] (adder)                                 0.026     5.216
$mul~1-add1-10[1].cin[0] (adder)                                 0.000     5.216
$mul~1-add1-10[1].cout[0] (adder)                                0.026     5.242
$mul~1-add1-11[1].cin[0] (adder)                                 0.000     5.242
$mul~1-add1-11[1].cout[0] (adder)                                0.026     5.267
$mul~1-add1-12[1].cin[0] (adder)                                 0.000     5.267
$mul~1-add1-12[1].cout[0] (adder)                                0.026     5.293
$mul~1-add1-13[1].cin[0] (adder)                                 0.000     5.293
$mul~1-add1-13[1].cout[0] (adder)                                0.026     5.318
$mul~1-add1-14[1].cin[0] (adder)                                 0.000     5.318
$mul~1-add1-14[1].cout[0] (adder)                                0.026     5.344
$mul~1-add1-15[1].cin[0] (adder)                                 0.000     5.344
$mul~1-add1-15[1].cout[0] (adder)                                0.026     5.369
$mul~1-add1-16[1].cin[0] (adder)                                 0.000     5.369
$mul~1-add1-16[1].sumout[0] (adder)                              0.035     5.405
n1032.in[1] (.names)                                             0.452     5.857
n1032.out[0] (.names)                                            0.153     6.011
$sdff~0^Q~42.D[0] (.latch)                                       0.019     6.030
data arrival time                                                          6.030

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~42.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -6.030
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.006


#Path 37
Startpoint: a~28.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~28.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[1] (multiply)                                      1.129     1.129
$mul~1-2[0].out[0] (multiply)                                    2.140     3.269
$mul~1-add0-1[1].a[0] (adder)                                    0.752     4.021
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     4.071
$mul~1-add0-2[1].cin[0] (adder)                                  0.000     4.071
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     4.096
$mul~1-add0-3[1].cin[0] (adder)                                  0.000     4.096
$mul~1-add0-3[1].sumout[0] (adder)                               0.035     4.132
$mul~1-add1-3[1].a[0] (adder)                                    0.792     4.924
$mul~1-add1-3[1].cout[0] (adder)                                 0.049     4.973
$mul~1-add1-4[1].cin[0] (adder)                                  0.000     4.973
$mul~1-add1-4[1].cout[0] (adder)                                 0.026     4.999
$mul~1-add1-5[1].cin[0] (adder)                                  0.000     4.999
$mul~1-add1-5[1].sumout[0] (adder)                               0.035     5.034
n977.in[1] (.names)                                              0.660     5.694
n977.out[0] (.names)                                             0.153     5.848
$sdff~0^Q~31.D[0] (.latch)                                       0.019     5.867
data arrival time                                                          5.867

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~31.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -5.867
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.843


#Path 38
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~35.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].sumout[0] (adder)                               0.069     4.298
$mul~1-add1-6[1].a[0] (adder)                                    0.792     5.090
$mul~1-add1-6[1].cout[0] (adder)                                 0.049     5.139
$mul~1-add1-7[1].cin[0] (adder)                                  0.000     5.139
$mul~1-add1-7[1].cout[0] (adder)                                 0.026     5.165
$mul~1-add1-8[1].cin[0] (adder)                                  0.000     5.165
$mul~1-add1-8[1].cout[0] (adder)                                 0.026     5.191
$mul~1-add1-9[1].cin[0] (adder)                                  0.000     5.191
$mul~1-add1-9[1].sumout[0] (adder)                               0.035     5.226
n997.in[1] (.names)                                              0.452     5.678
n997.out[0] (.names)                                             0.153     5.832
$sdff~0^Q~35.D[0] (.latch)                                       0.019     5.851
data arrival time                                                          5.851

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~35.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -5.851
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.827


#Path 39
Startpoint: a~28.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~28.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[1] (multiply)                                      1.129     1.129
$mul~1-2[0].out[0] (multiply)                                    2.140     3.269
$mul~1-add0-1[1].a[0] (adder)                                    0.752     4.021
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     4.071
$mul~1-add0-2[1].cin[0] (adder)                                  0.000     4.071
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     4.096
$mul~1-add0-3[1].cin[0] (adder)                                  0.000     4.096
$mul~1-add0-3[1].sumout[0] (adder)                               0.035     4.132
$mul~1-add1-3[1].a[0] (adder)                                    0.792     4.924
$mul~1-add1-3[1].cout[0] (adder)                                 0.049     4.973
$mul~1-add1-4[1].cin[0] (adder)                                  0.000     4.973
$mul~1-add1-4[1].sumout[0] (adder)                               0.035     5.009
n972.in[1] (.names)                                              0.660     5.669
n972.out[0] (.names)                                             0.153     5.822
$sdff~0^Q~30.D[0] (.latch)                                       0.019     5.841
data arrival time                                                          5.841

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~30.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -5.841
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.818


#Path 40
Startpoint: a~28.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~28.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[1] (multiply)                                      1.129     1.129
$mul~1-2[0].out[0] (multiply)                                    2.140     3.269
$mul~1-add0-1[1].a[0] (adder)                                    0.752     4.021
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     4.071
$mul~1-add0-2[1].cin[0] (adder)                                  0.000     4.071
$mul~1-add0-2[1].cout[0] (adder)                                 0.026     4.096
$mul~1-add0-3[1].cin[0] (adder)                                  0.000     4.096
$mul~1-add0-3[1].sumout[0] (adder)                               0.035     4.132
$mul~1-add1-3[1].a[0] (adder)                                    0.792     4.924
$mul~1-add1-3[1].sumout[0] (adder)                               0.069     4.993
n967.in[1] (.names)                                              0.660     5.653
n967.out[0] (.names)                                             0.153     5.806
$sdff~0^Q~29.D[0] (.latch)                                       0.019     5.825
data arrival time                                                          5.825

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~29.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -5.825
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.802


#Path 41
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~34.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].sumout[0] (adder)                               0.069     4.298
$mul~1-add1-6[1].a[0] (adder)                                    0.792     5.090
$mul~1-add1-6[1].cout[0] (adder)                                 0.049     5.139
$mul~1-add1-7[1].cin[0] (adder)                                  0.000     5.139
$mul~1-add1-7[1].cout[0] (adder)                                 0.026     5.165
$mul~1-add1-8[1].cin[0] (adder)                                  0.000     5.165
$mul~1-add1-8[1].sumout[0] (adder)                               0.035     5.200
n992.in[1] (.names)                                              0.452     5.653
n992.out[0] (.names)                                             0.153     5.806
$sdff~0^Q~34.D[0] (.latch)                                       0.019     5.825
data arrival time                                                          5.825

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~34.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -5.825
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.802


#Path 42
Startpoint: a~28.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~28.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[1] (multiply)                                      1.129     1.129
$mul~1-2[0].out[0] (multiply)                                    2.140     3.269
$mul~1-add0-1[1].a[0] (adder)                                    0.752     4.021
$mul~1-add0-1[1].cout[0] (adder)                                 0.049     4.071
$mul~1-add0-2[1].cin[0] (adder)                                  0.000     4.071
$mul~1-add0-2[1].sumout[0] (adder)                               0.035     4.106
$mul~1-add1-2[1].a[0] (adder)                                    0.792     4.898
$mul~1-add1-2[1].sumout[0] (adder)                               0.069     4.967
n962.in[1] (.names)                                              0.660     5.627
n962.out[0] (.names)                                             0.153     5.781
$sdff~0^Q~28.D[0] (.latch)                                       0.019     5.800
data arrival time                                                          5.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -5.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.776


#Path 43
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~33.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].cout[0] (adder)                                 0.049     4.279
$mul~1-add0-7[1].cin[0] (adder)                                  0.000     4.279
$mul~1-add0-7[1].sumout[0] (adder)                               0.035     4.314
$mul~1-add1-7[1].a[0] (adder)                                    0.792     5.106
$mul~1-add1-7[1].sumout[0] (adder)                               0.069     5.175
n987.in[1] (.names)                                              0.452     5.627
n987.out[0] (.names)                                             0.153     5.781
$sdff~0^Q~33.D[0] (.latch)                                       0.019     5.800
data arrival time                                                          5.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~33.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -5.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.776


#Path 44
Startpoint: a~1.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~32.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~1.inpad[0] (.input)                                            0.000     0.000
$mul~1-1[0].a[1] (multiply)                                      1.129     1.129
$mul~1-1[0].out[5] (multiply)                                    2.140     3.269
$mul~1-add0-6[1].b[0] (adder)                                    0.960     4.229
$mul~1-add0-6[1].sumout[0] (adder)                               0.069     4.298
$mul~1-add1-6[1].a[0] (adder)                                    0.792     5.090
$mul~1-add1-6[1].sumout[0] (adder)                               0.069     5.159
n982.in[1] (.names)                                              0.452     5.611
n982.out[0] (.names)                                             0.153     5.765
$sdff~0^Q~32.D[0] (.latch)                                       0.019     5.784
data arrival time                                                          5.784

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~32.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -5.784
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.760


#Path 45
Startpoint: a~28.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~28.inpad[0] (.input)                                           0.000     0.000
$mul~1-2[0].a[1] (multiply)                                      1.129     1.129
$mul~1-2[0].out[0] (multiply)                                    2.140     3.269
$mul~1-add0-1[1].a[0] (adder)                                    0.752     4.021
$mul~1-add0-1[1].sumout[0] (adder)                               0.069     4.090
$mul~1-add1-1[1].a[0] (adder)                                    0.584     4.674
$mul~1-add1-1[1].sumout[0] (adder)                               0.069     4.743
n957.in[1] (.names)                                              0.452     5.195
n957.out[0] (.names)                                             0.153     5.349
$sdff~0^Q~27.D[0] (.latch)                                       0.019     5.368
data arrival time                                                          5.368

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~27.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -5.368
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.344


#Path 46
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      1.337     1.337
$mul~1-0[0].out[7] (multiply)                                    2.140     3.477
n857.in[1] (.names)                                              0.621     4.098
n857.out[0] (.names)                                             0.153     4.251
$sdff~0^Q~7.D[0] (.latch)                                        0.019     4.270
data arrival time                                                          4.270

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~7.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -4.270
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 47
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      1.337     1.337
$mul~1-0[0].out[1] (multiply)                                    2.140     3.477
n827.in[1] (.names)                                              0.621     4.098
n827.out[0] (.names)                                             0.153     4.251
$sdff~0^Q~1.D[0] (.latch)                                        0.019     4.270
data arrival time                                                          4.270

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~1.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -4.270
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 48
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      1.337     1.337
$mul~1-0[0].out[8] (multiply)                                    2.140     3.477
n862.in[1] (.names)                                              0.621     4.098
n862.out[0] (.names)                                             0.153     4.251
$sdff~0^Q~8.D[0] (.latch)                                        0.019     4.270
data arrival time                                                          4.270

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~8.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -4.270
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 49
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      1.337     1.337
$mul~1-0[0].out[9] (multiply)                                    2.140     3.477
n867.in[1] (.names)                                              0.621     4.098
n867.out[0] (.names)                                             0.153     4.251
$sdff~0^Q~9.D[0] (.latch)                                        0.019     4.270
data arrival time                                                          4.270

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~9.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -4.270
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 50
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      1.337     1.337
$mul~1-0[0].out[10] (multiply)                                   2.140     3.477
n872.in[1] (.names)                                              0.621     4.098
n872.out[0] (.names)                                             0.153     4.251
$sdff~0^Q~10.D[0] (.latch)                                       0.019     4.270
data arrival time                                                          4.270

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~10.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -4.270
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 51
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      1.337     1.337
$mul~1-0[0].out[11] (multiply)                                   2.140     3.477
n877.in[1] (.names)                                              0.621     4.098
n877.out[0] (.names)                                             0.153     4.251
$sdff~0^Q~11.D[0] (.latch)                                       0.019     4.270
data arrival time                                                          4.270

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~11.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -4.270
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 52
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      1.337     1.337
$mul~1-0[0].out[12] (multiply)                                   2.140     3.477
n882.in[1] (.names)                                              0.621     4.098
n882.out[0] (.names)                                             0.153     4.251
$sdff~0^Q~12.D[0] (.latch)                                       0.019     4.270
data arrival time                                                          4.270

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~12.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -4.270
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 53
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      1.337     1.337
$mul~1-0[0].out[6] (multiply)                                    2.140     3.477
n852.in[1] (.names)                                              0.621     4.098
n852.out[0] (.names)                                             0.153     4.251
$sdff~0^Q~6.D[0] (.latch)                                        0.019     4.270
data arrival time                                                          4.270

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~6.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -4.270
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 54
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      1.337     1.337
$mul~1-0[0].out[5] (multiply)                                    2.140     3.477
n847.in[1] (.names)                                              0.621     4.098
n847.out[0] (.names)                                             0.153     4.251
$sdff~0^Q~5.D[0] (.latch)                                        0.019     4.270
data arrival time                                                          4.270

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~5.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -4.270
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 55
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      1.337     1.337
$mul~1-0[0].out[4] (multiply)                                    2.140     3.477
n842.in[1] (.names)                                              0.621     4.098
n842.out[0] (.names)                                             0.153     4.251
$sdff~0^Q~4.D[0] (.latch)                                        0.019     4.270
data arrival time                                                          4.270

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~4.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -4.270
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 56
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      1.337     1.337
$mul~1-0[0].out[3] (multiply)                                    2.140     3.477
n837.in[1] (.names)                                              0.621     4.098
n837.out[0] (.names)                                             0.153     4.251
$sdff~0^Q~3.D[0] (.latch)                                        0.019     4.270
data arrival time                                                          4.270

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~3.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -4.270
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 57
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      1.337     1.337
$mul~1-0[0].out[2] (multiply)                                    2.140     3.477
n832.in[1] (.names)                                              0.621     4.098
n832.out[0] (.names)                                             0.153     4.251
$sdff~0^Q~2.D[0] (.latch)                                        0.019     4.270
data arrival time                                                          4.270

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~2.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -4.270
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 58
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      1.337     1.337
$mul~1-0[0].out[0] (multiply)                                    2.140     3.477
n822.in[1] (.names)                                              0.621     4.098
n822.out[0] (.names)                                             0.153     4.251
$sdff~0^Q~0.D[0] (.latch)                                        0.019     4.270
data arrival time                                                          4.270

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~0.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -4.270
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 59
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      1.337     1.337
$mul~1-0[0].out[18] (multiply)                                   2.140     3.477
n912.in[1] (.names)                                              0.621     4.098
n912.out[0] (.names)                                             0.153     4.251
$sdff~0^Q~18.D[0] (.latch)                                       0.019     4.270
data arrival time                                                          4.270

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~18.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -4.270
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 60
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      1.337     1.337
$mul~1-0[0].out[14] (multiply)                                   2.140     3.477
n892.in[1] (.names)                                              0.621     4.098
n892.out[0] (.names)                                             0.153     4.251
$sdff~0^Q~14.D[0] (.latch)                                       0.019     4.270
data arrival time                                                          4.270

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~14.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -4.270
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 61
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      1.337     1.337
$mul~1-0[0].out[26] (multiply)                                   2.140     3.477
n952.in[1] (.names)                                              0.621     4.098
n952.out[0] (.names)                                             0.153     4.251
$sdff~0^Q~26.D[0] (.latch)                                       0.019     4.270
data arrival time                                                          4.270

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~26.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -4.270
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 62
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      1.337     1.337
$mul~1-0[0].out[25] (multiply)                                   2.140     3.477
n947.in[1] (.names)                                              0.621     4.098
n947.out[0] (.names)                                             0.153     4.251
$sdff~0^Q~25.D[0] (.latch)                                       0.019     4.270
data arrival time                                                          4.270

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~25.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -4.270
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 63
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      1.337     1.337
$mul~1-0[0].out[24] (multiply)                                   2.140     3.477
n942.in[1] (.names)                                              0.621     4.098
n942.out[0] (.names)                                             0.153     4.251
$sdff~0^Q~24.D[0] (.latch)                                       0.019     4.270
data arrival time                                                          4.270

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~24.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -4.270
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 64
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      1.337     1.337
$mul~1-0[0].out[23] (multiply)                                   2.140     3.477
n937.in[1] (.names)                                              0.621     4.098
n937.out[0] (.names)                                             0.153     4.251
$sdff~0^Q~23.D[0] (.latch)                                       0.019     4.270
data arrival time                                                          4.270

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~23.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -4.270
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 65
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      1.337     1.337
$mul~1-0[0].out[22] (multiply)                                   2.140     3.477
n932.in[1] (.names)                                              0.621     4.098
n932.out[0] (.names)                                             0.153     4.251
$sdff~0^Q~22.D[0] (.latch)                                       0.019     4.270
data arrival time                                                          4.270

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~22.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -4.270
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 66
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      1.337     1.337
$mul~1-0[0].out[21] (multiply)                                   2.140     3.477
n927.in[1] (.names)                                              0.621     4.098
n927.out[0] (.names)                                             0.153     4.251
$sdff~0^Q~21.D[0] (.latch)                                       0.019     4.270
data arrival time                                                          4.270

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~21.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -4.270
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 67
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      1.337     1.337
$mul~1-0[0].out[20] (multiply)                                   2.140     3.477
n922.in[1] (.names)                                              0.621     4.098
n922.out[0] (.names)                                             0.153     4.251
$sdff~0^Q~20.D[0] (.latch)                                       0.019     4.270
data arrival time                                                          4.270

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~20.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -4.270
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 68
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      1.337     1.337
$mul~1-0[0].out[19] (multiply)                                   2.140     3.477
n917.in[1] (.names)                                              0.621     4.098
n917.out[0] (.names)                                             0.153     4.251
$sdff~0^Q~19.D[0] (.latch)                                       0.019     4.270
data arrival time                                                          4.270

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~19.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -4.270
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 69
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      1.337     1.337
$mul~1-0[0].out[13] (multiply)                                   2.140     3.477
n887.in[1] (.names)                                              0.621     4.098
n887.out[0] (.names)                                             0.153     4.251
$sdff~0^Q~13.D[0] (.latch)                                       0.019     4.270
data arrival time                                                          4.270

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~13.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -4.270
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 70
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      1.337     1.337
$mul~1-0[0].out[17] (multiply)                                   2.140     3.477
n907.in[1] (.names)                                              0.621     4.098
n907.out[0] (.names)                                             0.153     4.251
$sdff~0^Q~17.D[0] (.latch)                                       0.019     4.270
data arrival time                                                          4.270

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~17.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -4.270
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 71
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      1.337     1.337
$mul~1-0[0].out[16] (multiply)                                   2.140     3.477
n902.in[1] (.names)                                              0.621     4.098
n902.out[0] (.names)                                             0.153     4.251
$sdff~0^Q~16.D[0] (.latch)                                       0.019     4.270
data arrival time                                                          4.270

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~16.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -4.270
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 72
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~0^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
$mul~1-0[0].a[0] (multiply)                                      1.337     1.337
$mul~1-0[0].out[15] (multiply)                                   2.140     3.477
n897.in[1] (.names)                                              0.621     4.098
n897.out[0] (.names)                                             0.153     4.251
$sdff~0^Q~15.D[0] (.latch)                                       0.019     4.270
data arrival time                                                          4.270

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~15.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.019     0.024
data required time                                                         0.024
--------------------------------------------------------------------------------
data required time                                                         0.024
data arrival time                                                         -4.270
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.246


#Path 73
Startpoint: $sdff~0^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : hard_model~2^out~0.out[54] (hard_model clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
$sdff~0^Q~28.Q[0] (.latch) [clock-to-output]                     0.060     0.103
hard_model~2^out~0.a[28] (hard_model)                            1.617     1.720
hard_model~2^out~0.out[54] (hard_model)                          1.523     3.243
data arrival time                                                          3.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~2^out~0.clk[0] (hard_model)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.267


#Path 74
Startpoint: $sdff~0^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : hard_model~2^out~0.out[37] (hard_model clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
$sdff~0^Q~28.Q[0] (.latch) [clock-to-output]                     0.060     0.103
hard_model~2^out~0.a[28] (hard_model)                            1.617     1.720
hard_model~2^out~0.out[37] (hard_model)                          1.523     3.243
data arrival time                                                          3.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~2^out~0.clk[0] (hard_model)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.267


#Path 75
Startpoint: $sdff~0^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : hard_model~2^out~0.out[53] (hard_model clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
$sdff~0^Q~28.Q[0] (.latch) [clock-to-output]                     0.060     0.103
hard_model~2^out~0.a[28] (hard_model)                            1.617     1.720
hard_model~2^out~0.out[53] (hard_model)                          1.523     3.243
data arrival time                                                          3.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~2^out~0.clk[0] (hard_model)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.267


#Path 76
Startpoint: $sdff~0^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : hard_model~2^out~0.out[52] (hard_model clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
$sdff~0^Q~28.Q[0] (.latch) [clock-to-output]                     0.060     0.103
hard_model~2^out~0.a[28] (hard_model)                            1.617     1.720
hard_model~2^out~0.out[52] (hard_model)                          1.523     3.243
data arrival time                                                          3.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~2^out~0.clk[0] (hard_model)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.267


#Path 77
Startpoint: $sdff~0^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : hard_model~2^out~0.out[51] (hard_model clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
$sdff~0^Q~28.Q[0] (.latch) [clock-to-output]                     0.060     0.103
hard_model~2^out~0.a[28] (hard_model)                            1.617     1.720
hard_model~2^out~0.out[51] (hard_model)                          1.523     3.243
data arrival time                                                          3.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~2^out~0.clk[0] (hard_model)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.267


#Path 78
Startpoint: $sdff~0^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : hard_model~2^out~0.out[50] (hard_model clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
$sdff~0^Q~28.Q[0] (.latch) [clock-to-output]                     0.060     0.103
hard_model~2^out~0.a[28] (hard_model)                            1.617     1.720
hard_model~2^out~0.out[50] (hard_model)                          1.523     3.243
data arrival time                                                          3.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~2^out~0.clk[0] (hard_model)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.267


#Path 79
Startpoint: $sdff~0^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : hard_model~2^out~0.out[49] (hard_model clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
$sdff~0^Q~28.Q[0] (.latch) [clock-to-output]                     0.060     0.103
hard_model~2^out~0.a[28] (hard_model)                            1.617     1.720
hard_model~2^out~0.out[49] (hard_model)                          1.523     3.243
data arrival time                                                          3.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~2^out~0.clk[0] (hard_model)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.267


#Path 80
Startpoint: $sdff~0^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : hard_model~2^out~0.out[48] (hard_model clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
$sdff~0^Q~28.Q[0] (.latch) [clock-to-output]                     0.060     0.103
hard_model~2^out~0.a[28] (hard_model)                            1.617     1.720
hard_model~2^out~0.out[48] (hard_model)                          1.523     3.243
data arrival time                                                          3.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~2^out~0.clk[0] (hard_model)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.267


#Path 81
Startpoint: $sdff~0^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : hard_model~2^out~0.out[47] (hard_model clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
$sdff~0^Q~28.Q[0] (.latch) [clock-to-output]                     0.060     0.103
hard_model~2^out~0.a[28] (hard_model)                            1.617     1.720
hard_model~2^out~0.out[47] (hard_model)                          1.523     3.243
data arrival time                                                          3.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~2^out~0.clk[0] (hard_model)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.267


#Path 82
Startpoint: $sdff~0^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : hard_model~2^out~0.out[46] (hard_model clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
$sdff~0^Q~28.Q[0] (.latch) [clock-to-output]                     0.060     0.103
hard_model~2^out~0.a[28] (hard_model)                            1.617     1.720
hard_model~2^out~0.out[46] (hard_model)                          1.523     3.243
data arrival time                                                          3.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~2^out~0.clk[0] (hard_model)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.267


#Path 83
Startpoint: $sdff~0^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : hard_model~2^out~0.out[45] (hard_model clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
$sdff~0^Q~28.Q[0] (.latch) [clock-to-output]                     0.060     0.103
hard_model~2^out~0.a[28] (hard_model)                            1.617     1.720
hard_model~2^out~0.out[45] (hard_model)                          1.523     3.243
data arrival time                                                          3.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~2^out~0.clk[0] (hard_model)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.267


#Path 84
Startpoint: $sdff~0^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : hard_model~2^out~0.out[44] (hard_model clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
$sdff~0^Q~28.Q[0] (.latch) [clock-to-output]                     0.060     0.103
hard_model~2^out~0.a[28] (hard_model)                            1.617     1.720
hard_model~2^out~0.out[44] (hard_model)                          1.523     3.243
data arrival time                                                          3.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~2^out~0.clk[0] (hard_model)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.267


#Path 85
Startpoint: $sdff~0^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : hard_model~2^out~0.out[43] (hard_model clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
$sdff~0^Q~28.Q[0] (.latch) [clock-to-output]                     0.060     0.103
hard_model~2^out~0.a[28] (hard_model)                            1.617     1.720
hard_model~2^out~0.out[43] (hard_model)                          1.523     3.243
data arrival time                                                          3.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~2^out~0.clk[0] (hard_model)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.267


#Path 86
Startpoint: $sdff~0^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : hard_model~2^out~0.out[42] (hard_model clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
$sdff~0^Q~28.Q[0] (.latch) [clock-to-output]                     0.060     0.103
hard_model~2^out~0.a[28] (hard_model)                            1.617     1.720
hard_model~2^out~0.out[42] (hard_model)                          1.523     3.243
data arrival time                                                          3.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~2^out~0.clk[0] (hard_model)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.267


#Path 87
Startpoint: $sdff~0^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : hard_model~2^out~0.out[41] (hard_model clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
$sdff~0^Q~28.Q[0] (.latch) [clock-to-output]                     0.060     0.103
hard_model~2^out~0.a[28] (hard_model)                            1.617     1.720
hard_model~2^out~0.out[41] (hard_model)                          1.523     3.243
data arrival time                                                          3.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~2^out~0.clk[0] (hard_model)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.267


#Path 88
Startpoint: $sdff~0^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : hard_model~2^out~0.out[40] (hard_model clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
$sdff~0^Q~28.Q[0] (.latch) [clock-to-output]                     0.060     0.103
hard_model~2^out~0.a[28] (hard_model)                            1.617     1.720
hard_model~2^out~0.out[40] (hard_model)                          1.523     3.243
data arrival time                                                          3.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~2^out~0.clk[0] (hard_model)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.267


#Path 89
Startpoint: $sdff~0^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : hard_model~2^out~0.out[39] (hard_model clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
$sdff~0^Q~28.Q[0] (.latch) [clock-to-output]                     0.060     0.103
hard_model~2^out~0.a[28] (hard_model)                            1.617     1.720
hard_model~2^out~0.out[39] (hard_model)                          1.523     3.243
data arrival time                                                          3.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~2^out~0.clk[0] (hard_model)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.267


#Path 90
Startpoint: $sdff~0^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : hard_model~2^out~0.out[38] (hard_model clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
$sdff~0^Q~28.Q[0] (.latch) [clock-to-output]                     0.060     0.103
hard_model~2^out~0.a[28] (hard_model)                            1.617     1.720
hard_model~2^out~0.out[38] (hard_model)                          1.523     3.243
data arrival time                                                          3.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~2^out~0.clk[0] (hard_model)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.267


#Path 91
Startpoint: $sdff~0^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : hard_model~2^out~0.out[64] (hard_model clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
$sdff~0^Q~28.Q[0] (.latch) [clock-to-output]                     0.060     0.103
hard_model~2^out~0.a[28] (hard_model)                            1.617     1.720
hard_model~2^out~0.out[64] (hard_model)                          1.523     3.243
data arrival time                                                          3.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~2^out~0.clk[0] (hard_model)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.267


#Path 92
Startpoint: $sdff~0^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : hard_model~2^out~0.out[36] (hard_model clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
$sdff~0^Q~28.Q[0] (.latch) [clock-to-output]                     0.060     0.103
hard_model~2^out~0.a[28] (hard_model)                            1.617     1.720
hard_model~2^out~0.out[36] (hard_model)                          1.523     3.243
data arrival time                                                          3.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~2^out~0.clk[0] (hard_model)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.267


#Path 93
Startpoint: $sdff~0^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : hard_model~2^out~0.out[71] (hard_model clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
$sdff~0^Q~28.Q[0] (.latch) [clock-to-output]                     0.060     0.103
hard_model~2^out~0.a[28] (hard_model)                            1.617     1.720
hard_model~2^out~0.out[71] (hard_model)                          1.523     3.243
data arrival time                                                          3.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~2^out~0.clk[0] (hard_model)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.267


#Path 94
Startpoint: $sdff~0^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : hard_model~2^out~0.out[70] (hard_model clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
$sdff~0^Q~28.Q[0] (.latch) [clock-to-output]                     0.060     0.103
hard_model~2^out~0.a[28] (hard_model)                            1.617     1.720
hard_model~2^out~0.out[70] (hard_model)                          1.523     3.243
data arrival time                                                          3.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~2^out~0.clk[0] (hard_model)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.267


#Path 95
Startpoint: $sdff~0^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : hard_model~2^out~0.out[69] (hard_model clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
$sdff~0^Q~28.Q[0] (.latch) [clock-to-output]                     0.060     0.103
hard_model~2^out~0.a[28] (hard_model)                            1.617     1.720
hard_model~2^out~0.out[69] (hard_model)                          1.523     3.243
data arrival time                                                          3.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~2^out~0.clk[0] (hard_model)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.267


#Path 96
Startpoint: $sdff~0^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : hard_model~2^out~0.out[68] (hard_model clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
$sdff~0^Q~28.Q[0] (.latch) [clock-to-output]                     0.060     0.103
hard_model~2^out~0.a[28] (hard_model)                            1.617     1.720
hard_model~2^out~0.out[68] (hard_model)                          1.523     3.243
data arrival time                                                          3.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~2^out~0.clk[0] (hard_model)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.267


#Path 97
Startpoint: $sdff~0^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : hard_model~2^out~0.out[67] (hard_model clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
$sdff~0^Q~28.Q[0] (.latch) [clock-to-output]                     0.060     0.103
hard_model~2^out~0.a[28] (hard_model)                            1.617     1.720
hard_model~2^out~0.out[67] (hard_model)                          1.523     3.243
data arrival time                                                          3.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~2^out~0.clk[0] (hard_model)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.267


#Path 98
Startpoint: $sdff~0^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : hard_model~2^out~0.out[66] (hard_model clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
$sdff~0^Q~28.Q[0] (.latch) [clock-to-output]                     0.060     0.103
hard_model~2^out~0.a[28] (hard_model)                            1.617     1.720
hard_model~2^out~0.out[66] (hard_model)                          1.523     3.243
data arrival time                                                          3.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~2^out~0.clk[0] (hard_model)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.267


#Path 99
Startpoint: $sdff~0^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : hard_model~2^out~0.out[65] (hard_model clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
$sdff~0^Q~28.Q[0] (.latch) [clock-to-output]                     0.060     0.103
hard_model~2^out~0.a[28] (hard_model)                            1.617     1.720
hard_model~2^out~0.out[65] (hard_model)                          1.523     3.243
data arrival time                                                          3.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~2^out~0.clk[0] (hard_model)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.267


#Path 100
Startpoint: $sdff~0^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : hard_model~2^out~0.out[55] (hard_model clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~0^Q~28.clk[0] (.latch)                                     0.042     0.042
$sdff~0^Q~28.Q[0] (.latch) [clock-to-output]                     0.060     0.103
hard_model~2^out~0.a[28] (hard_model)                            1.617     1.720
hard_model~2^out~0.out[55] (hard_model)                          1.523     3.243
data arrival time                                                          3.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
hard_model~2^out~0.clk[0] (hard_model)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.267


#End of timing report
