Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "vga_sync.v" in library work
Compiling verilog file "Pintar.v" in library work
Module <vga_sync> compiled
Compiling verilog file "MaquinaMaster.v" in library work
Module <Pintar> compiled
Compiling verilog file "MaquinaJugador.v" in library work
Module <MaquinaMaster> compiled
Compiling verilog file "MaquinaCarros.v" in library work
Module <MaquinaJugador> compiled
Compiling verilog file "LFSR.v" in library work
Module <MaquinaCarros> compiled
Compiling verilog file "Jugador.v" in library work
Module <LFSR> compiled
Compiling verilog file "DivisorFrecuencias.v" in library work
Module <Jugador> compiled
Compiling verilog file "Display.v" in library work
Module <DivisorFrecuencias> compiled
Compiling verilog file "CuentaPuntos.v" in library work
Module <Display> compiled
Compiling verilog file "Choque.v" in library work
Module <CuentaPuntos> compiled
Compiling verilog file "CarroY.v" in library work
Module <Choque> compiled
Compiling verilog file "CarroX.v" in library work
Module <CarroY> compiled
Compiling verilog file "Carro2.v" in library work
Module <CarroX> compiled
Compiling verilog file "Top.v" in library work
Module <Carro2> compiled
Module <Top> compiled
No errors in compilation
Analysis of file <"Top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Top> in library <work>.

Analyzing hierarchy for module <DivisorFrecuencias> in library <work>.

Analyzing hierarchy for module <MaquinaMaster> in library <work> with parameters.
	a = "000"
	b = "001"
	c = "010"
	d = "011"
	e = "100"

Analyzing hierarchy for module <LFSR> in library <work>.

Analyzing hierarchy for module <MaquinaCarros> in library <work> with parameters.
	a = "000"
	b = "001"
	c = "010"
	d = "011"
	e = "100"

Analyzing hierarchy for module <CarroX> in library <work>.

Analyzing hierarchy for module <Carro2> in library <work>.

Analyzing hierarchy for module <CarroY> in library <work>.

Analyzing hierarchy for module <vga_sync> in library <work> with parameters.
	HB = "00000000000000000000000000100100"
	HD = "00000000000000000000001010000000"
	HF = "00000000000000000000000000011100"
	HR = "00000000000000000000000001100000"
	HT = "00000000000000000000001100100000"
	VB = "00000000000000000000000000100001"
	VD = "00000000000000000000000111100000"
	VF = "00000000000000000000000000001010"
	VR = "00000000000000000000000000000010"
	VT = "00000000000000000000001000001101"

Analyzing hierarchy for module <Pintar> in library <work> with parameters.
	YJugador = "00000000000000000000000110000110"
	cFondo = "00000000000000000000000000000000"
	heigthCuadro = "00000000000000000000000001000110"
	lengthCuadro = "00000000000000000000000001000001"

Analyzing hierarchy for module <Jugador> in library <work> with parameters.
	XInicial = "00000000000000000000000100010110"
	dx = "000000001"
	xMax = "00000000000000000000000101010100"
	xMin = "00000000000000000000000011010111"

Analyzing hierarchy for module <MaquinaJugador> in library <work> with parameters.
	s0 = "00"
	s1 = "01"
	s2 = "10"
	s3 = "11"

Analyzing hierarchy for module <Choque> in library <work>.

Analyzing hierarchy for module <CuentaPuntos> in library <work>.

Analyzing hierarchy for module <Display> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Top>.
Module <Top> is correct for synthesis.
 
Analyzing module <DivisorFrecuencias> in library <work>.
Module <DivisorFrecuencias> is correct for synthesis.
 
Analyzing module <MaquinaMaster> in library <work>.
	a = 3'b000
	b = 3'b001
	c = 3'b010
	d = 3'b011
	e = 3'b100
Module <MaquinaMaster> is correct for synthesis.
 
Analyzing module <LFSR> in library <work>.
Module <LFSR> is correct for synthesis.
 
Analyzing module <MaquinaCarros> in library <work>.
	a = 3'b000
	b = 3'b001
	c = 3'b010
	d = 3'b011
	e = 3'b100
Module <MaquinaCarros> is correct for synthesis.
 
Analyzing module <CarroX> in library <work>.
Module <CarroX> is correct for synthesis.
 
Analyzing module <Carro2> in library <work>.
Module <Carro2> is correct for synthesis.
 
Analyzing module <CarroY> in library <work>.
Module <CarroY> is correct for synthesis.
 
Analyzing module <vga_sync> in library <work>.
	HB = 32'sb00000000000000000000000000100100
	HD = 32'sb00000000000000000000001010000000
	HF = 32'sb00000000000000000000000000011100
	HR = 32'sb00000000000000000000000001100000
	HT = 32'sb00000000000000000000001100100000
	VB = 32'sb00000000000000000000000000100001
	VD = 32'sb00000000000000000000000111100000
	VF = 32'sb00000000000000000000000000001010
	VR = 32'sb00000000000000000000000000000010
	VT = 32'sb00000000000000000000001000001101
Module <vga_sync> is correct for synthesis.
 
Analyzing module <Pintar> in library <work>.
	YJugador = 32'sb00000000000000000000000110000110
	cFondo = 32'sb00000000000000000000000000000000
	heigthCuadro = 32'sb00000000000000000000000001000110
	lengthCuadro = 32'sb00000000000000000000000001000001
Module <Pintar> is correct for synthesis.
 
Analyzing module <Jugador> in library <work>.
	XInicial = 32'sb00000000000000000000000100010110
	dx = 9'b000000001
	xMax = 32'sb00000000000000000000000101010100
	xMin = 32'sb00000000000000000000000011010111
Module <Jugador> is correct for synthesis.
 
Analyzing module <MaquinaJugador> in library <work>.
	s0 = 2'b00
	s1 = 2'b01
	s2 = 2'b10
	s3 = 2'b11
Module <MaquinaJugador> is correct for synthesis.
 
Analyzing module <Choque> in library <work>.
Module <Choque> is correct for synthesis.
 
Analyzing module <CuentaPuntos> in library <work>.
Module <CuentaPuntos> is correct for synthesis.
 
Analyzing module <Display> in library <work>.
Module <Display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DivisorFrecuencias>.
    Related source file is "DivisorFrecuencias.v".
    Found 1-bit register for signal <clk_1sTemp>.
    Found 1-bit register for signal <clk_25Temp>.
    Found 25-bit up counter for signal <contador>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <DivisorFrecuencias> synthesized.


Synthesizing Unit <MaquinaMaster>.
    Related source file is "MaquinaMaster.v".
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | iClk                      (rising_edge)        |
    | Reset              | iReset                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <MaquinaMaster> synthesized.


Synthesizing Unit <LFSR>.
    Related source file is "LFSR.v".
    Found 9-bit register for signal <data>.
    Found 1-bit xor2 for signal <feedback>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <LFSR> synthesized.


Synthesizing Unit <MaquinaCarros>.
    Related source file is "MaquinaCarros.v".
    Found finite state machine <FSM_1> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | iClk                      (rising_edge)        |
    | Reset              | estado$or0000             (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <MaquinaCarros> synthesized.


Synthesizing Unit <CarroX>.
    Related source file is "CarroX.v".
    Register <oEnableCuenta> equivalent to <oEnableCero> has been removed
    Found 1-bit register for signal <oEnableCero>.
    Found 10-bit register for signal <RegistroX>.
    Found 9-bit register for signal <RegistroY>.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <CarroX> synthesized.


Synthesizing Unit <Carro2>.
    Related source file is "Carro2.v".
    Found 10-bit register for signal <RegistroX>.
    Found 9-bit register for signal <RegistroY>.
    Found 9-bit adder for signal <RegistroY$addsub0000> created at line 44.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Carro2> synthesized.


Synthesizing Unit <CarroY>.
    Related source file is "CarroY.v".
WARNING:Xst:647 - Input <iSuma> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <RegistroX>.
    Found 9-bit comparator less for signal <RegistroX$cmp_lt0000> created at line 52.
    Found 9-bit comparator less for signal <RegistroX$cmp_lt0001> created at line 39.
    Found 9-bit register for signal <RegistroY>.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <CarroY> synthesized.


Synthesizing Unit <vga_sync>.
    Related source file is "vga_sync.v".
    Found 11-bit up counter for signal <pixelX>.
    Found 10-bit up counter for signal <pixelY>.
    Found 1-bit register for signal <sincH>.
    Found 1-bit register for signal <sincV>.
    Found 1-bit register for signal <video>.
    Found 1-bit register for signal <videoH>.
    Found 1-bit register for signal <videoV>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <vga_sync> synthesized.


Synthesizing Unit <Pintar>.
    Related source file is "Pintar.v".
    Found 11-bit subtractor for signal <$sub0000> created at line 70.
    Found 9-bit adder carry out for signal <add0000$addsub0000> created at line 79.
    Found 3-bit register for signal <rColorRGB>.
    Found 10-bit adder carry out for signal <rColorRGB$addsub0005> created at line 70.
    Found 9-bit adder carry out for signal <rColorRGB$addsub0006> created at line 65.
    Found 10-bit adder carry out for signal <rColorRGB$addsub0007> created at line 65.
    Found 9-bit adder carry out for signal <rColorRGB$addsub0008> created at line 61.
    Found 10-bit adder carry out for signal <rColorRGB$addsub0009> created at line 61.
    Found 9-bit comparator greater for signal <rColorRGB$cmp_gt0000> created at line 69.
    Found 10-bit comparator greater for signal <rColorRGB$cmp_gt0001> created at line 65.
    Found 11-bit comparator greater for signal <rColorRGB$cmp_gt0002> created at line 65.
    Found 10-bit comparator greater for signal <rColorRGB$cmp_gt0003> created at line 61.
    Found 11-bit comparator greater for signal <rColorRGB$cmp_gt0004> created at line 61.
    Found 10-bit comparator greater for signal <rColorRGB$cmp_gt0005> created at line 55.
    Found 11-bit comparator greater for signal <rColorRGB$cmp_gt0006> created at line 55.
    Found 11-bit comparator greater for signal <rColorRGB$cmp_gt0007> created at line 51.
    Found 11-bit comparator greater for signal <rColorRGB$cmp_gt0008> created at line 70.
    Found 10-bit comparator greater for signal <rColorRGB$cmp_gt0009> created at line 79.
    Found 11-bit comparator greater for signal <rColorRGB$cmp_gt0010> created at line 79.
    Found 10-bit comparator less for signal <rColorRGB$cmp_lt0000> created at line 65.
    Found 11-bit comparator less for signal <rColorRGB$cmp_lt0001> created at line 65.
    Found 10-bit comparator less for signal <rColorRGB$cmp_lt0002> created at line 61.
    Found 11-bit comparator less for signal <rColorRGB$cmp_lt0003> created at line 61.
    Found 10-bit comparator less for signal <rColorRGB$cmp_lt0004> created at line 55.
    Found 11-bit comparator less for signal <rColorRGB$cmp_lt0005> created at line 55.
    Found 11-bit comparator less for signal <rColorRGB$cmp_lt0006> created at line 51.
    Found 11-bit comparator less for signal <rColorRGB$cmp_lt0007> created at line 70.
    Found 11-bit comparator less for signal <rColorRGB$cmp_lt0008> created at line 70.
    Found 10-bit comparator less for signal <rColorRGB$cmp_lt0009> created at line 79.
    Found 11-bit comparator less for signal <rColorRGB$cmp_lt0010> created at line 79.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred  22 Comparator(s).
Unit <Pintar> synthesized.


Synthesizing Unit <Jugador>.
    Related source file is "Jugador.v".
    Found 9-bit comparator greatequal for signal <espacioAb$cmp_ge0000> created at line 55.
    Found 10-bit comparator lessequal for signal <espacioAr$cmp_le0000> created at line 56.
    Found 9-bit updown counter for signal <rPosicionX>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 Comparator(s).
Unit <Jugador> synthesized.


Synthesizing Unit <MaquinaJugador>.
    Related source file is "MaquinaJugador.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 65 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <MaquinaJugador> synthesized.


Synthesizing Unit <Choque>.
    Related source file is "Choque.v".
    Found 9-bit comparator greatequal for signal <oStop$cmp_ge0000> created at line 39.
    Found 10-bit comparator greater for signal <oStop$cmp_gt0000> created at line 32.
    Found 9-bit comparator greater for signal <oStop$cmp_gt0001> created at line 34.
    Found 9-bit comparator greater for signal <oStop$cmp_gt0002> created at line 34.
    Found 9-bit comparator less for signal <oStop$cmp_lt0000> created at line 34.
    Found 9-bit comparator less for signal <oStop$cmp_lt0001> created at line 34.
    Found 9-bit comparator less for signal <oStop$cmp_lt0002> created at line 39.
    Summary:
	inferred   7 Comparator(s).
Unit <Choque> synthesized.


Synthesizing Unit <CuentaPuntos>.
    Related source file is "CuentaPuntos.v".
    Found 16-bit up counter for signal <RegContador>.
    Summary:
	inferred   1 Counter(s).
Unit <CuentaPuntos> synthesized.


Synthesizing Unit <Display>.
    Related source file is "Display.v".
    Found finite state machine <FSM_3> for signal <posicion>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | iClk                      (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x7-bit ROM for signal <copyOuputs>.
    Found 4-bit register for signal <an>.
    Found 4-bit register for signal <selector>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   8 D-type flip-flop(s).
Unit <Display> synthesized.


Synthesizing Unit <Top>.
    Related source file is "Top.v".
Unit <Top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 9
 10-bit adder carry out                                : 3
 11-bit subtractor                                     : 1
 9-bit adder                                           : 2
 9-bit adder carry out                                 : 3
# Counters                                             : 5
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 16-bit up counter                                     : 1
 25-bit up counter                                     : 1
 9-bit updown counter                                  : 1
# Registers                                            : 18
 1-bit register                                        : 8
 10-bit register                                       : 3
 3-bit register                                        : 1
 4-bit register                                        : 2
 9-bit register                                        : 4
# Comparators                                          : 33
 10-bit comparator greater                             : 5
 10-bit comparator less                                : 4
 10-bit comparator lessequal                           : 1
 11-bit comparator greater                             : 6
 11-bit comparator less                                : 7
 9-bit comparator greatequal                           : 2
 9-bit comparator greater                              : 3
 9-bit comparator less                                 : 5
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <Display/posicion/FSM> on signal <posicion[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <MaquinaBicho/state/FSM> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <FSMMaquina/estado/FSM> on signal <estado[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSMMaster/estado/FSM> on signal <estado[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------
INFO:Xst:2261 - The FF/Latch <RegistroY_0> in Unit <RegistroPintarY> is equivalent to the following 8 FFs/Latches, which will be removed : <RegistroY_1> <RegistroY_2> <RegistroY_3> <RegistroY_4> <RegistroY_5> <RegistroY_6> <RegistroY_7> <RegistroY_8> 
INFO:Xst:2261 - The FF/Latch <RegistroX_2> in Unit <RegistroPintarY> is equivalent to the following 2 FFs/Latches, which will be removed : <RegistroX_4> <RegistroX_9> 
WARNING:Xst:1710 - FF/Latch <RegistroX_2> (without init value) has a constant value of 0 in block <RegistroPintarX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegistroX_4> (without init value) has a constant value of 0 in block <RegistroPintarX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegistroX_9> (without init value) has a constant value of 0 in block <RegistroPintarX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegistroX_2> (without init value) has a constant value of 0 in block <RegistroPintarX2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegistroX_4> (without init value) has a constant value of 0 in block <RegistroPintarX2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegistroX_9> (without init value) has a constant value of 0 in block <RegistroPintarX2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegistroY_0> (without init value) has a constant value of 0 in block <RegistroPintarY>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegistroX_2> (without init value) has a constant value of 0 in block <RegistroPintarY>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegistroX_6> (without init value) has a constant value of 1 in block <RegistroPintarY>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegistroX_6> (without init value) has a constant value of 1 in block <RegistroPintarX2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegistroX_6> (without init value) has a constant value of 1 in block <RegistroPintarX1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <RegistroY<8:0>> (without init value) have a constant value of 0 in block <CarroY>.
WARNING:Xst:2404 -  FFs/Latches <RegistroX<9:9>> (without init value) have a constant value of 0 in block <CarroY>.

Synthesizing (advanced) Unit <Display>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_copyOuputs> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <Display> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 9
 10-bit adder carry out                                : 3
 11-bit subtractor                                     : 1
 9-bit adder                                           : 2
 9-bit adder carry out                                 : 3
# Counters                                             : 5
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 16-bit up counter                                     : 1
 25-bit up counter                                     : 1
 9-bit updown counter                                  : 1
# Registers                                            : 75
 Flip-Flops                                            : 75
# Comparators                                          : 33
 10-bit comparator greater                             : 5
 10-bit comparator less                                : 4
 10-bit comparator lessequal                           : 1
 11-bit comparator greater                             : 6
 11-bit comparator less                                : 7
 9-bit comparator greatequal                           : 2
 9-bit comparator greater                              : 3
 9-bit comparator less                                 : 5
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <RegistroX_2> (without init value) has a constant value of 0 in block <CarroY>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegistroX_4> (without init value) has a constant value of 0 in block <CarroY>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegistroX_6> (without init value) has a constant value of 1 in block <CarroY>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <RegistroX_1> in Unit <CarroY> is equivalent to the following 2 FFs/Latches, which will be removed : <RegistroX_3> <RegistroX_8> 
INFO:Xst:2261 - The FF/Latch <RegistroX_0> in Unit <CarroY> is equivalent to the following 2 FFs/Latches, which will be removed : <RegistroX_5> <RegistroX_7> 
INFO:Xst:2261 - The FF/Latch <posicion_FSM_FFd3> in Unit <Display> is equivalent to the following FF/Latch, which will be removed : <an_0> 
INFO:Xst:2261 - The FF/Latch <posicion_FSM_FFd2> in Unit <Display> is equivalent to the following FF/Latch, which will be removed : <an_1> 
INFO:Xst:2261 - The FF/Latch <posicion_FSM_FFd1> in Unit <Display> is equivalent to the following FF/Latch, which will be removed : <an_2> 
INFO:Xst:2261 - The FF/Latch <posicion_FSM_FFd4> in Unit <Display> is equivalent to the following FF/Latch, which will be removed : <an_3> 

Optimizing unit <Top> ...

Optimizing unit <LFSR> ...

Optimizing unit <CarroX> ...

Optimizing unit <Carro2> ...

Optimizing unit <vga_sync> ...

Optimizing unit <Pintar> ...

Optimizing unit <Display> ...
WARNING:Xst:1710 - FF/Latch <RegistroPintarX1/RegistroX_9> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegistroPintarX1/RegistroX_6> (without init value) has a constant value of 1 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegistroPintarX1/RegistroX_4> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegistroPintarX1/RegistroX_2> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegistroPintarX2/RegistroX_9> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegistroPintarX2/RegistroX_6> (without init value) has a constant value of 1 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegistroPintarX2/RegistroX_4> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegistroPintarX2/RegistroX_2> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <RegistroPintarX2/RegistroX_7> in Unit <Top> is equivalent to the following 2 FFs/Latches, which will be removed : <RegistroPintarX2/RegistroX_5> <RegistroPintarX2/RegistroX_0> 
INFO:Xst:2261 - The FF/Latch <RegistroPintarX2/RegistroX_8> in Unit <Top> is equivalent to the following 2 FFs/Latches, which will be removed : <RegistroPintarX2/RegistroX_3> <RegistroPintarX2/RegistroX_1> 
INFO:Xst:2261 - The FF/Latch <RegistroPintarX1/RegistroX_7> in Unit <Top> is equivalent to the following 2 FFs/Latches, which will be removed : <RegistroPintarX1/RegistroX_5> <RegistroPintarX1/RegistroX_0> 
INFO:Xst:2261 - The FF/Latch <RegistroPintarX1/RegistroX_8> in Unit <Top> is equivalent to the following 2 FFs/Latches, which will be removed : <RegistroPintarX1/RegistroX_3> <RegistroPintarX1/RegistroX_1> 
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 6.
FlipFlop FSMMaquina/estado_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 132
 Flip-Flops                                            : 132

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top.ngr
Top Level Output File Name         : Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 860
#      GND                         : 1
#      INV                         : 42
#      LUT1                        : 85
#      LUT2                        : 123
#      LUT2_D                      : 1
#      LUT2_L                      : 5
#      LUT3                        : 54
#      LUT3_D                      : 1
#      LUT3_L                      : 4
#      LUT4                        : 130
#      LUT4_D                      : 5
#      LUT4_L                      : 13
#      MUXCY                       : 257
#      MUXF5                       : 16
#      VCC                         : 1
#      XORCY                       : 122
# FlipFlops/Latches                : 132
#      FD                          : 18
#      FDC                         : 2
#      FDCE                        : 5
#      FDE                         : 7
#      FDPE                        : 4
#      FDR                         : 57
#      FDRE                        : 26
#      FDRS                        : 2
#      FDRSE                       : 1
#      FDS                         : 10
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 4
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      251  out of   4656     5%  
 Number of Slice Flip Flops:            132  out of   9312     1%  
 Number of 4 input LUTs:                463  out of   9312     4%  
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    232     9%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
iClk                               | BUFGP                  | 27    |
Divisor/clk_1sTemp1                | BUFG                   | 76    |
Divisor/clk_25Temp1                | BUFG                   | 29    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
iReset                             | IBUF                   | 11    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.841ns (Maximum Frequency: 146.171MHz)
   Minimum input arrival time before clock: 6.517ns
   Maximum output required time after clock: 5.406ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'iClk'
  Clock period: 4.474ns (frequency: 223.503MHz)
  Total number of paths / destination ports: 977 / 53
-------------------------------------------------------------------------
Delay:               4.474ns (Levels of Logic = 8)
  Source:            Divisor/contador_5 (FF)
  Destination:       Divisor/contador_0 (FF)
  Source Clock:      iClk rising
  Destination Clock: iClk rising

  Data Path: Divisor/contador_5 to Divisor/contador_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  Divisor/contador_5 (Divisor/contador_5)
     LUT1:I0->O            1   0.612   0.000  Divisor/contador_cmp_eq0000_wg_cy<0>_rt (Divisor/contador_cmp_eq0000_wg_cy<0>_rt)
     MUXCY:S->O            1   0.404   0.000  Divisor/contador_cmp_eq0000_wg_cy<0> (Divisor/contador_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Divisor/contador_cmp_eq0000_wg_cy<1> (Divisor/contador_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Divisor/contador_cmp_eq0000_wg_cy<2> (Divisor/contador_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Divisor/contador_cmp_eq0000_wg_cy<3> (Divisor/contador_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Divisor/contador_cmp_eq0000_wg_cy<4> (Divisor/contador_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Divisor/contador_cmp_eq0000_wg_cy<5> (Divisor/contador_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O          26   0.289   1.071  Divisor/contador_cmp_eq0000_wg_cy<6> (Divisor/contador_cmp_eq0000)
     FDR:R                     0.795          Divisor/contador_0
    ----------------------------------------
    Total                      4.474ns (2.871ns logic, 1.603ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Divisor/clk_1sTemp1'
  Clock period: 6.841ns (frequency: 146.171MHz)
  Total number of paths / destination ports: 1970 / 136
-------------------------------------------------------------------------
Delay:               6.841ns (Levels of Logic = 12)
  Source:            FSMMaquina/estado_FSM_FFd2 (FF)
  Destination:       RegistroPintarX1/oEnableCero (FF)
  Source Clock:      Divisor/clk_1sTemp1 rising
  Destination Clock: Divisor/clk_1sTemp1 rising

  Data Path: FSMMaquina/estado_FSM_FFd2 to RegistroPintarX1/oEnableCero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q           43   0.514   1.106  FSMMaquina/estado_FSM_FFd2 (FSMMaquina/estado_FSM_FFd2)
     LUT3:I2->O            1   0.612   0.000  RegistroPintarX1/Madd__old_RegistroY_2_lut<0> (RegistroPintarX1/Madd__old_RegistroY_2_lut<0>)
     MUXCY:S->O            1   0.404   0.000  RegistroPintarX1/Madd__old_RegistroY_2_cy<0> (RegistroPintarX1/Madd__old_RegistroY_2_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  RegistroPintarX1/Madd__old_RegistroY_2_cy<1> (RegistroPintarX1/Madd__old_RegistroY_2_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  RegistroPintarX1/Madd__old_RegistroY_2_cy<2> (RegistroPintarX1/Madd__old_RegistroY_2_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  RegistroPintarX1/Madd__old_RegistroY_2_cy<3> (RegistroPintarX1/Madd__old_RegistroY_2_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  RegistroPintarX1/Madd__old_RegistroY_2_cy<4> (RegistroPintarX1/Madd__old_RegistroY_2_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  RegistroPintarX1/Madd__old_RegistroY_2_cy<5> (RegistroPintarX1/Madd__old_RegistroY_2_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  RegistroPintarX1/Madd__old_RegistroY_2_cy<6> (RegistroPintarX1/Madd__old_RegistroY_2_cy<6>)
     MUXCY:CI->O           0   0.052   0.000  RegistroPintarX1/Madd__old_RegistroY_2_cy<7> (RegistroPintarX1/Madd__old_RegistroY_2_cy<7>)
     XORCY:CI->O           2   0.699   0.383  RegistroPintarX1/Madd__old_RegistroY_2_xor<8> (RegistroPintarX1/_old_RegistroY_2<8>)
     LUT4:I3->O            1   0.612   0.387  RegistroPintarX1/oEnableCero_or000019 (RegistroPintarX1/oEnableCero_or000019)
     LUT4:I2->O            1   0.612   0.357  RegistroPintarX1/oEnableCero_or000034 (RegistroPintarX1/oEnableCero_or0000)
     FDR:R                     0.795          RegistroPintarX1/oEnableCero
    ----------------------------------------
    Total                      6.841ns (4.609ns logic, 2.233ns route)
                                       (67.4% logic, 32.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Divisor/clk_25Temp1'
  Clock period: 6.628ns (frequency: 150.868MHz)
  Total number of paths / destination ports: 1303 / 62
-------------------------------------------------------------------------
Delay:               6.628ns (Levels of Logic = 15)
  Source:            VGA/pixelX_0 (FF)
  Destination:       PintarMonitor/rColorRGB_0 (FF)
  Source Clock:      Divisor/clk_25Temp1 rising
  Destination Clock: Divisor/clk_25Temp1 rising

  Data Path: VGA/pixelX_0 to PintarMonitor/rColorRGB_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             17   0.514   0.962  VGA/pixelX_0 (VGA/pixelX_0)
     LUT2:I1->O            1   0.612   0.000  PintarMonitor/Mcompar_rColorRGB_cmp_gt0008_lut<0> (PintarMonitor/Mcompar_rColorRGB_cmp_gt0008_lut<0>)
     MUXCY:S->O            1   0.404   0.000  PintarMonitor/Mcompar_rColorRGB_cmp_gt0008_cy<0> (PintarMonitor/Mcompar_rColorRGB_cmp_gt0008_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  PintarMonitor/Mcompar_rColorRGB_cmp_gt0008_cy<1> (PintarMonitor/Mcompar_rColorRGB_cmp_gt0008_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  PintarMonitor/Mcompar_rColorRGB_cmp_gt0008_cy<2> (PintarMonitor/Mcompar_rColorRGB_cmp_gt0008_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  PintarMonitor/Mcompar_rColorRGB_cmp_gt0008_cy<3> (PintarMonitor/Mcompar_rColorRGB_cmp_gt0008_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  PintarMonitor/Mcompar_rColorRGB_cmp_gt0008_cy<4> (PintarMonitor/Mcompar_rColorRGB_cmp_gt0008_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  PintarMonitor/Mcompar_rColorRGB_cmp_gt0008_cy<5> (PintarMonitor/Mcompar_rColorRGB_cmp_gt0008_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  PintarMonitor/Mcompar_rColorRGB_cmp_gt0008_cy<6> (PintarMonitor/Mcompar_rColorRGB_cmp_gt0008_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  PintarMonitor/Mcompar_rColorRGB_cmp_gt0008_cy<7> (PintarMonitor/Mcompar_rColorRGB_cmp_gt0008_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  PintarMonitor/Mcompar_rColorRGB_cmp_gt0008_cy<8> (PintarMonitor/Mcompar_rColorRGB_cmp_gt0008_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  PintarMonitor/Mcompar_rColorRGB_cmp_gt0008_cy<9> (PintarMonitor/Mcompar_rColorRGB_cmp_gt0008_cy<9>)
     MUXCY:CI->O           2   0.399   0.449  PintarMonitor/Mcompar_rColorRGB_cmp_gt0008_cy<10> (PintarMonitor/Mcompar_rColorRGB_cmp_gt0008_cy<10>)
     LUT3:I1->O            1   0.612   0.360  PintarMonitor/rColorRGB_mux0000<2>20_SW0 (N72)
     LUT4:I3->O            1   0.612   0.360  PintarMonitor/rColorRGB_mux0000<2>20_SW1 (N93)
     LUT4:I3->O            1   0.612   0.000  PintarMonitor/rColorRGB_mux0000<2>461 (PintarMonitor/rColorRGB_mux0000<2>46)
     FDS:D                     0.268          PintarMonitor/rColorRGB_0
    ----------------------------------------
    Total                      6.628ns (4.497ns logic, 2.131ns route)
                                       (67.8% logic, 32.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Divisor/clk_1sTemp1'
  Total number of paths / destination ports: 127 / 43
-------------------------------------------------------------------------
Offset:              6.517ns (Levels of Logic = 13)
  Source:            iPosicionY2 (PAD)
  Destination:       Cuadro/rPosicionX_8 (FF)
  Destination Clock: Divisor/clk_1sTemp1 rising

  Data Path: iPosicionY2 to Cuadro/rPosicionX_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.509  iPosicionY2_IBUF (iPosicionY2_IBUF)
     LUT4_D:I0->O          9   0.612   0.727  MaquinaBicho/doblandoder38 (MaquinaBicho/doblandoder38)
     LUT4:I2->O            5   0.612   0.607  MaquinaBicho/doblandoder41 (wireBajar)
     LUT2:I1->O            1   0.612   0.000  Cuadro/Mcount_rPosicionX_lut<0> (Cuadro/Mcount_rPosicionX_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Cuadro/Mcount_rPosicionX_cy<0> (Cuadro/Mcount_rPosicionX_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Cuadro/Mcount_rPosicionX_cy<1> (Cuadro/Mcount_rPosicionX_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Cuadro/Mcount_rPosicionX_cy<2> (Cuadro/Mcount_rPosicionX_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Cuadro/Mcount_rPosicionX_cy<3> (Cuadro/Mcount_rPosicionX_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Cuadro/Mcount_rPosicionX_cy<4> (Cuadro/Mcount_rPosicionX_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Cuadro/Mcount_rPosicionX_cy<5> (Cuadro/Mcount_rPosicionX_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Cuadro/Mcount_rPosicionX_cy<6> (Cuadro/Mcount_rPosicionX_cy<6>)
     MUXCY:CI->O           0   0.051   0.000  Cuadro/Mcount_rPosicionX_cy<7> (Cuadro/Mcount_rPosicionX_cy<7>)
     XORCY:CI->O           1   0.699   0.000  Cuadro/Mcount_rPosicionX_xor<8> (Result<8>1)
     FDPE:D                    0.268          Cuadro/rPosicionX_8
    ----------------------------------------
    Total                      6.517ns (4.673ns logic, 1.843ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Divisor/clk_25Temp1'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              5.255ns (Levels of Logic = 2)
  Source:            VGA/video (FF)
  Destination:       colorB (PAD)
  Source Clock:      Divisor/clk_25Temp1 rising

  Data Path: VGA/video to colorB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.603  VGA/video (VGA/video)
     LUT2:I0->O            1   0.612   0.357  colorR1 (colorR_OBUF)
     OBUF:I->O                 3.169          colorR_OBUF (colorR)
    ----------------------------------------
    Total                      5.255ns (4.295ns logic, 0.960ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Divisor/clk_1sTemp1'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              5.406ns (Levels of Logic = 2)
  Source:            Display/selector_1 (FF)
  Destination:       display<0> (PAD)
  Source Clock:      Divisor/clk_1sTemp1 rising

  Data Path: Display/selector_1 to display<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              7   0.514   0.754  Display/selector_1 (Display/selector_1)
     LUT4:I0->O            1   0.612   0.357  display<2>1 (display_2_OBUF)
     OBUF:I->O                 3.169          display_2_OBUF (display<2>)
    ----------------------------------------
    Total                      5.406ns (4.295ns logic, 1.111ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.06 secs
 
--> 

Total memory usage is 269468 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   25 (   0 filtered)
Number of infos    :   14 (   0 filtered)

