v 20110115 2
C 45000 45700 1 0 1 nmosEnhancementA.sym
{
T 44400 46200 5 10 0 0 0 6 1
device=NMOS_TRANSISTOR
}
C 46000 45700 1 0 0 nmosEnhancementA.sym
{
T 46600 46200 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
}
C 44600 46900 1 90 0 resistor-1.sym
{
T 44200 47200 5 10 0 0 90 0 1
device=RESISTOR
}
C 45400 44900 1 0 0 gnd-1.sym
C 46700 46800 1 270 0 vcc-3.sym
N 44500 45700 44500 45200 4
N 44500 45200 46500 45200 4
N 46500 45200 46500 45700 4
N 44500 46900 44500 46500 4
N 44500 46700 45300 46700 4
N 45300 46700 45300 46100 4
N 45000 46100 46000 46100 4
N 46700 46700 46500 46700 4
N 46500 46500 46500 46900 4
B 43800 44400 3700 4300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
C 46600 46900 1 90 0 resistor-1.sym
{
T 46200 47200 5 10 0 0 90 0 1
device=RESISTOR
}
N 46500 48100 46500 47800 4
C 44300 47800 1 0 0 voltageSource.sym
C 46300 48100 1 0 0 voltageSource.sym
