CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'C:\Xilinx\13.1\ISE_DS\ISE\coregen\' []
INFO:sim:927 - Generating component instance 'rom64x38400' of
   'xilinx.com:ip:blk_mem_gen:6.1' from
   'C:\Xilinx\13.1\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\blk_mem_ge
   n_v6_1\component.xml'.
Applying current project options...
Finished applying current project options.
Executing Tcl generator...
WARNING:sim - A core named 'rom64x38400' already exists in the project. Output
   products for this core may be overwritten.
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Resolving generics for 'rom64x38400'...
WARNING:sim - A core named 'rom64x38400' already exists in the project. Output
   products for this core may be overwritten.
INFO:sim - Applying external generics to 'rom64x38400'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Delivering associated files for 'rom64x38400'...
Finished executing Tcl generator.
Executing Tcl generator...
WARNING:sim - Can't find 'VHDL_and_Verilog' synthesis view; using general
   synthesis view
INFO:sim - Delivering EJava files for 'rom64x38400'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Generating implementation netlist for 'rom64x38400'...
INFO:sim - Pre-processing HDL files for 'rom64x38400'...
