from	from	from
:	:	:
whit@carson.u.washington.edu	whit@carson.u.washington.edu	whit@carson.u.washington.edu
(	(	(
john	john	john
whitmore	whitmor	whitmore
)	)	)

subject	subject	subject
:	:	:
re	re	re
:	:	:
minimal	minim	minimal
boolean	boolean	boolean
circuit	circuit	circuit

article	articl	article
-	-	-
i	i	i
.	.	.
d	d	d
.	.	.
:	:	:
shelley	shelley	shelley
.	.	.
1r2717inndjh	1r2717inndjh	1r2717inndjh

distribution	distribut	distribution
:	:	:
usa	usa	usa

organization	organ	organization
:	:	:
university	univers	university
of	of	of
washington	washington	washington
,	,	,
seattle	seattl	seattle

lines	line	line
:	:	:
41	41	41

nntp	nntp	nntp
-	-	-
posting	post	posting
-	-	-
host	host	host
:	:	:
carson	carson	carson
.	.	.
u	u	u
.	.	.
washington	washington	washington
.	.	.
edu	edu	edu

in	in	in
article	articl	article
<	<	<
1993apr9.041505.8593@ringer.cs.utsa.edu	1993apr9.041505.8593@ringer.cs.utsa.edu	1993apr9.041505.8593@ringer.cs.utsa.edu
>	>	>
djimenez@ringer.cs.utsa.edu	djimenez@ringer.cs.utsa.edu	djimenez@ringer.cs.utsa.edu
(	(	(
daniel	daniel	daniel
jimenez	jimenez	jimenez
)	)	)
writes	write	writes
:	:	:

>	>	>
suppose	suppos	suppose
we	we	we
have	have	have
a	a	a
boolean	boolean	boolean
function	function	function
which	which	which
is	is	is
a	a	a
minimal	minim	minimal
sum	sum	sum
-	-	-
of	of	of
-	-	-
products	product	product

>	>	>
(	(	(
derived	deriv	derived
from	from	from
a	a	a
k	k	k
-	-	-
map	map	map
or	or	or
something	someth	something
)	)	)
,	,	,
like	like	like
this	this	this
:	:	:

>	>	>
f	f	f
(	(	(
a	a	a
,	,	,
b	b	b
,	,	,
c	c	c
,	,	,
d	d	d
)	)	)
=	=	=
bc	bc	bc
'	'	'
d	d	d
'	'	'
+	+	+
acd	acd	acd
'	'	'
+	+	+
abc	abc	abc
'	'	'
+	+	+
ab	ab	ab
'	'	'
c	c	c

>	>	>

>	>	>
the	the	the
books	book	book
on	on	on
logic	logic	logic
design	design	design
i	i	i
have	have	have
consulted	consult	consulted
all	all	all
seem	seem	seem
to	to	to
imply	impli	imply
that	that	that
this	this	this

>	>	>
is	is	is
where	where	where
the	the	the
analysis	analysi	analysis
ends	end	end
.	.	.
.	.	.
.	.	.

but	but	but
by	by	by
factoring	factor	factoring
out	out	out
the	the	the

>	>	>
`	`	`
a	a	a
'	'	'
term	term	term
in	in	in
the	the	the
function	function	function
,	,	,
we	we	we
can	can	can
get	get	get
fewer	fewer	fewer
gates	gate	gate
:	:	:

>	>	>
f	f	f
(	(	(
a	a	a
,	,	,
b	b	b
,	,	,
c	c	c
,	,	,
d	d	d
)	)	)
=	=	=
bc	bc	bc
'	'	'
d	d	d
'	'	'
+	+	+
a	a	a
(	(	(
cd	cd	cd
'	'	'
+	+	+
bc	bc	bc
'	'	'
+	+	+
b	b	b
'	'	'
c	c	c
)	)	)
,	,	,

>	>	>
which	which	which
yields	yield	yield
9	9	9
gates	gate	gate
.	.	.

yes	yes	yes
,	,	,
but	but	but
.	.	.
.	.	.
.	.	.

the	the	the
minimization	minim	minimization
of	of	of
gates	gate	gate
is	is	is
important	import	important
in	in	in
part	part	part
because	becaus	because
of	of	of
timing	time	timing
considerations	consider	consideration
.	.	.

a	a	a
ttl	ttl	ttl
gate	gate	gate
has	has	ha
the	the	the
basic	basic	basic
structure	structur	structure
of	of	of
and	and	and
/	/	/
or	or	or
/	/	/
invert	invert	invert
,	,	,
and	and	and
an	an	an
inversion	invers	inversion
of	of	of
a	a	a
sum	sum	sum
of	of	of
a	a	a
product	product	product
is	is	is
just	just	just
exactly	exact	exactly
one	one	one
gate	gate	gate
delay	delay	delay
.	.	.

the	the	the
reason	reason	reason
to	to	to
find	find	find
a	a	a
minimal	minim	minimal
sum	sum	sum
of	of	of
products	product	product
is	is	is
that	that	that
this	this	this
matches	match	match
a	a	a
hardware	hardwar	hardware
optimization	optim	optimization
.	.	.

a	a	a
positive	posit	positive
-	-	-
or	or	or
gate	gate	gate
(	(	(
such	such	such
as	as	a
the	the	the
9	9	9
-	-	-
gate	gate	gate
solution	solut	solution
uses	use	us
)	)	)
has	has	ha
two	two	two
gate	gate	gate
delays	delay	delay
(	(	(
and	and	and
there	there	there
'	'	'
s	s	s
another	anoth	another
gate	gate	gate
delay	delay	delay
in	in	in
the	the	the
second	second	second
term	term	term
)	)	)
so	so	so
that	that	that
the	the	the
second	second	second
solution	solut	solution
,	,	,
while	while	while
simpler	simpler	simpler
in	in	in
logic	logic	logic
symbols	symbol	symbol
,	,	,
can	can	can
be	be	be
expected	expect	expected
to	to	to
be	be	be
something	someth	something
less	less	less
than	than	than
optimal	optim	optimal
in	in	in
the	the	the
real	real	real
world	world	world
.	.	.

ecl	ecl	ecl
is	is	is
similar	similar	similar
to	to	to
ttl	ttl	ttl
,	,	,
in	in	in
that	that	that
it	it	it
can	can	can
support	support	support
an	an	an
or	or	or
/	/	/
and	and	and
gate	gate	gate
with	with	with
the	the	the
minimum	minimum	minimum
delay	delay	delay
(	(	(
unlike	unlik	unlike
ttl	ttl	ttl
,	,	,
you	you	you
get	get	get
both	both	both
true	true	true
and	and	and
inverse	invers	inverse
outputs	output	output
for	for	for
'	'	'
free	free	free
'	'	'
when	when	when
using	use	using
ecl	ecl	ecl
)	)	)
.	.	.

pals	pal	pal
are	are	are
basically	basic	basically
large	larg	large
programmable	programm	programmable
and	and	and
/	/	/
or	or	or
/	/	/
invert	invert	invert
gates	gate	gate
(	(	(
with	with	with
your	your	your
choice	choic	choice
of	of	of
internal	intern	internal
connections	connect	connection
between	between	between
the	the	the
various	various	various
sections	section	section
,	,	,
and	and	and
perhaps	perhap	perhaps
some	some	some
latches	latch	latch
)	)	)
,	,	,
so	so	so
a	a	a
minimum	minimum	minimum
sum	sum	sum
of	of	of
products	product	product
also	also	also
is	is	is
a	a	a
way	way	way
to	to	to
shoehorn	shoehorn	shoehorn
a	a	a
logic	logic	logic
design	design	design
into	into	into
a	a	a
few	few	few
pals	pal	pal
.	.	.
it	it	it
'	'	'
s	s	s
not	not	not
comparably	compar	comparably
easy	easi	easy
to	to	to
design	design	design
with	with	with
a	a	a
minimization	minim	minimization
of	of	of
logic	logic	logic
gates	gate	gate
,	,	,
but	but	but
some	some	some
software	softwar	software
packages	packag	package
claim	claim	claim
to	to	to
allow	allow	allow
you	you	you
to	to	to
do	do	do
so	so	so
,	,	,
and	and	and
will	will	will
take	take	take
just	just	just
about	about	about
any	ani	any
mess	mess	mess
of	of	of
gates	gate	gate
(	(	(
as	as	a
a	a	a
nodelist	nodelist	nodelist
with	with	with
74xxx	74xxx	74xxx
series	seri	series
logic	logic	logic
ics	ic	ic
)	)	)
and	and	and
produce	produc	produce
a	a	a
description	descript	description
of	of	of
a	a	a
logic	logic	logic
cell	cell	cell
array	array	array
to	to	to
do	do	do
the	the	the
same	same	same
job	job	job
.	.	.

xilinx	xilinx	xilinx
'	'	'
s	s	s
xact	xact	xact
software	softwar	software
does	doe	doe
this	this	this
by	by	by
treating	treat	treating
each	each	each
logic	logic	logic
block	block	block
as	as	a
a	a	a
macro	macro	macro
,	,	,
and	and	and
expanding	expand	expanding
it	it	it
all	all	all
out	out	out
,	,	,
then	then	then
simplifying	simplifi	simplifying
.	.	.

john	john	john
whitmore	whitmor	whitmore