#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri May 16 15:51:38 2025
# Process ID         : 16320
# Current directory  : C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent25680 C:\Users\Lenovo\Desktop\Frodo\prj\Frodo_top\Frodo_top.xpr
# Log file           : C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/vivado.log
# Journal file       : C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top\vivado.jou
# Running On         : DESKTOP-HI4D3F5
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 5800H with Radeon Graphics         
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 14894 MB
# Swap memory        : 26843 MB
# Total Virtual      : 41737 MB
# Available Virtual  : 22867 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 1665.906 ; gain = 407.969
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 16 15:52:27 2025...
ulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_inst_trans' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/PE_Simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Simple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1694.383 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_inst_trans' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/PE_Simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Simple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-2938] 'ci_out' is already implicitly declared on line 448 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:474]
WARNING: [VRFC 10-2938] 'k_ram_i_all' is already implicitly declared on line 447 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:510]
WARNING: [VRFC 10-2938] 'k_ram_o_all' is already implicitly declared on line 446 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:512]
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:687]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:24]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:25]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:221]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:223]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:224]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:226]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:227]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:229]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:230]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:232]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:233]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:235]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:236]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:238]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:239]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:241]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:242]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:244]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:245]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:247]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:248]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:250]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:251]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:253]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:254]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:256]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:257]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:259]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:261]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:262]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:264]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:265]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:267]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:268]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:270]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:271]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:273]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:274]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:276]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:279]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:280]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:282]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:283]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:285]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:286]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:288]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:289]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:291]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:292]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:418]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:419]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:421]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:424]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:426]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:427]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:430]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:431]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:432]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:514]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:515]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:516]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:517]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:518]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1694.383 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <Transpose> not found while processing module instance <u_Transpose> [C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v:563]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1694.383 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_inst_trans' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/PE_Simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Simple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-2938] 'ci_out' is already implicitly declared on line 448 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:474]
WARNING: [VRFC 10-2938] 'k_ram_i_all' is already implicitly declared on line 447 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:510]
WARNING: [VRFC 10-2938] 'k_ram_o_all' is already implicitly declared on line 446 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:512]
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:687]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:24]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:25]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:221]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:223]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:224]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:226]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:227]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:229]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:230]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:232]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:233]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:235]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:236]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:238]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:239]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:241]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:242]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:244]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:245]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:247]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:248]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:250]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:251]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:253]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:254]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:256]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:257]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:259]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:261]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:262]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:264]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:265]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:267]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:268]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:270]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:271]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:273]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:274]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:276]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:279]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:280]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:282]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:283]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:285]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:286]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:288]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:289]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:291]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:292]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:418]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:419]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:421]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:424]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:426]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:427]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:430]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:431]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:432]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:514]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:515]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:516]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:517]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:518]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1695.348 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <Transpose> not found while processing module instance <u_Transpose> [C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v:563]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1695.348 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
open_project C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_inst_trans' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/PE_Simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Simple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-2938] 'ci_out' is already implicitly declared on line 448 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:474]
WARNING: [VRFC 10-2938] 'k_ram_i_all' is already implicitly declared on line 447 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:510]
WARNING: [VRFC 10-2938] 'k_ram_o_all' is already implicitly declared on line 446 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:512]
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:687]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:24]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:25]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:221]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:223]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:224]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:226]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:227]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:229]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:230]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:232]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:233]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:235]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:236]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:238]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:239]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:241]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:242]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:244]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:245]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:247]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:248]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:250]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:251]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:253]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:254]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:256]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:257]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:259]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:261]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:262]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:264]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:265]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:267]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:268]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:270]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:271]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:273]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:274]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:276]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:279]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:280]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:282]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:283]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:285]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:286]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:288]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:289]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:291]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:292]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:418]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:419]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:421]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:424]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:426]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:427]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:430]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:431]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:432]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:514]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:515]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:516]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:517]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:518]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.770 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_port_ram(TIME=10000,STORE_P...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.PE_Simple
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.Top(TIME=10000)
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1714.770 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_inst_trans_behav -key {Behavioral:sim_1:Functional:tb_inst_trans} -tclbatch {tb_inst_trans.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_inst_trans.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_inst_trans_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1752.406 ; gain = 37.637
run all
$finish called at time : 100065 ns : File "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" Line 81
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_inst_trans' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/PE_Simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Simple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-2938] 'ci_out' is already implicitly declared on line 448 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:474]
WARNING: [VRFC 10-2938] 'k_ram_i_all' is already implicitly declared on line 447 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:510]
WARNING: [VRFC 10-2938] 'k_ram_o_all' is already implicitly declared on line 446 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:512]
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:687]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:24]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:25]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:221]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:223]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:224]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:226]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:227]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:229]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:230]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:232]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:233]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:235]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:236]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:238]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:239]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:241]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:242]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:244]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:245]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:247]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:248]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:250]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:251]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:253]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:254]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:256]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:257]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:259]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:261]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:262]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:264]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:265]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:267]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:268]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:270]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:271]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:273]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:274]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:276]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:279]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:280]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:282]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:283]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:285]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:286]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:288]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:289]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:291]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:292]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:418]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:419]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:421]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:424]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:426]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:427]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:430]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:431]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:432]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:514]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:515]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:516]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:517]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:518]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1752.406 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1752.406 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_port_ram(TIME=10000,STORE_P...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.PE_Simple
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.Top(TIME=10000)
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1752.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1752.406 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1752.406 ; gain = 0.000
run all
$finish called at time : 100065 ns : File "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" Line 81
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/PE_Simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Simple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-2938] 'ci_out' is already implicitly declared on line 448 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:474]
WARNING: [VRFC 10-2938] 'k_ram_i_all' is already implicitly declared on line 447 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:510]
WARNING: [VRFC 10-2938] 'k_ram_o_all' is already implicitly declared on line 446 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:512]
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:687]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:24]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:25]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:221]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:223]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:224]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:226]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:227]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:229]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:230]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:232]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:233]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:235]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:236]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:238]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:239]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:241]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:242]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:244]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:245]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:247]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:248]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:250]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:251]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:253]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:254]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:256]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:257]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:259]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:261]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:262]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:264]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:265]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:267]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:268]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:270]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:271]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:273]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:274]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:276]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:279]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:280]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:282]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:283]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:285]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:286]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:288]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:289]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:291]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:292]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:418]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:419]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:421]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:424]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:426]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:427]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:430]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:431]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:432]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:514]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:515]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:516]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:517]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:518]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1752.406 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1752.406 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_port_ram(TIME=80000,STORE_P...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.PE_Simple
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.Top(TIME=80000)
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1752.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1752.406 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1752.406 ; gain = 0.000
run all
$finish called at time : 800065 ns : File "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" Line 81
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1752.406 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/PE_Simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Simple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-2938] 'ci_out' is already implicitly declared on line 448 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:474]
WARNING: [VRFC 10-2938] 'k_ram_i_all' is already implicitly declared on line 447 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:510]
WARNING: [VRFC 10-2938] 'k_ram_o_all' is already implicitly declared on line 446 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:512]
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:687]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:24]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:25]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:221]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:223]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:224]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:226]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:227]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:229]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:230]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:232]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:233]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:235]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:236]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:238]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:239]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:241]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:242]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:244]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:245]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:247]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:248]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:250]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:251]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:253]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:254]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:256]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:257]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:259]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:261]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:262]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:264]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:265]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:267]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:268]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:270]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:271]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:273]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:274]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:276]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:279]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:280]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:282]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:283]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:285]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:286]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:288]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:289]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:291]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:292]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:418]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:419]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:421]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:424]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:426]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:427]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:430]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:431]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:432]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:514]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:515]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:516]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:517]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:518]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2845.164 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2845.164 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_port_ram(TIME=10000,STORE_P...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.PE_Simple
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.Top(TIME=10000)
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2845.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2845.164 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 2845.164 ; gain = 0.000
run all
$finish called at time : 100065 ns : File "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" Line 81
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/PE_Simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Simple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-2938] 'ci_out' is already implicitly declared on line 448 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:474]
WARNING: [VRFC 10-2938] 'k_ram_i_all' is already implicitly declared on line 447 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:510]
WARNING: [VRFC 10-2938] 'k_ram_o_all' is already implicitly declared on line 446 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:512]
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:687]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:24]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:25]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:221]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:223]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:224]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:226]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:227]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:229]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:230]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:232]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:233]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:235]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:236]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:238]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:239]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:241]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:242]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:244]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:245]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:247]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:248]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:250]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:251]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:253]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:254]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:256]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:257]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:259]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:261]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:262]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:264]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:265]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:267]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:268]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:270]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:271]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:273]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:274]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:276]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:279]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:280]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:282]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:283]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:285]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:286]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:288]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:289]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:291]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:292]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:418]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:419]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:421]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:424]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:426]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:427]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:430]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:431]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:432]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:514]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:515]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:516]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:517]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:518]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2845.164 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2845.164 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_port_ram(TIME=10000,STORE_P...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.PE_Simple
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.Top(TIME=10000)
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2845.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2845.164 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 2845.164 ; gain = 0.000
run all
$finish called at time : 100065 ns : File "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" Line 81
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/PE_Simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Simple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-2938] 'ci_out' is already implicitly declared on line 448 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:474]
WARNING: [VRFC 10-2938] 'k_ram_i_all' is already implicitly declared on line 447 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:510]
WARNING: [VRFC 10-2938] 'k_ram_o_all' is already implicitly declared on line 446 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:512]
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:687]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:24]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:25]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:221]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:223]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:224]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:226]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:227]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:229]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:230]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:232]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:233]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:235]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:236]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:238]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:239]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:241]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:242]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:244]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:245]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:247]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:248]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:250]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:251]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:253]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:254]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:256]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:257]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:259]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:261]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:262]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:264]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:265]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:267]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:268]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:270]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:271]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:273]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:274]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:276]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:279]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:280]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:282]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:283]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:285]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:286]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:288]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:289]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:291]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:292]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:418]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:419]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:421]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:424]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:426]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:427]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:430]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:431]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:432]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:514]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:515]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:516]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:517]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:518]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2845.164 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2845.164 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_port_ram(TIME=10000,STORE_P...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.PE_Simple
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.Top(TIME=10000)
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2845.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2845.164 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2845.164 ; gain = 0.000
run all
$finish called at time : 100065 ns : File "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" Line 81
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/PE_Simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Simple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-2938] 'ci_out' is already implicitly declared on line 448 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:474]
WARNING: [VRFC 10-2938] 'k_ram_i_all' is already implicitly declared on line 447 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:510]
WARNING: [VRFC 10-2938] 'k_ram_o_all' is already implicitly declared on line 446 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:512]
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:687]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:24]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:25]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:221]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:223]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:224]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:226]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:227]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:229]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:230]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:232]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:233]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:235]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:236]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:238]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:239]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:241]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:242]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:244]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:245]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:247]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:248]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:250]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:251]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:253]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:254]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:256]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:257]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:259]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:261]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:262]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:264]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:265]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:267]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:268]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:270]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:271]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:273]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:274]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:276]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:279]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:280]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:282]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:283]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:285]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:286]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:288]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:289]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:291]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:292]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:418]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:419]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:421]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:424]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:426]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:427]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:430]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:431]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:432]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:514]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:515]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:516]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:517]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:518]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2845.164 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2845.164 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_port_ram(TIME=10000,STORE_P...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.PE_Simple
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.Top(TIME=10000)
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2845.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2845.164 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2845.164 ; gain = 0.000
run all
$finish called at time : 100065 ns : File "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" Line 81
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/PE_Simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Simple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-2938] 'ci_out' is already implicitly declared on line 448 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:474]
WARNING: [VRFC 10-2938] 'k_ram_i_all' is already implicitly declared on line 447 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:510]
WARNING: [VRFC 10-2938] 'k_ram_o_all' is already implicitly declared on line 446 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:512]
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:687]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:24]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:25]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:221]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:223]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:224]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:226]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:227]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:229]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:230]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:232]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:233]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:235]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:236]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:238]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:239]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:241]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:242]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:244]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:245]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:247]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:248]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:250]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:251]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:253]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:254]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:256]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:257]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:259]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:261]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:262]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:264]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:265]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:267]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:268]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:270]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:271]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:273]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:274]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:276]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:279]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:280]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:282]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:283]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:285]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:286]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:288]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:289]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:291]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:292]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:418]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:419]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:421]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:424]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:426]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:427]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:430]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:431]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:432]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:514]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:515]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:516]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:517]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:518]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2859.328 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2859.328 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_port_ram(TIME=90000,STORE_P...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.PE_Simple
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.Top(TIME=90000)
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2859.328 ; gain = 0.000
run all
$finish called at time : 900065 ns : File "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" Line 88
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2859.328 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/PE_Simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Simple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-2938] 'ci_out' is already implicitly declared on line 448 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:474]
WARNING: [VRFC 10-2938] 'k_ram_i_all' is already implicitly declared on line 447 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:510]
WARNING: [VRFC 10-2938] 'k_ram_o_all' is already implicitly declared on line 446 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:512]
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:687]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:24]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:25]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:221]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:223]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:224]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:226]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:227]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:229]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:230]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:232]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:233]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:235]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:236]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:238]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:239]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:241]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:242]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:244]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:245]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:247]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:248]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:250]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:251]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:253]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:254]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:256]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:257]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:259]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:261]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:262]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:264]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:265]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:267]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:268]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:270]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:271]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:273]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:274]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:276]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:279]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:280]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:282]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:283]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:285]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:286]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:288]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:289]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:291]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:292]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:418]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:419]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:421]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:424]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:426]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:427]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:430]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:431]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:432]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:514]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:515]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:516]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:517]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:518]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2859.328 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_port_ram(TIME=90000,STORE_P...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.PE_Simple
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.Top(TIME=90000)
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2859.328 ; gain = 0.000
run all
$finish called at time : 900065 ns : File "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" Line 88
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2859.328 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/PE_Simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Simple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-2938] 'ci_out' is already implicitly declared on line 448 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:474]
WARNING: [VRFC 10-2938] 'k_ram_i_all' is already implicitly declared on line 447 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:510]
WARNING: [VRFC 10-2938] 'k_ram_o_all' is already implicitly declared on line 446 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:512]
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:687]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:24]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:25]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:221]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:223]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:224]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:226]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:227]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:229]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:230]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:232]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:233]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:235]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:236]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:238]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:239]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:241]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:242]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:244]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:245]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:247]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:248]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:250]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:251]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:253]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:254]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:256]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:257]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:259]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:261]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:262]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:264]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:265]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:267]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:268]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:270]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:271]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:273]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:274]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:276]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:279]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:280]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:282]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:283]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:285]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:286]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:288]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:289]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:291]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:292]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:418]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:419]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:421]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:424]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:426]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:427]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:430]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:431]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:432]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:514]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:515]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:516]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:517]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:518]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2859.328 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_port_ram(TIME=90000,STORE_P...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.PE_Simple
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.Top(TIME=90000)
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 2859.328 ; gain = 0.000
run all
$finish called at time : 900075 ns : File "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" Line 90
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2859.328 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/PE_Simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Simple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-2938] 'ci_out' is already implicitly declared on line 448 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:474]
WARNING: [VRFC 10-2938] 'k_ram_i_all' is already implicitly declared on line 447 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:510]
WARNING: [VRFC 10-2938] 'k_ram_o_all' is already implicitly declared on line 446 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:512]
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:687]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:24]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:25]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:221]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:223]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:224]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:226]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:227]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:229]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:230]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:232]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:233]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:235]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:236]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:238]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:239]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:241]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:242]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:244]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:245]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:247]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:248]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:250]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:251]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:253]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:254]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:256]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:257]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:259]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:261]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:262]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:264]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:265]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:267]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:268]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:270]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:271]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:273]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:274]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:276]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:279]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:280]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:282]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:283]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:285]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:286]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:288]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:289]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:291]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:292]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:418]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:419]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:421]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:424]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:426]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:427]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:430]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:431]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:432]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:514]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:515]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:516]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:517]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:518]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2859.328 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_port_ram(TIME=110000,STORE_...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.PE_Simple
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.Top(TIME=110000)
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2859.328 ; gain = 0.000
run all
$finish called at time : 1100075 ns : File "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" Line 90
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/PE_Simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Simple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-2938] 'ci_out' is already implicitly declared on line 448 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:474]
WARNING: [VRFC 10-2938] 'k_ram_i_all' is already implicitly declared on line 447 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:510]
WARNING: [VRFC 10-2938] 'k_ram_o_all' is already implicitly declared on line 446 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:512]
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:687]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:24]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:25]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:221]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:223]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:224]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:226]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:227]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:229]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:230]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:232]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:233]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:235]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:236]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:238]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:239]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:241]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:242]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:244]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:245]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:247]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:248]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:250]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:251]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:253]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:254]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:256]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:257]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:259]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:261]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:262]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:264]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:265]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:267]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:268]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:270]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:271]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:273]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:274]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:276]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:279]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:280]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:282]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:283]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:285]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:286]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:288]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:289]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:291]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:292]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:418]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:419]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:421]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:424]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:426]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:427]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:430]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:431]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:432]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:514]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:515]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:516]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:517]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:518]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2859.328 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_port_ram(TIME=110000,STORE_...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.PE_Simple
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.Top(TIME=110000)
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2859.328 ; gain = 0.000
run all
$finish called at time : 1100075 ns : File "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" Line 90
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/PE_Simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Simple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-2938] 'ci_out' is already implicitly declared on line 448 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:474]
WARNING: [VRFC 10-2938] 'k_ram_i_all' is already implicitly declared on line 447 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:510]
WARNING: [VRFC 10-2938] 'k_ram_o_all' is already implicitly declared on line 446 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:512]
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:687]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:24]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:25]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:221]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:223]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:224]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:226]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:227]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:229]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:230]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:232]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:233]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:235]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:236]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:238]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:239]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:241]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:242]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:244]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:245]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:247]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:248]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:250]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:251]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:253]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:254]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:256]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:257]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:259]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:261]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:262]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:264]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:265]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:267]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:268]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:270]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:271]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:273]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:274]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:276]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:279]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:280]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:282]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:283]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:285]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:286]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:288]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:289]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:291]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:292]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:418]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:419]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:421]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:424]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:426]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:427]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:430]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:431]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:432]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:514]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:515]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:516]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:517]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:518]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2859.328 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_port_ram(TIME=100000,STORE_...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.PE_Simple
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 2859.328 ; gain = 0.000
run all
$finish called at time : 1000065 ns : File "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" Line 90
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2859.328 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/PE_Simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Simple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-2938] 'ci_out' is already implicitly declared on line 448 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:474]
WARNING: [VRFC 10-2938] 'k_ram_i_all' is already implicitly declared on line 447 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:510]
WARNING: [VRFC 10-2938] 'k_ram_o_all' is already implicitly declared on line 446 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:512]
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:687]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:24]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:25]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:221]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:223]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:224]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:226]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:227]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:229]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:230]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:232]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:233]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:235]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:236]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:238]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:239]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:241]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:242]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:244]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:245]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:247]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:248]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:250]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:251]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:253]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:254]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:256]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:257]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:259]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:261]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:262]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:264]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:265]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:267]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:268]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:270]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:271]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:273]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:274]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:276]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:279]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:280]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:282]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:283]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:285]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:286]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:288]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:289]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:291]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:292]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:418]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:419]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:421]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:424]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:426]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:427]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:430]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:431]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:432]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:514]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:515]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:516]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:517]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:518]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2859.328 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2859.328 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_port_ram(TIME=100000,STORE_...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.PE_Simple
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2859.328 ; gain = 0.000
run all
$finish called at time : 1000065 ns : File "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" Line 90
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/PE_Simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Simple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-2938] 'ci_out' is already implicitly declared on line 448 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:474]
WARNING: [VRFC 10-2938] 'k_ram_i_all' is already implicitly declared on line 447 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:510]
WARNING: [VRFC 10-2938] 'k_ram_o_all' is already implicitly declared on line 446 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:512]
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:687]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:24]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:25]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:221]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:223]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:224]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:226]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:227]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:229]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:230]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:232]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:233]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:235]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:236]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:238]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:239]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:241]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:242]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:244]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:245]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:247]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:248]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:250]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:251]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:253]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:254]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:256]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:257]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:259]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:261]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:262]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:264]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:265]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:267]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:268]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:270]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:271]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:273]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:274]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:276]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:279]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:280]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:282]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:283]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:285]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:286]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:288]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:289]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:291]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:292]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:418]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:419]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:421]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:424]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:426]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:427]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:430]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:431]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:432]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:514]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:515]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:516]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:517]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:518]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2859.328 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_port_ram(TIME=100000,STORE_...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.PE_Simple
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2859.328 ; gain = 0.000
run all
$finish called at time : 1000065 ns : File "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" Line 90
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/PE_Simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Simple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-2938] 'ci_out' is already implicitly declared on line 448 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:474]
WARNING: [VRFC 10-2938] 'k_ram_i_all' is already implicitly declared on line 447 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:510]
WARNING: [VRFC 10-2938] 'k_ram_o_all' is already implicitly declared on line 446 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:512]
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:687]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:24]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:25]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:221]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:223]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:224]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:226]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:227]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:229]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:230]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:232]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:233]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:235]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:236]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:238]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:239]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:241]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:242]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:244]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:245]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:247]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:248]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:250]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:251]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:253]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:254]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:256]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:257]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:259]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:261]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:262]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:264]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:265]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:267]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:268]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:270]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:271]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:273]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:274]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:276]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:279]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:280]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:282]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:283]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:285]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:286]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:288]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:289]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:291]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:292]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:418]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:419]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:421]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:424]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:426]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:427]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:430]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:431]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:432]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:514]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:515]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:516]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:517]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:518]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2859.328 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_port_ram(TIME=100000,STORE_...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.PE_Simple
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.328 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2859.328 ; gain = 0.000
run all
$finish called at time : 100065 ns : File "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" Line 90
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/PE_Simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Simple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-2938] 'ci_out' is already implicitly declared on line 448 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:474]
WARNING: [VRFC 10-2938] 'k_ram_i_all' is already implicitly declared on line 447 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:510]
WARNING: [VRFC 10-2938] 'k_ram_o_all' is already implicitly declared on line 446 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:512]
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:687]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:24]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:25]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:221]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:223]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:224]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:226]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:227]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:229]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:230]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:232]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:233]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:235]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:236]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:238]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:239]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:241]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:242]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:244]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:245]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:247]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:248]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:250]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:251]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:253]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:254]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:256]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:257]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:259]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:261]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:262]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:264]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:265]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:267]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:268]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:270]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:271]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:273]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:274]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:276]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:279]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:280]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:282]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:283]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:285]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:286]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:288]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:289]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:291]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:292]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:418]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:419]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:421]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:424]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:426]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:427]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:430]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:431]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:432]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:514]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:515]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:516]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:517]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:518]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.094 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.094 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_port_ram(TIME=10000,STORE_P...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.PE_Simple
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.Top(TIME=10000)
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.094 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 2868.094 ; gain = 0.000
run all
$finish called at time : 100065 ns : File "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" Line 90
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/PE_Simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Simple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-2938] 'ci_out' is already implicitly declared on line 448 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:474]
WARNING: [VRFC 10-2938] 'k_ram_i_all' is already implicitly declared on line 447 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:510]
WARNING: [VRFC 10-2938] 'k_ram_o_all' is already implicitly declared on line 446 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:512]
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:687]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:24]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:25]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:221]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:223]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:224]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:226]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:227]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:229]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:230]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:232]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:233]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:235]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:236]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:238]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:239]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:241]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:242]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:244]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:245]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:247]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:248]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:250]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:251]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:253]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:254]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:256]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:257]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:259]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:261]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:262]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:264]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:265]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:267]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:268]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:270]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:271]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:273]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:274]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:276]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:279]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:280]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:282]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:283]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:285]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:286]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:288]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:289]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:291]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:292]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:418]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:419]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:421]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:424]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:426]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:427]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:430]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:431]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:432]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:514]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:515]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:516]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:517]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:518]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.094 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2868.094 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_port_ram(TIME=100000,STORE_...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.PE_Simple
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.094 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 2868.094 ; gain = 0.000
run all
$finish called at time : 1000065 ns : File "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" Line 90
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.094 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/PE_Simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Simple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-2938] 'ci_out' is already implicitly declared on line 448 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:474]
WARNING: [VRFC 10-2938] 'k_ram_i_all' is already implicitly declared on line 447 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:510]
WARNING: [VRFC 10-2938] 'k_ram_o_all' is already implicitly declared on line 446 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:512]
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:687]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:24]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:25]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:221]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:223]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:224]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:226]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:227]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:229]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:230]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:232]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:233]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:235]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:236]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:238]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:239]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:241]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:242]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:244]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:245]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:247]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:248]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:250]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:251]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:253]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:254]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:256]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:257]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:259]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:261]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:262]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:264]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:265]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:267]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:268]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:270]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:271]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:273]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:274]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:276]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:279]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:280]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:282]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:283]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:285]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:286]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:288]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:289]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:291]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:292]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:418]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:419]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:421]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:424]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:426]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:427]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:430]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:431]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:432]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:514]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:515]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:516]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:517]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:518]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.094 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2868.094 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_port_ram(TIME=100000,STORE_...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.PE_Simple
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.094 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 2868.094 ; gain = 0.000
run all
$finish called at time : 1000065 ns : File "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" Line 90
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.094 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/PE_Simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Simple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-2938] 'ci_out' is already implicitly declared on line 448 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:474]
WARNING: [VRFC 10-2938] 'k_ram_i_all' is already implicitly declared on line 447 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:510]
WARNING: [VRFC 10-2938] 'k_ram_o_all' is already implicitly declared on line 446 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:512]
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:687]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:24]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:25]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:221]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:223]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:224]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:226]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:227]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:229]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:230]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:232]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:233]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:235]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:236]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:238]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:239]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:241]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:242]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:244]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:245]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:247]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:248]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:250]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:251]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:253]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:254]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:256]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:257]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:259]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:261]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:262]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:264]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:265]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:267]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:268]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:270]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:271]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:273]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:274]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:276]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:279]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:280]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:282]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:283]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:285]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:286]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:288]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:289]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:291]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:292]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:418]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:419]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:421]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:424]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:426]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:427]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:430]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:431]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:432]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:514]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:515]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:516]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:517]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:518]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2868.094 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2868.094 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_port_ram(TIME=100000,STORE_...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.PE_Simple
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.094 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2868.094 ; gain = 0.000
run all
$finish called at time : 1000065 ns : File "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" Line 90
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.094 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/PE_Simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Simple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-2938] 'ci_out' is already implicitly declared on line 448 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:474]
WARNING: [VRFC 10-2938] 'k_ram_i_all' is already implicitly declared on line 447 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:510]
WARNING: [VRFC 10-2938] 'k_ram_o_all' is already implicitly declared on line 446 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:512]
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:687]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:24]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:25]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:221]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:223]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:224]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:226]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:227]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:229]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:230]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:232]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:233]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:235]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:236]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:238]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:239]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:241]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:242]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:244]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:245]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:247]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:248]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:250]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:251]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:253]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:254]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:256]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:257]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:259]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:261]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:262]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:264]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:265]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:267]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:268]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:270]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:271]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:273]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:274]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:276]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:279]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:280]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:282]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:283]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:285]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:286]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:288]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:289]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:291]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:292]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:418]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:419]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:421]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:424]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:426]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:427]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:430]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:431]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:432]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:514]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:515]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:516]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:517]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:518]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.094 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.094 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_port_ram(TIME=100000,STORE_...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.PE_Simple
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.094 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 2868.094 ; gain = 0.000
run all
$finish called at time : 1000065 ns : File "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" Line 90
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.094 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_inst_trans_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/PE_Simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Simple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
WARNING: [VRFC 10-3380] identifier 'c0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/chiiota.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
WARNING: [VRFC 10-2938] 'ci_out' is already implicitly declared on line 448 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:474]
WARNING: [VRFC 10-2938] 'k_ram_i_all' is already implicitly declared on line 447 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:510]
WARNING: [VRFC 10-2938] 'k_ram_o_all' is already implicitly declared on line 446 [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:512]
WARNING: [VRFC 10-8497] literal value 'd8 truncated to fit in 3 bits [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:687]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:24]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:25]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:221]
WARNING: [VRFC 10-3380] identifier 'data_o01_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:223]
WARNING: [VRFC 10-3380] identifier 'data_o01_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:224]
WARNING: [VRFC 10-3380] identifier 'data_o02_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:226]
WARNING: [VRFC 10-3380] identifier 'data_o02_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:227]
WARNING: [VRFC 10-3380] identifier 'data_o03_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:229]
WARNING: [VRFC 10-3380] identifier 'data_o03_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:230]
WARNING: [VRFC 10-3380] identifier 'data_o04_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:232]
WARNING: [VRFC 10-3380] identifier 'data_o04_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:233]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:235]
WARNING: [VRFC 10-3380] identifier 'data_o10_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:236]
WARNING: [VRFC 10-3380] identifier 'data_o11_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:238]
WARNING: [VRFC 10-3380] identifier 'data_o11_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:239]
WARNING: [VRFC 10-3380] identifier 'data_o12_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:241]
WARNING: [VRFC 10-3380] identifier 'data_o12_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:242]
WARNING: [VRFC 10-3380] identifier 'data_o13_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:244]
WARNING: [VRFC 10-3380] identifier 'data_o13_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:245]
WARNING: [VRFC 10-3380] identifier 'data_o14_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:247]
WARNING: [VRFC 10-3380] identifier 'data_o14_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:248]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:250]
WARNING: [VRFC 10-3380] identifier 'data_o20_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:251]
WARNING: [VRFC 10-3380] identifier 'data_o21_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:253]
WARNING: [VRFC 10-3380] identifier 'data_o21_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:254]
WARNING: [VRFC 10-3380] identifier 'data_o22_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:256]
WARNING: [VRFC 10-3380] identifier 'data_o22_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:257]
WARNING: [VRFC 10-3380] identifier 'data_o23_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:259]
WARNING: [VRFC 10-3380] identifier 'data_o24_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:261]
WARNING: [VRFC 10-3380] identifier 'data_o24_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:262]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:264]
WARNING: [VRFC 10-3380] identifier 'data_o30_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:265]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:267]
WARNING: [VRFC 10-3380] identifier 'data_o31_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:268]
WARNING: [VRFC 10-3380] identifier 'data_o32_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:270]
WARNING: [VRFC 10-3380] identifier 'data_o32_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:271]
WARNING: [VRFC 10-3380] identifier 'data_o33_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:273]
WARNING: [VRFC 10-3380] identifier 'data_o33_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:274]
WARNING: [VRFC 10-3380] identifier 'data_o34_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:276]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:279]
WARNING: [VRFC 10-3380] identifier 'data_o40_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:280]
WARNING: [VRFC 10-3380] identifier 'data_o41_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:282]
WARNING: [VRFC 10-3380] identifier 'data_o41_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:283]
WARNING: [VRFC 10-3380] identifier 'data_o42_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:285]
WARNING: [VRFC 10-3380] identifier 'data_o42_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:286]
WARNING: [VRFC 10-3380] identifier 'data_o43_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:288]
WARNING: [VRFC 10-3380] identifier 'data_o43_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:289]
WARNING: [VRFC 10-3380] identifier 'data_o44_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:291]
WARNING: [VRFC 10-3380] identifier 'data_o44_1' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:292]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:418]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:419]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:421]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:424]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:426]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:427]
WARNING: [VRFC 10-3380] identifier 'ci_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:430]
WARNING: [VRFC 10-3380] identifier 'theta_in' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:431]
WARNING: [VRFC 10-3380] identifier 'k_ram_i_all' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:432]
WARNING: [VRFC 10-3380] identifier 'data_o00_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:514]
WARNING: [VRFC 10-3380] identifier 'data_o10_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:515]
WARNING: [VRFC 10-3380] identifier 'data_o20_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:516]
WARNING: [VRFC 10-3380] identifier 'data_o30_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:517]
WARNING: [VRFC 10-3380] identifier 'data_o40_0' is used before its declaration [C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/keccak.v:518]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.094 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.094 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_inst_trans'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_inst_trans_behav xil_defaultlib.tb_inst_trans xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_port_ram(TIME=100000,STORE_...
Compiling module xil_defaultlib.dual_port_ram(LOAD_FILE_PATH=".....
Compiling module xil_defaultlib.Bus
Compiling module xil_defaultlib.sync_rom(ADDR_WIDTH=8,DATA_WIDTH...
Compiling module xil_defaultlib.ucontrol
Compiling module xil_defaultlib.Datapre
Compiling module xil_defaultlib.AGU
Compiling module xil_defaultlib.Transpose
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Encode
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.PE_Simple
Compiling module xil_defaultlib.Macs
Compiling module xil_defaultlib.PRE_THETA
Compiling module xil_defaultlib.theta
Compiling module xil_defaultlib.chiiota
Compiling module xil_defaultlib.hash_out_buffer
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM8
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM4
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM5
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM3
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM2
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM6
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM7
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="z...
Compiling module xil_defaultlib.DRAM1
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_inst_trans
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inst_trans_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.094 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 2868.094 ; gain = 0.000
run all
$finish called at time : 1000065 ns : File "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" Line 90
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.094 ; gain = 0.000
