<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4051" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4051{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4051{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4051{left:796px;bottom:1141px;letter-spacing:-0.13px;}
#t4_4051{left:122px;bottom:1086px;}
#t5_4051{left:148px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t6_4051{left:96px;bottom:1063px;}
#t7_4051{left:122px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t8_4051{left:96px;bottom:1039px;}
#t9_4051{left:122px;bottom:1039px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_4051{left:70px;bottom:1012px;}
#tb_4051{left:96px;bottom:1016px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_4051{left:70px;bottom:990px;}
#td_4051{left:96px;bottom:993px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#te_4051{left:70px;bottom:967px;}
#tf_4051{left:96px;bottom:970px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_4051{left:96px;bottom:946px;}
#th_4051{left:122px;bottom:946px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#ti_4051{left:96px;bottom:921px;}
#tj_4051{left:122px;bottom:921px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tk_4051{left:122px;bottom:904px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#tl_4051{left:96px;bottom:880px;}
#tm_4051{left:122px;bottom:880px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tn_4051{left:122px;bottom:863px;letter-spacing:-0.18px;word-spacing:-0.48px;}
#to_4051{left:122px;bottom:839px;letter-spacing:-0.13px;word-spacing:-0.88px;}
#tp_4051{left:122px;bottom:822px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tq_4051{left:122px;bottom:797px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#tr_4051{left:122px;bottom:781px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#ts_4051{left:281px;bottom:787px;}
#tt_4051{left:96px;bottom:756px;}
#tu_4051{left:122px;bottom:756px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tv_4051{left:122px;bottom:730px;}
#tw_4051{left:148px;bottom:732px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_4051{left:148px;bottom:715px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_4051{left:122px;bottom:688px;}
#tz_4051{left:148px;bottom:690px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_4051{left:148px;bottom:674px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t11_4051{left:96px;bottom:649px;}
#t12_4051{left:122px;bottom:649px;letter-spacing:-0.15px;word-spacing:-0.67px;}
#t13_4051{left:122px;bottom:632px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_4051{left:122px;bottom:616px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t15_4051{left:96px;bottom:591px;}
#t16_4051{left:122px;bottom:591px;letter-spacing:-0.17px;word-spacing:-0.56px;}
#t17_4051{left:122px;bottom:574px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t18_4051{left:96px;bottom:550px;}
#t19_4051{left:122px;bottom:550px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_4051{left:122px;bottom:533px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1b_4051{left:96px;bottom:509px;}
#t1c_4051{left:122px;bottom:509px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1d_4051{left:122px;bottom:492px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1e_4051{left:96px;bottom:467px;}
#t1f_4051{left:122px;bottom:467px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1g_4051{left:122px;bottom:451px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1h_4051{left:96px;bottom:426px;}
#t1i_4051{left:122px;bottom:426px;letter-spacing:-0.16px;word-spacing:-0.96px;}
#t1j_4051{left:122px;bottom:409px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t1k_4051{left:122px;bottom:385px;letter-spacing:-0.13px;word-spacing:-0.88px;}
#t1l_4051{left:122px;bottom:368px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1m_4051{left:122px;bottom:344px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#t1n_4051{left:122px;bottom:327px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#t1o_4051{left:96px;bottom:302px;}
#t1p_4051{left:122px;bottom:302px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#t1q_4051{left:808px;bottom:302px;letter-spacing:-0.13px;}
#t1r_4051{left:122px;bottom:286px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1s_4051{left:96px;bottom:263px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#t1t_4051{left:96px;bottom:246px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1u_4051{left:70px;bottom:133px;letter-spacing:-0.16px;}
#t1v_4051{left:92px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.47px;}
#t1w_4051{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_4051{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4051{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4051{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_4051{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4051{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_4051{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_4051{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4051" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4051Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4051" style="-webkit-user-select: none;"><object width="935" height="1210" data="4051/4051.svg" type="image/svg+xml" id="pdf4051" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4051" class="t s1_4051">Vol. 3C </span><span id="t2_4051" class="t s1_4051">28-29 </span>
<span id="t3_4051" class="t s2_4051">VM EXITS </span>
<span id="t4_4051" class="t s3_4051">• </span><span id="t5_4051" class="t s4_4051">For CR4, any bits that are fixed in VMX operation (see Section 24.8). </span>
<span id="t6_4051" class="t s4_4051">— </span><span id="t7_4051" class="t s4_4051">CR4.PAE is set to 1 if the “host address-space size” VM-exit control is 1. </span>
<span id="t8_4051" class="t s4_4051">— </span><span id="t9_4051" class="t s4_4051">CR4.PCIDE is set to 0 if the “host address-space size” VM-exit control is 0. </span>
<span id="ta_4051" class="t s5_4051">• </span><span id="tb_4051" class="t s4_4051">DR7 is set to 400H. </span>
<span id="tc_4051" class="t s5_4051">• </span><span id="td_4051" class="t s4_4051">If the “clear UINV” VM-exit control is 1, VM exit clears UINV. </span>
<span id="te_4051" class="t s5_4051">• </span><span id="tf_4051" class="t s4_4051">The following MSRs are established as follows: </span>
<span id="tg_4051" class="t s4_4051">— </span><span id="th_4051" class="t s4_4051">The IA32_DEBUGCTL MSR is cleared to 00000000_00000000H. </span>
<span id="ti_4051" class="t s4_4051">— </span><span id="tj_4051" class="t s4_4051">The IA32_SYSENTER_CS MSR is loaded from the IA32_SYSENTER_CS field. Since that field has only 32 </span>
<span id="tk_4051" class="t s4_4051">bits, bits 63:32 of the MSR are cleared to 0. </span>
<span id="tl_4051" class="t s4_4051">— </span><span id="tm_4051" class="t s4_4051">The IA32_SYSENTER_ESP and IA32_SYSENTER_EIP MSRs are loaded from the IA32_SYSENTER_ESP and </span>
<span id="tn_4051" class="t s4_4051">IA32_SYSENTER_EIP fields, respectively. </span>
<span id="to_4051" class="t s4_4051">If the processor does not support the Intel 64 architecture, these fields have only 32 bits; bits 63:32 of the </span>
<span id="tp_4051" class="t s4_4051">MSRs are cleared to 0. </span>
<span id="tq_4051" class="t s4_4051">If the processor supports the Intel 64 architecture with N &lt; 64 linear-address bits, each of bits 63:N is set </span>
<span id="tr_4051" class="t s4_4051">to the value of bit N–1. </span>
<span id="ts_4051" class="t s6_4051">1 </span>
<span id="tt_4051" class="t s4_4051">— </span><span id="tu_4051" class="t s4_4051">The following steps are performed on processors that support Intel 64 architecture: </span>
<span id="tv_4051" class="t s3_4051">• </span><span id="tw_4051" class="t s4_4051">The MSRs FS.base and GS.base are loaded from the base-address fields for FS and GS, respectively </span>
<span id="tx_4051" class="t s4_4051">(see Section 28.5.2). </span>
<span id="ty_4051" class="t s3_4051">• </span><span id="tz_4051" class="t s4_4051">The LMA and LME bits in the IA32_EFER MSR are each loaded with the setting of the “host address- </span>
<span id="t10_4051" class="t s4_4051">space size” VM-exit control. </span>
<span id="t11_4051" class="t s4_4051">— </span><span id="t12_4051" class="t s4_4051">If the “load IA32_PERF_GLOBAL_CTRL” VM-exit control is 1, the IA32_PERF_GLOBAL_CTRL MSR is loaded </span>
<span id="t13_4051" class="t s4_4051">from the IA32_PERF_GLOBAL_CTRL field. Bits that are reserved in that MSR are maintained with their </span>
<span id="t14_4051" class="t s4_4051">reserved values. </span>
<span id="t15_4051" class="t s4_4051">— </span><span id="t16_4051" class="t s4_4051">If the “load IA32_PAT” VM-exit control is 1, the IA32_PAT MSR is loaded from the IA32_PAT field. Bits that </span>
<span id="t17_4051" class="t s4_4051">are reserved in that MSR are maintained with their reserved values. </span>
<span id="t18_4051" class="t s4_4051">— </span><span id="t19_4051" class="t s4_4051">If the “load IA32_EFER” VM-exit control is 1, the IA32_EFER MSR is loaded from the IA32_EFER field. Bits </span>
<span id="t1a_4051" class="t s4_4051">that are reserved in that MSR are maintained with their reserved values. </span>
<span id="t1b_4051" class="t s4_4051">— </span><span id="t1c_4051" class="t s4_4051">If the “clear IA32_BNDCFGS” VM-exit control is 1, the IA32_BNDCFGS MSR is cleared to </span>
<span id="t1d_4051" class="t s4_4051">00000000_00000000H; otherwise, it is not modified. </span>
<span id="t1e_4051" class="t s4_4051">— </span><span id="t1f_4051" class="t s4_4051">If the “clear IA32_RTIT_CTL” VM-exit control is 1, the IA32_RTIT_CTL MSR is cleared to </span>
<span id="t1g_4051" class="t s4_4051">00000000_00000000H; otherwise, it is not modified. </span>
<span id="t1h_4051" class="t s4_4051">— </span><span id="t1i_4051" class="t s4_4051">If the “load CET” VM-exit control is 1, the IA32_S_CET and IA32_INTERRUPT_SSP_TABLE_ADDR MSRs are </span>
<span id="t1j_4051" class="t s4_4051">loaded from the IA32_S_CET and IA32_INTERRUPT_SSP_TABLE_ADDR fields, respectively. </span>
<span id="t1k_4051" class="t s4_4051">If the processor does not support the Intel 64 architecture, these fields have only 32 bits; bits 63:32 of the </span>
<span id="t1l_4051" class="t s4_4051">MSRs are cleared to 0. </span>
<span id="t1m_4051" class="t s4_4051">If the processor supports the Intel 64 architecture with N &lt; 64 linear-address bits, each of bits 63:N is set </span>
<span id="t1n_4051" class="t s4_4051">to the value of bit N–1. </span>
<span id="t1o_4051" class="t s4_4051">— </span><span id="t1p_4051" class="t s4_4051">If the “load PKRS” VM-exit control is 1, the IA32_PKRS MSR is loaded from the IA32_PKRS field. Bits </span><span id="t1q_4051" class="t s4_4051">63:32 </span>
<span id="t1r_4051" class="t s4_4051">of that MSR are maintained with zeroes. </span>
<span id="t1s_4051" class="t s4_4051">With the exception of FS.base and GS.base, any of these MSRs is subsequently overwritten if it appears in the </span>
<span id="t1t_4051" class="t s4_4051">VM-exit MSR-load area. See Section 28.6. </span>
<span id="t1u_4051" class="t s7_4051">1. </span><span id="t1v_4051" class="t s7_4051">Software can determine the number N by executing CPUID with 80000008H in EAX. The number of linear-address bits supported is </span>
<span id="t1w_4051" class="t s7_4051">returned in bits 15:8 of EAX. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
