// Seed: 1332692511
module module_0;
endmodule
module module_1 (
    output wire  id_0,
    input  tri0  id_1,
    input  wire  id_2,
    input  tri0  id_3,
    input  tri1  id_4,
    input  wor   id_5,
    inout  tri0  id_6,
    input  uwire id_7
);
  wire id_9, id_10;
  module_0 modCall_1 ();
  wire id_11;
endmodule
module module_2 #(
    parameter id_2 = 32'd42
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input logic [7:0] id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input logic [7:0] id_3;
  input wire _id_2;
  output wire id_1;
  assign id_1 = id_7[id_2];
  logic id_8;
  ;
  module_0 modCall_1 ();
  logic id_9;
  ;
endmodule
