

================================================================
== Vivado HLS Report for 'padding2d_fix16_4'
================================================================
* Date:           Tue Nov 19 17:10:14 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.457|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-------+----------+-----------+-----------+-----------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        |    Loop Name    | min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-----------------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- Loop 1         |    ?|      ?|         ?|          -|          -|          ?|    no    |
        | + Loop 1.1      |    3|  65538|         1|          -|          -| 3 ~ 65538 |    no    |
        | + Loop 1.2      |    ?|      ?|         ?|          -|          -|          ?|    no    |
        |  ++ Loop 1.2.1  |    ?|      ?|         2|          -|          -|          ?|    no    |
        |  ++ Loop 1.2.2  |    2|      2|         1|          -|          -|          2|    no    |
        | + Loop 1.3      |    1|  65536|         1|          -|          -| 1 ~ 65536 |    no    |
        +-----------------+-----+-------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond1)
4 --> 
	4  / (tmp_45)
	5  / (!tmp_45)
5 --> 
	6  / (!exitcond7)
	9  / (exitcond7)
6 --> 
	7  / (!exitcond)
	8  / (exitcond)
7 --> 
	6  / true
8 --> 
	8  / (!exitcond5)
	5  / (exitcond5)
9 --> 
	9  / (tmp_51)
	3  / (!tmp_51)

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.45>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_width)" [layers_c/padding2d.cpp:5]   --->   Operation 10 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_height)" [layers_c/padding2d.cpp:5]   --->   Operation 11 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.07ns)   --->   "%tmp = add i16 2, %input_width_read" [layers_c/padding2d.cpp:11]   --->   Operation 12 'add' 'tmp' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_37 = mul i16 %input_height_read, %tmp" [layers_c/padding2d.cpp:11]   --->   Operation 13 'mul' 'tmp_37' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%input_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_depth)" [layers_c/padding2d.cpp:5]   --->   Operation 14 'read' 'input_depth_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_s = mul i16 %input_width_read, %input_height_read" [layers_c/padding2d.cpp:11]   --->   Operation 15 'mul' 'tmp_s' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 16 [1/1] (2.07ns)   --->   "%tmp_38 = add i16 3, %input_width_read" [layers_c/padding2d.cpp:5]   --->   Operation 16 'add' 'tmp_38' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (2.07ns)   --->   "%tmp_39 = add i16 1, %input_width_read" [layers_c/padding2d.cpp:5]   --->   Operation 17 'add' 'tmp_39' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i16 %tmp_38, %tmp_37" [layers_c/padding2d.cpp:11]   --->   Operation 18 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 19 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp_40 = add i16 %tmp1, %tmp_39" [layers_c/padding2d.cpp:11]   --->   Operation 19 'add' 'tmp_40' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 20 [1/1] (2.07ns)   --->   "%tmp_41 = add i16 %input_width_read, %tmp_38" [layers_c/padding2d.cpp:11]   --->   Operation 20 'add' 'tmp_41' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_47_cast = zext i16 %input_width_read to i17" [layers_c/padding2d.cpp:12]   --->   Operation 21 'zext' 'tmp_47_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.07ns)   --->   "%tmp_42 = add i17 3, %tmp_47_cast" [layers_c/padding2d.cpp:12]   --->   Operation 22 'add' 'tmp_42' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (2.07ns)   --->   "%tmp_43 = add i17 1, %tmp_47_cast" [layers_c/padding2d.cpp:32]   --->   Operation 23 'add' 'tmp_43' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_11 = shl i16 %input_width_read, 1" [layers_c/padding2d.cpp:11]   --->   Operation 24 'shl' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.07ns)   --->   "%tmp_44 = add i16 5, %tmp_11" [layers_c/padding2d.cpp:11]   --->   Operation 25 'add' 'tmp_44' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i16 4, %tmp_37" [layers_c/padding2d.cpp:11]   --->   Operation 26 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 27 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp_22 = add i16 %tmp3, %tmp_11" [layers_c/padding2d.cpp:11]   --->   Operation 27 'add' 'tmp_22' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "br label %1" [layers_c/padding2d.cpp:11]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.42>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%indvars_iv1 = phi i16 [ %indvars_iv_next2, %15 ], [ %tmp_44, %0 ]" [layers_c/padding2d.cpp:11]   --->   Operation 29 'phi' 'indvars_iv1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%indvars_iv = phi i16 [ %indvars_iv_next1, %15 ], [ %tmp_41, %0 ]" [layers_c/padding2d.cpp:11]   --->   Operation 30 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%indvars_iv2 = phi i16 [ %indvars_iv_next, %15 ], [ %tmp_38, %0 ]" [layers_c/padding2d.cpp:11]   --->   Operation 31 'phi' 'indvars_iv2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%o_count = phi i16 [ %tmp_49, %15 ], [ 0, %0 ]" [layers_c/padding2d.cpp:15]   --->   Operation 32 'phi' 'o_count' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%i_count = phi i16 [ %i_count_3, %15 ], [ 0, %0 ]"   --->   Operation 33 'phi' 'i_count' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%depth = phi i16 [ %depth_1, %15 ], [ 0, %0 ]"   --->   Operation 34 'phi' 'depth' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.42ns)   --->   "%exitcond1 = icmp eq i16 %depth, %input_depth_read" [layers_c/padding2d.cpp:11]   --->   Operation 35 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (2.07ns)   --->   "%depth_1 = add i16 %depth, 1" [layers_c/padding2d.cpp:11]   --->   Operation 36 'add' 'depth_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %16, label %.preheader.preheader" [layers_c/padding2d.cpp:11]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/padding2d.cpp:12]   --->   Operation 38 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 39 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.90>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%o_count_1 = phi i16 [ %tmp_47, %2 ], [ %o_count, %.preheader.preheader ]" [layers_c/padding2d.cpp:15]   --->   Operation 40 'phi' 'o_count_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%i = phi i16 [ %i_1, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 41 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_52_cast = zext i16 %i to i17" [layers_c/padding2d.cpp:12]   --->   Operation 42 'zext' 'tmp_52_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (2.43ns)   --->   "%tmp_45 = icmp ult i17 %tmp_52_cast, %tmp_42" [layers_c/padding2d.cpp:12]   --->   Operation 43 'icmp' 'tmp_45' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 65538, i64 0)"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (2.07ns)   --->   "%i_1 = add i16 %i, 1" [layers_c/padding2d.cpp:12]   --->   Operation 45 'add' 'i_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_45, label %2, label %3" [layers_c/padding2d.cpp:12]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_46 = zext i16 %o_count_1 to i64" [layers_c/padding2d.cpp:14]   --->   Operation 47 'zext' 'tmp_46' <Predicate = (tmp_45)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [4096 x i16]* %output_r, i64 0, i64 %tmp_46" [layers_c/padding2d.cpp:14]   --->   Operation 48 'getelementptr' 'output_addr' <Predicate = (tmp_45)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr, align 2" [layers_c/padding2d.cpp:14]   --->   Operation 49 'store' <Predicate = (tmp_45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_4 : Operation 50 [1/1] (2.07ns)   --->   "%tmp_47 = add i16 %o_count_1, 1" [layers_c/padding2d.cpp:15]   --->   Operation 50 'add' 'tmp_47' <Predicate = (tmp_45)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/padding2d.cpp:12]   --->   Operation 51 'br' <Predicate = (tmp_45)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (2.07ns)   --->   "%i_count_3 = add i16 %tmp_s, %i_count" [layers_c/padding2d.cpp:22]   --->   Operation 52 'add' 'i_count_3' <Predicate = (!tmp_45)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i16 %tmp_38, %o_count" [layers_c/padding2d.cpp:18]   --->   Operation 53 'add' 'tmp2' <Predicate = (!tmp_45)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp_48 = add i16 %tmp2, %tmp_37" [layers_c/padding2d.cpp:18]   --->   Operation 54 'add' 'tmp_48' <Predicate = (!tmp_45)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (1.76ns)   --->   "br label %4" [layers_c/padding2d.cpp:18]   --->   Operation 55 'br' <Predicate = (!tmp_45)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.42>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%indvars_iv3 = phi i16 [ %indvars_iv_next4, %11 ], [ %indvars_iv1, %3 ]" [layers_c/padding2d.cpp:11]   --->   Operation 56 'phi' 'indvars_iv3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%o_count_6 = phi i16 [ %indvars_iv_next5, %11 ], [ %indvars_iv, %3 ]" [layers_c/padding2d.cpp:12]   --->   Operation 57 'phi' 'o_count_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%o_count_2 = phi i16 [ %tmp_53, %11 ], [ %indvars_iv2, %3 ]" [layers_c/padding2d.cpp:15]   --->   Operation 58 'phi' 'o_count_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%i_count_1 = phi i16 [ %tmp_50, %11 ], [ %i_count, %3 ]" [layers_c/padding2d.cpp:22]   --->   Operation 59 'phi' 'i_count_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%height = phi i16 [ %height_1, %11 ], [ 0, %3 ]"   --->   Operation 60 'phi' 'height' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (2.42ns)   --->   "%exitcond7 = icmp eq i16 %height, %input_height_read" [layers_c/padding2d.cpp:18]   --->   Operation 61 'icmp' 'exitcond7' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (2.07ns)   --->   "%height_1 = add i16 %height, 1" [layers_c/padding2d.cpp:18]   --->   Operation 62 'add' 'height_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %12, label %5" [layers_c/padding2d.cpp:18]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (2.07ns)   --->   "%tmp_50 = add i16 %i_count_1, %input_width_read" [layers_c/padding2d.cpp:22]   --->   Operation 64 'add' 'tmp_50' <Predicate = (!exitcond7)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (1.76ns)   --->   "br label %6" [layers_c/padding2d.cpp:20]   --->   Operation 65 'br' <Predicate = (!exitcond7)> <Delay = 1.76>
ST_5 : Operation 66 [1/1] (2.07ns)   --->   "%tmp_49 = add i16 %tmp_48, %tmp_39" [layers_c/padding2d.cpp:15]   --->   Operation 66 'add' 'tmp_49' <Predicate = (exitcond7)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (1.76ns)   --->   "br label %13" [layers_c/padding2d.cpp:32]   --->   Operation 67 'br' <Predicate = (exitcond7)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%o_count_3 = phi i16 [ %o_count_2, %5 ], [ %o_count_8, %7 ]"   --->   Operation 68 'phi' 'o_count_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%i_count_2 = phi i16 [ %i_count_1, %5 ], [ %tmp_56, %7 ]" [layers_c/padding2d.cpp:22]   --->   Operation 69 'phi' 'i_count_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (2.42ns)   --->   "%exitcond = icmp eq i16 %o_count_3, %o_count_6" [layers_c/padding2d.cpp:20]   --->   Operation 70 'icmp' 'exitcond' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %8, label %7" [layers_c/padding2d.cpp:20]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_54 = zext i16 %i_count_2 to i64" [layers_c/padding2d.cpp:21]   --->   Operation 72 'zext' 'tmp_54' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_array_1 = getelementptr [3136 x i16]* @MaxPooling2D_0_array, i64 0, i64 %tmp_54" [layers_c/padding2d.cpp:21]   --->   Operation 73 'getelementptr' 'MaxPooling2D_0_array_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 74 [2/2] (3.25ns)   --->   "%MaxPooling2D_0_array_2 = load i16* %MaxPooling2D_0_array_1, align 2" [layers_c/padding2d.cpp:21]   --->   Operation 74 'load' 'MaxPooling2D_0_array_2' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_6 : Operation 75 [1/1] (2.07ns)   --->   "%tmp_56 = add i16 %i_count_2, 1" [layers_c/padding2d.cpp:22]   --->   Operation 75 'add' 'tmp_56' <Predicate = (!exitcond)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (2.07ns)   --->   "%tmp_53 = add i16 %tmp, %o_count_2" [layers_c/padding2d.cpp:15]   --->   Operation 76 'add' 'tmp_53' <Predicate = (exitcond)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (1.76ns)   --->   "br label %9" [layers_c/padding2d.cpp:26]   --->   Operation 77 'br' <Predicate = (exitcond)> <Delay = 1.76>

State 7 <SV = 6> <Delay = 6.50>
ST_7 : Operation 78 [1/2] (3.25ns)   --->   "%MaxPooling2D_0_array_2 = load i16* %MaxPooling2D_0_array_1, align 2" [layers_c/padding2d.cpp:21]   --->   Operation 78 'load' 'MaxPooling2D_0_array_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_55 = zext i16 %o_count_3 to i64" [layers_c/padding2d.cpp:21]   --->   Operation 79 'zext' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr [4096 x i16]* %output_r, i64 0, i64 %tmp_55" [layers_c/padding2d.cpp:21]   --->   Operation 80 'getelementptr' 'output_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (3.25ns)   --->   "store i16 %MaxPooling2D_0_array_2, i16* %output_addr_2, align 2" [layers_c/padding2d.cpp:21]   --->   Operation 81 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_7 : Operation 82 [1/1] (2.07ns)   --->   "%o_count_8 = add i16 %o_count_3, 1" [layers_c/padding2d.cpp:23]   --->   Operation 82 'add' 'o_count_8' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "br label %6" [layers_c/padding2d.cpp:20]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%o_count_4 = phi i16 [ %o_count_6, %8 ], [ %o_count_9, %10 ]"   --->   Operation 84 'phi' 'o_count_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (2.42ns)   --->   "%exitcond5 = icmp eq i16 %o_count_4, %indvars_iv3" [layers_c/padding2d.cpp:26]   --->   Operation 85 'icmp' 'exitcond5' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 86 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %11, label %10" [layers_c/padding2d.cpp:26]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_57 = zext i16 %o_count_4 to i64" [layers_c/padding2d.cpp:27]   --->   Operation 88 'zext' 'tmp_57' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr [4096 x i16]* %output_r, i64 0, i64 %tmp_57" [layers_c/padding2d.cpp:27]   --->   Operation 89 'getelementptr' 'output_addr_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_3, align 2" [layers_c/padding2d.cpp:27]   --->   Operation 90 'store' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_8 : Operation 91 [1/1] (2.07ns)   --->   "%o_count_9 = add i16 %o_count_4, 1" [layers_c/padding2d.cpp:28]   --->   Operation 91 'add' 'o_count_9' <Predicate = (!exitcond5)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "br label %9" [layers_c/padding2d.cpp:26]   --->   Operation 92 'br' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (2.07ns)   --->   "%indvars_iv_next5 = add i16 %tmp, %o_count_6" [layers_c/padding2d.cpp:18]   --->   Operation 93 'add' 'indvars_iv_next5' <Predicate = (exitcond5)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (2.07ns)   --->   "%indvars_iv_next4 = add i16 %tmp, %indvars_iv3" [layers_c/padding2d.cpp:18]   --->   Operation 94 'add' 'indvars_iv_next4' <Predicate = (exitcond5)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "br label %4" [layers_c/padding2d.cpp:18]   --->   Operation 95 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 3.25>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%o_count_5 = phi i16 [ %tmp_48, %12 ], [ %o_count_7, %14 ]"   --->   Operation 96 'phi' 'o_count_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%i2 = phi i16 [ 0, %12 ], [ %i_2, %14 ]"   --->   Operation 97 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_60_cast = zext i16 %i2 to i17" [layers_c/padding2d.cpp:32]   --->   Operation 98 'zext' 'tmp_60_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (2.43ns)   --->   "%tmp_51 = icmp ult i17 %tmp_60_cast, %tmp_43" [layers_c/padding2d.cpp:32]   --->   Operation 99 'icmp' 'tmp_51' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 65536, i64 0)"   --->   Operation 100 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (2.07ns)   --->   "%i_2 = add i16 %i2, 1" [layers_c/padding2d.cpp:32]   --->   Operation 101 'add' 'i_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %tmp_51, label %14, label %15" [layers_c/padding2d.cpp:32]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_52 = zext i16 %o_count_5 to i64" [layers_c/padding2d.cpp:33]   --->   Operation 103 'zext' 'tmp_52' <Predicate = (tmp_51)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [4096 x i16]* %output_r, i64 0, i64 %tmp_52" [layers_c/padding2d.cpp:33]   --->   Operation 104 'getelementptr' 'output_addr_1' <Predicate = (tmp_51)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_1, align 2" [layers_c/padding2d.cpp:33]   --->   Operation 105 'store' <Predicate = (tmp_51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_9 : Operation 106 [1/1] (2.07ns)   --->   "%o_count_7 = add i16 %o_count_5, 1" [layers_c/padding2d.cpp:34]   --->   Operation 106 'add' 'o_count_7' <Predicate = (tmp_51)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "br label %13" [layers_c/padding2d.cpp:32]   --->   Operation 107 'br' <Predicate = (tmp_51)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (2.07ns)   --->   "%indvars_iv_next = add i16 %tmp_40, %indvars_iv2" [layers_c/padding2d.cpp:11]   --->   Operation 108 'add' 'indvars_iv_next' <Predicate = (!tmp_51)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (2.07ns)   --->   "%indvars_iv_next1 = add i16 %tmp_40, %indvars_iv" [layers_c/padding2d.cpp:11]   --->   Operation 109 'add' 'indvars_iv_next1' <Predicate = (!tmp_51)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (2.07ns)   --->   "%indvars_iv_next2 = add i16 %indvars_iv1, %tmp_22" [layers_c/padding2d.cpp:11]   --->   Operation 110 'add' 'indvars_iv_next2' <Predicate = (!tmp_51)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "br label %1" [layers_c/padding2d.cpp:11]   --->   Operation 111 'br' <Predicate = (!tmp_51)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MaxPooling2D_0_array]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_width_read       (read             ) [ 0011111111]
input_height_read      (read             ) [ 0011111111]
tmp                    (add              ) [ 0011111111]
tmp_37                 (mul              ) [ 0011111111]
input_depth_read       (read             ) [ 0001111111]
tmp_s                  (mul              ) [ 0001111111]
tmp_38                 (add              ) [ 0011111111]
tmp_39                 (add              ) [ 0001111111]
tmp1                   (add              ) [ 0000000000]
tmp_40                 (add              ) [ 0001111111]
tmp_41                 (add              ) [ 0011111111]
tmp_47_cast            (zext             ) [ 0000000000]
tmp_42                 (add              ) [ 0001111111]
tmp_43                 (add              ) [ 0001111111]
tmp_11                 (shl              ) [ 0000000000]
tmp_44                 (add              ) [ 0011111111]
tmp3                   (add              ) [ 0000000000]
tmp_22                 (add              ) [ 0001111111]
StgValue_28            (br               ) [ 0011111111]
indvars_iv1            (phi              ) [ 0001111111]
indvars_iv             (phi              ) [ 0001111111]
indvars_iv2            (phi              ) [ 0001111111]
o_count                (phi              ) [ 0001100000]
i_count                (phi              ) [ 0001111110]
depth                  (phi              ) [ 0001000000]
exitcond1              (icmp             ) [ 0001111111]
depth_1                (add              ) [ 0011111111]
StgValue_37            (br               ) [ 0000000000]
StgValue_38            (br               ) [ 0001111111]
StgValue_39            (ret              ) [ 0000000000]
o_count_1              (phi              ) [ 0000100000]
i                      (phi              ) [ 0000100000]
tmp_52_cast            (zext             ) [ 0000000000]
tmp_45                 (icmp             ) [ 0001111111]
empty                  (speclooptripcount) [ 0000000000]
i_1                    (add              ) [ 0001111111]
StgValue_46            (br               ) [ 0000000000]
tmp_46                 (zext             ) [ 0000000000]
output_addr            (getelementptr    ) [ 0000000000]
StgValue_49            (store            ) [ 0000000000]
tmp_47                 (add              ) [ 0001111111]
StgValue_51            (br               ) [ 0001111111]
i_count_3              (add              ) [ 0011011111]
tmp2                   (add              ) [ 0000000000]
tmp_48                 (add              ) [ 0000011111]
StgValue_55            (br               ) [ 0001111111]
indvars_iv3            (phi              ) [ 0000011110]
o_count_6              (phi              ) [ 0000011110]
o_count_2              (phi              ) [ 0000011100]
i_count_1              (phi              ) [ 0000011100]
height                 (phi              ) [ 0000010000]
exitcond7              (icmp             ) [ 0001111111]
height_1               (add              ) [ 0001111111]
StgValue_63            (br               ) [ 0000000000]
tmp_50                 (add              ) [ 0001111111]
StgValue_65            (br               ) [ 0001111111]
tmp_49                 (add              ) [ 0011000001]
StgValue_67            (br               ) [ 0001111111]
o_count_3              (phi              ) [ 0000001100]
i_count_2              (phi              ) [ 0000001000]
exitcond               (icmp             ) [ 0001111111]
StgValue_71            (br               ) [ 0000000000]
tmp_54                 (zext             ) [ 0000000000]
MaxPooling2D_0_array_1 (getelementptr    ) [ 0000000100]
tmp_56                 (add              ) [ 0001111111]
tmp_53                 (add              ) [ 0001110011]
StgValue_77            (br               ) [ 0001111111]
MaxPooling2D_0_array_2 (load             ) [ 0000000000]
tmp_55                 (zext             ) [ 0000000000]
output_addr_2          (getelementptr    ) [ 0000000000]
StgValue_81            (store            ) [ 0000000000]
o_count_8              (add              ) [ 0001111111]
StgValue_83            (br               ) [ 0001111111]
o_count_4              (phi              ) [ 0000000010]
exitcond5              (icmp             ) [ 0001111111]
empty_11               (speclooptripcount) [ 0000000000]
StgValue_87            (br               ) [ 0000000000]
tmp_57                 (zext             ) [ 0000000000]
output_addr_3          (getelementptr    ) [ 0000000000]
StgValue_90            (store            ) [ 0000000000]
o_count_9              (add              ) [ 0001111111]
StgValue_92            (br               ) [ 0001111111]
indvars_iv_next5       (add              ) [ 0001111111]
indvars_iv_next4       (add              ) [ 0001111111]
StgValue_95            (br               ) [ 0001111111]
o_count_5              (phi              ) [ 0000000001]
i2                     (phi              ) [ 0000000001]
tmp_60_cast            (zext             ) [ 0000000000]
tmp_51                 (icmp             ) [ 0001111111]
empty_12               (speclooptripcount) [ 0000000000]
i_2                    (add              ) [ 0001111111]
StgValue_102           (br               ) [ 0000000000]
tmp_52                 (zext             ) [ 0000000000]
output_addr_1          (getelementptr    ) [ 0000000000]
StgValue_105           (store            ) [ 0000000000]
o_count_7              (add              ) [ 0001111111]
StgValue_107           (br               ) [ 0001111111]
indvars_iv_next        (add              ) [ 0011111111]
indvars_iv_next1       (add              ) [ 0011111111]
indvars_iv_next2       (add              ) [ 0011111111]
StgValue_111           (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_depth">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_depth"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="MaxPooling2D_0_array">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_0_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="input_width_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="16" slack="0"/>
<pin id="45" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="input_height_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="input_depth_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_depth_read/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="output_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="16" slack="0"/>
<pin id="64" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/4 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="12" slack="0"/>
<pin id="69" dir="0" index="1" bw="16" slack="0"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_49/4 StgValue_81/7 StgValue_90/8 StgValue_105/9 "/>
</bind>
</comp>

<comp id="74" class="1004" name="MaxPooling2D_0_array_1_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="16" slack="0"/>
<pin id="78" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MaxPooling2D_0_array_1/6 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="12" slack="0"/>
<pin id="83" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_0_array_2/6 "/>
</bind>
</comp>

<comp id="87" class="1004" name="output_addr_2_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="16" slack="0"/>
<pin id="91" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_2/7 "/>
</bind>
</comp>

<comp id="96" class="1004" name="output_addr_3_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="16" slack="0"/>
<pin id="100" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_3/8 "/>
</bind>
</comp>

<comp id="104" class="1004" name="output_addr_1_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="16" slack="0"/>
<pin id="108" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/9 "/>
</bind>
</comp>

<comp id="112" class="1005" name="indvars_iv1_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="2"/>
<pin id="114" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv1 (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="indvars_iv1_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="16" slack="1"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv1/3 "/>
</bind>
</comp>

<comp id="122" class="1005" name="indvars_iv_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="2"/>
<pin id="124" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="indvars_iv_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="16" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/3 "/>
</bind>
</comp>

<comp id="132" class="1005" name="indvars_iv2_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="2"/>
<pin id="134" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv2 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="indvars_iv2_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="16" slack="1"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv2/3 "/>
</bind>
</comp>

<comp id="142" class="1005" name="o_count_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="1"/>
<pin id="144" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="o_count (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="o_count_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="1" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count/3 "/>
</bind>
</comp>

<comp id="154" class="1005" name="i_count_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="1"/>
<pin id="156" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_count (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_count_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="1" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count/3 "/>
</bind>
</comp>

<comp id="166" class="1005" name="depth_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="1"/>
<pin id="168" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="depth (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="depth_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="depth/3 "/>
</bind>
</comp>

<comp id="177" class="1005" name="o_count_1_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="179" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_1 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="o_count_1_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="16" slack="1"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_1/4 "/>
</bind>
</comp>

<comp id="187" class="1005" name="i_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="1"/>
<pin id="189" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="0"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="198" class="1005" name="indvars_iv3_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="2"/>
<pin id="200" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv3 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="indvars_iv3_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="16" slack="2"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv3/5 "/>
</bind>
</comp>

<comp id="209" class="1005" name="o_count_6_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="1"/>
<pin id="211" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="o_count_6 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="o_count_6_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="16" slack="2"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_6/5 "/>
</bind>
</comp>

<comp id="220" class="1005" name="o_count_2_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="1"/>
<pin id="222" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="o_count_2 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="o_count_2_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="16" slack="2"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_2/5 "/>
</bind>
</comp>

<comp id="231" class="1005" name="i_count_1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="1"/>
<pin id="233" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_count_1 (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="i_count_1_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="16" slack="2"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_1/5 "/>
</bind>
</comp>

<comp id="242" class="1005" name="height_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="1"/>
<pin id="244" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="height_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="1" slack="1"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="height/5 "/>
</bind>
</comp>

<comp id="253" class="1005" name="o_count_3_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="1"/>
<pin id="255" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="o_count_3 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="o_count_3_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="16" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_3/6 "/>
</bind>
</comp>

<comp id="264" class="1005" name="i_count_2_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="266" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_count_2 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="i_count_2_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="16" slack="0"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_2/6 "/>
</bind>
</comp>

<comp id="274" class="1005" name="o_count_4_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="276" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_4 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="o_count_4_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="2"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="16" slack="0"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_4/8 "/>
</bind>
</comp>

<comp id="284" class="1005" name="o_count_5_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="286" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_5 (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="o_count_5_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="2"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="16" slack="0"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_5/9 "/>
</bind>
</comp>

<comp id="293" class="1005" name="i2_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="1"/>
<pin id="295" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="i2_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="16" slack="0"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/9 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="3" slack="0"/>
<pin id="306" dir="0" index="1" bw="16" slack="0"/>
<pin id="307" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_38_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="0"/>
<pin id="312" dir="0" index="1" bw="16" slack="1"/>
<pin id="313" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_38/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_39_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="16" slack="1"/>
<pin id="318" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="1"/>
<pin id="323" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_40_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="0"/>
<pin id="327" dir="0" index="1" bw="16" slack="0"/>
<pin id="328" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_40/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_41_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="1"/>
<pin id="333" dir="0" index="1" bw="16" slack="0"/>
<pin id="334" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_47_cast_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="1"/>
<pin id="338" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_47_cast/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_42_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="0" index="1" bw="16" slack="0"/>
<pin id="342" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_42/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_43_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="16" slack="0"/>
<pin id="348" dir="1" index="2" bw="17" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_43/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_11_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="1"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_44_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="0" index="1" bw="16" slack="0"/>
<pin id="359" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_44/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp3_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="0" index="1" bw="16" slack="1"/>
<pin id="365" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_22_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="0"/>
<pin id="369" dir="0" index="1" bw="16" slack="0"/>
<pin id="370" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="exitcond1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="0" index="1" bw="16" slack="1"/>
<pin id="376" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="depth_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="depth_1/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_52_cast_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_52_cast/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_45_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="0"/>
<pin id="390" dir="0" index="1" bw="17" slack="2"/>
<pin id="391" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_45/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="i_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_46_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_47_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_47/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="i_count_3_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="2"/>
<pin id="412" dir="0" index="1" bw="16" slack="1"/>
<pin id="413" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_count_3/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="2"/>
<pin id="417" dir="0" index="1" bw="16" slack="1"/>
<pin id="418" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_48_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="0" index="1" bw="16" slack="3"/>
<pin id="423" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="exitcond7_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="16" slack="0"/>
<pin id="427" dir="0" index="1" bw="16" slack="4"/>
<pin id="428" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="height_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="height_1/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_50_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="0"/>
<pin id="438" dir="0" index="1" bw="16" slack="4"/>
<pin id="439" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_50/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_49_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="1"/>
<pin id="443" dir="0" index="1" bw="16" slack="3"/>
<pin id="444" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_49/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="exitcond_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="16" slack="0"/>
<pin id="447" dir="0" index="1" bw="16" slack="1"/>
<pin id="448" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_54_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="0"/>
<pin id="453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_54/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_56_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_56/6 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_53_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="5"/>
<pin id="464" dir="0" index="1" bw="16" slack="1"/>
<pin id="465" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_53/6 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_55_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="1"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_55/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="o_count_8_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="1"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_8/7 "/>
</bind>
</comp>

<comp id="478" class="1004" name="exitcond5_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="0"/>
<pin id="480" dir="0" index="1" bw="16" slack="2"/>
<pin id="481" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/8 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_57_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="16" slack="0"/>
<pin id="486" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_57/8 "/>
</bind>
</comp>

<comp id="489" class="1004" name="o_count_9_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="16" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_9/8 "/>
</bind>
</comp>

<comp id="495" class="1004" name="indvars_iv_next5_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="16" slack="6"/>
<pin id="497" dir="0" index="1" bw="16" slack="2"/>
<pin id="498" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next5/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="indvars_iv_next4_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="16" slack="6"/>
<pin id="502" dir="0" index="1" bw="16" slack="2"/>
<pin id="503" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next4/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_60_cast_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="0"/>
<pin id="507" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_60_cast/9 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_51_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="0"/>
<pin id="511" dir="0" index="1" bw="17" slack="4"/>
<pin id="512" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_51/9 "/>
</bind>
</comp>

<comp id="514" class="1004" name="i_2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="16" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/9 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_52_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="16" slack="0"/>
<pin id="522" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_52/9 "/>
</bind>
</comp>

<comp id="525" class="1004" name="o_count_7_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_7/9 "/>
</bind>
</comp>

<comp id="531" class="1004" name="indvars_iv_next_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="4"/>
<pin id="533" dir="0" index="1" bw="16" slack="3"/>
<pin id="534" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next/9 "/>
</bind>
</comp>

<comp id="536" class="1004" name="indvars_iv_next1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="4"/>
<pin id="538" dir="0" index="1" bw="16" slack="3"/>
<pin id="539" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next1/9 "/>
</bind>
</comp>

<comp id="541" class="1004" name="indvars_iv_next2_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="16" slack="3"/>
<pin id="543" dir="0" index="1" bw="16" slack="4"/>
<pin id="544" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next2/9 "/>
</bind>
</comp>

<comp id="546" class="1007" name="tmp_37_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="0"/>
<pin id="548" dir="0" index="1" bw="16" slack="0"/>
<pin id="549" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_37/1 "/>
</bind>
</comp>

<comp id="552" class="1007" name="tmp_s_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="1"/>
<pin id="554" dir="0" index="1" bw="16" slack="1"/>
<pin id="555" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="556" class="1005" name="input_width_read_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="1"/>
<pin id="558" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_width_read "/>
</bind>
</comp>

<comp id="567" class="1005" name="input_height_read_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="16" slack="1"/>
<pin id="569" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_height_read "/>
</bind>
</comp>

<comp id="573" class="1005" name="tmp_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="5"/>
<pin id="575" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="580" class="1005" name="tmp_37_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="16" slack="1"/>
<pin id="582" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="587" class="1005" name="input_depth_read_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="16" slack="1"/>
<pin id="589" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_depth_read "/>
</bind>
</comp>

<comp id="592" class="1005" name="tmp_s_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="2"/>
<pin id="594" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="597" class="1005" name="tmp_38_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="16" slack="1"/>
<pin id="599" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="603" class="1005" name="tmp_39_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="16" slack="3"/>
<pin id="605" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="608" class="1005" name="tmp_40_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="16" slack="4"/>
<pin id="610" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="614" class="1005" name="tmp_41_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="16" slack="1"/>
<pin id="616" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="619" class="1005" name="tmp_42_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="17" slack="2"/>
<pin id="621" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="624" class="1005" name="tmp_43_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="17" slack="4"/>
<pin id="626" dir="1" index="1" bw="17" slack="4"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="629" class="1005" name="tmp_44_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="16" slack="1"/>
<pin id="631" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="634" class="1005" name="tmp_22_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="16" slack="4"/>
<pin id="636" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="642" class="1005" name="depth_1_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="16" slack="0"/>
<pin id="644" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="depth_1 "/>
</bind>
</comp>

<comp id="650" class="1005" name="i_1_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="16" slack="0"/>
<pin id="652" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="655" class="1005" name="tmp_47_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="16" slack="0"/>
<pin id="657" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="660" class="1005" name="i_count_3_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="16" slack="1"/>
<pin id="662" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_count_3 "/>
</bind>
</comp>

<comp id="665" class="1005" name="tmp_48_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="16" slack="1"/>
<pin id="667" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="674" class="1005" name="height_1_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="16" slack="0"/>
<pin id="676" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="height_1 "/>
</bind>
</comp>

<comp id="679" class="1005" name="tmp_50_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="16" slack="0"/>
<pin id="681" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="684" class="1005" name="tmp_49_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="16" slack="1"/>
<pin id="686" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="692" class="1005" name="MaxPooling2D_0_array_1_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="12" slack="1"/>
<pin id="694" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_0_array_1 "/>
</bind>
</comp>

<comp id="697" class="1005" name="tmp_56_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="16" slack="0"/>
<pin id="699" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_56 "/>
</bind>
</comp>

<comp id="702" class="1005" name="tmp_53_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="16" slack="1"/>
<pin id="704" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="707" class="1005" name="o_count_8_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="16" slack="1"/>
<pin id="709" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="o_count_8 "/>
</bind>
</comp>

<comp id="715" class="1005" name="o_count_9_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="16" slack="0"/>
<pin id="717" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="o_count_9 "/>
</bind>
</comp>

<comp id="720" class="1005" name="indvars_iv_next5_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="16" slack="1"/>
<pin id="722" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next5 "/>
</bind>
</comp>

<comp id="725" class="1005" name="indvars_iv_next4_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="16" slack="1"/>
<pin id="727" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next4 "/>
</bind>
</comp>

<comp id="733" class="1005" name="i_2_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="16" slack="0"/>
<pin id="735" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="738" class="1005" name="o_count_7_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="16" slack="0"/>
<pin id="740" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="o_count_7 "/>
</bind>
</comp>

<comp id="743" class="1005" name="indvars_iv_next_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="16" slack="1"/>
<pin id="745" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next "/>
</bind>
</comp>

<comp id="748" class="1005" name="indvars_iv_next1_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="16" slack="1"/>
<pin id="750" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next1 "/>
</bind>
</comp>

<comp id="753" class="1005" name="indvars_iv_next2_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="16" slack="1"/>
<pin id="755" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="34" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="73"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="34" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="34" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="81" pin="3"/><net_sink comp="67" pin=1"/></net>

<net id="95"><net_src comp="87" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="96" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="34" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="104" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="121"><net_src comp="115" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="131"><net_src comp="125" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="141"><net_src comp="135" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="153"><net_src comp="146" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="165"><net_src comp="158" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="186"><net_src comp="142" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="207"><net_src comp="112" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="218"><net_src comp="122" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="219"><net_src comp="212" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="229"><net_src comp="132" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="230"><net_src comp="223" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="240"><net_src comp="154" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="241"><net_src comp="234" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="245"><net_src comp="26" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="262"><net_src comp="220" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="256" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="273"><net_src comp="231" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="283"><net_src comp="209" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="296"><net_src comp="26" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="12" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="42" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="14" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="16" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="310" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="320" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="315" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="310" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="343"><net_src comp="18" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="20" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="336" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="16" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="22" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="351" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="24" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="362" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="351" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="170" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="170" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="16" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="191" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="191" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="16" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="180" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="408"><net_src comp="180" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="16" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="154" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="142" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="415" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="246" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="246" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="16" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="234" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="449"><net_src comp="256" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="209" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="267" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="460"><net_src comp="267" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="16" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="220" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="253" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="476"><net_src comp="253" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="16" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="277" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="198" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="277" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="493"><net_src comp="277" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="16" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="209" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="198" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="297" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="505" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="518"><net_src comp="297" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="16" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="287" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="529"><net_src comp="287" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="16" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="132" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="122" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="112" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="550"><net_src comp="48" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="304" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="559"><net_src comp="42" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="562"><net_src comp="556" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="563"><net_src comp="556" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="564"><net_src comp="556" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="565"><net_src comp="556" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="566"><net_src comp="556" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="570"><net_src comp="48" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="576"><net_src comp="304" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="579"><net_src comp="573" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="583"><net_src comp="546" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="586"><net_src comp="580" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="590"><net_src comp="54" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="595"><net_src comp="552" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="600"><net_src comp="310" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="606"><net_src comp="315" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="611"><net_src comp="325" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="617"><net_src comp="331" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="622"><net_src comp="339" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="627"><net_src comp="345" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="632"><net_src comp="356" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="637"><net_src comp="367" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="645"><net_src comp="378" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="653"><net_src comp="393" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="658"><net_src comp="404" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="663"><net_src comp="410" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="668"><net_src comp="420" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="677"><net_src comp="430" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="682"><net_src comp="436" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="687"><net_src comp="441" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="695"><net_src comp="74" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="700"><net_src comp="456" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="705"><net_src comp="462" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="710"><net_src comp="472" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="718"><net_src comp="489" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="723"><net_src comp="495" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="728"><net_src comp="500" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="736"><net_src comp="514" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="741"><net_src comp="525" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="746"><net_src comp="531" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="751"><net_src comp="536" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="756"><net_src comp="541" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="115" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {4 7 8 9 }
 - Input state : 
	Port: padding2d_fix16.4 : input_depth | {2 }
	Port: padding2d_fix16.4 : input_height | {1 }
	Port: padding2d_fix16.4 : input_width | {1 }
	Port: padding2d_fix16.4 : MaxPooling2D_0_array | {6 7 }
  - Chain level:
	State 1
		tmp_37 : 1
	State 2
		tmp1 : 1
		tmp_40 : 2
		tmp_41 : 1
		tmp_42 : 1
		tmp_43 : 1
		tmp_22 : 1
	State 3
		exitcond1 : 1
		depth_1 : 1
		StgValue_37 : 2
	State 4
		tmp_52_cast : 1
		tmp_45 : 2
		i_1 : 1
		StgValue_46 : 3
		tmp_46 : 1
		output_addr : 2
		StgValue_49 : 3
		tmp_47 : 1
		tmp_48 : 1
	State 5
		exitcond7 : 1
		height_1 : 1
		StgValue_63 : 2
		tmp_50 : 1
	State 6
		exitcond : 1
		StgValue_71 : 2
		tmp_54 : 1
		MaxPooling2D_0_array_1 : 2
		MaxPooling2D_0_array_2 : 3
		tmp_56 : 1
	State 7
		output_addr_2 : 1
		StgValue_81 : 2
	State 8
		exitcond5 : 1
		StgValue_87 : 2
		tmp_57 : 1
		output_addr_3 : 2
		StgValue_90 : 3
		o_count_9 : 1
	State 9
		tmp_60_cast : 1
		tmp_51 : 2
		i_2 : 1
		StgValue_102 : 3
		tmp_52 : 1
		output_addr_1 : 2
		StgValue_105 : 3
		o_count_7 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_304          |    0    |    0    |    23   |
|          |         tmp_38_fu_310        |    0    |    0    |    23   |
|          |         tmp_39_fu_315        |    0    |    0    |    23   |
|          |          tmp1_fu_320         |    0    |    0    |    16   |
|          |         tmp_40_fu_325        |    0    |    0    |    16   |
|          |         tmp_41_fu_331        |    0    |    0    |    23   |
|          |         tmp_42_fu_339        |    0    |    0    |    23   |
|          |         tmp_43_fu_345        |    0    |    0    |    23   |
|          |         tmp_44_fu_356        |    0    |    0    |    23   |
|          |          tmp3_fu_362         |    0    |    0    |    16   |
|          |         tmp_22_fu_367        |    0    |    0    |    16   |
|          |        depth_1_fu_378        |    0    |    0    |    23   |
|          |          i_1_fu_393          |    0    |    0    |    23   |
|          |         tmp_47_fu_404        |    0    |    0    |    23   |
|          |       i_count_3_fu_410       |    0    |    0    |    23   |
|    add   |          tmp2_fu_415         |    0    |    0    |    16   |
|          |         tmp_48_fu_420        |    0    |    0    |    16   |
|          |        height_1_fu_430       |    0    |    0    |    23   |
|          |         tmp_50_fu_436        |    0    |    0    |    23   |
|          |         tmp_49_fu_441        |    0    |    0    |    23   |
|          |         tmp_56_fu_456        |    0    |    0    |    23   |
|          |         tmp_53_fu_462        |    0    |    0    |    23   |
|          |       o_count_8_fu_472       |    0    |    0    |    23   |
|          |       o_count_9_fu_489       |    0    |    0    |    23   |
|          |    indvars_iv_next5_fu_495   |    0    |    0    |    23   |
|          |    indvars_iv_next4_fu_500   |    0    |    0    |    23   |
|          |          i_2_fu_514          |    0    |    0    |    23   |
|          |       o_count_7_fu_525       |    0    |    0    |    23   |
|          |    indvars_iv_next_fu_531    |    0    |    0    |    23   |
|          |    indvars_iv_next1_fu_536   |    0    |    0    |    23   |
|          |    indvars_iv_next2_fu_541   |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond1_fu_373       |    0    |    0    |    13   |
|          |         tmp_45_fu_388        |    0    |    0    |    18   |
|   icmp   |       exitcond7_fu_425       |    0    |    0    |    13   |
|          |        exitcond_fu_445       |    0    |    0    |    13   |
|          |       exitcond5_fu_478       |    0    |    0    |    13   |
|          |         tmp_51_fu_509        |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|    mul   |         tmp_37_fu_546        |    1    |    0    |    0    |
|          |         tmp_s_fu_552         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |  input_width_read_read_fu_42 |    0    |    0    |    0    |
|   read   | input_height_read_read_fu_48 |    0    |    0    |    0    |
|          |  input_depth_read_read_fu_54 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      tmp_47_cast_fu_336      |    0    |    0    |    0    |
|          |      tmp_52_cast_fu_384      |    0    |    0    |    0    |
|          |         tmp_46_fu_399        |    0    |    0    |    0    |
|   zext   |         tmp_54_fu_451        |    0    |    0    |    0    |
|          |         tmp_55_fu_467        |    0    |    0    |    0    |
|          |         tmp_57_fu_484        |    0    |    0    |    0    |
|          |      tmp_60_cast_fu_505      |    0    |    0    |    0    |
|          |         tmp_52_fu_520        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    shl   |         tmp_11_fu_351        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    2    |    0    |   759   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|MaxPooling2D_0_array_1_reg_692|   12   |
|        depth_1_reg_642       |   16   |
|         depth_reg_166        |   16   |
|       height_1_reg_674       |   16   |
|        height_reg_242        |   16   |
|          i2_reg_293          |   16   |
|          i_1_reg_650         |   16   |
|          i_2_reg_733         |   16   |
|       i_count_1_reg_231      |   16   |
|       i_count_2_reg_264      |   16   |
|       i_count_3_reg_660      |   16   |
|        i_count_reg_154       |   16   |
|           i_reg_187          |   16   |
|      indvars_iv1_reg_112     |   16   |
|      indvars_iv2_reg_132     |   16   |
|      indvars_iv3_reg_198     |   16   |
|   indvars_iv_next1_reg_748   |   16   |
|   indvars_iv_next2_reg_753   |   16   |
|   indvars_iv_next4_reg_725   |   16   |
|   indvars_iv_next5_reg_720   |   16   |
|    indvars_iv_next_reg_743   |   16   |
|      indvars_iv_reg_122      |   16   |
|   input_depth_read_reg_587   |   16   |
|   input_height_read_reg_567  |   16   |
|   input_width_read_reg_556   |   16   |
|       o_count_1_reg_177      |   16   |
|       o_count_2_reg_220      |   16   |
|       o_count_3_reg_253      |   16   |
|       o_count_4_reg_274      |   16   |
|       o_count_5_reg_284      |   16   |
|       o_count_6_reg_209      |   16   |
|       o_count_7_reg_738      |   16   |
|       o_count_8_reg_707      |   16   |
|       o_count_9_reg_715      |   16   |
|        o_count_reg_142       |   16   |
|        tmp_22_reg_634        |   16   |
|        tmp_37_reg_580        |   16   |
|        tmp_38_reg_597        |   16   |
|        tmp_39_reg_603        |   16   |
|        tmp_40_reg_608        |   16   |
|        tmp_41_reg_614        |   16   |
|        tmp_42_reg_619        |   17   |
|        tmp_43_reg_624        |   17   |
|        tmp_44_reg_629        |   16   |
|        tmp_47_reg_655        |   16   |
|        tmp_48_reg_665        |   16   |
|        tmp_49_reg_684        |   16   |
|        tmp_50_reg_679        |   16   |
|        tmp_53_reg_702        |   16   |
|        tmp_56_reg_697        |   16   |
|          tmp_reg_573         |   16   |
|         tmp_s_reg_592        |   16   |
+------------------------------+--------+
|             Total            |   830  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   4  |  12  |   48   ||    21   |
| grp_access_fu_67 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_81 |  p0  |   2  |  12  |   24   ||    9    |
|  o_count_reg_142 |  p0  |   2  |  16  |   32   ||    9    |
|  i_count_reg_154 |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   168  ||  8.9365 ||    57   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   759  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   57   |
|  Register |    -   |    -   |   830  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    8   |   830  |   816  |
+-----------+--------+--------+--------+--------+
