# vsim work.UART_TOP 
# Start time: 18:07:19 on Apr 20,2022
# Loading work.UART_TOP
# Loading work.mux
# Loading work.parity
# Loading work.serializer
# Loading work.FSM
add wave -position insertpoint  \
sim:/UART_TOP/CLK \
sim:/UART_TOP/RST \
sim:/UART_TOP/P_DATA \
sim:/UART_TOP/DATA_VALID \
sim:/UART_TOP/PAR_EN \
sim:/UART_TOP/PAR_TYP \
sim:/UART_TOP/S_DATA \
sim:/UART_TOP/BUSY \
sim:/UART_TOP/serial_en \
sim:/UART_TOP/serial_out \
sim:/UART_TOP/bit_no \
sim:/UART_TOP/mux_i2 \
sim:/UART_TOP/mux_i3 \
sim:/UART_TOP/mux_sel \
sim:/UART_TOP/parity_out
force -freeze sim:/UART_TOP/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/UART_TOP/RST 1 0
force -freeze sim:/UART_TOP/RST 0 20
force -freeze sim:/UART_TOP/RST 1 40
force -freeze sim:/UART_TOP/P_DATA 10001001 0
force -freeze sim:/UART_TOP/DATA_VALID 0 0
force -freeze sim:/UART_TOP/PAR_EN 1 0
force -freeze sim:/UART_TOP/PAR_TYP 0 0
force -freeze sim:/UART_TOP/DATA_VALID 0 0
force -freeze sim:/UART_TOP/DATA_VALID 1 20
force -freeze sim:/UART_TOP/DATA_VALID 0 150
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/UART_TOP/DATA_VALID 1 0
run
force -freeze sim:/UART_TOP/DATA_VALID 0 0
run
run
run
force -freeze sim:/UART_TOP/DATA_VALID 1 0
run
force -freeze sim:/UART_TOP/DATA_VALID 0 0
run
run
run
run
run
run
run
run
run
# End time: 21:55:21 on Apr 21,2022, Elapsed time: 27:48:02
# Errors: 0, Warnings: 0
