xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../../../../vivado_ise_2017/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../../vivado_ise_2017/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_1,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
BRAM32k.v,verilog,xil_defaultlib,../../../../finalAcc.srcs/sources_1/ip/BRAM32k/sim/BRAM32k.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
