[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/home/wangpeng/test/playground_test/test_run_dir/BundleLiteralSpec_Anon/20210705214154163949295575417662"
  }
]