#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Mon Feb 10 13:32:00 2020
# Process ID: 13336
# Current directory: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8384 D:\fpga_test\y2_project\20200210\OV7670_hdmi_zybo_center_hu\OV7670_VGA_Dispaly.xpr
# Log file: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/vivado.log
# Journal file: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga_test/vivado-library-master/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/xilinx_fpga/v2/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 738.223 ; gain = 127.590
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Oct 24 2019 at 19:17:01
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Oct 25 2019-02:33:05
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 931.547 ; gain = 20.797
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A77B75A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2155.813 ; gain = 1224.266
set_property PROGRAM.FILE {D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Feb 10 13:36:31 2020] Launched synth_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Mon Feb 10 13:36:32 2020] Launched impl_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A77B75A
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Feb 10 14:17:28 2020] Launched synth_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Mon Feb 10 14:17:28 2020] Launched impl_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A77B75A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Feb 10 14:32:06 2020] Launched synth_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Mon Feb 10 14:32:06 2020] Launched impl_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Feb 10 14:36:28 2020] Launched synth_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Mon Feb 10 14:36:28 2020] Launched impl_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A77B75A
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: ov7670_top
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2690.805 ; gain = 239.945
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ov7670_top' [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock' [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/.Xil/Vivado-13336-LAPTOP-7Q5UGIUP/realtime/clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock' (2#1) [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/.Xil/Vivado-13336-LAPTOP-7Q5UGIUP/realtime/clock_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'VGA_Dispay' [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/VGA_Display.v:29]
	Parameter hRez bound to: 640 - type: integer 
	Parameter hStartSync bound to: 656 - type: integer 
	Parameter hEndSync bound to: 752 - type: integer 
	Parameter hMaxCount bound to: 800 - type: integer 
	Parameter vRez bound to: 480 - type: integer 
	Parameter vStartSync bound to: 490 - type: integer 
	Parameter vEndSync bound to: 492 - type: integer 
	Parameter vMaxCount bound to: 525 - type: integer 
	Parameter hsync_active bound to: 0 - type: integer 
	Parameter vsync_active bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'application' [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:23]
WARNING: [Synth 8-6014] Unused sequential element block_en_reg was removed.  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:83]
WARNING: [Synth 8-5788] Register x_loc_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:123]
WARNING: [Synth 8-5788] Register y_loc_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:124]
WARNING: [Synth 8-5788] Register disx_a_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:126]
WARNING: [Synth 8-5788] Register disx_p_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:129]
WARNING: [Synth 8-5788] Register disy_p_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:130]
WARNING: [Synth 8-5788] Register disx_p2_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:132]
WARNING: [Synth 8-5788] Register disy_p2_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:133]
WARNING: [Synth 8-5788] Register disx_l_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:135]
WARNING: [Synth 8-5788] Register disy_l_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:136]
WARNING: [Synth 8-5788] Register disx_i_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:138]
WARNING: [Synth 8-5788] Register disy_i_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:139]
WARNING: [Synth 8-5788] Register disx_c_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:141]
WARNING: [Synth 8-5788] Register disy_c_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:142]
WARNING: [Synth 8-5788] Register disx_a2_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:144]
WARNING: [Synth 8-5788] Register disy_a2_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:145]
WARNING: [Synth 8-5788] Register disx_t_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:147]
WARNING: [Synth 8-5788] Register disy_t_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:148]
WARNING: [Synth 8-5788] Register disx_i2_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:150]
WARNING: [Synth 8-5788] Register disy_i2_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:151]
WARNING: [Synth 8-5788] Register disx_o_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:153]
WARNING: [Synth 8-5788] Register disy_o_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:154]
WARNING: [Synth 8-5788] Register disx_n_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:157]
WARNING: [Synth 8-5788] Register disy_n_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:158]
WARNING: [Synth 8-3848] Net disy_a in module/entity application does not have driver. [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:48]
INFO: [Synth 8-6155] done synthesizing module 'application' (3#1) [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:23]
INFO: [Synth 8-6157] synthesizing module 'track' [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:23]
WARNING: [Synth 8-6014] Unused sequential element disy_d_reg was removed.  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:162]
WARNING: [Synth 8-5788] Register x_loc_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:118]
WARNING: [Synth 8-5788] Register y_loc_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:119]
WARNING: [Synth 8-5788] Register x_loc_n_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:121]
WARNING: [Synth 8-5788] Register y_loc_n_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:122]
WARNING: [Synth 8-5788] Register disx_e_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:125]
WARNING: [Synth 8-5788] Register disy_e_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:126]
WARNING: [Synth 8-5788] Register disx_i_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:128]
WARNING: [Synth 8-5788] Register disy_i_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:129]
WARNING: [Synth 8-5788] Register disx_o_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:131]
WARNING: [Synth 8-5788] Register disy_o_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:132]
WARNING: [Synth 8-5788] Register disx_u_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:134]
WARNING: [Synth 8-5788] Register disy_u_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:135]
WARNING: [Synth 8-5788] Register disx_p_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:137]
WARNING: [Synth 8-5788] Register disy_p_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:138]
WARNING: [Synth 8-5788] Register disx_l_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:140]
WARNING: [Synth 8-5788] Register disy_l_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:141]
WARNING: [Synth 8-5788] Register disx_c_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:143]
WARNING: [Synth 8-5788] Register disy_c_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:144]
WARNING: [Synth 8-5788] Register disx_t_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:146]
WARNING: [Synth 8-5788] Register disy_t_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:147]
WARNING: [Synth 8-5788] Register disx_n_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:149]
WARNING: [Synth 8-5788] Register disy_n_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:150]
WARNING: [Synth 8-5788] Register disx_s_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:152]
WARNING: [Synth 8-5788] Register disy_s_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:153]
WARNING: [Synth 8-5788] Register disx_r_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:155]
WARNING: [Synth 8-5788] Register disy_r_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:156]
WARNING: [Synth 8-5788] Register disx_b_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:158]
WARNING: [Synth 8-5788] Register disy_b_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:159]
WARNING: [Synth 8-5788] Register disx_d_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:161]
WARNING: [Synth 8-5788] Register disx_0_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:165]
WARNING: [Synth 8-5788] Register disy_0_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:166]
WARNING: [Synth 8-5788] Register disx_1_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:168]
WARNING: [Synth 8-5788] Register disy_1_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:169]
WARNING: [Synth 8-5788] Register disx_2_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:171]
WARNING: [Synth 8-5788] Register disy_2_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:172]
WARNING: [Synth 8-5788] Register disx_3_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:174]
WARNING: [Synth 8-5788] Register disy_3_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:175]
WARNING: [Synth 8-5788] Register disx_4_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:177]
WARNING: [Synth 8-5788] Register disy_4_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:178]
WARNING: [Synth 8-5788] Register disx_5_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:180]
WARNING: [Synth 8-5788] Register disy_5_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:181]
WARNING: [Synth 8-5788] Register disx_6_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:183]
WARNING: [Synth 8-5788] Register disy_6_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:184]
WARNING: [Synth 8-5788] Register disx_7_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:186]
WARNING: [Synth 8-5788] Register disy_7_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:187]
WARNING: [Synth 8-5788] Register disx_8_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:189]
WARNING: [Synth 8-5788] Register disy_8_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:190]
WARNING: [Synth 8-5788] Register disx_9_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:192]
WARNING: [Synth 8-5788] Register disy_9_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:193]
INFO: [Synth 8-6155] done synthesizing module 'track' (4#1) [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:23]
INFO: [Synth 8-6157] synthesizing module 'scoreboard' [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:23]
INFO: [Synth 8-6157] synthesizing module 'bin_dec' [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/bin_dec.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bin_dec' (5#1) [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/bin_dec.v:3]
WARNING: [Synth 8-5788] Register x_loc_n_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:156]
WARNING: [Synth 8-5788] Register y_loc_n_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:157]
WARNING: [Synth 8-5788] Register disx_0_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:162]
WARNING: [Synth 8-5788] Register disy_0_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:163]
WARNING: [Synth 8-5788] Register disx_1_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:180]
WARNING: [Synth 8-5788] Register disy_1_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:181]
WARNING: [Synth 8-5788] Register disx_2_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:193]
WARNING: [Synth 8-5788] Register disy_2_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:194]
WARNING: [Synth 8-5788] Register disx_3_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:209]
WARNING: [Synth 8-5788] Register disy_3_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:210]
WARNING: [Synth 8-5788] Register disx_4_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:225]
WARNING: [Synth 8-5788] Register disy_4_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:226]
WARNING: [Synth 8-5788] Register disx_5_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:239]
WARNING: [Synth 8-5788] Register disy_5_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:240]
WARNING: [Synth 8-5788] Register disx_6_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:254]
WARNING: [Synth 8-5788] Register disy_6_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:255]
WARNING: [Synth 8-5788] Register disx_7_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:269]
WARNING: [Synth 8-5788] Register disy_7_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:270]
WARNING: [Synth 8-5788] Register disx_8_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:283]
WARNING: [Synth 8-5788] Register disy_8_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:284]
WARNING: [Synth 8-5788] Register disx_9_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:299]
WARNING: [Synth 8-5788] Register disy_9_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:300]
WARNING: [Synth 8-5788] Register x_loc_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:475]
WARNING: [Synth 8-5788] Register y_loc_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:476]
WARNING: [Synth 8-5788] Register disx_s_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:478]
WARNING: [Synth 8-5788] Register disy_s_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:479]
WARNING: [Synth 8-5788] Register disx_c_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:481]
WARNING: [Synth 8-5788] Register disy_c_reg in module scoreboard is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:482]
INFO: [Common 17-14] Message 'Synth 8-5788' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'scoreboard' (6#1) [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scoreboard.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Dispay' (7#1) [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/VGA_Display.v:29]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/.Xil/Vivado-13336-LAPTOP-7Q5UGIUP/realtime/frame_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (8#1) [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/.Xil/Vivado-13336-LAPTOP-7Q5UGIUP/realtime/frame_buffer_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ov7670_capture' [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_capture.v:23]
INFO: [Synth 8-6157] synthesizing module 'Video_Image_Processor' [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/Video_Image_Processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'VIP_Bit_Erosion_Detector' [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/VIP_Bit_Erosion_Detector.v:34]
	Parameter IMG_HDISP bound to: 10'b1010000000 
	Parameter IMG_VDISP bound to: 10'b0111100000 
INFO: [Synth 8-6157] synthesizing module 'VIP_Matrix_Generate_3X3_1Bit' [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/VIP_Matrix_Generate_3X3_1Bit.v:34]
	Parameter IMG_HDISP bound to: 10'b1010000000 
	Parameter IMG_VDISP bound to: 10'b0111100000 
INFO: [Synth 8-6157] synthesizing module 'Shift_RAM_3X3_8bit' [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/.Xil/Vivado-13336-LAPTOP-7Q5UGIUP/realtime/Shift_RAM_3X3_8bit_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Shift_RAM_3X3_8bit' (9#1) [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/.Xil/Vivado-13336-LAPTOP-7Q5UGIUP/realtime/Shift_RAM_3X3_8bit_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (8) of module 'Shift_RAM_3X3_8bit' [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/VIP_Matrix_Generate_3X3_1Bit.v:91]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (8) of module 'Shift_RAM_3X3_8bit' [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/VIP_Matrix_Generate_3X3_1Bit.v:99]
INFO: [Synth 8-6155] done synthesizing module 'VIP_Matrix_Generate_3X3_1Bit' (10#1) [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/VIP_Matrix_Generate_3X3_1Bit.v:34]
INFO: [Synth 8-6155] done synthesizing module 'VIP_Bit_Erosion_Detector' (11#1) [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/VIP_Bit_Erosion_Detector.v:34]
INFO: [Synth 8-6157] synthesizing module 'VIP_Bit_Dilation_Detector' [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/VIP_Bit_Dilation_Detector.v:34]
	Parameter IMG_HDISP bound to: 10'b1010000000 
	Parameter IMG_VDISP bound to: 10'b0111100000 
INFO: [Synth 8-6155] done synthesizing module 'VIP_Bit_Dilation_Detector' (12#1) [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/VIP_Bit_Dilation_Detector.v:34]
INFO: [Synth 8-6157] synthesizing module 'Face_Posion' [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/Face_Posion.v:23]
	Parameter ROW_CNT bound to: 320 - type: integer 
	Parameter COL_CNT bound to: 240 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element per_frame_clken_r_reg was removed.  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/Face_Posion.v:181]
WARNING: [Synth 8-6014] Unused sequential element per_frame_href_r_reg was removed.  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/Face_Posion.v:182]
WARNING: [Synth 8-6014] Unused sequential element per_img_r_reg was removed.  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/Face_Posion.v:184]
INFO: [Synth 8-6155] done synthesizing module 'Face_Posion' (13#1) [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/Face_Posion.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Video_Image_Processor' (14#1) [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/Image_Processor/Video_Image_Processor.v:23]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_capture.v:59]
WARNING: [Synth 8-6014] Unused sequential element address_next_reg was removed.  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_capture.v:60]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_capture.v:62]
WARNING: [Synth 8-3848] Net points in module/entity ov7670_capture does not have driver. [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_capture.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_capture' (15#1) [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_capture.v:23]
INFO: [Synth 8-6157] synthesizing module 'I2C_AV_Config' [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/I2C_AV_Config.v:16]
	Parameter LUT_SIZE bound to: 167 - type: integer 
	Parameter CLK_Freq bound to: 25000000 - type: integer 
	Parameter I2C_Freq bound to: 10000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/I2C_AV_Config.v:104]
INFO: [Synth 8-6157] synthesizing module 'I2C_OV7670_RGB565_Config' [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/I2C_OV7670_RGB565_Config.v:17]
	Parameter Read_DATA bound to: 0 - type: integer 
	Parameter SET_OV7670 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'I2C_OV7670_RGB565_Config' (16#1) [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/I2C_OV7670_RGB565_Config.v:17]
INFO: [Synth 8-6157] synthesizing module 'I2C_Controller' [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/I2C_Controller.v:16]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Controller' (17#1) [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/I2C_Controller.v:16]
INFO: [Synth 8-6155] done synthesizing module 'I2C_AV_Config' (18#1) [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/I2C_AV_Config.v:16]
INFO: [Synth 8-6157] synthesizing module 'rgb2dvi_0' [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/.Xil/Vivado-13336-LAPTOP-7Q5UGIUP/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2dvi_0' (19#1) [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/.Xil/Vivado-13336-LAPTOP-7Q5UGIUP/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_top' (20#1) [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_top.v:23]
WARNING: [Synth 8-3917] design ov7670_top has port OV7670_PWDN driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port OV7670_RESET driven by constant 1
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_x[11]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_x[10]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_x[9]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_x[8]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_x[7]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_x[6]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_x[5]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_x[4]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_x[3]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_x[2]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_x[1]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_x[0]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_y[11]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_y[10]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_y[9]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_y[8]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_y[7]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_y[6]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_y[5]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_y[4]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_y[3]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_y[2]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_y[1]
WARNING: [Synth 8-3331] design Face_Posion has unconnected port lcd_y[0]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[15]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[14]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[13]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[12]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[11]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[10]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[9]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[8]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[7]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[6]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[5]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[4]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[3]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[2]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[1]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port points[0]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_x[9]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_x[8]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_x[7]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_x[6]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_x[5]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_x[4]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_x[3]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_x[2]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_x[1]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_x[0]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_y[9]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_y[8]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_y[7]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_y[6]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_y[5]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_y[4]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_y[3]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_y[2]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_y[1]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port lcd_y[0]
WARNING: [Synth 8-3331] design scoreboard has unconnected port sw0
WARNING: [Synth 8-3331] design scoreboard has unconnected port sw2
WARNING: [Synth 8-3331] design track has unconnected port x_center[11]
WARNING: [Synth 8-3331] design track has unconnected port x_center[10]
WARNING: [Synth 8-3331] design track has unconnected port x_center[9]
WARNING: [Synth 8-3331] design track has unconnected port x_center[8]
WARNING: [Synth 8-3331] design track has unconnected port x_center[7]
WARNING: [Synth 8-3331] design track has unconnected port x_center[6]
WARNING: [Synth 8-3331] design track has unconnected port x_center[5]
WARNING: [Synth 8-3331] design track has unconnected port x_center[4]
WARNING: [Synth 8-3331] design track has unconnected port x_center[3]
WARNING: [Synth 8-3331] design track has unconnected port x_center[2]
WARNING: [Synth 8-3331] design track has unconnected port x_center[1]
WARNING: [Synth 8-3331] design track has unconnected port x_center[0]
WARNING: [Synth 8-3331] design track has unconnected port y_center[11]
WARNING: [Synth 8-3331] design track has unconnected port y_center[10]
WARNING: [Synth 8-3331] design track has unconnected port y_center[9]
WARNING: [Synth 8-3331] design track has unconnected port y_center[8]
WARNING: [Synth 8-3331] design track has unconnected port y_center[7]
WARNING: [Synth 8-3331] design track has unconnected port y_center[6]
WARNING: [Synth 8-3331] design track has unconnected port y_center[5]
WARNING: [Synth 8-3331] design track has unconnected port y_center[4]
WARNING: [Synth 8-3331] design track has unconnected port y_center[3]
WARNING: [Synth 8-3331] design track has unconnected port y_center[2]
WARNING: [Synth 8-3331] design track has unconnected port y_center[1]
WARNING: [Synth 8-3331] design track has unconnected port y_center[0]
WARNING: [Synth 8-3331] design track has unconnected port sw0
WARNING: [Synth 8-3331] design track has unconnected port sw1
WARNING: [Synth 8-3331] design track has unconnected port sw2
WARNING: [Synth 8-3331] design application has unconnected port sw1
WARNING: [Synth 8-3331] design application has unconnected port sw2
WARNING: [Synth 8-3331] design VGA_Dispay has unconnected port points[15]
WARNING: [Synth 8-3331] design VGA_Dispay has unconnected port points[14]
WARNING: [Synth 8-3331] design VGA_Dispay has unconnected port points[13]
WARNING: [Synth 8-3331] design VGA_Dispay has unconnected port points[12]
WARNING: [Synth 8-3331] design VGA_Dispay has unconnected port points[11]
WARNING: [Synth 8-3331] design VGA_Dispay has unconnected port points[10]
WARNING: [Synth 8-3331] design VGA_Dispay has unconnected port points[9]
WARNING: [Synth 8-3331] design VGA_Dispay has unconnected port points[8]
WARNING: [Synth 8-3331] design VGA_Dispay has unconnected port points[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2794.543 ; gain = 343.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2812.332 ; gain = 361.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2812.332 ; gain = 361.473
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/ip/clock/clock.dcp' for cell 'clock_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/ip/frame_buffer/frame_buffer.dcp' for cell 'frame_buffer_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.dcp' for cell 'rgb_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/ip/Shift_RAM_3X3_8bit/Shift_RAM_3X3_8bit.dcp' for cell 'capture/u_Video_Image_Processor/VIP_Bit_Dilation_Detector_inst/u_VIP_Matrix_Generate_3X3_1Bit/u1_Shift_RAM_3X3_8bit'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 2837.266 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clock_inst/inst/clkin1_ibufg, from the path connected to top-level port: clk_125M 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock_inst/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'rgb_to_hdmi/U0'
Finished Parsing XDC File [d:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'rgb_to_hdmi/U0'
Parsing XDC File [d:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/ip/clock/clock_board.xdc] for cell 'clock_inst/inst'
Finished Parsing XDC File [d:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/ip/clock/clock_board.xdc] for cell 'clock_inst/inst'
Parsing XDC File [d:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/ip/clock/clock.xdc] for cell 'clock_inst/inst'
Finished Parsing XDC File [d:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/ip/clock/clock.xdc] for cell 'clock_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/ip/clock/clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ov7670_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ov7670_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/constrs_1/new/OV7670_top.xdc]
Finished Parsing XDC File [D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/constrs_1/new/OV7670_top.xdc]
Parsing XDC File [d:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'rgb_to_hdmi/U0'
Finished Parsing XDC File [d:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'rgb_to_hdmi/U0'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2926.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2979.512 ; gain = 528.652
58 Infos, 216 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:45 . Memory (MB): peak = 2979.512 ; gain = 772.207
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Feb 10 15:17:33 2020] Launched synth_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Mon Feb 10 15:17:33 2020] Launched impl_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Feb 10 15:21:04 2020] Launched synth_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Mon Feb 10 15:21:04 2020] Launched impl_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/runme.log
close [ open D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scaling.v w ]
add_files D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.srcs/sources_1/new/scaling.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Feb 10 16:57:12 2020] Launched synth_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Mon Feb 10 16:57:13 2020] Launched impl_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Feb 10 16:58:31 2020] Launched synth_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Mon Feb 10 16:58:31 2020] Launched impl_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A77B75A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Feb 10 17:09:48 2020] Launched synth_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Mon Feb 10 17:09:48 2020] Launched impl_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Feb 10 17:18:55 2020] Launched synth_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Mon Feb 10 17:18:56 2020] Launched impl_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Feb 10 17:26:39 2020] Launched synth_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Mon Feb 10 17:26:39 2020] Launched impl_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A77B75A
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Feb 10 17:42:45 2020] Launched synth_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Mon Feb 10 17:42:45 2020] Launched impl_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A77B75A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Feb 10 17:50:42 2020] Launched synth_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Mon Feb 10 17:50:42 2020] Launched impl_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Feb 10 17:56:42 2020] Launched synth_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Mon Feb 10 17:56:42 2020] Launched impl_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A77B75A
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Feb 10 18:55:36 2020] Launched synth_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Mon Feb 10 18:55:36 2020] Launched impl_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A77B75A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A77B75A
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Feb 10 19:22:10 2020] Launched synth_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Mon Feb 10 19:22:10 2020] Launched impl_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A77B75A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A77B75A
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Feb 10 19:32:52 2020] Launched synth_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/synth_2/runme.log
[Mon Feb 10 19:32:52 2020] Launched impl_2...
Run output will be captured here: D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A77B75A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/fpga_test/y2_project/20200210/OV7670_hdmi_zybo_center_hu/OV7670_VGA_Dispaly.runs/impl_2/ov7670_top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A77B75A
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 19:53:09 2020...
