ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f0xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB40:
  26              		.file 1 "Core/Src/stm32f0xx_hal_msp.c"
   1:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f0xx_hal_msp.c **** /**
   3:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f0xx_hal_msp.c ****   * @file         stm32f0xx_hal_msp.c
   5:Core/Src/stm32f0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f0xx_hal_msp.c ****   *
  10:Core/Src/stm32f0xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f0xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f0xx_hal_msp.c ****   *
  13:Core/Src/stm32f0xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f0xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f0xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f0xx_hal_msp.c ****   *
  17:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f0xx_hal_msp.c ****   */
  19:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f0xx_hal_msp.c **** 
  21:Core/Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f0xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f0xx_hal_msp.c **** 
  25:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f0xx_hal_msp.c **** 
  27:Core/Src/stm32f0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f0xx_hal_msp.c **** 
  30:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f0xx_hal_msp.c **** 
  32:Core/Src/stm32f0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 2


  33:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f0xx_hal_msp.c **** 
  35:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f0xx_hal_msp.c **** 
  37:Core/Src/stm32f0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f0xx_hal_msp.c **** 
  40:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f0xx_hal_msp.c **** 
  42:Core/Src/stm32f0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f0xx_hal_msp.c **** 
  45:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f0xx_hal_msp.c **** 
  47:Core/Src/stm32f0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f0xx_hal_msp.c **** 
  50:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f0xx_hal_msp.c **** 
  52:Core/Src/stm32f0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f0xx_hal_msp.c **** 
  55:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f0xx_hal_msp.c **** 
  57:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f0xx_hal_msp.c **** 
  59:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f0xx_hal_msp.c **** 
  61:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32f0xx_hal_msp.c ****                                                                                 /**
  63:Core/Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f0xx_hal_msp.c ****   */
  65:Core/Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 66 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f0xx_hal_msp.c **** 
  69:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f0xx_hal_msp.c **** 
  71:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 71 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 71 3 view .LVU2
  38              		.loc 1 71 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L2
  40 0004 9969     		ldr	r1, [r3, #24]
  41 0006 0122     		movs	r2, #1
  42 0008 1143     		orrs	r1, r2
  43 000a 9961     		str	r1, [r3, #24]
  44              		.loc 1 71 3 view .LVU4
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 3


  45 000c 9969     		ldr	r1, [r3, #24]
  46 000e 0A40     		ands	r2, r1
  47 0010 0092     		str	r2, [sp]
  48              		.loc 1 71 3 view .LVU5
  49 0012 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 72 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 72 3 view .LVU8
  55              		.loc 1 72 3 view .LVU9
  56 0014 DA69     		ldr	r2, [r3, #28]
  57 0016 8021     		movs	r1, #128
  58 0018 4905     		lsls	r1, r1, #21
  59 001a 0A43     		orrs	r2, r1
  60 001c DA61     		str	r2, [r3, #28]
  61              		.loc 1 72 3 view .LVU10
  62 001e DB69     		ldr	r3, [r3, #28]
  63 0020 0B40     		ands	r3, r1
  64 0022 0193     		str	r3, [sp, #4]
  65              		.loc 1 72 3 view .LVU11
  66 0024 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f0xx_hal_msp.c **** 
  74:Core/Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f0xx_hal_msp.c **** 
  76:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32f0xx_hal_msp.c **** 
  78:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32f0xx_hal_msp.c **** }
  69              		.loc 1 79 1 is_stmt 0 view .LVU13
  70 0026 02B0     		add	sp, sp, #8
  71              		@ sp needed
  72 0028 7047     		bx	lr
  73              	.L3:
  74 002a C046     		.align	2
  75              	.L2:
  76 002c 00100240 		.word	1073876992
  77              		.cfi_endproc
  78              	.LFE40:
  80              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  81              		.align	1
  82              		.global	HAL_ADC_MspInit
  83              		.syntax unified
  84              		.code	16
  85              		.thumb_func
  87              	HAL_ADC_MspInit:
  88              	.LVL0:
  89              	.LFB41:
  80:Core/Src/stm32f0xx_hal_msp.c **** 
  81:Core/Src/stm32f0xx_hal_msp.c **** /**
  82:Core/Src/stm32f0xx_hal_msp.c **** * @brief ADC MSP Initialization
  83:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32f0xx_hal_msp.c **** * @param hadc: ADC handle pointer
  85:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 4


  86:Core/Src/stm32f0xx_hal_msp.c **** */
  87:Core/Src/stm32f0xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  88:Core/Src/stm32f0xx_hal_msp.c **** {
  90              		.loc 1 88 1 is_stmt 1 view -0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 32
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		.loc 1 88 1 is_stmt 0 view .LVU15
  95 0000 10B5     		push	{r4, lr}
  96              	.LCFI1:
  97              		.cfi_def_cfa_offset 8
  98              		.cfi_offset 4, -8
  99              		.cfi_offset 14, -4
 100 0002 88B0     		sub	sp, sp, #32
 101              	.LCFI2:
 102              		.cfi_def_cfa_offset 40
 103 0004 0400     		movs	r4, r0
  89:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 104              		.loc 1 89 3 is_stmt 1 view .LVU16
 105              		.loc 1 89 20 is_stmt 0 view .LVU17
 106 0006 1422     		movs	r2, #20
 107 0008 0021     		movs	r1, #0
 108 000a 03A8     		add	r0, sp, #12
 109              	.LVL1:
 110              		.loc 1 89 20 view .LVU18
 111 000c FFF7FEFF 		bl	memset
 112              	.LVL2:
  90:Core/Src/stm32f0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 113              		.loc 1 90 3 is_stmt 1 view .LVU19
 114              		.loc 1 90 10 is_stmt 0 view .LVU20
 115 0010 2268     		ldr	r2, [r4]
 116              		.loc 1 90 5 view .LVU21
 117 0012 194B     		ldr	r3, .L7
 118 0014 9A42     		cmp	r2, r3
 119 0016 01D0     		beq	.L6
 120              	.LVL3:
 121              	.L4:
  91:Core/Src/stm32f0xx_hal_msp.c ****   {
  92:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  93:Core/Src/stm32f0xx_hal_msp.c **** 
  94:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  95:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  97:Core/Src/stm32f0xx_hal_msp.c **** 
  98:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  99:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 100:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 101:Core/Src/stm32f0xx_hal_msp.c ****     PA0     ------> ADC_IN0
 102:Core/Src/stm32f0xx_hal_msp.c ****     PA1     ------> ADC_IN1
 103:Core/Src/stm32f0xx_hal_msp.c ****     PB0     ------> ADC_IN8
 104:Core/Src/stm32f0xx_hal_msp.c ****     PB1     ------> ADC_IN9
 105:Core/Src/stm32f0xx_hal_msp.c ****     */
 106:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 107:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 108:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 109:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 110:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 5


 111:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 112:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 113:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 114:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 115:Core/Src/stm32f0xx_hal_msp.c **** 
 116:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 117:Core/Src/stm32f0xx_hal_msp.c **** 
 118:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 119:Core/Src/stm32f0xx_hal_msp.c ****   }
 120:Core/Src/stm32f0xx_hal_msp.c **** 
 121:Core/Src/stm32f0xx_hal_msp.c **** }
 122              		.loc 1 121 1 view .LVU22
 123 0018 08B0     		add	sp, sp, #32
 124              		@ sp needed
 125 001a 10BD     		pop	{r4, pc}
 126              	.LVL4:
 127              	.L6:
  96:Core/Src/stm32f0xx_hal_msp.c **** 
 128              		.loc 1 96 5 is_stmt 1 view .LVU23
 129              	.LBB4:
  96:Core/Src/stm32f0xx_hal_msp.c **** 
 130              		.loc 1 96 5 view .LVU24
  96:Core/Src/stm32f0xx_hal_msp.c **** 
 131              		.loc 1 96 5 view .LVU25
 132 001c 174B     		ldr	r3, .L7+4
 133 001e 9969     		ldr	r1, [r3, #24]
 134 0020 8020     		movs	r0, #128
 135 0022 8000     		lsls	r0, r0, #2
 136 0024 0143     		orrs	r1, r0
 137 0026 9961     		str	r1, [r3, #24]
  96:Core/Src/stm32f0xx_hal_msp.c **** 
 138              		.loc 1 96 5 view .LVU26
 139 0028 9A69     		ldr	r2, [r3, #24]
 140 002a 0240     		ands	r2, r0
 141 002c 0092     		str	r2, [sp]
  96:Core/Src/stm32f0xx_hal_msp.c **** 
 142              		.loc 1 96 5 view .LVU27
 143 002e 009A     		ldr	r2, [sp]
 144              	.LBE4:
  96:Core/Src/stm32f0xx_hal_msp.c **** 
 145              		.loc 1 96 5 view .LVU28
  98:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 146              		.loc 1 98 5 view .LVU29
 147              	.LBB5:
  98:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 148              		.loc 1 98 5 view .LVU30
  98:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 149              		.loc 1 98 5 view .LVU31
 150 0030 5969     		ldr	r1, [r3, #20]
 151 0032 8020     		movs	r0, #128
 152 0034 8002     		lsls	r0, r0, #10
 153 0036 0143     		orrs	r1, r0
 154 0038 5961     		str	r1, [r3, #20]
  98:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 155              		.loc 1 98 5 view .LVU32
 156 003a 5A69     		ldr	r2, [r3, #20]
 157 003c 0240     		ands	r2, r0
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 6


 158 003e 0192     		str	r2, [sp, #4]
  98:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 159              		.loc 1 98 5 view .LVU33
 160 0040 019A     		ldr	r2, [sp, #4]
 161              	.LBE5:
  98:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 162              		.loc 1 98 5 view .LVU34
  99:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 163              		.loc 1 99 5 view .LVU35
 164              	.LBB6:
  99:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 165              		.loc 1 99 5 view .LVU36
  99:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 166              		.loc 1 99 5 view .LVU37
 167 0042 5A69     		ldr	r2, [r3, #20]
 168 0044 8021     		movs	r1, #128
 169 0046 C902     		lsls	r1, r1, #11
 170 0048 0A43     		orrs	r2, r1
 171 004a 5A61     		str	r2, [r3, #20]
  99:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 172              		.loc 1 99 5 view .LVU38
 173 004c 5B69     		ldr	r3, [r3, #20]
 174 004e 0B40     		ands	r3, r1
 175 0050 0293     		str	r3, [sp, #8]
  99:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 176              		.loc 1 99 5 view .LVU39
 177 0052 029B     		ldr	r3, [sp, #8]
 178              	.LBE6:
  99:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 179              		.loc 1 99 5 view .LVU40
 106:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 180              		.loc 1 106 5 view .LVU41
 106:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 181              		.loc 1 106 25 is_stmt 0 view .LVU42
 182 0054 0324     		movs	r4, #3
 183              	.LVL5:
 106:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 184              		.loc 1 106 25 view .LVU43
 185 0056 0394     		str	r4, [sp, #12]
 107:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 186              		.loc 1 107 5 is_stmt 1 view .LVU44
 107:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 187              		.loc 1 107 26 is_stmt 0 view .LVU45
 188 0058 0494     		str	r4, [sp, #16]
 108:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 189              		.loc 1 108 5 is_stmt 1 view .LVU46
 109:Core/Src/stm32f0xx_hal_msp.c **** 
 190              		.loc 1 109 5 view .LVU47
 191 005a 9020     		movs	r0, #144
 192 005c 03A9     		add	r1, sp, #12
 193 005e C005     		lsls	r0, r0, #23
 194 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 195              	.LVL6:
 111:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 196              		.loc 1 111 5 view .LVU48
 111:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 197              		.loc 1 111 25 is_stmt 0 view .LVU49
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 7


 198 0064 0394     		str	r4, [sp, #12]
 112:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 199              		.loc 1 112 5 is_stmt 1 view .LVU50
 112:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 200              		.loc 1 112 26 is_stmt 0 view .LVU51
 201 0066 0494     		str	r4, [sp, #16]
 113:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 202              		.loc 1 113 5 is_stmt 1 view .LVU52
 113:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 203              		.loc 1 113 26 is_stmt 0 view .LVU53
 204 0068 0023     		movs	r3, #0
 205 006a 0593     		str	r3, [sp, #20]
 114:Core/Src/stm32f0xx_hal_msp.c **** 
 206              		.loc 1 114 5 is_stmt 1 view .LVU54
 207 006c 03A9     		add	r1, sp, #12
 208 006e 0448     		ldr	r0, .L7+8
 209 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 210              	.LVL7:
 211              		.loc 1 121 1 is_stmt 0 view .LVU55
 212 0074 D0E7     		b	.L4
 213              	.L8:
 214 0076 C046     		.align	2
 215              	.L7:
 216 0078 00240140 		.word	1073816576
 217 007c 00100240 		.word	1073876992
 218 0080 00040048 		.word	1207960576
 219              		.cfi_endproc
 220              	.LFE41:
 222              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 223              		.align	1
 224              		.global	HAL_ADC_MspDeInit
 225              		.syntax unified
 226              		.code	16
 227              		.thumb_func
 229              	HAL_ADC_MspDeInit:
 230              	.LVL8:
 231              	.LFB42:
 122:Core/Src/stm32f0xx_hal_msp.c **** 
 123:Core/Src/stm32f0xx_hal_msp.c **** /**
 124:Core/Src/stm32f0xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 125:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 126:Core/Src/stm32f0xx_hal_msp.c **** * @param hadc: ADC handle pointer
 127:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 128:Core/Src/stm32f0xx_hal_msp.c **** */
 129:Core/Src/stm32f0xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 130:Core/Src/stm32f0xx_hal_msp.c **** {
 232              		.loc 1 130 1 is_stmt 1 view -0
 233              		.cfi_startproc
 234              		@ args = 0, pretend = 0, frame = 0
 235              		@ frame_needed = 0, uses_anonymous_args = 0
 236              		.loc 1 130 1 is_stmt 0 view .LVU57
 237 0000 10B5     		push	{r4, lr}
 238              	.LCFI3:
 239              		.cfi_def_cfa_offset 8
 240              		.cfi_offset 4, -8
 241              		.cfi_offset 14, -4
 131:Core/Src/stm32f0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 8


 242              		.loc 1 131 3 is_stmt 1 view .LVU58
 243              		.loc 1 131 10 is_stmt 0 view .LVU59
 244 0002 0268     		ldr	r2, [r0]
 245              		.loc 1 131 5 view .LVU60
 246 0004 094B     		ldr	r3, .L12
 247 0006 9A42     		cmp	r2, r3
 248 0008 00D0     		beq	.L11
 249              	.LVL9:
 250              	.L9:
 132:Core/Src/stm32f0xx_hal_msp.c ****   {
 133:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 134:Core/Src/stm32f0xx_hal_msp.c **** 
 135:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 136:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 137:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 138:Core/Src/stm32f0xx_hal_msp.c **** 
 139:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 140:Core/Src/stm32f0xx_hal_msp.c ****     PA0     ------> ADC_IN0
 141:Core/Src/stm32f0xx_hal_msp.c ****     PA1     ------> ADC_IN1
 142:Core/Src/stm32f0xx_hal_msp.c ****     PB0     ------> ADC_IN8
 143:Core/Src/stm32f0xx_hal_msp.c ****     PB1     ------> ADC_IN9
 144:Core/Src/stm32f0xx_hal_msp.c ****     */
 145:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 146:Core/Src/stm32f0xx_hal_msp.c **** 
 147:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0|GPIO_PIN_1);
 148:Core/Src/stm32f0xx_hal_msp.c **** 
 149:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 150:Core/Src/stm32f0xx_hal_msp.c **** 
 151:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 152:Core/Src/stm32f0xx_hal_msp.c ****   }
 153:Core/Src/stm32f0xx_hal_msp.c **** 
 154:Core/Src/stm32f0xx_hal_msp.c **** }
 251              		.loc 1 154 1 view .LVU61
 252              		@ sp needed
 253 000a 10BD     		pop	{r4, pc}
 254              	.LVL10:
 255              	.L11:
 137:Core/Src/stm32f0xx_hal_msp.c **** 
 256              		.loc 1 137 5 is_stmt 1 view .LVU62
 257 000c 084A     		ldr	r2, .L12+4
 258 000e 9369     		ldr	r3, [r2, #24]
 259 0010 0849     		ldr	r1, .L12+8
 260 0012 0B40     		ands	r3, r1
 261 0014 9361     		str	r3, [r2, #24]
 145:Core/Src/stm32f0xx_hal_msp.c **** 
 262              		.loc 1 145 5 view .LVU63
 263 0016 9020     		movs	r0, #144
 264              	.LVL11:
 145:Core/Src/stm32f0xx_hal_msp.c **** 
 265              		.loc 1 145 5 is_stmt 0 view .LVU64
 266 0018 0321     		movs	r1, #3
 267 001a C005     		lsls	r0, r0, #23
 268 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 269              	.LVL12:
 147:Core/Src/stm32f0xx_hal_msp.c **** 
 270              		.loc 1 147 5 is_stmt 1 view .LVU65
 271 0020 0321     		movs	r1, #3
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 9


 272 0022 0548     		ldr	r0, .L12+12
 273 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 274              	.LVL13:
 275              		.loc 1 154 1 is_stmt 0 view .LVU66
 276 0028 EFE7     		b	.L9
 277              	.L13:
 278 002a C046     		.align	2
 279              	.L12:
 280 002c 00240140 		.word	1073816576
 281 0030 00100240 		.word	1073876992
 282 0034 FFFDFFFF 		.word	-513
 283 0038 00040048 		.word	1207960576
 284              		.cfi_endproc
 285              	.LFE42:
 287              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 288              		.align	1
 289              		.global	HAL_I2C_MspInit
 290              		.syntax unified
 291              		.code	16
 292              		.thumb_func
 294              	HAL_I2C_MspInit:
 295              	.LVL14:
 296              	.LFB43:
 155:Core/Src/stm32f0xx_hal_msp.c **** 
 156:Core/Src/stm32f0xx_hal_msp.c **** /**
 157:Core/Src/stm32f0xx_hal_msp.c **** * @brief I2C MSP Initialization
 158:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 159:Core/Src/stm32f0xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 160:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 161:Core/Src/stm32f0xx_hal_msp.c **** */
 162:Core/Src/stm32f0xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 163:Core/Src/stm32f0xx_hal_msp.c **** {
 297              		.loc 1 163 1 is_stmt 1 view -0
 298              		.cfi_startproc
 299              		@ args = 0, pretend = 0, frame = 40
 300              		@ frame_needed = 0, uses_anonymous_args = 0
 301              		.loc 1 163 1 is_stmt 0 view .LVU68
 302 0000 10B5     		push	{r4, lr}
 303              	.LCFI4:
 304              		.cfi_def_cfa_offset 8
 305              		.cfi_offset 4, -8
 306              		.cfi_offset 14, -4
 307 0002 8AB0     		sub	sp, sp, #40
 308              	.LCFI5:
 309              		.cfi_def_cfa_offset 48
 310 0004 0400     		movs	r4, r0
 164:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 311              		.loc 1 164 3 is_stmt 1 view .LVU69
 312              		.loc 1 164 20 is_stmt 0 view .LVU70
 313 0006 1422     		movs	r2, #20
 314 0008 0021     		movs	r1, #0
 315 000a 05A8     		add	r0, sp, #20
 316              	.LVL15:
 317              		.loc 1 164 20 view .LVU71
 318 000c FFF7FEFF 		bl	memset
 319              	.LVL16:
 165:Core/Src/stm32f0xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 10


 320              		.loc 1 165 3 is_stmt 1 view .LVU72
 321              		.loc 1 165 10 is_stmt 0 view .LVU73
 322 0010 2368     		ldr	r3, [r4]
 323              		.loc 1 165 5 view .LVU74
 324 0012 244A     		ldr	r2, .L19
 325 0014 9342     		cmp	r3, r2
 326 0016 04D0     		beq	.L17
 166:Core/Src/stm32f0xx_hal_msp.c ****   {
 167:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 168:Core/Src/stm32f0xx_hal_msp.c **** 
 169:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 170:Core/Src/stm32f0xx_hal_msp.c **** 
 171:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 172:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 173:Core/Src/stm32f0xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 174:Core/Src/stm32f0xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 175:Core/Src/stm32f0xx_hal_msp.c ****     */
 176:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 177:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 178:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 179:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 180:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 181:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 182:Core/Src/stm32f0xx_hal_msp.c **** 
 183:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 184:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 185:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 186:Core/Src/stm32f0xx_hal_msp.c **** 
 187:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 188:Core/Src/stm32f0xx_hal_msp.c ****   }
 189:Core/Src/stm32f0xx_hal_msp.c ****   else if(hi2c->Instance==I2C2)
 327              		.loc 1 189 8 is_stmt 1 view .LVU75
 328              		.loc 1 189 10 is_stmt 0 view .LVU76
 329 0018 234A     		ldr	r2, .L19+4
 330 001a 9342     		cmp	r3, r2
 331 001c 21D0     		beq	.L18
 332              	.LVL17:
 333              	.L14:
 190:Core/Src/stm32f0xx_hal_msp.c ****   {
 191:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 0 */
 192:Core/Src/stm32f0xx_hal_msp.c **** 
 193:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 0 */
 194:Core/Src/stm32f0xx_hal_msp.c **** 
 195:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 196:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 197:Core/Src/stm32f0xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 198:Core/Src/stm32f0xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 199:Core/Src/stm32f0xx_hal_msp.c ****     */
 200:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 201:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 202:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 203:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 204:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C2;
 205:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 206:Core/Src/stm32f0xx_hal_msp.c **** 
 207:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 208:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_ENABLE();
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 11


 209:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 210:Core/Src/stm32f0xx_hal_msp.c **** 
 211:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 1 */
 212:Core/Src/stm32f0xx_hal_msp.c ****   }
 213:Core/Src/stm32f0xx_hal_msp.c **** 
 214:Core/Src/stm32f0xx_hal_msp.c **** }
 334              		.loc 1 214 1 view .LVU77
 335 001e 0AB0     		add	sp, sp, #40
 336              		@ sp needed
 337 0020 10BD     		pop	{r4, pc}
 338              	.LVL18:
 339              	.L17:
 171:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 340              		.loc 1 171 5 is_stmt 1 view .LVU78
 341              	.LBB7:
 171:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 342              		.loc 1 171 5 view .LVU79
 171:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 343              		.loc 1 171 5 view .LVU80
 344 0022 224C     		ldr	r4, .L19+8
 345              	.LVL19:
 171:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 346              		.loc 1 171 5 is_stmt 0 view .LVU81
 347 0024 6269     		ldr	r2, [r4, #20]
 348 0026 8021     		movs	r1, #128
 349 0028 C902     		lsls	r1, r1, #11
 350 002a 0A43     		orrs	r2, r1
 351 002c 6261     		str	r2, [r4, #20]
 171:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 352              		.loc 1 171 5 is_stmt 1 view .LVU82
 353 002e 6369     		ldr	r3, [r4, #20]
 354 0030 0B40     		ands	r3, r1
 355 0032 0193     		str	r3, [sp, #4]
 171:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 356              		.loc 1 171 5 view .LVU83
 357 0034 019B     		ldr	r3, [sp, #4]
 358              	.LBE7:
 171:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 359              		.loc 1 171 5 view .LVU84
 176:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 360              		.loc 1 176 5 view .LVU85
 176:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 361              		.loc 1 176 25 is_stmt 0 view .LVU86
 362 0036 C023     		movs	r3, #192
 363 0038 0593     		str	r3, [sp, #20]
 177:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 364              		.loc 1 177 5 is_stmt 1 view .LVU87
 177:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 365              		.loc 1 177 26 is_stmt 0 view .LVU88
 366 003a AE3B     		subs	r3, r3, #174
 367 003c 0693     		str	r3, [sp, #24]
 178:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 368              		.loc 1 178 5 is_stmt 1 view .LVU89
 179:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 369              		.loc 1 179 5 view .LVU90
 179:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 370              		.loc 1 179 27 is_stmt 0 view .LVU91
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 12


 371 003e 0F3B     		subs	r3, r3, #15
 372 0040 0893     		str	r3, [sp, #32]
 180:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 373              		.loc 1 180 5 is_stmt 1 view .LVU92
 180:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 374              		.loc 1 180 31 is_stmt 0 view .LVU93
 375 0042 023B     		subs	r3, r3, #2
 376 0044 0993     		str	r3, [sp, #36]
 181:Core/Src/stm32f0xx_hal_msp.c **** 
 377              		.loc 1 181 5 is_stmt 1 view .LVU94
 378 0046 05A9     		add	r1, sp, #20
 379 0048 1948     		ldr	r0, .L19+12
 380 004a FFF7FEFF 		bl	HAL_GPIO_Init
 381              	.LVL20:
 184:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 382              		.loc 1 184 5 view .LVU95
 383              	.LBB8:
 184:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 384              		.loc 1 184 5 view .LVU96
 184:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 385              		.loc 1 184 5 view .LVU97
 386 004e E269     		ldr	r2, [r4, #28]
 387 0050 8021     		movs	r1, #128
 388 0052 8903     		lsls	r1, r1, #14
 389 0054 0A43     		orrs	r2, r1
 390 0056 E261     		str	r2, [r4, #28]
 184:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 391              		.loc 1 184 5 view .LVU98
 392 0058 E369     		ldr	r3, [r4, #28]
 393 005a 0B40     		ands	r3, r1
 394 005c 0293     		str	r3, [sp, #8]
 184:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 395              		.loc 1 184 5 view .LVU99
 396 005e 029B     		ldr	r3, [sp, #8]
 397              	.LBE8:
 184:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 398              		.loc 1 184 5 view .LVU100
 399 0060 DDE7     		b	.L14
 400              	.LVL21:
 401              	.L18:
 195:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 402              		.loc 1 195 5 view .LVU101
 403              	.LBB9:
 195:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 404              		.loc 1 195 5 view .LVU102
 195:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 405              		.loc 1 195 5 view .LVU103
 406 0062 124C     		ldr	r4, .L19+8
 407              	.LVL22:
 195:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 408              		.loc 1 195 5 is_stmt 0 view .LVU104
 409 0064 6269     		ldr	r2, [r4, #20]
 410 0066 8021     		movs	r1, #128
 411 0068 C902     		lsls	r1, r1, #11
 412 006a 0A43     		orrs	r2, r1
 413 006c 6261     		str	r2, [r4, #20]
 195:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C2 GPIO Configuration
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 13


 414              		.loc 1 195 5 is_stmt 1 view .LVU105
 415 006e 6369     		ldr	r3, [r4, #20]
 416 0070 0B40     		ands	r3, r1
 417 0072 0393     		str	r3, [sp, #12]
 195:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 418              		.loc 1 195 5 view .LVU106
 419 0074 039B     		ldr	r3, [sp, #12]
 420              	.LBE9:
 195:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 421              		.loc 1 195 5 view .LVU107
 200:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 422              		.loc 1 200 5 view .LVU108
 200:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 423              		.loc 1 200 25 is_stmt 0 view .LVU109
 424 0076 C023     		movs	r3, #192
 425 0078 1B01     		lsls	r3, r3, #4
 426 007a 0593     		str	r3, [sp, #20]
 201:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 427              		.loc 1 201 5 is_stmt 1 view .LVU110
 201:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 428              		.loc 1 201 26 is_stmt 0 view .LVU111
 429 007c 1223     		movs	r3, #18
 430 007e 0693     		str	r3, [sp, #24]
 202:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 431              		.loc 1 202 5 is_stmt 1 view .LVU112
 203:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C2;
 432              		.loc 1 203 5 view .LVU113
 203:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C2;
 433              		.loc 1 203 27 is_stmt 0 view .LVU114
 434 0080 0F3B     		subs	r3, r3, #15
 435 0082 0893     		str	r3, [sp, #32]
 204:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 436              		.loc 1 204 5 is_stmt 1 view .LVU115
 204:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 437              		.loc 1 204 31 is_stmt 0 view .LVU116
 438 0084 023B     		subs	r3, r3, #2
 439 0086 0993     		str	r3, [sp, #36]
 205:Core/Src/stm32f0xx_hal_msp.c **** 
 440              		.loc 1 205 5 is_stmt 1 view .LVU117
 441 0088 05A9     		add	r1, sp, #20
 442 008a 0948     		ldr	r0, .L19+12
 443 008c FFF7FEFF 		bl	HAL_GPIO_Init
 444              	.LVL23:
 208:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 445              		.loc 1 208 5 view .LVU118
 446              	.LBB10:
 208:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 447              		.loc 1 208 5 view .LVU119
 208:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 448              		.loc 1 208 5 view .LVU120
 449 0090 E269     		ldr	r2, [r4, #28]
 450 0092 8021     		movs	r1, #128
 451 0094 C903     		lsls	r1, r1, #15
 452 0096 0A43     		orrs	r2, r1
 453 0098 E261     		str	r2, [r4, #28]
 208:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 454              		.loc 1 208 5 view .LVU121
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 14


 455 009a E369     		ldr	r3, [r4, #28]
 456 009c 0B40     		ands	r3, r1
 457 009e 0493     		str	r3, [sp, #16]
 208:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 458              		.loc 1 208 5 view .LVU122
 459 00a0 049B     		ldr	r3, [sp, #16]
 460              	.LBE10:
 208:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 461              		.loc 1 208 5 view .LVU123
 462              		.loc 1 214 1 is_stmt 0 view .LVU124
 463 00a2 BCE7     		b	.L14
 464              	.L20:
 465              		.align	2
 466              	.L19:
 467 00a4 00540040 		.word	1073763328
 468 00a8 00580040 		.word	1073764352
 469 00ac 00100240 		.word	1073876992
 470 00b0 00040048 		.word	1207960576
 471              		.cfi_endproc
 472              	.LFE43:
 474              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 475              		.align	1
 476              		.global	HAL_I2C_MspDeInit
 477              		.syntax unified
 478              		.code	16
 479              		.thumb_func
 481              	HAL_I2C_MspDeInit:
 482              	.LVL24:
 483              	.LFB44:
 215:Core/Src/stm32f0xx_hal_msp.c **** 
 216:Core/Src/stm32f0xx_hal_msp.c **** /**
 217:Core/Src/stm32f0xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 218:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 219:Core/Src/stm32f0xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 220:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 221:Core/Src/stm32f0xx_hal_msp.c **** */
 222:Core/Src/stm32f0xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 223:Core/Src/stm32f0xx_hal_msp.c **** {
 484              		.loc 1 223 1 is_stmt 1 view -0
 485              		.cfi_startproc
 486              		@ args = 0, pretend = 0, frame = 0
 487              		@ frame_needed = 0, uses_anonymous_args = 0
 488              		.loc 1 223 1 is_stmt 0 view .LVU126
 489 0000 10B5     		push	{r4, lr}
 490              	.LCFI6:
 491              		.cfi_def_cfa_offset 8
 492              		.cfi_offset 4, -8
 493              		.cfi_offset 14, -4
 224:Core/Src/stm32f0xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 494              		.loc 1 224 3 is_stmt 1 view .LVU127
 495              		.loc 1 224 10 is_stmt 0 view .LVU128
 496 0002 0368     		ldr	r3, [r0]
 497              		.loc 1 224 5 view .LVU129
 498 0004 134A     		ldr	r2, .L26
 499 0006 9342     		cmp	r3, r2
 500 0008 03D0     		beq	.L24
 225:Core/Src/stm32f0xx_hal_msp.c ****   {
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 15


 226:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 227:Core/Src/stm32f0xx_hal_msp.c **** 
 228:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 229:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 230:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 231:Core/Src/stm32f0xx_hal_msp.c **** 
 232:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 233:Core/Src/stm32f0xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 234:Core/Src/stm32f0xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 235:Core/Src/stm32f0xx_hal_msp.c ****     */
 236:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 237:Core/Src/stm32f0xx_hal_msp.c **** 
 238:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 239:Core/Src/stm32f0xx_hal_msp.c **** 
 240:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 241:Core/Src/stm32f0xx_hal_msp.c **** 
 242:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 243:Core/Src/stm32f0xx_hal_msp.c ****   }
 244:Core/Src/stm32f0xx_hal_msp.c ****   else if(hi2c->Instance==I2C2)
 501              		.loc 1 244 8 is_stmt 1 view .LVU130
 502              		.loc 1 244 10 is_stmt 0 view .LVU131
 503 000a 134A     		ldr	r2, .L26+4
 504 000c 9342     		cmp	r3, r2
 505 000e 0FD0     		beq	.L25
 506              	.LVL25:
 507              	.L21:
 245:Core/Src/stm32f0xx_hal_msp.c ****   {
 246:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 0 */
 247:Core/Src/stm32f0xx_hal_msp.c **** 
 248:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 0 */
 249:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 250:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_DISABLE();
 251:Core/Src/stm32f0xx_hal_msp.c **** 
 252:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 253:Core/Src/stm32f0xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 254:Core/Src/stm32f0xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 255:Core/Src/stm32f0xx_hal_msp.c ****     */
 256:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 257:Core/Src/stm32f0xx_hal_msp.c **** 
 258:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 259:Core/Src/stm32f0xx_hal_msp.c **** 
 260:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 1 */
 261:Core/Src/stm32f0xx_hal_msp.c **** 
 262:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 1 */
 263:Core/Src/stm32f0xx_hal_msp.c ****   }
 264:Core/Src/stm32f0xx_hal_msp.c **** 
 265:Core/Src/stm32f0xx_hal_msp.c **** }
 508              		.loc 1 265 1 view .LVU132
 509              		@ sp needed
 510 0010 10BD     		pop	{r4, pc}
 511              	.LVL26:
 512              	.L24:
 230:Core/Src/stm32f0xx_hal_msp.c **** 
 513              		.loc 1 230 5 is_stmt 1 view .LVU133
 514 0012 124A     		ldr	r2, .L26+8
 515 0014 D369     		ldr	r3, [r2, #28]
 516 0016 1249     		ldr	r1, .L26+12
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 16


 517 0018 0B40     		ands	r3, r1
 518 001a D361     		str	r3, [r2, #28]
 236:Core/Src/stm32f0xx_hal_msp.c **** 
 519              		.loc 1 236 5 view .LVU134
 520 001c 114C     		ldr	r4, .L26+16
 521 001e 4021     		movs	r1, #64
 522 0020 2000     		movs	r0, r4
 523              	.LVL27:
 236:Core/Src/stm32f0xx_hal_msp.c **** 
 524              		.loc 1 236 5 is_stmt 0 view .LVU135
 525 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 526              	.LVL28:
 238:Core/Src/stm32f0xx_hal_msp.c **** 
 527              		.loc 1 238 5 is_stmt 1 view .LVU136
 528 0026 8021     		movs	r1, #128
 529 0028 2000     		movs	r0, r4
 530 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 531              	.LVL29:
 532 002e EFE7     		b	.L21
 533              	.LVL30:
 534              	.L25:
 250:Core/Src/stm32f0xx_hal_msp.c **** 
 535              		.loc 1 250 5 view .LVU137
 536 0030 0A4A     		ldr	r2, .L26+8
 537 0032 D369     		ldr	r3, [r2, #28]
 538 0034 0C49     		ldr	r1, .L26+20
 539 0036 0B40     		ands	r3, r1
 540 0038 D361     		str	r3, [r2, #28]
 256:Core/Src/stm32f0xx_hal_msp.c **** 
 541              		.loc 1 256 5 view .LVU138
 542 003a 8021     		movs	r1, #128
 543 003c 094C     		ldr	r4, .L26+16
 544 003e C900     		lsls	r1, r1, #3
 545 0040 2000     		movs	r0, r4
 546              	.LVL31:
 256:Core/Src/stm32f0xx_hal_msp.c **** 
 547              		.loc 1 256 5 is_stmt 0 view .LVU139
 548 0042 FFF7FEFF 		bl	HAL_GPIO_DeInit
 549              	.LVL32:
 258:Core/Src/stm32f0xx_hal_msp.c **** 
 550              		.loc 1 258 5 is_stmt 1 view .LVU140
 551 0046 8021     		movs	r1, #128
 552 0048 0901     		lsls	r1, r1, #4
 553 004a 2000     		movs	r0, r4
 554 004c FFF7FEFF 		bl	HAL_GPIO_DeInit
 555              	.LVL33:
 556              		.loc 1 265 1 is_stmt 0 view .LVU141
 557 0050 DEE7     		b	.L21
 558              	.L27:
 559 0052 C046     		.align	2
 560              	.L26:
 561 0054 00540040 		.word	1073763328
 562 0058 00580040 		.word	1073764352
 563 005c 00100240 		.word	1073876992
 564 0060 FFFFDFFF 		.word	-2097153
 565 0064 00040048 		.word	1207960576
 566 0068 FFFFBFFF 		.word	-4194305
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 17


 567              		.cfi_endproc
 568              	.LFE44:
 570              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 571              		.align	1
 572              		.global	HAL_SPI_MspInit
 573              		.syntax unified
 574              		.code	16
 575              		.thumb_func
 577              	HAL_SPI_MspInit:
 578              	.LVL34:
 579              	.LFB45:
 266:Core/Src/stm32f0xx_hal_msp.c **** 
 267:Core/Src/stm32f0xx_hal_msp.c **** /**
 268:Core/Src/stm32f0xx_hal_msp.c **** * @brief SPI MSP Initialization
 269:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 270:Core/Src/stm32f0xx_hal_msp.c **** * @param hspi: SPI handle pointer
 271:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 272:Core/Src/stm32f0xx_hal_msp.c **** */
 273:Core/Src/stm32f0xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 274:Core/Src/stm32f0xx_hal_msp.c **** {
 580              		.loc 1 274 1 is_stmt 1 view -0
 581              		.cfi_startproc
 582              		@ args = 0, pretend = 0, frame = 32
 583              		@ frame_needed = 0, uses_anonymous_args = 0
 584              		.loc 1 274 1 is_stmt 0 view .LVU143
 585 0000 10B5     		push	{r4, lr}
 586              	.LCFI7:
 587              		.cfi_def_cfa_offset 8
 588              		.cfi_offset 4, -8
 589              		.cfi_offset 14, -4
 590 0002 88B0     		sub	sp, sp, #32
 591              	.LCFI8:
 592              		.cfi_def_cfa_offset 40
 593 0004 0400     		movs	r4, r0
 275:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 594              		.loc 1 275 3 is_stmt 1 view .LVU144
 595              		.loc 1 275 20 is_stmt 0 view .LVU145
 596 0006 1422     		movs	r2, #20
 597 0008 0021     		movs	r1, #0
 598 000a 03A8     		add	r0, sp, #12
 599              	.LVL35:
 600              		.loc 1 275 20 view .LVU146
 601 000c FFF7FEFF 		bl	memset
 602              	.LVL36:
 276:Core/Src/stm32f0xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 603              		.loc 1 276 3 is_stmt 1 view .LVU147
 604              		.loc 1 276 10 is_stmt 0 view .LVU148
 605 0010 2268     		ldr	r2, [r4]
 606              		.loc 1 276 5 view .LVU149
 607 0012 124B     		ldr	r3, .L31
 608 0014 9A42     		cmp	r2, r3
 609 0016 01D0     		beq	.L30
 610              	.L28:
 277:Core/Src/stm32f0xx_hal_msp.c ****   {
 278:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 279:Core/Src/stm32f0xx_hal_msp.c **** 
 280:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 18


 281:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 282:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 283:Core/Src/stm32f0xx_hal_msp.c **** 
 284:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 285:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 286:Core/Src/stm32f0xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 287:Core/Src/stm32f0xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 288:Core/Src/stm32f0xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 289:Core/Src/stm32f0xx_hal_msp.c ****     */
 290:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 291:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 292:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 293:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 294:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 295:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 296:Core/Src/stm32f0xx_hal_msp.c **** 
 297:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 298:Core/Src/stm32f0xx_hal_msp.c **** 
 299:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 300:Core/Src/stm32f0xx_hal_msp.c ****   }
 301:Core/Src/stm32f0xx_hal_msp.c **** 
 302:Core/Src/stm32f0xx_hal_msp.c **** }
 611              		.loc 1 302 1 view .LVU150
 612 0018 08B0     		add	sp, sp, #32
 613              		@ sp needed
 614              	.LVL37:
 615              		.loc 1 302 1 view .LVU151
 616 001a 10BD     		pop	{r4, pc}
 617              	.LVL38:
 618              	.L30:
 282:Core/Src/stm32f0xx_hal_msp.c **** 
 619              		.loc 1 282 5 is_stmt 1 view .LVU152
 620              	.LBB11:
 282:Core/Src/stm32f0xx_hal_msp.c **** 
 621              		.loc 1 282 5 view .LVU153
 282:Core/Src/stm32f0xx_hal_msp.c **** 
 622              		.loc 1 282 5 view .LVU154
 623 001c 104B     		ldr	r3, .L31+4
 624 001e 9969     		ldr	r1, [r3, #24]
 625 0020 8020     		movs	r0, #128
 626 0022 4001     		lsls	r0, r0, #5
 627 0024 0143     		orrs	r1, r0
 628 0026 9961     		str	r1, [r3, #24]
 282:Core/Src/stm32f0xx_hal_msp.c **** 
 629              		.loc 1 282 5 view .LVU155
 630 0028 9A69     		ldr	r2, [r3, #24]
 631 002a 0240     		ands	r2, r0
 632 002c 0192     		str	r2, [sp, #4]
 282:Core/Src/stm32f0xx_hal_msp.c **** 
 633              		.loc 1 282 5 view .LVU156
 634 002e 019A     		ldr	r2, [sp, #4]
 635              	.LBE11:
 282:Core/Src/stm32f0xx_hal_msp.c **** 
 636              		.loc 1 282 5 view .LVU157
 284:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 637              		.loc 1 284 5 view .LVU158
 638              	.LBB12:
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 19


 284:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 639              		.loc 1 284 5 view .LVU159
 284:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 640              		.loc 1 284 5 view .LVU160
 641 0030 5A69     		ldr	r2, [r3, #20]
 642 0032 8021     		movs	r1, #128
 643 0034 8902     		lsls	r1, r1, #10
 644 0036 0A43     		orrs	r2, r1
 645 0038 5A61     		str	r2, [r3, #20]
 284:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 646              		.loc 1 284 5 view .LVU161
 647 003a 5B69     		ldr	r3, [r3, #20]
 648 003c 0B40     		ands	r3, r1
 649 003e 0293     		str	r3, [sp, #8]
 284:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 650              		.loc 1 284 5 view .LVU162
 651 0040 029B     		ldr	r3, [sp, #8]
 652              	.LBE12:
 284:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 653              		.loc 1 284 5 view .LVU163
 290:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 654              		.loc 1 290 5 view .LVU164
 290:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 655              		.loc 1 290 25 is_stmt 0 view .LVU165
 656 0042 E023     		movs	r3, #224
 657 0044 0393     		str	r3, [sp, #12]
 291:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 658              		.loc 1 291 5 is_stmt 1 view .LVU166
 291:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 659              		.loc 1 291 26 is_stmt 0 view .LVU167
 660 0046 DE3B     		subs	r3, r3, #222
 661 0048 0493     		str	r3, [sp, #16]
 292:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 662              		.loc 1 292 5 is_stmt 1 view .LVU168
 293:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 663              		.loc 1 293 5 view .LVU169
 293:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 664              		.loc 1 293 27 is_stmt 0 view .LVU170
 665 004a 0133     		adds	r3, r3, #1
 666 004c 0693     		str	r3, [sp, #24]
 294:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 667              		.loc 1 294 5 is_stmt 1 view .LVU171
 295:Core/Src/stm32f0xx_hal_msp.c **** 
 668              		.loc 1 295 5 view .LVU172
 669 004e 9020     		movs	r0, #144
 670 0050 03A9     		add	r1, sp, #12
 671 0052 C005     		lsls	r0, r0, #23
 672 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 673              	.LVL39:
 674              		.loc 1 302 1 is_stmt 0 view .LVU173
 675 0058 DEE7     		b	.L28
 676              	.L32:
 677 005a C046     		.align	2
 678              	.L31:
 679 005c 00300140 		.word	1073819648
 680 0060 00100240 		.word	1073876992
 681              		.cfi_endproc
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 20


 682              	.LFE45:
 684              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 685              		.align	1
 686              		.global	HAL_SPI_MspDeInit
 687              		.syntax unified
 688              		.code	16
 689              		.thumb_func
 691              	HAL_SPI_MspDeInit:
 692              	.LVL40:
 693              	.LFB46:
 303:Core/Src/stm32f0xx_hal_msp.c **** 
 304:Core/Src/stm32f0xx_hal_msp.c **** /**
 305:Core/Src/stm32f0xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 306:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 307:Core/Src/stm32f0xx_hal_msp.c **** * @param hspi: SPI handle pointer
 308:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 309:Core/Src/stm32f0xx_hal_msp.c **** */
 310:Core/Src/stm32f0xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 311:Core/Src/stm32f0xx_hal_msp.c **** {
 694              		.loc 1 311 1 is_stmt 1 view -0
 695              		.cfi_startproc
 696              		@ args = 0, pretend = 0, frame = 0
 697              		@ frame_needed = 0, uses_anonymous_args = 0
 698              		.loc 1 311 1 is_stmt 0 view .LVU175
 699 0000 10B5     		push	{r4, lr}
 700              	.LCFI9:
 701              		.cfi_def_cfa_offset 8
 702              		.cfi_offset 4, -8
 703              		.cfi_offset 14, -4
 312:Core/Src/stm32f0xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 704              		.loc 1 312 3 is_stmt 1 view .LVU176
 705              		.loc 1 312 10 is_stmt 0 view .LVU177
 706 0002 0268     		ldr	r2, [r0]
 707              		.loc 1 312 5 view .LVU178
 708 0004 074B     		ldr	r3, .L36
 709 0006 9A42     		cmp	r2, r3
 710 0008 00D0     		beq	.L35
 711              	.LVL41:
 712              	.L33:
 313:Core/Src/stm32f0xx_hal_msp.c ****   {
 314:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 315:Core/Src/stm32f0xx_hal_msp.c **** 
 316:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 317:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 318:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 319:Core/Src/stm32f0xx_hal_msp.c **** 
 320:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 321:Core/Src/stm32f0xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 322:Core/Src/stm32f0xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 323:Core/Src/stm32f0xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 324:Core/Src/stm32f0xx_hal_msp.c ****     */
 325:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 326:Core/Src/stm32f0xx_hal_msp.c **** 
 327:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 328:Core/Src/stm32f0xx_hal_msp.c **** 
 329:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 330:Core/Src/stm32f0xx_hal_msp.c ****   }
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 21


 331:Core/Src/stm32f0xx_hal_msp.c **** 
 332:Core/Src/stm32f0xx_hal_msp.c **** }
 713              		.loc 1 332 1 view .LVU179
 714              		@ sp needed
 715 000a 10BD     		pop	{r4, pc}
 716              	.LVL42:
 717              	.L35:
 318:Core/Src/stm32f0xx_hal_msp.c **** 
 718              		.loc 1 318 5 is_stmt 1 view .LVU180
 719 000c 064A     		ldr	r2, .L36+4
 720 000e 9369     		ldr	r3, [r2, #24]
 721 0010 0649     		ldr	r1, .L36+8
 722 0012 0B40     		ands	r3, r1
 723 0014 9361     		str	r3, [r2, #24]
 325:Core/Src/stm32f0xx_hal_msp.c **** 
 724              		.loc 1 325 5 view .LVU181
 725 0016 9020     		movs	r0, #144
 726              	.LVL43:
 325:Core/Src/stm32f0xx_hal_msp.c **** 
 727              		.loc 1 325 5 is_stmt 0 view .LVU182
 728 0018 E021     		movs	r1, #224
 729 001a C005     		lsls	r0, r0, #23
 730 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 731              	.LVL44:
 732              		.loc 1 332 1 view .LVU183
 733 0020 F3E7     		b	.L33
 734              	.L37:
 735 0022 C046     		.align	2
 736              	.L36:
 737 0024 00300140 		.word	1073819648
 738 0028 00100240 		.word	1073876992
 739 002c FFEFFFFF 		.word	-4097
 740              		.cfi_endproc
 741              	.LFE46:
 743              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 744              		.align	1
 745              		.global	HAL_TIM_Base_MspInit
 746              		.syntax unified
 747              		.code	16
 748              		.thumb_func
 750              	HAL_TIM_Base_MspInit:
 751              	.LVL45:
 752              	.LFB47:
 333:Core/Src/stm32f0xx_hal_msp.c **** 
 334:Core/Src/stm32f0xx_hal_msp.c **** /**
 335:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 336:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 337:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 338:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 339:Core/Src/stm32f0xx_hal_msp.c **** */
 340:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 341:Core/Src/stm32f0xx_hal_msp.c **** {
 753              		.loc 1 341 1 is_stmt 1 view -0
 754              		.cfi_startproc
 755              		@ args = 0, pretend = 0, frame = 48
 756              		@ frame_needed = 0, uses_anonymous_args = 0
 757              		.loc 1 341 1 is_stmt 0 view .LVU185
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 22


 758 0000 10B5     		push	{r4, lr}
 759              	.LCFI10:
 760              		.cfi_def_cfa_offset 8
 761              		.cfi_offset 4, -8
 762              		.cfi_offset 14, -4
 763 0002 8CB0     		sub	sp, sp, #48
 764              	.LCFI11:
 765              		.cfi_def_cfa_offset 56
 766 0004 0400     		movs	r4, r0
 342:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 767              		.loc 1 342 3 is_stmt 1 view .LVU186
 768              		.loc 1 342 20 is_stmt 0 view .LVU187
 769 0006 1422     		movs	r2, #20
 770 0008 0021     		movs	r1, #0
 771 000a 07A8     		add	r0, sp, #28
 772              	.LVL46:
 773              		.loc 1 342 20 view .LVU188
 774 000c FFF7FEFF 		bl	memset
 775              	.LVL47:
 343:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 776              		.loc 1 343 3 is_stmt 1 view .LVU189
 777              		.loc 1 343 15 is_stmt 0 view .LVU190
 778 0010 2368     		ldr	r3, [r4]
 779              		.loc 1 343 5 view .LVU191
 780 0012 3C4A     		ldr	r2, .L50
 781 0014 9342     		cmp	r3, r2
 782 0016 21D0     		beq	.L45
 344:Core/Src/stm32f0xx_hal_msp.c ****   {
 345:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 346:Core/Src/stm32f0xx_hal_msp.c **** 
 347:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 348:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 349:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 350:Core/Src/stm32f0xx_hal_msp.c **** 
 351:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 352:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 353:Core/Src/stm32f0xx_hal_msp.c ****     PA12     ------> TIM1_ETR
 354:Core/Src/stm32f0xx_hal_msp.c ****     */
 355:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 356:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 357:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 358:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 359:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 360:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 361:Core/Src/stm32f0xx_hal_msp.c **** 
 362:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 363:Core/Src/stm32f0xx_hal_msp.c **** 
 364:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 365:Core/Src/stm32f0xx_hal_msp.c ****   }
 366:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 783              		.loc 1 366 8 is_stmt 1 view .LVU192
 784              		.loc 1 366 10 is_stmt 0 view .LVU193
 785 0018 3B4A     		ldr	r2, .L50+4
 786 001a 9342     		cmp	r3, r2
 787 001c 3DD0     		beq	.L46
 367:Core/Src/stm32f0xx_hal_msp.c ****   {
 368:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 23


 369:Core/Src/stm32f0xx_hal_msp.c **** 
 370:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 371:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 372:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 373:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 374:Core/Src/stm32f0xx_hal_msp.c **** 
 375:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 376:Core/Src/stm32f0xx_hal_msp.c ****   }
 377:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM14)
 788              		.loc 1 377 8 is_stmt 1 view .LVU194
 789              		.loc 1 377 10 is_stmt 0 view .LVU195
 790 001e 3B4A     		ldr	r2, .L50+8
 791 0020 9342     		cmp	r3, r2
 792 0022 45D0     		beq	.L47
 378:Core/Src/stm32f0xx_hal_msp.c ****   {
 379:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 0 */
 380:Core/Src/stm32f0xx_hal_msp.c **** 
 381:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM14_MspInit 0 */
 382:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 383:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM14_CLK_ENABLE();
 384:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 385:Core/Src/stm32f0xx_hal_msp.c **** 
 386:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM14_MspInit 1 */
 387:Core/Src/stm32f0xx_hal_msp.c ****   }
 388:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM15)
 793              		.loc 1 388 8 is_stmt 1 view .LVU196
 794              		.loc 1 388 10 is_stmt 0 view .LVU197
 795 0024 3A4A     		ldr	r2, .L50+12
 796 0026 9342     		cmp	r3, r2
 797 0028 4DD0     		beq	.L48
 389:Core/Src/stm32f0xx_hal_msp.c ****   {
 390:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 0 */
 391:Core/Src/stm32f0xx_hal_msp.c **** 
 392:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM15_MspInit 0 */
 393:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 394:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM15_CLK_ENABLE();
 395:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM15 interrupt Init */
 396:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM15_IRQn, 1, 0);
 397:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM15_IRQn);
 398:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 399:Core/Src/stm32f0xx_hal_msp.c **** 
 400:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM15_MspInit 1 */
 401:Core/Src/stm32f0xx_hal_msp.c ****   }
 402:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM16)
 798              		.loc 1 402 8 is_stmt 1 view .LVU198
 799              		.loc 1 402 10 is_stmt 0 view .LVU199
 800 002a 3A4A     		ldr	r2, .L50+16
 801 002c 9342     		cmp	r3, r2
 802 002e 5DD0     		beq	.L49
 403:Core/Src/stm32f0xx_hal_msp.c ****   {
 404:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 0 */
 405:Core/Src/stm32f0xx_hal_msp.c **** 
 406:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 0 */
 407:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 408:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_ENABLE();
 409:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 410:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 24


 411:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 1 */
 412:Core/Src/stm32f0xx_hal_msp.c ****   }
 413:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM17)
 803              		.loc 1 413 8 is_stmt 1 view .LVU200
 804              		.loc 1 413 10 is_stmt 0 view .LVU201
 805 0030 394A     		ldr	r2, .L50+20
 806 0032 9342     		cmp	r3, r2
 807 0034 3AD1     		bne	.L38
 414:Core/Src/stm32f0xx_hal_msp.c ****   {
 415:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 0 */
 416:Core/Src/stm32f0xx_hal_msp.c **** 
 417:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 0 */
 418:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 419:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_ENABLE();
 808              		.loc 1 419 5 is_stmt 1 view .LVU202
 809              	.LBB13:
 810              		.loc 1 419 5 view .LVU203
 811              		.loc 1 419 5 view .LVU204
 812 0036 394A     		ldr	r2, .L50+24
 813 0038 9169     		ldr	r1, [r2, #24]
 814 003a 8020     		movs	r0, #128
 815 003c C002     		lsls	r0, r0, #11
 816 003e 0143     		orrs	r1, r0
 817 0040 9161     		str	r1, [r2, #24]
 818              		.loc 1 419 5 view .LVU205
 819 0042 9369     		ldr	r3, [r2, #24]
 820 0044 0340     		ands	r3, r0
 821 0046 0693     		str	r3, [sp, #24]
 822              		.loc 1 419 5 view .LVU206
 823 0048 069B     		ldr	r3, [sp, #24]
 824              	.LBE13:
 825              		.loc 1 419 5 view .LVU207
 420:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 421:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 826              		.loc 1 421 5 view .LVU208
 827 004a 0022     		movs	r2, #0
 828 004c 0021     		movs	r1, #0
 829 004e 1620     		movs	r0, #22
 830 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 831              	.LVL48:
 422:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM17_IRQn);
 832              		.loc 1 422 5 view .LVU209
 833 0054 1620     		movs	r0, #22
 834 0056 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 835              	.LVL49:
 423:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 424:Core/Src/stm32f0xx_hal_msp.c **** 
 425:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 1 */
 426:Core/Src/stm32f0xx_hal_msp.c ****   }
 427:Core/Src/stm32f0xx_hal_msp.c **** 
 428:Core/Src/stm32f0xx_hal_msp.c **** }
 836              		.loc 1 428 1 is_stmt 0 view .LVU210
 837 005a 27E0     		b	.L38
 838              	.L45:
 349:Core/Src/stm32f0xx_hal_msp.c **** 
 839              		.loc 1 349 5 is_stmt 1 view .LVU211
 840              	.LBB14:
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 25


 349:Core/Src/stm32f0xx_hal_msp.c **** 
 841              		.loc 1 349 5 view .LVU212
 349:Core/Src/stm32f0xx_hal_msp.c **** 
 842              		.loc 1 349 5 view .LVU213
 843 005c 2F4B     		ldr	r3, .L50+24
 844 005e 9969     		ldr	r1, [r3, #24]
 845 0060 8020     		movs	r0, #128
 846 0062 0001     		lsls	r0, r0, #4
 847 0064 0143     		orrs	r1, r0
 848 0066 9961     		str	r1, [r3, #24]
 349:Core/Src/stm32f0xx_hal_msp.c **** 
 849              		.loc 1 349 5 view .LVU214
 850 0068 9A69     		ldr	r2, [r3, #24]
 851 006a 0240     		ands	r2, r0
 852 006c 0092     		str	r2, [sp]
 349:Core/Src/stm32f0xx_hal_msp.c **** 
 853              		.loc 1 349 5 view .LVU215
 854 006e 009A     		ldr	r2, [sp]
 855              	.LBE14:
 349:Core/Src/stm32f0xx_hal_msp.c **** 
 856              		.loc 1 349 5 view .LVU216
 351:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 857              		.loc 1 351 5 view .LVU217
 858              	.LBB15:
 351:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 859              		.loc 1 351 5 view .LVU218
 351:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 860              		.loc 1 351 5 view .LVU219
 861 0070 5A69     		ldr	r2, [r3, #20]
 862 0072 8021     		movs	r1, #128
 863 0074 8902     		lsls	r1, r1, #10
 864 0076 0A43     		orrs	r2, r1
 865 0078 5A61     		str	r2, [r3, #20]
 351:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 866              		.loc 1 351 5 view .LVU220
 867 007a 5B69     		ldr	r3, [r3, #20]
 868 007c 0B40     		ands	r3, r1
 869 007e 0193     		str	r3, [sp, #4]
 351:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 870              		.loc 1 351 5 view .LVU221
 871 0080 019B     		ldr	r3, [sp, #4]
 872              	.LBE15:
 351:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 873              		.loc 1 351 5 view .LVU222
 355:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 874              		.loc 1 355 5 view .LVU223
 355:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 875              		.loc 1 355 25 is_stmt 0 view .LVU224
 876 0082 8023     		movs	r3, #128
 877 0084 5B01     		lsls	r3, r3, #5
 878 0086 0793     		str	r3, [sp, #28]
 356:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 879              		.loc 1 356 5 is_stmt 1 view .LVU225
 356:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 880              		.loc 1 356 26 is_stmt 0 view .LVU226
 881 0088 0223     		movs	r3, #2
 882 008a 0893     		str	r3, [sp, #32]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 26


 357:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 883              		.loc 1 357 5 is_stmt 1 view .LVU227
 358:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 884              		.loc 1 358 5 view .LVU228
 359:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 885              		.loc 1 359 5 view .LVU229
 359:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 886              		.loc 1 359 31 is_stmt 0 view .LVU230
 887 008c 0B93     		str	r3, [sp, #44]
 360:Core/Src/stm32f0xx_hal_msp.c **** 
 888              		.loc 1 360 5 is_stmt 1 view .LVU231
 889 008e 9020     		movs	r0, #144
 890 0090 07A9     		add	r1, sp, #28
 891 0092 C005     		lsls	r0, r0, #23
 892 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 893              	.LVL50:
 894 0098 08E0     		b	.L38
 895              	.L46:
 372:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 896              		.loc 1 372 5 view .LVU232
 897              	.LBB16:
 372:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 898              		.loc 1 372 5 view .LVU233
 372:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 899              		.loc 1 372 5 view .LVU234
 900 009a 204A     		ldr	r2, .L50+24
 901 009c D169     		ldr	r1, [r2, #28]
 902 009e 0223     		movs	r3, #2
 903 00a0 1943     		orrs	r1, r3
 904 00a2 D161     		str	r1, [r2, #28]
 372:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 905              		.loc 1 372 5 view .LVU235
 906 00a4 D269     		ldr	r2, [r2, #28]
 907 00a6 1340     		ands	r3, r2
 908 00a8 0293     		str	r3, [sp, #8]
 372:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 909              		.loc 1 372 5 view .LVU236
 910 00aa 029B     		ldr	r3, [sp, #8]
 911              	.LBE16:
 372:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 912              		.loc 1 372 5 view .LVU237
 913              	.L38:
 914              		.loc 1 428 1 is_stmt 0 view .LVU238
 915 00ac 0CB0     		add	sp, sp, #48
 916              		@ sp needed
 917              	.LVL51:
 918              		.loc 1 428 1 view .LVU239
 919 00ae 10BD     		pop	{r4, pc}
 920              	.LVL52:
 921              	.L47:
 383:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 922              		.loc 1 383 5 is_stmt 1 view .LVU240
 923              	.LBB17:
 383:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 924              		.loc 1 383 5 view .LVU241
 383:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 925              		.loc 1 383 5 view .LVU242
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 27


 926 00b0 1A4A     		ldr	r2, .L50+24
 927 00b2 D169     		ldr	r1, [r2, #28]
 928 00b4 8020     		movs	r0, #128
 929 00b6 4000     		lsls	r0, r0, #1
 930 00b8 0143     		orrs	r1, r0
 931 00ba D161     		str	r1, [r2, #28]
 383:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 932              		.loc 1 383 5 view .LVU243
 933 00bc D369     		ldr	r3, [r2, #28]
 934 00be 0340     		ands	r3, r0
 935 00c0 0393     		str	r3, [sp, #12]
 383:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 936              		.loc 1 383 5 view .LVU244
 937 00c2 039B     		ldr	r3, [sp, #12]
 938              	.LBE17:
 383:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 939              		.loc 1 383 5 view .LVU245
 940 00c4 F2E7     		b	.L38
 941              	.L48:
 394:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM15 interrupt Init */
 942              		.loc 1 394 5 view .LVU246
 943              	.LBB18:
 394:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM15 interrupt Init */
 944              		.loc 1 394 5 view .LVU247
 394:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM15 interrupt Init */
 945              		.loc 1 394 5 view .LVU248
 946 00c6 154A     		ldr	r2, .L50+24
 947 00c8 9169     		ldr	r1, [r2, #24]
 948 00ca 8020     		movs	r0, #128
 949 00cc 4002     		lsls	r0, r0, #9
 950 00ce 0143     		orrs	r1, r0
 951 00d0 9161     		str	r1, [r2, #24]
 394:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM15 interrupt Init */
 952              		.loc 1 394 5 view .LVU249
 953 00d2 9369     		ldr	r3, [r2, #24]
 954 00d4 0340     		ands	r3, r0
 955 00d6 0493     		str	r3, [sp, #16]
 394:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM15 interrupt Init */
 956              		.loc 1 394 5 view .LVU250
 957 00d8 049B     		ldr	r3, [sp, #16]
 958              	.LBE18:
 394:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM15 interrupt Init */
 959              		.loc 1 394 5 view .LVU251
 396:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM15_IRQn);
 960              		.loc 1 396 5 view .LVU252
 961 00da 0022     		movs	r2, #0
 962 00dc 0121     		movs	r1, #1
 963 00de 1420     		movs	r0, #20
 964 00e0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 965              	.LVL53:
 397:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 966              		.loc 1 397 5 view .LVU253
 967 00e4 1420     		movs	r0, #20
 968 00e6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 969              	.LVL54:
 970 00ea DFE7     		b	.L38
 971              	.L49:
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 28


 408:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 972              		.loc 1 408 5 view .LVU254
 973              	.LBB19:
 408:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 974              		.loc 1 408 5 view .LVU255
 408:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 975              		.loc 1 408 5 view .LVU256
 976 00ec 0B4A     		ldr	r2, .L50+24
 977 00ee 9169     		ldr	r1, [r2, #24]
 978 00f0 8020     		movs	r0, #128
 979 00f2 8002     		lsls	r0, r0, #10
 980 00f4 0143     		orrs	r1, r0
 981 00f6 9161     		str	r1, [r2, #24]
 408:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 982              		.loc 1 408 5 view .LVU257
 983 00f8 9369     		ldr	r3, [r2, #24]
 984 00fa 0340     		ands	r3, r0
 985 00fc 0593     		str	r3, [sp, #20]
 408:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 986              		.loc 1 408 5 view .LVU258
 987 00fe 059B     		ldr	r3, [sp, #20]
 988              	.LBE19:
 408:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 989              		.loc 1 408 5 view .LVU259
 990 0100 D4E7     		b	.L38
 991              	.L51:
 992 0102 C046     		.align	2
 993              	.L50:
 994 0104 002C0140 		.word	1073818624
 995 0108 00040040 		.word	1073742848
 996 010c 00200040 		.word	1073750016
 997 0110 00400140 		.word	1073823744
 998 0114 00440140 		.word	1073824768
 999 0118 00480140 		.word	1073825792
 1000 011c 00100240 		.word	1073876992
 1001              		.cfi_endproc
 1002              	.LFE47:
 1004              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 1005              		.align	1
 1006              		.global	HAL_TIM_MspPostInit
 1007              		.syntax unified
 1008              		.code	16
 1009              		.thumb_func
 1011              	HAL_TIM_MspPostInit:
 1012              	.LVL55:
 1013              	.LFB48:
 429:Core/Src/stm32f0xx_hal_msp.c **** 
 430:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 431:Core/Src/stm32f0xx_hal_msp.c **** {
 1014              		.loc 1 431 1 view -0
 1015              		.cfi_startproc
 1016              		@ args = 0, pretend = 0, frame = 40
 1017              		@ frame_needed = 0, uses_anonymous_args = 0
 1018              		.loc 1 431 1 is_stmt 0 view .LVU261
 1019 0000 10B5     		push	{r4, lr}
 1020              	.LCFI12:
 1021              		.cfi_def_cfa_offset 8
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 29


 1022              		.cfi_offset 4, -8
 1023              		.cfi_offset 14, -4
 1024 0002 8AB0     		sub	sp, sp, #40
 1025              	.LCFI13:
 1026              		.cfi_def_cfa_offset 48
 1027 0004 0400     		movs	r4, r0
 432:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1028              		.loc 1 432 3 is_stmt 1 view .LVU262
 1029              		.loc 1 432 20 is_stmt 0 view .LVU263
 1030 0006 1422     		movs	r2, #20
 1031 0008 0021     		movs	r1, #0
 1032 000a 05A8     		add	r0, sp, #20
 1033              	.LVL56:
 1034              		.loc 1 432 20 view .LVU264
 1035 000c FFF7FEFF 		bl	memset
 1036              	.LVL57:
 433:Core/Src/stm32f0xx_hal_msp.c ****   if(htim->Instance==TIM1)
 1037              		.loc 1 433 3 is_stmt 1 view .LVU265
 1038              		.loc 1 433 10 is_stmt 0 view .LVU266
 1039 0010 2368     		ldr	r3, [r4]
 1040              		.loc 1 433 5 view .LVU267
 1041 0012 314A     		ldr	r2, .L61
 1042 0014 9342     		cmp	r3, r2
 1043 0016 0AD0     		beq	.L57
 434:Core/Src/stm32f0xx_hal_msp.c ****   {
 435:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 436:Core/Src/stm32f0xx_hal_msp.c **** 
 437:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 438:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 439:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 440:Core/Src/stm32f0xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 441:Core/Src/stm32f0xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 442:Core/Src/stm32f0xx_hal_msp.c ****     PA10     ------> TIM1_CH3
 443:Core/Src/stm32f0xx_hal_msp.c ****     PA11     ------> TIM1_CH4
 444:Core/Src/stm32f0xx_hal_msp.c ****     */
 445:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 446:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 447:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 448:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 449:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 450:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 451:Core/Src/stm32f0xx_hal_msp.c **** 
 452:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 453:Core/Src/stm32f0xx_hal_msp.c **** 
 454:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 455:Core/Src/stm32f0xx_hal_msp.c ****   }
 456:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim->Instance==TIM3)
 1044              		.loc 1 456 8 is_stmt 1 view .LVU268
 1045              		.loc 1 456 10 is_stmt 0 view .LVU269
 1046 0018 304A     		ldr	r2, .L61+4
 1047 001a 9342     		cmp	r3, r2
 1048 001c 1DD0     		beq	.L58
 457:Core/Src/stm32f0xx_hal_msp.c ****   {
 458:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 459:Core/Src/stm32f0xx_hal_msp.c **** 
 460:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 461:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 30


 462:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 463:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 464:Core/Src/stm32f0xx_hal_msp.c ****     PC7     ------> TIM3_CH2
 465:Core/Src/stm32f0xx_hal_msp.c ****     */
 466:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 467:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 468:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 469:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 470:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 471:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 472:Core/Src/stm32f0xx_hal_msp.c **** 
 473:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 474:Core/Src/stm32f0xx_hal_msp.c **** 
 475:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 476:Core/Src/stm32f0xx_hal_msp.c ****   }
 477:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim->Instance==TIM14)
 1049              		.loc 1 477 8 is_stmt 1 view .LVU270
 1050              		.loc 1 477 10 is_stmt 0 view .LVU271
 1051 001e 304A     		ldr	r2, .L61+8
 1052 0020 9342     		cmp	r3, r2
 1053 0022 2DD0     		beq	.L59
 478:Core/Src/stm32f0xx_hal_msp.c ****   {
 479:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspPostInit 0 */
 480:Core/Src/stm32f0xx_hal_msp.c **** 
 481:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM14_MspPostInit 0 */
 482:Core/Src/stm32f0xx_hal_msp.c **** 
 483:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 484:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM14 GPIO Configuration
 485:Core/Src/stm32f0xx_hal_msp.c ****     PA4     ------> TIM14_CH1
 486:Core/Src/stm32f0xx_hal_msp.c ****     */
 487:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4;
 488:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 489:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 490:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 491:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_TIM14;
 492:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 493:Core/Src/stm32f0xx_hal_msp.c **** 
 494:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspPostInit 1 */
 495:Core/Src/stm32f0xx_hal_msp.c **** 
 496:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM14_MspPostInit 1 */
 497:Core/Src/stm32f0xx_hal_msp.c ****   }
 498:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim->Instance==TIM16)
 1054              		.loc 1 498 8 is_stmt 1 view .LVU272
 1055              		.loc 1 498 10 is_stmt 0 view .LVU273
 1056 0024 2F4A     		ldr	r2, .L61+12
 1057 0026 9342     		cmp	r3, r2
 1058 0028 40D0     		beq	.L60
 1059              	.L52:
 499:Core/Src/stm32f0xx_hal_msp.c ****   {
 500:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspPostInit 0 */
 501:Core/Src/stm32f0xx_hal_msp.c **** 
 502:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspPostInit 0 */
 503:Core/Src/stm32f0xx_hal_msp.c **** 
 504:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 505:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM16 GPIO Configuration
 506:Core/Src/stm32f0xx_hal_msp.c ****     PB8     ------> TIM16_CH1
 507:Core/Src/stm32f0xx_hal_msp.c ****     */
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 31


 508:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 509:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 510:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 511:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 512:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM16;
 513:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 514:Core/Src/stm32f0xx_hal_msp.c **** 
 515:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspPostInit 1 */
 516:Core/Src/stm32f0xx_hal_msp.c **** 
 517:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspPostInit 1 */
 518:Core/Src/stm32f0xx_hal_msp.c ****   }
 519:Core/Src/stm32f0xx_hal_msp.c **** 
 520:Core/Src/stm32f0xx_hal_msp.c **** }
 1060              		.loc 1 520 1 view .LVU274
 1061 002a 0AB0     		add	sp, sp, #40
 1062              		@ sp needed
 1063              	.LVL58:
 1064              		.loc 1 520 1 view .LVU275
 1065 002c 10BD     		pop	{r4, pc}
 1066              	.LVL59:
 1067              	.L57:
 438:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1068              		.loc 1 438 5 is_stmt 1 view .LVU276
 1069              	.LBB20:
 438:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1070              		.loc 1 438 5 view .LVU277
 438:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1071              		.loc 1 438 5 view .LVU278
 1072 002e 2E4A     		ldr	r2, .L61+16
 1073 0030 5169     		ldr	r1, [r2, #20]
 1074 0032 8020     		movs	r0, #128
 1075 0034 8002     		lsls	r0, r0, #10
 1076 0036 0143     		orrs	r1, r0
 1077 0038 5161     		str	r1, [r2, #20]
 438:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1078              		.loc 1 438 5 view .LVU279
 1079 003a 5369     		ldr	r3, [r2, #20]
 1080 003c 0340     		ands	r3, r0
 1081 003e 0193     		str	r3, [sp, #4]
 438:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1082              		.loc 1 438 5 view .LVU280
 1083 0040 019B     		ldr	r3, [sp, #4]
 1084              	.LBE20:
 438:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1085              		.loc 1 438 5 view .LVU281
 445:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1086              		.loc 1 445 5 view .LVU282
 445:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1087              		.loc 1 445 25 is_stmt 0 view .LVU283
 1088 0042 F023     		movs	r3, #240
 1089 0044 1B01     		lsls	r3, r3, #4
 1090 0046 0593     		str	r3, [sp, #20]
 446:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1091              		.loc 1 446 5 is_stmt 1 view .LVU284
 446:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1092              		.loc 1 446 26 is_stmt 0 view .LVU285
 1093 0048 0223     		movs	r3, #2
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 32


 1094 004a 0693     		str	r3, [sp, #24]
 447:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1095              		.loc 1 447 5 is_stmt 1 view .LVU286
 448:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 1096              		.loc 1 448 5 view .LVU287
 449:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1097              		.loc 1 449 5 view .LVU288
 449:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1098              		.loc 1 449 31 is_stmt 0 view .LVU289
 1099 004c 0993     		str	r3, [sp, #36]
 450:Core/Src/stm32f0xx_hal_msp.c **** 
 1100              		.loc 1 450 5 is_stmt 1 view .LVU290
 1101 004e 9020     		movs	r0, #144
 1102 0050 05A9     		add	r1, sp, #20
 1103 0052 C005     		lsls	r0, r0, #23
 1104 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 1105              	.LVL60:
 1106 0058 E7E7     		b	.L52
 1107              	.L58:
 462:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1108              		.loc 1 462 5 view .LVU291
 1109              	.LBB21:
 462:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1110              		.loc 1 462 5 view .LVU292
 462:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1111              		.loc 1 462 5 view .LVU293
 1112 005a 234A     		ldr	r2, .L61+16
 1113 005c 5169     		ldr	r1, [r2, #20]
 1114 005e 8020     		movs	r0, #128
 1115 0060 0003     		lsls	r0, r0, #12
 1116 0062 0143     		orrs	r1, r0
 1117 0064 5161     		str	r1, [r2, #20]
 462:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1118              		.loc 1 462 5 view .LVU294
 1119 0066 5369     		ldr	r3, [r2, #20]
 1120 0068 0340     		ands	r3, r0
 1121 006a 0293     		str	r3, [sp, #8]
 462:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1122              		.loc 1 462 5 view .LVU295
 1123 006c 029B     		ldr	r3, [sp, #8]
 1124              	.LBE21:
 462:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1125              		.loc 1 462 5 view .LVU296
 466:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1126              		.loc 1 466 5 view .LVU297
 466:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1127              		.loc 1 466 25 is_stmt 0 view .LVU298
 1128 006e 8023     		movs	r3, #128
 1129 0070 0593     		str	r3, [sp, #20]
 467:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1130              		.loc 1 467 5 is_stmt 1 view .LVU299
 467:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1131              		.loc 1 467 26 is_stmt 0 view .LVU300
 1132 0072 7E3B     		subs	r3, r3, #126
 1133 0074 0693     		str	r3, [sp, #24]
 468:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1134              		.loc 1 468 5 is_stmt 1 view .LVU301
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 33


 469:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1135              		.loc 1 469 5 view .LVU302
 470:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1136              		.loc 1 470 5 view .LVU303
 471:Core/Src/stm32f0xx_hal_msp.c **** 
 1137              		.loc 1 471 5 view .LVU304
 1138 0076 05A9     		add	r1, sp, #20
 1139 0078 1C48     		ldr	r0, .L61+20
 1140 007a FFF7FEFF 		bl	HAL_GPIO_Init
 1141              	.LVL61:
 1142 007e D4E7     		b	.L52
 1143              	.L59:
 483:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM14 GPIO Configuration
 1144              		.loc 1 483 5 view .LVU305
 1145              	.LBB22:
 483:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM14 GPIO Configuration
 1146              		.loc 1 483 5 view .LVU306
 483:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM14 GPIO Configuration
 1147              		.loc 1 483 5 view .LVU307
 1148 0080 194A     		ldr	r2, .L61+16
 1149 0082 5169     		ldr	r1, [r2, #20]
 1150 0084 8020     		movs	r0, #128
 1151 0086 8002     		lsls	r0, r0, #10
 1152 0088 0143     		orrs	r1, r0
 1153 008a 5161     		str	r1, [r2, #20]
 483:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM14 GPIO Configuration
 1154              		.loc 1 483 5 view .LVU308
 1155 008c 5369     		ldr	r3, [r2, #20]
 1156 008e 0340     		ands	r3, r0
 1157 0090 0393     		str	r3, [sp, #12]
 483:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM14 GPIO Configuration
 1158              		.loc 1 483 5 view .LVU309
 1159 0092 039B     		ldr	r3, [sp, #12]
 1160              	.LBE22:
 483:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM14 GPIO Configuration
 1161              		.loc 1 483 5 view .LVU310
 487:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1162              		.loc 1 487 5 view .LVU311
 487:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1163              		.loc 1 487 25 is_stmt 0 view .LVU312
 1164 0094 1023     		movs	r3, #16
 1165 0096 0593     		str	r3, [sp, #20]
 488:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1166              		.loc 1 488 5 is_stmt 1 view .LVU313
 488:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1167              		.loc 1 488 26 is_stmt 0 view .LVU314
 1168 0098 0E3B     		subs	r3, r3, #14
 1169 009a 0693     		str	r3, [sp, #24]
 489:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1170              		.loc 1 489 5 is_stmt 1 view .LVU315
 490:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_TIM14;
 1171              		.loc 1 490 5 view .LVU316
 491:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1172              		.loc 1 491 5 view .LVU317
 491:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1173              		.loc 1 491 31 is_stmt 0 view .LVU318
 1174 009c 0233     		adds	r3, r3, #2
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 34


 1175 009e 0993     		str	r3, [sp, #36]
 492:Core/Src/stm32f0xx_hal_msp.c **** 
 1176              		.loc 1 492 5 is_stmt 1 view .LVU319
 1177 00a0 9020     		movs	r0, #144
 1178 00a2 05A9     		add	r1, sp, #20
 1179 00a4 C005     		lsls	r0, r0, #23
 1180 00a6 FFF7FEFF 		bl	HAL_GPIO_Init
 1181              	.LVL62:
 1182 00aa BEE7     		b	.L52
 1183              	.L60:
 504:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM16 GPIO Configuration
 1184              		.loc 1 504 5 view .LVU320
 1185              	.LBB23:
 504:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM16 GPIO Configuration
 1186              		.loc 1 504 5 view .LVU321
 504:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM16 GPIO Configuration
 1187              		.loc 1 504 5 view .LVU322
 1188 00ac 0E4A     		ldr	r2, .L61+16
 1189 00ae 5169     		ldr	r1, [r2, #20]
 1190 00b0 8020     		movs	r0, #128
 1191 00b2 C002     		lsls	r0, r0, #11
 1192 00b4 0143     		orrs	r1, r0
 1193 00b6 5161     		str	r1, [r2, #20]
 504:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM16 GPIO Configuration
 1194              		.loc 1 504 5 view .LVU323
 1195 00b8 5369     		ldr	r3, [r2, #20]
 1196 00ba 0340     		ands	r3, r0
 1197 00bc 0493     		str	r3, [sp, #16]
 504:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM16 GPIO Configuration
 1198              		.loc 1 504 5 view .LVU324
 1199 00be 049B     		ldr	r3, [sp, #16]
 1200              	.LBE23:
 504:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM16 GPIO Configuration
 1201              		.loc 1 504 5 view .LVU325
 508:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1202              		.loc 1 508 5 view .LVU326
 508:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1203              		.loc 1 508 25 is_stmt 0 view .LVU327
 1204 00c0 8023     		movs	r3, #128
 1205 00c2 5B00     		lsls	r3, r3, #1
 1206 00c4 0593     		str	r3, [sp, #20]
 509:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1207              		.loc 1 509 5 is_stmt 1 view .LVU328
 509:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1208              		.loc 1 509 26 is_stmt 0 view .LVU329
 1209 00c6 FE3B     		subs	r3, r3, #254
 1210 00c8 0693     		str	r3, [sp, #24]
 510:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1211              		.loc 1 510 5 is_stmt 1 view .LVU330
 511:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM16;
 1212              		.loc 1 511 5 view .LVU331
 512:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1213              		.loc 1 512 5 view .LVU332
 512:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1214              		.loc 1 512 31 is_stmt 0 view .LVU333
 1215 00ca 0993     		str	r3, [sp, #36]
 513:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 35


 1216              		.loc 1 513 5 is_stmt 1 view .LVU334
 1217 00cc 05A9     		add	r1, sp, #20
 1218 00ce 0848     		ldr	r0, .L61+24
 1219 00d0 FFF7FEFF 		bl	HAL_GPIO_Init
 1220              	.LVL63:
 1221              		.loc 1 520 1 is_stmt 0 view .LVU335
 1222 00d4 A9E7     		b	.L52
 1223              	.L62:
 1224 00d6 C046     		.align	2
 1225              	.L61:
 1226 00d8 002C0140 		.word	1073818624
 1227 00dc 00040040 		.word	1073742848
 1228 00e0 00200040 		.word	1073750016
 1229 00e4 00440140 		.word	1073824768
 1230 00e8 00100240 		.word	1073876992
 1231 00ec 00080048 		.word	1207961600
 1232 00f0 00040048 		.word	1207960576
 1233              		.cfi_endproc
 1234              	.LFE48:
 1236              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1237              		.align	1
 1238              		.global	HAL_TIM_Base_MspDeInit
 1239              		.syntax unified
 1240              		.code	16
 1241              		.thumb_func
 1243              	HAL_TIM_Base_MspDeInit:
 1244              	.LVL64:
 1245              	.LFB49:
 521:Core/Src/stm32f0xx_hal_msp.c **** /**
 522:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 523:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 524:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 525:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 526:Core/Src/stm32f0xx_hal_msp.c **** */
 527:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 528:Core/Src/stm32f0xx_hal_msp.c **** {
 1246              		.loc 1 528 1 is_stmt 1 view -0
 1247              		.cfi_startproc
 1248              		@ args = 0, pretend = 0, frame = 0
 1249              		@ frame_needed = 0, uses_anonymous_args = 0
 1250              		.loc 1 528 1 is_stmt 0 view .LVU337
 1251 0000 10B5     		push	{r4, lr}
 1252              	.LCFI14:
 1253              		.cfi_def_cfa_offset 8
 1254              		.cfi_offset 4, -8
 1255              		.cfi_offset 14, -4
 529:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 1256              		.loc 1 529 3 is_stmt 1 view .LVU338
 1257              		.loc 1 529 15 is_stmt 0 view .LVU339
 1258 0002 0368     		ldr	r3, [r0]
 1259              		.loc 1 529 5 view .LVU340
 1260 0004 204A     		ldr	r2, .L75
 1261 0006 9342     		cmp	r3, r2
 1262 0008 17D0     		beq	.L70
 530:Core/Src/stm32f0xx_hal_msp.c ****   {
 531:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 532:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 36


 533:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 534:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 535:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 536:Core/Src/stm32f0xx_hal_msp.c **** 
 537:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 538:Core/Src/stm32f0xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 539:Core/Src/stm32f0xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 540:Core/Src/stm32f0xx_hal_msp.c ****     PA10     ------> TIM1_CH3
 541:Core/Src/stm32f0xx_hal_msp.c ****     PA11     ------> TIM1_CH4
 542:Core/Src/stm32f0xx_hal_msp.c ****     PA12     ------> TIM1_ETR
 543:Core/Src/stm32f0xx_hal_msp.c ****     */
 544:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 545:Core/Src/stm32f0xx_hal_msp.c ****                           |GPIO_PIN_12);
 546:Core/Src/stm32f0xx_hal_msp.c **** 
 547:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 548:Core/Src/stm32f0xx_hal_msp.c **** 
 549:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 550:Core/Src/stm32f0xx_hal_msp.c ****   }
 551:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 1263              		.loc 1 551 8 is_stmt 1 view .LVU341
 1264              		.loc 1 551 10 is_stmt 0 view .LVU342
 1265 000a 204A     		ldr	r2, .L75+4
 1266 000c 9342     		cmp	r3, r2
 1267 000e 20D0     		beq	.L71
 552:Core/Src/stm32f0xx_hal_msp.c ****   {
 553:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 554:Core/Src/stm32f0xx_hal_msp.c **** 
 555:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 556:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 557:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 558:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 559:Core/Src/stm32f0xx_hal_msp.c **** 
 560:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 561:Core/Src/stm32f0xx_hal_msp.c ****   }
 562:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM14)
 1268              		.loc 1 562 8 is_stmt 1 view .LVU343
 1269              		.loc 1 562 10 is_stmt 0 view .LVU344
 1270 0010 1F4A     		ldr	r2, .L75+8
 1271 0012 9342     		cmp	r3, r2
 1272 0014 23D0     		beq	.L72
 563:Core/Src/stm32f0xx_hal_msp.c ****   {
 564:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 0 */
 565:Core/Src/stm32f0xx_hal_msp.c **** 
 566:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM14_MspDeInit 0 */
 567:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 568:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM14_CLK_DISABLE();
 569:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 570:Core/Src/stm32f0xx_hal_msp.c **** 
 571:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM14_MspDeInit 1 */
 572:Core/Src/stm32f0xx_hal_msp.c ****   }
 573:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM15)
 1273              		.loc 1 573 8 is_stmt 1 view .LVU345
 1274              		.loc 1 573 10 is_stmt 0 view .LVU346
 1275 0016 1F4A     		ldr	r2, .L75+12
 1276 0018 9342     		cmp	r3, r2
 1277 001a 26D0     		beq	.L73
 574:Core/Src/stm32f0xx_hal_msp.c ****   {
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 37


 575:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 0 */
 576:Core/Src/stm32f0xx_hal_msp.c **** 
 577:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM15_MspDeInit 0 */
 578:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 579:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM15_CLK_DISABLE();
 580:Core/Src/stm32f0xx_hal_msp.c **** 
 581:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM15 interrupt DeInit */
 582:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM15_IRQn);
 583:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 1 */
 584:Core/Src/stm32f0xx_hal_msp.c **** 
 585:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM15_MspDeInit 1 */
 586:Core/Src/stm32f0xx_hal_msp.c ****   }
 587:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM16)
 1278              		.loc 1 587 8 is_stmt 1 view .LVU347
 1279              		.loc 1 587 10 is_stmt 0 view .LVU348
 1280 001c 1E4A     		ldr	r2, .L75+16
 1281 001e 9342     		cmp	r3, r2
 1282 0020 2CD0     		beq	.L74
 588:Core/Src/stm32f0xx_hal_msp.c ****   {
 589:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 0 */
 590:Core/Src/stm32f0xx_hal_msp.c **** 
 591:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 0 */
 592:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 593:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_DISABLE();
 594:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 595:Core/Src/stm32f0xx_hal_msp.c **** 
 596:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 1 */
 597:Core/Src/stm32f0xx_hal_msp.c ****   }
 598:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM17)
 1283              		.loc 1 598 8 is_stmt 1 view .LVU349
 1284              		.loc 1 598 10 is_stmt 0 view .LVU350
 1285 0022 1E4A     		ldr	r2, .L75+20
 1286 0024 9342     		cmp	r3, r2
 1287 0026 19D1     		bne	.L63
 599:Core/Src/stm32f0xx_hal_msp.c ****   {
 600:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 0 */
 601:Core/Src/stm32f0xx_hal_msp.c **** 
 602:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 0 */
 603:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 604:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_DISABLE();
 1288              		.loc 1 604 5 is_stmt 1 view .LVU351
 1289 0028 1D4A     		ldr	r2, .L75+24
 1290 002a 9369     		ldr	r3, [r2, #24]
 1291 002c 1D49     		ldr	r1, .L75+28
 1292 002e 0B40     		ands	r3, r1
 1293 0030 9361     		str	r3, [r2, #24]
 605:Core/Src/stm32f0xx_hal_msp.c **** 
 606:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt DeInit */
 607:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM17_IRQn);
 1294              		.loc 1 607 5 view .LVU352
 1295 0032 1620     		movs	r0, #22
 1296              	.LVL65:
 1297              		.loc 1 607 5 is_stmt 0 view .LVU353
 1298 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1299              	.LVL66:
 608:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 609:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 38


 610:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 1 */
 611:Core/Src/stm32f0xx_hal_msp.c ****   }
 612:Core/Src/stm32f0xx_hal_msp.c **** 
 613:Core/Src/stm32f0xx_hal_msp.c **** }
 1300              		.loc 1 613 1 view .LVU354
 1301 0038 10E0     		b	.L63
 1302              	.LVL67:
 1303              	.L70:
 535:Core/Src/stm32f0xx_hal_msp.c **** 
 1304              		.loc 1 535 5 is_stmt 1 view .LVU355
 1305 003a 194A     		ldr	r2, .L75+24
 1306 003c 9369     		ldr	r3, [r2, #24]
 1307 003e 1A49     		ldr	r1, .L75+32
 1308 0040 0B40     		ands	r3, r1
 1309 0042 9361     		str	r3, [r2, #24]
 544:Core/Src/stm32f0xx_hal_msp.c ****                           |GPIO_PIN_12);
 1310              		.loc 1 544 5 view .LVU356
 1311 0044 F821     		movs	r1, #248
 1312 0046 9020     		movs	r0, #144
 1313              	.LVL68:
 544:Core/Src/stm32f0xx_hal_msp.c ****                           |GPIO_PIN_12);
 1314              		.loc 1 544 5 is_stmt 0 view .LVU357
 1315 0048 4901     		lsls	r1, r1, #5
 1316 004a C005     		lsls	r0, r0, #23
 1317 004c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1318              	.LVL69:
 1319 0050 04E0     		b	.L63
 1320              	.LVL70:
 1321              	.L71:
 557:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1322              		.loc 1 557 5 is_stmt 1 view .LVU358
 1323 0052 134A     		ldr	r2, .L75+24
 1324 0054 D369     		ldr	r3, [r2, #28]
 1325 0056 0221     		movs	r1, #2
 1326 0058 8B43     		bics	r3, r1
 1327 005a D361     		str	r3, [r2, #28]
 1328              	.LVL71:
 1329              	.L63:
 1330              		.loc 1 613 1 is_stmt 0 view .LVU359
 1331              		@ sp needed
 1332 005c 10BD     		pop	{r4, pc}
 1333              	.LVL72:
 1334              	.L72:
 568:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 1335              		.loc 1 568 5 is_stmt 1 view .LVU360
 1336 005e 104A     		ldr	r2, .L75+24
 1337 0060 D369     		ldr	r3, [r2, #28]
 1338 0062 1249     		ldr	r1, .L75+36
 1339 0064 0B40     		ands	r3, r1
 1340 0066 D361     		str	r3, [r2, #28]
 1341 0068 F8E7     		b	.L63
 1342              	.L73:
 579:Core/Src/stm32f0xx_hal_msp.c **** 
 1343              		.loc 1 579 5 view .LVU361
 1344 006a 0D4A     		ldr	r2, .L75+24
 1345 006c 9369     		ldr	r3, [r2, #24]
 1346 006e 1049     		ldr	r1, .L75+40
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 39


 1347 0070 0B40     		ands	r3, r1
 1348 0072 9361     		str	r3, [r2, #24]
 582:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 1 */
 1349              		.loc 1 582 5 view .LVU362
 1350 0074 1420     		movs	r0, #20
 1351              	.LVL73:
 582:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 1 */
 1352              		.loc 1 582 5 is_stmt 0 view .LVU363
 1353 0076 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1354              	.LVL74:
 1355 007a EFE7     		b	.L63
 1356              	.LVL75:
 1357              	.L74:
 593:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 1358              		.loc 1 593 5 is_stmt 1 view .LVU364
 1359 007c 084A     		ldr	r2, .L75+24
 1360 007e 9369     		ldr	r3, [r2, #24]
 1361 0080 0C49     		ldr	r1, .L75+44
 1362 0082 0B40     		ands	r3, r1
 1363 0084 9361     		str	r3, [r2, #24]
 1364 0086 E9E7     		b	.L63
 1365              	.L76:
 1366              		.align	2
 1367              	.L75:
 1368 0088 002C0140 		.word	1073818624
 1369 008c 00040040 		.word	1073742848
 1370 0090 00200040 		.word	1073750016
 1371 0094 00400140 		.word	1073823744
 1372 0098 00440140 		.word	1073824768
 1373 009c 00480140 		.word	1073825792
 1374 00a0 00100240 		.word	1073876992
 1375 00a4 FFFFFBFF 		.word	-262145
 1376 00a8 FFF7FFFF 		.word	-2049
 1377 00ac FFFEFFFF 		.word	-257
 1378 00b0 FFFFFEFF 		.word	-65537
 1379 00b4 FFFFFDFF 		.word	-131073
 1380              		.cfi_endproc
 1381              	.LFE49:
 1383              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 1384              		.align	1
 1385              		.global	HAL_UART_MspInit
 1386              		.syntax unified
 1387              		.code	16
 1388              		.thumb_func
 1390              	HAL_UART_MspInit:
 1391              	.LVL76:
 1392              	.LFB50:
 614:Core/Src/stm32f0xx_hal_msp.c **** 
 615:Core/Src/stm32f0xx_hal_msp.c **** /**
 616:Core/Src/stm32f0xx_hal_msp.c **** * @brief UART MSP Initialization
 617:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 618:Core/Src/stm32f0xx_hal_msp.c **** * @param huart: UART handle pointer
 619:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 620:Core/Src/stm32f0xx_hal_msp.c **** */
 621:Core/Src/stm32f0xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 622:Core/Src/stm32f0xx_hal_msp.c **** {
 1393              		.loc 1 622 1 view -0
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 40


 1394              		.cfi_startproc
 1395              		@ args = 0, pretend = 0, frame = 32
 1396              		@ frame_needed = 0, uses_anonymous_args = 0
 1397              		.loc 1 622 1 is_stmt 0 view .LVU366
 1398 0000 10B5     		push	{r4, lr}
 1399              	.LCFI15:
 1400              		.cfi_def_cfa_offset 8
 1401              		.cfi_offset 4, -8
 1402              		.cfi_offset 14, -4
 1403 0002 88B0     		sub	sp, sp, #32
 1404              	.LCFI16:
 1405              		.cfi_def_cfa_offset 40
 1406 0004 0400     		movs	r4, r0
 623:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1407              		.loc 1 623 3 is_stmt 1 view .LVU367
 1408              		.loc 1 623 20 is_stmt 0 view .LVU368
 1409 0006 1422     		movs	r2, #20
 1410 0008 0021     		movs	r1, #0
 1411 000a 03A8     		add	r0, sp, #12
 1412              	.LVL77:
 1413              		.loc 1 623 20 view .LVU369
 1414 000c FFF7FEFF 		bl	memset
 1415              	.LVL78:
 624:Core/Src/stm32f0xx_hal_msp.c ****   if(huart->Instance==USART2)
 1416              		.loc 1 624 3 is_stmt 1 view .LVU370
 1417              		.loc 1 624 11 is_stmt 0 view .LVU371
 1418 0010 2268     		ldr	r2, [r4]
 1419              		.loc 1 624 5 view .LVU372
 1420 0012 124B     		ldr	r3, .L80
 1421 0014 9A42     		cmp	r2, r3
 1422 0016 01D0     		beq	.L79
 1423              	.L77:
 625:Core/Src/stm32f0xx_hal_msp.c ****   {
 626:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 627:Core/Src/stm32f0xx_hal_msp.c **** 
 628:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 629:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 630:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 631:Core/Src/stm32f0xx_hal_msp.c **** 
 632:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 633:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 634:Core/Src/stm32f0xx_hal_msp.c ****     PA2     ------> USART2_TX
 635:Core/Src/stm32f0xx_hal_msp.c ****     PA3     ------> USART2_RX
 636:Core/Src/stm32f0xx_hal_msp.c ****     */
 637:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 638:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 639:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 640:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 641:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 642:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 643:Core/Src/stm32f0xx_hal_msp.c **** 
 644:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 645:Core/Src/stm32f0xx_hal_msp.c **** 
 646:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 647:Core/Src/stm32f0xx_hal_msp.c ****   }
 648:Core/Src/stm32f0xx_hal_msp.c **** 
 649:Core/Src/stm32f0xx_hal_msp.c **** }
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 41


 1424              		.loc 1 649 1 view .LVU373
 1425 0018 08B0     		add	sp, sp, #32
 1426              		@ sp needed
 1427              	.LVL79:
 1428              		.loc 1 649 1 view .LVU374
 1429 001a 10BD     		pop	{r4, pc}
 1430              	.LVL80:
 1431              	.L79:
 630:Core/Src/stm32f0xx_hal_msp.c **** 
 1432              		.loc 1 630 5 is_stmt 1 view .LVU375
 1433              	.LBB24:
 630:Core/Src/stm32f0xx_hal_msp.c **** 
 1434              		.loc 1 630 5 view .LVU376
 630:Core/Src/stm32f0xx_hal_msp.c **** 
 1435              		.loc 1 630 5 view .LVU377
 1436 001c 104B     		ldr	r3, .L80+4
 1437 001e D969     		ldr	r1, [r3, #28]
 1438 0020 8022     		movs	r2, #128
 1439 0022 9202     		lsls	r2, r2, #10
 1440 0024 1143     		orrs	r1, r2
 1441 0026 D961     		str	r1, [r3, #28]
 630:Core/Src/stm32f0xx_hal_msp.c **** 
 1442              		.loc 1 630 5 view .LVU378
 1443 0028 D969     		ldr	r1, [r3, #28]
 1444 002a 1140     		ands	r1, r2
 1445 002c 0191     		str	r1, [sp, #4]
 630:Core/Src/stm32f0xx_hal_msp.c **** 
 1446              		.loc 1 630 5 view .LVU379
 1447 002e 0199     		ldr	r1, [sp, #4]
 1448              	.LBE24:
 630:Core/Src/stm32f0xx_hal_msp.c **** 
 1449              		.loc 1 630 5 view .LVU380
 632:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1450              		.loc 1 632 5 view .LVU381
 1451              	.LBB25:
 632:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1452              		.loc 1 632 5 view .LVU382
 632:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1453              		.loc 1 632 5 view .LVU383
 1454 0030 5969     		ldr	r1, [r3, #20]
 1455 0032 1143     		orrs	r1, r2
 1456 0034 5961     		str	r1, [r3, #20]
 632:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1457              		.loc 1 632 5 view .LVU384
 1458 0036 5B69     		ldr	r3, [r3, #20]
 1459 0038 1A40     		ands	r2, r3
 1460 003a 0292     		str	r2, [sp, #8]
 632:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1461              		.loc 1 632 5 view .LVU385
 1462 003c 029B     		ldr	r3, [sp, #8]
 1463              	.LBE25:
 632:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1464              		.loc 1 632 5 view .LVU386
 637:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1465              		.loc 1 637 5 view .LVU387
 637:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1466              		.loc 1 637 25 is_stmt 0 view .LVU388
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 42


 1467 003e 0C23     		movs	r3, #12
 1468 0040 0393     		str	r3, [sp, #12]
 638:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1469              		.loc 1 638 5 is_stmt 1 view .LVU389
 638:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1470              		.loc 1 638 26 is_stmt 0 view .LVU390
 1471 0042 0A3B     		subs	r3, r3, #10
 1472 0044 0493     		str	r3, [sp, #16]
 639:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1473              		.loc 1 639 5 is_stmt 1 view .LVU391
 640:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 1474              		.loc 1 640 5 view .LVU392
 640:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 1475              		.loc 1 640 27 is_stmt 0 view .LVU393
 1476 0046 0133     		adds	r3, r3, #1
 1477 0048 0693     		str	r3, [sp, #24]
 641:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1478              		.loc 1 641 5 is_stmt 1 view .LVU394
 641:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1479              		.loc 1 641 31 is_stmt 0 view .LVU395
 1480 004a 023B     		subs	r3, r3, #2
 1481 004c 0793     		str	r3, [sp, #28]
 642:Core/Src/stm32f0xx_hal_msp.c **** 
 1482              		.loc 1 642 5 is_stmt 1 view .LVU396
 1483 004e 9020     		movs	r0, #144
 1484 0050 03A9     		add	r1, sp, #12
 1485 0052 C005     		lsls	r0, r0, #23
 1486 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 1487              	.LVL81:
 1488              		.loc 1 649 1 is_stmt 0 view .LVU397
 1489 0058 DEE7     		b	.L77
 1490              	.L81:
 1491 005a C046     		.align	2
 1492              	.L80:
 1493 005c 00440040 		.word	1073759232
 1494 0060 00100240 		.word	1073876992
 1495              		.cfi_endproc
 1496              	.LFE50:
 1498              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1499              		.align	1
 1500              		.global	HAL_UART_MspDeInit
 1501              		.syntax unified
 1502              		.code	16
 1503              		.thumb_func
 1505              	HAL_UART_MspDeInit:
 1506              	.LVL82:
 1507              	.LFB51:
 650:Core/Src/stm32f0xx_hal_msp.c **** 
 651:Core/Src/stm32f0xx_hal_msp.c **** /**
 652:Core/Src/stm32f0xx_hal_msp.c **** * @brief UART MSP De-Initialization
 653:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 654:Core/Src/stm32f0xx_hal_msp.c **** * @param huart: UART handle pointer
 655:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 656:Core/Src/stm32f0xx_hal_msp.c **** */
 657:Core/Src/stm32f0xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 658:Core/Src/stm32f0xx_hal_msp.c **** {
 1508              		.loc 1 658 1 is_stmt 1 view -0
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 43


 1509              		.cfi_startproc
 1510              		@ args = 0, pretend = 0, frame = 0
 1511              		@ frame_needed = 0, uses_anonymous_args = 0
 1512              		.loc 1 658 1 is_stmt 0 view .LVU399
 1513 0000 10B5     		push	{r4, lr}
 1514              	.LCFI17:
 1515              		.cfi_def_cfa_offset 8
 1516              		.cfi_offset 4, -8
 1517              		.cfi_offset 14, -4
 659:Core/Src/stm32f0xx_hal_msp.c ****   if(huart->Instance==USART2)
 1518              		.loc 1 659 3 is_stmt 1 view .LVU400
 1519              		.loc 1 659 11 is_stmt 0 view .LVU401
 1520 0002 0268     		ldr	r2, [r0]
 1521              		.loc 1 659 5 view .LVU402
 1522 0004 074B     		ldr	r3, .L85
 1523 0006 9A42     		cmp	r2, r3
 1524 0008 00D0     		beq	.L84
 1525              	.LVL83:
 1526              	.L82:
 660:Core/Src/stm32f0xx_hal_msp.c ****   {
 661:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 662:Core/Src/stm32f0xx_hal_msp.c **** 
 663:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 664:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 665:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 666:Core/Src/stm32f0xx_hal_msp.c **** 
 667:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 668:Core/Src/stm32f0xx_hal_msp.c ****     PA2     ------> USART2_TX
 669:Core/Src/stm32f0xx_hal_msp.c ****     PA3     ------> USART2_RX
 670:Core/Src/stm32f0xx_hal_msp.c ****     */
 671:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 672:Core/Src/stm32f0xx_hal_msp.c **** 
 673:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 674:Core/Src/stm32f0xx_hal_msp.c **** 
 675:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 676:Core/Src/stm32f0xx_hal_msp.c ****   }
 677:Core/Src/stm32f0xx_hal_msp.c **** 
 678:Core/Src/stm32f0xx_hal_msp.c **** }
 1527              		.loc 1 678 1 view .LVU403
 1528              		@ sp needed
 1529 000a 10BD     		pop	{r4, pc}
 1530              	.LVL84:
 1531              	.L84:
 665:Core/Src/stm32f0xx_hal_msp.c **** 
 1532              		.loc 1 665 5 is_stmt 1 view .LVU404
 1533 000c 064A     		ldr	r2, .L85+4
 1534 000e D369     		ldr	r3, [r2, #28]
 1535 0010 0649     		ldr	r1, .L85+8
 1536 0012 0B40     		ands	r3, r1
 1537 0014 D361     		str	r3, [r2, #28]
 671:Core/Src/stm32f0xx_hal_msp.c **** 
 1538              		.loc 1 671 5 view .LVU405
 1539 0016 9020     		movs	r0, #144
 1540              	.LVL85:
 671:Core/Src/stm32f0xx_hal_msp.c **** 
 1541              		.loc 1 671 5 is_stmt 0 view .LVU406
 1542 0018 0C21     		movs	r1, #12
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 44


 1543 001a C005     		lsls	r0, r0, #23
 1544 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1545              	.LVL86:
 1546              		.loc 1 678 1 view .LVU407
 1547 0020 F3E7     		b	.L82
 1548              	.L86:
 1549 0022 C046     		.align	2
 1550              	.L85:
 1551 0024 00440040 		.word	1073759232
 1552 0028 00100240 		.word	1073876992
 1553 002c FFFFFDFF 		.word	-131073
 1554              		.cfi_endproc
 1555              	.LFE51:
 1557              		.text
 1558              	.Letext0:
 1559              		.file 2 "/Users/seojisu/Library/Arm-GCC-xPack/arm-none-eabi/include/machine/_default_types.h"
 1560              		.file 3 "/Users/seojisu/Library/Arm-GCC-xPack/arm-none-eabi/include/sys/_stdint.h"
 1561              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x8.h"
 1562              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h"
 1563              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 1564              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 1565              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 1566              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_adc.h"
 1567              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_i2c.h"
 1568              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_spi.h"
 1569              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 1570              		.file 13 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_uart.h"
 1571              		.file 14 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
 1572              		.file 15 "<built-in>"
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s 			page 45


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f0xx_hal_msp.c
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:18     .text.HAL_MspInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:76     .text.HAL_MspInit:000000000000002c $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:81     .text.HAL_ADC_MspInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:87     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:216    .text.HAL_ADC_MspInit:0000000000000078 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:223    .text.HAL_ADC_MspDeInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:229    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:280    .text.HAL_ADC_MspDeInit:000000000000002c $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:288    .text.HAL_I2C_MspInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:294    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:467    .text.HAL_I2C_MspInit:00000000000000a4 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:475    .text.HAL_I2C_MspDeInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:481    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:561    .text.HAL_I2C_MspDeInit:0000000000000054 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:571    .text.HAL_SPI_MspInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:577    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:679    .text.HAL_SPI_MspInit:000000000000005c $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:685    .text.HAL_SPI_MspDeInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:691    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:737    .text.HAL_SPI_MspDeInit:0000000000000024 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:744    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:750    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:994    .text.HAL_TIM_Base_MspInit:0000000000000104 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:1005   .text.HAL_TIM_MspPostInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:1011   .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:1226   .text.HAL_TIM_MspPostInit:00000000000000d8 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:1237   .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:1243   .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:1368   .text.HAL_TIM_Base_MspDeInit:0000000000000088 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:1384   .text.HAL_UART_MspInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:1390   .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:1493   .text.HAL_UART_MspInit:000000000000005c $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:1499   .text.HAL_UART_MspDeInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:1505   .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccFfy5Ll.s:1551   .text.HAL_UART_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
