// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel2001\sampleModel2001_3_sub\Mysubsystem_4.v
// Created: 2024-08-16 10:25:56
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_4
// Source Path: sampleModel2001_3_sub/Subsystem/Mysubsystem_4
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_4
          (In1,
           Out1);


  input   [15:0] In1;  // uint16
  output  [63:0] Out1;  // ufix64_En46


  wire [31:0] cfblk109_out1;  // ufix32_En15
  wire [63:0] cfblk137_out1;  // ufix64_En46
  wire [63:0] cfblk65_const_val_1;  // ufix64_En46
  wire [63:0] cfblk65_out1;  // ufix64_En46


  assign cfblk109_out1 = {1'b0, {In1, 15'b000000000000000}};



  assign cfblk137_out1 = {1'b0, {cfblk109_out1, 31'b0000000000000000000000000000000}};



  assign cfblk65_const_val_1 = 64'h0000000000000000;



  assign cfblk65_out1 = cfblk137_out1 + cfblk65_const_val_1;



  assign Out1 = cfblk65_out1;

endmodule  // Mysubsystem_4

