// Seed: 30168323
module module_0 (
    input  wire id_0,
    input  tri1 id_1,
    output tri0 id_2,
    input  wire id_3,
    input  tri  id_4,
    output tri0 id_5,
    input  tri  id_6
);
  id_8(
      id_2
  );
  wire id_9;
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    input supply1 id_2,
    id_22,
    input tri id_3,
    input supply1 id_4,
    output wor id_5,
    output tri id_6,
    input supply0 id_7,
    output wor id_8,
    output tri0 id_9,
    output tri1 id_10,
    output tri0 id_11,
    output wire id_12,
    input supply0 id_13,
    id_23 = -1 && (!id_2),
    output supply0 id_14,
    output tri1 id_15,
    input wand id_16,
    input uwire id_17,
    output tri0 id_18,
    output wand id_19,
    output tri0 id_20
);
  assign id_0 = {id_16{-1'b0}};
  module_0 modCall_1 (
      id_17,
      id_3,
      id_19,
      id_3,
      id_3,
      id_0,
      id_13
  );
  assign modCall_1.id_3 = 0;
  wire id_24;
endmodule
