

================================================================
== Vitis HLS Report for 'loop_pipeline'
================================================================
* Date:           Mon Aug  2 08:39:39 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        loop_pipe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.901 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      405|      405|  4.050 us|  4.050 us|  406|  406|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_I_LOOP_J  |      403|      403|         5|          1|          1|   400|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     72|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     92|    -|
|Register         |        -|    -|     137|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     137|    196|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_5ns_5s_20ns_20_4_1_U1  |mac_muladd_5ns_5s_20ns_20_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln24_1_fu_134_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln24_fu_108_p2       |         +|   0|  0|  14|           9|           1|
    |add_ln25_fu_153_p2       |         +|   0|  0|  13|           5|           1|
    |icmp_ln24_fu_114_p2      |      icmp|   0|  0|  11|           9|           8|
    |icmp_ln25_fu_120_p2      |      icmp|   0|  0|   9|           5|           5|
    |select_ln21_1_fu_140_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln21_fu_126_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  72|          36|          24|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter3        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4        |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_97_p4  |   9|          2|   20|         40|
    |ap_phi_mux_i_phi_fu_76_p4      |   9|          2|    5|         10|
    |empty_reg_94                   |   9|          2|   20|         40|
    |i_reg_72                       |   9|          2|    5|         10|
    |indvar_flatten_reg_61          |   9|          2|    9|         18|
    |j_reg_83                       |   9|          2|    5|         10|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  92|         20|   67|        136|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |acc_V                    |  20|   0|   20|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |empty_reg_94             |  20|   0|   20|          0|
    |i_reg_72                 |   5|   0|    5|          0|
    |icmp_ln24_reg_194        |   1|   0|    1|          0|
    |indvar_flatten_reg_61    |   9|   0|    9|          0|
    |j_reg_83                 |   5|   0|    5|          0|
    |select_ln21_1_reg_198    |   5|   0|    5|          0|
    |icmp_ln24_reg_194        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 137|  32|   74|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------+-----+-----+------------+---------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  loop_pipeline|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  loop_pipeline|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  loop_pipeline|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  loop_pipeline|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  loop_pipeline|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  loop_pipeline|  return value|
|ap_return   |  out|   20|  ap_ctrl_hs|  loop_pipeline|  return value|
|A_address0  |  out|    5|   ap_memory|              A|         array|
|A_ce0       |  out|    1|   ap_memory|              A|         array|
|A_q0        |   in|    8|   ap_memory|              A|         array|
+------------+-----+-----+------------+---------------+--------------+

