csi-xmsim - CSI: Command line:
xmsim
    -f /home/student14/ifx_summer_school_2025/simulation/sv_sim/xcelium.d/run.lnx8664.24.09.d/sonic2_312483/xmsim.args
        -INPUT @source /opt/cadence/installs/XCELIUM2409/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
        +incdir+/home/student14/ifx_summer_school_2025
        +incdir+/home/student14/ifx_summer_school_2025/source
        +incdir+/home/student14/ifx_summer_school_2025/source/v
        +incdir+/home/student14/ifx_summer_school_2025/source/v/rtl
        +incdir+/home/student14/ifx_summer_school_2025/source/v/tb
        +incdir+/home/student14/ifx_summer_school_2025/source/sv/filter_tb
        +incdir+/home/student14/ifx_summer_school_2025/source/sv/filter_tb/tb
        +incdir+/home/student14/ifx_summer_school_2025/source/sv/filter_tb/include
        +incdir+/home/student14/ifx_summer_school_2025/source/sv/filter_tb/include/uvcs
        +incdir+/home/student14/ifx_summer_school_2025/source/sv/filter_tb/include/uvcs/ifx_dig_data_bus_uvc
        +incdir+/home/student14/ifx_summer_school_2025/source/sv/filter_tb/include/uvcs/ifx_dig_data_bus_uvc/ifx_dig_data_bus_uvc_pkg_and_if
        +incdir+/home/student14/ifx_summer_school_2025/source/sv/filter_tb/include/uvcs/ifx_dig_pin_filter_uvc
        +incdir+/home/student14/ifx_summer_school_2025/source/sv/filter_tb/include/uvcs/ifx_dig_pin_filter_uvc/ifx_dig_data_bus_uvc_pkg_and_if
        +incdir+/home/student14/ifx_summer_school_2025/source/sv/filter_tb/include/env
        +incdir+/home/student14/ifx_summer_school_2025/source/sv/filter_tb/include/env/registers
        +incdir+/home/student14/ifx_summer_school_2025/source/sv/filter_tb/include/tests
        +incdir+/home/student14/ifx_summer_school_2025/source/sv/filter_tb/include/seq_lib
        -uvmhome /opt/cadence/installs/XCELIUM2409/tools/methodology/UVM/CDNS-1.1d
        -sv_lib /opt/cadence/installs/XCELIUM2409/tools/methodology/UVM/CDNS-1.1d/additions/sv/lib/64bit/libuvmpli.so
        +UVM_TESTNAME=ifx_dig_INT_ST
        -SVSEED 1234
        -gui
        -gui
        -INPUT run_gui.tcl
        -COVOVERWRITE
        -ERRORMAX 2
        -MESSAGES
        -SV_LIB /opt/cadence/installs/XCELIUM2409/tools/methodology/UVM/CDNS-1.1d/additions/sv/lib/64bit/libuvmdpi.so
        +EMGRLOG xrun.log
        -XLSTIME 1753254742
        -XLKEEP
        -XLMODE ./xcelium.d/run.lnx8664.24.09.d
        -RUNMODE
        -CDSLIB ./xcelium.d/run.lnx8664.24.09.d/cds.lib
        -HDLVAR ./xcelium.d/run.lnx8664.24.09.d/hdl.var
        -XLNAME xrun
        -XLVERSION TOOL:	xrun(64)	24.09-s005
        -XLNAME ./xcelium.d/run.lnx8664.24.09.d/sonic2_312483
    -CHECK_VERSION TOOL:	xrun(64)	24.09-s005
    -LOG_FD 4
    -LOG_FD_NAME xrun.log
    -cmdnopsim
    -runlock /home/student14/ifx_summer_school_2025/simulation/sv_sim/xcelium.d/run.lnx8664.24.09.d/.xmlib.lock
    -runscratch /home/student14/ifx_summer_school_2025/simulation/sv_sim/xcelium.d/run.lnx8664.24.09.d/sonic2_312483
Observed simulation time : 0 FS + 0

csi-xmsim - CSI: *F,INTERR: INTERNAL EXCEPTION
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
  TOOL:	xmsim(64)	24.09-s005 (CL: 727498 )
  HOSTNAME: sonic2
  OPERATING SYSTEM: Linux 5.14.0-427.28.1.el9_4.x86_64 #1 SMP PREEMPT_DYNAMIC Fri Aug 2 03:44:10 EDT 2024 x86_64
  MESSAGE: sv_seghandler - trapno -1 addr(0x30)
-----------------------------------------------------------------

csi-xmsim - CSI: Cadence Support Investigation, recording details
External Code in function: <unavailable> offset -65514
External Code in function: <unavailable> offset -65528
External Code in function: <unavailable> offset -65533
External Code in function: <unavailable> offset -65516
External Code in function: <unavailable> offset -65536
Verilog Syntax Tree: event declaration (VST_D_EVENT) in verilog_package worklib.cdns_uvm_pkg:sv (VST)
	File: /opt/cadence/installs/XCELIUM2409/tools/methodology/UVM/CDNS-1.1d/additions/sv/cdns_tcl.svh, line 589, position 23
	Scope: cdns_uvm_pkg
	Decompile: unable to decompile type 530
	Source  : event uvm_build_complete;
	Position:                        ^
Verilog Syntax Tree: package declaration (VST_D_PACKAGE) in verilog_package worklib.ifx_dig_pkg:sv (VST)
	File: /home/student14/ifx_summer_school_2025/source/sv/filter_tb/include/env/ifx_dig_pkg.sv, line 16, position 18
	Scope: ifx_dig_pkg
	Decompile: ifx_dig_pkg
	Source  : package ifx_dig_pkg;
	Position:                   ^
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.ifx_dig_top:sv (VST)
	File: /home/student14/ifx_summer_school_2025/source/sv/filter_tb/tb/ifx_dig_top.sv, line 19, position 17
	Scope: ifx_dig_top
	Decompile: ifx_dig_top
	Source  : module ifx_dig_top;
	Position:                  ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in verilog_package worklib.ifx_dig_test_pkg:sv (SIG) <0x23b51e33>
	Decompile: ifx_dig_test_pkg
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.ifx_dig_top:sv (SIG) <0x6f6aac99>
	Decompile: ifx_dig_top
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.ifx_dig_top:sv (VST)
	File: /home/student14/ifx_summer_school_2025/source/sv/filter_tb/tb/ifx_dig_top.sv, line 43, position 16
	Scope: ifx_dig_top
	Decompile: logic rstn_i_w
	Source  :     wire rstn_i_w;
	Position:                 ^
Intermediate File: data block (IF_BLK) in snapshot worklib.ifx_dig_top:sv (SSS)
Simulator Snap Shot: tog reg cov (SSS_COV_TOG_REG) in snapshot worklib.ifx_dig_top:sv (SSS)
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.ifx_dig_top:sv (VST)
	Decompile: logic
Simulator Snap Shot: gd (SSS_GD) in snapshot worklib.ifx_dig_top:sv (SSS)
Verilog Syntax Tree: case statement (VST_S_CASE) in module worklib.ifx_dig_top:sv (VST)
	File: /home/student14/ifx_summer_school_2025/source/sv/filter_tb/tb/ifx_dig_top.sv, line 158, position 11
	Scope: ifx_dig_top.generate_clock
	Decompile: time_unit
	Source  :         case(time_unit)
	Position:            ^
Verilog Syntax Tree: task enable statement (VST_S_TASK_ENABLE) in module worklib.ifx_dig_top:sv (VST)
	File: /home/student14/ifx_summer_school_2025/source/sv/filter_tb/tb/ifx_dig_top.sv, line 179, position 67
	Scope: ifx_dig_top
	Decompile: unable to decompile type 651
	Source  :         uvm_config_db #(virtual ifx_dig_data_bus_uvc_interface)::set(uvm_top, "data_bus_uvc_agt", "vif", data_uvc_if);
	Position:                                                                    ^
Verilog Syntax Tree: string expression (VST_E_STRING) in module worklib.ifx_dig_top:sv (VST)
	File: /home/student14/ifx_summer_school_2025/source/sv/filter_tb/tb/ifx_dig_top.sv, line 161, position 11
	Decompile: "ms"
	Source  :         "ms": clk_half_per_ps = period*1e9/2;
	Position:            ^
Intermediate File: root (IF_ROOT) in module worklib.ifx_dig_top:sv (VST)
Verilog Syntax Tree: blocking assignment statement (VST_S_BLOCKING_ASSIGNMENT) in module worklib.ifx_dig_top:sv (VST)
	File: /home/student14/ifx_summer_school_2025/source/sv/filter_tb/tb/ifx_dig_top.sv, line 161, position 30
	Scope: ifx_dig_top.generate_clock
	Decompile: ((period * 1000000000.000000000000000) / 2)
	Source  :         "ms": clk_half_per_ps = period*1e9/2;
	Position:                               ^
Verilog Syntax Tree: item case (VST_CASE_ITEM) in module worklib.ifx_dig_top:sv (VST)
	Decompile: unable to decompile type 675
Verilog Syntax Tree: root (VST_ROOT) in module worklib.ifx_dig_top:sv (VST)
	File: /home/student14/ifx_summer_school_2025/source/sv/filter_tb/tb/ifx_dig_top.sv, line 19, position 5
	Decompile: ifx_dig_top
	Source  : module ifx_dig_top;
	Position:      ^
Verilog Syntax Tree: blocking assignment statement (VST_S_BLOCKING_ASSIGNMENT) in module worklib.ifx_dig_top:sv (VST)
	File: /home/student14/ifx_summer_school_2025/source/sv/filter_tb/tb/ifx_dig_top.sv, line 165, position 41
	Scope: ifx_dig_top.generate_clock
	Decompile: !clk
	Source  :             #(clk_half_per_ps * 1ps) clk = !clk;
	Position:                                          ^
Verilog Syntax Tree: sequential block statement (VST_S_SEQ_BLOCK) in module worklib.ifx_dig_top:sv (VST)
	File: /home/student14/ifx_summer_school_2025/source/sv/filter_tb/tb/ifx_dig_top.sv, line 164, position 20
	Scope: ifx_dig_top.generate_clock
	Source  :         forever begin
	Position:                     ^
External Code in function: <unavailable> offset -65534
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.register_block:v (SIG) <0x3081c438>
	Decompile: register_block#(N,addr_size,NUM_STATUS_REGS,P)
Verilog Syntax Tree: parameter declaration (VST_D_PARAMETER) in module worklib.register_block:v (VST)
	Scope: register_block.genblk2
	Decompile: int j
Verilog Syntax Tree: logical negation expression (VST_E_LOGICAL_NEGATION) in module worklib.ifx_dig_top:sv (VST)
	File: /home/student14/ifx_summer_school_2025/source/sv/filter_tb/tb/ifx_dig_top.sv, line 165, position 43
	Decompile: !clk
	Source  :             #(clk_half_per_ps * 1ps) clk = !clk;
	Position:                                            ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.register_block:v (SIG) <0x3081c438>
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.register_block:v (VST)
	File: /home/student14/ifx_summer_school_2025/source/sv/rtl/register_bank.v, line 42, position 11
	Scope: register_block
	Decompile: i
	Source  : 	for (i=0; i< N; i=i+1) begin
	Position: 	          ^
Verilog Syntax Tree: indexed vector type (VST_T_INDEXED_VEC) in module worklib.register_block:v (VST)
	Decompile: int
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.filter:v (SIG) <0x3c1144b1>
	Decompile: filter
Verilog Syntax Tree: if statement (VST_S_IF) in module worklib.filter:v (VST)
	File: /home/student14/ifx_summer_school_2025/source/sv/rtl/filter.v, line 122, position 8
	Scope: filter
	Decompile: ((filter_type_i == 2'b01) & !data_in)
	Source  : 		else if ((filter_type_i == 2'b01) & !data_in)  // rise type filter and input l0w
	Position: 		      ^
Intermediate File: root (IF_ROOT) in module worklib.filter:v (VST)
Verilog Syntax Tree: if statement (VST_S_IF) in module worklib.filter:v (VST)
	File: /home/student14/ifx_summer_school_2025/source/sv/rtl/filter.v, line 126, position 8
	Scope: filter
	Decompile: ((filter_type_i == 2'b10) & data_in)
	Source  : 		else if ((filter_type_i == 2'b10) & data_in)  // fall type filter and input high
	Position: 		      ^
Verilog Syntax Tree: number expression (VST_E_NUMBER) in module worklib.filter:v (VST)
	File: /home/student14/ifx_summer_school_2025/source/sv/rtl/filter.v, line 145, position 18
	Decompile: 1'b0
	Source  : 			in_int_o   <=  1'b0; // 1 clock cycle pulse 	
	Position: 			               ^
Verilog Syntax Tree: plus expression (VST_E_PLUS) in module worklib.register_block:v (VST)
	File: /home/student14/ifx_summer_school_2025/source/sv/rtl/register_bank.v, line 104, position 21
	Decompile: (N + NUM_STATUS_REGS)
	Source  : 		else if (addr_i < N+ NUM_STATUS_REGS)
	Position: 		                   ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.filter:v (VST)
	File: /home/student14/ifx_summer_school_2025/source/sv/rtl/filter.v, line 120, position 38
	Scope: filter
	Decompile: data_out_reg_s
	Source  : 			data_out_reg_s   <=  !data_out_reg_s;
	Position: 			                                   ^
Verilog Syntax Tree: part select expression (VST_E_PART_SELECT) in module worklib.register_block:v (VST)
	File: /home/student14/ifx_summer_school_2025/source/sv/rtl/register_bank.v, line 86, position 50
	Scope: register_block
	Decompile: in_int_padded[(((j + 1) * 8) - 1):(j * 8)]
	Source  : 					INT_STATUS[j]	<= INT_STATUS[j] | in_int_padded[((j+1)*8)-1:j*8]; // set when interrupt pulse 	
	Position: 					             	                               ^
Verilog Syntax Tree: nonblocking assignment statement (VST_S_NONBLOCKING_ASSIGNMENT) in module worklib.register_block:v (VST)
	File: /home/student14/ifx_summer_school_2025/source/sv/rtl/register_bank.v, line 110, position 12
	Scope: register_block
	Decompile: 8'b00000000
	Source  : 			rdata_o <=   8'b0000_0000;
	Position: 			         ^
User Code in function: __gxx_personality_v0 offset 0
Internal Code in function: __gxx_personality_v0 offset 96900648
Verilog Syntax Tree: nonblocking assignment statement (VST_S_NONBLOCKING_ASSIGNMENT) in module worklib.filter:v (VST)
	File: /home/student14/ifx_summer_school_2025/source/sv/rtl/filter.v, line 105, position 23
	Scope: filter
	Decompile: (counter_filter_s - 1)
	Source  : 			counter_filter_s   <= counter_filter_s - 1; // count 
	Position: 			                    ^
Verilog Syntax Tree: nonblocking assignment statement (VST_S_NONBLOCKING_ASSIGNMENT) in module worklib.filter:v (VST)
	File: /home/student14/ifx_summer_school_2025/source/sv/rtl/filter.v, line 128, position 21
	Scope: filter
	Decompile: 1'b1
	Source  : 			data_out_reg_s   <=  1'b1;		
	Position: 			                  ^
Verilog Syntax Tree: if statement (VST_S_IF) in module worklib.filter:v (VST)
	File: /home/student14/ifx_summer_school_2025/source/sv/rtl/filter.v, line 103, position 8
	Scope: filter
	Decompile: (counter_filter_s > 0)
	Source  : 		else if (counter_filter_s > 0)
	Position: 		      ^
Verilog Syntax Tree: number expression (VST_E_NUMBER) in module worklib.register_block:v (VST)
	File: /home/student14/ifx_summer_school_2025/source/sv/rtl/register_bank.v, line 86, position 66
	Decompile: 8
	Source  : 					INT_STATUS[j]	<= INT_STATUS[j] | in_int_padded[((j+1)*8)-1:j*8]; // set when interrupt pulse 	
	Position: 					             	                                               ^
Verilog Syntax Tree: minus expression (VST_E_MINUS) in module worklib.filter:v (VST)
	File: /home/student14/ifx_summer_school_2025/source/sv/rtl/filter.v, line 105, position 42
	Decompile: (counter_filter_s - 1)
	Source  : 			counter_filter_s   <= counter_filter_s - 1; // count 
	Position: 			                                       ^
Verilog Syntax Tree: number expression (VST_E_NUMBER) in module worklib.filter:v (VST)
	File: /home/student14/ifx_summer_school_2025/source/sv/rtl/filter.v, line 105, position 44
	Decompile: 1
	Source  : 			counter_filter_s   <= counter_filter_s - 1; // count 
	Position: 			                                         ^
Verilog Syntax Tree: number expression (VST_E_NUMBER) in module worklib.register_block:v (VST)
	File: /home/student14/ifx_summer_school_2025/source/sv/rtl/register_bank.v, line 86, position 59
	Decompile: 8
	Source  : 					INT_STATUS[j]	<= INT_STATUS[j] | in_int_padded[((j+1)*8)-1:j*8]; // set when interrupt pulse 	
	Position: 					             	                                        ^
Verilog Syntax Tree: plus expression (VST_E_PLUS) in module worklib.register_block:v (VST)
	File: /home/student14/ifx_summer_school_2025/source/sv/rtl/register_bank.v, line 86, position 55
	Decompile: (j + 1)
	Source  : 					INT_STATUS[j]	<= INT_STATUS[j] | in_int_padded[((j+1)*8)-1:j*8]; // set when interrupt pulse 	
	Position: 					             	                                    ^
Verilog Syntax Tree: number expression (VST_E_NUMBER) in module worklib.register_block:v (VST)
	File: /home/student14/ifx_summer_school_2025/source/sv/rtl/register_bank.v, line 86, position 56
	Decompile: 1
	Source  : 					INT_STATUS[j]	<= INT_STATUS[j] | in_int_padded[((j+1)*8)-1:j*8]; // set when interrupt pulse 	
	Position: 					             	                                     ^
User Code in function: <unavailable> offset 47666898
csi-xmsim - CSI: investigation complete took 0.100 secs, send this file to Cadence Support
