Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Mon Nov 25 16:47:54 2024
| Host         : DonGun running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file dma_wrapper_timing_summary_routed.rpt -pb dma_wrapper_timing_summary_routed.pb -rpx dma_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : dma_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   6           
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.873        0.000                      0                11384        0.012        0.000                      0                11384        8.750        0.000                       0                  4365  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.873        0.000                      0                11054        0.012        0.000                      0                11054        8.750        0.000                       0                  4365  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              11.171        0.000                      0                  330        0.494        0.000                      0                  330  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/decimation_filter_1/inst/filtered_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.699ns  (logic 7.633ns (48.621%)  route 8.066ns (51.379%))
  Logic Levels:           24  (CARRY4=16 LUT2=1 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 23.261 - 20.000 ) 
    Source Clock Delay      (SCD):    3.711ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.672     3.711    dma_i/decimation_filter_1/inst/clk
    SLICE_X25Y3          FDCE                                         r  dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDCE (Prop_fdce_C_Q)         0.456     4.167 r  dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/Q
                         net (fo=46, routed)          1.278     5.446    dma_i/decimation_filter_1/inst/sample_accumulator[5]
    SLICE_X15Y3          LUT3 (Prop_lut3_I1_O)        0.152     5.598 r  dma_i/decimation_filter_1/inst/filtered_data[7]_i_18/O
                         net (fo=3, routed)           0.828     6.426    dma_i/decimation_filter_1/inst/filtered_data[7]_i_18_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     7.160 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_195/CO[3]
                         net (fo=1, routed)           0.000     7.160    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_195_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.274    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_172_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     7.388    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_148_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.502    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_118_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.724 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_97/O[0]
                         net (fo=2, routed)           0.797     8.521    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_97_n_7
    SLICE_X13Y4          LUT3 (Prop_lut3_I2_O)        0.324     8.845 r  dma_i/decimation_filter_1/inst/filtered_data[3]_i_57/O
                         net (fo=2, routed)           0.817     9.662    dma_i/decimation_filter_1/inst/filtered_data[3]_i_57_n_0
    SLICE_X13Y5          LUT4 (Prop_lut4_I3_O)        0.332     9.994 r  dma_i/decimation_filter_1/inst/filtered_data[3]_i_61/O
                         net (fo=1, routed)           0.000     9.994    dma_i/decimation_filter_1/inst/filtered_data[3]_i_61_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.526 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.526    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_25_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.640 r  dma_i/decimation_filter_1/inst/filtered_data_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.640    dma_i/decimation_filter_1/inst/filtered_data_reg[7]_i_14_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.754 r  dma_i/decimation_filter_1/inst/filtered_data_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.754    dma_i/decimation_filter_1/inst/filtered_data_reg[11]_i_14_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.067 r  dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_14/O[3]
                         net (fo=2, routed)           0.919    11.986    dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_14_n_4
    SLICE_X19Y6          LUT3 (Prop_lut3_I0_O)        0.331    12.317 r  dma_i/decimation_filter_1/inst/filtered_data[15]_i_7/O
                         net (fo=2, routed)           0.594    12.911    dma_i/decimation_filter_1/inst/filtered_data[15]_i_7_n_0
    SLICE_X19Y7          LUT4 (Prop_lut4_I3_O)        0.332    13.243 r  dma_i/decimation_filter_1/inst/filtered_data[15]_i_11/O
                         net (fo=1, routed)           0.000    13.243    dma_i/decimation_filter_1/inst/filtered_data[15]_i_11_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.775 r  dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.775    dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_2_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.109 r  dma_i/decimation_filter_1/inst/filtered_data_reg[19]_i_2/O[1]
                         net (fo=5, routed)           0.585    14.694    dma_i/decimation_filter_1/inst/filtered_data_reg[19]_i_2_n_6
    SLICE_X20Y7          LUT2 (Prop_lut2_I0_O)        0.303    14.997 r  dma_i/decimation_filter_1/inst/filtered_data[28]_i_72/O
                         net (fo=1, routed)           0.000    14.997    dma_i/decimation_filter_1/inst/filtered_data[28]_i_72_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.510 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.510    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_51_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.729 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_27/O[0]
                         net (fo=3, routed)           1.113    16.842    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_27_n_7
    SLICE_X10Y8          LUT4 (Prop_lut4_I1_O)        0.295    17.137 r  dma_i/decimation_filter_1/inst/filtered_data[28]_i_49/O
                         net (fo=1, routed)           0.000    17.137    dma_i/decimation_filter_1/inst/filtered_data[28]_i_49_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.670 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.670    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_18_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.787 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.787    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_8_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.944 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_4/CO[1]
                         net (fo=29, routed)          1.134    19.078    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_4_n_2
    SLICE_X21Y2          LUT5 (Prop_lut5_I1_O)        0.332    19.410 r  dma_i/decimation_filter_1/inst/filtered_data[2]_i_1/O
                         net (fo=1, routed)           0.000    19.410    dma_i/decimation_filter_1/inst/p_0_in[2]
    SLICE_X21Y2          FDCE                                         r  dma_i/decimation_filter_1/inst/filtered_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.503    23.261    dma_i/decimation_filter_1/inst/clk
    SLICE_X21Y2          FDCE                                         r  dma_i/decimation_filter_1/inst/filtered_data_reg[2]/C
                         clock pessimism              0.296    23.557    
                         clock uncertainty           -0.302    23.255    
    SLICE_X21Y2          FDCE (Setup_fdce_C_D)        0.029    23.284    dma_i/decimation_filter_1/inst/filtered_data_reg[2]
  -------------------------------------------------------------------
                         required time                         23.284    
                         arrival time                         -19.410    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/decimation_filter_1/inst/filtered_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.716ns  (logic 7.633ns (48.569%)  route 8.083ns (51.431%))
  Logic Levels:           24  (CARRY4=16 LUT2=1 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 23.261 - 20.000 ) 
    Source Clock Delay      (SCD):    3.711ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.672     3.711    dma_i/decimation_filter_1/inst/clk
    SLICE_X25Y3          FDCE                                         r  dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDCE (Prop_fdce_C_Q)         0.456     4.167 r  dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/Q
                         net (fo=46, routed)          1.278     5.446    dma_i/decimation_filter_1/inst/sample_accumulator[5]
    SLICE_X15Y3          LUT3 (Prop_lut3_I1_O)        0.152     5.598 r  dma_i/decimation_filter_1/inst/filtered_data[7]_i_18/O
                         net (fo=3, routed)           0.828     6.426    dma_i/decimation_filter_1/inst/filtered_data[7]_i_18_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     7.160 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_195/CO[3]
                         net (fo=1, routed)           0.000     7.160    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_195_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.274    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_172_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     7.388    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_148_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.502    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_118_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.724 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_97/O[0]
                         net (fo=2, routed)           0.797     8.521    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_97_n_7
    SLICE_X13Y4          LUT3 (Prop_lut3_I2_O)        0.324     8.845 r  dma_i/decimation_filter_1/inst/filtered_data[3]_i_57/O
                         net (fo=2, routed)           0.817     9.662    dma_i/decimation_filter_1/inst/filtered_data[3]_i_57_n_0
    SLICE_X13Y5          LUT4 (Prop_lut4_I3_O)        0.332     9.994 r  dma_i/decimation_filter_1/inst/filtered_data[3]_i_61/O
                         net (fo=1, routed)           0.000     9.994    dma_i/decimation_filter_1/inst/filtered_data[3]_i_61_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.526 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.526    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_25_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.640 r  dma_i/decimation_filter_1/inst/filtered_data_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.640    dma_i/decimation_filter_1/inst/filtered_data_reg[7]_i_14_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.754 r  dma_i/decimation_filter_1/inst/filtered_data_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.754    dma_i/decimation_filter_1/inst/filtered_data_reg[11]_i_14_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.067 r  dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_14/O[3]
                         net (fo=2, routed)           0.919    11.986    dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_14_n_4
    SLICE_X19Y6          LUT3 (Prop_lut3_I0_O)        0.331    12.317 r  dma_i/decimation_filter_1/inst/filtered_data[15]_i_7/O
                         net (fo=2, routed)           0.594    12.911    dma_i/decimation_filter_1/inst/filtered_data[15]_i_7_n_0
    SLICE_X19Y7          LUT4 (Prop_lut4_I3_O)        0.332    13.243 r  dma_i/decimation_filter_1/inst/filtered_data[15]_i_11/O
                         net (fo=1, routed)           0.000    13.243    dma_i/decimation_filter_1/inst/filtered_data[15]_i_11_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.775 r  dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.775    dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_2_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.109 r  dma_i/decimation_filter_1/inst/filtered_data_reg[19]_i_2/O[1]
                         net (fo=5, routed)           0.585    14.694    dma_i/decimation_filter_1/inst/filtered_data_reg[19]_i_2_n_6
    SLICE_X20Y7          LUT2 (Prop_lut2_I0_O)        0.303    14.997 r  dma_i/decimation_filter_1/inst/filtered_data[28]_i_72/O
                         net (fo=1, routed)           0.000    14.997    dma_i/decimation_filter_1/inst/filtered_data[28]_i_72_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.510 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.510    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_51_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.729 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_27/O[0]
                         net (fo=3, routed)           1.113    16.842    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_27_n_7
    SLICE_X10Y8          LUT4 (Prop_lut4_I1_O)        0.295    17.137 r  dma_i/decimation_filter_1/inst/filtered_data[28]_i_49/O
                         net (fo=1, routed)           0.000    17.137    dma_i/decimation_filter_1/inst/filtered_data[28]_i_49_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.670 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.670    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_18_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.787 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.787    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_8_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.944 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_4/CO[1]
                         net (fo=29, routed)          1.151    19.095    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_4_n_2
    SLICE_X20Y2          LUT5 (Prop_lut5_I1_O)        0.332    19.427 r  dma_i/decimation_filter_1/inst/filtered_data[6]_i_1/O
                         net (fo=1, routed)           0.000    19.427    dma_i/decimation_filter_1/inst/p_0_in[6]
    SLICE_X20Y2          FDCE                                         r  dma_i/decimation_filter_1/inst/filtered_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.503    23.261    dma_i/decimation_filter_1/inst/clk
    SLICE_X20Y2          FDCE                                         r  dma_i/decimation_filter_1/inst/filtered_data_reg[6]/C
                         clock pessimism              0.296    23.557    
                         clock uncertainty           -0.302    23.255    
    SLICE_X20Y2          FDCE (Setup_fdce_C_D)        0.079    23.334    dma_i/decimation_filter_1/inst/filtered_data_reg[6]
  -------------------------------------------------------------------
                         required time                         23.334    
                         arrival time                         -19.427    
  -------------------------------------------------------------------
                         slack                                  3.906    

Slack (MET) :             3.916ns  (required time - arrival time)
  Source:                 dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/decimation_filter_1/inst/filtered_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.706ns  (logic 7.633ns (48.599%)  route 8.073ns (51.401%))
  Logic Levels:           24  (CARRY4=16 LUT2=1 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 23.261 - 20.000 ) 
    Source Clock Delay      (SCD):    3.711ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.672     3.711    dma_i/decimation_filter_1/inst/clk
    SLICE_X25Y3          FDCE                                         r  dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDCE (Prop_fdce_C_Q)         0.456     4.167 r  dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/Q
                         net (fo=46, routed)          1.278     5.446    dma_i/decimation_filter_1/inst/sample_accumulator[5]
    SLICE_X15Y3          LUT3 (Prop_lut3_I1_O)        0.152     5.598 r  dma_i/decimation_filter_1/inst/filtered_data[7]_i_18/O
                         net (fo=3, routed)           0.828     6.426    dma_i/decimation_filter_1/inst/filtered_data[7]_i_18_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     7.160 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_195/CO[3]
                         net (fo=1, routed)           0.000     7.160    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_195_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.274    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_172_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     7.388    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_148_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.502    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_118_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.724 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_97/O[0]
                         net (fo=2, routed)           0.797     8.521    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_97_n_7
    SLICE_X13Y4          LUT3 (Prop_lut3_I2_O)        0.324     8.845 r  dma_i/decimation_filter_1/inst/filtered_data[3]_i_57/O
                         net (fo=2, routed)           0.817     9.662    dma_i/decimation_filter_1/inst/filtered_data[3]_i_57_n_0
    SLICE_X13Y5          LUT4 (Prop_lut4_I3_O)        0.332     9.994 r  dma_i/decimation_filter_1/inst/filtered_data[3]_i_61/O
                         net (fo=1, routed)           0.000     9.994    dma_i/decimation_filter_1/inst/filtered_data[3]_i_61_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.526 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.526    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_25_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.640 r  dma_i/decimation_filter_1/inst/filtered_data_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.640    dma_i/decimation_filter_1/inst/filtered_data_reg[7]_i_14_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.754 r  dma_i/decimation_filter_1/inst/filtered_data_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.754    dma_i/decimation_filter_1/inst/filtered_data_reg[11]_i_14_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.067 r  dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_14/O[3]
                         net (fo=2, routed)           0.919    11.986    dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_14_n_4
    SLICE_X19Y6          LUT3 (Prop_lut3_I0_O)        0.331    12.317 r  dma_i/decimation_filter_1/inst/filtered_data[15]_i_7/O
                         net (fo=2, routed)           0.594    12.911    dma_i/decimation_filter_1/inst/filtered_data[15]_i_7_n_0
    SLICE_X19Y7          LUT4 (Prop_lut4_I3_O)        0.332    13.243 r  dma_i/decimation_filter_1/inst/filtered_data[15]_i_11/O
                         net (fo=1, routed)           0.000    13.243    dma_i/decimation_filter_1/inst/filtered_data[15]_i_11_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.775 r  dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.775    dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_2_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.109 r  dma_i/decimation_filter_1/inst/filtered_data_reg[19]_i_2/O[1]
                         net (fo=5, routed)           0.585    14.694    dma_i/decimation_filter_1/inst/filtered_data_reg[19]_i_2_n_6
    SLICE_X20Y7          LUT2 (Prop_lut2_I0_O)        0.303    14.997 r  dma_i/decimation_filter_1/inst/filtered_data[28]_i_72/O
                         net (fo=1, routed)           0.000    14.997    dma_i/decimation_filter_1/inst/filtered_data[28]_i_72_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.510 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.510    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_51_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.729 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_27/O[0]
                         net (fo=3, routed)           1.113    16.842    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_27_n_7
    SLICE_X10Y8          LUT4 (Prop_lut4_I1_O)        0.295    17.137 r  dma_i/decimation_filter_1/inst/filtered_data[28]_i_49/O
                         net (fo=1, routed)           0.000    17.137    dma_i/decimation_filter_1/inst/filtered_data[28]_i_49_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.670 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.670    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_18_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.787 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.787    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_8_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.944 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_4/CO[1]
                         net (fo=29, routed)          1.141    19.085    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_4_n_2
    SLICE_X20Y2          LUT5 (Prop_lut5_I1_O)        0.332    19.417 r  dma_i/decimation_filter_1/inst/filtered_data[5]_i_1/O
                         net (fo=1, routed)           0.000    19.417    dma_i/decimation_filter_1/inst/p_0_in[5]
    SLICE_X20Y2          FDCE                                         r  dma_i/decimation_filter_1/inst/filtered_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.503    23.261    dma_i/decimation_filter_1/inst/clk
    SLICE_X20Y2          FDCE                                         r  dma_i/decimation_filter_1/inst/filtered_data_reg[5]/C
                         clock pessimism              0.296    23.557    
                         clock uncertainty           -0.302    23.255    
    SLICE_X20Y2          FDCE (Setup_fdce_C_D)        0.079    23.334    dma_i/decimation_filter_1/inst/filtered_data_reg[5]
  -------------------------------------------------------------------
                         required time                         23.334    
                         arrival time                         -19.417    
  -------------------------------------------------------------------
                         slack                                  3.916    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/decimation_filter_1/inst/filtered_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.783ns  (logic 7.633ns (48.363%)  route 8.150ns (51.637%))
  Logic Levels:           24  (CARRY4=16 LUT2=1 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.256ns = ( 23.256 - 20.000 ) 
    Source Clock Delay      (SCD):    3.711ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.672     3.711    dma_i/decimation_filter_1/inst/clk
    SLICE_X25Y3          FDCE                                         r  dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDCE (Prop_fdce_C_Q)         0.456     4.167 r  dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/Q
                         net (fo=46, routed)          1.278     5.446    dma_i/decimation_filter_1/inst/sample_accumulator[5]
    SLICE_X15Y3          LUT3 (Prop_lut3_I1_O)        0.152     5.598 r  dma_i/decimation_filter_1/inst/filtered_data[7]_i_18/O
                         net (fo=3, routed)           0.828     6.426    dma_i/decimation_filter_1/inst/filtered_data[7]_i_18_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     7.160 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_195/CO[3]
                         net (fo=1, routed)           0.000     7.160    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_195_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.274    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_172_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     7.388    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_148_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.502    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_118_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.724 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_97/O[0]
                         net (fo=2, routed)           0.797     8.521    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_97_n_7
    SLICE_X13Y4          LUT3 (Prop_lut3_I2_O)        0.324     8.845 r  dma_i/decimation_filter_1/inst/filtered_data[3]_i_57/O
                         net (fo=2, routed)           0.817     9.662    dma_i/decimation_filter_1/inst/filtered_data[3]_i_57_n_0
    SLICE_X13Y5          LUT4 (Prop_lut4_I3_O)        0.332     9.994 r  dma_i/decimation_filter_1/inst/filtered_data[3]_i_61/O
                         net (fo=1, routed)           0.000     9.994    dma_i/decimation_filter_1/inst/filtered_data[3]_i_61_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.526 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.526    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_25_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.640 r  dma_i/decimation_filter_1/inst/filtered_data_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.640    dma_i/decimation_filter_1/inst/filtered_data_reg[7]_i_14_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.754 r  dma_i/decimation_filter_1/inst/filtered_data_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.754    dma_i/decimation_filter_1/inst/filtered_data_reg[11]_i_14_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.067 r  dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_14/O[3]
                         net (fo=2, routed)           0.919    11.986    dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_14_n_4
    SLICE_X19Y6          LUT3 (Prop_lut3_I0_O)        0.331    12.317 r  dma_i/decimation_filter_1/inst/filtered_data[15]_i_7/O
                         net (fo=2, routed)           0.594    12.911    dma_i/decimation_filter_1/inst/filtered_data[15]_i_7_n_0
    SLICE_X19Y7          LUT4 (Prop_lut4_I3_O)        0.332    13.243 r  dma_i/decimation_filter_1/inst/filtered_data[15]_i_11/O
                         net (fo=1, routed)           0.000    13.243    dma_i/decimation_filter_1/inst/filtered_data[15]_i_11_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.775 r  dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.775    dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_2_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.109 r  dma_i/decimation_filter_1/inst/filtered_data_reg[19]_i_2/O[1]
                         net (fo=5, routed)           0.585    14.694    dma_i/decimation_filter_1/inst/filtered_data_reg[19]_i_2_n_6
    SLICE_X20Y7          LUT2 (Prop_lut2_I0_O)        0.303    14.997 r  dma_i/decimation_filter_1/inst/filtered_data[28]_i_72/O
                         net (fo=1, routed)           0.000    14.997    dma_i/decimation_filter_1/inst/filtered_data[28]_i_72_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.510 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.510    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_51_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.729 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_27/O[0]
                         net (fo=3, routed)           1.113    16.842    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_27_n_7
    SLICE_X10Y8          LUT4 (Prop_lut4_I1_O)        0.295    17.137 r  dma_i/decimation_filter_1/inst/filtered_data[28]_i_49/O
                         net (fo=1, routed)           0.000    17.137    dma_i/decimation_filter_1/inst/filtered_data[28]_i_49_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.670 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.670    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_18_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.787 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.787    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_8_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.944 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_4/CO[1]
                         net (fo=29, routed)          1.218    19.162    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_4_n_2
    SLICE_X22Y3          LUT5 (Prop_lut5_I1_O)        0.332    19.494 r  dma_i/decimation_filter_1/inst/filtered_data[1]_i_1/O
                         net (fo=1, routed)           0.000    19.494    dma_i/decimation_filter_1/inst/p_0_in[1]
    SLICE_X22Y3          FDCE                                         r  dma_i/decimation_filter_1/inst/filtered_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.498    23.256    dma_i/decimation_filter_1/inst/clk
    SLICE_X22Y3          FDCE                                         r  dma_i/decimation_filter_1/inst/filtered_data_reg[1]/C
                         clock pessimism              0.431    23.686    
                         clock uncertainty           -0.302    23.384    
    SLICE_X22Y3          FDCE (Setup_fdce_C_D)        0.029    23.413    dma_i/decimation_filter_1/inst/filtered_data_reg[1]
  -------------------------------------------------------------------
                         required time                         23.413    
                         arrival time                         -19.494    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             3.931ns  (required time - arrival time)
  Source:                 dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/decimation_filter_1/inst/filtered_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.690ns  (logic 7.633ns (48.650%)  route 8.057ns (51.350%))
  Logic Levels:           24  (CARRY4=16 LUT2=1 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 23.261 - 20.000 ) 
    Source Clock Delay      (SCD):    3.711ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.672     3.711    dma_i/decimation_filter_1/inst/clk
    SLICE_X25Y3          FDCE                                         r  dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDCE (Prop_fdce_C_Q)         0.456     4.167 r  dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/Q
                         net (fo=46, routed)          1.278     5.446    dma_i/decimation_filter_1/inst/sample_accumulator[5]
    SLICE_X15Y3          LUT3 (Prop_lut3_I1_O)        0.152     5.598 r  dma_i/decimation_filter_1/inst/filtered_data[7]_i_18/O
                         net (fo=3, routed)           0.828     6.426    dma_i/decimation_filter_1/inst/filtered_data[7]_i_18_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     7.160 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_195/CO[3]
                         net (fo=1, routed)           0.000     7.160    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_195_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.274    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_172_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     7.388    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_148_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.502    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_118_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.724 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_97/O[0]
                         net (fo=2, routed)           0.797     8.521    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_97_n_7
    SLICE_X13Y4          LUT3 (Prop_lut3_I2_O)        0.324     8.845 r  dma_i/decimation_filter_1/inst/filtered_data[3]_i_57/O
                         net (fo=2, routed)           0.817     9.662    dma_i/decimation_filter_1/inst/filtered_data[3]_i_57_n_0
    SLICE_X13Y5          LUT4 (Prop_lut4_I3_O)        0.332     9.994 r  dma_i/decimation_filter_1/inst/filtered_data[3]_i_61/O
                         net (fo=1, routed)           0.000     9.994    dma_i/decimation_filter_1/inst/filtered_data[3]_i_61_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.526 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.526    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_25_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.640 r  dma_i/decimation_filter_1/inst/filtered_data_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.640    dma_i/decimation_filter_1/inst/filtered_data_reg[7]_i_14_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.754 r  dma_i/decimation_filter_1/inst/filtered_data_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.754    dma_i/decimation_filter_1/inst/filtered_data_reg[11]_i_14_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.067 r  dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_14/O[3]
                         net (fo=2, routed)           0.919    11.986    dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_14_n_4
    SLICE_X19Y6          LUT3 (Prop_lut3_I0_O)        0.331    12.317 r  dma_i/decimation_filter_1/inst/filtered_data[15]_i_7/O
                         net (fo=2, routed)           0.594    12.911    dma_i/decimation_filter_1/inst/filtered_data[15]_i_7_n_0
    SLICE_X19Y7          LUT4 (Prop_lut4_I3_O)        0.332    13.243 r  dma_i/decimation_filter_1/inst/filtered_data[15]_i_11/O
                         net (fo=1, routed)           0.000    13.243    dma_i/decimation_filter_1/inst/filtered_data[15]_i_11_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.775 r  dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.775    dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_2_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.109 r  dma_i/decimation_filter_1/inst/filtered_data_reg[19]_i_2/O[1]
                         net (fo=5, routed)           0.585    14.694    dma_i/decimation_filter_1/inst/filtered_data_reg[19]_i_2_n_6
    SLICE_X20Y7          LUT2 (Prop_lut2_I0_O)        0.303    14.997 r  dma_i/decimation_filter_1/inst/filtered_data[28]_i_72/O
                         net (fo=1, routed)           0.000    14.997    dma_i/decimation_filter_1/inst/filtered_data[28]_i_72_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.510 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.510    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_51_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.729 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_27/O[0]
                         net (fo=3, routed)           1.113    16.842    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_27_n_7
    SLICE_X10Y8          LUT4 (Prop_lut4_I1_O)        0.295    17.137 r  dma_i/decimation_filter_1/inst/filtered_data[28]_i_49/O
                         net (fo=1, routed)           0.000    17.137    dma_i/decimation_filter_1/inst/filtered_data[28]_i_49_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.670 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.670    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_18_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.787 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.787    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_8_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.944 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_4/CO[1]
                         net (fo=29, routed)          1.125    19.069    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_4_n_2
    SLICE_X16Y4          LUT5 (Prop_lut5_I1_O)        0.332    19.401 r  dma_i/decimation_filter_1/inst/filtered_data[9]_i_1/O
                         net (fo=1, routed)           0.000    19.401    dma_i/decimation_filter_1/inst/p_0_in[9]
    SLICE_X16Y4          FDCE                                         r  dma_i/decimation_filter_1/inst/filtered_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.503    23.261    dma_i/decimation_filter_1/inst/clk
    SLICE_X16Y4          FDCE                                         r  dma_i/decimation_filter_1/inst/filtered_data_reg[9]/C
                         clock pessimism              0.296    23.557    
                         clock uncertainty           -0.302    23.255    
    SLICE_X16Y4          FDCE (Setup_fdce_C_D)        0.077    23.332    dma_i/decimation_filter_1/inst/filtered_data_reg[9]
  -------------------------------------------------------------------
                         required time                         23.332    
                         arrival time                         -19.401    
  -------------------------------------------------------------------
                         slack                                  3.931    

Slack (MET) :             3.940ns  (required time - arrival time)
  Source:                 dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/decimation_filter_1/inst/filtered_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.684ns  (logic 7.633ns (48.667%)  route 8.051ns (51.333%))
  Logic Levels:           24  (CARRY4=16 LUT2=1 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 23.261 - 20.000 ) 
    Source Clock Delay      (SCD):    3.711ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.672     3.711    dma_i/decimation_filter_1/inst/clk
    SLICE_X25Y3          FDCE                                         r  dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDCE (Prop_fdce_C_Q)         0.456     4.167 r  dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/Q
                         net (fo=46, routed)          1.278     5.446    dma_i/decimation_filter_1/inst/sample_accumulator[5]
    SLICE_X15Y3          LUT3 (Prop_lut3_I1_O)        0.152     5.598 r  dma_i/decimation_filter_1/inst/filtered_data[7]_i_18/O
                         net (fo=3, routed)           0.828     6.426    dma_i/decimation_filter_1/inst/filtered_data[7]_i_18_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     7.160 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_195/CO[3]
                         net (fo=1, routed)           0.000     7.160    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_195_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.274    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_172_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     7.388    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_148_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.502    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_118_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.724 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_97/O[0]
                         net (fo=2, routed)           0.797     8.521    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_97_n_7
    SLICE_X13Y4          LUT3 (Prop_lut3_I2_O)        0.324     8.845 r  dma_i/decimation_filter_1/inst/filtered_data[3]_i_57/O
                         net (fo=2, routed)           0.817     9.662    dma_i/decimation_filter_1/inst/filtered_data[3]_i_57_n_0
    SLICE_X13Y5          LUT4 (Prop_lut4_I3_O)        0.332     9.994 r  dma_i/decimation_filter_1/inst/filtered_data[3]_i_61/O
                         net (fo=1, routed)           0.000     9.994    dma_i/decimation_filter_1/inst/filtered_data[3]_i_61_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.526 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.526    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_25_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.640 r  dma_i/decimation_filter_1/inst/filtered_data_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.640    dma_i/decimation_filter_1/inst/filtered_data_reg[7]_i_14_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.754 r  dma_i/decimation_filter_1/inst/filtered_data_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.754    dma_i/decimation_filter_1/inst/filtered_data_reg[11]_i_14_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.067 r  dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_14/O[3]
                         net (fo=2, routed)           0.919    11.986    dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_14_n_4
    SLICE_X19Y6          LUT3 (Prop_lut3_I0_O)        0.331    12.317 r  dma_i/decimation_filter_1/inst/filtered_data[15]_i_7/O
                         net (fo=2, routed)           0.594    12.911    dma_i/decimation_filter_1/inst/filtered_data[15]_i_7_n_0
    SLICE_X19Y7          LUT4 (Prop_lut4_I3_O)        0.332    13.243 r  dma_i/decimation_filter_1/inst/filtered_data[15]_i_11/O
                         net (fo=1, routed)           0.000    13.243    dma_i/decimation_filter_1/inst/filtered_data[15]_i_11_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.775 r  dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.775    dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_2_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.109 r  dma_i/decimation_filter_1/inst/filtered_data_reg[19]_i_2/O[1]
                         net (fo=5, routed)           0.585    14.694    dma_i/decimation_filter_1/inst/filtered_data_reg[19]_i_2_n_6
    SLICE_X20Y7          LUT2 (Prop_lut2_I0_O)        0.303    14.997 r  dma_i/decimation_filter_1/inst/filtered_data[28]_i_72/O
                         net (fo=1, routed)           0.000    14.997    dma_i/decimation_filter_1/inst/filtered_data[28]_i_72_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.510 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.510    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_51_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.729 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_27/O[0]
                         net (fo=3, routed)           1.113    16.842    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_27_n_7
    SLICE_X10Y8          LUT4 (Prop_lut4_I1_O)        0.295    17.137 r  dma_i/decimation_filter_1/inst/filtered_data[28]_i_49/O
                         net (fo=1, routed)           0.000    17.137    dma_i/decimation_filter_1/inst/filtered_data[28]_i_49_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.670 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.670    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_18_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.787 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.787    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_8_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.944 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_4/CO[1]
                         net (fo=29, routed)          1.119    19.063    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_4_n_2
    SLICE_X20Y2          LUT5 (Prop_lut5_I1_O)        0.332    19.395 r  dma_i/decimation_filter_1/inst/filtered_data[10]_i_1/O
                         net (fo=1, routed)           0.000    19.395    dma_i/decimation_filter_1/inst/p_0_in[10]
    SLICE_X20Y2          FDCE                                         r  dma_i/decimation_filter_1/inst/filtered_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.503    23.261    dma_i/decimation_filter_1/inst/clk
    SLICE_X20Y2          FDCE                                         r  dma_i/decimation_filter_1/inst/filtered_data_reg[10]/C
                         clock pessimism              0.296    23.557    
                         clock uncertainty           -0.302    23.255    
    SLICE_X20Y2          FDCE (Setup_fdce_C_D)        0.081    23.336    dma_i/decimation_filter_1/inst/filtered_data_reg[10]
  -------------------------------------------------------------------
                         required time                         23.336    
                         arrival time                         -19.395    
  -------------------------------------------------------------------
                         slack                                  3.940    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/decimation_filter_1/inst/filtered_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.735ns  (logic 7.633ns (48.511%)  route 8.102ns (51.489%))
  Logic Levels:           24  (CARRY4=16 LUT2=1 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 23.255 - 20.000 ) 
    Source Clock Delay      (SCD):    3.711ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.672     3.711    dma_i/decimation_filter_1/inst/clk
    SLICE_X25Y3          FDCE                                         r  dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDCE (Prop_fdce_C_Q)         0.456     4.167 r  dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/Q
                         net (fo=46, routed)          1.278     5.446    dma_i/decimation_filter_1/inst/sample_accumulator[5]
    SLICE_X15Y3          LUT3 (Prop_lut3_I1_O)        0.152     5.598 r  dma_i/decimation_filter_1/inst/filtered_data[7]_i_18/O
                         net (fo=3, routed)           0.828     6.426    dma_i/decimation_filter_1/inst/filtered_data[7]_i_18_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     7.160 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_195/CO[3]
                         net (fo=1, routed)           0.000     7.160    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_195_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.274    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_172_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     7.388    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_148_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.502    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_118_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.724 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_97/O[0]
                         net (fo=2, routed)           0.797     8.521    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_97_n_7
    SLICE_X13Y4          LUT3 (Prop_lut3_I2_O)        0.324     8.845 r  dma_i/decimation_filter_1/inst/filtered_data[3]_i_57/O
                         net (fo=2, routed)           0.817     9.662    dma_i/decimation_filter_1/inst/filtered_data[3]_i_57_n_0
    SLICE_X13Y5          LUT4 (Prop_lut4_I3_O)        0.332     9.994 r  dma_i/decimation_filter_1/inst/filtered_data[3]_i_61/O
                         net (fo=1, routed)           0.000     9.994    dma_i/decimation_filter_1/inst/filtered_data[3]_i_61_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.526 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.526    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_25_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.640 r  dma_i/decimation_filter_1/inst/filtered_data_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.640    dma_i/decimation_filter_1/inst/filtered_data_reg[7]_i_14_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.754 r  dma_i/decimation_filter_1/inst/filtered_data_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.754    dma_i/decimation_filter_1/inst/filtered_data_reg[11]_i_14_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.067 r  dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_14/O[3]
                         net (fo=2, routed)           0.919    11.986    dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_14_n_4
    SLICE_X19Y6          LUT3 (Prop_lut3_I0_O)        0.331    12.317 r  dma_i/decimation_filter_1/inst/filtered_data[15]_i_7/O
                         net (fo=2, routed)           0.594    12.911    dma_i/decimation_filter_1/inst/filtered_data[15]_i_7_n_0
    SLICE_X19Y7          LUT4 (Prop_lut4_I3_O)        0.332    13.243 r  dma_i/decimation_filter_1/inst/filtered_data[15]_i_11/O
                         net (fo=1, routed)           0.000    13.243    dma_i/decimation_filter_1/inst/filtered_data[15]_i_11_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.775 r  dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.775    dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_2_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.109 r  dma_i/decimation_filter_1/inst/filtered_data_reg[19]_i_2/O[1]
                         net (fo=5, routed)           0.585    14.694    dma_i/decimation_filter_1/inst/filtered_data_reg[19]_i_2_n_6
    SLICE_X20Y7          LUT2 (Prop_lut2_I0_O)        0.303    14.997 r  dma_i/decimation_filter_1/inst/filtered_data[28]_i_72/O
                         net (fo=1, routed)           0.000    14.997    dma_i/decimation_filter_1/inst/filtered_data[28]_i_72_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.510 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.510    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_51_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.729 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_27/O[0]
                         net (fo=3, routed)           1.113    16.842    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_27_n_7
    SLICE_X10Y8          LUT4 (Prop_lut4_I1_O)        0.295    17.137 r  dma_i/decimation_filter_1/inst/filtered_data[28]_i_49/O
                         net (fo=1, routed)           0.000    17.137    dma_i/decimation_filter_1/inst/filtered_data[28]_i_49_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.670 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.670    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_18_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.787 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.787    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_8_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.944 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_4/CO[1]
                         net (fo=29, routed)          1.170    19.114    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_4_n_2
    SLICE_X22Y8          LUT5 (Prop_lut5_I1_O)        0.332    19.446 r  dma_i/decimation_filter_1/inst/filtered_data[24]_i_1/O
                         net (fo=1, routed)           0.000    19.446    dma_i/decimation_filter_1/inst/p_0_in[24]
    SLICE_X22Y8          FDCE                                         r  dma_i/decimation_filter_1/inst/filtered_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.497    23.255    dma_i/decimation_filter_1/inst/clk
    SLICE_X22Y8          FDCE                                         r  dma_i/decimation_filter_1/inst/filtered_data_reg[24]/C
                         clock pessimism              0.431    23.685    
                         clock uncertainty           -0.302    23.383    
    SLICE_X22Y8          FDCE (Setup_fdce_C_D)        0.032    23.415    dma_i/decimation_filter_1/inst/filtered_data_reg[24]
  -------------------------------------------------------------------
                         required time                         23.415    
                         arrival time                         -19.446    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.974ns  (required time - arrival time)
  Source:                 dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/decimation_filter_1/inst/filtered_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.730ns  (logic 7.633ns (48.524%)  route 8.097ns (51.476%))
  Logic Levels:           24  (CARRY4=16 LUT2=1 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.256ns = ( 23.256 - 20.000 ) 
    Source Clock Delay      (SCD):    3.711ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.672     3.711    dma_i/decimation_filter_1/inst/clk
    SLICE_X25Y3          FDCE                                         r  dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDCE (Prop_fdce_C_Q)         0.456     4.167 r  dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/Q
                         net (fo=46, routed)          1.278     5.446    dma_i/decimation_filter_1/inst/sample_accumulator[5]
    SLICE_X15Y3          LUT3 (Prop_lut3_I1_O)        0.152     5.598 r  dma_i/decimation_filter_1/inst/filtered_data[7]_i_18/O
                         net (fo=3, routed)           0.828     6.426    dma_i/decimation_filter_1/inst/filtered_data[7]_i_18_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     7.160 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_195/CO[3]
                         net (fo=1, routed)           0.000     7.160    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_195_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.274    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_172_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     7.388    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_148_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.502    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_118_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.724 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_97/O[0]
                         net (fo=2, routed)           0.797     8.521    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_97_n_7
    SLICE_X13Y4          LUT3 (Prop_lut3_I2_O)        0.324     8.845 r  dma_i/decimation_filter_1/inst/filtered_data[3]_i_57/O
                         net (fo=2, routed)           0.817     9.662    dma_i/decimation_filter_1/inst/filtered_data[3]_i_57_n_0
    SLICE_X13Y5          LUT4 (Prop_lut4_I3_O)        0.332     9.994 r  dma_i/decimation_filter_1/inst/filtered_data[3]_i_61/O
                         net (fo=1, routed)           0.000     9.994    dma_i/decimation_filter_1/inst/filtered_data[3]_i_61_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.526 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.526    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_25_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.640 r  dma_i/decimation_filter_1/inst/filtered_data_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.640    dma_i/decimation_filter_1/inst/filtered_data_reg[7]_i_14_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.754 r  dma_i/decimation_filter_1/inst/filtered_data_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.754    dma_i/decimation_filter_1/inst/filtered_data_reg[11]_i_14_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.067 r  dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_14/O[3]
                         net (fo=2, routed)           0.919    11.986    dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_14_n_4
    SLICE_X19Y6          LUT3 (Prop_lut3_I0_O)        0.331    12.317 r  dma_i/decimation_filter_1/inst/filtered_data[15]_i_7/O
                         net (fo=2, routed)           0.594    12.911    dma_i/decimation_filter_1/inst/filtered_data[15]_i_7_n_0
    SLICE_X19Y7          LUT4 (Prop_lut4_I3_O)        0.332    13.243 r  dma_i/decimation_filter_1/inst/filtered_data[15]_i_11/O
                         net (fo=1, routed)           0.000    13.243    dma_i/decimation_filter_1/inst/filtered_data[15]_i_11_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.775 r  dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.775    dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_2_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.109 r  dma_i/decimation_filter_1/inst/filtered_data_reg[19]_i_2/O[1]
                         net (fo=5, routed)           0.585    14.694    dma_i/decimation_filter_1/inst/filtered_data_reg[19]_i_2_n_6
    SLICE_X20Y7          LUT2 (Prop_lut2_I0_O)        0.303    14.997 r  dma_i/decimation_filter_1/inst/filtered_data[28]_i_72/O
                         net (fo=1, routed)           0.000    14.997    dma_i/decimation_filter_1/inst/filtered_data[28]_i_72_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.510 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.510    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_51_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.729 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_27/O[0]
                         net (fo=3, routed)           1.113    16.842    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_27_n_7
    SLICE_X10Y8          LUT4 (Prop_lut4_I1_O)        0.295    17.137 r  dma_i/decimation_filter_1/inst/filtered_data[28]_i_49/O
                         net (fo=1, routed)           0.000    17.137    dma_i/decimation_filter_1/inst/filtered_data[28]_i_49_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.670 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.670    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_18_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.787 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.787    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_8_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.944 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_4/CO[1]
                         net (fo=29, routed)          1.165    19.110    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_4_n_2
    SLICE_X22Y4          LUT5 (Prop_lut5_I1_O)        0.332    19.442 r  dma_i/decimation_filter_1/inst/filtered_data[7]_i_1/O
                         net (fo=1, routed)           0.000    19.442    dma_i/decimation_filter_1/inst/p_0_in[7]
    SLICE_X22Y4          FDCE                                         r  dma_i/decimation_filter_1/inst/filtered_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.498    23.256    dma_i/decimation_filter_1/inst/clk
    SLICE_X22Y4          FDCE                                         r  dma_i/decimation_filter_1/inst/filtered_data_reg[7]/C
                         clock pessimism              0.431    23.686    
                         clock uncertainty           -0.302    23.384    
    SLICE_X22Y4          FDCE (Setup_fdce_C_D)        0.031    23.415    dma_i/decimation_filter_1/inst/filtered_data_reg[7]
  -------------------------------------------------------------------
                         required time                         23.415    
                         arrival time                         -19.442    
  -------------------------------------------------------------------
                         slack                                  3.974    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/decimation_filter_1/inst/filtered_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.700ns  (logic 7.633ns (48.616%)  route 8.067ns (51.384%))
  Logic Levels:           24  (CARRY4=16 LUT2=1 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.256ns = ( 23.256 - 20.000 ) 
    Source Clock Delay      (SCD):    3.711ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.672     3.711    dma_i/decimation_filter_1/inst/clk
    SLICE_X25Y3          FDCE                                         r  dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDCE (Prop_fdce_C_Q)         0.456     4.167 r  dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/Q
                         net (fo=46, routed)          1.278     5.446    dma_i/decimation_filter_1/inst/sample_accumulator[5]
    SLICE_X15Y3          LUT3 (Prop_lut3_I1_O)        0.152     5.598 r  dma_i/decimation_filter_1/inst/filtered_data[7]_i_18/O
                         net (fo=3, routed)           0.828     6.426    dma_i/decimation_filter_1/inst/filtered_data[7]_i_18_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     7.160 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_195/CO[3]
                         net (fo=1, routed)           0.000     7.160    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_195_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.274    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_172_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     7.388    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_148_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.502    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_118_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.724 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_97/O[0]
                         net (fo=2, routed)           0.797     8.521    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_97_n_7
    SLICE_X13Y4          LUT3 (Prop_lut3_I2_O)        0.324     8.845 r  dma_i/decimation_filter_1/inst/filtered_data[3]_i_57/O
                         net (fo=2, routed)           0.817     9.662    dma_i/decimation_filter_1/inst/filtered_data[3]_i_57_n_0
    SLICE_X13Y5          LUT4 (Prop_lut4_I3_O)        0.332     9.994 r  dma_i/decimation_filter_1/inst/filtered_data[3]_i_61/O
                         net (fo=1, routed)           0.000     9.994    dma_i/decimation_filter_1/inst/filtered_data[3]_i_61_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.526 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.526    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_25_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.640 r  dma_i/decimation_filter_1/inst/filtered_data_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.640    dma_i/decimation_filter_1/inst/filtered_data_reg[7]_i_14_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.754 r  dma_i/decimation_filter_1/inst/filtered_data_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.754    dma_i/decimation_filter_1/inst/filtered_data_reg[11]_i_14_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.067 r  dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_14/O[3]
                         net (fo=2, routed)           0.919    11.986    dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_14_n_4
    SLICE_X19Y6          LUT3 (Prop_lut3_I0_O)        0.331    12.317 r  dma_i/decimation_filter_1/inst/filtered_data[15]_i_7/O
                         net (fo=2, routed)           0.594    12.911    dma_i/decimation_filter_1/inst/filtered_data[15]_i_7_n_0
    SLICE_X19Y7          LUT4 (Prop_lut4_I3_O)        0.332    13.243 r  dma_i/decimation_filter_1/inst/filtered_data[15]_i_11/O
                         net (fo=1, routed)           0.000    13.243    dma_i/decimation_filter_1/inst/filtered_data[15]_i_11_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.775 r  dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.775    dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_2_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.109 r  dma_i/decimation_filter_1/inst/filtered_data_reg[19]_i_2/O[1]
                         net (fo=5, routed)           0.585    14.694    dma_i/decimation_filter_1/inst/filtered_data_reg[19]_i_2_n_6
    SLICE_X20Y7          LUT2 (Prop_lut2_I0_O)        0.303    14.997 r  dma_i/decimation_filter_1/inst/filtered_data[28]_i_72/O
                         net (fo=1, routed)           0.000    14.997    dma_i/decimation_filter_1/inst/filtered_data[28]_i_72_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.510 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.510    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_51_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.729 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_27/O[0]
                         net (fo=3, routed)           1.113    16.842    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_27_n_7
    SLICE_X10Y8          LUT4 (Prop_lut4_I1_O)        0.295    17.137 r  dma_i/decimation_filter_1/inst/filtered_data[28]_i_49/O
                         net (fo=1, routed)           0.000    17.137    dma_i/decimation_filter_1/inst/filtered_data[28]_i_49_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.670 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.670    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_18_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.787 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.787    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_8_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.944 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_4/CO[1]
                         net (fo=29, routed)          1.135    19.080    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_4_n_2
    SLICE_X22Y4          LUT5 (Prop_lut5_I1_O)        0.332    19.412 r  dma_i/decimation_filter_1/inst/filtered_data[8]_i_1/O
                         net (fo=1, routed)           0.000    19.412    dma_i/decimation_filter_1/inst/p_0_in[8]
    SLICE_X22Y4          FDCE                                         r  dma_i/decimation_filter_1/inst/filtered_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.498    23.256    dma_i/decimation_filter_1/inst/clk
    SLICE_X22Y4          FDCE                                         r  dma_i/decimation_filter_1/inst/filtered_data_reg[8]/C
                         clock pessimism              0.431    23.686    
                         clock uncertainty           -0.302    23.384    
    SLICE_X22Y4          FDCE (Setup_fdce_C_D)        0.031    23.415    dma_i/decimation_filter_1/inst/filtered_data_reg[8]
  -------------------------------------------------------------------
                         required time                         23.415    
                         arrival time                         -19.412    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/decimation_filter_1/inst/filtered_data_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.690ns  (logic 7.633ns (48.649%)  route 8.057ns (51.351%))
  Logic Levels:           24  (CARRY4=16 LUT2=1 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 23.255 - 20.000 ) 
    Source Clock Delay      (SCD):    3.711ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.672     3.711    dma_i/decimation_filter_1/inst/clk
    SLICE_X25Y3          FDCE                                         r  dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDCE (Prop_fdce_C_Q)         0.456     4.167 r  dma_i/decimation_filter_1/inst/sample_accumulator_reg[5]/Q
                         net (fo=46, routed)          1.278     5.446    dma_i/decimation_filter_1/inst/sample_accumulator[5]
    SLICE_X15Y3          LUT3 (Prop_lut3_I1_O)        0.152     5.598 r  dma_i/decimation_filter_1/inst/filtered_data[7]_i_18/O
                         net (fo=3, routed)           0.828     6.426    dma_i/decimation_filter_1/inst/filtered_data[7]_i_18_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     7.160 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_195/CO[3]
                         net (fo=1, routed)           0.000     7.160    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_195_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000     7.274    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_172_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     7.388    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_148_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.502    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_118_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.724 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_97/O[0]
                         net (fo=2, routed)           0.797     8.521    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_97_n_7
    SLICE_X13Y4          LUT3 (Prop_lut3_I2_O)        0.324     8.845 r  dma_i/decimation_filter_1/inst/filtered_data[3]_i_57/O
                         net (fo=2, routed)           0.817     9.662    dma_i/decimation_filter_1/inst/filtered_data[3]_i_57_n_0
    SLICE_X13Y5          LUT4 (Prop_lut4_I3_O)        0.332     9.994 r  dma_i/decimation_filter_1/inst/filtered_data[3]_i_61/O
                         net (fo=1, routed)           0.000     9.994    dma_i/decimation_filter_1/inst/filtered_data[3]_i_61_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.526 r  dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.526    dma_i/decimation_filter_1/inst/filtered_data_reg[3]_i_25_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.640 r  dma_i/decimation_filter_1/inst/filtered_data_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.640    dma_i/decimation_filter_1/inst/filtered_data_reg[7]_i_14_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.754 r  dma_i/decimation_filter_1/inst/filtered_data_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.754    dma_i/decimation_filter_1/inst/filtered_data_reg[11]_i_14_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.067 r  dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_14/O[3]
                         net (fo=2, routed)           0.919    11.986    dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_14_n_4
    SLICE_X19Y6          LUT3 (Prop_lut3_I0_O)        0.331    12.317 r  dma_i/decimation_filter_1/inst/filtered_data[15]_i_7/O
                         net (fo=2, routed)           0.594    12.911    dma_i/decimation_filter_1/inst/filtered_data[15]_i_7_n_0
    SLICE_X19Y7          LUT4 (Prop_lut4_I3_O)        0.332    13.243 r  dma_i/decimation_filter_1/inst/filtered_data[15]_i_11/O
                         net (fo=1, routed)           0.000    13.243    dma_i/decimation_filter_1/inst/filtered_data[15]_i_11_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.775 r  dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.775    dma_i/decimation_filter_1/inst/filtered_data_reg[15]_i_2_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.109 r  dma_i/decimation_filter_1/inst/filtered_data_reg[19]_i_2/O[1]
                         net (fo=5, routed)           0.585    14.694    dma_i/decimation_filter_1/inst/filtered_data_reg[19]_i_2_n_6
    SLICE_X20Y7          LUT2 (Prop_lut2_I0_O)        0.303    14.997 r  dma_i/decimation_filter_1/inst/filtered_data[28]_i_72/O
                         net (fo=1, routed)           0.000    14.997    dma_i/decimation_filter_1/inst/filtered_data[28]_i_72_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.510 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.510    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_51_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.729 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_27/O[0]
                         net (fo=3, routed)           1.113    16.842    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_27_n_7
    SLICE_X10Y8          LUT4 (Prop_lut4_I1_O)        0.295    17.137 r  dma_i/decimation_filter_1/inst/filtered_data[28]_i_49/O
                         net (fo=1, routed)           0.000    17.137    dma_i/decimation_filter_1/inst/filtered_data[28]_i_49_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.670 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.670    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_18_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.787 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.787    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_8_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.944 r  dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_4/CO[1]
                         net (fo=29, routed)          1.125    19.069    dma_i/decimation_filter_1/inst/filtered_data_reg[28]_i_4_n_2
    SLICE_X22Y8          LUT5 (Prop_lut5_I1_O)        0.332    19.401 r  dma_i/decimation_filter_1/inst/filtered_data[22]_i_1/O
                         net (fo=1, routed)           0.000    19.401    dma_i/decimation_filter_1/inst/p_0_in[22]
    SLICE_X22Y8          FDCE                                         r  dma_i/decimation_filter_1/inst/filtered_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.497    23.255    dma_i/decimation_filter_1/inst/clk
    SLICE_X22Y8          FDCE                                         r  dma_i/decimation_filter_1/inst/filtered_data_reg[22]/C
                         clock pessimism              0.431    23.685    
                         clock uncertainty           -0.302    23.383    
    SLICE_X22Y8          FDCE (Setup_fdce_C_D)        0.031    23.414    dma_i/decimation_filter_1/inst/filtered_data_reg[22]
  -------------------------------------------------------------------
                         required time                         23.414    
                         arrival time                         -19.401    
  -------------------------------------------------------------------
                         slack                                  4.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 dma_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.227ns (59.991%)  route 0.151ns (40.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.582     1.412    dma_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  dma_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.540 r  dma_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.151     1.691    dma_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[26]
    SLICE_X2Y49          LUT4 (Prop_lut4_I3_O)        0.099     1.790 r  dma_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000     1.790    dma_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[27]
    SLICE_X2Y49          FDRE                                         r  dma_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.856     1.804    dma_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y49          FDRE                                         r  dma_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism             -0.118     1.686    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.092     1.778    dma_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.462%)  route 0.157ns (51.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.557     1.387    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X20Y33         FDRE                                         r  dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.148     1.535 r  dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]/Q
                         net (fo=1, routed)           0.157     1.692    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[42]
    SLICE_X22Y32         FDRE                                         r  dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.822     1.770    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X22Y32         FDRE                                         r  dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[14]/C
                         clock pessimism             -0.123     1.647    
    SLICE_X22Y32         FDRE (Hold_fdre_C_D)         0.017     1.664    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.499%)  route 0.164ns (52.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.557     1.387    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X20Y33         FDRE                                         r  dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.148     1.535 r  dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/Q
                         net (fo=1, routed)           0.164     1.699    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[32]
    SLICE_X22Y33         FDRE                                         r  dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.823     1.771    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X22Y33         FDRE                                         r  dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/C
                         clock pessimism             -0.123     1.648    
    SLICE_X22Y33         FDRE (Hold_fdre_C_D)         0.021     1.669    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.508%)  route 0.225ns (61.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.557     1.387    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X21Y16         FDRE                                         r  dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141     1.528 r  dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[27]/Q
                         net (fo=2, routed)           0.225     1.753    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[31]_0[27]
    SLICE_X25Y16         FDRE                                         r  dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.823     1.771    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X25Y16         FDRE                                         r  dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[27]/C
                         clock pessimism             -0.123     1.648    
    SLICE_X25Y16         FDRE (Hold_fdre_C_D)         0.070     1.718    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.542%)  route 0.181ns (52.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.557     1.387    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X20Y33         FDRE                                         r  dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.164     1.551 r  dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]/Q
                         net (fo=1, routed)           0.181     1.732    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[30]
    SLICE_X22Y33         FDRE                                         r  dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.823     1.771    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X22Y33         FDRE                                         r  dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[2]/C
                         clock pessimism             -0.123     1.648    
    SLICE_X22Y33         FDRE (Hold_fdre_C_D)         0.047     1.695    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dma_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.567     1.397    dma_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y40          FDRE                                         r  dma_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     1.538 r  dma_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.115     1.653    dma_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X6Y40          SRLC32E                                      r  dma_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.835     1.783    dma_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y40          SRLC32E                                      r  dma_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.351     1.432    
    SLICE_X6Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.615    dma_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.263%)  route 0.237ns (62.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.563     1.393    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X14Y10         FDRE                                         r  dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[18]/Q
                         net (fo=2, routed)           0.237     1.771    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[31]_0[18]
    SLICE_X25Y9          FDRE                                         r  dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.829     1.777    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X25Y9          FDRE                                         r  dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[18]/C
                         clock pessimism             -0.123     1.654    
    SLICE_X25Y9          FDRE (Hold_fdre_C_D)         0.070     1.724    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 dma_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.984%)  route 0.192ns (60.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.561     1.391    dma_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X17Y35         FDRE                                         r  dma_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.128     1.519 r  dma_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[7]/Q
                         net (fo=2, routed)           0.192     1.711    dma_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0[7]
    SLICE_X24Y34         FDRE                                         r  dma_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.824     1.772    dma_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X24Y34         FDRE                                         r  dma_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[7]/C
                         clock pessimism             -0.123     1.649    
    SLICE_X24Y34         FDRE (Hold_fdre_C_D)         0.010     1.659    dma_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.053%)  route 0.220ns (60.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.560     1.390    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X22Y11         FDRE                                         r  dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y11         FDRE (Prop_fdre_C_Q)         0.141     1.531 r  dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[0]/Q
                         net (fo=2, routed)           0.220     1.751    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[0]
    SLICE_X21Y13         FDRE                                         r  dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.827     1.775    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X21Y13         FDRE                                         r  dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[0]/C
                         clock pessimism             -0.123     1.652    
    SLICE_X21Y13         FDRE (Hold_fdre_C_D)         0.046     1.698    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dma_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.950%)  route 0.201ns (61.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.562     1.392    dma_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X18Y37         FDRE                                         r  dma_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDRE (Prop_fdre_C_Q)         0.128     1.520 r  dma_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[15]/Q
                         net (fo=2, routed)           0.201     1.721    dma_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0[15]
    SLICE_X23Y36         FDRE                                         r  dma_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.825     1.773    dma_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X23Y36         FDRE                                         r  dma_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[15]/C
                         clock pessimism             -0.123     1.650    
    SLICE_X23Y36         FDRE (Hold_fdre_C_D)         0.016     1.666    dma_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y2     dma_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y2     dma_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y1     dma_i/data_anchor_0/inst/buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y18    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y18    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y2     dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y2     dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y1     dma_i/data_anchor_0/inst/buffer_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y1     dma_i/PmodAD1_0/inst/ad1_data_r_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y25    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y25    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y25    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y25    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y25    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y25    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y25    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y25    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y25    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y25    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y25    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y25    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y25    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y25    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y25    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y25    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y25    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y25    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y25    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y25    dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.494ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.171ns  (required time - arrival time)
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/decimation_filter_0/inst/sample_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.930ns  (logic 0.608ns (7.667%)  route 7.322ns (92.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.336ns = ( 23.336 - 20.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.677     3.716    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          4.842     9.014    dma_i/decimation_filter_0/inst/reset_n
    SLICE_X27Y3          LUT1 (Prop_lut1_I0_O)        0.152     9.166 f  dma_i/decimation_filter_0/inst/sample_count[7]_i_2/O
                         net (fo=69, routed)          2.480    11.647    dma_i/decimation_filter_0/inst/sample_count[7]_i_2_n_0
    SLICE_X43Y8          FDCE                                         f  dma_i/decimation_filter_0/inst/sample_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.578    23.336    dma_i/decimation_filter_0/inst/clk
    SLICE_X43Y8          FDCE                                         r  dma_i/decimation_filter_0/inst/sample_count_reg[1]/C
                         clock pessimism              0.397    23.732    
                         clock uncertainty           -0.302    23.430    
    SLICE_X43Y8          FDCE (Recov_fdce_C_CLR)     -0.613    22.817    dma_i/decimation_filter_0/inst/sample_count_reg[1]
  -------------------------------------------------------------------
                         required time                         22.817    
                         arrival time                         -11.647    
  -------------------------------------------------------------------
                         slack                                 11.171    

Slack (MET) :             11.171ns  (required time - arrival time)
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/decimation_filter_0/inst/sample_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.930ns  (logic 0.608ns (7.667%)  route 7.322ns (92.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.336ns = ( 23.336 - 20.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.677     3.716    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          4.842     9.014    dma_i/decimation_filter_0/inst/reset_n
    SLICE_X27Y3          LUT1 (Prop_lut1_I0_O)        0.152     9.166 f  dma_i/decimation_filter_0/inst/sample_count[7]_i_2/O
                         net (fo=69, routed)          2.480    11.647    dma_i/decimation_filter_0/inst/sample_count[7]_i_2_n_0
    SLICE_X43Y8          FDCE                                         f  dma_i/decimation_filter_0/inst/sample_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.578    23.336    dma_i/decimation_filter_0/inst/clk
    SLICE_X43Y8          FDCE                                         r  dma_i/decimation_filter_0/inst/sample_count_reg[2]/C
                         clock pessimism              0.397    23.732    
                         clock uncertainty           -0.302    23.430    
    SLICE_X43Y8          FDCE (Recov_fdce_C_CLR)     -0.613    22.817    dma_i/decimation_filter_0/inst/sample_count_reg[2]
  -------------------------------------------------------------------
                         required time                         22.817    
                         arrival time                         -11.647    
  -------------------------------------------------------------------
                         slack                                 11.171    

Slack (MET) :             11.171ns  (required time - arrival time)
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/decimation_filter_0/inst/sample_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.930ns  (logic 0.608ns (7.667%)  route 7.322ns (92.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.336ns = ( 23.336 - 20.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.677     3.716    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          4.842     9.014    dma_i/decimation_filter_0/inst/reset_n
    SLICE_X27Y3          LUT1 (Prop_lut1_I0_O)        0.152     9.166 f  dma_i/decimation_filter_0/inst/sample_count[7]_i_2/O
                         net (fo=69, routed)          2.480    11.647    dma_i/decimation_filter_0/inst/sample_count[7]_i_2_n_0
    SLICE_X43Y8          FDCE                                         f  dma_i/decimation_filter_0/inst/sample_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.578    23.336    dma_i/decimation_filter_0/inst/clk
    SLICE_X43Y8          FDCE                                         r  dma_i/decimation_filter_0/inst/sample_count_reg[3]/C
                         clock pessimism              0.397    23.732    
                         clock uncertainty           -0.302    23.430    
    SLICE_X43Y8          FDCE (Recov_fdce_C_CLR)     -0.613    22.817    dma_i/decimation_filter_0/inst/sample_count_reg[3]
  -------------------------------------------------------------------
                         required time                         22.817    
                         arrival time                         -11.647    
  -------------------------------------------------------------------
                         slack                                 11.171    

Slack (MET) :             11.171ns  (required time - arrival time)
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/decimation_filter_0/inst/sample_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.930ns  (logic 0.608ns (7.667%)  route 7.322ns (92.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.336ns = ( 23.336 - 20.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.677     3.716    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          4.842     9.014    dma_i/decimation_filter_0/inst/reset_n
    SLICE_X27Y3          LUT1 (Prop_lut1_I0_O)        0.152     9.166 f  dma_i/decimation_filter_0/inst/sample_count[7]_i_2/O
                         net (fo=69, routed)          2.480    11.647    dma_i/decimation_filter_0/inst/sample_count[7]_i_2_n_0
    SLICE_X43Y8          FDCE                                         f  dma_i/decimation_filter_0/inst/sample_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.578    23.336    dma_i/decimation_filter_0/inst/clk
    SLICE_X43Y8          FDCE                                         r  dma_i/decimation_filter_0/inst/sample_count_reg[4]/C
                         clock pessimism              0.397    23.732    
                         clock uncertainty           -0.302    23.430    
    SLICE_X43Y8          FDCE (Recov_fdce_C_CLR)     -0.613    22.817    dma_i/decimation_filter_0/inst/sample_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.817    
                         arrival time                         -11.647    
  -------------------------------------------------------------------
                         slack                                 11.171    

Slack (MET) :             11.317ns  (required time - arrival time)
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/decimation_filter_0/inst/sample_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.783ns  (logic 0.608ns (7.812%)  route 7.175ns (92.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.335ns = ( 23.335 - 20.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.677     3.716    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          4.842     9.014    dma_i/decimation_filter_0/inst/reset_n
    SLICE_X27Y3          LUT1 (Prop_lut1_I0_O)        0.152     9.166 f  dma_i/decimation_filter_0/inst/sample_count[7]_i_2/O
                         net (fo=69, routed)          2.333    11.499    dma_i/decimation_filter_0/inst/sample_count[7]_i_2_n_0
    SLICE_X43Y9          FDCE                                         f  dma_i/decimation_filter_0/inst/sample_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.577    23.335    dma_i/decimation_filter_0/inst/clk
    SLICE_X43Y9          FDCE                                         r  dma_i/decimation_filter_0/inst/sample_count_reg[5]/C
                         clock pessimism              0.397    23.731    
                         clock uncertainty           -0.302    23.429    
    SLICE_X43Y9          FDCE (Recov_fdce_C_CLR)     -0.613    22.816    dma_i/decimation_filter_0/inst/sample_count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.816    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                 11.317    

Slack (MET) :             11.317ns  (required time - arrival time)
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/decimation_filter_0/inst/sample_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.783ns  (logic 0.608ns (7.812%)  route 7.175ns (92.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.335ns = ( 23.335 - 20.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.677     3.716    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          4.842     9.014    dma_i/decimation_filter_0/inst/reset_n
    SLICE_X27Y3          LUT1 (Prop_lut1_I0_O)        0.152     9.166 f  dma_i/decimation_filter_0/inst/sample_count[7]_i_2/O
                         net (fo=69, routed)          2.333    11.499    dma_i/decimation_filter_0/inst/sample_count[7]_i_2_n_0
    SLICE_X43Y9          FDCE                                         f  dma_i/decimation_filter_0/inst/sample_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.577    23.335    dma_i/decimation_filter_0/inst/clk
    SLICE_X43Y9          FDCE                                         r  dma_i/decimation_filter_0/inst/sample_count_reg[6]/C
                         clock pessimism              0.397    23.731    
                         clock uncertainty           -0.302    23.429    
    SLICE_X43Y9          FDCE (Recov_fdce_C_CLR)     -0.613    22.816    dma_i/decimation_filter_0/inst/sample_count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.816    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                 11.317    

Slack (MET) :             11.317ns  (required time - arrival time)
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/decimation_filter_0/inst/sample_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.783ns  (logic 0.608ns (7.812%)  route 7.175ns (92.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.335ns = ( 23.335 - 20.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.677     3.716    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          4.842     9.014    dma_i/decimation_filter_0/inst/reset_n
    SLICE_X27Y3          LUT1 (Prop_lut1_I0_O)        0.152     9.166 f  dma_i/decimation_filter_0/inst/sample_count[7]_i_2/O
                         net (fo=69, routed)          2.333    11.499    dma_i/decimation_filter_0/inst/sample_count[7]_i_2_n_0
    SLICE_X43Y9          FDCE                                         f  dma_i/decimation_filter_0/inst/sample_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.577    23.335    dma_i/decimation_filter_0/inst/clk
    SLICE_X43Y9          FDCE                                         r  dma_i/decimation_filter_0/inst/sample_count_reg[7]/C
                         clock pessimism              0.397    23.731    
                         clock uncertainty           -0.302    23.429    
    SLICE_X43Y9          FDCE (Recov_fdce_C_CLR)     -0.613    22.816    dma_i/decimation_filter_0/inst/sample_count_reg[7]
  -------------------------------------------------------------------
                         required time                         22.816    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                 11.317    

Slack (MET) :             11.427ns  (required time - arrival time)
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/decimation_filter_0/inst/sample_accumulator_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.599ns  (logic 0.608ns (8.001%)  route 6.991ns (91.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 23.261 - 20.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.677     3.716    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          4.842     9.014    dma_i/decimation_filter_0/inst/reset_n
    SLICE_X27Y3          LUT1 (Prop_lut1_I0_O)        0.152     9.166 f  dma_i/decimation_filter_0/inst/sample_count[7]_i_2/O
                         net (fo=69, routed)          2.149    11.315    dma_i/decimation_filter_0/inst/sample_count[7]_i_2_n_0
    SLICE_X35Y5          FDCE                                         f  dma_i/decimation_filter_0/inst/sample_accumulator_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.503    23.261    dma_i/decimation_filter_0/inst/clk
    SLICE_X35Y5          FDCE                                         r  dma_i/decimation_filter_0/inst/sample_accumulator_reg[17]/C
                         clock pessimism              0.397    23.657    
                         clock uncertainty           -0.302    23.355    
    SLICE_X35Y5          FDCE (Recov_fdce_C_CLR)     -0.613    22.742    dma_i/decimation_filter_0/inst/sample_accumulator_reg[17]
  -------------------------------------------------------------------
                         required time                         22.742    
                         arrival time                         -11.315    
  -------------------------------------------------------------------
                         slack                                 11.427    

Slack (MET) :             11.427ns  (required time - arrival time)
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/decimation_filter_0/inst/sample_accumulator_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.599ns  (logic 0.608ns (8.001%)  route 6.991ns (91.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 23.261 - 20.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.677     3.716    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          4.842     9.014    dma_i/decimation_filter_0/inst/reset_n
    SLICE_X27Y3          LUT1 (Prop_lut1_I0_O)        0.152     9.166 f  dma_i/decimation_filter_0/inst/sample_count[7]_i_2/O
                         net (fo=69, routed)          2.149    11.315    dma_i/decimation_filter_0/inst/sample_count[7]_i_2_n_0
    SLICE_X35Y5          FDCE                                         f  dma_i/decimation_filter_0/inst/sample_accumulator_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.503    23.261    dma_i/decimation_filter_0/inst/clk
    SLICE_X35Y5          FDCE                                         r  dma_i/decimation_filter_0/inst/sample_accumulator_reg[18]/C
                         clock pessimism              0.397    23.657    
                         clock uncertainty           -0.302    23.355    
    SLICE_X35Y5          FDCE (Recov_fdce_C_CLR)     -0.613    22.742    dma_i/decimation_filter_0/inst/sample_accumulator_reg[18]
  -------------------------------------------------------------------
                         required time                         22.742    
                         arrival time                         -11.315    
  -------------------------------------------------------------------
                         slack                                 11.427    

Slack (MET) :             11.427ns  (required time - arrival time)
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/decimation_filter_0/inst/sample_accumulator_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.599ns  (logic 0.608ns (8.001%)  route 6.991ns (91.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 23.261 - 20.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.677     3.716    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          4.842     9.014    dma_i/decimation_filter_0/inst/reset_n
    SLICE_X27Y3          LUT1 (Prop_lut1_I0_O)        0.152     9.166 f  dma_i/decimation_filter_0/inst/sample_count[7]_i_2/O
                         net (fo=69, routed)          2.149    11.315    dma_i/decimation_filter_0/inst/sample_count[7]_i_2_n_0
    SLICE_X35Y5          FDCE                                         f  dma_i/decimation_filter_0/inst/sample_accumulator_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.503    23.261    dma_i/decimation_filter_0/inst/clk
    SLICE_X35Y5          FDCE                                         r  dma_i/decimation_filter_0/inst/sample_accumulator_reg[19]/C
                         clock pessimism              0.397    23.657    
                         clock uncertainty           -0.302    23.355    
    SLICE_X35Y5          FDCE (Recov_fdce_C_CLR)     -0.613    22.742    dma_i/decimation_filter_0/inst/sample_accumulator_reg[19]
  -------------------------------------------------------------------
                         required time                         22.742    
                         arrival time                         -11.315    
  -------------------------------------------------------------------
                         slack                                 11.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.325%)  route 0.206ns (49.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.568     1.398    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y4           FDRE                                         r  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.562 f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.625    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y4           LUT3 (Prop_lut3_I0_O)        0.045     1.670 f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.143     1.813    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y4           FDCE                                         f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.836     1.784    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y4           FDCE                                         r  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.373     1.411    
    SLICE_X9Y4           FDCE (Remov_fdce_C_CLR)     -0.092     1.319    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.325%)  route 0.206ns (49.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.568     1.398    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y4           FDRE                                         r  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.562 f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.625    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y4           LUT3 (Prop_lut3_I0_O)        0.045     1.670 f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.143     1.813    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y4           FDCE                                         f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.836     1.784    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y4           FDCE                                         r  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.373     1.411    
    SLICE_X9Y4           FDCE (Remov_fdce_C_CLR)     -0.092     1.319    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.325%)  route 0.206ns (49.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.568     1.398    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y4           FDRE                                         r  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.562 f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.625    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y4           LUT3 (Prop_lut3_I0_O)        0.045     1.670 f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.143     1.813    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y4           FDCE                                         f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.836     1.784    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y4           FDCE                                         r  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.373     1.411    
    SLICE_X9Y4           FDCE (Remov_fdce_C_CLR)     -0.092     1.319    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.325%)  route 0.206ns (49.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.568     1.398    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y4           FDRE                                         r  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.562 f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.625    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y4           LUT3 (Prop_lut3_I0_O)        0.045     1.670 f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.143     1.813    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y4           FDPE                                         f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.836     1.784    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y4           FDPE                                         r  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.373     1.411    
    SLICE_X9Y4           FDPE (Remov_fdpe_C_PRE)     -0.095     1.316    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.325%)  route 0.206ns (49.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.568     1.398    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y4           FDRE                                         r  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.562 f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.625    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y4           LUT3 (Prop_lut3_I0_O)        0.045     1.670 f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.143     1.813    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y4           FDPE                                         f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.836     1.784    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y4           FDPE                                         r  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.373     1.411    
    SLICE_X9Y4           FDPE (Remov_fdpe_C_PRE)     -0.095     1.316    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.325%)  route 0.206ns (49.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.568     1.398    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y4           FDRE                                         r  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.562 f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.625    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y4           LUT3 (Prop_lut3_I0_O)        0.045     1.670 f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.143     1.813    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y4           FDPE                                         f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.836     1.784    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y4           FDPE                                         r  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.373     1.411    
    SLICE_X9Y4           FDPE (Remov_fdpe_C_PRE)     -0.095     1.316    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.209ns (39.218%)  route 0.324ns (60.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.568     1.398    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y4           FDRE                                         r  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.562 f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.625    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y4           LUT3 (Prop_lut3_I0_O)        0.045     1.670 f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.261     1.931    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y2           FDPE                                         f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.837     1.785    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y2           FDPE                                         r  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.370     1.415    
    SLICE_X8Y2           FDPE (Remov_fdpe_C_PRE)     -0.071     1.344    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.478%)  route 0.353ns (65.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.559     1.389    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y20         FDRE                                         r  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141     1.530 f  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.132     1.662    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.045     1.707 f  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.221     1.928    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y19         FDPE                                         f  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.826     1.774    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y19         FDPE                                         r  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.370     1.404    
    SLICE_X12Y19         FDPE (Remov_fdpe_C_PRE)     -0.071     1.333    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.209ns (38.325%)  route 0.336ns (61.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.568     1.398    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y4           FDRE                                         r  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.562 f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.625    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y4           LUT3 (Prop_lut3_I0_O)        0.045     1.670 f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.273     1.943    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X8Y6           FDCE                                         f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.836     1.784    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y6           FDCE                                         r  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.370     1.414    
    SLICE_X8Y6           FDCE (Remov_fdce_C_CLR)     -0.067     1.347    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.209ns (38.325%)  route 0.336ns (61.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.568     1.398    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y4           FDRE                                         r  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.562 f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.625    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y4           LUT3 (Prop_lut3_I0_O)        0.045     1.670 f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.273     1.943    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X8Y6           FDCE                                         f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.836     1.784    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y6           FDCE                                         r  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.370     1.414    
    SLICE_X8Y6           FDCE (Remov_fdce_C_CLR)     -0.067     1.347    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.596    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.065ns  (logic 0.124ns (6.004%)  route 1.941ns (93.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.941     1.941    dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.065 r  dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.065    dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y42         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.501     3.259    dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y42         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.045ns (5.027%)  route 0.850ns (94.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.850     0.850    dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.045     0.895 r  dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.895    dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y42         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.832     1.780    dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y42         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.880ns  (logic 0.609ns (8.851%)  route 6.271ns (91.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.313ns
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.677     3.716    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          4.484     8.657    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y5           LUT1 (Prop_lut1_I0_O)        0.153     8.810 f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         1.787    10.597    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y1           FDPE                                         f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.555     3.313    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y1           FDPE                                         r  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.880ns  (logic 0.609ns (8.851%)  route 6.271ns (91.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.313ns
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.677     3.716    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          4.484     8.657    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y5           LUT1 (Prop_lut1_I0_O)        0.153     8.810 f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         1.787    10.597    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y1           FDPE                                         f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.555     3.313    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y1           FDPE                                         r  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.880ns  (logic 0.609ns (8.851%)  route 6.271ns (91.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.313ns
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.677     3.716    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          4.484     8.657    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y5           LUT1 (Prop_lut1_I0_O)        0.153     8.810 f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         1.787    10.597    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y1           FDPE                                         f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.555     3.313    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y1           FDPE                                         r  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.880ns  (logic 0.609ns (8.851%)  route 6.271ns (91.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.313ns
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.677     3.716    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          4.484     8.657    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y5           LUT1 (Prop_lut1_I0_O)        0.153     8.810 f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         1.787    10.597    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y1           FDPE                                         f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.555     3.313    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y1           FDPE                                         r  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.318ns  (logic 0.609ns (9.639%)  route 5.709ns (90.361%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.677     3.716    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          4.484     8.657    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y5           LUT1 (Prop_lut1_I0_O)        0.153     8.810 f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         1.225    10.035    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X15Y6          FDPE                                         f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.504     3.262    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X15Y6          FDPE                                         r  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.318ns  (logic 0.609ns (9.639%)  route 5.709ns (90.361%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.677     3.716    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          4.484     8.657    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y5           LUT1 (Prop_lut1_I0_O)        0.153     8.810 f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         1.225    10.035    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X15Y6          FDPE                                         f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.504     3.262    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X15Y6          FDPE                                         r  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.579ns  (logic 0.580ns (10.397%)  route 4.999ns (89.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.677     3.716    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          3.196     7.368    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y19          LUT1 (Prop_lut1_I0_O)        0.124     7.492 f  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         1.803     9.295    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X14Y14         FDPE                                         f  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.499     3.257    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y14         FDPE                                         r  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.579ns  (logic 0.580ns (10.397%)  route 4.999ns (89.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.677     3.716    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          3.196     7.368    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y19          LUT1 (Prop_lut1_I0_O)        0.124     7.492 f  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         1.803     9.295    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X14Y14         FDPE                                         f  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.499     3.257    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y14         FDPE                                         r  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.382ns  (logic 0.606ns (11.260%)  route 4.776ns (88.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.677     3.716    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     4.172 f  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          3.701     7.873    dma_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X8Y8           LUT1 (Prop_lut1_I0_O)        0.150     8.023 r  dma_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           1.075     9.098    dma_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X15Y8          FDRE                                         r  dma_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.503     3.261    dma_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X15Y8          FDRE                                         r  dma_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.997ns  (logic 0.580ns (11.606%)  route 4.417ns (88.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.677     3.716    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     4.172 r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          3.196     7.368    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y19          LUT1 (Prop_lut1_I0_O)        0.124     7.492 f  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         1.222     8.714    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y24          FDPE                                         f  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.533     3.291    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y24          FDPE                                         r  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.141ns (21.817%)  route 0.505ns (78.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.565     1.395    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.505     2.041    dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X20Y40         FDRE                                         r  dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.831     1.779    dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X20Y40         FDRE                                         r  dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.141ns (20.252%)  route 0.555ns (79.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.565     1.395    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.555     2.091    dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X19Y44         FDRE                                         r  dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.833     1.781    dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X19Y44         FDRE                                         r  dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.075ns  (logic 0.186ns (8.965%)  route 1.889ns (91.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.565     1.395    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.403     2.939    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y19          LUT1 (Prop_lut1_I0_O)        0.045     2.984 f  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         0.486     3.470    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X13Y20         FDPE                                         f  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.825     1.773    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y20         FDPE                                         r  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.075ns  (logic 0.186ns (8.965%)  route 1.889ns (91.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.565     1.395    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.403     2.939    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y19          LUT1 (Prop_lut1_I0_O)        0.045     2.984 f  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         0.486     3.470    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X13Y20         FDPE                                         f  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.825     1.773    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y20         FDPE                                         r  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.199ns  (logic 0.186ns (8.457%)  route 2.013ns (91.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.565     1.395    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.403     2.939    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y19          LUT1 (Prop_lut1_I0_O)        0.045     2.984 f  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         0.611     3.594    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y24          FDPE                                         f  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.837     1.785    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y24          FDPE                                         r  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.199ns  (logic 0.186ns (8.457%)  route 2.013ns (91.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.565     1.395    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.403     2.939    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y19          LUT1 (Prop_lut1_I0_O)        0.045     2.984 f  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         0.611     3.594    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y24          FDPE                                         f  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.837     1.785    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y24          FDPE                                         r  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.263ns  (logic 0.184ns (8.132%)  route 2.079ns (91.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.565     1.395    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.536 f  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.624     3.160    dma_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X8Y8           LUT1 (Prop_lut1_I0_O)        0.043     3.203 r  dma_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.455     3.658    dma_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X15Y8          FDRE                                         r  dma_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.832     1.780    dma_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X15Y8          FDRE                                         r  dma_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.417ns  (logic 0.186ns (7.696%)  route 2.231ns (92.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.565     1.395    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.403     2.939    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y19          LUT1 (Prop_lut1_I0_O)        0.045     2.984 f  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         0.828     3.812    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X14Y14         FDPE                                         f  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.828     1.776    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y14         FDPE                                         r  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.417ns  (logic 0.186ns (7.696%)  route 2.231ns (92.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.565     1.395    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.403     2.939    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y19          LUT1 (Prop_lut1_I0_O)        0.045     2.984 f  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         0.828     3.812    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X14Y14         FDPE                                         f  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.828     1.776    dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y14         FDPE                                         r  dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.840ns  (logic 0.184ns (6.478%)  route 2.656ns (93.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.565     1.395    dma_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y45         FDRE                                         r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  dma_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          2.021     3.557    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y5           LUT1 (Prop_lut1_I0_O)        0.043     3.600 f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         0.635     4.235    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X15Y6          FDPE                                         f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.833     1.781    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X15Y6          FDPE                                         r  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dma_i/PmodAD1_0/inst/m_ad1_spi/count0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ja_pin4_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.986ns  (logic 4.581ns (45.873%)  route 5.405ns (54.127%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.663     3.702    dma_i/PmodAD1_0/inst/m_ad1_spi/clk
    SLICE_X29Y21         FDRE                                         r  dma_i/PmodAD1_0/inst/m_ad1_spi/count0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.419     4.121 r  dma_i/PmodAD1_0/inst/m_ad1_spi/count0_reg[27]/Q
                         net (fo=2, routed)           0.870     4.991    dma_i/PmodAD1_0/inst/m_ad1_spi/count0_reg_n_0_[27]
    SLICE_X29Y21         LUT4 (Prop_lut4_I0_O)        0.299     5.290 r  dma_i/PmodAD1_0/inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6/O
                         net (fo=1, routed)           0.848     6.138    dma_i/PmodAD1_0/inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.262 r  dma_i/PmodAD1_0/inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4/O
                         net (fo=7, routed)           0.771     7.033    dma_i/PmodAD1_0/inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4_n_0
    SLICE_X27Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.157 r  dma_i/PmodAD1_0/inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_2/O
                         net (fo=1, routed)           2.916    10.074    ja_pin4_iobuf/I
    Y17                  OBUFT (Prop_obuft_I_O)       3.615    13.689 r  ja_pin4_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    13.689    ja_pin4_io
    Y17                                                               r  ja_pin4_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dma_i/PmodAD1_0/inst/m_ad1_spi/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ja_pin1_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.687ns  (logic 4.423ns (57.538%)  route 3.264ns (42.462%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.670     3.709    dma_i/PmodAD1_0/inst/m_ad1_spi/clk
    SLICE_X30Y15         FDRE                                         r  dma_i/PmodAD1_0/inst/m_ad1_spi/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.518     4.227 f  dma_i/PmodAD1_0/inst/m_ad1_spi/FSM_sequential_state_reg[1]/Q
                         net (fo=75, routed)          1.147     5.374    dma_i/PmodAD1_0/inst/m_ad1_spi/state[1]
    SLICE_X29Y16         LUT2 (Prop_lut2_I1_O)        0.150     5.524 r  dma_i/PmodAD1_0/inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_1/O
                         net (fo=1, routed)           2.117     7.641    ja_pin1_iobuf/I
    Y18                  OBUFT (Prop_obuft_I_O)       3.755    11.397 r  ja_pin1_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    11.397    ja_pin1_io
    Y18                                                               r  ja_pin1_io (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dma_i/PmodAD1_0/inst/m_ad1_spi/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ja_pin1_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.453ns  (logic 1.501ns (61.188%)  route 0.952ns (38.812%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.561     1.391    dma_i/PmodAD1_0/inst/m_ad1_spi/clk
    SLICE_X26Y15         FDRE                                         r  dma_i/PmodAD1_0/inst/m_ad1_spi/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDRE (Prop_fdre_C_Q)         0.141     1.532 f  dma_i/PmodAD1_0/inst/m_ad1_spi/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.385     1.917    dma_i/PmodAD1_0/inst/m_ad1_spi/state[0]
    SLICE_X29Y16         LUT2 (Prop_lut2_I0_O)        0.044     1.961 r  dma_i/PmodAD1_0/inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_1/O
                         net (fo=1, routed)           0.567     2.528    ja_pin1_iobuf/I
    Y18                  OBUFT (Prop_obuft_I_O)       1.316     3.844 r  ja_pin1_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.844    ja_pin1_io
    Y18                                                               r  ja_pin1_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dma_i/PmodAD1_0/inst/m_ad1_spi/count0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ja_pin4_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.753ns  (logic 1.501ns (54.517%)  route 1.252ns (45.483%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.561     1.391    dma_i/PmodAD1_0/inst/m_ad1_spi/clk
    SLICE_X29Y15         FDRE                                         r  dma_i/PmodAD1_0/inst/m_ad1_spi/count0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141     1.532 r  dma_i/PmodAD1_0/inst/m_ad1_spi/count0_reg[2]/Q
                         net (fo=13, routed)          0.315     1.847    dma_i/PmodAD1_0/inst/m_ad1_spi/count0_reg_n_0_[2]
    SLICE_X27Y16         LUT6 (Prop_lut6_I3_O)        0.045     1.892 r  dma_i/PmodAD1_0/inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_2/O
                         net (fo=1, routed)           0.937     2.829    ja_pin4_iobuf/I
    Y17                  OBUFT (Prop_obuft_I_O)       1.315     4.144 r  ja_pin4_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     4.144    ja_pin4_io
    Y17                                                               r  ja_pin4_io (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ja_pin3_io
                            (input port)
  Destination:            dma_i/PmodAD1_0/inst/m_ad1_spi/shft1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.758ns  (logic 1.691ns (44.991%)  route 2.067ns (55.009%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  ja_pin3_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    ja_pin3_iobuf/IO
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  ja_pin3_iobuf/IBUF/O
                         net (fo=1, routed)           2.067     3.634    dma_i/PmodAD1_0/inst/m_ad1_spi/in2_I
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124     3.758 r  dma_i/PmodAD1_0/inst/m_ad1_spi/shft1[0]_i_1/O
                         net (fo=1, routed)           0.000     3.758    dma_i/PmodAD1_0/inst/m_ad1_spi/shft1[0]
    SLICE_X40Y14         FDRE                                         r  dma_i/PmodAD1_0/inst/m_ad1_spi/shft1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.574     3.332    dma_i/PmodAD1_0/inst/m_ad1_spi/clk
    SLICE_X40Y14         FDRE                                         r  dma_i/PmodAD1_0/inst/m_ad1_spi/shft1_reg[0]/C

Slack:                    inf
  Source:                 ja_pin2_io
                            (input port)
  Destination:            dma_i/PmodAD1_0/inst/m_ad1_spi/shft0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.391ns  (logic 1.616ns (47.647%)  route 1.775ns (52.353%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  ja_pin2_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    ja_pin2_iobuf/IO
    Y19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ja_pin2_iobuf/IBUF/O
                         net (fo=1, routed)           1.775     3.267    dma_i/PmodAD1_0/inst/m_ad1_spi/in1_I
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.124     3.391 r  dma_i/PmodAD1_0/inst/m_ad1_spi/shft0[0]_i_1/O
                         net (fo=1, routed)           0.000     3.391    dma_i/PmodAD1_0/inst/m_ad1_spi/shft0[0]
    SLICE_X43Y2          FDRE                                         r  dma_i/PmodAD1_0/inst/m_ad1_spi/shft0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        1.580     3.338    dma_i/PmodAD1_0/inst/m_ad1_spi/clk
    SLICE_X43Y2          FDRE                                         r  dma_i/PmodAD1_0/inst/m_ad1_spi/shft0_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ja_pin2_io
                            (input port)
  Destination:            dma_i/PmodAD1_0/inst/m_ad1_spi/shft0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.980ns  (logic 0.304ns (31.034%)  route 0.676ns (68.965%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  ja_pin2_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    ja_pin2_iobuf/IO
    Y19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ja_pin2_iobuf/IBUF/O
                         net (fo=1, routed)           0.676     0.935    dma_i/PmodAD1_0/inst/m_ad1_spi/in1_I
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.980 r  dma_i/PmodAD1_0/inst/m_ad1_spi/shft0[0]_i_1/O
                         net (fo=1, routed)           0.000     0.980    dma_i/PmodAD1_0/inst/m_ad1_spi/shft0[0]
    SLICE_X43Y2          FDRE                                         r  dma_i/PmodAD1_0/inst/m_ad1_spi/shft0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.864     1.812    dma_i/PmodAD1_0/inst/m_ad1_spi/clk
    SLICE_X43Y2          FDRE                                         r  dma_i/PmodAD1_0/inst/m_ad1_spi/shft0_reg[0]/C

Slack:                    inf
  Source:                 ja_pin3_io
                            (input port)
  Destination:            dma_i/PmodAD1_0/inst/m_ad1_spi/shft1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.210ns  (logic 0.379ns (31.306%)  route 0.831ns (68.694%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  ja_pin3_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    ja_pin3_iobuf/IO
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  ja_pin3_iobuf/IBUF/O
                         net (fo=1, routed)           0.831     1.165    dma_i/PmodAD1_0/inst/m_ad1_spi/in2_I
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.045     1.210 r  dma_i/PmodAD1_0/inst/m_ad1_spi/shft1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.210    dma_i/PmodAD1_0/inst/m_ad1_spi/shft1[0]
    SLICE_X40Y14         FDRE                                         r  dma_i/PmodAD1_0/inst/m_ad1_spi/shft1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4367, routed)        0.858     1.806    dma_i/PmodAD1_0/inst/m_ad1_spi/clk
    SLICE_X40Y14         FDRE                                         r  dma_i/PmodAD1_0/inst/m_ad1_spi/shft1_reg[0]/C





