<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Projects | Mohit Bagade</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>

    <h1>My Projects</h1>

    <nav>
        <a href="index.html">Home</a>
        <a href="about.html">About Me</a>
        <a href="skills.html">Skills</a>
        <a href="resume.html">Resume</a>
        <a href="https://www.linkedin.com/in/mohit-bagade" target="_blank">LinkedIn</a>
        <a href="https://github.com/mohitbagade" target="_blank">GitHub</a>
    </nav>

    <div class="intro">
        <h2>512-bit SRAM Design</h2>
        <ul>
            <li>Designed and simulated a 512-bit SRAM using Cadence Virtuoso</li>
            <li>Optimized for performance, power consumption, and stability</li>
        </ul>

        <h2>Microarchitecture Enhancement using gem5</h2>
        <ul>
            <li>Developed dynamic scheduling techniques for improved system throughput</li>
            <li>Enhanced instruction-level parallelism and out-of-order execution</li>
        </ul>

        <h2>Cardinal Bidirectional Torus NoC Router</h2>
        <ul>
            <li>Built a torus NoC router with 64-bit packet support and virtual cut-through switching</li>
            <li>Integrated clock gating to reduce dynamic power consumption</li>
        </ul>

        <h2>Parallel Matrix Multiplication on CMP</h2>
        <ul>
            <li>Implemented parallel matrix multiplication on a 4-core 4-thread processor</li>
            <li>Exploited thread-level parallelism for accelerated computation</li>
            <li>Improved system performance by identifying and resolving bottlenecks</li>
        </ul>
    </div>

</body>
</html>
