// Seed: 755369230
module module_0 (
    input wor id_0,
    input wor id_1,
    input uwire id_2,
    input supply0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    output supply0 id_6
);
  assign id_4 = 1;
  assign id_6 = id_3;
endmodule
module module_1 (
    output wor id_0,
    output logic id_1,
    output wire id_2,
    input wor id_3,
    output supply0 id_4,
    input wor id_5,
    input wor id_6,
    input supply0 id_7,
    input tri0 id_8,
    output wand id_9
);
  initial begin
    id_1 <= 1;
    id_9 = id_3;
  end
  module_0(
      id_7, id_6, id_5, id_7, id_9, id_6, id_2
  );
endmodule
