{
  "$schema": "https://vyges.com/schema/v1/vyges-metadata.schema.json",
  "x-version": "1.0.0",
  "name": "vyges/full-adder",
  "version": "1.0.0",
  "description": "A configurable full adder IP with three implementations: carry lookahead, simple XOR/AND, and half adder modular. Supports multiple interfaces and verification methodologies.",
  "license": "Apache-2.0",
  "template": "vyges-ip-template@1.0.0",
  "target": ["asic", "fpga"],
  "design_type": ["digital"],
  "maturity": "prototype",
  "created": "2025-07-17T03:03:25Z",
  "updated": "2025-07-17T08:11:00Z",
  "source": {
    "type": "git",
    "url": "https://github.com/vyges/full-adder-ip",
    "commit": "main",
    "private": false,
    "containsEncryptedPayload": false,
    "indexing": true
  },
  "maintainers": [
    {
      "name": "Vyges Team",
      "email": "team@vyges.com",
      "github": "vyges"
    }
  ],
  "branding": {
    "provider": "Vyges",
    "logo": "https://vyges.com/assets/logo.svg",
    "website": "https://vyges.com/ip/full-adder",
    "usage": "Use of the logo is permitted for attribution or compatibility references only."
  },
  "interfaces": [
    {
      "type": "bus",
      "direction": "input",
      "protocol": "APB",
      "width": 32,
      "signals": [
        { "name": "PCLK", "direction": "input", "type": "clock", "description": "APB clock signal" },
        { "name": "PRESETn", "direction": "input", "type": "reset", "active_level": "low", "description": "APB reset signal" },
        { "name": "PADDR", "direction": "input", "width": 16, "type": "data", "description": "APB address bus" },
        { "name": "PWDATA", "direction": "input", "width": 32, "type": "data", "description": "APB write data" },
        { "name": "PRDATA", "direction": "output", "width": 32, "type": "data", "description": "APB read data" },
        { "name": "PENABLE", "direction": "input", "type": "control", "description": "APB enable signal" },
        { "name": "PWRITE", "direction": "input", "type": "control", "description": "APB write enable" },
        { "name": "PSEL", "direction": "input", "type": "control", "description": "APB select signal" },
        { "name": "PREADY", "direction": "output", "type": "control", "description": "APB ready signal" }
      ]
    },
    {
      "type": "data",
      "direction": "input",
      "signals": [
        { "name": "a_i", "direction": "input", "width": 1, "type": "data", "description": "First operand input" },
        { "name": "b_i", "direction": "input", "width": 1, "type": "data", "description": "Second operand input" },
        { "name": "cin_i", "direction": "input", "width": 1, "type": "data", "description": "Carry input" },
        { "name": "sum_o", "direction": "output", "width": 1, "type": "data", "description": "Sum output" },
        { "name": "cout_o", "direction": "output", "width": 1, "type": "data", "description": "Carry output" }
      ]
    }
  ],
  "parameters": [
    {
      "name": "IMPLEMENTATION",
      "type": "string",
      "default": "carry_lookahead",
      "description": "Full adder implementation type",
      "options": ["carry_lookahead", "simple", "half_adder"],
      "required": false
    },
    {
      "name": "CLOCK_FREQ_MHZ",
      "type": "int",
      "default": 100,
      "description": "Clock frequency in MHz",
      "range": { "min": 1, "max": 1000 },
      "units": "MHz",
      "required": false
    }
  ],
  "test": {
    "coverage": true,
    "testbenches": ["cocotb", "systemverilog", "uvm"],
    "simulators": ["verilator", "iverilog", "questa"],
    "status": "passing"
  },
  "flows": {
    "verilator": {
      "status": "verified"
    },
    "icarus": {
      "status": "verified"
    },
    "openlane": {
      "pdks": ["sky130B"],
      "status": "tested"
    },
    "vivado": {
      "status": "partial"
    }
  },
  "asic": {
    "flavor": "digital",
    "pdks": ["sky130B"],
    "synthesis_tool": "openlane",
    "clock_freq_mhz": 100,
    "constraints": ["constraints.sdc"],
    "tools": ["yosys", "openroad"]
  },
  "fpga": {
    "toolchain": "vivado",
    "board": "arty-a7-35",
    "cfu_playground_compatible": true,
    "constraints": ["constraints.xdc"]
  },
  "integration": {
    "examples": [
      {
        "target": "simulation",
        "wrapper": "integration/ripple_carry_adder.v",
        "tb": "integration/ripple_carry_adder_tb.v"
      },
      {
        "target": "fpga",
        "wrapper": "integration/fpga_wrapper.v",
        "tb": "integration/fpga_tb.v"
      }
    ]
  },
  "automation": {
    "automation_level": "enhanced",
    "minimal_required": ["name", "version", "license", "interfaces", "template", "target", "design_type", "maturity", "description", "source", "asic", "fpga", "test", "flows"],
    "recommended_for_automation": ["parameters", "dependencies", "toolRequirements", "performance", "reliability", "packaging", "community"],
    "blocking_issues": []
  },
  "meta": {
    "template": {
      "generator": "vyges-cli",
      "init_tool": "vyges-cli", 
      "template_version": "1.0.0",
      "generated_at": "2025-07-17T03:03:25Z"
    },
    "generated_by": "vyges-cli",
    "schema": {
      "version": "1.0.0",
      "compatible_versions": ["1.0.0", "1.1.0"],
      "generated_with": "vyges-cli"
    }
  },
  "categories": ["arithmetic", "logic", "adder"],
  "tags": ["full-adder", "arithmetic", "carry-lookahead", "half-adder"],
  "keywords": ["full-adder", "arithmetic", "carry", "sum", "logic"]
}
  