// Seed: 25034863
module module_0 (
    output id_0
);
  assign id_0 = 1 >>> "";
  reg id_1;
  always id_1 <= id_1;
  assign id_0 = 1;
  assign id_0 = id_1;
endmodule
`define pp_3 0
`define pp_4 0
module module_1 (
    input  logic id_0,
    output logic id_1,
    input  logic id_2
);
  logic id_3 = id_3 * 1;
endmodule
`undef pp_5
`define pp_6 0
