

================================================================
== Synthesis Summary Report of 'cyclic_prefix_removal'
================================================================
+ General Information: 
    * Date:           Thu May 18 15:51:40 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        project_31
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |                      Modules                      | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |           |           |     |
    |                      & Loops                      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +---------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ cyclic_prefix_removal                            |     -|  3.61|     8202|  8.202e+04|         -|     8203|     -|        no|     -|   -|  169 (~0%)|  260 (~0%)|    -|
    | + cyclic_prefix_removal_Pipeline_VITIS_LOOP_7_1   |     -|  3.61|     4098|  4.098e+04|         -|     4098|     -|        no|     -|   -|   80 (~0%)|   86 (~0%)|    -|
    |  o VITIS_LOOP_7_1                                 |     -|  7.30|     4096|  4.096e+04|         2|        1|  4096|       yes|     -|   -|          -|          -|    -|
    | + cyclic_prefix_removal_Pipeline_VITIS_LOOP_13_2  |     -|  3.61|     4098|  4.098e+04|         -|     4098|     -|        no|     -|   -|   80 (~0%)|   86 (~0%)|    -|
    |  o VITIS_LOOP_13_2                                |     -|  7.30|     4096|  4.096e+04|         2|        1|  4096|       yes|     -|   -|          -|          -|    -|
    +---------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-------------+---------------+-------+--------+--------+
| Interface   | Register Mode | TDATA | TREADY | TVALID |
+-------------+---------------+-------+--------+--------+
| in_samples  | both          | 64    | 1      | 1      |
| out_samples | both          | 64    | 1      | 1      |
+-------------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+-----------------+
| Argument    | Direction | Datatype        |
+-------------+-----------+-----------------+
| in_samples  | in        | complex<float>* |
| out_samples | out       | complex<float>* |
+-------------+-----------+-----------------+

* SW-to-HW Mapping
+-------------+--------------+-----------+
| Argument    | HW Interface | HW Type   |
+-------------+--------------+-----------+
| in_samples  | in_samples   | interface |
| out_samples | out_samples  | interface |
+-------------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                              | DSP | Pragma | Variable | Op  | Impl   | Latency |
+---------------------------------------------------+-----+--------+----------+-----+--------+---------+
| + cyclic_prefix_removal                           | 0   |        |          |     |        |         |
|  + cyclic_prefix_removal_Pipeline_VITIS_LOOP_7_1  | 0   |        |          |     |        |         |
|    add_ln7_fu_69_p2                               | -   |        | add_ln7  | add | fabric | 0       |
|  + cyclic_prefix_removal_Pipeline_VITIS_LOOP_13_2 | 0   |        |          |     |        |         |
|    add_ln13_fu_69_p2                              | -   |        | add_ln13 | add | fabric | 0       |
+---------------------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------+------------------------------------------------------------------------------+
| Type      | Options                            | Location                                                                     |
+-----------+------------------------------------+------------------------------------------------------------------------------+
| interface | axis port=out_samples              | project_31/Sources/cyclic_prefix.cpp:4 in cyclic_prefix_removal, out_samples |
| interface | axis port=in_samples               | project_31/Sources/cyclic_prefix.cpp:5 in cyclic_prefix_removal, in_samples  |
| pipeline  | II=1                               | project_31/Sources/cyclic_prefix.cpp:8 in cyclic_prefix_removal              |
| pipeline  | II=1                               | project_31/Sources/cyclic_prefix.cpp:14 in cyclic_prefix_removal             |
| interface | mode=axis port=in_samples register | project_31/Sources/data_gen.cpp:4 in data_generator, in_samples              |
| pipeline  | II=1                               | project_31/Sources/data_gen.cpp:10 in data_generator                         |
+-----------+------------------------------------+------------------------------------------------------------------------------+


