Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Sep 24 12:38:32 2024
| Host         : MININT-7LTFL4B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7vx690t-ffg1927
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.839       -0.839                      1                  382        0.095        0.000                      0                  382       -5.000       -5.000                       1                   194  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk_p  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p          -0.839       -0.839                      1                  382        0.095        0.000                      0                  382       -5.000       -5.000                       1                   194  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_p                   
(none)                      sys_clk_p     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            1  Failing Endpoint ,  Worst Slack       -0.839ns,  Total Violation       -0.839ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -5.000ns,  Total Violation       -5.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.839ns  (required time - arrival time)
  Source:                 icape2_inst/inst/ICAPE2_CSIB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icape2_inst/inst/ICAPE2_inst/RDWRB
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.223ns (50.748%)  route 0.216ns (49.252%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 8.554 - 5.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.243     3.869    icape2_inst/inst/clk
    SLICE_X93Y231        FDRE                                         r  icape2_inst/inst/ICAPE2_CSIB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y231        FDRE (Prop_fdre_C_Q)         0.223     4.092 r  icape2_inst/inst/ICAPE2_CSIB_reg/Q
                         net (fo=2, routed)           0.216     4.308    icape2_inst/inst/ICAPE2_CSIB
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/RDWRB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.148     8.554    icape2_inst/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/CLK
                         clock pessimism              0.307     8.860    
                         clock uncertainty           -0.035     8.825    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_RDWRB)
                                                     -5.356     3.469    icape2_inst/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                          3.469    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                 -0.839    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 icape2_inst/inst/ICAPE2_CSIB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icape2_inst/inst/ICAPE2_inst/CSIB
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.223ns (42.843%)  route 0.298ns (57.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 8.554 - 5.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.243     3.869    icape2_inst/inst/clk
    SLICE_X93Y231        FDRE                                         r  icape2_inst/inst/ICAPE2_CSIB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y231        FDRE (Prop_fdre_C_Q)         0.223     4.092 r  icape2_inst/inst/ICAPE2_CSIB_reg/Q
                         net (fo=2, routed)           0.298     4.390    icape2_inst/inst/ICAPE2_CSIB
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/CSIB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.148     8.554    icape2_inst/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/CLK
                         clock pessimism              0.307     8.860    
                         clock uncertainty           -0.035     8.825    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_CSIB)
                                                     -3.510     5.315    icape2_inst/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                          -4.390    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 icape2_inst/inst/wrdat_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icape2_inst/inst/ICAPE2_inst/I[16]
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.204ns (28.958%)  route 0.500ns (71.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 8.554 - 5.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.243     3.869    icape2_inst/inst/clk
    SLICE_X90Y229        FDRE                                         r  icape2_inst/inst/wrdat_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y229        FDRE (Prop_fdre_C_Q)         0.204     4.073 r  icape2_inst/inst/wrdat_reg[23]/Q
                         net (fo=1, routed)           0.500     4.574    icape2_inst/inst/ICAPE2_DATA_I[16]
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/I[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.148     8.554    icape2_inst/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/CLK
                         clock pessimism              0.330     8.883    
                         clock uncertainty           -0.035     8.848    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[16])
                                                     -2.458     6.390    icape2_inst/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                          6.390    
                         arrival time                          -4.574    
  -------------------------------------------------------------------
                         slack                                  1.817    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 icape2_inst/inst/wrdat_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icape2_inst/inst/ICAPE2_inst/I[19]
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.236ns (35.132%)  route 0.436ns (64.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 8.554 - 5.000 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.242     3.868    icape2_inst/inst/clk
    SLICE_X92Y230        FDRE                                         r  icape2_inst/inst/wrdat_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y230        FDRE (Prop_fdre_C_Q)         0.236     4.104 r  icape2_inst/inst/wrdat_reg[20]/Q
                         net (fo=1, routed)           0.436     4.540    icape2_inst/inst/ICAPE2_DATA_I[19]
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/I[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.148     8.554    icape2_inst/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/CLK
                         clock pessimism              0.307     8.860    
                         clock uncertainty           -0.035     8.825    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[19])
                                                     -2.459     6.366    icape2_inst/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                          6.366    
                         arrival time                          -4.540    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 icape2_inst/inst/wrdat_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icape2_inst/inst/ICAPE2_inst/I[21]
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.204ns (33.227%)  route 0.410ns (66.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 8.554 - 5.000 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.242     3.868    icape2_inst/inst/clk
    SLICE_X93Y230        FDRE                                         r  icape2_inst/inst/wrdat_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y230        FDRE (Prop_fdre_C_Q)         0.204     4.072 r  icape2_inst/inst/wrdat_reg[18]/Q
                         net (fo=1, routed)           0.410     4.482    icape2_inst/inst/ICAPE2_DATA_I[21]
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/I[21]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.148     8.554    icape2_inst/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/CLK
                         clock pessimism              0.307     8.860    
                         clock uncertainty           -0.035     8.825    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[21])
                                                     -2.458     6.367    icape2_inst/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                          6.367    
                         arrival time                          -4.482    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.894ns  (required time - arrival time)
  Source:                 icape2_inst/inst/wrdat_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icape2_inst/inst/ICAPE2_inst/I[18]
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.223ns (31.597%)  route 0.483ns (68.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 8.554 - 5.000 ) 
    Source Clock Delay      (SCD):    3.870ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.244     3.870    icape2_inst/inst/clk
    SLICE_X90Y230        FDRE                                         r  icape2_inst/inst/wrdat_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y230        FDRE (Prop_fdre_C_Q)         0.223     4.093 r  icape2_inst/inst/wrdat_reg[21]/Q
                         net (fo=1, routed)           0.483     4.576    icape2_inst/inst/ICAPE2_DATA_I[18]
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/I[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.148     8.554    icape2_inst/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/CLK
                         clock pessimism              0.330     8.883    
                         clock uncertainty           -0.035     8.848    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[18])
                                                     -2.378     6.470    icape2_inst/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                          6.470    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  1.894    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 icape2_inst/inst/wrdat_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icape2_inst/inst/ICAPE2_inst/I[15]
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.223ns (31.829%)  route 0.478ns (68.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 8.554 - 5.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.243     3.869    icape2_inst/inst/clk
    SLICE_X91Y229        FDRE                                         r  icape2_inst/inst/wrdat_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y229        FDRE (Prop_fdre_C_Q)         0.223     4.092 r  icape2_inst/inst/wrdat_reg[8]/Q
                         net (fo=1, routed)           0.478     4.570    icape2_inst/inst/ICAPE2_DATA_I[15]
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/I[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.148     8.554    icape2_inst/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/CLK
                         clock pessimism              0.330     8.883    
                         clock uncertainty           -0.035     8.848    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[15])
                                                     -2.378     6.470    icape2_inst/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                          6.470    
                         arrival time                          -4.570    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 icape2_inst/inst/wrdat_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icape2_inst/inst/ICAPE2_inst/I[11]
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.259ns (38.548%)  route 0.413ns (61.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 8.554 - 5.000 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.242     3.868    icape2_inst/inst/clk
    SLICE_X92Y230        FDRE                                         r  icape2_inst/inst/wrdat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y230        FDRE (Prop_fdre_C_Q)         0.259     4.127 r  icape2_inst/inst/wrdat_reg[12]/Q
                         net (fo=1, routed)           0.413     4.540    icape2_inst/inst/ICAPE2_DATA_I[11]
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/I[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.148     8.554    icape2_inst/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/CLK
                         clock pessimism              0.307     8.860    
                         clock uncertainty           -0.035     8.825    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[11])
                                                     -2.378     6.447    icape2_inst/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                          6.447    
                         arrival time                          -4.540    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 icape2_inst/inst/wrdat_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icape2_inst/inst/ICAPE2_inst/I[0]
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.204ns (33.541%)  route 0.404ns (66.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 8.554 - 5.000 ) 
    Source Clock Delay      (SCD):    3.870ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.244     3.870    icape2_inst/inst/clk
    SLICE_X90Y230        FDRE                                         r  icape2_inst/inst/wrdat_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y230        FDRE (Prop_fdre_C_Q)         0.204     4.074 r  icape2_inst/inst/wrdat_reg[7]/Q
                         net (fo=1, routed)           0.404     4.478    icape2_inst/inst/ICAPE2_DATA_I[0]
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/I[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.148     8.554    icape2_inst/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/CLK
                         clock pessimism              0.330     8.883    
                         clock uncertainty           -0.035     8.848    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[0])
                                                     -2.459     6.389    icape2_inst/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -4.478    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             1.915ns  (required time - arrival time)
  Source:                 icape2_inst/inst/wrdat_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icape2_inst/inst/ICAPE2_inst/I[27]
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.223ns (32.485%)  route 0.463ns (67.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.554ns = ( 8.554 - 5.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.243     3.869    icape2_inst/inst/clk
    SLICE_X90Y229        FDRE                                         r  icape2_inst/inst/wrdat_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y229        FDRE (Prop_fdre_C_Q)         0.223     4.092 r  icape2_inst/inst/wrdat_reg[28]/Q
                         net (fo=1, routed)           0.463     4.556    icape2_inst/inst/ICAPE2_DATA_I[27]
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/I[27]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.148     8.554    icape2_inst/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_inst/inst/ICAPE2_inst/CLK
                         clock pessimism              0.330     8.883    
                         clock uncertainty           -0.035     8.848    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[27])
                                                     -2.378     6.470    icape2_inst/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                          6.470    
                         arrival time                          -4.556    
  -------------------------------------------------------------------
                         slack                                  1.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.253ns (71.333%)  route 0.102ns (28.667%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.631     1.806    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y249       FDRE                                         r  u0_led_blink/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y249       FDRE (Prop_fdre_C_Q)         0.100     1.906 r  u0_led_blink/count_reg[20]/Q
                         net (fo=2, routed)           0.101     2.007    u0_led_blink/count[20]
    SLICE_X167Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.119 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.120    u0_led_blink/count0_carry__3_n_0
    SLICE_X167Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.161 r  u0_led_blink/count0_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.161    u0_led_blink/p_1_in[21]
    SLICE_X167Y250       FDRE                                         r  u0_led_blink/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.820     2.147    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y250       FDRE                                         r  u0_led_blink/count_reg[21]/C
                         clock pessimism             -0.152     1.995    
    SLICE_X167Y250       FDRE (Hold_fdre_C_D)         0.071     2.066    u0_led_blink/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.264ns (72.196%)  route 0.102ns (27.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.631     1.806    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y249       FDRE                                         r  u0_led_blink/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y249       FDRE (Prop_fdre_C_Q)         0.100     1.906 r  u0_led_blink/count_reg[20]/Q
                         net (fo=2, routed)           0.101     2.007    u0_led_blink/count[20]
    SLICE_X167Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.119 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.120    u0_led_blink/count0_carry__3_n_0
    SLICE_X167Y250       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.172 r  u0_led_blink/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.172    u0_led_blink/p_1_in[23]
    SLICE_X167Y250       FDRE                                         r  u0_led_blink/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.820     2.147    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y250       FDRE                                         r  u0_led_blink/count_reg[23]/C
                         clock pessimism             -0.152     1.995    
    SLICE_X167Y250       FDRE (Hold_fdre_C_D)         0.071     2.066    u0_led_blink/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.272ns (72.791%)  route 0.102ns (27.209%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.631     1.806    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y249       FDRE                                         r  u0_led_blink/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y249       FDRE (Prop_fdre_C_Q)         0.100     1.906 r  u0_led_blink/count_reg[20]/Q
                         net (fo=2, routed)           0.101     2.007    u0_led_blink/count[20]
    SLICE_X167Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.119 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.120    u0_led_blink/count0_carry__3_n_0
    SLICE_X167Y250       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.180 r  u0_led_blink/count0_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.180    u0_led_blink/p_1_in[22]
    SLICE_X167Y250       FDRE                                         r  u0_led_blink/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.820     2.147    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y250       FDRE                                         r  u0_led_blink/count_reg[22]/C
                         clock pessimism             -0.152     1.995    
    SLICE_X167Y250       FDRE (Hold_fdre_C_D)         0.071     2.066    u0_led_blink/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.277ns (73.150%)  route 0.102ns (26.850%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.631     1.806    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y249       FDRE                                         r  u0_led_blink/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y249       FDRE (Prop_fdre_C_Q)         0.100     1.906 r  u0_led_blink/count_reg[20]/Q
                         net (fo=2, routed)           0.101     2.007    u0_led_blink/count[20]
    SLICE_X167Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.119 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.120    u0_led_blink/count0_carry__3_n_0
    SLICE_X167Y250       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.185 r  u0_led_blink/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.185    u0_led_blink/p_1_in[24]
    SLICE_X167Y250       FDRE                                         r  u0_led_blink/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.820     2.147    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y250       FDRE                                         r  u0_led_blink/count_reg[24]/C
                         clock pessimism             -0.152     1.995    
    SLICE_X167Y250       FDRE (Hold_fdre_C_D)         0.071     2.066    u0_led_blink/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.278ns (73.221%)  route 0.102ns (26.779%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.631     1.806    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y249       FDRE                                         r  u0_led_blink/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y249       FDRE (Prop_fdre_C_Q)         0.100     1.906 r  u0_led_blink/count_reg[20]/Q
                         net (fo=2, routed)           0.101     2.007    u0_led_blink/count[20]
    SLICE_X167Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.119 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.120    u0_led_blink/count0_carry__3_n_0
    SLICE_X167Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.145 r  u0_led_blink/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.145    u0_led_blink/count0_carry__4_n_0
    SLICE_X167Y251       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.186 r  u0_led_blink/count0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.186    u0_led_blink/p_1_in[25]
    SLICE_X167Y251       FDRE                                         r  u0_led_blink/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.820     2.147    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y251       FDRE                                         r  u0_led_blink/count_reg[25]/C
                         clock pessimism             -0.152     1.995    
    SLICE_X167Y251       FDRE (Hold_fdre_C_D)         0.071     2.066    u0_led_blink/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.289ns (73.975%)  route 0.102ns (26.025%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.631     1.806    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y249       FDRE                                         r  u0_led_blink/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y249       FDRE (Prop_fdre_C_Q)         0.100     1.906 r  u0_led_blink/count_reg[20]/Q
                         net (fo=2, routed)           0.101     2.007    u0_led_blink/count[20]
    SLICE_X167Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.119 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.120    u0_led_blink/count0_carry__3_n_0
    SLICE_X167Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.145 r  u0_led_blink/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.145    u0_led_blink/count0_carry__4_n_0
    SLICE_X167Y251       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.197 r  u0_led_blink/count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.197    u0_led_blink/p_1_in[27]
    SLICE_X167Y251       FDRE                                         r  u0_led_blink/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.820     2.147    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y251       FDRE                                         r  u0_led_blink/count_reg[27]/C
                         clock pessimism             -0.152     1.995    
    SLICE_X167Y251       FDRE (Hold_fdre_C_D)         0.071     2.066    u0_led_blink/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.297ns (74.497%)  route 0.102ns (25.503%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.631     1.806    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y249       FDRE                                         r  u0_led_blink/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y249       FDRE (Prop_fdre_C_Q)         0.100     1.906 r  u0_led_blink/count_reg[20]/Q
                         net (fo=2, routed)           0.101     2.007    u0_led_blink/count[20]
    SLICE_X167Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.119 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.120    u0_led_blink/count0_carry__3_n_0
    SLICE_X167Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.145 r  u0_led_blink/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.145    u0_led_blink/count0_carry__4_n_0
    SLICE_X167Y251       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.205 r  u0_led_blink/count0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.205    u0_led_blink/p_1_in[26]
    SLICE_X167Y251       FDRE                                         r  u0_led_blink/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.820     2.147    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y251       FDRE                                         r  u0_led_blink/count_reg[26]/C
                         clock pessimism             -0.152     1.995    
    SLICE_X167Y251       FDRE (Hold_fdre_C_D)         0.071     2.066    u0_led_blink/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.302ns (74.813%)  route 0.102ns (25.187%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.631     1.806    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y249       FDRE                                         r  u0_led_blink/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y249       FDRE (Prop_fdre_C_Q)         0.100     1.906 r  u0_led_blink/count_reg[20]/Q
                         net (fo=2, routed)           0.101     2.007    u0_led_blink/count[20]
    SLICE_X167Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.119 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.120    u0_led_blink/count0_carry__3_n_0
    SLICE_X167Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.145 r  u0_led_blink/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.145    u0_led_blink/count0_carry__4_n_0
    SLICE_X167Y251       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.210 r  u0_led_blink/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.210    u0_led_blink/p_1_in[28]
    SLICE_X167Y251       FDRE                                         r  u0_led_blink/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.820     2.147    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y251       FDRE                                         r  u0_led_blink/count_reg[28]/C
                         clock pessimism             -0.152     1.995    
    SLICE_X167Y251       FDRE (Hold_fdre_C_D)         0.071     2.066    u0_led_blink/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.303ns (74.875%)  route 0.102ns (25.125%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.631     1.806    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y249       FDRE                                         r  u0_led_blink/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y249       FDRE (Prop_fdre_C_Q)         0.100     1.906 r  u0_led_blink/count_reg[20]/Q
                         net (fo=2, routed)           0.101     2.007    u0_led_blink/count[20]
    SLICE_X167Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.119 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.120    u0_led_blink/count0_carry__3_n_0
    SLICE_X167Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.145 r  u0_led_blink/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.145    u0_led_blink/count0_carry__4_n_0
    SLICE_X167Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.170 r  u0_led_blink/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.170    u0_led_blink/count0_carry__5_n_0
    SLICE_X167Y252       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.211 r  u0_led_blink/count0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.211    u0_led_blink/p_1_in[29]
    SLICE_X167Y252       FDRE                                         r  u0_led_blink/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.820     2.147    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y252       FDRE                                         r  u0_led_blink/count_reg[29]/C
                         clock pessimism             -0.152     1.995    
    SLICE_X167Y252       FDRE (Hold_fdre_C_D)         0.071     2.066    u0_led_blink/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 key0/key_s_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icape2_inst/inst/NEGEDGE_LEVEL.multiboot_start_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.157ns (75.238%)  route 0.052ns (24.762%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.551     1.726    key0/sys_clk_BUFG
    SLICE_X95Y231        FDRE                                         r  key0/key_s_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y231        FDRE (Prop_fdre_C_Q)         0.091     1.817 r  key0/key_s_r_reg[0]/Q
                         net (fo=1, routed)           0.052     1.869    key0/key_s_r[0]
    SLICE_X95Y231        LUT4 (Prop_lut4_I3_O)        0.066     1.935 r  key0/key_cap/O
                         net (fo=1, routed)           0.000     1.935    icape2_inst/inst/icape2_start
    SLICE_X95Y231        FDRE                                         r  icape2_inst/inst/NEGEDGE_LEVEL.multiboot_start_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.751     2.078    icape2_inst/inst/clk
    SLICE_X95Y231        FDRE                                         r  icape2_inst/inst/NEGEDGE_LEVEL.multiboot_start_d0_reg/C
                         clock pessimism             -0.352     1.726    
    SLICE_X95Y231        FDRE (Hold_fdre_C_D)         0.060     1.786    icape2_inst/inst/NEGEDGE_LEVEL.multiboot_start_d0_reg
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     ICAPE2/CLK  n/a            10.000        5.000       -5.000     ICAP_X0Y1       icape2_inst/inst/ICAPE2_inst/CLK
Min Period        n/a     BUFG/I      n/a            1.408         5.000       3.591      BUFGCTRL_X0Y16  sys_clk_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X92Y230   icape2_inst/inst/state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X93Y229   icape2_inst/inst/state_reg[7]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X91Y230   icape2_inst/inst/wrdat_reg[10]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X90Y230   icape2_inst/inst/wrdat_reg[13]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X90Y229   icape2_inst/inst/wrdat_reg[14]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X93Y230   icape2_inst/inst/wrdat_reg[18]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X92Y230   icape2_inst/inst/wrdat_reg[20]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X90Y229   icape2_inst/inst/wrdat_reg[23]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         2.500       2.100      SLICE_X92Y230   icape2_inst/inst/state_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         2.500       2.100      SLICE_X92Y230   icape2_inst/inst/state_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         2.500       2.100      SLICE_X93Y229   icape2_inst/inst/state_reg[7]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         2.500       2.100      SLICE_X93Y229   icape2_inst/inst/state_reg[7]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         2.500       2.100      SLICE_X91Y230   icape2_inst/inst/wrdat_reg[10]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         2.500       2.100      SLICE_X91Y230   icape2_inst/inst/wrdat_reg[10]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         2.500       2.100      SLICE_X90Y230   icape2_inst/inst/wrdat_reg[13]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         2.500       2.100      SLICE_X90Y230   icape2_inst/inst/wrdat_reg[13]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         2.500       2.100      SLICE_X90Y229   icape2_inst/inst/wrdat_reg[14]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         2.500       2.100      SLICE_X90Y229   icape2_inst/inst/wrdat_reg[14]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         2.500       2.150      SLICE_X93Y231   icape2_inst/inst/ICAPE2_CSIB_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.350         2.500       2.150      SLICE_X93Y231   icape2_inst/inst/ICAPE2_CSIB_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         2.500       2.150      SLICE_X95Y231   icape2_inst/inst/NEGEDGE_LEVEL.multiboot_start_d0_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.350         2.500       2.150      SLICE_X95Y231   icape2_inst/inst/NEGEDGE_LEVEL.multiboot_start_d0_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         2.500       2.150      SLICE_X92Y230   icape2_inst/inst/NEGEDGE_LEVEL.multiboot_start_d1_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.350         2.500       2.150      SLICE_X92Y230   icape2_inst/inst/NEGEDGE_LEVEL.multiboot_start_d1_reg/C
High Pulse Width  Slow    FDSE/C      n/a            0.350         2.500       2.150      SLICE_X92Y230   icape2_inst/inst/state_reg[0]/C
High Pulse Width  Fast    FDSE/C      n/a            0.350         2.500       2.150      SLICE_X92Y230   icape2_inst/inst/state_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         2.500       2.150      SLICE_X92Y230   icape2_inst/inst/state_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.350         2.500       2.150      SLICE_X92Y230   icape2_inst/inst/state_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_p
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.551ns  (logic 2.335ns (65.743%)  route 1.217ns (34.257%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.322     3.948    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X50Y271        FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y271        FDRE (Prop_fdre_C_Q)         0.259     4.207 r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.217     5.424    lopt
    AN23                 OBUF (Prop_obuf_I_O)         2.076     7.499 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     7.499    uart_tx
    AN23                                                              r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0_led_blink/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.407ns  (logic 2.258ns (66.283%)  route 1.149ns (33.717%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.358     3.984    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y251       FDRE                                         r  u0_led_blink/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y251       FDRE (Prop_fdre_C_Q)         0.223     4.207 r  u0_led_blink/led_reg/Q
                         net (fo=2, routed)           1.149     5.356    led_OBUF
    AK19                 OBUF (Prop_obuf_I_O)         2.035     7.391 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     7.391    led
    AK19                                                              r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0_led_blink/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.564ns  (logic 1.228ns (78.529%)  route 0.336ns (21.471%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.613     1.788    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y251       FDRE                                         r  u0_led_blink/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y251       FDRE (Prop_fdre_C_Q)         0.100     1.888 r  u0_led_blink/led_reg/Q
                         net (fo=2, routed)           0.336     2.224    led_OBUF
    AK19                 OBUF (Prop_obuf_I_O)         1.128     3.352 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.352    led
    AK19                                                              r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 1.286ns (74.055%)  route 0.451ns (25.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.595     1.770    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X50Y271        FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y271        FDRE (Prop_fdre_C_Q)         0.118     1.888 r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.451     2.339    lopt
    AN23                 OBUF (Prop_obuf_I_O)         1.168     3.507 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.507    uart_tx
    AN23                                                              r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_p

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key[1]
                            (input port)
  Destination:            key0/key_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.659ns  (logic 0.712ns (15.290%)  route 3.947ns (84.710%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK33                                              0.000     0.000 r  key[1] (IN)
                         net (fo=0)                   0.000     0.000    key[1]
    AK33                 IBUF (Prop_ibuf_I_O)         0.669     0.669 r  key_IBUF[1]_inst/O
                         net (fo=2, routed)           3.947     4.616    key0/key_IBUF[0]
    SLICE_X95Y232        LUT4 (Prop_lut4_I0_O)        0.043     4.659 r  key0/key_s[0]_i_1/O
                         net (fo=1, routed)           0.000     4.659    key0/key_s[0]_i_1_n_0
    SLICE_X95Y232        FDRE                                         r  key0/key_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     2.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.405 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.112     3.517    key0/sys_clk_BUFG
    SLICE_X95Y232        FDRE                                         r  key0/key_s_reg[0]/C

Slack:                    inf
  Source:                 key[1]
                            (input port)
  Destination:            key0/key_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.657ns  (logic 0.712ns (15.297%)  route 3.945ns (84.703%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK33                                              0.000     0.000 f  key[1] (IN)
                         net (fo=0)                   0.000     0.000    key[1]
    AK33                 IBUF (Prop_ibuf_I_O)         0.669     0.669 f  key_IBUF[1]_inst/O
                         net (fo=2, routed)           3.945     4.614    key0/key_IBUF[0]
    SLICE_X95Y232        LUT4 (Prop_lut4_I1_O)        0.043     4.657 r  key0/key_s[1]_i_1/O
                         net (fo=1, routed)           0.000     4.657    key0/key_s[1]_i_1_n_0
    SLICE_X95Y232        FDRE                                         r  key0/key_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     2.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.405 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.112     3.517    key0/sys_clk_BUFG
    SLICE_X95Y232        FDRE                                         r  key0/key_s_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key[1]
                            (input port)
  Destination:            key0/key_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.378ns  (logic 0.204ns (8.561%)  route 2.175ns (91.439%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK33                                              0.000     0.000 f  key[1] (IN)
                         net (fo=0)                   0.000     0.000    key[1]
    AK33                 IBUF (Prop_ibuf_I_O)         0.176     0.176 f  key_IBUF[1]_inst/O
                         net (fo=2, routed)           2.175     2.350    key0/key_IBUF[0]
    SLICE_X95Y232        LUT4 (Prop_lut4_I1_O)        0.028     2.378 r  key0/key_s[1]_i_1/O
                         net (fo=1, routed)           0.000     2.378    key0/key_s[1]_i_1_n_0
    SLICE_X95Y232        FDRE                                         r  key0/key_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.752     2.079    key0/sys_clk_BUFG
    SLICE_X95Y232        FDRE                                         r  key0/key_s_reg[1]/C

Slack:                    inf
  Source:                 key[1]
                            (input port)
  Destination:            key0/key_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.379ns  (logic 0.204ns (8.558%)  route 2.176ns (91.442%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK33                                              0.000     0.000 r  key[1] (IN)
                         net (fo=0)                   0.000     0.000    key[1]
    AK33                 IBUF (Prop_ibuf_I_O)         0.176     0.176 r  key_IBUF[1]_inst/O
                         net (fo=2, routed)           2.176     2.351    key0/key_IBUF[0]
    SLICE_X95Y232        LUT4 (Prop_lut4_I0_O)        0.028     2.379 r  key0/key_s[0]_i_1/O
                         net (fo=1, routed)           0.000     2.379    key0/key_s[0]_i_1_n_0
    SLICE_X95Y232        FDRE                                         r  key0/key_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.752     2.079    key0/sys_clk_BUFG
    SLICE_X95Y232        FDRE                                         r  key0/key_s_reg[0]/C





