{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766750285925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766750285945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 26 14:58:05 2025 " "Processing started: Fri Dec 26 14:58:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766750285945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766750285945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off roca_plm -c roca_plm " "Command: quartus_map --read_settings_files=on --write_settings_files=off roca_plm -c roca_plm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766750285945 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1766750286165 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1766750286165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roca_src.vhd 2 0 " "Found 2 design units, including 0 entities, in source file roca_src.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 roca_src " "Found design unit 1: roca_src" {  } { { "roca_src.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_src.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766750297685 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 roca_src-body " "Found design unit 2: roca_src-body" {  } { { "roca_src.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_src.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766750297685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766750297685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_reg-Behavioral " "Found design unit 1: uart_reg-Behavioral" {  } { { "uart_reg.vhd" "" { Text "C:/plm_sourse/roca_plm/uart_reg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766750297685 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_reg " "Found entity 1: uart_reg" {  } { { "uart_reg.vhd" "" { Text "C:/plm_sourse/roca_plm/uart_reg.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766750297685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766750297685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_pll-SYN " "Found design unit 1: clock_pll-SYN" {  } { { "clock_pll.vhd" "" { Text "C:/plm_sourse/roca_plm/clock_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766750297685 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_pll " "Found entity 1: clock_pll" {  } { { "clock_pll.vhd" "" { Text "C:/plm_sourse/roca_plm/clock_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766750297685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766750297685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roca_plm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file roca_plm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 roca_plm-Behavioral " "Found design unit 1: roca_plm-Behavioral" {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766750297695 ""} { "Info" "ISGN_ENTITY_NAME" "1 roca_plm " "Found entity 1: roca_plm" {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766750297695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766750297695 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "roca_plm " "Elaborating entity \"roca_plm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1766750297715 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led_activ roca_plm.vhd(22) " "VHDL Signal Declaration warning at roca_plm.vhd(22): used implicit default value for signal \"led_activ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1766750297715 "|roca_plm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led_error roca_plm.vhd(23) " "VHDL Signal Declaration warning at roca_plm.vhd(23): used implicit default value for signal \"led_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1766750297715 "|roca_plm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mfr_pwm roca_plm.vhd(26) " "VHDL Signal Declaration warning at roca_plm.vhd(26): used implicit default value for signal \"mfr_pwm\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1766750297715 "|roca_plm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mfr_polar roca_plm.vhd(27) " "VHDL Signal Declaration warning at roca_plm.vhd(27): used implicit default value for signal \"mfr_polar\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1766750297715 "|roca_plm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mbr_pwm roca_plm.vhd(28) " "VHDL Signal Declaration warning at roca_plm.vhd(28): used implicit default value for signal \"mbr_pwm\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1766750297715 "|roca_plm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mbr_polar roca_plm.vhd(29) " "VHDL Signal Declaration warning at roca_plm.vhd(29): used implicit default value for signal \"mbr_polar\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1766750297715 "|roca_plm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mfl_pwm roca_plm.vhd(30) " "VHDL Signal Declaration warning at roca_plm.vhd(30): used implicit default value for signal \"mfl_pwm\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1766750297715 "|roca_plm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mfl_polar roca_plm.vhd(31) " "VHDL Signal Declaration warning at roca_plm.vhd(31): used implicit default value for signal \"mfl_polar\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1766750297715 "|roca_plm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mbl_pwm roca_plm.vhd(32) " "VHDL Signal Declaration warning at roca_plm.vhd(32): used implicit default value for signal \"mbl_pwm\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1766750297715 "|roca_plm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mbl_polar roca_plm.vhd(33) " "VHDL Signal Declaration warning at roca_plm.vhd(33): used implicit default value for signal \"mbl_polar\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1766750297715 "|roca_plm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "trim_1 roca_plm.vhd(36) " "VHDL Signal Declaration warning at roca_plm.vhd(36): used implicit default value for signal \"trim_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1766750297715 "|roca_plm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "trim_2 roca_plm.vhd(37) " "VHDL Signal Declaration warning at roca_plm.vhd(37): used implicit default value for signal \"trim_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1766750297715 "|roca_plm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "trim_3 roca_plm.vhd(38) " "VHDL Signal Declaration warning at roca_plm.vhd(38): used implicit default value for signal \"trim_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1766750297715 "|roca_plm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "trim_4 roca_plm.vhd(39) " "VHDL Signal Declaration warning at roca_plm.vhd(39): used implicit default value for signal \"trim_4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1766750297715 "|roca_plm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_p_reset roca_plm.vhd(102) " "Verilog HDL or VHDL warning at roca_plm.vhd(102): object \"sig_p_reset\" assigned a value but never read" {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1766750297715 "|roca_plm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pll clock_pll:clock " "Elaborating entity \"clock_pll\" for hierarchy \"clock_pll:clock\"" {  } { { "roca_plm.vhd" "clock" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766750297715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_pll:clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock_pll:clock\|altpll:altpll_component\"" {  } { { "clock_pll.vhd" "altpll_component" { Text "C:/plm_sourse/roca_plm/clock_pll.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766750297745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_pll:clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock_pll:clock\|altpll:altpll_component\"" {  } { { "clock_pll.vhd" "" { Text "C:/plm_sourse/roca_plm/clock_pll.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766750297745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_pll:clock\|altpll:altpll_component " "Instantiated megafunction \"clock_pll:clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766750297755 ""}  } { { "clock_pll.vhd" "" { Text "C:/plm_sourse/roca_plm/clock_pll.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766750297755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll_altpll " "Found entity 1: clock_pll_altpll" {  } { { "db/clock_pll_altpll.v" "" { Text "C:/plm_sourse/roca_plm/db/clock_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766750297795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766750297795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pll_altpll clock_pll:clock\|altpll:altpll_component\|clock_pll_altpll:auto_generated " "Elaborating entity \"clock_pll_altpll\" for hierarchy \"clock_pll:clock\|altpll:altpll_component\|clock_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766750297795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_reg uart_reg:uart " "Elaborating entity \"uart_reg\" for hierarchy \"uart_reg:uart\"" {  } { { "roca_plm.vhd" "uart" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766750297795 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset uart_reg.vhd(49) " "VHDL Process Statement warning at uart_reg.vhd(49): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_reg.vhd" "" { Text "C:/plm_sourse/roca_plm/uart_reg.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1766750297805 "|roca_plm|uart_reg:uart"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset uart_reg.vhd(57) " "VHDL Process Statement warning at uart_reg.vhd(57): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_reg.vhd" "" { Text "C:/plm_sourse/roca_plm/uart_reg.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1766750297805 "|roca_plm|uart_reg:uart"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset uart_reg.vhd(167) " "VHDL Process Statement warning at uart_reg.vhd(167): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_reg.vhd" "" { Text "C:/plm_sourse/roca_plm/uart_reg.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1766750297805 "|roca_plm|uart_reg:uart"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "us_trig uart_reg.vhd(168) " "VHDL Process Statement warning at uart_reg.vhd(168): signal \"us_trig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_reg.vhd" "" { Text "C:/plm_sourse/roca_plm/uart_reg.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1766750297805 "|roca_plm|uart_reg:uart"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset uart_reg.vhd(173) " "VHDL Process Statement warning at uart_reg.vhd(173): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_reg.vhd" "" { Text "C:/plm_sourse/roca_plm/uart_reg.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1766750297805 "|roca_plm|uart_reg:uart"}
{ "Warning" "WSGN_SEARCH_FILE" "reg_op.vhd 2 1 " "Using design file reg_op.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_op-Behavioral " "Found design unit 1: reg_op-Behavioral" {  } { { "reg_op.vhd" "" { Text "C:/plm_sourse/roca_plm/reg_op.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766750297805 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_op " "Found entity 1: reg_op" {  } { { "reg_op.vhd" "" { Text "C:/plm_sourse/roca_plm/reg_op.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766750297805 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1766750297805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_op reg_op:regop " "Elaborating entity \"reg_op\" for hierarchy \"reg_op:regop\"" {  } { { "roca_plm.vhd" "regop" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766750297815 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "us_ctg reg_op.vhd(45) " "Verilog HDL or VHDL warning at reg_op.vhd(45): object \"us_ctg\" assigned a value but never read" {  } { { "reg_op.vhd" "" { Text "C:/plm_sourse/roca_plm/reg_op.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1766750297855 "|roca_plm|reg_op:regop"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset reg_op.vhd(47) " "VHDL Process Statement warning at reg_op.vhd(47): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_op.vhd" "" { Text "C:/plm_sourse/roca_plm/reg_op.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1766750297855 "|roca_plm|reg_op:regop"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ur_trig reg_op.vhd(48) " "VHDL Process Statement warning at reg_op.vhd(48): signal \"ur_trig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_op.vhd" "" { Text "C:/plm_sourse/roca_plm/reg_op.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1766750297855 "|roca_plm|reg_op:regop"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "us_trig reg_op.vhd(49) " "VHDL Process Statement warning at reg_op.vhd(49): signal \"us_trig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_op.vhd" "" { Text "C:/plm_sourse/roca_plm/reg_op.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1766750297855 "|roca_plm|reg_op:regop"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset reg_op.vhd(53) " "VHDL Process Statement warning at reg_op.vhd(53): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_op.vhd" "" { Text "C:/plm_sourse/roca_plm/reg_op.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1766750297855 "|roca_plm|reg_op:regop"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset reg_op.vhd(192) " "VHDL Process Statement warning at reg_op.vhd(192): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_op.vhd" "" { Text "C:/plm_sourse/roca_plm/reg_op.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1766750298005 "|roca_plm|reg_op:regop"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_trig reg_op.vhd(193) " "VHDL Process Statement warning at reg_op.vhd(193): signal \"m_trig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_op.vhd" "" { Text "C:/plm_sourse/roca_plm/reg_op.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1766750298005 "|roca_plm|reg_op:regop"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset reg_op.vhd(195) " "VHDL Process Statement warning at reg_op.vhd(195): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_op.vhd" "" { Text "C:/plm_sourse/roca_plm/reg_op.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1766750298005 "|roca_plm|reg_op:regop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count reg_op.vhd(214) " "Verilog HDL or VHDL warning at reg_op.vhd(214): object \"count\" assigned a value but never read" {  } { { "reg_op.vhd" "" { Text "C:/plm_sourse/roca_plm/reg_op.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1766750298005 "|roca_plm|reg_op:regop"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset reg_op.vhd(217) " "VHDL Process Statement warning at reg_op.vhd(217): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_op.vhd" "" { Text "C:/plm_sourse/roca_plm/reg_op.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1766750298005 "|roca_plm|reg_op:regop"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset reg_op.vhd(220) " "VHDL Process Statement warning at reg_op.vhd(220): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_op.vhd" "" { Text "C:/plm_sourse/roca_plm/reg_op.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1766750298005 "|roca_plm|reg_op:regop"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart_reg:uart\|us_ctg uart_reg:uart\|us_ctg~_emulated uart_reg:uart\|us_ctg~1 " "Register \"uart_reg:uart\|us_ctg\" is converted into an equivalent circuit using register \"uart_reg:uart\|us_ctg~_emulated\" and latch \"uart_reg:uart\|us_ctg~1\"" {  } { { "uart_reg.vhd" "" { Text "C:/plm_sourse/roca_plm/uart_reg.vhd" 165 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766750304785 "|roca_plm|uart_reg:uart|us_ctg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_op:regop\|ur_ctg reg_op:regop\|ur_ctg~_emulated reg_op:regop\|ur_ctg~1 " "Register \"reg_op:regop\|ur_ctg\" is converted into an equivalent circuit using register \"reg_op:regop\|ur_ctg~_emulated\" and latch \"reg_op:regop\|ur_ctg~1\"" {  } { { "reg_op.vhd" "" { Text "C:/plm_sourse/roca_plm/reg_op.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1766750304785 "|roca_plm|reg_op:regop|ur_ctg"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1766750304785 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_activ GND " "Pin \"led_activ\" is stuck at GND" {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766750305085 "|roca_plm|led_activ"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_error GND " "Pin \"led_error\" is stuck at GND" {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766750305085 "|roca_plm|led_error"} { "Warning" "WMLS_MLS_STUCK_PIN" "mfr_pwm GND " "Pin \"mfr_pwm\" is stuck at GND" {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766750305085 "|roca_plm|mfr_pwm"} { "Warning" "WMLS_MLS_STUCK_PIN" "mfr_polar GND " "Pin \"mfr_polar\" is stuck at GND" {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766750305085 "|roca_plm|mfr_polar"} { "Warning" "WMLS_MLS_STUCK_PIN" "mbr_pwm GND " "Pin \"mbr_pwm\" is stuck at GND" {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766750305085 "|roca_plm|mbr_pwm"} { "Warning" "WMLS_MLS_STUCK_PIN" "mbr_polar GND " "Pin \"mbr_polar\" is stuck at GND" {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766750305085 "|roca_plm|mbr_polar"} { "Warning" "WMLS_MLS_STUCK_PIN" "mfl_pwm GND " "Pin \"mfl_pwm\" is stuck at GND" {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766750305085 "|roca_plm|mfl_pwm"} { "Warning" "WMLS_MLS_STUCK_PIN" "mfl_polar GND " "Pin \"mfl_polar\" is stuck at GND" {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766750305085 "|roca_plm|mfl_polar"} { "Warning" "WMLS_MLS_STUCK_PIN" "mbl_pwm GND " "Pin \"mbl_pwm\" is stuck at GND" {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766750305085 "|roca_plm|mbl_pwm"} { "Warning" "WMLS_MLS_STUCK_PIN" "mbl_polar GND " "Pin \"mbl_polar\" is stuck at GND" {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766750305085 "|roca_plm|mbl_polar"} { "Warning" "WMLS_MLS_STUCK_PIN" "trim_1 GND " "Pin \"trim_1\" is stuck at GND" {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766750305085 "|roca_plm|trim_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "trim_2 GND " "Pin \"trim_2\" is stuck at GND" {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766750305085 "|roca_plm|trim_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "trim_3 GND " "Pin \"trim_3\" is stuck at GND" {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766750305085 "|roca_plm|trim_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "trim_4 GND " "Pin \"trim_4\" is stuck at GND" {  } { { "roca_plm.vhd" "" { Text "C:/plm_sourse/roca_plm/roca_plm.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766750305085 "|roca_plm|trim_4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1766750305085 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1766750305285 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "56 " "56 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1766750307665 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1766750308555 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766750308555 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "873 " "Implemented 873 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1766750309565 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1766750309565 ""} { "Info" "ICUT_CUT_TM_LCELLS" "854 " "Implemented 854 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1766750309565 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1766750309565 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1766750309565 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766750309575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 26 14:58:29 2025 " "Processing ended: Fri Dec 26 14:58:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766750309575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766750309575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766750309575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1766750309575 ""}
