library std;
use std.standard.all;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_arith.all;	 
use ieee.std_logic_unsigned.all;

-- since The Memory is asynchronous read, there is no read signal, but you can use it based on your preference.
-- this memory gives 16 Bit data in one clock cycle, so edit the file to your requirement.
--p IFID_Mem_d_out(7 downto 0),se10_ir5_0, se7_ir8_0, ls7_ir8_0, IFID_PC_out);
 
entity IDRR is 
	port (clk, IDRR_en: in std_logic;
	      inp11_9, inp8_6, inp5_3: in std_logic_vector(2 downto 0);
	      inp7_0: in std_logic_vector(7 downto 0);
			se10_ir5_0, se7_ir8_0, ls7_ir8_0, inp_pc: in std_logic_vector(15 downto 0);
			IDRR11_9, IDRR8_6, IDRR5_3: out std_logic_vector(2 downto 0);
		   IDRR7_0: out std_logic_vector(7 downto 0);
		   IDRRse10_ir5_0, IDRRse7_ir8_0, IDRRls7_ir8_0, IDRRPC_out: out std_logic_vector(15 downto 0)	);
end entity;

architecture Form of IDRR is 
begin
process (IDRR_en, clk)
 begin
 if(rising_edge(clk)) then
 if(IDRR_en = '1') then
 IDRR11_9<=inp11_9;
 IDRR8_6<=inp8_6;
 IDRR5_3<=inp5_3;
 IDRR7_0<=inp7_0;
 IDRRse10_ir5_0<=se10_ir5_0; 
 IDRRse7_ir8_0<=se7_ir8_0;
 IDRRls7_ir8_0<=ls7_ir8_0;
 IDRRPC_out<=inp_pc; 
 end if;
 end if;
 end process;
end Form;
