Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr  2 03:07:41 2021
| Host         : DESKTOP-G8S3G7P running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            2 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              86 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             340 |           48 |
| Yes          | No                    | No                     |               8 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             824 |          136 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------+-----------------------------------+------------------+----------------+
|     Clock Signal     |          Enable Signal          |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------------+---------------------------------+-----------------------------------+------------------+----------------+
| ~clk6p25m_BUFG       |                                 |                                   |                1 |              2 |
|  clk20hz_BUFG        | nolabel_line85/E[0]             |                                   |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG |                                 |                                   |                4 |              8 |
|  clk6p25m_BUFG       |                                 |                                   |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG |                                 | c3/J_MIC3_Pin1_OBUF               |                3 |             24 |
| ~clk6p25m_BUFG       |                                 | f2/f1/btnC_press                  |                4 |             34 |
| ~clk6p25m_BUFG       | f6/delay[0]_i_1_n_0             | f2/f1/btnC_press                  |                5 |             40 |
|  clk20hz_BUFG        |                                 |                                   |               14 |             56 |
| ~clk6p25m_BUFG       | f6/FSM_onehot_state[31]_i_2_n_0 | f2/f1/btnC_press                  |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG |                                 | c3/count[0]_i_1_n_0               |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG |                                 | c4/count[0]_i_1__0_n_0            |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG |                                 | c1/clear                          |                8 |             64 |
| ~clk6p25m_BUFG       |                                 | f2/f2/spi_word_bit_count_reg[5]_0 |               17 |             90 |
|  clk20hz_BUFG        | nolabel_line86/p_0_in           | nolabel_line85/K                  |              123 |            720 |
+----------------------+---------------------------------+-----------------------------------+------------------+----------------+


