Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Sep  7 00:51:18 2022
| Host         : DESKTOP-JAMES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file count_wrap_timing_summary_routed.rpt -pb count_wrap_timing_summary_routed.pb -rpx count_wrap_timing_summary_routed.rpx -warn_on_violation
| Design       : count_wrap
| Device       : 7z007s-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (60)
5. checking no_input_delay (2)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (60)
-------------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   82          inf        0.000                      0                   82           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cntrA/val_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.480ns  (logic 3.200ns (49.383%)  route 3.280ns (50.617%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDCE                         0.000     0.000 r  cntrA/val_reg[4]/C
    SLICE_X42Y5          FDCE (Prop_fdce_C_Q)         0.433     0.433 f  cntrA/val_reg[4]/Q
                         net (fo=8, routed)           1.243     1.676    cntrA/Q[4]
    SLICE_X43Y6          LUT5 (Prop_lut5_I1_O)        0.115     1.791 r  cntrA/A_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.206     1.998    cntrA/A_OBUF_inst_i_2_n_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I1_O)        0.275     2.273 r  cntrA/A_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.830     4.103    A_OBUF
    T20                  OBUF (Prop_obuf_I_O)         2.377     6.480 r  A_OBUF_inst/O
                         net (fo=0)                   0.000     6.480    A
    T20                                                               r  A (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntrB/val_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.424ns  (logic 3.124ns (48.625%)  route 3.300ns (51.375%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDCE                         0.000     0.000 r  cntrB/val_reg[2]/C
    SLICE_X42Y14         FDCE (Prop_fdce_C_Q)         0.398     0.398 f  cntrB/val_reg[2]/Q
                         net (fo=7, routed)           1.088     1.486    cntrB/Q[2]
    SLICE_X43Y13         LUT6 (Prop_lut6_I1_O)        0.232     1.718 r  cntrB/B_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.551     2.269    cntrB/B_OBUF_inst_i_2_n_0
    SLICE_X43Y13         LUT5 (Prop_lut5_I1_O)        0.105     2.374 r  cntrB/B_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.661     4.035    B_OBUF
    P20                  OBUF (Prop_obuf_I_O)         2.389     6.424 r  B_OBUF_inst/O
                         net (fo=0)                   0.000     6.424    B
    P20                                                               r  B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntrA/val_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            a_val[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.507ns  (logic 2.732ns (60.620%)  route 1.775ns (39.380%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDCE                         0.000     0.000 r  cntrA/val_reg[9]/C
    SLICE_X43Y5          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  cntrA/val_reg[9]/Q
                         net (fo=10, routed)          1.775     2.154    a_val_OBUF[9]
    R18                  OBUF (Prop_obuf_I_O)         2.353     4.507 r  a_val_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.507    a_val[9]
    R18                                                               r  a_val[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntrB/val_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            b_val[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.477ns  (logic 2.914ns (65.089%)  route 1.563ns (34.911%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDCE                         0.000     0.000 r  cntrB/val_reg[7]/C
    SLICE_X42Y14         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  cntrB/val_reg[7]/Q
                         net (fo=6, routed)           1.563     1.961    b_val_OBUF[7]
    W20                  OBUF (Prop_obuf_I_O)         2.516     4.477 r  b_val_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.477    b_val[7]
    W20                                                               r  b_val[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntrA/val_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            a_val[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.432ns  (logic 2.746ns (61.970%)  route 1.685ns (38.030%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDCE                         0.000     0.000 r  cntrA/val_reg[6]/C
    SLICE_X43Y5          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  cntrA/val_reg[6]/Q
                         net (fo=13, routed)          1.685     2.064    a_val_OBUF[6]
    W18                  OBUF (Prop_obuf_I_O)         2.367     4.432 r  a_val_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.432    a_val[6]
    W18                                                               r  a_val[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntrA/val_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            a_val[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.428ns  (logic 2.852ns (64.398%)  route 1.577ns (35.602%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDCE                         0.000     0.000 r  cntrA/val_reg[7]/C
    SLICE_X43Y5          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  cntrA/val_reg[7]/Q
                         net (fo=13, routed)          1.577     1.925    a_val_OBUF[7]
    V18                  OBUF (Prop_obuf_I_O)         2.504     4.428 r  a_val_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.428    a_val[7]
    V18                                                               r  a_val[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntrB/val_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            b_val[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.421ns  (logic 2.774ns (62.753%)  route 1.647ns (37.247%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDCE                         0.000     0.000 r  cntrB/val_reg[1]/C
    SLICE_X42Y14         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  cntrB/val_reg[1]/Q
                         net (fo=8, routed)           1.647     2.080    b_val_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         2.341     4.421 r  b_val_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.421    b_val[1]
    R17                                                               r  b_val[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntrB/val_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            b_val[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.414ns  (logic 2.911ns (65.945%)  route 1.503ns (34.055%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDCE                         0.000     0.000 r  cntrB/val_reg[5]/C
    SLICE_X42Y13         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  cntrB/val_reg[5]/Q
                         net (fo=5, routed)           1.503     1.901    b_val_OBUF[5]
    Y19                  OBUF (Prop_obuf_I_O)         2.513     4.414 r  b_val_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.414    b_val[5]
    Y19                                                               r  b_val[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntrB/val_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            b_val[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.407ns  (logic 2.806ns (63.670%)  route 1.601ns (36.330%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDCE                         0.000     0.000 r  cntrB/val_reg[9]/C
    SLICE_X42Y13         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  cntrB/val_reg[9]/Q
                         net (fo=13, routed)          1.601     2.034    b_val_OBUF[9]
    U20                  OBUF (Prop_obuf_I_O)         2.373     4.407 r  b_val_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.407    b_val[9]
    U20                                                               r  b_val[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntrB/val_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            b_val[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.400ns  (logic 2.870ns (65.229%)  route 1.530ns (34.771%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDCE                         0.000     0.000 r  cntrB/val_reg[2]/C
    SLICE_X42Y14         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  cntrB/val_reg[2]/Q
                         net (fo=7, routed)           1.530     1.928    b_val_OBUF[2]
    R16                  OBUF (Prop_obuf_I_O)         2.472     4.400 r  b_val_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.400    b_val[2]
    R16                                                               r  b_val[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cntrA/val_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cntrA/val_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.186ns (64.701%)  route 0.101ns (35.299%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDCE                         0.000     0.000 r  cntrA/val_reg[0]/C
    SLICE_X43Y6          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cntrA/val_reg[0]/Q
                         net (fo=8, routed)           0.101     0.242    cntrA/Q[0]
    SLICE_X42Y6          LUT6 (Prop_lut6_I1_O)        0.045     0.287 r  cntrA/val[1]_i_1/O
                         net (fo=1, routed)           0.000     0.287    cntrA/p_0_in[1]
    SLICE_X42Y6          FDCE                                         r  cntrA/val_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntrA/val_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cntrA/val_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.227ns (66.248%)  route 0.116ns (33.752%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDCE                         0.000     0.000 r  cntrA/val_reg[7]/C
    SLICE_X43Y5          FDCE (Prop_fdce_C_Q)         0.128     0.128 f  cntrA/val_reg[7]/Q
                         net (fo=13, routed)          0.116     0.244    cntrA/Q[7]
    SLICE_X43Y5          LUT6 (Prop_lut6_I2_O)        0.099     0.343 r  cntrA/val[6]_i_1/O
                         net (fo=1, routed)           0.000     0.343    cntrA/p_0_in[6]
    SLICE_X43Y5          FDCE                                         r  cntrA/val_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntrB/val_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cntrB/val_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.455%)  route 0.149ns (41.545%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDCE                         0.000     0.000 r  cntrB/val_reg[6]/C
    SLICE_X42Y14         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cntrB/val_reg[6]/Q
                         net (fo=7, routed)           0.149     0.313    cntrB/Q[6]
    SLICE_X42Y13         LUT6 (Prop_lut6_I3_O)        0.045     0.358 r  cntrB/val[9]_i_2/O
                         net (fo=1, routed)           0.000     0.358    cntrB/p_0_in__0[9]
    SLICE_X42Y13         FDCE                                         r  cntrB/val_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntrA/val_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cntrA/val_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.333%)  route 0.191ns (50.667%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDCE                         0.000     0.000 r  cntrA/val_reg[8]/C
    SLICE_X43Y5          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cntrA/val_reg[8]/Q
                         net (fo=10, routed)          0.191     0.332    cntrA/Q[8]
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.045     0.377 r  cntrA/val[8]_i_1/O
                         net (fo=1, routed)           0.000     0.377    cntrA/p_0_in[8]
    SLICE_X43Y5          FDCE                                         r  cntrA/val_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntrA/val_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cntrA/val_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.333%)  route 0.191ns (50.667%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDCE                         0.000     0.000 r  cntrA/val_reg[8]/C
    SLICE_X43Y5          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cntrA/val_reg[8]/Q
                         net (fo=10, routed)          0.191     0.332    cntrA/Q[8]
    SLICE_X43Y5          LUT6 (Prop_lut6_I3_O)        0.045     0.377 r  cntrA/val[9]_i_2__0/O
                         net (fo=1, routed)           0.000     0.377    cntrA/val[9]_i_2__0_n_0
    SLICE_X43Y5          FDCE                                         r  cntrA/val_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntrB/val_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cntrB/val_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.247ns (64.894%)  route 0.134ns (35.106%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDCE                         0.000     0.000 r  cntrB/val_reg[7]/C
    SLICE_X42Y14         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cntrB/val_reg[7]/Q
                         net (fo=6, routed)           0.134     0.282    cntrB/Q[7]
    SLICE_X42Y14         LUT6 (Prop_lut6_I2_O)        0.099     0.381 r  cntrB/val[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.381    cntrB/p_0_in__0[8]
    SLICE_X42Y14         FDCE                                         r  cntrB/val_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntrB/val_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cntrB/val_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.207ns (54.326%)  route 0.174ns (45.674%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDCE                         0.000     0.000 r  cntrB/val_reg[1]/C
    SLICE_X42Y14         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cntrB/val_reg[1]/Q
                         net (fo=8, routed)           0.174     0.338    cntrB/Q[1]
    SLICE_X42Y14         LUT5 (Prop_lut5_I3_O)        0.043     0.381 r  cntrB/val[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.381    cntrB/p_0_in__0[2]
    SLICE_X42Y14         FDCE                                         r  cntrB/val_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntrA/val_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cntrA/val_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.677%)  route 0.196ns (51.323%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDCE                         0.000     0.000 r  cntrA/val_reg[0]/C
    SLICE_X43Y6          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cntrA/val_reg[0]/Q
                         net (fo=8, routed)           0.196     0.337    cntrA/Q[0]
    SLICE_X43Y6          LUT6 (Prop_lut6_I0_O)        0.045     0.382 r  cntrA/val[0]_i_1/O
                         net (fo=1, routed)           0.000     0.382    cntrA/p_0_in[0]
    SLICE_X43Y6          FDCE                                         r  cntrA/val_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntrB/val_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cntrB/val_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.565%)  route 0.174ns (45.435%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDCE                         0.000     0.000 r  cntrB/val_reg[1]/C
    SLICE_X42Y14         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cntrB/val_reg[1]/Q
                         net (fo=8, routed)           0.174     0.338    cntrB/Q[1]
    SLICE_X42Y14         LUT4 (Prop_lut4_I3_O)        0.045     0.383 r  cntrB/val[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.383    cntrB/p_0_in__0[1]
    SLICE_X42Y14         FDCE                                         r  cntrB/val_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntrB/val_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cntrB/val_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.963%)  route 0.186ns (47.037%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDCE                         0.000     0.000 r  cntrB/val_reg[0]/C
    SLICE_X42Y13         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  cntrB/val_reg[0]/Q
                         net (fo=9, routed)           0.186     0.350    cntrB/Q[0]
    SLICE_X42Y13         LUT3 (Prop_lut3_I2_O)        0.045     0.395 r  cntrB/val[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.395    cntrB/p_0_in__0[0]
    SLICE_X42Y13         FDCE                                         r  cntrB/val_reg[0]/D
  -------------------------------------------------------------------    -------------------





