
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v' to AST representation.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift1'.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:48: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:50: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:52: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: FPAddSub_NormalizeShift1
Automatically selected FPAddSub_NormalizeShift1 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \FPAddSub_NormalizeShift1

2.3. Analyzing design hierarchy..
Top module:  \FPAddSub_NormalizeShift1
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:58$8 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:58$8 in module FPAddSub_NormalizeShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:43$7 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:43$7 in module FPAddSub_NormalizeShift1.
Removed a total of 2 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 2 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:58$8'.
     1/18: $0\Lvl3[16:0] [2]
     2/18: $0\Lvl3[16:0] [0]
     3/18: $0\Lvl3[16:0] [1]
     4/18: $0\Lvl3[16:0] [3]
     5/18: $0\Lvl3[16:0] [4]
     6/18: $0\Lvl3[16:0] [5]
     7/18: $0\Lvl3[16:0] [6]
     8/18: $0\Lvl3[16:0] [7]
     9/18: $0\Lvl3[16:0] [8]
    10/18: $0\Lvl3[16:0] [9]
    11/18: $0\Lvl3[16:0] [10]
    12/18: $0\Lvl3[16:0] [11]
    13/18: $0\Lvl3[16:0] [12]
    14/18: $0\Lvl3[16:0] [13]
    15/18: $0\Lvl3[16:0] [14]
    16/18: $0\Lvl3[16:0] [15]
    17/18: $0\Lvl3[16:0] [16]
    18/18: $3\i[31:0]
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:43$7'.
     1/5: $0\Lvl2[16:0] [16:12]
     2/5: $0\Lvl2[16:0] [11:8]
     3/5: $0\Lvl2[16:0] [3:0]
     4/5: $1\i[31:0]
     5/5: $0\Lvl2[16:0] [7:4]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl3' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:58$8'.
Latch inferred for signal `\FPAddSub_NormalizeShift1.\i' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:58$8': $auto$proc_dlatch.cc:427:proc_dlatch$129
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2 [3:0]' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:43$7'.
Latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2 [7:4]' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:43$7': $auto$proc_dlatch.cc:427:proc_dlatch$152
Latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2 [11:8]' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:43$7': $auto$proc_dlatch.cc:427:proc_dlatch$169
Latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2 [16:12]' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:43$7': $auto$proc_dlatch.cc:427:proc_dlatch$180
Latch inferred for signal `\FPAddSub_NormalizeShift1.\i' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:43$7': $auto$proc_dlatch.cc:427:proc_dlatch$189

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:58$8'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:58$8'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:43$7'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v:43$7'.
Cleaned up 2 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub_NormalizeShift1.
<suppressed ~47 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub_NormalizeShift1.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
<suppressed ~246 debug messages>
Removed a total of 82 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FPAddSub_NormalizeShift1.
    New ctrl vector for $pmux cell $procmux$117: $auto$opt_reduce.cc:134:opt_mux$191
    New ctrl vector for $pmux cell $procmux$112: { }
    New ctrl vector for $pmux cell $procmux$107: { $procmux$120_CMP $auto$opt_reduce.cc:134:opt_mux$193 }
    New ctrl vector for $pmux cell $procmux$104: $procmux$118_CMP
    New ctrl vector for $pmux cell $procmux$19: { $procmux$98_CMP $procmux$97_CMP $auto$opt_reduce.cc:134:opt_mux$195 }
    New ctrl vector for $pmux cell $procmux$14: { $procmux$98_CMP $auto$opt_reduce.cc:134:opt_mux$197 }
    New ctrl vector for $pmux cell $procmux$94: { }
  Optimizing cells in module \FPAddSub_NormalizeShift1.
Performed a total of 7 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Removed 5 unused cells and 133 unused wires.
<suppressed ~7 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub_NormalizeShift1.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FPAddSub_NormalizeShift1.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub_NormalizeShift1.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 26
   Number of wire bits:            175
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $and                            3
     $dlatch                        13
     $eq                            12
     $logic_not                      4
     $mux                            8
     $not                            3
     $pmux                          21
     $reduce_or                     10

Warnings: 2 unique messages, 96 total
End of script. Logfile hash: 7653a9d67b, CPU: user 0.08s system 0.00s, MEM: 11.49 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 29% 2x read_verilog (0 sec), 19% 4x opt_expr (0 sec), ...
