==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] Analyzing design file 'src/read_romcode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.24 seconds. CPU system time: 0.42 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 24 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/chngh/Desktop/SOC_design/Lab5/vitis_hls_project/hls_read_romcode/hls_read_romcode.prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/chngh/Desktop/SOC_design/Lab5/vitis_hls_project/hls_read_romcode/hls_read_romcode.prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/chngh/Desktop/SOC_design/Lab5/vitis_hls_project/hls_read_romcode/hls_read_romcode.prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 40 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/chngh/Desktop/SOC_design/Lab5/vitis_hls_project/hls_read_romcode/hls_read_romcode.prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_31_1'(src/read_romcode.cpp:31:19) has been inferred on bundle 'BUS0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/read_romcode.cpp:31:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.83 seconds. CPU system time: 0.44 seconds. Elapsed time: 7.13 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'read_romcode' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_romcode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_romcode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/BUS0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/romcode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/internal_bram' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/length_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'read_romcode' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'romcode', 'length_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_romcode'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.111 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for read_romcode.
INFO: [VLOG 209-307] Generating Verilog RTL for read_romcode.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.03 seconds. CPU system time: 0.95 seconds. Elapsed time: 8.87 seconds; current allocated memory: 24.230 MB.
INFO: [HLS 200-1510] Running: config_export -version 0.0.1 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file hls_read_romcode.prj/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 9.94 seconds. CPU system time: 0.62 seconds. Elapsed time: 12.71 seconds; current allocated memory: 5.855 MB.
