\hypertarget{struct_s_i_m___type}{}\doxysection{SIM\+\_\+\+Type Struct Reference}
\label{struct_s_i_m___type}\index{SIM\_Type@{SIM\_Type}}


{\ttfamily \#include $<$MK64\+F12.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2dd2ae7d066d4b4240fe56f72f0f7095}{SOPT1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae691410c960f357d63ab3b479cb59641}{SOPT1\+CFG}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae7904b8fe3af1def40d58c2ca8123e44}{RESERVED\+\_\+0}} \mbox{[}4092\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3f8dc2ae265d799ec159ccd2c2fddabd}{SOPT2}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga422ac2beba1cc5c797380d1c5832b885}{RESERVED\+\_\+1}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5e152370dc7f083dff49c4e56e669435}{SOPT4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad3423d05c1b61a09639d9ea8b5d3ea66}{SOPT5}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacc19a07675d1806592b3ed4a92f91e1c}{RESERVED\+\_\+2}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9a5cff1a3ad3808a7b9478791a37915d}{SOPT7}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga86684537b595133db57a7bcc73843d2a}{RESERVED\+\_\+3}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5baf01a3a36a117e2bebdd02d6d6876a}{SDID}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga56f3400a3098ef029b33068a871051da}{SCGC1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga60de3b2b35648ee6eec819ffa3243fd7}{SCGC2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga759ea74edf1679b433c736d994f3ac16}{SCGC3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga342559d79209f064052a8a005bfd38a3}{SCGC4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0c6b967745d0bb3e1bd280f7dd98db49}{SCGC5}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8075f4fb5887b43eba04eb636853be29}{SCGC6}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafa6e40b1dfd085e74bffc345bd359205}{SCGC7}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga063b97a92c34c2c0cb7f8746f9f50f3c}{CLKDIV1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa5a0af4eb767983cb4031ba24d2bc9d6}{CLKDIV2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1b5282422d8bb162cd742775e5f9864f}{FCFG1}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga48581edecb6a9421e0e159dca5bf8c8c}{FCFG2}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae6ab5d5097134742b3f025d951a482aa}{UIDH}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6526be9b8cd1160be6ff367641220e96}{UIDMH}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9d04f09d406768348505eb747ade1e23}{UIDML}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaac796478e9fdd908d4bccc7b754de080}{UIDL}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SIM -\/ Register Layout Typedef 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
SDK/\+CMSIS/\mbox{\hyperlink{_m_k64_f12_8h}{MK64\+F12.\+h}}\end{DoxyCompactItemize}
