// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kernel_fdtd_2d_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ex_address0,
        ex_ce0,
        ex_we0,
        ex_d0,
        ex_address1,
        ex_ce1,
        ex_q1,
        hz_address0,
        hz_ce0,
        hz_q0,
        hz_address1,
        hz_ce1,
        hz_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] ex_address0;
output   ex_ce0;
output   ex_we0;
output  [31:0] ex_d0;
output  [9:0] ex_address1;
output   ex_ce1;
input  [31:0] ex_q1;
output  [9:0] hz_address0;
output   hz_ce0;
input  [31:0] hz_q0;
output  [9:0] hz_address1;
output   hz_ce1;
input  [31:0] hz_q1;

reg ap_idle;
reg ex_ce0;
reg ex_we0;
reg ex_ce1;
reg hz_ce0;
reg hz_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln32_fu_138_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [4:0] select_ln32_fu_168_p3;
reg   [4:0] select_ln32_reg_334;
wire   [4:0] select_ln32_1_fu_176_p3;
reg   [4:0] select_ln32_1_reg_340;
reg   [9:0] ex_addr_reg_346;
reg   [9:0] ex_addr_reg_346_pp0_iter2_reg;
wire   [32:0] sub_ln34_fu_272_p2;
reg   [32:0] sub_ln34_reg_362;
reg   [31:0] ex_load_reg_367;
wire   [63:0] zext_ln34_2_fu_238_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln34_4_fu_259_p1;
reg   [4:0] j_fu_66;
wire   [4:0] add_ln33_fu_184_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_j_load;
reg   [4:0] i_fu_70;
reg   [4:0] ap_sig_allocacmp_i_load;
reg   [9:0] indvar_flatten6_fu_74;
wire   [9:0] add_ln32_1_fu_144_p2;
reg   [9:0] ap_sig_allocacmp_indvar_flatten6_load;
wire   [0:0] icmp_ln33_fu_162_p2;
wire   [4:0] add_ln32_fu_156_p2;
wire   [5:0] tmp_5_fu_212_p3;
wire   [9:0] tmp_4_fu_205_p3;
wire   [9:0] zext_ln34_fu_219_p1;
wire   [9:0] sub_ln34_2_fu_223_p2;
wire   [9:0] zext_ln34_1_fu_229_p1;
wire   [9:0] add_ln34_1_fu_232_p2;
wire   [4:0] add_ln34_fu_244_p2;
wire   [9:0] zext_ln34_3_fu_249_p1;
wire   [9:0] add_ln34_2_fu_253_p2;
wire  signed [32:0] sext_ln34_fu_264_p1;
wire  signed [32:0] sext_ln34_1_fu_268_p1;
wire   [47:0] shl_ln34_1_fu_285_p3;
wire   [47:0] shl_ln1_fu_278_p3;
wire   [47:0] sub_ln34_1_fu_292_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
end

kernel_fdtd_2d_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln32_fu_138_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_70 <= select_ln32_1_fu_176_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_70 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln32_fu_138_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten6_fu_74 <= add_ln32_1_fu_144_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten6_fu_74 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln32_fu_138_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_66 <= add_ln33_fu_184_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_66 <= 5'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ex_addr_reg_346 <= zext_ln34_2_fu_238_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ex_addr_reg_346_pp0_iter2_reg <= ex_addr_reg_346;
        sub_ln34_reg_362 <= sub_ln34_fu_272_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ex_load_reg_367 <= ex_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln32_fu_138_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln32_1_reg_340 <= select_ln32_1_fu_176_p3;
        select_ln32_reg_334 <= select_ln32_fu_168_p3;
    end
end

always @ (*) begin
    if (((icmp_ln32_fu_138_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_load = 5'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_70;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten6_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten6_load = indvar_flatten6_fu_74;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_load = 5'd1;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_66;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ex_ce0 = 1'b1;
    end else begin
        ex_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ex_ce1 = 1'b1;
    end else begin
        ex_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ex_we0 = 1'b1;
    end else begin
        ex_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hz_ce0 = 1'b1;
    end else begin
        hz_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hz_ce1 = 1'b1;
    end else begin
        hz_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln32_1_fu_144_p2 = (ap_sig_allocacmp_indvar_flatten6_load + 10'd1);

assign add_ln32_fu_156_p2 = (ap_sig_allocacmp_i_load + 5'd1);

assign add_ln33_fu_184_p2 = (select_ln32_fu_168_p3 + 5'd1);

assign add_ln34_1_fu_232_p2 = (sub_ln34_2_fu_223_p2 + zext_ln34_1_fu_229_p1);

assign add_ln34_2_fu_253_p2 = (sub_ln34_2_fu_223_p2 + zext_ln34_3_fu_249_p1);

assign add_ln34_fu_244_p2 = ($signed(select_ln32_reg_334) + $signed(5'd31));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ex_address0 = ex_addr_reg_346_pp0_iter2_reg;

assign ex_address1 = zext_ln34_2_fu_238_p1;

assign ex_d0 = {{sub_ln34_1_fu_292_p2[47:16]}};

assign hz_address0 = zext_ln34_4_fu_259_p1;

assign hz_address1 = zext_ln34_2_fu_238_p1;

assign icmp_ln32_fu_138_p2 = ((ap_sig_allocacmp_indvar_flatten6_load == 10'd580) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_162_p2 = ((ap_sig_allocacmp_j_load == 5'd30) ? 1'b1 : 1'b0);

assign select_ln32_1_fu_176_p3 = ((icmp_ln33_fu_162_p2[0:0] == 1'b1) ? add_ln32_fu_156_p2 : ap_sig_allocacmp_i_load);

assign select_ln32_fu_168_p3 = ((icmp_ln33_fu_162_p2[0:0] == 1'b1) ? 5'd1 : ap_sig_allocacmp_j_load);

assign sext_ln34_1_fu_268_p1 = $signed(hz_q0);

assign sext_ln34_fu_264_p1 = $signed(hz_q1);

assign shl_ln1_fu_278_p3 = {{sub_ln34_reg_362}, {15'd0}};

assign shl_ln34_1_fu_285_p3 = {{ex_load_reg_367}, {16'd0}};

assign sub_ln34_1_fu_292_p2 = (shl_ln34_1_fu_285_p3 - shl_ln1_fu_278_p3);

assign sub_ln34_2_fu_223_p2 = (tmp_4_fu_205_p3 - zext_ln34_fu_219_p1);

assign sub_ln34_fu_272_p2 = ($signed(sext_ln34_fu_264_p1) - $signed(sext_ln34_1_fu_268_p1));

assign tmp_4_fu_205_p3 = {{select_ln32_1_reg_340}, {5'd0}};

assign tmp_5_fu_212_p3 = {{select_ln32_1_reg_340}, {1'd0}};

assign zext_ln34_1_fu_229_p1 = select_ln32_reg_334;

assign zext_ln34_2_fu_238_p1 = add_ln34_1_fu_232_p2;

assign zext_ln34_3_fu_249_p1 = add_ln34_fu_244_p2;

assign zext_ln34_4_fu_259_p1 = add_ln34_2_fu_253_p2;

assign zext_ln34_fu_219_p1 = tmp_5_fu_212_p3;

endmodule //kernel_fdtd_2d_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6
