Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Sep 13 09:17:07 2025
| Host         : DESKTOP-JD0JLR0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_cpu_timing_summary_routed.rpt -pb top_cpu_timing_summary_routed.pb -rpx top_cpu_timing_summary_routed.rpx -warn_on_violation
| Design       : top_cpu
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/FSM_onehot_state_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/FSM_onehot_state_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/FSM_onehot_state_reg[8]/Q (HIGH)

 There are 601 register/latch pins with no clock driven by root clock pin: scan_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg7/scan_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1743 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
  99996.766        0.000                      0                   33        0.261        0.000                      0                   33    49999.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)             Period(ns)      Frequency(MHz)
-----    ------------             ----------      --------------
sys_clk  {0.000 49999.999}        99999.997       0.010           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk         99996.766        0.000                      0                   33        0.261        0.000                      0                   33    49999.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack    99996.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    49999.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             99996.766ns  (required time - arrival time)
  Source:                 seg7/div_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            seg7/div_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (sys_clk rise@100000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.799ns (24.774%)  route 2.426ns (75.226%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 100004.758 - 100000.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.228     3.658    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.743 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.309    seg7/CLK
    SLICE_X111Y80        FDCE                                         r  seg7/div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDCE (Prop_fdce_C_Q)         0.379     5.688 f  seg7/div_cnt_reg[14]/Q
                         net (fo=2, routed)           0.555     6.243    seg7/div_cnt_reg_n_0_[14]
    SLICE_X111Y80        LUT4 (Prop_lut4_I3_O)        0.105     6.348 r  seg7/div_cnt[15]_i_5/O
                         net (fo=1, routed)           0.426     6.774    seg7/div_cnt[15]_i_5_n_0
    SLICE_X111Y79        LUT5 (Prop_lut5_I4_O)        0.105     6.879 r  seg7/div_cnt[15]_i_4/O
                         net (fo=1, routed)           0.629     7.507    seg7/div_cnt[15]_i_4_n_0
    SLICE_X111Y77        LUT6 (Prop_lut6_I5_O)        0.105     7.612 r  seg7/div_cnt[15]_i_2/O
                         net (fo=16, routed)          0.817     8.429    seg7/div_cnt[15]_i_2_n_0
    SLICE_X111Y80        LUT2 (Prop_lut2_I0_O)        0.105     8.534 r  seg7/div_cnt[14]_i_1__0/O
                         net (fo=1, routed)           0.000     8.534    seg7/div_cnt[14]
    SLICE_X111Y80        FDCE                                         r  seg7/div_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)100000.000 100000.000 r  
    Y8                                                0.000 100000.000 r  clk (IN)
                         net (fo=0)                   0.000 100000.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         1.363 100001.367 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.908 100003.273    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 100003.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.408 100004.758    seg7/CLK
    SLICE_X111Y80        FDCE                                         r  seg7/div_cnt_reg[14]/C
                         clock pessimism              0.552 100005.312    
                         clock uncertainty           -0.035 100005.273    
    SLICE_X111Y80        FDCE (Setup_fdce_C_D)        0.032 100005.305    seg7/div_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                      100005.305    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                              99996.766    

Slack (MET) :             99996.789ns  (required time - arrival time)
  Source:                 seg7/div_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            seg7/div_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (sys_clk rise@100000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.812ns (25.076%)  route 2.426ns (74.924%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 100004.758 - 100000.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.228     3.658    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.743 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.309    seg7/CLK
    SLICE_X111Y80        FDCE                                         r  seg7/div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDCE (Prop_fdce_C_Q)         0.379     5.688 f  seg7/div_cnt_reg[14]/Q
                         net (fo=2, routed)           0.555     6.243    seg7/div_cnt_reg_n_0_[14]
    SLICE_X111Y80        LUT4 (Prop_lut4_I3_O)        0.105     6.348 r  seg7/div_cnt[15]_i_5/O
                         net (fo=1, routed)           0.426     6.774    seg7/div_cnt[15]_i_5_n_0
    SLICE_X111Y79        LUT5 (Prop_lut5_I4_O)        0.105     6.879 r  seg7/div_cnt[15]_i_4/O
                         net (fo=1, routed)           0.629     7.507    seg7/div_cnt[15]_i_4_n_0
    SLICE_X111Y77        LUT6 (Prop_lut6_I5_O)        0.105     7.612 r  seg7/div_cnt[15]_i_2/O
                         net (fo=16, routed)          0.817     8.429    seg7/div_cnt[15]_i_2_n_0
    SLICE_X111Y80        LUT2 (Prop_lut2_I0_O)        0.118     8.547 r  seg7/div_cnt[6]_i_1__0/O
                         net (fo=1, routed)           0.000     8.547    seg7/div_cnt[6]
    SLICE_X111Y80        FDCE                                         r  seg7/div_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)100000.000 100000.000 r  
    Y8                                                0.000 100000.000 r  clk (IN)
                         net (fo=0)                   0.000 100000.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         1.363 100001.367 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.908 100003.273    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 100003.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.408 100004.758    seg7/CLK
    SLICE_X111Y80        FDCE                                         r  seg7/div_cnt_reg[6]/C
                         clock pessimism              0.552 100005.312    
                         clock uncertainty           -0.035 100005.273    
    SLICE_X111Y80        FDCE (Setup_fdce_C_D)        0.069 100005.344    seg7/div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                      100005.336    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                              99996.789    

Slack (MET) :             99996.805ns  (required time - arrival time)
  Source:                 seg7/div_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            seg7/div_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (sys_clk rise@100000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.799ns (25.056%)  route 2.390ns (74.944%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 100004.758 - 100000.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.228     3.658    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.743 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.309    seg7/CLK
    SLICE_X111Y80        FDCE                                         r  seg7/div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDCE (Prop_fdce_C_Q)         0.379     5.688 f  seg7/div_cnt_reg[14]/Q
                         net (fo=2, routed)           0.555     6.243    seg7/div_cnt_reg_n_0_[14]
    SLICE_X111Y80        LUT4 (Prop_lut4_I3_O)        0.105     6.348 r  seg7/div_cnt[15]_i_5/O
                         net (fo=1, routed)           0.426     6.774    seg7/div_cnt[15]_i_5_n_0
    SLICE_X111Y79        LUT5 (Prop_lut5_I4_O)        0.105     6.879 r  seg7/div_cnt[15]_i_4/O
                         net (fo=1, routed)           0.629     7.507    seg7/div_cnt[15]_i_4_n_0
    SLICE_X111Y77        LUT6 (Prop_lut6_I5_O)        0.105     7.612 r  seg7/div_cnt[15]_i_2/O
                         net (fo=16, routed)          0.780     8.392    seg7/div_cnt[15]_i_2_n_0
    SLICE_X111Y80        LUT2 (Prop_lut2_I0_O)        0.105     8.497 r  seg7/div_cnt[11]_i_1__0/O
                         net (fo=1, routed)           0.000     8.497    seg7/div_cnt[11]
    SLICE_X111Y80        FDCE                                         r  seg7/div_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)100000.000 100000.000 r  
    Y8                                                0.000 100000.000 r  clk (IN)
                         net (fo=0)                   0.000 100000.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         1.363 100001.367 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.908 100003.273    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 100003.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.408 100004.758    seg7/CLK
    SLICE_X111Y80        FDCE                                         r  seg7/div_cnt_reg[11]/C
                         clock pessimism              0.552 100005.312    
                         clock uncertainty           -0.035 100005.273    
    SLICE_X111Y80        FDCE (Setup_fdce_C_D)        0.030 100005.305    seg7/div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                      100005.305    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                              99996.805    

Slack (MET) :             99996.805ns  (required time - arrival time)
  Source:                 seg7/div_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            seg7/div_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (sys_clk rise@100000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.799ns (25.025%)  route 2.394ns (74.975%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 100004.758 - 100000.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.228     3.658    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.743 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.309    seg7/CLK
    SLICE_X111Y80        FDCE                                         r  seg7/div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDCE (Prop_fdce_C_Q)         0.379     5.688 f  seg7/div_cnt_reg[14]/Q
                         net (fo=2, routed)           0.555     6.243    seg7/div_cnt_reg_n_0_[14]
    SLICE_X111Y80        LUT4 (Prop_lut4_I3_O)        0.105     6.348 r  seg7/div_cnt[15]_i_5/O
                         net (fo=1, routed)           0.426     6.774    seg7/div_cnt[15]_i_5_n_0
    SLICE_X111Y79        LUT5 (Prop_lut5_I4_O)        0.105     6.879 r  seg7/div_cnt[15]_i_4/O
                         net (fo=1, routed)           0.629     7.507    seg7/div_cnt[15]_i_4_n_0
    SLICE_X111Y77        LUT6 (Prop_lut6_I5_O)        0.105     7.612 r  seg7/div_cnt[15]_i_2/O
                         net (fo=16, routed)          0.784     8.396    seg7/div_cnt[15]_i_2_n_0
    SLICE_X111Y80        LUT2 (Prop_lut2_I0_O)        0.105     8.501 r  seg7/div_cnt[12]_i_1__0/O
                         net (fo=1, routed)           0.000     8.501    seg7/div_cnt[12]
    SLICE_X111Y80        FDCE                                         r  seg7/div_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)100000.000 100000.000 r  
    Y8                                                0.000 100000.000 r  clk (IN)
                         net (fo=0)                   0.000 100000.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         1.363 100001.367 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.908 100003.273    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 100003.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.408 100004.758    seg7/CLK
    SLICE_X111Y80        FDCE                                         r  seg7/div_cnt_reg[12]/C
                         clock pessimism              0.552 100005.312    
                         clock uncertainty           -0.035 100005.273    
    SLICE_X111Y80        FDCE (Setup_fdce_C_D)        0.032 100005.305    seg7/div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                      100005.305    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                              99996.805    

Slack (MET) :             99996.820ns  (required time - arrival time)
  Source:                 seg7/div_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            seg7/div_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (sys_clk rise@100000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 0.819ns (25.492%)  route 2.394ns (74.508%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 100004.758 - 100000.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.228     3.658    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.743 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.309    seg7/CLK
    SLICE_X111Y80        FDCE                                         r  seg7/div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDCE (Prop_fdce_C_Q)         0.379     5.688 f  seg7/div_cnt_reg[14]/Q
                         net (fo=2, routed)           0.555     6.243    seg7/div_cnt_reg_n_0_[14]
    SLICE_X111Y80        LUT4 (Prop_lut4_I3_O)        0.105     6.348 r  seg7/div_cnt[15]_i_5/O
                         net (fo=1, routed)           0.426     6.774    seg7/div_cnt[15]_i_5_n_0
    SLICE_X111Y79        LUT5 (Prop_lut5_I4_O)        0.105     6.879 r  seg7/div_cnt[15]_i_4/O
                         net (fo=1, routed)           0.629     7.507    seg7/div_cnt[15]_i_4_n_0
    SLICE_X111Y77        LUT6 (Prop_lut6_I5_O)        0.105     7.612 r  seg7/div_cnt[15]_i_2/O
                         net (fo=16, routed)          0.784     8.396    seg7/div_cnt[15]_i_2_n_0
    SLICE_X111Y80        LUT2 (Prop_lut2_I0_O)        0.125     8.521 r  seg7/div_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     8.521    seg7/div_cnt[15]
    SLICE_X111Y80        FDCE                                         r  seg7/div_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)100000.000 100000.000 r  
    Y8                                                0.000 100000.000 r  clk (IN)
                         net (fo=0)                   0.000 100000.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         1.363 100001.367 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.908 100003.273    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 100003.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.408 100004.758    seg7/CLK
    SLICE_X111Y80        FDCE                                         r  seg7/div_cnt_reg[15]/C
                         clock pessimism              0.552 100005.312    
                         clock uncertainty           -0.035 100005.273    
    SLICE_X111Y80        FDCE (Setup_fdce_C_D)        0.069 100005.344    seg7/div_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                      100005.336    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                              99996.820    

Slack (MET) :             99996.828ns  (required time - arrival time)
  Source:                 seg7/div_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            seg7/div_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (sys_clk rise@100000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.818ns (25.500%)  route 2.390ns (74.500%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 100004.758 - 100000.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.228     3.658    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.743 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.309    seg7/CLK
    SLICE_X111Y80        FDCE                                         r  seg7/div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDCE (Prop_fdce_C_Q)         0.379     5.688 f  seg7/div_cnt_reg[14]/Q
                         net (fo=2, routed)           0.555     6.243    seg7/div_cnt_reg_n_0_[14]
    SLICE_X111Y80        LUT4 (Prop_lut4_I3_O)        0.105     6.348 r  seg7/div_cnt[15]_i_5/O
                         net (fo=1, routed)           0.426     6.774    seg7/div_cnt[15]_i_5_n_0
    SLICE_X111Y79        LUT5 (Prop_lut5_I4_O)        0.105     6.879 r  seg7/div_cnt[15]_i_4/O
                         net (fo=1, routed)           0.629     7.507    seg7/div_cnt[15]_i_4_n_0
    SLICE_X111Y77        LUT6 (Prop_lut6_I5_O)        0.105     7.612 r  seg7/div_cnt[15]_i_2/O
                         net (fo=16, routed)          0.780     8.392    seg7/div_cnt[15]_i_2_n_0
    SLICE_X111Y80        LUT2 (Prop_lut2_I0_O)        0.124     8.516 r  seg7/div_cnt[13]_i_1__0/O
                         net (fo=1, routed)           0.000     8.516    seg7/div_cnt[13]
    SLICE_X111Y80        FDCE                                         r  seg7/div_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)100000.000 100000.000 r  
    Y8                                                0.000 100000.000 r  clk (IN)
                         net (fo=0)                   0.000 100000.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         1.363 100001.367 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.908 100003.273    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 100003.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.408 100004.758    seg7/CLK
    SLICE_X111Y80        FDCE                                         r  seg7/div_cnt_reg[13]/C
                         clock pessimism              0.552 100005.312    
                         clock uncertainty           -0.035 100005.273    
    SLICE_X111Y80        FDCE (Setup_fdce_C_D)        0.069 100005.344    seg7/div_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                      100005.336    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                              99996.828    

Slack (MET) :             99996.852ns  (required time - arrival time)
  Source:                 div_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            div_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (sys_clk rise@100000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.748ns (23.526%)  route 2.431ns (76.474%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 100004.586 - 100000.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.228     3.658    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.743 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.393     5.136    clk_IBUF_BUFG
    SLICE_X50Y43         FDCE                                         r  div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDCE (Prop_fdce_C_Q)         0.433     5.569 f  div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.663     6.232    div_cnt_reg_n_0_[1]
    SLICE_X50Y43         LUT4 (Prop_lut4_I1_O)        0.105     6.337 r  div_cnt[14]_i_5/O
                         net (fo=1, routed)           0.767     7.104    div_cnt[14]_i_5_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I1_O)        0.105     7.209 r  div_cnt[14]_i_2/O
                         net (fo=15, routed)          1.001     8.210    div_cnt[14]_i_2_n_0
    SLICE_X50Y43         LUT2 (Prop_lut2_I0_O)        0.105     8.315 r  div_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     8.315    div_cnt[1]
    SLICE_X50Y43         FDCE                                         r  div_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)100000.000 100000.000 r  
    Y8                                                0.000 100000.000 r  clk (IN)
                         net (fo=0)                   0.000 100000.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         1.363 100001.367 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.908 100003.273    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 100003.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.241 100004.594    clk_IBUF_BUFG
    SLICE_X50Y43         FDCE                                         r  div_cnt_reg[1]/C
                         clock pessimism              0.546 100005.141    
                         clock uncertainty           -0.035 100005.102    
    SLICE_X50Y43         FDCE (Setup_fdce_C_D)        0.072 100005.172    div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                      100005.172    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                              99996.852    

Slack (MET) :             99996.852ns  (required time - arrival time)
  Source:                 seg7/div_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            seg7/div_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (sys_clk rise@100000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.799ns (25.749%)  route 2.304ns (74.251%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 100004.750 - 100000.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.228     3.658    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.743 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.309    seg7/CLK
    SLICE_X111Y80        FDCE                                         r  seg7/div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDCE (Prop_fdce_C_Q)         0.379     5.688 f  seg7/div_cnt_reg[14]/Q
                         net (fo=2, routed)           0.555     6.243    seg7/div_cnt_reg_n_0_[14]
    SLICE_X111Y80        LUT4 (Prop_lut4_I3_O)        0.105     6.348 r  seg7/div_cnt[15]_i_5/O
                         net (fo=1, routed)           0.426     6.774    seg7/div_cnt[15]_i_5_n_0
    SLICE_X111Y79        LUT5 (Prop_lut5_I4_O)        0.105     6.879 r  seg7/div_cnt[15]_i_4/O
                         net (fo=1, routed)           0.629     7.507    seg7/div_cnt[15]_i_4_n_0
    SLICE_X111Y77        LUT6 (Prop_lut6_I5_O)        0.105     7.612 r  seg7/div_cnt[15]_i_2/O
                         net (fo=16, routed)          0.694     8.307    seg7/div_cnt[15]_i_2_n_0
    SLICE_X111Y78        LUT2 (Prop_lut2_I0_O)        0.105     8.412 r  seg7/div_cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     8.412    seg7/div_cnt[4]
    SLICE_X111Y78        FDCE                                         r  seg7/div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)100000.000 100000.000 r  
    Y8                                                0.000 100000.000 r  clk (IN)
                         net (fo=0)                   0.000 100000.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         1.363 100001.367 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.908 100003.273    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 100003.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.405 100004.758    seg7/CLK
    SLICE_X111Y78        FDCE                                         r  seg7/div_cnt_reg[4]/C
                         clock pessimism              0.527 100005.281    
                         clock uncertainty           -0.035 100005.242    
    SLICE_X111Y78        FDCE (Setup_fdce_C_D)        0.030 100005.273    seg7/div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                      100005.266    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                              99996.852    

Slack (MET) :             99996.852ns  (required time - arrival time)
  Source:                 seg7/div_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            seg7/div_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (sys_clk rise@100000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.799ns (25.749%)  route 2.304ns (74.251%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 100004.750 - 100000.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.228     3.658    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.743 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.309    seg7/CLK
    SLICE_X111Y80        FDCE                                         r  seg7/div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDCE (Prop_fdce_C_Q)         0.379     5.688 f  seg7/div_cnt_reg[14]/Q
                         net (fo=2, routed)           0.555     6.243    seg7/div_cnt_reg_n_0_[14]
    SLICE_X111Y80        LUT4 (Prop_lut4_I3_O)        0.105     6.348 r  seg7/div_cnt[15]_i_5/O
                         net (fo=1, routed)           0.426     6.774    seg7/div_cnt[15]_i_5_n_0
    SLICE_X111Y79        LUT5 (Prop_lut5_I4_O)        0.105     6.879 r  seg7/div_cnt[15]_i_4/O
                         net (fo=1, routed)           0.629     7.507    seg7/div_cnt[15]_i_4_n_0
    SLICE_X111Y77        LUT6 (Prop_lut6_I5_O)        0.105     7.612 r  seg7/div_cnt[15]_i_2/O
                         net (fo=16, routed)          0.694     8.307    seg7/div_cnt[15]_i_2_n_0
    SLICE_X111Y78        LUT2 (Prop_lut2_I0_O)        0.105     8.412 r  seg7/div_cnt[7]_i_1__0/O
                         net (fo=1, routed)           0.000     8.412    seg7/div_cnt[7]
    SLICE_X111Y78        FDCE                                         r  seg7/div_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)100000.000 100000.000 r  
    Y8                                                0.000 100000.000 r  clk (IN)
                         net (fo=0)                   0.000 100000.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         1.363 100001.367 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.908 100003.273    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 100003.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.405 100004.758    seg7/CLK
    SLICE_X111Y78        FDCE                                         r  seg7/div_cnt_reg[7]/C
                         clock pessimism              0.527 100005.281    
                         clock uncertainty           -0.035 100005.242    
    SLICE_X111Y78        FDCE (Setup_fdce_C_D)        0.032 100005.273    seg7/div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                      100005.266    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                              99996.852    

Slack (MET) :             99996.883ns  (required time - arrival time)
  Source:                 div_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            div_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (sys_clk rise@100000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.758ns (23.766%)  route 2.431ns (76.234%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 100004.586 - 100000.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.228     3.658    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.743 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.393     5.136    clk_IBUF_BUFG
    SLICE_X50Y43         FDCE                                         r  div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDCE (Prop_fdce_C_Q)         0.433     5.569 f  div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.663     6.232    div_cnt_reg_n_0_[1]
    SLICE_X50Y43         LUT4 (Prop_lut4_I1_O)        0.105     6.337 r  div_cnt[14]_i_5/O
                         net (fo=1, routed)           0.767     7.104    div_cnt[14]_i_5_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I1_O)        0.105     7.209 r  div_cnt[14]_i_2/O
                         net (fo=15, routed)          1.001     8.210    div_cnt[14]_i_2_n_0
    SLICE_X50Y43         LUT2 (Prop_lut2_I0_O)        0.115     8.325 r  div_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     8.325    div_cnt[3]
    SLICE_X50Y43         FDCE                                         r  div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)100000.000 100000.000 r  
    Y8                                                0.000 100000.000 r  clk (IN)
                         net (fo=0)                   0.000 100000.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         1.363 100001.367 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.908 100003.273    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 100003.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.241 100004.594    clk_IBUF_BUFG
    SLICE_X50Y43         FDCE                                         r  div_cnt_reg[3]/C
                         clock pessimism              0.546 100005.141    
                         clock uncertainty           -0.035 100005.102    
    SLICE_X50Y43         FDCE (Setup_fdce_C_D)        0.106 100005.211    div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                      100005.211    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                              99996.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 seg7/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            seg7/div_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.883%)  route 0.166ns (47.117%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.114     1.380    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.406 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.628     2.034    seg7/CLK
    SLICE_X111Y77        FDCE                                         r  seg7/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDCE (Prop_fdce_C_Q)         0.141     2.175 f  seg7/div_cnt_reg[0]/Q
                         net (fo=3, routed)           0.166     2.341    seg7/div_cnt_reg_n_0_[0]
    SLICE_X111Y77        LUT1 (Prop_lut1_I0_O)        0.045     2.386 r  seg7/div_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.386    seg7/div_cnt[0]
    SLICE_X111Y77        FDCE                                         r  seg7/div_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.288     1.742    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.897     2.668    seg7/CLK
    SLICE_X111Y77        FDCE                                         r  seg7/div_cnt_reg[0]/C
                         clock pessimism             -0.634     2.034    
    SLICE_X111Y77        FDCE (Hold_fdce_C_D)         0.091     2.125    seg7/div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 scan_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            scan_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.553%)  route 0.174ns (45.447%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.594ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.114     1.380    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.406 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.962    clk_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  scan_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     2.126 r  scan_clk_reg/Q
                         net (fo=2, routed)           0.174     2.300    scan_clk_reg_n_0_BUFG_inst_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.345 r  scan_clk_i_1/O
                         net (fo=1, routed)           0.000     2.345    scan_clk_i_1_n_0
    SLICE_X50Y46         FDCE                                         r  scan_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.288     1.742    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.823     2.594    clk_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  scan_clk_reg/C
                         clock pessimism             -0.632     1.962    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.120     2.082    scan_clk_reg
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 div_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            div_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.176%)  route 0.244ns (53.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.594ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.114     1.380    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.406 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.962    clk_IBUF_BUFG
    SLICE_X50Y44         FDCE                                         r  div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.164     2.126 f  div_cnt_reg[0]/Q
                         net (fo=3, routed)           0.244     2.370    div_cnt_reg_n_0_[0]
    SLICE_X50Y44         LUT1 (Prop_lut1_I0_O)        0.045     2.415 r  div_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.415    div_cnt[0]
    SLICE_X50Y44         FDCE                                         r  div_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.288     1.742    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.823     2.594    clk_IBUF_BUFG
    SLICE_X50Y44         FDCE                                         r  div_cnt_reg[0]/C
                         clock pessimism             -0.632     1.962    
    SLICE_X50Y44         FDCE (Hold_fdce_C_D)         0.121     2.083    div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 seg7/scan_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            seg7/scan_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.226ns (48.988%)  route 0.235ns (51.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.114     1.380    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.406 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.628     2.034    seg7/CLK
    SLICE_X111Y77        FDCE                                         r  seg7/scan_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDCE (Prop_fdce_C_Q)         0.128     2.162 r  seg7/scan_clk_reg/Q
                         net (fo=3, routed)           0.235     2.397    seg7/scan_clk_reg_n_0
    SLICE_X111Y77        LUT2 (Prop_lut2_I1_O)        0.098     2.495 r  seg7/scan_clk_i_1__0/O
                         net (fo=1, routed)           0.000     2.495    seg7/scan_clk_i_1__0_n_0
    SLICE_X111Y77        FDCE                                         r  seg7/scan_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.288     1.742    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.897     2.668    seg7/CLK
    SLICE_X111Y77        FDCE                                         r  seg7/scan_clk_reg/C
                         clock pessimism             -0.634     2.034    
    SLICE_X111Y77        FDCE (Hold_fdce_C_D)         0.107     2.141    seg7/scan_clk_reg
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 seg7/div_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            seg7/div_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.237ns (41.668%)  route 0.332ns (58.332%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.114     1.380    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.406 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.628     2.034    seg7/CLK
    SLICE_X111Y77        FDCE                                         r  seg7/div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDCE (Prop_fdce_C_Q)         0.141     2.175 f  seg7/div_cnt_reg[2]/Q
                         net (fo=2, routed)           0.231     2.406    seg7/div_cnt_reg_n_0_[2]
    SLICE_X111Y77        LUT6 (Prop_lut6_I4_O)        0.045     2.451 r  seg7/div_cnt[15]_i_2/O
                         net (fo=16, routed)          0.101     2.552    seg7/div_cnt[15]_i_2_n_0
    SLICE_X111Y77        LUT2 (Prop_lut2_I0_O)        0.051     2.603 r  seg7/div_cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.603    seg7/div_cnt[3]
    SLICE_X111Y77        FDCE                                         r  seg7/div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.288     1.742    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.897     2.668    seg7/CLK
    SLICE_X111Y77        FDCE                                         r  seg7/div_cnt_reg[3]/C
                         clock pessimism             -0.634     2.034    
    SLICE_X111Y77        FDCE (Hold_fdce_C_D)         0.107     2.141    seg7/div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 seg7/div_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            seg7/div_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.231ns (41.046%)  route 0.332ns (58.954%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.114     1.380    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.406 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.628     2.034    seg7/CLK
    SLICE_X111Y77        FDCE                                         r  seg7/div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDCE (Prop_fdce_C_Q)         0.141     2.175 f  seg7/div_cnt_reg[2]/Q
                         net (fo=2, routed)           0.231     2.406    seg7/div_cnt_reg_n_0_[2]
    SLICE_X111Y77        LUT6 (Prop_lut6_I4_O)        0.045     2.451 r  seg7/div_cnt[15]_i_2/O
                         net (fo=16, routed)          0.101     2.552    seg7/div_cnt[15]_i_2_n_0
    SLICE_X111Y77        LUT2 (Prop_lut2_I0_O)        0.045     2.597 r  seg7/div_cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.597    seg7/div_cnt[2]
    SLICE_X111Y77        FDCE                                         r  seg7/div_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.288     1.742    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.897     2.668    seg7/CLK
    SLICE_X111Y77        FDCE                                         r  seg7/div_cnt_reg[2]/C
                         clock pessimism             -0.634     2.034    
    SLICE_X111Y77        FDCE (Hold_fdce_C_D)         0.092     2.126    seg7/div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 seg7/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            seg7/div_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.360ns (61.458%)  route 0.226ns (38.542%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.114     1.380    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.406 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.628     2.034    seg7/CLK
    SLICE_X111Y78        FDCE                                         r  seg7/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDCE (Prop_fdce_C_Q)         0.141     2.175 r  seg7/div_cnt_reg[7]/Q
                         net (fo=2, routed)           0.067     2.242    seg7/div_cnt_reg_n_0_[7]
    SLICE_X110Y78        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.353 r  seg7/div_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.159     2.512    seg7/data0[7]
    SLICE_X111Y78        LUT2 (Prop_lut2_I1_O)        0.108     2.620 r  seg7/div_cnt[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.620    seg7/div_cnt[7]
    SLICE_X111Y78        FDCE                                         r  seg7/div_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.288     1.742    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     2.669    seg7/CLK
    SLICE_X111Y78        FDCE                                         r  seg7/div_cnt_reg[7]/C
                         clock pessimism             -0.635     2.034    
    SLICE_X111Y78        FDCE (Hold_fdce_C_D)         0.092     2.126    seg7/div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 seg7/div_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            seg7/div_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.358ns (60.727%)  route 0.232ns (39.273%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.114     1.380    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.406 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.630     2.036    seg7/CLK
    SLICE_X111Y80        FDCE                                         r  seg7/div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDCE (Prop_fdce_C_Q)         0.141     2.177 r  seg7/div_cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     2.244    seg7/div_cnt_reg_n_0_[14]
    SLICE_X110Y80        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.354 r  seg7/div_cnt0_carry__2/O[1]
                         net (fo=1, routed)           0.164     2.519    seg7/data0[14]
    SLICE_X111Y80        LUT2 (Prop_lut2_I1_O)        0.107     2.626 r  seg7/div_cnt[14]_i_1__0/O
                         net (fo=1, routed)           0.000     2.626    seg7/div_cnt[14]
    SLICE_X111Y80        FDCE                                         r  seg7/div_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.288     1.742    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.900     2.671    seg7/CLK
    SLICE_X111Y80        FDCE                                         r  seg7/div_cnt_reg[14]/C
                         clock pessimism             -0.635     2.036    
    SLICE_X111Y80        FDCE (Hold_fdce_C_D)         0.092     2.128    seg7/div_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 seg7/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            seg7/div_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.399ns (65.349%)  route 0.212ns (34.651%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.114     1.380    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.406 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.628     2.034    seg7/CLK
    SLICE_X111Y78        FDCE                                         r  seg7/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDCE (Prop_fdce_C_Q)         0.141     2.175 r  seg7/div_cnt_reg[7]/Q
                         net (fo=2, routed)           0.067     2.242    seg7/div_cnt_reg_n_0_[7]
    SLICE_X110Y78        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.386 r  seg7/div_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.145     2.531    seg7/data0[8]
    SLICE_X111Y78        LUT2 (Prop_lut2_I1_O)        0.114     2.645 r  seg7/div_cnt[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.645    seg7/div_cnt[8]
    SLICE_X111Y78        FDCE                                         r  seg7/div_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.288     1.742    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     2.669    seg7/CLK
    SLICE_X111Y78        FDCE                                         r  seg7/div_cnt_reg[8]/C
                         clock pessimism             -0.635     2.034    
    SLICE_X111Y78        FDCE (Hold_fdce_C_D)         0.107     2.141    seg7/div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 div_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            div_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.386ns (60.096%)  route 0.256ns (39.904%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.594ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.114     1.380    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.406 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.962    clk_IBUF_BUFG
    SLICE_X50Y44         FDCE                                         r  div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.164     2.126 r  div_cnt_reg[5]/Q
                         net (fo=2, routed)           0.112     2.237    div_cnt_reg_n_0_[5]
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.352 r  div_cnt_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.145     2.497    div_cnt_reg[8]_i_2_n_7
    SLICE_X50Y44         LUT2 (Prop_lut2_I1_O)        0.107     2.604 r  div_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.604    div_cnt[5]
    SLICE_X50Y44         FDCE                                         r  div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y8                   IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.288     1.742    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.823     2.594    clk_IBUF_BUFG
    SLICE_X50Y44         FDCE                                         r  div_cnt_reg[5]/C
                         clock pessimism             -0.632     1.962    
    SLICE_X50Y44         FDCE (Hold_fdce_C_D)         0.120     2.082    div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.522    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 50000.000 }
Period(ns):         100000.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         100000.000  99998.406  BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100000.000  99999.000  SLICE_X50Y44   div_cnt_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         100000.000  99999.000  SLICE_X50Y44   div_cnt_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         100000.000  99999.000  SLICE_X50Y44   div_cnt_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         100000.000  99999.000  SLICE_X50Y44   div_cnt_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         100000.000  99999.000  SLICE_X50Y45   div_cnt_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         100000.000  99999.000  SLICE_X50Y46   scan_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         100000.000  99999.000  SLICE_X111Y77  seg7/div_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100000.000  99999.000  SLICE_X111Y79  seg7/div_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100000.000  99999.000  SLICE_X111Y80  seg7/div_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         49999.996   49999.500  SLICE_X111Y77  seg7/div_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         49999.996   49999.500  SLICE_X111Y77  seg7/div_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         49999.996   49999.500  SLICE_X111Y77  seg7/div_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         49999.996   49999.500  SLICE_X111Y77  seg7/div_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         49999.996   49999.500  SLICE_X111Y78  seg7/div_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         49999.996   49999.500  SLICE_X111Y78  seg7/div_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         49999.996   49999.500  SLICE_X111Y78  seg7/div_cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         49999.996   49999.500  SLICE_X111Y78  seg7/div_cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         49999.996   49999.500  SLICE_X111Y77  seg7/scan_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50000.000   49999.500  SLICE_X50Y44   div_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50000.000   49999.500  SLICE_X50Y44   div_cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50000.000   49999.500  SLICE_X50Y44   div_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50000.000   49999.500  SLICE_X50Y44   div_cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50000.000   49999.500  SLICE_X50Y44   div_cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50000.000   49999.500  SLICE_X50Y44   div_cnt_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50000.000   49999.500  SLICE_X50Y44   div_cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50000.000   49999.500  SLICE_X50Y44   div_cnt_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50000.000   49999.500  SLICE_X50Y44   div_cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50000.000   49999.500  SLICE_X50Y45   div_cnt_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50000.000   49999.500  SLICE_X50Y45   div_cnt_reg[9]/C



