# Experiment-07- Encoders-and-decoders 
### AIM: 
To implement 8 to 3 Encoder and  3to8 Decoder using verilog and validate its outputs

### HARDWARE REQUIRED: 
– PC, Cyclone II , USB flasher
### SOFTWARE REQUIRED: 
Quartus prime

### THEORY 

## Encoders
Binary code of N digits can be used to store 2N distinct elements of coded information. This is what encoders and decoders are used for. Encoders convert 2N lines of input into a code of N bits and Decoders decode the N bits into 2N lines.

1. Encoders –
An encoder is a combinational circuit that converts binary information in the form of a 2N input lines into N output lines, which represent N bit code for the input. For simple encoders, it is assumed that only one input line is active at a time.

As an example, let’s consider Octal to Binary encoder. As shown in the following figure, an octal-to-binary encoder takes 8 input lines and generates 3 output lines.

![image](https://user-images.githubusercontent.com/36288975/171543588-bc0746df-a173-4b35-989e-5fb7d385fe8a.png)
## Figure -01 3 to 8 Encoder 


Implementation –

X = D4 + D5 + D6 + D7
Y = D2 +D3 + D6 + D7
Z = D1 + D3 + D5 + D7 
Hence, the encoder can be realised with OR gates as follows:


![image](https://user-images.githubusercontent.com/36288975/171543740-68403b82-aa93-4c98-9343-f32b14885a2e.png)
## Figure -02 3 to 8 Encoder implenentation 

 ### Decoders 
A decoder does the opposite job of an encoder. It is a combinational circuit that converts n lines of input into 2n lines of output.

Let’s take an example of 3-to-8 line decoder.
Implementation –
D0 is high when X = 0, Y = 0 and Z = 0. Hence,

D0 = X’ Y’ Z’ 
Similarly,

D1 = X’ Y’ Z
D2 = X’ Y Z’
D3 = X’ Y Z
D4 = X Y’ Z’
D5 = X Y’ Z
D6 = X Y Z’
D7 = X Y Z 


![image](https://user-images.githubusercontent.com/36288975/171543978-ee2d0671-2846-40a1-8705-507fd6287a49.png)
## Figure -03 8 to 3 Decoder 



![image](https://user-images.githubusercontent.com/36288975/171543866-5a6eace6-8683-49d7-9c4f-a7cb30ec3035.png)
## Figure -04 8 to 3 Decoder implementation 

### Procedure

Step 1: Open Quartus II and select new project and choose the file location.

Step 2: Module Declaration. Module should have the file name.

Step 3: Input-Output Delecaration.

Step 4: Use assign to define the functionality of logic circuits.

Step 5: At the end give endmodule.

Step 6: Run the program and choose RTL viewer to get RTL realization.




### PROGRAM 
/*
Program for Endocers and Decoders  and verify its truth table in quartus using Verilog programming.

Developed by: Ashwin Kumar.S

RegisterNumber:  212222240013
*/

### ENCODER:

```
module enc(a0,a1,a2,y0,y1,y2,y3,y4,y5,y6,y7);
input y0,y1,y2,y3,y4,y5,y6,y7;
output a0,a1,a2;
or(a0,y7,y5,y3,y1);
or(a1,y7,y6,y3,y2);
or(a2,y7,y6,y5,y4);
endmodule
```

### DECODER

```
module dec (a0,a1,a2,y0,y1,y2,y3,y4,y5,y6,y7);
input a0,a1,a2;
output y0,y1,y2,y3,y4,y5,y6,y7;
wire a0bar,a1bar,a2bar;
not(a0bar,a0);
not(a1bar,a1);
not(a2bar,a2);
and(y0,a0bar,a1bar,a2bar);
and(y1,a0,a1bar,a2bar);
and(y2,a0bar,a1,a2bar);
and(y3,a0,a1,a2bar);
and(y4,a0bar,a1bar,a2);
and(y5,a0,a1bar,a2);
and(y6,a0bar,a1,a2);
and(y7,a0,a1,a2);
endmodule
```

### RTL LOGIC:

### ENCODER:

![RTL_ENCODER](https://github.com/Ashwinkumar-03/Experiment-08-Encoders-and-decoders-/assets/118663725/fa2f200d-6f09-4628-ac73-8c935aca108a)

### DECODER

![RTL_DECODER](https://github.com/Ashwinkumar-03/Experiment-08-Encoders-and-decoders-/assets/118663725/1369ed13-d14b-499e-81bd-a8d569d40d4e)







### TIMING DIGRAMS  

### ENCODER:

![WF_EN](https://github.com/Ashwinkumar-03/Experiment-08-Encoders-and-decoders-/assets/118663725/03b5aaca-4445-4e15-ae38-1ba067a4f51c)

### DECODER

![WF_DE](https://github.com/Ashwinkumar-03/Experiment-08-Encoders-and-decoders-/assets/118663725/609c9d0f-71ab-48c0-9b54-8c258ded4051)


### TRUTH TABLE 

### ENCODER:

![TT_EN](https://github.com/Ashwinkumar-03/Experiment-08-Encoders-and-decoders-/assets/118663725/c2d9e00e-622a-457c-98e6-1df7e4dc9bf8)

### DECODER

![TT_DE](https://github.com/Ashwinkumar-03/Experiment-08-Encoders-and-decoders-/assets/118663725/9c0db7b3-6141-45ec-92b7-0f395bc3a204)



### RESULTS 

Thus, 8 to 3 Encoder and 3 to 8 Decoder is implemented using verilog and its outputs is validated.


