---
layout: default
title: About me
---
## Profile
- Student at Information Security Engineering Program, University of Electro-Communications
- Twitter : @Cra2yPierr0t
- Github : @Cra2yPierr0t
- blog(hatena) : [VVVVVVVVVVVVLSI](https://cra2ypierr0t.hatenablog.jp/)
- blog(vlsi.jp) : [VLSI.jp](vlsi.jp)
- email : Cra2yPierr0t[at]vlsi[dot]jp

## Interests
- Computer Architecture
- Digital circuit design 
- FPGA
- HPC
- Operating Systems

## Publications

- [Kazuhide Uchiyama, Yuki Azuma: "Design Experience: “The Journey of Two Novice LSI Enthusiasts: Tape-Out of CPU+RAM in Just One Month”, 2023 Symposium on VLSI Technologies and Circuits Workshop1 "Open Source PDKs and EDAs, Community Experiences toward Democratization of Chip Design"](https://www.vlsisymposium.org/workshop1.html)
- [内山 一秀, 東 佑輝: "半導体設計について何も知らない素人が1ヶ月で8bitCPUをテープアウトした話", RISC-V Day Tokyo 2023 Summer RISC-Vオープン半導体エコシステム＋先端研究](https://riscv.or.jp/risc-v-day-tokyo-2023-summer/)

## Background
- (2022/5 - Present) : Intern at PEZY Computing Inc.
- (2022/5 - Present) : Intern at TIER IV, Inc.
- (2019/4 - Preesnt) : Student at Information Security Engineering Program, University of Electro-Communications
- (2020/9 - 2020/9)  : Engineer at ConnectFree
