timestamp 1755744555
version 8.3
tech tsmc
style TSMC0.18um(tsmc18)from:t24i
scale 1000 1 6
resistclasses 6900 7800 946000 946000 1 8000 8000 80 80 80 80 80 40
node "a_154_n129#" 10 0 154 -129 ndif 117 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59_n129#" 10 0 59 -129 ndif 117 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59_n83#" 206 705.553 59 -83 pdif 99 40 117 44 0 0 0 0 0 0 743 274 0 0 575 164 0 0 0 0 0 0 0 0 0 0
node "a_155_n38#" 10 0 155 -38 ndif 117 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_60_n38#" 10 0 60 -38 ndif 117 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "Gnd" 269 1191.27 9 -39 ndif 470 194 320 160 0 0 0 0 0 0 0 0 0 0 3606 950 0 0 0 0 0 0 0 0 0 0
node "q" 403 842.271 155 8 pdif 99 40 117 44 0 0 0 0 0 0 701 374 0 0 575 164 0 0 0 0 0 0 0 0 0 0
node "a_n29_n113#" 434 1373.9 -29 -113 p 120 44 108 42 0 0 0 0 0 0 1394 548 0 0 472 134 0 0 0 0 0 0 0 0 0 0
node "q_bar" 408 1128.02 154 -83 pdif 99 40 117 44 0 0 0 0 0 0 1057 462 0 0 575 164 0 0 0 0 0 0 0 0 0 0
node "a_60_8#" 206 705.553 60 8 pdif 99 40 117 44 0 0 0 0 0 0 743 274 0 0 575 164 0 0 0 0 0 0 0 0 0 0
node "clk" 270 716.985 72 -133 p 0 0 0 0 0 0 0 0 0 0 584 288 0 0 742 276 392 126 0 0 0 0 0 0 0 0
node "D" 297 592.566 5 -43 p 0 0 0 0 0 0 0 0 0 0 790 352 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd" 20072 2873.79 -15 0 nw 352 168 819 344 7003 800 0 0 0 0 0 0 0 0 4610 1214 0 0 0 0 0 0 0 0 0 0
cap "a_n29_n113#" "vdd" 110.492
cap "Gnd" "vdd" 900.393
cap "clk" "vdd" 251.324
cap "Gnd" "a_n29_n113#" 27.348
cap "clk" "Gnd" 114.069
cap "q" "q_bar" 621.779
cap "D" "vdd" 156.356
cap "q_bar" "vdd" 140.806
cap "D" "a_n29_n113#" 33.904
cap "a_60_8#" "vdd" 113.458
cap "q" "vdd" 134.846
cap "a_59_n83#" "vdd" 113.458
cap "clk" "a_60_8#" 321.083
cap "q" "Gnd" 32.9814
cap "a_59_n83#" "Gnd" 52.7703
cap "a_59_n83#" "clk" 281.781
fet nfet 167 -129 168 -128 36 26 "Gnd!" "q" 8 0 "a_154_n129#" 9 0 "q_bar" 9 0
fet nfet 150 -129 151 -128 36 26 "Gnd!" "a_59_n83#" 8 0 "Gnd" 9 0 "a_154_n129#" 9 0
fet nfet 72 -129 73 -128 36 26 "Gnd!" "clk" 8 0 "a_59_n129#" 9 0 "a_59_n83#" 9 0
fet nfet 55 -129 56 -128 36 26 "Gnd!" "a_n29_n113#" 8 0 "Gnd" 9 0 "a_59_n129#" 9 0
fet pfet 167 -83 168 -82 36 26 "vdd" "q" 8 0 "q_bar" 9 0 "vdd" 9 0
fet pfet 150 -83 151 -82 36 26 "vdd" "a_59_n83#" 8 0 "vdd" 9 0 "q_bar" 9 0
fet pfet 72 -83 73 -82 36 26 "vdd" "clk" 8 0 "a_59_n83#" 9 0 "vdd" 9 0
fet pfet 55 -83 56 -82 36 26 "vdd" "a_n29_n113#" 8 0 "vdd" 9 0 "a_59_n83#" 9 0
fet nfet 168 -38 169 -37 36 26 "Gnd!" "q_bar" 8 0 "a_155_n38#" 9 0 "q" 9 0
fet nfet 151 -38 152 -37 36 26 "Gnd!" "a_60_8#" 8 0 "Gnd" 9 0 "a_155_n38#" 9 0
fet nfet 73 -38 74 -37 36 26 "Gnd!" "clk" 8 0 "a_60_n38#" 9 0 "a_60_8#" 9 0
fet nfet 56 -38 57 -37 36 26 "Gnd!" "D" 8 0 "Gnd" 9 0 "a_60_n38#" 9 0
fet nfet 5 -39 6 -38 40 28 "Gnd!" "D" 8 0 "a_n29_n113#" 10 0 "Gnd" 10 0
fet pfet 168 8 169 9 36 26 "vdd" "q_bar" 8 0 "q" 9 0 "vdd" 9 0
fet pfet 151 8 152 9 36 26 "vdd" "a_60_8#" 8 0 "vdd" 9 0 "q" 9 0
fet pfet 73 8 74 9 36 26 "vdd" "clk" 8 0 "a_60_8#" 9 0 "vdd" 9 0
fet pfet 56 8 57 9 36 26 "vdd" "D" 8 0 "vdd" 9 0 "a_60_8#" 9 0
fet pfet 5 8 6 9 36 26 "vdd" "D" 8 0 "a_n29_n113#" 9 0 "vdd" 9 0
