# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../10619348_RL_proj.srcs/sim_1/new/in_first_wz.vhd" \

# Do not sort compile order
nosort
