# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Dflipflop.srcs/sources_1/new/D_FLIPFLOP_SOURCE.vhd" \
"../../../../Dflipflop.srcs/sim_1/new/DFF_tb.vhd" \

# Do not sort compile order
nosort
