--------------------------------------------------------------------------------
Release 14.1 Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/usr/local/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle silent -v 3
-s 3 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr
top_level.pcf -ucf top_level.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: pll_unit/clk_syn.pll_unit/PLL_ADV/CLKOUT0
  Logical resource: pll_unit/clk_syn.pll_unit/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: pll_unit/pll_clk<0>
--------------------------------------------------------------------------------
Slack: 3.075ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: pll_unit/clk_syn.pll_unit/PLL_ADV/CLKOUT1
  Logical resource: pll_unit/clk_syn.pll_unit/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: pll_unit/pll_clk<1>
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: pll_unit/clk_syn.pll_unit/PLL_ADV/CLKIN1
  Logical resource: pll_unit/clk_syn.pll_unit/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: pll_unit/clk_syn.pll_unit/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_1000_MHz = PERIOD TIMEGRP "sys_clk_1000_MHz" 1000 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_250_MHz = PERIOD TIMEGRP "sys_clk_250_MHz" 250 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.059ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_250_MHz = PERIOD TIMEGRP "sys_clk_250_MHz" 250 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.941ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: slow_io_units[2].ddrserdes_unit/ibuf<0>/CLK0
  Logical resource: slow_io_units[2].ddrserdes_unit/ibuf_0/CLK0
  Location pin: ILOGIC_X18Y19.CLK0
  Clock network: clk_250_MHz
--------------------------------------------------------------------------------
Slack: 2.941ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: slow_io_units[5].ddrserdes_unit/ibuf<0>/CLK0
  Logical resource: slow_io_units[5].ddrserdes_unit/ibuf_0/CLK0
  Location pin: ILOGIC_X7Y61.CLK0
  Clock network: clk_250_MHz
--------------------------------------------------------------------------------
Slack: 2.941ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: slow_io_units[6].ddrserdes_unit/ibuf<0>/CLK0
  Logical resource: slow_io_units[6].ddrserdes_unit/ibuf_0/CLK0
  Location pin: ILOGIC_X8Y62.CLK0
  Clock network: clk_250_MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_125_MHz = PERIOD TIMEGRP "sys_clk_125_MHz" 125 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_125_MHz = PERIOD TIMEGRP "sys_clk_125_MHz" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: global_fifo_unit/Mram_data1/CLKA
  Logical resource: global_fifo_unit/Mram_data1/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_125_MHz
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: global_fifo_unit/Mram_data1/CLKB
  Logical resource: global_fifo_unit/Mram_data1/CLKB
  Location pin: RAMB16_X0Y4.CLKB
  Clock network: clk_125_MHz
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: global_fifo_unit/Mram_data2/CLKA
  Logical resource: global_fifo_unit/Mram_data2/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: clk_125_MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_unit_pll_clk_1_ = PERIOD TIMEGRP 
"pll_unit_pll_clk_1_" TS_sys_clk_pin *         2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 80 paths analyzed, 80 endpoints analyzed, 16 failing endpoints
 16 timing errors detected. (16 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.656ns.
--------------------------------------------------------------------------------

Paths for end point fast_io_units[1].serdes_unit/data_int_1 (SLICE_X1Y33.B6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fast_io_units[1].serdes_unit/serdes_syn.serdes_unit (FF)
  Destination:          fast_io_units[1].serdes_unit/data_int_1 (FF)
  Requirement:          1.000ns
  Data Path Delay:      2.085ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.127ns (1.445 - 2.572)
  Source Clock:         clk_1000_MHz rising at 3.000ns
  Destination Clock:    clk_250_MHz rising at 4.000ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: fast_io_units[1].serdes_unit/serdes_syn.serdes_unit to fast_io_units[1].serdes_unit/data_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y32.Q2      Tiscko_Q              1.297   fast_io_units[1].serdes_unit/serdes_syn.serdes_unit
                                                       fast_io_units[1].serdes_unit/serdes_syn.serdes_unit
    SLICE_X1Y33.B6       net (fanout=2)        0.466   fast_io_units[1].serdes_unit/data_des<1>
    SLICE_X1Y33.CLK      Tas                   0.322   fast_io_units[1].serdes_unit/data_int<1>
                                                       fast_io_units[1].serdes_unit/Mmux_data_des[3]_data_int[7]_mux_1_OUT21
                                                       fast_io_units[1].serdes_unit/data_int_1
    -------------------------------------------------  ---------------------------
    Total                                      2.085ns (1.619ns logic, 0.466ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------

Paths for end point fast_io_units[0].serdes_unit/data_int_7 (SLICE_X0Y26.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fast_io_units[0].serdes_unit/serdes_syn.serdes_unit (FF)
  Destination:          fast_io_units[0].serdes_unit/data_int_7 (FF)
  Requirement:          1.000ns
  Data Path Delay:      2.030ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.134ns (1.438 - 2.572)
  Source Clock:         clk_1000_MHz rising at 3.000ns
  Destination Clock:    clk_250_MHz rising at 4.000ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: fast_io_units[0].serdes_unit/serdes_syn.serdes_unit to fast_io_units[0].serdes_unit/data_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y24.Q4      Tiscko_Q              1.297   fast_io_units[0].serdes_unit/serdes_syn.serdes_unit
                                                       fast_io_units[0].serdes_unit/serdes_syn.serdes_unit
    SLICE_X0Y26.D5       net (fanout=2)        0.392   fast_io_units[0].serdes_unit/data_des<3>
    SLICE_X0Y26.CLK      Tas                   0.341   fast_io_units[0].serdes_unit/data_int<7>
                                                       fast_io_units[0].serdes_unit/Mmux_data_des[3]_data_int[7]_mux_1_OUT81
                                                       fast_io_units[0].serdes_unit/data_int_7
    -------------------------------------------------  ---------------------------
    Total                                      2.030ns (1.638ns logic, 0.392ns route)
                                                       (80.7% logic, 19.3% route)

--------------------------------------------------------------------------------

Paths for end point fast_io_units[1].serdes_unit/data_int_7 (SLICE_X0Y34.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fast_io_units[1].serdes_unit/serdes_syn.serdes_unit (FF)
  Destination:          fast_io_units[1].serdes_unit/data_int_7 (FF)
  Requirement:          1.000ns
  Data Path Delay:      2.030ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.128ns (1.444 - 2.572)
  Source Clock:         clk_1000_MHz rising at 3.000ns
  Destination Clock:    clk_250_MHz rising at 4.000ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: fast_io_units[1].serdes_unit/serdes_syn.serdes_unit to fast_io_units[1].serdes_unit/data_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y32.Q4      Tiscko_Q              1.297   fast_io_units[1].serdes_unit/serdes_syn.serdes_unit
                                                       fast_io_units[1].serdes_unit/serdes_syn.serdes_unit
    SLICE_X0Y34.D5       net (fanout=2)        0.392   fast_io_units[1].serdes_unit/data_des<3>
    SLICE_X0Y34.CLK      Tas                   0.341   fast_io_units[1].serdes_unit/data_int<7>
                                                       fast_io_units[1].serdes_unit/Mmux_data_des[3]_data_int[7]_mux_1_OUT81
                                                       fast_io_units[1].serdes_unit/data_int_7
    -------------------------------------------------  ---------------------------
    Total                                      2.030ns (1.638ns logic, 0.392ns route)
                                                       (80.7% logic, 19.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_unit_pll_clk_1_ = PERIOD TIMEGRP "pll_unit_pll_clk_1_" TS_sys_clk_pin *
        2.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fast_io_units[0].serdes_unit/data_int_7 (SLICE_X0Y26.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.201ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fast_io_units[0].serdes_unit/strobe_int (FF)
  Destination:          fast_io_units[0].serdes_unit/data_int_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.204ns (0.843 - 0.639)
  Source Clock:         clk_125_MHz rising at 0.000ns
  Destination Clock:    clk_250_MHz rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: fast_io_units[0].serdes_unit/strobe_int to fast_io_units[0].serdes_unit/data_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y27.DQ       Tcko                  0.198   fast_io_units[0].serdes_unit/strobe_int
                                                       fast_io_units[0].serdes_unit/strobe_int
    SLICE_X0Y26.D4       net (fanout=9)        0.229   fast_io_units[0].serdes_unit/strobe_int
    SLICE_X0Y26.CLK      Tah         (-Th)    -0.190   fast_io_units[0].serdes_unit/data_int<7>
                                                       fast_io_units[0].serdes_unit/Mmux_data_des[3]_data_int[7]_mux_1_OUT81
                                                       fast_io_units[0].serdes_unit/data_int_7
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.388ns logic, 0.229ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Paths for end point fast_io_units[0].serdes_unit/data_int_2 (SLICE_X1Y26.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.213ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fast_io_units[0].serdes_unit/strobe_int (FF)
  Destination:          fast_io_units[0].serdes_unit/data_int_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.204ns (0.843 - 0.639)
  Source Clock:         clk_125_MHz rising at 0.000ns
  Destination Clock:    clk_250_MHz rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: fast_io_units[0].serdes_unit/strobe_int to fast_io_units[0].serdes_unit/data_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y27.DQ       Tcko                  0.198   fast_io_units[0].serdes_unit/strobe_int
                                                       fast_io_units[0].serdes_unit/strobe_int
    SLICE_X1Y26.C4       net (fanout=9)        0.216   fast_io_units[0].serdes_unit/strobe_int
    SLICE_X1Y26.CLK      Tah         (-Th)    -0.215   fast_io_units[0].serdes_unit/data_int<3>
                                                       fast_io_units[0].serdes_unit/Mmux_data_des[3]_data_int[7]_mux_1_OUT31
                                                       fast_io_units[0].serdes_unit/data_int_2
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.413ns logic, 0.216ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point fast_io_units[1].serdes_unit/data_int_7 (SLICE_X0Y34.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.214ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fast_io_units[1].serdes_unit/strobe_int (FF)
  Destination:          fast_io_units[1].serdes_unit/data_int_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.207ns (0.849 - 0.642)
  Source Clock:         clk_125_MHz rising at 0.000ns
  Destination Clock:    clk_250_MHz rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: fast_io_units[1].serdes_unit/strobe_int to fast_io_units[1].serdes_unit/data_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y34.AQ       Tcko                  0.198   fast_io_units[1].serdes_unit/strobe_int
                                                       fast_io_units[1].serdes_unit/strobe_int
    SLICE_X0Y34.D4       net (fanout=9)        0.245   fast_io_units[1].serdes_unit/strobe_int
    SLICE_X0Y34.CLK      Tah         (-Th)    -0.190   fast_io_units[1].serdes_unit/data_int<7>
                                                       fast_io_units[1].serdes_unit/Mmux_data_des[3]_data_int[7]_mux_1_OUT81
                                                       fast_io_units[1].serdes_unit/data_int_7
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.388ns logic, 0.245ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_unit_pll_clk_1_ = PERIOD TIMEGRP "pll_unit_pll_clk_1_" TS_sys_clk_pin *
        2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.270ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: pll_unit/clk_syn.clock_buffers[1].bufg_unit/I0
  Logical resource: pll_unit/clk_syn.clock_buffers[1].bufg_unit/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: pll_unit/pll_clk<1>
--------------------------------------------------------------------------------
Slack: 2.941ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: slow_io_units[2].ddrserdes_unit/ibuf<0>/CLK0
  Logical resource: slow_io_units[2].ddrserdes_unit/ibuf_0/CLK0
  Location pin: ILOGIC_X18Y19.CLK0
  Clock network: clk_250_MHz
--------------------------------------------------------------------------------
Slack: 2.941ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: slow_io_units[5].ddrserdes_unit/ibuf<0>/CLK0
  Logical resource: slow_io_units[5].ddrserdes_unit/ibuf_0/CLK0
  Location pin: ILOGIC_X7Y61.CLK0
  Clock network: clk_250_MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_unit_pll_clk_0_ = PERIOD TIMEGRP 
"pll_unit_pll_clk_0_" TS_sys_clk_pin *         10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_unit_pll_clk_2_ = PERIOD TIMEGRP 
"pll_unit_pll_clk_2_" TS_sys_clk_pin *         1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 145795 paths analyzed, 25412 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.858ns.
--------------------------------------------------------------------------------

Paths for end point slow_io_units[13].ddrserdes_unit/data_out_0 (SLICE_X14Y17.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_io_units[13].ddrserdes_unit/ibuf_0 (FF)
  Destination:          slow_io_units[13].ddrserdes_unit/data_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.130ns (Levels of Logic = 0)
  Clock Path Skew:      -0.587ns (1.406 - 1.993)
  Source Clock:         clk_250_MHz rising at 4.000ns
  Destination Clock:    clk_125_MHz rising at 8.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: slow_io_units[13].ddrserdes_unit/ibuf_0 to slow_io_units[13].ddrserdes_unit/data_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y3.Q4       Tickq                 0.992   slow_io_units[13].ddrserdes_unit/ibuf<0>
                                                       slow_io_units[13].ddrserdes_unit/ibuf_0
    SLICE_X14Y17.AX      net (fanout=2)        2.052   slow_io_units[13].ddrserdes_unit/ibuf<0>
    SLICE_X14Y17.CLK     Tdick                 0.086   slow_io_units[13].ddrserdes_unit/data_out<4>
                                                       slow_io_units[13].ddrserdes_unit/data_out_0
    -------------------------------------------------  ---------------------------
    Total                                      3.130ns (1.078ns logic, 2.052ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point slow_io_units[15].ddrserdes_unit/data_out_0 (SLICE_X26Y10.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_io_units[15].ddrserdes_unit/ibuf_0 (FF)
  Destination:          slow_io_units[15].ddrserdes_unit/data_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.034ns (Levels of Logic = 0)
  Clock Path Skew:      -0.611ns (1.413 - 2.024)
  Source Clock:         clk_250_MHz rising at 4.000ns
  Destination Clock:    clk_125_MHz rising at 8.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: slow_io_units[15].ddrserdes_unit/ibuf_0 to slow_io_units[15].ddrserdes_unit/data_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y0.Q4       Tickq                 0.992   slow_io_units[15].ddrserdes_unit/ibuf<0>
                                                       slow_io_units[15].ddrserdes_unit/ibuf_0
    SLICE_X26Y10.AX      net (fanout=2)        1.956   slow_io_units[15].ddrserdes_unit/ibuf<0>
    SLICE_X26Y10.CLK     Tdick                 0.086   slow_io_units[15].ddrserdes_unit/data_out<4>
                                                       slow_io_units[15].ddrserdes_unit/data_out_0
    -------------------------------------------------  ---------------------------
    Total                                      3.034ns (1.078ns logic, 1.956ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point slow_io_units[4].ddrserdes_unit/data_out_0 (SLICE_X16Y50.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_io_units[4].ddrserdes_unit/ibuf_0 (FF)
  Destination:          slow_io_units[4].ddrserdes_unit/data_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.000ns (Levels of Logic = 0)
  Clock Path Skew:      -0.634ns (1.399 - 2.033)
  Source Clock:         clk_250_MHz rising at 4.000ns
  Destination Clock:    clk_125_MHz rising at 8.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: slow_io_units[4].ddrserdes_unit/ibuf_0 to slow_io_units[4].ddrserdes_unit/data_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y62.Q4      Tickq                 0.992   slow_io_units[4].ddrserdes_unit/ibuf<0>
                                                       slow_io_units[4].ddrserdes_unit/ibuf_0
    SLICE_X16Y50.AX      net (fanout=2)        1.872   slow_io_units[4].ddrserdes_unit/ibuf<0>
    SLICE_X16Y50.CLK     Tdick                 0.136   slow_io_units[4].ddrserdes_unit/data_out<4>
                                                       slow_io_units[4].ddrserdes_unit/data_out_0
    -------------------------------------------------  ---------------------------
    Total                                      3.000ns (1.128ns logic, 1.872ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_unit_pll_clk_2_ = PERIOD TIMEGRP "pll_unit_pll_clk_2_" TS_sys_clk_pin *
        1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slow_io_units[6].ddrserdes_unit/data_out_4 (SLICE_X25Y45.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slow_io_units[6].ddrserdes_unit/ibuf_1 (FF)
  Destination:          slow_io_units[6].ddrserdes_unit/data_out_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 0)
  Clock Path Skew:      0.210ns (0.818 - 0.608)
  Source Clock:         clk_250_MHz rising at 8.000ns
  Destination Clock:    clk_125_MHz rising at 8.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: slow_io_units[6].ddrserdes_unit/ibuf_1 to slow_io_units[6].ddrserdes_unit/data_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y46.AQ      Tcko                  0.200   slow_io_units[6].ddrserdes_unit/ibuf<1>
                                                       slow_io_units[6].ddrserdes_unit/ibuf_1
    SLICE_X25Y45.BX      net (fanout=1)        0.190   slow_io_units[6].ddrserdes_unit/ibuf<1>
    SLICE_X25Y45.CLK     Tckdi       (-Th)    -0.059   slow_io_units[6].ddrserdes_unit/data_out<4>
                                                       slow_io_units[6].ddrserdes_unit/data_out_4
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.259ns logic, 0.190ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Paths for end point slow_io_units[5].ddrserdes_unit/data_out_4 (SLICE_X22Y51.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slow_io_units[5].ddrserdes_unit/ibuf_1 (FF)
  Destination:          slow_io_units[5].ddrserdes_unit/data_out_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 0)
  Clock Path Skew:      0.211ns (0.811 - 0.600)
  Source Clock:         clk_250_MHz rising at 8.000ns
  Destination Clock:    clk_125_MHz rising at 8.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: slow_io_units[5].ddrserdes_unit/ibuf_1 to slow_io_units[5].ddrserdes_unit/data_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y52.AQ      Tcko                  0.234   slow_io_units[5].ddrserdes_unit/ibuf<1>
                                                       slow_io_units[5].ddrserdes_unit/ibuf_1
    SLICE_X22Y51.BX      net (fanout=1)        0.286   slow_io_units[5].ddrserdes_unit/ibuf<1>
    SLICE_X22Y51.CLK     Tckdi       (-Th)    -0.041   slow_io_units[5].ddrserdes_unit/data_out<4>
                                                       slow_io_units[5].ddrserdes_unit/data_out_4
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.275ns logic, 0.286ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point dcf_bits_unit/s_count_3 (SLICE_X10Y54.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.210ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dcf_bits_unit/sampling (FF)
  Destination:          dcf_bits_unit/s_count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.214ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.033 - 0.029)
  Source Clock:         clk_125_MHz rising at 8.000ns
  Destination Clock:    clk_125_MHz rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dcf_bits_unit/sampling to dcf_bits_unit/s_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y55.AQ      Tcko                  0.198   dcf_bits_unit/sampling
                                                       dcf_bits_unit/sampling
    SLICE_X10Y54.CE      net (fanout=9)        0.124   dcf_bits_unit/sampling
    SLICE_X10Y54.CLK     Tckce       (-Th)     0.108   dcf_bits_unit/s_count<3>
                                                       dcf_bits_unit/s_count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.214ns (0.090ns logic, 0.124ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_unit_pll_clk_2_ = PERIOD TIMEGRP "pll_unit_pll_clk_2_" TS_sys_clk_pin *
        1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: global_fifo_unit/Mram_data1/CLKA
  Logical resource: global_fifo_unit/Mram_data1/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_125_MHz
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: global_fifo_unit/Mram_data1/CLKB
  Logical resource: global_fifo_unit/Mram_data1/CLKB
  Location pin: RAMB16_X0Y4.CLKB
  Clock network: clk_125_MHz
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: global_fifo_unit/Mram_data2/CLKA
  Logical resource: global_fifo_unit/Mram_data2/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: clk_125_MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|     34.140ns|            0|           16|            0|       145875|
| TS_pll_unit_pll_clk_1_        |      4.000ns|     13.656ns|          N/A|           16|            0|           80|            0|
| TS_pll_unit_pll_clk_0_        |      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_pll_unit_pll_clk_2_        |      8.000ns|      7.858ns|          N/A|            0|            0|       145795|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkin          |    7.821|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 16  Score: 37022  (Setup/Max: 37022, Hold: 0)

Constraints cover 145875 paths, 0 nets, and 21113 connections

Design statistics:
   Minimum period:  13.656ns{1}   (Maximum frequency:  73.228MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov  7 17:43:54 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 197 MB



