

================================================================
== Vitis HLS Report for 'atax'
================================================================
* Date:           Mon Dec  2 12:52:43 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4904|     4904|  49.040 us|  49.040 us|  4905|  4905|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lprd_1  |     2368|     2368|        37|          -|          -|    64|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/atax.c:5]   --->   Operation 26 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [src/atax.c:3]   --->   Operation 27 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_0"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_1"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y_out"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buff_A = alloca i64 1" [src/atax.c:6]   --->   Operation 36 'alloca' 'buff_A' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buff_A_1 = alloca i64 1" [src/atax.c:6]   --->   Operation 37 'alloca' 'buff_A_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%buff_x = alloca i64 1" [src/atax.c:7]   --->   Operation 38 'alloca' 'buff_x' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%buff_x_1 = alloca i64 1" [src/atax.c:7]   --->   Operation 39 'alloca' 'buff_x_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%buff_y_out = alloca i64 1" [src/atax.c:8]   --->   Operation 40 'alloca' 'buff_y_out' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%buff_y_out_1 = alloca i64 1" [src/atax.c:8]   --->   Operation 41 'alloca' 'buff_y_out_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp1 = alloca i64 1" [src/atax.c:9]   --->   Operation 42 'alloca' 'tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp1_1 = alloca i64 1" [src/atax.c:9]   --->   Operation 43 'alloca' 'tmp1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 0, i7 %i" [src/atax.c:5]   --->   Operation 44 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln11 = br void %lprd_2" [src/atax.c:11]   --->   Operation 45 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [src/atax.c:11]   --->   Operation 46 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i7 %i_2" [src/atax.c:11]   --->   Operation 47 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.77ns)   --->   "%icmp_ln11 = icmp_eq  i7 %i_2, i7 64" [src/atax.c:11]   --->   Operation 48 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.77ns)   --->   "%add_ln11 = add i7 %i_2, i7 1" [src/atax.c:11]   --->   Operation 49 'add' 'add_ln11' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %lprd_2.split, void %lp1" [src/atax.c:11]   --->   Operation 50 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i7 %i_2" [src/atax.c:11]   --->   Operation 51 'zext' 'zext_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln11_1 = trunc i7 %i_2" [src/atax.c:11]   --->   Operation 52 'trunc' 'trunc_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_2, i32 1, i32 5" [src/atax.c:5]   --->   Operation 53 'partselect' 'lshr_ln5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln11" [src/atax.c:12]   --->   Operation 54 'getelementptr' 'x_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (1.23ns)   --->   "%x_load = load i6 %x_addr" [src/atax.c:12]   --->   Operation 55 'load' 'x_load' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%buff_x_addr = getelementptr i32 %buff_x, i64 0, i64 0"   --->   Operation 56 'getelementptr' 'buff_x_addr' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%buff_x_1_addr = getelementptr i32 %buff_x_1, i64 0, i64 0"   --->   Operation 57 'getelementptr' 'buff_x_1_addr' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (1.23ns)   --->   "%buff_x_load = load i5 %buff_x_addr"   --->   Operation 58 'load' 'buff_x_load' <Predicate = (icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 59 [2/2] (1.23ns)   --->   "%buff_x_1_load = load i5 %buff_x_1_addr"   --->   Operation 59 'load' 'buff_x_1_load' <Predicate = (icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%buff_x_addr_1 = getelementptr i32 %buff_x, i64 0, i64 1"   --->   Operation 60 'getelementptr' 'buff_x_addr_1' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%buff_x_1_addr_1 = getelementptr i32 %buff_x_1, i64 0, i64 1"   --->   Operation 61 'getelementptr' 'buff_x_1_addr_1' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (1.23ns)   --->   "%buff_x_load_1 = load i5 %buff_x_addr_1"   --->   Operation 62 'load' 'buff_x_load_1' <Predicate = (icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 63 [2/2] (1.23ns)   --->   "%buff_x_1_load_1 = load i5 %buff_x_1_addr_1"   --->   Operation 63 'load' 'buff_x_1_load_1' <Predicate = (icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/atax.c:5]   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/atax.c:11]   --->   Operation 65 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i5 %lshr_ln5" [src/atax.c:5]   --->   Operation 66 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/2] (1.23ns)   --->   "%x_load = load i6 %x_addr" [src/atax.c:12]   --->   Operation 67 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln12 = bitcast i32 %x_load" [src/atax.c:12]   --->   Operation 68 'bitcast' 'bitcast_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%buff_x_addr_32 = getelementptr i32 %buff_x, i64 0, i64 %zext_ln5" [src/atax.c:12]   --->   Operation 69 'getelementptr' 'buff_x_addr_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%buff_x_1_addr_32 = getelementptr i32 %buff_x_1, i64 0, i64 %zext_ln5" [src/atax.c:12]   --->   Operation 70 'getelementptr' 'buff_x_1_addr_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%buff_y_out_addr = getelementptr i32 %buff_y_out, i64 0, i64 %zext_ln5" [src/atax.c:13]   --->   Operation 71 'getelementptr' 'buff_y_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%buff_y_out_1_addr = getelementptr i32 %buff_y_out_1, i64 0, i64 %zext_ln5" [src/atax.c:13]   --->   Operation 72 'getelementptr' 'buff_y_out_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %zext_ln5" [src/atax.c:14]   --->   Operation 73 'getelementptr' 'tmp1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp1_1_addr = getelementptr i32 %tmp1_1, i64 0, i64 %zext_ln5" [src/atax.c:14]   --->   Operation 74 'getelementptr' 'tmp1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %trunc_ln11_1, void %arrayidx6.case.0, void %arrayidx6.case.1" [src/atax.c:12]   --->   Operation 75 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.23ns)   --->   "%store_ln12 = store i32 %bitcast_ln12, i5 %buff_x_addr_32" [src/atax.c:12]   --->   Operation 76 'store' 'store_ln12' <Predicate = (!trunc_ln11_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 77 [1/1] (1.23ns)   --->   "%store_ln13 = store i32 0, i5 %buff_y_out_addr" [src/atax.c:13]   --->   Operation 77 'store' 'store_ln13' <Predicate = (!trunc_ln11_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 78 [1/1] (1.23ns)   --->   "%store_ln14 = store i32 0, i5 %tmp1_addr" [src/atax.c:14]   --->   Operation 78 'store' 'store_ln14' <Predicate = (!trunc_ln11_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx6.exit" [src/atax.c:14]   --->   Operation 79 'br' 'br_ln14' <Predicate = (!trunc_ln11_1)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.23ns)   --->   "%store_ln12 = store i32 %bitcast_ln12, i5 %buff_x_1_addr_32" [src/atax.c:12]   --->   Operation 80 'store' 'store_ln12' <Predicate = (trunc_ln11_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 81 [1/1] (1.23ns)   --->   "%store_ln13 = store i32 0, i5 %buff_y_out_1_addr" [src/atax.c:13]   --->   Operation 81 'store' 'store_ln13' <Predicate = (trunc_ln11_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 82 [1/1] (1.23ns)   --->   "%store_ln14 = store i32 0, i5 %tmp1_1_addr" [src/atax.c:14]   --->   Operation 82 'store' 'store_ln14' <Predicate = (trunc_ln11_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx6.exit" [src/atax.c:14]   --->   Operation 83 'br' 'br_ln14' <Predicate = (trunc_ln11_1)> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (1.23ns)   --->   "%call_ln11 = call void @atax_Pipeline_lprd_2, i6 %trunc_ln11, i32 %A_0, i32 %A_1, i32 %buff_A, i32 %buff_A_1" [src/atax.c:11]   --->   Operation 84 'call' 'call_ln11' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 %add_ln11, i7 %i" [src/atax.c:5]   --->   Operation 85 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln11 = call void @atax_Pipeline_lprd_2, i6 %trunc_ln11, i32 %A_0, i32 %A_1, i32 %buff_A, i32 %buff_A_1" [src/atax.c:11]   --->   Operation 86 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln11 = br void %lprd_2" [src/atax.c:11]   --->   Operation 87 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.23>
ST_5 : Operation 88 [1/2] (1.23ns)   --->   "%buff_x_load = load i5 %buff_x_addr"   --->   Operation 88 'load' 'buff_x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 89 [1/2] (1.23ns)   --->   "%buff_x_1_load = load i5 %buff_x_1_addr"   --->   Operation 89 'load' 'buff_x_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 90 [1/2] (1.23ns)   --->   "%buff_x_load_1 = load i5 %buff_x_addr_1"   --->   Operation 90 'load' 'buff_x_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 91 [1/2] (1.23ns)   --->   "%buff_x_1_load_1 = load i5 %buff_x_1_addr_1"   --->   Operation 91 'load' 'buff_x_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%buff_x_addr_2 = getelementptr i32 %buff_x, i64 0, i64 2"   --->   Operation 92 'getelementptr' 'buff_x_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%buff_x_1_addr_2 = getelementptr i32 %buff_x_1, i64 0, i64 2"   --->   Operation 93 'getelementptr' 'buff_x_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [2/2] (1.23ns)   --->   "%buff_x_load_2 = load i5 %buff_x_addr_2"   --->   Operation 94 'load' 'buff_x_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 95 [2/2] (1.23ns)   --->   "%buff_x_1_load_2 = load i5 %buff_x_1_addr_2"   --->   Operation 95 'load' 'buff_x_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%buff_x_addr_3 = getelementptr i32 %buff_x, i64 0, i64 3"   --->   Operation 96 'getelementptr' 'buff_x_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%buff_x_1_addr_3 = getelementptr i32 %buff_x_1, i64 0, i64 3"   --->   Operation 97 'getelementptr' 'buff_x_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [2/2] (1.23ns)   --->   "%buff_x_load_3 = load i5 %buff_x_addr_3"   --->   Operation 98 'load' 'buff_x_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 99 [2/2] (1.23ns)   --->   "%buff_x_1_load_3 = load i5 %buff_x_1_addr_3"   --->   Operation 99 'load' 'buff_x_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 6 <SV = 3> <Delay = 1.23>
ST_6 : Operation 100 [1/2] (1.23ns)   --->   "%buff_x_load_2 = load i5 %buff_x_addr_2"   --->   Operation 100 'load' 'buff_x_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 101 [1/2] (1.23ns)   --->   "%buff_x_1_load_2 = load i5 %buff_x_1_addr_2"   --->   Operation 101 'load' 'buff_x_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 102 [1/2] (1.23ns)   --->   "%buff_x_load_3 = load i5 %buff_x_addr_3"   --->   Operation 102 'load' 'buff_x_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 103 [1/2] (1.23ns)   --->   "%buff_x_1_load_3 = load i5 %buff_x_1_addr_3"   --->   Operation 103 'load' 'buff_x_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%buff_x_addr_4 = getelementptr i32 %buff_x, i64 0, i64 4"   --->   Operation 104 'getelementptr' 'buff_x_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%buff_x_1_addr_4 = getelementptr i32 %buff_x_1, i64 0, i64 4"   --->   Operation 105 'getelementptr' 'buff_x_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [2/2] (1.23ns)   --->   "%buff_x_load_4 = load i5 %buff_x_addr_4"   --->   Operation 106 'load' 'buff_x_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 107 [2/2] (1.23ns)   --->   "%buff_x_1_load_4 = load i5 %buff_x_1_addr_4"   --->   Operation 107 'load' 'buff_x_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%buff_x_addr_5 = getelementptr i32 %buff_x, i64 0, i64 5"   --->   Operation 108 'getelementptr' 'buff_x_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%buff_x_1_addr_5 = getelementptr i32 %buff_x_1, i64 0, i64 5"   --->   Operation 109 'getelementptr' 'buff_x_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [2/2] (1.23ns)   --->   "%buff_x_load_5 = load i5 %buff_x_addr_5"   --->   Operation 110 'load' 'buff_x_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 111 [2/2] (1.23ns)   --->   "%buff_x_1_load_5 = load i5 %buff_x_1_addr_5"   --->   Operation 111 'load' 'buff_x_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 7 <SV = 4> <Delay = 1.23>
ST_7 : Operation 112 [1/2] (1.23ns)   --->   "%buff_x_load_4 = load i5 %buff_x_addr_4"   --->   Operation 112 'load' 'buff_x_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 113 [1/2] (1.23ns)   --->   "%buff_x_1_load_4 = load i5 %buff_x_1_addr_4"   --->   Operation 113 'load' 'buff_x_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 114 [1/2] (1.23ns)   --->   "%buff_x_load_5 = load i5 %buff_x_addr_5"   --->   Operation 114 'load' 'buff_x_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 115 [1/2] (1.23ns)   --->   "%buff_x_1_load_5 = load i5 %buff_x_1_addr_5"   --->   Operation 115 'load' 'buff_x_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%buff_x_addr_6 = getelementptr i32 %buff_x, i64 0, i64 6"   --->   Operation 116 'getelementptr' 'buff_x_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%buff_x_1_addr_6 = getelementptr i32 %buff_x_1, i64 0, i64 6"   --->   Operation 117 'getelementptr' 'buff_x_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [2/2] (1.23ns)   --->   "%buff_x_load_6 = load i5 %buff_x_addr_6"   --->   Operation 118 'load' 'buff_x_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 119 [2/2] (1.23ns)   --->   "%buff_x_1_load_6 = load i5 %buff_x_1_addr_6"   --->   Operation 119 'load' 'buff_x_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%buff_x_addr_7 = getelementptr i32 %buff_x, i64 0, i64 7"   --->   Operation 120 'getelementptr' 'buff_x_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%buff_x_1_addr_7 = getelementptr i32 %buff_x_1, i64 0, i64 7"   --->   Operation 121 'getelementptr' 'buff_x_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [2/2] (1.23ns)   --->   "%buff_x_load_7 = load i5 %buff_x_addr_7"   --->   Operation 122 'load' 'buff_x_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 123 [2/2] (1.23ns)   --->   "%buff_x_1_load_7 = load i5 %buff_x_1_addr_7"   --->   Operation 123 'load' 'buff_x_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 8 <SV = 5> <Delay = 1.23>
ST_8 : Operation 124 [1/2] (1.23ns)   --->   "%buff_x_load_6 = load i5 %buff_x_addr_6"   --->   Operation 124 'load' 'buff_x_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 125 [1/2] (1.23ns)   --->   "%buff_x_1_load_6 = load i5 %buff_x_1_addr_6"   --->   Operation 125 'load' 'buff_x_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 126 [1/2] (1.23ns)   --->   "%buff_x_load_7 = load i5 %buff_x_addr_7"   --->   Operation 126 'load' 'buff_x_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 127 [1/2] (1.23ns)   --->   "%buff_x_1_load_7 = load i5 %buff_x_1_addr_7"   --->   Operation 127 'load' 'buff_x_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%buff_x_addr_8 = getelementptr i32 %buff_x, i64 0, i64 8"   --->   Operation 128 'getelementptr' 'buff_x_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%buff_x_1_addr_8 = getelementptr i32 %buff_x_1, i64 0, i64 8"   --->   Operation 129 'getelementptr' 'buff_x_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [2/2] (1.23ns)   --->   "%buff_x_load_8 = load i5 %buff_x_addr_8"   --->   Operation 130 'load' 'buff_x_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 131 [2/2] (1.23ns)   --->   "%buff_x_1_load_8 = load i5 %buff_x_1_addr_8"   --->   Operation 131 'load' 'buff_x_1_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%buff_x_addr_9 = getelementptr i32 %buff_x, i64 0, i64 9"   --->   Operation 132 'getelementptr' 'buff_x_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%buff_x_1_addr_9 = getelementptr i32 %buff_x_1, i64 0, i64 9"   --->   Operation 133 'getelementptr' 'buff_x_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [2/2] (1.23ns)   --->   "%buff_x_load_9 = load i5 %buff_x_addr_9"   --->   Operation 134 'load' 'buff_x_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 135 [2/2] (1.23ns)   --->   "%buff_x_1_load_9 = load i5 %buff_x_1_addr_9"   --->   Operation 135 'load' 'buff_x_1_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 9 <SV = 6> <Delay = 1.23>
ST_9 : Operation 136 [1/2] (1.23ns)   --->   "%buff_x_load_8 = load i5 %buff_x_addr_8"   --->   Operation 136 'load' 'buff_x_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 137 [1/2] (1.23ns)   --->   "%buff_x_1_load_8 = load i5 %buff_x_1_addr_8"   --->   Operation 137 'load' 'buff_x_1_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 138 [1/2] (1.23ns)   --->   "%buff_x_load_9 = load i5 %buff_x_addr_9"   --->   Operation 138 'load' 'buff_x_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 139 [1/2] (1.23ns)   --->   "%buff_x_1_load_9 = load i5 %buff_x_1_addr_9"   --->   Operation 139 'load' 'buff_x_1_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%buff_x_addr_10 = getelementptr i32 %buff_x, i64 0, i64 10"   --->   Operation 140 'getelementptr' 'buff_x_addr_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%buff_x_1_addr_10 = getelementptr i32 %buff_x_1, i64 0, i64 10"   --->   Operation 141 'getelementptr' 'buff_x_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [2/2] (1.23ns)   --->   "%buff_x_load_10 = load i5 %buff_x_addr_10"   --->   Operation 142 'load' 'buff_x_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 143 [2/2] (1.23ns)   --->   "%buff_x_1_load_10 = load i5 %buff_x_1_addr_10"   --->   Operation 143 'load' 'buff_x_1_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%buff_x_addr_11 = getelementptr i32 %buff_x, i64 0, i64 11"   --->   Operation 144 'getelementptr' 'buff_x_addr_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%buff_x_1_addr_11 = getelementptr i32 %buff_x_1, i64 0, i64 11"   --->   Operation 145 'getelementptr' 'buff_x_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [2/2] (1.23ns)   --->   "%buff_x_load_11 = load i5 %buff_x_addr_11"   --->   Operation 146 'load' 'buff_x_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 147 [2/2] (1.23ns)   --->   "%buff_x_1_load_11 = load i5 %buff_x_1_addr_11"   --->   Operation 147 'load' 'buff_x_1_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 10 <SV = 7> <Delay = 1.23>
ST_10 : Operation 148 [1/2] (1.23ns)   --->   "%buff_x_load_10 = load i5 %buff_x_addr_10"   --->   Operation 148 'load' 'buff_x_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 149 [1/2] (1.23ns)   --->   "%buff_x_1_load_10 = load i5 %buff_x_1_addr_10"   --->   Operation 149 'load' 'buff_x_1_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 150 [1/2] (1.23ns)   --->   "%buff_x_load_11 = load i5 %buff_x_addr_11"   --->   Operation 150 'load' 'buff_x_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 151 [1/2] (1.23ns)   --->   "%buff_x_1_load_11 = load i5 %buff_x_1_addr_11"   --->   Operation 151 'load' 'buff_x_1_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%buff_x_addr_12 = getelementptr i32 %buff_x, i64 0, i64 12"   --->   Operation 152 'getelementptr' 'buff_x_addr_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%buff_x_1_addr_12 = getelementptr i32 %buff_x_1, i64 0, i64 12"   --->   Operation 153 'getelementptr' 'buff_x_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [2/2] (1.23ns)   --->   "%buff_x_load_12 = load i5 %buff_x_addr_12"   --->   Operation 154 'load' 'buff_x_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 155 [2/2] (1.23ns)   --->   "%buff_x_1_load_12 = load i5 %buff_x_1_addr_12"   --->   Operation 155 'load' 'buff_x_1_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%buff_x_addr_13 = getelementptr i32 %buff_x, i64 0, i64 13"   --->   Operation 156 'getelementptr' 'buff_x_addr_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%buff_x_1_addr_13 = getelementptr i32 %buff_x_1, i64 0, i64 13"   --->   Operation 157 'getelementptr' 'buff_x_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [2/2] (1.23ns)   --->   "%buff_x_load_13 = load i5 %buff_x_addr_13"   --->   Operation 158 'load' 'buff_x_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 159 [2/2] (1.23ns)   --->   "%buff_x_1_load_13 = load i5 %buff_x_1_addr_13"   --->   Operation 159 'load' 'buff_x_1_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 11 <SV = 8> <Delay = 1.23>
ST_11 : Operation 160 [1/2] (1.23ns)   --->   "%buff_x_load_12 = load i5 %buff_x_addr_12"   --->   Operation 160 'load' 'buff_x_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 161 [1/2] (1.23ns)   --->   "%buff_x_1_load_12 = load i5 %buff_x_1_addr_12"   --->   Operation 161 'load' 'buff_x_1_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 162 [1/2] (1.23ns)   --->   "%buff_x_load_13 = load i5 %buff_x_addr_13"   --->   Operation 162 'load' 'buff_x_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 163 [1/2] (1.23ns)   --->   "%buff_x_1_load_13 = load i5 %buff_x_1_addr_13"   --->   Operation 163 'load' 'buff_x_1_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%buff_x_addr_14 = getelementptr i32 %buff_x, i64 0, i64 14"   --->   Operation 164 'getelementptr' 'buff_x_addr_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%buff_x_1_addr_14 = getelementptr i32 %buff_x_1, i64 0, i64 14"   --->   Operation 165 'getelementptr' 'buff_x_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [2/2] (1.23ns)   --->   "%buff_x_load_14 = load i5 %buff_x_addr_14"   --->   Operation 166 'load' 'buff_x_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 167 [2/2] (1.23ns)   --->   "%buff_x_1_load_14 = load i5 %buff_x_1_addr_14"   --->   Operation 167 'load' 'buff_x_1_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%buff_x_addr_15 = getelementptr i32 %buff_x, i64 0, i64 15"   --->   Operation 168 'getelementptr' 'buff_x_addr_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%buff_x_1_addr_15 = getelementptr i32 %buff_x_1, i64 0, i64 15"   --->   Operation 169 'getelementptr' 'buff_x_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [2/2] (1.23ns)   --->   "%buff_x_load_15 = load i5 %buff_x_addr_15"   --->   Operation 170 'load' 'buff_x_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 171 [2/2] (1.23ns)   --->   "%buff_x_1_load_15 = load i5 %buff_x_1_addr_15"   --->   Operation 171 'load' 'buff_x_1_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 12 <SV = 9> <Delay = 1.23>
ST_12 : Operation 172 [1/2] (1.23ns)   --->   "%buff_x_load_14 = load i5 %buff_x_addr_14"   --->   Operation 172 'load' 'buff_x_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 173 [1/2] (1.23ns)   --->   "%buff_x_1_load_14 = load i5 %buff_x_1_addr_14"   --->   Operation 173 'load' 'buff_x_1_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 174 [1/2] (1.23ns)   --->   "%buff_x_load_15 = load i5 %buff_x_addr_15"   --->   Operation 174 'load' 'buff_x_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 175 [1/2] (1.23ns)   --->   "%buff_x_1_load_15 = load i5 %buff_x_1_addr_15"   --->   Operation 175 'load' 'buff_x_1_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%buff_x_addr_16 = getelementptr i32 %buff_x, i64 0, i64 16"   --->   Operation 176 'getelementptr' 'buff_x_addr_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%buff_x_1_addr_16 = getelementptr i32 %buff_x_1, i64 0, i64 16"   --->   Operation 177 'getelementptr' 'buff_x_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [2/2] (1.23ns)   --->   "%buff_x_load_16 = load i5 %buff_x_addr_16"   --->   Operation 178 'load' 'buff_x_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 179 [2/2] (1.23ns)   --->   "%buff_x_1_load_16 = load i5 %buff_x_1_addr_16"   --->   Operation 179 'load' 'buff_x_1_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%buff_x_addr_17 = getelementptr i32 %buff_x, i64 0, i64 17"   --->   Operation 180 'getelementptr' 'buff_x_addr_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%buff_x_1_addr_17 = getelementptr i32 %buff_x_1, i64 0, i64 17"   --->   Operation 181 'getelementptr' 'buff_x_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [2/2] (1.23ns)   --->   "%buff_x_load_17 = load i5 %buff_x_addr_17"   --->   Operation 182 'load' 'buff_x_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 183 [2/2] (1.23ns)   --->   "%buff_x_1_load_17 = load i5 %buff_x_1_addr_17"   --->   Operation 183 'load' 'buff_x_1_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 13 <SV = 10> <Delay = 1.23>
ST_13 : Operation 184 [1/2] (1.23ns)   --->   "%buff_x_load_16 = load i5 %buff_x_addr_16"   --->   Operation 184 'load' 'buff_x_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 185 [1/2] (1.23ns)   --->   "%buff_x_1_load_16 = load i5 %buff_x_1_addr_16"   --->   Operation 185 'load' 'buff_x_1_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 186 [1/2] (1.23ns)   --->   "%buff_x_load_17 = load i5 %buff_x_addr_17"   --->   Operation 186 'load' 'buff_x_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 187 [1/2] (1.23ns)   --->   "%buff_x_1_load_17 = load i5 %buff_x_1_addr_17"   --->   Operation 187 'load' 'buff_x_1_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%buff_x_addr_18 = getelementptr i32 %buff_x, i64 0, i64 18"   --->   Operation 188 'getelementptr' 'buff_x_addr_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%buff_x_1_addr_18 = getelementptr i32 %buff_x_1, i64 0, i64 18"   --->   Operation 189 'getelementptr' 'buff_x_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 190 [2/2] (1.23ns)   --->   "%buff_x_load_18 = load i5 %buff_x_addr_18"   --->   Operation 190 'load' 'buff_x_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 191 [2/2] (1.23ns)   --->   "%buff_x_1_load_18 = load i5 %buff_x_1_addr_18"   --->   Operation 191 'load' 'buff_x_1_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%buff_x_addr_19 = getelementptr i32 %buff_x, i64 0, i64 19"   --->   Operation 192 'getelementptr' 'buff_x_addr_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%buff_x_1_addr_19 = getelementptr i32 %buff_x_1, i64 0, i64 19"   --->   Operation 193 'getelementptr' 'buff_x_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 194 [2/2] (1.23ns)   --->   "%buff_x_load_19 = load i5 %buff_x_addr_19"   --->   Operation 194 'load' 'buff_x_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 195 [2/2] (1.23ns)   --->   "%buff_x_1_load_19 = load i5 %buff_x_1_addr_19"   --->   Operation 195 'load' 'buff_x_1_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 14 <SV = 11> <Delay = 1.23>
ST_14 : Operation 196 [1/2] (1.23ns)   --->   "%buff_x_load_18 = load i5 %buff_x_addr_18"   --->   Operation 196 'load' 'buff_x_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 197 [1/2] (1.23ns)   --->   "%buff_x_1_load_18 = load i5 %buff_x_1_addr_18"   --->   Operation 197 'load' 'buff_x_1_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 198 [1/2] (1.23ns)   --->   "%buff_x_load_19 = load i5 %buff_x_addr_19"   --->   Operation 198 'load' 'buff_x_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 199 [1/2] (1.23ns)   --->   "%buff_x_1_load_19 = load i5 %buff_x_1_addr_19"   --->   Operation 199 'load' 'buff_x_1_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 200 [1/1] (0.00ns)   --->   "%buff_x_addr_20 = getelementptr i32 %buff_x, i64 0, i64 20"   --->   Operation 200 'getelementptr' 'buff_x_addr_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%buff_x_1_addr_20 = getelementptr i32 %buff_x_1, i64 0, i64 20"   --->   Operation 201 'getelementptr' 'buff_x_1_addr_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 202 [2/2] (1.23ns)   --->   "%buff_x_load_20 = load i5 %buff_x_addr_20"   --->   Operation 202 'load' 'buff_x_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 203 [2/2] (1.23ns)   --->   "%buff_x_1_load_20 = load i5 %buff_x_1_addr_20"   --->   Operation 203 'load' 'buff_x_1_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%buff_x_addr_21 = getelementptr i32 %buff_x, i64 0, i64 21"   --->   Operation 204 'getelementptr' 'buff_x_addr_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "%buff_x_1_addr_21 = getelementptr i32 %buff_x_1, i64 0, i64 21"   --->   Operation 205 'getelementptr' 'buff_x_1_addr_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 206 [2/2] (1.23ns)   --->   "%buff_x_load_21 = load i5 %buff_x_addr_21"   --->   Operation 206 'load' 'buff_x_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 207 [2/2] (1.23ns)   --->   "%buff_x_1_load_21 = load i5 %buff_x_1_addr_21"   --->   Operation 207 'load' 'buff_x_1_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 15 <SV = 12> <Delay = 1.23>
ST_15 : Operation 208 [1/2] (1.23ns)   --->   "%buff_x_load_20 = load i5 %buff_x_addr_20"   --->   Operation 208 'load' 'buff_x_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 209 [1/2] (1.23ns)   --->   "%buff_x_1_load_20 = load i5 %buff_x_1_addr_20"   --->   Operation 209 'load' 'buff_x_1_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 210 [1/2] (1.23ns)   --->   "%buff_x_load_21 = load i5 %buff_x_addr_21"   --->   Operation 210 'load' 'buff_x_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 211 [1/2] (1.23ns)   --->   "%buff_x_1_load_21 = load i5 %buff_x_1_addr_21"   --->   Operation 211 'load' 'buff_x_1_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%buff_x_addr_22 = getelementptr i32 %buff_x, i64 0, i64 22"   --->   Operation 212 'getelementptr' 'buff_x_addr_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%buff_x_1_addr_22 = getelementptr i32 %buff_x_1, i64 0, i64 22"   --->   Operation 213 'getelementptr' 'buff_x_1_addr_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 214 [2/2] (1.23ns)   --->   "%buff_x_load_22 = load i5 %buff_x_addr_22"   --->   Operation 214 'load' 'buff_x_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 215 [2/2] (1.23ns)   --->   "%buff_x_1_load_22 = load i5 %buff_x_1_addr_22"   --->   Operation 215 'load' 'buff_x_1_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%buff_x_addr_23 = getelementptr i32 %buff_x, i64 0, i64 23"   --->   Operation 216 'getelementptr' 'buff_x_addr_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "%buff_x_1_addr_23 = getelementptr i32 %buff_x_1, i64 0, i64 23"   --->   Operation 217 'getelementptr' 'buff_x_1_addr_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 218 [2/2] (1.23ns)   --->   "%buff_x_load_23 = load i5 %buff_x_addr_23"   --->   Operation 218 'load' 'buff_x_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 219 [2/2] (1.23ns)   --->   "%buff_x_1_load_23 = load i5 %buff_x_1_addr_23"   --->   Operation 219 'load' 'buff_x_1_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 16 <SV = 13> <Delay = 1.23>
ST_16 : Operation 220 [1/2] (1.23ns)   --->   "%buff_x_load_22 = load i5 %buff_x_addr_22"   --->   Operation 220 'load' 'buff_x_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 221 [1/2] (1.23ns)   --->   "%buff_x_1_load_22 = load i5 %buff_x_1_addr_22"   --->   Operation 221 'load' 'buff_x_1_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 222 [1/2] (1.23ns)   --->   "%buff_x_load_23 = load i5 %buff_x_addr_23"   --->   Operation 222 'load' 'buff_x_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 223 [1/2] (1.23ns)   --->   "%buff_x_1_load_23 = load i5 %buff_x_1_addr_23"   --->   Operation 223 'load' 'buff_x_1_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "%buff_x_addr_24 = getelementptr i32 %buff_x, i64 0, i64 24"   --->   Operation 224 'getelementptr' 'buff_x_addr_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%buff_x_1_addr_24 = getelementptr i32 %buff_x_1, i64 0, i64 24"   --->   Operation 225 'getelementptr' 'buff_x_1_addr_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 226 [2/2] (1.23ns)   --->   "%buff_x_load_24 = load i5 %buff_x_addr_24"   --->   Operation 226 'load' 'buff_x_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 227 [2/2] (1.23ns)   --->   "%buff_x_1_load_24 = load i5 %buff_x_1_addr_24"   --->   Operation 227 'load' 'buff_x_1_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%buff_x_addr_25 = getelementptr i32 %buff_x, i64 0, i64 25"   --->   Operation 228 'getelementptr' 'buff_x_addr_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 229 [1/1] (0.00ns)   --->   "%buff_x_1_addr_25 = getelementptr i32 %buff_x_1, i64 0, i64 25"   --->   Operation 229 'getelementptr' 'buff_x_1_addr_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 230 [2/2] (1.23ns)   --->   "%buff_x_load_25 = load i5 %buff_x_addr_25"   --->   Operation 230 'load' 'buff_x_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 231 [2/2] (1.23ns)   --->   "%buff_x_1_load_25 = load i5 %buff_x_1_addr_25"   --->   Operation 231 'load' 'buff_x_1_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 17 <SV = 14> <Delay = 1.23>
ST_17 : Operation 232 [1/2] (1.23ns)   --->   "%buff_x_load_24 = load i5 %buff_x_addr_24"   --->   Operation 232 'load' 'buff_x_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 233 [1/2] (1.23ns)   --->   "%buff_x_1_load_24 = load i5 %buff_x_1_addr_24"   --->   Operation 233 'load' 'buff_x_1_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 234 [1/2] (1.23ns)   --->   "%buff_x_load_25 = load i5 %buff_x_addr_25"   --->   Operation 234 'load' 'buff_x_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 235 [1/2] (1.23ns)   --->   "%buff_x_1_load_25 = load i5 %buff_x_1_addr_25"   --->   Operation 235 'load' 'buff_x_1_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 236 [1/1] (0.00ns)   --->   "%buff_x_addr_26 = getelementptr i32 %buff_x, i64 0, i64 26"   --->   Operation 236 'getelementptr' 'buff_x_addr_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%buff_x_1_addr_26 = getelementptr i32 %buff_x_1, i64 0, i64 26"   --->   Operation 237 'getelementptr' 'buff_x_1_addr_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 238 [2/2] (1.23ns)   --->   "%buff_x_load_26 = load i5 %buff_x_addr_26"   --->   Operation 238 'load' 'buff_x_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 239 [2/2] (1.23ns)   --->   "%buff_x_1_load_26 = load i5 %buff_x_1_addr_26"   --->   Operation 239 'load' 'buff_x_1_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 240 [1/1] (0.00ns)   --->   "%buff_x_addr_27 = getelementptr i32 %buff_x, i64 0, i64 27"   --->   Operation 240 'getelementptr' 'buff_x_addr_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%buff_x_1_addr_27 = getelementptr i32 %buff_x_1, i64 0, i64 27"   --->   Operation 241 'getelementptr' 'buff_x_1_addr_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 242 [2/2] (1.23ns)   --->   "%buff_x_load_27 = load i5 %buff_x_addr_27"   --->   Operation 242 'load' 'buff_x_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 243 [2/2] (1.23ns)   --->   "%buff_x_1_load_27 = load i5 %buff_x_1_addr_27"   --->   Operation 243 'load' 'buff_x_1_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 18 <SV = 15> <Delay = 1.23>
ST_18 : Operation 244 [1/2] (1.23ns)   --->   "%buff_x_load_26 = load i5 %buff_x_addr_26"   --->   Operation 244 'load' 'buff_x_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 245 [1/2] (1.23ns)   --->   "%buff_x_1_load_26 = load i5 %buff_x_1_addr_26"   --->   Operation 245 'load' 'buff_x_1_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 246 [1/2] (1.23ns)   --->   "%buff_x_load_27 = load i5 %buff_x_addr_27"   --->   Operation 246 'load' 'buff_x_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 247 [1/2] (1.23ns)   --->   "%buff_x_1_load_27 = load i5 %buff_x_1_addr_27"   --->   Operation 247 'load' 'buff_x_1_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%buff_x_addr_28 = getelementptr i32 %buff_x, i64 0, i64 28"   --->   Operation 248 'getelementptr' 'buff_x_addr_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%buff_x_1_addr_28 = getelementptr i32 %buff_x_1, i64 0, i64 28"   --->   Operation 249 'getelementptr' 'buff_x_1_addr_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 250 [2/2] (1.23ns)   --->   "%buff_x_load_28 = load i5 %buff_x_addr_28"   --->   Operation 250 'load' 'buff_x_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 251 [2/2] (1.23ns)   --->   "%buff_x_1_load_28 = load i5 %buff_x_1_addr_28"   --->   Operation 251 'load' 'buff_x_1_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 252 [1/1] (0.00ns)   --->   "%buff_x_addr_29 = getelementptr i32 %buff_x, i64 0, i64 29"   --->   Operation 252 'getelementptr' 'buff_x_addr_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 253 [1/1] (0.00ns)   --->   "%buff_x_1_addr_29 = getelementptr i32 %buff_x_1, i64 0, i64 29"   --->   Operation 253 'getelementptr' 'buff_x_1_addr_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 254 [2/2] (1.23ns)   --->   "%buff_x_load_29 = load i5 %buff_x_addr_29"   --->   Operation 254 'load' 'buff_x_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 255 [2/2] (1.23ns)   --->   "%buff_x_1_load_29 = load i5 %buff_x_1_addr_29"   --->   Operation 255 'load' 'buff_x_1_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 19 <SV = 16> <Delay = 1.23>
ST_19 : Operation 256 [1/2] (1.23ns)   --->   "%buff_x_load_28 = load i5 %buff_x_addr_28"   --->   Operation 256 'load' 'buff_x_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 257 [1/2] (1.23ns)   --->   "%buff_x_1_load_28 = load i5 %buff_x_1_addr_28"   --->   Operation 257 'load' 'buff_x_1_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 258 [1/2] (1.23ns)   --->   "%buff_x_load_29 = load i5 %buff_x_addr_29"   --->   Operation 258 'load' 'buff_x_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 259 [1/2] (1.23ns)   --->   "%buff_x_1_load_29 = load i5 %buff_x_1_addr_29"   --->   Operation 259 'load' 'buff_x_1_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 260 [1/1] (0.00ns)   --->   "%buff_x_addr_30 = getelementptr i32 %buff_x, i64 0, i64 30"   --->   Operation 260 'getelementptr' 'buff_x_addr_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 261 [1/1] (0.00ns)   --->   "%buff_x_1_addr_30 = getelementptr i32 %buff_x_1, i64 0, i64 30"   --->   Operation 261 'getelementptr' 'buff_x_1_addr_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 262 [2/2] (1.23ns)   --->   "%buff_x_load_30 = load i5 %buff_x_addr_30"   --->   Operation 262 'load' 'buff_x_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 263 [2/2] (1.23ns)   --->   "%buff_x_1_load_30 = load i5 %buff_x_1_addr_30"   --->   Operation 263 'load' 'buff_x_1_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 264 [1/1] (0.00ns)   --->   "%buff_x_addr_31 = getelementptr i32 %buff_x, i64 0, i64 31"   --->   Operation 264 'getelementptr' 'buff_x_addr_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 265 [1/1] (0.00ns)   --->   "%buff_x_1_addr_31 = getelementptr i32 %buff_x_1, i64 0, i64 31"   --->   Operation 265 'getelementptr' 'buff_x_1_addr_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 266 [2/2] (1.23ns)   --->   "%buff_x_load_31 = load i5 %buff_x_addr_31"   --->   Operation 266 'load' 'buff_x_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 267 [2/2] (1.23ns)   --->   "%buff_x_1_load_31 = load i5 %buff_x_1_addr_31"   --->   Operation 267 'load' 'buff_x_1_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 20 <SV = 17> <Delay = 1.23>
ST_20 : Operation 268 [1/2] (1.23ns)   --->   "%buff_x_load_30 = load i5 %buff_x_addr_30"   --->   Operation 268 'load' 'buff_x_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 269 [1/2] (1.23ns)   --->   "%buff_x_1_load_30 = load i5 %buff_x_1_addr_30"   --->   Operation 269 'load' 'buff_x_1_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 270 [1/2] (1.23ns)   --->   "%buff_x_load_31 = load i5 %buff_x_addr_31"   --->   Operation 270 'load' 'buff_x_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 271 [1/2] (1.23ns)   --->   "%buff_x_1_load_31 = load i5 %buff_x_1_addr_31"   --->   Operation 271 'load' 'buff_x_1_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 272 [2/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_lp1, i32 %buff_A, i32 %buff_A_1, i32 %tmp1_1, i32 %tmp1, i32 %buff_x_load, i32 %buff_x_1_load, i32 %buff_x_load_1, i32 %buff_x_1_load_1, i32 %buff_x_load_2, i32 %buff_x_1_load_2, i32 %buff_x_load_3, i32 %buff_x_1_load_3, i32 %buff_x_load_4, i32 %buff_x_1_load_4, i32 %buff_x_load_5, i32 %buff_x_1_load_5, i32 %buff_x_load_6, i32 %buff_x_1_load_6, i32 %buff_x_load_7, i32 %buff_x_1_load_7, i32 %buff_x_load_8, i32 %buff_x_1_load_8, i32 %buff_x_load_9, i32 %buff_x_1_load_9, i32 %buff_x_load_10, i32 %buff_x_1_load_10, i32 %buff_x_load_11, i32 %buff_x_1_load_11, i32 %buff_x_load_12, i32 %buff_x_1_load_12, i32 %buff_x_load_13, i32 %buff_x_1_load_13, i32 %buff_x_load_14, i32 %buff_x_1_load_14, i32 %buff_x_load_15, i32 %buff_x_1_load_15, i32 %buff_x_load_16, i32 %buff_x_1_load_16, i32 %buff_x_load_17, i32 %buff_x_1_load_17, i32 %buff_x_load_18, i32 %buff_x_1_load_18, i32 %buff_x_load_19, i32 %buff_x_1_load_19, i32 %buff_x_load_20, i32 %buff_x_1_load_20, i32 %buff_x_load_21, i32 %buff_x_1_load_21, i32 %buff_x_load_22, i32 %buff_x_1_load_22, i32 %buff_x_load_23, i32 %buff_x_1_load_23, i32 %buff_x_load_24, i32 %buff_x_1_load_24, i32 %buff_x_load_25, i32 %buff_x_1_load_25, i32 %buff_x_load_26, i32 %buff_x_1_load_26, i32 %buff_x_load_27, i32 %buff_x_1_load_27, i32 %buff_x_load_28, i32 %buff_x_1_load_28, i32 %buff_x_load_29, i32 %buff_x_1_load_29, i32 %buff_x_load_30, i32 %buff_x_1_load_30, i32 %buff_x_load_31, i32 %buff_x_1_load_31"   --->   Operation 272 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 18> <Delay = 0.00>
ST_21 : Operation 273 [1/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_lp1, i32 %buff_A, i32 %buff_A_1, i32 %tmp1_1, i32 %tmp1, i32 %buff_x_load, i32 %buff_x_1_load, i32 %buff_x_load_1, i32 %buff_x_1_load_1, i32 %buff_x_load_2, i32 %buff_x_1_load_2, i32 %buff_x_load_3, i32 %buff_x_1_load_3, i32 %buff_x_load_4, i32 %buff_x_1_load_4, i32 %buff_x_load_5, i32 %buff_x_1_load_5, i32 %buff_x_load_6, i32 %buff_x_1_load_6, i32 %buff_x_load_7, i32 %buff_x_1_load_7, i32 %buff_x_load_8, i32 %buff_x_1_load_8, i32 %buff_x_load_9, i32 %buff_x_1_load_9, i32 %buff_x_load_10, i32 %buff_x_1_load_10, i32 %buff_x_load_11, i32 %buff_x_1_load_11, i32 %buff_x_load_12, i32 %buff_x_1_load_12, i32 %buff_x_load_13, i32 %buff_x_1_load_13, i32 %buff_x_load_14, i32 %buff_x_1_load_14, i32 %buff_x_load_15, i32 %buff_x_1_load_15, i32 %buff_x_load_16, i32 %buff_x_1_load_16, i32 %buff_x_load_17, i32 %buff_x_1_load_17, i32 %buff_x_load_18, i32 %buff_x_1_load_18, i32 %buff_x_load_19, i32 %buff_x_1_load_19, i32 %buff_x_load_20, i32 %buff_x_1_load_20, i32 %buff_x_load_21, i32 %buff_x_1_load_21, i32 %buff_x_load_22, i32 %buff_x_1_load_22, i32 %buff_x_load_23, i32 %buff_x_1_load_23, i32 %buff_x_load_24, i32 %buff_x_1_load_24, i32 %buff_x_load_25, i32 %buff_x_1_load_25, i32 %buff_x_load_26, i32 %buff_x_1_load_26, i32 %buff_x_load_27, i32 %buff_x_1_load_27, i32 %buff_x_load_28, i32 %buff_x_1_load_28, i32 %buff_x_load_29, i32 %buff_x_1_load_29, i32 %buff_x_load_30, i32 %buff_x_1_load_30, i32 %buff_x_load_31, i32 %buff_x_1_load_31"   --->   Operation 273 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 19> <Delay = 0.00>
ST_22 : Operation 274 [2/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_lp3_lp4, i32 %tmp1, i32 %tmp1_1, i32 %buff_A, i32 %buff_A_1, i32 %buff_y_out, i32 %buff_y_out_1"   --->   Operation 274 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 20> <Delay = 0.00>
ST_23 : Operation 275 [1/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_lp3_lp4, i32 %tmp1, i32 %tmp1_1, i32 %buff_A, i32 %buff_A_1, i32 %buff_y_out, i32 %buff_y_out_1"   --->   Operation 275 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 21> <Delay = 0.00>
ST_24 : Operation 276 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 276 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 277 [2/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_lpwr_1, i32 %buff_y_out, i32 %y_out, i32 %buff_y_out_1"   --->   Operation 277 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 22> <Delay = 0.00>
ST_25 : Operation 278 [1/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_lpwr_1, i32 %buff_y_out, i32 %y_out, i32 %buff_y_out_1"   --->   Operation 278 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 279 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [src/atax.c:35]   --->   Operation 279 'ret' 'ret_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 7 bit ('i', src/atax.c:5) [5]  (0.000 ns)
	'store' operation 0 bit ('store_ln5', src/atax.c:5) of constant 0 on local variable 'i', src/atax.c:5 [23]  (0.427 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('buff_x_addr') [63]  (0.000 ns)
	'load' operation 32 bit ('buff_x_load') on array 'buff_x', src/atax.c:7 [65]  (1.237 ns)

 <State 3>: 2.474ns
The critical path consists of the following:
	'load' operation 32 bit ('x_load', src/atax.c:12) on array 'x' [39]  (1.237 ns)
	'store' operation 0 bit ('store_ln12', src/atax.c:12) of variable 'bitcast_ln12', src/atax.c:12 on array 'buff_x', src/atax.c:7 [54]  (1.237 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load') on array 'buff_x', src/atax.c:7 [65]  (1.237 ns)

 <State 6>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_2') on array 'buff_x', src/atax.c:7 [73]  (1.237 ns)

 <State 7>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_4') on array 'buff_x', src/atax.c:7 [81]  (1.237 ns)

 <State 8>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_6') on array 'buff_x', src/atax.c:7 [89]  (1.237 ns)

 <State 9>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_8') on array 'buff_x', src/atax.c:7 [97]  (1.237 ns)

 <State 10>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_10') on array 'buff_x', src/atax.c:7 [105]  (1.237 ns)

 <State 11>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_12') on array 'buff_x', src/atax.c:7 [113]  (1.237 ns)

 <State 12>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_14') on array 'buff_x', src/atax.c:7 [121]  (1.237 ns)

 <State 13>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_16') on array 'buff_x', src/atax.c:7 [129]  (1.237 ns)

 <State 14>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_18') on array 'buff_x', src/atax.c:7 [137]  (1.237 ns)

 <State 15>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_20') on array 'buff_x', src/atax.c:7 [145]  (1.237 ns)

 <State 16>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_22') on array 'buff_x', src/atax.c:7 [153]  (1.237 ns)

 <State 17>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_24') on array 'buff_x', src/atax.c:7 [161]  (1.237 ns)

 <State 18>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_26') on array 'buff_x', src/atax.c:7 [169]  (1.237 ns)

 <State 19>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_28') on array 'buff_x', src/atax.c:7 [177]  (1.237 ns)

 <State 20>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_30') on array 'buff_x', src/atax.c:7 [185]  (1.237 ns)

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
