
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 15.83

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: regs[3015]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: regs[3015]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ regs[3015]$_DFF_P_/CK (DFF_X1)
     5    5.61    0.01    0.09    0.09 v regs[3015]$_DFF_P_/Q (DFF_X1)
                                         regs[3015] (net)
                  0.01    0.00    0.09 v _45950_/A1 (NAND2_X1)
     1    1.74    0.01    0.01    0.10 ^ _45950_/ZN (NAND2_X1)
                                         _16236_ (net)
                  0.01    0.00    0.10 ^ _45951_/A (OAI21_X1)
     1    1.19    0.01    0.01    0.11 v _45951_/ZN (OAI21_X1)
                                         regs_nxt[3015] (net)
                  0.01    0.00    0.11 v regs[3015]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ regs[3015]$_DFF_P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: wr_addr[0] (input port clocked by clk)
Endpoint: mask[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
     1   23.79    0.00    0.00    6.00 v wr_addr[0] (in)
                                         wr_addr[0] (net)
                  0.00    0.00    6.00 v input149/A (BUF_X32)
     1   57.85    0.00    0.02    6.02 v input149/Z (BUF_X32)
                                         net149 (net)
                  0.06    0.05    6.07 v wire2374/A (BUF_X16)
     1   66.29    0.01    0.04    6.11 v wire2374/Z (BUF_X16)
                                         net2374 (net)
                  0.07    0.06    6.17 v wire2373/A (BUF_X32)
    86  256.24    0.01    0.05    6.21 v wire2373/Z (BUF_X32)
                                         net2373 (net)
                  0.18    0.15    6.36 v max_length2372/A (BUF_X32)
   108  305.30    0.01    0.08    6.44 v max_length2372/Z (BUF_X32)
                                         net2372 (net)
                  0.09    0.07    6.51 v max_length2366/A (BUF_X32)
    57  216.03    0.01    0.05    6.56 v max_length2366/Z (BUF_X32)
                                         net2366 (net)
                  0.09    0.07    6.63 v wire2365/A (BUF_X32)
    46  207.78    0.01    0.05    6.69 v wire2365/Z (BUF_X32)
                                         net2365 (net)
                  0.18    0.15    6.84 v max_length2363/A (BUF_X32)
   156  473.87    0.01    0.08    6.91 v max_length2363/Z (BUF_X32)
                                         net2363 (net)
                  0.15    0.12    7.03 v max_length2360/A (BUF_X32)
   170  396.31    0.01    0.07    7.10 v max_length2360/Z (BUF_X32)
                                         net2360 (net)
                  0.06    0.05    7.15 v max_length2359/A (BUF_X32)
   113  248.85    0.01    0.05    7.19 v max_length2359/Z (BUF_X32)
                                         net2359 (net)
                  0.02    0.02    7.21 v _35811_/A1 (NOR3_X4)
    16   50.98    0.10    0.12    7.33 ^ _35811_/ZN (NOR3_X4)
                                         _08368_ (net)
                  0.10    0.01    7.34 ^ max_cap1894/A (BUF_X8)
    12   64.05    0.02    0.04    7.38 ^ max_cap1894/Z (BUF_X8)
                                         net1894 (net)
                  0.03    0.02    7.40 ^ wire1893/A (BUF_X8)
     4   62.77    0.01    0.03    7.43 ^ wire1893/Z (BUF_X8)
                                         net1893 (net)
                  0.07    0.06    7.49 ^ max_cap1892/A (BUF_X8)
    16   64.07    0.01    0.04    7.52 ^ max_cap1892/Z (BUF_X8)
                                         net1892 (net)
                  0.03    0.02    7.54 ^ max_cap1891/A (BUF_X8)
    10   41.19    0.01    0.03    7.58 ^ max_cap1891/Z (BUF_X8)
                                         net1891 (net)
                  0.01    0.00    7.58 ^ max_cap1890/A (BUF_X8)
    12   43.15    0.01    0.03    7.60 ^ max_cap1890/Z (BUF_X8)
                                         net1890 (net)
                  0.01    0.00    7.61 ^ max_cap1889/A (BUF_X8)
     8   40.57    0.01    0.03    7.64 ^ max_cap1889/Z (BUF_X8)
                                         net1889 (net)
                  0.02    0.01    7.65 ^ _35815_/A2 (NAND2_X4)
     5   58.71    0.04    0.03    7.68 v _35815_/ZN (NAND2_X4)
                                         _08371_ (net)
                  0.06    0.04    7.72 v wire1767/A (BUF_X16)
    12   69.63    0.01    0.04    7.76 v wire1767/Z (BUF_X16)
                                         net1767 (net)
                  0.06    0.05    7.81 v _35818_/S (MUX2_X2)
     1   56.59    0.05    0.12    7.94 ^ _35818_/Z (MUX2_X2)
                                         net428 (net)
                  0.08    0.05    7.99 ^ wire1536/A (BUF_X16)
     1   53.00    0.01    0.03    8.02 ^ wire1536/Z (BUF_X16)
                                         net1536 (net)
                  0.05    0.04    8.06 ^ wire1535/A (BUF_X16)
     1   54.86    0.01    0.03    8.09 ^ wire1535/Z (BUF_X16)
                                         net1535 (net)
                  0.05    0.04    8.14 ^ output428/A (BUF_X1)
     1    0.43    0.01    0.03    8.17 ^ output428/Z (BUF_X1)
                                         mask[11] (net)
                  0.01    0.00    8.17 ^ mask[11] (out)
                                  8.17   data arrival time

                  0.00   30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock network delay (ideal)
                          0.00   30.00   clock reconvergence pessimism
                         -6.00   24.00   output external delay
                                 24.00   data required time
-----------------------------------------------------------------------------
                                 24.00   data required time
                                 -8.17   data arrival time
-----------------------------------------------------------------------------
                                 15.83   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: wr_addr[0] (input port clocked by clk)
Endpoint: mask[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
     1   23.79    0.00    0.00    6.00 v wr_addr[0] (in)
                                         wr_addr[0] (net)
                  0.00    0.00    6.00 v input149/A (BUF_X32)
     1   57.85    0.00    0.02    6.02 v input149/Z (BUF_X32)
                                         net149 (net)
                  0.06    0.05    6.07 v wire2374/A (BUF_X16)
     1   66.29    0.01    0.04    6.11 v wire2374/Z (BUF_X16)
                                         net2374 (net)
                  0.07    0.06    6.17 v wire2373/A (BUF_X32)
    86  256.24    0.01    0.05    6.21 v wire2373/Z (BUF_X32)
                                         net2373 (net)
                  0.18    0.15    6.36 v max_length2372/A (BUF_X32)
   108  305.30    0.01    0.08    6.44 v max_length2372/Z (BUF_X32)
                                         net2372 (net)
                  0.09    0.07    6.51 v max_length2366/A (BUF_X32)
    57  216.03    0.01    0.05    6.56 v max_length2366/Z (BUF_X32)
                                         net2366 (net)
                  0.09    0.07    6.63 v wire2365/A (BUF_X32)
    46  207.78    0.01    0.05    6.69 v wire2365/Z (BUF_X32)
                                         net2365 (net)
                  0.18    0.15    6.84 v max_length2363/A (BUF_X32)
   156  473.87    0.01    0.08    6.91 v max_length2363/Z (BUF_X32)
                                         net2363 (net)
                  0.15    0.12    7.03 v max_length2360/A (BUF_X32)
   170  396.31    0.01    0.07    7.10 v max_length2360/Z (BUF_X32)
                                         net2360 (net)
                  0.06    0.05    7.15 v max_length2359/A (BUF_X32)
   113  248.85    0.01    0.05    7.19 v max_length2359/Z (BUF_X32)
                                         net2359 (net)
                  0.02    0.02    7.21 v _35811_/A1 (NOR3_X4)
    16   50.98    0.10    0.12    7.33 ^ _35811_/ZN (NOR3_X4)
                                         _08368_ (net)
                  0.10    0.01    7.34 ^ max_cap1894/A (BUF_X8)
    12   64.05    0.02    0.04    7.38 ^ max_cap1894/Z (BUF_X8)
                                         net1894 (net)
                  0.03    0.02    7.40 ^ wire1893/A (BUF_X8)
     4   62.77    0.01    0.03    7.43 ^ wire1893/Z (BUF_X8)
                                         net1893 (net)
                  0.07    0.06    7.49 ^ max_cap1892/A (BUF_X8)
    16   64.07    0.01    0.04    7.52 ^ max_cap1892/Z (BUF_X8)
                                         net1892 (net)
                  0.03    0.02    7.54 ^ max_cap1891/A (BUF_X8)
    10   41.19    0.01    0.03    7.58 ^ max_cap1891/Z (BUF_X8)
                                         net1891 (net)
                  0.01    0.00    7.58 ^ max_cap1890/A (BUF_X8)
    12   43.15    0.01    0.03    7.60 ^ max_cap1890/Z (BUF_X8)
                                         net1890 (net)
                  0.01    0.00    7.61 ^ max_cap1889/A (BUF_X8)
     8   40.57    0.01    0.03    7.64 ^ max_cap1889/Z (BUF_X8)
                                         net1889 (net)
                  0.02    0.01    7.65 ^ _35815_/A2 (NAND2_X4)
     5   58.71    0.04    0.03    7.68 v _35815_/ZN (NAND2_X4)
                                         _08371_ (net)
                  0.06    0.04    7.72 v wire1767/A (BUF_X16)
    12   69.63    0.01    0.04    7.76 v wire1767/Z (BUF_X16)
                                         net1767 (net)
                  0.06    0.05    7.81 v _35818_/S (MUX2_X2)
     1   56.59    0.05    0.12    7.94 ^ _35818_/Z (MUX2_X2)
                                         net428 (net)
                  0.08    0.05    7.99 ^ wire1536/A (BUF_X16)
     1   53.00    0.01    0.03    8.02 ^ wire1536/Z (BUF_X16)
                                         net1536 (net)
                  0.05    0.04    8.06 ^ wire1535/A (BUF_X16)
     1   54.86    0.01    0.03    8.09 ^ wire1535/Z (BUF_X16)
                                         net1535 (net)
                  0.05    0.04    8.14 ^ output428/A (BUF_X1)
     1    0.43    0.01    0.03    8.17 ^ output428/Z (BUF_X1)
                                         mask[11] (net)
                  0.01    0.00    8.17 ^ mask[11] (out)
                                  8.17   data arrival time

                  0.00   30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock network delay (ideal)
                          0.00   30.00   clock reconvergence pessimism
                         -6.00   24.00   output external delay
                                 24.00   data required time
-----------------------------------------------------------------------------
                                 24.00   data required time
                                 -8.17   data arrival time
-----------------------------------------------------------------------------
                                 15.83   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_41650_/ZN                            106.81  118.13  -11.32 (VIOLATED)
_41674_/ZN                             63.32   68.96   -5.64 (VIOLATED)
_47287_/ZN                             63.32   66.49   -3.17 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.06268362700939178

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3157

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-11.323454856872559

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
106.81099700927734

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1060

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: regs[3143]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: regs[1223]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ regs[3143]$_DFF_P_/CK (DFF_X1)
   0.09    0.09 v regs[3143]$_DFF_P_/Q (DFF_X1)
   0.06    0.14 v _40412_/Z (MUX2_X1)
   0.06    0.20 v _40413_/Z (MUX2_X1)
   0.06    0.26 v _40417_/Z (MUX2_X1)
   0.15    0.41 ^ _40428_/ZN (AOI222_X2)
   0.08    0.50 v _40444_/ZN (OAI221_X2)
   0.07    0.57 v _41551_/Z (MUX2_X1)
   0.00    0.57 v regs[1223]$_DFF_P_/D (DFF_X1)
           0.57   data arrival time

  30.00   30.00   clock clk (rise edge)
   0.00   30.00   clock network delay (ideal)
   0.00   30.00   clock reconvergence pessimism
          30.00 ^ regs[1223]$_DFF_P_/CK (DFF_X1)
  -0.04   29.96   library setup time
          29.96   data required time
---------------------------------------------------------
          29.96   data required time
          -0.57   data arrival time
---------------------------------------------------------
          29.39   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: regs[3015]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: regs[3015]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ regs[3015]$_DFF_P_/CK (DFF_X1)
   0.09    0.09 v regs[3015]$_DFF_P_/Q (DFF_X1)
   0.01    0.10 ^ _45950_/ZN (NAND2_X1)
   0.01    0.11 v _45951_/ZN (OAI21_X1)
   0.00    0.11 v regs[3015]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ regs[3015]$_DFF_P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
8.1660

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
15.8340

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
193.901543

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.38e-03   3.53e-04   3.24e-04   2.06e-03  26.9%
Combinational          2.31e-03   1.70e-03   1.58e-03   5.58e-03  73.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.69e-03   2.05e-03   1.90e-03   7.64e-03 100.0%
                          48.3%      26.8%      24.9%
