package freertos

import _ "unsafe"

const EXTMEM_DCACHE_BLOCKSIZE_MODE = 0x00000003
const EXTMEM_DCACHE_BLOCKSIZE_MODE_V = 0x3
const EXTMEM_DCACHE_BLOCKSIZE_MODE_S = 3
const EXTMEM_DCACHE_SIZE_MODE_V = 0x1
const EXTMEM_DCACHE_SIZE_MODE_S = 2
const EXTMEM_DCACHE_ENABLE_V = 0x1
const EXTMEM_DCACHE_ENABLE_S = 0
const EXTMEM_DCACHE_SHUT_CORE1_BUS_V = 0x1
const EXTMEM_DCACHE_SHUT_CORE1_BUS_S = 1
const EXTMEM_DCACHE_SHUT_CORE0_BUS_V = 0x1
const EXTMEM_DCACHE_SHUT_CORE0_BUS_S = 0
const EXTMEM_DCACHE_TAG_MEM_FORCE_PU_V = 0x1
const EXTMEM_DCACHE_TAG_MEM_FORCE_PU_S = 2
const EXTMEM_DCACHE_TAG_MEM_FORCE_PD_V = 0x1
const EXTMEM_DCACHE_TAG_MEM_FORCE_PD_S = 1
const EXTMEM_DCACHE_TAG_MEM_FORCE_ON_V = 0x1
const EXTMEM_DCACHE_TAG_MEM_FORCE_ON_S = 0
const EXTMEM_DCACHE_PRELOCK_SCT1_EN_V = 0x1
const EXTMEM_DCACHE_PRELOCK_SCT1_EN_S = 1
const EXTMEM_DCACHE_PRELOCK_SCT0_EN_V = 0x1
const EXTMEM_DCACHE_PRELOCK_SCT0_EN_S = 0
const EXTMEM_DCACHE_PRELOCK_SCT0_ADDR = 0xFFFFFFFF
const EXTMEM_DCACHE_PRELOCK_SCT0_ADDR_V = 0xFFFFFFFF
const EXTMEM_DCACHE_PRELOCK_SCT0_ADDR_S = 0
const EXTMEM_DCACHE_PRELOCK_SCT1_ADDR = 0xFFFFFFFF
const EXTMEM_DCACHE_PRELOCK_SCT1_ADDR_V = 0xFFFFFFFF
const EXTMEM_DCACHE_PRELOCK_SCT1_ADDR_S = 0
const EXTMEM_DCACHE_PRELOCK_SCT0_SIZE = 0x0000FFFF
const EXTMEM_DCACHE_PRELOCK_SCT0_SIZE_V = 0xFFFF
const EXTMEM_DCACHE_PRELOCK_SCT0_SIZE_S = 16
const EXTMEM_DCACHE_PRELOCK_SCT1_SIZE = 0x0000FFFF
const EXTMEM_DCACHE_PRELOCK_SCT1_SIZE_V = 0xFFFF
const EXTMEM_DCACHE_PRELOCK_SCT1_SIZE_S = 0
const EXTMEM_DCACHE_LOCK_DONE_V = 0x1
const EXTMEM_DCACHE_LOCK_DONE_S = 2
const EXTMEM_DCACHE_UNLOCK_ENA_V = 0x1
const EXTMEM_DCACHE_UNLOCK_ENA_S = 1
const EXTMEM_DCACHE_LOCK_ENA_V = 0x1
const EXTMEM_DCACHE_LOCK_ENA_S = 0
const EXTMEM_DCACHE_LOCK_ADDR = 0xFFFFFFFF
const EXTMEM_DCACHE_LOCK_ADDR_V = 0xFFFFFFFF
const EXTMEM_DCACHE_LOCK_ADDR_S = 0
const EXTMEM_DCACHE_LOCK_SIZE = 0x0000FFFF
const EXTMEM_DCACHE_LOCK_SIZE_V = 0xFFFF
const EXTMEM_DCACHE_LOCK_SIZE_S = 0
const EXTMEM_DCACHE_SYNC_DONE_V = 0x1
const EXTMEM_DCACHE_SYNC_DONE_S = 3
const EXTMEM_DCACHE_CLEAN_ENA_V = 0x1
const EXTMEM_DCACHE_CLEAN_ENA_S = 2
const EXTMEM_DCACHE_WRITEBACK_ENA_V = 0x1
const EXTMEM_DCACHE_WRITEBACK_ENA_S = 1
const EXTMEM_DCACHE_INVALIDATE_ENA_V = 0x1
const EXTMEM_DCACHE_INVALIDATE_ENA_S = 0
const EXTMEM_DCACHE_SYNC_ADDR = 0xFFFFFFFF
const EXTMEM_DCACHE_SYNC_ADDR_V = 0xFFFFFFFF
const EXTMEM_DCACHE_SYNC_ADDR_S = 0
const EXTMEM_DCACHE_SYNC_SIZE = 0x007FFFFF
const EXTMEM_DCACHE_SYNC_SIZE_V = 0x7FFFFF
const EXTMEM_DCACHE_SYNC_SIZE_S = 0
const EXTMEM_DCACHE_OCCUPY_DONE_V = 0x1
const EXTMEM_DCACHE_OCCUPY_DONE_S = 1
const EXTMEM_DCACHE_OCCUPY_ENA_V = 0x1
const EXTMEM_DCACHE_OCCUPY_ENA_S = 0
const EXTMEM_DCACHE_OCCUPY_ADDR = 0xFFFFFFFF
const EXTMEM_DCACHE_OCCUPY_ADDR_V = 0xFFFFFFFF
const EXTMEM_DCACHE_OCCUPY_ADDR_S = 0
const EXTMEM_DCACHE_OCCUPY_SIZE = 0x0000FFFF
const EXTMEM_DCACHE_OCCUPY_SIZE_V = 0xFFFF
const EXTMEM_DCACHE_OCCUPY_SIZE_S = 0
const EXTMEM_DCACHE_PRELOAD_ORDER_V = 0x1
const EXTMEM_DCACHE_PRELOAD_ORDER_S = 2
const EXTMEM_DCACHE_PRELOAD_DONE_V = 0x1
const EXTMEM_DCACHE_PRELOAD_DONE_S = 1
const EXTMEM_DCACHE_PRELOAD_ENA_V = 0x1
const EXTMEM_DCACHE_PRELOAD_ENA_S = 0
const EXTMEM_DCACHE_PRELOAD_ADDR = 0xFFFFFFFF
const EXTMEM_DCACHE_PRELOAD_ADDR_V = 0xFFFFFFFF
const EXTMEM_DCACHE_PRELOAD_ADDR_S = 0
const EXTMEM_DCACHE_PRELOAD_SIZE = 0x0000FFFF
const EXTMEM_DCACHE_PRELOAD_SIZE_V = 0xFFFF
const EXTMEM_DCACHE_PRELOAD_SIZE_S = 0
const EXTMEM_DCACHE_AUTOLOAD_BUFFER_CLEAR_V = 0x1
const EXTMEM_DCACHE_AUTOLOAD_BUFFER_CLEAR_S = 9
const EXTMEM_DCACHE_AUTOLOAD_SIZE = 0x00000003
const EXTMEM_DCACHE_AUTOLOAD_SIZE_V = 0x3
const EXTMEM_DCACHE_AUTOLOAD_SIZE_S = 7
const EXTMEM_DCACHE_AUTOLOAD_RQST = 0x00000003
const EXTMEM_DCACHE_AUTOLOAD_RQST_V = 0x3
const EXTMEM_DCACHE_AUTOLOAD_RQST_S = 5
const EXTMEM_DCACHE_AUTOLOAD_ORDER_V = 0x1
const EXTMEM_DCACHE_AUTOLOAD_ORDER_S = 4
const EXTMEM_DCACHE_AUTOLOAD_DONE_V = 0x1
const EXTMEM_DCACHE_AUTOLOAD_DONE_S = 3
const EXTMEM_DCACHE_AUTOLOAD_ENA_V = 0x1
const EXTMEM_DCACHE_AUTOLOAD_ENA_S = 2
const EXTMEM_DCACHE_AUTOLOAD_SCT1_ENA_V = 0x1
const EXTMEM_DCACHE_AUTOLOAD_SCT1_ENA_S = 1
const EXTMEM_DCACHE_AUTOLOAD_SCT0_ENA_V = 0x1
const EXTMEM_DCACHE_AUTOLOAD_SCT0_ENA_S = 0
const EXTMEM_DCACHE_AUTOLOAD_SCT0_ADDR = 0xFFFFFFFF
const EXTMEM_DCACHE_AUTOLOAD_SCT0_ADDR_V = 0xFFFFFFFF
const EXTMEM_DCACHE_AUTOLOAD_SCT0_ADDR_S = 0
const EXTMEM_DCACHE_AUTOLOAD_SCT0_SIZE = 0x07FFFFFF
const EXTMEM_DCACHE_AUTOLOAD_SCT0_SIZE_V = 0x7FFFFFF
const EXTMEM_DCACHE_AUTOLOAD_SCT0_SIZE_S = 0
const EXTMEM_DCACHE_AUTOLOAD_SCT1_ADDR = 0xFFFFFFFF
const EXTMEM_DCACHE_AUTOLOAD_SCT1_ADDR_V = 0xFFFFFFFF
const EXTMEM_DCACHE_AUTOLOAD_SCT1_ADDR_S = 0
const EXTMEM_DCACHE_AUTOLOAD_SCT1_SIZE = 0x07FFFFFF
const EXTMEM_DCACHE_AUTOLOAD_SCT1_SIZE_V = 0x7FFFFFF
const EXTMEM_DCACHE_AUTOLOAD_SCT1_SIZE_S = 0
const EXTMEM_ICACHE_BLOCKSIZE_MODE_V = 0x1
const EXTMEM_ICACHE_BLOCKSIZE_MODE_S = 3
const EXTMEM_ICACHE_SIZE_MODE_V = 0x1
const EXTMEM_ICACHE_SIZE_MODE_S = 2
const EXTMEM_ICACHE_WAY_MODE_V = 0x1
const EXTMEM_ICACHE_WAY_MODE_S = 1
const EXTMEM_ICACHE_ENABLE_V = 0x1
const EXTMEM_ICACHE_ENABLE_S = 0
const EXTMEM_ICACHE_SHUT_CORE1_BUS_V = 0x1
const EXTMEM_ICACHE_SHUT_CORE1_BUS_S = 1
const EXTMEM_ICACHE_SHUT_CORE0_BUS_V = 0x1
const EXTMEM_ICACHE_SHUT_CORE0_BUS_S = 0
const EXTMEM_ICACHE_TAG_MEM_FORCE_PU_V = 0x1
const EXTMEM_ICACHE_TAG_MEM_FORCE_PU_S = 2
const EXTMEM_ICACHE_TAG_MEM_FORCE_PD_V = 0x1
const EXTMEM_ICACHE_TAG_MEM_FORCE_PD_S = 1
const EXTMEM_ICACHE_TAG_MEM_FORCE_ON_V = 0x1
const EXTMEM_ICACHE_TAG_MEM_FORCE_ON_S = 0
const EXTMEM_ICACHE_PRELOCK_SCT1_EN_V = 0x1
const EXTMEM_ICACHE_PRELOCK_SCT1_EN_S = 1
const EXTMEM_ICACHE_PRELOCK_SCT0_EN_V = 0x1
const EXTMEM_ICACHE_PRELOCK_SCT0_EN_S = 0
const EXTMEM_ICACHE_PRELOCK_SCT0_ADDR = 0xFFFFFFFF
const EXTMEM_ICACHE_PRELOCK_SCT0_ADDR_V = 0xFFFFFFFF
const EXTMEM_ICACHE_PRELOCK_SCT0_ADDR_S = 0
const EXTMEM_ICACHE_PRELOCK_SCT1_ADDR = 0xFFFFFFFF
const EXTMEM_ICACHE_PRELOCK_SCT1_ADDR_V = 0xFFFFFFFF
const EXTMEM_ICACHE_PRELOCK_SCT1_ADDR_S = 0
const EXTMEM_ICACHE_PRELOCK_SCT0_SIZE = 0x0000FFFF
const EXTMEM_ICACHE_PRELOCK_SCT0_SIZE_V = 0xFFFF
const EXTMEM_ICACHE_PRELOCK_SCT0_SIZE_S = 16
const EXTMEM_ICACHE_PRELOCK_SCT1_SIZE = 0x0000FFFF
const EXTMEM_ICACHE_PRELOCK_SCT1_SIZE_V = 0xFFFF
const EXTMEM_ICACHE_PRELOCK_SCT1_SIZE_S = 0
const EXTMEM_ICACHE_LOCK_DONE_V = 0x1
const EXTMEM_ICACHE_LOCK_DONE_S = 2
const EXTMEM_ICACHE_UNLOCK_ENA_V = 0x1
const EXTMEM_ICACHE_UNLOCK_ENA_S = 1
const EXTMEM_ICACHE_LOCK_ENA_V = 0x1
const EXTMEM_ICACHE_LOCK_ENA_S = 0
const EXTMEM_ICACHE_LOCK_ADDR = 0xFFFFFFFF
const EXTMEM_ICACHE_LOCK_ADDR_V = 0xFFFFFFFF
const EXTMEM_ICACHE_LOCK_ADDR_S = 0
const EXTMEM_ICACHE_LOCK_SIZE = 0x0000FFFF
const EXTMEM_ICACHE_LOCK_SIZE_V = 0xFFFF
const EXTMEM_ICACHE_LOCK_SIZE_S = 0
const EXTMEM_ICACHE_SYNC_DONE_V = 0x1
const EXTMEM_ICACHE_SYNC_DONE_S = 1
const EXTMEM_ICACHE_INVALIDATE_ENA_V = 0x1
const EXTMEM_ICACHE_INVALIDATE_ENA_S = 0
const EXTMEM_ICACHE_SYNC_ADDR = 0xFFFFFFFF
const EXTMEM_ICACHE_SYNC_ADDR_V = 0xFFFFFFFF
const EXTMEM_ICACHE_SYNC_ADDR_S = 0
const EXTMEM_ICACHE_SYNC_SIZE = 0x007FFFFF
const EXTMEM_ICACHE_SYNC_SIZE_V = 0x7FFFFF
const EXTMEM_ICACHE_SYNC_SIZE_S = 0
const EXTMEM_ICACHE_PRELOAD_ORDER_V = 0x1
const EXTMEM_ICACHE_PRELOAD_ORDER_S = 2
const EXTMEM_ICACHE_PRELOAD_DONE_V = 0x1
const EXTMEM_ICACHE_PRELOAD_DONE_S = 1
const EXTMEM_ICACHE_PRELOAD_ENA_V = 0x1
const EXTMEM_ICACHE_PRELOAD_ENA_S = 0
const EXTMEM_ICACHE_PRELOAD_ADDR = 0xFFFFFFFF
const EXTMEM_ICACHE_PRELOAD_ADDR_V = 0xFFFFFFFF
const EXTMEM_ICACHE_PRELOAD_ADDR_S = 0
const EXTMEM_ICACHE_PRELOAD_SIZE = 0x0000FFFF
const EXTMEM_ICACHE_PRELOAD_SIZE_V = 0xFFFF
const EXTMEM_ICACHE_PRELOAD_SIZE_S = 0
const EXTMEM_ICACHE_AUTOLOAD_BUFFER_CLEAR_V = 0x1
const EXTMEM_ICACHE_AUTOLOAD_BUFFER_CLEAR_S = 9
const EXTMEM_ICACHE_AUTOLOAD_SIZE = 0x00000003
const EXTMEM_ICACHE_AUTOLOAD_SIZE_V = 0x3
const EXTMEM_ICACHE_AUTOLOAD_SIZE_S = 7
const EXTMEM_ICACHE_AUTOLOAD_RQST = 0x00000003
const EXTMEM_ICACHE_AUTOLOAD_RQST_V = 0x3
const EXTMEM_ICACHE_AUTOLOAD_RQST_S = 5
const EXTMEM_ICACHE_AUTOLOAD_ORDER_V = 0x1
const EXTMEM_ICACHE_AUTOLOAD_ORDER_S = 4
const EXTMEM_ICACHE_AUTOLOAD_DONE_V = 0x1
const EXTMEM_ICACHE_AUTOLOAD_DONE_S = 3
const EXTMEM_ICACHE_AUTOLOAD_ENA_V = 0x1
const EXTMEM_ICACHE_AUTOLOAD_ENA_S = 2
const EXTMEM_ICACHE_AUTOLOAD_SCT1_ENA_V = 0x1
const EXTMEM_ICACHE_AUTOLOAD_SCT1_ENA_S = 1
const EXTMEM_ICACHE_AUTOLOAD_SCT0_ENA_V = 0x1
const EXTMEM_ICACHE_AUTOLOAD_SCT0_ENA_S = 0
const EXTMEM_ICACHE_AUTOLOAD_SCT0_ADDR = 0xFFFFFFFF
const EXTMEM_ICACHE_AUTOLOAD_SCT0_ADDR_V = 0xFFFFFFFF
const EXTMEM_ICACHE_AUTOLOAD_SCT0_ADDR_S = 0
const EXTMEM_ICACHE_AUTOLOAD_SCT0_SIZE = 0x07FFFFFF
const EXTMEM_ICACHE_AUTOLOAD_SCT0_SIZE_V = 0x7FFFFFF
const EXTMEM_ICACHE_AUTOLOAD_SCT0_SIZE_S = 0
const EXTMEM_ICACHE_AUTOLOAD_SCT1_ADDR = 0xFFFFFFFF
const EXTMEM_ICACHE_AUTOLOAD_SCT1_ADDR_V = 0xFFFFFFFF
const EXTMEM_ICACHE_AUTOLOAD_SCT1_ADDR_S = 0
const EXTMEM_ICACHE_AUTOLOAD_SCT1_SIZE = 0x07FFFFFF
const EXTMEM_ICACHE_AUTOLOAD_SCT1_SIZE_V = 0x7FFFFFF
const EXTMEM_ICACHE_AUTOLOAD_SCT1_SIZE_S = 0
const EXTMEM_IBUS_TO_FLASH_START_VADDR = 0xFFFFFFFF
const EXTMEM_IBUS_TO_FLASH_START_VADDR_V = 0xFFFFFFFF
const EXTMEM_IBUS_TO_FLASH_START_VADDR_S = 0
const EXTMEM_IBUS_TO_FLASH_END_VADDR = 0xFFFFFFFF
const EXTMEM_IBUS_TO_FLASH_END_VADDR_V = 0xFFFFFFFF
const EXTMEM_IBUS_TO_FLASH_END_VADDR_S = 0
const EXTMEM_DBUS_TO_FLASH_START_VADDR = 0xFFFFFFFF
const EXTMEM_DBUS_TO_FLASH_START_VADDR_V = 0xFFFFFFFF
const EXTMEM_DBUS_TO_FLASH_START_VADDR_S = 0
const EXTMEM_DBUS_TO_FLASH_END_VADDR = 0xFFFFFFFF
const EXTMEM_DBUS_TO_FLASH_END_VADDR_V = 0xFFFFFFFF
const EXTMEM_DBUS_TO_FLASH_END_VADDR_S = 0
const EXTMEM_ICACHE_ACS_CNT_CLR_V = 0x1
const EXTMEM_ICACHE_ACS_CNT_CLR_S = 1
const EXTMEM_DCACHE_ACS_CNT_CLR_V = 0x1
const EXTMEM_DCACHE_ACS_CNT_CLR_S = 0
const EXTMEM_IBUS_ACS_MISS_CNT = 0xFFFFFFFF
const EXTMEM_IBUS_ACS_MISS_CNT_V = 0xFFFFFFFF
const EXTMEM_IBUS_ACS_MISS_CNT_S = 0
const EXTMEM_IBUS_ACS_CNT = 0xFFFFFFFF
const EXTMEM_IBUS_ACS_CNT_V = 0xFFFFFFFF
const EXTMEM_IBUS_ACS_CNT_S = 0
const EXTMEM_DBUS_ACS_FLASH_MISS_CNT = 0xFFFFFFFF
const EXTMEM_DBUS_ACS_FLASH_MISS_CNT_V = 0xFFFFFFFF
const EXTMEM_DBUS_ACS_FLASH_MISS_CNT_S = 0
const EXTMEM_DBUS_ACS_SPIRAM_MISS_CNT = 0xFFFFFFFF
const EXTMEM_DBUS_ACS_SPIRAM_MISS_CNT_V = 0xFFFFFFFF
const EXTMEM_DBUS_ACS_SPIRAM_MISS_CNT_S = 0
const EXTMEM_DBUS_ACS_CNT = 0xFFFFFFFF
const EXTMEM_DBUS_ACS_CNT_V = 0xFFFFFFFF
const EXTMEM_DBUS_ACS_CNT_S = 0
const EXTMEM_DBUS_CNT_OVF_INT_ENA_V = 0x1
const EXTMEM_DBUS_CNT_OVF_INT_ENA_S = 8
const EXTMEM_IBUS_CNT_OVF_INT_ENA_V = 0x1
const EXTMEM_IBUS_CNT_OVF_INT_ENA_S = 7
const EXTMEM_DCACHE_OCCUPY_EXC_INT_ENA_V = 0x1
const EXTMEM_DCACHE_OCCUPY_EXC_INT_ENA_S = 6
const EXTMEM_MMU_ENTRY_FAULT_INT_ENA_V = 0x1
const EXTMEM_MMU_ENTRY_FAULT_INT_ENA_S = 5
const EXTMEM_DCACHE_WRITE_FLASH_INT_ENA_V = 0x1
const EXTMEM_DCACHE_WRITE_FLASH_INT_ENA_S = 4
const EXTMEM_DCACHE_PRELOAD_OP_FAULT_INT_ENA_V = 0x1
const EXTMEM_DCACHE_PRELOAD_OP_FAULT_INT_ENA_S = 3
const EXTMEM_DCACHE_SYNC_OP_FAULT_INT_ENA_V = 0x1
const EXTMEM_DCACHE_SYNC_OP_FAULT_INT_ENA_S = 2
const EXTMEM_ICACHE_PRELOAD_OP_FAULT_INT_ENA_V = 0x1
const EXTMEM_ICACHE_PRELOAD_OP_FAULT_INT_ENA_S = 1
const EXTMEM_ICACHE_SYNC_OP_FAULT_INT_ENA_V = 0x1
const EXTMEM_ICACHE_SYNC_OP_FAULT_INT_ENA_S = 0
const EXTMEM_DBUS_CNT_OVF_INT_CLR_V = 0x1
const EXTMEM_DBUS_CNT_OVF_INT_CLR_S = 8
const EXTMEM_IBUS_CNT_OVF_INT_CLR_V = 0x1
const EXTMEM_IBUS_CNT_OVF_INT_CLR_S = 7
const EXTMEM_DCACHE_OCCUPY_EXC_INT_CLR_V = 0x1
const EXTMEM_DCACHE_OCCUPY_EXC_INT_CLR_S = 6
const EXTMEM_MMU_ENTRY_FAULT_INT_CLR_V = 0x1
const EXTMEM_MMU_ENTRY_FAULT_INT_CLR_S = 5
const EXTMEM_DCACHE_WRITE_FLASH_INT_CLR_V = 0x1
const EXTMEM_DCACHE_WRITE_FLASH_INT_CLR_S = 4
const EXTMEM_DCACHE_PRELOAD_OP_FAULT_INT_CLR_V = 0x1
const EXTMEM_DCACHE_PRELOAD_OP_FAULT_INT_CLR_S = 3
const EXTMEM_DCACHE_SYNC_OP_FAULT_INT_CLR_V = 0x1
const EXTMEM_DCACHE_SYNC_OP_FAULT_INT_CLR_S = 2
const EXTMEM_ICACHE_PRELOAD_OP_FAULT_INT_CLR_V = 0x1
const EXTMEM_ICACHE_PRELOAD_OP_FAULT_INT_CLR_S = 1
const EXTMEM_ICACHE_SYNC_OP_FAULT_INT_CLR_V = 0x1
const EXTMEM_ICACHE_SYNC_OP_FAULT_INT_CLR_S = 0
const EXTMEM_DBUS_ACS_SPIRAM_MISS_CNT_OVF_ST_V = 0x1
const EXTMEM_DBUS_ACS_SPIRAM_MISS_CNT_OVF_ST_S = 11
const EXTMEM_DBUS_ACS_FLASH_MISS_CNT_OVF_ST_V = 0x1
const EXTMEM_DBUS_ACS_FLASH_MISS_CNT_OVF_ST_S = 10
const EXTMEM_DBUS_ACS_CNT_OVF_ST_V = 0x1
const EXTMEM_DBUS_ACS_CNT_OVF_ST_S = 9
const EXTMEM_IBUS_ACS_MISS_CNT_OVF_ST_V = 0x1
const EXTMEM_IBUS_ACS_MISS_CNT_OVF_ST_S = 8
const EXTMEM_IBUS_ACS_CNT_OVF_ST_V = 0x1
const EXTMEM_IBUS_ACS_CNT_OVF_ST_S = 7
const EXTMEM_DCACHE_OCCUPY_EXC_ST_V = 0x1
const EXTMEM_DCACHE_OCCUPY_EXC_ST_S = 6
const EXTMEM_MMU_ENTRY_FAULT_ST_V = 0x1
const EXTMEM_MMU_ENTRY_FAULT_ST_S = 5
const EXTMEM_DCACHE_WRITE_FLASH_ST_V = 0x1
const EXTMEM_DCACHE_WRITE_FLASH_ST_S = 4
const EXTMEM_DCACHE_PRELOAD_OP_FAULT_ST_V = 0x1
const EXTMEM_DCACHE_PRELOAD_OP_FAULT_ST_S = 3
const EXTMEM_DCACHE_SYNC_OP_FAULT_ST_V = 0x1
const EXTMEM_DCACHE_SYNC_OP_FAULT_ST_S = 2
const EXTMEM_ICACHE_PRELOAD_OP_FAULT_ST_V = 0x1
const EXTMEM_ICACHE_PRELOAD_OP_FAULT_ST_S = 1
const EXTMEM_ICACHE_SYNC_OP_FAULT_ST_V = 0x1
const EXTMEM_ICACHE_SYNC_OP_FAULT_ST_S = 0
const EXTMEM_CORE0_DBUS_REJECT_INT_ENA_V = 0x1
const EXTMEM_CORE0_DBUS_REJECT_INT_ENA_S = 4
const EXTMEM_CORE0_DBUS_ACS_MSK_DC_INT_ENA_V = 0x1
const EXTMEM_CORE0_DBUS_ACS_MSK_DC_INT_ENA_S = 3
const EXTMEM_CORE0_IBUS_REJECT_INT_ENA_V = 0x1
const EXTMEM_CORE0_IBUS_REJECT_INT_ENA_S = 2
const EXTMEM_CORE0_IBUS_WR_IC_INT_ENA_V = 0x1
const EXTMEM_CORE0_IBUS_WR_IC_INT_ENA_S = 1
const EXTMEM_CORE0_IBUS_ACS_MSK_IC_INT_ENA_V = 0x1
const EXTMEM_CORE0_IBUS_ACS_MSK_IC_INT_ENA_S = 0
const EXTMEM_CORE0_DBUS_REJECT_INT_CLR_V = 0x1
const EXTMEM_CORE0_DBUS_REJECT_INT_CLR_S = 4
const EXTMEM_CORE0_DBUS_ACS_MSK_DC_INT_CLR_V = 0x1
const EXTMEM_CORE0_DBUS_ACS_MSK_DC_INT_CLR_S = 3
const EXTMEM_CORE0_IBUS_REJECT_INT_CLR_V = 0x1
const EXTMEM_CORE0_IBUS_REJECT_INT_CLR_S = 2
const EXTMEM_CORE0_IBUS_WR_IC_INT_CLR_V = 0x1
const EXTMEM_CORE0_IBUS_WR_IC_INT_CLR_S = 1
const EXTMEM_CORE0_IBUS_ACS_MSK_IC_INT_CLR_V = 0x1
const EXTMEM_CORE0_IBUS_ACS_MSK_IC_INT_CLR_S = 0
const EXTMEM_CORE0_DBUS_REJECT_ST_V = 0x1
const EXTMEM_CORE0_DBUS_REJECT_ST_S = 4
const EXTMEM_CORE0_DBUS_ACS_MSK_DCACHE_ST_V = 0x1
const EXTMEM_CORE0_DBUS_ACS_MSK_DCACHE_ST_S = 3
const EXTMEM_CORE0_IBUS_REJECT_ST_V = 0x1
const EXTMEM_CORE0_IBUS_REJECT_ST_S = 2
const EXTMEM_CORE0_IBUS_WR_ICACHE_ST_V = 0x1
const EXTMEM_CORE0_IBUS_WR_ICACHE_ST_S = 1
const EXTMEM_CORE0_IBUS_ACS_MSK_ICACHE_ST_V = 0x1
const EXTMEM_CORE0_IBUS_ACS_MSK_ICACHE_ST_S = 0
const EXTMEM_CORE1_DBUS_REJECT_INT_ENA_V = 0x1
const EXTMEM_CORE1_DBUS_REJECT_INT_ENA_S = 4
const EXTMEM_CORE1_DBUS_ACS_MSK_DC_INT_ENA_V = 0x1
const EXTMEM_CORE1_DBUS_ACS_MSK_DC_INT_ENA_S = 3
const EXTMEM_CORE1_IBUS_REJECT_INT_ENA_V = 0x1
const EXTMEM_CORE1_IBUS_REJECT_INT_ENA_S = 2
const EXTMEM_CORE1_IBUS_WR_IC_INT_ENA_V = 0x1
const EXTMEM_CORE1_IBUS_WR_IC_INT_ENA_S = 1
const EXTMEM_CORE1_IBUS_ACS_MSK_IC_INT_ENA_V = 0x1
const EXTMEM_CORE1_IBUS_ACS_MSK_IC_INT_ENA_S = 0
const EXTMEM_CORE1_DBUS_REJECT_INT_CLR_V = 0x1
const EXTMEM_CORE1_DBUS_REJECT_INT_CLR_S = 4
const EXTMEM_CORE1_DBUS_ACS_MSK_DC_INT_CLR_V = 0x1
const EXTMEM_CORE1_DBUS_ACS_MSK_DC_INT_CLR_S = 3
const EXTMEM_CORE1_IBUS_REJECT_INT_CLR_V = 0x1
const EXTMEM_CORE1_IBUS_REJECT_INT_CLR_S = 2
const EXTMEM_CORE1_IBUS_WR_IC_INT_CLR_V = 0x1
const EXTMEM_CORE1_IBUS_WR_IC_INT_CLR_S = 1
const EXTMEM_CORE1_IBUS_ACS_MSK_IC_INT_CLR_V = 0x1
const EXTMEM_CORE1_IBUS_ACS_MSK_IC_INT_CLR_S = 0
const EXTMEM_CORE1_DBUS_REJECT_ST_V = 0x1
const EXTMEM_CORE1_DBUS_REJECT_ST_S = 4
const EXTMEM_CORE1_DBUS_ACS_MSK_DCACHE_ST_V = 0x1
const EXTMEM_CORE1_DBUS_ACS_MSK_DCACHE_ST_S = 3
const EXTMEM_CORE1_IBUS_REJECT_ST_V = 0x1
const EXTMEM_CORE1_IBUS_REJECT_ST_S = 2
const EXTMEM_CORE1_IBUS_WR_ICACHE_ST_V = 0x1
const EXTMEM_CORE1_IBUS_WR_ICACHE_ST_S = 1
const EXTMEM_CORE1_IBUS_ACS_MSK_ICACHE_ST_V = 0x1
const EXTMEM_CORE1_IBUS_ACS_MSK_ICACHE_ST_S = 0
const EXTMEM_CORE0_DBUS_WORLD_V = 0x1
const EXTMEM_CORE0_DBUS_WORLD_S = 6
const EXTMEM_CORE0_DBUS_ATTR = 0x00000007
const EXTMEM_CORE0_DBUS_ATTR_V = 0x7
const EXTMEM_CORE0_DBUS_ATTR_S = 3
const EXTMEM_CORE0_DBUS_TAG_ATTR = 0x00000007
const EXTMEM_CORE0_DBUS_TAG_ATTR_V = 0x7
const EXTMEM_CORE0_DBUS_TAG_ATTR_S = 0
const EXTMEM_CORE0_DBUS_VADDR = 0xFFFFFFFF
const EXTMEM_CORE0_DBUS_VADDR_V = 0xFFFFFFFF
const EXTMEM_CORE0_DBUS_VADDR_S = 0
const EXTMEM_CORE0_IBUS_WORLD_V = 0x1
const EXTMEM_CORE0_IBUS_WORLD_S = 6
const EXTMEM_CORE0_IBUS_ATTR = 0x00000007
const EXTMEM_CORE0_IBUS_ATTR_V = 0x7
const EXTMEM_CORE0_IBUS_ATTR_S = 3
const EXTMEM_CORE0_IBUS_TAG_ATTR = 0x00000007
const EXTMEM_CORE0_IBUS_TAG_ATTR_V = 0x7
const EXTMEM_CORE0_IBUS_TAG_ATTR_S = 0
const EXTMEM_CORE0_IBUS_VADDR = 0xFFFFFFFF
const EXTMEM_CORE0_IBUS_VADDR_V = 0xFFFFFFFF
const EXTMEM_CORE0_IBUS_VADDR_S = 0
const EXTMEM_CORE1_DBUS_WORLD_V = 0x1
const EXTMEM_CORE1_DBUS_WORLD_S = 6
const EXTMEM_CORE1_DBUS_ATTR = 0x00000007
const EXTMEM_CORE1_DBUS_ATTR_V = 0x7
const EXTMEM_CORE1_DBUS_ATTR_S = 3
const EXTMEM_CORE1_DBUS_TAG_ATTR = 0x00000007
const EXTMEM_CORE1_DBUS_TAG_ATTR_V = 0x7
const EXTMEM_CORE1_DBUS_TAG_ATTR_S = 0
const EXTMEM_CORE1_DBUS_VADDR = 0xFFFFFFFF
const EXTMEM_CORE1_DBUS_VADDR_V = 0xFFFFFFFF
const EXTMEM_CORE1_DBUS_VADDR_S = 0
const EXTMEM_CORE1_IBUS_WORLD_V = 0x1
const EXTMEM_CORE1_IBUS_WORLD_S = 6
const EXTMEM_CORE1_IBUS_ATTR = 0x00000007
const EXTMEM_CORE1_IBUS_ATTR_V = 0x7
const EXTMEM_CORE1_IBUS_ATTR_S = 3
const EXTMEM_CORE1_IBUS_TAG_ATTR = 0x00000007
const EXTMEM_CORE1_IBUS_TAG_ATTR_V = 0x7
const EXTMEM_CORE1_IBUS_TAG_ATTR_S = 0
const EXTMEM_CORE1_IBUS_VADDR = 0xFFFFFFFF
const EXTMEM_CORE1_IBUS_VADDR_V = 0xFFFFFFFF
const EXTMEM_CORE1_IBUS_VADDR_S = 0
const EXTMEM_CACHE_MMU_FAULT_CODE = 0x0000000F
const EXTMEM_CACHE_MMU_FAULT_CODE_V = 0xF
const EXTMEM_CACHE_MMU_FAULT_CODE_S = 16
const EXTMEM_CACHE_MMU_FAULT_CONTENT = 0x0000FFFF
const EXTMEM_CACHE_MMU_FAULT_CONTENT_V = 0xFFFF
const EXTMEM_CACHE_MMU_FAULT_CONTENT_S = 0
const EXTMEM_CACHE_MMU_FAULT_VADDR = 0xFFFFFFFF
const EXTMEM_CACHE_MMU_FAULT_VADDR_V = 0xFFFFFFFF
const EXTMEM_CACHE_MMU_FAULT_VADDR_S = 0
const EXTMEM_CACHE_SRAM_RD_WRAP_AROUND_V = 0x1
const EXTMEM_CACHE_SRAM_RD_WRAP_AROUND_S = 1
const EXTMEM_CACHE_FLASH_WRAP_AROUND_V = 0x1
const EXTMEM_CACHE_FLASH_WRAP_AROUND_S = 0
const EXTMEM_CACHE_MMU_MEM_FORCE_PU_V = 0x1
const EXTMEM_CACHE_MMU_MEM_FORCE_PU_S = 2
const EXTMEM_CACHE_MMU_MEM_FORCE_PD_V = 0x1
const EXTMEM_CACHE_MMU_MEM_FORCE_PD_S = 1
const EXTMEM_CACHE_MMU_MEM_FORCE_ON_V = 0x1
const EXTMEM_CACHE_MMU_MEM_FORCE_ON_S = 0
const EXTMEM_DCACHE_STATE = 0x00000FFF
const EXTMEM_DCACHE_STATE_V = 0xFFF
const EXTMEM_DCACHE_STATE_S = 12
const EXTMEM_ICACHE_STATE = 0x00000FFF
const EXTMEM_ICACHE_STATE_V = 0xFFF
const EXTMEM_ICACHE_STATE_S = 0
const EXTMEM_RECORD_DISABLE_G0CB_DECRYPT_V = 0x1
const EXTMEM_RECORD_DISABLE_G0CB_DECRYPT_S = 1
const EXTMEM_RECORD_DISABLE_DB_ENCRYPT_V = 0x1
const EXTMEM_RECORD_DISABLE_DB_ENCRYPT_S = 0
const EXTMEM_CLK_FORCE_ON_CRYPT_V = 0x1
const EXTMEM_CLK_FORCE_ON_CRYPT_S = 2
const EXTMEM_CLK_FORCE_ON_AUTO_CRYPT_V = 0x1
const EXTMEM_CLK_FORCE_ON_AUTO_CRYPT_S = 1
const EXTMEM_CLK_FORCE_ON_MANUAL_CRYPT_V = 0x1
const EXTMEM_CLK_FORCE_ON_MANUAL_CRYPT_S = 0
const EXTMEM_ALLOC_WB_HOLD_ARBITER_V = 0x1
const EXTMEM_ALLOC_WB_HOLD_ARBITER_S = 0
const EXTMEM_DCACHE_PRELOAD_INT_CLR_V = 0x1
const EXTMEM_DCACHE_PRELOAD_INT_CLR_S = 5
const EXTMEM_DCACHE_PRELOAD_INT_ENA_V = 0x1
const EXTMEM_DCACHE_PRELOAD_INT_ENA_S = 4
const EXTMEM_DCACHE_PRELOAD_INT_ST_V = 0x1
const EXTMEM_DCACHE_PRELOAD_INT_ST_S = 3
const EXTMEM_ICACHE_PRELOAD_INT_CLR_V = 0x1
const EXTMEM_ICACHE_PRELOAD_INT_CLR_S = 2
const EXTMEM_ICACHE_PRELOAD_INT_ENA_V = 0x1
const EXTMEM_ICACHE_PRELOAD_INT_ENA_S = 1
const EXTMEM_ICACHE_PRELOAD_INT_ST_V = 0x1
const EXTMEM_ICACHE_PRELOAD_INT_ST_S = 0
const EXTMEM_DCACHE_SYNC_INT_CLR_V = 0x1
const EXTMEM_DCACHE_SYNC_INT_CLR_S = 5
const EXTMEM_DCACHE_SYNC_INT_ENA_V = 0x1
const EXTMEM_DCACHE_SYNC_INT_ENA_S = 4
const EXTMEM_DCACHE_SYNC_INT_ST_V = 0x1
const EXTMEM_DCACHE_SYNC_INT_ST_S = 3
const EXTMEM_ICACHE_SYNC_INT_CLR_V = 0x1
const EXTMEM_ICACHE_SYNC_INT_CLR_S = 2
const EXTMEM_ICACHE_SYNC_INT_ENA_V = 0x1
const EXTMEM_ICACHE_SYNC_INT_ENA_S = 1
const EXTMEM_ICACHE_SYNC_INT_ST_V = 0x1
const EXTMEM_ICACHE_SYNC_INT_ST_S = 0
const EXTMEM_CACHE_MMU_OWNER = 0x00FFFFFF
const EXTMEM_CACHE_MMU_OWNER_V = 0xFFFFFF
const EXTMEM_CACHE_MMU_OWNER_S = 0
const EXTMEM_CACHE_TRACE_ENA_V = 0x1
const EXTMEM_CACHE_TRACE_ENA_S = 2
const EXTMEM_CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT_V = 0x1
const EXTMEM_CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT_S = 1
const EXTMEM_CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT_V = 0x1
const EXTMEM_CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT_S = 0
const EXTMEM_DCACHE_FREEZE_DONE_V = 0x1
const EXTMEM_DCACHE_FREEZE_DONE_S = 2
const EXTMEM_DCACHE_FREEZE_MODE_V = 0x1
const EXTMEM_DCACHE_FREEZE_MODE_S = 1
const EXTMEM_DCACHE_FREEZE_ENA_V = 0x1
const EXTMEM_DCACHE_FREEZE_ENA_S = 0
const EXTMEM_ICACHE_FREEZE_DONE_V = 0x1
const EXTMEM_ICACHE_FREEZE_DONE_S = 2
const EXTMEM_ICACHE_FREEZE_MODE_V = 0x1
const EXTMEM_ICACHE_FREEZE_MODE_S = 1
const EXTMEM_ICACHE_FREEZE_ENA_V = 0x1
const EXTMEM_ICACHE_FREEZE_ENA_S = 0
const EXTMEM_ICACHE_ATOMIC_OPERATE_ENA_V = 0x1
const EXTMEM_ICACHE_ATOMIC_OPERATE_ENA_S = 0
const EXTMEM_DCACHE_ATOMIC_OPERATE_ENA_V = 0x1
const EXTMEM_DCACHE_ATOMIC_OPERATE_ENA_S = 0
const EXTMEM_CACHE_REQUEST_BYPASS_V = 0x1
const EXTMEM_CACHE_REQUEST_BYPASS_S = 0
const EXTMEM_CLK_EN_V = 0x1
const EXTMEM_CLK_EN_S = 0
const EXTMEM_DCACHE_TAG_OBJECT_V = 0x1
const EXTMEM_DCACHE_TAG_OBJECT_S = 1
const EXTMEM_ICACHE_TAG_OBJECT_V = 0x1
const EXTMEM_ICACHE_TAG_OBJECT_S = 0
const EXTMEM_CACHE_TAG_WAY_OBJECT = 0x00000007
const EXTMEM_CACHE_TAG_WAY_OBJECT_V = 0x7
const EXTMEM_CACHE_TAG_WAY_OBJECT_S = 0
const EXTMEM_CACHE_VADDR = 0xFFFFFFFF
const EXTMEM_CACHE_VADDR_V = 0xFFFFFFFF
const EXTMEM_CACHE_VADDR_S = 0
const EXTMEM_CACHE_TAG_CONTENT = 0xFFFFFFFF
const EXTMEM_CACHE_TAG_CONTENT_V = 0xFFFFFFFF
const EXTMEM_CACHE_TAG_CONTENT_S = 0
const EXTMEM_DATE = 0x0FFFFFFF
const EXTMEM_DATE_V = 0xFFFFFFF
const EXTMEM_DATE_S = 0
