# Problem Statement

Implement the following circuit:

![alt text](image.png)

[Find the verilog Solution](solution_verilog.v)
