{"metadata":{"fragments":[{"text":"init","kind":"identifier"},{"text":"?<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"text":"targetStatesBRAMFor","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":")","kind":"text"}],"title":"init(targetStatesBRAMFor:)","symbolKind":"init","extendedModule":"VHDLParsing","modules":[{"relatedModules":["VHDLParsing"],"name":"VHDLMemoryStructures"}],"role":"symbol","externalID":"s:11VHDLParsing8VHDLFileV20VHDLMemoryStructuresE19targetStatesBRAMForACSgx_tc12VHDLMachines24MachineVHDLRepresentableRzlufc","roleHeading":"Initializer"},"schemaVersion":{"patch":0,"minor":3,"major":0},"kind":"symbol","variants":[{"paths":["\/documentation\/vhdlmemorystructures\/vhdlparsing\/vhdlfile\/init(targetstatesbramfor:)"],"traits":[{"interfaceLanguage":"swift"}]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(targetStatesBRAMFor:)"},"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"tokens":[{"text":"init","kind":"keyword"},{"text":"?<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"text":"targetStatesBRAMFor","kind":"externalParam"},{"text":" ","kind":"text"},{"text":"representation","kind":"internalParam"},{"text":": ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":") ","kind":"text"},{"text":"where","kind":"keyword"},{"text":" ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":" : ","kind":"text"},{"text":"MachineVHDLRepresentable","preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP","kind":"typeIdentifier"}],"languages":["swift"]}]}],"sections":[],"hierarchy":{"paths":[["doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures","doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing","doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile"]]},"references":{"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing/VHDLFile":{"abstract":[{"text":"Create a generic decoder.","type":"text"}],"fragments":[{"kind":"keyword","text":"extension"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLFile","preciseIdentifier":"s:11VHDLParsing8VHDLFileV"}],"url":"\/documentation\/vhdlmemorystructures\/vhdlparsing\/vhdlfile","navigatorTitle":[{"kind":"identifier","text":"VHDLFile"}],"role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile","title":"VHDLFile","kind":"symbol"},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing":{"abstract":[],"url":"\/documentation\/vhdlmemorystructures\/vhdlparsing","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing","title":"VHDLParsing","kind":"symbol"},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing/VHDLFile/init(targetStatesBRAMFor:)":{"type":"topic","title":"init(targetStatesBRAMFor:)","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(targetStatesBRAMFor:)","kind":"symbol","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"targetStatesBRAMFor"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"T"},{"kind":"text","text":")"}],"url":"\/documentation\/vhdlmemorystructures\/vhdlparsing\/vhdlfile\/init(targetstatesbramfor:)","role":"symbol","abstract":[]},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures":{"abstract":[],"url":"\/documentation\/vhdlmemorystructures","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures","title":"VHDLMemoryStructures","kind":"symbol"}}}