-- Project:   PSoC5_Team13Project
-- Generated: 09/02/2022 15:10:34
-- PSoC Creator  4.4

ENTITY PSoC5_Team13Project IS
    PORT(
        STP_0(0)_PAD : OUT std_ulogic;
        STP_1(0)_PAD : OUT std_ulogic;
        STP_2(0)_PAD : OUT std_ulogic;
        STP_3(0)_PAD : OUT std_ulogic;
        SCL_1(0)_PAD : INOUT std_ulogic;
        SG90(0)_PAD : OUT std_ulogic;
        TB_PWM1(0)_PAD : OUT std_ulogic;
        TB_PWM2(0)_PAD : OUT std_ulogic;
        TB_EN(0)_PAD : OUT std_ulogic;
        TB_ENB(0)_PAD : OUT std_ulogic;
        TB_PWM3(0)_PAD : OUT std_ulogic;
        TB_PWM4(0)_PAD : OUT std_ulogic;
        \UART:tx(0)_PAD\ : OUT std_ulogic;
        RPi_RX(0)_PAD : IN std_ulogic;
        RPi_Tx(0)_PAD : OUT std_ulogic;
        Trig_R(0)_PAD : OUT std_ulogic;
        Trig_L(0)_PAD : OUT std_ulogic;
        Echo_R(0)_PAD : IN std_ulogic;
        Echo_L(0)_PAD : IN std_ulogic;
        SDA_1(0)_PAD : INOUT std_ulogic;
        Quad1A(0)_PAD : IN std_ulogic;
        Quad1B(0)_PAD : IN std_ulogic;
        Quad2A(0)_PAD : IN std_ulogic;
        Quad2B(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END PSoC5_Team13Project;

ARCHITECTURE __DEFAULT__ OF PSoC5_Team13Project IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_BUS_CLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Echo_L(0)__PA : bit;
    SIGNAL Echo_R(0)__PA : bit;
    SIGNAL Net_104 : bit;
    SIGNAL Net_137 : bit;
    ATTRIBUTE udbclken_assigned OF Net_137 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_137 : SIGNAL IS true;
    SIGNAL Net_137_local : bit;
    SIGNAL Net_178 : bit;
    SIGNAL Net_179 : bit;
    SIGNAL Net_188 : bit;
    ATTRIBUTE placement_force OF Net_188 : SIGNAL IS "U(0,5,B)3";
    SIGNAL Net_192 : bit;
    SIGNAL Net_196 : bit;
    SIGNAL Net_202 : bit;
    ATTRIBUTE placement_force OF Net_202 : SIGNAL IS "U(3,4,A)3";
    SIGNAL Net_218 : bit;
    SIGNAL Net_219 : bit;
    ATTRIBUTE placement_force OF Net_219 : SIGNAL IS "U(3,1,A)2";
    SIGNAL Net_223 : bit;
    ATTRIBUTE placement_force OF Net_223 : SIGNAL IS "U(2,2,A)3";
    SIGNAL Net_23 : bit;
    SIGNAL Net_239 : bit;
    ATTRIBUTE placement_force OF Net_239 : SIGNAL IS "U(0,3,A)1";
    SIGNAL Net_240 : bit;
    ATTRIBUTE placement_force OF Net_240 : SIGNAL IS "U(0,3,A)3";
    SIGNAL Net_241 : bit;
    SIGNAL Net_244 : bit;
    SIGNAL Net_251 : bit;
    SIGNAL Net_263 : bit;
    SIGNAL Net_266 : bit;
    ATTRIBUTE placement_force OF Net_266 : SIGNAL IS "U(0,4,B)0";
    SIGNAL Net_270 : bit;
    ATTRIBUTE udbclken_assigned OF Net_270 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_270 : SIGNAL IS true;
    SIGNAL Net_270_local : bit;
    SIGNAL Net_282 : bit;
    ATTRIBUTE placement_force OF Net_282 : SIGNAL IS "U(0,3,A)2";
    SIGNAL Net_283 : bit;
    ATTRIBUTE placement_force OF Net_283 : SIGNAL IS "U(1,3,A)1";
    SIGNAL Net_304 : bit;
    ATTRIBUTE placement_force OF Net_304 : SIGNAL IS "U(3,1,B)1";
    SIGNAL Net_315 : bit;
    ATTRIBUTE placement_force OF Net_315 : SIGNAL IS "U(1,4,A)0";
    SIGNAL Net_335 : bit;
    ATTRIBUTE udbclken_assigned OF Net_335 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_335 : SIGNAL IS true;
    SIGNAL Net_335_local : bit;
    SIGNAL Net_338 : bit;
    SIGNAL Net_339 : bit;
    SIGNAL Net_34 : bit;
    SIGNAL Net_35 : bit;
    SIGNAL Net_36 : bit;
    SIGNAL Net_366 : bit;
    ATTRIBUTE placement_force OF Net_366 : SIGNAL IS "U(0,5,A)1";
    SIGNAL Net_405 : bit;
    SIGNAL Net_407 : bit;
    SIGNAL Quad1A(0)__PA : bit;
    SIGNAL Quad1B(0)__PA : bit;
    SIGNAL Quad2A(0)__PA : bit;
    SIGNAL Quad2B(0)__PA : bit;
    SIGNAL RPi_RX(0)__PA : bit;
    SIGNAL RPi_Tx(0)__PA : bit;
    SIGNAL SCL_1(0)__PA : bit;
    SIGNAL SDA_1(0)__PA : bit;
    SIGNAL SG90(0)__PA : bit;
    SIGNAL STP_0(0)__PA : bit;
    SIGNAL STP_1(0)__PA : bit;
    SIGNAL STP_2(0)__PA : bit;
    SIGNAL STP_3(0)__PA : bit;
    SIGNAL TB_EN(0)__PA : bit;
    SIGNAL TB_ENB(0)__PA : bit;
    SIGNAL TB_PWM1(0)__PA : bit;
    SIGNAL TB_PWM2(0)__PA : bit;
    SIGNAL TB_PWM3(0)__PA : bit;
    SIGNAL TB_PWM4(0)__PA : bit;
    SIGNAL Trig_L(0)__PA : bit;
    SIGNAL Trig_R(0)__PA : bit;
    SIGNAL \I2C_1:Net_1109_0\ : bit;
    SIGNAL \I2C_1:Net_1109_1\ : bit;
    SIGNAL \I2C_1:Net_643_0\ : bit;
    SIGNAL \I2C_1:Net_697\ : bit;
    SIGNAL \I2C_1:sda_x_wire\ : bit;
    SIGNAL \PWM:PWMUDB:cmp1_eq\ : bit;
    SIGNAL \PWM:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM:PWMUDB:control_0\ : bit;
    SIGNAL \PWM:PWMUDB:control_1\ : bit;
    SIGNAL \PWM:PWMUDB:control_2\ : bit;
    SIGNAL \PWM:PWMUDB:control_3\ : bit;
    SIGNAL \PWM:PWMUDB:control_4\ : bit;
    SIGNAL \PWM:PWMUDB:control_5\ : bit;
    SIGNAL \PWM:PWMUDB:control_6\ : bit;
    SIGNAL \PWM:PWMUDB:control_7\ : bit;
    SIGNAL \PWM:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \PWM:PWMUDB:prevCompare1\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \PWM:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM:PWMUDB:runmode_enable\ : SIGNAL IS "U(3,2,A)2";
    SIGNAL \Timer_L:TimerUDB:sT24:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \PWM:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \PWM:PWMUDB:status_0\ : SIGNAL IS "U(3,3,A)2";
    SIGNAL \PWM:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \PWM:PWMUDB:status_2\ : SIGNAL IS "U(3,5,A)1";
    SIGNAL \PWM:PWMUDB:status_3\ : bit;
    SIGNAL \PWM:PWMUDB:tc_i\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:control_0\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:control_1\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:control_2\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:control_3\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:control_4\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:control_5\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:control_6\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:control_7\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:per_zero\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\ : bit;
    SIGNAL \US_Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:status_2\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:status_3\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \QD1_Timer:TimerUDB:status_tc\ : SIGNAL IS "U(1,3,B)1";
    SIGNAL \QuadPWM:ce0\ : bit;
    SIGNAL \QuadPWM:ce1\ : bit;
    SIGNAL \QuadPWM:ff0\ : bit;
    SIGNAL \QuadPWM:ff1\ : bit;
    SIGNAL \QuadPWM:toggle_0\ : bit;
    ATTRIBUTE placement_force OF \QuadPWM:toggle_0\ : SIGNAL IS "U(2,3,A)3";
    SIGNAL \QuadPWM:toggle_1\ : bit;
    ATTRIBUTE placement_force OF \QuadPWM:toggle_1\ : SIGNAL IS "U(3,3,B)3";
    SIGNAL \StepperDriver:control_4\ : bit;
    SIGNAL \StepperDriver:control_5\ : bit;
    SIGNAL \StepperDriver:control_6\ : bit;
    SIGNAL \StepperDriver:control_7\ : bit;
    SIGNAL \TB9051_EN:control_2\ : bit;
    SIGNAL \TB9051_EN:control_3\ : bit;
    SIGNAL \TB9051_EN:control_4\ : bit;
    SIGNAL \TB9051_EN:control_5\ : bit;
    SIGNAL \TB9051_EN:control_6\ : bit;
    SIGNAL \TB9051_EN:control_7\ : bit;
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:control_0\ : bit;
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:control_1\ : bit;
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:control_2\ : bit;
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:control_3\ : bit;
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:control_4\ : bit;
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:control_5\ : bit;
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:control_6\ : bit;
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:control_7\ : bit;
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD1:Cnt16:CounterUDB:count_enable\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD1:Cnt16:CounterUDB:count_stored_i\ : SIGNAL IS "U(0,0,B)1";
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:overflow\ : bit;
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD1:Cnt16:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD1:Cnt16:CounterUDB:prevCompare\ : SIGNAL IS "U(0,2,A)1";
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD1:Cnt16:CounterUDB:reload\ : SIGNAL IS "U(1,2,A)2";
    SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD1:Cnt16:CounterUDB:status_0\ : SIGNAL IS "U(0,2,B)3";
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:status_1\ : bit;
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD1:Cnt16:CounterUDB:status_2\ : SIGNAL IS "U(0,1,A)3";
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD1:Cnt16:CounterUDB:status_3\ : SIGNAL IS "U(0,2,A)2";
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:status_5\ : bit;
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:status_6\ : bit;
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD1:Cnt16:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(0,2,B)1";
    SIGNAL \TB9051_QD1:Net_1203\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD1:Net_1203\ : SIGNAL IS "U(1,0,B)1";
    SIGNAL \TB9051_QD1:Net_1251\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD1:Net_1251\ : SIGNAL IS "U(0,2,A)3";
    SIGNAL \TB9051_QD1:Net_1251_split\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD1:Net_1251_split\ : SIGNAL IS "U(0,1,B)0";
    SIGNAL \TB9051_QD1:Net_1260\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD1:Net_1260\ : SIGNAL IS "U(0,0,A)0";
    SIGNAL \TB9051_QD1:Net_1275\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD1:Net_1275\ : SIGNAL IS "U(1,1,A)1";
    SIGNAL \TB9051_QD1:Net_530\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD1:Net_530\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \TB9051_QD1:Net_611\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD1:Net_611\ : SIGNAL IS "U(1,1,B)1";
    SIGNAL \TB9051_QD1:bQuadDec:error\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD1:bQuadDec:error\ : SIGNAL IS "U(1,1,A)3";
    SIGNAL \TB9051_QD1:bQuadDec:quad_A_delayed_0\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD1:bQuadDec:quad_A_delayed_0\ : SIGNAL IS "U(0,2,B)2";
    SIGNAL \TB9051_QD1:bQuadDec:quad_A_delayed_1\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD1:bQuadDec:quad_A_delayed_1\ : SIGNAL IS "U(0,0,B)2";
    SIGNAL \TB9051_QD1:bQuadDec:quad_A_delayed_2\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD1:bQuadDec:quad_A_delayed_2\ : SIGNAL IS "U(0,0,B)0";
    SIGNAL \TB9051_QD1:bQuadDec:quad_A_filt\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD1:bQuadDec:quad_A_filt\ : SIGNAL IS "U(0,0,A)1";
    SIGNAL \TB9051_QD1:bQuadDec:quad_B_delayed_0\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD1:bQuadDec:quad_B_delayed_0\ : SIGNAL IS "U(1,3,B)0";
    SIGNAL \TB9051_QD1:bQuadDec:quad_B_delayed_1\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD1:bQuadDec:quad_B_delayed_1\ : SIGNAL IS "U(1,1,A)2";
    SIGNAL \TB9051_QD1:bQuadDec:quad_B_delayed_2\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD1:bQuadDec:quad_B_delayed_2\ : SIGNAL IS "U(1,1,B)2";
    SIGNAL \TB9051_QD1:bQuadDec:quad_B_filt\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD1:bQuadDec:quad_B_filt\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \TB9051_QD1:bQuadDec:state_0\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD1:bQuadDec:state_0\ : SIGNAL IS "U(1,0,A)3";
    SIGNAL \TB9051_QD1:bQuadDec:state_1\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD1:bQuadDec:state_1\ : SIGNAL IS "U(0,0,B)3";
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:control_0\ : bit;
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:control_1\ : bit;
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:control_2\ : bit;
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:control_3\ : bit;
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:control_4\ : bit;
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:control_5\ : bit;
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:control_6\ : bit;
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:control_7\ : bit;
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD2:Cnt16:CounterUDB:count_enable\ : SIGNAL IS "U(2,4,A)1";
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD2:Cnt16:CounterUDB:count_stored_i\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:overflow\ : bit;
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD2:Cnt16:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(2,4,B)1";
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD2:Cnt16:CounterUDB:prevCompare\ : SIGNAL IS "U(3,4,B)3";
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD2:Cnt16:CounterUDB:reload\ : SIGNAL IS "U(2,4,B)3";
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD2:Cnt16:CounterUDB:status_0\ : SIGNAL IS "U(3,4,A)0";
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:status_1\ : bit;
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD2:Cnt16:CounterUDB:status_2\ : SIGNAL IS "U(2,4,B)2";
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD2:Cnt16:CounterUDB:status_3\ : SIGNAL IS "U(2,0,B)3";
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:status_5\ : bit;
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:status_6\ : bit;
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD2:Cnt16:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(2,2,A)2";
    SIGNAL \TB9051_QD2:Net_1203\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD2:Net_1203\ : SIGNAL IS "U(2,5,A)1";
    SIGNAL \TB9051_QD2:Net_1251\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD2:Net_1251\ : SIGNAL IS "U(2,5,B)2";
    SIGNAL \TB9051_QD2:Net_1251_split\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD2:Net_1251_split\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \TB9051_QD2:Net_1260\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD2:Net_1260\ : SIGNAL IS "U(2,1,A)1";
    SIGNAL \TB9051_QD2:Net_1275\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD2:Net_1275\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \TB9051_QD2:Net_530\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD2:Net_530\ : SIGNAL IS "U(2,4,A)2";
    SIGNAL \TB9051_QD2:Net_611\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD2:Net_611\ : SIGNAL IS "U(2,5,A)3";
    SIGNAL \TB9051_QD2:bQuadDec:error\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD2:bQuadDec:error\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \TB9051_QD2:bQuadDec:quad_A_delayed_0\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD2:bQuadDec:quad_A_delayed_0\ : SIGNAL IS "U(2,5,B)3";
    SIGNAL \TB9051_QD2:bQuadDec:quad_A_delayed_1\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD2:bQuadDec:quad_A_delayed_1\ : SIGNAL IS "U(2,5,B)0";
    SIGNAL \TB9051_QD2:bQuadDec:quad_A_delayed_2\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD2:bQuadDec:quad_A_delayed_2\ : SIGNAL IS "U(2,5,B)1";
    SIGNAL \TB9051_QD2:bQuadDec:quad_A_filt\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD2:bQuadDec:quad_A_filt\ : SIGNAL IS "U(2,3,B)2";
    SIGNAL \TB9051_QD2:bQuadDec:quad_B_delayed_0\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD2:bQuadDec:quad_B_delayed_0\ : SIGNAL IS "U(1,4,B)1";
    SIGNAL \TB9051_QD2:bQuadDec:quad_B_delayed_1\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD2:bQuadDec:quad_B_delayed_1\ : SIGNAL IS "U(1,4,B)2";
    SIGNAL \TB9051_QD2:bQuadDec:quad_B_delayed_2\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD2:bQuadDec:quad_B_delayed_2\ : SIGNAL IS "U(1,2,A)0";
    SIGNAL \TB9051_QD2:bQuadDec:quad_B_filt\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD2:bQuadDec:quad_B_filt\ : SIGNAL IS "U(1,2,A)1";
    SIGNAL \TB9051_QD2:bQuadDec:state_0\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD2:bQuadDec:state_0\ : SIGNAL IS "U(3,2,B)2";
    SIGNAL \TB9051_QD2:bQuadDec:state_1\ : bit;
    ATTRIBUTE placement_force OF \TB9051_QD2:bQuadDec:state_1\ : SIGNAL IS "U(3,5,B)0";
    SIGNAL \Timer_L:TimerUDB:capt_fifo_load\ : bit;
    ATTRIBUTE placement_force OF \Timer_L:TimerUDB:capt_fifo_load\ : SIGNAL IS "U(1,5,B)2";
    SIGNAL \Timer_L:TimerUDB:capture_last\ : bit;
    ATTRIBUTE placement_force OF \Timer_L:TimerUDB:capture_last\ : SIGNAL IS "U(1,5,A)1";
    SIGNAL \Timer_L:TimerUDB:control_0\ : bit;
    SIGNAL \Timer_L:TimerUDB:control_1\ : bit;
    SIGNAL \Timer_L:TimerUDB:control_2\ : bit;
    SIGNAL \Timer_L:TimerUDB:control_3\ : bit;
    SIGNAL \Timer_L:TimerUDB:control_4\ : bit;
    SIGNAL \Timer_L:TimerUDB:control_5\ : bit;
    SIGNAL \Timer_L:TimerUDB:control_6\ : bit;
    SIGNAL \Timer_L:TimerUDB:control_7\ : bit;
    SIGNAL \Timer_L:TimerUDB:per_zero\ : bit;
    SIGNAL \Timer_L:TimerUDB:sT24:timerdp:u1.ce0__sig\ : bit;
    SIGNAL \Timer_R:TimerUDB:sT24:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \Timer_L:TimerUDB:status_2\ : bit;
    SIGNAL \Timer_L:TimerUDB:status_3\ : bit;
    SIGNAL \Timer_L:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \Timer_L:TimerUDB:status_tc\ : SIGNAL IS "U(0,4,B)2";
    SIGNAL \Timer_R:TimerUDB:capt_fifo_load\ : bit;
    ATTRIBUTE placement_force OF \Timer_R:TimerUDB:capt_fifo_load\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \Timer_R:TimerUDB:capture_last\ : bit;
    ATTRIBUTE placement_force OF \Timer_R:TimerUDB:capture_last\ : SIGNAL IS "U(3,1,B)3";
    SIGNAL \Timer_R:TimerUDB:control_0\ : bit;
    SIGNAL \Timer_R:TimerUDB:control_1\ : bit;
    SIGNAL \Timer_R:TimerUDB:control_2\ : bit;
    SIGNAL \Timer_R:TimerUDB:control_3\ : bit;
    SIGNAL \Timer_R:TimerUDB:control_4\ : bit;
    SIGNAL \Timer_R:TimerUDB:control_5\ : bit;
    SIGNAL \Timer_R:TimerUDB:control_6\ : bit;
    SIGNAL \Timer_R:TimerUDB:control_7\ : bit;
    SIGNAL \Timer_R:TimerUDB:per_zero\ : bit;
    SIGNAL \Timer_R:TimerUDB:sT24:timerdp:u1.ce0__sig\ : bit;
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Timer_R:TimerUDB:status_2\ : bit;
    SIGNAL \Timer_R:TimerUDB:status_3\ : bit;
    SIGNAL \Timer_R:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \Timer_R:TimerUDB:status_tc\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \\\UART:tx(0)\\__PA\ : bit;
    SIGNAL \UART_RPi:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART_RPi:BUART:counter_load_not\ : SIGNAL IS "U(2,1,B)2";
    SIGNAL \UART_RPi:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_RPi:BUART:rx_bitclk_enable\ : SIGNAL IS "U(0,3,B)2";
    SIGNAL \UART_RPi:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_RPi:BUART:rx_count_0\ : bit;
    SIGNAL \UART_RPi:BUART:rx_count_1\ : bit;
    SIGNAL \UART_RPi:BUART:rx_count_2\ : bit;
    SIGNAL \UART_RPi:BUART:rx_count_3\ : bit;
    SIGNAL \UART_RPi:BUART:rx_count_4\ : bit;
    SIGNAL \UART_RPi:BUART:rx_count_5\ : bit;
    SIGNAL \UART_RPi:BUART:rx_count_6\ : bit;
    SIGNAL \UART_RPi:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_RPi:BUART:rx_counter_load\ : SIGNAL IS "U(0,5,B)2";
    SIGNAL \UART_RPi:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_RPi:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_RPi:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_RPi:BUART:rx_last\ : SIGNAL IS "U(0,4,A)1";
    SIGNAL \UART_RPi:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_RPi:BUART:rx_load_fifo\ : SIGNAL IS "U(0,4,B)1";
    SIGNAL \UART_RPi:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_RPi:BUART:rx_state_0\ : SIGNAL IS "U(0,4,A)3";
    SIGNAL \UART_RPi:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_RPi:BUART:rx_state_2\ : SIGNAL IS "U(0,4,A)0";
    SIGNAL \UART_RPi:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_RPi:BUART:rx_state_3\ : SIGNAL IS "U(0,3,B)3";
    SIGNAL \UART_RPi:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_RPi:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(0,5,A)2";
    SIGNAL \UART_RPi:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_RPi:BUART:rx_status_3\ : SIGNAL IS "U(0,4,A)2";
    SIGNAL \UART_RPi:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_RPi:BUART:rx_status_4\ : SIGNAL IS "U(0,5,B)0";
    SIGNAL \UART_RPi:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_RPi:BUART:rx_status_5\ : SIGNAL IS "U(0,5,B)1";
    SIGNAL \UART_RPi:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_RPi:BUART:tx_bitclk\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \UART_RPi:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_RPi:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_RPi:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \UART_RPi:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(1,5,B)3";
    SIGNAL \UART_RPi:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_RPi:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_RPi:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_RPi:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_RPi:BUART:tx_state_0\ : SIGNAL IS "U(3,0,B)2";
    SIGNAL \UART_RPi:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_RPi:BUART:tx_state_1\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \UART_RPi:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_RPi:BUART:tx_state_2\ : SIGNAL IS "U(2,0,B)2";
    SIGNAL \UART_RPi:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_RPi:BUART:tx_status_0\ : SIGNAL IS "U(3,1,B)2";
    SIGNAL \UART_RPi:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART_RPi:BUART:tx_status_2\ : SIGNAL IS "U(3,0,A)3";
    SIGNAL \UART_RPi:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_RPi:BUART:txn\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \UART_RPi:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_RPi:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_RPi:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_RPi:Net_9_local\ : bit;
    SIGNAL \US_L:control_1\ : bit;
    SIGNAL \US_L:control_2\ : bit;
    SIGNAL \US_L:control_3\ : bit;
    SIGNAL \US_L:control_4\ : bit;
    SIGNAL \US_L:control_5\ : bit;
    SIGNAL \US_L:control_6\ : bit;
    SIGNAL \US_L:control_7\ : bit;
    SIGNAL \US_R:control_1\ : bit;
    SIGNAL \US_R:control_2\ : bit;
    SIGNAL \US_R:control_3\ : bit;
    SIGNAL \US_R:control_4\ : bit;
    SIGNAL \US_R:control_5\ : bit;
    SIGNAL \US_R:control_6\ : bit;
    SIGNAL \US_R:control_7\ : bit;
    SIGNAL \US_Timer:TimerUDB:control_0\ : bit;
    SIGNAL \US_Timer:TimerUDB:control_1\ : bit;
    SIGNAL \US_Timer:TimerUDB:control_2\ : bit;
    SIGNAL \US_Timer:TimerUDB:control_3\ : bit;
    SIGNAL \US_Timer:TimerUDB:control_4\ : bit;
    SIGNAL \US_Timer:TimerUDB:control_5\ : bit;
    SIGNAL \US_Timer:TimerUDB:control_6\ : bit;
    SIGNAL \US_Timer:TimerUDB:control_7\ : bit;
    SIGNAL \US_Timer:TimerUDB:per_zero\ : bit;
    SIGNAL \US_Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\ : bit;
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \US_Timer:TimerUDB:status_2\ : bit;
    SIGNAL \US_Timer:TimerUDB:status_3\ : bit;
    SIGNAL \US_Timer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \US_Timer:TimerUDB:status_tc\ : SIGNAL IS "U(3,1,A)3";
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL tmpOE__STP_0_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__STP_0_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Timer_L:TimerUDB:sT24:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \Timer_L:TimerUDB:sT24:timerdp:u0.z0__sig\ : bit;
    SIGNAL \Timer_L:TimerUDB:sT24:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \Timer_L:TimerUDB:sT24:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \Timer_L:TimerUDB:sT24:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \Timer_L:TimerUDB:sT24:timerdp:u0.z1__sig\ : bit;
    SIGNAL \Timer_L:TimerUDB:sT24:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \Timer_L:TimerUDB:sT24:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \Timer_L:TimerUDB:sT24:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Timer_L:TimerUDB:sT24:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \Timer_L:TimerUDB:sT24:timerdp:u1.sor__sig\ : bit;
    SIGNAL \Timer_L:TimerUDB:sT24:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Timer_L:TimerUDB:sT24:timerdp:u1.cl0__sig\ : bit;
    SIGNAL \Timer_L:TimerUDB:sT24:timerdp:u1.z0__sig\ : bit;
    SIGNAL \Timer_L:TimerUDB:sT24:timerdp:u1.ff0__sig\ : bit;
    SIGNAL \Timer_L:TimerUDB:sT24:timerdp:u1.ce1__sig\ : bit;
    SIGNAL \Timer_L:TimerUDB:sT24:timerdp:u1.cl1__sig\ : bit;
    SIGNAL \Timer_L:TimerUDB:sT24:timerdp:u1.z1__sig\ : bit;
    SIGNAL \Timer_L:TimerUDB:sT24:timerdp:u1.ff1__sig\ : bit;
    SIGNAL \Timer_L:TimerUDB:sT24:timerdp:u1.co_msb__sig\ : bit;
    SIGNAL \Timer_L:TimerUDB:sT24:timerdp:u1.sol_msb__sig\ : bit;
    SIGNAL \Timer_L:TimerUDB:sT24:timerdp:u1.cfbo__sig\ : bit;
    SIGNAL \Timer_L:TimerUDB:sT24:timerdp:u2.sor__sig\ : bit;
    SIGNAL \Timer_L:TimerUDB:sT24:timerdp:u2.cmsbo__sig\ : bit;
    SIGNAL \Timer_R:TimerUDB:sT24:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \Timer_R:TimerUDB:sT24:timerdp:u0.z0__sig\ : bit;
    SIGNAL \Timer_R:TimerUDB:sT24:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \Timer_R:TimerUDB:sT24:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \Timer_R:TimerUDB:sT24:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \Timer_R:TimerUDB:sT24:timerdp:u0.z1__sig\ : bit;
    SIGNAL \Timer_R:TimerUDB:sT24:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \Timer_R:TimerUDB:sT24:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \Timer_R:TimerUDB:sT24:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Timer_R:TimerUDB:sT24:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \Timer_R:TimerUDB:sT24:timerdp:u1.sor__sig\ : bit;
    SIGNAL \Timer_R:TimerUDB:sT24:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Timer_R:TimerUDB:sT24:timerdp:u1.cl0__sig\ : bit;
    SIGNAL \Timer_R:TimerUDB:sT24:timerdp:u1.z0__sig\ : bit;
    SIGNAL \Timer_R:TimerUDB:sT24:timerdp:u1.ff0__sig\ : bit;
    SIGNAL \Timer_R:TimerUDB:sT24:timerdp:u1.ce1__sig\ : bit;
    SIGNAL \Timer_R:TimerUDB:sT24:timerdp:u1.cl1__sig\ : bit;
    SIGNAL \Timer_R:TimerUDB:sT24:timerdp:u1.z1__sig\ : bit;
    SIGNAL \Timer_R:TimerUDB:sT24:timerdp:u1.ff1__sig\ : bit;
    SIGNAL \Timer_R:TimerUDB:sT24:timerdp:u1.co_msb__sig\ : bit;
    SIGNAL \Timer_R:TimerUDB:sT24:timerdp:u1.sol_msb__sig\ : bit;
    SIGNAL \Timer_R:TimerUDB:sT24:timerdp:u1.cfbo__sig\ : bit;
    SIGNAL \Timer_R:TimerUDB:sT24:timerdp:u2.sor__sig\ : bit;
    SIGNAL \Timer_R:TimerUDB:sT24:timerdp:u2.cmsbo__sig\ : bit;
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:u0.z0__sig\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:u0.z1__sig\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:u1.sor__sig\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:u1.z0__sig\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:u1.z1__sig\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:u2.sor__sig\ : bit;
    SIGNAL \QD1_Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\ : bit;
    SIGNAL \US_Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \US_Timer:TimerUDB:sT24:timerdp:u0.z0__sig\ : bit;
    SIGNAL \US_Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \US_Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \US_Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \US_Timer:TimerUDB:sT24:timerdp:u0.z1__sig\ : bit;
    SIGNAL \US_Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \US_Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \US_Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \US_Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \US_Timer:TimerUDB:sT24:timerdp:u1.sor__sig\ : bit;
    SIGNAL \US_Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \US_Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\ : bit;
    SIGNAL \US_Timer:TimerUDB:sT24:timerdp:u1.z0__sig\ : bit;
    SIGNAL \US_Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\ : bit;
    SIGNAL \US_Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\ : bit;
    SIGNAL \US_Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\ : bit;
    SIGNAL \US_Timer:TimerUDB:sT24:timerdp:u1.z1__sig\ : bit;
    SIGNAL \US_Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\ : bit;
    SIGNAL \US_Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\ : bit;
    SIGNAL \US_Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\ : bit;
    SIGNAL \US_Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\ : bit;
    SIGNAL \US_Timer:TimerUDB:sT24:timerdp:u2.sor__sig\ : bit;
    SIGNAL \US_Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\ : bit;
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF STP_0(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF STP_0(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF STP_1(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF STP_1(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF STP_2(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF STP_2(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF STP_3(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF STP_3(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF SCL_1(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF SCL_1(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF SG90(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF SG90(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF TB_PWM1(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF TB_PWM1(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF TB_PWM2(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF TB_PWM2(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF TB_EN(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF TB_EN(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF TB_ENB(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF TB_ENB(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF TB_PWM3(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF TB_PWM3(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF TB_PWM4(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF TB_PWM4(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF \UART:tx(0)\ : LABEL IS "iocell13";
    ATTRIBUTE Location OF \UART:tx(0)\ : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF RPi_RX(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF RPi_RX(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF RPi_Tx(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF RPi_Tx(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF Trig_R(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF Trig_R(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF Trig_L(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF Trig_L(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF Echo_R(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF Echo_R(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF Echo_L(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF Echo_L(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF SDA_1(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF SDA_1(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF Quad1A(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF Quad1A(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF Quad1B(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF Quad1B(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF Quad2A(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF Quad2A(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF Quad2B(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF Quad2B(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:status_2\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \PWM:PWMUDB:status_2\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF Net_266 : LABEL IS "macrocell2";
    ATTRIBUTE Location OF Net_266 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \UART_RPi:BUART:counter_load_not\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \UART_RPi:BUART:counter_load_not\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART_RPi:BUART:tx_status_0\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \UART_RPi:BUART:tx_status_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART_RPi:BUART:tx_status_2\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \UART_RPi:BUART:tx_status_2\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART_RPi:BUART:rx_counter_load\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \UART_RPi:BUART:rx_counter_load\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_RPi:BUART:rx_status_4\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \UART_RPi:BUART:rx_status_4\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_RPi:BUART:rx_status_5\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \UART_RPi:BUART:rx_status_5\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Timer_L:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \Timer_L:TimerUDB:capt_fifo_load\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Timer_L:TimerUDB:status_tc\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \Timer_L:TimerUDB:status_tc\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF Net_366 : LABEL IS "macrocell11";
    ATTRIBUTE Location OF Net_366 : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Timer_R:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \Timer_R:TimerUDB:capt_fifo_load\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Timer_R:TimerUDB:status_tc\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \Timer_R:TimerUDB:status_tc\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_223 : LABEL IS "macrocell14";
    ATTRIBUTE Location OF Net_223 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \TB9051_QD1:Cnt16:CounterUDB:reload\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \TB9051_QD1:Cnt16:CounterUDB:reload\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \TB9051_QD1:Cnt16:CounterUDB:status_0\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \TB9051_QD1:Cnt16:CounterUDB:status_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \TB9051_QD1:Cnt16:CounterUDB:status_2\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \TB9051_QD1:Cnt16:CounterUDB:status_2\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \TB9051_QD1:Cnt16:CounterUDB:status_3\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \TB9051_QD1:Cnt16:CounterUDB:status_3\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \TB9051_QD1:Cnt16:CounterUDB:count_enable\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \TB9051_QD1:Cnt16:CounterUDB:count_enable\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \TB9051_QD1:Net_530\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \TB9051_QD1:Net_530\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \TB9051_QD1:Net_611\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \TB9051_QD1:Net_611\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \QD1_Timer:TimerUDB:status_tc\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \QD1_Timer:TimerUDB:status_tc\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \US_Timer:TimerUDB:status_tc\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \US_Timer:TimerUDB:status_tc\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \TB9051_QD2:Cnt16:CounterUDB:reload\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \TB9051_QD2:Cnt16:CounterUDB:reload\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \TB9051_QD2:Cnt16:CounterUDB:status_0\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \TB9051_QD2:Cnt16:CounterUDB:status_0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \TB9051_QD2:Cnt16:CounterUDB:status_2\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \TB9051_QD2:Cnt16:CounterUDB:status_2\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \TB9051_QD2:Cnt16:CounterUDB:status_3\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \TB9051_QD2:Cnt16:CounterUDB:status_3\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \TB9051_QD2:Cnt16:CounterUDB:count_enable\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \TB9051_QD2:Cnt16:CounterUDB:count_enable\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \TB9051_QD2:Net_530\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \TB9051_QD2:Net_530\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \TB9051_QD2:Net_611\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \TB9051_QD2:Net_611\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \StepperDriver:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \StepperDriver:Sync:ctrl_reg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \PWM:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \PWM:PWMUDB:genblk8:stsreg\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \PWM:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \PWM:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \TB9051_EN:Sync:ctrl_reg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \TB9051_EN:Sync:ctrl_reg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \QuadPWM:PwmDatapath:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \QuadPWM:PwmDatapath:u0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \US_L:Sync:ctrl_reg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \US_L:Sync:ctrl_reg\ : LABEL IS "U(3,4)";
    ATTRIBUTE Location OF \UART_RPi:TXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(6)]";
    ATTRIBUTE Location OF \UART_RPi:RXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(5)]";
    ATTRIBUTE lib_model OF \UART_RPi:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \UART_RPi:BUART:sTX:TxShifter:u0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART_RPi:BUART:sTX:TxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \UART_RPi:BUART:sTX:TxSts\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART_RPi:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \UART_RPi:BUART:sRX:RxShifter:u0\ : LABEL IS "U(1,5)";
    ATTRIBUTE Location OF \UART_RPi:BUART:sRX:RxBitCounter\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \UART_RPi:BUART:sRX:RxSts\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \UART_RPi:BUART:sRX:RxSts\ : LABEL IS "U(0,5)";
    ATTRIBUTE Location OF E_L : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Timer_L:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \Timer_L:TimerUDB:rstSts:stsreg\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Timer_L:TimerUDB:sT24:timerdp:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \Timer_L:TimerUDB:sT24:timerdp:u0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Timer_L:TimerUDB:sT24:timerdp:u1\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \Timer_L:TimerUDB:sT24:timerdp:u1\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Timer_L:TimerUDB:sT24:timerdp:u2\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \Timer_L:TimerUDB:sT24:timerdp:u2\ : LABEL IS "U(0,5)";
    ATTRIBUTE Location OF \I2C_1:I2C_IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(15)]";
    ATTRIBUTE Location OF \I2C_1:I2C_FF\ : LABEL IS "F(I2C,0)";
    ATTRIBUTE Location OF RXcmplt : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE lib_model OF \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Timer_R:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \Timer_R:TimerUDB:rstSts:stsreg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Timer_R:TimerUDB:sT24:timerdp:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \Timer_R:TimerUDB:sT24:timerdp:u0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Timer_R:TimerUDB:sT24:timerdp:u1\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \Timer_R:TimerUDB:sT24:timerdp:u1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Timer_R:TimerUDB:sT24:timerdp:u2\ : LABEL IS "datapathcell12";
    ATTRIBUTE Location OF \Timer_R:TimerUDB:sT24:timerdp:u2\ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF E_R : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF \US_R:Sync:ctrl_reg\ : LABEL IS "controlcell7";
    ATTRIBUTE Location OF \US_R:Sync:ctrl_reg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF rxDMA : LABEL IS "drqcell1";
    ATTRIBUTE Location OF rxDMA : LABEL IS "[DrqContainer=(0)][DrqId=(0)]";
    ATTRIBUTE lib_model OF \TB9051_QD1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell8";
    ATTRIBUTE Location OF \TB9051_QD1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell13";
    ATTRIBUTE Location OF \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell14";
    ATTRIBUTE Location OF \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \TB9051_QD1:bQuadDec:quad_A_delayed_0\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \TB9051_QD1:bQuadDec:quad_A_delayed_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \TB9051_QD1:bQuadDec:quad_A_delayed_1\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \TB9051_QD1:bQuadDec:quad_A_delayed_1\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \TB9051_QD1:bQuadDec:quad_A_delayed_2\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \TB9051_QD1:bQuadDec:quad_A_delayed_2\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \TB9051_QD1:bQuadDec:quad_B_delayed_0\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \TB9051_QD1:bQuadDec:quad_B_delayed_0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \TB9051_QD1:bQuadDec:quad_B_delayed_1\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \TB9051_QD1:bQuadDec:quad_B_delayed_1\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \TB9051_QD1:bQuadDec:quad_B_delayed_2\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \TB9051_QD1:bQuadDec:quad_B_delayed_2\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \TB9051_QD1:bQuadDec:Stsreg\ : LABEL IS "statusicell7";
    ATTRIBUTE Location OF \TB9051_QD1:bQuadDec:Stsreg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell9";
    ATTRIBUTE Location OF \QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \QD1_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell8";
    ATTRIBUTE Location OF \QD1_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \QD1_Timer:TimerUDB:sT24:timerdp:u0\ : LABEL IS "datapathcell15";
    ATTRIBUTE Location OF \QD1_Timer:TimerUDB:sT24:timerdp:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \QD1_Timer:TimerUDB:sT24:timerdp:u1\ : LABEL IS "datapathcell16";
    ATTRIBUTE Location OF \QD1_Timer:TimerUDB:sT24:timerdp:u1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \QD1_Timer:TimerUDB:sT24:timerdp:u2\ : LABEL IS "datapathcell17";
    ATTRIBUTE Location OF \QD1_Timer:TimerUDB:sT24:timerdp:u2\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell10";
    ATTRIBUTE Location OF \US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \US_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell9";
    ATTRIBUTE Location OF \US_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \US_Timer:TimerUDB:sT24:timerdp:u0\ : LABEL IS "datapathcell18";
    ATTRIBUTE Location OF \US_Timer:TimerUDB:sT24:timerdp:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \US_Timer:TimerUDB:sT24:timerdp:u1\ : LABEL IS "datapathcell19";
    ATTRIBUTE Location OF \US_Timer:TimerUDB:sT24:timerdp:u1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \US_Timer:TimerUDB:sT24:timerdp:u2\ : LABEL IS "datapathcell20";
    ATTRIBUTE Location OF \US_Timer:TimerUDB:sT24:timerdp:u2\ : LABEL IS "U(3,1)";
    ATTRIBUTE Location OF US_Trig : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE Location OF QD1_ISR : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE lib_model OF \TB9051_QD2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell11";
    ATTRIBUTE Location OF \TB9051_QD2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell10";
    ATTRIBUTE Location OF \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell21";
    ATTRIBUTE Location OF \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell22";
    ATTRIBUTE Location OF \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \TB9051_QD2:bQuadDec:quad_A_delayed_0\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \TB9051_QD2:bQuadDec:quad_A_delayed_0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \TB9051_QD2:bQuadDec:quad_A_delayed_1\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \TB9051_QD2:bQuadDec:quad_A_delayed_1\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \TB9051_QD2:bQuadDec:quad_A_delayed_2\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \TB9051_QD2:bQuadDec:quad_A_delayed_2\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \TB9051_QD2:bQuadDec:quad_B_delayed_0\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \TB9051_QD2:bQuadDec:quad_B_delayed_0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \TB9051_QD2:bQuadDec:quad_B_delayed_1\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \TB9051_QD2:bQuadDec:quad_B_delayed_1\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \TB9051_QD2:bQuadDec:quad_B_delayed_2\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \TB9051_QD2:bQuadDec:quad_B_delayed_2\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \TB9051_QD2:bQuadDec:Stsreg\ : LABEL IS "statusicell11";
    ATTRIBUTE Location OF \TB9051_QD2:bQuadDec:Stsreg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:runmode_enable\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \PWM:PWMUDB:runmode_enable\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:prevCompare1\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \PWM:PWMUDB:prevCompare1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:status_0\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \PWM:PWMUDB:status_0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_202 : LABEL IS "macrocell46";
    ATTRIBUTE Location OF Net_202 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_239 : LABEL IS "macrocell47";
    ATTRIBUTE Location OF Net_239 : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF Net_240 : LABEL IS "macrocell48";
    ATTRIBUTE Location OF Net_240 : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \QuadPWM:toggle_1\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \QuadPWM:toggle_1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \QuadPWM:toggle_0\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \QuadPWM:toggle_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Net_282 : LABEL IS "macrocell51";
    ATTRIBUTE Location OF Net_282 : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF Net_283 : LABEL IS "macrocell52";
    ATTRIBUTE Location OF Net_283 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_RPi:BUART:txn\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \UART_RPi:BUART:txn\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_RPi:BUART:tx_state_1\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \UART_RPi:BUART:tx_state_1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_RPi:BUART:tx_state_0\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \UART_RPi:BUART:tx_state_0\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART_RPi:BUART:tx_state_2\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \UART_RPi:BUART:tx_state_2\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_RPi:BUART:tx_bitclk\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \UART_RPi:BUART:tx_bitclk\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_RPi:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \UART_RPi:BUART:tx_ctrl_mark_last\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_RPi:BUART:rx_state_0\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \UART_RPi:BUART:rx_state_0\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \UART_RPi:BUART:rx_load_fifo\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \UART_RPi:BUART:rx_load_fifo\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \UART_RPi:BUART:rx_state_3\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \UART_RPi:BUART:rx_state_3\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \UART_RPi:BUART:rx_state_2\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \UART_RPi:BUART:rx_state_2\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \UART_RPi:BUART:rx_bitclk_enable\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \UART_RPi:BUART:rx_bitclk_enable\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \UART_RPi:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \UART_RPi:BUART:rx_state_stop1_reg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_RPi:BUART:rx_status_3\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \UART_RPi:BUART:rx_status_3\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \UART_RPi:BUART:rx_last\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \UART_RPi:BUART:rx_last\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Timer_L:TimerUDB:capture_last\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \Timer_L:TimerUDB:capture_last\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF Net_188 : LABEL IS "macrocell68";
    ATTRIBUTE Location OF Net_188 : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Timer_R:TimerUDB:capture_last\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \Timer_R:TimerUDB:capture_last\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_219 : LABEL IS "macrocell70";
    ATTRIBUTE Location OF Net_219 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \TB9051_QD1:Net_1251\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \TB9051_QD1:Net_1251\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \TB9051_QD1:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \TB9051_QD1:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \TB9051_QD1:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \TB9051_QD1:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \TB9051_QD1:Net_1275\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \TB9051_QD1:Net_1275\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \TB9051_QD1:Cnt16:CounterUDB:prevCompare\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \TB9051_QD1:Cnt16:CounterUDB:prevCompare\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \TB9051_QD1:Net_1251_split\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \TB9051_QD1:Net_1251_split\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \TB9051_QD1:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \TB9051_QD1:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \TB9051_QD1:Net_1203\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \TB9051_QD1:Net_1203\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \TB9051_QD1:bQuadDec:quad_A_filt\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \TB9051_QD1:bQuadDec:quad_A_filt\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \TB9051_QD1:bQuadDec:quad_B_filt\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \TB9051_QD1:bQuadDec:quad_B_filt\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \TB9051_QD1:Net_1260\ : LABEL IS "macrocell81";
    ATTRIBUTE Location OF \TB9051_QD1:Net_1260\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \TB9051_QD1:bQuadDec:error\ : LABEL IS "macrocell82";
    ATTRIBUTE Location OF \TB9051_QD1:bQuadDec:error\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \TB9051_QD1:bQuadDec:state_1\ : LABEL IS "macrocell83";
    ATTRIBUTE Location OF \TB9051_QD1:bQuadDec:state_1\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \TB9051_QD1:bQuadDec:state_0\ : LABEL IS "macrocell84";
    ATTRIBUTE Location OF \TB9051_QD1:bQuadDec:state_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF Net_315 : LABEL IS "macrocell85";
    ATTRIBUTE Location OF Net_315 : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF Net_304 : LABEL IS "macrocell86";
    ATTRIBUTE Location OF Net_304 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \TB9051_QD2:Net_1251\ : LABEL IS "macrocell87";
    ATTRIBUTE Location OF \TB9051_QD2:Net_1251\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \TB9051_QD2:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell88";
    ATTRIBUTE Location OF \TB9051_QD2:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \TB9051_QD2:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell89";
    ATTRIBUTE Location OF \TB9051_QD2:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \TB9051_QD2:Net_1275\ : LABEL IS "macrocell90";
    ATTRIBUTE Location OF \TB9051_QD2:Net_1275\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \TB9051_QD2:Cnt16:CounterUDB:prevCompare\ : LABEL IS "macrocell91";
    ATTRIBUTE Location OF \TB9051_QD2:Cnt16:CounterUDB:prevCompare\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \TB9051_QD2:Net_1251_split\ : LABEL IS "macrocell92";
    ATTRIBUTE Location OF \TB9051_QD2:Net_1251_split\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \TB9051_QD2:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "macrocell93";
    ATTRIBUTE Location OF \TB9051_QD2:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \TB9051_QD2:Net_1203\ : LABEL IS "macrocell94";
    ATTRIBUTE Location OF \TB9051_QD2:Net_1203\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \TB9051_QD2:bQuadDec:quad_A_filt\ : LABEL IS "macrocell95";
    ATTRIBUTE Location OF \TB9051_QD2:bQuadDec:quad_A_filt\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \TB9051_QD2:bQuadDec:quad_B_filt\ : LABEL IS "macrocell96";
    ATTRIBUTE Location OF \TB9051_QD2:bQuadDec:quad_B_filt\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \TB9051_QD2:Net_1260\ : LABEL IS "macrocell97";
    ATTRIBUTE Location OF \TB9051_QD2:Net_1260\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \TB9051_QD2:bQuadDec:error\ : LABEL IS "macrocell98";
    ATTRIBUTE Location OF \TB9051_QD2:bQuadDec:error\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \TB9051_QD2:bQuadDec:state_1\ : LABEL IS "macrocell99";
    ATTRIBUTE Location OF \TB9051_QD2:bQuadDec:state_1\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \TB9051_QD2:bQuadDec:state_0\ : LABEL IS "macrocell100";
    ATTRIBUTE Location OF \TB9051_QD2:bQuadDec:state_0\ : LABEL IS "U(3,2)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            interrupt : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT i2ccell
        PORT (
            clock : IN std_ulogic;
            scl_in : IN std_ulogic;
            sda_in : IN std_ulogic;
            scl_out : OUT std_ulogic;
            sda_out : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_270,
            dclk_0 => Net_270_local,
            dclk_glb_1 => Net_335,
            dclk_1 => Net_335_local,
            dclk_glb_2 => \UART_RPi:Net_9\,
            dclk_2 => \UART_RPi:Net_9_local\,
            dclk_glb_3 => Net_137,
            dclk_3 => Net_137_local,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\);

    STP_0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    STP_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "STP_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => STP_0(0)__PA,
            oe => open,
            pin_input => Net_23,
            pad_out => STP_0(0)_PAD,
            pad_in => STP_0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    STP_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b7051a42-c861-4cf9-8745-69b6883a60e9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    STP_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "STP_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => STP_1(0)__PA,
            oe => open,
            pin_input => Net_34,
            pad_out => STP_1(0)_PAD,
            pad_in => STP_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    STP_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "67c5c48f-6517-4ee4-8bea-db0e79f7de52",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    STP_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "STP_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => STP_2(0)__PA,
            oe => open,
            pin_input => Net_35,
            pad_out => STP_2(0)_PAD,
            pad_in => STP_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    STP_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0a3978cb-991f-451e-9e21-328f01749f6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    STP_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "STP_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => STP_3(0)__PA,
            oe => open,
            pin_input => Net_36,
            pad_out => STP_3(0)_PAD,
            pad_in => STP_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCL_1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "02f2cf2c-2c7a-49df-9246-7a3435c21be3",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SCL_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCL_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCL_1(0)__PA,
            oe => open,
            fb => \I2C_1:Net_1109_0\,
            pin_input => \I2C_1:Net_643_0\,
            pad_out => SCL_1(0)_PAD,
            pad_in => SCL_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SG90:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f668f3bf-76ab-4cb2-98cd-aae0a2240728",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SG90(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SG90",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SG90(0)__PA,
            oe => open,
            pin_input => Net_202,
            pad_out => SG90(0)_PAD,
            pad_in => SG90(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TB_PWM1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "81ee2d63-07a7-4990-8552-2fabea4ad505",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TB_PWM1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TB_PWM1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => TB_PWM1(0)__PA,
            oe => open,
            pin_input => Net_239,
            pad_out => TB_PWM1(0)_PAD,
            pad_in => TB_PWM1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TB_PWM2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "de0d800f-7be0-427a-aec0-5326180f51be",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TB_PWM2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TB_PWM2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => TB_PWM2(0)__PA,
            oe => open,
            pin_input => Net_240,
            pad_out => TB_PWM2(0)_PAD,
            pad_in => TB_PWM2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TB_EN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "253c2679-e5a3-4b24-b99f-0557f0fe5c47",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TB_EN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TB_EN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => TB_EN(0)__PA,
            oe => open,
            pin_input => Net_251,
            pad_out => TB_EN(0)_PAD,
            pad_in => TB_EN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TB_ENB:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "71c335cb-c81a-4780-81e3-2360a40fd759",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TB_ENB(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TB_ENB",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => TB_ENB(0)__PA,
            oe => open,
            pin_input => Net_241,
            pad_out => TB_ENB(0)_PAD,
            pad_in => TB_ENB(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TB_PWM3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "380a8f06-352c-47cc-bac2-226c71cfd8fa",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TB_PWM3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TB_PWM3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => TB_PWM3(0)__PA,
            oe => open,
            pin_input => Net_282,
            pad_out => TB_PWM3(0)_PAD,
            pad_in => TB_PWM3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TB_PWM4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4f2c3a5c-f844-4d7e-a74d-ec53f612ac76",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TB_PWM4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TB_PWM4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => TB_PWM4(0)__PA,
            oe => open,
            pin_input => Net_283,
            pad_out => TB_PWM4(0)_PAD,
            pad_in => TB_PWM4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \UART:tx\:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "53f98a80-f4d3-4d35-87b4-3c95fddf4c10/52f31aa9-2f0a-497d-9a1f-1424095e13e6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \UART:tx(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\UART:tx\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\UART:tx(0)\\__PA\,
            oe => open,
            pad_in => \UART:tx(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RPi_RX:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RPi_RX(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RPi_RX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RPi_RX(0)__PA,
            oe => open,
            fb => Net_104,
            pad_in => RPi_RX(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RPi_Tx:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RPi_Tx(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RPi_Tx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RPi_Tx(0)__PA,
            oe => open,
            pin_input => Net_266,
            pad_out => RPi_Tx(0)_PAD,
            pad_in => RPi_Tx(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Trig_R:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "23c0ac24-8d1d-4006-88e3-d5f9d3d98889",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Trig_R(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Trig_R",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Trig_R(0)__PA,
            oe => open,
            pin_input => Net_244,
            pad_out => Trig_R(0)_PAD,
            pad_in => Trig_R(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Trig_L:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "68924d92-d1e9-4aab-a597-fdb398c5dbe2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Trig_L(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Trig_L",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Trig_L(0)__PA,
            oe => open,
            pin_input => Net_192,
            pad_out => Trig_L(0)_PAD,
            pad_in => Trig_L(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Echo_R:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Echo_R(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Echo_R",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Echo_R(0)__PA,
            oe => open,
            fb => Net_218,
            pad_in => Echo_R(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Echo_L:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "06ffafb9-0bcb-4b73-a46d-d91fa1ce681b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Echo_L(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Echo_L",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Echo_L(0)__PA,
            oe => open,
            fb => Net_196,
            pad_in => Echo_L(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDA_1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "22863ebe-a37b-476f-b252-6e49a8c00b12",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SDA_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDA_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SDA_1(0)__PA,
            oe => open,
            fb => \I2C_1:Net_1109_1\,
            pin_input => \I2C_1:sda_x_wire\,
            pad_out => SDA_1(0)_PAD,
            pad_in => SDA_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Quad1A:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "616eae7b-0936-4214-aa3b-77fcc1d0254c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Quad1A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Quad1A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Quad1A(0)__PA,
            oe => open,
            fb => Net_405,
            pad_in => Quad1A(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Quad1B:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "c7bcb319-c955-4515-8d82-8275e91244d3",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Quad1B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Quad1B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Quad1B(0)__PA,
            oe => open,
            fb => Net_407,
            pad_in => Quad1B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Quad2A:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "c4a5c346-31e7-46af-bd7e-ab1cbbe9e7da",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Quad2A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Quad2A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Quad2A(0)__PA,
            oe => open,
            fb => Net_338,
            pad_in => Quad2A(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Quad2B:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "0d235888-4405-4967-82f3-f28312ff9b92",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Quad2B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Quad2B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Quad2B(0)__PA,
            oe => open,
            fb => Net_339,
            pad_in => Quad2B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \PWM:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PWM:PWMUDB:status_2\,
            main_0 => \PWM:PWMUDB:runmode_enable\,
            main_1 => \PWM:PWMUDB:tc_i\);

    Net_266:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_266,
            main_0 => \UART_RPi:BUART:txn\);

    \UART_RPi:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_RPi:BUART:counter_load_not\,
            main_0 => \UART_RPi:BUART:tx_state_1\,
            main_1 => \UART_RPi:BUART:tx_state_0\,
            main_2 => \UART_RPi:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_RPi:BUART:tx_state_2\);

    \UART_RPi:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_RPi:BUART:tx_status_0\,
            main_0 => \UART_RPi:BUART:tx_state_1\,
            main_1 => \UART_RPi:BUART:tx_state_0\,
            main_2 => \UART_RPi:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_RPi:BUART:tx_fifo_empty\,
            main_4 => \UART_RPi:BUART:tx_state_2\);

    \UART_RPi:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_RPi:BUART:tx_status_2\,
            main_0 => \UART_RPi:BUART:tx_fifo_notfull\);

    \UART_RPi:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_RPi:BUART:rx_counter_load\,
            main_0 => \UART_RPi:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_RPi:BUART:rx_state_0\,
            main_2 => \UART_RPi:BUART:rx_state_3\,
            main_3 => \UART_RPi:BUART:rx_state_2\);

    \UART_RPi:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_RPi:BUART:rx_status_4\,
            main_0 => \UART_RPi:BUART:rx_load_fifo\,
            main_1 => \UART_RPi:BUART:rx_fifofull\);

    \UART_RPi:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_RPi:BUART:rx_status_5\,
            main_0 => \UART_RPi:BUART:rx_fifonotempty\,
            main_1 => \UART_RPi:BUART:rx_state_stop1_reg\);

    \Timer_L:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer_L:TimerUDB:capt_fifo_load\,
            main_0 => Net_196,
            main_1 => \Timer_L:TimerUDB:control_7\,
            main_2 => \Timer_L:TimerUDB:capture_last\);

    \Timer_L:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer_L:TimerUDB:status_tc\,
            main_0 => \Timer_L:TimerUDB:control_7\,
            main_1 => \Timer_L:TimerUDB:per_zero\);

    Net_366:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_366,
            main_0 => Net_196);

    \Timer_R:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer_R:TimerUDB:capt_fifo_load\,
            main_0 => Net_218,
            main_1 => \Timer_R:TimerUDB:control_7\,
            main_2 => \Timer_R:TimerUDB:capture_last\);

    \Timer_R:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer_R:TimerUDB:status_tc\,
            main_0 => \Timer_R:TimerUDB:control_7\,
            main_1 => \Timer_R:TimerUDB:per_zero\);

    Net_223:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_223,
            main_0 => Net_218);

    \TB9051_QD1:Cnt16:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD1:Cnt16:CounterUDB:reload\,
            main_0 => \TB9051_QD1:Net_1260\,
            main_1 => \TB9051_QD1:Cnt16:CounterUDB:status_1\,
            main_2 => \TB9051_QD1:Cnt16:CounterUDB:overflow\);

    \TB9051_QD1:Cnt16:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD1:Cnt16:CounterUDB:status_0\,
            main_0 => \TB9051_QD1:Cnt16:CounterUDB:cmp_out_i\,
            main_1 => \TB9051_QD1:Cnt16:CounterUDB:prevCompare\);

    \TB9051_QD1:Cnt16:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD1:Cnt16:CounterUDB:status_2\,
            main_0 => \TB9051_QD1:Cnt16:CounterUDB:overflow\,
            main_1 => \TB9051_QD1:Cnt16:CounterUDB:overflow_reg_i\);

    \TB9051_QD1:Cnt16:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD1:Cnt16:CounterUDB:status_3\,
            main_0 => \TB9051_QD1:Cnt16:CounterUDB:status_1\,
            main_1 => \TB9051_QD1:Cnt16:CounterUDB:underflow_reg_i\);

    \TB9051_QD1:Cnt16:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD1:Cnt16:CounterUDB:count_enable\,
            main_0 => \TB9051_QD1:Cnt16:CounterUDB:control_7\,
            main_1 => \TB9051_QD1:Cnt16:CounterUDB:count_stored_i\,
            main_2 => \TB9051_QD1:Net_1203\);

    \TB9051_QD1:Net_530\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD1:Net_530\,
            main_0 => \TB9051_QD1:Net_1275\,
            main_1 => \TB9051_QD1:Net_1251\,
            main_2 => \TB9051_QD1:Cnt16:CounterUDB:prevCompare\);

    \TB9051_QD1:Net_611\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD1:Net_611\,
            main_0 => \TB9051_QD1:Net_1275\,
            main_1 => \TB9051_QD1:Net_1251\,
            main_2 => \TB9051_QD1:Cnt16:CounterUDB:prevCompare\);

    \QD1_Timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QD1_Timer:TimerUDB:status_tc\,
            main_0 => \QD1_Timer:TimerUDB:control_7\,
            main_1 => \QD1_Timer:TimerUDB:per_zero\);

    \US_Timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \US_Timer:TimerUDB:status_tc\,
            main_0 => \US_Timer:TimerUDB:control_7\,
            main_1 => \US_Timer:TimerUDB:per_zero\);

    \TB9051_QD2:Cnt16:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD2:Cnt16:CounterUDB:reload\,
            main_0 => \TB9051_QD2:Net_1260\,
            main_1 => \TB9051_QD2:Cnt16:CounterUDB:status_1\,
            main_2 => \TB9051_QD2:Cnt16:CounterUDB:overflow\);

    \TB9051_QD2:Cnt16:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD2:Cnt16:CounterUDB:status_0\,
            main_0 => \TB9051_QD2:Cnt16:CounterUDB:cmp_out_i\,
            main_1 => \TB9051_QD2:Cnt16:CounterUDB:prevCompare\);

    \TB9051_QD2:Cnt16:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD2:Cnt16:CounterUDB:status_2\,
            main_0 => \TB9051_QD2:Cnt16:CounterUDB:overflow\,
            main_1 => \TB9051_QD2:Cnt16:CounterUDB:overflow_reg_i\);

    \TB9051_QD2:Cnt16:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD2:Cnt16:CounterUDB:status_3\,
            main_0 => \TB9051_QD2:Cnt16:CounterUDB:status_1\,
            main_1 => \TB9051_QD2:Cnt16:CounterUDB:underflow_reg_i\);

    \TB9051_QD2:Cnt16:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD2:Cnt16:CounterUDB:count_enable\,
            main_0 => \TB9051_QD2:Cnt16:CounterUDB:control_7\,
            main_1 => \TB9051_QD2:Cnt16:CounterUDB:count_stored_i\,
            main_2 => \TB9051_QD2:Net_1203\);

    \TB9051_QD2:Net_530\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD2:Net_530\,
            main_0 => \TB9051_QD2:Net_1275\,
            main_1 => \TB9051_QD2:Net_1251\,
            main_2 => \TB9051_QD2:Cnt16:CounterUDB:prevCompare\);

    \TB9051_QD2:Net_611\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD2:Net_611\,
            main_0 => \TB9051_QD2:Net_1275\,
            main_1 => \TB9051_QD2:Net_1251\,
            main_2 => \TB9051_QD2:Cnt16:CounterUDB:prevCompare\);

    \StepperDriver:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \StepperDriver:control_7\,
            control_6 => \StepperDriver:control_6\,
            control_5 => \StepperDriver:control_5\,
            control_4 => \StepperDriver:control_4\,
            control_3 => Net_36,
            control_2 => Net_35,
            control_1 => Net_34,
            control_0 => Net_23,
            busclk => ClockBlock_BUS_CLK);

    \PWM:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_137,
            control_7 => \PWM:PWMUDB:control_7\,
            control_6 => \PWM:PWMUDB:control_6\,
            control_5 => \PWM:PWMUDB:control_5\,
            control_4 => \PWM:PWMUDB:control_4\,
            control_3 => \PWM:PWMUDB:control_3\,
            control_2 => \PWM:PWMUDB:control_2\,
            control_1 => \PWM:PWMUDB:control_1\,
            control_0 => \PWM:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_137,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \PWM:PWMUDB:status_3\,
            status_2 => \PWM:PWMUDB:status_2\,
            status_1 => open,
            status_0 => \PWM:PWMUDB:status_0\);

    \PWM:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_137,
            cs_addr_2 => \PWM:PWMUDB:tc_i\,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_137,
            cs_addr_2 => \PWM:PWMUDB:tc_i\,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\,
            ce0_comb => \PWM:PWMUDB:cmp1_eq\,
            cl0_comb => \PWM:PWMUDB:cmp1_less\,
            z0_comb => \PWM:PWMUDB:tc_i\,
            f1_blk_stat_comb => \PWM:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \TB9051_EN:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \TB9051_EN:control_7\,
            control_6 => \TB9051_EN:control_6\,
            control_5 => \TB9051_EN:control_5\,
            control_4 => \TB9051_EN:control_4\,
            control_3 => \TB9051_EN:control_3\,
            control_2 => \TB9051_EN:control_2\,
            control_1 => Net_241,
            control_0 => Net_251,
            busclk => ClockBlock_BUS_CLK);

    \QuadPWM:PwmDatapath:u0\:datapathcell
        GENERIC MAP(
            a0_init => "11111111",
            a1_init => "11111111",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0010000001110000110010000101000111011100110100011101110001010001000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111011000000000000000000000000000000000000000000000",
            d0_init => "11111111",
            d1_init => "11111111",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_137,
            cs_addr_1 => \QuadPWM:toggle_1\,
            cs_addr_0 => \QuadPWM:toggle_0\,
            ce0_comb => \QuadPWM:ce0\,
            f0_comb => \QuadPWM:ff0\,
            ce1_comb => \QuadPWM:ce1\,
            f1_comb => \QuadPWM:ff1\,
            busclk => ClockBlock_BUS_CLK);

    \US_L:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \US_L:control_7\,
            control_6 => \US_L:control_6\,
            control_5 => \US_L:control_5\,
            control_4 => \US_L:control_4\,
            control_3 => \US_L:control_3\,
            control_2 => \US_L:control_2\,
            control_1 => \US_L:control_1\,
            control_0 => Net_192,
            busclk => ClockBlock_BUS_CLK);

    \UART_RPi:TXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_179,
            clock => ClockBlock_BUS_CLK);

    \UART_RPi:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_263,
            clock => ClockBlock_BUS_CLK);

    \UART_RPi:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_RPi:Net_9\,
            cs_addr_2 => \UART_RPi:BUART:tx_state_1\,
            cs_addr_1 => \UART_RPi:BUART:tx_state_0\,
            cs_addr_0 => \UART_RPi:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_RPi:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_RPi:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_RPi:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_RPi:Net_9\,
            cs_addr_0 => \UART_RPi:BUART:counter_load_not\,
            ce0_reg => \UART_RPi:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_RPi:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_RPi:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_RPi:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_RPi:BUART:tx_fifo_notfull\,
            status_2 => \UART_RPi:BUART:tx_status_2\,
            status_1 => \UART_RPi:BUART:tx_fifo_empty\,
            status_0 => \UART_RPi:BUART:tx_status_0\,
            interrupt => Net_179);

    \UART_RPi:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_RPi:Net_9\,
            cs_addr_2 => \UART_RPi:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_RPi:BUART:rx_state_0\,
            cs_addr_0 => \UART_RPi:BUART:rx_bitclk_enable\,
            route_si => Net_104,
            f0_load => \UART_RPi:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_RPi:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_RPi:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_RPi:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110001",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_RPi:Net_9\,
            reset => open,
            load => \UART_RPi:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART_RPi:BUART:rx_count_6\,
            count_5 => \UART_RPi:BUART:rx_count_5\,
            count_4 => \UART_RPi:BUART:rx_count_4\,
            count_3 => \UART_RPi:BUART:rx_count_3\,
            count_2 => \UART_RPi:BUART:rx_count_2\,
            count_1 => \UART_RPi:BUART:rx_count_1\,
            count_0 => \UART_RPi:BUART:rx_count_0\,
            tc => \UART_RPi:BUART:rx_count7_tc\);

    \UART_RPi:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_RPi:Net_9\,
            status_6 => open,
            status_5 => \UART_RPi:BUART:rx_status_5\,
            status_4 => \UART_RPi:BUART:rx_status_4\,
            status_3 => \UART_RPi:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_263);

    E_L:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_188,
            clock => ClockBlock_BUS_CLK);

    \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \Timer_L:TimerUDB:control_7\,
            control_6 => \Timer_L:TimerUDB:control_6\,
            control_5 => \Timer_L:TimerUDB:control_5\,
            control_4 => \Timer_L:TimerUDB:control_4\,
            control_3 => \Timer_L:TimerUDB:control_3\,
            control_2 => \Timer_L:TimerUDB:control_2\,
            control_1 => \Timer_L:TimerUDB:control_1\,
            control_0 => \Timer_L:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Timer_L:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '1')
        PORT MAP(
            reset => Net_196,
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Timer_L:TimerUDB:status_3\,
            status_2 => \Timer_L:TimerUDB:status_2\,
            status_1 => \Timer_L:TimerUDB:capt_fifo_load\,
            status_0 => \Timer_L:TimerUDB:status_tc\);

    \Timer_L:TimerUDB:sT24:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_366,
            cs_addr_1 => \Timer_L:TimerUDB:control_7\,
            cs_addr_0 => \Timer_L:TimerUDB:per_zero\,
            f0_load => \Timer_L:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Timer_L:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0 => \Timer_L:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0 => \Timer_L:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0 => \Timer_L:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1 => \Timer_L:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1 => \Timer_L:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1 => \Timer_L:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1 => \Timer_L:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            co_msb => \Timer_L:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sol_msb => \Timer_L:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbo => \Timer_L:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sil => \Timer_L:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbi => \Timer_L:TimerUDB:sT24:timerdp:u1.cmsbo__sig\);

    \Timer_L:TimerUDB:sT24:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_366,
            cs_addr_1 => \Timer_L:TimerUDB:control_7\,
            cs_addr_0 => \Timer_L:TimerUDB:per_zero\,
            f0_load => \Timer_L:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Timer_L:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0i => \Timer_L:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0i => \Timer_L:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0i => \Timer_L:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1i => \Timer_L:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1i => \Timer_L:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1i => \Timer_L:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1i => \Timer_L:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            ci => \Timer_L:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sir => \Timer_L:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbi => \Timer_L:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sor => \Timer_L:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbo => \Timer_L:TimerUDB:sT24:timerdp:u1.cmsbo__sig\,
            ce0 => \Timer_L:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0 => \Timer_L:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0 => \Timer_L:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0 => \Timer_L:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1 => \Timer_L:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1 => \Timer_L:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1 => \Timer_L:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1 => \Timer_L:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            co_msb => \Timer_L:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sol_msb => \Timer_L:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbo => \Timer_L:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sil => \Timer_L:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbi => \Timer_L:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \Timer_L:TimerUDB:sT24:timerdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_366,
            cs_addr_1 => \Timer_L:TimerUDB:control_7\,
            cs_addr_0 => \Timer_L:TimerUDB:per_zero\,
            f0_load => \Timer_L:TimerUDB:capt_fifo_load\,
            z0_comb => \Timer_L:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Timer_L:TimerUDB:status_3\,
            f0_blk_stat_comb => \Timer_L:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Timer_L:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0i => \Timer_L:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0i => \Timer_L:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0i => \Timer_L:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1i => \Timer_L:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1i => \Timer_L:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1i => \Timer_L:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1i => \Timer_L:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            ci => \Timer_L:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sir => \Timer_L:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbi => \Timer_L:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sor => \Timer_L:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbo => \Timer_L:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \I2C_1:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => \I2C_1:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \I2C_1:I2C_FF\:i2ccell
        GENERIC MAP(
            cy_registers => "",
            use_wakeup => 0)
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            scl_in => \I2C_1:Net_1109_0\,
            sda_in => \I2C_1:Net_1109_1\,
            scl_out => \I2C_1:Net_643_0\,
            sda_out => \I2C_1:sda_x_wire\,
            interrupt => \I2C_1:Net_697\);

    RXcmplt:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_178,
            clock => ClockBlock_BUS_CLK);

    \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \Timer_R:TimerUDB:control_7\,
            control_6 => \Timer_R:TimerUDB:control_6\,
            control_5 => \Timer_R:TimerUDB:control_5\,
            control_4 => \Timer_R:TimerUDB:control_4\,
            control_3 => \Timer_R:TimerUDB:control_3\,
            control_2 => \Timer_R:TimerUDB:control_2\,
            control_1 => \Timer_R:TimerUDB:control_1\,
            control_0 => \Timer_R:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Timer_R:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '1')
        PORT MAP(
            reset => Net_218,
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Timer_R:TimerUDB:status_3\,
            status_2 => \Timer_R:TimerUDB:status_2\,
            status_1 => \Timer_R:TimerUDB:capt_fifo_load\,
            status_0 => \Timer_R:TimerUDB:status_tc\);

    \Timer_R:TimerUDB:sT24:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_223,
            cs_addr_1 => \Timer_R:TimerUDB:control_7\,
            cs_addr_0 => \Timer_R:TimerUDB:per_zero\,
            f0_load => \Timer_R:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Timer_R:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0 => \Timer_R:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0 => \Timer_R:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0 => \Timer_R:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1 => \Timer_R:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1 => \Timer_R:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1 => \Timer_R:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1 => \Timer_R:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            co_msb => \Timer_R:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sol_msb => \Timer_R:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbo => \Timer_R:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sil => \Timer_R:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbi => \Timer_R:TimerUDB:sT24:timerdp:u1.cmsbo__sig\);

    \Timer_R:TimerUDB:sT24:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_223,
            cs_addr_1 => \Timer_R:TimerUDB:control_7\,
            cs_addr_0 => \Timer_R:TimerUDB:per_zero\,
            f0_load => \Timer_R:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Timer_R:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0i => \Timer_R:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0i => \Timer_R:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0i => \Timer_R:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1i => \Timer_R:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1i => \Timer_R:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1i => \Timer_R:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1i => \Timer_R:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            ci => \Timer_R:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sir => \Timer_R:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbi => \Timer_R:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sor => \Timer_R:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbo => \Timer_R:TimerUDB:sT24:timerdp:u1.cmsbo__sig\,
            ce0 => \Timer_R:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0 => \Timer_R:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0 => \Timer_R:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0 => \Timer_R:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1 => \Timer_R:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1 => \Timer_R:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1 => \Timer_R:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1 => \Timer_R:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            co_msb => \Timer_R:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sol_msb => \Timer_R:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbo => \Timer_R:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sil => \Timer_R:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbi => \Timer_R:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \Timer_R:TimerUDB:sT24:timerdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_223,
            cs_addr_1 => \Timer_R:TimerUDB:control_7\,
            cs_addr_0 => \Timer_R:TimerUDB:per_zero\,
            f0_load => \Timer_R:TimerUDB:capt_fifo_load\,
            z0_comb => \Timer_R:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Timer_R:TimerUDB:status_3\,
            f0_blk_stat_comb => \Timer_R:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Timer_R:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0i => \Timer_R:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0i => \Timer_R:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0i => \Timer_R:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1i => \Timer_R:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1i => \Timer_R:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1i => \Timer_R:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1i => \Timer_R:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            ci => \Timer_R:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sir => \Timer_R:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbi => \Timer_R:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sor => \Timer_R:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbo => \Timer_R:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    E_R:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_219,
            clock => ClockBlock_BUS_CLK);

    \US_R:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \US_R:control_7\,
            control_6 => \US_R:control_6\,
            control_5 => \US_R:control_5\,
            control_4 => \US_R:control_4\,
            control_3 => \US_R:control_3\,
            control_2 => \US_R:control_2\,
            control_1 => \US_R:control_1\,
            control_0 => Net_244,
            busclk => ClockBlock_BUS_CLK);

    rxDMA:drqcell
        GENERIC MAP(
            drq_type => "01",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_263,
            termin => '0',
            termout => Net_178,
            clock => ClockBlock_BUS_CLK);

    \TB9051_QD1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_270,
            control_7 => \TB9051_QD1:Cnt16:CounterUDB:control_7\,
            control_6 => \TB9051_QD1:Cnt16:CounterUDB:control_6\,
            control_5 => \TB9051_QD1:Cnt16:CounterUDB:control_5\,
            control_4 => \TB9051_QD1:Cnt16:CounterUDB:control_4\,
            control_3 => \TB9051_QD1:Cnt16:CounterUDB:control_3\,
            control_2 => \TB9051_QD1:Cnt16:CounterUDB:control_2\,
            control_1 => \TB9051_QD1:Cnt16:CounterUDB:control_1\,
            control_0 => \TB9051_QD1:Cnt16:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => \TB9051_QD1:Net_1260\,
            clock => Net_270,
            status_6 => \TB9051_QD1:Cnt16:CounterUDB:status_6\,
            status_5 => \TB9051_QD1:Cnt16:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \TB9051_QD1:Cnt16:CounterUDB:status_3\,
            status_2 => \TB9051_QD1:Cnt16:CounterUDB:status_2\,
            status_1 => \TB9051_QD1:Cnt16:CounterUDB:status_1\,
            status_0 => \TB9051_QD1:Cnt16:CounterUDB:status_0\);

    \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_270,
            cs_addr_2 => \TB9051_QD1:Net_1251\,
            cs_addr_1 => \TB9051_QD1:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \TB9051_QD1:Cnt16:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_270,
            cs_addr_2 => \TB9051_QD1:Net_1251\,
            cs_addr_1 => \TB9051_QD1:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \TB9051_QD1:Cnt16:CounterUDB:reload\,
            z0_comb => \TB9051_QD1:Cnt16:CounterUDB:status_1\,
            f0_comb => \TB9051_QD1:Cnt16:CounterUDB:overflow\,
            ce1_comb => \TB9051_QD1:Cnt16:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \TB9051_QD1:Cnt16:CounterUDB:status_6\,
            f0_blk_stat_comb => \TB9051_QD1:Cnt16:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \TB9051_QD1:bQuadDec:quad_A_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD1:bQuadDec:quad_A_delayed_0\,
            clock_0 => Net_270,
            main_0 => Net_407);

    \TB9051_QD1:bQuadDec:quad_A_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD1:bQuadDec:quad_A_delayed_1\,
            clock_0 => Net_270,
            main_0 => \TB9051_QD1:bQuadDec:quad_A_delayed_0\);

    \TB9051_QD1:bQuadDec:quad_A_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD1:bQuadDec:quad_A_delayed_2\,
            clock_0 => Net_270,
            main_0 => \TB9051_QD1:bQuadDec:quad_A_delayed_1\);

    \TB9051_QD1:bQuadDec:quad_B_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD1:bQuadDec:quad_B_delayed_0\,
            clock_0 => Net_270,
            main_0 => Net_405);

    \TB9051_QD1:bQuadDec:quad_B_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD1:bQuadDec:quad_B_delayed_1\,
            clock_0 => Net_270,
            main_0 => \TB9051_QD1:bQuadDec:quad_B_delayed_0\);

    \TB9051_QD1:bQuadDec:quad_B_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD1:bQuadDec:quad_B_delayed_2\,
            clock_0 => Net_270,
            main_0 => \TB9051_QD1:bQuadDec:quad_B_delayed_1\);

    \TB9051_QD1:bQuadDec:Stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0001111",
            cy_md_select => "0001111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_270,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \TB9051_QD1:bQuadDec:error\,
            status_2 => \TB9051_QD1:Net_1260\,
            status_1 => \TB9051_QD1:Net_611\,
            status_0 => \TB9051_QD1:Net_530\);

    \QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \QD1_Timer:TimerUDB:control_7\,
            control_6 => \QD1_Timer:TimerUDB:control_6\,
            control_5 => \QD1_Timer:TimerUDB:control_5\,
            control_4 => \QD1_Timer:TimerUDB:control_4\,
            control_3 => \QD1_Timer:TimerUDB:control_3\,
            control_2 => \QD1_Timer:TimerUDB:control_2\,
            control_1 => \QD1_Timer:TimerUDB:control_1\,
            control_0 => \QD1_Timer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \QD1_Timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_315,
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \QD1_Timer:TimerUDB:status_3\,
            status_2 => \QD1_Timer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \QD1_Timer:TimerUDB:status_tc\);

    \QD1_Timer:TimerUDB:sT24:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_315,
            cs_addr_1 => \QD1_Timer:TimerUDB:control_7\,
            cs_addr_0 => \QD1_Timer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \QD1_Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0 => \QD1_Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0 => \QD1_Timer:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0 => \QD1_Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1 => \QD1_Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1 => \QD1_Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1 => \QD1_Timer:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1 => \QD1_Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            co_msb => \QD1_Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sol_msb => \QD1_Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbo => \QD1_Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sil => \QD1_Timer:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbi => \QD1_Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\);

    \QD1_Timer:TimerUDB:sT24:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_315,
            cs_addr_1 => \QD1_Timer:TimerUDB:control_7\,
            cs_addr_0 => \QD1_Timer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \QD1_Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0i => \QD1_Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0i => \QD1_Timer:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0i => \QD1_Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1i => \QD1_Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1i => \QD1_Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1i => \QD1_Timer:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1i => \QD1_Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            ci => \QD1_Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sir => \QD1_Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbi => \QD1_Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sor => \QD1_Timer:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbo => \QD1_Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\,
            ce0 => \QD1_Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0 => \QD1_Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0 => \QD1_Timer:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0 => \QD1_Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1 => \QD1_Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1 => \QD1_Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1 => \QD1_Timer:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1 => \QD1_Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            co_msb => \QD1_Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sol_msb => \QD1_Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbo => \QD1_Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sil => \QD1_Timer:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbi => \QD1_Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \QD1_Timer:TimerUDB:sT24:timerdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_315,
            cs_addr_1 => \QD1_Timer:TimerUDB:control_7\,
            cs_addr_0 => \QD1_Timer:TimerUDB:per_zero\,
            z0_comb => \QD1_Timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \QD1_Timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \QD1_Timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \QD1_Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0i => \QD1_Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0i => \QD1_Timer:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0i => \QD1_Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1i => \QD1_Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1i => \QD1_Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1i => \QD1_Timer:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1i => \QD1_Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            ci => \QD1_Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sir => \QD1_Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbi => \QD1_Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sor => \QD1_Timer:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbo => \QD1_Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \US_Timer:TimerUDB:control_7\,
            control_6 => \US_Timer:TimerUDB:control_6\,
            control_5 => \US_Timer:TimerUDB:control_5\,
            control_4 => \US_Timer:TimerUDB:control_4\,
            control_3 => \US_Timer:TimerUDB:control_3\,
            control_2 => \US_Timer:TimerUDB:control_2\,
            control_1 => \US_Timer:TimerUDB:control_1\,
            control_0 => \US_Timer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \US_Timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_304,
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \US_Timer:TimerUDB:status_3\,
            status_2 => \US_Timer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \US_Timer:TimerUDB:status_tc\);

    \US_Timer:TimerUDB:sT24:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_304,
            cs_addr_1 => \US_Timer:TimerUDB:control_7\,
            cs_addr_0 => \US_Timer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \US_Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0 => \US_Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0 => \US_Timer:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0 => \US_Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1 => \US_Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1 => \US_Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1 => \US_Timer:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1 => \US_Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            co_msb => \US_Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sol_msb => \US_Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbo => \US_Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sil => \US_Timer:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbi => \US_Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\);

    \US_Timer:TimerUDB:sT24:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_304,
            cs_addr_1 => \US_Timer:TimerUDB:control_7\,
            cs_addr_0 => \US_Timer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \US_Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0i => \US_Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0i => \US_Timer:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0i => \US_Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1i => \US_Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1i => \US_Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1i => \US_Timer:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1i => \US_Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            ci => \US_Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sir => \US_Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbi => \US_Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sor => \US_Timer:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbo => \US_Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\,
            ce0 => \US_Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0 => \US_Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0 => \US_Timer:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0 => \US_Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1 => \US_Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1 => \US_Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1 => \US_Timer:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1 => \US_Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            co_msb => \US_Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sol_msb => \US_Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbo => \US_Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sil => \US_Timer:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbi => \US_Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \US_Timer:TimerUDB:sT24:timerdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_304,
            cs_addr_1 => \US_Timer:TimerUDB:control_7\,
            cs_addr_0 => \US_Timer:TimerUDB:per_zero\,
            z0_comb => \US_Timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \US_Timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \US_Timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \US_Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0i => \US_Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0i => \US_Timer:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0i => \US_Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1i => \US_Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1i => \US_Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1i => \US_Timer:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1i => \US_Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            ci => \US_Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sir => \US_Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbi => \US_Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sor => \US_Timer:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbo => \US_Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    US_Trig:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_304,
            clock => ClockBlock_BUS_CLK);

    QD1_ISR:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_315,
            clock => ClockBlock_BUS_CLK);

    \TB9051_QD2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_335,
            control_7 => \TB9051_QD2:Cnt16:CounterUDB:control_7\,
            control_6 => \TB9051_QD2:Cnt16:CounterUDB:control_6\,
            control_5 => \TB9051_QD2:Cnt16:CounterUDB:control_5\,
            control_4 => \TB9051_QD2:Cnt16:CounterUDB:control_4\,
            control_3 => \TB9051_QD2:Cnt16:CounterUDB:control_3\,
            control_2 => \TB9051_QD2:Cnt16:CounterUDB:control_2\,
            control_1 => \TB9051_QD2:Cnt16:CounterUDB:control_1\,
            control_0 => \TB9051_QD2:Cnt16:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => \TB9051_QD2:Net_1260\,
            clock => Net_335,
            status_6 => \TB9051_QD2:Cnt16:CounterUDB:status_6\,
            status_5 => \TB9051_QD2:Cnt16:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \TB9051_QD2:Cnt16:CounterUDB:status_3\,
            status_2 => \TB9051_QD2:Cnt16:CounterUDB:status_2\,
            status_1 => \TB9051_QD2:Cnt16:CounterUDB:status_1\,
            status_0 => \TB9051_QD2:Cnt16:CounterUDB:status_0\);

    \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_335,
            cs_addr_2 => \TB9051_QD2:Net_1251\,
            cs_addr_1 => \TB9051_QD2:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \TB9051_QD2:Cnt16:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_335,
            cs_addr_2 => \TB9051_QD2:Net_1251\,
            cs_addr_1 => \TB9051_QD2:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \TB9051_QD2:Cnt16:CounterUDB:reload\,
            z0_comb => \TB9051_QD2:Cnt16:CounterUDB:status_1\,
            f0_comb => \TB9051_QD2:Cnt16:CounterUDB:overflow\,
            ce1_comb => \TB9051_QD2:Cnt16:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \TB9051_QD2:Cnt16:CounterUDB:status_6\,
            f0_blk_stat_comb => \TB9051_QD2:Cnt16:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \TB9051_QD2:bQuadDec:quad_A_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD2:bQuadDec:quad_A_delayed_0\,
            clock_0 => Net_335,
            main_0 => Net_338);

    \TB9051_QD2:bQuadDec:quad_A_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD2:bQuadDec:quad_A_delayed_1\,
            clock_0 => Net_335,
            main_0 => \TB9051_QD2:bQuadDec:quad_A_delayed_0\);

    \TB9051_QD2:bQuadDec:quad_A_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD2:bQuadDec:quad_A_delayed_2\,
            clock_0 => Net_335,
            main_0 => \TB9051_QD2:bQuadDec:quad_A_delayed_1\);

    \TB9051_QD2:bQuadDec:quad_B_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD2:bQuadDec:quad_B_delayed_0\,
            clock_0 => Net_335,
            main_0 => Net_339);

    \TB9051_QD2:bQuadDec:quad_B_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD2:bQuadDec:quad_B_delayed_1\,
            clock_0 => Net_335,
            main_0 => \TB9051_QD2:bQuadDec:quad_B_delayed_0\);

    \TB9051_QD2:bQuadDec:quad_B_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD2:bQuadDec:quad_B_delayed_2\,
            clock_0 => Net_335,
            main_0 => \TB9051_QD2:bQuadDec:quad_B_delayed_1\);

    \TB9051_QD2:bQuadDec:Stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0001111",
            cy_md_select => "0001111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_335,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \TB9051_QD2:bQuadDec:error\,
            status_2 => \TB9051_QD2:Net_1260\,
            status_1 => \TB9051_QD2:Net_611\,
            status_0 => \TB9051_QD2:Net_530\);

    \PWM:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM:PWMUDB:runmode_enable\,
            clock_0 => Net_137,
            main_0 => \PWM:PWMUDB:control_7\);

    \PWM:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_4) + (!main_0 * main_1 * !main_2 * main_4) + (!main_0 * !main_2 * main_3) + (main_0 * !main_4) + (main_1 * main_2 * !main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM:PWMUDB:prevCompare1\,
            clock_0 => Net_137,
            main_0 => \PWM:PWMUDB:control_2\,
            main_1 => \PWM:PWMUDB:control_1\,
            main_2 => \PWM:PWMUDB:control_0\,
            main_3 => \PWM:PWMUDB:cmp1_eq\,
            main_4 => \PWM:PWMUDB:cmp1_less\);

    \PWM:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * !main_2 * !main_3 * main_5) + (!main_0 * !main_2 * !main_3 * main_4) + (main_0 * !main_3 * !main_5) + (main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM:PWMUDB:status_0\,
            clock_0 => Net_137,
            main_0 => \PWM:PWMUDB:control_2\,
            main_1 => \PWM:PWMUDB:control_1\,
            main_2 => \PWM:PWMUDB:control_0\,
            main_3 => \PWM:PWMUDB:prevCompare1\,
            main_4 => \PWM:PWMUDB:cmp1_eq\,
            main_5 => \PWM:PWMUDB:cmp1_less\);

    Net_202:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_5) + (!main_0 * main_1 * !main_2 * main_3 * main_5) + (!main_0 * !main_2 * main_3 * main_4) + (main_0 * main_3 * !main_5) + (main_1 * main_2 * main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_202,
            clock_0 => Net_137,
            main_0 => \PWM:PWMUDB:control_2\,
            main_1 => \PWM:PWMUDB:control_1\,
            main_2 => \PWM:PWMUDB:control_0\,
            main_3 => \PWM:PWMUDB:runmode_enable\,
            main_4 => \PWM:PWMUDB:cmp1_eq\,
            main_5 => \PWM:PWMUDB:cmp1_less\);

    Net_239:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4) + (main_0 * !main_1 * main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_239,
            clock_0 => Net_137,
            main_0 => Net_239,
            main_1 => \QuadPWM:toggle_1\,
            main_2 => \QuadPWM:toggle_0\,
            main_3 => \QuadPWM:ff0\,
            main_4 => \QuadPWM:ce0\);

    Net_240:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (main_0 * !main_1 * !main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_240,
            clock_0 => Net_137,
            main_0 => Net_240,
            main_1 => \QuadPWM:toggle_1\,
            main_2 => \QuadPWM:toggle_0\,
            main_3 => \QuadPWM:ff0\,
            main_4 => \QuadPWM:ce1\);

    \QuadPWM:toggle_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadPWM:toggle_1\,
            clock_0 => Net_137,
            main_0 => \QuadPWM:toggle_0\);

    \QuadPWM:toggle_0\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadPWM:toggle_0\,
            clock_0 => Net_137);

    Net_282:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4) + (main_0 * main_1 * main_3 * main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_282,
            clock_0 => Net_137,
            main_0 => \QuadPWM:toggle_1\,
            main_1 => \QuadPWM:toggle_0\,
            main_2 => \QuadPWM:ce1\,
            main_3 => Net_282,
            main_4 => \QuadPWM:ff1\);

    Net_283:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3 * !main_4) + (!main_0 * main_1 * main_2 * main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_283,
            clock_0 => Net_137,
            main_0 => \QuadPWM:toggle_1\,
            main_1 => \QuadPWM:toggle_0\,
            main_2 => \QuadPWM:ff0\,
            main_3 => \QuadPWM:ce1\,
            main_4 => Net_283);

    \UART_RPi:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RPi:BUART:txn\,
            clock_0 => \UART_RPi:Net_9\,
            main_0 => \UART_RPi:BUART:txn\,
            main_1 => \UART_RPi:BUART:tx_state_1\,
            main_2 => \UART_RPi:BUART:tx_state_0\,
            main_3 => \UART_RPi:BUART:tx_shift_out\,
            main_4 => \UART_RPi:BUART:tx_state_2\,
            main_5 => \UART_RPi:BUART:tx_counter_dp\,
            main_6 => \UART_RPi:BUART:tx_bitclk\);

    \UART_RPi:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RPi:BUART:tx_state_1\,
            clock_0 => \UART_RPi:Net_9\,
            main_0 => \UART_RPi:BUART:tx_state_1\,
            main_1 => \UART_RPi:BUART:tx_state_0\,
            main_2 => \UART_RPi:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_RPi:BUART:tx_state_2\,
            main_4 => \UART_RPi:BUART:tx_counter_dp\,
            main_5 => \UART_RPi:BUART:tx_bitclk\);

    \UART_RPi:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RPi:BUART:tx_state_0\,
            clock_0 => \UART_RPi:Net_9\,
            main_0 => \UART_RPi:BUART:tx_state_1\,
            main_1 => \UART_RPi:BUART:tx_state_0\,
            main_2 => \UART_RPi:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_RPi:BUART:tx_fifo_empty\,
            main_4 => \UART_RPi:BUART:tx_state_2\,
            main_5 => \UART_RPi:BUART:tx_bitclk\);

    \UART_RPi:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RPi:BUART:tx_state_2\,
            clock_0 => \UART_RPi:Net_9\,
            main_0 => \UART_RPi:BUART:tx_state_1\,
            main_1 => \UART_RPi:BUART:tx_state_0\,
            main_2 => \UART_RPi:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_RPi:BUART:tx_state_2\,
            main_4 => \UART_RPi:BUART:tx_counter_dp\,
            main_5 => \UART_RPi:BUART:tx_bitclk\);

    \UART_RPi:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RPi:BUART:tx_bitclk\,
            clock_0 => \UART_RPi:Net_9\,
            main_0 => \UART_RPi:BUART:tx_state_1\,
            main_1 => \UART_RPi:BUART:tx_state_0\,
            main_2 => \UART_RPi:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_RPi:BUART:tx_state_2\);

    \UART_RPi:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RPi:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_RPi:Net_9\);

    \UART_RPi:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RPi:BUART:rx_state_0\,
            clock_0 => \UART_RPi:Net_9\,
            main_0 => \UART_RPi:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_RPi:BUART:rx_state_0\,
            main_2 => \UART_RPi:BUART:rx_bitclk_enable\,
            main_3 => \UART_RPi:BUART:rx_state_3\,
            main_4 => \UART_RPi:BUART:rx_state_2\,
            main_5 => \UART_RPi:BUART:rx_count_6\,
            main_6 => \UART_RPi:BUART:rx_count_5\,
            main_7 => \UART_RPi:BUART:rx_count_4\,
            main_8 => Net_104);

    \UART_RPi:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RPi:BUART:rx_load_fifo\,
            clock_0 => \UART_RPi:Net_9\,
            main_0 => \UART_RPi:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_RPi:BUART:rx_state_0\,
            main_2 => \UART_RPi:BUART:rx_bitclk_enable\,
            main_3 => \UART_RPi:BUART:rx_state_3\,
            main_4 => \UART_RPi:BUART:rx_state_2\,
            main_5 => \UART_RPi:BUART:rx_count_6\,
            main_6 => \UART_RPi:BUART:rx_count_5\,
            main_7 => \UART_RPi:BUART:rx_count_4\);

    \UART_RPi:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RPi:BUART:rx_state_3\,
            clock_0 => \UART_RPi:Net_9\,
            main_0 => \UART_RPi:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_RPi:BUART:rx_state_0\,
            main_2 => \UART_RPi:BUART:rx_bitclk_enable\,
            main_3 => \UART_RPi:BUART:rx_state_3\,
            main_4 => \UART_RPi:BUART:rx_state_2\,
            main_5 => \UART_RPi:BUART:rx_count_6\,
            main_6 => \UART_RPi:BUART:rx_count_5\,
            main_7 => \UART_RPi:BUART:rx_count_4\);

    \UART_RPi:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_8 * main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RPi:BUART:rx_state_2\,
            clock_0 => \UART_RPi:Net_9\,
            main_0 => \UART_RPi:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_RPi:BUART:rx_state_0\,
            main_2 => \UART_RPi:BUART:rx_bitclk_enable\,
            main_3 => \UART_RPi:BUART:rx_state_3\,
            main_4 => \UART_RPi:BUART:rx_state_2\,
            main_5 => \UART_RPi:BUART:rx_count_6\,
            main_6 => \UART_RPi:BUART:rx_count_5\,
            main_7 => \UART_RPi:BUART:rx_count_4\,
            main_8 => Net_104,
            main_9 => \UART_RPi:BUART:rx_last\);

    \UART_RPi:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RPi:BUART:rx_bitclk_enable\,
            clock_0 => \UART_RPi:Net_9\,
            main_0 => \UART_RPi:BUART:rx_count_2\,
            main_1 => \UART_RPi:BUART:rx_count_1\,
            main_2 => \UART_RPi:BUART:rx_count_0\);

    \UART_RPi:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RPi:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_RPi:Net_9\,
            main_0 => \UART_RPi:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_RPi:BUART:rx_state_0\,
            main_2 => \UART_RPi:BUART:rx_state_3\,
            main_3 => \UART_RPi:BUART:rx_state_2\);

    \UART_RPi:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RPi:BUART:rx_status_3\,
            clock_0 => \UART_RPi:Net_9\,
            main_0 => \UART_RPi:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_RPi:BUART:rx_state_0\,
            main_2 => \UART_RPi:BUART:rx_bitclk_enable\,
            main_3 => \UART_RPi:BUART:rx_state_3\,
            main_4 => \UART_RPi:BUART:rx_state_2\,
            main_5 => Net_104);

    \UART_RPi:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_RPi:BUART:rx_last\,
            clock_0 => \UART_RPi:Net_9\,
            main_0 => Net_104);

    \Timer_L:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer_L:TimerUDB:capture_last\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_196);

    Net_188:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_188,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_196,
            main_1 => \Timer_L:TimerUDB:control_7\,
            main_2 => \Timer_L:TimerUDB:capture_last\);

    \Timer_R:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer_R:TimerUDB:capture_last\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_218);

    Net_219:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_219,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_218,
            main_1 => \Timer_R:TimerUDB:control_7\,
            main_2 => \Timer_R:TimerUDB:capture_last\);

    \TB9051_QD1:Net_1251\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_4 * !main_6) + (main_0 * !main_1 * main_2 * !main_4 * main_6) + (main_0 * !main_1 * !main_3 * !main_4 * main_5) + (main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD1:Net_1251\,
            clock_0 => Net_270,
            main_0 => \TB9051_QD1:Net_1251\,
            main_1 => \TB9051_QD1:Net_1260\,
            main_2 => \TB9051_QD1:bQuadDec:quad_A_filt\,
            main_3 => \TB9051_QD1:bQuadDec:quad_B_filt\,
            main_4 => \TB9051_QD1:bQuadDec:error\,
            main_5 => \TB9051_QD1:bQuadDec:state_1\,
            main_6 => \TB9051_QD1:bQuadDec:state_0\,
            main_7 => \TB9051_QD1:Net_1251_split\);

    \TB9051_QD1:Cnt16:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD1:Cnt16:CounterUDB:overflow_reg_i\,
            clock_0 => Net_270,
            main_0 => \TB9051_QD1:Cnt16:CounterUDB:overflow\);

    \TB9051_QD1:Cnt16:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD1:Cnt16:CounterUDB:underflow_reg_i\,
            clock_0 => Net_270,
            main_0 => \TB9051_QD1:Cnt16:CounterUDB:status_1\);

    \TB9051_QD1:Net_1275\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD1:Net_1275\,
            clock_0 => Net_270,
            main_0 => \TB9051_QD1:Cnt16:CounterUDB:status_1\,
            main_1 => \TB9051_QD1:Cnt16:CounterUDB:overflow\);

    \TB9051_QD1:Cnt16:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD1:Cnt16:CounterUDB:prevCompare\,
            clock_0 => Net_270,
            main_0 => \TB9051_QD1:Cnt16:CounterUDB:cmp_out_i\);

    \TB9051_QD1:Net_1251_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * !main_4 * !main_5) + (main_0 * !main_1 * main_4 * !main_5 * !main_6) + (main_0 * !main_2 * !main_4 * !main_5 * !main_6) + (main_0 * main_3 * !main_4 * !main_5 * !main_6) + (!main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD1:Net_1251_split\,
            main_0 => \TB9051_QD1:Net_1251\,
            main_1 => \TB9051_QD1:Net_1260\,
            main_2 => \TB9051_QD1:bQuadDec:quad_A_filt\,
            main_3 => \TB9051_QD1:bQuadDec:quad_B_filt\,
            main_4 => \TB9051_QD1:bQuadDec:error\,
            main_5 => \TB9051_QD1:bQuadDec:state_1\,
            main_6 => \TB9051_QD1:bQuadDec:state_0\);

    \TB9051_QD1:Cnt16:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD1:Cnt16:CounterUDB:count_stored_i\,
            clock_0 => Net_270,
            main_0 => \TB9051_QD1:Net_1203\);

    \TB9051_QD1:Net_1203\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_4 * !main_5 * !main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_2 * main_3 * !main_4 * main_5 * !main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD1:Net_1203\,
            clock_0 => Net_270,
            main_0 => \TB9051_QD1:Net_1260\,
            main_1 => \TB9051_QD1:Net_1203\,
            main_2 => \TB9051_QD1:bQuadDec:quad_A_filt\,
            main_3 => \TB9051_QD1:bQuadDec:quad_B_filt\,
            main_4 => \TB9051_QD1:bQuadDec:error\,
            main_5 => \TB9051_QD1:bQuadDec:state_1\,
            main_6 => \TB9051_QD1:bQuadDec:state_0\);

    \TB9051_QD1:bQuadDec:quad_A_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD1:bQuadDec:quad_A_filt\,
            clock_0 => Net_270,
            main_0 => \TB9051_QD1:bQuadDec:quad_A_delayed_0\,
            main_1 => \TB9051_QD1:bQuadDec:quad_A_delayed_1\,
            main_2 => \TB9051_QD1:bQuadDec:quad_A_delayed_2\,
            main_3 => \TB9051_QD1:bQuadDec:quad_A_filt\);

    \TB9051_QD1:bQuadDec:quad_B_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD1:bQuadDec:quad_B_filt\,
            clock_0 => Net_270,
            main_0 => \TB9051_QD1:bQuadDec:quad_B_delayed_0\,
            main_1 => \TB9051_QD1:bQuadDec:quad_B_delayed_1\,
            main_2 => \TB9051_QD1:bQuadDec:quad_B_delayed_2\,
            main_3 => \TB9051_QD1:bQuadDec:quad_B_filt\);

    \TB9051_QD1:Net_1260\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2 * !main_3) + (!main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD1:Net_1260\,
            clock_0 => Net_270,
            main_0 => \TB9051_QD1:Net_1260\,
            main_1 => \TB9051_QD1:bQuadDec:error\,
            main_2 => \TB9051_QD1:bQuadDec:state_1\,
            main_3 => \TB9051_QD1:bQuadDec:state_0\);

    \TB9051_QD1:bQuadDec:error\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD1:bQuadDec:error\,
            clock_0 => Net_270,
            main_0 => \TB9051_QD1:Net_1260\,
            main_1 => \TB9051_QD1:bQuadDec:quad_A_filt\,
            main_2 => \TB9051_QD1:bQuadDec:quad_B_filt\,
            main_3 => \TB9051_QD1:bQuadDec:error\,
            main_4 => \TB9051_QD1:bQuadDec:state_1\,
            main_5 => \TB9051_QD1:bQuadDec:state_0\);

    \TB9051_QD1:bQuadDec:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * !main_3 * main_4) + (!main_0 * main_1 * main_3 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD1:bQuadDec:state_1\,
            clock_0 => Net_270,
            main_0 => \TB9051_QD1:Net_1260\,
            main_1 => \TB9051_QD1:bQuadDec:quad_A_filt\,
            main_2 => \TB9051_QD1:bQuadDec:quad_B_filt\,
            main_3 => \TB9051_QD1:bQuadDec:error\,
            main_4 => \TB9051_QD1:bQuadDec:state_1\,
            main_5 => \TB9051_QD1:bQuadDec:state_0\);

    \TB9051_QD1:bQuadDec:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (!main_0 * main_2 * main_3 * !main_4 * !main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD1:bQuadDec:state_0\,
            clock_0 => Net_270,
            main_0 => \TB9051_QD1:Net_1260\,
            main_1 => \TB9051_QD1:bQuadDec:quad_A_filt\,
            main_2 => \TB9051_QD1:bQuadDec:quad_B_filt\,
            main_3 => \TB9051_QD1:bQuadDec:error\,
            main_4 => \TB9051_QD1:bQuadDec:state_1\,
            main_5 => \TB9051_QD1:bQuadDec:state_0\);

    Net_315:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_315,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \QD1_Timer:TimerUDB:control_7\,
            main_1 => \QD1_Timer:TimerUDB:per_zero\);

    Net_304:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_304,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \US_Timer:TimerUDB:control_7\,
            main_1 => \US_Timer:TimerUDB:per_zero\);

    \TB9051_QD2:Net_1251\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_4 * !main_6) + (main_0 * !main_1 * main_2 * !main_4 * main_6) + (main_0 * !main_1 * !main_3 * !main_4 * main_5) + (main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD2:Net_1251\,
            clock_0 => Net_335,
            main_0 => \TB9051_QD2:Net_1251\,
            main_1 => \TB9051_QD2:Net_1260\,
            main_2 => \TB9051_QD2:bQuadDec:quad_A_filt\,
            main_3 => \TB9051_QD2:bQuadDec:quad_B_filt\,
            main_4 => \TB9051_QD2:bQuadDec:error\,
            main_5 => \TB9051_QD2:bQuadDec:state_1\,
            main_6 => \TB9051_QD2:bQuadDec:state_0\,
            main_7 => \TB9051_QD2:Net_1251_split\);

    \TB9051_QD2:Cnt16:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD2:Cnt16:CounterUDB:overflow_reg_i\,
            clock_0 => Net_335,
            main_0 => \TB9051_QD2:Cnt16:CounterUDB:overflow\);

    \TB9051_QD2:Cnt16:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD2:Cnt16:CounterUDB:underflow_reg_i\,
            clock_0 => Net_335,
            main_0 => \TB9051_QD2:Cnt16:CounterUDB:status_1\);

    \TB9051_QD2:Net_1275\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD2:Net_1275\,
            clock_0 => Net_335,
            main_0 => \TB9051_QD2:Cnt16:CounterUDB:status_1\,
            main_1 => \TB9051_QD2:Cnt16:CounterUDB:overflow\);

    \TB9051_QD2:Cnt16:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD2:Cnt16:CounterUDB:prevCompare\,
            clock_0 => Net_335,
            main_0 => \TB9051_QD2:Cnt16:CounterUDB:cmp_out_i\);

    \TB9051_QD2:Net_1251_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * !main_4 * !main_5) + (main_0 * !main_1 * main_4 * !main_5 * !main_6) + (main_0 * !main_2 * !main_4 * !main_5 * !main_6) + (main_0 * main_3 * !main_4 * !main_5 * !main_6) + (!main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD2:Net_1251_split\,
            main_0 => \TB9051_QD2:Net_1251\,
            main_1 => \TB9051_QD2:Net_1260\,
            main_2 => \TB9051_QD2:bQuadDec:quad_A_filt\,
            main_3 => \TB9051_QD2:bQuadDec:quad_B_filt\,
            main_4 => \TB9051_QD2:bQuadDec:error\,
            main_5 => \TB9051_QD2:bQuadDec:state_1\,
            main_6 => \TB9051_QD2:bQuadDec:state_0\);

    \TB9051_QD2:Cnt16:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD2:Cnt16:CounterUDB:count_stored_i\,
            clock_0 => Net_335,
            main_0 => \TB9051_QD2:Net_1203\);

    \TB9051_QD2:Net_1203\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_4 * !main_5 * !main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD2:Net_1203\,
            clock_0 => Net_335,
            main_0 => \TB9051_QD2:Net_1260\,
            main_1 => \TB9051_QD2:Net_1203\,
            main_2 => \TB9051_QD2:bQuadDec:quad_A_filt\,
            main_3 => \TB9051_QD2:bQuadDec:quad_B_filt\,
            main_4 => \TB9051_QD2:bQuadDec:error\,
            main_5 => \TB9051_QD2:bQuadDec:state_1\,
            main_6 => \TB9051_QD2:bQuadDec:state_0\);

    \TB9051_QD2:bQuadDec:quad_A_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD2:bQuadDec:quad_A_filt\,
            clock_0 => Net_335,
            main_0 => \TB9051_QD2:bQuadDec:quad_A_delayed_0\,
            main_1 => \TB9051_QD2:bQuadDec:quad_A_delayed_1\,
            main_2 => \TB9051_QD2:bQuadDec:quad_A_delayed_2\,
            main_3 => \TB9051_QD2:bQuadDec:quad_A_filt\);

    \TB9051_QD2:bQuadDec:quad_B_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD2:bQuadDec:quad_B_filt\,
            clock_0 => Net_335,
            main_0 => \TB9051_QD2:bQuadDec:quad_B_delayed_0\,
            main_1 => \TB9051_QD2:bQuadDec:quad_B_delayed_1\,
            main_2 => \TB9051_QD2:bQuadDec:quad_B_delayed_2\,
            main_3 => \TB9051_QD2:bQuadDec:quad_B_filt\);

    \TB9051_QD2:Net_1260\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2 * !main_3) + (!main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD2:Net_1260\,
            clock_0 => Net_335,
            main_0 => \TB9051_QD2:Net_1260\,
            main_1 => \TB9051_QD2:bQuadDec:error\,
            main_2 => \TB9051_QD2:bQuadDec:state_1\,
            main_3 => \TB9051_QD2:bQuadDec:state_0\);

    \TB9051_QD2:bQuadDec:error\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD2:bQuadDec:error\,
            clock_0 => Net_335,
            main_0 => \TB9051_QD2:Net_1260\,
            main_1 => \TB9051_QD2:bQuadDec:quad_A_filt\,
            main_2 => \TB9051_QD2:bQuadDec:quad_B_filt\,
            main_3 => \TB9051_QD2:bQuadDec:error\,
            main_4 => \TB9051_QD2:bQuadDec:state_1\,
            main_5 => \TB9051_QD2:bQuadDec:state_0\);

    \TB9051_QD2:bQuadDec:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * !main_3 * main_4) + (!main_0 * main_1 * main_3 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD2:bQuadDec:state_1\,
            clock_0 => Net_335,
            main_0 => \TB9051_QD2:Net_1260\,
            main_1 => \TB9051_QD2:bQuadDec:quad_A_filt\,
            main_2 => \TB9051_QD2:bQuadDec:quad_B_filt\,
            main_3 => \TB9051_QD2:bQuadDec:error\,
            main_4 => \TB9051_QD2:bQuadDec:state_1\,
            main_5 => \TB9051_QD2:bQuadDec:state_0\);

    \TB9051_QD2:bQuadDec:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (!main_0 * main_2 * main_3 * !main_4 * !main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TB9051_QD2:bQuadDec:state_0\,
            clock_0 => Net_335,
            main_0 => \TB9051_QD2:Net_1260\,
            main_1 => \TB9051_QD2:bQuadDec:quad_A_filt\,
            main_2 => \TB9051_QD2:bQuadDec:quad_B_filt\,
            main_3 => \TB9051_QD2:bQuadDec:error\,
            main_4 => \TB9051_QD2:bQuadDec:state_1\,
            main_5 => \TB9051_QD2:bQuadDec:state_0\);

END __DEFAULT__;
