static T_1 F_1 ( void )\r\n{\r\nchar * V_1 = L_1 ;\r\n#if F_2 ( V_2 ) && V_2\r\nextern T_2 V_3 ;\r\n#endif\r\nif ( F_3 ( V_4 ) )\r\nreturn V_5 ;\r\n#if F_2 ( V_2 ) && V_2\r\nif ( V_3 )\r\nV_4 =\r\nF_4 ( sizeof( * V_4 ) ,\r\nV_3 ,\r\nV_3 +\r\n( V_2 <<\r\n20 ) - 1 , 128 , V_1 ) ;\r\nelse\r\n#endif\r\nV_4 =\r\nF_5 ( sizeof( * V_4 ) ,\r\n128 ,\r\nV_1 ) ;\r\nif ( V_4 )\r\nmemset ( V_4 , 0 ,\r\nsizeof( * V_4 ) ) ;\r\nelse {\r\nstruct V_6 * V_7 =\r\nF_6 ( V_1 ) ;\r\nif ( V_7 )\r\nV_4 =\r\nF_7 ( V_7 -> V_8 ) ;\r\nelse {\r\nF_8\r\n( L_2 ,\r\nV_1 ) ;\r\nreturn V_9 ;\r\n}\r\n}\r\nreturn V_5 ;\r\n}\r\nT_1 F_9 ( T_3 V_10 ,\r\nint V_11 , int V_12 ,\r\nint V_13 )\r\n{\r\nT_4 * V_14 ;\r\nT_1 V_15 = F_1 () ;\r\nif ( V_15 != V_5 )\r\nreturn V_15 ;\r\nV_14 = F_10 ( V_10 ) ;\r\nif ( V_14 == NULL )\r\nreturn V_16 ;\r\nif ( V_17 ) {\r\nif ( ( V_11 < 0 ) || ( V_11 > 1 << 20 ) )\r\nreturn V_16 ;\r\n} else if ( V_11 != 0 )\r\nreturn V_16 ;\r\nif ( ( V_12 < 0 ) || ( V_12 > 7 ) )\r\nreturn V_16 ;\r\nif ( ( V_13 < 128 ) || ( V_13 > 65536 ) )\r\nreturn V_16 ;\r\nif ( V_14 -> V_18 ) {\r\nif ( V_11 != ( int ) V_14 -> V_11 ) {\r\nF_8 ( L_3\r\nL_4\r\nL_5 ,\r\n( int ) V_14 -> V_11 ) ;\r\nreturn V_16 ;\r\n}\r\nif ( V_12 != V_14 -> V_12 ) {\r\nF_8 ( L_3\r\nL_4\r\nL_6 ,\r\nV_14 -> V_12 ) ;\r\nreturn V_16 ;\r\n}\r\nif ( ( V_13 >> 3 ) - 1 != V_14 -> V_19 ) {\r\nF_8 ( L_3\r\nL_4\r\nL_7 ,\r\n( V_14 -> V_19 + 1 ) << 3 ) ;\r\nreturn V_16 ;\r\n}\r\nV_20 ;\r\nreturn V_21 ;\r\n} else {\r\nunion V_22 V_23 ;\r\nvoid * V_24 ;\r\nV_23 . V_25 = F_11 ( V_26 ) ;\r\nif ( ! V_23 . V_27 . V_28 ) {\r\nF_8 ( L_3\r\nL_8 ) ;\r\nreturn V_9 ;\r\n}\r\nV_24 = F_12 ( V_12 ) ;\r\nif ( V_24 == NULL ) {\r\nF_8 ( L_3\r\nL_9 ) ;\r\nreturn V_9 ;\r\n}\r\nmemset ( V_14 , 0 , sizeof( * V_14 ) ) ;\r\nV_14 -> V_11 = V_11 ;\r\nV_14 -> V_12 = V_12 ;\r\nV_14 -> V_19 = ( V_13 >> 3 ) - 1 ;\r\nV_14 -> V_18 = F_13 ( V_24 ) / 128 ;\r\nV_4 ->\r\nV_29 [ F_14 ( V_10 ) ] = 0 ;\r\nV_20 ;\r\nreturn V_5 ;\r\n}\r\n}\r\nT_1 F_15 ( T_3 V_10 )\r\n{\r\nT_4 * V_30 = F_10 ( V_10 ) ;\r\nif ( V_30 == NULL ) {\r\nF_8 ( L_10\r\nL_11 ) ;\r\nreturn V_16 ;\r\n}\r\nif ( F_16 ( V_10 ) > 0 ) {\r\nF_8 ( L_12\r\nL_13 ) ;\r\nreturn V_31 ;\r\n}\r\nF_17 ( V_10 , V_30 ) ;\r\nif ( V_30 -> V_18 ) {\r\nF_18 ( F_7\r\n( ( T_2 ) V_30 -> V_18 << 7 ) ,\r\nV_30 -> V_12 , 0 ) ;\r\nV_30 -> V_18 = 0 ;\r\n}\r\nF_19 ( V_30 ) ;\r\nreturn V_5 ;\r\n}\r\nint F_16 ( T_3 V_10 )\r\n{\r\nif ( V_32 ) {\r\nif ( F_10 ( V_10 ) == NULL )\r\nreturn V_16 ;\r\n}\r\nswitch ( ( T_3 ) ( V_10 & 0xff0000 ) ) {\r\ncase V_33 :\r\nF_20 ( V_34 , V_10 & 0xffff ) ;\r\nif ( F_21 ( V_35 ) ) {\r\nunion V_36 V_37 ;\r\nV_37 . V_25 = F_11 ( V_38 ) ;\r\nreturn V_37 . V_39 . V_40 ;\r\n} else {\r\nunion V_41 V_42 ;\r\nV_42 . V_25 = F_11 ( V_43 ) ;\r\nreturn V_42 . V_44 . V_40 ;\r\n}\r\ncase V_45 :\r\ncase V_46 :\r\ncase V_47 :\r\nreturn 0 ;\r\ncase V_48 :\r\n{\r\nunion V_49 V_50 ;\r\nV_50 . V_25 =\r\nF_11 ( F_22\r\n( V_10 & 0x7 ) ) ;\r\nreturn V_50 . V_27 . V_51 ;\r\n}\r\ncase V_52 :\r\nreturn V_16 ;\r\n}\r\nreturn V_16 ;\r\n}\r\nvoid * F_23 ( T_3 V_10 )\r\n{\r\nT_4 * V_30 = F_10 ( V_10 ) ;\r\nif ( V_30 && V_30 -> V_18 )\r\nreturn F_7 ( ( T_2 ) V_30 -> V_18 << 7 ) ;\r\nelse\r\nreturn NULL ;\r\n}
