// Seed: 3878532178
module module_0 (
    input tri0 id_0,
    input tri id_1,
    output wor id_2,
    output wire id_3,
    input tri0 id_4,
    input supply1 id_5,
    input wand id_6,
    input uwire id_7,
    output tri id_8,
    input supply1 id_9,
    input tri id_10,
    output wand id_11,
    input wor id_12,
    output tri id_13,
    input wand id_14,
    input wand id_15,
    input uwire id_16,
    output tri id_17
    , id_47,
    input supply0 id_18,
    input uwire id_19,
    input wire id_20,
    input tri id_21,
    input uwire id_22,
    input wire id_23,
    input wor id_24,
    output uwire id_25,
    output wor id_26,
    output wor id_27,
    input uwire id_28,
    input tri0 id_29
    , id_48,
    input wor id_30,
    input wire id_31,
    input uwire id_32,
    output tri0 id_33,
    input supply1 id_34,
    input wand id_35,
    input uwire id_36,
    input tri1 id_37,
    input wire id_38,
    input tri0 id_39
    , id_49,
    output uwire id_40,
    input supply1 id_41,
    input tri id_42
    , id_50,
    input wire id_43,
    output uwire id_44,
    output tri0 id_45
);
  assign #id_51 id_51 = id_48;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  wand  id_1,
    output wand  id_2,
    output tri0  id_3,
    output uwire id_4,
    output tri1  id_5,
    output tri   id_6,
    input  uwire id_7,
    output tri   id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_4,
      id_8,
      id_1,
      id_0,
      id_1,
      id_1,
      id_5,
      id_1,
      id_1,
      id_2,
      id_0,
      id_2,
      id_7,
      id_7,
      id_7,
      id_2,
      id_7,
      id_7,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_8,
      id_4,
      id_3,
      id_0,
      id_7,
      id_1,
      id_0,
      id_1,
      id_2,
      id_1,
      id_7,
      id_0,
      id_7,
      id_0,
      id_0,
      id_5,
      id_1,
      id_7,
      id_1,
      id_6,
      id_4
  );
endmodule
