{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 09 16:40:27 2015 " "Info: Processing started: Mon Feb 09 16:40:27 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2_Clock -c DE2_Clock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_Clock -c DE2_Clock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50Mhz " "Info: Assuming node \"clk_50Mhz\" is an undefined clock" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 11 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50Mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CLK_10HZ " "Info: Detected ripple clock \"CLK_10HZ\" as buffer" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 32 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_10HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "CLK_400HZ " "Info: Detected ripple clock \"CLK_400HZ\" as buffer" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 32 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50Mhz register CLK_COUNT_10HZ\[3\] register CLK_10HZ 243.49 MHz 4.107 ns Internal " "Info: Clock \"clk_50Mhz\" has Internal fmax of 243.49 MHz between source register \"CLK_COUNT_10HZ\[3\]\" and destination register \"CLK_10HZ\" (period= 4.107 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.763 ns + Longest register register " "Info: + Longest register to register delay is 1.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLK_COUNT_10HZ\[3\] 1 REG LCFF_X53_Y15_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y15_N11; Fanout = 3; REG Node = 'CLK_COUNT_10HZ\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_COUNT_10HZ[3] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.398 ns) 0.737 ns LessThan1~122 2 COMB LCCOMB_X53_Y15_N20 1 " "Info: 2: + IC(0.339 ns) + CELL(0.398 ns) = 0.737 ns; Loc. = LCCOMB_X53_Y15_N20; Fanout = 1; COMB Node = 'LessThan1~122'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { CLK_COUNT_10HZ[3] LessThan1~122 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 1.274 ns LessThan1~123 3 COMB LCCOMB_X53_Y15_N2 9 " "Info: 3: + IC(0.262 ns) + CELL(0.275 ns) = 1.274 ns; Loc. = LCCOMB_X53_Y15_N2; Fanout = 9; COMB Node = 'LessThan1~123'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { LessThan1~122 LessThan1~123 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 1.679 ns CLK_10HZ~102 4 COMB LCCOMB_X53_Y15_N0 1 " "Info: 4: + IC(0.255 ns) + CELL(0.150 ns) = 1.679 ns; Loc. = LCCOMB_X53_Y15_N0; Fanout = 1; COMB Node = 'CLK_10HZ~102'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { LessThan1~123 CLK_10HZ~102 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.763 ns CLK_10HZ 5 REG LCFF_X53_Y15_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.763 ns; Loc. = LCFF_X53_Y15_N1; Fanout = 2; REG Node = 'CLK_10HZ'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { CLK_10HZ~102 CLK_10HZ } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.907 ns ( 51.45 % ) " "Info: Total cell delay = 0.907 ns ( 51.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.856 ns ( 48.55 % ) " "Info: Total interconnect delay = 0.856 ns ( 48.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { CLK_COUNT_10HZ[3] LessThan1~122 LessThan1~123 CLK_10HZ~102 CLK_10HZ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.763 ns" { CLK_COUNT_10HZ[3] {} LessThan1~122 {} LessThan1~123 {} CLK_10HZ~102 {} CLK_10HZ {} } { 0.000ns 0.339ns 0.262ns 0.255ns 0.000ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.130 ns - Smallest " "Info: - Smallest clock skew is -2.130 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz destination 4.984 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50Mhz\" to destination register is 4.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.910 ns) + CELL(0.787 ns) 3.696 ns CLK_400HZ 2 REG LCFF_X53_Y14_N17 3 " "Info: 2: + IC(1.910 ns) + CELL(0.787 ns) = 3.696 ns; Loc. = LCFF_X53_Y14_N17; Fanout = 3; REG Node = 'CLK_400HZ'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clk_50Mhz CLK_400HZ } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.537 ns) 4.984 ns CLK_10HZ 3 REG LCFF_X53_Y15_N1 2 " "Info: 3: + IC(0.751 ns) + CELL(0.537 ns) = 4.984 ns; Loc. = LCFF_X53_Y15_N1; Fanout = 2; REG Node = 'CLK_10HZ'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { CLK_400HZ CLK_10HZ } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 46.61 % ) " "Info: Total cell delay = 2.323 ns ( 46.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.661 ns ( 53.39 % ) " "Info: Total interconnect delay = 2.661 ns ( 53.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.984 ns" { clk_50Mhz CLK_400HZ CLK_10HZ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.984 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_10HZ {} } { 0.000ns 0.000ns 1.910ns 0.751ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz source 7.114 ns - Longest register " "Info: - Longest clock path from clock \"clk_50Mhz\" to source register is 7.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.910 ns) + CELL(0.787 ns) 3.696 ns CLK_400HZ 2 REG LCFF_X53_Y14_N17 3 " "Info: 2: + IC(1.910 ns) + CELL(0.787 ns) = 3.696 ns; Loc. = LCFF_X53_Y14_N17; Fanout = 3; REG Node = 'CLK_400HZ'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clk_50Mhz CLK_400HZ } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 5.550 ns CLK_400HZ~clkctrl 3 COMB CLKCTRL_G6 42 " "Info: 3: + IC(1.854 ns) + CELL(0.000 ns) = 5.550 ns; Loc. = CLKCTRL_G6; Fanout = 42; COMB Node = 'CLK_400HZ~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { CLK_400HZ CLK_400HZ~clkctrl } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 7.114 ns CLK_COUNT_10HZ\[3\] 4 REG LCFF_X53_Y15_N11 3 " "Info: 4: + IC(1.027 ns) + CELL(0.537 ns) = 7.114 ns; Loc. = LCFF_X53_Y15_N11; Fanout = 3; REG Node = 'CLK_COUNT_10HZ\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { CLK_400HZ~clkctrl CLK_COUNT_10HZ[3] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 32.65 % ) " "Info: Total cell delay = 2.323 ns ( 32.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.791 ns ( 67.35 % ) " "Info: Total interconnect delay = 4.791 ns ( 67.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.114 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl CLK_COUNT_10HZ[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.114 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} CLK_COUNT_10HZ[3] {} } { 0.000ns 0.000ns 1.910ns 1.854ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.984 ns" { clk_50Mhz CLK_400HZ CLK_10HZ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.984 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_10HZ {} } { 0.000ns 0.000ns 1.910ns 0.751ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.114 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl CLK_COUNT_10HZ[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.114 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} CLK_COUNT_10HZ[3] {} } { 0.000ns 0.000ns 1.910ns 1.854ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 77 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { CLK_COUNT_10HZ[3] LessThan1~122 LessThan1~123 CLK_10HZ~102 CLK_10HZ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.763 ns" { CLK_COUNT_10HZ[3] {} LessThan1~122 {} LessThan1~123 {} CLK_10HZ~102 {} CLK_10HZ {} } { 0.000ns 0.339ns 0.262ns 0.255ns 0.000ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.984 ns" { clk_50Mhz CLK_400HZ CLK_10HZ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.984 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_10HZ {} } { 0.000ns 0.000ns 1.910ns 0.751ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.114 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl CLK_COUNT_10HZ[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.114 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} CLK_COUNT_10HZ[3] {} } { 0.000ns 0.000ns 1.910ns 1.854ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "CLK_COUNT_400HZ\[18\] reset clk_50Mhz 4.995 ns register " "Info: tsu for register \"CLK_COUNT_400HZ\[18\]\" (data pin = \"reset\", clock pin = \"clk_50Mhz\") is 4.995 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.705 ns + Longest pin register " "Info: + Longest pin to register delay is 7.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns reset 1 PIN PIN_P23 13 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 13; PIN Node = 'reset'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.207 ns) + CELL(0.438 ns) 6.487 ns CLK_COUNT_400HZ\[16\]~358 2 COMB LCCOMB_X53_Y15_N30 20 " "Info: 2: + IC(5.207 ns) + CELL(0.438 ns) = 6.487 ns; Loc. = LCCOMB_X53_Y15_N30; Fanout = 20; COMB Node = 'CLK_COUNT_400HZ\[16\]~358'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.645 ns" { reset CLK_COUNT_400HZ[16]~358 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.510 ns) 7.705 ns CLK_COUNT_400HZ\[18\] 3 REG LCFF_X54_Y14_N17 3 " "Info: 3: + IC(0.708 ns) + CELL(0.510 ns) = 7.705 ns; Loc. = LCFF_X54_Y14_N17; Fanout = 3; REG Node = 'CLK_COUNT_400HZ\[18\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { CLK_COUNT_400HZ[16]~358 CLK_COUNT_400HZ[18] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.790 ns ( 23.23 % ) " "Info: Total cell delay = 1.790 ns ( 23.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.915 ns ( 76.77 % ) " "Info: Total interconnect delay = 5.915 ns ( 76.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.705 ns" { reset CLK_COUNT_400HZ[16]~358 CLK_COUNT_400HZ[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.705 ns" { reset {} reset~combout {} CLK_COUNT_400HZ[16]~358 {} CLK_COUNT_400HZ[18] {} } { 0.000ns 0.000ns 5.207ns 0.708ns } { 0.000ns 0.842ns 0.438ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 74 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz destination 2.674 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_50Mhz\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50Mhz~clkctrl 2 COMB CLKCTRL_G2 20 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'clk_50Mhz~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50Mhz clk_50Mhz~clkctrl } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns CLK_COUNT_400HZ\[18\] 3 REG LCFF_X54_Y14_N17 3 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X54_Y14_N17; Fanout = 3; REG Node = 'CLK_COUNT_400HZ\[18\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk_50Mhz~clkctrl CLK_COUNT_400HZ[18] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk_50Mhz clk_50Mhz~clkctrl CLK_COUNT_400HZ[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk_50Mhz {} clk_50Mhz~combout {} clk_50Mhz~clkctrl {} CLK_COUNT_400HZ[18] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.705 ns" { reset CLK_COUNT_400HZ[16]~358 CLK_COUNT_400HZ[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.705 ns" { reset {} reset~combout {} CLK_COUNT_400HZ[16]~358 {} CLK_COUNT_400HZ[18] {} } { 0.000ns 0.000ns 5.207ns 0.708ns } { 0.000ns 0.842ns 0.438ns 0.510ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk_50Mhz clk_50Mhz~clkctrl CLK_COUNT_400HZ[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk_50Mhz {} clk_50Mhz~combout {} clk_50Mhz~clkctrl {} CLK_COUNT_400HZ[18] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50Mhz SEC_LED BCD_SECD0\[0\] 12.092 ns register " "Info: tco from clock \"clk_50Mhz\" to destination pin \"SEC_LED\" through register \"BCD_SECD0\[0\]\" is 12.092 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz source 8.412 ns + Longest register " "Info: + Longest clock path from clock \"clk_50Mhz\" to source register is 8.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.910 ns) + CELL(0.787 ns) 3.696 ns CLK_400HZ 2 REG LCFF_X53_Y14_N17 3 " "Info: 2: + IC(1.910 ns) + CELL(0.787 ns) = 3.696 ns; Loc. = LCFF_X53_Y14_N17; Fanout = 3; REG Node = 'CLK_400HZ'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clk_50Mhz CLK_400HZ } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.787 ns) 5.234 ns CLK_10HZ 3 REG LCFF_X53_Y15_N1 2 " "Info: 3: + IC(0.751 ns) + CELL(0.787 ns) = 5.234 ns; Loc. = LCFF_X53_Y15_N1; Fanout = 2; REG Node = 'CLK_10HZ'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { CLK_400HZ CLK_10HZ } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.000 ns) 6.834 ns CLK_10HZ~clkctrl 4 COMB CLKCTRL_G4 8 " "Info: 4: + IC(1.600 ns) + CELL(0.000 ns) = 6.834 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'CLK_10HZ~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { CLK_10HZ CLK_10HZ~clkctrl } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 8.412 ns BCD_SECD0\[0\] 5 REG LCFF_X31_Y1_N29 5 " "Info: 5: + IC(1.041 ns) + CELL(0.537 ns) = 8.412 ns; Loc. = LCFF_X31_Y1_N29; Fanout = 5; REG Node = 'BCD_SECD0\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { CLK_10HZ~clkctrl BCD_SECD0[0] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 36.97 % ) " "Info: Total cell delay = 3.110 ns ( 36.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.302 ns ( 63.03 % ) " "Info: Total interconnect delay = 5.302 ns ( 63.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.412 ns" { clk_50Mhz CLK_400HZ CLK_10HZ CLK_10HZ~clkctrl BCD_SECD0[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.412 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_10HZ {} CLK_10HZ~clkctrl {} BCD_SECD0[0] {} } { 0.000ns 0.000ns 1.910ns 0.751ns 1.600ns 1.041ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 219 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.430 ns + Longest register pin " "Info: + Longest register to pin delay is 3.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BCD_SECD0\[0\] 1 REG LCFF_X31_Y1_N29 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y1_N29; Fanout = 5; REG Node = 'BCD_SECD0\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD_SECD0[0] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(2.798 ns) 3.430 ns SEC_LED 2 PIN PIN_AD12 0 " "Info: 2: + IC(0.632 ns) + CELL(2.798 ns) = 3.430 ns; Loc. = PIN_AD12; Fanout = 0; PIN Node = 'SEC_LED'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.430 ns" { BCD_SECD0[0] SEC_LED } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 81.57 % ) " "Info: Total cell delay = 2.798 ns ( 81.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.632 ns ( 18.43 % ) " "Info: Total interconnect delay = 0.632 ns ( 18.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.430 ns" { BCD_SECD0[0] SEC_LED } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.430 ns" { BCD_SECD0[0] {} SEC_LED {} } { 0.000ns 0.632ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.412 ns" { clk_50Mhz CLK_400HZ CLK_10HZ CLK_10HZ~clkctrl BCD_SECD0[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.412 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_10HZ {} CLK_10HZ~clkctrl {} BCD_SECD0[0] {} } { 0.000ns 0.000ns 1.910ns 0.751ns 1.600ns 1.041ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.430 ns" { BCD_SECD0[0] SEC_LED } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.430 ns" { BCD_SECD0[0] {} SEC_LED {} } { 0.000ns 0.632ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset RESET_LED 9.175 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"RESET_LED\" is 9.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns reset 1 PIN PIN_P23 13 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 13; PIN Node = 'reset'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.515 ns) + CELL(2.818 ns) 9.175 ns RESET_LED 2 PIN PIN_U17 0 " "Info: 2: + IC(5.515 ns) + CELL(2.818 ns) = 9.175 ns; Loc. = PIN_U17; Fanout = 0; PIN Node = 'RESET_LED'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.333 ns" { reset RESET_LED } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.660 ns ( 39.89 % ) " "Info: Total cell delay = 3.660 ns ( 39.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.515 ns ( 60.11 % ) " "Info: Total interconnect delay = 5.515 ns ( 60.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.175 ns" { reset RESET_LED } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.175 ns" { reset {} reset~combout {} RESET_LED {} } { 0.000ns 0.000ns 5.515ns } { 0.000ns 0.842ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "CLK_COUNT_10HZ\[4\] reset clk_50Mhz 0.714 ns register " "Info: th for register \"CLK_COUNT_10HZ\[4\]\" (data pin = \"reset\", clock pin = \"clk_50Mhz\") is 0.714 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz destination 7.114 ns + Longest register " "Info: + Longest clock path from clock \"clk_50Mhz\" to destination register is 7.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.910 ns) + CELL(0.787 ns) 3.696 ns CLK_400HZ 2 REG LCFF_X53_Y14_N17 3 " "Info: 2: + IC(1.910 ns) + CELL(0.787 ns) = 3.696 ns; Loc. = LCFF_X53_Y14_N17; Fanout = 3; REG Node = 'CLK_400HZ'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clk_50Mhz CLK_400HZ } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 5.550 ns CLK_400HZ~clkctrl 3 COMB CLKCTRL_G6 42 " "Info: 3: + IC(1.854 ns) + CELL(0.000 ns) = 5.550 ns; Loc. = CLKCTRL_G6; Fanout = 42; COMB Node = 'CLK_400HZ~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { CLK_400HZ CLK_400HZ~clkctrl } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 7.114 ns CLK_COUNT_10HZ\[4\] 4 REG LCFF_X53_Y15_N13 3 " "Info: 4: + IC(1.027 ns) + CELL(0.537 ns) = 7.114 ns; Loc. = LCFF_X53_Y15_N13; Fanout = 3; REG Node = 'CLK_COUNT_10HZ\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { CLK_400HZ~clkctrl CLK_COUNT_10HZ[4] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 32.65 % ) " "Info: Total cell delay = 2.323 ns ( 32.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.791 ns ( 67.35 % ) " "Info: Total interconnect delay = 4.791 ns ( 67.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.114 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl CLK_COUNT_10HZ[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.114 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} CLK_COUNT_10HZ[4] {} } { 0.000ns 0.000ns 1.910ns 1.854ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 77 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.666 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns reset 1 PIN PIN_P23 13 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 13; PIN Node = 'reset'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.164 ns) + CELL(0.660 ns) 6.666 ns CLK_COUNT_10HZ\[4\] 2 REG LCFF_X53_Y15_N13 3 " "Info: 2: + IC(5.164 ns) + CELL(0.660 ns) = 6.666 ns; Loc. = LCFF_X53_Y15_N13; Fanout = 3; REG Node = 'CLK_COUNT_10HZ\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.824 ns" { reset CLK_COUNT_10HZ[4] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 22.53 % ) " "Info: Total cell delay = 1.502 ns ( 22.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.164 ns ( 77.47 % ) " "Info: Total interconnect delay = 5.164 ns ( 77.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.666 ns" { reset CLK_COUNT_10HZ[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.666 ns" { reset {} reset~combout {} CLK_COUNT_10HZ[4] {} } { 0.000ns 0.000ns 5.164ns } { 0.000ns 0.842ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.114 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl CLK_COUNT_10HZ[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.114 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} CLK_COUNT_10HZ[4] {} } { 0.000ns 0.000ns 1.910ns 1.854ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.666 ns" { reset CLK_COUNT_10HZ[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.666 ns" { reset {} reset~combout {} CLK_COUNT_10HZ[4] {} } { 0.000ns 0.000ns 5.164ns } { 0.000ns 0.842ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Allocated 175 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 09 16:40:27 2015 " "Info: Processing ended: Mon Feb 09 16:40:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
