
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 43533
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3220941
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1994.875 ; gain = 362.797 ; free physical = 250 ; free virtual = 18739
Synthesis current peak Physical Memory [PSS] (MB): peak = 1415.842; parent = 1212.387; children = 203.455
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3008.926; parent = 2004.785; children = 1004.141
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top.v:10]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_P_init_V_RAM_AUTO_1R1W' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_P_init_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './kalman_filter_top_P_init_V_RAM_AUTO_1R1W.dat' is read successfully [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_P_init_V_RAM_AUTO_1R1W.v:40]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_P_init_V_RAM_AUTO_1R1W' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_P_init_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_H_ROM_AUTO_1R' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_H_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './kalman_filter_top_H_ROM_AUTO_1R.dat' is read successfully [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_H_ROM_AUTO_1R.v:45]
INFO: [Synth 8-3876] $readmem data file './kalman_filter_top_H_ROM_AUTO_1R.dat' is read successfully [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_H_ROM_AUTO_1R.v:46]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_H_ROM_AUTO_1R' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_H_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_P_prior_V_RAM_1WNR_AUTO_1R1W' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_P_prior_V_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_P_prior_V_RAM_1WNR_AUTO_1R1W' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_P_prior_V_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_K_V_RAM_AUTO_1R1W' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_K_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_K_V_RAM_AUTO_1R1W' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_K_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_temp_V_RAM_AUTO_1R1W' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_temp_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_temp_V_RAM_AUTO_1R1W' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_temp_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_mux_42_32_1_1' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_mux_42_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_mux_42_32_1_1' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_mux_42_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_mul_32s_32ns_48_2_1' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_mul_32s_32ns_48_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_mul_32s_32ns_48_2_1' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_mul_32s_32ns_48_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_flow_control_loop_pipe_sequential_init' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_flow_control_loop_pipe_sequential_init' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7.v:10]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_Q_ROM_AUTO_1R' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_Q_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_Q_ROM_AUTO_1R.dat' is read successfully [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_Q_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_Q_ROM_AUTO_1R' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_Q_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7.v:10]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_44_8' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_44_8.v:10]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_44_8' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_44_8.v:10]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11.v:10]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11.v:10]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14.v:10]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_mul_48s_32s_64_5_1' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_mul_48s_32s_64_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_mul_48s_32s_64_5_1' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_mul_48s_32s_64_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14.v:10]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_82_17' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_82_17.v:10]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_82_17' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_82_17.v:10]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20.v:10]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_mul_17ns_32s_48_2_1' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_mul_17ns_32s_48_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_mul_17ns_32s_48_2_1' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_mul_17ns_32s_48_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20.v:10]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23.v:10]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23.v:10]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_CONTROL_BUS_s_axi' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_CONTROL_BUS_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_CONTROL_BUS_s_axi_ram' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_CONTROL_BUS_s_axi.v:523]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_CONTROL_BUS_s_axi_ram' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_CONTROL_BUS_s_axi.v:523]
INFO: [Synth 8-155] case statement is not full and has no default [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_CONTROL_BUS_s_axi.v:253]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_CONTROL_BUS_s_axi' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_CONTROL_BUS_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_hostmem_m_axi' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_hostmem_m_axi_store' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_hostmem_m_axi_fifo' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_hostmem_m_axi_srl' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_hostmem_m_axi_srl' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_hostmem_m_axi_fifo' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_hostmem_m_axi_fifo__parameterized0' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_hostmem_m_axi_mem' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_hostmem_m_axi_mem' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_hostmem_m_axi_fifo__parameterized0' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_hostmem_m_axi_fifo__parameterized1' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_hostmem_m_axi_srl__parameterized0' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_hostmem_m_axi_srl__parameterized0' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_hostmem_m_axi_fifo__parameterized1' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_hostmem_m_axi_fifo__parameterized2' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_hostmem_m_axi_srl__parameterized1' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_hostmem_m_axi_srl__parameterized1' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_hostmem_m_axi_fifo__parameterized2' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_hostmem_m_axi_store' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_hostmem_m_axi_load' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_hostmem_m_axi_fifo__parameterized3' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_hostmem_m_axi_mem__parameterized0' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_hostmem_m_axi_mem__parameterized0' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_hostmem_m_axi_fifo__parameterized3' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_hostmem_m_axi_load' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_hostmem_m_axi_write' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_hostmem_m_axi_reg_slice' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_hostmem_m_axi_reg_slice' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_hostmem_m_axi_fifo__parameterized4' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_hostmem_m_axi_srl__parameterized2' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_hostmem_m_axi_srl__parameterized2' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_hostmem_m_axi_fifo__parameterized4' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_hostmem_m_axi_throttle' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_hostmem_m_axi_reg_slice__parameterized0' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_hostmem_m_axi_reg_slice__parameterized0' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_hostmem_m_axi_fifo__parameterized5' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_hostmem_m_axi_srl__parameterized3' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_hostmem_m_axi_srl__parameterized3' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_hostmem_m_axi_fifo__parameterized5' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_hostmem_m_axi_fifo__parameterized6' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_hostmem_m_axi_srl__parameterized4' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_hostmem_m_axi_srl__parameterized4' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_hostmem_m_axi_fifo__parameterized6' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_hostmem_m_axi_throttle' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_hostmem_m_axi_reg_slice__parameterized1' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_hostmem_m_axi_reg_slice__parameterized1' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2219]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_hostmem_m_axi_write' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_hostmem_m_axi_read' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:1332]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_hostmem_m_axi_reg_slice__parameterized2' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_hostmem_m_axi_reg_slice__parameterized2' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:1708]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_hostmem_m_axi_read' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:1332]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_hostmem_m_axi' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_hostmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_mul_32s_32s_48_2_1' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_mul_32s_32s_48_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_mul_32s_32s_48_2_1' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_mul_32s_32s_48_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_sdiv_48ns_32s_32_52_seq_1' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_sdiv_48ns_32s_32_52_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_sdiv_48ns_32s_32_52_seq_1_divseq' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_sdiv_48ns_32s_32_52_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_sdiv_48ns_32s_32_52_seq_1_divseq' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_sdiv_48ns_32s_32_52_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_sdiv_48ns_32s_32_52_seq_1' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_sdiv_48ns_32s_32_52_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_sdiv_49ns_32s_32_53_seq_1' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_sdiv_49ns_32s_32_53_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_sdiv_49ns_32s_32_53_seq_1_divseq' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_sdiv_49ns_32s_32_53_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_sdiv_49ns_32s_32_53_seq_1_divseq' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_sdiv_49ns_32s_32_53_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_sdiv_49ns_32s_32_53_seq_1' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_sdiv_49ns_32s_32_53_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'kalman_filter_top_mul_32s_17ns_48_2_1' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_mul_32s_17ns_48_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top_mul_32s_17ns_48_2_1' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_mul_32s_17ns_48_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kalman_filter_top' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_CONTROL_BUS_s_axi.v:327]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_sdiv_48ns_32s_32_52_seq_1.v:172]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_sdiv_49ns_32s_32_53_seq_1.v:172]
WARNING: [Synth 8-7129] Port reset in module kalman_filter_top_mul_32s_17ns_48_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module kalman_filter_top_mul_32s_32s_48_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module kalman_filter_top_hostmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module kalman_filter_top_hostmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module kalman_filter_top_hostmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module kalman_filter_top_hostmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module kalman_filter_top_hostmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module kalman_filter_top_hostmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module kalman_filter_top_hostmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module kalman_filter_top_hostmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module kalman_filter_top_hostmem_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module kalman_filter_top_hostmem_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[3] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[2] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[1] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[0] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[31] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[30] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[29] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[28] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[27] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[26] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[25] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[24] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[23] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[22] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[21] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[20] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[19] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[18] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[17] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[16] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[15] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[14] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[13] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[12] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[11] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[10] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[9] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[8] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[7] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[6] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[5] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[4] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[3] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[2] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[1] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[0] in module kalman_filter_top_CONTROL_BUS_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_ARREADY in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RVALID in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[31] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[30] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[29] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[28] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[27] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[26] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[25] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[24] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[23] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[22] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[21] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[20] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[19] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[18] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[17] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[16] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[15] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[14] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[13] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[12] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[11] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[10] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[9] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[8] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[7] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[6] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[5] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[4] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[3] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[2] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[1] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RDATA[0] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RLAST in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RID[0] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RFIFONUM[8] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RFIFONUM[7] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RFIFONUM[6] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RFIFONUM[5] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RFIFONUM[4] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RFIFONUM[3] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RFIFONUM[2] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RFIFONUM[1] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RFIFONUM[0] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RUSER[0] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RRESP[1] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_RRESP[0] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_BRESP[1] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_BRESP[0] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_BID[0] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_hostmem_BUSER[0] in module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2109.750 ; gain = 477.672 ; free physical = 390 ; free virtual = 18803
Synthesis current peak Physical Memory [PSS] (MB): peak = 1415.842; parent = 1212.387; children = 203.455
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3113.895; parent = 2109.754; children = 1004.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2127.562 ; gain = 495.484 ; free physical = 388 ; free virtual = 18800
Synthesis current peak Physical Memory [PSS] (MB): peak = 1415.842; parent = 1212.387; children = 203.455
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3131.707; parent = 2127.566; children = 1004.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2127.562 ; gain = 495.484 ; free physical = 388 ; free virtual = 18800
Synthesis current peak Physical Memory [PSS] (MB): peak = 1415.842; parent = 1212.387; children = 203.455
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3131.707; parent = 2127.566; children = 1004.141
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2127.562 ; gain = 0.000 ; free physical = 381 ; free virtual = 18792
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/kalman_filter_top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/kalman_filter_top_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2265.305 ; gain = 0.000 ; free physical = 263 ; free virtual = 18688
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2265.305 ; gain = 0.000 ; free physical = 258 ; free virtual = 18683
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2265.305 ; gain = 633.227 ; free physical = 344 ; free virtual = 18772
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.303; parent = 1288.879; children = 203.455
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3269.449; parent = 2265.309; children = 1004.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2265.305 ; gain = 633.227 ; free physical = 344 ; free virtual = 18772
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.303; parent = 1288.879; children = 203.455
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3269.449; parent = 2265.309; children = 1004.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2265.305 ; gain = 633.227 ; free physical = 344 ; free virtual = 18772
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.303; parent = 1288.879; children = 203.455
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3269.449; parent = 2265.309; children = 1004.141
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'i_reg_484_pp0_iter1_reg_reg' and it is trimmed from '2' to '1' bits. [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_44_8.v:342]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_reg_484_reg' and it is trimmed from '2' to '1' bits. [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_44_8.v:341]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'kalman_filter_top_CONTROL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'kalman_filter_top_CONTROL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'kalman_filter_top_hostmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'kalman_filter_top_hostmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'kalman_filter_top_hostmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'kalman_filter_top_hostmem_m_axi_reg_slice__parameterized2'
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '48' to '47' bits. [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_sdiv_48ns_32s_32_52_seq_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '49' to '48' bits. [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_sdiv_49ns_32s_32_53_seq_1.v:43]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'kalman_filter_top_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'kalman_filter_top_CONTROL_BUS_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'kalman_filter_top_hostmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'kalman_filter_top_hostmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'kalman_filter_top_hostmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'kalman_filter_top_hostmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2265.305 ; gain = 633.227 ; free physical = 321 ; free virtual = 18750
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.303; parent = 1288.879; children = 203.455
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3269.449; parent = 2265.309; children = 1004.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 5     
	   2 Input   63 Bit       Adders := 5     
	   2 Input   52 Bit       Adders := 2     
	   3 Input   50 Bit       Adders := 2     
	   3 Input   49 Bit       Adders := 2     
	   2 Input   49 Bit       Adders := 2     
	   2 Input   48 Bit       Adders := 14    
	   3 Input   48 Bit       Adders := 5     
	   2 Input   32 Bit       Adders := 12    
	   3 Input   32 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 21    
	   2 Input    4 Bit       Adders := 21    
	   2 Input    3 Bit       Adders := 21    
	   2 Input    2 Bit       Adders := 4     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               96 Bit    Registers := 6     
	               72 Bit    Registers := 3     
	               71 Bit    Registers := 1     
	               64 Bit    Registers := 17    
	               63 Bit    Registers := 6     
	               62 Bit    Registers := 2     
	               52 Bit    Registers := 2     
	               50 Bit    Registers := 2     
	               49 Bit    Registers := 8     
	               48 Bit    Registers := 52    
	               47 Bit    Registers := 2     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 104   
	               17 Bit    Registers := 14    
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 29    
	                2 Bit    Registers := 41    
	                1 Bit    Registers := 240   
+---Multipliers : 
	              32x48  Multipliers := 2     
	              32x33  Multipliers := 8     
	              18x32  Multipliers := 6     
+---RAMs : 
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	              540 Bit	(15 X 36 bit)          RAMs := 1     
	              512 Bit	(16 X 32 bit)          RAMs := 5     
	              256 Bit	(8 X 32 bit)          RAMs := 1     
	               64 Bit	(2 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   71 Bit        Muxes := 1     
	  72 Input   71 Bit        Muxes := 1     
	   2 Input   70 Bit        Muxes := 1     
	   2 Input   68 Bit        Muxes := 1     
	   2 Input   66 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 9     
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   49 Bit        Muxes := 6     
	   2 Input   48 Bit        Muxes := 8     
	   2 Input   47 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 5     
	   2 Input   32 Bit        Muxes := 70    
	   9 Input   17 Bit        Muxes := 4     
	   2 Input   17 Bit        Muxes := 4     
	  17 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 7     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 20    
	   2 Input    4 Bit        Muxes := 29    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 25    
	   3 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 17    
	   2 Input    2 Bit        Muxes := 67    
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 202   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1273_2_cast_reg_417_reg' and it is trimmed from '48' to '32' bits. [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.v:366]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln20_cast_reg_412_reg' and it is trimmed from '48' to '32' bits. [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.v:368]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1273_1_cast_reg_422_reg' and it is trimmed from '48' to '32' bits. [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.v:365]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1273_cast_reg_427_reg' and it is trimmed from '48' to '32' bits. [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.v:367]
DSP Report: Generating DSP mul_32s_32ns_48_2_1_U8/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32ns_48_2_1_U8/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U8/tmp_product.
DSP Report: operator mul_32s_32ns_48_2_1_U8/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U8/tmp_product.
DSP Report: operator mul_32s_32ns_48_2_1_U8/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U8/tmp_product.
DSP Report: Generating DSP mul_32s_32ns_48_2_1_U8/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tmp_3_reg_471_reg is absorbed into DSP mul_32s_32ns_48_2_1_U8/dout_reg.
DSP Report: register mul_32s_32ns_48_2_1_U8/dout_reg is absorbed into DSP mul_32s_32ns_48_2_1_U8/dout_reg.
DSP Report: operator mul_32s_32ns_48_2_1_U8/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U8/dout_reg.
DSP Report: operator mul_32s_32ns_48_2_1_U8/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U8/dout_reg.
DSP Report: Generating DSP mul_32s_32ns_48_2_1_U8/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32ns_48_2_1_U8/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U8/tmp_product.
DSP Report: register mul_32s_32ns_48_2_1_U8/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U8/tmp_product.
DSP Report: operator mul_32s_32ns_48_2_1_U8/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U8/tmp_product.
DSP Report: operator mul_32s_32ns_48_2_1_U8/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U8/tmp_product.
DSP Report: Generating DSP mul_32s_32ns_48_2_1_U8/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_3_reg_471_reg is absorbed into DSP mul_32s_32ns_48_2_1_U8/dout_reg.
DSP Report: register mul_32s_32ns_48_2_1_U8/dout_reg is absorbed into DSP mul_32s_32ns_48_2_1_U8/dout_reg.
DSP Report: register mul_32s_32ns_48_2_1_U8/dout_reg is absorbed into DSP mul_32s_32ns_48_2_1_U8/dout_reg.
DSP Report: operator mul_32s_32ns_48_2_1_U8/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U8/dout_reg.
DSP Report: operator mul_32s_32ns_48_2_1_U8/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U8/dout_reg.
DSP Report: Generating DSP mul_32s_32ns_48_2_1_U6/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32ns_48_2_1_U6/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U6/tmp_product.
DSP Report: operator mul_32s_32ns_48_2_1_U6/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U6/tmp_product.
DSP Report: operator mul_32s_32ns_48_2_1_U6/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U6/tmp_product.
DSP Report: Generating DSP mul_32s_32ns_48_2_1_U6/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tmp_2_reg_451_reg is absorbed into DSP mul_32s_32ns_48_2_1_U6/dout_reg.
DSP Report: register mul_32s_32ns_48_2_1_U6/dout_reg is absorbed into DSP mul_32s_32ns_48_2_1_U6/dout_reg.
DSP Report: operator mul_32s_32ns_48_2_1_U6/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U6/dout_reg.
DSP Report: operator mul_32s_32ns_48_2_1_U6/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U6/dout_reg.
DSP Report: Generating DSP mul_32s_32ns_48_2_1_U6/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32ns_48_2_1_U6/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U6/tmp_product.
DSP Report: register mul_32s_32ns_48_2_1_U6/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U6/tmp_product.
DSP Report: operator mul_32s_32ns_48_2_1_U6/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U6/tmp_product.
DSP Report: operator mul_32s_32ns_48_2_1_U6/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U6/tmp_product.
DSP Report: Generating DSP mul_32s_32ns_48_2_1_U6/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_2_reg_451_reg is absorbed into DSP mul_32s_32ns_48_2_1_U6/dout_reg.
DSP Report: register mul_32s_32ns_48_2_1_U6/dout_reg is absorbed into DSP mul_32s_32ns_48_2_1_U6/dout_reg.
DSP Report: register mul_32s_32ns_48_2_1_U6/dout_reg is absorbed into DSP mul_32s_32ns_48_2_1_U6/dout_reg.
DSP Report: operator mul_32s_32ns_48_2_1_U6/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U6/dout_reg.
DSP Report: operator mul_32s_32ns_48_2_1_U6/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U6/dout_reg.
DSP Report: Generating DSP mul_32s_32ns_48_2_1_U26/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32ns_48_2_1_U26/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U26/tmp_product.
DSP Report: operator mul_32s_32ns_48_2_1_U26/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U26/tmp_product.
DSP Report: Generating DSP mul_32s_32ns_48_2_1_U26/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32ns_48_2_1_U26/dout_reg is absorbed into DSP mul_32s_32ns_48_2_1_U26/dout_reg.
DSP Report: operator mul_32s_32ns_48_2_1_U26/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U26/dout_reg.
DSP Report: operator mul_32s_32ns_48_2_1_U26/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U26/dout_reg.
DSP Report: Generating DSP mul_32s_32ns_48_2_1_U26/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32ns_48_2_1_U26/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U26/tmp_product.
DSP Report: operator mul_32s_32ns_48_2_1_U26/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U26/tmp_product.
DSP Report: operator mul_32s_32ns_48_2_1_U26/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U26/tmp_product.
DSP Report: Generating DSP mul_32s_32ns_48_2_1_U26/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32ns_48_2_1_U26/dout_reg is absorbed into DSP mul_32s_32ns_48_2_1_U26/dout_reg.
DSP Report: register mul_32s_32ns_48_2_1_U26/dout_reg is absorbed into DSP mul_32s_32ns_48_2_1_U26/dout_reg.
DSP Report: operator mul_32s_32ns_48_2_1_U26/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U26/dout_reg.
DSP Report: operator mul_32s_32ns_48_2_1_U26/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U26/dout_reg.
DSP Report: Generating DSP mul_32s_32ns_48_2_1_U25/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32ns_48_2_1_U25/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U25/tmp_product.
DSP Report: operator mul_32s_32ns_48_2_1_U25/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U25/tmp_product.
DSP Report: Generating DSP mul_32s_32ns_48_2_1_U25/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32ns_48_2_1_U25/dout_reg is absorbed into DSP mul_32s_32ns_48_2_1_U25/dout_reg.
DSP Report: operator mul_32s_32ns_48_2_1_U25/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U25/dout_reg.
DSP Report: operator mul_32s_32ns_48_2_1_U25/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U25/dout_reg.
DSP Report: Generating DSP mul_32s_32ns_48_2_1_U25/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32ns_48_2_1_U25/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U25/tmp_product.
DSP Report: operator mul_32s_32ns_48_2_1_U25/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U25/tmp_product.
DSP Report: operator mul_32s_32ns_48_2_1_U25/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U25/tmp_product.
DSP Report: Generating DSP mul_32s_32ns_48_2_1_U25/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32ns_48_2_1_U25/dout_reg is absorbed into DSP mul_32s_32ns_48_2_1_U25/dout_reg.
DSP Report: register mul_32s_32ns_48_2_1_U25/dout_reg is absorbed into DSP mul_32s_32ns_48_2_1_U25/dout_reg.
DSP Report: operator mul_32s_32ns_48_2_1_U25/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U25/dout_reg.
DSP Report: operator mul_32s_32ns_48_2_1_U25/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U25/dout_reg.
DSP Report: Generating DSP mul_32s_32ns_48_2_1_U22/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32ns_48_2_1_U22/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U22/tmp_product.
DSP Report: operator mul_32s_32ns_48_2_1_U22/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U22/tmp_product.
DSP Report: operator mul_32s_32ns_48_2_1_U22/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U22/tmp_product.
DSP Report: Generating DSP mul_32s_32ns_48_2_1_U22/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tmp_5_reg_542_reg is absorbed into DSP mul_32s_32ns_48_2_1_U22/dout_reg.
DSP Report: register mul_32s_32ns_48_2_1_U22/dout_reg is absorbed into DSP mul_32s_32ns_48_2_1_U22/dout_reg.
DSP Report: operator mul_32s_32ns_48_2_1_U22/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U22/dout_reg.
DSP Report: operator mul_32s_32ns_48_2_1_U22/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U22/dout_reg.
DSP Report: Generating DSP mul_32s_32ns_48_2_1_U22/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32ns_48_2_1_U22/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U22/tmp_product.
DSP Report: register mul_32s_32ns_48_2_1_U22/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U22/tmp_product.
DSP Report: operator mul_32s_32ns_48_2_1_U22/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U22/tmp_product.
DSP Report: operator mul_32s_32ns_48_2_1_U22/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U22/tmp_product.
DSP Report: Generating DSP mul_32s_32ns_48_2_1_U22/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_5_reg_542_reg is absorbed into DSP mul_32s_32ns_48_2_1_U22/dout_reg.
DSP Report: register mul_32s_32ns_48_2_1_U22/dout_reg is absorbed into DSP mul_32s_32ns_48_2_1_U22/dout_reg.
DSP Report: register mul_32s_32ns_48_2_1_U22/dout_reg is absorbed into DSP mul_32s_32ns_48_2_1_U22/dout_reg.
DSP Report: operator mul_32s_32ns_48_2_1_U22/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U22/dout_reg.
DSP Report: operator mul_32s_32ns_48_2_1_U22/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U22/dout_reg.
DSP Report: Generating DSP mul_32s_32ns_48_2_1_U21/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32ns_48_2_1_U21/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U21/tmp_product.
DSP Report: operator mul_32s_32ns_48_2_1_U21/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U21/tmp_product.
DSP Report: operator mul_32s_32ns_48_2_1_U21/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U21/tmp_product.
DSP Report: Generating DSP mul_32s_32ns_48_2_1_U21/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tmp_4_reg_537_reg is absorbed into DSP mul_32s_32ns_48_2_1_U21/dout_reg.
DSP Report: register mul_32s_32ns_48_2_1_U21/dout_reg is absorbed into DSP mul_32s_32ns_48_2_1_U21/dout_reg.
DSP Report: operator mul_32s_32ns_48_2_1_U21/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U21/dout_reg.
DSP Report: operator mul_32s_32ns_48_2_1_U21/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U21/dout_reg.
DSP Report: Generating DSP mul_32s_32ns_48_2_1_U21/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32ns_48_2_1_U21/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U21/tmp_product.
DSP Report: register mul_32s_32ns_48_2_1_U21/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U21/tmp_product.
DSP Report: operator mul_32s_32ns_48_2_1_U21/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U21/tmp_product.
DSP Report: operator mul_32s_32ns_48_2_1_U21/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U21/tmp_product.
DSP Report: Generating DSP mul_32s_32ns_48_2_1_U21/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_4_reg_537_reg is absorbed into DSP mul_32s_32ns_48_2_1_U21/dout_reg.
DSP Report: register mul_32s_32ns_48_2_1_U21/dout_reg is absorbed into DSP mul_32s_32ns_48_2_1_U21/dout_reg.
DSP Report: register mul_32s_32ns_48_2_1_U21/dout_reg is absorbed into DSP mul_32s_32ns_48_2_1_U21/dout_reg.
DSP Report: operator mul_32s_32ns_48_2_1_U21/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U21/dout_reg.
DSP Report: operator mul_32s_32ns_48_2_1_U21/tmp_product is absorbed into DSP mul_32s_32ns_48_2_1_U21/dout_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1348_3_cast_reg_464_reg' and it is trimmed from '48' to '32' bits. [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_44_8.v:347]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1348_2_cast_reg_469_reg' and it is trimmed from '48' to '32' bits. [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_44_8.v:346]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1348_1_cast_reg_474_reg' and it is trimmed from '48' to '32' bits. [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_44_8.v:345]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1348_cast_reg_479_reg' and it is trimmed from '48' to '32' bits. [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_44_8.v:348]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln71_1_reg_439_pp0_iter6_reg_reg' and it is trimmed from '3' to '2' bits. [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14.v:365]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln71_1_reg_439_pp0_iter5_reg_reg' and it is trimmed from '3' to '2' bits. [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14.v:364]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln71_1_reg_439_pp0_iter4_reg_reg' and it is trimmed from '3' to '2' bits. [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14.v:363]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln71_1_reg_439_pp0_iter3_reg_reg' and it is trimmed from '3' to '2' bits. [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14.v:362]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln71_1_reg_439_pp0_iter2_reg_reg' and it is trimmed from '3' to '2' bits. [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14.v:361]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln71_1_reg_439_pp0_iter1_reg_reg' and it is trimmed from '3' to '2' bits. [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14.v:348]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln71_1_reg_439_reg' and it is trimmed from '3' to '2' bits. [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14.v:377]
WARNING: [Synth 8-6014] Unused sequential element mul_48s_32s_64_5_1_U54/buff0_reg was removed.  [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_mul_48s_32s_64_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_48s_32s_64_5_1_U54/buff0_reg was removed.  [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_mul_48s_32s_64_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_48s_32s_64_5_1_U54/buff0_reg was removed.  [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_mul_48s_32s_64_5_1.v:35]
WARNING: [Synth 8-6014] Unused sequential element mul_48s_32s_64_5_1_U54/buff1_reg was removed.  [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_mul_48s_32s_64_5_1.v:36]
WARNING: [Synth 8-6014] Unused sequential element mul_48s_32s_64_5_1_U54/buff0_reg was removed.  [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_mul_48s_32s_64_5_1.v:35]
DSP Report: Generating DSP mul_48s_32s_64_5_1_U54/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_48s_32s_64_5_1_U54/buff0_reg is absorbed into DSP mul_48s_32s_64_5_1_U54/buff0_reg.
DSP Report: register mul_48s_32s_64_5_1_U54/buff0_reg is absorbed into DSP mul_48s_32s_64_5_1_U54/buff0_reg.
DSP Report: register mul_48s_32s_64_5_1_U54/buff0_reg is absorbed into DSP mul_48s_32s_64_5_1_U54/buff0_reg.
DSP Report: register mul_48s_32s_64_5_1_U54/buff0_reg is absorbed into DSP mul_48s_32s_64_5_1_U54/buff0_reg.
DSP Report: operator mul_48s_32s_64_5_1_U54/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U54/buff0_reg.
DSP Report: operator mul_48s_32s_64_5_1_U54/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U54/buff0_reg.
DSP Report: Generating DSP mul_48s_32s_64_5_1_U54/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register mul_48s_32s_64_5_1_U54/b_reg0_reg is absorbed into DSP mul_48s_32s_64_5_1_U54/buff1_reg.
DSP Report: register mul_48s_32s_64_5_1_U54/buff1_reg is absorbed into DSP mul_48s_32s_64_5_1_U54/buff1_reg.
DSP Report: register mul_48s_32s_64_5_1_U54/buff1_reg is absorbed into DSP mul_48s_32s_64_5_1_U54/buff1_reg.
DSP Report: register mul_48s_32s_64_5_1_U54/buff1_reg is absorbed into DSP mul_48s_32s_64_5_1_U54/buff1_reg.
DSP Report: register mul_48s_32s_64_5_1_U54/buff0_reg is absorbed into DSP mul_48s_32s_64_5_1_U54/buff1_reg.
DSP Report: operator mul_48s_32s_64_5_1_U54/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U54/buff1_reg.
DSP Report: operator mul_48s_32s_64_5_1_U54/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U54/buff1_reg.
DSP Report: Generating DSP mul_48s_32s_64_5_1_U54/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register mul_48s_32s_64_5_1_U54/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U54/tmp_product.
DSP Report: register mul_48s_32s_64_5_1_U54/buff0_reg is absorbed into DSP mul_48s_32s_64_5_1_U54/tmp_product.
DSP Report: register mul_48s_32s_64_5_1_U54/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U54/tmp_product.
DSP Report: register mul_48s_32s_64_5_1_U54/buff0_reg is absorbed into DSP mul_48s_32s_64_5_1_U54/tmp_product.
DSP Report: register mul_48s_32s_64_5_1_U54/buff1_reg is absorbed into DSP mul_48s_32s_64_5_1_U54/tmp_product.
DSP Report: operator mul_48s_32s_64_5_1_U54/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U54/tmp_product.
DSP Report: operator mul_48s_32s_64_5_1_U54/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U54/tmp_product.
DSP Report: Generating DSP mul_48s_32s_64_5_1_U54/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_48s_32s_64_5_1_U54/b_reg0_reg is absorbed into DSP mul_48s_32s_64_5_1_U54/buff2_reg.
DSP Report: register mul_48s_32s_64_5_1_U54/buff0_reg is absorbed into DSP mul_48s_32s_64_5_1_U54/buff2_reg.
DSP Report: register mul_48s_32s_64_5_1_U54/buff2_reg is absorbed into DSP mul_48s_32s_64_5_1_U54/buff2_reg.
DSP Report: register mul_48s_32s_64_5_1_U54/buff0_reg is absorbed into DSP mul_48s_32s_64_5_1_U54/buff2_reg.
DSP Report: register mul_48s_32s_64_5_1_U54/buff2_reg is absorbed into DSP mul_48s_32s_64_5_1_U54/buff2_reg.
DSP Report: register mul_48s_32s_64_5_1_U54/buff1_reg is absorbed into DSP mul_48s_32s_64_5_1_U54/buff2_reg.
DSP Report: operator mul_48s_32s_64_5_1_U54/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U54/buff2_reg.
DSP Report: operator mul_48s_32s_64_5_1_U54/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U54/buff2_reg.
DSP Report: Generating DSP mul_48s_32s_64_5_1_U54/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register mul_48s_32s_64_5_1_U54/buff0_reg is absorbed into DSP mul_48s_32s_64_5_1_U54/tmp_product.
DSP Report: register mul_48s_32s_64_5_1_U54/buff1_reg is absorbed into DSP mul_48s_32s_64_5_1_U54/tmp_product.
DSP Report: register mul_48s_32s_64_5_1_U54/buff0_reg is absorbed into DSP mul_48s_32s_64_5_1_U54/tmp_product.
DSP Report: register mul_48s_32s_64_5_1_U54/buff1_reg is absorbed into DSP mul_48s_32s_64_5_1_U54/tmp_product.
DSP Report: register mul_48s_32s_64_5_1_U54/buff2_reg is absorbed into DSP mul_48s_32s_64_5_1_U54/tmp_product.
DSP Report: operator mul_48s_32s_64_5_1_U54/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U54/tmp_product.
DSP Report: operator mul_48s_32s_64_5_1_U54/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U54/tmp_product.
DSP Report: Generating DSP mul_ln1273_2_reg_490_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_48s_32s_64_5_1_U54/buff0_reg is absorbed into DSP mul_ln1273_2_reg_490_reg.
DSP Report: register mul_48s_32s_64_5_1_U54/buff1_reg is absorbed into DSP mul_ln1273_2_reg_490_reg.
DSP Report: register mul_48s_32s_64_5_1_U54/buff0_reg is absorbed into DSP mul_ln1273_2_reg_490_reg.
DSP Report: register mul_48s_32s_64_5_1_U54/buff1_reg is absorbed into DSP mul_ln1273_2_reg_490_reg.
DSP Report: register mul_ln1273_2_reg_490_reg is absorbed into DSP mul_ln1273_2_reg_490_reg.
DSP Report: register mul_48s_32s_64_5_1_U54/buff2_reg is absorbed into DSP mul_ln1273_2_reg_490_reg.
DSP Report: operator mul_48s_32s_64_5_1_U54/tmp_product is absorbed into DSP mul_ln1273_2_reg_490_reg.
DSP Report: operator mul_48s_32s_64_5_1_U54/tmp_product is absorbed into DSP mul_ln1273_2_reg_490_reg.
DSP Report: Generating DSP mul_48s_32s_64_5_1_U53/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_48s_32s_64_5_1_U53/b_reg0_reg is absorbed into DSP mul_48s_32s_64_5_1_U53/buff0_reg.
DSP Report: register mul_48s_32s_64_5_1_U53/buff0_reg is absorbed into DSP mul_48s_32s_64_5_1_U53/buff0_reg.
DSP Report: register mul_48s_32s_64_5_1_U53/buff0_reg is absorbed into DSP mul_48s_32s_64_5_1_U53/buff0_reg.
DSP Report: register mul_48s_32s_64_5_1_U53/buff0_reg is absorbed into DSP mul_48s_32s_64_5_1_U53/buff0_reg.
DSP Report: operator mul_48s_32s_64_5_1_U53/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U53/buff0_reg.
DSP Report: operator mul_48s_32s_64_5_1_U53/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U53/buff0_reg.
DSP Report: Generating DSP mul_48s_32s_64_5_1_U53/tmp_product, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register mul_48s_32s_64_5_1_U53/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U53/tmp_product.
DSP Report: register mul_48s_32s_64_5_1_U53/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U53/tmp_product.
DSP Report: register mul_48s_32s_64_5_1_U53/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U53/tmp_product.
DSP Report: register mul_48s_32s_64_5_1_U53/buff0_reg is absorbed into DSP mul_48s_32s_64_5_1_U53/tmp_product.
DSP Report: operator mul_48s_32s_64_5_1_U53/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U53/tmp_product.
DSP Report: operator mul_48s_32s_64_5_1_U53/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U53/tmp_product.
DSP Report: Generating DSP mul_48s_32s_64_5_1_U53/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_48s_32s_64_5_1_U53/buff1_reg is absorbed into DSP mul_48s_32s_64_5_1_U53/buff1_reg.
DSP Report: register mul_48s_32s_64_5_1_U53/buff1_reg is absorbed into DSP mul_48s_32s_64_5_1_U53/buff1_reg.
DSP Report: register mul_48s_32s_64_5_1_U53/b_reg0_reg is absorbed into DSP mul_48s_32s_64_5_1_U53/buff1_reg.
DSP Report: register mul_48s_32s_64_5_1_U53/buff1_reg is absorbed into DSP mul_48s_32s_64_5_1_U53/buff1_reg.
DSP Report: register mul_48s_32s_64_5_1_U53/buff0_reg is absorbed into DSP mul_48s_32s_64_5_1_U53/buff1_reg.
DSP Report: operator mul_48s_32s_64_5_1_U53/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U53/buff1_reg.
DSP Report: operator mul_48s_32s_64_5_1_U53/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U53/buff1_reg.
DSP Report: Generating DSP mul_48s_32s_64_5_1_U53/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_48s_32s_64_5_1_U53/buff0_reg is absorbed into DSP mul_48s_32s_64_5_1_U53/buff0_reg.
DSP Report: register mul_48s_32s_64_5_1_U53/buff0_reg is absorbed into DSP mul_48s_32s_64_5_1_U53/buff0_reg.
DSP Report: register mul_48s_32s_64_5_1_U53/buff0_reg is absorbed into DSP mul_48s_32s_64_5_1_U53/buff0_reg.
DSP Report: register mul_48s_32s_64_5_1_U53/buff0_reg is absorbed into DSP mul_48s_32s_64_5_1_U53/buff0_reg.
DSP Report: operator mul_48s_32s_64_5_1_U53/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U53/buff0_reg.
DSP Report: operator mul_48s_32s_64_5_1_U53/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U53/buff0_reg.
DSP Report: Generating DSP mul_48s_32s_64_5_1_U53/tmp_product, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register mul_48s_32s_64_5_1_U53/b_reg0_reg is absorbed into DSP mul_48s_32s_64_5_1_U53/tmp_product.
DSP Report: register mul_48s_32s_64_5_1_U53/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U53/tmp_product.
DSP Report: register mul_48s_32s_64_5_1_U53/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U53/tmp_product.
DSP Report: register mul_48s_32s_64_5_1_U53/buff0_reg is absorbed into DSP mul_48s_32s_64_5_1_U53/tmp_product.
DSP Report: operator mul_48s_32s_64_5_1_U53/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U53/tmp_product.
DSP Report: operator mul_48s_32s_64_5_1_U53/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U53/tmp_product.
DSP Report: Generating DSP mul_48s_32s_64_5_1_U53/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_48s_32s_64_5_1_U53/buff1_reg is absorbed into DSP mul_48s_32s_64_5_1_U53/buff1_reg.
DSP Report: register mul_48s_32s_64_5_1_U53/buff1_reg is absorbed into DSP mul_48s_32s_64_5_1_U53/buff1_reg.
DSP Report: register mul_48s_32s_64_5_1_U53/buff1_reg is absorbed into DSP mul_48s_32s_64_5_1_U53/buff1_reg.
DSP Report: register mul_48s_32s_64_5_1_U53/buff1_reg is absorbed into DSP mul_48s_32s_64_5_1_U53/buff1_reg.
DSP Report: register mul_48s_32s_64_5_1_U53/buff0_reg is absorbed into DSP mul_48s_32s_64_5_1_U53/buff1_reg.
DSP Report: operator mul_48s_32s_64_5_1_U53/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U53/buff1_reg.
DSP Report: operator mul_48s_32s_64_5_1_U53/tmp_product is absorbed into DSP mul_48s_32s_64_5_1_U53/buff1_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'y_V_1_0257_cast_cast_reg_506_reg' and it is trimmed from '48' to '32' bits. [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_82_17.v:402]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1273_9_cast_reg_511_reg' and it is trimmed from '48' to '32' bits. [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/bec5/hdl/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_82_17.v:401]
DSP Report: Generating DSP mul_17ns_32s_48_2_1_U81/dout_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_17ns_32s_48_2_1_U81/dout_reg is absorbed into DSP mul_17ns_32s_48_2_1_U81/dout_reg.
DSP Report: register mul_17ns_32s_48_2_1_U81/dout_reg is absorbed into DSP mul_17ns_32s_48_2_1_U81/dout_reg.
DSP Report: register mul_17ns_32s_48_2_1_U81/dout_reg is absorbed into DSP mul_17ns_32s_48_2_1_U81/dout_reg.
DSP Report: operator mul_17ns_32s_48_2_1_U81/tmp_product is absorbed into DSP mul_17ns_32s_48_2_1_U81/dout_reg.
DSP Report: operator mul_17ns_32s_48_2_1_U81/tmp_product is absorbed into DSP mul_17ns_32s_48_2_1_U81/dout_reg.
DSP Report: Generating DSP mul_ln1347_reg_451_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_ln1347_reg_451_reg is absorbed into DSP mul_ln1347_reg_451_reg.
DSP Report: register mul_ln1347_reg_451_reg is absorbed into DSP mul_ln1347_reg_451_reg.
DSP Report: register mul_17ns_32s_48_2_1_U81/dout_reg is absorbed into DSP mul_ln1347_reg_451_reg.
DSP Report: operator mul_17ns_32s_48_2_1_U81/tmp_product is absorbed into DSP mul_ln1347_reg_451_reg.
DSP Report: operator mul_17ns_32s_48_2_1_U81/tmp_product is absorbed into DSP mul_ln1347_reg_451_reg.
DSP Report: Generating DSP mul_17ns_32s_48_2_1_U80/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_17ns_32s_48_2_1_U80/tmp_product is absorbed into DSP mul_17ns_32s_48_2_1_U80/tmp_product.
DSP Report: register mul_17ns_32s_48_2_1_U80/tmp_product is absorbed into DSP mul_17ns_32s_48_2_1_U80/tmp_product.
DSP Report: operator mul_17ns_32s_48_2_1_U80/tmp_product is absorbed into DSP mul_17ns_32s_48_2_1_U80/tmp_product.
DSP Report: operator mul_17ns_32s_48_2_1_U80/tmp_product is absorbed into DSP mul_17ns_32s_48_2_1_U80/tmp_product.
DSP Report: Generating DSP mul_17ns_32s_48_2_1_U80/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_17ns_32s_48_2_1_U80/dout_reg is absorbed into DSP mul_17ns_32s_48_2_1_U80/dout_reg.
DSP Report: register mul_17ns_32s_48_2_1_U80/dout_reg is absorbed into DSP mul_17ns_32s_48_2_1_U80/dout_reg.
DSP Report: operator mul_17ns_32s_48_2_1_U80/tmp_product is absorbed into DSP mul_17ns_32s_48_2_1_U80/dout_reg.
DSP Report: operator mul_17ns_32s_48_2_1_U80/tmp_product is absorbed into DSP mul_17ns_32s_48_2_1_U80/dout_reg.
DSP Report: Generating DSP mul_32s_32s_48_2_1_U99/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_48_2_1_U99/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U99/tmp_product.
DSP Report: operator mul_32s_32s_48_2_1_U99/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U99/tmp_product.
DSP Report: Generating DSP mul_32s_32s_48_2_1_U99/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_48_2_1_U99/dout_reg is absorbed into DSP mul_32s_32s_48_2_1_U99/dout_reg.
DSP Report: operator mul_32s_32s_48_2_1_U99/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U99/dout_reg.
DSP Report: operator mul_32s_32s_48_2_1_U99/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U99/dout_reg.
DSP Report: Generating DSP mul_32s_32s_48_2_1_U99/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_48_2_1_U99/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U99/tmp_product.
DSP Report: operator mul_32s_32s_48_2_1_U99/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U99/tmp_product.
DSP Report: Generating DSP mul_32s_32s_48_2_1_U99/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_48_2_1_U99/dout_reg is absorbed into DSP mul_32s_32s_48_2_1_U99/dout_reg.
DSP Report: operator mul_32s_32s_48_2_1_U99/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U99/dout_reg.
DSP Report: operator mul_32s_32s_48_2_1_U99/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U99/dout_reg.
DSP Report: Generating DSP mul_32s_32s_48_2_1_U98/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_48_2_1_U98/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U98/tmp_product.
DSP Report: operator mul_32s_32s_48_2_1_U98/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U98/tmp_product.
DSP Report: Generating DSP mul_32s_32s_48_2_1_U98/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_48_2_1_U98/dout_reg is absorbed into DSP mul_32s_32s_48_2_1_U98/dout_reg.
DSP Report: operator mul_32s_32s_48_2_1_U98/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U98/dout_reg.
DSP Report: operator mul_32s_32s_48_2_1_U98/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U98/dout_reg.
DSP Report: Generating DSP mul_32s_32s_48_2_1_U98/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_48_2_1_U98/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U98/tmp_product.
DSP Report: operator mul_32s_32s_48_2_1_U98/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U98/tmp_product.
DSP Report: Generating DSP mul_32s_32s_48_2_1_U98/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_48_2_1_U98/dout_reg is absorbed into DSP mul_32s_32s_48_2_1_U98/dout_reg.
DSP Report: operator mul_32s_32s_48_2_1_U98/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U98/dout_reg.
DSP Report: operator mul_32s_32s_48_2_1_U98/tmp_product is absorbed into DSP mul_32s_32s_48_2_1_U98/dout_reg.
DSP Report: Generating DSP mul_32s_17ns_48_2_1_U104/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_17ns_48_2_1_U104/tmp_product is absorbed into DSP mul_32s_17ns_48_2_1_U104/tmp_product.
DSP Report: operator mul_32s_17ns_48_2_1_U104/tmp_product is absorbed into DSP mul_32s_17ns_48_2_1_U104/tmp_product.
DSP Report: Generating DSP mul_32s_17ns_48_2_1_U104/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_17ns_48_2_1_U104/dout_reg is absorbed into DSP mul_32s_17ns_48_2_1_U104/dout_reg.
DSP Report: operator mul_32s_17ns_48_2_1_U104/tmp_product is absorbed into DSP mul_32s_17ns_48_2_1_U104/dout_reg.
DSP Report: operator mul_32s_17ns_48_2_1_U104/tmp_product is absorbed into DSP mul_32s_17ns_48_2_1_U104/dout_reg.
DSP Report: Generating DSP mul_32s_17ns_48_2_1_U105/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_17ns_48_2_1_U105/tmp_product is absorbed into DSP mul_32s_17ns_48_2_1_U105/tmp_product.
DSP Report: operator mul_32s_17ns_48_2_1_U105/tmp_product is absorbed into DSP mul_32s_17ns_48_2_1_U105/tmp_product.
DSP Report: Generating DSP mul_32s_17ns_48_2_1_U105/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_17ns_48_2_1_U105/dout_reg is absorbed into DSP mul_32s_17ns_48_2_1_U105/dout_reg.
DSP Report: operator mul_32s_17ns_48_2_1_U105/tmp_product is absorbed into DSP mul_32s_17ns_48_2_1_U105/dout_reg.
DSP Report: operator mul_32s_17ns_48_2_1_U105/tmp_product is absorbed into DSP mul_32s_17ns_48_2_1_U105/dout_reg.
DSP Report: Generating DSP mul_32s_17ns_48_2_1_U106/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_17ns_48_2_1_U106/tmp_product is absorbed into DSP mul_32s_17ns_48_2_1_U106/tmp_product.
DSP Report: operator mul_32s_17ns_48_2_1_U106/tmp_product is absorbed into DSP mul_32s_17ns_48_2_1_U106/tmp_product.
DSP Report: Generating DSP mul_32s_17ns_48_2_1_U106/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_17ns_48_2_1_U106/dout_reg is absorbed into DSP mul_32s_17ns_48_2_1_U106/dout_reg.
DSP Report: operator mul_32s_17ns_48_2_1_U106/tmp_product is absorbed into DSP mul_32s_17ns_48_2_1_U106/dout_reg.
DSP Report: operator mul_32s_17ns_48_2_1_U106/tmp_product is absorbed into DSP mul_32s_17ns_48_2_1_U106/dout_reg.
DSP Report: Generating DSP mul_32s_17ns_48_2_1_U107/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_17ns_48_2_1_U107/tmp_product is absorbed into DSP mul_32s_17ns_48_2_1_U107/tmp_product.
DSP Report: operator mul_32s_17ns_48_2_1_U107/tmp_product is absorbed into DSP mul_32s_17ns_48_2_1_U107/tmp_product.
DSP Report: Generating DSP mul_32s_17ns_48_2_1_U107/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_17ns_48_2_1_U107/dout_reg is absorbed into DSP mul_32s_17ns_48_2_1_U107/dout_reg.
DSP Report: operator mul_32s_17ns_48_2_1_U107/tmp_product is absorbed into DSP mul_32s_17ns_48_2_1_U107/dout_reg.
DSP Report: operator mul_32s_17ns_48_2_1_U107/tmp_product is absorbed into DSP mul_32s_17ns_48_2_1_U107/dout_reg.
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[47]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[46]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[45]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[44]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[43]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[42]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[41]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[40]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[39]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[38]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[37]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[36]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[35]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[34]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[33]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[32]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[31]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[30]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[29]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[28]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[27]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[26]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[25]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[24]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[23]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[22]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[21]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[20]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[19]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[18]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[17]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[47]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[46]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[45]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[44]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[43]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[42]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[41]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[40]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[39]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[38]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[37]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[36]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[35]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[34]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[33]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[32]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[31]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[30]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[29]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[28]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[27]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[26]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[25]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[24]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[23]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[22]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[21]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[20]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[19]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[18]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[17]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[14]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[13]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[12]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[11]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[10]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[9]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[8]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[7]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[6]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[5]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[4]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[3]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[2]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[1]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U8/dout_reg[0]__0) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U6/dout_reg[47]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U6/dout_reg[46]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U6/dout_reg[45]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U6/dout_reg[44]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U6/dout_reg[43]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U6/dout_reg[42]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U6/dout_reg[41]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U6/dout_reg[40]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U6/dout_reg[39]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U6/dout_reg[38]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U6/dout_reg[37]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U6/dout_reg[36]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U6/dout_reg[35]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U6/dout_reg[34]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U6/dout_reg[33]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U6/dout_reg[32]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U6/dout_reg[31]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U6/dout_reg[30]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U6/dout_reg[29]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U6/dout_reg[28]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U6/dout_reg[27]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U6/dout_reg[26]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32ns_48_2_1_U6/dout_reg[25]) is unused and will be removed from module kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2265.305 ; gain = 633.227 ; free physical = 305 ; free virtual = 18748
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.303; parent = 1288.879; children = 203.455
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3269.449; parent = 2265.309; children = 1004.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/hostmem_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+---------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------+----------------------+-----------+----------------------+----------------+
|Module Name              | RTL Object           | Inference | Size (Depth x Width) | Primitives     | 
+-------------------------+----------------------+-----------+----------------------+----------------+
|inst/CONTROL_BUS_s_axi_U | int_z/mem_reg        | Implied   | 2 x 32               | RAM16X1D x 32  | 
|inst                     | P_init_V_U/ram_reg   | Implied   | 16 x 32              | RAM16X1D x 32  | 
|inst                     | K_V_U/ram_reg        | Implied   | 8 x 32               | RAM16X1D x 32  | 
|inst                     | temp_V_U/ram_reg     | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst                     | P_prior_V_U/ram0_reg | Implied   | 16 x 32              | RAM16X1D x 32  | 
|inst                     | P_prior_V_U/ram1_reg | Implied   | 16 x 32              | RAM32M x 6     | 
|inst                     | P_prior_V_U/ram2_reg | Implied   | 16 x 32              | RAM32M x 6     | 
+-------------------------+----------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------------------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                    | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1                   | A2*B                  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1                   | (PCIN>>17)+A2*B       | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1                   | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1                   | (PCIN>>17)+A2*B2      | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1                   | A2*B                  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1                   | (PCIN>>17)+A2*B       | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1                   | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1                   | (PCIN>>17)+A2*B2      | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | (PCIN>>17)+A*B        | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | A2*B                  | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | (PCIN>>17)+A2*B       | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | (PCIN>>17)+A*B        | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | A2*B                  | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | (PCIN>>17)+A2*B       | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | A2*B                  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | (PCIN>>17)+A2*B       | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | (PCIN>>17)+A2*B2      | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | A2*B                  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | (PCIN>>17)+A2*B       | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | (PCIN>>17)+A2*B2      | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 | (A''*B2)'             | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 | (PCIN>>17)+(A''*B2)'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 | (PCIN>>17)+(A''*B'')' | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 | (PCIN>>17)+(A''*B'')' | 15     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 | (A''*B2)'             | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 | PCIN+(A2*B'')'        | 18     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 | (PCIN>>17)+(A2*B'')'  | 15     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 | (A''*B2)'             | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 | (PCIN>>17)+(A''*B2)'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 | (PCIN+(A''*B2)')'     | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 | (PCIN>>17)+(A2*B)'    | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 | (PCIN>>17)+A2*B       | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top                                                              | A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top                                                              | (PCIN>>17)+A*B        | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top                                                              | A*B                   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top                                                              | (PCIN>>17)+A*B        | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top                                                              | A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top                                                              | (PCIN>>17)+A*B        | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top                                                              | A*B                   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top                                                              | (PCIN>>17)+A*B        | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top                                                              | A*B                   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top                                                              | (PCIN>>17)+A*B        | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top                                                              | A*B                   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top                                                              | (PCIN>>17)+A*B        | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top                                                              | A*B                   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top                                                              | (PCIN>>17)+A*B        | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top                                                              | A*B                   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top                                                              | (PCIN>>17)+A*B        | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+-------------------------------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2265.305 ; gain = 633.227 ; free physical = 235 ; free virtual = 18551
Synthesis current peak Physical Memory [PSS] (MB): peak = 1640.862; parent = 1437.470; children = 203.455
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3269.449; parent = 2265.309; children = 1004.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2274.312 ; gain = 642.234 ; free physical = 248 ; free virtual = 18508
Synthesis current peak Physical Memory [PSS] (MB): peak = 1670.780; parent = 1467.388; children = 203.455
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3278.457; parent = 2274.316; children = 1004.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/hostmem_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+---------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-------------------------+----------------------+-----------+----------------------+----------------+
|Module Name              | RTL Object           | Inference | Size (Depth x Width) | Primitives     | 
+-------------------------+----------------------+-----------+----------------------+----------------+
|inst/CONTROL_BUS_s_axi_U | int_z/mem_reg        | Implied   | 2 x 32               | RAM16X1D x 32  | 
|inst                     | P_init_V_U/ram_reg   | Implied   | 16 x 32              | RAM16X1D x 32  | 
|inst                     | K_V_U/ram_reg        | Implied   | 8 x 32               | RAM16X1D x 32  | 
|inst                     | temp_V_U/ram_reg     | Implied   | 16 x 32              | RAM16X1S x 32  | 
|inst                     | P_prior_V_U/ram0_reg | Implied   | 16 x 32              | RAM16X1D x 32  | 
|inst                     | P_prior_V_U/ram1_reg | Implied   | 16 x 32              | RAM32M x 6     | 
|inst                     | P_prior_V_U/ram2_reg | Implied   | 16 x 32              | RAM32M x 6     | 
+-------------------------+----------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2296.336 ; gain = 664.258 ; free physical = 195 ; free virtual = 18456
Synthesis current peak Physical Memory [PSS] (MB): peak = 1715.140; parent = 1511.747; children = 203.455
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3300.480; parent = 2296.340; children = 1004.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2316.680 ; gain = 684.602 ; free physical = 253 ; free virtual = 18462
Synthesis current peak Physical Memory [PSS] (MB): peak = 1718.187; parent = 1514.794; children = 203.455
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3320.824; parent = 2316.684; children = 1004.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2316.680 ; gain = 684.602 ; free physical = 253 ; free virtual = 18462
Synthesis current peak Physical Memory [PSS] (MB): peak = 1718.187; parent = 1514.794; children = 203.455
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3320.824; parent = 2316.684; children = 1004.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 2316.680 ; gain = 684.602 ; free physical = 244 ; free virtual = 18453
Synthesis current peak Physical Memory [PSS] (MB): peak = 1718.421; parent = 1515.028; children = 203.455
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3320.824; parent = 2316.684; children = 1004.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 2316.680 ; gain = 684.602 ; free physical = 244 ; free virtual = 18453
Synthesis current peak Physical Memory [PSS] (MB): peak = 1718.483; parent = 1515.091; children = 203.455
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3320.824; parent = 2316.684; children = 1004.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 2319.648 ; gain = 687.570 ; free physical = 244 ; free virtual = 18453
Synthesis current peak Physical Memory [PSS] (MB): peak = 1718.862; parent = 1515.470; children = 203.455
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3323.793; parent = 2319.652; children = 1004.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 2319.648 ; gain = 687.570 ; free physical = 244 ; free virtual = 18453
Synthesis current peak Physical Memory [PSS] (MB): peak = 1718.862; parent = 1515.470; children = 203.455
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3323.793; parent = 2319.652; children = 1004.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+--------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name                                                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+--------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|kalman_filter_top | grp_kalman_filter_top_Pipeline_VITIS_LOOP_20_1_fu_192/trunc_ln21_reg_436_pp0_iter3_reg_reg[1]                      | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|kalman_filter_top | grp_kalman_filter_top_Pipeline_VITIS_LOOP_20_1_fu_192/ap_loop_exit_ready_pp0_iter3_reg_reg                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kalman_filter_top | grp_kalman_filter_top_Pipeline_VITIS_LOOP_44_8_fu_219/empty_reg_489_pp0_iter4_reg_reg[0]                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kalman_filter_top | grp_kalman_filter_top_Pipeline_VITIS_LOOP_44_8_fu_219/ap_loop_exit_ready_pp0_iter4_reg_reg                         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kalman_filter_top | grp_kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11_fu_233/trunc_ln54_reg_818_pp0_iter4_reg_reg[0]    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kalman_filter_top | grp_kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11_fu_233/trunc_ln52_1_reg_769_pp0_iter4_reg_reg[0]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kalman_filter_top | grp_kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11_fu_233/ap_loop_exit_ready_pp0_iter4_reg_reg       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kalman_filter_top | grp_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14_fu_244/select_ln71_reg_434_pp0_iter6_reg_reg[1]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kalman_filter_top | grp_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14_fu_244/select_ln71_reg_434_pp0_iter6_reg_reg[0]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kalman_filter_top | grp_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14_fu_244/select_ln71_1_reg_439_pp0_iter6_reg_reg[1] | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|kalman_filter_top | grp_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14_fu_244/ap_loop_exit_ready_pp0_iter6_reg_reg       | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kalman_filter_top | grp_kalman_filter_top_Pipeline_VITIS_LOOP_82_17_fu_254/empty_reg_516_pp0_iter3_reg_reg[1]                          | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|kalman_filter_top | grp_kalman_filter_top_Pipeline_VITIS_LOOP_82_17_fu_254/ap_loop_exit_ready_pp0_iter4_reg_reg                        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kalman_filter_top | grp_kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20_fu_277/select_ln89_reg_381_pp0_iter3_reg_reg[2]   | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|kalman_filter_top | grp_kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20_fu_277/trunc_ln91_reg_386_pp0_iter3_reg_reg[1]    | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|kalman_filter_top | grp_kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20_fu_277/ap_loop_exit_ready_pp0_iter3_reg_reg       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kalman_filter_top | grp_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14_fu_244/ap_enable_reg_pp0_iter7_reg                | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|kalman_filter_top | sdiv_49ns_32s_32_53_seq_1_U102/kalman_filter_top_sdiv_49ns_32s_32_53_seq_1_divseq_u/r_stage_reg[48]                | 48     | 1     | YES          | NO                 | YES               | 0      | 2       | 
+------------------+--------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[3]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                    | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1                   | A'*B''                 | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1                   | (PCIN>>17+A'*B'')'     | 0      | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1                   | A''*B'                 | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1                   | (PCIN>>17+A''*B')'     | 17     | 0      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1                   | A''*B''                | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1                   | (PCIN>>17+A'*B'')'     | 0      | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1                   | A''*B''                | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1                   | (PCIN>>17+A''*B')'     | 17     | 0      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | A'*B''                 | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | (PCIN>>17+A'*B'')'     | 0      | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | A''*B'                 | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | (PCIN>>17+A''*B')'     | 17     | 0      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | A'*B''                 | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | (PCIN>>17+A'*B'')'     | 0      | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | A''*B'                 | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | (PCIN>>17+A''*B')'     | 17     | 0      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | A'*B''                 | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | (PCIN>>17+A*B'')'      | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | A''*B'                 | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | (PCIN>>17+A''*B)'      | 17     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | A''*B''                | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | (PCIN>>17+A*B'')'      | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | A''*B''                | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4   | (PCIN>>17+A''*B)'      | 17     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 | (A''*B')'              | 17     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 | PCIN+(A'*B'')'         | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 | (PCIN>>17+(A'*B'')')'  | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 | (A''*B')'              | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 | PCIN>>17+(A''*B')'     | 17     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 | (PCIN+(A''*B')')'      | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 | (A''*B')'              | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 | (PCIN>>17+(A''*B')')'  | 17     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 | PCIN+(A''*B'')'        | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 | A''*B''                | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 | (PCIN>>17+A''*B'')'    | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 | (A''*B'')'             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top                                                              | A*B                    | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top                                                              | (PCIN>>17+A*B)'        | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top                                                              | A*B                    | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top                                                              | (PCIN>>17+A*B)'        | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top                                                              | A*B                    | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top                                                              | (PCIN>>17+A*B)'        | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top                                                              | A*B                    | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top                                                              | (PCIN>>17+A*B)'        | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top                                                              | A*B                    | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top                                                              | (PCIN>>17+A*B)'        | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top                                                              | A*B                    | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top                                                              | (PCIN>>17+A*B)'        | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top                                                              | A*B                    | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top                                                              | (PCIN>>17+A*B)'        | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|kalman_filter_top                                                              | A*B                    | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|kalman_filter_top                                                              | (PCIN>>17+A*B)'        | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+-------------------------------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   574|
|2     |DSP48E1  |    56|
|21    |LUT1     |   413|
|22    |LUT2     |  1405|
|23    |LUT3     |  1134|
|24    |LUT4     |   496|
|25    |LUT5     |   368|
|26    |LUT6     |   788|
|27    |RAM16X1D |   128|
|28    |RAM16X1S |    32|
|29    |RAM32M   |    10|
|30    |RAM32X1D |     4|
|31    |RAMB18E1 |     1|
|32    |SRL16E   |   195|
|33    |SRLC32E  |     2|
|34    |FDRE     |  6286|
|35    |FDSE     |     7|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 2319.648 ; gain = 687.570 ; free physical = 243 ; free virtual = 18452
Synthesis current peak Physical Memory [PSS] (MB): peak = 1718.894; parent = 1515.501; children = 203.455
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3323.793; parent = 2319.652; children = 1004.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1271 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 2319.648 ; gain = 549.828 ; free physical = 310 ; free virtual = 18519
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 2319.656 ; gain = 687.570 ; free physical = 310 ; free virtual = 18519
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2319.656 ; gain = 0.000 ; free physical = 420 ; free virtual = 18629
INFO: [Netlist 29-17] Analyzing 805 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2327.652 ; gain = 0.000 ; free physical = 381 ; free virtual = 18591
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 174 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 128 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete, checksum: c50f313a
INFO: [Common 17-83] Releasing license: Synthesis
159 Infos, 233 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2327.652 ; gain = 989.199 ; free physical = 703 ; free virtual = 18913
INFO: [Common 17-1381] The checkpoint '/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 4412d11c8d7c73af
INFO: [Coretcl 2-1174] Renamed 79 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 20 14:20:10 2024...
