#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Dec 26 12:55:37 2018
# Process ID: 9224
# Current directory: C:/Users/Oliver/Documents/GitHub/Cronometro
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10188 C:\Users\Oliver\Documents\GitHub\Cronometro\Cronometro.xpr
# Log file: C:/Users/Oliver/Documents/GitHub/Cronometro/vivado.log
# Journal file: C:/Users/Oliver/Documents/GitHub/Cronometro\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 715.563 ; gain = 79.613
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Dec 26 12:57:33 2018] Launched synth_1...
Run output will be captured here: C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Dec 26 12:58:33 2018] Launched impl_1...
Run output will be captured here: C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1572.629 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1572.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1672.316 ; gain = 915.840
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close [ open C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/decoder_dec.vhd w ]
add_files C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/decoder_dec.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/decoder_dec_tb.vhd w ]
add_files -fileset sim_1 C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/decoder_dec_tb.vhd
update_compile_order -fileset sim_1
set_property top decoder_dec_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top decoder_dec [current_fileset]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/clk_divider_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/decoder_dec.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/decoder_dec_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/clk_divider_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/decoder_dec.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/decoder_dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decoder_dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj decoder_dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/decoder_dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_dec
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/decoder_dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 46b5feb112264539bcd058e79275b368 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decoder_dec_tb_behav xil_defaultlib.decoder_dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.decoder_dec [decoder_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_dec_tb
Built simulation snapshot decoder_dec_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim/xsim.dir/decoder_dec_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 26 13:45:47 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1808.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decoder_dec_tb_behav -key {Behavioral:sim_1:Functional:decoder_dec_tb} -tclbatch {decoder_dec_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source decoder_dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600 ms
Failure: Salida incorrecta.
Time: 280 ns  Iteration: 0  Process: /decoder_dec_tb/stim_proc  File: C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/decoder_dec_tb.vhd
$finish called at time : 280 ns : File "C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/decoder_dec_tb.vhd" Line 96
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decoder_dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600 ms
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1822.879 ; gain = 14.438
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decoder_dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj decoder_dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/decoder_dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 46b5feb112264539bcd058e79275b368 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decoder_dec_tb_behav xil_defaultlib.decoder_dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.decoder_dec [decoder_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_dec_tb
Built simulation snapshot decoder_dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decoder_dec_tb_behav -key {Behavioral:sim_1:Functional:decoder_dec_tb} -tclbatch {decoder_dec_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source decoder_dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600 ms
Note: Salida incorrecta.
Time: 280 ns  Iteration: 0  Process: /decoder_dec_tb/stim_proc  File: C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/decoder_dec_tb.vhd
Note: Simulación finalizada. Test superado.
Time: 420 ns  Iteration: 0  Process: /decoder_dec_tb/stim_proc  File: C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/decoder_dec_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decoder_dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600 ms
close [ open C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/display_refresh.vhd w ]
add_files C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/display_refresh.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/display_refresh_tb.vhd w ]
add_files -fileset sim_1 C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/display_refresh_tb.vhd
update_compile_order -fileset sim_1
set_property top display_refresh_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top display_refresh [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'display_refresh_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj display_refresh_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sources_1/new/display_refresh.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_refresh
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.srcs/sim_1/new/display_refresh_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_refresh_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 46b5feb112264539bcd058e79275b368 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot display_refresh_tb_behav xil_defaultlib.display_refresh_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.display_refresh [display_refresh_default]
Compiling architecture behavioral of entity xil_defaultlib.display_refresh_tb
Built simulation snapshot display_refresh_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim/xsim.dir/display_refresh_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 26 14:48:29 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Oliver/Documents/GitHub/Cronometro/Cronometro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "display_refresh_tb_behav -key {Behavioral:sim_1:Functional:display_refresh_tb} -tclbatch {display_refresh_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source display_refresh_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600 ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'display_refresh_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600 ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1838.820 ; gain = 5.508
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 26 14:58:27 2018...
