INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniel/uni/2020/ECEN302/ass/eisendani_ass1/compare_add/compare_add.srcs/sources_1/new/comp_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'comp_add'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniel/uni/2020/ECEN302/ass/eisendani_ass1/compare_add/compare_add.srcs/sim_1/new/comp_add_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'comp_add_tb'
