Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Jan 30 21:24:53 2022
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      3 |            1 |
|      4 |            3 |
|     10 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            4 |
| No           | No                    | Yes                    |               8 |            3 |
| No           | Yes                   | No                     |              38 |           15 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+------------------+---------------------------------+------------------+----------------+
|       Clock Signal       |   Enable Signal  |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+--------------------------+------------------+---------------------------------+------------------+----------------+
|  SELECT_BUTTON/led5_OBUF |                  | lijnen/flagTurn                 |                1 |              2 |
|  clock25/inst/clk_out2   |                  |                                 |                1 |              2 |
|  button2_IBUF_BUFG       |                  | SELECT_BUTTON/count2[0]_i_2_n_0 |                1 |              2 |
|  clock25/inst/clk_out1   |                  |                                 |                3 |              3 |
|  clock25/inst/clk_out1   | lijnen/finish2_0 |                                 |                2 |              4 |
|  clock25/inst/clk_out1   | lijnen/finish0   |                                 |                1 |              4 |
|  button_IBUF_BUFG        |                  | reset_IBUF                      |                1 |              4 |
|  clock25/inst/clk_out1   |                  | vga/clear                       |                4 |             10 |
|  clock25/inst/clk_out1   | vga/r_vcounter   | vga/r_vcounter[9]_i_1_n_0       |                6 |             10 |
|  clock25/inst/clk_out1   |                  | lijnen/Flag40                   |               11 |             28 |
+--------------------------+------------------+---------------------------------+------------------+----------------+


