
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">

<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="X-UA-Compatible" content="IE=Edge" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <title>Introduction to MyHDL &#8212; MyHDL 0.10 documentation</title>
    <link rel="stylesheet" href="../_static/myhdl.css" type="text/css" />
    <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    <script type="text/javascript" id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
    <script type="text/javascript" src="../_static/jquery.js"></script>
    <script type="text/javascript" src="../_static/underscore.js"></script>
    <script type="text/javascript" src="../_static/doctools.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Hardware-oriented types" href="hwtypes.html" />
    <link rel="prev" title="Background information" href="background.html" />
   
  <link rel="stylesheet" href="../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
<div style="background-color: white; text-align: left; padding: 5px 5px 2px 15px">
<a href="http://www.myhdl.org">
    <img src="../_static/myhdl_logo_header.png" border=0 alt="MyHDL" />
</a>
</div>



      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../index.html">MyHDL</a></h1>








<h3>Navigation</h3>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="index.html">The MyHDL manual</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="preface.html">Overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="background.html">Background information</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">Introduction to MyHDL</a></li>
<li class="toctree-l2"><a class="reference internal" href="hwtypes.html">Hardware-oriented types</a></li>
<li class="toctree-l2"><a class="reference internal" href="structure.html">Structural modeling</a></li>
<li class="toctree-l2"><a class="reference internal" href="rtl.html">RTL modeling</a></li>
<li class="toctree-l2"><a class="reference internal" href="highlevel.html">High level modeling</a></li>
<li class="toctree-l2"><a class="reference internal" href="unittest.html">Unit testing</a></li>
<li class="toctree-l2"><a class="reference internal" href="cosimulation.html">Co-simulation with Verilog</a></li>
<li class="toctree-l2"><a class="reference internal" href="conversion.html">Conversion to Verilog and VHDL</a></li>
<li class="toctree-l2"><a class="reference internal" href="conversion_examples.html">Conversion examples</a></li>
<li class="toctree-l2"><a class="reference internal" href="reference.html">Reference</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../whatsnew/0.10.html">What’s new in MyHDL 0.10</a></li>
<li class="toctree-l1"><a class="reference internal" href="../python3.html">Python 3 Support</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../whatsnew/0.9.html">What’s new in MyHDL 0.9</a></li>
<li class="toctree-l1"><a class="reference internal" href="../whatsnew/0.8.html">What’s new in MyHDL 0.8</a></li>
<li class="toctree-l1"><a class="reference internal" href="../whatsnew/0.7.html">What’s new in MyHDL 0.7</a></li>
<li class="toctree-l1"><a class="reference internal" href="../whatsnew/0.6.html">What’s new in MyHDL 0.6</a></li>
<li class="toctree-l1"><a class="reference internal" href="../whatsnew/0.5.html">What’s new in MyHDL 0.5</a></li>
<li class="toctree-l1"><a class="reference internal" href="../whatsnew/0.4.html">What’s new in MyHDL&nbsp;0.4: Conversion to Verilog</a></li>
<li class="toctree-l1"><a class="reference internal" href="../whatsnew/0.3.html">What’s New in MyHDL&nbsp;0.3</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="../index.html">Documentation overview</a><ul>
  <li><a href="index.html">The MyHDL manual</a><ul>
      <li>Previous: <a href="background.html" title="previous chapter">Background information</a></li>
      <li>Next: <a href="hwtypes.html" title="next chapter">Hardware-oriented types</a></li>
  </ul></li>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3>Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" />
      <input type="submit" value="Go" />
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
    </div>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>
        </div>
      </div>

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <div class="section" id="introduction-to-myhdl">
<span id="intro"></span><h1>Introduction to MyHDL<a class="headerlink" href="#introduction-to-myhdl" title="Permalink to this headline">¶</a></h1>
<div class="section" id="a-basic-myhdl-simulation">
<span id="intro-basic"></span><h2>A basic MyHDL simulation<a class="headerlink" href="#a-basic-myhdl-simulation" title="Permalink to this headline">¶</a></h2>
<p>We will introduce MyHDL with a classic <code class="docutils literal notranslate"><span class="pre">Hello</span> <span class="pre">World</span></code> style example. All
example code can be found in the distribution directory under
<code class="file docutils literal notranslate"><span class="pre">example/manual/</span></code>.  Here are the contents of a MyHDL simulation script
called <code class="file docutils literal notranslate"><span class="pre">hello1.py</span></code>:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="kn">from</span> <span class="nn">myhdl</span> <span class="k">import</span> <span class="n">block</span><span class="p">,</span> <span class="n">delay</span><span class="p">,</span> <span class="n">always</span><span class="p">,</span> <span class="n">now</span>

<span class="nd">@block</span>
<span class="k">def</span> <span class="nf">HelloWorld</span><span class="p">():</span>

    <span class="nd">@always</span><span class="p">(</span><span class="n">delay</span><span class="p">(</span><span class="mi">10</span><span class="p">))</span>
    <span class="k">def</span> <span class="nf">say_hello</span><span class="p">():</span>
        <span class="nb">print</span><span class="p">(</span><span class="s2">&quot;</span><span class="si">%s</span><span class="s2"> Hello World!&quot;</span> <span class="o">%</span> <span class="n">now</span><span class="p">())</span>

    <span class="k">return</span> <span class="n">say_hello</span>


<span class="n">inst</span> <span class="o">=</span> <span class="n">HelloWorld</span><span class="p">()</span>
<span class="n">inst</span><span class="o">.</span><span class="n">run_sim</span><span class="p">(</span><span class="mi">30</span><span class="p">)</span>
</pre></div>
</div>
<p>When we run this simulation, we get the following output:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>$ python hello1.py
10 Hello World!
20 Hello World!
30 Hello World!
&lt;class &#39;myhdl._SuspendSimulation&#39;&gt;: Simulated 30 timesteps
</pre></div>
</div>
<p>The first line of the script imports a number of objects from the <code class="docutils literal notranslate"><span class="pre">myhdl</span></code>
package. In Python we can only use identifiers that are literally defined in the
source file.</p>
<p>Then, we define a function called <code class="xref py py-func docutils literal notranslate"><span class="pre">HelloWorld</span></code>. In MyHDL, a hardware
module is modeled by a function decorated with the <a class="reference internal" href="reference.html#myhdl.block" title="myhdl.block"><code class="xref py py-func docutils literal notranslate"><span class="pre">block</span></code></a> decorator. The
name <em class="dfn">block</em> was chosen to avoid confusion with the Python concept
of a module. We will use this terminology further on.</p>
<p>The parameter list of the <code class="xref py py-func docutils literal notranslate"><span class="pre">HelloWorld</span></code> function is used to define the
interface of the hardware block. In this first example, the interface is empty.</p>
<p id="index-0">Inside the top level function we declare a local function called
<code class="xref py py-func docutils literal notranslate"><span class="pre">say_hello</span></code> that defines the desired behavior. This function is decorated
with an <a class="reference internal" href="reference.html#myhdl.always" title="myhdl.always"><code class="xref py py-func docutils literal notranslate"><span class="pre">always</span></code></a> decorator that has a <a class="reference internal" href="reference.html#myhdl.delay" title="myhdl.delay"><code class="xref py py-func docutils literal notranslate"><span class="pre">delay</span></code></a> object as its
parameter.  The meaning is that the function will be executed whenever the
specified delay interval has expired.</p>
<p>Behind the curtains, the <a class="reference internal" href="reference.html#myhdl.always" title="myhdl.always"><code class="xref py py-func docutils literal notranslate"><span class="pre">always</span></code></a> decorator creates a Python <em>generator</em>
and reuses the name of the decorated function for it. Generators are the
fundamental objects in MyHDL, and we will say much more about them further on.</p>
<p>Finally, the top level function returns the <code class="xref py py-func docutils literal notranslate"><span class="pre">say_hello</span></code> generator. This is
the simplest case of the basic MyHDL code pattern to define the contents of a
hardware block. We will describe the general case further on.</p>
<p>In MyHDL, we create an <em>instance</em> of a hardware block by calling the
corresponding function. The <a class="reference internal" href="reference.html#myhdl.block" title="myhdl.block"><code class="xref py py-func docutils literal notranslate"><span class="pre">block</span></code></a> decorator make sure that the return
value is actually an instance of a block class, with a useful API. In the
example, variable <code class="docutils literal notranslate"><span class="pre">inst</span></code> refers to a <code class="xref py py-func docutils literal notranslate"><span class="pre">HelloWorld</span></code> block instance.</p>
<p>To simulate the instance, we use its <code class="xref py py-meth docutils literal notranslate"><span class="pre">run_sim</span></code> method. We can use it to
run the simulation for the desired amount of timesteps.</p>
</div>
<div class="section" id="signals-and-concurrency">
<span id="intro-conc"></span><h2>Signals and concurrency<a class="headerlink" href="#signals-and-concurrency" title="Permalink to this headline">¶</a></h2>
<p>An actual hardware design is typically massively concurrent, which means that a
large amount of functional units are running in parallel. MyHDL supports this
behavior by allowing an arbitrary number of concurrently running generators.</p>
<p>With concurrency comes the problem of deterministic communication. Hardware
languages use special objects to support deterministic communication between
concurrent code. In particular, MyHDL  has a <a class="reference internal" href="reference.html#myhdl.Signal" title="myhdl.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a> object which is
roughly modeled after VHDL signals.</p>
<p>We will demonstrate signals and concurrency by extending and modifying our first
example. We define a hardware block that contains two generators, one that
drives a clock signal, and one that is sensitive to a positive edge on a clock
signal:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="kn">from</span> <span class="nn">myhdl</span> <span class="k">import</span> <span class="n">block</span><span class="p">,</span> <span class="n">Signal</span><span class="p">,</span> <span class="n">delay</span><span class="p">,</span> <span class="n">always</span><span class="p">,</span> <span class="n">now</span>

<span class="nd">@block</span>
<span class="k">def</span> <span class="nf">HelloWorld</span><span class="p">():</span>

    <span class="n">clk</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span>

    <span class="nd">@always</span><span class="p">(</span><span class="n">delay</span><span class="p">(</span><span class="mi">10</span><span class="p">))</span>
    <span class="k">def</span> <span class="nf">drive_clk</span><span class="p">():</span>
        <span class="n">clk</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="ow">not</span> <span class="n">clk</span>

    <span class="nd">@always</span><span class="p">(</span><span class="n">clk</span><span class="o">.</span><span class="n">posedge</span><span class="p">)</span>
    <span class="k">def</span> <span class="nf">say_hello</span><span class="p">():</span>
        <span class="nb">print</span><span class="p">(</span><span class="s2">&quot;</span><span class="si">%s</span><span class="s2"> Hello World!&quot;</span> <span class="o">%</span> <span class="n">now</span><span class="p">())</span>

    <span class="k">return</span> <span class="n">drive_clk</span><span class="p">,</span> <span class="n">say_hello</span>


<span class="n">inst</span> <span class="o">=</span> <span class="n">HelloWorld</span><span class="p">()</span>
<span class="n">inst</span><span class="o">.</span><span class="n">run_sim</span><span class="p">(</span><span class="mi">50</span><span class="p">)</span>
</pre></div>
</div>
<p id="index-1">The clock driver function <code class="xref py py-func docutils literal notranslate"><span class="pre">clk_driver</span></code> drives the clock signal. If defines
a generator that continuously toggles a clock signal after a certain delay. A
new value of a signal is specified by assigning to its <code class="docutils literal notranslate"><span class="pre">next</span></code> attribute. This
is the MyHDL equivalent of  the VHDL signal assignment and the  Verilog
non-blocking assignment.</p>
<p id="index-2">The <code class="xref py py-func docutils literal notranslate"><span class="pre">say_hello</span></code> function is modified from the first example. It is made
sensitive to a rising edge of the clock signal, specified by the <code class="docutils literal notranslate"><span class="pre">posedge</span></code>
attribute of a signal. The edge specifier is the argument of the <code class="docutils literal notranslate"><span class="pre">always</span></code>
decorator. As a result, the decorated function will be executed on every rising
clock edge.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">clk</span></code> signal is constructed with an initial value <code class="docutils literal notranslate"><span class="pre">0</span></code>. One generator
drives it, the other is sensitive to it. The result of this communication is
that the generators run in parallel, but that their actions are coordinated by
the clock signal.</p>
<p>When we run the simulation, we get:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>$ python hello2.py
10 Hello World!
30 Hello World!
50 Hello World!
&lt;class &#39;myhdl._SuspendSimulation&#39;&gt;: Simulated 50 timesteps
</pre></div>
</div>
</div>
<div class="section" id="parameters-ports-and-hierarchy">
<span id="intro-hier"></span><h2>Parameters, ports and hierarchy<a class="headerlink" href="#parameters-ports-and-hierarchy" title="Permalink to this headline">¶</a></h2>
<p>We have seen that MyHDL uses functions to model hardware blocks. So far these
functions did not have parameters. However, to create general, reusable blocks we
will need parameters.  For example, we can create a clock driver block as
follows:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="kn">from</span> <span class="nn">myhdl</span> <span class="k">import</span> <span class="n">block</span><span class="p">,</span> <span class="n">delay</span><span class="p">,</span> <span class="n">instance</span>


<span class="nd">@block</span>
<span class="k">def</span> <span class="nf">ClkDriver</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">period</span><span class="o">=</span><span class="mi">20</span><span class="p">):</span>

    <span class="n">lowTime</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="n">period</span> <span class="o">/</span> <span class="mi">2</span><span class="p">)</span>
    <span class="n">highTime</span> <span class="o">=</span> <span class="n">period</span> <span class="o">-</span> <span class="n">lowTime</span>

    <span class="nd">@instance</span>
    <span class="k">def</span> <span class="nf">drive_clk</span><span class="p">():</span>
        <span class="k">while</span> <span class="kc">True</span><span class="p">:</span>
            <span class="k">yield</span> <span class="n">delay</span><span class="p">(</span><span class="n">lowTime</span><span class="p">)</span>
            <span class="n">clk</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="mi">1</span>
            <span class="k">yield</span> <span class="n">delay</span><span class="p">(</span><span class="n">highTime</span><span class="p">)</span>
            <span class="n">clk</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="mi">0</span>

    <span class="k">return</span> <span class="n">drive_clk</span>
</pre></div>
</div>
<p>The block encapsulates a clock driver generator. It has two parameters.</p>
<p>The first parameter is <em>clk</em> is the clock signal. A asignal parameter  is
MyHDL’s way to model a dfn:port:. The second parameter is the clock <em>period</em>,
with a default value of <code class="docutils literal notranslate"><span class="pre">20</span></code>.</p>
<p id="index-3">As the low time of the clock may differ from the high time in case of an odd
period, we cannot use the <a class="reference internal" href="reference.html#myhdl.always" title="myhdl.always"><code class="xref py py-func docutils literal notranslate"><span class="pre">always</span></code></a> decorator with a single delay value
anymore. Instead, the <code class="xref py py-func docutils literal notranslate"><span class="pre">drive_clk</span></code> function is now a generator function
with an explicit definition of the desired behavior. It is decorated with the
<a class="reference internal" href="reference.html#myhdl.instance" title="myhdl.instance"><code class="xref py py-func docutils literal notranslate"><span class="pre">instance</span></code></a> decorator.  You can see that <code class="xref py py-func docutils literal notranslate"><span class="pre">drive_clk</span></code> is a generator
function because it contains <code class="docutils literal notranslate"><span class="pre">yield</span></code> statements.</p>
<p>When a generator function is called, it returns a generator object. This is
basically what the <a class="reference internal" href="reference.html#myhdl.instance" title="myhdl.instance"><code class="xref py py-func docutils literal notranslate"><span class="pre">instance</span></code></a> decorator does. It is less sophisticated
than the <a class="reference internal" href="reference.html#myhdl.always" title="myhdl.always"><code class="xref py py-func docutils literal notranslate"><span class="pre">always</span></code></a> decorator, but it can be used to create a generator from
any local generator function.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">yield</span></code> statement is a general Python construct, but MyHDL uses it in a
specific way.  It has a similar meaning as the wait statement in VHDL: the
statement suspends execution of a generator, and its clauses specify the
conditions on which the generator should wait before resuming. In this case, the
generator waits for a certain delay.</p>
<p>Note that to make sure that the generator runs “forever”, we wrap its behavior
in a <code class="docutils literal notranslate"><span class="pre">while</span> <span class="pre">True</span></code> loop.</p>
<p>Similarly, we can define a general <code class="xref py py-func docutils literal notranslate"><span class="pre">Hello</span></code> function as follows:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="kn">from</span> <span class="nn">myhdl</span> <span class="k">import</span> <span class="n">block</span><span class="p">,</span> <span class="n">always</span><span class="p">,</span> <span class="n">now</span>


<span class="nd">@block</span>
<span class="k">def</span> <span class="nf">Hello</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">to</span><span class="o">=</span><span class="s2">&quot;World!&quot;</span><span class="p">):</span>

    <span class="nd">@always</span><span class="p">(</span><span class="n">clk</span><span class="o">.</span><span class="n">posedge</span><span class="p">)</span>
    <span class="k">def</span> <span class="nf">say_hello</span><span class="p">():</span>
        <span class="nb">print</span><span class="p">(</span><span class="s2">&quot;</span><span class="si">%s</span><span class="s2"> Hello </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">now</span><span class="p">(),</span> <span class="n">to</span><span class="p">))</span>

    <span class="k">return</span> <span class="n">say_hello</span>
</pre></div>
</div>
<p id="index-4">We can create any number of instances by calling the functions with the
appropriate parameters. Hierarchy can be modeled by defining the instances in a
higher-level function, and returning them. This pattern can be repeated for an
arbitrary number of hierarchical levels. Consequently, the general definition of
a MyHDL instance is recursive: an instance is either a sequence of instances, or
a generator.</p>
<p>As an example, we will create a higher-level function with four instances of the
lower-level functions, and simulate it:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="kn">from</span> <span class="nn">myhdl</span> <span class="k">import</span> <span class="n">block</span><span class="p">,</span> <span class="n">Signal</span>

<span class="kn">from</span> <span class="nn">ClkDriver</span> <span class="k">import</span> <span class="n">ClkDriver</span>
<span class="kn">from</span> <span class="nn">Hello</span> <span class="k">import</span> <span class="n">Hello</span>


<span class="nd">@block</span>
<span class="k">def</span> <span class="nf">Greetings</span><span class="p">():</span>

    <span class="n">clk1</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span>
    <span class="n">clk2</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span>

    <span class="n">clkdriver_1</span> <span class="o">=</span> <span class="n">ClkDriver</span><span class="p">(</span><span class="n">clk1</span><span class="p">)</span>  <span class="c1"># positional and default association</span>
    <span class="n">clkdriver_2</span> <span class="o">=</span> <span class="n">ClkDriver</span><span class="p">(</span><span class="n">clk</span><span class="o">=</span><span class="n">clk2</span><span class="p">,</span> <span class="n">period</span><span class="o">=</span><span class="mi">19</span><span class="p">)</span>  <span class="c1"># named association</span>
    <span class="n">hello_1</span> <span class="o">=</span> <span class="n">Hello</span><span class="p">(</span><span class="n">clk</span><span class="o">=</span><span class="n">clk1</span><span class="p">)</span>  <span class="c1"># named and default association</span>
    <span class="n">hello_2</span> <span class="o">=</span> <span class="n">Hello</span><span class="p">(</span><span class="n">to</span><span class="o">=</span><span class="s2">&quot;MyHDL&quot;</span><span class="p">,</span> <span class="n">clk</span><span class="o">=</span><span class="n">clk2</span><span class="p">)</span>  <span class="c1"># named association</span>

    <span class="k">return</span> <span class="n">clkdriver_1</span><span class="p">,</span> <span class="n">clkdriver_2</span><span class="p">,</span> <span class="n">hello_1</span><span class="p">,</span> <span class="n">hello_2</span>


<span class="n">inst</span> <span class="o">=</span> <span class="n">Greetings</span><span class="p">()</span>
<span class="n">inst</span><span class="o">.</span><span class="n">run_sim</span><span class="p">(</span><span class="mi">50</span><span class="p">)</span>
</pre></div>
</div>
<p>As in standard Python, positional or named parameter association can be used in
instantiations, or a mix of both <a class="footnote-reference" href="#id2" id="id1">[1]</a>. All these styles are demonstrated in the
example above. Named association can be very useful if there are a lot of
parameters, as the argument order in the call does not matter in that case.</p>
<p>The simulation produces the following output:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>$ python greetings.py
9 Hello MyHDL
10 Hello World!
28 Hello MyHDL
30 Hello World!
47 Hello MyHDL
50 Hello World!
&lt;class &#39;myhdl._SuspendSimulation&#39;&gt;: Simulated 50 timesteps
</pre></div>
</div>
</div>
<div class="section" id="terminology-review">
<h2>Terminology review<a class="headerlink" href="#terminology-review" title="Permalink to this headline">¶</a></h2>
<p>Some commonly used terminology has different meanings in Python versus hardware
design. For a good understanding, it is important to make these differences
explicit.</p>
<p id="index-5">A <em class="dfn">module</em> in Python refers to all source code in a particular file. A
module can be reused by other modules by importing it. In hardware design on the
other hand, a module typically refers to a reusable unit of hardware with a well
defined interface. Because these meanings are so different, the terminology
chosen for a hardware module in MyHDL is <em>block</em> instead, as explained earlier
in this chapter.</p>
<p>A hardware block can can be reused
in  another block by <em class="dfn">instantiating</em> it.</p>
<p id="index-6">An <em class="dfn">instance</em> in Python (and other object-oriented languages) refers to the
object created by a class constructor. In hardware design, an instance is a
particular incarnation of a hardware block, created by <em>instantiating</em> the block.
In MyHDL, such as block instance is actually an instance of a particular class.
Therefore, the two meanings are not exactly the same, but they coincide nicely.</p>
<p>Normally, the meaning the words “block” and “instance” should be clear from the
context. Sometimes, we qualify them with the words “hardware” or “MyHDL” for
clarity.</p>
</div>
<div class="section" id="some-remarks-on-myhdl-and-python">
<span id="intro-python"></span><h2>Some remarks on MyHDL and Python<a class="headerlink" href="#some-remarks-on-myhdl-and-python" title="Permalink to this headline">¶</a></h2>
<p>To conclude this introductory chapter, it is useful to stress that MyHDL is not
a language in itself. The underlying language is Python,  and MyHDL is
implemented as a Python package called <code class="docutils literal notranslate"><span class="pre">myhdl</span></code>. Moreover, it is a design goal
to keep the <code class="docutils literal notranslate"><span class="pre">myhdl</span></code> package as minimalistic as possible, so that MyHDL
descriptions are very much “pure Python”.</p>
<p>To have Python as the underlying language is significant in several ways:</p>
<ul class="simple">
<li>Python is a very powerful high level language. This translates into high
productivity and elegant solutions to complex problems.</li>
<li>Python is continuously improved by some very clever minds, supported by a
large user base. Python profits fully from the open source development model.</li>
<li>Python comes with an extensive standard library. Some functionality is likely
to be of direct interest to MyHDL users: examples include string handling,
regular expressions, random number generation, unit test support, operating
system interfacing and GUI development. In addition, there are modules for
mathematics, database connections, networking programming, internet data
handling, and so on.</li>
</ul>
</div>
<div class="section" id="summary-and-perspective">
<span id="intro-summary"></span><h2>Summary and perspective<a class="headerlink" href="#summary-and-perspective" title="Permalink to this headline">¶</a></h2>
<p>Here is an overview of what we have learned in this chapter:</p>
<ul class="simple">
<li>Generators are the basic building blocks of MyHDL models. They provide the way
to model massive concurrency and sensitivity lists.</li>
<li>MyHDL provides decorators that create useful generators from local functions
and a decorator to create hardware blocks.</li>
<li>Hardware structure and hierarchy is described with Python functions, decorated
with the <a class="reference internal" href="reference.html#myhdl.block" title="myhdl.block"><code class="xref py py-func docutils literal notranslate"><span class="pre">block</span></code></a> decorator.</li>
<li><a class="reference internal" href="reference.html#myhdl.Signal" title="myhdl.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a> objects are used to communicate between concurrent generators.</li>
<li>A block instance provides a method to simulate it.</li>
</ul>
<p>These concepts are sufficient to start modeling and simulating with MyHDL.</p>
<p>However, there is much more to MyHDL. Here is an overview of what can be learned
from the following chapters:</p>
<ul class="simple">
<li>MyHDL supports hardware-oriented types that make it easier to write
typical hardware models. These are described in Chapter <a class="reference internal" href="hwtypes.html#hwtypes"><span class="std std-ref">Hardware-oriented types</span></a>.</li>
<li>MyHDL supports sophisticated and high level modeling techniques. This is
described in Chapter <a class="reference internal" href="highlevel.html#model-hl"><span class="std std-ref">High level modeling</span></a>.</li>
<li>MyHDL enables the use of modern software verification techniques, such as unit
testing, on hardware designs. This is the topic of Chapter <a class="reference internal" href="unittest.html#unittest"><span class="std std-ref">Unit testing</span></a>.</li>
<li>It is possible to co-simulate MyHDL models with other HDL languages such as
Verilog and VHDL. This is described in Chapter <a class="reference internal" href="cosimulation.html#cosim"><span class="std std-ref">Co-simulation with Verilog</span></a>.</li>
<li>Last but not least, MyHDL models can be converted to Verilog or VHDL,
providing a path to a silicon implementation. This is the topic of
Chapter <a class="reference internal" href="conversion.html#conv"><span class="std std-ref">Conversion to Verilog and VHDL</span></a>.</li>
</ul>
<p class="rubric">Footnotes</p>
<table class="docutils footnote" frame="void" id="id2" rules="none">
<colgroup><col class="label" /><col /></colgroup>
<tbody valign="top">
<tr><td class="label"><a class="fn-backref" href="#id1">[1]</a></td><td>All positional parameters have to go before any named parameter.</td></tr>
</tbody>
</table>
</div>
</div>


          </div>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2018, Jan Decaluwe.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 1.7.6</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.10</a>
      
      |
      <a href="../_sources/manual/intro.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>