Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 18 17:23:52 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_UART_timing_summary_routed.rpt -pb TOP_UART_timing_summary_routed.pb -rpx TOP_UART_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_UART
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.591        0.000                      0                   51        0.231        0.000                      0                   51        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.591        0.000                      0                   51        0.231        0.000                      0                   51        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.591ns  (required time - arrival time)
  Source:                 U_UART/U_UART_RX/bit_count_reg_rx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/rx_data_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.070ns (34.168%)  route 2.062ns (65.832%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.624     5.145    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  U_UART/U_UART_RX/bit_count_reg_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.419     5.564 r  U_UART/U_UART_RX/bit_count_reg_rx_reg[2]/Q
                         net (fo=11, routed)          1.000     6.565    U_UART/U_UART_RX/sel0__0[2]
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.325     6.890 f  U_UART/U_UART_RX/rx_data_reg[6]_i_2/O
                         net (fo=1, routed)           0.471     7.360    U_UART/U_UART_RX/rx_data_reg[6]_i_2_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I3_O)        0.326     7.686 r  U_UART/U_UART_RX/rx_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.591     8.277    U_UART/U_UART_RX/rx_data_next[6]
    SLICE_X61Y19         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.507    14.848    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[6]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X61Y19         FDCE (Setup_fdce_C_CE)      -0.205    14.868    U_UART/U_UART_RX/rx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  6.591    

Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 U_UART/U_UART_RX/tick_count_reg_rx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/rx_data_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.897ns (29.555%)  route 2.138ns (70.445%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.624     5.145    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.478     5.623 r  U_UART/U_UART_RX/tick_count_reg_rx_reg[2]/Q
                         net (fo=10, routed)          0.689     6.312    U_UART/U_UART_RX/tick_count_reg_rx[2]
    SLICE_X61Y20         LUT4 (Prop_lut4_I0_O)        0.295     6.607 f  U_UART/U_UART_RX/rx_data_reg[7]_i_2/O
                         net (fo=8, routed)           0.880     7.488    U_UART/U_UART_RX/rx_data_reg[7]_i_2_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I2_O)        0.124     7.612 r  U_UART/U_UART_RX/rx_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.569     8.180    U_UART/U_UART_RX/rx_data_next[2]
    SLICE_X63Y19         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.508    14.849    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y19         FDCE (Setup_fdce_C_CE)      -0.205    14.869    U_UART/U_UART_RX/rx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             6.733ns  (required time - arrival time)
  Source:                 U_UART/U_UART_TX/tick_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 1.202ns (37.268%)  route 2.023ns (62.732%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.621     5.142    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  U_UART/U_UART_TX/tick_count_reg_reg[0]/Q
                         net (fo=6, routed)           0.886     6.448    U_UART/U_UART_TX/tick_count_reg[0]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.327     6.775 r  U_UART/U_UART_TX/tick_count_reg[1]_i_2/O
                         net (fo=4, routed)           0.516     7.290    U_UART/U_UART_TX/tick_count_reg[1]_i_2_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.332     7.622 r  U_UART/U_UART_TX/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.621     8.244    U_UART/U_UART_TX/FSM_sequential_state[2]_i_3_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.368 r  U_UART/U_UART_TX/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.368    U_UART/U_UART_TX/FSM_sequential_state[0]_i_1_n_0
    SLICE_X61Y21         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.506    14.847    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y21         FDCE (Setup_fdce_C_D)        0.029    15.101    U_UART/U_UART_TX/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                  6.733    

Slack (MET) :             6.755ns  (required time - arrival time)
  Source:                 U_UART/U_UART_TX/tick_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 1.202ns (37.494%)  route 2.004ns (62.506%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.621     5.142    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  U_UART/U_UART_TX/tick_count_reg_reg[0]/Q
                         net (fo=6, routed)           0.886     6.448    U_UART/U_UART_TX/tick_count_reg[0]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.327     6.775 r  U_UART/U_UART_TX/tick_count_reg[1]_i_2/O
                         net (fo=4, routed)           0.516     7.290    U_UART/U_UART_TX/tick_count_reg[1]_i_2_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.332     7.622 r  U_UART/U_UART_TX/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.602     8.224    U_UART/U_UART_TX/FSM_sequential_state[2]_i_3_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.348 r  U_UART/U_UART_TX/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.348    U_UART/U_UART_TX/FSM_sequential_state[1]_i_1_n_0
    SLICE_X61Y21         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.506    14.847    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y21         FDCE (Setup_fdce_C_D)        0.031    15.103    U_UART/U_UART_TX/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  6.755    

Slack (MET) :             6.775ns  (required time - arrival time)
  Source:                 U_UART/U_UART_RX/tick_count_reg_rx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/rx_data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.897ns (30.418%)  route 2.052ns (69.582%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.624     5.145    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.478     5.623 r  U_UART/U_UART_RX/tick_count_reg_rx_reg[2]/Q
                         net (fo=10, routed)          0.689     6.312    U_UART/U_UART_RX/tick_count_reg_rx[2]
    SLICE_X61Y20         LUT4 (Prop_lut4_I0_O)        0.295     6.607 f  U_UART/U_UART_RX/rx_data_reg[7]_i_2/O
                         net (fo=8, routed)           1.029     7.637    U_UART/U_UART_RX/rx_data_reg[7]_i_2_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I2_O)        0.124     7.761 r  U_UART/U_UART_RX/rx_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.333     8.094    U_UART/U_UART_RX/rx_data_next[0]
    SLICE_X62Y20         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.508    14.849    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y20         FDCE (Setup_fdce_C_CE)      -0.205    14.869    U_UART/U_UART_RX/rx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                  6.775    

Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 U_UART/U_UART_TX/tick_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/tick_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 1.078ns (34.355%)  route 2.060ns (65.645%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.621     5.142    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 f  U_UART/U_UART_TX/tick_count_reg_reg[0]/Q
                         net (fo=6, routed)           0.886     6.448    U_UART/U_UART_TX/tick_count_reg[0]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.327     6.775 f  U_UART/U_UART_TX/tick_count_reg[1]_i_2/O
                         net (fo=4, routed)           0.842     7.617    U_UART/U_UART_TX/tick_count_reg[1]_i_2_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I0_O)        0.332     7.949 r  U_UART/U_UART_TX/tick_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.331     8.280    U_UART/U_UART_TX/tick_count_reg[0]_i_1_n_0
    SLICE_X63Y22         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.505    14.846    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[0]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X63Y22         FDCE (Setup_fdce_C_D)       -0.047    15.060    U_UART/U_UART_TX/tick_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                  6.780    

Slack (MET) :             6.811ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.828ns (26.365%)  route 2.313ns (73.635%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.629     5.150    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=21, routed)          1.322     6.928    U_UART/U_UART_RX/w_tick
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.052 r  U_UART/U_UART_RX/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.680     7.732    U_UART/U_UART_RX/FSM_sequential_state[0]_i_5_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.856 r  U_UART/U_UART_RX/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.311     8.167    U_UART/U_UART_RX/FSM_sequential_state[0]_i_2_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.291 r  U_UART/U_UART_RX/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.291    U_UART/U_UART_RX/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X62Y21         FDCE                                         r  U_UART/U_UART_RX/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.507    14.848    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  U_UART/U_UART_RX/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.029    15.102    U_UART/U_UART_RX/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  6.811    

Slack (MET) :             6.819ns  (required time - arrival time)
  Source:                 U_UART/U_UART_TX/tick_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 1.202ns (37.528%)  route 2.001ns (62.472%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.621     5.142    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  U_UART/U_UART_TX/tick_count_reg_reg[0]/Q
                         net (fo=6, routed)           0.886     6.448    U_UART/U_UART_TX/tick_count_reg[0]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.327     6.775 r  U_UART/U_UART_TX/tick_count_reg[1]_i_2/O
                         net (fo=4, routed)           0.516     7.290    U_UART/U_UART_TX/tick_count_reg[1]_i_2_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.332     7.622 r  U_UART/U_UART_TX/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.599     8.221    U_UART/U_UART_TX/FSM_sequential_state[2]_i_3_n_0
    SLICE_X64Y21         LUT3 (Prop_lut3_I1_O)        0.124     8.345 r  U_UART/U_UART_TX/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.345    U_UART/U_UART_TX/FSM_sequential_state[2]_i_1_n_0
    SLICE_X64Y21         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.507    14.848    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X64Y21         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDCE (Setup_fdce_C_D)        0.077    15.164    U_UART/U_UART_TX/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                  6.819    

Slack (MET) :             6.842ns  (required time - arrival time)
  Source:                 U_UART/U_UART_TX/tick_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/bit_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 1.202ns (38.528%)  route 1.918ns (61.472%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.621     5.142    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  U_UART/U_UART_TX/tick_count_reg_reg[0]/Q
                         net (fo=6, routed)           0.886     6.448    U_UART/U_UART_TX/tick_count_reg[0]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.327     6.775 r  U_UART/U_UART_TX/tick_count_reg[1]_i_2/O
                         net (fo=4, routed)           0.439     7.214    U_UART/U_UART_TX/tick_count_reg[1]_i_2_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I1_O)        0.332     7.546 r  U_UART/U_UART_TX/bit_count_reg[2]_i_2/O
                         net (fo=3, routed)           0.592     8.138    U_UART/U_UART_TX/bit_count_next
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.262 r  U_UART/U_UART_TX/bit_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.262    U_UART/U_UART_TX/bit_count_reg[2]_i_1_n_0
    SLICE_X61Y21         FDCE                                         r  U_UART/U_UART_TX/bit_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.506    14.847    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  U_UART/U_UART_TX/bit_count_reg_reg[2]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y21         FDCE (Setup_fdce_C_D)        0.032    15.104    U_UART/U_UART_TX/bit_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  6.842    

Slack (MET) :             6.844ns  (required time - arrival time)
  Source:                 U_UART/U_UART_TX/tick_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/bit_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 1.202ns (38.566%)  route 1.915ns (61.434%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.621     5.142    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  U_UART/U_UART_TX/tick_count_reg_reg[0]/Q
                         net (fo=6, routed)           0.886     6.448    U_UART/U_UART_TX/tick_count_reg[0]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.327     6.775 r  U_UART/U_UART_TX/tick_count_reg[1]_i_2/O
                         net (fo=4, routed)           0.439     7.214    U_UART/U_UART_TX/tick_count_reg[1]_i_2_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I1_O)        0.332     7.546 r  U_UART/U_UART_TX/bit_count_reg[2]_i_2/O
                         net (fo=3, routed)           0.589     8.135    U_UART/U_UART_TX/bit_count_next
    SLICE_X61Y21         LUT4 (Prop_lut4_I2_O)        0.124     8.259 r  U_UART/U_UART_TX/bit_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.259    U_UART/U_UART_TX/bit_count_reg[0]_i_1_n_0
    SLICE_X61Y21         FDCE                                         r  U_UART/U_UART_TX/bit_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.506    14.847    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  U_UART/U_UART_TX/bit_count_reg_reg[0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y21         FDCE (Setup_fdce_C_D)        0.031    15.103    U_UART/U_UART_TX/bit_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  6.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/tick_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.022%)  route 0.172ns (47.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.584     1.467    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_UART/U_UART_TX/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.172     1.780    U_UART/U_UART_TX/state[1]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.825 r  U_UART/U_UART_TX/tick_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.825    U_UART/U_UART_TX/tick_count_reg[1]_i_1_n_0
    SLICE_X63Y22         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.853     1.980    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[1]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.092     1.594    U_UART/U_UART_TX/tick_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.246ns (68.080%)  route 0.115ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.590     1.473    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X60Y34         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDCE (Prop_fdce_C_Q)         0.148     1.621 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[3]/Q
                         net (fo=7, routed)           0.115     1.736    U_UART/U_BAUD_Tick_Gen/count_reg[3]
    SLICE_X60Y34         LUT6 (Prop_lut6_I5_O)        0.098     1.834 r  U_UART/U_BAUD_Tick_Gen/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.834    U_UART/U_BAUD_Tick_Gen/count_next[4]
    SLICE_X60Y34         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.858     1.985    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X60Y34         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X60Y34         FDCE (Hold_fdce_C_D)         0.121     1.594    U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.477%)  route 0.198ns (51.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.589     1.472    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/Q
                         net (fo=10, routed)          0.198     1.811    U_UART/U_BAUD_Tick_Gen/count_reg[0]
    SLICE_X60Y33         LUT3 (Prop_lut3_I2_O)        0.045     1.856 r  U_UART/U_BAUD_Tick_Gen/count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.856    U_UART/U_BAUD_Tick_Gen/count_next[1]
    SLICE_X60Y33         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.857     1.984    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X60Y33         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X60Y33         FDCE (Hold_fdce_C_D)         0.120     1.605    U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.227ns (63.062%)  route 0.133ns (36.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.589     1.472    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.128     1.600 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/Q
                         net (fo=5, routed)           0.133     1.733    U_UART/U_BAUD_Tick_Gen/count_reg[8]
    SLICE_X61Y34         LUT6 (Prop_lut6_I3_O)        0.099     1.832 r  U_UART/U_BAUD_Tick_Gen/count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.832    U_UART/U_BAUD_Tick_Gen/count_next[9]
    SLICE_X61Y34         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.858     1.985    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X61Y34         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/C
                         clock pessimism             -0.498     1.487    
    SLICE_X61Y34         FDCE (Hold_fdce_C_D)         0.092     1.579    U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.189ns (46.709%)  route 0.216ns (53.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.589     1.472    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/Q
                         net (fo=10, routed)          0.216     1.829    U_UART/U_BAUD_Tick_Gen/count_reg[0]
    SLICE_X60Y34         LUT5 (Prop_lut5_I2_O)        0.048     1.877 r  U_UART/U_BAUD_Tick_Gen/count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.877    U_UART/U_BAUD_Tick_Gen/count_next[3]
    SLICE_X60Y34         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.858     1.985    U_UART/U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X60Y34         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[3]/C
                         clock pessimism             -0.498     1.487    
    SLICE_X60Y34         FDCE (Hold_fdce_C_D)         0.131     1.618    U_UART/U_BAUD_Tick_Gen/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 U_UART/U_UART_RX/tick_count_reg_rx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/tick_count_reg_rx_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.164     1.632 f  U_UART/U_UART_RX/tick_count_reg_rx_reg[0]/Q
                         net (fo=19, routed)          0.172     1.805    U_UART/U_UART_RX/tick_count_reg_rx[0]
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.850 r  U_UART/U_UART_RX/tick_count_reg_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     1.850    U_UART/U_UART_RX/tick_count_reg_rx[0]_i_1_n_0
    SLICE_X60Y20         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.853     1.980    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_rx_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y20         FDCE (Hold_fdce_C_D)         0.121     1.589    U_UART/U_UART_RX/tick_count_reg_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/bit_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.340%)  route 0.169ns (47.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.584     1.467    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  U_UART/U_UART_TX/bit_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  U_UART/U_UART_TX/bit_count_reg_reg[2]/Q
                         net (fo=6, routed)           0.169     1.777    U_UART/U_UART_TX/sel0[2]
    SLICE_X61Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.822 r  U_UART/U_UART_TX/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.822    U_UART/U_UART_TX/FSM_sequential_state[1]_i_1_n_0
    SLICE_X61Y21         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.852     1.979    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDCE (Hold_fdce_C_D)         0.092     1.559    U_UART/U_UART_TX/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X64Y21         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          0.175     1.807    U_UART/U_UART_TX/state[2]
    SLICE_X64Y21         LUT3 (Prop_lut3_I2_O)        0.045     1.852 r  U_UART/U_UART_TX/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.852    U_UART/U_UART_TX/FSM_sequential_state[2]_i_1_n_0
    SLICE_X64Y21         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.854     1.981    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X64Y21         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDCE (Hold_fdce_C_D)         0.120     1.588    U_UART/U_UART_TX/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/bit_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.193%)  route 0.170ns (47.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.584     1.467    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  U_UART/U_UART_TX/bit_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  U_UART/U_UART_TX/bit_count_reg_reg[2]/Q
                         net (fo=6, routed)           0.170     1.778    U_UART/U_UART_TX/sel0[2]
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.823 r  U_UART/U_UART_TX/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.823    U_UART/U_UART_TX/FSM_sequential_state[0]_i_1_n_0
    SLICE_X61Y21         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.852     1.979    U_UART/U_UART_TX/clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDCE (Hold_fdce_C_D)         0.091     1.558    U_UART/U_UART_TX/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U_UART/U_UART_RX/bit_count_reg_rx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.226ns (63.288%)  route 0.131ns (36.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  U_UART/U_UART_RX/bit_count_reg_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  U_UART/U_UART_RX/bit_count_reg_rx_reg[2]/Q
                         net (fo=11, routed)          0.131     1.727    U_UART/U_UART_RX/sel0__0[2]
    SLICE_X62Y21         LUT6 (Prop_lut6_I2_O)        0.098     1.825 r  U_UART/U_UART_RX/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.825    U_UART/U_UART_RX/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X62Y21         FDCE                                         r  U_UART/U_UART_RX/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.854     1.981    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  U_UART/U_UART_RX/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDCE (Hold_fdce_C_D)         0.091     1.559    U_UART/U_UART_RX/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y33   U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y33   U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y34   U_UART/U_BAUD_Tick_Gen/count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y34   U_UART/U_BAUD_Tick_Gen/count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y34   U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y34   U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y34   U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y33   U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y33   U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_UART/U_UART_RX/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   U_UART/U_UART_RX/rx_data_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_UART/U_UART_RX/tick_count_reg_rx_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_UART/U_UART_RX/tick_count_reg_rx_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_UART/U_UART_RX/tick_count_reg_rx_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   U_UART/U_UART_RX/tick_count_reg_rx_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   U_UART/U_UART_RX/tick_count_reg_rx_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   U_UART/U_BAUD_Tick_Gen/count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   U_UART/U_BAUD_Tick_Gen/count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   U_UART/U_BAUD_Tick_Gen/count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   U_UART/U_BAUD_Tick_Gen/count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   U_UART/U_BAUD_Tick_Gen/count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/C



