
This block was made to try to understand how the pfb works and to validate the  [PFB hdl](https://github.com/sebajor/verilog_codes/tree/main/work_in_progress/pfb/pfb_lane)
