// Seed: 2476040843
module module_0 (
    input wire id_0,
    input wire id_1,
    input wire id_2,
    input tri0 id_3,
    input wor id_4,
    output tri0 id_5,
    output supply1 id_6,
    input wor id_7,
    output wire id_8
    , id_14,
    input tri0 id_9,
    input supply0 id_10,
    input tri1 id_11
    , id_15,
    output wand id_12
);
  wire id_16;
  assign id_5 = id_2;
  logic id_17;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd66
) (
    input  wand id_0,
    input  tri0 _id_1,
    output wor  id_2
);
  tri0 [id_1 : 1] id_4;
  assign id_4 = -1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2
  );
endmodule
