;redcode
;assert 1
	SPL 0, <314
	CMP -207, <-160
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	MOV #270, <1
	SUB @-127, 100
	JMZ @-30, 9
	JMZ @-30, 9
	JMP @121, 101
	MOV @121, 106
	MOV @121, 106
	MOV @121, 106
	MOV @121, 106
	JMN -127, 100
	JMN -127, 100
	JMN -127, 100
	JMN -127, 100
	SPL 0, <314
	SUB @0, @2
	SUB @0, @2
	SPL -700, -600
	SUB @0, @2
	MOV -7, <-21
	SUB -207, <-160
	SUB -207, <-160
	SUB @12, @10
	SUB @12, @10
	SLT 121, 600
	JMN @121, 101
	JMP <121, 106
	SUB 1, <-1
	SUB 1, <-1
	SLT -702, -10
	SUB 20, @12
	SUB #42, @200
	SLT -1, <-10
	SUB #102, -101
	MOV @121, 106
	CMP @12, @10
	SUB #121, 101
	ADD #10, <1
	SUB <0, @2
	CMP -207, <-160
	CMP -207, <-160
	CMP -207, <-160
	SLT 270, 60
	CMP @12, @10
	CMP @512, @10
	MOV -1, <-26
	MOV -1, <-26
