Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Mar 10 11:39:15 2017
| Host         : Rogzinho running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file P25_timing_summary_routed.rpt -rpx P25_timing_summary_routed.rpx
| Design       : P25
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: internal_clock_reg[17]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.656        0.000                      0                   18        0.254        0.000                      0                   18        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.656        0.000                      0                   18        0.254        0.000                      0                   18        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.656ns  (required time - arrival time)
  Source:                 internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.730     5.333    clk_IBUF_BUFG
    SLICE_X88Y60         FDRE                                         r  internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.541     6.391    internal_clock_reg_n_0_[1]
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.048 r  internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.282 r  internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.282    internal_clock_reg[8]_i_1_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.399 r  internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    internal_clock_reg[12]_i_1_n_0
    SLICE_X88Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.722 r  internal_clock_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.722    internal_clock_reg[16]_i_1_n_6
    SLICE_X88Y64         FDRE                                         r  internal_clock_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.607    15.030    clk_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  internal_clock_reg[17]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X88Y64         FDRE (Setup_fdre_C_D)        0.109    15.378    internal_clock_reg[17]
  -------------------------------------------------------------------
                         required time                         15.378    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                  7.656    

Slack (MET) :             7.760ns  (required time - arrival time)
  Source:                 internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.745ns (76.346%)  route 0.541ns (23.654%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.730     5.333    clk_IBUF_BUFG
    SLICE_X88Y60         FDRE                                         r  internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.541     6.391    internal_clock_reg_n_0_[1]
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.048 r  internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.282 r  internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.282    internal_clock_reg[8]_i_1_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.399 r  internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    internal_clock_reg[12]_i_1_n_0
    SLICE_X88Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.618 r  internal_clock_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.618    internal_clock_reg[16]_i_1_n_7
    SLICE_X88Y64         FDRE                                         r  internal_clock_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.607    15.030    clk_IBUF_BUFG
    SLICE_X88Y64         FDRE                                         r  internal_clock_reg[16]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X88Y64         FDRE (Setup_fdre_C_D)        0.109    15.378    internal_clock_reg[16]
  -------------------------------------------------------------------
                         required time                         15.378    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                  7.760    

Slack (MET) :             7.773ns  (required time - arrival time)
  Source:                 internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.732ns (76.211%)  route 0.541ns (23.789%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.730     5.333    clk_IBUF_BUFG
    SLICE_X88Y60         FDRE                                         r  internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.541     6.391    internal_clock_reg_n_0_[1]
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.048 r  internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.282 r  internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.282    internal_clock_reg[8]_i_1_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.605 r  internal_clock_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.605    internal_clock_reg[12]_i_1_n_6
    SLICE_X88Y63         FDRE                                         r  internal_clock_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.607    15.030    clk_IBUF_BUFG
    SLICE_X88Y63         FDRE                                         r  internal_clock_reg[13]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X88Y63         FDRE (Setup_fdre_C_D)        0.109    15.378    internal_clock_reg[13]
  -------------------------------------------------------------------
                         required time                         15.378    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                  7.773    

Slack (MET) :             7.781ns  (required time - arrival time)
  Source:                 internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.724ns (76.127%)  route 0.541ns (23.873%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.730     5.333    clk_IBUF_BUFG
    SLICE_X88Y60         FDRE                                         r  internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.541     6.391    internal_clock_reg_n_0_[1]
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.048 r  internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.282 r  internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.282    internal_clock_reg[8]_i_1_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.597 r  internal_clock_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.597    internal_clock_reg[12]_i_1_n_4
    SLICE_X88Y63         FDRE                                         r  internal_clock_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.607    15.030    clk_IBUF_BUFG
    SLICE_X88Y63         FDRE                                         r  internal_clock_reg[15]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X88Y63         FDRE (Setup_fdre_C_D)        0.109    15.378    internal_clock_reg[15]
  -------------------------------------------------------------------
                         required time                         15.378    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  7.781    

Slack (MET) :             7.857ns  (required time - arrival time)
  Source:                 internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 1.648ns (75.298%)  route 0.541ns (24.702%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.730     5.333    clk_IBUF_BUFG
    SLICE_X88Y60         FDRE                                         r  internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.541     6.391    internal_clock_reg_n_0_[1]
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.048 r  internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.282 r  internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.282    internal_clock_reg[8]_i_1_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.521 r  internal_clock_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.521    internal_clock_reg[12]_i_1_n_5
    SLICE_X88Y63         FDRE                                         r  internal_clock_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.607    15.030    clk_IBUF_BUFG
    SLICE_X88Y63         FDRE                                         r  internal_clock_reg[14]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X88Y63         FDRE (Setup_fdre_C_D)        0.109    15.378    internal_clock_reg[14]
  -------------------------------------------------------------------
                         required time                         15.378    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  7.857    

Slack (MET) :             7.877ns  (required time - arrival time)
  Source:                 internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.628ns (75.070%)  route 0.541ns (24.930%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.730     5.333    clk_IBUF_BUFG
    SLICE_X88Y60         FDRE                                         r  internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.541     6.391    internal_clock_reg_n_0_[1]
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.048 r  internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.282 r  internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.282    internal_clock_reg[8]_i_1_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.501 r  internal_clock_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.501    internal_clock_reg[12]_i_1_n_7
    SLICE_X88Y63         FDRE                                         r  internal_clock_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.607    15.030    clk_IBUF_BUFG
    SLICE_X88Y63         FDRE                                         r  internal_clock_reg[12]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X88Y63         FDRE (Setup_fdre_C_D)        0.109    15.378    internal_clock_reg[12]
  -------------------------------------------------------------------
                         required time                         15.378    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                  7.877    

Slack (MET) :             7.891ns  (required time - arrival time)
  Source:                 internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.615ns (74.919%)  route 0.541ns (25.081%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.730     5.333    clk_IBUF_BUFG
    SLICE_X88Y60         FDRE                                         r  internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.541     6.391    internal_clock_reg_n_0_[1]
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.048 r  internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.488 r  internal_clock_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.488    internal_clock_reg[8]_i_1_n_6
    SLICE_X88Y62         FDRE                                         r  internal_clock_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.608    15.031    clk_IBUF_BUFG
    SLICE_X88Y62         FDRE                                         r  internal_clock_reg[9]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X88Y62         FDRE (Setup_fdre_C_D)        0.109    15.379    internal_clock_reg[9]
  -------------------------------------------------------------------
                         required time                         15.379    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                  7.891    

Slack (MET) :             7.899ns  (required time - arrival time)
  Source:                 internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 1.607ns (74.826%)  route 0.541ns (25.174%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.730     5.333    clk_IBUF_BUFG
    SLICE_X88Y60         FDRE                                         r  internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.541     6.391    internal_clock_reg_n_0_[1]
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.048 r  internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.480 r  internal_clock_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.480    internal_clock_reg[8]_i_1_n_4
    SLICE_X88Y62         FDRE                                         r  internal_clock_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.608    15.031    clk_IBUF_BUFG
    SLICE_X88Y62         FDRE                                         r  internal_clock_reg[11]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X88Y62         FDRE (Setup_fdre_C_D)        0.109    15.379    internal_clock_reg[11]
  -------------------------------------------------------------------
                         required time                         15.379    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  7.899    

Slack (MET) :             7.975ns  (required time - arrival time)
  Source:                 internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 1.531ns (73.903%)  route 0.541ns (26.097%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.730     5.333    clk_IBUF_BUFG
    SLICE_X88Y60         FDRE                                         r  internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.541     6.391    internal_clock_reg_n_0_[1]
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.048 r  internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.404 r  internal_clock_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.404    internal_clock_reg[8]_i_1_n_5
    SLICE_X88Y62         FDRE                                         r  internal_clock_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.608    15.031    clk_IBUF_BUFG
    SLICE_X88Y62         FDRE                                         r  internal_clock_reg[10]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X88Y62         FDRE (Setup_fdre_C_D)        0.109    15.379    internal_clock_reg[10]
  -------------------------------------------------------------------
                         required time                         15.379    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                  7.975    

Slack (MET) :             7.995ns  (required time - arrival time)
  Source:                 internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 1.511ns (73.648%)  route 0.541ns (26.352%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.730     5.333    clk_IBUF_BUFG
    SLICE_X88Y60         FDRE                                         r  internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.541     6.391    internal_clock_reg_n_0_[1]
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.048 r  internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.384 r  internal_clock_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.384    internal_clock_reg[8]_i_1_n_7
    SLICE_X88Y62         FDRE                                         r  internal_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.608    15.031    clk_IBUF_BUFG
    SLICE_X88Y62         FDRE                                         r  internal_clock_reg[8]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X88Y62         FDRE (Setup_fdre_C_D)        0.109    15.379    internal_clock_reg[8]
  -------------------------------------------------------------------
                         required time                         15.379    
                         arrival time                          -7.384    
  -------------------------------------------------------------------
                         slack                                  7.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 internal_clock_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X88Y62         FDRE                                         r  internal_clock_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  internal_clock_reg[10]/Q
                         net (fo=1, routed)           0.114     1.802    internal_clock_reg_n_0_[10]
    SLICE_X88Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.912 r  internal_clock_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    internal_clock_reg[8]_i_1_n_5
    SLICE_X88Y62         FDRE                                         r  internal_clock_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X88Y62         FDRE                                         r  internal_clock_reg[10]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X88Y62         FDRE (Hold_fdre_C_D)         0.134     1.657    internal_clock_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 internal_clock_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X88Y63         FDRE                                         r  internal_clock_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  internal_clock_reg[14]/Q
                         net (fo=1, routed)           0.114     1.801    internal_clock_reg_n_0_[14]
    SLICE_X88Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  internal_clock_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    internal_clock_reg[12]_i_1_n_5
    SLICE_X88Y63         FDRE                                         r  internal_clock_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.874     2.039    clk_IBUF_BUFG
    SLICE_X88Y63         FDRE                                         r  internal_clock_reg[14]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y63         FDRE (Hold_fdre_C_D)         0.134     1.656    internal_clock_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 internal_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X88Y60         FDRE                                         r  internal_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  internal_clock_reg[2]/Q
                         net (fo=1, routed)           0.114     1.803    internal_clock_reg_n_0_[2]
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  internal_clock_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    internal_clock_reg[0]_i_1_n_5
    SLICE_X88Y60         FDRE                                         r  internal_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X88Y60         FDRE                                         r  internal_clock_reg[2]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X88Y60         FDRE (Hold_fdre_C_D)         0.134     1.658    internal_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 internal_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X88Y61         FDRE                                         r  internal_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  internal_clock_reg[6]/Q
                         net (fo=1, routed)           0.114     1.803    internal_clock_reg_n_0_[6]
    SLICE_X88Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  internal_clock_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    internal_clock_reg[4]_i_1_n_5
    SLICE_X88Y61         FDRE                                         r  internal_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X88Y61         FDRE                                         r  internal_clock_reg[6]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X88Y61         FDRE (Hold_fdre_C_D)         0.134     1.658    internal_clock_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 internal_clock_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X88Y62         FDRE                                         r  internal_clock_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  internal_clock_reg[10]/Q
                         net (fo=1, routed)           0.114     1.802    internal_clock_reg_n_0_[10]
    SLICE_X88Y62         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.948 r  internal_clock_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.948    internal_clock_reg[8]_i_1_n_4
    SLICE_X88Y62         FDRE                                         r  internal_clock_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X88Y62         FDRE                                         r  internal_clock_reg[11]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X88Y62         FDRE (Hold_fdre_C_D)         0.134     1.657    internal_clock_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 internal_clock_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X88Y63         FDRE                                         r  internal_clock_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  internal_clock_reg[14]/Q
                         net (fo=1, routed)           0.114     1.801    internal_clock_reg_n_0_[14]
    SLICE_X88Y63         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.947 r  internal_clock_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.947    internal_clock_reg[12]_i_1_n_4
    SLICE_X88Y63         FDRE                                         r  internal_clock_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.874     2.039    clk_IBUF_BUFG
    SLICE_X88Y63         FDRE                                         r  internal_clock_reg[15]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y63         FDRE (Hold_fdre_C_D)         0.134     1.656    internal_clock_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 internal_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X88Y60         FDRE                                         r  internal_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  internal_clock_reg[2]/Q
                         net (fo=1, routed)           0.114     1.803    internal_clock_reg_n_0_[2]
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.949 r  internal_clock_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.949    internal_clock_reg[0]_i_1_n_4
    SLICE_X88Y60         FDRE                                         r  internal_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X88Y60         FDRE                                         r  internal_clock_reg[3]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X88Y60         FDRE (Hold_fdre_C_D)         0.134     1.658    internal_clock_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 internal_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X88Y61         FDRE                                         r  internal_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  internal_clock_reg[6]/Q
                         net (fo=1, routed)           0.114     1.803    internal_clock_reg_n_0_[6]
    SLICE_X88Y61         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.949 r  internal_clock_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.949    internal_clock_reg[4]_i_1_n_4
    SLICE_X88Y61         FDRE                                         r  internal_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X88Y61         FDRE                                         r  internal_clock_reg[7]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X88Y61         FDRE (Hold_fdre_C_D)         0.134     1.658    internal_clock_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X88Y60         FDRE                                         r  internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDRE (Prop_fdre_C_Q)         0.164     1.688 f  internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.163     1.851    internal_clock_reg_n_0_[0]
    SLICE_X88Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.896 r  internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     1.896    internal_clock[0]_i_5_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.966 r  internal_clock_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.966    internal_clock_reg[0]_i_1_n_7
    SLICE_X88Y60         FDRE                                         r  internal_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X88Y60         FDRE                                         r  internal_clock_reg[0]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X88Y60         FDRE (Hold_fdre_C_D)         0.134     1.658    internal_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 internal_clock_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_clock_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X88Y63         FDRE                                         r  internal_clock_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  internal_clock_reg[12]/Q
                         net (fo=1, routed)           0.170     1.857    internal_clock_reg_n_0_[12]
    SLICE_X88Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.972 r  internal_clock_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.972    internal_clock_reg[12]_i_1_n_7
    SLICE_X88Y63         FDRE                                         r  internal_clock_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.874     2.039    clk_IBUF_BUFG
    SLICE_X88Y63         FDRE                                         r  internal_clock_reg[12]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y63         FDRE (Hold_fdre_C_D)         0.134     1.656    internal_clock_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y60    internal_clock_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y62    internal_clock_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y62    internal_clock_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y63    internal_clock_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y63    internal_clock_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y63    internal_clock_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y63    internal_clock_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y64    internal_clock_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y64    internal_clock_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    internal_clock_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    internal_clock_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    internal_clock_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    internal_clock_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y64    internal_clock_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y64    internal_clock_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y61    internal_clock_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y61    internal_clock_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y61    internal_clock_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y61    internal_clock_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y62    internal_clock_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y62    internal_clock_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y62    internal_clock_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y62    internal_clock_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y60    internal_clock_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y60    internal_clock_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y62    internal_clock_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y62    internal_clock_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    internal_clock_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    internal_clock_reg[13]/C



