// Seed: 1162576769
module module_0 (
    input uwire id_0,
    input tri0  id_1
);
  logic id_3;
  assign module_2.id_5 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input wand id_2,
    output wor id_3,
    output supply1 id_4,
    output supply0 id_5,
    output tri0 id_6
);
  wire id_8;
  wire id_9;
  wire id_10;
  nand primCall (id_5, id_10, id_0, id_8, id_2, id_9, id_1);
  module_0 modCall_1 (
      id_1,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input tri0 id_0,
    input tri id_1,
    input tri1 id_2,
    output logic id_3,
    output wor id_4
    , id_13,
    input tri id_5,
    input tri id_6,
    input tri1 id_7,
    input wire id_8,
    input wor id_9,
    input wor id_10,
    input supply0 id_11
);
  always @(posedge id_6) id_3 = -1;
  module_0 modCall_1 (
      id_11,
      id_5
  );
endmodule
