$comment Generated by Amaranth $end
$date 2023-05-07 14:20:10.705407 $end
$timescale 1 ps $end
$scope module bench $end
$scope module top $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 # _Register__value $end
$var wire 32 $ read_data $end
$var wire 1 % write_enable $end
$var wire 32 & write_data $end
$var wire 1 ' reset $end
$var wire 1 ( clk$1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b0 #
b0 $
0%
b0 &
0'
0(
$end
#500000
b11011110101011011011111011101111 &
1%
1!
#1000000
