

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Sun Dec  3 20:01:19 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       Pool_Col_pipeline_nf
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    11.719|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  76609|  76609|  76609|  76609|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop           |  76608|  76608|      2394|          -|          -|    32|    no    |
        | + Row_Loop             |   2392|   2392|       184|          -|          -|    13|    no    |
        |  ++ Col_Loop           |    182|    182|        14|          -|          -|    13|    no    |
        |   +++ Pool_Row_Loop    |     12|     12|         6|          -|          -|     2|    no    |
        |    ++++ Pool_Col_Loop  |      3|      3|         2|          1|          1|     2|    yes   |
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 
7 --> 8 6 
8 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_1_out) nounwind, !map !7"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5408 x float]* %max_pool_1_out) nounwind, !map !14"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %1" [pool/pooling.cpp:10]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %f, %Filter_Loop_end ]"   --->   Operation 13 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.42ns)   --->   "%icmp_ln10 = icmp eq i6 %f_0, -32" [pool/pooling.cpp:10]   --->   Operation 14 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.82ns)   --->   "%f = add i6 %f_0, 1" [pool/pooling.cpp:10]   --->   Operation 16 'add' 'f' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %6, label %Filter_Loop_begin" [pool/pooling.cpp:10]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 18 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 19 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %f_0 to i16" [pool/pooling.cpp:13]   --->   Operation 20 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i6 %f_0 to i14" [pool/pooling.cpp:13]   --->   Operation 21 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %2" [pool/pooling.cpp:13]   --->   Operation 22 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [pool/pooling.cpp:39]   --->   Operation 23 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %Filter_Loop_begin ], [ %r, %Row_Loop_end ]"   --->   Operation 24 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %Filter_Loop_begin ], [ %add_ln13, %Row_Loop_end ]" [pool/pooling.cpp:13]   --->   Operation 25 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 %phi_mul, 13" [pool/pooling.cpp:13]   --->   Operation 26 'add' 'add_ln13' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [pool/pooling.cpp:13]   --->   Operation 27 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 28 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [pool/pooling.cpp:13]   --->   Operation 29 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Filter_Loop_end, label %Row_Loop_begin" [pool/pooling.cpp:13]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [pool/pooling.cpp:14]   --->   Operation 31 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [pool/pooling.cpp:14]   --->   Operation 32 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [pool/pooling.cpp:25]   --->   Operation 33 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.76ns)   --->   "br label %3" [pool/pooling.cpp:16]   --->   Operation 34 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_1) nounwind" [pool/pooling.cpp:38]   --->   Operation 35 'specregionend' 'empty_12' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %1" [pool/pooling.cpp:10]   --->   Operation 36 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 37 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [pool/pooling.cpp:16]   --->   Operation 38 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 39 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [pool/pooling.cpp:16]   --->   Operation 40 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %Row_Loop_end, label %Col_Loop_begin" [pool/pooling.cpp:16]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:17]   --->   Operation 42 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:17]   --->   Operation 43 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0, i1 false)" [pool/pooling.cpp:26]   --->   Operation 44 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.76ns)   --->   "br label %4" [pool/pooling.cpp:20]   --->   Operation 45 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2) nounwind" [pool/pooling.cpp:37]   --->   Operation 46 'specregionend' 'empty_11' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br label %2" [pool/pooling.cpp:13]   --->   Operation 47 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.84>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%max_0 = phi float [ 0x3810000000000000, %Col_Loop_begin ], [ %max_1, %Pool_Row_Loop_end ]" [pool/pooling.cpp:28]   --->   Operation 48 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %Col_Loop_begin ], [ %mpr, %Pool_Row_Loop_end ]"   --->   Operation 49 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %mpr_0 to i5" [pool/pooling.cpp:20]   --->   Operation 50 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0, -2" [pool/pooling.cpp:20]   --->   Operation 51 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 52 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.56ns)   --->   "%mpr = add i2 %mpr_0, 1" [pool/pooling.cpp:20]   --->   Operation 53 'add' 'mpr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %Col_Loop_end, label %Pool_Row_Loop_begin" [pool/pooling.cpp:20]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str3) nounwind" [pool/pooling.cpp:21]   --->   Operation 55 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str3) nounwind" [pool/pooling.cpp:21]   --->   Operation 56 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.78ns)   --->   "%i = add i5 %zext_ln20, %shl_ln" [pool/pooling.cpp:25]   --->   Operation 57 'add' 'i' <Predicate = (!icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %i to i10" [pool/pooling.cpp:28]   --->   Operation 58 'zext' 'zext_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (3.78ns)   --->   "%mul_ln28 = mul i10 %zext_ln28, 26" [pool/pooling.cpp:28]   --->   Operation 59 'mul' 'mul_ln28' <Predicate = (!icmp_ln20)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (1.76ns)   --->   "br label %5" [pool/pooling.cpp:23]   --->   Operation 60 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %c_0 to i8" [pool/pooling.cpp:35]   --->   Operation 61 'zext' 'zext_ln35' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.91ns)   --->   "%add_ln35 = add i8 %phi_mul, %zext_ln35" [pool/pooling.cpp:35]   --->   Operation 62 'add' 'add_ln35' <Predicate = (icmp_ln20)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_8 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35, i5 0)" [pool/pooling.cpp:35]   --->   Operation 63 'bitconcatenate' 'tmp_8' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i13 %tmp_8 to i14" [pool/pooling.cpp:35]   --->   Operation 64 'zext' 'zext_ln35_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.67ns)   --->   "%add_ln35_1 = add i14 %zext_ln35_1, %zext_ln13_1" [pool/pooling.cpp:35]   --->   Operation 65 'add' 'add_ln35_1' <Predicate = (icmp_ln20)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i14 %add_ln35_1 to i64" [pool/pooling.cpp:35]   --->   Operation 66 'zext' 'zext_ln35_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_2" [pool/pooling.cpp:35]   --->   Operation 67 'getelementptr' 'max_pool_1_out_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (3.25ns)   --->   "store float %max_0, float* %max_pool_1_out_addr, align 4" [pool/pooling.cpp:35]   --->   Operation 68 'store' <Predicate = (icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_3) nounwind" [pool/pooling.cpp:36]   --->   Operation 69 'specregionend' 'empty_10' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "br label %3" [pool/pooling.cpp:16]   --->   Operation 70 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.70>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%mpc_0 = phi i2 [ 0, %Pool_Row_Loop_begin ], [ %mpc, %Pool_Col_Loop ]"   --->   Operation 71 'phi' 'mpc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.95ns)   --->   "%icmp_ln23 = icmp eq i2 %mpc_0, -2" [pool/pooling.cpp:23]   --->   Operation 72 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (1.56ns)   --->   "%mpc = add i2 %mpc_0, 1" [pool/pooling.cpp:23]   --->   Operation 73 'add' 'mpc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i2 %mpc_0 to i5" [pool/pooling.cpp:23]   --->   Operation 74 'zext' 'zext_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.78ns)   --->   "%j = add i5 %shl_ln1, %zext_ln23" [pool/pooling.cpp:26]   --->   Operation 75 'add' 'j' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i5 %j to i10" [pool/pooling.cpp:28]   --->   Operation 76 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %zext_ln28_1, %mul_ln28" [pool/pooling.cpp:28]   --->   Operation 77 'add' 'add_ln28' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_9 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28, i5 0)" [pool/pooling.cpp:28]   --->   Operation 78 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i15 %tmp_9 to i16" [pool/pooling.cpp:28]   --->   Operation 79 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (1.94ns)   --->   "%add_ln28_1 = add i16 %zext_ln13, %zext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 80 'add' 'add_ln28_1' <Predicate = (!icmp_ln23)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i16 %add_ln28_1 to i64" [pool/pooling.cpp:28]   --->   Operation 81 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%conv_1_out_addr = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 82 'getelementptr' 'conv_1_out_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 83 [2/2] (3.25ns)   --->   "%max = load float* %conv_1_out_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 83 'load' 'max' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 7 <SV = 6> <Delay = 11.7>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%max_1 = phi float [ %max_0, %Pool_Row_Loop_begin ], [ %max_2, %Pool_Col_Loop ]"   --->   Operation 84 'phi' 'max_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 85 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %Pool_Row_Loop_end, label %Pool_Col_Loop" [pool/pooling.cpp:23]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 87 'specloopname' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str5) nounwind" [pool/pooling.cpp:24]   --->   Operation 88 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind" [pool/pooling.cpp:25]   --->   Operation 89 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 90 [1/2] (3.25ns)   --->   "%max = load float* %conv_1_out_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 90 'load' 'max' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %max to i32" [pool/pooling.cpp:28]   --->   Operation 91 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 92 'partselect' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28 to i23" [pool/pooling.cpp:28]   --->   Operation 93 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %max_1 to i32" [pool/pooling.cpp:28]   --->   Operation 94 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 95 'partselect' 'tmp_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28_1 to i23" [pool/pooling.cpp:28]   --->   Operation 96 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (1.55ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp, -1" [pool/pooling.cpp:28]   --->   Operation 97 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln23)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (2.44ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28, 0" [pool/pooling.cpp:28]   --->   Operation 98 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln23)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pool/pooling.cpp:28]   --->   Operation 99 'or' 'or_ln28' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (1.55ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_6, -1" [pool/pooling.cpp:28]   --->   Operation 100 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln23)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (2.44ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_1, 0" [pool/pooling.cpp:28]   --->   Operation 101 'icmp' 'icmp_ln28_3' <Predicate = (!icmp_ln23)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pool/pooling.cpp:28]   --->   Operation 102 'or' 'or_ln28_1' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%and_ln28 = and i1 %or_ln28, %or_ln28_1" [pool/pooling.cpp:28]   --->   Operation 103 'and' 'and_ln28' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (6.78ns)   --->   "%tmp_7 = fcmp ogt float %max, %max_1" [pool/pooling.cpp:28]   --->   Operation 104 'fcmp' 'tmp_7' <Predicate = (!icmp_ln23)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_1 = and i1 %and_ln28, %tmp_7" [pool/pooling.cpp:28]   --->   Operation 105 'and' 'and_ln28_1' <Predicate = (!icmp_ln23)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.69ns) (out node of the LUT)   --->   "%max_2 = select i1 %and_ln28_1, float %max, float %max_1" [pool/pooling.cpp:28]   --->   Operation 106 'select' 'max_2' <Predicate = (!icmp_ln23)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str5, i32 %tmp_5) nounwind" [pool/pooling.cpp:32]   --->   Operation 107 'specregionend' 'empty_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "br label %5" [pool/pooling.cpp:23]   --->   Operation 108 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str3, i32 %tmp_4) nounwind" [pool/pooling.cpp:33]   --->   Operation 109 'specregionend' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "br label %4" [pool/pooling.cpp:20]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000]
spectopmodule_ln0   (spectopmodule    ) [ 000000000]
br_ln10             (br               ) [ 011111111]
f_0                 (phi              ) [ 001000000]
icmp_ln10           (icmp             ) [ 001111111]
empty               (speclooptripcount) [ 000000000]
f                   (add              ) [ 011111111]
br_ln10             (br               ) [ 000000000]
specloopname_ln11   (specloopname     ) [ 000000000]
tmp_1               (specregionbegin  ) [ 000111111]
zext_ln13           (zext             ) [ 000111111]
zext_ln13_1         (zext             ) [ 000111111]
br_ln13             (br               ) [ 001111111]
ret_ln39            (ret              ) [ 000000000]
r_0                 (phi              ) [ 000100000]
phi_mul             (phi              ) [ 000101111]
add_ln13            (add              ) [ 001111111]
icmp_ln13           (icmp             ) [ 001111111]
empty_4             (speclooptripcount) [ 000000000]
r                   (add              ) [ 001111111]
br_ln13             (br               ) [ 000000000]
specloopname_ln14   (specloopname     ) [ 000000000]
tmp_2               (specregionbegin  ) [ 000011111]
shl_ln              (bitconcatenate   ) [ 000011111]
br_ln16             (br               ) [ 001111111]
empty_12            (specregionend    ) [ 000000000]
br_ln10             (br               ) [ 011111111]
c_0                 (phi              ) [ 000011111]
icmp_ln16           (icmp             ) [ 001111111]
empty_5             (speclooptripcount) [ 000000000]
c                   (add              ) [ 001111111]
br_ln16             (br               ) [ 000000000]
specloopname_ln17   (specloopname     ) [ 000000000]
tmp_3               (specregionbegin  ) [ 000001111]
shl_ln1             (bitconcatenate   ) [ 000001111]
br_ln20             (br               ) [ 001111111]
empty_11            (specregionend    ) [ 000000000]
br_ln13             (br               ) [ 001111111]
max_0               (phi              ) [ 000001110]
mpr_0               (phi              ) [ 000001000]
zext_ln20           (zext             ) [ 000000000]
icmp_ln20           (icmp             ) [ 001111111]
empty_6             (speclooptripcount) [ 000000000]
mpr                 (add              ) [ 001111111]
br_ln20             (br               ) [ 000000000]
specloopname_ln21   (specloopname     ) [ 000000000]
tmp_4               (specregionbegin  ) [ 000000111]
i                   (add              ) [ 000000000]
zext_ln28           (zext             ) [ 000000000]
mul_ln28            (mul              ) [ 000000110]
br_ln23             (br               ) [ 001111111]
zext_ln35           (zext             ) [ 000000000]
add_ln35            (add              ) [ 000000000]
tmp_8               (bitconcatenate   ) [ 000000000]
zext_ln35_1         (zext             ) [ 000000000]
add_ln35_1          (add              ) [ 000000000]
zext_ln35_2         (zext             ) [ 000000000]
max_pool_1_out_addr (getelementptr    ) [ 000000000]
store_ln35          (store            ) [ 000000000]
empty_10            (specregionend    ) [ 000000000]
br_ln16             (br               ) [ 001111111]
mpc_0               (phi              ) [ 000000100]
icmp_ln23           (icmp             ) [ 001111111]
mpc                 (add              ) [ 001111111]
zext_ln23           (zext             ) [ 000000000]
j                   (add              ) [ 000000000]
zext_ln28_1         (zext             ) [ 000000000]
add_ln28            (add              ) [ 000000000]
tmp_9               (bitconcatenate   ) [ 000000000]
zext_ln28_2         (zext             ) [ 000000000]
add_ln28_1          (add              ) [ 000000000]
zext_ln28_3         (zext             ) [ 000000000]
conv_1_out_addr     (getelementptr    ) [ 000000110]
max_1               (phi              ) [ 001111111]
empty_7             (speclooptripcount) [ 000000000]
br_ln23             (br               ) [ 000000000]
specloopname_ln24   (specloopname     ) [ 000000000]
tmp_5               (specregionbegin  ) [ 000000000]
specpipeline_ln25   (specpipeline     ) [ 000000000]
max                 (load             ) [ 000000000]
bitcast_ln28        (bitcast          ) [ 000000000]
tmp                 (partselect       ) [ 000000000]
trunc_ln28          (trunc            ) [ 000000000]
bitcast_ln28_1      (bitcast          ) [ 000000000]
tmp_6               (partselect       ) [ 000000000]
trunc_ln28_1        (trunc            ) [ 000000000]
icmp_ln28           (icmp             ) [ 000000000]
icmp_ln28_1         (icmp             ) [ 000000000]
or_ln28             (or               ) [ 000000000]
icmp_ln28_2         (icmp             ) [ 000000000]
icmp_ln28_3         (icmp             ) [ 000000000]
or_ln28_1           (or               ) [ 000000000]
and_ln28            (and              ) [ 000000000]
tmp_7               (fcmp             ) [ 000000000]
and_ln28_1          (and              ) [ 000000000]
max_2               (select           ) [ 001111111]
empty_8             (specregionend    ) [ 000000000]
br_ln23             (br               ) [ 001111111]
empty_9             (specregionend    ) [ 000000000]
br_ln20             (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_1_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="max_pool_1_out_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="14" slack="0"/>
<pin id="96" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/5 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln35_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="13" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/5 "/>
</bind>
</comp>

<comp id="105" class="1004" name="conv_1_out_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="16" slack="0"/>
<pin id="109" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr/6 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="15" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max/6 "/>
</bind>
</comp>

<comp id="118" class="1005" name="f_0_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="1"/>
<pin id="120" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="f_0_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="6" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="r_0_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="1"/>
<pin id="131" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="r_0_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="4" slack="0"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/3 "/>
</bind>
</comp>

<comp id="140" class="1005" name="phi_mul_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="1"/>
<pin id="142" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="phi_mul_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="8" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="152" class="1005" name="c_0_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="1"/>
<pin id="154" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="c_0_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="4" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/4 "/>
</bind>
</comp>

<comp id="164" class="1005" name="max_0_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_0 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="max_0_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="32" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0/5 "/>
</bind>
</comp>

<comp id="177" class="1005" name="mpr_0_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="1"/>
<pin id="179" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="mpr_0_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="2" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/5 "/>
</bind>
</comp>

<comp id="188" class="1005" name="mpc_0_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="1"/>
<pin id="190" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="mpc_0_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="2" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0/6 "/>
</bind>
</comp>

<comp id="199" class="1005" name="max_1_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="max_1_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="2"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="32" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1/7 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_7_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln10_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="0" index="1" bw="6" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="f_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln13_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="0"/>
<pin id="231" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln13_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="0"/>
<pin id="235" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln13_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="5" slack="0"/>
<pin id="240" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln13_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="0" index="1" bw="3" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="r_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="shl_ln_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln16_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="0" index="1" bw="3" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="c_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="shl_ln1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="0" index="1" bw="4" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln20_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="0"/>
<pin id="285" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln20_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="2" slack="0"/>
<pin id="289" dir="0" index="1" bw="2" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="mpr_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="i_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="2" slack="0"/>
<pin id="301" dir="0" index="1" bw="5" slack="2"/>
<pin id="302" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln28_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="0"/>
<pin id="306" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="mul_ln28_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="0"/>
<pin id="310" dir="0" index="1" bw="6" slack="0"/>
<pin id="311" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln35_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="1"/>
<pin id="316" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln35_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="2"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_8_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="13" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln35_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="13" slack="0"/>
<pin id="334" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln35_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="13" slack="0"/>
<pin id="338" dir="0" index="1" bw="6" slack="3"/>
<pin id="339" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln35_2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="14" slack="0"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln23_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="0"/>
<pin id="348" dir="0" index="1" bw="2" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="mpc_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpc/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln23_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="0"/>
<pin id="360" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/6 "/>
</bind>
</comp>

<comp id="362" class="1004" name="j_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="2"/>
<pin id="364" dir="0" index="1" bw="2" slack="0"/>
<pin id="365" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln28_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln28_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="0"/>
<pin id="373" dir="0" index="1" bw="10" slack="1"/>
<pin id="374" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_9_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="15" slack="0"/>
<pin id="378" dir="0" index="1" bw="10" slack="0"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln28_2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="15" slack="0"/>
<pin id="386" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln28_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="6" slack="4"/>
<pin id="390" dir="0" index="1" bw="15" slack="0"/>
<pin id="391" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln28_3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="bitcast_ln28_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/7 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="0" index="2" bw="6" slack="0"/>
<pin id="406" dir="0" index="3" bw="6" slack="0"/>
<pin id="407" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="412" class="1004" name="trunc_ln28_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="bitcast_ln28_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_6_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="0" index="2" bw="6" slack="0"/>
<pin id="424" dir="0" index="3" bw="6" slack="0"/>
<pin id="425" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="trunc_ln28_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="icmp_ln28_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/7 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln28_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="23" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/7 "/>
</bind>
</comp>

<comp id="446" class="1004" name="or_ln28_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/7 "/>
</bind>
</comp>

<comp id="452" class="1004" name="icmp_ln28_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/7 "/>
</bind>
</comp>

<comp id="458" class="1004" name="icmp_ln28_3_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="23" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_3/7 "/>
</bind>
</comp>

<comp id="464" class="1004" name="or_ln28_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="and_ln28_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="and_ln28_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/7 "/>
</bind>
</comp>

<comp id="482" class="1004" name="max_2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="0"/>
<pin id="485" dir="0" index="2" bw="32" slack="0"/>
<pin id="486" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_2/7 "/>
</bind>
</comp>

<comp id="493" class="1005" name="f_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="6" slack="0"/>
<pin id="495" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="498" class="1005" name="zext_ln13_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="4"/>
<pin id="500" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="503" class="1005" name="zext_ln13_1_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="14" slack="3"/>
<pin id="505" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln13_1 "/>
</bind>
</comp>

<comp id="508" class="1005" name="add_ln13_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="0"/>
<pin id="510" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="516" class="1005" name="r_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="0"/>
<pin id="518" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="521" class="1005" name="shl_ln_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="2"/>
<pin id="523" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="529" class="1005" name="c_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="4" slack="0"/>
<pin id="531" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="534" class="1005" name="shl_ln1_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="5" slack="2"/>
<pin id="536" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="539" class="1005" name="icmp_ln20_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="1"/>
<pin id="541" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="543" class="1005" name="mpr_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="2" slack="0"/>
<pin id="545" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpr "/>
</bind>
</comp>

<comp id="548" class="1005" name="mul_ln28_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="10" slack="1"/>
<pin id="550" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28 "/>
</bind>
</comp>

<comp id="553" class="1005" name="icmp_ln23_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="1"/>
<pin id="555" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="557" class="1005" name="mpc_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="2" slack="0"/>
<pin id="559" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpc "/>
</bind>
</comp>

<comp id="562" class="1005" name="conv_1_out_addr_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="15" slack="1"/>
<pin id="564" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr "/>
</bind>
</comp>

<comp id="567" class="1005" name="max_2_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="0"/>
<pin id="569" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="max_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="66" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="66" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="144" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="156" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="168" pin="4"/><net_sink comp="99" pin=1"/></net>

<net id="176"><net_src comp="168" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="180"><net_src comp="50" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="50" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="199" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="209"><net_src comp="164" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="203" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="215"><net_src comp="112" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="203" pin="4"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="122" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="12" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="122" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="18" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="122" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="122" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="144" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="30" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="133" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="133" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="36" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="133" pin="4"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="42" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="267"><net_src comp="156" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="32" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="156" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="36" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="40" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="156" pin="4"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="42" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="181" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="181" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="52" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="181" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="56" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="283" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="60" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="152" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="140" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="314" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="62" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="318" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="64" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="335"><net_src comp="324" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="336" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="350"><net_src comp="192" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="52" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="192" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="56" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="192" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="362" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="367" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="68" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="371" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="64" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="387"><net_src comp="376" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="388" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="401"><net_src comp="112" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="408"><net_src comp="82" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="398" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="84" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="86" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="415"><net_src comp="398" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="203" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="82" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="416" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="84" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="429"><net_src comp="86" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="433"><net_src comp="416" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="402" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="88" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="412" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="90" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="434" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="420" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="88" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="430" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="90" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="452" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="446" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="464" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="211" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="487"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="112" pin="3"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="203" pin="4"/><net_sink comp="482" pin=2"/></net>

<net id="496"><net_src comp="223" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="501"><net_src comp="229" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="506"><net_src comp="233" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="511"><net_src comp="237" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="519"><net_src comp="249" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="524"><net_src comp="255" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="532"><net_src comp="269" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="537"><net_src comp="275" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="542"><net_src comp="287" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="293" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="551"><net_src comp="308" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="556"><net_src comp="346" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="352" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="565"><net_src comp="105" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="570"><net_src comp="482" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="203" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_1_out | {5 }
 - Input state : 
	Port: max_pool_1 : conv_1_out | {6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		f : 1
		br_ln10 : 2
		zext_ln13 : 1
		zext_ln13_1 : 1
	State 3
		add_ln13 : 1
		icmp_ln13 : 1
		r : 1
		br_ln13 : 2
		shl_ln : 1
	State 4
		icmp_ln16 : 1
		c : 1
		br_ln16 : 2
		shl_ln1 : 1
	State 5
		zext_ln20 : 1
		icmp_ln20 : 1
		mpr : 1
		br_ln20 : 2
		i : 2
		zext_ln28 : 3
		mul_ln28 : 4
		add_ln35 : 1
		tmp_8 : 2
		zext_ln35_1 : 3
		add_ln35_1 : 4
		zext_ln35_2 : 5
		max_pool_1_out_addr : 6
		store_ln35 : 7
	State 6
		icmp_ln23 : 1
		mpc : 1
		zext_ln23 : 1
		j : 2
		zext_ln28_1 : 3
		add_ln28 : 4
		tmp_9 : 5
		zext_ln28_2 : 6
		add_ln28_1 : 7
		zext_ln28_3 : 8
		conv_1_out_addr : 9
		max : 10
	State 7
		bitcast_ln28 : 1
		tmp : 2
		trunc_ln28 : 2
		bitcast_ln28_1 : 1
		tmp_6 : 2
		trunc_ln28_1 : 2
		icmp_ln28 : 3
		icmp_ln28_1 : 3
		or_ln28 : 4
		icmp_ln28_2 : 3
		icmp_ln28_3 : 3
		or_ln28_1 : 4
		and_ln28 : 4
		tmp_7 : 1
		and_ln28_1 : 4
		max_2 : 4
		empty_8 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |     tmp_7_fu_211    |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|          |       f_fu_223      |    0    |    0    |    15   |
|          |   add_ln13_fu_237   |    0    |    0    |    15   |
|          |       r_fu_249      |    0    |    0    |    13   |
|          |       c_fu_269      |    0    |    0    |    13   |
|          |      mpr_fu_293     |    0    |    0    |    10   |
|    add   |       i_fu_299      |    0    |    0    |    15   |
|          |   add_ln35_fu_318   |    0    |    0    |    15   |
|          |  add_ln35_1_fu_336  |    0    |    0    |    17   |
|          |      mpc_fu_352     |    0    |    0    |    10   |
|          |       j_fu_362      |    0    |    0    |    15   |
|          |   add_ln28_fu_371   |    0    |    0    |    14   |
|          |  add_ln28_1_fu_388  |    0    |    0    |    21   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln10_fu_217  |    0    |    0    |    11   |
|          |   icmp_ln13_fu_243  |    0    |    0    |    9    |
|          |   icmp_ln16_fu_263  |    0    |    0    |    9    |
|          |   icmp_ln20_fu_287  |    0    |    0    |    8    |
|   icmp   |   icmp_ln23_fu_346  |    0    |    0    |    8    |
|          |   icmp_ln28_fu_434  |    0    |    0    |    11   |
|          |  icmp_ln28_1_fu_440 |    0    |    0    |    18   |
|          |  icmp_ln28_2_fu_452 |    0    |    0    |    11   |
|          |  icmp_ln28_3_fu_458 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|  select  |     max_2_fu_482    |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    mul   |   mul_ln28_fu_308   |    0    |    0    |    26   |
|----------|---------------------|---------|---------|---------|
|    or    |    or_ln28_fu_446   |    0    |    0    |    2    |
|          |   or_ln28_1_fu_464  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln28_fu_470   |    0    |    0    |    2    |
|          |  and_ln28_1_fu_476  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln13_fu_229  |    0    |    0    |    0    |
|          |  zext_ln13_1_fu_233 |    0    |    0    |    0    |
|          |   zext_ln20_fu_283  |    0    |    0    |    0    |
|          |   zext_ln28_fu_304  |    0    |    0    |    0    |
|          |   zext_ln35_fu_314  |    0    |    0    |    0    |
|   zext   |  zext_ln35_1_fu_332 |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_341 |    0    |    0    |    0    |
|          |   zext_ln23_fu_358  |    0    |    0    |    0    |
|          |  zext_ln28_1_fu_367 |    0    |    0    |    0    |
|          |  zext_ln28_2_fu_384 |    0    |    0    |    0    |
|          |  zext_ln28_3_fu_393 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    shl_ln_fu_255    |    0    |    0    |    0    |
|bitconcatenate|    shl_ln1_fu_275   |    0    |    0    |    0    |
|          |     tmp_8_fu_324    |    0    |    0    |    0    |
|          |     tmp_9_fu_376    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_402     |    0    |    0    |    0    |
|          |     tmp_6_fu_420    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln28_fu_412  |    0    |    0    |    0    |
|          | trunc_ln28_1_fu_430 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    0    |    66   |   581   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln13_reg_508   |    8   |
|      c_0_reg_152      |    4   |
|       c_reg_529       |    4   |
|conv_1_out_addr_reg_562|   15   |
|      f_0_reg_118      |    6   |
|       f_reg_493       |    6   |
|   icmp_ln20_reg_539   |    1   |
|   icmp_ln23_reg_553   |    1   |
|     max_0_reg_164     |   32   |
|     max_1_reg_199     |   32   |
|     max_2_reg_567     |   32   |
|     mpc_0_reg_188     |    2   |
|      mpc_reg_557      |    2   |
|     mpr_0_reg_177     |    2   |
|      mpr_reg_543      |    2   |
|    mul_ln28_reg_548   |   10   |
|    phi_mul_reg_140    |    8   |
|      r_0_reg_129      |    4   |
|       r_reg_516       |    4   |
|    shl_ln1_reg_534    |    5   |
|     shl_ln_reg_521    |    5   |
|  zext_ln13_1_reg_503  |   14   |
|   zext_ln13_reg_498   |   16   |
+-----------------------+--------+
|         Total         |   215  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_112 |  p0  |   2  |  15  |   30   ||    9    |
|  phi_mul_reg_140  |  p0  |   2  |   8  |   16   ||    9    |
|    c_0_reg_152    |  p0  |   2  |   4  |    8   ||    9    |
|   max_0_reg_164   |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   118  ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   581  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   215  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   281  |   617  |
+-----------+--------+--------+--------+--------+
