Digital processor FPGA test project file

This priject contains currently only some basic 50MHz input clock divider test.
It is at the beginning mostly used for setting up the VIVADO integraded logic analyzer.

Please feel free to add your custom code and subit a pull request.

