Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Mar 20 15:51:56 2024
| Host         : CDF-J5WCG42 running 64-bit major release  (build 9200)
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 5
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay                   | 1          |
| XDCC-5    | Warning  | User Non-Timing constraint/property overwritten | 4          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on led_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

XDCC-5#1 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[0] overrides a previous user property.
New Source: c:/Users/photquant/VivadoProjects/Tutorials/redpitaya_guide-master/cfg/ports.xdc (Line: 111)
Previous Source: c:/Users/photquant/VivadoProjects/Tutorials/redpitaya_guide-master/cfg/ports.xdc (Line: 99)
Related violations: <none>

XDCC-5#2 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[1] overrides a previous user property.
New Source: c:/Users/photquant/VivadoProjects/Tutorials/redpitaya_guide-master/cfg/ports.xdc (Line: 111)
Previous Source: c:/Users/photquant/VivadoProjects/Tutorials/redpitaya_guide-master/cfg/ports.xdc (Line: 99)
Related violations: <none>

XDCC-5#3 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[2] overrides a previous user property.
New Source: c:/Users/photquant/VivadoProjects/Tutorials/redpitaya_guide-master/cfg/ports.xdc (Line: 111)
Previous Source: c:/Users/photquant/VivadoProjects/Tutorials/redpitaya_guide-master/cfg/ports.xdc (Line: 99)
Related violations: <none>

XDCC-5#4 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[3] overrides a previous user property.
New Source: c:/Users/photquant/VivadoProjects/Tutorials/redpitaya_guide-master/cfg/ports.xdc (Line: 111)
Previous Source: c:/Users/photquant/VivadoProjects/Tutorials/redpitaya_guide-master/cfg/ports.xdc (Line: 99)
Related violations: <none>


