$date
	Sun Nov 17 22:51:19 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module readout_seq_tb $end
$var wire 1 ! nre2 $end
$var wire 1 " nre1 $end
$var wire 1 # finished $end
$var wire 1 $ adc $end
$var reg 1 % clk $end
$var reg 1 & enable $end
$var reg 1 ' reset $end
$scope module test_seq $end
$var wire 1 % clk $end
$var wire 1 & enable $end
$var wire 1 ' reset $end
$var wire 1 # finished $end
$var reg 1 $ adc $end
$var reg 1 " nre1 $end
$var reg 1 ! nre2 $end
$var reg 4 ( step [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
0'
0&
0%
0$
x#
1"
1!
$end
#1
1%
#2
0%
#3
1%
#4
0%
#5
0#
b0 (
1%
1'
#6
0%
#7
1%
0'
#8
0%
#9
1%
#10
0%
#11
0"
b1 (
1%
1&
#12
0%
#13
1$
b10 (
1%
#14
0%
#15
0$
b11 (
1%
#16
0%
#17
1"
b100 (
1%
#18
0%
#19
0!
b101 (
1%
#20
0%
#21
1$
b110 (
1%
#22
0%
#23
0$
b111 (
1%
#24
0%
#25
1#
1!
b1000 (
1%
#26
0%
#27
1%
#28
0%
#29
1%
#30
0%
#31
1%
0&
#32
0%
#33
1%
#34
0%
#35
1%
1&
#36
0#
b0 (
0%
1'
#37
1%
#38
0%
#39
0"
b1 (
1%
0'
#40
0%
#41
1$
b10 (
1%
#42
0%
#43
1%
0&
#44
0%
#45
1%
#46
0%
#47
1%
