{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705569817673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705569817683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 18 10:23:37 2024 " "Processing started: Thu Jan 18 10:23:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705569817683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569817683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569817684 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705569818996 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705569818997 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "lab3.qsys " "Elaborating Platform Designer system entity \"lab3.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569832098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:56 Progress: Loading Ndiaye_lab3/lab3.qsys " "2024.01.18.10:23:56 Progress: Loading Ndiaye_lab3/lab3.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569836172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:56 Progress: Reading input file " "2024.01.18.10:23:56 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569836987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:57 Progress: Adding clk_0 \[clock_source 18.1\] " "2024.01.18.10:23:57 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569837073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:57 Progress: Parameterizing module clk_0 " "2024.01.18.10:23:57 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569837940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:57 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2024.01.18.10:23:57 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569837941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:58 Progress: Parameterizing module jtag_uart_0 " "2024.01.18.10:23:58 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569838019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:58 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2024.01.18.10:23:58 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569838021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:58 Progress: Parameterizing module nios2_gen2_0 " "2024.01.18.10:23:58 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569838226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:58 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2024.01.18.10:23:58 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569838232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:58 Progress: Parameterizing module onchip_memory2_0 " "2024.01.18.10:23:58 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569838257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:58 Progress: Adding opencores_i2c_0 \[opencores_i2c 9.1\] " "2024.01.18.10:23:58 Progress: Adding opencores_i2c_0 \[opencores_i2c 9.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569838258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:58 Progress: Parameterizing module opencores_i2c_0 " "2024.01.18.10:23:58 Progress: Parameterizing module opencores_i2c_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569838781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:58 Progress: Adding pio_0 \[altera_avalon_pio 18.1\] " "2024.01.18.10:23:58 Progress: Adding pio_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569838781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:58 Progress: Parameterizing module pio_0 " "2024.01.18.10:23:58 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569838801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:58 Progress: Adding pio_1 \[altera_avalon_pio 18.1\] " "2024.01.18.10:23:58 Progress: Adding pio_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569838802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:58 Progress: Parameterizing module pio_1 " "2024.01.18.10:23:58 Progress: Parameterizing module pio_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569838802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:58 Progress: Adding pio_2 \[altera_avalon_pio 18.1\] " "2024.01.18.10:23:58 Progress: Adding pio_2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569838802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:58 Progress: Parameterizing module pio_2 " "2024.01.18.10:23:58 Progress: Parameterizing module pio_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569838803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:58 Progress: Adding pio_3 \[altera_avalon_pio 18.1\] " "2024.01.18.10:23:58 Progress: Adding pio_3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569838803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:58 Progress: Parameterizing module pio_3 " "2024.01.18.10:23:58 Progress: Parameterizing module pio_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569838804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:58 Progress: Adding pio_4 \[altera_avalon_pio 18.1\] " "2024.01.18.10:23:58 Progress: Adding pio_4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569838805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:58 Progress: Parameterizing module pio_4 " "2024.01.18.10:23:58 Progress: Parameterizing module pio_4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569838805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:58 Progress: Adding pio_5 \[altera_avalon_pio 18.1\] " "2024.01.18.10:23:58 Progress: Adding pio_5 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569838806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:58 Progress: Parameterizing module pio_5 " "2024.01.18.10:23:58 Progress: Parameterizing module pio_5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569838806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:58 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2024.01.18.10:23:58 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569838808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:58 Progress: Parameterizing module timer_0 " "2024.01.18.10:23:58 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569838855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:58 Progress: Building connections " "2024.01.18.10:23:58 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569838856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:58 Progress: Parameterizing connections " "2024.01.18.10:23:58 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569838911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:58 Progress: Validating " "2024.01.18.10:23:58 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569838912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.18.10:23:59 Progress: Done reading input file " "2024.01.18.10:23:59 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569839952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Lab3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569841948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab3.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab3.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569841949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab3: Generating lab3 \"lab3\" for QUARTUS_SYNTH " "Lab3: Generating lab3 \"lab3\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569842828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'lab3_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'lab3_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569851074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab3_jtag_uart_0 --dir=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0002_jtag_uart_0_gen//lab3_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab3_jtag_uart_0 --dir=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0002_jtag_uart_0_gen//lab3_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569851074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'lab3_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'lab3_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569852153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"lab3\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"lab3\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569852168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"lab3\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"lab3\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569853242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'lab3_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'lab3_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569853247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab3_onchip_memory2_0 --dir=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0003_onchip_memory2_0_gen//lab3_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab3_onchip_memory2_0 --dir=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0003_onchip_memory2_0_gen//lab3_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569853247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'lab3_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'lab3_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569853501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"lab3\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"lab3\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569853509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Opencores_i2c_0: \"lab3\" instantiated opencores_i2c \"opencores_i2c_0\" " "Opencores_i2c_0: \"lab3\" instantiated opencores_i2c \"opencores_i2c_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569853562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'lab3_pio_0' " "Pio_0: Starting RTL generation for module 'lab3_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569853568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_pio_0 --dir=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0005_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0005_pio_0_gen//lab3_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_pio_0 --dir=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0005_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0005_pio_0_gen//lab3_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569853569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'lab3_pio_0' " "Pio_0: Done RTL generation for module 'lab3_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569853877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"lab3\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"lab3\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569853908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Starting RTL generation for module 'lab3_pio_1' " "Pio_1: Starting RTL generation for module 'lab3_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569853915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_pio_1 --dir=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0006_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0006_pio_1_gen//lab3_pio_1_component_configuration.pl  --do_build_sim=0  \] " "Pio_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_pio_1 --dir=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0006_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0006_pio_1_gen//lab3_pio_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569853915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Done RTL generation for module 'lab3_pio_1' " "Pio_1: Done RTL generation for module 'lab3_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569854188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: \"lab3\" instantiated altera_avalon_pio \"pio_1\" " "Pio_1: \"lab3\" instantiated altera_avalon_pio \"pio_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569854201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_2: Starting RTL generation for module 'lab3_pio_2' " "Pio_2: Starting RTL generation for module 'lab3_pio_2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569854209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_2:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_pio_2 --dir=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0007_pio_2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0007_pio_2_gen//lab3_pio_2_component_configuration.pl  --do_build_sim=0  \] " "Pio_2:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_pio_2 --dir=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0007_pio_2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0007_pio_2_gen//lab3_pio_2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569854211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_2: Done RTL generation for module 'lab3_pio_2' " "Pio_2: Done RTL generation for module 'lab3_pio_2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569854405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_2: \"lab3\" instantiated altera_avalon_pio \"pio_2\" " "Pio_2: \"lab3\" instantiated altera_avalon_pio \"pio_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569854416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_5: Starting RTL generation for module 'lab3_pio_5' " "Pio_5: Starting RTL generation for module 'lab3_pio_5'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569854420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_5:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_pio_5 --dir=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0008_pio_5_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0008_pio_5_gen//lab3_pio_5_component_configuration.pl  --do_build_sim=0  \] " "Pio_5:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_pio_5 --dir=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0008_pio_5_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0008_pio_5_gen//lab3_pio_5_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569854420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_5: Done RTL generation for module 'lab3_pio_5' " "Pio_5: Done RTL generation for module 'lab3_pio_5'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569854603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_5: \"lab3\" instantiated altera_avalon_pio \"pio_5\" " "Pio_5: \"lab3\" instantiated altera_avalon_pio \"pio_5\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569854613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'lab3_timer_0' " "Timer_0: Starting RTL generation for module 'lab3_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569854621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab3_timer_0 --dir=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0009_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0009_timer_0_gen//lab3_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab3_timer_0 --dir=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0009_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0009_timer_0_gen//lab3_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569854621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'lab3_timer_0' " "Timer_0: Done RTL generation for module 'lab3_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569854883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"lab3\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"lab3\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569854893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569862875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569863359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569863861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569864334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569864786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569865235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569865704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569866199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569866664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569867152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569867662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"lab3\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"lab3\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569876873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"lab3\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"lab3\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569876888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"lab3\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"lab3\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569876925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'lab3_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'lab3_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569876942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab3_nios2_gen2_0_cpu --dir=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0012_cpu_gen//lab3_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab3_nios2_gen2_0_cpu --dir=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/22170/AppData/Local/Temp/alt9740_5505165037781102851.dir/0012_cpu_gen//lab3_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569876942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.18 10:24:38 (*) Starting Nios II generation " "Cpu: # 2024.01.18 10:24:38 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569880912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.18 10:24:38 (*)   Checking for plaintext license. " "Cpu: # 2024.01.18 10:24:38 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569880912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.18 10:24:39 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2024.01.18 10:24:39 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569880912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.18 10:24:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.01.18 10:24:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569880912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.18 10:24:39 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.01.18 10:24:39 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569880912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.18 10:24:39 (*)   Plaintext license not found. " "Cpu: # 2024.01.18 10:24:39 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569880912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.18 10:24:39 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2024.01.18 10:24:39 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569880912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.18 10:24:39 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.01.18 10:24:39 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569880912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.18 10:24:39 (*)   Creating all objects for CPU " "Cpu: # 2024.01.18 10:24:39 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569880912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.18 10:24:40 (*)   Generating RTL from CPU objects " "Cpu: # 2024.01.18 10:24:40 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569880913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.18 10:24:40 (*)   Creating plain-text RTL " "Cpu: # 2024.01.18 10:24:40 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569880913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.18 10:24:40 (*) Done Nios II generation " "Cpu: # 2024.01.18 10:24:40 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569880913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'lab3_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'lab3_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569880913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569880920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569880937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569880948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569880958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569880977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569880993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569881023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569881039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569881056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569881071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569881085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569881089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569881119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569881134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569881151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569881154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569881169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569881169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569881191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569881191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569882669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569882706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab3: Done \"lab3\" with 32 modules, 49 files " "Lab3: Done \"lab3\" with 32 modules, 49 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569882707 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "lab3.qsys " "Finished elaborating Platform Designer system entity \"lab3.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569884827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_vhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3_vhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3_vhd-rtl " "Found design unit 1: lab3_vhd-rtl" {  } { { "lab3_vhd.vhd" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/lab3_vhd.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887063 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3_vhd " "Found entity 1: lab3_vhd" {  } { { "lab3_vhd.vhd" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/lab3_vhd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_7_seg-Behavioral " "Found design unit 1: bin_to_7_seg-Behavioral" {  } { { "bin_to_7_seg.vhd" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/bin_to_7_seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887073 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_7_seg " "Found entity 1: bin_to_7_seg" {  } { { "bin_to_7_seg.vhd" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/bin_to_7_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_7_seg_virgule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_7_seg_virgule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_7_seg_virgule-Behavioral " "Found design unit 1: bin_to_7_seg_virgule-Behavioral" {  } { { "bin_to_7_seg_virgule.vhd" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/bin_to_7_seg_virgule.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887083 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_7_seg_virgule " "Found entity 1: bin_to_7_seg_virgule" {  } { { "bin_to_7_seg_virgule.vhd" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/bin_to_7_seg_virgule.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "db/ip/lab3/lab3.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/lab3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/lab3/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab3/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/lab3/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887129 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/lab3/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/lab3/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/lab3/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/lab3/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/lab3/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/lab3/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/lab3/submodules/altera_reset_controller.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/lab3/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887218 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state db/ip/lab3/submodules/i2c_master_bit_ctrl.v(181) " "Unrecognized synthesis attribute \"enum_state\" at db/ip/lab3/submodules/i2c_master_bit_ctrl.v(181)" {  } { { "db/ip/lab3/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_bit_ctrl.v" 181 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "db/ip/lab3/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_bit_ctrl.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "db/ip/lab3/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "db/ip/lab3/submodules/i2c_master_top.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_top.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_irq_mapper " "Found entity 1: lab3_irq_mapper" {  } { { "db/ip/lab3/submodules/lab3_irq_mapper.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/lab3/submodules/lab3_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab3_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887306 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_jtag_uart_0_scfifo_w " "Found entity 2: lab3_jtag_uart_0_scfifo_w" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887306 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab3_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab3_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887306 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab3_jtag_uart_0_scfifo_r " "Found entity 4: lab3_jtag_uart_0_scfifo_r" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887306 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab3_jtag_uart_0 " "Found entity 5: lab3_jtag_uart_0" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0 " "Found entity 1: lab3_mm_interconnect_0" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab3_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_cmd_demux " "Found entity 1: lab3_mm_interconnect_0_cmd_demux" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab3_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_cmd_mux " "Found entity 1: lab3_mm_interconnect_0_cmd_mux" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_cmd_mux_002 " "Found entity 1: lab3_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887449 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705569887463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705569887463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_router_default_decode " "Found entity 1: lab3_mm_interconnect_0_router_default_decode" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887467 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_router " "Found entity 2: lab3_mm_interconnect_0_router" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705569887470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705569887470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab3_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887474 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_router_001 " "Found entity 2: lab3_mm_interconnect_0_router_001" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705569887477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705569887478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab3_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887481 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_router_002 " "Found entity 2: lab3_mm_interconnect_0_router_002" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887481 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705569887485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705569887486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_router_004_default_decode " "Found entity 1: lab3_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887490 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_router_004 " "Found entity 2: lab3_mm_interconnect_0_router_004" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_rsp_demux " "Found entity 1: lab3_mm_interconnect_0_rsp_demux" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_rsp_mux " "Found entity 1: lab3_mm_interconnect_0_rsp_mux" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab3_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_nios2_gen2_0 " "Found entity 1: lab3_nios2_gen2_0" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab3_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887603 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab3_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887603 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab3_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab3_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887603 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab3_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab3_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887603 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab3_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab3_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887603 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab3_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab3_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887603 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab3_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab3_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887603 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab3_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab3_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887603 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab3_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab3_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887603 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887603 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887603 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887603 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab3_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab3_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887603 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab3_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab3_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887603 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab3_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab3_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887603 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab3_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab3_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887603 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab3_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab3_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887603 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab3_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab3_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887603 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab3_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab3_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887603 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab3_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab3_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887603 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab3_nios2_gen2_0_cpu " "Found entity 21: lab3_nios2_gen2_0_cpu" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab3_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab3_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab3_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab3_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_onchip_memory2_0 " "Found entity 1: lab3_onchip_memory2_0" {  } { { "db/ip/lab3/submodules/lab3_onchip_memory2_0.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_pio_0 " "Found entity 1: lab3_pio_0" {  } { { "db/ip/lab3/submodules/lab3_pio_0.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_pio_1 " "Found entity 1: lab3_pio_1" {  } { { "db/ip/lab3/submodules/lab3_pio_1.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_pio_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_pio_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_pio_2 " "Found entity 1: lab3_pio_2" {  } { { "db/ip/lab3/submodules/lab3_pio_2.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_pio_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_pio_5.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_pio_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_pio_5 " "Found entity 1: lab3_pio_5" {  } { { "db/ip/lab3/submodules/lab3_pio_5.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_pio_5.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/lab3_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/lab3_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_timer_0 " "Found entity 1: lab3_timer_0" {  } { { "db/ip/lab3/submodules/lab3_timer_0.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/opencores_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3/submodules/opencores_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 opencores_i2c " "Found entity 1: opencores_i2c" {  } { { "db/ip/lab3/submodules/opencores_i2c.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/opencores_i2c.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569887713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3/submodules/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3/submodules/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569887716 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_vhd " "Elaborating entity \"lab3_vhd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705569887880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3 lab3:u0 " "Elaborating entity \"lab3\" for hierarchy \"lab3:u0\"" {  } { { "lab3_vhd.vhd" "u0" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/lab3_vhd.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569887920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_jtag_uart_0 lab3:u0\|lab3_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab3_jtag_uart_0\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/lab3/lab3.v" "jtag_uart_0" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/lab3.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569887951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_jtag_uart_0_scfifo_w lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w " "Elaborating entity \"lab3_jtag_uart_0_scfifo_w\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "the_lab3_jtag_uart_0_scfifo_w" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569887967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "wfifo" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569888411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569888420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569888421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569888421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569888421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569888421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569888421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569888421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569888421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569888421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569888421 ""}  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705569888421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569888517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569888517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569888521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569888557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569888557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569888561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569888596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569888596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569888603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569888673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569888673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569888680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569888768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569888768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569888775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569888848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569888848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569888854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_jtag_uart_0_scfifo_r lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_r:the_lab3_jtag_uart_0_scfifo_r " "Elaborating entity \"lab3_jtag_uart_0_scfifo_r\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|lab3_jtag_uart_0_scfifo_r:the_lab3_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "the_lab3_jtag_uart_0_scfifo_r" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569888881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "lab3_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569889284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569889307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569889307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569889307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569889307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569889307 ""}  } { { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705569889307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569889493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab3:u0\|lab3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab3_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569889668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0 lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab3_nios2_gen2_0\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/lab3/lab3.v" "nios2_gen2_0" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/lab3.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569889725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab3_nios2_gen2_0_cpu\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0.v" "cpu" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569889737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_test_bench lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_test_bench:the_lab3_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab3_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_test_bench:the_lab3_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569889867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_register_bank_a_module lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab3_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "lab3_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569889886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890044 ""}  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705569890044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569890111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569890111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_register_bank_b_module lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_b_module:lab3_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab3_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_register_bank_b_module:lab3_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "lab3_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_debug lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_debug:the_lab3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890302 ""}  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705569890302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_break lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_break:the_lab3_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_break:the_lab3_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_xbrk lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab3_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab3_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_dbrk lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab3_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab3_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_itrace lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab3_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab3_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_dtrace lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab3_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab3_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_td_mode lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab3_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab3_nios2_gen2_0_cpu_nios2_oci_td_mode:lab3_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab3_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab3_nios2_gen2_0_cpu_nios2_oci_td_mode:lab3_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "lab3_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_fifo lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo\|lab3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo\|lab3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo\|lab3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_pib lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_pib:the_lab3_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_pib:the_lab3_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_oci_im lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_im:the_lab3_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_oci_im:the_lab3_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_avalon_reg lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_nios2_ocimem lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab3_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_ociram_sp_ram_module lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab3_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "lab3_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890648 ""}  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705569890648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569890714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569890714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem\|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_debug_slave_wrapper lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab3_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_debug_slave_tck lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|lab3_nios2_gen2_0_cpu_debug_slave_tck:the_lab3_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab3_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|lab3_nios2_gen2_0_cpu_debug_slave_tck:the_lab3_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab3_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_nios2_gen2_0_cpu_debug_slave_sysclk lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|lab3_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab3_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|lab3_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab3_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569890928 ""}  } { { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705569890928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890938 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab3:u0\|lab3_nios2_gen2_0:nios2_gen2_0\|lab3_nios2_gen2_0_cpu:cpu\|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci\|lab3_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_onchip_memory2_0 lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab3_onchip_memory2_0\" for hierarchy \"lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/lab3/lab3.v" "onchip_memory2_0" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/lab3.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569890997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab3/submodules/lab3_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569891024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab3/submodules/lab3_onchip_memory2_0.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569891036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569891036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569891036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569891036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10000 " "Parameter \"maximum_depth\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569891036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569891036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569891036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569891036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569891036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569891036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569891036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569891036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569891036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705569891036 ""}  } { { "db/ip/lab3/submodules/lab3_onchip_memory2_0.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705569891036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_knc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_knc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_knc1 " "Found entity 1: altsyncram_knc1" {  } { { "db/altsyncram_knc1.tdf" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/altsyncram_knc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569891109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569891109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_knc1 lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated " "Elaborating entity \"altsyncram_knc1\" for hierarchy \"lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569891114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/decode_97a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569891205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569891205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_knc1.tdf" "decode3" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/altsyncram_knc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569891211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/mux_63b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569891279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569891279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_63b lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated\|mux_63b:mux2 " "Elaborating entity \"mux_63b\" for hierarchy \"lab3:u0\|lab3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_knc1:auto_generated\|mux_63b:mux2\"" {  } { { "db/altsyncram_knc1.tdf" "mux2" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/altsyncram_knc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569891284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opencores_i2c lab3:u0\|opencores_i2c:opencores_i2c_0 " "Elaborating entity \"opencores_i2c\" for hierarchy \"lab3:u0\|opencores_i2c:opencores_i2c_0\"" {  } { { "db/ip/lab3/lab3.v" "opencores_i2c_0" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/lab3.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569891307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst " "Elaborating entity \"i2c_master_top\" for hierarchy \"lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\"" {  } { { "db/ip/lab3/submodules/opencores_i2c.v" "i2c_master_top_inst" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/opencores_i2c.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569891320 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 i2c_master_top.v(213) " "Verilog HDL assignment warning at i2c_master_top.v(213): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/lab3/submodules/i2c_master_top.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_top.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705569891322 "|lab3_vhd|lab3:u0|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "db/ip/lab3/submodules/i2c_master_top.v" "byte_controller" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_top.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569891337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"lab3:u0\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "db/ip/lab3/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569891349 ""}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_master_bit_ctrl.v(361) " "Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(361): ignoring full_case attribute on case statement with explicit default case item" {  } { { "db/ip/lab3/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_bit_ctrl.v" 361 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1705569891351 "|lab3_vhd|lab3:u0|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(361) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(361): all case item expressions in this case statement are onehot" {  } { { "db/ip/lab3/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_bit_ctrl.v" 361 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1705569891352 "|lab3_vhd|lab3:u0|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "i2c_master_bit_ctrl.v(357) " "Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(357): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "db/ip/lab3/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/i2c_master_bit_ctrl.v" 357 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1705569891352 "|lab3_vhd|lab3:u0|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_pio_0 lab3:u0\|lab3_pio_0:pio_0 " "Elaborating entity \"lab3_pio_0\" for hierarchy \"lab3:u0\|lab3_pio_0:pio_0\"" {  } { { "db/ip/lab3/lab3.v" "pio_0" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/lab3.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569891373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_pio_1 lab3:u0\|lab3_pio_1:pio_1 " "Elaborating entity \"lab3_pio_1\" for hierarchy \"lab3:u0\|lab3_pio_1:pio_1\"" {  } { { "db/ip/lab3/lab3.v" "pio_1" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/lab3.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569891386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_pio_2 lab3:u0\|lab3_pio_2:pio_2 " "Elaborating entity \"lab3_pio_2\" for hierarchy \"lab3:u0\|lab3_pio_2:pio_2\"" {  } { { "db/ip/lab3/lab3.v" "pio_2" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/lab3.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569891396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_pio_5 lab3:u0\|lab3_pio_5:pio_5 " "Elaborating entity \"lab3_pio_5\" for hierarchy \"lab3:u0\|lab3_pio_5:pio_5\"" {  } { { "db/ip/lab3/lab3.v" "pio_5" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/lab3.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569891414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_timer_0 lab3:u0\|lab3_timer_0:timer_0 " "Elaborating entity \"lab3_timer_0\" for hierarchy \"lab3:u0\|lab3_timer_0:timer_0\"" {  } { { "db/ip/lab3/lab3.v" "timer_0" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/lab3.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569891426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab3_mm_interconnect_0\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/lab3/lab3.v" "mm_interconnect_0" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/lab3.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569891448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569891748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569891762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569891778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:opencores_i2c_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:opencores_i2c_0_avalon_slave_0_translator\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "opencores_i2c_0_avalon_slave_0_translator" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 1043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569891795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569891809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569891827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 1235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569891841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 1491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569891868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 1700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569891888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 1781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569891903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 1865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569891915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/lab3/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569891935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 1906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569891951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router:router " "Elaborating entity \"lab3_mm_interconnect_0_router\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router:router\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "router" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 3172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569892047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_default_decode lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router:router\|lab3_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab3_mm_interconnect_0_router_default_decode\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router:router\|lab3_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569892075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_001 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab3_mm_interconnect_0_router_001\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "router_001" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 3188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569892087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_001_default_decode lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_001:router_001\|lab3_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab3_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_001:router_001\|lab3_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569892105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_002 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab3_mm_interconnect_0_router_002\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "router_002" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 3204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569892114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_002_default_decode lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_002:router_002\|lab3_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab3_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_002:router_002\|lab3_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569892125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_004 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"lab3_mm_interconnect_0_router_004\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "router_004" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 3236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569892141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_router_004_default_decode lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_004:router_004\|lab3_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"lab3_mm_interconnect_0_router_004_default_decode\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_router_004:router_004\|lab3_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569892153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_cmd_demux lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab3_mm_interconnect_0_cmd_demux\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569892214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_cmd_demux_001 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab3_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 3464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569892243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_cmd_mux lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab3_mm_interconnect_0_cmd_mux\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 3481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569892263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_cmd_mux_002 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"lab3_mm_interconnect_0_cmd_mux_002\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 3521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569892281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569892307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/lab3/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569892321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_rsp_demux lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab3_mm_interconnect_0_rsp_demux\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 3680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569892359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_rsp_mux lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab3_mm_interconnect_0_rsp_mux\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 3939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569892405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569892457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/lab3/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569892466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_rsp_mux_001 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab3_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 3962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569892474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569892499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_avalon_st_adapter lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab3_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0.v" 3991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569892511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569892526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_irq_mapper lab3:u0\|lab3_irq_mapper:irq_mapper " "Elaborating entity \"lab3_irq_mapper\" for hierarchy \"lab3:u0\|lab3_irq_mapper:irq_mapper\"" {  } { { "db/ip/lab3/lab3.v" "irq_mapper" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/lab3.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569892596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab3:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab3:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/lab3/lab3.v" "rst_controller" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/lab3.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569892605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab3:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab3:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/lab3/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569892618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab3:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab3:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/lab3/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569892630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_7_seg bin_to_7_seg:v0 " "Elaborating entity \"bin_to_7_seg\" for hierarchy \"bin_to_7_seg:v0\"" {  } { { "lab3_vhd.vhd" "v0" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/lab3_vhd.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569892642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_7_seg_virgule bin_to_7_seg_virgule:v2 " "Elaborating entity \"bin_to_7_seg_virgule\" for hierarchy \"bin_to_7_seg_virgule:v2\"" {  } { { "lab3_vhd.vhd" "v2" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/lab3_vhd.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569892649 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1705569894167 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.01.18.10:24:58 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2024.01.18.10:24:58 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569898407 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569901256 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569901408 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569904953 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569905089 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569905228 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569905381 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569905396 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569905396 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1705569906139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569906431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569906431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569906548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569906548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569906568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569906568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569906656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569906656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569906770 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569906770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569906770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705569906848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569906848 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1705569910647 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "db/ip/lab3/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/lab3/submodules/lab3_jtag_uart_0.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_jtag_uart_0.v" 398 -1 0 } } { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "db/ip/lab3/submodules/lab3_timer_0.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_timer_0.v" 167 -1 0 } } { "db/ip/lab3/submodules/lab3_timer_0.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/lab3_timer_0.v" 176 -1 0 } } { "db/ip/lab3/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/db/ip/lab3/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1705569910784 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1705569910784 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[0\] VCC " "Pin \"seg5\[0\]\" is stuck at VCC" {  } { { "lab3_vhd.vhd" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/lab3_vhd.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705569911714 "|lab3_vhd|seg5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[1\] VCC " "Pin \"seg5\[1\]\" is stuck at VCC" {  } { { "lab3_vhd.vhd" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/lab3_vhd.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705569911714 "|lab3_vhd|seg5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[2\] VCC " "Pin \"seg5\[2\]\" is stuck at VCC" {  } { { "lab3_vhd.vhd" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/lab3_vhd.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705569911714 "|lab3_vhd|seg5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[3\] VCC " "Pin \"seg5\[3\]\" is stuck at VCC" {  } { { "lab3_vhd.vhd" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/lab3_vhd.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705569911714 "|lab3_vhd|seg5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[4\] VCC " "Pin \"seg5\[4\]\" is stuck at VCC" {  } { { "lab3_vhd.vhd" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/lab3_vhd.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705569911714 "|lab3_vhd|seg5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[5\] VCC " "Pin \"seg5\[5\]\" is stuck at VCC" {  } { { "lab3_vhd.vhd" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/lab3_vhd.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705569911714 "|lab3_vhd|seg5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[7\] VCC " "Pin \"seg5\[7\]\" is stuck at VCC" {  } { { "lab3_vhd.vhd" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/lab3_vhd.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705569911714 "|lab3_vhd|seg5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[7\] VCC " "Pin \"seg4\[7\]\" is stuck at VCC" {  } { { "lab3_vhd.vhd" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/lab3_vhd.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705569911714 "|lab3_vhd|seg4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[7\] GND " "Pin \"seg3\[7\]\" is stuck at GND" {  } { { "lab3_vhd.vhd" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/lab3_vhd.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705569911714 "|lab3_vhd|seg3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[7\] VCC " "Pin \"seg2\[7\]\" is stuck at VCC" {  } { { "lab3_vhd.vhd" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/lab3_vhd.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705569911714 "|lab3_vhd|seg2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[7\] VCC " "Pin \"seg1\[7\]\" is stuck at VCC" {  } { { "lab3_vhd.vhd" "" { Text "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/lab3_vhd.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705569911714 "|lab3_vhd|seg1[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1705569911714 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569911900 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "88 " "88 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1705569913555 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/output_files/lab3.map.smsg " "Generated suppressed messages file C:/Users/22170/Documents/ESN_11/Ndiaye_lab3/output_files/lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569914350 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705569915913 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705569915913 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2683 " "Implemented 2683 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705569916361 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705569916361 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1705569916361 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2457 " "Implemented 2457 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705569916361 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1705569916361 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705569916361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4930 " "Peak virtual memory: 4930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705569916420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 18 10:25:16 2024 " "Processing ended: Thu Jan 18 10:25:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705569916420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705569916420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705569916420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705569916420 ""}
