\hypertarget{group__RTEMSScoreCPUSPARCASM}{}\section{S\+P\+A\+RC Assembler Support}
\label{group__RTEMSScoreCPUSPARCASM}\index{SPARC Assembler Support@{SPARC Assembler Support}}


S\+P\+A\+RC Assembler Support.  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUSPARCASM_gaff6bf0ff0fa3b5cbd23a8ae1131c87a9}\label{group__RTEMSScoreCPUSPARCASM_gaff6bf0ff0fa3b5cbd23a8ae1131c87a9}} 
\#define {\bfseries \+\_\+\+\_\+\+U\+S\+E\+R\+\_\+\+L\+A\+B\+E\+L\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+}~\+\_\+
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUSPARCASM_ga08d4062230ffc8494f4be4f6447497e4}\label{group__RTEMSScoreCPUSPARCASM_ga08d4062230ffc8494f4be4f6447497e4}} 
\#define {\bfseries \+\_\+\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUSPARCASM_gafe05d428a5f345f51fb591debb815325}\label{group__RTEMSScoreCPUSPARCASM_gafe05d428a5f345f51fb591debb815325}} 
\#define {\bfseries S\+YM}(x)~C\+O\+N\+C\+A\+T1 (\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gaff6bf0ff0fa3b5cbd23a8ae1131c87a9}{\+\_\+\+\_\+\+U\+S\+E\+R\+\_\+\+L\+A\+B\+E\+L\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+}}, x)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUSPARCASM_gacee196421e9a06f7700bb3064b13b37a}\label{group__RTEMSScoreCPUSPARCASM_gacee196421e9a06f7700bb3064b13b37a}} 
\#define {\bfseries R\+EG}(x)~C\+O\+N\+C\+A\+T1 (\mbox{\hyperlink{group__RTEMSScoreCPUV850ASM_ga08d4062230ffc8494f4be4f6447497e4}{\+\_\+\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+}}, x)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUSPARCASM_ga63dd305e6cb437ad2dc29a4184f96fbc}\label{group__RTEMSScoreCPUSPARCASM_ga63dd305e6cb437ad2dc29a4184f96fbc}} 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+C\+O\+D\+E\+\_\+\+D\+CL}~.text
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUSPARCASM_gad7bee6a7cae4ed99b9f83f54afaecec8}\label{group__RTEMSScoreCPUSPARCASM_gad7bee6a7cae4ed99b9f83f54afaecec8}} 
\#define {\bfseries E\+N\+D\+\_\+\+C\+O\+D\+E\+\_\+\+D\+CL}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUSPARCASM_ga7f059077f76d2de57e245990dc6fdf25}\label{group__RTEMSScoreCPUSPARCASM_ga7f059077f76d2de57e245990dc6fdf25}} 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+D\+A\+T\+A\+\_\+\+D\+CL}~.data
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUSPARCASM_gaba5951c6a7df52e7c13d07a6823e9758}\label{group__RTEMSScoreCPUSPARCASM_gaba5951c6a7df52e7c13d07a6823e9758}} 
\#define {\bfseries E\+N\+D\+\_\+\+D\+A\+T\+A\+\_\+\+D\+CL}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUSPARCASM_ga6d6dc213aff5b736968e2aff37eb2c99}\label{group__RTEMSScoreCPUSPARCASM_ga6d6dc213aff5b736968e2aff37eb2c99}} 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+C\+O\+DE}~.text
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUSPARCASM_gaac423acb743520558daf6a94e1e34534}\label{group__RTEMSScoreCPUSPARCASM_gaac423acb743520558daf6a94e1e34534}} 
\#define {\bfseries E\+N\+D\+\_\+\+C\+O\+DE}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUSPARCASM_ga93fba2b033eb50ec004405c59faaa824}\label{group__RTEMSScoreCPUSPARCASM_ga93fba2b033eb50ec004405c59faaa824}} 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+D\+A\+TA}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUSPARCASM_gab989978585b78e98ff314e8abb5f9bb0}\label{group__RTEMSScoreCPUSPARCASM_gab989978585b78e98ff314e8abb5f9bb0}} 
\#define {\bfseries E\+N\+D\+\_\+\+D\+A\+TA}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUSPARCASM_ga50f110f0489e48ceda4a0473a35d2978}\label{group__RTEMSScoreCPUSPARCASM_ga50f110f0489e48ceda4a0473a35d2978}} 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+B\+SS}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUSPARCASM_gae8acdd1ba8aa625ce8a829773fd512e2}\label{group__RTEMSScoreCPUSPARCASM_gae8acdd1ba8aa625ce8a829773fd512e2}} 
\#define {\bfseries E\+N\+D\+\_\+\+B\+SS}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUSPARCASM_ga29fd18bed01c4d836c7ebfe73a125c3f}\label{group__RTEMSScoreCPUSPARCASM_ga29fd18bed01c4d836c7ebfe73a125c3f}} 
\#define {\bfseries E\+ND}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUSPARCASM_ga5e536c0e80cb78da6a74541281111e40}\label{group__RTEMSScoreCPUSPARCASM_ga5e536c0e80cb78da6a74541281111e40}} 
\#define {\bfseries P\+U\+B\+L\+IC}(sym)~.globl \mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gafe05d428a5f345f51fb591debb815325}{S\+YM}} (sym)
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUSPARCASM_ga9808b867f8d1bd54d78548a5cd5dc415}\label{group__RTEMSScoreCPUSPARCASM_ga9808b867f8d1bd54d78548a5cd5dc415}} 
\#define {\bfseries E\+X\+T\+E\+RN}(sym)~.globl \mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gafe05d428a5f345f51fb591debb815325}{S\+YM}} (sym)
\item 
\#define {\bfseries T\+R\+AP}(\+\_\+vector,  \+\_\+handler)
\item 
\#define {\bfseries R\+T\+R\+AP}(\+\_\+vector,  \+\_\+handler)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+P\+A\+RC Assembler Support. 



\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__RTEMSScoreCPUSPARCASM_ga73739b0787b61af13548e275a7ee576b}\label{group__RTEMSScoreCPUSPARCASM_ga73739b0787b61af13548e275a7ee576b}} 
\index{SPARC Assembler Support@{SPARC Assembler Support}!RTRAP@{RTRAP}}
\index{RTRAP@{RTRAP}!SPARC Assembler Support@{SPARC Assembler Support}}
\subsubsection{\texorpdfstring{RTRAP}{RTRAP}}
{\footnotesize\ttfamily \#define R\+T\+R\+AP(\begin{DoxyParamCaption}\item[{}]{\+\_\+vector,  }\item[{}]{\+\_\+handler }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{mov   \%g0, \%l0 ; \(\backslash\)}
\DoxyCodeLine{  sethi \%hi(\_handler), \%l4 ; \(\backslash\)}
\DoxyCodeLine{  jmp   \%l4+\%lo(\_handler); \(\backslash\)}
\DoxyCodeLine{  mov   \_vector, \%l3}

\end{DoxyCode}
\mbox{\Hypertarget{group__RTEMSScoreCPUSPARCASM_gaecfeb023c6ce71e46c706577257f5ec2}\label{group__RTEMSScoreCPUSPARCASM_gaecfeb023c6ce71e46c706577257f5ec2}} 
\index{SPARC Assembler Support@{SPARC Assembler Support}!TRAP@{TRAP}}
\index{TRAP@{TRAP}!SPARC Assembler Support@{SPARC Assembler Support}}
\subsubsection{\texorpdfstring{TRAP}{TRAP}}
{\footnotesize\ttfamily \#define T\+R\+AP(\begin{DoxyParamCaption}\item[{}]{\+\_\+vector,  }\item[{}]{\+\_\+handler }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{mov   \%psr, \%l0 ; \(\backslash\)}
\DoxyCodeLine{  sethi \%hi(\_handler), \%l4 ; \(\backslash\)}
\DoxyCodeLine{  jmp   \%l4+\%lo(\_handler); \(\backslash\)}
\DoxyCodeLine{  mov   \_vector, \%l3}

\end{DoxyCode}
