
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.98

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cam_memory[0][0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   150    1.45    0.56    0.38    0.58 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.56    0.00    0.58 ^ cam_memory[0][0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.58   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cam_memory[0][0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.29    0.29   library removal time
                                  0.29   data required time
-----------------------------------------------------------------------------
                                  0.29   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: compare_enable (input port clocked by core_clock)
Endpoint: valid$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     5    0.07    0.00    0.00    0.20 v compare_enable (in)
                                         compare_enable (net)
                  0.00    0.00    0.20 v valid$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ valid$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.05    0.05   library hold time
                                  0.05   data required time
-----------------------------------------------------------------------------
                                  0.05   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cam_memory[0][0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   150    1.45    0.56    0.38    0.58 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.56    0.00    0.58 ^ cam_memory[0][0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.58   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ cam_memory[0][0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.04    9.96   library recovery time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  9.38   slack (MET)


Startpoint: cam_memory[10][1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: match_addr[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cam_memory[10][1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.11    0.44    0.44 ^ cam_memory[10][1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         cam_memory[10][1] (net)
                  0.11    0.00    0.44 ^ _555_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
     2    0.02    0.11    0.36    0.79 v _555_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         _242_ (net)
                  0.11    0.00    0.79 v _558_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     1    0.01    0.08    0.19    0.98 v _558_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _245_ (net)
                  0.08    0.00    0.98 v _559_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     2    0.02    0.09    0.22    1.20 v _559_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _246_ (net)
                  0.09    0.00    1.20 v _834_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     1    0.02    0.12    0.35    1.55 v _834_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _390_ (net)
                  0.12    0.00    1.55 v _835_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     1    0.01    0.16    0.13    1.68 ^ _835_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _391_ (net)
                  0.16    0.00    1.68 ^ _850_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.16    0.08    1.76 v _850_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _406_ (net)
                  0.16    0.00    1.76 v _853_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.00    0.14    0.11    1.87 ^ _853_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _129_ (net)
                  0.14    0.00    1.87 ^ match_addr[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.87   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ match_addr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                  7.98   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cam_memory[0][0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   150    1.45    0.56    0.38    0.58 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.56    0.00    0.58 ^ cam_memory[0][0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.58   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ cam_memory[0][0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.04    9.96   library recovery time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  9.38   slack (MET)


Startpoint: cam_memory[10][1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: match_addr[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cam_memory[10][1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.11    0.44    0.44 ^ cam_memory[10][1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         cam_memory[10][1] (net)
                  0.11    0.00    0.44 ^ _555_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
     2    0.02    0.11    0.36    0.79 v _555_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         _242_ (net)
                  0.11    0.00    0.79 v _558_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     1    0.01    0.08    0.19    0.98 v _558_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _245_ (net)
                  0.08    0.00    0.98 v _559_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     2    0.02    0.09    0.22    1.20 v _559_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _246_ (net)
                  0.09    0.00    1.20 v _834_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     1    0.02    0.12    0.35    1.55 v _834_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _390_ (net)
                  0.12    0.00    1.55 v _835_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     1    0.01    0.16    0.13    1.68 ^ _835_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _391_ (net)
                  0.16    0.00    1.68 ^ _850_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.16    0.08    1.76 v _850_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _406_ (net)
                  0.16    0.00    1.76 v _853_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.00    0.14    0.11    1.87 ^ _853_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _129_ (net)
                  0.14    0.00    1.87 ^ match_addr[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.87   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ match_addr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                  7.98   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.43e-02   2.01e-03   9.04e-08   2.63e-02  60.2%
Combinational          1.42e-02   3.16e-03   1.15e-07   1.74e-02  39.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.85e-02   5.17e-03   2.06e-07   4.37e-02 100.0%
                          88.2%      11.8%       0.0%
