{"jobID": "2750497145", "jobLocation": "San_Jose_CA", "jobTitle": "Senior/Staff ASIC Design Engineer 2", "companyRating": null, "companyInfo": {"Website": "www.verisilicon.com", "Headquarters": "Shanghai, China", "Size": "501 to 1000 employees", "Founded": " Unknown", "Type": " Company - Private", "Industry": " Manufacturing", "Revenue": " $100 to $500 million (USD) per year", "Competitors": " Unknown"}, "estimatedSalary": null, "jobDescription": "Responsibilities:Design leading edge AI / Vision processors, including specification, architecture, micro-architecture, implementation (using Verilog), and verificationRequirement:MSEE + 3 years or BSEE + 5 years of digital design experienceProgramming skills in Verilog HDLMust be familiar with all stages of the ASIC design flow (including specification, architecture, design implementation, synthesis and static timing analysis)Must be familiar with arithmetic data path logic including integer and float operationsMust be familiar with different memory access techniques including FIFO pointer manipulation and read/write conflict handlingHighly motivated and skillful at solving difficult technical problemsExperience of video processing is a plusExperience of low power design is a plus"}