#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Jan 19 21:04:12 2025
# Process ID: 476
# Current directory: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25576 C:\Users\SIRO\Desktop\repositorios_stm32\Proyecto_SED\carretera\carretera.xpr
# Log file: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/vivado.log
# Journal file: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera\vivado.jou
# Running On        :DESKTOP-UJ5R59N
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :13th Gen Intel(R) Core(TM) i5-1340P
# CPU Frequency     :2189 MHz
# CPU Physical cores:12
# CPU Logical cores :16
# Host memory       :16778 MB
# Swap memory       :4831 MB
# Total Virtual     :21610 MB
# Available Virtual :5288 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/SIRO/Desktop/carretera' since last save.
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Users/SIRO/Desktop/repositorios_stm32/AppData/Roaming/Xilinx/Vivado/2024.1/xhub/board_store/xilinx_board_store'; using path 'C:/Users/SIRO/AppData/Roaming/Xilinx/Vivado/2024.1/xhub/board_store/xilinx_board_store' instead.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project: Time (s): cpu = 00:00:53 ; elapsed = 00:00:27 . Memory (MB): peak = 1504.977 ; gain = 412.594
update_compile_order -fileset sources_1
synth_design -top TrafficControl -part xc7a100tcsg324-1 -lint 
Command: synth_design -top TrafficControl -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13252
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1983.051 ; gain = 370.867
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'TrafficControl' [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'TrafficControl' (1#1) [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd:18]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2102.148 ; gain = 489.965
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Jan 20 14:00:03 2025
| Host         : DESKTOP-UJ5R59N running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+----------+--------------+----------+
| Rule ID  | Severity | # Violations | # Waived |
+----------+----------+--------------+----------+
| ASSIGN-5 | WARNING  | 1            | 0        |
| RESET-2  | WARNING  | 1            | 0        |
+----------+----------+--------------+----------+


WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'spi_data' are not set. First unset bit index is 14. 
RTL Name 'spi_data', Hierarchy 'TrafficControl', File 'coche.vhd', Line 24.
WARNING: [Synth 37-103] [RESET-2]Register spi_data_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'spi_data_reg', Hierarchy 'TrafficControl', File 'C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd', Line 62.
INFO: [Synth 37-85] Total of 2 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2102.148 ; gain = 489.965
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2102.148 ; gain = 489.965
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: TrafficControl
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2405.926 ; gain = 120.180
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TrafficControl' [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'TrafficControl' (0#1) [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2517.246 ; gain = 231.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2517.246 ; gain = 231.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2517.246 ; gain = 231.500
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2517.246 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2539.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 2649.570 ; gain = 363.824
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 2649.570 ; gain = 547.422
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Jan 20 14:03:28 2025] Launched synth_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon Jan 20 14:06:02 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Jan 20 14:08:33 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
synth_design -top TrafficControl -part xc7a100tcsg324-1 -lint 
Command: synth_design -top TrafficControl -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2725.430 ; gain = 39.414
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'TrafficControl' [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'TrafficControl' (1#1) [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd:18]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2828.277 ; gain = 142.262
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Jan 20 14:35:38 2025
| Host         : DESKTOP-UJ5R59N running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+----------+--------------+----------+
| Rule ID  | Severity | # Violations | # Waived |
+----------+----------+--------------+----------+
| ASSIGN-5 | WARNING  | 1            | 0        |
| RESET-2  | WARNING  | 1            | 0        |
+----------+----------+--------------+----------+


WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'spi_data' are not set. First unset bit index is 14. 
RTL Name 'spi_data', Hierarchy 'TrafficControl', File 'coche.vhd', Line 24.
WARNING: [Synth 37-103] [RESET-2]Register spi_data_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'spi_data_reg', Hierarchy 'TrafficControl', File 'C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd', Line 62.
INFO: [Synth 37-85] Total of 2 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2848.770 ; gain = 162.754
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2848.770 ; gain = 162.754
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: 'E12' is not a valid site or package pin name. [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc:216]
CRITICAL WARNING: [Common 17-69] Command failed: 'F12' is not a valid site or package pin name. [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc:217]
Finished Parsing XDC File [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2865.852 ; gain = 0.801
synth_design -top TrafficControl -part xc7a100tcsg324-1 -lint 
Command: synth_design -top TrafficControl -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2865.852 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'TrafficControl' [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'TrafficControl' (1#1) [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd:18]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2865.852 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jan 21 11:19:51 2025
| Host         : DESKTOP-UJ5R59N running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+----------+--------------+----------+
| Rule ID  | Severity | # Violations | # Waived |
+----------+----------+--------------+----------+
| ASSIGN-5 | WARNING  | 1            | 0        |
| RESET-2  | WARNING  | 1            | 0        |
+----------+----------+--------------+----------+


WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'spi_data' are not set. First unset bit index is 14. 
RTL Name 'spi_data', Hierarchy 'TrafficControl', File 'coche.vhd', Line 24.
WARNING: [Synth 37-103] [RESET-2]Register spi_data_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'spi_data_reg', Hierarchy 'TrafficControl', File 'C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd', Line 62.
INFO: [Synth 37-85] Total of 2 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2872.703 ; gain = 6.852
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2872.703 ; gain = 6.852
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/TrafficControl.dcp to C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 8
[Tue Jan 21 11:20:03 2025] Launched synth_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list {leds[3]} {leds[2]} {leds[1]} {leds[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {road_pattern[7]} {road_pattern[6]} {road_pattern[5]} {road_pattern[4]} {road_pattern[3]} {road_pattern[2]} {road_pattern[1]} {road_pattern[0]}]]
file mkdir C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/new
close [ open C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/new/trabajo.xdc w ]
add_files -fileset constrs_1 C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/new/trabajo.xdc
set_property target_constrs_file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/new/trabajo.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/utils_1/imports/synth_1/TrafficControl.dcp with file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/TrafficControl.dcp
launch_runs impl_1 -jobs 8
[Tue Jan 21 11:23:23 2025] Launched synth_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/runme.log
[Tue Jan 21 11:23:23 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jan 21 11:28:17 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/new/trabajo.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/new/trabajo.xdc
synth_design -top TrafficControl -part xc7a100tcsg324-1 -lint 
Command: synth_design -top TrafficControl -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2894.773 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'TrafficControl' [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'TrafficControl' (1#1) [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd:18]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2894.773 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jan 22 11:53:20 2025
| Host         : DESKTOP-UJ5R59N running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+----------+--------------+----------+
| Rule ID  | Severity | # Violations | # Waived |
+----------+----------+--------------+----------+
| ASSIGN-5 | WARNING  | 1            | 0        |
| RESET-2  | WARNING  | 1            | 0        |
+----------+----------+--------------+----------+


WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'spi_data' are not set. First unset bit index is 14. 
RTL Name 'spi_data', Hierarchy 'TrafficControl', File 'coche.vhd', Line 24.
WARNING: [Synth 37-103] [RESET-2]Register spi_data_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'spi_data_reg', Hierarchy 'TrafficControl', File 'C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd', Line 62.
INFO: [Synth 37-85] Total of 2 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2894.773 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2894.773 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/utils_1/imports/synth_1/TrafficControl.dcp with file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/TrafficControl.dcp
launch_runs synth_1 -jobs 8
[Wed Jan 22 11:53:58 2025] Launched synth_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
set_property IOSTANDARD LVCMOS33 [get_ports [list spi_clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list spi_cs]]
reset_run synth_1
set_property target_constrs_file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc [current_fileset -constrset]
save_constraints -force
launch_runs synth_1 -jobs 8
[Wed Jan 22 11:54:51 2025] Launched synth_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Jan 22 11:56:55 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jan 22 11:59:02 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
synth_design -top TrafficControl -part xc7a100tcsg324-1 -lint 
Command: synth_design -top TrafficControl -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2894.773 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'TrafficControl' [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'TrafficControl' (1#1) [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd:18]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2894.773 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jan 22 12:02:42 2025
| Host         : DESKTOP-UJ5R59N running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+----------+--------------+----------+
| Rule ID  | Severity | # Violations | # Waived |
+----------+----------+--------------+----------+
| ASSIGN-5 | WARNING  | 1            | 0        |
| RESET-2  | WARNING  | 1            | 0        |
+----------+----------+--------------+----------+


WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'spi_data' are not set. First unset bit index is 14. 
RTL Name 'spi_data', Hierarchy 'TrafficControl', File 'coche.vhd', Line 24.
WARNING: [Synth 37-103] [RESET-2]Register spi_data_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'spi_data_reg', Hierarchy 'TrafficControl', File 'C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd', Line 62.
INFO: [Synth 37-85] Total of 2 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2900.262 ; gain = 5.488
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2900.262 ; gain = 5.488
synth_design -top TrafficControl -part xc7a100tcsg324-1 -lint 
Command: synth_design -top TrafficControl -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2900.262 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'TrafficControl' [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'TrafficControl' (1#1) [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd:18]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2900.262 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jan 22 12:03:21 2025
| Host         : DESKTOP-UJ5R59N running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+----------+--------------+----------+
| Rule ID  | Severity | # Violations | # Waived |
+----------+----------+--------------+----------+
| ASSIGN-5 | WARNING  | 1            | 0        |
| RESET-2  | WARNING  | 1            | 0        |
+----------+----------+--------------+----------+


WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'spi_data' are not set. First unset bit index is 14. 
RTL Name 'spi_data', Hierarchy 'TrafficControl', File 'coche.vhd', Line 24.
WARNING: [Synth 37-103] [RESET-2]Register spi_data_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'spi_data_reg', Hierarchy 'TrafficControl', File 'C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd', Line 62.
INFO: [Synth 37-85] Total of 2 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2900.262 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2900.262 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/utils_1/imports/synth_1/TrafficControl.dcp with file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/TrafficControl.dcp
launch_runs synth_1 -jobs 8
[Wed Jan 22 12:03:26 2025] Launched synth_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Jan 22 12:05:56 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jan 22 12:07:57 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
synth_design -top TrafficControl -part xc7a100tcsg324-1 -lint 
Command: synth_design -top TrafficControl -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2917.324 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'TrafficControl' [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'TrafficControl' (1#1) [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd:18]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2917.324 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jan 22 12:29:22 2025
| Host         : DESKTOP-UJ5R59N running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+----------+--------------+----------+
| Rule ID  | Severity | # Violations | # Waived |
+----------+----------+--------------+----------+
| ASSIGN-5 | WARNING  | 1            | 0        |
| RESET-2  | WARNING  | 1            | 0        |
+----------+----------+--------------+----------+


WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'spi_data' are not set. First unset bit index is 14. 
RTL Name 'spi_data', Hierarchy 'TrafficControl', File 'coche.vhd', Line 24.
WARNING: [Synth 37-103] [RESET-2]Register spi_data_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'spi_data_reg', Hierarchy 'TrafficControl', File 'C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd', Line 62.
INFO: [Synth 37-85] Total of 2 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2917.324 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2917.324 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/utils_1/imports/synth_1/TrafficControl.dcp with file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/TrafficControl.dcp
launch_runs synth_1 -jobs 8
[Wed Jan 22 12:29:53 2025] Launched synth_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Jan 22 12:30:53 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
place_ports {road_pattern[7]} H15
place_ports {road_pattern[6]} U13
place_ports {road_pattern[5]} T9
place_ports {road_pattern[4]} J18
place_ports {road_pattern[3]} J17
place_ports {road_pattern[2]} L18
place_ports clk C17
set_property package_pin "" [get_ports [list  clk]]
place_ports spi_cs G17
place_ports spi_clk C17
place_ports spi_mosi E18
place_ports clk E3
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-161] Invalid option value 'reset]' specified for 'objects'. [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'spi_miso'. [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/constrs_1/imports/Xilinx/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

set_property IOSTANDARD LVCMOS33 [get_ports [list {leds[3]} {leds[2]} {leds[1]} {leds[0]}]]
place_ports {leds[3]} N14
place_ports {leds[2]} J13
place_ports {leds[1]} K15
place_ports {leds[0]} H17
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
place_ports reset C12
save_constraints
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/utils_1/imports/synth_1/TrafficControl.dcp with file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/TrafficControl.dcp
launch_runs synth_1 -jobs 8
[Wed Jan 22 12:38:43 2025] Launched synth_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Jan 22 12:39:49 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jan 22 12:41:19 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.0
  **** Build date : Mar  6 2024 at 20:50:54
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Mar 09 2024-01:00:37
    **** Build number : 2024.1.1709942437
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2929.172 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BB31CFA
set_property PROGRAM.FILE {C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/TrafficControl.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292BB31CFA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BB31CFA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jan 22 13:02:53 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2929.172 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2946.391 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3445.758 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3445.758 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3445.758 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3445.758 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 3445.758 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 3445.758 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 3445.758 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3445.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3497.016 ; gain = 567.844
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/utils_1/imports/synth_1/TrafficControl.dcp with file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/TrafficControl.dcp
launch_runs synth_1 -jobs 8
[Wed Jan 22 13:04:25 2025] Launched synth_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Jan 22 13:06:56 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jan 22 13:07:04 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292BB31CFA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BB31CFA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/utils_1/imports/synth_1/TrafficControl.dcp with file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/TrafficControl.dcp
launch_runs synth_1 -jobs 8
[Wed Jan 22 13:11:17 2025] Launched synth_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Jan 22 13:12:28 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jan 22 13:14:35 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/TrafficControl.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292BB31CFA
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/utils_1/imports/synth_1/TrafficControl.dcp with file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/TrafficControl.dcp
launch_runs synth_1 -jobs 8
[Wed Jan 22 13:47:32 2025] Launched synth_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BB31CFA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
launch_runs impl_1 -jobs 8
[Wed Jan 22 13:48:44 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jan 22 13:50:16 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/utils_1/imports/synth_1/TrafficControl.dcp with file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/TrafficControl.dcp
launch_runs synth_1 -jobs 8
[Wed Jan 22 13:51:43 2025] Launched synth_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Jan 22 13:52:52 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jan 22 13:54:28 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -top TrafficControl -part xc7a100tcsg324-1 -lint 
Command: synth_design -top TrafficControl -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3620.562 ; gain = 67.551
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'TrafficControl' [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'TrafficControl' (1#1) [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd:18]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3717.363 ; gain = 164.352
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jan 22 14:01:15 2025
| Host         : DESKTOP-UJ5R59N running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+----------+--------------+----------+
| Rule ID  | Severity | # Violations | # Waived |
+----------+----------+--------------+----------+
| ASSIGN-5 | WARNING  | 1            | 0        |
| RESET-2  | WARNING  | 1            | 0        |
+----------+----------+--------------+----------+


WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'spi_data' are not set. First unset bit index is 14. 
RTL Name 'spi_data', Hierarchy 'TrafficControl', File 'coche.vhd', Line 24.
WARNING: [Synth 37-103] [RESET-2]Register spi_data_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'spi_data_reg', Hierarchy 'TrafficControl', File 'C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd', Line 62.
INFO: [Synth 37-85] Total of 2 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3739.238 ; gain = 186.227
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3739.238 ; gain = 186.227
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/utils_1/imports/synth_1/TrafficControl.dcp with file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/TrafficControl.dcp
launch_runs synth_1 -jobs 8
[Wed Jan 22 14:01:20 2025] Launched synth_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Jan 22 14:02:31 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jan 22 14:04:09 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292BB31CFA
close_hw_manager
synth_design -top TrafficControl -part xc7a100tcsg324-1 -lint 
Command: synth_design -top TrafficControl -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3757.816 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'TrafficControl' [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'TrafficControl' (1#1) [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd:18]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3757.816 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jan 22 17:28:01 2025
| Host         : DESKTOP-UJ5R59N running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+----------+--------------+----------+
| Rule ID  | Severity | # Violations | # Waived |
+----------+----------+--------------+----------+
| ASSIGN-5 | WARNING  | 1            | 0        |
| RESET-2  | WARNING  | 1            | 0        |
+----------+----------+--------------+----------+


WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'spi_data' are not set. First unset bit index is 14. 
RTL Name 'spi_data', Hierarchy 'TrafficControl', File 'coche.vhd', Line 24.
WARNING: [Synth 37-103] [RESET-2]Register spi_data_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'spi_data_reg', Hierarchy 'TrafficControl', File 'C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd', Line 62.
INFO: [Synth 37-85] Total of 2 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3757.816 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3757.816 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/utils_1/imports/synth_1/TrafficControl.dcp with file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/TrafficControl.dcp
launch_runs synth_1 -jobs 8
[Wed Jan 22 17:29:14 2025] Launched synth_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Jan 22 17:31:01 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jan 22 17:33:38 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/utils_1/imports/synth_1/TrafficControl.dcp with file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/TrafficControl.dcp
launch_runs synth_1 -jobs 8
[Wed Jan 22 17:42:07 2025] Launched synth_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Jan 22 17:43:28 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jan 22 17:45:44 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/utils_1/imports/synth_1/TrafficControl.dcp with file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/TrafficControl.dcp
launch_runs synth_1 -jobs 8
[Wed Jan 22 17:56:26 2025] Launched synth_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Jan 22 17:58:07 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jan 22 17:59:59 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/utils_1/imports/synth_1/TrafficControl.dcp with file C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/TrafficControl.dcp
launch_runs synth_1 -jobs 8
[Wed Jan 22 18:40:08 2025] Launched synth_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Jan 22 18:42:03 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jan 22 18:44:38 2025] Launched impl_1...
Run output will be captured here: C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 22 18:51:44 2025...
