if {![file exists "/u01/devel/fpga/forthsuper/vsim/vsim.mpf"]} { 
	project new "/u01/devel/fpga/forthsuper/vsim" vsim
	project addfile "/u01/devel/fpga/forthsuper/source/comparator.sv"
	project addfile "/u01/devel/fpga/forthsuper/source/comparator_tb.sv"
	vlib  work
	vdel -lib work -all 
	vlib work

	vlog -sv -mfcu \
	+incdir+/u01/devel/fpga/forthsuper/source \
 -work work \
	"/u01/devel/fpga/forthsuper/source/comparator.sv" \
	"/u01/devel/fpga/forthsuper/source/comparator_tb.sv"
} else {
	project open "/u01/devel/fpga/forthsuper/vsim/vsim"
	project compileoutofdate
}
vsim -L work -L pmi_work -L ovi_ice40up  comparator_tb 
view wave
add wave /*
run 1us
