{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731432345974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731432345978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 18:25:45 2024 " "Processing started: Tue Nov 12 18:25:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731432345978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432345978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mse_demo -c mse_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off mse_demo -c mse_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432345978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731432346163 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731432346163 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "base_system.qsys " "Elaborating Platform Designer system entity \"base_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432359240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:04 Progress: Loading quartus_project/base_system.qsys " "2024.11.12.18:26:04 Progress: Loading quartus_project/base_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432364726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:05 Progress: Reading input file " "2024.11.12.18:26:05 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432365144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:05 Progress: Adding ProfileTimer \[altera_avalon_timer 18.1\] " "2024.11.12.18:26:05 Progress: Adding ProfileTimer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432365262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:05 Progress: Parameterizing module ProfileTimer " "2024.11.12.18:26:05 Progress: Parameterizing module ProfileTimer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432365356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:05 Progress: Adding Systimer \[altera_avalon_timer 18.1\] " "2024.11.12.18:26:05 Progress: Adding Systimer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432365359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:05 Progress: Parameterizing module Systimer " "2024.11.12.18:26:05 Progress: Parameterizing module Systimer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432365359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:05 Progress: Adding altpll_0 \[altpll 18.1\] " "2024.11.12.18:26:05 Progress: Adding altpll_0 \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432365360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:06 Progress: Parameterizing module altpll_0 " "2024.11.12.18:26:06 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432366773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:06 Progress: Adding cam_ctrl \[cam_dma 1.0\] " "2024.11.12.18:26:06 Progress: Adding cam_ctrl \[cam_dma 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432366776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:06 Progress: Parameterizing module cam_ctrl " "2024.11.12.18:26:06 Progress: Parameterizing module cam_ctrl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432366885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:06 Progress: Adding clk_0 \[clock_source 18.1\] " "2024.11.12.18:26:06 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432366886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:07 Progress: Parameterizing module clk_0 " "2024.11.12.18:26:07 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432367031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:07 Progress: Adding i2c_ctrl \[i2c_master 1.0\] " "2024.11.12.18:26:07 Progress: Adding i2c_ctrl \[i2c_master 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432367032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:07 Progress: Parameterizing module i2c_ctrl " "2024.11.12.18:26:07 Progress: Parameterizing module i2c_ctrl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432367069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:07 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2024.11.12.18:26:07 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432367070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:07 Progress: Parameterizing module jtag_uart " "2024.11.12.18:26:07 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432367096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:07 Progress: Adding lcd_ctrl \[lcd_dma 1.0\] " "2024.11.12.18:26:07 Progress: Adding lcd_ctrl \[lcd_dma 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432367097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:07 Progress: Parameterizing module lcd_ctrl " "2024.11.12.18:26:07 Progress: Parameterizing module lcd_ctrl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432367143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:07 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2024.11.12.18:26:07 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432367144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:07 Progress: Parameterizing module nios2_gen2_0 " "2024.11.12.18:26:07 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432367327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:07 Progress: Adding pio_0 \[altera_avalon_pio 18.1\] " "2024.11.12.18:26:07 Progress: Adding pio_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432367332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:07 Progress: Parameterizing module pio_0 " "2024.11.12.18:26:07 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432367355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:07 Progress: Adding sdram_ctrl \[altera_avalon_new_sdram_controller 18.1\] " "2024.11.12.18:26:07 Progress: Adding sdram_ctrl \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432367358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:07 Progress: Parameterizing module sdram_ctrl " "2024.11.12.18:26:07 Progress: Parameterizing module sdram_ctrl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432367385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:07 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\] " "2024.11.12.18:26:07 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432367387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:07 Progress: Parameterizing module sysid " "2024.11.12.18:26:07 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432367415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:07 Progress: Adding vga_dma_0 \[vga_dma 1.0\] " "2024.11.12.18:26:07 Progress: Adding vga_dma_0 \[vga_dma 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432367416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:07 Progress: Parameterizing module vga_dma_0 " "2024.11.12.18:26:07 Progress: Parameterizing module vga_dma_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432367464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:07 Progress: Building connections " "2024.11.12.18:26:07 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432367465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:07 Progress: Parameterizing connections " "2024.11.12.18:26:07 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432367517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:07 Progress: Validating " "2024.11.12.18:26:07 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432367519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.12.18:26:08 Progress: Done reading input file " "2024.11.12.18:26:08 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432368398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Base_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432369012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_system.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Base_system.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432369013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_system.sdram_ctrl: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Base_system.sdram_ctrl: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432369013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Base_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432369013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_system.sysid: Time stamp will be automatically updated when this component is generated. " "Base_system.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432369013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_system: Generating base_system \"base_system\" for QUARTUS_SYNTH " "Base_system: Generating base_system \"base_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432370185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0 " "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432372720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432372738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432372746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432372753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ProfileTimer: Starting RTL generation for module 'base_system_ProfileTimer' " "ProfileTimer: Starting RTL generation for module 'base_system_ProfileTimer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432376823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ProfileTimer:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=base_system_ProfileTimer --dir=/tmp/alt0039_8844400628984909903.dir/0002_ProfileTimer_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0039_8844400628984909903.dir/0002_ProfileTimer_gen//base_system_ProfileTimer_component_configuration.pl  --do_build_sim=0  \] " "ProfileTimer:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=base_system_ProfileTimer --dir=/tmp/alt0039_8844400628984909903.dir/0002_ProfileTimer_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0039_8844400628984909903.dir/0002_ProfileTimer_gen//base_system_ProfileTimer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432376823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ProfileTimer: Done RTL generation for module 'base_system_ProfileTimer' " "ProfileTimer: Done RTL generation for module 'base_system_ProfileTimer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432377003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ProfileTimer: \"base_system\" instantiated altera_avalon_timer \"ProfileTimer\" " "ProfileTimer: \"base_system\" instantiated altera_avalon_timer \"ProfileTimer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432377005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"base_system\" instantiated altpll \"altpll_0\" " "Altpll_0: \"base_system\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432378330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cam_ctrl: \"base_system\" instantiated cam_dma \"cam_ctrl\" " "Cam_ctrl: \"base_system\" instantiated cam_dma \"cam_ctrl\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432378332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_ctrl: \"base_system\" instantiated i2c_master \"i2c_ctrl\" " "I2c_ctrl: \"base_system\" instantiated i2c_master \"i2c_ctrl\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432378335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'base_system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'base_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432378341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=base_system_jtag_uart --dir=/tmp/alt0039_8844400628984909903.dir/0007_jtag_uart_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0039_8844400628984909903.dir/0007_jtag_uart_gen//base_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=base_system_jtag_uart --dir=/tmp/alt0039_8844400628984909903.dir/0007_jtag_uart_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0039_8844400628984909903.dir/0007_jtag_uart_gen//base_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432378341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'base_system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'base_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432378562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"base_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"base_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432378564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd_ctrl: \"base_system\" instantiated lcd_dma \"lcd_ctrl\" " "Lcd_ctrl: \"base_system\" instantiated lcd_dma \"lcd_ctrl\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432378569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"base_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"base_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432378621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'base_system_pio_0' " "Pio_0: Starting RTL generation for module 'base_system_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432378623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=base_system_pio_0 --dir=/tmp/alt0039_8844400628984909903.dir/0009_pio_0_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0039_8844400628984909903.dir/0009_pio_0_gen//base_system_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=base_system_pio_0 --dir=/tmp/alt0039_8844400628984909903.dir/0009_pio_0_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0039_8844400628984909903.dir/0009_pio_0_gen//base_system_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432378623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'base_system_pio_0' " "Pio_0: Done RTL generation for module 'base_system_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432378762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"base_system\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"base_system\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432378763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_ctrl: Starting RTL generation for module 'base_system_sdram_ctrl' " "Sdram_ctrl: Starting RTL generation for module 'base_system_sdram_ctrl'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432378765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_ctrl:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=base_system_sdram_ctrl --dir=/tmp/alt0039_8844400628984909903.dir/0010_sdram_ctrl_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0039_8844400628984909903.dir/0010_sdram_ctrl_gen//base_system_sdram_ctrl_component_configuration.pl  --do_build_sim=0  \] " "Sdram_ctrl:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=base_system_sdram_ctrl --dir=/tmp/alt0039_8844400628984909903.dir/0010_sdram_ctrl_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0039_8844400628984909903.dir/0010_sdram_ctrl_gen//base_system_sdram_ctrl_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432378765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_ctrl: Done RTL generation for module 'base_system_sdram_ctrl' " "Sdram_ctrl: Done RTL generation for module 'base_system_sdram_ctrl'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432379162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_ctrl: \"base_system\" instantiated altera_avalon_new_sdram_controller \"sdram_ctrl\" " "Sdram_ctrl: \"base_system\" instantiated altera_avalon_new_sdram_controller \"sdram_ctrl\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432379163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"base_system\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"base_system\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432379170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vga_dma_0: \"base_system\" instantiated vga_dma \"vga_dma_0\" " "Vga_dma_0: \"base_system\" instantiated vga_dma \"vga_dma_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432379172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/synchroflop_behavior.vhdl " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/synchroflop_behavior.vhdl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432379173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/synchroflop_entity.vhdl " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/synchroflop_entity.vhdl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432379174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432380444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432380505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432380565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432380622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432380687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432380743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432380796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432380844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432380897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432380965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432381017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432381067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"base_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"base_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432382113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"base_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"base_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432382118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"base_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"base_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432382121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'base_system_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'base_system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432382138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=base_system_nios2_gen2_0_cpu --dir=/tmp/alt0039_8844400628984909903.dir/0015_cpu_gen/ --quartus_bindir=/home/deremos/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt0039_8844400628984909903.dir/0015_cpu_gen//base_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=base_system_nios2_gen2_0_cpu --dir=/tmp/alt0039_8844400628984909903.dir/0015_cpu_gen/ --quartus_bindir=/home/deremos/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt0039_8844400628984909903.dir/0015_cpu_gen//base_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432382138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.12 18:26:22 (*) Starting Nios II generation " "Cpu: # 2024.11.12 18:26:22 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.12 18:26:22 (*)   Checking for plaintext license. " "Cpu: # 2024.11.12 18:26:22 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.12 18:26:23 (*)   Couldn't query license setup in Quartus directory /home/deremos/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2024.11.12 18:26:23 (*)   Couldn't query license setup in Quartus directory /home/deremos/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.12 18:26:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.11.12 18:26:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.12 18:26:23 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.11.12 18:26:23 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.12 18:26:23 (*)   Plaintext license not found. " "Cpu: # 2024.11.12 18:26:23 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.12 18:26:23 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2024.11.12 18:26:23 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.12 18:26:23 (*)   Couldn't query license setup in Quartus directory /home/deremos/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2024.11.12 18:26:23 (*)   Couldn't query license setup in Quartus directory /home/deremos/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.12 18:26:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.11.12 18:26:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.12 18:26:23 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.11.12 18:26:23 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.12 18:26:23 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2024.11.12 18:26:23 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.12 18:26:23 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.11.12 18:26:23 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.12 18:26:23 (*)   Creating all objects for CPU " "Cpu: # 2024.11.12 18:26:23 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.12 18:26:23 (*)     Testbench " "Cpu: # 2024.11.12 18:26:23 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.12 18:26:24 (*)     Instruction decoding " "Cpu: # 2024.11.12 18:26:24 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.12 18:26:24 (*)       Instruction fields " "Cpu: # 2024.11.12 18:26:24 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.12 18:26:24 (*)       Instruction decodes " "Cpu: # 2024.11.12 18:26:24 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.12 18:26:24 (*)       Signals for RTL simulation waveforms " "Cpu: # 2024.11.12 18:26:24 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.12 18:26:24 (*)       Instruction controls " "Cpu: # 2024.11.12 18:26:24 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.12 18:26:24 (*)     Pipeline frontend " "Cpu: # 2024.11.12 18:26:24 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.12 18:26:24 (*)     Pipeline backend " "Cpu: # 2024.11.12 18:26:24 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.12 18:26:26 (*)   Generating RTL from CPU objects " "Cpu: # 2024.11.12 18:26:26 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.12 18:26:28 (*)   Creating encrypted RTL " "Cpu: # 2024.11.12 18:26:28 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.12 18:26:29 (*) Done Nios II generation " "Cpu: # 2024.11.12 18:26:29 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'base_system_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'base_system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\" " "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_010: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_010\" " "Router_010: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_010\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_instruction_master_limiter\" " "Nios2_gen2_0_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_instruction_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"jtag_uart_avalon_jtag_slave_burst_adapter\" " "Jtag_uart_avalon_jtag_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"jtag_uart_avalon_jtag_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\" " "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_ctrl_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_ctrl_s1_rsp_width_adapter\" " "Sdram_ctrl_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_ctrl_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_system: Done \"base_system\" with 46 modules, 106 files " "Base_system: Done \"base_system\" with 46 modules, 106 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432389488 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "base_system.qsys " "Finished elaborating Platform Designer system entity \"base_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432394345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/base_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/base_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system " "Found entity 1: base_system" {  } { { "db/ip/base_system/base_system.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/base_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/base_system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/base_system/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/base_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/base_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/base_system/submodules/altera_default_burst_converter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/base_system/submodules/altera_incr_burst_converter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/base_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/base_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394558 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/base_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394562 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394562 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394562 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394562 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731432394566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/base_system/submodules/altera_merlin_master_agent.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/base_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/base_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394573 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/base_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/base_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/base_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/base_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/base_system/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/base_system/submodules/altera_reset_controller.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/base_system/submodules/altera_reset_synchronizer.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/base_system/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/base_system/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731432394585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/base_system/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_ProfileTimer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_ProfileTimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_ProfileTimer " "Found entity 1: base_system_ProfileTimer" {  } { { "db/ip/base_system/submodules/base_system_ProfileTimer.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_ProfileTimer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/base_system/submodules/base_system_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_altpll_0_dffpipe_l2c " "Found entity 1: base_system_altpll_0_dffpipe_l2c" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394588 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_system_altpll_0_stdsync_sv6 " "Found entity 2: base_system_altpll_0_stdsync_sv6" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394588 ""} { "Info" "ISGN_ENTITY_NAME" "3 base_system_altpll_0_altpll_gau2 " "Found entity 3: base_system_altpll_0_altpll_gau2" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394588 ""} { "Info" "ISGN_ENTITY_NAME" "4 base_system_altpll_0 " "Found entity 4: base_system_altpll_0" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_irq_mapper " "Found entity 1: base_system_irq_mapper" {  } { { "db/ip/base_system/submodules/base_system_irq_mapper.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/base_system/submodules/base_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_jtag_uart_sim_scfifo_w " "Found entity 1: base_system_jtag_uart_sim_scfifo_w" {  } { { "db/ip/base_system/submodules/base_system_jtag_uart.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394591 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_system_jtag_uart_scfifo_w " "Found entity 2: base_system_jtag_uart_scfifo_w" {  } { { "db/ip/base_system/submodules/base_system_jtag_uart.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394591 ""} { "Info" "ISGN_ENTITY_NAME" "3 base_system_jtag_uart_sim_scfifo_r " "Found entity 3: base_system_jtag_uart_sim_scfifo_r" {  } { { "db/ip/base_system/submodules/base_system_jtag_uart.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394591 ""} { "Info" "ISGN_ENTITY_NAME" "4 base_system_jtag_uart_scfifo_r " "Found entity 4: base_system_jtag_uart_scfifo_r" {  } { { "db/ip/base_system/submodules/base_system_jtag_uart.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394591 ""} { "Info" "ISGN_ENTITY_NAME" "5 base_system_jtag_uart " "Found entity 5: base_system_jtag_uart" {  } { { "db/ip/base_system/submodules/base_system_jtag_uart.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0 " "Found entity 1: base_system_mm_interconnect_0" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: base_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: base_system_mm_interconnect_0_avalon_st_adapter_004" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: base_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_cmd_demux " "Found entity 1: base_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: base_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: base_system_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_cmd_mux " "Found entity 1: base_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_cmd_mux_004 " "Found entity 1: base_system_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_004.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_cmd_mux_005 " "Found entity 1: base_system_mm_interconnect_0_cmd_mux_005" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_005.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at base_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731432394620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at base_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731432394620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_router_default_decode " "Found entity 1: base_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394620 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_system_mm_interconnect_0_router " "Found entity 2: base_system_mm_interconnect_0_router" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at base_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731432394621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at base_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731432394621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: base_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394622 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_system_mm_interconnect_0_router_001 " "Found entity 2: base_system_mm_interconnect_0_router_001" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at base_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731432394622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at base_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731432394622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: base_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394623 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_system_mm_interconnect_0_router_002 " "Found entity 2: base_system_mm_interconnect_0_router_002" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at base_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731432394624 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at base_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731432394624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: base_system_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394624 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_system_mm_interconnect_0_router_005 " "Found entity 2: base_system_mm_interconnect_0_router_005" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394624 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_system_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at base_system_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731432394625 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_system_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at base_system_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731432394625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_router_009_default_decode " "Found entity 1: base_system_mm_interconnect_0_router_009_default_decode" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394626 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_system_mm_interconnect_0_router_009 " "Found entity 2: base_system_mm_interconnect_0_router_009" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_system_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at base_system_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731432394626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_system_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at base_system_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731432394627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_router_010_default_decode " "Found entity 1: base_system_mm_interconnect_0_router_010_default_decode" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394627 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_system_mm_interconnect_0_router_010 " "Found entity 2: base_system_mm_interconnect_0_router_010" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_rsp_demux " "Found entity 1: base_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_rsp_demux_004 " "Found entity 1: base_system_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_demux_004.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_rsp_mux " "Found entity 1: base_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: base_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: base_system_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_nios2_gen2_0 " "Found entity 1: base_system_nios2_gen2_0" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432394634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432394634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: base_system_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395411 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_system_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: base_system_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395411 ""} { "Info" "ISGN_ENTITY_NAME" "3 base_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 3: base_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395411 ""} { "Info" "ISGN_ENTITY_NAME" "4 base_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 4: base_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395411 ""} { "Info" "ISGN_ENTITY_NAME" "5 base_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 5: base_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395411 ""} { "Info" "ISGN_ENTITY_NAME" "6 base_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 6: base_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395411 ""} { "Info" "ISGN_ENTITY_NAME" "7 base_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 7: base_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 729 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395411 ""} { "Info" "ISGN_ENTITY_NAME" "8 base_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 8: base_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 990 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395411 ""} { "Info" "ISGN_ENTITY_NAME" "9 base_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 9: base_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395411 ""} { "Info" "ISGN_ENTITY_NAME" "10 base_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 10: base_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 1362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395411 ""} { "Info" "ISGN_ENTITY_NAME" "11 base_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 11: base_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 1430 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395411 ""} { "Info" "ISGN_ENTITY_NAME" "12 base_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 12: base_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 1512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395411 ""} { "Info" "ISGN_ENTITY_NAME" "13 base_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 13: base_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 1584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395411 ""} { "Info" "ISGN_ENTITY_NAME" "14 base_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 14: base_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 1627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395411 ""} { "Info" "ISGN_ENTITY_NAME" "15 base_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 15: base_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 1674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395411 ""} { "Info" "ISGN_ENTITY_NAME" "16 base_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 16: base_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395411 ""} { "Info" "ISGN_ENTITY_NAME" "17 base_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 17: base_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395411 ""} { "Info" "ISGN_ENTITY_NAME" "18 base_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 18: base_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395411 ""} { "Info" "ISGN_ENTITY_NAME" "19 base_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 19: base_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395411 ""} { "Info" "ISGN_ENTITY_NAME" "20 base_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 20: base_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2363 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395411 ""} { "Info" "ISGN_ENTITY_NAME" "21 base_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 21: base_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2428 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395411 ""} { "Info" "ISGN_ENTITY_NAME" "22 base_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 22: base_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2609 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395411 ""} { "Info" "ISGN_ENTITY_NAME" "23 base_system_nios2_gen2_0_cpu " "Found entity 23: base_system_nios2_gen2_0_cpu" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 3154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: base_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: base_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: base_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_nios2_gen2_0_cpu_mult_cell " "Found entity 1: base_system_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: base_system_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_pio_0 " "Found entity 1: base_system_pio_0" {  } { { "db/ip/base_system/submodules/base_system_pio_0.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_sdram_ctrl.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_system/submodules/base_system_sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_sdram_ctrl_input_efifo_module " "Found entity 1: base_system_sdram_ctrl_input_efifo_module" {  } { { "db/ip/base_system/submodules/base_system_sdram_ctrl.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395420 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_system_sdram_ctrl " "Found entity 2: base_system_sdram_ctrl" {  } { { "db/ip/base_system/submodules/base_system_sdram_ctrl.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_sysid " "Found entity 1: base_system_sysid" {  } { { "db/ip/base_system/submodules/base_system_sysid.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/cam_dma_behaviour.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/cam_dma_behaviour.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cam_dma-MSE " "Found design unit 1: cam_dma-MSE" {  } { { "db/ip/base_system/submodules/cam_dma_behaviour.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_behaviour.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cam_dma_ctrl-MSE " "Found design unit 1: cam_dma_ctrl-MSE" {  } { { "db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/cam_dma_ctrl_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/cam_dma_ctrl_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 cam_dma_ctrl " "Found entity 1: cam_dma_ctrl" {  } { { "db/ip/base_system/submodules/cam_dma_ctrl_entity.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_ctrl_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/cam_dma_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/cam_dma_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 cam_dma " "Found entity 1: cam_dma" {  } { { "db/ip/base_system/submodules/cam_dma_entity.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/delay_line_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/delay_line_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_line-general " "Found design unit 1: delay_line-general" {  } { { "db/ip/base_system/submodules/delay_line_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/delay_line_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/delay_line_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/delay_line_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 delay_line " "Found entity 1: delay_line" {  } { { "db/ip/base_system/submodules/delay_line_entity.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/delay_line_entity.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/dma_controller_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/dma_controller_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dma_controller_lcd-MSE " "Found design unit 1: dma_controller_lcd-MSE" {  } { { "db/ip/base_system/submodules/dma_controller_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/dma_controller_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/dma_controller_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/dma_controller_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 dma_controller_lcd " "Found entity 1: dma_controller_lcd" {  } { { "db/ip/base_system/submodules/dma_controller_entity.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/dma_controller_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/frame_interpreter_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frame_interpreter-MSE " "Found design unit 1: frame_interpreter-MSE" {  } { { "db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/frame_interpreter_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/frame_interpreter_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 frame_interpreter " "Found entity 1: frame_interpreter" {  } { { "db/ip/base_system/submodules/frame_interpreter_entity.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/i2c_autodetect_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/i2c_autodetect_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_autodetect-simple " "Found design unit 1: i2c_autodetect-simple" {  } { { "db/ip/base_system/submodules/i2c_autodetect_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_autodetect_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/i2c_autodetect_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/i2c_autodetect_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_autodetect " "Found entity 1: i2c_autodetect" {  } { { "db/ip/base_system/submodules/i2c_autodetect_entity.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_autodetect_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/i2c_avalon_slave_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/i2c_avalon_slave_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_core-simple " "Found design unit 1: i2c_core-simple" {  } { { "db/ip/base_system/submodules/i2c_avalon_slave_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_avalon_slave_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/i2c_avalon_slave_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/i2c_avalon_slave_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_core " "Found entity 1: i2c_core" {  } { { "db/ip/base_system/submodules/i2c_avalon_slave_entity.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_avalon_slave_entity.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_cntrl-simple " "Found design unit 1: i2c_cntrl-simple" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/i2c_cntrl_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/i2c_cntrl_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_cntrl " "Found entity 1: i2c_cntrl" {  } { { "db/ip/base_system/submodules/i2c_cntrl_entity.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/i2c_data_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/i2c_data_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_data-simple " "Found design unit 1: i2c_data-simple" {  } { { "db/ip/base_system/submodules/i2c_data_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_data_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/i2c_data_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/i2c_data_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_data " "Found entity 1: i2c_data" {  } { { "db/ip/base_system/submodules/i2c_data_entity.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_data_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/i2c_start_stop_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/i2c_start_stop_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_start_stop-simple " "Found design unit 1: i2c_start_stop-simple" {  } { { "db/ip/base_system/submodules/i2c_start_stop_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_start_stop_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/i2c_start_stop_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/i2c_start_stop_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_start_stop " "Found entity 1: i2c_start_stop" {  } { { "db/ip/base_system/submodules/i2c_start_stop_entity.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_start_stop_entity.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/lcd_dma_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/lcd_dma_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_dma-MSE " "Found design unit 1: lcd_dma-MSE" {  } { { "db/ip/base_system/submodules/lcd_dma_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/lcd_dma_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/lcd_dma_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_dma " "Found entity 1: lcd_dma" {  } { { "db/ip/base_system/submodules/lcd_dma_entity.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_entity.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/pixel_formatter_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_formatter-MSE " "Found design unit 1: pixel_formatter-MSE" {  } { { "db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/pixel_formatter_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/pixel_formatter_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_formatter " "Found entity 1: pixel_formatter" {  } { { "db/ip/base_system/submodules/pixel_formatter_entity.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_formatter_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/pixel_interface_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/pixel_interface_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_interface-MSE " "Found design unit 1: pixel_interface-MSE" {  } { { "db/ip/base_system/submodules/pixel_interface_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_interface_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/pixel_interface_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/pixel_interface_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_interface " "Found entity 1: pixel_interface" {  } { { "db/ip/base_system/submodules/pixel_interface_entity.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_interface_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/send_receive_if_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/send_receive_if_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SendReceiveInterface-MSE " "Found design unit 1: SendReceiveInterface-MSE" {  } { { "db/ip/base_system/submodules/send_receive_if_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/send_receive_if_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/send_receive_if_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/send_receive_if_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 SendReceiveInterface " "Found entity 1: SendReceiveInterface" {  } { { "db/ip/base_system/submodules/send_receive_if_entity.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/send_receive_if_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/synchroflop_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/synchroflop_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchro_flop-behave " "Found design unit 1: synchro_flop-behave" {  } { { "db/ip/base_system/submodules/synchroflop_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/synchroflop_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/synchroflop_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/synchroflop_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 synchro_flop " "Found entity 1: synchro_flop" {  } { { "db/ip/base_system/submodules/synchroflop_entity.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/synchroflop_entity.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/vga_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/vga_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-testbench " "Found design unit 1: vga_controller-testbench" {  } { { "db/ip/base_system/submodules/vga_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/vga_dma_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/vga_dma_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_dma-MSE " "Found design unit 1: vga_dma-MSE" {  } { { "db/ip/base_system/submodules/vga_dma_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_dma_cntrl-MSE " "Found design unit 1: vga_dma_cntrl-MSE" {  } { { "db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/vga_dma_cntrl_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/vga_dma_cntrl_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 vga_dma_cntrl " "Found entity 1: vga_dma_cntrl" {  } { { "db/ip/base_system/submodules/vga_dma_cntrl_entity.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_cntrl_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/vga_dma_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/vga_dma_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 vga_dma " "Found entity 1: vga_dma" {  } { { "db/ip/base_system/submodules/vga_dma_entity.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_entity.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/vga_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/vga_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "db/ip/base_system/submodules/vga_entity.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432395967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432395967 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "base_system_sdram_ctrl.v(318) " "Verilog HDL or VHDL warning at base_system_sdram_ctrl.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/base_system/submodules/base_system_sdram_ctrl.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1731432396015 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "base_system_sdram_ctrl.v(328) " "Verilog HDL or VHDL warning at base_system_sdram_ctrl.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/base_system/submodules/base_system_sdram_ctrl.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1731432396015 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "base_system_sdram_ctrl.v(338) " "Verilog HDL or VHDL warning at base_system_sdram_ctrl.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/base_system/submodules/base_system_sdram_ctrl.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1731432396016 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "base_system_sdram_ctrl.v(682) " "Verilog HDL or VHDL warning at base_system_sdram_ctrl.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/base_system/submodules/base_system_sdram_ctrl.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1731432396017 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mse_demo.bdf 1 1 " "Using design file mse_demo.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mse_demo " "Found entity 1: mse_demo" {  } { { "mse_demo.bdf" "" { Schematic "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/mse_demo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432396140 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731432396140 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mse_demo " "Elaborating entity \"mse_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731432396141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system base_system:inst " "Elaborating entity \"base_system\" for hierarchy \"base_system:inst\"" {  } { { "mse_demo.bdf" "inst" { Schematic "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/mse_demo.bdf" { { 24 848 1136 792 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432396148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_ProfileTimer base_system:inst\|base_system_ProfileTimer:profiletimer " "Elaborating entity \"base_system_ProfileTimer\" for hierarchy \"base_system:inst\|base_system_ProfileTimer:profiletimer\"" {  } { { "db/ip/base_system/base_system.v" "profiletimer" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432396195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_altpll_0 base_system:inst\|base_system_altpll_0:altpll_0 " "Elaborating entity \"base_system_altpll_0\" for hierarchy \"base_system:inst\|base_system_altpll_0:altpll_0\"" {  } { { "db/ip/base_system/base_system.v" "altpll_0" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432396223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_altpll_0_stdsync_sv6 base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"base_system_altpll_0_stdsync_sv6\" for hierarchy \"base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "stdsync2" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432396229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_altpll_0_dffpipe_l2c base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_stdsync_sv6:stdsync2\|base_system_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"base_system_altpll_0_dffpipe_l2c\" for hierarchy \"base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_stdsync_sv6:stdsync2\|base_system_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "dffpipe3" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432396232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_altpll_0_altpll_gau2 base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1 " "Elaborating entity \"base_system_altpll_0_altpll_gau2\" for hierarchy \"base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\"" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "sd1" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432396237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_dma base_system:inst\|cam_dma:cam_ctrl " "Elaborating entity \"cam_dma\" for hierarchy \"base_system:inst\|cam_dma:cam_ctrl\"" {  } { { "db/ip/base_system/base_system.v" "cam_ctrl" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432396250 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_frame_rate cam_dma_behaviour.vhdl(112) " "VHDL Process Statement warning at cam_dma_behaviour.vhdl(112): signal \"s_frame_rate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/cam_dma_behaviour.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_behaviour.vhdl" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432396252 "|mse_demo|base_system:inst|cam_dma:cam_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_irq_reg cam_dma_behaviour.vhdl(116) " "VHDL Process Statement warning at cam_dma_behaviour.vhdl(116): signal \"s_irq_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/cam_dma_behaviour.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_behaviour.vhdl" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432396252 "|mse_demo|base_system:inst|cam_dma:cam_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_interpreter base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile " "Elaborating entity \"frame_interpreter\" for hierarchy \"base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\"" {  } { { "db/ip/base_system/submodules/cam_dma_behaviour.vhdl" "profile" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_behaviour.vhdl" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432396278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchro_flop base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|synchro_flop:sync_line " "Elaborating entity \"synchro_flop\" for hierarchy \"base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|synchro_flop:sync_line\"" {  } { { "db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" "sync_line" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432396295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_interface base_system:inst\|cam_dma:cam_ctrl\|pixel_interface:pxlif " "Elaborating entity \"pixel_interface\" for hierarchy \"base_system:inst\|cam_dma:cam_ctrl\|pixel_interface:pxlif\"" {  } { { "db/ip/base_system/submodules/cam_dma_behaviour.vhdl" "pxlif" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_behaviour.vhdl" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432396301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_dma_ctrl base_system:inst\|cam_dma:cam_ctrl\|cam_dma_ctrl:dma " "Elaborating entity \"cam_dma_ctrl\" for hierarchy \"base_system:inst\|cam_dma:cam_ctrl\|cam_dma_ctrl:dma\"" {  } { { "db/ip/base_system/submodules/cam_dma_behaviour.vhdl" "dma" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_behaviour.vhdl" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432396325 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_streaming_active cam_dma_ctrl_behaviour.vhdl(11) " "Verilog HDL or VHDL warning at cam_dma_ctrl_behaviour.vhdl(11): object \"s_streaming_active\" assigned a value but never read" {  } { { "db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731432396326 "|mse_demo|base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_streaming_mode_reg cam_dma_ctrl_behaviour.vhdl(131) " "VHDL Process Statement warning at cam_dma_ctrl_behaviour.vhdl(131): signal \"s_streaming_mode_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432396327 "|mse_demo|base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_core base_system:inst\|i2c_core:i2c_ctrl " "Elaborating entity \"i2c_core\" for hierarchy \"base_system:inst\|i2c_core:i2c_ctrl\"" {  } { { "db/ip/base_system/base_system.v" "i2c_ctrl" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432396352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_autodetect base_system:inst\|i2c_core:i2c_ctrl\|i2c_autodetect:autodetection " "Elaborating entity \"i2c_autodetect\" for hierarchy \"base_system:inst\|i2c_core:i2c_ctrl\|i2c_autodetect:autodetection\"" {  } { { "db/ip/base_system/submodules/i2c_avalon_slave_behavior.vhdl" "autodetection" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_avalon_slave_behavior.vhdl" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432396366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_cntrl base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core " "Elaborating entity \"i2c_cntrl\" for hierarchy \"base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\"" {  } { { "db/ip/base_system/submodules/i2c_avalon_slave_behavior.vhdl" "core" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_avalon_slave_behavior.vhdl" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432396375 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "short_tran i2c_cntrl_behavior.vhdl(109) " "VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(109): signal \"short_tran\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432396377 "|mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "two_phase i2c_cntrl_behavior.vhdl(122) " "VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(122): signal \"two_phase\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432396377 "|mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "device_id i2c_cntrl_behavior.vhdl(123) " "VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(123): signal \"device_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432396377 "|mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "short_tran i2c_cntrl_behavior.vhdl(125) " "VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(125): signal \"short_tran\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432396377 "|mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "device_id i2c_cntrl_behavior.vhdl(215) " "VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(215): signal \"device_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432396378 "|mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address i2c_cntrl_behavior.vhdl(218) " "VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(218): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432396378 "|mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address i2c_cntrl_behavior.vhdl(220) " "VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(220): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432396378 "|mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "device_id i2c_cntrl_behavior.vhdl(221) " "VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(221): signal \"device_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432396378 "|mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data i2c_cntrl_behavior.vhdl(224) " "VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(224): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432396379 "|mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data i2c_cntrl_behavior.vhdl(226) " "VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(226): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432396379 "|mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "device_id i2c_cntrl_behavior.vhdl(229) " "VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(229): signal \"device_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432396379 "|mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_start_stop base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|i2c_start_stop:start_stop_gen " "Elaborating entity \"i2c_start_stop\" for hierarchy \"base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|i2c_start_stop:start_stop_gen\"" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "start_stop_gen" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432396395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_data base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|i2c_data:data_gen " "Elaborating entity \"i2c_data\" for hierarchy \"base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|i2c_data:data_gen\"" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "data_gen" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432396403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_jtag_uart base_system:inst\|base_system_jtag_uart:jtag_uart " "Elaborating entity \"base_system_jtag_uart\" for hierarchy \"base_system:inst\|base_system_jtag_uart:jtag_uart\"" {  } { { "db/ip/base_system/base_system.v" "jtag_uart" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432396410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_jtag_uart_scfifo_w base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w " "Elaborating entity \"base_system_jtag_uart_scfifo_w\" for hierarchy \"base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\"" {  } { { "db/ip/base_system/submodules/base_system_jtag_uart.v" "the_base_system_jtag_uart_scfifo_w" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432396420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/base_system/submodules/base_system_jtag_uart.v" "wfifo" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432396699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/base_system/submodules/base_system_jtag_uart.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432396703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432396703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432396703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432396703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432396703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432396703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432396703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432396703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432396703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432396703 ""}  } { { "db/ip/base_system/submodules/base_system_jtag_uart.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731432396703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432396746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432396746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432396747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432396753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432396753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432396754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432396760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432396760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432396762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432396803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432396803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432396805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432396850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432396850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432396852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432396902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432396902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432396903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_jtag_uart_scfifo_r base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_r:the_base_system_jtag_uart_scfifo_r " "Elaborating entity \"base_system_jtag_uart_scfifo_r\" for hierarchy \"base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_r:the_base_system_jtag_uart_scfifo_r\"" {  } { { "db/ip/base_system/submodules/base_system_jtag_uart.v" "the_base_system_jtag_uart_scfifo_r" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432396913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic base_system:inst\|base_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"base_system:inst\|base_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/base_system/submodules/base_system_jtag_uart.v" "base_system_jtag_uart_alt_jtag_atlantic" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432397212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_system:inst\|base_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"base_system:inst\|base_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/base_system/submodules/base_system_jtag_uart.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432397229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_system:inst\|base_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"base_system:inst\|base_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432397229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432397229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432397229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432397229 ""}  } { { "db/ip/base_system/submodules/base_system_jtag_uart.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731432397229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter base_system:inst\|base_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"base_system:inst\|base_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432397362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl base_system:inst\|base_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"base_system:inst\|base_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432397492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_dma base_system:inst\|lcd_dma:lcd_ctrl " "Elaborating entity \"lcd_dma\" for hierarchy \"base_system:inst\|lcd_dma:lcd_ctrl\"" {  } { { "db/ip/base_system/base_system.v" "lcd_ctrl" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432397536 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_irq_reg lcd_dma_behavior.vhdl(124) " "VHDL Process Statement warning at lcd_dma_behavior.vhdl(124): signal \"s_irq_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/lcd_dma_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_behavior.vhdl" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432397537 "|mse_demo|base_system:inst|lcd_dma:lcd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_DMA_busy lcd_dma_behavior.vhdl(125) " "VHDL Process Statement warning at lcd_dma_behavior.vhdl(125): signal \"s_DMA_busy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/lcd_dma_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_behavior.vhdl" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432397537 "|mse_demo|base_system:inst|lcd_dma:lcd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_LCD_data_out lcd_dma_behavior.vhdl(127) " "VHDL Process Statement warning at lcd_dma_behavior.vhdl(127): signal \"s_LCD_data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/lcd_dma_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_behavior.vhdl" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432397537 "|mse_demo|base_system:inst|lcd_dma:lcd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ImageXSize_reg lcd_dma_behavior.vhdl(131) " "VHDL Process Statement warning at lcd_dma_behavior.vhdl(131): signal \"s_ImageXSize_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/lcd_dma_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_behavior.vhdl" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432397538 "|mse_demo|base_system:inst|lcd_dma:lcd_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SendReceiveInterface base_system:inst\|lcd_dma:lcd_ctrl\|SendReceiveInterface:interface " "Elaborating entity \"SendReceiveInterface\" for hierarchy \"base_system:inst\|lcd_dma:lcd_ctrl\|SendReceiveInterface:interface\"" {  } { { "db/ip/base_system/submodules/lcd_dma_behavior.vhdl" "interface" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_behavior.vhdl" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432397560 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_current_state send_receive_if_behavior.vhdl(163) " "VHDL Process Statement warning at send_receive_if_behavior.vhdl(163): signal \"s_current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/send_receive_if_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/send_receive_if_behavior.vhdl" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432397562 "|mse_demo|base_system:inst|lcd_dma:lcd_ctrl|SendReceiveInterface:interface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_current_reset send_receive_if_behavior.vhdl(205) " "VHDL Process Statement warning at send_receive_if_behavior.vhdl(205): signal \"s_current_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/send_receive_if_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/send_receive_if_behavior.vhdl" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432397562 "|mse_demo|base_system:inst|lcd_dma:lcd_ctrl|SendReceiveInterface:interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_controller_lcd base_system:inst\|lcd_dma:lcd_ctrl\|dma_controller_lcd:dma " "Elaborating entity \"dma_controller_lcd\" for hierarchy \"base_system:inst\|lcd_dma:lcd_ctrl\|dma_controller_lcd:dma\"" {  } { { "db/ip/base_system/submodules/lcd_dma_behavior.vhdl" "dma" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_behavior.vhdl" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432397579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_formatter base_system:inst\|lcd_dma:lcd_ctrl\|pixel_formatter:formatter " "Elaborating entity \"pixel_formatter\" for hierarchy \"base_system:inst\|lcd_dma:lcd_ctrl\|pixel_formatter:formatter\"" {  } { { "db/ip/base_system/submodules/lcd_dma_behavior.vhdl" "formatter" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_behavior.vhdl" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432397598 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pixel_counter_reg pixel_formatter_behavior.vhdl(157) " "VHDL Process Statement warning at pixel_formatter_behavior.vhdl(157): signal \"s_pixel_counter_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432397603 "|mse_demo|base_system:inst|lcd_dma:lcd_ctrl|pixel_formatter:formatter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pixel_counter_reg pixel_formatter_behavior.vhdl(165) " "VHDL Process Statement warning at pixel_formatter_behavior.vhdl(165): signal \"s_pixel_counter_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432397603 "|mse_demo|base_system:inst|lcd_dma:lcd_ctrl|pixel_formatter:formatter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pixel_counter_reg pixel_formatter_behavior.vhdl(173) " "VHDL Process Statement warning at pixel_formatter_behavior.vhdl(173): signal \"s_pixel_counter_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432397603 "|mse_demo|base_system:inst|lcd_dma:lcd_ctrl|pixel_formatter:formatter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pixel_counter_reg pixel_formatter_behavior.vhdl(181) " "VHDL Process Statement warning at pixel_formatter_behavior.vhdl(181): signal \"s_pixel_counter_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432397603 "|mse_demo|base_system:inst|lcd_dma:lcd_ctrl|pixel_formatter:formatter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pixel_counter_reg pixel_formatter_behavior.vhdl(189) " "VHDL Process Statement warning at pixel_formatter_behavior.vhdl(189): signal \"s_pixel_counter_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432397603 "|mse_demo|base_system:inst|lcd_dma:lcd_ctrl|pixel_formatter:formatter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pixel_counter_reg pixel_formatter_behavior.vhdl(197) " "VHDL Process Statement warning at pixel_formatter_behavior.vhdl(197): signal \"s_pixel_counter_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432397603 "|mse_demo|base_system:inst|lcd_dma:lcd_ctrl|pixel_formatter:formatter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0 base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"base_system_nios2_gen2_0\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/base_system/base_system.v" "nios2_gen2_0" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432397634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu " "Elaborating entity \"base_system_nios2_gen2_0_cpu\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0.v" "cpu" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432397676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_test_bench base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_test_bench:the_base_system_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"base_system_nios2_gen2_0_cpu_test_bench\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_test_bench:the_base_system_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_test_bench" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 5410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432398100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_ic_data_module base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_ic_data_module:base_system_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"base_system_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_ic_data_module:base_system_nios2_gen2_0_cpu_ic_data\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "base_system_nios2_gen2_0_cpu_ic_data" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 6412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432398152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_ic_data_module:base_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_ic_data_module:base_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432398214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432398269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432398269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_ic_data_module:base_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_ic_data_module:base_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432398270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_ic_tag_module base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_ic_tag_module:base_system_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"base_system_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_ic_tag_module:base_system_nios2_gen2_0_cpu_ic_tag\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "base_system_nios2_gen2_0_cpu_ic_tag" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 6478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432398326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_ic_tag_module:base_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_ic_tag_module:base_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432398351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ad1 " "Found entity 1: altsyncram_5ad1" {  } { { "db/altsyncram_5ad1.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altsyncram_5ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432398417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432398417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ad1 base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_ic_tag_module:base_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5ad1:auto_generated " "Elaborating entity \"altsyncram_5ad1\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_ic_tag_module:base_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432398418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_register_bank_a_module base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_register_bank_a_module:base_system_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"base_system_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_register_bank_a_module:base_system_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "base_system_nios2_gen2_0_cpu_register_bank_a" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 7490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432398465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_register_bank_a_module:base_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_register_bank_a_module:base_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432398506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432398560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432398560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_register_bank_a_module:base_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_register_bank_a_module:base_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432398561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_register_bank_b_module base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_register_bank_b_module:base_system_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"base_system_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_register_bank_b_module:base_system_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "base_system_nios2_gen2_0_cpu_register_bank_b" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 7508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432398614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_mult_cell base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"base_system_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_mult_cell" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 8093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432398629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432398653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432398702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432398702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432398705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432398746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432398806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432398816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432398829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432398849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432398894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432398908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432398927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432398944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432398964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432398976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432398993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432399137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432399178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432399189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432399205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432399226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432399242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432399259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_oci base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_oci" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 8553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432399944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_oci_debug base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_debug:the_base_system_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_debug:the_base_system_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432400017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_debug:the_base_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_debug:the_base_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432400038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_oci_break base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_break:the_base_system_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_break:the_base_system_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432400077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_oci_xbrk base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432400203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_oci_dbrk base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432400242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_oci_itrace base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_base_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_base_system_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432400280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_oci_dtrace base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_base_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_base_system_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432400317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_oci_td_mode base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_base_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|base_system_nios2_gen2_0_cpu_nios2_oci_td_mode:base_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_base_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|base_system_nios2_gen2_0_cpu_nios2_oci_td_mode:base_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "base_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 1480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432400474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_oci_fifo base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432400510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo\|base_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_base_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo\|base_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_base_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 1793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432400578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo\|base_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo\|base_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 1802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432400612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo\|base_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo\|base_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 1811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432400647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_oci_pib base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_pib:the_base_system_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_pib:the_base_system_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432400681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_oci_im base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_im:the_base_system_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_im:the_base_system_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432400715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_avalon_reg base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 3012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432400761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_ocimem base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 3032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432400801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_ociram_sp_ram_module base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem\|base_system_nios2_gen2_0_cpu_ociram_sp_ram_module:base_system_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"base_system_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem\|base_system_nios2_gen2_0_cpu_ociram_sp_ram_module:base_system_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "base_system_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432400898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem\|base_system_nios2_gen2_0_cpu_ociram_sp_ram_module:base_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem\|base_system_nios2_gen2_0_cpu_ociram_sp_ram_module:base_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432400930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432400985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432400985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem\|base_system_nios2_gen2_0_cpu_ociram_sp_ram_module:base_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem\|base_system_nios2_gen2_0_cpu_ociram_sp_ram_module:base_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432400986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_debug_slave_wrapper base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"base_system_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 3134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432401005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_debug_slave_tck base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper\|base_system_nios2_gen2_0_cpu_debug_slave_tck:the_base_system_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"base_system_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper\|base_system_nios2_gen2_0_cpu_debug_slave_tck:the_base_system_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_base_system_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432401013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_debug_slave_sysclk base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper\|base_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_base_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"base_system_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper\|base_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_base_system_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_base_system_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432401097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "base_system_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432401171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432401176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432401182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432401188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_pio_0 base_system:inst\|base_system_pio_0:pio_0 " "Elaborating entity \"base_system_pio_0\" for hierarchy \"base_system:inst\|base_system_pio_0:pio_0\"" {  } { { "db/ip/base_system/base_system.v" "pio_0" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432401196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_sdram_ctrl base_system:inst\|base_system_sdram_ctrl:sdram_ctrl " "Elaborating entity \"base_system_sdram_ctrl\" for hierarchy \"base_system:inst\|base_system_sdram_ctrl:sdram_ctrl\"" {  } { { "db/ip/base_system/base_system.v" "sdram_ctrl" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432401201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_sdram_ctrl_input_efifo_module base_system:inst\|base_system_sdram_ctrl:sdram_ctrl\|base_system_sdram_ctrl_input_efifo_module:the_base_system_sdram_ctrl_input_efifo_module " "Elaborating entity \"base_system_sdram_ctrl_input_efifo_module\" for hierarchy \"base_system:inst\|base_system_sdram_ctrl:sdram_ctrl\|base_system_sdram_ctrl_input_efifo_module:the_base_system_sdram_ctrl_input_efifo_module\"" {  } { { "db/ip/base_system/submodules/base_system_sdram_ctrl.v" "the_base_system_sdram_ctrl_input_efifo_module" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432401309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_sysid base_system:inst\|base_system_sysid:sysid " "Elaborating entity \"base_system_sysid\" for hierarchy \"base_system:inst\|base_system_sysid:sysid\"" {  } { { "db/ip/base_system/base_system.v" "sysid" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432401331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_dma base_system:inst\|vga_dma:vga_dma_0 " "Elaborating entity \"vga_dma\" for hierarchy \"base_system:inst\|vga_dma:vga_dma_0\"" {  } { { "db/ip/base_system/base_system.v" "vga_dma_0" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432401334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_dma_cntrl base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma " "Elaborating entity \"vga_dma_cntrl\" for hierarchy \"base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\"" {  } { { "db/ip/base_system/submodules/vga_dma_behavior.vhdl" "dma" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_behavior.vhdl" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432401345 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_del_reg vga_dma_cntrl_behavior.vhdl(52) " "VHDL Process Statement warning at vga_dma_cntrl_behavior.vhdl(52): signal \"s_del_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432401351 "|mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_del_reg vga_dma_cntrl_behavior.vhdl(56) " "VHDL Process Statement warning at vga_dma_cntrl_behavior.vhdl(56): signal \"s_del_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432401351 "|mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller base_system:inst\|vga_dma:vga_dma_0\|vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"base_system:inst\|vga_dma:vga_dma_0\|vga_controller:vga\"" {  } { { "db/ip/base_system/submodules/vga_dma_behavior.vhdl" "vga" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_behavior.vhdl" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432401376 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_PixelIndex vga_behavior.vhdl(142) " "VHDL Process Statement warning at vga_behavior.vhdl(142): signal \"s_PixelIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/vga_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432401377 "|mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_controller:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_PixelIndex vga_behavior.vhdl(143) " "VHDL Process Statement warning at vga_behavior.vhdl(143): signal \"s_PixelIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/vga_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432401378 "|mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_controller:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pixel_down_counter_reg vga_behavior.vhdl(144) " "VHDL Process Statement warning at vga_behavior.vhdl(144): signal \"s_pixel_down_counter_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/vga_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432401378 "|mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_controller:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pixel_down_counter_reg vga_behavior.vhdl(145) " "VHDL Process Statement warning at vga_behavior.vhdl(145): signal \"s_pixel_down_counter_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/vga_behavior.vhdl" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731432401378 "|mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_line base_system:inst\|vga_dma:vga_dma_0\|vga_controller:vga\|delay_line:hsync_del " "Elaborating entity \"delay_line\" for hierarchy \"base_system:inst\|vga_dma:vga_dma_0\|vga_controller:vga\|delay_line:hsync_del\"" {  } { { "db/ip/base_system/submodules/vga_behavior.vhdl" "hsync_del" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432401391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"base_system_mm_interconnect_0\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/base_system/base_system.v" "mm_interconnect_0" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432401397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 1175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 1235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:lcd_ctrl_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:lcd_ctrl_master_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "lcd_ctrl_master_translator" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 1295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cam_ctrl_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cam_ctrl_master_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "cam_ctrl_master_translator" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 1355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:vga_dma_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:vga_dma_0_master_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "vga_dma_0_master_translator" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 1415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 1479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 1543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 1607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 1671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_ctrl_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_ctrl_s1_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "sdram_ctrl_s1_translator" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 1735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "pio_0_s1_translator" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 1799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:systimer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:systimer_s1_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "systimer_s1_translator" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 1863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_ctrl_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_ctrl_slave_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "lcd_ctrl_slave_translator" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 1991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_ctrl_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_ctrl_slave_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "i2c_ctrl_slave_translator" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 2055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cam_ctrl_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cam_ctrl_slave_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "cam_ctrl_slave_translator" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 2264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 2345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:lcd_ctrl_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:lcd_ctrl_master_agent\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "lcd_ctrl_master_agent" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 2426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cam_ctrl_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cam_ctrl_master_agent\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "cam_ctrl_master_agent" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 2507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vga_dma_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vga_dma_0_master_agent\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "vga_dma_0_master_agent" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 2588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 2672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/base_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 3129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_ctrl_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_ctrl_s1_agent\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "sdram_ctrl_s1_agent" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 3213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_ctrl_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_ctrl_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/base_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "sdram_ctrl_s1_agent_rsp_fifo" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 3254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "sdram_ctrl_s1_agent_rdata_fifo" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 3295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_router base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router:router " "Elaborating entity \"base_system_mm_interconnect_0_router\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "router" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 4186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_router_default_decode base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router:router\|base_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"base_system_mm_interconnect_0_router_default_decode\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router:router\|base_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_router_001 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"base_system_mm_interconnect_0_router_001\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "router_001" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 4202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_router_001_default_decode base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_001:router_001\|base_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"base_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_001:router_001\|base_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_router_002 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"base_system_mm_interconnect_0_router_002\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "router_002" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 4218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_router_002_default_decode base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_002:router_002\|base_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"base_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_002:router_002\|base_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_router_005 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"base_system_mm_interconnect_0_router_005\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "router_005" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 4266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_router_005_default_decode base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_005:router_005\|base_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"base_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_005:router_005\|base_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_router_009 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"base_system_mm_interconnect_0_router_009\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_009:router_009\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "router_009" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 4330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_router_009_default_decode base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_009:router_009\|base_system_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"base_system_mm_interconnect_0_router_009_default_decode\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_009:router_009\|base_system_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_router_010 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"base_system_mm_interconnect_0_router_010\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_010:router_010\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "router_010" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 4346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_router_010_default_decode base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_010:router_010\|base_system_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"base_system_mm_interconnect_0_router_010_default_decode\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_010:router_010\|base_system_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_limiter" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 4492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_burst_adapter" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 4542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402825 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 6 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 12 to match size of target (6)" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731432402835 "|mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "sdram_ctrl_s1_burst_adapter" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 4742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432402991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403003 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 6 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 12 to match size of target (6)" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731432403013 "|mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_cmd_demux base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"base_system_mm_interconnect_0_cmd_demux\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 4825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_cmd_demux_001 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"base_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 4866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_cmd_demux_002 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"base_system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "cmd_demux_002" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 4883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_cmd_mux base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"base_system_mm_interconnect_0_cmd_mux\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 4940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/base_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_cmd_mux_004 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"base_system_mm_interconnect_0_cmd_mux_004\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "cmd_mux_004" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 5050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_004.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/base_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_cmd_mux_005 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"base_system_mm_interconnect_0_cmd_mux_005\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "cmd_mux_005" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 5067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_rsp_demux base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"base_system_mm_interconnect_0_rsp_demux\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "rsp_demux" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 5192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_rsp_demux_004 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"base_system_mm_interconnect_0_rsp_demux_004\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "rsp_demux_004" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 5302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_rsp_mux base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"base_system_mm_interconnect_0_rsp_mux\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 5504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/base_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_rsp_mux_001 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"base_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 5545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_rsp_mux_002 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"base_system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "rsp_mux_002" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 5562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "sdram_ctrl_s1_rsp_width_adapter" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 5662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403362 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/base_system/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731432403385 "|mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/base_system/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731432403389 "|mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/base_system/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731432403389 "|mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "sdram_ctrl_s1_cmd_width_adapter" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 5728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "crosser" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 5762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/base_system/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/base_system/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_avalon_st_adapter base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"base_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 5893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_avalon_st_adapter_004 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"base_system_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 6009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|base_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"base_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|base_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_irq_mapper base_system:inst\|base_system_irq_mapper:irq_mapper " "Elaborating entity \"base_system_irq_mapper\" for hierarchy \"base_system:inst\|base_system_irq_mapper:irq_mapper\"" {  } { { "db/ip/base_system/base_system.v" "irq_mapper" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller base_system:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"base_system:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/base_system/base_system.v" "rst_controller" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer base_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"base_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/base_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer base_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"base_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/base_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller base_system:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"base_system:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/base_system/base_system.v" "rst_controller_001" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432403688 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_base_system_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_base_system_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2944 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1731432407103 "|mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_base_system_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1731432408191 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.11.12.18:26:53 Progress: Loading sld54f7fabf/alt_sld_fab_wrapper_hw.tcl " "2024.11.12.18:26:53 Progress: Loading sld54f7fabf/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432413725 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432416017 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432416330 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432417395 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432417501 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432417616 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432417784 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432417790 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432417790 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1731432418724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54f7fabf/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54f7fabf/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld54f7fabf/alt_sld_fab.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/sld54f7fabf/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432419041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432419041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432419171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432419171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432419173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432419173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432419248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432419248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432419364 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432419364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432419364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432419443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432419443 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_line_buffer_1_memory_rtl_0 " "Inferred dual-clock RAM node \"base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_line_buffer_1_memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1731432425602 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_line_buffer_2_memory_rtl_0 " "Inferred dual-clock RAM node \"base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_line_buffer_2_memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1731432425603 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "base_system:inst\|cam_dma:cam_ctrl\|pixel_interface:pxlif\|s_line_buffer_2_memory_rtl_0 " "Inferred dual-clock RAM node \"base_system:inst\|cam_dma:cam_ctrl\|pixel_interface:pxlif\|s_line_buffer_2_memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1731432425603 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "base_system:inst\|cam_dma:cam_ctrl\|pixel_interface:pxlif\|s_line_buffer_1_memory_rtl_0 " "Inferred dual-clock RAM node \"base_system:inst\|cam_dma:cam_ctrl\|pixel_interface:pxlif\|s_line_buffer_1_memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1731432425604 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo\|mem " "RAM logic \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/base_system/submodules/altera_avalon_sc_fifo.v" "mem" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1731432425604 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1731432425604 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_line_buffer_1_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_line_buffer_1_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_line_buffer_2_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_line_buffer_2_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "base_system:inst\|lcd_dma:lcd_ctrl\|dma_controller_lcd:dma\|fifo_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"base_system:inst\|lcd_dma:lcd_ctrl\|dma_controller_lcd:dma\|fifo_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "base_system:inst\|i2c_core:i2c_ctrl\|i2c_autodetect:autodetection\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"base_system:inst\|i2c_core:i2c_ctrl\|i2c_autodetect:autodetection\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "base_system:inst\|cam_dma:cam_ctrl\|pixel_interface:pxlif\|s_line_buffer_2_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"base_system:inst\|cam_dma:cam_ctrl\|pixel_interface:pxlif\|s_line_buffer_2_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "base_system:inst\|cam_dma:cam_ctrl\|pixel_interface:pxlif\|s_line_buffer_1_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"base_system:inst\|cam_dma:cam_ctrl\|pixel_interface:pxlif\|s_line_buffer_1_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731432429995 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1731432429995 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1731432429995 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1731432429997 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1731432429997 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1731432429997 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1731432429997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|altsyncram:s_line_buffer_1_memory_rtl_0 " "Elaborated megafunction instantiation \"base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|altsyncram:s_line_buffer_1_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432430046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|altsyncram:s_line_buffer_1_memory_rtl_0 " "Instantiated megafunction \"base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|altsyncram:s_line_buffer_1_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430046 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731432430046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_23d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_23d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_23d1 " "Found entity 1: altsyncram_23d1" {  } { { "db/altsyncram_23d1.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altsyncram_23d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432430095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432430095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_system:inst\|lcd_dma:lcd_ctrl\|dma_controller_lcd:dma\|altsyncram:fifo_memory_rtl_0 " "Elaborated megafunction instantiation \"base_system:inst\|lcd_dma:lcd_ctrl\|dma_controller_lcd:dma\|altsyncram:fifo_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432430172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_system:inst\|lcd_dma:lcd_ctrl\|dma_controller_lcd:dma\|altsyncram:fifo_memory_rtl_0 " "Instantiated megafunction \"base_system:inst\|lcd_dma:lcd_ctrl\|dma_controller_lcd:dma\|altsyncram:fifo_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430172 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731432430172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40h1 " "Found entity 1: altsyncram_40h1" {  } { { "db/altsyncram_40h1.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altsyncram_40h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432430219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432430219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_system:inst\|i2c_core:i2c_ctrl\|i2c_autodetect:autodetection\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"base_system:inst\|i2c_core:i2c_ctrl\|i2c_autodetect:autodetection\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432430260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_system:inst\|i2c_core:i2c_ctrl\|i2c_autodetect:autodetection\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"base_system:inst\|i2c_core:i2c_ctrl\|i2c_autodetect:autodetection\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430260 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731432430260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ud41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ud41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ud41 " "Found entity 1: altsyncram_ud41" {  } { { "db/altsyncram_ud41.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altsyncram_ud41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432430302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432430302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432430360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430361 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731432430361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432430407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432430407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432430433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731432430433 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731432430433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731432430481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432430481 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1731432431719 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1731432431719 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1731432431831 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1731432431831 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1731432431831 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1731432431831 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1731432431831 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1731432431864 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/base_system/submodules/base_system_sdram_ctrl.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v" 442 -1 0 } } { "db/ip/base_system/submodules/base_system_sdram_ctrl.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v" 356 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/base_system/submodules/altera_reset_synchronizer.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/base_system/submodules/base_system_sdram_ctrl.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v" 306 -1 0 } } { "db/ip/base_system/submodules/base_system_jtag_uart.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 457 -1 0 } } { "db/ip/base_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 6939 -1 0 } } { "db/ip/base_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/base_system/submodules/base_system_jtag_uart.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 398 -1 0 } } { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2346 -1 0 } } { "db/ip/base_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 5343 -1 0 } } { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 3636 -1 0 } } { "db/ip/base_system/submodules/base_system_ProfileTimer.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_ProfileTimer.v" 167 -1 0 } } { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 5301 -1 0 } } { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 284 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1731432432207 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1731432432208 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "mse_demo.bdf" "" { Schematic "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/mse_demo.bdf" { { 568 672 848 584 "SDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731432436236 "|mse_demo|SDRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLUE\[4\] GND " "Pin \"BLUE\[4\]\" is stuck at GND" {  } { { "mse_demo.bdf" "" { Schematic "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/mse_demo.bdf" { { 688 672 848 704 "BLUE\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731432436236 "|mse_demo|BLUE[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLUE\[3\] GND " "Pin \"BLUE\[3\]\" is stuck at GND" {  } { { "mse_demo.bdf" "" { Schematic "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/mse_demo.bdf" { { 688 672 848 704 "BLUE\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731432436236 "|mse_demo|BLUE[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLUE\[2\] GND " "Pin \"BLUE\[2\]\" is stuck at GND" {  } { { "mse_demo.bdf" "" { Schematic "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/mse_demo.bdf" { { 688 672 848 704 "BLUE\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731432436236 "|mse_demo|BLUE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLUE\[1\] GND " "Pin \"BLUE\[1\]\" is stuck at GND" {  } { { "mse_demo.bdf" "" { Schematic "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/mse_demo.bdf" { { 688 672 848 704 "BLUE\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731432436236 "|mse_demo|BLUE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLUE\[0\] GND " "Pin \"BLUE\[0\]\" is stuck at GND" {  } { { "mse_demo.bdf" "" { Schematic "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/mse_demo.bdf" { { 688 672 848 704 "BLUE\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731432436236 "|mse_demo|BLUE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GREEN\[3\] GND " "Pin \"GREEN\[3\]\" is stuck at GND" {  } { { "mse_demo.bdf" "" { Schematic "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/mse_demo.bdf" { { 704 672 848 720 "GREEN\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731432436236 "|mse_demo|GREEN[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GREEN\[2\] GND " "Pin \"GREEN\[2\]\" is stuck at GND" {  } { { "mse_demo.bdf" "" { Schematic "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/mse_demo.bdf" { { 704 672 848 720 "GREEN\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731432436236 "|mse_demo|GREEN[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GREEN\[1\] GND " "Pin \"GREEN\[1\]\" is stuck at GND" {  } { { "mse_demo.bdf" "" { Schematic "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/mse_demo.bdf" { { 704 672 848 720 "GREEN\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731432436236 "|mse_demo|GREEN[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GREEN\[0\] GND " "Pin \"GREEN\[0\]\" is stuck at GND" {  } { { "mse_demo.bdf" "" { Schematic "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/mse_demo.bdf" { { 704 672 848 720 "GREEN\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731432436236 "|mse_demo|GREEN[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RED\[4\] GND " "Pin \"RED\[4\]\" is stuck at GND" {  } { { "mse_demo.bdf" "" { Schematic "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/mse_demo.bdf" { { 736 672 848 752 "RED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731432436236 "|mse_demo|RED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RED\[3\] GND " "Pin \"RED\[3\]\" is stuck at GND" {  } { { "mse_demo.bdf" "" { Schematic "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/mse_demo.bdf" { { 736 672 848 752 "RED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731432436236 "|mse_demo|RED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RED\[2\] GND " "Pin \"RED\[2\]\" is stuck at GND" {  } { { "mse_demo.bdf" "" { Schematic "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/mse_demo.bdf" { { 736 672 848 752 "RED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731432436236 "|mse_demo|RED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RED\[1\] GND " "Pin \"RED\[1\]\" is stuck at GND" {  } { { "mse_demo.bdf" "" { Schematic "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/mse_demo.bdf" { { 736 672 848 752 "RED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731432436236 "|mse_demo|RED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RED\[0\] GND " "Pin \"RED\[0\]\" is stuck at GND" {  } { { "mse_demo.bdf" "" { Schematic "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/mse_demo.bdf" { { 736 672 848 752 "RED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731432436236 "|mse_demo|RED[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731432436236 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432436876 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "720 " "720 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731432444412 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432444866 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1731432445221 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1731432445221 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432445462 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/mse_demo.map.smsg " "Generated suppressed messages file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/mse_demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432446485 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731432448799 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731432448799 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CAM_D\[1\] " "No output dependent on input pin \"CAM_D\[1\]\"" {  } { { "mse_demo.bdf" "" { Schematic "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/mse_demo.bdf" { { 88 680 848 104 "CAM_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731432449998 "|mse_demo|CAM_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CAM_D\[0\] " "No output dependent on input pin \"CAM_D\[0\]\"" {  } { { "mse_demo.bdf" "" { Schematic "/home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/mse_demo.bdf" { { 88 680 848 104 "CAM_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731432449998 "|mse_demo|CAM_D[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1731432449998 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9423 " "Implemented 9423 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731432449999 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731432449999 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1731432449999 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8958 " "Implemented 8958 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731432449999 ""} { "Info" "ICUT_CUT_TM_RAMS" "332 " "Implemented 332 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1731432449999 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1731432449999 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1731432449999 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731432449999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1244 " "Peak virtual memory: 1244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731432450109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 18:27:30 2024 " "Processing ended: Tue Nov 12 18:27:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731432450109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:45 " "Elapsed time: 00:01:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731432450109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:37 " "Total CPU time (on all processors): 00:03:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731432450109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731432450109 ""}
