13:42:26 INFO  : Registering command handlers for SDK TCF services
13:42:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\temp_xsdb_launch_script.tcl
13:42:30 INFO  : XSCT server has started successfully.
13:42:30 INFO  : Successfully done setting XSCT server connection channel  
13:42:31 INFO  : Successfully done setting SDK workspace  
13:42:31 INFO  : Processing command line option -hwspec C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper.hdf.
14:42:40 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
14:42:50 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
14:44:05 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
14:44:05 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
14:44:08 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
14:44:08 INFO  : 'jtag frequency' command is executed.
14:44:08 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:44:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
14:44:12 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
14:44:12 INFO  : Context for 'APU' is selected.
14:44:12 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
14:44:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:12 INFO  : Context for 'APU' is selected.
14:44:12 INFO  : 'stop' command is executed.
14:44:22 INFO  : 'ps7_init' command is executed.
14:44:22 INFO  : 'ps7_post_config' command is executed.
14:44:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:44:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:23 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:23 INFO  : Memory regions updated for context APU
14:44:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:23 INFO  : 'con' command is executed.
14:44:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

14:44:23 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
14:45:25 INFO  : Disconnected from the channel tcfchan#1.
14:45:26 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
14:45:26 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
14:45:28 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
14:45:28 INFO  : 'jtag frequency' command is executed.
14:45:28 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:45:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
14:45:32 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
14:45:32 INFO  : Context for 'APU' is selected.
14:45:34 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
14:45:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:34 INFO  : Context for 'APU' is selected.
14:45:34 INFO  : 'stop' command is executed.
14:45:44 INFO  : 'ps7_init' command is executed.
14:45:45 INFO  : 'ps7_post_config' command is executed.
14:45:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:45:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:45 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:45:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:46 INFO  : Memory regions updated for context APU
14:45:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:46 INFO  : 'con' command is executed.
14:45:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

14:45:46 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
14:48:05 INFO  : Disconnected from the channel tcfchan#2.
14:48:06 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
14:48:07 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
14:48:10 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
14:48:10 INFO  : 'jtag frequency' command is executed.
14:48:10 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:48:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
14:48:14 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
14:48:14 INFO  : Context for 'APU' is selected.
14:48:16 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
14:48:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:16 INFO  : Context for 'APU' is selected.
14:48:16 INFO  : 'stop' command is executed.
14:48:26 INFO  : 'ps7_init' command is executed.
14:48:26 INFO  : 'ps7_post_config' command is executed.
14:48:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:27 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:48:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:27 INFO  : Memory regions updated for context APU
14:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:27 INFO  : 'con' command is executed.
14:48:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

14:48:27 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
14:49:43 INFO  : Disconnected from the channel tcfchan#3.
14:49:44 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
14:49:45 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
14:49:46 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
14:49:46 INFO  : 'jtag frequency' command is executed.
14:49:46 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:49:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
14:49:50 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
14:49:50 INFO  : Context for 'APU' is selected.
14:49:52 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
14:49:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:52 INFO  : Context for 'APU' is selected.
14:49:53 INFO  : 'stop' command is executed.
14:50:03 INFO  : 'ps7_init' command is executed.
14:50:03 INFO  : 'ps7_post_config' command is executed.
14:50:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:50:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:03 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:04 INFO  : Memory regions updated for context APU
14:50:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:04 INFO  : 'con' command is executed.
14:50:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

14:50:04 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
14:50:41 INFO  : Disconnected from the channel tcfchan#4.
14:50:42 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
14:50:42 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
14:50:44 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
14:50:44 INFO  : 'jtag frequency' command is executed.
14:50:44 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:50:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
14:50:48 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
14:50:48 INFO  : Context for 'APU' is selected.
14:50:51 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
14:50:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:51 INFO  : Context for 'APU' is selected.
14:50:51 INFO  : 'stop' command is executed.
14:51:02 INFO  : 'ps7_init' command is executed.
14:51:02 INFO  : 'ps7_post_config' command is executed.
14:51:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:51:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:02 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:03 INFO  : Memory regions updated for context APU
14:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:03 INFO  : 'con' command is executed.
14:51:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

14:51:03 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
14:54:15 INFO  : Disconnected from the channel tcfchan#5.
14:54:16 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
14:54:17 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
14:54:18 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
14:54:18 INFO  : 'jtag frequency' command is executed.
14:54:18 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:54:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
14:54:22 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
14:54:22 INFO  : Context for 'APU' is selected.
14:54:24 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
14:54:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:24 INFO  : Context for 'APU' is selected.
14:54:24 INFO  : 'stop' command is executed.
14:54:35 INFO  : 'ps7_init' command is executed.
14:54:35 INFO  : 'ps7_post_config' command is executed.
14:54:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:54:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:37 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:38 INFO  : Memory regions updated for context APU
14:54:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:39 INFO  : 'con' command is executed.
14:54:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

14:54:39 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
14:59:23 INFO  : Disconnected from the channel tcfchan#6.
14:59:25 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
14:59:25 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
14:59:27 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
14:59:27 INFO  : 'jtag frequency' command is executed.
14:59:27 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:59:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
14:59:31 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
14:59:31 INFO  : Context for 'APU' is selected.
14:59:34 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
14:59:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:34 INFO  : Context for 'APU' is selected.
14:59:34 INFO  : 'stop' command is executed.
14:59:47 INFO  : 'ps7_init' command is executed.
14:59:47 INFO  : 'ps7_post_config' command is executed.
14:59:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:59:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:47 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:48 INFO  : Memory regions updated for context APU
14:59:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:48 INFO  : 'con' command is executed.
14:59:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

14:59:48 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
15:05:53 INFO  : Disconnected from the channel tcfchan#7.
15:05:55 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
15:05:55 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
15:06:00 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
15:06:00 INFO  : 'jtag frequency' command is executed.
15:06:00 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:06:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
15:06:04 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
15:06:04 INFO  : Context for 'APU' is selected.
15:06:07 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
15:06:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:07 INFO  : Context for 'APU' is selected.
15:06:07 INFO  : 'stop' command is executed.
15:06:17 INFO  : 'ps7_init' command is executed.
15:06:17 INFO  : 'ps7_post_config' command is executed.
15:06:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:06:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:18 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:18 INFO  : Memory regions updated for context APU
15:06:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:19 INFO  : 'con' command is executed.
15:06:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

15:06:19 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
15:08:41 INFO  : Disconnected from the channel tcfchan#8.
15:08:42 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
15:08:42 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
15:08:45 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
15:08:45 INFO  : 'jtag frequency' command is executed.
15:08:45 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:08:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
15:08:49 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
15:08:49 INFO  : Context for 'APU' is selected.
15:08:52 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
15:08:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:52 INFO  : Context for 'APU' is selected.
15:08:52 INFO  : 'stop' command is executed.
15:09:02 INFO  : 'ps7_init' command is executed.
15:09:02 INFO  : 'ps7_post_config' command is executed.
15:09:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:09:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:03 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:03 INFO  : Memory regions updated for context APU
15:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:03 INFO  : 'con' command is executed.
15:09:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

15:09:03 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
15:11:37 INFO  : Disconnected from the channel tcfchan#9.
15:11:38 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
15:11:38 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
15:11:39 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
15:11:39 ERROR : port closed
15:11:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
----------------End of Script----------------

15:12:19 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
15:12:19 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
15:12:20 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
15:12:20 INFO  : 'jtag frequency' command is executed.
15:12:20 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:12:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
15:12:24 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
15:12:24 INFO  : Context for 'APU' is selected.
15:12:24 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
15:12:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:24 INFO  : Context for 'APU' is selected.
15:12:24 INFO  : 'stop' command is executed.
15:12:36 INFO  : 'ps7_init' command is executed.
15:12:36 INFO  : 'ps7_post_config' command is executed.
15:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:37 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:37 INFO  : Memory regions updated for context APU
15:12:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:37 INFO  : 'con' command is executed.
15:12:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

15:12:37 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
15:15:12 INFO  : Disconnected from the channel tcfchan#10.
15:15:13 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
15:15:13 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
15:15:15 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
15:15:15 INFO  : 'jtag frequency' command is executed.
15:15:15 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:15:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
15:15:19 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
15:15:19 INFO  : Context for 'APU' is selected.
15:15:21 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
15:15:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:22 INFO  : Context for 'APU' is selected.
15:15:22 INFO  : 'stop' command is executed.
15:15:31 INFO  : 'ps7_init' command is executed.
15:15:31 INFO  : 'ps7_post_config' command is executed.
15:15:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:15:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:32 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:32 INFO  : Memory regions updated for context APU
15:15:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:32 INFO  : 'con' command is executed.
15:15:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

15:15:32 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
15:18:14 INFO  : Disconnected from the channel tcfchan#11.
15:18:15 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
15:18:15 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
15:18:18 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
15:18:18 INFO  : 'jtag frequency' command is executed.
15:18:18 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:18:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
15:18:21 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
15:18:21 INFO  : Context for 'APU' is selected.
15:18:24 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
15:18:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:24 INFO  : Context for 'APU' is selected.
15:18:24 INFO  : 'stop' command is executed.
15:18:34 INFO  : 'ps7_init' command is executed.
15:18:34 INFO  : 'ps7_post_config' command is executed.
15:18:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:18:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:35 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:35 INFO  : Memory regions updated for context APU
15:18:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:35 INFO  : 'con' command is executed.
15:18:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

15:18:35 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
15:19:08 INFO  : Disconnected from the channel tcfchan#12.
15:19:09 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
15:19:09 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
15:19:11 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
15:19:11 INFO  : 'jtag frequency' command is executed.
15:19:11 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:19:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
15:19:15 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
15:19:15 INFO  : Context for 'APU' is selected.
15:19:18 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
15:19:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:18 INFO  : Context for 'APU' is selected.
15:19:18 INFO  : 'stop' command is executed.
15:19:28 INFO  : 'ps7_init' command is executed.
15:19:28 INFO  : 'ps7_post_config' command is executed.
15:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:28 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:29 INFO  : Memory regions updated for context APU
15:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:29 INFO  : 'con' command is executed.
15:19:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

15:19:29 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
15:23:07 INFO  : Disconnected from the channel tcfchan#13.
15:23:08 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
15:23:09 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
15:23:10 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
15:23:10 ERROR : port closed
15:23:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
----------------End of Script----------------

15:23:50 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
15:23:50 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
15:23:52 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
15:23:52 INFO  : 'jtag frequency' command is executed.
15:23:52 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:23:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
15:23:56 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
15:23:56 INFO  : Context for 'APU' is selected.
15:23:56 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
15:23:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:56 INFO  : Context for 'APU' is selected.
15:23:56 INFO  : 'stop' command is executed.
15:24:06 INFO  : 'ps7_init' command is executed.
15:24:06 INFO  : 'ps7_post_config' command is executed.
15:24:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:24:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:07 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:07 INFO  : Memory regions updated for context APU
15:24:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:07 INFO  : 'con' command is executed.
15:24:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

15:24:07 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
15:26:13 INFO  : Disconnected from the channel tcfchan#14.
15:26:15 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
15:26:15 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
15:26:17 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
15:26:17 ERROR : port closed
15:26:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
----------------End of Script----------------

15:26:44 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
15:26:44 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
15:26:46 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
15:26:46 INFO  : 'jtag frequency' command is executed.
15:26:46 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:26:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
15:26:50 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
15:26:50 INFO  : Context for 'APU' is selected.
15:26:50 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
15:26:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:50 INFO  : Context for 'APU' is selected.
15:26:50 INFO  : 'stop' command is executed.
15:27:00 INFO  : 'ps7_init' command is executed.
15:27:01 INFO  : 'ps7_post_config' command is executed.
15:27:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:27:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:01 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:01 INFO  : Memory regions updated for context APU
15:27:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:01 INFO  : 'con' command is executed.
15:27:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

15:27:01 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
15:29:05 INFO  : Disconnected from the channel tcfchan#15.
15:29:06 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
15:29:06 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
15:29:08 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
15:29:08 INFO  : 'jtag frequency' command is executed.
15:29:08 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:29:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
15:29:12 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
15:29:12 INFO  : Context for 'APU' is selected.
15:29:15 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
15:29:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:15 INFO  : Context for 'APU' is selected.
15:29:15 INFO  : 'stop' command is executed.
15:29:26 INFO  : 'ps7_init' command is executed.
15:29:26 INFO  : 'ps7_post_config' command is executed.
15:29:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:29:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:27 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:27 INFO  : Memory regions updated for context APU
15:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:27 INFO  : 'con' command is executed.
15:29:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

15:29:27 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
15:30:28 INFO  : Disconnected from the channel tcfchan#16.
15:30:29 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
15:30:29 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
15:30:31 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
15:30:31 INFO  : 'jtag frequency' command is executed.
15:30:31 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:30:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
15:30:35 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
15:30:35 INFO  : Context for 'APU' is selected.
15:30:38 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
15:30:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:38 INFO  : Context for 'APU' is selected.
15:30:38 INFO  : 'stop' command is executed.
15:30:48 INFO  : 'ps7_init' command is executed.
15:30:48 INFO  : 'ps7_post_config' command is executed.
15:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:49 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:49 INFO  : Memory regions updated for context APU
15:30:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:49 INFO  : 'con' command is executed.
15:30:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

15:30:49 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
15:34:24 INFO  : Disconnected from the channel tcfchan#17.
15:34:25 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
15:34:26 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
15:34:28 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
15:34:28 INFO  : 'jtag frequency' command is executed.
15:34:28 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:34:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
15:34:32 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
15:34:32 INFO  : Context for 'APU' is selected.
15:34:35 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
15:34:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:36 INFO  : Context for 'APU' is selected.
15:34:36 INFO  : 'stop' command is executed.
15:34:45 INFO  : 'ps7_init' command is executed.
15:34:46 INFO  : 'ps7_post_config' command is executed.
15:34:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:34:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:46 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:46 INFO  : Memory regions updated for context APU
15:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:47 INFO  : 'con' command is executed.
15:34:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

15:34:47 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
15:35:25 INFO  : Disconnected from the channel tcfchan#18.
15:35:27 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
15:35:27 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
15:35:30 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
15:35:30 INFO  : 'jtag frequency' command is executed.
15:35:30 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:35:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
15:35:35 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
15:35:35 INFO  : Context for 'APU' is selected.
15:35:37 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
15:35:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:37 INFO  : Context for 'APU' is selected.
15:35:37 INFO  : 'stop' command is executed.
15:35:47 INFO  : 'ps7_init' command is executed.
15:35:48 INFO  : 'ps7_post_config' command is executed.
15:35:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:35:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:48 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:48 INFO  : Memory regions updated for context APU
15:35:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:48 INFO  : 'con' command is executed.
15:35:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

15:35:48 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
15:44:13 INFO  : Disconnected from the channel tcfchan#19.
20:24:40 INFO  : Registering command handlers for SDK TCF services
20:24:41 INFO  : Launching XSCT server: xsct.bat -interactive C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\temp_xsdb_launch_script.tcl
20:24:47 INFO  : XSCT server has started successfully.
20:24:49 INFO  : Successfully done setting XSCT server connection channel  
20:24:49 INFO  : Successfully done setting SDK workspace  
20:24:49 INFO  : Processing command line option -hwspec C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper.hdf.
20:24:49 INFO  : Checking for hwspec changes in the project sistema_wrapper_hw_platform_0.
20:36:38 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:36:39 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:36:41 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:36:41 INFO  : 'jtag frequency' command is executed.
20:36:41 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:36:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
20:36:43 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
20:36:43 INFO  : Context for 'APU' is selected.
20:36:43 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
20:36:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:36:44 INFO  : Context for 'APU' is selected.
20:36:44 INFO  : 'stop' command is executed.
20:36:50 INFO  : 'ps7_init' command is executed.
20:36:50 INFO  : 'ps7_post_config' command is executed.
20:36:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:36:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:51 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:36:51 INFO  : 'configparams force-mem-access 0' command is executed.
20:36:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

20:36:51 INFO  : Memory regions updated for context APU
20:36:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:51 INFO  : 'con' command is executed.
20:36:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

20:36:51 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
20:42:56 INFO  : Disconnected from the channel tcfchan#1.
20:42:57 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:42:57 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:42:59 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:42:59 INFO  : 'jtag frequency' command is executed.
20:42:59 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:42:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
20:43:01 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
20:43:02 INFO  : Context for 'APU' is selected.
20:43:05 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
20:43:05 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:06 INFO  : Context for 'APU' is selected.
20:43:06 INFO  : 'stop' command is executed.
20:43:12 INFO  : 'ps7_init' command is executed.
20:43:12 INFO  : 'ps7_post_config' command is executed.
20:43:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:13 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:13 INFO  : Memory regions updated for context APU
20:43:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:14 INFO  : 'con' command is executed.
20:43:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

20:43:14 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
20:44:17 INFO  : Disconnected from the channel tcfchan#2.
20:44:18 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:44:19 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:44:21 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:44:21 INFO  : 'jtag frequency' command is executed.
20:44:21 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:44:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
20:44:23 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
20:44:23 INFO  : Context for 'APU' is selected.
20:44:26 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
20:44:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:26 INFO  : Context for 'APU' is selected.
20:44:26 INFO  : 'stop' command is executed.
20:44:32 INFO  : 'ps7_init' command is executed.
20:44:33 INFO  : 'ps7_post_config' command is executed.
20:44:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:44:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:33 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:34 INFO  : Memory regions updated for context APU
20:44:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:34 INFO  : 'con' command is executed.
20:44:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

20:44:34 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
20:46:48 INFO  : Disconnected from the channel tcfchan#3.
20:46:49 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:46:49 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:46:54 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:46:54 INFO  : 'jtag frequency' command is executed.
20:46:54 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:46:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
20:46:56 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
20:46:56 INFO  : Context for 'APU' is selected.
20:46:59 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
20:46:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:47:00 INFO  : Context for 'APU' is selected.
20:47:00 INFO  : 'stop' command is executed.
20:47:09 INFO  : 'ps7_init' command is executed.
20:47:09 INFO  : 'ps7_post_config' command is executed.
20:47:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:47:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:10 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:47:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:47:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

20:47:10 INFO  : Memory regions updated for context APU
20:47:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:10 INFO  : 'con' command is executed.
20:47:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

20:47:10 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
20:50:44 INFO  : Disconnected from the channel tcfchan#4.
20:50:45 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:50:46 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:50:56 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:50:56 INFO  : 'jtag frequency' command is executed.
20:50:56 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:50:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
20:50:59 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
20:50:59 INFO  : Context for 'APU' is selected.
20:51:02 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
20:51:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:51:02 INFO  : Context for 'APU' is selected.
20:51:02 INFO  : 'stop' command is executed.
20:51:09 INFO  : 'ps7_init' command is executed.
20:51:09 INFO  : 'ps7_post_config' command is executed.
20:51:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:51:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:09 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:51:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:51:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

20:51:10 INFO  : Memory regions updated for context APU
20:51:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:10 INFO  : 'con' command is executed.
20:51:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

20:51:10 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
20:54:12 INFO  : Disconnected from the channel tcfchan#5.
20:54:13 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:54:14 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:54:16 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:54:16 INFO  : 'jtag frequency' command is executed.
20:54:16 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:54:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
20:54:18 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
20:54:19 INFO  : Context for 'APU' is selected.
20:54:22 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
20:54:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:22 INFO  : Context for 'APU' is selected.
20:54:22 INFO  : 'stop' command is executed.
20:54:29 INFO  : 'ps7_init' command is executed.
20:54:29 INFO  : 'ps7_post_config' command is executed.
20:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:54:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:30 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:30 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:30 INFO  : Memory regions updated for context APU
20:54:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:31 INFO  : 'con' command is executed.
20:54:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

20:54:31 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
20:55:22 INFO  : Disconnected from the channel tcfchan#6.
20:55:23 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:55:23 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:55:24 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:55:24 INFO  : 'jtag frequency' command is executed.
20:55:24 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:55:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
20:55:27 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
20:55:27 INFO  : Context for 'APU' is selected.
20:55:31 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
20:55:31 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:31 INFO  : Context for 'APU' is selected.
20:55:31 INFO  : 'stop' command is executed.
20:55:39 INFO  : 'ps7_init' command is executed.
20:55:39 INFO  : 'ps7_post_config' command is executed.
20:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:39 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:40 INFO  : Memory regions updated for context APU
20:55:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:40 INFO  : 'con' command is executed.
20:55:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

20:55:40 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
20:57:13 INFO  : Disconnected from the channel tcfchan#7.
20:57:14 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:57:14 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:57:19 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:57:19 INFO  : 'jtag frequency' command is executed.
20:57:19 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:57:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
20:57:21 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
20:57:21 INFO  : Context for 'APU' is selected.
20:57:24 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
20:57:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:25 INFO  : Context for 'APU' is selected.
20:57:25 INFO  : 'stop' command is executed.
20:57:31 INFO  : 'ps7_init' command is executed.
20:57:32 INFO  : 'ps7_post_config' command is executed.
20:57:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:57:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:32 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:57:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:57:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:32 INFO  : Memory regions updated for context APU
20:57:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:33 INFO  : 'con' command is executed.
20:57:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

20:57:33 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
20:58:22 INFO  : Disconnected from the channel tcfchan#8.
20:58:23 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:58:23 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:58:26 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:58:26 INFO  : 'jtag frequency' command is executed.
20:58:26 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:58:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
20:58:29 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
20:58:29 INFO  : Context for 'APU' is selected.
20:58:33 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
20:58:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:33 INFO  : Context for 'APU' is selected.
20:58:33 INFO  : 'stop' command is executed.
20:58:40 INFO  : 'ps7_init' command is executed.
20:58:40 INFO  : 'ps7_post_config' command is executed.
20:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:41 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:41 INFO  : Memory regions updated for context APU
20:58:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:41 INFO  : 'con' command is executed.
20:58:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

20:58:41 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
20:59:50 INFO  : Disconnected from the channel tcfchan#9.
20:59:51 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
20:59:51 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
20:59:56 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
20:59:56 INFO  : 'jtag frequency' command is executed.
20:59:56 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:59:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
20:59:58 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
20:59:58 INFO  : Context for 'APU' is selected.
21:00:02 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
21:00:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:00:02 INFO  : Context for 'APU' is selected.
21:00:02 INFO  : 'stop' command is executed.
21:00:09 INFO  : 'ps7_init' command is executed.
21:00:09 INFO  : 'ps7_post_config' command is executed.
21:00:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:00:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:09 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:00:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:00:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

21:00:09 INFO  : Memory regions updated for context APU
21:00:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:10 INFO  : 'con' command is executed.
21:00:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

21:00:10 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
21:03:15 INFO  : Disconnected from the channel tcfchan#10.
21:03:16 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
21:03:17 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
21:03:18 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
21:03:18 INFO  : 'jtag frequency' command is executed.
21:03:18 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:03:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
21:03:20 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
21:03:21 INFO  : Context for 'APU' is selected.
21:03:24 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
21:03:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:03:24 INFO  : Context for 'APU' is selected.
21:03:24 INFO  : 'stop' command is executed.
21:03:30 INFO  : 'ps7_init' command is executed.
21:03:30 INFO  : 'ps7_post_config' command is executed.
21:03:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:03:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:31 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:03:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:03:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

21:03:31 INFO  : Memory regions updated for context APU
21:03:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:31 INFO  : 'con' command is executed.
21:03:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

21:03:31 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
21:04:13 INFO  : Disconnected from the channel tcfchan#11.
21:04:14 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
21:04:14 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
21:04:20 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
21:04:20 INFO  : 'jtag frequency' command is executed.
21:04:20 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:04:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
21:04:22 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
21:04:22 INFO  : Context for 'APU' is selected.
21:04:26 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
21:04:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:26 INFO  : Context for 'APU' is selected.
21:04:26 INFO  : 'stop' command is executed.
21:04:33 INFO  : 'ps7_init' command is executed.
21:04:33 INFO  : 'ps7_post_config' command is executed.
21:04:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:04:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:34 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:34 INFO  : Memory regions updated for context APU
21:04:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:34 INFO  : 'con' command is executed.
21:04:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

21:04:34 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
21:07:29 INFO  : Disconnected from the channel tcfchan#12.
21:07:31 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
21:07:31 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
21:07:33 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
21:07:33 INFO  : 'jtag frequency' command is executed.
21:07:33 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:07:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
21:07:35 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
21:07:35 INFO  : Context for 'APU' is selected.
21:07:39 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
21:07:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:39 INFO  : Context for 'APU' is selected.
21:07:39 INFO  : 'stop' command is executed.
21:07:45 INFO  : 'ps7_init' command is executed.
21:07:46 INFO  : 'ps7_post_config' command is executed.
21:07:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:07:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:46 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:46 INFO  : Memory regions updated for context APU
21:07:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:47 INFO  : 'con' command is executed.
21:07:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

21:07:47 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
21:11:41 INFO  : Disconnected from the channel tcfchan#13.
21:11:42 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
21:11:42 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
21:11:44 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
21:11:44 INFO  : 'jtag frequency' command is executed.
21:11:44 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:11:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
21:11:46 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
21:11:46 INFO  : Context for 'APU' is selected.
21:11:50 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
21:11:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:50 INFO  : Context for 'APU' is selected.
21:11:50 INFO  : 'stop' command is executed.
21:11:57 INFO  : 'ps7_init' command is executed.
21:11:57 INFO  : 'ps7_post_config' command is executed.
21:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:58 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:11:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:58 INFO  : Memory regions updated for context APU
21:11:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:58 INFO  : 'con' command is executed.
21:11:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

21:11:58 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
21:12:42 INFO  : Disconnected from the channel tcfchan#14.
21:12:43 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
21:12:43 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
21:12:45 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
21:12:45 INFO  : 'jtag frequency' command is executed.
21:12:45 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:12:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
21:12:47 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
21:12:47 INFO  : Context for 'APU' is selected.
21:12:51 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
21:12:51 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:51 INFO  : Context for 'APU' is selected.
21:12:51 INFO  : 'stop' command is executed.
21:12:58 INFO  : 'ps7_init' command is executed.
21:12:58 INFO  : 'ps7_post_config' command is executed.
21:12:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:12:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:58 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:12:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:59 INFO  : Memory regions updated for context APU
21:12:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:59 INFO  : 'con' command is executed.
21:12:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

21:12:59 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
21:15:00 INFO  : Disconnected from the channel tcfchan#15.
21:15:01 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
21:15:01 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
21:15:06 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
21:15:06 INFO  : 'jtag frequency' command is executed.
21:15:06 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:15:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
21:15:08 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
21:15:08 INFO  : Context for 'APU' is selected.
21:15:11 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
21:15:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:15:12 INFO  : Context for 'APU' is selected.
21:15:12 INFO  : 'stop' command is executed.
21:15:18 INFO  : 'ps7_init' command is executed.
21:15:18 INFO  : 'ps7_post_config' command is executed.
21:15:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:15:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:19 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:15:19 INFO  : 'configparams force-mem-access 0' command is executed.
21:15:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

21:15:19 INFO  : Memory regions updated for context APU
21:15:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:19 INFO  : 'con' command is executed.
21:15:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

21:15:19 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
21:25:00 INFO  : Disconnected from the channel tcfchan#16.
21:25:01 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
21:25:01 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
21:25:03 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C8ABA' is selected.
21:25:03 INFO  : 'jtag frequency' command is executed.
21:25:03 INFO  : Sourcing of 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:25:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1' command is executed.
21:25:05 INFO  : FPGA configured successfully with bitstream "C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit"
21:25:06 INFO  : Context for 'APU' is selected.
21:25:14 INFO  : Hardware design information is loaded from 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf'.
21:25:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:14 INFO  : Context for 'APU' is selected.
21:25:14 INFO  : 'stop' command is executed.
21:25:21 INFO  : 'ps7_init' command is executed.
21:25:21 INFO  : 'ps7_post_config' command is executed.
21:25:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:25:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:22 INFO  : The application 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:lseserver.ddns.net:3121
source C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA" && level==0} -index 1
fpga -file C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/sistema_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
loadhw -hw C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/sistema_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
dow C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.sdk/plc/Debug/plc.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:22 INFO  : Memory regions updated for context APU
21:25:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:22 INFO  : 'con' command is executed.
21:25:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C8ABA"} -index 0
con
----------------End of Script----------------

21:25:22 INFO  : Launch script is exported to file 'C:\Working\MyS\Sistema_PLC\Sintesis\sistema_plc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_plc.elf_on_local.tcl'
22:10:24 INFO  : Disconnected from the channel tcfchan#17.
