Analysis & Synthesis report for C5G_ChipControl
Mon Jun 12 16:39:53 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |C5G_ChipControl|CTRL_DAC:CTRL_DAC_inst|state
 11. State Machine - |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_read_state
 12. State Machine - |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address
 13. State Machine - |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_state
 14. State Machine - |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state
 15. State Machine - |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state
 16. State Machine - |C5G_ChipControl|pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state
 17. State Machine - |C5G_ChipControl|triggerupdate:triggerupdate_inst|reconstate
 18. State Machine - |C5G_ChipControl|triggerupdate:triggerupdate_inst|upstate
 19. State Machine - |C5G_ChipControl|triggerupdate:triggerupdate_inst|readstate
 20. State Machine - |C5G_ChipControl|triggerupdate:triggerupdate_inst|state
 21. Registers Protected by Synthesis
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0
 28. Source assignments for pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
 29. Source assignments for pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst
 30. Parameter Settings for User Entity Instance: pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i
 31. Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst
 32. Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0
 33. Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
 34. Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0
 35. Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1
 36. Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2
 37. Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3
 38. Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4
 39. Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1
 40. Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read
 41. Port Connectivity Checks: "pll:b2v_inst"
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages
 44. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+-------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status         ; Successful - Mon Jun 12 16:39:53 2017      ;
; Quartus II 64-Bit Version           ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                       ; C5G_ChipControl                            ;
; Top-level Entity Name               ; C5G_ChipControl                            ;
; Family                              ; Cyclone V                                  ;
; Logic utilization (in ALMs)         ; N/A                                        ;
; Total registers                     ; 1851                                       ;
; Total pins                          ; 183                                        ;
; Total virtual pins                  ; 0                                          ;
; Total block memory bits             ; 0                                          ;
; Total DSP Blocks                    ; 1                                          ;
; Total HSSI RX PCSs                  ; 0                                          ;
; Total HSSI PMA RX Deserializers     ; 0                                          ;
; Total HSSI PMA RX ATT Deserializers ; 0                                          ;
; Total HSSI TX PCSs                  ; 0                                          ;
; Total HSSI PMA TX Serializers       ; 0                                          ;
; Total HSSI PMA TX ATT Serializers   ; 0                                          ;
; Total PLLs                          ; 1                                          ;
; Total DLLs                          ; 0                                          ;
+-------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; C5G_ChipControl    ; C5G_ChipControl    ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+-----------------------------------------+-----------------+-----------------------------+-----------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                   ; File Name with Absolute Path                                                            ; Library      ;
+-----------------------------------------+-----------------+-----------------------------+-----------------------------------------------------------------------------------------+--------------+
; ModeSelect.v                            ; yes             ; User Verilog HDL File       ; C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/ModeSelect.v                            ;              ;
; C5G_ChipControl.v                       ; yes             ; User Verilog HDL File       ; C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v                       ;              ;
; pll.v                                   ; yes             ; User Wizard-Generated File  ; C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/pll.v                                   ; pll          ;
; pll/pll_0002.v                          ; yes             ; User Verilog HDL File       ; C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/pll/pll_0002.v                          ; pll          ;
; pll_reconfig.v                          ; yes             ; User Wizard-Generated File  ; C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/pll_reconfig.v                          ; pll_reconfig ;
; pll_reconfig/altera_pll_reconfig_core.v ; yes             ; User Verilog HDL File       ; C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v ; pll_reconfig ;
; pll_reconfig/altera_pll_reconfig_top.v  ; yes             ; User Verilog HDL File       ; C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_top.v  ; pll_reconfig ;
; Gen_CLK.v                               ; yes             ; User Verilog HDL File       ; C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/Gen_CLK.v                               ;              ;
; CTRL_DAC.v                              ; yes             ; User Verilog HDL File       ; C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/CTRL_DAC.v                              ;              ;
; triggerupdate.v                         ; yes             ; User Verilog HDL File       ; C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/triggerupdate.v                         ;              ;
; altera_pll.v                            ; yes             ; Megafunction                ; c:/software/quartus13.0/quartus/libraries/megafunctions/altera_pll.v                    ;              ;
; altera_cyclonev_pll.v                   ; yes             ; Megafunction                ; c:/software/quartus13.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v           ;              ;
+-----------------------------------------+-----------------+-----------------------------+-----------------------------------------------------------------------------------------+--------------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 1533               ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 2185               ;
;     -- 7 input functions                    ; 31                 ;
;     -- 6 input functions                    ; 409                ;
;     -- 5 input functions                    ; 640                ;
;     -- 4 input functions                    ; 557                ;
;     -- <=3 input functions                  ; 548                ;
;                                             ;                    ;
; Dedicated logic registers                   ; 1851               ;
;                                             ;                    ;
; I/O pins                                    ; 183                ;
; Total DSP Blocks                            ; 1                  ;
; Total PLLs                                  ; 1                  ;
;     -- Fractional PLLs                      ; 1                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; CLOCK_50_B5B~input ;
; Maximum fan-out                             ; 1733               ;
; Total fan-out                               ; 15982              ;
; Average fan-out                             ; 3.59               ;
+---------------------------------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                       ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                     ; Library Name ;
+----------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |C5G_ChipControl                                                                 ; 2185 (1)          ; 1851 (0)     ; 0                 ; 1          ; 183  ; 0            ; |C5G_ChipControl                                                                                                                                                                                                                        ;              ;
;    |CTRL_DAC:CTRL_DAC_inst|                                                      ; 402 (402)         ; 114 (114)    ; 0                 ; 0          ; 0    ; 0            ; |C5G_ChipControl|CTRL_DAC:CTRL_DAC_inst                                                                                                                                                                                                 ;              ;
;    |Gen_CLK:Gen_CLK_inst|                                                        ; 16 (16)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_ChipControl|Gen_CLK:Gen_CLK_inst                                                                                                                                                                                                   ;              ;
;    |ModeSelect:ModeSelect_inst|                                                  ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_ChipControl|ModeSelect:ModeSelect_inst                                                                                                                                                                                             ;              ;
;    |pll:b2v_inst|                                                                ; 7 (0)             ; 6 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_ChipControl|pll:b2v_inst                                                                                                                                                                                                           ;              ;
;       |pll_0002:pll_inst|                                                        ; 7 (0)             ; 6 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_ChipControl|pll:b2v_inst|pll_0002:pll_inst                                                                                                                                                                                         ;              ;
;          |altera_pll:altera_pll_i|                                               ; 7 (0)             ; 6 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_ChipControl|pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                 ;              ;
;             |altera_cyclonev_pll:cyclonev_pll|                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_ChipControl|pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                ;              ;
;                |altera_cyclonev_pll_base:fpll_0|                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_ChipControl|pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                ;              ;
;             |dps_extra_kick:dps_extra_inst|                                      ; 7 (7)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_ChipControl|pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                                                   ;              ;
;    |pll_reconfig:pll_reconfig_inst|                                              ; 1304 (0)          ; 580 (0)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst                                                                                                                                                                                         ;              ;
;       |altera_pll_reconfig_top:pll_reconfig_inst|                                ; 1304 (0)          ; 580 (0)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst                                                                                                                                               ;              ;
;          |altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0| ; 1304 (1035)       ; 580 (516)    ; 0                 ; 0          ; 0    ; 0            ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0                                                                         ;              ;
;             |dprio_mux:dprio_mux_inst|                                           ; 165 (165)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                ;              ;
;             |dyn_phase_shift:dyn_phase_shift_inst|                               ; 70 (65)           ; 39 (39)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                    ;              ;
;                |generic_lcell_comb:lcell_cnt_sel_0|                              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ;              ;
;                |generic_lcell_comb:lcell_cnt_sel_1|                              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ;              ;
;                |generic_lcell_comb:lcell_cnt_sel_2|                              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ;              ;
;                |generic_lcell_comb:lcell_cnt_sel_3|                              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ;              ;
;                |generic_lcell_comb:lcell_cnt_sel_4|                              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ;              ;
;             |fpll_dprio_init:fpll_dprio_init_inst|                               ; 12 (12)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                    ;              ;
;             |generic_lcell_comb:lcell_dprio_read|                                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                     ;              ;
;             |generic_lcell_comb:lcell_fpll_0_1|                                  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                       ;              ;
;             |self_reset:self_reset_inst|                                         ; 19 (19)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                              ;              ;
;    |triggerupdate:triggerupdate_inst|                                            ; 449 (449)         ; 1138 (1138)  ; 0                 ; 1          ; 0    ; 0            ; |C5G_ChipControl|triggerupdate:triggerupdate_inst                                                                                                                                                                                       ;              ;
+----------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary                                ;
+---------------------+-------------+---------------------+-------------------+
; Statistic           ; Number Used ; Available per Block ; Maximum Available ;
+---------------------+-------------+---------------------+-------------------+
; Independent 18x18   ; 1           ; 2.00                ; --                ;
; DSP Block           ; 1           ; --                  ; --                ;
; DSP 18-bit Element  ; 1           ; 2.00                ; --                ;
; Unsigned Multiplier ; 1           ; --                  ; --                ;
+---------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                   ;
+--------+---------------------+---------+--------------+--------------+-------------------------------------------------+----------------------------------------------------------------+
; Vendor ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance                                 ; IP Include File                                                ;
+--------+---------------------+---------+--------------+--------------+-------------------------------------------------+----------------------------------------------------------------+
; Altera ; altera_pll          ; 13.0    ; N/A          ; N/A          ; |C5G_ChipControl|pll:b2v_inst                   ; C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/pll.v          ;
; Altera ; altera_pll_reconfig ; 13.0    ; N/A          ; N/A          ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst ; C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/pll_reconfig.v ;
+--------+---------------------+---------+--------------+--------------+-------------------------------------------------+----------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_ChipControl|CTRL_DAC:CTRL_DAC_inst|state                                                                                                                                                                                             ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; state.01111 ; state.01110 ; state.01101 ; state.01100 ; state.01011 ; state.01010 ; state.01001 ; state.01000 ; state.00111 ; state.00110 ; state.00101 ; state.00100 ; state.00011 ; state.00010 ; state.00001 ; state.00000 ; state.10000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; state.00000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; state.00001 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ; 0           ;
; state.00010 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ; 0           ;
; state.00011 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ; 0           ;
; state.00100 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ; 0           ;
; state.00101 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ;
; state.00110 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ;
; state.00111 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ;
; state.01000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ;
; state.01001 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ;
; state.01010 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ;
; state.01011 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ;
; state.01100 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ;
; state.01101 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ;
; state.01110 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ;
; state.01111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ;
; state.10000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_read_state ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-------------------------------------------------------------------+
; Name                              ; current_read_state.READ_POST_WAIT ; current_read_state.READ ; current_read_state.READ_WAIT ; current_read_state.READ_IDLE                                      ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-------------------------------------------------------------------+
; current_read_state.READ_IDLE      ; 0                                 ; 0                       ; 0                            ; 0                                                                 ;
; current_read_state.READ_WAIT      ; 0                                 ; 0                       ; 1                            ; 1                                                                 ;
; current_read_state.READ           ; 0                                 ; 1                       ; 0                            ; 1                                                                 ;
; current_read_state.READ_POST_WAIT ; 1                                 ; 0                       ; 0                            ; 1                                                                 ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                                                                                                                      ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; Name                             ; operation_address.CP_CURRENT_REG ; operation_address.BWCTRL_REG ; operation_address.DSM_REG ; operation_address.DPS_REG ; operation_address.C_COUNTERS_REG ; operation_address.M_REG ; operation_address.N_REG ; operation_address.000000 ; operation_address.ANY_DPRIO ; operation_address.VCO_REG ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; operation_address.000000         ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 0                        ; 0                           ; 0                         ;
; operation_address.N_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 1                       ; 1                        ; 0                           ; 0                         ;
; operation_address.M_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 1                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.C_COUNTERS_REG ; 0                                ; 0                            ; 0                         ; 0                         ; 1                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DPS_REG        ; 0                                ; 0                            ; 0                         ; 1                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DSM_REG        ; 0                                ; 0                            ; 1                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.BWCTRL_REG     ; 0                                ; 1                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.CP_CURRENT_REG ; 1                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.VCO_REG        ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 1                         ;
; operation_address.ANY_DPRIO      ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 1                           ; 0                         ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_state ;
+----------------------------+--------------------+----------------------+----------------------------------------------------------------------------------------------------------------------+
; Name                       ; current_state.IDLE ; current_state.LOCKED ; current_state.WAIT_ON_LOCK                                                                                           ;
+----------------------------+--------------------+----------------------+----------------------------------------------------------------------------------------------------------------------+
; current_state.IDLE         ; 0                  ; 0                    ; 0                                                                                                                    ;
; current_state.WAIT_ON_LOCK ; 1                  ; 0                    ; 1                                                                                                                    ;
; current_state.LOCKED       ; 1                  ; 1                    ; 0                                                                                                                    ;
+----------------------------+--------------------+----------------------+----------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                                                                                                           ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; Name                       ; dprio_cur_state.DPRIO_DONE ; dprio_cur_state.TEN ; dprio_cur_state.NINE ; dprio_cur_state.EIGHT ; dprio_cur_state.SEVEN ; dprio_cur_state.SIX ; dprio_cur_state.FIVE ; dprio_cur_state.FOUR ; dprio_cur_state.THREE ; dprio_cur_state.TWO ; dprio_cur_state.ONE ; dprio_cur_state.DPRIO_IDLE ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; dprio_cur_state.DPRIO_IDLE ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                          ;
; dprio_cur_state.ONE        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 1                   ; 1                          ;
; dprio_cur_state.TWO        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 1                   ; 0                   ; 1                          ;
; dprio_cur_state.THREE      ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 1                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FOUR       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 1                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FIVE       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 1                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SIX        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 1                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SEVEN      ; 0                          ; 0                   ; 0                    ; 0                     ; 1                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.EIGHT      ; 0                          ; 0                   ; 0                    ; 1                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.NINE       ; 0                          ; 0                   ; 1                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.TEN        ; 0                          ; 1                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.DPRIO_DONE ; 1                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state                       ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+
; Name                                     ; dps_current_state.DPS_CHANGED ; dps_current_state.DPS_WAIT_DPRIO_WRITING ; dps_current_state.DPS_WAIT_PHASE_EN ; dps_current_state.DPS_START ; dps_current_state.DPS_WAIT_PHASE_DONE ; dps_current_state.DPS_DONE ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+
; dps_current_state.DPS_DONE               ; 0                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 0                          ;
; dps_current_state.DPS_WAIT_PHASE_DONE    ; 0                             ; 0                                        ; 0                                   ; 0                           ; 1                                     ; 1                          ;
; dps_current_state.DPS_START              ; 0                             ; 0                                        ; 0                                   ; 1                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_WAIT_PHASE_EN      ; 0                             ; 0                                        ; 1                                   ; 0                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_WAIT_DPRIO_WRITING ; 0                             ; 1                                        ; 0                                   ; 0                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_CHANGED            ; 1                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 1                          ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_ChipControl|pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state                                                                                                                         ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; Name                               ; dps_current_state.PHASE_DONE_LOW_0 ; dps_current_state.PHASE_DONE_LOW_4 ; dps_current_state.PHASE_DONE_LOW_3 ; dps_current_state.PHASE_DONE_LOW_2 ; dps_current_state.PHASE_DONE_LOW_1 ; dps_current_state.PHASE_DONE_HIGH ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; dps_current_state.PHASE_DONE_HIGH  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                 ;
; dps_current_state.PHASE_DONE_LOW_1 ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_2 ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_3 ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_4 ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_0 ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_ChipControl|triggerupdate:triggerupdate_inst|reconstate                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; reconstate.011111 ; reconstate.011110 ; reconstate.011101 ; reconstate.011100 ; reconstate.011011 ; reconstate.011010 ; reconstate.011001 ; reconstate.011000 ; reconstate.010111 ; reconstate.010110 ; reconstate.010101 ; reconstate.010100 ; reconstate.010011 ; reconstate.010010 ; reconstate.010001 ; reconstate.010000 ; reconstate.001111 ; reconstate.001110 ; reconstate.001101 ; reconstate.001100 ; reconstate.001011 ; reconstate.001010 ; reconstate.001001 ; reconstate.001000 ; reconstate.000111 ; reconstate.000110 ; reconstate.000101 ; reconstate.000100 ; reconstate.000011 ; reconstate.000010 ; reconstate.000001 ; reconstate.000000 ; reconstate.100000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; reconstate.000000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; reconstate.000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ; 0                 ;
; reconstate.000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ; 0                 ;
; reconstate.000011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.000101 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.000110 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.000111 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.001001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.001010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.001011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.001100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.001101 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.001110 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.001111 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.010001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.010010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.010011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.010100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.010101 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.010110 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.010111 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.011000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.011001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.011010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.011011 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.011100 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.011101 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.011110 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.011111 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; reconstate.100000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |C5G_ChipControl|triggerupdate:triggerupdate_inst|upstate ;
+-------------+-------------+-------------+---------------------------------+
; Name        ; upstate.000 ; upstate.010 ; upstate.001                     ;
+-------------+-------------+-------------+---------------------------------+
; upstate.000 ; 0           ; 0           ; 0                               ;
; upstate.001 ; 1           ; 0           ; 1                               ;
; upstate.010 ; 1           ; 1           ; 0                               ;
+-------------+-------------+-------------+---------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_ChipControl|triggerupdate:triggerupdate_inst|readstate                                                                                                                                                                                                 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; readstate.01101 ; readstate.01100 ; readstate.01011 ; readstate.01010 ; readstate.01001 ; readstate.01000 ; readstate.00111 ; readstate.00110 ; readstate.00101 ; readstate.00100 ; readstate.00011 ; readstate.00010 ; readstate.00001 ; readstate.00000 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; readstate.00000 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ;
; readstate.00001 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1               ;
; readstate.00010 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1               ;
; readstate.00011 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1               ;
; readstate.00100 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1               ;
; readstate.00101 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; readstate.00110 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; readstate.00111 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; readstate.01000 ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; readstate.01001 ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; readstate.01010 ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; readstate.01011 ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; readstate.01100 ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; readstate.01101 ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_ChipControl|triggerupdate:triggerupdate_inst|state                                                                                                                           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; state.01100 ; state.01011 ; state.01010 ; state.01001 ; state.01000 ; state.00111 ; state.00110 ; state.00101 ; state.00100 ; state.00011 ; state.00010 ; state.00001 ; state.00000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; state.00000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; state.00001 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; state.00010 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; state.00011 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; state.00100 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; state.00101 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.00110 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.00111 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01000 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01001 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01010 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01011 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01100 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[0] ; yes                                                              ; yes                                        ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1] ; yes                                                              ; yes                                        ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[2] ; yes                                                              ; yes                                        ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[3] ; yes                                                              ; yes                                        ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4] ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; triggerupdate:triggerupdate_inst|LB~reg0                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|UB~reg0                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|mgmt_read                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|mgmt_address[3..5]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft5[8..15]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft5[16]                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft5[17]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft5[18]                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft5[19,20]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft5[21]                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft5[22..31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft4[8..17]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft4[18]                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft4[19,20]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft4[21]                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft4[22..31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft3[8..15]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft3[16,17]                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft3[18..20]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft3[21]                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft3[22..31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft2[8..16]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft2[17]                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft2[18..20]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft2[21]                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft2[22..31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft1[8..15]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft1[16]                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft1[17..20]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft1[21]                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft1[22..31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft0[8..20]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft0[21]                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|sft0[22..31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|C5[16,17]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|C5[18]                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|C5[19]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|C5[20]                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|C5[21..31]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|C4[16..19]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|C4[20]                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|C4[21..31]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|C3[16,17]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|C3[18,19]                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|C3[20..31]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|C2[16..18]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|C2[19]                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|C2[20..31]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|C1[16,17]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|C1[18]                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|C1[19..31]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|C0[16..22]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|M[16..31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|N[16..31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|cp_current_changed                                       ; Merged with pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_changed      ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed                                     ; Merged with pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_changed      ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted                                         ; Merged with pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_changed      ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|vco_changed                                              ; Merged with pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_changed      ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[1..3]                                   ; Merged with pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[0] ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[0..2]                               ; Merged with pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[0] ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[0..5]                                  ; Merged with pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[0] ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0..15]                             ; Merged with pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[0] ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w                                                  ; Merged with pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[0] ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_vco_value                                            ; Merged with pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[0] ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[23..31]                                      ; Merged with pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[22]     ;
; triggerupdate:triggerupdate_inst|mgmt_writedata[23..31]                                                                                                                                                 ; Merged with triggerupdate:triggerupdate_inst|mgmt_writedata[22]                                                                                                                ;
; triggerupdate:triggerupdate_inst|N[8]                                                                                                                                                                   ; Merged with triggerupdate:triggerupdate_inst|N[0]                                                                                                                              ;
; triggerupdate:triggerupdate_inst|N[9]                                                                                                                                                                   ; Merged with triggerupdate:triggerupdate_inst|N[1]                                                                                                                              ;
; triggerupdate:triggerupdate_inst|N[2]                                                                                                                                                                   ; Merged with triggerupdate:triggerupdate_inst|N[10]                                                                                                                             ;
; triggerupdate:triggerupdate_inst|N[3]                                                                                                                                                                   ; Merged with triggerupdate:triggerupdate_inst|N[11]                                                                                                                             ;
; triggerupdate:triggerupdate_inst|N[4]                                                                                                                                                                   ; Merged with triggerupdate:triggerupdate_inst|N[12]                                                                                                                             ;
; triggerupdate:triggerupdate_inst|N[5]                                                                                                                                                                   ; Merged with triggerupdate:triggerupdate_inst|N[13]                                                                                                                             ;
; triggerupdate:triggerupdate_inst|N[6]                                                                                                                                                                   ; Merged with triggerupdate:triggerupdate_inst|N[14]                                                                                                                             ;
; triggerupdate:triggerupdate_inst|N[7]                                                                                                                                                                   ; Merged with triggerupdate:triggerupdate_inst|N[15]                                                                                                                             ;
; triggerupdate:triggerupdate_inst|C5[8]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C5[0]                                                                                                                             ;
; triggerupdate:triggerupdate_inst|C5[9]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C5[1]                                                                                                                             ;
; triggerupdate:triggerupdate_inst|C5[2]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C5[10]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C5[3]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C5[11]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C5[4]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C5[12]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C5[5]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C5[13]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C5[6]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C5[14]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C5[7]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C5[15]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C4[8]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C4[0]                                                                                                                             ;
; triggerupdate:triggerupdate_inst|C4[9]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C4[1]                                                                                                                             ;
; triggerupdate:triggerupdate_inst|C4[2]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C4[10]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C4[3]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C4[11]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C4[4]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C4[12]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C4[5]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C4[13]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C4[6]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C4[14]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C4[7]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C4[15]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C3[8]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C3[0]                                                                                                                             ;
; triggerupdate:triggerupdate_inst|C3[9]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C3[1]                                                                                                                             ;
; triggerupdate:triggerupdate_inst|C3[2]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C3[10]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C3[3]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C3[11]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C3[4]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C3[12]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C3[5]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C3[13]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C3[6]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C3[14]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C3[7]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C3[15]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C2[8]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C2[0]                                                                                                                             ;
; triggerupdate:triggerupdate_inst|C2[9]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C2[1]                                                                                                                             ;
; triggerupdate:triggerupdate_inst|C2[2]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C2[10]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C2[3]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C2[11]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C2[4]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C2[12]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C2[5]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C2[13]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C2[6]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C2[14]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C2[7]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C2[15]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C1[8]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C1[0]                                                                                                                             ;
; triggerupdate:triggerupdate_inst|C1[9]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C1[1]                                                                                                                             ;
; triggerupdate:triggerupdate_inst|C1[2]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C1[10]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C1[3]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C1[11]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C1[4]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C1[12]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C1[5]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C1[13]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C1[6]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C1[14]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C1[7]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C1[15]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C0[8]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C0[0]                                                                                                                             ;
; triggerupdate:triggerupdate_inst|C0[9]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C0[1]                                                                                                                             ;
; triggerupdate:triggerupdate_inst|C0[2]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C0[10]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C0[3]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C0[11]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C0[4]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C0[12]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C0[5]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C0[13]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C0[6]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C0[14]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|C0[7]                                                                                                                                                                  ; Merged with triggerupdate:triggerupdate_inst|C0[15]                                                                                                                            ;
; triggerupdate:triggerupdate_inst|M[8]                                                                                                                                                                   ; Merged with triggerupdate:triggerupdate_inst|M[0]                                                                                                                              ;
; triggerupdate:triggerupdate_inst|M[9]                                                                                                                                                                   ; Merged with triggerupdate:triggerupdate_inst|M[1]                                                                                                                              ;
; triggerupdate:triggerupdate_inst|M[2]                                                                                                                                                                   ; Merged with triggerupdate:triggerupdate_inst|M[10]                                                                                                                             ;
; triggerupdate:triggerupdate_inst|M[3]                                                                                                                                                                   ; Merged with triggerupdate:triggerupdate_inst|M[11]                                                                                                                             ;
; triggerupdate:triggerupdate_inst|M[4]                                                                                                                                                                   ; Merged with triggerupdate:triggerupdate_inst|M[12]                                                                                                                             ;
; triggerupdate:triggerupdate_inst|M[5]                                                                                                                                                                   ; Merged with triggerupdate:triggerupdate_inst|M[13]                                                                                                                             ;
; triggerupdate:triggerupdate_inst|M[6]                                                                                                                                                                   ; Merged with triggerupdate:triggerupdate_inst|M[14]                                                                                                                             ;
; triggerupdate:triggerupdate_inst|M[7]                                                                                                                                                                   ; Merged with triggerupdate:triggerupdate_inst|M[15]                                                                                                                             ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_done_q                                      ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert                                         ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_changed                                           ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[0]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|mgmt_writedata[22]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q                                               ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_q                                        ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_q                                            ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[22]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_IDLE                             ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_POST_WAIT                        ; Lost fanout                                                                                                                                                                    ;
; CTRL_DAC:CTRL_DAC_inst|state~2                                                                                                                                                                          ; Lost fanout                                                                                                                                                                    ;
; CTRL_DAC:CTRL_DAC_inst|state~3                                                                                                                                                                          ; Lost fanout                                                                                                                                                                    ;
; CTRL_DAC:CTRL_DAC_inst|state~4                                                                                                                                                                          ; Lost fanout                                                                                                                                                                    ;
; CTRL_DAC:CTRL_DAC_inst|state~5                                                                                                                                                                          ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~2                                     ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~3                                     ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3                                      ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4                                      ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5                                      ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6                                      ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~2                                        ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~3                                        ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~4                                        ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~5                                        ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~2 ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~3 ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~4 ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~5 ; Lost fanout                                                                                                                                                                    ;
; pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~2                                                                                                ; Lost fanout                                                                                                                                                                    ;
; pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~3                                                                                                ; Lost fanout                                                                                                                                                                    ;
; pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~4                                                                                                ; Lost fanout                                                                                                                                                                    ;
; pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~5                                                                                                ; Lost fanout                                                                                                                                                                    ;
; triggerupdate:triggerupdate_inst|reconstate~2                                                                                                                                                           ; Lost fanout                                                                                                                                                                    ;
; triggerupdate:triggerupdate_inst|reconstate~3                                                                                                                                                           ; Lost fanout                                                                                                                                                                    ;
; triggerupdate:triggerupdate_inst|reconstate~4                                                                                                                                                           ; Lost fanout                                                                                                                                                                    ;
; triggerupdate:triggerupdate_inst|reconstate~5                                                                                                                                                           ; Lost fanout                                                                                                                                                                    ;
; triggerupdate:triggerupdate_inst|reconstate~6                                                                                                                                                           ; Lost fanout                                                                                                                                                                    ;
; triggerupdate:triggerupdate_inst|upstate~4                                                                                                                                                              ; Lost fanout                                                                                                                                                                    ;
; triggerupdate:triggerupdate_inst|readstate~2                                                                                                                                                            ; Lost fanout                                                                                                                                                                    ;
; triggerupdate:triggerupdate_inst|readstate~3                                                                                                                                                            ; Lost fanout                                                                                                                                                                    ;
; triggerupdate:triggerupdate_inst|readstate~4                                                                                                                                                            ; Lost fanout                                                                                                                                                                    ;
; triggerupdate:triggerupdate_inst|readstate~5                                                                                                                                                            ; Lost fanout                                                                                                                                                                    ;
; triggerupdate:triggerupdate_inst|readstate~6                                                                                                                                                            ; Lost fanout                                                                                                                                                                    ;
; triggerupdate:triggerupdate_inst|state~15                                                                                                                                                               ; Lost fanout                                                                                                                                                                    ;
; triggerupdate:triggerupdate_inst|state~16                                                                                                                                                               ; Lost fanout                                                                                                                                                                    ;
; triggerupdate:triggerupdate_inst|state~17                                                                                                                                                               ; Lost fanout                                                                                                                                                                    ;
; triggerupdate:triggerupdate_inst|state~18                                                                                                                                                               ; Lost fanout                                                                                                                                                                    ;
; triggerupdate:triggerupdate_inst|state~19                                                                                                                                                               ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_WAIT                             ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.VCO_REG                                ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.ANY_DPRIO                              ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.000000                                 ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.N_REG                                  ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.M_REG                                  ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DPS_REG                                ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DSM_REG                                ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG                             ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG                         ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_state.LOCKED                                     ; Lost fanout                                                                                                                                                                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ                                  ; Stuck at GND due to stuck port data_in                                                                                                                                         ;
; triggerupdate:triggerupdate_inst|cyclenum[18..31]                                                                                                                                                       ; Lost fanout                                                                                                                                                                    ;
; Total Number of Removed Registers = 460                                                                                                                                                                 ;                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; triggerupdate:triggerupdate_inst|cyclenum[31]                                                                                                                      ; Lost Fanouts              ; triggerupdate:triggerupdate_inst|cyclenum[30],                                                                                                                                  ;
;                                                                                                                                                                    ;                           ; triggerupdate:triggerupdate_inst|cyclenum[29],                                                                                                                                  ;
;                                                                                                                                                                    ;                           ; triggerupdate:triggerupdate_inst|cyclenum[28],                                                                                                                                  ;
;                                                                                                                                                                    ;                           ; triggerupdate:triggerupdate_inst|cyclenum[27],                                                                                                                                  ;
;                                                                                                                                                                    ;                           ; triggerupdate:triggerupdate_inst|cyclenum[26],                                                                                                                                  ;
;                                                                                                                                                                    ;                           ; triggerupdate:triggerupdate_inst|cyclenum[25],                                                                                                                                  ;
;                                                                                                                                                                    ;                           ; triggerupdate:triggerupdate_inst|cyclenum[24],                                                                                                                                  ;
;                                                                                                                                                                    ;                           ; triggerupdate:triggerupdate_inst|cyclenum[23],                                                                                                                                  ;
;                                                                                                                                                                    ;                           ; triggerupdate:triggerupdate_inst|cyclenum[22],                                                                                                                                  ;
;                                                                                                                                                                    ;                           ; triggerupdate:triggerupdate_inst|cyclenum[21],                                                                                                                                  ;
;                                                                                                                                                                    ;                           ; triggerupdate:triggerupdate_inst|cyclenum[20],                                                                                                                                  ;
;                                                                                                                                                                    ;                           ; triggerupdate:triggerupdate_inst|cyclenum[19],                                                                                                                                  ;
;                                                                                                                                                                    ;                           ; triggerupdate:triggerupdate_inst|cyclenum[18]                                                                                                                                   ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_done_q ; Stuck at GND              ; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q,                      ;
;                                                                                                                                                                    ; due to stuck port data_in ; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_q,               ;
;                                                                                                                                                                    ;                           ; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_q                    ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3 ; Lost Fanouts              ; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.N_REG,         ;
;                                                                                                                                                                    ;                           ; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DSM_REG,       ;
;                                                                                                                                                                    ;                           ; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG ;
; triggerupdate:triggerupdate_inst|mgmt_address[3]                                                                                                                   ; Stuck at GND              ; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_changed,                  ;
;                                                                                                                                                                    ; due to stuck port data_in ; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[0]              ;
; triggerupdate:triggerupdate_inst|sft5[22]                                                                                                                          ; Stuck at GND              ; triggerupdate:triggerupdate_inst|mgmt_writedata[22],                                                                                                                            ;
;                                                                                                                                                                    ; due to stuck port data_in ; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[22]                  ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5 ; Lost Fanouts              ; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.VCO_REG,       ;
;                                                                                                                                                                    ;                           ; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.M_REG          ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4 ; Lost Fanouts              ; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DPS_REG        ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6 ; Lost Fanouts              ; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1851  ;
; Number of registers using Synchronous Clear  ; 736   ;
; Number of registers using Synchronous Load   ; 25    ;
; Number of registers using Asynchronous Clear ; 22    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1683  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                  ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|local_reset              ; 5       ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|mdio_dis       ; 1       ;
; pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|ser_shift_load ; 1       ;
; Total number of inverted registers = 3                                                                                                                                                             ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[3]                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[15]    ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[0]                                              ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[0]                                              ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[0]                                              ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[11]                                           ;
; 4:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[6]                                               ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][3]                                          ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][4]                                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][4]                                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3]                                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][3]                                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[14]                                     ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[15]                                     ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][1]                                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][7]                                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][7]                                          ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]                                          ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][6]                                          ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[3]                                ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][3]                                          ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][1]                                          ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][0]                                          ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][2]                                          ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][3]                                          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14] ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[10]                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[8]                             ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[4]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |C5G_ChipControl|triggerupdate:triggerupdate_inst|cyclenum[6]                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |C5G_ChipControl|triggerupdate:triggerupdate_inst|datagroupnum[23]                                                                                                                                                           ;
; 5:1                ; 18 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |C5G_ChipControl|triggerupdate:triggerupdate_inst|address[1]                                                                                                                                                                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[3]                                               ;
; 10:1               ; 96 bits   ; 576 LEs       ; 576 LEs              ; 0 LEs                  ; Yes        ; |C5G_ChipControl|CTRL_DAC:CTRL_DAC_inst|SDIN4[5]                                                                                                                                                                             ;
; 9:1                ; 18 bits   ; 108 LEs       ; 0 LEs                ; 108 LEs                ; Yes        ; |C5G_ChipControl|triggerupdate:triggerupdate_inst|addresspre[4]                                                                                                                                                              ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |C5G_ChipControl|triggerupdate:triggerupdate_inst|mgmt_writedata[21]                                                                                                                                                         ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |C5G_ChipControl|triggerupdate:triggerupdate_inst|mgmt_writedata[13]                                                                                                                                                         ;
; 16:1               ; 7 bits    ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; Yes        ; |C5G_ChipControl|triggerupdate:triggerupdate_inst|mgmt_writedata[7]                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_byteen[0]                     ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d[13]                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                            ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |C5G_ChipControl|CTRL_DAC:CTRL_DAC_inst|state                                                                                                                                                                                ;
; 10:1               ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |C5G_ChipControl|triggerupdate:triggerupdate_inst|Selector77                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |C5G_ChipControl|triggerupdate:triggerupdate_inst|Selector62                                                                                                                                                                 ;
; 20:1               ; 15 bits   ; 195 LEs       ; 195 LEs              ; 0 LEs                  ; No         ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d                                                 ;
; 33:1               ; 2 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; No         ; |C5G_ChipControl|pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[15]                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0 ;
+------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                      ;
+------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[0]                                                                                                          ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[1]                                                                                                          ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[2]                                                                                                          ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[3]                                                                                                          ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[4]                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_done                                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_done                                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[5]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[5]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[4]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[4]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[3]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[3]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[2]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[2]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[1]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[1]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[0]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[0]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_read                                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_read                                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[1]                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[1]                                                                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[0]                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[0]                                                                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_write                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_write                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[15]                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[15]                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[14]                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[14]                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[13]                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[13]                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[12]                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[12]                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[11]                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[11]                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[10]                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[10]                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[9]                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[9]                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[8]                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[8]                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[7]                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[7]                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[6]                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[6]                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[5]                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[5]                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[4]                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[4]                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[3]                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[3]                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[2]                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[2]                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[1]                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[1]                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[0]                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[0]                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_mdio_dis                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_mdio_dis                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_ser_shift_load                                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_ser_shift_load                                                                                                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_atpgmode                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_atpgmode                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_scanen                                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_scanen                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_en                                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_en                                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; up_dn                                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; up_dn                                                                                                                   ;
+------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                           ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                                                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                                                                                                                                          ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                           ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_atpgmode                                                                                                                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_atpgmode                                                                                                                                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_scanen                                                                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_scanen                                                                                                                                                   ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+----------------+---------------------------------------------+
; Parameter Name                       ; Value          ; Type                                        ;
+--------------------------------------+----------------+---------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz       ; String                                      ;
; fractional_vco_multiplier            ; false          ; String                                      ;
; pll_type                             ; Cyclone V      ; String                                      ;
; pll_subtype                          ; Reconfigurable ; String                                      ;
; number_of_clocks                     ; 6              ; Signed Integer                              ;
; operation_mode                       ; normal         ; String                                      ;
; deserialization_factor               ; 4              ; Signed Integer                              ;
; data_rate                            ; 0              ; Signed Integer                              ;
; sim_additional_refclk_cycles_to_lock ; 0              ; Signed Integer                              ;
; output_clock_frequency0              ; 5.0 MHz        ; String                                      ;
; phase_shift0                         ; 0 ps           ; String                                      ;
; duty_cycle0                          ; 50             ; Signed Integer                              ;
; output_clock_frequency1              ; 5.0 MHz        ; String                                      ;
; phase_shift1                         ; 66667 ps       ; String                                      ;
; duty_cycle1                          ; 50             ; Signed Integer                              ;
; output_clock_frequency2              ; 5.0 MHz        ; String                                      ;
; phase_shift2                         ; 133333 ps      ; String                                      ;
; duty_cycle2                          ; 50             ; Signed Integer                              ;
; output_clock_frequency3              ; 5.0 MHz        ; String                                      ;
; phase_shift3                         ; 0 ps           ; String                                      ;
; duty_cycle3                          ; 50             ; Signed Integer                              ;
; output_clock_frequency4              ; 5.0 MHz        ; String                                      ;
; phase_shift4                         ; 66667 ps       ; String                                      ;
; duty_cycle4                          ; 50             ; Signed Integer                              ;
; output_clock_frequency5              ; 5.0 MHz        ; String                                      ;
; phase_shift5                         ; 133333 ps      ; String                                      ;
; duty_cycle5                          ; 50             ; Signed Integer                              ;
; output_clock_frequency6              ; 0 MHz          ; String                                      ;
; phase_shift6                         ; 0 ps           ; String                                      ;
; duty_cycle6                          ; 50             ; Signed Integer                              ;
; output_clock_frequency7              ; 0 MHz          ; String                                      ;
; phase_shift7                         ; 0 ps           ; String                                      ;
; duty_cycle7                          ; 50             ; Signed Integer                              ;
; output_clock_frequency8              ; 0 MHz          ; String                                      ;
; phase_shift8                         ; 0 ps           ; String                                      ;
; duty_cycle8                          ; 50             ; Signed Integer                              ;
; output_clock_frequency9              ; 0 MHz          ; String                                      ;
; phase_shift9                         ; 0 ps           ; String                                      ;
; duty_cycle9                          ; 50             ; Signed Integer                              ;
; output_clock_frequency10             ; 0 MHz          ; String                                      ;
; phase_shift10                        ; 0 ps           ; String                                      ;
; duty_cycle10                         ; 50             ; Signed Integer                              ;
; output_clock_frequency11             ; 0 MHz          ; String                                      ;
; phase_shift11                        ; 0 ps           ; String                                      ;
; duty_cycle11                         ; 50             ; Signed Integer                              ;
; output_clock_frequency12             ; 0 MHz          ; String                                      ;
; phase_shift12                        ; 0 ps           ; String                                      ;
; duty_cycle12                         ; 50             ; Signed Integer                              ;
; output_clock_frequency13             ; 0 MHz          ; String                                      ;
; phase_shift13                        ; 0 ps           ; String                                      ;
; duty_cycle13                         ; 50             ; Signed Integer                              ;
; output_clock_frequency14             ; 0 MHz          ; String                                      ;
; phase_shift14                        ; 0 ps           ; String                                      ;
; duty_cycle14                         ; 50             ; Signed Integer                              ;
; output_clock_frequency15             ; 0 MHz          ; String                                      ;
; phase_shift15                        ; 0 ps           ; String                                      ;
; duty_cycle15                         ; 50             ; Signed Integer                              ;
; output_clock_frequency16             ; 0 MHz          ; String                                      ;
; phase_shift16                        ; 0 ps           ; String                                      ;
; duty_cycle16                         ; 50             ; Signed Integer                              ;
; output_clock_frequency17             ; 0 MHz          ; String                                      ;
; phase_shift17                        ; 0 ps           ; String                                      ;
; duty_cycle17                         ; 50             ; Signed Integer                              ;
; m_cnt_hi_div                         ; 3              ; Signed Integer                              ;
; m_cnt_lo_div                         ; 3              ; Signed Integer                              ;
; m_cnt_bypass_en                      ; false          ; String                                      ;
; m_cnt_odd_div_duty_en                ; false          ; String                                      ;
; n_cnt_hi_div                         ; 256            ; Signed Integer                              ;
; n_cnt_lo_div                         ; 256            ; Signed Integer                              ;
; n_cnt_bypass_en                      ; true           ; String                                      ;
; n_cnt_odd_div_duty_en                ; false          ; String                                      ;
; c_cnt_hi_div0                        ; 30             ; Signed Integer                              ;
; c_cnt_lo_div0                        ; 30             ; Signed Integer                              ;
; c_cnt_bypass_en0                     ; false          ; String                                      ;
; c_cnt_in_src0                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en0               ; false          ; String                                      ;
; c_cnt_prst0                          ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst0                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div1                        ; 30             ; Signed Integer                              ;
; c_cnt_lo_div1                        ; 30             ; Signed Integer                              ;
; c_cnt_bypass_en1                     ; false          ; String                                      ;
; c_cnt_in_src1                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en1               ; false          ; String                                      ;
; c_cnt_prst1                          ; 21             ; Signed Integer                              ;
; c_cnt_ph_mux_prst1                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div2                        ; 30             ; Signed Integer                              ;
; c_cnt_lo_div2                        ; 30             ; Signed Integer                              ;
; c_cnt_bypass_en2                     ; false          ; String                                      ;
; c_cnt_in_src2                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en2               ; false          ; String                                      ;
; c_cnt_prst2                          ; 41             ; Signed Integer                              ;
; c_cnt_ph_mux_prst2                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div3                        ; 30             ; Signed Integer                              ;
; c_cnt_lo_div3                        ; 30             ; Signed Integer                              ;
; c_cnt_bypass_en3                     ; false          ; String                                      ;
; c_cnt_in_src3                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en3               ; false          ; String                                      ;
; c_cnt_prst3                          ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst3                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div4                        ; 30             ; Signed Integer                              ;
; c_cnt_lo_div4                        ; 30             ; Signed Integer                              ;
; c_cnt_bypass_en4                     ; false          ; String                                      ;
; c_cnt_in_src4                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en4               ; false          ; String                                      ;
; c_cnt_prst4                          ; 21             ; Signed Integer                              ;
; c_cnt_ph_mux_prst4                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div5                        ; 30             ; Signed Integer                              ;
; c_cnt_lo_div5                        ; 30             ; Signed Integer                              ;
; c_cnt_bypass_en5                     ; false          ; String                                      ;
; c_cnt_in_src5                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en5               ; false          ; String                                      ;
; c_cnt_prst5                          ; 41             ; Signed Integer                              ;
; c_cnt_ph_mux_prst5                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div6                        ; 1              ; Signed Integer                              ;
; c_cnt_lo_div6                        ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en6                     ; true           ; String                                      ;
; c_cnt_in_src6                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en6               ; false          ; String                                      ;
; c_cnt_prst6                          ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst6                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div7                        ; 1              ; Signed Integer                              ;
; c_cnt_lo_div7                        ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en7                     ; true           ; String                                      ;
; c_cnt_in_src7                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en7               ; false          ; String                                      ;
; c_cnt_prst7                          ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst7                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div8                        ; 1              ; Signed Integer                              ;
; c_cnt_lo_div8                        ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en8                     ; true           ; String                                      ;
; c_cnt_in_src8                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en8               ; false          ; String                                      ;
; c_cnt_prst8                          ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst8                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div9                        ; 1              ; Signed Integer                              ;
; c_cnt_lo_div9                        ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en9                     ; true           ; String                                      ;
; c_cnt_in_src9                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en9               ; false          ; String                                      ;
; c_cnt_prst9                          ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst9                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div10                       ; 1              ; Signed Integer                              ;
; c_cnt_lo_div10                       ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en10                    ; true           ; String                                      ;
; c_cnt_in_src10                       ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en10              ; false          ; String                                      ;
; c_cnt_prst10                         ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst10                  ; 0              ; Signed Integer                              ;
; c_cnt_hi_div11                       ; 1              ; Signed Integer                              ;
; c_cnt_lo_div11                       ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en11                    ; true           ; String                                      ;
; c_cnt_in_src11                       ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en11              ; false          ; String                                      ;
; c_cnt_prst11                         ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst11                  ; 0              ; Signed Integer                              ;
; c_cnt_hi_div12                       ; 1              ; Signed Integer                              ;
; c_cnt_lo_div12                       ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en12                    ; true           ; String                                      ;
; c_cnt_in_src12                       ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en12              ; false          ; String                                      ;
; c_cnt_prst12                         ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst12                  ; 0              ; Signed Integer                              ;
; c_cnt_hi_div13                       ; 1              ; Signed Integer                              ;
; c_cnt_lo_div13                       ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en13                    ; true           ; String                                      ;
; c_cnt_in_src13                       ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en13              ; false          ; String                                      ;
; c_cnt_prst13                         ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst13                  ; 0              ; Signed Integer                              ;
; c_cnt_hi_div14                       ; 1              ; Signed Integer                              ;
; c_cnt_lo_div14                       ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en14                    ; true           ; String                                      ;
; c_cnt_in_src14                       ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en14              ; false          ; String                                      ;
; c_cnt_prst14                         ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst14                  ; 0              ; Signed Integer                              ;
; c_cnt_hi_div15                       ; 1              ; Signed Integer                              ;
; c_cnt_lo_div15                       ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en15                    ; true           ; String                                      ;
; c_cnt_in_src15                       ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en15              ; false          ; String                                      ;
; c_cnt_prst15                         ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst15                  ; 0              ; Signed Integer                              ;
; c_cnt_hi_div16                       ; 1              ; Signed Integer                              ;
; c_cnt_lo_div16                       ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en16                    ; true           ; String                                      ;
; c_cnt_in_src16                       ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en16              ; false          ; String                                      ;
; c_cnt_prst16                         ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst16                  ; 0              ; Signed Integer                              ;
; c_cnt_hi_div17                       ; 1              ; Signed Integer                              ;
; c_cnt_lo_div17                       ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en17                    ; true           ; String                                      ;
; c_cnt_in_src17                       ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en17              ; false          ; String                                      ;
; c_cnt_prst17                         ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst17                  ; 0              ; Signed Integer                              ;
; pll_vco_div                          ; 2              ; Signed Integer                              ;
; pll_output_clk_frequency             ; 300.0 MHz      ; String                                      ;
; pll_cp_current                       ; 30             ; Signed Integer                              ;
; pll_bwctrl                           ; 2000           ; Signed Integer                              ;
; pll_fractional_division              ; 1              ; String                                      ;
; pll_fractional_cout                  ; 32             ; Signed Integer                              ;
; pll_dsm_out_sel                      ; 1st_order      ; String                                      ;
; mimic_fbclk_type                     ; gclk           ; String                                      ;
; pll_fbclk_mux_1                      ; glb            ; String                                      ;
; pll_fbclk_mux_2                      ; fb_1           ; String                                      ;
; pll_m_cnt_in_src                     ; ph_mux_clk     ; String                                      ;
; refclk1_frequency                    ; 0 MHz          ; String                                      ;
; pll_clkin_0_src                      ; clk_0          ; String                                      ;
; pll_clkin_1_src                      ; clk_0          ; String                                      ;
; pll_clk_loss_sw_en                   ; false          ; String                                      ;
; pll_auto_clk_sw_en                   ; false          ; String                                      ;
; pll_manu_clk_sw_en                   ; false          ; String                                      ;
; pll_clk_sw_dly                       ; 0              ; Signed Integer                              ;
+--------------------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst ;
+---------------------+-----------+-------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                ;
+---------------------+-----------+-------------------------------------------------------------------------------------+
; reconf_width        ; 64        ; Signed Integer                                                                      ;
; device_family       ; Cyclone V ; String                                                                              ;
; RECONFIG_ADDR_WIDTH ; 6         ; Signed Integer                                                                      ;
; RECONFIG_DATA_WIDTH ; 32        ; Signed Integer                                                                      ;
; ROM_ADDR_WIDTH      ; 9         ; Signed Integer                                                                      ;
; ROM_DATA_WIDTH      ; 32        ; Signed Integer                                                                      ;
; ROM_NUM_WORDS       ; 512       ; Signed Integer                                                                      ;
; ENABLE_MIF          ; 0         ; Signed Integer                                                                      ;
; MIF_FILE_NAME       ;           ; String                                                                              ;
+---------------------+-----------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0 ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                                                                      ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; reconf_width        ; 64        ; Signed Integer                                                                                                                                            ;
; device_family       ; Cyclone V ; String                                                                                                                                                    ;
; RECONFIG_ADDR_WIDTH ; 6         ; Signed Integer                                                                                                                                            ;
; RECONFIG_DATA_WIDTH ; 32        ; Signed Integer                                                                                                                                            ;
; ROM_ADDR_WIDTH      ; 9         ; Signed Integer                                                                                                                                            ;
; ROM_DATA_WIDTH      ; 32        ; Signed Integer                                                                                                                                            ;
; ROM_NUM_WORDS       ; 512       ; Signed Integer                                                                                                                                            ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                                                                ;
+----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_family  ; Cyclone V ; String                                                                                                                                                                                              ;
+----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                            ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                          ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                                                                 ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                          ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                            ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                          ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                                                                 ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                          ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                            ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                          ;
; lut_mask       ; 1111000011110000111100001111000011110000111100001111000011110000 ; Unsigned Binary                                                                                                                                                                 ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                          ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                            ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                          ;
; lut_mask       ; 1111111100000000111111110000000011111111000000001111111100000000 ; Unsigned Binary                                                                                                                                                                 ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                          ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                            ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                          ;
; lut_mask       ; 1111111111111111000000000000000011111111111111110000000000000000 ; Unsigned Binary                                                                                                                                                                 ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                          ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1 ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                      ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                    ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                           ;
; dont_touch     ; on                                                               ; String                                                                                                                                    ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                        ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                      ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                             ;
; dont_touch     ; on                                                               ; String                                                                                                                                      ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:b2v_inst"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:25     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Mon Jun 12 16:39:24 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off C5G_ChipControl -c C5G_ChipControl
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file modeselect.v
    Info (12023): Found entity 1: ModeSelect
Warning (10275): Verilog HDL Module Instantiation warning at C5G_ChipControl.v(208): ignored dangling comma in List of Port Connections
Warning (10238): Verilog Module Declaration warning at C5G_ChipControl.v(64): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "C5G_ChipControl"
Info (12021): Found 1 design units, including 1 entities, in source file c5g_chipcontrol.v
    Info (12023): Found entity 1: C5G_ChipControl
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002
Info (12021): Found 1 design units, including 1 entities, in source file pll_reconfig.v
    Info (12023): Found entity 1: pll_reconfig
Info (12021): Found 1 design units, including 1 entities, in source file pll_reconfig/altera_pll_reconfig_mif_reader.v
    Info (12023): Found entity 1: altera_pll_reconfig_mif_reader
Info (12021): Found 6 design units, including 6 entities, in source file pll_reconfig/altera_pll_reconfig_core.v
    Info (12023): Found entity 1: altera_pll_reconfig_core
    Info (12023): Found entity 2: self_reset
    Info (12023): Found entity 3: dprio_mux
    Info (12023): Found entity 4: fpll_dprio_init
    Info (12023): Found entity 5: dyn_phase_shift
    Info (12023): Found entity 6: generic_lcell_comb
Info (12021): Found 1 design units, including 1 entities, in source file pll_reconfig/altera_pll_reconfig_top.v
    Info (12023): Found entity 1: altera_pll_reconfig_top
Info (12021): Found 1 design units, including 1 entities, in source file gen_clk.v
    Info (12023): Found entity 1: Gen_CLK
Warning (10238): Verilog Module Declaration warning at CTRL_DAC.v(19): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "CTRL_DAC"
Info (12021): Found 1 design units, including 1 entities, in source file ctrl_dac.v
    Info (12023): Found entity 1: CTRL_DAC
Warning (10238): Verilog Module Declaration warning at loaddata.v(16): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "loaddata"
Info (12021): Found 1 design units, including 1 entities, in source file loaddata.v
    Info (12023): Found entity 1: loaddata
Warning (10238): Verilog Module Declaration warning at triggerupdate.v(30): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "triggerupdate"
Info (12021): Found 1 design units, including 1 entities, in source file triggerupdate.v
    Info (12023): Found entity 1: triggerupdate
Info (12127): Elaborating entity "C5G_ChipControl" for the top level hierarchy
Info (12128): Elaborating entity "Gen_CLK" for hierarchy "Gen_CLK:Gen_CLK_inst"
Info (12128): Elaborating entity "triggerupdate" for hierarchy "triggerupdate:triggerupdate_inst"
Warning (10230): Verilog HDL assignment warning at triggerupdate.v(140): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at triggerupdate.v(153): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at triggerupdate.v(328): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at triggerupdate.v(472): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at triggerupdate.v(478): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at triggerupdate.v(522): truncated value with size 32 to match size of target (18)
Warning (10030): Net "C0[31..23]" at triggerupdate.v(75) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "pll" for hierarchy "pll:b2v_inst"
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:b2v_inst|pll_0002:pll_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (12130): Elaborated megafunction instantiation "pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "pll_fractional_cout" = "32"
    Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "6"
    Info (12134): Parameter "output_clock_frequency0" = "5.0 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "5.0 MHz"
    Info (12134): Parameter "phase_shift1" = "66667 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "5.0 MHz"
    Info (12134): Parameter "phase_shift2" = "133333 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "5.0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "5.0 MHz"
    Info (12134): Parameter "phase_shift4" = "66667 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "5.0 MHz"
    Info (12134): Parameter "phase_shift5" = "133333 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "Cyclone V"
    Info (12134): Parameter "pll_subtype" = "Reconfigurable"
    Info (12134): Parameter "m_cnt_hi_div" = "3"
    Info (12134): Parameter "m_cnt_lo_div" = "3"
    Info (12134): Parameter "n_cnt_hi_div" = "256"
    Info (12134): Parameter "n_cnt_lo_div" = "256"
    Info (12134): Parameter "m_cnt_bypass_en" = "false"
    Info (12134): Parameter "n_cnt_bypass_en" = "true"
    Info (12134): Parameter "m_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "n_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "c_cnt_hi_div0" = "30"
    Info (12134): Parameter "c_cnt_lo_div0" = "30"
    Info (12134): Parameter "c_cnt_prst0" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"
    Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en0" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "false"
    Info (12134): Parameter "c_cnt_hi_div1" = "30"
    Info (12134): Parameter "c_cnt_lo_div1" = "30"
    Info (12134): Parameter "c_cnt_prst1" = "21"
    Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"
    Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en1" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"
    Info (12134): Parameter "c_cnt_hi_div2" = "30"
    Info (12134): Parameter "c_cnt_lo_div2" = "30"
    Info (12134): Parameter "c_cnt_prst2" = "41"
    Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"
    Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en2" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"
    Info (12134): Parameter "c_cnt_hi_div3" = "30"
    Info (12134): Parameter "c_cnt_lo_div3" = "30"
    Info (12134): Parameter "c_cnt_prst3" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"
    Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en3" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"
    Info (12134): Parameter "c_cnt_hi_div4" = "30"
    Info (12134): Parameter "c_cnt_lo_div4" = "30"
    Info (12134): Parameter "c_cnt_prst4" = "21"
    Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"
    Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en4" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"
    Info (12134): Parameter "c_cnt_hi_div5" = "30"
    Info (12134): Parameter "c_cnt_lo_div5" = "30"
    Info (12134): Parameter "c_cnt_prst5" = "41"
    Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"
    Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en5" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"
    Info (12134): Parameter "c_cnt_hi_div6" = "1"
    Info (12134): Parameter "c_cnt_lo_div6" = "1"
    Info (12134): Parameter "c_cnt_prst6" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"
    Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en6" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"
    Info (12134): Parameter "c_cnt_hi_div7" = "1"
    Info (12134): Parameter "c_cnt_lo_div7" = "1"
    Info (12134): Parameter "c_cnt_prst7" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"
    Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en7" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"
    Info (12134): Parameter "c_cnt_hi_div8" = "1"
    Info (12134): Parameter "c_cnt_lo_div8" = "1"
    Info (12134): Parameter "c_cnt_prst8" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"
    Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en8" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"
    Info (12134): Parameter "c_cnt_hi_div9" = "1"
    Info (12134): Parameter "c_cnt_lo_div9" = "1"
    Info (12134): Parameter "c_cnt_prst9" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"
    Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en9" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"
    Info (12134): Parameter "c_cnt_hi_div10" = "1"
    Info (12134): Parameter "c_cnt_lo_div10" = "1"
    Info (12134): Parameter "c_cnt_prst10" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"
    Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en10" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"
    Info (12134): Parameter "c_cnt_hi_div11" = "1"
    Info (12134): Parameter "c_cnt_lo_div11" = "1"
    Info (12134): Parameter "c_cnt_prst11" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"
    Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en11" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"
    Info (12134): Parameter "c_cnt_hi_div12" = "1"
    Info (12134): Parameter "c_cnt_lo_div12" = "1"
    Info (12134): Parameter "c_cnt_prst12" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"
    Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en12" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"
    Info (12134): Parameter "c_cnt_hi_div13" = "1"
    Info (12134): Parameter "c_cnt_lo_div13" = "1"
    Info (12134): Parameter "c_cnt_prst13" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"
    Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en13" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"
    Info (12134): Parameter "c_cnt_hi_div14" = "1"
    Info (12134): Parameter "c_cnt_lo_div14" = "1"
    Info (12134): Parameter "c_cnt_prst14" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"
    Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en14" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"
    Info (12134): Parameter "c_cnt_hi_div15" = "1"
    Info (12134): Parameter "c_cnt_lo_div15" = "1"
    Info (12134): Parameter "c_cnt_prst15" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"
    Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en15" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"
    Info (12134): Parameter "c_cnt_hi_div16" = "1"
    Info (12134): Parameter "c_cnt_lo_div16" = "1"
    Info (12134): Parameter "c_cnt_prst16" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"
    Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en16" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"
    Info (12134): Parameter "c_cnt_hi_div17" = "1"
    Info (12134): Parameter "c_cnt_lo_div17" = "1"
    Info (12134): Parameter "c_cnt_prst17" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"
    Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en17" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"
    Info (12134): Parameter "pll_vco_div" = "2"
    Info (12134): Parameter "pll_cp_current" = "30"
    Info (12134): Parameter "pll_bwctrl" = "2000"
    Info (12134): Parameter "pll_output_clk_frequency" = "300.0 MHz"
    Info (12134): Parameter "pll_fractional_division" = "1"
    Info (12134): Parameter "mimic_fbclk_type" = "gclk"
    Info (12134): Parameter "pll_fbclk_mux_1" = "glb"
    Info (12134): Parameter "pll_fbclk_mux_2" = "fb_1"
    Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"
Info (12128): Elaborating entity "dps_extra_kick" for hierarchy "pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst"
Info (12131): Elaborated megafunction instantiation "pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst", which is child of megafunction instantiation "pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (12128): Elaborating entity "dprio_init" for hierarchy "pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst"
Info (12131): Elaborated megafunction instantiation "pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst", which is child of megafunction instantiation "pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (12128): Elaborating entity "altera_cyclonev_pll" for hierarchy "pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"
Warning (10034): Output port "extclk" at altera_cyclonev_pll.v(631) has no driver
Warning (10034): Output port "clkout[0]" at altera_cyclonev_pll.v(636) has no driver
Warning (10034): Output port "loaden" at altera_cyclonev_pll.v(640) has no driver
Warning (10034): Output port "lvdsclk" at altera_cyclonev_pll.v(641) has no driver
Info (12131): Elaborated megafunction instantiation "pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll", which is child of megafunction instantiation "pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (12128): Elaborating entity "altera_cyclonev_pll_base" for hierarchy "pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0"
Info (12131): Elaborated megafunction instantiation "pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0", which is child of megafunction instantiation "pll:b2v_inst|pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (12128): Elaborating entity "pll_reconfig" for hierarchy "pll_reconfig:pll_reconfig_inst"
Info (12128): Elaborating entity "altera_pll_reconfig_top" for hierarchy "pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst"
Info (12128): Elaborating entity "altera_pll_reconfig_core" for hierarchy "pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0"
Warning (10036): Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(206): object "dps_start_assert" assigned a value but never read
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1491): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1507): incomplete case statement has no default case item
Info (12128): Elaborating entity "dyn_phase_shift" for hierarchy "pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst"
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0"
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1"
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2"
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3"
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4"
Info (12128): Elaborating entity "self_reset" for hierarchy "pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst"
Info (12128): Elaborating entity "dprio_mux" for hierarchy "pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst"
Info (12128): Elaborating entity "fpll_dprio_init" for hierarchy "pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst"
Info (12128): Elaborating entity "ModeSelect" for hierarchy "ModeSelect:ModeSelect_inst"
Info (12128): Elaborating entity "CTRL_DAC" for hierarchy "CTRL_DAC:CTRL_DAC_inst"
Warning (12030): Port "extclk" on the entity instantiation of "cyclonev_pll" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic.
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "RF[12]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "RF[11]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "RF[10]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "RF[9]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "RF[8]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "RF[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "RF[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "RF[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "RF[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "RF[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "RF[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "RF[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DIO[1]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "SW[2]" has no driver
    Warning (13040): Bidir "SW[1]" has no driver
    Warning (13040): Bidir "data[8]" has no driver
    Warning (13040): Bidir "data[9]" has no driver
    Warning (13040): Bidir "data[10]" has no driver
    Warning (13040): Bidir "data[11]" has no driver
    Warning (13040): Bidir "data[12]" has no driver
    Warning (13040): Bidir "data[13]" has no driver
    Warning (13040): Bidir "data[14]" has no driver
    Warning (13040): Bidir "data[15]" has no driver
    Warning (13040): Bidir "CLOCK_50_B6A" has no driver
    Warning (13040): Bidir "SW[9]" has no driver
    Warning (13040): Bidir "SW[8]" has no driver
    Warning (13040): Bidir "SW[7]" has no driver
    Warning (13040): Bidir "SW[6]" has no driver
    Warning (13040): Bidir "SW[5]" has no driver
    Warning (13040): Bidir "SW[4]" has no driver
    Warning (13040): Bidir "SW[3]" has no driver
    Warning (13040): Bidir "SW[0]" has no driver
    Warning (13040): Bidir "DIO[4]" has no driver
    Warning (13040): Bidir "DIO[3]" has no driver
    Warning (13040): Bidir "DIO[2]" has no driver
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "RF[12]~synth"
    Warning (13010): Node "RF[11]~synth"
    Warning (13010): Node "RF[10]~synth"
    Warning (13010): Node "RF[9]~synth"
    Warning (13010): Node "RF[8]~synth"
    Warning (13010): Node "RF[7]~synth"
    Warning (13010): Node "RF[6]~synth"
    Warning (13010): Node "RF[5]~synth"
    Warning (13010): Node "RF[4]~synth"
    Warning (13010): Node "RF[3]~synth"
    Warning (13010): Node "RF[2]~synth"
    Warning (13010): Node "RF[1]~synth"
    Warning (13010): Node "DIO[1]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 67 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1|combout"
    Info (17048): Logic cell "pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2|combout"
    Info (17048): Logic cell "pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3|combout"
    Info (17048): Logic cell "pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0|combout"
    Info (17048): Logic cell "pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4|combout"
    Info (17048): Logic cell "pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read|combout"
    Info (17048): Logic cell "pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1|combout"
    Info (17048): Logic cell "pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|up_dn"
    Info (17048): Logic cell "pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|phase_done"
    Info (17048): Logic cell "pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|gnd"
    Info (17048): Logic cell "pll_reconfig:pll_reconfig_inst|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_ser_shift_load"
Warning (20013): Ignored assignments for entity "C5G_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity C5G_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity C5G_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity C5G_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity C5G_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity C5G_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity C5G_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity C5G_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity C5G_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity C5G_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity C5G_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity C5G_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity C5G_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity C5G_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity C5G_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity C5G_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity C5G_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity C5G_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity C5G_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity C5G_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity C5G_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity C5G_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity C5G_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity C5G_Default -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/output_files/C5G_ChipControl.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 11 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50_B7A"
    Warning (15610): No output dependent on input pin "CLOCK_50_B8A"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
Info (21057): Implemented 3820 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 132 output pins
    Info (21060): Implemented 43 bidirectional pins
    Info (21061): Implemented 3627 logic cells
    Info (21062): Implemented 1 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 109 warnings
    Info: Peak virtual memory: 556 megabytes
    Info: Processing ended: Mon Jun 12 16:39:53 2017
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/output_files/C5G_ChipControl.map.smsg.


