{
	"cells": [
		{
			"id": 15,
			"tex": "32 bit float multiply",
			"content": [
				"32",
				"bit",
				"\ufb02oat",
				"multiply"
			],
			"start_row": 5,
			"end_row": 5,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 2,
			"tex": "Energy (pJ)",
			"content": [
				"Energy",
				"(pJ)"
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 6,
			"tex": "32 bit float add",
			"content": [
				"32",
				"bit",
				"\ufb02oat",
				"add"
			],
			"start_row": 2,
			"end_row": 2,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 0,
			"tex": "Operation",
			"content": [
				"Operation"
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 1,
			"tex": "Type",
			"content": [
				"Type"
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 16,
			"tex": "Computation",
			"content": [
				"Computation"
			],
			"start_row": 5,
			"end_row": 5,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 7,
			"tex": "Computation",
			"content": [
				"Computation"
			],
			"start_row": 2,
			"end_row": 2,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 17,
			"tex": "3.7",
			"content": [
				"3.7"
			],
			"start_row": 5,
			"end_row": 5,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 8,
			"tex": "0.9",
			"content": [
				"0.9"
			],
			"start_row": 2,
			"end_row": 2,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 18,
			"tex": "32 bit SRAM access",
			"content": [
				"32",
				"bit",
				"SRAM",
				"access"
			],
			"start_row": 6,
			"end_row": 6,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 9,
			"tex": "32 bit register access",
			"content": [
				"32",
				"bit",
				"register",
				"access"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 19,
			"tex": "Communication",
			"content": [
				"Communication"
			],
			"start_row": 6,
			"end_row": 6,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 10,
			"tex": "Communication",
			"content": [
				"Communication"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 20,
			"tex": "5.0",
			"content": [
				"5.0"
			],
			"start_row": 6,
			"end_row": 6,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 11,
			"tex": "1.0",
			"content": [
				"1.0"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 21,
			"tex": "32 bit DRAM access",
			"content": [
				"32",
				"bit",
				"DRAM",
				"access"
			],
			"start_row": 7,
			"end_row": 7,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 12,
			"tex": "32 bit int multiply",
			"content": [
				"32",
				"bit",
				"int",
				"multiply"
			],
			"start_row": 4,
			"end_row": 4,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 22,
			"tex": "Communication",
			"content": [
				"Communication"
			],
			"start_row": 7,
			"end_row": 7,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 13,
			"tex": "Computation",
			"content": [
				"Computation"
			],
			"start_row": 4,
			"end_row": 4,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 23,
			"tex": "640",
			"content": [
				"640"
			],
			"start_row": 7,
			"end_row": 7,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 14,
			"tex": "3.1",
			"content": [
				"3.1"
			],
			"start_row": 4,
			"end_row": 4,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 3,
			"tex": "32 bit int add",
			"content": [
				"32",
				"bit",
				"int",
				"add"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 4,
			"tex": "Computation",
			"content": [
				"Computation"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 5,
			"tex": "0.1",
			"content": [
				"0.1"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 2,
			"end_col": 2
		}
	]
}