

================================================================
== Vitis HLS Report for 'spiking_binam_Pipeline_VITIS_LOOP_52_4'
================================================================
* Date:           Mon May  5 13:02:25 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        SpikingBINAM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.127 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       36|       36|  0.360 us|  0.360 us|   36|   36|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_52_4  |       34|       34|         4|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     207|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        4|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      89|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|     0|      89|     243|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+---------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |          Memory          |                                   Module                                  | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------------------+---------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |p_ZL14storage_matrix_0_U  |spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_0_ROM_AUTO_1R  |        1|  0|   0|    0|  16384|    1|     1|        16384|
    |p_ZL14storage_matrix_1_U  |spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_1_ROM_AUTO_1R  |        1|  0|   0|    0|  16384|    1|     1|        16384|
    |p_ZL14storage_matrix_2_U  |spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_2_ROM_AUTO_1R  |        1|  0|   0|    0|  16384|    1|     1|        16384|
    |p_ZL14storage_matrix_3_U  |spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_3_ROM_AUTO_1R  |        1|  0|   0|    0|  16384|    1|     1|        16384|
    +--------------------------+---------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                     |                                                                           |        4|  0|   0|    0|  65536|    4|     4|        65536|
    +--------------------------+---------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln52_fu_442_p2                                      |         +|   0|  0|  13|           6|           1|
    |spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0  |         +|   0|  0|  14|           7|           4|
    |spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0  |         +|   0|  0|  14|           7|           4|
    |spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0  |         +|   0|  0|  14|           7|           4|
    |spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0  |         +|   0|  0|  14|           7|           4|
    |spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0  |         +|   0|  0|  14|           7|           4|
    |spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0  |         +|   0|  0|  14|           7|           4|
    |spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0  |         +|   0|  0|  14|           7|           4|
    |spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0    |         +|   0|  0|  14|           7|           4|
    |icmp_ln1019_1_fu_520_p2                                 |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln1019_2_fu_526_p2                                 |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln1019_3_fu_532_p2                                 |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln1019_4_fu_538_p2                                 |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln1019_5_fu_544_p2                                 |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln1019_6_fu_550_p2                                 |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln1019_7_fu_556_p2                                 |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln1019_fu_514_p2                                   |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln52_fu_436_p2                                     |      icmp|   0|  0|  10|           6|           7|
    |or_ln56_fu_476_p2                                       |        or|   0|  0|   6|           6|           1|
    |ap_enable_pp0                                           |       xor|   0|  0|   2|           1|           2|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                   |          |   0|  0| 207|          99|          51|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_bank_1  |   9|          2|    6|         12|
    |bank_fu_78               |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+---+----+-----+-----------+
    |                               Name                               | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                         |  1|   0|    1|          0|
    |ap_done_reg                                                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                  |  1|   0|    1|          0|
    |bank_1_reg_625                                                    |  6|   0|    6|          0|
    |bank_fu_78                                                        |  6|   0|    6|          0|
    |icmp_ln1019_1_reg_768                                             |  1|   0|    1|          0|
    |icmp_ln1019_2_reg_778                                             |  1|   0|    1|          0|
    |icmp_ln1019_3_reg_788                                             |  1|   0|    1|          0|
    |icmp_ln1019_4_reg_798                                             |  1|   0|    1|          0|
    |icmp_ln1019_5_reg_808                                             |  1|   0|    1|          0|
    |icmp_ln1019_6_reg_818                                             |  1|   0|    1|          0|
    |icmp_ln1019_7_reg_828                                             |  1|   0|    1|          0|
    |icmp_ln1019_reg_758                                               |  1|   0|    1|          0|
    |p_ZL14storage_matrix_0_load_1_reg_722                             |  1|   0|    1|          0|
    |p_ZL14storage_matrix_0_load_1_reg_722_pp0_iter2_reg               |  1|   0|    1|          0|
    |p_ZL14storage_matrix_0_load_reg_686                               |  1|   0|    1|          0|
    |p_ZL14storage_matrix_0_load_reg_686_pp0_iter2_reg                 |  1|   0|    1|          0|
    |p_ZL14storage_matrix_1_load_1_reg_731                             |  1|   0|    1|          0|
    |p_ZL14storage_matrix_1_load_1_reg_731_pp0_iter2_reg               |  1|   0|    1|          0|
    |p_ZL14storage_matrix_1_load_reg_695                               |  1|   0|    1|          0|
    |p_ZL14storage_matrix_1_load_reg_695_pp0_iter2_reg                 |  1|   0|    1|          0|
    |p_ZL14storage_matrix_2_load_1_reg_740                             |  1|   0|    1|          0|
    |p_ZL14storage_matrix_2_load_1_reg_740_pp0_iter2_reg               |  1|   0|    1|          0|
    |p_ZL14storage_matrix_2_load_reg_704                               |  1|   0|    1|          0|
    |p_ZL14storage_matrix_2_load_reg_704_pp0_iter2_reg                 |  1|   0|    1|          0|
    |p_ZL14storage_matrix_3_load_1_reg_749                             |  1|   0|    1|          0|
    |p_ZL14storage_matrix_3_load_1_reg_749_pp0_iter2_reg               |  1|   0|    1|          0|
    |p_ZL14storage_matrix_3_load_reg_713                               |  1|   0|    1|          0|
    |p_ZL14storage_matrix_3_load_reg_713_pp0_iter2_reg                 |  1|   0|    1|          0|
    |spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr_reg_772  |  5|   0|    5|          0|
    |spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr_reg_782  |  5|   0|    5|          0|
    |spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr_reg_792  |  5|   0|    5|          0|
    |spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr_reg_802  |  5|   0|    5|          0|
    |spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr_reg_812  |  5|   0|    5|          0|
    |spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr_reg_822  |  5|   0|    5|          0|
    |spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr_reg_832  |  5|   0|    5|          0|
    |spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr_reg_762    |  5|   0|    5|          0|
    |zext_ln52_reg_674                                                 |  6|   0|   64|         58|
    +------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                             | 89|   0|  147|         58|
    +------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|                               RTL Ports                               | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+-----------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                                                                 |   in|    1|  ap_ctrl_hs|                        spiking_binam_Pipeline_VITIS_LOOP_52_4|  return value|
|ap_rst                                                                 |   in|    1|  ap_ctrl_hs|                        spiking_binam_Pipeline_VITIS_LOOP_52_4|  return value|
|ap_start                                                               |   in|    1|  ap_ctrl_hs|                        spiking_binam_Pipeline_VITIS_LOOP_52_4|  return value|
|ap_done                                                                |  out|    1|  ap_ctrl_hs|                        spiking_binam_Pipeline_VITIS_LOOP_52_4|  return value|
|ap_idle                                                                |  out|    1|  ap_ctrl_hs|                        spiking_binam_Pipeline_VITIS_LOOP_52_4|  return value|
|ap_ready                                                               |  out|    1|  ap_ctrl_hs|                        spiking_binam_Pipeline_VITIS_LOOP_52_4|  return value|
|cur_id_V_5                                                             |   in|    8|     ap_none|                                                    cur_id_V_5|        scalar|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0     |  out|    5|   ap_memory|     spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0          |  out|    1|   ap_memory|     spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_q0           |   in|    3|   ap_memory|     spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0             |  out|    5|   ap_memory|             spiking_binam_stream_Spike_0_int_stream_Spike_0_v|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0                  |  out|    1|   ap_memory|             spiking_binam_stream_Spike_0_int_stream_Spike_0_v|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0                  |  out|    1|   ap_memory|             spiking_binam_stream_Spike_0_int_stream_Spike_0_v|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0                   |  out|    7|   ap_memory|             spiking_binam_stream_Spike_0_int_stream_Spike_0_v|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address1             |  out|    5|   ap_memory|             spiking_binam_stream_Spike_0_int_stream_Spike_0_v|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce1                  |  out|    1|   ap_memory|             spiking_binam_stream_Spike_0_int_stream_Spike_0_v|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_q1                   |   in|    7|   ap_memory|             spiking_binam_stream_Spike_0_int_stream_Spike_0_v|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0   |  out|    5|   ap_memory|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0        |  out|    1|   ap_memory|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_q0         |   in|    3|   ap_memory|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0                 |  out|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address1           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce1                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_q1                 |   in|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0   |  out|    5|   ap_memory|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0        |  out|    1|   ap_memory|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_q0         |   in|    3|   ap_memory|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0                 |  out|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address1           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce1                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_q1                 |   in|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0  |  out|    5|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0       |  out|    1|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_q0        |   in|    3|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0                 |  out|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address1           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce1                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_q1                 |   in|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0  |  out|    5|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0       |  out|    1|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_q0        |   in|    3|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0                 |  out|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address1           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce1                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_q1                 |   in|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0  |  out|    5|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0       |  out|    1|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_q0        |   in|    3|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0                 |  out|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address1           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce1                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_q1                 |   in|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0  |  out|    5|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0       |  out|    1|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_q0        |   in|    3|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0                 |  out|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address1           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce1                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_q1                 |   in|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0  |  out|    5|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0       |  out|    1|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_q0        |   in|    3|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0                 |  out|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address1           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce1                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_q1                 |   in|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7|         array|
+-----------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

