[["Mapping on multi/many-core systems: survey of current and emerging trends.", ["Amit Kumar Singh", "Muhammad Shafique", "Akash Kumar", "Jorg Henkel"], "https://doi.org/10.1145/2463209.2488734", 0], ["Workload and user experience-aware dynamic reliability management in multicore processors.", ["Pietro Mercati", "Andrea Bartolini", "Francesco Paterna", "Tajana Simunic Rosing", "Luca Benini"], "https://doi.org/10.1145/2463209.2488735", 0], ["Liveness evaluation of a cyclo-static DataFlow graph.", ["Mohamed Benazouz", "Alix Munier Kordon", "Thomas Hujsa", "Bruno Bodin"], "https://doi.org/10.1145/2463209.2488736", 0], ["Double patterning lithography-aware analog placement.", ["Hsing-Chih Chang Chien", "Hung-Chih Ou", "Tung-Chieh Chen", "Ta-Yu Kuan", "Yao-Wen Chang"], "https://doi.org/10.1145/2463209.2488738", 0], ["Simultaneous analog placement and routing with current flow and current density considerations.", ["Hung-Chih Ou", "Hsing-Chih Chang Chien", "Yao-Wen Chang"], "https://doi.org/10.1145/2463209.2488739", 0], ["Coupling-aware length-ratio-matching routing for capacitor arrays in analog integrated circuits.", ["Kuan-Hsien Ho", "Hung-Chih Ou", "Yao-Wen Chang", "Hui-Fang Tsao"], "https://doi.org/10.1145/2463209.2488740", 0], ["Digital-assisted noise-eliminating training for memristor crossbar-based analog neuromorphic computing engine.", ["Beiye Liu", "Miao Hu", "Hai Li", "Zhi-Hong Mao", "Yiran Chen", "Tingwen Huang", "Wei Zhang"], "https://doi.org/10.1145/2463209.2488741", 0], ["Dynamic behavior of cell signaling networks: model design and analysis automation.", ["Natasa Miskov-Zivanov", "Diana Marculescu", "James R. Faeder"], "https://doi.org/10.1145/2463209.2488743", 0], ["Defect tolerance in nanodevice-based programmable interconnects: utilization beyond avoidance.", ["Jason Cong", "Bingjun Xiao"], "https://doi.org/10.1145/2463209.2488745", 0], ["An efficient and effective analytical placer for FPGAs.", ["Tzu-Hen Lin", "Pritha Banerjee", "Yao-Wen Chang"], "https://doi.org/10.1145/2463209.2488746", 0], ["Throughput-oriented kernel porting onto FPGAs.", ["Alexandros Papakonstantinou", "Deming Chen", "Wen-mei W. Hwu", "Jason Cong", "Yun Liang"], "https://doi.org/10.1145/2463209.2488747", 0], ["Memory partitioning for multidimensional arrays in high-level synthesis.", ["Yuxin Wang", "Peng Li", "Peng Zhang", "Chen Zhang", "Jason Cong"], "https://doi.org/10.1145/2463209.2488748", 0], ["Balancing security and utility in medical devices?", ["Masoud Rostami", "Wayne Burleson", "Farinaz Koushanfar", "Ari Juels"], "https://doi.org/10.1145/2463209.2488750", 0], ["Towards trustworthy medical devices and body area networks.", ["Meng Zhang", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/2463209.2488751", 0], ["Low-energy encryption for medical devices: security adds an extra design dimension.", ["Junfeng Fan", "Oscar Reparaz", "Vladimir Rozic", "Ingrid Verbauwhede"], "https://doi.org/10.1145/2463209.2488752", 0], ["Aging-aware compiler-directed VLIW assignment for GPGPU architectures.", ["Abbas Rahimi", "Luca Benini", "Rajesh K. Gupta"], "https://doi.org/10.1145/2463209.2488754", 0], ["Exploiting program-level masking and error propagation for constrained reliability optimization.", ["Muhammad Shafique", "Semeen Rehman", "Pau Vilimelis Aceituno", "Jorg Henkel"], "https://doi.org/10.1145/2463209.2488755", 0], ["REGIMap: register-aware application mapping on coarse-grained reconfigurable architectures (CGRAs).", ["Mahdi Hamzeh", "Aviral Shrivastava", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/2463209.2488756", 0], ["Polyhedral model based mapping optimization of loop nests for CGRAs.", ["Dajiang Liu", "Shouyi Yin", "Leibo Liu", "Shaojun Wei"], "https://doi.org/10.1145/2463209.2488757", 0], ["Improving energy gains of inexact DSP hardware through reciprocative error compensation.", ["Lingamneni Avinash", "Arindam Basu", "Christian C. Enz", "Krishna V. Palem", "Christian Piguet"], "https://doi.org/10.1145/2463209.2488759", 0], ["Early partial evaluation in a JIT-compiled, retargetable instruction set simulator generated from a high-level architecture description.", ["Harry Wagstaff", "Miles Gould", "Bjorn Franke", "Nigel P. Topham"], "https://doi.org/10.1145/2463209.2488760", 0], ["XDRA: exploration and optimization of last-level cache for energy reduction in DDR DRAMs.", ["Su Myat Min", "Haris Javaid", "Sri Parameswaran"], "https://doi.org/10.1145/2463209.2488761", 0], ["Towards variation-aware system-level power estimation of DRAMs: an empirical approach.", ["Karthik Chandrasekar", "Christian Weis", "Benny Akesson", "Norbert Wehn", "Kees Goossens"], "https://doi.org/10.1145/2463209.2488762", 0], ["TEASE: a systematic analysis framework for early evaluation of FinFET-based advanced technology nodes.", ["Arindam Mallik", "Paul Zuber", "Tsung-Te Liu", "Bharani Chava", "Bhavana Ballal", "Pablo Royer Del Bario", "Rogier Baert", "Kris Croes", "Julien Ryckaert", "Mustafa Badaroglu", "Abdelkarim Mercha", "Diederik Verkest"], "https://doi.org/10.1145/2463209.2488764", 0], ["Stitch-aware routing for multiple e-beam lithography.", ["Shao-Yun Fang", "Iou-Jen Liu", "Yao-Wen Chang"], "https://doi.org/10.1145/2463209.2488765", 0], ["Automatic design rule correction in presence of multiple grids and track patterns.", ["Nitin Salodkar", "Subramanian Rajagopalan", "Sambuddha Bhattacharya", "Shabbir H. Batterywala"], "https://doi.org/10.1145/2463209.2488766", 0], ["Multiple chip planning for chip-interposer codesign.", ["Yuan-Kai Ho", "Yao-Wen Chang"], "https://doi.org/10.1145/2463209.2488767", 0], ["GPU-based n-detect transition fault ATPG.", ["Kuan-Yu Liao", "Sheng-Chang Hsu", "James Chien-Mo Li"], "https://doi.org/10.1145/2463209.2488769", 0], ["Post-silicon conformance checking with virtual prototypes.", ["Li Lei", "Fei Xie", "Kai Cong"], "https://doi.org/10.1145/2463209.2488770", 0], ["On testing timing-speculative circuits.", ["Feng Yuan", "Yannan Liu", "Wen-Ben Jone", "Qiang Xu"], "https://doi.org/10.1145/2463209.2488771", 0], ["An ATE assisted DFD technique for volume diagnosis of scan chains.", ["Subhadip Kundu", "Santanu Chattopadhyay", "Indranil Sengupta", "Rohit Kapur"], "https://doi.org/10.1145/2463209.2488772", 0], ["Predicting future technology performance.", ["Asen Asenov", "Craig Alexander", "Craig Riddet", "Ewan Towie"], "https://doi.org/10.1145/2463209.2488774", 0], ["Predicting future product performance: modeling and evaluation of standard cells in FinFET technologies.", ["Veit Kleeberger", "Helmut E. Graeb", "Ulf Schlichtmann"], "https://doi.org/10.1145/2463209.2488775", 0], ["The ITRS design technology and system drivers roadmap: process and status.", ["Andrew B. Kahng"], "https://doi.org/10.1145/2463209.2488776", 0], ["Proactive circuit allocation in multiplane NoCs.", ["Ahmed Abousamra", "Alex K. Jones", "Rami G. Melhem"], "https://doi.org/10.1145/2463209.2488778", 0], ["A heterogeneous multiple network-on-chip design: an application-aware approach.", ["Asit K. Mishra", "Onur Mutlu", "Chita R. Das"], "https://doi.org/10.1145/2463209.2488779", 0], ["Designing energy-efficient NoC for real-time embedded systems through slack optimization.", ["Jia Zhan", "Nikolay Stoimenov", "Jin Ouyang", "Lothar Thiele", "Vijaykrishnan Narayanan", "Yuan Xie"], "https://doi.org/10.1145/2463209.2488780", 0], ["RISO: relaxed network-on-chip isolation for cloud processors.", ["Hang Lu", "Guihai Yan", "Yinhe Han", "Binzhang Fu", "Xiaowei Li"], "https://doi.org/10.1145/2463209.2488781", 0], ["Smart hill climbing for agile dynamic mapping in many-core systems.", ["Mohammad Fattah", "Masoud Daneshtalab", "Pasi Liljeberg", "Juha Plosila"], "https://doi.org/10.1145/2463209.2488782", 0], ["HCI-tolerant NoC router microarchitecture.", ["Dean Michael Ancajas", "James McCabe Nickerson", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2463209.2488783", 0], ["Optimization of quantum circuits for interaction distance in linear nearest neighbor architectures.", ["Alireza Shafaei", "Mehdi Saeedi", "Massoud Pedram"], "https://doi.org/10.1145/2463209.2488785", 0], ["LEQA: latency estimation for a quantum algorithm mapped to a quantum circuit fabric.", ["Mohammad Javad Dousti", "Massoud Pedram"], "https://doi.org/10.1145/2463209.2488786", 0], ["Pareto epsilon-dominance and identifiable solutions for BioCAD modeling.", ["Claudio Angione", "Jole Costanza", "Giovanni Carapezza", "Pietro Lio", "Giuseppe Nicosia"], "https://doi.org/10.1145/2463209.2488787", 0], ["Design of cyberphysical digital microfluidic biochips under completion-time uncertainties in fluidic operations.", ["Yan Luo", "Krishnendu Chakrabarty", "Tsung-Yi Ho"], "https://doi.org/10.1145/2463209.2488788", 0], ["Gene modification identification under flux capacity uncertainty.", ["Mona Yousofshahi", "Michael Orshansky", "Kyongbum Lee", "Soha Hassoun"], "https://doi.org/10.1145/2463209.2488789", 0], ["A field-programmable pin-constrained digital microfluidic biochip.", ["Daniel T. Grissom", "Philip Brisk"], "https://doi.org/10.1145/2463209.2488790", 0], ["BDS-MAJ: a BDD-based logic synthesis tool exploiting majority logic decomposition.", ["Luca Gaetano Amaru", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"], "https://doi.org/10.1145/2463209.2488792", 0], ["Towards optimal performance-area trade-off in adders by synthesis of parallel prefix structures.", ["Subhendu Roy", "Mihir R. Choudhury", "Ruchir Puri", "David Z. Pan"], "https://doi.org/10.1145/2463209.2488793", 0], ["Synthesis of feedback decoders for initialized encoders.", ["Kuan-Hua Tu", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/2463209.2488794", 0], ["On learning-based methods for design-space exploration with high-level synthesis.", ["Hung-Yi Liu", "Luca P. Carloni"], "https://doi.org/10.1145/2463209.2488795", 0], ["Runtime dependency analysis for loop pipelining in high-level synthesis.", ["Mythri Alle", "Antoine Morvan", "Steven Derrien"], "https://doi.org/10.1145/2463209.2488796", 0], ["A high-level synthesis flow for the implementation of iterative stencil loop algorithms on FPGA devices.", ["Alessandro Antonio Nacci", "Vincenzo Rana", "Francesco Bruschi", "Donatella Sciuto", "Ivan Beretta", "David Atienza"], "https://doi.org/10.1145/2463209.2488797", 0], ["Cross-layer racetrack memory design for ultra high density and low power consumption.", ["Zhenyu Sun", "Wenqing Wu", "Hai Helen Li"], "https://doi.org/10.1145/2463209.2488799", 0], ["Improving the energy efficiency of hardware-assisted watchpoint systems.", ["Vasileios Karakostas", "Sasa Tomic", "Osman S. Unsal", "Mario Nemirovsky", "Adrian Cristal"], "https://doi.org/10.1145/2463209.2488800", 0], ["Low-power area-efficient large-scale IP lookup engine based on binary-weighted clustered networks.", ["Naoya Onizawa", "Warren J. Gross"], "https://doi.org/10.1145/2463209.2488801", 0], ["Real-time use-aware adaptive MIMO RF receiver systems for energy efficiency under BER constraints.", ["Debashis Banerjee", "Shyam Kumar Devarakond", "Shreyas Sen", "Abhijit Chatterjee"], "https://doi.org/10.1145/2463209.2488802", 0], ["Improving charging efficiency with workload scheduling in energy harvesting embedded systems.", ["Yukan Zhang", "Yang Ge", "Qinru Qiu"], "https://doi.org/10.1145/2463209.2488803", 0], ["Creation of ESL power models for communication architectures using automatic calibration.", ["Stefan Schurmans", "Diandian Zhang", "Dominik Auras", "Rainer Leupers", "Gerd Ascheid", "Xiaotao Chen", "Lun Wang"], "https://doi.org/10.1145/2463209.2488804", 0], ["A transmission gate physical unclonable function and on-chip voltage-to-digital conversion technique.", ["Raj Chakraborty", "Charles Lamech", "Dhruva Acharyya", "Jim Plusquellic"], "https://doi.org/10.1145/2463209.2488806", 0], ["RESP: a robust physical unclonable function retrofitted into embedded SRAM array.", ["Yu Zheng", "Maryamsadat Hashemian", "Swarup Bhunia"], "https://doi.org/10.1145/2463209.2488807", 0], ["VeriTrust: verification for hardware trust.", ["Jie Zhang", "Feng Yuan", "Lingxiao Wei", "Zelong Sun", "Qiang Xu"], "https://doi.org/10.1145/2463209.2488808", 0], ["RASTER: runtime adaptive spatial/temporal error resiliency for embedded processors.", ["Tuo Li", "Muhammad Shafique", "Jude Angelo Ambrose", "Semeen Rehman", "Jorg Henkel", "Sri Parameswaran"], "https://doi.org/10.1145/2463209.2488809", 0], ["ABCD-L: approximating continuous linear systems using boolean models.", ["Aadithya V. Karthik", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/2463209.2488811", 0], ["Bayesian model fusion: large-scale performance modeling of analog and mixed-signal circuits by reusing early-stage data.", ["Fa Wang", "Wangyang Zhang", "Shupeng Sun", "Xin Li", "Chenjie Gu"], "https://doi.org/10.1145/2463209.2488812", 0], ["Efficient moment estimation with extremely small sample size via bayesian inference for analog/mixed-signal validation.", ["Chenjie Gu", "Eli Chiprout", "Xin Li"], "https://doi.org/10.1145/2463209.2488813", 0], ["Verification of digitally-intensive analog circuits via kernel ridge regression and hybrid reachability analysis.", ["Honghuang Lin", "Peng Li", "Chris J. Myers"], "https://doi.org/10.1145/2463209.2488814", 0], ["Machine-learning-based hotspot detection using topological classification and critical feature extraction.", ["Yen-Ting Yu", "Geng-He Lin", "Iris Hui-Ru Jiang", "Charles C. Chiang"], "https://doi.org/10.1145/2463209.2488816", 0], ["A novel fuzzy matching model for lithography hotspot detection.", ["Sheng-Yuan Lin", "Jing-Yi Chen", "Jin-Cheng Li", "Wan-Yu Wen", "Shih-Chieh Chang"], "https://doi.org/10.1145/2463209.2488817", 0], ["An efficient layout decomposition approach for triple patterning lithography.", ["Jian Kuang", "Evangeline F. Y. Young"], "https://doi.org/10.1145/2463209.2488818", 0], ["E-BLOW: e-beam lithography overlapping aware stencil planning for MCC system.", ["Bei Yu", "Kun Yuan", "Jhih-Rong Gao", "David Z. Pan"], "https://doi.org/10.1145/2463209.2488819", 0], ["Automatic clustering of wafer spatial signatures.", ["Wangyang Zhang", "Xin Li", "Sharad Saxena", "Andrzej J. Strojwas", "Rob A. Rutenbar"], "https://doi.org/10.1145/2463209.2488821", 0], ["Multidimensional analog test metrics estimation using extreme value theory and statistical blockade.", ["Haralampos-G. D. Stratigopoulos", "Pierre Faubet", "Yoann Courant", "Firas Mohamed"], "https://doi.org/10.1145/2463209.2488822", 0], ["High-throughput TSV testing and characterization for 3D integration using thermal mapping.", ["Kapil Dev", "Gary Woods", "Sherief Reda"], "https://doi.org/10.1145/2463209.2488823", 0], ["On effective and efficient in-field TSV repair for stacked 3D ICs.", ["Li Jiang", "Fangming Ye", "Qiang Xu", "Krishnendu Chakrabarty", "Bill Eklow"], "https://doi.org/10.1145/2463209.2488824", 0], ["Cloud platforms and embedded computing: the operating systems of the future.", ["Jan S. Rellermeyer", "Seong-Won Lee", "Michael Kistler"], "https://doi.org/10.1145/2463209.2488826", 0], ["Tessellation: refactoring the OS around explicit resource containers with continuous adaptation.", ["Juan A. Colmenares", "Gage Eads", "Steven A. Hofmeyr", "Sarah Bird", "Miquel Moreto", "David Chou", "Brian Gluzman", "Eric Roman", "Davide B. Bartolini", "Nitesh Mor", "Krste Asanovic", "John Kubiatowicz"], "https://doi.org/10.1145/2463209.2488827", 0], ["The autonomic operating system research project: achievements and future directions.", ["Davide B. Bartolini", "Riccardo Cattaneo", "Gianluca Durelli", "Martina Maggio", "Marco D. Santambrogio", "Filippo Sironi"], "https://doi.org/10.1145/2463209.2488828", 0], ["Role of power grid in side channel attack and power-grid-aware secure design.", ["Xinmu Wang", "Wen Yueh", "Debapriya Basu Roy", "Seetharam Narasimhan", "Yu Zheng", "Saibal Mukhopadhyay", "Debdeep Mukhopadhyay", "Swarup Bhunia"], "https://doi.org/10.1145/2463209.2488830", 0], ["NumChecker: detecting kernel control-flow modifying rootkits by using hardware performance counters.", ["Xueyang Wang", "Ramesh Karri"], "https://doi.org/10.1145/2463209.2488831", 0], ["High-performance hardware monitors to protect network processors from data plane attacks.", ["Harikrishnan Chandrikakutty", "Deepak Unnikrishnan", "Russell Tessier", "Tilman Wolf"], "https://doi.org/10.1145/2463209.2488832", 0], ["Compiler-based side channel vulnerability analysis and optimized countermeasures application.", ["Giovanni Agosta", "Alessandro Barenghi", "Massimo Maggi", "Gerardo Pelosi"], "https://doi.org/10.1145/2463209.2488833", 0], ["Lighting the dark silicon by exploiting heterogeneity on future processors.", ["Ying Zhang", "Lu Peng", "Xin Fu", "Yue Hu"], "https://doi.org/10.1145/2463209.2488835", 0], ["Simultaneous multithreading support in embedded distributed memory MPSoCs.", ["Rafael Garibotti", "Luciano Ost", "Remi Busseuil", "Mamady kourouma", "Chris Adeniyi-Jones", "Gilles Sassatelli", "Michel Robert"], "https://doi.org/10.1145/2463209.2488836", 0], ["APPLE: adaptive performance-predictable low-energy caches for reliable hybrid voltage operation.", ["Bojan Maric", "Jaume Abella", "Mateo Valero"], "https://doi.org/10.1145/2463209.2488837", 0], ["An optimized page translation for mobile virtualization.", ["Yuan-Cheng Lee", "Chih-wen Hsueh"], "https://doi.org/10.1145/2463209.2488838", 0], ["Scalable vectorless power grid current integrity verification.", ["Zhuo Feng"], "https://doi.org/10.1145/2463209.2488840", 0], ["Constraint abstraction for vectorless power grid verification.", ["Xuanxing Xiong", "Jia Wang"], "https://doi.org/10.1145/2463209.2488841", 0], ["The impact of electromigration in copper interconnects on power grid integrity.", ["Vivek Mishra", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2463209.2488842", 0], ["TinySPICE: a parallel SPICE simulator on GPU for massively repeated small circuit simulations.", ["Lengfei Han", "Xueqian Zhao", "Zhuo Feng"], "https://doi.org/10.1145/2463209.2488843", 0], ["An optimal algorithm of adjustable delay buffer insertion for solving clock skew variation problem.", ["Juyeon Kim", "Deokjin Joo", "Taewhan Kim"], "https://doi.org/10.1145/2463209.2488845", 0], ["Smart non-default routing for clock power reduction.", ["Andrew B. Kahng", "Seokhyeong Kang", "Hyein Lee"], "https://doi.org/10.1145/2463209.2488846", 0], ["Routing congestion estimation with real design constraints.", ["Wen-Hao Liu", "Yaoguang Wei", "Cliff C. N. Sze", "Charles J. Alpert", "Zhuo Li", "Yih-Lang Li", "Natarajan Viswanathan"], "https://doi.org/10.1145/2463209.2488847", 0], ["Spacer-is-dielectric-compliant detailed routing for self-aligned double patterning lithography.", ["Yuelin Du", "Qiang Ma", "Hua Song", "James Shiely", "Gerard Luk-Pat", "Alexander Miloslavsky", "Martin D. F. Wong"], "https://doi.org/10.1145/2463209.2488848", 0], ["21st century digital design tools.", ["William J. Dally", "Chris Malachowsky", "Stephen W. Keckler"], "https://doi.org/10.1145/2463209.2488850", 0], ["System architecture and software design for electric vehicles.", ["Martin Lukasiewycz", "Sebastian Steinhorst", "Sidharta Andalam", "Florian Sagstetter", "Peter Waszecki", "Wanli Chang", "Matthias Kauer", "Philipp Mundhenk", "Shanker Shreejith", "Suhaib A. Fahmy", "Samarjit Chakraborty"], "https://doi.org/10.1145/2463209.2488852", 0], ["Model-based development and verification of control software for electric vehicles.", ["Dip Goswami", "Martin Lukasiewycz", "Matthias Kauer", "Sebastian Steinhorst", "Alejandro Masrur", "Samarjit Chakraborty", "S. Ramesh"], "https://doi.org/10.1145/2463209.2488853", 0], ["Hybrid energy storage systems and battery management for electric vehicles.", ["Sangyoung Park", "Younghyun Kim", "Naehyuck Chang"], "https://doi.org/10.1145/2463209.2488854", 0], ["Reliability challenges for electric vehicles: from devices to architecture and systems software.", ["Georg Georgakos", "Ulf Schlichtmann", "Reinhard Schneider", "Samarjit Chakraborty"], "https://doi.org/10.1145/2463209.2488855", 0], ["Reliable on-chip systems in the nano-era: lessons learnt and future trends.", ["Jorg Henkel", "Lars Bauer", "Nikil D. Dutt", "Puneet Gupta", "Sani R. Nassif", "Muhammad Shafique", "Mehdi Baradaran Tahoori", "Norbert Wehn"], "https://doi.org/10.1145/2463209.2488857", 0], ["A layout-based approach for multiple event transient analysis.", ["Mojtaba Ebrahimi", "Hossein Asadi", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/2463209.2488858", 0], ["Quantitative evaluation of soft error injection techniques for robust system design.", ["Hyungmin Cho", "Shahrzad Mirkhani", "Chen-Yong Cher", "Jacob A. Abraham", "Subhasish Mitra"], "https://doi.org/10.1145/2463209.2488859", 0], ["Efficiently tolerating timing violations in pipelined microprocessors.", ["Koushik Chakraborty", "Brennan Cozzens", "Sanghamitra Roy", "Dean Michael Ancajas"], "https://doi.org/10.1145/2463209.2488860", 0], ["Hierarchical decoding of double error correcting codes for high speed reliable memories.", ["Zhen Wang"], "https://doi.org/10.1145/2463209.2488861", 0], ["Power benefit study for ultra-high density transistor-level monolithic 3D ICs.", ["Young-Joon Lee", "Daniel B. Limbrick", "Sung Kyu Lim"], "https://doi.org/10.1145/2463209.2488863", 0], ["Rapid exploration of processing and design guidelines to overcome carbon nanotube variations.", ["Gage Hills", "Jie Zhang", "Charles Mackin", "Max M. Shulaker", "Hai Wei", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/2463209.2488864", 0], ["Minimum-energy state guided physical design for nanomagnet logic.", ["Shiliang Liu", "Gyorgy Csaba", "Xiaobo Sharon Hu", "Edit Varga", "Michael T. Niemier", "Gary H. Bernstein", "Wolfgang Porod"], "https://doi.org/10.1145/2463209.2488865", 0], ["Ultra low power associative computing with spin neurons and resistive crossbar memory.", ["Mrigank Sharad", "Deliang Fan", "Kaushik Roy"], "https://doi.org/10.1145/2463209.2488866", 0], ["Understanding the trade-offs in multi-level cell ReRAM memory design.", ["Cong Xu", "Dimin Niu", "Naveen Muralimanohar", "Norman P. Jouppi", "Yuan Xie"], "https://doi.org/10.1145/2463209.2488867", 0], ["Exploring tunnel-FET for ultra low power analog applications: a case study on operational transconductance amplifier.", ["Amit Ranjan Trivedi", "Sergio Carlo", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/2463209.2488868", 0], ["Energy-optimal SRAM supply voltage scheduling under lifetime and error constraints.", ["Andrea Calimera", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/2463209.2488870", 0], ["Relax-and-retime: a methodology for energy-efficient recovery based design.", ["Shankar Ganesh Ramasubramanian", "Swagath Venkataramani", "Adithya Parandhaman", "Anand Raghunathan"], "https://doi.org/10.1145/2463209.2488871", 0], ["Post-placement voltage island generation for timing-speculative circuits.", ["Rong Ye", "Feng Yuan", "Zelong Sun", "Wen-Ben Jone", "Qiang Xu"], "https://doi.org/10.1145/2463209.2488872", 0], ["Analysis and characterization of inherent application resilience for approximate computing.", ["Vinay K. Chippa", "Srimat T. Chakradhar", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2463209.2488873", 0], ["Dynamic voltage and frequency scaling for shared resources in multicore processor designs.", ["Xi Chen", "Zheng Xu", "Hyungjun Kim", "Paul V. Gratz", "Jiang Hu", "Michael Kishinevsky", "Umit Y. Ogras", "Raid Zuhair Ayoub"], "https://doi.org/10.1145/2463209.2488874", 0], ["Energy optimization by exploiting execution slacks in streaming applications on multiprocessor systems.", ["Amit Kumar Singh", "Anup Das", "Akash Kumar"], "https://doi.org/10.1145/2463209.2488875", 0], ["Verifying SystemC using an intermediate verification language and symbolic simulation.", ["Hoang Minh Le", "Daniel Grosse", "Vladimir Herdt", "Rolf Drechsler"], "https://doi.org/10.1145/2463209.2488877", 0], ["Handling design and implementation optimizations in equivalence checking for behavioral synthesis.", ["Zhenkun Yang", "Sandip Ray", "Kecheng Hao", "Fei Xie"], "https://doi.org/10.1145/2463209.2488878", 0], ["A counterexample-guided interpolant generation algorithm for SAT-based model checking.", ["Cheng-Yin Wu", "Chi-An Wu", "Chien-Yu Lai", "Chung-Yang Ric Huang"], "https://doi.org/10.1145/2463209.2488879", 0], ["A robust constraint solving framework for multiple constraint sets in constrained random verification.", ["Bo-Han Wu", "Chung-Yang Ric Huang"], "https://doi.org/10.1145/2463209.2488880", 0], ["Simulation knowledge extraction and reuse in constrained random processor verification.", ["Wen Chen", "Li-C. Wang", "Jay Bhadra", "Magdy S. Abadir"], "https://doi.org/10.1145/2463209.2488881", 0], ["Hardware-efficient on-chip generation of time-extensive constrained-random sequences for in-system validation.", ["Adam B. Kinsman", "Ho Fai Ko", "Nicola Nicolici"], "https://doi.org/10.1145/2463209.2488882", 0], ["The role of cascade, a cycle-based simulation infrastructure, in designing the anton special-purpose supercomputers.", ["J. P. Grossman", "Brian Towles", "Joseph A. Bank", "David E. Shaw"], "https://doi.org/10.1145/2463209.2488884", 0], ["Towards structured ASICs using polarity-tunable Si nanowire transistors.", ["Pierre-Emmanuel Gaillardon", "Michele De Marchi", "Luca Gaetano Amaru", "Shashikanth Bobba", "Davide Sacchetto", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1145/2463209.2488886", 0], ["Sacha: the Stanford carbon nanotube controlled handshaking robot.", ["Max M. Shulaker", "Jelle Van Rethy", "Gage Hills", "Hong-Yu Chen", "Georges G. E. Gielen", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/2463209.2488887", 0], ["Electrical artificial skin using ultraflexible organic transistor.", ["Tsuyoshi Sekitani", "Tomoyuki Yokota", "Makoto Takamiya", "Takayasu Sakurai", "Takao Someya"], "https://doi.org/10.1145/2463209.2488888", 0], ["Non-volatile FPGAs based on spintronic devices.", ["Olivier Goncalves", "Guillaume Prenat", "Gregory di Pendina", "Bernard Dieny"], "https://doi.org/10.1145/2463209.2488889", 0], ["Relays do not leak: CMOS does.", ["Hossein Fariborzi", "Fred Chen", "Rhesa Nathanael", "I-Ru Chen", "Louis Hutin", "Rinus Lee", "Tsu-Jae King Liu", "Vladimir Stojanovic"], "https://doi.org/10.1145/2463209.2488890", 0], ["Single-photon image sensors.", ["Edoardo Charbon", "Francesco Regazzoni"], "https://doi.org/10.1145/2463209.2488891", 0], ["A novel analytical method for worst case response time estimation of distributed embedded systems.", ["Jinwoo Kim", "Hyunok Oh", "Junchul Choi", "Hyojin Ha", "Soonhoi Ha"], "https://doi.org/10.1145/2463209.2488893", 0], ["Optimizations for configuring and mapping software pipelines in many core systems.", ["Janmartin Jahn", "Santiago Pagani", "Sebastian Kobbe", "Jian-Jia Chen", "Jorg Henkel"], "https://doi.org/10.1145/2463209.2488894", 0], ["A scenario-based run-time task mapping algorithm for MPSoCs.", ["Wei Quan", "Andy D. Pimentel"], "https://doi.org/10.1145/2463209.2488895", 0], ["Early exploration for platform architecture instantiation with multi-mode application partitioning.", ["Prashant Agrawal", "Praveen Raghavan", "Matthias Hartmann", "Namita Sharma", "Liesbet Van der Perre", "Francky Catthoor"], "https://doi.org/10.1145/2463209.2488896", 0], ["CoARX: a coprocessor for ARX-based cryptographic algorithms.", ["Khawar Shahzad", "Ayesha Khalid", "Zoltan Endre Rakossy", "Goutam Paul", "Anupam Chattopadhyay"], "https://doi.org/10.1145/2463209.2488898", 0], ["Reconfigurable pipelined coprocessor for multi-mode communication transmission.", ["Liang Tang", "Jude Angelo Ambrose", "Sri Parameswaran"], "https://doi.org/10.1145/2463209.2488899", 0], ["Accelerators for biologically-inspired attention and recognition.", ["Mi Sun Park", "Chuanjun Zhang", "Michael DeBole", "Srinidhi Kestur"], "https://doi.org/10.1145/2463209.2488900", 0], ["Stochastic circuits for real-time image-processing applications.", ["Armin Alaghi", "Cheng Li", "John P. Hayes"], "https://doi.org/10.1145/2463209.2488901", 0], ["An event-driven simulation methodology for integrated switching power supplies in SystemVerilog.", ["Ji-Eun Jang", "Myeong-Jae Park", "Jaeha Kim"], "https://doi.org/10.1145/2463209.2488903", 0], ["A new time-stepping method for circuit simulation.", ["G. Peter Fang"], "https://doi.org/10.1145/2463209.2488904", 0], ["Time-domain segmentation based massively parallel simulation for ADCs.", ["Zuochang Ye", "Bichen Wu", "Song Han", "Yang Li"], "https://doi.org/10.1145/2463209.2488905", 0], ["A direct finite element solver of linear complexity for large-scale 3-D circuit extraction in multiple dielectrics.", ["Bangda Zhou", "Haixin Liu", "Dan Jiao"], "https://doi.org/10.1145/2463209.2488906", 0], ["FPGA code accelerators - the compiler perspective.", ["Walid A. Najjar", "Jason R. Villarreal"], "https://doi.org/10.1145/2463209.2488908", 0], ["Can CAD cure cancer?", ["Smita Krishnaswamy", "Bernd Bodenmiller", "Dana Peer"], "https://doi.org/10.1145/2463209.2488910", 0], ["Let's put the car in your phone!", ["Martin Geier", "Martin Becker", "Daniel Yunge", "Benedikt Dietrich", "Reinhard Schneider", "Dip Goswami", "Samarjit Chakraborty"], "https://doi.org/10.1145/2463209.2488911", 0], ["The undetectable and unprovable hardware trojan horse.", ["Sheng Wei", "Miodrag Potkonjak"], "https://doi.org/10.1145/2463209.2488912", 0], ["Path to a TeraByte of on-chip memory for petabit per second bandwidth with < 5watts of power.", ["Swaroop Ghosh"], "https://doi.org/10.1145/2463209.2488913", 0], ["Reconciling real-time guarantees and energy efficiency through unlocked-cache prefetching.", ["Emilio Wuerges", "Romulo Silva de Oliveira", "Luiz C. V. dos Santos"], "https://doi.org/10.1145/2463209.2488915", 0], ["Integrated instruction cache analysis and locking in multitasking real-time systems.", ["Huping Ding", "Yun Liang", "Tulika Mitra"], "https://doi.org/10.1145/2463209.2488916", 0], ["Precise timing analysis for direct-mapped caches.", ["Sidharta Andalam", "Alain Girault", "Roopak Sinha", "Partha S. Roop", "Jan Reineke"], "https://doi.org/10.1145/2463209.2488917", 0], ["SSDM: smart stack data management for software managed multicores (SMMs).", ["Jing Lu", "Ke Bai", "Aviral Shrivastava"], "https://doi.org/10.1145/2463209.2488918", 0], ["Taming the complexity of coordinated place and route.", ["Jin Hu", "Myung-Chul Kim", "Igor L. Markov"], "https://doi.org/10.1145/2463209.2488920", 0], ["Routability-driven placement for hierarchical mixed-size circuit designs.", ["Meng-Kai Hsu", "Yi-Fang Chen", "Chau-Chin Huang", "Tung-Chieh Chen", "Yao-Wen Chang"], "https://doi.org/10.1145/2463209.2488921", 0], ["Ripple 2.0: high quality routability-driven placement via global router integration.", ["Xu He", "Tao Huang", "Wing-Kai Chow", "Jian Kuang", "Ka-Chun Lam", "Wenzan Cai", "Evangeline F. Y. Young"], "https://doi.org/10.1145/2463209.2488922", 0], ["Optimization of placement solutions for routability.", ["Wen-Hao Liu", "Cheng-Kok Koh", "Yih-Lang Li"], "https://doi.org/10.1145/2463209.2488923", 0], ["Exploration with upgradeable models using statistical methods for physical model emulation.", ["Bailey Miller", "Frank Vahid", "Tony Givargis"], "https://doi.org/10.1145/2463209.2488925", 0], ["Modular system-level architecture for concurrent cell balancing.", ["Matthias Kauer", "Swaminathan Naranayaswami", "Sebastian Steinhorst", "Martin Lukasiewycz", "Samarjit Chakraborty", "Lars Hedrich"], "https://doi.org/10.1145/2463209.2488926", 0], ["A method to abstract RTL IP blocks into C++ code and enable high-level synthesis.", ["Nicola Bombieri", "Hung-Yi Liu", "Franco Fummi", "Luca P. Carloni"], "https://doi.org/10.1145/2463209.2488927", 0], ["DMR3D: dynamic memory relocation in 3D multicore systems.", ["Dean Michael Ancajas", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2463209.2488928", 0], ["Power gating applied to MP-SoCs for standby-mode power management.", ["David Flynn"], "https://doi.org/10.1145/2463209.2488930", 0], ["Power management and delivery for high-performance microprocessors.", ["Tanay Karnik", "Mondira Mandy Pant", "Shekhar Borkar"], "https://doi.org/10.1145/2463209.2488931", 0], ["Flexible on-chip power delivery for energy efficient heterogeneous systems.", ["Benton H. Calhoun", "Kyle Craig"], "https://doi.org/10.1145/2463209.2488932", 0], ["Power and signal integrity challenges in 3D systems.", ["Miguel Corbalan", "Anup Keval", "Thomas Toms", "Durodami Lisk", "Riko Radojcic", "Matt Nowak"], "https://doi.org/10.1145/2463209.2488933", 0], ["Underpowering NAND flash: profits and perils.", ["Hung-Wei Tseng", "Laura M. Grupp", "Steven Swanson"], "https://doi.org/10.1145/2463209.2488935", 0], ["New ERA: new efficient reliability-aware wear leveling for endurance enhancement of flash storage devices.", ["Ming-Chang Yang", "Yuan-Hao Chang", "Che-Wei Tsao", "Po-Chun Huang"], "https://doi.org/10.1145/2463209.2488936", 0], ["SAW: system-assisted wear leveling on the write endurance of NAND flash devices.", ["Chundong Wang", "Weng-Fai Wong"], "https://doi.org/10.1145/2463209.2488937", 0], ["Performance enhancement of garbage collection for flash storage devices: an efficient victim block selection design.", ["Che-Wei Tsao", "Yuan-Hao Chang", "Ming-Chang Yang"], "https://doi.org/10.1145/2463209.2488938", 0], ["DuraCache: a durable SSD cache using MLC NAND flash.", ["Ren-Shuo Liu", "Chia-Lin Yang", "Cheng-Hsuan Li", "Geng-You Chen"], "https://doi.org/10.1145/2463209.2488939", 0], ["Distributed stable states for process networks: algorithm, analysis, and experiments on intel SCC.", ["Devendra Rai", "Lars Schor", "Nikolay Stoimenov", "Lothar Thiele"], "https://doi.org/10.1145/2463209.2488941", 0], ["Distributed run-time resource management for malleable applications on many-core platforms.", ["Iraklis Anagnostopoulos", "Vasileios Tsoutsouras", "Alexandros Bartzas", "Dimitrios Soudris"], "https://doi.org/10.1145/2463209.2488942", 0], ["netShip: a networked virtual platform for large-scale heterogeneous distributed embedded systems.", ["YoungHoon Jung", "Jinhyung Park", "Michele Petracca", "Luca P. Carloni"], "https://doi.org/10.1145/2463209.2488943", 0], ["Exploiting just-enough parallelism when mapping streaming applications in hard real-time systems.", ["Jiali Teddy Zhai", "Mohamed Bamakhrama", "Todor Stefanov"], "https://doi.org/10.1145/2463209.2488944", 0], ["On robust task-accurate performance estimation.", ["Yang Xu", "Bo Wang", "Ralph Hasholzner", "Rafael Rosales", "Jurgen Teich"], "https://doi.org/10.1145/2463209.2488945", 0], ["Stochastic response-time guarantee for non-preemptive, fixed-priority scheduling under errors.", ["Philip Axer", "Rolf Ernst"], "https://doi.org/10.1145/2463209.2488946", 0], ["HaDeS: architectural synthesis for <u>h</u>eterogeneous <u>d</u>ark <u>s</u>ilicon chip multi-processors.", ["Yatish Turakhia", "Bharathwaj Raghunathan", "Siddharth Garg", "Diana Marculescu"], "https://doi.org/10.1145/2463209.2488948", 0], ["Hierarchical power management for asymmetric multi-core in dark silicon era.", ["Thannirmalai Somu Muthukaruppan", "Mihai Pricopi", "Vanchinathan Venkataramani", "Tulika Mitra", "Sanjay Vishin"], "https://doi.org/10.1145/2463209.2488949", 0], ["Peak power reduction and workload balancing by space-time multiplexing based demand-supply matching for 3D thousand-core microprocessor.", ["Sai Manoj Pudukotai Dinakarrao", "Kanwen Wang", "Hao Yu"], "https://doi.org/10.1145/2463209.2488950", 0], ["Techniques for energy-efficient power budgeting in data centers.", ["Xin Zhan", "Sherief Reda"], "https://doi.org/10.1145/2463209.2488951", 0], ["Temperature aware thread block scheduling in GPGPUs.", ["Rajib Nath", "Raid Zuhair Ayoub", "Tajana Simunic Rosing"], "https://doi.org/10.1145/2463209.2488952", 0], ["VAWOM: temperature and process variation aware wearout management in 3D multicore architecture.", ["Hossein Tajik", "Houman Homayoun", "Nikil D. Dutt"], "https://doi.org/10.1145/2463209.2488953", 0], ["On the potential of 3D integration of inductive DC-DC converter for high-performance power delivery.", ["Sergio Carlo", "Wen Yueh", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/2463209.2488955", 0], ["Full-chip multiple TSV-to-TSV coupling extraction and optimization in 3D ICs.", ["Taigon Song", "Chang Liu", "Yarui Peng", "Sung Kyu Lim"], "https://doi.org/10.1145/2463209.2488956", 0], ["An accurate semi-analytical framework for full-chip TSV-induced stress modeling.", ["Yang Li", "David Z. Pan"], "https://doi.org/10.1145/2463209.2488957", 0], ["Speeding up computation of the max/min of a set of gaussians for statistical timing analysis and optimization.", ["Vimitha Kuruvilla", "Debjit Sinha", "Jeff Piaget", "Chandu Visweswariah", "Nitin Chandrachoodan"], "https://doi.org/10.1145/2463209.2488958", 0], ["InTimeFix: a low-cost and scalable technique for in-situ timing error masking in logic circuits.", ["Feng Yuan", "Qiang Xu"], "https://doi.org/10.1145/2463209.2488959", 0], ["Improving PUF security with regression-based distiller.", ["Chi-En Daniel Yin", "Gang Qu"], "https://doi.org/10.1145/2463209.2488960", 0], ["On the convergence of mainstream and mission-critical markets.", ["Sylvain Girbal", "Miquel Moreto", "Arnaud Grasset", "Jaume Abella", "Eduardo Quinones", "Francisco J. Cazorla", "Sami Yehia"], "https://doi.org/10.1145/2463209.2488962", 0]]