<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>API Reference: linux/fpga-dfl.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">API Reference
   &#160;<span id="projectnumber">2.2.0.3</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('fpga-dfl_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">fpga-dfl.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/****************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> ****************************************************************************</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> ***</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> ***   This header was automatically generated from a Linux kernel header</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> ***   of the same name, to make information necessary for userspace to</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> ***   call into the kernel available to libc.  It contains only constants,</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> ***   structures, and macros generated from the original header, and thus,</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> ***   contains no copyrightable information.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> ***</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> ***   To edit the content of this header, modify the corresponding</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> ***   source file (e.g. under external/kernel-headers/original/) then</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> ***   run bionic/libc/kernel/tools/update_all.py</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> ***</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> ***   Any manual change here will be lost the next time this script will</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> ***   be run. You&#39;ve been warned!</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> ***</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> ****************************************************************************</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> ****************************************************************************/</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#ifndef _UAPI_LINUX_FPGA_DFL_H</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define _UAPI_LINUX_FPGA_DFL_H</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &lt;linux/types.h&gt;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &lt;linux/ioctl.h&gt;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#define DFL_FPGA_API_VERSION 0</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#define DFL_FPGA_MAGIC 0xB6</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define DFL_FPGA_BASE 0</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define DFL_PORT_BASE 0x40</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#define DFL_FME_BASE 0x80</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define DFL_FPGA_GET_API_VERSION _IO(DFL_FPGA_MAGIC, DFL_FPGA_BASE + 0)</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define DFL_FPGA_CHECK_EXTENSION _IO(DFL_FPGA_MAGIC, DFL_FPGA_BASE + 1)</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define DFL_FPGA_PORT_RESET _IO(DFL_FPGA_MAGIC, DFL_PORT_BASE + 0)</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="structdfl__fpga__port__info.html">   31</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdfl__fpga__port__info.html">dfl_fpga_port_info</a> {</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  __u32 argsz;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  __u32 flags;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  __u32 num_regions;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  __u32 num_umsgs;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;};</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define DFL_FPGA_PORT_GET_INFO _IO(DFL_FPGA_MAGIC, DFL_PORT_BASE + 1)</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="structdfl__fpga__port__region__info.html">   38</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdfl__fpga__port__region__info.html">dfl_fpga_port_region_info</a> {</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  __u32 argsz;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  __u32 flags;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define DFL_PORT_REGION_READ (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define DFL_PORT_REGION_WRITE (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define DFL_PORT_REGION_MMAP (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  __u32 index;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define DFL_PORT_REGION_INDEX_AFU 0</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define DFL_PORT_REGION_INDEX_STP 1</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  __u32 padding;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  __u64 size;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  __u64 offset;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;};</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define DFL_FPGA_PORT_GET_REGION_INFO _IO(DFL_FPGA_MAGIC, DFL_PORT_BASE + 2)</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="structdfl__fpga__port__dma__map.html">   52</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdfl__fpga__port__dma__map.html">dfl_fpga_port_dma_map</a> {</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  __u32 argsz;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  __u32 flags;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  __u64 user_addr;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  __u64 length;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  __u64 iova;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;};</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define DFL_FPGA_PORT_DMA_MAP _IO(DFL_FPGA_MAGIC, DFL_PORT_BASE + 3)</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="structdfl__fpga__port__dma__unmap.html">   60</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdfl__fpga__port__dma__unmap.html">dfl_fpga_port_dma_unmap</a> {</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  __u32 argsz;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  __u32 flags;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  __u64 iova;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;};</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define DFL_FPGA_PORT_DMA_UNMAP _IO(DFL_FPGA_MAGIC, DFL_PORT_BASE + 4)</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="structdfl__fpga__irq__set.html">   66</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdfl__fpga__irq__set.html">dfl_fpga_irq_set</a> {</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  __u32 start;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  __u32 count;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  __s32 evtfds[];</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;};</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define DFL_FPGA_PORT_ERR_GET_IRQ_NUM _IOR(DFL_FPGA_MAGIC, DFL_PORT_BASE + 5, __u32)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define DFL_FPGA_PORT_ERR_SET_IRQ _IOW(DFL_FPGA_MAGIC, DFL_PORT_BASE + 6, struct dfl_fpga_irq_set)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define DFL_FPGA_PORT_UINT_GET_IRQ_NUM _IOR(DFL_FPGA_MAGIC, DFL_PORT_BASE + 7, __u32)</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define DFL_FPGA_PORT_UINT_SET_IRQ _IOW(DFL_FPGA_MAGIC, DFL_PORT_BASE + 8, struct dfl_fpga_irq_set)</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="structdfl__fpga__fme__port__pr.html">   75</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdfl__fpga__fme__port__pr.html">dfl_fpga_fme_port_pr</a> {</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  __u32 argsz;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  __u32 flags;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  __u32 port_id;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  __u32 buffer_size;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  __u64 buffer_address;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;};</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define DFL_FPGA_FME_PORT_PR _IO(DFL_FPGA_MAGIC, DFL_FME_BASE + 0)</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define DFL_FPGA_FME_PORT_RELEASE _IOW(DFL_FPGA_MAGIC, DFL_FME_BASE + 1, int)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define DFL_FPGA_FME_PORT_ASSIGN _IOW(DFL_FPGA_MAGIC, DFL_FME_BASE + 2, int)</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define DFL_FPGA_FME_ERR_GET_IRQ_NUM _IOR(DFL_FPGA_MAGIC, DFL_FME_BASE + 3, __u32)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define DFL_FPGA_FME_ERR_SET_IRQ _IOW(DFL_FPGA_MAGIC, DFL_FME_BASE + 4, struct dfl_fpga_irq_set)</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="structdfl__fpga__port__region__info_html"><div class="ttname"><a href="structdfl__fpga__port__region__info.html">dfl_fpga_port_region_info</a></div><div class="ttdef"><b>Definition:</b> <a href="fpga-dfl_8h_source.html#l00038">fpga-dfl.h:38</a></div></div>
<div class="ttc" id="structdfl__fpga__port__info_html"><div class="ttname"><a href="structdfl__fpga__port__info.html">dfl_fpga_port_info</a></div><div class="ttdef"><b>Definition:</b> <a href="fpga-dfl_8h_source.html#l00031">fpga-dfl.h:31</a></div></div>
<div class="ttc" id="structdfl__fpga__fme__port__pr_html"><div class="ttname"><a href="structdfl__fpga__fme__port__pr.html">dfl_fpga_fme_port_pr</a></div><div class="ttdef"><b>Definition:</b> <a href="fpga-dfl_8h_source.html#l00075">fpga-dfl.h:75</a></div></div>
<div class="ttc" id="structdfl__fpga__port__dma__unmap_html"><div class="ttname"><a href="structdfl__fpga__port__dma__unmap.html">dfl_fpga_port_dma_unmap</a></div><div class="ttdef"><b>Definition:</b> <a href="fpga-dfl_8h_source.html#l00060">fpga-dfl.h:60</a></div></div>
<div class="ttc" id="structdfl__fpga__port__dma__map_html"><div class="ttname"><a href="structdfl__fpga__port__dma__map.html">dfl_fpga_port_dma_map</a></div><div class="ttdef"><b>Definition:</b> <a href="fpga-dfl_8h_source.html#l00052">fpga-dfl.h:52</a></div></div>
<div class="ttc" id="structdfl__fpga__irq__set_html"><div class="ttname"><a href="structdfl__fpga__irq__set.html">dfl_fpga_irq_set</a></div><div class="ttdef"><b>Definition:</b> <a href="fpga-dfl_8h_source.html#l00066">fpga-dfl.h:66</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_88e6415a3128b404f1102a130772bdb6.html">linux</a></li><li class="navelem"><b>fpga-dfl.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
