# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../control_hazard.v" \
"../../../../../cpu_components.v" \
"../../../../../pipeline_registers.v" \
"../../../../../riscv_core.v" \
"../../../../../tb_riscv_core.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
