{
  "Top": "mlp_sigmoid",
  "RtlTop": "mlp_sigmoid",
  "RtlPrefix": "",
  "RtlSubPrefix": "mlp_sigmoid_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "S_AXIS": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<32>, 0, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "S_AXIS",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "M_AXIS": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_int<32>, 0, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "M_AXIS",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top mlp_sigmoid -name mlp_sigmoid",
      "set_directive_top mlp_sigmoid -name mlp_sigmoid"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "mlp_sigmoid"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "65887"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mlp_sigmoid",
    "Version": "1.0",
    "DisplayName": "Mlp_sigmoid",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_mlp_sigmoid_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/mlp_sigmoid.cpp"],
    "Vhdl": [
      "impl\/vhdl\/mlp_sigmoid_facc_32ns_32ns_1ns_32_3_no_dsp_1.vhd",
      "impl\/vhdl\/mlp_sigmoid_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/mlp_sigmoid_fdiv_32ns_32ns_32_10_no_dsp_1.vhd",
      "impl\/vhdl\/mlp_sigmoid_fexp_32ns_32ns_32_8_full_dsp_1.vhd",
      "impl\/vhdl\/mlp_sigmoid_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/mlp_sigmoid_incoming_inputs.vhd",
      "impl\/vhdl\/mlp_sigmoid_InputToLayer1Weights.vhd",
      "impl\/vhdl\/mlp_sigmoid_Layer1_out.vhd",
      "impl\/vhdl\/mlp_sigmoid_Layer1ToLayer2Weights.vhd",
      "impl\/vhdl\/mlp_sigmoid_Layer2_out.vhd",
      "impl\/vhdl\/mlp_sigmoid_Layer2ToOutputWeights.vhd",
      "impl\/vhdl\/mlp_sigmoid_Out_layer.vhd",
      "impl\/vhdl\/mlp_sigmoid_regslice_both.vhd",
      "impl\/vhdl\/mlp_sigmoid.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mlp_sigmoid_facc_32ns_32ns_1ns_32_3_no_dsp_1.v",
      "impl\/verilog\/mlp_sigmoid_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/mlp_sigmoid_fdiv_32ns_32ns_32_10_no_dsp_1.v",
      "impl\/verilog\/mlp_sigmoid_fexp_32ns_32ns_32_8_full_dsp_1.v",
      "impl\/verilog\/mlp_sigmoid_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/mlp_sigmoid_incoming_inputs.v",
      "impl\/verilog\/mlp_sigmoid_InputToLayer1Weights.v",
      "impl\/verilog\/mlp_sigmoid_InputToLayer1Weights_rom.dat",
      "impl\/verilog\/mlp_sigmoid_Layer1_out.v",
      "impl\/verilog\/mlp_sigmoid_Layer1ToLayer2Weights.v",
      "impl\/verilog\/mlp_sigmoid_Layer1ToLayer2Weights_rom.dat",
      "impl\/verilog\/mlp_sigmoid_Layer2_out.v",
      "impl\/verilog\/mlp_sigmoid_Layer2ToOutputWeights.v",
      "impl\/verilog\/mlp_sigmoid_Layer2ToOutputWeights_rom.dat",
      "impl\/verilog\/mlp_sigmoid_Out_layer.v",
      "impl\/verilog\/mlp_sigmoid_regslice_both.v",
      "impl\/verilog\/mlp_sigmoid.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/FAcc_ip.tcl",
      "impl\/misc\/mlp_sigmoid_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/mlp_sigmoid_ap_fdiv_8_no_dsp_32_ip.tcl",
      "impl\/misc\/mlp_sigmoid_ap_fexp_6_full_dsp_32_ip.tcl",
      "impl\/misc\/mlp_sigmoid_ap_fmul_2_max_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/mlp_sigmoid.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/steve\/Desktop\/capstone\/test_vivado\/pynq_training\/mlp_sigmoid\/solution1\/.debug\/mlp_sigmoid.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "FAcc",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.Add_Sub_Value Add CONFIG.Has_ACLKEN true CONFIG.Has_ARESETn true CONFIG.Operation_Type Accumulator CONFIG.C_Optimization Low_Latency CONFIG.Flow_Control NonBlocking CONFIG.Maximum_Latency false CONFIG.A_Precision_Type Single CONFIG.C_A_Exponent_Width 8 CONFIG.C_A_Fraction_Width 24 CONFIG.Result_Precision_Type Single CONFIG.C_Result_Exponent_Width 8 CONFIG.C_Result_Fraction_Width 24 CONFIG.C_Mult_Usage No_Usage CONFIG.Has_RESULT_TREADY false CONFIG.C_Latency 2 CONFIG.C_Rate 1 CONFIG.Has_A_TLAST true CONFIG.RESULT_TLAST_Behv Pass_A_TLAST"
      },
      {
        "Name": "mlp_sigmoid_ap_fadd_3_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mlp_sigmoid_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "mlp_sigmoid_ap_fdiv_8_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mlp_sigmoid_ap_fdiv_8_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "mlp_sigmoid_ap_fexp_6_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mlp_sigmoid_ap_fexp_6_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "mlp_sigmoid_ap_fmul_2_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mlp_sigmoid_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "S_AXIS:M_AXIS",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "M_AXIS": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "M_AXIS_",
      "ports": [
        "M_AXIS_TDATA",
        "M_AXIS_TKEEP",
        "M_AXIS_TLAST",
        "M_AXIS_TREADY",
        "M_AXIS_TSTRB",
        "M_AXIS_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "M_AXIS"
        }]
    },
    "S_AXIS": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "S_AXIS_",
      "ports": [
        "S_AXIS_TDATA",
        "S_AXIS_TKEEP",
        "S_AXIS_TLAST",
        "S_AXIS_TREADY",
        "S_AXIS_TSTRB",
        "S_AXIS_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "S_AXIS"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "S_AXIS_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "S_AXIS_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "S_AXIS_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "S_AXIS_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "S_AXIS_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "S_AXIS_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "M_AXIS_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "M_AXIS_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "M_AXIS_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "M_AXIS_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "M_AXIS_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "M_AXIS_TSTRB": {
      "dir": "out",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "mlp_sigmoid"},
    "Info": {"mlp_sigmoid": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"mlp_sigmoid": {
        "Latency": {
          "LatencyBest": "65887",
          "LatencyAvg": "65887",
          "LatencyWorst": "65887",
          "PipelineII": "65888",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.708"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "257",
            "Latency": "257",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 2",
            "TripCount": "129",
            "Latency": "129",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 3",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 4",
            "TripCount": "73",
            "Latency": "73",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_500_1",
            "TripCount": "72",
            "Latency": "72",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_519_2",
            "TripCount": "256",
            "Latency": "26880",
            "PipelineII": "",
            "PipelineDepth": "105",
            "Loops": [{
                "Name": "VITIS_LOOP_523_3",
                "TripCount": "73",
                "Latency": "79",
                "PipelineII": "1",
                "PipelineDepth": "8"
              }]
          },
          {
            "Name": "VITIS_LOOP_536_4",
            "TripCount": "128",
            "Latency": "36992",
            "PipelineII": "",
            "PipelineDepth": "289",
            "Loops": [{
                "Name": "VITIS_LOOP_541_5",
                "TripCount": "257",
                "Latency": "263",
                "PipelineII": "1",
                "PipelineDepth": "8"
              }]
          },
          {
            "Name": "VITIS_LOOP_553_6",
            "TripCount": "9",
            "Latency": "1449",
            "PipelineII": "",
            "PipelineDepth": "161",
            "Loops": [{
                "Name": "VITIS_LOOP_557_7",
                "TripCount": "129",
                "Latency": "135",
                "PipelineII": "1",
                "PipelineDepth": "8"
              }]
          },
          {
            "Name": "VITIS_LOOP_565_8",
            "TripCount": "9",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "105",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "24",
          "DSP": "12",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "3",
          "FF": "2041",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "5330",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "7",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-11-10 22:44:31 +08",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
