
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental Z:/Projects/VivadoProjects/Practica3/project_1.srcs/utils_1/imports/synth_1/main.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from Z:/Projects/VivadoProjects/Practica3/project_1.srcs/utils_1/imports/synth_1/main.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26588
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 821.234 ; gain = 408.234
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:15]
INFO: [Synth 8-226] default block is never used [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:383]
INFO: [Synth 8-226] default block is never used [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:386]
INFO: [Synth 8-226] default block is never used [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:453]
INFO: [Synth 8-226] default block is never used [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:467]
INFO: [Synth 8-226] default block is never used [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:497]
INFO: [Synth 8-226] default block is never used [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:527]
INFO: [Synth 8-226] default block is never used [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:534]
INFO: [Synth 8-226] default block is never used [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:581]
INFO: [Synth 8-3491] module 'bintodisp' declared at 'Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/bintodisp.vhd:6' bound to instance 'dispacccon' of component 'bintodisp' [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:610]
INFO: [Synth 8-638] synthesizing module 'bintodisp' [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/bintodisp.vhd:15]
INFO: [Synth 8-226] default block is never used [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/bintodisp.vhd:53]
WARNING: [Synth 8-614] signal 'num1' is read in the process but is not in the sensitivity list [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/bintodisp.vhd:51]
WARNING: [Synth 8-614] signal 'num2' is read in the process but is not in the sensitivity list [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/bintodisp.vhd:51]
WARNING: [Synth 8-614] signal 'num3' is read in the process but is not in the sensitivity list [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/bintodisp.vhd:51]
WARNING: [Synth 8-614] signal 'num4' is read in the process but is not in the sensitivity list [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/bintodisp.vhd:51]
INFO: [Synth 8-3491] module 'binBCD' declared at 'Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/binBCD.vhd:27' bound to instance 'BintoBCD' of component 'binBCD' [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/bintodisp.vhd:74]
INFO: [Synth 8-638] synthesizing module 'binBCD' [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/binBCD.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'binBCD' (0#1) [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/binBCD.vhd:34]
INFO: [Synth 8-3491] module 'BinaryTo7Segments' declared at 'Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/BinaryTo7Segments.vhd:25' bound to instance 'unity' of component 'BinaryTo7Segments' [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/bintodisp.vhd:78]
INFO: [Synth 8-638] synthesizing module 'BinaryTo7Segments' [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/BinaryTo7Segments.vhd:30]
INFO: [Synth 8-226] default block is never used [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/BinaryTo7Segments.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'BinaryTo7Segments' (0#1) [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/BinaryTo7Segments.vhd:30]
INFO: [Synth 8-3491] module 'BinaryTo7Segments' declared at 'Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/BinaryTo7Segments.vhd:25' bound to instance 'tens' of component 'BinaryTo7Segments' [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/bintodisp.vhd:81]
INFO: [Synth 8-3491] module 'BinaryTo7Segments' declared at 'Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/BinaryTo7Segments.vhd:25' bound to instance 'hund' of component 'BinaryTo7Segments' [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/bintodisp.vhd:84]
INFO: [Synth 8-3491] module 'BinaryTo7Segments' declared at 'Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/BinaryTo7Segments.vhd:25' bound to instance 'mil' of component 'BinaryTo7Segments' [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/bintodisp.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'bintodisp' (0#1) [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/bintodisp.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'main' (0#1) [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:15]
WARNING: [Synth 8-6014] Unused sequential element changed_reg was removed.  [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:371]
WARNING: [Synth 8-3848] Net sal in module/entity main does not have driver. [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:330]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 939.934 ; gain = 526.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 939.934 ; gain = 526.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 939.934 ; gain = 526.934
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint Z:/Projects/VivadoProjects/Practica3/project_1.srcs/utils_1/imports/synth_1/main.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 939.934 ; gain = 526.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 939.934 ; gain = 526.934
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'main'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                            00000 |                            00000
                   fetch |                            00001 |                            00001
                  decode |                            00010 |                            00010
                     jmp |                            00011 |                            01100
                    jalr |                            00100 |                            01101
                     bnz |                            00101 |                            01110
                      bs |                            00110 |                            01111
                     bnc |                            00111 |                            10000
                     bnv |                            01000 |                            10001
               operation |                            01001 |                            00110
              operation1 |                            01010 |                            00111
                    load |                            01011 |                            00011
                   load1 |                            01100 |                            00100
                     ret |                            01101 |                            10010
                    send |                            01110 |                            01001
                    comp |                            01111 |                            01011
                 endprog |                            10000 |                            01000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'sequential' in module 'main'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 940.711 ; gain = 527.711
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 33    
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 63    
	   3 Input      1 Bit         XORs := 256   
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 1     
	  81 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 7     
	  17 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 17    
	  17 Input    8 Bit        Muxes := 4     
	   4 Input    7 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	  17 Input    5 Bit        Muxes := 2     
	  16 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 32    
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 4     
	  16 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
	  17 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_actual_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_actual_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_actual_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_actual_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_actual_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_sig_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_sig_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_sig_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_sig_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_sig_reg[0]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1106.012 ; gain = 693.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|main        | pcreg00    | 32x8          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1110.180 ; gain = 697.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1110.391 ; gain = 697.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1110.391 ; gain = 697.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1110.391 ; gain = 697.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1110.391 ; gain = 697.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1110.391 ; gain = 697.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1110.391 ; gain = 697.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1110.391 ; gain = 697.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT2   |    21|
|4     |LUT3   |     1|
|5     |LUT4   |     4|
|6     |LUT5   |     2|
|7     |FDRE   |    19|
|8     |IBUF   |     1|
|9     |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+-------------+----------+------+
|      |Instance     |Module    |Cells |
+------+-------------+----------+------+
|1     |top          |          |    65|
|2     |  dispacccon |bintodisp |    51|
+------+-------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1110.391 ; gain = 697.391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1110.391 ; gain = 697.391
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1110.391 ; gain = 697.391
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1122.262 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1211.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ee48baf5
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 17 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1211.105 ; gain = 805.094
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'Z:/Projects/VivadoProjects/Practica3/project_1.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  2 13:36:52 2023...
