{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561425370180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561425370191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 09:16:10 2019 " "Processing started: Tue Jun 25 09:16:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561425370191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561425370191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off H200_CPLD_Motor12 -c H200_CPLD_Motor12 " "Command: quartus_map --read_settings_files=on --write_settings_files=off H200_CPLD_Motor12 -c H200_CPLD_Motor12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561425370192 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1561425371142 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "H200_CPLD_Motor12.v(457) " "Verilog HDL information at H200_CPLD_Motor12.v(457): always construct contains both blocking and non-blocking assignments" {  } { { "H200_CPLD_Motor12.v" "" { Text "C:/LiHe/H200/EmbeddedSoftware/CPLD_Motor/H200_CPLD_Motor12.v" 457 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1561425381993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h200_cpld_motor12.v 3 3 " "Found 3 design units, including 3 entities, in source file h200_cpld_motor12.v" { { "Info" "ISGN_ENTITY_NAME" "1 H200_CPLD_Motor12 " "Found entity 1: H200_CPLD_Motor12" {  } { { "H200_CPLD_Motor12.v" "" { Text "C:/LiHe/H200/EmbeddedSoftware/CPLD_Motor/H200_CPLD_Motor12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561425382002 ""} { "Info" "ISGN_ENTITY_NAME" "2 FSMC_Interface " "Found entity 2: FSMC_Interface" {  } { { "H200_CPLD_Motor12.v" "" { Text "C:/LiHe/H200/EmbeddedSoftware/CPLD_Motor/H200_CPLD_Motor12.v" 400 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561425382002 ""} { "Info" "ISGN_ENTITY_NAME" "3 StepMotorWithDAcc " "Found entity 3: StepMotorWithDAcc" {  } { { "H200_CPLD_Motor12.v" "" { Text "C:/LiHe/H200/EmbeddedSoftware/CPLD_Motor/H200_CPLD_Motor12.v" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561425382002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561425382002 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "H200_CPLD_Motor12 " "Elaborating entity \"H200_CPLD_Motor12\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561425382060 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "int0 H200_CPLD_Motor12.v(8) " "Output port \"int0\" at H200_CPLD_Motor12.v(8) has no driver" {  } { { "H200_CPLD_Motor12.v" "" { Text "C:/LiHe/H200/EmbeddedSoftware/CPLD_Motor/H200_CPLD_Motor12.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1561425382068 "|H200_CPLD_Motor12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "int2 H200_CPLD_Motor12.v(10) " "Output port \"int2\" at H200_CPLD_Motor12.v(10) has no driver" {  } { { "H200_CPLD_Motor12.v" "" { Text "C:/LiHe/H200/EmbeddedSoftware/CPLD_Motor/H200_CPLD_Motor12.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1561425382068 "|H200_CPLD_Motor12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "int3 H200_CPLD_Motor12.v(11) " "Output port \"int3\" at H200_CPLD_Motor12.v(11) has no driver" {  } { { "H200_CPLD_Motor12.v" "" { Text "C:/LiHe/H200/EmbeddedSoftware/CPLD_Motor/H200_CPLD_Motor12.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1561425382068 "|H200_CPLD_Motor12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepMotorWithDAcc StepMotorWithDAcc:stepMotor1 " "Elaborating entity \"StepMotorWithDAcc\" for hierarchy \"StepMotorWithDAcc:stepMotor1\"" {  } { { "H200_CPLD_Motor12.v" "stepMotor1" { Text "C:/LiHe/H200/EmbeddedSoftware/CPLD_Motor/H200_CPLD_Motor12.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561425382070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMC_Interface FSMC_Interface:FSMC_InterfaceImplement " "Elaborating entity \"FSMC_Interface\" for hierarchy \"FSMC_Interface:FSMC_InterfaceImplement\"" {  } { { "H200_CPLD_Motor12.v" "FSMC_InterfaceImplement" { Text "C:/LiHe/H200/EmbeddedSoftware/CPLD_Motor/H200_CPLD_Motor12.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561425382077 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "int0 GND " "Pin \"int0\" is stuck at GND" {  } { { "H200_CPLD_Motor12.v" "" { Text "C:/LiHe/H200/EmbeddedSoftware/CPLD_Motor/H200_CPLD_Motor12.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561425383105 "|H200_CPLD_Motor12|int0"} { "Warning" "WMLS_MLS_STUCK_PIN" "int2 GND " "Pin \"int2\" is stuck at GND" {  } { { "H200_CPLD_Motor12.v" "" { Text "C:/LiHe/H200/EmbeddedSoftware/CPLD_Motor/H200_CPLD_Motor12.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561425383105 "|H200_CPLD_Motor12|int2"} { "Warning" "WMLS_MLS_STUCK_PIN" "int3 GND " "Pin \"int3\" is stuck at GND" {  } { { "H200_CPLD_Motor12.v" "" { Text "C:/LiHe/H200/EmbeddedSoftware/CPLD_Motor/H200_CPLD_Motor12.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561425383105 "|H200_CPLD_Motor12|int3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1561425383105 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "H200_CPLD_Motor12.v" "" { Text "C:/LiHe/H200/EmbeddedSoftware/CPLD_Motor/H200_CPLD_Motor12.v" 491 -1 0 } } { "H200_CPLD_Motor12.v" "" { Text "C:/LiHe/H200/EmbeddedSoftware/CPLD_Motor/H200_CPLD_Motor12.v" 689 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1561425383122 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fsmcClk " "No output dependent on input pin \"fsmcClk\"" {  } { { "H200_CPLD_Motor12.v" "" { Text "C:/LiHe/H200/EmbeddedSoftware/CPLD_Motor/H200_CPLD_Motor12.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561425383427 "|H200_CPLD_Motor12|fsmcClk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1561425383427 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1428 " "Implemented 1428 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1561425383429 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1561425383429 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1561425383429 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1316 " "Implemented 1316 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1561425383429 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1561425383429 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/LiHe/H200/EmbeddedSoftware/CPLD_Motor/output_files/H200_CPLD_Motor12.map.smsg " "Generated suppressed messages file C:/LiHe/H200/EmbeddedSoftware/CPLD_Motor/output_files/H200_CPLD_Motor12.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1561425383610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561425383646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 09:16:23 2019 " "Processing ended: Tue Jun 25 09:16:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561425383646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561425383646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561425383646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561425383646 ""}
