#!/usr/bin/env python3
"""
è‡ªåŠ¨å¯¹è¯å¤šæ™ºèƒ½ä½“ç³»ç»Ÿ - å¿«é€Ÿæ¼”ç¤ºè„šæœ¬
è¿™ä¸ªè„šæœ¬å±•ç¤ºäº†å¦‚ä½•ä½¿ç”¨ç³»ç»Ÿå®Œæˆç®€å•çš„Verilogè®¾è®¡ä»»åŠ¡
"""

import asyncio
import logging
import os
import tempfile
from pathlib import Path

# ç®€åŒ–ç‰ˆçš„æ¡†æ¶ï¼Œç”¨äºæ¼”ç¤º
class QuickDemo:
    """å¿«é€Ÿæ¼”ç¤ºç±»"""
    
    def __init__(self):
        self.logger = self._setup_logging()
        self.work_dir = Path(tempfile.mkdtemp(prefix="verilog_demo_"))
        self.demo_tasks = self._load_demo_tasks()
        
        print("ğŸš€ Auto-Dialogue Multi-Agent System - Quick Demo")
        print("=" * 50)
        print(f"ğŸ“ Working directory: {self.work_dir}")
        
    def _setup_logging(self):
        """è®¾ç½®æ—¥å¿—"""
        logging.basicConfig(
            level=logging.INFO,
            format='%(asctime)s - %(levelname)s - %(message)s'
        )
        return logging.getLogger("QuickDemo")
    
    def _load_demo_tasks(self):
        """åŠ è½½æ¼”ç¤ºä»»åŠ¡"""
        return [
            {
                'name': '2-to-1 Multiplexer',
                'description': 'Design a 2-to-1 multiplexer with 4-bit inputs',
                'expected_solution': '''module mux2to1(
    input [3:0] a,
    input [3:0] b,
    input sel,
    output [3:0] out
);
    assign out = sel ? b : a;
endmodule''',
                'test_code': '''module mux_tb;
    reg [3:0] a, b;
    reg sel;
    wire [3:0] out;
    
    mux2to1 dut(.a(a), .b(b), .sel(sel), .out(out));
    
    initial begin
        $dumpfile("mux.vcd");
        $dumpvars(0, mux_tb);
        
        a = 4'b1010; b = 4'b0101; sel = 0;
        #10;
        if (out !== a) $display("ERROR: Expected %b, got %b", a, out);
        
        sel = 1;
        #10;
        if (out !== b) $display("ERROR: Expected %b, got %b", b, out);
        
        $display("Test completed");
        $finish;
    end
endmodule'''
            },
            {
                'name': '4-bit Counter',
                'description': 'Design a 4-bit counter with synchronous reset and enable',
                'expected_solution': '''module counter(
    input clk,
    input reset,
    input enable,
    output reg [3:0] count
);
    always @(posedge clk) begin
        if (reset)
            count <= 4'b0000;
        else if (enable)
            count <= count + 1;
    end
endmodule''',
                'test_code': '''module counter_tb;
    reg clk, reset, enable;
    wire [3:0] count;
    
    counter dut(.clk(clk), .reset(reset), .enable(enable), .count(count));
    
    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end
    
    initial begin
        $dumpfile("counter.vcd");
        $dumpvars(0, counter_tb);
        
        reset = 1; enable = 0;
        #20 reset = 0;
        #10 enable = 1;
        #50;
        if (count == 4'b0101) $display("PASS: Counter working correctly");
        else $display("FAIL: Expected count=5, got %d", count);
        
        $finish;
    end
endmodule'''
            },
            {
                'name': 'D Flip-Flop',
                'description': 'Design a D flip-flop with asynchronous reset',
                'expected_solution': '''module dff(
    input clk,
    input reset,
    input d,
    output reg q,
    output qn
);
    assign qn = ~q;
    
    always @(posedge clk or posedge reset) begin
        if (reset)
            q <= 1'b0;
        else
            q <= d;
    end
endmodule''',
                'test_code': '''module dff_tb;
    reg clk, reset, d;
    wire q, qn;
    
    dff dut(.clk(clk), .reset(reset), .d(d), .q(q), .qn(qn));
    
    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end
    
    initial begin
        $dumpfile("dff.vcd");
        $dumpvars(0, dff_tb);
        
        reset = 1; d = 0;
        #15 reset = 0;
        #10 d = 1;
        #10;
        if (q == 1 && qn == 0) $display("PASS: DFF working correctly");
        else $display("FAIL: DFF not working");
        
        $finish;
    end
endmodule'''
            }
        ]
    
    async def run_demo(self):
        """è¿è¡Œå®Œæ•´æ¼”ç¤º"""
        print("\nğŸ¯ Starting Auto-Dialogue Demo...")
        print("This demo simulates the multi-agent dialogue process")
        
        for i, task in enumerate(self.demo_tasks, 1):
            print(f"\n{'='*60}")
            print(f"ğŸ“‹ Demo Task {i}/{len(self.demo_tasks)}: {task['name']}")
            print(f"{'='*60}")
            
            success = await self._simulate_dialogue(task)
            
            if success:
                print(f"âœ… Task {i} completed successfully!")
            else:
                print(f"âŒ Task {i} failed!")
            
            # ç­‰å¾…ä¸€ä¸‹ï¼Œè®©ç”¨æˆ·çœ‹åˆ°è¾“å‡º
            await asyncio.sleep(2)
        
        print(f"\nğŸ‰ Demo completed! Check results in: {self.work_dir}")
        self._show_summary()
    
    async def _simulate_dialogue(self, task):
        """æ¨¡æ‹Ÿæ™ºèƒ½ä½“å¯¹è¯è¿‡ç¨‹"""
        print(f"\nğŸ“ Problem: {task['description']}")
        
        max_rounds = 5
        current_code = ""
        
        for round_num in range(1, max_rounds + 1):
            print(f"\nğŸ”„ Round {round_num}/{max_rounds}")
            
            # æ¨¡æ‹ŸCoder Agent
            print("ğŸ§  Coder Agent: Generating code...")
            await asyncio.sleep(1)  # æ¨¡æ‹Ÿæ€è€ƒæ—¶é—´
            
            if round_num == 1:
                # ç¬¬ä¸€è½®ç”ŸæˆåŸºç¡€ä»£ç 
                current_code = self._generate_initial_code(task)
                print("ğŸ“ Generated initial code structure")
            else:
                # åç»­è½®æ¬¡æ”¹è¿›ä»£ç 
                current_code = self._improve_code(current_code, task)
                print("ğŸ”§ Improved code based on feedback")
            
            # æ¨¡æ‹ŸReviewer Agent
            print("ğŸ” Reviewer Agent: Analyzing code...")
            await asyncio.sleep(1)
            
            review_result = self._simulate_code_review(current_code, task)
            
            if review_result['approved']:
                print("âœ… Code approved by reviewer")
            else:
                print(f"âš ï¸  Issues found: {', '.join(review_result['issues'])}")
                if round_num < max_rounds:
                    print("ğŸ”„ Sending back to coder for improvements...")
                    continue
            
            # æ¨¡æ‹ŸExecutor Agent
            print("âš¡ Executor Agent: Testing code...")
            await asyncio.sleep(1)
            
            test_result = await self._simulate_execution(current_code, task)
            
            if test_result['success']:
                print("ğŸ¯ All tests passed!")
                self._save_successful_design(task, current_code)
                return True
            else:
                print(f"ğŸ”´ Test failed: {test_result['error']}")
                if round_num < max_rounds:
                    print("ğŸ”„ Sending feedback to coder...")
        
        print("âŒ Maximum rounds reached without success")
        return False
    
    def _generate_initial_code(self, task):
        """ç”Ÿæˆåˆå§‹ä»£ç ï¼ˆæ¨¡æ‹ŸLLMï¼‰"""
        # è¿™é‡Œå¯ä»¥é›†æˆçœŸå®çš„LLMè°ƒç”¨
        # ç°åœ¨ä½¿ç”¨é¢„å®šä¹‰çš„è§£å†³æ–¹æ¡ˆä½œä¸ºæ¼”ç¤º
        return task['expected_solution']
    
    def _improve_code(self, current_code, task):
        """æ”¹è¿›ä»£ç ï¼ˆæ¨¡æ‹Ÿè¿­ä»£ä¼˜åŒ–ï¼‰"""
        # æ¨¡æ‹Ÿä»£ç æ”¹è¿›è¿‡ç¨‹
        improvements = [
            "// Added detailed comments",
            "// Improved signal naming",
            "// Enhanced error handling",
            "// Optimized logic structure"
        ]
        
        # éšæœºæ·»åŠ ä¸€ä¸ªæ”¹è¿›æ³¨é‡Š
        import random
        improvement = random.choice(improvements)
        return f"{improvement}\n{current_code}"
    
    def _simulate_code_review(self, code, task):
        """æ¨¡æ‹Ÿä»£ç å®¡æŸ¥"""
        issues = []
        
        # ç®€å•çš„é™æ€æ£€æŸ¥
        if 'module' not in code:
            issues.append("Missing module declaration")
        
        if 'endmodule' not in code:
            issues.append("Missing endmodule")
        
        if task['name'] == '4-bit Counter':
            if 'always @(posedge clk)' not in code:
                issues.append("Missing clock edge sensitivity")
            
            if 'reset' in code and 'if (reset)' not in code:
                issues.append("Reset logic not implemented")
        
        return {
            'approved': len(issues) == 0,
            'issues': issues,
            'score': max(0, 100 - len(issues) * 20)
        }
    
    async def _simulate_execution(self, code, task):
        """æ¨¡æ‹Ÿä»£ç æ‰§è¡Œå’Œæµ‹è¯•"""
        # å†™å…¥ä»£ç æ–‡ä»¶
        module_name = self._extract_module_name(code)
        code_file = self.work_dir / f"{module_name}.v"
        test_file = self.work_dir / f"{module_name}_tb.v"
        
        with open(code_file, 'w') as f:
            f.write(code)
        
        with open(test_file, 'w') as f:
            f.write(task['test_code'])
        
        # å°è¯•ç¼–è¯‘ï¼ˆå¦‚æœæœ‰iverilogï¼‰
        try:
            import subprocess
            
            # æ£€æŸ¥æ˜¯å¦æœ‰iverilog
            result = subprocess.run(['which', 'iverilog'], 
                                  capture_output=True, text=True)
            
            if result.returncode == 0:
                # æœ‰iverilogï¼Œè¿›è¡ŒçœŸå®ç¼–è¯‘
                compile_result = subprocess.run([
                    'iverilog', '-o', str(self.work_dir / f'{module_name}_sim'),
                    str(code_file), str(test_file)
                ], capture_output=True, text=True)
                
                if compile_result.returncode == 0:
                    print("âœ… Compilation successful")
                    
                    # è¿è¡Œä»¿çœŸ
                    sim_result = subprocess.run([
                        str(self.work_dir / f'{module_name}_sim')
                    ], capture_output=True, text=True, timeout=10)
                    
                    if sim_result.returncode == 0:
                        output = sim_result.stdout
                        if