// Seed: 1557170776
module module_0 (
    input tri0 id_0,
    input supply1 id_1
);
  id_3(
      .id_0(id_0), .id_1(1 % id_1 == id_0), .id_2(1), .id_3(id_0 * 1)
  );
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    input tri id_2,
    input tri1 id_3
    , id_6,
    output wor id_4
);
  always @(posedge 1) id_4 = id_2;
  rnmos id_7 (1, 1, id_0);
  module_0 modCall_1 (
      id_3,
      id_2
  );
  wire id_8;
  wire id_9;
endmodule
