parallelismSelector::VERBO: Summary of inputs: 
parallelismSelector::VERBO: Output directory: "/home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/SoC_hls_component/hls/csim/code_analyzer/output"
parallelismSelector::VERBO: spec:0:0: info: Will use basepath at location /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component
parallelismSelector::VERBO: FPGA clock frequency is set to 200 MHz
parallelismSelector::VERBO: Will use user-driven complete partitioning settings
parallelismSelector::VERBO: Arrays with less than or equal to 4 elements that appear in the codegen directives will be completely partitioned
parallelismSelector::VERBO: spec:0:0: info: Will use IR Module file at location /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/SoC_hls_component/hls/csim/code_analyzer/.internal/instrument/app_1/project.symbols.bc
parallelismSelector::VERBO: FPGA frequency: 200000000 Hz
parallelismSelector::VERBO: Using FPGA frequency for HLS estimations: 200000000 Hz
parallelismSelector::VERBO: [Model Builder] Extracting logic model object from: /tools/Xilinx/Vitis_HLS/2024.1/vcxx/data/platform/logic/zynq.logic
parallelismSelector::VERBO: Using Program Model file: /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/SoC_hls_component/hls/csim/code_analyzer/output/reduced_programmodel.app
parallelismSelector::VERBO: Device characteristics: Area -- (LUTs: 53200, FFs: 106400, DSPs: 220, BRAMs: 280, URAMs: 0)
parallelismSelector::VERBO: Maximum area for the hardware functions: AreaConstraint -- (LUTs: 53200, FFs: 106400, DSPs: 220, BRAMs: 280, URAMs: 0)
parallelismSelector::VERBO: Code Analyzer Id: 29
parallelismSelector::VERBO: Dataflow Hardware Function: _Z20unpack_blk_to_streamRN3hls6streamI3blkLi0EEERNS0_INS_4axisIfLm32ELm0ELm0ELh56ELb0EEELi0EEE
parallelismSelector::VERBO: Adding outline as primary transformation
parallelismSelector::VERBO: RecipeFile: "/home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/SoC_hls_component/hls/csim/code_analyzer/.internal/dataflow/29/recipe.json"
parallelismSelector::VERBO: Applying transformation: (region_outline)
parallelismSelector::VERBO: Applying transformation: (outline)
parallelismSelector::VERBO: Alias Equivalence: (Var <- { Pointees })
                              478 <- {478}
                              479 <- {479}
                              484 <- {478}
                              490 <- {479}
                            
parallelismSelector::VERBO: Variable Infos:
parallelismSelector::VERBO:     'unnamed' unknown source VariableId 472
                                  ElementBitsize=96
                                  IsHlsStream=no
                                  FunctionId= 337
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HlsStream=--
                                  HasInsertionLoc=no
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'blk_stream' /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/../../src/MatCalc.cpp:232:0 VariableId 478
                                  ElementBitsize=64
                                  IsHlsStream=yes
                                  FunctionId= 336
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HlsStream= { Depth: 2, BitWidth: 96, NumElems: 1}
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'float_stream' /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/../../src/MatCalc.cpp:232:0 VariableId 479
                                  ElementBitsize=64
                                  IsHlsStream=yes
                                  FunctionId= 336
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HlsStream= { Depth: 2, BitWidth: 128, NumElems: 1}
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'temp_blk' /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/../../src/MatCalc.cpp:241:0 VariableId 481
                                  ElementBitsize=96
                                  IsHlsStream=no
                                  FunctionId= 337
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'axis_data' /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/../../src/MatCalc.cpp:245:0 VariableId 483
                                  ElementBitsize=128
                                  IsHlsStream=no
                                  FunctionId= 337
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HlsStream=--
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'blk_stream' /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/../../src/MatCalc.cpp:232:0 VariableId 484
                                  ElementBitsize=64
                                  IsHlsStream=yes
                                  FunctionId= 337
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HlsStream= { Depth: 2, BitWidth: 96, NumElems: 1}
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'float_stream' /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/../../src/MatCalc.cpp:232:0 VariableId 490
                                  ElementBitsize=64
                                  IsHlsStream=yes
                                  FunctionId= 337
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HlsStream= { Depth: 2, BitWidth: 128, NumElems: 1}
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO: Equivalence table
                             Object with value: 478 is mapped to the object with value: 478
                             Object with value: 479 is mapped to the object with value: 479
                             Object with value: 484 is mapped to the object with value: 478
                             Object with value: 490 is mapped to the object with value: 479
                            
parallelismSelector::VERBO: Creating MAs for _GLOBAL__sub_I_tb.cpp
parallelismSelector::VERBO: Creating MAs for __cxx_global_var_init
parallelismSelector::VERBO: Creating MAs for __cxx_global_var_init.1
parallelismSelector::VERBO: Creating MAs for _GLOBAL__sub_I_MatCalc.cpp
parallelismSelector::VERBO: Creating MAs for __cxx_global_var_init.2
parallelismSelector::VERBO: Creating MAs for __cxx_global_var_init.1.3
parallelismSelector::VERBO: Creating MAs for _GLOBAL__sub_I_MatCalc.cpp.35
parallelismSelector::VERBO: Creating MAs for __cxx_global_var_init.36
parallelismSelector::VERBO: Creating MAs for __cxx_global_var_init.2.37
parallelismSelector::VERBO: Creating MAs for _Z20unpack_blk_to_streamRN3hls6streamI3blkLi0EEERNS0_INS_4axisIfLm32ELm0ELm0ELh56ELb0EEELi0EEE
parallelismSelector::VERBO: Creating MAs for Outline_T3_F336_R2_Loop
parallelismSelector::VERBO:     HMA (VariableId 481)  %i18 = load float, float* %arrayidx, align 4, !dbg !19965, !tbaa !19968 Scev: {%temp_blk,+,4}<nuw><%for.body>: IndexFunction: 0 1 0
parallelismSelector::VERBO: Nesting structure:
                            +- Loop with id 107, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=0, TripCount=--, StaticTripCountUpperBound=--, MaxDynamicTripCount= 334, MinDynamicTripCount= 334, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/../../src/MatCalc.cpp:239:3, Vars=478,
                               +- Loop with id 108, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 3, StaticTripCountUpperBound= 3, MaxDynamicTripCount= 3, MinDynamicTripCount= 3, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/../../src/MatCalc.cpp:244:7, Vars=479,481,
                            
parallelismSelector::VERBO: Nesting structure after dynamic trip count update:
                            +- Loop with id 107, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=0, TripCount=--, StaticTripCountUpperBound=--, MaxDynamicTripCount= 334, MinDynamicTripCount= 334, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/../../src/MatCalc.cpp:239:3, Vars=478,
                               +- Loop with id 108, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 3, StaticTripCountUpperBound= 3, MaxDynamicTripCount= 3, MinDynamicTripCount= 3, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/../../src/MatCalc.cpp:244:7, Vars=479,481,
                            
parallelismSelector::VERBO: Function 'unpack_blk_to_stream' not inlined as per top-levels
parallelismSelector::VERBO: Function 'Outline_T3_F336_R2_Loop' not inlined as per dataflow task
parallelismSelector::VERBO: Nesting structure after static trip count upper bound calculation for symbolically bounded loops:
                            +- Loop with id 107, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=0, TripCount=--, StaticTripCountUpperBound=--, MaxDynamicTripCount= 334, MinDynamicTripCount= 334, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/../../src/MatCalc.cpp:239:3, Vars=478,
                               +- Loop with id 108, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 3, StaticTripCountUpperBound= 3, MaxDynamicTripCount= 3, MinDynamicTripCount= 3, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/../../src/MatCalc.cpp:244:7, Vars=479,481,
                            
parallelismSelector::VERBO: LCDs collected in function '_GLOBAL__sub_I_tb':
parallelismSelector::VERBO: LCDs collected in function '__cxx_global_var_init':
parallelismSelector::VERBO: LCDs collected in function '__cxx_global_var_init':
parallelismSelector::VERBO: LCDs collected in function '_GLOBAL__sub_I_MatCalc':
parallelismSelector::VERBO: LCDs collected in function '__cxx_global_var_init':
parallelismSelector::VERBO: LCDs collected in function '__cxx_global_var_init':
parallelismSelector::VERBO: LCDs collected in function '_GLOBAL__sub_I_MatCalc':
parallelismSelector::VERBO: LCDs collected in function '__cxx_global_var_init':
parallelismSelector::VERBO: LCDs collected in function '__cxx_global_var_init':
parallelismSelector::VERBO: LCDs collected in function 'unpack_blk_to_stream':
parallelismSelector::VERBO: LCDs collected in function 'Outline_T3_F336_R2_Loop':
parallelismSelector::VERBO:     LoopId 107 with label '--', hasRAW: 1
parallelismSelector::VERBO:         Recurrence: LCD=2
parallelismSelector::VERBO:          Src: '10:0' "/home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/../../src/MatCalc.cpp":241:33
parallelismSelector::VERBO:                %i9 = call %struct.blk @llvm.fpga.fifo.pop.s_struct.blks.p0s_struct.blks(%struct.blk* nonnull %this112.cast.i) #13, !dbg !19959
parallelismSelector::VERBO:          Sink: '10:0' "/home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/../../src/MatCalc.cpp":241:33
parallelismSelector::VERBO:                 %i9 = call %struct.blk @llvm.fpga.fifo.pop.s_struct.blks.p0s_struct.blks(%struct.blk* nonnull %this112.cast.i) #13, !dbg !19959
parallelismSelector::VERBO:         Recurrence: LCD=4
parallelismSelector::VERBO:          Src: '15:15' "/home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/../../src/MatCalc.cpp":261:22
parallelismSelector::VERBO:                call void @"llvm.fpga.fifo.push.s_struct.hls::axis.42s.p0s_struct.hls::axis.42s"(%"struct.hls::axis.42" %i4335, %"struct.hls::axis.42"* nonnull %.field) #13, !dbg !19974
parallelismSelector::VERBO:          Sink: '15:15' "/home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/../../src/MatCalc.cpp":261:22
parallelismSelector::VERBO:                 call void @"llvm.fpga.fifo.push.s_struct.hls::axis.42s.p0s_struct.hls::axis.42s"(%"struct.hls::axis.42" %i4335, %"struct.hls::axis.42"* nonnull %.field) #13, !dbg !19974
parallelismSelector::VERBO:     LoopId 108 with label '--', hasRAW: 1
parallelismSelector::VERBO:         Recurrence: LCD=3
parallelismSelector::VERBO:          Src: '15:15' "/home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/../../src/MatCalc.cpp":261:22
parallelismSelector::VERBO:                call void @"llvm.fpga.fifo.push.s_struct.hls::axis.42s.p0s_struct.hls::axis.42s"(%"struct.hls::axis.42" %i4335, %"struct.hls::axis.42"* nonnull %.field) #13, !dbg !19974
parallelismSelector::VERBO:          Sink: '15:15' "/home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/../../src/MatCalc.cpp":261:22
parallelismSelector::VERBO:                 call void @"llvm.fpga.fifo.push.s_struct.hls::axis.42s.p0s_struct.hls::axis.42s"(%"struct.hls::axis.42" %i4335, %"struct.hls::axis.42"* nonnull %.field) #13, !dbg !19974
parallelismSelector::VERBO: Initial branch:
                            FunctionPipelineTopLevel: Maybe
                            +- pipeline, unroll with factors 1 (LoopId 107)
                               +- pipeline, unroll with factors 1 (LoopId 108)
                            
parallelismSelector::VERBO: Function pipeline is not legal because the static trip count upper bound of loop 107 is unknown
parallelismSelector::VERBO: Initial branch after first round of constraints:
                            FunctionPipelineTopLevel: No
                            +- pipeline, unroll with factors 1 (LoopId 107)
                               +- pipeline, unroll with factors 1 (LoopId 108)
                            
parallelismSelector::VERBO: Nesting structure after user pragma constraints:
                            +- Loop with id 107, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=0, TripCount=--, StaticTripCountUpperBound=--, MaxDynamicTripCount= 334, MinDynamicTripCount= 334, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/../../src/MatCalc.cpp:239:3, Vars=478,
                               +- Loop with id 108, HasPerfectlyNestedSubLoop=0, HasComputableTotalTC=1, TripCount= 3, StaticTripCountUpperBound= 3, MaxDynamicTripCount= 3, MinDynamicTripCount= 3, IsCompilerGenerated=0, HasInsertionLoc=1, HasUserInputPragma=0, hasRAW=0, Loc=/home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/../../src/MatCalc.cpp:244:7, Vars=479,481,
                            
parallelismSelector::VERBO: Initial branch after applying user pragma constraints:
                            FunctionPipelineTopLevel: No
                            +- pipeline, unroll with factors 1 (LoopId 107)
                               +- pipeline, unroll with factors 1 (LoopId 108)
                            
parallelismSelector::VERBO: Initial branch after applying Xilinx constraints:
                            FunctionPipelineTopLevel: No
                            +- unroll with factors 1 (LoopId 107)
                               +- pipeline, unroll with factors 1 (LoopId 108)
                            
parallelismSelector::VERBO: DataflowConstrainer: Constraining Func/Loop with Id 336
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=478
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=478
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=479
parallelismSelector::VERBO: DataflowConstrainer: No VarIds in Loop/Func to be constrained
parallelismSelector::VERBO: Initial branch after applying dataflow constraints:
                            FunctionPipelineTopLevel: No
                            +- unroll with factors 1 (LoopId 107)
                               +- pipeline, unroll with factors 1 (LoopId 108)
                            
parallelismSelector::VERBO: Removing reshape options from the design space because optimizing reshape is disabled
                            
parallelismSelector::VERBO: Initial branch after applying heuristic constraints:
                            FunctionPipelineTopLevel: No
                            +- unroll with factors 1 (LoopId 107)
                               +- pipeline, unroll with factors 1 (LoopId 108)
                            
parallelismSelector::VERBO: Initial branch after applying second round of Xilinx constraints:
                            FunctionPipelineTopLevel: No
                            +- unroll with factors 1 (LoopId 107)
                               +- pipeline, unroll with factors 1 (LoopId 108)
                            
parallelismSelector::VERBO: Initial branch after PerfEst evaluation constraints:
                            FunctionPipelineTopLevel: No
                            +- unroll with factors 1 (LoopId 107)
                               +- unroll with factors 1 (LoopId 108)
                            
parallelismSelector::VERBO: Initial constrained branch:
                            FunctionPipelineTopLevel: No
                            +- unroll with factors 1 (LoopId 107)
                               +- unroll with factors 1 (LoopId 108)
                            
parallelismSelector::VERBO: ../../src/MatCalc.cpp:239:22: warning: Call to external function 'slx_hls_stream_empty' cannot be estimated
                            
parallelismSelector::VERBO: ../../src/MatCalc.cpp:240:21: warning: Call to external function 'slx_hls_stream_empty' cannot be estimated
                            
parallelismSelector::VERBO: ../../src/MatCalc.cpp:251:26: warning: Call to external function 'slx_hls_stream_empty' cannot be estimated
                            
parallelismSelector::VERBO: HPE - Calculating latency and area for design space...
                            Setting Space: FunctionPipelineTopLevel: No
                            +- unroll with factors 1 (LoopId 107)
                               +- unroll with factors 1 (LoopId 108)
                            
parallelismSelector::VERBO: Calculating latency for top level hw function: unpack_blk_to_stream
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(6 F=337) (484->478)(490->479)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 484 is mapped to the object with value: 478
                             Object with value: 490 is mapped to the object with value: 479
                            
parallelismSelector::VERBO: Analyzing Loop "for.body" (LoopId 108):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 108
parallelismSelector::VERBO:          - EndCycles: if.then4 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.end -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: if.then6 -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: if.else -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.end12 -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: if.else9 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.then4_iso5 -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: if.then4_iso6 -> {1: 4}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 8}
parallelismSelector::VERBO:        - Critical path: if.then4, if.end, if.then6, if.else, for.body, if.end12, if.then4_iso5, if.then4_iso6
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=14:1 -> 15:1 -> 20:0 -> 14:1
parallelismSelector::VERBO:       distance=1
parallelismSelector::VERBO:        - IIMem: {1: 0.5}, OwnedIIMem: {1: 0.5}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:108 V:481{1: 0}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:108{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:1081
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "while.cond" (LoopId 107):
parallelismSelector::VERBO:         LoopId: 108, TC: 3, IL: {1: 8}, IIMem: {1: 0.5}, IIDep 1
parallelismSelector::VERBO:         	unroll 1 Cycles: 24
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 108): 24
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 107
parallelismSelector::VERBO:          - EndCycles: while.cond_iso1 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: lor.rhs -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: lor.end -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: while.body -> {1: 4}
parallelismSelector::VERBO:          - EndCycles: while.body_iso2 -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: if.end13 -> {1: 34}
parallelismSelector::VERBO:          - EndCycles: if.then -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: if.then_iso3 -> {1: 7}
parallelismSelector::VERBO:          - EndCycles: if.then_iso4 -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 33}
parallelismSelector::VERBO:          - EndCycles: if.end12 -> {1: 32}
parallelismSelector::VERBO:          - EndCycles: while.cond -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: while.cond_iso0 -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 34}
parallelismSelector::VERBO:        - Critical path: while.cond_iso1, lor.rhs, lor.end, while.body, while.body_iso2, if.end13, if.then, if.then_iso3, if.then_iso4, for.end, for.body, if.end12, while.cond, while.cond_iso0
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=2:0 -> 9:0 -> 2:0
parallelismSelector::VERBO:       distance=1
parallelismSelector::VERBO:     Recurrence: Circuit=2:1 -> 9:1 -> 2:1
parallelismSelector::VERBO:       distance=1
parallelismSelector::VERBO:     Recurrence: Circuit=2:2 -> 9:2 -> 14:1 -> 15:1 -> 13:1 -> 20:0 -> 2:2
parallelismSelector::VERBO:       distance=1
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:107 V:481{1: 0}
parallelismSelector::VERBO:       L:108 V:481{1: 0}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:107{1: 34}
parallelismSelector::VERBO:       L:108{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:1071
parallelismSelector::VERBO:       L:1081
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T3_F336_R2_Loop" (FunctionId 337):
parallelismSelector::VERBO:         LoopId: 107, TC: 334, IL: {1: 34}, IIMem: {1: 0}, IIDep 1
parallelismSelector::VERBO:         	unroll 1 Cycles: 11356
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 107): 11356
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T3_F336_R2_Loop
parallelismSelector::VERBO:          - EndCycles: lor.end -> {1: 11358}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: while.end -> {1: 11358}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 11358}
parallelismSelector::VERBO:        - Critical path: lor.end, while.cond, newFuncRoot, while.end
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:107 V:481{1: 0}
parallelismSelector::VERBO:       L:108 V:481{1: 0}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:107{1: 34}
parallelismSelector::VERBO:       L:108{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:1071
parallelismSelector::VERBO:       L:1081
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "unpack_blk_to_stream" (FunctionId 336):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _Z20unpack_blk_to_streamRN3hls6streamI3blkLi0EEERNS0_INS_4axisIfLm32ELm0ELm0ELh56ELb0EEELi0EEE
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: codeRepl -> {1: 11360}
parallelismSelector::VERBO:          - EndCycles: while.end_iso11 -> {1: 11360}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 11360}
parallelismSelector::VERBO:        - Critical path: entry, codeRepl, while.end_iso11
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:107 V:481{1: 0}
parallelismSelector::VERBO:       L:108 V:481{1: 0}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:107{1: 34}
parallelismSelector::VERBO:       L:108{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:1071
parallelismSelector::VERBO:       L:1081
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Filling in latencies and intervals per loop...
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     LoopId: 108, TC: 3, IL: {1: 8}, IIMem: {1: 0.5}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 8
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 108, TC: 3, IL: {1: 8}, IIMem: {1: 0.5}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 24
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     LoopId: 107, TC: 334, IL: {1: 34}, IIMem: {1: 0}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 34
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 107, TC: 334, IL: {1: 34}, IIMem: {1: 0}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 11356
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _Z20unpack_blk_to_streamRN3hls6streamI3blkLi0EEERNS0_INS_4axisIfLm32ELm0ELm0ELh56ELb0EEELi0EEE : 336
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(6 F=337) (484->478)(490->479)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 484 is mapped to the object with value: 478
                             Object with value: 490 is mapped to the object with value: 479
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T3_F336_R2_Loop : 337
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 107
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 108
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 64 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 36 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 108 LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 20 FFs: 2 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 88 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 24 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 20 FFs: 2 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 88 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: Initial constrained branch with estimates:
                            FunctionPipelineTopLevel: No
                            +- unroll with factors 1 (LoopId 107), min-max latency/interval: {unroll 1: lat/intv 11356}
                               +- Access to VariableId 481: {1: lat/intv 0} (unroll: latency/interval)
                               +- unroll with factors 1 (LoopId 108), min-max latency/interval: {unroll 1: lat/intv 24}
                                  +- Access to VariableId 481: {1: lat/intv 0} (unroll: latency/interval)
                            Id:  0 contains valid solution: maybe, min-max latency/interval: lat 11360 intv 11361, min-max area: LUTs: 108 FFs: 2 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: Initial FPGA area occupied (min): Area -- (LUTs: 108, FFs: 2, DSPs: 0, BRAMs: 0, URAMs: 0)
parallelismSelector::VERBO: Initial FPGA area occupied (max): Area -- (LUTs: 108, FFs: 2, DSPs: 0, BRAMs: 0, URAMs: 0)
parallelismSelector::VERBO: HPE - Calculating latency and area for design space...
                            Setting Space: FunctionPipelineTopLevel: No
                            +- unroll with factors 1 (LoopId 107)
                               +- unroll with factors 1 (LoopId 108)
                            
parallelismSelector::VERBO: Calculating latency for top level hw function: unpack_blk_to_stream
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(6 F=337) (484->478)(490->479)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 484 is mapped to the object with value: 478
                             Object with value: 490 is mapped to the object with value: 479
                            
parallelismSelector::VERBO: Analyzing Loop "for.body" (LoopId 108):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 108
parallelismSelector::VERBO:          - EndCycles: if.then4 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.end -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: if.then6 -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: if.else -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.end12 -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: if.else9 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.then4_iso5 -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: if.then4_iso6 -> {1: 4}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 8}
parallelismSelector::VERBO:        - Critical path: if.then4, if.end, if.then6, if.else, for.body, if.end12, if.then4_iso5, if.then4_iso6
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=14:1 -> 15:1 -> 20:0 -> 14:1
parallelismSelector::VERBO:       distance=1
parallelismSelector::VERBO:     Collect memory port metrics for LoopId: 108
                                
parallelismSelector::VERBO:     VarId: 481, number of direct accesses: 1, number of indirect accesses: 0, RequiredPorts: 1, Available ports: 2
                                
parallelismSelector::VERBO:        - IIMem: {1: 0.5}, OwnedIIMem: {1: 0.5}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:108 V:481{1: 0}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:108{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:1081
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "while.cond" (LoopId 107):
parallelismSelector::VERBO:         LoopId: 108, TC: 3, IL: {1: 8}, IIMem: {1: 0.5}, IIDep 1
parallelismSelector::VERBO:         	unroll 1 Cycles: 24
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 108): 24
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 107
parallelismSelector::VERBO:          - EndCycles: while.cond_iso1 -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: lor.rhs -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: lor.end -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: while.body -> {1: 4}
parallelismSelector::VERBO:          - EndCycles: while.body_iso2 -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: if.end13 -> {1: 34}
parallelismSelector::VERBO:          - EndCycles: if.then -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: if.then_iso3 -> {1: 7}
parallelismSelector::VERBO:          - EndCycles: if.then_iso4 -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 33}
parallelismSelector::VERBO:          - EndCycles: if.end12 -> {1: 32}
parallelismSelector::VERBO:          - EndCycles: while.cond -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: while.cond_iso0 -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 34}
parallelismSelector::VERBO:        - Critical path: while.cond_iso1, lor.rhs, lor.end, while.body, while.body_iso2, if.end13, if.then, if.then_iso3, if.then_iso4, for.end, for.body, if.end12, while.cond, while.cond_iso0
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=2:0 -> 9:0 -> 2:0
parallelismSelector::VERBO:       distance=1
parallelismSelector::VERBO:     Recurrence: Circuit=2:1 -> 9:1 -> 2:1
parallelismSelector::VERBO:       distance=1
parallelismSelector::VERBO:     Recurrence: Circuit=2:2 -> 9:2 -> 14:1 -> 15:1 -> 13:1 -> 20:0 -> 2:2
parallelismSelector::VERBO:       distance=1
parallelismSelector::VERBO:     Collect memory port metrics for LoopId: 107
                                
parallelismSelector::VERBO:     VarId: 481, number of direct accesses: 0, number of indirect accesses: 1, RequiredPorts: 1, Available ports: 2
                                
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:107 V:481{1: 0}
parallelismSelector::VERBO:       L:108 V:481{1: 0}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:107{1: 34}
parallelismSelector::VERBO:       L:108{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:1071
parallelismSelector::VERBO:       L:1081
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T3_F336_R2_Loop" (FunctionId 337):
parallelismSelector::VERBO:         LoopId: 107, TC: 334, IL: {1: 34}, IIMem: {1: 0}, IIDep 1
parallelismSelector::VERBO:         	unroll 1 Cycles: 11356
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 107): 11356
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T3_F336_R2_Loop
parallelismSelector::VERBO:          - EndCycles: lor.end -> {1: 11358}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: while.end -> {1: 11358}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 11358}
parallelismSelector::VERBO:        - Critical path: lor.end, while.cond, newFuncRoot, while.end
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:107 V:481{1: 0}
parallelismSelector::VERBO:       L:108 V:481{1: 0}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:107{1: 34}
parallelismSelector::VERBO:       L:108{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:1071
parallelismSelector::VERBO:       L:1081
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "unpack_blk_to_stream" (FunctionId 336):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _Z20unpack_blk_to_streamRN3hls6streamI3blkLi0EEERNS0_INS_4axisIfLm32ELm0ELm0ELh56ELb0EEELi0EEE
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: codeRepl -> {1: 11360}
parallelismSelector::VERBO:          - EndCycles: while.end_iso11 -> {1: 11360}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 11360}
parallelismSelector::VERBO:        - Critical path: entry, codeRepl, while.end_iso11
parallelismSelector::VERBO:     Collected Var penalties
parallelismSelector::VERBO:       L:107 V:481{1: 0}
parallelismSelector::VERBO:       L:108 V:481{1: 0}
parallelismSelector::VERBO:     Collected latencies
parallelismSelector::VERBO:       L:107{1: 34}
parallelismSelector::VERBO:       L:108{1: 8}
parallelismSelector::VERBO:     Collected Interval ranges
parallelismSelector::VERBO:       L:1071
parallelismSelector::VERBO:       L:1081
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Filling in latencies and intervals per loop...
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     LoopId: 108, TC: 3, IL: {1: 8}, IIMem: {1: 0.5}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 8
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 108, TC: 3, IL: {1: 8}, IIMem: {1: 0.5}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 24
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     LoopId: 107, TC: 334, IL: {1: 34}, IIMem: {1: 0}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 34
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 107, TC: 334, IL: {1: 34}, IIMem: {1: 0}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 11356
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _Z20unpack_blk_to_streamRN3hls6streamI3blkLi0EEERNS0_INS_4axisIfLm32ELm0ELm0ELh56ELb0EEELi0EEE : 336
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(6 F=337) (484->478)(490->479)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 484 is mapped to the object with value: 478
                             Object with value: 490 is mapped to the object with value: 479
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T3_F336_R2_Loop : 337
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 107
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 108
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 64 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 36 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 108 LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 20 FFs: 2 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 88 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 10 FFs: 1 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 24 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 20 FFs: 2 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 88 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: Estimated metrics for the application:
parallelismSelector::VERBO: Loop with Id 107:
parallelismSelector::VERBO:     Circuit: { storemerge.lcssa74 storemerge.lcssa73 }, Cycles: 1
parallelismSelector::VERBO:     Circuit: { i18.lcssa72 i18.lcssa71 }, Cycles: 1
parallelismSelector::VERBO:     Circuit: { last_seen.0 last_seen.4 last_seen.169 last_seen.3 last_seen.3.lcssa last_seen.2 }, Cycles: 1
parallelismSelector::VERBO:     Variable with Id 481 (temp_blk):
parallelismSelector::VERBO:         II mem: None
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 334 - 334
parallelismSelector::VERBO:     II: 34 - 34
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 108:
parallelismSelector::VERBO:     Circuit: { last_seen.169 last_seen.3 last_seen.2 }, Cycles: 1
parallelismSelector::VERBO:     Variable with Id 481 (temp_blk):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 3 - 3
parallelismSelector::VERBO:     II: 8 - 8
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Function with Id 336:
parallelismSelector::VERBO:     Interval: 11361 - 11361
                                Latency: 11360 - 11360
parallelismSelector::VERBO: Function with Id 337:
parallelismSelector::VERBO:     Interval: 11359 - 11359
                                Latency: 11358 - 11358
