Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sun Jan 30 21:52:13 2022
| Host         : yoshi-desktop running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_top_timing_summary_routed.rpt -pb lab1_top_timing_summary_routed.pb -rpx lab1_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   23          inf        0.000                      0                   23           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.951ns  (logic 5.018ns (45.824%)  route 5.933ns (54.176%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           5.933     7.400    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    10.951 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.951    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG7_CATH[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.069ns  (logic 5.407ns (53.696%)  route 4.662ns (46.304%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=8, routed)           2.329     3.807    seven_seg_decode/LED_OBUF[0]
    SLICE_X0Y73          LUT4 (Prop_lut4_I2_O)        0.150     3.957 r  seven_seg_decode/SEG7_CATH_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.333     6.290    SEG7_CATH_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    10.069 r  SEG7_CATH_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.069    SEG7_CATH[0]
    T10                                                               r  SEG7_CATH[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG7_CATH[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.990ns  (logic 5.157ns (51.621%)  route 4.833ns (48.379%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=8, routed)           2.329     3.807    seven_seg_decode/LED_OBUF[0]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.124     3.931 r  seven_seg_decode/SEG7_CATH_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.504     6.435    SEG7_CATH_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.990 r  SEG7_CATH_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.990    SEG7_CATH[1]
    R10                                                               r  SEG7_CATH[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.856ns  (logic 4.521ns (45.873%)  route 5.335ns (54.127%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           5.335     6.302    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554     9.856 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.856    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            SEG7_CATH[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.855ns  (logic 5.379ns (54.584%)  route 4.476ns (45.416%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=8, routed)           2.206     3.683    seven_seg_decode/LED_OBUF[3]
    SLICE_X0Y100         LUT4 (Prop_lut4_I0_O)        0.150     3.833 r  seven_seg_decode/SEG7_CATH_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.270     6.103    SEG7_CATH_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752     9.855 r  SEG7_CATH_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.855    SEG7_CATH[3]
    K13                                                               r  SEG7_CATH[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG7_CATH[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.787ns  (logic 5.396ns (55.140%)  route 4.390ns (44.860%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=8, routed)           2.318     3.795    seven_seg_decode/LED_OBUF[0]
    SLICE_X0Y73          LUT4 (Prop_lut4_I2_O)        0.150     3.945 r  seven_seg_decode/SEG7_CATH_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.072     6.018    SEG7_CATH_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769     9.787 r  SEG7_CATH_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.787    SEG7_CATH[5]
    T11                                                               r  SEG7_CATH[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.672ns  (logic 4.530ns (46.831%)  route 5.143ns (53.169%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           5.143     6.125    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548     9.672 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.672    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG7_CATH[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.127ns  (logic 5.135ns (56.264%)  route 3.992ns (43.736%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=8, routed)           2.318     3.795    seven_seg_decode/LED_OBUF[0]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.124     3.919 r  seven_seg_decode/SEG7_CATH_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.674     5.593    SEG7_CATH_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     9.127 r  SEG7_CATH_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.127    SEG7_CATH[4]
    P15                                                               r  SEG7_CATH[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            SEG7_CATH[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.829ns  (logic 5.094ns (57.697%)  route 3.735ns (42.303%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=8, routed)           2.206     3.683    seven_seg_decode/LED_OBUF[3]
    SLICE_X0Y100         LUT4 (Prop_lut4_I0_O)        0.124     3.807 r  seven_seg_decode/SEG7_CATH_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.529     5.336    SEG7_CATH_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     8.829 r  SEG7_CATH_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.829    SEG7_CATH[2]
    K16                                                               r  SEG7_CATH[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.598ns  (logic 5.038ns (58.595%)  route 3.560ns (41.405%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  SW_IBUF[2]_inst/O
                         net (fo=8, routed)           3.560     5.045    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     8.598 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.598    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.517ns (80.665%)  route 0.364ns (19.335%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           0.364     0.626    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.881 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.881    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.548ns (80.831%)  route 0.367ns (19.170%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  SW_IBUF[14]_inst/O
                         net (fo=1, routed)           0.367     0.645    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.915 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.915    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.923ns  (logic 1.561ns (81.185%)  route 0.362ns (18.815%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=1, routed)           0.362     0.653    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.923 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.923    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.513ns (75.958%)  route 0.479ns (24.042%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           0.479     0.739    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.991 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.991    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.546ns (77.479%)  route 0.449ns (22.521%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  SW_IBUF[13]_inst/O
                         net (fo=1, routed)           0.449     0.740    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.995 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.995    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.007ns  (logic 1.467ns (73.072%)  route 0.541ns (26.928%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=8, routed)           0.541     0.786    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.007 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.007    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.031ns  (logic 1.496ns (73.668%)  route 0.535ns (26.332%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=8, routed)           0.535     0.780    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.031 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.031    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.503ns (73.616%)  route 0.539ns (26.384%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           0.539     0.789    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     2.042 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.042    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 1.502ns (71.826%)  route 0.589ns (28.174%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  SW_IBUF[11]_inst/O
                         net (fo=1, routed)           0.589     0.859    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     2.091 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.091    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG7_CATH[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.485ns (68.151%)  route 0.694ns (31.849%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=8, routed)           0.412     0.658    seven_seg_decode/LED_OBUF[0]
    SLICE_X0Y100         LUT4 (Prop_lut4_I1_O)        0.045     0.703 r  seven_seg_decode/SEG7_CATH_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.282     0.984    SEG7_CATH_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.179 r  SEG7_CATH_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.179    SEG7_CATH[2]
    K16                                                               r  SEG7_CATH[2] (OUT)
  -------------------------------------------------------------------    -------------------





