<?xml version='1.0' encoding="utf-8"?>
<!DOCTYPE book PUBLIC "-//OASIS//DTD DocBook v5.0//EN"
                      "http://docbook.org/xml/5.0/dtd/docbook.dtd">
<book xmlns="http://docbook.org/ns/docbook" version="5.0">

<info>
<author>
<personname><firstname>Vince</firstname><surname>Mulhollon</surname></personname>
<email>vince@mulhollon.com</email>
</author>
<date>October 05, 2013</date>
<legalnotice>
<para>The contents of the builders notes are licensed as</para>
<para>Creative Commons Attribution-ShareAlike 3.0 Unported aka CC BY-SA 3.0</para>
<para><uri>http://creativecommons.org/licenses/by-sa/3.0</uri></para>
</legalnotice>
<title>6502v02</title>
<subtitle>Builders Notes</subtitle>
</info>

<dedication>
<para>
Builders notes are dedicated to the entire N8VEM project community.
</para>
</dedication>

<chapter xml:id="introduction">

<info>
<title>Introduction</title>
</info>

<para>
The S100 6502 v02 CPU board is a IEEE-696 compatible master/slave CPU board with onboard boot (e)eprom.
</para>

</chapter>

<chapter xml:id="theoryofoperation">

<info>
<title>Theory of Operation</title>
</info>

<para>
The Theory of Operation cannot hope to fully explain the entire board, but at least some helpful notes will be provided.
Generally this should aim to exceed a simple list of features, without going into design detail.
A good analogy is there is a physical walkthru at the start of the construction section, this section is more of a conceptual or theoretical walkthru.
</para>

</chapter>

<chapter xml:id="billofmaterials">

<info>
<title>Bill of Materials</title>
</info>

<warning>
<para>
No one in any way connected to the project or the builders notes formally endorses any of the suppliers listed below! Caveat Emptor!
</para>
</warning>

<itemizedlist mark='opencircle'>

<listitem>
<para>TO-3 heatsink low profile</para>
</listitem>

<listitem>
<para>TO-3 heatsink mounting hardware, it is stuck to groundplane, no need for isolation</para>
</listitem>

<listitem>
<para>JP2,JP4,JP5,JP6,JP7,JP8,JP9,JP10,JP11,JP12,JP13,JP15,JP16,JP18,JP19,P11 qty 16 2x1 header</para>
</listitem>

<listitem>
<para>JP14,K1,K2,K3,K4,K5,K6,K7 qty 8 3x1 header</para>
</listitem>

<listitem>
<para>JP3,JP1,JP17 qty 1 6x1 header</para>
<para>You could substitute qty three 2x1 headers or qty two 3x1 headers instead of a single 6x1 header</para>
</listitem>

<listitem>
<para>P7 qty 1 2x2 header</para>
</listitem>

<listitem>
<para>P31 qty 1 3x2 header</para>
</listitem>

<listitem>
<para>P5 qty 1 5x2 header</para>
</listitem>

<listitem>
<para>P2,P3,P6,P10,P30,P35,P36 qty 7 8x2 header</para>
</listitem>

<listitem>
<para>SW1, SW2 8 position dip switches 16dip300</para>
</listitem>

<listitem>
<para>C5 qty 1 1.2 uF electrolytic capacitor 5 mm lead spacing</para>
</listitem>

<listitem>
<para>C39,C40 qty 2 10 uF electrolytic capacitor 5 mm lead spacing</para>
</listitem>

<listitem>
<para>C41 qty 1 22 uF electrolytic capacitor 5 mm lead spacing</para>
</listitem>

<listitem>
<para>C42 qty 1 47 uF electrolytic capacitor 5 mm lead spacing</para>
</listitem>

<listitem>
<para>C4 qty 1 100 uF electrolytic capacitor 5 mm lead spacing</para>
</listitem>

<listitem>
<para>RR1,RR2,RR4,RR5 qty 4 1200 ohm 10 pin 9 bussed resistor network</para>
</listitem>

<listitem>
<para>RR3,RR6,RR7 qty 3 2000 ohm 10 pin 9 bussed resistor network</para>
</listitem>

<listitem>
<para>D1 LED "IO" Typically Green</para>
<para>To test the polarity of D1, there is a 470 ohm resistor to Vcc, R1, so ground socket pin 4 of U41</para>
</listitem>

<listitem>
<para>D2 LED "Wait" Typically Yellow</para>
<para>To test the polarity of D2, there is a 470 ohm resistor to Vcc, R2, so ground socket pin 12 of U41</para>
</listitem>

<listitem>
<para>D4 LED "Board Select" Typically Blue</para>
<para>To test the polarity of D4, there is a 470 ohm resistor to Vcc, R17, so ground socket pin 3 of U26</para>
</listitem>

<listitem>
<para>D6 LED "Eprom" Typically Red</para>
<para>To test the polarity of D6, there is a 470 ohm resistor to Vcc, R19, so ground socket pin 9 of U26</para>
</listitem>

<listitem>
<para>Q1 qty 1 2n3904 transistor</para>
</listitem>

<listitem>
<para>U14 qty 1 2 MHz clock osc 14dip300</para>
</listitem>

<listitem>
<para>P4 qty 1 4 MHz clock osc 14dip300</para>
</listitem>

<listitem>
<para>U22 qty 1 74LS00 14dip300</para>
</listitem>

<listitem>
<para>U15 qty 1 74LS02 14dip300</para>
</listitem>

<listitem>
<para>U4,U9,U16 qty 3 74LS04 14dip300</para>
</listitem>

<listitem>
<para>U5 qty 1 74LS05 14dip300</para>
</listitem>

<listitem>
<para>U18 qty 1 74LS07 14dip300</para>
</listitem>

<listitem>
<para>U19,U36 qty 2 74LS08 14dip300</para>
</listitem>

<listitem>
<para>U11 qty 1 74LS10 14dip300</para>
</listitem>

<listitem>
<para>U23 qty 1 74LS21 14dip300</para>
</listitem>

<listitem>
<para>U24 qty 1 74LS32 14dip300</para>
</listitem>

<listitem>
<para>U21,U25,U27,U43 qty 4 74LS74 14dip300</para>
<para>U27 is specified as a ALS family</para>
</listitem>

<listitem>
<para>U17 qty 1 74LS112 16dip300</para>
</listitem>

<listitem>
<para>U41 qty 1 74LS123 16dip300</para>
</listitem>

<listitem>
<para>U29,U33 qty 2 74LS165 16dip300</para>
<para>See the construction note about the silkscreen overlap</para>
</listitem>

<listitem>
<para>U28 qty 1 74LS241 20dip300</para>
</listitem>

<listitem>
<para>U26 qty 1 74LS367 16dip300</para>
</listitem>

<listitem>
<para>U40 qty 1 74LS373 20dip300</para>
</listitem>

<listitem>
<para>U3,U5,U6,U7,U12,U20,U30,U31,U32 qty 9 74LS541 20dip300</para>
</listitem>

<listitem>
<para>U2,U8,U10,U13 qty 4 74LS682 20dip300</para>
</listitem>

<listitem>
<para>U38 qty 1 LM323K TO-3 case 5 volt regulator</para>
</listitem>

<listitem>
<para>U39 qty 1 27C64 pin compatible (e)eprom 28dip600</para>
</listitem>

<listitem>
<para>U1 qty 1 W65C02SP 40dip600</para>
</listitem>

<listitem>
<para>14dip300 qty 2 clock socket for U14, P4</para>
</listitem>

<listitem>
<para>14dip300 qty 16 IC socket</para>
</listitem>

<listitem>
<para>16dip300 qty 5 IC socket</para>
</listitem>

<listitem>
<para>20dip300 qty 15 IC socket</para>
</listitem>

<listitem>
<para>28dip600 qty 1 IC socket</para>
</listitem>

<listitem>
<para>40dip600 qty 1 IC socket</para>
</listitem>

</itemizedlist>

</chapter>

<chapter xml:id="construction">

<info>
<title>Construction</title>
</info>

<itemizedlist mark='opencircle'>

<listitem>
<para>The silkscreen for U33 and U29 overlap their components to the right.  U33 has two adjacent resistors, and U29 has a 3 pin header.</para>
</listitem>

<listitem>
<para>To test the polarity of D1, there is a 470 ohm resistor to Vcc, R1, so ground socket pin 4 of U41</para>
<para>To test the polarity of D2, there is a 470 ohm resistor to Vcc, R2, so ground socket pin 12 of U41</para>
<para>To test the polarity of D4, there is a 470 ohm resistor to Vcc, R17, so ground socket pin 3 of U26</para>
<para>To test the polarity of D6, there is a 470 ohm resistor to Vcc, R19, so ground socket pin 9 of U26</para>
</listitem>

</itemizedlist>

</chapter>

<chapter xml:id="configuration">

<info>
<title>Configuration</title>
</info>

<para>
Notes regarding configuration of the board.  DIP switches, jumpers.
</para>

<itemizedlist mark='opencircle'>

<listitem><para>
JP1 warp drive modulator
</para></listitem>

</itemizedlist>

</chapter>

<chapter xml:id="accessories">

<info>
<title>Accessories</title>
</info>

<para>
You'll need some 2-pin shorting plugs for configuration jumpers, at least 15 or so.
Jameco 112432 $0.12 on 2013-01-27 per VLM.
</para>

</chapter>

<chapter xml:id="testing">

<info>
<title>Testing</title>
</info>

<para>
The testing chapter attempts to fully exercise a (recently) completed board to prove operation of all components.
Troubleshooting advice will be provided.
</para>

</chapter>

<chapter xml:id="references">

<info>
<title>References</title>
</info>

<itemizedlist mark='opencircle'>

<listitem>
<para>GitHub repo for the builders notes</para>
<para><uri>https://github.com/vincemulhollon/n8vem-buildersnotes</uri></para>
</listitem>

<listitem>
<para>Google Group</para>
<para><uri>https://groups.google.com/group/n8vem</uri></para>
<para><uri>https://groups.google.com/group/n8vem-s100</uri></para>
</listitem>

</itemizedlist>

</chapter>

<chapter xml:id="history">

<info>
<title>History</title>
</info>

<para>
A timeline or history of the board
</para>

</chapter>

<chapter xml:id="lore">

<info>
<title>Lore</title>
</info>

<para>
Qualification for inclusion in the Lore chapter includes some redeeming informational content plus what wikipedia unceremoniously describes as "weasel words" such as "probably", "might", "in theory", "maybe".
If it was a known, proven, documented fact, it would not belong in Lore, it would be included in other chapters.
If it contains no actionable information, or an opinion, it would not belong in Lore.
Another way to describe Lore is its kind of a to do list WRT research and documentation writing.
</para>

</chapter>

<colophon>
<para>
These notes were developed on Debian Linux using the following packages:
</para>

<itemizedlist mark='opencircle'>

<listitem><para>
docbook5-xml
</para></listitem>

<listitem><para>
docbook-xsl-ns
</para></listitem>

<listitem><para>
xsltproc
</para></listitem>

<listitem><para>
fop
</para></listitem>

<listitem><para>
xmlto
</para></listitem>

<listitem><para>
libxml2-utils
</para></listitem>

<listitem><para>
xmlstarlet
</para></listitem>

</itemizedlist>

</colophon>

</book>
