
RTOS-OLED-Xplained-Pro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000924c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040924c  0040924c  0001924c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20400000  00409254  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000003ac  204009d0  00409c24  000209d0  2**2
                  ALLOC
  4 .stack        00002004  20400d7c  00409fd0  000209d0  2**0
                  ALLOC
  5 .heap         00000200  20402d80  0040bfd4  000209d0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  8 .debug_info   0002628f  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00005393  00000000  00000000  00046ce6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000a574  00000000  00000000  0004c079  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000010d0  00000000  00000000  000565ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001218  00000000  00000000  000576bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00026845  00000000  00000000  000588d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00017663  00000000  00000000  0007f11a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000960a9  00000000  00000000  0009677d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003a4c  00000000  00000000  0012c828  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	80 2d 40 20 41 18 40 00 3f 18 40 00 3f 18 40 00     .-@ A.@.?.@.?.@.
  400010:	3f 18 40 00 3f 18 40 00 3f 18 40 00 00 00 00 00     ?.@.?.@.?.@.....
	...
  40002c:	31 1b 40 00 3f 18 40 00 00 00 00 00 55 1b 40 00     1.@.?.@.....U.@.
  40003c:	bd 1b 40 00 3f 18 40 00 3f 18 40 00 f9 22 40 00     ..@.?.@.?.@.."@.
  40004c:	0d 22 40 00 3f 18 40 00 3f 18 40 00 3f 18 40 00     ."@.?.@.?.@.?.@.
  40005c:	3f 18 40 00 3f 18 40 00 00 00 00 00 6d 12 40 00     ?.@.?.@.....m.@.
  40006c:	81 12 40 00 95 12 40 00 3f 18 40 00 3f 18 40 00     ..@...@.?.@.?.@.
  40007c:	3f 18 40 00 a9 12 40 00 bd 12 40 00 3f 18 40 00     ?.@...@...@.?.@.
  40008c:	3f 18 40 00 3f 18 40 00 3f 18 40 00 3f 18 40 00     ?.@.?.@.?.@.?.@.
  40009c:	e1 23 40 00 e1 21 40 00 b1 21 40 00 3f 18 40 00     .#@..!@..!@.?.@.
  4000ac:	3f 18 40 00 3f 18 40 00 3f 18 40 00 3f 18 40 00     ?.@.?.@.?.@.?.@.
  4000bc:	3f 18 40 00 3f 18 40 00 3f 18 40 00 3f 18 40 00     ?.@.?.@.?.@.?.@.
  4000cc:	3f 18 40 00 00 00 00 00 3f 18 40 00 00 00 00 00     ?.@.....?.@.....
  4000dc:	3f 18 40 00 3f 18 40 00 3f 18 40 00 3f 18 40 00     ?.@.?.@.?.@.?.@.
  4000ec:	3f 18 40 00 3f 18 40 00 3f 18 40 00 3f 18 40 00     ?.@.?.@.?.@.?.@.
  4000fc:	3f 18 40 00 3f 18 40 00 3f 18 40 00 3f 18 40 00     ?.@.?.@.?.@.?.@.
  40010c:	3f 18 40 00 3f 18 40 00 00 00 00 00 00 00 00 00     ?.@.?.@.........
  40011c:	00 00 00 00 3f 18 40 00 3f 18 40 00 3f 18 40 00     ....?.@.?.@.?.@.
  40012c:	3f 18 40 00 3f 18 40 00 00 00 00 00 3f 18 40 00     ?.@.?.@.....?.@.
  40013c:	3f 18 40 00                                         ?.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d0 	.word	0x204009d0
  40015c:	00000000 	.word	0x00000000
  400160:	00409254 	.word	0x00409254

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00409254 	.word	0x00409254
  4001a0:	204009d4 	.word	0x204009d4
  4001a4:	00409254 	.word	0x00409254
  4001a8:	00000000 	.word	0x00000000

004001ac <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  4001ac:	b921      	cbnz	r1, 4001b8 <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  4001ae:	6843      	ldr	r3, [r0, #4]
  4001b0:	f023 0301 	bic.w	r3, r3, #1
  4001b4:	6043      	str	r3, [r0, #4]
  4001b6:	4770      	bx	lr
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  4001b8:	6843      	ldr	r3, [r0, #4]
  4001ba:	f043 0301 	orr.w	r3, r3, #1
  4001be:	6043      	str	r3, [r0, #4]
  4001c0:	4770      	bx	lr

004001c2 <rtc_enable_interrupt>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
	p_rtc->RTC_IER = ul_sources;
  4001c2:	6201      	str	r1, [r0, #32]
  4001c4:	4770      	bx	lr

004001c6 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  4001c6:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  4001c8:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  4001ca:	6884      	ldr	r4, [r0, #8]
  4001cc:	42a5      	cmp	r5, r4
  4001ce:	d003      	beq.n	4001d8 <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  4001d0:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  4001d2:	6884      	ldr	r4, [r0, #8]
  4001d4:	42ac      	cmp	r4, r5
  4001d6:	d1fb      	bne.n	4001d0 <rtc_get_time+0xa>
	}

	/* Hour */
	if (pul_hour) {
  4001d8:	b161      	cbz	r1, 4001f4 <rtc_get_time+0x2e>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4001da:	f3c4 5001 	ubfx	r0, r4, #20, #2
  4001de:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  4001e2:	f3c4 4003 	ubfx	r0, r4, #16, #4
  4001e6:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  4001ea:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  4001ee:	bf18      	it	ne
  4001f0:	300c      	addne	r0, #12
  4001f2:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  4001f4:	b142      	cbz	r2, 400208 <rtc_get_time+0x42>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  4001f6:	f3c4 3102 	ubfx	r1, r4, #12, #3
  4001fa:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4001fe:	f3c4 2003 	ubfx	r0, r4, #8, #4
  400202:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  400206:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  400208:	b143      	cbz	r3, 40021c <rtc_get_time+0x56>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40020a:	f3c4 1202 	ubfx	r2, r4, #4, #3
  40020e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  400212:	f004 040f 	and.w	r4, r4, #15
  400216:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  40021a:	601c      	str	r4, [r3, #0]
	}
}
  40021c:	bc30      	pop	{r4, r5}
  40021e:	4770      	bx	lr

00400220 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  400220:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ul_time = 0;

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  400222:	6844      	ldr	r4, [r0, #4]
		if (ul_hour > 12) {
  400224:	f014 0f01 	tst.w	r4, #1
  400228:	d005      	beq.n	400236 <rtc_set_time+0x16>
  40022a:	290c      	cmp	r1, #12
  40022c:	d903      	bls.n	400236 <rtc_set_time+0x16>
			ul_hour -= 12;
  40022e:	390c      	subs	r1, #12
			ul_time |= RTC_TIMR_AMPM;
  400230:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
  400234:	e000      	b.n	400238 <rtc_set_time+0x18>
	uint32_t ul_time = 0;
  400236:	2700      	movs	r7, #0
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400238:	4c1c      	ldr	r4, [pc, #112]	; (4002ac <rtc_set_time+0x8c>)
  40023a:	fba4 5603 	umull	r5, r6, r4, r3
  40023e:	08f6      	lsrs	r6, r6, #3
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  400240:	eb06 0586 	add.w	r5, r6, r6, lsl #2
  400244:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  400248:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  40024c:	fba4 6502 	umull	r6, r5, r4, r2
  400250:	08ed      	lsrs	r5, r5, #3
  400252:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  400256:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40025a:	eba2 0545 	sub.w	r5, r2, r5, lsl #1
  40025e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  400262:	433b      	orrs	r3, r7
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400264:	fba4 4201 	umull	r4, r2, r4, r1
  400268:	08d2      	lsrs	r2, r2, #3
  40026a:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  40026e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  400272:	eba1 0142 	sub.w	r1, r1, r2, lsl #1
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400276:	ea43 4101 	orr.w	r1, r3, r1, lsl #16

	/* Update time register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  40027a:	6983      	ldr	r3, [r0, #24]
  40027c:	f013 0f04 	tst.w	r3, #4
  400280:	d0fb      	beq.n	40027a <rtc_set_time+0x5a>
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  400282:	6803      	ldr	r3, [r0, #0]
  400284:	f043 0301 	orr.w	r3, r3, #1
  400288:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  40028a:	6983      	ldr	r3, [r0, #24]
  40028c:	f013 0f01 	tst.w	r3, #1
  400290:	d0fb      	beq.n	40028a <rtc_set_time+0x6a>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  400292:	2301      	movs	r3, #1
  400294:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_TIMR = ul_time;
  400296:	6081      	str	r1, [r0, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  400298:	6803      	ldr	r3, [r0, #0]
  40029a:	f023 0301 	bic.w	r3, r3, #1
  40029e:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  4002a0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4002a2:	f000 0001 	and.w	r0, r0, #1
  4002a6:	bcf0      	pop	{r4, r5, r6, r7}
  4002a8:	4770      	bx	lr
  4002aa:	bf00      	nop
  4002ac:	cccccccd 	.word	0xcccccccd

004002b0 <rtc_set_time_alarm>:
 */
uint32_t rtc_set_time_alarm(Rtc *p_rtc,
		uint32_t ul_hour_flag, uint32_t ul_hour,
		uint32_t ul_minute_flag, uint32_t ul_minute,
		uint32_t ul_second_flag, uint32_t ul_second)
{
  4002b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4002b2:	9c05      	ldr	r4, [sp, #20]
  4002b4:	9d06      	ldr	r5, [sp, #24]
  4002b6:	9f07      	ldr	r7, [sp, #28]
	uint32_t ul_alarm = 0;

	/* Hour alarm setting */
	if (ul_hour_flag) {
  4002b8:	460e      	mov	r6, r1
  4002ba:	b1b1      	cbz	r1, 4002ea <rtc_set_time_alarm+0x3a>
		/* If 12-hour mode, set AMPM bit */
		if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  4002bc:	6841      	ldr	r1, [r0, #4]
			if (ul_hour > 12) {
  4002be:	f011 0f01 	tst.w	r1, #1
  4002c2:	d005      	beq.n	4002d0 <rtc_set_time_alarm+0x20>
  4002c4:	2a0c      	cmp	r2, #12
  4002c6:	d903      	bls.n	4002d0 <rtc_set_time_alarm+0x20>
				ul_hour -= 12;
  4002c8:	3a0c      	subs	r2, #12
				ul_alarm |= RTC_TIMR_AMPM;
  4002ca:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
  4002ce:	e000      	b.n	4002d2 <rtc_set_time_alarm+0x22>
	uint32_t ul_alarm = 0;
  4002d0:	2600      	movs	r6, #0
			}
		}

		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  4002d2:	4919      	ldr	r1, [pc, #100]	; (400338 <rtc_set_time_alarm+0x88>)
  4002d4:	fba1 e102 	umull	lr, r1, r1, r2
  4002d8:	08c9      	lsrs	r1, r1, #3
				((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  4002da:	eb01 0e81 	add.w	lr, r1, r1, lsl #2
  4002de:	eba2 024e 	sub.w	r2, r2, lr, lsl #1
  4002e2:	0412      	lsls	r2, r2, #16
		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  4002e4:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
  4002e8:	4316      	orrs	r6, r2
	}

	/* Minute alarm setting */
	if (ul_minute_flag) {
  4002ea:	b15b      	cbz	r3, 400304 <rtc_set_time_alarm+0x54>
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  4002ec:	4b12      	ldr	r3, [pc, #72]	; (400338 <rtc_set_time_alarm+0x88>)
  4002ee:	fba3 2304 	umull	r2, r3, r3, r4
  4002f2:	08db      	lsrs	r3, r3, #3
				((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  4002f4:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  4002f8:	eba4 0442 	sub.w	r4, r4, r2, lsl #1
  4002fc:	0224      	lsls	r4, r4, #8
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  4002fe:	ea44 3403 	orr.w	r4, r4, r3, lsl #12
  400302:	4326      	orrs	r6, r4
	}

	/* Second alarm setting */
	if (ul_second_flag) {
  400304:	b155      	cbz	r5, 40031c <rtc_set_time_alarm+0x6c>
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400306:	4b0c      	ldr	r3, [pc, #48]	; (400338 <rtc_set_time_alarm+0x88>)
  400308:	fba3 2307 	umull	r2, r3, r3, r7
  40030c:	08db      	lsrs	r3, r3, #3
				((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  40030e:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  400312:	eba7 0742 	sub.w	r7, r7, r2, lsl #1
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400316:	ea47 1303 	orr.w	r3, r7, r3, lsl #4
  40031a:	431e      	orrs	r6, r3
	}

	p_rtc->RTC_TIMALR &= ~(RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  40031c:	6902      	ldr	r2, [r0, #16]
  40031e:	4b07      	ldr	r3, [pc, #28]	; (40033c <rtc_set_time_alarm+0x8c>)
  400320:	4013      	ands	r3, r2
  400322:	6103      	str	r3, [r0, #16]
	p_rtc->RTC_TIMALR = ul_alarm;
  400324:	6106      	str	r6, [r0, #16]
	p_rtc->RTC_TIMALR |= (RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  400326:	6902      	ldr	r2, [r0, #16]
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <rtc_set_time_alarm+0x90>)
  40032a:	4313      	orrs	r3, r2
  40032c:	6103      	str	r3, [r0, #16]

	return (p_rtc->RTC_VER & RTC_VER_NVTIMALR);
  40032e:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400330:	f000 0004 	and.w	r0, r0, #4
  400334:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400336:	bf00      	nop
  400338:	cccccccd 	.word	0xcccccccd
  40033c:	ff7f7f7f 	.word	0xff7f7f7f
  400340:	00808080 	.word	0x00808080

00400344 <rtc_get_date>:
 * \param pul_day Current day.
 * \param pul_week Current day in current week.
 */
void rtc_get_date(Rtc *p_rtc, uint32_t *pul_year, uint32_t *pul_month,
		uint32_t *pul_day, uint32_t *pul_week)
{
  400344:	b4f0      	push	{r4, r5, r6, r7}
  400346:	9e04      	ldr	r6, [sp, #16]
	uint32_t ul_date;
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
  400348:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  40034a:	68c4      	ldr	r4, [r0, #12]
  40034c:	42a5      	cmp	r5, r4
  40034e:	d003      	beq.n	400358 <rtc_get_date+0x14>
		ul_date = p_rtc->RTC_CALR;
  400350:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  400352:	68c4      	ldr	r4, [r0, #12]
  400354:	42ac      	cmp	r4, r5
  400356:	d1fb      	bne.n	400350 <rtc_get_date+0xc>
	}

	/* Retrieve year */
	if (pul_year) {
  400358:	b199      	cbz	r1, 400382 <rtc_get_date+0x3e>
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40035a:	f3c4 3003 	ubfx	r0, r4, #12, #4
  40035e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  400362:	f3c4 2703 	ubfx	r7, r4, #8, #4
  400366:	eb07 0740 	add.w	r7, r7, r0, lsl #1
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40036a:	f3c4 1002 	ubfx	r0, r4, #4, #3
  40036e:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  400372:	f004 000f 	and.w	r0, r4, #15
  400376:	eb00 0045 	add.w	r0, r0, r5, lsl #1
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40037a:	2564      	movs	r5, #100	; 0x64
  40037c:	fb05 7000 	mla	r0, r5, r0, r7
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  400380:	6008      	str	r0, [r1, #0]
	}

	/* Retrieve month */
	if (pul_month) {
  400382:	b142      	cbz	r2, 400396 <rtc_get_date+0x52>
		ul_temp = (ul_date & RTC_CALR_MONTH_Msk) >> RTC_CALR_MONTH_Pos;
		*pul_month = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400384:	f3c4 5000 	ubfx	r0, r4, #20, #1
  400388:	0081      	lsls	r1, r0, #2
  40038a:	4408      	add	r0, r1
  40038c:	f3c4 4103 	ubfx	r1, r4, #16, #4
  400390:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  400394:	6011      	str	r1, [r2, #0]
	}

	/* Retrieve day */
	if (pul_day) {
  400396:	b143      	cbz	r3, 4003aa <rtc_get_date+0x66>
		ul_temp = (ul_date & RTC_CALR_DATE_Msk) >> RTC_CALR_DATE_Pos;
		*pul_day = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400398:	f3c4 7201 	ubfx	r2, r4, #28, #2
  40039c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4003a0:	f3c4 6103 	ubfx	r1, r4, #24, #4
  4003a4:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  4003a8:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve week */
	if (pul_week) {
  4003aa:	b116      	cbz	r6, 4003b2 <rtc_get_date+0x6e>
		*pul_week = ((ul_date & RTC_CALR_DAY_Msk) >> RTC_CALR_DAY_Pos);
  4003ac:	f3c4 5442 	ubfx	r4, r4, #21, #3
  4003b0:	6034      	str	r4, [r6, #0]
	}
}
  4003b2:	bcf0      	pop	{r4, r5, r6, r7}
  4003b4:	4770      	bx	lr
	...

004003b8 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  4003b8:	b470      	push	{r4, r5, r6}

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4003ba:	4d2a      	ldr	r5, [pc, #168]	; (400464 <rtc_set_date+0xac>)
  4003bc:	fba5 4603 	umull	r4, r6, r5, r3
  4003c0:	08f6      	lsrs	r6, r6, #3
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  4003c2:	9c03      	ldr	r4, [sp, #12]
  4003c4:	0564      	lsls	r4, r4, #21
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4003c6:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  4003ca:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4003ce:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4003d2:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  4003d6:	fba5 6402 	umull	r6, r4, r5, r2
  4003da:	08e4      	lsrs	r4, r4, #3
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4003dc:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  4003e0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4003e4:	eba2 0244 	sub.w	r2, r2, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4003e8:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  4003ec:	4b1e      	ldr	r3, [pc, #120]	; (400468 <rtc_set_date+0xb0>)
  4003ee:	fba3 4301 	umull	r4, r3, r3, r1
  4003f2:	099b      	lsrs	r3, r3, #6
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4003f4:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  4003f8:	4b1c      	ldr	r3, [pc, #112]	; (40046c <rtc_set_date+0xb4>)
  4003fa:	fba3 4301 	umull	r4, r3, r3, r1
  4003fe:	095b      	lsrs	r3, r3, #5
  400400:	fba5 6403 	umull	r6, r4, r5, r3
  400404:	08e4      	lsrs	r4, r4, #3
  400406:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40040a:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40040e:	431a      	orrs	r2, r3
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  400410:	fba5 4301 	umull	r4, r3, r5, r1
  400414:	08db      	lsrs	r3, r3, #3
  400416:	eb03 0483 	add.w	r4, r3, r3, lsl #2
  40041a:	eba1 0144 	sub.w	r1, r1, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40041e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  400422:	fba5 1503 	umull	r1, r5, r5, r3
  400426:	08ed      	lsrs	r5, r5, #3
  400428:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40042c:	eba3 0545 	sub.w	r5, r3, r5, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400430:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

	/* Update calendar register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  400434:	6983      	ldr	r3, [r0, #24]
  400436:	f013 0f04 	tst.w	r3, #4
  40043a:	d0fb      	beq.n	400434 <rtc_set_date+0x7c>
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  40043c:	6803      	ldr	r3, [r0, #0]
  40043e:	f043 0302 	orr.w	r3, r3, #2
  400442:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  400444:	6983      	ldr	r3, [r0, #24]
  400446:	f013 0f01 	tst.w	r3, #1
  40044a:	d0fb      	beq.n	400444 <rtc_set_date+0x8c>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  40044c:	2301      	movs	r3, #1
  40044e:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_CALR = ul_date;
  400450:	60c2      	str	r2, [r0, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  400452:	6803      	ldr	r3, [r0, #0]
  400454:	f023 0302 	bic.w	r3, r3, #2
  400458:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  40045a:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  40045c:	f000 0002 	and.w	r0, r0, #2
  400460:	bc70      	pop	{r4, r5, r6}
  400462:	4770      	bx	lr
  400464:	cccccccd 	.word	0xcccccccd
  400468:	10624dd3 	.word	0x10624dd3
  40046c:	51eb851f 	.word	0x51eb851f

00400470 <rtc_set_date_alarm>:
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date_alarm(Rtc *p_rtc,
		uint32_t ul_month_flag, uint32_t ul_month,
		uint32_t ul_day_flag, uint32_t ul_day)
{
  400470:	b430      	push	{r4, r5}
  400472:	9d02      	ldr	r5, [sp, #8]
	uint32_t ul_alarm = 0;

	/* Month alarm setting */
	if (ul_month_flag) {
  400474:	460c      	mov	r4, r1
  400476:	b151      	cbz	r1, 40048e <rtc_set_date_alarm+0x1e>
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  400478:	4c12      	ldr	r4, [pc, #72]	; (4004c4 <rtc_set_date_alarm+0x54>)
  40047a:	fba4 1402 	umull	r1, r4, r4, r2
  40047e:	08e4      	lsrs	r4, r4, #3
				((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  400480:	eb04 0184 	add.w	r1, r4, r4, lsl #2
  400484:	eba2 0241 	sub.w	r2, r2, r1, lsl #1
  400488:	0412      	lsls	r2, r2, #16
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  40048a:	ea42 5404 	orr.w	r4, r2, r4, lsl #20
	}

	/* Day alarm setting */
	if (ul_day_flag) {
  40048e:	b15b      	cbz	r3, 4004a8 <rtc_set_date_alarm+0x38>
		ul_alarm |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400490:	4a0c      	ldr	r2, [pc, #48]	; (4004c4 <rtc_set_date_alarm+0x54>)
  400492:	fba2 3205 	umull	r3, r2, r2, r5
  400496:	08d2      	lsrs	r2, r2, #3
				((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  400498:	eb02 0382 	add.w	r3, r2, r2, lsl #2
  40049c:	eba5 0343 	sub.w	r3, r5, r3, lsl #1
  4004a0:	061b      	lsls	r3, r3, #24
		ul_alarm |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4004a2:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
  4004a6:	431c      	orrs	r4, r3
	}

	/* Set alarm */
	p_rtc->RTC_CALALR &= ~(RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  4004a8:	6942      	ldr	r2, [r0, #20]
  4004aa:	4b07      	ldr	r3, [pc, #28]	; (4004c8 <rtc_set_date_alarm+0x58>)
  4004ac:	4013      	ands	r3, r2
  4004ae:	6143      	str	r3, [r0, #20]
	p_rtc->RTC_CALALR = ul_alarm;
  4004b0:	6144      	str	r4, [r0, #20]
	p_rtc->RTC_CALALR |= (RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  4004b2:	6942      	ldr	r2, [r0, #20]
  4004b4:	4b05      	ldr	r3, [pc, #20]	; (4004cc <rtc_set_date_alarm+0x5c>)
  4004b6:	4313      	orrs	r3, r2
  4004b8:	6143      	str	r3, [r0, #20]

	return (p_rtc->RTC_VER & RTC_VER_NVCALALR);
  4004ba:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4004bc:	f000 0008 	and.w	r0, r0, #8
  4004c0:	bc30      	pop	{r4, r5}
  4004c2:	4770      	bx	lr
  4004c4:	cccccccd 	.word	0xcccccccd
  4004c8:	7f7fffff 	.word	0x7f7fffff
  4004cc:	80800000 	.word	0x80800000

004004d0 <rtc_get_status>:
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
	return (p_rtc->RTC_SR);
  4004d0:	6980      	ldr	r0, [r0, #24]
}
  4004d2:	4770      	bx	lr

004004d4 <rtc_clear_status>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
	p_rtc->RTC_SCCR = ul_clear;
  4004d4:	61c1      	str	r1, [r0, #28]
  4004d6:	4770      	bx	lr

004004d8 <rtt_init>:
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4004d8:	4b03      	ldr	r3, [pc, #12]	; (4004e8 <rtt_init+0x10>)
  4004da:	681b      	ldr	r3, [r3, #0]
  4004dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  4004e0:	4319      	orrs	r1, r3
  4004e2:	6001      	str	r1, [r0, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
}
  4004e4:	2000      	movs	r0, #0
  4004e6:	4770      	bx	lr
  4004e8:	204009ec 	.word	0x204009ec

004004ec <rtt_sel_source>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  4004ec:	b941      	cbnz	r1, 400500 <rtt_sel_source+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  4004ee:	4a09      	ldr	r2, [pc, #36]	; (400514 <rtt_sel_source+0x28>)
  4004f0:	6813      	ldr	r3, [r2, #0]
  4004f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  4004f6:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4004f8:	6802      	ldr	r2, [r0, #0]
  4004fa:	4313      	orrs	r3, r2
  4004fc:	6003      	str	r3, [r0, #0]
  4004fe:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  400500:	4a04      	ldr	r2, [pc, #16]	; (400514 <rtt_sel_source+0x28>)
  400502:	6813      	ldr	r3, [r2, #0]
  400504:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  400508:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  40050a:	6802      	ldr	r2, [r0, #0]
  40050c:	4313      	orrs	r3, r2
  40050e:	6003      	str	r3, [r0, #0]
  400510:	4770      	bx	lr
  400512:	bf00      	nop
  400514:	204009ec 	.word	0x204009ec

00400518 <rtt_enable_interrupt>:
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  400518:	6802      	ldr	r2, [r0, #0]
	temp |= ul_sources;
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  40051a:	4b03      	ldr	r3, [pc, #12]	; (400528 <rtt_enable_interrupt+0x10>)
  40051c:	681b      	ldr	r3, [r3, #0]
  40051e:	4319      	orrs	r1, r3
  400520:	4311      	orrs	r1, r2
#endif
	p_rtt->RTT_MR = temp;
  400522:	6001      	str	r1, [r0, #0]
  400524:	4770      	bx	lr
  400526:	bf00      	nop
  400528:	204009ec 	.word	0x204009ec

0040052c <rtt_disable_interrupt>:
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp = 0;

	temp = p_rtt->RTT_MR;
  40052c:	6803      	ldr	r3, [r0, #0]
	temp &= (~ul_sources);
  40052e:	ea23 0101 	bic.w	r1, r3, r1
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  400532:	4b02      	ldr	r3, [pc, #8]	; (40053c <rtt_disable_interrupt+0x10>)
  400534:	681b      	ldr	r3, [r3, #0]
  400536:	4319      	orrs	r1, r3
#endif
	p_rtt->RTT_MR = temp;
  400538:	6001      	str	r1, [r0, #0]
  40053a:	4770      	bx	lr
  40053c:	204009ec 	.word	0x204009ec

00400540 <rtt_read_timer_value>:
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
	uint32_t rtt_val = p_rtt->RTT_VR;
  400540:	6882      	ldr	r2, [r0, #8]

	while (rtt_val != p_rtt->RTT_VR) {
  400542:	6883      	ldr	r3, [r0, #8]
  400544:	429a      	cmp	r2, r3
  400546:	d003      	beq.n	400550 <rtt_read_timer_value+0x10>
		rtt_val = p_rtt->RTT_VR;
  400548:	6882      	ldr	r2, [r0, #8]
	while (rtt_val != p_rtt->RTT_VR) {
  40054a:	6883      	ldr	r3, [r0, #8]
  40054c:	4293      	cmp	r3, r2
  40054e:	d1fb      	bne.n	400548 <rtt_read_timer_value+0x8>
	}

	return rtt_val;
}
  400550:	4618      	mov	r0, r3
  400552:	4770      	bx	lr

00400554 <rtt_get_status>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  400554:	68c0      	ldr	r0, [r0, #12]
}
  400556:	4770      	bx	lr

00400558 <rtt_write_alarm_time>:
 * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1.
 *
 * \retval 0 Configuration is done.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
  400558:	b570      	push	{r4, r5, r6, lr}
  40055a:	4606      	mov	r6, r0
  40055c:	460d      	mov	r5, r1
	uint32_t flag;

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
  40055e:	6804      	ldr	r4, [r0, #0]
  400560:	f404 3480 	and.w	r4, r4, #65536	; 0x10000

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
  400564:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400568:	4809      	ldr	r0, [pc, #36]	; (400590 <rtt_write_alarm_time+0x38>)
  40056a:	4b0a      	ldr	r3, [pc, #40]	; (400594 <rtt_write_alarm_time+0x3c>)
  40056c:	4798      	blx	r3

	/**
	 * Alarm time = ALMV + 1,If the incoming parameter 
	 * is 0, the ALMV is set to 0xFFFFFFFF.
	*/
	if(ul_alarm_time == 0) {
  40056e:	b92d      	cbnz	r5, 40057c <rtt_write_alarm_time+0x24>
		p_rtt->RTT_AR = 0xFFFFFFFF;
  400570:	f04f 33ff 	mov.w	r3, #4294967295
  400574:	6073      	str	r3, [r6, #4]
	}
	else {
		p_rtt->RTT_AR = ul_alarm_time - 1;
	}

	if (flag) {
  400576:	b924      	cbnz	r4, 400582 <rtt_write_alarm_time+0x2a>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
	}

	return 0;
}
  400578:	2000      	movs	r0, #0
  40057a:	bd70      	pop	{r4, r5, r6, pc}
		p_rtt->RTT_AR = ul_alarm_time - 1;
  40057c:	3d01      	subs	r5, #1
  40057e:	6075      	str	r5, [r6, #4]
  400580:	e7f9      	b.n	400576 <rtt_write_alarm_time+0x1e>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  400582:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400586:	4802      	ldr	r0, [pc, #8]	; (400590 <rtt_write_alarm_time+0x38>)
  400588:	4b03      	ldr	r3, [pc, #12]	; (400598 <rtt_write_alarm_time+0x40>)
  40058a:	4798      	blx	r3
  40058c:	e7f4      	b.n	400578 <rtt_write_alarm_time+0x20>
  40058e:	bf00      	nop
  400590:	400e1830 	.word	0x400e1830
  400594:	0040052d 	.word	0x0040052d
  400598:	00400519 	.word	0x00400519

0040059c <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  40059c:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  40059e:	4b07      	ldr	r3, [pc, #28]	; (4005bc <spi_enable_clock+0x20>)
  4005a0:	4298      	cmp	r0, r3
  4005a2:	d003      	beq.n	4005ac <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  4005a4:	4b06      	ldr	r3, [pc, #24]	; (4005c0 <spi_enable_clock+0x24>)
  4005a6:	4298      	cmp	r0, r3
  4005a8:	d004      	beq.n	4005b4 <spi_enable_clock+0x18>
  4005aa:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4005ac:	2015      	movs	r0, #21
  4005ae:	4b05      	ldr	r3, [pc, #20]	; (4005c4 <spi_enable_clock+0x28>)
  4005b0:	4798      	blx	r3
  4005b2:	bd08      	pop	{r3, pc}
  4005b4:	202a      	movs	r0, #42	; 0x2a
  4005b6:	4b03      	ldr	r3, [pc, #12]	; (4005c4 <spi_enable_clock+0x28>)
  4005b8:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4005ba:	e7f6      	b.n	4005aa <spi_enable_clock+0xe>
  4005bc:	40008000 	.word	0x40008000
  4005c0:	40058000 	.word	0x40058000
  4005c4:	004013f1 	.word	0x004013f1

004005c8 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4005c8:	6843      	ldr	r3, [r0, #4]
  4005ca:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4005ce:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4005d0:	6843      	ldr	r3, [r0, #4]
  4005d2:	0409      	lsls	r1, r1, #16
  4005d4:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4005d8:	4319      	orrs	r1, r3
  4005da:	6041      	str	r1, [r0, #4]
  4005dc:	4770      	bx	lr

004005de <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4005de:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4005e0:	f643 2499 	movw	r4, #15001	; 0x3a99
  4005e4:	6905      	ldr	r5, [r0, #16]
  4005e6:	f015 0f02 	tst.w	r5, #2
  4005ea:	d103      	bne.n	4005f4 <spi_write+0x16>
		if (!timeout--) {
  4005ec:	3c01      	subs	r4, #1
  4005ee:	d1f9      	bne.n	4005e4 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  4005f0:	2001      	movs	r0, #1
  4005f2:	e00c      	b.n	40060e <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4005f4:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  4005f6:	f014 0f02 	tst.w	r4, #2
  4005fa:	d006      	beq.n	40060a <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4005fc:	0412      	lsls	r2, r2, #16
  4005fe:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400602:	4311      	orrs	r1, r2
		if (uc_last) {
  400604:	b10b      	cbz	r3, 40060a <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400606:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40060a:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40060c:	2000      	movs	r0, #0
}
  40060e:	bc30      	pop	{r4, r5}
  400610:	4770      	bx	lr

00400612 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400612:	b932      	cbnz	r2, 400622 <spi_set_clock_polarity+0x10>
  400614:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400618:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40061a:	f023 0301 	bic.w	r3, r3, #1
  40061e:	6303      	str	r3, [r0, #48]	; 0x30
  400620:	4770      	bx	lr
  400622:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400626:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400628:	f043 0301 	orr.w	r3, r3, #1
  40062c:	6303      	str	r3, [r0, #48]	; 0x30
  40062e:	4770      	bx	lr

00400630 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400630:	b932      	cbnz	r2, 400640 <spi_set_clock_phase+0x10>
  400632:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400636:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400638:	f023 0302 	bic.w	r3, r3, #2
  40063c:	6303      	str	r3, [r0, #48]	; 0x30
  40063e:	4770      	bx	lr
  400640:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400644:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400646:	f043 0302 	orr.w	r3, r3, #2
  40064a:	6303      	str	r3, [r0, #48]	; 0x30
  40064c:	4770      	bx	lr

0040064e <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40064e:	2a04      	cmp	r2, #4
  400650:	d003      	beq.n	40065a <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400652:	b16a      	cbz	r2, 400670 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400654:	2a08      	cmp	r2, #8
  400656:	d016      	beq.n	400686 <spi_configure_cs_behavior+0x38>
  400658:	4770      	bx	lr
  40065a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40065e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400660:	f023 0308 	bic.w	r3, r3, #8
  400664:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400666:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400668:	f043 0304 	orr.w	r3, r3, #4
  40066c:	6303      	str	r3, [r0, #48]	; 0x30
  40066e:	4770      	bx	lr
  400670:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400674:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400676:	f023 0308 	bic.w	r3, r3, #8
  40067a:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  40067c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40067e:	f023 0304 	bic.w	r3, r3, #4
  400682:	6303      	str	r3, [r0, #48]	; 0x30
  400684:	4770      	bx	lr
  400686:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40068a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40068c:	f043 0308 	orr.w	r3, r3, #8
  400690:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  400692:	e7e1      	b.n	400658 <spi_configure_cs_behavior+0xa>

00400694 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400694:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400698:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40069a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  40069e:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4006a0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4006a2:	431a      	orrs	r2, r3
  4006a4:	630a      	str	r2, [r1, #48]	; 0x30
  4006a6:	4770      	bx	lr

004006a8 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4006a8:	1e43      	subs	r3, r0, #1
  4006aa:	4419      	add	r1, r3
  4006ac:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4006b0:	1e43      	subs	r3, r0, #1
  4006b2:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4006b4:	bf94      	ite	ls
  4006b6:	b200      	sxthls	r0, r0
		return -1;
  4006b8:	f04f 30ff 	movhi.w	r0, #4294967295
}
  4006bc:	4770      	bx	lr

004006be <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider){
  4006be:	b17a      	cbz	r2, 4006e0 <spi_set_baudrate_div+0x22>
{
  4006c0:	b410      	push	{r4}
  4006c2:	4614      	mov	r4, r2
  4006c4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;
	}
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4006c8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4006ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4006ce:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4006d0:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4006d2:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4006d6:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4006d8:	2000      	movs	r0, #0
}
  4006da:	f85d 4b04 	ldr.w	r4, [sp], #4
  4006de:	4770      	bx	lr
        return -1;
  4006e0:	f04f 30ff 	mov.w	r0, #4294967295
  4006e4:	4770      	bx	lr

004006e6 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4006e6:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4006e8:	0189      	lsls	r1, r1, #6
  4006ea:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4006ec:	2402      	movs	r4, #2
  4006ee:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4006f0:	f04f 31ff 	mov.w	r1, #4294967295
  4006f4:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4006f6:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4006f8:	605a      	str	r2, [r3, #4]
}
  4006fa:	f85d 4b04 	ldr.w	r4, [sp], #4
  4006fe:	4770      	bx	lr

00400700 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400700:	0189      	lsls	r1, r1, #6
  400702:	2305      	movs	r3, #5
  400704:	5043      	str	r3, [r0, r1]
  400706:	4770      	bx	lr

00400708 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400708:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  40070c:	61ca      	str	r2, [r1, #28]
  40070e:	4770      	bx	lr

00400710 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400710:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400714:	624a      	str	r2, [r1, #36]	; 0x24
  400716:	4770      	bx	lr

00400718 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400718:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  40071c:	6a08      	ldr	r0, [r1, #32]
}
  40071e:	4770      	bx	lr

00400720 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400720:	b4f0      	push	{r4, r5, r6, r7}
  400722:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400724:	2402      	movs	r4, #2
  400726:	9401      	str	r4, [sp, #4]
  400728:	2408      	movs	r4, #8
  40072a:	9402      	str	r4, [sp, #8]
  40072c:	2420      	movs	r4, #32
  40072e:	9403      	str	r4, [sp, #12]
  400730:	2480      	movs	r4, #128	; 0x80
  400732:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400734:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400736:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400738:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  40073a:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  40073e:	d814      	bhi.n	40076a <tc_find_mck_divisor+0x4a>
  400740:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400742:	42a0      	cmp	r0, r4
  400744:	d217      	bcs.n	400776 <tc_find_mck_divisor+0x56>
  400746:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400748:	af01      	add	r7, sp, #4
  40074a:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  40074e:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400752:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400754:	4284      	cmp	r4, r0
  400756:	d30a      	bcc.n	40076e <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400758:	4286      	cmp	r6, r0
  40075a:	d90d      	bls.n	400778 <tc_find_mck_divisor+0x58>
			ul_index++) {
  40075c:	3501      	adds	r5, #1
	for (ul_index = 0;
  40075e:	2d05      	cmp	r5, #5
  400760:	d1f3      	bne.n	40074a <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400762:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400764:	b006      	add	sp, #24
  400766:	bcf0      	pop	{r4, r5, r6, r7}
  400768:	4770      	bx	lr
			return 0;
  40076a:	2000      	movs	r0, #0
  40076c:	e7fa      	b.n	400764 <tc_find_mck_divisor+0x44>
  40076e:	2000      	movs	r0, #0
  400770:	e7f8      	b.n	400764 <tc_find_mck_divisor+0x44>
	return 1;
  400772:	2001      	movs	r0, #1
  400774:	e7f6      	b.n	400764 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400776:	2500      	movs	r5, #0
	if (p_uldiv) {
  400778:	b12a      	cbz	r2, 400786 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  40077a:	a906      	add	r1, sp, #24
  40077c:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400780:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400784:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400786:	2b00      	cmp	r3, #0
  400788:	d0f3      	beq.n	400772 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  40078a:	601d      	str	r5, [r3, #0]
	return 1;
  40078c:	2001      	movs	r0, #1
  40078e:	e7e9      	b.n	400764 <tc_find_mck_divisor+0x44>

00400790 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  400790:	4b01      	ldr	r3, [pc, #4]	; (400798 <gfx_mono_set_framebuffer+0x8>)
  400792:	6018      	str	r0, [r3, #0]
  400794:	4770      	bx	lr
  400796:	bf00      	nop
  400798:	204009f0 	.word	0x204009f0

0040079c <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  40079c:	4b02      	ldr	r3, [pc, #8]	; (4007a8 <gfx_mono_framebuffer_put_byte+0xc>)
  40079e:	681b      	ldr	r3, [r3, #0]
  4007a0:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  4007a4:	5442      	strb	r2, [r0, r1]
  4007a6:	4770      	bx	lr
  4007a8:	204009f0 	.word	0x204009f0

004007ac <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  4007ac:	4b02      	ldr	r3, [pc, #8]	; (4007b8 <gfx_mono_framebuffer_get_byte+0xc>)
  4007ae:	681b      	ldr	r3, [r3, #0]
  4007b0:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  4007b4:	5c40      	ldrb	r0, [r0, r1]
  4007b6:	4770      	bx	lr
  4007b8:	204009f0 	.word	0x204009f0

004007bc <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  4007bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  4007c0:	1884      	adds	r4, r0, r2
  4007c2:	2c80      	cmp	r4, #128	; 0x80
  4007c4:	dd02      	ble.n	4007cc <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  4007c6:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  4007ca:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  4007cc:	b322      	cbz	r2, 400818 <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  4007ce:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  4007d0:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  4007d4:	2601      	movs	r6, #1
  4007d6:	fa06 f101 	lsl.w	r1, r6, r1
  4007da:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  4007dc:	2b01      	cmp	r3, #1
  4007de:	d01d      	beq.n	40081c <gfx_mono_generic_draw_horizontal_line+0x60>
  4007e0:	2b00      	cmp	r3, #0
  4007e2:	d035      	beq.n	400850 <gfx_mono_generic_draw_horizontal_line+0x94>
  4007e4:	2b02      	cmp	r3, #2
  4007e6:	d117      	bne.n	400818 <gfx_mono_generic_draw_horizontal_line+0x5c>
  4007e8:	3801      	subs	r0, #1
  4007ea:	b2c7      	uxtb	r7, r0
  4007ec:	19d4      	adds	r4, r2, r7
  4007ee:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  4007f0:	f8df a090 	ldr.w	sl, [pc, #144]	; 400884 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  4007f4:	f04f 0900 	mov.w	r9, #0
  4007f8:	f8df 808c 	ldr.w	r8, [pc, #140]	; 400888 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4007fc:	4621      	mov	r1, r4
  4007fe:	4628      	mov	r0, r5
  400800:	47d0      	blx	sl
			temp ^= pixelmask;
  400802:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400806:	464b      	mov	r3, r9
  400808:	b2d2      	uxtb	r2, r2
  40080a:	4621      	mov	r1, r4
  40080c:	4628      	mov	r0, r5
  40080e:	47c0      	blx	r8
  400810:	3c01      	subs	r4, #1
  400812:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400814:	42bc      	cmp	r4, r7
  400816:	d1f1      	bne.n	4007fc <gfx_mono_generic_draw_horizontal_line+0x40>
  400818:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40081c:	3801      	subs	r0, #1
  40081e:	b2c7      	uxtb	r7, r0
  400820:	19d4      	adds	r4, r2, r7
  400822:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  400824:	f8df a05c 	ldr.w	sl, [pc, #92]	; 400884 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  400828:	f04f 0900 	mov.w	r9, #0
  40082c:	f8df 8058 	ldr.w	r8, [pc, #88]	; 400888 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400830:	4621      	mov	r1, r4
  400832:	4628      	mov	r0, r5
  400834:	47d0      	blx	sl
			temp |= pixelmask;
  400836:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40083a:	464b      	mov	r3, r9
  40083c:	b2d2      	uxtb	r2, r2
  40083e:	4621      	mov	r1, r4
  400840:	4628      	mov	r0, r5
  400842:	47c0      	blx	r8
  400844:	3c01      	subs	r4, #1
  400846:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400848:	42bc      	cmp	r4, r7
  40084a:	d1f1      	bne.n	400830 <gfx_mono_generic_draw_horizontal_line+0x74>
  40084c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400850:	3801      	subs	r0, #1
  400852:	b2c7      	uxtb	r7, r0
  400854:	19d4      	adds	r4, r2, r7
  400856:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  400858:	f8df 8028 	ldr.w	r8, [pc, #40]	; 400884 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  40085c:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  40085e:	f8df 9028 	ldr.w	r9, [pc, #40]	; 400888 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400862:	4621      	mov	r1, r4
  400864:	4628      	mov	r0, r5
  400866:	47c0      	blx	r8
			temp &= ~pixelmask;
  400868:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40086c:	2300      	movs	r3, #0
  40086e:	b2d2      	uxtb	r2, r2
  400870:	4621      	mov	r1, r4
  400872:	4628      	mov	r0, r5
  400874:	47c8      	blx	r9
  400876:	3c01      	subs	r4, #1
  400878:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40087a:	42bc      	cmp	r4, r7
  40087c:	d1f1      	bne.n	400862 <gfx_mono_generic_draw_horizontal_line+0xa6>
  40087e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400882:	bf00      	nop
  400884:	00400abd 	.word	0x00400abd
  400888:	004009b9 	.word	0x004009b9

0040088c <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  40088c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400890:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  400894:	b18b      	cbz	r3, 4008ba <gfx_mono_generic_draw_filled_rect+0x2e>
  400896:	461c      	mov	r4, r3
  400898:	4690      	mov	r8, r2
  40089a:	4606      	mov	r6, r0
  40089c:	1e4d      	subs	r5, r1, #1
  40089e:	b2ed      	uxtb	r5, r5
  4008a0:	442c      	add	r4, r5
  4008a2:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  4008a4:	f8df 9018 	ldr.w	r9, [pc, #24]	; 4008c0 <gfx_mono_generic_draw_filled_rect+0x34>
  4008a8:	463b      	mov	r3, r7
  4008aa:	4642      	mov	r2, r8
  4008ac:	4621      	mov	r1, r4
  4008ae:	4630      	mov	r0, r6
  4008b0:	47c8      	blx	r9
  4008b2:	3c01      	subs	r4, #1
  4008b4:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  4008b6:	42ac      	cmp	r4, r5
  4008b8:	d1f6      	bne.n	4008a8 <gfx_mono_generic_draw_filled_rect+0x1c>
  4008ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4008be:	bf00      	nop
  4008c0:	004007bd 	.word	0x004007bd

004008c4 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  4008c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4008c8:	b083      	sub	sp, #12
  4008ca:	4604      	mov	r4, r0
  4008cc:	4688      	mov	r8, r1
  4008ce:	4691      	mov	r9, r2
  4008d0:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  4008d2:	7a5b      	ldrb	r3, [r3, #9]
  4008d4:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4008d8:	2100      	movs	r1, #0
  4008da:	9100      	str	r1, [sp, #0]
  4008dc:	4649      	mov	r1, r9
  4008de:	4640      	mov	r0, r8
  4008e0:	4d21      	ldr	r5, [pc, #132]	; (400968 <gfx_mono_draw_char+0xa4>)
  4008e2:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  4008e4:	f89b 3000 	ldrb.w	r3, [fp]
  4008e8:	b113      	cbz	r3, 4008f0 <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  4008ea:	b003      	add	sp, #12
  4008ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  4008f0:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4008f4:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  4008f6:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  4008fa:	bf18      	it	ne
  4008fc:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  4008fe:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  400902:	f89b 700a 	ldrb.w	r7, [fp, #10]
  400906:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  400908:	fb17 f70a 	smulbb	r7, r7, sl
  40090c:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  400910:	f8db 3004 	ldr.w	r3, [fp, #4]
  400914:	fa13 f787 	uxtah	r7, r3, r7
  400918:	e01f      	b.n	40095a <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  40091a:	0064      	lsls	r4, r4, #1
  40091c:	b2e4      	uxtb	r4, r4
  40091e:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  400920:	b2eb      	uxtb	r3, r5
  400922:	429e      	cmp	r6, r3
  400924:	d910      	bls.n	400948 <gfx_mono_draw_char+0x84>
  400926:	b2eb      	uxtb	r3, r5
  400928:	eb08 0003 	add.w	r0, r8, r3
  40092c:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  40092e:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  400932:	bf08      	it	eq
  400934:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  400938:	f014 0f80 	tst.w	r4, #128	; 0x80
  40093c:	d0ed      	beq.n	40091a <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  40093e:	2201      	movs	r2, #1
  400940:	4649      	mov	r1, r9
  400942:	4b0a      	ldr	r3, [pc, #40]	; (40096c <gfx_mono_draw_char+0xa8>)
  400944:	4798      	blx	r3
  400946:	e7e8      	b.n	40091a <gfx_mono_draw_char+0x56>
		inc_y += 1;
  400948:	f109 0901 	add.w	r9, r9, #1
  40094c:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  400950:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  400954:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  400958:	d0c7      	beq.n	4008ea <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  40095a:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  40095e:	2e00      	cmp	r6, #0
  400960:	d0f2      	beq.n	400948 <gfx_mono_draw_char+0x84>
  400962:	2500      	movs	r5, #0
  400964:	462c      	mov	r4, r5
  400966:	e7de      	b.n	400926 <gfx_mono_draw_char+0x62>
  400968:	0040088d 	.word	0x0040088d
  40096c:	00400a59 	.word	0x00400a59

00400970 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  400970:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400974:	4604      	mov	r4, r0
  400976:	4690      	mov	r8, r2
  400978:	461d      	mov	r5, r3
  40097a:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  40097c:	4f0d      	ldr	r7, [pc, #52]	; (4009b4 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  40097e:	460e      	mov	r6, r1
  400980:	e008      	b.n	400994 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  400982:	7a6a      	ldrb	r2, [r5, #9]
  400984:	3201      	adds	r2, #1
  400986:	4442      	add	r2, r8
  400988:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  40098c:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  40098e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  400992:	b16b      	cbz	r3, 4009b0 <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  400994:	7820      	ldrb	r0, [r4, #0]
  400996:	280a      	cmp	r0, #10
  400998:	d0f3      	beq.n	400982 <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  40099a:	280d      	cmp	r0, #13
  40099c:	d0f7      	beq.n	40098e <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  40099e:	462b      	mov	r3, r5
  4009a0:	4642      	mov	r2, r8
  4009a2:	4649      	mov	r1, r9
  4009a4:	47b8      	blx	r7
			x += font->width;
  4009a6:	7a2b      	ldrb	r3, [r5, #8]
  4009a8:	4499      	add	r9, r3
  4009aa:	fa5f f989 	uxtb.w	r9, r9
  4009ae:	e7ee      	b.n	40098e <gfx_mono_draw_string+0x1e>
}
  4009b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4009b4:	004008c5 	.word	0x004008c5

004009b8 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  4009b8:	b570      	push	{r4, r5, r6, lr}
  4009ba:	4604      	mov	r4, r0
  4009bc:	460d      	mov	r5, r1
  4009be:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  4009c0:	b91b      	cbnz	r3, 4009ca <gfx_mono_ssd1306_put_byte+0x12>
  4009c2:	4b0d      	ldr	r3, [pc, #52]	; (4009f8 <gfx_mono_ssd1306_put_byte+0x40>)
  4009c4:	4798      	blx	r3
  4009c6:	42b0      	cmp	r0, r6
  4009c8:	d015      	beq.n	4009f6 <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  4009ca:	4632      	mov	r2, r6
  4009cc:	4629      	mov	r1, r5
  4009ce:	4620      	mov	r0, r4
  4009d0:	4b0a      	ldr	r3, [pc, #40]	; (4009fc <gfx_mono_ssd1306_put_byte+0x44>)
  4009d2:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  4009d4:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4009d8:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  4009dc:	4c08      	ldr	r4, [pc, #32]	; (400a00 <gfx_mono_ssd1306_put_byte+0x48>)
  4009de:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  4009e0:	f3c5 1002 	ubfx	r0, r5, #4, #3
  4009e4:	f040 0010 	orr.w	r0, r0, #16
  4009e8:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  4009ea:	f005 000f 	and.w	r0, r5, #15
  4009ee:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  4009f0:	4630      	mov	r0, r6
  4009f2:	4b04      	ldr	r3, [pc, #16]	; (400a04 <gfx_mono_ssd1306_put_byte+0x4c>)
  4009f4:	4798      	blx	r3
  4009f6:	bd70      	pop	{r4, r5, r6, pc}
  4009f8:	004007ad 	.word	0x004007ad
  4009fc:	0040079d 	.word	0x0040079d
  400a00:	00400ac9 	.word	0x00400ac9
  400a04:	00400ce9 	.word	0x00400ce9

00400a08 <gfx_mono_ssd1306_init>:
{
  400a08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  400a0c:	480d      	ldr	r0, [pc, #52]	; (400a44 <gfx_mono_ssd1306_init+0x3c>)
  400a0e:	4b0e      	ldr	r3, [pc, #56]	; (400a48 <gfx_mono_ssd1306_init+0x40>)
  400a10:	4798      	blx	r3
	ssd1306_init();
  400a12:	4b0e      	ldr	r3, [pc, #56]	; (400a4c <gfx_mono_ssd1306_init+0x44>)
  400a14:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  400a16:	2040      	movs	r0, #64	; 0x40
  400a18:	4b0d      	ldr	r3, [pc, #52]	; (400a50 <gfx_mono_ssd1306_init+0x48>)
  400a1a:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400a1c:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400a1e:	f04f 0801 	mov.w	r8, #1
  400a22:	462f      	mov	r7, r5
  400a24:	4e0b      	ldr	r6, [pc, #44]	; (400a54 <gfx_mono_ssd1306_init+0x4c>)
{
  400a26:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400a28:	4643      	mov	r3, r8
  400a2a:	463a      	mov	r2, r7
  400a2c:	b2e1      	uxtb	r1, r4
  400a2e:	4628      	mov	r0, r5
  400a30:	47b0      	blx	r6
  400a32:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400a34:	2c80      	cmp	r4, #128	; 0x80
  400a36:	d1f7      	bne.n	400a28 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400a38:	3501      	adds	r5, #1
  400a3a:	b2ed      	uxtb	r5, r5
  400a3c:	2d04      	cmp	r5, #4
  400a3e:	d1f2      	bne.n	400a26 <gfx_mono_ssd1306_init+0x1e>
  400a40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400a44:	204009f4 	.word	0x204009f4
  400a48:	00400791 	.word	0x00400791
  400a4c:	00400b09 	.word	0x00400b09
  400a50:	00400ac9 	.word	0x00400ac9
  400a54:	004009b9 	.word	0x004009b9

00400a58 <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  400a58:	09c3      	lsrs	r3, r0, #7
  400a5a:	d12a      	bne.n	400ab2 <gfx_mono_ssd1306_draw_pixel+0x5a>
  400a5c:	291f      	cmp	r1, #31
  400a5e:	d828      	bhi.n	400ab2 <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  400a60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400a64:	4614      	mov	r4, r2
  400a66:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  400a68:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  400a6a:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  400a6e:	2201      	movs	r2, #1
  400a70:	fa02 f701 	lsl.w	r7, r2, r1
  400a74:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  400a78:	4601      	mov	r1, r0
  400a7a:	4630      	mov	r0, r6
  400a7c:	4b0d      	ldr	r3, [pc, #52]	; (400ab4 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  400a7e:	4798      	blx	r3
  400a80:	4602      	mov	r2, r0
	switch (color) {
  400a82:	2c01      	cmp	r4, #1
  400a84:	d009      	beq.n	400a9a <gfx_mono_ssd1306_draw_pixel+0x42>
  400a86:	b164      	cbz	r4, 400aa2 <gfx_mono_ssd1306_draw_pixel+0x4a>
  400a88:	2c02      	cmp	r4, #2
  400a8a:	d00e      	beq.n	400aaa <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  400a8c:	2300      	movs	r3, #0
  400a8e:	4629      	mov	r1, r5
  400a90:	4630      	mov	r0, r6
  400a92:	4c09      	ldr	r4, [pc, #36]	; (400ab8 <gfx_mono_ssd1306_draw_pixel+0x60>)
  400a94:	47a0      	blx	r4
  400a96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  400a9a:	ea48 0200 	orr.w	r2, r8, r0
  400a9e:	b2d2      	uxtb	r2, r2
		break;
  400aa0:	e7f4      	b.n	400a8c <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  400aa2:	ea20 0207 	bic.w	r2, r0, r7
  400aa6:	b2d2      	uxtb	r2, r2
		break;
  400aa8:	e7f0      	b.n	400a8c <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  400aaa:	ea88 0200 	eor.w	r2, r8, r0
  400aae:	b2d2      	uxtb	r2, r2
		break;
  400ab0:	e7ec      	b.n	400a8c <gfx_mono_ssd1306_draw_pixel+0x34>
  400ab2:	4770      	bx	lr
  400ab4:	004007ad 	.word	0x004007ad
  400ab8:	004009b9 	.word	0x004009b9

00400abc <gfx_mono_ssd1306_get_byte>:
{
  400abc:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  400abe:	4b01      	ldr	r3, [pc, #4]	; (400ac4 <gfx_mono_ssd1306_get_byte+0x8>)
  400ac0:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  400ac2:	bd08      	pop	{r3, pc}
  400ac4:	004007ad 	.word	0x004007ad

00400ac8 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  400ac8:	b538      	push	{r3, r4, r5, lr}
  400aca:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400acc:	2208      	movs	r2, #8
  400ace:	4b09      	ldr	r3, [pc, #36]	; (400af4 <ssd1306_write_command+0x2c>)
  400ad0:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400ad2:	4c09      	ldr	r4, [pc, #36]	; (400af8 <ssd1306_write_command+0x30>)
  400ad4:	2101      	movs	r1, #1
  400ad6:	4620      	mov	r0, r4
  400ad8:	4b08      	ldr	r3, [pc, #32]	; (400afc <ssd1306_write_command+0x34>)
  400ada:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  400adc:	2301      	movs	r3, #1
  400ade:	461a      	mov	r2, r3
  400ae0:	4629      	mov	r1, r5
  400ae2:	4620      	mov	r0, r4
  400ae4:	4c06      	ldr	r4, [pc, #24]	; (400b00 <ssd1306_write_command+0x38>)
  400ae6:	47a0      	blx	r4
	delay_us(10);
  400ae8:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400aec:	4b05      	ldr	r3, [pc, #20]	; (400b04 <ssd1306_write_command+0x3c>)
  400aee:	4798      	blx	r3
  400af0:	bd38      	pop	{r3, r4, r5, pc}
  400af2:	bf00      	nop
  400af4:	400e1000 	.word	0x400e1000
  400af8:	40008000 	.word	0x40008000
  400afc:	004005c9 	.word	0x004005c9
  400b00:	004005df 	.word	0x004005df
  400b04:	20400001 	.word	0x20400001

00400b08 <ssd1306_init>:
{
  400b08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400b0c:	4d66      	ldr	r5, [pc, #408]	; (400ca8 <ssd1306_init+0x1a0>)
  400b0e:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  400b12:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400b14:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400b18:	4b64      	ldr	r3, [pc, #400]	; (400cac <ssd1306_init+0x1a4>)
  400b1a:	2708      	movs	r7, #8
  400b1c:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400b1e:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400b22:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400b24:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  400b28:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  400b2a:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400b2c:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400b30:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  400b32:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400b36:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400b38:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  400b3a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400b3e:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  400b40:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400b42:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400b46:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400b48:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400b4a:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400b4e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400b50:	f022 0208 	bic.w	r2, r2, #8
  400b54:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400b56:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400b58:	f022 0208 	bic.w	r2, r2, #8
  400b5c:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400b5e:	601f      	str	r7, [r3, #0]
  400b60:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400b62:	631f      	str	r7, [r3, #48]	; 0x30
  400b64:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400b66:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400ce4 <ssd1306_init+0x1dc>
  400b6a:	2300      	movs	r3, #0
  400b6c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400b70:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b74:	4640      	mov	r0, r8
  400b76:	4c4e      	ldr	r4, [pc, #312]	; (400cb0 <ssd1306_init+0x1a8>)
  400b78:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400b7a:	2300      	movs	r3, #0
  400b7c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400b80:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b84:	4640      	mov	r0, r8
  400b86:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400b88:	2300      	movs	r3, #0
  400b8a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400b8e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b92:	4640      	mov	r0, r8
  400b94:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400b96:	2300      	movs	r3, #0
  400b98:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400b9c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400ba0:	4640      	mov	r0, r8
  400ba2:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400ba4:	2300      	movs	r3, #0
  400ba6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400baa:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400bae:	4640      	mov	r0, r8
  400bb0:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400bb2:	2300      	movs	r3, #0
  400bb4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400bb8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400bbc:	4640      	mov	r0, r8
  400bbe:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400bc0:	4c3c      	ldr	r4, [pc, #240]	; (400cb4 <ssd1306_init+0x1ac>)
  400bc2:	f04f 0902 	mov.w	r9, #2
  400bc6:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  400bca:	f04f 0880 	mov.w	r8, #128	; 0x80
  400bce:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400bd2:	6863      	ldr	r3, [r4, #4]
  400bd4:	f043 0301 	orr.w	r3, r3, #1
  400bd8:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  400bda:	463a      	mov	r2, r7
  400bdc:	2101      	movs	r1, #1
  400bde:	4620      	mov	r0, r4
  400be0:	4b35      	ldr	r3, [pc, #212]	; (400cb8 <ssd1306_init+0x1b0>)
  400be2:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  400be4:	2200      	movs	r2, #0
  400be6:	2101      	movs	r1, #1
  400be8:	4620      	mov	r0, r4
  400bea:	4b34      	ldr	r3, [pc, #208]	; (400cbc <ssd1306_init+0x1b4>)
  400bec:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  400bee:	2200      	movs	r2, #0
  400bf0:	2101      	movs	r1, #1
  400bf2:	4620      	mov	r0, r4
  400bf4:	4b32      	ldr	r3, [pc, #200]	; (400cc0 <ssd1306_init+0x1b8>)
  400bf6:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400bf8:	6863      	ldr	r3, [r4, #4]
  400bfa:	f023 0302 	bic.w	r3, r3, #2
  400bfe:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  400c00:	2200      	movs	r2, #0
  400c02:	2101      	movs	r1, #1
  400c04:	4620      	mov	r0, r4
  400c06:	4b2f      	ldr	r3, [pc, #188]	; (400cc4 <ssd1306_init+0x1bc>)
  400c08:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400c0a:	6863      	ldr	r3, [r4, #4]
  400c0c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400c10:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400c12:	6863      	ldr	r3, [r4, #4]
  400c14:	f043 0310 	orr.w	r3, r3, #16
  400c18:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  400c1a:	492b      	ldr	r1, [pc, #172]	; (400cc8 <ssd1306_init+0x1c0>)
  400c1c:	482b      	ldr	r0, [pc, #172]	; (400ccc <ssd1306_init+0x1c4>)
  400c1e:	4b2c      	ldr	r3, [pc, #176]	; (400cd0 <ssd1306_init+0x1c8>)
  400c20:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  400c22:	b2c2      	uxtb	r2, r0
  400c24:	2101      	movs	r1, #1
  400c26:	4620      	mov	r0, r4
  400c28:	4b2a      	ldr	r3, [pc, #168]	; (400cd4 <ssd1306_init+0x1cc>)
  400c2a:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400c2c:	4620      	mov	r0, r4
  400c2e:	4b2a      	ldr	r3, [pc, #168]	; (400cd8 <ssd1306_init+0x1d0>)
  400c30:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400c32:	2301      	movs	r3, #1
  400c34:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400c36:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  400c38:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400c3c:	4c27      	ldr	r4, [pc, #156]	; (400cdc <ssd1306_init+0x1d4>)
  400c3e:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400c40:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  400c42:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400c46:	47a0      	blx	r4
  400c48:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  400c4a:	20a8      	movs	r0, #168	; 0xa8
  400c4c:	4c24      	ldr	r4, [pc, #144]	; (400ce0 <ssd1306_init+0x1d8>)
  400c4e:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400c50:	201f      	movs	r0, #31
  400c52:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400c54:	20d3      	movs	r0, #211	; 0xd3
  400c56:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  400c58:	2000      	movs	r0, #0
  400c5a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  400c5c:	2040      	movs	r0, #64	; 0x40
  400c5e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400c60:	20a1      	movs	r0, #161	; 0xa1
  400c62:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400c64:	20c8      	movs	r0, #200	; 0xc8
  400c66:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  400c68:	20da      	movs	r0, #218	; 0xda
  400c6a:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400c6c:	4648      	mov	r0, r9
  400c6e:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400c70:	2081      	movs	r0, #129	; 0x81
  400c72:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400c74:	208f      	movs	r0, #143	; 0x8f
  400c76:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  400c78:	20a4      	movs	r0, #164	; 0xa4
  400c7a:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400c7c:	20a6      	movs	r0, #166	; 0xa6
  400c7e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400c80:	20d5      	movs	r0, #213	; 0xd5
  400c82:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400c84:	4640      	mov	r0, r8
  400c86:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  400c88:	208d      	movs	r0, #141	; 0x8d
  400c8a:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400c8c:	2014      	movs	r0, #20
  400c8e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  400c90:	20db      	movs	r0, #219	; 0xdb
  400c92:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400c94:	2040      	movs	r0, #64	; 0x40
  400c96:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  400c98:	20d9      	movs	r0, #217	; 0xd9
  400c9a:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400c9c:	20f1      	movs	r0, #241	; 0xf1
  400c9e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400ca0:	20af      	movs	r0, #175	; 0xaf
  400ca2:	47a0      	blx	r4
  400ca4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400ca8:	400e1200 	.word	0x400e1200
  400cac:	400e1000 	.word	0x400e1000
  400cb0:	004010d1 	.word	0x004010d1
  400cb4:	40008000 	.word	0x40008000
  400cb8:	0040064f 	.word	0x0040064f
  400cbc:	00400613 	.word	0x00400613
  400cc0:	00400631 	.word	0x00400631
  400cc4:	00400695 	.word	0x00400695
  400cc8:	08f0d180 	.word	0x08f0d180
  400ccc:	001e8480 	.word	0x001e8480
  400cd0:	004006a9 	.word	0x004006a9
  400cd4:	004006bf 	.word	0x004006bf
  400cd8:	0040059d 	.word	0x0040059d
  400cdc:	20400001 	.word	0x20400001
  400ce0:	00400ac9 	.word	0x00400ac9
  400ce4:	400e1400 	.word	0x400e1400

00400ce8 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  400ce8:	b538      	push	{r3, r4, r5, lr}
  400cea:	4605      	mov	r5, r0
  400cec:	2208      	movs	r2, #8
  400cee:	4b09      	ldr	r3, [pc, #36]	; (400d14 <ssd1306_write_data+0x2c>)
  400cf0:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400cf2:	4c09      	ldr	r4, [pc, #36]	; (400d18 <ssd1306_write_data+0x30>)
  400cf4:	2101      	movs	r1, #1
  400cf6:	4620      	mov	r0, r4
  400cf8:	4b08      	ldr	r3, [pc, #32]	; (400d1c <ssd1306_write_data+0x34>)
  400cfa:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400cfc:	2301      	movs	r3, #1
  400cfe:	461a      	mov	r2, r3
  400d00:	4629      	mov	r1, r5
  400d02:	4620      	mov	r0, r4
  400d04:	4c06      	ldr	r4, [pc, #24]	; (400d20 <ssd1306_write_data+0x38>)
  400d06:	47a0      	blx	r4
	delay_us(10);
  400d08:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400d0c:	4b05      	ldr	r3, [pc, #20]	; (400d24 <ssd1306_write_data+0x3c>)
  400d0e:	4798      	blx	r3
  400d10:	bd38      	pop	{r3, r4, r5, pc}
  400d12:	bf00      	nop
  400d14:	400e1000 	.word	0x400e1000
  400d18:	40008000 	.word	0x40008000
  400d1c:	004005c9 	.word	0x004005c9
  400d20:	004005df 	.word	0x004005df
  400d24:	20400001 	.word	0x20400001

00400d28 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400d28:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400d2a:	4810      	ldr	r0, [pc, #64]	; (400d6c <sysclk_init+0x44>)
  400d2c:	4b10      	ldr	r3, [pc, #64]	; (400d70 <sysclk_init+0x48>)
  400d2e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400d30:	213e      	movs	r1, #62	; 0x3e
  400d32:	2000      	movs	r0, #0
  400d34:	4b0f      	ldr	r3, [pc, #60]	; (400d74 <sysclk_init+0x4c>)
  400d36:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400d38:	4c0f      	ldr	r4, [pc, #60]	; (400d78 <sysclk_init+0x50>)
  400d3a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400d3c:	2800      	cmp	r0, #0
  400d3e:	d0fc      	beq.n	400d3a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400d40:	4b0e      	ldr	r3, [pc, #56]	; (400d7c <sysclk_init+0x54>)
  400d42:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400d44:	4a0e      	ldr	r2, [pc, #56]	; (400d80 <sysclk_init+0x58>)
  400d46:	4b0f      	ldr	r3, [pc, #60]	; (400d84 <sysclk_init+0x5c>)
  400d48:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400d4a:	4c0f      	ldr	r4, [pc, #60]	; (400d88 <sysclk_init+0x60>)
  400d4c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400d4e:	2800      	cmp	r0, #0
  400d50:	d0fc      	beq.n	400d4c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400d52:	2002      	movs	r0, #2
  400d54:	4b0d      	ldr	r3, [pc, #52]	; (400d8c <sysclk_init+0x64>)
  400d56:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400d58:	2000      	movs	r0, #0
  400d5a:	4b0d      	ldr	r3, [pc, #52]	; (400d90 <sysclk_init+0x68>)
  400d5c:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400d5e:	4b0d      	ldr	r3, [pc, #52]	; (400d94 <sysclk_init+0x6c>)
  400d60:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400d62:	4802      	ldr	r0, [pc, #8]	; (400d6c <sysclk_init+0x44>)
  400d64:	4b02      	ldr	r3, [pc, #8]	; (400d70 <sysclk_init+0x48>)
  400d66:	4798      	blx	r3
  400d68:	bd10      	pop	{r4, pc}
  400d6a:	bf00      	nop
  400d6c:	11e1a300 	.word	0x11e1a300
  400d70:	00401a15 	.word	0x00401a15
  400d74:	0040136d 	.word	0x0040136d
  400d78:	004013c1 	.word	0x004013c1
  400d7c:	004013d1 	.word	0x004013d1
  400d80:	20183f01 	.word	0x20183f01
  400d84:	400e0600 	.word	0x400e0600
  400d88:	004013e1 	.word	0x004013e1
  400d8c:	004012d1 	.word	0x004012d1
  400d90:	00401309 	.word	0x00401309
  400d94:	00401909 	.word	0x00401909

00400d98 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400d98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  400d9c:	b980      	cbnz	r0, 400dc0 <_read+0x28>
  400d9e:	460c      	mov	r4, r1
  400da0:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400da2:	2a00      	cmp	r2, #0
  400da4:	dd0f      	ble.n	400dc6 <_read+0x2e>
  400da6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400da8:	4e08      	ldr	r6, [pc, #32]	; (400dcc <_read+0x34>)
  400daa:	4d09      	ldr	r5, [pc, #36]	; (400dd0 <_read+0x38>)
  400dac:	6830      	ldr	r0, [r6, #0]
  400dae:	4621      	mov	r1, r4
  400db0:	682b      	ldr	r3, [r5, #0]
  400db2:	4798      	blx	r3
		ptr++;
  400db4:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400db6:	42bc      	cmp	r4, r7
  400db8:	d1f8      	bne.n	400dac <_read+0x14>
		nChars++;
	}
	return nChars;
}
  400dba:	4640      	mov	r0, r8
  400dbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400dc0:	f04f 38ff 	mov.w	r8, #4294967295
  400dc4:	e7f9      	b.n	400dba <_read+0x22>
	for (; len > 0; --len) {
  400dc6:	4680      	mov	r8, r0
  400dc8:	e7f7      	b.n	400dba <_read+0x22>
  400dca:	bf00      	nop
  400dcc:	20400d44 	.word	0x20400d44
  400dd0:	20400d3c 	.word	0x20400d3c

00400dd4 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400dd4:	3801      	subs	r0, #1
  400dd6:	2802      	cmp	r0, #2
  400dd8:	d815      	bhi.n	400e06 <_write+0x32>
{
  400dda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400dde:	460e      	mov	r6, r1
  400de0:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400de2:	b19a      	cbz	r2, 400e0c <_write+0x38>
  400de4:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400de6:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400e20 <_write+0x4c>
  400dea:	4f0c      	ldr	r7, [pc, #48]	; (400e1c <_write+0x48>)
  400dec:	f8d8 0000 	ldr.w	r0, [r8]
  400df0:	f815 1b01 	ldrb.w	r1, [r5], #1
  400df4:	683b      	ldr	r3, [r7, #0]
  400df6:	4798      	blx	r3
  400df8:	2800      	cmp	r0, #0
  400dfa:	db0a      	blt.n	400e12 <_write+0x3e>
  400dfc:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  400dfe:	3c01      	subs	r4, #1
  400e00:	d1f4      	bne.n	400dec <_write+0x18>
  400e02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400e06:	f04f 30ff 	mov.w	r0, #4294967295
  400e0a:	4770      	bx	lr
	for (; len != 0; --len) {
  400e0c:	4610      	mov	r0, r2
  400e0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400e12:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400e16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400e1a:	bf00      	nop
  400e1c:	20400d40 	.word	0x20400d40
  400e20:	20400d44 	.word	0x20400d44

00400e24 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400e26:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400e2a:	4b5c      	ldr	r3, [pc, #368]	; (400f9c <board_init+0x178>)
  400e2c:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400e2e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400e32:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400e36:	4b5a      	ldr	r3, [pc, #360]	; (400fa0 <board_init+0x17c>)
  400e38:	2200      	movs	r2, #0
  400e3a:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400e3e:	695a      	ldr	r2, [r3, #20]
  400e40:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400e44:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400e46:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400e4a:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400e4e:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400e52:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400e56:	f007 0007 	and.w	r0, r7, #7
  400e5a:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400e5c:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400e60:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400e64:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400e68:	f3bf 8f4f 	dsb	sy
  400e6c:	f04f 34ff 	mov.w	r4, #4294967295
  400e70:	fa04 fc00 	lsl.w	ip, r4, r0
  400e74:	fa06 f000 	lsl.w	r0, r6, r0
  400e78:	fa04 f40e 	lsl.w	r4, r4, lr
  400e7c:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400e80:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400e82:	463a      	mov	r2, r7
  400e84:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400e86:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400e8a:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400e8e:	3a01      	subs	r2, #1
  400e90:	4423      	add	r3, r4
  400e92:	f1b2 3fff 	cmp.w	r2, #4294967295
  400e96:	d1f6      	bne.n	400e86 <board_init+0x62>
        } while(sets--);
  400e98:	3e01      	subs	r6, #1
  400e9a:	4460      	add	r0, ip
  400e9c:	f1b6 3fff 	cmp.w	r6, #4294967295
  400ea0:	d1ef      	bne.n	400e82 <board_init+0x5e>
  400ea2:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400ea6:	4b3e      	ldr	r3, [pc, #248]	; (400fa0 <board_init+0x17c>)
  400ea8:	695a      	ldr	r2, [r3, #20]
  400eaa:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400eae:	615a      	str	r2, [r3, #20]
  400eb0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400eb4:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400eb8:	4a3a      	ldr	r2, [pc, #232]	; (400fa4 <board_init+0x180>)
  400eba:	493b      	ldr	r1, [pc, #236]	; (400fa8 <board_init+0x184>)
  400ebc:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400ebe:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400ec2:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400ec4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ec8:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400ecc:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400ed0:	f022 0201 	bic.w	r2, r2, #1
  400ed4:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400ed8:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400edc:	f022 0201 	bic.w	r2, r2, #1
  400ee0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400ee4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ee8:	f3bf 8f6f 	isb	sy
  400eec:	200a      	movs	r0, #10
  400eee:	4c2f      	ldr	r4, [pc, #188]	; (400fac <board_init+0x188>)
  400ef0:	47a0      	blx	r4
  400ef2:	200b      	movs	r0, #11
  400ef4:	47a0      	blx	r4
  400ef6:	200c      	movs	r0, #12
  400ef8:	47a0      	blx	r4
  400efa:	2010      	movs	r0, #16
  400efc:	47a0      	blx	r4
  400efe:	2011      	movs	r0, #17
  400f00:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400f02:	4b2b      	ldr	r3, [pc, #172]	; (400fb0 <board_init+0x18c>)
  400f04:	f44f 7280 	mov.w	r2, #256	; 0x100
  400f08:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400f0a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400f0e:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400f10:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400f14:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400f18:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400f1a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400f1e:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400f20:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400f24:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400f26:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400f28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400f2c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400f2e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400f32:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400f34:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400f36:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400f3a:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400f3c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400f40:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400f44:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400f48:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400f4c:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400f4e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400f52:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400f54:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400f56:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400f5a:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400f5c:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400f60:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400f62:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400f64:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400f68:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400f6a:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400f6c:	4a11      	ldr	r2, [pc, #68]	; (400fb4 <board_init+0x190>)
  400f6e:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400f72:	f043 0310 	orr.w	r3, r3, #16
  400f76:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  400f7a:	4b0f      	ldr	r3, [pc, #60]	; (400fb8 <board_init+0x194>)
  400f7c:	2210      	movs	r2, #16
  400f7e:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400f80:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400f84:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400f86:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400f88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400f8c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400f8e:	4311      	orrs	r1, r2
  400f90:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400f92:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400f94:	4311      	orrs	r1, r2
  400f96:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400f98:	605a      	str	r2, [r3, #4]
  400f9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400f9c:	400e1850 	.word	0x400e1850
  400fa0:	e000ed00 	.word	0xe000ed00
  400fa4:	400e0c00 	.word	0x400e0c00
  400fa8:	5a00080c 	.word	0x5a00080c
  400fac:	004013f1 	.word	0x004013f1
  400fb0:	400e1200 	.word	0x400e1200
  400fb4:	40088000 	.word	0x40088000
  400fb8:	400e1000 	.word	0x400e1000

00400fbc <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400fbc:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400fc0:	0053      	lsls	r3, r2, #1
  400fc2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400fc6:	fbb2 f2f3 	udiv	r2, r2, r3
  400fca:	3a01      	subs	r2, #1
  400fcc:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400fd0:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400fd4:	4770      	bx	lr

00400fd6 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400fd6:	6301      	str	r1, [r0, #48]	; 0x30
  400fd8:	4770      	bx	lr

00400fda <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400fda:	6341      	str	r1, [r0, #52]	; 0x34
  400fdc:	4770      	bx	lr

00400fde <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400fde:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400fe0:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400fe4:	d03a      	beq.n	40105c <pio_set_peripheral+0x7e>
  400fe6:	d813      	bhi.n	401010 <pio_set_peripheral+0x32>
  400fe8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400fec:	d025      	beq.n	40103a <pio_set_peripheral+0x5c>
  400fee:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400ff2:	d10a      	bne.n	40100a <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ff4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400ff6:	4313      	orrs	r3, r2
  400ff8:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400ffa:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400ffc:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400ffe:	400b      	ands	r3, r1
  401000:	ea23 0302 	bic.w	r3, r3, r2
  401004:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401006:	6042      	str	r2, [r0, #4]
  401008:	4770      	bx	lr
	switch (ul_type) {
  40100a:	2900      	cmp	r1, #0
  40100c:	d1fb      	bne.n	401006 <pio_set_peripheral+0x28>
  40100e:	4770      	bx	lr
  401010:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  401014:	d021      	beq.n	40105a <pio_set_peripheral+0x7c>
  401016:	d809      	bhi.n	40102c <pio_set_peripheral+0x4e>
  401018:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40101c:	d1f3      	bne.n	401006 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  40101e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401020:	4313      	orrs	r3, r2
  401022:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401024:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401026:	4313      	orrs	r3, r2
  401028:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40102a:	e7ec      	b.n	401006 <pio_set_peripheral+0x28>
	switch (ul_type) {
  40102c:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401030:	d013      	beq.n	40105a <pio_set_peripheral+0x7c>
  401032:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401036:	d010      	beq.n	40105a <pio_set_peripheral+0x7c>
  401038:	e7e5      	b.n	401006 <pio_set_peripheral+0x28>
{
  40103a:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  40103c:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40103e:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401040:	43d3      	mvns	r3, r2
  401042:	4021      	ands	r1, r4
  401044:	461c      	mov	r4, r3
  401046:	4019      	ands	r1, r3
  401048:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  40104a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40104c:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40104e:	400b      	ands	r3, r1
  401050:	4023      	ands	r3, r4
  401052:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  401054:	6042      	str	r2, [r0, #4]
}
  401056:	f85d 4b04 	ldr.w	r4, [sp], #4
  40105a:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  40105c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40105e:	6f01      	ldr	r1, [r0, #112]	; 0x70
  401060:	400b      	ands	r3, r1
  401062:	ea23 0302 	bic.w	r3, r3, r2
  401066:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401068:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40106a:	4313      	orrs	r3, r2
  40106c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40106e:	e7ca      	b.n	401006 <pio_set_peripheral+0x28>

00401070 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401070:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401072:	f012 0f01 	tst.w	r2, #1
  401076:	d10d      	bne.n	401094 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  401078:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40107a:	f012 0f0a 	tst.w	r2, #10
  40107e:	d00b      	beq.n	401098 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  401080:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  401082:	f012 0f02 	tst.w	r2, #2
  401086:	d109      	bne.n	40109c <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  401088:	f012 0f08 	tst.w	r2, #8
  40108c:	d008      	beq.n	4010a0 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  40108e:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  401092:	e005      	b.n	4010a0 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  401094:	6641      	str	r1, [r0, #100]	; 0x64
  401096:	e7f0      	b.n	40107a <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  401098:	6241      	str	r1, [r0, #36]	; 0x24
  40109a:	e7f2      	b.n	401082 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  40109c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  4010a0:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4010a2:	6001      	str	r1, [r0, #0]
  4010a4:	4770      	bx	lr

004010a6 <pio_set_output>:
{
  4010a6:	b410      	push	{r4}
  4010a8:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  4010aa:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4010ac:	b94c      	cbnz	r4, 4010c2 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  4010ae:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  4010b0:	b14b      	cbz	r3, 4010c6 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  4010b2:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  4010b4:	b94a      	cbnz	r2, 4010ca <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  4010b6:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  4010b8:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4010ba:	6001      	str	r1, [r0, #0]
}
  4010bc:	f85d 4b04 	ldr.w	r4, [sp], #4
  4010c0:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  4010c2:	6641      	str	r1, [r0, #100]	; 0x64
  4010c4:	e7f4      	b.n	4010b0 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  4010c6:	6541      	str	r1, [r0, #84]	; 0x54
  4010c8:	e7f4      	b.n	4010b4 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  4010ca:	6301      	str	r1, [r0, #48]	; 0x30
  4010cc:	e7f4      	b.n	4010b8 <pio_set_output+0x12>
	...

004010d0 <pio_configure>:
{
  4010d0:	b570      	push	{r4, r5, r6, lr}
  4010d2:	b082      	sub	sp, #8
  4010d4:	4605      	mov	r5, r0
  4010d6:	4616      	mov	r6, r2
  4010d8:	461c      	mov	r4, r3
	switch (ul_type) {
  4010da:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4010de:	d014      	beq.n	40110a <pio_configure+0x3a>
  4010e0:	d90a      	bls.n	4010f8 <pio_configure+0x28>
  4010e2:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4010e6:	d024      	beq.n	401132 <pio_configure+0x62>
  4010e8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4010ec:	d021      	beq.n	401132 <pio_configure+0x62>
  4010ee:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4010f2:	d017      	beq.n	401124 <pio_configure+0x54>
		return 0;
  4010f4:	2000      	movs	r0, #0
  4010f6:	e01a      	b.n	40112e <pio_configure+0x5e>
	switch (ul_type) {
  4010f8:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4010fc:	d005      	beq.n	40110a <pio_configure+0x3a>
  4010fe:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401102:	d002      	beq.n	40110a <pio_configure+0x3a>
  401104:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401108:	d1f4      	bne.n	4010f4 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  40110a:	4632      	mov	r2, r6
  40110c:	4628      	mov	r0, r5
  40110e:	4b11      	ldr	r3, [pc, #68]	; (401154 <pio_configure+0x84>)
  401110:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401112:	f014 0f01 	tst.w	r4, #1
  401116:	d102      	bne.n	40111e <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  401118:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  40111a:	2001      	movs	r0, #1
  40111c:	e007      	b.n	40112e <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  40111e:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  401120:	2001      	movs	r0, #1
  401122:	e004      	b.n	40112e <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  401124:	461a      	mov	r2, r3
  401126:	4631      	mov	r1, r6
  401128:	4b0b      	ldr	r3, [pc, #44]	; (401158 <pio_configure+0x88>)
  40112a:	4798      	blx	r3
	return 1;
  40112c:	2001      	movs	r0, #1
}
  40112e:	b002      	add	sp, #8
  401130:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401132:	f004 0301 	and.w	r3, r4, #1
  401136:	9300      	str	r3, [sp, #0]
  401138:	f3c4 0380 	ubfx	r3, r4, #2, #1
  40113c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401140:	bf14      	ite	ne
  401142:	2200      	movne	r2, #0
  401144:	2201      	moveq	r2, #1
  401146:	4631      	mov	r1, r6
  401148:	4628      	mov	r0, r5
  40114a:	4c04      	ldr	r4, [pc, #16]	; (40115c <pio_configure+0x8c>)
  40114c:	47a0      	blx	r4
	return 1;
  40114e:	2001      	movs	r0, #1
		break;
  401150:	e7ed      	b.n	40112e <pio_configure+0x5e>
  401152:	bf00      	nop
  401154:	00400fdf 	.word	0x00400fdf
  401158:	00401071 	.word	0x00401071
  40115c:	004010a7 	.word	0x004010a7

00401160 <pio_get_output_data_status>:
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  401160:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401162:	420b      	tst	r3, r1
}
  401164:	bf14      	ite	ne
  401166:	2001      	movne	r0, #1
  401168:	2000      	moveq	r0, #0
  40116a:	4770      	bx	lr

0040116c <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  40116c:	f012 0f10 	tst.w	r2, #16
  401170:	d012      	beq.n	401198 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  401172:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  401176:	f012 0f20 	tst.w	r2, #32
  40117a:	d007      	beq.n	40118c <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  40117c:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  401180:	f012 0f40 	tst.w	r2, #64	; 0x40
  401184:	d005      	beq.n	401192 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  401186:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  40118a:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  40118c:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  401190:	e7f6      	b.n	401180 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  401192:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  401196:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  401198:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  40119c:	4770      	bx	lr

0040119e <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  40119e:	6401      	str	r1, [r0, #64]	; 0x40
  4011a0:	4770      	bx	lr

004011a2 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4011a2:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4011a4:	4770      	bx	lr

004011a6 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4011a6:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4011a8:	4770      	bx	lr
	...

004011ac <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4011ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4011b0:	4604      	mov	r4, r0
  4011b2:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4011b4:	4b0e      	ldr	r3, [pc, #56]	; (4011f0 <pio_handler_process+0x44>)
  4011b6:	4798      	blx	r3
  4011b8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4011ba:	4620      	mov	r0, r4
  4011bc:	4b0d      	ldr	r3, [pc, #52]	; (4011f4 <pio_handler_process+0x48>)
  4011be:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4011c0:	4005      	ands	r5, r0
  4011c2:	d013      	beq.n	4011ec <pio_handler_process+0x40>
  4011c4:	4c0c      	ldr	r4, [pc, #48]	; (4011f8 <pio_handler_process+0x4c>)
  4011c6:	f104 0660 	add.w	r6, r4, #96	; 0x60
  4011ca:	e003      	b.n	4011d4 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4011cc:	42b4      	cmp	r4, r6
  4011ce:	d00d      	beq.n	4011ec <pio_handler_process+0x40>
  4011d0:	3410      	adds	r4, #16
		while (status != 0) {
  4011d2:	b15d      	cbz	r5, 4011ec <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  4011d4:	6820      	ldr	r0, [r4, #0]
  4011d6:	4540      	cmp	r0, r8
  4011d8:	d1f8      	bne.n	4011cc <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4011da:	6861      	ldr	r1, [r4, #4]
  4011dc:	4229      	tst	r1, r5
  4011de:	d0f5      	beq.n	4011cc <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4011e0:	68e3      	ldr	r3, [r4, #12]
  4011e2:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4011e4:	6863      	ldr	r3, [r4, #4]
  4011e6:	ea25 0503 	bic.w	r5, r5, r3
  4011ea:	e7ef      	b.n	4011cc <pio_handler_process+0x20>
  4011ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4011f0:	004011a3 	.word	0x004011a3
  4011f4:	004011a7 	.word	0x004011a7
  4011f8:	20400bf4 	.word	0x20400bf4

004011fc <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4011fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4011fe:	4c18      	ldr	r4, [pc, #96]	; (401260 <pio_handler_set+0x64>)
  401200:	6826      	ldr	r6, [r4, #0]
  401202:	2e06      	cmp	r6, #6
  401204:	d82a      	bhi.n	40125c <pio_handler_set+0x60>
  401206:	f04f 0c00 	mov.w	ip, #0
  40120a:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  40120c:	4f15      	ldr	r7, [pc, #84]	; (401264 <pio_handler_set+0x68>)
  40120e:	e004      	b.n	40121a <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  401210:	3401      	adds	r4, #1
  401212:	b2e4      	uxtb	r4, r4
  401214:	46a4      	mov	ip, r4
  401216:	42a6      	cmp	r6, r4
  401218:	d309      	bcc.n	40122e <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  40121a:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  40121c:	0125      	lsls	r5, r4, #4
  40121e:	597d      	ldr	r5, [r7, r5]
  401220:	428d      	cmp	r5, r1
  401222:	d1f5      	bne.n	401210 <pio_handler_set+0x14>
  401224:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  401228:	686d      	ldr	r5, [r5, #4]
  40122a:	4295      	cmp	r5, r2
  40122c:	d1f0      	bne.n	401210 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  40122e:	4d0d      	ldr	r5, [pc, #52]	; (401264 <pio_handler_set+0x68>)
  401230:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  401234:	eb05 040e 	add.w	r4, r5, lr
  401238:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  40123c:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  40123e:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  401240:	9906      	ldr	r1, [sp, #24]
  401242:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  401244:	3601      	adds	r6, #1
  401246:	4566      	cmp	r6, ip
  401248:	d005      	beq.n	401256 <pio_handler_set+0x5a>
  40124a:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  40124c:	461a      	mov	r2, r3
  40124e:	4b06      	ldr	r3, [pc, #24]	; (401268 <pio_handler_set+0x6c>)
  401250:	4798      	blx	r3

	return 0;
  401252:	2000      	movs	r0, #0
  401254:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  401256:	4902      	ldr	r1, [pc, #8]	; (401260 <pio_handler_set+0x64>)
  401258:	600e      	str	r6, [r1, #0]
  40125a:	e7f6      	b.n	40124a <pio_handler_set+0x4e>
		return 1;
  40125c:	2001      	movs	r0, #1
}
  40125e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401260:	20400c64 	.word	0x20400c64
  401264:	20400bf4 	.word	0x20400bf4
  401268:	0040116d 	.word	0x0040116d

0040126c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40126c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40126e:	210a      	movs	r1, #10
  401270:	4801      	ldr	r0, [pc, #4]	; (401278 <PIOA_Handler+0xc>)
  401272:	4b02      	ldr	r3, [pc, #8]	; (40127c <PIOA_Handler+0x10>)
  401274:	4798      	blx	r3
  401276:	bd08      	pop	{r3, pc}
  401278:	400e0e00 	.word	0x400e0e00
  40127c:	004011ad 	.word	0x004011ad

00401280 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401280:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401282:	210b      	movs	r1, #11
  401284:	4801      	ldr	r0, [pc, #4]	; (40128c <PIOB_Handler+0xc>)
  401286:	4b02      	ldr	r3, [pc, #8]	; (401290 <PIOB_Handler+0x10>)
  401288:	4798      	blx	r3
  40128a:	bd08      	pop	{r3, pc}
  40128c:	400e1000 	.word	0x400e1000
  401290:	004011ad 	.word	0x004011ad

00401294 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401294:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401296:	210c      	movs	r1, #12
  401298:	4801      	ldr	r0, [pc, #4]	; (4012a0 <PIOC_Handler+0xc>)
  40129a:	4b02      	ldr	r3, [pc, #8]	; (4012a4 <PIOC_Handler+0x10>)
  40129c:	4798      	blx	r3
  40129e:	bd08      	pop	{r3, pc}
  4012a0:	400e1200 	.word	0x400e1200
  4012a4:	004011ad 	.word	0x004011ad

004012a8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4012a8:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  4012aa:	2110      	movs	r1, #16
  4012ac:	4801      	ldr	r0, [pc, #4]	; (4012b4 <PIOD_Handler+0xc>)
  4012ae:	4b02      	ldr	r3, [pc, #8]	; (4012b8 <PIOD_Handler+0x10>)
  4012b0:	4798      	blx	r3
  4012b2:	bd08      	pop	{r3, pc}
  4012b4:	400e1400 	.word	0x400e1400
  4012b8:	004011ad 	.word	0x004011ad

004012bc <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4012bc:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  4012be:	2111      	movs	r1, #17
  4012c0:	4801      	ldr	r0, [pc, #4]	; (4012c8 <PIOE_Handler+0xc>)
  4012c2:	4b02      	ldr	r3, [pc, #8]	; (4012cc <PIOE_Handler+0x10>)
  4012c4:	4798      	blx	r3
  4012c6:	bd08      	pop	{r3, pc}
  4012c8:	400e1600 	.word	0x400e1600
  4012cc:	004011ad 	.word	0x004011ad

004012d0 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  4012d0:	2803      	cmp	r0, #3
  4012d2:	d011      	beq.n	4012f8 <pmc_mck_set_division+0x28>
  4012d4:	2804      	cmp	r0, #4
  4012d6:	d012      	beq.n	4012fe <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4012d8:	2802      	cmp	r0, #2
  4012da:	bf0c      	ite	eq
  4012dc:	f44f 7180 	moveq.w	r1, #256	; 0x100
  4012e0:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4012e2:	4a08      	ldr	r2, [pc, #32]	; (401304 <pmc_mck_set_division+0x34>)
  4012e4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4012e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  4012ea:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  4012ec:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4012ee:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012f0:	f013 0f08 	tst.w	r3, #8
  4012f4:	d0fb      	beq.n	4012ee <pmc_mck_set_division+0x1e>
}
  4012f6:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4012f8:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  4012fc:	e7f1      	b.n	4012e2 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4012fe:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  401302:	e7ee      	b.n	4012e2 <pmc_mck_set_division+0x12>
  401304:	400e0600 	.word	0x400e0600

00401308 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401308:	4a17      	ldr	r2, [pc, #92]	; (401368 <pmc_switch_mck_to_pllack+0x60>)
  40130a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40130c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401310:	4318      	orrs	r0, r3
  401312:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401314:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401316:	f013 0f08 	tst.w	r3, #8
  40131a:	d10a      	bne.n	401332 <pmc_switch_mck_to_pllack+0x2a>
  40131c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401320:	4911      	ldr	r1, [pc, #68]	; (401368 <pmc_switch_mck_to_pllack+0x60>)
  401322:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401324:	f012 0f08 	tst.w	r2, #8
  401328:	d103      	bne.n	401332 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40132a:	3b01      	subs	r3, #1
  40132c:	d1f9      	bne.n	401322 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40132e:	2001      	movs	r0, #1
  401330:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401332:	4a0d      	ldr	r2, [pc, #52]	; (401368 <pmc_switch_mck_to_pllack+0x60>)
  401334:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401336:	f023 0303 	bic.w	r3, r3, #3
  40133a:	f043 0302 	orr.w	r3, r3, #2
  40133e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401340:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401342:	f013 0f08 	tst.w	r3, #8
  401346:	d10a      	bne.n	40135e <pmc_switch_mck_to_pllack+0x56>
  401348:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40134c:	4906      	ldr	r1, [pc, #24]	; (401368 <pmc_switch_mck_to_pllack+0x60>)
  40134e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401350:	f012 0f08 	tst.w	r2, #8
  401354:	d105      	bne.n	401362 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401356:	3b01      	subs	r3, #1
  401358:	d1f9      	bne.n	40134e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  40135a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  40135c:	4770      	bx	lr
	return 0;
  40135e:	2000      	movs	r0, #0
  401360:	4770      	bx	lr
  401362:	2000      	movs	r0, #0
  401364:	4770      	bx	lr
  401366:	bf00      	nop
  401368:	400e0600 	.word	0x400e0600

0040136c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40136c:	b9a0      	cbnz	r0, 401398 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40136e:	480e      	ldr	r0, [pc, #56]	; (4013a8 <pmc_switch_mainck_to_xtal+0x3c>)
  401370:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401372:	0209      	lsls	r1, r1, #8
  401374:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401376:	4a0d      	ldr	r2, [pc, #52]	; (4013ac <pmc_switch_mainck_to_xtal+0x40>)
  401378:	401a      	ands	r2, r3
  40137a:	4b0d      	ldr	r3, [pc, #52]	; (4013b0 <pmc_switch_mainck_to_xtal+0x44>)
  40137c:	4313      	orrs	r3, r2
  40137e:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401380:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401382:	4602      	mov	r2, r0
  401384:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401386:	f013 0f01 	tst.w	r3, #1
  40138a:	d0fb      	beq.n	401384 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40138c:	4a06      	ldr	r2, [pc, #24]	; (4013a8 <pmc_switch_mainck_to_xtal+0x3c>)
  40138e:	6a11      	ldr	r1, [r2, #32]
  401390:	4b08      	ldr	r3, [pc, #32]	; (4013b4 <pmc_switch_mainck_to_xtal+0x48>)
  401392:	430b      	orrs	r3, r1
  401394:	6213      	str	r3, [r2, #32]
  401396:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401398:	4903      	ldr	r1, [pc, #12]	; (4013a8 <pmc_switch_mainck_to_xtal+0x3c>)
  40139a:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40139c:	4a06      	ldr	r2, [pc, #24]	; (4013b8 <pmc_switch_mainck_to_xtal+0x4c>)
  40139e:	401a      	ands	r2, r3
  4013a0:	4b06      	ldr	r3, [pc, #24]	; (4013bc <pmc_switch_mainck_to_xtal+0x50>)
  4013a2:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4013a4:	620b      	str	r3, [r1, #32]
  4013a6:	4770      	bx	lr
  4013a8:	400e0600 	.word	0x400e0600
  4013ac:	ffc8fffc 	.word	0xffc8fffc
  4013b0:	00370001 	.word	0x00370001
  4013b4:	01370000 	.word	0x01370000
  4013b8:	fec8fffc 	.word	0xfec8fffc
  4013bc:	01370002 	.word	0x01370002

004013c0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4013c0:	4b02      	ldr	r3, [pc, #8]	; (4013cc <pmc_osc_is_ready_mainck+0xc>)
  4013c2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4013c4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4013c8:	4770      	bx	lr
  4013ca:	bf00      	nop
  4013cc:	400e0600 	.word	0x400e0600

004013d0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4013d0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4013d4:	4b01      	ldr	r3, [pc, #4]	; (4013dc <pmc_disable_pllack+0xc>)
  4013d6:	629a      	str	r2, [r3, #40]	; 0x28
  4013d8:	4770      	bx	lr
  4013da:	bf00      	nop
  4013dc:	400e0600 	.word	0x400e0600

004013e0 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4013e0:	4b02      	ldr	r3, [pc, #8]	; (4013ec <pmc_is_locked_pllack+0xc>)
  4013e2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4013e4:	f000 0002 	and.w	r0, r0, #2
  4013e8:	4770      	bx	lr
  4013ea:	bf00      	nop
  4013ec:	400e0600 	.word	0x400e0600

004013f0 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4013f0:	283f      	cmp	r0, #63	; 0x3f
  4013f2:	d81e      	bhi.n	401432 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  4013f4:	281f      	cmp	r0, #31
  4013f6:	d80c      	bhi.n	401412 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4013f8:	4b11      	ldr	r3, [pc, #68]	; (401440 <pmc_enable_periph_clk+0x50>)
  4013fa:	699a      	ldr	r2, [r3, #24]
  4013fc:	2301      	movs	r3, #1
  4013fe:	4083      	lsls	r3, r0
  401400:	4393      	bics	r3, r2
  401402:	d018      	beq.n	401436 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401404:	2301      	movs	r3, #1
  401406:	fa03 f000 	lsl.w	r0, r3, r0
  40140a:	4b0d      	ldr	r3, [pc, #52]	; (401440 <pmc_enable_periph_clk+0x50>)
  40140c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40140e:	2000      	movs	r0, #0
  401410:	4770      	bx	lr
		ul_id -= 32;
  401412:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401414:	4b0a      	ldr	r3, [pc, #40]	; (401440 <pmc_enable_periph_clk+0x50>)
  401416:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40141a:	2301      	movs	r3, #1
  40141c:	4083      	lsls	r3, r0
  40141e:	4393      	bics	r3, r2
  401420:	d00b      	beq.n	40143a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  401422:	2301      	movs	r3, #1
  401424:	fa03 f000 	lsl.w	r0, r3, r0
  401428:	4b05      	ldr	r3, [pc, #20]	; (401440 <pmc_enable_periph_clk+0x50>)
  40142a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  40142e:	2000      	movs	r0, #0
  401430:	4770      	bx	lr
		return 1;
  401432:	2001      	movs	r0, #1
  401434:	4770      	bx	lr
	return 0;
  401436:	2000      	movs	r0, #0
  401438:	4770      	bx	lr
  40143a:	2000      	movs	r0, #0
}
  40143c:	4770      	bx	lr
  40143e:	bf00      	nop
  401440:	400e0600 	.word	0x400e0600

00401444 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  401444:	4770      	bx	lr
	...

00401448 <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  401448:	4a10      	ldr	r2, [pc, #64]	; (40148c <pmc_enable_waitmode+0x44>)
  40144a:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  40144c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  401450:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
#endif
	PMC->PMC_FSMR = i;
  401454:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  401456:	6a11      	ldr	r1, [r2, #32]
  401458:	4b0d      	ldr	r3, [pc, #52]	; (401490 <pmc_enable_waitmode+0x48>)
  40145a:	430b      	orrs	r3, r1
  40145c:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40145e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401460:	f013 0f08 	tst.w	r3, #8
  401464:	d0fb      	beq.n	40145e <pmc_enable_waitmode+0x16>
  401466:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  __ASM volatile ("nop");
  40146a:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  40146c:	3b01      	subs	r3, #1
  40146e:	d1fc      	bne.n	40146a <pmc_enable_waitmode+0x22>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  401470:	4a06      	ldr	r2, [pc, #24]	; (40148c <pmc_enable_waitmode+0x44>)
  401472:	6a13      	ldr	r3, [r2, #32]
  401474:	f013 0f08 	tst.w	r3, #8
  401478:	d0fb      	beq.n	401472 <pmc_enable_waitmode+0x2a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  40147a:	4a04      	ldr	r2, [pc, #16]	; (40148c <pmc_enable_waitmode+0x44>)
  40147c:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  40147e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  401482:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  401486:	6713      	str	r3, [r2, #112]	; 0x70
  401488:	4770      	bx	lr
  40148a:	bf00      	nop
  40148c:	400e0600 	.word	0x400e0600
  401490:	00370004 	.word	0x00370004

00401494 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  401494:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (sleep_mode) {
  401498:	1e43      	subs	r3, r0, #1
  40149a:	2b04      	cmp	r3, #4
  40149c:	f200 8107 	bhi.w	4016ae <pmc_sleep+0x21a>
  4014a0:	e8df f013 	tbh	[pc, r3, lsl #1]
  4014a4:	00050005 	.word	0x00050005
  4014a8:	00150015 	.word	0x00150015
  4014ac:	00f6      	.short	0x00f6
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  4014ae:	4a81      	ldr	r2, [pc, #516]	; (4016b4 <pmc_sleep+0x220>)
  4014b0:	6913      	ldr	r3, [r2, #16]
  4014b2:	f023 0304 	bic.w	r3, r3, #4
  4014b6:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  4014b8:	2201      	movs	r2, #1
  4014ba:	4b7f      	ldr	r3, [pc, #508]	; (4016b8 <pmc_sleep+0x224>)
  4014bc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4014be:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  4014c2:	b662      	cpsie	i
  __ASM volatile ("dsb");
  4014c4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  4014c8:	bf30      	wfi
  4014ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4014ce:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  4014d0:	2803      	cmp	r0, #3
  4014d2:	bf0c      	ite	eq
  4014d4:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  4014d6:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  4014da:	4b78      	ldr	r3, [pc, #480]	; (4016bc <pmc_sleep+0x228>)
  4014dc:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  4014de:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4014e0:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  4014e4:	2200      	movs	r2, #0
  4014e6:	4b74      	ldr	r3, [pc, #464]	; (4016b8 <pmc_sleep+0x224>)
  4014e8:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  4014ea:	2201      	movs	r2, #1
  4014ec:	4b74      	ldr	r3, [pc, #464]	; (4016c0 <pmc_sleep+0x22c>)
  4014ee:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  4014f0:	4b74      	ldr	r3, [pc, #464]	; (4016c4 <pmc_sleep+0x230>)
  4014f2:	6a1f      	ldr	r7, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  4014f4:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  4014f6:	4a74      	ldr	r2, [pc, #464]	; (4016c8 <pmc_sleep+0x234>)
  4014f8:	f8d2 8000 	ldr.w	r8, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  4014fc:	6a9e      	ldr	r6, [r3, #40]	; 0x28
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  4014fe:	4a73      	ldr	r2, [pc, #460]	; (4016cc <pmc_sleep+0x238>)
  401500:	433a      	orrs	r2, r7
  401502:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  401504:	f005 0903 	and.w	r9, r5, #3
  401508:	f1b9 0f01 	cmp.w	r9, #1
  40150c:	f240 8089 	bls.w	401622 <pmc_sleep+0x18e>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  401510:	f025 0103 	bic.w	r1, r5, #3
  401514:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  401518:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40151a:	461a      	mov	r2, r3
  40151c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40151e:	f013 0f08 	tst.w	r3, #8
  401522:	d0fb      	beq.n	40151c <pmc_sleep+0x88>
	if (mckr & PMC_MCKR_PRES_Msk) {
  401524:	f011 0f70 	tst.w	r1, #112	; 0x70
  401528:	d008      	beq.n	40153c <pmc_sleep+0xa8>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  40152a:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  40152e:	4b65      	ldr	r3, [pc, #404]	; (4016c4 <pmc_sleep+0x230>)
  401530:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401532:	461a      	mov	r2, r3
  401534:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401536:	f013 0f08 	tst.w	r3, #8
  40153a:	d0fb      	beq.n	401534 <pmc_sleep+0xa0>
	pmc_disable_pllack();
  40153c:	4b64      	ldr	r3, [pc, #400]	; (4016d0 <pmc_sleep+0x23c>)
  40153e:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401540:	4a60      	ldr	r2, [pc, #384]	; (4016c4 <pmc_sleep+0x230>)
  401542:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401544:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  401548:	d0fb      	beq.n	401542 <pmc_sleep+0xae>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  40154a:	4a5e      	ldr	r2, [pc, #376]	; (4016c4 <pmc_sleep+0x230>)
  40154c:	6a11      	ldr	r1, [r2, #32]
  40154e:	4b61      	ldr	r3, [pc, #388]	; (4016d4 <pmc_sleep+0x240>)
  401550:	400b      	ands	r3, r1
  401552:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401556:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  401558:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40155a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40155e:	d0fb      	beq.n	401558 <pmc_sleep+0xc4>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  401560:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  401564:	4a58      	ldr	r2, [pc, #352]	; (4016c8 <pmc_sleep+0x234>)
  401566:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  401568:	2c04      	cmp	r4, #4
  40156a:	d05c      	beq.n	401626 <pmc_sleep+0x192>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  40156c:	4c52      	ldr	r4, [pc, #328]	; (4016b8 <pmc_sleep+0x224>)
  40156e:	2301      	movs	r3, #1
  401570:	7023      	strb	r3, [r4, #0]
  401572:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401576:	b662      	cpsie	i

		pmc_enable_waitmode();
  401578:	4b57      	ldr	r3, [pc, #348]	; (4016d8 <pmc_sleep+0x244>)
  40157a:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  40157c:	b672      	cpsid	i
  40157e:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  401582:	2300      	movs	r3, #0
  401584:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  401586:	f017 0f02 	tst.w	r7, #2
  40158a:	d055      	beq.n	401638 <pmc_sleep+0x1a4>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40158c:	4a4d      	ldr	r2, [pc, #308]	; (4016c4 <pmc_sleep+0x230>)
  40158e:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401590:	4952      	ldr	r1, [pc, #328]	; (4016dc <pmc_sleep+0x248>)
  401592:	4019      	ands	r1, r3
  401594:	4b52      	ldr	r3, [pc, #328]	; (4016e0 <pmc_sleep+0x24c>)
  401596:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401598:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40159a:	6a11      	ldr	r1, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  40159c:	4b51      	ldr	r3, [pc, #324]	; (4016e4 <pmc_sleep+0x250>)
  40159e:	400b      	ands	r3, r1
  4015a0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4015a4:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  4015a6:	4b50      	ldr	r3, [pc, #320]	; (4016e8 <pmc_sleep+0x254>)
  4015a8:	4033      	ands	r3, r6
  4015aa:	2b00      	cmp	r3, #0
  4015ac:	d06e      	beq.n	40168c <pmc_sleep+0x1f8>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  4015ae:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  4015b2:	4b44      	ldr	r3, [pc, #272]	; (4016c4 <pmc_sleep+0x230>)
  4015b4:	629e      	str	r6, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  4015b6:	2102      	movs	r1, #2
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  4015b8:	f1b9 0f02 	cmp.w	r9, #2
  4015bc:	d104      	bne.n	4015c8 <pmc_sleep+0x134>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  4015be:	4a41      	ldr	r2, [pc, #260]	; (4016c4 <pmc_sleep+0x230>)
  4015c0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4015c2:	f013 0f02 	tst.w	r3, #2
  4015c6:	d0fb      	beq.n	4015c0 <pmc_sleep+0x12c>
	mckr = PMC->PMC_MCKR;
  4015c8:	4a3e      	ldr	r2, [pc, #248]	; (4016c4 <pmc_sleep+0x230>)
  4015ca:	6b13      	ldr	r3, [r2, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  4015cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  4015d0:	f005 0070 	and.w	r0, r5, #112	; 0x70
  4015d4:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  4015d6:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4015d8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4015da:	f013 0f08 	tst.w	r3, #8
  4015de:	d0fb      	beq.n	4015d8 <pmc_sleep+0x144>
	EFC0->EEFC_FMR = fmr_setting;
  4015e0:	4b39      	ldr	r3, [pc, #228]	; (4016c8 <pmc_sleep+0x234>)
  4015e2:	f8c3 8000 	str.w	r8, [r3]
	PMC->PMC_MCKR = mck_setting;
  4015e6:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  4015ea:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4015ec:	461a      	mov	r2, r3
  4015ee:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4015f0:	f013 0f08 	tst.w	r3, #8
  4015f4:	d0fb      	beq.n	4015ee <pmc_sleep+0x15a>
	while (!(PMC->PMC_SR & pll_sr));
  4015f6:	4a33      	ldr	r2, [pc, #204]	; (4016c4 <pmc_sleep+0x230>)
  4015f8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4015fa:	420b      	tst	r3, r1
  4015fc:	d0fc      	beq.n	4015f8 <pmc_sleep+0x164>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  4015fe:	2200      	movs	r2, #0
  401600:	4b2f      	ldr	r3, [pc, #188]	; (4016c0 <pmc_sleep+0x22c>)
  401602:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  401604:	4b39      	ldr	r3, [pc, #228]	; (4016ec <pmc_sleep+0x258>)
  401606:	681b      	ldr	r3, [r3, #0]
  401608:	b11b      	cbz	r3, 401612 <pmc_sleep+0x17e>
			callback_clocks_restored();
  40160a:	4798      	blx	r3
			callback_clocks_restored = NULL;
  40160c:	2200      	movs	r2, #0
  40160e:	4b37      	ldr	r3, [pc, #220]	; (4016ec <pmc_sleep+0x258>)
  401610:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  401612:	2201      	movs	r2, #1
  401614:	4b28      	ldr	r3, [pc, #160]	; (4016b8 <pmc_sleep+0x224>)
  401616:	701a      	strb	r2, [r3, #0]
  401618:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40161c:	b662      	cpsie	i
  40161e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  401622:	4629      	mov	r1, r5
  401624:	e77e      	b.n	401524 <pmc_sleep+0x90>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401626:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  40162a:	6a11      	ldr	r1, [r2, #32]
  40162c:	4b30      	ldr	r3, [pc, #192]	; (4016f0 <pmc_sleep+0x25c>)
  40162e:	400b      	ands	r3, r1
  401630:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401634:	6213      	str	r3, [r2, #32]
  401636:	e799      	b.n	40156c <pmc_sleep+0xd8>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  401638:	f017 0f01 	tst.w	r7, #1
  40163c:	d0b3      	beq.n	4015a6 <pmc_sleep+0x112>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  40163e:	4b21      	ldr	r3, [pc, #132]	; (4016c4 <pmc_sleep+0x230>)
  401640:	6a1b      	ldr	r3, [r3, #32]
  401642:	f013 0f01 	tst.w	r3, #1
  401646:	d10b      	bne.n	401660 <pmc_sleep+0x1cc>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401648:	491e      	ldr	r1, [pc, #120]	; (4016c4 <pmc_sleep+0x230>)
  40164a:	6a0b      	ldr	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  40164c:	4a29      	ldr	r2, [pc, #164]	; (4016f4 <pmc_sleep+0x260>)
  40164e:	401a      	ands	r2, r3
  401650:	4b29      	ldr	r3, [pc, #164]	; (4016f8 <pmc_sleep+0x264>)
  401652:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401654:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401656:	460a      	mov	r2, r1
  401658:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40165a:	f013 0f01 	tst.w	r3, #1
  40165e:	d0fb      	beq.n	401658 <pmc_sleep+0x1c4>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  401660:	4b18      	ldr	r3, [pc, #96]	; (4016c4 <pmc_sleep+0x230>)
  401662:	6a1b      	ldr	r3, [r3, #32]
  401664:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401668:	d108      	bne.n	40167c <pmc_sleep+0x1e8>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40166a:	4a16      	ldr	r2, [pc, #88]	; (4016c4 <pmc_sleep+0x230>)
  40166c:	6a11      	ldr	r1, [r2, #32]
  40166e:	4b23      	ldr	r3, [pc, #140]	; (4016fc <pmc_sleep+0x268>)
  401670:	430b      	orrs	r3, r1
  401672:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  401674:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401676:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40167a:	d0fb      	beq.n	401674 <pmc_sleep+0x1e0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40167c:	4a11      	ldr	r2, [pc, #68]	; (4016c4 <pmc_sleep+0x230>)
  40167e:	6a11      	ldr	r1, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  401680:	4b18      	ldr	r3, [pc, #96]	; (4016e4 <pmc_sleep+0x250>)
  401682:	400b      	ands	r3, r1
  401684:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401688:	6213      	str	r3, [r2, #32]
  40168a:	e78c      	b.n	4015a6 <pmc_sleep+0x112>
	uint32_t pll_sr = 0;
  40168c:	2100      	movs	r1, #0
  40168e:	e793      	b.n	4015b8 <pmc_sleep+0x124>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  401690:	4a08      	ldr	r2, [pc, #32]	; (4016b4 <pmc_sleep+0x220>)
  401692:	6913      	ldr	r3, [r2, #16]
  401694:	f043 0304 	orr.w	r3, r3, #4
  401698:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  40169a:	4a19      	ldr	r2, [pc, #100]	; (401700 <pmc_sleep+0x26c>)
  40169c:	4b19      	ldr	r3, [pc, #100]	; (401704 <pmc_sleep+0x270>)
  40169e:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  4016a0:	2201      	movs	r2, #1
  4016a2:	4b05      	ldr	r3, [pc, #20]	; (4016b8 <pmc_sleep+0x224>)
  4016a4:	701a      	strb	r2, [r3, #0]
  4016a6:	f3bf 8f5f 	dmb	sy
  4016aa:	b662      	cpsie	i
  __ASM volatile ("wfi");
  4016ac:	bf30      	wfi
  4016ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4016b2:	bf00      	nop
  4016b4:	e000ed00 	.word	0xe000ed00
  4016b8:	20400018 	.word	0x20400018
  4016bc:	00401445 	.word	0x00401445
  4016c0:	20400c68 	.word	0x20400c68
  4016c4:	400e0600 	.word	0x400e0600
  4016c8:	400e0c00 	.word	0x400e0c00
  4016cc:	00370008 	.word	0x00370008
  4016d0:	004013d1 	.word	0x004013d1
  4016d4:	fec8ffff 	.word	0xfec8ffff
  4016d8:	00401449 	.word	0x00401449
  4016dc:	fec8fffc 	.word	0xfec8fffc
  4016e0:	01370002 	.word	0x01370002
  4016e4:	ffc8ff87 	.word	0xffc8ff87
  4016e8:	07ff0000 	.word	0x07ff0000
  4016ec:	20400c6c 	.word	0x20400c6c
  4016f0:	ffc8fffe 	.word	0xffc8fffe
  4016f4:	ffc8fffc 	.word	0xffc8fffc
  4016f8:	00370001 	.word	0x00370001
  4016fc:	01370000 	.word	0x01370000
  401700:	a5000004 	.word	0xa5000004
  401704:	400e1810 	.word	0x400e1810

00401708 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401708:	6943      	ldr	r3, [r0, #20]
  40170a:	f013 0f02 	tst.w	r3, #2
  40170e:	d002      	beq.n	401716 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401710:	61c1      	str	r1, [r0, #28]
	return 0;
  401712:	2000      	movs	r0, #0
  401714:	4770      	bx	lr
		return 1;
  401716:	2001      	movs	r0, #1
}
  401718:	4770      	bx	lr

0040171a <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40171a:	6943      	ldr	r3, [r0, #20]
  40171c:	f013 0f01 	tst.w	r3, #1
  401720:	d003      	beq.n	40172a <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401722:	6983      	ldr	r3, [r0, #24]
  401724:	700b      	strb	r3, [r1, #0]
	return 0;
  401726:	2000      	movs	r0, #0
  401728:	4770      	bx	lr
		return 1;
  40172a:	2001      	movs	r0, #1
}
  40172c:	4770      	bx	lr

0040172e <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  40172e:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401730:	010b      	lsls	r3, r1, #4
  401732:	4293      	cmp	r3, r2
  401734:	d914      	bls.n	401760 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401736:	00c9      	lsls	r1, r1, #3
  401738:	084b      	lsrs	r3, r1, #1
  40173a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  40173e:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  401742:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401744:	1e5c      	subs	r4, r3, #1
  401746:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40174a:	428c      	cmp	r4, r1
  40174c:	d901      	bls.n	401752 <usart_set_async_baudrate+0x24>
		return 1;
  40174e:	2001      	movs	r0, #1
  401750:	e017      	b.n	401782 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  401752:	6841      	ldr	r1, [r0, #4]
  401754:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  401758:	6041      	str	r1, [r0, #4]
  40175a:	e00c      	b.n	401776 <usart_set_async_baudrate+0x48>
		return 1;
  40175c:	2001      	movs	r0, #1
  40175e:	e010      	b.n	401782 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401760:	0859      	lsrs	r1, r3, #1
  401762:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  401766:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  40176a:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40176c:	1e5c      	subs	r4, r3, #1
  40176e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401772:	428c      	cmp	r4, r1
  401774:	d8f2      	bhi.n	40175c <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401776:	0412      	lsls	r2, r2, #16
  401778:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  40177c:	431a      	orrs	r2, r3
  40177e:	6202      	str	r2, [r0, #32]

	return 0;
  401780:	2000      	movs	r0, #0
}
  401782:	f85d 4b04 	ldr.w	r4, [sp], #4
  401786:	4770      	bx	lr

00401788 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401788:	4b08      	ldr	r3, [pc, #32]	; (4017ac <usart_reset+0x24>)
  40178a:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  40178e:	2300      	movs	r3, #0
  401790:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  401792:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401794:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  401796:	2388      	movs	r3, #136	; 0x88
  401798:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40179a:	2324      	movs	r3, #36	; 0x24
  40179c:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  40179e:	f44f 7380 	mov.w	r3, #256	; 0x100
  4017a2:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  4017a4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4017a8:	6003      	str	r3, [r0, #0]
  4017aa:	4770      	bx	lr
  4017ac:	55534100 	.word	0x55534100

004017b0 <usart_init_rs232>:
{
  4017b0:	b570      	push	{r4, r5, r6, lr}
  4017b2:	4605      	mov	r5, r0
  4017b4:	460c      	mov	r4, r1
  4017b6:	4616      	mov	r6, r2
	usart_reset(p_usart);
  4017b8:	4b0f      	ldr	r3, [pc, #60]	; (4017f8 <usart_init_rs232+0x48>)
  4017ba:	4798      	blx	r3
	ul_reg_val = 0;
  4017bc:	2200      	movs	r2, #0
  4017be:	4b0f      	ldr	r3, [pc, #60]	; (4017fc <usart_init_rs232+0x4c>)
  4017c0:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4017c2:	b1a4      	cbz	r4, 4017ee <usart_init_rs232+0x3e>
  4017c4:	4632      	mov	r2, r6
  4017c6:	6821      	ldr	r1, [r4, #0]
  4017c8:	4628      	mov	r0, r5
  4017ca:	4b0d      	ldr	r3, [pc, #52]	; (401800 <usart_init_rs232+0x50>)
  4017cc:	4798      	blx	r3
  4017ce:	4602      	mov	r2, r0
  4017d0:	b978      	cbnz	r0, 4017f2 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4017d2:	6863      	ldr	r3, [r4, #4]
  4017d4:	68a1      	ldr	r1, [r4, #8]
  4017d6:	430b      	orrs	r3, r1
  4017d8:	6921      	ldr	r1, [r4, #16]
  4017da:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4017dc:	68e1      	ldr	r1, [r4, #12]
  4017de:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4017e0:	4906      	ldr	r1, [pc, #24]	; (4017fc <usart_init_rs232+0x4c>)
  4017e2:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  4017e4:	6869      	ldr	r1, [r5, #4]
  4017e6:	430b      	orrs	r3, r1
  4017e8:	606b      	str	r3, [r5, #4]
}
  4017ea:	4610      	mov	r0, r2
  4017ec:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  4017ee:	2201      	movs	r2, #1
  4017f0:	e7fb      	b.n	4017ea <usart_init_rs232+0x3a>
  4017f2:	2201      	movs	r2, #1
  4017f4:	e7f9      	b.n	4017ea <usart_init_rs232+0x3a>
  4017f6:	bf00      	nop
  4017f8:	00401789 	.word	0x00401789
  4017fc:	20400c70 	.word	0x20400c70
  401800:	0040172f 	.word	0x0040172f

00401804 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  401804:	2340      	movs	r3, #64	; 0x40
  401806:	6003      	str	r3, [r0, #0]
  401808:	4770      	bx	lr

0040180a <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  40180a:	2310      	movs	r3, #16
  40180c:	6003      	str	r3, [r0, #0]
  40180e:	4770      	bx	lr

00401810 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401810:	6943      	ldr	r3, [r0, #20]
  401812:	f013 0f02 	tst.w	r3, #2
  401816:	d004      	beq.n	401822 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  401818:	f3c1 0108 	ubfx	r1, r1, #0, #9
  40181c:	61c1      	str	r1, [r0, #28]
	return 0;
  40181e:	2000      	movs	r0, #0
  401820:	4770      	bx	lr
		return 1;
  401822:	2001      	movs	r0, #1
}
  401824:	4770      	bx	lr

00401826 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401826:	6943      	ldr	r3, [r0, #20]
  401828:	f013 0f01 	tst.w	r3, #1
  40182c:	d005      	beq.n	40183a <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40182e:	6983      	ldr	r3, [r0, #24]
  401830:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401834:	600b      	str	r3, [r1, #0]
	return 0;
  401836:	2000      	movs	r0, #0
  401838:	4770      	bx	lr
		return 1;
  40183a:	2001      	movs	r0, #1
}
  40183c:	4770      	bx	lr

0040183e <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40183e:	e7fe      	b.n	40183e <Dummy_Handler>

00401840 <Reset_Handler>:
{
  401840:	b500      	push	{lr}
  401842:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401844:	4b25      	ldr	r3, [pc, #148]	; (4018dc <Reset_Handler+0x9c>)
  401846:	4a26      	ldr	r2, [pc, #152]	; (4018e0 <Reset_Handler+0xa0>)
  401848:	429a      	cmp	r2, r3
  40184a:	d010      	beq.n	40186e <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  40184c:	4b25      	ldr	r3, [pc, #148]	; (4018e4 <Reset_Handler+0xa4>)
  40184e:	4a23      	ldr	r2, [pc, #140]	; (4018dc <Reset_Handler+0x9c>)
  401850:	429a      	cmp	r2, r3
  401852:	d20c      	bcs.n	40186e <Reset_Handler+0x2e>
  401854:	3b01      	subs	r3, #1
  401856:	1a9b      	subs	r3, r3, r2
  401858:	f023 0303 	bic.w	r3, r3, #3
  40185c:	3304      	adds	r3, #4
  40185e:	4413      	add	r3, r2
  401860:	491f      	ldr	r1, [pc, #124]	; (4018e0 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  401862:	f851 0b04 	ldr.w	r0, [r1], #4
  401866:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  40186a:	429a      	cmp	r2, r3
  40186c:	d1f9      	bne.n	401862 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  40186e:	4b1e      	ldr	r3, [pc, #120]	; (4018e8 <Reset_Handler+0xa8>)
  401870:	4a1e      	ldr	r2, [pc, #120]	; (4018ec <Reset_Handler+0xac>)
  401872:	429a      	cmp	r2, r3
  401874:	d20a      	bcs.n	40188c <Reset_Handler+0x4c>
  401876:	3b01      	subs	r3, #1
  401878:	1a9b      	subs	r3, r3, r2
  40187a:	f023 0303 	bic.w	r3, r3, #3
  40187e:	3304      	adds	r3, #4
  401880:	4413      	add	r3, r2
                *pDest++ = 0;
  401882:	2100      	movs	r1, #0
  401884:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401888:	4293      	cmp	r3, r2
  40188a:	d1fb      	bne.n	401884 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40188c:	4a18      	ldr	r2, [pc, #96]	; (4018f0 <Reset_Handler+0xb0>)
  40188e:	4b19      	ldr	r3, [pc, #100]	; (4018f4 <Reset_Handler+0xb4>)
  401890:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401894:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401896:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40189a:	fab3 f383 	clz	r3, r3
  40189e:	095b      	lsrs	r3, r3, #5
  4018a0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4018a2:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4018a4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4018a8:	2200      	movs	r2, #0
  4018aa:	4b13      	ldr	r3, [pc, #76]	; (4018f8 <Reset_Handler+0xb8>)
  4018ac:	701a      	strb	r2, [r3, #0]
	return flags;
  4018ae:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4018b0:	4a12      	ldr	r2, [pc, #72]	; (4018fc <Reset_Handler+0xbc>)
  4018b2:	6813      	ldr	r3, [r2, #0]
  4018b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4018b8:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4018ba:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4018be:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4018c2:	b129      	cbz	r1, 4018d0 <Reset_Handler+0x90>
		cpu_irq_enable();
  4018c4:	2201      	movs	r2, #1
  4018c6:	4b0c      	ldr	r3, [pc, #48]	; (4018f8 <Reset_Handler+0xb8>)
  4018c8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4018ca:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4018ce:	b662      	cpsie	i
        __libc_init_array();
  4018d0:	4b0b      	ldr	r3, [pc, #44]	; (401900 <Reset_Handler+0xc0>)
  4018d2:	4798      	blx	r3
        main();
  4018d4:	4b0b      	ldr	r3, [pc, #44]	; (401904 <Reset_Handler+0xc4>)
  4018d6:	4798      	blx	r3
  4018d8:	e7fe      	b.n	4018d8 <Reset_Handler+0x98>
  4018da:	bf00      	nop
  4018dc:	20400000 	.word	0x20400000
  4018e0:	00409254 	.word	0x00409254
  4018e4:	204009d0 	.word	0x204009d0
  4018e8:	20400d7c 	.word	0x20400d7c
  4018ec:	204009d0 	.word	0x204009d0
  4018f0:	e000ed00 	.word	0xe000ed00
  4018f4:	00400000 	.word	0x00400000
  4018f8:	20400018 	.word	0x20400018
  4018fc:	e000ed88 	.word	0xe000ed88
  401900:	00402b49 	.word	0x00402b49
  401904:	0040260d 	.word	0x0040260d

00401908 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401908:	4b3b      	ldr	r3, [pc, #236]	; (4019f8 <SystemCoreClockUpdate+0xf0>)
  40190a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40190c:	f003 0303 	and.w	r3, r3, #3
  401910:	2b01      	cmp	r3, #1
  401912:	d01d      	beq.n	401950 <SystemCoreClockUpdate+0x48>
  401914:	b183      	cbz	r3, 401938 <SystemCoreClockUpdate+0x30>
  401916:	2b02      	cmp	r3, #2
  401918:	d036      	beq.n	401988 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40191a:	4b37      	ldr	r3, [pc, #220]	; (4019f8 <SystemCoreClockUpdate+0xf0>)
  40191c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40191e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401922:	2b70      	cmp	r3, #112	; 0x70
  401924:	d05f      	beq.n	4019e6 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401926:	4b34      	ldr	r3, [pc, #208]	; (4019f8 <SystemCoreClockUpdate+0xf0>)
  401928:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40192a:	4934      	ldr	r1, [pc, #208]	; (4019fc <SystemCoreClockUpdate+0xf4>)
  40192c:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401930:	680b      	ldr	r3, [r1, #0]
  401932:	40d3      	lsrs	r3, r2
  401934:	600b      	str	r3, [r1, #0]
  401936:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401938:	4b31      	ldr	r3, [pc, #196]	; (401a00 <SystemCoreClockUpdate+0xf8>)
  40193a:	695b      	ldr	r3, [r3, #20]
  40193c:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401940:	bf14      	ite	ne
  401942:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401946:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40194a:	4b2c      	ldr	r3, [pc, #176]	; (4019fc <SystemCoreClockUpdate+0xf4>)
  40194c:	601a      	str	r2, [r3, #0]
  40194e:	e7e4      	b.n	40191a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401950:	4b29      	ldr	r3, [pc, #164]	; (4019f8 <SystemCoreClockUpdate+0xf0>)
  401952:	6a1b      	ldr	r3, [r3, #32]
  401954:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401958:	d003      	beq.n	401962 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40195a:	4a2a      	ldr	r2, [pc, #168]	; (401a04 <SystemCoreClockUpdate+0xfc>)
  40195c:	4b27      	ldr	r3, [pc, #156]	; (4019fc <SystemCoreClockUpdate+0xf4>)
  40195e:	601a      	str	r2, [r3, #0]
  401960:	e7db      	b.n	40191a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401962:	4a29      	ldr	r2, [pc, #164]	; (401a08 <SystemCoreClockUpdate+0x100>)
  401964:	4b25      	ldr	r3, [pc, #148]	; (4019fc <SystemCoreClockUpdate+0xf4>)
  401966:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401968:	4b23      	ldr	r3, [pc, #140]	; (4019f8 <SystemCoreClockUpdate+0xf0>)
  40196a:	6a1b      	ldr	r3, [r3, #32]
  40196c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401970:	2b10      	cmp	r3, #16
  401972:	d005      	beq.n	401980 <SystemCoreClockUpdate+0x78>
  401974:	2b20      	cmp	r3, #32
  401976:	d1d0      	bne.n	40191a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401978:	4a22      	ldr	r2, [pc, #136]	; (401a04 <SystemCoreClockUpdate+0xfc>)
  40197a:	4b20      	ldr	r3, [pc, #128]	; (4019fc <SystemCoreClockUpdate+0xf4>)
  40197c:	601a      	str	r2, [r3, #0]
          break;
  40197e:	e7cc      	b.n	40191a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401980:	4a22      	ldr	r2, [pc, #136]	; (401a0c <SystemCoreClockUpdate+0x104>)
  401982:	4b1e      	ldr	r3, [pc, #120]	; (4019fc <SystemCoreClockUpdate+0xf4>)
  401984:	601a      	str	r2, [r3, #0]
          break;
  401986:	e7c8      	b.n	40191a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401988:	4b1b      	ldr	r3, [pc, #108]	; (4019f8 <SystemCoreClockUpdate+0xf0>)
  40198a:	6a1b      	ldr	r3, [r3, #32]
  40198c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401990:	d016      	beq.n	4019c0 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401992:	4a1c      	ldr	r2, [pc, #112]	; (401a04 <SystemCoreClockUpdate+0xfc>)
  401994:	4b19      	ldr	r3, [pc, #100]	; (4019fc <SystemCoreClockUpdate+0xf4>)
  401996:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401998:	4b17      	ldr	r3, [pc, #92]	; (4019f8 <SystemCoreClockUpdate+0xf0>)
  40199a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40199c:	f003 0303 	and.w	r3, r3, #3
  4019a0:	2b02      	cmp	r3, #2
  4019a2:	d1ba      	bne.n	40191a <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4019a4:	4a14      	ldr	r2, [pc, #80]	; (4019f8 <SystemCoreClockUpdate+0xf0>)
  4019a6:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4019a8:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4019aa:	4814      	ldr	r0, [pc, #80]	; (4019fc <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4019ac:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4019b0:	6803      	ldr	r3, [r0, #0]
  4019b2:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4019b6:	b2d2      	uxtb	r2, r2
  4019b8:	fbb3 f3f2 	udiv	r3, r3, r2
  4019bc:	6003      	str	r3, [r0, #0]
  4019be:	e7ac      	b.n	40191a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4019c0:	4a11      	ldr	r2, [pc, #68]	; (401a08 <SystemCoreClockUpdate+0x100>)
  4019c2:	4b0e      	ldr	r3, [pc, #56]	; (4019fc <SystemCoreClockUpdate+0xf4>)
  4019c4:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4019c6:	4b0c      	ldr	r3, [pc, #48]	; (4019f8 <SystemCoreClockUpdate+0xf0>)
  4019c8:	6a1b      	ldr	r3, [r3, #32]
  4019ca:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4019ce:	2b10      	cmp	r3, #16
  4019d0:	d005      	beq.n	4019de <SystemCoreClockUpdate+0xd6>
  4019d2:	2b20      	cmp	r3, #32
  4019d4:	d1e0      	bne.n	401998 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4019d6:	4a0b      	ldr	r2, [pc, #44]	; (401a04 <SystemCoreClockUpdate+0xfc>)
  4019d8:	4b08      	ldr	r3, [pc, #32]	; (4019fc <SystemCoreClockUpdate+0xf4>)
  4019da:	601a      	str	r2, [r3, #0]
          break;
  4019dc:	e7dc      	b.n	401998 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4019de:	4a0b      	ldr	r2, [pc, #44]	; (401a0c <SystemCoreClockUpdate+0x104>)
  4019e0:	4b06      	ldr	r3, [pc, #24]	; (4019fc <SystemCoreClockUpdate+0xf4>)
  4019e2:	601a      	str	r2, [r3, #0]
          break;
  4019e4:	e7d8      	b.n	401998 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4019e6:	4a05      	ldr	r2, [pc, #20]	; (4019fc <SystemCoreClockUpdate+0xf4>)
  4019e8:	6813      	ldr	r3, [r2, #0]
  4019ea:	4909      	ldr	r1, [pc, #36]	; (401a10 <SystemCoreClockUpdate+0x108>)
  4019ec:	fba1 1303 	umull	r1, r3, r1, r3
  4019f0:	085b      	lsrs	r3, r3, #1
  4019f2:	6013      	str	r3, [r2, #0]
  4019f4:	4770      	bx	lr
  4019f6:	bf00      	nop
  4019f8:	400e0600 	.word	0x400e0600
  4019fc:	2040001c 	.word	0x2040001c
  401a00:	400e1810 	.word	0x400e1810
  401a04:	00b71b00 	.word	0x00b71b00
  401a08:	003d0900 	.word	0x003d0900
  401a0c:	007a1200 	.word	0x007a1200
  401a10:	aaaaaaab 	.word	0xaaaaaaab

00401a14 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401a14:	4b16      	ldr	r3, [pc, #88]	; (401a70 <system_init_flash+0x5c>)
  401a16:	4298      	cmp	r0, r3
  401a18:	d913      	bls.n	401a42 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401a1a:	4b16      	ldr	r3, [pc, #88]	; (401a74 <system_init_flash+0x60>)
  401a1c:	4298      	cmp	r0, r3
  401a1e:	d915      	bls.n	401a4c <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401a20:	4b15      	ldr	r3, [pc, #84]	; (401a78 <system_init_flash+0x64>)
  401a22:	4298      	cmp	r0, r3
  401a24:	d916      	bls.n	401a54 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401a26:	4b15      	ldr	r3, [pc, #84]	; (401a7c <system_init_flash+0x68>)
  401a28:	4298      	cmp	r0, r3
  401a2a:	d917      	bls.n	401a5c <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401a2c:	4b14      	ldr	r3, [pc, #80]	; (401a80 <system_init_flash+0x6c>)
  401a2e:	4298      	cmp	r0, r3
  401a30:	d918      	bls.n	401a64 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  401a32:	4b14      	ldr	r3, [pc, #80]	; (401a84 <system_init_flash+0x70>)
  401a34:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401a36:	bf94      	ite	ls
  401a38:	4a13      	ldrls	r2, [pc, #76]	; (401a88 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401a3a:	4a14      	ldrhi	r2, [pc, #80]	; (401a8c <system_init_flash+0x78>)
  401a3c:	4b14      	ldr	r3, [pc, #80]	; (401a90 <system_init_flash+0x7c>)
  401a3e:	601a      	str	r2, [r3, #0]
  401a40:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401a42:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401a46:	4b12      	ldr	r3, [pc, #72]	; (401a90 <system_init_flash+0x7c>)
  401a48:	601a      	str	r2, [r3, #0]
  401a4a:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401a4c:	4a11      	ldr	r2, [pc, #68]	; (401a94 <system_init_flash+0x80>)
  401a4e:	4b10      	ldr	r3, [pc, #64]	; (401a90 <system_init_flash+0x7c>)
  401a50:	601a      	str	r2, [r3, #0]
  401a52:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401a54:	4a10      	ldr	r2, [pc, #64]	; (401a98 <system_init_flash+0x84>)
  401a56:	4b0e      	ldr	r3, [pc, #56]	; (401a90 <system_init_flash+0x7c>)
  401a58:	601a      	str	r2, [r3, #0]
  401a5a:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401a5c:	4a0f      	ldr	r2, [pc, #60]	; (401a9c <system_init_flash+0x88>)
  401a5e:	4b0c      	ldr	r3, [pc, #48]	; (401a90 <system_init_flash+0x7c>)
  401a60:	601a      	str	r2, [r3, #0]
  401a62:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401a64:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401a68:	4b09      	ldr	r3, [pc, #36]	; (401a90 <system_init_flash+0x7c>)
  401a6a:	601a      	str	r2, [r3, #0]
  401a6c:	4770      	bx	lr
  401a6e:	bf00      	nop
  401a70:	015ef3bf 	.word	0x015ef3bf
  401a74:	02bde77f 	.word	0x02bde77f
  401a78:	041cdb3f 	.word	0x041cdb3f
  401a7c:	057bceff 	.word	0x057bceff
  401a80:	06dac2bf 	.word	0x06dac2bf
  401a84:	0839b67f 	.word	0x0839b67f
  401a88:	04000500 	.word	0x04000500
  401a8c:	04000600 	.word	0x04000600
  401a90:	400e0c00 	.word	0x400e0c00
  401a94:	04000100 	.word	0x04000100
  401a98:	04000200 	.word	0x04000200
  401a9c:	04000300 	.word	0x04000300

00401aa0 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401aa0:	4b0a      	ldr	r3, [pc, #40]	; (401acc <_sbrk+0x2c>)
  401aa2:	681b      	ldr	r3, [r3, #0]
  401aa4:	b153      	cbz	r3, 401abc <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401aa6:	4b09      	ldr	r3, [pc, #36]	; (401acc <_sbrk+0x2c>)
  401aa8:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401aaa:	181a      	adds	r2, r3, r0
  401aac:	4908      	ldr	r1, [pc, #32]	; (401ad0 <_sbrk+0x30>)
  401aae:	4291      	cmp	r1, r2
  401ab0:	db08      	blt.n	401ac4 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401ab2:	4610      	mov	r0, r2
  401ab4:	4a05      	ldr	r2, [pc, #20]	; (401acc <_sbrk+0x2c>)
  401ab6:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401ab8:	4618      	mov	r0, r3
  401aba:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401abc:	4a05      	ldr	r2, [pc, #20]	; (401ad4 <_sbrk+0x34>)
  401abe:	4b03      	ldr	r3, [pc, #12]	; (401acc <_sbrk+0x2c>)
  401ac0:	601a      	str	r2, [r3, #0]
  401ac2:	e7f0      	b.n	401aa6 <_sbrk+0x6>
		return (caddr_t) -1;	
  401ac4:	f04f 30ff 	mov.w	r0, #4294967295
}
  401ac8:	4770      	bx	lr
  401aca:	bf00      	nop
  401acc:	20400c74 	.word	0x20400c74
  401ad0:	2045fffc 	.word	0x2045fffc
  401ad4:	20402f80 	.word	0x20402f80

00401ad8 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401ad8:	f04f 30ff 	mov.w	r0, #4294967295
  401adc:	4770      	bx	lr

00401ade <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401ade:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401ae2:	604b      	str	r3, [r1, #4]

	return 0;
}
  401ae4:	2000      	movs	r0, #0
  401ae6:	4770      	bx	lr

00401ae8 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401ae8:	2001      	movs	r0, #1
  401aea:	4770      	bx	lr

00401aec <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401aec:	2000      	movs	r0, #0
  401aee:	4770      	bx	lr

00401af0 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  401af0:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  401af2:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  401af4:	689a      	ldr	r2, [r3, #8]
  401af6:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  401af8:	689a      	ldr	r2, [r3, #8]
  401afa:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  401afc:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  401afe:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  401b00:	6803      	ldr	r3, [r0, #0]
  401b02:	3301      	adds	r3, #1
  401b04:	6003      	str	r3, [r0, #0]
  401b06:	4770      	bx	lr

00401b08 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  401b08:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  401b0a:	6842      	ldr	r2, [r0, #4]
  401b0c:	6881      	ldr	r1, [r0, #8]
  401b0e:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  401b10:	6882      	ldr	r2, [r0, #8]
  401b12:	6841      	ldr	r1, [r0, #4]
  401b14:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  401b16:	685a      	ldr	r2, [r3, #4]
  401b18:	4290      	cmp	r0, r2
  401b1a:	d005      	beq.n	401b28 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  401b1c:	2200      	movs	r2, #0
  401b1e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  401b20:	6818      	ldr	r0, [r3, #0]
  401b22:	3801      	subs	r0, #1
  401b24:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  401b26:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  401b28:	6882      	ldr	r2, [r0, #8]
  401b2a:	605a      	str	r2, [r3, #4]
  401b2c:	e7f6      	b.n	401b1c <uxListRemove+0x14>
	...

00401b30 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
  401b30:	4b06      	ldr	r3, [pc, #24]	; (401b4c <pxCurrentTCBConst2>)
  401b32:	6819      	ldr	r1, [r3, #0]
  401b34:	6808      	ldr	r0, [r1, #0]
  401b36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401b3a:	f380 8809 	msr	PSP, r0
  401b3e:	f3bf 8f6f 	isb	sy
  401b42:	f04f 0000 	mov.w	r0, #0
  401b46:	f380 8811 	msr	BASEPRI, r0
  401b4a:	4770      	bx	lr

00401b4c <pxCurrentTCBConst2>:
  401b4c:	20400c78 	.word	0x20400c78
  401b50:	4770      	bx	lr
  401b52:	bf00      	nop

00401b54 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
  401b54:	f3ef 8009 	mrs	r0, PSP
  401b58:	f3bf 8f6f 	isb	sy
  401b5c:	4b15      	ldr	r3, [pc, #84]	; (401bb4 <pxCurrentTCBConst>)
  401b5e:	681a      	ldr	r2, [r3, #0]
  401b60:	f01e 0f10 	tst.w	lr, #16
  401b64:	bf08      	it	eq
  401b66:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  401b6a:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401b6e:	6010      	str	r0, [r2, #0]
  401b70:	f84d 3d04 	str.w	r3, [sp, #-4]!
  401b74:	f04f 0080 	mov.w	r0, #128	; 0x80
  401b78:	b672      	cpsid	i
  401b7a:	f380 8811 	msr	BASEPRI, r0
  401b7e:	f3bf 8f4f 	dsb	sy
  401b82:	f3bf 8f6f 	isb	sy
  401b86:	b662      	cpsie	i
  401b88:	f000 f8f0 	bl	401d6c <vTaskSwitchContext>
  401b8c:	f04f 0000 	mov.w	r0, #0
  401b90:	f380 8811 	msr	BASEPRI, r0
  401b94:	bc08      	pop	{r3}
  401b96:	6819      	ldr	r1, [r3, #0]
  401b98:	6808      	ldr	r0, [r1, #0]
  401b9a:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401b9e:	f01e 0f10 	tst.w	lr, #16
  401ba2:	bf08      	it	eq
  401ba4:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  401ba8:	f380 8809 	msr	PSP, r0
  401bac:	f3bf 8f6f 	isb	sy
  401bb0:	4770      	bx	lr
  401bb2:	bf00      	nop

00401bb4 <pxCurrentTCBConst>:
  401bb4:	20400c78 	.word	0x20400c78
  401bb8:	4770      	bx	lr
  401bba:	bf00      	nop

00401bbc <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
  401bbc:	b508      	push	{r3, lr}

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
  401bbe:	f3ef 8311 	mrs	r3, BASEPRI
  401bc2:	f04f 0280 	mov.w	r2, #128	; 0x80
  401bc6:	b672      	cpsid	i
  401bc8:	f382 8811 	msr	BASEPRI, r2
  401bcc:	f3bf 8f6f 	isb	sy
  401bd0:	f3bf 8f4f 	dsb	sy
  401bd4:	b662      	cpsie	i
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
  401bd6:	4b05      	ldr	r3, [pc, #20]	; (401bec <SysTick_Handler+0x30>)
  401bd8:	4798      	blx	r3
  401bda:	b118      	cbz	r0, 401be4 <SysTick_Handler+0x28>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  401bdc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401be0:	4b03      	ldr	r3, [pc, #12]	; (401bf0 <SysTick_Handler+0x34>)
  401be2:	601a      	str	r2, [r3, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  401be4:	2300      	movs	r3, #0
  401be6:	f383 8811 	msr	BASEPRI, r3
  401bea:	bd08      	pop	{r3, pc}
  401bec:	00401c21 	.word	0x00401c21
  401bf0:	e000ed04 	.word	0xe000ed04

00401bf4 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401bf4:	4b08      	ldr	r3, [pc, #32]	; (401c18 <prvResetNextTaskUnblockTime+0x24>)
  401bf6:	681b      	ldr	r3, [r3, #0]
  401bf8:	681b      	ldr	r3, [r3, #0]
  401bfa:	b13b      	cbz	r3, 401c0c <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  401bfc:	4b06      	ldr	r3, [pc, #24]	; (401c18 <prvResetNextTaskUnblockTime+0x24>)
  401bfe:	681b      	ldr	r3, [r3, #0]
  401c00:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  401c02:	68db      	ldr	r3, [r3, #12]
  401c04:	685a      	ldr	r2, [r3, #4]
  401c06:	4b05      	ldr	r3, [pc, #20]	; (401c1c <prvResetNextTaskUnblockTime+0x28>)
  401c08:	601a      	str	r2, [r3, #0]
  401c0a:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  401c0c:	f04f 32ff 	mov.w	r2, #4294967295
  401c10:	4b02      	ldr	r3, [pc, #8]	; (401c1c <prvResetNextTaskUnblockTime+0x28>)
  401c12:	601a      	str	r2, [r3, #0]
  401c14:	4770      	bx	lr
  401c16:	bf00      	nop
  401c18:	20400c7c 	.word	0x20400c7c
  401c1c:	20400cf4 	.word	0x20400cf4

00401c20 <xTaskIncrementTick>:
{
  401c20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401c24:	4b42      	ldr	r3, [pc, #264]	; (401d30 <xTaskIncrementTick+0x110>)
  401c26:	681b      	ldr	r3, [r3, #0]
  401c28:	2b00      	cmp	r3, #0
  401c2a:	d178      	bne.n	401d1e <xTaskIncrementTick+0xfe>
		++xTickCount;
  401c2c:	4b41      	ldr	r3, [pc, #260]	; (401d34 <xTaskIncrementTick+0x114>)
  401c2e:	681a      	ldr	r2, [r3, #0]
  401c30:	3201      	adds	r2, #1
  401c32:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  401c34:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
  401c36:	b9d6      	cbnz	r6, 401c6e <xTaskIncrementTick+0x4e>
				taskSWITCH_DELAYED_LISTS();
  401c38:	4b3f      	ldr	r3, [pc, #252]	; (401d38 <xTaskIncrementTick+0x118>)
  401c3a:	681b      	ldr	r3, [r3, #0]
  401c3c:	681b      	ldr	r3, [r3, #0]
  401c3e:	b153      	cbz	r3, 401c56 <xTaskIncrementTick+0x36>
	__asm volatile
  401c40:	f04f 0380 	mov.w	r3, #128	; 0x80
  401c44:	b672      	cpsid	i
  401c46:	f383 8811 	msr	BASEPRI, r3
  401c4a:	f3bf 8f6f 	isb	sy
  401c4e:	f3bf 8f4f 	dsb	sy
  401c52:	b662      	cpsie	i
  401c54:	e7fe      	b.n	401c54 <xTaskIncrementTick+0x34>
  401c56:	4a38      	ldr	r2, [pc, #224]	; (401d38 <xTaskIncrementTick+0x118>)
  401c58:	6811      	ldr	r1, [r2, #0]
  401c5a:	4b38      	ldr	r3, [pc, #224]	; (401d3c <xTaskIncrementTick+0x11c>)
  401c5c:	6818      	ldr	r0, [r3, #0]
  401c5e:	6010      	str	r0, [r2, #0]
  401c60:	6019      	str	r1, [r3, #0]
  401c62:	4a37      	ldr	r2, [pc, #220]	; (401d40 <xTaskIncrementTick+0x120>)
  401c64:	6813      	ldr	r3, [r2, #0]
  401c66:	3301      	adds	r3, #1
  401c68:	6013      	str	r3, [r2, #0]
  401c6a:	4b36      	ldr	r3, [pc, #216]	; (401d44 <xTaskIncrementTick+0x124>)
  401c6c:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
  401c6e:	4b36      	ldr	r3, [pc, #216]	; (401d48 <xTaskIncrementTick+0x128>)
  401c70:	681b      	ldr	r3, [r3, #0]
  401c72:	429e      	cmp	r6, r3
  401c74:	d218      	bcs.n	401ca8 <xTaskIncrementTick+0x88>
BaseType_t xSwitchRequired = pdFALSE;
  401c76:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  401c78:	4b34      	ldr	r3, [pc, #208]	; (401d4c <xTaskIncrementTick+0x12c>)
  401c7a:	681b      	ldr	r3, [r3, #0]
  401c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401c7e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401c82:	4a33      	ldr	r2, [pc, #204]	; (401d50 <xTaskIncrementTick+0x130>)
  401c84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  401c88:	2b02      	cmp	r3, #2
  401c8a:	bf28      	it	cs
  401c8c:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  401c8e:	4b31      	ldr	r3, [pc, #196]	; (401d54 <xTaskIncrementTick+0x134>)
  401c90:	681b      	ldr	r3, [r3, #0]
  401c92:	b90b      	cbnz	r3, 401c98 <xTaskIncrementTick+0x78>
				vApplicationTickHook();
  401c94:	4b30      	ldr	r3, [pc, #192]	; (401d58 <xTaskIncrementTick+0x138>)
  401c96:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  401c98:	4b30      	ldr	r3, [pc, #192]	; (401d5c <xTaskIncrementTick+0x13c>)
  401c9a:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  401c9c:	2b00      	cmp	r3, #0
}
  401c9e:	bf0c      	ite	eq
  401ca0:	4620      	moveq	r0, r4
  401ca2:	2001      	movne	r0, #1
  401ca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401ca8:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401caa:	f8df 908c 	ldr.w	r9, [pc, #140]	; 401d38 <xTaskIncrementTick+0x118>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401cae:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 401d68 <xTaskIncrementTick+0x148>
						prvAddTaskToReadyList( pxTCB );
  401cb2:	4f2b      	ldr	r7, [pc, #172]	; (401d60 <xTaskIncrementTick+0x140>)
  401cb4:	e01f      	b.n	401cf6 <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = portMAX_DELAY;
  401cb6:	f04f 32ff 	mov.w	r2, #4294967295
  401cba:	4b23      	ldr	r3, [pc, #140]	; (401d48 <xTaskIncrementTick+0x128>)
  401cbc:	601a      	str	r2, [r3, #0]
						break;
  401cbe:	e7db      	b.n	401c78 <xTaskIncrementTick+0x58>
							xNextTaskUnblockTime = xItemValue;
  401cc0:	4a21      	ldr	r2, [pc, #132]	; (401d48 <xTaskIncrementTick+0x128>)
  401cc2:	6013      	str	r3, [r2, #0]
							break;
  401cc4:	e7d8      	b.n	401c78 <xTaskIncrementTick+0x58>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401cc6:	f105 0018 	add.w	r0, r5, #24
  401cca:	47c0      	blx	r8
						prvAddTaskToReadyList( pxTCB );
  401ccc:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  401cce:	683a      	ldr	r2, [r7, #0]
  401cd0:	2301      	movs	r3, #1
  401cd2:	4083      	lsls	r3, r0
  401cd4:	4313      	orrs	r3, r2
  401cd6:	603b      	str	r3, [r7, #0]
  401cd8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401cdc:	4651      	mov	r1, sl
  401cde:	4b1c      	ldr	r3, [pc, #112]	; (401d50 <xTaskIncrementTick+0x130>)
  401ce0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401ce4:	4b1f      	ldr	r3, [pc, #124]	; (401d64 <xTaskIncrementTick+0x144>)
  401ce6:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401ce8:	4b18      	ldr	r3, [pc, #96]	; (401d4c <xTaskIncrementTick+0x12c>)
  401cea:	681b      	ldr	r3, [r3, #0]
  401cec:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  401cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  401cf0:	429a      	cmp	r2, r3
  401cf2:	bf28      	it	cs
  401cf4:	2401      	movcs	r4, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401cf6:	f8d9 3000 	ldr.w	r3, [r9]
  401cfa:	681b      	ldr	r3, [r3, #0]
  401cfc:	2b00      	cmp	r3, #0
  401cfe:	d0da      	beq.n	401cb6 <xTaskIncrementTick+0x96>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  401d00:	f8d9 3000 	ldr.w	r3, [r9]
  401d04:	68db      	ldr	r3, [r3, #12]
  401d06:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  401d08:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
  401d0a:	429e      	cmp	r6, r3
  401d0c:	d3d8      	bcc.n	401cc0 <xTaskIncrementTick+0xa0>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401d0e:	f105 0a04 	add.w	sl, r5, #4
  401d12:	4650      	mov	r0, sl
  401d14:	47c0      	blx	r8
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  401d16:	6aab      	ldr	r3, [r5, #40]	; 0x28
  401d18:	2b00      	cmp	r3, #0
  401d1a:	d1d4      	bne.n	401cc6 <xTaskIncrementTick+0xa6>
  401d1c:	e7d6      	b.n	401ccc <xTaskIncrementTick+0xac>
		++uxPendedTicks;
  401d1e:	4a0d      	ldr	r2, [pc, #52]	; (401d54 <xTaskIncrementTick+0x134>)
  401d20:	6813      	ldr	r3, [r2, #0]
  401d22:	3301      	adds	r3, #1
  401d24:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  401d26:	4b0c      	ldr	r3, [pc, #48]	; (401d58 <xTaskIncrementTick+0x138>)
  401d28:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  401d2a:	2400      	movs	r4, #0
  401d2c:	e7b4      	b.n	401c98 <xTaskIncrementTick+0x78>
  401d2e:	bf00      	nop
  401d30:	20400cec 	.word	0x20400cec
  401d34:	20400cfc 	.word	0x20400cfc
  401d38:	20400c7c 	.word	0x20400c7c
  401d3c:	20400c80 	.word	0x20400c80
  401d40:	20400cf8 	.word	0x20400cf8
  401d44:	00401bf5 	.word	0x00401bf5
  401d48:	20400cf4 	.word	0x20400cf4
  401d4c:	20400c78 	.word	0x20400c78
  401d50:	20400c84 	.word	0x20400c84
  401d54:	20400ce8 	.word	0x20400ce8
  401d58:	004020d9 	.word	0x004020d9
  401d5c:	20400d00 	.word	0x20400d00
  401d60:	20400cf0 	.word	0x20400cf0
  401d64:	00401af1 	.word	0x00401af1
  401d68:	00401b09 	.word	0x00401b09

00401d6c <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  401d6c:	4b2d      	ldr	r3, [pc, #180]	; (401e24 <vTaskSwitchContext+0xb8>)
  401d6e:	681b      	ldr	r3, [r3, #0]
  401d70:	2b00      	cmp	r3, #0
  401d72:	d12c      	bne.n	401dce <vTaskSwitchContext+0x62>
{
  401d74:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  401d76:	2200      	movs	r2, #0
  401d78:	4b2b      	ldr	r3, [pc, #172]	; (401e28 <vTaskSwitchContext+0xbc>)
  401d7a:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  401d7c:	4b2b      	ldr	r3, [pc, #172]	; (401e2c <vTaskSwitchContext+0xc0>)
  401d7e:	681b      	ldr	r3, [r3, #0]
  401d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401d82:	681a      	ldr	r2, [r3, #0]
  401d84:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  401d88:	d103      	bne.n	401d92 <vTaskSwitchContext+0x26>
  401d8a:	685a      	ldr	r2, [r3, #4]
  401d8c:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  401d90:	d021      	beq.n	401dd6 <vTaskSwitchContext+0x6a>
  401d92:	4b26      	ldr	r3, [pc, #152]	; (401e2c <vTaskSwitchContext+0xc0>)
  401d94:	6818      	ldr	r0, [r3, #0]
  401d96:	6819      	ldr	r1, [r3, #0]
  401d98:	3134      	adds	r1, #52	; 0x34
  401d9a:	4b25      	ldr	r3, [pc, #148]	; (401e30 <vTaskSwitchContext+0xc4>)
  401d9c:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  401d9e:	4b25      	ldr	r3, [pc, #148]	; (401e34 <vTaskSwitchContext+0xc8>)
  401da0:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  401da2:	fab3 f383 	clz	r3, r3
  401da6:	b2db      	uxtb	r3, r3
  401da8:	f1c3 031f 	rsb	r3, r3, #31
  401dac:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  401db0:	4a21      	ldr	r2, [pc, #132]	; (401e38 <vTaskSwitchContext+0xcc>)
  401db2:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  401db6:	b9ba      	cbnz	r2, 401de8 <vTaskSwitchContext+0x7c>
	__asm volatile
  401db8:	f04f 0380 	mov.w	r3, #128	; 0x80
  401dbc:	b672      	cpsid	i
  401dbe:	f383 8811 	msr	BASEPRI, r3
  401dc2:	f3bf 8f6f 	isb	sy
  401dc6:	f3bf 8f4f 	dsb	sy
  401dca:	b662      	cpsie	i
  401dcc:	e7fe      	b.n	401dcc <vTaskSwitchContext+0x60>
		xYieldPending = pdTRUE;
  401dce:	2201      	movs	r2, #1
  401dd0:	4b15      	ldr	r3, [pc, #84]	; (401e28 <vTaskSwitchContext+0xbc>)
  401dd2:	601a      	str	r2, [r3, #0]
  401dd4:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  401dd6:	689a      	ldr	r2, [r3, #8]
  401dd8:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  401ddc:	d1d9      	bne.n	401d92 <vTaskSwitchContext+0x26>
  401dde:	68db      	ldr	r3, [r3, #12]
  401de0:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  401de4:	d1d5      	bne.n	401d92 <vTaskSwitchContext+0x26>
  401de6:	e7da      	b.n	401d9e <vTaskSwitchContext+0x32>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  401de8:	4a13      	ldr	r2, [pc, #76]	; (401e38 <vTaskSwitchContext+0xcc>)
  401dea:	0099      	lsls	r1, r3, #2
  401dec:	18c8      	adds	r0, r1, r3
  401dee:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  401df2:	6844      	ldr	r4, [r0, #4]
  401df4:	6864      	ldr	r4, [r4, #4]
  401df6:	6044      	str	r4, [r0, #4]
  401df8:	4419      	add	r1, r3
  401dfa:	4602      	mov	r2, r0
  401dfc:	3208      	adds	r2, #8
  401dfe:	4294      	cmp	r4, r2
  401e00:	d009      	beq.n	401e16 <vTaskSwitchContext+0xaa>
  401e02:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401e06:	4a0c      	ldr	r2, [pc, #48]	; (401e38 <vTaskSwitchContext+0xcc>)
  401e08:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  401e0c:	685b      	ldr	r3, [r3, #4]
  401e0e:	68da      	ldr	r2, [r3, #12]
  401e10:	4b06      	ldr	r3, [pc, #24]	; (401e2c <vTaskSwitchContext+0xc0>)
  401e12:	601a      	str	r2, [r3, #0]
  401e14:	bd10      	pop	{r4, pc}
  401e16:	6860      	ldr	r0, [r4, #4]
  401e18:	4a07      	ldr	r2, [pc, #28]	; (401e38 <vTaskSwitchContext+0xcc>)
  401e1a:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  401e1e:	6050      	str	r0, [r2, #4]
  401e20:	e7ef      	b.n	401e02 <vTaskSwitchContext+0x96>
  401e22:	bf00      	nop
  401e24:	20400cec 	.word	0x20400cec
  401e28:	20400d00 	.word	0x20400d00
  401e2c:	20400c78 	.word	0x20400c78
  401e30:	004020c1 	.word	0x004020c1
  401e34:	20400cf0 	.word	0x20400cf0
  401e38:	20400c84 	.word	0x20400c84

00401e3c <but1_callback>:

volatile int hour;
volatile int min;
volatile int seg;

void but1_callback (void) {
  401e3c:	b508      	push	{r3, lr}
	printf("Callback ativado!!\n");
  401e3e:	4803      	ldr	r0, [pc, #12]	; (401e4c <but1_callback+0x10>)
  401e40:	4b03      	ldr	r3, [pc, #12]	; (401e50 <but1_callback+0x14>)
  401e42:	4798      	blx	r3
	but1_flag = 1;
  401e44:	2201      	movs	r2, #1
  401e46:	4b03      	ldr	r3, [pc, #12]	; (401e54 <but1_callback+0x18>)
  401e48:	701a      	strb	r2, [r3, #0]
  401e4a:	bd08      	pop	{r3, pc}
  401e4c:	00408f38 	.word	0x00408f38
  401e50:	00402b99 	.word	0x00402b99
  401e54:	20400d04 	.word	0x20400d04

00401e58 <RTT_init>:
	pin_toggle(LED1_PIO, LED1_PIO_IDX_MASK);  
}

//**********CODIGO PARA O LED2*************//
static void RTT_init(float freqPrescale, uint32_t IrqNPulses,
uint32_t rttIRQSource) {
  401e58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401e5c:	ed2d 8b02 	vpush	{d8}
  401e60:	b082      	sub	sp, #8
  401e62:	eeb0 8a40 	vmov.f32	s16, s0
  401e66:	4680      	mov	r8, r0
  401e68:	460f      	mov	r7, r1

	uint16_t pllPreScale = (int)(((float)32768) / freqPrescale);

	rtt_sel_source(RTT, false);
  401e6a:	4c20      	ldr	r4, [pc, #128]	; (401eec <RTT_init+0x94>)
  401e6c:	2100      	movs	r1, #0
  401e6e:	4620      	mov	r0, r4
  401e70:	4b1f      	ldr	r3, [pc, #124]	; (401ef0 <RTT_init+0x98>)
  401e72:	4798      	blx	r3
	uint16_t pllPreScale = (int)(((float)32768) / freqPrescale);
  401e74:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 401ef4 <RTT_init+0x9c>
  401e78:	eec7 7a08 	vdiv.f32	s15, s14, s16
  401e7c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  401e80:	edcd 7a01 	vstr	s15, [sp, #4]
	rtt_init(RTT, pllPreScale);
  401e84:	f8bd 1004 	ldrh.w	r1, [sp, #4]
  401e88:	4620      	mov	r0, r4
  401e8a:	4b1b      	ldr	r3, [pc, #108]	; (401ef8 <RTT_init+0xa0>)
  401e8c:	4798      	blx	r3

	if (rttIRQSource & RTT_MR_ALMIEN) {
  401e8e:	f417 3f80 	tst.w	r7, #65536	; 0x10000
  401e92:	d116      	bne.n	401ec2 <RTT_init+0x6a>
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401e94:	4b19      	ldr	r3, [pc, #100]	; (401efc <RTT_init+0xa4>)
  401e96:	2208      	movs	r2, #8
  401e98:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401e9c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401ea0:	2180      	movs	r1, #128	; 0x80
  401ea2:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401ea6:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ(RTT_IRQn);
	NVIC_SetPriority(RTT_IRQn, 4);
	NVIC_EnableIRQ(RTT_IRQn);

	/* Enable RTT interrupt */
	if (rttIRQSource & (RTT_MR_RTTINCIEN | RTT_MR_ALMIEN))
  401ea8:	f417 3f40 	tst.w	r7, #196608	; 0x30000
  401eac:	d119      	bne.n	401ee2 <RTT_init+0x8a>
	rtt_enable_interrupt(RTT, rttIRQSource);
	else
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
  401eae:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  401eb2:	480e      	ldr	r0, [pc, #56]	; (401eec <RTT_init+0x94>)
  401eb4:	4b12      	ldr	r3, [pc, #72]	; (401f00 <RTT_init+0xa8>)
  401eb6:	4798      	blx	r3
}
  401eb8:	b002      	add	sp, #8
  401eba:	ecbd 8b02 	vpop	{d8}
  401ebe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ul_previous_time = rtt_read_timer_value(RTT);
  401ec2:	4620      	mov	r0, r4
  401ec4:	4b0f      	ldr	r3, [pc, #60]	; (401f04 <RTT_init+0xac>)
  401ec6:	4798      	blx	r3
  401ec8:	4604      	mov	r4, r0
		while (ul_previous_time == rtt_read_timer_value(RTT))
  401eca:	4e08      	ldr	r6, [pc, #32]	; (401eec <RTT_init+0x94>)
  401ecc:	4d0d      	ldr	r5, [pc, #52]	; (401f04 <RTT_init+0xac>)
  401ece:	4630      	mov	r0, r6
  401ed0:	47a8      	blx	r5
  401ed2:	4284      	cmp	r4, r0
  401ed4:	d0fb      	beq.n	401ece <RTT_init+0x76>
		rtt_write_alarm_time(RTT, IrqNPulses + ul_previous_time);
  401ed6:	eb04 0108 	add.w	r1, r4, r8
  401eda:	4804      	ldr	r0, [pc, #16]	; (401eec <RTT_init+0x94>)
  401edc:	4b0a      	ldr	r3, [pc, #40]	; (401f08 <RTT_init+0xb0>)
  401ede:	4798      	blx	r3
  401ee0:	e7d8      	b.n	401e94 <RTT_init+0x3c>
	rtt_enable_interrupt(RTT, rttIRQSource);
  401ee2:	4639      	mov	r1, r7
  401ee4:	4801      	ldr	r0, [pc, #4]	; (401eec <RTT_init+0x94>)
  401ee6:	4b09      	ldr	r3, [pc, #36]	; (401f0c <RTT_init+0xb4>)
  401ee8:	4798      	blx	r3
  401eea:	e7e5      	b.n	401eb8 <RTT_init+0x60>
  401eec:	400e1830 	.word	0x400e1830
  401ef0:	004004ed 	.word	0x004004ed
  401ef4:	47000000 	.word	0x47000000
  401ef8:	004004d9 	.word	0x004004d9
  401efc:	e000e100 	.word	0xe000e100
  401f00:	0040052d 	.word	0x0040052d
  401f04:	00400541 	.word	0x00400541
  401f08:	00400559 	.word	0x00400559
  401f0c:	00400519 	.word	0x00400519

00401f10 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401f10:	b5f0      	push	{r4, r5, r6, r7, lr}
  401f12:	b083      	sub	sp, #12
  401f14:	4605      	mov	r5, r0
  401f16:	460c      	mov	r4, r1
	uint32_t val = 0;
  401f18:	2300      	movs	r3, #0
  401f1a:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401f1c:	4b2a      	ldr	r3, [pc, #168]	; (401fc8 <usart_serial_getchar+0xb8>)
  401f1e:	4298      	cmp	r0, r3
  401f20:	d013      	beq.n	401f4a <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401f22:	4b2a      	ldr	r3, [pc, #168]	; (401fcc <usart_serial_getchar+0xbc>)
  401f24:	4298      	cmp	r0, r3
  401f26:	d018      	beq.n	401f5a <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401f28:	4b29      	ldr	r3, [pc, #164]	; (401fd0 <usart_serial_getchar+0xc0>)
  401f2a:	4298      	cmp	r0, r3
  401f2c:	d01d      	beq.n	401f6a <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401f2e:	4b29      	ldr	r3, [pc, #164]	; (401fd4 <usart_serial_getchar+0xc4>)
  401f30:	429d      	cmp	r5, r3
  401f32:	d022      	beq.n	401f7a <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401f34:	4b28      	ldr	r3, [pc, #160]	; (401fd8 <usart_serial_getchar+0xc8>)
  401f36:	429d      	cmp	r5, r3
  401f38:	d027      	beq.n	401f8a <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401f3a:	4b28      	ldr	r3, [pc, #160]	; (401fdc <usart_serial_getchar+0xcc>)
  401f3c:	429d      	cmp	r5, r3
  401f3e:	d02e      	beq.n	401f9e <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401f40:	4b27      	ldr	r3, [pc, #156]	; (401fe0 <usart_serial_getchar+0xd0>)
  401f42:	429d      	cmp	r5, r3
  401f44:	d035      	beq.n	401fb2 <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401f46:	b003      	add	sp, #12
  401f48:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  401f4a:	461f      	mov	r7, r3
  401f4c:	4e25      	ldr	r6, [pc, #148]	; (401fe4 <usart_serial_getchar+0xd4>)
  401f4e:	4621      	mov	r1, r4
  401f50:	4638      	mov	r0, r7
  401f52:	47b0      	blx	r6
  401f54:	2800      	cmp	r0, #0
  401f56:	d1fa      	bne.n	401f4e <usart_serial_getchar+0x3e>
  401f58:	e7e9      	b.n	401f2e <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  401f5a:	461f      	mov	r7, r3
  401f5c:	4e21      	ldr	r6, [pc, #132]	; (401fe4 <usart_serial_getchar+0xd4>)
  401f5e:	4621      	mov	r1, r4
  401f60:	4638      	mov	r0, r7
  401f62:	47b0      	blx	r6
  401f64:	2800      	cmp	r0, #0
  401f66:	d1fa      	bne.n	401f5e <usart_serial_getchar+0x4e>
  401f68:	e7e4      	b.n	401f34 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  401f6a:	461f      	mov	r7, r3
  401f6c:	4e1d      	ldr	r6, [pc, #116]	; (401fe4 <usart_serial_getchar+0xd4>)
  401f6e:	4621      	mov	r1, r4
  401f70:	4638      	mov	r0, r7
  401f72:	47b0      	blx	r6
  401f74:	2800      	cmp	r0, #0
  401f76:	d1fa      	bne.n	401f6e <usart_serial_getchar+0x5e>
  401f78:	e7df      	b.n	401f3a <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  401f7a:	461f      	mov	r7, r3
  401f7c:	4e19      	ldr	r6, [pc, #100]	; (401fe4 <usart_serial_getchar+0xd4>)
  401f7e:	4621      	mov	r1, r4
  401f80:	4638      	mov	r0, r7
  401f82:	47b0      	blx	r6
  401f84:	2800      	cmp	r0, #0
  401f86:	d1fa      	bne.n	401f7e <usart_serial_getchar+0x6e>
  401f88:	e7da      	b.n	401f40 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  401f8a:	461e      	mov	r6, r3
  401f8c:	4d16      	ldr	r5, [pc, #88]	; (401fe8 <usart_serial_getchar+0xd8>)
  401f8e:	a901      	add	r1, sp, #4
  401f90:	4630      	mov	r0, r6
  401f92:	47a8      	blx	r5
  401f94:	2800      	cmp	r0, #0
  401f96:	d1fa      	bne.n	401f8e <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  401f98:	9b01      	ldr	r3, [sp, #4]
  401f9a:	7023      	strb	r3, [r4, #0]
  401f9c:	e7d3      	b.n	401f46 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  401f9e:	461e      	mov	r6, r3
  401fa0:	4d11      	ldr	r5, [pc, #68]	; (401fe8 <usart_serial_getchar+0xd8>)
  401fa2:	a901      	add	r1, sp, #4
  401fa4:	4630      	mov	r0, r6
  401fa6:	47a8      	blx	r5
  401fa8:	2800      	cmp	r0, #0
  401faa:	d1fa      	bne.n	401fa2 <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  401fac:	9b01      	ldr	r3, [sp, #4]
  401fae:	7023      	strb	r3, [r4, #0]
  401fb0:	e7c9      	b.n	401f46 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  401fb2:	461e      	mov	r6, r3
  401fb4:	4d0c      	ldr	r5, [pc, #48]	; (401fe8 <usart_serial_getchar+0xd8>)
  401fb6:	a901      	add	r1, sp, #4
  401fb8:	4630      	mov	r0, r6
  401fba:	47a8      	blx	r5
  401fbc:	2800      	cmp	r0, #0
  401fbe:	d1fa      	bne.n	401fb6 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  401fc0:	9b01      	ldr	r3, [sp, #4]
  401fc2:	7023      	strb	r3, [r4, #0]
}
  401fc4:	e7bf      	b.n	401f46 <usart_serial_getchar+0x36>
  401fc6:	bf00      	nop
  401fc8:	400e0800 	.word	0x400e0800
  401fcc:	400e0a00 	.word	0x400e0a00
  401fd0:	400e1a00 	.word	0x400e1a00
  401fd4:	400e1c00 	.word	0x400e1c00
  401fd8:	40024000 	.word	0x40024000
  401fdc:	40028000 	.word	0x40028000
  401fe0:	4002c000 	.word	0x4002c000
  401fe4:	0040171b 	.word	0x0040171b
  401fe8:	00401827 	.word	0x00401827

00401fec <usart_serial_putchar>:
{
  401fec:	b570      	push	{r4, r5, r6, lr}
  401fee:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  401ff0:	4b2a      	ldr	r3, [pc, #168]	; (40209c <usart_serial_putchar+0xb0>)
  401ff2:	4298      	cmp	r0, r3
  401ff4:	d013      	beq.n	40201e <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  401ff6:	4b2a      	ldr	r3, [pc, #168]	; (4020a0 <usart_serial_putchar+0xb4>)
  401ff8:	4298      	cmp	r0, r3
  401ffa:	d019      	beq.n	402030 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  401ffc:	4b29      	ldr	r3, [pc, #164]	; (4020a4 <usart_serial_putchar+0xb8>)
  401ffe:	4298      	cmp	r0, r3
  402000:	d01f      	beq.n	402042 <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  402002:	4b29      	ldr	r3, [pc, #164]	; (4020a8 <usart_serial_putchar+0xbc>)
  402004:	4298      	cmp	r0, r3
  402006:	d025      	beq.n	402054 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  402008:	4b28      	ldr	r3, [pc, #160]	; (4020ac <usart_serial_putchar+0xc0>)
  40200a:	4298      	cmp	r0, r3
  40200c:	d02b      	beq.n	402066 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  40200e:	4b28      	ldr	r3, [pc, #160]	; (4020b0 <usart_serial_putchar+0xc4>)
  402010:	4298      	cmp	r0, r3
  402012:	d031      	beq.n	402078 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  402014:	4b27      	ldr	r3, [pc, #156]	; (4020b4 <usart_serial_putchar+0xc8>)
  402016:	4298      	cmp	r0, r3
  402018:	d037      	beq.n	40208a <usart_serial_putchar+0x9e>
	return 0;
  40201a:	2000      	movs	r0, #0
}
  40201c:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40201e:	461e      	mov	r6, r3
  402020:	4d25      	ldr	r5, [pc, #148]	; (4020b8 <usart_serial_putchar+0xcc>)
  402022:	4621      	mov	r1, r4
  402024:	4630      	mov	r0, r6
  402026:	47a8      	blx	r5
  402028:	2800      	cmp	r0, #0
  40202a:	d1fa      	bne.n	402022 <usart_serial_putchar+0x36>
		return 1;
  40202c:	2001      	movs	r0, #1
  40202e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402030:	461e      	mov	r6, r3
  402032:	4d21      	ldr	r5, [pc, #132]	; (4020b8 <usart_serial_putchar+0xcc>)
  402034:	4621      	mov	r1, r4
  402036:	4630      	mov	r0, r6
  402038:	47a8      	blx	r5
  40203a:	2800      	cmp	r0, #0
  40203c:	d1fa      	bne.n	402034 <usart_serial_putchar+0x48>
		return 1;
  40203e:	2001      	movs	r0, #1
  402040:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402042:	461e      	mov	r6, r3
  402044:	4d1c      	ldr	r5, [pc, #112]	; (4020b8 <usart_serial_putchar+0xcc>)
  402046:	4621      	mov	r1, r4
  402048:	4630      	mov	r0, r6
  40204a:	47a8      	blx	r5
  40204c:	2800      	cmp	r0, #0
  40204e:	d1fa      	bne.n	402046 <usart_serial_putchar+0x5a>
		return 1;
  402050:	2001      	movs	r0, #1
  402052:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402054:	461e      	mov	r6, r3
  402056:	4d18      	ldr	r5, [pc, #96]	; (4020b8 <usart_serial_putchar+0xcc>)
  402058:	4621      	mov	r1, r4
  40205a:	4630      	mov	r0, r6
  40205c:	47a8      	blx	r5
  40205e:	2800      	cmp	r0, #0
  402060:	d1fa      	bne.n	402058 <usart_serial_putchar+0x6c>
		return 1;
  402062:	2001      	movs	r0, #1
  402064:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  402066:	461e      	mov	r6, r3
  402068:	4d14      	ldr	r5, [pc, #80]	; (4020bc <usart_serial_putchar+0xd0>)
  40206a:	4621      	mov	r1, r4
  40206c:	4630      	mov	r0, r6
  40206e:	47a8      	blx	r5
  402070:	2800      	cmp	r0, #0
  402072:	d1fa      	bne.n	40206a <usart_serial_putchar+0x7e>
		return 1;
  402074:	2001      	movs	r0, #1
  402076:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  402078:	461e      	mov	r6, r3
  40207a:	4d10      	ldr	r5, [pc, #64]	; (4020bc <usart_serial_putchar+0xd0>)
  40207c:	4621      	mov	r1, r4
  40207e:	4630      	mov	r0, r6
  402080:	47a8      	blx	r5
  402082:	2800      	cmp	r0, #0
  402084:	d1fa      	bne.n	40207c <usart_serial_putchar+0x90>
		return 1;
  402086:	2001      	movs	r0, #1
  402088:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40208a:	461e      	mov	r6, r3
  40208c:	4d0b      	ldr	r5, [pc, #44]	; (4020bc <usart_serial_putchar+0xd0>)
  40208e:	4621      	mov	r1, r4
  402090:	4630      	mov	r0, r6
  402092:	47a8      	blx	r5
  402094:	2800      	cmp	r0, #0
  402096:	d1fa      	bne.n	40208e <usart_serial_putchar+0xa2>
		return 1;
  402098:	2001      	movs	r0, #1
  40209a:	bd70      	pop	{r4, r5, r6, pc}
  40209c:	400e0800 	.word	0x400e0800
  4020a0:	400e0a00 	.word	0x400e0a00
  4020a4:	400e1a00 	.word	0x400e1a00
  4020a8:	400e1c00 	.word	0x400e1c00
  4020ac:	40024000 	.word	0x40024000
  4020b0:	40028000 	.word	0x40028000
  4020b4:	4002c000 	.word	0x4002c000
  4020b8:	00401709 	.word	0x00401709
  4020bc:	00401811 	.word	0x00401811

004020c0 <vApplicationStackOverflowHook>:
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask, signed char *pcTaskName) {
  4020c0:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  4020c2:	460a      	mov	r2, r1
  4020c4:	4601      	mov	r1, r0
  4020c6:	4802      	ldr	r0, [pc, #8]	; (4020d0 <vApplicationStackOverflowHook+0x10>)
  4020c8:	4b02      	ldr	r3, [pc, #8]	; (4020d4 <vApplicationStackOverflowHook+0x14>)
  4020ca:	4798      	blx	r3
  4020cc:	e7fe      	b.n	4020cc <vApplicationStackOverflowHook+0xc>
  4020ce:	bf00      	nop
  4020d0:	00408f68 	.word	0x00408f68
  4020d4:	00402b99 	.word	0x00402b99

004020d8 <vApplicationTickHook>:
extern void vApplicationTickHook(void) { }
  4020d8:	4770      	bx	lr
	...

004020dc <TC_init>:
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  4020dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4020e0:	b085      	sub	sp, #20
  4020e2:	4606      	mov	r6, r0
  4020e4:	460c      	mov	r4, r1
  4020e6:	4617      	mov	r7, r2
  4020e8:	4698      	mov	r8, r3
	pmc_enable_periph_clk(ID_TC);
  4020ea:	4608      	mov	r0, r1
  4020ec:	4b1c      	ldr	r3, [pc, #112]	; (402160 <TC_init+0x84>)
  4020ee:	4798      	blx	r3
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  4020f0:	4d1c      	ldr	r5, [pc, #112]	; (402164 <TC_init+0x88>)
  4020f2:	9500      	str	r5, [sp, #0]
  4020f4:	ab02      	add	r3, sp, #8
  4020f6:	aa03      	add	r2, sp, #12
  4020f8:	4629      	mov	r1, r5
  4020fa:	4640      	mov	r0, r8
  4020fc:	f8df 9080 	ldr.w	r9, [pc, #128]	; 402180 <TC_init+0xa4>
  402100:	47c8      	blx	r9
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  402102:	9a02      	ldr	r2, [sp, #8]
  402104:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  402108:	4639      	mov	r1, r7
  40210a:	4630      	mov	r0, r6
  40210c:	4b16      	ldr	r3, [pc, #88]	; (402168 <TC_init+0x8c>)
  40210e:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  402110:	9a03      	ldr	r2, [sp, #12]
  402112:	fbb5 f2f2 	udiv	r2, r5, r2
  402116:	fbb2 f2f8 	udiv	r2, r2, r8
  40211a:	4639      	mov	r1, r7
  40211c:	4630      	mov	r0, r6
  40211e:	4b13      	ldr	r3, [pc, #76]	; (40216c <TC_init+0x90>)
  402120:	4798      	blx	r3
	NVIC_SetPriority(ID_TC, 4);
  402122:	b263      	sxtb	r3, r4
  if(IRQn < 0) {
  402124:	2b00      	cmp	r3, #0
  402126:	db13      	blt.n	402150 <TC_init+0x74>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402128:	4a11      	ldr	r2, [pc, #68]	; (402170 <TC_init+0x94>)
  40212a:	2180      	movs	r1, #128	; 0x80
  40212c:	54d1      	strb	r1, [r2, r3]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40212e:	095b      	lsrs	r3, r3, #5
  402130:	f004 041f 	and.w	r4, r4, #31
  402134:	2201      	movs	r2, #1
  402136:	fa02 f404 	lsl.w	r4, r2, r4
  40213a:	4a0e      	ldr	r2, [pc, #56]	; (402174 <TC_init+0x98>)
  40213c:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  402140:	2210      	movs	r2, #16
  402142:	4639      	mov	r1, r7
  402144:	4630      	mov	r0, r6
  402146:	4b0c      	ldr	r3, [pc, #48]	; (402178 <TC_init+0x9c>)
  402148:	4798      	blx	r3
}
  40214a:	b005      	add	sp, #20
  40214c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  402150:	f004 010f 	and.w	r1, r4, #15
  402154:	4a09      	ldr	r2, [pc, #36]	; (40217c <TC_init+0xa0>)
  402156:	440a      	add	r2, r1
  402158:	2180      	movs	r1, #128	; 0x80
  40215a:	7611      	strb	r1, [r2, #24]
  40215c:	e7e7      	b.n	40212e <TC_init+0x52>
  40215e:	bf00      	nop
  402160:	004013f1 	.word	0x004013f1
  402164:	11e1a300 	.word	0x11e1a300
  402168:	004006e7 	.word	0x004006e7
  40216c:	00400709 	.word	0x00400709
  402170:	e000e400 	.word	0xe000e400
  402174:	e000e100 	.word	0xe000e100
  402178:	00400711 	.word	0x00400711
  40217c:	e000ecfc 	.word	0xe000ecfc
  402180:	00400721 	.word	0x00400721

00402184 <pin_toggle>:
	if ((ul_status & RTT_SR_RTTINC) == RTT_SR_RTTINC) {
		pin_toggle(LED2_PIO, LED2_PIO_IDX_MASK);    // BLINK Led
	}
}

void pin_toggle(Pio *pio, uint32_t mask){
  402184:	b538      	push	{r3, r4, r5, lr}
  402186:	4604      	mov	r4, r0
  402188:	460d      	mov	r5, r1
	if(pio_get_output_data_status(pio, mask))
  40218a:	4b06      	ldr	r3, [pc, #24]	; (4021a4 <pin_toggle+0x20>)
  40218c:	4798      	blx	r3
  40218e:	b920      	cbnz	r0, 40219a <pin_toggle+0x16>
	pio_clear(pio, mask);
	else
	pio_set(pio,mask);
  402190:	4629      	mov	r1, r5
  402192:	4620      	mov	r0, r4
  402194:	4b04      	ldr	r3, [pc, #16]	; (4021a8 <pin_toggle+0x24>)
  402196:	4798      	blx	r3
  402198:	bd38      	pop	{r3, r4, r5, pc}
	pio_clear(pio, mask);
  40219a:	4629      	mov	r1, r5
  40219c:	4620      	mov	r0, r4
  40219e:	4b03      	ldr	r3, [pc, #12]	; (4021ac <pin_toggle+0x28>)
  4021a0:	4798      	blx	r3
  4021a2:	bd38      	pop	{r3, r4, r5, pc}
  4021a4:	00401161 	.word	0x00401161
  4021a8:	00400fd7 	.word	0x00400fd7
  4021ac:	00400fdb 	.word	0x00400fdb

004021b0 <TC2_Handler>:
void TC2_Handler(void) {
  4021b0:	b500      	push	{lr}
  4021b2:	b083      	sub	sp, #12
	volatile uint32_t status = tc_get_status(TC0, 2);
  4021b4:	2102      	movs	r1, #2
  4021b6:	4806      	ldr	r0, [pc, #24]	; (4021d0 <TC2_Handler+0x20>)
  4021b8:	4b06      	ldr	r3, [pc, #24]	; (4021d4 <TC2_Handler+0x24>)
  4021ba:	4798      	blx	r3
  4021bc:	9001      	str	r0, [sp, #4]
	pin_toggle(LED_PIO, LED_PIO_IDX_MASK);  
  4021be:	f44f 7180 	mov.w	r1, #256	; 0x100
  4021c2:	4805      	ldr	r0, [pc, #20]	; (4021d8 <TC2_Handler+0x28>)
  4021c4:	4b05      	ldr	r3, [pc, #20]	; (4021dc <TC2_Handler+0x2c>)
  4021c6:	4798      	blx	r3
}
  4021c8:	b003      	add	sp, #12
  4021ca:	f85d fb04 	ldr.w	pc, [sp], #4
  4021ce:	bf00      	nop
  4021d0:	4000c000 	.word	0x4000c000
  4021d4:	00400719 	.word	0x00400719
  4021d8:	400e1200 	.word	0x400e1200
  4021dc:	00402185 	.word	0x00402185

004021e0 <TC1_Handler>:
void TC1_Handler(void) {
  4021e0:	b500      	push	{lr}
  4021e2:	b083      	sub	sp, #12
	volatile uint32_t status = tc_get_status(TC0, 1);
  4021e4:	2101      	movs	r1, #1
  4021e6:	4805      	ldr	r0, [pc, #20]	; (4021fc <TC1_Handler+0x1c>)
  4021e8:	4b05      	ldr	r3, [pc, #20]	; (402200 <TC1_Handler+0x20>)
  4021ea:	4798      	blx	r3
  4021ec:	9001      	str	r0, [sp, #4]
	pin_toggle(LED1_PIO, LED1_PIO_IDX_MASK);  
  4021ee:	2101      	movs	r1, #1
  4021f0:	4804      	ldr	r0, [pc, #16]	; (402204 <TC1_Handler+0x24>)
  4021f2:	4b05      	ldr	r3, [pc, #20]	; (402208 <TC1_Handler+0x28>)
  4021f4:	4798      	blx	r3
}
  4021f6:	b003      	add	sp, #12
  4021f8:	f85d fb04 	ldr.w	pc, [sp], #4
  4021fc:	4000c000 	.word	0x4000c000
  402200:	00400719 	.word	0x00400719
  402204:	400e0e00 	.word	0x400e0e00
  402208:	00402185 	.word	0x00402185

0040220c <RTT_Handler>:
void RTT_Handler(void) {
  40220c:	b510      	push	{r4, lr}
	ul_status = rtt_get_status(RTT);
  40220e:	480c      	ldr	r0, [pc, #48]	; (402240 <RTT_Handler+0x34>)
  402210:	4b0c      	ldr	r3, [pc, #48]	; (402244 <RTT_Handler+0x38>)
  402212:	4798      	blx	r3
  402214:	4604      	mov	r4, r0
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
  402216:	f010 0f01 	tst.w	r0, #1
  40221a:	d103      	bne.n	402224 <RTT_Handler+0x18>
	if ((ul_status & RTT_SR_RTTINC) == RTT_SR_RTTINC) {
  40221c:	f014 0f02 	tst.w	r4, #2
  402220:	d108      	bne.n	402234 <RTT_Handler+0x28>
  402222:	bd10      	pop	{r4, pc}
		RTT_init(4, 0, RTT_MR_RTTINCIEN);
  402224:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  402228:	2000      	movs	r0, #0
  40222a:	eeb1 0a00 	vmov.f32	s0, #16	; 0x40800000  4.0
  40222e:	4b06      	ldr	r3, [pc, #24]	; (402248 <RTT_Handler+0x3c>)
  402230:	4798      	blx	r3
  402232:	e7f3      	b.n	40221c <RTT_Handler+0x10>
		pin_toggle(LED2_PIO, LED2_PIO_IDX_MASK);    // BLINK Led
  402234:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  402238:	4804      	ldr	r0, [pc, #16]	; (40224c <RTT_Handler+0x40>)
  40223a:	4b05      	ldr	r3, [pc, #20]	; (402250 <RTT_Handler+0x44>)
  40223c:	4798      	blx	r3
}
  40223e:	e7f0      	b.n	402222 <RTT_Handler+0x16>
  402240:	400e1830 	.word	0x400e1830
  402244:	00400555 	.word	0x00400555
  402248:	00401e59 	.word	0x00401e59
  40224c:	400e1200 	.word	0x400e1200
  402250:	00402185 	.word	0x00402185

00402254 <RTC_init>:
}


//**********CODIGO PARA O LED3*************//
void RTC_init(Rtc *rtc, uint32_t id_rtc, calendar t, uint32_t irq_type) {
  402254:	b082      	sub	sp, #8
  402256:	b570      	push	{r4, r5, r6, lr}
  402258:	b082      	sub	sp, #8
  40225a:	4605      	mov	r5, r0
  40225c:	460c      	mov	r4, r1
  40225e:	a906      	add	r1, sp, #24
  402260:	e881 000c 	stmia.w	r1, {r2, r3}
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_RTC);
  402264:	2002      	movs	r0, #2
  402266:	4b1d      	ldr	r3, [pc, #116]	; (4022dc <RTC_init+0x88>)
  402268:	4798      	blx	r3

	/* Default RTC configuration, 24-hour mode */
	rtc_set_hour_mode(rtc, 0);
  40226a:	2100      	movs	r1, #0
  40226c:	4628      	mov	r0, r5
  40226e:	4b1c      	ldr	r3, [pc, #112]	; (4022e0 <RTC_init+0x8c>)
  402270:	4798      	blx	r3

	/* Configura data e hora manualmente */
	rtc_set_date(rtc, t.year, t.month, t.day, t.week);
  402272:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402274:	9300      	str	r3, [sp, #0]
  402276:	9b08      	ldr	r3, [sp, #32]
  402278:	9a07      	ldr	r2, [sp, #28]
  40227a:	9906      	ldr	r1, [sp, #24]
  40227c:	4628      	mov	r0, r5
  40227e:	4e19      	ldr	r6, [pc, #100]	; (4022e4 <RTC_init+0x90>)
  402280:	47b0      	blx	r6
	rtc_set_time(rtc, t.hour, t.minute, t.second);
  402282:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402284:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402286:	990a      	ldr	r1, [sp, #40]	; 0x28
  402288:	4628      	mov	r0, r5
  40228a:	4e17      	ldr	r6, [pc, #92]	; (4022e8 <RTC_init+0x94>)
  40228c:	47b0      	blx	r6

	/* Configure RTC interrupts */
	NVIC_DisableIRQ(id_rtc);
  40228e:	b262      	sxtb	r2, r4
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  402290:	b2e4      	uxtb	r4, r4
  402292:	f004 011f 	and.w	r1, r4, #31
  402296:	2301      	movs	r3, #1
  402298:	408b      	lsls	r3, r1
  40229a:	0956      	lsrs	r6, r2, #5
  40229c:	4813      	ldr	r0, [pc, #76]	; (4022ec <RTC_init+0x98>)
  40229e:	eb00 0186 	add.w	r1, r0, r6, lsl #2
  4022a2:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4022a6:	f8c1 3180 	str.w	r3, [r1, #384]	; 0x180
  if(IRQn < 0) {
  4022aa:	2a00      	cmp	r2, #0
  4022ac:	db0f      	blt.n	4022ce <RTC_init+0x7a>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4022ae:	490f      	ldr	r1, [pc, #60]	; (4022ec <RTC_init+0x98>)
  4022b0:	4411      	add	r1, r2
  4022b2:	2280      	movs	r2, #128	; 0x80
  4022b4:	f881 2300 	strb.w	r2, [r1, #768]	; 0x300
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4022b8:	f840 3026 	str.w	r3, [r0, r6, lsl #2]
	NVIC_ClearPendingIRQ(id_rtc);
	NVIC_SetPriority(id_rtc, 4);
	NVIC_EnableIRQ(id_rtc);

	/* Ativa interrupcao via alarme */
	rtc_enable_interrupt(rtc,  irq_type);
  4022bc:	990d      	ldr	r1, [sp, #52]	; 0x34
  4022be:	4628      	mov	r0, r5
  4022c0:	4b0b      	ldr	r3, [pc, #44]	; (4022f0 <RTC_init+0x9c>)
  4022c2:	4798      	blx	r3
}
  4022c4:	b002      	add	sp, #8
  4022c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  4022ca:	b002      	add	sp, #8
  4022cc:	4770      	bx	lr
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4022ce:	f004 040f 	and.w	r4, r4, #15
  4022d2:	4a08      	ldr	r2, [pc, #32]	; (4022f4 <RTC_init+0xa0>)
  4022d4:	2180      	movs	r1, #128	; 0x80
  4022d6:	5511      	strb	r1, [r2, r4]
  4022d8:	e7ee      	b.n	4022b8 <RTC_init+0x64>
  4022da:	bf00      	nop
  4022dc:	004013f1 	.word	0x004013f1
  4022e0:	004001ad 	.word	0x004001ad
  4022e4:	004003b9 	.word	0x004003b9
  4022e8:	00400221 	.word	0x00400221
  4022ec:	e000e100 	.word	0xe000e100
  4022f0:	004001c3 	.word	0x004001c3
  4022f4:	e000ed14 	.word	0xe000ed14

004022f8 <RTC_Handler>:

void RTC_Handler(void) {
  4022f8:	b538      	push	{r3, r4, r5, lr}
	uint32_t ul_status = rtc_get_status(RTC);
  4022fa:	4811      	ldr	r0, [pc, #68]	; (402340 <RTC_Handler+0x48>)
  4022fc:	4b11      	ldr	r3, [pc, #68]	; (402344 <RTC_Handler+0x4c>)
  4022fe:	4798      	blx	r3
	
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {
	}
	
	if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  402300:	f010 0f02 	tst.w	r0, #2
  402304:	d114      	bne.n	402330 <RTC_Handler+0x38>
		printf("Init do RTC \n");
		flag_rtc_alarm = 1;
	}

	rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  402306:	4d0e      	ldr	r5, [pc, #56]	; (402340 <RTC_Handler+0x48>)
  402308:	2104      	movs	r1, #4
  40230a:	4628      	mov	r0, r5
  40230c:	4c0e      	ldr	r4, [pc, #56]	; (402348 <RTC_Handler+0x50>)
  40230e:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  402310:	2102      	movs	r1, #2
  402312:	4628      	mov	r0, r5
  402314:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_ACKCLR);
  402316:	2101      	movs	r1, #1
  402318:	4628      	mov	r0, r5
  40231a:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TIMCLR);
  40231c:	2108      	movs	r1, #8
  40231e:	4628      	mov	r0, r5
  402320:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_CALCLR);
  402322:	2110      	movs	r1, #16
  402324:	4628      	mov	r0, r5
  402326:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TDERRCLR);
  402328:	2120      	movs	r1, #32
  40232a:	4628      	mov	r0, r5
  40232c:	47a0      	blx	r4
  40232e:	bd38      	pop	{r3, r4, r5, pc}
		printf("Init do RTC \n");
  402330:	4806      	ldr	r0, [pc, #24]	; (40234c <RTC_Handler+0x54>)
  402332:	4b07      	ldr	r3, [pc, #28]	; (402350 <RTC_Handler+0x58>)
  402334:	4798      	blx	r3
		flag_rtc_alarm = 1;
  402336:	2201      	movs	r2, #1
  402338:	4b06      	ldr	r3, [pc, #24]	; (402354 <RTC_Handler+0x5c>)
  40233a:	701a      	strb	r2, [r3, #0]
  40233c:	e7e3      	b.n	402306 <RTC_Handler+0xe>
  40233e:	bf00      	nop
  402340:	400e1860 	.word	0x400e1860
  402344:	004004d1 	.word	0x004004d1
  402348:	004004d5 	.word	0x004004d5
  40234c:	00408f28 	.word	0x00408f28
  402350:	00402b99 	.word	0x00402b99
  402354:	20400d05 	.word	0x20400d05

00402358 <pisca_led>:
}

void pisca_led (int n, int t) {
  402358:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	for (int i=0;i<n;i++){
  40235c:	f1b0 0800 	subs.w	r8, r0, #0
  402360:	dd30      	ble.n	4023c4 <pisca_led+0x6c>
  402362:	460f      	mov	r7, r1
		pio_clear(LED3_PIO, LED3_PIO_IDX_MASK);
		delay_ms(t);
  402364:	17cd      	asrs	r5, r1, #31
  402366:	4b18      	ldr	r3, [pc, #96]	; (4023c8 <pisca_led+0x70>)
  402368:	fba1 0103 	umull	r0, r1, r1, r3
  40236c:	fb03 1105 	mla	r1, r3, r5, r1
  402370:	f241 722c 	movw	r2, #5932	; 0x172c
  402374:	2300      	movs	r3, #0
  402376:	f241 742b 	movw	r4, #5931	; 0x172b
  40237a:	2500      	movs	r5, #0
  40237c:	1900      	adds	r0, r0, r4
  40237e:	4169      	adcs	r1, r5
  402380:	4c12      	ldr	r4, [pc, #72]	; (4023cc <pisca_led+0x74>)
  402382:	47a0      	blx	r4
  402384:	4682      	mov	sl, r0
  402386:	2400      	movs	r4, #0
		pio_clear(LED3_PIO, LED3_PIO_IDX_MASK);
  402388:	4e11      	ldr	r6, [pc, #68]	; (4023d0 <pisca_led+0x78>)
  40238a:	f8df 9050 	ldr.w	r9, [pc, #80]	; 4023dc <pisca_led+0x84>
		delay_ms(t);
  40238e:	4d11      	ldr	r5, [pc, #68]	; (4023d4 <pisca_led+0x7c>)
  402390:	e00a      	b.n	4023a8 <pisca_led+0x50>
  402392:	2033      	movs	r0, #51	; 0x33
  402394:	47a8      	blx	r5
		pio_set(LED3_PIO, LED3_PIO_IDX_MASK);
  402396:	2104      	movs	r1, #4
  402398:	4630      	mov	r0, r6
  40239a:	4b0f      	ldr	r3, [pc, #60]	; (4023d8 <pisca_led+0x80>)
  40239c:	4798      	blx	r3
		delay_ms(t);
  40239e:	2033      	movs	r0, #51	; 0x33
  4023a0:	47a8      	blx	r5
	for (int i=0;i<n;i++){
  4023a2:	3401      	adds	r4, #1
  4023a4:	45a0      	cmp	r8, r4
  4023a6:	d00d      	beq.n	4023c4 <pisca_led+0x6c>
		pio_clear(LED3_PIO, LED3_PIO_IDX_MASK);
  4023a8:	2104      	movs	r1, #4
  4023aa:	4630      	mov	r0, r6
  4023ac:	47c8      	blx	r9
		delay_ms(t);
  4023ae:	2f00      	cmp	r7, #0
  4023b0:	d0ef      	beq.n	402392 <pisca_led+0x3a>
  4023b2:	4650      	mov	r0, sl
  4023b4:	47a8      	blx	r5
		pio_set(LED3_PIO, LED3_PIO_IDX_MASK);
  4023b6:	2104      	movs	r1, #4
  4023b8:	4630      	mov	r0, r6
  4023ba:	4b07      	ldr	r3, [pc, #28]	; (4023d8 <pisca_led+0x80>)
  4023bc:	4798      	blx	r3
		delay_ms(t);
  4023be:	4650      	mov	r0, sl
  4023c0:	47a8      	blx	r5
  4023c2:	e7ee      	b.n	4023a2 <pisca_led+0x4a>
  4023c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4023c8:	11e1a300 	.word	0x11e1a300
  4023cc:	00402839 	.word	0x00402839
  4023d0:	400e1000 	.word	0x400e1000
  4023d4:	20400001 	.word	0x20400001
  4023d8:	00400fd7 	.word	0x00400fd7
  4023dc:	00400fdb 	.word	0x00400fdb

004023e0 <TC0_Handler>:
	}
}

//**********CODIGO PARA O CRONOMETRO*************//

void TC0_Handler(void) {
  4023e0:	b500      	push	{lr}
  4023e2:	b083      	sub	sp, #12
	volatile uint32_t status = tc_get_status(TC0, 0);
  4023e4:	2100      	movs	r1, #0
  4023e6:	4805      	ldr	r0, [pc, #20]	; (4023fc <TC0_Handler+0x1c>)
  4023e8:	4b05      	ldr	r3, [pc, #20]	; (402400 <TC0_Handler+0x20>)
  4023ea:	4798      	blx	r3
  4023ec:	9001      	str	r0, [sp, #4]
	time_flag = 1;  
  4023ee:	2201      	movs	r2, #1
  4023f0:	4b04      	ldr	r3, [pc, #16]	; (402404 <TC0_Handler+0x24>)
  4023f2:	701a      	strb	r2, [r3, #0]
}
  4023f4:	b003      	add	sp, #12
  4023f6:	f85d fb04 	ldr.w	pc, [sp], #4
  4023fa:	bf00      	nop
  4023fc:	4000c000 	.word	0x4000c000
  402400:	00400719 	.word	0x00400719
  402404:	20400d06 	.word	0x20400d06

00402408 <time>:

void time(){
  402408:	b570      	push	{r4, r5, r6, lr}
  40240a:	b086      	sub	sp, #24
	seg++;
  40240c:	4b30      	ldr	r3, [pc, #192]	; (4024d0 <time+0xc8>)
  40240e:	681a      	ldr	r2, [r3, #0]
  402410:	3201      	adds	r2, #1
  402412:	601a      	str	r2, [r3, #0]
	
	if(seg == 60){
  402414:	681b      	ldr	r3, [r3, #0]
  402416:	2b3c      	cmp	r3, #60	; 0x3c
  402418:	d036      	beq.n	402488 <time+0x80>
		seg = 0;
		gfx_mono_draw_string(" ", 90,0, &sysfont);
	}
	
	
	if(min == 60){
  40241a:	4b2e      	ldr	r3, [pc, #184]	; (4024d4 <time+0xcc>)
  40241c:	681b      	ldr	r3, [r3, #0]
  40241e:	2b3c      	cmp	r3, #60	; 0x3c
  402420:	d03f      	beq.n	4024a2 <time+0x9a>
		hour++;
		min = 0;
		gfx_mono_draw_string(" ", 60,0, &sysfont);
	}
	
	if(hour == 24){
  402422:	4b2d      	ldr	r3, [pc, #180]	; (4024d8 <time+0xd0>)
  402424:	681b      	ldr	r3, [r3, #0]
  402426:	2b18      	cmp	r3, #24
  402428:	d048      	beq.n	4024bc <time+0xb4>
		hour = 0;
		gfx_mono_draw_string(" ", 30,0, &sysfont);
	}
	char hora_str[5];
	sprintf(hora_str, "%02d", hour);
  40242a:	4b2b      	ldr	r3, [pc, #172]	; (4024d8 <time+0xd0>)
  40242c:	681a      	ldr	r2, [r3, #0]
  40242e:	4d2b      	ldr	r5, [pc, #172]	; (4024dc <time+0xd4>)
  402430:	4629      	mov	r1, r5
  402432:	a804      	add	r0, sp, #16
  402434:	4c2a      	ldr	r4, [pc, #168]	; (4024e0 <time+0xd8>)
  402436:	47a0      	blx	r4
	
	char minuto_str[5];
	sprintf(minuto_str, "%02d", min);
  402438:	4b26      	ldr	r3, [pc, #152]	; (4024d4 <time+0xcc>)
  40243a:	681a      	ldr	r2, [r3, #0]
  40243c:	4629      	mov	r1, r5
  40243e:	a802      	add	r0, sp, #8
  402440:	47a0      	blx	r4
	
	char segundo_str[5];
	sprintf(segundo_str, "%02d", seg);
  402442:	4b23      	ldr	r3, [pc, #140]	; (4024d0 <time+0xc8>)
  402444:	681a      	ldr	r2, [r3, #0]
  402446:	4629      	mov	r1, r5
  402448:	4668      	mov	r0, sp
  40244a:	47a0      	blx	r4

	
	gfx_mono_draw_string(hora_str, 20,0, &sysfont);
  40244c:	4d25      	ldr	r5, [pc, #148]	; (4024e4 <time+0xdc>)
  40244e:	462b      	mov	r3, r5
  402450:	2200      	movs	r2, #0
  402452:	2114      	movs	r1, #20
  402454:	a804      	add	r0, sp, #16
  402456:	4c24      	ldr	r4, [pc, #144]	; (4024e8 <time+0xe0>)
  402458:	47a0      	blx	r4
	gfx_mono_draw_string(":", 40,0, &sysfont);
  40245a:	4e24      	ldr	r6, [pc, #144]	; (4024ec <time+0xe4>)
  40245c:	462b      	mov	r3, r5
  40245e:	2200      	movs	r2, #0
  402460:	2128      	movs	r1, #40	; 0x28
  402462:	4630      	mov	r0, r6
  402464:	47a0      	blx	r4
	gfx_mono_draw_string(minuto_str, 50,0, &sysfont);
  402466:	462b      	mov	r3, r5
  402468:	2200      	movs	r2, #0
  40246a:	2132      	movs	r1, #50	; 0x32
  40246c:	a802      	add	r0, sp, #8
  40246e:	47a0      	blx	r4
	gfx_mono_draw_string(":", 70,0, &sysfont);
  402470:	462b      	mov	r3, r5
  402472:	2200      	movs	r2, #0
  402474:	2146      	movs	r1, #70	; 0x46
  402476:	4630      	mov	r0, r6
  402478:	47a0      	blx	r4
	gfx_mono_draw_string(segundo_str, 80,0, &sysfont);
  40247a:	462b      	mov	r3, r5
  40247c:	2200      	movs	r2, #0
  40247e:	2150      	movs	r1, #80	; 0x50
  402480:	4668      	mov	r0, sp
  402482:	47a0      	blx	r4
}
  402484:	b006      	add	sp, #24
  402486:	bd70      	pop	{r4, r5, r6, pc}
		min++;
  402488:	4a12      	ldr	r2, [pc, #72]	; (4024d4 <time+0xcc>)
  40248a:	6813      	ldr	r3, [r2, #0]
  40248c:	3301      	adds	r3, #1
  40248e:	6013      	str	r3, [r2, #0]
		seg = 0;
  402490:	2200      	movs	r2, #0
  402492:	4b0f      	ldr	r3, [pc, #60]	; (4024d0 <time+0xc8>)
  402494:	601a      	str	r2, [r3, #0]
		gfx_mono_draw_string(" ", 90,0, &sysfont);
  402496:	4b13      	ldr	r3, [pc, #76]	; (4024e4 <time+0xdc>)
  402498:	215a      	movs	r1, #90	; 0x5a
  40249a:	4815      	ldr	r0, [pc, #84]	; (4024f0 <time+0xe8>)
  40249c:	4c12      	ldr	r4, [pc, #72]	; (4024e8 <time+0xe0>)
  40249e:	47a0      	blx	r4
  4024a0:	e7bb      	b.n	40241a <time+0x12>
		hour++;
  4024a2:	4a0d      	ldr	r2, [pc, #52]	; (4024d8 <time+0xd0>)
  4024a4:	6813      	ldr	r3, [r2, #0]
  4024a6:	3301      	adds	r3, #1
  4024a8:	6013      	str	r3, [r2, #0]
		min = 0;
  4024aa:	2200      	movs	r2, #0
  4024ac:	4b09      	ldr	r3, [pc, #36]	; (4024d4 <time+0xcc>)
  4024ae:	601a      	str	r2, [r3, #0]
		gfx_mono_draw_string(" ", 60,0, &sysfont);
  4024b0:	4b0c      	ldr	r3, [pc, #48]	; (4024e4 <time+0xdc>)
  4024b2:	213c      	movs	r1, #60	; 0x3c
  4024b4:	480e      	ldr	r0, [pc, #56]	; (4024f0 <time+0xe8>)
  4024b6:	4c0c      	ldr	r4, [pc, #48]	; (4024e8 <time+0xe0>)
  4024b8:	47a0      	blx	r4
  4024ba:	e7b2      	b.n	402422 <time+0x1a>
		hour = 0;
  4024bc:	2200      	movs	r2, #0
  4024be:	4b06      	ldr	r3, [pc, #24]	; (4024d8 <time+0xd0>)
  4024c0:	601a      	str	r2, [r3, #0]
		gfx_mono_draw_string(" ", 30,0, &sysfont);
  4024c2:	4b08      	ldr	r3, [pc, #32]	; (4024e4 <time+0xdc>)
  4024c4:	211e      	movs	r1, #30
  4024c6:	480a      	ldr	r0, [pc, #40]	; (4024f0 <time+0xe8>)
  4024c8:	4c07      	ldr	r4, [pc, #28]	; (4024e8 <time+0xe0>)
  4024ca:	47a0      	blx	r4
  4024cc:	e7ad      	b.n	40242a <time+0x22>
  4024ce:	bf00      	nop
  4024d0:	20400d48 	.word	0x20400d48
  4024d4:	20400d50 	.word	0x20400d50
  4024d8:	20400d4c 	.word	0x20400d4c
  4024dc:	00408f5c 	.word	0x00408f5c
  4024e0:	004034dd 	.word	0x004034dd
  4024e4:	2040000c 	.word	0x2040000c
  4024e8:	00400971 	.word	0x00400971
  4024ec:	00408f64 	.word	0x00408f64
  4024f0:	00408f58 	.word	0x00408f58

004024f4 <io_init>:
//*****************************************//


void io_init(void){
  4024f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4024f8:	b083      	sub	sp, #12
	pmc_enable_periph_clk(LED_PIO_ID);
  4024fa:	200c      	movs	r0, #12
  4024fc:	4e37      	ldr	r6, [pc, #220]	; (4025dc <io_init+0xe8>)
  4024fe:	47b0      	blx	r6
	pio_set_output(LED_PIO,LED_PIO_IDX_MASK,0,0,0);
  402500:	f8df 8100 	ldr.w	r8, [pc, #256]	; 402604 <io_init+0x110>
  402504:	2400      	movs	r4, #0
  402506:	9400      	str	r4, [sp, #0]
  402508:	4623      	mov	r3, r4
  40250a:	4622      	mov	r2, r4
  40250c:	f44f 7180 	mov.w	r1, #256	; 0x100
  402510:	4640      	mov	r0, r8
  402512:	4f33      	ldr	r7, [pc, #204]	; (4025e0 <io_init+0xec>)
  402514:	47b8      	blx	r7
	pio_configure(LED_PIO, PIO_OUTPUT_0, LED_PIO_IDX_MASK, PIO_DEFAULT);
  402516:	4623      	mov	r3, r4
  402518:	f44f 7280 	mov.w	r2, #256	; 0x100
  40251c:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  402520:	4640      	mov	r0, r8
  402522:	4d30      	ldr	r5, [pc, #192]	; (4025e4 <io_init+0xf0>)
  402524:	47a8      	blx	r5
	
	pmc_enable_periph_clk(LED1_PIO_ID);
  402526:	200a      	movs	r0, #10
  402528:	47b0      	blx	r6
	pio_set_output(LED1_PIO,LED1_PIO_IDX_MASK,0,0,0);
  40252a:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 402608 <io_init+0x114>
  40252e:	9400      	str	r4, [sp, #0]
  402530:	4623      	mov	r3, r4
  402532:	4622      	mov	r2, r4
  402534:	2101      	movs	r1, #1
  402536:	4648      	mov	r0, r9
  402538:	47b8      	blx	r7
	pio_configure(LED1_PIO, PIO_OUTPUT_0, LED1_PIO_IDX_MASK, PIO_DEFAULT);
  40253a:	4623      	mov	r3, r4
  40253c:	2201      	movs	r2, #1
  40253e:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  402542:	4648      	mov	r0, r9
  402544:	47a8      	blx	r5
	
	pmc_enable_periph_clk(LED2_PIO_ID);
  402546:	200c      	movs	r0, #12
  402548:	47b0      	blx	r6
	pio_set_output(LED2_PIO,LED2_PIO_IDX_MASK,0,0,0);
  40254a:	9400      	str	r4, [sp, #0]
  40254c:	4623      	mov	r3, r4
  40254e:	4622      	mov	r2, r4
  402550:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  402554:	4640      	mov	r0, r8
  402556:	47b8      	blx	r7
	pio_configure(LED2_PIO, PIO_OUTPUT_0, LED2_PIO_IDX_MASK, PIO_DEFAULT);
  402558:	4623      	mov	r3, r4
  40255a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  40255e:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  402562:	4640      	mov	r0, r8
  402564:	47a8      	blx	r5
	
	pmc_enable_periph_clk(LED3_PIO_ID);
  402566:	200b      	movs	r0, #11
  402568:	47b0      	blx	r6
	pio_set_output(LED3_PIO,LED3_PIO_IDX_MASK,0,0,0);
  40256a:	f5a8 7800 	sub.w	r8, r8, #512	; 0x200
  40256e:	9400      	str	r4, [sp, #0]
  402570:	4623      	mov	r3, r4
  402572:	4622      	mov	r2, r4
  402574:	2104      	movs	r1, #4
  402576:	4640      	mov	r0, r8
  402578:	47b8      	blx	r7
	pio_configure(LED3_PIO, PIO_OUTPUT_0, LED3_PIO_IDX_MASK, PIO_DEFAULT);
  40257a:	4623      	mov	r3, r4
  40257c:	2204      	movs	r2, #4
  40257e:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  402582:	4640      	mov	r0, r8
  402584:	47a8      	blx	r5
	
	pmc_enable_periph_clk(BUT1_PIO_ID);
  402586:	2010      	movs	r0, #16
  402588:	47b0      	blx	r6
	pio_configure(BUT1_PIO, PIO_INPUT, BUT1_PIO_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  40258a:	4c17      	ldr	r4, [pc, #92]	; (4025e8 <io_init+0xf4>)
  40258c:	2309      	movs	r3, #9
  40258e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402592:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402596:	4620      	mov	r0, r4
  402598:	47a8      	blx	r5
	pio_set_debounce_filter(BUT1_PIO, BUT1_PIO_IDX_MASK, 60);
  40259a:	223c      	movs	r2, #60	; 0x3c
  40259c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4025a0:	4620      	mov	r0, r4
  4025a2:	4b12      	ldr	r3, [pc, #72]	; (4025ec <io_init+0xf8>)
  4025a4:	4798      	blx	r3
	pio_handler_set(BUT1_PIO,	BUT1_PIO_ID,	BUT1_PIO_IDX_MASK,	PIO_IT_EDGE,	but1_callback);
  4025a6:	4b12      	ldr	r3, [pc, #72]	; (4025f0 <io_init+0xfc>)
  4025a8:	9300      	str	r3, [sp, #0]
  4025aa:	2340      	movs	r3, #64	; 0x40
  4025ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4025b0:	2110      	movs	r1, #16
  4025b2:	4620      	mov	r0, r4
  4025b4:	4d0f      	ldr	r5, [pc, #60]	; (4025f4 <io_init+0x100>)
  4025b6:	47a8      	blx	r5
	pio_enable_interrupt(BUT1_PIO, BUT1_PIO_IDX_MASK);
  4025b8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4025bc:	4620      	mov	r0, r4
  4025be:	4b0e      	ldr	r3, [pc, #56]	; (4025f8 <io_init+0x104>)
  4025c0:	4798      	blx	r3
	pio_get_interrupt_status(BUT1_PIO);
  4025c2:	4620      	mov	r0, r4
  4025c4:	4b0d      	ldr	r3, [pc, #52]	; (4025fc <io_init+0x108>)
  4025c6:	4798      	blx	r3
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4025c8:	4b0d      	ldr	r3, [pc, #52]	; (402600 <io_init+0x10c>)
  4025ca:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  4025ce:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4025d0:	2280      	movs	r2, #128	; 0x80
  4025d2:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
	NVIC_EnableIRQ(BUT1_PIO_ID);
	NVIC_SetPriority(BUT1_PIO_ID, 4);
}
  4025d6:	b003      	add	sp, #12
  4025d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4025dc:	004013f1 	.word	0x004013f1
  4025e0:	004010a7 	.word	0x004010a7
  4025e4:	004010d1 	.word	0x004010d1
  4025e8:	400e1400 	.word	0x400e1400
  4025ec:	00400fbd 	.word	0x00400fbd
  4025f0:	00401e3d 	.word	0x00401e3d
  4025f4:	004011fd 	.word	0x004011fd
  4025f8:	0040119f 	.word	0x0040119f
  4025fc:	004011a3 	.word	0x004011a3
  402600:	e000e100 	.word	0xe000e100
  402604:	400e1200 	.word	0x400e1200
  402608:	400e0e00 	.word	0x400e0e00

0040260c <main>:
/************************************************************************/
/* main                                                                 */
/************************************************************************/


int main(void) {
  40260c:	b580      	push	{r7, lr}
  40260e:	b09a      	sub	sp, #104	; 0x68
	/* Initialize the SAM system */
	sysclk_init();
  402610:	4b64      	ldr	r3, [pc, #400]	; (4027a4 <main+0x198>)
  402612:	4798      	blx	r3
	board_init();
  402614:	4b64      	ldr	r3, [pc, #400]	; (4027a8 <main+0x19c>)
  402616:	4798      	blx	r3
	io_init();
  402618:	4b64      	ldr	r3, [pc, #400]	; (4027ac <main+0x1a0>)
  40261a:	4798      	blx	r3
	gfx_mono_ssd1306_init();
  40261c:	4b64      	ldr	r3, [pc, #400]	; (4027b0 <main+0x1a4>)
  40261e:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  402620:	4d64      	ldr	r5, [pc, #400]	; (4027b4 <main+0x1a8>)
  402622:	4b65      	ldr	r3, [pc, #404]	; (4027b8 <main+0x1ac>)
  402624:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  402626:	4a65      	ldr	r2, [pc, #404]	; (4027bc <main+0x1b0>)
  402628:	4b65      	ldr	r3, [pc, #404]	; (4027c0 <main+0x1b4>)
  40262a:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40262c:	4a65      	ldr	r2, [pc, #404]	; (4027c4 <main+0x1b8>)
  40262e:	4b66      	ldr	r3, [pc, #408]	; (4027c8 <main+0x1bc>)
  402630:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  402632:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  402636:	930d      	str	r3, [sp, #52]	; 0x34
	usart_settings.char_length = opt->charlength;
  402638:	23c0      	movs	r3, #192	; 0xc0
  40263a:	930e      	str	r3, [sp, #56]	; 0x38
	usart_settings.parity_type = opt->paritytype;
  40263c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402640:	930f      	str	r3, [sp, #60]	; 0x3c
	usart_settings.stop_bits= opt->stopbits;
  402642:	2400      	movs	r4, #0
  402644:	9410      	str	r4, [sp, #64]	; 0x40
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  402646:	9411      	str	r4, [sp, #68]	; 0x44
  402648:	200e      	movs	r0, #14
  40264a:	4b60      	ldr	r3, [pc, #384]	; (4027cc <main+0x1c0>)
  40264c:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  40264e:	4a60      	ldr	r2, [pc, #384]	; (4027d0 <main+0x1c4>)
  402650:	a90d      	add	r1, sp, #52	; 0x34
  402652:	4628      	mov	r0, r5
  402654:	4b5f      	ldr	r3, [pc, #380]	; (4027d4 <main+0x1c8>)
  402656:	4798      	blx	r3
		usart_enable_tx(p_usart);
  402658:	4628      	mov	r0, r5
  40265a:	4b5f      	ldr	r3, [pc, #380]	; (4027d8 <main+0x1cc>)
  40265c:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40265e:	4628      	mov	r0, r5
  402660:	4b5e      	ldr	r3, [pc, #376]	; (4027dc <main+0x1d0>)
  402662:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  402664:	4e5e      	ldr	r6, [pc, #376]	; (4027e0 <main+0x1d4>)
  402666:	6833      	ldr	r3, [r6, #0]
  402668:	4621      	mov	r1, r4
  40266a:	6898      	ldr	r0, [r3, #8]
  40266c:	4d5d      	ldr	r5, [pc, #372]	; (4027e4 <main+0x1d8>)
  40266e:	47a8      	blx	r5
	setbuf(stdin, NULL);
  402670:	6833      	ldr	r3, [r6, #0]
  402672:	4621      	mov	r1, r4
  402674:	6858      	ldr	r0, [r3, #4]
  402676:	47a8      	blx	r5
	setbuf(stdout, NULL);
  402678:	6833      	ldr	r3, [r6, #0]
  40267a:	4621      	mov	r1, r4
  40267c:	6898      	ldr	r0, [r3, #8]
  40267e:	47a8      	blx	r5

	/* Initialize the console uart */
	configure_console();
	
	//ativa watchdog
	WDT->WDT_MR = WDT_MR_WDDIS;
  402680:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402684:	4b58      	ldr	r3, [pc, #352]	; (4027e8 <main+0x1dc>)
  402686:	605a      	str	r2, [r3, #4]
	
	//LED0
	TC_init(TC0, ID_TC2, 2, 5);
  402688:	4d58      	ldr	r5, [pc, #352]	; (4027ec <main+0x1e0>)
  40268a:	2305      	movs	r3, #5
  40268c:	2202      	movs	r2, #2
  40268e:	2119      	movs	r1, #25
  402690:	4628      	mov	r0, r5
  402692:	4f57      	ldr	r7, [pc, #348]	; (4027f0 <main+0x1e4>)
  402694:	47b8      	blx	r7
	tc_start(TC0, 2);
  402696:	2102      	movs	r1, #2
  402698:	4628      	mov	r0, r5
  40269a:	4e56      	ldr	r6, [pc, #344]	; (4027f4 <main+0x1e8>)
  40269c:	47b0      	blx	r6
	
	//LED1
	TC_init(TC0, ID_TC1, 1, 4);
  40269e:	2304      	movs	r3, #4
  4026a0:	2201      	movs	r2, #1
  4026a2:	2118      	movs	r1, #24
  4026a4:	4628      	mov	r0, r5
  4026a6:	47b8      	blx	r7
	tc_start(TC0, 1);
  4026a8:	2101      	movs	r1, #1
  4026aa:	4628      	mov	r0, r5
  4026ac:	47b0      	blx	r6
	
	//CRONOMETRO
	TC_init(TC0, ID_TC0, 0, 1);
  4026ae:	2301      	movs	r3, #1
  4026b0:	4622      	mov	r2, r4
  4026b2:	2117      	movs	r1, #23
  4026b4:	4628      	mov	r0, r5
  4026b6:	47b8      	blx	r7
	tc_start(TC0, 0);
  4026b8:	4621      	mov	r1, r4
  4026ba:	4628      	mov	r0, r5
  4026bc:	47b0      	blx	r6
	
	//LED2
	RTT_init(4, 16, RTT_MR_ALMIEN);
  4026be:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  4026c2:	2010      	movs	r0, #16
  4026c4:	eeb1 0a00 	vmov.f32	s0, #16	; 0x40800000  4.0
  4026c8:	4b4b      	ldr	r3, [pc, #300]	; (4027f8 <main+0x1ec>)
  4026ca:	4798      	blx	r3
	
	//LED3
	calendar rtc_initial = {2018, 3, 19, 12, 15, 45 ,1};
  4026cc:	ac13      	add	r4, sp, #76	; 0x4c
  4026ce:	4d4b      	ldr	r5, [pc, #300]	; (4027fc <main+0x1f0>)
  4026d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4026d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4026d4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  4026d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	RTC_init(RTC, ID_RTC, rtc_initial, RTC_IER_ALREN);
  4026dc:	2602      	movs	r6, #2
  4026de:	9605      	str	r6, [sp, #20]
  4026e0:	466c      	mov	r4, sp
  4026e2:	ad15      	add	r5, sp, #84	; 0x54
  4026e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4026e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4026e8:	682b      	ldr	r3, [r5, #0]
  4026ea:	6023      	str	r3, [r4, #0]
  4026ec:	ab13      	add	r3, sp, #76	; 0x4c
  4026ee:	cb0c      	ldmia	r3, {r2, r3}
  4026f0:	4631      	mov	r1, r6
  4026f2:	4843      	ldr	r0, [pc, #268]	; (402800 <main+0x1f4>)
  4026f4:	4c43      	ldr	r4, [pc, #268]	; (402804 <main+0x1f8>)
  4026f6:	47a0      	blx	r4
	
	while(1) {
		if(but1_flag){
  4026f8:	4c43      	ldr	r4, [pc, #268]	; (402808 <main+0x1fc>)
			uint32_t current_hour, current_min, current_sec;
			uint32_t current_year, current_month, current_day, current_week;
			rtc_get_time(RTC, &current_hour, &current_min, &current_sec);
  4026fa:	4d41      	ldr	r5, [pc, #260]	; (402800 <main+0x1f4>)
  4026fc:	4e43      	ldr	r6, [pc, #268]	; (40280c <main+0x200>)
  4026fe:	e040      	b.n	402782 <main+0x176>
  402700:	ab09      	add	r3, sp, #36	; 0x24
  402702:	aa08      	add	r2, sp, #32
  402704:	a907      	add	r1, sp, #28
  402706:	4628      	mov	r0, r5
  402708:	47b0      	blx	r6
			rtc_get_date(RTC, &current_year, &current_month, &current_day, &current_week);
  40270a:	ab0d      	add	r3, sp, #52	; 0x34
  40270c:	9300      	str	r3, [sp, #0]
  40270e:	ab0c      	add	r3, sp, #48	; 0x30
  402710:	aa0b      	add	r2, sp, #44	; 0x2c
  402712:	a90a      	add	r1, sp, #40	; 0x28
  402714:	4628      	mov	r0, r5
  402716:	4f3e      	ldr	r7, [pc, #248]	; (402810 <main+0x204>)
  402718:	47b8      	blx	r7
			rtc_set_date_alarm(RTC, 1, current_month, 1, current_day);
  40271a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40271c:	9300      	str	r3, [sp, #0]
  40271e:	2301      	movs	r3, #1
  402720:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402722:	4619      	mov	r1, r3
  402724:	4628      	mov	r0, r5
  402726:	4f3b      	ldr	r7, [pc, #236]	; (402814 <main+0x208>)
  402728:	47b8      	blx	r7
			
			if(current_sec<40){
  40272a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40272c:	2b27      	cmp	r3, #39	; 0x27
  40272e:	d80d      	bhi.n	40274c <main+0x140>
				rtc_set_time_alarm(RTC, 1, current_hour, 1, current_min, 1, current_sec+20);
  402730:	3314      	adds	r3, #20
  402732:	9302      	str	r3, [sp, #8]
  402734:	2101      	movs	r1, #1
  402736:	9101      	str	r1, [sp, #4]
  402738:	9b08      	ldr	r3, [sp, #32]
  40273a:	9300      	str	r3, [sp, #0]
  40273c:	460b      	mov	r3, r1
  40273e:	9a07      	ldr	r2, [sp, #28]
  402740:	4628      	mov	r0, r5
  402742:	4f35      	ldr	r7, [pc, #212]	; (402818 <main+0x20c>)
  402744:	47b8      	blx	r7
			}
			else{
				rtc_set_time_alarm(RTC, 1, current_hour, 1, current_min+1, 1, current_sec - 40);
			}
			but1_flag = 0;
  402746:	2300      	movs	r3, #0
  402748:	7023      	strb	r3, [r4, #0]
  40274a:	e01d      	b.n	402788 <main+0x17c>
				rtc_set_time_alarm(RTC, 1, current_hour, 1, current_min+1, 1, current_sec - 40);
  40274c:	3b28      	subs	r3, #40	; 0x28
  40274e:	9302      	str	r3, [sp, #8]
  402750:	2101      	movs	r1, #1
  402752:	9101      	str	r1, [sp, #4]
  402754:	9b08      	ldr	r3, [sp, #32]
  402756:	440b      	add	r3, r1
  402758:	9300      	str	r3, [sp, #0]
  40275a:	460b      	mov	r3, r1
  40275c:	9a07      	ldr	r2, [sp, #28]
  40275e:	4628      	mov	r0, r5
  402760:	4f2d      	ldr	r7, [pc, #180]	; (402818 <main+0x20c>)
  402762:	47b8      	blx	r7
  402764:	e7ef      	b.n	402746 <main+0x13a>
		}
		if(flag_rtc_alarm){
			pisca_led(3, 200);
  402766:	21c8      	movs	r1, #200	; 0xc8
  402768:	2003      	movs	r0, #3
  40276a:	4b2c      	ldr	r3, [pc, #176]	; (40281c <main+0x210>)
  40276c:	4798      	blx	r3
			printf("Piscou :) \n");
  40276e:	482c      	ldr	r0, [pc, #176]	; (402820 <main+0x214>)
  402770:	4b2c      	ldr	r3, [pc, #176]	; (402824 <main+0x218>)
  402772:	4798      	blx	r3
			flag_rtc_alarm = 0;
  402774:	2200      	movs	r2, #0
  402776:	4b2c      	ldr	r3, [pc, #176]	; (402828 <main+0x21c>)
  402778:	701a      	strb	r2, [r3, #0]
  40277a:	e009      	b.n	402790 <main+0x184>
		if(time_flag){
			time();
			time_flag = 0;
		}
				
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  40277c:	2002      	movs	r0, #2
  40277e:	4b2b      	ldr	r3, [pc, #172]	; (40282c <main+0x220>)
  402780:	4798      	blx	r3
		if(but1_flag){
  402782:	7823      	ldrb	r3, [r4, #0]
  402784:	2b00      	cmp	r3, #0
  402786:	d1bb      	bne.n	402700 <main+0xf4>
		if(flag_rtc_alarm){
  402788:	4b27      	ldr	r3, [pc, #156]	; (402828 <main+0x21c>)
  40278a:	781b      	ldrb	r3, [r3, #0]
  40278c:	2b00      	cmp	r3, #0
  40278e:	d1ea      	bne.n	402766 <main+0x15a>
		if(time_flag){
  402790:	4b27      	ldr	r3, [pc, #156]	; (402830 <main+0x224>)
  402792:	781b      	ldrb	r3, [r3, #0]
  402794:	2b00      	cmp	r3, #0
  402796:	d0f1      	beq.n	40277c <main+0x170>
			time();
  402798:	4b26      	ldr	r3, [pc, #152]	; (402834 <main+0x228>)
  40279a:	4798      	blx	r3
			time_flag = 0;
  40279c:	2200      	movs	r2, #0
  40279e:	4b24      	ldr	r3, [pc, #144]	; (402830 <main+0x224>)
  4027a0:	701a      	strb	r2, [r3, #0]
  4027a2:	e7eb      	b.n	40277c <main+0x170>
  4027a4:	00400d29 	.word	0x00400d29
  4027a8:	00400e25 	.word	0x00400e25
  4027ac:	004024f5 	.word	0x004024f5
  4027b0:	00400a09 	.word	0x00400a09
  4027b4:	40028000 	.word	0x40028000
  4027b8:	20400d44 	.word	0x20400d44
  4027bc:	00401fed 	.word	0x00401fed
  4027c0:	20400d40 	.word	0x20400d40
  4027c4:	00401f11 	.word	0x00401f11
  4027c8:	20400d3c 	.word	0x20400d3c
  4027cc:	004013f1 	.word	0x004013f1
  4027d0:	08f0d180 	.word	0x08f0d180
  4027d4:	004017b1 	.word	0x004017b1
  4027d8:	00401805 	.word	0x00401805
  4027dc:	0040180b 	.word	0x0040180b
  4027e0:	20400020 	.word	0x20400020
  4027e4:	0040333d 	.word	0x0040333d
  4027e8:	400e1850 	.word	0x400e1850
  4027ec:	4000c000 	.word	0x4000c000
  4027f0:	004020dd 	.word	0x004020dd
  4027f4:	00400701 	.word	0x00400701
  4027f8:	00401e59 	.word	0x00401e59
  4027fc:	00408f0c 	.word	0x00408f0c
  402800:	400e1860 	.word	0x400e1860
  402804:	00402255 	.word	0x00402255
  402808:	20400d04 	.word	0x20400d04
  40280c:	004001c7 	.word	0x004001c7
  402810:	00400345 	.word	0x00400345
  402814:	00400471 	.word	0x00400471
  402818:	004002b1 	.word	0x004002b1
  40281c:	00402359 	.word	0x00402359
  402820:	00408f4c 	.word	0x00408f4c
  402824:	00402b99 	.word	0x00402b99
  402828:	20400d05 	.word	0x20400d05
  40282c:	00401495 	.word	0x00401495
  402830:	20400d06 	.word	0x20400d06
  402834:	00402409 	.word	0x00402409

00402838 <__aeabi_uldivmod>:
  402838:	b953      	cbnz	r3, 402850 <__aeabi_uldivmod+0x18>
  40283a:	b94a      	cbnz	r2, 402850 <__aeabi_uldivmod+0x18>
  40283c:	2900      	cmp	r1, #0
  40283e:	bf08      	it	eq
  402840:	2800      	cmpeq	r0, #0
  402842:	bf1c      	itt	ne
  402844:	f04f 31ff 	movne.w	r1, #4294967295
  402848:	f04f 30ff 	movne.w	r0, #4294967295
  40284c:	f000 b97a 	b.w	402b44 <__aeabi_idiv0>
  402850:	f1ad 0c08 	sub.w	ip, sp, #8
  402854:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  402858:	f000 f806 	bl	402868 <__udivmoddi4>
  40285c:	f8dd e004 	ldr.w	lr, [sp, #4]
  402860:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402864:	b004      	add	sp, #16
  402866:	4770      	bx	lr

00402868 <__udivmoddi4>:
  402868:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40286c:	468c      	mov	ip, r1
  40286e:	460d      	mov	r5, r1
  402870:	4604      	mov	r4, r0
  402872:	9e08      	ldr	r6, [sp, #32]
  402874:	2b00      	cmp	r3, #0
  402876:	d151      	bne.n	40291c <__udivmoddi4+0xb4>
  402878:	428a      	cmp	r2, r1
  40287a:	4617      	mov	r7, r2
  40287c:	d96d      	bls.n	40295a <__udivmoddi4+0xf2>
  40287e:	fab2 fe82 	clz	lr, r2
  402882:	f1be 0f00 	cmp.w	lr, #0
  402886:	d00b      	beq.n	4028a0 <__udivmoddi4+0x38>
  402888:	f1ce 0c20 	rsb	ip, lr, #32
  40288c:	fa01 f50e 	lsl.w	r5, r1, lr
  402890:	fa20 fc0c 	lsr.w	ip, r0, ip
  402894:	fa02 f70e 	lsl.w	r7, r2, lr
  402898:	ea4c 0c05 	orr.w	ip, ip, r5
  40289c:	fa00 f40e 	lsl.w	r4, r0, lr
  4028a0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4028a4:	0c25      	lsrs	r5, r4, #16
  4028a6:	fbbc f8fa 	udiv	r8, ip, sl
  4028aa:	fa1f f987 	uxth.w	r9, r7
  4028ae:	fb0a cc18 	mls	ip, sl, r8, ip
  4028b2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4028b6:	fb08 f309 	mul.w	r3, r8, r9
  4028ba:	42ab      	cmp	r3, r5
  4028bc:	d90a      	bls.n	4028d4 <__udivmoddi4+0x6c>
  4028be:	19ed      	adds	r5, r5, r7
  4028c0:	f108 32ff 	add.w	r2, r8, #4294967295
  4028c4:	f080 8123 	bcs.w	402b0e <__udivmoddi4+0x2a6>
  4028c8:	42ab      	cmp	r3, r5
  4028ca:	f240 8120 	bls.w	402b0e <__udivmoddi4+0x2a6>
  4028ce:	f1a8 0802 	sub.w	r8, r8, #2
  4028d2:	443d      	add	r5, r7
  4028d4:	1aed      	subs	r5, r5, r3
  4028d6:	b2a4      	uxth	r4, r4
  4028d8:	fbb5 f0fa 	udiv	r0, r5, sl
  4028dc:	fb0a 5510 	mls	r5, sl, r0, r5
  4028e0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4028e4:	fb00 f909 	mul.w	r9, r0, r9
  4028e8:	45a1      	cmp	r9, r4
  4028ea:	d909      	bls.n	402900 <__udivmoddi4+0x98>
  4028ec:	19e4      	adds	r4, r4, r7
  4028ee:	f100 33ff 	add.w	r3, r0, #4294967295
  4028f2:	f080 810a 	bcs.w	402b0a <__udivmoddi4+0x2a2>
  4028f6:	45a1      	cmp	r9, r4
  4028f8:	f240 8107 	bls.w	402b0a <__udivmoddi4+0x2a2>
  4028fc:	3802      	subs	r0, #2
  4028fe:	443c      	add	r4, r7
  402900:	eba4 0409 	sub.w	r4, r4, r9
  402904:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402908:	2100      	movs	r1, #0
  40290a:	2e00      	cmp	r6, #0
  40290c:	d061      	beq.n	4029d2 <__udivmoddi4+0x16a>
  40290e:	fa24 f40e 	lsr.w	r4, r4, lr
  402912:	2300      	movs	r3, #0
  402914:	6034      	str	r4, [r6, #0]
  402916:	6073      	str	r3, [r6, #4]
  402918:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40291c:	428b      	cmp	r3, r1
  40291e:	d907      	bls.n	402930 <__udivmoddi4+0xc8>
  402920:	2e00      	cmp	r6, #0
  402922:	d054      	beq.n	4029ce <__udivmoddi4+0x166>
  402924:	2100      	movs	r1, #0
  402926:	e886 0021 	stmia.w	r6, {r0, r5}
  40292a:	4608      	mov	r0, r1
  40292c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402930:	fab3 f183 	clz	r1, r3
  402934:	2900      	cmp	r1, #0
  402936:	f040 808e 	bne.w	402a56 <__udivmoddi4+0x1ee>
  40293a:	42ab      	cmp	r3, r5
  40293c:	d302      	bcc.n	402944 <__udivmoddi4+0xdc>
  40293e:	4282      	cmp	r2, r0
  402940:	f200 80fa 	bhi.w	402b38 <__udivmoddi4+0x2d0>
  402944:	1a84      	subs	r4, r0, r2
  402946:	eb65 0503 	sbc.w	r5, r5, r3
  40294a:	2001      	movs	r0, #1
  40294c:	46ac      	mov	ip, r5
  40294e:	2e00      	cmp	r6, #0
  402950:	d03f      	beq.n	4029d2 <__udivmoddi4+0x16a>
  402952:	e886 1010 	stmia.w	r6, {r4, ip}
  402956:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40295a:	b912      	cbnz	r2, 402962 <__udivmoddi4+0xfa>
  40295c:	2701      	movs	r7, #1
  40295e:	fbb7 f7f2 	udiv	r7, r7, r2
  402962:	fab7 fe87 	clz	lr, r7
  402966:	f1be 0f00 	cmp.w	lr, #0
  40296a:	d134      	bne.n	4029d6 <__udivmoddi4+0x16e>
  40296c:	1beb      	subs	r3, r5, r7
  40296e:	0c3a      	lsrs	r2, r7, #16
  402970:	fa1f fc87 	uxth.w	ip, r7
  402974:	2101      	movs	r1, #1
  402976:	fbb3 f8f2 	udiv	r8, r3, r2
  40297a:	0c25      	lsrs	r5, r4, #16
  40297c:	fb02 3318 	mls	r3, r2, r8, r3
  402980:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402984:	fb0c f308 	mul.w	r3, ip, r8
  402988:	42ab      	cmp	r3, r5
  40298a:	d907      	bls.n	40299c <__udivmoddi4+0x134>
  40298c:	19ed      	adds	r5, r5, r7
  40298e:	f108 30ff 	add.w	r0, r8, #4294967295
  402992:	d202      	bcs.n	40299a <__udivmoddi4+0x132>
  402994:	42ab      	cmp	r3, r5
  402996:	f200 80d1 	bhi.w	402b3c <__udivmoddi4+0x2d4>
  40299a:	4680      	mov	r8, r0
  40299c:	1aed      	subs	r5, r5, r3
  40299e:	b2a3      	uxth	r3, r4
  4029a0:	fbb5 f0f2 	udiv	r0, r5, r2
  4029a4:	fb02 5510 	mls	r5, r2, r0, r5
  4029a8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4029ac:	fb0c fc00 	mul.w	ip, ip, r0
  4029b0:	45a4      	cmp	ip, r4
  4029b2:	d907      	bls.n	4029c4 <__udivmoddi4+0x15c>
  4029b4:	19e4      	adds	r4, r4, r7
  4029b6:	f100 33ff 	add.w	r3, r0, #4294967295
  4029ba:	d202      	bcs.n	4029c2 <__udivmoddi4+0x15a>
  4029bc:	45a4      	cmp	ip, r4
  4029be:	f200 80b8 	bhi.w	402b32 <__udivmoddi4+0x2ca>
  4029c2:	4618      	mov	r0, r3
  4029c4:	eba4 040c 	sub.w	r4, r4, ip
  4029c8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4029cc:	e79d      	b.n	40290a <__udivmoddi4+0xa2>
  4029ce:	4631      	mov	r1, r6
  4029d0:	4630      	mov	r0, r6
  4029d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4029d6:	f1ce 0420 	rsb	r4, lr, #32
  4029da:	fa05 f30e 	lsl.w	r3, r5, lr
  4029de:	fa07 f70e 	lsl.w	r7, r7, lr
  4029e2:	fa20 f804 	lsr.w	r8, r0, r4
  4029e6:	0c3a      	lsrs	r2, r7, #16
  4029e8:	fa25 f404 	lsr.w	r4, r5, r4
  4029ec:	ea48 0803 	orr.w	r8, r8, r3
  4029f0:	fbb4 f1f2 	udiv	r1, r4, r2
  4029f4:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4029f8:	fb02 4411 	mls	r4, r2, r1, r4
  4029fc:	fa1f fc87 	uxth.w	ip, r7
  402a00:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  402a04:	fb01 f30c 	mul.w	r3, r1, ip
  402a08:	42ab      	cmp	r3, r5
  402a0a:	fa00 f40e 	lsl.w	r4, r0, lr
  402a0e:	d909      	bls.n	402a24 <__udivmoddi4+0x1bc>
  402a10:	19ed      	adds	r5, r5, r7
  402a12:	f101 30ff 	add.w	r0, r1, #4294967295
  402a16:	f080 808a 	bcs.w	402b2e <__udivmoddi4+0x2c6>
  402a1a:	42ab      	cmp	r3, r5
  402a1c:	f240 8087 	bls.w	402b2e <__udivmoddi4+0x2c6>
  402a20:	3902      	subs	r1, #2
  402a22:	443d      	add	r5, r7
  402a24:	1aeb      	subs	r3, r5, r3
  402a26:	fa1f f588 	uxth.w	r5, r8
  402a2a:	fbb3 f0f2 	udiv	r0, r3, r2
  402a2e:	fb02 3310 	mls	r3, r2, r0, r3
  402a32:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402a36:	fb00 f30c 	mul.w	r3, r0, ip
  402a3a:	42ab      	cmp	r3, r5
  402a3c:	d907      	bls.n	402a4e <__udivmoddi4+0x1e6>
  402a3e:	19ed      	adds	r5, r5, r7
  402a40:	f100 38ff 	add.w	r8, r0, #4294967295
  402a44:	d26f      	bcs.n	402b26 <__udivmoddi4+0x2be>
  402a46:	42ab      	cmp	r3, r5
  402a48:	d96d      	bls.n	402b26 <__udivmoddi4+0x2be>
  402a4a:	3802      	subs	r0, #2
  402a4c:	443d      	add	r5, r7
  402a4e:	1aeb      	subs	r3, r5, r3
  402a50:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  402a54:	e78f      	b.n	402976 <__udivmoddi4+0x10e>
  402a56:	f1c1 0720 	rsb	r7, r1, #32
  402a5a:	fa22 f807 	lsr.w	r8, r2, r7
  402a5e:	408b      	lsls	r3, r1
  402a60:	fa05 f401 	lsl.w	r4, r5, r1
  402a64:	ea48 0303 	orr.w	r3, r8, r3
  402a68:	fa20 fe07 	lsr.w	lr, r0, r7
  402a6c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  402a70:	40fd      	lsrs	r5, r7
  402a72:	ea4e 0e04 	orr.w	lr, lr, r4
  402a76:	fbb5 f9fc 	udiv	r9, r5, ip
  402a7a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  402a7e:	fb0c 5519 	mls	r5, ip, r9, r5
  402a82:	fa1f f883 	uxth.w	r8, r3
  402a86:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  402a8a:	fb09 f408 	mul.w	r4, r9, r8
  402a8e:	42ac      	cmp	r4, r5
  402a90:	fa02 f201 	lsl.w	r2, r2, r1
  402a94:	fa00 fa01 	lsl.w	sl, r0, r1
  402a98:	d908      	bls.n	402aac <__udivmoddi4+0x244>
  402a9a:	18ed      	adds	r5, r5, r3
  402a9c:	f109 30ff 	add.w	r0, r9, #4294967295
  402aa0:	d243      	bcs.n	402b2a <__udivmoddi4+0x2c2>
  402aa2:	42ac      	cmp	r4, r5
  402aa4:	d941      	bls.n	402b2a <__udivmoddi4+0x2c2>
  402aa6:	f1a9 0902 	sub.w	r9, r9, #2
  402aaa:	441d      	add	r5, r3
  402aac:	1b2d      	subs	r5, r5, r4
  402aae:	fa1f fe8e 	uxth.w	lr, lr
  402ab2:	fbb5 f0fc 	udiv	r0, r5, ip
  402ab6:	fb0c 5510 	mls	r5, ip, r0, r5
  402aba:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  402abe:	fb00 f808 	mul.w	r8, r0, r8
  402ac2:	45a0      	cmp	r8, r4
  402ac4:	d907      	bls.n	402ad6 <__udivmoddi4+0x26e>
  402ac6:	18e4      	adds	r4, r4, r3
  402ac8:	f100 35ff 	add.w	r5, r0, #4294967295
  402acc:	d229      	bcs.n	402b22 <__udivmoddi4+0x2ba>
  402ace:	45a0      	cmp	r8, r4
  402ad0:	d927      	bls.n	402b22 <__udivmoddi4+0x2ba>
  402ad2:	3802      	subs	r0, #2
  402ad4:	441c      	add	r4, r3
  402ad6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  402ada:	eba4 0408 	sub.w	r4, r4, r8
  402ade:	fba0 8902 	umull	r8, r9, r0, r2
  402ae2:	454c      	cmp	r4, r9
  402ae4:	46c6      	mov	lr, r8
  402ae6:	464d      	mov	r5, r9
  402ae8:	d315      	bcc.n	402b16 <__udivmoddi4+0x2ae>
  402aea:	d012      	beq.n	402b12 <__udivmoddi4+0x2aa>
  402aec:	b156      	cbz	r6, 402b04 <__udivmoddi4+0x29c>
  402aee:	ebba 030e 	subs.w	r3, sl, lr
  402af2:	eb64 0405 	sbc.w	r4, r4, r5
  402af6:	fa04 f707 	lsl.w	r7, r4, r7
  402afa:	40cb      	lsrs	r3, r1
  402afc:	431f      	orrs	r7, r3
  402afe:	40cc      	lsrs	r4, r1
  402b00:	6037      	str	r7, [r6, #0]
  402b02:	6074      	str	r4, [r6, #4]
  402b04:	2100      	movs	r1, #0
  402b06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402b0a:	4618      	mov	r0, r3
  402b0c:	e6f8      	b.n	402900 <__udivmoddi4+0x98>
  402b0e:	4690      	mov	r8, r2
  402b10:	e6e0      	b.n	4028d4 <__udivmoddi4+0x6c>
  402b12:	45c2      	cmp	sl, r8
  402b14:	d2ea      	bcs.n	402aec <__udivmoddi4+0x284>
  402b16:	ebb8 0e02 	subs.w	lr, r8, r2
  402b1a:	eb69 0503 	sbc.w	r5, r9, r3
  402b1e:	3801      	subs	r0, #1
  402b20:	e7e4      	b.n	402aec <__udivmoddi4+0x284>
  402b22:	4628      	mov	r0, r5
  402b24:	e7d7      	b.n	402ad6 <__udivmoddi4+0x26e>
  402b26:	4640      	mov	r0, r8
  402b28:	e791      	b.n	402a4e <__udivmoddi4+0x1e6>
  402b2a:	4681      	mov	r9, r0
  402b2c:	e7be      	b.n	402aac <__udivmoddi4+0x244>
  402b2e:	4601      	mov	r1, r0
  402b30:	e778      	b.n	402a24 <__udivmoddi4+0x1bc>
  402b32:	3802      	subs	r0, #2
  402b34:	443c      	add	r4, r7
  402b36:	e745      	b.n	4029c4 <__udivmoddi4+0x15c>
  402b38:	4608      	mov	r0, r1
  402b3a:	e708      	b.n	40294e <__udivmoddi4+0xe6>
  402b3c:	f1a8 0802 	sub.w	r8, r8, #2
  402b40:	443d      	add	r5, r7
  402b42:	e72b      	b.n	40299c <__udivmoddi4+0x134>

00402b44 <__aeabi_idiv0>:
  402b44:	4770      	bx	lr
  402b46:	bf00      	nop

00402b48 <__libc_init_array>:
  402b48:	b570      	push	{r4, r5, r6, lr}
  402b4a:	4e0f      	ldr	r6, [pc, #60]	; (402b88 <__libc_init_array+0x40>)
  402b4c:	4d0f      	ldr	r5, [pc, #60]	; (402b8c <__libc_init_array+0x44>)
  402b4e:	1b76      	subs	r6, r6, r5
  402b50:	10b6      	asrs	r6, r6, #2
  402b52:	bf18      	it	ne
  402b54:	2400      	movne	r4, #0
  402b56:	d005      	beq.n	402b64 <__libc_init_array+0x1c>
  402b58:	3401      	adds	r4, #1
  402b5a:	f855 3b04 	ldr.w	r3, [r5], #4
  402b5e:	4798      	blx	r3
  402b60:	42a6      	cmp	r6, r4
  402b62:	d1f9      	bne.n	402b58 <__libc_init_array+0x10>
  402b64:	4e0a      	ldr	r6, [pc, #40]	; (402b90 <__libc_init_array+0x48>)
  402b66:	4d0b      	ldr	r5, [pc, #44]	; (402b94 <__libc_init_array+0x4c>)
  402b68:	1b76      	subs	r6, r6, r5
  402b6a:	f006 fb5d 	bl	409228 <_init>
  402b6e:	10b6      	asrs	r6, r6, #2
  402b70:	bf18      	it	ne
  402b72:	2400      	movne	r4, #0
  402b74:	d006      	beq.n	402b84 <__libc_init_array+0x3c>
  402b76:	3401      	adds	r4, #1
  402b78:	f855 3b04 	ldr.w	r3, [r5], #4
  402b7c:	4798      	blx	r3
  402b7e:	42a6      	cmp	r6, r4
  402b80:	d1f9      	bne.n	402b76 <__libc_init_array+0x2e>
  402b82:	bd70      	pop	{r4, r5, r6, pc}
  402b84:	bd70      	pop	{r4, r5, r6, pc}
  402b86:	bf00      	nop
  402b88:	00409234 	.word	0x00409234
  402b8c:	00409234 	.word	0x00409234
  402b90:	0040923c 	.word	0x0040923c
  402b94:	00409234 	.word	0x00409234

00402b98 <iprintf>:
  402b98:	b40f      	push	{r0, r1, r2, r3}
  402b9a:	b500      	push	{lr}
  402b9c:	4907      	ldr	r1, [pc, #28]	; (402bbc <iprintf+0x24>)
  402b9e:	b083      	sub	sp, #12
  402ba0:	ab04      	add	r3, sp, #16
  402ba2:	6808      	ldr	r0, [r1, #0]
  402ba4:	f853 2b04 	ldr.w	r2, [r3], #4
  402ba8:	6881      	ldr	r1, [r0, #8]
  402baa:	9301      	str	r3, [sp, #4]
  402bac:	f001 ffa4 	bl	404af8 <_vfiprintf_r>
  402bb0:	b003      	add	sp, #12
  402bb2:	f85d eb04 	ldr.w	lr, [sp], #4
  402bb6:	b004      	add	sp, #16
  402bb8:	4770      	bx	lr
  402bba:	bf00      	nop
  402bbc:	20400020 	.word	0x20400020

00402bc0 <malloc>:
  402bc0:	4b02      	ldr	r3, [pc, #8]	; (402bcc <malloc+0xc>)
  402bc2:	4601      	mov	r1, r0
  402bc4:	6818      	ldr	r0, [r3, #0]
  402bc6:	f000 b803 	b.w	402bd0 <_malloc_r>
  402bca:	bf00      	nop
  402bcc:	20400020 	.word	0x20400020

00402bd0 <_malloc_r>:
  402bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402bd4:	f101 060b 	add.w	r6, r1, #11
  402bd8:	2e16      	cmp	r6, #22
  402bda:	b083      	sub	sp, #12
  402bdc:	4605      	mov	r5, r0
  402bde:	f240 809e 	bls.w	402d1e <_malloc_r+0x14e>
  402be2:	f036 0607 	bics.w	r6, r6, #7
  402be6:	f100 80bd 	bmi.w	402d64 <_malloc_r+0x194>
  402bea:	42b1      	cmp	r1, r6
  402bec:	f200 80ba 	bhi.w	402d64 <_malloc_r+0x194>
  402bf0:	f000 fb86 	bl	403300 <__malloc_lock>
  402bf4:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  402bf8:	f0c0 8293 	bcc.w	403122 <_malloc_r+0x552>
  402bfc:	0a73      	lsrs	r3, r6, #9
  402bfe:	f000 80b8 	beq.w	402d72 <_malloc_r+0x1a2>
  402c02:	2b04      	cmp	r3, #4
  402c04:	f200 8179 	bhi.w	402efa <_malloc_r+0x32a>
  402c08:	09b3      	lsrs	r3, r6, #6
  402c0a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  402c0e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  402c12:	00c3      	lsls	r3, r0, #3
  402c14:	4fbf      	ldr	r7, [pc, #764]	; (402f14 <_malloc_r+0x344>)
  402c16:	443b      	add	r3, r7
  402c18:	f1a3 0108 	sub.w	r1, r3, #8
  402c1c:	685c      	ldr	r4, [r3, #4]
  402c1e:	42a1      	cmp	r1, r4
  402c20:	d106      	bne.n	402c30 <_malloc_r+0x60>
  402c22:	e00c      	b.n	402c3e <_malloc_r+0x6e>
  402c24:	2a00      	cmp	r2, #0
  402c26:	f280 80aa 	bge.w	402d7e <_malloc_r+0x1ae>
  402c2a:	68e4      	ldr	r4, [r4, #12]
  402c2c:	42a1      	cmp	r1, r4
  402c2e:	d006      	beq.n	402c3e <_malloc_r+0x6e>
  402c30:	6863      	ldr	r3, [r4, #4]
  402c32:	f023 0303 	bic.w	r3, r3, #3
  402c36:	1b9a      	subs	r2, r3, r6
  402c38:	2a0f      	cmp	r2, #15
  402c3a:	ddf3      	ble.n	402c24 <_malloc_r+0x54>
  402c3c:	4670      	mov	r0, lr
  402c3e:	693c      	ldr	r4, [r7, #16]
  402c40:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 402f28 <_malloc_r+0x358>
  402c44:	4574      	cmp	r4, lr
  402c46:	f000 81ab 	beq.w	402fa0 <_malloc_r+0x3d0>
  402c4a:	6863      	ldr	r3, [r4, #4]
  402c4c:	f023 0303 	bic.w	r3, r3, #3
  402c50:	1b9a      	subs	r2, r3, r6
  402c52:	2a0f      	cmp	r2, #15
  402c54:	f300 8190 	bgt.w	402f78 <_malloc_r+0x3a8>
  402c58:	2a00      	cmp	r2, #0
  402c5a:	f8c7 e014 	str.w	lr, [r7, #20]
  402c5e:	f8c7 e010 	str.w	lr, [r7, #16]
  402c62:	f280 809d 	bge.w	402da0 <_malloc_r+0x1d0>
  402c66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402c6a:	f080 8161 	bcs.w	402f30 <_malloc_r+0x360>
  402c6e:	08db      	lsrs	r3, r3, #3
  402c70:	f103 0c01 	add.w	ip, r3, #1
  402c74:	1099      	asrs	r1, r3, #2
  402c76:	687a      	ldr	r2, [r7, #4]
  402c78:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  402c7c:	f8c4 8008 	str.w	r8, [r4, #8]
  402c80:	2301      	movs	r3, #1
  402c82:	408b      	lsls	r3, r1
  402c84:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  402c88:	4313      	orrs	r3, r2
  402c8a:	3908      	subs	r1, #8
  402c8c:	60e1      	str	r1, [r4, #12]
  402c8e:	607b      	str	r3, [r7, #4]
  402c90:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  402c94:	f8c8 400c 	str.w	r4, [r8, #12]
  402c98:	1082      	asrs	r2, r0, #2
  402c9a:	2401      	movs	r4, #1
  402c9c:	4094      	lsls	r4, r2
  402c9e:	429c      	cmp	r4, r3
  402ca0:	f200 808b 	bhi.w	402dba <_malloc_r+0x1ea>
  402ca4:	421c      	tst	r4, r3
  402ca6:	d106      	bne.n	402cb6 <_malloc_r+0xe6>
  402ca8:	f020 0003 	bic.w	r0, r0, #3
  402cac:	0064      	lsls	r4, r4, #1
  402cae:	421c      	tst	r4, r3
  402cb0:	f100 0004 	add.w	r0, r0, #4
  402cb4:	d0fa      	beq.n	402cac <_malloc_r+0xdc>
  402cb6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  402cba:	46cc      	mov	ip, r9
  402cbc:	4680      	mov	r8, r0
  402cbe:	f8dc 300c 	ldr.w	r3, [ip, #12]
  402cc2:	459c      	cmp	ip, r3
  402cc4:	d107      	bne.n	402cd6 <_malloc_r+0x106>
  402cc6:	e16d      	b.n	402fa4 <_malloc_r+0x3d4>
  402cc8:	2a00      	cmp	r2, #0
  402cca:	f280 817b 	bge.w	402fc4 <_malloc_r+0x3f4>
  402cce:	68db      	ldr	r3, [r3, #12]
  402cd0:	459c      	cmp	ip, r3
  402cd2:	f000 8167 	beq.w	402fa4 <_malloc_r+0x3d4>
  402cd6:	6859      	ldr	r1, [r3, #4]
  402cd8:	f021 0103 	bic.w	r1, r1, #3
  402cdc:	1b8a      	subs	r2, r1, r6
  402cde:	2a0f      	cmp	r2, #15
  402ce0:	ddf2      	ble.n	402cc8 <_malloc_r+0xf8>
  402ce2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  402ce6:	f8d3 8008 	ldr.w	r8, [r3, #8]
  402cea:	9300      	str	r3, [sp, #0]
  402cec:	199c      	adds	r4, r3, r6
  402cee:	4628      	mov	r0, r5
  402cf0:	f046 0601 	orr.w	r6, r6, #1
  402cf4:	f042 0501 	orr.w	r5, r2, #1
  402cf8:	605e      	str	r6, [r3, #4]
  402cfa:	f8c8 c00c 	str.w	ip, [r8, #12]
  402cfe:	f8cc 8008 	str.w	r8, [ip, #8]
  402d02:	617c      	str	r4, [r7, #20]
  402d04:	613c      	str	r4, [r7, #16]
  402d06:	f8c4 e00c 	str.w	lr, [r4, #12]
  402d0a:	f8c4 e008 	str.w	lr, [r4, #8]
  402d0e:	6065      	str	r5, [r4, #4]
  402d10:	505a      	str	r2, [r3, r1]
  402d12:	f000 fafb 	bl	40330c <__malloc_unlock>
  402d16:	9b00      	ldr	r3, [sp, #0]
  402d18:	f103 0408 	add.w	r4, r3, #8
  402d1c:	e01e      	b.n	402d5c <_malloc_r+0x18c>
  402d1e:	2910      	cmp	r1, #16
  402d20:	d820      	bhi.n	402d64 <_malloc_r+0x194>
  402d22:	f000 faed 	bl	403300 <__malloc_lock>
  402d26:	2610      	movs	r6, #16
  402d28:	2318      	movs	r3, #24
  402d2a:	2002      	movs	r0, #2
  402d2c:	4f79      	ldr	r7, [pc, #484]	; (402f14 <_malloc_r+0x344>)
  402d2e:	443b      	add	r3, r7
  402d30:	f1a3 0208 	sub.w	r2, r3, #8
  402d34:	685c      	ldr	r4, [r3, #4]
  402d36:	4294      	cmp	r4, r2
  402d38:	f000 813d 	beq.w	402fb6 <_malloc_r+0x3e6>
  402d3c:	6863      	ldr	r3, [r4, #4]
  402d3e:	68e1      	ldr	r1, [r4, #12]
  402d40:	68a6      	ldr	r6, [r4, #8]
  402d42:	f023 0303 	bic.w	r3, r3, #3
  402d46:	4423      	add	r3, r4
  402d48:	4628      	mov	r0, r5
  402d4a:	685a      	ldr	r2, [r3, #4]
  402d4c:	60f1      	str	r1, [r6, #12]
  402d4e:	f042 0201 	orr.w	r2, r2, #1
  402d52:	608e      	str	r6, [r1, #8]
  402d54:	605a      	str	r2, [r3, #4]
  402d56:	f000 fad9 	bl	40330c <__malloc_unlock>
  402d5a:	3408      	adds	r4, #8
  402d5c:	4620      	mov	r0, r4
  402d5e:	b003      	add	sp, #12
  402d60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d64:	2400      	movs	r4, #0
  402d66:	230c      	movs	r3, #12
  402d68:	4620      	mov	r0, r4
  402d6a:	602b      	str	r3, [r5, #0]
  402d6c:	b003      	add	sp, #12
  402d6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d72:	2040      	movs	r0, #64	; 0x40
  402d74:	f44f 7300 	mov.w	r3, #512	; 0x200
  402d78:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  402d7c:	e74a      	b.n	402c14 <_malloc_r+0x44>
  402d7e:	4423      	add	r3, r4
  402d80:	68e1      	ldr	r1, [r4, #12]
  402d82:	685a      	ldr	r2, [r3, #4]
  402d84:	68a6      	ldr	r6, [r4, #8]
  402d86:	f042 0201 	orr.w	r2, r2, #1
  402d8a:	60f1      	str	r1, [r6, #12]
  402d8c:	4628      	mov	r0, r5
  402d8e:	608e      	str	r6, [r1, #8]
  402d90:	605a      	str	r2, [r3, #4]
  402d92:	f000 fabb 	bl	40330c <__malloc_unlock>
  402d96:	3408      	adds	r4, #8
  402d98:	4620      	mov	r0, r4
  402d9a:	b003      	add	sp, #12
  402d9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402da0:	4423      	add	r3, r4
  402da2:	4628      	mov	r0, r5
  402da4:	685a      	ldr	r2, [r3, #4]
  402da6:	f042 0201 	orr.w	r2, r2, #1
  402daa:	605a      	str	r2, [r3, #4]
  402dac:	f000 faae 	bl	40330c <__malloc_unlock>
  402db0:	3408      	adds	r4, #8
  402db2:	4620      	mov	r0, r4
  402db4:	b003      	add	sp, #12
  402db6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402dba:	68bc      	ldr	r4, [r7, #8]
  402dbc:	6863      	ldr	r3, [r4, #4]
  402dbe:	f023 0803 	bic.w	r8, r3, #3
  402dc2:	45b0      	cmp	r8, r6
  402dc4:	d304      	bcc.n	402dd0 <_malloc_r+0x200>
  402dc6:	eba8 0306 	sub.w	r3, r8, r6
  402dca:	2b0f      	cmp	r3, #15
  402dcc:	f300 8085 	bgt.w	402eda <_malloc_r+0x30a>
  402dd0:	f8df 9158 	ldr.w	r9, [pc, #344]	; 402f2c <_malloc_r+0x35c>
  402dd4:	4b50      	ldr	r3, [pc, #320]	; (402f18 <_malloc_r+0x348>)
  402dd6:	f8d9 2000 	ldr.w	r2, [r9]
  402dda:	681b      	ldr	r3, [r3, #0]
  402ddc:	3201      	adds	r2, #1
  402dde:	4433      	add	r3, r6
  402de0:	eb04 0a08 	add.w	sl, r4, r8
  402de4:	f000 8155 	beq.w	403092 <_malloc_r+0x4c2>
  402de8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  402dec:	330f      	adds	r3, #15
  402dee:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  402df2:	f02b 0b0f 	bic.w	fp, fp, #15
  402df6:	4659      	mov	r1, fp
  402df8:	4628      	mov	r0, r5
  402dfa:	f000 fa8d 	bl	403318 <_sbrk_r>
  402dfe:	1c41      	adds	r1, r0, #1
  402e00:	4602      	mov	r2, r0
  402e02:	f000 80fc 	beq.w	402ffe <_malloc_r+0x42e>
  402e06:	4582      	cmp	sl, r0
  402e08:	f200 80f7 	bhi.w	402ffa <_malloc_r+0x42a>
  402e0c:	4b43      	ldr	r3, [pc, #268]	; (402f1c <_malloc_r+0x34c>)
  402e0e:	6819      	ldr	r1, [r3, #0]
  402e10:	4459      	add	r1, fp
  402e12:	6019      	str	r1, [r3, #0]
  402e14:	f000 814d 	beq.w	4030b2 <_malloc_r+0x4e2>
  402e18:	f8d9 0000 	ldr.w	r0, [r9]
  402e1c:	3001      	adds	r0, #1
  402e1e:	bf1b      	ittet	ne
  402e20:	eba2 0a0a 	subne.w	sl, r2, sl
  402e24:	4451      	addne	r1, sl
  402e26:	f8c9 2000 	streq.w	r2, [r9]
  402e2a:	6019      	strne	r1, [r3, #0]
  402e2c:	f012 0107 	ands.w	r1, r2, #7
  402e30:	f000 8115 	beq.w	40305e <_malloc_r+0x48e>
  402e34:	f1c1 0008 	rsb	r0, r1, #8
  402e38:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  402e3c:	4402      	add	r2, r0
  402e3e:	3108      	adds	r1, #8
  402e40:	eb02 090b 	add.w	r9, r2, fp
  402e44:	f3c9 090b 	ubfx	r9, r9, #0, #12
  402e48:	eba1 0909 	sub.w	r9, r1, r9
  402e4c:	4649      	mov	r1, r9
  402e4e:	4628      	mov	r0, r5
  402e50:	9301      	str	r3, [sp, #4]
  402e52:	9200      	str	r2, [sp, #0]
  402e54:	f000 fa60 	bl	403318 <_sbrk_r>
  402e58:	1c43      	adds	r3, r0, #1
  402e5a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  402e5e:	f000 8143 	beq.w	4030e8 <_malloc_r+0x518>
  402e62:	1a80      	subs	r0, r0, r2
  402e64:	4448      	add	r0, r9
  402e66:	f040 0001 	orr.w	r0, r0, #1
  402e6a:	6819      	ldr	r1, [r3, #0]
  402e6c:	60ba      	str	r2, [r7, #8]
  402e6e:	4449      	add	r1, r9
  402e70:	42bc      	cmp	r4, r7
  402e72:	6050      	str	r0, [r2, #4]
  402e74:	6019      	str	r1, [r3, #0]
  402e76:	d017      	beq.n	402ea8 <_malloc_r+0x2d8>
  402e78:	f1b8 0f0f 	cmp.w	r8, #15
  402e7c:	f240 80fb 	bls.w	403076 <_malloc_r+0x4a6>
  402e80:	6860      	ldr	r0, [r4, #4]
  402e82:	f1a8 020c 	sub.w	r2, r8, #12
  402e86:	f022 0207 	bic.w	r2, r2, #7
  402e8a:	eb04 0e02 	add.w	lr, r4, r2
  402e8e:	f000 0001 	and.w	r0, r0, #1
  402e92:	f04f 0c05 	mov.w	ip, #5
  402e96:	4310      	orrs	r0, r2
  402e98:	2a0f      	cmp	r2, #15
  402e9a:	6060      	str	r0, [r4, #4]
  402e9c:	f8ce c004 	str.w	ip, [lr, #4]
  402ea0:	f8ce c008 	str.w	ip, [lr, #8]
  402ea4:	f200 8117 	bhi.w	4030d6 <_malloc_r+0x506>
  402ea8:	4b1d      	ldr	r3, [pc, #116]	; (402f20 <_malloc_r+0x350>)
  402eaa:	68bc      	ldr	r4, [r7, #8]
  402eac:	681a      	ldr	r2, [r3, #0]
  402eae:	4291      	cmp	r1, r2
  402eb0:	bf88      	it	hi
  402eb2:	6019      	strhi	r1, [r3, #0]
  402eb4:	4b1b      	ldr	r3, [pc, #108]	; (402f24 <_malloc_r+0x354>)
  402eb6:	681a      	ldr	r2, [r3, #0]
  402eb8:	4291      	cmp	r1, r2
  402eba:	6862      	ldr	r2, [r4, #4]
  402ebc:	bf88      	it	hi
  402ebe:	6019      	strhi	r1, [r3, #0]
  402ec0:	f022 0203 	bic.w	r2, r2, #3
  402ec4:	4296      	cmp	r6, r2
  402ec6:	eba2 0306 	sub.w	r3, r2, r6
  402eca:	d801      	bhi.n	402ed0 <_malloc_r+0x300>
  402ecc:	2b0f      	cmp	r3, #15
  402ece:	dc04      	bgt.n	402eda <_malloc_r+0x30a>
  402ed0:	4628      	mov	r0, r5
  402ed2:	f000 fa1b 	bl	40330c <__malloc_unlock>
  402ed6:	2400      	movs	r4, #0
  402ed8:	e740      	b.n	402d5c <_malloc_r+0x18c>
  402eda:	19a2      	adds	r2, r4, r6
  402edc:	f043 0301 	orr.w	r3, r3, #1
  402ee0:	f046 0601 	orr.w	r6, r6, #1
  402ee4:	6066      	str	r6, [r4, #4]
  402ee6:	4628      	mov	r0, r5
  402ee8:	60ba      	str	r2, [r7, #8]
  402eea:	6053      	str	r3, [r2, #4]
  402eec:	f000 fa0e 	bl	40330c <__malloc_unlock>
  402ef0:	3408      	adds	r4, #8
  402ef2:	4620      	mov	r0, r4
  402ef4:	b003      	add	sp, #12
  402ef6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402efa:	2b14      	cmp	r3, #20
  402efc:	d971      	bls.n	402fe2 <_malloc_r+0x412>
  402efe:	2b54      	cmp	r3, #84	; 0x54
  402f00:	f200 80a3 	bhi.w	40304a <_malloc_r+0x47a>
  402f04:	0b33      	lsrs	r3, r6, #12
  402f06:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  402f0a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  402f0e:	00c3      	lsls	r3, r0, #3
  402f10:	e680      	b.n	402c14 <_malloc_r+0x44>
  402f12:	bf00      	nop
  402f14:	20400450 	.word	0x20400450
  402f18:	20400d38 	.word	0x20400d38
  402f1c:	20400d08 	.word	0x20400d08
  402f20:	20400d30 	.word	0x20400d30
  402f24:	20400d34 	.word	0x20400d34
  402f28:	20400458 	.word	0x20400458
  402f2c:	20400858 	.word	0x20400858
  402f30:	0a5a      	lsrs	r2, r3, #9
  402f32:	2a04      	cmp	r2, #4
  402f34:	d95b      	bls.n	402fee <_malloc_r+0x41e>
  402f36:	2a14      	cmp	r2, #20
  402f38:	f200 80ae 	bhi.w	403098 <_malloc_r+0x4c8>
  402f3c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  402f40:	00c9      	lsls	r1, r1, #3
  402f42:	325b      	adds	r2, #91	; 0x5b
  402f44:	eb07 0c01 	add.w	ip, r7, r1
  402f48:	5879      	ldr	r1, [r7, r1]
  402f4a:	f1ac 0c08 	sub.w	ip, ip, #8
  402f4e:	458c      	cmp	ip, r1
  402f50:	f000 8088 	beq.w	403064 <_malloc_r+0x494>
  402f54:	684a      	ldr	r2, [r1, #4]
  402f56:	f022 0203 	bic.w	r2, r2, #3
  402f5a:	4293      	cmp	r3, r2
  402f5c:	d273      	bcs.n	403046 <_malloc_r+0x476>
  402f5e:	6889      	ldr	r1, [r1, #8]
  402f60:	458c      	cmp	ip, r1
  402f62:	d1f7      	bne.n	402f54 <_malloc_r+0x384>
  402f64:	f8dc 200c 	ldr.w	r2, [ip, #12]
  402f68:	687b      	ldr	r3, [r7, #4]
  402f6a:	60e2      	str	r2, [r4, #12]
  402f6c:	f8c4 c008 	str.w	ip, [r4, #8]
  402f70:	6094      	str	r4, [r2, #8]
  402f72:	f8cc 400c 	str.w	r4, [ip, #12]
  402f76:	e68f      	b.n	402c98 <_malloc_r+0xc8>
  402f78:	19a1      	adds	r1, r4, r6
  402f7a:	f046 0c01 	orr.w	ip, r6, #1
  402f7e:	f042 0601 	orr.w	r6, r2, #1
  402f82:	f8c4 c004 	str.w	ip, [r4, #4]
  402f86:	4628      	mov	r0, r5
  402f88:	6179      	str	r1, [r7, #20]
  402f8a:	6139      	str	r1, [r7, #16]
  402f8c:	f8c1 e00c 	str.w	lr, [r1, #12]
  402f90:	f8c1 e008 	str.w	lr, [r1, #8]
  402f94:	604e      	str	r6, [r1, #4]
  402f96:	50e2      	str	r2, [r4, r3]
  402f98:	f000 f9b8 	bl	40330c <__malloc_unlock>
  402f9c:	3408      	adds	r4, #8
  402f9e:	e6dd      	b.n	402d5c <_malloc_r+0x18c>
  402fa0:	687b      	ldr	r3, [r7, #4]
  402fa2:	e679      	b.n	402c98 <_malloc_r+0xc8>
  402fa4:	f108 0801 	add.w	r8, r8, #1
  402fa8:	f018 0f03 	tst.w	r8, #3
  402fac:	f10c 0c08 	add.w	ip, ip, #8
  402fb0:	f47f ae85 	bne.w	402cbe <_malloc_r+0xee>
  402fb4:	e02d      	b.n	403012 <_malloc_r+0x442>
  402fb6:	68dc      	ldr	r4, [r3, #12]
  402fb8:	42a3      	cmp	r3, r4
  402fba:	bf08      	it	eq
  402fbc:	3002      	addeq	r0, #2
  402fbe:	f43f ae3e 	beq.w	402c3e <_malloc_r+0x6e>
  402fc2:	e6bb      	b.n	402d3c <_malloc_r+0x16c>
  402fc4:	4419      	add	r1, r3
  402fc6:	461c      	mov	r4, r3
  402fc8:	684a      	ldr	r2, [r1, #4]
  402fca:	68db      	ldr	r3, [r3, #12]
  402fcc:	f854 6f08 	ldr.w	r6, [r4, #8]!
  402fd0:	f042 0201 	orr.w	r2, r2, #1
  402fd4:	604a      	str	r2, [r1, #4]
  402fd6:	4628      	mov	r0, r5
  402fd8:	60f3      	str	r3, [r6, #12]
  402fda:	609e      	str	r6, [r3, #8]
  402fdc:	f000 f996 	bl	40330c <__malloc_unlock>
  402fe0:	e6bc      	b.n	402d5c <_malloc_r+0x18c>
  402fe2:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  402fe6:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  402fea:	00c3      	lsls	r3, r0, #3
  402fec:	e612      	b.n	402c14 <_malloc_r+0x44>
  402fee:	099a      	lsrs	r2, r3, #6
  402ff0:	f102 0139 	add.w	r1, r2, #57	; 0x39
  402ff4:	00c9      	lsls	r1, r1, #3
  402ff6:	3238      	adds	r2, #56	; 0x38
  402ff8:	e7a4      	b.n	402f44 <_malloc_r+0x374>
  402ffa:	42bc      	cmp	r4, r7
  402ffc:	d054      	beq.n	4030a8 <_malloc_r+0x4d8>
  402ffe:	68bc      	ldr	r4, [r7, #8]
  403000:	6862      	ldr	r2, [r4, #4]
  403002:	f022 0203 	bic.w	r2, r2, #3
  403006:	e75d      	b.n	402ec4 <_malloc_r+0x2f4>
  403008:	f859 3908 	ldr.w	r3, [r9], #-8
  40300c:	4599      	cmp	r9, r3
  40300e:	f040 8086 	bne.w	40311e <_malloc_r+0x54e>
  403012:	f010 0f03 	tst.w	r0, #3
  403016:	f100 30ff 	add.w	r0, r0, #4294967295
  40301a:	d1f5      	bne.n	403008 <_malloc_r+0x438>
  40301c:	687b      	ldr	r3, [r7, #4]
  40301e:	ea23 0304 	bic.w	r3, r3, r4
  403022:	607b      	str	r3, [r7, #4]
  403024:	0064      	lsls	r4, r4, #1
  403026:	429c      	cmp	r4, r3
  403028:	f63f aec7 	bhi.w	402dba <_malloc_r+0x1ea>
  40302c:	2c00      	cmp	r4, #0
  40302e:	f43f aec4 	beq.w	402dba <_malloc_r+0x1ea>
  403032:	421c      	tst	r4, r3
  403034:	4640      	mov	r0, r8
  403036:	f47f ae3e 	bne.w	402cb6 <_malloc_r+0xe6>
  40303a:	0064      	lsls	r4, r4, #1
  40303c:	421c      	tst	r4, r3
  40303e:	f100 0004 	add.w	r0, r0, #4
  403042:	d0fa      	beq.n	40303a <_malloc_r+0x46a>
  403044:	e637      	b.n	402cb6 <_malloc_r+0xe6>
  403046:	468c      	mov	ip, r1
  403048:	e78c      	b.n	402f64 <_malloc_r+0x394>
  40304a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40304e:	d815      	bhi.n	40307c <_malloc_r+0x4ac>
  403050:	0bf3      	lsrs	r3, r6, #15
  403052:	f103 0078 	add.w	r0, r3, #120	; 0x78
  403056:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40305a:	00c3      	lsls	r3, r0, #3
  40305c:	e5da      	b.n	402c14 <_malloc_r+0x44>
  40305e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403062:	e6ed      	b.n	402e40 <_malloc_r+0x270>
  403064:	687b      	ldr	r3, [r7, #4]
  403066:	1092      	asrs	r2, r2, #2
  403068:	2101      	movs	r1, #1
  40306a:	fa01 f202 	lsl.w	r2, r1, r2
  40306e:	4313      	orrs	r3, r2
  403070:	607b      	str	r3, [r7, #4]
  403072:	4662      	mov	r2, ip
  403074:	e779      	b.n	402f6a <_malloc_r+0x39a>
  403076:	2301      	movs	r3, #1
  403078:	6053      	str	r3, [r2, #4]
  40307a:	e729      	b.n	402ed0 <_malloc_r+0x300>
  40307c:	f240 5254 	movw	r2, #1364	; 0x554
  403080:	4293      	cmp	r3, r2
  403082:	d822      	bhi.n	4030ca <_malloc_r+0x4fa>
  403084:	0cb3      	lsrs	r3, r6, #18
  403086:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40308a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40308e:	00c3      	lsls	r3, r0, #3
  403090:	e5c0      	b.n	402c14 <_malloc_r+0x44>
  403092:	f103 0b10 	add.w	fp, r3, #16
  403096:	e6ae      	b.n	402df6 <_malloc_r+0x226>
  403098:	2a54      	cmp	r2, #84	; 0x54
  40309a:	d829      	bhi.n	4030f0 <_malloc_r+0x520>
  40309c:	0b1a      	lsrs	r2, r3, #12
  40309e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4030a2:	00c9      	lsls	r1, r1, #3
  4030a4:	326e      	adds	r2, #110	; 0x6e
  4030a6:	e74d      	b.n	402f44 <_malloc_r+0x374>
  4030a8:	4b20      	ldr	r3, [pc, #128]	; (40312c <_malloc_r+0x55c>)
  4030aa:	6819      	ldr	r1, [r3, #0]
  4030ac:	4459      	add	r1, fp
  4030ae:	6019      	str	r1, [r3, #0]
  4030b0:	e6b2      	b.n	402e18 <_malloc_r+0x248>
  4030b2:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4030b6:	2800      	cmp	r0, #0
  4030b8:	f47f aeae 	bne.w	402e18 <_malloc_r+0x248>
  4030bc:	eb08 030b 	add.w	r3, r8, fp
  4030c0:	68ba      	ldr	r2, [r7, #8]
  4030c2:	f043 0301 	orr.w	r3, r3, #1
  4030c6:	6053      	str	r3, [r2, #4]
  4030c8:	e6ee      	b.n	402ea8 <_malloc_r+0x2d8>
  4030ca:	207f      	movs	r0, #127	; 0x7f
  4030cc:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4030d0:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4030d4:	e59e      	b.n	402c14 <_malloc_r+0x44>
  4030d6:	f104 0108 	add.w	r1, r4, #8
  4030da:	4628      	mov	r0, r5
  4030dc:	9300      	str	r3, [sp, #0]
  4030de:	f003 fde7 	bl	406cb0 <_free_r>
  4030e2:	9b00      	ldr	r3, [sp, #0]
  4030e4:	6819      	ldr	r1, [r3, #0]
  4030e6:	e6df      	b.n	402ea8 <_malloc_r+0x2d8>
  4030e8:	2001      	movs	r0, #1
  4030ea:	f04f 0900 	mov.w	r9, #0
  4030ee:	e6bc      	b.n	402e6a <_malloc_r+0x29a>
  4030f0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4030f4:	d805      	bhi.n	403102 <_malloc_r+0x532>
  4030f6:	0bda      	lsrs	r2, r3, #15
  4030f8:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4030fc:	00c9      	lsls	r1, r1, #3
  4030fe:	3277      	adds	r2, #119	; 0x77
  403100:	e720      	b.n	402f44 <_malloc_r+0x374>
  403102:	f240 5154 	movw	r1, #1364	; 0x554
  403106:	428a      	cmp	r2, r1
  403108:	d805      	bhi.n	403116 <_malloc_r+0x546>
  40310a:	0c9a      	lsrs	r2, r3, #18
  40310c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403110:	00c9      	lsls	r1, r1, #3
  403112:	327c      	adds	r2, #124	; 0x7c
  403114:	e716      	b.n	402f44 <_malloc_r+0x374>
  403116:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40311a:	227e      	movs	r2, #126	; 0x7e
  40311c:	e712      	b.n	402f44 <_malloc_r+0x374>
  40311e:	687b      	ldr	r3, [r7, #4]
  403120:	e780      	b.n	403024 <_malloc_r+0x454>
  403122:	08f0      	lsrs	r0, r6, #3
  403124:	f106 0308 	add.w	r3, r6, #8
  403128:	e600      	b.n	402d2c <_malloc_r+0x15c>
  40312a:	bf00      	nop
  40312c:	20400d08 	.word	0x20400d08

00403130 <memcpy>:
  403130:	4684      	mov	ip, r0
  403132:	ea41 0300 	orr.w	r3, r1, r0
  403136:	f013 0303 	ands.w	r3, r3, #3
  40313a:	d16d      	bne.n	403218 <memcpy+0xe8>
  40313c:	3a40      	subs	r2, #64	; 0x40
  40313e:	d341      	bcc.n	4031c4 <memcpy+0x94>
  403140:	f851 3b04 	ldr.w	r3, [r1], #4
  403144:	f840 3b04 	str.w	r3, [r0], #4
  403148:	f851 3b04 	ldr.w	r3, [r1], #4
  40314c:	f840 3b04 	str.w	r3, [r0], #4
  403150:	f851 3b04 	ldr.w	r3, [r1], #4
  403154:	f840 3b04 	str.w	r3, [r0], #4
  403158:	f851 3b04 	ldr.w	r3, [r1], #4
  40315c:	f840 3b04 	str.w	r3, [r0], #4
  403160:	f851 3b04 	ldr.w	r3, [r1], #4
  403164:	f840 3b04 	str.w	r3, [r0], #4
  403168:	f851 3b04 	ldr.w	r3, [r1], #4
  40316c:	f840 3b04 	str.w	r3, [r0], #4
  403170:	f851 3b04 	ldr.w	r3, [r1], #4
  403174:	f840 3b04 	str.w	r3, [r0], #4
  403178:	f851 3b04 	ldr.w	r3, [r1], #4
  40317c:	f840 3b04 	str.w	r3, [r0], #4
  403180:	f851 3b04 	ldr.w	r3, [r1], #4
  403184:	f840 3b04 	str.w	r3, [r0], #4
  403188:	f851 3b04 	ldr.w	r3, [r1], #4
  40318c:	f840 3b04 	str.w	r3, [r0], #4
  403190:	f851 3b04 	ldr.w	r3, [r1], #4
  403194:	f840 3b04 	str.w	r3, [r0], #4
  403198:	f851 3b04 	ldr.w	r3, [r1], #4
  40319c:	f840 3b04 	str.w	r3, [r0], #4
  4031a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4031a4:	f840 3b04 	str.w	r3, [r0], #4
  4031a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4031ac:	f840 3b04 	str.w	r3, [r0], #4
  4031b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4031b4:	f840 3b04 	str.w	r3, [r0], #4
  4031b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4031bc:	f840 3b04 	str.w	r3, [r0], #4
  4031c0:	3a40      	subs	r2, #64	; 0x40
  4031c2:	d2bd      	bcs.n	403140 <memcpy+0x10>
  4031c4:	3230      	adds	r2, #48	; 0x30
  4031c6:	d311      	bcc.n	4031ec <memcpy+0xbc>
  4031c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4031cc:	f840 3b04 	str.w	r3, [r0], #4
  4031d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4031d4:	f840 3b04 	str.w	r3, [r0], #4
  4031d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4031dc:	f840 3b04 	str.w	r3, [r0], #4
  4031e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4031e4:	f840 3b04 	str.w	r3, [r0], #4
  4031e8:	3a10      	subs	r2, #16
  4031ea:	d2ed      	bcs.n	4031c8 <memcpy+0x98>
  4031ec:	320c      	adds	r2, #12
  4031ee:	d305      	bcc.n	4031fc <memcpy+0xcc>
  4031f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4031f4:	f840 3b04 	str.w	r3, [r0], #4
  4031f8:	3a04      	subs	r2, #4
  4031fa:	d2f9      	bcs.n	4031f0 <memcpy+0xc0>
  4031fc:	3204      	adds	r2, #4
  4031fe:	d008      	beq.n	403212 <memcpy+0xe2>
  403200:	07d2      	lsls	r2, r2, #31
  403202:	bf1c      	itt	ne
  403204:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403208:	f800 3b01 	strbne.w	r3, [r0], #1
  40320c:	d301      	bcc.n	403212 <memcpy+0xe2>
  40320e:	880b      	ldrh	r3, [r1, #0]
  403210:	8003      	strh	r3, [r0, #0]
  403212:	4660      	mov	r0, ip
  403214:	4770      	bx	lr
  403216:	bf00      	nop
  403218:	2a08      	cmp	r2, #8
  40321a:	d313      	bcc.n	403244 <memcpy+0x114>
  40321c:	078b      	lsls	r3, r1, #30
  40321e:	d08d      	beq.n	40313c <memcpy+0xc>
  403220:	f010 0303 	ands.w	r3, r0, #3
  403224:	d08a      	beq.n	40313c <memcpy+0xc>
  403226:	f1c3 0304 	rsb	r3, r3, #4
  40322a:	1ad2      	subs	r2, r2, r3
  40322c:	07db      	lsls	r3, r3, #31
  40322e:	bf1c      	itt	ne
  403230:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403234:	f800 3b01 	strbne.w	r3, [r0], #1
  403238:	d380      	bcc.n	40313c <memcpy+0xc>
  40323a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40323e:	f820 3b02 	strh.w	r3, [r0], #2
  403242:	e77b      	b.n	40313c <memcpy+0xc>
  403244:	3a04      	subs	r2, #4
  403246:	d3d9      	bcc.n	4031fc <memcpy+0xcc>
  403248:	3a01      	subs	r2, #1
  40324a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40324e:	f800 3b01 	strb.w	r3, [r0], #1
  403252:	d2f9      	bcs.n	403248 <memcpy+0x118>
  403254:	780b      	ldrb	r3, [r1, #0]
  403256:	7003      	strb	r3, [r0, #0]
  403258:	784b      	ldrb	r3, [r1, #1]
  40325a:	7043      	strb	r3, [r0, #1]
  40325c:	788b      	ldrb	r3, [r1, #2]
  40325e:	7083      	strb	r3, [r0, #2]
  403260:	4660      	mov	r0, ip
  403262:	4770      	bx	lr

00403264 <memset>:
  403264:	b470      	push	{r4, r5, r6}
  403266:	0786      	lsls	r6, r0, #30
  403268:	d046      	beq.n	4032f8 <memset+0x94>
  40326a:	1e54      	subs	r4, r2, #1
  40326c:	2a00      	cmp	r2, #0
  40326e:	d041      	beq.n	4032f4 <memset+0x90>
  403270:	b2ca      	uxtb	r2, r1
  403272:	4603      	mov	r3, r0
  403274:	e002      	b.n	40327c <memset+0x18>
  403276:	f114 34ff 	adds.w	r4, r4, #4294967295
  40327a:	d33b      	bcc.n	4032f4 <memset+0x90>
  40327c:	f803 2b01 	strb.w	r2, [r3], #1
  403280:	079d      	lsls	r5, r3, #30
  403282:	d1f8      	bne.n	403276 <memset+0x12>
  403284:	2c03      	cmp	r4, #3
  403286:	d92e      	bls.n	4032e6 <memset+0x82>
  403288:	b2cd      	uxtb	r5, r1
  40328a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40328e:	2c0f      	cmp	r4, #15
  403290:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  403294:	d919      	bls.n	4032ca <memset+0x66>
  403296:	f103 0210 	add.w	r2, r3, #16
  40329a:	4626      	mov	r6, r4
  40329c:	3e10      	subs	r6, #16
  40329e:	2e0f      	cmp	r6, #15
  4032a0:	f842 5c10 	str.w	r5, [r2, #-16]
  4032a4:	f842 5c0c 	str.w	r5, [r2, #-12]
  4032a8:	f842 5c08 	str.w	r5, [r2, #-8]
  4032ac:	f842 5c04 	str.w	r5, [r2, #-4]
  4032b0:	f102 0210 	add.w	r2, r2, #16
  4032b4:	d8f2      	bhi.n	40329c <memset+0x38>
  4032b6:	f1a4 0210 	sub.w	r2, r4, #16
  4032ba:	f022 020f 	bic.w	r2, r2, #15
  4032be:	f004 040f 	and.w	r4, r4, #15
  4032c2:	3210      	adds	r2, #16
  4032c4:	2c03      	cmp	r4, #3
  4032c6:	4413      	add	r3, r2
  4032c8:	d90d      	bls.n	4032e6 <memset+0x82>
  4032ca:	461e      	mov	r6, r3
  4032cc:	4622      	mov	r2, r4
  4032ce:	3a04      	subs	r2, #4
  4032d0:	2a03      	cmp	r2, #3
  4032d2:	f846 5b04 	str.w	r5, [r6], #4
  4032d6:	d8fa      	bhi.n	4032ce <memset+0x6a>
  4032d8:	1f22      	subs	r2, r4, #4
  4032da:	f022 0203 	bic.w	r2, r2, #3
  4032de:	3204      	adds	r2, #4
  4032e0:	4413      	add	r3, r2
  4032e2:	f004 0403 	and.w	r4, r4, #3
  4032e6:	b12c      	cbz	r4, 4032f4 <memset+0x90>
  4032e8:	b2c9      	uxtb	r1, r1
  4032ea:	441c      	add	r4, r3
  4032ec:	f803 1b01 	strb.w	r1, [r3], #1
  4032f0:	429c      	cmp	r4, r3
  4032f2:	d1fb      	bne.n	4032ec <memset+0x88>
  4032f4:	bc70      	pop	{r4, r5, r6}
  4032f6:	4770      	bx	lr
  4032f8:	4614      	mov	r4, r2
  4032fa:	4603      	mov	r3, r0
  4032fc:	e7c2      	b.n	403284 <memset+0x20>
  4032fe:	bf00      	nop

00403300 <__malloc_lock>:
  403300:	4801      	ldr	r0, [pc, #4]	; (403308 <__malloc_lock+0x8>)
  403302:	f003 bf7d 	b.w	407200 <__retarget_lock_acquire_recursive>
  403306:	bf00      	nop
  403308:	20400d64 	.word	0x20400d64

0040330c <__malloc_unlock>:
  40330c:	4801      	ldr	r0, [pc, #4]	; (403314 <__malloc_unlock+0x8>)
  40330e:	f003 bf79 	b.w	407204 <__retarget_lock_release_recursive>
  403312:	bf00      	nop
  403314:	20400d64 	.word	0x20400d64

00403318 <_sbrk_r>:
  403318:	b538      	push	{r3, r4, r5, lr}
  40331a:	4c07      	ldr	r4, [pc, #28]	; (403338 <_sbrk_r+0x20>)
  40331c:	2300      	movs	r3, #0
  40331e:	4605      	mov	r5, r0
  403320:	4608      	mov	r0, r1
  403322:	6023      	str	r3, [r4, #0]
  403324:	f7fe fbbc 	bl	401aa0 <_sbrk>
  403328:	1c43      	adds	r3, r0, #1
  40332a:	d000      	beq.n	40332e <_sbrk_r+0x16>
  40332c:	bd38      	pop	{r3, r4, r5, pc}
  40332e:	6823      	ldr	r3, [r4, #0]
  403330:	2b00      	cmp	r3, #0
  403332:	d0fb      	beq.n	40332c <_sbrk_r+0x14>
  403334:	602b      	str	r3, [r5, #0]
  403336:	bd38      	pop	{r3, r4, r5, pc}
  403338:	20400d78 	.word	0x20400d78

0040333c <setbuf>:
  40333c:	2900      	cmp	r1, #0
  40333e:	bf0c      	ite	eq
  403340:	2202      	moveq	r2, #2
  403342:	2200      	movne	r2, #0
  403344:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403348:	f000 b800 	b.w	40334c <setvbuf>

0040334c <setvbuf>:
  40334c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403350:	4c61      	ldr	r4, [pc, #388]	; (4034d8 <setvbuf+0x18c>)
  403352:	6825      	ldr	r5, [r4, #0]
  403354:	b083      	sub	sp, #12
  403356:	4604      	mov	r4, r0
  403358:	460f      	mov	r7, r1
  40335a:	4690      	mov	r8, r2
  40335c:	461e      	mov	r6, r3
  40335e:	b115      	cbz	r5, 403366 <setvbuf+0x1a>
  403360:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403362:	2b00      	cmp	r3, #0
  403364:	d064      	beq.n	403430 <setvbuf+0xe4>
  403366:	f1b8 0f02 	cmp.w	r8, #2
  40336a:	d006      	beq.n	40337a <setvbuf+0x2e>
  40336c:	f1b8 0f01 	cmp.w	r8, #1
  403370:	f200 809f 	bhi.w	4034b2 <setvbuf+0x166>
  403374:	2e00      	cmp	r6, #0
  403376:	f2c0 809c 	blt.w	4034b2 <setvbuf+0x166>
  40337a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40337c:	07d8      	lsls	r0, r3, #31
  40337e:	d534      	bpl.n	4033ea <setvbuf+0x9e>
  403380:	4621      	mov	r1, r4
  403382:	4628      	mov	r0, r5
  403384:	f003 fb16 	bl	4069b4 <_fflush_r>
  403388:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40338a:	b141      	cbz	r1, 40339e <setvbuf+0x52>
  40338c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403390:	4299      	cmp	r1, r3
  403392:	d002      	beq.n	40339a <setvbuf+0x4e>
  403394:	4628      	mov	r0, r5
  403396:	f003 fc8b 	bl	406cb0 <_free_r>
  40339a:	2300      	movs	r3, #0
  40339c:	6323      	str	r3, [r4, #48]	; 0x30
  40339e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4033a2:	2200      	movs	r2, #0
  4033a4:	61a2      	str	r2, [r4, #24]
  4033a6:	6062      	str	r2, [r4, #4]
  4033a8:	061a      	lsls	r2, r3, #24
  4033aa:	d43a      	bmi.n	403422 <setvbuf+0xd6>
  4033ac:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4033b0:	f023 0303 	bic.w	r3, r3, #3
  4033b4:	f1b8 0f02 	cmp.w	r8, #2
  4033b8:	81a3      	strh	r3, [r4, #12]
  4033ba:	d01d      	beq.n	4033f8 <setvbuf+0xac>
  4033bc:	ab01      	add	r3, sp, #4
  4033be:	466a      	mov	r2, sp
  4033c0:	4621      	mov	r1, r4
  4033c2:	4628      	mov	r0, r5
  4033c4:	f003 ff20 	bl	407208 <__swhatbuf_r>
  4033c8:	89a3      	ldrh	r3, [r4, #12]
  4033ca:	4318      	orrs	r0, r3
  4033cc:	81a0      	strh	r0, [r4, #12]
  4033ce:	2e00      	cmp	r6, #0
  4033d0:	d132      	bne.n	403438 <setvbuf+0xec>
  4033d2:	9e00      	ldr	r6, [sp, #0]
  4033d4:	4630      	mov	r0, r6
  4033d6:	f7ff fbf3 	bl	402bc0 <malloc>
  4033da:	4607      	mov	r7, r0
  4033dc:	2800      	cmp	r0, #0
  4033de:	d06b      	beq.n	4034b8 <setvbuf+0x16c>
  4033e0:	89a3      	ldrh	r3, [r4, #12]
  4033e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4033e6:	81a3      	strh	r3, [r4, #12]
  4033e8:	e028      	b.n	40343c <setvbuf+0xf0>
  4033ea:	89a3      	ldrh	r3, [r4, #12]
  4033ec:	0599      	lsls	r1, r3, #22
  4033ee:	d4c7      	bmi.n	403380 <setvbuf+0x34>
  4033f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4033f2:	f003 ff05 	bl	407200 <__retarget_lock_acquire_recursive>
  4033f6:	e7c3      	b.n	403380 <setvbuf+0x34>
  4033f8:	2500      	movs	r5, #0
  4033fa:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4033fc:	2600      	movs	r6, #0
  4033fe:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403402:	f043 0302 	orr.w	r3, r3, #2
  403406:	2001      	movs	r0, #1
  403408:	60a6      	str	r6, [r4, #8]
  40340a:	07ce      	lsls	r6, r1, #31
  40340c:	81a3      	strh	r3, [r4, #12]
  40340e:	6022      	str	r2, [r4, #0]
  403410:	6122      	str	r2, [r4, #16]
  403412:	6160      	str	r0, [r4, #20]
  403414:	d401      	bmi.n	40341a <setvbuf+0xce>
  403416:	0598      	lsls	r0, r3, #22
  403418:	d53e      	bpl.n	403498 <setvbuf+0x14c>
  40341a:	4628      	mov	r0, r5
  40341c:	b003      	add	sp, #12
  40341e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403422:	6921      	ldr	r1, [r4, #16]
  403424:	4628      	mov	r0, r5
  403426:	f003 fc43 	bl	406cb0 <_free_r>
  40342a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40342e:	e7bd      	b.n	4033ac <setvbuf+0x60>
  403430:	4628      	mov	r0, r5
  403432:	f003 fb17 	bl	406a64 <__sinit>
  403436:	e796      	b.n	403366 <setvbuf+0x1a>
  403438:	2f00      	cmp	r7, #0
  40343a:	d0cb      	beq.n	4033d4 <setvbuf+0x88>
  40343c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40343e:	2b00      	cmp	r3, #0
  403440:	d033      	beq.n	4034aa <setvbuf+0x15e>
  403442:	9b00      	ldr	r3, [sp, #0]
  403444:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403448:	6027      	str	r7, [r4, #0]
  40344a:	429e      	cmp	r6, r3
  40344c:	bf1c      	itt	ne
  40344e:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  403452:	81a2      	strhne	r2, [r4, #12]
  403454:	f1b8 0f01 	cmp.w	r8, #1
  403458:	bf04      	itt	eq
  40345a:	f042 0201 	orreq.w	r2, r2, #1
  40345e:	81a2      	strheq	r2, [r4, #12]
  403460:	b292      	uxth	r2, r2
  403462:	f012 0308 	ands.w	r3, r2, #8
  403466:	6127      	str	r7, [r4, #16]
  403468:	6166      	str	r6, [r4, #20]
  40346a:	d00e      	beq.n	40348a <setvbuf+0x13e>
  40346c:	07d1      	lsls	r1, r2, #31
  40346e:	d51a      	bpl.n	4034a6 <setvbuf+0x15a>
  403470:	6e65      	ldr	r5, [r4, #100]	; 0x64
  403472:	4276      	negs	r6, r6
  403474:	2300      	movs	r3, #0
  403476:	f015 0501 	ands.w	r5, r5, #1
  40347a:	61a6      	str	r6, [r4, #24]
  40347c:	60a3      	str	r3, [r4, #8]
  40347e:	d009      	beq.n	403494 <setvbuf+0x148>
  403480:	2500      	movs	r5, #0
  403482:	4628      	mov	r0, r5
  403484:	b003      	add	sp, #12
  403486:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40348a:	60a3      	str	r3, [r4, #8]
  40348c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40348e:	f015 0501 	ands.w	r5, r5, #1
  403492:	d1f5      	bne.n	403480 <setvbuf+0x134>
  403494:	0593      	lsls	r3, r2, #22
  403496:	d4c0      	bmi.n	40341a <setvbuf+0xce>
  403498:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40349a:	f003 feb3 	bl	407204 <__retarget_lock_release_recursive>
  40349e:	4628      	mov	r0, r5
  4034a0:	b003      	add	sp, #12
  4034a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4034a6:	60a6      	str	r6, [r4, #8]
  4034a8:	e7f0      	b.n	40348c <setvbuf+0x140>
  4034aa:	4628      	mov	r0, r5
  4034ac:	f003 fada 	bl	406a64 <__sinit>
  4034b0:	e7c7      	b.n	403442 <setvbuf+0xf6>
  4034b2:	f04f 35ff 	mov.w	r5, #4294967295
  4034b6:	e7b0      	b.n	40341a <setvbuf+0xce>
  4034b8:	f8dd 9000 	ldr.w	r9, [sp]
  4034bc:	45b1      	cmp	r9, r6
  4034be:	d004      	beq.n	4034ca <setvbuf+0x17e>
  4034c0:	4648      	mov	r0, r9
  4034c2:	f7ff fb7d 	bl	402bc0 <malloc>
  4034c6:	4607      	mov	r7, r0
  4034c8:	b920      	cbnz	r0, 4034d4 <setvbuf+0x188>
  4034ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4034ce:	f04f 35ff 	mov.w	r5, #4294967295
  4034d2:	e792      	b.n	4033fa <setvbuf+0xae>
  4034d4:	464e      	mov	r6, r9
  4034d6:	e783      	b.n	4033e0 <setvbuf+0x94>
  4034d8:	20400020 	.word	0x20400020

004034dc <sprintf>:
  4034dc:	b40e      	push	{r1, r2, r3}
  4034de:	b5f0      	push	{r4, r5, r6, r7, lr}
  4034e0:	b09c      	sub	sp, #112	; 0x70
  4034e2:	ab21      	add	r3, sp, #132	; 0x84
  4034e4:	490f      	ldr	r1, [pc, #60]	; (403524 <sprintf+0x48>)
  4034e6:	f853 2b04 	ldr.w	r2, [r3], #4
  4034ea:	9301      	str	r3, [sp, #4]
  4034ec:	4605      	mov	r5, r0
  4034ee:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4034f2:	6808      	ldr	r0, [r1, #0]
  4034f4:	9502      	str	r5, [sp, #8]
  4034f6:	f44f 7702 	mov.w	r7, #520	; 0x208
  4034fa:	f64f 76ff 	movw	r6, #65535	; 0xffff
  4034fe:	a902      	add	r1, sp, #8
  403500:	9506      	str	r5, [sp, #24]
  403502:	f8ad 7014 	strh.w	r7, [sp, #20]
  403506:	9404      	str	r4, [sp, #16]
  403508:	9407      	str	r4, [sp, #28]
  40350a:	f8ad 6016 	strh.w	r6, [sp, #22]
  40350e:	f000 f885 	bl	40361c <_svfprintf_r>
  403512:	9b02      	ldr	r3, [sp, #8]
  403514:	2200      	movs	r2, #0
  403516:	701a      	strb	r2, [r3, #0]
  403518:	b01c      	add	sp, #112	; 0x70
  40351a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40351e:	b003      	add	sp, #12
  403520:	4770      	bx	lr
  403522:	bf00      	nop
  403524:	20400020 	.word	0x20400020
	...

00403540 <strlen>:
  403540:	f890 f000 	pld	[r0]
  403544:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  403548:	f020 0107 	bic.w	r1, r0, #7
  40354c:	f06f 0c00 	mvn.w	ip, #0
  403550:	f010 0407 	ands.w	r4, r0, #7
  403554:	f891 f020 	pld	[r1, #32]
  403558:	f040 8049 	bne.w	4035ee <strlen+0xae>
  40355c:	f04f 0400 	mov.w	r4, #0
  403560:	f06f 0007 	mvn.w	r0, #7
  403564:	e9d1 2300 	ldrd	r2, r3, [r1]
  403568:	f891 f040 	pld	[r1, #64]	; 0x40
  40356c:	f100 0008 	add.w	r0, r0, #8
  403570:	fa82 f24c 	uadd8	r2, r2, ip
  403574:	faa4 f28c 	sel	r2, r4, ip
  403578:	fa83 f34c 	uadd8	r3, r3, ip
  40357c:	faa2 f38c 	sel	r3, r2, ip
  403580:	bb4b      	cbnz	r3, 4035d6 <strlen+0x96>
  403582:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  403586:	fa82 f24c 	uadd8	r2, r2, ip
  40358a:	f100 0008 	add.w	r0, r0, #8
  40358e:	faa4 f28c 	sel	r2, r4, ip
  403592:	fa83 f34c 	uadd8	r3, r3, ip
  403596:	faa2 f38c 	sel	r3, r2, ip
  40359a:	b9e3      	cbnz	r3, 4035d6 <strlen+0x96>
  40359c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4035a0:	fa82 f24c 	uadd8	r2, r2, ip
  4035a4:	f100 0008 	add.w	r0, r0, #8
  4035a8:	faa4 f28c 	sel	r2, r4, ip
  4035ac:	fa83 f34c 	uadd8	r3, r3, ip
  4035b0:	faa2 f38c 	sel	r3, r2, ip
  4035b4:	b97b      	cbnz	r3, 4035d6 <strlen+0x96>
  4035b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4035ba:	f101 0120 	add.w	r1, r1, #32
  4035be:	fa82 f24c 	uadd8	r2, r2, ip
  4035c2:	f100 0008 	add.w	r0, r0, #8
  4035c6:	faa4 f28c 	sel	r2, r4, ip
  4035ca:	fa83 f34c 	uadd8	r3, r3, ip
  4035ce:	faa2 f38c 	sel	r3, r2, ip
  4035d2:	2b00      	cmp	r3, #0
  4035d4:	d0c6      	beq.n	403564 <strlen+0x24>
  4035d6:	2a00      	cmp	r2, #0
  4035d8:	bf04      	itt	eq
  4035da:	3004      	addeq	r0, #4
  4035dc:	461a      	moveq	r2, r3
  4035de:	ba12      	rev	r2, r2
  4035e0:	fab2 f282 	clz	r2, r2
  4035e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4035e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4035ec:	4770      	bx	lr
  4035ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4035f2:	f004 0503 	and.w	r5, r4, #3
  4035f6:	f1c4 0000 	rsb	r0, r4, #0
  4035fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4035fe:	f014 0f04 	tst.w	r4, #4
  403602:	f891 f040 	pld	[r1, #64]	; 0x40
  403606:	fa0c f505 	lsl.w	r5, ip, r5
  40360a:	ea62 0205 	orn	r2, r2, r5
  40360e:	bf1c      	itt	ne
  403610:	ea63 0305 	ornne	r3, r3, r5
  403614:	4662      	movne	r2, ip
  403616:	f04f 0400 	mov.w	r4, #0
  40361a:	e7a9      	b.n	403570 <strlen+0x30>

0040361c <_svfprintf_r>:
  40361c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403620:	b0c3      	sub	sp, #268	; 0x10c
  403622:	460c      	mov	r4, r1
  403624:	910b      	str	r1, [sp, #44]	; 0x2c
  403626:	4692      	mov	sl, r2
  403628:	930f      	str	r3, [sp, #60]	; 0x3c
  40362a:	900c      	str	r0, [sp, #48]	; 0x30
  40362c:	f003 fdd6 	bl	4071dc <_localeconv_r>
  403630:	6803      	ldr	r3, [r0, #0]
  403632:	931a      	str	r3, [sp, #104]	; 0x68
  403634:	4618      	mov	r0, r3
  403636:	f7ff ff83 	bl	403540 <strlen>
  40363a:	89a3      	ldrh	r3, [r4, #12]
  40363c:	9019      	str	r0, [sp, #100]	; 0x64
  40363e:	0619      	lsls	r1, r3, #24
  403640:	d503      	bpl.n	40364a <_svfprintf_r+0x2e>
  403642:	6923      	ldr	r3, [r4, #16]
  403644:	2b00      	cmp	r3, #0
  403646:	f001 8003 	beq.w	404650 <_svfprintf_r+0x1034>
  40364a:	2300      	movs	r3, #0
  40364c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  403650:	9313      	str	r3, [sp, #76]	; 0x4c
  403652:	9315      	str	r3, [sp, #84]	; 0x54
  403654:	9314      	str	r3, [sp, #80]	; 0x50
  403656:	9327      	str	r3, [sp, #156]	; 0x9c
  403658:	9326      	str	r3, [sp, #152]	; 0x98
  40365a:	9318      	str	r3, [sp, #96]	; 0x60
  40365c:	931b      	str	r3, [sp, #108]	; 0x6c
  40365e:	9309      	str	r3, [sp, #36]	; 0x24
  403660:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  403664:	46c8      	mov	r8, r9
  403666:	9316      	str	r3, [sp, #88]	; 0x58
  403668:	9317      	str	r3, [sp, #92]	; 0x5c
  40366a:	f89a 3000 	ldrb.w	r3, [sl]
  40366e:	4654      	mov	r4, sl
  403670:	b1e3      	cbz	r3, 4036ac <_svfprintf_r+0x90>
  403672:	2b25      	cmp	r3, #37	; 0x25
  403674:	d102      	bne.n	40367c <_svfprintf_r+0x60>
  403676:	e019      	b.n	4036ac <_svfprintf_r+0x90>
  403678:	2b25      	cmp	r3, #37	; 0x25
  40367a:	d003      	beq.n	403684 <_svfprintf_r+0x68>
  40367c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403680:	2b00      	cmp	r3, #0
  403682:	d1f9      	bne.n	403678 <_svfprintf_r+0x5c>
  403684:	eba4 050a 	sub.w	r5, r4, sl
  403688:	b185      	cbz	r5, 4036ac <_svfprintf_r+0x90>
  40368a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40368c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40368e:	f8c8 a000 	str.w	sl, [r8]
  403692:	3301      	adds	r3, #1
  403694:	442a      	add	r2, r5
  403696:	2b07      	cmp	r3, #7
  403698:	f8c8 5004 	str.w	r5, [r8, #4]
  40369c:	9227      	str	r2, [sp, #156]	; 0x9c
  40369e:	9326      	str	r3, [sp, #152]	; 0x98
  4036a0:	dc7f      	bgt.n	4037a2 <_svfprintf_r+0x186>
  4036a2:	f108 0808 	add.w	r8, r8, #8
  4036a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4036a8:	442b      	add	r3, r5
  4036aa:	9309      	str	r3, [sp, #36]	; 0x24
  4036ac:	7823      	ldrb	r3, [r4, #0]
  4036ae:	2b00      	cmp	r3, #0
  4036b0:	d07f      	beq.n	4037b2 <_svfprintf_r+0x196>
  4036b2:	2300      	movs	r3, #0
  4036b4:	461a      	mov	r2, r3
  4036b6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4036ba:	4619      	mov	r1, r3
  4036bc:	930d      	str	r3, [sp, #52]	; 0x34
  4036be:	469b      	mov	fp, r3
  4036c0:	f04f 30ff 	mov.w	r0, #4294967295
  4036c4:	7863      	ldrb	r3, [r4, #1]
  4036c6:	900a      	str	r0, [sp, #40]	; 0x28
  4036c8:	f104 0a01 	add.w	sl, r4, #1
  4036cc:	f10a 0a01 	add.w	sl, sl, #1
  4036d0:	f1a3 0020 	sub.w	r0, r3, #32
  4036d4:	2858      	cmp	r0, #88	; 0x58
  4036d6:	f200 83c1 	bhi.w	403e5c <_svfprintf_r+0x840>
  4036da:	e8df f010 	tbh	[pc, r0, lsl #1]
  4036de:	0238      	.short	0x0238
  4036e0:	03bf03bf 	.word	0x03bf03bf
  4036e4:	03bf0240 	.word	0x03bf0240
  4036e8:	03bf03bf 	.word	0x03bf03bf
  4036ec:	03bf03bf 	.word	0x03bf03bf
  4036f0:	024503bf 	.word	0x024503bf
  4036f4:	03bf0203 	.word	0x03bf0203
  4036f8:	026b005d 	.word	0x026b005d
  4036fc:	028603bf 	.word	0x028603bf
  403700:	039d039d 	.word	0x039d039d
  403704:	039d039d 	.word	0x039d039d
  403708:	039d039d 	.word	0x039d039d
  40370c:	039d039d 	.word	0x039d039d
  403710:	03bf039d 	.word	0x03bf039d
  403714:	03bf03bf 	.word	0x03bf03bf
  403718:	03bf03bf 	.word	0x03bf03bf
  40371c:	03bf03bf 	.word	0x03bf03bf
  403720:	03bf03bf 	.word	0x03bf03bf
  403724:	033703bf 	.word	0x033703bf
  403728:	03bf0357 	.word	0x03bf0357
  40372c:	03bf0357 	.word	0x03bf0357
  403730:	03bf03bf 	.word	0x03bf03bf
  403734:	039803bf 	.word	0x039803bf
  403738:	03bf03bf 	.word	0x03bf03bf
  40373c:	03bf03ad 	.word	0x03bf03ad
  403740:	03bf03bf 	.word	0x03bf03bf
  403744:	03bf03bf 	.word	0x03bf03bf
  403748:	03bf0259 	.word	0x03bf0259
  40374c:	031e03bf 	.word	0x031e03bf
  403750:	03bf03bf 	.word	0x03bf03bf
  403754:	03bf03bf 	.word	0x03bf03bf
  403758:	03bf03bf 	.word	0x03bf03bf
  40375c:	03bf03bf 	.word	0x03bf03bf
  403760:	03bf03bf 	.word	0x03bf03bf
  403764:	02db02c6 	.word	0x02db02c6
  403768:	03570357 	.word	0x03570357
  40376c:	028b0357 	.word	0x028b0357
  403770:	03bf02db 	.word	0x03bf02db
  403774:	029003bf 	.word	0x029003bf
  403778:	029d03bf 	.word	0x029d03bf
  40377c:	02b401cc 	.word	0x02b401cc
  403780:	03bf0208 	.word	0x03bf0208
  403784:	03bf01e1 	.word	0x03bf01e1
  403788:	03bf007e 	.word	0x03bf007e
  40378c:	020d03bf 	.word	0x020d03bf
  403790:	980d      	ldr	r0, [sp, #52]	; 0x34
  403792:	930f      	str	r3, [sp, #60]	; 0x3c
  403794:	4240      	negs	r0, r0
  403796:	900d      	str	r0, [sp, #52]	; 0x34
  403798:	f04b 0b04 	orr.w	fp, fp, #4
  40379c:	f89a 3000 	ldrb.w	r3, [sl]
  4037a0:	e794      	b.n	4036cc <_svfprintf_r+0xb0>
  4037a2:	aa25      	add	r2, sp, #148	; 0x94
  4037a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4037a6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4037a8:	f004 fb5a 	bl	407e60 <__ssprint_r>
  4037ac:	b940      	cbnz	r0, 4037c0 <_svfprintf_r+0x1a4>
  4037ae:	46c8      	mov	r8, r9
  4037b0:	e779      	b.n	4036a6 <_svfprintf_r+0x8a>
  4037b2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4037b4:	b123      	cbz	r3, 4037c0 <_svfprintf_r+0x1a4>
  4037b6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4037b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4037ba:	aa25      	add	r2, sp, #148	; 0x94
  4037bc:	f004 fb50 	bl	407e60 <__ssprint_r>
  4037c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4037c2:	899b      	ldrh	r3, [r3, #12]
  4037c4:	f013 0f40 	tst.w	r3, #64	; 0x40
  4037c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4037ca:	bf18      	it	ne
  4037cc:	f04f 33ff 	movne.w	r3, #4294967295
  4037d0:	9309      	str	r3, [sp, #36]	; 0x24
  4037d2:	9809      	ldr	r0, [sp, #36]	; 0x24
  4037d4:	b043      	add	sp, #268	; 0x10c
  4037d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4037da:	f01b 0f20 	tst.w	fp, #32
  4037de:	9311      	str	r3, [sp, #68]	; 0x44
  4037e0:	f040 81dd 	bne.w	403b9e <_svfprintf_r+0x582>
  4037e4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4037e6:	f01b 0f10 	tst.w	fp, #16
  4037ea:	4613      	mov	r3, r2
  4037ec:	f040 856e 	bne.w	4042cc <_svfprintf_r+0xcb0>
  4037f0:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4037f4:	f000 856a 	beq.w	4042cc <_svfprintf_r+0xcb0>
  4037f8:	8814      	ldrh	r4, [r2, #0]
  4037fa:	3204      	adds	r2, #4
  4037fc:	2500      	movs	r5, #0
  4037fe:	2301      	movs	r3, #1
  403800:	920f      	str	r2, [sp, #60]	; 0x3c
  403802:	2700      	movs	r7, #0
  403804:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403808:	990a      	ldr	r1, [sp, #40]	; 0x28
  40380a:	1c4a      	adds	r2, r1, #1
  40380c:	f000 8265 	beq.w	403cda <_svfprintf_r+0x6be>
  403810:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  403814:	9207      	str	r2, [sp, #28]
  403816:	ea54 0205 	orrs.w	r2, r4, r5
  40381a:	f040 8264 	bne.w	403ce6 <_svfprintf_r+0x6ca>
  40381e:	2900      	cmp	r1, #0
  403820:	f040 843c 	bne.w	40409c <_svfprintf_r+0xa80>
  403824:	2b00      	cmp	r3, #0
  403826:	f040 84d7 	bne.w	4041d8 <_svfprintf_r+0xbbc>
  40382a:	f01b 0301 	ands.w	r3, fp, #1
  40382e:	930e      	str	r3, [sp, #56]	; 0x38
  403830:	f000 8604 	beq.w	40443c <_svfprintf_r+0xe20>
  403834:	ae42      	add	r6, sp, #264	; 0x108
  403836:	2330      	movs	r3, #48	; 0x30
  403838:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40383c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40383e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403840:	4293      	cmp	r3, r2
  403842:	bfb8      	it	lt
  403844:	4613      	movlt	r3, r2
  403846:	9308      	str	r3, [sp, #32]
  403848:	2300      	movs	r3, #0
  40384a:	9312      	str	r3, [sp, #72]	; 0x48
  40384c:	b117      	cbz	r7, 403854 <_svfprintf_r+0x238>
  40384e:	9b08      	ldr	r3, [sp, #32]
  403850:	3301      	adds	r3, #1
  403852:	9308      	str	r3, [sp, #32]
  403854:	9b07      	ldr	r3, [sp, #28]
  403856:	f013 0302 	ands.w	r3, r3, #2
  40385a:	9310      	str	r3, [sp, #64]	; 0x40
  40385c:	d002      	beq.n	403864 <_svfprintf_r+0x248>
  40385e:	9b08      	ldr	r3, [sp, #32]
  403860:	3302      	adds	r3, #2
  403862:	9308      	str	r3, [sp, #32]
  403864:	9b07      	ldr	r3, [sp, #28]
  403866:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40386a:	f040 830e 	bne.w	403e8a <_svfprintf_r+0x86e>
  40386e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403870:	9a08      	ldr	r2, [sp, #32]
  403872:	eba3 0b02 	sub.w	fp, r3, r2
  403876:	f1bb 0f00 	cmp.w	fp, #0
  40387a:	f340 8306 	ble.w	403e8a <_svfprintf_r+0x86e>
  40387e:	f1bb 0f10 	cmp.w	fp, #16
  403882:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403884:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403886:	dd29      	ble.n	4038dc <_svfprintf_r+0x2c0>
  403888:	4643      	mov	r3, r8
  40388a:	4621      	mov	r1, r4
  40388c:	46a8      	mov	r8, r5
  40388e:	2710      	movs	r7, #16
  403890:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403892:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403894:	e006      	b.n	4038a4 <_svfprintf_r+0x288>
  403896:	f1ab 0b10 	sub.w	fp, fp, #16
  40389a:	f1bb 0f10 	cmp.w	fp, #16
  40389e:	f103 0308 	add.w	r3, r3, #8
  4038a2:	dd18      	ble.n	4038d6 <_svfprintf_r+0x2ba>
  4038a4:	3201      	adds	r2, #1
  4038a6:	48b7      	ldr	r0, [pc, #732]	; (403b84 <_svfprintf_r+0x568>)
  4038a8:	9226      	str	r2, [sp, #152]	; 0x98
  4038aa:	3110      	adds	r1, #16
  4038ac:	2a07      	cmp	r2, #7
  4038ae:	9127      	str	r1, [sp, #156]	; 0x9c
  4038b0:	e883 0081 	stmia.w	r3, {r0, r7}
  4038b4:	ddef      	ble.n	403896 <_svfprintf_r+0x27a>
  4038b6:	aa25      	add	r2, sp, #148	; 0x94
  4038b8:	4629      	mov	r1, r5
  4038ba:	4620      	mov	r0, r4
  4038bc:	f004 fad0 	bl	407e60 <__ssprint_r>
  4038c0:	2800      	cmp	r0, #0
  4038c2:	f47f af7d 	bne.w	4037c0 <_svfprintf_r+0x1a4>
  4038c6:	f1ab 0b10 	sub.w	fp, fp, #16
  4038ca:	f1bb 0f10 	cmp.w	fp, #16
  4038ce:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4038d0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4038d2:	464b      	mov	r3, r9
  4038d4:	dce6      	bgt.n	4038a4 <_svfprintf_r+0x288>
  4038d6:	4645      	mov	r5, r8
  4038d8:	460c      	mov	r4, r1
  4038da:	4698      	mov	r8, r3
  4038dc:	3201      	adds	r2, #1
  4038de:	4ba9      	ldr	r3, [pc, #676]	; (403b84 <_svfprintf_r+0x568>)
  4038e0:	9226      	str	r2, [sp, #152]	; 0x98
  4038e2:	445c      	add	r4, fp
  4038e4:	2a07      	cmp	r2, #7
  4038e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4038e8:	e888 0808 	stmia.w	r8, {r3, fp}
  4038ec:	f300 8498 	bgt.w	404220 <_svfprintf_r+0xc04>
  4038f0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4038f4:	f108 0808 	add.w	r8, r8, #8
  4038f8:	b177      	cbz	r7, 403918 <_svfprintf_r+0x2fc>
  4038fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4038fc:	3301      	adds	r3, #1
  4038fe:	3401      	adds	r4, #1
  403900:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  403904:	2201      	movs	r2, #1
  403906:	2b07      	cmp	r3, #7
  403908:	9427      	str	r4, [sp, #156]	; 0x9c
  40390a:	9326      	str	r3, [sp, #152]	; 0x98
  40390c:	e888 0006 	stmia.w	r8, {r1, r2}
  403910:	f300 83db 	bgt.w	4040ca <_svfprintf_r+0xaae>
  403914:	f108 0808 	add.w	r8, r8, #8
  403918:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40391a:	b16b      	cbz	r3, 403938 <_svfprintf_r+0x31c>
  40391c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40391e:	3301      	adds	r3, #1
  403920:	3402      	adds	r4, #2
  403922:	a91e      	add	r1, sp, #120	; 0x78
  403924:	2202      	movs	r2, #2
  403926:	2b07      	cmp	r3, #7
  403928:	9427      	str	r4, [sp, #156]	; 0x9c
  40392a:	9326      	str	r3, [sp, #152]	; 0x98
  40392c:	e888 0006 	stmia.w	r8, {r1, r2}
  403930:	f300 83d6 	bgt.w	4040e0 <_svfprintf_r+0xac4>
  403934:	f108 0808 	add.w	r8, r8, #8
  403938:	2d80      	cmp	r5, #128	; 0x80
  40393a:	f000 8315 	beq.w	403f68 <_svfprintf_r+0x94c>
  40393e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403940:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403942:	1a9f      	subs	r7, r3, r2
  403944:	2f00      	cmp	r7, #0
  403946:	dd36      	ble.n	4039b6 <_svfprintf_r+0x39a>
  403948:	2f10      	cmp	r7, #16
  40394a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40394c:	4d8e      	ldr	r5, [pc, #568]	; (403b88 <_svfprintf_r+0x56c>)
  40394e:	dd27      	ble.n	4039a0 <_svfprintf_r+0x384>
  403950:	4642      	mov	r2, r8
  403952:	4621      	mov	r1, r4
  403954:	46b0      	mov	r8, r6
  403956:	f04f 0b10 	mov.w	fp, #16
  40395a:	462e      	mov	r6, r5
  40395c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40395e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403960:	e004      	b.n	40396c <_svfprintf_r+0x350>
  403962:	3f10      	subs	r7, #16
  403964:	2f10      	cmp	r7, #16
  403966:	f102 0208 	add.w	r2, r2, #8
  40396a:	dd15      	ble.n	403998 <_svfprintf_r+0x37c>
  40396c:	3301      	adds	r3, #1
  40396e:	3110      	adds	r1, #16
  403970:	2b07      	cmp	r3, #7
  403972:	9127      	str	r1, [sp, #156]	; 0x9c
  403974:	9326      	str	r3, [sp, #152]	; 0x98
  403976:	e882 0840 	stmia.w	r2, {r6, fp}
  40397a:	ddf2      	ble.n	403962 <_svfprintf_r+0x346>
  40397c:	aa25      	add	r2, sp, #148	; 0x94
  40397e:	4629      	mov	r1, r5
  403980:	4620      	mov	r0, r4
  403982:	f004 fa6d 	bl	407e60 <__ssprint_r>
  403986:	2800      	cmp	r0, #0
  403988:	f47f af1a 	bne.w	4037c0 <_svfprintf_r+0x1a4>
  40398c:	3f10      	subs	r7, #16
  40398e:	2f10      	cmp	r7, #16
  403990:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403992:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403994:	464a      	mov	r2, r9
  403996:	dce9      	bgt.n	40396c <_svfprintf_r+0x350>
  403998:	4635      	mov	r5, r6
  40399a:	460c      	mov	r4, r1
  40399c:	4646      	mov	r6, r8
  40399e:	4690      	mov	r8, r2
  4039a0:	3301      	adds	r3, #1
  4039a2:	443c      	add	r4, r7
  4039a4:	2b07      	cmp	r3, #7
  4039a6:	9427      	str	r4, [sp, #156]	; 0x9c
  4039a8:	9326      	str	r3, [sp, #152]	; 0x98
  4039aa:	e888 00a0 	stmia.w	r8, {r5, r7}
  4039ae:	f300 8381 	bgt.w	4040b4 <_svfprintf_r+0xa98>
  4039b2:	f108 0808 	add.w	r8, r8, #8
  4039b6:	9b07      	ldr	r3, [sp, #28]
  4039b8:	05df      	lsls	r7, r3, #23
  4039ba:	f100 8268 	bmi.w	403e8e <_svfprintf_r+0x872>
  4039be:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4039c0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4039c2:	f8c8 6000 	str.w	r6, [r8]
  4039c6:	3301      	adds	r3, #1
  4039c8:	440c      	add	r4, r1
  4039ca:	2b07      	cmp	r3, #7
  4039cc:	9427      	str	r4, [sp, #156]	; 0x9c
  4039ce:	f8c8 1004 	str.w	r1, [r8, #4]
  4039d2:	9326      	str	r3, [sp, #152]	; 0x98
  4039d4:	f300 834d 	bgt.w	404072 <_svfprintf_r+0xa56>
  4039d8:	f108 0808 	add.w	r8, r8, #8
  4039dc:	9b07      	ldr	r3, [sp, #28]
  4039de:	075b      	lsls	r3, r3, #29
  4039e0:	d53a      	bpl.n	403a58 <_svfprintf_r+0x43c>
  4039e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4039e4:	9a08      	ldr	r2, [sp, #32]
  4039e6:	1a9d      	subs	r5, r3, r2
  4039e8:	2d00      	cmp	r5, #0
  4039ea:	dd35      	ble.n	403a58 <_svfprintf_r+0x43c>
  4039ec:	2d10      	cmp	r5, #16
  4039ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4039f0:	dd20      	ble.n	403a34 <_svfprintf_r+0x418>
  4039f2:	2610      	movs	r6, #16
  4039f4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4039f6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4039fa:	e004      	b.n	403a06 <_svfprintf_r+0x3ea>
  4039fc:	3d10      	subs	r5, #16
  4039fe:	2d10      	cmp	r5, #16
  403a00:	f108 0808 	add.w	r8, r8, #8
  403a04:	dd16      	ble.n	403a34 <_svfprintf_r+0x418>
  403a06:	3301      	adds	r3, #1
  403a08:	4a5e      	ldr	r2, [pc, #376]	; (403b84 <_svfprintf_r+0x568>)
  403a0a:	9326      	str	r3, [sp, #152]	; 0x98
  403a0c:	3410      	adds	r4, #16
  403a0e:	2b07      	cmp	r3, #7
  403a10:	9427      	str	r4, [sp, #156]	; 0x9c
  403a12:	e888 0044 	stmia.w	r8, {r2, r6}
  403a16:	ddf1      	ble.n	4039fc <_svfprintf_r+0x3e0>
  403a18:	aa25      	add	r2, sp, #148	; 0x94
  403a1a:	4659      	mov	r1, fp
  403a1c:	4638      	mov	r0, r7
  403a1e:	f004 fa1f 	bl	407e60 <__ssprint_r>
  403a22:	2800      	cmp	r0, #0
  403a24:	f47f aecc 	bne.w	4037c0 <_svfprintf_r+0x1a4>
  403a28:	3d10      	subs	r5, #16
  403a2a:	2d10      	cmp	r5, #16
  403a2c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403a2e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403a30:	46c8      	mov	r8, r9
  403a32:	dce8      	bgt.n	403a06 <_svfprintf_r+0x3ea>
  403a34:	3301      	adds	r3, #1
  403a36:	4a53      	ldr	r2, [pc, #332]	; (403b84 <_svfprintf_r+0x568>)
  403a38:	9326      	str	r3, [sp, #152]	; 0x98
  403a3a:	442c      	add	r4, r5
  403a3c:	2b07      	cmp	r3, #7
  403a3e:	9427      	str	r4, [sp, #156]	; 0x9c
  403a40:	e888 0024 	stmia.w	r8, {r2, r5}
  403a44:	dd08      	ble.n	403a58 <_svfprintf_r+0x43c>
  403a46:	aa25      	add	r2, sp, #148	; 0x94
  403a48:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403a4a:	980c      	ldr	r0, [sp, #48]	; 0x30
  403a4c:	f004 fa08 	bl	407e60 <__ssprint_r>
  403a50:	2800      	cmp	r0, #0
  403a52:	f47f aeb5 	bne.w	4037c0 <_svfprintf_r+0x1a4>
  403a56:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403a58:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403a5a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403a5c:	9908      	ldr	r1, [sp, #32]
  403a5e:	428a      	cmp	r2, r1
  403a60:	bfac      	ite	ge
  403a62:	189b      	addge	r3, r3, r2
  403a64:	185b      	addlt	r3, r3, r1
  403a66:	9309      	str	r3, [sp, #36]	; 0x24
  403a68:	2c00      	cmp	r4, #0
  403a6a:	f040 830d 	bne.w	404088 <_svfprintf_r+0xa6c>
  403a6e:	2300      	movs	r3, #0
  403a70:	9326      	str	r3, [sp, #152]	; 0x98
  403a72:	46c8      	mov	r8, r9
  403a74:	e5f9      	b.n	40366a <_svfprintf_r+0x4e>
  403a76:	9311      	str	r3, [sp, #68]	; 0x44
  403a78:	f01b 0320 	ands.w	r3, fp, #32
  403a7c:	f040 81e3 	bne.w	403e46 <_svfprintf_r+0x82a>
  403a80:	f01b 0210 	ands.w	r2, fp, #16
  403a84:	f040 842e 	bne.w	4042e4 <_svfprintf_r+0xcc8>
  403a88:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  403a8c:	f000 842a 	beq.w	4042e4 <_svfprintf_r+0xcc8>
  403a90:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403a92:	4613      	mov	r3, r2
  403a94:	460a      	mov	r2, r1
  403a96:	3204      	adds	r2, #4
  403a98:	880c      	ldrh	r4, [r1, #0]
  403a9a:	920f      	str	r2, [sp, #60]	; 0x3c
  403a9c:	2500      	movs	r5, #0
  403a9e:	e6b0      	b.n	403802 <_svfprintf_r+0x1e6>
  403aa0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403aa2:	9311      	str	r3, [sp, #68]	; 0x44
  403aa4:	6816      	ldr	r6, [r2, #0]
  403aa6:	2400      	movs	r4, #0
  403aa8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  403aac:	1d15      	adds	r5, r2, #4
  403aae:	2e00      	cmp	r6, #0
  403ab0:	f000 86a7 	beq.w	404802 <_svfprintf_r+0x11e6>
  403ab4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403ab6:	1c53      	adds	r3, r2, #1
  403ab8:	f000 8609 	beq.w	4046ce <_svfprintf_r+0x10b2>
  403abc:	4621      	mov	r1, r4
  403abe:	4630      	mov	r0, r6
  403ac0:	f003 fc36 	bl	407330 <memchr>
  403ac4:	2800      	cmp	r0, #0
  403ac6:	f000 86e1 	beq.w	40488c <_svfprintf_r+0x1270>
  403aca:	1b83      	subs	r3, r0, r6
  403acc:	930e      	str	r3, [sp, #56]	; 0x38
  403ace:	940a      	str	r4, [sp, #40]	; 0x28
  403ad0:	950f      	str	r5, [sp, #60]	; 0x3c
  403ad2:	f8cd b01c 	str.w	fp, [sp, #28]
  403ad6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403ada:	9308      	str	r3, [sp, #32]
  403adc:	9412      	str	r4, [sp, #72]	; 0x48
  403ade:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403ae2:	e6b3      	b.n	40384c <_svfprintf_r+0x230>
  403ae4:	f89a 3000 	ldrb.w	r3, [sl]
  403ae8:	2201      	movs	r2, #1
  403aea:	212b      	movs	r1, #43	; 0x2b
  403aec:	e5ee      	b.n	4036cc <_svfprintf_r+0xb0>
  403aee:	f04b 0b20 	orr.w	fp, fp, #32
  403af2:	f89a 3000 	ldrb.w	r3, [sl]
  403af6:	e5e9      	b.n	4036cc <_svfprintf_r+0xb0>
  403af8:	9311      	str	r3, [sp, #68]	; 0x44
  403afa:	2a00      	cmp	r2, #0
  403afc:	f040 8795 	bne.w	404a2a <_svfprintf_r+0x140e>
  403b00:	4b22      	ldr	r3, [pc, #136]	; (403b8c <_svfprintf_r+0x570>)
  403b02:	9318      	str	r3, [sp, #96]	; 0x60
  403b04:	f01b 0f20 	tst.w	fp, #32
  403b08:	f040 8111 	bne.w	403d2e <_svfprintf_r+0x712>
  403b0c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403b0e:	f01b 0f10 	tst.w	fp, #16
  403b12:	4613      	mov	r3, r2
  403b14:	f040 83e1 	bne.w	4042da <_svfprintf_r+0xcbe>
  403b18:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403b1c:	f000 83dd 	beq.w	4042da <_svfprintf_r+0xcbe>
  403b20:	3304      	adds	r3, #4
  403b22:	8814      	ldrh	r4, [r2, #0]
  403b24:	930f      	str	r3, [sp, #60]	; 0x3c
  403b26:	2500      	movs	r5, #0
  403b28:	f01b 0f01 	tst.w	fp, #1
  403b2c:	f000 810c 	beq.w	403d48 <_svfprintf_r+0x72c>
  403b30:	ea54 0305 	orrs.w	r3, r4, r5
  403b34:	f000 8108 	beq.w	403d48 <_svfprintf_r+0x72c>
  403b38:	2330      	movs	r3, #48	; 0x30
  403b3a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  403b3e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  403b42:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  403b46:	f04b 0b02 	orr.w	fp, fp, #2
  403b4a:	2302      	movs	r3, #2
  403b4c:	e659      	b.n	403802 <_svfprintf_r+0x1e6>
  403b4e:	f89a 3000 	ldrb.w	r3, [sl]
  403b52:	2900      	cmp	r1, #0
  403b54:	f47f adba 	bne.w	4036cc <_svfprintf_r+0xb0>
  403b58:	2201      	movs	r2, #1
  403b5a:	2120      	movs	r1, #32
  403b5c:	e5b6      	b.n	4036cc <_svfprintf_r+0xb0>
  403b5e:	f04b 0b01 	orr.w	fp, fp, #1
  403b62:	f89a 3000 	ldrb.w	r3, [sl]
  403b66:	e5b1      	b.n	4036cc <_svfprintf_r+0xb0>
  403b68:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  403b6a:	6823      	ldr	r3, [r4, #0]
  403b6c:	930d      	str	r3, [sp, #52]	; 0x34
  403b6e:	4618      	mov	r0, r3
  403b70:	2800      	cmp	r0, #0
  403b72:	4623      	mov	r3, r4
  403b74:	f103 0304 	add.w	r3, r3, #4
  403b78:	f6ff ae0a 	blt.w	403790 <_svfprintf_r+0x174>
  403b7c:	930f      	str	r3, [sp, #60]	; 0x3c
  403b7e:	f89a 3000 	ldrb.w	r3, [sl]
  403b82:	e5a3      	b.n	4036cc <_svfprintf_r+0xb0>
  403b84:	00408fc8 	.word	0x00408fc8
  403b88:	00408fd8 	.word	0x00408fd8
  403b8c:	00408fa8 	.word	0x00408fa8
  403b90:	f04b 0b10 	orr.w	fp, fp, #16
  403b94:	f01b 0f20 	tst.w	fp, #32
  403b98:	9311      	str	r3, [sp, #68]	; 0x44
  403b9a:	f43f ae23 	beq.w	4037e4 <_svfprintf_r+0x1c8>
  403b9e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403ba0:	3507      	adds	r5, #7
  403ba2:	f025 0307 	bic.w	r3, r5, #7
  403ba6:	f103 0208 	add.w	r2, r3, #8
  403baa:	e9d3 4500 	ldrd	r4, r5, [r3]
  403bae:	920f      	str	r2, [sp, #60]	; 0x3c
  403bb0:	2301      	movs	r3, #1
  403bb2:	e626      	b.n	403802 <_svfprintf_r+0x1e6>
  403bb4:	f89a 3000 	ldrb.w	r3, [sl]
  403bb8:	2b2a      	cmp	r3, #42	; 0x2a
  403bba:	f10a 0401 	add.w	r4, sl, #1
  403bbe:	f000 8727 	beq.w	404a10 <_svfprintf_r+0x13f4>
  403bc2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403bc6:	2809      	cmp	r0, #9
  403bc8:	46a2      	mov	sl, r4
  403bca:	f200 86ad 	bhi.w	404928 <_svfprintf_r+0x130c>
  403bce:	2300      	movs	r3, #0
  403bd0:	461c      	mov	r4, r3
  403bd2:	f81a 3b01 	ldrb.w	r3, [sl], #1
  403bd6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403bda:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  403bde:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403be2:	2809      	cmp	r0, #9
  403be4:	d9f5      	bls.n	403bd2 <_svfprintf_r+0x5b6>
  403be6:	940a      	str	r4, [sp, #40]	; 0x28
  403be8:	e572      	b.n	4036d0 <_svfprintf_r+0xb4>
  403bea:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  403bee:	f89a 3000 	ldrb.w	r3, [sl]
  403bf2:	e56b      	b.n	4036cc <_svfprintf_r+0xb0>
  403bf4:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  403bf8:	f89a 3000 	ldrb.w	r3, [sl]
  403bfc:	e566      	b.n	4036cc <_svfprintf_r+0xb0>
  403bfe:	f89a 3000 	ldrb.w	r3, [sl]
  403c02:	2b6c      	cmp	r3, #108	; 0x6c
  403c04:	bf03      	ittte	eq
  403c06:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  403c0a:	f04b 0b20 	orreq.w	fp, fp, #32
  403c0e:	f10a 0a01 	addeq.w	sl, sl, #1
  403c12:	f04b 0b10 	orrne.w	fp, fp, #16
  403c16:	e559      	b.n	4036cc <_svfprintf_r+0xb0>
  403c18:	2a00      	cmp	r2, #0
  403c1a:	f040 8711 	bne.w	404a40 <_svfprintf_r+0x1424>
  403c1e:	f01b 0f20 	tst.w	fp, #32
  403c22:	f040 84f9 	bne.w	404618 <_svfprintf_r+0xffc>
  403c26:	f01b 0f10 	tst.w	fp, #16
  403c2a:	f040 84ac 	bne.w	404586 <_svfprintf_r+0xf6a>
  403c2e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403c32:	f000 84a8 	beq.w	404586 <_svfprintf_r+0xf6a>
  403c36:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403c38:	6813      	ldr	r3, [r2, #0]
  403c3a:	3204      	adds	r2, #4
  403c3c:	920f      	str	r2, [sp, #60]	; 0x3c
  403c3e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  403c42:	801a      	strh	r2, [r3, #0]
  403c44:	e511      	b.n	40366a <_svfprintf_r+0x4e>
  403c46:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403c48:	4bb3      	ldr	r3, [pc, #716]	; (403f18 <_svfprintf_r+0x8fc>)
  403c4a:	680c      	ldr	r4, [r1, #0]
  403c4c:	9318      	str	r3, [sp, #96]	; 0x60
  403c4e:	2230      	movs	r2, #48	; 0x30
  403c50:	2378      	movs	r3, #120	; 0x78
  403c52:	3104      	adds	r1, #4
  403c54:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  403c58:	9311      	str	r3, [sp, #68]	; 0x44
  403c5a:	f04b 0b02 	orr.w	fp, fp, #2
  403c5e:	910f      	str	r1, [sp, #60]	; 0x3c
  403c60:	2500      	movs	r5, #0
  403c62:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  403c66:	2302      	movs	r3, #2
  403c68:	e5cb      	b.n	403802 <_svfprintf_r+0x1e6>
  403c6a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403c6c:	9311      	str	r3, [sp, #68]	; 0x44
  403c6e:	680a      	ldr	r2, [r1, #0]
  403c70:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403c74:	2300      	movs	r3, #0
  403c76:	460a      	mov	r2, r1
  403c78:	461f      	mov	r7, r3
  403c7a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403c7e:	3204      	adds	r2, #4
  403c80:	2301      	movs	r3, #1
  403c82:	9308      	str	r3, [sp, #32]
  403c84:	f8cd b01c 	str.w	fp, [sp, #28]
  403c88:	970a      	str	r7, [sp, #40]	; 0x28
  403c8a:	9712      	str	r7, [sp, #72]	; 0x48
  403c8c:	920f      	str	r2, [sp, #60]	; 0x3c
  403c8e:	930e      	str	r3, [sp, #56]	; 0x38
  403c90:	ae28      	add	r6, sp, #160	; 0xa0
  403c92:	e5df      	b.n	403854 <_svfprintf_r+0x238>
  403c94:	9311      	str	r3, [sp, #68]	; 0x44
  403c96:	2a00      	cmp	r2, #0
  403c98:	f040 86ea 	bne.w	404a70 <_svfprintf_r+0x1454>
  403c9c:	f01b 0f20 	tst.w	fp, #32
  403ca0:	d15d      	bne.n	403d5e <_svfprintf_r+0x742>
  403ca2:	f01b 0f10 	tst.w	fp, #16
  403ca6:	f040 8308 	bne.w	4042ba <_svfprintf_r+0xc9e>
  403caa:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403cae:	f000 8304 	beq.w	4042ba <_svfprintf_r+0xc9e>
  403cb2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403cb4:	f9b1 4000 	ldrsh.w	r4, [r1]
  403cb8:	3104      	adds	r1, #4
  403cba:	17e5      	asrs	r5, r4, #31
  403cbc:	4622      	mov	r2, r4
  403cbe:	462b      	mov	r3, r5
  403cc0:	910f      	str	r1, [sp, #60]	; 0x3c
  403cc2:	2a00      	cmp	r2, #0
  403cc4:	f173 0300 	sbcs.w	r3, r3, #0
  403cc8:	db58      	blt.n	403d7c <_svfprintf_r+0x760>
  403cca:	990a      	ldr	r1, [sp, #40]	; 0x28
  403ccc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403cd0:	1c4a      	adds	r2, r1, #1
  403cd2:	f04f 0301 	mov.w	r3, #1
  403cd6:	f47f ad9b 	bne.w	403810 <_svfprintf_r+0x1f4>
  403cda:	ea54 0205 	orrs.w	r2, r4, r5
  403cde:	f000 81df 	beq.w	4040a0 <_svfprintf_r+0xa84>
  403ce2:	f8cd b01c 	str.w	fp, [sp, #28]
  403ce6:	2b01      	cmp	r3, #1
  403ce8:	f000 827b 	beq.w	4041e2 <_svfprintf_r+0xbc6>
  403cec:	2b02      	cmp	r3, #2
  403cee:	f040 8206 	bne.w	4040fe <_svfprintf_r+0xae2>
  403cf2:	9818      	ldr	r0, [sp, #96]	; 0x60
  403cf4:	464e      	mov	r6, r9
  403cf6:	0923      	lsrs	r3, r4, #4
  403cf8:	f004 010f 	and.w	r1, r4, #15
  403cfc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  403d00:	092a      	lsrs	r2, r5, #4
  403d02:	461c      	mov	r4, r3
  403d04:	4615      	mov	r5, r2
  403d06:	5c43      	ldrb	r3, [r0, r1]
  403d08:	f806 3d01 	strb.w	r3, [r6, #-1]!
  403d0c:	ea54 0305 	orrs.w	r3, r4, r5
  403d10:	d1f1      	bne.n	403cf6 <_svfprintf_r+0x6da>
  403d12:	eba9 0306 	sub.w	r3, r9, r6
  403d16:	930e      	str	r3, [sp, #56]	; 0x38
  403d18:	e590      	b.n	40383c <_svfprintf_r+0x220>
  403d1a:	9311      	str	r3, [sp, #68]	; 0x44
  403d1c:	2a00      	cmp	r2, #0
  403d1e:	f040 86a3 	bne.w	404a68 <_svfprintf_r+0x144c>
  403d22:	4b7e      	ldr	r3, [pc, #504]	; (403f1c <_svfprintf_r+0x900>)
  403d24:	9318      	str	r3, [sp, #96]	; 0x60
  403d26:	f01b 0f20 	tst.w	fp, #32
  403d2a:	f43f aeef 	beq.w	403b0c <_svfprintf_r+0x4f0>
  403d2e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403d30:	3507      	adds	r5, #7
  403d32:	f025 0307 	bic.w	r3, r5, #7
  403d36:	f103 0208 	add.w	r2, r3, #8
  403d3a:	f01b 0f01 	tst.w	fp, #1
  403d3e:	920f      	str	r2, [sp, #60]	; 0x3c
  403d40:	e9d3 4500 	ldrd	r4, r5, [r3]
  403d44:	f47f aef4 	bne.w	403b30 <_svfprintf_r+0x514>
  403d48:	2302      	movs	r3, #2
  403d4a:	e55a      	b.n	403802 <_svfprintf_r+0x1e6>
  403d4c:	9311      	str	r3, [sp, #68]	; 0x44
  403d4e:	2a00      	cmp	r2, #0
  403d50:	f040 8686 	bne.w	404a60 <_svfprintf_r+0x1444>
  403d54:	f04b 0b10 	orr.w	fp, fp, #16
  403d58:	f01b 0f20 	tst.w	fp, #32
  403d5c:	d0a1      	beq.n	403ca2 <_svfprintf_r+0x686>
  403d5e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403d60:	3507      	adds	r5, #7
  403d62:	f025 0507 	bic.w	r5, r5, #7
  403d66:	e9d5 2300 	ldrd	r2, r3, [r5]
  403d6a:	2a00      	cmp	r2, #0
  403d6c:	f105 0108 	add.w	r1, r5, #8
  403d70:	461d      	mov	r5, r3
  403d72:	f173 0300 	sbcs.w	r3, r3, #0
  403d76:	910f      	str	r1, [sp, #60]	; 0x3c
  403d78:	4614      	mov	r4, r2
  403d7a:	daa6      	bge.n	403cca <_svfprintf_r+0x6ae>
  403d7c:	272d      	movs	r7, #45	; 0x2d
  403d7e:	4264      	negs	r4, r4
  403d80:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  403d84:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403d88:	2301      	movs	r3, #1
  403d8a:	e53d      	b.n	403808 <_svfprintf_r+0x1ec>
  403d8c:	9311      	str	r3, [sp, #68]	; 0x44
  403d8e:	2a00      	cmp	r2, #0
  403d90:	f040 8662 	bne.w	404a58 <_svfprintf_r+0x143c>
  403d94:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403d96:	3507      	adds	r5, #7
  403d98:	f025 0307 	bic.w	r3, r5, #7
  403d9c:	f103 0208 	add.w	r2, r3, #8
  403da0:	920f      	str	r2, [sp, #60]	; 0x3c
  403da2:	681a      	ldr	r2, [r3, #0]
  403da4:	9215      	str	r2, [sp, #84]	; 0x54
  403da6:	685b      	ldr	r3, [r3, #4]
  403da8:	9314      	str	r3, [sp, #80]	; 0x50
  403daa:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403dac:	9d15      	ldr	r5, [sp, #84]	; 0x54
  403dae:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  403db2:	4628      	mov	r0, r5
  403db4:	4621      	mov	r1, r4
  403db6:	f04f 32ff 	mov.w	r2, #4294967295
  403dba:	4b59      	ldr	r3, [pc, #356]	; (403f20 <_svfprintf_r+0x904>)
  403dbc:	f004 ff1e 	bl	408bfc <__aeabi_dcmpun>
  403dc0:	2800      	cmp	r0, #0
  403dc2:	f040 834a 	bne.w	40445a <_svfprintf_r+0xe3e>
  403dc6:	4628      	mov	r0, r5
  403dc8:	4621      	mov	r1, r4
  403dca:	f04f 32ff 	mov.w	r2, #4294967295
  403dce:	4b54      	ldr	r3, [pc, #336]	; (403f20 <_svfprintf_r+0x904>)
  403dd0:	f004 fef6 	bl	408bc0 <__aeabi_dcmple>
  403dd4:	2800      	cmp	r0, #0
  403dd6:	f040 8340 	bne.w	40445a <_svfprintf_r+0xe3e>
  403dda:	a815      	add	r0, sp, #84	; 0x54
  403ddc:	c80d      	ldmia	r0, {r0, r2, r3}
  403dde:	9914      	ldr	r1, [sp, #80]	; 0x50
  403de0:	f004 fee4 	bl	408bac <__aeabi_dcmplt>
  403de4:	2800      	cmp	r0, #0
  403de6:	f040 8530 	bne.w	40484a <_svfprintf_r+0x122e>
  403dea:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403dee:	4e4d      	ldr	r6, [pc, #308]	; (403f24 <_svfprintf_r+0x908>)
  403df0:	4b4d      	ldr	r3, [pc, #308]	; (403f28 <_svfprintf_r+0x90c>)
  403df2:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  403df6:	9007      	str	r0, [sp, #28]
  403df8:	9811      	ldr	r0, [sp, #68]	; 0x44
  403dfa:	2203      	movs	r2, #3
  403dfc:	2100      	movs	r1, #0
  403dfe:	9208      	str	r2, [sp, #32]
  403e00:	910a      	str	r1, [sp, #40]	; 0x28
  403e02:	2847      	cmp	r0, #71	; 0x47
  403e04:	bfd8      	it	le
  403e06:	461e      	movle	r6, r3
  403e08:	920e      	str	r2, [sp, #56]	; 0x38
  403e0a:	9112      	str	r1, [sp, #72]	; 0x48
  403e0c:	e51e      	b.n	40384c <_svfprintf_r+0x230>
  403e0e:	f04b 0b08 	orr.w	fp, fp, #8
  403e12:	f89a 3000 	ldrb.w	r3, [sl]
  403e16:	e459      	b.n	4036cc <_svfprintf_r+0xb0>
  403e18:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403e1c:	2300      	movs	r3, #0
  403e1e:	461c      	mov	r4, r3
  403e20:	f81a 3b01 	ldrb.w	r3, [sl], #1
  403e24:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403e28:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  403e2c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403e30:	2809      	cmp	r0, #9
  403e32:	d9f5      	bls.n	403e20 <_svfprintf_r+0x804>
  403e34:	940d      	str	r4, [sp, #52]	; 0x34
  403e36:	e44b      	b.n	4036d0 <_svfprintf_r+0xb4>
  403e38:	f04b 0b10 	orr.w	fp, fp, #16
  403e3c:	9311      	str	r3, [sp, #68]	; 0x44
  403e3e:	f01b 0320 	ands.w	r3, fp, #32
  403e42:	f43f ae1d 	beq.w	403a80 <_svfprintf_r+0x464>
  403e46:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403e48:	3507      	adds	r5, #7
  403e4a:	f025 0307 	bic.w	r3, r5, #7
  403e4e:	f103 0208 	add.w	r2, r3, #8
  403e52:	e9d3 4500 	ldrd	r4, r5, [r3]
  403e56:	920f      	str	r2, [sp, #60]	; 0x3c
  403e58:	2300      	movs	r3, #0
  403e5a:	e4d2      	b.n	403802 <_svfprintf_r+0x1e6>
  403e5c:	9311      	str	r3, [sp, #68]	; 0x44
  403e5e:	2a00      	cmp	r2, #0
  403e60:	f040 85e7 	bne.w	404a32 <_svfprintf_r+0x1416>
  403e64:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403e66:	2a00      	cmp	r2, #0
  403e68:	f43f aca3 	beq.w	4037b2 <_svfprintf_r+0x196>
  403e6c:	2300      	movs	r3, #0
  403e6e:	2101      	movs	r1, #1
  403e70:	461f      	mov	r7, r3
  403e72:	9108      	str	r1, [sp, #32]
  403e74:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403e78:	f8cd b01c 	str.w	fp, [sp, #28]
  403e7c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403e80:	930a      	str	r3, [sp, #40]	; 0x28
  403e82:	9312      	str	r3, [sp, #72]	; 0x48
  403e84:	910e      	str	r1, [sp, #56]	; 0x38
  403e86:	ae28      	add	r6, sp, #160	; 0xa0
  403e88:	e4e4      	b.n	403854 <_svfprintf_r+0x238>
  403e8a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403e8c:	e534      	b.n	4038f8 <_svfprintf_r+0x2dc>
  403e8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403e90:	2b65      	cmp	r3, #101	; 0x65
  403e92:	f340 80a7 	ble.w	403fe4 <_svfprintf_r+0x9c8>
  403e96:	a815      	add	r0, sp, #84	; 0x54
  403e98:	c80d      	ldmia	r0, {r0, r2, r3}
  403e9a:	9914      	ldr	r1, [sp, #80]	; 0x50
  403e9c:	f004 fe7c 	bl	408b98 <__aeabi_dcmpeq>
  403ea0:	2800      	cmp	r0, #0
  403ea2:	f000 8150 	beq.w	404146 <_svfprintf_r+0xb2a>
  403ea6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403ea8:	4a20      	ldr	r2, [pc, #128]	; (403f2c <_svfprintf_r+0x910>)
  403eaa:	f8c8 2000 	str.w	r2, [r8]
  403eae:	3301      	adds	r3, #1
  403eb0:	3401      	adds	r4, #1
  403eb2:	2201      	movs	r2, #1
  403eb4:	2b07      	cmp	r3, #7
  403eb6:	9427      	str	r4, [sp, #156]	; 0x9c
  403eb8:	9326      	str	r3, [sp, #152]	; 0x98
  403eba:	f8c8 2004 	str.w	r2, [r8, #4]
  403ebe:	f300 836a 	bgt.w	404596 <_svfprintf_r+0xf7a>
  403ec2:	f108 0808 	add.w	r8, r8, #8
  403ec6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403ec8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403eca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403ecc:	4293      	cmp	r3, r2
  403ece:	db03      	blt.n	403ed8 <_svfprintf_r+0x8bc>
  403ed0:	9b07      	ldr	r3, [sp, #28]
  403ed2:	07dd      	lsls	r5, r3, #31
  403ed4:	f57f ad82 	bpl.w	4039dc <_svfprintf_r+0x3c0>
  403ed8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403eda:	9919      	ldr	r1, [sp, #100]	; 0x64
  403edc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  403ede:	f8c8 2000 	str.w	r2, [r8]
  403ee2:	3301      	adds	r3, #1
  403ee4:	440c      	add	r4, r1
  403ee6:	2b07      	cmp	r3, #7
  403ee8:	f8c8 1004 	str.w	r1, [r8, #4]
  403eec:	9427      	str	r4, [sp, #156]	; 0x9c
  403eee:	9326      	str	r3, [sp, #152]	; 0x98
  403ef0:	f300 839e 	bgt.w	404630 <_svfprintf_r+0x1014>
  403ef4:	f108 0808 	add.w	r8, r8, #8
  403ef8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403efa:	1e5e      	subs	r6, r3, #1
  403efc:	2e00      	cmp	r6, #0
  403efe:	f77f ad6d 	ble.w	4039dc <_svfprintf_r+0x3c0>
  403f02:	2e10      	cmp	r6, #16
  403f04:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403f06:	4d0a      	ldr	r5, [pc, #40]	; (403f30 <_svfprintf_r+0x914>)
  403f08:	f340 81f5 	ble.w	4042f6 <_svfprintf_r+0xcda>
  403f0c:	4622      	mov	r2, r4
  403f0e:	2710      	movs	r7, #16
  403f10:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403f14:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403f16:	e013      	b.n	403f40 <_svfprintf_r+0x924>
  403f18:	00408fa8 	.word	0x00408fa8
  403f1c:	00408f94 	.word	0x00408f94
  403f20:	7fefffff 	.word	0x7fefffff
  403f24:	00408f88 	.word	0x00408f88
  403f28:	00408f84 	.word	0x00408f84
  403f2c:	00408fc4 	.word	0x00408fc4
  403f30:	00408fd8 	.word	0x00408fd8
  403f34:	f108 0808 	add.w	r8, r8, #8
  403f38:	3e10      	subs	r6, #16
  403f3a:	2e10      	cmp	r6, #16
  403f3c:	f340 81da 	ble.w	4042f4 <_svfprintf_r+0xcd8>
  403f40:	3301      	adds	r3, #1
  403f42:	3210      	adds	r2, #16
  403f44:	2b07      	cmp	r3, #7
  403f46:	9227      	str	r2, [sp, #156]	; 0x9c
  403f48:	9326      	str	r3, [sp, #152]	; 0x98
  403f4a:	e888 00a0 	stmia.w	r8, {r5, r7}
  403f4e:	ddf1      	ble.n	403f34 <_svfprintf_r+0x918>
  403f50:	aa25      	add	r2, sp, #148	; 0x94
  403f52:	4621      	mov	r1, r4
  403f54:	4658      	mov	r0, fp
  403f56:	f003 ff83 	bl	407e60 <__ssprint_r>
  403f5a:	2800      	cmp	r0, #0
  403f5c:	f47f ac30 	bne.w	4037c0 <_svfprintf_r+0x1a4>
  403f60:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403f62:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403f64:	46c8      	mov	r8, r9
  403f66:	e7e7      	b.n	403f38 <_svfprintf_r+0x91c>
  403f68:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403f6a:	9a08      	ldr	r2, [sp, #32]
  403f6c:	1a9f      	subs	r7, r3, r2
  403f6e:	2f00      	cmp	r7, #0
  403f70:	f77f ace5 	ble.w	40393e <_svfprintf_r+0x322>
  403f74:	2f10      	cmp	r7, #16
  403f76:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403f78:	4db6      	ldr	r5, [pc, #728]	; (404254 <_svfprintf_r+0xc38>)
  403f7a:	dd27      	ble.n	403fcc <_svfprintf_r+0x9b0>
  403f7c:	4642      	mov	r2, r8
  403f7e:	4621      	mov	r1, r4
  403f80:	46b0      	mov	r8, r6
  403f82:	f04f 0b10 	mov.w	fp, #16
  403f86:	462e      	mov	r6, r5
  403f88:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403f8a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403f8c:	e004      	b.n	403f98 <_svfprintf_r+0x97c>
  403f8e:	3f10      	subs	r7, #16
  403f90:	2f10      	cmp	r7, #16
  403f92:	f102 0208 	add.w	r2, r2, #8
  403f96:	dd15      	ble.n	403fc4 <_svfprintf_r+0x9a8>
  403f98:	3301      	adds	r3, #1
  403f9a:	3110      	adds	r1, #16
  403f9c:	2b07      	cmp	r3, #7
  403f9e:	9127      	str	r1, [sp, #156]	; 0x9c
  403fa0:	9326      	str	r3, [sp, #152]	; 0x98
  403fa2:	e882 0840 	stmia.w	r2, {r6, fp}
  403fa6:	ddf2      	ble.n	403f8e <_svfprintf_r+0x972>
  403fa8:	aa25      	add	r2, sp, #148	; 0x94
  403faa:	4629      	mov	r1, r5
  403fac:	4620      	mov	r0, r4
  403fae:	f003 ff57 	bl	407e60 <__ssprint_r>
  403fb2:	2800      	cmp	r0, #0
  403fb4:	f47f ac04 	bne.w	4037c0 <_svfprintf_r+0x1a4>
  403fb8:	3f10      	subs	r7, #16
  403fba:	2f10      	cmp	r7, #16
  403fbc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403fbe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403fc0:	464a      	mov	r2, r9
  403fc2:	dce9      	bgt.n	403f98 <_svfprintf_r+0x97c>
  403fc4:	4635      	mov	r5, r6
  403fc6:	460c      	mov	r4, r1
  403fc8:	4646      	mov	r6, r8
  403fca:	4690      	mov	r8, r2
  403fcc:	3301      	adds	r3, #1
  403fce:	443c      	add	r4, r7
  403fd0:	2b07      	cmp	r3, #7
  403fd2:	9427      	str	r4, [sp, #156]	; 0x9c
  403fd4:	9326      	str	r3, [sp, #152]	; 0x98
  403fd6:	e888 00a0 	stmia.w	r8, {r5, r7}
  403fda:	f300 8232 	bgt.w	404442 <_svfprintf_r+0xe26>
  403fde:	f108 0808 	add.w	r8, r8, #8
  403fe2:	e4ac      	b.n	40393e <_svfprintf_r+0x322>
  403fe4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403fe6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403fe8:	2b01      	cmp	r3, #1
  403fea:	f340 81fe 	ble.w	4043ea <_svfprintf_r+0xdce>
  403fee:	3701      	adds	r7, #1
  403ff0:	3401      	adds	r4, #1
  403ff2:	2301      	movs	r3, #1
  403ff4:	2f07      	cmp	r7, #7
  403ff6:	9427      	str	r4, [sp, #156]	; 0x9c
  403ff8:	9726      	str	r7, [sp, #152]	; 0x98
  403ffa:	f8c8 6000 	str.w	r6, [r8]
  403ffe:	f8c8 3004 	str.w	r3, [r8, #4]
  404002:	f300 8203 	bgt.w	40440c <_svfprintf_r+0xdf0>
  404006:	f108 0808 	add.w	r8, r8, #8
  40400a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40400c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40400e:	f8c8 3000 	str.w	r3, [r8]
  404012:	3701      	adds	r7, #1
  404014:	4414      	add	r4, r2
  404016:	2f07      	cmp	r7, #7
  404018:	9427      	str	r4, [sp, #156]	; 0x9c
  40401a:	9726      	str	r7, [sp, #152]	; 0x98
  40401c:	f8c8 2004 	str.w	r2, [r8, #4]
  404020:	f300 8200 	bgt.w	404424 <_svfprintf_r+0xe08>
  404024:	f108 0808 	add.w	r8, r8, #8
  404028:	a815      	add	r0, sp, #84	; 0x54
  40402a:	c80d      	ldmia	r0, {r0, r2, r3}
  40402c:	9914      	ldr	r1, [sp, #80]	; 0x50
  40402e:	f004 fdb3 	bl	408b98 <__aeabi_dcmpeq>
  404032:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404034:	2800      	cmp	r0, #0
  404036:	f040 8101 	bne.w	40423c <_svfprintf_r+0xc20>
  40403a:	3b01      	subs	r3, #1
  40403c:	3701      	adds	r7, #1
  40403e:	3601      	adds	r6, #1
  404040:	441c      	add	r4, r3
  404042:	2f07      	cmp	r7, #7
  404044:	9726      	str	r7, [sp, #152]	; 0x98
  404046:	9427      	str	r4, [sp, #156]	; 0x9c
  404048:	f8c8 6000 	str.w	r6, [r8]
  40404c:	f8c8 3004 	str.w	r3, [r8, #4]
  404050:	f300 8127 	bgt.w	4042a2 <_svfprintf_r+0xc86>
  404054:	f108 0808 	add.w	r8, r8, #8
  404058:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40405a:	f8c8 2004 	str.w	r2, [r8, #4]
  40405e:	3701      	adds	r7, #1
  404060:	4414      	add	r4, r2
  404062:	ab21      	add	r3, sp, #132	; 0x84
  404064:	2f07      	cmp	r7, #7
  404066:	9427      	str	r4, [sp, #156]	; 0x9c
  404068:	9726      	str	r7, [sp, #152]	; 0x98
  40406a:	f8c8 3000 	str.w	r3, [r8]
  40406e:	f77f acb3 	ble.w	4039d8 <_svfprintf_r+0x3bc>
  404072:	aa25      	add	r2, sp, #148	; 0x94
  404074:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404076:	980c      	ldr	r0, [sp, #48]	; 0x30
  404078:	f003 fef2 	bl	407e60 <__ssprint_r>
  40407c:	2800      	cmp	r0, #0
  40407e:	f47f ab9f 	bne.w	4037c0 <_svfprintf_r+0x1a4>
  404082:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404084:	46c8      	mov	r8, r9
  404086:	e4a9      	b.n	4039dc <_svfprintf_r+0x3c0>
  404088:	aa25      	add	r2, sp, #148	; 0x94
  40408a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40408c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40408e:	f003 fee7 	bl	407e60 <__ssprint_r>
  404092:	2800      	cmp	r0, #0
  404094:	f43f aceb 	beq.w	403a6e <_svfprintf_r+0x452>
  404098:	f7ff bb92 	b.w	4037c0 <_svfprintf_r+0x1a4>
  40409c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4040a0:	2b01      	cmp	r3, #1
  4040a2:	f000 8134 	beq.w	40430e <_svfprintf_r+0xcf2>
  4040a6:	2b02      	cmp	r3, #2
  4040a8:	d125      	bne.n	4040f6 <_svfprintf_r+0xada>
  4040aa:	f8cd b01c 	str.w	fp, [sp, #28]
  4040ae:	2400      	movs	r4, #0
  4040b0:	2500      	movs	r5, #0
  4040b2:	e61e      	b.n	403cf2 <_svfprintf_r+0x6d6>
  4040b4:	aa25      	add	r2, sp, #148	; 0x94
  4040b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4040b8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4040ba:	f003 fed1 	bl	407e60 <__ssprint_r>
  4040be:	2800      	cmp	r0, #0
  4040c0:	f47f ab7e 	bne.w	4037c0 <_svfprintf_r+0x1a4>
  4040c4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4040c6:	46c8      	mov	r8, r9
  4040c8:	e475      	b.n	4039b6 <_svfprintf_r+0x39a>
  4040ca:	aa25      	add	r2, sp, #148	; 0x94
  4040cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4040ce:	980c      	ldr	r0, [sp, #48]	; 0x30
  4040d0:	f003 fec6 	bl	407e60 <__ssprint_r>
  4040d4:	2800      	cmp	r0, #0
  4040d6:	f47f ab73 	bne.w	4037c0 <_svfprintf_r+0x1a4>
  4040da:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4040dc:	46c8      	mov	r8, r9
  4040de:	e41b      	b.n	403918 <_svfprintf_r+0x2fc>
  4040e0:	aa25      	add	r2, sp, #148	; 0x94
  4040e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4040e4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4040e6:	f003 febb 	bl	407e60 <__ssprint_r>
  4040ea:	2800      	cmp	r0, #0
  4040ec:	f47f ab68 	bne.w	4037c0 <_svfprintf_r+0x1a4>
  4040f0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4040f2:	46c8      	mov	r8, r9
  4040f4:	e420      	b.n	403938 <_svfprintf_r+0x31c>
  4040f6:	f8cd b01c 	str.w	fp, [sp, #28]
  4040fa:	2400      	movs	r4, #0
  4040fc:	2500      	movs	r5, #0
  4040fe:	4649      	mov	r1, r9
  404100:	e000      	b.n	404104 <_svfprintf_r+0xae8>
  404102:	4631      	mov	r1, r6
  404104:	08e2      	lsrs	r2, r4, #3
  404106:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40410a:	08e8      	lsrs	r0, r5, #3
  40410c:	f004 0307 	and.w	r3, r4, #7
  404110:	4605      	mov	r5, r0
  404112:	4614      	mov	r4, r2
  404114:	3330      	adds	r3, #48	; 0x30
  404116:	ea54 0205 	orrs.w	r2, r4, r5
  40411a:	f801 3c01 	strb.w	r3, [r1, #-1]
  40411e:	f101 36ff 	add.w	r6, r1, #4294967295
  404122:	d1ee      	bne.n	404102 <_svfprintf_r+0xae6>
  404124:	9a07      	ldr	r2, [sp, #28]
  404126:	07d2      	lsls	r2, r2, #31
  404128:	f57f adf3 	bpl.w	403d12 <_svfprintf_r+0x6f6>
  40412c:	2b30      	cmp	r3, #48	; 0x30
  40412e:	f43f adf0 	beq.w	403d12 <_svfprintf_r+0x6f6>
  404132:	3902      	subs	r1, #2
  404134:	2330      	movs	r3, #48	; 0x30
  404136:	f806 3c01 	strb.w	r3, [r6, #-1]
  40413a:	eba9 0301 	sub.w	r3, r9, r1
  40413e:	930e      	str	r3, [sp, #56]	; 0x38
  404140:	460e      	mov	r6, r1
  404142:	f7ff bb7b 	b.w	40383c <_svfprintf_r+0x220>
  404146:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404148:	2900      	cmp	r1, #0
  40414a:	f340 822e 	ble.w	4045aa <_svfprintf_r+0xf8e>
  40414e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404150:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404152:	4293      	cmp	r3, r2
  404154:	bfa8      	it	ge
  404156:	4613      	movge	r3, r2
  404158:	2b00      	cmp	r3, #0
  40415a:	461f      	mov	r7, r3
  40415c:	dd0d      	ble.n	40417a <_svfprintf_r+0xb5e>
  40415e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404160:	f8c8 6000 	str.w	r6, [r8]
  404164:	3301      	adds	r3, #1
  404166:	443c      	add	r4, r7
  404168:	2b07      	cmp	r3, #7
  40416a:	9427      	str	r4, [sp, #156]	; 0x9c
  40416c:	f8c8 7004 	str.w	r7, [r8, #4]
  404170:	9326      	str	r3, [sp, #152]	; 0x98
  404172:	f300 831f 	bgt.w	4047b4 <_svfprintf_r+0x1198>
  404176:	f108 0808 	add.w	r8, r8, #8
  40417a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40417c:	2f00      	cmp	r7, #0
  40417e:	bfa8      	it	ge
  404180:	1bdb      	subge	r3, r3, r7
  404182:	2b00      	cmp	r3, #0
  404184:	461f      	mov	r7, r3
  404186:	f340 80d6 	ble.w	404336 <_svfprintf_r+0xd1a>
  40418a:	2f10      	cmp	r7, #16
  40418c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40418e:	4d31      	ldr	r5, [pc, #196]	; (404254 <_svfprintf_r+0xc38>)
  404190:	f340 81ed 	ble.w	40456e <_svfprintf_r+0xf52>
  404194:	4642      	mov	r2, r8
  404196:	4621      	mov	r1, r4
  404198:	46b0      	mov	r8, r6
  40419a:	f04f 0b10 	mov.w	fp, #16
  40419e:	462e      	mov	r6, r5
  4041a0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4041a2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4041a4:	e004      	b.n	4041b0 <_svfprintf_r+0xb94>
  4041a6:	3208      	adds	r2, #8
  4041a8:	3f10      	subs	r7, #16
  4041aa:	2f10      	cmp	r7, #16
  4041ac:	f340 81db 	ble.w	404566 <_svfprintf_r+0xf4a>
  4041b0:	3301      	adds	r3, #1
  4041b2:	3110      	adds	r1, #16
  4041b4:	2b07      	cmp	r3, #7
  4041b6:	9127      	str	r1, [sp, #156]	; 0x9c
  4041b8:	9326      	str	r3, [sp, #152]	; 0x98
  4041ba:	e882 0840 	stmia.w	r2, {r6, fp}
  4041be:	ddf2      	ble.n	4041a6 <_svfprintf_r+0xb8a>
  4041c0:	aa25      	add	r2, sp, #148	; 0x94
  4041c2:	4629      	mov	r1, r5
  4041c4:	4620      	mov	r0, r4
  4041c6:	f003 fe4b 	bl	407e60 <__ssprint_r>
  4041ca:	2800      	cmp	r0, #0
  4041cc:	f47f aaf8 	bne.w	4037c0 <_svfprintf_r+0x1a4>
  4041d0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4041d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4041d4:	464a      	mov	r2, r9
  4041d6:	e7e7      	b.n	4041a8 <_svfprintf_r+0xb8c>
  4041d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4041da:	930e      	str	r3, [sp, #56]	; 0x38
  4041dc:	464e      	mov	r6, r9
  4041de:	f7ff bb2d 	b.w	40383c <_svfprintf_r+0x220>
  4041e2:	2d00      	cmp	r5, #0
  4041e4:	bf08      	it	eq
  4041e6:	2c0a      	cmpeq	r4, #10
  4041e8:	f0c0 808f 	bcc.w	40430a <_svfprintf_r+0xcee>
  4041ec:	464e      	mov	r6, r9
  4041ee:	4620      	mov	r0, r4
  4041f0:	4629      	mov	r1, r5
  4041f2:	220a      	movs	r2, #10
  4041f4:	2300      	movs	r3, #0
  4041f6:	f7fe fb1f 	bl	402838 <__aeabi_uldivmod>
  4041fa:	3230      	adds	r2, #48	; 0x30
  4041fc:	f806 2d01 	strb.w	r2, [r6, #-1]!
  404200:	4620      	mov	r0, r4
  404202:	4629      	mov	r1, r5
  404204:	2300      	movs	r3, #0
  404206:	220a      	movs	r2, #10
  404208:	f7fe fb16 	bl	402838 <__aeabi_uldivmod>
  40420c:	4604      	mov	r4, r0
  40420e:	460d      	mov	r5, r1
  404210:	ea54 0305 	orrs.w	r3, r4, r5
  404214:	d1eb      	bne.n	4041ee <_svfprintf_r+0xbd2>
  404216:	eba9 0306 	sub.w	r3, r9, r6
  40421a:	930e      	str	r3, [sp, #56]	; 0x38
  40421c:	f7ff bb0e 	b.w	40383c <_svfprintf_r+0x220>
  404220:	aa25      	add	r2, sp, #148	; 0x94
  404222:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404224:	980c      	ldr	r0, [sp, #48]	; 0x30
  404226:	f003 fe1b 	bl	407e60 <__ssprint_r>
  40422a:	2800      	cmp	r0, #0
  40422c:	f47f aac8 	bne.w	4037c0 <_svfprintf_r+0x1a4>
  404230:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404234:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404236:	46c8      	mov	r8, r9
  404238:	f7ff bb5e 	b.w	4038f8 <_svfprintf_r+0x2dc>
  40423c:	1e5e      	subs	r6, r3, #1
  40423e:	2e00      	cmp	r6, #0
  404240:	f77f af0a 	ble.w	404058 <_svfprintf_r+0xa3c>
  404244:	2e10      	cmp	r6, #16
  404246:	4d03      	ldr	r5, [pc, #12]	; (404254 <_svfprintf_r+0xc38>)
  404248:	dd22      	ble.n	404290 <_svfprintf_r+0xc74>
  40424a:	4622      	mov	r2, r4
  40424c:	f04f 0b10 	mov.w	fp, #16
  404250:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404252:	e006      	b.n	404262 <_svfprintf_r+0xc46>
  404254:	00408fd8 	.word	0x00408fd8
  404258:	3e10      	subs	r6, #16
  40425a:	2e10      	cmp	r6, #16
  40425c:	f108 0808 	add.w	r8, r8, #8
  404260:	dd15      	ble.n	40428e <_svfprintf_r+0xc72>
  404262:	3701      	adds	r7, #1
  404264:	3210      	adds	r2, #16
  404266:	2f07      	cmp	r7, #7
  404268:	9227      	str	r2, [sp, #156]	; 0x9c
  40426a:	9726      	str	r7, [sp, #152]	; 0x98
  40426c:	e888 0820 	stmia.w	r8, {r5, fp}
  404270:	ddf2      	ble.n	404258 <_svfprintf_r+0xc3c>
  404272:	aa25      	add	r2, sp, #148	; 0x94
  404274:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404276:	4620      	mov	r0, r4
  404278:	f003 fdf2 	bl	407e60 <__ssprint_r>
  40427c:	2800      	cmp	r0, #0
  40427e:	f47f aa9f 	bne.w	4037c0 <_svfprintf_r+0x1a4>
  404282:	3e10      	subs	r6, #16
  404284:	2e10      	cmp	r6, #16
  404286:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404288:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40428a:	46c8      	mov	r8, r9
  40428c:	dce9      	bgt.n	404262 <_svfprintf_r+0xc46>
  40428e:	4614      	mov	r4, r2
  404290:	3701      	adds	r7, #1
  404292:	4434      	add	r4, r6
  404294:	2f07      	cmp	r7, #7
  404296:	9427      	str	r4, [sp, #156]	; 0x9c
  404298:	9726      	str	r7, [sp, #152]	; 0x98
  40429a:	e888 0060 	stmia.w	r8, {r5, r6}
  40429e:	f77f aed9 	ble.w	404054 <_svfprintf_r+0xa38>
  4042a2:	aa25      	add	r2, sp, #148	; 0x94
  4042a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4042a6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4042a8:	f003 fdda 	bl	407e60 <__ssprint_r>
  4042ac:	2800      	cmp	r0, #0
  4042ae:	f47f aa87 	bne.w	4037c0 <_svfprintf_r+0x1a4>
  4042b2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4042b4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4042b6:	46c8      	mov	r8, r9
  4042b8:	e6ce      	b.n	404058 <_svfprintf_r+0xa3c>
  4042ba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4042bc:	6814      	ldr	r4, [r2, #0]
  4042be:	4613      	mov	r3, r2
  4042c0:	3304      	adds	r3, #4
  4042c2:	17e5      	asrs	r5, r4, #31
  4042c4:	930f      	str	r3, [sp, #60]	; 0x3c
  4042c6:	4622      	mov	r2, r4
  4042c8:	462b      	mov	r3, r5
  4042ca:	e4fa      	b.n	403cc2 <_svfprintf_r+0x6a6>
  4042cc:	3204      	adds	r2, #4
  4042ce:	681c      	ldr	r4, [r3, #0]
  4042d0:	920f      	str	r2, [sp, #60]	; 0x3c
  4042d2:	2301      	movs	r3, #1
  4042d4:	2500      	movs	r5, #0
  4042d6:	f7ff ba94 	b.w	403802 <_svfprintf_r+0x1e6>
  4042da:	681c      	ldr	r4, [r3, #0]
  4042dc:	3304      	adds	r3, #4
  4042de:	930f      	str	r3, [sp, #60]	; 0x3c
  4042e0:	2500      	movs	r5, #0
  4042e2:	e421      	b.n	403b28 <_svfprintf_r+0x50c>
  4042e4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4042e6:	460a      	mov	r2, r1
  4042e8:	3204      	adds	r2, #4
  4042ea:	680c      	ldr	r4, [r1, #0]
  4042ec:	920f      	str	r2, [sp, #60]	; 0x3c
  4042ee:	2500      	movs	r5, #0
  4042f0:	f7ff ba87 	b.w	403802 <_svfprintf_r+0x1e6>
  4042f4:	4614      	mov	r4, r2
  4042f6:	3301      	adds	r3, #1
  4042f8:	4434      	add	r4, r6
  4042fa:	2b07      	cmp	r3, #7
  4042fc:	9427      	str	r4, [sp, #156]	; 0x9c
  4042fe:	9326      	str	r3, [sp, #152]	; 0x98
  404300:	e888 0060 	stmia.w	r8, {r5, r6}
  404304:	f77f ab68 	ble.w	4039d8 <_svfprintf_r+0x3bc>
  404308:	e6b3      	b.n	404072 <_svfprintf_r+0xa56>
  40430a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40430e:	f8cd b01c 	str.w	fp, [sp, #28]
  404312:	ae42      	add	r6, sp, #264	; 0x108
  404314:	3430      	adds	r4, #48	; 0x30
  404316:	2301      	movs	r3, #1
  404318:	f806 4d41 	strb.w	r4, [r6, #-65]!
  40431c:	930e      	str	r3, [sp, #56]	; 0x38
  40431e:	f7ff ba8d 	b.w	40383c <_svfprintf_r+0x220>
  404322:	aa25      	add	r2, sp, #148	; 0x94
  404324:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404326:	980c      	ldr	r0, [sp, #48]	; 0x30
  404328:	f003 fd9a 	bl	407e60 <__ssprint_r>
  40432c:	2800      	cmp	r0, #0
  40432e:	f47f aa47 	bne.w	4037c0 <_svfprintf_r+0x1a4>
  404332:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404334:	46c8      	mov	r8, r9
  404336:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404338:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40433a:	429a      	cmp	r2, r3
  40433c:	db44      	blt.n	4043c8 <_svfprintf_r+0xdac>
  40433e:	9b07      	ldr	r3, [sp, #28]
  404340:	07d9      	lsls	r1, r3, #31
  404342:	d441      	bmi.n	4043c8 <_svfprintf_r+0xdac>
  404344:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404346:	9812      	ldr	r0, [sp, #72]	; 0x48
  404348:	1a9a      	subs	r2, r3, r2
  40434a:	1a1d      	subs	r5, r3, r0
  40434c:	4295      	cmp	r5, r2
  40434e:	bfa8      	it	ge
  404350:	4615      	movge	r5, r2
  404352:	2d00      	cmp	r5, #0
  404354:	dd0e      	ble.n	404374 <_svfprintf_r+0xd58>
  404356:	9926      	ldr	r1, [sp, #152]	; 0x98
  404358:	f8c8 5004 	str.w	r5, [r8, #4]
  40435c:	3101      	adds	r1, #1
  40435e:	4406      	add	r6, r0
  404360:	442c      	add	r4, r5
  404362:	2907      	cmp	r1, #7
  404364:	f8c8 6000 	str.w	r6, [r8]
  404368:	9427      	str	r4, [sp, #156]	; 0x9c
  40436a:	9126      	str	r1, [sp, #152]	; 0x98
  40436c:	f300 823b 	bgt.w	4047e6 <_svfprintf_r+0x11ca>
  404370:	f108 0808 	add.w	r8, r8, #8
  404374:	2d00      	cmp	r5, #0
  404376:	bfac      	ite	ge
  404378:	1b56      	subge	r6, r2, r5
  40437a:	4616      	movlt	r6, r2
  40437c:	2e00      	cmp	r6, #0
  40437e:	f77f ab2d 	ble.w	4039dc <_svfprintf_r+0x3c0>
  404382:	2e10      	cmp	r6, #16
  404384:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404386:	4db0      	ldr	r5, [pc, #704]	; (404648 <_svfprintf_r+0x102c>)
  404388:	ddb5      	ble.n	4042f6 <_svfprintf_r+0xcda>
  40438a:	4622      	mov	r2, r4
  40438c:	2710      	movs	r7, #16
  40438e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404392:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404394:	e004      	b.n	4043a0 <_svfprintf_r+0xd84>
  404396:	f108 0808 	add.w	r8, r8, #8
  40439a:	3e10      	subs	r6, #16
  40439c:	2e10      	cmp	r6, #16
  40439e:	dda9      	ble.n	4042f4 <_svfprintf_r+0xcd8>
  4043a0:	3301      	adds	r3, #1
  4043a2:	3210      	adds	r2, #16
  4043a4:	2b07      	cmp	r3, #7
  4043a6:	9227      	str	r2, [sp, #156]	; 0x9c
  4043a8:	9326      	str	r3, [sp, #152]	; 0x98
  4043aa:	e888 00a0 	stmia.w	r8, {r5, r7}
  4043ae:	ddf2      	ble.n	404396 <_svfprintf_r+0xd7a>
  4043b0:	aa25      	add	r2, sp, #148	; 0x94
  4043b2:	4621      	mov	r1, r4
  4043b4:	4658      	mov	r0, fp
  4043b6:	f003 fd53 	bl	407e60 <__ssprint_r>
  4043ba:	2800      	cmp	r0, #0
  4043bc:	f47f aa00 	bne.w	4037c0 <_svfprintf_r+0x1a4>
  4043c0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4043c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4043c4:	46c8      	mov	r8, r9
  4043c6:	e7e8      	b.n	40439a <_svfprintf_r+0xd7e>
  4043c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4043ca:	9819      	ldr	r0, [sp, #100]	; 0x64
  4043cc:	991a      	ldr	r1, [sp, #104]	; 0x68
  4043ce:	f8c8 1000 	str.w	r1, [r8]
  4043d2:	3301      	adds	r3, #1
  4043d4:	4404      	add	r4, r0
  4043d6:	2b07      	cmp	r3, #7
  4043d8:	9427      	str	r4, [sp, #156]	; 0x9c
  4043da:	f8c8 0004 	str.w	r0, [r8, #4]
  4043de:	9326      	str	r3, [sp, #152]	; 0x98
  4043e0:	f300 81f5 	bgt.w	4047ce <_svfprintf_r+0x11b2>
  4043e4:	f108 0808 	add.w	r8, r8, #8
  4043e8:	e7ac      	b.n	404344 <_svfprintf_r+0xd28>
  4043ea:	9b07      	ldr	r3, [sp, #28]
  4043ec:	07da      	lsls	r2, r3, #31
  4043ee:	f53f adfe 	bmi.w	403fee <_svfprintf_r+0x9d2>
  4043f2:	3701      	adds	r7, #1
  4043f4:	3401      	adds	r4, #1
  4043f6:	2301      	movs	r3, #1
  4043f8:	2f07      	cmp	r7, #7
  4043fa:	9427      	str	r4, [sp, #156]	; 0x9c
  4043fc:	9726      	str	r7, [sp, #152]	; 0x98
  4043fe:	f8c8 6000 	str.w	r6, [r8]
  404402:	f8c8 3004 	str.w	r3, [r8, #4]
  404406:	f77f ae25 	ble.w	404054 <_svfprintf_r+0xa38>
  40440a:	e74a      	b.n	4042a2 <_svfprintf_r+0xc86>
  40440c:	aa25      	add	r2, sp, #148	; 0x94
  40440e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404410:	980c      	ldr	r0, [sp, #48]	; 0x30
  404412:	f003 fd25 	bl	407e60 <__ssprint_r>
  404416:	2800      	cmp	r0, #0
  404418:	f47f a9d2 	bne.w	4037c0 <_svfprintf_r+0x1a4>
  40441c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40441e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404420:	46c8      	mov	r8, r9
  404422:	e5f2      	b.n	40400a <_svfprintf_r+0x9ee>
  404424:	aa25      	add	r2, sp, #148	; 0x94
  404426:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404428:	980c      	ldr	r0, [sp, #48]	; 0x30
  40442a:	f003 fd19 	bl	407e60 <__ssprint_r>
  40442e:	2800      	cmp	r0, #0
  404430:	f47f a9c6 	bne.w	4037c0 <_svfprintf_r+0x1a4>
  404434:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404436:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404438:	46c8      	mov	r8, r9
  40443a:	e5f5      	b.n	404028 <_svfprintf_r+0xa0c>
  40443c:	464e      	mov	r6, r9
  40443e:	f7ff b9fd 	b.w	40383c <_svfprintf_r+0x220>
  404442:	aa25      	add	r2, sp, #148	; 0x94
  404444:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404446:	980c      	ldr	r0, [sp, #48]	; 0x30
  404448:	f003 fd0a 	bl	407e60 <__ssprint_r>
  40444c:	2800      	cmp	r0, #0
  40444e:	f47f a9b7 	bne.w	4037c0 <_svfprintf_r+0x1a4>
  404452:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404454:	46c8      	mov	r8, r9
  404456:	f7ff ba72 	b.w	40393e <_svfprintf_r+0x322>
  40445a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40445c:	4622      	mov	r2, r4
  40445e:	4620      	mov	r0, r4
  404460:	9c14      	ldr	r4, [sp, #80]	; 0x50
  404462:	4623      	mov	r3, r4
  404464:	4621      	mov	r1, r4
  404466:	f004 fbc9 	bl	408bfc <__aeabi_dcmpun>
  40446a:	2800      	cmp	r0, #0
  40446c:	f040 8286 	bne.w	40497c <_svfprintf_r+0x1360>
  404470:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404472:	3301      	adds	r3, #1
  404474:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404476:	f023 0320 	bic.w	r3, r3, #32
  40447a:	930e      	str	r3, [sp, #56]	; 0x38
  40447c:	f000 81e2 	beq.w	404844 <_svfprintf_r+0x1228>
  404480:	2b47      	cmp	r3, #71	; 0x47
  404482:	f000 811e 	beq.w	4046c2 <_svfprintf_r+0x10a6>
  404486:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  40448a:	9307      	str	r3, [sp, #28]
  40448c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40448e:	1e1f      	subs	r7, r3, #0
  404490:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404492:	9308      	str	r3, [sp, #32]
  404494:	bfbb      	ittet	lt
  404496:	463b      	movlt	r3, r7
  404498:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  40449c:	2300      	movge	r3, #0
  40449e:	232d      	movlt	r3, #45	; 0x2d
  4044a0:	9310      	str	r3, [sp, #64]	; 0x40
  4044a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4044a4:	2b66      	cmp	r3, #102	; 0x66
  4044a6:	f000 81bb 	beq.w	404820 <_svfprintf_r+0x1204>
  4044aa:	2b46      	cmp	r3, #70	; 0x46
  4044ac:	f000 80df 	beq.w	40466e <_svfprintf_r+0x1052>
  4044b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4044b2:	9a08      	ldr	r2, [sp, #32]
  4044b4:	2b45      	cmp	r3, #69	; 0x45
  4044b6:	bf0c      	ite	eq
  4044b8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  4044ba:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4044bc:	a823      	add	r0, sp, #140	; 0x8c
  4044be:	a920      	add	r1, sp, #128	; 0x80
  4044c0:	bf08      	it	eq
  4044c2:	1c5d      	addeq	r5, r3, #1
  4044c4:	9004      	str	r0, [sp, #16]
  4044c6:	9103      	str	r1, [sp, #12]
  4044c8:	a81f      	add	r0, sp, #124	; 0x7c
  4044ca:	2102      	movs	r1, #2
  4044cc:	463b      	mov	r3, r7
  4044ce:	9002      	str	r0, [sp, #8]
  4044d0:	9501      	str	r5, [sp, #4]
  4044d2:	9100      	str	r1, [sp, #0]
  4044d4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4044d6:	f001 faa3 	bl	405a20 <_dtoa_r>
  4044da:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4044dc:	2b67      	cmp	r3, #103	; 0x67
  4044de:	4606      	mov	r6, r0
  4044e0:	f040 81e0 	bne.w	4048a4 <_svfprintf_r+0x1288>
  4044e4:	f01b 0f01 	tst.w	fp, #1
  4044e8:	f000 8246 	beq.w	404978 <_svfprintf_r+0x135c>
  4044ec:	1974      	adds	r4, r6, r5
  4044ee:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4044f0:	9808      	ldr	r0, [sp, #32]
  4044f2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4044f4:	4639      	mov	r1, r7
  4044f6:	f004 fb4f 	bl	408b98 <__aeabi_dcmpeq>
  4044fa:	2800      	cmp	r0, #0
  4044fc:	f040 8165 	bne.w	4047ca <_svfprintf_r+0x11ae>
  404500:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404502:	42a3      	cmp	r3, r4
  404504:	d206      	bcs.n	404514 <_svfprintf_r+0xef8>
  404506:	2130      	movs	r1, #48	; 0x30
  404508:	1c5a      	adds	r2, r3, #1
  40450a:	9223      	str	r2, [sp, #140]	; 0x8c
  40450c:	7019      	strb	r1, [r3, #0]
  40450e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404510:	429c      	cmp	r4, r3
  404512:	d8f9      	bhi.n	404508 <_svfprintf_r+0xeec>
  404514:	1b9b      	subs	r3, r3, r6
  404516:	9313      	str	r3, [sp, #76]	; 0x4c
  404518:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40451a:	2b47      	cmp	r3, #71	; 0x47
  40451c:	f000 80e9 	beq.w	4046f2 <_svfprintf_r+0x10d6>
  404520:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404522:	2b65      	cmp	r3, #101	; 0x65
  404524:	f340 81cd 	ble.w	4048c2 <_svfprintf_r+0x12a6>
  404528:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40452a:	2b66      	cmp	r3, #102	; 0x66
  40452c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40452e:	9312      	str	r3, [sp, #72]	; 0x48
  404530:	f000 819e 	beq.w	404870 <_svfprintf_r+0x1254>
  404534:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404536:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404538:	4619      	mov	r1, r3
  40453a:	4291      	cmp	r1, r2
  40453c:	f300 818a 	bgt.w	404854 <_svfprintf_r+0x1238>
  404540:	f01b 0f01 	tst.w	fp, #1
  404544:	f040 8213 	bne.w	40496e <_svfprintf_r+0x1352>
  404548:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40454c:	9308      	str	r3, [sp, #32]
  40454e:	2367      	movs	r3, #103	; 0x67
  404550:	920e      	str	r2, [sp, #56]	; 0x38
  404552:	9311      	str	r3, [sp, #68]	; 0x44
  404554:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404556:	2b00      	cmp	r3, #0
  404558:	f040 80c4 	bne.w	4046e4 <_svfprintf_r+0x10c8>
  40455c:	930a      	str	r3, [sp, #40]	; 0x28
  40455e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404562:	f7ff b973 	b.w	40384c <_svfprintf_r+0x230>
  404566:	4635      	mov	r5, r6
  404568:	460c      	mov	r4, r1
  40456a:	4646      	mov	r6, r8
  40456c:	4690      	mov	r8, r2
  40456e:	3301      	adds	r3, #1
  404570:	443c      	add	r4, r7
  404572:	2b07      	cmp	r3, #7
  404574:	9427      	str	r4, [sp, #156]	; 0x9c
  404576:	9326      	str	r3, [sp, #152]	; 0x98
  404578:	e888 00a0 	stmia.w	r8, {r5, r7}
  40457c:	f73f aed1 	bgt.w	404322 <_svfprintf_r+0xd06>
  404580:	f108 0808 	add.w	r8, r8, #8
  404584:	e6d7      	b.n	404336 <_svfprintf_r+0xd1a>
  404586:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404588:	6813      	ldr	r3, [r2, #0]
  40458a:	3204      	adds	r2, #4
  40458c:	920f      	str	r2, [sp, #60]	; 0x3c
  40458e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404590:	601a      	str	r2, [r3, #0]
  404592:	f7ff b86a 	b.w	40366a <_svfprintf_r+0x4e>
  404596:	aa25      	add	r2, sp, #148	; 0x94
  404598:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40459a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40459c:	f003 fc60 	bl	407e60 <__ssprint_r>
  4045a0:	2800      	cmp	r0, #0
  4045a2:	f47f a90d 	bne.w	4037c0 <_svfprintf_r+0x1a4>
  4045a6:	46c8      	mov	r8, r9
  4045a8:	e48d      	b.n	403ec6 <_svfprintf_r+0x8aa>
  4045aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4045ac:	4a27      	ldr	r2, [pc, #156]	; (40464c <_svfprintf_r+0x1030>)
  4045ae:	f8c8 2000 	str.w	r2, [r8]
  4045b2:	3301      	adds	r3, #1
  4045b4:	3401      	adds	r4, #1
  4045b6:	2201      	movs	r2, #1
  4045b8:	2b07      	cmp	r3, #7
  4045ba:	9427      	str	r4, [sp, #156]	; 0x9c
  4045bc:	9326      	str	r3, [sp, #152]	; 0x98
  4045be:	f8c8 2004 	str.w	r2, [r8, #4]
  4045c2:	dc72      	bgt.n	4046aa <_svfprintf_r+0x108e>
  4045c4:	f108 0808 	add.w	r8, r8, #8
  4045c8:	b929      	cbnz	r1, 4045d6 <_svfprintf_r+0xfba>
  4045ca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4045cc:	b91b      	cbnz	r3, 4045d6 <_svfprintf_r+0xfba>
  4045ce:	9b07      	ldr	r3, [sp, #28]
  4045d0:	07d8      	lsls	r0, r3, #31
  4045d2:	f57f aa03 	bpl.w	4039dc <_svfprintf_r+0x3c0>
  4045d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4045d8:	9819      	ldr	r0, [sp, #100]	; 0x64
  4045da:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4045dc:	f8c8 2000 	str.w	r2, [r8]
  4045e0:	3301      	adds	r3, #1
  4045e2:	4602      	mov	r2, r0
  4045e4:	4422      	add	r2, r4
  4045e6:	2b07      	cmp	r3, #7
  4045e8:	9227      	str	r2, [sp, #156]	; 0x9c
  4045ea:	f8c8 0004 	str.w	r0, [r8, #4]
  4045ee:	9326      	str	r3, [sp, #152]	; 0x98
  4045f0:	f300 818d 	bgt.w	40490e <_svfprintf_r+0x12f2>
  4045f4:	f108 0808 	add.w	r8, r8, #8
  4045f8:	2900      	cmp	r1, #0
  4045fa:	f2c0 8165 	blt.w	4048c8 <_svfprintf_r+0x12ac>
  4045fe:	9913      	ldr	r1, [sp, #76]	; 0x4c
  404600:	f8c8 6000 	str.w	r6, [r8]
  404604:	3301      	adds	r3, #1
  404606:	188c      	adds	r4, r1, r2
  404608:	2b07      	cmp	r3, #7
  40460a:	9427      	str	r4, [sp, #156]	; 0x9c
  40460c:	9326      	str	r3, [sp, #152]	; 0x98
  40460e:	f8c8 1004 	str.w	r1, [r8, #4]
  404612:	f77f a9e1 	ble.w	4039d8 <_svfprintf_r+0x3bc>
  404616:	e52c      	b.n	404072 <_svfprintf_r+0xa56>
  404618:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40461a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40461c:	6813      	ldr	r3, [r2, #0]
  40461e:	17cd      	asrs	r5, r1, #31
  404620:	4608      	mov	r0, r1
  404622:	3204      	adds	r2, #4
  404624:	4629      	mov	r1, r5
  404626:	920f      	str	r2, [sp, #60]	; 0x3c
  404628:	e9c3 0100 	strd	r0, r1, [r3]
  40462c:	f7ff b81d 	b.w	40366a <_svfprintf_r+0x4e>
  404630:	aa25      	add	r2, sp, #148	; 0x94
  404632:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404634:	980c      	ldr	r0, [sp, #48]	; 0x30
  404636:	f003 fc13 	bl	407e60 <__ssprint_r>
  40463a:	2800      	cmp	r0, #0
  40463c:	f47f a8c0 	bne.w	4037c0 <_svfprintf_r+0x1a4>
  404640:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404642:	46c8      	mov	r8, r9
  404644:	e458      	b.n	403ef8 <_svfprintf_r+0x8dc>
  404646:	bf00      	nop
  404648:	00408fd8 	.word	0x00408fd8
  40464c:	00408fc4 	.word	0x00408fc4
  404650:	2140      	movs	r1, #64	; 0x40
  404652:	980c      	ldr	r0, [sp, #48]	; 0x30
  404654:	f7fe fabc 	bl	402bd0 <_malloc_r>
  404658:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40465a:	6010      	str	r0, [r2, #0]
  40465c:	6110      	str	r0, [r2, #16]
  40465e:	2800      	cmp	r0, #0
  404660:	f000 81f2 	beq.w	404a48 <_svfprintf_r+0x142c>
  404664:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404666:	2340      	movs	r3, #64	; 0x40
  404668:	6153      	str	r3, [r2, #20]
  40466a:	f7fe bfee 	b.w	40364a <_svfprintf_r+0x2e>
  40466e:	a823      	add	r0, sp, #140	; 0x8c
  404670:	a920      	add	r1, sp, #128	; 0x80
  404672:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404674:	9004      	str	r0, [sp, #16]
  404676:	9103      	str	r1, [sp, #12]
  404678:	a81f      	add	r0, sp, #124	; 0x7c
  40467a:	2103      	movs	r1, #3
  40467c:	9002      	str	r0, [sp, #8]
  40467e:	9a08      	ldr	r2, [sp, #32]
  404680:	9401      	str	r4, [sp, #4]
  404682:	463b      	mov	r3, r7
  404684:	9100      	str	r1, [sp, #0]
  404686:	980c      	ldr	r0, [sp, #48]	; 0x30
  404688:	f001 f9ca 	bl	405a20 <_dtoa_r>
  40468c:	4625      	mov	r5, r4
  40468e:	4606      	mov	r6, r0
  404690:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404692:	2b46      	cmp	r3, #70	; 0x46
  404694:	eb06 0405 	add.w	r4, r6, r5
  404698:	f47f af29 	bne.w	4044ee <_svfprintf_r+0xed2>
  40469c:	7833      	ldrb	r3, [r6, #0]
  40469e:	2b30      	cmp	r3, #48	; 0x30
  4046a0:	f000 8178 	beq.w	404994 <_svfprintf_r+0x1378>
  4046a4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4046a6:	442c      	add	r4, r5
  4046a8:	e721      	b.n	4044ee <_svfprintf_r+0xed2>
  4046aa:	aa25      	add	r2, sp, #148	; 0x94
  4046ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4046ae:	980c      	ldr	r0, [sp, #48]	; 0x30
  4046b0:	f003 fbd6 	bl	407e60 <__ssprint_r>
  4046b4:	2800      	cmp	r0, #0
  4046b6:	f47f a883 	bne.w	4037c0 <_svfprintf_r+0x1a4>
  4046ba:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4046bc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4046be:	46c8      	mov	r8, r9
  4046c0:	e782      	b.n	4045c8 <_svfprintf_r+0xfac>
  4046c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4046c4:	2b00      	cmp	r3, #0
  4046c6:	bf08      	it	eq
  4046c8:	2301      	moveq	r3, #1
  4046ca:	930a      	str	r3, [sp, #40]	; 0x28
  4046cc:	e6db      	b.n	404486 <_svfprintf_r+0xe6a>
  4046ce:	4630      	mov	r0, r6
  4046d0:	940a      	str	r4, [sp, #40]	; 0x28
  4046d2:	f7fe ff35 	bl	403540 <strlen>
  4046d6:	950f      	str	r5, [sp, #60]	; 0x3c
  4046d8:	900e      	str	r0, [sp, #56]	; 0x38
  4046da:	f8cd b01c 	str.w	fp, [sp, #28]
  4046de:	4603      	mov	r3, r0
  4046e0:	f7ff b9f9 	b.w	403ad6 <_svfprintf_r+0x4ba>
  4046e4:	272d      	movs	r7, #45	; 0x2d
  4046e6:	2300      	movs	r3, #0
  4046e8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4046ec:	930a      	str	r3, [sp, #40]	; 0x28
  4046ee:	f7ff b8ae 	b.w	40384e <_svfprintf_r+0x232>
  4046f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4046f4:	9312      	str	r3, [sp, #72]	; 0x48
  4046f6:	461a      	mov	r2, r3
  4046f8:	3303      	adds	r3, #3
  4046fa:	db04      	blt.n	404706 <_svfprintf_r+0x10ea>
  4046fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4046fe:	4619      	mov	r1, r3
  404700:	4291      	cmp	r1, r2
  404702:	f6bf af17 	bge.w	404534 <_svfprintf_r+0xf18>
  404706:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404708:	3b02      	subs	r3, #2
  40470a:	9311      	str	r3, [sp, #68]	; 0x44
  40470c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  404710:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  404714:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404716:	3b01      	subs	r3, #1
  404718:	2b00      	cmp	r3, #0
  40471a:	931f      	str	r3, [sp, #124]	; 0x7c
  40471c:	bfbd      	ittte	lt
  40471e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  404720:	f1c3 0301 	rsblt	r3, r3, #1
  404724:	222d      	movlt	r2, #45	; 0x2d
  404726:	222b      	movge	r2, #43	; 0x2b
  404728:	2b09      	cmp	r3, #9
  40472a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40472e:	f340 8116 	ble.w	40495e <_svfprintf_r+0x1342>
  404732:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  404736:	4620      	mov	r0, r4
  404738:	4dab      	ldr	r5, [pc, #684]	; (4049e8 <_svfprintf_r+0x13cc>)
  40473a:	e000      	b.n	40473e <_svfprintf_r+0x1122>
  40473c:	4610      	mov	r0, r2
  40473e:	fb85 1203 	smull	r1, r2, r5, r3
  404742:	17d9      	asrs	r1, r3, #31
  404744:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  404748:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40474c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  404750:	3230      	adds	r2, #48	; 0x30
  404752:	2909      	cmp	r1, #9
  404754:	f800 2c01 	strb.w	r2, [r0, #-1]
  404758:	460b      	mov	r3, r1
  40475a:	f100 32ff 	add.w	r2, r0, #4294967295
  40475e:	dced      	bgt.n	40473c <_svfprintf_r+0x1120>
  404760:	3330      	adds	r3, #48	; 0x30
  404762:	3802      	subs	r0, #2
  404764:	b2d9      	uxtb	r1, r3
  404766:	4284      	cmp	r4, r0
  404768:	f802 1c01 	strb.w	r1, [r2, #-1]
  40476c:	f240 8165 	bls.w	404a3a <_svfprintf_r+0x141e>
  404770:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  404774:	4613      	mov	r3, r2
  404776:	e001      	b.n	40477c <_svfprintf_r+0x1160>
  404778:	f813 1b01 	ldrb.w	r1, [r3], #1
  40477c:	f800 1b01 	strb.w	r1, [r0], #1
  404780:	42a3      	cmp	r3, r4
  404782:	d1f9      	bne.n	404778 <_svfprintf_r+0x115c>
  404784:	3301      	adds	r3, #1
  404786:	1a9b      	subs	r3, r3, r2
  404788:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  40478c:	4413      	add	r3, r2
  40478e:	aa21      	add	r2, sp, #132	; 0x84
  404790:	1a9b      	subs	r3, r3, r2
  404792:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404794:	931b      	str	r3, [sp, #108]	; 0x6c
  404796:	2a01      	cmp	r2, #1
  404798:	4413      	add	r3, r2
  40479a:	930e      	str	r3, [sp, #56]	; 0x38
  40479c:	f340 8119 	ble.w	4049d2 <_svfprintf_r+0x13b6>
  4047a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4047a2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4047a4:	4413      	add	r3, r2
  4047a6:	930e      	str	r3, [sp, #56]	; 0x38
  4047a8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4047ac:	9308      	str	r3, [sp, #32]
  4047ae:	2300      	movs	r3, #0
  4047b0:	9312      	str	r3, [sp, #72]	; 0x48
  4047b2:	e6cf      	b.n	404554 <_svfprintf_r+0xf38>
  4047b4:	aa25      	add	r2, sp, #148	; 0x94
  4047b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4047b8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4047ba:	f003 fb51 	bl	407e60 <__ssprint_r>
  4047be:	2800      	cmp	r0, #0
  4047c0:	f47e affe 	bne.w	4037c0 <_svfprintf_r+0x1a4>
  4047c4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4047c6:	46c8      	mov	r8, r9
  4047c8:	e4d7      	b.n	40417a <_svfprintf_r+0xb5e>
  4047ca:	4623      	mov	r3, r4
  4047cc:	e6a2      	b.n	404514 <_svfprintf_r+0xef8>
  4047ce:	aa25      	add	r2, sp, #148	; 0x94
  4047d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4047d2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4047d4:	f003 fb44 	bl	407e60 <__ssprint_r>
  4047d8:	2800      	cmp	r0, #0
  4047da:	f47e aff1 	bne.w	4037c0 <_svfprintf_r+0x1a4>
  4047de:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4047e0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4047e2:	46c8      	mov	r8, r9
  4047e4:	e5ae      	b.n	404344 <_svfprintf_r+0xd28>
  4047e6:	aa25      	add	r2, sp, #148	; 0x94
  4047e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4047ea:	980c      	ldr	r0, [sp, #48]	; 0x30
  4047ec:	f003 fb38 	bl	407e60 <__ssprint_r>
  4047f0:	2800      	cmp	r0, #0
  4047f2:	f47e afe5 	bne.w	4037c0 <_svfprintf_r+0x1a4>
  4047f6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4047f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4047fa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4047fc:	1a9a      	subs	r2, r3, r2
  4047fe:	46c8      	mov	r8, r9
  404800:	e5b8      	b.n	404374 <_svfprintf_r+0xd58>
  404802:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404804:	9612      	str	r6, [sp, #72]	; 0x48
  404806:	2b06      	cmp	r3, #6
  404808:	bf28      	it	cs
  40480a:	2306      	movcs	r3, #6
  40480c:	960a      	str	r6, [sp, #40]	; 0x28
  40480e:	4637      	mov	r7, r6
  404810:	9308      	str	r3, [sp, #32]
  404812:	950f      	str	r5, [sp, #60]	; 0x3c
  404814:	f8cd b01c 	str.w	fp, [sp, #28]
  404818:	930e      	str	r3, [sp, #56]	; 0x38
  40481a:	4e74      	ldr	r6, [pc, #464]	; (4049ec <_svfprintf_r+0x13d0>)
  40481c:	f7ff b816 	b.w	40384c <_svfprintf_r+0x230>
  404820:	a823      	add	r0, sp, #140	; 0x8c
  404822:	a920      	add	r1, sp, #128	; 0x80
  404824:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404826:	9004      	str	r0, [sp, #16]
  404828:	9103      	str	r1, [sp, #12]
  40482a:	a81f      	add	r0, sp, #124	; 0x7c
  40482c:	2103      	movs	r1, #3
  40482e:	9002      	str	r0, [sp, #8]
  404830:	9a08      	ldr	r2, [sp, #32]
  404832:	9501      	str	r5, [sp, #4]
  404834:	463b      	mov	r3, r7
  404836:	9100      	str	r1, [sp, #0]
  404838:	980c      	ldr	r0, [sp, #48]	; 0x30
  40483a:	f001 f8f1 	bl	405a20 <_dtoa_r>
  40483e:	4606      	mov	r6, r0
  404840:	1944      	adds	r4, r0, r5
  404842:	e72b      	b.n	40469c <_svfprintf_r+0x1080>
  404844:	2306      	movs	r3, #6
  404846:	930a      	str	r3, [sp, #40]	; 0x28
  404848:	e61d      	b.n	404486 <_svfprintf_r+0xe6a>
  40484a:	272d      	movs	r7, #45	; 0x2d
  40484c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404850:	f7ff bacd 	b.w	403dee <_svfprintf_r+0x7d2>
  404854:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404856:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404858:	4413      	add	r3, r2
  40485a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40485c:	930e      	str	r3, [sp, #56]	; 0x38
  40485e:	2a00      	cmp	r2, #0
  404860:	f340 80b0 	ble.w	4049c4 <_svfprintf_r+0x13a8>
  404864:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404868:	9308      	str	r3, [sp, #32]
  40486a:	2367      	movs	r3, #103	; 0x67
  40486c:	9311      	str	r3, [sp, #68]	; 0x44
  40486e:	e671      	b.n	404554 <_svfprintf_r+0xf38>
  404870:	2b00      	cmp	r3, #0
  404872:	f340 80c3 	ble.w	4049fc <_svfprintf_r+0x13e0>
  404876:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404878:	2a00      	cmp	r2, #0
  40487a:	f040 8099 	bne.w	4049b0 <_svfprintf_r+0x1394>
  40487e:	f01b 0f01 	tst.w	fp, #1
  404882:	f040 8095 	bne.w	4049b0 <_svfprintf_r+0x1394>
  404886:	9308      	str	r3, [sp, #32]
  404888:	930e      	str	r3, [sp, #56]	; 0x38
  40488a:	e663      	b.n	404554 <_svfprintf_r+0xf38>
  40488c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40488e:	9308      	str	r3, [sp, #32]
  404890:	930e      	str	r3, [sp, #56]	; 0x38
  404892:	900a      	str	r0, [sp, #40]	; 0x28
  404894:	950f      	str	r5, [sp, #60]	; 0x3c
  404896:	f8cd b01c 	str.w	fp, [sp, #28]
  40489a:	9012      	str	r0, [sp, #72]	; 0x48
  40489c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4048a0:	f7fe bfd4 	b.w	40384c <_svfprintf_r+0x230>
  4048a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4048a6:	2b47      	cmp	r3, #71	; 0x47
  4048a8:	f47f ae20 	bne.w	4044ec <_svfprintf_r+0xed0>
  4048ac:	f01b 0f01 	tst.w	fp, #1
  4048b0:	f47f aeee 	bne.w	404690 <_svfprintf_r+0x1074>
  4048b4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4048b6:	1b9b      	subs	r3, r3, r6
  4048b8:	9313      	str	r3, [sp, #76]	; 0x4c
  4048ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4048bc:	2b47      	cmp	r3, #71	; 0x47
  4048be:	f43f af18 	beq.w	4046f2 <_svfprintf_r+0x10d6>
  4048c2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4048c4:	9312      	str	r3, [sp, #72]	; 0x48
  4048c6:	e721      	b.n	40470c <_svfprintf_r+0x10f0>
  4048c8:	424f      	negs	r7, r1
  4048ca:	3110      	adds	r1, #16
  4048cc:	4d48      	ldr	r5, [pc, #288]	; (4049f0 <_svfprintf_r+0x13d4>)
  4048ce:	da2f      	bge.n	404930 <_svfprintf_r+0x1314>
  4048d0:	2410      	movs	r4, #16
  4048d2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4048d6:	e004      	b.n	4048e2 <_svfprintf_r+0x12c6>
  4048d8:	f108 0808 	add.w	r8, r8, #8
  4048dc:	3f10      	subs	r7, #16
  4048de:	2f10      	cmp	r7, #16
  4048e0:	dd26      	ble.n	404930 <_svfprintf_r+0x1314>
  4048e2:	3301      	adds	r3, #1
  4048e4:	3210      	adds	r2, #16
  4048e6:	2b07      	cmp	r3, #7
  4048e8:	9227      	str	r2, [sp, #156]	; 0x9c
  4048ea:	9326      	str	r3, [sp, #152]	; 0x98
  4048ec:	f8c8 5000 	str.w	r5, [r8]
  4048f0:	f8c8 4004 	str.w	r4, [r8, #4]
  4048f4:	ddf0      	ble.n	4048d8 <_svfprintf_r+0x12bc>
  4048f6:	aa25      	add	r2, sp, #148	; 0x94
  4048f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4048fa:	4658      	mov	r0, fp
  4048fc:	f003 fab0 	bl	407e60 <__ssprint_r>
  404900:	2800      	cmp	r0, #0
  404902:	f47e af5d 	bne.w	4037c0 <_svfprintf_r+0x1a4>
  404906:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404908:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40490a:	46c8      	mov	r8, r9
  40490c:	e7e6      	b.n	4048dc <_svfprintf_r+0x12c0>
  40490e:	aa25      	add	r2, sp, #148	; 0x94
  404910:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404912:	980c      	ldr	r0, [sp, #48]	; 0x30
  404914:	f003 faa4 	bl	407e60 <__ssprint_r>
  404918:	2800      	cmp	r0, #0
  40491a:	f47e af51 	bne.w	4037c0 <_svfprintf_r+0x1a4>
  40491e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404920:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404922:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404924:	46c8      	mov	r8, r9
  404926:	e667      	b.n	4045f8 <_svfprintf_r+0xfdc>
  404928:	2000      	movs	r0, #0
  40492a:	900a      	str	r0, [sp, #40]	; 0x28
  40492c:	f7fe bed0 	b.w	4036d0 <_svfprintf_r+0xb4>
  404930:	3301      	adds	r3, #1
  404932:	443a      	add	r2, r7
  404934:	2b07      	cmp	r3, #7
  404936:	e888 00a0 	stmia.w	r8, {r5, r7}
  40493a:	9227      	str	r2, [sp, #156]	; 0x9c
  40493c:	9326      	str	r3, [sp, #152]	; 0x98
  40493e:	f108 0808 	add.w	r8, r8, #8
  404942:	f77f ae5c 	ble.w	4045fe <_svfprintf_r+0xfe2>
  404946:	aa25      	add	r2, sp, #148	; 0x94
  404948:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40494a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40494c:	f003 fa88 	bl	407e60 <__ssprint_r>
  404950:	2800      	cmp	r0, #0
  404952:	f47e af35 	bne.w	4037c0 <_svfprintf_r+0x1a4>
  404956:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404958:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40495a:	46c8      	mov	r8, r9
  40495c:	e64f      	b.n	4045fe <_svfprintf_r+0xfe2>
  40495e:	3330      	adds	r3, #48	; 0x30
  404960:	2230      	movs	r2, #48	; 0x30
  404962:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  404966:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40496a:	ab22      	add	r3, sp, #136	; 0x88
  40496c:	e70f      	b.n	40478e <_svfprintf_r+0x1172>
  40496e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404970:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404972:	4413      	add	r3, r2
  404974:	930e      	str	r3, [sp, #56]	; 0x38
  404976:	e775      	b.n	404864 <_svfprintf_r+0x1248>
  404978:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40497a:	e5cb      	b.n	404514 <_svfprintf_r+0xef8>
  40497c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40497e:	4e1d      	ldr	r6, [pc, #116]	; (4049f4 <_svfprintf_r+0x13d8>)
  404980:	2b00      	cmp	r3, #0
  404982:	bfb6      	itet	lt
  404984:	272d      	movlt	r7, #45	; 0x2d
  404986:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40498a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40498e:	4b1a      	ldr	r3, [pc, #104]	; (4049f8 <_svfprintf_r+0x13dc>)
  404990:	f7ff ba2f 	b.w	403df2 <_svfprintf_r+0x7d6>
  404994:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404996:	9808      	ldr	r0, [sp, #32]
  404998:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40499a:	4639      	mov	r1, r7
  40499c:	f004 f8fc 	bl	408b98 <__aeabi_dcmpeq>
  4049a0:	2800      	cmp	r0, #0
  4049a2:	f47f ae7f 	bne.w	4046a4 <_svfprintf_r+0x1088>
  4049a6:	f1c5 0501 	rsb	r5, r5, #1
  4049aa:	951f      	str	r5, [sp, #124]	; 0x7c
  4049ac:	442c      	add	r4, r5
  4049ae:	e59e      	b.n	4044ee <_svfprintf_r+0xed2>
  4049b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4049b2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4049b4:	4413      	add	r3, r2
  4049b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4049b8:	441a      	add	r2, r3
  4049ba:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4049be:	920e      	str	r2, [sp, #56]	; 0x38
  4049c0:	9308      	str	r3, [sp, #32]
  4049c2:	e5c7      	b.n	404554 <_svfprintf_r+0xf38>
  4049c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4049c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4049c8:	f1c3 0301 	rsb	r3, r3, #1
  4049cc:	441a      	add	r2, r3
  4049ce:	4613      	mov	r3, r2
  4049d0:	e7d0      	b.n	404974 <_svfprintf_r+0x1358>
  4049d2:	f01b 0301 	ands.w	r3, fp, #1
  4049d6:	9312      	str	r3, [sp, #72]	; 0x48
  4049d8:	f47f aee2 	bne.w	4047a0 <_svfprintf_r+0x1184>
  4049dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4049de:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4049e2:	9308      	str	r3, [sp, #32]
  4049e4:	e5b6      	b.n	404554 <_svfprintf_r+0xf38>
  4049e6:	bf00      	nop
  4049e8:	66666667 	.word	0x66666667
  4049ec:	00408fbc 	.word	0x00408fbc
  4049f0:	00408fd8 	.word	0x00408fd8
  4049f4:	00408f90 	.word	0x00408f90
  4049f8:	00408f8c 	.word	0x00408f8c
  4049fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4049fe:	b913      	cbnz	r3, 404a06 <_svfprintf_r+0x13ea>
  404a00:	f01b 0f01 	tst.w	fp, #1
  404a04:	d002      	beq.n	404a0c <_svfprintf_r+0x13f0>
  404a06:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404a08:	3301      	adds	r3, #1
  404a0a:	e7d4      	b.n	4049b6 <_svfprintf_r+0x139a>
  404a0c:	2301      	movs	r3, #1
  404a0e:	e73a      	b.n	404886 <_svfprintf_r+0x126a>
  404a10:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404a12:	f89a 3001 	ldrb.w	r3, [sl, #1]
  404a16:	6828      	ldr	r0, [r5, #0]
  404a18:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  404a1c:	900a      	str	r0, [sp, #40]	; 0x28
  404a1e:	4628      	mov	r0, r5
  404a20:	3004      	adds	r0, #4
  404a22:	46a2      	mov	sl, r4
  404a24:	900f      	str	r0, [sp, #60]	; 0x3c
  404a26:	f7fe be51 	b.w	4036cc <_svfprintf_r+0xb0>
  404a2a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404a2e:	f7ff b867 	b.w	403b00 <_svfprintf_r+0x4e4>
  404a32:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404a36:	f7ff ba15 	b.w	403e64 <_svfprintf_r+0x848>
  404a3a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  404a3e:	e6a6      	b.n	40478e <_svfprintf_r+0x1172>
  404a40:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404a44:	f7ff b8eb 	b.w	403c1e <_svfprintf_r+0x602>
  404a48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404a4a:	230c      	movs	r3, #12
  404a4c:	6013      	str	r3, [r2, #0]
  404a4e:	f04f 33ff 	mov.w	r3, #4294967295
  404a52:	9309      	str	r3, [sp, #36]	; 0x24
  404a54:	f7fe bebd 	b.w	4037d2 <_svfprintf_r+0x1b6>
  404a58:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404a5c:	f7ff b99a 	b.w	403d94 <_svfprintf_r+0x778>
  404a60:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404a64:	f7ff b976 	b.w	403d54 <_svfprintf_r+0x738>
  404a68:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404a6c:	f7ff b959 	b.w	403d22 <_svfprintf_r+0x706>
  404a70:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404a74:	f7ff b912 	b.w	403c9c <_svfprintf_r+0x680>

00404a78 <__sprint_r.part.0>:
  404a78:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404a7c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  404a7e:	049c      	lsls	r4, r3, #18
  404a80:	4693      	mov	fp, r2
  404a82:	d52f      	bpl.n	404ae4 <__sprint_r.part.0+0x6c>
  404a84:	6893      	ldr	r3, [r2, #8]
  404a86:	6812      	ldr	r2, [r2, #0]
  404a88:	b353      	cbz	r3, 404ae0 <__sprint_r.part.0+0x68>
  404a8a:	460e      	mov	r6, r1
  404a8c:	4607      	mov	r7, r0
  404a8e:	f102 0908 	add.w	r9, r2, #8
  404a92:	e919 0420 	ldmdb	r9, {r5, sl}
  404a96:	ea5f 089a 	movs.w	r8, sl, lsr #2
  404a9a:	d017      	beq.n	404acc <__sprint_r.part.0+0x54>
  404a9c:	3d04      	subs	r5, #4
  404a9e:	2400      	movs	r4, #0
  404aa0:	e001      	b.n	404aa6 <__sprint_r.part.0+0x2e>
  404aa2:	45a0      	cmp	r8, r4
  404aa4:	d010      	beq.n	404ac8 <__sprint_r.part.0+0x50>
  404aa6:	4632      	mov	r2, r6
  404aa8:	f855 1f04 	ldr.w	r1, [r5, #4]!
  404aac:	4638      	mov	r0, r7
  404aae:	f002 f87b 	bl	406ba8 <_fputwc_r>
  404ab2:	1c43      	adds	r3, r0, #1
  404ab4:	f104 0401 	add.w	r4, r4, #1
  404ab8:	d1f3      	bne.n	404aa2 <__sprint_r.part.0+0x2a>
  404aba:	2300      	movs	r3, #0
  404abc:	f8cb 3008 	str.w	r3, [fp, #8]
  404ac0:	f8cb 3004 	str.w	r3, [fp, #4]
  404ac4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404ac8:	f8db 3008 	ldr.w	r3, [fp, #8]
  404acc:	f02a 0a03 	bic.w	sl, sl, #3
  404ad0:	eba3 030a 	sub.w	r3, r3, sl
  404ad4:	f8cb 3008 	str.w	r3, [fp, #8]
  404ad8:	f109 0908 	add.w	r9, r9, #8
  404adc:	2b00      	cmp	r3, #0
  404ade:	d1d8      	bne.n	404a92 <__sprint_r.part.0+0x1a>
  404ae0:	2000      	movs	r0, #0
  404ae2:	e7ea      	b.n	404aba <__sprint_r.part.0+0x42>
  404ae4:	f002 f9ca 	bl	406e7c <__sfvwrite_r>
  404ae8:	2300      	movs	r3, #0
  404aea:	f8cb 3008 	str.w	r3, [fp, #8]
  404aee:	f8cb 3004 	str.w	r3, [fp, #4]
  404af2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404af6:	bf00      	nop

00404af8 <_vfiprintf_r>:
  404af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404afc:	b0ad      	sub	sp, #180	; 0xb4
  404afe:	461d      	mov	r5, r3
  404b00:	468b      	mov	fp, r1
  404b02:	4690      	mov	r8, r2
  404b04:	9307      	str	r3, [sp, #28]
  404b06:	9006      	str	r0, [sp, #24]
  404b08:	b118      	cbz	r0, 404b12 <_vfiprintf_r+0x1a>
  404b0a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404b0c:	2b00      	cmp	r3, #0
  404b0e:	f000 80f3 	beq.w	404cf8 <_vfiprintf_r+0x200>
  404b12:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404b16:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  404b1a:	07df      	lsls	r7, r3, #31
  404b1c:	b281      	uxth	r1, r0
  404b1e:	d402      	bmi.n	404b26 <_vfiprintf_r+0x2e>
  404b20:	058e      	lsls	r6, r1, #22
  404b22:	f140 80fc 	bpl.w	404d1e <_vfiprintf_r+0x226>
  404b26:	048c      	lsls	r4, r1, #18
  404b28:	d40a      	bmi.n	404b40 <_vfiprintf_r+0x48>
  404b2a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404b2e:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  404b32:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  404b36:	f8ab 100c 	strh.w	r1, [fp, #12]
  404b3a:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  404b3e:	b289      	uxth	r1, r1
  404b40:	0708      	lsls	r0, r1, #28
  404b42:	f140 80b3 	bpl.w	404cac <_vfiprintf_r+0x1b4>
  404b46:	f8db 3010 	ldr.w	r3, [fp, #16]
  404b4a:	2b00      	cmp	r3, #0
  404b4c:	f000 80ae 	beq.w	404cac <_vfiprintf_r+0x1b4>
  404b50:	f001 031a 	and.w	r3, r1, #26
  404b54:	2b0a      	cmp	r3, #10
  404b56:	f000 80b5 	beq.w	404cc4 <_vfiprintf_r+0x1cc>
  404b5a:	2300      	movs	r3, #0
  404b5c:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  404b60:	930b      	str	r3, [sp, #44]	; 0x2c
  404b62:	9311      	str	r3, [sp, #68]	; 0x44
  404b64:	9310      	str	r3, [sp, #64]	; 0x40
  404b66:	9303      	str	r3, [sp, #12]
  404b68:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  404b6c:	46ca      	mov	sl, r9
  404b6e:	f8cd b010 	str.w	fp, [sp, #16]
  404b72:	f898 3000 	ldrb.w	r3, [r8]
  404b76:	4644      	mov	r4, r8
  404b78:	b1fb      	cbz	r3, 404bba <_vfiprintf_r+0xc2>
  404b7a:	2b25      	cmp	r3, #37	; 0x25
  404b7c:	d102      	bne.n	404b84 <_vfiprintf_r+0x8c>
  404b7e:	e01c      	b.n	404bba <_vfiprintf_r+0xc2>
  404b80:	2b25      	cmp	r3, #37	; 0x25
  404b82:	d003      	beq.n	404b8c <_vfiprintf_r+0x94>
  404b84:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  404b88:	2b00      	cmp	r3, #0
  404b8a:	d1f9      	bne.n	404b80 <_vfiprintf_r+0x88>
  404b8c:	eba4 0508 	sub.w	r5, r4, r8
  404b90:	b19d      	cbz	r5, 404bba <_vfiprintf_r+0xc2>
  404b92:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404b94:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404b96:	f8ca 8000 	str.w	r8, [sl]
  404b9a:	3301      	adds	r3, #1
  404b9c:	442a      	add	r2, r5
  404b9e:	2b07      	cmp	r3, #7
  404ba0:	f8ca 5004 	str.w	r5, [sl, #4]
  404ba4:	9211      	str	r2, [sp, #68]	; 0x44
  404ba6:	9310      	str	r3, [sp, #64]	; 0x40
  404ba8:	dd7a      	ble.n	404ca0 <_vfiprintf_r+0x1a8>
  404baa:	2a00      	cmp	r2, #0
  404bac:	f040 84b0 	bne.w	405510 <_vfiprintf_r+0xa18>
  404bb0:	9b03      	ldr	r3, [sp, #12]
  404bb2:	9210      	str	r2, [sp, #64]	; 0x40
  404bb4:	442b      	add	r3, r5
  404bb6:	46ca      	mov	sl, r9
  404bb8:	9303      	str	r3, [sp, #12]
  404bba:	7823      	ldrb	r3, [r4, #0]
  404bbc:	2b00      	cmp	r3, #0
  404bbe:	f000 83e0 	beq.w	405382 <_vfiprintf_r+0x88a>
  404bc2:	2000      	movs	r0, #0
  404bc4:	f04f 0300 	mov.w	r3, #0
  404bc8:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  404bcc:	f104 0801 	add.w	r8, r4, #1
  404bd0:	7862      	ldrb	r2, [r4, #1]
  404bd2:	4605      	mov	r5, r0
  404bd4:	4606      	mov	r6, r0
  404bd6:	4603      	mov	r3, r0
  404bd8:	f04f 34ff 	mov.w	r4, #4294967295
  404bdc:	f108 0801 	add.w	r8, r8, #1
  404be0:	f1a2 0120 	sub.w	r1, r2, #32
  404be4:	2958      	cmp	r1, #88	; 0x58
  404be6:	f200 82de 	bhi.w	4051a6 <_vfiprintf_r+0x6ae>
  404bea:	e8df f011 	tbh	[pc, r1, lsl #1]
  404bee:	0221      	.short	0x0221
  404bf0:	02dc02dc 	.word	0x02dc02dc
  404bf4:	02dc0229 	.word	0x02dc0229
  404bf8:	02dc02dc 	.word	0x02dc02dc
  404bfc:	02dc02dc 	.word	0x02dc02dc
  404c00:	028902dc 	.word	0x028902dc
  404c04:	02dc0295 	.word	0x02dc0295
  404c08:	02bd00a2 	.word	0x02bd00a2
  404c0c:	019f02dc 	.word	0x019f02dc
  404c10:	01a401a4 	.word	0x01a401a4
  404c14:	01a401a4 	.word	0x01a401a4
  404c18:	01a401a4 	.word	0x01a401a4
  404c1c:	01a401a4 	.word	0x01a401a4
  404c20:	02dc01a4 	.word	0x02dc01a4
  404c24:	02dc02dc 	.word	0x02dc02dc
  404c28:	02dc02dc 	.word	0x02dc02dc
  404c2c:	02dc02dc 	.word	0x02dc02dc
  404c30:	02dc02dc 	.word	0x02dc02dc
  404c34:	01b202dc 	.word	0x01b202dc
  404c38:	02dc02dc 	.word	0x02dc02dc
  404c3c:	02dc02dc 	.word	0x02dc02dc
  404c40:	02dc02dc 	.word	0x02dc02dc
  404c44:	02dc02dc 	.word	0x02dc02dc
  404c48:	02dc02dc 	.word	0x02dc02dc
  404c4c:	02dc0197 	.word	0x02dc0197
  404c50:	02dc02dc 	.word	0x02dc02dc
  404c54:	02dc02dc 	.word	0x02dc02dc
  404c58:	02dc019b 	.word	0x02dc019b
  404c5c:	025302dc 	.word	0x025302dc
  404c60:	02dc02dc 	.word	0x02dc02dc
  404c64:	02dc02dc 	.word	0x02dc02dc
  404c68:	02dc02dc 	.word	0x02dc02dc
  404c6c:	02dc02dc 	.word	0x02dc02dc
  404c70:	02dc02dc 	.word	0x02dc02dc
  404c74:	021b025a 	.word	0x021b025a
  404c78:	02dc02dc 	.word	0x02dc02dc
  404c7c:	026e02dc 	.word	0x026e02dc
  404c80:	02dc021b 	.word	0x02dc021b
  404c84:	027302dc 	.word	0x027302dc
  404c88:	01f502dc 	.word	0x01f502dc
  404c8c:	02090182 	.word	0x02090182
  404c90:	02dc02d7 	.word	0x02dc02d7
  404c94:	02dc029a 	.word	0x02dc029a
  404c98:	02dc00a7 	.word	0x02dc00a7
  404c9c:	022e02dc 	.word	0x022e02dc
  404ca0:	f10a 0a08 	add.w	sl, sl, #8
  404ca4:	9b03      	ldr	r3, [sp, #12]
  404ca6:	442b      	add	r3, r5
  404ca8:	9303      	str	r3, [sp, #12]
  404caa:	e786      	b.n	404bba <_vfiprintf_r+0xc2>
  404cac:	4659      	mov	r1, fp
  404cae:	9806      	ldr	r0, [sp, #24]
  404cb0:	f000 fdac 	bl	40580c <__swsetup_r>
  404cb4:	bb18      	cbnz	r0, 404cfe <_vfiprintf_r+0x206>
  404cb6:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  404cba:	f001 031a 	and.w	r3, r1, #26
  404cbe:	2b0a      	cmp	r3, #10
  404cc0:	f47f af4b 	bne.w	404b5a <_vfiprintf_r+0x62>
  404cc4:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  404cc8:	2b00      	cmp	r3, #0
  404cca:	f6ff af46 	blt.w	404b5a <_vfiprintf_r+0x62>
  404cce:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404cd2:	07db      	lsls	r3, r3, #31
  404cd4:	d405      	bmi.n	404ce2 <_vfiprintf_r+0x1ea>
  404cd6:	058f      	lsls	r7, r1, #22
  404cd8:	d403      	bmi.n	404ce2 <_vfiprintf_r+0x1ea>
  404cda:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404cde:	f002 fa91 	bl	407204 <__retarget_lock_release_recursive>
  404ce2:	462b      	mov	r3, r5
  404ce4:	4642      	mov	r2, r8
  404ce6:	4659      	mov	r1, fp
  404ce8:	9806      	ldr	r0, [sp, #24]
  404cea:	f000 fd4d 	bl	405788 <__sbprintf>
  404cee:	9003      	str	r0, [sp, #12]
  404cf0:	9803      	ldr	r0, [sp, #12]
  404cf2:	b02d      	add	sp, #180	; 0xb4
  404cf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404cf8:	f001 feb4 	bl	406a64 <__sinit>
  404cfc:	e709      	b.n	404b12 <_vfiprintf_r+0x1a>
  404cfe:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404d02:	07d9      	lsls	r1, r3, #31
  404d04:	d404      	bmi.n	404d10 <_vfiprintf_r+0x218>
  404d06:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404d0a:	059a      	lsls	r2, r3, #22
  404d0c:	f140 84aa 	bpl.w	405664 <_vfiprintf_r+0xb6c>
  404d10:	f04f 33ff 	mov.w	r3, #4294967295
  404d14:	9303      	str	r3, [sp, #12]
  404d16:	9803      	ldr	r0, [sp, #12]
  404d18:	b02d      	add	sp, #180	; 0xb4
  404d1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404d1e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404d22:	f002 fa6d 	bl	407200 <__retarget_lock_acquire_recursive>
  404d26:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  404d2a:	b281      	uxth	r1, r0
  404d2c:	e6fb      	b.n	404b26 <_vfiprintf_r+0x2e>
  404d2e:	4276      	negs	r6, r6
  404d30:	9207      	str	r2, [sp, #28]
  404d32:	f043 0304 	orr.w	r3, r3, #4
  404d36:	f898 2000 	ldrb.w	r2, [r8]
  404d3a:	e74f      	b.n	404bdc <_vfiprintf_r+0xe4>
  404d3c:	9608      	str	r6, [sp, #32]
  404d3e:	069e      	lsls	r6, r3, #26
  404d40:	f100 8450 	bmi.w	4055e4 <_vfiprintf_r+0xaec>
  404d44:	9907      	ldr	r1, [sp, #28]
  404d46:	06dd      	lsls	r5, r3, #27
  404d48:	460a      	mov	r2, r1
  404d4a:	f100 83ef 	bmi.w	40552c <_vfiprintf_r+0xa34>
  404d4e:	0658      	lsls	r0, r3, #25
  404d50:	f140 83ec 	bpl.w	40552c <_vfiprintf_r+0xa34>
  404d54:	880e      	ldrh	r6, [r1, #0]
  404d56:	3104      	adds	r1, #4
  404d58:	2700      	movs	r7, #0
  404d5a:	2201      	movs	r2, #1
  404d5c:	9107      	str	r1, [sp, #28]
  404d5e:	f04f 0100 	mov.w	r1, #0
  404d62:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  404d66:	2500      	movs	r5, #0
  404d68:	1c61      	adds	r1, r4, #1
  404d6a:	f000 8116 	beq.w	404f9a <_vfiprintf_r+0x4a2>
  404d6e:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  404d72:	9102      	str	r1, [sp, #8]
  404d74:	ea56 0107 	orrs.w	r1, r6, r7
  404d78:	f040 8114 	bne.w	404fa4 <_vfiprintf_r+0x4ac>
  404d7c:	2c00      	cmp	r4, #0
  404d7e:	f040 835c 	bne.w	40543a <_vfiprintf_r+0x942>
  404d82:	2a00      	cmp	r2, #0
  404d84:	f040 83b7 	bne.w	4054f6 <_vfiprintf_r+0x9fe>
  404d88:	f013 0301 	ands.w	r3, r3, #1
  404d8c:	9305      	str	r3, [sp, #20]
  404d8e:	f000 8457 	beq.w	405640 <_vfiprintf_r+0xb48>
  404d92:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  404d96:	2330      	movs	r3, #48	; 0x30
  404d98:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  404d9c:	9b05      	ldr	r3, [sp, #20]
  404d9e:	42a3      	cmp	r3, r4
  404da0:	bfb8      	it	lt
  404da2:	4623      	movlt	r3, r4
  404da4:	9301      	str	r3, [sp, #4]
  404da6:	b10d      	cbz	r5, 404dac <_vfiprintf_r+0x2b4>
  404da8:	3301      	adds	r3, #1
  404daa:	9301      	str	r3, [sp, #4]
  404dac:	9b02      	ldr	r3, [sp, #8]
  404dae:	f013 0302 	ands.w	r3, r3, #2
  404db2:	9309      	str	r3, [sp, #36]	; 0x24
  404db4:	d002      	beq.n	404dbc <_vfiprintf_r+0x2c4>
  404db6:	9b01      	ldr	r3, [sp, #4]
  404db8:	3302      	adds	r3, #2
  404dba:	9301      	str	r3, [sp, #4]
  404dbc:	9b02      	ldr	r3, [sp, #8]
  404dbe:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  404dc2:	930a      	str	r3, [sp, #40]	; 0x28
  404dc4:	f040 8217 	bne.w	4051f6 <_vfiprintf_r+0x6fe>
  404dc8:	9b08      	ldr	r3, [sp, #32]
  404dca:	9a01      	ldr	r2, [sp, #4]
  404dcc:	1a9d      	subs	r5, r3, r2
  404dce:	2d00      	cmp	r5, #0
  404dd0:	f340 8211 	ble.w	4051f6 <_vfiprintf_r+0x6fe>
  404dd4:	2d10      	cmp	r5, #16
  404dd6:	f340 8490 	ble.w	4056fa <_vfiprintf_r+0xc02>
  404dda:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404ddc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404dde:	4ec4      	ldr	r6, [pc, #784]	; (4050f0 <_vfiprintf_r+0x5f8>)
  404de0:	46d6      	mov	lr, sl
  404de2:	2710      	movs	r7, #16
  404de4:	46a2      	mov	sl, r4
  404de6:	4619      	mov	r1, r3
  404de8:	9c06      	ldr	r4, [sp, #24]
  404dea:	e007      	b.n	404dfc <_vfiprintf_r+0x304>
  404dec:	f101 0c02 	add.w	ip, r1, #2
  404df0:	f10e 0e08 	add.w	lr, lr, #8
  404df4:	4601      	mov	r1, r0
  404df6:	3d10      	subs	r5, #16
  404df8:	2d10      	cmp	r5, #16
  404dfa:	dd11      	ble.n	404e20 <_vfiprintf_r+0x328>
  404dfc:	1c48      	adds	r0, r1, #1
  404dfe:	3210      	adds	r2, #16
  404e00:	2807      	cmp	r0, #7
  404e02:	9211      	str	r2, [sp, #68]	; 0x44
  404e04:	e88e 00c0 	stmia.w	lr, {r6, r7}
  404e08:	9010      	str	r0, [sp, #64]	; 0x40
  404e0a:	ddef      	ble.n	404dec <_vfiprintf_r+0x2f4>
  404e0c:	2a00      	cmp	r2, #0
  404e0e:	f040 81e4 	bne.w	4051da <_vfiprintf_r+0x6e2>
  404e12:	3d10      	subs	r5, #16
  404e14:	2d10      	cmp	r5, #16
  404e16:	4611      	mov	r1, r2
  404e18:	f04f 0c01 	mov.w	ip, #1
  404e1c:	46ce      	mov	lr, r9
  404e1e:	dced      	bgt.n	404dfc <_vfiprintf_r+0x304>
  404e20:	4654      	mov	r4, sl
  404e22:	4661      	mov	r1, ip
  404e24:	46f2      	mov	sl, lr
  404e26:	442a      	add	r2, r5
  404e28:	2907      	cmp	r1, #7
  404e2a:	9211      	str	r2, [sp, #68]	; 0x44
  404e2c:	f8ca 6000 	str.w	r6, [sl]
  404e30:	f8ca 5004 	str.w	r5, [sl, #4]
  404e34:	9110      	str	r1, [sp, #64]	; 0x40
  404e36:	f300 82ec 	bgt.w	405412 <_vfiprintf_r+0x91a>
  404e3a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404e3e:	f10a 0a08 	add.w	sl, sl, #8
  404e42:	1c48      	adds	r0, r1, #1
  404e44:	2d00      	cmp	r5, #0
  404e46:	f040 81de 	bne.w	405206 <_vfiprintf_r+0x70e>
  404e4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404e4c:	2b00      	cmp	r3, #0
  404e4e:	f000 81f8 	beq.w	405242 <_vfiprintf_r+0x74a>
  404e52:	3202      	adds	r2, #2
  404e54:	a90e      	add	r1, sp, #56	; 0x38
  404e56:	2302      	movs	r3, #2
  404e58:	2807      	cmp	r0, #7
  404e5a:	9211      	str	r2, [sp, #68]	; 0x44
  404e5c:	9010      	str	r0, [sp, #64]	; 0x40
  404e5e:	e88a 000a 	stmia.w	sl, {r1, r3}
  404e62:	f340 81ea 	ble.w	40523a <_vfiprintf_r+0x742>
  404e66:	2a00      	cmp	r2, #0
  404e68:	f040 838c 	bne.w	405584 <_vfiprintf_r+0xa8c>
  404e6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404e6e:	2b80      	cmp	r3, #128	; 0x80
  404e70:	f04f 0001 	mov.w	r0, #1
  404e74:	4611      	mov	r1, r2
  404e76:	46ca      	mov	sl, r9
  404e78:	f040 81e7 	bne.w	40524a <_vfiprintf_r+0x752>
  404e7c:	9b08      	ldr	r3, [sp, #32]
  404e7e:	9d01      	ldr	r5, [sp, #4]
  404e80:	1b5e      	subs	r6, r3, r5
  404e82:	2e00      	cmp	r6, #0
  404e84:	f340 81e1 	ble.w	40524a <_vfiprintf_r+0x752>
  404e88:	2e10      	cmp	r6, #16
  404e8a:	4d9a      	ldr	r5, [pc, #616]	; (4050f4 <_vfiprintf_r+0x5fc>)
  404e8c:	f340 8450 	ble.w	405730 <_vfiprintf_r+0xc38>
  404e90:	46d4      	mov	ip, sl
  404e92:	2710      	movs	r7, #16
  404e94:	46a2      	mov	sl, r4
  404e96:	9c06      	ldr	r4, [sp, #24]
  404e98:	e007      	b.n	404eaa <_vfiprintf_r+0x3b2>
  404e9a:	f101 0e02 	add.w	lr, r1, #2
  404e9e:	f10c 0c08 	add.w	ip, ip, #8
  404ea2:	4601      	mov	r1, r0
  404ea4:	3e10      	subs	r6, #16
  404ea6:	2e10      	cmp	r6, #16
  404ea8:	dd11      	ble.n	404ece <_vfiprintf_r+0x3d6>
  404eaa:	1c48      	adds	r0, r1, #1
  404eac:	3210      	adds	r2, #16
  404eae:	2807      	cmp	r0, #7
  404eb0:	9211      	str	r2, [sp, #68]	; 0x44
  404eb2:	e88c 00a0 	stmia.w	ip, {r5, r7}
  404eb6:	9010      	str	r0, [sp, #64]	; 0x40
  404eb8:	ddef      	ble.n	404e9a <_vfiprintf_r+0x3a2>
  404eba:	2a00      	cmp	r2, #0
  404ebc:	f040 829d 	bne.w	4053fa <_vfiprintf_r+0x902>
  404ec0:	3e10      	subs	r6, #16
  404ec2:	2e10      	cmp	r6, #16
  404ec4:	f04f 0e01 	mov.w	lr, #1
  404ec8:	4611      	mov	r1, r2
  404eca:	46cc      	mov	ip, r9
  404ecc:	dced      	bgt.n	404eaa <_vfiprintf_r+0x3b2>
  404ece:	4654      	mov	r4, sl
  404ed0:	46e2      	mov	sl, ip
  404ed2:	4432      	add	r2, r6
  404ed4:	f1be 0f07 	cmp.w	lr, #7
  404ed8:	9211      	str	r2, [sp, #68]	; 0x44
  404eda:	e88a 0060 	stmia.w	sl, {r5, r6}
  404ede:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  404ee2:	f300 8369 	bgt.w	4055b8 <_vfiprintf_r+0xac0>
  404ee6:	f10a 0a08 	add.w	sl, sl, #8
  404eea:	f10e 0001 	add.w	r0, lr, #1
  404eee:	4671      	mov	r1, lr
  404ef0:	e1ab      	b.n	40524a <_vfiprintf_r+0x752>
  404ef2:	9608      	str	r6, [sp, #32]
  404ef4:	f013 0220 	ands.w	r2, r3, #32
  404ef8:	f040 838c 	bne.w	405614 <_vfiprintf_r+0xb1c>
  404efc:	f013 0110 	ands.w	r1, r3, #16
  404f00:	f040 831a 	bne.w	405538 <_vfiprintf_r+0xa40>
  404f04:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  404f08:	f000 8316 	beq.w	405538 <_vfiprintf_r+0xa40>
  404f0c:	9807      	ldr	r0, [sp, #28]
  404f0e:	460a      	mov	r2, r1
  404f10:	4601      	mov	r1, r0
  404f12:	3104      	adds	r1, #4
  404f14:	8806      	ldrh	r6, [r0, #0]
  404f16:	9107      	str	r1, [sp, #28]
  404f18:	2700      	movs	r7, #0
  404f1a:	e720      	b.n	404d5e <_vfiprintf_r+0x266>
  404f1c:	9608      	str	r6, [sp, #32]
  404f1e:	f043 0310 	orr.w	r3, r3, #16
  404f22:	e7e7      	b.n	404ef4 <_vfiprintf_r+0x3fc>
  404f24:	9608      	str	r6, [sp, #32]
  404f26:	f043 0310 	orr.w	r3, r3, #16
  404f2a:	e708      	b.n	404d3e <_vfiprintf_r+0x246>
  404f2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404f30:	f898 2000 	ldrb.w	r2, [r8]
  404f34:	e652      	b.n	404bdc <_vfiprintf_r+0xe4>
  404f36:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404f3a:	2600      	movs	r6, #0
  404f3c:	f818 2b01 	ldrb.w	r2, [r8], #1
  404f40:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  404f44:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  404f48:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404f4c:	2909      	cmp	r1, #9
  404f4e:	d9f5      	bls.n	404f3c <_vfiprintf_r+0x444>
  404f50:	e646      	b.n	404be0 <_vfiprintf_r+0xe8>
  404f52:	9608      	str	r6, [sp, #32]
  404f54:	2800      	cmp	r0, #0
  404f56:	f040 8408 	bne.w	40576a <_vfiprintf_r+0xc72>
  404f5a:	f043 0310 	orr.w	r3, r3, #16
  404f5e:	069e      	lsls	r6, r3, #26
  404f60:	f100 834c 	bmi.w	4055fc <_vfiprintf_r+0xb04>
  404f64:	06dd      	lsls	r5, r3, #27
  404f66:	f100 82f3 	bmi.w	405550 <_vfiprintf_r+0xa58>
  404f6a:	0658      	lsls	r0, r3, #25
  404f6c:	f140 82f0 	bpl.w	405550 <_vfiprintf_r+0xa58>
  404f70:	9d07      	ldr	r5, [sp, #28]
  404f72:	f9b5 6000 	ldrsh.w	r6, [r5]
  404f76:	462a      	mov	r2, r5
  404f78:	17f7      	asrs	r7, r6, #31
  404f7a:	3204      	adds	r2, #4
  404f7c:	4630      	mov	r0, r6
  404f7e:	4639      	mov	r1, r7
  404f80:	9207      	str	r2, [sp, #28]
  404f82:	2800      	cmp	r0, #0
  404f84:	f171 0200 	sbcs.w	r2, r1, #0
  404f88:	f2c0 835d 	blt.w	405646 <_vfiprintf_r+0xb4e>
  404f8c:	1c61      	adds	r1, r4, #1
  404f8e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404f92:	f04f 0201 	mov.w	r2, #1
  404f96:	f47f aeea 	bne.w	404d6e <_vfiprintf_r+0x276>
  404f9a:	ea56 0107 	orrs.w	r1, r6, r7
  404f9e:	f000 824d 	beq.w	40543c <_vfiprintf_r+0x944>
  404fa2:	9302      	str	r3, [sp, #8]
  404fa4:	2a01      	cmp	r2, #1
  404fa6:	f000 828c 	beq.w	4054c2 <_vfiprintf_r+0x9ca>
  404faa:	2a02      	cmp	r2, #2
  404fac:	f040 825c 	bne.w	405468 <_vfiprintf_r+0x970>
  404fb0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404fb2:	46cb      	mov	fp, r9
  404fb4:	0933      	lsrs	r3, r6, #4
  404fb6:	f006 010f 	and.w	r1, r6, #15
  404fba:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  404fbe:	093a      	lsrs	r2, r7, #4
  404fc0:	461e      	mov	r6, r3
  404fc2:	4617      	mov	r7, r2
  404fc4:	5c43      	ldrb	r3, [r0, r1]
  404fc6:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  404fca:	ea56 0307 	orrs.w	r3, r6, r7
  404fce:	d1f1      	bne.n	404fb4 <_vfiprintf_r+0x4bc>
  404fd0:	eba9 030b 	sub.w	r3, r9, fp
  404fd4:	9305      	str	r3, [sp, #20]
  404fd6:	e6e1      	b.n	404d9c <_vfiprintf_r+0x2a4>
  404fd8:	2800      	cmp	r0, #0
  404fda:	f040 83c0 	bne.w	40575e <_vfiprintf_r+0xc66>
  404fde:	0699      	lsls	r1, r3, #26
  404fe0:	f100 8367 	bmi.w	4056b2 <_vfiprintf_r+0xbba>
  404fe4:	06da      	lsls	r2, r3, #27
  404fe6:	f100 80f1 	bmi.w	4051cc <_vfiprintf_r+0x6d4>
  404fea:	065b      	lsls	r3, r3, #25
  404fec:	f140 80ee 	bpl.w	4051cc <_vfiprintf_r+0x6d4>
  404ff0:	9a07      	ldr	r2, [sp, #28]
  404ff2:	6813      	ldr	r3, [r2, #0]
  404ff4:	3204      	adds	r2, #4
  404ff6:	9207      	str	r2, [sp, #28]
  404ff8:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  404ffc:	801a      	strh	r2, [r3, #0]
  404ffe:	e5b8      	b.n	404b72 <_vfiprintf_r+0x7a>
  405000:	9807      	ldr	r0, [sp, #28]
  405002:	4a3d      	ldr	r2, [pc, #244]	; (4050f8 <_vfiprintf_r+0x600>)
  405004:	9608      	str	r6, [sp, #32]
  405006:	920b      	str	r2, [sp, #44]	; 0x2c
  405008:	6806      	ldr	r6, [r0, #0]
  40500a:	2278      	movs	r2, #120	; 0x78
  40500c:	2130      	movs	r1, #48	; 0x30
  40500e:	3004      	adds	r0, #4
  405010:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  405014:	f043 0302 	orr.w	r3, r3, #2
  405018:	9007      	str	r0, [sp, #28]
  40501a:	2700      	movs	r7, #0
  40501c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  405020:	2202      	movs	r2, #2
  405022:	e69c      	b.n	404d5e <_vfiprintf_r+0x266>
  405024:	9608      	str	r6, [sp, #32]
  405026:	2800      	cmp	r0, #0
  405028:	d099      	beq.n	404f5e <_vfiprintf_r+0x466>
  40502a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40502e:	e796      	b.n	404f5e <_vfiprintf_r+0x466>
  405030:	f898 2000 	ldrb.w	r2, [r8]
  405034:	2d00      	cmp	r5, #0
  405036:	f47f add1 	bne.w	404bdc <_vfiprintf_r+0xe4>
  40503a:	2001      	movs	r0, #1
  40503c:	2520      	movs	r5, #32
  40503e:	e5cd      	b.n	404bdc <_vfiprintf_r+0xe4>
  405040:	f043 0301 	orr.w	r3, r3, #1
  405044:	f898 2000 	ldrb.w	r2, [r8]
  405048:	e5c8      	b.n	404bdc <_vfiprintf_r+0xe4>
  40504a:	9608      	str	r6, [sp, #32]
  40504c:	2800      	cmp	r0, #0
  40504e:	f040 8393 	bne.w	405778 <_vfiprintf_r+0xc80>
  405052:	4929      	ldr	r1, [pc, #164]	; (4050f8 <_vfiprintf_r+0x600>)
  405054:	910b      	str	r1, [sp, #44]	; 0x2c
  405056:	069f      	lsls	r7, r3, #26
  405058:	f100 82e8 	bmi.w	40562c <_vfiprintf_r+0xb34>
  40505c:	9807      	ldr	r0, [sp, #28]
  40505e:	06de      	lsls	r6, r3, #27
  405060:	4601      	mov	r1, r0
  405062:	f100 8270 	bmi.w	405546 <_vfiprintf_r+0xa4e>
  405066:	065d      	lsls	r5, r3, #25
  405068:	f140 826d 	bpl.w	405546 <_vfiprintf_r+0xa4e>
  40506c:	3104      	adds	r1, #4
  40506e:	8806      	ldrh	r6, [r0, #0]
  405070:	9107      	str	r1, [sp, #28]
  405072:	2700      	movs	r7, #0
  405074:	07d8      	lsls	r0, r3, #31
  405076:	f140 8222 	bpl.w	4054be <_vfiprintf_r+0x9c6>
  40507a:	ea56 0107 	orrs.w	r1, r6, r7
  40507e:	f000 821e 	beq.w	4054be <_vfiprintf_r+0x9c6>
  405082:	2130      	movs	r1, #48	; 0x30
  405084:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  405088:	f043 0302 	orr.w	r3, r3, #2
  40508c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  405090:	2202      	movs	r2, #2
  405092:	e664      	b.n	404d5e <_vfiprintf_r+0x266>
  405094:	9608      	str	r6, [sp, #32]
  405096:	2800      	cmp	r0, #0
  405098:	f040 836b 	bne.w	405772 <_vfiprintf_r+0xc7a>
  40509c:	4917      	ldr	r1, [pc, #92]	; (4050fc <_vfiprintf_r+0x604>)
  40509e:	910b      	str	r1, [sp, #44]	; 0x2c
  4050a0:	e7d9      	b.n	405056 <_vfiprintf_r+0x55e>
  4050a2:	9907      	ldr	r1, [sp, #28]
  4050a4:	9608      	str	r6, [sp, #32]
  4050a6:	680a      	ldr	r2, [r1, #0]
  4050a8:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4050ac:	f04f 0000 	mov.w	r0, #0
  4050b0:	460a      	mov	r2, r1
  4050b2:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  4050b6:	3204      	adds	r2, #4
  4050b8:	2001      	movs	r0, #1
  4050ba:	9001      	str	r0, [sp, #4]
  4050bc:	9207      	str	r2, [sp, #28]
  4050be:	9005      	str	r0, [sp, #20]
  4050c0:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4050c4:	9302      	str	r3, [sp, #8]
  4050c6:	2400      	movs	r4, #0
  4050c8:	e670      	b.n	404dac <_vfiprintf_r+0x2b4>
  4050ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4050ce:	f898 2000 	ldrb.w	r2, [r8]
  4050d2:	e583      	b.n	404bdc <_vfiprintf_r+0xe4>
  4050d4:	f898 2000 	ldrb.w	r2, [r8]
  4050d8:	2a6c      	cmp	r2, #108	; 0x6c
  4050da:	bf03      	ittte	eq
  4050dc:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  4050e0:	f043 0320 	orreq.w	r3, r3, #32
  4050e4:	f108 0801 	addeq.w	r8, r8, #1
  4050e8:	f043 0310 	orrne.w	r3, r3, #16
  4050ec:	e576      	b.n	404bdc <_vfiprintf_r+0xe4>
  4050ee:	bf00      	nop
  4050f0:	00408fe8 	.word	0x00408fe8
  4050f4:	00408ff8 	.word	0x00408ff8
  4050f8:	00408fa8 	.word	0x00408fa8
  4050fc:	00408f94 	.word	0x00408f94
  405100:	9907      	ldr	r1, [sp, #28]
  405102:	680e      	ldr	r6, [r1, #0]
  405104:	460a      	mov	r2, r1
  405106:	2e00      	cmp	r6, #0
  405108:	f102 0204 	add.w	r2, r2, #4
  40510c:	f6ff ae0f 	blt.w	404d2e <_vfiprintf_r+0x236>
  405110:	9207      	str	r2, [sp, #28]
  405112:	f898 2000 	ldrb.w	r2, [r8]
  405116:	e561      	b.n	404bdc <_vfiprintf_r+0xe4>
  405118:	f898 2000 	ldrb.w	r2, [r8]
  40511c:	2001      	movs	r0, #1
  40511e:	252b      	movs	r5, #43	; 0x2b
  405120:	e55c      	b.n	404bdc <_vfiprintf_r+0xe4>
  405122:	9907      	ldr	r1, [sp, #28]
  405124:	9608      	str	r6, [sp, #32]
  405126:	f8d1 b000 	ldr.w	fp, [r1]
  40512a:	f04f 0200 	mov.w	r2, #0
  40512e:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  405132:	1d0e      	adds	r6, r1, #4
  405134:	f1bb 0f00 	cmp.w	fp, #0
  405138:	f000 82e5 	beq.w	405706 <_vfiprintf_r+0xc0e>
  40513c:	1c67      	adds	r7, r4, #1
  40513e:	f000 82c4 	beq.w	4056ca <_vfiprintf_r+0xbd2>
  405142:	4622      	mov	r2, r4
  405144:	2100      	movs	r1, #0
  405146:	4658      	mov	r0, fp
  405148:	9301      	str	r3, [sp, #4]
  40514a:	f002 f8f1 	bl	407330 <memchr>
  40514e:	9b01      	ldr	r3, [sp, #4]
  405150:	2800      	cmp	r0, #0
  405152:	f000 82e5 	beq.w	405720 <_vfiprintf_r+0xc28>
  405156:	eba0 020b 	sub.w	r2, r0, fp
  40515a:	9205      	str	r2, [sp, #20]
  40515c:	9607      	str	r6, [sp, #28]
  40515e:	9302      	str	r3, [sp, #8]
  405160:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405164:	2400      	movs	r4, #0
  405166:	e619      	b.n	404d9c <_vfiprintf_r+0x2a4>
  405168:	f898 2000 	ldrb.w	r2, [r8]
  40516c:	2a2a      	cmp	r2, #42	; 0x2a
  40516e:	f108 0701 	add.w	r7, r8, #1
  405172:	f000 82e9 	beq.w	405748 <_vfiprintf_r+0xc50>
  405176:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40517a:	2909      	cmp	r1, #9
  40517c:	46b8      	mov	r8, r7
  40517e:	f04f 0400 	mov.w	r4, #0
  405182:	f63f ad2d 	bhi.w	404be0 <_vfiprintf_r+0xe8>
  405186:	f818 2b01 	ldrb.w	r2, [r8], #1
  40518a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40518e:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  405192:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  405196:	2909      	cmp	r1, #9
  405198:	d9f5      	bls.n	405186 <_vfiprintf_r+0x68e>
  40519a:	e521      	b.n	404be0 <_vfiprintf_r+0xe8>
  40519c:	f043 0320 	orr.w	r3, r3, #32
  4051a0:	f898 2000 	ldrb.w	r2, [r8]
  4051a4:	e51a      	b.n	404bdc <_vfiprintf_r+0xe4>
  4051a6:	9608      	str	r6, [sp, #32]
  4051a8:	2800      	cmp	r0, #0
  4051aa:	f040 82db 	bne.w	405764 <_vfiprintf_r+0xc6c>
  4051ae:	2a00      	cmp	r2, #0
  4051b0:	f000 80e7 	beq.w	405382 <_vfiprintf_r+0x88a>
  4051b4:	2101      	movs	r1, #1
  4051b6:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4051ba:	f04f 0200 	mov.w	r2, #0
  4051be:	9101      	str	r1, [sp, #4]
  4051c0:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4051c4:	9105      	str	r1, [sp, #20]
  4051c6:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4051ca:	e77b      	b.n	4050c4 <_vfiprintf_r+0x5cc>
  4051cc:	9a07      	ldr	r2, [sp, #28]
  4051ce:	6813      	ldr	r3, [r2, #0]
  4051d0:	3204      	adds	r2, #4
  4051d2:	9207      	str	r2, [sp, #28]
  4051d4:	9a03      	ldr	r2, [sp, #12]
  4051d6:	601a      	str	r2, [r3, #0]
  4051d8:	e4cb      	b.n	404b72 <_vfiprintf_r+0x7a>
  4051da:	aa0f      	add	r2, sp, #60	; 0x3c
  4051dc:	9904      	ldr	r1, [sp, #16]
  4051de:	4620      	mov	r0, r4
  4051e0:	f7ff fc4a 	bl	404a78 <__sprint_r.part.0>
  4051e4:	2800      	cmp	r0, #0
  4051e6:	f040 8139 	bne.w	40545c <_vfiprintf_r+0x964>
  4051ea:	9910      	ldr	r1, [sp, #64]	; 0x40
  4051ec:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4051ee:	f101 0c01 	add.w	ip, r1, #1
  4051f2:	46ce      	mov	lr, r9
  4051f4:	e5ff      	b.n	404df6 <_vfiprintf_r+0x2fe>
  4051f6:	9910      	ldr	r1, [sp, #64]	; 0x40
  4051f8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4051fa:	1c48      	adds	r0, r1, #1
  4051fc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405200:	2d00      	cmp	r5, #0
  405202:	f43f ae22 	beq.w	404e4a <_vfiprintf_r+0x352>
  405206:	3201      	adds	r2, #1
  405208:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  40520c:	2101      	movs	r1, #1
  40520e:	2807      	cmp	r0, #7
  405210:	9211      	str	r2, [sp, #68]	; 0x44
  405212:	9010      	str	r0, [sp, #64]	; 0x40
  405214:	f8ca 5000 	str.w	r5, [sl]
  405218:	f8ca 1004 	str.w	r1, [sl, #4]
  40521c:	f340 8108 	ble.w	405430 <_vfiprintf_r+0x938>
  405220:	2a00      	cmp	r2, #0
  405222:	f040 81bc 	bne.w	40559e <_vfiprintf_r+0xaa6>
  405226:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405228:	2b00      	cmp	r3, #0
  40522a:	f43f ae1f 	beq.w	404e6c <_vfiprintf_r+0x374>
  40522e:	ab0e      	add	r3, sp, #56	; 0x38
  405230:	2202      	movs	r2, #2
  405232:	4608      	mov	r0, r1
  405234:	931c      	str	r3, [sp, #112]	; 0x70
  405236:	921d      	str	r2, [sp, #116]	; 0x74
  405238:	46ca      	mov	sl, r9
  40523a:	4601      	mov	r1, r0
  40523c:	f10a 0a08 	add.w	sl, sl, #8
  405240:	3001      	adds	r0, #1
  405242:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405244:	2b80      	cmp	r3, #128	; 0x80
  405246:	f43f ae19 	beq.w	404e7c <_vfiprintf_r+0x384>
  40524a:	9b05      	ldr	r3, [sp, #20]
  40524c:	1ae4      	subs	r4, r4, r3
  40524e:	2c00      	cmp	r4, #0
  405250:	dd2e      	ble.n	4052b0 <_vfiprintf_r+0x7b8>
  405252:	2c10      	cmp	r4, #16
  405254:	4db3      	ldr	r5, [pc, #716]	; (405524 <_vfiprintf_r+0xa2c>)
  405256:	dd1e      	ble.n	405296 <_vfiprintf_r+0x79e>
  405258:	46d6      	mov	lr, sl
  40525a:	2610      	movs	r6, #16
  40525c:	9f06      	ldr	r7, [sp, #24]
  40525e:	f8dd a010 	ldr.w	sl, [sp, #16]
  405262:	e006      	b.n	405272 <_vfiprintf_r+0x77a>
  405264:	1c88      	adds	r0, r1, #2
  405266:	f10e 0e08 	add.w	lr, lr, #8
  40526a:	4619      	mov	r1, r3
  40526c:	3c10      	subs	r4, #16
  40526e:	2c10      	cmp	r4, #16
  405270:	dd10      	ble.n	405294 <_vfiprintf_r+0x79c>
  405272:	1c4b      	adds	r3, r1, #1
  405274:	3210      	adds	r2, #16
  405276:	2b07      	cmp	r3, #7
  405278:	9211      	str	r2, [sp, #68]	; 0x44
  40527a:	e88e 0060 	stmia.w	lr, {r5, r6}
  40527e:	9310      	str	r3, [sp, #64]	; 0x40
  405280:	ddf0      	ble.n	405264 <_vfiprintf_r+0x76c>
  405282:	2a00      	cmp	r2, #0
  405284:	d165      	bne.n	405352 <_vfiprintf_r+0x85a>
  405286:	3c10      	subs	r4, #16
  405288:	2c10      	cmp	r4, #16
  40528a:	f04f 0001 	mov.w	r0, #1
  40528e:	4611      	mov	r1, r2
  405290:	46ce      	mov	lr, r9
  405292:	dcee      	bgt.n	405272 <_vfiprintf_r+0x77a>
  405294:	46f2      	mov	sl, lr
  405296:	4422      	add	r2, r4
  405298:	2807      	cmp	r0, #7
  40529a:	9211      	str	r2, [sp, #68]	; 0x44
  40529c:	f8ca 5000 	str.w	r5, [sl]
  4052a0:	f8ca 4004 	str.w	r4, [sl, #4]
  4052a4:	9010      	str	r0, [sp, #64]	; 0x40
  4052a6:	f300 8085 	bgt.w	4053b4 <_vfiprintf_r+0x8bc>
  4052aa:	f10a 0a08 	add.w	sl, sl, #8
  4052ae:	3001      	adds	r0, #1
  4052b0:	9905      	ldr	r1, [sp, #20]
  4052b2:	f8ca b000 	str.w	fp, [sl]
  4052b6:	440a      	add	r2, r1
  4052b8:	2807      	cmp	r0, #7
  4052ba:	9211      	str	r2, [sp, #68]	; 0x44
  4052bc:	f8ca 1004 	str.w	r1, [sl, #4]
  4052c0:	9010      	str	r0, [sp, #64]	; 0x40
  4052c2:	f340 8082 	ble.w	4053ca <_vfiprintf_r+0x8d2>
  4052c6:	2a00      	cmp	r2, #0
  4052c8:	f040 8118 	bne.w	4054fc <_vfiprintf_r+0xa04>
  4052cc:	9b02      	ldr	r3, [sp, #8]
  4052ce:	9210      	str	r2, [sp, #64]	; 0x40
  4052d0:	0758      	lsls	r0, r3, #29
  4052d2:	d535      	bpl.n	405340 <_vfiprintf_r+0x848>
  4052d4:	9b08      	ldr	r3, [sp, #32]
  4052d6:	9901      	ldr	r1, [sp, #4]
  4052d8:	1a5c      	subs	r4, r3, r1
  4052da:	2c00      	cmp	r4, #0
  4052dc:	f340 80e7 	ble.w	4054ae <_vfiprintf_r+0x9b6>
  4052e0:	46ca      	mov	sl, r9
  4052e2:	2c10      	cmp	r4, #16
  4052e4:	f340 8218 	ble.w	405718 <_vfiprintf_r+0xc20>
  4052e8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4052ea:	4e8f      	ldr	r6, [pc, #572]	; (405528 <_vfiprintf_r+0xa30>)
  4052ec:	9f06      	ldr	r7, [sp, #24]
  4052ee:	f8dd b010 	ldr.w	fp, [sp, #16]
  4052f2:	2510      	movs	r5, #16
  4052f4:	e006      	b.n	405304 <_vfiprintf_r+0x80c>
  4052f6:	1c88      	adds	r0, r1, #2
  4052f8:	f10a 0a08 	add.w	sl, sl, #8
  4052fc:	4619      	mov	r1, r3
  4052fe:	3c10      	subs	r4, #16
  405300:	2c10      	cmp	r4, #16
  405302:	dd11      	ble.n	405328 <_vfiprintf_r+0x830>
  405304:	1c4b      	adds	r3, r1, #1
  405306:	3210      	adds	r2, #16
  405308:	2b07      	cmp	r3, #7
  40530a:	9211      	str	r2, [sp, #68]	; 0x44
  40530c:	f8ca 6000 	str.w	r6, [sl]
  405310:	f8ca 5004 	str.w	r5, [sl, #4]
  405314:	9310      	str	r3, [sp, #64]	; 0x40
  405316:	ddee      	ble.n	4052f6 <_vfiprintf_r+0x7fe>
  405318:	bb42      	cbnz	r2, 40536c <_vfiprintf_r+0x874>
  40531a:	3c10      	subs	r4, #16
  40531c:	2c10      	cmp	r4, #16
  40531e:	f04f 0001 	mov.w	r0, #1
  405322:	4611      	mov	r1, r2
  405324:	46ca      	mov	sl, r9
  405326:	dced      	bgt.n	405304 <_vfiprintf_r+0x80c>
  405328:	4422      	add	r2, r4
  40532a:	2807      	cmp	r0, #7
  40532c:	9211      	str	r2, [sp, #68]	; 0x44
  40532e:	f8ca 6000 	str.w	r6, [sl]
  405332:	f8ca 4004 	str.w	r4, [sl, #4]
  405336:	9010      	str	r0, [sp, #64]	; 0x40
  405338:	dd51      	ble.n	4053de <_vfiprintf_r+0x8e6>
  40533a:	2a00      	cmp	r2, #0
  40533c:	f040 819b 	bne.w	405676 <_vfiprintf_r+0xb7e>
  405340:	9b03      	ldr	r3, [sp, #12]
  405342:	9a08      	ldr	r2, [sp, #32]
  405344:	9901      	ldr	r1, [sp, #4]
  405346:	428a      	cmp	r2, r1
  405348:	bfac      	ite	ge
  40534a:	189b      	addge	r3, r3, r2
  40534c:	185b      	addlt	r3, r3, r1
  40534e:	9303      	str	r3, [sp, #12]
  405350:	e04e      	b.n	4053f0 <_vfiprintf_r+0x8f8>
  405352:	aa0f      	add	r2, sp, #60	; 0x3c
  405354:	4651      	mov	r1, sl
  405356:	4638      	mov	r0, r7
  405358:	f7ff fb8e 	bl	404a78 <__sprint_r.part.0>
  40535c:	2800      	cmp	r0, #0
  40535e:	f040 813f 	bne.w	4055e0 <_vfiprintf_r+0xae8>
  405362:	9910      	ldr	r1, [sp, #64]	; 0x40
  405364:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405366:	1c48      	adds	r0, r1, #1
  405368:	46ce      	mov	lr, r9
  40536a:	e77f      	b.n	40526c <_vfiprintf_r+0x774>
  40536c:	aa0f      	add	r2, sp, #60	; 0x3c
  40536e:	4659      	mov	r1, fp
  405370:	4638      	mov	r0, r7
  405372:	f7ff fb81 	bl	404a78 <__sprint_r.part.0>
  405376:	b960      	cbnz	r0, 405392 <_vfiprintf_r+0x89a>
  405378:	9910      	ldr	r1, [sp, #64]	; 0x40
  40537a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40537c:	1c48      	adds	r0, r1, #1
  40537e:	46ca      	mov	sl, r9
  405380:	e7bd      	b.n	4052fe <_vfiprintf_r+0x806>
  405382:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405384:	f8dd b010 	ldr.w	fp, [sp, #16]
  405388:	2b00      	cmp	r3, #0
  40538a:	f040 81d4 	bne.w	405736 <_vfiprintf_r+0xc3e>
  40538e:	2300      	movs	r3, #0
  405390:	9310      	str	r3, [sp, #64]	; 0x40
  405392:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  405396:	f013 0f01 	tst.w	r3, #1
  40539a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40539e:	d102      	bne.n	4053a6 <_vfiprintf_r+0x8ae>
  4053a0:	059a      	lsls	r2, r3, #22
  4053a2:	f140 80de 	bpl.w	405562 <_vfiprintf_r+0xa6a>
  4053a6:	065b      	lsls	r3, r3, #25
  4053a8:	f53f acb2 	bmi.w	404d10 <_vfiprintf_r+0x218>
  4053ac:	9803      	ldr	r0, [sp, #12]
  4053ae:	b02d      	add	sp, #180	; 0xb4
  4053b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4053b4:	2a00      	cmp	r2, #0
  4053b6:	f040 8106 	bne.w	4055c6 <_vfiprintf_r+0xace>
  4053ba:	9a05      	ldr	r2, [sp, #20]
  4053bc:	921d      	str	r2, [sp, #116]	; 0x74
  4053be:	2301      	movs	r3, #1
  4053c0:	9211      	str	r2, [sp, #68]	; 0x44
  4053c2:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  4053c6:	9310      	str	r3, [sp, #64]	; 0x40
  4053c8:	46ca      	mov	sl, r9
  4053ca:	f10a 0a08 	add.w	sl, sl, #8
  4053ce:	9b02      	ldr	r3, [sp, #8]
  4053d0:	0759      	lsls	r1, r3, #29
  4053d2:	d504      	bpl.n	4053de <_vfiprintf_r+0x8e6>
  4053d4:	9b08      	ldr	r3, [sp, #32]
  4053d6:	9901      	ldr	r1, [sp, #4]
  4053d8:	1a5c      	subs	r4, r3, r1
  4053da:	2c00      	cmp	r4, #0
  4053dc:	dc81      	bgt.n	4052e2 <_vfiprintf_r+0x7ea>
  4053de:	9b03      	ldr	r3, [sp, #12]
  4053e0:	9908      	ldr	r1, [sp, #32]
  4053e2:	9801      	ldr	r0, [sp, #4]
  4053e4:	4281      	cmp	r1, r0
  4053e6:	bfac      	ite	ge
  4053e8:	185b      	addge	r3, r3, r1
  4053ea:	181b      	addlt	r3, r3, r0
  4053ec:	9303      	str	r3, [sp, #12]
  4053ee:	bb72      	cbnz	r2, 40544e <_vfiprintf_r+0x956>
  4053f0:	2300      	movs	r3, #0
  4053f2:	9310      	str	r3, [sp, #64]	; 0x40
  4053f4:	46ca      	mov	sl, r9
  4053f6:	f7ff bbbc 	b.w	404b72 <_vfiprintf_r+0x7a>
  4053fa:	aa0f      	add	r2, sp, #60	; 0x3c
  4053fc:	9904      	ldr	r1, [sp, #16]
  4053fe:	4620      	mov	r0, r4
  405400:	f7ff fb3a 	bl	404a78 <__sprint_r.part.0>
  405404:	bb50      	cbnz	r0, 40545c <_vfiprintf_r+0x964>
  405406:	9910      	ldr	r1, [sp, #64]	; 0x40
  405408:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40540a:	f101 0e01 	add.w	lr, r1, #1
  40540e:	46cc      	mov	ip, r9
  405410:	e548      	b.n	404ea4 <_vfiprintf_r+0x3ac>
  405412:	2a00      	cmp	r2, #0
  405414:	f040 8140 	bne.w	405698 <_vfiprintf_r+0xba0>
  405418:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  40541c:	2900      	cmp	r1, #0
  40541e:	f000 811b 	beq.w	405658 <_vfiprintf_r+0xb60>
  405422:	2201      	movs	r2, #1
  405424:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  405428:	4610      	mov	r0, r2
  40542a:	921d      	str	r2, [sp, #116]	; 0x74
  40542c:	911c      	str	r1, [sp, #112]	; 0x70
  40542e:	46ca      	mov	sl, r9
  405430:	4601      	mov	r1, r0
  405432:	f10a 0a08 	add.w	sl, sl, #8
  405436:	3001      	adds	r0, #1
  405438:	e507      	b.n	404e4a <_vfiprintf_r+0x352>
  40543a:	9b02      	ldr	r3, [sp, #8]
  40543c:	2a01      	cmp	r2, #1
  40543e:	f000 8098 	beq.w	405572 <_vfiprintf_r+0xa7a>
  405442:	2a02      	cmp	r2, #2
  405444:	d10d      	bne.n	405462 <_vfiprintf_r+0x96a>
  405446:	9302      	str	r3, [sp, #8]
  405448:	2600      	movs	r6, #0
  40544a:	2700      	movs	r7, #0
  40544c:	e5b0      	b.n	404fb0 <_vfiprintf_r+0x4b8>
  40544e:	aa0f      	add	r2, sp, #60	; 0x3c
  405450:	9904      	ldr	r1, [sp, #16]
  405452:	9806      	ldr	r0, [sp, #24]
  405454:	f7ff fb10 	bl	404a78 <__sprint_r.part.0>
  405458:	2800      	cmp	r0, #0
  40545a:	d0c9      	beq.n	4053f0 <_vfiprintf_r+0x8f8>
  40545c:	f8dd b010 	ldr.w	fp, [sp, #16]
  405460:	e797      	b.n	405392 <_vfiprintf_r+0x89a>
  405462:	9302      	str	r3, [sp, #8]
  405464:	2600      	movs	r6, #0
  405466:	2700      	movs	r7, #0
  405468:	4649      	mov	r1, r9
  40546a:	e000      	b.n	40546e <_vfiprintf_r+0x976>
  40546c:	4659      	mov	r1, fp
  40546e:	08f2      	lsrs	r2, r6, #3
  405470:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  405474:	08f8      	lsrs	r0, r7, #3
  405476:	f006 0307 	and.w	r3, r6, #7
  40547a:	4607      	mov	r7, r0
  40547c:	4616      	mov	r6, r2
  40547e:	3330      	adds	r3, #48	; 0x30
  405480:	ea56 0207 	orrs.w	r2, r6, r7
  405484:	f801 3c01 	strb.w	r3, [r1, #-1]
  405488:	f101 3bff 	add.w	fp, r1, #4294967295
  40548c:	d1ee      	bne.n	40546c <_vfiprintf_r+0x974>
  40548e:	9a02      	ldr	r2, [sp, #8]
  405490:	07d6      	lsls	r6, r2, #31
  405492:	f57f ad9d 	bpl.w	404fd0 <_vfiprintf_r+0x4d8>
  405496:	2b30      	cmp	r3, #48	; 0x30
  405498:	f43f ad9a 	beq.w	404fd0 <_vfiprintf_r+0x4d8>
  40549c:	3902      	subs	r1, #2
  40549e:	2330      	movs	r3, #48	; 0x30
  4054a0:	f80b 3c01 	strb.w	r3, [fp, #-1]
  4054a4:	eba9 0301 	sub.w	r3, r9, r1
  4054a8:	9305      	str	r3, [sp, #20]
  4054aa:	468b      	mov	fp, r1
  4054ac:	e476      	b.n	404d9c <_vfiprintf_r+0x2a4>
  4054ae:	9b03      	ldr	r3, [sp, #12]
  4054b0:	9a08      	ldr	r2, [sp, #32]
  4054b2:	428a      	cmp	r2, r1
  4054b4:	bfac      	ite	ge
  4054b6:	189b      	addge	r3, r3, r2
  4054b8:	185b      	addlt	r3, r3, r1
  4054ba:	9303      	str	r3, [sp, #12]
  4054bc:	e798      	b.n	4053f0 <_vfiprintf_r+0x8f8>
  4054be:	2202      	movs	r2, #2
  4054c0:	e44d      	b.n	404d5e <_vfiprintf_r+0x266>
  4054c2:	2f00      	cmp	r7, #0
  4054c4:	bf08      	it	eq
  4054c6:	2e0a      	cmpeq	r6, #10
  4054c8:	d352      	bcc.n	405570 <_vfiprintf_r+0xa78>
  4054ca:	46cb      	mov	fp, r9
  4054cc:	4630      	mov	r0, r6
  4054ce:	4639      	mov	r1, r7
  4054d0:	220a      	movs	r2, #10
  4054d2:	2300      	movs	r3, #0
  4054d4:	f7fd f9b0 	bl	402838 <__aeabi_uldivmod>
  4054d8:	3230      	adds	r2, #48	; 0x30
  4054da:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  4054de:	4630      	mov	r0, r6
  4054e0:	4639      	mov	r1, r7
  4054e2:	2300      	movs	r3, #0
  4054e4:	220a      	movs	r2, #10
  4054e6:	f7fd f9a7 	bl	402838 <__aeabi_uldivmod>
  4054ea:	4606      	mov	r6, r0
  4054ec:	460f      	mov	r7, r1
  4054ee:	ea56 0307 	orrs.w	r3, r6, r7
  4054f2:	d1eb      	bne.n	4054cc <_vfiprintf_r+0x9d4>
  4054f4:	e56c      	b.n	404fd0 <_vfiprintf_r+0x4d8>
  4054f6:	9405      	str	r4, [sp, #20]
  4054f8:	46cb      	mov	fp, r9
  4054fa:	e44f      	b.n	404d9c <_vfiprintf_r+0x2a4>
  4054fc:	aa0f      	add	r2, sp, #60	; 0x3c
  4054fe:	9904      	ldr	r1, [sp, #16]
  405500:	9806      	ldr	r0, [sp, #24]
  405502:	f7ff fab9 	bl	404a78 <__sprint_r.part.0>
  405506:	2800      	cmp	r0, #0
  405508:	d1a8      	bne.n	40545c <_vfiprintf_r+0x964>
  40550a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40550c:	46ca      	mov	sl, r9
  40550e:	e75e      	b.n	4053ce <_vfiprintf_r+0x8d6>
  405510:	aa0f      	add	r2, sp, #60	; 0x3c
  405512:	9904      	ldr	r1, [sp, #16]
  405514:	9806      	ldr	r0, [sp, #24]
  405516:	f7ff faaf 	bl	404a78 <__sprint_r.part.0>
  40551a:	2800      	cmp	r0, #0
  40551c:	d19e      	bne.n	40545c <_vfiprintf_r+0x964>
  40551e:	46ca      	mov	sl, r9
  405520:	f7ff bbc0 	b.w	404ca4 <_vfiprintf_r+0x1ac>
  405524:	00408ff8 	.word	0x00408ff8
  405528:	00408fe8 	.word	0x00408fe8
  40552c:	3104      	adds	r1, #4
  40552e:	6816      	ldr	r6, [r2, #0]
  405530:	9107      	str	r1, [sp, #28]
  405532:	2201      	movs	r2, #1
  405534:	2700      	movs	r7, #0
  405536:	e412      	b.n	404d5e <_vfiprintf_r+0x266>
  405538:	9807      	ldr	r0, [sp, #28]
  40553a:	4601      	mov	r1, r0
  40553c:	3104      	adds	r1, #4
  40553e:	6806      	ldr	r6, [r0, #0]
  405540:	9107      	str	r1, [sp, #28]
  405542:	2700      	movs	r7, #0
  405544:	e40b      	b.n	404d5e <_vfiprintf_r+0x266>
  405546:	680e      	ldr	r6, [r1, #0]
  405548:	3104      	adds	r1, #4
  40554a:	9107      	str	r1, [sp, #28]
  40554c:	2700      	movs	r7, #0
  40554e:	e591      	b.n	405074 <_vfiprintf_r+0x57c>
  405550:	9907      	ldr	r1, [sp, #28]
  405552:	680e      	ldr	r6, [r1, #0]
  405554:	460a      	mov	r2, r1
  405556:	17f7      	asrs	r7, r6, #31
  405558:	3204      	adds	r2, #4
  40555a:	9207      	str	r2, [sp, #28]
  40555c:	4630      	mov	r0, r6
  40555e:	4639      	mov	r1, r7
  405560:	e50f      	b.n	404f82 <_vfiprintf_r+0x48a>
  405562:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405566:	f001 fe4d 	bl	407204 <__retarget_lock_release_recursive>
  40556a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40556e:	e71a      	b.n	4053a6 <_vfiprintf_r+0x8ae>
  405570:	9b02      	ldr	r3, [sp, #8]
  405572:	9302      	str	r3, [sp, #8]
  405574:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  405578:	3630      	adds	r6, #48	; 0x30
  40557a:	2301      	movs	r3, #1
  40557c:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  405580:	9305      	str	r3, [sp, #20]
  405582:	e40b      	b.n	404d9c <_vfiprintf_r+0x2a4>
  405584:	aa0f      	add	r2, sp, #60	; 0x3c
  405586:	9904      	ldr	r1, [sp, #16]
  405588:	9806      	ldr	r0, [sp, #24]
  40558a:	f7ff fa75 	bl	404a78 <__sprint_r.part.0>
  40558e:	2800      	cmp	r0, #0
  405590:	f47f af64 	bne.w	40545c <_vfiprintf_r+0x964>
  405594:	9910      	ldr	r1, [sp, #64]	; 0x40
  405596:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405598:	1c48      	adds	r0, r1, #1
  40559a:	46ca      	mov	sl, r9
  40559c:	e651      	b.n	405242 <_vfiprintf_r+0x74a>
  40559e:	aa0f      	add	r2, sp, #60	; 0x3c
  4055a0:	9904      	ldr	r1, [sp, #16]
  4055a2:	9806      	ldr	r0, [sp, #24]
  4055a4:	f7ff fa68 	bl	404a78 <__sprint_r.part.0>
  4055a8:	2800      	cmp	r0, #0
  4055aa:	f47f af57 	bne.w	40545c <_vfiprintf_r+0x964>
  4055ae:	9910      	ldr	r1, [sp, #64]	; 0x40
  4055b0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4055b2:	1c48      	adds	r0, r1, #1
  4055b4:	46ca      	mov	sl, r9
  4055b6:	e448      	b.n	404e4a <_vfiprintf_r+0x352>
  4055b8:	2a00      	cmp	r2, #0
  4055ba:	f040 8091 	bne.w	4056e0 <_vfiprintf_r+0xbe8>
  4055be:	2001      	movs	r0, #1
  4055c0:	4611      	mov	r1, r2
  4055c2:	46ca      	mov	sl, r9
  4055c4:	e641      	b.n	40524a <_vfiprintf_r+0x752>
  4055c6:	aa0f      	add	r2, sp, #60	; 0x3c
  4055c8:	9904      	ldr	r1, [sp, #16]
  4055ca:	9806      	ldr	r0, [sp, #24]
  4055cc:	f7ff fa54 	bl	404a78 <__sprint_r.part.0>
  4055d0:	2800      	cmp	r0, #0
  4055d2:	f47f af43 	bne.w	40545c <_vfiprintf_r+0x964>
  4055d6:	9810      	ldr	r0, [sp, #64]	; 0x40
  4055d8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4055da:	3001      	adds	r0, #1
  4055dc:	46ca      	mov	sl, r9
  4055de:	e667      	b.n	4052b0 <_vfiprintf_r+0x7b8>
  4055e0:	46d3      	mov	fp, sl
  4055e2:	e6d6      	b.n	405392 <_vfiprintf_r+0x89a>
  4055e4:	9e07      	ldr	r6, [sp, #28]
  4055e6:	3607      	adds	r6, #7
  4055e8:	f026 0207 	bic.w	r2, r6, #7
  4055ec:	f102 0108 	add.w	r1, r2, #8
  4055f0:	e9d2 6700 	ldrd	r6, r7, [r2]
  4055f4:	9107      	str	r1, [sp, #28]
  4055f6:	2201      	movs	r2, #1
  4055f8:	f7ff bbb1 	b.w	404d5e <_vfiprintf_r+0x266>
  4055fc:	9e07      	ldr	r6, [sp, #28]
  4055fe:	3607      	adds	r6, #7
  405600:	f026 0607 	bic.w	r6, r6, #7
  405604:	e9d6 0100 	ldrd	r0, r1, [r6]
  405608:	f106 0208 	add.w	r2, r6, #8
  40560c:	9207      	str	r2, [sp, #28]
  40560e:	4606      	mov	r6, r0
  405610:	460f      	mov	r7, r1
  405612:	e4b6      	b.n	404f82 <_vfiprintf_r+0x48a>
  405614:	9e07      	ldr	r6, [sp, #28]
  405616:	3607      	adds	r6, #7
  405618:	f026 0207 	bic.w	r2, r6, #7
  40561c:	f102 0108 	add.w	r1, r2, #8
  405620:	e9d2 6700 	ldrd	r6, r7, [r2]
  405624:	9107      	str	r1, [sp, #28]
  405626:	2200      	movs	r2, #0
  405628:	f7ff bb99 	b.w	404d5e <_vfiprintf_r+0x266>
  40562c:	9e07      	ldr	r6, [sp, #28]
  40562e:	3607      	adds	r6, #7
  405630:	f026 0107 	bic.w	r1, r6, #7
  405634:	f101 0008 	add.w	r0, r1, #8
  405638:	9007      	str	r0, [sp, #28]
  40563a:	e9d1 6700 	ldrd	r6, r7, [r1]
  40563e:	e519      	b.n	405074 <_vfiprintf_r+0x57c>
  405640:	46cb      	mov	fp, r9
  405642:	f7ff bbab 	b.w	404d9c <_vfiprintf_r+0x2a4>
  405646:	252d      	movs	r5, #45	; 0x2d
  405648:	4276      	negs	r6, r6
  40564a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  40564e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405652:	2201      	movs	r2, #1
  405654:	f7ff bb88 	b.w	404d68 <_vfiprintf_r+0x270>
  405658:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40565a:	b9b3      	cbnz	r3, 40568a <_vfiprintf_r+0xb92>
  40565c:	4611      	mov	r1, r2
  40565e:	2001      	movs	r0, #1
  405660:	46ca      	mov	sl, r9
  405662:	e5f2      	b.n	40524a <_vfiprintf_r+0x752>
  405664:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405668:	f001 fdcc 	bl	407204 <__retarget_lock_release_recursive>
  40566c:	f04f 33ff 	mov.w	r3, #4294967295
  405670:	9303      	str	r3, [sp, #12]
  405672:	f7ff bb50 	b.w	404d16 <_vfiprintf_r+0x21e>
  405676:	aa0f      	add	r2, sp, #60	; 0x3c
  405678:	9904      	ldr	r1, [sp, #16]
  40567a:	9806      	ldr	r0, [sp, #24]
  40567c:	f7ff f9fc 	bl	404a78 <__sprint_r.part.0>
  405680:	2800      	cmp	r0, #0
  405682:	f47f aeeb 	bne.w	40545c <_vfiprintf_r+0x964>
  405686:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405688:	e6a9      	b.n	4053de <_vfiprintf_r+0x8e6>
  40568a:	ab0e      	add	r3, sp, #56	; 0x38
  40568c:	2202      	movs	r2, #2
  40568e:	931c      	str	r3, [sp, #112]	; 0x70
  405690:	921d      	str	r2, [sp, #116]	; 0x74
  405692:	2001      	movs	r0, #1
  405694:	46ca      	mov	sl, r9
  405696:	e5d0      	b.n	40523a <_vfiprintf_r+0x742>
  405698:	aa0f      	add	r2, sp, #60	; 0x3c
  40569a:	9904      	ldr	r1, [sp, #16]
  40569c:	9806      	ldr	r0, [sp, #24]
  40569e:	f7ff f9eb 	bl	404a78 <__sprint_r.part.0>
  4056a2:	2800      	cmp	r0, #0
  4056a4:	f47f aeda 	bne.w	40545c <_vfiprintf_r+0x964>
  4056a8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4056aa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4056ac:	1c48      	adds	r0, r1, #1
  4056ae:	46ca      	mov	sl, r9
  4056b0:	e5a4      	b.n	4051fc <_vfiprintf_r+0x704>
  4056b2:	9a07      	ldr	r2, [sp, #28]
  4056b4:	9903      	ldr	r1, [sp, #12]
  4056b6:	6813      	ldr	r3, [r2, #0]
  4056b8:	17cd      	asrs	r5, r1, #31
  4056ba:	4608      	mov	r0, r1
  4056bc:	3204      	adds	r2, #4
  4056be:	4629      	mov	r1, r5
  4056c0:	9207      	str	r2, [sp, #28]
  4056c2:	e9c3 0100 	strd	r0, r1, [r3]
  4056c6:	f7ff ba54 	b.w	404b72 <_vfiprintf_r+0x7a>
  4056ca:	4658      	mov	r0, fp
  4056cc:	9607      	str	r6, [sp, #28]
  4056ce:	9302      	str	r3, [sp, #8]
  4056d0:	f7fd ff36 	bl	403540 <strlen>
  4056d4:	2400      	movs	r4, #0
  4056d6:	9005      	str	r0, [sp, #20]
  4056d8:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4056dc:	f7ff bb5e 	b.w	404d9c <_vfiprintf_r+0x2a4>
  4056e0:	aa0f      	add	r2, sp, #60	; 0x3c
  4056e2:	9904      	ldr	r1, [sp, #16]
  4056e4:	9806      	ldr	r0, [sp, #24]
  4056e6:	f7ff f9c7 	bl	404a78 <__sprint_r.part.0>
  4056ea:	2800      	cmp	r0, #0
  4056ec:	f47f aeb6 	bne.w	40545c <_vfiprintf_r+0x964>
  4056f0:	9910      	ldr	r1, [sp, #64]	; 0x40
  4056f2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4056f4:	1c48      	adds	r0, r1, #1
  4056f6:	46ca      	mov	sl, r9
  4056f8:	e5a7      	b.n	40524a <_vfiprintf_r+0x752>
  4056fa:	9910      	ldr	r1, [sp, #64]	; 0x40
  4056fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4056fe:	4e20      	ldr	r6, [pc, #128]	; (405780 <_vfiprintf_r+0xc88>)
  405700:	3101      	adds	r1, #1
  405702:	f7ff bb90 	b.w	404e26 <_vfiprintf_r+0x32e>
  405706:	2c06      	cmp	r4, #6
  405708:	bf28      	it	cs
  40570a:	2406      	movcs	r4, #6
  40570c:	9405      	str	r4, [sp, #20]
  40570e:	9607      	str	r6, [sp, #28]
  405710:	9401      	str	r4, [sp, #4]
  405712:	f8df b070 	ldr.w	fp, [pc, #112]	; 405784 <_vfiprintf_r+0xc8c>
  405716:	e4d5      	b.n	4050c4 <_vfiprintf_r+0x5cc>
  405718:	9810      	ldr	r0, [sp, #64]	; 0x40
  40571a:	4e19      	ldr	r6, [pc, #100]	; (405780 <_vfiprintf_r+0xc88>)
  40571c:	3001      	adds	r0, #1
  40571e:	e603      	b.n	405328 <_vfiprintf_r+0x830>
  405720:	9405      	str	r4, [sp, #20]
  405722:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405726:	9607      	str	r6, [sp, #28]
  405728:	9302      	str	r3, [sp, #8]
  40572a:	4604      	mov	r4, r0
  40572c:	f7ff bb36 	b.w	404d9c <_vfiprintf_r+0x2a4>
  405730:	4686      	mov	lr, r0
  405732:	f7ff bbce 	b.w	404ed2 <_vfiprintf_r+0x3da>
  405736:	9806      	ldr	r0, [sp, #24]
  405738:	aa0f      	add	r2, sp, #60	; 0x3c
  40573a:	4659      	mov	r1, fp
  40573c:	f7ff f99c 	bl	404a78 <__sprint_r.part.0>
  405740:	2800      	cmp	r0, #0
  405742:	f43f ae24 	beq.w	40538e <_vfiprintf_r+0x896>
  405746:	e624      	b.n	405392 <_vfiprintf_r+0x89a>
  405748:	9907      	ldr	r1, [sp, #28]
  40574a:	f898 2001 	ldrb.w	r2, [r8, #1]
  40574e:	680c      	ldr	r4, [r1, #0]
  405750:	3104      	adds	r1, #4
  405752:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  405756:	46b8      	mov	r8, r7
  405758:	9107      	str	r1, [sp, #28]
  40575a:	f7ff ba3f 	b.w	404bdc <_vfiprintf_r+0xe4>
  40575e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405762:	e43c      	b.n	404fde <_vfiprintf_r+0x4e6>
  405764:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405768:	e521      	b.n	4051ae <_vfiprintf_r+0x6b6>
  40576a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40576e:	f7ff bbf4 	b.w	404f5a <_vfiprintf_r+0x462>
  405772:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405776:	e491      	b.n	40509c <_vfiprintf_r+0x5a4>
  405778:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40577c:	e469      	b.n	405052 <_vfiprintf_r+0x55a>
  40577e:	bf00      	nop
  405780:	00408fe8 	.word	0x00408fe8
  405784:	00408fbc 	.word	0x00408fbc

00405788 <__sbprintf>:
  405788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40578c:	460c      	mov	r4, r1
  40578e:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  405792:	8989      	ldrh	r1, [r1, #12]
  405794:	6e66      	ldr	r6, [r4, #100]	; 0x64
  405796:	89e5      	ldrh	r5, [r4, #14]
  405798:	9619      	str	r6, [sp, #100]	; 0x64
  40579a:	f021 0102 	bic.w	r1, r1, #2
  40579e:	4606      	mov	r6, r0
  4057a0:	69e0      	ldr	r0, [r4, #28]
  4057a2:	f8ad 100c 	strh.w	r1, [sp, #12]
  4057a6:	4617      	mov	r7, r2
  4057a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4057ac:	6a62      	ldr	r2, [r4, #36]	; 0x24
  4057ae:	f8ad 500e 	strh.w	r5, [sp, #14]
  4057b2:	4698      	mov	r8, r3
  4057b4:	ad1a      	add	r5, sp, #104	; 0x68
  4057b6:	2300      	movs	r3, #0
  4057b8:	9007      	str	r0, [sp, #28]
  4057ba:	a816      	add	r0, sp, #88	; 0x58
  4057bc:	9209      	str	r2, [sp, #36]	; 0x24
  4057be:	9306      	str	r3, [sp, #24]
  4057c0:	9500      	str	r5, [sp, #0]
  4057c2:	9504      	str	r5, [sp, #16]
  4057c4:	9102      	str	r1, [sp, #8]
  4057c6:	9105      	str	r1, [sp, #20]
  4057c8:	f001 fd16 	bl	4071f8 <__retarget_lock_init_recursive>
  4057cc:	4643      	mov	r3, r8
  4057ce:	463a      	mov	r2, r7
  4057d0:	4669      	mov	r1, sp
  4057d2:	4630      	mov	r0, r6
  4057d4:	f7ff f990 	bl	404af8 <_vfiprintf_r>
  4057d8:	1e05      	subs	r5, r0, #0
  4057da:	db07      	blt.n	4057ec <__sbprintf+0x64>
  4057dc:	4630      	mov	r0, r6
  4057de:	4669      	mov	r1, sp
  4057e0:	f001 f8e8 	bl	4069b4 <_fflush_r>
  4057e4:	2800      	cmp	r0, #0
  4057e6:	bf18      	it	ne
  4057e8:	f04f 35ff 	movne.w	r5, #4294967295
  4057ec:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4057f0:	065b      	lsls	r3, r3, #25
  4057f2:	d503      	bpl.n	4057fc <__sbprintf+0x74>
  4057f4:	89a3      	ldrh	r3, [r4, #12]
  4057f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4057fa:	81a3      	strh	r3, [r4, #12]
  4057fc:	9816      	ldr	r0, [sp, #88]	; 0x58
  4057fe:	f001 fcfd 	bl	4071fc <__retarget_lock_close_recursive>
  405802:	4628      	mov	r0, r5
  405804:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  405808:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040580c <__swsetup_r>:
  40580c:	b538      	push	{r3, r4, r5, lr}
  40580e:	4b30      	ldr	r3, [pc, #192]	; (4058d0 <__swsetup_r+0xc4>)
  405810:	681b      	ldr	r3, [r3, #0]
  405812:	4605      	mov	r5, r0
  405814:	460c      	mov	r4, r1
  405816:	b113      	cbz	r3, 40581e <__swsetup_r+0x12>
  405818:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40581a:	2a00      	cmp	r2, #0
  40581c:	d038      	beq.n	405890 <__swsetup_r+0x84>
  40581e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405822:	b293      	uxth	r3, r2
  405824:	0718      	lsls	r0, r3, #28
  405826:	d50c      	bpl.n	405842 <__swsetup_r+0x36>
  405828:	6920      	ldr	r0, [r4, #16]
  40582a:	b1a8      	cbz	r0, 405858 <__swsetup_r+0x4c>
  40582c:	f013 0201 	ands.w	r2, r3, #1
  405830:	d01e      	beq.n	405870 <__swsetup_r+0x64>
  405832:	6963      	ldr	r3, [r4, #20]
  405834:	2200      	movs	r2, #0
  405836:	425b      	negs	r3, r3
  405838:	61a3      	str	r3, [r4, #24]
  40583a:	60a2      	str	r2, [r4, #8]
  40583c:	b1f0      	cbz	r0, 40587c <__swsetup_r+0x70>
  40583e:	2000      	movs	r0, #0
  405840:	bd38      	pop	{r3, r4, r5, pc}
  405842:	06d9      	lsls	r1, r3, #27
  405844:	d53c      	bpl.n	4058c0 <__swsetup_r+0xb4>
  405846:	0758      	lsls	r0, r3, #29
  405848:	d426      	bmi.n	405898 <__swsetup_r+0x8c>
  40584a:	6920      	ldr	r0, [r4, #16]
  40584c:	f042 0308 	orr.w	r3, r2, #8
  405850:	81a3      	strh	r3, [r4, #12]
  405852:	b29b      	uxth	r3, r3
  405854:	2800      	cmp	r0, #0
  405856:	d1e9      	bne.n	40582c <__swsetup_r+0x20>
  405858:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40585c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405860:	d0e4      	beq.n	40582c <__swsetup_r+0x20>
  405862:	4628      	mov	r0, r5
  405864:	4621      	mov	r1, r4
  405866:	f001 fcfd 	bl	407264 <__smakebuf_r>
  40586a:	89a3      	ldrh	r3, [r4, #12]
  40586c:	6920      	ldr	r0, [r4, #16]
  40586e:	e7dd      	b.n	40582c <__swsetup_r+0x20>
  405870:	0799      	lsls	r1, r3, #30
  405872:	bf58      	it	pl
  405874:	6962      	ldrpl	r2, [r4, #20]
  405876:	60a2      	str	r2, [r4, #8]
  405878:	2800      	cmp	r0, #0
  40587a:	d1e0      	bne.n	40583e <__swsetup_r+0x32>
  40587c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405880:	061a      	lsls	r2, r3, #24
  405882:	d5dd      	bpl.n	405840 <__swsetup_r+0x34>
  405884:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405888:	81a3      	strh	r3, [r4, #12]
  40588a:	f04f 30ff 	mov.w	r0, #4294967295
  40588e:	bd38      	pop	{r3, r4, r5, pc}
  405890:	4618      	mov	r0, r3
  405892:	f001 f8e7 	bl	406a64 <__sinit>
  405896:	e7c2      	b.n	40581e <__swsetup_r+0x12>
  405898:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40589a:	b151      	cbz	r1, 4058b2 <__swsetup_r+0xa6>
  40589c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4058a0:	4299      	cmp	r1, r3
  4058a2:	d004      	beq.n	4058ae <__swsetup_r+0xa2>
  4058a4:	4628      	mov	r0, r5
  4058a6:	f001 fa03 	bl	406cb0 <_free_r>
  4058aa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4058ae:	2300      	movs	r3, #0
  4058b0:	6323      	str	r3, [r4, #48]	; 0x30
  4058b2:	2300      	movs	r3, #0
  4058b4:	6920      	ldr	r0, [r4, #16]
  4058b6:	6063      	str	r3, [r4, #4]
  4058b8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4058bc:	6020      	str	r0, [r4, #0]
  4058be:	e7c5      	b.n	40584c <__swsetup_r+0x40>
  4058c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4058c4:	2309      	movs	r3, #9
  4058c6:	602b      	str	r3, [r5, #0]
  4058c8:	f04f 30ff 	mov.w	r0, #4294967295
  4058cc:	81a2      	strh	r2, [r4, #12]
  4058ce:	bd38      	pop	{r3, r4, r5, pc}
  4058d0:	20400020 	.word	0x20400020

004058d4 <register_fini>:
  4058d4:	4b02      	ldr	r3, [pc, #8]	; (4058e0 <register_fini+0xc>)
  4058d6:	b113      	cbz	r3, 4058de <register_fini+0xa>
  4058d8:	4802      	ldr	r0, [pc, #8]	; (4058e4 <register_fini+0x10>)
  4058da:	f000 b805 	b.w	4058e8 <atexit>
  4058de:	4770      	bx	lr
  4058e0:	00000000 	.word	0x00000000
  4058e4:	00406ad5 	.word	0x00406ad5

004058e8 <atexit>:
  4058e8:	2300      	movs	r3, #0
  4058ea:	4601      	mov	r1, r0
  4058ec:	461a      	mov	r2, r3
  4058ee:	4618      	mov	r0, r3
  4058f0:	f002 bbda 	b.w	4080a8 <__register_exitproc>

004058f4 <quorem>:
  4058f4:	6902      	ldr	r2, [r0, #16]
  4058f6:	690b      	ldr	r3, [r1, #16]
  4058f8:	4293      	cmp	r3, r2
  4058fa:	f300 808d 	bgt.w	405a18 <quorem+0x124>
  4058fe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405902:	f103 38ff 	add.w	r8, r3, #4294967295
  405906:	f101 0714 	add.w	r7, r1, #20
  40590a:	f100 0b14 	add.w	fp, r0, #20
  40590e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  405912:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  405916:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40591a:	b083      	sub	sp, #12
  40591c:	3201      	adds	r2, #1
  40591e:	fbb3 f9f2 	udiv	r9, r3, r2
  405922:	eb0b 0304 	add.w	r3, fp, r4
  405926:	9400      	str	r4, [sp, #0]
  405928:	eb07 0a04 	add.w	sl, r7, r4
  40592c:	9301      	str	r3, [sp, #4]
  40592e:	f1b9 0f00 	cmp.w	r9, #0
  405932:	d039      	beq.n	4059a8 <quorem+0xb4>
  405934:	2500      	movs	r5, #0
  405936:	462e      	mov	r6, r5
  405938:	46bc      	mov	ip, r7
  40593a:	46de      	mov	lr, fp
  40593c:	f85c 4b04 	ldr.w	r4, [ip], #4
  405940:	f8de 3000 	ldr.w	r3, [lr]
  405944:	b2a2      	uxth	r2, r4
  405946:	fb09 5502 	mla	r5, r9, r2, r5
  40594a:	0c22      	lsrs	r2, r4, #16
  40594c:	0c2c      	lsrs	r4, r5, #16
  40594e:	fb09 4202 	mla	r2, r9, r2, r4
  405952:	b2ad      	uxth	r5, r5
  405954:	1b75      	subs	r5, r6, r5
  405956:	b296      	uxth	r6, r2
  405958:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  40595c:	fa15 f383 	uxtah	r3, r5, r3
  405960:	eb06 4623 	add.w	r6, r6, r3, asr #16
  405964:	b29b      	uxth	r3, r3
  405966:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40596a:	45e2      	cmp	sl, ip
  40596c:	ea4f 4512 	mov.w	r5, r2, lsr #16
  405970:	f84e 3b04 	str.w	r3, [lr], #4
  405974:	ea4f 4626 	mov.w	r6, r6, asr #16
  405978:	d2e0      	bcs.n	40593c <quorem+0x48>
  40597a:	9b00      	ldr	r3, [sp, #0]
  40597c:	f85b 3003 	ldr.w	r3, [fp, r3]
  405980:	b993      	cbnz	r3, 4059a8 <quorem+0xb4>
  405982:	9c01      	ldr	r4, [sp, #4]
  405984:	1f23      	subs	r3, r4, #4
  405986:	459b      	cmp	fp, r3
  405988:	d20c      	bcs.n	4059a4 <quorem+0xb0>
  40598a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40598e:	b94b      	cbnz	r3, 4059a4 <quorem+0xb0>
  405990:	f1a4 0308 	sub.w	r3, r4, #8
  405994:	e002      	b.n	40599c <quorem+0xa8>
  405996:	681a      	ldr	r2, [r3, #0]
  405998:	3b04      	subs	r3, #4
  40599a:	b91a      	cbnz	r2, 4059a4 <quorem+0xb0>
  40599c:	459b      	cmp	fp, r3
  40599e:	f108 38ff 	add.w	r8, r8, #4294967295
  4059a2:	d3f8      	bcc.n	405996 <quorem+0xa2>
  4059a4:	f8c0 8010 	str.w	r8, [r0, #16]
  4059a8:	4604      	mov	r4, r0
  4059aa:	f001 ff73 	bl	407894 <__mcmp>
  4059ae:	2800      	cmp	r0, #0
  4059b0:	db2e      	blt.n	405a10 <quorem+0x11c>
  4059b2:	f109 0901 	add.w	r9, r9, #1
  4059b6:	465d      	mov	r5, fp
  4059b8:	2300      	movs	r3, #0
  4059ba:	f857 1b04 	ldr.w	r1, [r7], #4
  4059be:	6828      	ldr	r0, [r5, #0]
  4059c0:	b28a      	uxth	r2, r1
  4059c2:	1a9a      	subs	r2, r3, r2
  4059c4:	0c0b      	lsrs	r3, r1, #16
  4059c6:	fa12 f280 	uxtah	r2, r2, r0
  4059ca:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4059ce:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4059d2:	b292      	uxth	r2, r2
  4059d4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4059d8:	45ba      	cmp	sl, r7
  4059da:	f845 2b04 	str.w	r2, [r5], #4
  4059de:	ea4f 4323 	mov.w	r3, r3, asr #16
  4059e2:	d2ea      	bcs.n	4059ba <quorem+0xc6>
  4059e4:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4059e8:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4059ec:	b982      	cbnz	r2, 405a10 <quorem+0x11c>
  4059ee:	1f1a      	subs	r2, r3, #4
  4059f0:	4593      	cmp	fp, r2
  4059f2:	d20b      	bcs.n	405a0c <quorem+0x118>
  4059f4:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4059f8:	b942      	cbnz	r2, 405a0c <quorem+0x118>
  4059fa:	3b08      	subs	r3, #8
  4059fc:	e002      	b.n	405a04 <quorem+0x110>
  4059fe:	681a      	ldr	r2, [r3, #0]
  405a00:	3b04      	subs	r3, #4
  405a02:	b91a      	cbnz	r2, 405a0c <quorem+0x118>
  405a04:	459b      	cmp	fp, r3
  405a06:	f108 38ff 	add.w	r8, r8, #4294967295
  405a0a:	d3f8      	bcc.n	4059fe <quorem+0x10a>
  405a0c:	f8c4 8010 	str.w	r8, [r4, #16]
  405a10:	4648      	mov	r0, r9
  405a12:	b003      	add	sp, #12
  405a14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405a18:	2000      	movs	r0, #0
  405a1a:	4770      	bx	lr
  405a1c:	0000      	movs	r0, r0
	...

00405a20 <_dtoa_r>:
  405a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405a24:	6c01      	ldr	r1, [r0, #64]	; 0x40
  405a26:	b09b      	sub	sp, #108	; 0x6c
  405a28:	4604      	mov	r4, r0
  405a2a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  405a2c:	4692      	mov	sl, r2
  405a2e:	469b      	mov	fp, r3
  405a30:	b141      	cbz	r1, 405a44 <_dtoa_r+0x24>
  405a32:	6c42      	ldr	r2, [r0, #68]	; 0x44
  405a34:	604a      	str	r2, [r1, #4]
  405a36:	2301      	movs	r3, #1
  405a38:	4093      	lsls	r3, r2
  405a3a:	608b      	str	r3, [r1, #8]
  405a3c:	f001 fd52 	bl	4074e4 <_Bfree>
  405a40:	2300      	movs	r3, #0
  405a42:	6423      	str	r3, [r4, #64]	; 0x40
  405a44:	f1bb 0f00 	cmp.w	fp, #0
  405a48:	465d      	mov	r5, fp
  405a4a:	db35      	blt.n	405ab8 <_dtoa_r+0x98>
  405a4c:	2300      	movs	r3, #0
  405a4e:	6033      	str	r3, [r6, #0]
  405a50:	4b9d      	ldr	r3, [pc, #628]	; (405cc8 <_dtoa_r+0x2a8>)
  405a52:	43ab      	bics	r3, r5
  405a54:	d015      	beq.n	405a82 <_dtoa_r+0x62>
  405a56:	4650      	mov	r0, sl
  405a58:	4659      	mov	r1, fp
  405a5a:	2200      	movs	r2, #0
  405a5c:	2300      	movs	r3, #0
  405a5e:	f003 f89b 	bl	408b98 <__aeabi_dcmpeq>
  405a62:	4680      	mov	r8, r0
  405a64:	2800      	cmp	r0, #0
  405a66:	d02d      	beq.n	405ac4 <_dtoa_r+0xa4>
  405a68:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405a6a:	2301      	movs	r3, #1
  405a6c:	6013      	str	r3, [r2, #0]
  405a6e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405a70:	2b00      	cmp	r3, #0
  405a72:	f000 80bd 	beq.w	405bf0 <_dtoa_r+0x1d0>
  405a76:	4895      	ldr	r0, [pc, #596]	; (405ccc <_dtoa_r+0x2ac>)
  405a78:	6018      	str	r0, [r3, #0]
  405a7a:	3801      	subs	r0, #1
  405a7c:	b01b      	add	sp, #108	; 0x6c
  405a7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405a82:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405a84:	f242 730f 	movw	r3, #9999	; 0x270f
  405a88:	6013      	str	r3, [r2, #0]
  405a8a:	f1ba 0f00 	cmp.w	sl, #0
  405a8e:	d10d      	bne.n	405aac <_dtoa_r+0x8c>
  405a90:	f3c5 0513 	ubfx	r5, r5, #0, #20
  405a94:	b955      	cbnz	r5, 405aac <_dtoa_r+0x8c>
  405a96:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405a98:	488d      	ldr	r0, [pc, #564]	; (405cd0 <_dtoa_r+0x2b0>)
  405a9a:	2b00      	cmp	r3, #0
  405a9c:	d0ee      	beq.n	405a7c <_dtoa_r+0x5c>
  405a9e:	f100 0308 	add.w	r3, r0, #8
  405aa2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  405aa4:	6013      	str	r3, [r2, #0]
  405aa6:	b01b      	add	sp, #108	; 0x6c
  405aa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405aac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405aae:	4889      	ldr	r0, [pc, #548]	; (405cd4 <_dtoa_r+0x2b4>)
  405ab0:	2b00      	cmp	r3, #0
  405ab2:	d0e3      	beq.n	405a7c <_dtoa_r+0x5c>
  405ab4:	1cc3      	adds	r3, r0, #3
  405ab6:	e7f4      	b.n	405aa2 <_dtoa_r+0x82>
  405ab8:	2301      	movs	r3, #1
  405aba:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  405abe:	6033      	str	r3, [r6, #0]
  405ac0:	46ab      	mov	fp, r5
  405ac2:	e7c5      	b.n	405a50 <_dtoa_r+0x30>
  405ac4:	aa18      	add	r2, sp, #96	; 0x60
  405ac6:	ab19      	add	r3, sp, #100	; 0x64
  405ac8:	9201      	str	r2, [sp, #4]
  405aca:	9300      	str	r3, [sp, #0]
  405acc:	4652      	mov	r2, sl
  405ace:	465b      	mov	r3, fp
  405ad0:	4620      	mov	r0, r4
  405ad2:	f001 ff7f 	bl	4079d4 <__d2b>
  405ad6:	0d2b      	lsrs	r3, r5, #20
  405ad8:	4681      	mov	r9, r0
  405ada:	d071      	beq.n	405bc0 <_dtoa_r+0x1a0>
  405adc:	f3cb 0213 	ubfx	r2, fp, #0, #20
  405ae0:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  405ae4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  405ae6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  405aea:	4650      	mov	r0, sl
  405aec:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  405af0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  405af4:	2200      	movs	r2, #0
  405af6:	4b78      	ldr	r3, [pc, #480]	; (405cd8 <_dtoa_r+0x2b8>)
  405af8:	f002 fc32 	bl	408360 <__aeabi_dsub>
  405afc:	a36c      	add	r3, pc, #432	; (adr r3, 405cb0 <_dtoa_r+0x290>)
  405afe:	e9d3 2300 	ldrd	r2, r3, [r3]
  405b02:	f002 fde1 	bl	4086c8 <__aeabi_dmul>
  405b06:	a36c      	add	r3, pc, #432	; (adr r3, 405cb8 <_dtoa_r+0x298>)
  405b08:	e9d3 2300 	ldrd	r2, r3, [r3]
  405b0c:	f002 fc2a 	bl	408364 <__adddf3>
  405b10:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405b14:	4630      	mov	r0, r6
  405b16:	f002 fd71 	bl	4085fc <__aeabi_i2d>
  405b1a:	a369      	add	r3, pc, #420	; (adr r3, 405cc0 <_dtoa_r+0x2a0>)
  405b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
  405b20:	f002 fdd2 	bl	4086c8 <__aeabi_dmul>
  405b24:	4602      	mov	r2, r0
  405b26:	460b      	mov	r3, r1
  405b28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405b2c:	f002 fc1a 	bl	408364 <__adddf3>
  405b30:	e9cd 0104 	strd	r0, r1, [sp, #16]
  405b34:	f003 f878 	bl	408c28 <__aeabi_d2iz>
  405b38:	2200      	movs	r2, #0
  405b3a:	9002      	str	r0, [sp, #8]
  405b3c:	2300      	movs	r3, #0
  405b3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405b42:	f003 f833 	bl	408bac <__aeabi_dcmplt>
  405b46:	2800      	cmp	r0, #0
  405b48:	f040 8173 	bne.w	405e32 <_dtoa_r+0x412>
  405b4c:	9d02      	ldr	r5, [sp, #8]
  405b4e:	2d16      	cmp	r5, #22
  405b50:	f200 815d 	bhi.w	405e0e <_dtoa_r+0x3ee>
  405b54:	4b61      	ldr	r3, [pc, #388]	; (405cdc <_dtoa_r+0x2bc>)
  405b56:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  405b5a:	e9d3 0100 	ldrd	r0, r1, [r3]
  405b5e:	4652      	mov	r2, sl
  405b60:	465b      	mov	r3, fp
  405b62:	f003 f841 	bl	408be8 <__aeabi_dcmpgt>
  405b66:	2800      	cmp	r0, #0
  405b68:	f000 81c5 	beq.w	405ef6 <_dtoa_r+0x4d6>
  405b6c:	1e6b      	subs	r3, r5, #1
  405b6e:	9302      	str	r3, [sp, #8]
  405b70:	2300      	movs	r3, #0
  405b72:	930e      	str	r3, [sp, #56]	; 0x38
  405b74:	1bbf      	subs	r7, r7, r6
  405b76:	1e7b      	subs	r3, r7, #1
  405b78:	9306      	str	r3, [sp, #24]
  405b7a:	f100 8154 	bmi.w	405e26 <_dtoa_r+0x406>
  405b7e:	2300      	movs	r3, #0
  405b80:	9308      	str	r3, [sp, #32]
  405b82:	9b02      	ldr	r3, [sp, #8]
  405b84:	2b00      	cmp	r3, #0
  405b86:	f2c0 8145 	blt.w	405e14 <_dtoa_r+0x3f4>
  405b8a:	9a06      	ldr	r2, [sp, #24]
  405b8c:	930d      	str	r3, [sp, #52]	; 0x34
  405b8e:	4611      	mov	r1, r2
  405b90:	4419      	add	r1, r3
  405b92:	2300      	movs	r3, #0
  405b94:	9106      	str	r1, [sp, #24]
  405b96:	930c      	str	r3, [sp, #48]	; 0x30
  405b98:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405b9a:	2b09      	cmp	r3, #9
  405b9c:	d82a      	bhi.n	405bf4 <_dtoa_r+0x1d4>
  405b9e:	2b05      	cmp	r3, #5
  405ba0:	f340 865b 	ble.w	40685a <_dtoa_r+0xe3a>
  405ba4:	3b04      	subs	r3, #4
  405ba6:	9324      	str	r3, [sp, #144]	; 0x90
  405ba8:	2500      	movs	r5, #0
  405baa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405bac:	3b02      	subs	r3, #2
  405bae:	2b03      	cmp	r3, #3
  405bb0:	f200 8642 	bhi.w	406838 <_dtoa_r+0xe18>
  405bb4:	e8df f013 	tbh	[pc, r3, lsl #1]
  405bb8:	02c903d4 	.word	0x02c903d4
  405bbc:	046103df 	.word	0x046103df
  405bc0:	9f18      	ldr	r7, [sp, #96]	; 0x60
  405bc2:	9e19      	ldr	r6, [sp, #100]	; 0x64
  405bc4:	443e      	add	r6, r7
  405bc6:	f206 4332 	addw	r3, r6, #1074	; 0x432
  405bca:	2b20      	cmp	r3, #32
  405bcc:	f340 818e 	ble.w	405eec <_dtoa_r+0x4cc>
  405bd0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  405bd4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  405bd8:	409d      	lsls	r5, r3
  405bda:	fa2a f000 	lsr.w	r0, sl, r0
  405bde:	4328      	orrs	r0, r5
  405be0:	f002 fcfc 	bl	4085dc <__aeabi_ui2d>
  405be4:	2301      	movs	r3, #1
  405be6:	3e01      	subs	r6, #1
  405be8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  405bec:	9314      	str	r3, [sp, #80]	; 0x50
  405bee:	e781      	b.n	405af4 <_dtoa_r+0xd4>
  405bf0:	483b      	ldr	r0, [pc, #236]	; (405ce0 <_dtoa_r+0x2c0>)
  405bf2:	e743      	b.n	405a7c <_dtoa_r+0x5c>
  405bf4:	2100      	movs	r1, #0
  405bf6:	6461      	str	r1, [r4, #68]	; 0x44
  405bf8:	4620      	mov	r0, r4
  405bfa:	9125      	str	r1, [sp, #148]	; 0x94
  405bfc:	f001 fc4c 	bl	407498 <_Balloc>
  405c00:	f04f 33ff 	mov.w	r3, #4294967295
  405c04:	930a      	str	r3, [sp, #40]	; 0x28
  405c06:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405c08:	930f      	str	r3, [sp, #60]	; 0x3c
  405c0a:	2301      	movs	r3, #1
  405c0c:	9004      	str	r0, [sp, #16]
  405c0e:	6420      	str	r0, [r4, #64]	; 0x40
  405c10:	9224      	str	r2, [sp, #144]	; 0x90
  405c12:	930b      	str	r3, [sp, #44]	; 0x2c
  405c14:	9b19      	ldr	r3, [sp, #100]	; 0x64
  405c16:	2b00      	cmp	r3, #0
  405c18:	f2c0 80d9 	blt.w	405dce <_dtoa_r+0x3ae>
  405c1c:	9a02      	ldr	r2, [sp, #8]
  405c1e:	2a0e      	cmp	r2, #14
  405c20:	f300 80d5 	bgt.w	405dce <_dtoa_r+0x3ae>
  405c24:	4b2d      	ldr	r3, [pc, #180]	; (405cdc <_dtoa_r+0x2bc>)
  405c26:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
  405c2e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  405c32:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405c34:	2b00      	cmp	r3, #0
  405c36:	f2c0 83ba 	blt.w	4063ae <_dtoa_r+0x98e>
  405c3a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  405c3e:	4650      	mov	r0, sl
  405c40:	462a      	mov	r2, r5
  405c42:	4633      	mov	r3, r6
  405c44:	4659      	mov	r1, fp
  405c46:	f002 fe69 	bl	40891c <__aeabi_ddiv>
  405c4a:	f002 ffed 	bl	408c28 <__aeabi_d2iz>
  405c4e:	4680      	mov	r8, r0
  405c50:	f002 fcd4 	bl	4085fc <__aeabi_i2d>
  405c54:	462a      	mov	r2, r5
  405c56:	4633      	mov	r3, r6
  405c58:	f002 fd36 	bl	4086c8 <__aeabi_dmul>
  405c5c:	460b      	mov	r3, r1
  405c5e:	4602      	mov	r2, r0
  405c60:	4659      	mov	r1, fp
  405c62:	4650      	mov	r0, sl
  405c64:	f002 fb7c 	bl	408360 <__aeabi_dsub>
  405c68:	9d04      	ldr	r5, [sp, #16]
  405c6a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  405c6e:	702b      	strb	r3, [r5, #0]
  405c70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405c72:	2b01      	cmp	r3, #1
  405c74:	4606      	mov	r6, r0
  405c76:	460f      	mov	r7, r1
  405c78:	f105 0501 	add.w	r5, r5, #1
  405c7c:	d068      	beq.n	405d50 <_dtoa_r+0x330>
  405c7e:	2200      	movs	r2, #0
  405c80:	4b18      	ldr	r3, [pc, #96]	; (405ce4 <_dtoa_r+0x2c4>)
  405c82:	f002 fd21 	bl	4086c8 <__aeabi_dmul>
  405c86:	2200      	movs	r2, #0
  405c88:	2300      	movs	r3, #0
  405c8a:	4606      	mov	r6, r0
  405c8c:	460f      	mov	r7, r1
  405c8e:	f002 ff83 	bl	408b98 <__aeabi_dcmpeq>
  405c92:	2800      	cmp	r0, #0
  405c94:	f040 8088 	bne.w	405da8 <_dtoa_r+0x388>
  405c98:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  405c9c:	f04f 0a00 	mov.w	sl, #0
  405ca0:	f8df b040 	ldr.w	fp, [pc, #64]	; 405ce4 <_dtoa_r+0x2c4>
  405ca4:	940c      	str	r4, [sp, #48]	; 0x30
  405ca6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  405caa:	e028      	b.n	405cfe <_dtoa_r+0x2de>
  405cac:	f3af 8000 	nop.w
  405cb0:	636f4361 	.word	0x636f4361
  405cb4:	3fd287a7 	.word	0x3fd287a7
  405cb8:	8b60c8b3 	.word	0x8b60c8b3
  405cbc:	3fc68a28 	.word	0x3fc68a28
  405cc0:	509f79fb 	.word	0x509f79fb
  405cc4:	3fd34413 	.word	0x3fd34413
  405cc8:	7ff00000 	.word	0x7ff00000
  405ccc:	00408fc5 	.word	0x00408fc5
  405cd0:	00409008 	.word	0x00409008
  405cd4:	00409014 	.word	0x00409014
  405cd8:	3ff80000 	.word	0x3ff80000
  405cdc:	00409050 	.word	0x00409050
  405ce0:	00408fc4 	.word	0x00408fc4
  405ce4:	40240000 	.word	0x40240000
  405ce8:	f002 fcee 	bl	4086c8 <__aeabi_dmul>
  405cec:	2200      	movs	r2, #0
  405cee:	2300      	movs	r3, #0
  405cf0:	4606      	mov	r6, r0
  405cf2:	460f      	mov	r7, r1
  405cf4:	f002 ff50 	bl	408b98 <__aeabi_dcmpeq>
  405cf8:	2800      	cmp	r0, #0
  405cfa:	f040 83c1 	bne.w	406480 <_dtoa_r+0xa60>
  405cfe:	4642      	mov	r2, r8
  405d00:	464b      	mov	r3, r9
  405d02:	4630      	mov	r0, r6
  405d04:	4639      	mov	r1, r7
  405d06:	f002 fe09 	bl	40891c <__aeabi_ddiv>
  405d0a:	f002 ff8d 	bl	408c28 <__aeabi_d2iz>
  405d0e:	4604      	mov	r4, r0
  405d10:	f002 fc74 	bl	4085fc <__aeabi_i2d>
  405d14:	4642      	mov	r2, r8
  405d16:	464b      	mov	r3, r9
  405d18:	f002 fcd6 	bl	4086c8 <__aeabi_dmul>
  405d1c:	4602      	mov	r2, r0
  405d1e:	460b      	mov	r3, r1
  405d20:	4630      	mov	r0, r6
  405d22:	4639      	mov	r1, r7
  405d24:	f002 fb1c 	bl	408360 <__aeabi_dsub>
  405d28:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  405d2c:	9e04      	ldr	r6, [sp, #16]
  405d2e:	f805 eb01 	strb.w	lr, [r5], #1
  405d32:	eba5 0e06 	sub.w	lr, r5, r6
  405d36:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  405d38:	45b6      	cmp	lr, r6
  405d3a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  405d3e:	4652      	mov	r2, sl
  405d40:	465b      	mov	r3, fp
  405d42:	d1d1      	bne.n	405ce8 <_dtoa_r+0x2c8>
  405d44:	46a0      	mov	r8, r4
  405d46:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  405d4a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405d4c:	4606      	mov	r6, r0
  405d4e:	460f      	mov	r7, r1
  405d50:	4632      	mov	r2, r6
  405d52:	463b      	mov	r3, r7
  405d54:	4630      	mov	r0, r6
  405d56:	4639      	mov	r1, r7
  405d58:	f002 fb04 	bl	408364 <__adddf3>
  405d5c:	4606      	mov	r6, r0
  405d5e:	460f      	mov	r7, r1
  405d60:	4602      	mov	r2, r0
  405d62:	460b      	mov	r3, r1
  405d64:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405d68:	f002 ff20 	bl	408bac <__aeabi_dcmplt>
  405d6c:	b948      	cbnz	r0, 405d82 <_dtoa_r+0x362>
  405d6e:	4632      	mov	r2, r6
  405d70:	463b      	mov	r3, r7
  405d72:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405d76:	f002 ff0f 	bl	408b98 <__aeabi_dcmpeq>
  405d7a:	b1a8      	cbz	r0, 405da8 <_dtoa_r+0x388>
  405d7c:	f018 0f01 	tst.w	r8, #1
  405d80:	d012      	beq.n	405da8 <_dtoa_r+0x388>
  405d82:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405d86:	9a04      	ldr	r2, [sp, #16]
  405d88:	1e6b      	subs	r3, r5, #1
  405d8a:	e004      	b.n	405d96 <_dtoa_r+0x376>
  405d8c:	429a      	cmp	r2, r3
  405d8e:	f000 8401 	beq.w	406594 <_dtoa_r+0xb74>
  405d92:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  405d96:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  405d9a:	f103 0501 	add.w	r5, r3, #1
  405d9e:	d0f5      	beq.n	405d8c <_dtoa_r+0x36c>
  405da0:	f108 0801 	add.w	r8, r8, #1
  405da4:	f883 8000 	strb.w	r8, [r3]
  405da8:	4649      	mov	r1, r9
  405daa:	4620      	mov	r0, r4
  405dac:	f001 fb9a 	bl	4074e4 <_Bfree>
  405db0:	2200      	movs	r2, #0
  405db2:	9b02      	ldr	r3, [sp, #8]
  405db4:	702a      	strb	r2, [r5, #0]
  405db6:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405db8:	3301      	adds	r3, #1
  405dba:	6013      	str	r3, [r2, #0]
  405dbc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405dbe:	2b00      	cmp	r3, #0
  405dc0:	f000 839e 	beq.w	406500 <_dtoa_r+0xae0>
  405dc4:	9804      	ldr	r0, [sp, #16]
  405dc6:	601d      	str	r5, [r3, #0]
  405dc8:	b01b      	add	sp, #108	; 0x6c
  405dca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405dce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405dd0:	2a00      	cmp	r2, #0
  405dd2:	d03e      	beq.n	405e52 <_dtoa_r+0x432>
  405dd4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405dd6:	2a01      	cmp	r2, #1
  405dd8:	f340 8311 	ble.w	4063fe <_dtoa_r+0x9de>
  405ddc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405dde:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405de0:	1e5f      	subs	r7, r3, #1
  405de2:	42ba      	cmp	r2, r7
  405de4:	f2c0 838f 	blt.w	406506 <_dtoa_r+0xae6>
  405de8:	1bd7      	subs	r7, r2, r7
  405dea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405dec:	2b00      	cmp	r3, #0
  405dee:	f2c0 848b 	blt.w	406708 <_dtoa_r+0xce8>
  405df2:	9d08      	ldr	r5, [sp, #32]
  405df4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405df6:	9a08      	ldr	r2, [sp, #32]
  405df8:	441a      	add	r2, r3
  405dfa:	9208      	str	r2, [sp, #32]
  405dfc:	9a06      	ldr	r2, [sp, #24]
  405dfe:	2101      	movs	r1, #1
  405e00:	441a      	add	r2, r3
  405e02:	4620      	mov	r0, r4
  405e04:	9206      	str	r2, [sp, #24]
  405e06:	f001 fc07 	bl	407618 <__i2b>
  405e0a:	4606      	mov	r6, r0
  405e0c:	e024      	b.n	405e58 <_dtoa_r+0x438>
  405e0e:	2301      	movs	r3, #1
  405e10:	930e      	str	r3, [sp, #56]	; 0x38
  405e12:	e6af      	b.n	405b74 <_dtoa_r+0x154>
  405e14:	9a08      	ldr	r2, [sp, #32]
  405e16:	9b02      	ldr	r3, [sp, #8]
  405e18:	1ad2      	subs	r2, r2, r3
  405e1a:	425b      	negs	r3, r3
  405e1c:	930c      	str	r3, [sp, #48]	; 0x30
  405e1e:	2300      	movs	r3, #0
  405e20:	9208      	str	r2, [sp, #32]
  405e22:	930d      	str	r3, [sp, #52]	; 0x34
  405e24:	e6b8      	b.n	405b98 <_dtoa_r+0x178>
  405e26:	f1c7 0301 	rsb	r3, r7, #1
  405e2a:	9308      	str	r3, [sp, #32]
  405e2c:	2300      	movs	r3, #0
  405e2e:	9306      	str	r3, [sp, #24]
  405e30:	e6a7      	b.n	405b82 <_dtoa_r+0x162>
  405e32:	9d02      	ldr	r5, [sp, #8]
  405e34:	4628      	mov	r0, r5
  405e36:	f002 fbe1 	bl	4085fc <__aeabi_i2d>
  405e3a:	4602      	mov	r2, r0
  405e3c:	460b      	mov	r3, r1
  405e3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405e42:	f002 fea9 	bl	408b98 <__aeabi_dcmpeq>
  405e46:	2800      	cmp	r0, #0
  405e48:	f47f ae80 	bne.w	405b4c <_dtoa_r+0x12c>
  405e4c:	1e6b      	subs	r3, r5, #1
  405e4e:	9302      	str	r3, [sp, #8]
  405e50:	e67c      	b.n	405b4c <_dtoa_r+0x12c>
  405e52:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405e54:	9d08      	ldr	r5, [sp, #32]
  405e56:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  405e58:	2d00      	cmp	r5, #0
  405e5a:	dd0c      	ble.n	405e76 <_dtoa_r+0x456>
  405e5c:	9906      	ldr	r1, [sp, #24]
  405e5e:	2900      	cmp	r1, #0
  405e60:	460b      	mov	r3, r1
  405e62:	dd08      	ble.n	405e76 <_dtoa_r+0x456>
  405e64:	42a9      	cmp	r1, r5
  405e66:	9a08      	ldr	r2, [sp, #32]
  405e68:	bfa8      	it	ge
  405e6a:	462b      	movge	r3, r5
  405e6c:	1ad2      	subs	r2, r2, r3
  405e6e:	1aed      	subs	r5, r5, r3
  405e70:	1acb      	subs	r3, r1, r3
  405e72:	9208      	str	r2, [sp, #32]
  405e74:	9306      	str	r3, [sp, #24]
  405e76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405e78:	b1d3      	cbz	r3, 405eb0 <_dtoa_r+0x490>
  405e7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405e7c:	2b00      	cmp	r3, #0
  405e7e:	f000 82b7 	beq.w	4063f0 <_dtoa_r+0x9d0>
  405e82:	2f00      	cmp	r7, #0
  405e84:	dd10      	ble.n	405ea8 <_dtoa_r+0x488>
  405e86:	4631      	mov	r1, r6
  405e88:	463a      	mov	r2, r7
  405e8a:	4620      	mov	r0, r4
  405e8c:	f001 fc60 	bl	407750 <__pow5mult>
  405e90:	464a      	mov	r2, r9
  405e92:	4601      	mov	r1, r0
  405e94:	4606      	mov	r6, r0
  405e96:	4620      	mov	r0, r4
  405e98:	f001 fbc8 	bl	40762c <__multiply>
  405e9c:	4649      	mov	r1, r9
  405e9e:	4680      	mov	r8, r0
  405ea0:	4620      	mov	r0, r4
  405ea2:	f001 fb1f 	bl	4074e4 <_Bfree>
  405ea6:	46c1      	mov	r9, r8
  405ea8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405eaa:	1bda      	subs	r2, r3, r7
  405eac:	f040 82a1 	bne.w	4063f2 <_dtoa_r+0x9d2>
  405eb0:	2101      	movs	r1, #1
  405eb2:	4620      	mov	r0, r4
  405eb4:	f001 fbb0 	bl	407618 <__i2b>
  405eb8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405eba:	2b00      	cmp	r3, #0
  405ebc:	4680      	mov	r8, r0
  405ebe:	dd1c      	ble.n	405efa <_dtoa_r+0x4da>
  405ec0:	4601      	mov	r1, r0
  405ec2:	461a      	mov	r2, r3
  405ec4:	4620      	mov	r0, r4
  405ec6:	f001 fc43 	bl	407750 <__pow5mult>
  405eca:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405ecc:	2b01      	cmp	r3, #1
  405ece:	4680      	mov	r8, r0
  405ed0:	f340 8254 	ble.w	40637c <_dtoa_r+0x95c>
  405ed4:	2300      	movs	r3, #0
  405ed6:	930c      	str	r3, [sp, #48]	; 0x30
  405ed8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405edc:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  405ee0:	6918      	ldr	r0, [r3, #16]
  405ee2:	f001 fb49 	bl	407578 <__hi0bits>
  405ee6:	f1c0 0020 	rsb	r0, r0, #32
  405eea:	e010      	b.n	405f0e <_dtoa_r+0x4ee>
  405eec:	f1c3 0520 	rsb	r5, r3, #32
  405ef0:	fa0a f005 	lsl.w	r0, sl, r5
  405ef4:	e674      	b.n	405be0 <_dtoa_r+0x1c0>
  405ef6:	900e      	str	r0, [sp, #56]	; 0x38
  405ef8:	e63c      	b.n	405b74 <_dtoa_r+0x154>
  405efa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405efc:	2b01      	cmp	r3, #1
  405efe:	f340 8287 	ble.w	406410 <_dtoa_r+0x9f0>
  405f02:	2300      	movs	r3, #0
  405f04:	930c      	str	r3, [sp, #48]	; 0x30
  405f06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405f08:	2001      	movs	r0, #1
  405f0a:	2b00      	cmp	r3, #0
  405f0c:	d1e4      	bne.n	405ed8 <_dtoa_r+0x4b8>
  405f0e:	9a06      	ldr	r2, [sp, #24]
  405f10:	4410      	add	r0, r2
  405f12:	f010 001f 	ands.w	r0, r0, #31
  405f16:	f000 80a1 	beq.w	40605c <_dtoa_r+0x63c>
  405f1a:	f1c0 0320 	rsb	r3, r0, #32
  405f1e:	2b04      	cmp	r3, #4
  405f20:	f340 849e 	ble.w	406860 <_dtoa_r+0xe40>
  405f24:	9b08      	ldr	r3, [sp, #32]
  405f26:	f1c0 001c 	rsb	r0, r0, #28
  405f2a:	4403      	add	r3, r0
  405f2c:	9308      	str	r3, [sp, #32]
  405f2e:	4613      	mov	r3, r2
  405f30:	4403      	add	r3, r0
  405f32:	4405      	add	r5, r0
  405f34:	9306      	str	r3, [sp, #24]
  405f36:	9b08      	ldr	r3, [sp, #32]
  405f38:	2b00      	cmp	r3, #0
  405f3a:	dd05      	ble.n	405f48 <_dtoa_r+0x528>
  405f3c:	4649      	mov	r1, r9
  405f3e:	461a      	mov	r2, r3
  405f40:	4620      	mov	r0, r4
  405f42:	f001 fc55 	bl	4077f0 <__lshift>
  405f46:	4681      	mov	r9, r0
  405f48:	9b06      	ldr	r3, [sp, #24]
  405f4a:	2b00      	cmp	r3, #0
  405f4c:	dd05      	ble.n	405f5a <_dtoa_r+0x53a>
  405f4e:	4641      	mov	r1, r8
  405f50:	461a      	mov	r2, r3
  405f52:	4620      	mov	r0, r4
  405f54:	f001 fc4c 	bl	4077f0 <__lshift>
  405f58:	4680      	mov	r8, r0
  405f5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405f5c:	2b00      	cmp	r3, #0
  405f5e:	f040 8086 	bne.w	40606e <_dtoa_r+0x64e>
  405f62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405f64:	2b00      	cmp	r3, #0
  405f66:	f340 8266 	ble.w	406436 <_dtoa_r+0xa16>
  405f6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405f6c:	2b00      	cmp	r3, #0
  405f6e:	f000 8098 	beq.w	4060a2 <_dtoa_r+0x682>
  405f72:	2d00      	cmp	r5, #0
  405f74:	dd05      	ble.n	405f82 <_dtoa_r+0x562>
  405f76:	4631      	mov	r1, r6
  405f78:	462a      	mov	r2, r5
  405f7a:	4620      	mov	r0, r4
  405f7c:	f001 fc38 	bl	4077f0 <__lshift>
  405f80:	4606      	mov	r6, r0
  405f82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405f84:	2b00      	cmp	r3, #0
  405f86:	f040 8337 	bne.w	4065f8 <_dtoa_r+0xbd8>
  405f8a:	9606      	str	r6, [sp, #24]
  405f8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405f8e:	9a04      	ldr	r2, [sp, #16]
  405f90:	f8dd b018 	ldr.w	fp, [sp, #24]
  405f94:	3b01      	subs	r3, #1
  405f96:	18d3      	adds	r3, r2, r3
  405f98:	930b      	str	r3, [sp, #44]	; 0x2c
  405f9a:	f00a 0301 	and.w	r3, sl, #1
  405f9e:	930c      	str	r3, [sp, #48]	; 0x30
  405fa0:	4617      	mov	r7, r2
  405fa2:	46c2      	mov	sl, r8
  405fa4:	4651      	mov	r1, sl
  405fa6:	4648      	mov	r0, r9
  405fa8:	f7ff fca4 	bl	4058f4 <quorem>
  405fac:	4631      	mov	r1, r6
  405fae:	4605      	mov	r5, r0
  405fb0:	4648      	mov	r0, r9
  405fb2:	f001 fc6f 	bl	407894 <__mcmp>
  405fb6:	465a      	mov	r2, fp
  405fb8:	900a      	str	r0, [sp, #40]	; 0x28
  405fba:	4651      	mov	r1, sl
  405fbc:	4620      	mov	r0, r4
  405fbe:	f001 fc85 	bl	4078cc <__mdiff>
  405fc2:	68c2      	ldr	r2, [r0, #12]
  405fc4:	4680      	mov	r8, r0
  405fc6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  405fca:	2a00      	cmp	r2, #0
  405fcc:	f040 822b 	bne.w	406426 <_dtoa_r+0xa06>
  405fd0:	4601      	mov	r1, r0
  405fd2:	4648      	mov	r0, r9
  405fd4:	9308      	str	r3, [sp, #32]
  405fd6:	f001 fc5d 	bl	407894 <__mcmp>
  405fda:	4641      	mov	r1, r8
  405fdc:	9006      	str	r0, [sp, #24]
  405fde:	4620      	mov	r0, r4
  405fe0:	f001 fa80 	bl	4074e4 <_Bfree>
  405fe4:	9a06      	ldr	r2, [sp, #24]
  405fe6:	9b08      	ldr	r3, [sp, #32]
  405fe8:	b932      	cbnz	r2, 405ff8 <_dtoa_r+0x5d8>
  405fea:	9924      	ldr	r1, [sp, #144]	; 0x90
  405fec:	b921      	cbnz	r1, 405ff8 <_dtoa_r+0x5d8>
  405fee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405ff0:	2a00      	cmp	r2, #0
  405ff2:	f000 83ef 	beq.w	4067d4 <_dtoa_r+0xdb4>
  405ff6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405ff8:	990a      	ldr	r1, [sp, #40]	; 0x28
  405ffa:	2900      	cmp	r1, #0
  405ffc:	f2c0 829f 	blt.w	40653e <_dtoa_r+0xb1e>
  406000:	d105      	bne.n	40600e <_dtoa_r+0x5ee>
  406002:	9924      	ldr	r1, [sp, #144]	; 0x90
  406004:	b919      	cbnz	r1, 40600e <_dtoa_r+0x5ee>
  406006:	990c      	ldr	r1, [sp, #48]	; 0x30
  406008:	2900      	cmp	r1, #0
  40600a:	f000 8298 	beq.w	40653e <_dtoa_r+0xb1e>
  40600e:	2a00      	cmp	r2, #0
  406010:	f300 8306 	bgt.w	406620 <_dtoa_r+0xc00>
  406014:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  406016:	703b      	strb	r3, [r7, #0]
  406018:	f107 0801 	add.w	r8, r7, #1
  40601c:	4297      	cmp	r7, r2
  40601e:	4645      	mov	r5, r8
  406020:	f000 830c 	beq.w	40663c <_dtoa_r+0xc1c>
  406024:	4649      	mov	r1, r9
  406026:	2300      	movs	r3, #0
  406028:	220a      	movs	r2, #10
  40602a:	4620      	mov	r0, r4
  40602c:	f001 fa64 	bl	4074f8 <__multadd>
  406030:	455e      	cmp	r6, fp
  406032:	4681      	mov	r9, r0
  406034:	4631      	mov	r1, r6
  406036:	f04f 0300 	mov.w	r3, #0
  40603a:	f04f 020a 	mov.w	r2, #10
  40603e:	4620      	mov	r0, r4
  406040:	f000 81eb 	beq.w	40641a <_dtoa_r+0x9fa>
  406044:	f001 fa58 	bl	4074f8 <__multadd>
  406048:	4659      	mov	r1, fp
  40604a:	4606      	mov	r6, r0
  40604c:	2300      	movs	r3, #0
  40604e:	220a      	movs	r2, #10
  406050:	4620      	mov	r0, r4
  406052:	f001 fa51 	bl	4074f8 <__multadd>
  406056:	4647      	mov	r7, r8
  406058:	4683      	mov	fp, r0
  40605a:	e7a3      	b.n	405fa4 <_dtoa_r+0x584>
  40605c:	201c      	movs	r0, #28
  40605e:	9b08      	ldr	r3, [sp, #32]
  406060:	4403      	add	r3, r0
  406062:	9308      	str	r3, [sp, #32]
  406064:	9b06      	ldr	r3, [sp, #24]
  406066:	4403      	add	r3, r0
  406068:	4405      	add	r5, r0
  40606a:	9306      	str	r3, [sp, #24]
  40606c:	e763      	b.n	405f36 <_dtoa_r+0x516>
  40606e:	4641      	mov	r1, r8
  406070:	4648      	mov	r0, r9
  406072:	f001 fc0f 	bl	407894 <__mcmp>
  406076:	2800      	cmp	r0, #0
  406078:	f6bf af73 	bge.w	405f62 <_dtoa_r+0x542>
  40607c:	9f02      	ldr	r7, [sp, #8]
  40607e:	4649      	mov	r1, r9
  406080:	2300      	movs	r3, #0
  406082:	220a      	movs	r2, #10
  406084:	4620      	mov	r0, r4
  406086:	3f01      	subs	r7, #1
  406088:	9702      	str	r7, [sp, #8]
  40608a:	f001 fa35 	bl	4074f8 <__multadd>
  40608e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406090:	4681      	mov	r9, r0
  406092:	2b00      	cmp	r3, #0
  406094:	f040 83b6 	bne.w	406804 <_dtoa_r+0xde4>
  406098:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40609a:	2b00      	cmp	r3, #0
  40609c:	f340 83bf 	ble.w	40681e <_dtoa_r+0xdfe>
  4060a0:	930a      	str	r3, [sp, #40]	; 0x28
  4060a2:	f8dd b010 	ldr.w	fp, [sp, #16]
  4060a6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4060a8:	465d      	mov	r5, fp
  4060aa:	e002      	b.n	4060b2 <_dtoa_r+0x692>
  4060ac:	f001 fa24 	bl	4074f8 <__multadd>
  4060b0:	4681      	mov	r9, r0
  4060b2:	4641      	mov	r1, r8
  4060b4:	4648      	mov	r0, r9
  4060b6:	f7ff fc1d 	bl	4058f4 <quorem>
  4060ba:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4060be:	f805 ab01 	strb.w	sl, [r5], #1
  4060c2:	eba5 030b 	sub.w	r3, r5, fp
  4060c6:	42bb      	cmp	r3, r7
  4060c8:	f04f 020a 	mov.w	r2, #10
  4060cc:	f04f 0300 	mov.w	r3, #0
  4060d0:	4649      	mov	r1, r9
  4060d2:	4620      	mov	r0, r4
  4060d4:	dbea      	blt.n	4060ac <_dtoa_r+0x68c>
  4060d6:	9b04      	ldr	r3, [sp, #16]
  4060d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4060da:	2a01      	cmp	r2, #1
  4060dc:	bfac      	ite	ge
  4060de:	189b      	addge	r3, r3, r2
  4060e0:	3301      	addlt	r3, #1
  4060e2:	461d      	mov	r5, r3
  4060e4:	f04f 0b00 	mov.w	fp, #0
  4060e8:	4649      	mov	r1, r9
  4060ea:	2201      	movs	r2, #1
  4060ec:	4620      	mov	r0, r4
  4060ee:	f001 fb7f 	bl	4077f0 <__lshift>
  4060f2:	4641      	mov	r1, r8
  4060f4:	4681      	mov	r9, r0
  4060f6:	f001 fbcd 	bl	407894 <__mcmp>
  4060fa:	2800      	cmp	r0, #0
  4060fc:	f340 823d 	ble.w	40657a <_dtoa_r+0xb5a>
  406100:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  406104:	9904      	ldr	r1, [sp, #16]
  406106:	1e6b      	subs	r3, r5, #1
  406108:	e004      	b.n	406114 <_dtoa_r+0x6f4>
  40610a:	428b      	cmp	r3, r1
  40610c:	f000 81ae 	beq.w	40646c <_dtoa_r+0xa4c>
  406110:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  406114:	2a39      	cmp	r2, #57	; 0x39
  406116:	f103 0501 	add.w	r5, r3, #1
  40611a:	d0f6      	beq.n	40610a <_dtoa_r+0x6ea>
  40611c:	3201      	adds	r2, #1
  40611e:	701a      	strb	r2, [r3, #0]
  406120:	4641      	mov	r1, r8
  406122:	4620      	mov	r0, r4
  406124:	f001 f9de 	bl	4074e4 <_Bfree>
  406128:	2e00      	cmp	r6, #0
  40612a:	f43f ae3d 	beq.w	405da8 <_dtoa_r+0x388>
  40612e:	f1bb 0f00 	cmp.w	fp, #0
  406132:	d005      	beq.n	406140 <_dtoa_r+0x720>
  406134:	45b3      	cmp	fp, r6
  406136:	d003      	beq.n	406140 <_dtoa_r+0x720>
  406138:	4659      	mov	r1, fp
  40613a:	4620      	mov	r0, r4
  40613c:	f001 f9d2 	bl	4074e4 <_Bfree>
  406140:	4631      	mov	r1, r6
  406142:	4620      	mov	r0, r4
  406144:	f001 f9ce 	bl	4074e4 <_Bfree>
  406148:	e62e      	b.n	405da8 <_dtoa_r+0x388>
  40614a:	2300      	movs	r3, #0
  40614c:	930b      	str	r3, [sp, #44]	; 0x2c
  40614e:	9b02      	ldr	r3, [sp, #8]
  406150:	9a25      	ldr	r2, [sp, #148]	; 0x94
  406152:	4413      	add	r3, r2
  406154:	930f      	str	r3, [sp, #60]	; 0x3c
  406156:	3301      	adds	r3, #1
  406158:	2b01      	cmp	r3, #1
  40615a:	461f      	mov	r7, r3
  40615c:	461e      	mov	r6, r3
  40615e:	930a      	str	r3, [sp, #40]	; 0x28
  406160:	bfb8      	it	lt
  406162:	2701      	movlt	r7, #1
  406164:	2100      	movs	r1, #0
  406166:	2f17      	cmp	r7, #23
  406168:	6461      	str	r1, [r4, #68]	; 0x44
  40616a:	d90a      	bls.n	406182 <_dtoa_r+0x762>
  40616c:	2201      	movs	r2, #1
  40616e:	2304      	movs	r3, #4
  406170:	005b      	lsls	r3, r3, #1
  406172:	f103 0014 	add.w	r0, r3, #20
  406176:	4287      	cmp	r7, r0
  406178:	4611      	mov	r1, r2
  40617a:	f102 0201 	add.w	r2, r2, #1
  40617e:	d2f7      	bcs.n	406170 <_dtoa_r+0x750>
  406180:	6461      	str	r1, [r4, #68]	; 0x44
  406182:	4620      	mov	r0, r4
  406184:	f001 f988 	bl	407498 <_Balloc>
  406188:	2e0e      	cmp	r6, #14
  40618a:	9004      	str	r0, [sp, #16]
  40618c:	6420      	str	r0, [r4, #64]	; 0x40
  40618e:	f63f ad41 	bhi.w	405c14 <_dtoa_r+0x1f4>
  406192:	2d00      	cmp	r5, #0
  406194:	f43f ad3e 	beq.w	405c14 <_dtoa_r+0x1f4>
  406198:	9902      	ldr	r1, [sp, #8]
  40619a:	2900      	cmp	r1, #0
  40619c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  4061a0:	f340 8202 	ble.w	4065a8 <_dtoa_r+0xb88>
  4061a4:	4bb8      	ldr	r3, [pc, #736]	; (406488 <_dtoa_r+0xa68>)
  4061a6:	f001 020f 	and.w	r2, r1, #15
  4061aa:	110d      	asrs	r5, r1, #4
  4061ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4061b0:	06e9      	lsls	r1, r5, #27
  4061b2:	e9d3 6700 	ldrd	r6, r7, [r3]
  4061b6:	f140 81ae 	bpl.w	406516 <_dtoa_r+0xaf6>
  4061ba:	4bb4      	ldr	r3, [pc, #720]	; (40648c <_dtoa_r+0xa6c>)
  4061bc:	4650      	mov	r0, sl
  4061be:	4659      	mov	r1, fp
  4061c0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4061c4:	f002 fbaa 	bl	40891c <__aeabi_ddiv>
  4061c8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4061cc:	f005 050f 	and.w	r5, r5, #15
  4061d0:	f04f 0a03 	mov.w	sl, #3
  4061d4:	b18d      	cbz	r5, 4061fa <_dtoa_r+0x7da>
  4061d6:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40648c <_dtoa_r+0xa6c>
  4061da:	07ea      	lsls	r2, r5, #31
  4061dc:	d509      	bpl.n	4061f2 <_dtoa_r+0x7d2>
  4061de:	4630      	mov	r0, r6
  4061e0:	4639      	mov	r1, r7
  4061e2:	e9d8 2300 	ldrd	r2, r3, [r8]
  4061e6:	f002 fa6f 	bl	4086c8 <__aeabi_dmul>
  4061ea:	f10a 0a01 	add.w	sl, sl, #1
  4061ee:	4606      	mov	r6, r0
  4061f0:	460f      	mov	r7, r1
  4061f2:	106d      	asrs	r5, r5, #1
  4061f4:	f108 0808 	add.w	r8, r8, #8
  4061f8:	d1ef      	bne.n	4061da <_dtoa_r+0x7ba>
  4061fa:	463b      	mov	r3, r7
  4061fc:	4632      	mov	r2, r6
  4061fe:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  406202:	f002 fb8b 	bl	40891c <__aeabi_ddiv>
  406206:	4607      	mov	r7, r0
  406208:	4688      	mov	r8, r1
  40620a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40620c:	b143      	cbz	r3, 406220 <_dtoa_r+0x800>
  40620e:	2200      	movs	r2, #0
  406210:	4b9f      	ldr	r3, [pc, #636]	; (406490 <_dtoa_r+0xa70>)
  406212:	4638      	mov	r0, r7
  406214:	4641      	mov	r1, r8
  406216:	f002 fcc9 	bl	408bac <__aeabi_dcmplt>
  40621a:	2800      	cmp	r0, #0
  40621c:	f040 8286 	bne.w	40672c <_dtoa_r+0xd0c>
  406220:	4650      	mov	r0, sl
  406222:	f002 f9eb 	bl	4085fc <__aeabi_i2d>
  406226:	463a      	mov	r2, r7
  406228:	4643      	mov	r3, r8
  40622a:	f002 fa4d 	bl	4086c8 <__aeabi_dmul>
  40622e:	4b99      	ldr	r3, [pc, #612]	; (406494 <_dtoa_r+0xa74>)
  406230:	2200      	movs	r2, #0
  406232:	f002 f897 	bl	408364 <__adddf3>
  406236:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406238:	4605      	mov	r5, r0
  40623a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40623e:	2b00      	cmp	r3, #0
  406240:	f000 813e 	beq.w	4064c0 <_dtoa_r+0xaa0>
  406244:	9b02      	ldr	r3, [sp, #8]
  406246:	9315      	str	r3, [sp, #84]	; 0x54
  406248:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40624a:	9312      	str	r3, [sp, #72]	; 0x48
  40624c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40624e:	2b00      	cmp	r3, #0
  406250:	f000 81fa 	beq.w	406648 <_dtoa_r+0xc28>
  406254:	9a12      	ldr	r2, [sp, #72]	; 0x48
  406256:	4b8c      	ldr	r3, [pc, #560]	; (406488 <_dtoa_r+0xa68>)
  406258:	498f      	ldr	r1, [pc, #572]	; (406498 <_dtoa_r+0xa78>)
  40625a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40625e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  406262:	2000      	movs	r0, #0
  406264:	f002 fb5a 	bl	40891c <__aeabi_ddiv>
  406268:	462a      	mov	r2, r5
  40626a:	4633      	mov	r3, r6
  40626c:	f002 f878 	bl	408360 <__aeabi_dsub>
  406270:	4682      	mov	sl, r0
  406272:	468b      	mov	fp, r1
  406274:	4638      	mov	r0, r7
  406276:	4641      	mov	r1, r8
  406278:	f002 fcd6 	bl	408c28 <__aeabi_d2iz>
  40627c:	4605      	mov	r5, r0
  40627e:	f002 f9bd 	bl	4085fc <__aeabi_i2d>
  406282:	4602      	mov	r2, r0
  406284:	460b      	mov	r3, r1
  406286:	4638      	mov	r0, r7
  406288:	4641      	mov	r1, r8
  40628a:	f002 f869 	bl	408360 <__aeabi_dsub>
  40628e:	3530      	adds	r5, #48	; 0x30
  406290:	fa5f f885 	uxtb.w	r8, r5
  406294:	9d04      	ldr	r5, [sp, #16]
  406296:	4606      	mov	r6, r0
  406298:	460f      	mov	r7, r1
  40629a:	f885 8000 	strb.w	r8, [r5]
  40629e:	4602      	mov	r2, r0
  4062a0:	460b      	mov	r3, r1
  4062a2:	4650      	mov	r0, sl
  4062a4:	4659      	mov	r1, fp
  4062a6:	3501      	adds	r5, #1
  4062a8:	f002 fc9e 	bl	408be8 <__aeabi_dcmpgt>
  4062ac:	2800      	cmp	r0, #0
  4062ae:	d154      	bne.n	40635a <_dtoa_r+0x93a>
  4062b0:	4632      	mov	r2, r6
  4062b2:	463b      	mov	r3, r7
  4062b4:	2000      	movs	r0, #0
  4062b6:	4976      	ldr	r1, [pc, #472]	; (406490 <_dtoa_r+0xa70>)
  4062b8:	f002 f852 	bl	408360 <__aeabi_dsub>
  4062bc:	4602      	mov	r2, r0
  4062be:	460b      	mov	r3, r1
  4062c0:	4650      	mov	r0, sl
  4062c2:	4659      	mov	r1, fp
  4062c4:	f002 fc90 	bl	408be8 <__aeabi_dcmpgt>
  4062c8:	2800      	cmp	r0, #0
  4062ca:	f040 8270 	bne.w	4067ae <_dtoa_r+0xd8e>
  4062ce:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4062d0:	2a01      	cmp	r2, #1
  4062d2:	f000 8111 	beq.w	4064f8 <_dtoa_r+0xad8>
  4062d6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4062d8:	9a04      	ldr	r2, [sp, #16]
  4062da:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4062de:	4413      	add	r3, r2
  4062e0:	4699      	mov	r9, r3
  4062e2:	e00d      	b.n	406300 <_dtoa_r+0x8e0>
  4062e4:	2000      	movs	r0, #0
  4062e6:	496a      	ldr	r1, [pc, #424]	; (406490 <_dtoa_r+0xa70>)
  4062e8:	f002 f83a 	bl	408360 <__aeabi_dsub>
  4062ec:	4652      	mov	r2, sl
  4062ee:	465b      	mov	r3, fp
  4062f0:	f002 fc5c 	bl	408bac <__aeabi_dcmplt>
  4062f4:	2800      	cmp	r0, #0
  4062f6:	f040 8258 	bne.w	4067aa <_dtoa_r+0xd8a>
  4062fa:	454d      	cmp	r5, r9
  4062fc:	f000 80fa 	beq.w	4064f4 <_dtoa_r+0xad4>
  406300:	4650      	mov	r0, sl
  406302:	4659      	mov	r1, fp
  406304:	2200      	movs	r2, #0
  406306:	4b65      	ldr	r3, [pc, #404]	; (40649c <_dtoa_r+0xa7c>)
  406308:	f002 f9de 	bl	4086c8 <__aeabi_dmul>
  40630c:	2200      	movs	r2, #0
  40630e:	4b63      	ldr	r3, [pc, #396]	; (40649c <_dtoa_r+0xa7c>)
  406310:	4682      	mov	sl, r0
  406312:	468b      	mov	fp, r1
  406314:	4630      	mov	r0, r6
  406316:	4639      	mov	r1, r7
  406318:	f002 f9d6 	bl	4086c8 <__aeabi_dmul>
  40631c:	460f      	mov	r7, r1
  40631e:	4606      	mov	r6, r0
  406320:	f002 fc82 	bl	408c28 <__aeabi_d2iz>
  406324:	4680      	mov	r8, r0
  406326:	f002 f969 	bl	4085fc <__aeabi_i2d>
  40632a:	4602      	mov	r2, r0
  40632c:	460b      	mov	r3, r1
  40632e:	4630      	mov	r0, r6
  406330:	4639      	mov	r1, r7
  406332:	f002 f815 	bl	408360 <__aeabi_dsub>
  406336:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40633a:	fa5f f888 	uxtb.w	r8, r8
  40633e:	4652      	mov	r2, sl
  406340:	465b      	mov	r3, fp
  406342:	f805 8b01 	strb.w	r8, [r5], #1
  406346:	4606      	mov	r6, r0
  406348:	460f      	mov	r7, r1
  40634a:	f002 fc2f 	bl	408bac <__aeabi_dcmplt>
  40634e:	4632      	mov	r2, r6
  406350:	463b      	mov	r3, r7
  406352:	2800      	cmp	r0, #0
  406354:	d0c6      	beq.n	4062e4 <_dtoa_r+0x8c4>
  406356:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40635a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40635c:	9302      	str	r3, [sp, #8]
  40635e:	e523      	b.n	405da8 <_dtoa_r+0x388>
  406360:	2300      	movs	r3, #0
  406362:	930b      	str	r3, [sp, #44]	; 0x2c
  406364:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406366:	2b00      	cmp	r3, #0
  406368:	f340 80dc 	ble.w	406524 <_dtoa_r+0xb04>
  40636c:	461f      	mov	r7, r3
  40636e:	461e      	mov	r6, r3
  406370:	930f      	str	r3, [sp, #60]	; 0x3c
  406372:	930a      	str	r3, [sp, #40]	; 0x28
  406374:	e6f6      	b.n	406164 <_dtoa_r+0x744>
  406376:	2301      	movs	r3, #1
  406378:	930b      	str	r3, [sp, #44]	; 0x2c
  40637a:	e7f3      	b.n	406364 <_dtoa_r+0x944>
  40637c:	f1ba 0f00 	cmp.w	sl, #0
  406380:	f47f ada8 	bne.w	405ed4 <_dtoa_r+0x4b4>
  406384:	f3cb 0313 	ubfx	r3, fp, #0, #20
  406388:	2b00      	cmp	r3, #0
  40638a:	f47f adba 	bne.w	405f02 <_dtoa_r+0x4e2>
  40638e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  406392:	0d3f      	lsrs	r7, r7, #20
  406394:	053f      	lsls	r7, r7, #20
  406396:	2f00      	cmp	r7, #0
  406398:	f000 820d 	beq.w	4067b6 <_dtoa_r+0xd96>
  40639c:	9b08      	ldr	r3, [sp, #32]
  40639e:	3301      	adds	r3, #1
  4063a0:	9308      	str	r3, [sp, #32]
  4063a2:	9b06      	ldr	r3, [sp, #24]
  4063a4:	3301      	adds	r3, #1
  4063a6:	9306      	str	r3, [sp, #24]
  4063a8:	2301      	movs	r3, #1
  4063aa:	930c      	str	r3, [sp, #48]	; 0x30
  4063ac:	e5ab      	b.n	405f06 <_dtoa_r+0x4e6>
  4063ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4063b0:	2b00      	cmp	r3, #0
  4063b2:	f73f ac42 	bgt.w	405c3a <_dtoa_r+0x21a>
  4063b6:	f040 8221 	bne.w	4067fc <_dtoa_r+0xddc>
  4063ba:	2200      	movs	r2, #0
  4063bc:	4b38      	ldr	r3, [pc, #224]	; (4064a0 <_dtoa_r+0xa80>)
  4063be:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4063c2:	f002 f981 	bl	4086c8 <__aeabi_dmul>
  4063c6:	4652      	mov	r2, sl
  4063c8:	465b      	mov	r3, fp
  4063ca:	f002 fc03 	bl	408bd4 <__aeabi_dcmpge>
  4063ce:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4063d2:	4646      	mov	r6, r8
  4063d4:	2800      	cmp	r0, #0
  4063d6:	d041      	beq.n	40645c <_dtoa_r+0xa3c>
  4063d8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4063da:	9d04      	ldr	r5, [sp, #16]
  4063dc:	43db      	mvns	r3, r3
  4063de:	9302      	str	r3, [sp, #8]
  4063e0:	4641      	mov	r1, r8
  4063e2:	4620      	mov	r0, r4
  4063e4:	f001 f87e 	bl	4074e4 <_Bfree>
  4063e8:	2e00      	cmp	r6, #0
  4063ea:	f43f acdd 	beq.w	405da8 <_dtoa_r+0x388>
  4063ee:	e6a7      	b.n	406140 <_dtoa_r+0x720>
  4063f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4063f2:	4649      	mov	r1, r9
  4063f4:	4620      	mov	r0, r4
  4063f6:	f001 f9ab 	bl	407750 <__pow5mult>
  4063fa:	4681      	mov	r9, r0
  4063fc:	e558      	b.n	405eb0 <_dtoa_r+0x490>
  4063fe:	9a14      	ldr	r2, [sp, #80]	; 0x50
  406400:	2a00      	cmp	r2, #0
  406402:	f000 8187 	beq.w	406714 <_dtoa_r+0xcf4>
  406406:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40640a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40640c:	9d08      	ldr	r5, [sp, #32]
  40640e:	e4f2      	b.n	405df6 <_dtoa_r+0x3d6>
  406410:	f1ba 0f00 	cmp.w	sl, #0
  406414:	f47f ad75 	bne.w	405f02 <_dtoa_r+0x4e2>
  406418:	e7b4      	b.n	406384 <_dtoa_r+0x964>
  40641a:	f001 f86d 	bl	4074f8 <__multadd>
  40641e:	4647      	mov	r7, r8
  406420:	4606      	mov	r6, r0
  406422:	4683      	mov	fp, r0
  406424:	e5be      	b.n	405fa4 <_dtoa_r+0x584>
  406426:	4601      	mov	r1, r0
  406428:	4620      	mov	r0, r4
  40642a:	9306      	str	r3, [sp, #24]
  40642c:	f001 f85a 	bl	4074e4 <_Bfree>
  406430:	2201      	movs	r2, #1
  406432:	9b06      	ldr	r3, [sp, #24]
  406434:	e5e0      	b.n	405ff8 <_dtoa_r+0x5d8>
  406436:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406438:	2b02      	cmp	r3, #2
  40643a:	f77f ad96 	ble.w	405f6a <_dtoa_r+0x54a>
  40643e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406440:	2b00      	cmp	r3, #0
  406442:	d1c9      	bne.n	4063d8 <_dtoa_r+0x9b8>
  406444:	4641      	mov	r1, r8
  406446:	2205      	movs	r2, #5
  406448:	4620      	mov	r0, r4
  40644a:	f001 f855 	bl	4074f8 <__multadd>
  40644e:	4601      	mov	r1, r0
  406450:	4680      	mov	r8, r0
  406452:	4648      	mov	r0, r9
  406454:	f001 fa1e 	bl	407894 <__mcmp>
  406458:	2800      	cmp	r0, #0
  40645a:	ddbd      	ble.n	4063d8 <_dtoa_r+0x9b8>
  40645c:	9a02      	ldr	r2, [sp, #8]
  40645e:	9904      	ldr	r1, [sp, #16]
  406460:	2331      	movs	r3, #49	; 0x31
  406462:	3201      	adds	r2, #1
  406464:	9202      	str	r2, [sp, #8]
  406466:	700b      	strb	r3, [r1, #0]
  406468:	1c4d      	adds	r5, r1, #1
  40646a:	e7b9      	b.n	4063e0 <_dtoa_r+0x9c0>
  40646c:	9a02      	ldr	r2, [sp, #8]
  40646e:	3201      	adds	r2, #1
  406470:	9202      	str	r2, [sp, #8]
  406472:	9a04      	ldr	r2, [sp, #16]
  406474:	2331      	movs	r3, #49	; 0x31
  406476:	7013      	strb	r3, [r2, #0]
  406478:	e652      	b.n	406120 <_dtoa_r+0x700>
  40647a:	2301      	movs	r3, #1
  40647c:	930b      	str	r3, [sp, #44]	; 0x2c
  40647e:	e666      	b.n	40614e <_dtoa_r+0x72e>
  406480:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  406484:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  406486:	e48f      	b.n	405da8 <_dtoa_r+0x388>
  406488:	00409050 	.word	0x00409050
  40648c:	00409028 	.word	0x00409028
  406490:	3ff00000 	.word	0x3ff00000
  406494:	401c0000 	.word	0x401c0000
  406498:	3fe00000 	.word	0x3fe00000
  40649c:	40240000 	.word	0x40240000
  4064a0:	40140000 	.word	0x40140000
  4064a4:	4650      	mov	r0, sl
  4064a6:	f002 f8a9 	bl	4085fc <__aeabi_i2d>
  4064aa:	463a      	mov	r2, r7
  4064ac:	4643      	mov	r3, r8
  4064ae:	f002 f90b 	bl	4086c8 <__aeabi_dmul>
  4064b2:	2200      	movs	r2, #0
  4064b4:	4bc1      	ldr	r3, [pc, #772]	; (4067bc <_dtoa_r+0xd9c>)
  4064b6:	f001 ff55 	bl	408364 <__adddf3>
  4064ba:	4605      	mov	r5, r0
  4064bc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4064c0:	4641      	mov	r1, r8
  4064c2:	2200      	movs	r2, #0
  4064c4:	4bbe      	ldr	r3, [pc, #760]	; (4067c0 <_dtoa_r+0xda0>)
  4064c6:	4638      	mov	r0, r7
  4064c8:	f001 ff4a 	bl	408360 <__aeabi_dsub>
  4064cc:	462a      	mov	r2, r5
  4064ce:	4633      	mov	r3, r6
  4064d0:	4682      	mov	sl, r0
  4064d2:	468b      	mov	fp, r1
  4064d4:	f002 fb88 	bl	408be8 <__aeabi_dcmpgt>
  4064d8:	4680      	mov	r8, r0
  4064da:	2800      	cmp	r0, #0
  4064dc:	f040 8110 	bne.w	406700 <_dtoa_r+0xce0>
  4064e0:	462a      	mov	r2, r5
  4064e2:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4064e6:	4650      	mov	r0, sl
  4064e8:	4659      	mov	r1, fp
  4064ea:	f002 fb5f 	bl	408bac <__aeabi_dcmplt>
  4064ee:	b118      	cbz	r0, 4064f8 <_dtoa_r+0xad8>
  4064f0:	4646      	mov	r6, r8
  4064f2:	e771      	b.n	4063d8 <_dtoa_r+0x9b8>
  4064f4:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4064f8:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4064fc:	f7ff bb8a 	b.w	405c14 <_dtoa_r+0x1f4>
  406500:	9804      	ldr	r0, [sp, #16]
  406502:	f7ff babb 	b.w	405a7c <_dtoa_r+0x5c>
  406506:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406508:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40650a:	970c      	str	r7, [sp, #48]	; 0x30
  40650c:	1afb      	subs	r3, r7, r3
  40650e:	441a      	add	r2, r3
  406510:	920d      	str	r2, [sp, #52]	; 0x34
  406512:	2700      	movs	r7, #0
  406514:	e469      	b.n	405dea <_dtoa_r+0x3ca>
  406516:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40651a:	f04f 0a02 	mov.w	sl, #2
  40651e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  406522:	e657      	b.n	4061d4 <_dtoa_r+0x7b4>
  406524:	2100      	movs	r1, #0
  406526:	2301      	movs	r3, #1
  406528:	6461      	str	r1, [r4, #68]	; 0x44
  40652a:	4620      	mov	r0, r4
  40652c:	9325      	str	r3, [sp, #148]	; 0x94
  40652e:	f000 ffb3 	bl	407498 <_Balloc>
  406532:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406534:	9004      	str	r0, [sp, #16]
  406536:	6420      	str	r0, [r4, #64]	; 0x40
  406538:	930a      	str	r3, [sp, #40]	; 0x28
  40653a:	930f      	str	r3, [sp, #60]	; 0x3c
  40653c:	e629      	b.n	406192 <_dtoa_r+0x772>
  40653e:	2a00      	cmp	r2, #0
  406540:	46d0      	mov	r8, sl
  406542:	f8cd b018 	str.w	fp, [sp, #24]
  406546:	469a      	mov	sl, r3
  406548:	dd11      	ble.n	40656e <_dtoa_r+0xb4e>
  40654a:	4649      	mov	r1, r9
  40654c:	2201      	movs	r2, #1
  40654e:	4620      	mov	r0, r4
  406550:	f001 f94e 	bl	4077f0 <__lshift>
  406554:	4641      	mov	r1, r8
  406556:	4681      	mov	r9, r0
  406558:	f001 f99c 	bl	407894 <__mcmp>
  40655c:	2800      	cmp	r0, #0
  40655e:	f340 8146 	ble.w	4067ee <_dtoa_r+0xdce>
  406562:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  406566:	f000 8106 	beq.w	406776 <_dtoa_r+0xd56>
  40656a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40656e:	46b3      	mov	fp, r6
  406570:	f887 a000 	strb.w	sl, [r7]
  406574:	1c7d      	adds	r5, r7, #1
  406576:	9e06      	ldr	r6, [sp, #24]
  406578:	e5d2      	b.n	406120 <_dtoa_r+0x700>
  40657a:	d104      	bne.n	406586 <_dtoa_r+0xb66>
  40657c:	f01a 0f01 	tst.w	sl, #1
  406580:	d001      	beq.n	406586 <_dtoa_r+0xb66>
  406582:	e5bd      	b.n	406100 <_dtoa_r+0x6e0>
  406584:	4615      	mov	r5, r2
  406586:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40658a:	2b30      	cmp	r3, #48	; 0x30
  40658c:	f105 32ff 	add.w	r2, r5, #4294967295
  406590:	d0f8      	beq.n	406584 <_dtoa_r+0xb64>
  406592:	e5c5      	b.n	406120 <_dtoa_r+0x700>
  406594:	9904      	ldr	r1, [sp, #16]
  406596:	2230      	movs	r2, #48	; 0x30
  406598:	700a      	strb	r2, [r1, #0]
  40659a:	9a02      	ldr	r2, [sp, #8]
  40659c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4065a0:	3201      	adds	r2, #1
  4065a2:	9202      	str	r2, [sp, #8]
  4065a4:	f7ff bbfc 	b.w	405da0 <_dtoa_r+0x380>
  4065a8:	f000 80bb 	beq.w	406722 <_dtoa_r+0xd02>
  4065ac:	9b02      	ldr	r3, [sp, #8]
  4065ae:	425d      	negs	r5, r3
  4065b0:	4b84      	ldr	r3, [pc, #528]	; (4067c4 <_dtoa_r+0xda4>)
  4065b2:	f005 020f 	and.w	r2, r5, #15
  4065b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4065ba:	e9d3 2300 	ldrd	r2, r3, [r3]
  4065be:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4065c2:	f002 f881 	bl	4086c8 <__aeabi_dmul>
  4065c6:	112d      	asrs	r5, r5, #4
  4065c8:	4607      	mov	r7, r0
  4065ca:	4688      	mov	r8, r1
  4065cc:	f000 812c 	beq.w	406828 <_dtoa_r+0xe08>
  4065d0:	4e7d      	ldr	r6, [pc, #500]	; (4067c8 <_dtoa_r+0xda8>)
  4065d2:	f04f 0a02 	mov.w	sl, #2
  4065d6:	07eb      	lsls	r3, r5, #31
  4065d8:	d509      	bpl.n	4065ee <_dtoa_r+0xbce>
  4065da:	4638      	mov	r0, r7
  4065dc:	4641      	mov	r1, r8
  4065de:	e9d6 2300 	ldrd	r2, r3, [r6]
  4065e2:	f002 f871 	bl	4086c8 <__aeabi_dmul>
  4065e6:	f10a 0a01 	add.w	sl, sl, #1
  4065ea:	4607      	mov	r7, r0
  4065ec:	4688      	mov	r8, r1
  4065ee:	106d      	asrs	r5, r5, #1
  4065f0:	f106 0608 	add.w	r6, r6, #8
  4065f4:	d1ef      	bne.n	4065d6 <_dtoa_r+0xbb6>
  4065f6:	e608      	b.n	40620a <_dtoa_r+0x7ea>
  4065f8:	6871      	ldr	r1, [r6, #4]
  4065fa:	4620      	mov	r0, r4
  4065fc:	f000 ff4c 	bl	407498 <_Balloc>
  406600:	6933      	ldr	r3, [r6, #16]
  406602:	3302      	adds	r3, #2
  406604:	009a      	lsls	r2, r3, #2
  406606:	4605      	mov	r5, r0
  406608:	f106 010c 	add.w	r1, r6, #12
  40660c:	300c      	adds	r0, #12
  40660e:	f7fc fd8f 	bl	403130 <memcpy>
  406612:	4629      	mov	r1, r5
  406614:	2201      	movs	r2, #1
  406616:	4620      	mov	r0, r4
  406618:	f001 f8ea 	bl	4077f0 <__lshift>
  40661c:	9006      	str	r0, [sp, #24]
  40661e:	e4b5      	b.n	405f8c <_dtoa_r+0x56c>
  406620:	2b39      	cmp	r3, #57	; 0x39
  406622:	f8cd b018 	str.w	fp, [sp, #24]
  406626:	46d0      	mov	r8, sl
  406628:	f000 80a5 	beq.w	406776 <_dtoa_r+0xd56>
  40662c:	f103 0a01 	add.w	sl, r3, #1
  406630:	46b3      	mov	fp, r6
  406632:	f887 a000 	strb.w	sl, [r7]
  406636:	1c7d      	adds	r5, r7, #1
  406638:	9e06      	ldr	r6, [sp, #24]
  40663a:	e571      	b.n	406120 <_dtoa_r+0x700>
  40663c:	465a      	mov	r2, fp
  40663e:	46d0      	mov	r8, sl
  406640:	46b3      	mov	fp, r6
  406642:	469a      	mov	sl, r3
  406644:	4616      	mov	r6, r2
  406646:	e54f      	b.n	4060e8 <_dtoa_r+0x6c8>
  406648:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40664a:	495e      	ldr	r1, [pc, #376]	; (4067c4 <_dtoa_r+0xda4>)
  40664c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  406650:	462a      	mov	r2, r5
  406652:	4633      	mov	r3, r6
  406654:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  406658:	f002 f836 	bl	4086c8 <__aeabi_dmul>
  40665c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  406660:	4638      	mov	r0, r7
  406662:	4641      	mov	r1, r8
  406664:	f002 fae0 	bl	408c28 <__aeabi_d2iz>
  406668:	4605      	mov	r5, r0
  40666a:	f001 ffc7 	bl	4085fc <__aeabi_i2d>
  40666e:	460b      	mov	r3, r1
  406670:	4602      	mov	r2, r0
  406672:	4641      	mov	r1, r8
  406674:	4638      	mov	r0, r7
  406676:	f001 fe73 	bl	408360 <__aeabi_dsub>
  40667a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40667c:	460f      	mov	r7, r1
  40667e:	9904      	ldr	r1, [sp, #16]
  406680:	3530      	adds	r5, #48	; 0x30
  406682:	2b01      	cmp	r3, #1
  406684:	700d      	strb	r5, [r1, #0]
  406686:	4606      	mov	r6, r0
  406688:	f101 0501 	add.w	r5, r1, #1
  40668c:	d026      	beq.n	4066dc <_dtoa_r+0xcbc>
  40668e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406690:	9a04      	ldr	r2, [sp, #16]
  406692:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4067d0 <_dtoa_r+0xdb0>
  406696:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40669a:	4413      	add	r3, r2
  40669c:	f04f 0a00 	mov.w	sl, #0
  4066a0:	4699      	mov	r9, r3
  4066a2:	4652      	mov	r2, sl
  4066a4:	465b      	mov	r3, fp
  4066a6:	4630      	mov	r0, r6
  4066a8:	4639      	mov	r1, r7
  4066aa:	f002 f80d 	bl	4086c8 <__aeabi_dmul>
  4066ae:	460f      	mov	r7, r1
  4066b0:	4606      	mov	r6, r0
  4066b2:	f002 fab9 	bl	408c28 <__aeabi_d2iz>
  4066b6:	4680      	mov	r8, r0
  4066b8:	f001 ffa0 	bl	4085fc <__aeabi_i2d>
  4066bc:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4066c0:	4602      	mov	r2, r0
  4066c2:	460b      	mov	r3, r1
  4066c4:	4630      	mov	r0, r6
  4066c6:	4639      	mov	r1, r7
  4066c8:	f001 fe4a 	bl	408360 <__aeabi_dsub>
  4066cc:	f805 8b01 	strb.w	r8, [r5], #1
  4066d0:	454d      	cmp	r5, r9
  4066d2:	4606      	mov	r6, r0
  4066d4:	460f      	mov	r7, r1
  4066d6:	d1e4      	bne.n	4066a2 <_dtoa_r+0xc82>
  4066d8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4066dc:	4b3b      	ldr	r3, [pc, #236]	; (4067cc <_dtoa_r+0xdac>)
  4066de:	2200      	movs	r2, #0
  4066e0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4066e4:	f001 fe3e 	bl	408364 <__adddf3>
  4066e8:	4632      	mov	r2, r6
  4066ea:	463b      	mov	r3, r7
  4066ec:	f002 fa5e 	bl	408bac <__aeabi_dcmplt>
  4066f0:	2800      	cmp	r0, #0
  4066f2:	d046      	beq.n	406782 <_dtoa_r+0xd62>
  4066f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4066f6:	9302      	str	r3, [sp, #8]
  4066f8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4066fc:	f7ff bb43 	b.w	405d86 <_dtoa_r+0x366>
  406700:	f04f 0800 	mov.w	r8, #0
  406704:	4646      	mov	r6, r8
  406706:	e6a9      	b.n	40645c <_dtoa_r+0xa3c>
  406708:	9b08      	ldr	r3, [sp, #32]
  40670a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40670c:	1a9d      	subs	r5, r3, r2
  40670e:	2300      	movs	r3, #0
  406710:	f7ff bb71 	b.w	405df6 <_dtoa_r+0x3d6>
  406714:	9b18      	ldr	r3, [sp, #96]	; 0x60
  406716:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406718:	9d08      	ldr	r5, [sp, #32]
  40671a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40671e:	f7ff bb6a 	b.w	405df6 <_dtoa_r+0x3d6>
  406722:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  406726:	f04f 0a02 	mov.w	sl, #2
  40672a:	e56e      	b.n	40620a <_dtoa_r+0x7ea>
  40672c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40672e:	2b00      	cmp	r3, #0
  406730:	f43f aeb8 	beq.w	4064a4 <_dtoa_r+0xa84>
  406734:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406736:	2b00      	cmp	r3, #0
  406738:	f77f aede 	ble.w	4064f8 <_dtoa_r+0xad8>
  40673c:	2200      	movs	r2, #0
  40673e:	4b24      	ldr	r3, [pc, #144]	; (4067d0 <_dtoa_r+0xdb0>)
  406740:	4638      	mov	r0, r7
  406742:	4641      	mov	r1, r8
  406744:	f001 ffc0 	bl	4086c8 <__aeabi_dmul>
  406748:	4607      	mov	r7, r0
  40674a:	4688      	mov	r8, r1
  40674c:	f10a 0001 	add.w	r0, sl, #1
  406750:	f001 ff54 	bl	4085fc <__aeabi_i2d>
  406754:	463a      	mov	r2, r7
  406756:	4643      	mov	r3, r8
  406758:	f001 ffb6 	bl	4086c8 <__aeabi_dmul>
  40675c:	2200      	movs	r2, #0
  40675e:	4b17      	ldr	r3, [pc, #92]	; (4067bc <_dtoa_r+0xd9c>)
  406760:	f001 fe00 	bl	408364 <__adddf3>
  406764:	9a02      	ldr	r2, [sp, #8]
  406766:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406768:	9312      	str	r3, [sp, #72]	; 0x48
  40676a:	3a01      	subs	r2, #1
  40676c:	4605      	mov	r5, r0
  40676e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406772:	9215      	str	r2, [sp, #84]	; 0x54
  406774:	e56a      	b.n	40624c <_dtoa_r+0x82c>
  406776:	2239      	movs	r2, #57	; 0x39
  406778:	46b3      	mov	fp, r6
  40677a:	703a      	strb	r2, [r7, #0]
  40677c:	9e06      	ldr	r6, [sp, #24]
  40677e:	1c7d      	adds	r5, r7, #1
  406780:	e4c0      	b.n	406104 <_dtoa_r+0x6e4>
  406782:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  406786:	2000      	movs	r0, #0
  406788:	4910      	ldr	r1, [pc, #64]	; (4067cc <_dtoa_r+0xdac>)
  40678a:	f001 fde9 	bl	408360 <__aeabi_dsub>
  40678e:	4632      	mov	r2, r6
  406790:	463b      	mov	r3, r7
  406792:	f002 fa29 	bl	408be8 <__aeabi_dcmpgt>
  406796:	b908      	cbnz	r0, 40679c <_dtoa_r+0xd7c>
  406798:	e6ae      	b.n	4064f8 <_dtoa_r+0xad8>
  40679a:	4615      	mov	r5, r2
  40679c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4067a0:	2b30      	cmp	r3, #48	; 0x30
  4067a2:	f105 32ff 	add.w	r2, r5, #4294967295
  4067a6:	d0f8      	beq.n	40679a <_dtoa_r+0xd7a>
  4067a8:	e5d7      	b.n	40635a <_dtoa_r+0x93a>
  4067aa:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4067ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4067b0:	9302      	str	r3, [sp, #8]
  4067b2:	f7ff bae8 	b.w	405d86 <_dtoa_r+0x366>
  4067b6:	970c      	str	r7, [sp, #48]	; 0x30
  4067b8:	f7ff bba5 	b.w	405f06 <_dtoa_r+0x4e6>
  4067bc:	401c0000 	.word	0x401c0000
  4067c0:	40140000 	.word	0x40140000
  4067c4:	00409050 	.word	0x00409050
  4067c8:	00409028 	.word	0x00409028
  4067cc:	3fe00000 	.word	0x3fe00000
  4067d0:	40240000 	.word	0x40240000
  4067d4:	2b39      	cmp	r3, #57	; 0x39
  4067d6:	f8cd b018 	str.w	fp, [sp, #24]
  4067da:	46d0      	mov	r8, sl
  4067dc:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4067e0:	469a      	mov	sl, r3
  4067e2:	d0c8      	beq.n	406776 <_dtoa_r+0xd56>
  4067e4:	f1bb 0f00 	cmp.w	fp, #0
  4067e8:	f73f aebf 	bgt.w	40656a <_dtoa_r+0xb4a>
  4067ec:	e6bf      	b.n	40656e <_dtoa_r+0xb4e>
  4067ee:	f47f aebe 	bne.w	40656e <_dtoa_r+0xb4e>
  4067f2:	f01a 0f01 	tst.w	sl, #1
  4067f6:	f43f aeba 	beq.w	40656e <_dtoa_r+0xb4e>
  4067fa:	e6b2      	b.n	406562 <_dtoa_r+0xb42>
  4067fc:	f04f 0800 	mov.w	r8, #0
  406800:	4646      	mov	r6, r8
  406802:	e5e9      	b.n	4063d8 <_dtoa_r+0x9b8>
  406804:	4631      	mov	r1, r6
  406806:	2300      	movs	r3, #0
  406808:	220a      	movs	r2, #10
  40680a:	4620      	mov	r0, r4
  40680c:	f000 fe74 	bl	4074f8 <__multadd>
  406810:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406812:	2b00      	cmp	r3, #0
  406814:	4606      	mov	r6, r0
  406816:	dd0a      	ble.n	40682e <_dtoa_r+0xe0e>
  406818:	930a      	str	r3, [sp, #40]	; 0x28
  40681a:	f7ff bbaa 	b.w	405f72 <_dtoa_r+0x552>
  40681e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406820:	2b02      	cmp	r3, #2
  406822:	dc23      	bgt.n	40686c <_dtoa_r+0xe4c>
  406824:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406826:	e43b      	b.n	4060a0 <_dtoa_r+0x680>
  406828:	f04f 0a02 	mov.w	sl, #2
  40682c:	e4ed      	b.n	40620a <_dtoa_r+0x7ea>
  40682e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406830:	2b02      	cmp	r3, #2
  406832:	dc1b      	bgt.n	40686c <_dtoa_r+0xe4c>
  406834:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406836:	e7ef      	b.n	406818 <_dtoa_r+0xdf8>
  406838:	2500      	movs	r5, #0
  40683a:	6465      	str	r5, [r4, #68]	; 0x44
  40683c:	4629      	mov	r1, r5
  40683e:	4620      	mov	r0, r4
  406840:	f000 fe2a 	bl	407498 <_Balloc>
  406844:	f04f 33ff 	mov.w	r3, #4294967295
  406848:	930a      	str	r3, [sp, #40]	; 0x28
  40684a:	930f      	str	r3, [sp, #60]	; 0x3c
  40684c:	2301      	movs	r3, #1
  40684e:	9004      	str	r0, [sp, #16]
  406850:	9525      	str	r5, [sp, #148]	; 0x94
  406852:	6420      	str	r0, [r4, #64]	; 0x40
  406854:	930b      	str	r3, [sp, #44]	; 0x2c
  406856:	f7ff b9dd 	b.w	405c14 <_dtoa_r+0x1f4>
  40685a:	2501      	movs	r5, #1
  40685c:	f7ff b9a5 	b.w	405baa <_dtoa_r+0x18a>
  406860:	f43f ab69 	beq.w	405f36 <_dtoa_r+0x516>
  406864:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406868:	f7ff bbf9 	b.w	40605e <_dtoa_r+0x63e>
  40686c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40686e:	930a      	str	r3, [sp, #40]	; 0x28
  406870:	e5e5      	b.n	40643e <_dtoa_r+0xa1e>
  406872:	bf00      	nop

00406874 <__sflush_r>:
  406874:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  406878:	b29a      	uxth	r2, r3
  40687a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40687e:	460d      	mov	r5, r1
  406880:	0711      	lsls	r1, r2, #28
  406882:	4680      	mov	r8, r0
  406884:	d43a      	bmi.n	4068fc <__sflush_r+0x88>
  406886:	686a      	ldr	r2, [r5, #4]
  406888:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40688c:	2a00      	cmp	r2, #0
  40688e:	81ab      	strh	r3, [r5, #12]
  406890:	dd6f      	ble.n	406972 <__sflush_r+0xfe>
  406892:	6aac      	ldr	r4, [r5, #40]	; 0x28
  406894:	2c00      	cmp	r4, #0
  406896:	d049      	beq.n	40692c <__sflush_r+0xb8>
  406898:	2200      	movs	r2, #0
  40689a:	b29b      	uxth	r3, r3
  40689c:	f8d8 6000 	ldr.w	r6, [r8]
  4068a0:	f8c8 2000 	str.w	r2, [r8]
  4068a4:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4068a8:	d067      	beq.n	40697a <__sflush_r+0x106>
  4068aa:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4068ac:	075f      	lsls	r7, r3, #29
  4068ae:	d505      	bpl.n	4068bc <__sflush_r+0x48>
  4068b0:	6869      	ldr	r1, [r5, #4]
  4068b2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4068b4:	1a52      	subs	r2, r2, r1
  4068b6:	b10b      	cbz	r3, 4068bc <__sflush_r+0x48>
  4068b8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4068ba:	1ad2      	subs	r2, r2, r3
  4068bc:	2300      	movs	r3, #0
  4068be:	69e9      	ldr	r1, [r5, #28]
  4068c0:	4640      	mov	r0, r8
  4068c2:	47a0      	blx	r4
  4068c4:	1c44      	adds	r4, r0, #1
  4068c6:	d03c      	beq.n	406942 <__sflush_r+0xce>
  4068c8:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4068cc:	692a      	ldr	r2, [r5, #16]
  4068ce:	602a      	str	r2, [r5, #0]
  4068d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4068d4:	2200      	movs	r2, #0
  4068d6:	81ab      	strh	r3, [r5, #12]
  4068d8:	04db      	lsls	r3, r3, #19
  4068da:	606a      	str	r2, [r5, #4]
  4068dc:	d447      	bmi.n	40696e <__sflush_r+0xfa>
  4068de:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4068e0:	f8c8 6000 	str.w	r6, [r8]
  4068e4:	b311      	cbz	r1, 40692c <__sflush_r+0xb8>
  4068e6:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4068ea:	4299      	cmp	r1, r3
  4068ec:	d002      	beq.n	4068f4 <__sflush_r+0x80>
  4068ee:	4640      	mov	r0, r8
  4068f0:	f000 f9de 	bl	406cb0 <_free_r>
  4068f4:	2000      	movs	r0, #0
  4068f6:	6328      	str	r0, [r5, #48]	; 0x30
  4068f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4068fc:	692e      	ldr	r6, [r5, #16]
  4068fe:	b1ae      	cbz	r6, 40692c <__sflush_r+0xb8>
  406900:	682c      	ldr	r4, [r5, #0]
  406902:	602e      	str	r6, [r5, #0]
  406904:	0791      	lsls	r1, r2, #30
  406906:	bf0c      	ite	eq
  406908:	696b      	ldreq	r3, [r5, #20]
  40690a:	2300      	movne	r3, #0
  40690c:	1ba4      	subs	r4, r4, r6
  40690e:	60ab      	str	r3, [r5, #8]
  406910:	e00a      	b.n	406928 <__sflush_r+0xb4>
  406912:	4623      	mov	r3, r4
  406914:	4632      	mov	r2, r6
  406916:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  406918:	69e9      	ldr	r1, [r5, #28]
  40691a:	4640      	mov	r0, r8
  40691c:	47b8      	blx	r7
  40691e:	2800      	cmp	r0, #0
  406920:	eba4 0400 	sub.w	r4, r4, r0
  406924:	4406      	add	r6, r0
  406926:	dd04      	ble.n	406932 <__sflush_r+0xbe>
  406928:	2c00      	cmp	r4, #0
  40692a:	dcf2      	bgt.n	406912 <__sflush_r+0x9e>
  40692c:	2000      	movs	r0, #0
  40692e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406932:	89ab      	ldrh	r3, [r5, #12]
  406934:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406938:	81ab      	strh	r3, [r5, #12]
  40693a:	f04f 30ff 	mov.w	r0, #4294967295
  40693e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406942:	f8d8 4000 	ldr.w	r4, [r8]
  406946:	2c1d      	cmp	r4, #29
  406948:	d8f3      	bhi.n	406932 <__sflush_r+0xbe>
  40694a:	4b19      	ldr	r3, [pc, #100]	; (4069b0 <__sflush_r+0x13c>)
  40694c:	40e3      	lsrs	r3, r4
  40694e:	43db      	mvns	r3, r3
  406950:	f013 0301 	ands.w	r3, r3, #1
  406954:	d1ed      	bne.n	406932 <__sflush_r+0xbe>
  406956:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40695a:	606b      	str	r3, [r5, #4]
  40695c:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  406960:	6929      	ldr	r1, [r5, #16]
  406962:	81ab      	strh	r3, [r5, #12]
  406964:	04da      	lsls	r2, r3, #19
  406966:	6029      	str	r1, [r5, #0]
  406968:	d5b9      	bpl.n	4068de <__sflush_r+0x6a>
  40696a:	2c00      	cmp	r4, #0
  40696c:	d1b7      	bne.n	4068de <__sflush_r+0x6a>
  40696e:	6528      	str	r0, [r5, #80]	; 0x50
  406970:	e7b5      	b.n	4068de <__sflush_r+0x6a>
  406972:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  406974:	2a00      	cmp	r2, #0
  406976:	dc8c      	bgt.n	406892 <__sflush_r+0x1e>
  406978:	e7d8      	b.n	40692c <__sflush_r+0xb8>
  40697a:	2301      	movs	r3, #1
  40697c:	69e9      	ldr	r1, [r5, #28]
  40697e:	4640      	mov	r0, r8
  406980:	47a0      	blx	r4
  406982:	1c43      	adds	r3, r0, #1
  406984:	4602      	mov	r2, r0
  406986:	d002      	beq.n	40698e <__sflush_r+0x11a>
  406988:	89ab      	ldrh	r3, [r5, #12]
  40698a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40698c:	e78e      	b.n	4068ac <__sflush_r+0x38>
  40698e:	f8d8 3000 	ldr.w	r3, [r8]
  406992:	2b00      	cmp	r3, #0
  406994:	d0f8      	beq.n	406988 <__sflush_r+0x114>
  406996:	2b1d      	cmp	r3, #29
  406998:	d001      	beq.n	40699e <__sflush_r+0x12a>
  40699a:	2b16      	cmp	r3, #22
  40699c:	d102      	bne.n	4069a4 <__sflush_r+0x130>
  40699e:	f8c8 6000 	str.w	r6, [r8]
  4069a2:	e7c3      	b.n	40692c <__sflush_r+0xb8>
  4069a4:	89ab      	ldrh	r3, [r5, #12]
  4069a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4069aa:	81ab      	strh	r3, [r5, #12]
  4069ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4069b0:	20400001 	.word	0x20400001

004069b4 <_fflush_r>:
  4069b4:	b538      	push	{r3, r4, r5, lr}
  4069b6:	460d      	mov	r5, r1
  4069b8:	4604      	mov	r4, r0
  4069ba:	b108      	cbz	r0, 4069c0 <_fflush_r+0xc>
  4069bc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4069be:	b1bb      	cbz	r3, 4069f0 <_fflush_r+0x3c>
  4069c0:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  4069c4:	b188      	cbz	r0, 4069ea <_fflush_r+0x36>
  4069c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4069c8:	07db      	lsls	r3, r3, #31
  4069ca:	d401      	bmi.n	4069d0 <_fflush_r+0x1c>
  4069cc:	0581      	lsls	r1, r0, #22
  4069ce:	d517      	bpl.n	406a00 <_fflush_r+0x4c>
  4069d0:	4620      	mov	r0, r4
  4069d2:	4629      	mov	r1, r5
  4069d4:	f7ff ff4e 	bl	406874 <__sflush_r>
  4069d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4069da:	07da      	lsls	r2, r3, #31
  4069dc:	4604      	mov	r4, r0
  4069de:	d402      	bmi.n	4069e6 <_fflush_r+0x32>
  4069e0:	89ab      	ldrh	r3, [r5, #12]
  4069e2:	059b      	lsls	r3, r3, #22
  4069e4:	d507      	bpl.n	4069f6 <_fflush_r+0x42>
  4069e6:	4620      	mov	r0, r4
  4069e8:	bd38      	pop	{r3, r4, r5, pc}
  4069ea:	4604      	mov	r4, r0
  4069ec:	4620      	mov	r0, r4
  4069ee:	bd38      	pop	{r3, r4, r5, pc}
  4069f0:	f000 f838 	bl	406a64 <__sinit>
  4069f4:	e7e4      	b.n	4069c0 <_fflush_r+0xc>
  4069f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4069f8:	f000 fc04 	bl	407204 <__retarget_lock_release_recursive>
  4069fc:	4620      	mov	r0, r4
  4069fe:	bd38      	pop	{r3, r4, r5, pc}
  406a00:	6da8      	ldr	r0, [r5, #88]	; 0x58
  406a02:	f000 fbfd 	bl	407200 <__retarget_lock_acquire_recursive>
  406a06:	e7e3      	b.n	4069d0 <_fflush_r+0x1c>

00406a08 <_cleanup_r>:
  406a08:	4901      	ldr	r1, [pc, #4]	; (406a10 <_cleanup_r+0x8>)
  406a0a:	f000 bbaf 	b.w	40716c <_fwalk_reent>
  406a0e:	bf00      	nop
  406a10:	004081f1 	.word	0x004081f1

00406a14 <std.isra.0>:
  406a14:	b510      	push	{r4, lr}
  406a16:	2300      	movs	r3, #0
  406a18:	4604      	mov	r4, r0
  406a1a:	8181      	strh	r1, [r0, #12]
  406a1c:	81c2      	strh	r2, [r0, #14]
  406a1e:	6003      	str	r3, [r0, #0]
  406a20:	6043      	str	r3, [r0, #4]
  406a22:	6083      	str	r3, [r0, #8]
  406a24:	6643      	str	r3, [r0, #100]	; 0x64
  406a26:	6103      	str	r3, [r0, #16]
  406a28:	6143      	str	r3, [r0, #20]
  406a2a:	6183      	str	r3, [r0, #24]
  406a2c:	4619      	mov	r1, r3
  406a2e:	2208      	movs	r2, #8
  406a30:	305c      	adds	r0, #92	; 0x5c
  406a32:	f7fc fc17 	bl	403264 <memset>
  406a36:	4807      	ldr	r0, [pc, #28]	; (406a54 <std.isra.0+0x40>)
  406a38:	4907      	ldr	r1, [pc, #28]	; (406a58 <std.isra.0+0x44>)
  406a3a:	4a08      	ldr	r2, [pc, #32]	; (406a5c <std.isra.0+0x48>)
  406a3c:	4b08      	ldr	r3, [pc, #32]	; (406a60 <std.isra.0+0x4c>)
  406a3e:	6220      	str	r0, [r4, #32]
  406a40:	61e4      	str	r4, [r4, #28]
  406a42:	6261      	str	r1, [r4, #36]	; 0x24
  406a44:	62a2      	str	r2, [r4, #40]	; 0x28
  406a46:	62e3      	str	r3, [r4, #44]	; 0x2c
  406a48:	f104 0058 	add.w	r0, r4, #88	; 0x58
  406a4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  406a50:	f000 bbd2 	b.w	4071f8 <__retarget_lock_init_recursive>
  406a54:	00407dd9 	.word	0x00407dd9
  406a58:	00407dfd 	.word	0x00407dfd
  406a5c:	00407e39 	.word	0x00407e39
  406a60:	00407e59 	.word	0x00407e59

00406a64 <__sinit>:
  406a64:	b510      	push	{r4, lr}
  406a66:	4604      	mov	r4, r0
  406a68:	4812      	ldr	r0, [pc, #72]	; (406ab4 <__sinit+0x50>)
  406a6a:	f000 fbc9 	bl	407200 <__retarget_lock_acquire_recursive>
  406a6e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  406a70:	b9d2      	cbnz	r2, 406aa8 <__sinit+0x44>
  406a72:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  406a76:	4810      	ldr	r0, [pc, #64]	; (406ab8 <__sinit+0x54>)
  406a78:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  406a7c:	2103      	movs	r1, #3
  406a7e:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  406a82:	63e0      	str	r0, [r4, #60]	; 0x3c
  406a84:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  406a88:	6860      	ldr	r0, [r4, #4]
  406a8a:	2104      	movs	r1, #4
  406a8c:	f7ff ffc2 	bl	406a14 <std.isra.0>
  406a90:	2201      	movs	r2, #1
  406a92:	2109      	movs	r1, #9
  406a94:	68a0      	ldr	r0, [r4, #8]
  406a96:	f7ff ffbd 	bl	406a14 <std.isra.0>
  406a9a:	2202      	movs	r2, #2
  406a9c:	2112      	movs	r1, #18
  406a9e:	68e0      	ldr	r0, [r4, #12]
  406aa0:	f7ff ffb8 	bl	406a14 <std.isra.0>
  406aa4:	2301      	movs	r3, #1
  406aa6:	63a3      	str	r3, [r4, #56]	; 0x38
  406aa8:	4802      	ldr	r0, [pc, #8]	; (406ab4 <__sinit+0x50>)
  406aaa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  406aae:	f000 bba9 	b.w	407204 <__retarget_lock_release_recursive>
  406ab2:	bf00      	nop
  406ab4:	20400d60 	.word	0x20400d60
  406ab8:	00406a09 	.word	0x00406a09

00406abc <__sfp_lock_acquire>:
  406abc:	4801      	ldr	r0, [pc, #4]	; (406ac4 <__sfp_lock_acquire+0x8>)
  406abe:	f000 bb9f 	b.w	407200 <__retarget_lock_acquire_recursive>
  406ac2:	bf00      	nop
  406ac4:	20400d74 	.word	0x20400d74

00406ac8 <__sfp_lock_release>:
  406ac8:	4801      	ldr	r0, [pc, #4]	; (406ad0 <__sfp_lock_release+0x8>)
  406aca:	f000 bb9b 	b.w	407204 <__retarget_lock_release_recursive>
  406ace:	bf00      	nop
  406ad0:	20400d74 	.word	0x20400d74

00406ad4 <__libc_fini_array>:
  406ad4:	b538      	push	{r3, r4, r5, lr}
  406ad6:	4c0a      	ldr	r4, [pc, #40]	; (406b00 <__libc_fini_array+0x2c>)
  406ad8:	4d0a      	ldr	r5, [pc, #40]	; (406b04 <__libc_fini_array+0x30>)
  406ada:	1b64      	subs	r4, r4, r5
  406adc:	10a4      	asrs	r4, r4, #2
  406ade:	d00a      	beq.n	406af6 <__libc_fini_array+0x22>
  406ae0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  406ae4:	3b01      	subs	r3, #1
  406ae6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  406aea:	3c01      	subs	r4, #1
  406aec:	f855 3904 	ldr.w	r3, [r5], #-4
  406af0:	4798      	blx	r3
  406af2:	2c00      	cmp	r4, #0
  406af4:	d1f9      	bne.n	406aea <__libc_fini_array+0x16>
  406af6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  406afa:	f002 bb9f 	b.w	40923c <_fini>
  406afe:	bf00      	nop
  406b00:	0040924c 	.word	0x0040924c
  406b04:	00409248 	.word	0x00409248

00406b08 <__fputwc>:
  406b08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406b0c:	b082      	sub	sp, #8
  406b0e:	4680      	mov	r8, r0
  406b10:	4689      	mov	r9, r1
  406b12:	4614      	mov	r4, r2
  406b14:	f000 fb54 	bl	4071c0 <__locale_mb_cur_max>
  406b18:	2801      	cmp	r0, #1
  406b1a:	d036      	beq.n	406b8a <__fputwc+0x82>
  406b1c:	464a      	mov	r2, r9
  406b1e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  406b22:	a901      	add	r1, sp, #4
  406b24:	4640      	mov	r0, r8
  406b26:	f001 fa71 	bl	40800c <_wcrtomb_r>
  406b2a:	1c42      	adds	r2, r0, #1
  406b2c:	4606      	mov	r6, r0
  406b2e:	d025      	beq.n	406b7c <__fputwc+0x74>
  406b30:	b3a8      	cbz	r0, 406b9e <__fputwc+0x96>
  406b32:	f89d e004 	ldrb.w	lr, [sp, #4]
  406b36:	2500      	movs	r5, #0
  406b38:	f10d 0a04 	add.w	sl, sp, #4
  406b3c:	e009      	b.n	406b52 <__fputwc+0x4a>
  406b3e:	6823      	ldr	r3, [r4, #0]
  406b40:	1c5a      	adds	r2, r3, #1
  406b42:	6022      	str	r2, [r4, #0]
  406b44:	f883 e000 	strb.w	lr, [r3]
  406b48:	3501      	adds	r5, #1
  406b4a:	42b5      	cmp	r5, r6
  406b4c:	d227      	bcs.n	406b9e <__fputwc+0x96>
  406b4e:	f815 e00a 	ldrb.w	lr, [r5, sl]
  406b52:	68a3      	ldr	r3, [r4, #8]
  406b54:	3b01      	subs	r3, #1
  406b56:	2b00      	cmp	r3, #0
  406b58:	60a3      	str	r3, [r4, #8]
  406b5a:	daf0      	bge.n	406b3e <__fputwc+0x36>
  406b5c:	69a7      	ldr	r7, [r4, #24]
  406b5e:	42bb      	cmp	r3, r7
  406b60:	4671      	mov	r1, lr
  406b62:	4622      	mov	r2, r4
  406b64:	4640      	mov	r0, r8
  406b66:	db02      	blt.n	406b6e <__fputwc+0x66>
  406b68:	f1be 0f0a 	cmp.w	lr, #10
  406b6c:	d1e7      	bne.n	406b3e <__fputwc+0x36>
  406b6e:	f001 f9f5 	bl	407f5c <__swbuf_r>
  406b72:	1c43      	adds	r3, r0, #1
  406b74:	d1e8      	bne.n	406b48 <__fputwc+0x40>
  406b76:	b002      	add	sp, #8
  406b78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406b7c:	89a3      	ldrh	r3, [r4, #12]
  406b7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406b82:	81a3      	strh	r3, [r4, #12]
  406b84:	b002      	add	sp, #8
  406b86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406b8a:	f109 33ff 	add.w	r3, r9, #4294967295
  406b8e:	2bfe      	cmp	r3, #254	; 0xfe
  406b90:	d8c4      	bhi.n	406b1c <__fputwc+0x14>
  406b92:	fa5f fe89 	uxtb.w	lr, r9
  406b96:	4606      	mov	r6, r0
  406b98:	f88d e004 	strb.w	lr, [sp, #4]
  406b9c:	e7cb      	b.n	406b36 <__fputwc+0x2e>
  406b9e:	4648      	mov	r0, r9
  406ba0:	b002      	add	sp, #8
  406ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406ba6:	bf00      	nop

00406ba8 <_fputwc_r>:
  406ba8:	b530      	push	{r4, r5, lr}
  406baa:	6e53      	ldr	r3, [r2, #100]	; 0x64
  406bac:	f013 0f01 	tst.w	r3, #1
  406bb0:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  406bb4:	4614      	mov	r4, r2
  406bb6:	b083      	sub	sp, #12
  406bb8:	4605      	mov	r5, r0
  406bba:	b29a      	uxth	r2, r3
  406bbc:	d101      	bne.n	406bc2 <_fputwc_r+0x1a>
  406bbe:	0590      	lsls	r0, r2, #22
  406bc0:	d51c      	bpl.n	406bfc <_fputwc_r+0x54>
  406bc2:	0490      	lsls	r0, r2, #18
  406bc4:	d406      	bmi.n	406bd4 <_fputwc_r+0x2c>
  406bc6:	6e62      	ldr	r2, [r4, #100]	; 0x64
  406bc8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  406bcc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  406bd0:	81a3      	strh	r3, [r4, #12]
  406bd2:	6662      	str	r2, [r4, #100]	; 0x64
  406bd4:	4628      	mov	r0, r5
  406bd6:	4622      	mov	r2, r4
  406bd8:	f7ff ff96 	bl	406b08 <__fputwc>
  406bdc:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406bde:	07da      	lsls	r2, r3, #31
  406be0:	4605      	mov	r5, r0
  406be2:	d402      	bmi.n	406bea <_fputwc_r+0x42>
  406be4:	89a3      	ldrh	r3, [r4, #12]
  406be6:	059b      	lsls	r3, r3, #22
  406be8:	d502      	bpl.n	406bf0 <_fputwc_r+0x48>
  406bea:	4628      	mov	r0, r5
  406bec:	b003      	add	sp, #12
  406bee:	bd30      	pop	{r4, r5, pc}
  406bf0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406bf2:	f000 fb07 	bl	407204 <__retarget_lock_release_recursive>
  406bf6:	4628      	mov	r0, r5
  406bf8:	b003      	add	sp, #12
  406bfa:	bd30      	pop	{r4, r5, pc}
  406bfc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406bfe:	9101      	str	r1, [sp, #4]
  406c00:	f000 fafe 	bl	407200 <__retarget_lock_acquire_recursive>
  406c04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406c08:	9901      	ldr	r1, [sp, #4]
  406c0a:	b29a      	uxth	r2, r3
  406c0c:	e7d9      	b.n	406bc2 <_fputwc_r+0x1a>
  406c0e:	bf00      	nop

00406c10 <_malloc_trim_r>:
  406c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406c12:	4f24      	ldr	r7, [pc, #144]	; (406ca4 <_malloc_trim_r+0x94>)
  406c14:	460c      	mov	r4, r1
  406c16:	4606      	mov	r6, r0
  406c18:	f7fc fb72 	bl	403300 <__malloc_lock>
  406c1c:	68bb      	ldr	r3, [r7, #8]
  406c1e:	685d      	ldr	r5, [r3, #4]
  406c20:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  406c24:	310f      	adds	r1, #15
  406c26:	f025 0503 	bic.w	r5, r5, #3
  406c2a:	4429      	add	r1, r5
  406c2c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406c30:	f021 010f 	bic.w	r1, r1, #15
  406c34:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  406c38:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  406c3c:	db07      	blt.n	406c4e <_malloc_trim_r+0x3e>
  406c3e:	2100      	movs	r1, #0
  406c40:	4630      	mov	r0, r6
  406c42:	f7fc fb69 	bl	403318 <_sbrk_r>
  406c46:	68bb      	ldr	r3, [r7, #8]
  406c48:	442b      	add	r3, r5
  406c4a:	4298      	cmp	r0, r3
  406c4c:	d004      	beq.n	406c58 <_malloc_trim_r+0x48>
  406c4e:	4630      	mov	r0, r6
  406c50:	f7fc fb5c 	bl	40330c <__malloc_unlock>
  406c54:	2000      	movs	r0, #0
  406c56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406c58:	4261      	negs	r1, r4
  406c5a:	4630      	mov	r0, r6
  406c5c:	f7fc fb5c 	bl	403318 <_sbrk_r>
  406c60:	3001      	adds	r0, #1
  406c62:	d00d      	beq.n	406c80 <_malloc_trim_r+0x70>
  406c64:	4b10      	ldr	r3, [pc, #64]	; (406ca8 <_malloc_trim_r+0x98>)
  406c66:	68ba      	ldr	r2, [r7, #8]
  406c68:	6819      	ldr	r1, [r3, #0]
  406c6a:	1b2d      	subs	r5, r5, r4
  406c6c:	f045 0501 	orr.w	r5, r5, #1
  406c70:	4630      	mov	r0, r6
  406c72:	1b09      	subs	r1, r1, r4
  406c74:	6055      	str	r5, [r2, #4]
  406c76:	6019      	str	r1, [r3, #0]
  406c78:	f7fc fb48 	bl	40330c <__malloc_unlock>
  406c7c:	2001      	movs	r0, #1
  406c7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406c80:	2100      	movs	r1, #0
  406c82:	4630      	mov	r0, r6
  406c84:	f7fc fb48 	bl	403318 <_sbrk_r>
  406c88:	68ba      	ldr	r2, [r7, #8]
  406c8a:	1a83      	subs	r3, r0, r2
  406c8c:	2b0f      	cmp	r3, #15
  406c8e:	ddde      	ble.n	406c4e <_malloc_trim_r+0x3e>
  406c90:	4c06      	ldr	r4, [pc, #24]	; (406cac <_malloc_trim_r+0x9c>)
  406c92:	4905      	ldr	r1, [pc, #20]	; (406ca8 <_malloc_trim_r+0x98>)
  406c94:	6824      	ldr	r4, [r4, #0]
  406c96:	f043 0301 	orr.w	r3, r3, #1
  406c9a:	1b00      	subs	r0, r0, r4
  406c9c:	6053      	str	r3, [r2, #4]
  406c9e:	6008      	str	r0, [r1, #0]
  406ca0:	e7d5      	b.n	406c4e <_malloc_trim_r+0x3e>
  406ca2:	bf00      	nop
  406ca4:	20400450 	.word	0x20400450
  406ca8:	20400d08 	.word	0x20400d08
  406cac:	20400858 	.word	0x20400858

00406cb0 <_free_r>:
  406cb0:	2900      	cmp	r1, #0
  406cb2:	d044      	beq.n	406d3e <_free_r+0x8e>
  406cb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406cb8:	460d      	mov	r5, r1
  406cba:	4680      	mov	r8, r0
  406cbc:	f7fc fb20 	bl	403300 <__malloc_lock>
  406cc0:	f855 7c04 	ldr.w	r7, [r5, #-4]
  406cc4:	4969      	ldr	r1, [pc, #420]	; (406e6c <_free_r+0x1bc>)
  406cc6:	f027 0301 	bic.w	r3, r7, #1
  406cca:	f1a5 0408 	sub.w	r4, r5, #8
  406cce:	18e2      	adds	r2, r4, r3
  406cd0:	688e      	ldr	r6, [r1, #8]
  406cd2:	6850      	ldr	r0, [r2, #4]
  406cd4:	42b2      	cmp	r2, r6
  406cd6:	f020 0003 	bic.w	r0, r0, #3
  406cda:	d05e      	beq.n	406d9a <_free_r+0xea>
  406cdc:	07fe      	lsls	r6, r7, #31
  406cde:	6050      	str	r0, [r2, #4]
  406ce0:	d40b      	bmi.n	406cfa <_free_r+0x4a>
  406ce2:	f855 7c08 	ldr.w	r7, [r5, #-8]
  406ce6:	1be4      	subs	r4, r4, r7
  406ce8:	f101 0e08 	add.w	lr, r1, #8
  406cec:	68a5      	ldr	r5, [r4, #8]
  406cee:	4575      	cmp	r5, lr
  406cf0:	443b      	add	r3, r7
  406cf2:	d06d      	beq.n	406dd0 <_free_r+0x120>
  406cf4:	68e7      	ldr	r7, [r4, #12]
  406cf6:	60ef      	str	r7, [r5, #12]
  406cf8:	60bd      	str	r5, [r7, #8]
  406cfa:	1815      	adds	r5, r2, r0
  406cfc:	686d      	ldr	r5, [r5, #4]
  406cfe:	07ed      	lsls	r5, r5, #31
  406d00:	d53e      	bpl.n	406d80 <_free_r+0xd0>
  406d02:	f043 0201 	orr.w	r2, r3, #1
  406d06:	6062      	str	r2, [r4, #4]
  406d08:	50e3      	str	r3, [r4, r3]
  406d0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406d0e:	d217      	bcs.n	406d40 <_free_r+0x90>
  406d10:	08db      	lsrs	r3, r3, #3
  406d12:	1c58      	adds	r0, r3, #1
  406d14:	109a      	asrs	r2, r3, #2
  406d16:	684d      	ldr	r5, [r1, #4]
  406d18:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  406d1c:	60a7      	str	r7, [r4, #8]
  406d1e:	2301      	movs	r3, #1
  406d20:	4093      	lsls	r3, r2
  406d22:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  406d26:	432b      	orrs	r3, r5
  406d28:	3a08      	subs	r2, #8
  406d2a:	60e2      	str	r2, [r4, #12]
  406d2c:	604b      	str	r3, [r1, #4]
  406d2e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  406d32:	60fc      	str	r4, [r7, #12]
  406d34:	4640      	mov	r0, r8
  406d36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406d3a:	f7fc bae7 	b.w	40330c <__malloc_unlock>
  406d3e:	4770      	bx	lr
  406d40:	0a5a      	lsrs	r2, r3, #9
  406d42:	2a04      	cmp	r2, #4
  406d44:	d852      	bhi.n	406dec <_free_r+0x13c>
  406d46:	099a      	lsrs	r2, r3, #6
  406d48:	f102 0739 	add.w	r7, r2, #57	; 0x39
  406d4c:	00ff      	lsls	r7, r7, #3
  406d4e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  406d52:	19c8      	adds	r0, r1, r7
  406d54:	59ca      	ldr	r2, [r1, r7]
  406d56:	3808      	subs	r0, #8
  406d58:	4290      	cmp	r0, r2
  406d5a:	d04f      	beq.n	406dfc <_free_r+0x14c>
  406d5c:	6851      	ldr	r1, [r2, #4]
  406d5e:	f021 0103 	bic.w	r1, r1, #3
  406d62:	428b      	cmp	r3, r1
  406d64:	d232      	bcs.n	406dcc <_free_r+0x11c>
  406d66:	6892      	ldr	r2, [r2, #8]
  406d68:	4290      	cmp	r0, r2
  406d6a:	d1f7      	bne.n	406d5c <_free_r+0xac>
  406d6c:	68c3      	ldr	r3, [r0, #12]
  406d6e:	60a0      	str	r0, [r4, #8]
  406d70:	60e3      	str	r3, [r4, #12]
  406d72:	609c      	str	r4, [r3, #8]
  406d74:	60c4      	str	r4, [r0, #12]
  406d76:	4640      	mov	r0, r8
  406d78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406d7c:	f7fc bac6 	b.w	40330c <__malloc_unlock>
  406d80:	6895      	ldr	r5, [r2, #8]
  406d82:	4f3b      	ldr	r7, [pc, #236]	; (406e70 <_free_r+0x1c0>)
  406d84:	42bd      	cmp	r5, r7
  406d86:	4403      	add	r3, r0
  406d88:	d040      	beq.n	406e0c <_free_r+0x15c>
  406d8a:	68d0      	ldr	r0, [r2, #12]
  406d8c:	60e8      	str	r0, [r5, #12]
  406d8e:	f043 0201 	orr.w	r2, r3, #1
  406d92:	6085      	str	r5, [r0, #8]
  406d94:	6062      	str	r2, [r4, #4]
  406d96:	50e3      	str	r3, [r4, r3]
  406d98:	e7b7      	b.n	406d0a <_free_r+0x5a>
  406d9a:	07ff      	lsls	r7, r7, #31
  406d9c:	4403      	add	r3, r0
  406d9e:	d407      	bmi.n	406db0 <_free_r+0x100>
  406da0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  406da4:	1aa4      	subs	r4, r4, r2
  406da6:	4413      	add	r3, r2
  406da8:	68a0      	ldr	r0, [r4, #8]
  406daa:	68e2      	ldr	r2, [r4, #12]
  406dac:	60c2      	str	r2, [r0, #12]
  406dae:	6090      	str	r0, [r2, #8]
  406db0:	4a30      	ldr	r2, [pc, #192]	; (406e74 <_free_r+0x1c4>)
  406db2:	6812      	ldr	r2, [r2, #0]
  406db4:	f043 0001 	orr.w	r0, r3, #1
  406db8:	4293      	cmp	r3, r2
  406dba:	6060      	str	r0, [r4, #4]
  406dbc:	608c      	str	r4, [r1, #8]
  406dbe:	d3b9      	bcc.n	406d34 <_free_r+0x84>
  406dc0:	4b2d      	ldr	r3, [pc, #180]	; (406e78 <_free_r+0x1c8>)
  406dc2:	4640      	mov	r0, r8
  406dc4:	6819      	ldr	r1, [r3, #0]
  406dc6:	f7ff ff23 	bl	406c10 <_malloc_trim_r>
  406dca:	e7b3      	b.n	406d34 <_free_r+0x84>
  406dcc:	4610      	mov	r0, r2
  406dce:	e7cd      	b.n	406d6c <_free_r+0xbc>
  406dd0:	1811      	adds	r1, r2, r0
  406dd2:	6849      	ldr	r1, [r1, #4]
  406dd4:	07c9      	lsls	r1, r1, #31
  406dd6:	d444      	bmi.n	406e62 <_free_r+0x1b2>
  406dd8:	6891      	ldr	r1, [r2, #8]
  406dda:	68d2      	ldr	r2, [r2, #12]
  406ddc:	60ca      	str	r2, [r1, #12]
  406dde:	4403      	add	r3, r0
  406de0:	f043 0001 	orr.w	r0, r3, #1
  406de4:	6091      	str	r1, [r2, #8]
  406de6:	6060      	str	r0, [r4, #4]
  406de8:	50e3      	str	r3, [r4, r3]
  406dea:	e7a3      	b.n	406d34 <_free_r+0x84>
  406dec:	2a14      	cmp	r2, #20
  406dee:	d816      	bhi.n	406e1e <_free_r+0x16e>
  406df0:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  406df4:	00ff      	lsls	r7, r7, #3
  406df6:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  406dfa:	e7aa      	b.n	406d52 <_free_r+0xa2>
  406dfc:	10aa      	asrs	r2, r5, #2
  406dfe:	2301      	movs	r3, #1
  406e00:	684d      	ldr	r5, [r1, #4]
  406e02:	4093      	lsls	r3, r2
  406e04:	432b      	orrs	r3, r5
  406e06:	604b      	str	r3, [r1, #4]
  406e08:	4603      	mov	r3, r0
  406e0a:	e7b0      	b.n	406d6e <_free_r+0xbe>
  406e0c:	f043 0201 	orr.w	r2, r3, #1
  406e10:	614c      	str	r4, [r1, #20]
  406e12:	610c      	str	r4, [r1, #16]
  406e14:	60e5      	str	r5, [r4, #12]
  406e16:	60a5      	str	r5, [r4, #8]
  406e18:	6062      	str	r2, [r4, #4]
  406e1a:	50e3      	str	r3, [r4, r3]
  406e1c:	e78a      	b.n	406d34 <_free_r+0x84>
  406e1e:	2a54      	cmp	r2, #84	; 0x54
  406e20:	d806      	bhi.n	406e30 <_free_r+0x180>
  406e22:	0b1a      	lsrs	r2, r3, #12
  406e24:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  406e28:	00ff      	lsls	r7, r7, #3
  406e2a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  406e2e:	e790      	b.n	406d52 <_free_r+0xa2>
  406e30:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406e34:	d806      	bhi.n	406e44 <_free_r+0x194>
  406e36:	0bda      	lsrs	r2, r3, #15
  406e38:	f102 0778 	add.w	r7, r2, #120	; 0x78
  406e3c:	00ff      	lsls	r7, r7, #3
  406e3e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  406e42:	e786      	b.n	406d52 <_free_r+0xa2>
  406e44:	f240 5054 	movw	r0, #1364	; 0x554
  406e48:	4282      	cmp	r2, r0
  406e4a:	d806      	bhi.n	406e5a <_free_r+0x1aa>
  406e4c:	0c9a      	lsrs	r2, r3, #18
  406e4e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  406e52:	00ff      	lsls	r7, r7, #3
  406e54:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  406e58:	e77b      	b.n	406d52 <_free_r+0xa2>
  406e5a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  406e5e:	257e      	movs	r5, #126	; 0x7e
  406e60:	e777      	b.n	406d52 <_free_r+0xa2>
  406e62:	f043 0101 	orr.w	r1, r3, #1
  406e66:	6061      	str	r1, [r4, #4]
  406e68:	6013      	str	r3, [r2, #0]
  406e6a:	e763      	b.n	406d34 <_free_r+0x84>
  406e6c:	20400450 	.word	0x20400450
  406e70:	20400458 	.word	0x20400458
  406e74:	2040085c 	.word	0x2040085c
  406e78:	20400d38 	.word	0x20400d38

00406e7c <__sfvwrite_r>:
  406e7c:	6893      	ldr	r3, [r2, #8]
  406e7e:	2b00      	cmp	r3, #0
  406e80:	d073      	beq.n	406f6a <__sfvwrite_r+0xee>
  406e82:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406e86:	898b      	ldrh	r3, [r1, #12]
  406e88:	b083      	sub	sp, #12
  406e8a:	460c      	mov	r4, r1
  406e8c:	0719      	lsls	r1, r3, #28
  406e8e:	9000      	str	r0, [sp, #0]
  406e90:	4616      	mov	r6, r2
  406e92:	d526      	bpl.n	406ee2 <__sfvwrite_r+0x66>
  406e94:	6922      	ldr	r2, [r4, #16]
  406e96:	b322      	cbz	r2, 406ee2 <__sfvwrite_r+0x66>
  406e98:	f013 0002 	ands.w	r0, r3, #2
  406e9c:	6835      	ldr	r5, [r6, #0]
  406e9e:	d02c      	beq.n	406efa <__sfvwrite_r+0x7e>
  406ea0:	f04f 0900 	mov.w	r9, #0
  406ea4:	4fb0      	ldr	r7, [pc, #704]	; (407168 <__sfvwrite_r+0x2ec>)
  406ea6:	46c8      	mov	r8, r9
  406ea8:	46b2      	mov	sl, r6
  406eaa:	45b8      	cmp	r8, r7
  406eac:	4643      	mov	r3, r8
  406eae:	464a      	mov	r2, r9
  406eb0:	bf28      	it	cs
  406eb2:	463b      	movcs	r3, r7
  406eb4:	9800      	ldr	r0, [sp, #0]
  406eb6:	f1b8 0f00 	cmp.w	r8, #0
  406eba:	d050      	beq.n	406f5e <__sfvwrite_r+0xe2>
  406ebc:	69e1      	ldr	r1, [r4, #28]
  406ebe:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406ec0:	47b0      	blx	r6
  406ec2:	2800      	cmp	r0, #0
  406ec4:	dd58      	ble.n	406f78 <__sfvwrite_r+0xfc>
  406ec6:	f8da 3008 	ldr.w	r3, [sl, #8]
  406eca:	1a1b      	subs	r3, r3, r0
  406ecc:	4481      	add	r9, r0
  406ece:	eba8 0800 	sub.w	r8, r8, r0
  406ed2:	f8ca 3008 	str.w	r3, [sl, #8]
  406ed6:	2b00      	cmp	r3, #0
  406ed8:	d1e7      	bne.n	406eaa <__sfvwrite_r+0x2e>
  406eda:	2000      	movs	r0, #0
  406edc:	b003      	add	sp, #12
  406ede:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406ee2:	4621      	mov	r1, r4
  406ee4:	9800      	ldr	r0, [sp, #0]
  406ee6:	f7fe fc91 	bl	40580c <__swsetup_r>
  406eea:	2800      	cmp	r0, #0
  406eec:	f040 8133 	bne.w	407156 <__sfvwrite_r+0x2da>
  406ef0:	89a3      	ldrh	r3, [r4, #12]
  406ef2:	6835      	ldr	r5, [r6, #0]
  406ef4:	f013 0002 	ands.w	r0, r3, #2
  406ef8:	d1d2      	bne.n	406ea0 <__sfvwrite_r+0x24>
  406efa:	f013 0901 	ands.w	r9, r3, #1
  406efe:	d145      	bne.n	406f8c <__sfvwrite_r+0x110>
  406f00:	464f      	mov	r7, r9
  406f02:	9601      	str	r6, [sp, #4]
  406f04:	b337      	cbz	r7, 406f54 <__sfvwrite_r+0xd8>
  406f06:	059a      	lsls	r2, r3, #22
  406f08:	f8d4 8008 	ldr.w	r8, [r4, #8]
  406f0c:	f140 8083 	bpl.w	407016 <__sfvwrite_r+0x19a>
  406f10:	4547      	cmp	r7, r8
  406f12:	46c3      	mov	fp, r8
  406f14:	f0c0 80ab 	bcc.w	40706e <__sfvwrite_r+0x1f2>
  406f18:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406f1c:	f040 80ac 	bne.w	407078 <__sfvwrite_r+0x1fc>
  406f20:	6820      	ldr	r0, [r4, #0]
  406f22:	46ba      	mov	sl, r7
  406f24:	465a      	mov	r2, fp
  406f26:	4649      	mov	r1, r9
  406f28:	f000 fa52 	bl	4073d0 <memmove>
  406f2c:	68a2      	ldr	r2, [r4, #8]
  406f2e:	6823      	ldr	r3, [r4, #0]
  406f30:	eba2 0208 	sub.w	r2, r2, r8
  406f34:	445b      	add	r3, fp
  406f36:	60a2      	str	r2, [r4, #8]
  406f38:	6023      	str	r3, [r4, #0]
  406f3a:	9a01      	ldr	r2, [sp, #4]
  406f3c:	6893      	ldr	r3, [r2, #8]
  406f3e:	eba3 030a 	sub.w	r3, r3, sl
  406f42:	44d1      	add	r9, sl
  406f44:	eba7 070a 	sub.w	r7, r7, sl
  406f48:	6093      	str	r3, [r2, #8]
  406f4a:	2b00      	cmp	r3, #0
  406f4c:	d0c5      	beq.n	406eda <__sfvwrite_r+0x5e>
  406f4e:	89a3      	ldrh	r3, [r4, #12]
  406f50:	2f00      	cmp	r7, #0
  406f52:	d1d8      	bne.n	406f06 <__sfvwrite_r+0x8a>
  406f54:	f8d5 9000 	ldr.w	r9, [r5]
  406f58:	686f      	ldr	r7, [r5, #4]
  406f5a:	3508      	adds	r5, #8
  406f5c:	e7d2      	b.n	406f04 <__sfvwrite_r+0x88>
  406f5e:	f8d5 9000 	ldr.w	r9, [r5]
  406f62:	f8d5 8004 	ldr.w	r8, [r5, #4]
  406f66:	3508      	adds	r5, #8
  406f68:	e79f      	b.n	406eaa <__sfvwrite_r+0x2e>
  406f6a:	2000      	movs	r0, #0
  406f6c:	4770      	bx	lr
  406f6e:	4621      	mov	r1, r4
  406f70:	9800      	ldr	r0, [sp, #0]
  406f72:	f7ff fd1f 	bl	4069b4 <_fflush_r>
  406f76:	b370      	cbz	r0, 406fd6 <__sfvwrite_r+0x15a>
  406f78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406f7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406f80:	f04f 30ff 	mov.w	r0, #4294967295
  406f84:	81a3      	strh	r3, [r4, #12]
  406f86:	b003      	add	sp, #12
  406f88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406f8c:	4681      	mov	r9, r0
  406f8e:	4633      	mov	r3, r6
  406f90:	464e      	mov	r6, r9
  406f92:	46a8      	mov	r8, r5
  406f94:	469a      	mov	sl, r3
  406f96:	464d      	mov	r5, r9
  406f98:	b34e      	cbz	r6, 406fee <__sfvwrite_r+0x172>
  406f9a:	b380      	cbz	r0, 406ffe <__sfvwrite_r+0x182>
  406f9c:	6820      	ldr	r0, [r4, #0]
  406f9e:	6923      	ldr	r3, [r4, #16]
  406fa0:	6962      	ldr	r2, [r4, #20]
  406fa2:	45b1      	cmp	r9, r6
  406fa4:	46cb      	mov	fp, r9
  406fa6:	bf28      	it	cs
  406fa8:	46b3      	movcs	fp, r6
  406faa:	4298      	cmp	r0, r3
  406fac:	465f      	mov	r7, fp
  406fae:	d904      	bls.n	406fba <__sfvwrite_r+0x13e>
  406fb0:	68a3      	ldr	r3, [r4, #8]
  406fb2:	4413      	add	r3, r2
  406fb4:	459b      	cmp	fp, r3
  406fb6:	f300 80a6 	bgt.w	407106 <__sfvwrite_r+0x28a>
  406fba:	4593      	cmp	fp, r2
  406fbc:	db4b      	blt.n	407056 <__sfvwrite_r+0x1da>
  406fbe:	4613      	mov	r3, r2
  406fc0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  406fc2:	69e1      	ldr	r1, [r4, #28]
  406fc4:	9800      	ldr	r0, [sp, #0]
  406fc6:	462a      	mov	r2, r5
  406fc8:	47b8      	blx	r7
  406fca:	1e07      	subs	r7, r0, #0
  406fcc:	ddd4      	ble.n	406f78 <__sfvwrite_r+0xfc>
  406fce:	ebb9 0907 	subs.w	r9, r9, r7
  406fd2:	d0cc      	beq.n	406f6e <__sfvwrite_r+0xf2>
  406fd4:	2001      	movs	r0, #1
  406fd6:	f8da 3008 	ldr.w	r3, [sl, #8]
  406fda:	1bdb      	subs	r3, r3, r7
  406fdc:	443d      	add	r5, r7
  406fde:	1bf6      	subs	r6, r6, r7
  406fe0:	f8ca 3008 	str.w	r3, [sl, #8]
  406fe4:	2b00      	cmp	r3, #0
  406fe6:	f43f af78 	beq.w	406eda <__sfvwrite_r+0x5e>
  406fea:	2e00      	cmp	r6, #0
  406fec:	d1d5      	bne.n	406f9a <__sfvwrite_r+0x11e>
  406fee:	f108 0308 	add.w	r3, r8, #8
  406ff2:	e913 0060 	ldmdb	r3, {r5, r6}
  406ff6:	4698      	mov	r8, r3
  406ff8:	3308      	adds	r3, #8
  406ffa:	2e00      	cmp	r6, #0
  406ffc:	d0f9      	beq.n	406ff2 <__sfvwrite_r+0x176>
  406ffe:	4632      	mov	r2, r6
  407000:	210a      	movs	r1, #10
  407002:	4628      	mov	r0, r5
  407004:	f000 f994 	bl	407330 <memchr>
  407008:	2800      	cmp	r0, #0
  40700a:	f000 80a1 	beq.w	407150 <__sfvwrite_r+0x2d4>
  40700e:	3001      	adds	r0, #1
  407010:	eba0 0905 	sub.w	r9, r0, r5
  407014:	e7c2      	b.n	406f9c <__sfvwrite_r+0x120>
  407016:	6820      	ldr	r0, [r4, #0]
  407018:	6923      	ldr	r3, [r4, #16]
  40701a:	4298      	cmp	r0, r3
  40701c:	d802      	bhi.n	407024 <__sfvwrite_r+0x1a8>
  40701e:	6963      	ldr	r3, [r4, #20]
  407020:	429f      	cmp	r7, r3
  407022:	d25d      	bcs.n	4070e0 <__sfvwrite_r+0x264>
  407024:	45b8      	cmp	r8, r7
  407026:	bf28      	it	cs
  407028:	46b8      	movcs	r8, r7
  40702a:	4642      	mov	r2, r8
  40702c:	4649      	mov	r1, r9
  40702e:	f000 f9cf 	bl	4073d0 <memmove>
  407032:	68a3      	ldr	r3, [r4, #8]
  407034:	6822      	ldr	r2, [r4, #0]
  407036:	eba3 0308 	sub.w	r3, r3, r8
  40703a:	4442      	add	r2, r8
  40703c:	60a3      	str	r3, [r4, #8]
  40703e:	6022      	str	r2, [r4, #0]
  407040:	b10b      	cbz	r3, 407046 <__sfvwrite_r+0x1ca>
  407042:	46c2      	mov	sl, r8
  407044:	e779      	b.n	406f3a <__sfvwrite_r+0xbe>
  407046:	4621      	mov	r1, r4
  407048:	9800      	ldr	r0, [sp, #0]
  40704a:	f7ff fcb3 	bl	4069b4 <_fflush_r>
  40704e:	2800      	cmp	r0, #0
  407050:	d192      	bne.n	406f78 <__sfvwrite_r+0xfc>
  407052:	46c2      	mov	sl, r8
  407054:	e771      	b.n	406f3a <__sfvwrite_r+0xbe>
  407056:	465a      	mov	r2, fp
  407058:	4629      	mov	r1, r5
  40705a:	f000 f9b9 	bl	4073d0 <memmove>
  40705e:	68a2      	ldr	r2, [r4, #8]
  407060:	6823      	ldr	r3, [r4, #0]
  407062:	eba2 020b 	sub.w	r2, r2, fp
  407066:	445b      	add	r3, fp
  407068:	60a2      	str	r2, [r4, #8]
  40706a:	6023      	str	r3, [r4, #0]
  40706c:	e7af      	b.n	406fce <__sfvwrite_r+0x152>
  40706e:	6820      	ldr	r0, [r4, #0]
  407070:	46b8      	mov	r8, r7
  407072:	46ba      	mov	sl, r7
  407074:	46bb      	mov	fp, r7
  407076:	e755      	b.n	406f24 <__sfvwrite_r+0xa8>
  407078:	6962      	ldr	r2, [r4, #20]
  40707a:	6820      	ldr	r0, [r4, #0]
  40707c:	6921      	ldr	r1, [r4, #16]
  40707e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  407082:	eba0 0a01 	sub.w	sl, r0, r1
  407086:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40708a:	f10a 0001 	add.w	r0, sl, #1
  40708e:	ea4f 0868 	mov.w	r8, r8, asr #1
  407092:	4438      	add	r0, r7
  407094:	4540      	cmp	r0, r8
  407096:	4642      	mov	r2, r8
  407098:	bf84      	itt	hi
  40709a:	4680      	movhi	r8, r0
  40709c:	4642      	movhi	r2, r8
  40709e:	055b      	lsls	r3, r3, #21
  4070a0:	d544      	bpl.n	40712c <__sfvwrite_r+0x2b0>
  4070a2:	4611      	mov	r1, r2
  4070a4:	9800      	ldr	r0, [sp, #0]
  4070a6:	f7fb fd93 	bl	402bd0 <_malloc_r>
  4070aa:	4683      	mov	fp, r0
  4070ac:	2800      	cmp	r0, #0
  4070ae:	d055      	beq.n	40715c <__sfvwrite_r+0x2e0>
  4070b0:	4652      	mov	r2, sl
  4070b2:	6921      	ldr	r1, [r4, #16]
  4070b4:	f7fc f83c 	bl	403130 <memcpy>
  4070b8:	89a3      	ldrh	r3, [r4, #12]
  4070ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4070be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4070c2:	81a3      	strh	r3, [r4, #12]
  4070c4:	eb0b 000a 	add.w	r0, fp, sl
  4070c8:	eba8 030a 	sub.w	r3, r8, sl
  4070cc:	f8c4 b010 	str.w	fp, [r4, #16]
  4070d0:	f8c4 8014 	str.w	r8, [r4, #20]
  4070d4:	6020      	str	r0, [r4, #0]
  4070d6:	60a3      	str	r3, [r4, #8]
  4070d8:	46b8      	mov	r8, r7
  4070da:	46ba      	mov	sl, r7
  4070dc:	46bb      	mov	fp, r7
  4070de:	e721      	b.n	406f24 <__sfvwrite_r+0xa8>
  4070e0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  4070e4:	42b9      	cmp	r1, r7
  4070e6:	bf28      	it	cs
  4070e8:	4639      	movcs	r1, r7
  4070ea:	464a      	mov	r2, r9
  4070ec:	fb91 f1f3 	sdiv	r1, r1, r3
  4070f0:	9800      	ldr	r0, [sp, #0]
  4070f2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4070f4:	fb03 f301 	mul.w	r3, r3, r1
  4070f8:	69e1      	ldr	r1, [r4, #28]
  4070fa:	47b0      	blx	r6
  4070fc:	f1b0 0a00 	subs.w	sl, r0, #0
  407100:	f73f af1b 	bgt.w	406f3a <__sfvwrite_r+0xbe>
  407104:	e738      	b.n	406f78 <__sfvwrite_r+0xfc>
  407106:	461a      	mov	r2, r3
  407108:	4629      	mov	r1, r5
  40710a:	9301      	str	r3, [sp, #4]
  40710c:	f000 f960 	bl	4073d0 <memmove>
  407110:	6822      	ldr	r2, [r4, #0]
  407112:	9b01      	ldr	r3, [sp, #4]
  407114:	9800      	ldr	r0, [sp, #0]
  407116:	441a      	add	r2, r3
  407118:	6022      	str	r2, [r4, #0]
  40711a:	4621      	mov	r1, r4
  40711c:	f7ff fc4a 	bl	4069b4 <_fflush_r>
  407120:	9b01      	ldr	r3, [sp, #4]
  407122:	2800      	cmp	r0, #0
  407124:	f47f af28 	bne.w	406f78 <__sfvwrite_r+0xfc>
  407128:	461f      	mov	r7, r3
  40712a:	e750      	b.n	406fce <__sfvwrite_r+0x152>
  40712c:	9800      	ldr	r0, [sp, #0]
  40712e:	f000 fcad 	bl	407a8c <_realloc_r>
  407132:	4683      	mov	fp, r0
  407134:	2800      	cmp	r0, #0
  407136:	d1c5      	bne.n	4070c4 <__sfvwrite_r+0x248>
  407138:	9d00      	ldr	r5, [sp, #0]
  40713a:	6921      	ldr	r1, [r4, #16]
  40713c:	4628      	mov	r0, r5
  40713e:	f7ff fdb7 	bl	406cb0 <_free_r>
  407142:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407146:	220c      	movs	r2, #12
  407148:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40714c:	602a      	str	r2, [r5, #0]
  40714e:	e715      	b.n	406f7c <__sfvwrite_r+0x100>
  407150:	f106 0901 	add.w	r9, r6, #1
  407154:	e722      	b.n	406f9c <__sfvwrite_r+0x120>
  407156:	f04f 30ff 	mov.w	r0, #4294967295
  40715a:	e6bf      	b.n	406edc <__sfvwrite_r+0x60>
  40715c:	9a00      	ldr	r2, [sp, #0]
  40715e:	230c      	movs	r3, #12
  407160:	6013      	str	r3, [r2, #0]
  407162:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407166:	e709      	b.n	406f7c <__sfvwrite_r+0x100>
  407168:	7ffffc00 	.word	0x7ffffc00

0040716c <_fwalk_reent>:
  40716c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407170:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  407174:	d01f      	beq.n	4071b6 <_fwalk_reent+0x4a>
  407176:	4688      	mov	r8, r1
  407178:	4606      	mov	r6, r0
  40717a:	f04f 0900 	mov.w	r9, #0
  40717e:	687d      	ldr	r5, [r7, #4]
  407180:	68bc      	ldr	r4, [r7, #8]
  407182:	3d01      	subs	r5, #1
  407184:	d411      	bmi.n	4071aa <_fwalk_reent+0x3e>
  407186:	89a3      	ldrh	r3, [r4, #12]
  407188:	2b01      	cmp	r3, #1
  40718a:	f105 35ff 	add.w	r5, r5, #4294967295
  40718e:	d908      	bls.n	4071a2 <_fwalk_reent+0x36>
  407190:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  407194:	3301      	adds	r3, #1
  407196:	4621      	mov	r1, r4
  407198:	4630      	mov	r0, r6
  40719a:	d002      	beq.n	4071a2 <_fwalk_reent+0x36>
  40719c:	47c0      	blx	r8
  40719e:	ea49 0900 	orr.w	r9, r9, r0
  4071a2:	1c6b      	adds	r3, r5, #1
  4071a4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4071a8:	d1ed      	bne.n	407186 <_fwalk_reent+0x1a>
  4071aa:	683f      	ldr	r7, [r7, #0]
  4071ac:	2f00      	cmp	r7, #0
  4071ae:	d1e6      	bne.n	40717e <_fwalk_reent+0x12>
  4071b0:	4648      	mov	r0, r9
  4071b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4071b6:	46b9      	mov	r9, r7
  4071b8:	4648      	mov	r0, r9
  4071ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4071be:	bf00      	nop

004071c0 <__locale_mb_cur_max>:
  4071c0:	4b04      	ldr	r3, [pc, #16]	; (4071d4 <__locale_mb_cur_max+0x14>)
  4071c2:	4a05      	ldr	r2, [pc, #20]	; (4071d8 <__locale_mb_cur_max+0x18>)
  4071c4:	681b      	ldr	r3, [r3, #0]
  4071c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  4071c8:	2b00      	cmp	r3, #0
  4071ca:	bf08      	it	eq
  4071cc:	4613      	moveq	r3, r2
  4071ce:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  4071d2:	4770      	bx	lr
  4071d4:	20400020 	.word	0x20400020
  4071d8:	20400864 	.word	0x20400864

004071dc <_localeconv_r>:
  4071dc:	4a04      	ldr	r2, [pc, #16]	; (4071f0 <_localeconv_r+0x14>)
  4071de:	4b05      	ldr	r3, [pc, #20]	; (4071f4 <_localeconv_r+0x18>)
  4071e0:	6812      	ldr	r2, [r2, #0]
  4071e2:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4071e4:	2800      	cmp	r0, #0
  4071e6:	bf08      	it	eq
  4071e8:	4618      	moveq	r0, r3
  4071ea:	30f0      	adds	r0, #240	; 0xf0
  4071ec:	4770      	bx	lr
  4071ee:	bf00      	nop
  4071f0:	20400020 	.word	0x20400020
  4071f4:	20400864 	.word	0x20400864

004071f8 <__retarget_lock_init_recursive>:
  4071f8:	4770      	bx	lr
  4071fa:	bf00      	nop

004071fc <__retarget_lock_close_recursive>:
  4071fc:	4770      	bx	lr
  4071fe:	bf00      	nop

00407200 <__retarget_lock_acquire_recursive>:
  407200:	4770      	bx	lr
  407202:	bf00      	nop

00407204 <__retarget_lock_release_recursive>:
  407204:	4770      	bx	lr
  407206:	bf00      	nop

00407208 <__swhatbuf_r>:
  407208:	b570      	push	{r4, r5, r6, lr}
  40720a:	460c      	mov	r4, r1
  40720c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407210:	2900      	cmp	r1, #0
  407212:	b090      	sub	sp, #64	; 0x40
  407214:	4615      	mov	r5, r2
  407216:	461e      	mov	r6, r3
  407218:	db14      	blt.n	407244 <__swhatbuf_r+0x3c>
  40721a:	aa01      	add	r2, sp, #4
  40721c:	f001 f84a 	bl	4082b4 <_fstat_r>
  407220:	2800      	cmp	r0, #0
  407222:	db0f      	blt.n	407244 <__swhatbuf_r+0x3c>
  407224:	9a02      	ldr	r2, [sp, #8]
  407226:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40722a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40722e:	fab2 f282 	clz	r2, r2
  407232:	0952      	lsrs	r2, r2, #5
  407234:	f44f 6380 	mov.w	r3, #1024	; 0x400
  407238:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40723c:	6032      	str	r2, [r6, #0]
  40723e:	602b      	str	r3, [r5, #0]
  407240:	b010      	add	sp, #64	; 0x40
  407242:	bd70      	pop	{r4, r5, r6, pc}
  407244:	89a2      	ldrh	r2, [r4, #12]
  407246:	2300      	movs	r3, #0
  407248:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  40724c:	6033      	str	r3, [r6, #0]
  40724e:	d004      	beq.n	40725a <__swhatbuf_r+0x52>
  407250:	2240      	movs	r2, #64	; 0x40
  407252:	4618      	mov	r0, r3
  407254:	602a      	str	r2, [r5, #0]
  407256:	b010      	add	sp, #64	; 0x40
  407258:	bd70      	pop	{r4, r5, r6, pc}
  40725a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40725e:	602b      	str	r3, [r5, #0]
  407260:	b010      	add	sp, #64	; 0x40
  407262:	bd70      	pop	{r4, r5, r6, pc}

00407264 <__smakebuf_r>:
  407264:	898a      	ldrh	r2, [r1, #12]
  407266:	0792      	lsls	r2, r2, #30
  407268:	460b      	mov	r3, r1
  40726a:	d506      	bpl.n	40727a <__smakebuf_r+0x16>
  40726c:	f101 0243 	add.w	r2, r1, #67	; 0x43
  407270:	2101      	movs	r1, #1
  407272:	601a      	str	r2, [r3, #0]
  407274:	611a      	str	r2, [r3, #16]
  407276:	6159      	str	r1, [r3, #20]
  407278:	4770      	bx	lr
  40727a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40727c:	b083      	sub	sp, #12
  40727e:	ab01      	add	r3, sp, #4
  407280:	466a      	mov	r2, sp
  407282:	460c      	mov	r4, r1
  407284:	4606      	mov	r6, r0
  407286:	f7ff ffbf 	bl	407208 <__swhatbuf_r>
  40728a:	9900      	ldr	r1, [sp, #0]
  40728c:	4605      	mov	r5, r0
  40728e:	4630      	mov	r0, r6
  407290:	f7fb fc9e 	bl	402bd0 <_malloc_r>
  407294:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407298:	b1d8      	cbz	r0, 4072d2 <__smakebuf_r+0x6e>
  40729a:	9a01      	ldr	r2, [sp, #4]
  40729c:	4f15      	ldr	r7, [pc, #84]	; (4072f4 <__smakebuf_r+0x90>)
  40729e:	9900      	ldr	r1, [sp, #0]
  4072a0:	63f7      	str	r7, [r6, #60]	; 0x3c
  4072a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4072a6:	81a3      	strh	r3, [r4, #12]
  4072a8:	6020      	str	r0, [r4, #0]
  4072aa:	6120      	str	r0, [r4, #16]
  4072ac:	6161      	str	r1, [r4, #20]
  4072ae:	b91a      	cbnz	r2, 4072b8 <__smakebuf_r+0x54>
  4072b0:	432b      	orrs	r3, r5
  4072b2:	81a3      	strh	r3, [r4, #12]
  4072b4:	b003      	add	sp, #12
  4072b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4072b8:	4630      	mov	r0, r6
  4072ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4072be:	f001 f80d 	bl	4082dc <_isatty_r>
  4072c2:	b1a0      	cbz	r0, 4072ee <__smakebuf_r+0x8a>
  4072c4:	89a3      	ldrh	r3, [r4, #12]
  4072c6:	f023 0303 	bic.w	r3, r3, #3
  4072ca:	f043 0301 	orr.w	r3, r3, #1
  4072ce:	b21b      	sxth	r3, r3
  4072d0:	e7ee      	b.n	4072b0 <__smakebuf_r+0x4c>
  4072d2:	059a      	lsls	r2, r3, #22
  4072d4:	d4ee      	bmi.n	4072b4 <__smakebuf_r+0x50>
  4072d6:	f023 0303 	bic.w	r3, r3, #3
  4072da:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4072de:	f043 0302 	orr.w	r3, r3, #2
  4072e2:	2101      	movs	r1, #1
  4072e4:	81a3      	strh	r3, [r4, #12]
  4072e6:	6022      	str	r2, [r4, #0]
  4072e8:	6122      	str	r2, [r4, #16]
  4072ea:	6161      	str	r1, [r4, #20]
  4072ec:	e7e2      	b.n	4072b4 <__smakebuf_r+0x50>
  4072ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4072f2:	e7dd      	b.n	4072b0 <__smakebuf_r+0x4c>
  4072f4:	00406a09 	.word	0x00406a09

004072f8 <__ascii_mbtowc>:
  4072f8:	b082      	sub	sp, #8
  4072fa:	b149      	cbz	r1, 407310 <__ascii_mbtowc+0x18>
  4072fc:	b15a      	cbz	r2, 407316 <__ascii_mbtowc+0x1e>
  4072fe:	b16b      	cbz	r3, 40731c <__ascii_mbtowc+0x24>
  407300:	7813      	ldrb	r3, [r2, #0]
  407302:	600b      	str	r3, [r1, #0]
  407304:	7812      	ldrb	r2, [r2, #0]
  407306:	1c10      	adds	r0, r2, #0
  407308:	bf18      	it	ne
  40730a:	2001      	movne	r0, #1
  40730c:	b002      	add	sp, #8
  40730e:	4770      	bx	lr
  407310:	a901      	add	r1, sp, #4
  407312:	2a00      	cmp	r2, #0
  407314:	d1f3      	bne.n	4072fe <__ascii_mbtowc+0x6>
  407316:	4610      	mov	r0, r2
  407318:	b002      	add	sp, #8
  40731a:	4770      	bx	lr
  40731c:	f06f 0001 	mvn.w	r0, #1
  407320:	e7f4      	b.n	40730c <__ascii_mbtowc+0x14>
  407322:	bf00      	nop
	...

00407330 <memchr>:
  407330:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  407334:	2a10      	cmp	r2, #16
  407336:	db2b      	blt.n	407390 <memchr+0x60>
  407338:	f010 0f07 	tst.w	r0, #7
  40733c:	d008      	beq.n	407350 <memchr+0x20>
  40733e:	f810 3b01 	ldrb.w	r3, [r0], #1
  407342:	3a01      	subs	r2, #1
  407344:	428b      	cmp	r3, r1
  407346:	d02d      	beq.n	4073a4 <memchr+0x74>
  407348:	f010 0f07 	tst.w	r0, #7
  40734c:	b342      	cbz	r2, 4073a0 <memchr+0x70>
  40734e:	d1f6      	bne.n	40733e <memchr+0xe>
  407350:	b4f0      	push	{r4, r5, r6, r7}
  407352:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  407356:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40735a:	f022 0407 	bic.w	r4, r2, #7
  40735e:	f07f 0700 	mvns.w	r7, #0
  407362:	2300      	movs	r3, #0
  407364:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  407368:	3c08      	subs	r4, #8
  40736a:	ea85 0501 	eor.w	r5, r5, r1
  40736e:	ea86 0601 	eor.w	r6, r6, r1
  407372:	fa85 f547 	uadd8	r5, r5, r7
  407376:	faa3 f587 	sel	r5, r3, r7
  40737a:	fa86 f647 	uadd8	r6, r6, r7
  40737e:	faa5 f687 	sel	r6, r5, r7
  407382:	b98e      	cbnz	r6, 4073a8 <memchr+0x78>
  407384:	d1ee      	bne.n	407364 <memchr+0x34>
  407386:	bcf0      	pop	{r4, r5, r6, r7}
  407388:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40738c:	f002 0207 	and.w	r2, r2, #7
  407390:	b132      	cbz	r2, 4073a0 <memchr+0x70>
  407392:	f810 3b01 	ldrb.w	r3, [r0], #1
  407396:	3a01      	subs	r2, #1
  407398:	ea83 0301 	eor.w	r3, r3, r1
  40739c:	b113      	cbz	r3, 4073a4 <memchr+0x74>
  40739e:	d1f8      	bne.n	407392 <memchr+0x62>
  4073a0:	2000      	movs	r0, #0
  4073a2:	4770      	bx	lr
  4073a4:	3801      	subs	r0, #1
  4073a6:	4770      	bx	lr
  4073a8:	2d00      	cmp	r5, #0
  4073aa:	bf06      	itte	eq
  4073ac:	4635      	moveq	r5, r6
  4073ae:	3803      	subeq	r0, #3
  4073b0:	3807      	subne	r0, #7
  4073b2:	f015 0f01 	tst.w	r5, #1
  4073b6:	d107      	bne.n	4073c8 <memchr+0x98>
  4073b8:	3001      	adds	r0, #1
  4073ba:	f415 7f80 	tst.w	r5, #256	; 0x100
  4073be:	bf02      	ittt	eq
  4073c0:	3001      	addeq	r0, #1
  4073c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4073c6:	3001      	addeq	r0, #1
  4073c8:	bcf0      	pop	{r4, r5, r6, r7}
  4073ca:	3801      	subs	r0, #1
  4073cc:	4770      	bx	lr
  4073ce:	bf00      	nop

004073d0 <memmove>:
  4073d0:	4288      	cmp	r0, r1
  4073d2:	b5f0      	push	{r4, r5, r6, r7, lr}
  4073d4:	d90d      	bls.n	4073f2 <memmove+0x22>
  4073d6:	188b      	adds	r3, r1, r2
  4073d8:	4298      	cmp	r0, r3
  4073da:	d20a      	bcs.n	4073f2 <memmove+0x22>
  4073dc:	1884      	adds	r4, r0, r2
  4073de:	2a00      	cmp	r2, #0
  4073e0:	d051      	beq.n	407486 <memmove+0xb6>
  4073e2:	4622      	mov	r2, r4
  4073e4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4073e8:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4073ec:	4299      	cmp	r1, r3
  4073ee:	d1f9      	bne.n	4073e4 <memmove+0x14>
  4073f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4073f2:	2a0f      	cmp	r2, #15
  4073f4:	d948      	bls.n	407488 <memmove+0xb8>
  4073f6:	ea41 0300 	orr.w	r3, r1, r0
  4073fa:	079b      	lsls	r3, r3, #30
  4073fc:	d146      	bne.n	40748c <memmove+0xbc>
  4073fe:	f100 0410 	add.w	r4, r0, #16
  407402:	f101 0310 	add.w	r3, r1, #16
  407406:	4615      	mov	r5, r2
  407408:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40740c:	f844 6c10 	str.w	r6, [r4, #-16]
  407410:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  407414:	f844 6c0c 	str.w	r6, [r4, #-12]
  407418:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40741c:	f844 6c08 	str.w	r6, [r4, #-8]
  407420:	3d10      	subs	r5, #16
  407422:	f853 6c04 	ldr.w	r6, [r3, #-4]
  407426:	f844 6c04 	str.w	r6, [r4, #-4]
  40742a:	2d0f      	cmp	r5, #15
  40742c:	f103 0310 	add.w	r3, r3, #16
  407430:	f104 0410 	add.w	r4, r4, #16
  407434:	d8e8      	bhi.n	407408 <memmove+0x38>
  407436:	f1a2 0310 	sub.w	r3, r2, #16
  40743a:	f023 030f 	bic.w	r3, r3, #15
  40743e:	f002 0e0f 	and.w	lr, r2, #15
  407442:	3310      	adds	r3, #16
  407444:	f1be 0f03 	cmp.w	lr, #3
  407448:	4419      	add	r1, r3
  40744a:	4403      	add	r3, r0
  40744c:	d921      	bls.n	407492 <memmove+0xc2>
  40744e:	1f1e      	subs	r6, r3, #4
  407450:	460d      	mov	r5, r1
  407452:	4674      	mov	r4, lr
  407454:	3c04      	subs	r4, #4
  407456:	f855 7b04 	ldr.w	r7, [r5], #4
  40745a:	f846 7f04 	str.w	r7, [r6, #4]!
  40745e:	2c03      	cmp	r4, #3
  407460:	d8f8      	bhi.n	407454 <memmove+0x84>
  407462:	f1ae 0404 	sub.w	r4, lr, #4
  407466:	f024 0403 	bic.w	r4, r4, #3
  40746a:	3404      	adds	r4, #4
  40746c:	4421      	add	r1, r4
  40746e:	4423      	add	r3, r4
  407470:	f002 0203 	and.w	r2, r2, #3
  407474:	b162      	cbz	r2, 407490 <memmove+0xc0>
  407476:	3b01      	subs	r3, #1
  407478:	440a      	add	r2, r1
  40747a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40747e:	f803 4f01 	strb.w	r4, [r3, #1]!
  407482:	428a      	cmp	r2, r1
  407484:	d1f9      	bne.n	40747a <memmove+0xaa>
  407486:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407488:	4603      	mov	r3, r0
  40748a:	e7f3      	b.n	407474 <memmove+0xa4>
  40748c:	4603      	mov	r3, r0
  40748e:	e7f2      	b.n	407476 <memmove+0xa6>
  407490:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407492:	4672      	mov	r2, lr
  407494:	e7ee      	b.n	407474 <memmove+0xa4>
  407496:	bf00      	nop

00407498 <_Balloc>:
  407498:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40749a:	b570      	push	{r4, r5, r6, lr}
  40749c:	4605      	mov	r5, r0
  40749e:	460c      	mov	r4, r1
  4074a0:	b14b      	cbz	r3, 4074b6 <_Balloc+0x1e>
  4074a2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4074a6:	b180      	cbz	r0, 4074ca <_Balloc+0x32>
  4074a8:	6802      	ldr	r2, [r0, #0]
  4074aa:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4074ae:	2300      	movs	r3, #0
  4074b0:	6103      	str	r3, [r0, #16]
  4074b2:	60c3      	str	r3, [r0, #12]
  4074b4:	bd70      	pop	{r4, r5, r6, pc}
  4074b6:	2221      	movs	r2, #33	; 0x21
  4074b8:	2104      	movs	r1, #4
  4074ba:	f000 fe57 	bl	40816c <_calloc_r>
  4074be:	64e8      	str	r0, [r5, #76]	; 0x4c
  4074c0:	4603      	mov	r3, r0
  4074c2:	2800      	cmp	r0, #0
  4074c4:	d1ed      	bne.n	4074a2 <_Balloc+0xa>
  4074c6:	2000      	movs	r0, #0
  4074c8:	bd70      	pop	{r4, r5, r6, pc}
  4074ca:	2101      	movs	r1, #1
  4074cc:	fa01 f604 	lsl.w	r6, r1, r4
  4074d0:	1d72      	adds	r2, r6, #5
  4074d2:	4628      	mov	r0, r5
  4074d4:	0092      	lsls	r2, r2, #2
  4074d6:	f000 fe49 	bl	40816c <_calloc_r>
  4074da:	2800      	cmp	r0, #0
  4074dc:	d0f3      	beq.n	4074c6 <_Balloc+0x2e>
  4074de:	6044      	str	r4, [r0, #4]
  4074e0:	6086      	str	r6, [r0, #8]
  4074e2:	e7e4      	b.n	4074ae <_Balloc+0x16>

004074e4 <_Bfree>:
  4074e4:	b131      	cbz	r1, 4074f4 <_Bfree+0x10>
  4074e6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4074e8:	684a      	ldr	r2, [r1, #4]
  4074ea:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4074ee:	6008      	str	r0, [r1, #0]
  4074f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4074f4:	4770      	bx	lr
  4074f6:	bf00      	nop

004074f8 <__multadd>:
  4074f8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4074fa:	690c      	ldr	r4, [r1, #16]
  4074fc:	b083      	sub	sp, #12
  4074fe:	460d      	mov	r5, r1
  407500:	4606      	mov	r6, r0
  407502:	f101 0e14 	add.w	lr, r1, #20
  407506:	2700      	movs	r7, #0
  407508:	f8de 0000 	ldr.w	r0, [lr]
  40750c:	b281      	uxth	r1, r0
  40750e:	fb02 3301 	mla	r3, r2, r1, r3
  407512:	0c01      	lsrs	r1, r0, #16
  407514:	0c18      	lsrs	r0, r3, #16
  407516:	fb02 0101 	mla	r1, r2, r1, r0
  40751a:	b29b      	uxth	r3, r3
  40751c:	3701      	adds	r7, #1
  40751e:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  407522:	42bc      	cmp	r4, r7
  407524:	f84e 3b04 	str.w	r3, [lr], #4
  407528:	ea4f 4311 	mov.w	r3, r1, lsr #16
  40752c:	dcec      	bgt.n	407508 <__multadd+0x10>
  40752e:	b13b      	cbz	r3, 407540 <__multadd+0x48>
  407530:	68aa      	ldr	r2, [r5, #8]
  407532:	4294      	cmp	r4, r2
  407534:	da07      	bge.n	407546 <__multadd+0x4e>
  407536:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40753a:	3401      	adds	r4, #1
  40753c:	6153      	str	r3, [r2, #20]
  40753e:	612c      	str	r4, [r5, #16]
  407540:	4628      	mov	r0, r5
  407542:	b003      	add	sp, #12
  407544:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407546:	6869      	ldr	r1, [r5, #4]
  407548:	9301      	str	r3, [sp, #4]
  40754a:	3101      	adds	r1, #1
  40754c:	4630      	mov	r0, r6
  40754e:	f7ff ffa3 	bl	407498 <_Balloc>
  407552:	692a      	ldr	r2, [r5, #16]
  407554:	3202      	adds	r2, #2
  407556:	f105 010c 	add.w	r1, r5, #12
  40755a:	4607      	mov	r7, r0
  40755c:	0092      	lsls	r2, r2, #2
  40755e:	300c      	adds	r0, #12
  407560:	f7fb fde6 	bl	403130 <memcpy>
  407564:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  407566:	6869      	ldr	r1, [r5, #4]
  407568:	9b01      	ldr	r3, [sp, #4]
  40756a:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40756e:	6028      	str	r0, [r5, #0]
  407570:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  407574:	463d      	mov	r5, r7
  407576:	e7de      	b.n	407536 <__multadd+0x3e>

00407578 <__hi0bits>:
  407578:	0c02      	lsrs	r2, r0, #16
  40757a:	0412      	lsls	r2, r2, #16
  40757c:	4603      	mov	r3, r0
  40757e:	b9b2      	cbnz	r2, 4075ae <__hi0bits+0x36>
  407580:	0403      	lsls	r3, r0, #16
  407582:	2010      	movs	r0, #16
  407584:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  407588:	bf04      	itt	eq
  40758a:	021b      	lsleq	r3, r3, #8
  40758c:	3008      	addeq	r0, #8
  40758e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  407592:	bf04      	itt	eq
  407594:	011b      	lsleq	r3, r3, #4
  407596:	3004      	addeq	r0, #4
  407598:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  40759c:	bf04      	itt	eq
  40759e:	009b      	lsleq	r3, r3, #2
  4075a0:	3002      	addeq	r0, #2
  4075a2:	2b00      	cmp	r3, #0
  4075a4:	db02      	blt.n	4075ac <__hi0bits+0x34>
  4075a6:	005b      	lsls	r3, r3, #1
  4075a8:	d403      	bmi.n	4075b2 <__hi0bits+0x3a>
  4075aa:	2020      	movs	r0, #32
  4075ac:	4770      	bx	lr
  4075ae:	2000      	movs	r0, #0
  4075b0:	e7e8      	b.n	407584 <__hi0bits+0xc>
  4075b2:	3001      	adds	r0, #1
  4075b4:	4770      	bx	lr
  4075b6:	bf00      	nop

004075b8 <__lo0bits>:
  4075b8:	6803      	ldr	r3, [r0, #0]
  4075ba:	f013 0207 	ands.w	r2, r3, #7
  4075be:	4601      	mov	r1, r0
  4075c0:	d007      	beq.n	4075d2 <__lo0bits+0x1a>
  4075c2:	07da      	lsls	r2, r3, #31
  4075c4:	d421      	bmi.n	40760a <__lo0bits+0x52>
  4075c6:	0798      	lsls	r0, r3, #30
  4075c8:	d421      	bmi.n	40760e <__lo0bits+0x56>
  4075ca:	089b      	lsrs	r3, r3, #2
  4075cc:	600b      	str	r3, [r1, #0]
  4075ce:	2002      	movs	r0, #2
  4075d0:	4770      	bx	lr
  4075d2:	b298      	uxth	r0, r3
  4075d4:	b198      	cbz	r0, 4075fe <__lo0bits+0x46>
  4075d6:	4610      	mov	r0, r2
  4075d8:	f013 0fff 	tst.w	r3, #255	; 0xff
  4075dc:	bf04      	itt	eq
  4075de:	0a1b      	lsreq	r3, r3, #8
  4075e0:	3008      	addeq	r0, #8
  4075e2:	071a      	lsls	r2, r3, #28
  4075e4:	bf04      	itt	eq
  4075e6:	091b      	lsreq	r3, r3, #4
  4075e8:	3004      	addeq	r0, #4
  4075ea:	079a      	lsls	r2, r3, #30
  4075ec:	bf04      	itt	eq
  4075ee:	089b      	lsreq	r3, r3, #2
  4075f0:	3002      	addeq	r0, #2
  4075f2:	07da      	lsls	r2, r3, #31
  4075f4:	d407      	bmi.n	407606 <__lo0bits+0x4e>
  4075f6:	085b      	lsrs	r3, r3, #1
  4075f8:	d104      	bne.n	407604 <__lo0bits+0x4c>
  4075fa:	2020      	movs	r0, #32
  4075fc:	4770      	bx	lr
  4075fe:	0c1b      	lsrs	r3, r3, #16
  407600:	2010      	movs	r0, #16
  407602:	e7e9      	b.n	4075d8 <__lo0bits+0x20>
  407604:	3001      	adds	r0, #1
  407606:	600b      	str	r3, [r1, #0]
  407608:	4770      	bx	lr
  40760a:	2000      	movs	r0, #0
  40760c:	4770      	bx	lr
  40760e:	085b      	lsrs	r3, r3, #1
  407610:	600b      	str	r3, [r1, #0]
  407612:	2001      	movs	r0, #1
  407614:	4770      	bx	lr
  407616:	bf00      	nop

00407618 <__i2b>:
  407618:	b510      	push	{r4, lr}
  40761a:	460c      	mov	r4, r1
  40761c:	2101      	movs	r1, #1
  40761e:	f7ff ff3b 	bl	407498 <_Balloc>
  407622:	2201      	movs	r2, #1
  407624:	6144      	str	r4, [r0, #20]
  407626:	6102      	str	r2, [r0, #16]
  407628:	bd10      	pop	{r4, pc}
  40762a:	bf00      	nop

0040762c <__multiply>:
  40762c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407630:	690c      	ldr	r4, [r1, #16]
  407632:	6915      	ldr	r5, [r2, #16]
  407634:	42ac      	cmp	r4, r5
  407636:	b083      	sub	sp, #12
  407638:	468b      	mov	fp, r1
  40763a:	4616      	mov	r6, r2
  40763c:	da04      	bge.n	407648 <__multiply+0x1c>
  40763e:	4622      	mov	r2, r4
  407640:	46b3      	mov	fp, r6
  407642:	462c      	mov	r4, r5
  407644:	460e      	mov	r6, r1
  407646:	4615      	mov	r5, r2
  407648:	f8db 3008 	ldr.w	r3, [fp, #8]
  40764c:	f8db 1004 	ldr.w	r1, [fp, #4]
  407650:	eb04 0805 	add.w	r8, r4, r5
  407654:	4598      	cmp	r8, r3
  407656:	bfc8      	it	gt
  407658:	3101      	addgt	r1, #1
  40765a:	f7ff ff1d 	bl	407498 <_Balloc>
  40765e:	f100 0914 	add.w	r9, r0, #20
  407662:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  407666:	45d1      	cmp	r9, sl
  407668:	9000      	str	r0, [sp, #0]
  40766a:	d205      	bcs.n	407678 <__multiply+0x4c>
  40766c:	464b      	mov	r3, r9
  40766e:	2100      	movs	r1, #0
  407670:	f843 1b04 	str.w	r1, [r3], #4
  407674:	459a      	cmp	sl, r3
  407676:	d8fb      	bhi.n	407670 <__multiply+0x44>
  407678:	f106 0c14 	add.w	ip, r6, #20
  40767c:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  407680:	f10b 0b14 	add.w	fp, fp, #20
  407684:	459c      	cmp	ip, r3
  407686:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40768a:	d24c      	bcs.n	407726 <__multiply+0xfa>
  40768c:	f8cd a004 	str.w	sl, [sp, #4]
  407690:	469a      	mov	sl, r3
  407692:	f8dc 5000 	ldr.w	r5, [ip]
  407696:	b2af      	uxth	r7, r5
  407698:	b1ef      	cbz	r7, 4076d6 <__multiply+0xaa>
  40769a:	2100      	movs	r1, #0
  40769c:	464d      	mov	r5, r9
  40769e:	465e      	mov	r6, fp
  4076a0:	460c      	mov	r4, r1
  4076a2:	f856 2b04 	ldr.w	r2, [r6], #4
  4076a6:	6828      	ldr	r0, [r5, #0]
  4076a8:	b293      	uxth	r3, r2
  4076aa:	b281      	uxth	r1, r0
  4076ac:	fb07 1303 	mla	r3, r7, r3, r1
  4076b0:	0c12      	lsrs	r2, r2, #16
  4076b2:	0c01      	lsrs	r1, r0, #16
  4076b4:	4423      	add	r3, r4
  4076b6:	fb07 1102 	mla	r1, r7, r2, r1
  4076ba:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  4076be:	b29b      	uxth	r3, r3
  4076c0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  4076c4:	45b6      	cmp	lr, r6
  4076c6:	f845 3b04 	str.w	r3, [r5], #4
  4076ca:	ea4f 4411 	mov.w	r4, r1, lsr #16
  4076ce:	d8e8      	bhi.n	4076a2 <__multiply+0x76>
  4076d0:	602c      	str	r4, [r5, #0]
  4076d2:	f8dc 5000 	ldr.w	r5, [ip]
  4076d6:	0c2d      	lsrs	r5, r5, #16
  4076d8:	d01d      	beq.n	407716 <__multiply+0xea>
  4076da:	f8d9 3000 	ldr.w	r3, [r9]
  4076de:	4648      	mov	r0, r9
  4076e0:	461c      	mov	r4, r3
  4076e2:	4659      	mov	r1, fp
  4076e4:	2200      	movs	r2, #0
  4076e6:	880e      	ldrh	r6, [r1, #0]
  4076e8:	0c24      	lsrs	r4, r4, #16
  4076ea:	fb05 4406 	mla	r4, r5, r6, r4
  4076ee:	4422      	add	r2, r4
  4076f0:	b29b      	uxth	r3, r3
  4076f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4076f6:	f840 3b04 	str.w	r3, [r0], #4
  4076fa:	f851 3b04 	ldr.w	r3, [r1], #4
  4076fe:	6804      	ldr	r4, [r0, #0]
  407700:	0c1b      	lsrs	r3, r3, #16
  407702:	b2a6      	uxth	r6, r4
  407704:	fb05 6303 	mla	r3, r5, r3, r6
  407708:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  40770c:	458e      	cmp	lr, r1
  40770e:	ea4f 4213 	mov.w	r2, r3, lsr #16
  407712:	d8e8      	bhi.n	4076e6 <__multiply+0xba>
  407714:	6003      	str	r3, [r0, #0]
  407716:	f10c 0c04 	add.w	ip, ip, #4
  40771a:	45e2      	cmp	sl, ip
  40771c:	f109 0904 	add.w	r9, r9, #4
  407720:	d8b7      	bhi.n	407692 <__multiply+0x66>
  407722:	f8dd a004 	ldr.w	sl, [sp, #4]
  407726:	f1b8 0f00 	cmp.w	r8, #0
  40772a:	dd0b      	ble.n	407744 <__multiply+0x118>
  40772c:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  407730:	f1aa 0a04 	sub.w	sl, sl, #4
  407734:	b11b      	cbz	r3, 40773e <__multiply+0x112>
  407736:	e005      	b.n	407744 <__multiply+0x118>
  407738:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  40773c:	b913      	cbnz	r3, 407744 <__multiply+0x118>
  40773e:	f1b8 0801 	subs.w	r8, r8, #1
  407742:	d1f9      	bne.n	407738 <__multiply+0x10c>
  407744:	9800      	ldr	r0, [sp, #0]
  407746:	f8c0 8010 	str.w	r8, [r0, #16]
  40774a:	b003      	add	sp, #12
  40774c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407750 <__pow5mult>:
  407750:	f012 0303 	ands.w	r3, r2, #3
  407754:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407758:	4614      	mov	r4, r2
  40775a:	4607      	mov	r7, r0
  40775c:	d12e      	bne.n	4077bc <__pow5mult+0x6c>
  40775e:	460d      	mov	r5, r1
  407760:	10a4      	asrs	r4, r4, #2
  407762:	d01c      	beq.n	40779e <__pow5mult+0x4e>
  407764:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  407766:	b396      	cbz	r6, 4077ce <__pow5mult+0x7e>
  407768:	07e3      	lsls	r3, r4, #31
  40776a:	f04f 0800 	mov.w	r8, #0
  40776e:	d406      	bmi.n	40777e <__pow5mult+0x2e>
  407770:	1064      	asrs	r4, r4, #1
  407772:	d014      	beq.n	40779e <__pow5mult+0x4e>
  407774:	6830      	ldr	r0, [r6, #0]
  407776:	b1a8      	cbz	r0, 4077a4 <__pow5mult+0x54>
  407778:	4606      	mov	r6, r0
  40777a:	07e3      	lsls	r3, r4, #31
  40777c:	d5f8      	bpl.n	407770 <__pow5mult+0x20>
  40777e:	4632      	mov	r2, r6
  407780:	4629      	mov	r1, r5
  407782:	4638      	mov	r0, r7
  407784:	f7ff ff52 	bl	40762c <__multiply>
  407788:	b1b5      	cbz	r5, 4077b8 <__pow5mult+0x68>
  40778a:	686a      	ldr	r2, [r5, #4]
  40778c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40778e:	1064      	asrs	r4, r4, #1
  407790:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407794:	6029      	str	r1, [r5, #0]
  407796:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40779a:	4605      	mov	r5, r0
  40779c:	d1ea      	bne.n	407774 <__pow5mult+0x24>
  40779e:	4628      	mov	r0, r5
  4077a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4077a4:	4632      	mov	r2, r6
  4077a6:	4631      	mov	r1, r6
  4077a8:	4638      	mov	r0, r7
  4077aa:	f7ff ff3f 	bl	40762c <__multiply>
  4077ae:	6030      	str	r0, [r6, #0]
  4077b0:	f8c0 8000 	str.w	r8, [r0]
  4077b4:	4606      	mov	r6, r0
  4077b6:	e7e0      	b.n	40777a <__pow5mult+0x2a>
  4077b8:	4605      	mov	r5, r0
  4077ba:	e7d9      	b.n	407770 <__pow5mult+0x20>
  4077bc:	1e5a      	subs	r2, r3, #1
  4077be:	4d0b      	ldr	r5, [pc, #44]	; (4077ec <__pow5mult+0x9c>)
  4077c0:	2300      	movs	r3, #0
  4077c2:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4077c6:	f7ff fe97 	bl	4074f8 <__multadd>
  4077ca:	4605      	mov	r5, r0
  4077cc:	e7c8      	b.n	407760 <__pow5mult+0x10>
  4077ce:	2101      	movs	r1, #1
  4077d0:	4638      	mov	r0, r7
  4077d2:	f7ff fe61 	bl	407498 <_Balloc>
  4077d6:	f240 2171 	movw	r1, #625	; 0x271
  4077da:	2201      	movs	r2, #1
  4077dc:	2300      	movs	r3, #0
  4077de:	6141      	str	r1, [r0, #20]
  4077e0:	6102      	str	r2, [r0, #16]
  4077e2:	4606      	mov	r6, r0
  4077e4:	64b8      	str	r0, [r7, #72]	; 0x48
  4077e6:	6003      	str	r3, [r0, #0]
  4077e8:	e7be      	b.n	407768 <__pow5mult+0x18>
  4077ea:	bf00      	nop
  4077ec:	00409118 	.word	0x00409118

004077f0 <__lshift>:
  4077f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4077f4:	4691      	mov	r9, r2
  4077f6:	690a      	ldr	r2, [r1, #16]
  4077f8:	688b      	ldr	r3, [r1, #8]
  4077fa:	ea4f 1469 	mov.w	r4, r9, asr #5
  4077fe:	eb04 0802 	add.w	r8, r4, r2
  407802:	f108 0501 	add.w	r5, r8, #1
  407806:	429d      	cmp	r5, r3
  407808:	460e      	mov	r6, r1
  40780a:	4607      	mov	r7, r0
  40780c:	6849      	ldr	r1, [r1, #4]
  40780e:	dd04      	ble.n	40781a <__lshift+0x2a>
  407810:	005b      	lsls	r3, r3, #1
  407812:	429d      	cmp	r5, r3
  407814:	f101 0101 	add.w	r1, r1, #1
  407818:	dcfa      	bgt.n	407810 <__lshift+0x20>
  40781a:	4638      	mov	r0, r7
  40781c:	f7ff fe3c 	bl	407498 <_Balloc>
  407820:	2c00      	cmp	r4, #0
  407822:	f100 0314 	add.w	r3, r0, #20
  407826:	dd06      	ble.n	407836 <__lshift+0x46>
  407828:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  40782c:	2100      	movs	r1, #0
  40782e:	f843 1b04 	str.w	r1, [r3], #4
  407832:	429a      	cmp	r2, r3
  407834:	d1fb      	bne.n	40782e <__lshift+0x3e>
  407836:	6934      	ldr	r4, [r6, #16]
  407838:	f106 0114 	add.w	r1, r6, #20
  40783c:	f019 091f 	ands.w	r9, r9, #31
  407840:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  407844:	d01d      	beq.n	407882 <__lshift+0x92>
  407846:	f1c9 0c20 	rsb	ip, r9, #32
  40784a:	2200      	movs	r2, #0
  40784c:	680c      	ldr	r4, [r1, #0]
  40784e:	fa04 f409 	lsl.w	r4, r4, r9
  407852:	4314      	orrs	r4, r2
  407854:	f843 4b04 	str.w	r4, [r3], #4
  407858:	f851 2b04 	ldr.w	r2, [r1], #4
  40785c:	458e      	cmp	lr, r1
  40785e:	fa22 f20c 	lsr.w	r2, r2, ip
  407862:	d8f3      	bhi.n	40784c <__lshift+0x5c>
  407864:	601a      	str	r2, [r3, #0]
  407866:	b10a      	cbz	r2, 40786c <__lshift+0x7c>
  407868:	f108 0502 	add.w	r5, r8, #2
  40786c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40786e:	6872      	ldr	r2, [r6, #4]
  407870:	3d01      	subs	r5, #1
  407872:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407876:	6105      	str	r5, [r0, #16]
  407878:	6031      	str	r1, [r6, #0]
  40787a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40787e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407882:	3b04      	subs	r3, #4
  407884:	f851 2b04 	ldr.w	r2, [r1], #4
  407888:	f843 2f04 	str.w	r2, [r3, #4]!
  40788c:	458e      	cmp	lr, r1
  40788e:	d8f9      	bhi.n	407884 <__lshift+0x94>
  407890:	e7ec      	b.n	40786c <__lshift+0x7c>
  407892:	bf00      	nop

00407894 <__mcmp>:
  407894:	b430      	push	{r4, r5}
  407896:	690b      	ldr	r3, [r1, #16]
  407898:	4605      	mov	r5, r0
  40789a:	6900      	ldr	r0, [r0, #16]
  40789c:	1ac0      	subs	r0, r0, r3
  40789e:	d10f      	bne.n	4078c0 <__mcmp+0x2c>
  4078a0:	009b      	lsls	r3, r3, #2
  4078a2:	3514      	adds	r5, #20
  4078a4:	3114      	adds	r1, #20
  4078a6:	4419      	add	r1, r3
  4078a8:	442b      	add	r3, r5
  4078aa:	e001      	b.n	4078b0 <__mcmp+0x1c>
  4078ac:	429d      	cmp	r5, r3
  4078ae:	d207      	bcs.n	4078c0 <__mcmp+0x2c>
  4078b0:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  4078b4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4078b8:	4294      	cmp	r4, r2
  4078ba:	d0f7      	beq.n	4078ac <__mcmp+0x18>
  4078bc:	d302      	bcc.n	4078c4 <__mcmp+0x30>
  4078be:	2001      	movs	r0, #1
  4078c0:	bc30      	pop	{r4, r5}
  4078c2:	4770      	bx	lr
  4078c4:	f04f 30ff 	mov.w	r0, #4294967295
  4078c8:	e7fa      	b.n	4078c0 <__mcmp+0x2c>
  4078ca:	bf00      	nop

004078cc <__mdiff>:
  4078cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4078d0:	690f      	ldr	r7, [r1, #16]
  4078d2:	460e      	mov	r6, r1
  4078d4:	6911      	ldr	r1, [r2, #16]
  4078d6:	1a7f      	subs	r7, r7, r1
  4078d8:	2f00      	cmp	r7, #0
  4078da:	4690      	mov	r8, r2
  4078dc:	d117      	bne.n	40790e <__mdiff+0x42>
  4078de:	0089      	lsls	r1, r1, #2
  4078e0:	f106 0514 	add.w	r5, r6, #20
  4078e4:	f102 0e14 	add.w	lr, r2, #20
  4078e8:	186b      	adds	r3, r5, r1
  4078ea:	4471      	add	r1, lr
  4078ec:	e001      	b.n	4078f2 <__mdiff+0x26>
  4078ee:	429d      	cmp	r5, r3
  4078f0:	d25c      	bcs.n	4079ac <__mdiff+0xe0>
  4078f2:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4078f6:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  4078fa:	42a2      	cmp	r2, r4
  4078fc:	d0f7      	beq.n	4078ee <__mdiff+0x22>
  4078fe:	d25e      	bcs.n	4079be <__mdiff+0xf2>
  407900:	4633      	mov	r3, r6
  407902:	462c      	mov	r4, r5
  407904:	4646      	mov	r6, r8
  407906:	4675      	mov	r5, lr
  407908:	4698      	mov	r8, r3
  40790a:	2701      	movs	r7, #1
  40790c:	e005      	b.n	40791a <__mdiff+0x4e>
  40790e:	db58      	blt.n	4079c2 <__mdiff+0xf6>
  407910:	f106 0514 	add.w	r5, r6, #20
  407914:	f108 0414 	add.w	r4, r8, #20
  407918:	2700      	movs	r7, #0
  40791a:	6871      	ldr	r1, [r6, #4]
  40791c:	f7ff fdbc 	bl	407498 <_Balloc>
  407920:	f8d8 3010 	ldr.w	r3, [r8, #16]
  407924:	6936      	ldr	r6, [r6, #16]
  407926:	60c7      	str	r7, [r0, #12]
  407928:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  40792c:	46a6      	mov	lr, r4
  40792e:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  407932:	f100 0414 	add.w	r4, r0, #20
  407936:	2300      	movs	r3, #0
  407938:	f85e 1b04 	ldr.w	r1, [lr], #4
  40793c:	f855 8b04 	ldr.w	r8, [r5], #4
  407940:	b28a      	uxth	r2, r1
  407942:	fa13 f388 	uxtah	r3, r3, r8
  407946:	0c09      	lsrs	r1, r1, #16
  407948:	1a9a      	subs	r2, r3, r2
  40794a:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40794e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  407952:	b292      	uxth	r2, r2
  407954:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  407958:	45f4      	cmp	ip, lr
  40795a:	f844 2b04 	str.w	r2, [r4], #4
  40795e:	ea4f 4323 	mov.w	r3, r3, asr #16
  407962:	d8e9      	bhi.n	407938 <__mdiff+0x6c>
  407964:	42af      	cmp	r7, r5
  407966:	d917      	bls.n	407998 <__mdiff+0xcc>
  407968:	46a4      	mov	ip, r4
  40796a:	46ae      	mov	lr, r5
  40796c:	f85e 2b04 	ldr.w	r2, [lr], #4
  407970:	fa13 f382 	uxtah	r3, r3, r2
  407974:	1419      	asrs	r1, r3, #16
  407976:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40797a:	b29b      	uxth	r3, r3
  40797c:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  407980:	4577      	cmp	r7, lr
  407982:	f84c 2b04 	str.w	r2, [ip], #4
  407986:	ea4f 4321 	mov.w	r3, r1, asr #16
  40798a:	d8ef      	bhi.n	40796c <__mdiff+0xa0>
  40798c:	43ed      	mvns	r5, r5
  40798e:	442f      	add	r7, r5
  407990:	f027 0703 	bic.w	r7, r7, #3
  407994:	3704      	adds	r7, #4
  407996:	443c      	add	r4, r7
  407998:	3c04      	subs	r4, #4
  40799a:	b922      	cbnz	r2, 4079a6 <__mdiff+0xda>
  40799c:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  4079a0:	3e01      	subs	r6, #1
  4079a2:	2b00      	cmp	r3, #0
  4079a4:	d0fa      	beq.n	40799c <__mdiff+0xd0>
  4079a6:	6106      	str	r6, [r0, #16]
  4079a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4079ac:	2100      	movs	r1, #0
  4079ae:	f7ff fd73 	bl	407498 <_Balloc>
  4079b2:	2201      	movs	r2, #1
  4079b4:	2300      	movs	r3, #0
  4079b6:	6102      	str	r2, [r0, #16]
  4079b8:	6143      	str	r3, [r0, #20]
  4079ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4079be:	4674      	mov	r4, lr
  4079c0:	e7ab      	b.n	40791a <__mdiff+0x4e>
  4079c2:	4633      	mov	r3, r6
  4079c4:	f106 0414 	add.w	r4, r6, #20
  4079c8:	f102 0514 	add.w	r5, r2, #20
  4079cc:	4616      	mov	r6, r2
  4079ce:	2701      	movs	r7, #1
  4079d0:	4698      	mov	r8, r3
  4079d2:	e7a2      	b.n	40791a <__mdiff+0x4e>

004079d4 <__d2b>:
  4079d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4079d8:	b082      	sub	sp, #8
  4079da:	2101      	movs	r1, #1
  4079dc:	461c      	mov	r4, r3
  4079de:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4079e2:	4615      	mov	r5, r2
  4079e4:	9e08      	ldr	r6, [sp, #32]
  4079e6:	f7ff fd57 	bl	407498 <_Balloc>
  4079ea:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4079ee:	4680      	mov	r8, r0
  4079f0:	b10f      	cbz	r7, 4079f6 <__d2b+0x22>
  4079f2:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4079f6:	9401      	str	r4, [sp, #4]
  4079f8:	b31d      	cbz	r5, 407a42 <__d2b+0x6e>
  4079fa:	a802      	add	r0, sp, #8
  4079fc:	f840 5d08 	str.w	r5, [r0, #-8]!
  407a00:	f7ff fdda 	bl	4075b8 <__lo0bits>
  407a04:	2800      	cmp	r0, #0
  407a06:	d134      	bne.n	407a72 <__d2b+0x9e>
  407a08:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407a0c:	f8c8 2014 	str.w	r2, [r8, #20]
  407a10:	2b00      	cmp	r3, #0
  407a12:	bf0c      	ite	eq
  407a14:	2101      	moveq	r1, #1
  407a16:	2102      	movne	r1, #2
  407a18:	f8c8 3018 	str.w	r3, [r8, #24]
  407a1c:	f8c8 1010 	str.w	r1, [r8, #16]
  407a20:	b9df      	cbnz	r7, 407a5a <__d2b+0x86>
  407a22:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  407a26:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  407a2a:	6030      	str	r0, [r6, #0]
  407a2c:	6918      	ldr	r0, [r3, #16]
  407a2e:	f7ff fda3 	bl	407578 <__hi0bits>
  407a32:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407a34:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  407a38:	6018      	str	r0, [r3, #0]
  407a3a:	4640      	mov	r0, r8
  407a3c:	b002      	add	sp, #8
  407a3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407a42:	a801      	add	r0, sp, #4
  407a44:	f7ff fdb8 	bl	4075b8 <__lo0bits>
  407a48:	9b01      	ldr	r3, [sp, #4]
  407a4a:	f8c8 3014 	str.w	r3, [r8, #20]
  407a4e:	2101      	movs	r1, #1
  407a50:	3020      	adds	r0, #32
  407a52:	f8c8 1010 	str.w	r1, [r8, #16]
  407a56:	2f00      	cmp	r7, #0
  407a58:	d0e3      	beq.n	407a22 <__d2b+0x4e>
  407a5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407a5c:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  407a60:	4407      	add	r7, r0
  407a62:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  407a66:	6037      	str	r7, [r6, #0]
  407a68:	6018      	str	r0, [r3, #0]
  407a6a:	4640      	mov	r0, r8
  407a6c:	b002      	add	sp, #8
  407a6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407a72:	e89d 000a 	ldmia.w	sp, {r1, r3}
  407a76:	f1c0 0220 	rsb	r2, r0, #32
  407a7a:	fa03 f202 	lsl.w	r2, r3, r2
  407a7e:	430a      	orrs	r2, r1
  407a80:	40c3      	lsrs	r3, r0
  407a82:	9301      	str	r3, [sp, #4]
  407a84:	f8c8 2014 	str.w	r2, [r8, #20]
  407a88:	e7c2      	b.n	407a10 <__d2b+0x3c>
  407a8a:	bf00      	nop

00407a8c <_realloc_r>:
  407a8c:	2900      	cmp	r1, #0
  407a8e:	f000 8095 	beq.w	407bbc <_realloc_r+0x130>
  407a92:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407a96:	460d      	mov	r5, r1
  407a98:	4616      	mov	r6, r2
  407a9a:	b083      	sub	sp, #12
  407a9c:	4680      	mov	r8, r0
  407a9e:	f106 070b 	add.w	r7, r6, #11
  407aa2:	f7fb fc2d 	bl	403300 <__malloc_lock>
  407aa6:	f855 ec04 	ldr.w	lr, [r5, #-4]
  407aaa:	2f16      	cmp	r7, #22
  407aac:	f02e 0403 	bic.w	r4, lr, #3
  407ab0:	f1a5 0908 	sub.w	r9, r5, #8
  407ab4:	d83c      	bhi.n	407b30 <_realloc_r+0xa4>
  407ab6:	2210      	movs	r2, #16
  407ab8:	4617      	mov	r7, r2
  407aba:	42be      	cmp	r6, r7
  407abc:	d83d      	bhi.n	407b3a <_realloc_r+0xae>
  407abe:	4294      	cmp	r4, r2
  407ac0:	da43      	bge.n	407b4a <_realloc_r+0xbe>
  407ac2:	4bc4      	ldr	r3, [pc, #784]	; (407dd4 <_realloc_r+0x348>)
  407ac4:	6899      	ldr	r1, [r3, #8]
  407ac6:	eb09 0004 	add.w	r0, r9, r4
  407aca:	4288      	cmp	r0, r1
  407acc:	f000 80b4 	beq.w	407c38 <_realloc_r+0x1ac>
  407ad0:	6843      	ldr	r3, [r0, #4]
  407ad2:	f023 0101 	bic.w	r1, r3, #1
  407ad6:	4401      	add	r1, r0
  407ad8:	6849      	ldr	r1, [r1, #4]
  407ada:	07c9      	lsls	r1, r1, #31
  407adc:	d54c      	bpl.n	407b78 <_realloc_r+0xec>
  407ade:	f01e 0f01 	tst.w	lr, #1
  407ae2:	f000 809b 	beq.w	407c1c <_realloc_r+0x190>
  407ae6:	4631      	mov	r1, r6
  407ae8:	4640      	mov	r0, r8
  407aea:	f7fb f871 	bl	402bd0 <_malloc_r>
  407aee:	4606      	mov	r6, r0
  407af0:	2800      	cmp	r0, #0
  407af2:	d03a      	beq.n	407b6a <_realloc_r+0xde>
  407af4:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407af8:	f023 0301 	bic.w	r3, r3, #1
  407afc:	444b      	add	r3, r9
  407afe:	f1a0 0208 	sub.w	r2, r0, #8
  407b02:	429a      	cmp	r2, r3
  407b04:	f000 8121 	beq.w	407d4a <_realloc_r+0x2be>
  407b08:	1f22      	subs	r2, r4, #4
  407b0a:	2a24      	cmp	r2, #36	; 0x24
  407b0c:	f200 8107 	bhi.w	407d1e <_realloc_r+0x292>
  407b10:	2a13      	cmp	r2, #19
  407b12:	f200 80db 	bhi.w	407ccc <_realloc_r+0x240>
  407b16:	4603      	mov	r3, r0
  407b18:	462a      	mov	r2, r5
  407b1a:	6811      	ldr	r1, [r2, #0]
  407b1c:	6019      	str	r1, [r3, #0]
  407b1e:	6851      	ldr	r1, [r2, #4]
  407b20:	6059      	str	r1, [r3, #4]
  407b22:	6892      	ldr	r2, [r2, #8]
  407b24:	609a      	str	r2, [r3, #8]
  407b26:	4629      	mov	r1, r5
  407b28:	4640      	mov	r0, r8
  407b2a:	f7ff f8c1 	bl	406cb0 <_free_r>
  407b2e:	e01c      	b.n	407b6a <_realloc_r+0xde>
  407b30:	f027 0707 	bic.w	r7, r7, #7
  407b34:	2f00      	cmp	r7, #0
  407b36:	463a      	mov	r2, r7
  407b38:	dabf      	bge.n	407aba <_realloc_r+0x2e>
  407b3a:	2600      	movs	r6, #0
  407b3c:	230c      	movs	r3, #12
  407b3e:	4630      	mov	r0, r6
  407b40:	f8c8 3000 	str.w	r3, [r8]
  407b44:	b003      	add	sp, #12
  407b46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407b4a:	462e      	mov	r6, r5
  407b4c:	1be3      	subs	r3, r4, r7
  407b4e:	2b0f      	cmp	r3, #15
  407b50:	d81e      	bhi.n	407b90 <_realloc_r+0x104>
  407b52:	f8d9 3004 	ldr.w	r3, [r9, #4]
  407b56:	f003 0301 	and.w	r3, r3, #1
  407b5a:	4323      	orrs	r3, r4
  407b5c:	444c      	add	r4, r9
  407b5e:	f8c9 3004 	str.w	r3, [r9, #4]
  407b62:	6863      	ldr	r3, [r4, #4]
  407b64:	f043 0301 	orr.w	r3, r3, #1
  407b68:	6063      	str	r3, [r4, #4]
  407b6a:	4640      	mov	r0, r8
  407b6c:	f7fb fbce 	bl	40330c <__malloc_unlock>
  407b70:	4630      	mov	r0, r6
  407b72:	b003      	add	sp, #12
  407b74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407b78:	f023 0303 	bic.w	r3, r3, #3
  407b7c:	18e1      	adds	r1, r4, r3
  407b7e:	4291      	cmp	r1, r2
  407b80:	db1f      	blt.n	407bc2 <_realloc_r+0x136>
  407b82:	68c3      	ldr	r3, [r0, #12]
  407b84:	6882      	ldr	r2, [r0, #8]
  407b86:	462e      	mov	r6, r5
  407b88:	60d3      	str	r3, [r2, #12]
  407b8a:	460c      	mov	r4, r1
  407b8c:	609a      	str	r2, [r3, #8]
  407b8e:	e7dd      	b.n	407b4c <_realloc_r+0xc0>
  407b90:	f8d9 2004 	ldr.w	r2, [r9, #4]
  407b94:	eb09 0107 	add.w	r1, r9, r7
  407b98:	f002 0201 	and.w	r2, r2, #1
  407b9c:	444c      	add	r4, r9
  407b9e:	f043 0301 	orr.w	r3, r3, #1
  407ba2:	4317      	orrs	r7, r2
  407ba4:	f8c9 7004 	str.w	r7, [r9, #4]
  407ba8:	604b      	str	r3, [r1, #4]
  407baa:	6863      	ldr	r3, [r4, #4]
  407bac:	f043 0301 	orr.w	r3, r3, #1
  407bb0:	3108      	adds	r1, #8
  407bb2:	6063      	str	r3, [r4, #4]
  407bb4:	4640      	mov	r0, r8
  407bb6:	f7ff f87b 	bl	406cb0 <_free_r>
  407bba:	e7d6      	b.n	407b6a <_realloc_r+0xde>
  407bbc:	4611      	mov	r1, r2
  407bbe:	f7fb b807 	b.w	402bd0 <_malloc_r>
  407bc2:	f01e 0f01 	tst.w	lr, #1
  407bc6:	d18e      	bne.n	407ae6 <_realloc_r+0x5a>
  407bc8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407bcc:	eba9 0a01 	sub.w	sl, r9, r1
  407bd0:	f8da 1004 	ldr.w	r1, [sl, #4]
  407bd4:	f021 0103 	bic.w	r1, r1, #3
  407bd8:	440b      	add	r3, r1
  407bda:	4423      	add	r3, r4
  407bdc:	4293      	cmp	r3, r2
  407bde:	db25      	blt.n	407c2c <_realloc_r+0x1a0>
  407be0:	68c2      	ldr	r2, [r0, #12]
  407be2:	6881      	ldr	r1, [r0, #8]
  407be4:	4656      	mov	r6, sl
  407be6:	60ca      	str	r2, [r1, #12]
  407be8:	6091      	str	r1, [r2, #8]
  407bea:	f8da 100c 	ldr.w	r1, [sl, #12]
  407bee:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407bf2:	1f22      	subs	r2, r4, #4
  407bf4:	2a24      	cmp	r2, #36	; 0x24
  407bf6:	60c1      	str	r1, [r0, #12]
  407bf8:	6088      	str	r0, [r1, #8]
  407bfa:	f200 8094 	bhi.w	407d26 <_realloc_r+0x29a>
  407bfe:	2a13      	cmp	r2, #19
  407c00:	d96f      	bls.n	407ce2 <_realloc_r+0x256>
  407c02:	6829      	ldr	r1, [r5, #0]
  407c04:	f8ca 1008 	str.w	r1, [sl, #8]
  407c08:	6869      	ldr	r1, [r5, #4]
  407c0a:	f8ca 100c 	str.w	r1, [sl, #12]
  407c0e:	2a1b      	cmp	r2, #27
  407c10:	f200 80a2 	bhi.w	407d58 <_realloc_r+0x2cc>
  407c14:	3508      	adds	r5, #8
  407c16:	f10a 0210 	add.w	r2, sl, #16
  407c1a:	e063      	b.n	407ce4 <_realloc_r+0x258>
  407c1c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  407c20:	eba9 0a03 	sub.w	sl, r9, r3
  407c24:	f8da 1004 	ldr.w	r1, [sl, #4]
  407c28:	f021 0103 	bic.w	r1, r1, #3
  407c2c:	1863      	adds	r3, r4, r1
  407c2e:	4293      	cmp	r3, r2
  407c30:	f6ff af59 	blt.w	407ae6 <_realloc_r+0x5a>
  407c34:	4656      	mov	r6, sl
  407c36:	e7d8      	b.n	407bea <_realloc_r+0x15e>
  407c38:	6841      	ldr	r1, [r0, #4]
  407c3a:	f021 0b03 	bic.w	fp, r1, #3
  407c3e:	44a3      	add	fp, r4
  407c40:	f107 0010 	add.w	r0, r7, #16
  407c44:	4583      	cmp	fp, r0
  407c46:	da56      	bge.n	407cf6 <_realloc_r+0x26a>
  407c48:	f01e 0f01 	tst.w	lr, #1
  407c4c:	f47f af4b 	bne.w	407ae6 <_realloc_r+0x5a>
  407c50:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407c54:	eba9 0a01 	sub.w	sl, r9, r1
  407c58:	f8da 1004 	ldr.w	r1, [sl, #4]
  407c5c:	f021 0103 	bic.w	r1, r1, #3
  407c60:	448b      	add	fp, r1
  407c62:	4558      	cmp	r0, fp
  407c64:	dce2      	bgt.n	407c2c <_realloc_r+0x1a0>
  407c66:	4656      	mov	r6, sl
  407c68:	f8da 100c 	ldr.w	r1, [sl, #12]
  407c6c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407c70:	1f22      	subs	r2, r4, #4
  407c72:	2a24      	cmp	r2, #36	; 0x24
  407c74:	60c1      	str	r1, [r0, #12]
  407c76:	6088      	str	r0, [r1, #8]
  407c78:	f200 808f 	bhi.w	407d9a <_realloc_r+0x30e>
  407c7c:	2a13      	cmp	r2, #19
  407c7e:	f240 808a 	bls.w	407d96 <_realloc_r+0x30a>
  407c82:	6829      	ldr	r1, [r5, #0]
  407c84:	f8ca 1008 	str.w	r1, [sl, #8]
  407c88:	6869      	ldr	r1, [r5, #4]
  407c8a:	f8ca 100c 	str.w	r1, [sl, #12]
  407c8e:	2a1b      	cmp	r2, #27
  407c90:	f200 808a 	bhi.w	407da8 <_realloc_r+0x31c>
  407c94:	3508      	adds	r5, #8
  407c96:	f10a 0210 	add.w	r2, sl, #16
  407c9a:	6829      	ldr	r1, [r5, #0]
  407c9c:	6011      	str	r1, [r2, #0]
  407c9e:	6869      	ldr	r1, [r5, #4]
  407ca0:	6051      	str	r1, [r2, #4]
  407ca2:	68a9      	ldr	r1, [r5, #8]
  407ca4:	6091      	str	r1, [r2, #8]
  407ca6:	eb0a 0107 	add.w	r1, sl, r7
  407caa:	ebab 0207 	sub.w	r2, fp, r7
  407cae:	f042 0201 	orr.w	r2, r2, #1
  407cb2:	6099      	str	r1, [r3, #8]
  407cb4:	604a      	str	r2, [r1, #4]
  407cb6:	f8da 3004 	ldr.w	r3, [sl, #4]
  407cba:	f003 0301 	and.w	r3, r3, #1
  407cbe:	431f      	orrs	r7, r3
  407cc0:	4640      	mov	r0, r8
  407cc2:	f8ca 7004 	str.w	r7, [sl, #4]
  407cc6:	f7fb fb21 	bl	40330c <__malloc_unlock>
  407cca:	e751      	b.n	407b70 <_realloc_r+0xe4>
  407ccc:	682b      	ldr	r3, [r5, #0]
  407cce:	6003      	str	r3, [r0, #0]
  407cd0:	686b      	ldr	r3, [r5, #4]
  407cd2:	6043      	str	r3, [r0, #4]
  407cd4:	2a1b      	cmp	r2, #27
  407cd6:	d82d      	bhi.n	407d34 <_realloc_r+0x2a8>
  407cd8:	f100 0308 	add.w	r3, r0, #8
  407cdc:	f105 0208 	add.w	r2, r5, #8
  407ce0:	e71b      	b.n	407b1a <_realloc_r+0x8e>
  407ce2:	4632      	mov	r2, r6
  407ce4:	6829      	ldr	r1, [r5, #0]
  407ce6:	6011      	str	r1, [r2, #0]
  407ce8:	6869      	ldr	r1, [r5, #4]
  407cea:	6051      	str	r1, [r2, #4]
  407cec:	68a9      	ldr	r1, [r5, #8]
  407cee:	6091      	str	r1, [r2, #8]
  407cf0:	461c      	mov	r4, r3
  407cf2:	46d1      	mov	r9, sl
  407cf4:	e72a      	b.n	407b4c <_realloc_r+0xc0>
  407cf6:	eb09 0107 	add.w	r1, r9, r7
  407cfa:	ebab 0b07 	sub.w	fp, fp, r7
  407cfe:	f04b 0201 	orr.w	r2, fp, #1
  407d02:	6099      	str	r1, [r3, #8]
  407d04:	604a      	str	r2, [r1, #4]
  407d06:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407d0a:	f003 0301 	and.w	r3, r3, #1
  407d0e:	431f      	orrs	r7, r3
  407d10:	4640      	mov	r0, r8
  407d12:	f845 7c04 	str.w	r7, [r5, #-4]
  407d16:	f7fb faf9 	bl	40330c <__malloc_unlock>
  407d1a:	462e      	mov	r6, r5
  407d1c:	e728      	b.n	407b70 <_realloc_r+0xe4>
  407d1e:	4629      	mov	r1, r5
  407d20:	f7ff fb56 	bl	4073d0 <memmove>
  407d24:	e6ff      	b.n	407b26 <_realloc_r+0x9a>
  407d26:	4629      	mov	r1, r5
  407d28:	4630      	mov	r0, r6
  407d2a:	461c      	mov	r4, r3
  407d2c:	46d1      	mov	r9, sl
  407d2e:	f7ff fb4f 	bl	4073d0 <memmove>
  407d32:	e70b      	b.n	407b4c <_realloc_r+0xc0>
  407d34:	68ab      	ldr	r3, [r5, #8]
  407d36:	6083      	str	r3, [r0, #8]
  407d38:	68eb      	ldr	r3, [r5, #12]
  407d3a:	60c3      	str	r3, [r0, #12]
  407d3c:	2a24      	cmp	r2, #36	; 0x24
  407d3e:	d017      	beq.n	407d70 <_realloc_r+0x2e4>
  407d40:	f100 0310 	add.w	r3, r0, #16
  407d44:	f105 0210 	add.w	r2, r5, #16
  407d48:	e6e7      	b.n	407b1a <_realloc_r+0x8e>
  407d4a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  407d4e:	f023 0303 	bic.w	r3, r3, #3
  407d52:	441c      	add	r4, r3
  407d54:	462e      	mov	r6, r5
  407d56:	e6f9      	b.n	407b4c <_realloc_r+0xc0>
  407d58:	68a9      	ldr	r1, [r5, #8]
  407d5a:	f8ca 1010 	str.w	r1, [sl, #16]
  407d5e:	68e9      	ldr	r1, [r5, #12]
  407d60:	f8ca 1014 	str.w	r1, [sl, #20]
  407d64:	2a24      	cmp	r2, #36	; 0x24
  407d66:	d00c      	beq.n	407d82 <_realloc_r+0x2f6>
  407d68:	3510      	adds	r5, #16
  407d6a:	f10a 0218 	add.w	r2, sl, #24
  407d6e:	e7b9      	b.n	407ce4 <_realloc_r+0x258>
  407d70:	692b      	ldr	r3, [r5, #16]
  407d72:	6103      	str	r3, [r0, #16]
  407d74:	696b      	ldr	r3, [r5, #20]
  407d76:	6143      	str	r3, [r0, #20]
  407d78:	f105 0218 	add.w	r2, r5, #24
  407d7c:	f100 0318 	add.w	r3, r0, #24
  407d80:	e6cb      	b.n	407b1a <_realloc_r+0x8e>
  407d82:	692a      	ldr	r2, [r5, #16]
  407d84:	f8ca 2018 	str.w	r2, [sl, #24]
  407d88:	696a      	ldr	r2, [r5, #20]
  407d8a:	f8ca 201c 	str.w	r2, [sl, #28]
  407d8e:	3518      	adds	r5, #24
  407d90:	f10a 0220 	add.w	r2, sl, #32
  407d94:	e7a6      	b.n	407ce4 <_realloc_r+0x258>
  407d96:	4632      	mov	r2, r6
  407d98:	e77f      	b.n	407c9a <_realloc_r+0x20e>
  407d9a:	4629      	mov	r1, r5
  407d9c:	4630      	mov	r0, r6
  407d9e:	9301      	str	r3, [sp, #4]
  407da0:	f7ff fb16 	bl	4073d0 <memmove>
  407da4:	9b01      	ldr	r3, [sp, #4]
  407da6:	e77e      	b.n	407ca6 <_realloc_r+0x21a>
  407da8:	68a9      	ldr	r1, [r5, #8]
  407daa:	f8ca 1010 	str.w	r1, [sl, #16]
  407dae:	68e9      	ldr	r1, [r5, #12]
  407db0:	f8ca 1014 	str.w	r1, [sl, #20]
  407db4:	2a24      	cmp	r2, #36	; 0x24
  407db6:	d003      	beq.n	407dc0 <_realloc_r+0x334>
  407db8:	3510      	adds	r5, #16
  407dba:	f10a 0218 	add.w	r2, sl, #24
  407dbe:	e76c      	b.n	407c9a <_realloc_r+0x20e>
  407dc0:	692a      	ldr	r2, [r5, #16]
  407dc2:	f8ca 2018 	str.w	r2, [sl, #24]
  407dc6:	696a      	ldr	r2, [r5, #20]
  407dc8:	f8ca 201c 	str.w	r2, [sl, #28]
  407dcc:	3518      	adds	r5, #24
  407dce:	f10a 0220 	add.w	r2, sl, #32
  407dd2:	e762      	b.n	407c9a <_realloc_r+0x20e>
  407dd4:	20400450 	.word	0x20400450

00407dd8 <__sread>:
  407dd8:	b510      	push	{r4, lr}
  407dda:	460c      	mov	r4, r1
  407ddc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407de0:	f000 faa4 	bl	40832c <_read_r>
  407de4:	2800      	cmp	r0, #0
  407de6:	db03      	blt.n	407df0 <__sread+0x18>
  407de8:	6d23      	ldr	r3, [r4, #80]	; 0x50
  407dea:	4403      	add	r3, r0
  407dec:	6523      	str	r3, [r4, #80]	; 0x50
  407dee:	bd10      	pop	{r4, pc}
  407df0:	89a3      	ldrh	r3, [r4, #12]
  407df2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  407df6:	81a3      	strh	r3, [r4, #12]
  407df8:	bd10      	pop	{r4, pc}
  407dfa:	bf00      	nop

00407dfc <__swrite>:
  407dfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407e00:	4616      	mov	r6, r2
  407e02:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  407e06:	461f      	mov	r7, r3
  407e08:	05d3      	lsls	r3, r2, #23
  407e0a:	460c      	mov	r4, r1
  407e0c:	4605      	mov	r5, r0
  407e0e:	d507      	bpl.n	407e20 <__swrite+0x24>
  407e10:	2200      	movs	r2, #0
  407e12:	2302      	movs	r3, #2
  407e14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407e18:	f000 fa72 	bl	408300 <_lseek_r>
  407e1c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407e20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407e24:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  407e28:	81a2      	strh	r2, [r4, #12]
  407e2a:	463b      	mov	r3, r7
  407e2c:	4632      	mov	r2, r6
  407e2e:	4628      	mov	r0, r5
  407e30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407e34:	f000 b922 	b.w	40807c <_write_r>

00407e38 <__sseek>:
  407e38:	b510      	push	{r4, lr}
  407e3a:	460c      	mov	r4, r1
  407e3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407e40:	f000 fa5e 	bl	408300 <_lseek_r>
  407e44:	89a3      	ldrh	r3, [r4, #12]
  407e46:	1c42      	adds	r2, r0, #1
  407e48:	bf0e      	itee	eq
  407e4a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  407e4e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  407e52:	6520      	strne	r0, [r4, #80]	; 0x50
  407e54:	81a3      	strh	r3, [r4, #12]
  407e56:	bd10      	pop	{r4, pc}

00407e58 <__sclose>:
  407e58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407e5c:	f000 b9b6 	b.w	4081cc <_close_r>

00407e60 <__ssprint_r>:
  407e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407e64:	6893      	ldr	r3, [r2, #8]
  407e66:	b083      	sub	sp, #12
  407e68:	4690      	mov	r8, r2
  407e6a:	2b00      	cmp	r3, #0
  407e6c:	d070      	beq.n	407f50 <__ssprint_r+0xf0>
  407e6e:	4682      	mov	sl, r0
  407e70:	460c      	mov	r4, r1
  407e72:	6817      	ldr	r7, [r2, #0]
  407e74:	688d      	ldr	r5, [r1, #8]
  407e76:	6808      	ldr	r0, [r1, #0]
  407e78:	e042      	b.n	407f00 <__ssprint_r+0xa0>
  407e7a:	89a3      	ldrh	r3, [r4, #12]
  407e7c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  407e80:	d02e      	beq.n	407ee0 <__ssprint_r+0x80>
  407e82:	6965      	ldr	r5, [r4, #20]
  407e84:	6921      	ldr	r1, [r4, #16]
  407e86:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  407e8a:	eba0 0b01 	sub.w	fp, r0, r1
  407e8e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  407e92:	f10b 0001 	add.w	r0, fp, #1
  407e96:	106d      	asrs	r5, r5, #1
  407e98:	4430      	add	r0, r6
  407e9a:	42a8      	cmp	r0, r5
  407e9c:	462a      	mov	r2, r5
  407e9e:	bf84      	itt	hi
  407ea0:	4605      	movhi	r5, r0
  407ea2:	462a      	movhi	r2, r5
  407ea4:	055b      	lsls	r3, r3, #21
  407ea6:	d538      	bpl.n	407f1a <__ssprint_r+0xba>
  407ea8:	4611      	mov	r1, r2
  407eaa:	4650      	mov	r0, sl
  407eac:	f7fa fe90 	bl	402bd0 <_malloc_r>
  407eb0:	2800      	cmp	r0, #0
  407eb2:	d03c      	beq.n	407f2e <__ssprint_r+0xce>
  407eb4:	465a      	mov	r2, fp
  407eb6:	6921      	ldr	r1, [r4, #16]
  407eb8:	9001      	str	r0, [sp, #4]
  407eba:	f7fb f939 	bl	403130 <memcpy>
  407ebe:	89a2      	ldrh	r2, [r4, #12]
  407ec0:	9b01      	ldr	r3, [sp, #4]
  407ec2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  407ec6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  407eca:	81a2      	strh	r2, [r4, #12]
  407ecc:	eba5 020b 	sub.w	r2, r5, fp
  407ed0:	eb03 000b 	add.w	r0, r3, fp
  407ed4:	6165      	str	r5, [r4, #20]
  407ed6:	6123      	str	r3, [r4, #16]
  407ed8:	6020      	str	r0, [r4, #0]
  407eda:	60a2      	str	r2, [r4, #8]
  407edc:	4635      	mov	r5, r6
  407ede:	46b3      	mov	fp, r6
  407ee0:	465a      	mov	r2, fp
  407ee2:	4649      	mov	r1, r9
  407ee4:	f7ff fa74 	bl	4073d0 <memmove>
  407ee8:	f8d8 3008 	ldr.w	r3, [r8, #8]
  407eec:	68a2      	ldr	r2, [r4, #8]
  407eee:	6820      	ldr	r0, [r4, #0]
  407ef0:	1b55      	subs	r5, r2, r5
  407ef2:	4458      	add	r0, fp
  407ef4:	1b9e      	subs	r6, r3, r6
  407ef6:	60a5      	str	r5, [r4, #8]
  407ef8:	6020      	str	r0, [r4, #0]
  407efa:	f8c8 6008 	str.w	r6, [r8, #8]
  407efe:	b33e      	cbz	r6, 407f50 <__ssprint_r+0xf0>
  407f00:	687e      	ldr	r6, [r7, #4]
  407f02:	463b      	mov	r3, r7
  407f04:	3708      	adds	r7, #8
  407f06:	2e00      	cmp	r6, #0
  407f08:	d0fa      	beq.n	407f00 <__ssprint_r+0xa0>
  407f0a:	42ae      	cmp	r6, r5
  407f0c:	f8d3 9000 	ldr.w	r9, [r3]
  407f10:	46ab      	mov	fp, r5
  407f12:	d2b2      	bcs.n	407e7a <__ssprint_r+0x1a>
  407f14:	4635      	mov	r5, r6
  407f16:	46b3      	mov	fp, r6
  407f18:	e7e2      	b.n	407ee0 <__ssprint_r+0x80>
  407f1a:	4650      	mov	r0, sl
  407f1c:	f7ff fdb6 	bl	407a8c <_realloc_r>
  407f20:	4603      	mov	r3, r0
  407f22:	2800      	cmp	r0, #0
  407f24:	d1d2      	bne.n	407ecc <__ssprint_r+0x6c>
  407f26:	6921      	ldr	r1, [r4, #16]
  407f28:	4650      	mov	r0, sl
  407f2a:	f7fe fec1 	bl	406cb0 <_free_r>
  407f2e:	230c      	movs	r3, #12
  407f30:	f8ca 3000 	str.w	r3, [sl]
  407f34:	89a3      	ldrh	r3, [r4, #12]
  407f36:	2200      	movs	r2, #0
  407f38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407f3c:	f04f 30ff 	mov.w	r0, #4294967295
  407f40:	81a3      	strh	r3, [r4, #12]
  407f42:	f8c8 2008 	str.w	r2, [r8, #8]
  407f46:	f8c8 2004 	str.w	r2, [r8, #4]
  407f4a:	b003      	add	sp, #12
  407f4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407f50:	2000      	movs	r0, #0
  407f52:	f8c8 0004 	str.w	r0, [r8, #4]
  407f56:	b003      	add	sp, #12
  407f58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407f5c <__swbuf_r>:
  407f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407f5e:	460d      	mov	r5, r1
  407f60:	4614      	mov	r4, r2
  407f62:	4606      	mov	r6, r0
  407f64:	b110      	cbz	r0, 407f6c <__swbuf_r+0x10>
  407f66:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407f68:	2b00      	cmp	r3, #0
  407f6a:	d04b      	beq.n	408004 <__swbuf_r+0xa8>
  407f6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407f70:	69a3      	ldr	r3, [r4, #24]
  407f72:	60a3      	str	r3, [r4, #8]
  407f74:	b291      	uxth	r1, r2
  407f76:	0708      	lsls	r0, r1, #28
  407f78:	d539      	bpl.n	407fee <__swbuf_r+0x92>
  407f7a:	6923      	ldr	r3, [r4, #16]
  407f7c:	2b00      	cmp	r3, #0
  407f7e:	d036      	beq.n	407fee <__swbuf_r+0x92>
  407f80:	b2ed      	uxtb	r5, r5
  407f82:	0489      	lsls	r1, r1, #18
  407f84:	462f      	mov	r7, r5
  407f86:	d515      	bpl.n	407fb4 <__swbuf_r+0x58>
  407f88:	6822      	ldr	r2, [r4, #0]
  407f8a:	6961      	ldr	r1, [r4, #20]
  407f8c:	1ad3      	subs	r3, r2, r3
  407f8e:	428b      	cmp	r3, r1
  407f90:	da1c      	bge.n	407fcc <__swbuf_r+0x70>
  407f92:	3301      	adds	r3, #1
  407f94:	68a1      	ldr	r1, [r4, #8]
  407f96:	1c50      	adds	r0, r2, #1
  407f98:	3901      	subs	r1, #1
  407f9a:	60a1      	str	r1, [r4, #8]
  407f9c:	6020      	str	r0, [r4, #0]
  407f9e:	7015      	strb	r5, [r2, #0]
  407fa0:	6962      	ldr	r2, [r4, #20]
  407fa2:	429a      	cmp	r2, r3
  407fa4:	d01a      	beq.n	407fdc <__swbuf_r+0x80>
  407fa6:	89a3      	ldrh	r3, [r4, #12]
  407fa8:	07db      	lsls	r3, r3, #31
  407faa:	d501      	bpl.n	407fb0 <__swbuf_r+0x54>
  407fac:	2d0a      	cmp	r5, #10
  407fae:	d015      	beq.n	407fdc <__swbuf_r+0x80>
  407fb0:	4638      	mov	r0, r7
  407fb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407fb4:	6e61      	ldr	r1, [r4, #100]	; 0x64
  407fb6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  407fba:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  407fbe:	81a2      	strh	r2, [r4, #12]
  407fc0:	6822      	ldr	r2, [r4, #0]
  407fc2:	6661      	str	r1, [r4, #100]	; 0x64
  407fc4:	6961      	ldr	r1, [r4, #20]
  407fc6:	1ad3      	subs	r3, r2, r3
  407fc8:	428b      	cmp	r3, r1
  407fca:	dbe2      	blt.n	407f92 <__swbuf_r+0x36>
  407fcc:	4621      	mov	r1, r4
  407fce:	4630      	mov	r0, r6
  407fd0:	f7fe fcf0 	bl	4069b4 <_fflush_r>
  407fd4:	b940      	cbnz	r0, 407fe8 <__swbuf_r+0x8c>
  407fd6:	6822      	ldr	r2, [r4, #0]
  407fd8:	2301      	movs	r3, #1
  407fda:	e7db      	b.n	407f94 <__swbuf_r+0x38>
  407fdc:	4621      	mov	r1, r4
  407fde:	4630      	mov	r0, r6
  407fe0:	f7fe fce8 	bl	4069b4 <_fflush_r>
  407fe4:	2800      	cmp	r0, #0
  407fe6:	d0e3      	beq.n	407fb0 <__swbuf_r+0x54>
  407fe8:	f04f 37ff 	mov.w	r7, #4294967295
  407fec:	e7e0      	b.n	407fb0 <__swbuf_r+0x54>
  407fee:	4621      	mov	r1, r4
  407ff0:	4630      	mov	r0, r6
  407ff2:	f7fd fc0b 	bl	40580c <__swsetup_r>
  407ff6:	2800      	cmp	r0, #0
  407ff8:	d1f6      	bne.n	407fe8 <__swbuf_r+0x8c>
  407ffa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407ffe:	6923      	ldr	r3, [r4, #16]
  408000:	b291      	uxth	r1, r2
  408002:	e7bd      	b.n	407f80 <__swbuf_r+0x24>
  408004:	f7fe fd2e 	bl	406a64 <__sinit>
  408008:	e7b0      	b.n	407f6c <__swbuf_r+0x10>
  40800a:	bf00      	nop

0040800c <_wcrtomb_r>:
  40800c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40800e:	4606      	mov	r6, r0
  408010:	b085      	sub	sp, #20
  408012:	461f      	mov	r7, r3
  408014:	b189      	cbz	r1, 40803a <_wcrtomb_r+0x2e>
  408016:	4c10      	ldr	r4, [pc, #64]	; (408058 <_wcrtomb_r+0x4c>)
  408018:	4d10      	ldr	r5, [pc, #64]	; (40805c <_wcrtomb_r+0x50>)
  40801a:	6824      	ldr	r4, [r4, #0]
  40801c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40801e:	2c00      	cmp	r4, #0
  408020:	bf08      	it	eq
  408022:	462c      	moveq	r4, r5
  408024:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  408028:	47a0      	blx	r4
  40802a:	1c43      	adds	r3, r0, #1
  40802c:	d103      	bne.n	408036 <_wcrtomb_r+0x2a>
  40802e:	2200      	movs	r2, #0
  408030:	238a      	movs	r3, #138	; 0x8a
  408032:	603a      	str	r2, [r7, #0]
  408034:	6033      	str	r3, [r6, #0]
  408036:	b005      	add	sp, #20
  408038:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40803a:	460c      	mov	r4, r1
  40803c:	4906      	ldr	r1, [pc, #24]	; (408058 <_wcrtomb_r+0x4c>)
  40803e:	4a07      	ldr	r2, [pc, #28]	; (40805c <_wcrtomb_r+0x50>)
  408040:	6809      	ldr	r1, [r1, #0]
  408042:	6b49      	ldr	r1, [r1, #52]	; 0x34
  408044:	2900      	cmp	r1, #0
  408046:	bf08      	it	eq
  408048:	4611      	moveq	r1, r2
  40804a:	4622      	mov	r2, r4
  40804c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  408050:	a901      	add	r1, sp, #4
  408052:	47a0      	blx	r4
  408054:	e7e9      	b.n	40802a <_wcrtomb_r+0x1e>
  408056:	bf00      	nop
  408058:	20400020 	.word	0x20400020
  40805c:	20400864 	.word	0x20400864

00408060 <__ascii_wctomb>:
  408060:	b121      	cbz	r1, 40806c <__ascii_wctomb+0xc>
  408062:	2aff      	cmp	r2, #255	; 0xff
  408064:	d804      	bhi.n	408070 <__ascii_wctomb+0x10>
  408066:	700a      	strb	r2, [r1, #0]
  408068:	2001      	movs	r0, #1
  40806a:	4770      	bx	lr
  40806c:	4608      	mov	r0, r1
  40806e:	4770      	bx	lr
  408070:	238a      	movs	r3, #138	; 0x8a
  408072:	6003      	str	r3, [r0, #0]
  408074:	f04f 30ff 	mov.w	r0, #4294967295
  408078:	4770      	bx	lr
  40807a:	bf00      	nop

0040807c <_write_r>:
  40807c:	b570      	push	{r4, r5, r6, lr}
  40807e:	460d      	mov	r5, r1
  408080:	4c08      	ldr	r4, [pc, #32]	; (4080a4 <_write_r+0x28>)
  408082:	4611      	mov	r1, r2
  408084:	4606      	mov	r6, r0
  408086:	461a      	mov	r2, r3
  408088:	4628      	mov	r0, r5
  40808a:	2300      	movs	r3, #0
  40808c:	6023      	str	r3, [r4, #0]
  40808e:	f7f8 fea1 	bl	400dd4 <_write>
  408092:	1c43      	adds	r3, r0, #1
  408094:	d000      	beq.n	408098 <_write_r+0x1c>
  408096:	bd70      	pop	{r4, r5, r6, pc}
  408098:	6823      	ldr	r3, [r4, #0]
  40809a:	2b00      	cmp	r3, #0
  40809c:	d0fb      	beq.n	408096 <_write_r+0x1a>
  40809e:	6033      	str	r3, [r6, #0]
  4080a0:	bd70      	pop	{r4, r5, r6, pc}
  4080a2:	bf00      	nop
  4080a4:	20400d78 	.word	0x20400d78

004080a8 <__register_exitproc>:
  4080a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4080ac:	4d2c      	ldr	r5, [pc, #176]	; (408160 <__register_exitproc+0xb8>)
  4080ae:	4606      	mov	r6, r0
  4080b0:	6828      	ldr	r0, [r5, #0]
  4080b2:	4698      	mov	r8, r3
  4080b4:	460f      	mov	r7, r1
  4080b6:	4691      	mov	r9, r2
  4080b8:	f7ff f8a2 	bl	407200 <__retarget_lock_acquire_recursive>
  4080bc:	4b29      	ldr	r3, [pc, #164]	; (408164 <__register_exitproc+0xbc>)
  4080be:	681c      	ldr	r4, [r3, #0]
  4080c0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4080c4:	2b00      	cmp	r3, #0
  4080c6:	d03e      	beq.n	408146 <__register_exitproc+0x9e>
  4080c8:	685a      	ldr	r2, [r3, #4]
  4080ca:	2a1f      	cmp	r2, #31
  4080cc:	dc1c      	bgt.n	408108 <__register_exitproc+0x60>
  4080ce:	f102 0e01 	add.w	lr, r2, #1
  4080d2:	b176      	cbz	r6, 4080f2 <__register_exitproc+0x4a>
  4080d4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4080d8:	2401      	movs	r4, #1
  4080da:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4080de:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4080e2:	4094      	lsls	r4, r2
  4080e4:	4320      	orrs	r0, r4
  4080e6:	2e02      	cmp	r6, #2
  4080e8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4080ec:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4080f0:	d023      	beq.n	40813a <__register_exitproc+0x92>
  4080f2:	3202      	adds	r2, #2
  4080f4:	f8c3 e004 	str.w	lr, [r3, #4]
  4080f8:	6828      	ldr	r0, [r5, #0]
  4080fa:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4080fe:	f7ff f881 	bl	407204 <__retarget_lock_release_recursive>
  408102:	2000      	movs	r0, #0
  408104:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  408108:	4b17      	ldr	r3, [pc, #92]	; (408168 <__register_exitproc+0xc0>)
  40810a:	b30b      	cbz	r3, 408150 <__register_exitproc+0xa8>
  40810c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  408110:	f7fa fd56 	bl	402bc0 <malloc>
  408114:	4603      	mov	r3, r0
  408116:	b1d8      	cbz	r0, 408150 <__register_exitproc+0xa8>
  408118:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40811c:	6002      	str	r2, [r0, #0]
  40811e:	2100      	movs	r1, #0
  408120:	6041      	str	r1, [r0, #4]
  408122:	460a      	mov	r2, r1
  408124:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  408128:	f04f 0e01 	mov.w	lr, #1
  40812c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  408130:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  408134:	2e00      	cmp	r6, #0
  408136:	d0dc      	beq.n	4080f2 <__register_exitproc+0x4a>
  408138:	e7cc      	b.n	4080d4 <__register_exitproc+0x2c>
  40813a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40813e:	430c      	orrs	r4, r1
  408140:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  408144:	e7d5      	b.n	4080f2 <__register_exitproc+0x4a>
  408146:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40814a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40814e:	e7bb      	b.n	4080c8 <__register_exitproc+0x20>
  408150:	6828      	ldr	r0, [r5, #0]
  408152:	f7ff f857 	bl	407204 <__retarget_lock_release_recursive>
  408156:	f04f 30ff 	mov.w	r0, #4294967295
  40815a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40815e:	bf00      	nop
  408160:	20400860 	.word	0x20400860
  408164:	00408f80 	.word	0x00408f80
  408168:	00402bc1 	.word	0x00402bc1

0040816c <_calloc_r>:
  40816c:	b510      	push	{r4, lr}
  40816e:	fb02 f101 	mul.w	r1, r2, r1
  408172:	f7fa fd2d 	bl	402bd0 <_malloc_r>
  408176:	4604      	mov	r4, r0
  408178:	b1d8      	cbz	r0, 4081b2 <_calloc_r+0x46>
  40817a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40817e:	f022 0203 	bic.w	r2, r2, #3
  408182:	3a04      	subs	r2, #4
  408184:	2a24      	cmp	r2, #36	; 0x24
  408186:	d818      	bhi.n	4081ba <_calloc_r+0x4e>
  408188:	2a13      	cmp	r2, #19
  40818a:	d914      	bls.n	4081b6 <_calloc_r+0x4a>
  40818c:	2300      	movs	r3, #0
  40818e:	2a1b      	cmp	r2, #27
  408190:	6003      	str	r3, [r0, #0]
  408192:	6043      	str	r3, [r0, #4]
  408194:	d916      	bls.n	4081c4 <_calloc_r+0x58>
  408196:	2a24      	cmp	r2, #36	; 0x24
  408198:	6083      	str	r3, [r0, #8]
  40819a:	60c3      	str	r3, [r0, #12]
  40819c:	bf11      	iteee	ne
  40819e:	f100 0210 	addne.w	r2, r0, #16
  4081a2:	6103      	streq	r3, [r0, #16]
  4081a4:	6143      	streq	r3, [r0, #20]
  4081a6:	f100 0218 	addeq.w	r2, r0, #24
  4081aa:	2300      	movs	r3, #0
  4081ac:	6013      	str	r3, [r2, #0]
  4081ae:	6053      	str	r3, [r2, #4]
  4081b0:	6093      	str	r3, [r2, #8]
  4081b2:	4620      	mov	r0, r4
  4081b4:	bd10      	pop	{r4, pc}
  4081b6:	4602      	mov	r2, r0
  4081b8:	e7f7      	b.n	4081aa <_calloc_r+0x3e>
  4081ba:	2100      	movs	r1, #0
  4081bc:	f7fb f852 	bl	403264 <memset>
  4081c0:	4620      	mov	r0, r4
  4081c2:	bd10      	pop	{r4, pc}
  4081c4:	f100 0208 	add.w	r2, r0, #8
  4081c8:	e7ef      	b.n	4081aa <_calloc_r+0x3e>
  4081ca:	bf00      	nop

004081cc <_close_r>:
  4081cc:	b538      	push	{r3, r4, r5, lr}
  4081ce:	4c07      	ldr	r4, [pc, #28]	; (4081ec <_close_r+0x20>)
  4081d0:	2300      	movs	r3, #0
  4081d2:	4605      	mov	r5, r0
  4081d4:	4608      	mov	r0, r1
  4081d6:	6023      	str	r3, [r4, #0]
  4081d8:	f7f9 fc7e 	bl	401ad8 <_close>
  4081dc:	1c43      	adds	r3, r0, #1
  4081de:	d000      	beq.n	4081e2 <_close_r+0x16>
  4081e0:	bd38      	pop	{r3, r4, r5, pc}
  4081e2:	6823      	ldr	r3, [r4, #0]
  4081e4:	2b00      	cmp	r3, #0
  4081e6:	d0fb      	beq.n	4081e0 <_close_r+0x14>
  4081e8:	602b      	str	r3, [r5, #0]
  4081ea:	bd38      	pop	{r3, r4, r5, pc}
  4081ec:	20400d78 	.word	0x20400d78

004081f0 <_fclose_r>:
  4081f0:	b570      	push	{r4, r5, r6, lr}
  4081f2:	b159      	cbz	r1, 40820c <_fclose_r+0x1c>
  4081f4:	4605      	mov	r5, r0
  4081f6:	460c      	mov	r4, r1
  4081f8:	b110      	cbz	r0, 408200 <_fclose_r+0x10>
  4081fa:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4081fc:	2b00      	cmp	r3, #0
  4081fe:	d03c      	beq.n	40827a <_fclose_r+0x8a>
  408200:	6e63      	ldr	r3, [r4, #100]	; 0x64
  408202:	07d8      	lsls	r0, r3, #31
  408204:	d505      	bpl.n	408212 <_fclose_r+0x22>
  408206:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40820a:	b92b      	cbnz	r3, 408218 <_fclose_r+0x28>
  40820c:	2600      	movs	r6, #0
  40820e:	4630      	mov	r0, r6
  408210:	bd70      	pop	{r4, r5, r6, pc}
  408212:	89a3      	ldrh	r3, [r4, #12]
  408214:	0599      	lsls	r1, r3, #22
  408216:	d53c      	bpl.n	408292 <_fclose_r+0xa2>
  408218:	4621      	mov	r1, r4
  40821a:	4628      	mov	r0, r5
  40821c:	f7fe fb2a 	bl	406874 <__sflush_r>
  408220:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  408222:	4606      	mov	r6, r0
  408224:	b133      	cbz	r3, 408234 <_fclose_r+0x44>
  408226:	69e1      	ldr	r1, [r4, #28]
  408228:	4628      	mov	r0, r5
  40822a:	4798      	blx	r3
  40822c:	2800      	cmp	r0, #0
  40822e:	bfb8      	it	lt
  408230:	f04f 36ff 	movlt.w	r6, #4294967295
  408234:	89a3      	ldrh	r3, [r4, #12]
  408236:	061a      	lsls	r2, r3, #24
  408238:	d422      	bmi.n	408280 <_fclose_r+0x90>
  40823a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40823c:	b141      	cbz	r1, 408250 <_fclose_r+0x60>
  40823e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  408242:	4299      	cmp	r1, r3
  408244:	d002      	beq.n	40824c <_fclose_r+0x5c>
  408246:	4628      	mov	r0, r5
  408248:	f7fe fd32 	bl	406cb0 <_free_r>
  40824c:	2300      	movs	r3, #0
  40824e:	6323      	str	r3, [r4, #48]	; 0x30
  408250:	6c61      	ldr	r1, [r4, #68]	; 0x44
  408252:	b121      	cbz	r1, 40825e <_fclose_r+0x6e>
  408254:	4628      	mov	r0, r5
  408256:	f7fe fd2b 	bl	406cb0 <_free_r>
  40825a:	2300      	movs	r3, #0
  40825c:	6463      	str	r3, [r4, #68]	; 0x44
  40825e:	f7fe fc2d 	bl	406abc <__sfp_lock_acquire>
  408262:	6e63      	ldr	r3, [r4, #100]	; 0x64
  408264:	2200      	movs	r2, #0
  408266:	07db      	lsls	r3, r3, #31
  408268:	81a2      	strh	r2, [r4, #12]
  40826a:	d50e      	bpl.n	40828a <_fclose_r+0x9a>
  40826c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40826e:	f7fe ffc5 	bl	4071fc <__retarget_lock_close_recursive>
  408272:	f7fe fc29 	bl	406ac8 <__sfp_lock_release>
  408276:	4630      	mov	r0, r6
  408278:	bd70      	pop	{r4, r5, r6, pc}
  40827a:	f7fe fbf3 	bl	406a64 <__sinit>
  40827e:	e7bf      	b.n	408200 <_fclose_r+0x10>
  408280:	6921      	ldr	r1, [r4, #16]
  408282:	4628      	mov	r0, r5
  408284:	f7fe fd14 	bl	406cb0 <_free_r>
  408288:	e7d7      	b.n	40823a <_fclose_r+0x4a>
  40828a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40828c:	f7fe ffba 	bl	407204 <__retarget_lock_release_recursive>
  408290:	e7ec      	b.n	40826c <_fclose_r+0x7c>
  408292:	6da0      	ldr	r0, [r4, #88]	; 0x58
  408294:	f7fe ffb4 	bl	407200 <__retarget_lock_acquire_recursive>
  408298:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40829c:	2b00      	cmp	r3, #0
  40829e:	d1bb      	bne.n	408218 <_fclose_r+0x28>
  4082a0:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4082a2:	f016 0601 	ands.w	r6, r6, #1
  4082a6:	d1b1      	bne.n	40820c <_fclose_r+0x1c>
  4082a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4082aa:	f7fe ffab 	bl	407204 <__retarget_lock_release_recursive>
  4082ae:	4630      	mov	r0, r6
  4082b0:	bd70      	pop	{r4, r5, r6, pc}
  4082b2:	bf00      	nop

004082b4 <_fstat_r>:
  4082b4:	b538      	push	{r3, r4, r5, lr}
  4082b6:	460b      	mov	r3, r1
  4082b8:	4c07      	ldr	r4, [pc, #28]	; (4082d8 <_fstat_r+0x24>)
  4082ba:	4605      	mov	r5, r0
  4082bc:	4611      	mov	r1, r2
  4082be:	4618      	mov	r0, r3
  4082c0:	2300      	movs	r3, #0
  4082c2:	6023      	str	r3, [r4, #0]
  4082c4:	f7f9 fc0b 	bl	401ade <_fstat>
  4082c8:	1c43      	adds	r3, r0, #1
  4082ca:	d000      	beq.n	4082ce <_fstat_r+0x1a>
  4082cc:	bd38      	pop	{r3, r4, r5, pc}
  4082ce:	6823      	ldr	r3, [r4, #0]
  4082d0:	2b00      	cmp	r3, #0
  4082d2:	d0fb      	beq.n	4082cc <_fstat_r+0x18>
  4082d4:	602b      	str	r3, [r5, #0]
  4082d6:	bd38      	pop	{r3, r4, r5, pc}
  4082d8:	20400d78 	.word	0x20400d78

004082dc <_isatty_r>:
  4082dc:	b538      	push	{r3, r4, r5, lr}
  4082de:	4c07      	ldr	r4, [pc, #28]	; (4082fc <_isatty_r+0x20>)
  4082e0:	2300      	movs	r3, #0
  4082e2:	4605      	mov	r5, r0
  4082e4:	4608      	mov	r0, r1
  4082e6:	6023      	str	r3, [r4, #0]
  4082e8:	f7f9 fbfe 	bl	401ae8 <_isatty>
  4082ec:	1c43      	adds	r3, r0, #1
  4082ee:	d000      	beq.n	4082f2 <_isatty_r+0x16>
  4082f0:	bd38      	pop	{r3, r4, r5, pc}
  4082f2:	6823      	ldr	r3, [r4, #0]
  4082f4:	2b00      	cmp	r3, #0
  4082f6:	d0fb      	beq.n	4082f0 <_isatty_r+0x14>
  4082f8:	602b      	str	r3, [r5, #0]
  4082fa:	bd38      	pop	{r3, r4, r5, pc}
  4082fc:	20400d78 	.word	0x20400d78

00408300 <_lseek_r>:
  408300:	b570      	push	{r4, r5, r6, lr}
  408302:	460d      	mov	r5, r1
  408304:	4c08      	ldr	r4, [pc, #32]	; (408328 <_lseek_r+0x28>)
  408306:	4611      	mov	r1, r2
  408308:	4606      	mov	r6, r0
  40830a:	461a      	mov	r2, r3
  40830c:	4628      	mov	r0, r5
  40830e:	2300      	movs	r3, #0
  408310:	6023      	str	r3, [r4, #0]
  408312:	f7f9 fbeb 	bl	401aec <_lseek>
  408316:	1c43      	adds	r3, r0, #1
  408318:	d000      	beq.n	40831c <_lseek_r+0x1c>
  40831a:	bd70      	pop	{r4, r5, r6, pc}
  40831c:	6823      	ldr	r3, [r4, #0]
  40831e:	2b00      	cmp	r3, #0
  408320:	d0fb      	beq.n	40831a <_lseek_r+0x1a>
  408322:	6033      	str	r3, [r6, #0]
  408324:	bd70      	pop	{r4, r5, r6, pc}
  408326:	bf00      	nop
  408328:	20400d78 	.word	0x20400d78

0040832c <_read_r>:
  40832c:	b570      	push	{r4, r5, r6, lr}
  40832e:	460d      	mov	r5, r1
  408330:	4c08      	ldr	r4, [pc, #32]	; (408354 <_read_r+0x28>)
  408332:	4611      	mov	r1, r2
  408334:	4606      	mov	r6, r0
  408336:	461a      	mov	r2, r3
  408338:	4628      	mov	r0, r5
  40833a:	2300      	movs	r3, #0
  40833c:	6023      	str	r3, [r4, #0]
  40833e:	f7f8 fd2b 	bl	400d98 <_read>
  408342:	1c43      	adds	r3, r0, #1
  408344:	d000      	beq.n	408348 <_read_r+0x1c>
  408346:	bd70      	pop	{r4, r5, r6, pc}
  408348:	6823      	ldr	r3, [r4, #0]
  40834a:	2b00      	cmp	r3, #0
  40834c:	d0fb      	beq.n	408346 <_read_r+0x1a>
  40834e:	6033      	str	r3, [r6, #0]
  408350:	bd70      	pop	{r4, r5, r6, pc}
  408352:	bf00      	nop
  408354:	20400d78 	.word	0x20400d78

00408358 <__aeabi_drsub>:
  408358:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40835c:	e002      	b.n	408364 <__adddf3>
  40835e:	bf00      	nop

00408360 <__aeabi_dsub>:
  408360:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00408364 <__adddf3>:
  408364:	b530      	push	{r4, r5, lr}
  408366:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40836a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40836e:	ea94 0f05 	teq	r4, r5
  408372:	bf08      	it	eq
  408374:	ea90 0f02 	teqeq	r0, r2
  408378:	bf1f      	itttt	ne
  40837a:	ea54 0c00 	orrsne.w	ip, r4, r0
  40837e:	ea55 0c02 	orrsne.w	ip, r5, r2
  408382:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  408386:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40838a:	f000 80e2 	beq.w	408552 <__adddf3+0x1ee>
  40838e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  408392:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  408396:	bfb8      	it	lt
  408398:	426d      	neglt	r5, r5
  40839a:	dd0c      	ble.n	4083b6 <__adddf3+0x52>
  40839c:	442c      	add	r4, r5
  40839e:	ea80 0202 	eor.w	r2, r0, r2
  4083a2:	ea81 0303 	eor.w	r3, r1, r3
  4083a6:	ea82 0000 	eor.w	r0, r2, r0
  4083aa:	ea83 0101 	eor.w	r1, r3, r1
  4083ae:	ea80 0202 	eor.w	r2, r0, r2
  4083b2:	ea81 0303 	eor.w	r3, r1, r3
  4083b6:	2d36      	cmp	r5, #54	; 0x36
  4083b8:	bf88      	it	hi
  4083ba:	bd30      	pophi	{r4, r5, pc}
  4083bc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4083c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4083c4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4083c8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4083cc:	d002      	beq.n	4083d4 <__adddf3+0x70>
  4083ce:	4240      	negs	r0, r0
  4083d0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4083d4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4083d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4083dc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4083e0:	d002      	beq.n	4083e8 <__adddf3+0x84>
  4083e2:	4252      	negs	r2, r2
  4083e4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4083e8:	ea94 0f05 	teq	r4, r5
  4083ec:	f000 80a7 	beq.w	40853e <__adddf3+0x1da>
  4083f0:	f1a4 0401 	sub.w	r4, r4, #1
  4083f4:	f1d5 0e20 	rsbs	lr, r5, #32
  4083f8:	db0d      	blt.n	408416 <__adddf3+0xb2>
  4083fa:	fa02 fc0e 	lsl.w	ip, r2, lr
  4083fe:	fa22 f205 	lsr.w	r2, r2, r5
  408402:	1880      	adds	r0, r0, r2
  408404:	f141 0100 	adc.w	r1, r1, #0
  408408:	fa03 f20e 	lsl.w	r2, r3, lr
  40840c:	1880      	adds	r0, r0, r2
  40840e:	fa43 f305 	asr.w	r3, r3, r5
  408412:	4159      	adcs	r1, r3
  408414:	e00e      	b.n	408434 <__adddf3+0xd0>
  408416:	f1a5 0520 	sub.w	r5, r5, #32
  40841a:	f10e 0e20 	add.w	lr, lr, #32
  40841e:	2a01      	cmp	r2, #1
  408420:	fa03 fc0e 	lsl.w	ip, r3, lr
  408424:	bf28      	it	cs
  408426:	f04c 0c02 	orrcs.w	ip, ip, #2
  40842a:	fa43 f305 	asr.w	r3, r3, r5
  40842e:	18c0      	adds	r0, r0, r3
  408430:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  408434:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408438:	d507      	bpl.n	40844a <__adddf3+0xe6>
  40843a:	f04f 0e00 	mov.w	lr, #0
  40843e:	f1dc 0c00 	rsbs	ip, ip, #0
  408442:	eb7e 0000 	sbcs.w	r0, lr, r0
  408446:	eb6e 0101 	sbc.w	r1, lr, r1
  40844a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40844e:	d31b      	bcc.n	408488 <__adddf3+0x124>
  408450:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  408454:	d30c      	bcc.n	408470 <__adddf3+0x10c>
  408456:	0849      	lsrs	r1, r1, #1
  408458:	ea5f 0030 	movs.w	r0, r0, rrx
  40845c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  408460:	f104 0401 	add.w	r4, r4, #1
  408464:	ea4f 5244 	mov.w	r2, r4, lsl #21
  408468:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40846c:	f080 809a 	bcs.w	4085a4 <__adddf3+0x240>
  408470:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  408474:	bf08      	it	eq
  408476:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40847a:	f150 0000 	adcs.w	r0, r0, #0
  40847e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408482:	ea41 0105 	orr.w	r1, r1, r5
  408486:	bd30      	pop	{r4, r5, pc}
  408488:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40848c:	4140      	adcs	r0, r0
  40848e:	eb41 0101 	adc.w	r1, r1, r1
  408492:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408496:	f1a4 0401 	sub.w	r4, r4, #1
  40849a:	d1e9      	bne.n	408470 <__adddf3+0x10c>
  40849c:	f091 0f00 	teq	r1, #0
  4084a0:	bf04      	itt	eq
  4084a2:	4601      	moveq	r1, r0
  4084a4:	2000      	moveq	r0, #0
  4084a6:	fab1 f381 	clz	r3, r1
  4084aa:	bf08      	it	eq
  4084ac:	3320      	addeq	r3, #32
  4084ae:	f1a3 030b 	sub.w	r3, r3, #11
  4084b2:	f1b3 0220 	subs.w	r2, r3, #32
  4084b6:	da0c      	bge.n	4084d2 <__adddf3+0x16e>
  4084b8:	320c      	adds	r2, #12
  4084ba:	dd08      	ble.n	4084ce <__adddf3+0x16a>
  4084bc:	f102 0c14 	add.w	ip, r2, #20
  4084c0:	f1c2 020c 	rsb	r2, r2, #12
  4084c4:	fa01 f00c 	lsl.w	r0, r1, ip
  4084c8:	fa21 f102 	lsr.w	r1, r1, r2
  4084cc:	e00c      	b.n	4084e8 <__adddf3+0x184>
  4084ce:	f102 0214 	add.w	r2, r2, #20
  4084d2:	bfd8      	it	le
  4084d4:	f1c2 0c20 	rsble	ip, r2, #32
  4084d8:	fa01 f102 	lsl.w	r1, r1, r2
  4084dc:	fa20 fc0c 	lsr.w	ip, r0, ip
  4084e0:	bfdc      	itt	le
  4084e2:	ea41 010c 	orrle.w	r1, r1, ip
  4084e6:	4090      	lslle	r0, r2
  4084e8:	1ae4      	subs	r4, r4, r3
  4084ea:	bfa2      	ittt	ge
  4084ec:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4084f0:	4329      	orrge	r1, r5
  4084f2:	bd30      	popge	{r4, r5, pc}
  4084f4:	ea6f 0404 	mvn.w	r4, r4
  4084f8:	3c1f      	subs	r4, #31
  4084fa:	da1c      	bge.n	408536 <__adddf3+0x1d2>
  4084fc:	340c      	adds	r4, #12
  4084fe:	dc0e      	bgt.n	40851e <__adddf3+0x1ba>
  408500:	f104 0414 	add.w	r4, r4, #20
  408504:	f1c4 0220 	rsb	r2, r4, #32
  408508:	fa20 f004 	lsr.w	r0, r0, r4
  40850c:	fa01 f302 	lsl.w	r3, r1, r2
  408510:	ea40 0003 	orr.w	r0, r0, r3
  408514:	fa21 f304 	lsr.w	r3, r1, r4
  408518:	ea45 0103 	orr.w	r1, r5, r3
  40851c:	bd30      	pop	{r4, r5, pc}
  40851e:	f1c4 040c 	rsb	r4, r4, #12
  408522:	f1c4 0220 	rsb	r2, r4, #32
  408526:	fa20 f002 	lsr.w	r0, r0, r2
  40852a:	fa01 f304 	lsl.w	r3, r1, r4
  40852e:	ea40 0003 	orr.w	r0, r0, r3
  408532:	4629      	mov	r1, r5
  408534:	bd30      	pop	{r4, r5, pc}
  408536:	fa21 f004 	lsr.w	r0, r1, r4
  40853a:	4629      	mov	r1, r5
  40853c:	bd30      	pop	{r4, r5, pc}
  40853e:	f094 0f00 	teq	r4, #0
  408542:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  408546:	bf06      	itte	eq
  408548:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40854c:	3401      	addeq	r4, #1
  40854e:	3d01      	subne	r5, #1
  408550:	e74e      	b.n	4083f0 <__adddf3+0x8c>
  408552:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  408556:	bf18      	it	ne
  408558:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40855c:	d029      	beq.n	4085b2 <__adddf3+0x24e>
  40855e:	ea94 0f05 	teq	r4, r5
  408562:	bf08      	it	eq
  408564:	ea90 0f02 	teqeq	r0, r2
  408568:	d005      	beq.n	408576 <__adddf3+0x212>
  40856a:	ea54 0c00 	orrs.w	ip, r4, r0
  40856e:	bf04      	itt	eq
  408570:	4619      	moveq	r1, r3
  408572:	4610      	moveq	r0, r2
  408574:	bd30      	pop	{r4, r5, pc}
  408576:	ea91 0f03 	teq	r1, r3
  40857a:	bf1e      	ittt	ne
  40857c:	2100      	movne	r1, #0
  40857e:	2000      	movne	r0, #0
  408580:	bd30      	popne	{r4, r5, pc}
  408582:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  408586:	d105      	bne.n	408594 <__adddf3+0x230>
  408588:	0040      	lsls	r0, r0, #1
  40858a:	4149      	adcs	r1, r1
  40858c:	bf28      	it	cs
  40858e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  408592:	bd30      	pop	{r4, r5, pc}
  408594:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  408598:	bf3c      	itt	cc
  40859a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40859e:	bd30      	popcc	{r4, r5, pc}
  4085a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4085a4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4085a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4085ac:	f04f 0000 	mov.w	r0, #0
  4085b0:	bd30      	pop	{r4, r5, pc}
  4085b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4085b6:	bf1a      	itte	ne
  4085b8:	4619      	movne	r1, r3
  4085ba:	4610      	movne	r0, r2
  4085bc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4085c0:	bf1c      	itt	ne
  4085c2:	460b      	movne	r3, r1
  4085c4:	4602      	movne	r2, r0
  4085c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4085ca:	bf06      	itte	eq
  4085cc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4085d0:	ea91 0f03 	teqeq	r1, r3
  4085d4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4085d8:	bd30      	pop	{r4, r5, pc}
  4085da:	bf00      	nop

004085dc <__aeabi_ui2d>:
  4085dc:	f090 0f00 	teq	r0, #0
  4085e0:	bf04      	itt	eq
  4085e2:	2100      	moveq	r1, #0
  4085e4:	4770      	bxeq	lr
  4085e6:	b530      	push	{r4, r5, lr}
  4085e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4085ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4085f0:	f04f 0500 	mov.w	r5, #0
  4085f4:	f04f 0100 	mov.w	r1, #0
  4085f8:	e750      	b.n	40849c <__adddf3+0x138>
  4085fa:	bf00      	nop

004085fc <__aeabi_i2d>:
  4085fc:	f090 0f00 	teq	r0, #0
  408600:	bf04      	itt	eq
  408602:	2100      	moveq	r1, #0
  408604:	4770      	bxeq	lr
  408606:	b530      	push	{r4, r5, lr}
  408608:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40860c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408610:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  408614:	bf48      	it	mi
  408616:	4240      	negmi	r0, r0
  408618:	f04f 0100 	mov.w	r1, #0
  40861c:	e73e      	b.n	40849c <__adddf3+0x138>
  40861e:	bf00      	nop

00408620 <__aeabi_f2d>:
  408620:	0042      	lsls	r2, r0, #1
  408622:	ea4f 01e2 	mov.w	r1, r2, asr #3
  408626:	ea4f 0131 	mov.w	r1, r1, rrx
  40862a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40862e:	bf1f      	itttt	ne
  408630:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  408634:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  408638:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40863c:	4770      	bxne	lr
  40863e:	f092 0f00 	teq	r2, #0
  408642:	bf14      	ite	ne
  408644:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  408648:	4770      	bxeq	lr
  40864a:	b530      	push	{r4, r5, lr}
  40864c:	f44f 7460 	mov.w	r4, #896	; 0x380
  408650:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408654:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408658:	e720      	b.n	40849c <__adddf3+0x138>
  40865a:	bf00      	nop

0040865c <__aeabi_ul2d>:
  40865c:	ea50 0201 	orrs.w	r2, r0, r1
  408660:	bf08      	it	eq
  408662:	4770      	bxeq	lr
  408664:	b530      	push	{r4, r5, lr}
  408666:	f04f 0500 	mov.w	r5, #0
  40866a:	e00a      	b.n	408682 <__aeabi_l2d+0x16>

0040866c <__aeabi_l2d>:
  40866c:	ea50 0201 	orrs.w	r2, r0, r1
  408670:	bf08      	it	eq
  408672:	4770      	bxeq	lr
  408674:	b530      	push	{r4, r5, lr}
  408676:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40867a:	d502      	bpl.n	408682 <__aeabi_l2d+0x16>
  40867c:	4240      	negs	r0, r0
  40867e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  408682:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408686:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40868a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40868e:	f43f aedc 	beq.w	40844a <__adddf3+0xe6>
  408692:	f04f 0203 	mov.w	r2, #3
  408696:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40869a:	bf18      	it	ne
  40869c:	3203      	addne	r2, #3
  40869e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4086a2:	bf18      	it	ne
  4086a4:	3203      	addne	r2, #3
  4086a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4086aa:	f1c2 0320 	rsb	r3, r2, #32
  4086ae:	fa00 fc03 	lsl.w	ip, r0, r3
  4086b2:	fa20 f002 	lsr.w	r0, r0, r2
  4086b6:	fa01 fe03 	lsl.w	lr, r1, r3
  4086ba:	ea40 000e 	orr.w	r0, r0, lr
  4086be:	fa21 f102 	lsr.w	r1, r1, r2
  4086c2:	4414      	add	r4, r2
  4086c4:	e6c1      	b.n	40844a <__adddf3+0xe6>
  4086c6:	bf00      	nop

004086c8 <__aeabi_dmul>:
  4086c8:	b570      	push	{r4, r5, r6, lr}
  4086ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4086ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4086d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4086d6:	bf1d      	ittte	ne
  4086d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4086dc:	ea94 0f0c 	teqne	r4, ip
  4086e0:	ea95 0f0c 	teqne	r5, ip
  4086e4:	f000 f8de 	bleq	4088a4 <__aeabi_dmul+0x1dc>
  4086e8:	442c      	add	r4, r5
  4086ea:	ea81 0603 	eor.w	r6, r1, r3
  4086ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4086f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4086f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4086fa:	bf18      	it	ne
  4086fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  408700:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408704:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  408708:	d038      	beq.n	40877c <__aeabi_dmul+0xb4>
  40870a:	fba0 ce02 	umull	ip, lr, r0, r2
  40870e:	f04f 0500 	mov.w	r5, #0
  408712:	fbe1 e502 	umlal	lr, r5, r1, r2
  408716:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40871a:	fbe0 e503 	umlal	lr, r5, r0, r3
  40871e:	f04f 0600 	mov.w	r6, #0
  408722:	fbe1 5603 	umlal	r5, r6, r1, r3
  408726:	f09c 0f00 	teq	ip, #0
  40872a:	bf18      	it	ne
  40872c:	f04e 0e01 	orrne.w	lr, lr, #1
  408730:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  408734:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  408738:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40873c:	d204      	bcs.n	408748 <__aeabi_dmul+0x80>
  40873e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  408742:	416d      	adcs	r5, r5
  408744:	eb46 0606 	adc.w	r6, r6, r6
  408748:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40874c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  408750:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  408754:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  408758:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40875c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  408760:	bf88      	it	hi
  408762:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408766:	d81e      	bhi.n	4087a6 <__aeabi_dmul+0xde>
  408768:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40876c:	bf08      	it	eq
  40876e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  408772:	f150 0000 	adcs.w	r0, r0, #0
  408776:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40877a:	bd70      	pop	{r4, r5, r6, pc}
  40877c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  408780:	ea46 0101 	orr.w	r1, r6, r1
  408784:	ea40 0002 	orr.w	r0, r0, r2
  408788:	ea81 0103 	eor.w	r1, r1, r3
  40878c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  408790:	bfc2      	ittt	gt
  408792:	ebd4 050c 	rsbsgt	r5, r4, ip
  408796:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40879a:	bd70      	popgt	{r4, r5, r6, pc}
  40879c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4087a0:	f04f 0e00 	mov.w	lr, #0
  4087a4:	3c01      	subs	r4, #1
  4087a6:	f300 80ab 	bgt.w	408900 <__aeabi_dmul+0x238>
  4087aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4087ae:	bfde      	ittt	le
  4087b0:	2000      	movle	r0, #0
  4087b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4087b6:	bd70      	pople	{r4, r5, r6, pc}
  4087b8:	f1c4 0400 	rsb	r4, r4, #0
  4087bc:	3c20      	subs	r4, #32
  4087be:	da35      	bge.n	40882c <__aeabi_dmul+0x164>
  4087c0:	340c      	adds	r4, #12
  4087c2:	dc1b      	bgt.n	4087fc <__aeabi_dmul+0x134>
  4087c4:	f104 0414 	add.w	r4, r4, #20
  4087c8:	f1c4 0520 	rsb	r5, r4, #32
  4087cc:	fa00 f305 	lsl.w	r3, r0, r5
  4087d0:	fa20 f004 	lsr.w	r0, r0, r4
  4087d4:	fa01 f205 	lsl.w	r2, r1, r5
  4087d8:	ea40 0002 	orr.w	r0, r0, r2
  4087dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4087e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4087e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4087e8:	fa21 f604 	lsr.w	r6, r1, r4
  4087ec:	eb42 0106 	adc.w	r1, r2, r6
  4087f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4087f4:	bf08      	it	eq
  4087f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4087fa:	bd70      	pop	{r4, r5, r6, pc}
  4087fc:	f1c4 040c 	rsb	r4, r4, #12
  408800:	f1c4 0520 	rsb	r5, r4, #32
  408804:	fa00 f304 	lsl.w	r3, r0, r4
  408808:	fa20 f005 	lsr.w	r0, r0, r5
  40880c:	fa01 f204 	lsl.w	r2, r1, r4
  408810:	ea40 0002 	orr.w	r0, r0, r2
  408814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408818:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40881c:	f141 0100 	adc.w	r1, r1, #0
  408820:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408824:	bf08      	it	eq
  408826:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40882a:	bd70      	pop	{r4, r5, r6, pc}
  40882c:	f1c4 0520 	rsb	r5, r4, #32
  408830:	fa00 f205 	lsl.w	r2, r0, r5
  408834:	ea4e 0e02 	orr.w	lr, lr, r2
  408838:	fa20 f304 	lsr.w	r3, r0, r4
  40883c:	fa01 f205 	lsl.w	r2, r1, r5
  408840:	ea43 0302 	orr.w	r3, r3, r2
  408844:	fa21 f004 	lsr.w	r0, r1, r4
  408848:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40884c:	fa21 f204 	lsr.w	r2, r1, r4
  408850:	ea20 0002 	bic.w	r0, r0, r2
  408854:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  408858:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40885c:	bf08      	it	eq
  40885e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408862:	bd70      	pop	{r4, r5, r6, pc}
  408864:	f094 0f00 	teq	r4, #0
  408868:	d10f      	bne.n	40888a <__aeabi_dmul+0x1c2>
  40886a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40886e:	0040      	lsls	r0, r0, #1
  408870:	eb41 0101 	adc.w	r1, r1, r1
  408874:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408878:	bf08      	it	eq
  40887a:	3c01      	subeq	r4, #1
  40887c:	d0f7      	beq.n	40886e <__aeabi_dmul+0x1a6>
  40887e:	ea41 0106 	orr.w	r1, r1, r6
  408882:	f095 0f00 	teq	r5, #0
  408886:	bf18      	it	ne
  408888:	4770      	bxne	lr
  40888a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40888e:	0052      	lsls	r2, r2, #1
  408890:	eb43 0303 	adc.w	r3, r3, r3
  408894:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  408898:	bf08      	it	eq
  40889a:	3d01      	subeq	r5, #1
  40889c:	d0f7      	beq.n	40888e <__aeabi_dmul+0x1c6>
  40889e:	ea43 0306 	orr.w	r3, r3, r6
  4088a2:	4770      	bx	lr
  4088a4:	ea94 0f0c 	teq	r4, ip
  4088a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4088ac:	bf18      	it	ne
  4088ae:	ea95 0f0c 	teqne	r5, ip
  4088b2:	d00c      	beq.n	4088ce <__aeabi_dmul+0x206>
  4088b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4088b8:	bf18      	it	ne
  4088ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4088be:	d1d1      	bne.n	408864 <__aeabi_dmul+0x19c>
  4088c0:	ea81 0103 	eor.w	r1, r1, r3
  4088c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4088c8:	f04f 0000 	mov.w	r0, #0
  4088cc:	bd70      	pop	{r4, r5, r6, pc}
  4088ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4088d2:	bf06      	itte	eq
  4088d4:	4610      	moveq	r0, r2
  4088d6:	4619      	moveq	r1, r3
  4088d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4088dc:	d019      	beq.n	408912 <__aeabi_dmul+0x24a>
  4088de:	ea94 0f0c 	teq	r4, ip
  4088e2:	d102      	bne.n	4088ea <__aeabi_dmul+0x222>
  4088e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4088e8:	d113      	bne.n	408912 <__aeabi_dmul+0x24a>
  4088ea:	ea95 0f0c 	teq	r5, ip
  4088ee:	d105      	bne.n	4088fc <__aeabi_dmul+0x234>
  4088f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4088f4:	bf1c      	itt	ne
  4088f6:	4610      	movne	r0, r2
  4088f8:	4619      	movne	r1, r3
  4088fa:	d10a      	bne.n	408912 <__aeabi_dmul+0x24a>
  4088fc:	ea81 0103 	eor.w	r1, r1, r3
  408900:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408904:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408908:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40890c:	f04f 0000 	mov.w	r0, #0
  408910:	bd70      	pop	{r4, r5, r6, pc}
  408912:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408916:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40891a:	bd70      	pop	{r4, r5, r6, pc}

0040891c <__aeabi_ddiv>:
  40891c:	b570      	push	{r4, r5, r6, lr}
  40891e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408922:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408926:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40892a:	bf1d      	ittte	ne
  40892c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408930:	ea94 0f0c 	teqne	r4, ip
  408934:	ea95 0f0c 	teqne	r5, ip
  408938:	f000 f8a7 	bleq	408a8a <__aeabi_ddiv+0x16e>
  40893c:	eba4 0405 	sub.w	r4, r4, r5
  408940:	ea81 0e03 	eor.w	lr, r1, r3
  408944:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408948:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40894c:	f000 8088 	beq.w	408a60 <__aeabi_ddiv+0x144>
  408950:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408954:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  408958:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40895c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  408960:	ea4f 2202 	mov.w	r2, r2, lsl #8
  408964:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  408968:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40896c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  408970:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  408974:	429d      	cmp	r5, r3
  408976:	bf08      	it	eq
  408978:	4296      	cmpeq	r6, r2
  40897a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40897e:	f504 7440 	add.w	r4, r4, #768	; 0x300
  408982:	d202      	bcs.n	40898a <__aeabi_ddiv+0x6e>
  408984:	085b      	lsrs	r3, r3, #1
  408986:	ea4f 0232 	mov.w	r2, r2, rrx
  40898a:	1ab6      	subs	r6, r6, r2
  40898c:	eb65 0503 	sbc.w	r5, r5, r3
  408990:	085b      	lsrs	r3, r3, #1
  408992:	ea4f 0232 	mov.w	r2, r2, rrx
  408996:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40899a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40899e:	ebb6 0e02 	subs.w	lr, r6, r2
  4089a2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4089a6:	bf22      	ittt	cs
  4089a8:	1ab6      	subcs	r6, r6, r2
  4089aa:	4675      	movcs	r5, lr
  4089ac:	ea40 000c 	orrcs.w	r0, r0, ip
  4089b0:	085b      	lsrs	r3, r3, #1
  4089b2:	ea4f 0232 	mov.w	r2, r2, rrx
  4089b6:	ebb6 0e02 	subs.w	lr, r6, r2
  4089ba:	eb75 0e03 	sbcs.w	lr, r5, r3
  4089be:	bf22      	ittt	cs
  4089c0:	1ab6      	subcs	r6, r6, r2
  4089c2:	4675      	movcs	r5, lr
  4089c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4089c8:	085b      	lsrs	r3, r3, #1
  4089ca:	ea4f 0232 	mov.w	r2, r2, rrx
  4089ce:	ebb6 0e02 	subs.w	lr, r6, r2
  4089d2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4089d6:	bf22      	ittt	cs
  4089d8:	1ab6      	subcs	r6, r6, r2
  4089da:	4675      	movcs	r5, lr
  4089dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4089e0:	085b      	lsrs	r3, r3, #1
  4089e2:	ea4f 0232 	mov.w	r2, r2, rrx
  4089e6:	ebb6 0e02 	subs.w	lr, r6, r2
  4089ea:	eb75 0e03 	sbcs.w	lr, r5, r3
  4089ee:	bf22      	ittt	cs
  4089f0:	1ab6      	subcs	r6, r6, r2
  4089f2:	4675      	movcs	r5, lr
  4089f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4089f8:	ea55 0e06 	orrs.w	lr, r5, r6
  4089fc:	d018      	beq.n	408a30 <__aeabi_ddiv+0x114>
  4089fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
  408a02:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  408a06:	ea4f 1606 	mov.w	r6, r6, lsl #4
  408a0a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  408a0e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  408a12:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  408a16:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  408a1a:	d1c0      	bne.n	40899e <__aeabi_ddiv+0x82>
  408a1c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408a20:	d10b      	bne.n	408a3a <__aeabi_ddiv+0x11e>
  408a22:	ea41 0100 	orr.w	r1, r1, r0
  408a26:	f04f 0000 	mov.w	r0, #0
  408a2a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  408a2e:	e7b6      	b.n	40899e <__aeabi_ddiv+0x82>
  408a30:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408a34:	bf04      	itt	eq
  408a36:	4301      	orreq	r1, r0
  408a38:	2000      	moveq	r0, #0
  408a3a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  408a3e:	bf88      	it	hi
  408a40:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408a44:	f63f aeaf 	bhi.w	4087a6 <__aeabi_dmul+0xde>
  408a48:	ebb5 0c03 	subs.w	ip, r5, r3
  408a4c:	bf04      	itt	eq
  408a4e:	ebb6 0c02 	subseq.w	ip, r6, r2
  408a52:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  408a56:	f150 0000 	adcs.w	r0, r0, #0
  408a5a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408a5e:	bd70      	pop	{r4, r5, r6, pc}
  408a60:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  408a64:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  408a68:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  408a6c:	bfc2      	ittt	gt
  408a6e:	ebd4 050c 	rsbsgt	r5, r4, ip
  408a72:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408a76:	bd70      	popgt	{r4, r5, r6, pc}
  408a78:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408a7c:	f04f 0e00 	mov.w	lr, #0
  408a80:	3c01      	subs	r4, #1
  408a82:	e690      	b.n	4087a6 <__aeabi_dmul+0xde>
  408a84:	ea45 0e06 	orr.w	lr, r5, r6
  408a88:	e68d      	b.n	4087a6 <__aeabi_dmul+0xde>
  408a8a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408a8e:	ea94 0f0c 	teq	r4, ip
  408a92:	bf08      	it	eq
  408a94:	ea95 0f0c 	teqeq	r5, ip
  408a98:	f43f af3b 	beq.w	408912 <__aeabi_dmul+0x24a>
  408a9c:	ea94 0f0c 	teq	r4, ip
  408aa0:	d10a      	bne.n	408ab8 <__aeabi_ddiv+0x19c>
  408aa2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  408aa6:	f47f af34 	bne.w	408912 <__aeabi_dmul+0x24a>
  408aaa:	ea95 0f0c 	teq	r5, ip
  408aae:	f47f af25 	bne.w	4088fc <__aeabi_dmul+0x234>
  408ab2:	4610      	mov	r0, r2
  408ab4:	4619      	mov	r1, r3
  408ab6:	e72c      	b.n	408912 <__aeabi_dmul+0x24a>
  408ab8:	ea95 0f0c 	teq	r5, ip
  408abc:	d106      	bne.n	408acc <__aeabi_ddiv+0x1b0>
  408abe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408ac2:	f43f aefd 	beq.w	4088c0 <__aeabi_dmul+0x1f8>
  408ac6:	4610      	mov	r0, r2
  408ac8:	4619      	mov	r1, r3
  408aca:	e722      	b.n	408912 <__aeabi_dmul+0x24a>
  408acc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408ad0:	bf18      	it	ne
  408ad2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408ad6:	f47f aec5 	bne.w	408864 <__aeabi_dmul+0x19c>
  408ada:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  408ade:	f47f af0d 	bne.w	4088fc <__aeabi_dmul+0x234>
  408ae2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  408ae6:	f47f aeeb 	bne.w	4088c0 <__aeabi_dmul+0x1f8>
  408aea:	e712      	b.n	408912 <__aeabi_dmul+0x24a>

00408aec <__gedf2>:
  408aec:	f04f 3cff 	mov.w	ip, #4294967295
  408af0:	e006      	b.n	408b00 <__cmpdf2+0x4>
  408af2:	bf00      	nop

00408af4 <__ledf2>:
  408af4:	f04f 0c01 	mov.w	ip, #1
  408af8:	e002      	b.n	408b00 <__cmpdf2+0x4>
  408afa:	bf00      	nop

00408afc <__cmpdf2>:
  408afc:	f04f 0c01 	mov.w	ip, #1
  408b00:	f84d cd04 	str.w	ip, [sp, #-4]!
  408b04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408b08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408b0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408b10:	bf18      	it	ne
  408b12:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  408b16:	d01b      	beq.n	408b50 <__cmpdf2+0x54>
  408b18:	b001      	add	sp, #4
  408b1a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  408b1e:	bf0c      	ite	eq
  408b20:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  408b24:	ea91 0f03 	teqne	r1, r3
  408b28:	bf02      	ittt	eq
  408b2a:	ea90 0f02 	teqeq	r0, r2
  408b2e:	2000      	moveq	r0, #0
  408b30:	4770      	bxeq	lr
  408b32:	f110 0f00 	cmn.w	r0, #0
  408b36:	ea91 0f03 	teq	r1, r3
  408b3a:	bf58      	it	pl
  408b3c:	4299      	cmppl	r1, r3
  408b3e:	bf08      	it	eq
  408b40:	4290      	cmpeq	r0, r2
  408b42:	bf2c      	ite	cs
  408b44:	17d8      	asrcs	r0, r3, #31
  408b46:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  408b4a:	f040 0001 	orr.w	r0, r0, #1
  408b4e:	4770      	bx	lr
  408b50:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408b54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408b58:	d102      	bne.n	408b60 <__cmpdf2+0x64>
  408b5a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408b5e:	d107      	bne.n	408b70 <__cmpdf2+0x74>
  408b60:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408b64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408b68:	d1d6      	bne.n	408b18 <__cmpdf2+0x1c>
  408b6a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408b6e:	d0d3      	beq.n	408b18 <__cmpdf2+0x1c>
  408b70:	f85d 0b04 	ldr.w	r0, [sp], #4
  408b74:	4770      	bx	lr
  408b76:	bf00      	nop

00408b78 <__aeabi_cdrcmple>:
  408b78:	4684      	mov	ip, r0
  408b7a:	4610      	mov	r0, r2
  408b7c:	4662      	mov	r2, ip
  408b7e:	468c      	mov	ip, r1
  408b80:	4619      	mov	r1, r3
  408b82:	4663      	mov	r3, ip
  408b84:	e000      	b.n	408b88 <__aeabi_cdcmpeq>
  408b86:	bf00      	nop

00408b88 <__aeabi_cdcmpeq>:
  408b88:	b501      	push	{r0, lr}
  408b8a:	f7ff ffb7 	bl	408afc <__cmpdf2>
  408b8e:	2800      	cmp	r0, #0
  408b90:	bf48      	it	mi
  408b92:	f110 0f00 	cmnmi.w	r0, #0
  408b96:	bd01      	pop	{r0, pc}

00408b98 <__aeabi_dcmpeq>:
  408b98:	f84d ed08 	str.w	lr, [sp, #-8]!
  408b9c:	f7ff fff4 	bl	408b88 <__aeabi_cdcmpeq>
  408ba0:	bf0c      	ite	eq
  408ba2:	2001      	moveq	r0, #1
  408ba4:	2000      	movne	r0, #0
  408ba6:	f85d fb08 	ldr.w	pc, [sp], #8
  408baa:	bf00      	nop

00408bac <__aeabi_dcmplt>:
  408bac:	f84d ed08 	str.w	lr, [sp, #-8]!
  408bb0:	f7ff ffea 	bl	408b88 <__aeabi_cdcmpeq>
  408bb4:	bf34      	ite	cc
  408bb6:	2001      	movcc	r0, #1
  408bb8:	2000      	movcs	r0, #0
  408bba:	f85d fb08 	ldr.w	pc, [sp], #8
  408bbe:	bf00      	nop

00408bc0 <__aeabi_dcmple>:
  408bc0:	f84d ed08 	str.w	lr, [sp, #-8]!
  408bc4:	f7ff ffe0 	bl	408b88 <__aeabi_cdcmpeq>
  408bc8:	bf94      	ite	ls
  408bca:	2001      	movls	r0, #1
  408bcc:	2000      	movhi	r0, #0
  408bce:	f85d fb08 	ldr.w	pc, [sp], #8
  408bd2:	bf00      	nop

00408bd4 <__aeabi_dcmpge>:
  408bd4:	f84d ed08 	str.w	lr, [sp, #-8]!
  408bd8:	f7ff ffce 	bl	408b78 <__aeabi_cdrcmple>
  408bdc:	bf94      	ite	ls
  408bde:	2001      	movls	r0, #1
  408be0:	2000      	movhi	r0, #0
  408be2:	f85d fb08 	ldr.w	pc, [sp], #8
  408be6:	bf00      	nop

00408be8 <__aeabi_dcmpgt>:
  408be8:	f84d ed08 	str.w	lr, [sp, #-8]!
  408bec:	f7ff ffc4 	bl	408b78 <__aeabi_cdrcmple>
  408bf0:	bf34      	ite	cc
  408bf2:	2001      	movcc	r0, #1
  408bf4:	2000      	movcs	r0, #0
  408bf6:	f85d fb08 	ldr.w	pc, [sp], #8
  408bfa:	bf00      	nop

00408bfc <__aeabi_dcmpun>:
  408bfc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408c00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408c04:	d102      	bne.n	408c0c <__aeabi_dcmpun+0x10>
  408c06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408c0a:	d10a      	bne.n	408c22 <__aeabi_dcmpun+0x26>
  408c0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408c10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408c14:	d102      	bne.n	408c1c <__aeabi_dcmpun+0x20>
  408c16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408c1a:	d102      	bne.n	408c22 <__aeabi_dcmpun+0x26>
  408c1c:	f04f 0000 	mov.w	r0, #0
  408c20:	4770      	bx	lr
  408c22:	f04f 0001 	mov.w	r0, #1
  408c26:	4770      	bx	lr

00408c28 <__aeabi_d2iz>:
  408c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
  408c2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  408c30:	d215      	bcs.n	408c5e <__aeabi_d2iz+0x36>
  408c32:	d511      	bpl.n	408c58 <__aeabi_d2iz+0x30>
  408c34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  408c38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  408c3c:	d912      	bls.n	408c64 <__aeabi_d2iz+0x3c>
  408c3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  408c42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  408c46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  408c4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  408c4e:	fa23 f002 	lsr.w	r0, r3, r2
  408c52:	bf18      	it	ne
  408c54:	4240      	negne	r0, r0
  408c56:	4770      	bx	lr
  408c58:	f04f 0000 	mov.w	r0, #0
  408c5c:	4770      	bx	lr
  408c5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  408c62:	d105      	bne.n	408c70 <__aeabi_d2iz+0x48>
  408c64:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  408c68:	bf08      	it	eq
  408c6a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  408c6e:	4770      	bx	lr
  408c70:	f04f 0000 	mov.w	r0, #0
  408c74:	4770      	bx	lr
  408c76:	bf00      	nop

00408c78 <sysfont_glyphs>:
  408c78:	0000 0000 0000 2000 2020 2020 2000 5050     .......     . PP
  408c88:	0050 0000 5000 f850 f850 5050 7820 70a0     P....PP.P.PP x.p
  408c98:	f028 c020 10c8 4020 1898 9060 40a0 90a8     (. ... @..`..@..
  408ca8:	6068 4020 0000 0000 2010 4040 2040 4010     h` @..... @@@ .@
  408cb8:	1020 1010 4020 5000 f820 5020 0000 2020      ... @.P . P..  
  408cc8:	20f8 0020 0000 0000 2060 0040 0000 00f8     .  .....` @.....
  408cd8:	0000 0000 0000 6000 0060 1008 4020 0080     .......``... @..
  408ce8:	8870 a898 88c8 2070 2060 2020 7020 8870     p.....p `    pp.
  408cf8:	1008 4020 f8f8 2010 0810 7088 3010 9050     .. @... ...p.0P.
  408d08:	10f8 f810 f080 0808 7088 4030 f080 8888     .........p0@....
  408d18:	f870 1008 4020 4040 8870 7088 8888 7070     p... @@@p..p..pp
  408d28:	8888 0878 6010 6000 0060 6060 0000 6060     ..x..`.``.``..``
  408d38:	6000 4020 1008 4020 1020 0008 f800 f800     .` @.. @ .......
  408d48:	0000 4080 1020 4020 7080 0888 2010 2000     ...@ . @.p... . 
  408d58:	8870 6808 a8a8 7070 8888 f888 8888 88f0     p..h..pp........
  408d68:	f088 8888 70f0 8088 8080 7088 90e0 8888     .....p.....p....
  408d78:	9088 f8e0 8080 80f0 f880 80f8 e080 8080     ................
  408d88:	7080 8088 9880 7088 8888 f888 8888 7088     .p.....p.......p
  408d98:	2020 2020 7020 1038 1010 9010 8860 a090          p8.....`...
  408da8:	a0c0 8890 8080 8080 8080 88f8 a8d8 8888     ................
  408db8:	8888 8888 a8c8 8898 7088 8888 8888 7088     .........p.....p
  408dc8:	88f0 f088 8080 7080 8888 a888 6890 88f0     .......p.....h..
  408dd8:	f088 90a0 7888 8080 0870 f008 20f8 2020     .....x..p....   
  408de8:	2020 8820 8888 8888 7088 8888 8888 5088        ......p.....P
  408df8:	8820 8888 a8a8 88d8 8888 2050 8850 8888      .........P P...
  408e08:	5088 2020 2020 08f8 2010 8040 38f8 2020     .P    ... @..8  
  408e18:	2020 3820 8000 2040 0810 e000 2020 2020        8..@ ....    
  408e28:	e020 5020 0088 0000 0000 0000 0000 f800      . P............
  408e38:	2040 0010 0000 0000 7000 7808 7888 8080     @ .......p.x.x..
  408e48:	c8b0 8888 00f0 7000 8080 7088 0808 9868     .......p...p..h.
  408e58:	8888 0078 7000 f888 7080 4830 e040 4040     ..x..p...p0H@.@@
  408e68:	0040 7800 7888 3008 8080 c8b0 8888 2088     @..x.x.0....... 
  408e78:	6000 2020 7020 0010 1030 9010 4060 4840     .`   p..0...`@@H
  408e88:	6050 4850 2060 2020 2020 0070 d000 a8a8     P`PH`     p.....
  408e98:	8888 0000 c8b0 8888 0088 7000 8888 7088     ...........p...p
  408ea8:	0000 88f0 80f0 0080 6800 7898 0808 0000     .........h.x....
  408eb8:	c8b0 8080 0080 7000 7080 f008 4040 40e0     .......p.p..@@.@
  408ec8:	4840 0030 8800 8888 6898 0000 8888 5088     @H0......h.....P
  408ed8:	0020 8800 a888 50a8 0000 5088 5020 0088      ......P...P P..
  408ee8:	8800 7888 7008 0000 10f8 4020 10f8 2020     ...x.p.... @..  
  408ef8:	2040 1020 2020 2020 2020 4020 2020 2010     @  .       @  . 
  408f08:	4020 0000 07e2 0000 0003 0000 0013 0000      @..............
  408f18:	000c 0000 000f 0000 002d 0000 0001 0000     ........-.......
  408f28:	6e49 7469 6420 206f 5452 2043 000a 0000     Init do RTC ....
  408f38:	6143 6c6c 6162 6b63 6120 6974 6176 6f64     Callback ativado
  408f48:	2121 000a 6950 6373 756f 3a20 2029 000a     !!..Piscou :) ..
  408f58:	0020 0000 3025 6432 0000 0000 003a 0000      ...%02d....:...
  408f68:	7473 6361 206b 766f 7265 6c66 776f 2520     stack overflow %
  408f78:	2078 7325 0a0d 0000                         x %s....

00408f80 <_global_impure_ptr>:
  408f80:	0028 2040 4e49 0046 6e69 0066 414e 004e     (.@ INF.inf.NAN.
  408f90:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  408fa0:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  408fb0:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  408fc0:	296c 0000 0030 0000                         l)..0...

00408fc8 <blanks.7223>:
  408fc8:	2020 2020 2020 2020 2020 2020 2020 2020                     

00408fd8 <zeroes.7224>:
  408fd8:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

00408fe8 <blanks.7217>:
  408fe8:	2020 2020 2020 2020 2020 2020 2020 2020                     

00408ff8 <zeroes.7218>:
  408ff8:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  409008:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  409018:	0043 0000 4f50 4953 0058 0000 002e 0000     C...POSIX.......

00409028 <__mprec_bigtens>:
  409028:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  409038:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  409048:	bf3c 7f73 4fdd 7515                         <.s..O.u

00409050 <__mprec_tens>:
  409050:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  409060:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  409070:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  409080:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  409090:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  4090a0:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  4090b0:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  4090c0:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  4090d0:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  4090e0:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  4090f0:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  409100:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  409110:	9db4 79d9 7843 44ea                         ...yCx.D

00409118 <p05.6055>:
  409118:	0005 0000 0019 0000 007d 0000               ........}...

00409124 <_ctype_>:
  409124:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  409134:	2020 2020 2020 2020 2020 2020 2020 2020                     
  409144:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  409154:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  409164:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  409174:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  409184:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  409194:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  4091a4:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00409228 <_init>:
  409228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40922a:	bf00      	nop
  40922c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40922e:	bc08      	pop	{r3}
  409230:	469e      	mov	lr, r3
  409232:	4770      	bx	lr

00409234 <__init_array_start>:
  409234:	004058d5 	.word	0x004058d5

00409238 <__frame_dummy_init_array_entry>:
  409238:	00400165                                e.@.

0040923c <_fini>:
  40923c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40923e:	bf00      	nop
  409240:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409242:	bc08      	pop	{r3}
  409244:	469e      	mov	lr, r3
  409246:	4770      	bx	lr

00409248 <__fini_array_start>:
  409248:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 8c78 0040 0706 7d20               ....x.@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <_impure_ptr>:
20400020:	0028 2040 0000 0000                         (.@ ....

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__malloc_av_>:
	...
20400458:	0450 2040 0450 2040 0458 2040 0458 2040     P.@ P.@ X.@ X.@ 
20400468:	0460 2040 0460 2040 0468 2040 0468 2040     `.@ `.@ h.@ h.@ 
20400478:	0470 2040 0470 2040 0478 2040 0478 2040     p.@ p.@ x.@ x.@ 
20400488:	0480 2040 0480 2040 0488 2040 0488 2040     ..@ ..@ ..@ ..@ 
20400498:	0490 2040 0490 2040 0498 2040 0498 2040     ..@ ..@ ..@ ..@ 
204004a8:	04a0 2040 04a0 2040 04a8 2040 04a8 2040     ..@ ..@ ..@ ..@ 
204004b8:	04b0 2040 04b0 2040 04b8 2040 04b8 2040     ..@ ..@ ..@ ..@ 
204004c8:	04c0 2040 04c0 2040 04c8 2040 04c8 2040     ..@ ..@ ..@ ..@ 
204004d8:	04d0 2040 04d0 2040 04d8 2040 04d8 2040     ..@ ..@ ..@ ..@ 
204004e8:	04e0 2040 04e0 2040 04e8 2040 04e8 2040     ..@ ..@ ..@ ..@ 
204004f8:	04f0 2040 04f0 2040 04f8 2040 04f8 2040     ..@ ..@ ..@ ..@ 
20400508:	0500 2040 0500 2040 0508 2040 0508 2040     ..@ ..@ ..@ ..@ 
20400518:	0510 2040 0510 2040 0518 2040 0518 2040     ..@ ..@ ..@ ..@ 
20400528:	0520 2040 0520 2040 0528 2040 0528 2040      .@  .@ (.@ (.@ 
20400538:	0530 2040 0530 2040 0538 2040 0538 2040     0.@ 0.@ 8.@ 8.@ 
20400548:	0540 2040 0540 2040 0548 2040 0548 2040     @.@ @.@ H.@ H.@ 
20400558:	0550 2040 0550 2040 0558 2040 0558 2040     P.@ P.@ X.@ X.@ 
20400568:	0560 2040 0560 2040 0568 2040 0568 2040     `.@ `.@ h.@ h.@ 
20400578:	0570 2040 0570 2040 0578 2040 0578 2040     p.@ p.@ x.@ x.@ 
20400588:	0580 2040 0580 2040 0588 2040 0588 2040     ..@ ..@ ..@ ..@ 
20400598:	0590 2040 0590 2040 0598 2040 0598 2040     ..@ ..@ ..@ ..@ 
204005a8:	05a0 2040 05a0 2040 05a8 2040 05a8 2040     ..@ ..@ ..@ ..@ 
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 

20400858 <__malloc_sbrk_base>:
20400858:	ffff ffff                                   ....

2040085c <__malloc_trim_threshold>:
2040085c:	0000 0002                                   ....

20400860 <__atexit_recursive_mutex>:
20400860:	0d54 2040                                   T.@ 

20400864 <__global_locale>:
20400864:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400884:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400904:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400924:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400944:	8061 0040 72f9 0040 0000 0000 9124 0040     a.@..r@.....$.@.
20400954:	9024 0040 8fa4 0040 8fa4 0040 8fa4 0040     $.@...@...@...@.
20400964:	8fa4 0040 8fa4 0040 8fa4 0040 8fa4 0040     ..@...@...@...@.
20400974:	8fa4 0040 8fa4 0040 ffff ffff ffff ffff     ..@...@.........
20400984:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009ac:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
