$date
	Mon Oct 16 00:15:02 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$var wire 1 ! _q $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var integer 32 % i [31:0] $end
$scope module uut $end
$var wire 1 ! _q $end
$var wire 1 & clk $end
$var wire 1 ' d $end
$var wire 1 " q $end
$var wire 1 ( temp $end
$scope module d1 $end
$var wire 1 ) _q $end
$var wire 1 * clk $end
$var wire 1 ' d $end
$var wire 1 ( q $end
$scope module s1 $end
$var wire 1 ) _q $end
$var wire 1 ( q $end
$var wire 1 + r $end
$var wire 1 , s $end
$upscope $end
$upscope $end
$scope module d2 $end
$var wire 1 ! _q $end
$var wire 1 & clk $end
$var wire 1 ( d $end
$var wire 1 " q $end
$scope module s1 $end
$var wire 1 ! _q $end
$var wire 1 " q $end
$var wire 1 - r $end
$var wire 1 . s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
0,
1+
1*
1)
0(
0'
0&
b0 %
0$
0#
x"
x!
$end
#8000
1(
0)
0+
1,
1$
1'
#10000
1"
0!
0,
0*
1.
b1 %
1#
1&
#20000
1)
0(
1+
1*
0.
b10 %
0#
0&
0$
0'
#30000
1!
0"
0+
0*
1-
b11 %
1#
1&
#40000
1+
1*
0-
b100 %
0#
0&
#44000
1(
0)
0+
1,
1$
1'
#50000
1"
0!
0,
0*
1.
b101 %
1#
1&
#60000
1,
1*
0.
b110 %
0#
0&
#70000
0,
0*
1.
b111 %
1#
1&
#80000
1,
1*
0.
b1000 %
0#
0&
#84000
