<profile>

<section name = "Vitis HLS Report for 'Array2xfMat_64_9_1080_1920_1_s'" level="0">
<item name = "Date">Sun Feb 25 00:53:09 2024
</item>
<item name = "Version">2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)</item>
<item name = "Project">grayscaler</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">17, 2073616, 0.170 us, 20.736 ms, 17, 2073616, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Axi2Mat_fu_80">Axi2Mat, 16, 2073615, 0.160 us, 20.736 ms, 9, 2073608, dataflow</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 6, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 2636, 4280, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 104, -</column>
<column name="Register">-, -, 135, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 2, 8, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Axi2Mat_fu_80">Axi2Mat, 0, 0, 2636, 4280, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_Axi2Mat_fu_80_ap_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_Axi2Mat_fu_80_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="dstMat_cols_blk_n">9, 2, 1, 2</column>
<column name="dstMat_cols_out_blk_n">9, 2, 1, 2</column>
<column name="dstMat_rows_blk_n">9, 2, 1, 2</column>
<column name="dstMat_rows_out_blk_n">9, 2, 1, 2</column>
<column name="in_mat_418_write">9, 2, 1, 2</column>
<column name="m_axi_gmem1_ARVALID">9, 2, 1, 2</column>
<column name="m_axi_gmem1_RREADY">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="srcPtr_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_Axi2Mat_fu_80_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_Axi2Mat_fu_80_ap_ready">1, 0, 1, 0</column>
<column name="dstMat_cols_read_reg_104">32, 0, 32, 0</column>
<column name="dstMat_rows_read_reg_99">32, 0, 32, 0</column>
<column name="grp_Axi2Mat_fu_80_ap_start_reg">1, 0, 1, 0</column>
<column name="srcPtr_read_reg_94">64, 0, 64, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Array2xfMat&lt;64, 9, 1080, 1920, 1&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Array2xfMat&lt;64, 9, 1080, 1920, 1&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Array2xfMat&lt;64, 9, 1080, 1920, 1&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Array2xfMat&lt;64, 9, 1080, 1920, 1&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Array2xfMat&lt;64, 9, 1080, 1920, 1&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Array2xfMat&lt;64, 9, 1080, 1920, 1&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Array2xfMat&lt;64, 9, 1080, 1920, 1&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Array2xfMat&lt;64, 9, 1080, 1920, 1&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Array2xfMat&lt;64, 9, 1080, 1920, 1&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Array2xfMat&lt;64, 9, 1080, 1920, 1&gt;, return value</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="in_mat_418_din">out, 24, ap_fifo, in_mat_418, pointer</column>
<column name="in_mat_418_full_n">in, 1, ap_fifo, in_mat_418, pointer</column>
<column name="in_mat_418_write">out, 1, ap_fifo, in_mat_418, pointer</column>
<column name="srcPtr_dout">in, 64, ap_fifo, srcPtr, pointer</column>
<column name="srcPtr_empty_n">in, 1, ap_fifo, srcPtr, pointer</column>
<column name="srcPtr_read">out, 1, ap_fifo, srcPtr, pointer</column>
<column name="dstMat_rows_dout">in, 32, ap_fifo, dstMat_rows, pointer</column>
<column name="dstMat_rows_empty_n">in, 1, ap_fifo, dstMat_rows, pointer</column>
<column name="dstMat_rows_read">out, 1, ap_fifo, dstMat_rows, pointer</column>
<column name="dstMat_cols_dout">in, 32, ap_fifo, dstMat_cols, pointer</column>
<column name="dstMat_cols_empty_n">in, 1, ap_fifo, dstMat_cols, pointer</column>
<column name="dstMat_cols_read">out, 1, ap_fifo, dstMat_cols, pointer</column>
<column name="dstMat_rows_out_din">out, 32, ap_fifo, dstMat_rows_out, pointer</column>
<column name="dstMat_rows_out_full_n">in, 1, ap_fifo, dstMat_rows_out, pointer</column>
<column name="dstMat_rows_out_write">out, 1, ap_fifo, dstMat_rows_out, pointer</column>
<column name="dstMat_cols_out_din">out, 32, ap_fifo, dstMat_cols_out, pointer</column>
<column name="dstMat_cols_out_full_n">in, 1, ap_fifo, dstMat_cols_out, pointer</column>
<column name="dstMat_cols_out_write">out, 1, ap_fifo, dstMat_cols_out, pointer</column>
</table>
</item>
</section>
</profile>
