Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov 16 23:26:18 2020
| Host         : S0ck3tSlash running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.044        0.000                      0                  220        0.164        0.000                      0                  220        4.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.044        0.000                      0                  220        0.164        0.000                      0                  220        4.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.044ns  (required time - arrival time)
  Source:                 b2_press_cond/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_press_cond/M_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.890ns (23.860%)  route 2.840ns (76.140%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.622     5.206    b2_press_cond/CLK
    SLICE_X64Y62         FDRE                                         r  b2_press_cond/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.518     5.724 f  b2_press_cond/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           1.123     6.847    b2_press_cond/M_ctr_q_reg[18]
    SLICE_X65Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.971 r  b2_press_cond/b2_light_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.633     7.604    b2_press_cond/b2_light_OBUF_inst_i_2_n_0
    SLICE_X65Y60         LUT5 (Prop_lut5_I0_O)        0.124     7.728 f  b2_press_cond/b2_light_OBUF_inst_i_1/O
                         net (fo=7, routed)           0.436     8.165    b2_press_cond/b2_light_OBUF
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.289 r  b2_press_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.648     8.936    b2_press_cond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X64Y58         FDRE                                         r  b2_press_cond/M_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.508    14.912    b2_press_cond/CLK
    SLICE_X64Y58         FDRE                                         r  b2_press_cond/M_ctr_q_reg[0]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X64Y58         FDRE (Setup_fdre_C_CE)      -0.169    14.980    b2_press_cond/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             6.044ns  (required time - arrival time)
  Source:                 b2_press_cond/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_press_cond/M_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.890ns (23.860%)  route 2.840ns (76.140%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.622     5.206    b2_press_cond/CLK
    SLICE_X64Y62         FDRE                                         r  b2_press_cond/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.518     5.724 f  b2_press_cond/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           1.123     6.847    b2_press_cond/M_ctr_q_reg[18]
    SLICE_X65Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.971 r  b2_press_cond/b2_light_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.633     7.604    b2_press_cond/b2_light_OBUF_inst_i_2_n_0
    SLICE_X65Y60         LUT5 (Prop_lut5_I0_O)        0.124     7.728 f  b2_press_cond/b2_light_OBUF_inst_i_1/O
                         net (fo=7, routed)           0.436     8.165    b2_press_cond/b2_light_OBUF
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.289 r  b2_press_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.648     8.936    b2_press_cond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X64Y58         FDRE                                         r  b2_press_cond/M_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.508    14.912    b2_press_cond/CLK
    SLICE_X64Y58         FDRE                                         r  b2_press_cond/M_ctr_q_reg[1]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X64Y58         FDRE (Setup_fdre_C_CE)      -0.169    14.980    b2_press_cond/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             6.044ns  (required time - arrival time)
  Source:                 b2_press_cond/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_press_cond/M_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.890ns (23.860%)  route 2.840ns (76.140%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.622     5.206    b2_press_cond/CLK
    SLICE_X64Y62         FDRE                                         r  b2_press_cond/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.518     5.724 f  b2_press_cond/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           1.123     6.847    b2_press_cond/M_ctr_q_reg[18]
    SLICE_X65Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.971 r  b2_press_cond/b2_light_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.633     7.604    b2_press_cond/b2_light_OBUF_inst_i_2_n_0
    SLICE_X65Y60         LUT5 (Prop_lut5_I0_O)        0.124     7.728 f  b2_press_cond/b2_light_OBUF_inst_i_1/O
                         net (fo=7, routed)           0.436     8.165    b2_press_cond/b2_light_OBUF
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.289 r  b2_press_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.648     8.936    b2_press_cond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X64Y58         FDRE                                         r  b2_press_cond/M_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.508    14.912    b2_press_cond/CLK
    SLICE_X64Y58         FDRE                                         r  b2_press_cond/M_ctr_q_reg[2]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X64Y58         FDRE (Setup_fdre_C_CE)      -0.169    14.980    b2_press_cond/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             6.044ns  (required time - arrival time)
  Source:                 b2_press_cond/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_press_cond/M_ctr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.890ns (23.860%)  route 2.840ns (76.140%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.622     5.206    b2_press_cond/CLK
    SLICE_X64Y62         FDRE                                         r  b2_press_cond/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.518     5.724 f  b2_press_cond/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           1.123     6.847    b2_press_cond/M_ctr_q_reg[18]
    SLICE_X65Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.971 r  b2_press_cond/b2_light_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.633     7.604    b2_press_cond/b2_light_OBUF_inst_i_2_n_0
    SLICE_X65Y60         LUT5 (Prop_lut5_I0_O)        0.124     7.728 f  b2_press_cond/b2_light_OBUF_inst_i_1/O
                         net (fo=7, routed)           0.436     8.165    b2_press_cond/b2_light_OBUF
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.289 r  b2_press_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.648     8.936    b2_press_cond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X64Y58         FDRE                                         r  b2_press_cond/M_ctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.508    14.912    b2_press_cond/CLK
    SLICE_X64Y58         FDRE                                         r  b2_press_cond/M_ctr_q_reg[3]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X64Y58         FDRE (Setup_fdre_C_CE)      -0.169    14.980    b2_press_cond/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.820ns (23.945%)  route 2.605ns (76.055%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.622     5.206    b1_press_cond/CLK
    SLICE_X62Y62         FDRE                                         r  b1_press_cond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.456     5.662 f  b1_press_cond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.967     6.629    b1_press_cond/M_ctr_q_reg[2]
    SLICE_X63Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.753 r  b1_press_cond/io_led_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.665     7.418    b1_press_cond/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X63Y65         LUT5 (Prop_lut5_I2_O)        0.124     7.542 f  b1_press_cond/io_led_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          0.447     7.989    b1_press_cond/b1_light_OBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.116     8.105 r  b1_press_cond/M_ctr_q[0]_i_2__1/O
                         net (fo=20, routed)          0.525     8.631    b1_press_cond/M_ctr_q[0]_i_2__1_n_0
    SLICE_X62Y66         FDRE                                         r  b1_press_cond/M_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.502    14.906    b1_press_cond/CLK
    SLICE_X62Y66         FDRE                                         r  b1_press_cond/M_ctr_q_reg[16]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X62Y66         FDRE (Setup_fdre_C_CE)      -0.409    14.734    b1_press_cond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.820ns (23.945%)  route 2.605ns (76.055%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.622     5.206    b1_press_cond/CLK
    SLICE_X62Y62         FDRE                                         r  b1_press_cond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.456     5.662 f  b1_press_cond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.967     6.629    b1_press_cond/M_ctr_q_reg[2]
    SLICE_X63Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.753 r  b1_press_cond/io_led_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.665     7.418    b1_press_cond/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X63Y65         LUT5 (Prop_lut5_I2_O)        0.124     7.542 f  b1_press_cond/io_led_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          0.447     7.989    b1_press_cond/b1_light_OBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.116     8.105 r  b1_press_cond/M_ctr_q[0]_i_2__1/O
                         net (fo=20, routed)          0.525     8.631    b1_press_cond/M_ctr_q[0]_i_2__1_n_0
    SLICE_X62Y66         FDRE                                         r  b1_press_cond/M_ctr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.502    14.906    b1_press_cond/CLK
    SLICE_X62Y66         FDRE                                         r  b1_press_cond/M_ctr_q_reg[17]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X62Y66         FDRE (Setup_fdre_C_CE)      -0.409    14.734    b1_press_cond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.820ns (23.945%)  route 2.605ns (76.055%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.622     5.206    b1_press_cond/CLK
    SLICE_X62Y62         FDRE                                         r  b1_press_cond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.456     5.662 f  b1_press_cond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.967     6.629    b1_press_cond/M_ctr_q_reg[2]
    SLICE_X63Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.753 r  b1_press_cond/io_led_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.665     7.418    b1_press_cond/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X63Y65         LUT5 (Prop_lut5_I2_O)        0.124     7.542 f  b1_press_cond/io_led_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          0.447     7.989    b1_press_cond/b1_light_OBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.116     8.105 r  b1_press_cond/M_ctr_q[0]_i_2__1/O
                         net (fo=20, routed)          0.525     8.631    b1_press_cond/M_ctr_q[0]_i_2__1_n_0
    SLICE_X62Y66         FDRE                                         r  b1_press_cond/M_ctr_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.502    14.906    b1_press_cond/CLK
    SLICE_X62Y66         FDRE                                         r  b1_press_cond/M_ctr_q_reg[18]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X62Y66         FDRE (Setup_fdre_C_CE)      -0.409    14.734    b1_press_cond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.820ns (23.945%)  route 2.605ns (76.055%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.622     5.206    b1_press_cond/CLK
    SLICE_X62Y62         FDRE                                         r  b1_press_cond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.456     5.662 f  b1_press_cond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.967     6.629    b1_press_cond/M_ctr_q_reg[2]
    SLICE_X63Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.753 r  b1_press_cond/io_led_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.665     7.418    b1_press_cond/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X63Y65         LUT5 (Prop_lut5_I2_O)        0.124     7.542 f  b1_press_cond/io_led_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          0.447     7.989    b1_press_cond/b1_light_OBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.116     8.105 r  b1_press_cond/M_ctr_q[0]_i_2__1/O
                         net (fo=20, routed)          0.525     8.631    b1_press_cond/M_ctr_q[0]_i_2__1_n_0
    SLICE_X62Y66         FDRE                                         r  b1_press_cond/M_ctr_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.502    14.906    b1_press_cond/CLK
    SLICE_X62Y66         FDRE                                         r  b1_press_cond/M_ctr_q_reg[19]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X62Y66         FDRE (Setup_fdre_C_CE)      -0.409    14.734    b1_press_cond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 gameFsmInstance/seg/ctr/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/seg/ctr/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.964ns (24.768%)  route 2.928ns (75.232%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.626     5.210    gameFsmInstance/seg/ctr/CLK
    SLICE_X63Y53         FDRE                                         r  gameFsmInstance/seg/ctr/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.419     5.629 f  gameFsmInstance/seg/ctr/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.819     6.448    gameFsmInstance/seg/ctr/M_ctr_q[15]
    SLICE_X63Y52         LUT6 (Prop_lut6_I5_O)        0.297     6.745 f  gameFsmInstance/seg/ctr/M_ctr_q[16]_i_3/O
                         net (fo=1, routed)           0.969     7.714    gameFsmInstance/seg/ctr/M_ctr_q[16]_i_3_n_0
    SLICE_X64Y52         LUT6 (Prop_lut6_I0_O)        0.124     7.838 f  gameFsmInstance/seg/ctr/M_ctr_q[16]_i_2/O
                         net (fo=16, routed)          1.140     8.978    gameFsmInstance/seg/ctr/M_ctr_q[16]_i_2_n_0
    SLICE_X63Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.102 r  gameFsmInstance/seg/ctr/M_ctr_q[11]_i_1/O
                         net (fo=1, routed)           0.000     9.102    gameFsmInstance/seg/ctr/M_ctr_d[11]
    SLICE_X63Y53         FDRE                                         r  gameFsmInstance/seg/ctr/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.509    14.913    gameFsmInstance/seg/ctr/CLK
    SLICE_X63Y53         FDRE                                         r  gameFsmInstance/seg/ctr/M_ctr_q_reg[11]/C
                         clock pessimism              0.297    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X63Y53         FDRE (Setup_fdre_C_D)        0.031    15.206    gameFsmInstance/seg/ctr/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 0.820ns (24.023%)  route 2.593ns (75.977%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.622     5.206    b1_press_cond/CLK
    SLICE_X62Y62         FDRE                                         r  b1_press_cond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.456     5.662 f  b1_press_cond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.967     6.629    b1_press_cond/M_ctr_q_reg[2]
    SLICE_X63Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.753 r  b1_press_cond/io_led_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.665     7.418    b1_press_cond/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X63Y65         LUT5 (Prop_lut5_I2_O)        0.124     7.542 f  b1_press_cond/io_led_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          0.447     7.989    b1_press_cond/b1_light_OBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.116     8.105 r  b1_press_cond/M_ctr_q[0]_i_2__1/O
                         net (fo=20, routed)          0.514     8.619    b1_press_cond/M_ctr_q[0]_i_2__1_n_0
    SLICE_X62Y63         FDRE                                         r  b1_press_cond/M_ctr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.504    14.908    b1_press_cond/CLK
    SLICE_X62Y63         FDRE                                         r  b1_press_cond/M_ctr_q_reg[4]/C
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X62Y63         FDRE (Setup_fdre_C_CE)      -0.409    14.736    b1_press_cond/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                  6.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 b2_press_cond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_press_cond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.591     1.535    b2_press_cond/sync/CLK
    SLICE_X65Y60         FDRE                                         r  b2_press_cond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  b2_press_cond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.110     1.786    b2_press_cond/sync/M_pipe_d__0[1]
    SLICE_X65Y59         FDRE                                         r  b2_press_cond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.862     2.052    b2_press_cond/sync/CLK
    SLICE_X65Y59         FDRE                                         r  b2_press_cond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.501     1.552    
    SLICE_X65Y59         FDRE (Hold_fdre_C_D)         0.070     1.622    b2_press_cond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.594     1.538    reset_cond/CLK
    SLICE_X62Y50         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDSE (Prop_fdse_C_Q)         0.141     1.679 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.851    reset_cond/M_stage_d[2]
    SLICE_X62Y50         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.864     2.054    reset_cond/CLK
    SLICE_X62Y50         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X62Y50         FDSE (Hold_fdse_C_D)         0.070     1.608    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 b1_press_cond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.589     1.533    b1_press_cond/sync/CLK
    SLICE_X63Y63         FDRE                                         r  b1_press_cond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  b1_press_cond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.844    b1_press_cond/sync/M_pipe_d[1]
    SLICE_X63Y63         FDRE                                         r  b1_press_cond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.858     2.048    b1_press_cond/sync/CLK
    SLICE_X63Y63         FDRE                                         r  b1_press_cond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X63Y63         FDRE (Hold_fdre_C_D)         0.066     1.599    b1_press_cond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.594     1.538    reset_cond/CLK
    SLICE_X62Y50         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDSE (Prop_fdse_C_Q)         0.141     1.679 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.182     1.861    reset_cond/M_stage_d[3]
    SLICE_X62Y50         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.864     2.054    reset_cond/CLK
    SLICE_X62Y50         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X62Y50         FDSE (Hold_fdse_C_D)         0.072     1.610    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 b2_press_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_press_cond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.591     1.535    b2_press_cond/CLK
    SLICE_X64Y61         FDRE                                         r  b2_press_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  b2_press_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.126     1.825    b2_press_cond/M_ctr_q_reg[14]
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.935 r  b2_press_cond/M_ctr_q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.935    b2_press_cond/M_ctr_q_reg[12]_i_1__0_n_5
    SLICE_X64Y61         FDRE                                         r  b2_press_cond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.861     2.051    b2_press_cond/CLK
    SLICE_X64Y61         FDRE                                         r  b2_press_cond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.134     1.669    b2_press_cond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 b2_press_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_press_cond/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.592     1.536    b2_press_cond/CLK
    SLICE_X64Y59         FDRE                                         r  b2_press_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  b2_press_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.126     1.826    b2_press_cond/M_ctr_q_reg[6]
    SLICE_X64Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.936 r  b2_press_cond/M_ctr_q_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.936    b2_press_cond/M_ctr_q_reg[4]_i_1__0_n_5
    SLICE_X64Y59         FDRE                                         r  b2_press_cond/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.862     2.052    b2_press_cond/CLK
    SLICE_X64Y59         FDRE                                         r  b2_press_cond/M_ctr_q_reg[6]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X64Y59         FDRE (Hold_fdre_C_D)         0.134     1.670    b2_press_cond/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 b2_press_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_press_cond/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.591     1.535    b2_press_cond/CLK
    SLICE_X64Y60         FDRE                                         r  b2_press_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  b2_press_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.825    b2_press_cond/M_ctr_q_reg[10]
    SLICE_X64Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.935 r  b2_press_cond/M_ctr_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.935    b2_press_cond/M_ctr_q_reg[8]_i_1__0_n_5
    SLICE_X64Y60         FDRE                                         r  b2_press_cond/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.861     2.051    b2_press_cond/CLK
    SLICE_X64Y60         FDRE                                         r  b2_press_cond/M_ctr_q_reg[10]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.134     1.669    b2_press_cond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 b2_press_cond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_press_cond/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.592     1.536    b2_press_cond/CLK
    SLICE_X64Y58         FDRE                                         r  b2_press_cond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  b2_press_cond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     1.826    b2_press_cond/M_ctr_q_reg[2]
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.936 r  b2_press_cond/M_ctr_q_reg[0]_i_3__0/O[2]
                         net (fo=1, routed)           0.000     1.936    b2_press_cond/M_ctr_q_reg[0]_i_3__0_n_5
    SLICE_X64Y58         FDRE                                         r  b2_press_cond/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.862     2.052    b2_press_cond/CLK
    SLICE_X64Y58         FDRE                                         r  b2_press_cond/M_ctr_q_reg[2]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.134     1.670    b2_press_cond/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 b3_press_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3_press_cond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.592     1.536    b3_press_cond/CLK
    SLICE_X62Y58         FDRE                                         r  b3_press_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  b3_press_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.133     1.810    b3_press_cond/M_ctr_q_reg[14]
    SLICE_X62Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.921 r  b3_press_cond/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.921    b3_press_cond/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X62Y58         FDRE                                         r  b3_press_cond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.862     2.052    b3_press_cond/CLK
    SLICE_X62Y58         FDRE                                         r  b3_press_cond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X62Y58         FDRE (Hold_fdre_C_D)         0.105     1.641    b3_press_cond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 b1_press_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.589     1.533    b1_press_cond/CLK
    SLICE_X62Y65         FDRE                                         r  b1_press_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  b1_press_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.133     1.807    b1_press_cond/M_ctr_q_reg[14]
    SLICE_X62Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.918 r  b1_press_cond/M_ctr_q_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.918    b1_press_cond/M_ctr_q_reg[12]_i_1__1_n_5
    SLICE_X62Y65         FDRE                                         r  b1_press_cond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.857     2.047    b1_press_cond/CLK
    SLICE_X62Y65         FDRE                                         r  b1_press_cond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X62Y65         FDRE (Hold_fdre_C_D)         0.105     1.638    b1_press_cond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y62   b1_press_cond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y64   b1_press_cond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y64   b1_press_cond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y65   b1_press_cond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y65   b1_press_cond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y65   b1_press_cond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y65   b1_press_cond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y66   b1_press_cond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y66   b1_press_cond/M_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y62   b1_press_cond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y64   b1_press_cond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y64   b1_press_cond/M_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y62   b1_press_cond/M_ctr_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y62   b1_press_cond/M_ctr_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y62   b1_press_cond/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y63   b1_press_cond/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y63   b1_press_cond/M_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y63   b1_press_cond/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y63   b1_press_cond/M_ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y58   b2_press_cond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y58   b2_press_cond/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y58   b2_press_cond/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y58   b2_press_cond/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y55   b3_press_cond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   b3_press_cond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   b3_press_cond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y58   b3_press_cond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y58   b3_press_cond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y58   b3_press_cond/M_ctr_q_reg[14]/C



