module lfsr_9_testbench();

	logic [8:0] out;
	logic clk;
	
	lfsr_9 dut (.out, .clk);
	
	parameter CLOCK_PERIOD = 100;
	initial begin
		clk <= 0;
		forever #(CLOCK_PERIOD / 2); clk <= ~clk;
	end

endmodule  //lfsr_9_testbench