--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml ReconfigurableClockGenerator.twx
ReconfigurableClockGenerator.ncd -o ReconfigurableClockGenerator.twr
ReconfigurableClockGenerator.pcf -ucf ReconfigurableClockGenerator.ucf

Design file:              ReconfigurableClockGenerator.ncd
Physical constraint file: ReconfigurableClockGenerator.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DUTY<0>     |    0.572(R)|      FAST  |    1.334(R)|      SLOW  |CLK_IN_BUFGP      |   0.000|
DUTY<1>     |    0.418(R)|      FAST  |    1.450(R)|      SLOW  |CLK_IN_BUFGP      |   0.000|
PERIOD<0>   |    3.554(R)|      SLOW  |    0.145(R)|      SLOW  |CLK_IN_BUFGP      |   0.000|
PERIOD<1>   |    3.161(R)|      SLOW  |    0.014(R)|      SLOW  |CLK_IN_BUFGP      |   0.000|
PERIOD<2>   |    3.276(R)|      SLOW  |    0.073(R)|      SLOW  |CLK_IN_BUFGP      |   0.000|
PERIOD<3>   |    3.160(R)|      SLOW  |    0.338(R)|      FAST  |CLK_IN_BUFGP      |   0.000|
RST         |    1.096(R)|      FAST  |    0.992(R)|      SLOW  |CLK_IN_BUFGP      |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_IN         |    3.708|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Oct 14 10:42:02 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 609 MB



