0.6
2018.3
Dec  7 2018
00:33:28
D:/MyWorkSpace/ZYNQ/FPGA/ROM/ROM.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/MyWorkSpace/ZYNQ/FPGA/ROM/ROM.srcs/sim_1/new/tb_rom.v,1595001551,verilog,,,,tb_rom_test,,,,,,,,
D:/MyWorkSpace/ZYNQ/FPGA/ROM/ROM.srcs/sources_1/ip/rom_ip/sim/rom_ip.v,1595000198,verilog,,D:/MyWorkSpace/ZYNQ/FPGA/ROM/ROM.srcs/sources_1/new/rom_test.v,,rom_ip,,,,,,,,
D:/MyWorkSpace/ZYNQ/FPGA/ROM/ROM.srcs/sources_1/new/rom_test.v,1595002576,verilog,,D:/MyWorkSpace/ZYNQ/FPGA/ROM/ROM.srcs/sim_1/new/tb_rom.v,,rom_test,,,,,,,,
