

================================================================
== Vitis HLS Report for 'DNN_Pipeline_VITIS_LOOP_78_1'
================================================================
* Date:           Fri Jun  2 02:54:25 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        DNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  10.851 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24|  0.720 us|  0.720 us|   24|   24|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_78_1  |       22|       22|         8|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    238|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     445|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     445|    434|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln78_fu_193_p2       |         +|   0|  0|  13|           5|           1|
    |and_ln84_1_fu_336_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln84_2_fu_438_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln84_3_fu_444_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln84_4_fu_533_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln84_5_fu_539_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln84_fu_330_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln78_fu_187_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln84_10_fu_510_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln84_11_fu_516_p2   |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln84_1_fu_304_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln84_2_fu_310_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln84_3_fu_316_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln84_4_fu_391_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln84_5_fu_397_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln84_6_fu_403_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln84_7_fu_409_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln84_8_fu_498_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln84_9_fu_504_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln84_fu_298_p2      |      icmp|   0|  0|  11|           8|           2|
    |or_ln84_1_fu_326_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln84_2_fu_430_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln84_3_fu_434_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln84_4_fu_525_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln84_5_fu_529_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln84_6_fu_212_p2      |        or|   0|  0|   7|           7|           1|
    |or_ln84_7_fu_227_p2      |        or|   0|  0|   7|           7|           2|
    |or_ln84_8_fu_242_p2      |        or|   0|  0|   7|           7|           2|
    |or_ln84_fu_322_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln84_1_fu_545_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln84_fu_450_p3    |    select|   0|  0|   6|           1|           6|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 238|         232|          56|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_1     |   9|          2|    5|         10|
    |p_fu_60                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |and_ln84_1_reg_651                 |   1|   0|    1|          0|
    |and_ln84_1_reg_651_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |conv2_output_load_1_reg_639        |  32|   0|   32|          0|
    |conv2_output_load_2_reg_645        |  32|   0|   32|          0|
    |icmp_ln84_10_reg_711               |   1|   0|    1|          0|
    |icmp_ln84_11_reg_716               |   1|   0|    1|          0|
    |icmp_ln84_1_reg_624                |   1|   0|    1|          0|
    |icmp_ln84_2_reg_629                |   1|   0|    1|          0|
    |icmp_ln84_3_reg_634                |   1|   0|    1|          0|
    |icmp_ln84_4_reg_666                |   1|   0|    1|          0|
    |icmp_ln84_5_reg_671                |   1|   0|    1|          0|
    |icmp_ln84_6_reg_676                |   1|   0|    1|          0|
    |icmp_ln84_7_reg_681                |   1|   0|    1|          0|
    |icmp_ln84_8_reg_701                |   1|   0|    1|          0|
    |icmp_ln84_9_reg_706                |   1|   0|    1|          0|
    |icmp_ln84_reg_619                  |   1|   0|    1|          0|
    |or_ln84_7_reg_589                  |   5|   0|    7|          2|
    |or_ln84_8_reg_599                  |   5|   0|    7|          2|
    |p_1_reg_568                        |   5|   0|    5|          0|
    |p_fu_60                            |   5|   0|    5|          0|
    |select_ln84_reg_686                |   6|   0|    6|          0|
    |select_ln84_reg_686_pp0_iter5_reg  |   6|   0|    6|          0|
    |conv2_output_load_1_reg_639        |  64|  32|   32|          0|
    |conv2_output_load_2_reg_645        |  64|  32|   32|          0|
    |or_ln84_7_reg_589                  |  64|  32|    7|          2|
    |or_ln84_8_reg_599                  |  64|  32|    7|          2|
    |p_1_reg_568                        |  64|  32|    5|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 445| 160|  212|          8|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1544_p_din0         |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1544_p_din1         |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1544_p_opcode       |  out|    5|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1544_p_dout0        |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1544_p_ce           |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1548_p_din0         |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1548_p_din1         |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1548_p_opcode       |  out|    5|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1548_p_dout0        |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1548_p_ce           |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1552_p_din0         |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1552_p_din1         |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1552_p_opcode       |  out|    5|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1552_p_dout0        |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1552_p_ce           |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|conv2_output_address0      |  out|    6|   ap_memory|                  conv2_output|         array|
|conv2_output_ce0           |  out|    1|   ap_memory|                  conv2_output|         array|
|conv2_output_q0            |   in|   32|   ap_memory|                  conv2_output|         array|
|conv2_output_address1      |  out|    6|   ap_memory|                  conv2_output|         array|
|conv2_output_ce1           |  out|    1|   ap_memory|                  conv2_output|         array|
|conv2_output_q1            |   in|   32|   ap_memory|                  conv2_output|         array|
|conv2_output_address2      |  out|    6|   ap_memory|                  conv2_output|         array|
|conv2_output_ce2           |  out|    1|   ap_memory|                  conv2_output|         array|
|conv2_output_q2            |   in|   32|   ap_memory|                  conv2_output|         array|
|conv2_output_address3      |  out|    6|   ap_memory|                  conv2_output|         array|
|conv2_output_ce3           |  out|    1|   ap_memory|                  conv2_output|         array|
|conv2_output_q3            |   in|   32|   ap_memory|                  conv2_output|         array|
|conv2_output_address4      |  out|    6|   ap_memory|                  conv2_output|         array|
|conv2_output_ce4           |  out|    1|   ap_memory|                  conv2_output|         array|
|conv2_output_q4            |   in|   32|   ap_memory|                  conv2_output|         array|
|conv2_output_address5      |  out|    6|   ap_memory|                  conv2_output|         array|
|conv2_output_ce5           |  out|    1|   ap_memory|                  conv2_output|         array|
|conv2_output_q5            |   in|   32|   ap_memory|                  conv2_output|         array|
|conv2_output_address6      |  out|    6|   ap_memory|                  conv2_output|         array|
|conv2_output_ce6           |  out|    1|   ap_memory|                  conv2_output|         array|
|conv2_output_q6            |   in|   32|   ap_memory|                  conv2_output|         array|
|pool2_output_0_0_address0  |  out|    4|   ap_memory|              pool2_output_0_0|         array|
|pool2_output_0_0_ce0       |  out|    1|   ap_memory|              pool2_output_0_0|         array|
|pool2_output_0_0_we0       |  out|    1|   ap_memory|              pool2_output_0_0|         array|
|pool2_output_0_0_d0        |  out|   32|   ap_memory|              pool2_output_0_0|         array|
+---------------------------+-----+-----+------------+------------------------------+--------------+

