$date
	Sun Oct 23 08:30:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#721169
b10000 !
1"
#721170
b10000 &
b10000 %
1$
#721171
0"
#721174
b1000 &
b1000 %
#721178
b100 &
b100 %
#721182
b10 &
b10 %
#721186
b1 &
b1 %
1#
#721190
b0 &
0#
b0 %
0$
#1751339
b1100 !
1"
#1751342
b1100 &
b1100 %
1$
#1751343
0"
#1751346
b110 &
b110 %
#1751350
b11 &
b11 %
#1751354
b1010 &
b1010 %
#1751358
b101 &
b101 %
#1751362
b10000 &
b10000 %
#1751366
b1000 &
b1000 %
#1751370
b100 &
b100 %
#1751374
b10 &
b10 %
#1751378
b1 &
b1 %
1#
#1751382
b0 &
0#
b0 %
0$
#2736699
b10010 !
1"
#2736702
b10010 &
b10010 %
1$
#2736703
0"
#2736706
b1001 &
b1001 %
#2736710
b11100 &
b11100 %
#2736714
b1110 &
b1110 %
#2736718
b111 &
b111 %
#2736722
b10110 &
b10110 %
#2736726
b1011 &
b1011 %
#2736730
b100010 &
b100010 %
#2736734
b10001 &
b10001 %
#2736738
b110100 &
b110100 %
#2736742
b11010 &
b11010 %
#2736746
b1101 &
b1101 %
#2736750
b101000 &
b101000 %
#2736754
b10100 &
b10100 %
#2736758
b1010 &
b1010 %
#2736762
b101 &
b101 %
#2736766
b10000 &
b10000 %
#2736770
b1000 &
b1000 %
#2736774
b100 &
b100 %
#2736778
b10 &
b10 %
#2736782
b1 &
1#
b1 %
#2736786
b0 &
b0 %
0#
0$
#4500012
