// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kernel_correlation_kernel_correlation,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.864800,HLS_SYN_LAT=8744,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=28216,HLS_SYN_LUT=29632,HLS_VERSION=2023_1_1}" *)

module kernel_correlation (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        float_n,
        data_address0,
        data_ce0,
        data_we0,
        data_d0,
        data_q0,
        data_address1,
        data_ce1,
        data_q1,
        corr_address0,
        corr_ce0,
        corr_we0,
        corr_d0,
        corr_address1,
        corr_ce1,
        corr_we1,
        corr_d1,
        mean_address0,
        mean_ce0,
        mean_we0,
        mean_d0,
        mean_q0,
        stddev_address0,
        stddev_ce0,
        stddev_we0,
        stddev_d0,
        stddev_q0
);

parameter    ap_ST_fsm_state1 = 25'd1;
parameter    ap_ST_fsm_state2 = 25'd2;
parameter    ap_ST_fsm_state3 = 25'd4;
parameter    ap_ST_fsm_state4 = 25'd8;
parameter    ap_ST_fsm_state5 = 25'd16;
parameter    ap_ST_fsm_state6 = 25'd32;
parameter    ap_ST_fsm_state7 = 25'd64;
parameter    ap_ST_fsm_state8 = 25'd128;
parameter    ap_ST_fsm_state9 = 25'd256;
parameter    ap_ST_fsm_state10 = 25'd512;
parameter    ap_ST_fsm_state11 = 25'd1024;
parameter    ap_ST_fsm_state12 = 25'd2048;
parameter    ap_ST_fsm_state13 = 25'd4096;
parameter    ap_ST_fsm_state14 = 25'd8192;
parameter    ap_ST_fsm_state15 = 25'd16384;
parameter    ap_ST_fsm_state16 = 25'd32768;
parameter    ap_ST_fsm_state17 = 25'd65536;
parameter    ap_ST_fsm_state18 = 25'd131072;
parameter    ap_ST_fsm_state19 = 25'd262144;
parameter    ap_ST_fsm_state20 = 25'd524288;
parameter    ap_ST_fsm_state21 = 25'd1048576;
parameter    ap_ST_fsm_state22 = 25'd2097152;
parameter    ap_ST_fsm_state23 = 25'd4194304;
parameter    ap_ST_fsm_state24 = 25'd8388608;
parameter    ap_ST_fsm_state25 = 25'd16777216;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] float_n;
output  [9:0] data_address0;
output   data_ce0;
output   data_we0;
output  [31:0] data_d0;
input  [31:0] data_q0;
output  [9:0] data_address1;
output   data_ce1;
input  [31:0] data_q1;
output  [9:0] corr_address0;
output   corr_ce0;
output   corr_we0;
output  [31:0] corr_d0;
output  [9:0] corr_address1;
output   corr_ce1;
output   corr_we1;
output  [31:0] corr_d1;
output  [4:0] mean_address0;
output   mean_ce0;
output   mean_we0;
output  [31:0] mean_d0;
input  [31:0] mean_q0;
output  [4:0] stddev_address0;
output   stddev_ce0;
output   stddev_we0;
output  [31:0] stddev_d0;
input  [31:0] stddev_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] data_address0;
reg data_ce0;
reg data_we0;
reg[9:0] data_address1;
reg data_ce1;
reg[9:0] corr_address0;
reg corr_ce0;
reg corr_we0;
reg[31:0] corr_d0;
reg corr_ce1;
reg corr_we1;
reg[4:0] mean_address0;
reg mean_ce0;
reg mean_we0;
reg[4:0] stddev_address0;
reg stddev_ce0;
reg stddev_we0;

(* fsm_encoding = "none" *) reg   [24:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state6;
reg   [4:0] i_1_reg_998;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln55_fu_521_p2;
wire   [6:0] zext_ln62_36_fu_558_p1;
reg   [6:0] zext_ln62_36_reg_1025;
wire    ap_CS_fsm_state8;
reg   [31:0] data_load_reg_1041;
reg   [31:0] data_load_63_reg_1046;
wire   [7:0] zext_ln62_37_fu_583_p1;
reg   [7:0] zext_ln62_37_reg_1051;
wire    ap_CS_fsm_state9;
reg   [31:0] data_load_64_reg_1068;
reg   [31:0] data_load_65_reg_1073;
wire    ap_CS_fsm_state10;
reg   [31:0] data_load_66_reg_1088;
reg   [31:0] data_load_67_reg_1093;
wire   [8:0] zext_ln62_35_fu_632_p1;
reg   [8:0] zext_ln62_35_reg_1098;
wire    ap_CS_fsm_state11;
reg   [31:0] data_load_68_reg_1120;
reg   [31:0] data_load_69_reg_1125;
wire    ap_CS_fsm_state12;
reg   [31:0] data_load_70_reg_1140;
reg   [31:0] data_load_71_reg_1145;
wire    ap_CS_fsm_state13;
reg   [31:0] data_load_72_reg_1160;
reg   [31:0] data_load_73_reg_1165;
wire    ap_CS_fsm_state14;
reg   [31:0] data_load_74_reg_1180;
reg   [31:0] data_load_75_reg_1185;
wire    ap_CS_fsm_state15;
reg   [31:0] data_load_76_reg_1200;
reg   [31:0] data_load_77_reg_1205;
wire   [9:0] zext_ln62_fu_760_p1;
reg   [9:0] zext_ln62_reg_1210;
wire    ap_CS_fsm_state16;
reg   [31:0] data_load_78_reg_1232;
reg   [31:0] data_load_79_reg_1237;
wire    ap_CS_fsm_state17;
reg   [31:0] data_load_80_reg_1252;
reg   [31:0] data_load_81_reg_1257;
wire    ap_CS_fsm_state18;
reg   [31:0] data_load_82_reg_1272;
reg   [31:0] data_load_83_reg_1277;
wire    ap_CS_fsm_state19;
reg   [31:0] data_load_84_reg_1292;
reg   [31:0] data_load_85_reg_1297;
wire    ap_CS_fsm_state20;
reg   [31:0] data_load_86_reg_1312;
reg   [31:0] data_load_87_reg_1317;
wire    ap_CS_fsm_state21;
reg   [31:0] data_load_88_reg_1332;
reg   [31:0] data_load_89_reg_1337;
wire    ap_CS_fsm_state22;
reg   [31:0] data_load_90_reg_1352;
reg   [31:0] data_load_91_reg_1357;
wire   [9:0] sub_ln57_fu_941_p2;
reg   [9:0] sub_ln57_reg_1362;
wire    ap_CS_fsm_state23;
reg   [31:0] data_load_92_reg_1367;
reg   [31:0] data_load_93_reg_1372;
reg   [4:0] indvars_iv27_load_reg_1377;
wire    ap_CS_fsm_state24;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_ap_start;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_ap_done;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_ap_idle;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_ap_ready;
wire   [9:0] grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_data_address0;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_data_ce0;
wire   [9:0] grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_data_address1;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_data_ce1;
wire   [4:0] grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_mean_address0;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_mean_ce0;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_mean_we0;
wire   [31:0] grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_mean_d0;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_ap_start;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_ap_done;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_ap_idle;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_ap_ready;
wire   [9:0] grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_data_address0;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_data_ce0;
wire   [9:0] grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_data_address1;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_data_ce1;
wire   [4:0] grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_stddev_address0;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_stddev_ce0;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_stddev_we0;
wire   [31:0] grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_stddev_d0;
wire   [4:0] grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_mean_address0;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_mean_ce0;
wire   [31:0] grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_grp_sqrt_fixed_32_16_s_fu_1382_p_din1;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_ap_start;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_ap_done;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_ap_idle;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_ap_ready;
wire   [9:0] grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_data_address0;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_data_ce0;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_data_we0;
wire   [31:0] grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_data_d0;
wire   [9:0] grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_data_address1;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_data_ce1;
wire   [4:0] grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_mean_address0;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_mean_ce0;
wire   [4:0] grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_stddev_address0;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_stddev_ce0;
wire   [31:0] grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_grp_sqrt_fixed_32_16_s_fu_1382_p_din1;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_ap_start;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_ap_done;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_ap_idle;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_ap_ready;
wire   [9:0] grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_data_address0;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_data_ce0;
wire   [9:0] grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_data_address1;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_data_ce1;
wire   [9:0] grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_corr_address0;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_corr_ce0;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_corr_we0;
wire   [31:0] grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_corr_d0;
wire   [9:0] grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_corr_address1;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_corr_ce1;
wire    grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_corr_we1;
wire   [31:0] grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_corr_d1;
reg   [31:0] grp_sqrt_fixed_32_16_s_fu_1382_x_val;
wire   [23:0] grp_sqrt_fixed_32_16_s_fu_1382_ap_return;
reg    grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_ap_start_reg;
wire    ap_CS_fsm_state25;
wire   [63:0] zext_ln55_fu_533_p1;
wire   [63:0] zext_ln62_39_fu_548_p1;
wire   [63:0] zext_ln62_40_fu_567_p1;
wire   [63:0] zext_ln62_41_fu_578_p1;
wire   [63:0] zext_ln62_42_fu_592_p1;
wire   [63:0] zext_ln62_43_fu_603_p1;
wire   [63:0] zext_ln62_44_fu_613_p1;
wire   [63:0] zext_ln62_45_fu_627_p1;
wire   [63:0] zext_ln62_46_fu_646_p1;
wire   [63:0] zext_ln62_47_fu_657_p1;
wire   [63:0] zext_ln62_48_fu_667_p1;
wire   [63:0] zext_ln62_49_fu_677_p1;
wire   [63:0] zext_ln62_50_fu_687_p1;
wire   [63:0] zext_ln62_51_fu_697_p1;
wire   [63:0] zext_ln62_52_fu_711_p1;
wire   [63:0] zext_ln62_53_fu_725_p1;
wire   [63:0] zext_ln62_54_fu_741_p1;
wire   [63:0] zext_ln62_55_fu_755_p1;
wire   [63:0] zext_ln62_56_fu_769_p1;
wire   [63:0] zext_ln62_57_fu_780_p1;
wire   [63:0] zext_ln62_58_fu_790_p1;
wire   [63:0] zext_ln62_59_fu_800_p1;
wire   [63:0] zext_ln62_60_fu_810_p1;
wire   [63:0] zext_ln62_61_fu_820_p1;
wire   [63:0] zext_ln62_62_fu_832_p1;
wire   [63:0] zext_ln62_63_fu_842_p1;
wire   [63:0] zext_ln62_64_fu_852_p1;
wire   [63:0] zext_ln62_65_fu_862_p1;
wire   [63:0] zext_ln62_66_fu_876_p1;
wire   [63:0] zext_ln62_67_fu_890_p1;
wire   [63:0] zext_ln62_68_fu_904_p1;
wire   [63:0] zext_ln62_69_fu_918_p1;
wire   [63:0] zext_ln57_1_fu_952_p1;
reg   [4:0] indvars_iv27_fu_132;
wire   [4:0] add_ln55_fu_961_p2;
reg   [4:0] i_fu_136;
wire   [4:0] add_ln58_fu_527_p2;
wire   [5:0] zext_ln62_38_fu_538_p1;
wire   [5:0] add_ln62_31_fu_542_p2;
wire   [6:0] add_ln62_32_fu_561_p2;
wire   [6:0] add_ln62_33_fu_572_p2;
wire   [7:0] add_ln62_34_fu_586_p2;
wire   [7:0] add_ln62_35_fu_597_p2;
wire   [7:0] add_ln62_36_fu_608_p2;
wire   [6:0] add_ln62_37_fu_618_p2;
wire  signed [7:0] sext_ln62_fu_623_p1;
wire   [5:0] tmp_s_fu_635_p3;
wire  signed [7:0] sext_ln62_70_fu_642_p1;
wire   [8:0] add_ln62_38_fu_651_p2;
wire   [8:0] add_ln62_39_fu_662_p2;
wire   [8:0] add_ln62_40_fu_672_p2;
wire   [8:0] add_ln62_41_fu_682_p2;
wire   [8:0] add_ln62_42_fu_692_p2;
wire   [7:0] add_ln62_43_fu_702_p2;
wire  signed [8:0] sext_ln62_71_fu_707_p1;
wire   [7:0] add_ln62_44_fu_716_p2;
wire  signed [8:0] sext_ln62_72_fu_721_p1;
wire   [6:0] tmp_88_fu_730_p3;
wire  signed [8:0] sext_ln62_73_fu_737_p1;
wire   [6:0] add_ln62_45_fu_746_p2;
wire  signed [8:0] sext_ln62_74_fu_751_p1;
wire   [9:0] add_ln62_46_fu_763_p2;
wire   [9:0] add_ln62_47_fu_774_p2;
wire   [9:0] add_ln62_48_fu_785_p2;
wire   [9:0] add_ln62_49_fu_795_p2;
wire   [9:0] add_ln62_50_fu_805_p2;
wire   [9:0] add_ln62_51_fu_815_p2;
wire   [9:0] tmp_93_cast_fu_825_p3;
wire   [9:0] add_ln62_52_fu_837_p2;
wire   [9:0] add_ln62_53_fu_847_p2;
wire   [9:0] add_ln62_54_fu_857_p2;
wire   [8:0] add_ln62_55_fu_867_p2;
wire  signed [9:0] sext_ln62_75_fu_872_p1;
wire   [8:0] add_ln62_56_fu_881_p2;
wire  signed [9:0] sext_ln62_76_fu_886_p1;
wire   [8:0] add_ln62_57_fu_895_p2;
wire  signed [9:0] sext_ln62_77_fu_900_p1;
wire   [8:0] add_ln62_58_fu_909_p2;
wire  signed [9:0] sext_ln62_78_fu_914_p1;
wire   [6:0] tmp_90_fu_930_p3;
wire   [9:0] tmp_89_fu_923_p3;
wire   [9:0] zext_ln57_fu_937_p1;
wire   [9:0] add_ln57_fu_947_p2;
reg   [24:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 25'd1;
#0 grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_ap_start_reg = 1'b0;
#0 grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_ap_start_reg = 1'b0;
#0 grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_ap_start_reg = 1'b0;
#0 grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_ap_start_reg = 1'b0;
end

kernel_correlation_kernel_correlation_Pipeline_VITIS_LOOP_25_1 grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_ap_start),
    .ap_done(grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_ap_done),
    .ap_idle(grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_ap_idle),
    .ap_ready(grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_ap_ready),
    .data_address0(grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_data_address0),
    .data_ce0(grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_data_ce0),
    .data_q0(data_q0),
    .data_address1(grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_data_address1),
    .data_ce1(grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_data_ce1),
    .data_q1(data_q1),
    .mean_address0(grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_mean_address0),
    .mean_ce0(grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_mean_ce0),
    .mean_we0(grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_mean_we0),
    .mean_d0(grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_mean_d0),
    .conv_i_i33(float_n)
);

kernel_correlation_kernel_correlation_Pipeline_VITIS_LOOP_34_3 grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_ap_start),
    .ap_done(grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_ap_done),
    .ap_idle(grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_ap_idle),
    .ap_ready(grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_ap_ready),
    .data_address0(grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_data_address0),
    .data_ce0(grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_data_ce0),
    .data_q0(data_q0),
    .data_address1(grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_data_address1),
    .data_ce1(grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_data_ce1),
    .data_q1(data_q1),
    .stddev_address0(grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_stddev_address0),
    .stddev_ce0(grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_stddev_ce0),
    .stddev_we0(grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_stddev_we0),
    .stddev_d0(grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_stddev_d0),
    .mean_address0(grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_mean_address0),
    .mean_ce0(grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_mean_ce0),
    .mean_q0(mean_q0),
    .conv_i_i33(float_n),
    .grp_sqrt_fixed_32_16_s_fu_1382_p_din1(grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_grp_sqrt_fixed_32_16_s_fu_1382_p_din1),
    .grp_sqrt_fixed_32_16_s_fu_1382_p_dout0(grp_sqrt_fixed_32_16_s_fu_1382_ap_return)
);

kernel_correlation_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6 grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_ap_start),
    .ap_done(grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_ap_done),
    .ap_idle(grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_ap_idle),
    .ap_ready(grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_ap_ready),
    .data_address0(grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_data_address0),
    .data_ce0(grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_data_ce0),
    .data_we0(grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_data_we0),
    .data_d0(grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_data_d0),
    .data_address1(grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_data_address1),
    .data_ce1(grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_data_ce1),
    .data_q1(data_q1),
    .mean_address0(grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_mean_address0),
    .mean_ce0(grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_mean_ce0),
    .mean_q0(mean_q0),
    .float_n(float_n),
    .stddev_address0(grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_stddev_address0),
    .stddev_ce0(grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_stddev_ce0),
    .stddev_q0(stddev_q0),
    .grp_sqrt_fixed_32_16_s_fu_1382_p_din1(grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_grp_sqrt_fixed_32_16_s_fu_1382_p_din1),
    .grp_sqrt_fixed_32_16_s_fu_1382_p_dout0(grp_sqrt_fixed_32_16_s_fu_1382_ap_return)
);

kernel_correlation_kernel_correlation_Pipeline_VITIS_LOOP_58_8 grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_ap_start),
    .ap_done(grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_ap_done),
    .ap_idle(grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_ap_idle),
    .ap_ready(grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_ap_ready),
    .zext_ln55_1(indvars_iv27_load_reg_1377),
    .data_address0(grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_data_address0),
    .data_ce0(grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_data_ce0),
    .data_q0(data_q0),
    .data_address1(grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_data_address1),
    .data_ce1(grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_data_ce1),
    .data_q1(data_q1),
    .sub_ln57(sub_ln57_reg_1362),
    .corr_address0(grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_corr_address0),
    .corr_ce0(grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_corr_ce0),
    .corr_we0(grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_corr_we0),
    .corr_d0(grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_corr_d0),
    .corr_address1(grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_corr_address1),
    .corr_ce1(grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_corr_ce1),
    .corr_we1(grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_corr_we1),
    .corr_d1(grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_corr_d1),
    .zext_ln55(i_1_reg_998),
    .sext_ln62(data_load_reg_1041),
    .sext_ln62_1(data_load_63_reg_1046),
    .sext_ln62_2(data_load_64_reg_1068),
    .sext_ln62_3(data_load_65_reg_1073),
    .sext_ln62_4(data_load_66_reg_1088),
    .sext_ln62_5(data_load_67_reg_1093),
    .sext_ln62_6(data_load_68_reg_1120),
    .sext_ln62_7(data_load_69_reg_1125),
    .sext_ln62_8(data_load_70_reg_1140),
    .sext_ln62_9(data_load_71_reg_1145),
    .sext_ln62_10(data_load_72_reg_1160),
    .sext_ln62_11(data_load_73_reg_1165),
    .sext_ln62_12(data_load_74_reg_1180),
    .sext_ln62_13(data_load_75_reg_1185),
    .sext_ln62_14(data_load_76_reg_1200),
    .sext_ln62_15(data_load_77_reg_1205),
    .sext_ln62_16(data_load_78_reg_1232),
    .sext_ln62_17(data_load_79_reg_1237),
    .sext_ln62_18(data_load_80_reg_1252),
    .sext_ln62_19(data_load_81_reg_1257),
    .sext_ln62_20(data_load_82_reg_1272),
    .sext_ln62_21(data_load_83_reg_1277),
    .sext_ln62_22(data_load_84_reg_1292),
    .sext_ln62_23(data_load_85_reg_1297),
    .sext_ln62_24(data_load_86_reg_1312),
    .sext_ln62_25(data_load_87_reg_1317),
    .sext_ln62_26(data_load_88_reg_1332),
    .sext_ln62_27(data_load_89_reg_1337),
    .sext_ln62_28(data_load_90_reg_1352),
    .sext_ln62_29(data_load_91_reg_1357),
    .sext_ln62_30(data_load_92_reg_1367),
    .sext_ln58(data_load_93_reg_1372)
);

kernel_correlation_sqrt_fixed_32_16_s grp_sqrt_fixed_32_16_s_fu_1382(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_val(grp_sqrt_fixed_32_16_s_fu_1382_x_val),
    .ap_return(grp_sqrt_fixed_32_16_s_fu_1382_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_ap_ready == 1'b1)) begin
            grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_ap_ready == 1'b1)) begin
            grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_ap_ready == 1'b1)) begin
            grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state24)) begin
            grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_ap_ready == 1'b1)) begin
            grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_136 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln55_fu_521_p2 == 1'd0))) begin
        i_fu_136 <= add_ln58_fu_527_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvars_iv27_fu_132 <= 5'd1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        indvars_iv27_fu_132 <= add_ln55_fu_961_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        data_load_63_reg_1046 <= data_q0;
        data_load_reg_1041 <= data_q1;
        zext_ln62_36_reg_1025[4 : 0] <= zext_ln62_36_fu_558_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        data_load_64_reg_1068 <= data_q1;
        data_load_65_reg_1073 <= data_q0;
        zext_ln62_37_reg_1051[4 : 0] <= zext_ln62_37_fu_583_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        data_load_66_reg_1088 <= data_q1;
        data_load_67_reg_1093 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        data_load_68_reg_1120 <= data_q1;
        data_load_69_reg_1125 <= data_q0;
        zext_ln62_35_reg_1098[4 : 0] <= zext_ln62_35_fu_632_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        data_load_70_reg_1140 <= data_q1;
        data_load_71_reg_1145 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        data_load_72_reg_1160 <= data_q1;
        data_load_73_reg_1165 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        data_load_74_reg_1180 <= data_q1;
        data_load_75_reg_1185 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        data_load_76_reg_1200 <= data_q1;
        data_load_77_reg_1205 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        data_load_78_reg_1232 <= data_q1;
        data_load_79_reg_1237 <= data_q0;
        zext_ln62_reg_1210[4 : 0] <= zext_ln62_fu_760_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        data_load_80_reg_1252 <= data_q1;
        data_load_81_reg_1257 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        data_load_82_reg_1272 <= data_q1;
        data_load_83_reg_1277 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        data_load_84_reg_1292 <= data_q1;
        data_load_85_reg_1297 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        data_load_86_reg_1312 <= data_q1;
        data_load_87_reg_1317 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        data_load_88_reg_1332 <= data_q1;
        data_load_89_reg_1337 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        data_load_90_reg_1352 <= data_q1;
        data_load_91_reg_1357 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        data_load_92_reg_1367 <= data_q1;
        data_load_93_reg_1372 <= data_q0;
        sub_ln57_reg_1362[9 : 2] <= sub_ln57_fu_941_p2[9 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        i_1_reg_998 <= i_fu_136;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        indvars_iv27_load_reg_1377 <= indvars_iv27_fu_132;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_ap_done == 1'b0)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln55_fu_521_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln55_fu_521_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        corr_address0 = zext_ln57_1_fu_952_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        corr_address0 = 64'd783;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        corr_address0 = grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_corr_address0;
    end else begin
        corr_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state23))) begin
        corr_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        corr_ce0 = grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_corr_ce0;
    end else begin
        corr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        corr_ce1 = grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_corr_ce1;
    end else begin
        corr_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state23))) begin
        corr_d0 = 32'd65536;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        corr_d0 = grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_corr_d0;
    end else begin
        corr_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln55_fu_521_p2 == 1'd1)))) begin
        corr_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        corr_we0 = grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_corr_we0;
    end else begin
        corr_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        corr_we1 = grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_corr_we1;
    end else begin
        corr_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        data_address0 = zext_ln62_69_fu_918_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        data_address0 = zext_ln62_67_fu_890_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        data_address0 = zext_ln62_65_fu_862_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        data_address0 = zext_ln62_63_fu_842_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        data_address0 = zext_ln62_61_fu_820_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        data_address0 = zext_ln62_59_fu_800_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        data_address0 = zext_ln62_57_fu_780_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        data_address0 = zext_ln62_55_fu_755_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        data_address0 = zext_ln62_53_fu_725_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        data_address0 = zext_ln62_51_fu_697_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        data_address0 = zext_ln62_49_fu_677_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        data_address0 = zext_ln62_47_fu_657_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        data_address0 = zext_ln62_45_fu_627_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        data_address0 = zext_ln62_43_fu_603_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        data_address0 = zext_ln62_41_fu_578_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        data_address0 = zext_ln62_39_fu_548_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        data_address0 = grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_data_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        data_address0 = grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_data_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        data_address0 = grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_data_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_address0 = grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_data_address0;
    end else begin
        data_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        data_address1 = zext_ln62_68_fu_904_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        data_address1 = zext_ln62_66_fu_876_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        data_address1 = zext_ln62_64_fu_852_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        data_address1 = zext_ln62_62_fu_832_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        data_address1 = zext_ln62_60_fu_810_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        data_address1 = zext_ln62_58_fu_790_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        data_address1 = zext_ln62_56_fu_769_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        data_address1 = zext_ln62_54_fu_741_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        data_address1 = zext_ln62_52_fu_711_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        data_address1 = zext_ln62_50_fu_687_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        data_address1 = zext_ln62_48_fu_667_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        data_address1 = zext_ln62_46_fu_646_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        data_address1 = zext_ln62_44_fu_613_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        data_address1 = zext_ln62_42_fu_592_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        data_address1 = zext_ln62_40_fu_567_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        data_address1 = zext_ln55_fu_533_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        data_address1 = grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_data_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        data_address1 = grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_data_address1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        data_address1 = grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_data_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_address1 = grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_data_address1;
    end else begin
        data_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        data_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        data_ce0 = grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_data_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        data_ce0 = grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_data_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        data_ce0 = grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_data_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_ce0 = grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_data_ce0;
    end else begin
        data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        data_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        data_ce1 = grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_data_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        data_ce1 = grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_data_ce1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        data_ce1 = grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_data_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_ce1 = grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_data_ce1;
    end else begin
        data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        data_we0 = grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_data_we0;
    end else begin
        data_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_sqrt_fixed_32_16_s_fu_1382_x_val = grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_grp_sqrt_fixed_32_16_s_fu_1382_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_sqrt_fixed_32_16_s_fu_1382_x_val = grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_grp_sqrt_fixed_32_16_s_fu_1382_p_din1;
    end else begin
        grp_sqrt_fixed_32_16_s_fu_1382_x_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        mean_address0 = grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_mean_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        mean_address0 = grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_mean_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        mean_address0 = grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_mean_address0;
    end else begin
        mean_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        mean_ce0 = grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_mean_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        mean_ce0 = grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_mean_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        mean_ce0 = grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_mean_ce0;
    end else begin
        mean_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mean_we0 = grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_mean_we0;
    end else begin
        mean_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        stddev_address0 = grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_stddev_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        stddev_address0 = grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_stddev_address0;
    end else begin
        stddev_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        stddev_ce0 = grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_stddev_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        stddev_ce0 = grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_stddev_ce0;
    end else begin
        stddev_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        stddev_we0 = grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_stddev_we0;
    end else begin
        stddev_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln55_fu_521_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln55_fu_961_p2 = (indvars_iv27_fu_132 + 5'd1);

assign add_ln57_fu_947_p2 = (sub_ln57_fu_941_p2 + zext_ln62_reg_1210);

assign add_ln58_fu_527_p2 = (i_fu_136 + 5'd1);

assign add_ln62_31_fu_542_p2 = (zext_ln62_38_fu_538_p1 + 6'd28);

assign add_ln62_32_fu_561_p2 = (zext_ln62_36_fu_558_p1 + 7'd56);

assign add_ln62_33_fu_572_p2 = ($signed(zext_ln62_36_fu_558_p1) + $signed(7'd84));

assign add_ln62_34_fu_586_p2 = (zext_ln62_37_fu_583_p1 + 8'd112);

assign add_ln62_35_fu_597_p2 = ($signed(zext_ln62_37_fu_583_p1) + $signed(8'd140));

assign add_ln62_36_fu_608_p2 = ($signed(zext_ln62_37_reg_1051) + $signed(8'd168));

assign add_ln62_37_fu_618_p2 = ($signed(zext_ln62_36_reg_1025) + $signed(7'd68));

assign add_ln62_38_fu_651_p2 = (zext_ln62_35_fu_632_p1 + 9'd252);

assign add_ln62_39_fu_662_p2 = ($signed(zext_ln62_35_reg_1098) + $signed(9'd280));

assign add_ln62_40_fu_672_p2 = ($signed(zext_ln62_35_reg_1098) + $signed(9'd308));

assign add_ln62_41_fu_682_p2 = ($signed(zext_ln62_35_reg_1098) + $signed(9'd336));

assign add_ln62_42_fu_692_p2 = ($signed(zext_ln62_35_reg_1098) + $signed(9'd364));

assign add_ln62_43_fu_702_p2 = ($signed(zext_ln62_37_reg_1051) + $signed(8'd136));

assign add_ln62_44_fu_716_p2 = ($signed(zext_ln62_37_reg_1051) + $signed(8'd164));

assign add_ln62_45_fu_746_p2 = ($signed(zext_ln62_36_reg_1025) + $signed(7'd92));

assign add_ln62_46_fu_763_p2 = (zext_ln62_fu_760_p1 + 10'd504);

assign add_ln62_47_fu_774_p2 = ($signed(zext_ln62_fu_760_p1) + $signed(10'd532));

assign add_ln62_48_fu_785_p2 = ($signed(zext_ln62_reg_1210) + $signed(10'd560));

assign add_ln62_49_fu_795_p2 = ($signed(zext_ln62_reg_1210) + $signed(10'd588));

assign add_ln62_50_fu_805_p2 = ($signed(zext_ln62_reg_1210) + $signed(10'd616));

assign add_ln62_51_fu_815_p2 = ($signed(zext_ln62_reg_1210) + $signed(10'd644));

assign add_ln62_52_fu_837_p2 = ($signed(zext_ln62_reg_1210) + $signed(10'd700));

assign add_ln62_53_fu_847_p2 = ($signed(zext_ln62_reg_1210) + $signed(10'd728));

assign add_ln62_54_fu_857_p2 = ($signed(zext_ln62_reg_1210) + $signed(10'd756));

assign add_ln62_55_fu_867_p2 = ($signed(zext_ln62_35_reg_1098) + $signed(9'd272));

assign add_ln62_56_fu_881_p2 = ($signed(zext_ln62_35_reg_1098) + $signed(9'd300));

assign add_ln62_57_fu_895_p2 = ($signed(zext_ln62_35_reg_1098) + $signed(9'd328));

assign add_ln62_58_fu_909_p2 = ($signed(zext_ln62_35_reg_1098) + $signed(9'd356));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign corr_address1 = grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_corr_address1;

assign corr_d1 = grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_corr_d1;

assign data_d0 = grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_data_d0;

assign grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_ap_start = grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_ap_start_reg;

assign grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_ap_start = grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_ap_start_reg;

assign grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_ap_start = grp_kernel_correlation_Pipeline_VITIS_LOOP_47_5_VITIS_LOOP_48_6_fu_454_ap_start_reg;

assign grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_ap_start = grp_kernel_correlation_Pipeline_VITIS_LOOP_58_8_fu_465_ap_start_reg;

assign icmp_ln55_fu_521_p2 = ((i_fu_136 == 5'd27) ? 1'b1 : 1'b0);

assign mean_d0 = grp_kernel_correlation_Pipeline_VITIS_LOOP_25_1_fu_433_mean_d0;

assign sext_ln62_70_fu_642_p1 = $signed(tmp_s_fu_635_p3);

assign sext_ln62_71_fu_707_p1 = $signed(add_ln62_43_fu_702_p2);

assign sext_ln62_72_fu_721_p1 = $signed(add_ln62_44_fu_716_p2);

assign sext_ln62_73_fu_737_p1 = $signed(tmp_88_fu_730_p3);

assign sext_ln62_74_fu_751_p1 = $signed(add_ln62_45_fu_746_p2);

assign sext_ln62_75_fu_872_p1 = $signed(add_ln62_55_fu_867_p2);

assign sext_ln62_76_fu_886_p1 = $signed(add_ln62_56_fu_881_p2);

assign sext_ln62_77_fu_900_p1 = $signed(add_ln62_57_fu_895_p2);

assign sext_ln62_78_fu_914_p1 = $signed(add_ln62_58_fu_909_p2);

assign sext_ln62_fu_623_p1 = $signed(add_ln62_37_fu_618_p2);

assign stddev_d0 = grp_kernel_correlation_Pipeline_VITIS_LOOP_34_3_fu_443_stddev_d0;

assign sub_ln57_fu_941_p2 = (tmp_89_fu_923_p3 - zext_ln57_fu_937_p1);

assign tmp_88_fu_730_p3 = {{2'd2}, {i_1_reg_998}};

assign tmp_89_fu_923_p3 = {{i_1_reg_998}, {5'd0}};

assign tmp_90_fu_930_p3 = {{i_1_reg_998}, {2'd0}};

assign tmp_93_cast_fu_825_p3 = {{5'd21}, {i_1_reg_998}};

assign tmp_s_fu_635_p3 = {{1'd1}, {i_1_reg_998}};

assign zext_ln55_fu_533_p1 = i_fu_136;

assign zext_ln57_1_fu_952_p1 = add_ln57_fu_947_p2;

assign zext_ln57_fu_937_p1 = tmp_90_fu_930_p3;

assign zext_ln62_35_fu_632_p1 = i_1_reg_998;

assign zext_ln62_36_fu_558_p1 = i_1_reg_998;

assign zext_ln62_37_fu_583_p1 = i_1_reg_998;

assign zext_ln62_38_fu_538_p1 = i_fu_136;

assign zext_ln62_39_fu_548_p1 = add_ln62_31_fu_542_p2;

assign zext_ln62_40_fu_567_p1 = add_ln62_32_fu_561_p2;

assign zext_ln62_41_fu_578_p1 = add_ln62_33_fu_572_p2;

assign zext_ln62_42_fu_592_p1 = add_ln62_34_fu_586_p2;

assign zext_ln62_43_fu_603_p1 = add_ln62_35_fu_597_p2;

assign zext_ln62_44_fu_613_p1 = add_ln62_36_fu_608_p2;

assign zext_ln62_45_fu_627_p1 = $unsigned(sext_ln62_fu_623_p1);

assign zext_ln62_46_fu_646_p1 = $unsigned(sext_ln62_70_fu_642_p1);

assign zext_ln62_47_fu_657_p1 = add_ln62_38_fu_651_p2;

assign zext_ln62_48_fu_667_p1 = add_ln62_39_fu_662_p2;

assign zext_ln62_49_fu_677_p1 = add_ln62_40_fu_672_p2;

assign zext_ln62_50_fu_687_p1 = add_ln62_41_fu_682_p2;

assign zext_ln62_51_fu_697_p1 = add_ln62_42_fu_692_p2;

assign zext_ln62_52_fu_711_p1 = $unsigned(sext_ln62_71_fu_707_p1);

assign zext_ln62_53_fu_725_p1 = $unsigned(sext_ln62_72_fu_721_p1);

assign zext_ln62_54_fu_741_p1 = $unsigned(sext_ln62_73_fu_737_p1);

assign zext_ln62_55_fu_755_p1 = $unsigned(sext_ln62_74_fu_751_p1);

assign zext_ln62_56_fu_769_p1 = add_ln62_46_fu_763_p2;

assign zext_ln62_57_fu_780_p1 = add_ln62_47_fu_774_p2;

assign zext_ln62_58_fu_790_p1 = add_ln62_48_fu_785_p2;

assign zext_ln62_59_fu_800_p1 = add_ln62_49_fu_795_p2;

assign zext_ln62_60_fu_810_p1 = add_ln62_50_fu_805_p2;

assign zext_ln62_61_fu_820_p1 = add_ln62_51_fu_815_p2;

assign zext_ln62_62_fu_832_p1 = tmp_93_cast_fu_825_p3;

assign zext_ln62_63_fu_842_p1 = add_ln62_52_fu_837_p2;

assign zext_ln62_64_fu_852_p1 = add_ln62_53_fu_847_p2;

assign zext_ln62_65_fu_862_p1 = add_ln62_54_fu_857_p2;

assign zext_ln62_66_fu_876_p1 = $unsigned(sext_ln62_75_fu_872_p1);

assign zext_ln62_67_fu_890_p1 = $unsigned(sext_ln62_76_fu_886_p1);

assign zext_ln62_68_fu_904_p1 = $unsigned(sext_ln62_77_fu_900_p1);

assign zext_ln62_69_fu_918_p1 = $unsigned(sext_ln62_78_fu_914_p1);

assign zext_ln62_fu_760_p1 = i_1_reg_998;

always @ (posedge ap_clk) begin
    zext_ln62_36_reg_1025[6:5] <= 2'b00;
    zext_ln62_37_reg_1051[7:5] <= 3'b000;
    zext_ln62_35_reg_1098[8:5] <= 4'b0000;
    zext_ln62_reg_1210[9:5] <= 5'b00000;
    sub_ln57_reg_1362[1:0] <= 2'b00;
end

endmodule //kernel_correlation
