
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//gettext_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004012b0 <.init>:
  4012b0:	stp	x29, x30, [sp, #-16]!
  4012b4:	mov	x29, sp
  4012b8:	bl	401690 <ferror@plt+0x60>
  4012bc:	ldp	x29, x30, [sp], #16
  4012c0:	ret

Disassembly of section .plt:

00000000004012d0 <mbrtowc@plt-0x20>:
  4012d0:	stp	x16, x30, [sp, #-16]!
  4012d4:	adrp	x16, 415000 <ferror@plt+0x139d0>
  4012d8:	ldr	x17, [x16, #4088]
  4012dc:	add	x16, x16, #0xff8
  4012e0:	br	x17
  4012e4:	nop
  4012e8:	nop
  4012ec:	nop

00000000004012f0 <mbrtowc@plt>:
  4012f0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4012f4:	ldr	x17, [x16]
  4012f8:	add	x16, x16, #0x0
  4012fc:	br	x17

0000000000401300 <memcpy@plt>:
  401300:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401304:	ldr	x17, [x16, #8]
  401308:	add	x16, x16, #0x8
  40130c:	br	x17

0000000000401310 <memmove@plt>:
  401310:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401314:	ldr	x17, [x16, #16]
  401318:	add	x16, x16, #0x10
  40131c:	br	x17

0000000000401320 <strlen@plt>:
  401320:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401324:	ldr	x17, [x16, #24]
  401328:	add	x16, x16, #0x18
  40132c:	br	x17

0000000000401330 <fputs@plt>:
  401330:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401334:	ldr	x17, [x16, #32]
  401338:	add	x16, x16, #0x20
  40133c:	br	x17

0000000000401340 <exit@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401344:	ldr	x17, [x16, #40]
  401348:	add	x16, x16, #0x28
  40134c:	br	x17

0000000000401350 <error@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401354:	ldr	x17, [x16, #48]
  401358:	add	x16, x16, #0x30
  40135c:	br	x17

0000000000401360 <strnlen@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401364:	ldr	x17, [x16, #56]
  401368:	add	x16, x16, #0x38
  40136c:	br	x17

0000000000401370 <iconv_close@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401374:	ldr	x17, [x16, #64]
  401378:	add	x16, x16, #0x40
  40137c:	br	x17

0000000000401380 <sprintf@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401384:	ldr	x17, [x16, #72]
  401388:	add	x16, x16, #0x48
  40138c:	br	x17

0000000000401390 <__cxa_atexit@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401394:	ldr	x17, [x16, #80]
  401398:	add	x16, x16, #0x50
  40139c:	br	x17

00000000004013a0 <fputc@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013a4:	ldr	x17, [x16, #88]
  4013a8:	add	x16, x16, #0x58
  4013ac:	br	x17

00000000004013b0 <iswcntrl@plt>:
  4013b0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013b4:	ldr	x17, [x16, #96]
  4013b8:	add	x16, x16, #0x60
  4013bc:	br	x17

00000000004013c0 <fclose@plt>:
  4013c0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013c4:	ldr	x17, [x16, #104]
  4013c8:	add	x16, x16, #0x68
  4013cc:	br	x17

00000000004013d0 <iswspace@plt>:
  4013d0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013d4:	ldr	x17, [x16, #112]
  4013d8:	add	x16, x16, #0x70
  4013dc:	br	x17

00000000004013e0 <nl_langinfo@plt>:
  4013e0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013e4:	ldr	x17, [x16, #120]
  4013e8:	add	x16, x16, #0x78
  4013ec:	br	x17

00000000004013f0 <malloc@plt>:
  4013f0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4013f4:	ldr	x17, [x16, #128]
  4013f8:	add	x16, x16, #0x80
  4013fc:	br	x17

0000000000401400 <wcwidth@plt>:
  401400:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401404:	ldr	x17, [x16, #136]
  401408:	add	x16, x16, #0x88
  40140c:	br	x17

0000000000401410 <strncmp@plt>:
  401410:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401414:	ldr	x17, [x16, #144]
  401418:	add	x16, x16, #0x90
  40141c:	br	x17

0000000000401420 <bindtextdomain@plt>:
  401420:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401424:	ldr	x17, [x16, #152]
  401428:	add	x16, x16, #0x98
  40142c:	br	x17

0000000000401430 <__libc_start_main@plt>:
  401430:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401434:	ldr	x17, [x16, #160]
  401438:	add	x16, x16, #0xa0
  40143c:	br	x17

0000000000401440 <memset@plt>:
  401440:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401444:	ldr	x17, [x16, #168]
  401448:	add	x16, x16, #0xa8
  40144c:	br	x17

0000000000401450 <calloc@plt>:
  401450:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401454:	ldr	x17, [x16, #176]
  401458:	add	x16, x16, #0xb0
  40145c:	br	x17

0000000000401460 <bcmp@plt>:
  401460:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401464:	ldr	x17, [x16, #184]
  401468:	add	x16, x16, #0xb8
  40146c:	br	x17

0000000000401470 <realloc@plt>:
  401470:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401474:	ldr	x17, [x16, #192]
  401478:	add	x16, x16, #0xc0
  40147c:	br	x17

0000000000401480 <strdup@plt>:
  401480:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401484:	ldr	x17, [x16, #200]
  401488:	add	x16, x16, #0xc8
  40148c:	br	x17

0000000000401490 <strrchr@plt>:
  401490:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401494:	ldr	x17, [x16, #208]
  401498:	add	x16, x16, #0xd0
  40149c:	br	x17

00000000004014a0 <__gmon_start__@plt>:
  4014a0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014a4:	ldr	x17, [x16, #216]
  4014a8:	add	x16, x16, #0xd8
  4014ac:	br	x17

00000000004014b0 <abort@plt>:
  4014b0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014b4:	ldr	x17, [x16, #224]
  4014b8:	add	x16, x16, #0xe0
  4014bc:	br	x17

00000000004014c0 <mbsinit@plt>:
  4014c0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014c4:	ldr	x17, [x16, #232]
  4014c8:	add	x16, x16, #0xe8
  4014cc:	br	x17

00000000004014d0 <textdomain@plt>:
  4014d0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014d4:	ldr	x17, [x16, #240]
  4014d8:	add	x16, x16, #0xf0
  4014dc:	br	x17

00000000004014e0 <getopt_long@plt>:
  4014e0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014e4:	ldr	x17, [x16, #248]
  4014e8:	add	x16, x16, #0xf8
  4014ec:	br	x17

00000000004014f0 <strcmp@plt>:
  4014f0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4014f4:	ldr	x17, [x16, #256]
  4014f8:	add	x16, x16, #0x100
  4014fc:	br	x17

0000000000401500 <basename@plt>:
  401500:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401504:	ldr	x17, [x16, #264]
  401508:	add	x16, x16, #0x108
  40150c:	br	x17

0000000000401510 <iconv@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401514:	ldr	x17, [x16, #272]
  401518:	add	x16, x16, #0x110
  40151c:	br	x17

0000000000401520 <__ctype_b_loc@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401524:	ldr	x17, [x16, #280]
  401528:	add	x16, x16, #0x118
  40152c:	br	x17

0000000000401530 <free@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401534:	ldr	x17, [x16, #288]
  401538:	add	x16, x16, #0x120
  40153c:	br	x17

0000000000401540 <__ctype_get_mb_cur_max@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401544:	ldr	x17, [x16, #296]
  401548:	add	x16, x16, #0x128
  40154c:	br	x17

0000000000401550 <strchr@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401554:	ldr	x17, [x16, #304]
  401558:	add	x16, x16, #0x130
  40155c:	br	x17

0000000000401560 <fwrite@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401564:	ldr	x17, [x16, #312]
  401568:	add	x16, x16, #0x138
  40156c:	br	x17

0000000000401570 <fflush@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401574:	ldr	x17, [x16, #320]
  401578:	add	x16, x16, #0x140
  40157c:	br	x17

0000000000401580 <iconv_open@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401584:	ldr	x17, [x16, #328]
  401588:	add	x16, x16, #0x148
  40158c:	br	x17

0000000000401590 <memchr@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401594:	ldr	x17, [x16, #336]
  401598:	add	x16, x16, #0x150
  40159c:	br	x17

00000000004015a0 <iswalnum@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015a4:	ldr	x17, [x16, #344]
  4015a8:	add	x16, x16, #0x158
  4015ac:	br	x17

00000000004015b0 <dcgettext@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015b4:	ldr	x17, [x16, #352]
  4015b8:	add	x16, x16, #0x160
  4015bc:	br	x17

00000000004015c0 <printf@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015c4:	ldr	x17, [x16, #360]
  4015c8:	add	x16, x16, #0x168
  4015cc:	br	x17

00000000004015d0 <__assert_fail@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015d4:	ldr	x17, [x16, #368]
  4015d8:	add	x16, x16, #0x170
  4015dc:	br	x17

00000000004015e0 <__errno_location@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015e4:	ldr	x17, [x16, #376]
  4015e8:	add	x16, x16, #0x178
  4015ec:	br	x17

00000000004015f0 <getenv@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4015f4:	ldr	x17, [x16, #384]
  4015f8:	add	x16, x16, #0x180
  4015fc:	br	x17

0000000000401600 <putchar@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401604:	ldr	x17, [x16, #392]
  401608:	add	x16, x16, #0x188
  40160c:	br	x17

0000000000401610 <fprintf@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401614:	ldr	x17, [x16, #400]
  401618:	add	x16, x16, #0x190
  40161c:	br	x17

0000000000401620 <setlocale@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401624:	ldr	x17, [x16, #408]
  401628:	add	x16, x16, #0x198
  40162c:	br	x17

0000000000401630 <ferror@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x149d0>
  401634:	ldr	x17, [x16, #416]
  401638:	add	x16, x16, #0x1a0
  40163c:	br	x17

Disassembly of section .text:

0000000000401640 <.text>:
  401640:	mov	x29, #0x0                   	// #0
  401644:	mov	x30, #0x0                   	// #0
  401648:	mov	x5, x0
  40164c:	ldr	x1, [sp]
  401650:	add	x2, sp, #0x8
  401654:	mov	x6, sp
  401658:	movz	x0, #0x0, lsl #48
  40165c:	movk	x0, #0x0, lsl #32
  401660:	movk	x0, #0x40, lsl #16
  401664:	movk	x0, #0x174c
  401668:	movz	x3, #0x0, lsl #48
  40166c:	movk	x3, #0x0, lsl #32
  401670:	movk	x3, #0x40, lsl #16
  401674:	movk	x3, #0x4368
  401678:	movz	x4, #0x0, lsl #48
  40167c:	movk	x4, #0x0, lsl #32
  401680:	movk	x4, #0x40, lsl #16
  401684:	movk	x4, #0x43e8
  401688:	bl	401430 <__libc_start_main@plt>
  40168c:	bl	4014b0 <abort@plt>
  401690:	adrp	x0, 415000 <ferror@plt+0x139d0>
  401694:	ldr	x0, [x0, #4064]
  401698:	cbz	x0, 4016a0 <ferror@plt+0x70>
  40169c:	b	4014a0 <__gmon_start__@plt>
  4016a0:	ret
  4016a4:	nop
  4016a8:	adrp	x0, 416000 <ferror@plt+0x149d0>
  4016ac:	add	x0, x0, #0x1c0
  4016b0:	adrp	x1, 416000 <ferror@plt+0x149d0>
  4016b4:	add	x1, x1, #0x1c0
  4016b8:	cmp	x1, x0
  4016bc:	b.eq	4016d4 <ferror@plt+0xa4>  // b.none
  4016c0:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4016c4:	ldr	x1, [x1, #1048]
  4016c8:	cbz	x1, 4016d4 <ferror@plt+0xa4>
  4016cc:	mov	x16, x1
  4016d0:	br	x16
  4016d4:	ret
  4016d8:	adrp	x0, 416000 <ferror@plt+0x149d0>
  4016dc:	add	x0, x0, #0x1c0
  4016e0:	adrp	x1, 416000 <ferror@plt+0x149d0>
  4016e4:	add	x1, x1, #0x1c0
  4016e8:	sub	x1, x1, x0
  4016ec:	lsr	x2, x1, #63
  4016f0:	add	x1, x2, x1, asr #3
  4016f4:	cmp	xzr, x1, asr #1
  4016f8:	asr	x1, x1, #1
  4016fc:	b.eq	401714 <ferror@plt+0xe4>  // b.none
  401700:	adrp	x2, 404000 <ferror@plt+0x29d0>
  401704:	ldr	x2, [x2, #1056]
  401708:	cbz	x2, 401714 <ferror@plt+0xe4>
  40170c:	mov	x16, x2
  401710:	br	x16
  401714:	ret
  401718:	stp	x29, x30, [sp, #-32]!
  40171c:	mov	x29, sp
  401720:	str	x19, [sp, #16]
  401724:	adrp	x19, 416000 <ferror@plt+0x149d0>
  401728:	ldrb	w0, [x19, #496]
  40172c:	cbnz	w0, 40173c <ferror@plt+0x10c>
  401730:	bl	4016a8 <ferror@plt+0x78>
  401734:	mov	w0, #0x1                   	// #1
  401738:	strb	w0, [x19, #496]
  40173c:	ldr	x19, [sp, #16]
  401740:	ldp	x29, x30, [sp], #32
  401744:	ret
  401748:	b	4016d8 <ferror@plt+0xa8>
  40174c:	sub	sp, sp, #0x70
  401750:	stp	x22, x21, [sp, #80]
  401754:	mov	w21, w0
  401758:	adrp	x0, 404000 <ferror@plt+0x29d0>
  40175c:	add	x0, x0, #0x560
  401760:	stp	x29, x30, [sp, #16]
  401764:	stp	x28, x27, [sp, #32]
  401768:	stp	x26, x25, [sp, #48]
  40176c:	stp	x24, x23, [sp, #64]
  401770:	stp	x20, x19, [sp, #96]
  401774:	add	x29, sp, #0x10
  401778:	mov	x19, x1
  40177c:	bl	4015f0 <getenv@plt>
  401780:	mov	x28, x0
  401784:	adrp	x0, 404000 <ferror@plt+0x29d0>
  401788:	add	x0, x0, #0x56b
  40178c:	bl	4015f0 <getenv@plt>
  401790:	adrp	x8, 416000 <ferror@plt+0x149d0>
  401794:	add	x8, x8, #0x1f1
  401798:	mov	w9, #0x1                   	// #1
  40179c:	strh	w9, [x8]
  4017a0:	ldr	x8, [x19]
  4017a4:	str	x0, [sp]
  4017a8:	mov	x0, x8
  4017ac:	bl	402258 <ferror@plt+0xc28>
  4017b0:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4017b4:	add	x1, x1, #0x914
  4017b8:	mov	w0, #0x6                   	// #6
  4017bc:	bl	401620 <setlocale@plt>
  4017c0:	adrp	x22, 404000 <ferror@plt+0x29d0>
  4017c4:	add	x22, x22, #0x579
  4017c8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4017cc:	add	x1, x1, #0x589
  4017d0:	mov	x0, x22
  4017d4:	bl	401420 <bindtextdomain@plt>
  4017d8:	mov	x0, x22
  4017dc:	bl	4014d0 <textdomain@plt>
  4017e0:	adrp	x0, 402000 <ferror@plt+0x9d0>
  4017e4:	add	x0, x0, #0x7c
  4017e8:	bl	4043f0 <ferror@plt+0x2dc0>
  4017ec:	adrp	x24, 404000 <ferror@plt+0x29d0>
  4017f0:	adrp	x25, 404000 <ferror@plt+0x29d0>
  4017f4:	adrp	x20, 404000 <ferror@plt+0x29d0>
  4017f8:	mov	w26, wzr
  4017fc:	mov	w23, wzr
  401800:	mov	w27, wzr
  401804:	add	x24, x24, #0x59b
  401808:	add	x25, x25, #0x4a0
  40180c:	add	x20, x20, #0x428
  401810:	adrp	x22, 416000 <ferror@plt+0x149d0>
  401814:	str	xzr, [sp, #8]
  401818:	b	401828 <ferror@plt+0x1f8>
  40181c:	adrp	x8, 416000 <ferror@plt+0x149d0>
  401820:	mov	w9, #0x1                   	// #1
  401824:	strb	w9, [x8, #498]
  401828:	mov	w0, w21
  40182c:	mov	x1, x19
  401830:	mov	x2, x24
  401834:	mov	x3, x25
  401838:	mov	x4, xzr
  40183c:	bl	4014e0 <getopt_long@plt>
  401840:	sub	w8, w0, #0x45
  401844:	cmp	w8, #0x2e
  401848:	b.hi	401864 <ferror@plt+0x234>  // b.pmore
  40184c:	adr	x9, 40181c <ferror@plt+0x1ec>
  401850:	ldrb	w10, [x20, x8]
  401854:	add	x9, x9, x10, lsl #2
  401858:	br	x9
  40185c:	mov	w27, #0x1                   	// #1
  401860:	b	401828 <ferror@plt+0x1f8>
  401864:	cbz	w0, 401828 <ferror@plt+0x1f8>
  401868:	b	40189c <ferror@plt+0x26c>
  40186c:	ldr	x28, [x22, #464]
  401870:	b	401828 <ferror@plt+0x1f8>
  401874:	ldr	x8, [x22, #464]
  401878:	str	x8, [sp, #8]
  40187c:	b	401828 <ferror@plt+0x1f8>
  401880:	adrp	x8, 416000 <ferror@plt+0x149d0>
  401884:	strb	wzr, [x8, #497]
  401888:	b	401828 <ferror@plt+0x1f8>
  40188c:	mov	w23, #0x1                   	// #1
  401890:	b	401828 <ferror@plt+0x1f8>
  401894:	mov	w26, #0x1                   	// #1
  401898:	b	401828 <ferror@plt+0x1f8>
  40189c:	cmn	w0, #0x1
  4018a0:	b.ne	401934 <ferror@plt+0x304>  // b.any
  4018a4:	tbz	w27, #0, 40193c <ferror@plt+0x30c>
  4018a8:	adrp	x8, 416000 <ferror@plt+0x149d0>
  4018ac:	ldr	x0, [x8, #504]
  4018b0:	bl	401500 <basename@plt>
  4018b4:	mov	x1, x0
  4018b8:	adrp	x0, 404000 <ferror@plt+0x29d0>
  4018bc:	adrp	x2, 404000 <ferror@plt+0x29d0>
  4018c0:	adrp	x3, 404000 <ferror@plt+0x29d0>
  4018c4:	add	x0, x0, #0x5a7
  4018c8:	add	x2, x2, #0x579
  4018cc:	add	x3, x3, #0x5b7
  4018d0:	bl	4015c0 <printf@plt>
  4018d4:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4018d8:	add	x1, x1, #0x5be
  4018dc:	mov	w2, #0x5                   	// #5
  4018e0:	mov	x0, xzr
  4018e4:	bl	4015b0 <dcgettext@plt>
  4018e8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4018ec:	adrp	x2, 404000 <ferror@plt+0x29d0>
  4018f0:	add	x1, x1, #0x698
  4018f4:	add	x2, x2, #0x6a2
  4018f8:	bl	4015c0 <printf@plt>
  4018fc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401900:	add	x1, x1, #0x6c4
  401904:	mov	w2, #0x5                   	// #5
  401908:	mov	x0, xzr
  40190c:	bl	4015b0 <dcgettext@plt>
  401910:	mov	x19, x0
  401914:	adrp	x0, 404000 <ferror@plt+0x29d0>
  401918:	add	x0, x0, #0x6d4
  40191c:	bl	402304 <ferror@plt+0xcd4>
  401920:	mov	x1, x0
  401924:	mov	x0, x19
  401928:	bl	4015c0 <printf@plt>
  40192c:	mov	w0, wzr
  401930:	bl	401340 <exit@plt>
  401934:	mov	w0, #0x1                   	// #1
  401938:	bl	401bf4 <ferror@plt+0x5c4>
  40193c:	tbz	w26, #0, 401948 <ferror@plt+0x318>
  401940:	mov	w0, wzr
  401944:	bl	401bf4 <ferror@plt+0x5c4>
  401948:	adrp	x24, 416000 <ferror@plt+0x149d0>
  40194c:	ldr	w8, [x24, #472]
  401950:	tbz	w23, #0, 4019e4 <ferror@plt+0x3b4>
  401954:	cmp	w8, w21
  401958:	b.ge	4019bc <ferror@plt+0x38c>  // b.tcont
  40195c:	cbz	x28, 401968 <ferror@plt+0x338>
  401960:	ldrb	w8, [x28]
  401964:	cbnz	w8, 401ae0 <ferror@plt+0x4b0>
  401968:	ldr	w8, [x24, #472]
  40196c:	adrp	x20, 416000 <ferror@plt+0x149d0>
  401970:	add	w9, w8, #0x1
  401974:	adrp	x10, 416000 <ferror@plt+0x149d0>
  401978:	ldrb	w10, [x10, #498]
  40197c:	str	w9, [x24, #472]
  401980:	ldr	x0, [x19, w8, sxtw #3]
  401984:	cmp	w10, #0x1
  401988:	b.ne	401990 <ferror@plt+0x360>  // b.any
  40198c:	bl	401df0 <ferror@plt+0x7c0>
  401990:	ldr	x1, [x20, #480]
  401994:	bl	401330 <fputs@plt>
  401998:	ldr	w8, [x24, #472]
  40199c:	cmp	w8, w21
  4019a0:	b.ge	4019b4 <ferror@plt+0x384>  // b.tcont
  4019a4:	ldr	x1, [x20, #480]
  4019a8:	mov	w0, #0x20                  	// #32
  4019ac:	bl	4013a0 <fputc@plt>
  4019b0:	ldr	w8, [x24, #472]
  4019b4:	cmp	w8, w21
  4019b8:	b.lt	401970 <ferror@plt+0x340>  // b.tstop
  4019bc:	adrp	x8, 416000 <ferror@plt+0x149d0>
  4019c0:	ldrb	w8, [x8, #497]
  4019c4:	cmp	w8, #0x1
  4019c8:	b.ne	4019dc <ferror@plt+0x3ac>  // b.any
  4019cc:	adrp	x8, 416000 <ferror@plt+0x149d0>
  4019d0:	ldr	x1, [x8, #480]
  4019d4:	mov	w0, #0xa                   	// #10
  4019d8:	bl	4013a0 <fputc@plt>
  4019dc:	mov	w0, wzr
  4019e0:	bl	401340 <exit@plt>
  4019e4:	subs	w9, w21, w8
  4019e8:	b.eq	401a38 <ferror@plt+0x408>  // b.none
  4019ec:	cmp	w9, #0x1
  4019f0:	b.eq	401a60 <ferror@plt+0x430>  // b.none
  4019f4:	cmp	w9, #0x2
  4019f8:	b.eq	401a24 <ferror@plt+0x3f4>  // b.none
  4019fc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401a00:	add	x1, x1, #0x6e3
  401a04:	mov	w2, #0x5                   	// #5
  401a08:	mov	x0, xzr
  401a0c:	bl	4015b0 <dcgettext@plt>
  401a10:	mov	x2, x0
  401a14:	mov	w0, #0x1                   	// #1
  401a18:	mov	w1, wzr
  401a1c:	bl	401350 <error@plt>
  401a20:	ldr	w8, [x24, #472]
  401a24:	add	w9, w8, #0x1
  401a28:	str	w9, [x24, #472]
  401a2c:	ldr	x28, [x19, w8, sxtw #3]
  401a30:	mov	w8, w9
  401a34:	b	401a60 <ferror@plt+0x430>
  401a38:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401a3c:	add	x1, x1, #0x6f6
  401a40:	mov	w2, #0x5                   	// #5
  401a44:	mov	x0, xzr
  401a48:	bl	4015b0 <dcgettext@plt>
  401a4c:	mov	x2, x0
  401a50:	mov	w0, #0x1                   	// #1
  401a54:	mov	w1, wzr
  401a58:	bl	401350 <error@plt>
  401a5c:	ldr	w8, [x24, #472]
  401a60:	add	w9, w8, #0x1
  401a64:	adrp	x10, 416000 <ferror@plt+0x149d0>
  401a68:	ldrb	w10, [x10, #498]
  401a6c:	str	w9, [x24, #472]
  401a70:	ldr	x19, [x19, w8, sxtw #3]
  401a74:	cmp	w10, #0x1
  401a78:	b.ne	401a88 <ferror@plt+0x458>  // b.any
  401a7c:	mov	x0, x19
  401a80:	bl	401df0 <ferror@plt+0x7c0>
  401a84:	mov	x19, x0
  401a88:	ldr	x1, [sp]
  401a8c:	cbz	x28, 401a98 <ferror@plt+0x468>
  401a90:	ldrb	w8, [x28]
  401a94:	cbnz	w8, 401ab0 <ferror@plt+0x480>
  401a98:	adrp	x8, 416000 <ferror@plt+0x149d0>
  401a9c:	ldr	x1, [x8, #480]
  401aa0:	mov	x0, x19
  401aa4:	bl	401330 <fputs@plt>
  401aa8:	mov	w0, wzr
  401aac:	bl	401340 <exit@plt>
  401ab0:	cbz	x1, 401ac4 <ferror@plt+0x494>
  401ab4:	ldrb	w8, [x1]
  401ab8:	cbz	w8, 401ac4 <ferror@plt+0x494>
  401abc:	mov	x0, x28
  401ac0:	bl	401420 <bindtextdomain@plt>
  401ac4:	ldr	x1, [sp, #8]
  401ac8:	cbnz	x1, 401b6c <ferror@plt+0x53c>
  401acc:	mov	w2, #0x5                   	// #5
  401ad0:	mov	x0, x28
  401ad4:	mov	x1, x19
  401ad8:	bl	4015b0 <dcgettext@plt>
  401adc:	b	401b78 <ferror@plt+0x548>
  401ae0:	ldr	x1, [sp]
  401ae4:	cbz	x1, 401af8 <ferror@plt+0x4c8>
  401ae8:	ldrb	w8, [x1]
  401aec:	cbz	w8, 401af8 <ferror@plt+0x4c8>
  401af0:	mov	x0, x28
  401af4:	bl	401420 <bindtextdomain@plt>
  401af8:	ldr	w8, [x24, #472]
  401afc:	ldr	x9, [sp, #8]
  401b00:	cbnz	x9, 401b8c <ferror@plt+0x55c>
  401b04:	adrp	x20, 416000 <ferror@plt+0x149d0>
  401b08:	add	w9, w8, #0x1
  401b0c:	adrp	x10, 416000 <ferror@plt+0x149d0>
  401b10:	ldrb	w10, [x10, #498]
  401b14:	str	w9, [x24, #472]
  401b18:	ldr	x1, [x19, w8, sxtw #3]
  401b1c:	cmp	w10, #0x1
  401b20:	b.ne	401b30 <ferror@plt+0x500>  // b.any
  401b24:	mov	x0, x1
  401b28:	bl	401df0 <ferror@plt+0x7c0>
  401b2c:	mov	x1, x0
  401b30:	mov	w2, #0x5                   	// #5
  401b34:	mov	x0, x28
  401b38:	bl	4015b0 <dcgettext@plt>
  401b3c:	ldr	x1, [x20, #480]
  401b40:	bl	401330 <fputs@plt>
  401b44:	ldr	w8, [x24, #472]
  401b48:	cmp	w8, w21
  401b4c:	b.ge	401b60 <ferror@plt+0x530>  // b.tcont
  401b50:	ldr	x1, [x20, #480]
  401b54:	mov	w0, #0x20                  	// #32
  401b58:	bl	4013a0 <fputc@plt>
  401b5c:	ldr	w8, [x24, #472]
  401b60:	cmp	w8, w21
  401b64:	b.lt	401b08 <ferror@plt+0x4d8>  // b.tstop
  401b68:	b	4019bc <ferror@plt+0x38c>
  401b6c:	mov	x0, x28
  401b70:	mov	x2, x19
  401b74:	bl	401fc8 <ferror@plt+0x998>
  401b78:	adrp	x8, 416000 <ferror@plt+0x149d0>
  401b7c:	ldr	x1, [x8, #480]
  401b80:	bl	401330 <fputs@plt>
  401b84:	mov	w0, wzr
  401b88:	bl	401340 <exit@plt>
  401b8c:	adrp	x20, 416000 <ferror@plt+0x149d0>
  401b90:	add	w9, w8, #0x1
  401b94:	adrp	x10, 416000 <ferror@plt+0x149d0>
  401b98:	ldrb	w10, [x10, #498]
  401b9c:	str	w9, [x24, #472]
  401ba0:	ldr	x2, [x19, w8, sxtw #3]
  401ba4:	cmp	w10, #0x1
  401ba8:	b.ne	401bb8 <ferror@plt+0x588>  // b.any
  401bac:	mov	x0, x2
  401bb0:	bl	401df0 <ferror@plt+0x7c0>
  401bb4:	mov	x2, x0
  401bb8:	ldr	x1, [sp, #8]
  401bbc:	mov	x0, x28
  401bc0:	bl	401fc8 <ferror@plt+0x998>
  401bc4:	ldr	x1, [x20, #480]
  401bc8:	bl	401330 <fputs@plt>
  401bcc:	ldr	w8, [x24, #472]
  401bd0:	cmp	w8, w21
  401bd4:	b.ge	401be8 <ferror@plt+0x5b8>  // b.tcont
  401bd8:	ldr	x1, [x20, #480]
  401bdc:	mov	w0, #0x20                  	// #32
  401be0:	bl	4013a0 <fputc@plt>
  401be4:	ldr	w8, [x24, #472]
  401be8:	cmp	w8, w21
  401bec:	b.lt	401b90 <ferror@plt+0x560>  // b.tstop
  401bf0:	b	4019bc <ferror@plt+0x38c>
  401bf4:	stp	x29, x30, [sp, #-32]!
  401bf8:	stp	x20, x19, [sp, #16]
  401bfc:	mov	w19, w0
  401c00:	mov	x29, sp
  401c04:	cbnz	w0, 401db8 <ferror@plt+0x788>
  401c08:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401c0c:	add	x1, x1, #0x758
  401c10:	mov	w2, #0x5                   	// #5
  401c14:	mov	x0, xzr
  401c18:	bl	4015b0 <dcgettext@plt>
  401c1c:	adrp	x8, 416000 <ferror@plt+0x149d0>
  401c20:	ldr	x1, [x8, #504]
  401c24:	mov	x2, x1
  401c28:	bl	4015c0 <printf@plt>
  401c2c:	mov	w0, #0xa                   	// #10
  401c30:	bl	401600 <putchar@plt>
  401c34:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401c38:	add	x1, x1, #0x7a2
  401c3c:	mov	w2, #0x5                   	// #5
  401c40:	mov	x0, xzr
  401c44:	bl	4015b0 <dcgettext@plt>
  401c48:	bl	4015c0 <printf@plt>
  401c4c:	mov	w0, #0xa                   	// #10
  401c50:	bl	401600 <putchar@plt>
  401c54:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401c58:	add	x1, x1, #0x7dd
  401c5c:	mov	w2, #0x5                   	// #5
  401c60:	mov	x0, xzr
  401c64:	bl	4015b0 <dcgettext@plt>
  401c68:	bl	4015c0 <printf@plt>
  401c6c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401c70:	add	x1, x1, #0x827
  401c74:	mov	w2, #0x5                   	// #5
  401c78:	mov	x0, xzr
  401c7c:	bl	4015b0 <dcgettext@plt>
  401c80:	bl	4015c0 <printf@plt>
  401c84:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401c88:	add	x1, x1, #0x85e
  401c8c:	mov	w2, #0x5                   	// #5
  401c90:	mov	x0, xzr
  401c94:	bl	4015b0 <dcgettext@plt>
  401c98:	bl	4015c0 <printf@plt>
  401c9c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401ca0:	add	x1, x1, #0x8a5
  401ca4:	mov	w2, #0x5                   	// #5
  401ca8:	mov	x0, xzr
  401cac:	bl	4015b0 <dcgettext@plt>
  401cb0:	bl	4015c0 <printf@plt>
  401cb4:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401cb8:	add	x1, x1, #0x8dc
  401cbc:	mov	w2, #0x5                   	// #5
  401cc0:	mov	x0, xzr
  401cc4:	bl	4015b0 <dcgettext@plt>
  401cc8:	bl	4015c0 <printf@plt>
  401ccc:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401cd0:	add	x1, x1, #0x915
  401cd4:	mov	w2, #0x5                   	// #5
  401cd8:	mov	x0, xzr
  401cdc:	bl	4015b0 <dcgettext@plt>
  401ce0:	bl	4015c0 <printf@plt>
  401ce4:	mov	w0, #0xa                   	// #10
  401ce8:	bl	401600 <putchar@plt>
  401cec:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401cf0:	add	x1, x1, #0x991
  401cf4:	mov	w2, #0x5                   	// #5
  401cf8:	mov	x0, xzr
  401cfc:	bl	4015b0 <dcgettext@plt>
  401d00:	bl	4015c0 <printf@plt>
  401d04:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401d08:	add	x1, x1, #0x9a6
  401d0c:	mov	w2, #0x5                   	// #5
  401d10:	mov	x0, xzr
  401d14:	bl	4015b0 <dcgettext@plt>
  401d18:	bl	4015c0 <printf@plt>
  401d1c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401d20:	add	x1, x1, #0x9de
  401d24:	mov	w2, #0x5                   	// #5
  401d28:	mov	x0, xzr
  401d2c:	bl	4015b0 <dcgettext@plt>
  401d30:	bl	4015c0 <printf@plt>
  401d34:	mov	w0, #0xa                   	// #10
  401d38:	bl	401600 <putchar@plt>
  401d3c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401d40:	add	x1, x1, #0xa20
  401d44:	mov	w2, #0x5                   	// #5
  401d48:	mov	x0, xzr
  401d4c:	bl	4015b0 <dcgettext@plt>
  401d50:	mov	x20, x0
  401d54:	adrp	x0, 404000 <ferror@plt+0x29d0>
  401d58:	add	x0, x0, #0xbff
  401d5c:	bl	4015f0 <getenv@plt>
  401d60:	adrp	x8, 404000 <ferror@plt+0x29d0>
  401d64:	adrp	x9, 404000 <ferror@plt+0x29d0>
  401d68:	add	x8, x8, #0xc0b
  401d6c:	add	x9, x9, #0x589
  401d70:	cmp	x0, #0x0
  401d74:	csel	x1, x9, x8, eq  // eq = none
  401d78:	mov	x0, x20
  401d7c:	bl	4015c0 <printf@plt>
  401d80:	mov	w0, #0xa                   	// #10
  401d84:	bl	401600 <putchar@plt>
  401d88:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401d8c:	add	x1, x1, #0xc17
  401d90:	mov	w2, #0x5                   	// #5
  401d94:	mov	x0, xzr
  401d98:	bl	4015b0 <dcgettext@plt>
  401d9c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401da0:	adrp	x2, 404000 <ferror@plt+0x29d0>
  401da4:	add	x1, x1, #0xc54
  401da8:	add	x2, x2, #0xc7e
  401dac:	bl	4015c0 <printf@plt>
  401db0:	mov	w0, w19
  401db4:	bl	401340 <exit@plt>
  401db8:	adrp	x8, 416000 <ferror@plt+0x149d0>
  401dbc:	ldr	x20, [x8, #456]
  401dc0:	adrp	x1, 404000 <ferror@plt+0x29d0>
  401dc4:	add	x1, x1, #0x731
  401dc8:	mov	w2, #0x5                   	// #5
  401dcc:	mov	x0, xzr
  401dd0:	bl	4015b0 <dcgettext@plt>
  401dd4:	adrp	x8, 416000 <ferror@plt+0x149d0>
  401dd8:	ldr	x2, [x8, #504]
  401ddc:	mov	x1, x0
  401de0:	mov	x0, x20
  401de4:	bl	401610 <fprintf@plt>
  401de8:	mov	w0, w19
  401dec:	bl	401340 <exit@plt>
  401df0:	stp	x29, x30, [sp, #-48]!
  401df4:	stp	x20, x19, [sp, #32]
  401df8:	adrp	x19, 404000 <ferror@plt+0x29d0>
  401dfc:	stp	x22, x21, [sp, #16]
  401e00:	mov	x20, x0
  401e04:	add	x19, x19, #0xc92
  401e08:	mov	x22, x0
  401e0c:	mov	x29, sp
  401e10:	ldrb	w8, [x22]
  401e14:	mov	x21, x22
  401e18:	cmp	w8, #0x5c
  401e1c:	b.eq	401e2c <ferror@plt+0x7fc>  // b.none
  401e20:	cbz	w8, 401fa8 <ferror@plt+0x978>
  401e24:	add	x22, x21, #0x1
  401e28:	b	401e10 <ferror@plt+0x7e0>
  401e2c:	mov	x22, x21
  401e30:	ldrb	w1, [x22, #1]!
  401e34:	cbz	w1, 401fa8 <ferror@plt+0x978>
  401e38:	mov	w2, #0x12                  	// #18
  401e3c:	mov	x0, x19
  401e40:	bl	401590 <memchr@plt>
  401e44:	cbz	x0, 401e10 <ferror@plt+0x7e0>
  401e48:	mov	x0, x20
  401e4c:	bl	401320 <strlen@plt>
  401e50:	bl	402a98 <ferror@plt+0x1468>
  401e54:	sub	x2, x21, x20
  401e58:	mov	x1, x20
  401e5c:	mov	x19, x0
  401e60:	add	x22, x0, x2
  401e64:	bl	401300 <memcpy@plt>
  401e68:	adrp	x9, 404000 <ferror@plt+0x29d0>
  401e6c:	mov	w8, #0x5c                  	// #92
  401e70:	add	x9, x9, #0x457
  401e74:	mov	w10, #0x7                   	// #7
  401e78:	mov	w11, #0x8                   	// #8
  401e7c:	adrp	x12, 416000 <ferror@plt+0x149d0>
  401e80:	mov	w13, #0xc                   	// #12
  401e84:	mov	w14, #0xa                   	// #10
  401e88:	mov	w15, #0xd                   	// #13
  401e8c:	mov	w16, #0x9                   	// #9
  401e90:	mov	w17, #0xb                   	// #11
  401e94:	mov	x0, x21
  401e98:	ldrb	w18, [x0, #1]!
  401e9c:	sub	w18, w18, #0x30
  401ea0:	cmp	w18, #0x46
  401ea4:	b.hi	401f14 <ferror@plt+0x8e4>  // b.pmore
  401ea8:	adr	x1, 401eb8 <ferror@plt+0x888>
  401eac:	ldrb	w2, [x9, x18]
  401eb0:	add	x1, x1, x2, lsl #2
  401eb4:	br	x1
  401eb8:	mov	x0, x21
  401ebc:	ldrb	w2, [x0, #2]!
  401ec0:	and	w1, w2, #0xf8
  401ec4:	cmp	w1, #0x30
  401ec8:	b.ne	401efc <ferror@plt+0x8cc>  // b.any
  401ecc:	mov	x0, x21
  401ed0:	ldrb	w1, [x0, #3]!
  401ed4:	add	w18, w2, w18, lsl #3
  401ed8:	sub	w18, w18, #0x30
  401edc:	and	w2, w1, #0xf8
  401ee0:	cmp	w2, #0x30
  401ee4:	b.ne	401f08 <ferror@plt+0x8d8>  // b.any
  401ee8:	add	w18, w1, w18, lsl #3
  401eec:	sub	w18, w18, #0x30
  401ef0:	add	x21, x21, #0x4
  401ef4:	strb	w18, [x22]
  401ef8:	b	401f94 <ferror@plt+0x964>
  401efc:	mov	x21, x0
  401f00:	strb	w18, [x22]
  401f04:	b	401f94 <ferror@plt+0x964>
  401f08:	mov	x21, x0
  401f0c:	strb	w18, [x22]
  401f10:	b	401f94 <ferror@plt+0x964>
  401f14:	mov	x21, x0
  401f18:	strb	w8, [x22]
  401f1c:	b	401f94 <ferror@plt+0x964>
  401f20:	strb	w8, [x22]
  401f24:	add	x21, x21, #0x2
  401f28:	b	401f94 <ferror@plt+0x964>
  401f2c:	strb	w10, [x22], #1
  401f30:	add	x21, x21, #0x2
  401f34:	b	401f94 <ferror@plt+0x964>
  401f38:	strb	w11, [x22], #1
  401f3c:	add	x21, x21, #0x2
  401f40:	b	401f94 <ferror@plt+0x964>
  401f44:	strb	wzr, [x12, #497]
  401f48:	add	x21, x21, #0x2
  401f4c:	b	401f94 <ferror@plt+0x964>
  401f50:	strb	w13, [x22], #1
  401f54:	add	x21, x21, #0x2
  401f58:	b	401f94 <ferror@plt+0x964>
  401f5c:	strb	w14, [x22], #1
  401f60:	add	x21, x21, #0x2
  401f64:	b	401f94 <ferror@plt+0x964>
  401f68:	strb	w15, [x22], #1
  401f6c:	add	x21, x21, #0x2
  401f70:	b	401f94 <ferror@plt+0x964>
  401f74:	strb	w16, [x22], #1
  401f78:	add	x21, x21, #0x2
  401f7c:	b	401f94 <ferror@plt+0x964>
  401f80:	strb	w17, [x22], #1
  401f84:	add	x21, x21, #0x2
  401f88:	b	401f94 <ferror@plt+0x964>
  401f8c:	add	x21, x21, #0x1
  401f90:	strb	w18, [x22], #1
  401f94:	ldrb	w18, [x21]
  401f98:	cbz	w18, 401fb0 <ferror@plt+0x980>
  401f9c:	cmp	w18, #0x5c
  401fa0:	b.ne	401f8c <ferror@plt+0x95c>  // b.any
  401fa4:	b	401e94 <ferror@plt+0x864>
  401fa8:	mov	x19, x20
  401fac:	b	401fb4 <ferror@plt+0x984>
  401fb0:	strb	wzr, [x22]
  401fb4:	mov	x0, x19
  401fb8:	ldp	x20, x19, [sp, #32]
  401fbc:	ldp	x22, x21, [sp, #16]
  401fc0:	ldp	x29, x30, [sp], #48
  401fc4:	ret
  401fc8:	stp	x29, x30, [sp, #-80]!
  401fcc:	stp	x22, x21, [sp, #48]
  401fd0:	mov	x21, x0
  401fd4:	mov	x0, x1
  401fd8:	str	x25, [sp, #16]
  401fdc:	stp	x24, x23, [sp, #32]
  401fe0:	stp	x20, x19, [sp, #64]
  401fe4:	mov	x29, sp
  401fe8:	mov	x19, x2
  401fec:	mov	x20, x1
  401ff0:	bl	401320 <strlen@plt>
  401ff4:	mov	x22, x0
  401ff8:	add	x25, x0, #0x1
  401ffc:	mov	x0, x19
  402000:	bl	401320 <strlen@plt>
  402004:	add	x23, x0, #0x1
  402008:	add	x8, x23, x25
  40200c:	add	x8, x8, #0xf
  402010:	and	x8, x8, #0xfffffffffffffff0
  402014:	mov	x9, sp
  402018:	sub	x24, x9, x8
  40201c:	mov	sp, x24
  402020:	mov	x0, x24
  402024:	mov	x1, x20
  402028:	mov	x2, x22
  40202c:	bl	401300 <memcpy@plt>
  402030:	mov	w8, #0x4                   	// #4
  402034:	add	x0, x24, x25
  402038:	mov	x1, x19
  40203c:	mov	x2, x23
  402040:	strb	w8, [x24, x22]
  402044:	bl	401300 <memcpy@plt>
  402048:	mov	w2, #0x5                   	// #5
  40204c:	mov	x0, x21
  402050:	mov	x1, x24
  402054:	bl	4015b0 <dcgettext@plt>
  402058:	cmp	x0, x24
  40205c:	csel	x0, x19, x0, eq  // eq = none
  402060:	mov	sp, x29
  402064:	ldp	x20, x19, [sp, #64]
  402068:	ldp	x22, x21, [sp, #48]
  40206c:	ldp	x24, x23, [sp, #32]
  402070:	ldr	x25, [sp, #16]
  402074:	ldp	x29, x30, [sp], #80
  402078:	ret
  40207c:	stp	x29, x30, [sp, #-48]!
  402080:	adrp	x8, 416000 <ferror@plt+0x149d0>
  402084:	ldr	x0, [x8, #480]
  402088:	str	x21, [sp, #16]
  40208c:	stp	x20, x19, [sp, #32]
  402090:	mov	x29, sp
  402094:	bl	402250 <ferror@plt+0xc20>
  402098:	mov	w20, w0
  40209c:	bl	4015e0 <__errno_location@plt>
  4020a0:	mov	x19, x0
  4020a4:	cbz	w20, 4020d8 <ferror@plt+0xaa8>
  4020a8:	ldr	w20, [x19]
  4020ac:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4020b0:	add	x1, x1, #0xca7
  4020b4:	mov	w2, #0x5                   	// #5
  4020b8:	mov	x0, xzr
  4020bc:	bl	4015b0 <dcgettext@plt>
  4020c0:	adrp	x2, 404000 <ferror@plt+0x29d0>
  4020c4:	mov	x3, x0
  4020c8:	add	x2, x2, #0xca4
  4020cc:	mov	w0, #0x1                   	// #1
  4020d0:	mov	w1, w20
  4020d4:	bl	401350 <error@plt>
  4020d8:	str	wzr, [x19]
  4020dc:	adrp	x21, 416000 <ferror@plt+0x149d0>
  4020e0:	ldr	x20, [x21, #456]
  4020e4:	mov	x0, x20
  4020e8:	bl	401630 <ferror@plt>
  4020ec:	cbnz	w0, 402128 <ferror@plt+0xaf8>
  4020f0:	mov	x0, x20
  4020f4:	bl	401570 <fflush@plt>
  4020f8:	ldr	x20, [x21, #456]
  4020fc:	cbnz	w0, 402128 <ferror@plt+0xaf8>
  402100:	mov	x0, x20
  402104:	bl	4013c0 <fclose@plt>
  402108:	cbz	w0, 402118 <ferror@plt+0xae8>
  40210c:	ldr	w8, [x19]
  402110:	cmp	w8, #0x9
  402114:	b.ne	402130 <ferror@plt+0xb00>  // b.any
  402118:	ldp	x20, x19, [sp, #32]
  40211c:	ldr	x21, [sp, #16]
  402120:	ldp	x29, x30, [sp], #48
  402124:	ret
  402128:	mov	x0, x20
  40212c:	bl	4013c0 <fclose@plt>
  402130:	mov	w0, #0x1                   	// #1
  402134:	bl	401340 <exit@plt>
  402138:	mov	w1, wzr
  40213c:	b	402140 <ferror@plt+0xb10>
  402140:	stp	x29, x30, [sp, #-48]!
  402144:	adrp	x8, 416000 <ferror@plt+0x149d0>
  402148:	ldr	x8, [x8, #480]
  40214c:	str	x21, [sp, #16]
  402150:	stp	x20, x19, [sp, #32]
  402154:	mov	x20, x0
  402158:	cmp	x8, x0
  40215c:	mov	w21, w1
  402160:	mov	x29, sp
  402164:	b.ne	402190 <ferror@plt+0xb60>  // b.any
  402168:	adrp	x8, 416000 <ferror@plt+0x149d0>
  40216c:	ldrb	w9, [x8, #499]
  402170:	tbz	w9, #0, 402188 <ferror@plt+0xb58>
  402174:	mov	w0, wzr
  402178:	ldp	x20, x19, [sp, #32]
  40217c:	ldr	x21, [sp, #16]
  402180:	ldp	x29, x30, [sp], #48
  402184:	ret
  402188:	mov	w9, #0x1                   	// #1
  40218c:	strb	w9, [x8, #499]
  402190:	bl	4015e0 <__errno_location@plt>
  402194:	mov	x19, x0
  402198:	str	wzr, [x0]
  40219c:	mov	x0, x20
  4021a0:	bl	401630 <ferror@plt>
  4021a4:	cbz	w0, 4021d8 <ferror@plt+0xba8>
  4021a8:	mov	x0, x20
  4021ac:	bl	401570 <fflush@plt>
  4021b0:	cbnz	w0, 4021e8 <ferror@plt+0xbb8>
  4021b4:	mov	x1, x20
  4021b8:	bl	4013a0 <fputc@plt>
  4021bc:	cmn	w0, #0x1
  4021c0:	b.eq	4021e8 <ferror@plt+0xbb8>  // b.none
  4021c4:	mov	x0, x20
  4021c8:	bl	401570 <fflush@plt>
  4021cc:	cbnz	w0, 4021e8 <ferror@plt+0xbb8>
  4021d0:	str	wzr, [x19]
  4021d4:	b	4021e8 <ferror@plt+0xbb8>
  4021d8:	tbz	w21, #0, 402210 <ferror@plt+0xbe0>
  4021dc:	mov	x0, x20
  4021e0:	bl	401570 <fflush@plt>
  4021e4:	cbz	w0, 402224 <ferror@plt+0xbf4>
  4021e8:	ldr	w21, [x19]
  4021ec:	mov	x0, x20
  4021f0:	bl	4013c0 <fclose@plt>
  4021f4:	str	w21, [x19]
  4021f8:	cmp	w21, #0x20
  4021fc:	csetm	w0, ne  // ne = any
  402200:	ldp	x20, x19, [sp, #32]
  402204:	ldr	x21, [sp, #16]
  402208:	ldp	x29, x30, [sp], #48
  40220c:	ret
  402210:	mov	x0, x20
  402214:	bl	4013c0 <fclose@plt>
  402218:	cbz	w0, 402178 <ferror@plt+0xb48>
  40221c:	ldr	w21, [x19]
  402220:	b	4021f8 <ferror@plt+0xbc8>
  402224:	mov	x0, x20
  402228:	bl	4013c0 <fclose@plt>
  40222c:	cbz	w0, 402178 <ferror@plt+0xb48>
  402230:	ldr	w21, [x19]
  402234:	cmp	w21, #0x9
  402238:	b.ne	4021f8 <ferror@plt+0xbc8>  // b.any
  40223c:	mov	w0, wzr
  402240:	ldp	x20, x19, [sp, #32]
  402244:	ldr	x21, [sp, #16]
  402248:	ldp	x29, x30, [sp], #48
  40224c:	ret
  402250:	mov	w1, #0x1                   	// #1
  402254:	b	402140 <ferror@plt+0xb10>
  402258:	stp	x29, x30, [sp, #-32]!
  40225c:	stp	x20, x19, [sp, #16]
  402260:	mov	x29, sp
  402264:	cbz	x0, 4022e4 <ferror@plt+0xcb4>
  402268:	mov	w1, #0x2f                  	// #47
  40226c:	mov	x19, x0
  402270:	bl	401490 <strrchr@plt>
  402274:	cmp	x0, #0x0
  402278:	csinc	x20, x19, x0, eq  // eq = none
  40227c:	sub	x8, x20, x19
  402280:	cmp	x8, #0x7
  402284:	b.lt	4022c8 <ferror@plt+0xc98>  // b.tstop
  402288:	adrp	x1, 404000 <ferror@plt+0x29d0>
  40228c:	sub	x0, x20, #0x7
  402290:	add	x1, x1, #0xceb
  402294:	mov	w2, #0x7                   	// #7
  402298:	bl	401410 <strncmp@plt>
  40229c:	cbnz	w0, 4022c8 <ferror@plt+0xc98>
  4022a0:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4022a4:	add	x1, x1, #0xcf3
  4022a8:	mov	w2, #0x3                   	// #3
  4022ac:	mov	x0, x20
  4022b0:	bl	401410 <strncmp@plt>
  4022b4:	mov	x19, x20
  4022b8:	cbnz	w0, 4022c8 <ferror@plt+0xc98>
  4022bc:	add	x19, x20, #0x3
  4022c0:	adrp	x8, 416000 <ferror@plt+0x149d0>
  4022c4:	str	x19, [x8, #488]
  4022c8:	adrp	x8, 416000 <ferror@plt+0x149d0>
  4022cc:	adrp	x9, 416000 <ferror@plt+0x149d0>
  4022d0:	str	x19, [x8, #504]
  4022d4:	str	x19, [x9, #448]
  4022d8:	ldp	x20, x19, [sp, #16]
  4022dc:	ldp	x29, x30, [sp], #32
  4022e0:	ret
  4022e4:	adrp	x8, 416000 <ferror@plt+0x149d0>
  4022e8:	ldr	x3, [x8, #456]
  4022ec:	adrp	x0, 404000 <ferror@plt+0x29d0>
  4022f0:	add	x0, x0, #0xcb3
  4022f4:	mov	w1, #0x37                  	// #55
  4022f8:	mov	w2, #0x1                   	// #1
  4022fc:	bl	401560 <fwrite@plt>
  402300:	bl	4014b0 <abort@plt>
  402304:	stp	x29, x30, [sp, #-48]!
  402308:	stp	x20, x19, [sp, #32]
  40230c:	mov	x19, x0
  402310:	mov	w2, #0x5                   	// #5
  402314:	mov	x0, xzr
  402318:	mov	x1, x19
  40231c:	str	x21, [sp, #16]
  402320:	mov	x29, sp
  402324:	bl	4015b0 <dcgettext@plt>
  402328:	cmp	x0, x19
  40232c:	b.eq	402384 <ferror@plt+0xd54>  // b.none
  402330:	mov	x1, x19
  402334:	mov	x20, x0
  402338:	bl	402398 <ferror@plt+0xd68>
  40233c:	tbz	w0, #0, 402348 <ferror@plt+0xd18>
  402340:	mov	x19, x20
  402344:	b	402384 <ferror@plt+0xd54>
  402348:	mov	x0, x20
  40234c:	bl	401320 <strlen@plt>
  402350:	mov	x21, x0
  402354:	mov	x0, x19
  402358:	bl	401320 <strlen@plt>
  40235c:	add	x8, x21, x0
  402360:	add	x0, x8, #0x4
  402364:	bl	402a98 <ferror@plt+0x1468>
  402368:	adrp	x1, 404000 <ferror@plt+0x29d0>
  40236c:	add	x1, x1, #0xcf7
  402370:	mov	x2, x20
  402374:	mov	x3, x19
  402378:	mov	x21, x0
  40237c:	bl	401380 <sprintf@plt>
  402380:	mov	x19, x21
  402384:	mov	x0, x19
  402388:	ldp	x20, x19, [sp, #32]
  40238c:	ldr	x21, [sp, #16]
  402390:	ldp	x29, x30, [sp], #48
  402394:	ret
  402398:	sub	sp, sp, #0xb0
  40239c:	mov	x8, x1
  4023a0:	stp	x22, x21, [sp, #144]
  4023a4:	mov	x21, x0
  4023a8:	mov	w1, #0x2                   	// #2
  4023ac:	mov	x0, x8
  4023b0:	stp	x29, x30, [sp, #128]
  4023b4:	stp	x20, x19, [sp, #160]
  4023b8:	add	x29, sp, #0x80
  4023bc:	bl	402808 <ferror@plt+0x11d8>
  4023c0:	ldrb	w8, [x21]
  4023c4:	mov	x19, x0
  4023c8:	cbnz	w8, 402400 <ferror@plt+0xdd0>
  4023cc:	mov	w20, wzr
  4023d0:	mov	x0, x19
  4023d4:	bl	401530 <free@plt>
  4023d8:	mov	w0, w20
  4023dc:	ldp	x20, x19, [sp, #160]
  4023e0:	ldp	x22, x21, [sp, #144]
  4023e4:	ldp	x29, x30, [sp, #128]
  4023e8:	add	sp, sp, #0xb0
  4023ec:	ret
  4023f0:	ldr	x8, [sp, #88]
  4023f4:	add	x21, x20, x8
  4023f8:	ldrb	w8, [x21]
  4023fc:	cbz	w8, 4023cc <ferror@plt+0xd9c>
  402400:	mov	x0, x21
  402404:	mov	x1, x19
  402408:	bl	402f74 <ferror@plt+0x1944>
  40240c:	mov	x20, x0
  402410:	cbz	x0, 4023d0 <ferror@plt+0xda0>
  402414:	bl	401540 <__ctype_get_mb_cur_max@plt>
  402418:	cmp	x0, #0x2
  40241c:	b.cc	402470 <ferror@plt+0xe40>  // b.lo, b.ul, b.last
  402420:	cmp	x21, x20
  402424:	str	x21, [sp, #80]
  402428:	strb	wzr, [sp, #64]
  40242c:	stur	xzr, [sp, #68]
  402430:	strb	wzr, [sp, #76]
  402434:	b.cc	402454 <ferror@plt+0xe24>  // b.lo, b.ul, b.last
  402438:	b	40250c <ferror@plt+0xedc>
  40243c:	ldp	x10, x9, [sp, #80]
  402440:	strb	wzr, [sp, #76]
  402444:	add	x9, x10, x9
  402448:	cmp	x9, x20
  40244c:	str	x9, [sp, #80]
  402450:	b.cs	4024f8 <ferror@plt+0xec8>  // b.hs, b.nlast
  402454:	add	x0, sp, #0x40
  402458:	bl	4038f0 <ferror@plt+0x22c0>
  40245c:	ldrb	w8, [sp, #96]
  402460:	ldr	w0, [sp, #100]
  402464:	cbz	w8, 40243c <ferror@plt+0xe0c>
  402468:	cbnz	w0, 40243c <ferror@plt+0xe0c>
  40246c:	b	4025e8 <ferror@plt+0xfb8>
  402470:	cmp	x21, x20
  402474:	b.cs	4024c0 <ferror@plt+0xe90>  // b.hs, b.nlast
  402478:	bl	401520 <__ctype_b_loc@plt>
  40247c:	ldr	x8, [x0]
  402480:	ldurb	w9, [x20, #-1]
  402484:	ldrh	w8, [x8, x9, lsl #1]
  402488:	tst	w8, #0x8
  40248c:	cset	w21, eq  // eq = none
  402490:	mov	x0, x19
  402494:	bl	401320 <strlen@plt>
  402498:	ldrb	w22, [x20, x0]
  40249c:	cbz	x22, 4024d4 <ferror@plt+0xea4>
  4024a0:	bl	401520 <__ctype_b_loc@plt>
  4024a4:	ldr	x8, [x0]
  4024a8:	ldrh	w8, [x8, x22, lsl #1]
  4024ac:	tst	w8, #0x8
  4024b0:	cset	w8, eq  // eq = none
  4024b4:	and	w8, w21, w8
  4024b8:	tbz	w8, #0, 4024e0 <ferror@plt+0xeb0>
  4024bc:	b	4025e0 <ferror@plt+0xfb0>
  4024c0:	mov	w21, #0x1                   	// #1
  4024c4:	mov	x0, x19
  4024c8:	bl	401320 <strlen@plt>
  4024cc:	ldrb	w22, [x20, x0]
  4024d0:	cbnz	x22, 4024a0 <ferror@plt+0xe70>
  4024d4:	mov	w8, #0x1                   	// #1
  4024d8:	and	w8, w21, w8
  4024dc:	tbnz	w8, #0, 4025e0 <ferror@plt+0xfb0>
  4024e0:	ldrb	w8, [x20], #1
  4024e4:	cbz	w8, 4023cc <ferror@plt+0xd9c>
  4024e8:	mov	x21, x20
  4024ec:	ldrb	w8, [x21]
  4024f0:	cbnz	w8, 402400 <ferror@plt+0xdd0>
  4024f4:	b	4023cc <ferror@plt+0xd9c>
  4024f8:	cbz	w8, 40250c <ferror@plt+0xedc>
  4024fc:	bl	4015a0 <iswalnum@plt>
  402500:	cmp	w0, #0x0
  402504:	cset	w21, eq  // eq = none
  402508:	b	402510 <ferror@plt+0xee0>
  40250c:	mov	w21, #0x1                   	// #1
  402510:	str	x20, [sp, #80]
  402514:	strb	wzr, [sp, #64]
  402518:	stur	xzr, [sp, #68]
  40251c:	strb	wzr, [sp, #76]
  402520:	str	x19, [sp, #16]
  402524:	strb	wzr, [sp]
  402528:	stur	xzr, [sp, #4]
  40252c:	b	40254c <ferror@plt+0xf1c>
  402530:	ldp	x9, x8, [sp, #80]
  402534:	ldp	x11, x10, [sp, #16]
  402538:	strb	wzr, [sp, #76]
  40253c:	add	x8, x9, x8
  402540:	add	x9, x11, x10
  402544:	str	x8, [sp, #80]
  402548:	str	x9, [sp, #16]
  40254c:	mov	x0, sp
  402550:	strb	wzr, [sp, #12]
  402554:	bl	4038f0 <ferror@plt+0x22c0>
  402558:	ldrb	w8, [sp, #32]
  40255c:	cbz	w8, 402568 <ferror@plt+0xf38>
  402560:	ldr	w8, [sp, #36]
  402564:	cbz	w8, 402584 <ferror@plt+0xf54>
  402568:	add	x0, sp, #0x40
  40256c:	bl	4038f0 <ferror@plt+0x22c0>
  402570:	ldrb	w8, [sp, #96]
  402574:	cbz	w8, 402530 <ferror@plt+0xf00>
  402578:	ldr	w8, [sp, #100]
  40257c:	cbnz	w8, 402530 <ferror@plt+0xf00>
  402580:	b	4025e8 <ferror@plt+0xfb8>
  402584:	add	x0, sp, #0x40
  402588:	bl	4038f0 <ferror@plt+0x22c0>
  40258c:	ldrb	w9, [sp, #96]
  402590:	mov	w8, #0x1                   	// #1
  402594:	cbz	w9, 4025ac <ferror@plt+0xf7c>
  402598:	ldr	w0, [sp, #100]
  40259c:	cbz	w0, 4025ac <ferror@plt+0xf7c>
  4025a0:	bl	4015a0 <iswalnum@plt>
  4025a4:	cmp	w0, #0x0
  4025a8:	cset	w8, eq  // eq = none
  4025ac:	and	w8, w21, w8
  4025b0:	tbnz	w8, #0, 4025e0 <ferror@plt+0xfb0>
  4025b4:	add	x0, sp, #0x40
  4025b8:	str	x20, [sp, #80]
  4025bc:	strb	wzr, [sp, #64]
  4025c0:	stur	xzr, [sp, #68]
  4025c4:	strb	wzr, [sp, #76]
  4025c8:	bl	4038f0 <ferror@plt+0x22c0>
  4025cc:	ldrb	w8, [sp, #96]
  4025d0:	cbz	w8, 4023f0 <ferror@plt+0xdc0>
  4025d4:	ldr	w8, [sp, #100]
  4025d8:	cbnz	w8, 4023f0 <ferror@plt+0xdc0>
  4025dc:	b	4023cc <ferror@plt+0xd9c>
  4025e0:	mov	w20, #0x1                   	// #1
  4025e4:	b	4023d0 <ferror@plt+0xda0>
  4025e8:	bl	4014b0 <abort@plt>
  4025ec:	stp	x29, x30, [sp, #-80]!
  4025f0:	stp	x22, x21, [sp, #48]
  4025f4:	mov	x22, x0
  4025f8:	stp	x20, x19, [sp, #64]
  4025fc:	mov	x20, x1
  402600:	mov	w2, #0x5                   	// #5
  402604:	mov	x0, xzr
  402608:	mov	x1, x22
  40260c:	stp	x26, x25, [sp, #16]
  402610:	stp	x24, x23, [sp, #32]
  402614:	mov	x29, sp
  402618:	bl	4015b0 <dcgettext@plt>
  40261c:	mov	x19, x0
  402620:	bl	402cf8 <ferror@plt+0x16c8>
  402624:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402628:	add	x1, x1, #0xcff
  40262c:	mov	x21, x0
  402630:	bl	402c90 <ferror@plt+0x1660>
  402634:	cbz	w0, 4026dc <ferror@plt+0x10ac>
  402638:	adrp	x24, 404000 <ferror@plt+0x29d0>
  40263c:	add	x24, x24, #0xcff
  402640:	mov	x0, x20
  402644:	mov	x1, x24
  402648:	mov	x2, x21
  40264c:	bl	402c54 <ferror@plt+0x1624>
  402650:	mov	x23, x0
  402654:	mov	x0, x21
  402658:	bl	401320 <strlen@plt>
  40265c:	mov	x25, x0
  402660:	add	x0, x0, #0xb
  402664:	bl	402a98 <ferror@plt+0x1468>
  402668:	mov	x1, x21
  40266c:	mov	x2, x25
  402670:	mov	x26, x0
  402674:	bl	401300 <memcpy@plt>
  402678:	adrp	x8, 404000 <ferror@plt+0x29d0>
  40267c:	add	x8, x8, #0xd05
  402680:	ldr	x8, [x8]
  402684:	mov	w10, #0x494c                	// #18764
  402688:	add	x9, x26, x25
  40268c:	movk	w10, #0x54, lsl #16
  402690:	mov	x0, x20
  402694:	mov	x1, x24
  402698:	mov	x2, x26
  40269c:	stur	w10, [x9, #7]
  4026a0:	str	x8, [x9]
  4026a4:	bl	402c54 <ferror@plt+0x1624>
  4026a8:	mov	x20, x0
  4026ac:	mov	x0, x26
  4026b0:	bl	401530 <free@plt>
  4026b4:	cbz	x20, 4026d4 <ferror@plt+0x10a4>
  4026b8:	mov	w1, #0x3f                  	// #63
  4026bc:	mov	x0, x20
  4026c0:	bl	401550 <strchr@plt>
  4026c4:	cbz	x0, 4026ec <ferror@plt+0x10bc>
  4026c8:	mov	x0, x20
  4026cc:	bl	401530 <free@plt>
  4026d0:	mov	x20, xzr
  4026d4:	mov	x21, xzr
  4026d8:	b	4026f0 <ferror@plt+0x10c0>
  4026dc:	mov	x21, xzr
  4026e0:	mov	x24, xzr
  4026e4:	mov	x23, x20
  4026e8:	b	4026f4 <ferror@plt+0x10c4>
  4026ec:	mov	x21, x20
  4026f0:	mov	x24, x23
  4026f4:	cmp	x20, #0x0
  4026f8:	csel	x8, x22, x20, eq  // eq = none
  4026fc:	cmp	x23, #0x0
  402700:	mov	x0, x19
  402704:	mov	x1, x22
  402708:	csel	x25, x23, x8, ne  // ne = any
  40270c:	bl	4014f0 <strcmp@plt>
  402710:	cbz	w0, 402768 <ferror@plt+0x1138>
  402714:	mov	x0, x19
  402718:	mov	x1, x22
  40271c:	bl	402398 <ferror@plt+0xd68>
  402720:	tbnz	w0, #0, 40274c <ferror@plt+0x111c>
  402724:	cbz	x23, 402738 <ferror@plt+0x1108>
  402728:	mov	x0, x19
  40272c:	mov	x1, x23
  402730:	bl	402398 <ferror@plt+0xd68>
  402734:	tbnz	w0, #0, 40274c <ferror@plt+0x111c>
  402738:	cbz	x20, 402798 <ferror@plt+0x1168>
  40273c:	mov	x0, x19
  402740:	mov	x1, x20
  402744:	bl	402398 <ferror@plt+0xd68>
  402748:	tbz	w0, #0, 402798 <ferror@plt+0x1168>
  40274c:	cbz	x24, 402758 <ferror@plt+0x1128>
  402750:	mov	x0, x24
  402754:	bl	401530 <free@plt>
  402758:	cbz	x21, 4027ec <ferror@plt+0x11bc>
  40275c:	mov	x0, x21
  402760:	bl	401530 <free@plt>
  402764:	b	4027ec <ferror@plt+0x11bc>
  402768:	cbz	x24, 40277c <ferror@plt+0x114c>
  40276c:	cmp	x24, x25
  402770:	b.eq	40277c <ferror@plt+0x114c>  // b.none
  402774:	mov	x0, x24
  402778:	bl	401530 <free@plt>
  40277c:	cbz	x21, 402790 <ferror@plt+0x1160>
  402780:	cmp	x21, x25
  402784:	b.eq	402790 <ferror@plt+0x1160>  // b.none
  402788:	mov	x0, x21
  40278c:	bl	401530 <free@plt>
  402790:	mov	x19, x25
  402794:	b	4027ec <ferror@plt+0x11bc>
  402798:	mov	x0, x19
  40279c:	bl	401320 <strlen@plt>
  4027a0:	mov	x20, x0
  4027a4:	mov	x0, x25
  4027a8:	bl	401320 <strlen@plt>
  4027ac:	add	x8, x20, x0
  4027b0:	add	x0, x8, #0x4
  4027b4:	bl	402a98 <ferror@plt+0x1468>
  4027b8:	adrp	x1, 404000 <ferror@plt+0x29d0>
  4027bc:	add	x1, x1, #0xcf7
  4027c0:	mov	x2, x19
  4027c4:	mov	x3, x25
  4027c8:	mov	x20, x0
  4027cc:	bl	401380 <sprintf@plt>
  4027d0:	cbz	x24, 4027dc <ferror@plt+0x11ac>
  4027d4:	mov	x0, x24
  4027d8:	bl	401530 <free@plt>
  4027dc:	cbz	x21, 4027e8 <ferror@plt+0x11b8>
  4027e0:	mov	x0, x21
  4027e4:	bl	401530 <free@plt>
  4027e8:	mov	x19, x20
  4027ec:	mov	x0, x19
  4027f0:	ldp	x20, x19, [sp, #64]
  4027f4:	ldp	x22, x21, [sp, #48]
  4027f8:	ldp	x24, x23, [sp, #32]
  4027fc:	ldp	x26, x25, [sp, #16]
  402800:	ldp	x29, x30, [sp], #80
  402804:	ret
  402808:	sub	sp, sp, #0x80
  40280c:	stp	x29, x30, [sp, #80]
  402810:	stp	x22, x21, [sp, #96]
  402814:	stp	x20, x19, [sp, #112]
  402818:	add	x29, sp, #0x50
  40281c:	mov	w20, w1
  402820:	bl	401480 <strdup@plt>
  402824:	cbz	x0, 402a54 <ferror@plt+0x1424>
  402828:	mov	x19, x0
  40282c:	bl	401540 <__ctype_get_mb_cur_max@plt>
  402830:	cmp	x0, #0x2
  402834:	b.cc	4029a4 <ferror@plt+0x1374>  // b.lo, b.ul, b.last
  402838:	cbz	w20, 4028c4 <ferror@plt+0x1294>
  40283c:	mov	x0, x19
  402840:	str	x19, [sp, #32]
  402844:	bl	401320 <strlen@plt>
  402848:	add	x8, x19, x0
  40284c:	cmp	x0, #0x1
  402850:	mov	x21, x19
  402854:	strb	wzr, [sp, #16]
  402858:	stur	xzr, [sp, #20]
  40285c:	str	x8, [sp, #8]
  402860:	strb	wzr, [sp, #28]
  402864:	b.lt	4028a4 <ferror@plt+0x1274>  // b.tstop
  402868:	add	x0, sp, #0x8
  40286c:	bl	402d34 <ferror@plt+0x1704>
  402870:	ldrb	w8, [sp, #48]
  402874:	cbz	w8, 4028a0 <ferror@plt+0x1270>
  402878:	ldr	w0, [sp, #52]
  40287c:	bl	4013d0 <iswspace@plt>
  402880:	cbz	w0, 4028a0 <ferror@plt+0x1270>
  402884:	ldp	x9, x8, [sp, #32]
  402888:	ldr	x10, [sp, #8]
  40288c:	strb	wzr, [sp, #28]
  402890:	add	x8, x9, x8
  402894:	cmp	x8, x10
  402898:	str	x8, [sp, #32]
  40289c:	b.cc	402868 <ferror@plt+0x1238>  // b.lo, b.ul, b.last
  4028a0:	ldr	x21, [sp, #32]
  4028a4:	mov	x0, x21
  4028a8:	bl	401320 <strlen@plt>
  4028ac:	add	x2, x0, #0x1
  4028b0:	mov	x0, x19
  4028b4:	mov	x1, x21
  4028b8:	bl	401310 <memmove@plt>
  4028bc:	cmp	w20, #0x1
  4028c0:	b.eq	402a3c <ferror@plt+0x140c>  // b.none
  4028c4:	mov	x0, x19
  4028c8:	str	x19, [sp, #32]
  4028cc:	bl	401320 <strlen@plt>
  4028d0:	add	x8, x19, x0
  4028d4:	cmp	x0, #0x1
  4028d8:	strb	wzr, [sp, #16]
  4028dc:	stur	xzr, [sp, #20]
  4028e0:	str	x8, [sp, #8]
  4028e4:	strb	wzr, [sp, #28]
  4028e8:	b.lt	402a3c <ferror@plt+0x140c>  // b.tstop
  4028ec:	mov	w21, wzr
  4028f0:	b	402914 <ferror@plt+0x12e4>
  4028f4:	mov	w21, #0x1                   	// #1
  4028f8:	ldp	x9, x8, [sp, #32]
  4028fc:	ldr	x10, [sp, #8]
  402900:	strb	wzr, [sp, #28]
  402904:	add	x8, x9, x8
  402908:	cmp	x8, x10
  40290c:	str	x8, [sp, #32]
  402910:	b.cs	402a30 <ferror@plt+0x1400>  // b.hs, b.nlast
  402914:	add	x0, sp, #0x8
  402918:	bl	402d34 <ferror@plt+0x1704>
  40291c:	cmp	w21, #0x1
  402920:	b.eq	402944 <ferror@plt+0x1314>  // b.none
  402924:	cbnz	w21, 402974 <ferror@plt+0x1344>
  402928:	ldrb	w8, [sp, #48]
  40292c:	cbz	w8, 4028f4 <ferror@plt+0x12c4>
  402930:	ldr	w0, [sp, #52]
  402934:	bl	4013d0 <iswspace@plt>
  402938:	cbz	w0, 402990 <ferror@plt+0x1360>
  40293c:	mov	w21, wzr
  402940:	b	4028f8 <ferror@plt+0x12c8>
  402944:	ldrb	w8, [sp, #48]
  402948:	cbz	w8, 4028f4 <ferror@plt+0x12c4>
  40294c:	ldr	w0, [sp, #52]
  402950:	bl	4013d0 <iswspace@plt>
  402954:	cbz	w0, 4028f4 <ferror@plt+0x12c4>
  402958:	ldrb	w8, [sp, #48]
  40295c:	cbz	w8, 4028f4 <ferror@plt+0x12c4>
  402960:	ldr	w0, [sp, #52]
  402964:	bl	4013d0 <iswspace@plt>
  402968:	cbz	w0, 4028f4 <ferror@plt+0x12c4>
  40296c:	ldr	x20, [sp, #32]
  402970:	b	402988 <ferror@plt+0x1358>
  402974:	ldrb	w8, [sp, #48]
  402978:	cbz	w8, 4028f4 <ferror@plt+0x12c4>
  40297c:	ldr	w0, [sp, #52]
  402980:	bl	4013d0 <iswspace@plt>
  402984:	cbz	w0, 4028f4 <ferror@plt+0x12c4>
  402988:	mov	w21, #0x2                   	// #2
  40298c:	b	4028f8 <ferror@plt+0x12c8>
  402990:	ldrb	w8, [sp, #48]
  402994:	cbz	w8, 4028f4 <ferror@plt+0x12c4>
  402998:	ldr	w0, [sp, #52]
  40299c:	bl	4013d0 <iswspace@plt>
  4029a0:	b	4028f4 <ferror@plt+0x12c4>
  4029a4:	cbz	w20, 4029f4 <ferror@plt+0x13c4>
  4029a8:	ldrb	w22, [x19]
  4029ac:	mov	x21, x19
  4029b0:	cbz	w22, 4029d4 <ferror@plt+0x13a4>
  4029b4:	bl	401520 <__ctype_b_loc@plt>
  4029b8:	ldr	x8, [x0]
  4029bc:	mov	x21, x19
  4029c0:	and	x9, x22, #0xff
  4029c4:	ldrh	w9, [x8, x9, lsl #1]
  4029c8:	tbz	w9, #13, 4029d4 <ferror@plt+0x13a4>
  4029cc:	ldrb	w22, [x21, #1]!
  4029d0:	cbnz	w22, 4029c0 <ferror@plt+0x1390>
  4029d4:	mov	x0, x21
  4029d8:	bl	401320 <strlen@plt>
  4029dc:	add	x2, x0, #0x1
  4029e0:	mov	x0, x19
  4029e4:	mov	x1, x21
  4029e8:	bl	401310 <memmove@plt>
  4029ec:	cmp	w20, #0x1
  4029f0:	b.eq	402a3c <ferror@plt+0x140c>  // b.none
  4029f4:	mov	x0, x19
  4029f8:	bl	401320 <strlen@plt>
  4029fc:	add	x8, x19, x0
  402a00:	sub	x20, x8, #0x1
  402a04:	cmp	x20, x19
  402a08:	b.cc	402a3c <ferror@plt+0x140c>  // b.lo, b.ul, b.last
  402a0c:	bl	401520 <__ctype_b_loc@plt>
  402a10:	ldr	x8, [x0]
  402a14:	ldrb	w9, [x20]
  402a18:	ldrh	w8, [x8, x9, lsl #1]
  402a1c:	tbz	w8, #13, 402a3c <ferror@plt+0x140c>
  402a20:	strb	wzr, [x20], #-1
  402a24:	cmp	x20, x19
  402a28:	b.cs	402a10 <ferror@plt+0x13e0>  // b.hs, b.nlast
  402a2c:	b	402a3c <ferror@plt+0x140c>
  402a30:	cmp	w21, #0x2
  402a34:	b.ne	402a3c <ferror@plt+0x140c>  // b.any
  402a38:	strb	wzr, [x20]
  402a3c:	mov	x0, x19
  402a40:	ldp	x20, x19, [sp, #112]
  402a44:	ldp	x22, x21, [sp, #96]
  402a48:	ldp	x29, x30, [sp, #80]
  402a4c:	add	sp, sp, #0x80
  402a50:	ret
  402a54:	bl	402a58 <ferror@plt+0x1428>
  402a58:	stp	x29, x30, [sp, #-32]!
  402a5c:	adrp	x8, 416000 <ferror@plt+0x149d0>
  402a60:	str	x19, [sp, #16]
  402a64:	ldr	w19, [x8, #440]
  402a68:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402a6c:	add	x1, x1, #0xd10
  402a70:	mov	w2, #0x5                   	// #5
  402a74:	mov	x0, xzr
  402a78:	mov	x29, sp
  402a7c:	bl	4015b0 <dcgettext@plt>
  402a80:	mov	x2, x0
  402a84:	mov	w0, w19
  402a88:	mov	w1, wzr
  402a8c:	bl	401350 <error@plt>
  402a90:	mov	w0, #0x1                   	// #1
  402a94:	bl	401340 <exit@plt>
  402a98:	stp	x29, x30, [sp, #-32]!
  402a9c:	str	x19, [sp, #16]
  402aa0:	mov	x29, sp
  402aa4:	mov	x19, x0
  402aa8:	bl	4013f0 <malloc@plt>
  402aac:	cbnz	x0, 402ac0 <ferror@plt+0x1490>
  402ab0:	cbnz	x19, 402acc <ferror@plt+0x149c>
  402ab4:	mov	w0, #0x1                   	// #1
  402ab8:	bl	4013f0 <malloc@plt>
  402abc:	cbz	x0, 402acc <ferror@plt+0x149c>
  402ac0:	ldr	x19, [sp, #16]
  402ac4:	ldp	x29, x30, [sp], #32
  402ac8:	ret
  402acc:	bl	402a58 <ferror@plt+0x1428>
  402ad0:	stp	x29, x30, [sp, #-32]!
  402ad4:	umulh	x8, x1, x0
  402ad8:	str	x19, [sp, #16]
  402adc:	mov	x29, sp
  402ae0:	cbnz	x8, 402b10 <ferror@plt+0x14e0>
  402ae4:	mul	x19, x1, x0
  402ae8:	mov	x0, x19
  402aec:	bl	4013f0 <malloc@plt>
  402af0:	cbnz	x0, 402b04 <ferror@plt+0x14d4>
  402af4:	cbnz	x19, 402b10 <ferror@plt+0x14e0>
  402af8:	mov	w0, #0x1                   	// #1
  402afc:	bl	4013f0 <malloc@plt>
  402b00:	cbz	x0, 402b10 <ferror@plt+0x14e0>
  402b04:	ldr	x19, [sp, #16]
  402b08:	ldp	x29, x30, [sp], #32
  402b0c:	ret
  402b10:	bl	402a58 <ferror@plt+0x1428>
  402b14:	stp	x29, x30, [sp, #-32]!
  402b18:	str	x19, [sp, #16]
  402b1c:	mov	x29, sp
  402b20:	mov	x19, x0
  402b24:	bl	4013f0 <malloc@plt>
  402b28:	cbnz	x0, 402b3c <ferror@plt+0x150c>
  402b2c:	cbnz	x19, 402b50 <ferror@plt+0x1520>
  402b30:	mov	w0, #0x1                   	// #1
  402b34:	bl	4013f0 <malloc@plt>
  402b38:	cbz	x0, 402b50 <ferror@plt+0x1520>
  402b3c:	mov	x2, x19
  402b40:	ldr	x19, [sp, #16]
  402b44:	mov	w1, wzr
  402b48:	ldp	x29, x30, [sp], #32
  402b4c:	b	401440 <memset@plt>
  402b50:	bl	402a58 <ferror@plt+0x1428>
  402b54:	stp	x29, x30, [sp, #-32]!
  402b58:	str	x19, [sp, #16]
  402b5c:	mov	x29, sp
  402b60:	mov	x19, x0
  402b64:	bl	401450 <calloc@plt>
  402b68:	cbnz	x0, 402b7c <ferror@plt+0x154c>
  402b6c:	cbnz	x19, 402b88 <ferror@plt+0x1558>
  402b70:	mov	w0, #0x1                   	// #1
  402b74:	bl	4013f0 <malloc@plt>
  402b78:	cbz	x0, 402b88 <ferror@plt+0x1558>
  402b7c:	ldr	x19, [sp, #16]
  402b80:	ldp	x29, x30, [sp], #32
  402b84:	ret
  402b88:	bl	402a58 <ferror@plt+0x1428>
  402b8c:	stp	x29, x30, [sp, #-32]!
  402b90:	str	x19, [sp, #16]
  402b94:	mov	x19, x1
  402b98:	mov	x29, sp
  402b9c:	cbz	x0, 402bb0 <ferror@plt+0x1580>
  402ba0:	mov	x1, x19
  402ba4:	bl	401470 <realloc@plt>
  402ba8:	cbnz	x0, 402bcc <ferror@plt+0x159c>
  402bac:	b	402bbc <ferror@plt+0x158c>
  402bb0:	mov	x0, x19
  402bb4:	bl	4013f0 <malloc@plt>
  402bb8:	cbnz	x0, 402bcc <ferror@plt+0x159c>
  402bbc:	cbnz	x19, 402bd8 <ferror@plt+0x15a8>
  402bc0:	mov	w0, #0x1                   	// #1
  402bc4:	bl	4013f0 <malloc@plt>
  402bc8:	cbz	x0, 402bd8 <ferror@plt+0x15a8>
  402bcc:	ldr	x19, [sp, #16]
  402bd0:	ldp	x29, x30, [sp], #32
  402bd4:	ret
  402bd8:	bl	402a58 <ferror@plt+0x1428>
  402bdc:	stp	x29, x30, [sp, #-32]!
  402be0:	str	x19, [sp, #16]
  402be4:	mov	x29, sp
  402be8:	bl	403b28 <ferror@plt+0x24f8>
  402bec:	mov	w19, w0
  402bf0:	tbz	w0, #31, 402c04 <ferror@plt+0x15d4>
  402bf4:	bl	4015e0 <__errno_location@plt>
  402bf8:	ldr	w8, [x0]
  402bfc:	cmp	w8, #0xc
  402c00:	b.eq	402c14 <ferror@plt+0x15e4>  // b.none
  402c04:	mov	w0, w19
  402c08:	ldr	x19, [sp, #16]
  402c0c:	ldp	x29, x30, [sp], #32
  402c10:	ret
  402c14:	bl	402a58 <ferror@plt+0x1428>
  402c18:	stp	x29, x30, [sp, #-32]!
  402c1c:	str	x19, [sp, #16]
  402c20:	mov	x29, sp
  402c24:	bl	403d4c <ferror@plt+0x271c>
  402c28:	mov	x19, x0
  402c2c:	cbnz	x0, 402c40 <ferror@plt+0x1610>
  402c30:	bl	4015e0 <__errno_location@plt>
  402c34:	ldr	w8, [x0]
  402c38:	cmp	w8, #0xc
  402c3c:	b.eq	402c50 <ferror@plt+0x1620>  // b.none
  402c40:	mov	x0, x19
  402c44:	ldr	x19, [sp, #16]
  402c48:	ldp	x29, x30, [sp], #32
  402c4c:	ret
  402c50:	bl	402a58 <ferror@plt+0x1428>
  402c54:	stp	x29, x30, [sp, #-32]!
  402c58:	str	x19, [sp, #16]
  402c5c:	mov	x29, sp
  402c60:	bl	403f98 <ferror@plt+0x2968>
  402c64:	mov	x19, x0
  402c68:	cbnz	x0, 402c7c <ferror@plt+0x164c>
  402c6c:	bl	4015e0 <__errno_location@plt>
  402c70:	ldr	w8, [x0]
  402c74:	cmp	w8, #0xc
  402c78:	b.eq	402c8c <ferror@plt+0x165c>  // b.none
  402c7c:	mov	x0, x19
  402c80:	ldr	x19, [sp, #16]
  402c84:	ldp	x29, x30, [sp], #32
  402c88:	ret
  402c8c:	bl	402a58 <ferror@plt+0x1428>
  402c90:	cmp	x0, x1
  402c94:	b.eq	402ce4 <ferror@plt+0x16b4>  // b.none
  402c98:	ldrb	w8, [x0]
  402c9c:	ldrb	w9, [x1]
  402ca0:	sub	w10, w8, #0x41
  402ca4:	add	w11, w8, #0x20
  402ca8:	sub	w12, w9, #0x41
  402cac:	cmp	w10, #0x1a
  402cb0:	add	w13, w9, #0x20
  402cb4:	csel	w8, w11, w8, cc  // cc = lo, ul, last
  402cb8:	cmp	w12, #0x1a
  402cbc:	csel	w9, w13, w9, cc  // cc = lo, ul, last
  402cc0:	ands	w8, w8, #0xff
  402cc4:	b.eq	402cec <ferror@plt+0x16bc>  // b.none
  402cc8:	and	w9, w9, #0xff
  402ccc:	add	x0, x0, #0x1
  402cd0:	cmp	w8, w9
  402cd4:	add	x1, x1, #0x1
  402cd8:	b.eq	402c98 <ferror@plt+0x1668>  // b.none
  402cdc:	sub	w0, w8, w9
  402ce0:	ret
  402ce4:	mov	w0, wzr
  402ce8:	ret
  402cec:	and	w9, w9, #0xff
  402cf0:	sub	w0, w8, w9
  402cf4:	ret
  402cf8:	stp	x29, x30, [sp, #-16]!
  402cfc:	mov	w0, #0xe                   	// #14
  402d00:	mov	x29, sp
  402d04:	bl	4013e0 <nl_langinfo@plt>
  402d08:	adrp	x8, 404000 <ferror@plt+0x29d0>
  402d0c:	add	x8, x8, #0x914
  402d10:	cmp	x0, #0x0
  402d14:	csel	x8, x8, x0, eq  // eq = none
  402d18:	ldrb	w9, [x8]
  402d1c:	adrp	x10, 404000 <ferror@plt+0x29d0>
  402d20:	add	x10, x10, #0xd21
  402d24:	cmp	w9, #0x0
  402d28:	csel	x0, x10, x8, eq  // eq = none
  402d2c:	ldp	x29, x30, [sp], #16
  402d30:	ret
  402d34:	stp	x29, x30, [sp, #-48]!
  402d38:	stp	x22, x21, [sp, #16]
  402d3c:	stp	x20, x19, [sp, #32]
  402d40:	ldrb	w8, [x0, #20]
  402d44:	mov	x29, sp
  402d48:	cbz	w8, 402d5c <ferror@plt+0x172c>
  402d4c:	ldp	x20, x19, [sp, #32]
  402d50:	ldp	x22, x21, [sp, #16]
  402d54:	ldp	x29, x30, [sp], #48
  402d58:	ret
  402d5c:	ldrb	w8, [x0, #8]
  402d60:	ldr	x21, [x0, #24]
  402d64:	mov	x19, x0
  402d68:	cbz	w8, 402dac <ferror@plt+0x177c>
  402d6c:	ldr	x8, [x19]
  402d70:	add	x22, x19, #0x2c
  402d74:	add	x20, x19, #0xc
  402d78:	mov	x0, x22
  402d7c:	sub	x2, x8, x21
  402d80:	mov	x1, x21
  402d84:	mov	x3, x20
  402d88:	bl	4040b0 <ferror@plt+0x2a80>
  402d8c:	cmn	x0, #0x2
  402d90:	str	x0, [x19, #32]
  402d94:	b.eq	402e1c <ferror@plt+0x17ec>  // b.none
  402d98:	cbz	x0, 402de4 <ferror@plt+0x17b4>
  402d9c:	cmn	x0, #0x1
  402da0:	b.ne	402e00 <ferror@plt+0x17d0>  // b.any
  402da4:	mov	w8, #0x1                   	// #1
  402da8:	b	402e28 <ferror@plt+0x17f8>
  402dac:	ldrb	w8, [x21]
  402db0:	adrp	x10, 404000 <ferror@plt+0x29d0>
  402db4:	add	x10, x10, #0xde4
  402db8:	lsr	w9, w8, #3
  402dbc:	and	x9, x9, #0x1c
  402dc0:	ldr	w9, [x10, x9]
  402dc4:	lsr	w8, w9, w8
  402dc8:	tbz	w8, #0, 402e48 <ferror@plt+0x1818>
  402dcc:	mov	w8, #0x1                   	// #1
  402dd0:	str	x8, [x19, #32]
  402dd4:	ldrb	w9, [x21]
  402dd8:	strb	w8, [x19, #40]
  402ddc:	str	w9, [x19, #44]
  402de0:	b	402e30 <ferror@plt+0x1800>
  402de4:	ldr	x8, [x19, #24]
  402de8:	mov	w9, #0x1                   	// #1
  402dec:	str	x9, [x19, #32]
  402df0:	ldrb	w8, [x8]
  402df4:	cbnz	w8, 402e60 <ferror@plt+0x1830>
  402df8:	ldr	w8, [x22]
  402dfc:	cbnz	w8, 402e80 <ferror@plt+0x1850>
  402e00:	mov	w8, #0x1                   	// #1
  402e04:	mov	x0, x20
  402e08:	strb	w8, [x19, #40]
  402e0c:	bl	4014c0 <mbsinit@plt>
  402e10:	cbz	w0, 402e30 <ferror@plt+0x1800>
  402e14:	strb	wzr, [x19, #8]
  402e18:	b	402e30 <ferror@plt+0x1800>
  402e1c:	ldr	x8, [x19]
  402e20:	ldr	x9, [x19, #24]
  402e24:	sub	x8, x8, x9
  402e28:	str	x8, [x19, #32]
  402e2c:	strb	wzr, [x19, #40]
  402e30:	mov	w8, #0x1                   	// #1
  402e34:	strb	w8, [x19, #20]
  402e38:	ldp	x20, x19, [sp, #32]
  402e3c:	ldp	x22, x21, [sp, #16]
  402e40:	ldp	x29, x30, [sp], #48
  402e44:	ret
  402e48:	add	x0, x19, #0xc
  402e4c:	bl	4014c0 <mbsinit@plt>
  402e50:	cbz	w0, 402ea0 <ferror@plt+0x1870>
  402e54:	mov	w8, #0x1                   	// #1
  402e58:	strb	w8, [x19, #8]
  402e5c:	b	402d6c <ferror@plt+0x173c>
  402e60:	adrp	x0, 404000 <ferror@plt+0x29d0>
  402e64:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402e68:	adrp	x3, 404000 <ferror@plt+0x29d0>
  402e6c:	add	x0, x0, #0xd77
  402e70:	add	x1, x1, #0xd3e
  402e74:	add	x3, x3, #0xd49
  402e78:	mov	w2, #0xa9                  	// #169
  402e7c:	bl	4015d0 <__assert_fail@plt>
  402e80:	adrp	x0, 404000 <ferror@plt+0x29d0>
  402e84:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402e88:	adrp	x3, 404000 <ferror@plt+0x29d0>
  402e8c:	add	x0, x0, #0xd8e
  402e90:	add	x1, x1, #0xd3e
  402e94:	add	x3, x3, #0xd49
  402e98:	mov	w2, #0xaa                  	// #170
  402e9c:	bl	4015d0 <__assert_fail@plt>
  402ea0:	adrp	x0, 404000 <ferror@plt+0x29d0>
  402ea4:	adrp	x1, 404000 <ferror@plt+0x29d0>
  402ea8:	adrp	x3, 404000 <ferror@plt+0x29d0>
  402eac:	add	x0, x0, #0xd27
  402eb0:	add	x1, x1, #0xd3e
  402eb4:	add	x3, x3, #0xd49
  402eb8:	mov	w2, #0x8e                  	// #142
  402ebc:	bl	4015d0 <__assert_fail@plt>
  402ec0:	ldr	x8, [x0, #24]
  402ec4:	ldr	x9, [x0]
  402ec8:	add	x8, x8, x1
  402ecc:	add	x9, x9, x1
  402ed0:	str	x8, [x0, #24]
  402ed4:	str	x9, [x0]
  402ed8:	ret
  402edc:	stp	x29, x30, [sp, #-48]!
  402ee0:	stp	x20, x19, [sp, #32]
  402ee4:	ldr	x8, [x1]
  402ee8:	mov	x19, x1
  402eec:	mov	x20, x0
  402ef0:	str	x21, [sp, #16]
  402ef4:	str	x8, [x0]
  402ef8:	ldrb	w8, [x1, #8]
  402efc:	mov	x29, sp
  402f00:	strb	w8, [x0, #8]
  402f04:	cbz	w8, 402f14 <ferror@plt+0x18e4>
  402f08:	ldur	x8, [x19, #12]
  402f0c:	stur	x8, [x20, #12]
  402f10:	b	402f18 <ferror@plt+0x18e8>
  402f14:	stur	xzr, [x20, #12]
  402f18:	ldrb	w8, [x19, #20]
  402f1c:	strb	w8, [x20, #20]
  402f20:	ldr	x1, [x19, #24]
  402f24:	add	x8, x19, #0x30
  402f28:	cmp	x1, x8
  402f2c:	b.ne	402f44 <ferror@plt+0x1914>  // b.any
  402f30:	ldr	x2, [x19, #32]
  402f34:	add	x21, x20, #0x30
  402f38:	mov	x0, x21
  402f3c:	bl	401300 <memcpy@plt>
  402f40:	mov	x1, x21
  402f44:	str	x1, [x20, #24]
  402f48:	ldr	x8, [x19, #32]
  402f4c:	str	x8, [x20, #32]
  402f50:	ldrb	w8, [x19, #40]
  402f54:	strb	w8, [x20, #40]
  402f58:	cbz	w8, 402f64 <ferror@plt+0x1934>
  402f5c:	ldr	w8, [x19, #44]
  402f60:	str	w8, [x20, #44]
  402f64:	ldp	x20, x19, [sp, #32]
  402f68:	ldr	x21, [sp, #16]
  402f6c:	ldp	x29, x30, [sp], #48
  402f70:	ret
  402f74:	sub	sp, sp, #0x1a0
  402f78:	stp	x29, x30, [sp, #320]
  402f7c:	stp	x28, x27, [sp, #336]
  402f80:	stp	x26, x25, [sp, #352]
  402f84:	stp	x24, x23, [sp, #368]
  402f88:	stp	x22, x21, [sp, #384]
  402f8c:	stp	x20, x19, [sp, #400]
  402f90:	add	x29, sp, #0x140
  402f94:	mov	x20, x1
  402f98:	mov	x19, x0
  402f9c:	bl	401540 <__ctype_get_mb_cur_max@plt>
  402fa0:	cmp	x0, #0x2
  402fa4:	b.cc	403250 <ferror@plt+0x1c20>  // b.lo, b.ul, b.last
  402fa8:	add	x21, sp, #0x80
  402fac:	sub	x0, x29, #0x40
  402fb0:	stur	x20, [x29, #-48]
  402fb4:	sturb	wzr, [x29, #-64]
  402fb8:	stur	xzr, [x21, #132]
  402fbc:	sturb	wzr, [x29, #-52]
  402fc0:	bl	4038f0 <ferror@plt+0x22c0>
  402fc4:	ldurb	w8, [x29, #-32]
  402fc8:	cbz	w8, 402fd4 <ferror@plt+0x19a4>
  402fcc:	ldur	w8, [x29, #-28]
  402fd0:	cbz	w8, 40334c <ferror@plt+0x1d1c>
  402fd4:	add	x0, sp, #0x80
  402fd8:	stur	x20, [x29, #-112]
  402fdc:	sturb	wzr, [x29, #-128]
  402fe0:	stur	xzr, [x21, #68]
  402fe4:	sturb	wzr, [x29, #-116]
  402fe8:	str	x19, [sp, #144]
  402fec:	strb	wzr, [sp, #128]
  402ff0:	stur	xzr, [x21, #4]
  402ff4:	strb	wzr, [sp, #140]
  402ff8:	bl	4038f0 <ferror@plt+0x22c0>
  402ffc:	ldrb	w8, [sp, #160]
  403000:	cbz	w8, 403010 <ferror@plt+0x19e0>
  403004:	ldr	w9, [sp, #164]
  403008:	mov	x8, xzr
  40300c:	cbz	w9, 403348 <ferror@plt+0x1d18>
  403010:	mov	x26, xzr
  403014:	mov	x27, xzr
  403018:	mov	x24, xzr
  40301c:	mov	w25, #0x1                   	// #1
  403020:	add	x8, x24, x24, lsl #2
  403024:	mov	x21, x27
  403028:	cmp	x27, x8
  40302c:	b.cc	4030b4 <ferror@plt+0x1a84>  // b.lo, b.ul, b.last
  403030:	tbz	w25, #0, 4030b4 <ferror@plt+0x1a84>
  403034:	cmp	x24, #0xa
  403038:	b.cc	4030b4 <ferror@plt+0x1a84>  // b.lo, b.ul, b.last
  40303c:	cmp	x21, x26
  403040:	b.eq	40307c <ferror@plt+0x1a4c>  // b.none
  403044:	sub	x22, x26, x21
  403048:	b	403064 <ferror@plt+0x1a34>
  40304c:	ldp	x9, x8, [x29, #-112]
  403050:	adds	x22, x22, #0x1
  403054:	sturb	wzr, [x29, #-116]
  403058:	add	x8, x9, x8
  40305c:	stur	x8, [x29, #-112]
  403060:	b.cs	40307c <ferror@plt+0x1a4c>  // b.hs, b.nlast
  403064:	sub	x0, x29, #0x80
  403068:	bl	4038f0 <ferror@plt+0x22c0>
  40306c:	ldurb	w8, [x29, #-96]
  403070:	cbz	w8, 40304c <ferror@plt+0x1a1c>
  403074:	ldur	w8, [x29, #-92]
  403078:	cbnz	w8, 40304c <ferror@plt+0x1a1c>
  40307c:	sub	x0, x29, #0x80
  403080:	bl	4038f0 <ferror@plt+0x22c0>
  403084:	ldurb	w8, [x29, #-96]
  403088:	cbz	w8, 4030b0 <ferror@plt+0x1a80>
  40308c:	ldur	w8, [x29, #-92]
  403090:	mov	x26, x21
  403094:	cbnz	w8, 4030b4 <ferror@plt+0x1a84>
  403098:	add	x2, sp, #0x40
  40309c:	mov	x0, x19
  4030a0:	mov	x1, x20
  4030a4:	bl	403384 <ferror@plt+0x1d54>
  4030a8:	tbnz	w0, #0, 403378 <ferror@plt+0x1d48>
  4030ac:	mov	w25, wzr
  4030b0:	mov	x26, x21
  4030b4:	ldrb	w8, [sp, #160]
  4030b8:	add	x27, x21, #0x1
  4030bc:	cbz	w8, 4030dc <ferror@plt+0x1aac>
  4030c0:	ldurb	w8, [x29, #-32]
  4030c4:	cbz	w8, 4030dc <ferror@plt+0x1aac>
  4030c8:	ldr	w8, [sp, #164]
  4030cc:	ldur	w9, [x29, #-28]
  4030d0:	cmp	w8, w9
  4030d4:	b.ne	4030fc <ferror@plt+0x1acc>  // b.any
  4030d8:	b	40312c <ferror@plt+0x1afc>
  4030dc:	ldr	x2, [sp, #152]
  4030e0:	ldur	x8, [x29, #-40]
  4030e4:	cmp	x2, x8
  4030e8:	b.ne	4030fc <ferror@plt+0x1acc>  // b.any
  4030ec:	ldr	x0, [sp, #144]
  4030f0:	ldur	x1, [x29, #-48]
  4030f4:	bl	401460 <bcmp@plt>
  4030f8:	cbz	w0, 40312c <ferror@plt+0x1afc>
  4030fc:	ldp	x9, x8, [sp, #144]
  403100:	add	x0, sp, #0x80
  403104:	add	x24, x24, #0x1
  403108:	strb	wzr, [sp, #140]
  40310c:	add	x8, x9, x8
  403110:	str	x8, [sp, #144]
  403114:	bl	4038f0 <ferror@plt+0x22c0>
  403118:	ldrb	w8, [sp, #160]
  40311c:	cbz	w8, 403020 <ferror@plt+0x19f0>
  403120:	ldr	w8, [sp, #164]
  403124:	cbnz	w8, 403020 <ferror@plt+0x19f0>
  403128:	b	403344 <ferror@plt+0x1d14>
  40312c:	ldp	q0, q1, [sp, #144]
  403130:	ldr	q2, [sp, #128]
  403134:	mov	x0, sp
  403138:	str	x20, [sp, #16]
  40313c:	stp	q0, q1, [sp, #80]
  403140:	ldp	x9, x8, [sp, #80]
  403144:	ldr	q0, [sp, #176]
  403148:	strb	wzr, [sp]
  40314c:	stur	xzr, [sp, #4]
  403150:	add	x8, x9, x8
  403154:	str	q2, [sp, #64]
  403158:	str	q0, [sp, #112]
  40315c:	strb	wzr, [sp, #76]
  403160:	str	x8, [sp, #80]
  403164:	strb	wzr, [sp, #12]
  403168:	bl	4038f0 <ferror@plt+0x22c0>
  40316c:	ldrb	w8, [sp, #32]
  403170:	cbz	w8, 40317c <ferror@plt+0x1b4c>
  403174:	ldr	w8, [sp, #36]
  403178:	cbz	w8, 403380 <ferror@plt+0x1d50>
  40317c:	ldp	x9, x8, [sp, #16]
  403180:	mov	x0, sp
  403184:	strb	wzr, [sp, #12]
  403188:	add	x8, x9, x8
  40318c:	str	x8, [sp, #16]
  403190:	bl	4038f0 <ferror@plt+0x22c0>
  403194:	ldrb	w8, [sp, #32]
  403198:	cbz	w8, 4031a4 <ferror@plt+0x1b74>
  40319c:	ldr	w8, [sp, #36]
  4031a0:	cbz	w8, 403248 <ferror@plt+0x1c18>
  4031a4:	add	x27, x21, #0x2
  4031a8:	add	x0, sp, #0x40
  4031ac:	bl	4038f0 <ferror@plt+0x22c0>
  4031b0:	ldrb	w9, [sp, #96]
  4031b4:	ldr	w8, [sp, #100]
  4031b8:	cbz	w9, 4031c0 <ferror@plt+0x1b90>
  4031bc:	cbz	w8, 403344 <ferror@plt+0x1d14>
  4031c0:	ldrb	w10, [sp, #32]
  4031c4:	cbz	w10, 4031e4 <ferror@plt+0x1bb4>
  4031c8:	cbz	w9, 4031e4 <ferror@plt+0x1bb4>
  4031cc:	ldr	w9, [sp, #36]
  4031d0:	cmp	w8, w9
  4031d4:	b.ne	4030fc <ferror@plt+0x1acc>  // b.any
  4031d8:	ldp	x22, x8, [sp, #80]
  4031dc:	ldp	x23, x21, [sp, #16]
  4031e0:	b	403214 <ferror@plt+0x1be4>
  4031e4:	ldr	x21, [sp, #88]
  4031e8:	ldr	x8, [sp, #24]
  4031ec:	cmp	x21, x8
  4031f0:	b.ne	4030fc <ferror@plt+0x1acc>  // b.any
  4031f4:	ldr	x22, [sp, #80]
  4031f8:	ldr	x23, [sp, #16]
  4031fc:	mov	x2, x21
  403200:	mov	x0, x22
  403204:	mov	x1, x23
  403208:	bl	401460 <bcmp@plt>
  40320c:	cbnz	w0, 4030fc <ferror@plt+0x1acc>
  403210:	mov	x8, x21
  403214:	add	x8, x22, x8
  403218:	add	x9, x23, x21
  40321c:	mov	x0, sp
  403220:	strb	wzr, [sp, #76]
  403224:	str	x8, [sp, #80]
  403228:	str	x9, [sp, #16]
  40322c:	strb	wzr, [sp, #12]
  403230:	bl	4038f0 <ferror@plt+0x22c0>
  403234:	ldrb	w8, [sp, #32]
  403238:	add	x27, x27, #0x1
  40323c:	cbz	w8, 4031a8 <ferror@plt+0x1b78>
  403240:	ldr	w8, [sp, #36]
  403244:	cbnz	w8, 4031a8 <ferror@plt+0x1b78>
  403248:	ldr	x8, [sp, #144]
  40324c:	b	403348 <ferror@plt+0x1d18>
  403250:	ldrb	w22, [x20]
  403254:	cbz	w22, 40334c <ferror@plt+0x1d1c>
  403258:	ldrb	w27, [x19]
  40325c:	cbz	w27, 40333c <ferror@plt+0x1d0c>
  403260:	mov	x25, xzr
  403264:	mov	x23, xzr
  403268:	mov	x24, xzr
  40326c:	mov	w26, #0x1                   	// #1
  403270:	mov	x21, x20
  403274:	b	40328c <ferror@plt+0x1c5c>
  403278:	add	x23, x23, #0x1
  40327c:	ldrb	w27, [x19, #1]!
  403280:	mov	x0, xzr
  403284:	add	x24, x24, #0x1
  403288:	cbz	w27, 403350 <ferror@plt+0x1d20>
  40328c:	add	x8, x24, x24, lsl #2
  403290:	cmp	x23, x8
  403294:	b.cc	4032c4 <ferror@plt+0x1c94>  // b.lo, b.ul, b.last
  403298:	tbz	w26, #0, 4032c4 <ferror@plt+0x1c94>
  40329c:	cmp	x24, #0xa
  4032a0:	b.cc	4032c4 <ferror@plt+0x1c94>  // b.lo, b.ul, b.last
  4032a4:	cbz	x21, 4032d0 <ferror@plt+0x1ca0>
  4032a8:	sub	x1, x23, x25
  4032ac:	mov	x0, x21
  4032b0:	bl	401360 <strnlen@plt>
  4032b4:	add	x21, x21, x0
  4032b8:	ldrb	w8, [x21]
  4032bc:	mov	x25, x23
  4032c0:	cbz	w8, 4032d0 <ferror@plt+0x1ca0>
  4032c4:	cmp	w22, w27, uxtb
  4032c8:	b.ne	403278 <ferror@plt+0x1c48>  // b.any
  4032cc:	b	403304 <ferror@plt+0x1cd4>
  4032d0:	mov	x0, x20
  4032d4:	bl	401320 <strlen@plt>
  4032d8:	mov	x2, x0
  4032dc:	sub	x3, x29, #0x40
  4032e0:	mov	x0, x19
  4032e4:	mov	x1, x20
  4032e8:	bl	40378c <ferror@plt+0x215c>
  4032ec:	tbnz	w0, #0, 403370 <ferror@plt+0x1d40>
  4032f0:	ldrb	w27, [x19]
  4032f4:	mov	w26, wzr
  4032f8:	mov	x21, xzr
  4032fc:	cmp	w22, w27, uxtb
  403300:	b.ne	403278 <ferror@plt+0x1c48>  // b.any
  403304:	mov	w8, #0x1                   	// #1
  403308:	ldrb	w9, [x20, x8]
  40330c:	cbz	w9, 40334c <ferror@plt+0x1d1c>
  403310:	ldrb	w10, [x19, x8]
  403314:	cbz	w10, 40333c <ferror@plt+0x1d0c>
  403318:	cmp	w10, w9
  40331c:	add	x8, x8, #0x1
  403320:	b.eq	403308 <ferror@plt+0x1cd8>  // b.none
  403324:	add	x23, x23, x8
  403328:	ldrb	w27, [x19, #1]!
  40332c:	mov	x0, xzr
  403330:	add	x24, x24, #0x1
  403334:	cbnz	w27, 40328c <ferror@plt+0x1c5c>
  403338:	b	403350 <ferror@plt+0x1d20>
  40333c:	mov	x0, xzr
  403340:	b	403350 <ferror@plt+0x1d20>
  403344:	mov	x8, xzr
  403348:	mov	x19, x8
  40334c:	mov	x0, x19
  403350:	ldp	x20, x19, [sp, #400]
  403354:	ldp	x22, x21, [sp, #384]
  403358:	ldp	x24, x23, [sp, #368]
  40335c:	ldp	x26, x25, [sp, #352]
  403360:	ldp	x28, x27, [sp, #336]
  403364:	ldp	x29, x30, [sp, #320]
  403368:	add	sp, sp, #0x1a0
  40336c:	ret
  403370:	ldur	x0, [x29, #-64]
  403374:	b	403350 <ferror@plt+0x1d20>
  403378:	ldr	x8, [sp, #64]
  40337c:	b	403348 <ferror@plt+0x1d18>
  403380:	bl	4014b0 <abort@plt>
  403384:	stp	x29, x30, [sp, #-96]!
  403388:	stp	x28, x27, [sp, #16]
  40338c:	stp	x26, x25, [sp, #32]
  403390:	stp	x24, x23, [sp, #48]
  403394:	stp	x22, x21, [sp, #64]
  403398:	stp	x20, x19, [sp, #80]
  40339c:	mov	x29, sp
  4033a0:	sub	sp, sp, #0x90
  4033a4:	mov	x22, x0
  4033a8:	mov	x0, x1
  4033ac:	mov	x19, x2
  4033b0:	mov	x23, x1
  4033b4:	bl	4042c4 <ferror@plt+0x2c94>
  4033b8:	mov	x8, #0x9249                	// #37449
  4033bc:	movk	x8, #0x4924, lsl #16
  4033c0:	movk	x8, #0x2492, lsl #32
  4033c4:	movk	x8, #0x249, lsl #48
  4033c8:	cmp	x0, x8
  4033cc:	b.ls	4033d8 <ferror@plt+0x1da8>  // b.plast
  4033d0:	mov	w0, wzr
  4033d4:	b	403768 <ferror@plt+0x2138>
  4033d8:	mov	w8, #0x38                  	// #56
  4033dc:	mov	x20, x0
  4033e0:	mul	x0, x0, x8
  4033e4:	cmp	x0, #0xfa0
  4033e8:	b.hi	403410 <ferror@plt+0x1de0>  // b.pmore
  4033ec:	add	x9, x0, #0x2e
  4033f0:	mov	x8, sp
  4033f4:	and	x9, x9, #0xfffffffffffffff0
  4033f8:	sub	x8, x8, x9
  4033fc:	mov	sp, x8
  403400:	add	x8, x8, #0x1f
  403404:	and	x21, x8, #0xffffffffffffffe0
  403408:	cbnz	x21, 40341c <ferror@plt+0x1dec>
  40340c:	b	4033d0 <ferror@plt+0x1da0>
  403410:	bl	404180 <ferror@plt+0x2b50>
  403414:	mov	x21, x0
  403418:	cbz	x21, 4033d0 <ferror@plt+0x1da0>
  40341c:	mov	w8, #0x30                  	// #48
  403420:	sub	x0, x29, #0x40
  403424:	stur	x19, [x29, #-136]
  403428:	stur	x23, [x29, #-48]
  40342c:	sturb	wzr, [x29, #-64]
  403430:	stur	xzr, [x29, #-60]
  403434:	madd	x25, x20, x8, x21
  403438:	sturb	wzr, [x29, #-52]
  40343c:	sub	x19, x29, #0x40
  403440:	bl	4038f0 <ferror@plt+0x22c0>
  403444:	ldurb	w8, [x29, #-32]
  403448:	cbz	w8, 403454 <ferror@plt+0x1e24>
  40344c:	ldur	w8, [x29, #-28]
  403450:	cbz	w8, 4034c8 <ferror@plt+0x1e98>
  403454:	add	x23, x19, #0x28
  403458:	add	x24, x21, #0x18
  40345c:	ldur	x8, [x29, #-48]
  403460:	cmp	x8, x23
  403464:	b.ne	40347c <ferror@plt+0x1e4c>  // b.any
  403468:	ldur	x2, [x29, #-40]
  40346c:	mov	x0, x24
  403470:	mov	x1, x23
  403474:	bl	401300 <memcpy@plt>
  403478:	mov	x8, x24
  40347c:	stur	x8, [x24, #-24]
  403480:	ldur	x8, [x29, #-40]
  403484:	stur	x8, [x24, #-16]
  403488:	ldurb	w8, [x29, #-32]
  40348c:	sturb	w8, [x24, #-8]
  403490:	cbz	w8, 40349c <ferror@plt+0x1e6c>
  403494:	ldur	w8, [x29, #-28]
  403498:	stur	w8, [x24, #-4]
  40349c:	ldp	x9, x8, [x29, #-48]
  4034a0:	sub	x0, x29, #0x40
  4034a4:	sturb	wzr, [x29, #-52]
  4034a8:	add	x8, x9, x8
  4034ac:	stur	x8, [x29, #-48]
  4034b0:	bl	4038f0 <ferror@plt+0x22c0>
  4034b4:	ldurb	w9, [x29, #-32]
  4034b8:	ldur	w8, [x29, #-28]
  4034bc:	add	x24, x24, #0x30
  4034c0:	cbz	w9, 40345c <ferror@plt+0x1e2c>
  4034c4:	cbnz	w8, 40345c <ferror@plt+0x1e2c>
  4034c8:	mov	w8, #0x30                  	// #48
  4034cc:	mov	w9, #0x1                   	// #1
  4034d0:	madd	x8, x20, x8, x21
  4034d4:	cmp	x20, #0x3
  4034d8:	str	x9, [x8, #8]
  4034dc:	b.cc	4035e8 <ferror@plt+0x1fb8>  // b.lo, b.ul, b.last
  4034e0:	mov	x24, xzr
  4034e4:	mov	w26, #0x2                   	// #2
  4034e8:	mov	w27, #0x30                  	// #48
  4034ec:	b	403508 <ferror@plt+0x1ed8>
  4034f0:	add	x24, x24, #0x1
  4034f4:	sub	x8, x26, x24
  4034f8:	str	x8, [x25, x26, lsl #3]
  4034fc:	add	x26, x26, #0x1
  403500:	cmp	x26, x20
  403504:	b.eq	4035e8 <ferror@plt+0x1fb8>  // b.none
  403508:	madd	x8, x26, x27, x21
  40350c:	ldurb	w9, [x8, #-32]
  403510:	sub	x28, x8, #0x30
  403514:	sub	x23, x8, #0x28
  403518:	cbz	w9, 403588 <ferror@plt+0x1f58>
  40351c:	sub	x19, x8, #0x1c
  403520:	madd	x8, x24, x27, x21
  403524:	ldrb	w8, [x8, #16]
  403528:	cbz	w8, 403544 <ferror@plt+0x1f14>
  40352c:	madd	x9, x24, x27, x21
  403530:	ldr	w8, [x19]
  403534:	ldr	w9, [x9, #20]
  403538:	cmp	w8, w9
  40353c:	b.ne	40356c <ferror@plt+0x1f3c>  // b.any
  403540:	b	4034f0 <ferror@plt+0x1ec0>
  403544:	madd	x8, x24, x27, x21
  403548:	ldr	x2, [x23]
  40354c:	ldr	x8, [x8, #8]
  403550:	cmp	x2, x8
  403554:	b.ne	40356c <ferror@plt+0x1f3c>  // b.any
  403558:	mul	x8, x24, x27
  40355c:	ldr	x0, [x28]
  403560:	ldr	x1, [x21, x8]
  403564:	bl	401460 <bcmp@plt>
  403568:	cbz	w0, 4034f0 <ferror@plt+0x1ec0>
  40356c:	cbz	x24, 4035d4 <ferror@plt+0x1fa4>
  403570:	ldr	x8, [x25, x24, lsl #3]
  403574:	sub	x24, x24, x8
  403578:	madd	x8, x24, x27, x21
  40357c:	ldrb	w8, [x8, #16]
  403580:	cbnz	w8, 40352c <ferror@plt+0x1efc>
  403584:	b	403544 <ferror@plt+0x1f14>
  403588:	ldr	x23, [x23]
  40358c:	madd	x8, x24, x27, x21
  403590:	ldr	x8, [x8, #8]
  403594:	cmp	x23, x8
  403598:	b.ne	4035d0 <ferror@plt+0x1fa0>  // b.any
  40359c:	b	4035b8 <ferror@plt+0x1f88>
  4035a0:	ldr	x8, [x25, x24, lsl #3]
  4035a4:	sub	x24, x24, x8
  4035a8:	madd	x8, x24, x27, x21
  4035ac:	ldr	x8, [x8, #8]
  4035b0:	cmp	x23, x8
  4035b4:	b.ne	4035d0 <ferror@plt+0x1fa0>  // b.any
  4035b8:	mul	x8, x24, x27
  4035bc:	ldr	x0, [x28]
  4035c0:	ldr	x1, [x21, x8]
  4035c4:	mov	x2, x23
  4035c8:	bl	401460 <bcmp@plt>
  4035cc:	cbz	w0, 4034f0 <ferror@plt+0x1ec0>
  4035d0:	cbnz	x24, 4035a0 <ferror@plt+0x1f70>
  4035d4:	mov	x8, x26
  4035d8:	str	x8, [x25, x26, lsl #3]
  4035dc:	add	x26, x26, #0x1
  4035e0:	cmp	x26, x20
  4035e4:	b.ne	403508 <ferror@plt+0x1ed8>  // b.any
  4035e8:	ldur	x27, [x29, #-136]
  4035ec:	sub	x0, x29, #0x80
  4035f0:	str	xzr, [x27]
  4035f4:	stur	x22, [x29, #-48]
  4035f8:	sturb	wzr, [x29, #-64]
  4035fc:	stur	xzr, [x29, #-60]
  403600:	sturb	wzr, [x29, #-52]
  403604:	stur	x22, [x29, #-112]
  403608:	sturb	wzr, [x29, #-128]
  40360c:	stur	xzr, [x29, #-124]
  403610:	sturb	wzr, [x29, #-116]
  403614:	bl	4038f0 <ferror@plt+0x22c0>
  403618:	ldurb	w10, [x29, #-96]
  40361c:	ldur	w8, [x29, #-92]
  403620:	cmp	w10, #0x0
  403624:	cset	w9, ne  // ne = any
  403628:	cbz	w10, 403630 <ferror@plt+0x2000>
  40362c:	cbz	w8, 40375c <ferror@plt+0x212c>
  403630:	mov	x26, xzr
  403634:	mov	w24, #0x30                  	// #48
  403638:	madd	x10, x26, x24, x21
  40363c:	ldrb	w10, [x10, #16]
  403640:	cbz	w10, 403660 <ferror@plt+0x2030>
  403644:	tbz	w9, #0, 403660 <ferror@plt+0x2030>
  403648:	madd	x9, x26, x24, x21
  40364c:	ldr	w9, [x9, #20]
  403650:	cmp	w9, w8
  403654:	b.ne	403690 <ferror@plt+0x2060>  // b.any
  403658:	ldp	x23, x22, [x29, #-112]
  40365c:	b	4036d8 <ferror@plt+0x20a8>
  403660:	madd	x8, x26, x24, x21
  403664:	ldr	x22, [x8, #8]
  403668:	ldur	x8, [x29, #-104]
  40366c:	cmp	x22, x8
  403670:	b.ne	403690 <ferror@plt+0x2060>  // b.any
  403674:	mul	x8, x26, x24
  403678:	ldur	x23, [x29, #-112]
  40367c:	ldr	x0, [x21, x8]
  403680:	mov	x2, x22
  403684:	mov	x1, x23
  403688:	bl	401460 <bcmp@plt>
  40368c:	cbz	w0, 4036d8 <ferror@plt+0x20a8>
  403690:	cbz	x26, 4036f4 <ferror@plt+0x20c4>
  403694:	ldr	x19, [x25, x26, lsl #3]
  403698:	sub	x26, x26, x19
  40369c:	cbnz	x19, 4036bc <ferror@plt+0x208c>
  4036a0:	b	403730 <ferror@plt+0x2100>
  4036a4:	ldp	x9, x8, [x29, #-48]
  4036a8:	subs	x19, x19, #0x1
  4036ac:	sturb	wzr, [x29, #-52]
  4036b0:	add	x8, x9, x8
  4036b4:	stur	x8, [x29, #-48]
  4036b8:	b.eq	403730 <ferror@plt+0x2100>  // b.none
  4036bc:	sub	x0, x29, #0x40
  4036c0:	bl	4038f0 <ferror@plt+0x22c0>
  4036c4:	ldurb	w8, [x29, #-32]
  4036c8:	cbz	w8, 4036a4 <ferror@plt+0x2074>
  4036cc:	ldur	w8, [x29, #-28]
  4036d0:	cbnz	w8, 4036a4 <ferror@plt+0x2074>
  4036d4:	b	403788 <ferror@plt+0x2158>
  4036d8:	add	x26, x26, #0x1
  4036dc:	add	x8, x23, x22
  4036e0:	cmp	x26, x20
  4036e4:	stur	x8, [x29, #-112]
  4036e8:	sturb	wzr, [x29, #-116]
  4036ec:	b.ne	403730 <ferror@plt+0x2100>  // b.any
  4036f0:	b	403754 <ferror@plt+0x2124>
  4036f4:	sub	x0, x29, #0x40
  4036f8:	bl	4038f0 <ferror@plt+0x22c0>
  4036fc:	ldurb	w8, [x29, #-32]
  403700:	cbz	w8, 40370c <ferror@plt+0x20dc>
  403704:	ldur	w8, [x29, #-28]
  403708:	cbz	w8, 403788 <ferror@plt+0x2158>
  40370c:	ldp	x9, x8, [x29, #-48]
  403710:	ldp	x11, x10, [x29, #-112]
  403714:	mov	x26, xzr
  403718:	sturb	wzr, [x29, #-52]
  40371c:	add	x8, x9, x8
  403720:	add	x9, x11, x10
  403724:	stur	x8, [x29, #-48]
  403728:	stur	x9, [x29, #-112]
  40372c:	sturb	wzr, [x29, #-116]
  403730:	sub	x0, x29, #0x80
  403734:	bl	4038f0 <ferror@plt+0x22c0>
  403738:	ldurb	w10, [x29, #-96]
  40373c:	ldur	w8, [x29, #-92]
  403740:	cmp	w10, #0x0
  403744:	cset	w9, ne  // ne = any
  403748:	cbz	w10, 403638 <ferror@plt+0x2008>
  40374c:	cbnz	w8, 403638 <ferror@plt+0x2008>
  403750:	b	40375c <ferror@plt+0x212c>
  403754:	ldur	x8, [x29, #-48]
  403758:	str	x8, [x27]
  40375c:	mov	x0, x21
  403760:	bl	4041c8 <ferror@plt+0x2b98>
  403764:	mov	w0, #0x1                   	// #1
  403768:	mov	sp, x29
  40376c:	ldp	x20, x19, [sp, #80]
  403770:	ldp	x22, x21, [sp, #64]
  403774:	ldp	x24, x23, [sp, #48]
  403778:	ldp	x26, x25, [sp, #32]
  40377c:	ldp	x28, x27, [sp, #16]
  403780:	ldp	x29, x30, [sp], #96
  403784:	ret
  403788:	bl	4014b0 <abort@plt>
  40378c:	stp	x29, x30, [sp, #-48]!
  403790:	lsr	x8, x2, #60
  403794:	stp	x22, x21, [sp, #16]
  403798:	stp	x20, x19, [sp, #32]
  40379c:	mov	x29, sp
  4037a0:	cbz	x8, 4037ac <ferror@plt+0x217c>
  4037a4:	mov	w0, wzr
  4037a8:	b	4038dc <ferror@plt+0x22ac>
  4037ac:	mov	x19, x3
  4037b0:	mov	x20, x2
  4037b4:	mov	x21, x1
  4037b8:	mov	x22, x0
  4037bc:	cmp	x2, #0x1f4
  4037c0:	lsl	x0, x2, #3
  4037c4:	b.hi	4037ec <ferror@plt+0x21bc>  // b.pmore
  4037c8:	add	x9, x0, #0x2e
  4037cc:	mov	x8, sp
  4037d0:	and	x9, x9, #0xfffffffffffffff0
  4037d4:	sub	x8, x8, x9
  4037d8:	mov	sp, x8
  4037dc:	add	x8, x8, #0x1f
  4037e0:	and	x0, x8, #0xffffffffffffffe0
  4037e4:	cbnz	x0, 4037f4 <ferror@plt+0x21c4>
  4037e8:	b	4038dc <ferror@plt+0x22ac>
  4037ec:	bl	404180 <ferror@plt+0x2b50>
  4037f0:	cbz	x0, 4038dc <ferror@plt+0x22ac>
  4037f4:	mov	w8, #0x1                   	// #1
  4037f8:	cmp	x20, #0x3
  4037fc:	str	x8, [x0, #8]
  403800:	b.cc	40386c <ferror@plt+0x223c>  // b.lo, b.ul, b.last
  403804:	mov	x8, xzr
  403808:	mov	w9, #0x2                   	// #2
  40380c:	b	403828 <ferror@plt+0x21f8>
  403810:	add	x8, x8, #0x1
  403814:	sub	x10, x9, x8
  403818:	str	x10, [x0, x9, lsl #3]
  40381c:	add	x9, x9, #0x1
  403820:	cmp	x9, x20
  403824:	b.eq	40386c <ferror@plt+0x223c>  // b.none
  403828:	add	x10, x9, x21
  40382c:	ldurb	w10, [x10, #-1]
  403830:	ldrb	w11, [x21, x8]
  403834:	cmp	w10, w11
  403838:	b.eq	403810 <ferror@plt+0x21e0>  // b.none
  40383c:	cbz	x8, 403858 <ferror@plt+0x2228>
  403840:	ldr	x11, [x0, x8, lsl #3]
  403844:	sub	x8, x8, x11
  403848:	ldrb	w11, [x21, x8]
  40384c:	cmp	w10, w11
  403850:	b.ne	40383c <ferror@plt+0x220c>  // b.any
  403854:	b	403810 <ferror@plt+0x21e0>
  403858:	mov	x10, x9
  40385c:	str	x10, [x0, x9, lsl #3]
  403860:	add	x9, x9, #0x1
  403864:	cmp	x9, x20
  403868:	b.ne	403828 <ferror@plt+0x21f8>  // b.any
  40386c:	str	xzr, [x19]
  403870:	ldrb	w10, [x22]
  403874:	cbz	w10, 4038d4 <ferror@plt+0x22a4>
  403878:	mov	x8, xzr
  40387c:	mov	x9, x22
  403880:	b	403898 <ferror@plt+0x2268>
  403884:	add	x8, x8, #0x1
  403888:	cmp	x8, x20
  40388c:	b.eq	4038d0 <ferror@plt+0x22a0>  // b.none
  403890:	ldrb	w10, [x22, #1]!
  403894:	cbz	w10, 4038d4 <ferror@plt+0x22a4>
  403898:	ldrb	w11, [x21, x8]
  40389c:	cmp	w11, w10, uxtb
  4038a0:	b.eq	403884 <ferror@plt+0x2254>  // b.none
  4038a4:	cbz	x8, 4038c0 <ferror@plt+0x2290>
  4038a8:	ldr	x10, [x0, x8, lsl #3]
  4038ac:	add	x9, x9, x10
  4038b0:	sub	x8, x8, x10
  4038b4:	ldrb	w10, [x22]
  4038b8:	cbnz	w10, 403898 <ferror@plt+0x2268>
  4038bc:	b	4038d4 <ferror@plt+0x22a4>
  4038c0:	add	x9, x9, #0x1
  4038c4:	ldrb	w10, [x22, #1]!
  4038c8:	cbnz	w10, 403898 <ferror@plt+0x2268>
  4038cc:	b	4038d4 <ferror@plt+0x22a4>
  4038d0:	str	x9, [x19]
  4038d4:	bl	4041c8 <ferror@plt+0x2b98>
  4038d8:	mov	w0, #0x1                   	// #1
  4038dc:	mov	sp, x29
  4038e0:	ldp	x20, x19, [sp, #32]
  4038e4:	ldp	x22, x21, [sp, #16]
  4038e8:	ldp	x29, x30, [sp], #48
  4038ec:	ret
  4038f0:	stp	x29, x30, [sp, #-48]!
  4038f4:	stp	x22, x21, [sp, #16]
  4038f8:	stp	x20, x19, [sp, #32]
  4038fc:	ldrb	w8, [x0, #12]
  403900:	mov	x29, sp
  403904:	cbz	w8, 403918 <ferror@plt+0x22e8>
  403908:	ldp	x20, x19, [sp, #32]
  40390c:	ldp	x22, x21, [sp, #16]
  403910:	ldp	x29, x30, [sp], #48
  403914:	ret
  403918:	ldrb	w8, [x0]
  40391c:	ldr	x20, [x0, #16]
  403920:	mov	x19, x0
  403924:	cbz	w8, 403978 <ferror@plt+0x2348>
  403928:	add	x22, x19, #0x24
  40392c:	bl	401540 <__ctype_get_mb_cur_max@plt>
  403930:	mov	x1, x0
  403934:	mov	x0, x20
  403938:	bl	404078 <ferror@plt+0x2a48>
  40393c:	add	x21, x19, #0x4
  403940:	mov	x2, x0
  403944:	mov	x0, x22
  403948:	mov	x1, x20
  40394c:	mov	x3, x21
  403950:	bl	4040b0 <ferror@plt+0x2a80>
  403954:	cmn	x0, #0x2
  403958:	str	x0, [x19, #24]
  40395c:	b.eq	4039e8 <ferror@plt+0x23b8>  // b.none
  403960:	cbz	x0, 4039b0 <ferror@plt+0x2380>
  403964:	cmn	x0, #0x1
  403968:	b.ne	4039cc <ferror@plt+0x239c>  // b.any
  40396c:	mov	w8, #0x1                   	// #1
  403970:	str	x8, [x19, #24]
  403974:	b	4039f4 <ferror@plt+0x23c4>
  403978:	ldrb	w8, [x20]
  40397c:	adrp	x10, 404000 <ferror@plt+0x29d0>
  403980:	add	x10, x10, #0xde4
  403984:	lsr	w9, w8, #3
  403988:	and	x9, x9, #0x1c
  40398c:	ldr	w9, [x10, x9]
  403990:	lsr	w8, w9, w8
  403994:	tbz	w8, #0, 403a10 <ferror@plt+0x23e0>
  403998:	mov	w8, #0x1                   	// #1
  40399c:	str	x8, [x19, #24]
  4039a0:	ldrb	w9, [x20]
  4039a4:	strb	w8, [x19, #32]
  4039a8:	str	w9, [x19, #36]
  4039ac:	b	4039f8 <ferror@plt+0x23c8>
  4039b0:	ldr	x8, [x19, #16]
  4039b4:	mov	w9, #0x1                   	// #1
  4039b8:	str	x9, [x19, #24]
  4039bc:	ldrb	w8, [x8]
  4039c0:	cbnz	w8, 403a28 <ferror@plt+0x23f8>
  4039c4:	ldr	w8, [x22]
  4039c8:	cbnz	w8, 403a48 <ferror@plt+0x2418>
  4039cc:	mov	w8, #0x1                   	// #1
  4039d0:	mov	x0, x21
  4039d4:	strb	w8, [x19, #32]
  4039d8:	bl	4014c0 <mbsinit@plt>
  4039dc:	cbz	w0, 4039f8 <ferror@plt+0x23c8>
  4039e0:	strb	wzr, [x19]
  4039e4:	b	4039f8 <ferror@plt+0x23c8>
  4039e8:	ldr	x0, [x19, #16]
  4039ec:	bl	401320 <strlen@plt>
  4039f0:	str	x0, [x19, #24]
  4039f4:	strb	wzr, [x19, #32]
  4039f8:	mov	w8, #0x1                   	// #1
  4039fc:	strb	w8, [x19, #12]
  403a00:	ldp	x20, x19, [sp, #32]
  403a04:	ldp	x22, x21, [sp, #16]
  403a08:	ldp	x29, x30, [sp], #48
  403a0c:	ret
  403a10:	add	x0, x19, #0x4
  403a14:	bl	4014c0 <mbsinit@plt>
  403a18:	cbz	w0, 403a68 <ferror@plt+0x2438>
  403a1c:	mov	w8, #0x1                   	// #1
  403a20:	strb	w8, [x19]
  403a24:	b	403928 <ferror@plt+0x22f8>
  403a28:	adrp	x0, 404000 <ferror@plt+0x29d0>
  403a2c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  403a30:	adrp	x3, 404000 <ferror@plt+0x29d0>
  403a34:	add	x0, x0, #0xd77
  403a38:	add	x1, x1, #0xda0
  403a3c:	add	x3, x3, #0xdac
  403a40:	mov	w2, #0xb2                  	// #178
  403a44:	bl	4015d0 <__assert_fail@plt>
  403a48:	adrp	x0, 404000 <ferror@plt+0x29d0>
  403a4c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  403a50:	adrp	x3, 404000 <ferror@plt+0x29d0>
  403a54:	add	x0, x0, #0xd8e
  403a58:	add	x1, x1, #0xda0
  403a5c:	add	x3, x3, #0xdac
  403a60:	mov	w2, #0xb3                  	// #179
  403a64:	bl	4015d0 <__assert_fail@plt>
  403a68:	adrp	x0, 404000 <ferror@plt+0x29d0>
  403a6c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  403a70:	adrp	x3, 404000 <ferror@plt+0x29d0>
  403a74:	add	x0, x0, #0xd27
  403a78:	add	x1, x1, #0xda0
  403a7c:	add	x3, x3, #0xdac
  403a80:	mov	w2, #0x96                  	// #150
  403a84:	bl	4015d0 <__assert_fail@plt>
  403a88:	ldr	x8, [x0, #16]
  403a8c:	add	x8, x8, x1
  403a90:	str	x8, [x0, #16]
  403a94:	ret
  403a98:	stp	x29, x30, [sp, #-48]!
  403a9c:	stp	x20, x19, [sp, #32]
  403aa0:	ldrb	w8, [x1]
  403aa4:	mov	x19, x1
  403aa8:	mov	x20, x0
  403aac:	str	x21, [sp, #16]
  403ab0:	mov	x29, sp
  403ab4:	strb	w8, [x0]
  403ab8:	cbz	w8, 403ac8 <ferror@plt+0x2498>
  403abc:	ldur	x8, [x19, #4]
  403ac0:	stur	x8, [x20, #4]
  403ac4:	b	403acc <ferror@plt+0x249c>
  403ac8:	stur	xzr, [x20, #4]
  403acc:	ldrb	w8, [x19, #12]
  403ad0:	strb	w8, [x20, #12]
  403ad4:	ldr	x1, [x19, #16]
  403ad8:	add	x8, x19, #0x28
  403adc:	cmp	x1, x8
  403ae0:	b.ne	403af8 <ferror@plt+0x24c8>  // b.any
  403ae4:	ldr	x2, [x19, #24]
  403ae8:	add	x21, x20, #0x28
  403aec:	mov	x0, x21
  403af0:	bl	401300 <memcpy@plt>
  403af4:	mov	x1, x21
  403af8:	str	x1, [x20, #16]
  403afc:	ldr	x8, [x19, #24]
  403b00:	str	x8, [x20, #24]
  403b04:	ldrb	w8, [x19, #32]
  403b08:	strb	w8, [x20, #32]
  403b0c:	cbz	w8, 403b18 <ferror@plt+0x24e8>
  403b10:	ldr	w8, [x19, #36]
  403b14:	str	w8, [x20, #36]
  403b18:	ldp	x20, x19, [sp, #32]
  403b1c:	ldr	x21, [sp, #16]
  403b20:	ldp	x29, x30, [sp], #48
  403b24:	ret
  403b28:	stp	x29, x30, [sp, #-96]!
  403b2c:	stp	x28, x27, [sp, #16]
  403b30:	stp	x26, x25, [sp, #32]
  403b34:	stp	x24, x23, [sp, #48]
  403b38:	stp	x22, x21, [sp, #64]
  403b3c:	stp	x20, x19, [sp, #80]
  403b40:	mov	x29, sp
  403b44:	sub	sp, sp, #0x1, lsl #12
  403b48:	sub	sp, sp, #0x20
  403b4c:	mov	x20, x4
  403b50:	mov	x19, x3
  403b54:	mov	x21, x2
  403b58:	mov	x22, x1
  403b5c:	mov	x23, x0
  403b60:	mov	x0, x2
  403b64:	mov	x1, xzr
  403b68:	mov	x2, xzr
  403b6c:	mov	x3, xzr
  403b70:	mov	x4, xzr
  403b74:	bl	401510 <iconv@plt>
  403b78:	mov	x24, xzr
  403b7c:	stp	x22, x23, [sp, #16]
  403b80:	cbz	x22, 403be0 <ferror@plt+0x25b0>
  403b84:	add	x25, sp, #0x20
  403b88:	mov	w26, #0x1000                	// #4096
  403b8c:	b	403ba4 <ferror@plt+0x2574>
  403b90:	ldp	x8, x9, [sp, #8]
  403b94:	add	x27, sp, #0x20
  403b98:	sub	x10, x24, x27
  403b9c:	add	x24, x10, x8
  403ba0:	cbz	x9, 403be4 <ferror@plt+0x25b4>
  403ba4:	add	x1, sp, #0x18
  403ba8:	add	x2, sp, #0x10
  403bac:	add	x3, sp, #0x8
  403bb0:	mov	x4, sp
  403bb4:	mov	x0, x21
  403bb8:	stp	x26, x25, [sp]
  403bbc:	bl	401510 <iconv@plt>
  403bc0:	cmn	x0, #0x1
  403bc4:	b.ne	403b90 <ferror@plt+0x2560>  // b.any
  403bc8:	bl	4015e0 <__errno_location@plt>
  403bcc:	ldr	w8, [x0]
  403bd0:	cmp	w8, #0x7
  403bd4:	b.eq	403b90 <ferror@plt+0x2560>  // b.none
  403bd8:	cmp	w8, #0x16
  403bdc:	b.ne	403d20 <ferror@plt+0x26f0>  // b.any
  403be0:	add	x27, sp, #0x20
  403be4:	add	x8, sp, #0x20
  403be8:	mov	w9, #0x1000                	// #4096
  403bec:	add	x3, sp, #0x8
  403bf0:	mov	x4, sp
  403bf4:	mov	x0, x21
  403bf8:	mov	x1, xzr
  403bfc:	mov	x2, xzr
  403c00:	stp	x9, x8, [sp]
  403c04:	bl	401510 <iconv@plt>
  403c08:	ldr	x8, [sp, #8]
  403c0c:	cmn	x0, #0x1
  403c10:	sub	x8, x8, x27
  403c14:	csel	x8, xzr, x8, eq  // eq = none
  403c18:	b.eq	403d24 <ferror@plt+0x26f4>  // b.none
  403c1c:	add	x25, x8, x24
  403c20:	cbz	x25, 403c98 <ferror@plt+0x2668>
  403c24:	ldr	x24, [x19]
  403c28:	cbz	x24, 403c38 <ferror@plt+0x2608>
  403c2c:	ldr	x8, [x20]
  403c30:	cmp	x8, x25
  403c34:	b.cs	403c48 <ferror@plt+0x2618>  // b.hs, b.nlast
  403c38:	mov	x0, x25
  403c3c:	bl	4013f0 <malloc@plt>
  403c40:	mov	x24, x0
  403c44:	cbz	x0, 403ca4 <ferror@plt+0x2674>
  403c48:	mov	x0, x21
  403c4c:	mov	x1, xzr
  403c50:	mov	x2, xzr
  403c54:	mov	x3, xzr
  403c58:	mov	x4, xzr
  403c5c:	bl	401510 <iconv@plt>
  403c60:	stp	x22, x23, [sp, #24]
  403c64:	stp	x25, x24, [sp, #8]
  403c68:	cbz	x22, 403cc4 <ferror@plt+0x2694>
  403c6c:	add	x1, sp, #0x20
  403c70:	add	x2, sp, #0x18
  403c74:	add	x3, sp, #0x10
  403c78:	add	x4, sp, #0x8
  403c7c:	mov	x0, x21
  403c80:	bl	401510 <iconv@plt>
  403c84:	cmn	x0, #0x1
  403c88:	b.eq	403cb4 <ferror@plt+0x2684>  // b.none
  403c8c:	ldr	x8, [sp, #24]
  403c90:	cbnz	x8, 403c6c <ferror@plt+0x263c>
  403c94:	b	403cc4 <ferror@plt+0x2694>
  403c98:	mov	w0, wzr
  403c9c:	str	xzr, [x20]
  403ca0:	b	403d24 <ferror@plt+0x26f4>
  403ca4:	bl	4015e0 <__errno_location@plt>
  403ca8:	mov	w8, #0xc                   	// #12
  403cac:	str	w8, [x0]
  403cb0:	b	403d20 <ferror@plt+0x26f0>
  403cb4:	bl	4015e0 <__errno_location@plt>
  403cb8:	ldr	w8, [x0]
  403cbc:	cmp	w8, #0x16
  403cc0:	b.ne	403cfc <ferror@plt+0x26cc>  // b.any
  403cc4:	add	x3, sp, #0x10
  403cc8:	add	x4, sp, #0x8
  403ccc:	mov	x0, x21
  403cd0:	mov	x1, xzr
  403cd4:	mov	x2, xzr
  403cd8:	bl	401510 <iconv@plt>
  403cdc:	cmn	x0, #0x1
  403ce0:	b.eq	403cfc <ferror@plt+0x26cc>  // b.none
  403ce4:	ldr	x8, [sp, #8]
  403ce8:	cbnz	x8, 403d48 <ferror@plt+0x2718>
  403cec:	mov	w0, wzr
  403cf0:	str	x24, [x19]
  403cf4:	str	x25, [x20]
  403cf8:	b	403d24 <ferror@plt+0x26f4>
  403cfc:	ldr	x8, [x19]
  403d00:	cmp	x24, x8
  403d04:	b.eq	403d20 <ferror@plt+0x26f0>  // b.none
  403d08:	bl	4015e0 <__errno_location@plt>
  403d0c:	ldr	w20, [x0]
  403d10:	mov	x19, x0
  403d14:	mov	x0, x24
  403d18:	bl	401530 <free@plt>
  403d1c:	str	w20, [x19]
  403d20:	mov	w0, #0xffffffff            	// #-1
  403d24:	add	sp, sp, #0x1, lsl #12
  403d28:	add	sp, sp, #0x20
  403d2c:	ldp	x20, x19, [sp, #80]
  403d30:	ldp	x22, x21, [sp, #64]
  403d34:	ldp	x24, x23, [sp, #48]
  403d38:	ldp	x26, x25, [sp, #32]
  403d3c:	ldp	x28, x27, [sp, #16]
  403d40:	ldp	x29, x30, [sp], #96
  403d44:	ret
  403d48:	bl	4014b0 <abort@plt>
  403d4c:	sub	sp, sp, #0x60
  403d50:	stp	x29, x30, [sp, #32]
  403d54:	add	x29, sp, #0x20
  403d58:	stp	x24, x23, [sp, #48]
  403d5c:	stp	x22, x21, [sp, #64]
  403d60:	stp	x20, x19, [sp, #80]
  403d64:	mov	x19, x1
  403d68:	stur	x0, [x29, #-8]
  403d6c:	bl	401320 <strlen@plt>
  403d70:	lsr	x9, x0, #28
  403d74:	lsl	x8, x0, #4
  403d78:	cmp	x9, #0x0
  403d7c:	csel	x20, x8, x0, eq  // eq = none
  403d80:	add	x23, x20, #0x1
  403d84:	str	x0, [sp, #16]
  403d88:	mov	x0, x23
  403d8c:	bl	4013f0 <malloc@plt>
  403d90:	mov	x21, x0
  403d94:	cbz	x0, 403e38 <ferror@plt+0x2808>
  403d98:	mov	x0, x19
  403d9c:	mov	x1, xzr
  403da0:	mov	x2, xzr
  403da4:	mov	x3, xzr
  403da8:	mov	x4, xzr
  403dac:	bl	401510 <iconv@plt>
  403db0:	sub	x1, x29, #0x8
  403db4:	add	x2, sp, #0x10
  403db8:	add	x3, sp, #0x8
  403dbc:	mov	x4, sp
  403dc0:	mov	x0, x19
  403dc4:	stp	x20, x21, [sp]
  403dc8:	bl	401510 <iconv@plt>
  403dcc:	cmn	x0, #0x1
  403dd0:	b.eq	403e48 <ferror@plt+0x2818>  // b.none
  403dd4:	mov	x22, x23
  403dd8:	mov	x20, x21
  403ddc:	add	x3, sp, #0x8
  403de0:	mov	x4, sp
  403de4:	mov	x0, x19
  403de8:	mov	x1, xzr
  403dec:	mov	x2, xzr
  403df0:	bl	401510 <iconv@plt>
  403df4:	cmn	x0, #0x1
  403df8:	b.eq	403ec0 <ferror@plt+0x2890>  // b.none
  403dfc:	mov	x24, x22
  403e00:	mov	x21, x20
  403e04:	ldr	x8, [sp, #8]
  403e08:	add	x9, x8, #0x1
  403e0c:	str	x9, [sp, #8]
  403e10:	strb	wzr, [x8]
  403e14:	ldr	x8, [sp, #8]
  403e18:	sub	x1, x8, x21
  403e1c:	cmp	x1, x24
  403e20:	b.cs	403f6c <ferror@plt+0x293c>  // b.hs, b.nlast
  403e24:	mov	x0, x21
  403e28:	bl	401470 <realloc@plt>
  403e2c:	cmp	x0, #0x0
  403e30:	csel	x21, x21, x0, eq  // eq = none
  403e34:	b	403f6c <ferror@plt+0x293c>
  403e38:	bl	4015e0 <__errno_location@plt>
  403e3c:	mov	w8, #0xc                   	// #12
  403e40:	str	w8, [x0]
  403e44:	b	403f6c <ferror@plt+0x293c>
  403e48:	bl	4015e0 <__errno_location@plt>
  403e4c:	mov	x24, x0
  403e50:	ldr	w8, [x24]
  403e54:	cmp	w8, #0x7
  403e58:	b.ne	403f88 <ferror@plt+0x2958>  // b.any
  403e5c:	lsl	x22, x23, #1
  403e60:	cmp	x22, x23
  403e64:	b.ls	403f38 <ferror@plt+0x2908>  // b.plast
  403e68:	ldr	x23, [sp, #8]
  403e6c:	mov	x0, x21
  403e70:	mov	x1, x22
  403e74:	bl	401470 <realloc@plt>
  403e78:	cbz	x0, 403f38 <ferror@plt+0x2908>
  403e7c:	sub	x8, x23, x21
  403e80:	add	x9, x0, x8
  403e84:	mvn	x8, x8
  403e88:	mov	x20, x0
  403e8c:	add	x8, x22, x8
  403e90:	sub	x1, x29, #0x8
  403e94:	add	x2, sp, #0x10
  403e98:	add	x3, sp, #0x8
  403e9c:	mov	x4, sp
  403ea0:	mov	x0, x19
  403ea4:	stp	x8, x9, [sp]
  403ea8:	bl	401510 <iconv@plt>
  403eac:	cmn	x0, #0x1
  403eb0:	mov	x21, x20
  403eb4:	mov	x23, x22
  403eb8:	b.eq	403e50 <ferror@plt+0x2820>  // b.none
  403ebc:	b	403ddc <ferror@plt+0x27ac>
  403ec0:	bl	4015e0 <__errno_location@plt>
  403ec4:	mov	x23, x0
  403ec8:	ldr	w8, [x23]
  403ecc:	cmp	w8, #0x7
  403ed0:	b.ne	403f4c <ferror@plt+0x291c>  // b.any
  403ed4:	lsl	x24, x22, #1
  403ed8:	cmp	x24, x22
  403edc:	b.ls	403f44 <ferror@plt+0x2914>  // b.plast
  403ee0:	ldr	x22, [sp, #8]
  403ee4:	mov	x0, x20
  403ee8:	mov	x1, x24
  403eec:	bl	401470 <realloc@plt>
  403ef0:	cbz	x0, 403f44 <ferror@plt+0x2914>
  403ef4:	sub	x8, x22, x20
  403ef8:	add	x9, x0, x8
  403efc:	mvn	x8, x8
  403f00:	mov	x21, x0
  403f04:	add	x8, x24, x8
  403f08:	add	x3, sp, #0x8
  403f0c:	mov	x4, sp
  403f10:	mov	x0, x19
  403f14:	mov	x1, xzr
  403f18:	mov	x2, xzr
  403f1c:	stp	x8, x9, [sp]
  403f20:	bl	401510 <iconv@plt>
  403f24:	cmn	x0, #0x1
  403f28:	mov	x20, x21
  403f2c:	mov	x22, x24
  403f30:	b.eq	403ec8 <ferror@plt+0x2898>  // b.none
  403f34:	b	403e04 <ferror@plt+0x27d4>
  403f38:	mov	w8, #0xc                   	// #12
  403f3c:	str	w8, [x24]
  403f40:	b	403f50 <ferror@plt+0x2920>
  403f44:	mov	w8, #0xc                   	// #12
  403f48:	str	w8, [x23]
  403f4c:	mov	x21, x20
  403f50:	bl	4015e0 <__errno_location@plt>
  403f54:	ldr	w20, [x0]
  403f58:	mov	x19, x0
  403f5c:	mov	x0, x21
  403f60:	bl	401530 <free@plt>
  403f64:	mov	x21, xzr
  403f68:	str	w20, [x19]
  403f6c:	mov	x0, x21
  403f70:	ldp	x20, x19, [sp, #80]
  403f74:	ldp	x22, x21, [sp, #64]
  403f78:	ldp	x24, x23, [sp, #48]
  403f7c:	ldp	x29, x30, [sp, #32]
  403f80:	add	sp, sp, #0x60
  403f84:	ret
  403f88:	cmp	w8, #0x16
  403f8c:	b.eq	403dd4 <ferror@plt+0x27a4>  // b.none
  403f90:	mov	x20, x21
  403f94:	b	403f50 <ferror@plt+0x2920>
  403f98:	stp	x29, x30, [sp, #-48]!
  403f9c:	stp	x22, x21, [sp, #16]
  403fa0:	stp	x20, x19, [sp, #32]
  403fa4:	ldrb	w8, [x0]
  403fa8:	mov	x19, x0
  403fac:	mov	x29, sp
  403fb0:	cbz	w8, 404024 <ferror@plt+0x29f4>
  403fb4:	mov	x21, x1
  403fb8:	mov	x0, x1
  403fbc:	mov	x1, x2
  403fc0:	mov	x20, x2
  403fc4:	bl	402c90 <ferror@plt+0x1660>
  403fc8:	cbz	w0, 404024 <ferror@plt+0x29f4>
  403fcc:	mov	x0, x20
  403fd0:	mov	x1, x21
  403fd4:	bl	401580 <iconv_open@plt>
  403fd8:	cmn	x0, #0x1
  403fdc:	b.eq	404044 <ferror@plt+0x2a14>  // b.none
  403fe0:	mov	x20, x0
  403fe4:	mov	x0, x19
  403fe8:	mov	x1, x20
  403fec:	bl	403d4c <ferror@plt+0x271c>
  403ff0:	mov	x19, x0
  403ff4:	cbz	x0, 40404c <ferror@plt+0x2a1c>
  403ff8:	mov	x0, x20
  403ffc:	bl	401370 <iconv_close@plt>
  404000:	tbz	w0, #31, 404064 <ferror@plt+0x2a34>
  404004:	bl	4015e0 <__errno_location@plt>
  404008:	ldr	w21, [x0]
  40400c:	mov	x20, x0
  404010:	mov	x0, x19
  404014:	bl	401530 <free@plt>
  404018:	mov	x19, xzr
  40401c:	str	w21, [x20]
  404020:	b	404064 <ferror@plt+0x2a34>
  404024:	mov	x0, x19
  404028:	bl	401480 <strdup@plt>
  40402c:	mov	x19, x0
  404030:	cbnz	x0, 404064 <ferror@plt+0x2a34>
  404034:	bl	4015e0 <__errno_location@plt>
  404038:	mov	w8, #0xc                   	// #12
  40403c:	str	w8, [x0]
  404040:	b	404064 <ferror@plt+0x2a34>
  404044:	mov	x19, xzr
  404048:	b	404064 <ferror@plt+0x2a34>
  40404c:	bl	4015e0 <__errno_location@plt>
  404050:	ldr	w22, [x0]
  404054:	mov	x21, x0
  404058:	mov	x0, x20
  40405c:	bl	401370 <iconv_close@plt>
  404060:	str	w22, [x21]
  404064:	mov	x0, x19
  404068:	ldp	x20, x19, [sp, #32]
  40406c:	ldp	x22, x21, [sp, #16]
  404070:	ldp	x29, x30, [sp], #48
  404074:	ret
  404078:	stp	x29, x30, [sp, #-32]!
  40407c:	stp	x20, x19, [sp, #16]
  404080:	mov	x19, x1
  404084:	mov	w1, wzr
  404088:	mov	x2, x19
  40408c:	mov	x29, sp
  404090:	mov	x20, x0
  404094:	bl	401590 <memchr@plt>
  404098:	sub	x8, x0, x20
  40409c:	cmp	x0, #0x0
  4040a0:	csinc	x0, x19, x8, eq  // eq = none
  4040a4:	ldp	x20, x19, [sp, #16]
  4040a8:	ldp	x29, x30, [sp], #32
  4040ac:	ret
  4040b0:	sub	sp, sp, #0x40
  4040b4:	stp	x29, x30, [sp, #16]
  4040b8:	add	x29, sp, #0x10
  4040bc:	cmp	x0, #0x0
  4040c0:	sub	x8, x29, #0x4
  4040c4:	stp	x20, x19, [sp, #48]
  4040c8:	csel	x20, x8, x0, eq  // eq = none
  4040cc:	mov	x0, x20
  4040d0:	stp	x22, x21, [sp, #32]
  4040d4:	mov	x22, x2
  4040d8:	mov	x19, x1
  4040dc:	bl	4012f0 <mbrtowc@plt>
  4040e0:	mov	x21, x0
  4040e4:	cbz	x22, 404108 <ferror@plt+0x2ad8>
  4040e8:	cmn	x21, #0x2
  4040ec:	b.cc	404108 <ferror@plt+0x2ad8>  // b.lo, b.ul, b.last
  4040f0:	mov	w0, wzr
  4040f4:	bl	404120 <ferror@plt+0x2af0>
  4040f8:	tbnz	w0, #0, 404108 <ferror@plt+0x2ad8>
  4040fc:	ldrb	w8, [x19]
  404100:	mov	w21, #0x1                   	// #1
  404104:	str	w8, [x20]
  404108:	mov	x0, x21
  40410c:	ldp	x20, x19, [sp, #48]
  404110:	ldp	x22, x21, [sp, #32]
  404114:	ldp	x29, x30, [sp, #16]
  404118:	add	sp, sp, #0x40
  40411c:	ret
  404120:	stp	x29, x30, [sp, #-32]!
  404124:	mov	x1, xzr
  404128:	str	x19, [sp, #16]
  40412c:	mov	x29, sp
  404130:	bl	401620 <setlocale@plt>
  404134:	cbz	x0, 404160 <ferror@plt+0x2b30>
  404138:	adrp	x1, 404000 <ferror@plt+0x29d0>
  40413c:	add	x1, x1, #0xddc
  404140:	mov	x19, x0
  404144:	bl	4014f0 <strcmp@plt>
  404148:	cbz	w0, 404170 <ferror@plt+0x2b40>
  40414c:	adrp	x1, 404000 <ferror@plt+0x29d0>
  404150:	add	x1, x1, #0xdde
  404154:	mov	x0, x19
  404158:	bl	4014f0 <strcmp@plt>
  40415c:	cbz	w0, 404170 <ferror@plt+0x2b40>
  404160:	mov	w0, #0x1                   	// #1
  404164:	ldr	x19, [sp, #16]
  404168:	ldp	x29, x30, [sp], #32
  40416c:	ret
  404170:	mov	w0, wzr
  404174:	ldr	x19, [sp, #16]
  404178:	ldp	x29, x30, [sp], #32
  40417c:	ret
  404180:	stp	x29, x30, [sp, #-16]!
  404184:	cmn	x0, #0x21
  404188:	mov	x29, sp
  40418c:	b.hi	4041bc <ferror@plt+0x2b8c>  // b.pmore
  404190:	add	x0, x0, #0x20
  404194:	bl	4013f0 <malloc@plt>
  404198:	cbz	x0, 4041b4 <ferror@plt+0x2b84>
  40419c:	add	x9, x0, #0x10
  4041a0:	and	x9, x9, #0xffffffffffffffe0
  4041a4:	mov	x8, x0
  4041a8:	orr	x0, x9, #0x10
  4041ac:	sub	w8, w0, w8
  4041b0:	sturb	w8, [x0, #-1]
  4041b4:	ldp	x29, x30, [sp], #16
  4041b8:	ret
  4041bc:	mov	x0, xzr
  4041c0:	ldp	x29, x30, [sp], #16
  4041c4:	ret
  4041c8:	stp	x29, x30, [sp, #-16]!
  4041cc:	tst	x0, #0xf
  4041d0:	mov	x29, sp
  4041d4:	b.ne	4041f4 <ferror@plt+0x2bc4>  // b.any
  4041d8:	tbnz	w0, #4, 4041e4 <ferror@plt+0x2bb4>
  4041dc:	ldp	x29, x30, [sp], #16
  4041e0:	ret
  4041e4:	ldurb	w8, [x0, #-1]
  4041e8:	sub	x0, x0, x8
  4041ec:	ldp	x29, x30, [sp], #16
  4041f0:	b	401530 <free@plt>
  4041f4:	bl	4014b0 <abort@plt>
  4041f8:	stp	x29, x30, [sp, #-32]!
  4041fc:	str	x19, [sp, #16]
  404200:	mov	x29, sp
  404204:	mov	w19, w0
  404208:	bl	401400 <wcwidth@plt>
  40420c:	tbnz	w0, #31, 40421c <ferror@plt+0x2bec>
  404210:	ldr	x19, [sp, #16]
  404214:	ldp	x29, x30, [sp], #32
  404218:	ret
  40421c:	mov	w0, w19
  404220:	bl	4013b0 <iswcntrl@plt>
  404224:	cmp	w0, #0x0
  404228:	cset	w0, eq  // eq = none
  40422c:	ldr	x19, [sp, #16]
  404230:	ldp	x29, x30, [sp], #32
  404234:	ret
  404238:	stp	x29, x30, [sp, #-48]!
  40423c:	str	x21, [sp, #16]
  404240:	stp	x20, x19, [sp, #32]
  404244:	mov	x8, x1
  404248:	mov	x19, x1
  40424c:	ldr	x1, [x8], #24
  404250:	mov	x20, x0
  404254:	mov	x29, sp
  404258:	cmp	x1, x8
  40425c:	b.ne	404274 <ferror@plt+0x2c44>  // b.any
  404260:	ldr	x2, [x19, #8]
  404264:	add	x21, x20, #0x18
  404268:	mov	x0, x21
  40426c:	bl	401300 <memcpy@plt>
  404270:	mov	x1, x21
  404274:	str	x1, [x20]
  404278:	ldr	x8, [x19, #8]
  40427c:	str	x8, [x20, #8]
  404280:	ldrb	w8, [x19, #16]
  404284:	strb	w8, [x20, #16]
  404288:	cbz	w8, 404294 <ferror@plt+0x2c64>
  40428c:	ldr	w8, [x19, #20]
  404290:	str	w8, [x20, #20]
  404294:	ldp	x20, x19, [sp, #32]
  404298:	ldr	x21, [sp, #16]
  40429c:	ldp	x29, x30, [sp], #48
  4042a0:	ret
  4042a4:	lsr	w8, w0, #3
  4042a8:	adrp	x9, 404000 <ferror@plt+0x29d0>
  4042ac:	and	x8, x8, #0x1c
  4042b0:	add	x9, x9, #0xde4
  4042b4:	ldr	w8, [x9, x8]
  4042b8:	lsr	w8, w8, w0
  4042bc:	and	w0, w8, #0x1
  4042c0:	ret
  4042c4:	sub	sp, sp, #0x60
  4042c8:	stp	x29, x30, [sp, #64]
  4042cc:	str	x19, [sp, #80]
  4042d0:	add	x29, sp, #0x40
  4042d4:	mov	x19, x0
  4042d8:	bl	401540 <__ctype_get_mb_cur_max@plt>
  4042dc:	cmp	x0, #0x2
  4042e0:	b.cc	404354 <ferror@plt+0x2d24>  // b.lo, b.ul, b.last
  4042e4:	mov	x0, sp
  4042e8:	str	x19, [sp, #16]
  4042ec:	strb	wzr, [sp]
  4042f0:	stur	xzr, [sp, #4]
  4042f4:	strb	wzr, [sp, #12]
  4042f8:	bl	4038f0 <ferror@plt+0x22c0>
  4042fc:	ldrb	w8, [sp, #32]
  404300:	cbz	w8, 404310 <ferror@plt+0x2ce0>
  404304:	ldr	w8, [sp, #36]
  404308:	mov	x19, xzr
  40430c:	cbz	w8, 404340 <ferror@plt+0x2d10>
  404310:	mov	x19, xzr
  404314:	ldp	x9, x8, [sp, #16]
  404318:	mov	x0, sp
  40431c:	add	x19, x19, #0x1
  404320:	strb	wzr, [sp, #12]
  404324:	add	x8, x9, x8
  404328:	str	x8, [sp, #16]
  40432c:	bl	4038f0 <ferror@plt+0x22c0>
  404330:	ldrb	w9, [sp, #32]
  404334:	ldr	w8, [sp, #36]
  404338:	cbz	w9, 404314 <ferror@plt+0x2ce4>
  40433c:	cbnz	w8, 404314 <ferror@plt+0x2ce4>
  404340:	mov	x0, x19
  404344:	ldr	x19, [sp, #80]
  404348:	ldp	x29, x30, [sp, #64]
  40434c:	add	sp, sp, #0x60
  404350:	ret
  404354:	mov	x0, x19
  404358:	ldr	x19, [sp, #80]
  40435c:	ldp	x29, x30, [sp, #64]
  404360:	add	sp, sp, #0x60
  404364:	b	401320 <strlen@plt>
  404368:	stp	x29, x30, [sp, #-64]!
  40436c:	mov	x29, sp
  404370:	stp	x19, x20, [sp, #16]
  404374:	adrp	x20, 415000 <ferror@plt+0x139d0>
  404378:	add	x20, x20, #0xdf0
  40437c:	stp	x21, x22, [sp, #32]
  404380:	adrp	x21, 415000 <ferror@plt+0x139d0>
  404384:	add	x21, x21, #0xde8
  404388:	sub	x20, x20, x21
  40438c:	mov	w22, w0
  404390:	stp	x23, x24, [sp, #48]
  404394:	mov	x23, x1
  404398:	mov	x24, x2
  40439c:	bl	4012b0 <mbrtowc@plt-0x40>
  4043a0:	cmp	xzr, x20, asr #3
  4043a4:	b.eq	4043d0 <ferror@plt+0x2da0>  // b.none
  4043a8:	asr	x20, x20, #3
  4043ac:	mov	x19, #0x0                   	// #0
  4043b0:	ldr	x3, [x21, x19, lsl #3]
  4043b4:	mov	x2, x24
  4043b8:	add	x19, x19, #0x1
  4043bc:	mov	x1, x23
  4043c0:	mov	w0, w22
  4043c4:	blr	x3
  4043c8:	cmp	x20, x19
  4043cc:	b.ne	4043b0 <ferror@plt+0x2d80>  // b.any
  4043d0:	ldp	x19, x20, [sp, #16]
  4043d4:	ldp	x21, x22, [sp, #32]
  4043d8:	ldp	x23, x24, [sp, #48]
  4043dc:	ldp	x29, x30, [sp], #64
  4043e0:	ret
  4043e4:	nop
  4043e8:	ret
  4043ec:	nop
  4043f0:	adrp	x2, 416000 <ferror@plt+0x149d0>
  4043f4:	mov	x1, #0x0                   	// #0
  4043f8:	ldr	x2, [x2, #432]
  4043fc:	b	401390 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404400 <.fini>:
  404400:	stp	x29, x30, [sp, #-16]!
  404404:	mov	x29, sp
  404408:	ldp	x29, x30, [sp], #16
  40440c:	ret
