
;; Function vfp_propagate_nan (vfp_propagate_nan)[0:154]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
Removing jump 24.
Removing jump 36.
Removing jump 41.
Removing jump 49.
Removing jump 60.
Removing jump 71.
Removing jump 90.
Removing jump 102.
Removing jump 107.
Removing jump 115.
Removing jump 126.
Removing jump 139.
Removing jump 159.
Removing jump 189.
merging block 38 into block 37
Merged blocks 37 and 38.
merging block 39 into block 37
Merged blocks 37 and 39.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:209 (set (reg/v/f:SI 142 [ vdd ])
        (reg:SI 0 r0 [ vdd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:209 (set (reg/v/f:SI 143 [ vdn ])
        (reg:SI 1 r1 [ vdn ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:209 (set (reg/v/f:SI 144 [ vdm ])
        (reg:SI 2 r2 [ vdm ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:209 (set (reg/v:SI 145 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfp.h:330 (set (reg:SI 135 [ D.5287 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 143 [ vdn ]) [0 <variable>.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfp.h:330 (set (reg:SI 147)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/vfp/vfp.h:330 (set (reg:HI 146)
        (subreg:HI (reg:SI 147) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 12 11 13 2 arch/arm/vfp/vfp.h:330 (set (reg:SI 148)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5287 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfp.h:330 (set (reg:SI 149)
        (sign_extend:SI (reg:HI 146))) 155 {*arm_extendhisi2_v6} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148)
            (reg:SI 149))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 15 14 16 2 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 43)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 2 -> ( 4 9)

;; Succ edge  4 [28.0%]  (fallthru)
;; Succ edge  9 [72.0%] 

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [28.0%]  (fallthru)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 4 arch/arm/vfp/vfp.h:331 (set (reg:DI 136 [ D.5286 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 143 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 18 17 19 4 arch/arm/vfp/vfp.h:331 (set (reg:SI 150)
        (subreg:SI (reg:DI 136 [ D.5286 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 4 arch/arm/vfp/vfp.h:331 (set (reg:SI 150)
        (ior:SI (reg:SI 150)
            (subreg:SI (reg:DI 136 [ D.5286 ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 20 19 21 4 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 150)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 21 20 22 4 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 26)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 5 6)

;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  6 [50.0%] 

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [50.0%]  (fallthru)
(note 22 21 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 26 5 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 138 [ tn ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 6
;; Pred edge  4 [50.0%] 
(code_label 26 23 27 6 3 "" [1 uses])

(note 27 26 28 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 29 6 arch/arm/vfp/vfp.h:333 (set (reg:DI 152)
        (const_int 2305843009213693952 [0x2000000000000000])) 163 {*arm_movdi} (nil))

(insn 29 28 30 6 arch/arm/vfp/vfp.h:333 (set (reg:DI 151)
        (and:DI (reg:DI 136 [ D.5286 ])
            (reg:DI 152))) 64 {anddi3} (nil))

(insn 30 29 31 6 arch/arm/vfp/vfp.h:333 (set (reg:SI 153)
        (subreg:SI (reg:DI 151) 0)) 167 {*arm_movsi_insn} (nil))

(insn 31 30 32 6 arch/arm/vfp/vfp.h:333 (set (reg:SI 153)
        (ior:SI (reg:SI 153)
            (subreg:SI (reg:DI 151) 4))) 89 {*arm_iorsi3} (nil))

(insn 32 31 33 6 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 33 32 34 6 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 38)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 8 7)

;; Succ edge  8 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [50.0%]  (fallthru)
(note 34 33 35 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 35 34 38 7 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 138 [ tn ])
        (const_int 48 [0x30])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [50.0%] 
(code_label 38 35 39 8 5 "" [1 uses])

(note 39 38 40 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 40 39 43 8 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 138 [ tn ])
        (const_int 16 [0x10])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 9
;; Pred edge  2 [72.0%] 
(code_label 43 40 44 9 2 "" [1 uses])

(note 44 43 45 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 46 9 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5287 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 46 45 47 9 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 9 -> ( 11 10)

;; Succ edge  11 [50.0%] 
;; Succ edge  10 [50.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [50.0%]  (fallthru)
(note 47 46 48 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 51 10 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 138 [ tn ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 10 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 11
;; Pred edge  9 [50.0%] 
(code_label 51 48 52 11 6 "" [1 uses])

(note 52 51 53 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 11 arch/arm/vfp/vfp.h:338 (set (reg:SI 154)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 54 53 55 11 arch/arm/vfp/vfp.h:338 (set (reg:SI 155)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ vdn ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 55 54 56 11 arch/arm/vfp/vfp.h:338 (set (reg:SI 154)
        (ior:SI (reg:SI 154)
            (reg:SI 155))) 89 {*arm_iorsi3} (nil))

(insn 56 55 57 11 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 154)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 57 56 58 11 arch/arm/vfp/vfp.h:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 62)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 13 12)

;; Succ edge  13 [50.0%] 
;; Succ edge  12 [50.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [50.0%]  (fallthru)
(note 58 57 59 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 59 58 62 12 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 138 [ tn ])
        (const_int 5 [0x5])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 12 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 13
;; Pred edge  11 [50.0%] 
(code_label 62 59 63 13 7 "" [1 uses])

(note 63 62 64 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 64 63 65 13 arch/arm/vfp/vfp.h:339 (set (reg/v:SI 138 [ tn ])
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 13 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 5 8 7 10 13 12) -> 14
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 65 64 66 14 4 "" [0 uses])

(note 66 65 67 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 68 14 arch/arm/vfp/vfpdouble.c:215 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 144 [ vdm ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 68 67 69 14 arch/arm/vfp/vfpdouble.c:215 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 73)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
        (nil)))
;; End of basic block 14 -> ( 16 15)

;; Succ edge  16 [85.0%] 
;; Succ edge  15 [15.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; Pred edge  14 [15.0%]  (fallthru)
(note 69 68 70 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 70 69 73 15 arch/arm/vfp/vfpdouble.c:211 (set (reg/v:SI 137 [ tm ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 15 -> ( 27)

;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 14) -> 16
;; Pred edge  14 [85.0%] 
(code_label 73 70 74 16 8 "" [1 uses])

(note 74 73 75 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 75 74 76 16 arch/arm/vfp/vfp.h:330 (set (reg:SI 133 [ D.5293 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 144 [ vdm ]) [0 <variable>.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 76 75 77 16 arch/arm/vfp/vfp.h:330 (set (reg:SI 157)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 77 76 78 16 arch/arm/vfp/vfp.h:330 (set (reg:HI 156)
        (subreg:HI (reg:SI 157) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 78 77 79 16 arch/arm/vfp/vfp.h:330 (set (reg:SI 158)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.5293 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 79 78 80 16 arch/arm/vfp/vfp.h:330 (set (reg:SI 159)
        (sign_extend:SI (reg:HI 156))) 155 {*arm_extendhisi2_v6} (nil))

(insn 80 79 81 16 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158)
            (reg:SI 159))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 81 80 82 16 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 109)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 16 -> ( 17 22)

;; Succ edge  17 [28.0%]  (fallthru)
;; Succ edge  22 [72.0%] 

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [28.0%]  (fallthru)
(note 82 81 83 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 17 arch/arm/vfp/vfp.h:331 (set (reg:DI 134 [ D.5292 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 144 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 84 83 85 17 arch/arm/vfp/vfp.h:331 (set (reg:SI 160)
        (subreg:SI (reg:DI 134 [ D.5292 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 85 84 86 17 arch/arm/vfp/vfp.h:331 (set (reg:SI 160)
        (ior:SI (reg:SI 160)
            (subreg:SI (reg:DI 134 [ D.5292 ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 86 85 87 17 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 87 86 88 17 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 92)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 17 -> ( 18 19)

;; Succ edge  18 [50.0%]  (fallthru)
;; Succ edge  19 [50.0%] 

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [50.0%]  (fallthru)
(note 88 87 89 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 89 88 92 18 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 137 [ tm ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 18 -> ( 27)

;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 17) -> 19
;; Pred edge  17 [50.0%] 
(code_label 92 89 93 19 11 "" [1 uses])

(note 93 92 94 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 94 93 95 19 arch/arm/vfp/vfp.h:333 (set (reg:DI 162)
        (const_int 2305843009213693952 [0x2000000000000000])) 163 {*arm_movdi} (nil))

(insn 95 94 96 19 arch/arm/vfp/vfp.h:333 (set (reg:DI 161)
        (and:DI (reg:DI 134 [ D.5292 ])
            (reg:DI 162))) 64 {anddi3} (nil))

(insn 96 95 97 19 arch/arm/vfp/vfp.h:333 (set (reg:SI 163)
        (subreg:SI (reg:DI 161) 0)) 167 {*arm_movsi_insn} (nil))

(insn 97 96 98 19 arch/arm/vfp/vfp.h:333 (set (reg:SI 163)
        (ior:SI (reg:SI 163)
            (subreg:SI (reg:DI 161) 4))) 89 {*arm_iorsi3} (nil))

(insn 98 97 99 19 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 99 98 100 19 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 104)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 19 -> ( 21 20)

;; Succ edge  21 [50.0%] 
;; Succ edge  20 [50.0%]  (fallthru)

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [50.0%]  (fallthru)
(note 100 99 101 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 101 100 104 20 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 137 [ tm ])
        (const_int 48 [0x30])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 20 -> ( 27)

;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 19) -> 21
;; Pred edge  19 [50.0%] 
(code_label 104 101 105 21 12 "" [1 uses])

(note 105 104 106 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 106 105 109 21 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 137 [ tm ])
        (const_int 16 [0x10])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 21 -> ( 27)

;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 22
;; Pred edge  16 [72.0%] 
(code_label 109 106 110 22 10 "" [1 uses])

(note 110 109 111 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 111 110 112 22 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.5293 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 112 111 113 22 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 117)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 22 -> ( 24 23)

;; Succ edge  24 [50.0%] 
;; Succ edge  23 [50.0%]  (fallthru)

;; Start of basic block ( 22) -> 23
;; Pred edge  22 [50.0%]  (fallthru)
(note 113 112 114 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 114 113 117 23 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 137 [ tm ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 23 -> ( 27)

;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 22) -> 24
;; Pred edge  22 [50.0%] 
(code_label 117 114 118 24 13 "" [1 uses])

(note 118 117 119 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 119 118 120 24 arch/arm/vfp/vfp.h:338 (set (reg:SI 164)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 120 119 121 24 arch/arm/vfp/vfp.h:338 (set (reg:SI 165)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ vdm ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 121 120 122 24 arch/arm/vfp/vfp.h:338 (set (reg:SI 164)
        (ior:SI (reg:SI 164)
            (reg:SI 165))) 89 {*arm_iorsi3} (nil))

(insn 122 121 123 24 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 123 122 124 24 arch/arm/vfp/vfp.h:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 128)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 24 -> ( 26 25)

;; Succ edge  26 [50.0%] 
;; Succ edge  25 [50.0%]  (fallthru)

;; Start of basic block ( 24) -> 25
;; Pred edge  24 [50.0%]  (fallthru)
(note 124 123 125 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 125 124 128 25 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 137 [ tm ])
        (const_int 5 [0x5])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 25 -> ( 27)

;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 24) -> 26
;; Pred edge  24 [50.0%] 
(code_label 128 125 129 26 14 "" [1 uses])

(note 129 128 130 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 131 26 arch/arm/vfp/vfp.h:339 (set (reg/v:SI 137 [ tm ])
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 26 -> ( 27)

;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 15 21 18 25 26 23 20) -> 27
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  26 [100.0%]  (fallthru)
;; Pred edge  23 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%]  (fallthru)
(code_label 131 130 132 27 9 "" [0 uses])

(note 132 131 133 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 133 132 134 27 arch/arm/vfp/vfpdouble.c:218 (set (reg:SI 166)
        (and:SI (reg/v:SI 145 [ fpscr ])
            (const_int 33554432 [0x2000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 134 133 135 27 arch/arm/vfp/vfpdouble.c:218 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 166)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 135 134 136 27 arch/arm/vfp/vfpdouble.c:218 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 141)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 27 -> ( 28 29)

;; Succ edge  28 [50.0%]  (fallthru)
;; Succ edge  29 [50.0%] 

;; Start of basic block ( 27) -> 28
;; Pred edge  27 [50.0%]  (fallthru)
(note 136 135 137 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 137 136 138 28 arch/arm/vfp/vfpdouble.c:222 (set (reg/f:SI 167)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 138 137 141 28 arch/arm/vfp/vfpdouble.c:222 (set (reg/v/f:SI 139 [ nan ])
        (reg/f:SI 167)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 28 -> ( 34)

;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 27) -> 29
;; Pred edge  27 [50.0%] 
(code_label 141 138 142 29 15 "" [1 uses])

(note 142 141 143 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 143 142 144 29 arch/arm/vfp/vfpdouble.c:229 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ tn ])
            (const_int 48 [0x30]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 144 143 145 29 arch/arm/vfp/vfpdouble.c:229 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 161)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 29 -> ( 32 30)

;; Succ edge  32 [28.0%] 
;; Succ edge  30 [72.0%]  (fallthru)

;; Start of basic block ( 29) -> 30
;; Pred edge  29 [72.0%]  (fallthru)
(note 145 144 146 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 146 145 147 30 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ tm ])
            (const_int 48 [0x30]))) 219 {*arm_cmpsi_insn} (nil))

(insn 147 146 148 30 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:SI 169)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 148 147 149 30 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:QI 168)
        (subreg:QI (reg:SI 169) 0)) 178 {*arm_movqi_insn} (nil))

(insn 149 148 150 30 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ tn ])
            (const_int 16 [0x10]))) 219 {*arm_cmpsi_insn} (nil))

(insn 150 149 151 30 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:SI 171)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 151 150 152 30 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:QI 170)
        (subreg:QI (reg:SI 171) 0)) 178 {*arm_movqi_insn} (nil))

(insn 152 151 153 30 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:SI 172)
        (and:SI (subreg:SI (reg:QI 168) 0)
            (subreg:SI (reg:QI 170) 0))) 67 {*arm_andsi3_insn} (nil))

(insn 153 152 154 30 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:QI 173)
        (subreg:QI (reg:SI 172) 0)) 178 {*arm_movqi_insn} (nil))

(insn 154 153 155 30 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:SI 174)
        (zero_extend:SI (reg:QI 173))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 155 154 156 30 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 156 155 157 30 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 161)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 30 -> ( 32 31)

;; Succ edge  32 [50.0%] 
;; Succ edge  31 [50.0%]  (fallthru)

;; Start of basic block ( 30) -> 31
;; Pred edge  30 [50.0%]  (fallthru)
(note 157 156 158 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 158 157 161 31 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg/v/f:SI 139 [ nan ])
        (reg/v/f:SI 144 [ vdm ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 31 -> ( 33)

;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 30 29) -> 32
;; Pred edge  30 [50.0%] 
;; Pred edge  29 [28.0%] 
(code_label 161 158 162 32 17 "" [2 uses])

(note 162 161 163 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 163 162 164 32 arch/arm/vfp/vfpdouble.c:230 (set (reg/v/f:SI 139 [ nan ])
        (reg/v/f:SI 143 [ vdn ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 32 -> ( 33)

;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 32 31) -> 33
;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  31 [100.0%]  (fallthru)
(code_label 164 163 165 33 18 "" [0 uses])

(note 165 164 166 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 166 165 167 33 arch/arm/vfp/vfpdouble.c:236 (set (reg:DI 175)
        (mem/s/j:DI (plus:SI (reg/v/f:SI 139 [ nan ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 167 166 168 33 arch/arm/vfp/vfpdouble.c:236 (set (reg:DI 176)
        (const_int 2305843009213693952 [0x2000000000000000])) 163 {*arm_movdi} (nil))

(insn 168 167 169 33 arch/arm/vfp/vfpdouble.c:236 (set (reg:DI 177)
        (ior:DI (reg:DI 175)
            (reg:DI 176))) 86 {iordi3} (nil))

(insn 169 168 170 33 arch/arm/vfp/vfpdouble.c:236 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 139 [ nan ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 177)) 163 {*arm_movdi} (nil))
;; End of basic block 33 -> ( 34)

;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 28 33) -> 34
;; Pred edge  28 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 170 169 171 34 16 "" [0 uses])

(note 171 170 172 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 172 171 173 34 arch/arm/vfp/vfpdouble.c:239 (set (reg:SI 178)
        (reg/v/f:SI 142 [ vdd ])) 167 {*arm_movsi_insn} (nil))

(insn 173 172 174 34 arch/arm/vfp/vfpdouble.c:239 (set (reg:SI 179)
        (reg/v/f:SI 139 [ nan ])) 167 {*arm_movsi_insn} (nil))

(insn 174 173 175 34 arch/arm/vfp/vfpdouble.c:239 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg:SI 179) [0 S4 A64]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg:SI 179)
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg:SI 179)
                        (const_int 8 [0x8])) [0 S4 A64]))
            (set (reg:SI 3 r3)
                (mem/s:SI (plus:SI (reg:SI 179)
                        (const_int 12 [0xc])) [0 S4 A32]))
        ]) 188 {*ldmsi4} (nil))

(insn 175 174 176 34 arch/arm/vfp/vfpdouble.c:239 (parallel [
            (set (mem/s:SI (reg:SI 178) [0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg:SI 178)
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s:SI (plus:SI (reg:SI 178)
                        (const_int 8 [0x8])) [0 S4 A64])
                (reg:SI 2 r2))
            (set (mem/s:SI (plus:SI (reg:SI 178)
                        (const_int 12 [0xc])) [0 S4 A32])
                (reg:SI 3 r3))
        ]) 195 {*stmsi4} (nil))

(insn 176 175 177 34 arch/arm/vfp/vfpdouble.c:244 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ tm ])
            (const_int 48 [0x30]))) 219 {*arm_cmpsi_insn} (nil))

(insn 177 176 178 34 arch/arm/vfp/vfpdouble.c:244 (set (reg:SI 181)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 178 177 179 34 arch/arm/vfp/vfpdouble.c:244 (set (reg:QI 180)
        (subreg:QI (reg:SI 181) 0)) 178 {*arm_movqi_insn} (nil))

(insn 179 178 180 34 arch/arm/vfp/vfpdouble.c:244 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ tn ])
            (const_int 48 [0x30]))) 219 {*arm_cmpsi_insn} (nil))

(insn 180 179 181 34 arch/arm/vfp/vfpdouble.c:244 (set (reg:SI 183)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 181 180 182 34 arch/arm/vfp/vfpdouble.c:244 (set (reg:QI 182)
        (subreg:QI (reg:SI 183) 0)) 178 {*arm_movqi_insn} (nil))

(insn 182 181 183 34 arch/arm/vfp/vfpdouble.c:244 (set (reg:SI 184)
        (ior:SI (subreg:SI (reg:QI 180) 0)
            (subreg:SI (reg:QI 182) 0))) 89 {*arm_iorsi3} (nil))

(insn 183 182 184 34 arch/arm/vfp/vfpdouble.c:244 (set (reg:QI 185)
        (subreg:QI (reg:SI 184) 0)) 178 {*arm_movqi_insn} (nil))

(insn 184 183 185 34 arch/arm/vfp/vfpdouble.c:244 (set (reg:SI 186)
        (zero_extend:SI (reg:QI 185))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 185 184 186 34 arch/arm/vfp/vfpdouble.c:244 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 186 185 187 34 arch/arm/vfp/vfpdouble.c:244 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 191)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3300 [0xce4])
        (nil)))
;; End of basic block 34 -> ( 36 35)

;; Succ edge  36 [33.0%] 
;; Succ edge  35 [67.0%]  (fallthru)

;; Start of basic block ( 34) -> 35
;; Pred edge  34 [67.0%]  (fallthru)
(note 187 186 188 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 188 187 191 35 arch/arm/vfp/vfpdouble.c:244 discrim 2 (set (reg:SI 140 [ D.4202 ])
        (const_int 256 [0x100])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 35 -> ( 37)

;; Succ edge  37 [100.0%]  (fallthru)

;; Start of basic block ( 34) -> 36
;; Pred edge  34 [33.0%] 
(code_label 191 188 192 36 19 "" [1 uses])

(note 192 191 193 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 193 192 194 36 arch/arm/vfp/vfpdouble.c:244 discrim 1 (set (reg:SI 140 [ D.4202 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 36 -> ( 37)

;; Succ edge  37 [100.0%]  (fallthru)

;; Start of basic block ( 36 35) -> 37
;; Pred edge  36 [100.0%]  (fallthru)
;; Pred edge  35 [100.0%]  (fallthru)
(code_label 194 193 195 37 20 "" [0 uses])

(note 195 194 196 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 196 195 200 37 arch/arm/vfp/vfpdouble.c:245 (set (reg:SI 141 [ <result> ])
        (reg:SI 140 [ D.4202 ])) 167 {*arm_movsi_insn} (nil))

(insn 200 196 206 37 arch/arm/vfp/vfpdouble.c:245 (set (reg/i:SI 0 r0)
        (reg:SI 141 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 206 200 0 37 arch/arm/vfp/vfpdouble.c:245 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 37 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_multiply (vfp_double_multiply)[0:173]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
Removing jump 79.
Removing jump 89.
Removing jump 110.
Edge 16->20 redirected to 21
Edge 18->20 redirected to 21
Removing jump 171.
Deleting block 19.
deleting block 19
Deleting block 20.
deleting block 20
Removing jump 177.
Removing jump 198.
Deleting block 27.
deleting block 27
merging block 33 into block 32
Merged blocks 32 and 33.
merging block 34 into block 32
Merged blocks 32 and 34.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:792 (set (reg/v/f:SI 155 [ vdd ])
        (reg:SI 0 r0 [ vdd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:792 (set (reg/v/f:SI 156 [ vdn ])
        (reg:SI 1 r1 [ vdn ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:792 (set (reg/v/f:SI 157 [ vdm ])
        (reg:SI 2 r2 [ vdm ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:792 (set (reg/v:SI 158 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:801 (set (reg:SI 159)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 156 [ vdn ]) [0 <variable>.exponent+0 S2 A64]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:801 (set (reg:SI 160)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 157 [ vdm ]) [0 <variable>.exponent+0 S2 A64]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:801 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 159)
            (reg:SI 160))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:801 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 2 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [50.0%]  (fallthru)
(note 13 12 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 14 13 15 4 arch/arm/vfp/vfpdouble.c:801 (set (reg/v/f:SI 133 [ vdn.258 ])
        (reg/v/f:SI 156 [ vdn ])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 4 arch/arm/vfp/vfpdouble.c:803 (set (reg/v/f:SI 156 [ vdn ])
        (reg/v/f:SI 157 [ vdm ])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 4 arch/arm/vfp/vfpdouble.c:804 (set (reg/v/f:SI 157 [ vdm ])
        (reg/v/f:SI 133 [ vdn.258 ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2 4) -> 5
;; Pred edge  2 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 17 16 18 5 26 "" [1 uses])

(note 18 17 19 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 5 arch/arm/vfp/vfpdouble.c:808 (set (reg:SI 162)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 157 [ vdm ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 20 19 21 5 arch/arm/vfp/vfpdouble.c:808 (set (reg:HI 161)
        (subreg:HI (reg:SI 162) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 21 20 22 5 arch/arm/vfp/vfpdouble.c:808 (set (reg:SI 164)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 156 [ vdn ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 22 21 23 5 arch/arm/vfp/vfpdouble.c:808 (set (reg:HI 163)
        (subreg:HI (reg:SI 164) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 23 22 24 5 arch/arm/vfp/vfpdouble.c:808 (set (reg:SI 165)
        (xor:SI (subreg:SI (reg:HI 161) 0)
            (subreg:SI (reg:HI 163) 0))) 96 {*arm_xorsi3} (nil))

(insn 24 23 25 5 arch/arm/vfp/vfpdouble.c:808 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 155 [ vdd ])
                (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
        (subreg:HI (reg:SI 165) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 25 24 26 5 arch/arm/vfp/vfpdouble.c:813 (set (reg:SI 142 [ temp.244 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 156 [ vdn ]) [0 <variable>.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 26 25 27 5 arch/arm/vfp/vfpdouble.c:813 (set (reg:SI 167)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 5 arch/arm/vfp/vfpdouble.c:813 (set (reg:HI 166)
        (subreg:HI (reg:SI 167) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 28 27 29 5 arch/arm/vfp/vfpdouble.c:813 (set (reg:SI 168)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 142 [ temp.244 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 29 28 30 5 arch/arm/vfp/vfpdouble.c:813 (set (reg:SI 169)
        (sign_extend:SI (reg:HI 166))) 155 {*arm_extendhisi2_v6} (nil))

(insn 30 29 31 5 arch/arm/vfp/vfpdouble.c:813 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (reg:SI 169))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 31 30 32 5 arch/arm/vfp/vfpdouble.c:813 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 91)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 5 -> ( 6 13)

;; Succ edge  6 [28.0%]  (fallthru)
;; Succ edge  13 [72.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [28.0%]  (fallthru)
(note 32 31 33 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 33 32 34 6 arch/arm/vfp/vfpdouble.c:814 (set (reg:SI 170)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 156 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 6 arch/arm/vfp/vfpdouble.c:814 (set (reg:SI 171)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 156 [ vdn ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 6 arch/arm/vfp/vfpdouble.c:814 (set (reg:SI 170)
        (ior:SI (reg:SI 170)
            (reg:SI 171))) 89 {*arm_iorsi3} (nil))

(insn 36 35 37 6 arch/arm/vfp/vfpdouble.c:814 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 37 36 38 6 arch/arm/vfp/vfpdouble.c:814 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 52)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2071 [0x817])
        (nil)))
;; End of basic block 6 -> ( 9 7)

;; Succ edge  9 [20.7%] 
;; Succ edge  7 [79.3%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [79.3%]  (fallthru)
(note 38 37 39 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 7 arch/arm/vfp/vfpdouble.c:814 discrim 1 (set (reg:SI 141 [ temp.245 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 157 [ vdm ]) [0 <variable>.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 40 39 41 7 arch/arm/vfp/vfpdouble.c:814 discrim 1 (set (reg:SI 173)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 7 arch/arm/vfp/vfpdouble.c:814 discrim 1 (set (reg:HI 172)
        (subreg:HI (reg:SI 173) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 42 41 43 7 arch/arm/vfp/vfpdouble.c:814 discrim 1 (set (reg:SI 174)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 141 [ temp.245 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 43 42 44 7 arch/arm/vfp/vfpdouble.c:814 discrim 1 (set (reg:SI 175)
        (sign_extend:SI (reg:HI 172))) 155 {*arm_extendhisi2_v6} (nil))

(insn 44 43 45 7 arch/arm/vfp/vfpdouble.c:814 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174)
            (reg:SI 175))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 45 44 46 7 arch/arm/vfp/vfpdouble.c:814 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 61)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 7 -> ( 8 10)

;; Succ edge  8 [28.0%]  (fallthru)
;; Succ edge  10 [72.0%] 

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [28.0%]  (fallthru)
(note 46 45 47 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 47 46 48 8 arch/arm/vfp/vfpdouble.c:814 (set (reg:SI 176)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 157 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 48 47 49 8 arch/arm/vfp/vfpdouble.c:814 (set (reg:SI 177)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 157 [ vdm ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 8 arch/arm/vfp/vfpdouble.c:814 (set (reg:SI 176)
        (ior:SI (reg:SI 176)
            (reg:SI 177))) 89 {*arm_iorsi3} (nil))

(insn 50 49 51 8 arch/arm/vfp/vfpdouble.c:814 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 51 50 52 8 arch/arm/vfp/vfpdouble.c:814 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 61)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 8 -> ( 9 10)

;; Succ edge  9 [39.0%]  (fallthru)
;; Succ edge  10 [61.0%] 

;; Start of basic block ( 6 8) -> 9
;; Pred edge  6 [20.7%] 
;; Pred edge  8 [39.0%]  (fallthru)
(code_label 52 51 53 9 28 "" [1 uses])

(note 53 52 54 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 54 53 55 9 arch/arm/vfp/vfpdouble.c:815 (set (reg:SI 0 r0)
        (reg/v/f:SI 155 [ vdd ])) 167 {*arm_movsi_insn} (nil))

(insn 55 54 56 9 arch/arm/vfp/vfpdouble.c:815 (set (reg:SI 1 r1)
        (reg/v/f:SI 156 [ vdn ])) 167 {*arm_movsi_insn} (nil))

(insn 56 55 57 9 arch/arm/vfp/vfpdouble.c:815 (set (reg:SI 2 r2)
        (reg/v/f:SI 157 [ vdm ])) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 9 arch/arm/vfp/vfpdouble.c:815 (set (reg:SI 3 r3)
        (reg/v:SI 158 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 58 57 61 9 arch/arm/vfp/vfpdouble.c:815 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 9 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 7 8) -> 10
;; Pred edge  7 [72.0%] 
;; Pred edge  8 [61.0%] 
(code_label 61 58 62 10 29 "" [2 uses])

(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 64 10 arch/arm/vfp/vfpdouble.c:816 (clobber (reg:DI 178)) -1 (nil))

(insn 64 63 65 10 arch/arm/vfp/vfpdouble.c:816 (set (reg:SI 179)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 141 [ temp.245 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 65 64 66 10 arch/arm/vfp/vfpdouble.c:816 (set (reg:DI 178)
        (sign_extend:DI (reg:SI 179))) 140 {*arm_extendsidi2} (nil))

(insn 66 65 67 10 arch/arm/vfp/vfpdouble.c:816 (set (reg:DI 181)
        (mem/s/j:DI (plus:SI (reg/v/f:SI 157 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 67 66 68 10 arch/arm/vfp/vfpdouble.c:816 (set (reg:DI 180)
        (ior:DI (reg:DI 178)
            (reg:DI 181))) 86 {iordi3} (nil))

(insn 68 67 69 10 arch/arm/vfp/vfpdouble.c:816 (set (reg:SI 182)
        (subreg:SI (reg:DI 180) 0)) 167 {*arm_movsi_insn} (nil))

(insn 69 68 70 10 arch/arm/vfp/vfpdouble.c:816 (set (reg:SI 182)
        (ior:SI (reg:SI 182)
            (subreg:SI (reg:DI 180) 4))) 89 {*arm_iorsi3} (nil))

(insn 70 69 71 10 arch/arm/vfp/vfpdouble.c:816 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 182)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 71 70 72 10 arch/arm/vfp/vfpdouble.c:816 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 10 -> ( 11 12)

;; Succ edge  11 [50.0%]  (fallthru)
;; Succ edge  12 [50.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [50.0%]  (fallthru)
(note 72 71 73 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 73 72 74 11 arch/arm/vfp/vfpdouble.c:817 (set (reg/f:SI 183)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 74 73 75 11 arch/arm/vfp/vfpdouble.c:817 (set (reg:SI 184)
        (reg/v/f:SI 155 [ vdd ])) 167 {*arm_movsi_insn} (nil))

(insn 75 74 76 11 arch/arm/vfp/vfpdouble.c:817 (set (reg:SI 185)
        (reg/f:SI 183)) 167 {*arm_movsi_insn} (nil))

(insn 76 75 77 11 arch/arm/vfp/vfpdouble.c:817 (parallel [
            (set (reg:SI 0 r0)
                (mem/s/c:SI (reg:SI 185) [0 vfp_double_default_qnan+0 S4 A64]))
            (set (reg:SI 1 r1)
                (mem/s/c:SI (plus:SI (reg:SI 185)
                        (const_int 4 [0x4])) [0 vfp_double_default_qnan+4 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s/c:SI (plus:SI (reg:SI 185)
                        (const_int 8 [0x8])) [0 vfp_double_default_qnan+8 S4 A64]))
            (set (reg:SI 3 r3)
                (mem/s/c:SI (plus:SI (reg:SI 185)
                        (const_int 12 [0xc])) [0 vfp_double_default_qnan+12 S4 A32]))
        ]) 188 {*ldmsi4} (nil))

(insn 77 76 78 11 arch/arm/vfp/vfpdouble.c:817 (parallel [
            (set (mem/s:SI (reg:SI 184) [0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg:SI 184)
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s:SI (plus:SI (reg:SI 184)
                        (const_int 8 [0x8])) [0 S4 A64])
                (reg:SI 2 r2))
            (set (mem/s:SI (plus:SI (reg:SI 184)
                        (const_int 12 [0xc])) [0 S4 A32])
                (reg:SI 3 r3))
        ]) 195 {*stmsi4} (nil))

(insn 78 77 81 11 arch/arm/vfp/vfpdouble.c:818 (set (reg:SI 153 [ D.4793 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 32)

;; Succ edge  32 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 12
;; Pred edge  10 [50.0%] 
(code_label 81 78 82 12 30 "" [1 uses])

(note 82 81 83 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 12 arch/arm/vfp/vfpdouble.c:820 (set (reg:SI 187)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 84 83 85 12 arch/arm/vfp/vfpdouble.c:820 (set (reg:HI 186)
        (subreg:HI (reg:SI 187) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 85 84 86 12 arch/arm/vfp/vfpdouble.c:820 (set (mem/s/j:HI (reg/v/f:SI 155 [ vdd ]) [0 <variable>.exponent+0 S2 A64])
        (reg:HI 186)) 176 {*movhi_insn_arch4} (nil))

(insn 86 85 87 12 arch/arm/vfp/vfpdouble.c:821 (set (reg:DI 188)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 87 86 88 12 arch/arm/vfp/vfpdouble.c:821 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 155 [ vdd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 188)) 163 {*arm_movdi} (nil))

(insn 88 87 91 12 arch/arm/vfp/vfpdouble.c:822 (set (reg:SI 153 [ D.4793 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 12 -> ( 32)

;; Succ edge  32 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 13
;; Pred edge  5 [72.0%] 
(code_label 91 88 92 13 27 "" [1 uses])

(note 92 91 93 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 93 92 94 13 arch/arm/vfp/vfpdouble.c:829 (set (reg:SI 140 [ temp.247 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 157 [ vdm ]) [0 <variable>.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 94 93 95 13 arch/arm/vfp/vfpdouble.c:829 (clobber (reg:DI 189)) -1 (nil))

(insn 95 94 96 13 arch/arm/vfp/vfpdouble.c:829 (set (reg:SI 190)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 140 [ temp.247 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 96 95 97 13 arch/arm/vfp/vfpdouble.c:829 (set (reg:DI 189)
        (sign_extend:DI (reg:SI 190))) 140 {*arm_extendsidi2} (nil))

(insn 97 96 98 13 arch/arm/vfp/vfpdouble.c:829 (set (reg:DI 192)
        (mem/s/j:DI (plus:SI (reg/v/f:SI 157 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 98 97 99 13 arch/arm/vfp/vfpdouble.c:829 (set (reg:DI 191)
        (ior:DI (reg:DI 189)
            (reg:DI 192))) 86 {iordi3} (nil))

(insn 99 98 100 13 arch/arm/vfp/vfpdouble.c:829 (set (reg:SI 193)
        (subreg:SI (reg:DI 191) 0)) 167 {*arm_movsi_insn} (nil))

(insn 100 99 101 13 arch/arm/vfp/vfpdouble.c:829 (set (reg:SI 193)
        (ior:SI (reg:SI 193)
            (subreg:SI (reg:DI 191) 4))) 89 {*arm_iorsi3} (nil))

(insn 101 100 102 13 arch/arm/vfp/vfpdouble.c:829 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 193)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 102 101 103 13 arch/arm/vfp/vfpdouble.c:829 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 112)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 13 -> ( 14 15)

;; Succ edge  14 [39.0%]  (fallthru)
;; Succ edge  15 [61.0%] 

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [39.0%]  (fallthru)
(note 103 102 104 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 104 103 105 14 arch/arm/vfp/vfpdouble.c:830 (set (reg:SI 195)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 105 104 106 14 arch/arm/vfp/vfpdouble.c:830 (set (reg:HI 194)
        (subreg:HI (reg:SI 195) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 106 105 107 14 arch/arm/vfp/vfpdouble.c:830 (set (mem/s/j:HI (reg/v/f:SI 155 [ vdd ]) [0 <variable>.exponent+0 S2 A64])
        (reg:HI 194)) 176 {*movhi_insn_arch4} (nil))

(insn 107 106 108 14 arch/arm/vfp/vfpdouble.c:831 (set (reg:DI 196)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 108 107 109 14 arch/arm/vfp/vfpdouble.c:831 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 155 [ vdd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 196)) 163 {*arm_movdi} (nil))

(insn 109 108 112 14 arch/arm/vfp/vfpdouble.c:832 (set (reg:SI 153 [ D.4793 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 14 -> ( 32)

;; Succ edge  32 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 15
;; Pred edge  13 [61.0%] 
(code_label 112 109 113 15 32 "" [1 uses])

(note 113 112 114 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 114 113 115 15 arch/arm/vfp/vfpdouble.c:840 (set (reg:HI 197)
        (subreg/u:HI (reg:SI 142 [ temp.244 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 115 114 116 15 arch/arm/vfp/vfpdouble.c:840 (set (reg:HI 198)
        (subreg/u:HI (reg:SI 140 [ temp.247 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 116 115 117 15 arch/arm/vfp/vfpdouble.c:840 (set (reg:SI 199)
        (plus:SI (subreg:SI (reg:HI 197) 0)
            (subreg:SI (reg:HI 198) 0))) 4 {*arm_addsi3} (nil))

(insn 117 116 118 15 arch/arm/vfp/vfpdouble.c:840 (set (reg:HI 200)
        (subreg:HI (reg:SI 199) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 118 117 119 15 arch/arm/vfp/vfpdouble.c:840 (set (reg:SI 202)
        (plus:SI (subreg:SI (reg:HI 200) 0)
            (const_int -1020 [0xfffffffffffffc04]))) 4 {*arm_addsi3} (nil))

(insn 119 118 120 15 arch/arm/vfp/vfpdouble.c:840 (set (reg:SI 201)
        (plus:SI (reg:SI 202)
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (subreg:SI (reg:HI 200) 0)
            (const_int -1021 [0xfffffffffffffc03]))
        (nil)))

(insn 120 119 121 15 arch/arm/vfp/vfpdouble.c:840 (set (mem/s/j:HI (reg/v/f:SI 155 [ vdd ]) [0 <variable>.exponent+0 S2 A64])
        (subreg:HI (reg:SI 201) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 121 120 122 15 arch/arm/vfp/vfpdouble.c:841 (set (reg:DI 139 [ temp.251 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 156 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 122 121 123 15 arch/arm/vfp/vfpdouble.c:841 (set (reg:DI 138 [ temp.252 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 157 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 123 122 124 15 arch/arm/vfp/vfp.h:80 (set (reg:SI 203)
        (subreg:SI (reg:DI 139 [ temp.251 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 124 123 125 15 arch/arm/vfp/vfp.h:80 (set (reg:DI 152 [ D.5340 ])
        (zero_extend:DI (reg:SI 203))) 138 {*arm_zero_extendsidi2} (nil))

(insn 125 124 126 15 arch/arm/vfp/vfp.h:80 (set (reg:SI 204)
        (subreg:SI (reg:DI 138 [ temp.252 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 126 125 127 15 arch/arm/vfp/vfp.h:80 (set (reg:DI 151 [ D.5341 ])
        (zero_extend:DI (reg:SI 204))) 138 {*arm_zero_extendsidi2} (nil))

(insn 127 126 128 15 arch/arm/vfp/vfp.h:80 (set (reg:SI 205)
        (mult:SI (subreg:SI (reg:DI 152 [ D.5340 ]) 0)
            (subreg:SI (reg:DI 151 [ D.5341 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 128 127 129 15 arch/arm/vfp/vfp.h:80 (set (reg:SI 206)
        (mult:SI (subreg:SI (reg:DI 151 [ D.5341 ]) 0)
            (subreg:SI (reg:DI 152 [ D.5340 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 129 128 130 15 arch/arm/vfp/vfp.h:80 (set (reg:SI 205)
        (plus:SI (reg:SI 205)
            (reg:SI 206))) 4 {*arm_addsi3} (nil))

(insn 130 129 131 15 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 143 [ rl ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 151 [ D.5341 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 152 [ D.5340 ]) 0)))) 51 {*umulsidi3_v6} (nil))

(insn 131 130 132 15 arch/arm/vfp/vfp.h:80 (set (reg:SI 205)
        (plus:SI (reg:SI 205)
            (subreg:SI (reg/v:DI 143 [ rl ]) 4))) 4 {*arm_addsi3} (nil))

(insn 132 131 133 15 arch/arm/vfp/vfp.h:80 (set (subreg:SI (reg/v:DI 143 [ rl ]) 4)
        (reg:SI 205)) 167 {*arm_movsi_insn} (nil))

(insn 133 132 134 15 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 143 [ rl ])
        (reg/v:DI 143 [ rl ])) 163 {*arm_movdi} (expr_list:REG_EQUAL (mult:DI (reg:DI 151 [ D.5341 ])
            (reg:DI 152 [ D.5340 ]))
        (nil)))

(insn 134 133 135 15 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg:DI 208) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 139 [ temp.251 ]) 4)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 135 134 136 15 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg:DI 208) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 136 135 137 15 arch/arm/vfp/vfp.h:83 (set (reg:SI 209)
        (subreg:SI (reg:DI 208) 0)) 167 {*arm_movsi_insn} (nil))

(insn 137 136 138 15 arch/arm/vfp/vfp.h:83 (set (reg:DI 150 [ D.5343 ])
        (zero_extend:DI (reg:SI 209))) 138 {*arm_zero_extendsidi2} (nil))

(insn 138 137 139 15 arch/arm/vfp/vfp.h:83 (set (reg:SI 210)
        (mult:SI (subreg:SI (reg:DI 151 [ D.5341 ]) 0)
            (subreg:SI (reg:DI 150 [ D.5343 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 139 138 140 15 arch/arm/vfp/vfp.h:83 (set (reg:SI 211)
        (mult:SI (subreg:SI (reg:DI 150 [ D.5343 ]) 0)
            (subreg:SI (reg:DI 151 [ D.5341 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 140 139 141 15 arch/arm/vfp/vfp.h:83 (set (reg:SI 210)
        (plus:SI (reg:SI 210)
            (reg:SI 211))) 4 {*arm_addsi3} (nil))

(insn 141 140 142 15 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 145 [ rma ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 150 [ D.5343 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 151 [ D.5341 ]) 0)))) 51 {*umulsidi3_v6} (nil))

(insn 142 141 143 15 arch/arm/vfp/vfp.h:83 (set (reg:SI 210)
        (plus:SI (reg:SI 210)
            (subreg:SI (reg/v:DI 145 [ rma ]) 4))) 4 {*arm_addsi3} (nil))

(insn 143 142 144 15 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg/v:DI 145 [ rma ]) 4)
        (reg:SI 210)) 167 {*arm_movsi_insn} (nil))

(insn 144 143 145 15 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 145 [ rma ])
        (reg/v:DI 145 [ rma ])) 163 {*arm_movdi} (expr_list:REG_EQUAL (mult:DI (reg:DI 150 [ D.5343 ])
            (reg:DI 151 [ D.5341 ]))
        (nil)))

(insn 145 144 146 15 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg:DI 213) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 138 [ temp.252 ]) 4)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 146 145 147 15 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg:DI 213) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 147 146 148 15 arch/arm/vfp/vfp.h:86 (set (reg:SI 214)
        (subreg:SI (reg:DI 213) 0)) 167 {*arm_movsi_insn} (nil))

(insn 148 147 149 15 arch/arm/vfp/vfp.h:86 (set (reg:DI 149 [ D.5345 ])
        (zero_extend:DI (reg:SI 214))) 138 {*arm_zero_extendsidi2} (nil))

(insn 149 148 150 15 arch/arm/vfp/vfp.h:86 (set (reg:SI 215)
        (mult:SI (subreg:SI (reg:DI 152 [ D.5340 ]) 0)
            (subreg:SI (reg:DI 149 [ D.5345 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 150 149 151 15 arch/arm/vfp/vfp.h:86 (set (reg:SI 216)
        (mult:SI (subreg:SI (reg:DI 149 [ D.5345 ]) 0)
            (subreg:SI (reg:DI 152 [ D.5340 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 151 150 152 15 arch/arm/vfp/vfp.h:86 (set (reg:SI 215)
        (plus:SI (reg:SI 215)
            (reg:SI 216))) 4 {*arm_addsi3} (nil))

(insn 152 151 153 15 arch/arm/vfp/vfp.h:86 (set (reg/v:DI 144 [ rmb ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 149 [ D.5345 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 152 [ D.5340 ]) 0)))) 51 {*umulsidi3_v6} (nil))

(insn 153 152 154 15 arch/arm/vfp/vfp.h:86 (set (reg:SI 215)
        (plus:SI (reg:SI 215)
            (subreg:SI (reg/v:DI 144 [ rmb ]) 4))) 4 {*arm_addsi3} (nil))

(insn 154 153 155 15 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg/v:DI 144 [ rmb ]) 4)
        (reg:SI 215)) 167 {*arm_movsi_insn} (nil))

(insn 155 154 156 15 arch/arm/vfp/vfp.h:86 (set (reg/v:DI 144 [ rmb ])
        (reg/v:DI 144 [ rmb ])) 163 {*arm_movdi} (expr_list:REG_EQUAL (mult:DI (reg:DI 149 [ D.5345 ])
            (reg:DI 152 [ D.5340 ]))
        (nil)))

(insn 156 155 157 15 arch/arm/vfp/vfp.h:87 (parallel [
            (set (reg/v:DI 137 [ rma.253 ])
                (plus:DI (reg/v:DI 144 [ rmb ])
                    (reg/v:DI 145 [ rma ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 157 156 158 15 arch/arm/vfp/vfp.h:89 (set (reg:SI 217)
        (mult:SI (subreg:SI (reg:DI 150 [ D.5343 ]) 0)
            (subreg:SI (reg:DI 149 [ D.5345 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 158 157 159 15 arch/arm/vfp/vfp.h:89 (set (reg:SI 218)
        (mult:SI (subreg:SI (reg:DI 149 [ D.5345 ]) 0)
            (subreg:SI (reg:DI 150 [ D.5343 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 159 158 160 15 arch/arm/vfp/vfp.h:89 (set (reg:SI 217)
        (plus:SI (reg:SI 217)
            (reg:SI 218))) 4 {*arm_addsi3} (nil))

(insn 160 159 161 15 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 146 [ rh ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 149 [ D.5345 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 150 [ D.5343 ]) 0)))) 51 {*umulsidi3_v6} (nil))

(insn 161 160 162 15 arch/arm/vfp/vfp.h:89 (set (reg:SI 217)
        (plus:SI (reg:SI 217)
            (subreg:SI (reg/v:DI 146 [ rh ]) 4))) 4 {*arm_addsi3} (nil))

(insn 162 161 163 15 arch/arm/vfp/vfp.h:89 (set (subreg:SI (reg/v:DI 146 [ rh ]) 4)
        (reg:SI 217)) 167 {*arm_movsi_insn} (nil))

(insn 163 162 164 15 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 146 [ rh ])
        (reg/v:DI 146 [ rh ])) 163 {*arm_movdi} (expr_list:REG_EQUAL (mult:DI (reg:DI 149 [ D.5345 ])
            (reg:DI 150 [ D.5343 ]))
        (nil)))

(insn 164 163 165 15 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 144 [ rmb ]) 4)
            (subreg:SI (reg/v:DI 137 [ rma.253 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 165 164 230 15 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 179)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 15 -> ( 22 16)

;; Succ edge  22 [50.0%] 
;; Succ edge  16 [50.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; Pred edge  15 [50.0%]  (fallthru)
(note 230 165 166 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 166 230 167 16 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 144 [ rmb ]) 4)
            (subreg:SI (reg/v:DI 137 [ rma.253 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 167 166 231 16 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 245)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 16 -> ( 21 17)

;; Succ edge  21 [71.0%] 
;; Succ edge  17 [29.0%]  (fallthru)

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [29.0%]  (fallthru)
(note 231 167 168 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 168 231 169 17 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 144 [ rmb ]) 0)
            (subreg:SI (reg/v:DI 137 [ rma.253 ]) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 169 168 232 17 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 179)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 17 -> ( 22 18)

;; Succ edge  22 [50.0%] 
;; Succ edge  18 [50.0%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [50.0%]  (fallthru)
(note 232 169 170 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 170 232 245 18 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 144 [ rmb ]) 0)
            (subreg:SI (reg/v:DI 137 [ rma.253 ]) 0))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 18 -> ( 21)

;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 18 16) -> 21
;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  16 [71.0%] 
(code_label 245 170 175 21 40 "" [1 uses])

(note 175 245 176 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 176 175 179 21 arch/arm/vfp/vfp.h:90 discrim 2 (set (reg:DI 148 [ iftmp.83 ])
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))
;; End of basic block 21 -> ( 23)

;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 15 17) -> 22
;; Pred edge  15 [50.0%] 
;; Pred edge  17 [50.0%] 
(code_label 179 176 180 22 33 "" [2 uses])

(note 180 179 181 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 181 180 182 22 arch/arm/vfp/vfp.h:90 discrim 1 (set (reg:DI 148 [ iftmp.83 ])
        (const_int 4294967296 [0x100000000])) 163 {*arm_movdi} (nil))
;; End of basic block 22 -> ( 23)

;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 22 21) -> 23
;; Pred edge  22 [100.0%]  (fallthru)
;; Pred edge  21 [100.0%]  (fallthru)
(code_label 182 181 183 23 35 "" [0 uses])

(note 183 182 184 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 184 183 185 23 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 135 [ rma.255 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 137 [ rma.253 ]) 0)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 185 184 186 23 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 135 [ rma.255 ]) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 186 185 187 23 arch/arm/vfp/vfp.h:93 (parallel [
            (set (reg/v:DI 134 [ rl.256 ])
                (plus:DI (reg/v:DI 135 [ rma.255 ])
                    (reg/v:DI 143 [ rl ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 187 186 188 23 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 220) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 137 [ rma.253 ]) 4)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 188 187 189 23 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 220) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 189 188 190 23 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg:DI 147 [ D.5348 ])
                (plus:DI (reg:DI 220)
                    (reg/v:DI 146 [ rh ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 190 189 191 23 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 221)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 191 190 192 23 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ rma.255 ]) 4)
            (subreg:SI (reg/v:DI 134 [ rl.256 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 192 191 235 23 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 201)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 23 -> ( 28 24)

;; Succ edge  28 [50.0%] 
;; Succ edge  24 [50.0%]  (fallthru)

;; Start of basic block ( 23) -> 24
;; Pred edge  23 [50.0%]  (fallthru)
(note 235 192 193 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 193 235 194 24 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ rma.255 ]) 4)
            (subreg:SI (reg/v:DI 134 [ rl.256 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 194 193 236 24 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 203)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 24 -> ( 29 25)

;; Succ edge  29 [71.0%] 
;; Succ edge  25 [29.0%]  (fallthru)

;; Start of basic block ( 24) -> 25
;; Pred edge  24 [29.0%]  (fallthru)
(note 236 194 195 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 195 236 196 25 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ rma.255 ]) 0)
            (subreg:SI (reg/v:DI 134 [ rl.256 ]) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 196 195 237 25 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 201)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 25 -> ( 28 26)

;; Succ edge  28 [50.0%] 
;; Succ edge  26 [50.0%]  (fallthru)

;; Start of basic block ( 25) -> 26
;; Pred edge  25 [50.0%]  (fallthru)
(note 237 196 197 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 197 237 201 26 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ rma.255 ]) 0)
            (subreg:SI (reg/v:DI 134 [ rl.256 ]) 0))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 26 -> ( 29)

;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 23 25) -> 28
;; Pred edge  23 [50.0%] 
;; Pred edge  25 [50.0%] 
(code_label 201 197 239 28 37 "" [2 uses])

(note 239 201 202 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 202 239 203 28 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 221)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))
;; End of basic block 28 -> ( 29)

;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 24 26 28) -> 29
;; Pred edge  24 [71.0%] 
;; Pred edge  26 [100.0%]  (fallthru)
;; Pred edge  28 [100.0%]  (fallthru)
(code_label 203 202 240 29 36 "" [1 uses])

(note 240 203 204 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 204 240 205 29 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg/v:DI 136 [ rh.254 ])
                (plus:DI (reg:DI 147 [ D.5348 ])
                    (reg:DI 221)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 205 204 206 29 arch/arm/vfp/vfpdouble.c:841 (parallel [
            (set (reg:DI 222)
                (plus:DI (reg/v:DI 136 [ rh.254 ])
                    (reg:DI 148 [ iftmp.83 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 206 205 207 29 arch/arm/vfp/vfpdouble.c:841 (set (reg:DI 223)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 207 206 208 29 arch/arm/vfp/vfpdouble.c:841 (set (reg:SI 224)
        (subreg:SI (reg/v:DI 134 [ rl.256 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 208 207 209 29 arch/arm/vfp/vfpdouble.c:841 (set (reg:SI 224)
        (ior:SI (reg:SI 224)
            (subreg:SI (reg/v:DI 134 [ rl.256 ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 209 208 210 29 arch/arm/vfp/vfpdouble.c:841 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 224)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 210 209 241 29 arch/arm/vfp/vfpdouble.c:841 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 212)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 29 -> ( 31 30)

;; Succ edge  31 [50.0%] 
;; Succ edge  30 [50.0%]  (fallthru)

;; Start of basic block ( 29) -> 30
;; Pred edge  29 [50.0%]  (fallthru)
(note 241 210 211 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 211 241 212 30 arch/arm/vfp/vfpdouble.c:841 (set (reg:DI 223)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))
;; End of basic block 30 -> ( 31)

;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 29 30) -> 31
;; Pred edge  29 [50.0%] 
;; Pred edge  30 [100.0%]  (fallthru)
(code_label 212 211 242 31 38 "" [1 uses])

(note 242 212 213 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 213 242 214 31 arch/arm/vfp/vfpdouble.c:841 (set (reg:DI 225)
        (ior:DI (reg:DI 222)
            (reg:DI 223))) 86 {iordi3} (nil))

(insn 214 213 215 31 arch/arm/vfp/vfpdouble.c:841 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 155 [ vdd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 225)) 163 {*arm_movdi} (nil))

(insn 215 214 216 31 arch/arm/vfp/vfpdouble.c:844 (set (reg:SI 153 [ D.4793 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 31 -> ( 32)

;; Succ edge  32 [100.0%]  (fallthru)

;; Start of basic block ( 31 11 12 14) -> 32
;; Pred edge  31 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 216 215 217 32 31 "" [0 uses])

(note 217 216 218 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 218 217 222 32 arch/arm/vfp/vfpdouble.c:845 (set (reg:SI 154 [ <result> ])
        (reg:SI 153 [ D.4793 ])) 167 {*arm_movsi_insn} (nil))

(insn 222 218 228 32 arch/arm/vfp/vfpdouble.c:845 (set (reg/i:SI 0 r0)
        (reg:SI 154 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 228 222 0 32 arch/arm/vfp/vfpdouble.c:845 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 32 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_cpdo (vfp_double_cpdo)[0:184]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
Removing jump 18.
Removing jump 36.
Removing jump 61.
Removing jump 81.
Removing jump 100.
Removing jump 112.
merging block 26 into block 25
Merged blocks 25 and 26.
merging block 27 into block 25
Merged blocks 25 and 27.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 4 7 5 2 arch/arm/vfp/vfpdouble.c:1126 (set (reg/v:SI 155 [ inst ])
        (reg:SI 0 r0 [ inst ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:1126 (set (reg/v:SI 156 [ fpscr ])
        (reg:SI 1 r1 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:1127 (set (reg:SI 157)
        (const_int 11534400 [0xb00040])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:1127 (set (reg/v:SI 145 [ op ])
        (and:SI (reg/v:SI 155 [ inst ])
            (reg:SI 157))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/v:SI 155 [ inst ])
            (const_int 11534400 [0xb00040]))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:1130 (set (reg:SI 153 [ D.5133 ])
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 983040 [0xf0000]))) 67 {*arm_andsi3_insn} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:1130 (set (reg:SI 152 [ D.5135 ])
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 128 [0x80]))) 67 {*arm_andsi3_insn} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfpdouble.c:1135 (set (reg:SI 158)
        (and:SI (reg/v:SI 156 [ fpscr ])
            (const_int 3145728 [0x300000]))) 67 {*arm_andsi3_insn} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfpdouble.c:1135 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158)
            (const_int 3145728 [0x300000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 15 14 16 2 arch/arm/vfp/vfpdouble.c:1135 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 2 -> ( 5 4)

;; Succ edge  5 [28.0%] 
;; Succ edge  4 [72.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [72.0%]  (fallthru)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 20 4 arch/arm/vfp/vfpdouble.c:1135 discrim 2 (set (reg/v:SI 138 [ vecstride ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 5
;; Pred edge  2 [28.0%] 
(code_label 20 17 21 5 44 "" [1 uses])

(note 21 20 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 22 21 23 5 arch/arm/vfp/vfpdouble.c:1135 discrim 1 (set (reg/v:SI 138 [ vecstride ])
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5 4) -> 6
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 23 22 24 6 45 "" [0 uses])

(note 24 23 25 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 6 arch/arm/vfp/vfpdouble.c:1137 (set (reg:SI 159)
        (const_int 11534400 [0xb00040])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 6 arch/arm/vfp/vfpdouble.c:1137 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ op ])
            (reg:SI 159))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 27 26 28 6 arch/arm/vfp/vfpdouble.c:1137 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 38)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [28.0%]  (fallthru)
;; Succ edge  8 [72.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [28.0%]  (fallthru)
(note 28 27 29 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 30 7 arch/arm/vfp/vfpdouble.c:1137 discrim 1 (set (reg/f:SI 160)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 7 arch/arm/vfp/vfpdouble.c:1137 discrim 1 (set (reg:SI 161)
        (plus:SI (reg/f:SI 160)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(insn 31 30 32 7 arch/arm/vfp/vfpdouble.c:1137 discrim 1 (set (reg:SI 162)
        (lshiftrt:SI (reg:SI 152 [ D.5135 ])
            (const_int 7 [0x7]))) 117 {*arm_shiftsi3} (nil))

(insn 32 31 33 7 arch/arm/vfp/vfpdouble.c:1137 discrim 1 (set (reg:SI 163)
        (lshiftrt:SI (reg:SI 153 [ D.5133 ])
            (const_int 15 [0xf]))) 117 {*arm_shiftsi3} (nil))

(insn 33 32 34 7 arch/arm/vfp/vfpdouble.c:1137 discrim 1 (set (reg:SI 164)
        (ior:SI (reg:SI 162)
            (reg:SI 163))) 89 {*arm_iorsi3} (nil))

(insn 34 33 35 7 arch/arm/vfp/vfpdouble.c:1137 discrim 1 (set (reg:SI 165)
        (ashift:SI (reg:SI 164)
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 35 34 38 7 arch/arm/vfp/vfpdouble.c:1137 discrim 1 (set (reg/v/f:SI 137 [ fop ])
        (plus:SI (reg:SI 161)
            (reg:SI 165))) 4 {*arm_addsi3} (nil))
;; End of basic block 7 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [72.0%] 
(code_label 38 35 39 8 46 "" [1 uses])

(note 39 38 40 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 40 39 41 8 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg/f:SI 166)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 8 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg:SI 167)
        (plus:SI (reg/f:SI 166)
            (const_int 272 [0x110]))) 4 {*arm_addsi3} (nil))

(insn 42 41 43 8 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg:SI 168)
        (and:SI (reg/v:SI 145 [ op ])
            (const_int 64 [0x40]))) 67 {*arm_andsi3_insn} (nil))

(insn 43 42 44 8 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg:SI 169)
        (lshiftrt:SI (reg:SI 168)
            (const_int 4 [0x4]))) 117 {*arm_shiftsi3} (nil))

(insn 44 43 45 8 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg:SI 170)
        (and:SI (reg/v:SI 145 [ op ])
            (const_int 11534336 [0xb00000]))) 67 {*arm_andsi3_insn} (nil))

(insn 45 44 46 8 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg:SI 171)
        (lshiftrt:SI (reg:SI 170)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 46 45 47 8 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg:SI 172)
        (ior:SI (reg:SI 169)
            (reg:SI 171))) 89 {*arm_iorsi3} (nil))

(insn 47 46 48 8 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg:SI 173)
        (ashift:SI (reg:SI 172)
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 48 47 49 8 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg/v/f:SI 137 [ fop ])
        (plus:SI (reg:SI 167)
            (reg:SI 173))) 4 {*arm_addsi3} (nil))
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 49 48 50 9 47 "" [0 uses])

(note 50 49 51 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 9 arch/arm/vfp/vfpdouble.c:1143 (set (reg:SI 151 [ D.5156 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ fop ])
                (const_int 4 [0x4])) [0 <variable>.flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 52 51 53 9 arch/arm/vfp/vfpdouble.c:1143 (set (reg:SI 174)
        (and:SI (reg:SI 151 [ D.5156 ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (nil))

(insn 53 52 54 9 arch/arm/vfp/vfpdouble.c:1143 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 54 53 55 9 arch/arm/vfp/vfpdouble.c:1143 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 63)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 9 -> ( 10 11)

;; Succ edge  10 [50.0%]  (fallthru)
;; Succ edge  11 [50.0%] 

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [50.0%]  (fallthru)
(note 55 54 56 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 10 arch/arm/vfp/vfpdouble.c:1144 (set (reg:SI 175)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 4194304 [0x400000]))) 67 {*arm_andsi3_insn} (nil))

(insn 57 56 58 10 arch/arm/vfp/vfpdouble.c:1144 (set (reg:SI 176)
        (lshiftrt:SI (reg:SI 175)
            (const_int 22 [0x16]))) 117 {*arm_shiftsi3} (nil))

(insn 58 57 59 10 arch/arm/vfp/vfpdouble.c:1144 (set (reg:SI 177)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 61440 [0xf000]))) 67 {*arm_andsi3_insn} (nil))

(insn 59 58 60 10 arch/arm/vfp/vfpdouble.c:1144 (set (reg:SI 178)
        (lshiftrt:SI (reg:SI 177)
            (const_int 11 [0xb]))) 117 {*arm_shiftsi3} (nil))

(insn 60 59 63 10 arch/arm/vfp/vfpdouble.c:1144 (set (reg/v:SI 143 [ dest ])
        (ior:SI (reg:SI 176)
            (reg:SI 178))) 89 {*arm_iorsi3} (nil))
;; End of basic block 10 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 11
;; Pred edge  9 [50.0%] 
(code_label 63 60 64 11 48 "" [1 uses])

(note 64 63 65 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 66 11 arch/arm/vfp/vfpdouble.c:1146 (set (reg:SI 179)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 4194304 [0x400000]))) 67 {*arm_andsi3_insn} (nil))

(insn 66 65 67 11 arch/arm/vfp/vfpdouble.c:1146 (set (reg:SI 180)
        (lshiftrt:SI (reg:SI 179)
            (const_int 18 [0x12]))) 117 {*arm_shiftsi3} (nil))

(insn 67 66 68 11 arch/arm/vfp/vfpdouble.c:1146 (set (reg:SI 181)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 61440 [0xf000]))) 67 {*arm_andsi3_insn} (nil))

(insn 68 67 69 11 arch/arm/vfp/vfpdouble.c:1146 (set (reg:SI 182)
        (lshiftrt:SI (reg:SI 181)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 69 68 70 11 arch/arm/vfp/vfpdouble.c:1146 (set (reg/v:SI 143 [ dest ])
        (ior:SI (reg:SI 180)
            (reg:SI 182))) 89 {*arm_iorsi3} (nil))
;; End of basic block 11 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 10 11) -> 12
;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 70 69 71 12 49 "" [0 uses])

(note 71 70 72 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 72 71 73 12 arch/arm/vfp/vfpdouble.c:1151 (set (reg:SI 183)
        (and:SI (reg:SI 151 [ D.5156 ])
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (nil))

(insn 73 72 74 12 arch/arm/vfp/vfpdouble.c:1151 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 183)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 74 73 75 12 arch/arm/vfp/vfpdouble.c:1151 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 83)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 12 -> ( 13 14)

;; Succ edge  13 [50.0%]  (fallthru)
;; Succ edge  14 [50.0%] 

;; Start of basic block ( 12) -> 13
;; Pred edge  12 [50.0%]  (fallthru)
(note 75 74 76 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 76 75 77 13 arch/arm/vfp/vfpdouble.c:1152 (set (reg:SI 184)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 32 [0x20]))) 67 {*arm_andsi3_insn} (nil))

(insn 77 76 78 13 arch/arm/vfp/vfpdouble.c:1152 (set (reg:SI 185)
        (lshiftrt:SI (reg:SI 184)
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 78 77 79 13 arch/arm/vfp/vfpdouble.c:1152 (set (reg:SI 186)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (nil))

(insn 79 78 80 13 arch/arm/vfp/vfpdouble.c:1152 (set (reg:SI 187)
        (ashift:SI (reg:SI 186)
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 80 79 83 13 arch/arm/vfp/vfpdouble.c:1152 (set (reg/v:SI 141 [ dm ])
        (ior:SI (reg:SI 185)
            (reg:SI 187))) 89 {*arm_iorsi3} (nil))
;; End of basic block 13 -> ( 15)

;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 14
;; Pred edge  12 [50.0%] 
(code_label 83 80 84 14 50 "" [1 uses])

(note 84 83 85 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 85 84 86 14 arch/arm/vfp/vfpdouble.c:1154 (set (reg:SI 188)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 32 [0x20]))) 67 {*arm_andsi3_insn} (nil))

(insn 86 85 87 14 arch/arm/vfp/vfpdouble.c:1154 (set (reg:SI 189)
        (lshiftrt:SI (reg:SI 188)
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 87 86 88 14 arch/arm/vfp/vfpdouble.c:1154 (set (reg:SI 190)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (nil))

(insn 88 87 89 14 arch/arm/vfp/vfpdouble.c:1154 (set (reg/v:SI 141 [ dm ])
        (ior:SI (reg:SI 189)
            (reg:SI 190))) 89 {*arm_iorsi3} (nil))
;; End of basic block 14 -> ( 15)

;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 13 14) -> 15
;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 89 88 90 15 51 "" [0 uses])

(note 90 89 91 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 91 90 92 15 arch/arm/vfp/vfpdouble.c:1160 (set (reg:SI 191)
        (and:SI (reg:SI 151 [ D.5156 ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 92 91 93 15 arch/arm/vfp/vfpdouble.c:1160 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 191)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 93 92 94 15 arch/arm/vfp/vfpdouble.c:1160 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 102)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 15 -> ( 18 16)

;; Succ edge  18 [50.0%] 
;; Succ edge  16 [50.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; Pred edge  15 [50.0%]  (fallthru)
(note 94 93 95 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 16 arch/arm/vfp/vfpdouble.c:1160 discrim 2 (set (reg:SI 192)
        (and:SI (reg/v:SI 143 [ dest ])
            (const_int 12 [0xc]))) 67 {*arm_andsi3_insn} (nil))

(insn 96 95 97 16 arch/arm/vfp/vfpdouble.c:1160 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 97 96 98 16 arch/arm/vfp/vfpdouble.c:1160 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 102)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 16 -> ( 18 17)

;; Succ edge  18 [50.0%] 
;; Succ edge  17 [50.0%]  (fallthru)

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [50.0%]  (fallthru)
(note 98 97 99 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 99 98 102 17 arch/arm/vfp/vfpdouble.c:1163 (set (reg/v:SI 139 [ veclen ])
        (and:SI (reg/v:SI 156 [ fpscr ])
            (const_int 458752 [0x70000]))) 67 {*arm_andsi3_insn} (nil))
;; End of basic block 17 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 16 15) -> 18
;; Pred edge  16 [50.0%] 
;; Pred edge  15 [50.0%] 
(code_label 102 99 103 18 52 "" [2 uses])

(note 103 102 104 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 104 103 105 18 arch/arm/vfp/vfpdouble.c:1161 (set (reg/v:SI 139 [ veclen ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 18 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 18 17) -> 19
;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 105 104 106 19 53 "" [0 uses])

(note 106 105 107 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 107 106 108 19 arch/arm/vfp/vfpdouble.c:1168 (set (reg:SI 193)
        (mem/s/f/j:SI (reg/v/f:SI 137 [ fop ]) [0 <variable>.fn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 108 107 109 19 arch/arm/vfp/vfpdouble.c:1168 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 193)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 109 108 110 19 arch/arm/vfp/vfpdouble.c:1168 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 114)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
        (nil)))
;; End of basic block 19 -> ( 20 21)

;; Succ edge  20 [10.1%]  (fallthru)
;; Succ edge  21 [89.9%] 

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [10.1%]  (fallthru)
(note 110 109 111 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 111 110 114 20 arch/arm/vfp/vfpdouble.c:1203 (set (reg/v:SI 144 [ exceptions ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 20 -> ( 25)

;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 19) -> 21
;; Pred edge  19 [89.9%] 
(code_label 114 111 115 21 54 "" [1 uses])

(note 115 114 116 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 116 115 117 21 arch/arm/vfp/vfpdouble.c:1130 (set (reg:SI 194)
        (lshiftrt:SI (reg:SI 152 [ D.5135 ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 117 116 118 21 arch/arm/vfp/vfpdouble.c:1130 (set (reg:SI 195)
        (lshiftrt:SI (reg:SI 153 [ D.5133 ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 118 117 119 21 arch/arm/vfp/vfpdouble.c:1130 (set (reg/v:SI 142 [ dn ])
        (ior:SI (reg:SI 194)
            (reg:SI 195))) 89 {*arm_iorsi3} (nil))

(insn 119 118 120 21 arch/arm/vfp/vfpdouble.c:1130 (set (reg/v:SI 140 [ vecitr ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 120 119 151 21 arch/arm/vfp/vfpdouble.c:1130 (set (reg/v:SI 144 [ exceptions ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 21 -> ( 22)

;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 21 24) -> 22
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  24 [90.1%]  (dfs_back)
(code_label 151 120 121 22 57 "" [1 uses])

(note 121 151 122 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 122 121 123 22 arch/arm/vfp/vfpdouble.c:1185 (set (reg/f:SI 196)
        (mem/s/f/j:SI (reg/v/f:SI 137 [ fop ]) [0 <variable>.fn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 123 122 124 22 arch/arm/vfp/vfpdouble.c:1185 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ dest ])) 167 {*arm_movsi_insn} (nil))

(insn 124 123 125 22 arch/arm/vfp/vfpdouble.c:1185 (set (reg:SI 1 r1)
        (reg/v:SI 142 [ dn ])) 167 {*arm_movsi_insn} (nil))

(insn 125 124 126 22 arch/arm/vfp/vfpdouble.c:1185 (set (reg:SI 2 r2)
        (reg/v:SI 141 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 126 125 127 22 arch/arm/vfp/vfpdouble.c:1185 (set (reg:SI 3 r3)
        (reg/v:SI 156 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 127 126 128 22 arch/arm/vfp/vfpdouble.c:1185 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 196) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 128 127 129 22 arch/arm/vfp/vfpdouble.c:1185 (set (reg/v:SI 136 [ except ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 129 128 130 22 arch/arm/vfp/vfpdouble.c:1189 (set (reg/v:SI 144 [ exceptions ])
        (ior:SI (reg/v:SI 144 [ exceptions ])
            (reg/v:SI 136 [ except ]))) 89 {*arm_iorsi3} (nil))

(insn 130 129 131 22 arch/arm/vfp/vfpdouble.c:1195 (set (reg:SI 135 [ temp.297 ])
        (and:SI (reg/v:SI 143 [ dest ])
            (const_int 12 [0xc]))) 67 {*arm_andsi3_insn} (nil))

(insn 131 130 132 22 arch/arm/vfp/vfpdouble.c:1195 (set (reg:SI 197)
        (and:SI (reg/v:SI 143 [ dest ])
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (nil))

(insn 132 131 133 22 arch/arm/vfp/vfpdouble.c:1195 (set (reg:SI 198)
        (plus:SI (reg:SI 197)
            (reg/v:SI 138 [ vecstride ]))) 4 {*arm_addsi3} (nil))

(insn 133 132 134 22 arch/arm/vfp/vfpdouble.c:1195 (set (reg:SI 150 [ D.5203 ])
        (and:SI (reg:SI 198)
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (nil))

(insn 134 133 135 22 arch/arm/vfp/vfpdouble.c:1195 (set (reg/v:SI 143 [ dest ])
        (plus:SI (reg:SI 150 [ D.5203 ])
            (reg:SI 135 [ temp.297 ]))) 4 {*arm_addsi3} (nil))

(insn 135 134 136 22 arch/arm/vfp/vfpdouble.c:1196 (set (reg:SI 149 [ D.5204 ])
        (and:SI (reg/v:SI 142 [ dn ])
            (const_int 12 [0xc]))) 67 {*arm_andsi3_insn} (nil))

(insn 136 135 137 22 arch/arm/vfp/vfpdouble.c:1196 (set (reg:SI 199)
        (and:SI (reg/v:SI 142 [ dn ])
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (nil))

(insn 137 136 138 22 arch/arm/vfp/vfpdouble.c:1196 (set (reg:SI 200)
        (plus:SI (reg:SI 199)
            (reg/v:SI 138 [ vecstride ]))) 4 {*arm_addsi3} (nil))

(insn 138 137 139 22 arch/arm/vfp/vfpdouble.c:1196 (set (reg:SI 148 [ D.5207 ])
        (and:SI (reg:SI 200)
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (nil))

(insn 139 138 140 22 arch/arm/vfp/vfpdouble.c:1196 (set (reg/v:SI 142 [ dn ])
        (plus:SI (reg:SI 148 [ D.5207 ])
            (reg:SI 149 [ D.5204 ]))) 4 {*arm_addsi3} (nil))

(insn 140 139 141 22 arch/arm/vfp/vfpdouble.c:1197 (set (reg:SI 147 [ D.5208 ])
        (and:SI (reg/v:SI 141 [ dm ])
            (const_int 12 [0xc]))) 67 {*arm_andsi3_insn} (nil))

(insn 141 140 142 22 arch/arm/vfp/vfpdouble.c:1197 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147 [ D.5208 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 142 141 143 22 arch/arm/vfp/vfpdouble.c:1197 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 148)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 22 -> ( 23 24)

;; Succ edge  23 [50.0%]  (fallthru)
;; Succ edge  24 [50.0%] 

;; Start of basic block ( 22) -> 23
;; Pred edge  22 [50.0%]  (fallthru)
(note 143 142 144 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 145 23 arch/arm/vfp/vfpdouble.c:1198 (set (reg:SI 201)
        (and:SI (reg/v:SI 141 [ dm ])
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (nil))

(insn 145 144 146 23 arch/arm/vfp/vfpdouble.c:1198 (set (reg:SI 202)
        (plus:SI (reg:SI 201)
            (reg/v:SI 138 [ vecstride ]))) 4 {*arm_addsi3} (nil))

(insn 146 145 147 23 arch/arm/vfp/vfpdouble.c:1198 (set (reg:SI 146 [ D.5213 ])
        (and:SI (reg:SI 202)
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (nil))

(insn 147 146 148 23 arch/arm/vfp/vfpdouble.c:1198 (set (reg/v:SI 141 [ dm ])
        (plus:SI (reg:SI 146 [ D.5213 ])
            (reg:SI 147 [ D.5208 ]))) 4 {*arm_addsi3} (nil))
;; End of basic block 23 -> ( 24)

;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 22 23) -> 24
;; Pred edge  22 [50.0%] 
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 148 147 149 24 56 "" [1 uses])

(note 149 148 150 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 150 149 152 24 arch/arm/vfp/vfpdouble.c:1171 (set (reg/v:SI 140 [ vecitr ])
        (plus:SI (reg/v:SI 140 [ vecitr ])
            (const_int 65536 [0x10000]))) 4 {*arm_addsi3} (nil))

(insn 152 150 153 24 arch/arm/vfp/vfpdouble.c:1171 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ vecitr ])
            (reg/v:SI 139 [ veclen ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 153 152 154 24 arch/arm/vfp/vfpdouble.c:1171 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 151)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9011 [0x2333])
        (nil)))
;; End of basic block 24 -> ( 22 25)

;; Succ edge  22 [90.1%]  (dfs_back)
;; Succ edge  25 [9.9%]  (fallthru)

;; Start of basic block ( 24 20) -> 25
;; Pred edge  24 [9.9%]  (fallthru)
;; Pred edge  20 [100.0%]  (fallthru)
(code_label 154 153 155 25 55 "" [0 uses])

(note 155 154 156 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 156 155 160 25 arch/arm/vfp/vfpdouble.c:1204 (set (reg:SI 154 [ <result> ])
        (reg/v:SI 144 [ exceptions ])) 167 {*arm_movsi_insn} (nil))

(insn 160 156 166 25 arch/arm/vfp/vfpdouble.c:1204 (set (reg/i:SI 0 r0)
        (reg:SI 154 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 166 160 0 25 arch/arm/vfp/vfpdouble.c:1204 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 25 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_compare (vfp_compare)[0:159]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
Removing jump 41.
Removing jump 46.
Removing jump 87.
Edge 18->21 redirected to 22
Edge 19->21 redirected to 22
Fallthru edge 19->54 redirected to 54
Deleting block 20.
deleting block 20
Deleting block 21.
deleting block 21
Edge 23->27 redirected to 28
Removing jump 116.
Deleting block 26.
deleting block 26
Deleting block 27.
deleting block 27
Edge 29->32 redirected to 55
Edge 30->32 redirected to 55
Removing jump 126.
Deleting block 31.
deleting block 31
Deleting block 32.
deleting block 32
Deleting block 33.
deleting block 33
Removing jump 142.
Deleting block 37.
deleting block 37
Removing jump 159.
Deleting block 43.
deleting block 43
Removing jump 181.
Deleting block 50.
deleting block 50
Fallthru edge 52->57 redirected to 57
Deleting block 53.
deleting block 53
Removing jump 199.
Removing jump 204.
merging block 58 into block 57
Merged blocks 57 and 58.
merging block 59 into block 57
Merged blocks 57 and 59.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:359 (set (reg/v:SI 140 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:359 (set (reg/v:SI 141 [ signal_on_qnan ])
        (reg:SI 1 r1 [ signal_on_qnan ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:359 (set (reg/v:SI 142 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:359 (set (reg/v:SI 143 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:363 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ dm ])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:363 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:363 (set (reg:DI 138 [ D.4340 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:363 (set (reg/v:DI 134 [ m ])
        (reg:DI 138 [ D.4340 ])) 163 {*arm_movdi} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfpdouble.c:364 (set (subreg:SI (reg:DI 145) 0)
        (ashiftrt:SI (subreg:SI (reg/v:DI 134 [ m ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfpdouble.c:364 (set (subreg:SI (reg:DI 145) 4)
        (ashiftrt:SI (subreg:SI (reg/v:DI 134 [ m ]) 4)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 15 14 16 2 arch/arm/vfp/vfpdouble.c:364 (set (reg:DI 147)
        (const_int 2047 [0x7ff])) 163 {*arm_movdi} (nil))

(insn 16 15 17 2 arch/arm/vfp/vfpdouble.c:364 (set (reg:DI 146)
        (and:DI (reg:DI 145)
            (reg:DI 147))) 64 {anddi3} (nil))

(insn 17 16 18 2 arch/arm/vfp/vfpdouble.c:364 (set (reg:SI 148)
        (const_int 2047 [0x7ff])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 2 arch/arm/vfp/vfpdouble.c:364 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 146) 0)
            (reg:SI 148))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 19 18 223 2 arch/arm/vfp/vfpdouble.c:364 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 43)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 2 -> ( 9 4)

;; Succ edge  9 [71.0%] 
;; Succ edge  4 [29.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [29.0%]  (fallthru)
(note 223 19 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 223 21 4 arch/arm/vfp/vfpdouble.c:364 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 146) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 21 20 22 4 arch/arm/vfp/vfpdouble.c:364 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 43)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 5 9)

;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [50.0%]  (fallthru)
(note 22 21 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 5 arch/arm/vfp/vfpdouble.c:364 discrim 1 (set (reg:DI 150)
        (const_int 4503599627370495 [0xfffffffffffff])) 163 {*arm_movdi} (nil))

(insn 24 23 25 5 arch/arm/vfp/vfpdouble.c:364 discrim 1 (set (reg:DI 149)
        (and:DI (reg:DI 138 [ D.4340 ])
            (reg:DI 150))) 64 {anddi3} (nil))

(insn 25 24 26 5 arch/arm/vfp/vfpdouble.c:364 discrim 1 (set (reg:SI 151)
        (subreg:SI (reg:DI 149) 0)) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 5 arch/arm/vfp/vfpdouble.c:364 discrim 1 (set (reg:SI 151)
        (ior:SI (reg:SI 151)
            (subreg:SI (reg:DI 149) 4))) 89 {*arm_iorsi3} (nil))

(insn 27 26 28 5 arch/arm/vfp/vfpdouble.c:364 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 151)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 28 27 29 5 arch/arm/vfp/vfpdouble.c:364 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 43)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 9)

;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 29 28 30 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 30 29 31 6 arch/arm/vfp/vfpdouble.c:366 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ signal_on_qnan ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 31 30 32 6 arch/arm/vfp/vfpdouble.c:366 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 48)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 10 7)

;; Succ edge  10 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [50.0%]  (fallthru)
(note 32 31 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 33 32 34 7 arch/arm/vfp/vfpdouble.c:366 discrim 1 (set (reg:DI 153)
        (const_int 2251799813685248 [0x8000000000000])) 163 {*arm_movdi} (nil))

(insn 34 33 35 7 arch/arm/vfp/vfpdouble.c:366 discrim 1 (set (reg:DI 152)
        (and:DI (reg:DI 138 [ D.4340 ])
            (reg:DI 153))) 64 {anddi3} (nil))

(insn 35 34 36 7 arch/arm/vfp/vfpdouble.c:366 discrim 1 (set (reg:SI 154)
        (subreg:SI (reg:DI 152) 0)) 167 {*arm_movsi_insn} (nil))

(insn 36 35 37 7 arch/arm/vfp/vfpdouble.c:366 discrim 1 (set (reg:SI 154)
        (ior:SI (reg:SI 154)
            (subreg:SI (reg:DI 152) 4))) 89 {*arm_iorsi3} (nil))

(insn 37 36 38 7 arch/arm/vfp/vfpdouble.c:366 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 154)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 38 37 39 7 arch/arm/vfp/vfpdouble.c:366 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 48)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 7 -> ( 10 8)

;; Succ edge  10 [50.0%] 
;; Succ edge  8 [50.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [50.0%]  (fallthru)
(note 39 38 40 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 40 39 43 8 arch/arm/vfp/vfpdouble.c:365 (set (reg/v:SI 133 [ ret ])
        (const_int 805306368 [0x30000000])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 11)

;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 4 5 2) -> 9
;; Pred edge  4 [50.0%] 
;; Pred edge  5 [50.0%] 
;; Pred edge  2 [71.0%] 
(code_label 43 40 44 9 64 "" [3 uses])

(note 44 43 45 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 48 9 arch/arm/vfp/vfpdouble.c:361 (set (reg/v:SI 133 [ ret ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 11)

;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 7 6) -> 10
;; Pred edge  7 [50.0%] 
;; Pred edge  6 [50.0%] 
(code_label 48 45 49 10 65 "" [2 uses])

(note 49 48 50 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 10 arch/arm/vfp/vfpdouble.c:370 (set (reg/v:SI 133 [ ret ])
        (const_int 805306369 [0x30000001])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 10 -> ( 11)

;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 10 9 8) -> 11
;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 51 50 52 11 66 "" [0 uses])

(note 52 51 53 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 11 arch/arm/vfp/vfpdouble.c:373 (set (reg:SI 0 r0)
        (reg/v:SI 140 [ dd ])) 167 {*arm_movsi_insn} (nil))

(call_insn 54 53 55 11 arch/arm/vfp/vfpdouble.c:373 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 55 54 56 11 arch/arm/vfp/vfpdouble.c:373 (set (reg:DI 137 [ D.4354 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 56 55 57 11 arch/arm/vfp/vfpdouble.c:373 (set (reg/v:DI 135 [ d ])
        (reg:DI 137 [ D.4354 ])) 163 {*arm_movdi} (nil))

(insn 57 56 58 11 arch/arm/vfp/vfpdouble.c:374 (set (subreg:SI (reg:DI 156) 0)
        (ashiftrt:SI (subreg:SI (reg/v:DI 135 [ d ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 58 57 59 11 arch/arm/vfp/vfpdouble.c:374 (set (subreg:SI (reg:DI 156) 4)
        (ashiftrt:SI (subreg:SI (reg/v:DI 135 [ d ]) 4)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 59 58 60 11 arch/arm/vfp/vfpdouble.c:374 (set (reg:DI 158)
        (const_int 2047 [0x7ff])) 163 {*arm_movdi} (nil))

(insn 60 59 61 11 arch/arm/vfp/vfpdouble.c:374 (set (reg:DI 157)
        (and:DI (reg:DI 156)
            (reg:DI 158))) 64 {anddi3} (nil))

(insn 61 60 62 11 arch/arm/vfp/vfpdouble.c:374 (set (reg:SI 159)
        (const_int 2047 [0x7ff])) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 11 arch/arm/vfp/vfpdouble.c:374 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 157) 0)
            (reg:SI 159))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 63 62 224 11 arch/arm/vfp/vfpdouble.c:374 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 11 -> ( 17 12)

;; Succ edge  17 [71.0%] 
;; Succ edge  12 [29.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [29.0%]  (fallthru)
(note 224 63 64 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 64 224 65 12 arch/arm/vfp/vfpdouble.c:374 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 157) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 65 64 66 12 arch/arm/vfp/vfpdouble.c:374 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 12 -> ( 13 17)

;; Succ edge  13 [50.0%]  (fallthru)
;; Succ edge  17 [50.0%] 

;; Start of basic block ( 12) -> 13
;; Pred edge  12 [50.0%]  (fallthru)
(note 66 65 67 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 68 13 arch/arm/vfp/vfpdouble.c:374 discrim 1 (set (reg:DI 161)
        (const_int 4503599627370495 [0xfffffffffffff])) 163 {*arm_movdi} (nil))

(insn 68 67 69 13 arch/arm/vfp/vfpdouble.c:374 discrim 1 (set (reg:DI 160)
        (and:DI (reg:DI 137 [ D.4354 ])
            (reg:DI 161))) 64 {anddi3} (nil))

(insn 69 68 70 13 arch/arm/vfp/vfpdouble.c:374 discrim 1 (set (reg:SI 162)
        (subreg:SI (reg:DI 160) 0)) 167 {*arm_movsi_insn} (nil))

(insn 70 69 71 13 arch/arm/vfp/vfpdouble.c:374 discrim 1 (set (reg:SI 162)
        (ior:SI (reg:SI 162)
            (subreg:SI (reg:DI 160) 4))) 89 {*arm_iorsi3} (nil))

(insn 71 70 72 13 arch/arm/vfp/vfpdouble.c:374 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 162)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 72 71 73 13 arch/arm/vfp/vfpdouble.c:374 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 14 17)

;; Succ edge  14 [50.0%]  (fallthru)
;; Succ edge  17 [50.0%] 

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [50.0%]  (fallthru)
(note 73 72 74 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 75 14 arch/arm/vfp/vfpdouble.c:375 (set (reg/v:SI 133 [ ret ])
        (ior:SI (reg/v:SI 133 [ ret ])
            (const_int 805306368 [0x30000000]))) 89 {*arm_iorsi3} (nil))

(insn 75 74 76 14 arch/arm/vfp/vfpdouble.c:376 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ signal_on_qnan ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 76 75 77 14 arch/arm/vfp/vfpdouble.c:376 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 84)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 14 -> ( 16 15)

;; Succ edge  16 [50.0%] 
;; Succ edge  15 [50.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; Pred edge  14 [50.0%]  (fallthru)
(note 77 76 78 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 78 77 79 15 arch/arm/vfp/vfpdouble.c:376 discrim 1 (set (reg:DI 164)
        (const_int 2251799813685248 [0x8000000000000])) 163 {*arm_movdi} (nil))

(insn 79 78 80 15 arch/arm/vfp/vfpdouble.c:376 discrim 1 (set (reg:DI 163)
        (and:DI (reg:DI 137 [ D.4354 ])
            (reg:DI 164))) 64 {anddi3} (nil))

(insn 80 79 81 15 arch/arm/vfp/vfpdouble.c:376 discrim 1 (set (reg:SI 165)
        (subreg:SI (reg:DI 163) 0)) 167 {*arm_movsi_insn} (nil))

(insn 81 80 82 15 arch/arm/vfp/vfpdouble.c:376 discrim 1 (set (reg:SI 165)
        (ior:SI (reg:SI 165)
            (subreg:SI (reg:DI 163) 4))) 89 {*arm_iorsi3} (nil))

(insn 82 81 83 15 arch/arm/vfp/vfpdouble.c:376 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 83 82 84 15 arch/arm/vfp/vfpdouble.c:376 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 209)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 15 -> ( 16 57)

;; Succ edge  16 [50.0%]  (fallthru)
;; Succ edge  57 [50.0%] 

;; Start of basic block ( 14 15) -> 16
;; Pred edge  14 [50.0%] 
;; Pred edge  15 [50.0%]  (fallthru)
(code_label 84 83 85 16 68 "" [1 uses])

(note 85 84 86 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 89 16 arch/arm/vfp/vfpdouble.c:380 (set (reg/v:SI 133 [ ret ])
        (ior:SI (reg/v:SI 133 [ ret ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 16 -> ( 57)

;; Succ edge  57 [100.0%]  (fallthru)

;; Start of basic block ( 12 13 11) -> 17
;; Pred edge  12 [50.0%] 
;; Pred edge  13 [50.0%] 
;; Pred edge  11 [71.0%] 
(code_label 89 86 90 17 67 "" [3 uses])

(note 90 89 91 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 91 90 92 17 arch/arm/vfp/vfpdouble.c:383 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ ret ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 92 91 93 17 arch/arm/vfp/vfpdouble.c:383 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 209)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2907 [0xb5b])
        (nil)))
;; End of basic block 17 -> ( 18 57)

;; Succ edge  18 [70.9%]  (fallthru)
;; Succ edge  57 [29.1%] 

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [70.9%]  (fallthru)
(note 93 92 94 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 94 93 95 18 arch/arm/vfp/vfpdouble.c:384 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 0)
            (subreg:SI (reg/v:DI 134 [ m ]) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 95 94 225 18 arch/arm/vfp/vfpdouble.c:384 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 255)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 18 -> ( 22 19)

;; Succ edge  22 [71.0%] 
;; Succ edge  19 [29.0%]  (fallthru)

;; Start of basic block ( 18) -> 19
;; Pred edge  18 [29.0%]  (fallthru)
(note 225 95 96 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 96 225 97 19 arch/arm/vfp/vfpdouble.c:384 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 4)
            (subreg:SI (reg/v:DI 134 [ m ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 97 96 255 19 arch/arm/vfp/vfpdouble.c:384 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 255)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 19 -> ( 22 54)

;; Succ edge  22 [71.0%] 
;; Succ edge  54 [29.0%]  (fallthru)

;; Start of basic block ( 19 18) -> 22
;; Pred edge  19 [71.0%] 
;; Pred edge  18 [71.0%] 
(code_label 255 97 101 22 84 "" [2 uses])

(note 101 255 102 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 102 101 103 22 arch/arm/vfp/vfpdouble.c:384 discrim 2 (set (reg:DI 166)
        (ior:DI (reg/v:DI 135 [ d ])
            (reg/v:DI 134 [ m ]))) 86 {iordi3} (nil))

(insn 103 102 104 22 arch/arm/vfp/vfpdouble.c:384 discrim 2 (set (reg:DI 168)
        (const_int 9223372036854775807 [0x7fffffffffffffff])) 163 {*arm_movdi} (nil))

(insn 104 103 105 22 arch/arm/vfp/vfpdouble.c:384 discrim 2 (set (reg:DI 167)
        (and:DI (reg:DI 166)
            (reg:DI 168))) 64 {anddi3} (nil))

(insn 105 104 106 22 arch/arm/vfp/vfpdouble.c:384 discrim 2 (set (reg:SI 169)
        (subreg:SI (reg:DI 167) 0)) 167 {*arm_movsi_insn} (nil))

(insn 106 105 107 22 arch/arm/vfp/vfpdouble.c:384 discrim 2 (set (reg:SI 169)
        (ior:SI (reg:SI 169)
            (subreg:SI (reg:DI 167) 4))) 89 {*arm_iorsi3} (nil))

(insn 107 106 108 22 arch/arm/vfp/vfpdouble.c:384 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 108 107 109 22 arch/arm/vfp/vfpdouble.c:384 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 196)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 22 -> ( 54 23)

;; Succ edge  54 [39.0%] 
;; Succ edge  23 [61.0%]  (fallthru)

;; Start of basic block ( 22) -> 23
;; Pred edge  22 [61.0%]  (fallthru)
(note 109 108 110 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 110 109 111 23 arch/arm/vfp/vfpdouble.c:389 (set (reg:DI 170)
        (xor:DI (reg/v:DI 135 [ d ])
            (reg/v:DI 134 [ m ]))) 93 {xordi3} (nil))

(insn 111 110 112 23 arch/arm/vfp/vfpdouble.c:389 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 170) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 112 111 228 23 arch/arm/vfp/vfpdouble.c:389 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 256)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2100 [0x834])
        (nil)))
;; End of basic block 23 -> ( 28 24)

;; Succ edge  28 [21.0%] 
;; Succ edge  24 [79.0%]  (fallthru)

;; Start of basic block ( 23) -> 24
;; Pred edge  23 [79.0%]  (fallthru)
(note 228 112 113 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 113 228 114 24 arch/arm/vfp/vfpdouble.c:389 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 170) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 114 113 229 24 arch/arm/vfp/vfpdouble.c:389 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 133)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 24 -> ( 34 25)

;; Succ edge  34 [50.0%] 
;; Succ edge  25 [50.0%]  (fallthru)

;; Start of basic block ( 24) -> 25
;; Pred edge  24 [50.0%]  (fallthru)
(note 229 114 115 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 115 229 256 25 arch/arm/vfp/vfpdouble.c:389 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 170) 0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 25 -> ( 34)

;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 23) -> 28
;; Pred edge  23 [21.0%] 
(code_label 256 115 120 28 85 "" [1 uses])

(note 120 256 121 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 121 120 122 28 arch/arm/vfp/vfpdouble.c:393 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 122 121 232 28 arch/arm/vfp/vfpdouble.c:393 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 206)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2100 [0x834])
        (nil)))
;; End of basic block 28 -> ( 56 29)

;; Succ edge  56 [21.0%] 
;; Succ edge  29 [79.0%]  (fallthru)

;; Start of basic block ( 28) -> 29
;; Pred edge  28 [79.0%]  (fallthru)
(note 232 122 123 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 123 232 124 29 arch/arm/vfp/vfpdouble.c:393 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 124 123 233 29 arch/arm/vfp/vfpdouble.c:393 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 201)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 29 -> ( 55 30)

;; Succ edge  55 [50.0%] 
;; Succ edge  30 [50.0%]  (fallthru)

;; Start of basic block ( 29) -> 30
;; Pred edge  29 [50.0%]  (fallthru)
(note 233 124 125 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 125 233 133 30 arch/arm/vfp/vfpdouble.c:393 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 30 -> ( 55)

;; Succ edge  55 [100.0%]  (fallthru)

;; Start of basic block ( 24 25) -> 34
;; Pred edge  24 [50.0%] 
;; Pred edge  25 [100.0%]  (fallthru)
(code_label 133 125 134 34 72 "" [1 uses])

(note 134 133 135 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 135 134 136 34 arch/arm/vfp/vfpdouble.c:403 (set (reg:SI 172)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 136 135 137 34 arch/arm/vfp/vfpdouble.c:403 (set (reg:QI 171)
        (subreg:QI (reg:SI 172) 0)) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 137 136 138 34 arch/arm/vfp/vfpdouble.c:403 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 138 137 236 34 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 145)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2100 [0x834])
        (nil)))
;; End of basic block 34 -> ( 38 35)

;; Succ edge  38 [21.0%] 
;; Succ edge  35 [79.0%]  (fallthru)

;; Start of basic block ( 34) -> 35
;; Pred edge  34 [79.0%]  (fallthru)
(note 236 138 139 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 139 236 140 35 arch/arm/vfp/vfpdouble.c:403 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 140 139 237 35 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 148)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 35 -> ( 39 36)

;; Succ edge  39 [50.0%] 
;; Succ edge  36 [50.0%]  (fallthru)

;; Start of basic block ( 35) -> 36
;; Pred edge  35 [50.0%]  (fallthru)
(note 237 140 141 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 141 237 145 36 arch/arm/vfp/vfpdouble.c:403 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 36 -> ( 39)

;; Succ edge  39 [100.0%]  (fallthru)

;; Start of basic block ( 34) -> 38
;; Pred edge  34 [21.0%] 
(code_label 145 141 239 38 78 "" [1 uses])

(note 239 145 146 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 146 239 147 38 arch/arm/vfp/vfpdouble.c:403 (set (reg:SI 173)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 147 146 148 38 arch/arm/vfp/vfpdouble.c:403 (set (reg:QI 171)
        (subreg:QI (reg:SI 173) 0)) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;; End of basic block 38 -> ( 39)

;; Succ edge  39 [100.0%]  (fallthru)

;; Start of basic block ( 35 36 38) -> 39
;; Pred edge  35 [50.0%] 
;; Pred edge  36 [100.0%]  (fallthru)
;; Pred edge  38 [100.0%]  (fallthru)
(code_label 148 147 240 39 77 "" [1 uses])

(note 240 148 149 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 149 240 150 39 arch/arm/vfp/vfpdouble.c:403 (set (reg:SI 136 [ D.4383 ])
        (zero_extend:SI (reg:QI 171))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 150 149 151 39 arch/arm/vfp/vfpdouble.c:403 (set (reg:SI 175)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 151 150 152 39 arch/arm/vfp/vfpdouble.c:403 (set (reg:QI 174)
        (subreg:QI (reg:SI 175) 0)) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 152 151 153 39 arch/arm/vfp/vfpdouble.c:403 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 134 [ m ]) 4)
            (subreg:SI (reg/v:DI 135 [ d ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 153 152 241 39 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 162)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 39 -> ( 44 40)

;; Succ edge  44 [50.0%] 
;; Succ edge  40 [50.0%]  (fallthru)

;; Start of basic block ( 39) -> 40
;; Pred edge  39 [50.0%]  (fallthru)
(note 241 153 154 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 154 241 155 40 arch/arm/vfp/vfpdouble.c:403 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 134 [ m ]) 4)
            (subreg:SI (reg/v:DI 135 [ d ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 155 154 242 40 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 165)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 40 -> ( 45 41)

;; Succ edge  45 [71.0%] 
;; Succ edge  41 [29.0%]  (fallthru)

;; Start of basic block ( 40) -> 41
;; Pred edge  40 [29.0%]  (fallthru)
(note 242 155 156 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 156 242 157 41 arch/arm/vfp/vfpdouble.c:403 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 134 [ m ]) 0)
            (subreg:SI (reg/v:DI 135 [ d ]) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 157 156 243 41 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 162)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 41 -> ( 44 42)

;; Succ edge  44 [50.0%] 
;; Succ edge  42 [50.0%]  (fallthru)

;; Start of basic block ( 41) -> 42
;; Pred edge  41 [50.0%]  (fallthru)
(note 243 157 158 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 158 243 162 42 arch/arm/vfp/vfpdouble.c:403 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 134 [ m ]) 0)
            (subreg:SI (reg/v:DI 135 [ d ]) 0))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 42 -> ( 45)

;; Succ edge  45 [100.0%]  (fallthru)

;; Start of basic block ( 39 41) -> 44
;; Pred edge  39 [50.0%] 
;; Pred edge  41 [50.0%] 
(code_label 162 158 245 44 80 "" [2 uses])

(note 245 162 163 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 163 245 164 44 arch/arm/vfp/vfpdouble.c:403 (set (reg:SI 176)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 164 163 165 44 arch/arm/vfp/vfpdouble.c:403 (set (reg:QI 174)
        (subreg:QI (reg:SI 176) 0)) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;; End of basic block 44 -> ( 45)

;; Succ edge  45 [100.0%]  (fallthru)

;; Start of basic block ( 40 42 44) -> 45
;; Pred edge  40 [71.0%] 
;; Pred edge  42 [100.0%]  (fallthru)
;; Pred edge  44 [100.0%]  (fallthru)
(code_label 165 164 246 45 79 "" [1 uses])

(note 246 165 166 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 166 246 167 45 arch/arm/vfp/vfpdouble.c:403 (set (reg:SI 177)
        (xor:SI (reg:SI 136 [ D.4383 ])
            (subreg:SI (reg:QI 174) 0))) 96 {*arm_xorsi3} (nil))

(insn 167 166 168 45 arch/arm/vfp/vfpdouble.c:403 (set (reg:QI 178)
        (subreg:QI (reg:SI 177) 0)) 178 {*arm_movqi_insn} (nil))

(insn 168 167 169 45 arch/arm/vfp/vfpdouble.c:403 (set (reg:SI 179)
        (zero_extend:SI (reg:QI 178))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 169 168 170 45 arch/arm/vfp/vfpdouble.c:403 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 170 169 171 45 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 206)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 45 -> ( 56 46)

;; Succ edge  56 [50.0%] 
;; Succ edge  46 [50.0%]  (fallthru)

;; Start of basic block ( 45) -> 46
;; Pred edge  45 [50.0%]  (fallthru)
(note 171 170 172 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 172 171 173 46 arch/arm/vfp/vfpdouble.c:408 (set (reg:SI 181)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 173 172 174 46 arch/arm/vfp/vfpdouble.c:408 (set (reg:QI 180)
        (subreg:QI (reg:SI 181) 0)) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 174 173 175 46 arch/arm/vfp/vfpdouble.c:408 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 4)
            (subreg:SI (reg/v:DI 134 [ m ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 175 174 247 46 arch/arm/vfp/vfpdouble.c:408 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 184)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 46 -> ( 51 47)

;; Succ edge  51 [50.0%] 
;; Succ edge  47 [50.0%]  (fallthru)

;; Start of basic block ( 46) -> 47
;; Pred edge  46 [50.0%]  (fallthru)
(note 247 175 176 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 176 247 177 47 arch/arm/vfp/vfpdouble.c:408 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 4)
            (subreg:SI (reg/v:DI 134 [ m ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 177 176 248 47 arch/arm/vfp/vfpdouble.c:408 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 187)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 47 -> ( 52 48)

;; Succ edge  52 [71.0%] 
;; Succ edge  48 [29.0%]  (fallthru)

;; Start of basic block ( 47) -> 48
;; Pred edge  47 [29.0%]  (fallthru)
(note 248 177 178 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 178 248 179 48 arch/arm/vfp/vfpdouble.c:408 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 0)
            (subreg:SI (reg/v:DI 134 [ m ]) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 179 178 249 48 arch/arm/vfp/vfpdouble.c:408 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 184)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 48 -> ( 51 49)

;; Succ edge  51 [50.0%] 
;; Succ edge  49 [50.0%]  (fallthru)

;; Start of basic block ( 48) -> 49
;; Pred edge  48 [50.0%]  (fallthru)
(note 249 179 180 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 180 249 184 49 arch/arm/vfp/vfpdouble.c:408 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 0)
            (subreg:SI (reg/v:DI 134 [ m ]) 0))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 49 -> ( 52)

;; Succ edge  52 [100.0%]  (fallthru)

;; Start of basic block ( 46 48) -> 51
;; Pred edge  46 [50.0%] 
;; Pred edge  48 [50.0%] 
(code_label 184 180 251 51 82 "" [2 uses])

(note 251 184 185 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 185 251 186 51 arch/arm/vfp/vfpdouble.c:408 (set (reg:SI 182)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 186 185 187 51 arch/arm/vfp/vfpdouble.c:408 (set (reg:QI 180)
        (subreg:QI (reg:SI 182) 0)) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;; End of basic block 51 -> ( 52)

;; Succ edge  52 [100.0%]  (fallthru)

;; Start of basic block ( 47 49 51) -> 52
;; Pred edge  47 [71.0%] 
;; Pred edge  49 [100.0%]  (fallthru)
;; Pred edge  51 [100.0%]  (fallthru)
(code_label 187 186 252 52 81 "" [1 uses])

(note 252 187 188 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 188 252 189 52 arch/arm/vfp/vfpdouble.c:408 (set (reg:SI 183)
        (xor:SI (reg:SI 136 [ D.4383 ])
            (subreg:SI (reg:QI 180) 0))) 96 {*arm_xorsi3} (nil))

(insn 189 188 190 52 arch/arm/vfp/vfpdouble.c:408 (set (reg:QI 184)
        (subreg:QI (reg:SI 183) 0)) 178 {*arm_movqi_insn} (nil))

(insn 190 189 191 52 arch/arm/vfp/vfpdouble.c:408 (set (reg:SI 185)
        (zero_extend:SI (reg:QI 184))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 191 190 192 52 arch/arm/vfp/vfpdouble.c:408 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 185)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 192 191 196 52 arch/arm/vfp/vfpdouble.c:408 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 201)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 52 -> ( 55 57)

;; Succ edge  55 [50.0%] 
;; Succ edge  57 [50.0%]  (fallthru)

;; Start of basic block ( 22 19) -> 54
;; Pred edge  22 [39.0%] 
;; Pred edge  19 [29.0%]  (fallthru)
(code_label 196 192 197 54 70 "" [1 uses])

(note 197 196 198 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 198 197 201 54 arch/arm/vfp/vfpdouble.c:388 (set (reg/v:SI 133 [ ret ])
        (const_int 1610612736 [0x60000000])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 54 -> ( 57)

;; Succ edge  57 [100.0%]  (fallthru)

;; Start of basic block ( 52 30 29) -> 55
;; Pred edge  52 [50.0%] 
;; Pred edge  30 [100.0%]  (fallthru)
;; Pred edge  29 [50.0%] 
(code_label 201 198 202 55 76 "" [2 uses])

(note 202 201 203 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 203 202 206 55 arch/arm/vfp/vfpdouble.c:402 (set (reg/v:SI 133 [ ret ])
        (const_int 536870912 [0x20000000])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 55 -> ( 57)

;; Succ edge  57 [100.0%]  (fallthru)

;; Start of basic block ( 45 28) -> 56
;; Pred edge  45 [50.0%] 
;; Pred edge  28 [21.0%] 
(code_label 206 203 207 56 74 "" [2 uses])

(note 207 206 208 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 209 56 arch/arm/vfp/vfpdouble.c:407 (set (reg/v:SI 133 [ ret ])
        (const_int -2147483648 [0xffffffff80000000])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 56 -> ( 57)

;; Succ edge  57 [100.0%]  (fallthru)

;; Start of basic block ( 56 55 17 54 15 16 52) -> 57
;; Pred edge  56 [100.0%]  (fallthru)
;; Pred edge  55 [100.0%]  (fallthru)
;; Pred edge  17 [29.1%] 
;; Pred edge  54 [100.0%]  (fallthru)
;; Pred edge  15 [50.0%] 
;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  52 [50.0%]  (fallthru)
(code_label 209 208 210 57 69 "" [2 uses])

(note 210 209 211 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 211 210 215 57 arch/arm/vfp/vfpdouble.c:417 (set (reg:SI 139 [ <result> ])
        (reg/v:SI 133 [ ret ])) 167 {*arm_movsi_insn} (nil))

(insn 215 211 221 57 arch/arm/vfp/vfpdouble.c:417 (set (reg/i:SI 0 r0)
        (reg:SI 139 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 221 215 0 57 arch/arm/vfp/vfpdouble.c:417 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 57 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fcmpez (vfp_double_fcmpez)[0:163]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:435 (set (reg/v:SI 135 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:435 (set (reg/v:SI 136 [ unused ])
        (reg:SI 1 r1 [ unused ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:435 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:435 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:436 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:436 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:436 (set (reg:SI 2 r2)
        (const_int 32 [0x20])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:436 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 13 12 0 2 arch/arm/vfp/vfpdouble.c:436 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad5380 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)


;; Function vfp_double_fcmpz (vfp_double_fcmpz)[0:162]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:430 (set (reg/v:SI 135 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:430 (set (reg/v:SI 136 [ unused ])
        (reg:SI 1 r1 [ unused ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:430 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:430 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:431 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:431 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:431 (set (reg:SI 2 r2)
        (const_int 32 [0x20])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:431 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 13 12 0 2 arch/arm/vfp/vfpdouble.c:431 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad5380 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)


;; Function vfp_double_fcmpe (vfp_double_fcmpe)[0:161]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:425 (set (reg/v:SI 135 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:425 (set (reg/v:SI 136 [ unused ])
        (reg:SI 1 r1 [ unused ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:425 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:425 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:426 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:426 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:426 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:426 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 13 12 0 2 arch/arm/vfp/vfpdouble.c:426 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad5380 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)


;; Function vfp_double_fcmp (vfp_double_fcmp)[0:160]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:420 (set (reg/v:SI 135 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:420 (set (reg/v:SI 136 [ unused ])
        (reg:SI 1 r1 [ unused ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:420 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:420 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:421 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:421 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:421 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:421 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 13 12 0 2 arch/arm/vfp/vfpdouble.c:421 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad5380 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)


;; Function vfp_double_fneg (vfp_double_fneg)[0:157]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
merging block 4 into block 2
Merged blocks 2 and 4.
merging block 5 into block 2
Merged blocks 2 and 5.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:263 (set (reg/v:SI 135 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:263 (set (reg/v:SI 136 [ unused ])
        (reg:SI 1 r1 [ unused ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:263 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:263 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:264 (set (reg:SI 0 r0)
        (reg/v:SI 137 [ dm ])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:264 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:264 (set (reg:DI 133 [ D.4238 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:264 (set (reg:DI 140)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfpdouble.c:264 (set (reg:DI 139)
        (xor:DI (reg:DI 133 [ D.4238 ])
            (reg:DI 140))) 93 {xordi3} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfpdouble.c:264 (set (reg:DI 0 r0)
        (reg:DI 139)) 163 {*arm_movdi} (nil))

(insn 15 14 16 2 arch/arm/vfp/vfpdouble.c:264 (set (reg:SI 2 r2)
        (reg/v:SI 135 [ dd ])) 167 {*arm_movsi_insn} (nil))

(call_insn 16 15 17 2 arch/arm/vfp/vfpdouble.c:264 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 17 16 21 2 arch/arm/vfp/vfpdouble.c:266 (set (reg:SI 134 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 21 17 27 2 arch/arm/vfp/vfpdouble.c:266 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 27 21 0 2 arch/arm/vfp/vfpdouble.c:266 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fabs (vfp_double_fabs)[0:155]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
merging block 4 into block 2
Merged blocks 2 and 4.
merging block 5 into block 2
Merged blocks 2 and 5.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:251 (set (reg/v:SI 135 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:251 (set (reg/v:SI 136 [ unused ])
        (reg:SI 1 r1 [ unused ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:251 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:251 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:252 (set (reg:SI 0 r0)
        (reg/v:SI 137 [ dm ])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:252 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:252 (set (reg:DI 133 [ D.4217 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:252 (set (reg:DI 140)
        (const_int 9223372036854775807 [0x7fffffffffffffff])) 163 {*arm_movdi} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfpdouble.c:252 (set (reg:DI 139)
        (and:DI (reg:DI 133 [ D.4217 ])
            (reg:DI 140))) 64 {anddi3} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfpdouble.c:252 (set (reg:DI 0 r0)
        (reg:DI 139)) 163 {*arm_movdi} (nil))

(insn 15 14 16 2 arch/arm/vfp/vfpdouble.c:252 (set (reg:SI 2 r2)
        (reg/v:SI 135 [ dd ])) 167 {*arm_movsi_insn} (nil))

(call_insn 16 15 17 2 arch/arm/vfp/vfpdouble.c:252 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 17 16 21 2 arch/arm/vfp/vfpdouble.c:254 (set (reg:SI 134 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 21 17 27 2 arch/arm/vfp/vfpdouble.c:254 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 27 21 0 2 arch/arm/vfp/vfpdouble.c:254 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fcpy (vfp_double_fcpy)[0:156]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
merging block 4 into block 2
Merged blocks 2 and 4.
merging block 5 into block 2
Merged blocks 2 and 5.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:257 (set (reg/v:SI 135 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:257 (set (reg/v:SI 136 [ unused ])
        (reg:SI 1 r1 [ unused ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:257 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:257 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:258 (set (reg:SI 0 r0)
        (reg/v:SI 137 [ dm ])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:258 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:258 (set (reg:DI 133 [ D.4228 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:258 (set (reg:DI 0 r0)
        (reg:DI 133 [ D.4228 ])) 163 {*arm_movdi} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfpdouble.c:258 (set (reg:SI 2 r2)
        (reg/v:SI 135 [ dd ])) 167 {*arm_movsi_insn} (nil))

(call_insn 14 13 15 2 arch/arm/vfp/vfpdouble.c:258 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 15 14 19 2 arch/arm/vfp/vfpdouble.c:260 (set (reg:SI 134 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 19 15 25 2 arch/arm/vfp/vfpdouble.c:260 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 25 19 0 2 arch/arm/vfp/vfpdouble.c:260 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_normalise_denormal (vfp_double_normalise_denormal)[0:152]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
Edge 5->7 redirected to 9
merging block 7 into block 6
Merged blocks 6 and 7.
Fallthru edge 6->9 redirected to 9
Deleting block 8.
deleting block 8


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/vfp/vfpdouble.c:55 (set (reg/v/f:SI 137 [ vd ])
        (reg:SI 0 r0 [ vd ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/vfp/vfpdouble.c:56 (set (reg:DI 136 [ D.4073 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 137 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 7 6 8 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (subreg:SI (reg:DI 139) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 136 [ D.4073 ]) 4)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 8 7 9 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (subreg:SI (reg:DI 139) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg/v:SI 134 [ ret ])
        (asm_operands:SI ("clz	%0, %1") ("=r") 0 [
                (subreg:SI (reg:DI 139) 0)
            ]
             [
                (asm_input:SI ("r") 0)
            ] 1139895)) -1 (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:56 (set (reg:SI 140)
        (minus:SI (const_int 32 [0x20])
            (reg/v:SI 134 [ ret ]))) 28 {*arm_subsi3_insn} (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:56 (set (reg/v:SI 135 [ bits ])
        (minus:SI (const_int 31 [0x1f])
            (reg:SI 140))) 28 {*arm_subsi3_insn} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:57 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ bits ])
            (const_int 31 [0x1f]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 13 12 14 2 arch/arm/vfp/vfpdouble.c:57 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 18)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 2 -> ( 4 5)

;; Succ edge  4 [28.0%]  (fallthru)
;; Succ edge  5 [72.0%] 

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [28.0%]  (fallthru)
(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg/v:SI 133 [ ret ])
        (asm_operands:SI ("clz	%0, %1") ("=r") 0 [
                (subreg:SI (reg:DI 136 [ D.4073 ]) 0)
            ]
             [
                (asm_input:SI ("r") 0)
            ] 1139895)) -1 (nil))

(insn 16 15 17 4 arch/arm/vfp/vfpdouble.c:58 (set (reg:SI 141)
        (minus:SI (const_int 32 [0x20])
            (reg/v:SI 133 [ ret ]))) 28 {*arm_subsi3_insn} (nil))

(insn 17 16 18 4 arch/arm/vfp/vfpdouble.c:58 (set (reg/v:SI 135 [ bits ])
        (minus:SI (const_int 63 [0x3f])
            (reg:SI 141))) 28 {*arm_subsi3_insn} (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2 4) -> 5
;; Pred edge  2 [72.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 18 17 19 5 106 "" [1 uses])

(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 5 arch/arm/vfp/vfpdouble.c:62 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ bits ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 21 20 22 5 arch/arm/vfp/vfpdouble.c:62 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 43)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 5 -> ( 6 9)

;; Succ edge  6 [61.0%]  (fallthru)
;; Succ edge  9 [39.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [61.0%]  (fallthru)
(note 22 21 23 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 6 arch/arm/vfp/vfpdouble.c:63 (set (reg:SI 143)
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 137 [ vd ]) [0 <variable>.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 24 23 25 6 arch/arm/vfp/vfpdouble.c:63 (set (reg:HI 142)
        (subreg:HI (reg:SI 143) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 25 24 26 6 arch/arm/vfp/vfpdouble.c:63 (set (reg:SI 144)
        (plus:SI (subreg:SI (reg:HI 142) 0)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 26 25 27 6 arch/arm/vfp/vfpdouble.c:63 (set (reg:HI 145)
        (subreg:HI (reg:SI 144) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 27 26 28 6 arch/arm/vfp/vfpdouble.c:63 (set (reg:HI 146)
        (subreg:HI (reg/v:SI 135 [ bits ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 28 27 29 6 arch/arm/vfp/vfpdouble.c:63 (set (reg:SI 147)
        (minus:SI (subreg:SI (reg:HI 145) 0)
            (subreg:SI (reg:HI 146) 0))) 28 {*arm_subsi3_insn} (nil))

(insn 29 28 33 6 arch/arm/vfp/vfpdouble.c:63 (set (mem/s/j:HI (reg/v/f:SI 137 [ vd ]) [0 <variable>.exponent+0 S2 A64])
        (subreg:HI (reg:SI 147) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 33 29 34 6 arch/arm/vfp/vfpdouble.c:64 (set (reg:DI 0 r0)
        (mem/s/j:DI (plus:SI (reg/v/f:SI 137 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 34 33 35 6 arch/arm/vfp/vfpdouble.c:64 (set (reg:SI 2 r2)
        (reg/v:SI 135 [ bits ])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 35 34 36 6 arch/arm/vfp/vfpdouble.c:64 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsl") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 36 35 37 6 arch/arm/vfp/vfpdouble.c:64 (set (reg:DI 154)
        (reg:DI 0 r0)) 163 {*arm_movdi} (expr_list:REG_EQUAL (ashift:DI (mem/s/j:DI (plus:SI (reg/v/f:SI 137 [ vd ])
                    (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
            (reg/v:SI 135 [ bits ]))
        (nil)))

(insn 37 36 43 6 arch/arm/vfp/vfpdouble.c:64 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 137 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 154)) 163 {*arm_movdi} (nil))
;; End of basic block 6 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 6 5) -> 9
;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  5 [39.0%] 
(code_label 43 37 46 9 108 "" [1 uses])

(note 46 43 0 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 9 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_normaliseround (vfp_double_normaliseround)[0:153]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
Removing jump 47.
Removing jump 80.
Removing jump 113.
Edge 20->22 redirected to 23
merging block 22 into block 21
Merged blocks 21 and 22.
Removing jump 136.
Removing jump 156.
Removing jump 161.
Removing jump 182.
Edge 34->39 redirected to 40
Edge 36->39 redirected to 40
Removing jump 197.
Deleting block 38.
deleting block 38
Deleting block 39.
deleting block 39
Removing jump 235.
Removing jump 244.
Removing jump 273.
Deleting block 53.
deleting block 53
merging block 60 into block 59
Merged blocks 59 and 60.
merging block 61 into block 59
Merged blocks 59 and 61.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 8 3 2 arch/arm/vfp/vfpdouble.c:71 (set (reg/v:SI 150 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:71 (set (reg/v/f:SI 151 [ vd ])
        (reg:SI 1 r1 [ vd ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:71 (set (reg/v:SI 152 [ fpscr ])
        (reg:SI 2 r2 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:71 (set (reg/v:SI 153 [ exceptions ])
        (reg:SI 3 r3 [ exceptions ])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 arch/arm/vfp/vfpdouble.c:71 (set (reg/v/f:SI 154 [ func ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 4 [0x4])) [0 func+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 4 [0x4])) [0 func+0 S4 A32])
        (nil)))

(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 7 11 2 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 148 [ D.4105 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vd ]) [0 <variable>.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 156)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:81 (set (reg:HI 155)
        (subreg:HI (reg:SI 156) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 13 12 14 2 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 157)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 148 [ D.4105 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 158)
        (sign_extend:SI (reg:HI 155))) 155 {*arm_extendhisi2_v6} (nil))

(insn 15 14 16 2 arch/arm/vfp/vfpdouble.c:81 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 157)
            (reg:SI 158))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 16 15 17 2 arch/arm/vfp/vfpdouble.c:81 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 36)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 2 -> ( 4 7)

;; Succ edge  4 [28.0%]  (fallthru)
;; Succ edge  7 [72.0%] 

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [28.0%]  (fallthru)
(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 4 arch/arm/vfp/vfpdouble.c:81 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 153 [ exceptions ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 19 18 20 4 arch/arm/vfp/vfpdouble.c:81 discrim 1 (set (reg:SI 160)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 20 19 21 4 arch/arm/vfp/vfpdouble.c:81 discrim 1 (set (reg:QI 159)
        (subreg:QI (reg:SI 160) 0)) 178 {*arm_movqi_insn} (nil))

(insn 21 20 22 4 arch/arm/vfp/vfpdouble.c:81 discrim 1 (set (reg:SI 162)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 4 arch/arm/vfp/vfpdouble.c:81 discrim 1 (set (reg:QI 161)
        (subreg:QI (reg:SI 162) 0)) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 23 22 24 4 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 163)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 4 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 164)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 4 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 163)
        (ior:SI (reg:SI 163)
            (reg:SI 164))) 89 {*arm_iorsi3} (nil))

(insn 26 25 27 4 arch/arm/vfp/vfpdouble.c:81 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 27 26 332 4 arch/arm/vfp/vfpdouble.c:81 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 6 5)

;; Succ edge  6 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [50.0%]  (fallthru)
(note 332 27 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 28 332 29 5 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 165)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 5 arch/arm/vfp/vfpdouble.c:81 (set (reg:QI 161)
        (subreg:QI (reg:SI 165) 0)) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [50.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 30 29 333 6 112 "" [1 uses])

(note 333 30 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 31 333 32 6 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 166)
        (ior:SI (subreg:SI (reg:QI 159) 0)
            (subreg:SI (reg:QI 161) 0))) 89 {*arm_iorsi3} (nil))

(insn 32 31 33 6 arch/arm/vfp/vfpdouble.c:81 (set (reg:QI 167)
        (subreg:QI (reg:SI 166) 0)) 178 {*arm_movqi_insn} (nil))

(insn 33 32 34 6 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 168)
        (zero_extend:SI (reg:QI 167))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 34 33 35 6 arch/arm/vfp/vfpdouble.c:81 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 35 34 36 6 arch/arm/vfp/vfpdouble.c:81 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 295)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 59 7)

;; Succ edge  59 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 2 6) -> 7
;; Pred edge  2 [72.0%] 
;; Pred edge  6 [50.0%]  (fallthru)
(code_label 36 35 37 7 110 "" [1 uses])

(note 37 36 38 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 7 arch/arm/vfp/vfpdouble.c:87 (set (reg/v:DI 143 [ significand ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 39 38 40 7 arch/arm/vfp/vfpdouble.c:87 (set (reg:SI 169)
        (subreg:SI (reg/v:DI 143 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 7 arch/arm/vfp/vfpdouble.c:87 (set (reg:SI 169)
        (ior:SI (reg:SI 169)
            (subreg:SI (reg/v:DI 143 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 41 40 42 7 arch/arm/vfp/vfpdouble.c:87 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 42 41 43 7 arch/arm/vfp/vfpdouble.c:87 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 7 -> ( 8 9)

;; Succ edge  8 [39.0%]  (fallthru)
;; Succ edge  9 [61.0%] 

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [39.0%]  (fallthru)
(note 43 42 44 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 44 43 45 8 arch/arm/vfp/vfpdouble.c:88 (set (reg:SI 171)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 45 44 46 8 arch/arm/vfp/vfpdouble.c:88 (set (reg:HI 170)
        (subreg:HI (reg:SI 171) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 46 45 49 8 arch/arm/vfp/vfpdouble.c:88 (set (mem/s/j:HI (reg/v/f:SI 151 [ vd ]) [0 <variable>.exponent+0 S2 A64])
        (reg:HI 170)) 176 {*movhi_insn_arch4} (nil))
;; End of basic block 8 -> ( 59)

;; Succ edge  59 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 9
;; Pred edge  7 [61.0%] 
(code_label 49 46 50 9 113 "" [1 uses])

(note 50 49 51 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 9 arch/arm/vfp/vfpdouble.c:92 (set (reg/v:SI 141 [ exponent ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 148 [ D.4105 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 52 51 53 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (subreg:SI (reg:DI 173) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 143 [ significand ]) 4)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 53 52 54 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (subreg:SI (reg:DI 173) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 54 53 55 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg/v:SI 137 [ ret ])
        (asm_operands:SI ("clz	%0, %1") ("=r") 0 [
                (subreg:SI (reg:DI 173) 0)
            ]
             [
                (asm_input:SI ("r") 0)
            ] 1139895)) -1 (nil))

(insn 55 54 56 9 arch/arm/vfp/vfpdouble.c:95 (set (reg:SI 174)
        (minus:SI (const_int 32 [0x20])
            (reg/v:SI 137 [ ret ]))) 28 {*arm_subsi3_insn} (nil))

(insn 56 55 57 9 arch/arm/vfp/vfpdouble.c:95 (set (reg/v:SI 140 [ shift ])
        (minus:SI (const_int 32 [0x20])
            (reg:SI 174))) 28 {*arm_subsi3_insn} (nil))

(insn 57 56 58 9 arch/arm/vfp/vfpdouble.c:96 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ shift ])
            (const_int 32 [0x20]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 58 57 59 9 arch/arm/vfp/vfpdouble.c:96 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 63)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 9 -> ( 10 11)

;; Succ edge  10 [28.0%]  (fallthru)
;; Succ edge  11 [72.0%] 

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [28.0%]  (fallthru)
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg/v:SI 136 [ ret ])
        (asm_operands:SI ("clz	%0, %1") ("=r") 0 [
                (subreg:SI (reg/v:DI 143 [ significand ]) 0)
            ]
             [
                (asm_input:SI ("r") 0)
            ] 1139895)) -1 (nil))

(insn 61 60 62 10 arch/arm/vfp/vfpdouble.c:97 (set (reg:SI 175)
        (minus:SI (const_int 32 [0x20])
            (reg/v:SI 136 [ ret ]))) 28 {*arm_subsi3_insn} (nil))

(insn 62 61 63 10 arch/arm/vfp/vfpdouble.c:97 (set (reg/v:SI 140 [ shift ])
        (minus:SI (const_int 64 [0x40])
            (reg:SI 175))) 28 {*arm_subsi3_insn} (nil))
;; End of basic block 10 -> ( 11)

;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 11
;; Pred edge  9 [72.0%] 
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 63 62 64 11 114 "" [1 uses])

(note 64 63 65 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 66 11 arch/arm/vfp/vfpdouble.c:98 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ shift ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 66 65 67 11 arch/arm/vfp/vfpdouble.c:98 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 74)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 12 13)

;; Succ edge  12 [50.0%]  (fallthru)
;; Succ edge  13 [50.0%] 

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [50.0%]  (fallthru)
(note 67 66 68 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 68 67 69 12 arch/arm/vfp/vfpdouble.c:99 (set (reg/v:SI 141 [ exponent ])
        (minus:SI (reg/v:SI 141 [ exponent ])
            (reg/v:SI 140 [ shift ]))) 28 {*arm_subsi3_insn} (nil))

(insn 69 68 70 12 arch/arm/vfp/vfpdouble.c:100 (set (reg:DI 0 r0)
        (reg/v:DI 143 [ significand ])) 163 {*arm_movdi} (nil))

(insn 70 69 71 12 arch/arm/vfp/vfpdouble.c:100 (set (reg:SI 2 r2)
        (reg/v:SI 140 [ shift ])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 71 70 72 12 arch/arm/vfp/vfpdouble.c:100 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsl") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 72 71 73 12 arch/arm/vfp/vfpdouble.c:100 (set (reg:DI 176)
        (reg:DI 0 r0)) 163 {*arm_movdi} (expr_list:REG_EQUAL (ashift:DI (reg/v:DI 143 [ significand ])
            (reg/v:SI 140 [ shift ]))
        (nil)))

(insn 73 72 74 12 arch/arm/vfp/vfpdouble.c:100 (set (reg/v:DI 143 [ significand ])
        (reg:DI 176)) 163 {*arm_movdi} (nil))
;; End of basic block 12 -> ( 13)

;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 11 12) -> 13
;; Pred edge  11 [50.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 74 73 75 13 115 "" [1 uses])

(note 75 74 76 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 76 75 77 13 arch/arm/vfp/vfpdouble.c:113 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ exponent ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 77 76 78 13 arch/arm/vfp/vfpdouble.c:113 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 82)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 15 14)

;; Succ edge  15 [50.0%] 
;; Succ edge  14 [50.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [50.0%]  (fallthru)
(note 78 77 79 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 79 78 82 14 arch/arm/vfp/vfpdouble.c:113 (set (reg/v:SI 139 [ underflow ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 14 -> ( 26)

;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 15
;; Pred edge  13 [50.0%] 
(code_label 82 79 83 15 116 "" [1 uses])

(note 83 82 84 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 84 83 85 15 arch/arm/vfp/vfpdouble.c:114 (set (reg:SI 147 [ D.4126 ])
        (neg:SI (reg/v:SI 141 [ exponent ]))) 127 {*arm_negsi2} (nil))

(insn 85 84 86 15 arch/arm/vfp/vfpdouble.c:114 (set (reg:SI 146 [ D.4127 ])
        (reg:SI 147 [ D.4126 ])) 167 {*arm_movsi_insn} (nil))

(insn 86 85 87 15 arch/arm/vfp/vfp.h:25 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 146 [ D.4127 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 87 86 88 15 arch/arm/vfp/vfp.h:25 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 125)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 15 -> ( 16 23)

;; Succ edge  16 [50.0%]  (fallthru)
;; Succ edge  23 [50.0%] 

;; Start of basic block ( 15) -> 16
;; Pred edge  15 [50.0%]  (fallthru)
(note 88 87 89 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 89 88 90 16 arch/arm/vfp/vfp.h:26 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 146 [ D.4127 ])
            (const_int 63 [0x3f]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 90 89 91 16 arch/arm/vfp/vfp.h:26 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 115)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 16 -> ( 17 20)

;; Succ edge  17 [50.0%]  (fallthru)
;; Succ edge  20 [50.0%] 

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [50.0%]  (fallthru)
(note 91 90 92 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 17 arch/arm/vfp/vfp.h:27 (set (reg:DI 0 r0)
        (reg/v:DI 143 [ significand ])) 163 {*arm_movdi} (nil))

(insn 93 92 94 17 arch/arm/vfp/vfp.h:27 (set (reg:SI 2 r2)
        (reg:SI 147 [ D.4126 ])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 94 93 95 17 arch/arm/vfp/vfp.h:27 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsr") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 95 94 96 17 arch/arm/vfp/vfp.h:27 (set (reg:DI 177)
        (reg:DI 0 r0)) 163 {*arm_movdi} (expr_list:REG_EQUAL (lshiftrt:DI (reg/v:DI 143 [ significand ])
            (reg:SI 147 [ D.4126 ]))
        (nil)))

(insn 96 95 97 17 arch/arm/vfp/vfp.h:27 (set (reg:DI 134 [ D.5449 ])
        (reg:DI 177)) 163 {*arm_movdi} (nil))

(insn 97 96 98 17 arch/arm/vfp/vfp.h:27 (set (reg:SI 178)
        (minus:SI (const_int 64 [0x40])
            (reg:SI 146 [ D.4127 ]))) 28 {*arm_subsi3_insn} (nil))

(insn 98 97 99 17 arch/arm/vfp/vfp.h:27 (set (reg:DI 0 r0)
        (reg/v:DI 143 [ significand ])) 163 {*arm_movdi} (nil))

(insn 99 98 100 17 arch/arm/vfp/vfp.h:27 (set (reg:SI 2 r2)
        (reg:SI 178)) 167 {*arm_movsi_insn} (nil))

(call_insn/u 100 99 101 17 arch/arm/vfp/vfp.h:27 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsl") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 101 100 102 17 arch/arm/vfp/vfp.h:27 (set (reg:DI 179)
        (reg:DI 0 r0)) 163 {*arm_movdi} (expr_list:REG_EQUAL (ashift:DI (reg/v:DI 143 [ significand ])
            (reg:SI 178))
        (nil)))

(insn 102 101 103 17 arch/arm/vfp/vfp.h:27 (set (reg:DI 180)
        (reg:DI 179)) 163 {*arm_movdi} (nil))

(insn 103 102 104 17 arch/arm/vfp/vfp.h:27 (set (reg:DI 0 r0)
        (reg:DI 180)) 163 {*arm_movdi} (nil))

(insn 104 103 105 17 arch/arm/vfp/vfp.h:27 (set (reg:DI 2 r2)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(call_insn/u 105 104 106 17 arch/arm/vfp/vfp.h:27 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_ulcmp") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 106 105 107 17 arch/arm/vfp/vfp.h:27 (set (reg:SI 181)
        (plus:SI (reg:SI 0 r0)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 107 106 108 17 arch/arm/vfp/vfp.h:27 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 181)
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 108 107 334 17 arch/arm/vfp/vfp.h:27 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 17 -> ( 19 18)

;; Succ edge  19 [29.0%] 
;; Succ edge  18 [71.0%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [71.0%]  (fallthru)
(note 334 108 109 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 109 334 110 18 arch/arm/vfp/vfp.h:27 (set (reg:DI 180)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))
;; End of basic block 18 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 17 18) -> 19
;; Pred edge  17 [29.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 110 109 335 19 120 "" [1 uses])

(note 335 110 111 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 111 335 112 19 arch/arm/vfp/vfp.h:27 (set (reg:DI 135 [ D.5445 ])
        (reg:DI 180)) 163 {*arm_movdi} (nil))

(insn 112 111 115 19 arch/arm/vfp/vfp.h:27 (set (reg/v:DI 143 [ significand ])
        (ior:DI (reg:DI 135 [ D.5445 ])
            (reg:DI 134 [ D.5449 ]))) 86 {iordi3} (nil))
;; End of basic block 19 -> ( 23)

;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 20
;; Pred edge  16 [50.0%] 
(code_label 115 112 116 20 119 "" [1 uses])

(note 116 115 117 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 117 116 118 20 arch/arm/vfp/vfp.h:29 (set (reg:DI 0 r0)
        (reg/v:DI 143 [ significand ])) 163 {*arm_movdi} (nil))

(insn 118 117 119 20 arch/arm/vfp/vfp.h:29 (set (reg:DI 2 r2)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(call_insn/u 119 118 120 20 arch/arm/vfp/vfp.h:29 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_ulcmp") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 120 119 121 20 arch/arm/vfp/vfp.h:29 (set (reg:SI 182)
        (plus:SI (reg:SI 0 r0)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 121 120 122 20 arch/arm/vfp/vfp.h:29 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 182)
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 122 121 336 20 arch/arm/vfp/vfp.h:29 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 125)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 20 -> ( 23 21)

;; Succ edge  23 [29.0%] 
;; Succ edge  21 [71.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; Pred edge  20 [71.0%]  (fallthru)
(note 336 122 123 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 123 336 125 21 arch/arm/vfp/vfp.h:29 (set (reg/v:DI 143 [ significand ])
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))
;; End of basic block 21 -> ( 23)

;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 15 19 21 20) -> 23
;; Pred edge  15 [50.0%] 
;; Pred edge  19 [100.0%]  (fallthru)
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  20 [29.0%] 
(code_label 125 123 126 23 118 "" [2 uses])

(note 126 125 127 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 127 126 128 23 arch/arm/vfp/vfpdouble.c:121 (set (reg:DI 184)
        (const_int 2047 [0x7ff])) 163 {*arm_movdi} (nil))

(insn 128 127 129 23 arch/arm/vfp/vfpdouble.c:121 (set (reg:DI 183)
        (and:DI (reg/v:DI 143 [ significand ])
            (reg:DI 184))) 64 {anddi3} (nil))

(insn 129 128 130 23 arch/arm/vfp/vfpdouble.c:121 (set (reg:SI 185)
        (subreg:SI (reg:DI 183) 0)) 167 {*arm_movsi_insn} (nil))

(insn 130 129 131 23 arch/arm/vfp/vfpdouble.c:121 (set (reg:SI 185)
        (ior:SI (reg:SI 185)
            (subreg:SI (reg:DI 183) 4))) 89 {*arm_iorsi3} (nil))

(insn 131 130 132 23 arch/arm/vfp/vfpdouble.c:121 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 185)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 132 131 133 23 arch/arm/vfp/vfpdouble.c:121 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 138)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 23 -> ( 24 25)

;; Succ edge  24 [50.0%]  (fallthru)
;; Succ edge  25 [50.0%] 

;; Start of basic block ( 23) -> 24
;; Pred edge  23 [50.0%]  (fallthru)
(note 133 132 134 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 134 133 135 24 arch/arm/vfp/vfpdouble.c:122 (set (reg/v:SI 139 [ underflow ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 135 134 138 24 arch/arm/vfp/vfpdouble.c:115 (set (reg/v:SI 141 [ exponent ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 24 -> ( 26)

;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 23) -> 25
;; Pred edge  23 [50.0%] 
(code_label 138 135 139 25 122 "" [1 uses])

(note 139 138 140 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 140 139 141 25 arch/arm/vfp/vfpdouble.c:115 (set (reg/v:SI 139 [ underflow ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 141 140 142 25 arch/arm/vfp/vfpdouble.c:115 (set (reg/v:SI 141 [ exponent ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 25 -> ( 26)

;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 14 25 24) -> 26
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru)
(code_label 142 141 143 26 117 "" [0 uses])

(note 143 142 144 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 145 26 arch/arm/vfp/vfpdouble.c:129 (set (reg/v:SI 138 [ rmode ])
        (and:SI (reg/v:SI 152 [ fpscr ])
            (const_int 12582912 [0xc00000]))) 67 {*arm_andsi3_insn} (nil))

(insn 145 144 146 26 arch/arm/vfp/vfpdouble.c:131 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ rmode ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 146 145 147 26 arch/arm/vfp/vfpdouble.c:131 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 163)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 26 -> ( 27 30)

;; Succ edge  27 [50.0%]  (fallthru)
;; Succ edge  30 [50.0%] 

;; Start of basic block ( 26) -> 27
;; Pred edge  26 [50.0%]  (fallthru)
(note 147 146 148 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 148 147 149 27 arch/arm/vfp/vfpdouble.c:133 (set (reg:DI 187)
        (const_int 2048 [0x800])) 163 {*arm_movdi} (nil))

(insn 149 148 150 27 arch/arm/vfp/vfpdouble.c:133 (set (reg:DI 186)
        (and:DI (reg/v:DI 143 [ significand ])
            (reg:DI 187))) 64 {anddi3} (nil))

(insn 150 149 151 27 arch/arm/vfp/vfpdouble.c:133 (set (reg:SI 188)
        (subreg:SI (reg:DI 186) 0)) 167 {*arm_movsi_insn} (nil))

(insn 151 150 152 27 arch/arm/vfp/vfpdouble.c:133 (set (reg:SI 188)
        (ior:SI (reg:SI 188)
            (subreg:SI (reg:DI 186) 4))) 89 {*arm_iorsi3} (nil))

(insn 152 151 153 27 arch/arm/vfp/vfpdouble.c:133 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 153 152 154 27 arch/arm/vfp/vfpdouble.c:133 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 158)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 27 -> ( 28 29)

;; Succ edge  28 [50.0%]  (fallthru)
;; Succ edge  29 [50.0%] 

;; Start of basic block ( 27) -> 28
;; Pred edge  27 [50.0%]  (fallthru)
(note 154 153 155 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 155 154 158 28 arch/arm/vfp/vfpdouble.c:134 (set (reg/v:DI 142 [ incr ])
        (const_int 1023 [0x3ff])) 163 {*arm_movdi} (nil))
;; End of basic block 28 -> ( 34)

;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 27) -> 29
;; Pred edge  27 [50.0%] 
(code_label 158 155 159 29 124 "" [1 uses])

(note 159 158 160 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 160 159 163 29 arch/arm/vfp/vfpdouble.c:132 (set (reg/v:DI 142 [ incr ])
        (const_int 1024 [0x400])) 163 {*arm_movdi} (nil))
;; End of basic block 29 -> ( 34)

;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 26) -> 30
;; Pred edge  26 [50.0%] 
(code_label 163 160 164 30 123 "" [1 uses])

(note 164 163 165 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 165 164 166 30 arch/arm/vfp/vfpdouble.c:135 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ rmode ])
            (const_int 12582912 [0xc00000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 166 165 167 30 arch/arm/vfp/vfpdouble.c:135 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 184)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 30 -> ( 33 31)

;; Succ edge  33 [28.0%] 
;; Succ edge  31 [72.0%]  (fallthru)

;; Start of basic block ( 30) -> 31
;; Pred edge  30 [72.0%]  (fallthru)
(note 167 166 168 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 168 167 169 31 arch/arm/vfp/vfpdouble.c:137 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ rmode ])
            (const_int 4194304 [0x400000]))) 219 {*arm_cmpsi_insn} (nil))

(insn 169 168 170 31 arch/arm/vfp/vfpdouble.c:137 (set (reg:SI 190)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 170 169 171 31 arch/arm/vfp/vfpdouble.c:137 (set (reg:QI 189)
        (subreg:QI (reg:SI 190) 0)) 178 {*arm_movqi_insn} (nil))

(insn 171 170 172 31 arch/arm/vfp/vfpdouble.c:137 (set (reg:SI 192)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 151 [ vd ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 172 171 173 31 arch/arm/vfp/vfpdouble.c:137 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 173 172 174 31 arch/arm/vfp/vfpdouble.c:137 (set (reg:SI 193)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 174 173 175 31 arch/arm/vfp/vfpdouble.c:137 (set (reg:QI 191)
        (subreg:QI (reg:SI 193) 0)) 178 {*arm_movqi_insn} (nil))

(insn 175 174 176 31 arch/arm/vfp/vfpdouble.c:137 (set (reg:SI 194)
        (xor:SI (subreg:SI (reg:QI 189) 0)
            (subreg:SI (reg:QI 191) 0))) 96 {*arm_xorsi3} (nil))

(insn 176 175 177 31 arch/arm/vfp/vfpdouble.c:137 (set (reg:QI 195)
        (subreg:QI (reg:SI 194) 0)) 178 {*arm_movqi_insn} (nil))

(insn 177 176 178 31 arch/arm/vfp/vfpdouble.c:137 (set (reg:SI 196)
        (zero_extend:SI (reg:QI 195))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 178 177 179 31 arch/arm/vfp/vfpdouble.c:137 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 179 178 180 31 arch/arm/vfp/vfpdouble.c:137 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 184)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 31 -> ( 32 33)

;; Succ edge  32 [50.0%]  (fallthru)
;; Succ edge  33 [50.0%] 

;; Start of basic block ( 31) -> 32
;; Pred edge  31 [50.0%]  (fallthru)
(note 180 179 181 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 181 180 184 32 arch/arm/vfp/vfpdouble.c:138 (set (reg/v:DI 142 [ incr ])
        (const_int 2047 [0x7ff])) 163 {*arm_movdi} (nil))
;; End of basic block 32 -> ( 34)

;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 31 30) -> 33
;; Pred edge  31 [50.0%] 
;; Pred edge  30 [28.0%] 
(code_label 184 181 185 33 126 "" [2 uses])

(note 185 184 186 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 186 185 187 33 arch/arm/vfp/vfpdouble.c:136 (set (reg/v:DI 142 [ incr ])
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))
;; End of basic block 33 -> ( 34)

;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 33 28 29 32) -> 34
;; Pred edge  33 [100.0%]  (fallthru)
;; Pred edge  28 [100.0%]  (fallthru)
;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  32 [100.0%]  (fallthru)
(code_label 187 186 188 34 125 "" [0 uses])

(note 188 187 189 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 189 188 190 34 arch/arm/vfp/vfpdouble.c:145 (parallel [
            (set (reg:DI 197)
                (plus:DI (reg/v:DI 142 [ incr ])
                    (reg/v:DI 143 [ significand ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 190 189 191 34 arch/arm/vfp/vfpdouble.c:145 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 143 [ significand ]) 4)
            (subreg:SI (reg:DI 197) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 191 190 338 34 arch/arm/vfp/vfpdouble.c:145 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 351)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 34 -> ( 40 35)

;; Succ edge  40 [50.0%] 
;; Succ edge  35 [50.0%]  (fallthru)

;; Start of basic block ( 34) -> 35
;; Pred edge  34 [50.0%]  (fallthru)
(note 338 191 192 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 192 338 193 35 arch/arm/vfp/vfpdouble.c:145 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 143 [ significand ]) 4)
            (subreg:SI (reg:DI 197) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 193 192 339 35 arch/arm/vfp/vfpdouble.c:145 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 208)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 35 -> ( 41 36)

;; Succ edge  41 [71.0%] 
;; Succ edge  36 [29.0%]  (fallthru)

;; Start of basic block ( 35) -> 36
;; Pred edge  35 [29.0%]  (fallthru)
(note 339 193 194 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 194 339 195 36 arch/arm/vfp/vfpdouble.c:145 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 143 [ significand ]) 0)
            (subreg:SI (reg:DI 197) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 195 194 340 36 arch/arm/vfp/vfpdouble.c:145 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 351)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 36 -> ( 40 37)

;; Succ edge  40 [50.0%] 
;; Succ edge  37 [50.0%]  (fallthru)

;; Start of basic block ( 36) -> 37
;; Pred edge  36 [50.0%]  (fallthru)
(note 340 195 196 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 196 340 351 37 arch/arm/vfp/vfpdouble.c:145 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 143 [ significand ]) 0)
            (subreg:SI (reg:DI 197) 0))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 37 -> ( 41)

;; Succ edge  41 [100.0%]  (fallthru)

;; Start of basic block ( 36 34) -> 40
;; Pred edge  36 [50.0%] 
;; Pred edge  34 [50.0%] 
(code_label 351 196 201 40 137 "" [2 uses])

(note 201 351 202 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 202 201 203 40 arch/arm/vfp/vfpdouble.c:146 (set (reg/v:SI 141 [ exponent ])
        (plus:SI (reg/v:SI 141 [ exponent ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 203 202 204 40 arch/arm/vfp/vfpdouble.c:147 (parallel [
            (set (reg:DI 145 [ D.4150 ])
                (lshiftrt:DI (reg/v:DI 143 [ significand ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 24 cc))
        ]) 114 {arm_lshrdi3_1bit} (nil))

(insn 204 203 205 40 arch/arm/vfp/vfpdouble.c:147 (set (reg:DI 198)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))

(insn 205 204 206 40 arch/arm/vfp/vfpdouble.c:147 (set (reg:DI 144 [ D.4151 ])
        (and:DI (reg/v:DI 143 [ significand ])
            (reg:DI 198))) 64 {anddi3} (nil))

(insn 206 205 207 40 arch/arm/vfp/vfpdouble.c:147 (set (reg/v:DI 143 [ significand ])
        (ior:DI (reg:DI 144 [ D.4151 ])
            (reg:DI 145 [ D.4150 ]))) 86 {iordi3} (nil))

(insn 207 206 208 40 arch/arm/vfp/vfpdouble.c:148 (parallel [
            (set (reg/v:DI 142 [ incr ])
                (lshiftrt:DI (reg/v:DI 142 [ incr ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 24 cc))
        ]) 114 {arm_lshrdi3_1bit} (nil))
;; End of basic block 40 -> ( 41)

;; Succ edge  41 [100.0%]  (fallthru)

;; Start of basic block ( 40 35 37) -> 41
;; Pred edge  40 [100.0%]  (fallthru)
;; Pred edge  35 [71.0%] 
;; Pred edge  37 [100.0%]  (fallthru)
(code_label 208 207 209 41 127 "" [1 uses])

(note 209 208 210 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 210 209 211 41 arch/arm/vfp/vfpdouble.c:160 (set (reg:DI 200)
        (const_int 2047 [0x7ff])) 163 {*arm_movdi} (nil))

(insn 211 210 212 41 arch/arm/vfp/vfpdouble.c:160 (set (reg:DI 199)
        (and:DI (reg/v:DI 143 [ significand ])
            (reg:DI 200))) 64 {anddi3} (nil))

(insn 212 211 213 41 arch/arm/vfp/vfpdouble.c:160 (set (reg:SI 201)
        (subreg:SI (reg:DI 199) 0)) 167 {*arm_movsi_insn} (nil))

(insn 213 212 214 41 arch/arm/vfp/vfpdouble.c:160 (set (reg:SI 201)
        (ior:SI (reg:SI 201)
            (subreg:SI (reg:DI 199) 4))) 89 {*arm_iorsi3} (nil))

(insn 214 213 215 41 arch/arm/vfp/vfpdouble.c:160 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 201)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 215 214 216 41 arch/arm/vfp/vfpdouble.c:160 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 218)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 41 -> ( 42 43)

;; Succ edge  42 [50.0%]  (fallthru)
;; Succ edge  43 [50.0%] 

;; Start of basic block ( 41) -> 42
;; Pred edge  41 [50.0%]  (fallthru)
(note 216 215 217 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 217 216 218 42 arch/arm/vfp/vfpdouble.c:161 (set (reg/v:SI 153 [ exceptions ])
        (ior:SI (reg/v:SI 153 [ exceptions ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 42 -> ( 43)

;; Succ edge  43 [100.0%]  (fallthru)

;; Start of basic block ( 41 42) -> 43
;; Pred edge  41 [50.0%] 
;; Pred edge  42 [100.0%]  (fallthru)
(code_label 218 217 219 43 129 "" [1 uses])

(note 219 218 220 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 220 219 221 43 arch/arm/vfp/vfpdouble.c:171 (set (reg:SI 202)
        (const_int 2045 [0x7fd])) 167 {*arm_movsi_insn} (nil))

(insn 221 220 222 43 arch/arm/vfp/vfpdouble.c:171 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ exponent ])
            (reg:SI 202))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 222 221 223 43 arch/arm/vfp/vfpdouble.c:171 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 246)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 43 -> ( 44 47)

;; Succ edge  44 [50.0%]  (fallthru)
;; Succ edge  47 [50.0%] 

;; Start of basic block ( 43) -> 44
;; Pred edge  43 [50.0%]  (fallthru)
(note 223 222 224 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 224 223 225 44 arch/arm/vfp/vfpdouble.c:172 (set (reg/v:SI 153 [ exceptions ])
        (ior:SI (reg/v:SI 153 [ exceptions ])
            (const_int 20 [0x14]))) 89 {*arm_iorsi3} (nil))

(insn 225 224 226 44 arch/arm/vfp/vfpdouble.c:173 (set (reg:SI 203)
        (subreg:SI (reg/v:DI 142 [ incr ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 226 225 227 44 arch/arm/vfp/vfpdouble.c:173 (set (reg:SI 203)
        (ior:SI (reg:SI 203)
            (subreg:SI (reg/v:DI 142 [ incr ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 227 226 228 44 arch/arm/vfp/vfpdouble.c:173 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 203)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 228 227 229 44 arch/arm/vfp/vfpdouble.c:173 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 237)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 44 -> ( 45 46)

;; Succ edge  45 [50.0%]  (fallthru)
;; Succ edge  46 [50.0%] 

;; Start of basic block ( 44) -> 45
;; Pred edge  44 [50.0%]  (fallthru)
(note 229 228 230 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 230 229 231 45 arch/arm/vfp/vfpdouble.c:174 (set (reg:SI 205)
        (const_int 2045 [0x7fd])) 167 {*arm_movsi_insn} (nil))

(insn 231 230 232 45 arch/arm/vfp/vfpdouble.c:174 (set (reg:HI 204)
        (subreg:HI (reg:SI 205) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2045 [0x7fd])
        (nil)))

(insn 232 231 233 45 arch/arm/vfp/vfpdouble.c:174 (set (mem/s/j:HI (reg/v/f:SI 151 [ vd ]) [0 <variable>.exponent+0 S2 A64])
        (reg:HI 204)) 176 {*movhi_insn_arch4} (nil))

(insn 233 232 234 45 arch/arm/vfp/vfpdouble.c:175 (set (reg:DI 206)
        (const_int 9223372036854775807 [0x7fffffffffffffff])) 163 {*arm_movdi} (nil))

(insn 234 233 237 45 arch/arm/vfp/vfpdouble.c:175 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 206)) 163 {*arm_movdi} (nil))
;; End of basic block 45 -> ( 59)

;; Succ edge  59 [100.0%]  (fallthru)

;; Start of basic block ( 44) -> 46
;; Pred edge  44 [50.0%] 
(code_label 237 234 238 46 131 "" [1 uses])

(note 238 237 239 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 239 238 240 46 arch/arm/vfp/vfpdouble.c:177 (set (reg:SI 208)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 240 239 241 46 arch/arm/vfp/vfpdouble.c:177 (set (reg:HI 207)
        (subreg:HI (reg:SI 208) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 241 240 242 46 arch/arm/vfp/vfpdouble.c:177 (set (mem/s/j:HI (reg/v/f:SI 151 [ vd ]) [0 <variable>.exponent+0 S2 A64])
        (reg:HI 207)) 176 {*movhi_insn_arch4} (nil))

(insn 242 241 243 46 arch/arm/vfp/vfpdouble.c:178 (set (reg:DI 209)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 243 242 246 46 arch/arm/vfp/vfpdouble.c:178 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 209)) 163 {*arm_movdi} (nil))
;; End of basic block 46 -> ( 59)

;; Succ edge  59 [100.0%]  (fallthru)

;; Start of basic block ( 43) -> 47
;; Pred edge  43 [50.0%] 
(code_label 246 243 247 47 130 "" [1 uses])

(note 247 246 248 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 248 247 249 47 arch/arm/vfp/vfpdouble.c:166 (parallel [
            (set (reg/v:DI 133 [ significand.542 ])
                (plus:DI (reg/v:DI 142 [ incr ])
                    (reg/v:DI 143 [ significand ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 249 248 250 47 arch/arm/vfp/vfpdouble.c:181 (set (reg:SI 212)
        (ashift:SI (subreg:SI (reg/v:DI 133 [ significand.542 ]) 4)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (nil))

(insn 250 249 251 47 arch/arm/vfp/vfpdouble.c:181 (set (subreg:SI (reg:DI 211) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 133 [ significand.542 ]) 0)
            (const_int 11 [0xb]))) 117 {*arm_shiftsi3} (nil))

(insn 251 250 252 47 arch/arm/vfp/vfpdouble.c:181 (set (subreg:SI (reg:DI 211) 0)
        (ior:SI (reg:SI 212)
            (subreg:SI (reg:DI 211) 0))) 89 {*arm_iorsi3} (nil))

(insn 252 251 253 47 arch/arm/vfp/vfpdouble.c:181 (set (subreg:SI (reg:DI 211) 4)
        (lshiftrt:SI (subreg:SI (reg/v:DI 133 [ significand.542 ]) 4)
            (const_int 11 [0xb]))) 117 {*arm_shiftsi3} (nil))

(insn 253 252 254 47 arch/arm/vfp/vfpdouble.c:181 (set (reg:SI 213)
        (subreg:SI (reg:DI 211) 0)) 167 {*arm_movsi_insn} (nil))

(insn 254 253 255 47 arch/arm/vfp/vfpdouble.c:181 (set (reg:SI 213)
        (ior:SI (reg:SI 213)
            (subreg:SI (reg:DI 211) 4))) 89 {*arm_iorsi3} (nil))

(insn 255 254 256 47 arch/arm/vfp/vfpdouble.c:181 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 213)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 256 255 257 47 arch/arm/vfp/vfpdouble.c:181 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 259)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 47 -> ( 48 49)

;; Succ edge  48 [50.0%]  (fallthru)
;; Succ edge  49 [50.0%] 

;; Start of basic block ( 47) -> 48
;; Pred edge  47 [50.0%]  (fallthru)
(note 257 256 258 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 258 257 259 48 arch/arm/vfp/vfpdouble.c:182 (set (reg/v:SI 141 [ exponent ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 48 -> ( 49)

;; Succ edge  49 [100.0%]  (fallthru)

;; Start of basic block ( 47 48) -> 49
;; Pred edge  47 [50.0%] 
;; Pred edge  48 [100.0%]  (fallthru)
(code_label 259 258 260 49 132 "" [1 uses])

(note 260 259 261 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 261 260 262 49 arch/arm/vfp/vfpdouble.c:183 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ exponent ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 262 261 263 49 arch/arm/vfp/vfpdouble.c:183 (set (reg:SI 215)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 263 262 264 49 arch/arm/vfp/vfpdouble.c:183 (set (reg:QI 214)
        (subreg:QI (reg:SI 215) 0)) 178 {*arm_movqi_insn} (nil))

(insn 264 263 265 49 arch/arm/vfp/vfpdouble.c:183 (set (reg:SI 217)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 265 264 266 49 arch/arm/vfp/vfpdouble.c:183 (set (reg:QI 216)
        (subreg:QI (reg:SI 217) 0)) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 266 265 267 49 arch/arm/vfp/vfpdouble.c:183 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 133 [ significand.542 ]) 4)
            (const_int -2147483648 [0xffffffff80000000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 267 266 343 49 arch/arm/vfp/vfpdouble.c:183 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 276)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 49 -> ( 54 50)

;; Succ edge  54 [50.0%] 
;; Succ edge  50 [50.0%]  (fallthru)

;; Start of basic block ( 49) -> 50
;; Pred edge  49 [50.0%]  (fallthru)
(note 343 267 268 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 268 343 269 50 arch/arm/vfp/vfpdouble.c:183 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 133 [ significand.542 ]) 4)
            (const_int -2147483648 [0xffffffff80000000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 269 268 344 50 arch/arm/vfp/vfpdouble.c:183 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 279)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 50 -> ( 55 51)

;; Succ edge  55 [71.0%] 
;; Succ edge  51 [29.0%]  (fallthru)

;; Start of basic block ( 50) -> 51
;; Pred edge  50 [29.0%]  (fallthru)
(note 344 269 270 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 270 344 271 51 arch/arm/vfp/vfpdouble.c:183 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 133 [ significand.542 ]) 0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 271 270 345 51 arch/arm/vfp/vfpdouble.c:183 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 276)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 51 -> ( 54 52)

;; Succ edge  54 [50.0%] 
;; Succ edge  52 [50.0%]  (fallthru)

;; Start of basic block ( 51) -> 52
;; Pred edge  51 [50.0%]  (fallthru)
(note 345 271 272 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 272 345 276 52 arch/arm/vfp/vfpdouble.c:183 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 133 [ significand.542 ]) 0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 52 -> ( 55)

;; Succ edge  55 [100.0%]  (fallthru)

;; Start of basic block ( 49 51) -> 54
;; Pred edge  49 [50.0%] 
;; Pred edge  51 [50.0%] 
(code_label 276 272 347 54 135 "" [2 uses])

(note 347 276 277 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 277 347 278 54 arch/arm/vfp/vfpdouble.c:183 (set (reg:SI 218)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 278 277 279 54 arch/arm/vfp/vfpdouble.c:183 (set (reg:QI 216)
        (subreg:QI (reg:SI 218) 0)) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;; End of basic block 54 -> ( 55)

;; Succ edge  55 [100.0%]  (fallthru)

;; Start of basic block ( 50 52 54) -> 55
;; Pred edge  50 [71.0%] 
;; Pred edge  52 [100.0%]  (fallthru)
;; Pred edge  54 [100.0%]  (fallthru)
(code_label 279 278 348 55 134 "" [1 uses])

(note 348 279 280 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 280 348 281 55 arch/arm/vfp/vfpdouble.c:183 (set (reg:SI 219)
        (ior:SI (subreg:SI (reg:QI 214) 0)
            (subreg:SI (reg:QI 216) 0))) 89 {*arm_iorsi3} (nil))

(insn 281 280 282 55 arch/arm/vfp/vfpdouble.c:183 (set (reg:QI 220)
        (subreg:QI (reg:SI 219) 0)) 178 {*arm_movqi_insn} (nil))

(insn 282 281 283 55 arch/arm/vfp/vfpdouble.c:183 (set (reg:SI 221)
        (zero_extend:SI (reg:QI 220))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 283 282 284 55 arch/arm/vfp/vfpdouble.c:183 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 221)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 284 283 285 55 arch/arm/vfp/vfpdouble.c:183 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 290)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 55 -> ( 58 56)

;; Succ edge  58 [50.0%] 
;; Succ edge  56 [50.0%]  (fallthru)

;; Start of basic block ( 55) -> 56
;; Pred edge  55 [50.0%]  (fallthru)
(note 285 284 286 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 286 285 287 56 arch/arm/vfp/vfpdouble.c:185 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ underflow ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 287 286 288 56 arch/arm/vfp/vfpdouble.c:185 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 290)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 56 -> ( 57 58)

;; Succ edge  57 [100.0%]  (fallthru)
;; Succ edge  58 [0.0%] 

;; Start of basic block ( 56) -> 57
;; Pred edge  56 [100.0%]  (fallthru)
(note 288 287 289 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 289 288 290 57 arch/arm/vfp/vfpdouble.c:186 (set (reg/v:SI 153 [ exceptions ])
        (ior:SI (reg/v:SI 153 [ exceptions ])
            (const_int 8 [0x8]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 57 -> ( 58)

;; Succ edge  58 [100.0%]  (fallthru)

;; Start of basic block ( 56 57 55) -> 58
;; Pred edge  56 [0.0%] 
;; Pred edge  57 [100.0%]  (fallthru)
;; Pred edge  55 [50.0%] 
(code_label 290 289 291 58 133 "" [2 uses])

(note 291 290 292 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 292 291 293 58 arch/arm/vfp/vfpdouble.c:187 (set (mem/s/j:HI (reg/v/f:SI 151 [ vd ]) [0 <variable>.exponent+0 S2 A64])
        (subreg:HI (reg/v:SI 141 [ exponent ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 293 292 294 58 arch/arm/vfp/vfpdouble.c:188 (parallel [
            (set (reg:DI 222)
                (lshiftrt:DI (reg/v:DI 133 [ significand.542 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 24 cc))
        ]) 114 {arm_lshrdi3_1bit} (nil))

(insn 294 293 295 58 arch/arm/vfp/vfpdouble.c:188 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 222)) 163 {*arm_movdi} (nil))
;; End of basic block 58 -> ( 59)

;; Succ edge  59 [100.0%]  (fallthru)

;; Start of basic block ( 6 8 46 58 45) -> 59
;; Pred edge  6 [50.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  46 [100.0%]  (fallthru)
;; Pred edge  58 [100.0%]  (fallthru)
;; Pred edge  45 [100.0%]  (fallthru)
(code_label 295 294 296 59 111 ("pack") [1 uses])

(note 296 295 297 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 297 296 298 59 arch/arm/vfp/vfpdouble.c:197 (clobber (reg:DI 223)) -1 (nil))

(insn 298 297 299 59 arch/arm/vfp/vfpdouble.c:197 (set (reg:SI 224)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 151 [ vd ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 299 298 300 59 arch/arm/vfp/vfpdouble.c:197 (set (reg:DI 223)
        (zero_extend:DI (reg:SI 224))) 138 {*arm_zero_extendsidi2} (nil))

(insn 300 299 301 59 arch/arm/vfp/vfpdouble.c:197 (set (subreg:SI (reg:DI 226) 4)
        (ashift:SI (subreg:SI (reg:DI 223) 0)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 301 300 302 59 arch/arm/vfp/vfpdouble.c:197 (set (subreg:SI (reg:DI 226) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 302 301 303 59 arch/arm/vfp/vfpdouble.c:197 (clobber (reg:DI 227)) -1 (nil))

(insn 303 302 304 59 arch/arm/vfp/vfpdouble.c:197 (set (reg:SI 228)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vd ]) [0 <variable>.exponent+0 S2 A64]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 304 303 305 59 arch/arm/vfp/vfpdouble.c:197 (set (reg:DI 227)
        (sign_extend:DI (reg:SI 228))) 140 {*arm_extendsidi2} (nil))

(insn 305 304 306 59 arch/arm/vfp/vfpdouble.c:197 (set (subreg:SI (reg:DI 230) 4)
        (ashift:SI (subreg:SI (reg:DI 227) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 306 305 307 59 arch/arm/vfp/vfpdouble.c:197 (set (subreg:SI (reg:DI 230) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 307 306 309 59 arch/arm/vfp/vfpdouble.c:197 (parallel [
            (set (reg:DI 231)
                (plus:DI (reg:DI 226)
                    (reg:DI 230)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 309 307 310 59 arch/arm/vfp/vfpdouble.c:197 (set (reg:SI 236)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 310 309 311 59 arch/arm/vfp/vfpdouble.c:197 (set (reg:SI 235)
        (ashift:SI (reg:SI 236)
            (const_int 22 [0x16]))) 117 {*arm_shiftsi3} (nil))

(insn 311 310 312 59 arch/arm/vfp/vfpdouble.c:197 (set (reg:SI 237)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 312 311 313 59 arch/arm/vfp/vfpdouble.c:197 (set (subreg:SI (reg:DI 234) 0)
        (lshiftrt:SI (reg:SI 237)
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (nil))

(insn 313 312 314 59 arch/arm/vfp/vfpdouble.c:197 (set (subreg:SI (reg:DI 234) 0)
        (ior:SI (reg:SI 235)
            (subreg:SI (reg:DI 234) 0))) 89 {*arm_iorsi3} (nil))

(insn 314 313 315 59 arch/arm/vfp/vfpdouble.c:197 (set (reg:SI 238)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 315 314 316 59 arch/arm/vfp/vfpdouble.c:197 (set (subreg:SI (reg:DI 234) 4)
        (lshiftrt:SI (reg:SI 238)
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (nil))

(insn 316 315 317 59 arch/arm/vfp/vfpdouble.c:197 (parallel [
            (set (reg:DI 239)
                (plus:DI (reg:DI 231)
                    (reg:DI 234)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 317 316 318 59 arch/arm/vfp/vfpdouble.c:197 (set (reg:DI 0 r0)
        (reg:DI 239)) 163 {*arm_movdi} (nil))

(insn 318 317 319 59 arch/arm/vfp/vfpdouble.c:197 (set (reg:SI 2 r2)
        (reg/v:SI 150 [ dd ])) 167 {*arm_movsi_insn} (nil))

(call_insn 319 318 320 59 arch/arm/vfp/vfpdouble.c:197 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 320 319 324 59 arch/arm/vfp/vfpdouble.c:200 (set (reg:SI 149 [ <result> ])
        (reg/v:SI 153 [ exceptions ])) 167 {*arm_movsi_insn} (nil))

(insn 324 320 330 59 arch/arm/vfp/vfpdouble.c:200 (set (reg/i:SI 0 r0)
        (reg:SI 149 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 330 324 0 59 arch/arm/vfp/vfpdouble.c:200 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 59 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fnmul (vfp_double_fnmul)[0:180]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
merging block 14 into block 13
Merged blocks 13 and 14.
merging block 15 into block 13
Merged blocks 13 and 15.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:937 (set (reg/v:SI 142 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:937 (set (reg/v:SI 143 [ dn ])
        (reg:SI 1 r1 [ dn ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:937 (set (reg/v:SI 144 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:937 (set (reg/v:SI 145 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:941 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ dn ])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:941 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:941 (set (reg:DI 140 [ D.4931 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 147)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 146)
        (and:DI (reg:DI 140 [ D.4931 ])
            (reg:DI 147))) 64 {anddi3} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 149) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 146) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 15 14 16 2 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 149) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -30 [0xffffffffffffffe2])) [0 vdn.sign+0 S2 A16])
        (subreg:HI (reg:DI 149) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 17 16 18 2 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 140 [ D.4931 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 18 17 19 2 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 140 [ D.4931 ]) 4)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 19 18 20 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 152)
        (zero_extend:SI (subreg:HI (reg:DI 151) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 20 19 21 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 153)
        (ashift:SI (reg:SI 152)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (nil))

(insn 21 20 22 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 135 [ D.5485 ])
        (lshiftrt:SI (reg:SI 153)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (and:SI (reg:SI 152)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 22 21 23 2 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 vdn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 135 [ D.5485 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 23 22 24 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 156)
        (lshiftrt:SI (subreg:SI (reg:DI 140 [ D.4931 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 24 23 25 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4931 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 25 24 26 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ior:SI (reg:SI 156)
            (subreg:SI (reg:DI 155) 4))) 89 {*arm_iorsi3} (nil))

(insn 26 25 27 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 0)
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4931 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 27 26 28 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 157)
        (ashift:SI (subreg:SI (reg:DI 155) 4)
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 28 27 29 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 0)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 29 28 30 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (ior:SI (reg:SI 157)
            (subreg:SI (reg/v:DI 136 [ significand ]) 0))) 89 {*arm_iorsi3} (nil))

(insn 30 29 31 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 4)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 31 30 32 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 160)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 32 31 33 2 arch/arm/vfp/vfp.h:309 (set (reg:HI 159)
        (subreg:HI (reg:SI 160) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 33 32 34 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 161)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5485 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 34 33 35 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 162)
        (sign_extend:SI (reg:HI 159))) 155 {*arm_extendhisi2_v6} (nil))

(insn 35 34 36 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (reg:SI 162))) 219 {*arm_cmpsi_insn} (nil))

(insn 36 35 37 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 163)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 37 36 38 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 158)
        (subreg:QI (reg:SI 163) 0)) 178 {*arm_movqi_insn} (nil))

(insn 38 37 39 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 165)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5485 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 39 38 40 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 40 39 41 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 166)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 41 40 42 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 164)
        (subreg:QI (reg:SI 166) 0)) 178 {*arm_movqi_insn} (nil))

(insn 42 41 43 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 167)
        (and:SI (subreg:SI (reg:QI 158) 0)
            (subreg:SI (reg:QI 164) 0))) 67 {*arm_andsi3_insn} (nil))

(insn 43 42 44 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 168)
        (subreg:QI (reg:SI 167) 0)) 178 {*arm_movqi_insn} (nil))

(insn 44 43 45 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 169)
        (zero_extend:SI (reg:QI 168))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 45 44 46 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 46 45 47 2 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 2 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [50.0%]  (fallthru)
(note 47 46 48 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 4 arch/arm/vfp/vfp.h:310 (set (reg:DI 170)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 49 48 50 4 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 136 [ significand ])
        (ior:DI (reg/v:DI 136 [ significand ])
            (reg:DI 170))) 86 {iordi3} (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2 4) -> 5
;; Pred edge  2 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 50 49 51 5 141 "" [1 uses])

(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 5 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])
        (reg/v:DI 136 [ significand ])) 163 {*arm_movdi} (nil))

(insn 53 52 54 5 arch/arm/vfp/vfpdouble.c:942 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5485 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 54 53 55 5 arch/arm/vfp/vfpdouble.c:942 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 8)

;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 55 54 56 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 6 arch/arm/vfp/vfpdouble.c:942 discrim 1 (set (reg:SI 171)
        (subreg:SI (reg/v:DI 136 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 6 arch/arm/vfp/vfpdouble.c:942 discrim 1 (set (reg:SI 171)
        (ior:SI (reg:SI 171)
            (subreg:SI (reg/v:DI 136 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 58 57 59 6 arch/arm/vfp/vfpdouble.c:942 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 59 58 60 6 arch/arm/vfp/vfpdouble.c:942 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [29.0%]  (fallthru)
;; Succ edge  8 [71.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [29.0%]  (fallthru)
(note 60 59 61 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 7 arch/arm/vfp/vfpdouble.c:943 (set (reg:SI 172)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 62 61 63 7 arch/arm/vfp/vfpdouble.c:943 (set (reg:SI 0 r0)
        (reg:SI 172)) 167 {*arm_movsi_insn} (nil))

(call_insn 63 62 64 7 arch/arm/vfp/vfpdouble.c:943 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 5 6 7) -> 8
;; Pred edge  5 [50.0%] 
;; Pred edge  6 [71.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 64 63 65 8 142 "" [2 uses])

(note 65 64 66 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 8 arch/arm/vfp/vfpdouble.c:945 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ dm ])) 167 {*arm_movsi_insn} (nil))

(call_insn 67 66 68 8 arch/arm/vfp/vfpdouble.c:945 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 68 67 69 8 arch/arm/vfp/vfpdouble.c:945 (set (reg:DI 139 [ D.4940 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 69 68 70 8 arch/arm/vfp/vfp.h:304 (set (reg:DI 174)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 70 69 71 8 arch/arm/vfp/vfp.h:304 (set (reg:DI 173)
        (and:DI (reg:DI 139 [ D.4940 ])
            (reg:DI 174))) 64 {anddi3} (nil))

(insn 71 70 72 8 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 176) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 173) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 72 71 73 8 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 176) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 73 72 74 8 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -46 [0xffffffffffffffd2])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:DI 176) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 74 73 75 8 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 178) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.4940 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 75 74 76 8 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 178) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.4940 ]) 4)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 76 75 77 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 179)
        (zero_extend:SI (subreg:HI (reg:DI 178) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 77 76 78 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 180)
        (ashift:SI (reg:SI 179)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (nil))

(insn 78 77 79 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 133 [ D.5500 ])
        (lshiftrt:SI (reg:SI 180)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (and:SI (reg:SI 179)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 79 78 80 8 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 133 [ D.5500 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 80 79 81 8 arch/arm/vfp/vfp.h:308 (set (reg:SI 183)
        (lshiftrt:SI (subreg:SI (reg:DI 139 [ D.4940 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 81 80 82 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 4)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4940 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 82 81 83 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 4)
        (ior:SI (reg:SI 183)
            (subreg:SI (reg:DI 182) 4))) 89 {*arm_iorsi3} (nil))

(insn 83 82 84 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 0)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4940 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 84 83 85 8 arch/arm/vfp/vfp.h:308 (set (reg:SI 184)
        (ashift:SI (subreg:SI (reg:DI 182) 4)
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 85 84 86 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 182) 0)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 86 85 87 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (ior:SI (reg:SI 184)
            (subreg:SI (reg/v:DI 134 [ significand ]) 0))) 89 {*arm_iorsi3} (nil))

(insn 87 86 88 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 182) 4)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 88 87 89 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 187)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 89 88 90 8 arch/arm/vfp/vfp.h:309 (set (reg:HI 186)
        (subreg:HI (reg:SI 187) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 90 89 91 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 188)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.5500 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 91 90 92 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 189)
        (sign_extend:SI (reg:HI 186))) 155 {*arm_extendhisi2_v6} (nil))

(insn 92 91 93 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188)
            (reg:SI 189))) 219 {*arm_cmpsi_insn} (nil))

(insn 93 92 94 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 190)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 94 93 95 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 185)
        (subreg:QI (reg:SI 190) 0)) 178 {*arm_movqi_insn} (nil))

(insn 95 94 96 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 192)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.5500 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 96 95 97 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 97 96 98 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 193)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 98 97 99 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 191)
        (subreg:QI (reg:SI 193) 0)) 178 {*arm_movqi_insn} (nil))

(insn 99 98 100 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 194)
        (and:SI (subreg:SI (reg:QI 185) 0)
            (subreg:SI (reg:QI 191) 0))) 67 {*arm_andsi3_insn} (nil))

(insn 100 99 101 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 195)
        (subreg:QI (reg:SI 194) 0)) 178 {*arm_movqi_insn} (nil))

(insn 101 100 102 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 196)
        (zero_extend:SI (reg:QI 195))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 102 101 103 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 103 102 104 8 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 107)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 9 10)

;; Succ edge  9 [50.0%]  (fallthru)
;; Succ edge  10 [50.0%] 

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 104 103 105 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 9 arch/arm/vfp/vfp.h:310 (set (reg:DI 197)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 106 105 107 9 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 134 [ significand ])
        (ior:DI (reg/v:DI 134 [ significand ])
            (reg:DI 197))) 86 {iordi3} (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 10
;; Pred edge  8 [50.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 107 106 108 10 143 "" [1 uses])

(note 108 107 109 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 10 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -40 [0xffffffffffffffd8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 134 [ significand ])) 163 {*arm_movdi} (nil))

(insn 110 109 111 10 arch/arm/vfp/vfpdouble.c:946 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.5500 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 111 110 112 10 arch/arm/vfp/vfpdouble.c:946 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 10 -> ( 11 13)

;; Succ edge  11 [61.0%]  (fallthru)
;; Succ edge  13 [39.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [61.0%]  (fallthru)
(note 112 111 113 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 114 11 arch/arm/vfp/vfpdouble.c:946 discrim 1 (set (reg:SI 198)
        (subreg:SI (reg/v:DI 134 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 114 113 115 11 arch/arm/vfp/vfpdouble.c:946 discrim 1 (set (reg:SI 198)
        (ior:SI (reg:SI 198)
            (subreg:SI (reg/v:DI 134 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 115 114 116 11 arch/arm/vfp/vfpdouble.c:946 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 198)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 116 115 117 11 arch/arm/vfp/vfpdouble.c:946 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 11 -> ( 12 13)

;; Succ edge  12 [39.0%]  (fallthru)
;; Succ edge  13 [61.0%] 

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [39.0%]  (fallthru)
(note 117 116 118 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 118 117 119 12 arch/arm/vfp/vfpdouble.c:947 (set (reg:SI 199)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0]))) 4 {*arm_addsi3} (nil))

(insn 119 118 120 12 arch/arm/vfp/vfpdouble.c:947 (set (reg:SI 0 r0)
        (reg:SI 199)) 167 {*arm_movsi_insn} (nil))

(call_insn 120 119 121 12 arch/arm/vfp/vfpdouble.c:947 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 12 -> ( 13)

;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 10 11 12) -> 13
;; Pred edge  10 [39.0%] 
;; Pred edge  11 [61.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 121 120 122 13 144 "" [2 uses])

(note 122 121 123 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 13 arch/arm/vfp/vfpdouble.c:949 (set (reg:SI 200)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 124 123 125 13 arch/arm/vfp/vfpdouble.c:949 (set (reg:SI 201)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 125 124 126 13 arch/arm/vfp/vfpdouble.c:949 (set (reg:SI 202)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0]))) 4 {*arm_addsi3} (nil))

(insn 126 125 127 13 arch/arm/vfp/vfpdouble.c:949 (set (reg:SI 0 r0)
        (reg:SI 200)) 167 {*arm_movsi_insn} (nil))

(insn 127 126 128 13 arch/arm/vfp/vfpdouble.c:949 (set (reg:SI 1 r1)
        (reg:SI 201)) 167 {*arm_movsi_insn} (nil))

(insn 128 127 129 13 arch/arm/vfp/vfpdouble.c:949 (set (reg:SI 2 r2)
        (reg:SI 202)) 167 {*arm_movsi_insn} (nil))

(insn 129 128 130 13 arch/arm/vfp/vfpdouble.c:949 (set (reg:SI 3 r3)
        (reg/v:SI 145 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 130 129 131 13 arch/arm/vfp/vfpdouble.c:949 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_multiply") [flags 0x3] <function_decl 0x10b08180 vfp_double_multiply>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 131 130 132 13 arch/arm/vfp/vfpdouble.c:949 (set (reg/v:SI 137 [ exceptions ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 132 131 133 13 arch/arm/vfp/vfpdouble.c:950 (set (reg:SI 204)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -14 [0xfffffffffffffff2])) [0 vdd.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 133 132 134 13 arch/arm/vfp/vfpdouble.c:950 (set (reg:HI 203)
        (subreg:HI (reg:SI 204) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 134 133 135 13 arch/arm/vfp/vfpdouble.c:950 (set (reg:SI 206)
        (const_int -32768 [0xffffffffffff8000])) 167 {*arm_movsi_insn} (nil))

(insn 135 134 136 13 arch/arm/vfp/vfpdouble.c:950 (set (reg:SI 205)
        (xor:SI (subreg:SI (reg:HI 203) 0)
            (reg:SI 206))) 96 {*arm_xorsi3} (nil))

(insn 136 135 137 13 arch/arm/vfp/vfpdouble.c:950 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -14 [0xfffffffffffffff2])) [0 vdd.sign+0 S2 A16])
        (subreg:HI (reg:SI 205) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 137 136 138 13 arch/arm/vfp/vfpdouble.c:952 (set (reg:SI 207)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 138 137 139 13 arch/arm/vfp/vfpdouble.c:952 (set (reg/f:SI 208)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10d43b60>)) 167 {*arm_movsi_insn} (nil))

(insn 139 138 140 13 arch/arm/vfp/vfpdouble.c:952 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 208)) 167 {*arm_movsi_insn} (nil))

(insn 140 139 141 13 arch/arm/vfp/vfpdouble.c:952 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 141 140 142 13 arch/arm/vfp/vfpdouble.c:952 (set (reg:SI 1 r1)
        (reg:SI 207)) 167 {*arm_movsi_insn} (nil))

(insn 142 141 143 13 arch/arm/vfp/vfpdouble.c:952 (set (reg:SI 2 r2)
        (reg/v:SI 145 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(insn 143 142 144 13 arch/arm/vfp/vfpdouble.c:952 (set (reg:SI 3 r3)
        (reg/v:SI 137 [ exceptions ])) 167 {*arm_movsi_insn} (nil))

(call_insn 144 143 145 13 arch/arm/vfp/vfpdouble.c:952 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 145 144 146 13 arch/arm/vfp/vfpdouble.c:952 (set (reg:SI 138 [ D.4951 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 146 145 150 13 arch/arm/vfp/vfpdouble.c:953 (set (reg:SI 141 [ <result> ])
        (reg:SI 138 [ D.4951 ])) 167 {*arm_movsi_insn} (nil))

(insn 150 146 156 13 arch/arm/vfp/vfpdouble.c:953 (set (reg/i:SI 0 r0)
        (reg:SI 141 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 156 150 0 13 arch/arm/vfp/vfpdouble.c:953 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 13 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fmul (vfp_double_fmul)[0:179]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
merging block 14 into block 13
Merged blocks 13 and 14.
merging block 15 into block 13
Merged blocks 13 and 15.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:917 (set (reg/v:SI 142 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:917 (set (reg/v:SI 143 [ dn ])
        (reg:SI 1 r1 [ dn ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:917 (set (reg/v:SI 144 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:917 (set (reg/v:SI 145 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:921 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ dn ])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:921 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:921 (set (reg:DI 140 [ D.4900 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 147)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 146)
        (and:DI (reg:DI 140 [ D.4900 ])
            (reg:DI 147))) 64 {anddi3} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 149) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 146) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 15 14 16 2 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 149) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -30 [0xffffffffffffffe2])) [0 vdn.sign+0 S2 A16])
        (subreg:HI (reg:DI 149) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 17 16 18 2 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 140 [ D.4900 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 18 17 19 2 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 140 [ D.4900 ]) 4)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 19 18 20 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 152)
        (zero_extend:SI (subreg:HI (reg:DI 151) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 20 19 21 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 153)
        (ashift:SI (reg:SI 152)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (nil))

(insn 21 20 22 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 135 [ D.5515 ])
        (lshiftrt:SI (reg:SI 153)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (and:SI (reg:SI 152)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 22 21 23 2 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 vdn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 135 [ D.5515 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 23 22 24 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 156)
        (lshiftrt:SI (subreg:SI (reg:DI 140 [ D.4900 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 24 23 25 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4900 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 25 24 26 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ior:SI (reg:SI 156)
            (subreg:SI (reg:DI 155) 4))) 89 {*arm_iorsi3} (nil))

(insn 26 25 27 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 0)
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4900 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 27 26 28 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 157)
        (ashift:SI (subreg:SI (reg:DI 155) 4)
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 28 27 29 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 0)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 29 28 30 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (ior:SI (reg:SI 157)
            (subreg:SI (reg/v:DI 136 [ significand ]) 0))) 89 {*arm_iorsi3} (nil))

(insn 30 29 31 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 4)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 31 30 32 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 160)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 32 31 33 2 arch/arm/vfp/vfp.h:309 (set (reg:HI 159)
        (subreg:HI (reg:SI 160) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 33 32 34 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 161)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5515 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 34 33 35 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 162)
        (sign_extend:SI (reg:HI 159))) 155 {*arm_extendhisi2_v6} (nil))

(insn 35 34 36 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (reg:SI 162))) 219 {*arm_cmpsi_insn} (nil))

(insn 36 35 37 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 163)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 37 36 38 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 158)
        (subreg:QI (reg:SI 163) 0)) 178 {*arm_movqi_insn} (nil))

(insn 38 37 39 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 165)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5515 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 39 38 40 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 40 39 41 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 166)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 41 40 42 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 164)
        (subreg:QI (reg:SI 166) 0)) 178 {*arm_movqi_insn} (nil))

(insn 42 41 43 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 167)
        (and:SI (subreg:SI (reg:QI 158) 0)
            (subreg:SI (reg:QI 164) 0))) 67 {*arm_andsi3_insn} (nil))

(insn 43 42 44 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 168)
        (subreg:QI (reg:SI 167) 0)) 178 {*arm_movqi_insn} (nil))

(insn 44 43 45 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 169)
        (zero_extend:SI (reg:QI 168))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 45 44 46 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 46 45 47 2 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 2 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [50.0%]  (fallthru)
(note 47 46 48 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 4 arch/arm/vfp/vfp.h:310 (set (reg:DI 170)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 49 48 50 4 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 136 [ significand ])
        (ior:DI (reg/v:DI 136 [ significand ])
            (reg:DI 170))) 86 {iordi3} (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2 4) -> 5
;; Pred edge  2 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 50 49 51 5 149 "" [1 uses])

(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 5 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])
        (reg/v:DI 136 [ significand ])) 163 {*arm_movdi} (nil))

(insn 53 52 54 5 arch/arm/vfp/vfpdouble.c:922 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5515 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 54 53 55 5 arch/arm/vfp/vfpdouble.c:922 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 8)

;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 55 54 56 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 6 arch/arm/vfp/vfpdouble.c:922 discrim 1 (set (reg:SI 171)
        (subreg:SI (reg/v:DI 136 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 6 arch/arm/vfp/vfpdouble.c:922 discrim 1 (set (reg:SI 171)
        (ior:SI (reg:SI 171)
            (subreg:SI (reg/v:DI 136 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 58 57 59 6 arch/arm/vfp/vfpdouble.c:922 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 59 58 60 6 arch/arm/vfp/vfpdouble.c:922 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [29.0%]  (fallthru)
;; Succ edge  8 [71.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [29.0%]  (fallthru)
(note 60 59 61 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 7 arch/arm/vfp/vfpdouble.c:923 (set (reg:SI 172)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 62 61 63 7 arch/arm/vfp/vfpdouble.c:923 (set (reg:SI 0 r0)
        (reg:SI 172)) 167 {*arm_movsi_insn} (nil))

(call_insn 63 62 64 7 arch/arm/vfp/vfpdouble.c:923 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 5 6 7) -> 8
;; Pred edge  5 [50.0%] 
;; Pred edge  6 [71.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 64 63 65 8 150 "" [2 uses])

(note 65 64 66 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 8 arch/arm/vfp/vfpdouble.c:925 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ dm ])) 167 {*arm_movsi_insn} (nil))

(call_insn 67 66 68 8 arch/arm/vfp/vfpdouble.c:925 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 68 67 69 8 arch/arm/vfp/vfpdouble.c:925 (set (reg:DI 139 [ D.4909 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 69 68 70 8 arch/arm/vfp/vfp.h:304 (set (reg:DI 174)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 70 69 71 8 arch/arm/vfp/vfp.h:304 (set (reg:DI 173)
        (and:DI (reg:DI 139 [ D.4909 ])
            (reg:DI 174))) 64 {anddi3} (nil))

(insn 71 70 72 8 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 176) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 173) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 72 71 73 8 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 176) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 73 72 74 8 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -46 [0xffffffffffffffd2])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:DI 176) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 74 73 75 8 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 178) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.4909 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 75 74 76 8 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 178) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.4909 ]) 4)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 76 75 77 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 179)
        (zero_extend:SI (subreg:HI (reg:DI 178) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 77 76 78 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 180)
        (ashift:SI (reg:SI 179)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (nil))

(insn 78 77 79 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 133 [ D.5530 ])
        (lshiftrt:SI (reg:SI 180)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (and:SI (reg:SI 179)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 79 78 80 8 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 133 [ D.5530 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 80 79 81 8 arch/arm/vfp/vfp.h:308 (set (reg:SI 183)
        (lshiftrt:SI (subreg:SI (reg:DI 139 [ D.4909 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 81 80 82 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 4)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4909 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 82 81 83 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 4)
        (ior:SI (reg:SI 183)
            (subreg:SI (reg:DI 182) 4))) 89 {*arm_iorsi3} (nil))

(insn 83 82 84 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 0)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4909 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 84 83 85 8 arch/arm/vfp/vfp.h:308 (set (reg:SI 184)
        (ashift:SI (subreg:SI (reg:DI 182) 4)
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 85 84 86 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 182) 0)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 86 85 87 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (ior:SI (reg:SI 184)
            (subreg:SI (reg/v:DI 134 [ significand ]) 0))) 89 {*arm_iorsi3} (nil))

(insn 87 86 88 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 182) 4)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 88 87 89 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 187)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 89 88 90 8 arch/arm/vfp/vfp.h:309 (set (reg:HI 186)
        (subreg:HI (reg:SI 187) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 90 89 91 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 188)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.5530 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 91 90 92 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 189)
        (sign_extend:SI (reg:HI 186))) 155 {*arm_extendhisi2_v6} (nil))

(insn 92 91 93 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188)
            (reg:SI 189))) 219 {*arm_cmpsi_insn} (nil))

(insn 93 92 94 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 190)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 94 93 95 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 185)
        (subreg:QI (reg:SI 190) 0)) 178 {*arm_movqi_insn} (nil))

(insn 95 94 96 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 192)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.5530 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 96 95 97 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 97 96 98 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 193)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 98 97 99 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 191)
        (subreg:QI (reg:SI 193) 0)) 178 {*arm_movqi_insn} (nil))

(insn 99 98 100 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 194)
        (and:SI (subreg:SI (reg:QI 185) 0)
            (subreg:SI (reg:QI 191) 0))) 67 {*arm_andsi3_insn} (nil))

(insn 100 99 101 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 195)
        (subreg:QI (reg:SI 194) 0)) 178 {*arm_movqi_insn} (nil))

(insn 101 100 102 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 196)
        (zero_extend:SI (reg:QI 195))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 102 101 103 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 103 102 104 8 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 107)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 9 10)

;; Succ edge  9 [50.0%]  (fallthru)
;; Succ edge  10 [50.0%] 

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 104 103 105 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 9 arch/arm/vfp/vfp.h:310 (set (reg:DI 197)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 106 105 107 9 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 134 [ significand ])
        (ior:DI (reg/v:DI 134 [ significand ])
            (reg:DI 197))) 86 {iordi3} (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 10
;; Pred edge  8 [50.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 107 106 108 10 151 "" [1 uses])

(note 108 107 109 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 10 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -40 [0xffffffffffffffd8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 134 [ significand ])) 163 {*arm_movdi} (nil))

(insn 110 109 111 10 arch/arm/vfp/vfpdouble.c:926 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.5530 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 111 110 112 10 arch/arm/vfp/vfpdouble.c:926 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 10 -> ( 11 13)

;; Succ edge  11 [61.0%]  (fallthru)
;; Succ edge  13 [39.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [61.0%]  (fallthru)
(note 112 111 113 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 114 11 arch/arm/vfp/vfpdouble.c:926 discrim 1 (set (reg:SI 198)
        (subreg:SI (reg/v:DI 134 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 114 113 115 11 arch/arm/vfp/vfpdouble.c:926 discrim 1 (set (reg:SI 198)
        (ior:SI (reg:SI 198)
            (subreg:SI (reg/v:DI 134 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 115 114 116 11 arch/arm/vfp/vfpdouble.c:926 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 198)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 116 115 117 11 arch/arm/vfp/vfpdouble.c:926 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 11 -> ( 12 13)

;; Succ edge  12 [39.0%]  (fallthru)
;; Succ edge  13 [61.0%] 

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [39.0%]  (fallthru)
(note 117 116 118 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 118 117 119 12 arch/arm/vfp/vfpdouble.c:927 (set (reg:SI 199)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0]))) 4 {*arm_addsi3} (nil))

(insn 119 118 120 12 arch/arm/vfp/vfpdouble.c:927 (set (reg:SI 0 r0)
        (reg:SI 199)) 167 {*arm_movsi_insn} (nil))

(call_insn 120 119 121 12 arch/arm/vfp/vfpdouble.c:927 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 12 -> ( 13)

;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 10 11 12) -> 13
;; Pred edge  10 [39.0%] 
;; Pred edge  11 [61.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 121 120 122 13 152 "" [2 uses])

(note 122 121 123 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 13 arch/arm/vfp/vfpdouble.c:929 (set (reg:SI 200)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 124 123 125 13 arch/arm/vfp/vfpdouble.c:929 (set (reg:SI 201)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 125 124 126 13 arch/arm/vfp/vfpdouble.c:929 (set (reg:SI 202)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0]))) 4 {*arm_addsi3} (nil))

(insn 126 125 127 13 arch/arm/vfp/vfpdouble.c:929 (set (reg:SI 0 r0)
        (reg:SI 200)) 167 {*arm_movsi_insn} (nil))

(insn 127 126 128 13 arch/arm/vfp/vfpdouble.c:929 (set (reg:SI 1 r1)
        (reg:SI 201)) 167 {*arm_movsi_insn} (nil))

(insn 128 127 129 13 arch/arm/vfp/vfpdouble.c:929 (set (reg:SI 2 r2)
        (reg:SI 202)) 167 {*arm_movsi_insn} (nil))

(insn 129 128 130 13 arch/arm/vfp/vfpdouble.c:929 (set (reg:SI 3 r3)
        (reg/v:SI 145 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 130 129 131 13 arch/arm/vfp/vfpdouble.c:929 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_multiply") [flags 0x3] <function_decl 0x10b08180 vfp_double_multiply>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 131 130 132 13 arch/arm/vfp/vfpdouble.c:929 (set (reg/v:SI 137 [ exceptions ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 132 131 133 13 arch/arm/vfp/vfpdouble.c:930 (set (reg:SI 203)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 133 132 134 13 arch/arm/vfp/vfpdouble.c:930 (set (reg/f:SI 204)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10d50fc0>)) 167 {*arm_movsi_insn} (nil))

(insn 134 133 135 13 arch/arm/vfp/vfpdouble.c:930 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 204)) 167 {*arm_movsi_insn} (nil))

(insn 135 134 136 13 arch/arm/vfp/vfpdouble.c:930 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 136 135 137 13 arch/arm/vfp/vfpdouble.c:930 (set (reg:SI 1 r1)
        (reg:SI 203)) 167 {*arm_movsi_insn} (nil))

(insn 137 136 138 13 arch/arm/vfp/vfpdouble.c:930 (set (reg:SI 2 r2)
        (reg/v:SI 145 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(insn 138 137 139 13 arch/arm/vfp/vfpdouble.c:930 (set (reg:SI 3 r3)
        (reg/v:SI 137 [ exceptions ])) 167 {*arm_movsi_insn} (nil))

(call_insn 139 138 140 13 arch/arm/vfp/vfpdouble.c:930 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 140 139 141 13 arch/arm/vfp/vfpdouble.c:930 (set (reg:SI 138 [ D.4918 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 141 140 145 13 arch/arm/vfp/vfpdouble.c:931 (set (reg:SI 141 [ <result> ])
        (reg:SI 138 [ D.4918 ])) 167 {*arm_movsi_insn} (nil))

(insn 145 141 151 13 arch/arm/vfp/vfpdouble.c:931 (set (reg/i:SI 0 r0)
        (reg:SI 141 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 151 145 0 13 arch/arm/vfp/vfpdouble.c:931 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 13 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fdiv (vfp_double_fdiv)[0:183]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
Removing jump 118.
Removing jump 130.
Removing jump 135.
Removing jump 143.
Removing jump 154.
Removing jump 174.
Removing jump 186.
Removing jump 191.
Removing jump 199.
Removing jump 209.
Removing jump 238.
Edge 42->46 redirected to 47
Edge 44->46 redirected to 47
Removing jump 291.
Deleting block 45.
deleting block 45
Deleting block 46.
deleting block 46
Edge 49->53 redirected to 54
Edge 51->53 redirected to 54
Removing jump 311.
Deleting block 52.
deleting block 52
Deleting block 53.
deleting block 53
Removing jump 317.
Edge 56->60 redirected to 61
Edge 58->60 redirected to 61
Removing jump 332.
Deleting block 59.
deleting block 59
Deleting block 60.
deleting block 60
Removing jump 338.
Edge 64->68 redirected to 69
Edge 66->68 redirected to 69
Removing jump 396.
Deleting block 67.
deleting block 67
Deleting block 68.
deleting block 68
Removing jump 402.
Removing jump 423.
Deleting block 75.
deleting block 75
Removing jump 435.
Edge 80->83 redirected to 84
Edge 81->83 redirected to 84
Removing jump 449.
Deleting block 82.
deleting block 82
Deleting block 83.
deleting block 83
Edge 85->89 redirected to 90
Edge 87->89 redirected to 90
Removing jump 466.
Deleting block 88.
deleting block 88
Deleting block 89.
deleting block 89
Removing jump 473.
Edge 93->97 redirected to 98
Edge 95->97 redirected to 98
Removing jump 494.
Deleting block 96.
deleting block 96
Deleting block 97.
deleting block 97
Edge 99->103 redirected to 104
Edge 101->103 redirected to 104
Removing jump 547.
Deleting block 102.
deleting block 102
Deleting block 103.
deleting block 103
Removing jump 553.
Removing jump 574.
Deleting block 110.
deleting block 110
Removing jump 584.
Edge 115->118 redirected to 119
Edge 116->118 redirected to 119
Removing jump 599.
Deleting block 117.
deleting block 117
Deleting block 118.
deleting block 118
Removing jump 626.
Removing jump 664.
Removing jump 677.
Removing jump 687.
Removing jump 699.
merging block 131 into block 130
Merged blocks 130 and 131.
merging block 132 into block 130
Merged blocks 130 and 132.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 8 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 8 4 2 arch/arm/vfp/vfpdouble.c:1006 (set (reg/v:SI 192 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:1006 (set (reg/v:SI 193 [ dn ])
        (reg:SI 1 r1 [ dn ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:1006 (set (reg/v:SI 194 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 arch/arm/vfp/vfpdouble.c:1006 (set (reg/v:SI 195 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 7 11 2 arch/arm/vfp/vfpdouble.c:1011 (set (reg:SI 0 r0)
        (reg/v:SI 193 [ dn ])) 167 {*arm_movsi_insn} (nil))

(call_insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:1011 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:1011 (set (reg:DI 190 [ D.5044 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 197)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 196)
        (and:DI (reg:DI 190 [ D.5044 ])
            (reg:DI 197))) 64 {anddi3} (nil))

(insn 15 14 16 2 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 199) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 196) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 16 15 17 2 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 199) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 2 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -30 [0xffffffffffffffe2])) [0 vdn.sign+0 S2 A16])
        (subreg:HI (reg:DI 199) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 18 17 19 2 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 201) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 190 [ D.5044 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 19 18 20 2 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 201) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 190 [ D.5044 ]) 4)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 20 19 21 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 202)
        (zero_extend:SI (subreg:HI (reg:DI 201) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 21 20 22 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 203)
        (ashift:SI (reg:SI 202)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (nil))

(insn 22 21 23 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 179 [ D.5579 ])
        (lshiftrt:SI (reg:SI 203)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (and:SI (reg:SI 202)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 23 22 24 2 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 vdn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 179 [ D.5579 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 24 23 25 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 206)
        (lshiftrt:SI (subreg:SI (reg:DI 190 [ D.5044 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 25 24 26 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 205) 4)
        (ashift:SI (subreg:SI (reg:DI 190 [ D.5044 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 26 25 27 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 205) 4)
        (ior:SI (reg:SI 206)
            (subreg:SI (reg:DI 205) 4))) 89 {*arm_iorsi3} (nil))

(insn 27 26 28 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 205) 0)
        (ashift:SI (subreg:SI (reg:DI 190 [ D.5044 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 28 27 29 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 207)
        (ashift:SI (subreg:SI (reg:DI 205) 4)
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 29 28 30 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 180 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 205) 0)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 30 29 31 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 180 [ significand ]) 0)
        (ior:SI (reg:SI 207)
            (subreg:SI (reg/v:DI 180 [ significand ]) 0))) 89 {*arm_iorsi3} (nil))

(insn 31 30 32 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 180 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 205) 4)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 32 31 33 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 210)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 2 arch/arm/vfp/vfp.h:309 (set (reg:HI 209)
        (subreg:HI (reg:SI 210) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 34 33 35 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 211)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 179 [ D.5579 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 35 34 36 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 212)
        (sign_extend:SI (reg:HI 209))) 155 {*arm_extendhisi2_v6} (nil))

(insn 36 35 37 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 211)
            (reg:SI 212))) 219 {*arm_cmpsi_insn} (nil))

(insn 37 36 38 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 213)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 38 37 39 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 208)
        (subreg:QI (reg:SI 213) 0)) 178 {*arm_movqi_insn} (nil))

(insn 39 38 40 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 215)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 179 [ D.5579 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 40 39 41 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 215)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 41 40 42 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 216)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 42 41 43 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 214)
        (subreg:QI (reg:SI 216) 0)) 178 {*arm_movqi_insn} (nil))

(insn 43 42 44 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 217)
        (and:SI (subreg:SI (reg:QI 208) 0)
            (subreg:SI (reg:QI 214) 0))) 67 {*arm_andsi3_insn} (nil))

(insn 44 43 45 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 218)
        (subreg:QI (reg:SI 217) 0)) 178 {*arm_movqi_insn} (nil))

(insn 45 44 46 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 219)
        (zero_extend:SI (reg:QI 218))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 46 45 47 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 219)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 47 46 48 2 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 2 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [50.0%]  (fallthru)
(note 48 47 49 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 4 arch/arm/vfp/vfp.h:310 (set (reg:DI 220)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 50 49 51 4 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 180 [ significand ])
        (ior:DI (reg/v:DI 180 [ significand ])
            (reg:DI 220))) 86 {iordi3} (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2 4) -> 5
;; Pred edge  2 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 51 50 52 5 157 "" [1 uses])

(note 52 51 53 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 5 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])
        (reg/v:DI 180 [ significand ])) 163 {*arm_movdi} (nil))

(insn 54 53 55 5 arch/arm/vfp/vfpdouble.c:1012 (set (reg:SI 0 r0)
        (reg/v:SI 194 [ dm ])) 167 {*arm_movsi_insn} (nil))

(call_insn 55 54 56 5 arch/arm/vfp/vfpdouble.c:1012 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 56 55 57 5 arch/arm/vfp/vfpdouble.c:1012 (set (reg:DI 189 [ D.5047 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 57 56 58 5 arch/arm/vfp/vfp.h:304 (set (reg:DI 222)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 58 57 59 5 arch/arm/vfp/vfp.h:304 (set (reg:DI 221)
        (and:DI (reg:DI 189 [ D.5047 ])
            (reg:DI 222))) 64 {anddi3} (nil))

(insn 59 58 60 5 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 224) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 221) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 60 59 61 5 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 224) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 61 60 62 5 arch/arm/vfp/vfp.h:304 (set (reg:SI 176 [ D.5597 ])
        (zero_extend:SI (subreg:HI (reg:DI 224) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 62 61 63 5 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -46 [0xffffffffffffffd2])) [0 vdm.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 176 [ D.5597 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 63 62 64 5 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 226) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 189 [ D.5047 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 64 63 65 5 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 226) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 189 [ D.5047 ]) 4)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 65 64 66 5 arch/arm/vfp/vfp.h:305 (set (reg:SI 227)
        (zero_extend:SI (subreg:HI (reg:DI 226) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 66 65 67 5 arch/arm/vfp/vfp.h:305 (set (reg:SI 228)
        (ashift:SI (reg:SI 227)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (nil))

(insn 67 66 68 5 arch/arm/vfp/vfp.h:305 (set (reg:SI 177 [ D.5594 ])
        (lshiftrt:SI (reg:SI 228)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (and:SI (reg:SI 227)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 68 67 69 5 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 177 [ D.5594 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 69 68 70 5 arch/arm/vfp/vfp.h:308 (set (reg:SI 231)
        (lshiftrt:SI (subreg:SI (reg:DI 189 [ D.5047 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 70 69 71 5 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 230) 4)
        (ashift:SI (subreg:SI (reg:DI 189 [ D.5047 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 71 70 72 5 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 230) 4)
        (ior:SI (reg:SI 231)
            (subreg:SI (reg:DI 230) 4))) 89 {*arm_iorsi3} (nil))

(insn 72 71 73 5 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 230) 0)
        (ashift:SI (subreg:SI (reg:DI 189 [ D.5047 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 73 72 74 5 arch/arm/vfp/vfp.h:308 (set (reg:SI 232)
        (ashift:SI (subreg:SI (reg:DI 230) 4)
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 74 73 75 5 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 178 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 230) 0)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 75 74 76 5 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 178 [ significand ]) 0)
        (ior:SI (reg:SI 232)
            (subreg:SI (reg/v:DI 178 [ significand ]) 0))) 89 {*arm_iorsi3} (nil))

(insn 76 75 77 5 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 178 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 230) 4)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 77 76 78 5 arch/arm/vfp/vfp.h:309 (set (reg:SI 235)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 78 77 79 5 arch/arm/vfp/vfp.h:309 (set (reg:HI 234)
        (subreg:HI (reg:SI 235) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 79 78 80 5 arch/arm/vfp/vfp.h:309 (set (reg:SI 236)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 177 [ D.5594 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 80 79 81 5 arch/arm/vfp/vfp.h:309 (set (reg:SI 237)
        (sign_extend:SI (reg:HI 234))) 155 {*arm_extendhisi2_v6} (nil))

(insn 81 80 82 5 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 236)
            (reg:SI 237))) 219 {*arm_cmpsi_insn} (nil))

(insn 82 81 83 5 arch/arm/vfp/vfp.h:309 (set (reg:SI 238)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 83 82 84 5 arch/arm/vfp/vfp.h:309 (set (reg:QI 233)
        (subreg:QI (reg:SI 238) 0)) 178 {*arm_movqi_insn} (nil))

(insn 84 83 85 5 arch/arm/vfp/vfp.h:309 (set (reg:SI 240)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 177 [ D.5594 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 85 84 86 5 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 240)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 86 85 87 5 arch/arm/vfp/vfp.h:309 (set (reg:SI 241)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 87 86 88 5 arch/arm/vfp/vfp.h:309 (set (reg:QI 239)
        (subreg:QI (reg:SI 241) 0)) 178 {*arm_movqi_insn} (nil))

(insn 88 87 89 5 arch/arm/vfp/vfp.h:309 (set (reg:SI 242)
        (and:SI (subreg:SI (reg:QI 233) 0)
            (subreg:SI (reg:QI 239) 0))) 67 {*arm_andsi3_insn} (nil))

(insn 89 88 90 5 arch/arm/vfp/vfp.h:309 (set (reg:QI 243)
        (subreg:QI (reg:SI 242) 0)) 178 {*arm_movqi_insn} (nil))

(insn 90 89 91 5 arch/arm/vfp/vfp.h:309 (set (reg:SI 244)
        (zero_extend:SI (reg:QI 243))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 91 90 92 5 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 244)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 92 91 93 5 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 96)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 7)

;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 93 92 94 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 94 93 95 6 arch/arm/vfp/vfp.h:310 (set (reg:DI 245)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 95 94 96 6 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 178 [ significand ])
        (ior:DI (reg/v:DI 178 [ significand ])
            (reg:DI 245))) 86 {iordi3} (nil))
;; End of basic block 6 -> ( 7)

;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 6) -> 7
;; Pred edge  5 [50.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 96 95 97 7 158 "" [1 uses])

(note 97 96 98 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 98 97 99 7 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -40 [0xffffffffffffffd8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 178 [ significand ])) 163 {*arm_movdi} (nil))

(insn 99 98 100 7 arch/arm/vfp/vfpdouble.c:1014 (set (reg:SI 247)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -30 [0xffffffffffffffe2])) [0 vdn.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 100 99 101 7 arch/arm/vfp/vfpdouble.c:1014 (set (reg:HI 246)
        (subreg:HI (reg:SI 247) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 101 100 102 7 arch/arm/vfp/vfpdouble.c:1014 (set (reg:SI 248)
        (xor:SI (reg:SI 176 [ D.5597 ])
            (subreg:SI (reg:HI 246) 0))) 96 {*arm_xorsi3} (nil))

(insn 102 101 103 7 arch/arm/vfp/vfpdouble.c:1014 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -14 [0xfffffffffffffff2])) [0 vdd.sign+0 S2 A16])
        (subreg:HI (reg:SI 248) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 103 102 104 7 arch/arm/vfp/vfp.h:330 (set (reg:SI 174 [ D.5606 ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -32 [0xffffffffffffffe0])) [0 vdn.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 104 103 105 7 arch/arm/vfp/vfp.h:330 (set (reg:SI 250)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 105 104 106 7 arch/arm/vfp/vfp.h:330 (set (reg:HI 249)
        (subreg:HI (reg:SI 250) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 106 105 107 7 arch/arm/vfp/vfp.h:330 (set (reg:SI 251)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 174 [ D.5606 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 107 106 108 7 arch/arm/vfp/vfp.h:330 (set (reg:SI 252)
        (sign_extend:SI (reg:HI 249))) 155 {*arm_extendhisi2_v6} (nil))

(insn 108 107 109 7 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 251)
            (reg:SI 252))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 109 108 110 7 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 137)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 7 -> ( 8 13)

;; Succ edge  8 [28.0%]  (fallthru)
;; Succ edge  13 [72.0%] 

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [28.0%]  (fallthru)
(note 110 109 111 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 111 110 112 8 arch/arm/vfp/vfp.h:331 (set (reg:DI 175 [ D.5605 ])
        (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 112 111 113 8 arch/arm/vfp/vfp.h:331 (set (reg:SI 253)
        (subreg:SI (reg:DI 175 [ D.5605 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 113 112 114 8 arch/arm/vfp/vfp.h:331 (set (reg:SI 253)
        (ior:SI (reg:SI 253)
            (subreg:SI (reg:DI 175 [ D.5605 ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 114 113 115 8 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 253)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 115 114 116 8 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 9 10)

;; Succ edge  9 [50.0%]  (fallthru)
;; Succ edge  10 [50.0%] 

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 116 115 117 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 117 116 120 9 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 183 [ tn ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 18)

;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 10
;; Pred edge  8 [50.0%] 
(code_label 120 117 121 10 160 "" [1 uses])

(note 121 120 122 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 122 121 123 10 arch/arm/vfp/vfp.h:333 (set (reg:DI 255)
        (const_int 2305843009213693952 [0x2000000000000000])) 163 {*arm_movdi} (nil))

(insn 123 122 124 10 arch/arm/vfp/vfp.h:333 (set (reg:DI 254)
        (and:DI (reg:DI 175 [ D.5605 ])
            (reg:DI 255))) 64 {anddi3} (nil))

(insn 124 123 125 10 arch/arm/vfp/vfp.h:333 (set (reg:SI 256)
        (subreg:SI (reg:DI 254) 0)) 167 {*arm_movsi_insn} (nil))

(insn 125 124 126 10 arch/arm/vfp/vfp.h:333 (set (reg:SI 256)
        (ior:SI (reg:SI 256)
            (subreg:SI (reg:DI 254) 4))) 89 {*arm_iorsi3} (nil))

(insn 126 125 127 10 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 256)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 127 126 128 10 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 132)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 10 -> ( 12 11)

;; Succ edge  12 [50.0%] 
;; Succ edge  11 [50.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [50.0%]  (fallthru)
(note 128 127 129 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 129 128 132 11 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 183 [ tn ])
        (const_int 48 [0x30])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 18)

;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 12
;; Pred edge  10 [50.0%] 
(code_label 132 129 133 12 162 "" [1 uses])

(note 133 132 134 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 134 133 137 12 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 183 [ tn ])
        (const_int 16 [0x10])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 12 -> ( 18)

;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 13
;; Pred edge  7 [72.0%] 
(code_label 137 134 138 13 159 "" [1 uses])

(note 138 137 139 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 139 138 140 13 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174 [ D.5606 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 140 139 141 13 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 145)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 15 14)

;; Succ edge  15 [50.0%] 
;; Succ edge  14 [50.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [50.0%]  (fallthru)
(note 141 140 142 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 142 141 145 14 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 183 [ tn ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 14 -> ( 18)

;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 15
;; Pred edge  13 [50.0%] 
(code_label 145 142 146 15 163 "" [1 uses])

(note 146 145 147 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 147 146 148 15 arch/arm/vfp/vfp.h:338 (set (reg:SI 257)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 148 147 149 15 arch/arm/vfp/vfp.h:338 (set (reg:SI 258)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 vdn.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 149 148 150 15 arch/arm/vfp/vfp.h:338 (set (reg:SI 257)
        (ior:SI (reg:SI 257)
            (reg:SI 258))) 89 {*arm_iorsi3} (nil))

(insn 150 149 151 15 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 257)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 151 150 152 15 arch/arm/vfp/vfp.h:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 156)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 15 -> ( 17 16)

;; Succ edge  17 [50.0%] 
;; Succ edge  16 [50.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; Pred edge  15 [50.0%]  (fallthru)
(note 152 151 153 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 153 152 156 16 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 183 [ tn ])
        (const_int 5 [0x5])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 16 -> ( 18)

;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 15) -> 17
;; Pred edge  15 [50.0%] 
(code_label 156 153 157 17 164 "" [1 uses])

(note 157 156 158 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 158 157 159 17 arch/arm/vfp/vfp.h:339 (set (reg/v:SI 183 [ tn ])
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 17 -> ( 18)

;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 9 12 11 14 17 16) -> 18
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 159 158 160 18 161 "" [0 uses])

(note 160 159 161 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 161 160 162 18 arch/arm/vfp/vfp.h:330 (set (reg:SI 260)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 162 161 163 18 arch/arm/vfp/vfp.h:330 (set (reg:HI 259)
        (subreg:HI (reg:SI 260) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 163 162 164 18 arch/arm/vfp/vfp.h:330 (set (reg:SI 261)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 177 [ D.5594 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 164 163 165 18 arch/arm/vfp/vfp.h:330 (set (reg:SI 262)
        (sign_extend:SI (reg:HI 259))) 155 {*arm_extendhisi2_v6} (nil))

(insn 165 164 166 18 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 261)
            (reg:SI 262))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 166 165 167 18 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 193)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 18 -> ( 19 24)

;; Succ edge  19 [28.0%]  (fallthru)
;; Succ edge  24 [72.0%] 

;; Start of basic block ( 18) -> 19
;; Pred edge  18 [28.0%]  (fallthru)
(note 167 166 168 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 168 167 169 19 arch/arm/vfp/vfp.h:331 (set (reg:SI 263)
        (subreg:SI (reg/v:DI 178 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 169 168 170 19 arch/arm/vfp/vfp.h:331 (set (reg:SI 263)
        (ior:SI (reg:SI 263)
            (subreg:SI (reg/v:DI 178 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 170 169 171 19 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 263)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 171 170 172 19 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 176)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 19 -> ( 20 21)

;; Succ edge  20 [50.0%]  (fallthru)
;; Succ edge  21 [50.0%] 

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [50.0%]  (fallthru)
(note 172 171 173 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 173 172 176 20 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 184 [ tm ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 20 -> ( 29)

;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 19) -> 21
;; Pred edge  19 [50.0%] 
(code_label 176 173 177 21 166 "" [1 uses])

(note 177 176 178 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 178 177 179 21 arch/arm/vfp/vfp.h:333 (set (reg:DI 265)
        (const_int 2305843009213693952 [0x2000000000000000])) 163 {*arm_movdi} (nil))

(insn 179 178 180 21 arch/arm/vfp/vfp.h:333 (set (reg:DI 264)
        (and:DI (reg/v:DI 178 [ significand ])
            (reg:DI 265))) 64 {anddi3} (nil))

(insn 180 179 181 21 arch/arm/vfp/vfp.h:333 (set (reg:SI 266)
        (subreg:SI (reg:DI 264) 0)) 167 {*arm_movsi_insn} (nil))

(insn 181 180 182 21 arch/arm/vfp/vfp.h:333 (set (reg:SI 266)
        (ior:SI (reg:SI 266)
            (subreg:SI (reg:DI 264) 4))) 89 {*arm_iorsi3} (nil))

(insn 182 181 183 21 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 266)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 183 182 184 21 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 188)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 21 -> ( 23 22)

;; Succ edge  23 [50.0%] 
;; Succ edge  22 [50.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; Pred edge  21 [50.0%]  (fallthru)
(note 184 183 185 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 185 184 188 22 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 184 [ tm ])
        (const_int 48 [0x30])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 22 -> ( 29)

;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 21) -> 23
;; Pred edge  21 [50.0%] 
(code_label 188 185 189 23 168 "" [1 uses])

(note 189 188 190 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 190 189 193 23 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 184 [ tm ])
        (const_int 16 [0x10])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 23 -> ( 29)

;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 18) -> 24
;; Pred edge  18 [72.0%] 
(code_label 193 190 194 24 165 "" [1 uses])

(note 194 193 195 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 195 194 196 24 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 177 [ D.5594 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 196 195 197 24 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 201)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 24 -> ( 26 25)

;; Succ edge  26 [50.0%] 
;; Succ edge  25 [50.0%]  (fallthru)

;; Start of basic block ( 24) -> 25
;; Pred edge  24 [50.0%]  (fallthru)
(note 197 196 198 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 198 197 201 25 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 184 [ tm ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 25 -> ( 29)

;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 24) -> 26
;; Pred edge  24 [50.0%] 
(code_label 201 198 202 26 169 "" [1 uses])

(note 202 201 203 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 203 202 204 26 arch/arm/vfp/vfp.h:338 (set (reg:SI 267)
        (subreg:SI (reg/v:DI 178 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 204 203 205 26 arch/arm/vfp/vfp.h:338 (set (reg:SI 267)
        (ior:SI (reg:SI 267)
            (subreg:SI (reg/v:DI 178 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 205 204 206 26 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 267)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 206 205 207 26 arch/arm/vfp/vfp.h:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 211)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 26 -> ( 28 27)

;; Succ edge  28 [50.0%] 
;; Succ edge  27 [50.0%]  (fallthru)

;; Start of basic block ( 26) -> 27
;; Pred edge  26 [50.0%]  (fallthru)
(note 207 206 208 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 211 27 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 184 [ tm ])
        (const_int 5 [0x5])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 27 -> ( 29)

;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 26) -> 28
;; Pred edge  26 [50.0%] 
(code_label 211 208 212 28 170 "" [1 uses])

(note 212 211 213 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 213 212 214 28 arch/arm/vfp/vfp.h:339 (set (reg/v:SI 184 [ tm ])
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 28 -> ( 29)

;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 20 23 22 25 28 27) -> 29
;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  23 [100.0%]  (fallthru)
;; Pred edge  22 [100.0%]  (fallthru)
;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  28 [100.0%]  (fallthru)
;; Pred edge  27 [100.0%]  (fallthru)
(code_label 214 213 215 29 167 "" [0 uses])

(note 215 214 216 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 216 215 217 29 arch/arm/vfp/vfpdouble.c:1022 (set (reg:SI 268)
        (and:SI (reg/v:SI 183 [ tn ])
            (const_int 16 [0x10]))) 67 {*arm_andsi3_insn} (nil))

(insn 217 216 218 29 arch/arm/vfp/vfpdouble.c:1022 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 268)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 218 217 219 29 arch/arm/vfp/vfpdouble.c:1022 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 628)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 29 -> ( 123 30)

;; Succ edge  123 [29.0%] 
;; Succ edge  30 [71.0%]  (fallthru)

;; Start of basic block ( 29) -> 30
;; Pred edge  29 [71.0%]  (fallthru)
(note 219 218 220 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 220 219 221 30 arch/arm/vfp/vfpdouble.c:1028 (set (reg:SI 269)
        (and:SI (reg/v:SI 184 [ tm ])
            (const_int 16 [0x10]))) 67 {*arm_andsi3_insn} (nil))

(insn 221 220 222 30 arch/arm/vfp/vfpdouble.c:1028 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 269)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 222 221 223 30 arch/arm/vfp/vfpdouble.c:1028 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 666)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 30 -> ( 125 31)

;; Succ edge  125 [29.0%] 
;; Succ edge  31 [71.0%]  (fallthru)

;; Start of basic block ( 30) -> 31
;; Pred edge  30 [71.0%]  (fallthru)
(note 223 222 224 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 224 223 225 31 arch/arm/vfp/vfpdouble.c:1035 (set (reg:SI 270)
        (and:SI (reg/v:SI 183 [ tn ])
            (const_int 10 [0xa]))) 67 {*arm_andsi3_insn} (nil))

(insn 225 224 226 31 arch/arm/vfp/vfpdouble.c:1035 (set (reg:SI 271)
        (and:SI (reg:SI 270)
            (reg/v:SI 184 [ tm ]))) 67 {*arm_andsi3_insn} (nil))

(insn 226 225 227 31 arch/arm/vfp/vfpdouble.c:1035 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 271)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 227 226 228 31 arch/arm/vfp/vfpdouble.c:1035 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 701)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 31 -> ( 129 32)

;; Succ edge  129 [29.0%] 
;; Succ edge  32 [71.0%]  (fallthru)

;; Start of basic block ( 31) -> 32
;; Pred edge  31 [71.0%]  (fallthru)
(note 228 227 229 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 229 228 230 32 arch/arm/vfp/vfpdouble.c:1041 (set (reg:SI 272)
        (and:SI (reg/v:SI 183 [ tn ])
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (nil))

(insn 230 229 231 32 arch/arm/vfp/vfpdouble.c:1041 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 272)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 231 230 232 32 arch/arm/vfp/vfpdouble.c:1041 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 689)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 32 -> ( 127 33)

;; Succ edge  127 [50.0%] 
;; Succ edge  33 [50.0%]  (fallthru)

;; Start of basic block ( 32) -> 33
;; Pred edge  32 [50.0%]  (fallthru)
(note 232 231 233 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 233 232 234 33 arch/arm/vfp/vfpdouble.c:1047 (set (reg:SI 273)
        (and:SI (reg/v:SI 184 [ tm ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (nil))

(insn 234 233 235 33 arch/arm/vfp/vfpdouble.c:1047 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 273)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 235 234 236 33 arch/arm/vfp/vfpdouble.c:1047 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 240)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 33 -> ( 34 35)

;; Succ edge  34 [50.0%]  (fallthru)
;; Succ edge  35 [50.0%] 

;; Start of basic block ( 33) -> 34
;; Pred edge  33 [50.0%]  (fallthru)
(note 236 235 237 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 237 236 240 34 arch/arm/vfp/vfpdouble.c:1099 (set (reg/v:SI 185 [ exceptions ])
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 34 -> ( 128)

;; Succ edge  128 [100.0%]  (fallthru)

;; Start of basic block ( 33) -> 35
;; Pred edge  33 [50.0%] 
(code_label 240 237 241 35 175 "" [1 uses])

(note 241 240 242 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 242 241 243 35 arch/arm/vfp/vfpdouble.c:1053 (set (reg:SI 274)
        (and:SI (reg/v:SI 184 [ tm ])
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (nil))

(insn 243 242 244 35 arch/arm/vfp/vfpdouble.c:1053 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 274)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 244 243 245 35 arch/arm/vfp/vfpdouble.c:1053 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 679)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 35 -> ( 126 36)

;; Succ edge  126 [50.0%] 
;; Succ edge  36 [50.0%]  (fallthru)

;; Start of basic block ( 35) -> 36
;; Pred edge  35 [50.0%]  (fallthru)
(note 245 244 246 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 246 245 247 36 arch/arm/vfp/vfpdouble.c:1053 discrim 1 (set (reg:SI 275)
        (and:SI (reg/v:SI 183 [ tn ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (nil))

(insn 247 246 248 36 arch/arm/vfp/vfpdouble.c:1053 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 275)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 248 247 249 36 arch/arm/vfp/vfpdouble.c:1053 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 679)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 36 -> ( 126 37)

;; Succ edge  126 [50.0%] 
;; Succ edge  37 [50.0%]  (fallthru)

;; Start of basic block ( 36) -> 37
;; Pred edge  36 [50.0%]  (fallthru)
(note 249 248 250 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 250 249 251 37 arch/arm/vfp/vfpdouble.c:1056 (set (reg:SI 276)
        (and:SI (reg/v:SI 183 [ tn ])
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (nil))

(insn 251 250 252 37 arch/arm/vfp/vfpdouble.c:1056 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 276)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 252 251 253 37 arch/arm/vfp/vfpdouble.c:1056 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 257)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 37 -> ( 38 39)

;; Succ edge  38 [29.0%]  (fallthru)
;; Succ edge  39 [71.0%] 

;; Start of basic block ( 37) -> 38
;; Pred edge  37 [29.0%]  (fallthru)
(note 253 252 254 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 254 253 255 38 arch/arm/vfp/vfpdouble.c:1057 (set (reg:SI 277)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 255 254 256 38 arch/arm/vfp/vfpdouble.c:1057 (set (reg:SI 0 r0)
        (reg:SI 277)) 167 {*arm_movsi_insn} (nil))

(call_insn 256 255 257 38 arch/arm/vfp/vfpdouble.c:1057 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 38 -> ( 39)

;; Succ edge  39 [100.0%]  (fallthru)

;; Start of basic block ( 37 38) -> 39
;; Pred edge  37 [71.0%] 
;; Pred edge  38 [100.0%]  (fallthru)
(code_label 257 256 258 39 178 "" [1 uses])

(note 258 257 259 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 259 258 260 39 arch/arm/vfp/vfpdouble.c:1058 (set (reg:SI 278)
        (and:SI (reg/v:SI 184 [ tm ])
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (nil))

(insn 260 259 261 39 arch/arm/vfp/vfpdouble.c:1058 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 278)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 261 260 262 39 arch/arm/vfp/vfpdouble.c:1058 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 266)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 39 -> ( 40 41)

;; Succ edge  40 [29.0%]  (fallthru)
;; Succ edge  41 [71.0%] 

;; Start of basic block ( 39) -> 40
;; Pred edge  39 [29.0%]  (fallthru)
(note 262 261 263 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 263 262 264 40 arch/arm/vfp/vfpdouble.c:1059 (set (reg:SI 279)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0]))) 4 {*arm_addsi3} (nil))

(insn 264 263 265 40 arch/arm/vfp/vfpdouble.c:1059 (set (reg:SI 0 r0)
        (reg:SI 279)) 167 {*arm_movsi_insn} (nil))

(call_insn 265 264 266 40 arch/arm/vfp/vfpdouble.c:1059 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 40 -> ( 41)

;; Succ edge  41 [100.0%]  (fallthru)

;; Start of basic block ( 39 40) -> 41
;; Pred edge  39 [71.0%] 
;; Pred edge  40 [100.0%]  (fallthru)
(code_label 266 265 267 41 179 "" [1 uses])

(note 267 266 268 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 268 267 269 41 arch/arm/vfp/vfpdouble.c:1064 (set (reg:SI 281)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -32 [0xffffffffffffffe0])) [0 vdn.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 269 268 270 41 arch/arm/vfp/vfpdouble.c:1064 (set (reg:HI 280)
        (subreg:HI (reg:SI 281) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 270 269 271 41 arch/arm/vfp/vfpdouble.c:1064 (set (reg:SI 283)
        (plus:SI (subreg:SI (reg:HI 280) 0)
            (const_int 1020 [0x3fc]))) 4 {*arm_addsi3} (nil))

(insn 271 270 272 41 arch/arm/vfp/vfpdouble.c:1064 (set (reg:SI 282)
        (plus:SI (reg:SI 283)
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (subreg:SI (reg:HI 280) 0)
            (const_int 1022 [0x3fe]))
        (nil)))

(insn 272 271 273 41 arch/arm/vfp/vfpdouble.c:1064 (set (reg:HI 284)
        (subreg:HI (reg:SI 282) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 273 272 274 41 arch/arm/vfp/vfpdouble.c:1064 (set (reg:SI 286)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -48 [0xffffffffffffffd0])) [0 vdm.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 274 273 275 41 arch/arm/vfp/vfpdouble.c:1064 (set (reg:HI 285)
        (subreg:HI (reg:SI 286) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 275 274 276 41 arch/arm/vfp/vfpdouble.c:1064 (set (reg:SI 287)
        (minus:SI (subreg:SI (reg:HI 284) 0)
            (subreg:SI (reg:HI 285) 0))) 28 {*arm_subsi3_insn} (nil))

(insn 276 275 277 41 arch/arm/vfp/vfpdouble.c:1064 (set (reg:SI 188 [ D.5081 ])
        (zero_extend:SI (subreg:HI (reg:SI 287) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 277 276 278 41 arch/arm/vfp/vfpdouble.c:1064 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 vdd.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 188 [ D.5081 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 278 277 279 41 arch/arm/vfp/vfpdouble.c:1065 (set (reg:DI 288)
        (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -40 [0xffffffffffffffd8])) [0 vdm.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 279 278 280 41 arch/arm/vfp/vfpdouble.c:1065 (parallel [
            (set (reg:DI 289)
                (plus:DI (reg:DI 288)
                    (reg:DI 288)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 280 279 281 41 arch/arm/vfp/vfpdouble.c:1065 (set (reg:DI 187 [ D.5083 ])
        (reg:DI 289)) 163 {*arm_movdi} (nil))

(insn 281 280 282 41 arch/arm/vfp/vfpdouble.c:1065 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -40 [0xffffffffffffffd8])) [0 vdm.significand+0 S8 A64])
        (reg:DI 187 [ D.5083 ])) 163 {*arm_movdi} (nil))

(insn 282 281 283 41 arch/arm/vfp/vfpdouble.c:1066 (set (reg:DI 186 [ D.5084 ])
        (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 283 282 284 41 arch/arm/vfp/vfpdouble.c:1066 (parallel [
            (set (reg:DI 290)
                (plus:DI (reg:DI 186 [ D.5084 ])
                    (reg:DI 186 [ D.5084 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 284 283 285 41 arch/arm/vfp/vfpdouble.c:1066 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 187 [ D.5083 ]) 4)
            (subreg:SI (reg:DI 290) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 285 284 744 41 arch/arm/vfp/vfpdouble.c:1066 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 301)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 41 -> ( 48 42)

;; Succ edge  48 [50.0%] 
;; Succ edge  42 [50.0%]  (fallthru)

;; Start of basic block ( 41) -> 42
;; Pred edge  41 [50.0%]  (fallthru)
(note 744 285 286 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 286 744 287 42 arch/arm/vfp/vfpdouble.c:1066 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 187 [ D.5083 ]) 4)
            (subreg:SI (reg:DI 290) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 287 286 745 42 arch/arm/vfp/vfpdouble.c:1066 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 803)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 42 -> ( 47 43)

;; Succ edge  47 [71.0%] 
;; Succ edge  43 [29.0%]  (fallthru)

;; Start of basic block ( 42) -> 43
;; Pred edge  42 [29.0%]  (fallthru)
(note 745 287 288 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 288 745 289 43 arch/arm/vfp/vfpdouble.c:1066 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 187 [ D.5083 ]) 0)
            (subreg:SI (reg:DI 290) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 289 288 746 43 arch/arm/vfp/vfpdouble.c:1066 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 301)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 43 -> ( 48 44)

;; Succ edge  48 [50.0%] 
;; Succ edge  44 [50.0%]  (fallthru)

;; Start of basic block ( 43) -> 44
;; Pred edge  43 [50.0%]  (fallthru)
(note 746 289 290 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 290 746 803 44 arch/arm/vfp/vfpdouble.c:1066 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 187 [ D.5083 ]) 0)
            (subreg:SI (reg:DI 290) 0))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 44 -> ( 47)

;; Succ edge  47 [100.0%]  (fallthru)

;; Start of basic block ( 44 42) -> 47
;; Pred edge  44 [100.0%]  (fallthru)
;; Pred edge  42 [71.0%] 
(code_label 803 290 295 47 212 "" [1 uses])

(note 295 803 296 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 296 295 297 47 arch/arm/vfp/vfpdouble.c:1067 (parallel [
            (set (reg:DI 291)
                (lshiftrt:DI (reg:DI 186 [ D.5084 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 24 cc))
        ]) 114 {arm_lshrdi3_1bit} (nil))

(insn 297 296 298 47 arch/arm/vfp/vfpdouble.c:1067 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])
        (reg:DI 291)) 163 {*arm_movdi} (nil))

(insn 298 297 299 47 arch/arm/vfp/vfpdouble.c:1068 (set (reg:HI 292)
        (subreg/s/u:HI (reg:SI 188 [ D.5081 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 299 298 300 47 arch/arm/vfp/vfpdouble.c:1068 (set (reg:SI 293)
        (plus:SI (subreg:SI (reg:HI 292) 0)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 300 299 301 47 arch/arm/vfp/vfpdouble.c:1068 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 vdd.exponent+0 S2 A64])
        (subreg:HI (reg:SI 293) 0)) 176 {*movhi_insn_arch4} (nil))
;; End of basic block 47 -> ( 48)

;; Succ edge  48 [100.0%]  (fallthru)

;; Start of basic block ( 47 41 43) -> 48
;; Pred edge  47 [100.0%]  (fallthru)
;; Pred edge  41 [50.0%] 
;; Pred edge  43 [50.0%] 
(code_label 301 300 302 48 180 "" [2 uses])

(note 302 301 303 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 303 302 304 48 arch/arm/vfp/vfpdouble.c:1070 (set (reg/v:DI 161 [ __n ])
        (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 304 303 305 48 arch/arm/vfp/vfp.h:117 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 187 [ D.5083 ]) 4)
            (subreg:SI (reg/v:DI 161 [ __n ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 305 304 749 48 arch/arm/vfp/vfp.h:117 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 319)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 48 -> ( 55 49)

;; Succ edge  55 [50.0%] 
;; Succ edge  49 [50.0%]  (fallthru)

;; Start of basic block ( 48) -> 49
;; Pred edge  48 [50.0%]  (fallthru)
(note 749 305 306 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 306 749 307 49 arch/arm/vfp/vfp.h:117 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 187 [ D.5083 ]) 4)
            (subreg:SI (reg/v:DI 161 [ __n ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 307 306 750 49 arch/arm/vfp/vfp.h:117 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 804)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 49 -> ( 54 50)

;; Succ edge  54 [71.0%] 
;; Succ edge  50 [29.0%]  (fallthru)

;; Start of basic block ( 49) -> 50
;; Pred edge  49 [29.0%]  (fallthru)
(note 750 307 308 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 308 750 309 50 arch/arm/vfp/vfp.h:117 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 187 [ D.5083 ]) 0)
            (subreg:SI (reg/v:DI 161 [ __n ]) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 309 308 751 50 arch/arm/vfp/vfp.h:117 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 319)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 50 -> ( 55 51)

;; Succ edge  55 [50.0%] 
;; Succ edge  51 [50.0%]  (fallthru)

;; Start of basic block ( 50) -> 51
;; Pred edge  50 [50.0%]  (fallthru)
(note 751 309 310 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 310 751 804 51 arch/arm/vfp/vfp.h:117 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 187 [ D.5083 ]) 0)
            (subreg:SI (reg/v:DI 161 [ __n ]) 0))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 51 -> ( 54)

;; Succ edge  54 [100.0%]  (fallthru)

;; Start of basic block ( 51 49) -> 54
;; Pred edge  51 [100.0%]  (fallthru)
;; Pred edge  49 [71.0%] 
(code_label 804 310 315 54 213 "" [1 uses])

(note 315 804 316 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 316 315 319 54 arch/arm/vfp/vfp.h:118 (set (reg/v:DI 160 [ z ])
        (const_int -1 [0xffffffffffffffff])) 163 {*arm_movdi} (nil))
;; End of basic block 54 -> ( 92)

;; Succ edge  92 [100.0%]  (fallthru)

;; Start of basic block ( 48 50) -> 55
;; Pred edge  48 [50.0%] 
;; Pred edge  50 [50.0%] 
(code_label 319 316 320 55 182 "" [2 uses])

(note 320 319 321 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 321 320 322 55 arch/arm/vfp/vfp.h:119 (set (subreg:SI (reg/v:DI 156 [ mh ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 187 [ D.5083 ]) 4)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 322 321 323 55 arch/arm/vfp/vfp.h:119 (set (subreg:SI (reg/v:DI 156 [ mh ]) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 323 322 324 55 arch/arm/vfp/vfp.h:120 (set (subreg:SI (reg:DI 155 [ D.5814 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 156 [ mh ]) 0)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 324 323 325 55 arch/arm/vfp/vfp.h:120 (set (subreg:SI (reg:DI 155 [ D.5814 ]) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 325 324 326 55 arch/arm/vfp/vfp.h:120 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 155 [ D.5814 ]) 4)
            (subreg:SI (reg/v:DI 161 [ __n ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 326 325 754 55 arch/arm/vfp/vfp.h:120 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 340)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 55 -> ( 62 56)

;; Succ edge  62 [50.0%] 
;; Succ edge  56 [50.0%]  (fallthru)

;; Start of basic block ( 55) -> 56
;; Pred edge  55 [50.0%]  (fallthru)
(note 754 326 327 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 327 754 328 56 arch/arm/vfp/vfp.h:120 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 155 [ D.5814 ]) 4)
            (subreg:SI (reg/v:DI 161 [ __n ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 328 327 755 56 arch/arm/vfp/vfp.h:120 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 805)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 56 -> ( 61 57)

;; Succ edge  61 [71.0%] 
;; Succ edge  57 [29.0%]  (fallthru)

;; Start of basic block ( 56) -> 57
;; Pred edge  56 [29.0%]  (fallthru)
(note 755 328 329 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 329 755 330 57 arch/arm/vfp/vfp.h:120 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 155 [ D.5814 ]) 0)
            (subreg:SI (reg/v:DI 161 [ __n ]) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 330 329 756 57 arch/arm/vfp/vfp.h:120 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 340)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 57 -> ( 62 58)

;; Succ edge  62 [50.0%] 
;; Succ edge  58 [50.0%]  (fallthru)

;; Start of basic block ( 57) -> 58
;; Pred edge  57 [50.0%]  (fallthru)
(note 756 330 331 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 331 756 805 58 arch/arm/vfp/vfp.h:120 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 155 [ D.5814 ]) 0)
            (subreg:SI (reg/v:DI 161 [ __n ]) 0))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 58 -> ( 61)

;; Succ edge  61 [100.0%]  (fallthru)

;; Start of basic block ( 58 56) -> 61
;; Pred edge  58 [100.0%]  (fallthru)
;; Pred edge  56 [71.0%] 
(code_label 805 331 336 61 214 "" [1 uses])

(note 336 805 337 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 337 336 340 61 arch/arm/vfp/vfp.h:121 (set (reg/v:DI 143 [ z.732 ])
        (const_int -4294967296 [0xffffffff00000000])) 163 {*arm_movdi} (nil))
;; End of basic block 61 -> ( 63)

;; Succ edge  63 [100.0%]  (fallthru)

;; Start of basic block ( 55 57) -> 62
;; Pred edge  55 [50.0%] 
;; Pred edge  57 [50.0%] 
(code_label 340 337 341 62 185 "" [2 uses])

(note 341 340 342 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 342 341 343 62 arch/arm/vfp/vfp.h:124 discrim 1 (set (reg/v:SI 4 r4 [ __base ])
        (subreg:SI (reg/v:DI 156 [ mh ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 343 342 344 62 arch/arm/vfp/vfp.h:124 discrim 1 (set (reg/v:DI 0 r0 [ __n ])
        (reg/v:DI 161 [ __n ])) 163 {*arm_movdi} (nil))

(insn 344 343 345 62 arch/arm/vfp/vfp.h:124 discrim 1 (parallel [
            (set (reg/v:SI 1 r1 [ __rem ])
                (asm_operands:SI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 0 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779402))
            (set (reg/v:DI 2 r2 [ __res ])
                (asm_operands:DI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 1 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779402))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 12 ip))
        ]) -1 (nil))

(insn 345 344 346 62 arch/arm/vfp/vfp.h:124 discrim 1 (set (reg/v:DI 144 [ z.731 ])
        (reg/v:DI 2 r2 [ __res ])) 163 {*arm_movdi} (nil))

(insn 346 345 347 62 arch/arm/vfp/vfp.h:125 (set (subreg:SI (reg/v:DI 143 [ z.732 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 144 [ z.731 ]) 0)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 347 346 348 62 arch/arm/vfp/vfp.h:125 (set (subreg:SI (reg/v:DI 143 [ z.732 ]) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 62 -> ( 63)

;; Succ edge  63 [100.0%]  (fallthru)

;; Start of basic block ( 61 62) -> 63
;; Pred edge  61 [100.0%]  (fallthru)
;; Pred edge  62 [100.0%]  (fallthru)
(code_label 348 347 349 63 187 "" [0 uses])

(note 349 348 350 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 350 349 351 63 arch/arm/vfp/vfp.h:80 (set (reg:SI 294)
        (subreg:SI (reg:DI 187 [ D.5083 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 351 350 352 63 arch/arm/vfp/vfp.h:80 (set (reg:DI 173 [ D.5676 ])
        (zero_extend:DI (reg:SI 294))) 138 {*arm_zero_extendsidi2} (nil))

(insn 352 351 353 63 arch/arm/vfp/vfp.h:80 (set (reg:SI 295)
        (subreg:SI (reg/v:DI 143 [ z.732 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 353 352 354 63 arch/arm/vfp/vfp.h:80 (set (reg:DI 172 [ D.5677 ])
        (zero_extend:DI (reg:SI 295))) 138 {*arm_zero_extendsidi2} (nil))

(insn 354 353 355 63 arch/arm/vfp/vfp.h:80 (set (reg:SI 296)
        (mult:SI (subreg:SI (reg:DI 173 [ D.5676 ]) 0)
            (subreg:SI (reg:DI 172 [ D.5677 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 355 354 356 63 arch/arm/vfp/vfp.h:80 (set (reg:SI 297)
        (mult:SI (subreg:SI (reg:DI 172 [ D.5677 ]) 0)
            (subreg:SI (reg:DI 173 [ D.5676 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 356 355 357 63 arch/arm/vfp/vfp.h:80 (set (reg:SI 296)
        (plus:SI (reg:SI 296)
            (reg:SI 297))) 4 {*arm_addsi3} (nil))

(insn 357 356 358 63 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 164 [ rl ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 172 [ D.5677 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 173 [ D.5676 ]) 0)))) 51 {*umulsidi3_v6} (nil))

(insn 358 357 359 63 arch/arm/vfp/vfp.h:80 (set (reg:SI 296)
        (plus:SI (reg:SI 296)
            (subreg:SI (reg/v:DI 164 [ rl ]) 4))) 4 {*arm_addsi3} (nil))

(insn 359 358 360 63 arch/arm/vfp/vfp.h:80 (set (subreg:SI (reg/v:DI 164 [ rl ]) 4)
        (reg:SI 296)) 167 {*arm_movsi_insn} (nil))

(insn 360 359 361 63 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 164 [ rl ])
        (reg/v:DI 164 [ rl ])) 163 {*arm_movdi} (expr_list:REG_EQUAL (mult:DI (reg:DI 172 [ D.5677 ])
            (reg:DI 173 [ D.5676 ]))
        (nil)))

(insn 361 360 362 63 arch/arm/vfp/vfp.h:82 (set (reg/v:SI 163 [ __left ])
        (subreg:SI (reg/v:DI 156 [ mh ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 362 361 363 63 arch/arm/vfp/vfp.h:83 (set (reg:DI 171 [ D.5679 ])
        (zero_extend:DI (reg/v:SI 163 [ __left ]))) 138 {*arm_zero_extendsidi2} (nil))

(insn 363 362 364 63 arch/arm/vfp/vfp.h:83 (set (reg:SI 298)
        (mult:SI (subreg:SI (reg:DI 171 [ D.5679 ]) 0)
            (subreg:SI (reg:DI 172 [ D.5677 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 364 363 365 63 arch/arm/vfp/vfp.h:83 (set (reg:SI 299)
        (mult:SI (subreg:SI (reg:DI 172 [ D.5677 ]) 0)
            (subreg:SI (reg:DI 171 [ D.5679 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 365 364 366 63 arch/arm/vfp/vfp.h:83 (set (reg:SI 298)
        (plus:SI (reg:SI 298)
            (reg:SI 299))) 4 {*arm_addsi3} (nil))

(insn 366 365 367 63 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 166 [ rma ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 172 [ D.5677 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 171 [ D.5679 ]) 0)))) 51 {*umulsidi3_v6} (nil))

(insn 367 366 368 63 arch/arm/vfp/vfp.h:83 (set (reg:SI 298)
        (plus:SI (reg:SI 298)
            (subreg:SI (reg/v:DI 166 [ rma ]) 4))) 4 {*arm_addsi3} (nil))

(insn 368 367 369 63 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg/v:DI 166 [ rma ]) 4)
        (reg:SI 298)) 167 {*arm_movsi_insn} (nil))

(insn 369 368 370 63 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 166 [ rma ])
        (reg/v:DI 166 [ rma ])) 163 {*arm_movdi} (expr_list:REG_EQUAL (mult:DI (reg:DI 172 [ D.5677 ])
            (reg:DI 171 [ D.5679 ]))
        (nil)))

(insn 370 369 371 63 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg:DI 301) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 143 [ z.732 ]) 4)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 371 370 372 63 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg:DI 301) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 372 371 373 63 arch/arm/vfp/vfp.h:86 (set (reg:SI 302)
        (subreg:SI (reg:DI 301) 0)) 167 {*arm_movsi_insn} (nil))

(insn 373 372 374 63 arch/arm/vfp/vfp.h:86 (set (reg:DI 170 [ D.5681 ])
        (zero_extend:DI (reg:SI 302))) 138 {*arm_zero_extendsidi2} (nil))

(insn 374 373 375 63 arch/arm/vfp/vfp.h:86 (set (reg:SI 303)
        (mult:SI (subreg:SI (reg:DI 173 [ D.5676 ]) 0)
            (subreg:SI (reg:DI 170 [ D.5681 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 375 374 376 63 arch/arm/vfp/vfp.h:86 (set (reg:SI 304)
        (mult:SI (subreg:SI (reg:DI 170 [ D.5681 ]) 0)
            (subreg:SI (reg:DI 173 [ D.5676 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 376 375 377 63 arch/arm/vfp/vfp.h:86 (set (reg:SI 303)
        (plus:SI (reg:SI 303)
            (reg:SI 304))) 4 {*arm_addsi3} (nil))

(insn 377 376 378 63 arch/arm/vfp/vfp.h:86 (set (reg/v:DI 165 [ rmb ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 170 [ D.5681 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 173 [ D.5676 ]) 0)))) 51 {*umulsidi3_v6} (nil))

(insn 378 377 379 63 arch/arm/vfp/vfp.h:86 (set (reg:SI 303)
        (plus:SI (reg:SI 303)
            (subreg:SI (reg/v:DI 165 [ rmb ]) 4))) 4 {*arm_addsi3} (nil))

(insn 379 378 380 63 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg/v:DI 165 [ rmb ]) 4)
        (reg:SI 303)) 167 {*arm_movsi_insn} (nil))

(insn 380 379 381 63 arch/arm/vfp/vfp.h:86 (set (reg/v:DI 165 [ rmb ])
        (reg/v:DI 165 [ rmb ])) 163 {*arm_movdi} (expr_list:REG_EQUAL (mult:DI (reg:DI 170 [ D.5681 ])
            (reg:DI 173 [ D.5676 ]))
        (nil)))

(insn 381 380 382 63 arch/arm/vfp/vfp.h:87 (parallel [
            (set (reg/v:DI 142 [ rma.733 ])
                (plus:DI (reg/v:DI 165 [ rmb ])
                    (reg/v:DI 166 [ rma ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 382 381 383 63 arch/arm/vfp/vfp.h:89 (set (reg:SI 305)
        (mult:SI (subreg:SI (reg:DI 171 [ D.5679 ]) 0)
            (subreg:SI (reg:DI 170 [ D.5681 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 383 382 384 63 arch/arm/vfp/vfp.h:89 (set (reg:SI 306)
        (mult:SI (subreg:SI (reg:DI 170 [ D.5681 ]) 0)
            (subreg:SI (reg:DI 171 [ D.5679 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 384 383 385 63 arch/arm/vfp/vfp.h:89 (set (reg:SI 305)
        (plus:SI (reg:SI 305)
            (reg:SI 306))) 4 {*arm_addsi3} (nil))

(insn 385 384 386 63 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 167 [ rh ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 170 [ D.5681 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 171 [ D.5679 ]) 0)))) 51 {*umulsidi3_v6} (nil))

(insn 386 385 387 63 arch/arm/vfp/vfp.h:89 (set (reg:SI 305)
        (plus:SI (reg:SI 305)
            (subreg:SI (reg/v:DI 167 [ rh ]) 4))) 4 {*arm_addsi3} (nil))

(insn 387 386 388 63 arch/arm/vfp/vfp.h:89 (set (subreg:SI (reg/v:DI 167 [ rh ]) 4)
        (reg:SI 305)) 167 {*arm_movsi_insn} (nil))

(insn 388 387 389 63 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 167 [ rh ])
        (reg/v:DI 167 [ rh ])) 163 {*arm_movdi} (expr_list:REG_EQUAL (mult:DI (reg:DI 170 [ D.5681 ])
            (reg:DI 171 [ D.5679 ]))
        (nil)))

(insn 389 388 390 63 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 165 [ rmb ]) 4)
            (subreg:SI (reg/v:DI 142 [ rma.733 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 390 389 759 63 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 404)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 63 -> ( 70 64)

;; Succ edge  70 [50.0%] 
;; Succ edge  64 [50.0%]  (fallthru)

;; Start of basic block ( 63) -> 64
;; Pred edge  63 [50.0%]  (fallthru)
(note 759 390 391 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 391 759 392 64 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 165 [ rmb ]) 4)
            (subreg:SI (reg/v:DI 142 [ rma.733 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 392 391 760 64 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 806)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 64 -> ( 69 65)

;; Succ edge  69 [71.0%] 
;; Succ edge  65 [29.0%]  (fallthru)

;; Start of basic block ( 64) -> 65
;; Pred edge  64 [29.0%]  (fallthru)
(note 760 392 393 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn 393 760 394 65 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 165 [ rmb ]) 0)
            (subreg:SI (reg/v:DI 142 [ rma.733 ]) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 394 393 761 65 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 404)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 65 -> ( 70 66)

;; Succ edge  70 [50.0%] 
;; Succ edge  66 [50.0%]  (fallthru)

;; Start of basic block ( 65) -> 66
;; Pred edge  65 [50.0%]  (fallthru)
(note 761 394 395 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 395 761 806 66 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 165 [ rmb ]) 0)
            (subreg:SI (reg/v:DI 142 [ rma.733 ]) 0))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 66 -> ( 69)

;; Succ edge  69 [100.0%]  (fallthru)

;; Start of basic block ( 66 64) -> 69
;; Pred edge  66 [100.0%]  (fallthru)
;; Pred edge  64 [71.0%] 
(code_label 806 395 400 69 215 "" [1 uses])

(note 400 806 401 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(insn 401 400 404 69 arch/arm/vfp/vfp.h:90 discrim 2 (set (reg:DI 169 [ iftmp.83 ])
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))
;; End of basic block 69 -> ( 71)

;; Succ edge  71 [100.0%]  (fallthru)

;; Start of basic block ( 63 65) -> 70
;; Pred edge  63 [50.0%] 
;; Pred edge  65 [50.0%] 
(code_label 404 401 405 70 188 "" [2 uses])

(note 405 404 406 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(insn 406 405 407 70 arch/arm/vfp/vfp.h:90 discrim 1 (set (reg:DI 169 [ iftmp.83 ])
        (const_int 4294967296 [0x100000000])) 163 {*arm_movdi} (nil))
;; End of basic block 70 -> ( 71)

;; Succ edge  71 [100.0%]  (fallthru)

;; Start of basic block ( 70 69) -> 71
;; Pred edge  70 [100.0%]  (fallthru)
;; Pred edge  69 [100.0%]  (fallthru)
(code_label 407 406 408 71 190 "" [0 uses])

(note 408 407 409 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn 409 408 410 71 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 140 [ rma.735 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 142 [ rma.733 ]) 0)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 410 409 411 71 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 140 [ rma.735 ]) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 411 410 412 71 arch/arm/vfp/vfp.h:93 (parallel [
            (set (reg/v:DI 139 [ rl.736 ])
                (plus:DI (reg/v:DI 140 [ rma.735 ])
                    (reg/v:DI 164 [ rl ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 412 411 413 71 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 308) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 142 [ rma.733 ]) 4)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 413 412 414 71 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 308) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 414 413 415 71 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg:DI 168 [ D.5684 ])
                (plus:DI (reg:DI 308)
                    (reg/v:DI 167 [ rh ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 415 414 416 71 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 309)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 416 415 417 71 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 140 [ rma.735 ]) 4)
            (subreg:SI (reg/v:DI 139 [ rl.736 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 417 416 764 71 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 426)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 71 -> ( 76 72)

;; Succ edge  76 [50.0%] 
;; Succ edge  72 [50.0%]  (fallthru)

;; Start of basic block ( 71) -> 72
;; Pred edge  71 [50.0%]  (fallthru)
(note 764 417 418 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(insn 418 764 419 72 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 140 [ rma.735 ]) 4)
            (subreg:SI (reg/v:DI 139 [ rl.736 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 419 418 765 72 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 428)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 72 -> ( 77 73)

;; Succ edge  77 [71.0%] 
;; Succ edge  73 [29.0%]  (fallthru)

;; Start of basic block ( 72) -> 73
;; Pred edge  72 [29.0%]  (fallthru)
(note 765 419 420 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(insn 420 765 421 73 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 140 [ rma.735 ]) 0)
            (subreg:SI (reg/v:DI 139 [ rl.736 ]) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 421 420 766 73 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 426)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 73 -> ( 76 74)

;; Succ edge  76 [50.0%] 
;; Succ edge  74 [50.0%]  (fallthru)

;; Start of basic block ( 73) -> 74
;; Pred edge  73 [50.0%]  (fallthru)
(note 766 421 422 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(insn 422 766 426 74 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 140 [ rma.735 ]) 0)
            (subreg:SI (reg/v:DI 139 [ rl.736 ]) 0))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 74 -> ( 77)

;; Succ edge  77 [100.0%]  (fallthru)

;; Start of basic block ( 71 73) -> 76
;; Pred edge  71 [50.0%] 
;; Pred edge  73 [50.0%] 
(code_label 426 422 768 76 192 "" [2 uses])

(note 768 426 427 76 [bb 76] NOTE_INSN_BASIC_BLOCK)

(insn 427 768 428 76 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 309)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))
;; End of basic block 76 -> ( 77)

;; Succ edge  77 [100.0%]  (fallthru)

;; Start of basic block ( 72 74 76) -> 77
;; Pred edge  72 [71.0%] 
;; Pred edge  74 [100.0%]  (fallthru)
;; Pred edge  76 [100.0%]  (fallthru)
(code_label 428 427 769 77 191 "" [1 uses])

(note 769 428 429 77 [bb 77] NOTE_INSN_BASIC_BLOCK)

(insn 429 769 430 77 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg/v:DI 141 [ rh.734 ])
                (plus:DI (reg:DI 168 [ D.5684 ])
                    (reg:DI 309)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 430 429 431 77 arch/arm/vfp/vfp.h:62 (set (reg:DI 310)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 431 430 432 77 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg:DI 311)
                (plus:DI (reg/v:DI 141 [ rh.734 ])
                    (reg:DI 169 [ iftmp.83 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 432 431 433 77 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg/v:DI 159 [ reml ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 0 [
                        (reg:DI 310)
                        (reg/v:DI 161 [ __n ])
                        (reg/v:DI 139 [ rl.736 ])
                        (reg:DI 311)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (set (reg/v:DI 158 [ remh ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 1 [
                        (reg:DI 310)
                        (reg/v:DI 161 [ __n ])
                        (reg/v:DI 139 [ rl.736 ])
                        (reg:DI 311)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 433 432 434 77 arch/arm/vfp/vfp.h:129 (set (subreg:SI (reg/v:DI 157 [ ml ]) 4)
        (ashift:SI (subreg:SI (reg:DI 187 [ D.5083 ]) 0)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 434 433 443 77 arch/arm/vfp/vfp.h:129 (set (subreg:SI (reg/v:DI 157 [ ml ]) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 77 -> ( 79)

;; Succ edge  79 [100.0%]  (fallthru)

;; Start of basic block ( 79) -> 78
;; Pred edge  79 [21.0%] 
(code_label 443 434 437 78 194 "" [1 uses])

(note 437 443 438 78 [bb 78] NOTE_INSN_BASIC_BLOCK)

(insn 438 437 439 78 arch/arm/vfp/vfp.h:131 (set (reg:DI 312)
        (const_int -4294967296 [0xffffffff00000000])) 163 {*arm_movdi} (nil))

(insn 439 438 440 78 arch/arm/vfp/vfp.h:131 (parallel [
            (set (reg/v:DI 143 [ z.732 ])
                (plus:DI (reg/v:DI 143 [ z.732 ])
                    (reg:DI 312)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 440 439 441 78 arch/arm/vfp/vfp.h:49 (parallel [
            (set (reg/v:DI 159 [ reml ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 0 [
                        (reg/v:DI 159 [ reml ])
                        (reg/v:DI 158 [ remh ])
                        (reg/v:DI 157 [ ml ])
                        (reg/v:DI 156 [ mh ])
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (set (reg/v:DI 158 [ remh ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 1 [
                        (reg/v:DI 159 [ reml ])
                        (reg/v:DI 158 [ remh ])
                        (reg/v:DI 157 [ ml ])
                        (reg/v:DI 156 [ mh ])
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))
;; End of basic block 78 -> ( 79)

;; Succ edge  79 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 77 78) -> 79
;; Pred edge  77 [100.0%]  (fallthru)
;; Pred edge  78 [100.0%]  (fallthru,dfs_back)
(code_label 441 440 442 79 193 "" [0 uses])

(note 442 441 444 79 [bb 79] NOTE_INSN_BASIC_BLOCK)

(insn 444 442 445 79 arch/arm/vfp/vfp.h:130 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 158 [ remh ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 445 444 770 79 arch/arm/vfp/vfp.h:130 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 443)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2100 [0x834])
        (nil)))
;; End of basic block 79 -> ( 78 80)

;; Succ edge  78 [21.0%] 
;; Succ edge  80 [79.0%]  (fallthru)

;; Start of basic block ( 79) -> 80
;; Pred edge  79 [79.0%]  (fallthru)
(note 770 445 446 80 [bb 80] NOTE_INSN_BASIC_BLOCK)

(insn 446 770 447 80 arch/arm/vfp/vfp.h:130 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 158 [ remh ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 447 446 771 80 arch/arm/vfp/vfp.h:130 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 807)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 80 -> ( 84 81)

;; Succ edge  84 [50.0%] 
;; Succ edge  81 [50.0%]  (fallthru)

;; Start of basic block ( 80) -> 81
;; Pred edge  80 [50.0%]  (fallthru)
(note 771 447 448 81 [bb 81] NOTE_INSN_BASIC_BLOCK)

(insn 448 771 807 81 arch/arm/vfp/vfp.h:130 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 158 [ remh ]) 0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 81 -> ( 84)

;; Succ edge  84 [100.0%]  (fallthru)

;; Start of basic block ( 81 80) -> 84
;; Pred edge  81 [100.0%]  (fallthru)
;; Pred edge  80 [50.0%] 
(code_label 807 448 453 84 216 "" [1 uses])

(note 453 807 454 84 [bb 84] NOTE_INSN_BASIC_BLOCK)

(insn 454 453 455 84 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 314) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 159 [ reml ]) 4)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 455 454 456 84 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 314) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 456 455 457 84 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 316) 4)
        (ashift:SI (subreg:SI (reg/v:DI 158 [ remh ]) 0)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 457 456 458 84 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 316) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 458 457 459 84 arch/arm/vfp/vfp.h:134 (set (reg/v:DI 162 [ __n ])
        (ior:DI (reg:DI 314)
            (reg:DI 316))) 86 {iordi3} (nil))

(insn 459 458 460 84 arch/arm/vfp/vfp.h:135 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 155 [ D.5814 ]) 4)
            (subreg:SI (reg/v:DI 162 [ __n ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 460 459 774 84 arch/arm/vfp/vfp.h:135 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 475)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 84 -> ( 91 85)

;; Succ edge  91 [50.0%] 
;; Succ edge  85 [50.0%]  (fallthru)

;; Start of basic block ( 84) -> 85
;; Pred edge  84 [50.0%]  (fallthru)
(note 774 460 461 85 [bb 85] NOTE_INSN_BASIC_BLOCK)

(insn 461 774 462 85 arch/arm/vfp/vfp.h:135 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 155 [ D.5814 ]) 4)
            (subreg:SI (reg/v:DI 162 [ __n ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 462 461 775 85 arch/arm/vfp/vfp.h:135 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 808)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 85 -> ( 90 86)

;; Succ edge  90 [71.0%] 
;; Succ edge  86 [29.0%]  (fallthru)

;; Start of basic block ( 85) -> 86
;; Pred edge  85 [29.0%]  (fallthru)
(note 775 462 463 86 [bb 86] NOTE_INSN_BASIC_BLOCK)

(insn 463 775 464 86 arch/arm/vfp/vfp.h:135 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 155 [ D.5814 ]) 0)
            (subreg:SI (reg/v:DI 162 [ __n ]) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 464 463 776 86 arch/arm/vfp/vfp.h:135 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 475)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 86 -> ( 91 87)

;; Succ edge  91 [50.0%] 
;; Succ edge  87 [50.0%]  (fallthru)

;; Start of basic block ( 86) -> 87
;; Pred edge  86 [50.0%]  (fallthru)
(note 776 464 465 87 [bb 87] NOTE_INSN_BASIC_BLOCK)

(insn 465 776 808 87 arch/arm/vfp/vfp.h:135 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 155 [ D.5814 ]) 0)
            (subreg:SI (reg/v:DI 162 [ __n ]) 0))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 87 -> ( 90)

;; Succ edge  90 [100.0%]  (fallthru)

;; Start of basic block ( 87 85) -> 90
;; Pred edge  87 [100.0%]  (fallthru)
;; Pred edge  85 [71.0%] 
(code_label 808 465 470 90 217 "" [1 uses])

(note 470 808 471 90 [bb 90] NOTE_INSN_BASIC_BLOCK)

(insn 471 470 472 90 arch/arm/vfp/vfp.h:136 (set (reg:DI 317)
        (const_int 4294967295 [0xffffffff])) 163 {*arm_movdi} (nil))

(insn 472 471 475 90 arch/arm/vfp/vfp.h:136 (set (reg/v:DI 160 [ z ])
        (ior:DI (reg/v:DI 143 [ z.732 ])
            (reg:DI 317))) 86 {iordi3} (nil))
;; End of basic block 90 -> ( 92)

;; Succ edge  92 [100.0%]  (fallthru)

;; Start of basic block ( 84 86) -> 91
;; Pred edge  84 [50.0%] 
;; Pred edge  86 [50.0%] 
(code_label 475 472 476 91 196 "" [2 uses])

(note 476 475 477 91 [bb 91] NOTE_INSN_BASIC_BLOCK)

(insn 477 476 478 91 arch/arm/vfp/vfp.h:138 discrim 1 (set (reg/v:SI 4 r4 [ __base ])
        (reg/v:SI 163 [ __left ])) 167 {*arm_movsi_insn} (nil))

(insn 478 477 479 91 arch/arm/vfp/vfp.h:138 discrim 1 (set (reg/v:DI 0 r0 [ __n ])
        (reg/v:DI 162 [ __n ])) 163 {*arm_movdi} (nil))

(insn 479 478 480 91 arch/arm/vfp/vfp.h:138 discrim 1 (parallel [
            (set (reg/v:SI 1 r1 [ __rem ])
                (asm_operands:SI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 0 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779457))
            (set (reg/v:DI 2 r2 [ __res ])
                (asm_operands:DI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 1 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779457))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 12 ip))
        ]) -1 (nil))

(insn 480 479 481 91 arch/arm/vfp/vfp.h:138 discrim 1 (set (reg/v:DI 138 [ remh.738 ])
        (reg/v:DI 2 r2 [ __res ])) 163 {*arm_movdi} (nil))

(insn 481 480 482 91 arch/arm/vfp/vfp.h:139 (set (reg/v:DI 160 [ z ])
        (ior:DI (reg/v:DI 138 [ remh.738 ])
            (reg/v:DI 143 [ z.732 ]))) 86 {iordi3} (nil))
;; End of basic block 91 -> ( 92)

;; Succ edge  92 [100.0%]  (fallthru)

;; Start of basic block ( 54 91 90) -> 92
;; Pred edge  54 [100.0%]  (fallthru)
;; Pred edge  91 [100.0%]  (fallthru)
;; Pred edge  90 [100.0%]  (fallthru)
(code_label 482 481 483 92 184 "" [0 uses])

(note 483 482 484 92 [bb 92] NOTE_INSN_BASIC_BLOCK)

(insn 484 483 485 92 arch/arm/vfp/vfpdouble.c:1070 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vdd.significand+0 S8 A64])
        (reg/v:DI 160 [ z ])) 163 {*arm_movdi} (nil))

(insn 485 484 486 92 arch/arm/vfp/vfpdouble.c:1071 (set (reg:DI 319)
        (const_int 511 [0x1ff])) 163 {*arm_movdi} (nil))

(insn 486 485 487 92 arch/arm/vfp/vfpdouble.c:1071 (set (reg:DI 318)
        (and:DI (reg/v:DI 160 [ z ])
            (reg:DI 319))) 64 {anddi3} (nil))

(insn 487 486 488 92 arch/arm/vfp/vfpdouble.c:1071 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 318) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 488 487 779 92 arch/arm/vfp/vfpdouble.c:1071 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 615)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 92 -> ( 122 93)

;; Succ edge  122 [50.0%] 
;; Succ edge  93 [50.0%]  (fallthru)

;; Start of basic block ( 92) -> 93
;; Pred edge  92 [50.0%]  (fallthru)
(note 779 488 489 93 [bb 93] NOTE_INSN_BASIC_BLOCK)

(insn 489 779 490 93 arch/arm/vfp/vfpdouble.c:1071 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 318) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 490 489 780 93 arch/arm/vfp/vfpdouble.c:1071 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 809)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 93 -> ( 98 94)

;; Succ edge  98 [50.0%] 
;; Succ edge  94 [50.0%]  (fallthru)

;; Start of basic block ( 93) -> 94
;; Pred edge  93 [50.0%]  (fallthru)
(note 780 490 491 94 [bb 94] NOTE_INSN_BASIC_BLOCK)

(insn 491 780 492 94 arch/arm/vfp/vfpdouble.c:1071 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 318) 0)
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 492 491 781 94 arch/arm/vfp/vfpdouble.c:1071 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 615)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 94 -> ( 122 95)

;; Succ edge  122 [50.0%] 
;; Succ edge  95 [50.0%]  (fallthru)

;; Start of basic block ( 94) -> 95
;; Pred edge  94 [50.0%]  (fallthru)
(note 781 492 493 95 [bb 95] NOTE_INSN_BASIC_BLOCK)

(insn 493 781 809 95 arch/arm/vfp/vfpdouble.c:1071 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 318) 0)
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 95 -> ( 98)

;; Succ edge  98 [100.0%]  (fallthru)

;; Start of basic block ( 95 93) -> 98
;; Pred edge  95 [100.0%]  (fallthru)
;; Pred edge  93 [50.0%] 
(code_label 809 493 498 98 218 "" [1 uses])

(note 498 809 499 98 [bb 98] NOTE_INSN_BASIC_BLOCK)

(insn 499 498 500 98 arch/arm/vfp/vfp.h:80 (set (reg:SI 320)
        (subreg:SI (reg:DI 187 [ D.5083 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 500 499 501 98 arch/arm/vfp/vfp.h:80 (set (reg:DI 145 [ D.5836 ])
        (zero_extend:DI (reg:SI 320))) 138 {*arm_zero_extendsidi2} (nil))

(insn 501 500 502 98 arch/arm/vfp/vfp.h:80 (set (reg:SI 321)
        (subreg:SI (reg/v:DI 160 [ z ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 502 501 503 98 arch/arm/vfp/vfp.h:80 (set (reg:DI 146 [ D.5835 ])
        (zero_extend:DI (reg:SI 321))) 138 {*arm_zero_extendsidi2} (nil))

(insn 503 502 504 98 arch/arm/vfp/vfp.h:80 (set (reg:SI 322)
        (mult:SI (subreg:SI (reg:DI 145 [ D.5836 ]) 0)
            (subreg:SI (reg:DI 146 [ D.5835 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 504 503 505 98 arch/arm/vfp/vfp.h:80 (set (reg:SI 323)
        (mult:SI (subreg:SI (reg:DI 146 [ D.5835 ]) 0)
            (subreg:SI (reg:DI 145 [ D.5836 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 505 504 506 98 arch/arm/vfp/vfp.h:80 (set (reg:SI 322)
        (plus:SI (reg:SI 322)
            (reg:SI 323))) 4 {*arm_addsi3} (nil))

(insn 506 505 507 98 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 154 [ rl ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 146 [ D.5835 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 145 [ D.5836 ]) 0)))) 51 {*umulsidi3_v6} (nil))

(insn 507 506 508 98 arch/arm/vfp/vfp.h:80 (set (reg:SI 322)
        (plus:SI (reg:SI 322)
            (subreg:SI (reg/v:DI 154 [ rl ]) 4))) 4 {*arm_addsi3} (nil))

(insn 508 507 509 98 arch/arm/vfp/vfp.h:80 (set (subreg:SI (reg/v:DI 154 [ rl ]) 4)
        (reg:SI 322)) 167 {*arm_movsi_insn} (nil))

(insn 509 508 510 98 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 154 [ rl ])
        (reg/v:DI 154 [ rl ])) 163 {*arm_movdi} (expr_list:REG_EQUAL (mult:DI (reg:DI 146 [ D.5835 ])
            (reg:DI 145 [ D.5836 ]))
        (nil)))

(insn 510 509 511 98 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg:DI 325) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 187 [ D.5083 ]) 4)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 511 510 512 98 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg:DI 325) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 512 511 513 98 arch/arm/vfp/vfp.h:83 (set (reg:SI 326)
        (subreg:SI (reg:DI 325) 0)) 167 {*arm_movsi_insn} (nil))

(insn 513 512 514 98 arch/arm/vfp/vfp.h:83 (set (reg:DI 147 [ D.5833 ])
        (zero_extend:DI (reg:SI 326))) 138 {*arm_zero_extendsidi2} (nil))

(insn 514 513 515 98 arch/arm/vfp/vfp.h:83 (set (reg:SI 327)
        (mult:SI (subreg:SI (reg:DI 147 [ D.5833 ]) 0)
            (subreg:SI (reg:DI 146 [ D.5835 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 515 514 516 98 arch/arm/vfp/vfp.h:83 (set (reg:SI 328)
        (mult:SI (subreg:SI (reg:DI 146 [ D.5835 ]) 0)
            (subreg:SI (reg:DI 147 [ D.5833 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 516 515 517 98 arch/arm/vfp/vfp.h:83 (set (reg:SI 327)
        (plus:SI (reg:SI 327)
            (reg:SI 328))) 4 {*arm_addsi3} (nil))

(insn 517 516 518 98 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 152 [ rma ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 146 [ D.5835 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 147 [ D.5833 ]) 0)))) 51 {*umulsidi3_v6} (nil))

(insn 518 517 519 98 arch/arm/vfp/vfp.h:83 (set (reg:SI 327)
        (plus:SI (reg:SI 327)
            (subreg:SI (reg/v:DI 152 [ rma ]) 4))) 4 {*arm_addsi3} (nil))

(insn 519 518 520 98 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg/v:DI 152 [ rma ]) 4)
        (reg:SI 327)) 167 {*arm_movsi_insn} (nil))

(insn 520 519 521 98 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 152 [ rma ])
        (reg/v:DI 152 [ rma ])) 163 {*arm_movdi} (expr_list:REG_EQUAL (mult:DI (reg:DI 146 [ D.5835 ])
            (reg:DI 147 [ D.5833 ]))
        (nil)))

(insn 521 520 522 98 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg:DI 330) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 160 [ z ]) 4)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 522 521 523 98 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg:DI 330) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 523 522 524 98 arch/arm/vfp/vfp.h:86 (set (reg:SI 331)
        (subreg:SI (reg:DI 330) 0)) 167 {*arm_movsi_insn} (nil))

(insn 524 523 525 98 arch/arm/vfp/vfp.h:86 (set (reg:DI 148 [ D.5831 ])
        (zero_extend:DI (reg:SI 331))) 138 {*arm_zero_extendsidi2} (nil))

(insn 525 524 526 98 arch/arm/vfp/vfp.h:86 (set (reg:SI 332)
        (mult:SI (subreg:SI (reg:DI 145 [ D.5836 ]) 0)
            (subreg:SI (reg:DI 148 [ D.5831 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 526 525 527 98 arch/arm/vfp/vfp.h:86 (set (reg:SI 333)
        (mult:SI (subreg:SI (reg:DI 148 [ D.5831 ]) 0)
            (subreg:SI (reg:DI 145 [ D.5836 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 527 526 528 98 arch/arm/vfp/vfp.h:86 (set (reg:SI 332)
        (plus:SI (reg:SI 332)
            (reg:SI 333))) 4 {*arm_addsi3} (nil))

(insn 528 527 529 98 arch/arm/vfp/vfp.h:86 (set (reg/v:DI 153 [ rmb ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 148 [ D.5831 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 145 [ D.5836 ]) 0)))) 51 {*umulsidi3_v6} (nil))

(insn 529 528 530 98 arch/arm/vfp/vfp.h:86 (set (reg:SI 332)
        (plus:SI (reg:SI 332)
            (subreg:SI (reg/v:DI 153 [ rmb ]) 4))) 4 {*arm_addsi3} (nil))

(insn 530 529 531 98 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg/v:DI 153 [ rmb ]) 4)
        (reg:SI 332)) 167 {*arm_movsi_insn} (nil))

(insn 531 530 532 98 arch/arm/vfp/vfp.h:86 (set (reg/v:DI 153 [ rmb ])
        (reg/v:DI 153 [ rmb ])) 163 {*arm_movdi} (expr_list:REG_EQUAL (mult:DI (reg:DI 148 [ D.5831 ])
            (reg:DI 145 [ D.5836 ]))
        (nil)))

(insn 532 531 533 98 arch/arm/vfp/vfp.h:87 (parallel [
            (set (reg/v:DI 137 [ rma.739 ])
                (plus:DI (reg/v:DI 153 [ rmb ])
                    (reg/v:DI 152 [ rma ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 533 532 534 98 arch/arm/vfp/vfp.h:89 (set (reg:SI 334)
        (mult:SI (subreg:SI (reg:DI 147 [ D.5833 ]) 0)
            (subreg:SI (reg:DI 148 [ D.5831 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 534 533 535 98 arch/arm/vfp/vfp.h:89 (set (reg:SI 335)
        (mult:SI (subreg:SI (reg:DI 148 [ D.5831 ]) 0)
            (subreg:SI (reg:DI 147 [ D.5833 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 535 534 536 98 arch/arm/vfp/vfp.h:89 (set (reg:SI 334)
        (plus:SI (reg:SI 334)
            (reg:SI 335))) 4 {*arm_addsi3} (nil))

(insn 536 535 537 98 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 151 [ rh ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 148 [ D.5831 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 147 [ D.5833 ]) 0)))) 51 {*umulsidi3_v6} (nil))

(insn 537 536 538 98 arch/arm/vfp/vfp.h:89 (set (reg:SI 334)
        (plus:SI (reg:SI 334)
            (subreg:SI (reg/v:DI 151 [ rh ]) 4))) 4 {*arm_addsi3} (nil))

(insn 538 537 539 98 arch/arm/vfp/vfp.h:89 (set (subreg:SI (reg/v:DI 151 [ rh ]) 4)
        (reg:SI 334)) 167 {*arm_movsi_insn} (nil))

(insn 539 538 540 98 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 151 [ rh ])
        (reg/v:DI 151 [ rh ])) 163 {*arm_movdi} (expr_list:REG_EQUAL (mult:DI (reg:DI 148 [ D.5831 ])
            (reg:DI 147 [ D.5833 ]))
        (nil)))

(insn 540 539 541 98 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 153 [ rmb ]) 4)
            (subreg:SI (reg/v:DI 137 [ rma.739 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 541 540 784 98 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 555)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 98 -> ( 105 99)

;; Succ edge  105 [50.0%] 
;; Succ edge  99 [50.0%]  (fallthru)

;; Start of basic block ( 98) -> 99
;; Pred edge  98 [50.0%]  (fallthru)
(note 784 541 542 99 [bb 99] NOTE_INSN_BASIC_BLOCK)

(insn 542 784 543 99 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 153 [ rmb ]) 4)
            (subreg:SI (reg/v:DI 137 [ rma.739 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 543 542 785 99 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 810)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 99 -> ( 104 100)

;; Succ edge  104 [71.0%] 
;; Succ edge  100 [29.0%]  (fallthru)

;; Start of basic block ( 99) -> 100
;; Pred edge  99 [29.0%]  (fallthru)
(note 785 543 544 100 [bb 100] NOTE_INSN_BASIC_BLOCK)

(insn 544 785 545 100 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 153 [ rmb ]) 0)
            (subreg:SI (reg/v:DI 137 [ rma.739 ]) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 545 544 786 100 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 555)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 100 -> ( 105 101)

;; Succ edge  105 [50.0%] 
;; Succ edge  101 [50.0%]  (fallthru)

;; Start of basic block ( 100) -> 101
;; Pred edge  100 [50.0%]  (fallthru)
(note 786 545 546 101 [bb 101] NOTE_INSN_BASIC_BLOCK)

(insn 546 786 810 101 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 153 [ rmb ]) 0)
            (subreg:SI (reg/v:DI 137 [ rma.739 ]) 0))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 101 -> ( 104)

;; Succ edge  104 [100.0%]  (fallthru)

;; Start of basic block ( 101 99) -> 104
;; Pred edge  101 [100.0%]  (fallthru)
;; Pred edge  99 [71.0%] 
(code_label 810 546 551 104 219 "" [1 uses])

(note 551 810 552 104 [bb 104] NOTE_INSN_BASIC_BLOCK)

(insn 552 551 555 104 arch/arm/vfp/vfp.h:90 discrim 2 (set (reg:DI 149 [ iftmp.83 ])
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))
;; End of basic block 104 -> ( 106)

;; Succ edge  106 [100.0%]  (fallthru)

;; Start of basic block ( 98 100) -> 105
;; Pred edge  98 [50.0%] 
;; Pred edge  100 [50.0%] 
(code_label 555 552 556 105 200 "" [2 uses])

(note 556 555 557 105 [bb 105] NOTE_INSN_BASIC_BLOCK)

(insn 557 556 558 105 arch/arm/vfp/vfp.h:90 discrim 1 (set (reg:DI 149 [ iftmp.83 ])
        (const_int 4294967296 [0x100000000])) 163 {*arm_movdi} (nil))
;; End of basic block 105 -> ( 106)

;; Succ edge  106 [100.0%]  (fallthru)

;; Start of basic block ( 105 104) -> 106
;; Pred edge  105 [100.0%]  (fallthru)
;; Pred edge  104 [100.0%]  (fallthru)
(code_label 558 557 559 106 202 "" [0 uses])

(note 559 558 560 106 [bb 106] NOTE_INSN_BASIC_BLOCK)

(insn 560 559 561 106 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 135 [ rma.741 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 137 [ rma.739 ]) 0)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 561 560 562 106 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 135 [ rma.741 ]) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 562 561 563 106 arch/arm/vfp/vfp.h:93 (parallel [
            (set (reg/v:DI 134 [ rl.742 ])
                (plus:DI (reg/v:DI 135 [ rma.741 ])
                    (reg/v:DI 154 [ rl ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 563 562 564 106 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 337) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 137 [ rma.739 ]) 4)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 564 563 565 106 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 337) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 565 564 566 106 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg:DI 150 [ D.5828 ])
                (plus:DI (reg:DI 337)
                    (reg/v:DI 151 [ rh ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 566 565 567 106 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 338)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 567 566 568 106 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ rma.741 ]) 4)
            (subreg:SI (reg/v:DI 134 [ rl.742 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 568 567 789 106 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 577)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 106 -> ( 111 107)

;; Succ edge  111 [50.0%] 
;; Succ edge  107 [50.0%]  (fallthru)

;; Start of basic block ( 106) -> 107
;; Pred edge  106 [50.0%]  (fallthru)
(note 789 568 569 107 [bb 107] NOTE_INSN_BASIC_BLOCK)

(insn 569 789 570 107 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ rma.741 ]) 4)
            (subreg:SI (reg/v:DI 134 [ rl.742 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 570 569 790 107 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 579)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 107 -> ( 112 108)

;; Succ edge  112 [71.0%] 
;; Succ edge  108 [29.0%]  (fallthru)

;; Start of basic block ( 107) -> 108
;; Pred edge  107 [29.0%]  (fallthru)
(note 790 570 571 108 [bb 108] NOTE_INSN_BASIC_BLOCK)

(insn 571 790 572 108 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ rma.741 ]) 0)
            (subreg:SI (reg/v:DI 134 [ rl.742 ]) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 572 571 791 108 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 577)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 108 -> ( 111 109)

;; Succ edge  111 [50.0%] 
;; Succ edge  109 [50.0%]  (fallthru)

;; Start of basic block ( 108) -> 109
;; Pred edge  108 [50.0%]  (fallthru)
(note 791 572 573 109 [bb 109] NOTE_INSN_BASIC_BLOCK)

(insn 573 791 577 109 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ rma.741 ]) 0)
            (subreg:SI (reg/v:DI 134 [ rl.742 ]) 0))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 109 -> ( 112)

;; Succ edge  112 [100.0%]  (fallthru)

;; Start of basic block ( 106 108) -> 111
;; Pred edge  106 [50.0%] 
;; Pred edge  108 [50.0%] 
(code_label 577 573 793 111 204 "" [2 uses])

(note 793 577 578 111 [bb 111] NOTE_INSN_BASIC_BLOCK)

(insn 578 793 579 111 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 338)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))
;; End of basic block 111 -> ( 112)

;; Succ edge  112 [100.0%]  (fallthru)

;; Start of basic block ( 107 109 111) -> 112
;; Pred edge  107 [71.0%] 
;; Pred edge  109 [100.0%]  (fallthru)
;; Pred edge  111 [100.0%]  (fallthru)
(code_label 579 578 794 112 203 "" [1 uses])

(note 794 579 580 112 [bb 112] NOTE_INSN_BASIC_BLOCK)

(insn 580 794 581 112 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg/v:DI 136 [ rh.740 ])
                (plus:DI (reg:DI 150 [ D.5828 ])
                    (reg:DI 338)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 581 580 582 112 arch/arm/vfp/vfp.h:62 (set (reg:DI 339)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 582 581 583 112 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg:DI 340)
                (plus:DI (reg/v:DI 136 [ rh.740 ])
                    (reg:DI 149 [ iftmp.83 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 583 582 593 112 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg/v:DI 181 [ reml ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 0 [
                        (reg:DI 339)
                        (reg/v:DI 161 [ __n ])
                        (reg/v:DI 134 [ rl.742 ])
                        (reg:DI 340)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (set (reg/v:DI 182 [ remh ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 1 [
                        (reg:DI 339)
                        (reg/v:DI 161 [ __n ])
                        (reg/v:DI 134 [ rl.742 ])
                        (reg:DI 340)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))
;; End of basic block 112 -> ( 114)

;; Succ edge  114 [100.0%]  (fallthru)

;; Start of basic block ( 114) -> 113
;; Pred edge  114 [21.0%] 
(code_label 593 583 586 113 206 "" [1 uses])

(note 586 593 587 113 [bb 113] NOTE_INSN_BASIC_BLOCK)

(insn 587 586 588 113 arch/arm/vfp/vfp.h:49 (set (reg:DI 341)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 588 587 589 113 arch/arm/vfp/vfp.h:49 (parallel [
            (set (reg/v:DI 181 [ reml ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 0 [
                        (reg/v:DI 181 [ reml ])
                        (reg/v:DI 182 [ remh ])
                        (reg:DI 187 [ D.5083 ])
                        (reg:DI 341)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (set (reg/v:DI 182 [ remh ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 1 [
                        (reg/v:DI 181 [ reml ])
                        (reg/v:DI 182 [ remh ])
                        (reg:DI 187 [ D.5083 ])
                        (reg:DI 341)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))
;; End of basic block 113 -> ( 114)

;; Succ edge  114 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 112 113) -> 114
;; Pred edge  112 [100.0%]  (fallthru)
;; Pred edge  113 [100.0%]  (fallthru,dfs_back)
(code_label 589 588 590 114 205 "" [0 uses])

(note 590 589 591 114 [bb 114] NOTE_INSN_BASIC_BLOCK)

(insn 591 590 592 114 arch/arm/vfp/vfp.h:49 (set (reg:DI 342)
        (const_int -1 [0xffffffffffffffff])) 163 {*arm_movdi} (nil))

(insn 592 591 594 114 arch/arm/vfp/vfp.h:49 (parallel [
            (set (reg/v:DI 160 [ z ])
                (plus:DI (reg/v:DI 160 [ z ])
                    (reg:DI 342)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 594 592 595 114 arch/arm/vfp/vfpdouble.c:1075 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 182 [ remh ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 595 594 795 114 arch/arm/vfp/vfpdouble.c:1075 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 593)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2100 [0x834])
        (nil)))
;; End of basic block 114 -> ( 113 115)

;; Succ edge  113 [21.0%] 
;; Succ edge  115 [79.0%]  (fallthru)

;; Start of basic block ( 114) -> 115
;; Pred edge  114 [79.0%]  (fallthru)
(note 795 595 596 115 [bb 115] NOTE_INSN_BASIC_BLOCK)

(insn 596 795 597 115 arch/arm/vfp/vfpdouble.c:1075 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 182 [ remh ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 597 596 796 115 arch/arm/vfp/vfpdouble.c:1075 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 811)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 115 -> ( 119 116)

;; Succ edge  119 [50.0%] 
;; Succ edge  116 [50.0%]  (fallthru)

;; Start of basic block ( 115) -> 116
;; Pred edge  115 [50.0%]  (fallthru)
(note 796 597 598 116 [bb 116] NOTE_INSN_BASIC_BLOCK)

(insn 598 796 811 116 arch/arm/vfp/vfpdouble.c:1075 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 182 [ remh ]) 0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 116 -> ( 119)

;; Succ edge  119 [100.0%]  (fallthru)

;; Start of basic block ( 116 115) -> 119
;; Pred edge  116 [100.0%]  (fallthru)
;; Pred edge  115 [50.0%] 
(code_label 811 598 603 119 220 "" [1 uses])

(note 603 811 604 119 [bb 119] NOTE_INSN_BASIC_BLOCK)

(insn 604 603 605 119 arch/arm/vfp/vfpdouble.c:1079 (set (reg:DI 343)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 605 604 606 119 arch/arm/vfp/vfpdouble.c:1079 (set (reg:SI 344)
        (subreg:SI (reg/v:DI 181 [ reml ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 606 605 607 119 arch/arm/vfp/vfpdouble.c:1079 (set (reg:SI 344)
        (ior:SI (reg:SI 344)
            (subreg:SI (reg/v:DI 181 [ reml ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 607 606 608 119 arch/arm/vfp/vfpdouble.c:1079 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 344)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 608 607 799 119 arch/arm/vfp/vfpdouble.c:1079 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 610)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 119 -> ( 121 120)

;; Succ edge  121 [50.0%] 
;; Succ edge  120 [50.0%]  (fallthru)

;; Start of basic block ( 119) -> 120
;; Pred edge  119 [50.0%]  (fallthru)
(note 799 608 609 120 [bb 120] NOTE_INSN_BASIC_BLOCK)

(insn 609 799 610 120 arch/arm/vfp/vfpdouble.c:1079 (set (reg:DI 343)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))
;; End of basic block 120 -> ( 121)

;; Succ edge  121 [100.0%]  (fallthru)

;; Start of basic block ( 119 120) -> 121
;; Pred edge  119 [50.0%] 
;; Pred edge  120 [100.0%]  (fallthru)
(code_label 610 609 800 121 208 "" [1 uses])

(note 800 610 611 121 [bb 121] NOTE_INSN_BASIC_BLOCK)

(insn 611 800 612 121 arch/arm/vfp/vfpdouble.c:1079 (set (reg:DI 346)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))

(insn 612 611 613 121 arch/arm/vfp/vfpdouble.c:1079 (parallel [
            (set (reg:DI 345)
                (plus:DI (reg/v:DI 160 [ z ])
                    (reg:DI 346)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 613 612 614 121 arch/arm/vfp/vfpdouble.c:1079 (set (reg:DI 347)
        (ior:DI (reg:DI 343)
            (reg:DI 345))) 86 {iordi3} (nil))

(insn 614 613 615 121 arch/arm/vfp/vfpdouble.c:1079 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vdd.significand+0 S8 A64])
        (reg:DI 347)) 163 {*arm_movdi} (nil))
;; End of basic block 121 -> ( 122)

;; Succ edge  122 [100.0%]  (fallthru)

;; Start of basic block ( 121 92 94) -> 122
;; Pred edge  121 [100.0%]  (fallthru)
;; Pred edge  92 [50.0%] 
;; Pred edge  94 [50.0%] 
(code_label 615 614 616 122 198 "" [2 uses])

(note 616 615 617 122 [bb 122] NOTE_INSN_BASIC_BLOCK)

(insn 617 616 618 122 arch/arm/vfp/vfpdouble.c:1081 (set (reg:SI 348)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 618 617 619 122 arch/arm/vfp/vfpdouble.c:1081 (set (reg/f:SI 349)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x10d96040>)) 167 {*arm_movsi_insn} (nil))

(insn 619 618 620 122 arch/arm/vfp/vfpdouble.c:1081 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 349)) 167 {*arm_movsi_insn} (nil))

(insn 620 619 621 122 arch/arm/vfp/vfpdouble.c:1081 (set (reg:SI 0 r0)
        (reg/v:SI 192 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 621 620 622 122 arch/arm/vfp/vfpdouble.c:1081 (set (reg:SI 1 r1)
        (reg:SI 348)) 167 {*arm_movsi_insn} (nil))

(insn 622 621 623 122 arch/arm/vfp/vfpdouble.c:1081 (set (reg:SI 2 r2)
        (reg/v:SI 195 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(insn 623 622 624 122 arch/arm/vfp/vfpdouble.c:1081 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 624 623 625 122 arch/arm/vfp/vfpdouble.c:1081 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 625 624 628 122 arch/arm/vfp/vfpdouble.c:1081 (set (reg/v:SI 185 [ exceptions ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 122 -> ( 130)

;; Succ edge  130 [100.0%]  (fallthru)

;; Start of basic block ( 29) -> 123
;; Pred edge  29 [29.0%] 
(code_label 628 625 629 123 171 ("vdn_nan") [1 uses])

(note 629 628 630 123 [bb 123] NOTE_INSN_BASIC_BLOCK)

(insn 630 629 631 123 arch/arm/vfp/vfpdouble.c:1084 (set (reg:SI 350)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 631 630 632 123 arch/arm/vfp/vfpdouble.c:1084 (set (reg:SI 351)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 632 631 633 123 arch/arm/vfp/vfpdouble.c:1084 (set (reg:SI 352)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0]))) 4 {*arm_addsi3} (nil))

(insn 633 632 634 123 arch/arm/vfp/vfpdouble.c:1084 (set (reg:SI 0 r0)
        (reg:SI 350)) 167 {*arm_movsi_insn} (nil))

(insn 634 633 635 123 arch/arm/vfp/vfpdouble.c:1084 (set (reg:SI 1 r1)
        (reg:SI 351)) 167 {*arm_movsi_insn} (nil))

(insn 635 634 636 123 arch/arm/vfp/vfpdouble.c:1084 (set (reg:SI 2 r2)
        (reg:SI 352)) 167 {*arm_movsi_insn} (nil))

(insn 636 635 637 123 arch/arm/vfp/vfpdouble.c:1084 (set (reg:SI 3 r3)
        (reg/v:SI 195 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 637 636 638 123 arch/arm/vfp/vfpdouble.c:1084 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 638 637 639 123 arch/arm/vfp/vfpdouble.c:1084 (set (reg/v:SI 185 [ exceptions ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 123 -> ( 124)

;; Succ edge  124 [100.0%]  (fallthru)

;; Start of basic block ( 123 125 126 128) -> 124
;; Pred edge  123 [100.0%]  (fallthru)
;; Pred edge  125 [100.0%]  (fallthru)
;; Pred edge  126 [100.0%]  (fallthru)
;; Pred edge  128 [100.0%]  (fallthru)
(code_label 639 638 640 124 210 ("pack") [0 uses])

(note 640 639 641 124 [bb 124] NOTE_INSN_BASIC_BLOCK)

(insn 641 640 642 124 arch/arm/vfp/vfpdouble.c:1086 (clobber (reg:DI 353)) -1 (nil))

(insn 642 641 643 124 arch/arm/vfp/vfpdouble.c:1086 (set (reg:SI 354)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -14 [0xfffffffffffffff2])) [0 vdd.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 643 642 644 124 arch/arm/vfp/vfpdouble.c:1086 (set (reg:DI 353)
        (zero_extend:DI (reg:SI 354))) 138 {*arm_zero_extendsidi2} (nil))

(insn 644 643 645 124 arch/arm/vfp/vfpdouble.c:1086 (set (subreg:SI (reg:DI 356) 4)
        (ashift:SI (subreg:SI (reg:DI 353) 0)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 645 644 646 124 arch/arm/vfp/vfpdouble.c:1086 (set (subreg:SI (reg:DI 356) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 646 645 647 124 arch/arm/vfp/vfpdouble.c:1086 (clobber (reg:DI 357)) -1 (nil))

(insn 647 646 648 124 arch/arm/vfp/vfpdouble.c:1086 (set (reg:SI 358)
        (sign_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -16 [0xfffffffffffffff0])) [0 vdd.exponent+0 S2 A64]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 648 647 649 124 arch/arm/vfp/vfpdouble.c:1086 (set (reg:DI 357)
        (sign_extend:DI (reg:SI 358))) 140 {*arm_extendsidi2} (nil))

(insn 649 648 650 124 arch/arm/vfp/vfpdouble.c:1086 (set (subreg:SI (reg:DI 360) 4)
        (ashift:SI (subreg:SI (reg:DI 357) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 650 649 651 124 arch/arm/vfp/vfpdouble.c:1086 (set (subreg:SI (reg:DI 360) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 651 650 653 124 arch/arm/vfp/vfpdouble.c:1086 (parallel [
            (set (reg:DI 361)
                (plus:DI (reg:DI 356)
                    (reg:DI 360)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 653 651 654 124 arch/arm/vfp/vfpdouble.c:1086 (set (reg:SI 366)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 vdd.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 654 653 655 124 arch/arm/vfp/vfpdouble.c:1086 (set (reg:SI 365)
        (ashift:SI (reg:SI 366)
            (const_int 22 [0x16]))) 117 {*arm_shiftsi3} (nil))

(insn 655 654 656 124 arch/arm/vfp/vfpdouble.c:1086 (set (reg:SI 367)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vdd.significand+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 656 655 657 124 arch/arm/vfp/vfpdouble.c:1086 (set (subreg:SI (reg:DI 364) 0)
        (lshiftrt:SI (reg:SI 367)
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (nil))

(insn 657 656 658 124 arch/arm/vfp/vfpdouble.c:1086 (set (subreg:SI (reg:DI 364) 0)
        (ior:SI (reg:SI 365)
            (subreg:SI (reg:DI 364) 0))) 89 {*arm_iorsi3} (nil))

(insn 658 657 659 124 arch/arm/vfp/vfpdouble.c:1086 (set (reg:SI 368)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 vdd.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 659 658 660 124 arch/arm/vfp/vfpdouble.c:1086 (set (subreg:SI (reg:DI 364) 4)
        (lshiftrt:SI (reg:SI 368)
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (nil))

(insn 660 659 661 124 arch/arm/vfp/vfpdouble.c:1086 (parallel [
            (set (reg:DI 369)
                (plus:DI (reg:DI 361)
                    (reg:DI 364)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 661 660 662 124 arch/arm/vfp/vfpdouble.c:1086 (set (reg:DI 0 r0)
        (reg:DI 369)) 163 {*arm_movdi} (nil))

(insn 662 661 663 124 arch/arm/vfp/vfpdouble.c:1086 (set (reg:SI 2 r2)
        (reg/v:SI 192 [ dd ])) 167 {*arm_movsi_insn} (nil))

(call_insn 663 662 666 124 arch/arm/vfp/vfpdouble.c:1086 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))
;; End of basic block 124 -> ( 130)

;; Succ edge  130 [100.0%]  (fallthru)

;; Start of basic block ( 30) -> 125
;; Pred edge  30 [29.0%] 
(code_label 666 663 667 125 172 ("vdm_nan") [1 uses])

(note 667 666 668 125 [bb 125] NOTE_INSN_BASIC_BLOCK)

(insn 668 667 669 125 arch/arm/vfp/vfpdouble.c:1090 (set (reg:SI 370)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 669 668 670 125 arch/arm/vfp/vfpdouble.c:1090 (set (reg:SI 371)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0]))) 4 {*arm_addsi3} (nil))

(insn 670 669 671 125 arch/arm/vfp/vfpdouble.c:1090 (set (reg:SI 372)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 671 670 672 125 arch/arm/vfp/vfpdouble.c:1090 (set (reg:SI 0 r0)
        (reg:SI 370)) 167 {*arm_movsi_insn} (nil))

(insn 672 671 673 125 arch/arm/vfp/vfpdouble.c:1090 (set (reg:SI 1 r1)
        (reg:SI 371)) 167 {*arm_movsi_insn} (nil))

(insn 673 672 674 125 arch/arm/vfp/vfpdouble.c:1090 (set (reg:SI 2 r2)
        (reg:SI 372)) 167 {*arm_movsi_insn} (nil))

(insn 674 673 675 125 arch/arm/vfp/vfpdouble.c:1090 (set (reg:SI 3 r3)
        (reg/v:SI 195 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 675 674 676 125 arch/arm/vfp/vfpdouble.c:1090 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 676 675 679 125 arch/arm/vfp/vfpdouble.c:1090 (set (reg/v:SI 185 [ exceptions ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 125 -> ( 124)

;; Succ edge  124 [100.0%]  (fallthru)

;; Start of basic block ( 35 36) -> 126
;; Pred edge  35 [50.0%] 
;; Pred edge  36 [50.0%] 
(code_label 679 676 680 126 177 ("zero") [2 uses])

(note 680 679 681 126 [bb 126] NOTE_INSN_BASIC_BLOCK)

(insn 681 680 682 126 arch/arm/vfp/vfpdouble.c:1094 (set (reg:SI 374)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 682 681 683 126 arch/arm/vfp/vfpdouble.c:1094 (set (reg:HI 373)
        (subreg:HI (reg:SI 374) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 683 682 684 126 arch/arm/vfp/vfpdouble.c:1094 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 vdd.exponent+0 S2 A64])
        (reg:HI 373)) 176 {*movhi_insn_arch4} (nil))

(insn 684 683 685 126 arch/arm/vfp/vfpdouble.c:1095 (set (reg:DI 375)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 685 684 686 126 arch/arm/vfp/vfpdouble.c:1095 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vdd.significand+0 S8 A64])
        (reg:DI 375)) 163 {*arm_movdi} (nil))

(insn 686 685 689 126 arch/arm/vfp/vfpdouble.c:1008 (set (reg/v:SI 185 [ exceptions ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 126 -> ( 124)

;; Succ edge  124 [100.0%]  (fallthru)

;; Start of basic block ( 32) -> 127
;; Pred edge  32 [50.0%] 
(code_label 689 686 690 127 174 "" [1 uses])

(note 690 689 691 127 [bb 127] NOTE_INSN_BASIC_BLOCK)

(insn 691 690 692 127 arch/arm/vfp/vfpdouble.c:1008 (set (reg/v:SI 185 [ exceptions ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 127 -> ( 128)

;; Succ edge  128 [100.0%]  (fallthru)

;; Start of basic block ( 127 34) -> 128
;; Pred edge  127 [100.0%]  (fallthru)
;; Pred edge  34 [100.0%]  (fallthru)
(code_label 692 691 693 128 176 ("infinity") [0 uses])

(note 693 692 694 128 [bb 128] NOTE_INSN_BASIC_BLOCK)

(insn 694 693 695 128 arch/arm/vfp/vfpdouble.c:1101 (set (reg:SI 377)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 695 694 696 128 arch/arm/vfp/vfpdouble.c:1101 (set (reg:HI 376)
        (subreg:HI (reg:SI 377) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 696 695 697 128 arch/arm/vfp/vfpdouble.c:1101 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 vdd.exponent+0 S2 A64])
        (reg:HI 376)) 176 {*movhi_insn_arch4} (nil))

(insn 697 696 698 128 arch/arm/vfp/vfpdouble.c:1102 (set (reg:DI 378)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 698 697 701 128 arch/arm/vfp/vfpdouble.c:1102 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vdd.significand+0 S8 A64])
        (reg:DI 378)) 163 {*arm_movdi} (nil))
;; End of basic block 128 -> ( 124)

;; Succ edge  124 [100.0%]  (fallthru)

;; Start of basic block ( 31) -> 129
;; Pred edge  31 [29.0%] 
(code_label 701 698 702 129 173 "" [1 uses])

(note 702 701 703 129 [bb 129] NOTE_INSN_BASIC_BLOCK)

(insn 703 702 704 129 arch/arm/vfp/vfpdouble.c:1106 (set (reg/f:SI 379)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 704 703 705 129 arch/arm/vfp/vfpdouble.c:1106 (clobber (reg:DI 380)) -1 (nil))

(insn 705 704 706 129 arch/arm/vfp/vfpdouble.c:1106 (set (reg:SI 381)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 379)
                    (const_int 2 [0x2])) [0 vfp_double_default_qnan.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 706 705 707 129 arch/arm/vfp/vfpdouble.c:1106 (set (reg:DI 380)
        (zero_extend:DI (reg:SI 381))) 138 {*arm_zero_extendsidi2} (nil))

(insn 707 706 708 129 arch/arm/vfp/vfpdouble.c:1106 (set (subreg:SI (reg:DI 383) 4)
        (ashift:SI (subreg:SI (reg:DI 380) 0)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 708 707 709 129 arch/arm/vfp/vfpdouble.c:1106 (set (subreg:SI (reg:DI 383) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 709 708 710 129 arch/arm/vfp/vfpdouble.c:1106 (set (reg/f:SI 384)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 710 709 711 129 arch/arm/vfp/vfpdouble.c:1106 (clobber (reg:DI 385)) -1 (nil))

(insn 711 710 712 129 arch/arm/vfp/vfpdouble.c:1106 (set (reg:SI 386)
        (sign_extend:SI (mem/s/j/c:HI (reg/f:SI 384) [0 vfp_double_default_qnan.exponent+0 S2 A64]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 712 711 713 129 arch/arm/vfp/vfpdouble.c:1106 (set (reg:DI 385)
        (sign_extend:DI (reg:SI 386))) 140 {*arm_extendsidi2} (nil))

(insn 713 712 714 129 arch/arm/vfp/vfpdouble.c:1106 (set (subreg:SI (reg:DI 388) 4)
        (ashift:SI (subreg:SI (reg:DI 385) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 714 713 715 129 arch/arm/vfp/vfpdouble.c:1106 (set (subreg:SI (reg:DI 388) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 715 714 716 129 arch/arm/vfp/vfpdouble.c:1106 (parallel [
            (set (reg:DI 389)
                (plus:DI (reg:DI 383)
                    (reg:DI 388)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 716 715 718 129 arch/arm/vfp/vfpdouble.c:1106 (set (reg/f:SI 390)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 718 716 719 129 arch/arm/vfp/vfpdouble.c:1106 (set (reg:SI 395)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 390)
                (const_int 12 [0xc])) [0 vfp_double_default_qnan.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 719 718 720 129 arch/arm/vfp/vfpdouble.c:1106 (set (reg:SI 394)
        (ashift:SI (reg:SI 395)
            (const_int 22 [0x16]))) 117 {*arm_shiftsi3} (nil))

(insn 720 719 721 129 arch/arm/vfp/vfpdouble.c:1106 (set (reg:SI 396)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 390)
                (const_int 8 [0x8])) [0 vfp_double_default_qnan.significand+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 721 720 722 129 arch/arm/vfp/vfpdouble.c:1106 (set (subreg:SI (reg:DI 393) 0)
        (lshiftrt:SI (reg:SI 396)
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (nil))

(insn 722 721 723 129 arch/arm/vfp/vfpdouble.c:1106 (set (subreg:SI (reg:DI 393) 0)
        (ior:SI (reg:SI 394)
            (subreg:SI (reg:DI 393) 0))) 89 {*arm_iorsi3} (nil))

(insn 723 722 724 129 arch/arm/vfp/vfpdouble.c:1106 (set (reg:SI 397)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 390)
                (const_int 12 [0xc])) [0 vfp_double_default_qnan.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 724 723 725 129 arch/arm/vfp/vfpdouble.c:1106 (set (subreg:SI (reg:DI 393) 4)
        (lshiftrt:SI (reg:SI 397)
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (nil))

(insn 725 724 726 129 arch/arm/vfp/vfpdouble.c:1106 (parallel [
            (set (reg:DI 398)
                (plus:DI (reg:DI 389)
                    (reg:DI 393)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 726 725 727 129 arch/arm/vfp/vfpdouble.c:1106 (set (reg:DI 0 r0)
        (reg:DI 398)) 163 {*arm_movdi} (nil))

(insn 727 726 728 129 arch/arm/vfp/vfpdouble.c:1106 (set (reg:SI 2 r2)
        (reg/v:SI 192 [ dd ])) 167 {*arm_movsi_insn} (nil))

(call_insn 728 727 729 129 arch/arm/vfp/vfpdouble.c:1106 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 729 728 730 129 arch/arm/vfp/vfpdouble.c:1107 (set (reg/v:SI 185 [ exceptions ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 129 -> ( 130)

;; Succ edge  130 [100.0%]  (fallthru)

;; Start of basic block ( 122 124 129) -> 130
;; Pred edge  122 [100.0%]  (fallthru)
;; Pred edge  124 [100.0%]  (fallthru)
;; Pred edge  129 [100.0%]  (fallthru)
(code_label 730 729 731 130 209 "" [0 uses])

(note 731 730 732 130 [bb 130] NOTE_INSN_BASIC_BLOCK)

(insn 732 731 736 130 arch/arm/vfp/vfpdouble.c:1108 (set (reg:SI 191 [ <result> ])
        (reg/v:SI 185 [ exceptions ])) 167 {*arm_movsi_insn} (nil))

(insn 736 732 742 130 arch/arm/vfp/vfpdouble.c:1108 (set (reg/i:SI 0 r0)
        (reg:SI 191 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 742 736 0 130 arch/arm/vfp/vfpdouble.c:1108 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 130 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_add (vfp_double_add)[0:172]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
Edge 4->7 redirected to 8
Edge 5->7 redirected to 8
Removing jump 17.
Deleting block 6.
deleting block 6
Deleting block 7.
deleting block 7
Edge 8->12 redirected to 13
Removing jump 30.
Deleting block 11.
deleting block 11
Deleting block 12.
deleting block 12
Removing jump 67.
Removing jump 79.
Removing jump 101.
Removing jump 113.
Removing jump 118.
Removing jump 126.
Removing jump 137.
Fallthru edge 34->40 redirected to 40
Deleting block 35.
deleting block 35
Removing jump 178.
Removing jump 189.
Removing jump 229.
Edge 47->49 redirected to 50
merging block 49 into block 48
Merged blocks 48 and 49.
Edge 51->55 redirected to 56
Removing jump 255.
Deleting block 54.
deleting block 54
Deleting block 55.
deleting block 55
Removing jump 266.
Removing jump 280.
Removing jump 288.
merging block 65 into block 64
Merged blocks 64 and 65.
merging block 66 into block 64
Merged blocks 64 and 66.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:727 (set (reg/v/f:SI 149 [ vdd ])
        (reg:SI 0 r0 [ vdd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:727 (set (reg/v/f:SI 150 [ vdn ])
        (reg:SI 1 r1 [ vdn ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:727 (set (reg/v/f:SI 151 [ vdm ])
        (reg:SI 2 r2 [ vdm ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:727 (set (reg/v:SI 152 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:731 (set (reg:SI 153)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vdn ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:731 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 11 10 312 2 arch/arm/vfp/vfpdouble.c:731 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 34)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2100 [0x834])
        (nil)))
;; End of basic block 2 -> ( 13 4)

;; Succ edge  13 [21.0%] 
;; Succ edge  4 [79.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [79.0%]  (fallthru)
(note 312 11 12 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 12 312 13 4 arch/arm/vfp/vfpdouble.c:731 (set (reg:SI 154)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vdn ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 4 arch/arm/vfp/vfpdouble.c:731 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 154)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 14 13 313 4 arch/arm/vfp/vfpdouble.c:731 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 330)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 8 5)

;; Succ edge  8 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [50.0%]  (fallthru)
(note 313 14 15 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 15 313 16 5 arch/arm/vfp/vfpdouble.c:731 (set (reg:SI 155)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 330 5 arch/arm/vfp/vfpdouble.c:731 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 155)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 5 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 5 4) -> 8
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  4 [50.0%] 
(code_label 330 16 21 8 258 "" [1 uses])

(note 21 330 22 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 22 21 23 8 arch/arm/vfp/vfpdouble.c:732 (set (reg:SI 156)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vdm ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 23 22 24 8 arch/arm/vfp/vfpdouble.c:732 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 156)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 24 23 316 8 arch/arm/vfp/vfpdouble.c:732 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 34)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2100 [0x834])
        (nil)))
;; End of basic block 8 -> ( 13 9)

;; Succ edge  13 [21.0%] 
;; Succ edge  9 [79.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [79.0%]  (fallthru)
(note 316 24 25 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 25 316 26 9 arch/arm/vfp/vfpdouble.c:732 (set (reg:SI 157)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vdm ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 9 arch/arm/vfp/vfpdouble.c:732 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 157)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 27 26 317 9 arch/arm/vfp/vfpdouble.c:732 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 41)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 9 -> ( 14 10)

;; Succ edge  14 [50.0%] 
;; Succ edge  10 [50.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [50.0%]  (fallthru)
(note 317 27 28 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 28 317 29 10 arch/arm/vfp/vfpdouble.c:732 (set (reg:SI 158)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 34 10 arch/arm/vfp/vfpdouble.c:732 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 10 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 8 2) -> 13
;; Pred edge  8 [21.0%] 
;; Pred edge  2 [21.0%] 
(code_label 34 29 35 13 226 "" [2 uses])

(note 35 34 36 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 36 35 37 13 arch/arm/vfp/vfpdouble.c:733 (set (reg:SI 159)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10c13140>)) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 13 arch/arm/vfp/vfpdouble.c:733 (set (reg/f:SI 160)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 38 37 39 13 arch/arm/vfp/vfpdouble.c:733 (set (reg:SI 0 r0)
        (reg:SI 159)) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 13 arch/arm/vfp/vfpdouble.c:733 (set (reg:SI 1 r1)
        (reg/f:SI 160)) 167 {*arm_movsi_insn} (nil))

(call_insn 40 39 41 13 arch/arm/vfp/vfpdouble.c:733 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 13 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 13 9 10) -> 14
;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  9 [50.0%] 
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 41 40 42 14 228 "" [1 uses])

(note 42 41 43 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 14 arch/arm/vfp/vfpdouble.c:743 (set (reg:SI 161)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 150 [ vdn ]) [0 <variable>.exponent+0 S2 A64]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 44 43 45 14 arch/arm/vfp/vfpdouble.c:743 (set (reg:SI 162)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vdm ]) [0 <variable>.exponent+0 S2 A64]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 45 44 46 14 arch/arm/vfp/vfpdouble.c:743 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (reg:SI 162))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 46 45 47 14 arch/arm/vfp/vfpdouble.c:743 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 14 -> ( 15 16)

;; Succ edge  15 [50.0%]  (fallthru)
;; Succ edge  16 [50.0%] 

;; Start of basic block ( 14) -> 15
;; Pred edge  14 [50.0%]  (fallthru)
(note 47 46 48 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 15 arch/arm/vfp/vfpdouble.c:743 (set (reg/v/f:SI 133 [ vdn.778 ])
        (reg/v/f:SI 150 [ vdn ])) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 15 arch/arm/vfp/vfpdouble.c:745 (set (reg/v/f:SI 150 [ vdn ])
        (reg/v/f:SI 151 [ vdm ])) 167 {*arm_movsi_insn} (nil))

(insn 50 49 51 15 arch/arm/vfp/vfpdouble.c:746 (set (reg/v/f:SI 151 [ vdm ])
        (reg/v/f:SI 133 [ vdn.778 ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 14 15) -> 16
;; Pred edge  14 [50.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 51 50 52 16 230 "" [1 uses])

(note 52 51 53 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 16 arch/arm/vfp/vfpdouble.c:753 (set (reg:SI 164)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 54 53 55 16 arch/arm/vfp/vfpdouble.c:753 (set (reg:HI 163)
        (subreg:HI (reg:SI 164) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 55 54 56 16 arch/arm/vfp/vfpdouble.c:753 (set (reg:SI 165)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 150 [ vdn ]) [0 <variable>.exponent+0 S2 A64]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 56 55 57 16 arch/arm/vfp/vfpdouble.c:753 (set (reg:SI 166)
        (sign_extend:SI (reg:HI 163))) 155 {*arm_extendhisi2_v6} (nil))

(insn 57 56 58 16 arch/arm/vfp/vfpdouble.c:753 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (reg:SI 166))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 58 57 59 16 arch/arm/vfp/vfpdouble.c:753 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 191)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 16 -> ( 17 42)

;; Succ edge  17 [28.0%]  (fallthru)
;; Succ edge  42 [72.0%] 

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [28.0%]  (fallthru)
(note 59 58 60 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 17 arch/arm/vfp/vfp.h:331 (set (reg:DI 141 [ D.5906 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 150 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 61 60 62 17 arch/arm/vfp/vfp.h:331 (set (reg:SI 167)
        (subreg:SI (reg:DI 141 [ D.5906 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 17 arch/arm/vfp/vfp.h:331 (set (reg:SI 167)
        (ior:SI (reg:SI 167)
            (subreg:SI (reg:DI 141 [ D.5906 ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 63 62 64 17 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 167)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 64 63 65 17 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 69)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 17 -> ( 18 19)

;; Succ edge  18 [50.0%]  (fallthru)
;; Succ edge  19 [50.0%] 

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [50.0%]  (fallthru)
(note 65 64 66 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 69 18 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 139 [ tn ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 18 -> ( 22)

;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 17) -> 19
;; Pred edge  17 [50.0%] 
(code_label 69 66 70 19 232 "" [1 uses])

(note 70 69 71 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 19 arch/arm/vfp/vfp.h:333 (set (reg:DI 169)
        (const_int 2305843009213693952 [0x2000000000000000])) 163 {*arm_movdi} (nil))

(insn 72 71 73 19 arch/arm/vfp/vfp.h:333 (set (reg:DI 168)
        (and:DI (reg:DI 141 [ D.5906 ])
            (reg:DI 169))) 64 {anddi3} (nil))

(insn 73 72 74 19 arch/arm/vfp/vfp.h:333 (set (reg:SI 170)
        (subreg:SI (reg:DI 168) 0)) 167 {*arm_movsi_insn} (nil))

(insn 74 73 75 19 arch/arm/vfp/vfp.h:333 (set (reg:SI 170)
        (ior:SI (reg:SI 170)
            (subreg:SI (reg:DI 168) 4))) 89 {*arm_iorsi3} (nil))

(insn 75 74 76 19 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 76 75 77 19 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 19 -> ( 21 20)

;; Succ edge  21 [50.0%] 
;; Succ edge  20 [50.0%]  (fallthru)

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [50.0%]  (fallthru)
(note 77 76 78 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 78 77 81 20 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 139 [ tn ])
        (const_int 48 [0x30])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 20 -> ( 22)

;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 19) -> 21
;; Pred edge  19 [50.0%] 
(code_label 81 78 82 21 234 "" [1 uses])

(note 82 81 83 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 21 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 139 [ tn ])
        (const_int 16 [0x10])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 21 -> ( 22)

;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 18 21 20) -> 22
;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%]  (fallthru)
(code_label 84 83 85 22 233 "" [0 uses])

(note 85 84 86 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 22 arch/arm/vfp/vfp.h:330 (set (reg:SI 143 [ D.5902 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vdm ]) [0 <variable>.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 87 86 88 22 arch/arm/vfp/vfp.h:330 (set (reg:SI 172)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 88 87 89 22 arch/arm/vfp/vfp.h:330 (set (reg:HI 171)
        (subreg:HI (reg:SI 172) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 89 88 90 22 arch/arm/vfp/vfp.h:330 (set (reg:SI 173)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 143 [ D.5902 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 90 89 91 22 arch/arm/vfp/vfp.h:330 (set (reg:SI 174)
        (sign_extend:SI (reg:HI 171))) 155 {*arm_extendhisi2_v6} (nil))

(insn 91 90 92 22 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 173)
            (reg:SI 174))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 92 91 93 22 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 22 -> ( 23 28)

;; Succ edge  23 [28.0%]  (fallthru)
;; Succ edge  28 [72.0%] 

;; Start of basic block ( 22) -> 23
;; Pred edge  22 [28.0%]  (fallthru)
(note 93 92 94 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 94 93 95 23 arch/arm/vfp/vfp.h:331 (set (reg:DI 142 [ D.5903 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 151 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 95 94 96 23 arch/arm/vfp/vfp.h:331 (set (reg:SI 175)
        (subreg:SI (reg:DI 142 [ D.5903 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 96 95 97 23 arch/arm/vfp/vfp.h:331 (set (reg:SI 175)
        (ior:SI (reg:SI 175)
            (subreg:SI (reg:DI 142 [ D.5903 ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 97 96 98 23 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 175)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 98 97 99 23 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 103)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 23 -> ( 24 25)

;; Succ edge  24 [50.0%]  (fallthru)
;; Succ edge  25 [50.0%] 

;; Start of basic block ( 23) -> 24
;; Pred edge  23 [50.0%]  (fallthru)
(note 99 98 100 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 100 99 103 24 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 140 [ tm ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 24 -> ( 33)

;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 23) -> 25
;; Pred edge  23 [50.0%] 
(code_label 103 100 104 25 236 "" [1 uses])

(note 104 103 105 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 25 arch/arm/vfp/vfp.h:333 (set (reg:DI 177)
        (const_int 2305843009213693952 [0x2000000000000000])) 163 {*arm_movdi} (nil))

(insn 106 105 107 25 arch/arm/vfp/vfp.h:333 (set (reg:DI 176)
        (and:DI (reg:DI 142 [ D.5903 ])
            (reg:DI 177))) 64 {anddi3} (nil))

(insn 107 106 108 25 arch/arm/vfp/vfp.h:333 (set (reg:SI 178)
        (subreg:SI (reg:DI 176) 0)) 167 {*arm_movsi_insn} (nil))

(insn 108 107 109 25 arch/arm/vfp/vfp.h:333 (set (reg:SI 178)
        (ior:SI (reg:SI 178)
            (subreg:SI (reg:DI 176) 4))) 89 {*arm_iorsi3} (nil))

(insn 109 108 110 25 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 110 109 111 25 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 115)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 25 -> ( 27 26)

;; Succ edge  27 [50.0%] 
;; Succ edge  26 [50.0%]  (fallthru)

;; Start of basic block ( 25) -> 26
;; Pred edge  25 [50.0%]  (fallthru)
(note 111 110 112 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 115 26 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 140 [ tm ])
        (const_int 48 [0x30])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 26 -> ( 33)

;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 25) -> 27
;; Pred edge  25 [50.0%] 
(code_label 115 112 116 27 238 "" [1 uses])

(note 116 115 117 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 117 116 120 27 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 140 [ tm ])
        (const_int 16 [0x10])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 27 -> ( 33)

;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 22) -> 28
;; Pred edge  22 [72.0%] 
(code_label 120 117 121 28 235 "" [1 uses])

(note 121 120 122 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 122 121 123 28 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143 [ D.5902 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 123 122 124 28 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 128)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 28 -> ( 30 29)

;; Succ edge  30 [50.0%] 
;; Succ edge  29 [50.0%]  (fallthru)

;; Start of basic block ( 28) -> 29
;; Pred edge  28 [50.0%]  (fallthru)
(note 124 123 125 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 125 124 128 29 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 140 [ tm ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 29 -> ( 33)

;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 28) -> 30
;; Pred edge  28 [50.0%] 
(code_label 128 125 129 30 239 "" [1 uses])

(note 129 128 130 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 131 30 arch/arm/vfp/vfp.h:338 (set (reg:SI 179)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 131 130 132 30 arch/arm/vfp/vfp.h:338 (set (reg:SI 180)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vdm ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 132 131 133 30 arch/arm/vfp/vfp.h:338 (set (reg:SI 179)
        (ior:SI (reg:SI 179)
            (reg:SI 180))) 89 {*arm_iorsi3} (nil))

(insn 133 132 134 30 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 134 133 135 30 arch/arm/vfp/vfp.h:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 139)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 30 -> ( 32 31)

;; Succ edge  32 [50.0%] 
;; Succ edge  31 [50.0%]  (fallthru)

;; Start of basic block ( 30) -> 31
;; Pred edge  30 [50.0%]  (fallthru)
(note 135 134 136 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 136 135 139 31 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 140 [ tm ])
        (const_int 5 [0x5])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 31 -> ( 33)

;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 30) -> 32
;; Pred edge  30 [50.0%] 
(code_label 139 136 140 32 240 "" [1 uses])

(note 140 139 141 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 141 140 142 32 arch/arm/vfp/vfp.h:339 (set (reg/v:SI 140 [ tm ])
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 32 -> ( 33)

;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 24 27 26 29 32 31) -> 33
;; Pred edge  24 [100.0%]  (fallthru)
;; Pred edge  27 [100.0%]  (fallthru)
;; Pred edge  26 [100.0%]  (fallthru)
;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  31 [100.0%]  (fallthru)
(code_label 142 141 143 33 237 "" [0 uses])

(note 143 142 144 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 145 33 arch/arm/vfp/vfpdouble.c:693 (set (reg:SI 137 [ D.5913 ])
        (and:SI (reg/v:SI 139 [ tn ])
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (nil))

(insn 145 144 146 33 arch/arm/vfp/vfpdouble.c:693 (set (reg:SI 181)
        (and:SI (reg/v:SI 140 [ tm ])
            (reg:SI 137 [ D.5913 ]))) 67 {*arm_andsi3_insn} (nil))

(insn 146 145 147 33 arch/arm/vfp/vfpdouble.c:693 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 181)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 147 146 148 33 arch/arm/vfp/vfpdouble.c:693 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 156)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 33 -> ( 34 36)

;; Succ edge  34 [50.0%]  (fallthru)
;; Succ edge  36 [50.0%] 

;; Start of basic block ( 33) -> 34
;; Pred edge  33 [50.0%]  (fallthru)
(note 148 147 149 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 149 148 150 34 arch/arm/vfp/vfpdouble.c:697 (set (reg:SI 182)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 150 [ vdn ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 150 149 151 34 arch/arm/vfp/vfpdouble.c:697 (set (reg:SI 183)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 151 [ vdm ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 151 150 152 34 arch/arm/vfp/vfpdouble.c:697 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 182)
            (reg:SI 183))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 152 151 156 34 arch/arm/vfp/vfpdouble.c:697 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 173)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 34 -> ( 39 40)

;; Succ edge  39 [72.0%] 
;; Succ edge  40 [28.0%]  (fallthru)

;; Start of basic block ( 33) -> 36
;; Pred edge  33 [50.0%] 
(code_label 156 152 157 36 241 "" [1 uses])

(note 157 156 158 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 158 157 159 36 arch/arm/vfp/vfpdouble.c:709 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ D.5913 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 159 158 160 36 arch/arm/vfp/vfpdouble.c:709 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 164)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 36 -> ( 37 38)

;; Succ edge  37 [71.0%]  (fallthru)
;; Succ edge  38 [29.0%] 

;; Start of basic block ( 36) -> 37
;; Pred edge  36 [71.0%]  (fallthru)
(note 160 159 161 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 161 160 162 37 arch/arm/vfp/vfpdouble.c:709 discrim 1 (set (reg:SI 184)
        (and:SI (reg/v:SI 140 [ tm ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 162 161 163 37 arch/arm/vfp/vfpdouble.c:709 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 184)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 163 162 164 37 arch/arm/vfp/vfpdouble.c:709 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 180)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 37 -> ( 40 38)

;; Succ edge  40 [50.0%] 
;; Succ edge  38 [50.0%]  (fallthru)

;; Start of basic block ( 36 37) -> 38
;; Pred edge  36 [29.0%] 
;; Pred edge  37 [50.0%]  (fallthru)
(code_label 164 163 165 38 244 "" [1 uses])

(note 165 164 166 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 166 165 167 38 arch/arm/vfp/vfpdouble.c:718 (set (reg:SI 0 r0)
        (reg/v/f:SI 149 [ vdd ])) 167 {*arm_movsi_insn} (nil))

(insn 167 166 168 38 arch/arm/vfp/vfpdouble.c:718 (set (reg:SI 1 r1)
        (reg/v/f:SI 150 [ vdn ])) 167 {*arm_movsi_insn} (nil))

(insn 168 167 169 38 arch/arm/vfp/vfpdouble.c:718 (set (reg:SI 2 r2)
        (reg/v/f:SI 151 [ vdm ])) 167 {*arm_movsi_insn} (nil))

(insn 169 168 170 38 arch/arm/vfp/vfpdouble.c:718 (set (reg:SI 3 r3)
        (reg/v:SI 152 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 170 169 173 38 arch/arm/vfp/vfpdouble.c:718 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 38 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 34) -> 39
;; Pred edge  34 [72.0%] 
(code_label 173 170 174 39 242 "" [1 uses])

(note 174 173 175 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 175 174 176 39 arch/arm/vfp/vfpdouble.c:701 (set (reg/v:SI 138 [ exceptions ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 176 175 177 39 arch/arm/vfp/vfpdouble.c:702 (set (reg/f:SI 185)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 177 176 180 39 arch/arm/vfp/vfpdouble.c:702 (set (reg/v/f:SI 150 [ vdn ])
        (reg/f:SI 185)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 39 -> ( 41)

;; Succ edge  41 [100.0%]  (fallthru)

;; Start of basic block ( 37 34) -> 40
;; Pred edge  37 [50.0%] 
;; Pred edge  34 [28.0%]  (fallthru)
(code_label 180 177 181 40 243 "" [1 uses])

(note 181 180 182 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 182 181 183 40 arch/arm/vfp/vfpdouble.c:687 (set (reg/v:SI 138 [ exceptions ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 40 -> ( 41)

;; Succ edge  41 [100.0%]  (fallthru)

;; Start of basic block ( 40 39) -> 41
;; Pred edge  40 [100.0%]  (fallthru)
;; Pred edge  39 [100.0%]  (fallthru)
(code_label 183 182 184 41 245 "" [0 uses])

(note 184 183 185 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 185 184 186 41 arch/arm/vfp/vfpdouble.c:720 (set (reg:SI 186)
        (reg/v/f:SI 149 [ vdd ])) 167 {*arm_movsi_insn} (nil))

(insn 186 185 187 41 arch/arm/vfp/vfpdouble.c:720 (set (reg:SI 187)
        (reg/v/f:SI 150 [ vdn ])) 167 {*arm_movsi_insn} (nil))

(insn 187 186 188 41 arch/arm/vfp/vfpdouble.c:720 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg:SI 187) [0 S4 A64]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg:SI 187)
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg:SI 187)
                        (const_int 8 [0x8])) [0 S4 A64]))
            (set (reg:SI 3 r3)
                (mem/s:SI (plus:SI (reg:SI 187)
                        (const_int 12 [0xc])) [0 S4 A32]))
        ]) 188 {*ldmsi4} (nil))

(insn 188 187 191 41 arch/arm/vfp/vfpdouble.c:720 (parallel [
            (set (mem/s:SI (reg:SI 186) [0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg:SI 186)
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s:SI (plus:SI (reg:SI 186)
                        (const_int 8 [0x8])) [0 S4 A64])
                (reg:SI 2 r2))
            (set (mem/s:SI (plus:SI (reg:SI 186)
                        (const_int 12 [0xc])) [0 S4 A32])
                (reg:SI 3 r3))
        ]) 195 {*stmsi4} (nil))
;; End of basic block 41 -> ( 64)

;; Succ edge  64 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 42
;; Pred edge  16 [72.0%] 
(code_label 191 188 192 42 231 "" [1 uses])

(note 192 191 193 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 193 192 194 42 arch/arm/vfp/vfpdouble.c:761 (set (reg:SI 188)
        (reg/v/f:SI 149 [ vdd ])) 167 {*arm_movsi_insn} (nil))

(insn 194 193 195 42 arch/arm/vfp/vfpdouble.c:761 (set (reg:SI 189)
        (reg/v/f:SI 150 [ vdn ])) 167 {*arm_movsi_insn} (nil))

(insn 195 194 196 42 arch/arm/vfp/vfpdouble.c:761 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg:SI 189) [0 S4 A64]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg:SI 189)
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg:SI 189)
                        (const_int 8 [0x8])) [0 S4 A64]))
            (set (reg:SI 3 r3)
                (mem/s:SI (plus:SI (reg:SI 189)
                        (const_int 12 [0xc])) [0 S4 A32]))
        ]) 188 {*ldmsi4} (nil))

(insn 196 195 197 42 arch/arm/vfp/vfpdouble.c:761 (parallel [
            (set (mem/s:SI (reg:SI 188) [0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg:SI 188)
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s:SI (plus:SI (reg:SI 188)
                        (const_int 8 [0x8])) [0 S4 A64])
                (reg:SI 2 r2))
            (set (mem/s:SI (plus:SI (reg:SI 188)
                        (const_int 12 [0xc])) [0 S4 A32])
                (reg:SI 3 r3))
        ]) 195 {*stmsi4} (nil))

(insn 197 196 198 42 arch/arm/vfp/vfpdouble.c:766 (set (reg:SI 190)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 150 [ vdn ]) [0 <variable>.exponent+0 S2 A64]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 198 197 199 42 arch/arm/vfp/vfpdouble.c:766 (set (reg:SI 191)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vdm ]) [0 <variable>.exponent+0 S2 A64]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 199 198 200 42 arch/arm/vfp/vfpdouble.c:766 (set (reg:SI 147 [ D.4751 ])
        (minus:SI (reg:SI 190)
            (reg:SI 191))) 28 {*arm_subsi3_insn} (nil))

(insn 200 199 201 42 arch/arm/vfp/vfpdouble.c:766 (set (reg/v:SI 145 [ exp_diff ])
        (reg:SI 147 [ D.4751 ])) 167 {*arm_movsi_insn} (nil))

(insn 201 200 202 42 arch/arm/vfp/vfpdouble.c:767 (set (reg/v:DI 134 [ m_sig.774 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 151 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 202 201 203 42 arch/arm/vfp/vfp.h:25 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ exp_diff ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 203 202 204 42 arch/arm/vfp/vfp.h:25 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 241)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 42 -> ( 43 50)

;; Succ edge  43 [50.0%]  (fallthru)
;; Succ edge  50 [50.0%] 

;; Start of basic block ( 42) -> 43
;; Pred edge  42 [50.0%]  (fallthru)
(note 204 203 205 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 205 204 206 43 arch/arm/vfp/vfp.h:26 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ exp_diff ])
            (const_int 63 [0x3f]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 206 205 207 43 arch/arm/vfp/vfp.h:26 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 231)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 43 -> ( 44 47)

;; Succ edge  44 [50.0%]  (fallthru)
;; Succ edge  47 [50.0%] 

;; Start of basic block ( 43) -> 44
;; Pred edge  43 [50.0%]  (fallthru)
(note 207 206 208 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 209 44 arch/arm/vfp/vfp.h:27 (set (reg:DI 0 r0)
        (reg/v:DI 134 [ m_sig.774 ])) 163 {*arm_movdi} (nil))

(insn 209 208 210 44 arch/arm/vfp/vfp.h:27 (set (reg:SI 2 r2)
        (reg:SI 147 [ D.4751 ])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 210 209 211 44 arch/arm/vfp/vfp.h:27 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsr") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 211 210 212 44 arch/arm/vfp/vfp.h:27 (set (reg:DI 192)
        (reg:DI 0 r0)) 163 {*arm_movdi} (expr_list:REG_EQUAL (lshiftrt:DI (reg/v:DI 134 [ m_sig.774 ])
            (reg:SI 147 [ D.4751 ]))
        (nil)))

(insn 212 211 213 44 arch/arm/vfp/vfp.h:27 (set (reg:DI 135 [ D.5921 ])
        (reg:DI 192)) 163 {*arm_movdi} (nil))

(insn 213 212 214 44 arch/arm/vfp/vfp.h:27 (set (reg:SI 193)
        (minus:SI (const_int 64 [0x40])
            (reg/v:SI 145 [ exp_diff ]))) 28 {*arm_subsi3_insn} (nil))

(insn 214 213 215 44 arch/arm/vfp/vfp.h:27 (set (reg:DI 0 r0)
        (reg/v:DI 134 [ m_sig.774 ])) 163 {*arm_movdi} (nil))

(insn 215 214 216 44 arch/arm/vfp/vfp.h:27 (set (reg:SI 2 r2)
        (reg:SI 193)) 167 {*arm_movsi_insn} (nil))

(call_insn/u 216 215 217 44 arch/arm/vfp/vfp.h:27 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsl") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 217 216 218 44 arch/arm/vfp/vfp.h:27 (set (reg:DI 194)
        (reg:DI 0 r0)) 163 {*arm_movdi} (expr_list:REG_EQUAL (ashift:DI (reg/v:DI 134 [ m_sig.774 ])
            (reg:SI 193))
        (nil)))

(insn 218 217 219 44 arch/arm/vfp/vfp.h:27 (set (reg:DI 195)
        (reg:DI 194)) 163 {*arm_movdi} (nil))

(insn 219 218 220 44 arch/arm/vfp/vfp.h:27 (set (reg:DI 0 r0)
        (reg:DI 195)) 163 {*arm_movdi} (nil))

(insn 220 219 221 44 arch/arm/vfp/vfp.h:27 (set (reg:DI 2 r2)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(call_insn/u 221 220 222 44 arch/arm/vfp/vfp.h:27 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_ulcmp") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 222 221 223 44 arch/arm/vfp/vfp.h:27 (set (reg:SI 196)
        (plus:SI (reg:SI 0 r0)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 223 222 224 44 arch/arm/vfp/vfp.h:27 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 224 223 320 44 arch/arm/vfp/vfp.h:27 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 226)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 44 -> ( 46 45)

;; Succ edge  46 [29.0%] 
;; Succ edge  45 [71.0%]  (fallthru)

;; Start of basic block ( 44) -> 45
;; Pred edge  44 [71.0%]  (fallthru)
(note 320 224 225 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 225 320 226 45 arch/arm/vfp/vfp.h:27 (set (reg:DI 195)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))
;; End of basic block 45 -> ( 46)

;; Succ edge  46 [100.0%]  (fallthru)

;; Start of basic block ( 44 45) -> 46
;; Pred edge  44 [29.0%] 
;; Pred edge  45 [100.0%]  (fallthru)
(code_label 226 225 321 46 249 "" [1 uses])

(note 321 226 227 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 227 321 228 46 arch/arm/vfp/vfp.h:27 (set (reg:DI 136 [ D.5917 ])
        (reg:DI 195)) 163 {*arm_movdi} (nil))

(insn 228 227 231 46 arch/arm/vfp/vfp.h:27 (set (reg/v:DI 134 [ m_sig.774 ])
        (ior:DI (reg:DI 136 [ D.5917 ])
            (reg:DI 135 [ D.5921 ]))) 86 {iordi3} (nil))
;; End of basic block 46 -> ( 50)

;; Succ edge  50 [100.0%]  (fallthru)

;; Start of basic block ( 43) -> 47
;; Pred edge  43 [50.0%] 
(code_label 231 228 232 47 248 "" [1 uses])

(note 232 231 233 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 233 232 234 47 arch/arm/vfp/vfp.h:29 (set (reg:DI 0 r0)
        (reg/v:DI 134 [ m_sig.774 ])) 163 {*arm_movdi} (nil))

(insn 234 233 235 47 arch/arm/vfp/vfp.h:29 (set (reg:DI 2 r2)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(call_insn/u 235 234 236 47 arch/arm/vfp/vfp.h:29 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_ulcmp") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 236 235 237 47 arch/arm/vfp/vfp.h:29 (set (reg:SI 197)
        (plus:SI (reg:SI 0 r0)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 237 236 238 47 arch/arm/vfp/vfp.h:29 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 197)
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 238 237 322 47 arch/arm/vfp/vfp.h:29 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 241)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 47 -> ( 50 48)

;; Succ edge  50 [29.0%] 
;; Succ edge  48 [71.0%]  (fallthru)

;; Start of basic block ( 47) -> 48
;; Pred edge  47 [71.0%]  (fallthru)
(note 322 238 239 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 239 322 241 48 arch/arm/vfp/vfp.h:29 (set (reg/v:DI 134 [ m_sig.774 ])
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))
;; End of basic block 48 -> ( 50)

;; Succ edge  50 [100.0%]  (fallthru)

;; Start of basic block ( 42 46 48 47) -> 50
;; Pred edge  42 [50.0%] 
;; Pred edge  46 [100.0%]  (fallthru)
;; Pred edge  48 [100.0%]  (fallthru)
;; Pred edge  47 [29.0%] 
(code_label 241 239 242 50 247 "" [2 uses])

(note 242 241 243 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 243 242 244 50 arch/arm/vfp/vfpdouble.c:772 (set (reg:SI 198)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 150 [ vdn ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 244 243 245 50 arch/arm/vfp/vfpdouble.c:772 (set (reg:SI 199)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 151 [ vdm ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 245 244 246 50 arch/arm/vfp/vfpdouble.c:772 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 198)
            (reg:SI 199))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 246 245 247 50 arch/arm/vfp/vfpdouble.c:772 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 290)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 50 -> ( 51 62)

;; Succ edge  51 [72.0%]  (fallthru)
;; Succ edge  62 [28.0%] 

;; Start of basic block ( 50) -> 51
;; Pred edge  50 [72.0%]  (fallthru)
(note 247 246 248 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 248 247 249 51 arch/arm/vfp/vfpdouble.c:773 (set (reg:DI 200)
        (mem/s/j:DI (plus:SI (reg/v/f:SI 150 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 249 248 250 51 arch/arm/vfp/vfpdouble.c:773 (parallel [
            (set (reg/v:DI 144 [ m_sig ])
                (minus:DI (reg:DI 200)
                    (reg/v:DI 134 [ m_sig.774 ])))
            (clobber (reg:CC 24 cc))
        ]) 20 {*arm_subdi3} (nil))

(insn 250 249 251 51 arch/arm/vfp/vfpdouble.c:774 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 144 [ m_sig ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 251 250 324 51 arch/arm/vfp/vfpdouble.c:774 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 331)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2100 [0x834])
        (nil)))
;; End of basic block 51 -> ( 56 52)

;; Succ edge  56 [21.0%] 
;; Succ edge  52 [79.0%]  (fallthru)

;; Start of basic block ( 51) -> 52
;; Pred edge  51 [79.0%]  (fallthru)
(note 324 251 252 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 252 324 253 52 arch/arm/vfp/vfpdouble.c:774 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 144 [ m_sig ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 253 252 325 52 arch/arm/vfp/vfpdouble.c:774 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 268)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 52 -> ( 57 53)

;; Succ edge  57 [50.0%] 
;; Succ edge  53 [50.0%]  (fallthru)

;; Start of basic block ( 52) -> 53
;; Pred edge  52 [50.0%]  (fallthru)
(note 325 253 254 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 254 325 331 53 arch/arm/vfp/vfpdouble.c:774 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 144 [ m_sig ]) 0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 53 -> ( 57)

;; Succ edge  57 [100.0%]  (fallthru)

;; Start of basic block ( 51) -> 56
;; Pred edge  51 [21.0%] 
(code_label 331 254 259 56 259 "" [1 uses])

(note 259 331 260 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 260 259 261 56 arch/arm/vfp/vfpdouble.c:775 (set (reg:SI 202)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 149 [ vdd ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 261 260 262 56 arch/arm/vfp/vfpdouble.c:775 (set (reg:HI 201)
        (subreg:HI (reg:SI 202) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 262 261 263 56 arch/arm/vfp/vfpdouble.c:775 (set (reg:SI 204)
        (const_int -32768 [0xffffffffffff8000])) 167 {*arm_movsi_insn} (nil))

(insn 263 262 264 56 arch/arm/vfp/vfpdouble.c:775 (set (reg:SI 203)
        (xor:SI (subreg:SI (reg:HI 201) 0)
            (reg:SI 204))) 96 {*arm_xorsi3} (nil))

(insn 264 263 265 56 arch/arm/vfp/vfpdouble.c:775 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 149 [ vdd ])
                (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
        (subreg:HI (reg:SI 203) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 265 264 268 56 arch/arm/vfp/vfpdouble.c:776 (parallel [
            (set (reg/v:DI 144 [ m_sig ])
                (neg:DI (reg/v:DI 144 [ m_sig ])))
            (clobber (reg:CC 24 cc))
        ]) 125 {*arm_negdi2} (nil))
;; End of basic block 56 -> ( 63)

;; Succ edge  63 [100.0%]  (fallthru)

;; Start of basic block ( 52 53) -> 57
;; Pred edge  52 [50.0%] 
;; Pred edge  53 [100.0%]  (fallthru)
(code_label 268 265 269 57 252 "" [1 uses])

(note 269 268 270 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 270 269 271 57 arch/arm/vfp/vfpdouble.c:777 (set (reg:SI 205)
        (subreg:SI (reg/v:DI 144 [ m_sig ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 271 270 272 57 arch/arm/vfp/vfpdouble.c:777 (set (reg:SI 205)
        (ior:SI (reg:SI 205)
            (subreg:SI (reg/v:DI 144 [ m_sig ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 272 271 273 57 arch/arm/vfp/vfpdouble.c:777 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 205)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 273 272 274 57 arch/arm/vfp/vfpdouble.c:777 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 294)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 57 -> ( 58 63)

;; Succ edge  58 [50.0%]  (fallthru)
;; Succ edge  63 [50.0%] 

;; Start of basic block ( 57) -> 58
;; Pred edge  57 [50.0%]  (fallthru)
(note 274 273 275 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 275 274 276 58 arch/arm/vfp/vfpdouble.c:778 (set (reg:SI 206)
        (and:SI (reg/v:SI 152 [ fpscr ])
            (const_int 12582912 [0xc00000]))) 67 {*arm_andsi3_insn} (nil))

(insn 276 275 277 58 arch/arm/vfp/vfpdouble.c:778 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 206)
            (const_int 8388608 [0x800000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 277 276 278 58 arch/arm/vfp/vfpdouble.c:778 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 282)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 58 -> ( 60 59)

;; Succ edge  60 [28.0%] 
;; Succ edge  59 [72.0%]  (fallthru)

;; Start of basic block ( 58) -> 59
;; Pred edge  58 [72.0%]  (fallthru)
(note 278 277 279 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 279 278 282 59 arch/arm/vfp/vfpdouble.c:778 discrim 2 (set (reg:SI 146 [ iftmp.149 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 59 -> ( 61)

;; Succ edge  61 [100.0%]  (fallthru)

;; Start of basic block ( 58) -> 60
;; Pred edge  58 [28.0%] 
(code_label 282 279 283 60 255 "" [1 uses])

(note 283 282 284 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 284 283 285 60 arch/arm/vfp/vfpdouble.c:778 discrim 1 (set (reg:SI 146 [ iftmp.149 ])
        (const_int 32768 [0x8000])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 60 -> ( 61)

;; Succ edge  61 [100.0%]  (fallthru)

;; Start of basic block ( 60 59) -> 61
;; Pred edge  60 [100.0%]  (fallthru)
;; Pred edge  59 [100.0%]  (fallthru)
(code_label 285 284 286 61 256 "" [0 uses])

(note 286 285 287 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 287 286 290 61 arch/arm/vfp/vfpdouble.c:778 discrim 3 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 149 [ vdd ])
                (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 146 [ iftmp.149 ]) 0)) 176 {*movhi_insn_arch4} (nil))
;; End of basic block 61 -> ( 63)

;; Succ edge  63 [100.0%]  (fallthru)

;; Start of basic block ( 50) -> 62
;; Pred edge  50 [28.0%] 
(code_label 290 287 291 62 251 "" [1 uses])

(note 291 290 292 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 292 291 293 62 arch/arm/vfp/vfpdouble.c:782 (set (reg:DI 207)
        (mem/s/j:DI (plus:SI (reg/v/f:SI 150 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 293 292 294 62 arch/arm/vfp/vfpdouble.c:782 (parallel [
            (set (reg/v:DI 144 [ m_sig ])
                (plus:DI (reg/v:DI 134 [ m_sig.774 ])
                    (reg:DI 207)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))
;; End of basic block 62 -> ( 63)

;; Succ edge  63 [100.0%]  (fallthru)

;; Start of basic block ( 57 62 56 61) -> 63
;; Pred edge  57 [50.0%] 
;; Pred edge  62 [100.0%]  (fallthru)
;; Pred edge  56 [100.0%]  (fallthru)
;; Pred edge  61 [100.0%]  (fallthru)
(code_label 294 293 295 63 254 "" [1 uses])

(note 295 294 296 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 296 295 297 63 arch/arm/vfp/vfpdouble.c:784 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 149 [ vdd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg/v:DI 144 [ m_sig ])) 163 {*arm_movdi} (nil))

(insn 297 296 298 63 arch/arm/vfp/vfpdouble.c:786 (set (reg/v:SI 138 [ exceptions ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 63 -> ( 64)

;; Succ edge  64 [100.0%]  (fallthru)

;; Start of basic block ( 41 63) -> 64
;; Pred edge  41 [100.0%]  (fallthru)
;; Pred edge  63 [100.0%]  (fallthru)
(code_label 298 297 299 64 246 "" [0 uses])

(note 299 298 300 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 300 299 304 64 arch/arm/vfp/vfpdouble.c:787 (set (reg:SI 148 [ <result> ])
        (reg/v:SI 138 [ exceptions ])) 167 {*arm_movsi_insn} (nil))

(insn 304 300 310 64 arch/arm/vfp/vfpdouble.c:787 (set (reg/i:SI 0 r0)
        (reg:SI 148 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 310 304 0 64 arch/arm/vfp/vfpdouble.c:787 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 64 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fsub (vfp_double_fsub)[0:182]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
merging block 14 into block 13
Merged blocks 13 and 14.
merging block 15 into block 13
Merged blocks 13 and 15.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:980 (set (reg/v:SI 142 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:980 (set (reg/v:SI 143 [ dn ])
        (reg:SI 1 r1 [ dn ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:980 (set (reg/v:SI 144 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:980 (set (reg/v:SI 145 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:984 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ dn ])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:984 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:984 (set (reg:DI 140 [ D.4995 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 147)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 146)
        (and:DI (reg:DI 140 [ D.4995 ])
            (reg:DI 147))) 64 {anddi3} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 149) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 146) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 15 14 16 2 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 149) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -30 [0xffffffffffffffe2])) [0 vdn.sign+0 S2 A16])
        (subreg:HI (reg:DI 149) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 17 16 18 2 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 140 [ D.4995 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 18 17 19 2 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 140 [ D.4995 ]) 4)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 19 18 20 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 152)
        (zero_extend:SI (subreg:HI (reg:DI 151) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 20 19 21 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 153)
        (ashift:SI (reg:SI 152)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (nil))

(insn 21 20 22 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 135 [ D.5931 ])
        (lshiftrt:SI (reg:SI 153)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (and:SI (reg:SI 152)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 22 21 23 2 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 vdn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 135 [ D.5931 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 23 22 24 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 156)
        (lshiftrt:SI (subreg:SI (reg:DI 140 [ D.4995 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 24 23 25 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4995 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 25 24 26 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ior:SI (reg:SI 156)
            (subreg:SI (reg:DI 155) 4))) 89 {*arm_iorsi3} (nil))

(insn 26 25 27 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 0)
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4995 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 27 26 28 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 157)
        (ashift:SI (subreg:SI (reg:DI 155) 4)
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 28 27 29 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 0)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 29 28 30 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (ior:SI (reg:SI 157)
            (subreg:SI (reg/v:DI 136 [ significand ]) 0))) 89 {*arm_iorsi3} (nil))

(insn 30 29 31 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 4)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 31 30 32 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 160)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 32 31 33 2 arch/arm/vfp/vfp.h:309 (set (reg:HI 159)
        (subreg:HI (reg:SI 160) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 33 32 34 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 161)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5931 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 34 33 35 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 162)
        (sign_extend:SI (reg:HI 159))) 155 {*arm_extendhisi2_v6} (nil))

(insn 35 34 36 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (reg:SI 162))) 219 {*arm_cmpsi_insn} (nil))

(insn 36 35 37 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 163)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 37 36 38 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 158)
        (subreg:QI (reg:SI 163) 0)) 178 {*arm_movqi_insn} (nil))

(insn 38 37 39 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 165)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5931 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 39 38 40 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 40 39 41 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 166)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 41 40 42 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 164)
        (subreg:QI (reg:SI 166) 0)) 178 {*arm_movqi_insn} (nil))

(insn 42 41 43 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 167)
        (and:SI (subreg:SI (reg:QI 158) 0)
            (subreg:SI (reg:QI 164) 0))) 67 {*arm_andsi3_insn} (nil))

(insn 43 42 44 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 168)
        (subreg:QI (reg:SI 167) 0)) 178 {*arm_movqi_insn} (nil))

(insn 44 43 45 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 169)
        (zero_extend:SI (reg:QI 168))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 45 44 46 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 46 45 47 2 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 2 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [50.0%]  (fallthru)
(note 47 46 48 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 4 arch/arm/vfp/vfp.h:310 (set (reg:DI 170)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 49 48 50 4 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 136 [ significand ])
        (ior:DI (reg/v:DI 136 [ significand ])
            (reg:DI 170))) 86 {iordi3} (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2 4) -> 5
;; Pred edge  2 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 50 49 51 5 266 "" [1 uses])

(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 5 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])
        (reg/v:DI 136 [ significand ])) 163 {*arm_movdi} (nil))

(insn 53 52 54 5 arch/arm/vfp/vfpdouble.c:985 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5931 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 54 53 55 5 arch/arm/vfp/vfpdouble.c:985 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 8)

;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 55 54 56 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 6 arch/arm/vfp/vfpdouble.c:985 discrim 1 (set (reg:SI 171)
        (subreg:SI (reg/v:DI 136 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 6 arch/arm/vfp/vfpdouble.c:985 discrim 1 (set (reg:SI 171)
        (ior:SI (reg:SI 171)
            (subreg:SI (reg/v:DI 136 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 58 57 59 6 arch/arm/vfp/vfpdouble.c:985 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 59 58 60 6 arch/arm/vfp/vfpdouble.c:985 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [29.0%]  (fallthru)
;; Succ edge  8 [71.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [29.0%]  (fallthru)
(note 60 59 61 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 7 arch/arm/vfp/vfpdouble.c:986 (set (reg:SI 172)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 62 61 63 7 arch/arm/vfp/vfpdouble.c:986 (set (reg:SI 0 r0)
        (reg:SI 172)) 167 {*arm_movsi_insn} (nil))

(call_insn 63 62 64 7 arch/arm/vfp/vfpdouble.c:986 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 5 6 7) -> 8
;; Pred edge  5 [50.0%] 
;; Pred edge  6 [71.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 64 63 65 8 267 "" [2 uses])

(note 65 64 66 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 8 arch/arm/vfp/vfpdouble.c:988 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ dm ])) 167 {*arm_movsi_insn} (nil))

(call_insn 67 66 68 8 arch/arm/vfp/vfpdouble.c:988 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 68 67 69 8 arch/arm/vfp/vfpdouble.c:988 (set (reg:DI 139 [ D.5004 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 69 68 70 8 arch/arm/vfp/vfp.h:304 (set (reg:DI 174)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 70 69 71 8 arch/arm/vfp/vfp.h:304 (set (reg:DI 173)
        (and:DI (reg:DI 139 [ D.5004 ])
            (reg:DI 174))) 64 {anddi3} (nil))

(insn 71 70 72 8 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 176) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 173) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 72 71 73 8 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 176) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 73 72 74 8 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -46 [0xffffffffffffffd2])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:DI 176) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 74 73 75 8 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 178) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.5004 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 75 74 76 8 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 178) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.5004 ]) 4)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 76 75 77 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 179)
        (zero_extend:SI (subreg:HI (reg:DI 178) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 77 76 78 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 180)
        (ashift:SI (reg:SI 179)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (nil))

(insn 78 77 79 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 133 [ D.5946 ])
        (lshiftrt:SI (reg:SI 180)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (and:SI (reg:SI 179)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 79 78 80 8 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 133 [ D.5946 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 80 79 81 8 arch/arm/vfp/vfp.h:308 (set (reg:SI 183)
        (lshiftrt:SI (subreg:SI (reg:DI 139 [ D.5004 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 81 80 82 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 4)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.5004 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 82 81 83 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 4)
        (ior:SI (reg:SI 183)
            (subreg:SI (reg:DI 182) 4))) 89 {*arm_iorsi3} (nil))

(insn 83 82 84 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 0)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.5004 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 84 83 85 8 arch/arm/vfp/vfp.h:308 (set (reg:SI 184)
        (ashift:SI (subreg:SI (reg:DI 182) 4)
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 85 84 86 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 182) 0)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 86 85 87 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (ior:SI (reg:SI 184)
            (subreg:SI (reg/v:DI 134 [ significand ]) 0))) 89 {*arm_iorsi3} (nil))

(insn 87 86 88 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 182) 4)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 88 87 89 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 187)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 89 88 90 8 arch/arm/vfp/vfp.h:309 (set (reg:HI 186)
        (subreg:HI (reg:SI 187) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 90 89 91 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 188)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.5946 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 91 90 92 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 189)
        (sign_extend:SI (reg:HI 186))) 155 {*arm_extendhisi2_v6} (nil))

(insn 92 91 93 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188)
            (reg:SI 189))) 219 {*arm_cmpsi_insn} (nil))

(insn 93 92 94 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 190)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 94 93 95 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 185)
        (subreg:QI (reg:SI 190) 0)) 178 {*arm_movqi_insn} (nil))

(insn 95 94 96 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 192)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.5946 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 96 95 97 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 97 96 98 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 193)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 98 97 99 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 191)
        (subreg:QI (reg:SI 193) 0)) 178 {*arm_movqi_insn} (nil))

(insn 99 98 100 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 194)
        (and:SI (subreg:SI (reg:QI 185) 0)
            (subreg:SI (reg:QI 191) 0))) 67 {*arm_andsi3_insn} (nil))

(insn 100 99 101 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 195)
        (subreg:QI (reg:SI 194) 0)) 178 {*arm_movqi_insn} (nil))

(insn 101 100 102 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 196)
        (zero_extend:SI (reg:QI 195))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 102 101 103 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 103 102 104 8 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 107)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 9 10)

;; Succ edge  9 [50.0%]  (fallthru)
;; Succ edge  10 [50.0%] 

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 104 103 105 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 9 arch/arm/vfp/vfp.h:310 (set (reg:DI 197)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 106 105 107 9 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 134 [ significand ])
        (ior:DI (reg/v:DI 134 [ significand ])
            (reg:DI 197))) 86 {iordi3} (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 10
;; Pred edge  8 [50.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 107 106 108 10 268 "" [1 uses])

(note 108 107 109 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 10 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -40 [0xffffffffffffffd8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 134 [ significand ])) 163 {*arm_movdi} (nil))

(insn 110 109 111 10 arch/arm/vfp/vfpdouble.c:989 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.5946 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 111 110 112 10 arch/arm/vfp/vfpdouble.c:989 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 10 -> ( 11 13)

;; Succ edge  11 [61.0%]  (fallthru)
;; Succ edge  13 [39.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [61.0%]  (fallthru)
(note 112 111 113 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 114 11 arch/arm/vfp/vfpdouble.c:989 discrim 1 (set (reg:SI 198)
        (subreg:SI (reg/v:DI 134 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 114 113 115 11 arch/arm/vfp/vfpdouble.c:989 discrim 1 (set (reg:SI 198)
        (ior:SI (reg:SI 198)
            (subreg:SI (reg/v:DI 134 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 115 114 116 11 arch/arm/vfp/vfpdouble.c:989 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 198)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 116 115 117 11 arch/arm/vfp/vfpdouble.c:989 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 11 -> ( 12 13)

;; Succ edge  12 [39.0%]  (fallthru)
;; Succ edge  13 [61.0%] 

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [39.0%]  (fallthru)
(note 117 116 118 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 118 117 119 12 arch/arm/vfp/vfpdouble.c:990 (set (reg:SI 199)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0]))) 4 {*arm_addsi3} (nil))

(insn 119 118 120 12 arch/arm/vfp/vfpdouble.c:990 (set (reg:SI 0 r0)
        (reg:SI 199)) 167 {*arm_movsi_insn} (nil))

(call_insn 120 119 121 12 arch/arm/vfp/vfpdouble.c:990 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 12 -> ( 13)

;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 10 11 12) -> 13
;; Pred edge  10 [39.0%] 
;; Pred edge  11 [61.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 121 120 122 13 269 "" [2 uses])

(note 122 121 123 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 13 arch/arm/vfp/vfpdouble.c:995 (set (reg:SI 201)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -46 [0xffffffffffffffd2])) [0 vdm.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 124 123 125 13 arch/arm/vfp/vfpdouble.c:995 (set (reg:HI 200)
        (subreg:HI (reg:SI 201) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 125 124 126 13 arch/arm/vfp/vfpdouble.c:995 (set (reg:SI 203)
        (const_int -32768 [0xffffffffffff8000])) 167 {*arm_movsi_insn} (nil))

(insn 126 125 127 13 arch/arm/vfp/vfpdouble.c:995 (set (reg:SI 202)
        (xor:SI (subreg:SI (reg:HI 200) 0)
            (reg:SI 203))) 96 {*arm_xorsi3} (nil))

(insn 127 126 128 13 arch/arm/vfp/vfpdouble.c:995 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -46 [0xffffffffffffffd2])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:SI 202) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 128 127 129 13 arch/arm/vfp/vfpdouble.c:997 (set (reg:SI 204)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 129 128 130 13 arch/arm/vfp/vfpdouble.c:997 (set (reg:SI 205)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 130 129 131 13 arch/arm/vfp/vfpdouble.c:997 (set (reg:SI 206)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0]))) 4 {*arm_addsi3} (nil))

(insn 131 130 132 13 arch/arm/vfp/vfpdouble.c:997 (set (reg:SI 0 r0)
        (reg:SI 204)) 167 {*arm_movsi_insn} (nil))

(insn 132 131 133 13 arch/arm/vfp/vfpdouble.c:997 (set (reg:SI 1 r1)
        (reg:SI 205)) 167 {*arm_movsi_insn} (nil))

(insn 133 132 134 13 arch/arm/vfp/vfpdouble.c:997 (set (reg:SI 2 r2)
        (reg:SI 206)) 167 {*arm_movsi_insn} (nil))

(insn 134 133 135 13 arch/arm/vfp/vfpdouble.c:997 (set (reg:SI 3 r3)
        (reg/v:SI 145 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 135 134 136 13 arch/arm/vfp/vfpdouble.c:997 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_add") [flags 0x3] <function_decl 0x10b08080 vfp_double_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 136 135 137 13 arch/arm/vfp/vfpdouble.c:997 (set (reg/v:SI 137 [ exceptions ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 137 136 138 13 arch/arm/vfp/vfpdouble.c:999 (set (reg:SI 207)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 138 137 139 13 arch/arm/vfp/vfpdouble.c:999 (set (reg/f:SI 208)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10e08c40>)) 167 {*arm_movsi_insn} (nil))

(insn 139 138 140 13 arch/arm/vfp/vfpdouble.c:999 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 208)) 167 {*arm_movsi_insn} (nil))

(insn 140 139 141 13 arch/arm/vfp/vfpdouble.c:999 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 141 140 142 13 arch/arm/vfp/vfpdouble.c:999 (set (reg:SI 1 r1)
        (reg:SI 207)) 167 {*arm_movsi_insn} (nil))

(insn 142 141 143 13 arch/arm/vfp/vfpdouble.c:999 (set (reg:SI 2 r2)
        (reg/v:SI 145 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(insn 143 142 144 13 arch/arm/vfp/vfpdouble.c:999 (set (reg:SI 3 r3)
        (reg/v:SI 137 [ exceptions ])) 167 {*arm_movsi_insn} (nil))

(call_insn 144 143 145 13 arch/arm/vfp/vfpdouble.c:999 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 145 144 146 13 arch/arm/vfp/vfpdouble.c:999 (set (reg:SI 138 [ D.5015 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 146 145 150 13 arch/arm/vfp/vfpdouble.c:1000 (set (reg:SI 141 [ <result> ])
        (reg:SI 138 [ D.5015 ])) 167 {*arm_movsi_insn} (nil))

(insn 150 146 156 13 arch/arm/vfp/vfpdouble.c:1000 (set (reg/i:SI 0 r0)
        (reg:SI 141 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 156 150 0 13 arch/arm/vfp/vfpdouble.c:1000 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 13 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_multiply_accumulate (vfp_double_multiply_accumulate)[0:174]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
merging block 20 into block 19
Merged blocks 19 and 20.
merging block 21 into block 19
Merged blocks 19 and 21.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 9 3 2 arch/arm/vfp/vfpdouble.c:852 (set (reg/v:SI 147 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:852 (set (reg/v:SI 148 [ dn ])
        (reg:SI 1 r1 [ dn ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:852 (set (reg/v:SI 149 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:852 (set (reg/v:SI 150 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 arch/arm/vfp/vfpdouble.c:852 (set (reg/v:SI 151 [ negate ])
        (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 4 [0x4])) [0 negate+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 4 [0x4])) [0 negate+0 S4 A32])
        (nil)))

(insn 7 6 8 2 arch/arm/vfp/vfpdouble.c:852 (set (reg/v/f:SI 152 [ func ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 8 [0x8])) [0 func+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 8 [0x8])) [0 func+0 S4 A32])
        (nil)))

(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)

(insn 11 8 12 2 arch/arm/vfp/vfpdouble.c:856 (set (reg:SI 0 r0)
        (reg/v:SI 148 [ dn ])) 167 {*arm_movsi_insn} (nil))

(call_insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:856 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 13 12 14 2 arch/arm/vfp/vfpdouble.c:856 (set (reg:DI 145 [ D.4821 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 154)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 15 14 16 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 153)
        (and:DI (reg:DI 145 [ D.4821 ])
            (reg:DI 154))) 64 {anddi3} (nil))

(insn 16 15 17 2 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 156) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 153) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 17 16 18 2 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 156) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 2 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -46 [0xffffffffffffffd2])) [0 vdn.sign+0 S2 A16])
        (subreg:HI (reg:DI 156) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 19 18 20 2 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 158) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 145 [ D.4821 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 20 19 21 2 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 158) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 145 [ D.4821 ]) 4)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 21 20 22 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 159)
        (zero_extend:SI (subreg:HI (reg:DI 158) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 22 21 23 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 160)
        (ashift:SI (reg:SI 159)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (nil))

(insn 23 22 24 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 138 [ D.5961 ])
        (lshiftrt:SI (reg:SI 160)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (and:SI (reg:SI 159)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 24 23 25 2 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0])) [0 vdn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 138 [ D.5961 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 25 24 26 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 163)
        (lshiftrt:SI (subreg:SI (reg:DI 145 [ D.4821 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 26 25 27 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 162) 4)
        (ashift:SI (subreg:SI (reg:DI 145 [ D.4821 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 27 26 28 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 162) 4)
        (ior:SI (reg:SI 163)
            (subreg:SI (reg:DI 162) 4))) 89 {*arm_iorsi3} (nil))

(insn 28 27 29 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 162) 0)
        (ashift:SI (subreg:SI (reg:DI 145 [ D.4821 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 29 28 30 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 164)
        (ashift:SI (subreg:SI (reg:DI 162) 4)
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 30 29 31 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 139 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 162) 0)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 31 30 32 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 139 [ significand ]) 0)
        (ior:SI (reg:SI 164)
            (subreg:SI (reg/v:DI 139 [ significand ]) 0))) 89 {*arm_iorsi3} (nil))

(insn 32 31 33 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 139 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 162) 4)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 33 32 34 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 167)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 2 arch/arm/vfp/vfp.h:309 (set (reg:HI 166)
        (subreg:HI (reg:SI 167) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 35 34 36 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 168)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 138 [ D.5961 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 36 35 37 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 169)
        (sign_extend:SI (reg:HI 166))) 155 {*arm_extendhisi2_v6} (nil))

(insn 37 36 38 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (reg:SI 169))) 219 {*arm_cmpsi_insn} (nil))

(insn 38 37 39 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 170)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 39 38 40 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 165)
        (subreg:QI (reg:SI 170) 0)) 178 {*arm_movqi_insn} (nil))

(insn 40 39 41 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 172)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 138 [ D.5961 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 41 40 42 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 42 41 43 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 173)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 43 42 44 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 171)
        (subreg:QI (reg:SI 173) 0)) 178 {*arm_movqi_insn} (nil))

(insn 44 43 45 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 174)
        (and:SI (subreg:SI (reg:QI 165) 0)
            (subreg:SI (reg:QI 171) 0))) 67 {*arm_andsi3_insn} (nil))

(insn 45 44 46 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 175)
        (subreg:QI (reg:SI 174) 0)) 178 {*arm_movqi_insn} (nil))

(insn 46 45 47 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 176)
        (zero_extend:SI (reg:QI 175))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 47 46 48 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 48 47 49 2 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 52)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 2 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [50.0%]  (fallthru)
(note 49 48 50 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 4 arch/arm/vfp/vfp.h:310 (set (reg:DI 177)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 51 50 52 4 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 139 [ significand ])
        (ior:DI (reg/v:DI 139 [ significand ])
            (reg:DI 177))) 86 {iordi3} (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2 4) -> 5
;; Pred edge  2 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 52 51 53 5 274 "" [1 uses])

(note 53 52 54 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 54 53 55 5 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -40 [0xffffffffffffffd8])) [0 vdn.significand+0 S8 A64])
        (reg/v:DI 139 [ significand ])) 163 {*arm_movdi} (nil))

(insn 55 54 56 5 arch/arm/vfp/vfpdouble.c:857 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138 [ D.5961 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 56 55 57 5 arch/arm/vfp/vfpdouble.c:857 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 66)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 8)

;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 57 56 58 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 59 6 arch/arm/vfp/vfpdouble.c:857 discrim 1 (set (reg:SI 178)
        (subreg:SI (reg/v:DI 139 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 59 58 60 6 arch/arm/vfp/vfpdouble.c:857 discrim 1 (set (reg:SI 178)
        (ior:SI (reg:SI 178)
            (subreg:SI (reg/v:DI 139 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 60 59 61 6 arch/arm/vfp/vfpdouble.c:857 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 61 60 62 6 arch/arm/vfp/vfpdouble.c:857 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 66)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [29.0%]  (fallthru)
;; Succ edge  8 [71.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [29.0%]  (fallthru)
(note 62 61 63 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 64 7 arch/arm/vfp/vfpdouble.c:858 (set (reg:SI 179)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0]))) 4 {*arm_addsi3} (nil))

(insn 64 63 65 7 arch/arm/vfp/vfpdouble.c:858 (set (reg:SI 0 r0)
        (reg:SI 179)) 167 {*arm_movsi_insn} (nil))

(call_insn 65 64 66 7 arch/arm/vfp/vfpdouble.c:858 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 5 6 7) -> 8
;; Pred edge  5 [50.0%] 
;; Pred edge  6 [71.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 66 65 67 8 275 "" [2 uses])

(note 67 66 68 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 68 67 69 8 arch/arm/vfp/vfpdouble.c:860 (set (reg:SI 0 r0)
        (reg/v:SI 149 [ dm ])) 167 {*arm_movsi_insn} (nil))

(call_insn 69 68 70 8 arch/arm/vfp/vfpdouble.c:860 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 70 69 71 8 arch/arm/vfp/vfpdouble.c:860 (set (reg:DI 144 [ D.4830 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 71 70 72 8 arch/arm/vfp/vfp.h:304 (set (reg:DI 181)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 72 71 73 8 arch/arm/vfp/vfp.h:304 (set (reg:DI 180)
        (and:DI (reg:DI 144 [ D.4830 ])
            (reg:DI 181))) 64 {anddi3} (nil))

(insn 73 72 74 8 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 183) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 180) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 74 73 75 8 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 183) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 75 74 76 8 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -62 [0xffffffffffffffc2])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:DI 183) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 76 75 77 8 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 185) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 144 [ D.4830 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 77 76 78 8 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 185) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 144 [ D.4830 ]) 4)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 78 77 79 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 186)
        (zero_extend:SI (subreg:HI (reg:DI 185) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 79 78 80 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 187)
        (ashift:SI (reg:SI 186)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (nil))

(insn 80 79 81 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 136 [ D.5976 ])
        (lshiftrt:SI (reg:SI 187)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (and:SI (reg:SI 186)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 81 80 82 8 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -64 [0xffffffffffffffc0])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 136 [ D.5976 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 82 81 83 8 arch/arm/vfp/vfp.h:308 (set (reg:SI 190)
        (lshiftrt:SI (subreg:SI (reg:DI 144 [ D.4830 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 83 82 84 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 189) 4)
        (ashift:SI (subreg:SI (reg:DI 144 [ D.4830 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 84 83 85 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 189) 4)
        (ior:SI (reg:SI 190)
            (subreg:SI (reg:DI 189) 4))) 89 {*arm_iorsi3} (nil))

(insn 85 84 86 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 189) 0)
        (ashift:SI (subreg:SI (reg:DI 144 [ D.4830 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 86 85 87 8 arch/arm/vfp/vfp.h:308 (set (reg:SI 191)
        (ashift:SI (subreg:SI (reg:DI 189) 4)
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 87 86 88 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 137 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 189) 0)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 88 87 89 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 137 [ significand ]) 0)
        (ior:SI (reg:SI 191)
            (subreg:SI (reg/v:DI 137 [ significand ]) 0))) 89 {*arm_iorsi3} (nil))

(insn 89 88 90 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 137 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 189) 4)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 90 89 91 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 194)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 91 90 92 8 arch/arm/vfp/vfp.h:309 (set (reg:HI 193)
        (subreg:HI (reg:SI 194) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 92 91 93 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 195)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5976 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 93 92 94 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 196)
        (sign_extend:SI (reg:HI 193))) 155 {*arm_extendhisi2_v6} (nil))

(insn 94 93 95 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 195)
            (reg:SI 196))) 219 {*arm_cmpsi_insn} (nil))

(insn 95 94 96 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 197)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 96 95 97 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 192)
        (subreg:QI (reg:SI 197) 0)) 178 {*arm_movqi_insn} (nil))

(insn 97 96 98 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 199)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5976 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 98 97 99 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 199)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 99 98 100 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 200)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 100 99 101 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 198)
        (subreg:QI (reg:SI 200) 0)) 178 {*arm_movqi_insn} (nil))

(insn 101 100 102 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 201)
        (and:SI (subreg:SI (reg:QI 192) 0)
            (subreg:SI (reg:QI 198) 0))) 67 {*arm_andsi3_insn} (nil))

(insn 102 101 103 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 202)
        (subreg:QI (reg:SI 201) 0)) 178 {*arm_movqi_insn} (nil))

(insn 103 102 104 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 203)
        (zero_extend:SI (reg:QI 202))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 104 103 105 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 203)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 105 104 106 8 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 109)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 9 10)

;; Succ edge  9 [50.0%]  (fallthru)
;; Succ edge  10 [50.0%] 

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 106 105 107 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 107 106 108 9 arch/arm/vfp/vfp.h:310 (set (reg:DI 204)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 108 107 109 9 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 137 [ significand ])
        (ior:DI (reg/v:DI 137 [ significand ])
            (reg:DI 204))) 86 {iordi3} (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 10
;; Pred edge  8 [50.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 109 108 110 10 276 "" [1 uses])

(note 110 109 111 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 111 110 112 10 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -56 [0xffffffffffffffc8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 137 [ significand ])) 163 {*arm_movdi} (nil))

(insn 112 111 113 10 arch/arm/vfp/vfpdouble.c:861 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.5976 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 113 112 114 10 arch/arm/vfp/vfpdouble.c:861 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 123)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 10 -> ( 11 13)

;; Succ edge  11 [50.0%]  (fallthru)
;; Succ edge  13 [50.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [50.0%]  (fallthru)
(note 114 113 115 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 115 114 116 11 arch/arm/vfp/vfpdouble.c:861 discrim 1 (set (reg:SI 205)
        (subreg:SI (reg/v:DI 137 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 116 115 117 11 arch/arm/vfp/vfpdouble.c:861 discrim 1 (set (reg:SI 205)
        (ior:SI (reg:SI 205)
            (subreg:SI (reg/v:DI 137 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 117 116 118 11 arch/arm/vfp/vfpdouble.c:861 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 205)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 118 117 119 11 arch/arm/vfp/vfpdouble.c:861 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 123)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 11 -> ( 12 13)

;; Succ edge  12 [29.0%]  (fallthru)
;; Succ edge  13 [71.0%] 

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [29.0%]  (fallthru)
(note 119 118 120 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 120 119 121 12 arch/arm/vfp/vfpdouble.c:862 (set (reg:SI 206)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -64 [0xffffffffffffffc0]))) 4 {*arm_addsi3} (nil))

(insn 121 120 122 12 arch/arm/vfp/vfpdouble.c:862 (set (reg:SI 0 r0)
        (reg:SI 206)) 167 {*arm_movsi_insn} (nil))

(call_insn 122 121 123 12 arch/arm/vfp/vfpdouble.c:862 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 12 -> ( 13)

;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 10 11 12) -> 13
;; Pred edge  10 [50.0%] 
;; Pred edge  11 [71.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 123 122 124 13 277 "" [2 uses])

(note 124 123 125 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 125 124 126 13 arch/arm/vfp/vfpdouble.c:864 (set (reg:SI 207)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 126 125 127 13 arch/arm/vfp/vfpdouble.c:864 (set (reg:SI 208)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0]))) 4 {*arm_addsi3} (nil))

(insn 127 126 128 13 arch/arm/vfp/vfpdouble.c:864 (set (reg:SI 209)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -64 [0xffffffffffffffc0]))) 4 {*arm_addsi3} (nil))

(insn 128 127 129 13 arch/arm/vfp/vfpdouble.c:864 (set (reg:SI 0 r0)
        (reg:SI 207)) 167 {*arm_movsi_insn} (nil))

(insn 129 128 130 13 arch/arm/vfp/vfpdouble.c:864 (set (reg:SI 1 r1)
        (reg:SI 208)) 167 {*arm_movsi_insn} (nil))

(insn 130 129 131 13 arch/arm/vfp/vfpdouble.c:864 (set (reg:SI 2 r2)
        (reg:SI 209)) 167 {*arm_movsi_insn} (nil))

(insn 131 130 132 13 arch/arm/vfp/vfpdouble.c:864 (set (reg:SI 3 r3)
        (reg/v:SI 150 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 132 131 133 13 arch/arm/vfp/vfpdouble.c:864 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_multiply") [flags 0x3] <function_decl 0x10b08180 vfp_double_multiply>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 133 132 134 13 arch/arm/vfp/vfpdouble.c:864 (set (reg/v:SI 140 [ exceptions ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 134 133 135 13 arch/arm/vfp/vfpdouble.c:865 (set (reg:SI 210)
        (and:SI (reg/v:SI 151 [ negate ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 135 134 136 13 arch/arm/vfp/vfpdouble.c:865 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 210)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 136 135 137 13 arch/arm/vfp/vfpdouble.c:865 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 143)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 14 15)

;; Succ edge  14 [50.0%]  (fallthru)
;; Succ edge  15 [50.0%] 

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [50.0%]  (fallthru)
(note 137 136 138 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 138 137 139 14 arch/arm/vfp/vfpdouble.c:866 (set (reg:SI 212)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -30 [0xffffffffffffffe2])) [0 vdp.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 139 138 140 14 arch/arm/vfp/vfpdouble.c:866 (set (reg:HI 211)
        (subreg:HI (reg:SI 212) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 140 139 141 14 arch/arm/vfp/vfpdouble.c:866 (set (reg:SI 214)
        (const_int -32768 [0xffffffffffff8000])) 167 {*arm_movsi_insn} (nil))

(insn 141 140 142 14 arch/arm/vfp/vfpdouble.c:866 (set (reg:SI 213)
        (xor:SI (subreg:SI (reg:HI 211) 0)
            (reg:SI 214))) 96 {*arm_xorsi3} (nil))

(insn 142 141 143 14 arch/arm/vfp/vfpdouble.c:866 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -30 [0xffffffffffffffe2])) [0 vdp.sign+0 S2 A16])
        (subreg:HI (reg:SI 213) 0)) 176 {*movhi_insn_arch4} (nil))
;; End of basic block 14 -> ( 15)

;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 13 14) -> 15
;; Pred edge  13 [50.0%] 
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 143 142 144 15 278 "" [1 uses])

(note 144 143 145 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 145 144 146 15 arch/arm/vfp/vfpdouble.c:868 (set (reg:SI 0 r0)
        (reg/v:SI 147 [ dd ])) 167 {*arm_movsi_insn} (nil))

(call_insn 146 145 147 15 arch/arm/vfp/vfpdouble.c:868 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 147 146 148 15 arch/arm/vfp/vfpdouble.c:868 (set (reg:DI 143 [ D.4847 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 148 147 149 15 arch/arm/vfp/vfp.h:304 (set (reg:DI 216)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 149 148 150 15 arch/arm/vfp/vfp.h:304 (set (reg:DI 215)
        (and:DI (reg:DI 143 [ D.4847 ])
            (reg:DI 216))) 64 {anddi3} (nil))

(insn 150 149 151 15 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 218) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 215) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 151 150 152 15 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 218) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 152 151 153 15 arch/arm/vfp/vfp.h:304 (set (reg:SI 133 [ D.5994 ])
        (zero_extend:SI (subreg:HI (reg:DI 218) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 153 152 154 15 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -46 [0xffffffffffffffd2])) [0 vdn.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 133 [ D.5994 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 154 153 155 15 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 220) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 143 [ D.4847 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 155 154 156 15 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 220) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 143 [ D.4847 ]) 4)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 156 155 157 15 arch/arm/vfp/vfp.h:305 (set (reg:SI 221)
        (zero_extend:SI (subreg:HI (reg:DI 220) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 157 156 158 15 arch/arm/vfp/vfp.h:305 (set (reg:SI 222)
        (ashift:SI (reg:SI 221)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (nil))

(insn 158 157 159 15 arch/arm/vfp/vfp.h:305 (set (reg:SI 134 [ D.5991 ])
        (lshiftrt:SI (reg:SI 222)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (and:SI (reg:SI 221)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 159 158 160 15 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0])) [0 vdn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 134 [ D.5991 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 160 159 161 15 arch/arm/vfp/vfp.h:308 (set (reg:SI 225)
        (lshiftrt:SI (subreg:SI (reg:DI 143 [ D.4847 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 161 160 162 15 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 224) 4)
        (ashift:SI (subreg:SI (reg:DI 143 [ D.4847 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 162 161 163 15 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 224) 4)
        (ior:SI (reg:SI 225)
            (subreg:SI (reg:DI 224) 4))) 89 {*arm_iorsi3} (nil))

(insn 163 162 164 15 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 224) 0)
        (ashift:SI (subreg:SI (reg:DI 143 [ D.4847 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 164 163 165 15 arch/arm/vfp/vfp.h:308 (set (reg:SI 226)
        (ashift:SI (subreg:SI (reg:DI 224) 4)
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 165 164 166 15 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 224) 0)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 166 165 167 15 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (ior:SI (reg:SI 226)
            (subreg:SI (reg/v:DI 135 [ significand ]) 0))) 89 {*arm_iorsi3} (nil))

(insn 167 166 168 15 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 224) 4)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 168 167 169 15 arch/arm/vfp/vfp.h:309 (set (reg:SI 229)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 169 168 170 15 arch/arm/vfp/vfp.h:309 (set (reg:HI 228)
        (subreg:HI (reg:SI 229) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 170 169 171 15 arch/arm/vfp/vfp.h:309 (set (reg:SI 230)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.5991 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 171 170 172 15 arch/arm/vfp/vfp.h:309 (set (reg:SI 231)
        (sign_extend:SI (reg:HI 228))) 155 {*arm_extendhisi2_v6} (nil))

(insn 172 171 173 15 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 230)
            (reg:SI 231))) 219 {*arm_cmpsi_insn} (nil))

(insn 173 172 174 15 arch/arm/vfp/vfp.h:309 (set (reg:SI 232)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 174 173 175 15 arch/arm/vfp/vfp.h:309 (set (reg:QI 227)
        (subreg:QI (reg:SI 232) 0)) 178 {*arm_movqi_insn} (nil))

(insn 175 174 176 15 arch/arm/vfp/vfp.h:309 (set (reg:SI 234)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.5991 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 176 175 177 15 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 234)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 177 176 178 15 arch/arm/vfp/vfp.h:309 (set (reg:SI 235)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 178 177 179 15 arch/arm/vfp/vfp.h:309 (set (reg:QI 233)
        (subreg:QI (reg:SI 235) 0)) 178 {*arm_movqi_insn} (nil))

(insn 179 178 180 15 arch/arm/vfp/vfp.h:309 (set (reg:SI 236)
        (and:SI (subreg:SI (reg:QI 227) 0)
            (subreg:SI (reg:QI 233) 0))) 67 {*arm_andsi3_insn} (nil))

(insn 180 179 181 15 arch/arm/vfp/vfp.h:309 (set (reg:QI 237)
        (subreg:QI (reg:SI 236) 0)) 178 {*arm_movqi_insn} (nil))

(insn 181 180 182 15 arch/arm/vfp/vfp.h:309 (set (reg:SI 238)
        (zero_extend:SI (reg:QI 237))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 182 181 183 15 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 238)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 183 182 184 15 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 187)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 15 -> ( 16 17)

;; Succ edge  16 [50.0%]  (fallthru)
;; Succ edge  17 [50.0%] 

;; Start of basic block ( 15) -> 16
;; Pred edge  15 [50.0%]  (fallthru)
(note 184 183 185 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 185 184 186 16 arch/arm/vfp/vfp.h:310 (set (reg:DI 239)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 186 185 187 16 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 135 [ significand ])
        (ior:DI (reg/v:DI 135 [ significand ])
            (reg:DI 239))) 86 {iordi3} (nil))
;; End of basic block 16 -> ( 17)

;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 15 16) -> 17
;; Pred edge  15 [50.0%] 
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 187 186 188 17 279 "" [1 uses])

(note 188 187 189 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 189 188 190 17 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -40 [0xffffffffffffffd8])) [0 vdn.significand+0 S8 A64])
        (reg/v:DI 135 [ significand ])) 163 {*arm_movdi} (nil))

(insn 190 189 191 17 arch/arm/vfp/vfpdouble.c:869 (set (reg:SI 240)
        (and:SI (reg/v:SI 151 [ negate ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (nil))

(insn 191 190 192 17 arch/arm/vfp/vfpdouble.c:869 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 240)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 192 191 193 17 arch/arm/vfp/vfpdouble.c:869 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 197)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 17 -> ( 18 19)

;; Succ edge  18 [61.0%]  (fallthru)
;; Succ edge  19 [39.0%] 

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [61.0%]  (fallthru)
(note 193 192 194 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 194 193 195 18 arch/arm/vfp/vfpdouble.c:870 (set (reg:SI 242)
        (const_int -32768 [0xffffffffffff8000])) 167 {*arm_movsi_insn} (nil))

(insn 195 194 196 18 arch/arm/vfp/vfpdouble.c:870 (set (reg:SI 241)
        (xor:SI (reg:SI 133 [ D.5994 ])
            (reg:SI 242))) 96 {*arm_xorsi3} (nil))

(insn 196 195 197 18 arch/arm/vfp/vfpdouble.c:870 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -46 [0xffffffffffffffd2])) [0 vdn.sign+0 S2 A16])
        (subreg:HI (reg:SI 241) 0)) 176 {*movhi_insn_arch4} (nil))
;; End of basic block 18 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 17 18) -> 19
;; Pred edge  17 [39.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 197 196 198 19 280 "" [1 uses])

(note 198 197 199 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 199 198 200 19 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 243)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 200 199 201 19 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 244)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0]))) 4 {*arm_addsi3} (nil))

(insn 201 200 202 19 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 245)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 202 201 203 19 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 0 r0)
        (reg:SI 243)) 167 {*arm_movsi_insn} (nil))

(insn 203 202 204 19 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 1 r1)
        (reg:SI 244)) 167 {*arm_movsi_insn} (nil))

(insn 204 203 205 19 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 2 r2)
        (reg:SI 245)) 167 {*arm_movsi_insn} (nil))

(insn 205 204 206 19 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 3 r3)
        (reg/v:SI 150 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 206 205 207 19 arch/arm/vfp/vfpdouble.c:872 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_add") [flags 0x3] <function_decl 0x10b08080 vfp_double_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 207 206 208 19 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 142 [ D.4854 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 208 207 209 19 arch/arm/vfp/vfpdouble.c:874 (set (reg:SI 246)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 209 208 210 19 arch/arm/vfp/vfpdouble.c:874 (set (reg:SI 247)
        (ior:SI (reg:SI 142 [ D.4854 ])
            (reg/v:SI 140 [ exceptions ]))) 89 {*arm_iorsi3} (nil))

(insn 210 209 211 19 arch/arm/vfp/vfpdouble.c:874 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 152 [ func ])) 167 {*arm_movsi_insn} (nil))

(insn 211 210 212 19 arch/arm/vfp/vfpdouble.c:874 (set (reg:SI 0 r0)
        (reg/v:SI 147 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 212 211 213 19 arch/arm/vfp/vfpdouble.c:874 (set (reg:SI 1 r1)
        (reg:SI 246)) 167 {*arm_movsi_insn} (nil))

(insn 213 212 214 19 arch/arm/vfp/vfpdouble.c:874 (set (reg:SI 2 r2)
        (reg/v:SI 150 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(insn 214 213 215 19 arch/arm/vfp/vfpdouble.c:874 (set (reg:SI 3 r3)
        (reg:SI 247)) 167 {*arm_movsi_insn} (nil))

(call_insn 215 214 216 19 arch/arm/vfp/vfpdouble.c:874 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 216 215 217 19 arch/arm/vfp/vfpdouble.c:874 (set (reg:SI 141 [ D.4855 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 217 216 221 19 arch/arm/vfp/vfpdouble.c:875 (set (reg:SI 146 [ <result> ])
        (reg:SI 141 [ D.4855 ])) 167 {*arm_movsi_insn} (nil))

(insn 221 217 227 19 arch/arm/vfp/vfpdouble.c:875 (set (reg/i:SI 0 r0)
        (reg:SI 146 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 227 221 0 19 arch/arm/vfp/vfpdouble.c:875 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 19 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fnmsc (vfp_double_fnmsc)[0:178]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
merging block 4 into block 2
Merged blocks 2 and 4.
merging block 5 into block 2
Merged blocks 2 and 5.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:909 (set (reg/v:SI 135 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:909 (set (reg/v:SI 136 [ dn ])
        (reg:SI 1 r1 [ dn ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:909 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:909 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:910 (set (reg:SI 139)
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:910 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 139)) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:910 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x10e32ea0>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:910 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfpdouble.c:910 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfpdouble.c:910 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ dn ])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 arch/arm/vfp/vfpdouble.c:910 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/vfp/vfpdouble.c:910 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 17 16 18 2 arch/arm/vfp/vfpdouble.c:910 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_multiply_accumulate") [flags 0x3] <function_decl 0x10b08280 vfp_double_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 18 17 19 2 arch/arm/vfp/vfpdouble.c:910 (set (reg:SI 133 [ D.4887 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 19 18 23 2 arch/arm/vfp/vfpdouble.c:911 (set (reg:SI 134 [ <result> ])
        (reg:SI 133 [ D.4887 ])) 167 {*arm_movsi_insn} (nil))

(insn 23 19 29 2 arch/arm/vfp/vfpdouble.c:911 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 29 23 0 2 arch/arm/vfp/vfpdouble.c:911 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fnmac (vfp_double_fnmac)[0:176]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
merging block 4 into block 2
Merged blocks 2 and 4.
merging block 5 into block 2
Merged blocks 2 and 5.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:893 (set (reg/v:SI 135 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:893 (set (reg/v:SI 136 [ dn ])
        (reg:SI 1 r1 [ dn ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:893 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:893 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:894 (set (reg:SI 139)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:894 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 139)) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:894 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x10e374a0>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:894 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfpdouble.c:894 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfpdouble.c:894 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ dn ])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 arch/arm/vfp/vfpdouble.c:894 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/vfp/vfpdouble.c:894 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 17 16 18 2 arch/arm/vfp/vfpdouble.c:894 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_multiply_accumulate") [flags 0x3] <function_decl 0x10b08280 vfp_double_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 18 17 19 2 arch/arm/vfp/vfpdouble.c:894 (set (reg:SI 133 [ D.4871 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 19 18 23 2 arch/arm/vfp/vfpdouble.c:895 (set (reg:SI 134 [ <result> ])
        (reg:SI 133 [ D.4871 ])) 167 {*arm_movsi_insn} (nil))

(insn 23 19 29 2 arch/arm/vfp/vfpdouble.c:895 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 29 23 0 2 arch/arm/vfp/vfpdouble.c:895 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fmsc (vfp_double_fmsc)[0:177]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
merging block 4 into block 2
Merged blocks 2 and 4.
merging block 5 into block 2
Merged blocks 2 and 5.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:901 (set (reg/v:SI 135 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:901 (set (reg/v:SI 136 [ dn ])
        (reg:SI 1 r1 [ dn ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:901 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:901 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:902 (set (reg:SI 139)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:902 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 139)) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:902 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x10e37f00>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:902 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfpdouble.c:902 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfpdouble.c:902 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ dn ])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 arch/arm/vfp/vfpdouble.c:902 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/vfp/vfpdouble.c:902 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 17 16 18 2 arch/arm/vfp/vfpdouble.c:902 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_multiply_accumulate") [flags 0x3] <function_decl 0x10b08280 vfp_double_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 18 17 19 2 arch/arm/vfp/vfpdouble.c:902 (set (reg:SI 133 [ D.4879 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 19 18 23 2 arch/arm/vfp/vfpdouble.c:903 (set (reg:SI 134 [ <result> ])
        (reg:SI 133 [ D.4879 ])) 167 {*arm_movsi_insn} (nil))

(insn 23 19 29 2 arch/arm/vfp/vfpdouble.c:903 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 29 23 0 2 arch/arm/vfp/vfpdouble.c:903 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fmac (vfp_double_fmac)[0:175]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
merging block 4 into block 2
Merged blocks 2 and 4.
merging block 5 into block 2
Merged blocks 2 and 5.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:885 (set (reg/v:SI 135 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:885 (set (reg/v:SI 136 [ dn ])
        (reg:SI 1 r1 [ dn ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:885 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:885 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:886 (set (reg:SI 139)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:886 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 139)) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:886 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x10e3d4e0>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:886 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfpdouble.c:886 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfpdouble.c:886 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ dn ])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 arch/arm/vfp/vfpdouble.c:886 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/vfp/vfpdouble.c:886 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 17 16 18 2 arch/arm/vfp/vfpdouble.c:886 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_multiply_accumulate") [flags 0x3] <function_decl 0x10b08280 vfp_double_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 18 17 19 2 arch/arm/vfp/vfpdouble.c:886 (set (reg:SI 133 [ D.4863 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 19 18 23 2 arch/arm/vfp/vfpdouble.c:887 (set (reg:SI 134 [ <result> ])
        (reg:SI 133 [ D.4863 ])) 167 {*arm_movsi_insn} (nil))

(insn 23 19 29 2 arch/arm/vfp/vfpdouble.c:887 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 29 23 0 2 arch/arm/vfp/vfpdouble.c:887 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fadd (vfp_double_fadd)[0:181]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
merging block 14 into block 13
Merged blocks 13 and 14.
merging block 15 into block 13
Merged blocks 13 and 15.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:959 (set (reg/v:SI 142 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:959 (set (reg/v:SI 143 [ dn ])
        (reg:SI 1 r1 [ dn ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:959 (set (reg/v:SI 144 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:959 (set (reg/v:SI 145 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:963 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ dn ])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:963 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:963 (set (reg:DI 140 [ D.4964 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 147)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 146)
        (and:DI (reg:DI 140 [ D.4964 ])
            (reg:DI 147))) 64 {anddi3} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 149) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 146) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 15 14 16 2 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 149) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -30 [0xffffffffffffffe2])) [0 vdn.sign+0 S2 A16])
        (subreg:HI (reg:DI 149) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 17 16 18 2 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 140 [ D.4964 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 18 17 19 2 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 140 [ D.4964 ]) 4)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 19 18 20 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 152)
        (zero_extend:SI (subreg:HI (reg:DI 151) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 20 19 21 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 153)
        (ashift:SI (reg:SI 152)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (nil))

(insn 21 20 22 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 135 [ D.6006 ])
        (lshiftrt:SI (reg:SI 153)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (and:SI (reg:SI 152)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 22 21 23 2 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 vdn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 135 [ D.6006 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 23 22 24 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 156)
        (lshiftrt:SI (subreg:SI (reg:DI 140 [ D.4964 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 24 23 25 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4964 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 25 24 26 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ior:SI (reg:SI 156)
            (subreg:SI (reg:DI 155) 4))) 89 {*arm_iorsi3} (nil))

(insn 26 25 27 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 0)
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4964 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 27 26 28 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 157)
        (ashift:SI (subreg:SI (reg:DI 155) 4)
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 28 27 29 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 0)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 29 28 30 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (ior:SI (reg:SI 157)
            (subreg:SI (reg/v:DI 136 [ significand ]) 0))) 89 {*arm_iorsi3} (nil))

(insn 30 29 31 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 4)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 31 30 32 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 160)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 32 31 33 2 arch/arm/vfp/vfp.h:309 (set (reg:HI 159)
        (subreg:HI (reg:SI 160) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 33 32 34 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 161)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.6006 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 34 33 35 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 162)
        (sign_extend:SI (reg:HI 159))) 155 {*arm_extendhisi2_v6} (nil))

(insn 35 34 36 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (reg:SI 162))) 219 {*arm_cmpsi_insn} (nil))

(insn 36 35 37 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 163)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 37 36 38 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 158)
        (subreg:QI (reg:SI 163) 0)) 178 {*arm_movqi_insn} (nil))

(insn 38 37 39 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 165)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.6006 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 39 38 40 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 40 39 41 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 166)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 41 40 42 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 164)
        (subreg:QI (reg:SI 166) 0)) 178 {*arm_movqi_insn} (nil))

(insn 42 41 43 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 167)
        (and:SI (subreg:SI (reg:QI 158) 0)
            (subreg:SI (reg:QI 164) 0))) 67 {*arm_andsi3_insn} (nil))

(insn 43 42 44 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 168)
        (subreg:QI (reg:SI 167) 0)) 178 {*arm_movqi_insn} (nil))

(insn 44 43 45 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 169)
        (zero_extend:SI (reg:QI 168))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 45 44 46 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 46 45 47 2 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 2 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [50.0%]  (fallthru)
(note 47 46 48 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 4 arch/arm/vfp/vfp.h:310 (set (reg:DI 170)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 49 48 50 4 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 136 [ significand ])
        (ior:DI (reg/v:DI 136 [ significand ])
            (reg:DI 170))) 86 {iordi3} (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2 4) -> 5
;; Pred edge  2 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 50 49 51 5 301 "" [1 uses])

(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 5 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])
        (reg/v:DI 136 [ significand ])) 163 {*arm_movdi} (nil))

(insn 53 52 54 5 arch/arm/vfp/vfpdouble.c:964 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.6006 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 54 53 55 5 arch/arm/vfp/vfpdouble.c:964 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 8)

;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 55 54 56 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 6 arch/arm/vfp/vfpdouble.c:964 discrim 1 (set (reg:SI 171)
        (subreg:SI (reg/v:DI 136 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 6 arch/arm/vfp/vfpdouble.c:964 discrim 1 (set (reg:SI 171)
        (ior:SI (reg:SI 171)
            (subreg:SI (reg/v:DI 136 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 58 57 59 6 arch/arm/vfp/vfpdouble.c:964 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 59 58 60 6 arch/arm/vfp/vfpdouble.c:964 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [29.0%]  (fallthru)
;; Succ edge  8 [71.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [29.0%]  (fallthru)
(note 60 59 61 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 7 arch/arm/vfp/vfpdouble.c:965 (set (reg:SI 172)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 62 61 63 7 arch/arm/vfp/vfpdouble.c:965 (set (reg:SI 0 r0)
        (reg:SI 172)) 167 {*arm_movsi_insn} (nil))

(call_insn 63 62 64 7 arch/arm/vfp/vfpdouble.c:965 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 5 6 7) -> 8
;; Pred edge  5 [50.0%] 
;; Pred edge  6 [71.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 64 63 65 8 302 "" [2 uses])

(note 65 64 66 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 8 arch/arm/vfp/vfpdouble.c:967 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ dm ])) 167 {*arm_movsi_insn} (nil))

(call_insn 67 66 68 8 arch/arm/vfp/vfpdouble.c:967 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 68 67 69 8 arch/arm/vfp/vfpdouble.c:967 (set (reg:DI 139 [ D.4973 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 69 68 70 8 arch/arm/vfp/vfp.h:304 (set (reg:DI 174)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 70 69 71 8 arch/arm/vfp/vfp.h:304 (set (reg:DI 173)
        (and:DI (reg:DI 139 [ D.4973 ])
            (reg:DI 174))) 64 {anddi3} (nil))

(insn 71 70 72 8 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 176) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 173) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 72 71 73 8 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 176) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 73 72 74 8 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -46 [0xffffffffffffffd2])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:DI 176) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 74 73 75 8 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 178) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.4973 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 75 74 76 8 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 178) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.4973 ]) 4)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 76 75 77 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 179)
        (zero_extend:SI (subreg:HI (reg:DI 178) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 77 76 78 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 180)
        (ashift:SI (reg:SI 179)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (nil))

(insn 78 77 79 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 133 [ D.6021 ])
        (lshiftrt:SI (reg:SI 180)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (and:SI (reg:SI 179)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 79 78 80 8 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 133 [ D.6021 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 80 79 81 8 arch/arm/vfp/vfp.h:308 (set (reg:SI 183)
        (lshiftrt:SI (subreg:SI (reg:DI 139 [ D.4973 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 81 80 82 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 4)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4973 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 82 81 83 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 4)
        (ior:SI (reg:SI 183)
            (subreg:SI (reg:DI 182) 4))) 89 {*arm_iorsi3} (nil))

(insn 83 82 84 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 0)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4973 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 84 83 85 8 arch/arm/vfp/vfp.h:308 (set (reg:SI 184)
        (ashift:SI (subreg:SI (reg:DI 182) 4)
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 85 84 86 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 182) 0)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 86 85 87 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (ior:SI (reg:SI 184)
            (subreg:SI (reg/v:DI 134 [ significand ]) 0))) 89 {*arm_iorsi3} (nil))

(insn 87 86 88 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 182) 4)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 88 87 89 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 187)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 89 88 90 8 arch/arm/vfp/vfp.h:309 (set (reg:HI 186)
        (subreg:HI (reg:SI 187) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 90 89 91 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 188)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.6021 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 91 90 92 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 189)
        (sign_extend:SI (reg:HI 186))) 155 {*arm_extendhisi2_v6} (nil))

(insn 92 91 93 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188)
            (reg:SI 189))) 219 {*arm_cmpsi_insn} (nil))

(insn 93 92 94 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 190)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 94 93 95 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 185)
        (subreg:QI (reg:SI 190) 0)) 178 {*arm_movqi_insn} (nil))

(insn 95 94 96 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 192)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.6021 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 96 95 97 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 97 96 98 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 193)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 98 97 99 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 191)
        (subreg:QI (reg:SI 193) 0)) 178 {*arm_movqi_insn} (nil))

(insn 99 98 100 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 194)
        (and:SI (subreg:SI (reg:QI 185) 0)
            (subreg:SI (reg:QI 191) 0))) 67 {*arm_andsi3_insn} (nil))

(insn 100 99 101 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 195)
        (subreg:QI (reg:SI 194) 0)) 178 {*arm_movqi_insn} (nil))

(insn 101 100 102 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 196)
        (zero_extend:SI (reg:QI 195))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 102 101 103 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 103 102 104 8 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 107)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 9 10)

;; Succ edge  9 [50.0%]  (fallthru)
;; Succ edge  10 [50.0%] 

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 104 103 105 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 9 arch/arm/vfp/vfp.h:310 (set (reg:DI 197)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 106 105 107 9 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 134 [ significand ])
        (ior:DI (reg/v:DI 134 [ significand ])
            (reg:DI 197))) 86 {iordi3} (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 10
;; Pred edge  8 [50.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 107 106 108 10 303 "" [1 uses])

(note 108 107 109 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 10 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -40 [0xffffffffffffffd8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 134 [ significand ])) 163 {*arm_movdi} (nil))

(insn 110 109 111 10 arch/arm/vfp/vfpdouble.c:968 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6021 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 111 110 112 10 arch/arm/vfp/vfpdouble.c:968 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 10 -> ( 11 13)

;; Succ edge  11 [61.0%]  (fallthru)
;; Succ edge  13 [39.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [61.0%]  (fallthru)
(note 112 111 113 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 114 11 arch/arm/vfp/vfpdouble.c:968 discrim 1 (set (reg:SI 198)
        (subreg:SI (reg/v:DI 134 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 114 113 115 11 arch/arm/vfp/vfpdouble.c:968 discrim 1 (set (reg:SI 198)
        (ior:SI (reg:SI 198)
            (subreg:SI (reg/v:DI 134 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 115 114 116 11 arch/arm/vfp/vfpdouble.c:968 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 198)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 116 115 117 11 arch/arm/vfp/vfpdouble.c:968 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 11 -> ( 12 13)

;; Succ edge  12 [39.0%]  (fallthru)
;; Succ edge  13 [61.0%] 

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [39.0%]  (fallthru)
(note 117 116 118 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 118 117 119 12 arch/arm/vfp/vfpdouble.c:969 (set (reg:SI 199)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0]))) 4 {*arm_addsi3} (nil))

(insn 119 118 120 12 arch/arm/vfp/vfpdouble.c:969 (set (reg:SI 0 r0)
        (reg:SI 199)) 167 {*arm_movsi_insn} (nil))

(call_insn 120 119 121 12 arch/arm/vfp/vfpdouble.c:969 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 12 -> ( 13)

;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 10 11 12) -> 13
;; Pred edge  10 [39.0%] 
;; Pred edge  11 [61.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 121 120 122 13 304 "" [2 uses])

(note 122 121 123 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 13 arch/arm/vfp/vfpdouble.c:971 (set (reg:SI 200)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 124 123 125 13 arch/arm/vfp/vfpdouble.c:971 (set (reg:SI 201)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 125 124 126 13 arch/arm/vfp/vfpdouble.c:971 (set (reg:SI 202)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0]))) 4 {*arm_addsi3} (nil))

(insn 126 125 127 13 arch/arm/vfp/vfpdouble.c:971 (set (reg:SI 0 r0)
        (reg:SI 200)) 167 {*arm_movsi_insn} (nil))

(insn 127 126 128 13 arch/arm/vfp/vfpdouble.c:971 (set (reg:SI 1 r1)
        (reg:SI 201)) 167 {*arm_movsi_insn} (nil))

(insn 128 127 129 13 arch/arm/vfp/vfpdouble.c:971 (set (reg:SI 2 r2)
        (reg:SI 202)) 167 {*arm_movsi_insn} (nil))

(insn 129 128 130 13 arch/arm/vfp/vfpdouble.c:971 (set (reg:SI 3 r3)
        (reg/v:SI 145 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 130 129 131 13 arch/arm/vfp/vfpdouble.c:971 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_add") [flags 0x3] <function_decl 0x10b08080 vfp_double_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 131 130 132 13 arch/arm/vfp/vfpdouble.c:971 (set (reg/v:SI 137 [ exceptions ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 132 131 133 13 arch/arm/vfp/vfpdouble.c:973 (set (reg:SI 203)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 133 132 134 13 arch/arm/vfp/vfpdouble.c:973 (set (reg/f:SI 204)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x10e47b20>)) 167 {*arm_movsi_insn} (nil))

(insn 134 133 135 13 arch/arm/vfp/vfpdouble.c:973 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 204)) 167 {*arm_movsi_insn} (nil))

(insn 135 134 136 13 arch/arm/vfp/vfpdouble.c:973 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 136 135 137 13 arch/arm/vfp/vfpdouble.c:973 (set (reg:SI 1 r1)
        (reg:SI 203)) 167 {*arm_movsi_insn} (nil))

(insn 137 136 138 13 arch/arm/vfp/vfpdouble.c:973 (set (reg:SI 2 r2)
        (reg/v:SI 145 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(insn 138 137 139 13 arch/arm/vfp/vfpdouble.c:973 (set (reg:SI 3 r3)
        (reg/v:SI 137 [ exceptions ])) 167 {*arm_movsi_insn} (nil))

(call_insn 139 138 140 13 arch/arm/vfp/vfpdouble.c:973 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 140 139 141 13 arch/arm/vfp/vfpdouble.c:973 (set (reg:SI 138 [ D.4982 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 141 140 145 13 arch/arm/vfp/vfpdouble.c:974 (set (reg:SI 141 [ <result> ])
        (reg:SI 138 [ D.4982 ])) 167 {*arm_movsi_insn} (nil))

(insn 145 141 151 13 arch/arm/vfp/vfpdouble.c:974 (set (reg/i:SI 0 r0)
        (reg:SI 141 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 151 145 0 13 arch/arm/vfp/vfpdouble.c:974 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 13 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_ftosi (vfp_double_ftosi)[0:169]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
Removing jump 44.
Removing jump 61.
Removing jump 73.
Removing jump 78.
Removing jump 86.
Removing jump 96.
Removing jump 108.
Removing jump 121.
Removing jump 141.
Removing jump 149.
Removing jump 184.
Removing jump 189.
Removing jump 209.
Removing jump 226.
Deleting block 39.
deleting block 39
Removing jump 249.
Removing jump 263.
Removing jump 271.
Removing jump 287.
Removing jump 308.
Removing jump 319.
merging block 64 into block 63
Merged blocks 63 and 64.
merging block 65 into block 63
Merged blocks 63 and 65.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:586 (set (reg/v:SI 146 [ sd ])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:586 (set (reg/v:SI 147 [ unused ])
        (reg:SI 1 r1 [ unused ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:586 (set (reg/v:SI 148 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:586 (set (reg/v:SI 149 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:592 (set (reg:SI 0 r0)
        (reg/v:SI 148 [ dm ])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:592 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:592 (set (reg:DI 144 [ D.4609 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 144 [ D.4609 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 144 [ D.4609 ]) 4)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 152)
        (zero_extend:SI (subreg:HI (reg:DI 151) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 15 14 16 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 153)
        (ashift:SI (reg:SI 152)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (nil))

(insn 16 15 17 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 134 [ D.6036 ])
        (lshiftrt:SI (reg:SI 153)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (and:SI (reg:SI 152)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 17 16 18 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 156)
        (lshiftrt:SI (subreg:SI (reg:DI 144 [ D.4609 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 18 17 19 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ashift:SI (subreg:SI (reg:DI 144 [ D.4609 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 19 18 20 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ior:SI (reg:SI 156)
            (subreg:SI (reg:DI 155) 4))) 89 {*arm_iorsi3} (nil))

(insn 20 19 21 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 0)
        (ashift:SI (subreg:SI (reg:DI 144 [ D.4609 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 21 20 22 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 157)
        (ashift:SI (subreg:SI (reg:DI 155) 4)
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 22 21 23 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 0)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 23 22 24 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (ior:SI (reg:SI 157)
            (subreg:SI (reg/v:DI 135 [ significand ]) 0))) 89 {*arm_iorsi3} (nil))

(insn 24 23 25 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 4)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 25 24 26 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 160)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 2 arch/arm/vfp/vfp.h:309 (set (reg:HI 159)
        (subreg:HI (reg:SI 160) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 27 26 28 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 161)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6036 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 28 27 29 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 162)
        (sign_extend:SI (reg:HI 159))) 155 {*arm_extendhisi2_v6} (nil))

(insn 29 28 30 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (reg:SI 162))) 219 {*arm_cmpsi_insn} (nil))

(insn 30 29 31 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 163)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 31 30 32 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 158)
        (subreg:QI (reg:SI 163) 0)) 178 {*arm_movqi_insn} (nil))

(insn 32 31 33 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 165)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6036 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 33 32 34 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 34 33 35 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 166)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 35 34 36 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 164)
        (subreg:QI (reg:SI 166) 0)) 178 {*arm_movqi_insn} (nil))

(insn 36 35 37 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 167)
        (and:SI (subreg:SI (reg:QI 158) 0)
            (subreg:SI (reg:QI 164) 0))) 67 {*arm_andsi3_insn} (nil))

(insn 37 36 38 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 168)
        (subreg:QI (reg:SI 167) 0)) 178 {*arm_movqi_insn} (nil))

(insn 38 37 39 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 169)
        (zero_extend:SI (reg:QI 168))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 39 38 40 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 40 39 41 2 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 46)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 2 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [50.0%]  (fallthru)
(note 41 40 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 43 4 arch/arm/vfp/vfp.h:310 (set (reg:DI 170)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 43 42 46 4 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 135 [ significand ])
        (ior:DI (reg/v:DI 135 [ significand ])
            (reg:DI 170))) 86 {iordi3} (nil))
;; End of basic block 4 -> ( 11)

;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 5
;; Pred edge  2 [50.0%] 
(code_label 46 43 47 5 309 "" [1 uses])

(note 47 46 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 5 arch/arm/vfp/vfp.h:330 (set (reg:SI 172)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 5 arch/arm/vfp/vfp.h:330 (set (reg:HI 171)
        (subreg:HI (reg:SI 172) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 50 49 51 5 arch/arm/vfp/vfp.h:330 (set (reg:SI 173)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6036 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 51 50 52 5 arch/arm/vfp/vfp.h:330 (set (reg:SI 174)
        (sign_extend:SI (reg:HI 171))) 155 {*arm_extendhisi2_v6} (nil))

(insn 52 51 53 5 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 173)
            (reg:SI 174))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 53 52 54 5 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 80)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4400 [0x1130])
        (nil)))
;; End of basic block 5 -> ( 6 11)

;; Succ edge  6 [56.0%]  (fallthru)
;; Succ edge  11 [44.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [56.0%]  (fallthru)
(note 54 53 55 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 56 6 arch/arm/vfp/vfp.h:331 (set (reg:SI 175)
        (subreg:SI (reg/v:DI 135 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 56 55 57 6 arch/arm/vfp/vfp.h:331 (set (reg:SI 175)
        (ior:SI (reg:SI 175)
            (subreg:SI (reg/v:DI 135 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 57 56 58 6 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 175)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 58 57 59 6 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 63)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [50.0%]  (fallthru)
(note 59 58 60 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 63 7 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 139 [ tm ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [50.0%] 
(code_label 63 60 64 8 311 "" [1 uses])

(note 64 63 65 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 66 8 arch/arm/vfp/vfp.h:333 (set (reg:DI 177)
        (const_int 2305843009213693952 [0x2000000000000000])) 163 {*arm_movdi} (nil))

(insn 66 65 67 8 arch/arm/vfp/vfp.h:333 (set (reg:DI 176)
        (and:DI (reg/v:DI 135 [ significand ])
            (reg:DI 177))) 64 {anddi3} (nil))

(insn 67 66 68 8 arch/arm/vfp/vfp.h:333 (set (reg:SI 178)
        (subreg:SI (reg:DI 176) 0)) 167 {*arm_movsi_insn} (nil))

(insn 68 67 69 8 arch/arm/vfp/vfp.h:333 (set (reg:SI 178)
        (ior:SI (reg:SI 178)
            (subreg:SI (reg:DI 176) 4))) 89 {*arm_iorsi3} (nil))

(insn 69 68 70 8 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 70 69 71 8 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 75)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 10 9)

;; Succ edge  10 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 71 70 72 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 72 71 75 9 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 139 [ tm ])
        (const_int 48 [0x30])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 10
;; Pred edge  8 [50.0%] 
(code_label 75 72 76 10 313 "" [1 uses])

(note 76 75 77 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 80 10 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 139 [ tm ])
        (const_int 16 [0x10])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 10 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 5 4) -> 11
;; Pred edge  5 [44.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 80 77 81 11 310 "" [1 uses])

(note 81 80 82 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 82 81 83 11 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.6036 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 83 82 84 11 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 13 12)

;; Succ edge  13 [50.0%] 
;; Succ edge  12 [50.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [50.0%]  (fallthru)
(note 84 83 85 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 85 84 88 12 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 139 [ tm ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 12 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 13
;; Pred edge  11 [50.0%] 
(code_label 88 85 89 13 314 "" [1 uses])

(note 89 88 90 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 90 89 91 13 arch/arm/vfp/vfp.h:338 (set (reg:SI 179)
        (subreg:SI (reg/v:DI 135 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 91 90 92 13 arch/arm/vfp/vfp.h:338 (set (reg:SI 179)
        (ior:SI (reg:SI 179)
            (subreg:SI (reg/v:DI 135 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 92 91 93 13 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 93 92 94 13 arch/arm/vfp/vfp.h:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 98)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 15 14)

;; Succ edge  15 [50.0%] 
;; Succ edge  14 [50.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [50.0%]  (fallthru)
(note 94 93 95 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 98 14 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 139 [ tm ])
        (const_int 5 [0x5])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 14 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 15
;; Pred edge  13 [50.0%] 
(code_label 98 95 99 15 315 "" [1 uses])

(note 99 98 100 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 100 99 101 15 arch/arm/vfp/vfp.h:339 (set (reg/v:SI 139 [ tm ])
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 7 10 9 12 15 14) -> 16
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 101 100 102 16 312 "" [0 uses])

(note 102 101 103 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 103 102 104 16 arch/arm/vfp/vfpdouble.c:599 (set (reg:SI 180)
        (and:SI (reg/v:SI 139 [ tm ])
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (nil))

(insn 104 103 105 16 arch/arm/vfp/vfpdouble.c:599 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 180)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 105 104 106 16 arch/arm/vfp/vfpdouble.c:599 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 16 -> ( 18 17)

;; Succ edge  18 [50.0%] 
;; Succ edge  17 [50.0%]  (fallthru)

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [50.0%]  (fallthru)
(note 106 105 107 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 107 106 110 17 arch/arm/vfp/vfpdouble.c:588 (set (reg/v:SI 141 [ exceptions ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 17 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 18
;; Pred edge  16 [50.0%] 
(code_label 110 107 111 18 316 "" [1 uses])

(note 111 110 112 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 113 18 arch/arm/vfp/vfpdouble.c:600 (set (reg/v:SI 141 [ exceptions ])
        (const_int 128 [0x80])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 18 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 17 18) -> 19
;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 113 112 114 19 317 "" [0 uses])

(note 114 113 115 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 115 114 116 19 arch/arm/vfp/vfpdouble.c:602 (set (reg:SI 181)
        (and:SI (reg/v:SI 139 [ tm ])
            (const_int 16 [0x10]))) 67 {*arm_andsi3_insn} (nil))

(insn 116 115 117 19 arch/arm/vfp/vfpdouble.c:602 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 181)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 117 116 118 19 arch/arm/vfp/vfpdouble.c:602 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 123)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 19 -> ( 20 21)

;; Succ edge  20 [39.0%]  (fallthru)
;; Succ edge  21 [61.0%] 

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [39.0%]  (fallthru)
(note 118 117 119 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 119 118 120 20 arch/arm/vfp/vfpdouble.c:604 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))

(insn 120 119 123 20 arch/arm/vfp/vfpdouble.c:603 (set (reg/v:SI 142 [ d ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 20 -> ( 63)

;; Succ edge  63 [100.0%]  (fallthru)

;; Start of basic block ( 19) -> 21
;; Pred edge  19 [61.0%] 
(code_label 123 120 124 21 318 "" [1 uses])

(note 124 123 125 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 125 124 126 21 arch/arm/vfp/vfp.h:304 (set (reg:DI 183)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 126 125 127 21 arch/arm/vfp/vfp.h:304 (set (reg:DI 182)
        (and:DI (reg:DI 144 [ D.4609 ])
            (reg:DI 183))) 64 {anddi3} (nil))

(insn 127 126 128 21 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 185) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 182) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 128 127 129 21 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 185) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 129 128 130 21 arch/arm/vfp/vfp.h:304 (set (reg:SI 133 [ D.6039 ])
        (zero_extend:SI (subreg:HI (reg:DI 185) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 130 129 131 21 arch/arm/vfp/vfpdouble.c:605 (set (reg:SI 187)
        (const_int 1054 [0x41e])) 167 {*arm_movsi_insn} (nil))

(insn 131 130 132 21 arch/arm/vfp/vfpdouble.c:605 (set (reg:HI 186)
        (subreg:HI (reg:SI 187) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 1054 [0x41e])
        (nil)))

(insn 132 131 133 21 arch/arm/vfp/vfpdouble.c:605 (set (reg:SI 188)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6036 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 133 132 134 21 arch/arm/vfp/vfpdouble.c:605 (set (reg:SI 189)
        (sign_extend:SI (reg:HI 186))) 155 {*arm_extendhisi2_v6} (nil))

(insn 134 133 135 21 arch/arm/vfp/vfpdouble.c:605 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188)
            (reg:SI 189))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 135 134 136 21 arch/arm/vfp/vfpdouble.c:605 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 151)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 21 -> ( 22 26)

;; Succ edge  22 [50.0%]  (fallthru)
;; Succ edge  26 [50.0%] 

;; Start of basic block ( 21) -> 22
;; Pred edge  21 [50.0%]  (fallthru)
(note 136 135 137 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 137 136 138 22 arch/arm/vfp/vfpdouble.c:607 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6039 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 138 137 139 22 arch/arm/vfp/vfpdouble.c:607 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 143)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 22 -> ( 23 24)

;; Succ edge  23 [61.0%]  (fallthru)
;; Succ edge  24 [39.0%] 

;; Start of basic block ( 22) -> 23
;; Pred edge  22 [61.0%]  (fallthru)
(note 139 138 140 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 140 139 143 23 arch/arm/vfp/vfpdouble.c:608 (set (reg/v:SI 142 [ d ])
        (const_int -2147483648 [0xffffffff80000000])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 23 -> ( 25)

;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 22) -> 24
;; Pred edge  22 [39.0%] 
(code_label 143 140 144 24 321 "" [1 uses])

(note 144 143 145 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 145 144 146 24 arch/arm/vfp/vfpdouble.c:606 (set (reg/v:SI 142 [ d ])
        (const_int 2147483647 [0x7fffffff])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 24 -> ( 25)

;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 24 23) -> 25
;; Pred edge  24 [100.0%]  (fallthru)
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 146 145 147 25 322 "" [0 uses])

(note 147 146 148 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 148 147 151 25 arch/arm/vfp/vfpdouble.c:609 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 25 -> ( 63)

;; Succ edge  63 [100.0%]  (fallthru)

;; Start of basic block ( 21) -> 26
;; Pred edge  21 [50.0%] 
(code_label 151 148 152 26 320 "" [1 uses])

(note 152 151 153 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 153 152 154 26 arch/arm/vfp/vfpdouble.c:589 (set (reg/v:SI 140 [ rmode ])
        (and:SI (reg/v:SI 149 [ fpscr ])
            (const_int 12582912 [0xc00000]))) 67 {*arm_andsi3_insn} (nil))

(insn 154 153 155 26 arch/arm/vfp/vfpdouble.c:610 (set (reg:SI 191)
        (const_int 1021 [0x3fd])) 167 {*arm_movsi_insn} (nil))

(insn 155 154 156 26 arch/arm/vfp/vfpdouble.c:610 (set (reg:HI 190)
        (subreg:HI (reg:SI 191) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 1021 [0x3fd])
        (nil)))

(insn 156 155 157 26 arch/arm/vfp/vfpdouble.c:610 (set (reg:SI 192)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6036 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 157 156 158 26 arch/arm/vfp/vfpdouble.c:610 (set (reg:SI 193)
        (sign_extend:SI (reg:HI 190))) 155 {*arm_extendhisi2_v6} (nil))

(insn 158 157 159 26 arch/arm/vfp/vfpdouble.c:610 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192)
            (reg:SI 193))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 159 158 160 26 arch/arm/vfp/vfpdouble.c:610 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 289)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 26 -> ( 27 55)

;; Succ edge  27 [50.0%]  (fallthru)
;; Succ edge  55 [50.0%] 

;; Start of basic block ( 26) -> 27
;; Pred edge  26 [50.0%]  (fallthru)
(note 160 159 161 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 161 160 162 27 arch/arm/vfp/vfpdouble.c:611 (set (reg:SI 194)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6036 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 162 161 163 27 arch/arm/vfp/vfpdouble.c:611 (set (reg:SI 195)
        (minus:SI (const_int 1072 [0x430])
            (reg:SI 194))) 28 {*arm_subsi3_insn} (nil))

(insn 163 162 164 27 arch/arm/vfp/vfpdouble.c:611 (set (reg/v:SI 138 [ shift ])
        (plus:SI (reg:SI 195)
            (const_int 14 [0xe]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (minus:SI (const_int 1086 [0x43e])
            (reg:SI 194))
        (nil)))

(insn 164 163 165 27 arch/arm/vfp/vfpdouble.c:614 (parallel [
            (set (reg:DI 196)
                (plus:DI (reg/v:DI 135 [ significand ])
                    (reg/v:DI 135 [ significand ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 165 164 166 27 arch/arm/vfp/vfpdouble.c:614 (set (reg:DI 0 r0)
        (reg:DI 196)) 163 {*arm_movdi} (nil))

(insn 166 165 167 27 arch/arm/vfp/vfpdouble.c:614 (set (reg:SI 2 r2)
        (reg/v:SI 138 [ shift ])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 167 166 168 27 arch/arm/vfp/vfpdouble.c:614 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsr") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 168 167 169 27 arch/arm/vfp/vfpdouble.c:614 (set (reg:DI 200)
        (reg:DI 0 r0)) 163 {*arm_movdi} (expr_list:REG_EQUAL (lshiftrt:DI (reg:DI 196)
            (reg/v:SI 138 [ shift ]))
        (nil)))

(insn 169 168 170 27 arch/arm/vfp/vfpdouble.c:614 (set (reg/v:SI 142 [ d ])
        (subreg:SI (reg:DI 200) 0)) 167 {*arm_movsi_insn} (nil))

(insn 170 169 171 27 arch/arm/vfp/vfpdouble.c:615 (set (reg:SI 201)
        (minus:SI (const_int 65 [0x41])
            (reg/v:SI 138 [ shift ]))) 28 {*arm_subsi3_insn} (nil))

(insn 171 170 172 27 arch/arm/vfp/vfpdouble.c:615 (set (reg:DI 0 r0)
        (reg/v:DI 135 [ significand ])) 163 {*arm_movdi} (nil))

(insn 172 171 173 27 arch/arm/vfp/vfpdouble.c:615 (set (reg:SI 2 r2)
        (reg:SI 201)) 167 {*arm_movsi_insn} (nil))

(call_insn/u 173 172 174 27 arch/arm/vfp/vfpdouble.c:615 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsl") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 174 173 175 27 arch/arm/vfp/vfpdouble.c:615 (set (reg:DI 202)
        (reg:DI 0 r0)) 163 {*arm_movdi} (expr_list:REG_EQUAL (ashift:DI (reg/v:DI 135 [ significand ])
            (reg:SI 201))
        (nil)))

(insn 175 174 176 27 arch/arm/vfp/vfpdouble.c:615 (set (reg/v:DI 137 [ rem ])
        (reg:DI 202)) 163 {*arm_movdi} (nil))

(insn 176 175 177 27 arch/arm/vfp/vfpdouble.c:617 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 177 176 178 27 arch/arm/vfp/vfpdouble.c:617 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 191)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 27 -> ( 28 31)

;; Succ edge  28 [50.0%]  (fallthru)
;; Succ edge  31 [50.0%] 

;; Start of basic block ( 27) -> 28
;; Pred edge  27 [50.0%]  (fallthru)
(note 178 177 179 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 179 178 180 28 arch/arm/vfp/vfpdouble.c:619 (set (reg:SI 203)
        (and:SI (reg/v:SI 142 [ d ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 180 179 181 28 arch/arm/vfp/vfpdouble.c:619 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 203)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 181 180 182 28 arch/arm/vfp/vfpdouble.c:619 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 186)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 28 -> ( 29 30)

;; Succ edge  29 [50.0%]  (fallthru)
;; Succ edge  30 [50.0%] 

;; Start of basic block ( 28) -> 29
;; Pred edge  28 [50.0%]  (fallthru)
(note 182 181 183 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 183 182 186 29 arch/arm/vfp/vfpdouble.c:620 (set (reg/v:DI 136 [ incr ])
        (const_int 9223372036854775807 [0x7fffffffffffffff])) 163 {*arm_movdi} (nil))
;; End of basic block 29 -> ( 35)

;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 28) -> 30
;; Pred edge  28 [50.0%] 
(code_label 186 183 187 30 325 "" [1 uses])

(note 187 186 188 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 188 187 191 30 arch/arm/vfp/vfpdouble.c:618 (set (reg/v:DI 136 [ incr ])
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))
;; End of basic block 30 -> ( 35)

;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 27) -> 31
;; Pred edge  27 [50.0%] 
(code_label 191 188 192 31 324 "" [1 uses])

(note 192 191 193 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 193 192 194 31 arch/arm/vfp/vfpdouble.c:621 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 12582912 [0xc00000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 194 193 195 31 arch/arm/vfp/vfpdouble.c:621 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 211)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 31 -> ( 34 32)

;; Succ edge  34 [28.0%] 
;; Succ edge  32 [72.0%]  (fallthru)

;; Start of basic block ( 31) -> 32
;; Pred edge  31 [72.0%]  (fallthru)
(note 195 194 196 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 196 195 197 32 arch/arm/vfp/vfpdouble.c:623 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6039 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 197 196 198 32 arch/arm/vfp/vfpdouble.c:623 (set (reg:SI 205)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 198 197 199 32 arch/arm/vfp/vfpdouble.c:623 (set (reg:QI 204)
        (subreg:QI (reg:SI 205) 0)) 178 {*arm_movqi_insn} (nil))

(insn 199 198 200 32 arch/arm/vfp/vfpdouble.c:623 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 4194304 [0x400000]))) 219 {*arm_cmpsi_insn} (nil))

(insn 200 199 201 32 arch/arm/vfp/vfpdouble.c:623 (set (reg:SI 207)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 201 200 202 32 arch/arm/vfp/vfpdouble.c:623 (set (reg:QI 206)
        (subreg:QI (reg:SI 207) 0)) 178 {*arm_movqi_insn} (nil))

(insn 202 201 203 32 arch/arm/vfp/vfpdouble.c:623 (set (reg:SI 208)
        (xor:SI (subreg:SI (reg:QI 204) 0)
            (subreg:SI (reg:QI 206) 0))) 96 {*arm_xorsi3} (nil))

(insn 203 202 204 32 arch/arm/vfp/vfpdouble.c:623 (set (reg:QI 209)
        (subreg:QI (reg:SI 208) 0)) 178 {*arm_movqi_insn} (nil))

(insn 204 203 205 32 arch/arm/vfp/vfpdouble.c:623 (set (reg:SI 210)
        (zero_extend:SI (reg:QI 209))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 205 204 206 32 arch/arm/vfp/vfpdouble.c:623 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 210)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 206 205 207 32 arch/arm/vfp/vfpdouble.c:623 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 211)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 32 -> ( 33 34)

;; Succ edge  33 [50.0%]  (fallthru)
;; Succ edge  34 [50.0%] 

;; Start of basic block ( 32) -> 33
;; Pred edge  32 [50.0%]  (fallthru)
(note 207 206 208 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 211 33 arch/arm/vfp/vfpdouble.c:624 (set (reg/v:DI 136 [ incr ])
        (const_int -1 [0xffffffffffffffff])) 163 {*arm_movdi} (nil))
;; End of basic block 33 -> ( 35)

;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 32 31) -> 34
;; Pred edge  32 [50.0%] 
;; Pred edge  31 [28.0%] 
(code_label 211 208 212 34 327 "" [2 uses])

(note 212 211 213 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 213 212 214 34 arch/arm/vfp/vfpdouble.c:622 (set (reg/v:DI 136 [ incr ])
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))
;; End of basic block 34 -> ( 35)

;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 34 29 30 33) -> 35
;; Pred edge  34 [100.0%]  (fallthru)
;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  30 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 214 213 215 35 326 "" [0 uses])

(note 215 214 216 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 216 215 217 35 arch/arm/vfp/vfpdouble.c:627 (set (reg:SI 212)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 217 216 218 35 arch/arm/vfp/vfpdouble.c:627 (set (reg:QI 211)
        (subreg:QI (reg:SI 212) 0)) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 218 217 219 35 arch/arm/vfp/vfpdouble.c:627 (parallel [
            (set (reg:DI 213)
                (plus:DI (reg/v:DI 136 [ incr ])
                    (reg/v:DI 137 [ rem ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 219 218 220 35 arch/arm/vfp/vfpdouble.c:627 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 137 [ rem ]) 4)
            (subreg:SI (reg:DI 213) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 220 219 341 35 arch/arm/vfp/vfpdouble.c:627 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 229)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 35 -> ( 40 36)

;; Succ edge  40 [50.0%] 
;; Succ edge  36 [50.0%]  (fallthru)

;; Start of basic block ( 35) -> 36
;; Pred edge  35 [50.0%]  (fallthru)
(note 341 220 221 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 221 341 222 36 arch/arm/vfp/vfpdouble.c:627 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 137 [ rem ]) 4)
            (subreg:SI (reg:DI 213) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 222 221 342 36 arch/arm/vfp/vfpdouble.c:627 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 232)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 36 -> ( 41 37)

;; Succ edge  41 [71.0%] 
;; Succ edge  37 [29.0%]  (fallthru)

;; Start of basic block ( 36) -> 37
;; Pred edge  36 [29.0%]  (fallthru)
(note 342 222 223 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 223 342 224 37 arch/arm/vfp/vfpdouble.c:627 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 137 [ rem ]) 0)
            (subreg:SI (reg:DI 213) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 224 223 343 37 arch/arm/vfp/vfpdouble.c:627 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 229)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 37 -> ( 40 38)

;; Succ edge  40 [50.0%] 
;; Succ edge  38 [50.0%]  (fallthru)

;; Start of basic block ( 37) -> 38
;; Pred edge  37 [50.0%]  (fallthru)
(note 343 224 225 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 225 343 229 38 arch/arm/vfp/vfpdouble.c:627 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 137 [ rem ]) 0)
            (subreg:SI (reg:DI 213) 0))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 38 -> ( 41)

;; Succ edge  41 [100.0%]  (fallthru)

;; Start of basic block ( 35 37) -> 40
;; Pred edge  35 [50.0%] 
;; Pred edge  37 [50.0%] 
(code_label 229 225 345 40 330 "" [2 uses])

(note 345 229 230 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 230 345 231 40 arch/arm/vfp/vfpdouble.c:627 (set (reg:SI 214)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 231 230 232 40 arch/arm/vfp/vfpdouble.c:627 (set (reg:QI 211)
        (subreg:QI (reg:SI 214) 0)) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;; End of basic block 40 -> ( 41)

;; Succ edge  41 [100.0%]  (fallthru)

;; Start of basic block ( 36 38 40) -> 41
;; Pred edge  36 [71.0%] 
;; Pred edge  38 [100.0%]  (fallthru)
;; Pred edge  40 [100.0%]  (fallthru)
(code_label 232 231 346 41 329 "" [1 uses])

(note 346 232 233 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 233 346 234 41 arch/arm/vfp/vfpdouble.c:627 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ d ])
            (const_int -1 [0xffffffffffffffff]))) 219 {*arm_cmpsi_insn} (nil))

(insn 234 233 235 41 arch/arm/vfp/vfpdouble.c:627 (set (reg:SI 216)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 235 234 236 41 arch/arm/vfp/vfpdouble.c:627 (set (reg:QI 215)
        (subreg:QI (reg:SI 216) 0)) 178 {*arm_movqi_insn} (nil))

(insn 236 235 237 41 arch/arm/vfp/vfpdouble.c:627 (set (reg:SI 217)
        (and:SI (subreg:SI (reg:QI 211) 0)
            (subreg:SI (reg:QI 215) 0))) 67 {*arm_andsi3_insn} (nil))

(insn 237 236 238 41 arch/arm/vfp/vfpdouble.c:627 (set (reg:QI 218)
        (subreg:QI (reg:SI 217) 0)) 178 {*arm_movqi_insn} (nil))

(insn 238 237 239 41 arch/arm/vfp/vfpdouble.c:627 (set (reg:SI 219)
        (zero_extend:SI (reg:QI 218))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 239 238 240 41 arch/arm/vfp/vfpdouble.c:627 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 219)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 240 239 241 41 arch/arm/vfp/vfpdouble.c:627 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 243)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 41 -> ( 42 43)

;; Succ edge  42 [50.0%]  (fallthru)
;; Succ edge  43 [50.0%] 

;; Start of basic block ( 41) -> 42
;; Pred edge  41 [50.0%]  (fallthru)
(note 241 240 242 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 242 241 243 42 arch/arm/vfp/vfpdouble.c:628 (set (reg/v:SI 142 [ d ])
        (plus:SI (reg/v:SI 142 [ d ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 42 -> ( 43)

;; Succ edge  43 [100.0%]  (fallthru)

;; Start of basic block ( 41 42) -> 43
;; Pred edge  41 [50.0%] 
;; Pred edge  42 [100.0%]  (fallthru)
(code_label 243 242 244 43 328 "" [1 uses])

(note 244 243 245 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 245 244 246 43 arch/arm/vfp/vfpdouble.c:629 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6039 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 246 245 247 43 arch/arm/vfp/vfpdouble.c:629 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 251)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 43 -> ( 45 44)

;; Succ edge  45 [50.0%] 
;; Succ edge  44 [50.0%]  (fallthru)

;; Start of basic block ( 43) -> 44
;; Pred edge  43 [50.0%]  (fallthru)
(note 247 246 248 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 248 247 251 44 arch/arm/vfp/vfpdouble.c:629 discrim 2 (set (reg:SI 143 [ iftmp.141 ])
        (const_int 2147483647 [0x7fffffff])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 44 -> ( 46)

;; Succ edge  46 [100.0%]  (fallthru)

;; Start of basic block ( 43) -> 45
;; Pred edge  43 [50.0%] 
(code_label 251 248 252 45 331 "" [1 uses])

(note 252 251 253 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 253 252 254 45 arch/arm/vfp/vfpdouble.c:629 discrim 1 (set (reg:SI 143 [ iftmp.141 ])
        (const_int -2147483648 [0xffffffff80000000])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 45 -> ( 46)

;; Succ edge  46 [100.0%]  (fallthru)

;; Start of basic block ( 45 44) -> 46
;; Pred edge  45 [100.0%]  (fallthru)
;; Pred edge  44 [100.0%]  (fallthru)
(code_label 254 253 255 46 332 "" [0 uses])

(note 255 254 256 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 256 255 257 46 arch/arm/vfp/vfpdouble.c:629 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ d ])
            (reg:SI 143 [ iftmp.141 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 257 256 258 46 arch/arm/vfp/vfpdouble.c:629 discrim 3 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 273)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 46 -> ( 47 51)

;; Succ edge  47 [50.0%]  (fallthru)
;; Succ edge  51 [50.0%] 

;; Start of basic block ( 46) -> 47
;; Pred edge  46 [50.0%]  (fallthru)
(note 258 257 259 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 259 258 260 47 arch/arm/vfp/vfpdouble.c:630 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6039 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 260 259 261 47 arch/arm/vfp/vfpdouble.c:630 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 265)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 47 -> ( 49 48)

;; Succ edge  49 [50.0%] 
;; Succ edge  48 [50.0%]  (fallthru)

;; Start of basic block ( 47) -> 48
;; Pred edge  47 [50.0%]  (fallthru)
(note 261 260 262 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 262 261 265 48 arch/arm/vfp/vfpdouble.c:630 discrim 2 (set (reg/v:SI 142 [ d ])
        (const_int 2147483647 [0x7fffffff])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 48 -> ( 50)

;; Succ edge  50 [100.0%]  (fallthru)

;; Start of basic block ( 47) -> 49
;; Pred edge  47 [50.0%] 
(code_label 265 262 266 49 334 "" [1 uses])

(note 266 265 267 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 267 266 268 49 arch/arm/vfp/vfpdouble.c:630 discrim 1 (set (reg/v:SI 142 [ d ])
        (const_int -2147483648 [0xffffffff80000000])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 49 -> ( 50)

;; Succ edge  50 [100.0%]  (fallthru)

;; Start of basic block ( 49 48) -> 50
;; Pred edge  49 [100.0%]  (fallthru)
;; Pred edge  48 [100.0%]  (fallthru)
(code_label 268 267 269 50 335 "" [0 uses])

(note 269 268 270 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 270 269 273 50 arch/arm/vfp/vfpdouble.c:631 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 50 -> ( 53)

;; Succ edge  53 [100.0%]  (fallthru)

;; Start of basic block ( 46) -> 51
;; Pred edge  46 [50.0%] 
(code_label 273 270 274 51 333 "" [1 uses])

(note 274 273 275 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 275 274 276 51 arch/arm/vfp/vfpdouble.c:632 (set (reg:SI 220)
        (subreg:SI (reg/v:DI 137 [ rem ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 276 275 277 51 arch/arm/vfp/vfpdouble.c:632 (set (reg:SI 220)
        (ior:SI (reg:SI 220)
            (subreg:SI (reg/v:DI 137 [ rem ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 277 276 278 51 arch/arm/vfp/vfpdouble.c:632 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 220)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 278 277 279 51 arch/arm/vfp/vfpdouble.c:632 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 281)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 51 -> ( 52 53)

;; Succ edge  52 [50.0%]  (fallthru)
;; Succ edge  53 [50.0%] 

;; Start of basic block ( 51) -> 52
;; Pred edge  51 [50.0%]  (fallthru)
(note 279 278 280 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 280 279 281 52 arch/arm/vfp/vfpdouble.c:633 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 52 -> ( 53)

;; Succ edge  53 [100.0%]  (fallthru)

;; Start of basic block ( 50 51 52) -> 53
;; Pred edge  50 [100.0%]  (fallthru)
;; Pred edge  51 [50.0%] 
;; Pred edge  52 [100.0%]  (fallthru)
(code_label 281 280 282 53 336 "" [1 uses])

(note 282 281 283 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 283 282 284 53 arch/arm/vfp/vfpdouble.c:635 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6039 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 284 283 285 53 arch/arm/vfp/vfpdouble.c:635 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 324)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 53 -> ( 54 63)

;; Succ edge  54 [50.0%]  (fallthru)
;; Succ edge  63 [50.0%] 

;; Start of basic block ( 53) -> 54
;; Pred edge  53 [50.0%]  (fallthru)
(note 285 284 286 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 286 285 289 54 arch/arm/vfp/vfpdouble.c:636 (set (reg/v:SI 142 [ d ])
        (neg:SI (reg/v:SI 142 [ d ]))) 127 {*arm_negsi2} (nil))
;; End of basic block 54 -> ( 63)

;; Succ edge  63 [100.0%]  (fallthru)

;; Start of basic block ( 26) -> 55
;; Pred edge  26 [50.0%] 
(code_label 289 286 290 55 323 "" [1 uses])

(note 290 289 291 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 291 290 292 55 arch/arm/vfp/vfpdouble.c:639 (clobber (reg:DI 221)) -1 (nil))

(insn 292 291 293 55 arch/arm/vfp/vfpdouble.c:639 (set (reg:SI 222)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6036 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 293 292 294 55 arch/arm/vfp/vfpdouble.c:639 (set (reg:DI 221)
        (sign_extend:DI (reg:SI 222))) 140 {*arm_extendsidi2} (nil))

(insn 294 293 295 55 arch/arm/vfp/vfpdouble.c:639 (set (reg:DI 223)
        (ior:DI (reg/v:DI 135 [ significand ])
            (reg:DI 221))) 86 {iordi3} (nil))

(insn 295 294 296 55 arch/arm/vfp/vfpdouble.c:639 (set (reg:SI 224)
        (subreg:SI (reg:DI 223) 0)) 167 {*arm_movsi_insn} (nil))

(insn 296 295 297 55 arch/arm/vfp/vfpdouble.c:639 (set (reg:SI 224)
        (ior:SI (reg:SI 224)
            (subreg:SI (reg:DI 223) 4))) 89 {*arm_iorsi3} (nil))

(insn 297 296 298 55 arch/arm/vfp/vfpdouble.c:639 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 224)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 298 297 299 55 arch/arm/vfp/vfpdouble.c:639 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 321)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 55 -> ( 56 62)

;; Succ edge  56 [61.0%]  (fallthru)
;; Succ edge  62 [39.0%] 

;; Start of basic block ( 55) -> 56
;; Pred edge  55 [61.0%]  (fallthru)
(note 299 298 300 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 300 299 301 56 arch/arm/vfp/vfpdouble.c:640 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (nil))

(insn 301 300 302 56 arch/arm/vfp/vfpdouble.c:641 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 4194304 [0x400000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 302 301 303 56 arch/arm/vfp/vfpdouble.c:641 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 310)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 56 -> ( 57 59)

;; Succ edge  57 [28.0%]  (fallthru)
;; Succ edge  59 [72.0%] 

;; Start of basic block ( 56) -> 57
;; Pred edge  56 [28.0%]  (fallthru)
(note 303 302 304 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 304 303 305 57 arch/arm/vfp/vfpdouble.c:641 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6039 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 305 304 306 57 arch/arm/vfp/vfpdouble.c:641 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 321)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 57 -> ( 58 62)

;; Succ edge  58 [39.0%]  (fallthru)
;; Succ edge  62 [61.0%] 

;; Start of basic block ( 57) -> 58
;; Pred edge  57 [39.0%]  (fallthru)
(note 306 305 307 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 307 306 310 58 arch/arm/vfp/vfpdouble.c:642 (set (reg/v:SI 142 [ d ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 58 -> ( 63)

;; Succ edge  63 [100.0%]  (fallthru)

;; Start of basic block ( 56) -> 59
;; Pred edge  56 [72.0%] 
(code_label 310 307 311 59 338 "" [1 uses])

(note 311 310 312 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 312 311 313 59 arch/arm/vfp/vfpdouble.c:643 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 8388608 [0x800000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 313 312 314 59 arch/arm/vfp/vfpdouble.c:643 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 321)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5321 [0x14c9])
        (nil)))
;; End of basic block 59 -> ( 60 62)

;; Succ edge  60 [46.8%]  (fallthru)
;; Succ edge  62 [53.2%] 

;; Start of basic block ( 59) -> 60
;; Pred edge  59 [46.8%]  (fallthru)
(note 314 313 315 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 315 314 316 60 arch/arm/vfp/vfpdouble.c:643 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6039 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 316 315 317 60 arch/arm/vfp/vfpdouble.c:643 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 321)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 60 -> ( 61 62)

;; Succ edge  61 [61.0%]  (fallthru)
;; Succ edge  62 [39.0%] 

;; Start of basic block ( 60) -> 61
;; Pred edge  60 [61.0%]  (fallthru)
(note 317 316 318 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 318 317 321 61 arch/arm/vfp/vfpdouble.c:644 (set (reg/v:SI 142 [ d ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 61 -> ( 63)

;; Succ edge  63 [100.0%]  (fallthru)

;; Start of basic block ( 57 60 59 55) -> 62
;; Pred edge  57 [61.0%] 
;; Pred edge  60 [39.0%] 
;; Pred edge  59 [53.2%] 
;; Pred edge  55 [39.0%] 
(code_label 321 318 322 62 337 "" [4 uses])

(note 322 321 323 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 323 322 324 62 arch/arm/vfp/vfpdouble.c:638 (set (reg/v:SI 142 [ d ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 62 -> ( 63)

;; Succ edge  63 [100.0%]  (fallthru)

;; Start of basic block ( 62 20 25 53 61 54 58) -> 63
;; Pred edge  62 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  53 [50.0%] 
;; Pred edge  61 [100.0%]  (fallthru)
;; Pred edge  54 [100.0%]  (fallthru)
;; Pred edge  58 [100.0%]  (fallthru)
(code_label 324 323 325 63 319 "" [1 uses])

(note 325 324 326 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 326 325 327 63 arch/arm/vfp/vfpdouble.c:650 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ d ])) 167 {*arm_movsi_insn} (nil))

(insn 327 326 328 63 arch/arm/vfp/vfpdouble.c:650 (set (reg:SI 1 r1)
        (reg/v:SI 146 [ sd ])) 167 {*arm_movsi_insn} (nil))

(call_insn 328 327 329 63 arch/arm/vfp/vfpdouble.c:650 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 329 328 333 63 arch/arm/vfp/vfpdouble.c:653 (set (reg:SI 145 [ <result> ])
        (reg/v:SI 141 [ exceptions ])) 167 {*arm_movsi_insn} (nil))

(insn 333 329 339 63 arch/arm/vfp/vfpdouble.c:653 (set (reg/i:SI 0 r0)
        (reg:SI 145 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 339 333 0 63 arch/arm/vfp/vfpdouble.c:653 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 63 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_ftosiz (vfp_double_ftosiz)[0:170]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:656 (set (reg/v:SI 135 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:656 (set (reg/v:SI 136 [ unused ])
        (reg:SI 1 r1 [ unused ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:656 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:656 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:657 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:657 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ unused ])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:657 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:657 (set (reg:SI 3 r3)
        (const_int 12582912 [0xc00000])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 13 12 0 2 arch/arm/vfp/vfpdouble.c:657 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_ftosi") [flags 0x3] <function_decl 0x10ad5d80 vfp_double_ftosi>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)


;; Function vfp_double_ftoui (vfp_double_ftoui)[0:167]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
Removing jump 44.
Removing jump 61.
Removing jump 73.
Removing jump 78.
Removing jump 86.
Removing jump 96.
Removing jump 108.
Removing jump 120.
Removing jump 143.
Removing jump 149.
Removing jump 184.
Removing jump 189.
Removing jump 209.
Edge 35->40 redirected to 41
Edge 37->40 redirected to 41
Removing jump 224.
Deleting block 39.
deleting block 39
Deleting block 40.
deleting block 40
Removing jump 233.
Removing jump 238.
Removing jump 251.
Removing jump 261.
Removing jump 282.
Removing jump 294.
merging block 58 into block 57
Merged blocks 57 and 58.
merging block 59 into block 57
Merged blocks 57 and 59.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:507 (set (reg/v:SI 145 [ sd ])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:507 (set (reg/v:SI 146 [ unused ])
        (reg:SI 1 r1 [ unused ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:507 (set (reg/v:SI 147 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:507 (set (reg/v:SI 148 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:513 (set (reg:SI 0 r0)
        (reg/v:SI 147 [ dm ])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:513 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:513 (set (reg:DI 143 [ D.4518 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 150) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 143 [ D.4518 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 150) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 143 [ D.4518 ]) 4)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 151)
        (zero_extend:SI (subreg:HI (reg:DI 150) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 15 14 16 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 152)
        (ashift:SI (reg:SI 151)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (nil))

(insn 16 15 17 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 134 [ D.6071 ])
        (lshiftrt:SI (reg:SI 152)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (and:SI (reg:SI 151)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 17 16 18 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 155)
        (lshiftrt:SI (subreg:SI (reg:DI 143 [ D.4518 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 18 17 19 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 154) 4)
        (ashift:SI (subreg:SI (reg:DI 143 [ D.4518 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 19 18 20 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 154) 4)
        (ior:SI (reg:SI 155)
            (subreg:SI (reg:DI 154) 4))) 89 {*arm_iorsi3} (nil))

(insn 20 19 21 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 154) 0)
        (ashift:SI (subreg:SI (reg:DI 143 [ D.4518 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 21 20 22 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 156)
        (ashift:SI (subreg:SI (reg:DI 154) 4)
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 22 21 23 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 154) 0)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 23 22 24 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (ior:SI (reg:SI 156)
            (subreg:SI (reg/v:DI 135 [ significand ]) 0))) 89 {*arm_iorsi3} (nil))

(insn 24 23 25 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 154) 4)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 25 24 26 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 159)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 2 arch/arm/vfp/vfp.h:309 (set (reg:HI 158)
        (subreg:HI (reg:SI 159) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 27 26 28 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 160)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6071 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 28 27 29 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 161)
        (sign_extend:SI (reg:HI 158))) 155 {*arm_extendhisi2_v6} (nil))

(insn 29 28 30 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (reg:SI 161))) 219 {*arm_cmpsi_insn} (nil))

(insn 30 29 31 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 162)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 31 30 32 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 157)
        (subreg:QI (reg:SI 162) 0)) 178 {*arm_movqi_insn} (nil))

(insn 32 31 33 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 164)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6071 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 33 32 34 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 34 33 35 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 165)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 35 34 36 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 163)
        (subreg:QI (reg:SI 165) 0)) 178 {*arm_movqi_insn} (nil))

(insn 36 35 37 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 166)
        (and:SI (subreg:SI (reg:QI 157) 0)
            (subreg:SI (reg:QI 163) 0))) 67 {*arm_andsi3_insn} (nil))

(insn 37 36 38 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 167)
        (subreg:QI (reg:SI 166) 0)) 178 {*arm_movqi_insn} (nil))

(insn 38 37 39 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 168)
        (zero_extend:SI (reg:QI 167))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 39 38 40 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 40 39 41 2 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 46)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 2 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [50.0%]  (fallthru)
(note 41 40 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 43 4 arch/arm/vfp/vfp.h:310 (set (reg:DI 169)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 43 42 46 4 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 135 [ significand ])
        (ior:DI (reg/v:DI 135 [ significand ])
            (reg:DI 169))) 86 {iordi3} (nil))
;; End of basic block 4 -> ( 11)

;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 5
;; Pred edge  2 [50.0%] 
(code_label 46 43 47 5 343 "" [1 uses])

(note 47 46 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 5 arch/arm/vfp/vfp.h:330 (set (reg:SI 171)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 5 arch/arm/vfp/vfp.h:330 (set (reg:HI 170)
        (subreg:HI (reg:SI 171) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 50 49 51 5 arch/arm/vfp/vfp.h:330 (set (reg:SI 172)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6071 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 51 50 52 5 arch/arm/vfp/vfp.h:330 (set (reg:SI 173)
        (sign_extend:SI (reg:HI 170))) 155 {*arm_extendhisi2_v6} (nil))

(insn 52 51 53 5 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172)
            (reg:SI 173))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 53 52 54 5 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 80)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4400 [0x1130])
        (nil)))
;; End of basic block 5 -> ( 6 11)

;; Succ edge  6 [56.0%]  (fallthru)
;; Succ edge  11 [44.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [56.0%]  (fallthru)
(note 54 53 55 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 56 6 arch/arm/vfp/vfp.h:331 (set (reg:SI 174)
        (subreg:SI (reg/v:DI 135 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 56 55 57 6 arch/arm/vfp/vfp.h:331 (set (reg:SI 174)
        (ior:SI (reg:SI 174)
            (subreg:SI (reg/v:DI 135 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 57 56 58 6 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 58 57 59 6 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 63)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [50.0%]  (fallthru)
(note 59 58 60 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 63 7 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 139 [ tm ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [50.0%] 
(code_label 63 60 64 8 345 "" [1 uses])

(note 64 63 65 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 66 8 arch/arm/vfp/vfp.h:333 (set (reg:DI 176)
        (const_int 2305843009213693952 [0x2000000000000000])) 163 {*arm_movdi} (nil))

(insn 66 65 67 8 arch/arm/vfp/vfp.h:333 (set (reg:DI 175)
        (and:DI (reg/v:DI 135 [ significand ])
            (reg:DI 176))) 64 {anddi3} (nil))

(insn 67 66 68 8 arch/arm/vfp/vfp.h:333 (set (reg:SI 177)
        (subreg:SI (reg:DI 175) 0)) 167 {*arm_movsi_insn} (nil))

(insn 68 67 69 8 arch/arm/vfp/vfp.h:333 (set (reg:SI 177)
        (ior:SI (reg:SI 177)
            (subreg:SI (reg:DI 175) 4))) 89 {*arm_iorsi3} (nil))

(insn 69 68 70 8 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 177)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 70 69 71 8 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 75)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 10 9)

;; Succ edge  10 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 71 70 72 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 72 71 75 9 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 139 [ tm ])
        (const_int 48 [0x30])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 10
;; Pred edge  8 [50.0%] 
(code_label 75 72 76 10 347 "" [1 uses])

(note 76 75 77 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 80 10 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 139 [ tm ])
        (const_int 16 [0x10])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 10 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 5 4) -> 11
;; Pred edge  5 [44.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 80 77 81 11 344 "" [1 uses])

(note 81 80 82 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 82 81 83 11 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.6071 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 83 82 84 11 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 13 12)

;; Succ edge  13 [50.0%] 
;; Succ edge  12 [50.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [50.0%]  (fallthru)
(note 84 83 85 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 85 84 88 12 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 139 [ tm ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 12 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 13
;; Pred edge  11 [50.0%] 
(code_label 88 85 89 13 348 "" [1 uses])

(note 89 88 90 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 90 89 91 13 arch/arm/vfp/vfp.h:338 (set (reg:SI 178)
        (subreg:SI (reg/v:DI 135 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 91 90 92 13 arch/arm/vfp/vfp.h:338 (set (reg:SI 178)
        (ior:SI (reg:SI 178)
            (subreg:SI (reg/v:DI 135 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 92 91 93 13 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 93 92 94 13 arch/arm/vfp/vfp.h:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 98)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 15 14)

;; Succ edge  15 [50.0%] 
;; Succ edge  14 [50.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [50.0%]  (fallthru)
(note 94 93 95 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 98 14 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 139 [ tm ])
        (const_int 5 [0x5])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 14 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 15
;; Pred edge  13 [50.0%] 
(code_label 98 95 99 15 349 "" [1 uses])

(note 99 98 100 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 100 99 101 15 arch/arm/vfp/vfp.h:339 (set (reg/v:SI 139 [ tm ])
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 7 10 9 12 15 14) -> 16
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 101 100 102 16 346 "" [0 uses])

(note 102 101 103 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 103 102 104 16 arch/arm/vfp/vfpdouble.c:519 (set (reg:SI 179)
        (and:SI (reg/v:SI 139 [ tm ])
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (nil))

(insn 104 103 105 16 arch/arm/vfp/vfpdouble.c:519 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 105 104 106 16 arch/arm/vfp/vfpdouble.c:519 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 16 -> ( 18 17)

;; Succ edge  18 [50.0%] 
;; Succ edge  17 [50.0%]  (fallthru)

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [50.0%]  (fallthru)
(note 106 105 107 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 107 106 110 17 arch/arm/vfp/vfpdouble.c:509 (set (reg/v:SI 141 [ exceptions ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 17 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 18
;; Pred edge  16 [50.0%] 
(code_label 110 107 111 18 350 "" [1 uses])

(note 111 110 112 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 113 18 arch/arm/vfp/vfpdouble.c:520 (set (reg/v:SI 141 [ exceptions ])
        (const_int 128 [0x80])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 18 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 17 18) -> 19
;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 113 112 114 19 351 "" [0 uses])

(note 114 113 115 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 115 114 116 19 arch/arm/vfp/vfpdouble.c:522 (set (reg:SI 180)
        (and:SI (reg/v:SI 139 [ tm ])
            (const_int 16 [0x10]))) 67 {*arm_andsi3_insn} (nil))

(insn 116 115 117 19 arch/arm/vfp/vfpdouble.c:522 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 180)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 117 116 118 19 arch/arm/vfp/vfpdouble.c:522 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 122)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 19 -> ( 20 21)

;; Succ edge  20 [50.0%]  (fallthru)
;; Succ edge  21 [50.0%] 

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [50.0%]  (fallthru)
(note 118 117 119 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 119 118 122 20 arch/arm/vfp/vfpdouble.c:523 (set (reg:SI 133 [ vdm$sign ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 20 -> ( 22)

;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 19) -> 21
;; Pred edge  19 [50.0%] 
(code_label 122 119 123 21 352 "" [1 uses])

(note 123 122 124 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 124 123 125 21 arch/arm/vfp/vfp.h:304 (set (reg:DI 182)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 125 124 126 21 arch/arm/vfp/vfp.h:304 (set (reg:DI 181)
        (and:DI (reg:DI 143 [ D.4518 ])
            (reg:DI 182))) 64 {anddi3} (nil))

(insn 126 125 127 21 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 184) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 181) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 127 126 128 21 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 184) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 128 127 129 21 arch/arm/vfp/vfp.h:304 (set (reg:SI 133 [ vdm$sign ])
        (zero_extend:SI (subreg:HI (reg:DI 184) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))
;; End of basic block 21 -> ( 22)

;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 21 20) -> 22
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%]  (fallthru)
(code_label 129 128 130 22 353 "" [0 uses])

(note 130 129 131 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 131 130 132 22 arch/arm/vfp/vfpdouble.c:525 (set (reg:SI 186)
        (const_int 1054 [0x41e])) 167 {*arm_movsi_insn} (nil))

(insn 132 131 133 22 arch/arm/vfp/vfpdouble.c:525 (set (reg:HI 185)
        (subreg:HI (reg:SI 186) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 1054 [0x41e])
        (nil)))

(insn 133 132 134 22 arch/arm/vfp/vfpdouble.c:525 (set (reg:SI 187)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6071 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 134 133 135 22 arch/arm/vfp/vfpdouble.c:525 (set (reg:SI 188)
        (sign_extend:SI (reg:HI 185))) 155 {*arm_extendhisi2_v6} (nil))

(insn 135 134 136 22 arch/arm/vfp/vfpdouble.c:525 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 187)
            (reg:SI 188))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 136 135 137 22 arch/arm/vfp/vfpdouble.c:525 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 151)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 22 -> ( 23 26)

;; Succ edge  23 [50.0%]  (fallthru)
;; Succ edge  26 [50.0%] 

;; Start of basic block ( 22) -> 23
;; Pred edge  22 [50.0%]  (fallthru)
(note 137 136 138 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 138 137 139 23 arch/arm/vfp/vfpdouble.c:526 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vdm$sign ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 139 138 140 23 arch/arm/vfp/vfpdouble.c:526 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 145)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 23 -> ( 25 24)

;; Succ edge  25 [39.0%] 
;; Succ edge  24 [61.0%]  (fallthru)

;; Start of basic block ( 23) -> 24
;; Pred edge  23 [61.0%]  (fallthru)
(note 140 139 141 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 141 140 142 24 arch/arm/vfp/vfpdouble.c:527 (set (reg/v:SI 141 [ exceptions ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 142 141 145 24 arch/arm/vfp/vfpdouble.c:526 discrim 2 (set (reg/v:SI 142 [ d ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 24 -> ( 57)

;; Succ edge  57 [100.0%]  (fallthru)

;; Start of basic block ( 23) -> 25
;; Pred edge  23 [39.0%] 
(code_label 145 142 146 25 355 "" [1 uses])

(note 146 145 147 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 147 146 148 25 arch/arm/vfp/vfpdouble.c:527 (set (reg/v:SI 141 [ exceptions ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 148 147 151 25 arch/arm/vfp/vfpdouble.c:526 discrim 1 (set (reg/v:SI 142 [ d ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 25 -> ( 57)

;; Succ edge  57 [100.0%]  (fallthru)

;; Start of basic block ( 22) -> 26
;; Pred edge  22 [50.0%] 
(code_label 151 148 152 26 354 "" [1 uses])

(note 152 151 153 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 153 152 154 26 arch/arm/vfp/vfpdouble.c:510 (set (reg/v:SI 140 [ rmode ])
        (and:SI (reg/v:SI 148 [ fpscr ])
            (const_int 12582912 [0xc00000]))) 67 {*arm_andsi3_insn} (nil))

(insn 154 153 155 26 arch/arm/vfp/vfpdouble.c:528 (set (reg:SI 190)
        (const_int 1021 [0x3fd])) 167 {*arm_movsi_insn} (nil))

(insn 155 154 156 26 arch/arm/vfp/vfpdouble.c:528 (set (reg:HI 189)
        (subreg:HI (reg:SI 190) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 1021 [0x3fd])
        (nil)))

(insn 156 155 157 26 arch/arm/vfp/vfpdouble.c:528 (set (reg:SI 191)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6071 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 157 156 158 26 arch/arm/vfp/vfpdouble.c:528 (set (reg:SI 192)
        (sign_extend:SI (reg:HI 189))) 155 {*arm_extendhisi2_v6} (nil))

(insn 158 157 159 26 arch/arm/vfp/vfpdouble.c:528 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 191)
            (reg:SI 192))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 159 158 160 26 arch/arm/vfp/vfpdouble.c:528 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 263)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 26 -> ( 27 49)

;; Succ edge  27 [50.0%]  (fallthru)
;; Succ edge  49 [50.0%] 

;; Start of basic block ( 26) -> 27
;; Pred edge  26 [50.0%]  (fallthru)
(note 160 159 161 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 161 160 162 27 arch/arm/vfp/vfpdouble.c:529 (set (reg:SI 193)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6071 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 162 161 163 27 arch/arm/vfp/vfpdouble.c:529 (set (reg:SI 194)
        (minus:SI (const_int 1072 [0x430])
            (reg:SI 193))) 28 {*arm_subsi3_insn} (nil))

(insn 163 162 164 27 arch/arm/vfp/vfpdouble.c:529 (set (reg/v:SI 138 [ shift ])
        (plus:SI (reg:SI 194)
            (const_int 14 [0xe]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (minus:SI (const_int 1086 [0x43e])
            (reg:SI 193))
        (nil)))

(insn 164 163 165 27 arch/arm/vfp/vfpdouble.c:535 (parallel [
            (set (reg:DI 195)
                (plus:DI (reg/v:DI 135 [ significand ])
                    (reg/v:DI 135 [ significand ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 165 164 166 27 arch/arm/vfp/vfpdouble.c:535 (set (reg:DI 0 r0)
        (reg:DI 195)) 163 {*arm_movdi} (nil))

(insn 166 165 167 27 arch/arm/vfp/vfpdouble.c:535 (set (reg:SI 2 r2)
        (reg/v:SI 138 [ shift ])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 167 166 168 27 arch/arm/vfp/vfpdouble.c:535 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsr") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 168 167 169 27 arch/arm/vfp/vfpdouble.c:535 (set (reg:DI 199)
        (reg:DI 0 r0)) 163 {*arm_movdi} (expr_list:REG_EQUAL (lshiftrt:DI (reg:DI 195)
            (reg/v:SI 138 [ shift ]))
        (nil)))

(insn 169 168 170 27 arch/arm/vfp/vfpdouble.c:535 (set (reg/v:SI 142 [ d ])
        (subreg:SI (reg:DI 199) 0)) 167 {*arm_movsi_insn} (nil))

(insn 170 169 171 27 arch/arm/vfp/vfpdouble.c:536 (set (reg:SI 200)
        (minus:SI (const_int 65 [0x41])
            (reg/v:SI 138 [ shift ]))) 28 {*arm_subsi3_insn} (nil))

(insn 171 170 172 27 arch/arm/vfp/vfpdouble.c:536 (set (reg:DI 0 r0)
        (reg/v:DI 135 [ significand ])) 163 {*arm_movdi} (nil))

(insn 172 171 173 27 arch/arm/vfp/vfpdouble.c:536 (set (reg:SI 2 r2)
        (reg:SI 200)) 167 {*arm_movsi_insn} (nil))

(call_insn/u 173 172 174 27 arch/arm/vfp/vfpdouble.c:536 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsl") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 174 173 175 27 arch/arm/vfp/vfpdouble.c:536 (set (reg:DI 201)
        (reg:DI 0 r0)) 163 {*arm_movdi} (expr_list:REG_EQUAL (ashift:DI (reg/v:DI 135 [ significand ])
            (reg:SI 200))
        (nil)))

(insn 175 174 176 27 arch/arm/vfp/vfpdouble.c:536 (set (reg/v:DI 137 [ rem ])
        (reg:DI 201)) 163 {*arm_movdi} (nil))

(insn 176 175 177 27 arch/arm/vfp/vfpdouble.c:538 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 177 176 178 27 arch/arm/vfp/vfpdouble.c:538 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 191)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 27 -> ( 28 31)

;; Succ edge  28 [50.0%]  (fallthru)
;; Succ edge  31 [50.0%] 

;; Start of basic block ( 27) -> 28
;; Pred edge  27 [50.0%]  (fallthru)
(note 178 177 179 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 179 178 180 28 arch/arm/vfp/vfpdouble.c:540 (set (reg:SI 202)
        (and:SI (reg/v:SI 142 [ d ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 180 179 181 28 arch/arm/vfp/vfpdouble.c:540 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 202)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 181 180 182 28 arch/arm/vfp/vfpdouble.c:540 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 186)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 28 -> ( 29 30)

;; Succ edge  29 [50.0%]  (fallthru)
;; Succ edge  30 [50.0%] 

;; Start of basic block ( 28) -> 29
;; Pred edge  28 [50.0%]  (fallthru)
(note 182 181 183 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 183 182 186 29 arch/arm/vfp/vfpdouble.c:541 (set (reg/v:DI 136 [ incr ])
        (const_int 9223372036854775807 [0x7fffffffffffffff])) 163 {*arm_movdi} (nil))
;; End of basic block 29 -> ( 35)

;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 28) -> 30
;; Pred edge  28 [50.0%] 
(code_label 186 183 187 30 359 "" [1 uses])

(note 187 186 188 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 188 187 191 30 arch/arm/vfp/vfpdouble.c:539 (set (reg/v:DI 136 [ incr ])
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))
;; End of basic block 30 -> ( 35)

;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 27) -> 31
;; Pred edge  27 [50.0%] 
(code_label 191 188 192 31 358 "" [1 uses])

(note 192 191 193 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 193 192 194 31 arch/arm/vfp/vfpdouble.c:542 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 12582912 [0xc00000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 194 193 195 31 arch/arm/vfp/vfpdouble.c:542 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 211)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 31 -> ( 34 32)

;; Succ edge  34 [28.0%] 
;; Succ edge  32 [72.0%]  (fallthru)

;; Start of basic block ( 31) -> 32
;; Pred edge  31 [72.0%]  (fallthru)
(note 195 194 196 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 196 195 197 32 arch/arm/vfp/vfpdouble.c:544 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vdm$sign ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 197 196 198 32 arch/arm/vfp/vfpdouble.c:544 (set (reg:SI 204)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 198 197 199 32 arch/arm/vfp/vfpdouble.c:544 (set (reg:QI 203)
        (subreg:QI (reg:SI 204) 0)) 178 {*arm_movqi_insn} (nil))

(insn 199 198 200 32 arch/arm/vfp/vfpdouble.c:544 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 4194304 [0x400000]))) 219 {*arm_cmpsi_insn} (nil))

(insn 200 199 201 32 arch/arm/vfp/vfpdouble.c:544 (set (reg:SI 206)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 201 200 202 32 arch/arm/vfp/vfpdouble.c:544 (set (reg:QI 205)
        (subreg:QI (reg:SI 206) 0)) 178 {*arm_movqi_insn} (nil))

(insn 202 201 203 32 arch/arm/vfp/vfpdouble.c:544 (set (reg:SI 207)
        (xor:SI (subreg:SI (reg:QI 203) 0)
            (subreg:SI (reg:QI 205) 0))) 96 {*arm_xorsi3} (nil))

(insn 203 202 204 32 arch/arm/vfp/vfpdouble.c:544 (set (reg:QI 208)
        (subreg:QI (reg:SI 207) 0)) 178 {*arm_movqi_insn} (nil))

(insn 204 203 205 32 arch/arm/vfp/vfpdouble.c:544 (set (reg:SI 209)
        (zero_extend:SI (reg:QI 208))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 205 204 206 32 arch/arm/vfp/vfpdouble.c:544 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 209)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 206 205 207 32 arch/arm/vfp/vfpdouble.c:544 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 211)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 32 -> ( 33 34)

;; Succ edge  33 [50.0%]  (fallthru)
;; Succ edge  34 [50.0%] 

;; Start of basic block ( 32) -> 33
;; Pred edge  32 [50.0%]  (fallthru)
(note 207 206 208 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 211 33 arch/arm/vfp/vfpdouble.c:545 (set (reg/v:DI 136 [ incr ])
        (const_int -1 [0xffffffffffffffff])) 163 {*arm_movdi} (nil))
;; End of basic block 33 -> ( 35)

;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 32 31) -> 34
;; Pred edge  32 [50.0%] 
;; Pred edge  31 [28.0%] 
(code_label 211 208 212 34 361 "" [2 uses])

(note 212 211 213 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 213 212 214 34 arch/arm/vfp/vfpdouble.c:543 (set (reg/v:DI 136 [ incr ])
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))
;; End of basic block 34 -> ( 35)

;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 34 29 30 33) -> 35
;; Pred edge  34 [100.0%]  (fallthru)
;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  30 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 214 213 215 35 360 "" [0 uses])

(note 215 214 216 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 216 215 217 35 arch/arm/vfp/vfpdouble.c:548 (parallel [
            (set (reg:DI 210)
                (plus:DI (reg/v:DI 136 [ incr ])
                    (reg/v:DI 137 [ rem ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 217 216 218 35 arch/arm/vfp/vfpdouble.c:548 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 137 [ rem ]) 4)
            (subreg:SI (reg:DI 210) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 218 217 316 35 arch/arm/vfp/vfpdouble.c:548 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 323)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 35 -> ( 41 36)

;; Succ edge  41 [50.0%] 
;; Succ edge  36 [50.0%]  (fallthru)

;; Start of basic block ( 35) -> 36
;; Pred edge  35 [50.0%]  (fallthru)
(note 316 218 219 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 219 316 220 36 arch/arm/vfp/vfpdouble.c:548 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 137 [ rem ]) 4)
            (subreg:SI (reg:DI 210) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 220 219 317 36 arch/arm/vfp/vfpdouble.c:548 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 240)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 36 -> ( 44 37)

;; Succ edge  44 [71.0%] 
;; Succ edge  37 [29.0%]  (fallthru)

;; Start of basic block ( 36) -> 37
;; Pred edge  36 [29.0%]  (fallthru)
(note 317 220 221 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 221 317 222 37 arch/arm/vfp/vfpdouble.c:548 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 137 [ rem ]) 0)
            (subreg:SI (reg:DI 210) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 222 221 318 37 arch/arm/vfp/vfpdouble.c:548 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 323)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 37 -> ( 41 38)

;; Succ edge  41 [50.0%] 
;; Succ edge  38 [50.0%]  (fallthru)

;; Start of basic block ( 37) -> 38
;; Pred edge  37 [50.0%]  (fallthru)
(note 318 222 223 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 223 318 323 38 arch/arm/vfp/vfpdouble.c:548 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 137 [ rem ]) 0)
            (subreg:SI (reg:DI 210) 0))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 38 -> ( 44)

;; Succ edge  44 [100.0%]  (fallthru)

;; Start of basic block ( 37 35) -> 41
;; Pred edge  37 [50.0%] 
;; Pred edge  35 [50.0%] 
(code_label 323 223 228 41 370 "" [2 uses])

(note 228 323 229 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 229 228 230 41 arch/arm/vfp/vfpdouble.c:549 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ d ])
            (const_int -1 [0xffffffffffffffff]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 230 229 231 41 arch/arm/vfp/vfpdouble.c:549 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 235)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 41 -> ( 42 43)

;; Succ edge  42 [72.0%]  (fallthru)
;; Succ edge  43 [28.0%] 

;; Start of basic block ( 41) -> 42
;; Pred edge  41 [72.0%]  (fallthru)
(note 231 230 232 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 232 231 235 42 arch/arm/vfp/vfpdouble.c:550 (set (reg/v:SI 142 [ d ])
        (plus:SI (reg/v:SI 142 [ d ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 42 -> ( 45)

;; Succ edge  45 [100.0%]  (fallthru)

;; Start of basic block ( 41) -> 43
;; Pred edge  41 [28.0%] 
(code_label 235 232 236 43 364 "" [1 uses])

(note 236 235 237 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 237 236 240 43 arch/arm/vfp/vfpdouble.c:552 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 43 -> ( 45)

;; Succ edge  45 [100.0%]  (fallthru)

;; Start of basic block ( 36 38) -> 44
;; Pred edge  36 [71.0%] 
;; Pred edge  38 [100.0%]  (fallthru)
(code_label 240 237 241 44 362 "" [1 uses])

(note 241 240 242 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 242 241 243 44 arch/arm/vfp/vfpdouble.c:555 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ d ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 243 242 244 44 arch/arm/vfp/vfpdouble.c:555 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 253)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 10000 [0x2710])
        (nil)))
;; End of basic block 44 -> ( 45 47)

;; Succ edge  45 (fallthru)
;; Succ edge  47 [100.0%] 

;; Start of basic block ( 44 42 43) -> 45
;; Pred edge  44 (fallthru)
;; Pred edge  42 [100.0%]  (fallthru)
;; Pred edge  43 [100.0%]  (fallthru)
(code_label 244 243 245 45 365 "" [0 uses])

(note 245 244 246 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 246 245 247 45 arch/arm/vfp/vfpdouble.c:555 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vdm$sign ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 247 246 248 45 arch/arm/vfp/vfpdouble.c:555 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 253)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 45 -> ( 46 47)

;; Succ edge  46 [39.0%]  (fallthru)
;; Succ edge  47 [61.0%] 

;; Start of basic block ( 45) -> 46
;; Pred edge  45 [39.0%]  (fallthru)
(note 248 247 249 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 249 248 250 46 arch/arm/vfp/vfpdouble.c:557 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))

(insn 250 249 253 46 arch/arm/vfp/vfpdouble.c:556 (set (reg/v:SI 142 [ d ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 46 -> ( 57)

;; Succ edge  57 [100.0%]  (fallthru)

;; Start of basic block ( 44 45) -> 47
;; Pred edge  44 [100.0%] 
;; Pred edge  45 [61.0%] 
(code_label 253 250 254 47 366 "" [2 uses])

(note 254 253 255 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 255 254 256 47 arch/arm/vfp/vfpdouble.c:558 (set (reg:SI 211)
        (subreg:SI (reg/v:DI 137 [ rem ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 256 255 257 47 arch/arm/vfp/vfpdouble.c:558 (set (reg:SI 211)
        (ior:SI (reg:SI 211)
            (subreg:SI (reg/v:DI 137 [ rem ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 257 256 258 47 arch/arm/vfp/vfpdouble.c:558 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 211)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 258 257 259 47 arch/arm/vfp/vfpdouble.c:558 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 299)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 47 -> ( 48 57)

;; Succ edge  48 [50.0%]  (fallthru)
;; Succ edge  57 [50.0%] 

;; Start of basic block ( 47) -> 48
;; Pred edge  47 [50.0%]  (fallthru)
(note 259 258 260 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 260 259 263 48 arch/arm/vfp/vfpdouble.c:559 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 48 -> ( 57)

;; Succ edge  57 [100.0%]  (fallthru)

;; Start of basic block ( 26) -> 49
;; Pred edge  26 [50.0%] 
(code_label 263 260 264 49 357 "" [1 uses])

(note 264 263 265 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 265 264 266 49 arch/arm/vfp/vfpdouble.c:562 (clobber (reg:DI 212)) -1 (nil))

(insn 266 265 267 49 arch/arm/vfp/vfpdouble.c:562 (set (reg:SI 213)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6071 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 267 266 268 49 arch/arm/vfp/vfpdouble.c:562 (set (reg:DI 212)
        (sign_extend:DI (reg:SI 213))) 140 {*arm_extendsidi2} (nil))

(insn 268 267 269 49 arch/arm/vfp/vfpdouble.c:562 (set (reg:DI 214)
        (ior:DI (reg/v:DI 135 [ significand ])
            (reg:DI 212))) 86 {iordi3} (nil))

(insn 269 268 270 49 arch/arm/vfp/vfpdouble.c:562 (set (reg:SI 215)
        (subreg:SI (reg:DI 214) 0)) 167 {*arm_movsi_insn} (nil))

(insn 270 269 271 49 arch/arm/vfp/vfpdouble.c:562 (set (reg:SI 215)
        (ior:SI (reg:SI 215)
            (subreg:SI (reg:DI 214) 4))) 89 {*arm_iorsi3} (nil))

(insn 271 270 272 49 arch/arm/vfp/vfpdouble.c:562 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 215)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 272 271 273 49 arch/arm/vfp/vfpdouble.c:562 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 296)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 49 -> ( 50 56)

;; Succ edge  50 [61.0%]  (fallthru)
;; Succ edge  56 [39.0%] 

;; Start of basic block ( 49) -> 50
;; Pred edge  49 [61.0%]  (fallthru)
(note 273 272 274 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 274 273 275 50 arch/arm/vfp/vfpdouble.c:563 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (nil))

(insn 275 274 276 50 arch/arm/vfp/vfpdouble.c:564 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 4194304 [0x400000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 276 275 277 50 arch/arm/vfp/vfpdouble.c:564 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 284)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 50 -> ( 51 53)

;; Succ edge  51 [28.0%]  (fallthru)
;; Succ edge  53 [72.0%] 

;; Start of basic block ( 50) -> 51
;; Pred edge  50 [28.0%]  (fallthru)
(note 277 276 278 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 278 277 279 51 arch/arm/vfp/vfpdouble.c:564 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vdm$sign ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 279 278 280 51 arch/arm/vfp/vfpdouble.c:564 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 296)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 51 -> ( 52 56)

;; Succ edge  52 [39.0%]  (fallthru)
;; Succ edge  56 [61.0%] 

;; Start of basic block ( 51) -> 52
;; Pred edge  51 [39.0%]  (fallthru)
(note 280 279 281 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 281 280 284 52 arch/arm/vfp/vfpdouble.c:565 (set (reg/v:SI 142 [ d ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 52 -> ( 57)

;; Succ edge  57 [100.0%]  (fallthru)

;; Start of basic block ( 50) -> 53
;; Pred edge  50 [72.0%] 
(code_label 284 281 285 53 368 "" [1 uses])

(note 285 284 286 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 286 285 287 53 arch/arm/vfp/vfpdouble.c:566 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 8388608 [0x800000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 287 286 288 53 arch/arm/vfp/vfpdouble.c:566 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 296)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5323 [0x14cb])
        (nil)))
;; End of basic block 53 -> ( 54 56)

;; Succ edge  54 [46.8%]  (fallthru)
;; Succ edge  56 [53.2%] 

;; Start of basic block ( 53) -> 54
;; Pred edge  53 [46.8%]  (fallthru)
(note 288 287 289 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 289 288 290 54 arch/arm/vfp/vfpdouble.c:566 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vdm$sign ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 290 289 291 54 arch/arm/vfp/vfpdouble.c:566 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 296)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 54 -> ( 55 56)

;; Succ edge  55 [61.0%]  (fallthru)
;; Succ edge  56 [39.0%] 

;; Start of basic block ( 54) -> 55
;; Pred edge  54 [61.0%]  (fallthru)
(note 291 290 292 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 292 291 293 55 arch/arm/vfp/vfpdouble.c:568 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))

(insn 293 292 296 55 arch/arm/vfp/vfpdouble.c:567 (set (reg/v:SI 142 [ d ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 55 -> ( 57)

;; Succ edge  57 [100.0%]  (fallthru)

;; Start of basic block ( 51 54 49 53) -> 56
;; Pred edge  51 [61.0%] 
;; Pred edge  54 [39.0%] 
;; Pred edge  49 [39.0%] 
;; Pred edge  53 [53.2%] 
(code_label 296 293 297 56 367 "" [4 uses])

(note 297 296 298 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 298 297 299 56 arch/arm/vfp/vfpdouble.c:561 (set (reg/v:SI 142 [ d ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 56 -> ( 57)

;; Succ edge  57 [100.0%]  (fallthru)

;; Start of basic block ( 56 24 47 25 48 46 55 52) -> 57
;; Pred edge  56 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru)
;; Pred edge  47 [50.0%] 
;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  48 [100.0%]  (fallthru)
;; Pred edge  46 [100.0%]  (fallthru)
;; Pred edge  55 [100.0%]  (fallthru)
;; Pred edge  52 [100.0%]  (fallthru)
(code_label 299 298 300 57 356 "" [1 uses])

(note 300 299 301 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 301 300 302 57 arch/arm/vfp/vfpdouble.c:575 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ d ])) 167 {*arm_movsi_insn} (nil))

(insn 302 301 303 57 arch/arm/vfp/vfpdouble.c:575 (set (reg:SI 1 r1)
        (reg/v:SI 145 [ sd ])) 167 {*arm_movsi_insn} (nil))

(call_insn 303 302 304 57 arch/arm/vfp/vfpdouble.c:575 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 304 303 308 57 arch/arm/vfp/vfpdouble.c:578 (set (reg:SI 144 [ <result> ])
        (reg/v:SI 141 [ exceptions ])) 167 {*arm_movsi_insn} (nil))

(insn 308 304 314 57 arch/arm/vfp/vfpdouble.c:578 (set (reg/i:SI 0 r0)
        (reg:SI 144 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 314 308 0 57 arch/arm/vfp/vfpdouble.c:578 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 57 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_ftouiz (vfp_double_ftouiz)[0:168]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:581 (set (reg/v:SI 135 [ sd ])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:581 (set (reg/v:SI 136 [ unused ])
        (reg:SI 1 r1 [ unused ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:581 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:581 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:582 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ sd ])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:582 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ unused ])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:582 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:582 (set (reg:SI 3 r3)
        (const_int 12582912 [0xc00000])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 13 12 0 2 arch/arm/vfp/vfpdouble.c:582 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_ftoui") [flags 0x3] <function_decl 0x10ad5b80 vfp_double_ftoui>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)


;; Function vfp_double_fsito (vfp_double_fsito)[0:166]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
merging block 6 into block 5
Merged blocks 5 and 6.
merging block 7 into block 5
Merged blocks 5 and 7.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:495 (set (reg/v:SI 138 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:495 (set (reg/v:SI 139 [ unused ])
        (reg:SI 1 r1 [ unused ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:495 (set (reg/v:SI 140 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:495 (set (reg/v:SI 141 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:497 (set (reg:SI 0 r0)
        (reg/v:SI 140 [ dm ])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:497 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:497 (set (reg:SI 136 [ D.4490 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:497 (set (reg/v:SI 133 [ m ])
        (reg:SI 136 [ D.4490 ])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfpdouble.c:499 (set (reg:SI 142)
        (and:SI (reg/v:SI 133 [ m ])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfpdouble.c:499 (set (reg:SI 143)
        (lshiftrt:SI (reg:SI 142)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 15 14 16 2 arch/arm/vfp/vfpdouble.c:499 (set (reg:SI 135 [ D.4493 ])
        (zero_extend:SI (subreg:HI (reg:SI 143) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 16 15 17 2 arch/arm/vfp/vfpdouble.c:499 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -14 [0xfffffffffffffff2])) [0 vdm.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.4493 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 17 16 18 2 arch/arm/vfp/vfpdouble.c:500 (set (reg:SI 145)
        (const_int 1085 [0x43d])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 2 arch/arm/vfp/vfpdouble.c:500 (set (reg:HI 144)
        (subreg:HI (reg:SI 145) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 1085 [0x43d])
        (nil)))

(insn 19 18 20 2 arch/arm/vfp/vfpdouble.c:500 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 vdm.exponent+0 S2 A64])
        (reg:HI 144)) 176 {*movhi_insn_arch4} (nil))

(insn 20 19 21 2 arch/arm/vfp/vfpdouble.c:501 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.4493 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 21 20 22 2 arch/arm/vfp/vfpdouble.c:501 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 2 -> ( 4 5)

;; Succ edge  4 [61.0%]  (fallthru)
;; Succ edge  5 [39.0%] 

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [61.0%]  (fallthru)
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 4 arch/arm/vfp/vfpdouble.c:501 discrim 1 (set (reg/v:SI 133 [ m ])
        (neg:SI (reg/v:SI 133 [ m ]))) 127 {*arm_negsi2} (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 2) -> 5
;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  2 [39.0%] 
(code_label 24 23 25 5 375 "" [1 uses])

(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 5 arch/arm/vfp/vfpdouble.c:501 discrim 3 (set (reg:DI 146)
        (zero_extend:DI (reg/v:SI 133 [ m ]))) 138 {*arm_zero_extendsidi2} (nil))

(insn 27 26 28 5 arch/arm/vfp/vfpdouble.c:501 discrim 3 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vdm.significand+0 S8 A64])
        (reg:DI 146)) 163 {*arm_movdi} (nil))

(insn 28 27 29 5 arch/arm/vfp/vfpdouble.c:503 (set (reg:SI 147)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 29 28 30 5 arch/arm/vfp/vfpdouble.c:503 (set (reg/f:SI 148)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x10ea85e0>)) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 5 arch/arm/vfp/vfpdouble.c:503 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 148)) 167 {*arm_movsi_insn} (nil))

(insn 31 30 32 5 arch/arm/vfp/vfpdouble.c:503 (set (reg:SI 0 r0)
        (reg/v:SI 138 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 32 31 33 5 arch/arm/vfp/vfpdouble.c:503 (set (reg:SI 1 r1)
        (reg:SI 147)) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 5 arch/arm/vfp/vfpdouble.c:503 (set (reg:SI 2 r2)
        (reg/v:SI 141 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 5 arch/arm/vfp/vfpdouble.c:503 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 35 34 36 5 arch/arm/vfp/vfpdouble.c:503 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 36 35 37 5 arch/arm/vfp/vfpdouble.c:503 (set (reg:SI 134 [ D.4500 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 37 36 41 5 arch/arm/vfp/vfpdouble.c:504 (set (reg:SI 137 [ <result> ])
        (reg:SI 134 [ D.4500 ])) 167 {*arm_movsi_insn} (nil))

(insn 41 37 47 5 arch/arm/vfp/vfpdouble.c:504 (set (reg/i:SI 0 r0)
        (reg:SI 137 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 47 41 0 5 arch/arm/vfp/vfpdouble.c:504 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fuito (vfp_double_fuito)[0:165]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
merging block 4 into block 2
Merged blocks 2 and 4.
merging block 5 into block 2
Merged blocks 2 and 5.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:483 (set (reg/v:SI 136 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:483 (set (reg/v:SI 137 [ unused ])
        (reg:SI 1 r1 [ unused ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:483 (set (reg/v:SI 138 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:483 (set (reg/v:SI 139 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:485 (set (reg:SI 0 r0)
        (reg/v:SI 138 [ dm ])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:485 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:485 (set (reg:SI 134 [ D.4477 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:487 (set (reg:SI 141)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfpdouble.c:487 (set (reg:HI 140)
        (subreg:HI (reg:SI 141) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 14 13 15 2 arch/arm/vfp/vfpdouble.c:487 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -14 [0xfffffffffffffff2])) [0 vdm.sign+0 S2 A16])
        (reg:HI 140)) 176 {*movhi_insn_arch4} (nil))

(insn 15 14 16 2 arch/arm/vfp/vfpdouble.c:488 (set (reg:SI 143)
        (const_int 1085 [0x43d])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/vfp/vfpdouble.c:488 (set (reg:HI 142)
        (subreg:HI (reg:SI 143) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 1085 [0x43d])
        (nil)))

(insn 17 16 18 2 arch/arm/vfp/vfpdouble.c:488 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 vdm.exponent+0 S2 A64])
        (reg:HI 142)) 176 {*movhi_insn_arch4} (nil))

(insn 18 17 19 2 arch/arm/vfp/vfpdouble.c:489 (set (reg:DI 144)
        (zero_extend:DI (reg:SI 134 [ D.4477 ]))) 138 {*arm_zero_extendsidi2} (nil))

(insn 19 18 20 2 arch/arm/vfp/vfpdouble.c:489 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vdm.significand+0 S8 A64])
        (reg:DI 144)) 163 {*arm_movdi} (nil))

(insn 20 19 21 2 arch/arm/vfp/vfpdouble.c:491 (set (reg:SI 145)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 21 20 22 2 arch/arm/vfp/vfpdouble.c:491 (set (reg/f:SI 146)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x10ea8640>)) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 2 arch/arm/vfp/vfpdouble.c:491 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 146)) 167 {*arm_movsi_insn} (nil))

(insn 23 22 24 2 arch/arm/vfp/vfpdouble.c:491 (set (reg:SI 0 r0)
        (reg/v:SI 136 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 2 arch/arm/vfp/vfpdouble.c:491 (set (reg:SI 1 r1)
        (reg:SI 145)) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 2 arch/arm/vfp/vfpdouble.c:491 (set (reg:SI 2 r2)
        (reg/v:SI 139 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 2 arch/arm/vfp/vfpdouble.c:491 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 27 26 28 2 arch/arm/vfp/vfpdouble.c:491 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 28 27 29 2 arch/arm/vfp/vfpdouble.c:491 (set (reg:SI 133 [ D.4479 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 29 28 33 2 arch/arm/vfp/vfpdouble.c:492 (set (reg:SI 135 [ <result> ])
        (reg:SI 133 [ D.4479 ])) 167 {*arm_movsi_insn} (nil))

(insn 33 29 39 2 arch/arm/vfp/vfpdouble.c:492 (set (reg/i:SI 0 r0)
        (reg:SI 135 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 39 33 0 2 arch/arm/vfp/vfpdouble.c:492 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fcvts (vfp_double_fcvts)[0:164]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
Removing jump 66.
Removing jump 79.
Removing jump 84.
Removing jump 92.
Removing jump 102.
Removing jump 138.
Removing jump 149.
Removing jump 166.
merging block 28 into block 27
Merged blocks 27 and 28.
merging block 29 into block 27
Merged blocks 27 and 29.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:440 (set (reg/v:SI 141 [ sd ])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:440 (set (reg/v:SI 142 [ unused ])
        (reg:SI 1 r1 [ unused ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:440 (set (reg/v:SI 143 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:440 (set (reg/v:SI 144 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:446 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ dm ])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:446 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:446 (set (reg:DI 139 [ D.4438 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 146)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 145)
        (and:DI (reg:DI 139 [ D.4438 ])
            (reg:DI 146))) 64 {anddi3} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 148) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 145) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 15 14 16 2 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 148) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -22 [0xffffffffffffffea])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:DI 148) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 17 16 18 2 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 150) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.4438 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 18 17 19 2 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 150) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.4438 ]) 4)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 19 18 20 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 151)
        (zero_extend:SI (subreg:HI (reg:DI 150) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 20 19 21 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 152)
        (ashift:SI (reg:SI 151)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (nil))

(insn 21 20 22 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 134 [ D.6097 ])
        (lshiftrt:SI (reg:SI 152)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (and:SI (reg:SI 151)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 22 21 23 2 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 134 [ D.6097 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 23 22 24 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 155)
        (lshiftrt:SI (subreg:SI (reg:DI 139 [ D.4438 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 24 23 25 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 154) 4)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4438 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 25 24 26 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 154) 4)
        (ior:SI (reg:SI 155)
            (subreg:SI (reg:DI 154) 4))) 89 {*arm_iorsi3} (nil))

(insn 26 25 27 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 154) 0)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4438 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 27 26 28 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 156)
        (ashift:SI (subreg:SI (reg:DI 154) 4)
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 28 27 29 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 154) 0)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 29 28 30 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (ior:SI (reg:SI 156)
            (subreg:SI (reg/v:DI 135 [ significand ]) 0))) 89 {*arm_iorsi3} (nil))

(insn 30 29 31 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 154) 4)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 31 30 32 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 159)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 32 31 33 2 arch/arm/vfp/vfp.h:309 (set (reg:HI 158)
        (subreg:HI (reg:SI 159) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 33 32 34 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 160)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6097 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 34 33 35 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 161)
        (sign_extend:SI (reg:HI 158))) 155 {*arm_extendhisi2_v6} (nil))

(insn 35 34 36 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (reg:SI 161))) 219 {*arm_cmpsi_insn} (nil))

(insn 36 35 37 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 162)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 37 36 38 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 157)
        (subreg:QI (reg:SI 162) 0)) 178 {*arm_movqi_insn} (nil))

(insn 38 37 39 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 164)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6097 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 39 38 40 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 40 39 41 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 165)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 41 40 42 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 163)
        (subreg:QI (reg:SI 165) 0)) 178 {*arm_movqi_insn} (nil))

(insn 42 41 43 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 166)
        (and:SI (subreg:SI (reg:QI 157) 0)
            (subreg:SI (reg:QI 163) 0))) 67 {*arm_andsi3_insn} (nil))

(insn 43 42 44 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 167)
        (subreg:QI (reg:SI 166) 0)) 178 {*arm_movqi_insn} (nil))

(insn 44 43 45 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 168)
        (zero_extend:SI (reg:QI 167))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 45 44 46 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 46 45 47 2 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 2 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [50.0%]  (fallthru)
(note 47 46 48 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 4 arch/arm/vfp/vfp.h:310 (set (reg:DI 169)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 49 48 50 4 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 135 [ significand ])
        (ior:DI (reg/v:DI 135 [ significand ])
            (reg:DI 169))) 86 {iordi3} (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2 4) -> 5
;; Pred edge  2 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 50 49 51 5 384 "" [1 uses])

(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 5 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 135 [ significand ])) 163 {*arm_movdi} (nil))

(insn 53 52 54 5 arch/arm/vfp/vfp.h:330 (set (reg:SI 171)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 54 53 55 5 arch/arm/vfp/vfp.h:330 (set (reg:HI 170)
        (subreg:HI (reg:SI 171) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 55 54 56 5 arch/arm/vfp/vfp.h:330 (set (reg:SI 172)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6097 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 56 55 57 5 arch/arm/vfp/vfp.h:330 (set (reg:SI 173)
        (sign_extend:SI (reg:HI 170))) 155 {*arm_extendhisi2_v6} (nil))

(insn 57 56 58 5 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172)
            (reg:SI 173))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 58 57 59 5 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 86)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 5 -> ( 6 11)

;; Succ edge  6 [28.0%]  (fallthru)
;; Succ edge  11 [72.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [28.0%]  (fallthru)
(note 59 58 60 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 6 arch/arm/vfp/vfp.h:331 (set (reg:SI 174)
        (subreg:SI (reg/v:DI 135 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 61 60 62 6 arch/arm/vfp/vfp.h:331 (set (reg:SI 174)
        (ior:SI (reg:SI 174)
            (subreg:SI (reg/v:DI 135 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 62 61 63 6 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 63 62 64 6 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 68)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [50.0%]  (fallthru)
(note 64 63 65 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 68 7 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 137 [ tm ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [50.0%] 
(code_label 68 65 69 8 386 "" [1 uses])

(note 69 68 70 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 70 69 71 8 arch/arm/vfp/vfp.h:333 (set (reg:DI 176)
        (const_int 2305843009213693952 [0x2000000000000000])) 163 {*arm_movdi} (nil))

(insn 71 70 72 8 arch/arm/vfp/vfp.h:333 (set (reg:DI 175)
        (and:DI (reg/v:DI 135 [ significand ])
            (reg:DI 176))) 64 {anddi3} (nil))

(insn 72 71 73 8 arch/arm/vfp/vfp.h:333 (set (reg:SI 177)
        (subreg:SI (reg:DI 175) 0)) 167 {*arm_movsi_insn} (nil))

(insn 73 72 74 8 arch/arm/vfp/vfp.h:333 (set (reg:SI 177)
        (ior:SI (reg:SI 177)
            (subreg:SI (reg:DI 175) 4))) 89 {*arm_iorsi3} (nil))

(insn 74 73 75 8 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 177)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 75 74 76 8 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 10 9)

;; Succ edge  10 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 76 75 77 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 78 9 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 137 [ tm ])
        (const_int 48 [0x30])) 167 {*arm_movsi_insn} (nil))

(insn 78 77 81 9 arch/arm/vfp/vfpdouble.c:454 (set (reg/v:SI 136 [ exceptions ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 17)

;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 10
;; Pred edge  8 [50.0%] 
(code_label 81 78 82 10 388 "" [1 uses])

(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 86 10 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 137 [ tm ])
        (const_int 16 [0x10])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 10 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 11
;; Pred edge  5 [72.0%] 
(code_label 86 83 87 11 385 "" [1 uses])

(note 87 86 88 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 11 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.6097 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 89 88 90 11 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 94)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 13 12)

;; Succ edge  13 [50.0%] 
;; Succ edge  12 [50.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [50.0%]  (fallthru)
(note 90 89 91 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 91 90 94 12 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 137 [ tm ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 12 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 13
;; Pred edge  11 [50.0%] 
(code_label 94 91 95 13 390 "" [1 uses])

(note 95 94 96 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 96 95 97 13 arch/arm/vfp/vfp.h:338 (set (reg:SI 178)
        (subreg:SI (reg/v:DI 135 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 97 96 98 13 arch/arm/vfp/vfp.h:338 (set (reg:SI 178)
        (ior:SI (reg:SI 178)
            (subreg:SI (reg/v:DI 135 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 98 97 99 13 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 99 98 100 13 arch/arm/vfp/vfp.h:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 104)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 15 14)

;; Succ edge  15 [50.0%] 
;; Succ edge  14 [50.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [50.0%]  (fallthru)
(note 100 99 101 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 101 100 104 14 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 137 [ tm ])
        (const_int 5 [0x5])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 14 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 15
;; Pred edge  13 [50.0%] 
(code_label 104 101 105 15 391 "" [1 uses])

(note 105 104 106 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 106 105 107 15 arch/arm/vfp/vfp.h:339 (set (reg/v:SI 137 [ tm ])
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 7 10 14 12 15) -> 16
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 107 106 108 16 387 "" [0 uses])

(note 108 107 109 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 16 arch/arm/vfp/vfpdouble.c:444 (set (reg/v:SI 136 [ exceptions ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 16 -> ( 17)

;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 16 9) -> 17
;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 110 109 111 17 389 "" [0 uses])

(note 111 110 112 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 113 17 arch/arm/vfp/vfpdouble.c:456 (set (reg:SI 179)
        (and:SI (reg/v:SI 137 [ tm ])
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (nil))

(insn 113 112 114 17 arch/arm/vfp/vfpdouble.c:456 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 114 113 115 17 arch/arm/vfp/vfpdouble.c:456 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 119)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 17 -> ( 18 19)

;; Succ edge  18 [29.0%]  (fallthru)
;; Succ edge  19 [71.0%] 

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [29.0%]  (fallthru)
(note 115 114 116 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 116 115 117 18 arch/arm/vfp/vfpdouble.c:457 (set (reg:SI 180)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -24 [0xffffffffffffffe8]))) 4 {*arm_addsi3} (nil))

(insn 117 116 118 18 arch/arm/vfp/vfpdouble.c:457 (set (reg:SI 0 r0)
        (reg:SI 180)) 167 {*arm_movsi_insn} (nil))

(call_insn 118 117 119 18 arch/arm/vfp/vfpdouble.c:457 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 18 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 17 18) -> 19
;; Pred edge  17 [71.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 119 118 120 19 392 "" [1 uses])

(note 120 119 121 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 121 120 122 19 arch/arm/vfp/vfpdouble.c:459 (set (reg:SI 138 [ D.4446 ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -22 [0xffffffffffffffea])) [0 vdm.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 122 121 123 19 arch/arm/vfp/vfpdouble.c:459 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -6 [0xfffffffffffffffa])) [0 vsd.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 138 [ D.4446 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 123 122 124 19 arch/arm/vfp/vfp.h:38 (set (reg:DI 181)
        (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 vdm.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 124 123 125 19 arch/arm/vfp/vfp.h:38 (parallel [
            (set (reg/v:SI 133 [ v ])
                (asm_operands:SI ("cmp	%Q1, #1		@ vfp_hi64to32jamming
	movcc	%0, %R1
	orrcs	%0, %R1, #1") ("=r") 0 [
                        (reg:DI 181)
                    ]
                     [
                        (asm_input:DI ("r") 0)
                    ] 1586691))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 125 124 126 19 arch/arm/vfp/vfpdouble.c:460 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])
        (reg/v:SI 133 [ v ])) 167 {*arm_movsi_insn} (nil))

(insn 126 125 127 19 arch/arm/vfp/vfpdouble.c:465 (set (reg:SI 182)
        (and:SI (reg/v:SI 137 [ tm ])
            (const_int 24 [0x18]))) 67 {*arm_andsi3_insn} (nil))

(insn 127 126 128 19 arch/arm/vfp/vfpdouble.c:465 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 182)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 128 127 129 19 arch/arm/vfp/vfpdouble.c:465 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 140)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 19 -> ( 20 22)

;; Succ edge  20 [50.0%]  (fallthru)
;; Succ edge  22 [50.0%] 

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [50.0%]  (fallthru)
(note 129 128 130 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 131 20 arch/arm/vfp/vfpdouble.c:466 (set (reg:SI 184)
        (const_int 255 [0xff])) 167 {*arm_movsi_insn} (nil))

(insn 131 130 132 20 arch/arm/vfp/vfpdouble.c:466 (set (reg:HI 183)
        (subreg:HI (reg:SI 184) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))

(insn 132 131 133 20 arch/arm/vfp/vfpdouble.c:466 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vsd.exponent+0 S2 A64])
        (reg:HI 183)) 176 {*movhi_insn_arch4} (nil))

(insn 133 132 134 20 arch/arm/vfp/vfpdouble.c:467 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ tm ])
            (const_int 16 [0x10]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 134 133 135 20 arch/arm/vfp/vfpdouble.c:467 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 168)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 20 -> ( 21 26)

;; Succ edge  21 [28.0%]  (fallthru)
;; Succ edge  26 [72.0%] 

;; Start of basic block ( 20) -> 21
;; Pred edge  20 [28.0%]  (fallthru)
(note 135 134 136 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 136 135 137 21 arch/arm/vfp/vfpdouble.c:468 (set (reg:SI 185)
        (ior:SI (reg/v:SI 133 [ v ])
            (const_int 536870912 [0x20000000]))) 89 {*arm_iorsi3} (nil))

(insn 137 136 140 21 arch/arm/vfp/vfpdouble.c:468 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])
        (reg:SI 185)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 21 -> ( 26)

;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 19) -> 22
;; Pred edge  19 [50.0%] 
(code_label 140 137 141 22 393 "" [1 uses])

(note 141 140 142 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 142 141 143 22 arch/arm/vfp/vfpdouble.c:470 (set (reg:SI 186)
        (and:SI (reg/v:SI 137 [ tm ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (nil))

(insn 143 142 144 22 arch/arm/vfp/vfpdouble.c:470 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 144 143 145 22 arch/arm/vfp/vfpdouble.c:470 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 151)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 22 -> ( 23 24)

;; Succ edge  23 [50.0%]  (fallthru)
;; Succ edge  24 [50.0%] 

;; Start of basic block ( 22) -> 23
;; Pred edge  22 [50.0%]  (fallthru)
(note 145 144 146 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 146 145 147 23 arch/arm/vfp/vfpdouble.c:471 (set (reg:SI 188)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 147 146 148 23 arch/arm/vfp/vfpdouble.c:471 (set (reg:HI 187)
        (subreg:HI (reg:SI 188) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 148 147 151 23 arch/arm/vfp/vfpdouble.c:471 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vsd.exponent+0 S2 A64])
        (reg:HI 187)) 176 {*movhi_insn_arch4} (nil))
;; End of basic block 23 -> ( 25)

;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 22) -> 24
;; Pred edge  22 [50.0%] 
(code_label 151 148 152 24 395 "" [1 uses])

(note 152 151 153 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 153 152 154 24 arch/arm/vfp/vfpdouble.c:473 (set (reg:SI 190)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -24 [0xffffffffffffffe8])) [0 vdm.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 154 153 155 24 arch/arm/vfp/vfpdouble.c:473 (set (reg:HI 189)
        (subreg:HI (reg:SI 190) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 155 154 156 24 arch/arm/vfp/vfpdouble.c:473 (set (reg:SI 191)
        (plus:SI (subreg:SI (reg:HI 189) 0)
            (const_int -896 [0xfffffffffffffc80]))) 4 {*arm_addsi3} (nil))

(insn 156 155 157 24 arch/arm/vfp/vfpdouble.c:473 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vsd.exponent+0 S2 A64])
        (subreg:HI (reg:SI 191) 0)) 176 {*movhi_insn_arch4} (nil))
;; End of basic block 24 -> ( 25)

;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 23 24) -> 25
;; Pred edge  23 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru)
(code_label 157 156 158 25 396 "" [0 uses])

(note 158 157 159 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 159 158 160 25 arch/arm/vfp/vfpdouble.c:475 (set (reg:SI 192)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (nil))

(insn 160 159 161 25 arch/arm/vfp/vfpdouble.c:475 (set (reg:SI 0 r0)
        (reg/v:SI 141 [ sd ])) 167 {*arm_movsi_insn} (nil))

(insn 161 160 162 25 arch/arm/vfp/vfpdouble.c:475 (set (reg:SI 1 r1)
        (reg:SI 192)) 167 {*arm_movsi_insn} (nil))

(insn 162 161 163 25 arch/arm/vfp/vfpdouble.c:475 (set (reg:SI 2 r2)
        (reg/v:SI 144 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(insn 163 162 164 25 arch/arm/vfp/vfpdouble.c:475 (set (reg:SI 3 r3)
        (reg/v:SI 136 [ exceptions ])) 167 {*arm_movsi_insn} (nil))

(call_insn 164 163 165 25 arch/arm/vfp/vfpdouble.c:475 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x41] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 165 164 168 25 arch/arm/vfp/vfpdouble.c:475 (set (reg/v:SI 136 [ exceptions ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 25 -> ( 27)

;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 20 21) -> 26
;; Pred edge  20 [72.0%] 
;; Pred edge  21 [100.0%]  (fallthru)
(code_label 168 165 169 26 394 "" [1 uses])

(note 169 168 170 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 170 169 171 26 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 193)
        (ashift:SI (reg:SI 138 [ D.4446 ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 171 170 172 26 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 195)
        (plus:SI (reg:SI 193)
            (const_int 2130706432 [0x7f000000]))) 4 {*arm_addsi3} (nil))

(insn 172 171 173 26 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 194)
        (plus:SI (reg:SI 195)
            (const_int 8388608 [0x800000]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 193)
            (const_int 2139095040 [0x7f800000]))
        (nil)))

(insn 173 172 174 26 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 197)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 174 173 175 26 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 196)
        (lshiftrt:SI (reg:SI 197)
            (const_int 7 [0x7]))) 117 {*arm_shiftsi3} (nil))

(insn 175 174 176 26 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 198)
        (plus:SI (reg:SI 194)
            (reg:SI 196))) 4 {*arm_addsi3} (nil))

(insn 176 175 177 26 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 0 r0)
        (reg:SI 198)) 167 {*arm_movsi_insn} (nil))

(insn 177 176 178 26 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 1 r1)
        (reg/v:SI 141 [ sd ])) 167 {*arm_movsi_insn} (nil))

(call_insn 178 177 179 26 arch/arm/vfp/vfpdouble.c:478 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 26 -> ( 27)

;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 25 26) -> 27
;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  26 [100.0%]  (fallthru)
(code_label 179 178 180 27 397 "" [0 uses])

(note 180 179 181 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 181 180 185 27 arch/arm/vfp/vfpdouble.c:480 (set (reg:SI 140 [ <result> ])
        (reg/v:SI 136 [ exceptions ])) 167 {*arm_movsi_insn} (nil))

(insn 185 181 191 27 arch/arm/vfp/vfpdouble.c:480 (set (reg/i:SI 0 r0)
        (reg:SI 140 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 191 185 0 27 arch/arm/vfp/vfpdouble.c:480 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 27 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fsqrt (vfp_double_fsqrt)[0:158]



try_optimize_cfg iteration 1

merging block 3 into block 2
Merged blocks 2 and 3.
Removing jump 67.
Removing jump 79.
Removing jump 84.
Removing jump 92.
Removing jump 102.
Removing jump 127.
Removing jump 136.
Removing jump 169.
Edge 28->32 redirected to 33
Edge 30->32 redirected to 33
Removing jump 236.
Deleting block 31.
deleting block 31
Deleting block 32.
deleting block 32
Removing jump 242.
Edge 35->39 redirected to 40
Edge 37->39 redirected to 40
Removing jump 257.
Deleting block 38.
deleting block 38
Deleting block 39.
deleting block 39
Removing jump 263.
Edge 43->47 redirected to 48
Edge 45->47 redirected to 48
Removing jump 321.
Deleting block 46.
deleting block 46
Deleting block 47.
deleting block 47
Removing jump 327.
Removing jump 348.
Deleting block 54.
deleting block 54
Removing jump 360.
Edge 59->62 redirected to 63
Edge 60->62 redirected to 63
Removing jump 374.
Deleting block 61.
deleting block 61
Deleting block 62.
deleting block 62
Edge 64->68 redirected to 69
Edge 66->68 redirected to 69
Removing jump 391.
Deleting block 67.
deleting block 67
Deleting block 68.
deleting block 68
Removing jump 398.
Edge 72->76 redirected to 77
Edge 74->76 redirected to 77
Removing jump 422.
Deleting block 75.
deleting block 75
Deleting block 76.
deleting block 76
Edge 78->82 redirected to 83
Edge 80->82 redirected to 83
Removing jump 434.
Deleting block 81.
deleting block 81
Deleting block 82.
deleting block 82
Removing jump 441.
Edge 85->89 redirected to 90
Edge 87->89 redirected to 90
Removing jump 485.
Deleting block 88.
deleting block 88
Deleting block 89.
deleting block 89
Removing jump 491.
Removing jump 512.
Deleting block 96.
deleting block 96
Removing jump 522.
Edge 101->104 redirected to 105
Edge 102->104 redirected to 105
Removing jump 541.
Deleting block 103.
deleting block 103
Deleting block 104.
deleting block 104
merging block 112 into block 111
Merged blocks 111 and 112.
merging block 113 into block 111
Merged blocks 111 and 113.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:269 (set (reg/v:SI 188 [ dd ])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:269 (set (reg/v:SI 189 [ unused ])
        (reg:SI 1 r1 [ unused ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:269 (set (reg/v:SI 190 [ dm ])
        (reg:SI 2 r2 [ dm ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:269 (set (reg/v:SI 191 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/vfp/vfpdouble.c:273 (set (reg:SI 0 r0)
        (reg/v:SI 190 [ dm ])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:273 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:273 (set (reg:DI 186 [ D.4263 ])
        (reg:DI 0 r0)) 163 {*arm_movdi} (nil))

(insn 12 11 13 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 193)
        (const_int -9223372036854775808 [0x8000000000000000])) 163 {*arm_movdi} (nil))

(insn 13 12 14 2 arch/arm/vfp/vfp.h:304 (set (reg:DI 192)
        (and:DI (reg:DI 186 [ D.4263 ])
            (reg:DI 193))) 64 {anddi3} (nil))

(insn 14 13 15 2 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 195) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 192) 4)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 15 14 16 2 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 195) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/vfp/vfp.h:304 (set (reg:SI 171 [ D.6138 ])
        (zero_extend:SI (subreg:HI (reg:DI 195) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 17 16 18 2 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -14 [0xfffffffffffffff2])) [0 vdm.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 171 [ D.6138 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 18 17 19 2 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 197) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 186 [ D.4263 ]) 4)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 19 18 20 2 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 197) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 186 [ D.4263 ]) 4)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 20 19 21 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 198)
        (zero_extend:SI (subreg:HI (reg:DI 197) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 21 20 22 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 199)
        (ashift:SI (reg:SI 198)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (nil))

(insn 22 21 23 2 arch/arm/vfp/vfp.h:305 (set (reg:SI 172 [ D.6135 ])
        (lshiftrt:SI (reg:SI 199)
            (const_int 21 [0x15]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (and:SI (reg:SI 198)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 23 22 24 2 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 172 [ D.6135 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 24 23 25 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 202)
        (lshiftrt:SI (subreg:SI (reg:DI 186 [ D.4263 ]) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 25 24 26 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 201) 4)
        (ashift:SI (subreg:SI (reg:DI 186 [ D.4263 ]) 4)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 26 25 27 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 201) 4)
        (ior:SI (reg:SI 202)
            (subreg:SI (reg:DI 201) 4))) 89 {*arm_iorsi3} (nil))

(insn 27 26 28 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 201) 0)
        (ashift:SI (subreg:SI (reg:DI 186 [ D.4263 ]) 0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 28 27 29 2 arch/arm/vfp/vfp.h:308 (set (reg:SI 203)
        (ashift:SI (subreg:SI (reg:DI 201) 4)
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 29 28 30 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 173 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 201) 0)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 30 29 31 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 173 [ significand ]) 0)
        (ior:SI (reg:SI 203)
            (subreg:SI (reg/v:DI 173 [ significand ]) 0))) 89 {*arm_iorsi3} (nil))

(insn 31 30 32 2 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 173 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 201) 4)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 32 31 33 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 206)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 2 arch/arm/vfp/vfp.h:309 (set (reg:HI 205)
        (subreg:HI (reg:SI 206) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 34 33 35 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 207)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 172 [ D.6135 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 35 34 36 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 208)
        (sign_extend:SI (reg:HI 205))) 155 {*arm_extendhisi2_v6} (nil))

(insn 36 35 37 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 207)
            (reg:SI 208))) 219 {*arm_cmpsi_insn} (nil))

(insn 37 36 38 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 209)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 38 37 39 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 204)
        (subreg:QI (reg:SI 209) 0)) 178 {*arm_movqi_insn} (nil))

(insn 39 38 40 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 211)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 172 [ D.6135 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 40 39 41 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 211)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 41 40 42 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 212)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 42 41 43 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 210)
        (subreg:QI (reg:SI 212) 0)) 178 {*arm_movqi_insn} (nil))

(insn 43 42 44 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 213)
        (and:SI (subreg:SI (reg:QI 204) 0)
            (subreg:SI (reg:QI 210) 0))) 67 {*arm_andsi3_insn} (nil))

(insn 44 43 45 2 arch/arm/vfp/vfp.h:309 (set (reg:QI 214)
        (subreg:QI (reg:SI 213) 0)) 178 {*arm_movqi_insn} (nil))

(insn 45 44 46 2 arch/arm/vfp/vfp.h:309 (set (reg:SI 215)
        (zero_extend:SI (reg:QI 214))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 46 45 47 2 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 215)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 47 46 48 2 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 2 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [50.0%]  (fallthru)
(note 48 47 49 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 4 arch/arm/vfp/vfp.h:310 (set (reg:DI 216)
        (const_int 4611686018427387904 [0x4000000000000000])) 163 {*arm_movdi} (nil))

(insn 50 49 51 4 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 173 [ significand ])
        (ior:DI (reg/v:DI 173 [ significand ])
            (reg:DI 216))) 86 {iordi3} (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2 4) -> 5
;; Pred edge  2 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 51 50 52 5 400 "" [1 uses])

(note 52 51 53 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 5 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 173 [ significand ])) 163 {*arm_movdi} (nil))

(insn 54 53 55 5 arch/arm/vfp/vfp.h:330 (set (reg:SI 218)
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (nil))

(insn 55 54 56 5 arch/arm/vfp/vfp.h:330 (set (reg:HI 217)
        (subreg:HI (reg:SI 218) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 56 55 57 5 arch/arm/vfp/vfp.h:330 (set (reg:SI 219)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 172 [ D.6135 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 57 56 58 5 arch/arm/vfp/vfp.h:330 (set (reg:SI 220)
        (sign_extend:SI (reg:HI 217))) 155 {*arm_extendhisi2_v6} (nil))

(insn 58 57 59 5 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 219)
            (reg:SI 220))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 59 58 60 5 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 86)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 5 -> ( 6 11)

;; Succ edge  6 [28.0%]  (fallthru)
;; Succ edge  11 [72.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [28.0%]  (fallthru)
(note 60 59 61 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 6 arch/arm/vfp/vfp.h:331 (set (reg:SI 221)
        (subreg:SI (reg/v:DI 173 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 6 arch/arm/vfp/vfp.h:331 (set (reg:SI 221)
        (ior:SI (reg:SI 221)
            (subreg:SI (reg/v:DI 173 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 63 62 64 6 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 221)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 64 63 65 6 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 69)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [50.0%]  (fallthru)
(note 65 64 66 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 69 7 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 177 [ tm ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [50.0%] 
(code_label 69 66 70 8 402 "" [1 uses])

(note 70 69 71 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 8 arch/arm/vfp/vfp.h:333 (set (reg:DI 223)
        (const_int 2305843009213693952 [0x2000000000000000])) 163 {*arm_movdi} (nil))

(insn 72 71 73 8 arch/arm/vfp/vfp.h:333 (set (reg:DI 222)
        (and:DI (reg/v:DI 173 [ significand ])
            (reg:DI 223))) 64 {anddi3} (nil))

(insn 73 72 74 8 arch/arm/vfp/vfp.h:333 (set (reg:SI 224)
        (subreg:SI (reg:DI 222) 0)) 167 {*arm_movsi_insn} (nil))

(insn 74 73 75 8 arch/arm/vfp/vfp.h:333 (set (reg:SI 224)
        (ior:SI (reg:SI 224)
            (subreg:SI (reg:DI 222) 4))) 89 {*arm_iorsi3} (nil))

(insn 75 74 76 8 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 224)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 76 75 77 8 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 10 9)

;; Succ edge  10 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 77 76 78 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 78 77 81 9 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 177 [ tm ])
        (const_int 48 [0x30])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 10
;; Pred edge  8 [50.0%] 
(code_label 81 78 82 10 404 "" [1 uses])

(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 86 10 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 177 [ tm ])
        (const_int 16 [0x10])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 10 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 11
;; Pred edge  5 [72.0%] 
(code_label 86 83 87 11 401 "" [1 uses])

(note 87 86 88 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 11 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172 [ D.6135 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 89 88 90 11 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 94)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 13 12)

;; Succ edge  13 [50.0%] 
;; Succ edge  12 [50.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [50.0%]  (fallthru)
(note 90 89 91 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 91 90 94 12 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 177 [ tm ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 12 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 13
;; Pred edge  11 [50.0%] 
(code_label 94 91 95 13 405 "" [1 uses])

(note 95 94 96 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 96 95 97 13 arch/arm/vfp/vfp.h:338 (set (reg:SI 225)
        (subreg:SI (reg/v:DI 173 [ significand ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 97 96 98 13 arch/arm/vfp/vfp.h:338 (set (reg:SI 225)
        (ior:SI (reg:SI 225)
            (subreg:SI (reg/v:DI 173 [ significand ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 98 97 99 13 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 225)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 99 98 100 13 arch/arm/vfp/vfp.h:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 104)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 15 14)

;; Succ edge  15 [50.0%] 
;; Succ edge  14 [50.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [50.0%]  (fallthru)
(note 100 99 101 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 101 100 104 14 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 177 [ tm ])
        (const_int 5 [0x5])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 14 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 15
;; Pred edge  13 [50.0%] 
(code_label 104 101 105 15 406 "" [1 uses])

(note 105 104 106 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 106 105 107 15 arch/arm/vfp/vfp.h:339 (set (reg/v:SI 177 [ tm ])
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 7 10 9 12 15 14) -> 16
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 107 106 108 16 403 "" [0 uses])

(note 108 107 109 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 16 arch/arm/vfp/vfpdouble.c:275 (set (reg:SI 226)
        (and:SI (reg/v:SI 177 [ tm ])
            (const_int 24 [0x18]))) 67 {*arm_andsi3_insn} (nil))

(insn 110 109 111 16 arch/arm/vfp/vfpdouble.c:275 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 226)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 111 110 112 16 arch/arm/vfp/vfpdouble.c:275 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 171)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 16 -> ( 17 23)

;; Succ edge  17 [50.0%]  (fallthru)
;; Succ edge  23 [50.0%] 

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [50.0%]  (fallthru)
(note 112 111 113 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 114 17 arch/arm/vfp/vfpdouble.c:278 (set (reg:SI 227)
        (and:SI (reg/v:SI 177 [ tm ])
            (const_int 16 [0x10]))) 67 {*arm_andsi3_insn} (nil))

(insn 114 113 115 17 arch/arm/vfp/vfpdouble.c:278 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 227)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 115 114 116 17 arch/arm/vfp/vfpdouble.c:278 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 129)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 17 -> ( 18 19)

;; Succ edge  18 [29.0%]  (fallthru)
;; Succ edge  19 [71.0%] 

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [29.0%]  (fallthru)
(note 116 115 117 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 117 116 118 18 arch/arm/vfp/vfpdouble.c:279 (set (reg:SI 228)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 118 117 119 18 arch/arm/vfp/vfpdouble.c:279 (set (reg:SI 229)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 119 118 120 18 arch/arm/vfp/vfpdouble.c:279 (set (reg:SI 0 r0)
        (reg:SI 228)) 167 {*arm_movsi_insn} (nil))

(insn 120 119 121 18 arch/arm/vfp/vfpdouble.c:279 (set (reg:SI 1 r1)
        (reg:SI 229)) 167 {*arm_movsi_insn} (nil))

(insn 121 120 122 18 arch/arm/vfp/vfpdouble.c:279 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 122 121 123 18 arch/arm/vfp/vfpdouble.c:279 (set (reg:SI 3 r3)
        (reg/v:SI 191 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 123 122 124 18 arch/arm/vfp/vfpdouble.c:279 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 124 123 125 18 arch/arm/vfp/vfpdouble.c:279 (set (reg:SI 185 [ D.4272 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 125 124 126 18 arch/arm/vfp/vfpdouble.c:279 (set (reg/v:SI 178 [ ret ])
        (reg:SI 185 [ D.4272 ])) 167 {*arm_movsi_insn} (nil))

(insn 126 125 129 18 arch/arm/vfp/vfpdouble.c:276 (set (reg/v/f:SI 176 [ vdp ])
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))
;; End of basic block 18 -> ( 22)

;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 17) -> 19
;; Pred edge  17 [71.0%] 
(code_label 129 126 130 19 408 "" [1 uses])

(note 130 129 131 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 131 130 132 19 arch/arm/vfp/vfpdouble.c:280 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171 [ D.6138 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 132 131 173 19 arch/arm/vfp/vfpdouble.c:280 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 138)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 19 -> ( 20 21)

;; Succ edge  20 [39.0%]  (fallthru)
;; Succ edge  21 [61.0%] 

;; Start of basic block ( 19 23) -> 20
;; Pred edge  19 [39.0%]  (fallthru)
;; Pred edge  23 [39.0%] 
(code_label 173 132 133 20 412 "" [1 uses])

(note 133 173 134 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 134 133 135 20 arch/arm/vfp/vfpdouble.c:282 (set (reg/v/f:SI 176 [ vdp ])
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 135 134 138 20 arch/arm/vfp/vfpdouble.c:283 (set (reg/v:SI 178 [ ret ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 20 -> ( 22)

;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 26 19) -> 21
;; Pred edge  26 [71.0%] 
;; Pred edge  19 [61.0%] 
(code_label 138 135 139 21 410 "" [2 uses])

(note 139 138 140 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 140 139 141 21 arch/arm/vfp/vfpdouble.c:286 (set (reg/f:SI 230)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 141 140 142 21 arch/arm/vfp/vfpdouble.c:286 (set (reg/v/f:SI 176 [ vdp ])
        (reg/f:SI 230)) 167 {*arm_movsi_insn} (nil))

(insn 142 141 143 21 arch/arm/vfp/vfpdouble.c:287 (set (reg/v:SI 178 [ ret ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 21 -> ( 22)

;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 21 20 18) -> 22
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 143 142 144 22 409 "" [0 uses])

(note 144 143 145 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 145 144 146 22 arch/arm/vfp/vfpdouble.c:289 (clobber (reg:DI 231)) -1 (nil))

(insn 146 145 147 22 arch/arm/vfp/vfpdouble.c:289 (set (reg:SI 232)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 176 [ vdp ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 147 146 148 22 arch/arm/vfp/vfpdouble.c:289 (set (reg:DI 231)
        (zero_extend:DI (reg:SI 232))) 138 {*arm_zero_extendsidi2} (nil))

(insn 148 147 149 22 arch/arm/vfp/vfpdouble.c:289 (set (subreg:SI (reg:DI 234) 4)
        (ashift:SI (subreg:SI (reg:DI 231) 0)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 149 148 150 22 arch/arm/vfp/vfpdouble.c:289 (set (subreg:SI (reg:DI 234) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 150 149 151 22 arch/arm/vfp/vfpdouble.c:289 (clobber (reg:DI 235)) -1 (nil))

(insn 151 150 152 22 arch/arm/vfp/vfpdouble.c:289 (set (reg:SI 236)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 176 [ vdp ]) [0 <variable>.exponent+0 S2 A64]))) 155 {*arm_extendhisi2_v6} (nil))

(insn 152 151 153 22 arch/arm/vfp/vfpdouble.c:289 (set (reg:DI 235)
        (sign_extend:DI (reg:SI 236))) 140 {*arm_extendsidi2} (nil))

(insn 153 152 154 22 arch/arm/vfp/vfpdouble.c:289 (set (subreg:SI (reg:DI 238) 4)
        (ashift:SI (subreg:SI (reg:DI 235) 0)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 154 153 155 22 arch/arm/vfp/vfpdouble.c:289 (set (subreg:SI (reg:DI 238) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 155 154 157 22 arch/arm/vfp/vfpdouble.c:289 (parallel [
            (set (reg:DI 239)
                (plus:DI (reg:DI 234)
                    (reg:DI 238)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 157 155 158 22 arch/arm/vfp/vfpdouble.c:289 (set (reg:SI 244)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 176 [ vdp ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 158 157 159 22 arch/arm/vfp/vfpdouble.c:289 (set (reg:SI 243)
        (ashift:SI (reg:SI 244)
            (const_int 22 [0x16]))) 117 {*arm_shiftsi3} (nil))

(insn 159 158 160 22 arch/arm/vfp/vfpdouble.c:289 (set (reg:SI 245)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 176 [ vdp ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 160 159 161 22 arch/arm/vfp/vfpdouble.c:289 (set (subreg:SI (reg:DI 242) 0)
        (lshiftrt:SI (reg:SI 245)
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (nil))

(insn 161 160 162 22 arch/arm/vfp/vfpdouble.c:289 (set (subreg:SI (reg:DI 242) 0)
        (ior:SI (reg:SI 243)
            (subreg:SI (reg:DI 242) 0))) 89 {*arm_iorsi3} (nil))

(insn 162 161 163 22 arch/arm/vfp/vfpdouble.c:289 (set (reg:SI 246)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 176 [ vdp ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 163 162 164 22 arch/arm/vfp/vfpdouble.c:289 (set (subreg:SI (reg:DI 242) 4)
        (lshiftrt:SI (reg:SI 246)
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (nil))

(insn 164 163 165 22 arch/arm/vfp/vfpdouble.c:289 (parallel [
            (set (reg:DI 247)
                (plus:DI (reg:DI 239)
                    (reg:DI 242)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 165 164 166 22 arch/arm/vfp/vfpdouble.c:289 (set (reg:DI 0 r0)
        (reg:DI 247)) 163 {*arm_movdi} (nil))

(insn 166 165 167 22 arch/arm/vfp/vfpdouble.c:289 (set (reg:SI 2 r2)
        (reg/v:SI 188 [ dd ])) 167 {*arm_movsi_insn} (nil))

(call_insn 167 166 168 22 arch/arm/vfp/vfpdouble.c:289 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 168 167 171 22 arch/arm/vfp/vfpdouble.c:290 (set (reg:SI 184 [ D.4281 ])
        (reg/v:SI 178 [ ret ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 22 -> ( 111)

;; Succ edge  111 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 23
;; Pred edge  16 [50.0%] 
(code_label 171 168 172 23 407 "" [1 uses])

(note 172 171 174 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 174 172 175 23 arch/arm/vfp/vfpdouble.c:296 (set (reg:SI 248)
        (and:SI (reg/v:SI 177 [ tm ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (nil))

(insn 175 174 176 23 arch/arm/vfp/vfpdouble.c:296 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 248)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 176 175 177 23 arch/arm/vfp/vfpdouble.c:296 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 173)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 23 -> ( 20 24)

;; Succ edge  20 [39.0%] 
;; Succ edge  24 [61.0%]  (fallthru)

;; Start of basic block ( 23) -> 24
;; Pred edge  23 [61.0%]  (fallthru)
(note 177 176 178 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 178 177 179 24 arch/arm/vfp/vfpdouble.c:302 (set (reg:SI 249)
        (and:SI (reg/v:SI 177 [ tm ])
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (nil))

(insn 179 178 180 24 arch/arm/vfp/vfpdouble.c:302 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 249)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 180 179 181 24 arch/arm/vfp/vfpdouble.c:302 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 185)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 24 -> ( 25 26)

;; Succ edge  25 [29.0%]  (fallthru)
;; Succ edge  26 [71.0%] 

;; Start of basic block ( 24) -> 25
;; Pred edge  24 [29.0%]  (fallthru)
(note 181 180 182 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 182 181 183 25 arch/arm/vfp/vfpdouble.c:303 (set (reg:SI 250)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 183 182 184 25 arch/arm/vfp/vfpdouble.c:303 (set (reg:SI 0 r0)
        (reg:SI 250)) 167 {*arm_movsi_insn} (nil))

(call_insn 184 183 185 25 arch/arm/vfp/vfpdouble.c:303 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 25 -> ( 26)

;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 24 25) -> 26
;; Pred edge  24 [71.0%] 
;; Pred edge  25 [100.0%]  (fallthru)
(code_label 185 184 186 26 413 "" [1 uses])

(note 186 185 187 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 187 186 188 26 arch/arm/vfp/vfpdouble.c:308 (set (reg:SI 251)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -14 [0xfffffffffffffff2])) [0 vdm.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 188 187 189 26 arch/arm/vfp/vfpdouble.c:308 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 251)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 189 188 190 26 arch/arm/vfp/vfpdouble.c:308 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 138)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 26 -> ( 21 27)

;; Succ edge  21 [71.0%] 
;; Succ edge  27 [29.0%]  (fallthru)

;; Start of basic block ( 26) -> 27
;; Pred edge  26 [29.0%]  (fallthru)
(note 190 189 191 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 191 190 192 27 arch/arm/vfp/vfpdouble.c:316 (set (reg:SI 253)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 192 191 193 27 arch/arm/vfp/vfpdouble.c:316 (set (reg:HI 252)
        (subreg:HI (reg:SI 253) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 193 192 194 27 arch/arm/vfp/vfpdouble.c:316 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -30 [0xffffffffffffffe2])) [0 vdd.sign+0 S2 A16])
        (reg:HI 252)) 176 {*movhi_insn_arch4} (nil))

(insn 194 193 195 27 arch/arm/vfp/vfpdouble.c:317 (set (reg:SI 183 [ D.4288 ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -16 [0xfffffffffffffff0])) [0 vdm.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 195 194 196 27 arch/arm/vfp/vfpdouble.c:317 (set (reg:SI 254)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 183 [ D.4288 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 196 195 197 27 arch/arm/vfp/vfpdouble.c:317 (set (reg:SI 256)
        (plus:SI (reg:SI 254)
            (const_int -1020 [0xfffffffffffffc04]))) 4 {*arm_addsi3} (nil))

(insn 197 196 198 27 arch/arm/vfp/vfpdouble.c:317 (set (reg:SI 255)
        (plus:SI (reg:SI 256)
            (const_int -3 [0xfffffffffffffffd]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 254)
            (const_int -1023 [0xfffffffffffffc01]))
        (nil)))

(insn 198 197 199 27 arch/arm/vfp/vfpdouble.c:317 (set (reg:SI 257)
        (ashiftrt:SI (reg:SI 255)
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 199 198 200 27 arch/arm/vfp/vfpdouble.c:317 (set (reg:HI 258)
        (subreg:HI (reg:SI 257) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 200 199 201 27 arch/arm/vfp/vfpdouble.c:317 (set (reg:SI 260)
        (plus:SI (subreg:SI (reg:HI 258) 0)
            (const_int 1020 [0x3fc]))) 4 {*arm_addsi3} (nil))

(insn 201 200 202 27 arch/arm/vfp/vfpdouble.c:317 (set (reg:SI 259)
        (plus:SI (reg:SI 260)
            (const_int 3 [0x3]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (subreg:SI (reg:HI 258) 0)
            (const_int 1023 [0x3ff]))
        (nil)))

(insn 202 201 203 27 arch/arm/vfp/vfpdouble.c:317 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 vdd.exponent+0 S2 A64])
        (subreg:HI (reg:SI 259) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 203 202 205 27 arch/arm/vfp/vfpdouble.c:318 (set (reg:SI 261)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 183 [ D.4288 ]) 0))) 155 {*arm_extendhisi2_v6} (nil))

(insn 205 203 206 27 arch/arm/vfp/vfpdouble.c:318 (set (reg:SI 265)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 vdm.significand+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 206 205 207 27 arch/arm/vfp/vfpdouble.c:318 (set (subreg:SI (reg:DI 264) 0)
        (lshiftrt:SI (reg:SI 265)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 207 206 208 27 arch/arm/vfp/vfpdouble.c:318 (set (subreg:SI (reg:DI 264) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 208 207 209 27 arch/arm/vfp/vfpdouble.c:318 (set (reg:SI 0 r0)
        (reg:SI 261)) 167 {*arm_movsi_insn} (nil))

(insn 209 208 210 27 arch/arm/vfp/vfpdouble.c:318 (set (reg:SI 1 r1)
        (subreg:SI (reg:DI 264) 0)) 167 {*arm_movsi_insn} (nil))

(call_insn 210 209 211 27 arch/arm/vfp/vfpdouble.c:318 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_estimate_sqrt_significand") [flags 0x41] <function_decl 0x10a9da80 vfp_estimate_sqrt_significand>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 211 210 212 27 arch/arm/vfp/vfpdouble.c:318 (set (reg:SI 182 [ D.4299 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 212 211 213 27 arch/arm/vfp/vfpdouble.c:318 (set (reg:DI 266)
        (zero_extend:DI (reg:SI 182 [ D.4299 ]))) 138 {*arm_zero_extendsidi2} (nil))

(insn 213 212 214 27 arch/arm/vfp/vfpdouble.c:318 (set (reg:SI 267)
        (lshiftrt:SI (subreg:SI (reg:DI 266) 0)
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 214 213 215 27 arch/arm/vfp/vfpdouble.c:318 (set (subreg:SI (reg:DI 181 [ D.4301 ]) 4)
        (ashift:SI (subreg:SI (reg:DI 266) 4)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 215 214 216 27 arch/arm/vfp/vfpdouble.c:318 (set (subreg:SI (reg:DI 181 [ D.4301 ]) 4)
        (ior:SI (reg:SI 267)
            (subreg:SI (reg:DI 181 [ D.4301 ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 216 215 217 27 arch/arm/vfp/vfpdouble.c:318 (set (subreg:SI (reg:DI 181 [ D.4301 ]) 0)
        (ashift:SI (subreg:SI (reg:DI 266) 0)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 217 216 218 27 arch/arm/vfp/vfpdouble.c:322 (set (reg:SI 268)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -16 [0xfffffffffffffff0])) [0 vdm.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 218 217 219 27 arch/arm/vfp/vfpdouble.c:322 (set (reg:SI 269)
        (and:SI (reg:SI 268)
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 219 218 223 27 arch/arm/vfp/vfpdouble.c:322 (set (reg:SI 270)
        (plus:SI (reg:SI 269)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 223 219 224 27 arch/arm/vfp/vfpdouble.c:322 (set (reg:DI 0 r0)
        (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vdm.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 224 223 225 27 arch/arm/vfp/vfpdouble.c:322 (set (reg:SI 2 r2)
        (reg:SI 270)) 167 {*arm_movsi_insn} (nil))

(call_insn/u 225 224 226 27 arch/arm/vfp/vfpdouble.c:322 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsr") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 226 225 227 27 arch/arm/vfp/vfpdouble.c:322 (set (reg:DI 274)
        (reg:DI 0 r0)) 163 {*arm_movdi} (expr_list:REG_EQUAL (lshiftrt:DI (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -8 [0xfffffffffffffff8])) [0 vdm.significand+0 S8 A64])
            (reg:SI 270))
        (nil)))

(insn 227 226 228 27 arch/arm/vfp/vfpdouble.c:322 (set (reg/v:DI 158 [ __n ])
        (reg:DI 274)) 163 {*arm_movdi} (nil))

(insn 228 227 229 27 arch/arm/vfp/vfpdouble.c:322 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 158 [ __n ])) 163 {*arm_movdi} (nil))

(insn 229 228 230 27 arch/arm/vfp/vfp.h:117 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 181 [ D.4301 ]) 4)
            (subreg:SI (reg/v:DI 158 [ __n ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 230 229 596 27 arch/arm/vfp/vfp.h:117 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 244)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 27 -> ( 34 28)

;; Succ edge  34 [50.0%] 
;; Succ edge  28 [50.0%]  (fallthru)

;; Start of basic block ( 27) -> 28
;; Pred edge  27 [50.0%]  (fallthru)
(note 596 230 231 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 231 596 232 28 arch/arm/vfp/vfp.h:117 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 181 [ D.4301 ]) 4)
            (subreg:SI (reg/v:DI 158 [ __n ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 232 231 597 28 arch/arm/vfp/vfp.h:117 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 657)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 28 -> ( 33 29)

;; Succ edge  33 [71.0%] 
;; Succ edge  29 [29.0%]  (fallthru)

;; Start of basic block ( 28) -> 29
;; Pred edge  28 [29.0%]  (fallthru)
(note 597 232 233 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 233 597 234 29 arch/arm/vfp/vfp.h:117 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 181 [ D.4301 ]) 0)
            (subreg:SI (reg/v:DI 158 [ __n ]) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 234 233 598 29 arch/arm/vfp/vfp.h:117 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 244)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 29 -> ( 34 30)

;; Succ edge  34 [50.0%] 
;; Succ edge  30 [50.0%]  (fallthru)

;; Start of basic block ( 29) -> 30
;; Pred edge  29 [50.0%]  (fallthru)
(note 598 234 235 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 235 598 657 30 arch/arm/vfp/vfp.h:117 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 181 [ D.4301 ]) 0)
            (subreg:SI (reg/v:DI 158 [ __n ]) 0))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 30 -> ( 33)

;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 30 28) -> 33
;; Pred edge  30 [100.0%]  (fallthru)
;; Pred edge  28 [71.0%] 
(code_label 657 235 240 33 445 "" [1 uses])

(note 240 657 241 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 241 240 244 33 arch/arm/vfp/vfp.h:118 (set (reg/v:DI 137 [ z.1257 ])
        (const_int -1 [0xffffffffffffffff])) 163 {*arm_movdi} (nil))
;; End of basic block 33 -> ( 71)

;; Succ edge  71 [100.0%]  (fallthru)

;; Start of basic block ( 27 29) -> 34
;; Pred edge  27 [50.0%] 
;; Pred edge  29 [50.0%] 
(code_label 244 241 245 34 414 "" [2 uses])

(note 245 244 246 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 246 245 247 34 arch/arm/vfp/vfp.h:119 (set (subreg:SI (reg/v:DI 153 [ mh ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 181 [ D.4301 ]) 4)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 247 246 248 34 arch/arm/vfp/vfp.h:119 (set (subreg:SI (reg/v:DI 153 [ mh ]) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 248 247 249 34 arch/arm/vfp/vfp.h:120 (set (subreg:SI (reg:DI 152 [ D.6380 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 153 [ mh ]) 0)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 249 248 250 34 arch/arm/vfp/vfp.h:120 (set (subreg:SI (reg:DI 152 [ D.6380 ]) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 250 249 251 34 arch/arm/vfp/vfp.h:120 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 152 [ D.6380 ]) 4)
            (subreg:SI (reg/v:DI 158 [ __n ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 251 250 601 34 arch/arm/vfp/vfp.h:120 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 265)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 34 -> ( 41 35)

;; Succ edge  41 [50.0%] 
;; Succ edge  35 [50.0%]  (fallthru)

;; Start of basic block ( 34) -> 35
;; Pred edge  34 [50.0%]  (fallthru)
(note 601 251 252 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 252 601 253 35 arch/arm/vfp/vfp.h:120 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 152 [ D.6380 ]) 4)
            (subreg:SI (reg/v:DI 158 [ __n ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 253 252 602 35 arch/arm/vfp/vfp.h:120 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 658)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 35 -> ( 40 36)

;; Succ edge  40 [71.0%] 
;; Succ edge  36 [29.0%]  (fallthru)

;; Start of basic block ( 35) -> 36
;; Pred edge  35 [29.0%]  (fallthru)
(note 602 253 254 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 254 602 255 36 arch/arm/vfp/vfp.h:120 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 152 [ D.6380 ]) 0)
            (subreg:SI (reg/v:DI 158 [ __n ]) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 255 254 603 36 arch/arm/vfp/vfp.h:120 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 265)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 36 -> ( 41 37)

;; Succ edge  41 [50.0%] 
;; Succ edge  37 [50.0%]  (fallthru)

;; Start of basic block ( 36) -> 37
;; Pred edge  36 [50.0%]  (fallthru)
(note 603 255 256 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 256 603 658 37 arch/arm/vfp/vfp.h:120 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 152 [ D.6380 ]) 0)
            (subreg:SI (reg/v:DI 158 [ __n ]) 0))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 37 -> ( 40)

;; Succ edge  40 [100.0%]  (fallthru)

;; Start of basic block ( 37 35) -> 40
;; Pred edge  37 [100.0%]  (fallthru)
;; Pred edge  35 [71.0%] 
(code_label 658 256 261 40 446 "" [1 uses])

(note 261 658 262 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 262 261 265 40 arch/arm/vfp/vfp.h:121 (set (reg/v:DI 143 [ z.1250 ])
        (const_int -4294967296 [0xffffffff00000000])) 163 {*arm_movdi} (nil))
;; End of basic block 40 -> ( 42)

;; Succ edge  42 [100.0%]  (fallthru)

;; Start of basic block ( 34 36) -> 41
;; Pred edge  34 [50.0%] 
;; Pred edge  36 [50.0%] 
(code_label 265 262 266 41 417 "" [2 uses])

(note 266 265 267 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 267 266 268 41 arch/arm/vfp/vfp.h:124 discrim 1 (set (reg/v:SI 4 r4 [ __base ])
        (subreg:SI (reg/v:DI 153 [ mh ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 268 267 269 41 arch/arm/vfp/vfp.h:124 discrim 1 (set (reg/v:DI 0 r0 [ __n ])
        (reg/v:DI 158 [ __n ])) 163 {*arm_movdi} (nil))

(insn 269 268 270 41 arch/arm/vfp/vfp.h:124 discrim 1 (parallel [
            (set (reg/v:SI 1 r1 [ __rem ])
                (asm_operands:SI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 0 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779402))
            (set (reg/v:DI 2 r2 [ __res ])
                (asm_operands:DI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 1 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779402))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 12 ip))
        ]) -1 (nil))

(insn 270 269 271 41 arch/arm/vfp/vfp.h:124 discrim 1 (set (reg/v:DI 157 [ z ])
        (reg/v:DI 2 r2 [ __res ])) 163 {*arm_movdi} (nil))

(insn 271 270 272 41 arch/arm/vfp/vfp.h:125 (set (subreg:SI (reg/v:DI 143 [ z.1250 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 157 [ z ]) 0)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 272 271 273 41 arch/arm/vfp/vfp.h:125 (set (subreg:SI (reg/v:DI 143 [ z.1250 ]) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 41 -> ( 42)

;; Succ edge  42 [100.0%]  (fallthru)

;; Start of basic block ( 40 41) -> 42
;; Pred edge  40 [100.0%]  (fallthru)
;; Pred edge  41 [100.0%]  (fallthru)
(code_label 273 272 274 42 419 "" [0 uses])

(note 274 273 275 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 275 274 276 42 arch/arm/vfp/vfp.h:80 (set (reg:SI 275)
        (subreg:SI (reg:DI 181 [ D.4301 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 276 275 277 42 arch/arm/vfp/vfp.h:80 (set (reg:DI 170 [ D.6242 ])
        (zero_extend:DI (reg:SI 275))) 138 {*arm_zero_extendsidi2} (nil))

(insn 277 276 278 42 arch/arm/vfp/vfp.h:80 (set (reg:SI 276)
        (subreg:SI (reg/v:DI 143 [ z.1250 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 278 277 279 42 arch/arm/vfp/vfp.h:80 (set (reg:DI 169 [ D.6243 ])
        (zero_extend:DI (reg:SI 276))) 138 {*arm_zero_extendsidi2} (nil))

(insn 279 278 280 42 arch/arm/vfp/vfp.h:80 (set (reg:SI 277)
        (mult:SI (subreg:SI (reg:DI 170 [ D.6242 ]) 0)
            (subreg:SI (reg:DI 169 [ D.6243 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 280 279 281 42 arch/arm/vfp/vfp.h:80 (set (reg:SI 278)
        (mult:SI (subreg:SI (reg:DI 169 [ D.6243 ]) 0)
            (subreg:SI (reg:DI 170 [ D.6242 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 281 280 282 42 arch/arm/vfp/vfp.h:80 (set (reg:SI 277)
        (plus:SI (reg:SI 277)
            (reg:SI 278))) 4 {*arm_addsi3} (nil))

(insn 282 281 283 42 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 161 [ rl ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 169 [ D.6243 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 170 [ D.6242 ]) 0)))) 51 {*umulsidi3_v6} (nil))

(insn 283 282 284 42 arch/arm/vfp/vfp.h:80 (set (reg:SI 277)
        (plus:SI (reg:SI 277)
            (subreg:SI (reg/v:DI 161 [ rl ]) 4))) 4 {*arm_addsi3} (nil))

(insn 284 283 285 42 arch/arm/vfp/vfp.h:80 (set (subreg:SI (reg/v:DI 161 [ rl ]) 4)
        (reg:SI 277)) 167 {*arm_movsi_insn} (nil))

(insn 285 284 286 42 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 161 [ rl ])
        (reg/v:DI 161 [ rl ])) 163 {*arm_movdi} (expr_list:REG_EQUAL (mult:DI (reg:DI 169 [ D.6243 ])
            (reg:DI 170 [ D.6242 ]))
        (nil)))

(insn 286 285 287 42 arch/arm/vfp/vfp.h:82 (set (reg/v:SI 160 [ __left ])
        (subreg:SI (reg/v:DI 153 [ mh ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 287 286 288 42 arch/arm/vfp/vfp.h:83 (set (reg:DI 168 [ D.6245 ])
        (zero_extend:DI (reg/v:SI 160 [ __left ]))) 138 {*arm_zero_extendsidi2} (nil))

(insn 288 287 289 42 arch/arm/vfp/vfp.h:83 (set (reg:SI 279)
        (mult:SI (subreg:SI (reg:DI 168 [ D.6245 ]) 0)
            (subreg:SI (reg:DI 169 [ D.6243 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 289 288 290 42 arch/arm/vfp/vfp.h:83 (set (reg:SI 280)
        (mult:SI (subreg:SI (reg:DI 169 [ D.6243 ]) 0)
            (subreg:SI (reg:DI 168 [ D.6245 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 290 289 291 42 arch/arm/vfp/vfp.h:83 (set (reg:SI 279)
        (plus:SI (reg:SI 279)
            (reg:SI 280))) 4 {*arm_addsi3} (nil))

(insn 291 290 292 42 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 163 [ rma ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 169 [ D.6243 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 168 [ D.6245 ]) 0)))) 51 {*umulsidi3_v6} (nil))

(insn 292 291 293 42 arch/arm/vfp/vfp.h:83 (set (reg:SI 279)
        (plus:SI (reg:SI 279)
            (subreg:SI (reg/v:DI 163 [ rma ]) 4))) 4 {*arm_addsi3} (nil))

(insn 293 292 294 42 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg/v:DI 163 [ rma ]) 4)
        (reg:SI 279)) 167 {*arm_movsi_insn} (nil))

(insn 294 293 295 42 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 163 [ rma ])
        (reg/v:DI 163 [ rma ])) 163 {*arm_movdi} (expr_list:REG_EQUAL (mult:DI (reg:DI 169 [ D.6243 ])
            (reg:DI 168 [ D.6245 ]))
        (nil)))

(insn 295 294 296 42 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg:DI 282) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 143 [ z.1250 ]) 4)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 296 295 297 42 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg:DI 282) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 297 296 298 42 arch/arm/vfp/vfp.h:86 (set (reg:SI 283)
        (subreg:SI (reg:DI 282) 0)) 167 {*arm_movsi_insn} (nil))

(insn 298 297 299 42 arch/arm/vfp/vfp.h:86 (set (reg:DI 167 [ D.6247 ])
        (zero_extend:DI (reg:SI 283))) 138 {*arm_zero_extendsidi2} (nil))

(insn 299 298 300 42 arch/arm/vfp/vfp.h:86 (set (reg:SI 284)
        (mult:SI (subreg:SI (reg:DI 170 [ D.6242 ]) 0)
            (subreg:SI (reg:DI 167 [ D.6247 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 300 299 301 42 arch/arm/vfp/vfp.h:86 (set (reg:SI 285)
        (mult:SI (subreg:SI (reg:DI 167 [ D.6247 ]) 0)
            (subreg:SI (reg:DI 170 [ D.6242 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 301 300 302 42 arch/arm/vfp/vfp.h:86 (set (reg:SI 284)
        (plus:SI (reg:SI 284)
            (reg:SI 285))) 4 {*arm_addsi3} (nil))

(insn 302 301 303 42 arch/arm/vfp/vfp.h:86 (set (reg/v:DI 162 [ rmb ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 167 [ D.6247 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 170 [ D.6242 ]) 0)))) 51 {*umulsidi3_v6} (nil))

(insn 303 302 304 42 arch/arm/vfp/vfp.h:86 (set (reg:SI 284)
        (plus:SI (reg:SI 284)
            (subreg:SI (reg/v:DI 162 [ rmb ]) 4))) 4 {*arm_addsi3} (nil))

(insn 304 303 305 42 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg/v:DI 162 [ rmb ]) 4)
        (reg:SI 284)) 167 {*arm_movsi_insn} (nil))

(insn 305 304 306 42 arch/arm/vfp/vfp.h:86 (set (reg/v:DI 162 [ rmb ])
        (reg/v:DI 162 [ rmb ])) 163 {*arm_movdi} (expr_list:REG_EQUAL (mult:DI (reg:DI 167 [ D.6247 ])
            (reg:DI 170 [ D.6242 ]))
        (nil)))

(insn 306 305 307 42 arch/arm/vfp/vfp.h:87 (parallel [
            (set (reg/v:DI 142 [ rma.1251 ])
                (plus:DI (reg/v:DI 162 [ rmb ])
                    (reg/v:DI 163 [ rma ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 307 306 308 42 arch/arm/vfp/vfp.h:89 (set (reg:SI 286)
        (mult:SI (subreg:SI (reg:DI 168 [ D.6245 ]) 0)
            (subreg:SI (reg:DI 167 [ D.6247 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 308 307 309 42 arch/arm/vfp/vfp.h:89 (set (reg:SI 287)
        (mult:SI (subreg:SI (reg:DI 167 [ D.6247 ]) 0)
            (subreg:SI (reg:DI 168 [ D.6245 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 309 308 310 42 arch/arm/vfp/vfp.h:89 (set (reg:SI 286)
        (plus:SI (reg:SI 286)
            (reg:SI 287))) 4 {*arm_addsi3} (nil))

(insn 310 309 311 42 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 164 [ rh ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 167 [ D.6247 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 168 [ D.6245 ]) 0)))) 51 {*umulsidi3_v6} (nil))

(insn 311 310 312 42 arch/arm/vfp/vfp.h:89 (set (reg:SI 286)
        (plus:SI (reg:SI 286)
            (subreg:SI (reg/v:DI 164 [ rh ]) 4))) 4 {*arm_addsi3} (nil))

(insn 312 311 313 42 arch/arm/vfp/vfp.h:89 (set (subreg:SI (reg/v:DI 164 [ rh ]) 4)
        (reg:SI 286)) 167 {*arm_movsi_insn} (nil))

(insn 313 312 314 42 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 164 [ rh ])
        (reg/v:DI 164 [ rh ])) 163 {*arm_movdi} (expr_list:REG_EQUAL (mult:DI (reg:DI 167 [ D.6247 ])
            (reg:DI 168 [ D.6245 ]))
        (nil)))

(insn 314 313 315 42 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 162 [ rmb ]) 4)
            (subreg:SI (reg/v:DI 142 [ rma.1251 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 315 314 606 42 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 329)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 42 -> ( 49 43)

;; Succ edge  49 [50.0%] 
;; Succ edge  43 [50.0%]  (fallthru)

;; Start of basic block ( 42) -> 43
;; Pred edge  42 [50.0%]  (fallthru)
(note 606 315 316 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 316 606 317 43 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 162 [ rmb ]) 4)
            (subreg:SI (reg/v:DI 142 [ rma.1251 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 317 316 607 43 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 659)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 43 -> ( 48 44)

;; Succ edge  48 [71.0%] 
;; Succ edge  44 [29.0%]  (fallthru)

;; Start of basic block ( 43) -> 44
;; Pred edge  43 [29.0%]  (fallthru)
(note 607 317 318 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 318 607 319 44 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 162 [ rmb ]) 0)
            (subreg:SI (reg/v:DI 142 [ rma.1251 ]) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 319 318 608 44 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 329)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 44 -> ( 49 45)

;; Succ edge  49 [50.0%] 
;; Succ edge  45 [50.0%]  (fallthru)

;; Start of basic block ( 44) -> 45
;; Pred edge  44 [50.0%]  (fallthru)
(note 608 319 320 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 320 608 659 45 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 162 [ rmb ]) 0)
            (subreg:SI (reg/v:DI 142 [ rma.1251 ]) 0))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 45 -> ( 48)

;; Succ edge  48 [100.0%]  (fallthru)

;; Start of basic block ( 45 43) -> 48
;; Pred edge  45 [100.0%]  (fallthru)
;; Pred edge  43 [71.0%] 
(code_label 659 320 325 48 447 "" [1 uses])

(note 325 659 326 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 326 325 329 48 arch/arm/vfp/vfp.h:90 discrim 2 (set (reg:DI 166 [ iftmp.83 ])
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))
;; End of basic block 48 -> ( 50)

;; Succ edge  50 [100.0%]  (fallthru)

;; Start of basic block ( 42 44) -> 49
;; Pred edge  42 [50.0%] 
;; Pred edge  44 [50.0%] 
(code_label 329 326 330 49 420 "" [2 uses])

(note 330 329 331 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 331 330 332 49 arch/arm/vfp/vfp.h:90 discrim 1 (set (reg:DI 166 [ iftmp.83 ])
        (const_int 4294967296 [0x100000000])) 163 {*arm_movdi} (nil))
;; End of basic block 49 -> ( 50)

;; Succ edge  50 [100.0%]  (fallthru)

;; Start of basic block ( 49 48) -> 50
;; Pred edge  49 [100.0%]  (fallthru)
;; Pred edge  48 [100.0%]  (fallthru)
(code_label 332 331 333 50 422 "" [0 uses])

(note 333 332 334 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 334 333 335 50 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 140 [ rma.1253 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 142 [ rma.1251 ]) 0)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 335 334 336 50 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 140 [ rma.1253 ]) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 336 335 337 50 arch/arm/vfp/vfp.h:93 (parallel [
            (set (reg/v:DI 139 [ rl.1254 ])
                (plus:DI (reg/v:DI 140 [ rma.1253 ])
                    (reg/v:DI 161 [ rl ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 337 336 338 50 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 289) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 142 [ rma.1251 ]) 4)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 338 337 339 50 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 289) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 339 338 340 50 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg:DI 165 [ D.6250 ])
                (plus:DI (reg:DI 289)
                    (reg/v:DI 164 [ rh ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 340 339 341 50 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 290)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 341 340 342 50 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 140 [ rma.1253 ]) 4)
            (subreg:SI (reg/v:DI 139 [ rl.1254 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 342 341 611 50 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 351)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 50 -> ( 55 51)

;; Succ edge  55 [50.0%] 
;; Succ edge  51 [50.0%]  (fallthru)

;; Start of basic block ( 50) -> 51
;; Pred edge  50 [50.0%]  (fallthru)
(note 611 342 343 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 343 611 344 51 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 140 [ rma.1253 ]) 4)
            (subreg:SI (reg/v:DI 139 [ rl.1254 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 344 343 612 51 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 353)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 51 -> ( 56 52)

;; Succ edge  56 [71.0%] 
;; Succ edge  52 [29.0%]  (fallthru)

;; Start of basic block ( 51) -> 52
;; Pred edge  51 [29.0%]  (fallthru)
(note 612 344 345 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 345 612 346 52 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 140 [ rma.1253 ]) 0)
            (subreg:SI (reg/v:DI 139 [ rl.1254 ]) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 346 345 613 52 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 351)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 52 -> ( 55 53)

;; Succ edge  55 [50.0%] 
;; Succ edge  53 [50.0%]  (fallthru)

;; Start of basic block ( 52) -> 53
;; Pred edge  52 [50.0%]  (fallthru)
(note 613 346 347 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 347 613 351 53 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 140 [ rma.1253 ]) 0)
            (subreg:SI (reg/v:DI 139 [ rl.1254 ]) 0))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 53 -> ( 56)

;; Succ edge  56 [100.0%]  (fallthru)

;; Start of basic block ( 50 52) -> 55
;; Pred edge  50 [50.0%] 
;; Pred edge  52 [50.0%] 
(code_label 351 347 615 55 424 "" [2 uses])

(note 615 351 352 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 352 615 353 55 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 290)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))
;; End of basic block 55 -> ( 56)

;; Succ edge  56 [100.0%]  (fallthru)

;; Start of basic block ( 51 53 55) -> 56
;; Pred edge  51 [71.0%] 
;; Pred edge  53 [100.0%]  (fallthru)
;; Pred edge  55 [100.0%]  (fallthru)
(code_label 353 352 616 56 423 "" [1 uses])

(note 616 353 354 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 354 616 355 56 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg/v:DI 141 [ rh.1252 ])
                (plus:DI (reg:DI 165 [ D.6250 ])
                    (reg:DI 290)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 355 354 356 56 arch/arm/vfp/vfp.h:62 (set (reg:DI 291)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 356 355 357 56 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg:DI 292)
                (plus:DI (reg/v:DI 141 [ rh.1252 ])
                    (reg:DI 166 [ iftmp.83 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 357 356 358 56 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg/v:DI 156 [ reml ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 0 [
                        (reg:DI 291)
                        (reg/v:DI 158 [ __n ])
                        (reg/v:DI 139 [ rl.1254 ])
                        (reg:DI 292)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (set (reg/v:DI 155 [ remh ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 1 [
                        (reg:DI 291)
                        (reg/v:DI 158 [ __n ])
                        (reg/v:DI 139 [ rl.1254 ])
                        (reg:DI 292)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 358 357 359 56 arch/arm/vfp/vfp.h:129 (set (subreg:SI (reg/v:DI 154 [ ml ]) 4)
        (ashift:SI (subreg:SI (reg:DI 181 [ D.4301 ]) 0)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 359 358 368 56 arch/arm/vfp/vfp.h:129 (set (subreg:SI (reg/v:DI 154 [ ml ]) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 56 -> ( 58)

;; Succ edge  58 [100.0%]  (fallthru)

;; Start of basic block ( 58) -> 57
;; Pred edge  58 [21.0%] 
(code_label 368 359 362 57 426 "" [1 uses])

(note 362 368 363 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 363 362 364 57 arch/arm/vfp/vfp.h:131 (set (reg:DI 293)
        (const_int -4294967296 [0xffffffff00000000])) 163 {*arm_movdi} (nil))

(insn 364 363 365 57 arch/arm/vfp/vfp.h:131 (parallel [
            (set (reg/v:DI 143 [ z.1250 ])
                (plus:DI (reg/v:DI 143 [ z.1250 ])
                    (reg:DI 293)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 365 364 366 57 arch/arm/vfp/vfp.h:49 (parallel [
            (set (reg/v:DI 156 [ reml ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 0 [
                        (reg/v:DI 156 [ reml ])
                        (reg/v:DI 155 [ remh ])
                        (reg/v:DI 154 [ ml ])
                        (reg/v:DI 153 [ mh ])
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (set (reg/v:DI 155 [ remh ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 1 [
                        (reg/v:DI 156 [ reml ])
                        (reg/v:DI 155 [ remh ])
                        (reg/v:DI 154 [ ml ])
                        (reg/v:DI 153 [ mh ])
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))
;; End of basic block 57 -> ( 58)

;; Succ edge  58 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 56 57) -> 58
;; Pred edge  56 [100.0%]  (fallthru)
;; Pred edge  57 [100.0%]  (fallthru,dfs_back)
(code_label 366 365 367 58 425 "" [0 uses])

(note 367 366 369 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 369 367 370 58 arch/arm/vfp/vfp.h:130 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 155 [ remh ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 370 369 617 58 arch/arm/vfp/vfp.h:130 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 368)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2100 [0x834])
        (nil)))
;; End of basic block 58 -> ( 57 59)

;; Succ edge  57 [21.0%] 
;; Succ edge  59 [79.0%]  (fallthru)

;; Start of basic block ( 58) -> 59
;; Pred edge  58 [79.0%]  (fallthru)
(note 617 370 371 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 371 617 372 59 arch/arm/vfp/vfp.h:130 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 155 [ remh ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 372 371 618 59 arch/arm/vfp/vfp.h:130 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 660)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 59 -> ( 63 60)

;; Succ edge  63 [50.0%] 
;; Succ edge  60 [50.0%]  (fallthru)

;; Start of basic block ( 59) -> 60
;; Pred edge  59 [50.0%]  (fallthru)
(note 618 372 373 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 373 618 660 60 arch/arm/vfp/vfp.h:130 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 155 [ remh ]) 0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 60 -> ( 63)

;; Succ edge  63 [100.0%]  (fallthru)

;; Start of basic block ( 60 59) -> 63
;; Pred edge  60 [100.0%]  (fallthru)
;; Pred edge  59 [50.0%] 
(code_label 660 373 378 63 448 "" [1 uses])

(note 378 660 379 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 379 378 380 63 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 295) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 156 [ reml ]) 4)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 380 379 381 63 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 295) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 381 380 382 63 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 297) 4)
        (ashift:SI (subreg:SI (reg/v:DI 155 [ remh ]) 0)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 382 381 383 63 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 297) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 383 382 384 63 arch/arm/vfp/vfp.h:134 (set (reg/v:DI 159 [ __n ])
        (ior:DI (reg:DI 295)
            (reg:DI 297))) 86 {iordi3} (nil))

(insn 384 383 385 63 arch/arm/vfp/vfp.h:135 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 152 [ D.6380 ]) 4)
            (subreg:SI (reg/v:DI 159 [ __n ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 385 384 621 63 arch/arm/vfp/vfp.h:135 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 400)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 63 -> ( 70 64)

;; Succ edge  70 [50.0%] 
;; Succ edge  64 [50.0%]  (fallthru)

;; Start of basic block ( 63) -> 64
;; Pred edge  63 [50.0%]  (fallthru)
(note 621 385 386 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 386 621 387 64 arch/arm/vfp/vfp.h:135 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 152 [ D.6380 ]) 4)
            (subreg:SI (reg/v:DI 159 [ __n ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 387 386 622 64 arch/arm/vfp/vfp.h:135 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 661)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 64 -> ( 69 65)

;; Succ edge  69 [71.0%] 
;; Succ edge  65 [29.0%]  (fallthru)

;; Start of basic block ( 64) -> 65
;; Pred edge  64 [29.0%]  (fallthru)
(note 622 387 388 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn 388 622 389 65 arch/arm/vfp/vfp.h:135 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 152 [ D.6380 ]) 0)
            (subreg:SI (reg/v:DI 159 [ __n ]) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 389 388 623 65 arch/arm/vfp/vfp.h:135 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 400)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 65 -> ( 70 66)

;; Succ edge  70 [50.0%] 
;; Succ edge  66 [50.0%]  (fallthru)

;; Start of basic block ( 65) -> 66
;; Pred edge  65 [50.0%]  (fallthru)
(note 623 389 390 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 390 623 661 66 arch/arm/vfp/vfp.h:135 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 152 [ D.6380 ]) 0)
            (subreg:SI (reg/v:DI 159 [ __n ]) 0))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 66 -> ( 69)

;; Succ edge  69 [100.0%]  (fallthru)

;; Start of basic block ( 66 64) -> 69
;; Pred edge  66 [100.0%]  (fallthru)
;; Pred edge  64 [71.0%] 
(code_label 661 390 395 69 449 "" [1 uses])

(note 395 661 396 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(insn 396 395 397 69 arch/arm/vfp/vfp.h:136 (set (reg:DI 298)
        (const_int 4294967295 [0xffffffff])) 163 {*arm_movdi} (nil))

(insn 397 396 400 69 arch/arm/vfp/vfp.h:136 (set (reg/v:DI 137 [ z.1257 ])
        (ior:DI (reg/v:DI 143 [ z.1250 ])
            (reg:DI 298))) 86 {iordi3} (nil))
;; End of basic block 69 -> ( 71)

;; Succ edge  71 [100.0%]  (fallthru)

;; Start of basic block ( 63 65) -> 70
;; Pred edge  63 [50.0%] 
;; Pred edge  65 [50.0%] 
(code_label 400 397 401 70 428 "" [2 uses])

(note 401 400 402 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(insn 402 401 403 70 arch/arm/vfp/vfp.h:138 discrim 1 (set (reg/v:SI 4 r4 [ __base ])
        (reg/v:SI 160 [ __left ])) 167 {*arm_movsi_insn} (nil))

(insn 403 402 404 70 arch/arm/vfp/vfp.h:138 discrim 1 (set (reg/v:DI 0 r0 [ __n ])
        (reg/v:DI 159 [ __n ])) 163 {*arm_movdi} (nil))

(insn 404 403 405 70 arch/arm/vfp/vfp.h:138 discrim 1 (parallel [
            (set (reg/v:SI 1 r1 [ __rem ])
                (asm_operands:SI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 0 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779457))
            (set (reg/v:DI 2 r2 [ __res ])
                (asm_operands:DI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 1 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779457))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 12 ip))
        ]) -1 (nil))

(insn 405 404 406 70 arch/arm/vfp/vfp.h:138 discrim 1 (set (reg/v:DI 138 [ remh.1256 ])
        (reg/v:DI 2 r2 [ __res ])) 163 {*arm_movdi} (nil))

(insn 406 405 407 70 arch/arm/vfp/vfp.h:139 (set (reg/v:DI 137 [ z.1257 ])
        (ior:DI (reg/v:DI 138 [ remh.1256 ])
            (reg/v:DI 143 [ z.1250 ]))) 86 {iordi3} (nil))
;; End of basic block 70 -> ( 71)

;; Succ edge  71 [100.0%]  (fallthru)

;; Start of basic block ( 33 70 69) -> 71
;; Pred edge  33 [100.0%]  (fallthru)
;; Pred edge  70 [100.0%]  (fallthru)
;; Pred edge  69 [100.0%]  (fallthru)
(code_label 407 406 408 71 416 "" [0 uses])

(note 408 407 409 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn 409 408 410 71 arch/arm/vfp/vfpdouble.c:323 (set (reg:DI 300)
        (const_int 2 [0x2])) 163 {*arm_movdi} (nil))

(insn 410 409 411 71 arch/arm/vfp/vfpdouble.c:323 (parallel [
            (set (reg:DI 299)
                (plus:DI (reg:DI 181 [ D.4301 ])
                    (reg:DI 300)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 411 410 412 71 arch/arm/vfp/vfpdouble.c:323 (parallel [
            (set (reg:DI 144 [ ivtmp.1234 ])
                (plus:DI (reg:DI 299)
                    (reg/v:DI 137 [ z.1257 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 412 411 413 71 arch/arm/vfp/vfpdouble.c:323 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.significand+0 S8 A64])
        (reg:DI 144 [ ivtmp.1234 ])) 163 {*arm_movdi} (nil))

(insn 413 412 414 71 arch/arm/vfp/vfpdouble.c:330 (set (reg:DI 302)
        (const_int 1023 [0x3ff])) 163 {*arm_movdi} (nil))

(insn 414 413 415 71 arch/arm/vfp/vfpdouble.c:330 (set (reg:DI 301)
        (and:DI (reg:DI 144 [ ivtmp.1234 ])
            (reg:DI 302))) 64 {anddi3} (nil))

(insn 415 414 416 71 arch/arm/vfp/vfpdouble.c:330 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 301) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 416 415 626 71 arch/arm/vfp/vfpdouble.c:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 558)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 71 -> ( 108 72)

;; Succ edge  108 [50.0%] 
;; Succ edge  72 [50.0%]  (fallthru)

;; Start of basic block ( 71) -> 72
;; Pred edge  71 [50.0%]  (fallthru)
(note 626 416 417 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(insn 417 626 418 72 arch/arm/vfp/vfpdouble.c:330 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 301) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 418 417 627 72 arch/arm/vfp/vfpdouble.c:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 662)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 72 -> ( 77 73)

;; Succ edge  77 [50.0%] 
;; Succ edge  73 [50.0%]  (fallthru)

;; Start of basic block ( 72) -> 73
;; Pred edge  72 [50.0%]  (fallthru)
(note 627 418 419 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(insn 419 627 420 73 arch/arm/vfp/vfpdouble.c:330 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 301) 0)
            (const_int 5 [0x5]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 420 419 628 73 arch/arm/vfp/vfpdouble.c:330 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 558)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 73 -> ( 108 74)

;; Succ edge  108 [50.0%] 
;; Succ edge  74 [50.0%]  (fallthru)

;; Start of basic block ( 73) -> 74
;; Pred edge  73 [50.0%]  (fallthru)
(note 628 420 421 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(insn 421 628 662 74 arch/arm/vfp/vfpdouble.c:330 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 301) 0)
            (const_int 5 [0x5]))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 74 -> ( 77)

;; Succ edge  77 [100.0%]  (fallthru)

;; Start of basic block ( 74 72) -> 77
;; Pred edge  74 [100.0%]  (fallthru)
;; Pred edge  72 [50.0%] 
(code_label 662 421 426 77 450 "" [1 uses])

(note 426 662 427 77 [bb 77] NOTE_INSN_BASIC_BLOCK)

(insn 427 426 428 77 arch/arm/vfp/vfpdouble.c:331 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 144 [ ivtmp.1234 ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 428 427 631 77 arch/arm/vfp/vfpdouble.c:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 443)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 77 -> ( 84 78)

;; Succ edge  84 [50.0%] 
;; Succ edge  78 [50.0%]  (fallthru)

;; Start of basic block ( 77) -> 78
;; Pred edge  77 [50.0%]  (fallthru)
(note 631 428 429 78 [bb 78] NOTE_INSN_BASIC_BLOCK)

(insn 429 631 430 78 arch/arm/vfp/vfpdouble.c:331 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 144 [ ivtmp.1234 ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 430 429 632 78 arch/arm/vfp/vfpdouble.c:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 663)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 78 -> ( 83 79)

;; Succ edge  83 [50.0%] 
;; Succ edge  79 [50.0%]  (fallthru)

;; Start of basic block ( 78) -> 79
;; Pred edge  78 [50.0%]  (fallthru)
(note 632 430 431 79 [bb 79] NOTE_INSN_BASIC_BLOCK)

(insn 431 632 432 79 arch/arm/vfp/vfpdouble.c:331 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 144 [ ivtmp.1234 ]) 0)
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 432 431 633 79 arch/arm/vfp/vfpdouble.c:331 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 443)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 79 -> ( 84 80)

;; Succ edge  84 [50.0%] 
;; Succ edge  80 [50.0%]  (fallthru)

;; Start of basic block ( 79) -> 80
;; Pred edge  79 [50.0%]  (fallthru)
(note 633 432 433 80 [bb 80] NOTE_INSN_BASIC_BLOCK)

(insn 433 633 663 80 arch/arm/vfp/vfpdouble.c:331 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 144 [ ivtmp.1234 ]) 0)
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 80 -> ( 83)

;; Succ edge  83 [100.0%]  (fallthru)

;; Start of basic block ( 80 78) -> 83
;; Pred edge  80 [100.0%]  (fallthru)
;; Pred edge  78 [50.0%] 
(code_label 663 433 438 83 451 "" [1 uses])

(note 438 663 439 83 [bb 83] NOTE_INSN_BASIC_BLOCK)

(insn 439 438 440 83 arch/arm/vfp/vfpdouble.c:332 (set (reg:DI 303)
        (const_int -1 [0xffffffffffffffff])) 163 {*arm_movdi} (nil))

(insn 440 439 443 83 arch/arm/vfp/vfpdouble.c:332 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.significand+0 S8 A64])
        (reg:DI 303)) 163 {*arm_movdi} (nil))
;; End of basic block 83 -> ( 108)

;; Succ edge  108 [100.0%]  (fallthru)

;; Start of basic block ( 77 79) -> 84
;; Pred edge  77 [50.0%] 
;; Pred edge  79 [50.0%] 
(code_label 443 440 444 84 432 "" [2 uses])

(note 444 443 445 84 [bb 84] NOTE_INSN_BASIC_BLOCK)

(insn 445 444 446 84 arch/arm/vfp/vfpdouble.c:335 (set (reg:SI 304)
        (lshiftrt:SI (subreg:SI (reg/v:DI 158 [ __n ]) 0)
            (const_int 30 [0x1e]))) 117 {*arm_shiftsi3} (nil))

(insn 446 445 447 84 arch/arm/vfp/vfpdouble.c:335 (set (subreg:SI (reg:DI 179 [ D.4317 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 158 [ __n ]) 4)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 447 446 448 84 arch/arm/vfp/vfpdouble.c:335 (set (subreg:SI (reg:DI 179 [ D.4317 ]) 4)
        (ior:SI (reg:SI 304)
            (subreg:SI (reg:DI 179 [ D.4317 ]) 4))) 89 {*arm_iorsi3} (nil))

(insn 448 447 449 84 arch/arm/vfp/vfpdouble.c:335 (set (subreg:SI (reg:DI 179 [ D.4317 ]) 0)
        (ashift:SI (subreg:SI (reg/v:DI 158 [ __n ]) 0)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 449 448 450 84 arch/arm/vfp/vfpdouble.c:335 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 vdm.significand+0 S8 A64])
        (reg:DI 179 [ D.4317 ])) 163 {*arm_movdi} (nil))

(insn 450 449 451 84 arch/arm/vfp/vfp.h:80 (set (reg:SI 305)
        (subreg:SI (reg:DI 144 [ ivtmp.1234 ]) 0)) 167 {*arm_movsi_insn} (nil))

(insn 451 450 452 84 arch/arm/vfp/vfp.h:80 (set (reg:DI 145 [ D.6411 ])
        (zero_extend:DI (reg:SI 305))) 138 {*arm_zero_extendsidi2} (nil))

(insn 452 451 453 84 arch/arm/vfp/vfp.h:80 (set (reg:SI 306)
        (mult:SI (subreg:SI (reg:DI 145 [ D.6411 ]) 0)
            (subreg:SI (reg:DI 145 [ D.6411 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 453 452 454 84 arch/arm/vfp/vfp.h:80 (set (reg:SI 307)
        (mult:SI (subreg:SI (reg:DI 145 [ D.6411 ]) 0)
            (subreg:SI (reg:DI 145 [ D.6411 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 454 453 455 84 arch/arm/vfp/vfp.h:80 (set (reg:SI 306)
        (plus:SI (reg:SI 306)
            (reg:SI 307))) 4 {*arm_addsi3} (nil))

(insn 455 454 456 84 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 151 [ rl ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 145 [ D.6411 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 145 [ D.6411 ]) 0)))) 51 {*umulsidi3_v6} (nil))

(insn 456 455 457 84 arch/arm/vfp/vfp.h:80 (set (reg:SI 306)
        (plus:SI (reg:SI 306)
            (subreg:SI (reg/v:DI 151 [ rl ]) 4))) 4 {*arm_addsi3} (nil))

(insn 457 456 458 84 arch/arm/vfp/vfp.h:80 (set (subreg:SI (reg/v:DI 151 [ rl ]) 4)
        (reg:SI 306)) 167 {*arm_movsi_insn} (nil))

(insn 458 457 459 84 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 151 [ rl ])
        (reg/v:DI 151 [ rl ])) 163 {*arm_movdi} (expr_list:REG_EQUAL (mult:DI (reg:DI 145 [ D.6411 ])
            (reg:DI 145 [ D.6411 ]))
        (nil)))

(insn 459 458 460 84 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg:DI 309) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 144 [ ivtmp.1234 ]) 4)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 460 459 461 84 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg:DI 309) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 461 460 462 84 arch/arm/vfp/vfp.h:83 (set (reg:SI 310)
        (subreg:SI (reg:DI 309) 0)) 167 {*arm_movsi_insn} (nil))

(insn 462 461 463 84 arch/arm/vfp/vfp.h:83 (set (reg:DI 146 [ D.6408 ])
        (zero_extend:DI (reg:SI 310))) 138 {*arm_zero_extendsidi2} (nil))

(insn 463 462 464 84 arch/arm/vfp/vfp.h:83 (set (reg:SI 311)
        (mult:SI (subreg:SI (reg:DI 145 [ D.6411 ]) 0)
            (subreg:SI (reg:DI 146 [ D.6408 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 464 463 465 84 arch/arm/vfp/vfp.h:83 (set (reg:SI 312)
        (mult:SI (subreg:SI (reg:DI 146 [ D.6408 ]) 0)
            (subreg:SI (reg:DI 145 [ D.6411 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 465 464 466 84 arch/arm/vfp/vfp.h:83 (set (reg:SI 311)
        (plus:SI (reg:SI 311)
            (reg:SI 312))) 4 {*arm_addsi3} (nil))

(insn 466 465 467 84 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 150 [ rma ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 146 [ D.6408 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 145 [ D.6411 ]) 0)))) 51 {*umulsidi3_v6} (nil))

(insn 467 466 468 84 arch/arm/vfp/vfp.h:83 (set (reg:SI 311)
        (plus:SI (reg:SI 311)
            (subreg:SI (reg/v:DI 150 [ rma ]) 4))) 4 {*arm_addsi3} (nil))

(insn 468 467 469 84 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg/v:DI 150 [ rma ]) 4)
        (reg:SI 311)) 167 {*arm_movsi_insn} (nil))

(insn 469 468 470 84 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 150 [ rma ])
        (reg/v:DI 150 [ rma ])) 163 {*arm_movdi} (expr_list:REG_EQUAL (mult:DI (reg:DI 146 [ D.6408 ])
            (reg:DI 145 [ D.6411 ]))
        (nil)))

(insn 470 469 471 84 arch/arm/vfp/vfp.h:87 (parallel [
            (set (reg/v:DI 136 [ rma.1258 ])
                (plus:DI (reg/v:DI 150 [ rma ])
                    (reg/v:DI 150 [ rma ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 471 470 472 84 arch/arm/vfp/vfp.h:89 (set (reg:SI 313)
        (mult:SI (subreg:SI (reg:DI 146 [ D.6408 ]) 0)
            (subreg:SI (reg:DI 146 [ D.6408 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 472 471 473 84 arch/arm/vfp/vfp.h:89 (set (reg:SI 314)
        (mult:SI (subreg:SI (reg:DI 146 [ D.6408 ]) 0)
            (subreg:SI (reg:DI 146 [ D.6408 ]) 4))) 32 {*arm_mulsi3_v6} (nil))

(insn 473 472 474 84 arch/arm/vfp/vfp.h:89 (set (reg:SI 313)
        (plus:SI (reg:SI 313)
            (reg:SI 314))) 4 {*arm_addsi3} (nil))

(insn 474 473 475 84 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 149 [ rh ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 146 [ D.6408 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 146 [ D.6408 ]) 0)))) 51 {*umulsidi3_v6} (nil))

(insn 475 474 476 84 arch/arm/vfp/vfp.h:89 (set (reg:SI 313)
        (plus:SI (reg:SI 313)
            (subreg:SI (reg/v:DI 149 [ rh ]) 4))) 4 {*arm_addsi3} (nil))

(insn 476 475 477 84 arch/arm/vfp/vfp.h:89 (set (subreg:SI (reg/v:DI 149 [ rh ]) 4)
        (reg:SI 313)) 167 {*arm_movsi_insn} (nil))

(insn 477 476 478 84 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 149 [ rh ])
        (reg/v:DI 149 [ rh ])) 163 {*arm_movdi} (expr_list:REG_EQUAL (mult:DI (reg:DI 146 [ D.6408 ])
            (reg:DI 146 [ D.6408 ]))
        (nil)))

(insn 478 477 479 84 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 150 [ rma ]) 4)
            (subreg:SI (reg/v:DI 136 [ rma.1258 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 479 478 636 84 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 493)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 84 -> ( 91 85)

;; Succ edge  91 [50.0%] 
;; Succ edge  85 [50.0%]  (fallthru)

;; Start of basic block ( 84) -> 85
;; Pred edge  84 [50.0%]  (fallthru)
(note 636 479 480 85 [bb 85] NOTE_INSN_BASIC_BLOCK)

(insn 480 636 481 85 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 150 [ rma ]) 4)
            (subreg:SI (reg/v:DI 136 [ rma.1258 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 481 480 637 85 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 664)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 85 -> ( 90 86)

;; Succ edge  90 [71.0%] 
;; Succ edge  86 [29.0%]  (fallthru)

;; Start of basic block ( 85) -> 86
;; Pred edge  85 [29.0%]  (fallthru)
(note 637 481 482 86 [bb 86] NOTE_INSN_BASIC_BLOCK)

(insn 482 637 483 86 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 150 [ rma ]) 0)
            (subreg:SI (reg/v:DI 136 [ rma.1258 ]) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 483 482 638 86 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 493)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 86 -> ( 91 87)

;; Succ edge  91 [50.0%] 
;; Succ edge  87 [50.0%]  (fallthru)

;; Start of basic block ( 86) -> 87
;; Pred edge  86 [50.0%]  (fallthru)
(note 638 483 484 87 [bb 87] NOTE_INSN_BASIC_BLOCK)

(insn 484 638 664 87 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 150 [ rma ]) 0)
            (subreg:SI (reg/v:DI 136 [ rma.1258 ]) 0))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 87 -> ( 90)

;; Succ edge  90 [100.0%]  (fallthru)

;; Start of basic block ( 87 85) -> 90
;; Pred edge  87 [100.0%]  (fallthru)
;; Pred edge  85 [71.0%] 
(code_label 664 484 489 90 452 "" [1 uses])

(note 489 664 490 90 [bb 90] NOTE_INSN_BASIC_BLOCK)

(insn 490 489 493 90 arch/arm/vfp/vfp.h:90 discrim 2 (set (reg:DI 147 [ iftmp.83 ])
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))
;; End of basic block 90 -> ( 92)

;; Succ edge  92 [100.0%]  (fallthru)

;; Start of basic block ( 84 86) -> 91
;; Pred edge  84 [50.0%] 
;; Pred edge  86 [50.0%] 
(code_label 493 490 494 91 434 "" [2 uses])

(note 494 493 495 91 [bb 91] NOTE_INSN_BASIC_BLOCK)

(insn 495 494 496 91 arch/arm/vfp/vfp.h:90 discrim 1 (set (reg:DI 147 [ iftmp.83 ])
        (const_int 4294967296 [0x100000000])) 163 {*arm_movdi} (nil))
;; End of basic block 91 -> ( 92)

;; Succ edge  92 [100.0%]  (fallthru)

;; Start of basic block ( 91 90) -> 92
;; Pred edge  91 [100.0%]  (fallthru)
;; Pred edge  90 [100.0%]  (fallthru)
(code_label 496 495 497 92 436 "" [0 uses])

(note 497 496 498 92 [bb 92] NOTE_INSN_BASIC_BLOCK)

(insn 498 497 499 92 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 134 [ rma.1260 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 136 [ rma.1258 ]) 0)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 499 498 500 92 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 134 [ rma.1260 ]) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 500 499 501 92 arch/arm/vfp/vfp.h:93 (parallel [
            (set (reg/v:DI 133 [ rl.1261 ])
                (plus:DI (reg/v:DI 134 [ rma.1260 ])
                    (reg/v:DI 151 [ rl ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 501 500 502 92 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 316) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 136 [ rma.1258 ]) 4)
            (const_int 0 [0x0]))) 117 {*arm_shiftsi3} (nil))

(insn 502 501 503 92 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 316) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 503 502 504 92 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg:DI 148 [ D.6403 ])
                (plus:DI (reg:DI 316)
                    (reg/v:DI 149 [ rh ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 504 503 505 92 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 317)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 505 504 506 92 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 134 [ rma.1260 ]) 4)
            (subreg:SI (reg/v:DI 133 [ rl.1261 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 506 505 641 92 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 515)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 92 -> ( 97 93)

;; Succ edge  97 [50.0%] 
;; Succ edge  93 [50.0%]  (fallthru)

;; Start of basic block ( 92) -> 93
;; Pred edge  92 [50.0%]  (fallthru)
(note 641 506 507 93 [bb 93] NOTE_INSN_BASIC_BLOCK)

(insn 507 641 508 93 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 134 [ rma.1260 ]) 4)
            (subreg:SI (reg/v:DI 133 [ rl.1261 ]) 4))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 508 507 642 93 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 517)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 93 -> ( 98 94)

;; Succ edge  98 [71.0%] 
;; Succ edge  94 [29.0%]  (fallthru)

;; Start of basic block ( 93) -> 94
;; Pred edge  93 [29.0%]  (fallthru)
(note 642 508 509 94 [bb 94] NOTE_INSN_BASIC_BLOCK)

(insn 509 642 510 94 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 134 [ rma.1260 ]) 0)
            (subreg:SI (reg/v:DI 133 [ rl.1261 ]) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 510 509 643 94 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 515)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 94 -> ( 97 95)

;; Succ edge  97 [50.0%] 
;; Succ edge  95 [50.0%]  (fallthru)

;; Start of basic block ( 94) -> 95
;; Pred edge  94 [50.0%]  (fallthru)
(note 643 510 511 95 [bb 95] NOTE_INSN_BASIC_BLOCK)

(insn 511 643 515 95 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 134 [ rma.1260 ]) 0)
            (subreg:SI (reg/v:DI 133 [ rl.1261 ]) 0))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 95 -> ( 98)

;; Succ edge  98 [100.0%]  (fallthru)

;; Start of basic block ( 92 94) -> 97
;; Pred edge  92 [50.0%] 
;; Pred edge  94 [50.0%] 
(code_label 515 511 645 97 438 "" [2 uses])

(note 645 515 516 97 [bb 97] NOTE_INSN_BASIC_BLOCK)

(insn 516 645 517 97 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 317)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))
;; End of basic block 97 -> ( 98)

;; Succ edge  98 [100.0%]  (fallthru)

;; Start of basic block ( 93 95 97) -> 98
;; Pred edge  93 [71.0%] 
;; Pred edge  95 [100.0%]  (fallthru)
;; Pred edge  97 [100.0%]  (fallthru)
(code_label 517 516 646 98 437 "" [1 uses])

(note 646 517 518 98 [bb 98] NOTE_INSN_BASIC_BLOCK)

(insn 518 646 519 98 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg/v:DI 135 [ rh.1259 ])
                (plus:DI (reg:DI 148 [ D.6403 ])
                    (reg:DI 317)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 519 518 520 98 arch/arm/vfp/vfp.h:62 (set (reg:DI 318)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 520 519 521 98 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg:DI 319)
                (plus:DI (reg/v:DI 135 [ rh.1259 ])
                    (reg:DI 147 [ iftmp.83 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 521 520 535 98 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg/v:DI 174 [ reml ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 0 [
                        (reg:DI 318)
                        (reg:DI 179 [ D.4317 ])
                        (reg/v:DI 133 [ rl.1261 ])
                        (reg:DI 319)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (set (reg/v:DI 175 [ remh ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 1 [
                        (reg:DI 318)
                        (reg:DI 179 [ D.4317 ])
                        (reg/v:DI 133 [ rl.1261 ])
                        (reg:DI 319)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))
;; End of basic block 98 -> ( 100)

;; Succ edge  100 [100.0%]  (fallthru)

;; Start of basic block ( 100) -> 99
;; Pred edge  100 [21.0%] 
(code_label 535 521 524 99 440 "" [1 uses])

(note 524 535 525 99 [bb 99] NOTE_INSN_BASIC_BLOCK)

(insn 525 524 526 99 arch/arm/vfp/vfp.h:49 (parallel [
            (set (reg:DI 320)
                (plus:DI (reg:DI 144 [ ivtmp.1234 ])
                    (reg:DI 144 [ ivtmp.1234 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 526 525 527 99 arch/arm/vfp/vfp.h:49 (set (reg:DI 322)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))

(insn 527 526 528 99 arch/arm/vfp/vfp.h:49 (set (reg:DI 321)
        (ior:DI (reg:DI 320)
            (reg:DI 322))) 86 {iordi3} (nil))

(insn 528 527 529 99 arch/arm/vfp/vfp.h:49 (set (subreg:SI (reg:DI 324) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 144 [ ivtmp.1234 ]) 4)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 529 528 530 99 arch/arm/vfp/vfp.h:49 (set (subreg:SI (reg:DI 324) 4)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 530 529 531 99 arch/arm/vfp/vfp.h:49 (parallel [
            (set (reg/v:DI 174 [ reml ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 0 [
                        (reg/v:DI 174 [ reml ])
                        (reg/v:DI 175 [ remh ])
                        (reg:DI 321)
                        (reg:DI 324)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (set (reg/v:DI 175 [ remh ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 1 [
                        (reg/v:DI 174 [ reml ])
                        (reg/v:DI 175 [ remh ])
                        (reg:DI 321)
                        (reg:DI 324)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))
;; End of basic block 99 -> ( 100)

;; Succ edge  100 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 98 99) -> 100
;; Pred edge  98 [100.0%]  (fallthru)
;; Pred edge  99 [100.0%]  (fallthru,dfs_back)
(code_label 531 530 532 100 439 "" [0 uses])

(note 532 531 533 100 [bb 100] NOTE_INSN_BASIC_BLOCK)

(insn 533 532 534 100 arch/arm/vfp/vfp.h:49 (set (reg:DI 325)
        (const_int -1 [0xffffffffffffffff])) 163 {*arm_movdi} (nil))

(insn 534 533 536 100 arch/arm/vfp/vfp.h:49 (parallel [
            (set (reg:DI 144 [ ivtmp.1234 ])
                (plus:DI (reg:DI 144 [ ivtmp.1234 ])
                    (reg:DI 325)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 536 534 537 100 arch/arm/vfp/vfpdouble.c:338 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 175 [ remh ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 537 536 647 100 arch/arm/vfp/vfpdouble.c:338 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 535)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2100 [0x834])
        (nil)))
;; End of basic block 100 -> ( 99 101)

;; Succ edge  99 [21.0%] 
;; Succ edge  101 [79.0%]  (fallthru)

;; Start of basic block ( 100) -> 101
;; Pred edge  100 [79.0%]  (fallthru)
(note 647 537 538 101 [bb 101] NOTE_INSN_BASIC_BLOCK)

(insn 538 647 539 101 arch/arm/vfp/vfpdouble.c:338 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 175 [ remh ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 539 538 648 101 arch/arm/vfp/vfpdouble.c:338 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 665)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 101 -> ( 105 102)

;; Succ edge  105 [50.0%] 
;; Succ edge  102 [50.0%]  (fallthru)

;; Start of basic block ( 101) -> 102
;; Pred edge  101 [50.0%]  (fallthru)
(note 648 539 540 102 [bb 102] NOTE_INSN_BASIC_BLOCK)

(insn 540 648 665 102 arch/arm/vfp/vfpdouble.c:338 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 175 [ remh ]) 0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))
;; End of basic block 102 -> ( 105)

;; Succ edge  105 [100.0%]  (fallthru)

;; Start of basic block ( 102 101) -> 105
;; Pred edge  102 [100.0%]  (fallthru)
;; Pred edge  101 [50.0%] 
(code_label 665 540 545 105 453 "" [1 uses])

(note 545 665 546 105 [bb 105] NOTE_INSN_BASIC_BLOCK)

(insn 546 545 547 105 arch/arm/vfp/vfpdouble.c:344 (set (reg:DI 326)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 547 546 548 105 arch/arm/vfp/vfpdouble.c:344 (set (reg:DI 327)
        (ior:DI (reg/v:DI 175 [ remh ])
            (reg/v:DI 174 [ reml ]))) 86 {iordi3} (nil))

(insn 548 547 549 105 arch/arm/vfp/vfpdouble.c:344 (set (reg:SI 328)
        (subreg:SI (reg:DI 327) 0)) 167 {*arm_movsi_insn} (nil))

(insn 549 548 550 105 arch/arm/vfp/vfpdouble.c:344 (set (reg:SI 328)
        (ior:SI (reg:SI 328)
            (subreg:SI (reg:DI 327) 4))) 89 {*arm_iorsi3} (nil))

(insn 550 549 551 105 arch/arm/vfp/vfpdouble.c:344 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 328)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 551 550 651 105 arch/arm/vfp/vfpdouble.c:344 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 553)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 105 -> ( 107 106)

;; Succ edge  107 [50.0%] 
;; Succ edge  106 [50.0%]  (fallthru)

;; Start of basic block ( 105) -> 106
;; Pred edge  105 [50.0%]  (fallthru)
(note 651 551 552 106 [bb 106] NOTE_INSN_BASIC_BLOCK)

(insn 552 651 553 106 arch/arm/vfp/vfpdouble.c:344 (set (reg:DI 326)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))
;; End of basic block 106 -> ( 107)

;; Succ edge  107 [100.0%]  (fallthru)

;; Start of basic block ( 105 106) -> 107
;; Pred edge  105 [50.0%] 
;; Pred edge  106 [100.0%]  (fallthru)
(code_label 553 552 652 107 442 "" [1 uses])

(note 652 553 554 107 [bb 107] NOTE_INSN_BASIC_BLOCK)

(insn 554 652 555 107 arch/arm/vfp/vfpdouble.c:344 (set (reg:DI 330)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))

(insn 555 554 556 107 arch/arm/vfp/vfpdouble.c:344 (parallel [
            (set (reg:DI 329)
                (plus:DI (reg:DI 144 [ ivtmp.1234 ])
                    (reg:DI 330)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 556 555 557 107 arch/arm/vfp/vfpdouble.c:344 (set (reg:DI 331)
        (ior:DI (reg:DI 326)
            (reg:DI 329))) 86 {iordi3} (nil))

(insn 557 556 558 107 arch/arm/vfp/vfpdouble.c:344 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.significand+0 S8 A64])
        (reg:DI 331)) 163 {*arm_movdi} (nil))
;; End of basic block 107 -> ( 108)

;; Succ edge  108 [100.0%]  (fallthru)

;; Start of basic block ( 107 83 71 73) -> 108
;; Pred edge  107 [100.0%]  (fallthru)
;; Pred edge  83 [100.0%]  (fallthru)
;; Pred edge  71 [50.0%] 
;; Pred edge  73 [50.0%] 
(code_label 558 557 559 108 430 "" [2 uses])

(note 559 558 560 108 [bb 108] NOTE_INSN_BASIC_BLOCK)

(insn 560 559 561 108 arch/arm/vfp/vfpdouble.c:347 (set (reg:DI 180 [ D.4307 ])
        (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.significand+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 561 560 562 108 arch/arm/vfp/vfpdouble.c:347 (set (reg:DI 332)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 562 561 563 108 arch/arm/vfp/vfpdouble.c:347 (set (subreg:SI (reg:DI 334) 4)
        (ashift:SI (subreg:SI (reg:DI 180 [ D.4307 ]) 0)
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn 563 562 564 108 arch/arm/vfp/vfpdouble.c:347 (set (subreg:SI (reg:DI 334) 0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 564 563 565 108 arch/arm/vfp/vfpdouble.c:347 (set (reg:SI 335)
        (subreg:SI (reg:DI 334) 0)) 167 {*arm_movsi_insn} (nil))

(insn 565 564 566 108 arch/arm/vfp/vfpdouble.c:347 (set (reg:SI 335)
        (ior:SI (reg:SI 335)
            (subreg:SI (reg:DI 334) 4))) 89 {*arm_iorsi3} (nil))

(insn 566 565 567 108 arch/arm/vfp/vfpdouble.c:347 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 335)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 567 566 653 108 arch/arm/vfp/vfpdouble.c:347 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 569)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 108 -> ( 110 109)

;; Succ edge  110 [50.0%] 
;; Succ edge  109 [50.0%]  (fallthru)

;; Start of basic block ( 108) -> 109
;; Pred edge  108 [50.0%]  (fallthru)
(note 653 567 568 109 [bb 109] NOTE_INSN_BASIC_BLOCK)

(insn 568 653 569 109 arch/arm/vfp/vfpdouble.c:347 (set (reg:DI 332)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))
;; End of basic block 109 -> ( 110)

;; Succ edge  110 [100.0%]  (fallthru)

;; Start of basic block ( 108 109) -> 110
;; Pred edge  108 [50.0%] 
;; Pred edge  109 [100.0%]  (fallthru)
(code_label 569 568 654 110 443 "" [1 uses])

(note 654 569 570 110 [bb 110] NOTE_INSN_BASIC_BLOCK)

(insn 570 654 571 110 arch/arm/vfp/vfpdouble.c:347 (parallel [
            (set (reg:DI 336)
                (lshiftrt:DI (reg:DI 180 [ D.4307 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 24 cc))
        ]) 114 {arm_lshrdi3_1bit} (nil))

(insn 571 570 572 110 arch/arm/vfp/vfpdouble.c:347 (set (reg:DI 337)
        (ior:DI (reg:DI 332)
            (reg:DI 336))) 86 {iordi3} (nil))

(insn 572 571 573 110 arch/arm/vfp/vfpdouble.c:347 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.significand+0 S8 A64])
        (reg:DI 337)) 163 {*arm_movdi} (nil))

(insn 573 572 574 110 arch/arm/vfp/vfpdouble.c:349 (set (reg:SI 338)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(insn 574 573 575 110 arch/arm/vfp/vfpdouble.c:349 (set (reg/f:SI 339)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x10eedd20>)) 167 {*arm_movsi_insn} (nil))

(insn 575 574 576 110 arch/arm/vfp/vfpdouble.c:349 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 339)) 167 {*arm_movsi_insn} (nil))

(insn 576 575 577 110 arch/arm/vfp/vfpdouble.c:349 (set (reg:SI 0 r0)
        (reg/v:SI 188 [ dd ])) 167 {*arm_movsi_insn} (nil))

(insn 577 576 578 110 arch/arm/vfp/vfpdouble.c:349 (set (reg:SI 1 r1)
        (reg:SI 338)) 167 {*arm_movsi_insn} (nil))

(insn 578 577 579 110 arch/arm/vfp/vfpdouble.c:349 (set (reg:SI 2 r2)
        (reg/v:SI 191 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(insn 579 578 580 110 arch/arm/vfp/vfpdouble.c:349 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 580 579 581 110 arch/arm/vfp/vfpdouble.c:349 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 581 580 582 110 arch/arm/vfp/vfpdouble.c:349 (set (reg:SI 184 [ D.4281 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 110 -> ( 111)

;; Succ edge  111 [100.0%]  (fallthru)

;; Start of basic block ( 22 110) -> 111
;; Pred edge  22 [100.0%]  (fallthru)
;; Pred edge  110 [100.0%]  (fallthru)
(code_label 582 581 583 111 411 "" [0 uses])

(note 583 582 584 111 [bb 111] NOTE_INSN_BASIC_BLOCK)

(insn 584 583 588 111 arch/arm/vfp/vfpdouble.c:350 (set (reg:SI 187 [ <result> ])
        (reg:SI 184 [ D.4281 ])) 167 {*arm_movsi_insn} (nil))

(insn 588 584 594 111 arch/arm/vfp/vfpdouble.c:350 (set (reg/i:SI 0 r0)
        (reg:SI 187 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 594 588 0 111 arch/arm/vfp/vfpdouble.c:350 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 111 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)

