{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 17 15:10:26 2014 " "Info: Processing started: Mon Nov 17 15:10:26 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cla_32 -c cla_32 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cla_32 -c cla_32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_32.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file cla_32.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla_32-behavior " "Info: Found design unit 1: cla_32-behavior" {  } { { "cla_32.vhdl" "" { Text "C:/Users/PRAKTIKUM/4/3/cla_32.vhdl" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cla_32 " "Info: Found entity 1: cla_32" {  } { { "cla_32.vhdl" "" { Text "C:/Users/PRAKTIKUM/4/3/cla_32.vhdl" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cla_32 " "Info: Elaborating entity \"cla_32\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_generate cla_32.vhdl(40) " "Warning (10492): VHDL Process Statement warning at cla_32.vhdl(40): signal \"carry_generate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhdl" "" { Text "C:/Users/PRAKTIKUM/4/3/cla_32.vhdl" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_propagate cla_32.vhdl(40) " "Warning (10492): VHDL Process Statement warning at cla_32.vhdl(40): signal \"carry_propagate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhdl" "" { Text "C:/Users/PRAKTIKUM/4/3/cla_32.vhdl" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_generate cla_32.vhdl(42) " "Warning (10492): VHDL Process Statement warning at cla_32.vhdl(42): signal \"carry_generate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhdl" "" { Text "C:/Users/PRAKTIKUM/4/3/cla_32.vhdl" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_propagate cla_32.vhdl(42) " "Warning (10492): VHDL Process Statement warning at cla_32.vhdl(42): signal \"carry_propagate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhdl" "" { Text "C:/Users/PRAKTIKUM/4/3/cla_32.vhdl" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_in_internal cla_32.vhdl(42) " "Warning (10492): VHDL Process Statement warning at cla_32.vhdl(42): signal \"carry_in_internal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhdl" "" { Text "C:/Users/PRAKTIKUM/4/3/cla_32.vhdl" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_generate cla_32.vhdl(44) " "Warning (10492): VHDL Process Statement warning at cla_32.vhdl(44): signal \"carry_generate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhdl" "" { Text "C:/Users/PRAKTIKUM/4/3/cla_32.vhdl" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_propagate cla_32.vhdl(44) " "Warning (10492): VHDL Process Statement warning at cla_32.vhdl(44): signal \"carry_propagate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhdl" "" { Text "C:/Users/PRAKTIKUM/4/3/cla_32.vhdl" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_in_internal cla_32.vhdl(44) " "Warning (10492): VHDL Process Statement warning at cla_32.vhdl(44): signal \"carry_in_internal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhdl" "" { Text "C:/Users/PRAKTIKUM/4/3/cla_32.vhdl" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "179 " "Info: Implemented 179 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Info: Implemented 65 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Info: Implemented 81 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 17 15:10:27 2014 " "Info: Processing ended: Mon Nov 17 15:10:27 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
