<!--------------------------------------------------------------------------------->
<!-- IMPORTANT: This file is auto-generated by Driver (https://driver.ai). -------->
<!-- Manual edits may be overwritten on future commits. --------------------------->
<!--------------------------------------------------------------------------------->

Implements a SystemVerilog module for SHA-512 with modular arithmetic and metadata handling.

# Purpose
The `sha512_modq_meta` module is a hardware description for a system that processes metadata and performs cryptographic operations using the SHA-512 algorithm. It is designed to handle input and output signals related to data validity, backpressure, and metadata processing. The module uses parameters such as `KEY_D` and `KEY_D_L` to define the key size and its logarithmic length, which are crucial for managing the cryptographic keys and metadata dimensions.

The module integrates two main components: `key_store` and `sha512_modq`. The `key_store` component manages the storage and retrieval of cryptographic keys, interfacing with the input metadata and generating output signals. The `sha512_modq` component performs the SHA-512 cryptographic operations, processing input data blocks and generating hash outputs. The module uses control signals such as `clk` and `rst` for clocking and reset operations, ensuring synchronous data processing. The design includes logic for handling backpressure and data validity, which are essential for managing data flow and ensuring correct operation in a pipelined environment.
# Modules

---
### sha512\_modq\_meta
Implements a SHA-512 module with metadata handling and key storage. Integrates `key_store` and `sha512_modq` submodules to process input metadata and generate output signals.
- **Constants**:
    - ``KEY_D``: Defines the key size, set to 512 bits.
    - ``KEY_D_L``: Calculates the logarithm base 2 of `KEY_D`, used for key length.
- **Ports**:
    - ``i_r``: Outputs the backpressure signal for the first block.
    - ``i_w``: Inputs the wait signal.
    - ``i_v``: Inputs the valid signal.
    - ``i_e``: Inputs the last block signal.
    - ``i_m``: Inputs the metadata.
    - ``o_v``: Outputs the valid signal.
    - ``o_e``: Outputs the end signal, always set to 1.
    - ``o_m``: Outputs the metadata.
    - ``clk``: Inputs the clock signal.
    - ``rst``: Inputs the reset signal.
- **Logic and Control Flow**:
    - Assigns `i_r` based on the combination of `i_mm.f`, `sha_i_r`, `key_i_r`, and `i_w` signals.
    - Assigns `i_mm` to `i_m` to store input metadata.
    - Calculates `key_i_v` using `i_mm.f`, `sha_i_r`, `i_v`, and `i_w` signals.
    - Calculates `sha_i_v` using `i_mm.f`, `key_i_r`, `i_v`, and `i_w` signals.
    - Sets `o_e` to 1 and assigns `o_m` to `o_mm`.
    - In the `always_ff` block, updates `o_v` and `o_mm.h` on the rising edge of `clk`, and resets `o_v` if `rst` is high.
    - Instantiates `key_store` submodule to handle key storage and output signals.
    - Instantiates `sha512_modq` submodule to process SHA-512 operations with metadata.



---
Made with ❤️ by [Driver](https://www.driver.ai/)