void\r\nF_1 ( void )\r\n{\r\nF_2 ( V_1 , NULL , 1 ) ;\r\n}\r\nvoid\r\nF_3 ( void )\r\n{\r\nF_2 ( V_2 , NULL , 1 ) ;\r\n}\r\nvoid\r\nF_4 ( void )\r\n{\r\nV_2 ( NULL ) ;\r\nV_1 ( NULL ) ;\r\n}\r\nvoid\r\nF_5 ( struct V_3 * V_4 , unsigned long V_5 , T_1 * V_6 )\r\n{\r\nstruct V_7 * V_7 = F_6 ( * V_6 ) ;\r\nif ( F_7 ( F_8 ( V_7 ) ) && F_9 ( V_7 ) &&\r\nF_10 ( V_8 , & V_7 -> V_9 ) ) {\r\nF_11 ( V_7 ) ;\r\nF_12 ( V_8 , & V_7 -> V_9 ) ;\r\n} else if ( F_13 () )\r\nF_11 ( V_7 ) ;\r\n}\r\nvoid\r\nF_14 ( struct V_10 * V_11 )\r\n{\r\nchar V_12 [ 32 ] ;\r\nF_15 ( V_11 , L_1 ,\r\nV_13 . V_14 / 1024 ) ;\r\nif ( V_13 . V_15 != 1 )\r\nsnprintf ( V_12 , 32 , L_2 , V_13 . V_15 ) ;\r\nF_15 ( V_11 , L_3 ,\r\nV_13 . V_16 / 1024 ,\r\n( V_13 . V_17 . V_18 ? L_4 : L_5 ) ,\r\n( V_13 . V_17 . V_19 ? L_6 : L_7 ) ,\r\n( ( V_13 . V_15 == 1 ) ? L_8 : V_12 ) ) ;\r\nF_15 ( V_11 , L_9 L_10 ,\r\nV_13 . V_20 ,\r\nV_13 . V_21 ,\r\nV_13 . V_22 . V_23 ? L_11 : L_7\r\n) ;\r\n#ifndef F_16\r\nif ( V_24 . V_25 == 0 ) {\r\nF_15 ( V_11 , L_12 ) ;\r\n} else {\r\nF_15 ( V_11 ,\r\nL_13\r\nL_14\r\nL_15 ,\r\nV_24 . V_25 , ( int ) 4096 ,\r\nV_24 . V_25 >> 8 ,\r\nV_24 . V_26 . V_27 ,\r\nV_24 . V_26 . V_28 ,\r\nV_24 . V_26 . V_29 ,\r\nV_24 . V_30 . V_27 ,\r\nV_24 . V_30 . V_28 ,\r\nV_24 . V_30 . V_29\r\n) ;\r\n}\r\n#endif\r\n}\r\nvoid T_2\r\nF_17 ( void )\r\n{\r\nif ( F_18 ( & V_13 ) < 0 )\r\nF_19 ( L_16 ) ;\r\n#if 0\r\nprintk("ic_size %lx dc_size %lx it_size %lx\n",\r\ncache_info.ic_size,\r\ncache_info.dc_size,\r\ncache_info.it_size);\r\nprintk("DC base 0x%lx stride 0x%lx count 0x%lx loop 0x%lx\n",\r\ncache_info.dc_base,\r\ncache_info.dc_stride,\r\ncache_info.dc_count,\r\ncache_info.dc_loop);\r\nprintk("dc_conf = 0x%lx alias %d blk %d line %d shift %d\n",\r\n*(unsigned long *) (&cache_info.dc_conf),\r\ncache_info.dc_conf.cc_alias,\r\ncache_info.dc_conf.cc_block,\r\ncache_info.dc_conf.cc_line,\r\ncache_info.dc_conf.cc_shift);\r\nprintk(" wt %d sh %d cst %d hv %d\n",\r\ncache_info.dc_conf.cc_wt,\r\ncache_info.dc_conf.cc_sh,\r\ncache_info.dc_conf.cc_cst,\r\ncache_info.dc_conf.cc_hv);\r\nprintk("IC base 0x%lx stride 0x%lx count 0x%lx loop 0x%lx\n",\r\ncache_info.ic_base,\r\ncache_info.ic_stride,\r\ncache_info.ic_count,\r\ncache_info.ic_loop);\r\nprintk("ic_conf = 0x%lx alias %d blk %d line %d shift %d\n",\r\n*(unsigned long *) (&cache_info.ic_conf),\r\ncache_info.ic_conf.cc_alias,\r\ncache_info.ic_conf.cc_block,\r\ncache_info.ic_conf.cc_line,\r\ncache_info.ic_conf.cc_shift);\r\nprintk(" wt %d sh %d cst %d hv %d\n",\r\ncache_info.ic_conf.cc_wt,\r\ncache_info.ic_conf.cc_sh,\r\ncache_info.ic_conf.cc_cst,\r\ncache_info.ic_conf.cc_hv);\r\nprintk("D-TLB conf: sh %d page %d cst %d aid %d pad1 %d\n",\r\ncache_info.dt_conf.tc_sh,\r\ncache_info.dt_conf.tc_page,\r\ncache_info.dt_conf.tc_cst,\r\ncache_info.dt_conf.tc_aid,\r\ncache_info.dt_conf.tc_pad1);\r\nprintk("I-TLB conf: sh %d page %d cst %d aid %d pad1 %d\n",\r\ncache_info.it_conf.tc_sh,\r\ncache_info.it_conf.tc_page,\r\ncache_info.it_conf.tc_cst,\r\ncache_info.it_conf.tc_aid,\r\ncache_info.it_conf.tc_pad1);\r\n#endif\r\nV_31 = 0 ;\r\nif ( V_13 . V_22 . V_23 == 0 || V_13 . V_22 . V_23 == 2 ) {\r\nif ( V_13 . V_22 . V_23 == 2 )\r\nF_20 ( V_32 L_17\r\nL_18 ) ;\r\nV_31 = 1 ;\r\n}\r\n#define F_21 ( T_3 ) (cnf.cc_line << (3 + cnf.cc_block + cnf.cc_shift))\r\nV_33 = F_21 ( V_13 . V_17 ) ;\r\nV_34 = F_21 ( V_13 . V_35 ) ;\r\n#undef F_21\r\n#ifndef F_16\r\nif ( F_22 ( & V_24 ) < 0 ) {\r\nmemset ( & V_24 , 0 , sizeof V_24 ) ;\r\n}\r\n#endif\r\nif ( ( V_36 . V_37 . V_38 & V_39 ) ==\r\nV_40 ) {\r\nF_20 ( V_32 L_19 ) ;\r\n#if 0\r\npanic("SMP kernel required to avoid non-equivalent aliasing");\r\n#endif\r\n}\r\n}\r\nvoid F_23 ( void )\r\n{\r\nint V_41 , V_42 ;\r\nunsigned long V_43 ;\r\nswitch ( V_36 . V_44 ) {\r\ncase V_45 :\r\nF_24 () ;\r\nreturn;\r\ncase V_46 :\r\ncase V_47 :\r\ncase V_48 :\r\nV_41 = V_49 ;\r\nbreak;\r\ncase V_50 :\r\nV_41 = V_51 ;\r\nbreak;\r\ncase V_52 :\r\nreturn;\r\ndefault:\r\nV_41 = V_53 ;\r\nbreak;\r\n}\r\nF_25 ( V_41 ) ;\r\nV_42 = F_26 ( & V_43 ) ;\r\nif ( V_42 < 0 && V_42 != V_54 )\r\nF_19 ( L_20 ) ;\r\nif ( V_43 != 0 )\r\nF_19 ( L_21 ) ;\r\n}\r\nstatic inline void\r\nF_27 ( struct V_3 * V_4 , unsigned long V_55 ,\r\nunsigned long V_56 )\r\n{\r\nF_28 ( V_56 , V_55 ) ;\r\nif ( V_4 -> V_57 & V_58 )\r\nF_29 ( V_56 , V_55 ) ;\r\n}\r\nvoid F_30 ( struct V_7 * V_7 )\r\n{\r\nstruct V_59 * V_60 = F_9 ( V_7 ) ;\r\nstruct V_3 * V_61 ;\r\nunsigned long V_62 ;\r\nunsigned long V_63 , V_64 = 0 ;\r\nT_4 V_65 ;\r\nif ( V_60 && ! F_31 ( V_60 ) ) {\r\nF_32 ( V_8 , & V_7 -> V_9 ) ;\r\nreturn;\r\n}\r\nF_11 ( V_7 ) ;\r\nif ( ! V_60 )\r\nreturn;\r\nV_65 = V_7 -> V_66 << ( V_67 - V_68 ) ;\r\nF_33 ( V_60 ) ;\r\nF_34 (mpnt, &mapping->i_mmap, pgoff, pgoff) {\r\nV_62 = ( V_65 - V_61 -> V_69 ) << V_68 ;\r\nV_63 = V_61 -> V_70 + V_62 ;\r\nF_35 ( V_61 , V_63 ) ;\r\nif ( V_64 == 0 || ( V_64 & ( V_71 - 1 ) ) != ( V_63 & ( V_71 - 1 ) ) ) {\r\nF_27 ( V_61 , V_63 , F_36 ( V_7 ) ) ;\r\nif ( V_64 )\r\nF_20 ( V_72 L_22 , V_64 , V_63 , V_61 -> V_73 ? ( char * ) V_61 -> V_73 -> V_74 . V_75 -> V_76 . V_77 : L_23 ) ;\r\nV_64 = V_63 ;\r\n}\r\n}\r\nF_37 ( V_60 ) ;\r\n}\r\nvoid F_38 ( void * V_7 , unsigned long V_78 )\r\n{\r\nunsigned long V_9 ;\r\nextern void V_79 ( void * V_7 , unsigned long V_78 ) ;\r\nF_39 ( V_9 ) ;\r\nV_79 ( V_7 , V_78 ) ;\r\nF_40 ( V_9 ) ;\r\n}\r\nvoid T_2 F_41 ( void )\r\n{\r\nunsigned long V_80 , V_81 ;\r\nunsigned long V_82 ;\r\nV_81 = F_42 ( 16 ) ;\r\nF_1 () ;\r\nV_81 = F_42 ( 16 ) - V_81 ;\r\nV_82 = ( unsigned long ) ( V_83 - V_84 ) ;\r\nV_80 = F_42 ( 16 ) ;\r\nF_43 ( ( unsigned long ) V_84 , V_82 ) ;\r\nV_80 = F_42 ( 16 ) - V_80 ;\r\nF_20 ( V_85 L_24 ,\r\nV_81 , V_82 , V_80 ) ;\r\nV_86 = V_82 * V_81 / V_80 ;\r\nV_86 = ( V_86 + V_87 - 1 ) & ~ ( V_87 - 1 ) ;\r\nif ( ! V_86 )\r\nV_86 = V_88 ;\r\nif ( V_86 > V_13 . V_16 )\r\nV_86 = V_13 . V_16 ;\r\nF_20 ( V_89 L_25 , V_86 , F_44 () ) ;\r\n}\r\nvoid F_45 ( void * V_7 , unsigned long V_78 , struct V_7 * V_90 )\r\n{\r\nunsigned long V_9 ;\r\nF_46 ( ( unsigned long ) V_7 ) ;\r\nF_39 ( V_9 ) ;\r\nF_47 ( V_7 ) ;\r\nF_40 ( V_9 ) ;\r\nF_38 ( V_7 , V_78 ) ;\r\n}\r\nvoid F_48 ( void * V_63 )\r\n{\r\nunsigned long V_9 ;\r\nF_49 ( V_63 ) ;\r\nF_39 ( V_9 ) ;\r\nF_47 ( V_63 ) ;\r\nF_40 ( V_9 ) ;\r\n}\r\nvoid F_50 ( void * V_91 , void * V_92 , unsigned long V_78 ,\r\nstruct V_7 * V_90 )\r\n{\r\nF_51 ( V_91 , V_92 ) ;\r\nif ( ! F_13 () )\r\nF_49 ( V_91 ) ;\r\n}\r\nvoid F_52 ( void * V_63 )\r\n{\r\nif ( F_13 () )\r\nF_48 ( V_63 ) ;\r\n}\r\nvoid F_53 ( unsigned long V_93 , unsigned long V_94 ,\r\nunsigned long V_95 )\r\n{\r\nunsigned long V_96 ;\r\nV_96 = ( ( V_95 - ( V_94 & V_97 ) ) + ( V_98 - 1 ) ) >> V_68 ;\r\nif ( V_96 >= 512 )\r\nF_54 () ;\r\nelse {\r\nunsigned long V_9 ;\r\nF_55 ( V_93 , 1 ) ;\r\nF_39 ( V_9 ) ;\r\nif ( V_31 ) {\r\nwhile ( V_96 -- ) {\r\nF_56 ( V_94 ) ;\r\nF_57 ( V_94 ) ;\r\nV_94 += V_98 ;\r\n}\r\n} else {\r\nwhile ( V_96 -- ) {\r\nF_56 ( V_94 ) ;\r\nV_94 += V_98 ;\r\n}\r\n}\r\nF_40 ( V_9 ) ;\r\n}\r\n}\r\nstatic void F_58 ( void * V_99 )\r\n{\r\nF_4 () ;\r\n}\r\nvoid F_59 ( void )\r\n{\r\nF_2 ( F_58 , NULL , 1 ) ;\r\n}\r\nvoid F_60 ( struct V_100 * V_101 )\r\n{\r\n#ifdef F_61\r\nF_59 () ;\r\n#else\r\nF_4 () ;\r\n#endif\r\n}\r\nvoid\r\nF_62 ( unsigned long V_94 , unsigned long V_95 )\r\n{\r\nif ( ( V_95 - V_94 ) < V_86 )\r\nF_63 ( V_94 , V_95 ) ;\r\nelse\r\nF_1 () ;\r\n}\r\nvoid\r\nF_64 ( unsigned long V_94 , unsigned long V_95 )\r\n{\r\nif ( ( V_95 - V_94 ) < V_86 )\r\nF_65 ( V_94 , V_95 ) ;\r\nelse\r\nF_3 () ;\r\n}\r\nvoid F_66 ( struct V_3 * V_4 ,\r\nunsigned long V_94 , unsigned long V_95 )\r\n{\r\nint V_102 ;\r\nF_67 ( ! V_4 -> V_103 -> V_104 ) ;\r\nV_102 = F_68 ( 3 ) ;\r\nif ( V_4 -> V_103 -> V_104 == V_102 ) {\r\nF_62 ( V_94 , V_95 ) ;\r\nF_64 ( V_94 , V_95 ) ;\r\n} else {\r\nF_59 () ;\r\n}\r\n}\r\nvoid\r\nF_69 ( struct V_3 * V_4 , unsigned long V_55 , unsigned long V_105 )\r\n{\r\nF_67 ( ! V_4 -> V_103 -> V_104 ) ;\r\nF_35 ( V_4 , V_55 ) ;\r\nF_27 ( V_4 , V_55 , F_36 ( F_70 ( V_105 ) ) ) ;\r\n}
