$comment
	File created using the following command:
		vcd file aula04.msim.vcd -direction
$end
$date
	Mon Sep  5 15:13:01 2022
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module aula04_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " HEX0 [6] $end
$var wire 1 # HEX0 [5] $end
$var wire 1 $ HEX0 [4] $end
$var wire 1 % HEX0 [3] $end
$var wire 1 & HEX0 [2] $end
$var wire 1 ' HEX0 [1] $end
$var wire 1 ( HEX0 [0] $end
$var wire 1 ) HEX1 [6] $end
$var wire 1 * HEX1 [5] $end
$var wire 1 + HEX1 [4] $end
$var wire 1 , HEX1 [3] $end
$var wire 1 - HEX1 [2] $end
$var wire 1 . HEX1 [1] $end
$var wire 1 / HEX1 [0] $end
$var wire 1 0 HEX2 [6] $end
$var wire 1 1 HEX2 [5] $end
$var wire 1 2 HEX2 [4] $end
$var wire 1 3 HEX2 [3] $end
$var wire 1 4 HEX2 [2] $end
$var wire 1 5 HEX2 [1] $end
$var wire 1 6 HEX2 [0] $end
$var wire 1 7 HEX3 [6] $end
$var wire 1 8 HEX3 [5] $end
$var wire 1 9 HEX3 [4] $end
$var wire 1 : HEX3 [3] $end
$var wire 1 ; HEX3 [2] $end
$var wire 1 < HEX3 [1] $end
$var wire 1 = HEX3 [0] $end
$var wire 1 > HEX4 [6] $end
$var wire 1 ? HEX4 [5] $end
$var wire 1 @ HEX4 [4] $end
$var wire 1 A HEX4 [3] $end
$var wire 1 B HEX4 [2] $end
$var wire 1 C HEX4 [1] $end
$var wire 1 D HEX4 [0] $end
$var wire 1 E HEX5 [6] $end
$var wire 1 F HEX5 [5] $end
$var wire 1 G HEX5 [4] $end
$var wire 1 H HEX5 [3] $end
$var wire 1 I HEX5 [2] $end
$var wire 1 J HEX5 [1] $end
$var wire 1 K HEX5 [0] $end
$var wire 1 L KEY [3] $end
$var wire 1 M KEY [2] $end
$var wire 1 N KEY [1] $end
$var wire 1 O KEY [0] $end
$var wire 1 P LEDR [9] $end
$var wire 1 Q LEDR [8] $end
$var wire 1 R LEDR [7] $end
$var wire 1 S LEDR [6] $end
$var wire 1 T LEDR [5] $end
$var wire 1 U LEDR [4] $end
$var wire 1 V LEDR [3] $end
$var wire 1 W LEDR [2] $end
$var wire 1 X LEDR [1] $end
$var wire 1 Y LEDR [0] $end
$var wire 1 Z PC_OUT [7] $end
$var wire 1 [ PC_OUT [6] $end
$var wire 1 \ PC_OUT [5] $end
$var wire 1 ] PC_OUT [4] $end
$var wire 1 ^ PC_OUT [3] $end
$var wire 1 _ PC_OUT [2] $end
$var wire 1 ` PC_OUT [1] $end
$var wire 1 a PC_OUT [0] $end
$var wire 1 b SW [9] $end
$var wire 1 c SW [8] $end
$var wire 1 d SW [7] $end
$var wire 1 e SW [6] $end
$var wire 1 f SW [5] $end
$var wire 1 g SW [4] $end
$var wire 1 h SW [3] $end
$var wire 1 i SW [2] $end
$var wire 1 j SW [1] $end
$var wire 1 k SW [0] $end

$scope module i1 $end
$var wire 1 l gnd $end
$var wire 1 m vcc $end
$var wire 1 n devoe $end
$var wire 1 o devclrn $end
$var wire 1 p devpor $end
$var wire 1 q ww_devoe $end
$var wire 1 r ww_devclrn $end
$var wire 1 s ww_devpor $end
$var wire 1 t ww_CLOCK_50 $end
$var wire 1 u ww_KEY [3] $end
$var wire 1 v ww_KEY [2] $end
$var wire 1 w ww_KEY [1] $end
$var wire 1 x ww_KEY [0] $end
$var wire 1 y ww_SW [9] $end
$var wire 1 z ww_SW [8] $end
$var wire 1 { ww_SW [7] $end
$var wire 1 | ww_SW [6] $end
$var wire 1 } ww_SW [5] $end
$var wire 1 ~ ww_SW [4] $end
$var wire 1 !! ww_SW [3] $end
$var wire 1 "! ww_SW [2] $end
$var wire 1 #! ww_SW [1] $end
$var wire 1 $! ww_SW [0] $end
$var wire 1 %! ww_HEX0 [6] $end
$var wire 1 &! ww_HEX0 [5] $end
$var wire 1 '! ww_HEX0 [4] $end
$var wire 1 (! ww_HEX0 [3] $end
$var wire 1 )! ww_HEX0 [2] $end
$var wire 1 *! ww_HEX0 [1] $end
$var wire 1 +! ww_HEX0 [0] $end
$var wire 1 ,! ww_HEX1 [6] $end
$var wire 1 -! ww_HEX1 [5] $end
$var wire 1 .! ww_HEX1 [4] $end
$var wire 1 /! ww_HEX1 [3] $end
$var wire 1 0! ww_HEX1 [2] $end
$var wire 1 1! ww_HEX1 [1] $end
$var wire 1 2! ww_HEX1 [0] $end
$var wire 1 3! ww_HEX2 [6] $end
$var wire 1 4! ww_HEX2 [5] $end
$var wire 1 5! ww_HEX2 [4] $end
$var wire 1 6! ww_HEX2 [3] $end
$var wire 1 7! ww_HEX2 [2] $end
$var wire 1 8! ww_HEX2 [1] $end
$var wire 1 9! ww_HEX2 [0] $end
$var wire 1 :! ww_HEX3 [6] $end
$var wire 1 ;! ww_HEX3 [5] $end
$var wire 1 <! ww_HEX3 [4] $end
$var wire 1 =! ww_HEX3 [3] $end
$var wire 1 >! ww_HEX3 [2] $end
$var wire 1 ?! ww_HEX3 [1] $end
$var wire 1 @! ww_HEX3 [0] $end
$var wire 1 A! ww_HEX4 [6] $end
$var wire 1 B! ww_HEX4 [5] $end
$var wire 1 C! ww_HEX4 [4] $end
$var wire 1 D! ww_HEX4 [3] $end
$var wire 1 E! ww_HEX4 [2] $end
$var wire 1 F! ww_HEX4 [1] $end
$var wire 1 G! ww_HEX4 [0] $end
$var wire 1 H! ww_HEX5 [6] $end
$var wire 1 I! ww_HEX5 [5] $end
$var wire 1 J! ww_HEX5 [4] $end
$var wire 1 K! ww_HEX5 [3] $end
$var wire 1 L! ww_HEX5 [2] $end
$var wire 1 M! ww_HEX5 [1] $end
$var wire 1 N! ww_HEX5 [0] $end
$var wire 1 O! ww_PC_OUT [7] $end
$var wire 1 P! ww_PC_OUT [6] $end
$var wire 1 Q! ww_PC_OUT [5] $end
$var wire 1 R! ww_PC_OUT [4] $end
$var wire 1 S! ww_PC_OUT [3] $end
$var wire 1 T! ww_PC_OUT [2] $end
$var wire 1 U! ww_PC_OUT [1] $end
$var wire 1 V! ww_PC_OUT [0] $end
$var wire 1 W! ww_LEDR [9] $end
$var wire 1 X! ww_LEDR [8] $end
$var wire 1 Y! ww_LEDR [7] $end
$var wire 1 Z! ww_LEDR [6] $end
$var wire 1 [! ww_LEDR [5] $end
$var wire 1 \! ww_LEDR [4] $end
$var wire 1 ]! ww_LEDR [3] $end
$var wire 1 ^! ww_LEDR [2] $end
$var wire 1 _! ww_LEDR [1] $end
$var wire 1 `! ww_LEDR [0] $end
$var wire 1 a! \KEY[1]~input_o\ $end
$var wire 1 b! \KEY[2]~input_o\ $end
$var wire 1 c! \KEY[3]~input_o\ $end
$var wire 1 d! \SW[0]~input_o\ $end
$var wire 1 e! \SW[1]~input_o\ $end
$var wire 1 f! \SW[2]~input_o\ $end
$var wire 1 g! \SW[3]~input_o\ $end
$var wire 1 h! \SW[4]~input_o\ $end
$var wire 1 i! \SW[5]~input_o\ $end
$var wire 1 j! \SW[6]~input_o\ $end
$var wire 1 k! \SW[7]~input_o\ $end
$var wire 1 l! \SW[8]~input_o\ $end
$var wire 1 m! \SW[9]~input_o\ $end
$var wire 1 n! \KEY[0]~input_o\ $end
$var wire 1 o! \CLOCK_50~input_o\ $end
$var wire 1 p! \gravar:detectorSub0|saidaQ~0_combout\ $end
$var wire 1 q! \gravar:detectorSub0|saidaQ~q\ $end
$var wire 1 r! \gravar:detectorSub0|saida~combout\ $end
$var wire 1 s! \PC|DOUT[0]~0_combout\ $end
$var wire 1 t! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 u! \incrementaPC|Add0~10\ $end
$var wire 1 v! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 w! \incrementaPC|Add0~6\ $end
$var wire 1 x! \incrementaPC|Add0~1_sumout\ $end
$var wire 1 y! \ROM1|memROM~6_combout\ $end
$var wire 1 z! \ROM1|memROM~5_combout\ $end
$var wire 1 {! \ROM1|memROM~4_combout\ $end
$var wire 1 |! \DECODER_INSTRU|saida[3]~0_combout\ $end
$var wire 1 }! \DECODER_INSTRU|Equal1~0_combout\ $end
$var wire 1 ~! \DECODER_INSTRU|Equal1~1_combout\ $end
$var wire 1 !" \ROM1|memROM~3_combout\ $end
$var wire 1 "" \ROM1|memROM~0_combout\ $end
$var wire 1 #" \ROM1|memROM~1_combout\ $end
$var wire 1 $" \RAM1|ram~165_combout\ $end
$var wire 1 %" \RAM1|ram~35_q\ $end
$var wire 1 &" \RAM1|ram~152_combout\ $end
$var wire 1 '" \RAM1|ram~166_combout\ $end
$var wire 1 (" \RAM1|ram~27_q\ $end
$var wire 1 )" \RAM1|ram~151_combout\ $end
$var wire 1 *" \RAM1|ram~153_combout\ $end
$var wire 1 +" \DECODER_INSTRU|saida~1_combout\ $end
$var wire 1 ," \RAM1|ram~33_q\ $end
$var wire 1 -" \RAM1|ram~148_combout\ $end
$var wire 1 ." \RAM1|ram~25_q\ $end
$var wire 1 /" \RAM1|ram~147_combout\ $end
$var wire 1 0" \RAM1|ram~149_combout\ $end
$var wire 1 1" \ULA1|Add0~34_cout\ $end
$var wire 1 2" \ULA1|Add0~5_sumout\ $end
$var wire 1 3" \ULA1|saida[0]~1_combout\ $end
$var wire 1 4" \ULA1|Add0~6\ $end
$var wire 1 5" \ULA1|Add0~9_sumout\ $end
$var wire 1 6" \ULA1|saida[1]~2_combout\ $end
$var wire 1 7" \RAM1|ram~34_q\ $end
$var wire 1 8" \RAM1|ram~26_q\ $end
$var wire 1 9" \RAM1|ram~150_combout\ $end
$var wire 1 :" \ROM1|memROM~2_combout\ $end
$var wire 1 ;" \RAM1|ram~163_combout\ $end
$var wire 1 <" \ULA1|Add0~10\ $end
$var wire 1 =" \ULA1|Add0~13_sumout\ $end
$var wire 1 >" \ULA1|saida[2]~3_combout\ $end
$var wire 1 ?" \REGA|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 @" \MUX2|saida_MUX[2]~2_combout\ $end
$var wire 1 A" \MUX2|saida_MUX[1]~1_combout\ $end
$var wire 1 B" \ULA1|Add0~14\ $end
$var wire 1 C" \ULA1|Add0~1_sumout\ $end
$var wire 1 D" \ULA1|saida[3]~0_combout\ $end
$var wire 1 E" \RAM1|ram~36_q\ $end
$var wire 1 F" \RAM1|ram~28_q\ $end
$var wire 1 G" \RAM1|ram~145_combout\ $end
$var wire 1 H" \RAM1|ram~146_combout\ $end
$var wire 1 I" \MUX2|saida_MUX[0]~0_combout\ $end
$var wire 1 J" \HEX0_SEVENSEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 K" \MUX2|saida_MUX[3]~3_combout\ $end
$var wire 1 L" \HEX0_SEVENSEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 M" \HEX0_SEVENSEG|rascSaida7seg[2]~2_combout\ $end
$var wire 1 N" \HEX0_SEVENSEG|rascSaida7seg[3]~3_combout\ $end
$var wire 1 O" \HEX0_SEVENSEG|rascSaida7seg[4]~4_combout\ $end
$var wire 1 P" \HEX0_SEVENSEG|rascSaida7seg[5]~5_combout\ $end
$var wire 1 Q" \HEX0_SEVENSEG|rascSaida7seg[6]~6_combout\ $end
$var wire 1 R" \RAM1|ram~30_q\ $end
$var wire 1 S" \RAM1|ram~38_q\ $end
$var wire 1 T" \RAM1|ram~159_combout\ $end
$var wire 1 U" \RAM1|ram~164_combout\ $end
$var wire 1 V" \RAM1|ram~37_q\ $end
$var wire 1 W" \RAM1|ram~157_combout\ $end
$var wire 1 X" \RAM1|ram~29_q\ $end
$var wire 1 Y" \RAM1|ram~156_combout\ $end
$var wire 1 Z" \RAM1|ram~158_combout\ $end
$var wire 1 [" \ULA1|Add0~2\ $end
$var wire 1 \" \ULA1|Add0~21_sumout\ $end
$var wire 1 ]" \ULA1|saida[4]~6_combout\ $end
$var wire 1 ^" \REGA|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 _" \ULA1|Add0~22\ $end
$var wire 1 `" \ULA1|Add0~25_sumout\ $end
$var wire 1 a" \ULA1|saida[5]~5_combout\ $end
$var wire 1 b" \MUX2|saida_MUX[5]~5_combout\ $end
$var wire 1 c" \RAM1|ram~32_q\ $end
$var wire 1 d" \RAM1|ram~40_q\ $end
$var wire 1 e" \RAM1|ram~154_combout\ $end
$var wire 1 f" \RAM1|ram~155_combout\ $end
$var wire 1 g" \ULA1|Add0~26\ $end
$var wire 1 h" \ULA1|Add0~29_sumout\ $end
$var wire 1 i" \ULA1|saida[6]~4_combout\ $end
$var wire 1 j" \REGA|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 k" \RAM1|ram~31_q\ $end
$var wire 1 l" \RAM1|ram~160_combout\ $end
$var wire 1 m" \RAM1|ram~39_q\ $end
$var wire 1 n" \RAM1|ram~161_combout\ $end
$var wire 1 o" \RAM1|ram~162_combout\ $end
$var wire 1 p" \ULA1|Add0~30\ $end
$var wire 1 q" \ULA1|Add0~17_sumout\ $end
$var wire 1 r" \ULA1|saida[7]~7_combout\ $end
$var wire 1 s" \REGA|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 t" \MUX2|saida_MUX[4]~4_combout\ $end
$var wire 1 u" \MUX2|saida_MUX[6]~6_combout\ $end
$var wire 1 v" \HEX1_SEVENSEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 w" \MUX2|saida_MUX[7]~7_combout\ $end
$var wire 1 x" \HEX1_SEVENSEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 y" \HEX1_SEVENSEG|rascSaida7seg[2]~2_combout\ $end
$var wire 1 z" \HEX1_SEVENSEG|rascSaida7seg[3]~3_combout\ $end
$var wire 1 {" \HEX1_SEVENSEG|rascSaida7seg[4]~4_combout\ $end
$var wire 1 |" \HEX1_SEVENSEG|rascSaida7seg[5]~5_combout\ $end
$var wire 1 }" \HEX1_SEVENSEG|rascSaida7seg[6]~6_combout\ $end
$var wire 1 ~" \HEX2_SEVENSEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 !# \HEX2_SEVENSEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 "# \HEX2_SEVENSEG|rascSaida7seg[2]~5_combout\ $end
$var wire 1 ## \HEX2_SEVENSEG|rascSaida7seg[3]~2_combout\ $end
$var wire 1 $# \HEX2_SEVENSEG|rascSaida7seg[5]~3_combout\ $end
$var wire 1 %# \HEX2_SEVENSEG|rascSaida7seg[6]~4_combout\ $end
$var wire 1 &# \MUX2|saida_MUX[17]~9_combout\ $end
$var wire 1 '# \MUX2|saida_MUX[18]~10_combout\ $end
$var wire 1 (# \MUX2|saida_MUX[16]~8_combout\ $end
$var wire 1 )# \HEX4_SEVENSEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 *# \MUX2|saida_MUX[19]~11_combout\ $end
$var wire 1 +# \HEX4_SEVENSEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 ,# \HEX4_SEVENSEG|rascSaida7seg[2]~2_combout\ $end
$var wire 1 -# \HEX4_SEVENSEG|rascSaida7seg[3]~3_combout\ $end
$var wire 1 .# \HEX4_SEVENSEG|rascSaida7seg[4]~4_combout\ $end
$var wire 1 /# \HEX4_SEVENSEG|rascSaida7seg[5]~5_combout\ $end
$var wire 1 0# \HEX4_SEVENSEG|rascSaida7seg[6]~6_combout\ $end
$var wire 1 1# \PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 2# \incrementaPC|Add0~2\ $end
$var wire 1 3# \incrementaPC|Add0~17_sumout\ $end
$var wire 1 4# \incrementaPC|Add0~18\ $end
$var wire 1 5# \incrementaPC|Add0~21_sumout\ $end
$var wire 1 6# \MUX2|saida_MUX[21]~13_combout\ $end
$var wire 1 7# \incrementaPC|Add0~22\ $end
$var wire 1 8# \incrementaPC|Add0~25_sumout\ $end
$var wire 1 9# \incrementaPC|Add0~26\ $end
$var wire 1 :# \incrementaPC|Add0~13_sumout\ $end
$var wire 1 ;# \MUX2|saida_MUX[22]~14_combout\ $end
$var wire 1 <# \PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 =# \MUX2|saida_MUX[20]~12_combout\ $end
$var wire 1 ># \HEX5_SEVENSEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 ?# \MUX2|saida_MUX[23]~15_combout\ $end
$var wire 1 @# \HEX5_SEVENSEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 A# \HEX5_SEVENSEG|rascSaida7seg[2]~2_combout\ $end
$var wire 1 B# \HEX5_SEVENSEG|rascSaida7seg[3]~3_combout\ $end
$var wire 1 C# \HEX5_SEVENSEG|rascSaida7seg[4]~4_combout\ $end
$var wire 1 D# \HEX5_SEVENSEG|rascSaida7seg[5]~5_combout\ $end
$var wire 1 E# \HEX5_SEVENSEG|rascSaida7seg[6]~6_combout\ $end
$var wire 1 F# \REGA|DOUT\ [7] $end
$var wire 1 G# \REGA|DOUT\ [6] $end
$var wire 1 H# \REGA|DOUT\ [5] $end
$var wire 1 I# \REGA|DOUT\ [4] $end
$var wire 1 J# \REGA|DOUT\ [3] $end
$var wire 1 K# \REGA|DOUT\ [2] $end
$var wire 1 L# \REGA|DOUT\ [1] $end
$var wire 1 M# \REGA|DOUT\ [0] $end
$var wire 1 N# \PC|DOUT\ [7] $end
$var wire 1 O# \PC|DOUT\ [6] $end
$var wire 1 P# \PC|DOUT\ [5] $end
$var wire 1 Q# \PC|DOUT\ [4] $end
$var wire 1 R# \PC|DOUT\ [3] $end
$var wire 1 S# \PC|DOUT\ [2] $end
$var wire 1 T# \PC|DOUT\ [1] $end
$var wire 1 U# \PC|DOUT\ [0] $end
$var wire 1 V# \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 W# \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 X# \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 Y# \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 Z# \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 [# \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 \# \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 ]# \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 ^# \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 _# \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 `# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 a# \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 b# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 c# \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 d# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 e# \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 f# \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 g# \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 h# \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 i# \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 j# \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 k# \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 l# \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 m# \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 n# \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 o# \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 p# \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 q# \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 r# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 s# \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 t# \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 u# \MUX2|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 v# \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 w# \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 x# \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 y# \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 z# \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 {# \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 |# \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 }# \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 ~# \MUX2|ALT_INV_saida_MUX[19]~11_combout\ $end
$var wire 1 !$ \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 "$ \MUX2|ALT_INV_saida_MUX[18]~10_combout\ $end
$var wire 1 #$ \MUX2|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 $$ \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 %$ \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 &$ \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 '$ \MUX2|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 ($ \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 )$ \RAM1|ALT_INV_ram~161_combout\ $end
$var wire 1 *$ \RAM1|ALT_INV_ram~162_combout\ $end
$var wire 1 +$ \MUX2|ALT_INV_saida_MUX[5]~5_combout\ $end
$var wire 1 ,$ \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 -$ \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 .$ \MUX2|ALT_INV_saida_MUX[6]~6_combout\ $end
$var wire 1 /$ \MUX2|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 0$ \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 1$ \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 2$ \MUX2|ALT_INV_saida_MUX[17]~9_combout\ $end
$var wire 1 3$ \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 4$ \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 5$ \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 6$ \MUX2|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 7$ \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 8$ \MUX2|ALT_INV_saida_MUX[7]~7_combout\ $end
$var wire 1 9$ \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 :$ \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 ;$ \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 <$ \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 =$ \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 >$ \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 ?$ \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 @$ \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 A$ \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 B$ \HEX2_SEVENSEG|ALT_INV_rascSaida7seg[6]~4_combout\ $end
$var wire 1 C$ \MUX2|ALT_INV_saida_MUX[16]~8_combout\ $end
$var wire 1 D$ \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 E$ \REGA|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 F$ \DECODER_INSTRU|ALT_INV_saida[3]~0_combout\ $end
$var wire 1 G$ \ALT_INV_SW[9]~input_o\ $end
$var wire 1 H$ \RAM1|ALT_INV_ram~163_combout\ $end
$var wire 1 I$ \REGA|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 J$ \RAM1|ALT_INV_ram~164_combout\ $end
$var wire 1 K$ \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 L$ \MUX2|ALT_INV_saida_MUX[20]~12_combout\ $end
$var wire 1 M$ \REGA|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 N$ \PC|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 O$ \PC|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 P$ \REGA|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 Q$ \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 R$ \DECODER_INSTRU|ALT_INV_Equal1~0_combout\ $end
$var wire 1 S$ \DECODER_INSTRU|ALT_INV_Equal1~1_combout\ $end
$var wire 1 T$ \gravar:detectorSub0|ALT_INV_saidaQ~q\ $end
$var wire 1 U$ \MUX2|ALT_INV_saida_MUX[21]~13_combout\ $end
$var wire 1 V$ \MUX2|ALT_INV_saida_MUX[22]~14_combout\ $end
$var wire 1 W$ \MUX2|ALT_INV_saida_MUX[23]~15_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0l
1m
1n
1o
1p
1q
1r
1s
xt
xa!
xb!
xc!
xd!
xe!
xf!
xg!
xh!
xi!
xj!
xk!
xl!
xm!
1n!
xo!
0p!
0q!
0r!
1s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
1{!
1|!
1}!
0~!
1!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
1+"
0,"
0-"
0."
0/"
00"
11"
02"
03"
14"
05"
06"
07"
08"
09"
0:"
0;"
1<"
1="
1>"
0?"
0@"
0A"
0B"
1C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
1Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
1\"
0]"
0^"
0_"
1`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
1h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
1q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
1}"
1~"
0!#
0"#
1##
0$#
1%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
10#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
1E#
1V#
0W#
1`#
0a#
1b#
1c#
1d#
1e#
1f#
1o#
0p#
1q#
0r#
1s#
1t#
1u#
0v#
1w#
1x#
1y#
0z#
1{#
0|#
1}#
1~#
1!$
1"$
1#$
1$$
1%$
1&$
1'$
1($
1)$
1*$
1+$
1,$
1-$
1.$
1/$
00$
11$
12$
13$
14$
15$
16$
17$
18$
19$
1:$
1;$
1<$
1=$
1>$
1?$
1@$
1A$
0B$
1C$
0D$
1E$
0F$
xG$
1H$
1I$
1J$
1K$
1L$
1M$
1N$
1O$
1P$
1Q$
0R$
1S$
1T$
1U$
1V$
1W$
xL
xM
xN
1O
xu
xv
xw
1x
xy
xz
x{
x|
x}
x~
x!!
x"!
x#!
x$!
1%!
0&!
0'!
0(!
0)!
0*!
0+!
1,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
15!
16!
07!
08!
19!
1:!
0;!
0<!
0=!
0>!
0?!
0@!
1A!
0B!
0C!
0D!
0E!
0F!
0G!
1H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
1X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1_#
1g#
1h#
1i#
xj#
1k#
1l#
1m#
1n#
1"
0#
0$
0%
0&
0'
0(
1)
0*
0+
0,
0-
0.
0/
00
01
12
13
04
05
16
17
08
09
0:
0;
0<
0=
1>
0?
0@
0A
0B
0C
0D
1E
0F
0G
0H
0I
0J
0K
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
xb
xc
xd
xe
xf
xg
xh
xi
xj
xk
$end
#10000
0O
0x
0n!
1D$
1p!
1r!
1U#
1K#
1?"
0_#
0l#
0E$
x@"
0="
1B"
0s!
1t!
1z!
0!"
1#"
1$"
1]"
1a"
1i"
1r"
0~"
1"#
0##
1$#
x(#
x.#
x'$
1W#
0K$
1r#
0b#
xC$
1^!
1V!
0C"
1["
x)#
x-#
x/#
15"
0<"
16"
1="
0|!
0}!
0+"
0>"
xJ"
xN"
xO"
xQ"
1W
1a
1|#
0\"
1_"
0{#
0W#
1F$
1R$
xC!
14!
06!
05!
17!
09!
0="
1v#
05"
1<"
1>"
0`"
1g"
x@
06
14
03
02
11
1W#
0]"
1{#
1z#
x%!
x'!
x(!
x+!
xB!
xD!
xG!
0>"
0h"
1p"
1="
0a"
06"
x(
x%
x$
x"
xD
xA
x?
1a#
0W#
0q"
1>"
0i"
1p#
0r"
#20000
1O
1x
1n!
0D$
0p!
0r!
#30000
0O
0x
0n!
1D$
1p!
1r!
0U#
1T#
1%"
1_#
0^#
0:$
1""
1s!
0z!
0$"
1:"
1~"
1!#
0"#
0$#
x&#
0(#
0.#
0`#
1K$
0d#
x2$
1C$
1U!
0V!
0)#
x,#
0-#
x0#
1|!
1}!
1+"
0a
1`
0F$
0R$
0C!
04!
07!
18!
19!
12"
04"
15"
0<"
1C"
0["
13"
16"
0>"
1D"
0@
16
15
04
01
0c#
0{#
0|#
xA!
0D!
xE!
0G!
1\"
0_"
0="
05"
0D
xB
0A
x>
0v#
1W#
1{#
1`"
0g"
0z#
1h"
0p"
0a#
1q"
0p#
#40000
1O
1x
1n!
0D$
0p!
0r!
#50000
0O
0x
0n!
1D$
1p!
1r!
1U#
0K#
1M#
1L#
0?"
1J#
0_#
1l#
0n#
0m#
1E$
0k#
0C"
1["
xK"
0@"
15"
xA"
02"
14"
xI"
1="
0B"
0s!
0t!
1u!
1z!
0#"
1&"
1'"
0:"
1]"
1a"
1i"
1r"
0!#
1##
1$#
0%#
x(#
x.#
1|#
x6$
1'$
0{#
x#$
1c#
xu#
0W#
0K$
1b#
0!$
1d#
1B$
xC$
1]!
0^!
1_!
1`!
1V!
1v!
1C"
0["
05"
1<"
0\"
1_"
x)#
x-#
0C"
1["
15"
0|!
0}!
0+"
06"
xP"
xL"
xM"
0D"
1Y
1X
0W
1V
1a
0|#
1{#
1v#
0`"
1g"
0="
1B"
1\"
0_"
1|#
0{#
1F$
1R$
xC!
14!
16!
15!
08!
0]"
0\"
1_"
1z#
1W#
0v#
13!
12"
03"
1>"
16"
1`"
0g"
1C"
0h"
1p"
x@
05
13
12
11
1v#
1]"
0>"
0a"
0`"
1g"
10
0c#
0z#
0|#
1a#
x)!
x*!
x&!
xD!
xG!
0]"
0q"
1h"
0p"
1z#
0i"
1D"
1a"
13"
0h"
1p"
x'
x&
x#
xD
xA
1p#
0a#
0a"
1q"
1a#
1i"
0r"
0q"
0p#
0i"
1p#
1r"
0r"
#60000
1O
1x
1n!
0D$
0p!
0r!
#70000
0O
0x
0n!
1D$
1p!
1r!
0U#
0T#
1S#
1."
18"
1F"
1_#
1^#
0]#
0e#
0w#
0}#
1G"
19"
0v!
1w!
0{!
x'#
1s!
0u!
1y!
0z!
0'"
1/"
0&#
0(#
0.#
0q#
05$
10$
x"$
0Q$
1K$
0y#
12$
1C$
1T!
0U!
0V!
1v!
0w!
1x!
10"
0,#
x.#
0/#
1~!
1+"
1;"
1A"
x&#
1H"
1K"
x*#
0a
0`
1_
0x!
0o#
0S$
0H$
0#$
x2$
0s#
06$
x~#
0C!
x+#
x,#
x/#
0M"
0P"
0Q"
01"
1="
0B"
1\"
0_"
1`"
0g"
1h"
0p"
1q"
1I"
0O"
x(#
0@
0W#
0v#
0z#
0a#
0p#
0u#
xC$
0B!
xC!
0E!
0q"
0h"
0`"
0C"
02"
1J"
1L"
0N"
1r"
1i"
1a"
1]"
1>"
0B
x@
0?
1p#
1a#
1z#
1|#
1c#
0'!
0%!
0&!
0)!
xB!
xE!
xF!
03"
0D"
0a"
0i"
0r"
0&
0$
0#
0"
xC
xB
x?
0(!
1*!
1+!
1(
1'
0%
#80000
1O
1x
1n!
0D$
0p!
0r!
#90000
0O
0x
0n!
1D$
1p!
1r!
1U#
1K#
0M#
1?"
0J#
1I#
1^"
0_#
0l#
1n#
0E$
1k#
0M$
0\"
1_"
xt"
x{"
1C"
0["
xJ"
xK"
xP"
x@"
12"
04"
xI"
0="
1B"
0s!
1t!
1(#
1v#
x/$
0|#
x6$
x'$
0c#
xu#
1W#
0C$
1\!
0]!
1^!
0`!
1V!
0C"
1["
05"
1\"
0_"
1`"
0>"
13"
xL"
xM"
xN"
xO"
xQ"
1D"
xv"
xz"
x|"
0]"
0Y
1W
0V
1U
1a
1|#
1{#
0v#
0z#
0`"
0\"
1_"
x&!
x+!
x.!
1a"
1]"
06"
0D"
1z#
1v#
1`"
x(
x#
x+
0]"
0a"
0z#
x-!
x/!
x2!
x%!
x'!
x(!
x)!
x*!
1a"
x/
x,
x*
x'
x&
x%
x$
x"
#100000
1O
1x
1n!
0D$
0p!
0r!
#110000
0O
0x
0n!
1D$
1p!
1r!
0U#
1T#
0K#
1M#
0L#
0?"
0I#
0^"
1H#
1_#
0^#
1l#
0n#
1m#
1E$
1M$
0i#
0`"
1g"
xb"
1\"
0_"
0t"
0{"
0@"
15"
0<"
xA"
02"
14"
1I"
1="
0B"
0""
1s!
1z!
1#"
0~"
1"#
0##
1%#
1&#
x(#
1z#
x+$
0v#
1/$
1'$
0{#
x#$
1c#
0u#
0W#
1`#
0K$
0b#
0B$
02$
xC$
1[!
0\!
0^!
0_!
1`!
1U!
0V!
1C"
0["
05"
1<"
0="
1`"
0g"
1h"
0~!
1*"
00"
09"
0G"
1>"
03"
16"
0M"
1]"
0v"
xy"
0z"
x}"
0a"
1Y
0X
0W
0U
1T
0a
1`
0|#
1{#
1W#
0z#
0a#
0h"
1="
0\"
1S$
03$
1o#
15$
1q#
06!
05!
17!
09!
0.!
1i"
1a"
0>"
06"
1D"
1a#
0W#
1v#
03!
0H"
0K"
0*#
0;"
0A"
x&#
xI"
0(#
0.#
x@"
1'#
11"
15"
0<"
0C"
1\"
0`"
1g"
1h"
1q"
06
14
03
02
0+
0]"
1>"
0i"
00
1s#
16$
1~#
1H$
1#$
x2$
xu#
1C$
x'$
0"$
0{#
1|#
0v#
1z#
0a#
0p#
x,!
0/!
x0!
02!
0)!
0h"
1p"
0="
12"
1r"
1i"
0a"
1]"
05"
1<"
16"
0,#
x.#
00#
1C"
0D"
0/#
0/
x-
0,
x)
0&
1a#
1W#
0c#
0q"
1{#
0|#
0C!
13"
0>"
0i"
1="
1p#
1D"
06"
0@
0W#
0r"
0B!
0A!
xC!
0E!
1>"
0B
x@
0?
0>
#120000
1O
1x
1n!
0D$
0p!
0r!
#130000
0O
0x
0n!
1D$
1p!
1r!
1U#
1K#
1?"
1J#
1I#
1^"
0H#
0_#
0l#
0E$
0k#
0M$
1i#
1`"
0g"
0b"
0\"
1_"
xt"
x{"
0C"
1["
xK"
1@"
0="
1B"
0s!
0t!
1u!
0y!
0z!
0#"
0"#
0$#
0%#
x(#
0z#
1+$
1v#
x/$
1|#
x6$
0'$
1W#
1Q$
1K$
1b#
1B$
xC$
0[!
1\!
1]!
1^!
1V!
0v!
1w!
1C"
1\"
0`"
1g"
1h"
0p"
x/#
x0#
0*"
0+"
0>"
xM"
0D"
0]"
xv"
0y"
xz"
1}"
1a"
1W
1V
1U
0T
1a
0|#
0v#
1z#
0a#
1q"
0h"
1p"
1x!
13$
04!
07!
x.!
1i"
0a"
1]"
1D"
0p#
1a#
13!
1="
x@"
x'#
0q"
04
01
x+
0i"
1r"
10
0W#
x'$
x"$
1p#
1,!
x/!
00!
x2!
x)!
xA!
xB!
0r"
x,#
1>"
x/
0-
x,
1)
x&
x?
x>
xE!
xB
#140000
