From 6ac0b5caf5e4548b5f5545ff2e1f3463d4298550 Mon Sep 17 00:00:00 2001
From: "jets.yan" <jets.yan@amlogic.com>
Date: Tue, 1 Apr 2014 16:12:51 +0800
Subject: [PATCH 3861/5965] PD #89691: optimize HPLL setting for m8
 480cvbs/576cvbs.

---
 drivers/amlogic/display/vout/enc_clk_config.c | 20 +++++++++++++++++--
 1 file changed, 18 insertions(+), 2 deletions(-)

diff --git a/drivers/amlogic/display/vout/enc_clk_config.c b/drivers/amlogic/display/vout/enc_clk_config.c
index 25a0f960e90c..b2324aec09df 100755
--- a/drivers/amlogic/display/vout/enc_clk_config.c
+++ b/drivers/amlogic/display/vout/enc_clk_config.c
@@ -91,6 +91,17 @@ static void set_hpll_clk_out(unsigned clk)
         case 1086:
             WRITE_CBUS_REG(HHI_VID_PLL_CNTL, 0x43e);
             break;
+        case 1296:
+#ifdef CONFIG_ARCH_MESON8
+            aml_write_reg32(P_HHI_VID_PLL_CNTL2, 0x59c88000);
+            aml_write_reg32(P_HHI_VID_PLL_CNTL3, 0xca49b022);
+            aml_write_reg32(P_HHI_VID_PLL_CNTL4, 0x0023b100);
+            aml_write_reg32(P_HHI_VID_PLL_CNTL5, 0x00012385);
+            aml_write_reg32(P_HHI_VID_PLL_CNTL,  0x600c0436);
+            aml_write_reg32(P_HHI_VID_PLL_CNTL,  0x400c0436);
+            aml_write_reg32(P_HHI_VID_PLL_CNTL5, 0x00016385);
+#endif
+            break;
         default:
             break;
     }
@@ -216,6 +227,11 @@ static void set_vid_pll_div(unsigned div)
             aml_set_reg32_bits(P_HHI_VID_DIVIDER_CNTL, 0, 8, 2);
             aml_set_reg32_bits(P_HHI_VID_DIVIDER_CNTL, 0, 12, 3);
             break;
+        case 6:
+            aml_set_reg32_bits(P_HHI_VID_DIVIDER_CNTL, 5, 4, 3);
+            aml_set_reg32_bits(P_HHI_VID_DIVIDER_CNTL, 0, 8, 2);
+            aml_set_reg32_bits(P_HHI_VID_DIVIDER_CNTL, 0, 12, 3);
+            break;
         default:
             break;
     }
@@ -306,10 +322,10 @@ static enc_clk_val_t setting_enc_clk_val[] = {
 #endif
 #ifdef CONFIG_ARCH_MESON8       // add hpll_lvds_od
     {VMODE_480I,       1080, 4, 1, 1, VIU_ENCI,  5, 4, 2,-1,  2, -1, -1,  2,  -1},
-    {VMODE_480CVBS,    1080, 4, 1, 1, VIU_ENCI,  5, 4, 2,-1,  2, -1, -1,  2,  -1},
+    {VMODE_480CVBS,    1296, 4, 1, 1, VIU_ENCI,  6, 4, 2,-1,  2, -1, -1,  2,  -1},
     {VMODE_480P,       1080, 4, 1, 1, VIU_ENCP,  5, 4, 2, 1, -1, -1, -1,  1,  -1},
     {VMODE_576I,       1080, 4, 1, 1, VIU_ENCI,  5, 4, 2,-1,  2, -1, -1,  2,  -1},
-    {VMODE_576CVBS,    1080, 4, 1, 1, VIU_ENCI,  5, 4, 2,-1,  2, -1, -1,  2,  -1},
+    {VMODE_576CVBS,    1296, 4, 1, 1, VIU_ENCI,  6, 4, 2,-1,  2, -1, -1,  2,  -1},
     {VMODE_576P,       1080, 4, 1, 1, VIU_ENCP,  5, 4, 2, 1, -1, -1, -1,  1,  -1},
     {VMODE_720P,       1488, 2, 1, 1, VIU_ENCP, 10, 1, 2, 1, -1, -1, -1,  1,  -1},
     {VMODE_1080I,      1488, 2, 1, 1, VIU_ENCP, 10, 1, 2, 1, -1, -1, -1,  1,  -1},
-- 
2.19.0

