vhdl xil_defaultlib  \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_0/sim/bd_17e7_eth_buf_0.vhd" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_17e7_mac_0_axi4_lite_ipif_top.vhd" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_2/sim/bd_17e7_c_shift_ram_0_0.vhd" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_3/sim/bd_17e7_c_counter_binary_0_0.vhd" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_dma_0/sim/kria_eth_top_axi_ethernet_0_dma_0.vhd" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_1/sim/bd_2701_psr_aclk_0.vhd" \
"../../../bd/kria_eth_top/ip/kria_eth_top_rst_ps8_0_99M_0/sim/kria_eth_top_rst_ps8_0_99M_0.vhd" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_intc_0_2/sim/kria_eth_top_axi_intc_0_2.vhd" \
"../../../bd/kria_eth_top/ip/kria_eth_top_proc_sys_reset_0_0/sim/kria_eth_top_proc_sys_reset_0_0.vhd" \
"../../../bd/kria_eth_top/ip/kria_eth_top_proc_sys_reset_1_0/sim/kria_eth_top_proc_sys_reset_1_0.vhd" \
"../../../bd/kria_eth_top/ip/kria_eth_top_proc_sys_reset_125_0/sim/kria_eth_top_proc_sys_reset_125_0.vhd" \

nosort
