Sure, here is the RTL code for the TopModule implementing a D flip flop with active high synchronous reset:

```verilog
module TopModule (
    input clk,
    input d,
    input r,
    output reg q
);

always @(posedge clk or posedge r) begin
    if (r) begin
        q <= 1'b0; // reset output to 0
    end else begin
        q <= d; // pass input d to output q on positive clock edge
    end
end

endmodule
```

Please let me know if you need any further modifications or have any other requirements.