

================================================================
== Vitis HLS Report for 'kernel_mhsa'
================================================================
* Date:           Tue Sep 30 23:59:11 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.696 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  28407702|  38366562|  0.114 sec|  0.153 sec|  28407703|  38366563|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+--------+--------+------------------------------------------------+
        |                                                         |                                             |  Latency (cycles) |   Latency (absolute)  |     Interval    |                    Pipeline                    |
        |                         Instance                        |                    Module                   |   min   |   max   |    min    |    max    |   min  |   max  |                      Type                      |
        +---------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+--------+--------+------------------------------------------------+
        |grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690              |kernel_mhsa_Pipeline_INPUT_COPY              |      770|      770|   3.080 us|   3.080 us|     769|     769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705         |kernel_mhsa_Pipeline_VITIS_LOOP_19_1         |      772|      772|   3.088 us|   3.088 us|     769|     769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_kernel_mhsa_Outline_ATT_INIT_fu_1718                 |kernel_mhsa_Outline_ATT_INIT                 |       25|     6193|   0.100 us|  24.772 us|      25|    6193|                                              no|
        |grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736                 |kernel_mhsa_Pipeline_XB_INIT                 |      770|      770|   3.080 us|   3.080 us|     769|     769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748         |kernel_mhsa_Pipeline_VITIS_LOOP_27_2         |      775|      775|   3.100 us|   3.100 us|     769|     769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_matmul_1_fu_1772                                     |matmul_1                                     |   590611|   590611|   2.362 ms|   2.362 ms|  590602|  590602|                                        dataflow|
        |grp_RoPE_fu_1803                                         |RoPE                                         |      424|      424|   1.696 us|   1.696 us|     424|     424|                                              no|
        |grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842             |kernel_mhsa_Pipeline_CACHE_STORE             |      770|      770|   3.080 us|   3.080 us|     769|     769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868             |kernel_mhsa_Outline_HEAD_COMPUTE             |      841|   395065|   3.364 us|   1.580 ms|     841|  395065|                                              no|
        |grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898            |kernel_mhsa_Outline_SOFTMAX_HEADS            |      481|    37285|   1.924 us|   0.149 ms|     481|   37285|                                              no|
        |grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915  |kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC  |       82|    32786|   0.328 us|   0.131 ms|      66|   32770|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002         |kernel_mhsa_Pipeline_ACCUM_WRITEBACK         |       18|       18|  72.000 ns|  72.000 ns|      17|      17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143                |kernel_mhsa_Pipeline_RESIDUAL                |      773|      773|   3.092 us|   3.092 us|     769|     769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163            |kernel_mhsa_Pipeline_OUTPUT_WRITE            |      770|      770|   3.080 us|   3.080 us|     769|     769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+--------+--------+------------------------------------------------+

        * Loop: 
        +----------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |                |   Latency (cycles)  |     Iteration     |  Initiation Interval  | Trip |          |
        |    Loop Name   |    min   |    max   |      Latency      |  achieved |   target  | Count| Pipelined|
        +----------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |- LAYER_LOOP    |  28406136|  38364996|  2367178 ~ 3197083|          -|          -|    12|        no|
        | + HEAD_STREAM  |       252|    393708|         21 ~ 32809|          -|          -|    12|        no|
        +----------------+----------+----------+-------------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      849|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |       38|     37|    21939|    29004|     0|
|Memory               |       12|      -|     2560|     7728|     0|
|Multiplexer          |        -|      -|        0|     6060|     -|
|Register             |        -|      -|     3676|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       50|     37|    28175|    43641|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        2|      1|        1|        5|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|        1|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |                         Instance                        |                    Module                   | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |grp_RoPE_fu_1803                                         |RoPE                                         |        1|  26|  2668|  5166|    0|
    |control_s_axi_U                                          |control_s_axi                                |        0|   0|   354|   616|    0|
    |fadd_32ns_32ns_32_1_primitive_dsp_1_U656                 |fadd_32ns_32ns_32_1_primitive_dsp_1          |        0|   1|     0|     0|    0|
    |fdiv_32ns_32ns_32_11_no_dsp_1_U657                       |fdiv_32ns_32ns_32_11_no_dsp_1                |        0|   0|     0|     0|    0|
    |fmul_32ns_32ns_32_1_primitive_dsp_1_U659                 |fmul_32ns_32ns_32_1_primitive_dsp_1          |        0|   1|     0|     0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U660                       |fmul_32ns_32ns_32_3_max_dsp_1                |        0|   3|    47|    72|    0|
    |fsqrt_32ns_32ns_32_15_no_dsp_1_U658                      |fsqrt_32ns_32ns_32_15_no_dsp_1               |        0|   0|     0|     0|    0|
    |gmem0_m_axi_U                                            |gmem0_m_axi                                  |        9|   0|  2784|  1747|    0|
    |gmem1_m_axi_U                                            |gmem1_m_axi                                  |        8|   0|  1266|   759|    0|
    |gmem2_m_axi_U                                            |gmem2_m_axi                                  |        9|   0|  2784|  1747|    0|
    |gmem3_m_axi_U                                            |gmem3_m_axi                                  |        9|   0|  2784|  1747|    0|
    |grp_kernel_mhsa_Outline_ATT_INIT_fu_1718                 |kernel_mhsa_Outline_ATT_INIT                 |        0|   0|    24|    75|    0|
    |grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868             |kernel_mhsa_Outline_HEAD_COMPUTE             |        0|   0|  3898|  4780|    0|
    |grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898            |kernel_mhsa_Outline_SOFTMAX_HEADS            |        2|   3|   936|  2009|    0|
    |grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002         |kernel_mhsa_Pipeline_ACCUM_WRITEBACK         |        0|   0|     9|  2722|    0|
    |grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842             |kernel_mhsa_Pipeline_CACHE_STORE             |        0|   0|    16|   248|    0|
    |grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690              |kernel_mhsa_Pipeline_INPUT_COPY              |        0|   0|    23|    53|    0|
    |grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163            |kernel_mhsa_Pipeline_OUTPUT_WRITE            |        0|   0|    16|   149|    0|
    |grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143                |kernel_mhsa_Pipeline_RESIDUAL                |        0|   0|   238|   382|    0|
    |grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915  |kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC  |        0|   0|  3050|  4503|    0|
    |grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705         |kernel_mhsa_Pipeline_VITIS_LOOP_19_1         |        0|   1|    95|   253|    0|
    |grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748         |kernel_mhsa_Pipeline_VITIS_LOOP_27_2         |        0|   1|   307|   281|    0|
    |grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736                 |kernel_mhsa_Pipeline_XB_INIT                 |        0|   0|    12|    47|    0|
    |grp_matmul_1_fu_1772                                     |matmul_1                                     |        0|   1|   628|  1648|    0|
    +---------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |Total                                                    |                                             |       38|  37| 21939| 29004|    0|
    +---------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+-----------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |       Memory       |            Module           | BRAM_18K| FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+-----------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |att_U               |att_RAM_AUTO_1R1W            |        1|   0|    0|    0|   512|   32|     1|        16384|
    |att_1_U             |att_RAM_AUTO_1R1W            |        1|   0|    0|    0|   512|   32|     1|        16384|
    |att_2_U             |att_RAM_AUTO_1R1W            |        1|   0|    0|    0|   512|   32|     1|        16384|
    |att_3_U             |att_RAM_AUTO_1R1W            |        1|   0|    0|    0|   512|   32|     1|        16384|
    |att_4_U             |att_RAM_AUTO_1R1W            |        1|   0|    0|    0|   512|   32|     1|        16384|
    |att_5_U             |att_RAM_AUTO_1R1W            |        1|   0|    0|    0|   512|   32|     1|        16384|
    |att_6_U             |att_RAM_AUTO_1R1W            |        1|   0|    0|    0|   512|   32|     1|        16384|
    |att_7_U             |att_RAM_AUTO_1R1W            |        1|   0|    0|    0|   512|   32|     1|        16384|
    |att_8_U             |att_RAM_AUTO_1R1W            |        1|   0|    0|    0|   512|   32|     1|        16384|
    |att_9_U             |att_RAM_AUTO_1R1W            |        1|   0|    0|    0|   512|   32|     1|        16384|
    |att_10_U            |att_RAM_AUTO_1R1W            |        1|   0|    0|    0|   512|   32|     1|        16384|
    |att_11_U            |att_RAM_AUTO_1R1W            |        1|   0|    0|    0|   512|   32|     1|        16384|
    |current_input_U     |current_input_RAM_AUTO_1R1W  |        0|  64|  190|    0|    96|   32|     1|         3072|
    |current_input_8_U   |current_input_RAM_AUTO_1R1W  |        0|  64|  190|    0|    96|   32|     1|         3072|
    |current_input_9_U   |current_input_RAM_AUTO_1R1W  |        0|  64|  190|    0|    96|   32|     1|         3072|
    |current_input_10_U  |current_input_RAM_AUTO_1R1W  |        0|  64|  190|    0|    96|   32|     1|         3072|
    |current_input_11_U  |current_input_RAM_AUTO_1R1W  |        0|  64|  190|    0|    96|   32|     1|         3072|
    |current_input_12_U  |current_input_RAM_AUTO_1R1W  |        0|  64|  190|    0|    96|   32|     1|         3072|
    |current_input_13_U  |current_input_RAM_AUTO_1R1W  |        0|  64|  190|    0|    96|   32|     1|         3072|
    |current_input_14_U  |current_input_RAM_AUTO_1R1W  |        0|  64|  190|    0|    96|   32|     1|         3072|
    |out_rms_vec_U       |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_rms_vec_1_U     |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_rms_vec_2_U     |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_rms_vec_3_U     |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_rms_vec_4_U     |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_rms_vec_5_U     |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_rms_vec_6_U     |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_rms_vec_7_U     |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_q_U             |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_q_1_U           |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_q_2_U           |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_q_3_U           |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_q_4_U           |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_q_5_U           |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_q_6_U           |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_q_7_U           |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_q_rope_U        |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_q_rope_1_U      |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_q_rope_2_U      |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_q_rope_3_U      |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_q_rope_4_U      |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_q_rope_5_U      |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_q_rope_6_U      |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_q_rope_7_U      |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_k_U             |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_k_1_U           |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_k_2_U           |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_k_3_U           |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_k_4_U           |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_k_5_U           |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_k_6_U           |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_k_7_U           |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_k_rope_U        |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_k_rope_1_U      |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_k_rope_2_U      |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_k_rope_3_U      |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_k_rope_4_U      |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_k_rope_5_U      |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_k_rope_6_U      |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_k_rope_7_U      |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_v_U             |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_v_1_U           |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_v_2_U           |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_v_3_U           |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_v_4_U           |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_v_5_U           |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_v_6_U           |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |out_v_7_U           |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |xb_U                |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |xb_1_U              |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |xb_2_U              |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |xb_3_U              |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |xb_4_U              |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |xb_5_U              |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |xb_6_U              |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |xb_7_U              |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |xb2_U               |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |xb2_1_U             |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |xb2_2_U             |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |xb2_3_U             |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |xb2_4_U             |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |xb2_5_U             |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |xb2_6_U             |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    |xb2_7_U             |out_rms_vec_RAM_AUTO_1R1W    |        0|  32|   97|    0|    96|   32|     1|         3072|
    +--------------------+-----------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |Total               |                             |       12|2560| 7728|    0| 13056| 2688|    84|       417792|
    +--------------------+-----------------------------+---------+----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add141_fu_2266_p2                      |         +|   0|  0|  32|          32|           1|
    |add_ln155_fu_2568_p2                   |         +|   0|  0|   6|           4|           1|
    |add_ln53_1_fu_2477_p2                  |         +|   0|  0|  32|          32|          32|
    |add_ln53_2_fu_2378_p2                  |         +|   0|  0|  64|          64|          64|
    |add_ln53_3_fu_2502_p2                  |         +|   0|  0|  64|          64|          64|
    |add_ln53_4_fu_2507_p2                  |         +|   0|  0|  64|          64|          64|
    |add_ln53_5_fu_2332_p2                  |         +|   0|  0|   6|           4|           1|
    |add_ln53_6_fu_2338_p2                  |         +|   0|  0|  27|          27|          24|
    |add_ln53_fu_2274_p2                    |         +|   0|  0|  33|          33|           1|
    |add_ln60_fu_2416_p2                    |         +|   0|  0|  27|          27|          12|
    |add_ln61_fu_2430_p2                    |         +|   0|  0|  27|          27|          22|
    |add_ln62_fu_2444_p2                    |         +|   0|  0|  27|          27|          23|
    |add_ln63_fu_2600_p2                    |         +|   0|  0|  27|          27|          23|
    |wk_fu_2438_p2                          |         +|   0|  0|  64|          64|          64|
    |wo_fu_2609_p2                          |         +|   0|  0|  64|          64|          64|
    |wq_fu_2424_p2                          |         +|   0|  0|  64|          64|          64|
    |wv_fu_2485_p2                          |         +|   0|  0|  64|          64|          64|
    |mul43_fu_2260_p2                       |         -|   0|  0|  32|          32|          32|
    |sub_ln53_fu_2467_p2                    |         -|   0|  0|  23|          23|          23|
    |ap_block_state14_io                    |       and|   0|  0|   2|           1|           1|
    |icmp_fu_2304_p2                        |      icmp|   0|  0|  13|          32|           1|
    |icmp_ln100_fu_2280_p2                  |      icmp|   0|  0|  13|          33|           1|
    |icmp_ln155_fu_2574_p2                  |      icmp|   0|  0|   2|           4|           4|
    |icmp_ln53_fu_2344_p2                   |      icmp|   0|  0|   2|           4|           4|
    |ap_block_state15_on_subcall_done       |        or|   0|  0|   2|           1|           1|
    |ap_block_state59_on_subcall_done       |        or|   0|  0|   2|           1|           1|
    |ap_block_state61_io                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state74                       |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_matmul_1_fu_1772_ap_ready  |        or|   0|  0|   2|           1|           1|
    |select_ln100_fu_2286_p3                |    select|   0|  0|  30|           1|          33|
    |umax_fu_2310_p3                        |    select|   0|  0|  30|           1|          33|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 849|         824|         725|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |   43|        101|    1|        101|
    |att_10_address0                  |   48|          5|    9|         45|
    |att_10_ce0                       |    3|          5|    1|          5|
    |att_10_d0                        |   32|          4|   32|        128|
    |att_10_we0                       |    1|          4|    1|          4|
    |att_11_address0                  |   48|          5|    9|         45|
    |att_11_ce0                       |    3|          5|    1|          5|
    |att_11_d0                        |   32|          4|   32|        128|
    |att_11_we0                       |    1|          4|    1|          4|
    |att_1_address0                   |   48|          5|    9|         45|
    |att_1_ce0                        |    3|          5|    1|          5|
    |att_1_d0                         |   32|          4|   32|        128|
    |att_1_we0                        |    1|          4|    1|          4|
    |att_2_address0                   |   48|          5|    9|         45|
    |att_2_ce0                        |    3|          5|    1|          5|
    |att_2_d0                         |   32|          4|   32|        128|
    |att_2_we0                        |    1|          4|    1|          4|
    |att_3_address0                   |   48|          5|    9|         45|
    |att_3_ce0                        |    3|          5|    1|          5|
    |att_3_d0                         |   32|          4|   32|        128|
    |att_3_we0                        |    1|          4|    1|          4|
    |att_4_address0                   |   48|          5|    9|         45|
    |att_4_ce0                        |    3|          5|    1|          5|
    |att_4_d0                         |   32|          4|   32|        128|
    |att_4_we0                        |    1|          4|    1|          4|
    |att_5_address0                   |   48|          5|    9|         45|
    |att_5_ce0                        |    3|          5|    1|          5|
    |att_5_d0                         |   32|          4|   32|        128|
    |att_5_we0                        |    1|          4|    1|          4|
    |att_6_address0                   |   48|          5|    9|         45|
    |att_6_ce0                        |    3|          5|    1|          5|
    |att_6_d0                         |   32|          4|   32|        128|
    |att_6_we0                        |    1|          4|    1|          4|
    |att_7_address0                   |   48|          5|    9|         45|
    |att_7_ce0                        |    3|          5|    1|          5|
    |att_7_d0                         |   32|          4|   32|        128|
    |att_7_we0                        |    1|          4|    1|          4|
    |att_8_address0                   |   48|          5|    9|         45|
    |att_8_ce0                        |    3|          5|    1|          5|
    |att_8_d0                         |   32|          4|   32|        128|
    |att_8_we0                        |    1|          4|    1|          4|
    |att_9_address0                   |   48|          5|    9|         45|
    |att_9_ce0                        |    3|          5|    1|          5|
    |att_9_d0                         |   32|          4|   32|        128|
    |att_9_we0                        |    1|          4|    1|          4|
    |att_address0                     |   48|          5|    9|         45|
    |att_ce0                          |    3|          5|    1|          5|
    |att_d0                           |   32|          4|   32|        128|
    |att_we0                          |    1|          4|    1|          4|
    |current_input_10_address0        |   24|          6|    7|         42|
    |current_input_10_ce0             |    3|          6|    1|          6|
    |current_input_10_ce1             |    1|          2|    1|          2|
    |current_input_10_d0              |   32|          3|   32|         96|
    |current_input_10_we0             |    1|          3|    1|          3|
    |current_input_11_address0        |   24|          6|    7|         42|
    |current_input_11_ce0             |    3|          6|    1|          6|
    |current_input_11_ce1             |    1|          2|    1|          2|
    |current_input_11_d0              |   32|          3|   32|         96|
    |current_input_11_we0             |    1|          3|    1|          3|
    |current_input_12_address0        |   24|          6|    7|         42|
    |current_input_12_ce0             |    3|          6|    1|          6|
    |current_input_12_ce1             |    1|          2|    1|          2|
    |current_input_12_d0              |   32|          3|   32|         96|
    |current_input_12_we0             |    1|          3|    1|          3|
    |current_input_13_address0        |   24|          6|    7|         42|
    |current_input_13_ce0             |    3|          6|    1|          6|
    |current_input_13_ce1             |    1|          2|    1|          2|
    |current_input_13_d0              |   32|          3|   32|         96|
    |current_input_13_we0             |    1|          3|    1|          3|
    |current_input_14_address0        |   24|          6|    7|         42|
    |current_input_14_ce0             |    3|          6|    1|          6|
    |current_input_14_ce1             |    1|          2|    1|          2|
    |current_input_14_d0              |   32|          3|   32|         96|
    |current_input_14_we0             |    1|          3|    1|          3|
    |current_input_8_address0         |   24|          6|    7|         42|
    |current_input_8_ce0              |    3|          6|    1|          6|
    |current_input_8_ce1              |    1|          2|    1|          2|
    |current_input_8_d0               |   32|          3|   32|         96|
    |current_input_8_we0              |    1|          3|    1|          3|
    |current_input_9_address0         |   24|          6|    7|         42|
    |current_input_9_ce0              |    3|          6|    1|          6|
    |current_input_9_ce1              |    1|          2|    1|          2|
    |current_input_9_d0               |   32|          3|   32|         96|
    |current_input_9_we0              |    1|          3|    1|          3|
    |current_input_address0           |   24|          6|    7|         42|
    |current_input_ce0                |    3|          6|    1|          6|
    |current_input_ce1                |    1|          2|    1|          2|
    |current_input_d0                 |   32|          3|   32|         96|
    |current_input_we0                |    1|          3|    1|          3|
    |gmem0_0_ARADDR                   |   64|          3|   64|        192|
    |gmem0_0_ARLEN                    |   32|          3|   32|         96|
    |gmem0_0_ARVALID                  |    1|          3|    1|          3|
    |gmem0_0_AWADDR                   |   64|          3|   64|        192|
    |gmem0_0_AWLEN                    |   32|          3|   32|         96|
    |gmem0_0_AWVALID                  |    1|          3|    1|          3|
    |gmem0_0_BREADY                   |    1|          3|    1|          3|
    |gmem0_0_RREADY                   |    1|          2|    1|          2|
    |gmem0_0_WVALID                   |    1|          2|    1|          2|
    |gmem0_blk_n_AR                   |    1|          2|    1|          2|
    |gmem0_blk_n_AW                   |    1|          2|    1|          2|
    |gmem0_blk_n_B                    |    1|          2|    1|          2|
    |gmem1_0_ARADDR                   |   64|          4|   64|        256|
    |gmem1_0_ARLEN                    |   32|          4|   32|        128|
    |gmem1_0_ARVALID                  |    1|          4|    1|          4|
    |gmem1_0_RREADY                   |    1|          3|    1|          3|
    |gmem1_blk_n_AR                   |    1|          2|    1|          2|
    |gmem2_0_ARVALID                  |    1|          2|    1|          2|
    |gmem2_0_AWADDR                   |   64|          3|   64|        192|
    |gmem2_0_AWLEN                    |   32|          3|   32|         96|
    |gmem2_0_AWVALID                  |    1|          3|    1|          3|
    |gmem2_0_BREADY                   |    1|          3|    1|          3|
    |gmem2_0_RREADY                   |    1|          2|    1|          2|
    |gmem2_0_WVALID                   |    1|          2|    1|          2|
    |gmem2_blk_n_AW                   |    1|          2|    1|          2|
    |gmem2_blk_n_B                    |    1|          2|    1|          2|
    |gmem3_0_ARVALID                  |    1|          2|    1|          2|
    |gmem3_0_AWADDR                   |   64|          3|   64|        192|
    |gmem3_0_AWLEN                    |   32|          3|   32|         96|
    |gmem3_0_AWVALID                  |    1|          3|    1|          3|
    |gmem3_0_BREADY                   |    1|          3|    1|          3|
    |gmem3_0_RREADY                   |    1|          2|    1|          2|
    |gmem3_0_WVALID                   |    1|          2|    1|          2|
    |gmem3_blk_n_AW                   |    1|          2|    1|          2|
    |gmem3_blk_n_B                    |    1|          2|    1|          2|
    |grp_RoPE_fu_1803_in_0_q0         |   32|          3|   32|         96|
    |grp_RoPE_fu_1803_in_1_q0         |   32|          3|   32|         96|
    |grp_RoPE_fu_1803_in_2_q0         |   32|          3|   32|         96|
    |grp_RoPE_fu_1803_in_3_q0         |   32|          3|   32|         96|
    |grp_RoPE_fu_1803_in_4_q0         |   32|          3|   32|         96|
    |grp_RoPE_fu_1803_in_5_q0         |   32|          3|   32|         96|
    |grp_RoPE_fu_1803_in_6_q0         |   32|          3|   32|         96|
    |grp_RoPE_fu_1803_in_7_q0         |   32|          3|   32|         96|
    |grp_fu_2178_p0                   |   32|          4|   32|        128|
    |grp_fu_2178_p1                   |   32|          4|   32|        128|
    |grp_fu_2183_p0                   |   32|          2|   32|         64|
    |grp_fu_2183_p1                   |   32|          2|   32|         64|
    |grp_fu_2183_p2                   |   32|          2|   32|         64|
    |grp_fu_3617_p0                   |   32|          2|   32|         64|
    |grp_fu_3617_p1                   |   32|          2|   32|         64|
    |grp_fu_3621_ce                   |    1|          4|    1|          4|
    |grp_fu_3621_p0                   |   32|          2|   32|         64|
    |grp_fu_3621_p1                   |   32|          2|   32|         64|
    |grp_fu_3621_p2                   |   32|          2|   32|         64|
    |grp_matmul_1_fu_1772_i_mat       |  191|          5|   64|        320|
    |grp_matmul_1_fu_1772_i_vec_0_q0  |   32|          3|   32|         96|
    |grp_matmul_1_fu_1772_i_vec_1_q0  |   32|          3|   32|         96|
    |grp_matmul_1_fu_1772_i_vec_2_q0  |   32|          3|   32|         96|
    |grp_matmul_1_fu_1772_i_vec_3_q0  |   32|          3|   32|         96|
    |grp_matmul_1_fu_1772_i_vec_4_q0  |   32|          3|   32|         96|
    |grp_matmul_1_fu_1772_i_vec_5_q0  |   32|          3|   32|         96|
    |grp_matmul_1_fu_1772_i_vec_6_q0  |   32|          3|   32|         96|
    |grp_matmul_1_fu_1772_i_vec_7_q0  |   32|          3|   32|         96|
    |h_reg_910                        |    8|          2|    4|          8|
    |l_fu_230                         |    8|          2|    4|          8|
    |local_accum_10_load_reg_1270     |   32|          2|   32|         64|
    |local_accum_11_load_reg_1078     |   32|          2|   32|         64|
    |local_accum_12_load_reg_1642     |   32|          2|   32|         64|
    |local_accum_13_load_reg_1450     |   32|          2|   32|         64|
    |local_accum_14_load_reg_1258     |   32|          2|   32|         64|
    |local_accum_15_load_reg_1066     |   32|          2|   32|         64|
    |local_accum_16_load_reg_1630     |   32|          2|   32|         64|
    |local_accum_17_load_reg_1438     |   32|          2|   32|         64|
    |local_accum_18_load_reg_1246     |   32|          2|   32|         64|
    |local_accum_19_load_reg_1054     |   32|          2|   32|         64|
    |local_accum_1_load_reg_1486      |   32|          2|   32|         64|
    |local_accum_20_load_reg_1618     |   32|          2|   32|         64|
    |local_accum_21_load_reg_1426     |   32|          2|   32|         64|
    |local_accum_22_load_reg_1234     |   32|          2|   32|         64|
    |local_accum_23_load_reg_1042     |   32|          2|   32|         64|
    |local_accum_24_load_reg_1606     |   32|          2|   32|         64|
    |local_accum_25_load_reg_1414     |   32|          2|   32|         64|
    |local_accum_26_load_reg_1222     |   32|          2|   32|         64|
    |local_accum_27_load_reg_1030     |   32|          2|   32|         64|
    |local_accum_28_load_reg_1594     |   32|          2|   32|         64|
    |local_accum_29_load_reg_1402     |   32|          2|   32|         64|
    |local_accum_2_load_reg_1294      |   32|          2|   32|         64|
    |local_accum_30_load_reg_1210     |   32|          2|   32|         64|
    |local_accum_31_load_reg_1018     |   32|          2|   32|         64|
    |local_accum_32_load_reg_1582     |   32|          2|   32|         64|
    |local_accum_33_load_reg_1390     |   32|          2|   32|         64|
    |local_accum_34_load_reg_1198     |   32|          2|   32|         64|
    |local_accum_35_load_reg_1006     |   32|          2|   32|         64|
    |local_accum_36_load_reg_1570     |   32|          2|   32|         64|
    |local_accum_37_load_reg_1378     |   32|          2|   32|         64|
    |local_accum_38_load_reg_1186     |   32|          2|   32|         64|
    |local_accum_39_load_reg_994      |   32|          2|   32|         64|
    |local_accum_3_load_reg_1102      |   32|          2|   32|         64|
    |local_accum_40_load_reg_1558     |   32|          2|   32|         64|
    |local_accum_41_load_reg_1366     |   32|          2|   32|         64|
    |local_accum_42_load_reg_1174     |   32|          2|   32|         64|
    |local_accum_43_load_reg_982      |   32|          2|   32|         64|
    |local_accum_44_load_reg_1546     |   32|          2|   32|         64|
    |local_accum_45_load_reg_1354     |   32|          2|   32|         64|
    |local_accum_46_load_reg_1162     |   32|          2|   32|         64|
    |local_accum_47_load_reg_970      |   32|          2|   32|         64|
    |local_accum_48_load_reg_1534     |   32|          2|   32|         64|
    |local_accum_49_load_reg_1342     |   32|          2|   32|         64|
    |local_accum_4_load_reg_1666      |   32|          2|   32|         64|
    |local_accum_50_load_reg_1150     |   32|          2|   32|         64|
    |local_accum_51_load_reg_958      |   32|          2|   32|         64|
    |local_accum_52_load_reg_1522     |   32|          2|   32|         64|
    |local_accum_53_load_reg_1330     |   32|          2|   32|         64|
    |local_accum_54_load_reg_1138     |   32|          2|   32|         64|
    |local_accum_55_load_reg_946      |   32|          2|   32|         64|
    |local_accum_56_load_reg_1510     |   32|          2|   32|         64|
    |local_accum_57_load_reg_1318     |   32|          2|   32|         64|
    |local_accum_58_load_reg_1126     |   32|          2|   32|         64|
    |local_accum_59_load_reg_934      |   32|          2|   32|         64|
    |local_accum_5_load_reg_1474      |   32|          2|   32|         64|
    |local_accum_60_load_reg_1498     |   32|          2|   32|         64|
    |local_accum_61_load_reg_1306     |   32|          2|   32|         64|
    |local_accum_62_load_reg_1114     |   32|          2|   32|         64|
    |local_accum_63_load_reg_922      |   32|          2|   32|         64|
    |local_accum_6_load_reg_1282      |   32|          2|   32|         64|
    |local_accum_7_load_reg_1090      |   32|          2|   32|         64|
    |local_accum_8_load_reg_1654      |   32|          2|   32|         64|
    |local_accum_9_load_reg_1462      |   32|          2|   32|         64|
    |local_accum_load_reg_1678        |   32|          2|   32|         64|
    |out_k_1_address0                 |    8|          3|    7|         21|
    |out_k_1_ce0                      |    1|          3|    1|          3|
    |out_k_1_we0                      |    1|          2|    1|          2|
    |out_k_2_address0                 |    8|          3|    7|         21|
    |out_k_2_ce0                      |    1|          3|    1|          3|
    |out_k_2_we0                      |    1|          2|    1|          2|
    |out_k_3_address0                 |    8|          3|    7|         21|
    |out_k_3_ce0                      |    1|          3|    1|          3|
    |out_k_3_we0                      |    1|          2|    1|          2|
    |out_k_4_address0                 |    8|          3|    7|         21|
    |out_k_4_ce0                      |    1|          3|    1|          3|
    |out_k_4_we0                      |    1|          2|    1|          2|
    |out_k_5_address0                 |    8|          3|    7|         21|
    |out_k_5_ce0                      |    1|          3|    1|          3|
    |out_k_5_we0                      |    1|          2|    1|          2|
    |out_k_6_address0                 |    8|          3|    7|         21|
    |out_k_6_ce0                      |    1|          3|    1|          3|
    |out_k_6_we0                      |    1|          2|    1|          2|
    |out_k_7_address0                 |    8|          3|    7|         21|
    |out_k_7_ce0                      |    1|          3|    1|          3|
    |out_k_7_we0                      |    1|          2|    1|          2|
    |out_k_address0                   |    8|          3|    7|         21|
    |out_k_ce0                        |    1|          3|    1|          3|
    |out_k_rope_1_address0            |    8|          3|    7|         21|
    |out_k_rope_1_ce0                 |    1|          3|    1|          3|
    |out_k_rope_1_we0                 |    1|          2|    1|          2|
    |out_k_rope_2_address0            |    8|          3|    7|         21|
    |out_k_rope_2_ce0                 |    1|          3|    1|          3|
    |out_k_rope_2_we0                 |    1|          2|    1|          2|
    |out_k_rope_3_address0            |    8|          3|    7|         21|
    |out_k_rope_3_ce0                 |    1|          3|    1|          3|
    |out_k_rope_3_we0                 |    1|          2|    1|          2|
    |out_k_rope_4_address0            |    8|          3|    7|         21|
    |out_k_rope_4_ce0                 |    1|          3|    1|          3|
    |out_k_rope_4_we0                 |    1|          2|    1|          2|
    |out_k_rope_5_address0            |    8|          3|    7|         21|
    |out_k_rope_5_ce0                 |    1|          3|    1|          3|
    |out_k_rope_5_we0                 |    1|          2|    1|          2|
    |out_k_rope_6_address0            |    8|          3|    7|         21|
    |out_k_rope_6_ce0                 |    1|          3|    1|          3|
    |out_k_rope_6_we0                 |    1|          2|    1|          2|
    |out_k_rope_7_address0            |    8|          3|    7|         21|
    |out_k_rope_7_ce0                 |    1|          3|    1|          3|
    |out_k_rope_7_we0                 |    1|          2|    1|          2|
    |out_k_rope_address0              |    8|          3|    7|         21|
    |out_k_rope_ce0                   |    1|          3|    1|          3|
    |out_k_rope_we0                   |    1|          2|    1|          2|
    |out_k_we0                        |    1|          2|    1|          2|
    |out_q_1_address0                 |    8|          3|    7|         21|
    |out_q_1_ce0                      |    1|          3|    1|          3|
    |out_q_1_we0                      |    1|          2|    1|          2|
    |out_q_2_address0                 |    8|          3|    7|         21|
    |out_q_2_ce0                      |    1|          3|    1|          3|
    |out_q_2_we0                      |    1|          2|    1|          2|
    |out_q_3_address0                 |    8|          3|    7|         21|
    |out_q_3_ce0                      |    1|          3|    1|          3|
    |out_q_3_we0                      |    1|          2|    1|          2|
    |out_q_4_address0                 |    8|          3|    7|         21|
    |out_q_4_ce0                      |    1|          3|    1|          3|
    |out_q_4_we0                      |    1|          2|    1|          2|
    |out_q_5_address0                 |    8|          3|    7|         21|
    |out_q_5_ce0                      |    1|          3|    1|          3|
    |out_q_5_we0                      |    1|          2|    1|          2|
    |out_q_6_address0                 |    8|          3|    7|         21|
    |out_q_6_ce0                      |    1|          3|    1|          3|
    |out_q_6_we0                      |    1|          2|    1|          2|
    |out_q_7_address0                 |    8|          3|    7|         21|
    |out_q_7_ce0                      |    1|          3|    1|          3|
    |out_q_7_we0                      |    1|          2|    1|          2|
    |out_q_address0                   |    8|          3|    7|         21|
    |out_q_ce0                        |    1|          3|    1|          3|
    |out_q_rope_1_address0            |    8|          3|    7|         21|
    |out_q_rope_1_ce0                 |    1|          3|    1|          3|
    |out_q_rope_1_we0                 |    1|          2|    1|          2|
    |out_q_rope_2_address0            |    8|          3|    7|         21|
    |out_q_rope_2_ce0                 |    1|          3|    1|          3|
    |out_q_rope_2_we0                 |    1|          2|    1|          2|
    |out_q_rope_3_address0            |    8|          3|    7|         21|
    |out_q_rope_3_ce0                 |    1|          3|    1|          3|
    |out_q_rope_3_we0                 |    1|          2|    1|          2|
    |out_q_rope_4_address0            |    8|          3|    7|         21|
    |out_q_rope_4_ce0                 |    1|          3|    1|          3|
    |out_q_rope_4_we0                 |    1|          2|    1|          2|
    |out_q_rope_5_address0            |    8|          3|    7|         21|
    |out_q_rope_5_ce0                 |    1|          3|    1|          3|
    |out_q_rope_5_we0                 |    1|          2|    1|          2|
    |out_q_rope_6_address0            |    8|          3|    7|         21|
    |out_q_rope_6_ce0                 |    1|          3|    1|          3|
    |out_q_rope_6_we0                 |    1|          2|    1|          2|
    |out_q_rope_7_address0            |    8|          3|    7|         21|
    |out_q_rope_7_ce0                 |    1|          3|    1|          3|
    |out_q_rope_7_we0                 |    1|          2|    1|          2|
    |out_q_rope_address0              |    8|          3|    7|         21|
    |out_q_rope_ce0                   |    1|          3|    1|          3|
    |out_q_rope_we0                   |    1|          2|    1|          2|
    |out_q_we0                        |    1|          2|    1|          2|
    |out_rms_vec_1_address0           |    8|          3|    7|         21|
    |out_rms_vec_1_ce0                |    1|          3|    1|          3|
    |out_rms_vec_1_we0                |    1|          2|    1|          2|
    |out_rms_vec_2_address0           |    8|          3|    7|         21|
    |out_rms_vec_2_ce0                |    1|          3|    1|          3|
    |out_rms_vec_2_we0                |    1|          2|    1|          2|
    |out_rms_vec_3_address0           |    8|          3|    7|         21|
    |out_rms_vec_3_ce0                |    1|          3|    1|          3|
    |out_rms_vec_3_we0                |    1|          2|    1|          2|
    |out_rms_vec_4_address0           |    8|          3|    7|         21|
    |out_rms_vec_4_ce0                |    1|          3|    1|          3|
    |out_rms_vec_4_we0                |    1|          2|    1|          2|
    |out_rms_vec_5_address0           |    8|          3|    7|         21|
    |out_rms_vec_5_ce0                |    1|          3|    1|          3|
    |out_rms_vec_5_we0                |    1|          2|    1|          2|
    |out_rms_vec_6_address0           |    8|          3|    7|         21|
    |out_rms_vec_6_ce0                |    1|          3|    1|          3|
    |out_rms_vec_6_we0                |    1|          2|    1|          2|
    |out_rms_vec_7_address0           |    8|          3|    7|         21|
    |out_rms_vec_7_ce0                |    1|          3|    1|          3|
    |out_rms_vec_7_we0                |    1|          2|    1|          2|
    |out_rms_vec_address0             |    8|          3|    7|         21|
    |out_rms_vec_ce0                  |    1|          3|    1|          3|
    |out_rms_vec_we0                  |    1|          2|    1|          2|
    |out_v_1_address0                 |    8|          3|    7|         21|
    |out_v_1_ce0                      |    1|          3|    1|          3|
    |out_v_1_we0                      |    1|          2|    1|          2|
    |out_v_2_address0                 |    8|          3|    7|         21|
    |out_v_2_ce0                      |    1|          3|    1|          3|
    |out_v_2_we0                      |    1|          2|    1|          2|
    |out_v_3_address0                 |    8|          3|    7|         21|
    |out_v_3_ce0                      |    1|          3|    1|          3|
    |out_v_3_we0                      |    1|          2|    1|          2|
    |out_v_4_address0                 |    8|          3|    7|         21|
    |out_v_4_ce0                      |    1|          3|    1|          3|
    |out_v_4_we0                      |    1|          2|    1|          2|
    |out_v_5_address0                 |    8|          3|    7|         21|
    |out_v_5_ce0                      |    1|          3|    1|          3|
    |out_v_5_we0                      |    1|          2|    1|          2|
    |out_v_6_address0                 |    8|          3|    7|         21|
    |out_v_6_ce0                      |    1|          3|    1|          3|
    |out_v_6_we0                      |    1|          2|    1|          2|
    |out_v_7_address0                 |    8|          3|    7|         21|
    |out_v_7_ce0                      |    1|          3|    1|          3|
    |out_v_7_we0                      |    1|          2|    1|          2|
    |out_v_address0                   |    8|          3|    7|         21|
    |out_v_ce0                        |    1|          3|    1|          3|
    |out_v_we0                        |    1|          2|    1|          2|
    |phi_mul_fu_226                   |   32|          2|   27|         54|
    |xb2_1_address0                   |    8|          3|    7|         21|
    |xb2_1_ce0                        |    1|          3|    1|          3|
    |xb2_1_we0                        |    1|          2|    1|          2|
    |xb2_2_address0                   |    8|          3|    7|         21|
    |xb2_2_ce0                        |    1|          3|    1|          3|
    |xb2_2_we0                        |    1|          2|    1|          2|
    |xb2_3_address0                   |    8|          3|    7|         21|
    |xb2_3_ce0                        |    1|          3|    1|          3|
    |xb2_3_we0                        |    1|          2|    1|          2|
    |xb2_4_address0                   |    8|          3|    7|         21|
    |xb2_4_ce0                        |    1|          3|    1|          3|
    |xb2_4_we0                        |    1|          2|    1|          2|
    |xb2_5_address0                   |    8|          3|    7|         21|
    |xb2_5_ce0                        |    1|          3|    1|          3|
    |xb2_5_we0                        |    1|          2|    1|          2|
    |xb2_6_address0                   |    8|          3|    7|         21|
    |xb2_6_ce0                        |    1|          3|    1|          3|
    |xb2_6_we0                        |    1|          2|    1|          2|
    |xb2_7_address0                   |    8|          3|    7|         21|
    |xb2_7_ce0                        |    1|          3|    1|          3|
    |xb2_7_we0                        |    1|          2|    1|          2|
    |xb2_address0                     |    8|          3|    7|         21|
    |xb2_ce0                          |    1|          3|    1|          3|
    |xb2_we0                          |    1|          2|    1|          2|
    |xb_1_address0                    |    8|          4|    7|         28|
    |xb_1_ce0                         |    1|          4|    1|          4|
    |xb_1_d0                          |   32|          3|   32|         96|
    |xb_1_we0                         |    1|          3|    1|          3|
    |xb_2_address0                    |    8|          4|    7|         28|
    |xb_2_ce0                         |    1|          4|    1|          4|
    |xb_2_d0                          |   32|          3|   32|         96|
    |xb_2_we0                         |    1|          3|    1|          3|
    |xb_3_address0                    |    8|          4|    7|         28|
    |xb_3_ce0                         |    1|          4|    1|          4|
    |xb_3_d0                          |   32|          3|   32|         96|
    |xb_3_we0                         |    1|          3|    1|          3|
    |xb_4_address0                    |    8|          4|    7|         28|
    |xb_4_ce0                         |    1|          4|    1|          4|
    |xb_4_d0                          |   32|          3|   32|         96|
    |xb_4_we0                         |    1|          3|    1|          3|
    |xb_5_address0                    |    8|          4|    7|         28|
    |xb_5_ce0                         |    1|          4|    1|          4|
    |xb_5_d0                          |   32|          3|   32|         96|
    |xb_5_we0                         |    1|          3|    1|          3|
    |xb_6_address0                    |    8|          4|    7|         28|
    |xb_6_ce0                         |    1|          4|    1|          4|
    |xb_6_d0                          |   32|          3|   32|         96|
    |xb_6_we0                         |    1|          3|    1|          3|
    |xb_7_address0                    |    8|          4|    7|         28|
    |xb_7_ce0                         |    1|          4|    1|          4|
    |xb_7_d0                          |   32|          3|   32|         96|
    |xb_7_we0                         |    1|          3|    1|          3|
    |xb_address0                      |    8|          4|    7|         28|
    |xb_ce0                           |    1|          4|    1|          4|
    |xb_d0                            |   32|          3|   32|         96|
    |xb_we0                           |    1|          3|    1|          3|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            | 6060|       1344| 5170|      14371|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+-----+----+-----+-----------+
    |                                 Name                                 |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+-----+----+-----+-----------+
    |add141_reg_3282                                                       |   32|   0|   32|          0|
    |add_ln155_reg_3402                                                    |    4|   0|    4|          0|
    |add_ln53_1_reg_3372                                                   |   32|   0|   32|          0|
    |add_ln53_5_reg_3304                                                   |    4|   0|    4|          0|
    |add_ln53_6_reg_3309                                                   |   27|   0|   27|          0|
    |add_ln60_reg_3341                                                     |   27|   0|   27|          0|
    |add_ln61_reg_3351                                                     |   27|   0|   27|          0|
    |add_ln62_reg_3361                                                     |   27|   0|   27|          0|
    |ap_CS_fsm                                                             |  100|   0|  100|          0|
    |ap_sync_reg_grp_matmul_1_fu_1772_ap_done                              |    1|   0|    1|          0|
    |ap_sync_reg_grp_matmul_1_fu_1772_ap_ready                             |    1|   0|    1|          0|
    |gmem0_addr_reg_3263                                                   |   64|   0|   64|          0|
    |grp_RoPE_fu_1803_ap_start_reg                                         |    1|   0|    1|          0|
    |grp_fu_2178_p0                                                        |   32|   0|   32|          0|
    |grp_fu_2178_p1                                                        |   32|   0|   32|          0|
    |grp_fu_2183_ce                                                        |    1|   0|    1|          0|
    |grp_fu_2183_p0                                                        |   32|   0|   32|          0|
    |grp_fu_2183_p1                                                        |   32|   0|   32|          0|
    |grp_fu_3617_p0                                                        |   32|   0|   32|          0|
    |grp_fu_3617_p1                                                        |   32|   0|   32|          0|
    |grp_fu_3621_ce                                                        |    1|   0|    1|          0|
    |grp_fu_3621_p0                                                        |   32|   0|   32|          0|
    |grp_fu_3621_p1                                                        |   32|   0|   32|          0|
    |grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_start_reg             |    1|   0|    1|          0|
    |grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_start_reg            |    1|   0|    1|          0|
    |grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_start_reg         |    1|   0|    1|          0|
    |grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_start_reg             |    1|   0|    1|          0|
    |grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_start_reg              |    1|   0|    1|          0|
    |grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_start_reg            |    1|   0|    1|          0|
    |grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_start_reg                |    1|   0|    1|          0|
    |grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_start_reg         |    1|   0|    1|          0|
    |grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_start_reg         |    1|   0|    1|          0|
    |grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_start_reg                 |    1|   0|    1|          0|
    |grp_matmul_1_fu_1772_ap_start_reg                                     |    1|   0|    1|          0|
    |h_reg_910                                                             |    4|   0|    4|          0|
    |key_cache_read_reg_2843                                               |   64|   0|   64|          0|
    |l_fu_230                                                              |    4|   0|    4|          0|
    |local_accum_10_load_reg_1270                                          |   32|   0|   32|          0|
    |local_accum_11_load_reg_1078                                          |   32|   0|   32|          0|
    |local_accum_12_load_reg_1642                                          |   32|   0|   32|          0|
    |local_accum_13_load_reg_1450                                          |   32|   0|   32|          0|
    |local_accum_14_load_reg_1258                                          |   32|   0|   32|          0|
    |local_accum_15_load_reg_1066                                          |   32|   0|   32|          0|
    |local_accum_16_load_reg_1630                                          |   32|   0|   32|          0|
    |local_accum_17_load_reg_1438                                          |   32|   0|   32|          0|
    |local_accum_18_load_reg_1246                                          |   32|   0|   32|          0|
    |local_accum_19_load_reg_1054                                          |   32|   0|   32|          0|
    |local_accum_1_load_reg_1486                                           |   32|   0|   32|          0|
    |local_accum_20_load_reg_1618                                          |   32|   0|   32|          0|
    |local_accum_21_load_reg_1426                                          |   32|   0|   32|          0|
    |local_accum_22_load_reg_1234                                          |   32|   0|   32|          0|
    |local_accum_23_load_reg_1042                                          |   32|   0|   32|          0|
    |local_accum_24_load_reg_1606                                          |   32|   0|   32|          0|
    |local_accum_25_load_reg_1414                                          |   32|   0|   32|          0|
    |local_accum_26_load_reg_1222                                          |   32|   0|   32|          0|
    |local_accum_27_load_reg_1030                                          |   32|   0|   32|          0|
    |local_accum_28_load_reg_1594                                          |   32|   0|   32|          0|
    |local_accum_29_load_reg_1402                                          |   32|   0|   32|          0|
    |local_accum_2_load_reg_1294                                           |   32|   0|   32|          0|
    |local_accum_30_load_reg_1210                                          |   32|   0|   32|          0|
    |local_accum_31_load_reg_1018                                          |   32|   0|   32|          0|
    |local_accum_32_load_reg_1582                                          |   32|   0|   32|          0|
    |local_accum_33_load_reg_1390                                          |   32|   0|   32|          0|
    |local_accum_34_load_reg_1198                                          |   32|   0|   32|          0|
    |local_accum_35_load_reg_1006                                          |   32|   0|   32|          0|
    |local_accum_36_load_reg_1570                                          |   32|   0|   32|          0|
    |local_accum_37_load_reg_1378                                          |   32|   0|   32|          0|
    |local_accum_38_load_reg_1186                                          |   32|   0|   32|          0|
    |local_accum_39_load_reg_994                                           |   32|   0|   32|          0|
    |local_accum_3_load_reg_1102                                           |   32|   0|   32|          0|
    |local_accum_40_load_reg_1558                                          |   32|   0|   32|          0|
    |local_accum_41_load_reg_1366                                          |   32|   0|   32|          0|
    |local_accum_42_load_reg_1174                                          |   32|   0|   32|          0|
    |local_accum_43_load_reg_982                                           |   32|   0|   32|          0|
    |local_accum_44_load_reg_1546                                          |   32|   0|   32|          0|
    |local_accum_45_load_reg_1354                                          |   32|   0|   32|          0|
    |local_accum_46_load_reg_1162                                          |   32|   0|   32|          0|
    |local_accum_47_load_reg_970                                           |   32|   0|   32|          0|
    |local_accum_48_load_reg_1534                                          |   32|   0|   32|          0|
    |local_accum_49_load_reg_1342                                          |   32|   0|   32|          0|
    |local_accum_4_load_reg_1666                                           |   32|   0|   32|          0|
    |local_accum_50_load_reg_1150                                          |   32|   0|   32|          0|
    |local_accum_51_load_reg_958                                           |   32|   0|   32|          0|
    |local_accum_52_load_reg_1522                                          |   32|   0|   32|          0|
    |local_accum_53_load_reg_1330                                          |   32|   0|   32|          0|
    |local_accum_54_load_reg_1138                                          |   32|   0|   32|          0|
    |local_accum_55_load_reg_946                                           |   32|   0|   32|          0|
    |local_accum_56_load_reg_1510                                          |   32|   0|   32|          0|
    |local_accum_57_load_reg_1318                                          |   32|   0|   32|          0|
    |local_accum_58_load_reg_1126                                          |   32|   0|   32|          0|
    |local_accum_59_load_reg_934                                           |   32|   0|   32|          0|
    |local_accum_5_load_reg_1474                                           |   32|   0|   32|          0|
    |local_accum_60_load_reg_1498                                          |   32|   0|   32|          0|
    |local_accum_61_load_reg_1306                                          |   32|   0|   32|          0|
    |local_accum_62_load_reg_1114                                          |   32|   0|   32|          0|
    |local_accum_63_load_reg_922                                           |   32|   0|   32|          0|
    |local_accum_6_load_reg_1282                                           |   32|   0|   32|          0|
    |local_accum_7_load_reg_1090                                           |   32|   0|   32|          0|
    |local_accum_8_load_reg_1654                                           |   32|   0|   32|          0|
    |local_accum_9_load_reg_1462                                           |   32|   0|   32|          0|
    |local_accum_load_reg_1678                                             |   32|   0|   32|          0|
    |mul43_reg_3277                                                        |   32|   0|   32|          0|
    |or_ln1_reg_3410                                                       |   10|   0|   23|         13|
    |p_udiv1_reg_3612                                                      |    4|   0|    7|          3|
    |p_x_assign_reg_3320                                                   |   32|   0|   32|          0|
    |phi_mul_fu_226                                                        |   27|   0|   27|          0|
    |position_read_reg_2858                                                |   32|   0|   32|          0|
    |pre_grp_fu_2183_p2_reg                                                |   32|   0|   32|          0|
    |pre_grp_fu_3621_p2_reg                                                |   32|   0|   32|          0|
    |reg_2201                                                              |   32|   0|   32|          0|
    |select_ln100_reg_3287                                                 |   33|   0|   33|          0|
    |sub_ln53_reg_3366                                                     |    6|   0|   23|         17|
    |tmp_3_reg_3293                                                        |   33|   0|   38|          5|
    |tmp_reg_3271                                                          |    1|   0|    1|          0|
    |trunc_ln5_reg_3331                                                    |   62|   0|   62|          0|
    |trunc_ln7_reg_3382                                                    |   62|   0|   62|          0|
    |trunc_ln85_1_reg_3392                                                 |   62|   0|   62|          0|
    |trunc_ln_reg_3257                                                     |   62|   0|   62|          0|
    |value_cache_read_reg_2837                                             |   64|   0|   64|          0|
    |weights_read_reg_2849                                                 |   64|   0|   64|          0|
    |wk_reg_3356                                                           |   64|   0|   64|          0|
    |wo_reg_3415                                                           |   64|   0|   64|          0|
    |wq_reg_3346                                                           |   64|   0|   64|          0|
    |wv_reg_3377                                                           |   64|   0|   64|          0|
    +----------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                 | 3676|   0| 3714|         38|
    +----------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|   kernel_mhsa|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|   kernel_mhsa|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|   kernel_mhsa|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem3_AWVALID    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREADY    |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWADDR     |  out|   64|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWID       |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLEN      |  out|    8|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWSIZE     |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWBURST    |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLOCK     |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWCACHE    |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWPROT     |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWQOS      |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREGION   |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWUSER     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WVALID     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WREADY     |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WDATA      |  out|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WSTRB      |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WLAST      |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WID        |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WUSER      |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARVALID    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREADY    |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARADDR     |  out|   64|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARID       |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLEN      |  out|    8|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARSIZE     |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARBURST    |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLOCK     |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARCACHE    |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARPROT     |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARQOS      |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREGION   |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARUSER     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RVALID     |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RREADY     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RDATA      |   in|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RLAST      |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RID        |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RUSER      |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RRESP      |   in|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BVALID     |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BREADY     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BRESP      |   in|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BID        |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BUSER      |   in|    1|       m_axi|         gmem3|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

