[    7.378561] RTW: 0x090: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.378594] RTW: 0x0A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.378626] RTW: 0x0B0: FF FF FF FF  FF FF FF FF  20 1C 1B 00  00 00 00 FF  
[    7.378658] RTW: 0x0C0: FF 12 00 10  00 FF 00 FF  00 00 FF FF  FF FF FF FF  
[    7.378690] RTW: 0x0D0: 3E 10 01 12  23 FF FF FF  20 04 4C 02  79 F1 21 02  
[    7.378723] RTW: 0x0E0: 0C 00 22 04  00 08 00 32  FF 21 02 0C  00 22 2A 01  
[    7.378755] RTW: 0x0F0: 01 00 00 00  00 00 00 00  00 00 00 00  02 00 FF FF  
[    7.378786] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00  
[    7.378818] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D  
[    7.378850] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.378882] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.378915] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.378948] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.378980] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.379013] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.379046] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.379078] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.379149] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.379182] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.379215] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.379248] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.379280] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.379313] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.379355] RTW: hal_com_config_channel_plan chplan:0x20
[    7.463232] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    7.463246] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    7.463253] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    7.463260] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    7.463266] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    7.463273] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    7.463280] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    7.463286] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    7.463292] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    7.464544] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    7.484580] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    7.497852] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    7.513359] RTW: module init ret=0
[    8.141760] RTW: txpath=0x1, rxpath=0x1
[    8.141772] RTW: txpath_1ss:0x1, num:1
[    8.227612] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[    9.913123] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.143636] RTW: start auth
[   10.148270] RTW: auth success, start assoc
[   10.153730] RTW: assoc success
[   10.154821] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.155371] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.155382] RTW: mac_id : 0
[   10.155388] RTW: wireless_mode : 0x0b
[   10.155393] RTW: mimo_type : 0
[   10.155398] RTW: static smps : N
[   10.155404] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.155410] RTW: rate_id : 3
[   10.155416] RTW: rssi : -1 (%), rssi_level : 0
[   10.155422] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.155428] RTW: disable_ra : N, disable_pt : N
[   10.155434] RTW: is_noisy : N
[   10.155439] RTW: txrx_state : 0
[   10.155445] RTW: curr_tx_rate : CCK_1M (L)
[   10.155450] RTW: curr_tx_bw : 20MHz
[   10.155456] RTW: curr_retry_ratio : 0
[   10.155462] RTW: ra_mask : 0x00000000000fffff
[   10.155462] 
[   10.157332] RTW: recv eapol packet 1/4
[   10.158492] RTW: send eapol packet 2/4
[   10.163839] RTW: recv eapol packet 3/4
[   10.164206] RTW: send eapol packet 4/4
[   10.165388] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.165684] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[   13.624079] codec_codec_ctl: set repaly channel...
[   13.624117] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.624124] codec_codec_ctl: set sample rate...
[   13.624209] codec_codec_ctl: set device...
[   13.859161] codec_set_device: set device: speaker...
[   22.565511] ISP Register Monitor v1.3 initializing
[   22.565683] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[   22.593602] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[   22.595247] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[   22.595387] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[   24.404986] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   24.407596] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   24.407615] *** PROBE: ISP device allocated successfully: 84718000 ***
[   24.407631] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   24.407637] *** PROBE: ISP device mutex and spinlock initialized ***
[   24.407644] *** PROBE: Event callback structure initialized at 0x84652a80 (offset 0xc from isp_dev) ***
[   24.407654] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   24.407661] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   24.407667] *** PROBE: Platform data: c06b5f20 ***
[   24.407672] *** PROBE: Platform data validation passed ***
[   24.407677] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   24.407683] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   24.407689] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   24.407695] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   24.407700] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   24.429413] All ISP subdev platform drivers registered successfully
[   24.432397] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   24.432411] *** Registering platform device 0 from platform data ***
[   24.434914] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   24.434929] *** tx_isp_subdev_init: pdev=c06b5c00, sd=8521b800, ops=c06b6220 ***
[   24.434935] *** tx_isp_subdev_init: ourISPdev=84718000 ***
[   24.434942] *** tx_isp_subdev_init: ops=c06b6220, ops->core=c06b6254 ***
[   24.434948] *** tx_isp_subdev_init: ops->core->init=c066c2a8 ***
[   24.434955] *** tx_isp_subdev_init: Set sd->dev=c06b5c10, sd->pdev=c06b5c00 ***
[   24.434961] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   24.434967] tx_isp_module_init: Module initialized for isp-w00
[   24.434973] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   24.434979] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[   24.434986] tx_isp_subdev_init: platform_get_resource returned c06b5cf8 for device isp-w00
[   24.434993] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   24.435003] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   24.435009] isp_subdev_init_clks: Using platform data clock arrays: c06b5ce8
[   24.435015] isp_subdev_init_clks: Using platform data clock configs
[   24.435022] Platform data clock[0]: name=cgu_isp, rate=100000000
[   24.435033] Clock cgu_isp: set rate 100000000 Hz, result=0
[   24.435041] Clock cgu_isp enabled successfully
[   24.435047] Platform data clock[1]: name=isp, rate=65535
[   24.435055] Clock isp enabled successfully
[   24.459149] CPM clock gates configured
[   24.459163] isp_subdev_init_clks: Successfully initialized 2 clocks
[   24.459173] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5c00, sd=8521b800, ourISPdev=84718000 ***
[   24.459181] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=84718000 ***
[   24.459187] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   24.459191] *** DEBUG: About to check device name matches ***
[   24.459198] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   24.459205] *** LINKED CSI device: 8521b800, regs: b0022000 ***
[   24.459211] *** CSI PROBE: Set dev_priv to csi_dev 8521b800 AFTER subdev_init ***
[   24.459218] *** CSI PROBE: Set host_priv to csi_dev 8521b800 AFTER subdev_init ***
[   24.459224] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   24.459230] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   24.459253] *** Platform device 0 (isp-w00) registered successfully ***
[   24.459259] *** Registering platform device 1 from platform data ***
[   24.466153] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   24.466168] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   24.466174] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   24.466181] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   24.466187] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   24.466193] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   24.466199] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   24.466204] *** VIC will operate in FULL mode with complete buffer operations ***
[   24.466209] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   24.466217] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   24.466222] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   24.466228] *** VIC PROBE: Stored vic_dev pointer 80514000 in subdev dev_priv ***
[   24.466235] *** VIC PROBE: Set host_priv to vic_dev 80514000 for Binary Ninja compatibility ***
[   24.466240] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   24.466248] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   24.466255] *** tx_isp_subdev_init: pdev=c06b5d18, sd=80514000, ops=c06b61a0 ***
[   24.466261] *** tx_isp_subdev_init: ourISPdev=84718000 ***
[   24.466268] *** tx_isp_subdev_init: ops=c06b61a0, ops->core=c06b61bc ***
[   24.466274] *** tx_isp_subdev_init: ops->core->init=c0681dcc ***
[   24.466281] *** tx_isp_subdev_init: Set sd->dev=c06b5d28, sd->pdev=c06b5d18 ***
[   24.466287] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   24.466293] tx_isp_module_init: Module initialized for isp-w02
[   24.466299] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   24.466307] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   24.466313] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   24.466323] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0674948, thread=c0667584, flags=0x80, name=isp-w02, dev_id=84718000) ***
[   24.466331] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0674948, thread=c0667584 ***
[   24.468615] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   24.468626] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   24.468633] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   24.468642] tx_isp_subdev_init: platform_get_resource returned c06b5e10 for device isp-w02
[   24.468649] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   24.468659] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   24.468666] isp_subdev_init_clks: Using platform data clock arrays: c06b5e00
[   24.468672] isp_subdev_init_clks: Using platform data clock configs
[   24.468679] Platform data clock[0]: name=cgu_isp, rate=100000000
[   24.468689] Clock cgu_isp: set rate 100000000 Hz, result=0
[   24.468695] Clock cgu_isp enabled successfully
[   24.468701] Platform data clock[1]: name=isp, rate=65535
[   24.468709] Clock isp enabled successfully
[   24.469065] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   24.469076] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[   24.469085] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[   24.469094] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[   24.469163] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[   24.469175] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[   24.469184] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[   24.469193] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[   24.469206] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   24.469215] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   24.469225] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   24.469233] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[   24.469243] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   24.469252] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   24.469261] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   24.469271] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   24.469280] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   24.469289] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   24.469298] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   24.469307] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[   24.469317] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   24.469326] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   24.469335] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   24.469345] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   24.469354] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[   24.469363] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[   24.469373] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[   24.469388] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[   24.469397] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[   24.469407] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[   24.472463] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[   24.472475] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   24.472483] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[   24.472493] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[   24.472503] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[   24.472512] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[   24.472525] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[   24.472534] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[   24.472543] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[   24.472553] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   24.472563] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   24.472573] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[   24.472582] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[   24.472591] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[   24.472600] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[   24.472609] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[   24.472619] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[   24.472628] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[   24.472637] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[   24.472648] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[   24.472657] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[   24.474478] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[   24.474491] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   24.474501] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[   24.474510] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[   24.474519] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[   24.474529] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   24.474538] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   24.474548] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   24.474573] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   24.474583] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[   24.474593] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   24.474602] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[   24.474614] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[   24.474623] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[   24.474632] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[   24.474641] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[   24.474651] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[   24.474659] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[   24.474670] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[   24.474679] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[   24.474932] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[   24.474941] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   24.474951] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   24.474960] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   24.474969] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[   24.474979] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   24.474988] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   24.474997] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   24.475007] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[   24.475016] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   24.475025] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   24.475034] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[   24.475043] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[   24.475053] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[   24.475063] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[   24.475072] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[   24.475083] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   24.475092] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   24.475101] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   24.475111] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[   24.475119] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[   24.489150] CPM clock gates configured
[   24.489164] isp_subdev_init_clks: Successfully initialized 2 clocks
[   24.489173] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5d18, sd=80514000, ourISPdev=84718000 ***
[   24.489182] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=84718000 ***
[   24.489187] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   24.489193] *** DEBUG: About to check device name matches ***
[   24.489198] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   24.489204] *** DEBUG: Retrieved vic_dev from subdev data: 80514000 ***
[   24.489210] *** DEBUG: About to set ourISPdev->vic_dev = 80514000 ***
[   24.489216] *** DEBUG: ourISPdev before linking: 84718000 ***
[   24.489222] *** DEBUG: ourISPdev->vic_dev set to: 80514000 ***
[   24.489227] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   24.489233] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   24.489239] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   24.489246] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   24.489252] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   24.489257] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   24.489263] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   24.489285] *** Platform device 1 (isp-w02) registered successfully ***
[   24.489291] *** Registering platform device 2 from platform data ***
[   24.496507] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   24.496522] *** tx_isp_subdev_init: pdev=c06b5b28, sd=81127000, ops=c06b7084 ***
[   24.496528] *** tx_isp_subdev_init: ourISPdev=84718000 ***
[   24.496535] *** tx_isp_subdev_init: ops=c06b7084, ops->core=c06b70a4 ***
[   24.496541] *** tx_isp_subdev_init: ops->core->init=c068e1a4 ***
[   24.496547] *** tx_isp_subdev_init: Set sd->dev=c06b5b38, sd->pdev=c06b5b28 ***
[   24.496554] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7084 ***
[   24.496561] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b6220 ***
[   24.496567] tx_isp_module_init: Module initialized for isp-w01
[   24.496572] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   24.496581] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5b28, sd=81127000, ourISPdev=84718000 ***
[   24.496587] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=84718000 ***
[   24.496593] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   24.496599] *** DEBUG: About to check device name matches ***
[   24.496604] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   24.496609] *** LINKED VIN device: 81127000 ***
[   24.496617] *** VIN SUBDEV OPS CONFIGURED: core=c06b70a4, video=c06b7098, s_stream=c068e39c ***
[   24.496624] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   24.496630] *** VIN PROBE: Set dev_priv to vin_dev 81127000 AFTER subdev_init ***
[   24.496636] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   24.496655] *** Platform device 2 (isp-w01) registered successfully ***
[   24.496662] *** Registering platform device 3 from platform data ***
[   24.499229] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   24.499244] *** tx_isp_subdev_init: pdev=c06b59e8, sd=81127400, ops=c06b62d4 ***
[   24.499251] *** tx_isp_subdev_init: ourISPdev=84718000 ***
[   24.499257] *** tx_isp_subdev_init: ops=c06b62d4, ops->core=c06bd15c ***
[   24.499263] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   24.499269] *** tx_isp_subdev_init: Set sd->dev=c06b59f8, sd->pdev=c06b59e8 ***
[   24.499276] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b62d4 ***
[   24.499283] *** tx_isp_subdev_init: ops->sensor=c06bd150, csi_subdev_ops=c06b6220 ***
[   24.499289] tx_isp_module_init: Module initialized for isp-fs
[   24.499295] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   24.499301] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   24.499308] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   24.499314] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   24.499321] *** FS PROBE: Set dev_priv to fs_dev 81127400 AFTER subdev_init ***
[   24.499327] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   24.499347] *** Platform device 3 (isp-fs) registered successfully ***
[   24.499353] *** Registering platform device 4 from platform data ***
[   24.501839] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   24.501853] *** tx_isp_create_core_device: Creating ISP core device ***
[   24.501862] *** tx_isp_create_core_device: Core device created successfully: 80514400 ***
[   24.501868] *** CORE PROBE: Set dev_priv to core_dev 80514400 ***
[   24.501875] *** CORE PROBE: Set host_priv to core_dev 80514400 - PREVENTS BadVA CRASH ***
[   24.501881] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   24.501889] *** tx_isp_subdev_init: pdev=c06b58b0, sd=80514400, ops=c06b5fd8 ***
[   24.501895] *** tx_isp_subdev_init: ourISPdev=84718000 ***
[   24.501902] *** tx_isp_subdev_init: ops=c06b5fd8, ops->core=c06b6004 ***
[   24.501908] *** tx_isp_subdev_init: ops->core->init=c067e91c ***
[   24.501915] *** tx_isp_subdev_init: Set sd->dev=c06b58c0, sd->pdev=c06b58b0 ***
[   24.501921] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   24.501927] tx_isp_module_init: Module initialized for isp-m0
[   24.501933] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   24.501941] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   24.501947] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   24.501957] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0674948, thread=c0667584, flags=0x80, name=isp-m0, dev_id=84718000) ***
[   24.501965] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0674948, thread=c0667584 ***
[   24.504250] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   24.504261] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   24.504268] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   24.504277] tx_isp_subdev_init: platform_get_resource returned c06b59b0 for device isp-m0
[   24.504285] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   24.504295] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[   24.504302] isp_subdev_init_clks: Using platform data clock arrays: c06b5998
[   24.504308] isp_subdev_init_clks: Using platform data clock configs
[   24.504315] Platform data clock[0]: name=cgu_isp, rate=100000000
[   24.504325] Clock cgu_isp: set rate 100000000 Hz, result=0
[   24.504331] Clock cgu_isp enabled successfully
[   24.504337] Platform data clock[1]: name=isp, rate=65535
[   24.504344] Clock isp enabled successfully
[   24.504350] Platform data clock[2]: name=csi, rate=65535
[   24.504358] Clock csi enabled successfully
[   24.529146] CPM clock gates configured
[   24.529160] isp_subdev_init_clks: Successfully initialized 3 clocks
[   24.529170] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b58b0, sd=80514400, ourISPdev=84718000 ***
[   24.529178] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=84718000 ***
[   24.529184] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   24.529189] *** DEBUG: About to check device name matches ***
[   24.529195] *** DEBUG: CORE device name matched! Setting up Core device ***
[   24.529201] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   24.529209] *** tx_isp_link_core_device: Linking core device 80514400 to ISP device 84718000 ***
[   24.529215] *** tx_isp_link_core_device: Core device linked successfully ***
[   24.529221] *** Core subdev already registered at slot 3: 80514400 ***
[   24.529227] *** LINKED CORE device: 80514400 ***
[   24.529231] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   24.529237] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   24.529243] *** tx_isp_core_device_init: Initializing core device: 80514400 ***
[   24.529256] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   24.529261] *** tx_isp_core_device_init: Core device initialized successfully ***
[   24.529267] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   24.529274] *** tx_isp_link_core_device: Linking core device 80514400 to ISP device 84718000 ***
[   24.529279] *** tx_isp_link_core_device: Core device linked successfully ***
[   24.529286] *** Core subdev already registered at slot 3: 80514400 ***
[   24.529299] *** tx_isp_core_probe: Assigned frame_channels=80514800 to core_dev ***
[   24.529305] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   24.529311] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   24.529316] *** tx_isp_core_probe: Calling sensor_early_init ***
[   24.529321] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   24.529327] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[   24.529333] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   24.529339] ispcore_slake_module: VIC device=80514000, state=1ispcore_slake_module: Processing subdevices
[   24.529348] *** DEBUG: isp_dev=84718000, isp_dev->subdevs=8471b274 ***<6>[   24.529356] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   24.529363] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   24.529369] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   24.529373] ispcore_slake_module: CSI slake success
[   24.529378] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   24.529384] *** tx_isp_vic_slake_subdev: ENTRY - sd=80514000 ***
[   24.529391] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=80514000, current state=1 ***
[   24.529397] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   24.529403] ispcore_slake_module: VIC slake success
[   24.529407] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   24.529413] ispcore_slake_module: Managing ISP clocks
[   24.529417] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   24.529424] ispcore_slake_module: Complete, result=0<6>[   24.529430] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[   24.529435] *** tx_isp_core_probe: Core device setup complete ***
[   24.529441] ***   - Core device: 80514400 ***
[   24.529446] ***   - Channel count: 6 ***
[   24.529451] ***   - Linked to ISP device: 84718000 ***
[   24.529457] *** tx_isp_core_probe: Initializing core tuning system ***
[   24.529462] isp_core_tuning_init: Initializing tuning data structure
[   24.529473] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[   24.529479] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   24.529485] *** SAFE: mode_flag properly initialized using struct member access ***
[   24.529490] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   24.529495] *** tx_isp_core_probe: Set platform driver data ***
[   24.529500] *** tx_isp_core_probe: Set global core device reference ***
[   24.529505] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   24.529511] ***   - Core device: 80514400 ***
[   24.529516] ***   - Tuning device: 84bf6000 ***
[   24.529521] *** tx_isp_core_probe: Creating frame channel devices ***
[   24.529527] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   24.536925] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   24.539367] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   24.542073] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   24.544627] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   24.544637] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   24.544643] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   24.544648] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   24.544654] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   24.544663] tisp_code_create_tuning_node: Allocated dynamic major 251
[   24.553601] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[   24.553615] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[   24.553625] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[   24.557161] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   24.557172] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   24.557177] *** tx_isp_core_probe: Core probe completed successfully ***
[   24.557199] *** Platform device 4 (isp-m0) registered successfully ***
[   24.557205] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   24.557227] *** Created /proc/jz/isp directory ***
[   24.557235] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   24.557243] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   24.557250] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   24.557257] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0683be4 ***
[   24.557265] *** PROC ENTRY FIX: Using ISP device 84718000 instead of VIC device 80514000 for isp-w02 ***
[   24.557273] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   24.557279] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   24.557288] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   24.557297] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   24.557306] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   24.557312] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   24.557317] *** Misc device registration handled via main tx-isp device ***
[   24.557323] *** Misc device registration handled via main tx-isp device ***
[   24.557328] *** Misc device registration handled via main tx-isp device ***
[   24.557333] *** Misc device registration handled via main tx-isp device ***
[   24.557338] *** Misc device registration handled via main tx-isp device ***
[   24.557344] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   24.557352] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   24.557360] *** Frame channel 1 initialized: 640x360, state=2 ***
[   24.557365] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   24.557372] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 80514000 ***
[   24.557377] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   24.557383] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   24.557388] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[   24.557394] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[   24.557400] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   24.557405] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   24.557411] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   24.557416] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   24.557421] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   24.557427] *** PROBE: Binary Ninja reference implementation complete ***
[   24.559415] *** tx_isp_init: Platform device and driver registered successfully ***
[   24.614800] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[   24.619148] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   24.620986] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[   24.621028] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[   24.621037] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[   25.528899] === gc2053 SENSOR MODULE INIT ===
[   25.531432] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# d[INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[   24.557257] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0683be4 ***
[   24.557265] *** PROC ENTRY FIX: Using ISP device 84718000 instead of VIC device 80514000 for isp-w02 ***
[   24.557273] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   24.557279] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   24.557288] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   24.557297] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   24.557306] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   24.557312] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   24.557317] *** Misc device registration handled via main tx-isp device ***
[   24.557323] *** Misc device registration handled via main tx-isp device ***
[   24.557328] *** Misc device registration handled via main tx-isp device ***
[   24.557333] *** Misc device registration handled via main tx-isp device ***
[   24.557338] *** Misc device registration handled via main tx-isp device ***
[   24.557344] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   24.557352] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   24.557360] *** Frame channel 1 initialized: 640x360, state=2 ***
[   24.557365] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   24.557372] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 80514000 ***
[   24.557377] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   24.557383] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   24.557388] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[   24.557394] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[   24.557400] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   24.557405] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   24.557411] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   24.557416] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   24.557421] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   24.557427] *** PROBE: Binary Ninja reference implementation complete ***
[   24.559415] *** tx_isp_init: Platform device and driver registered successfully ***
[   24.614800] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[   24.619148] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   24.620986] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[   24.621028] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[   24.621037] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[   25.528899] === gc2053 SENSOR MODULE INIT ===
[   25.531432] gc2053 I2C driver registered, waiting for device creation by ISP
[   28.120495] *** tx_isp_open: SAFE IMPLEMENTATION - preventing dangerous initialization chains ***
[   28.120508] === ISP Subdevice Array Status ===
[   28.120517]   [0]: isp-w00 (sd=8521b800)
[   28.120523]   [1]: isp-w02 (sd=80514000)
[   28.120530]   [2]: isp-w01 (sd=81127000)
[   28.120537]   [3]: isp-m0 (sd=80514400)
[   28.120542]   [4]: (empty)
[   28.120547]   [5]: (empty)
[   28.120552]   [6]: (empty)
[   28.120557]   [7]: (empty)
[   28.120562]   [8]: (empty)
[   28.120567]   [9]: (empty)
[   28.120571]   [10]: (empty)
[   28.120577]   [11]: (empty)
[   28.120581]   [12]: (empty)
[   28.120587]   [13]: (empty)
[   28.120591]   [14]: (empty)
[   28.120597]   [15]: (empty)
[   28.120601] === End Subdevice Array ===
[   28.120608] *** tx_isp_open: Found core subdev 80514400, calling ispcore_core_ops_init(1) - FIRST TIME ONLY ***
[   28.120615] *** DEBUG: core_sd->dev_priv=80514400, core_sd->host_priv=80514400 ***
[   28.120621] *** DEBUG: core_sd->pdev=c06b58b0, core_sd->ops=c06b5fd8 ***
[   28.120629] *** ispcore_core_ops_init: ENTRY - sd=80514400, on=1 ***
[   28.120635] *** ispcore_core_ops_init: sd->dev_priv=80514400, sd->host_priv=80514400 ***
[   28.120642] *** ispcore_core_ops_init: sd->pdev=c06b58b0, sd->ops=c06b5fd8 ***
[   28.120648] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   28.120654] *** ispcore_core_ops_init: ISP device=84718000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   28.120662] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.120668] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[   28.120673] ispcore_core_ops_init: No sensor found - sensor_attr will be NULL
[   28.120679] *** ispcore_core_ops_init: s0 (core_dev) = 80514400 from sd->host_priv ***
[   28.120686] ispcore_core_ops_init: core_dev=80514400, vic_dev=80514000, vic_state=1
[   28.120691] ispcore_core_ops_init: Complete, result=0<6>[   28.120696] *** tx_isp_open: ispcore_core_ops_init SUCCESS - ISP core initialized ONCE ***
[   28.120702] *** tx_isp_open: ISP opened safely - no dangerous operations triggered ***
[   28.121046] ISP IOCTL: cmd=0x805056c1 arg=0x77ae6d60
[   28.121060] subdev_sensor_ops_ioctl: cmd=0x2000000
[   28.121066] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   28.121072] *** Creating I2C sensor device on adapter 0 ***
[   28.121081] *** Creating I2C device: gc2053 at 0x37 ***
[   28.121086] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   28.121094] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   28.121099] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   28.128043] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   28.135570] === GC2053 SENSOR PROBE START ===
[   28.135586] sensor_probe: client=854dfc00, addr=0x37, adapter=84074c10 (i2c0)
[   28.135592] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   28.135598] Requesting reset GPIO 18
[   28.135606] GPIO reset sequence: HIGH -> LOW -> HIGH
[   28.359139] GPIO reset sequence completed successfully
[   28.359152] === GPIO INITIALIZATION COMPLETE ===
[   28.359163] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   28.359177] sensor_probe: data_interface=1, sensor_max_fps=30
[   28.359183] sensor_probe: MIPI 30fps
[   28.359190] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   28.359198] *** tx_isp_subdev_init: pdev=c06e0168, sd=81125400, ops=c06e0248 ***
[   28.359204] *** tx_isp_subdev_init: ourISPdev=84718000 ***
[   28.359211] *** tx_isp_subdev_init: ops=c06e0248, ops->core=c06e0274 ***
[   28.359217] *** tx_isp_subdev_init: ops->core->init=c06dd6bc ***
[   28.359223] *** tx_isp_subdev_init: Set sd->dev=c06e0178, sd->pdev=c06e0168 ***
[   28.359231] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e0248, ops->sensor=c06e025c ***
[   28.359236] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   28.359243] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=81125400 ***
[   28.359250] *** tx_isp_subdev_init: SENSOR ops=c06e0248, ops->sensor=c06e025c ***
[   28.359255] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   28.359261] tx_isp_module_init: Module initialized for (null)
[   28.359267] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   28.359275] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e0168, sd=81125400, ourISPdev=84718000 ***
[   28.359283] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=84718000 ***
[   28.359289] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   28.359293] *** DEBUG: About to check device name matches ***
[   28.359301] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   28.359307] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   28.359313] *** SENSOR subdev: 81125400, ops: c06e0248 ***
[   28.359319] *** SENSOR ops->sensor: c06e025c ***
[   28.359324] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   28.359330] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   28.359405] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   28.359414] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   28.359421] sensor_probe: I2C client association complete
[   28.359429]   sd=81125400, client=854dfc00, addr=0x37, adapter=i2c0
[   28.359434] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   28.359442] sensor_read: reg=0xf0, client=854dfc00, adapter=i2c0, addr=0x37
[   28.359940] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   28.359948] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   28.359954] *** SUCCESS: I2C communication working after GPIO reset! ***
[   28.359962] sensor_read: reg=0xf1, client=854dfc00, adapter=i2c0, addr=0x37
[   28.360448] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   28.360455] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   28.360460] === I2C COMMUNICATION TEST COMPLETE ===
[   28.360467] Registering gc2053 with ISP framework (sd=81125400, sensor=81125400)
[   28.360473] gc2053 registered with ISP framework successfully
[   28.360494] *** MIPS-SAFE: I2C device created successfully at 0x854dfc00 ***
[   28.360501] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   28.360507] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   28.360513] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   28.360520] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   28.360554] ISP IOCTL: cmd=0xc050561a arg=0x7fe581e8
[   28.360561] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   28.360569] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   28.360577] ISP IOCTL: cmd=0xc050561a arg=0x7fe581e8
[   28.360582] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   28.360588] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   28.360596] ISP IOCTL: cmd=0xc0045627 arg=0x7fe58240
[   28.360606] ISP IOCTL: cmd=0x800856d5 arg=0x7fe58238
[   28.360611] TX_ISP_GET_BUF: IOCTL handler called
[   28.360618] TX_ISP_GET_BUF: core_dev=80514400, isp_dev=84718000
[   28.360625] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   28.360631] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   28.440134] ISP IOCTL: cmd=0x800856d4 arg=0x7fe58238
[   28.440148] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   28.440374] ISP IOCTL: cmd=0x40045626 arg=0x7fe58250
[   28.440387] subdev_sensor_ops_ioctl: cmd=0x2000003
[   28.440393] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   28.440400] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   28.440406] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   28.440415] ISP IOCTL: cmd=0x80045612 arg=0x0
[   28.440422] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   28.440427] === ISP Subdevice Array Status ===
[   28.440436]   [0]: isp-w00 (sd=8521b800)
[   28.440443]   [1]: isp-w02 (sd=80514000)
[   28.440449]   [2]: isp-w01 (sd=81127000)
[   28.440455]   [3]: isp-m0 (sd=80514400)
[   28.440462]   [4]: gc2053 (sd=81125400)
[   28.440469]   [5]: gc2053 (sd=81125400)
[   28.440473]   [6]: (empty)
[   28.440479]   [7]: (empty)
[   28.440483]   [8]: (empty)
[   28.440488]   [9]: (empty)
[   28.440493]   [10]: (empty)
[   28.440498]   [11]: (empty)
[   28.440503]   [12]: (empty)
[   28.440508]   [13]: (empty)
[   28.440513]   [14]: (empty)
[   28.440518]   [15]: (empty)
[   28.440523] === End Subdevice Array ===
[   28.440528] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   28.440533] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   28.440539] *** ispcore_activate_module: Fixed for our struct layouts ***
[   28.440545] *** VIC device in state 1, proceeding with activation ***
[   28.440551] *** CLOCK CONFIGURATION SECTION: clk_array=856c4f00, clk_count=2 ***
[   28.440559] Clock 0 set to 100000000 Hz
[   28.440565] Clock 0 enabled
[   28.440571] Clock 1 set to 100000000 Hz
[   28.440576] Clock 1 enabled
[   28.440581] *** SUBDEVICE VALIDATION SECTION ***
[   28.440585] VIC device state set to 2 (activated)
[   28.440591] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   28.440596] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   28.440601] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   28.440606] *** SUBDEVICE INITIALIZATION LOOP ***
[   28.440611] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   28.440617] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   28.440625] *** SENSOR_INIT: gc2053 enable=1 ***
[   28.440633] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   28.440639] *** CALLING SENSOR_WRITE_ARRAY WITH c06e0e20 (should be 137 registers) ***
[   28.440649] sensor_write: reg=0xfe val=0x80, client=854dfc00, adapter=i2c0, addr=0x37
[   28.440979] sensor_write: reg=0xfe val=0x80 SUCCESS
[   28.440987] sensor_write_array: reg[1] 0xfe=0x80 OK
[   28.440995] sensor_write: reg=0xfe val=0x80, client=854dfc00, adapter=i2c0, addr=0x37
[   28.441314] sensor_write: reg=0xfe val=0x80 SUCCESS
[   28.441321] sensor_write_array: reg[2] 0xfe=0x80 OK
[   28.441330] sensor_write: reg=0xfe val=0x80, client=854dfc00, adapter=i2c0, addr=0x37
[   28.441641] sensor_write: reg=0xfe val=0x80 SUCCESS
[   28.441649] sensor_write_array: reg[3] 0xfe=0x80 OK
[   28.441657] sensor_write: reg=0xfe val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   28.441970] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.441977] sensor_write_array: reg[4] 0xfe=0x00 OK
[   28.441985] sensor_write: reg=0xf2 val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   28.442298] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   28.442305] sensor_write_array: reg[5] 0xf2=0x00 OK
[   28.442313] sensor_write: reg=0xf3 val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   28.442626] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   28.442633] sensor_write_array: reg[6] 0xf3=0x00 OK
[   28.442641] sensor_write: reg=0xf4 val=0x36, client=854dfc00, adapter=i2c0, addr=0x37
[   28.442954] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   28.442961] sensor_write_array: reg[7] 0xf4=0x36 OK
[   28.442969] sensor_write: reg=0xf5 val=0xc0, client=854dfc00, adapter=i2c0, addr=0x37
[   28.443283] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   28.443289] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   28.443297] sensor_write: reg=0xf6 val=0x44, client=854dfc00, adapter=i2c0, addr=0x37
[   28.443611] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   28.443617] sensor_write_array: reg[9] 0xf6=0x44 OK
[   28.443626] sensor_write: reg=0xf7 val=0x01, client=854dfc00, adapter=i2c0, addr=0x37
[   28.443939] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   28.443945] sensor_write_array: reg[10] 0xf7=0x01 OK
[   28.443954] sensor_write: reg=0xf8 val=0x68, client=854dfc00, adapter=i2c0, addr=0x37
[   28.448828] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   28.448843] sensor_write: reg=0xf9 val=0x40, client=854dfc00, adapter=i2c0, addr=0x37
[   28.449191] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   28.449201] sensor_write: reg=0xfc val=0x8e, client=854dfc00, adapter=i2c0, addr=0x37
[   28.449514] sensor_write: reg=0xfc val=0x8e SUCCESS
[   28.449523] sensor_write: reg=0xfe val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   28.449841] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.449850] sensor_write: reg=0x87 val=0x18, client=854dfc00, adapter=i2c0, addr=0x37
[   28.450161] sensor_write: reg=0x87 val=0x18 SUCCESS
[   28.450170] sensor_write: reg=0xee val=0x30, client=854dfc00, adapter=i2c0, addr=0x37
[   28.450483] sensor_write: reg=0xee val=0x30 SUCCESS
[   28.450492] sensor_write: reg=0xd0 val=0xb7, client=854dfc00, adapter=i2c0, addr=0x37
[   28.450805] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   28.450813] sensor_write: reg=0x03 val=0x04, client=854dfc00, adapter=i2c0, addr=0x37
[   28.451126] sensor_write: reg=0x03 val=0x04 SUCCESS
[   28.451135] sensor_write: reg=0x04 val=0x60, client=854dfc00, adapter=i2c0, addr=0x37
[   28.451447] sensor_write: reg=0x04 val=0x60 SUCCESS
[   28.451455] sensor_write: reg=0x05 val=0x04, client=854dfc00, adapter=i2c0, addr=0x37
[   28.451769] sensor_write: reg=0x05 val=0x04 SUCCESS
[   28.451777] sensor_write: reg=0x06 val=0x4c, client=854dfc00, adapter=i2c0, addr=0x37
[   28.452089] sensor_write: reg=0x06 val=0x4c SUCCESS
[   28.452098] sensor_write: reg=0x07 val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   28.452411] sensor_write: reg=0x07 val=0x00 SUCCESS
[   28.452419] sensor_write: reg=0x08 val=0x11, client=854dfc00, adapter=i2c0, addr=0x37
[   28.452732] sensor_write: reg=0x08 val=0x11 SUCCESS
[   28.452740] sensor_write: reg=0x09 val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   28.453053] sensor_write: reg=0x09 val=0x00 SUCCESS
[   28.453061] sensor_write: reg=0x0a val=0x02, client=854dfc00, adapter=i2c0, addr=0x37
[   28.458941] sensor_write: reg=0x0a val=0x02 SUCCESS
[   28.458955] sensor_write: reg=0x0b val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   28.459261] sensor_write: reg=0x0b val=0x00 SUCCESS
[   28.459273] sensor_write: reg=0x0c val=0x02, client=854dfc00, adapter=i2c0, addr=0x37
[   28.459586] sensor_write: reg=0x0c val=0x02 SUCCESS
[   28.459594] sensor_write: reg=0x0d val=0x04, client=854dfc00, adapter=i2c0, addr=0x37
[   28.459909] sensor_write: reg=0x0d val=0x04 SUCCESS
[   28.459917] sensor_write: reg=0x0e val=0x40, client=854dfc00, adapter=i2c0, addr=0x37
[   28.460231] sensor_write: reg=0x0e val=0x40 SUCCESS
[   28.460239] sensor_write: reg=0x12 val=0xe2, client=854dfc00, adapter=i2c0, addr=0x37
[   28.460553] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   28.460561] sensor_write: reg=0x13 val=0x16, client=854dfc00, adapter=i2c0, addr=0x37
[   28.460874] sensor_write: reg=0x13 val=0x16 SUCCESS
[   28.460883] sensor_write: reg=0x19 val=0x0a, client=854dfc00, adapter=i2c0, addr=0x37
[   28.461195] sensor_write: reg=0x19 val=0x0a SUCCESS
[   28.461204] sensor_write: reg=0x21 val=0x1c, client=854dfc00, adapter=i2c0, addr=0x37
[   28.461517] sensor_write: reg=0x21 val=0x1c SUCCESS
[   28.461525] sensor_write: reg=0x28 val=0x0a, client=854dfc00, adapter=i2c0, addr=0x37
[   28.461838] sensor_write: reg=0x28 val=0x0a SUCCESS
[   28.461847] sensor_write: reg=0x29 val=0x24, client=854dfc00, adapter=i2c0, addr=0x37
[   28.462159] sensor_write: reg=0x29 val=0x24 SUCCESS
[   28.462168] sensor_write: reg=0x2b val=0x04, client=854dfc00, adapter=i2c0, addr=0x37
[   28.469044] sensor_write: reg=0x2b val=0x04 SUCCESS
[   28.469059] sensor_write: reg=0x32 val=0xf8, client=854dfc00, adapter=i2c0, addr=0x37
[   28.469365] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   28.469375] sensor_write: reg=0x37 val=0x03, client=854dfc00, adapter=i2c0, addr=0x37
[   28.469687] sensor_write: reg=0x37 val=0x03 SUCCESS
[   28.469696] sensor_write: reg=0x39 val=0x15, client=854dfc00, adapter=i2c0, addr=0x37
[   28.470010] sensor_write: reg=0x39 val=0x15 SUCCESS
[   28.470019] sensor_write: reg=0x43 val=0x07, client=854dfc00, adapter=i2c0, addr=0x37
[   28.470332] sensor_write: reg=0x43 val=0x07 SUCCESS
[   28.470341] sensor_write: reg=0x44 val=0x40, client=854dfc00, adapter=i2c0, addr=0x37
[   28.470654] sensor_write: reg=0x44 val=0x40 SUCCESS
[   28.470662] sensor_write: reg=0x46 val=0x0b, client=854dfc00, adapter=i2c0, addr=0x37
[   28.470975] sensor_write: reg=0x46 val=0x0b SUCCESS
[   28.470983] sensor_write: reg=0x4b val=0x20, client=854dfc00, adapter=i2c0, addr=0x37
[   28.471296] sensor_write: reg=0x4b val=0x20 SUCCESS
[   28.471305] sensor_write: reg=0x4e val=0x08, client=854dfc00, adapter=i2c0, addr=0x37
[   28.471617] sensor_write: reg=0x4e val=0x08 SUCCESS
[   28.471626] sensor_write: reg=0x55 val=0x20, client=854dfc00, adapter=i2c0, addr=0x37
[   28.471939] sensor_write: reg=0x55 val=0x20 SUCCESS
[   28.471947] sensor_write: reg=0x66 val=0x05, client=854dfc00, adapter=i2c0, addr=0x37
[   28.472260] sensor_write: reg=0x66 val=0x05 SUCCESS
[   28.472269] sensor_write: reg=0x67 val=0x05, client=854dfc00, adapter=i2c0, addr=0x37
[   28.473369] sensor_write: reg=0x67 val=0x05 SUCCESS
[   28.473381] sensor_write: reg=0x77 val=0x01, client=854dfc00, adapter=i2c0, addr=0x37
[   28.479199] sensor_write: reg=0x77 val=0x01 SUCCESS
[   28.479215] sensor_write: reg=0x78 val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   28.479538] sensor_write: reg=0x78 val=0x00 SUCCESS
[   28.479547] sensor_write: reg=0x7c val=0x93, client=854dfc00, adapter=i2c0, addr=0x37
[   28.479865] sensor_write: reg=0x7c val=0x93 SUCCESS
[   28.479873] sensor_write_array: reg[50] 0x7c=0x93 OK
[   28.479881] sensor_write: reg=0x8c val=0x12, client=854dfc00, adapter=i2c0, addr=0x37
[   28.480195] sensor_write: reg=0x8c val=0x12 SUCCESS
[   28.480203] sensor_write: reg=0x8d val=0x92, client=854dfc00, adapter=i2c0, addr=0x37
[   28.480517] sensor_write: reg=0x8d val=0x92 SUCCESS
[   28.480525] sensor_write: reg=0x90 val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   28.480838] sensor_write: reg=0x90 val=0x00 SUCCESS
[   28.480847] sensor_write: reg=0x41 val=0x04, client=854dfc00, adapter=i2c0, addr=0x37
[   28.481159] sensor_write: reg=0x41 val=0x04 SUCCESS
[   28.481168] sensor_write: reg=0x42 val=0x9d, client=854dfc00, adapter=i2c0, addr=0x37
[   28.481481] sensor_write: reg=0x42 val=0x9d SUCCESS
[   28.481489] sensor_write: reg=0x9d val=0x10, client=854dfc00, adapter=i2c0, addr=0x37
[   28.481803] sensor_write: reg=0x9d val=0x10 SUCCESS
[   28.481811] sensor_write: reg=0xce val=0x7c, client=854dfc00, adapter=i2c0, addr=0x37
[   28.482124] sensor_write: reg=0xce val=0x7c SUCCESS
[   28.482132] sensor_write: reg=0xd2 val=0x41, client=854dfc00, adapter=i2c0, addr=0x37
[   28.482445] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   28.482453] sensor_write: reg=0xd3 val=0xdc, client=854dfc00, adapter=i2c0, addr=0x37
[   28.482767] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   28.482775] sensor_write: reg=0xe6 val=0x50, client=854dfc00, adapter=i2c0, addr=0x37
[   28.483088] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   28.483096] sensor_write: reg=0xb6 val=0xc0, client=854dfc00, adapter=i2c0, addr=0x37
[   28.483409] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   28.483418] sensor_write: reg=0xb0 val=0x70, client=854dfc00, adapter=i2c0, addr=0x37
[   28.483731] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   28.483739] sensor_write: reg=0xb1 val=0x01, client=854dfc00, adapter=i2c0, addr=0x37
[   28.484052] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   28.484060] sensor_write: reg=0xb2 val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   28.484373] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   28.484381] sensor_write: reg=0xb3 val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   28.484694] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   28.484703] sensor_write: reg=0xb4 val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   28.489141] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   28.489157] sensor_write: reg=0xb8 val=0x01, client=854dfc00, adapter=i2c0, addr=0x37
[   28.489462] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   28.489474] sensor_write: reg=0xb9 val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   28.489787] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   28.489795] sensor_write: reg=0x26 val=0x30, client=854dfc00, adapter=i2c0, addr=0x37
[   28.490107] sensor_write: reg=0x26 val=0x30 SUCCESS
[   28.490115] sensor_write: reg=0xfe val=0x01, client=854dfc00, adapter=i2c0, addr=0x37
[   28.490430] sensor_write: reg=0xfe val=0x01 SUCCESS
[   28.490439] sensor_write: reg=0x40 val=0x23, client=854dfc00, adapter=i2c0, addr=0x37
[   28.490752] sensor_write: reg=0x40 val=0x23 SUCCESS
[   28.490761] sensor_write: reg=0x55 val=0x07, client=854dfc00, adapter=i2c0, addr=0x37
[   28.491073] sensor_write: reg=0x55 val=0x07 SUCCESS
[   28.491082] sensor_write: reg=0x60 val=0x40, client=854dfc00, adapter=i2c0, addr=0x37
[   28.491393] sensor_write: reg=0x60 val=0x40 SUCCESS
[   28.491402] sensor_write: reg=0xfe val=0x04, client=854dfc00, adapter=i2c0, addr=0x37
[   28.491713] sensor_write: reg=0xfe val=0x04 SUCCESS
[   28.491721] sensor_write: reg=0x14 val=0x78, client=854dfc00, adapter=i2c0, addr=0x37
[   28.492034] sensor_write: reg=0x14 val=0x78 SUCCESS
[   28.492043] sensor_write: reg=0x15 val=0x78, client=854dfc00, adapter=i2c0, addr=0x37
[   28.492355] sensor_write: reg=0x15 val=0x78 SUCCESS
[   28.492364] sensor_write: reg=0x16 val=0x78, client=854dfc00, adapter=i2c0, addr=0x37
[   28.499151] sensor_write: reg=0x16 val=0x78 SUCCESS
[   28.499166] sensor_write: reg=0x17 val=0x78, client=854dfc00, adapter=i2c0, addr=0x37
[   28.499541] sensor_write: reg=0x17 val=0x78 SUCCESS
[   28.499552] sensor_write: reg=0xfe val=0x01, client=854dfc00, adapter=i2c0, addr=0x37
[   28.499869] sensor_write: reg=0xfe val=0x01 SUCCESS
[   28.499878] sensor_write: reg=0x92 val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   28.500192] sensor_write: reg=0x92 val=0x00 SUCCESS
[   28.500201] sensor_write: reg=0x94 val=0x03, client=854dfc00, adapter=i2c0, addr=0x37
[   28.500513] sensor_write: reg=0x94 val=0x03 SUCCESS
[   28.500522] sensor_write: reg=0x95 val=0x04, client=854dfc00, adapter=i2c0, addr=0x37
[   28.500835] sensor_write: reg=0x95 val=0x04 SUCCESS
[   28.500843] sensor_write: reg=0x96 val=0x38, client=854dfc00, adapter=i2c0, addr=0x37
[   28.501156] sensor_write: reg=0x96 val=0x38 SUCCESS
[   28.501165] sensor_write: reg=0x97 val=0x07, client=854dfc00, adapter=i2c0, addr=0x37
[   28.501477] sensor_write: reg=0x97 val=0x07 SUCCESS
[   28.501486] sensor_write: reg=0x98 val=0x80, client=854dfc00, adapter=i2c0, addr=0x37
[   28.501799] sensor_write: reg=0x98 val=0x80 SUCCESS
[   28.501807] sensor_write: reg=0xfe val=0x01, client=854dfc00, adapter=i2c0, addr=0x37
[   28.502120] sensor_write: reg=0xfe val=0x01 SUCCESS
[   28.502128] sensor_write: reg=0x01 val=0x05, client=854dfc00, adapter=i2c0, addr=0x37
[   28.502441] sensor_write: reg=0x01 val=0x05 SUCCESS
[   28.502449] sensor_write: reg=0x02 val=0x89, client=854dfc00, adapter=i2c0, addr=0x37
[   28.502762] sensor_write: reg=0x02 val=0x89 SUCCESS
[   28.502771] sensor_write: reg=0x04 val=0x01, client=854dfc00, adapter=i2c0, addr=0x37
[   28.503083] sensor_write: reg=0x04 val=0x01 SUCCESS
[   28.503091] sensor_write: reg=0x07 val=0xa6, client=854dfc00, adapter=i2c0, addr=0x37
[   28.503404] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   28.503413] sensor_write: reg=0x08 val=0xa9, client=854dfc00, adapter=i2c0, addr=0x37
[   28.503725] sensor_write: reg=0x08 val=0xa9 SUCCESS
[   28.503733] sensor_write: reg=0x09 val=0xa8, client=854dfc00, adapter=i2c0, addr=0x37
[   28.504046] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   28.504055] sensor_write: reg=0x0a val=0xa7, client=854dfc00, adapter=i2c0, addr=0x37
[   28.504367] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   28.504376] sensor_write: reg=0x0b val=0xff, client=854dfc00, adapter=i2c0, addr=0x37
[   28.504689] sensor_write: reg=0x0b val=0xff SUCCESS
[   28.504697] sensor_write: reg=0x0c val=0xff, client=854dfc00, adapter=i2c0, addr=0x37
[   28.505009] sensor_write: reg=0x0c val=0xff SUCCESS
[   28.505018] sensor_write: reg=0x0f val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   28.505331] sensor_write: reg=0x0f val=0x00 SUCCESS
[   28.505339] sensor_write: reg=0x50 val=0x1c, client=854dfc00, adapter=i2c0, addr=0x37
[   28.509136] sensor_write: reg=0x50 val=0x1c SUCCESS
[   28.509151] sensor_write: reg=0x89 val=0x03, client=854dfc00, adapter=i2c0, addr=0x37
[   28.509524] sensor_write: reg=0x89 val=0x03 SUCCESS
[   28.509535] sensor_write: reg=0xfe val=0x04, client=854dfc00, adapter=i2c0, addr=0x37
[   28.509853] sensor_write: reg=0xfe val=0x04 SUCCESS
[   28.509862] sensor_write: reg=0x28 val=0x86, client=854dfc00, adapter=i2c0, addr=0x37
[   28.510176] sensor_write: reg=0x28 val=0x86 SUCCESS
[   28.510183] sensor_write_array: reg[100] 0x28=0x86 OK
[   28.510191] sensor_write: reg=0x29 val=0x86, client=854dfc00, adapter=i2c0, addr=0x37
[   28.510505] sensor_write: reg=0x29 val=0x86 SUCCESS
[   28.510513] sensor_write: reg=0x2a val=0x86, client=854dfc00, adapter=i2c0, addr=0x37
[   28.510827] sensor_write: reg=0x2a val=0x86 SUCCESS
[   28.510835] sensor_write: reg=0x2b val=0x68, client=854dfc00, adapter=i2c0, addr=0x37
[   28.511148] sensor_write: reg=0x2b val=0x68 SUCCESS
[   28.511157] sensor_write: reg=0x2c val=0x68, client=854dfc00, adapter=i2c0, addr=0x37
[   28.511474] sensor_write: reg=0x2c val=0x68 SUCCESS
[   28.511483] sensor_write: reg=0x2d val=0x68, client=854dfc00, adapter=i2c0, addr=0x37
[   28.511796] sensor_write: reg=0x2d val=0x68 SUCCESS
[   28.511805] sensor_write: reg=0x2e val=0x68, client=854dfc00, adapter=i2c0, addr=0x37
[   28.512117] sensor_write: reg=0x2e val=0x68 SUCCESS
[   28.512126] sensor_write: reg=0x2f val=0x68, client=854dfc00, adapter=i2c0, addr=0x37
[   28.519150] sensor_write: reg=0x2f val=0x68 SUCCESS
[   28.519166] sensor_write: reg=0x30 val=0x4f, client=854dfc00, adapter=i2c0, addr=0x37
[   28.519483] sensor_write: reg=0x30 val=0x4f SUCCESS
[   28.519492] sensor_write: reg=0x31 val=0x68, client=854dfc00, adapter=i2c0, addr=0x37
[   28.519795] sensor_write: reg=0x31 val=0x68 SUCCESS
[   28.519806] sensor_write: reg=0x32 val=0x67, client=854dfc00, adapter=i2c0, addr=0x37
[   28.520122] sensor_write: reg=0x32 val=0x67 SUCCESS
[   28.520131] sensor_write: reg=0x33 val=0x66, client=854dfc00, adapter=i2c0, addr=0x37
[   28.520445] sensor_write: reg=0x33 val=0x66 SUCCESS
[   28.520453] sensor_write: reg=0x34 val=0x66, client=854dfc00, adapter=i2c0, addr=0x37
[   28.520767] sensor_write: reg=0x34 val=0x66 SUCCESS
[   28.520775] sensor_write: reg=0x35 val=0x66, client=854dfc00, adapter=i2c0, addr=0x37
[   28.521088] sensor_write: reg=0x35 val=0x66 SUCCESS
[   28.521097] sensor_write: reg=0x36 val=0x66, client=854dfc00, adapter=i2c0, addr=0x37
[   28.521410] sensor_write: reg=0x36 val=0x66 SUCCESS
[   28.521419] sensor_write: reg=0x37 val=0x66, client=854dfc00, adapter=i2c0, addr=0x37
[   28.521731] sensor_write: reg=0x37 val=0x66 SUCCESS
[   28.521740] sensor_write: reg=0x38 val=0x62, client=854dfc00, adapter=i2c0, addr=0x37
[   28.522053] sensor_write: reg=0x38 val=0x62 SUCCESS
[   28.522061] sensor_write: reg=0x39 val=0x62, client=854dfc00, adapter=i2c0, addr=0x37
[   28.522374] sensor_write: reg=0x39 val=0x62 SUCCESS
[   28.522383] sensor_write: reg=0x3a val=0x62, client=854dfc00, adapter=i2c0, addr=0x37
[   28.522696] sensor_write: reg=0x3a val=0x62 SUCCESS
[   28.522705] sensor_write: reg=0x3b val=0x62, client=854dfc00, adapter=i2c0, addr=0x37
[   28.529141] sensor_write: reg=0x3b val=0x62 SUCCESS
[   28.529156] sensor_write: reg=0x3c val=0x62, client=854dfc00, adapter=i2c0, addr=0x37
[   28.529474] sensor_write: reg=0x3c val=0x62 SUCCESS
[   28.529483] sensor_write: reg=0x3d val=0x62, client=854dfc00, adapter=i2c0, addr=0x37
[   28.529786] sensor_write: reg=0x3d val=0x62 SUCCESS
[   28.529796] sensor_write: reg=0x3e val=0x62, client=854dfc00, adapter=i2c0, addr=0x37
[   28.530111] sensor_write: reg=0x3e val=0x62 SUCCESS
[   28.530119] sensor_write: reg=0x3f val=0x62, client=854dfc00, adapter=i2c0, addr=0x37
[   28.530433] sensor_write: reg=0x3f val=0x62 SUCCESS
[   28.530442] sensor_write: reg=0xfe val=0x01, client=854dfc00, adapter=i2c0, addr=0x37
[   28.530755] sensor_write: reg=0xfe val=0x01 SUCCESS
[   28.530763] sensor_write: reg=0x9a val=0x06, client=854dfc00, adapter=i2c0, addr=0x37
[   28.531076] sensor_write: reg=0x9a val=0x06 SUCCESS
[   28.531085] sensor_write: reg=0xfe val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   28.531397] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.531406] sensor_write: reg=0x7b val=0x2a, client=854dfc00, adapter=i2c0, addr=0x37
[   28.531719] sensor_write: reg=0x7b val=0x2a SUCCESS
[   28.531727] sensor_write: reg=0x23 val=0x2d, client=854dfc00, adapter=i2c0, addr=0x37
[   28.532040] sensor_write: reg=0x23 val=0x2d SUCCESS
[   28.532049] sensor_write: reg=0xfe val=0x03, client=854dfc00, adapter=i2c0, addr=0x37
[   28.532361] sensor_write: reg=0xfe val=0x03 SUCCESS
[   28.532370] sensor_write: reg=0x01 val=0x27, client=854dfc00, adapter=i2c0, addr=0x37
[   28.532683] sensor_write: reg=0x01 val=0x27 SUCCESS
[   28.532691] sensor_write: reg=0x02 val=0x56, client=854dfc00, adapter=i2c0, addr=0x37
[   28.539151] sensor_write: reg=0x02 val=0x56 SUCCESS
[   28.539165] sensor_write: reg=0x03 val=0x8e, client=854dfc00, adapter=i2c0, addr=0x37
[   28.539483] sensor_write: reg=0x03 val=0x8e SUCCESS
[   28.539492] sensor_write: reg=0x12 val=0x80, client=854dfc00, adapter=i2c0, addr=0x37
[   28.539863] sensor_write: reg=0x12 val=0x80 SUCCESS
[   28.539874] sensor_write: reg=0x13 val=0x07, client=854dfc00, adapter=i2c0, addr=0x37
[   28.540191] sensor_write: reg=0x13 val=0x07 SUCCESS
[   28.540199] sensor_write: reg=0x15 val=0x12, client=854dfc00, adapter=i2c0, addr=0x37
[   28.540513] sensor_write: reg=0x15 val=0x12 SUCCESS
[   28.540521] sensor_write: reg=0xfe val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   28.540835] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.540843] sensor_write: reg=0x3e val=0x91, client=854dfc00, adapter=i2c0, addr=0x37
[   28.541156] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.541163] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   28.541169] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   28.541175] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   28.541183] Calling subdev 4 initialization (REVERSE ORDER - sensors first)
[   28.541189] *** SENSOR_INIT: gc2053 enable=1 ***
[   28.541196] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   28.541201] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   28.541208] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[   28.541215] *** ispcore_core_ops_init: ENTRY - sd=80514400, on=1 ***
[   28.541222] *** ispcore_core_ops_init: sd->dev_priv=80514400, sd->host_priv=80514400 ***
[   28.541229] *** ispcore_core_ops_init: sd->pdev=c06b58b0, sd->ops=c06b5fd8 ***
[   28.541235] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   28.541241] *** ispcore_core_ops_init: ISP device=84718000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   28.541249] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.541257] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81125400 (name=gc2053) ***
[   28.541263] *** tx_isp_get_sensor: Found real sensor: 81125400 ***
[   28.541269] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   28.541275] *** ispcore_core_ops_init: s0 (core_dev) = 80514400 from sd->host_priv ***
[   28.541282] ispcore_core_ops_init: core_dev=80514400, vic_dev=80514000, vic_state=2
[   28.541286] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 2 ***
[   28.541295] *** ispcore_core_ops_init: VIC in ready state (2) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   28.541303] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.541311] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81125400 (name=gc2053) ***
[   28.541317] *** tx_isp_get_sensor: Found real sensor: 81125400 ***
[   28.541321] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   28.541327] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   28.541332] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   28.541339] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   28.541345] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   28.541351] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   28.541356] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   28.541361] tisp_event_init: Initializing ISP event system
[   28.541369] tisp_event_init: SAFE event system initialized with 20 nodes
[   28.541375] tisp_event_set_cb: Setting callback for event 4
[   28.541381] tisp_event_set_cb: Event 4 callback set to c0684824
[   28.541387] tisp_event_set_cb: Setting callback for event 5
[   28.541393] tisp_event_set_cb: Event 5 callback set to c0684cec
[   28.541399] tisp_event_set_cb: Setting callback for event 7
[   28.541405] tisp_event_set_cb: Event 7 callback set to c06848b8
[   28.541410] tisp_event_set_cb: Setting callback for event 9
[   28.541417] tisp_event_set_cb: Event 9 callback set to c0684940
[   28.541422] tisp_event_set_cb: Setting callback for event 8
[   28.541428] tisp_event_set_cb: Event 8 callback set to c0684a04
[   28.541435] *** system_irq_func_set: Registered handler c067d578 at index 13 ***
[   28.549072] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   28.549080] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   28.549087] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   28.549094] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   28.559143] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   28.559155] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   28.559162] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   28.559169] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   28.559175] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   28.559182] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   28.559189] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   28.559195] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   28.559202] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   28.559209] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   28.559216] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   28.559223] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   28.559229] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   28.559235] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   28.559241] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   28.559248] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   28.559255] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   28.559261] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   28.559267] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   28.559272] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   28.559279] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   28.559285] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   28.559292] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   28.559299] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   28.559305] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   28.559312] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   28.559319] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   28.559325] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   28.559331] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   28.559337] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   28.559345] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   28.559351] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   28.559358] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   28.559364] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   28.559371] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   28.559377] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   28.559383] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   28.559390] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   28.559397] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   28.559402] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   28.559411] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   28.559417] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   28.559423] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   28.559430] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   28.559435] *** tisp_init: ISP control register set to enable processing pipeline ***
[   28.559442] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   28.559448] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   28.559455] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   28.559460] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   28.559467] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   28.559473] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   28.559479] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   28.559485] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   28.559492] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   28.559497] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   28.559503] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   28.559511] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   28.559517] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   28.559524] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   28.559531] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   28.559537] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   28.559543] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   28.559549] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   28.559556] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   28.559562] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   28.559569] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   28.559575] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   28.559582] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   28.559589] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   28.559597] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   28.559604] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   28.559611] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   28.559617] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   28.559624] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   28.559631] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   28.559636] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   28.559641] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   28.559647] *** This should eliminate green frames by enabling proper color processing ***
[   28.559653] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   28.559660] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   28.559667] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   28.559673] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   28.559679] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   28.559686] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   28.559693] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   28.559699] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   28.559705] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   28.559711] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   28.559716] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   28.559721] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   28.559727] *** tisp_init: Standard tuning parameters loaded successfully ***
[   28.559732] *** tisp_init: Custom tuning parameters loaded successfully ***
[   28.559738] tisp_set_csc_version: Setting CSC version 0
[   28.559745] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   28.559751] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   28.559757] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   28.559763] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   28.559770] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   28.559775] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   28.559781] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   28.559787] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   28.559793] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   28.559799] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   28.559805] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   28.559811] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   28.559817] *** tisp_init: ISP processing pipeline fully enabled ***
[   28.559823] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   28.559829] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   28.559835] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   28.559841] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   28.559848] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   28.559853] tisp_init: ISP memory buffers configured
[   28.559858] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   28.559865] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   28.559874] tiziano_ae_params_refresh: Refreshing AE parameters
[   28.559885] tiziano_ae_params_refresh: AE parameters refreshed
[   28.559891] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   28.559897] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   28.559961] tiziano_ae_para_addr: Setting up AE parameter addresses
d[   28.559967] tiziano_ae_para_addr: AE parameter addresses configured
[   28.559974] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   28.559981] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   28.559987] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   28.559994] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   28.560001] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   28.560008] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   28.560015] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   28.560021] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b6fe814 (Binary Ninja EXACT) ***
[   28.560029] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   28.560035] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   28.560041] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   28.560048] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   28.560054] tiziano_ae_set_hardware_param: Parameters written to AE0
[   28.560060] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   28.560067] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   28.560073] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   28.560079] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   28.560086] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   28.560093] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   28.560099] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   28.560105] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   28.560112] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   28.560118] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   28.560125] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   28.560131] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   28.560137] tiziano_ae_set_hardware_param: Parameters written to AE1
[   28.560143] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   28.560150] *** system_irq_func_set: Registered handler c06859fc at index 10 ***
[   28.567775] *** system_irq_func_set: Registered handler c0685b14 at index 27 ***
[   28.584440] *** system_irq_func_set: Registered handler c06859fc at index 26 ***
[   28.592173] ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
[   28.592183] ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
[   28.592192] ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
[   28.592201] ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
[   28.592221] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 4120.000 ms)
[   28.594319] ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
[   28.599142] *** system_irq_func_set: Registered handler c0685bfc at index 29 ***
[   28.616943] *** system_irq_func_set: Registered handler c0685b88 at index 28 ***
[   28.627024] *** system_irq_func_set: Registered handler c0685c70 at index 30 ***
[   28.647244] *** system_irq_func_set: Registered handler c0685cc4 at index 20 ***
[   28.657324] *** system_irq_func_set: Registered handler c0685d18 at index 18 ***
[   28.677528] *** system_irq_func_set: Registered handler c0685d6c at index 31 ***
[   28.696856] *** system_irq_func_set: Registered handler c0685dc0 at index 11 ***
[   28.704574] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   28.704593] tiziano_deflicker_expt: Generated 119 LUT entries
[   28.704599] tisp_event_set_cb: Setting callback for event 1
[   28.704606] tisp_event_set_cb: Event 1 callback set to c06855fc
[   28.704612] tisp_event_set_cb: Setting callback for event 6
[   28.704618] tisp_event_set_cb: Event 6 callback set to c0684b5c
[   28.704623] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   28.704629] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   28.704636] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   28.704643] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   28.704650] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   28.704655] tiziano_awb_init: AWB hardware blocks enabled
[   28.704660] tiziano_gamma_init: Initializing Gamma processing
[   28.704666] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   28.704725] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   28.704730] tiziano_gib_init: Initializing GIB processing
[   28.704736] tiziano_lsc_init: Initializing LSC processing
[   28.704740] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   28.704747] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   28.704754] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   28.704760] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   28.704766] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   28.704822] tiziano_ccm_init: Initializing Color Correction Matrix
[   28.704828] tiziano_ccm_init: Using linear CCM parameters
[   28.704834] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   28.704840] jz_isp_ccm: EV=64, CT=9984
[   28.704846] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   28.704852] cm_control: saturation=128
[   28.704857] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   28.704864] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   28.704869] tiziano_ccm_init: CCM initialized successfully
[   28.704874] tiziano_dmsc_init: Initializing DMSC processing
[   28.704879] tiziano_sharpen_init: Initializing Sharpening
[   28.704884] tiziano_sharpen_init: Using linear sharpening parameters
[   28.704890] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   28.704897] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   28.704902] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   28.704929] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   28.704936] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   28.704941] tiziano_sharpen_init: Sharpening initialized successfully
[   28.704946] tiziano_sdns_init: Initializing SDNS processing
[   28.704954] tiziano_sdns_init: Using linear SDNS parameters
[   28.704960] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   28.704966] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   28.704972] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   28.705004] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   28.705011] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   28.705016] tiziano_sdns_init: SDNS processing initialized successfully
[   28.705023] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   28.705028] tiziano_mdns_init: Using linear MDNS parameters
[   28.705038] tiziano_mdns_init: MDNS processing initialized successfully
[   28.705043] tiziano_clm_init: Initializing CLM processing
[   28.705048] tiziano_dpc_init: Initializing DPC processing
[   28.705054] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   28.705060] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   28.705066] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   28.705072] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   28.705086] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   28.705092] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   28.705098] tiziano_hldc_init: Initializing HLDC processing
m[   28.705104] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   28.705111] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   28.705117] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   28.705124] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   28.705131] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   28.705138] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   28.705144] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   28.705151] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   28.705158] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   28.705165] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   28.705172] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   28.705178] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   28.705185] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   28.705190] tiziano_adr_params_refresh: Refreshing ADR parameters
[   28.705196] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   28.705202] tiziano_adr_params_init: Initializing ADR parameter arrays
[   28.705208] tisp_adr_set_params: Writing ADR parameters to registers
[   28.705240] tisp_adr_set_params: ADR parameters written to hardware
[   28.705246] tisp_event_set_cb: Setting callback for event 18
[   28.705252] tisp_event_set_cb: Event 18 callback set to c0685d18
[   28.705258] tisp_event_set_cb: Setting callback for event 2
[   28.705264] tisp_event_set_cb: Event 2 callback set to c06847f8
[   28.705269] tiziano_adr_init: ADR processing initialized successfully
[   28.705276] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   28.705280] tiziano_bcsh_init: Initializing BCSH processing
[   28.705286] tiziano_ydns_init: Initializing YDNS processing
[   28.705290] tiziano_rdns_init: Initializing RDNS processing
[   28.705296] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   28.705310] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x560000 (Binary Ninja EXACT) ***
[   28.705316] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x561000 (Binary Ninja EXACT) ***
[   28.705324] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x562000 (Binary Ninja EXACT) ***
[   28.705330] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x563000 (Binary Ninja EXACT) ***
[   28.705337] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x564000 (Binary Ninja EXACT) ***
[   28.705344] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x564800 (Binary Ninja EXACT) ***
[   28.705350] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x565000 (Binary Ninja EXACT) ***
[   28.705357] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x565800 (Binary Ninja EXACT) ***
[   28.705364] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   28.705370] *** tisp_init: AE0 buffer allocated at 0x00560000 ***
[   28.705376] *** CRITICAL FIX: data_b2f3c initialized to 0x80560000 (prevents stack corruption) ***
[   28.705384] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x568000 (Binary Ninja EXACT) ***
[   28.705391] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x569000 (Binary Ninja EXACT) ***
[   28.705398] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x56a000 (Binary Ninja EXACT) ***
[   28.705404] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x56b000 (Binary Ninja EXACT) ***
[   28.705411] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x56c000 (Binary Ninja EXACT) ***
[   28.705418] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x56c800 (Binary Ninja EXACT) ***
[   28.705425] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x56d000 (Binary Ninja EXACT) ***
[   28.705432] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x56d800 (Binary Ninja EXACT) ***
[   28.705438] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   28.705444] *** tisp_init: AE1 buffer allocated at 0x00568000 ***
[   28.705449] *** tisp_init: FINAL REGISTER SEQUENCE ***
	[   28.705456] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   28.705462] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   28.705468] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   28.705474] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   28.705480] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   28.705487] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   28.705495] tiziano_ae_params_refresh: Refreshing AE parameters
[   28.705505] tiziano_ae_params_refresh: AE parameters refreshed
[   28.705511] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   28.705518] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   28.705523] tiziano_ae_para_addr: Setting up AE parameter addresses
[   28.705528] tiziano_ae_para_addr: AE parameter addresses configured
[   28.705535] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   28.705542] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   28.705548] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   28.705556] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   28.705562] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   28.705569] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   28.705576] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   28.705582] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b6fe814 (Binary Ninja EXACT) ***
[   28.705589] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   28.705596] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   28.705602] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   28.705609] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   28.705615] tiziano_ae_set_hardware_param: Parameters written to AE0
[   28.705621] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   28.705628] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   28.705634] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   28.705640] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   28.705647] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   28.705653] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   28.705660] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   28.705666] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   28.705673] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   28.705679] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   28.705686] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   28.705692] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   28.705698] tiziano_ae_set_hardware_param: Parameters written to AE1
[   28.705704] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   28.705710] *** system_irq_func_set: Registered handler c06859fc at index 10 ***
[   28.716317] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 4240.000 ms)
[   28.716332] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 4240.000 ms)
root@ing-wyze-cam3-a000 ~# dmesg 
[   28.878552] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   28.878558] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   28.878566] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   28.878574] csi_core_ops_init: sd=8521b800, csi_dev=8521b800, enable=1
[   28.878579] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   28.878584] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   28.878591] *** vic_core_ops_init: ENTRY - sd=80514000, enable=1 ***
[   28.878597] *** vic_core_ops_init: vic_dev=80514000, current state check ***
[   28.878603] *** vic_core_ops_init: current_state=3, enable=1 ***
[   28.878608] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   28.878614] *** tx_isp_video_s_stream: Initializing Core subdev ***
[   28.878620] *** ispcore_core_ops_init: ENTRY - sd=80514400, on=1 ***
[   28.878627] *** ispcore_core_ops_init: sd->dev_priv=80514400, sd->host_priv=80514400 ***
[   28.878634] *** ispcore_core_ops_init: sd->pdev=c06b58b0, sd->ops=c06b5fd8 ***
[   28.878640] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   28.878645] *** ispcore_core_ops_init: ISP device=84718000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   28.878652] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.878660] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81125400 (name=gc2053) ***
[   28.878666] *** tx_isp_get_sensor: Found real sensor: 81125400 ***
[   28.878672] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   28.878676] *** ispcore_core_ops_init: s0 (core_dev) = 80514400 from sd->host_priv ***
[   28.878684] ispcore_core_ops_init: core_dev=80514400, vic_dev=80514000, vic_state=3
[   28.878688] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[   28.878698] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   28.878706] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.878712] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81125400 (name=gc2053) ***
[   28.878719] *** tx_isp_get_sensor: Found real sensor: 81125400 ***
[   28.878724] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   28.878728] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   28.878734] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   28.878741] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   28.878747] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   28.878753] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   28.878758] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   28.878763] tisp_event_init: Initializing ISP event system
[   28.878770] tisp_event_init: SAFE event system initialized with 20 nodes
[   28.878776] tisp_event_set_cb: Setting callback for event 4
[   28.878782] tisp_event_set_cb: Event 4 callback set to c0684824
[   28.878788] tisp_event_set_cb: Setting callback for event 5
[   28.878794] tisp_event_set_cb: Event 5 callback set to c0684cec
[   28.878800] tisp_event_set_cb: Setting callback for event 7
[   28.878806] tisp_event_set_cb: Event 7 callback set to c06848b8
[   28.878811] tisp_event_set_cb: Setting callback for event 9
[   28.878818] tisp_event_set_cb: Event 9 callback set to c0684940
[   28.878823] tisp_event_set_cb: Setting callback for event 8
[   28.878829] tisp_event_set_cb: Event 8 callback set to c0684a04
[   28.878836] *** system_irq_func_set: Registered handler c067d578 at index 13 ***
[   28.889155] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   28.889170] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   28.889178] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   28.889185] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   28.889192] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   28.889198] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   28.889205] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   28.889212] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   28.889219] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   28.889226] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   28.889232] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   28.889239] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   28.889246] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   28.889253] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   28.889260] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   28.889266] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   28.889272] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   28.889278] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   28.889285] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   28.889292] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   28.889298] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   28.889305] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   28.889310] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   28.889316] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   28.889322] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   28.889329] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   28.889336] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   28.889342] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   28.889349] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   28.889356] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   28.889362] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   28.889369] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   28.889374] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   28.889382] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   28.889388] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   28.889395] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   28.889402] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   28.889408] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   28.889414] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   28.889421] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   28.889428] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   28.889434] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   28.889440] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   28.889446] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   28.889454] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   28.889461] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   28.889468] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   28.889474] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   28.889480] *** tisp_init: ISP control register set to enable processing pipeline ***
[   28.889486] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   28.889492] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   28.889498] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   28.889504] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   28.889510] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   28.889517] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   28.889527] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=84718000 ***
[   28.896972] *** isp_irq_handle: IRQ 37 received, dev_id=84718000 ***
[   28.896978] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   28.904703] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=84718000 ***
[   28.912154] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[   28.919872] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[   28.927408] *** ISP CORE: After clearing - legacy=0x00000000 ***
[   28.933601] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[   28.941683] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c06859fc ***
[   28.949937] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[   28.959181] ae0_interrupt_static: Processing AE0 static interrupt
[   28.959188] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[   28.959194] ae0_interrupt_static: AE0 static interrupt processed
[   28.959200] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[   28.967372] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[   29.009935] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x7800438 -> 0x898058a (delta: 4540.000 ms)
[   29.009950] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 4540.000 ms)
[   29.009966] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[   29.012074] ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 300.000 ms)
[   29.012084] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 300.000 ms)
[   29.071530] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   29.071546] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   29.071553] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   29.071558] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   29.071565] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   29.071573] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   29.071580] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   29.071586] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   29.071593] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   29.071600] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   29.071606] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   29.071612] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   29.071618] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   29.071625] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   29.071631] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   29.071638] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   29.071644] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   29.071651] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   29.071660] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   29.071667] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   29.071674] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   29.071680] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   29.071687] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   29.071694] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   29.071699] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   29.071704] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   29.071710] *** This should eliminate green frames by enabling proper color processing ***
[   29.071717] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   29.071723] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   29.071730] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   29.071736] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   29.071743] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   29.071750] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   29.071756] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   29.071762] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   29.071769] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   29.071774] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   29.071780] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   29.071785] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   29.071790] *** tisp_init: Standard tuning parameters loaded successfully ***
[   29.071796] *** tisp_init: Custom tuning parameters loaded successfully ***
[   29.071802] tisp_set_csc_version: Setting CSC version 0
[   29.071809] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   29.071816] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   29.071821] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   29.071828] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   29.071834] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   29.071840] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   29.071845] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   29.071852] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   29.071858] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   29.071863] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   29.071870] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   29.071876] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   29.071882] *** tisp_init: ISP processing pipeline fully enabled ***
[   29.071888] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   29.071894] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   29.071900] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   29.071932] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   29.071939] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   29.071944] tisp_init: ISP memory buffers configured
[   29.071950] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   29.071957] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   29.071966] tiziano_ae_params_refresh: Refreshing AE parameters
[   29.071978] tiziano_ae_params_refresh: AE parameters refreshed
[   29.071984] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   29.071990] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   29.071995] tiziano_ae_para_addr: Setting up AE parameter addresses
[   29.072000] tiziano_ae_para_addr: AE parameter addresses configured
[   29.072007] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   29.072014] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   29.072020] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   29.072027] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   29.072034] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   29.072041] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   29.072048] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   29.072054] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b6fe814 (Binary Ninja EXACT) ***
[   29.072062] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   29.072068] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   29.072074] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   29.072082] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   29.072087] tiziano_ae_set_hardware_param: Parameters written to AE0
[   29.072094] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   29.072100] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   29.072106] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   29.072113] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   29.072120] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   29.072126] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   29.072132] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   29.072139] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   29.072146] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   29.072152] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   29.072158] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   29.072165] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   29.072171] tiziano_ae_set_hardware_param: Parameters written to AE1
[   29.072176] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   29.072184] *** system_irq_func_set: Registered handler c06859fc at index 10 ***
[   29.080114] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 70.000 ms)
[   29.080128] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 70.000 ms)
[   29.088119] *** system_irq_func_set: Registered handler c0685b14 at index 27 ***
[   29.105950] *** system_irq_func_set: Registered handler c06859fc at index 26 ***
[   29.119140] *** system_irq_func_set: Registered handler c0685bfc at index 29 ***
[   29.136946] *** system_irq_func_set: Registered handler c0685b88 at index 28 ***
[   29.157141] *** system_irq_func_set: Registered handler c0685c70 at index 30 ***
[   29.164811] *** system_irq_func_set: Registered handler c0685cc4 at index 20 ***
[   29.182688] *** system_irq_func_set: Registered handler c0685d18 at index 18 ***
[   29.199154] *** system_irq_func_set: Registered handler c0685d6c at index 31 ***
[   29.217215] *** system_irq_func_set: Registered handler c0685dc0 at index 11 ***
[   29.237403] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   29.237426] tiziano_deflicker_expt: Generated 119 LUT entries
[   29.237432] tisp_event_set_cb: Setting callback for event 1
[   29.237440] tisp_event_set_cb: Event 1 callback set to c06855fc
[   29.237445] tisp_event_set_cb: Setting callback for event 6
[   29.237452] tisp_event_set_cb: Event 6 callback set to c0684b5c
[   29.237457] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   29.237463] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   29.237470] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   29.237478] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   29.237484] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   29.237489] tiziano_awb_init: AWB hardware blocks enabled
[   29.237494] tiziano_gamma_init: Initializing Gamma processing
[   29.237500] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   29.237560] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   29.237565] tiziano_gib_init: Initializing GIB processing
[   29.237570] tiziano_lsc_init: Initializing LSC processing
[   29.237575] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   29.237582] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   29.237588] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   29.237595] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   29.237600] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   29.237657] tiziano_ccm_init: Initializing Color Correction Matrix
[   29.237663] tiziano_ccm_init: Using linear CCM parameters
[   29.237668] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   29.237674] jz_isp_ccm: EV=64, CT=9984
[   29.237681] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   29.237687] cm_control: saturation=128
[   29.237692] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   29.237698] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   29.237704] tiziano_ccm_init: CCM initialized successfully
[   29.237709] tiziano_dmsc_init: Initializing DMSC processing
[   29.237714] tiziano_sharpen_init: Initializing Sharpening
[   29.237719] tiziano_sharpen_init: Using linear sharpening parameters
[   29.237725] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   29.237732] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   29.237738] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   29.237764] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   29.237770] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   29.237776] tiziano_sharpen_init: Sharpening initialized successfully
[   29.237781] tiziano_sdns_init: Initializing SDNS processing
[   29.237789] tiziano_sdns_init: Using linear SDNS parameters
[   29.237794] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   29.237801] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   29.237806] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   29.237840] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   29.237846] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   29.237851] tiziano_sdns_init: SDNS processing initialized successfully
[   29.237858] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   29.237863] tiziano_mdns_init: Using linear MDNS parameters
[   29.237873] tiziano_mdns_init: MDNS processing initialized successfully
[   29.237878] tiziano_clm_init: Initializing CLM processing
[   29.237884] tiziano_dpc_init: Initializing DPC processing
[   29.237889] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   29.237895] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   29.237902] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   29.237907] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   29.237922] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   29.237928] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   29.237934] tiziano_hldc_init: Initializing HLDC processing
[   29.237940] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   29.237946] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   29.237953] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   29.237960] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   29.237966] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   29.237973] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   29.237980] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   29.237987] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   29.237994] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   29.238000] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   29.238007] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   29.238014] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   29.238021] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   29.238026] tiziano_adr_params_refresh: Refreshing ADR parameters
[   29.238032] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   29.238037] tiziano_adr_params_init: Initializing ADR parameter arrays
[   29.238044] tisp_adr_set_params: Writing ADR parameters to registers
[   29.238076] tisp_adr_set_params: ADR parameters written to hardware
[   29.238082] tisp_event_set_cb: Setting callback for event 18
[   29.238088] tisp_event_set_cb: Event 18 callback set to c0685d18
[   29.238094] tisp_event_set_cb: Setting callback for event 2
[   29.238100] tisp_event_set_cb: Event 2 callback set to c06847f8
[   29.238105] tiziano_adr_init: ADR processing initialized successfully
[   29.238111] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   29.238116] tiziano_bcsh_init: Initializing BCSH processing
[   29.238121] tiziano_ydns_init: Initializing YDNS processing
[   29.238126] tiziano_rdns_init: Initializing RDNS processing
[   29.238132] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   29.238144] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5fc8000 (Binary Ninja EXACT) ***
[   29.238152] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5fc9000 (Binary Ninja EXACT) ***
[   29.238159] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5fca000 (Binary Ninja EXACT) ***
[   29.238166] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5fcb000 (Binary Ninja EXACT) ***
[   29.238173] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5fcc000 (Binary Ninja EXACT) ***
[   29.238180] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5fcc800 (Binary Ninja EXACT) ***
[   29.238186] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5fcd000 (Binary Ninja EXACT) ***
[   29.238193] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5fcd800 (Binary Ninja EXACT) ***
[   29.238200] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   29.238206] *** tisp_init: AE0 buffer allocated at 0x05fc8000 ***
[   29.238212] *** CRITICAL FIX: data_b2f3c initialized to 0x85fc8000 (prevents stack corruption) ***
[   29.238220] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x5fd0000 (Binary Ninja EXACT) ***
[   29.238228] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x5fd1000 (Binary Ninja EXACT) ***
[   29.238234] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x5fd2000 (Binary Ninja EXACT) ***
[   29.238241] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x5fd3000 (Binary Ninja EXACT) ***
[   29.238248] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x5fd4000 (Binary Ninja EXACT) ***
[   29.238255] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x5fd4800 (Binary Ninja EXACT) ***
[   29.238262] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x5fd5000 (Binary Ninja EXACT) ***
[   29.238268] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x5fd5800 (Binary Ninja EXACT) ***
[   29.238275] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   29.238281] *** tisp_init: AE1 buffer allocated at 0x05fd0000 ***
[   29.238286] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   29.238292] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   29.238299] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   29.238305] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   29.238312] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   29.238316] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   29.238324] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   29.238332] tiziano_ae_params_refresh: Refreshing AE parameters
[   29.238342] tiziano_ae_params_refresh: AE parameters refreshed
[   29.238348] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   29.238353] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   29.238358] tiziano_ae_para_addr: Setting up AE parameter addresses
[   29.238364] tiziano_ae_para_addr: AE parameter addresses configured
[   29.238370] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   29.238377] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   29.238384] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   29.238391] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   29.238398] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   29.238404] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   29.238411] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   29.238418] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b6fe814 (Binary Ninja EXACT) ***
[   29.238425] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   29.238432] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   29.238438] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   29.238445] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   29.238450] tiziano_ae_set_hardware_param: Parameters written to AE0
[   29.238457] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   29.238463] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   29.238470] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   29.238476] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   29.238482] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   29.238489] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   29.238496] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   29.238502] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   29.238508] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   29.238515] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   29.238522] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   29.238528] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   29.238534] tiziano_ae_set_hardware_param: Parameters written to AE1
[   29.238539] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   29.238546] *** system_irq_func_set: Registered handler c06859fc at index 10 ***
[   29.247504] *** system_irq_func_set: Registered handler c0685b14 at index 27 ***
[   29.267701] *** system_irq_func_set: Registered handler c06859fc at index 26 ***
[   29.277776] *** system_irq_func_set: Registered handler c0685bfc at index 29 ***
[   29.298002] *** system_irq_func_set: Registered handler c0685b88 at index 28 ***
[   29.312065] *** system_irq_func_set: Registered handler c0685c70 at index 30 ***
[   29.320093] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 300.000 ms)
[   29.320104] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 300.000 ms)
[   29.329148] *** system_irq_func_set: Registered handler c0685cc4 at index 20 ***
[   29.344630] *** system_irq_func_set: Registered handler c0685d18 at index 18 ***
[   29.359155] *** system_irq_func_set: Registered handler c0685d6c at index 31 ***
[   29.376971] *** system_irq_func_set: Registered handler c0685dc0 at index 11 ***
[   29.389279] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   29.389302] tiziano_deflicker_expt: Generated 119 LUT entries
[   29.389308] tisp_event_set_cb: Setting callback for event 1
[   29.389316] tisp_event_set_cb: Event 1 callback set to c06855fc
[   29.389321] tisp_event_set_cb: Setting callback for event 6
[   29.389328] tisp_event_set_cb: Event 6 callback set to c0684b5c
[   29.389333] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   29.389339] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   29.389347] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   29.389354] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   29.389360] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   29.389365] tiziano_awb_init: AWB hardware blocks enabled
[   29.389371] tiziano_gamma_init: Initializing Gamma processing
[   29.389377] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   29.389436] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   29.389441] tiziano_gib_init: Initializing GIB processing
[   29.389446] tiziano_lsc_init: Initializing LSC processing
[   29.389451] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   29.389458] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   29.389465] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   29.389471] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   29.389477] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   29.389533] tiziano_ccm_init: Initializing Color Correction Matrix
[   29.389539] tiziano_ccm_init: Using linear CCM parameters
[   29.389545] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   29.389551] jz_isp_ccm: EV=64, CT=9984
[   29.389557] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   29.389563] cm_control: saturation=128
[   29.389568] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   29.389575] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   29.389579] tiziano_ccm_init: CCM initialized successfully
[   29.389585] tiziano_dmsc_init: Initializing DMSC processing
[   29.389590] tiziano_sharpen_init: Initializing Sharpening
[   29.389595] tiziano_sharpen_init: Using linear sharpening parameters
[   29.389601] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   29.389607] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   29.389613] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   29.389640] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   29.389646] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   29.389651] tiziano_sharpen_init: Sharpening initialized successfully
[   29.389657] tiziano_sdns_init: Initializing SDNS processing
[   29.389665] tiziano_sdns_init: Using linear SDNS parameters
[   29.389671] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   29.389677] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   29.389683] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   29.389715] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   29.389722] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   29.389727] tiziano_sdns_init: SDNS processing initialized successfully
[   29.389734] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   29.389739] tiziano_mdns_init: Using linear MDNS parameters
[   29.389749] tiziano_mdns_init: MDNS processing initialized successfully
[   29.389755] tiziano_clm_init: Initializing CLM processing
[   29.389759] tiziano_dpc_init: Initializing DPC processing
[   29.389765] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   29.389771] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   29.389777] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   29.389783] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   29.389797] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   29.389804] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   29.389809] tiziano_hldc_init: Initializing HLDC processing
[   29.389816] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   29.389822] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   29.389829] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   29.389835] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   29.389842] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   29.389849] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   29.389856] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   29.389863] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   29.389869] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   29.389876] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   29.389883] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   29.389890] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   29.389897] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   29.389902] tiziano_adr_params_refresh: Refreshing ADR parameters
[   29.389908] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   29.389913] tiziano_adr_params_init: Initializing ADR parameter arrays
[   29.389919] tisp_adr_set_params: Writing ADR parameters to registers
[   29.389952] tisp_adr_set_params: ADR parameters written to hardware
[   29.389957] tisp_event_set_cb: Setting callback for event 18
[   29.389964] tisp_event_set_cb: Event 18 callback set to c0685d18
[   29.389969] tisp_event_set_cb: Setting callback for event 2
[   29.389976] tisp_event_set_cb: Event 2 callback set to c06847f8
[   29.389981] tiziano_adr_init: ADR processing initialized successfully
[   29.389987] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   29.389993] tiziano_bcsh_init: Initializing BCSH processing
[   29.389997] tiziano_ydns_init: Initializing YDNS processing
[   29.390003] tiziano_rdns_init: Initializing RDNS processing
[   29.390007] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   29.390013] tisp_event_init: Initializing ISP event system
[   29.390020] tisp_event_init: SAFE event system initialized with 20 nodes
[   29.390025] tisp_event_set_cb: Setting callback for event 4
[   29.390032] tisp_event_set_cb: Event 4 callback set to c0684824
[   29.390037] tisp_event_set_cb: Setting callback for event 5
[   29.390044] tisp_event_set_cb: Event 5 callback set to c0684cec
[   29.390049] tisp_event_set_cb: Setting callback for event 7
[   29.390055] tisp_event_set_cb: Event 7 callback set to c06848b8
[   29.390061] tisp_event_set_cb: Setting callback for event 9
[   29.390067] tisp_event_set_cb: Event 9 callback set to c0684940
[   29.390073] tisp_event_set_cb: Setting callback for event 8
[   29.390079] tisp_event_set_cb: Event 8 callback set to c0684a04
[   29.390085] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   29.390090] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   29.390096] tisp_param_operate_init: Initializing parameter operations
[   29.390103] tisp_netlink_init: Initializing netlink communication
[   29.390109] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   29.390139] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   29.390152] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   29.390163] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   29.390170] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   29.390176] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   29.390181] tisp_code_create_tuning_node: Device already created, skipping
[   29.390187] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   29.390193] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   29.390199] *** ispcore_core_ops_init: Second tisp_init completed ***
[   29.390205] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   29.390213] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   29.390221] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   29.390227] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   29.390232] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   29.390238] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   29.390243] ispcore_core_ops_init: Complete, result=0<6>[   29.390249] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   29.390254] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   29.390263] *** SENSOR_INIT: gc2053 enable=1 ***
[   29.390269] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   29.390275] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   29.390281] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   29.390287] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   29.390293] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   29.390299] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   29.390306] csi_video_s_stream: sd=8521b800, enable=1
[   29.390311] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.390319] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81125400 (name=gc2053) ***
[   29.390326] *** tx_isp_get_sensor: Found real sensor: 81125400 ***
[   29.390332] csi_video_s_stream: Stream ON - CSI state set to 4
[   29.390338] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   29.390345] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   29.390352] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80514000, enable=1 ***
[   29.390358] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   29.390363] *** vic_core_s_stream: STREAM ON ***
[   29.390368] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   29.390374] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   29.390380] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.390387] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81125400 (name=gc2053) ***
[   29.390393] *** tx_isp_get_sensor: Found real sensor: 81125400 ***
[   29.390399] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   29.390405] *** STREAMING: Configuring CPM registers for VIC access ***
[   29.419165] STREAMING: CPM clocks configured for VIC access
[   29.419179] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   29.419186] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   29.419193] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   29.419198] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   29.419205] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   29.419211] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   29.419217] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   29.419223] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   29.419231] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   29.419238] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   29.419245] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   29.419251] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   29.419256] *** VIC unlock: Commands written, checking VIC status register ***
[   29.419263] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   29.419269] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   29.419275] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   29.419280] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   29.419285] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   29.419291] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   29.419367] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   29.419375] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   29.419382] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   29.419389] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   29.419397] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   29.419403] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   29.419410] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   29.419417] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
[   29.419422] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   29.419428] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   29.419434] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   29.419440] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   29.419445] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   29.419451] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   29.419457] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   29.419464] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   29.419469] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   29.419475] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   29.419481] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   29.419489] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   29.419494] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   29.419502] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   29.419511] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   29.419517] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   29.419523] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   29.419531] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   29.419537] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   29.419543] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   29.419548] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   29.419554] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   29.419559] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   29.419565] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   29.419571] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   29.437841] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=84718000 ***
[   29.458031] *** VIC IRQ: Got vic_dev=80514000 ***
[   29.462908] *** VIC IRQ: Checking vic_dev validity: vic_dev=80514000 ***
[   29.479151] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   29.485232] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   29.495341] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   29.509138] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   29.524667] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.524682] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 5060.000 ms)
[   29.524692] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   29.524701] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x2b (delta: 5060.000 ms)
[   29.524715] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.524731] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 5060.000 ms)
[   29.524741] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 5060.000 ms)
[   29.524757] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.527595] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.527605] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   29.527615] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   29.527624] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   29.527633] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   29.527642] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.527651] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   29.527661] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   29.527669] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   29.527679] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   29.527687] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   29.527697] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   29.527706] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   29.527715] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   29.527724] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.527733] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.527742] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.527751] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.527760] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   29.527769] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   29.527779] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.527787] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   29.527797] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   29.527805] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   29.527815] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   29.527824] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   29.527833] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   29.527843] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   29.527855] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   29.527864] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   29.527873] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   29.527882] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   29.527891] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   29.527901] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.527909] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   29.527919] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   29.527928] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   29.527937] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   29.527946] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   29.527955] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.527964] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   29.527973] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.527982] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   29.527991] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.528001] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   29.528009] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.528019] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.528028] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   29.528037] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   29.528115] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   29.528126] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   29.528135] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   29.528145] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.528154] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   29.528163] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   29.528172] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   29.528181] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   29.528191] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   29.528199] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.528209] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   29.528217] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   29.528227] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   29.528236] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   29.528245] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   29.528254] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.528263] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   29.528272] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.528281] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   29.528290] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.528299] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   29.528309] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.528318] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.528327] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   29.528336] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   29.528345] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   29.528354] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   29.528363] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   29.528373] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.528382] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   29.528391] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   29.528401] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   29.528409] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   29.528419] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   29.528428] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.528437] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   29.528446] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   29.528455] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   29.528464] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   29.528473] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   29.528483] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.528492] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   29.528501] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.528510] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   29.528519] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.528528] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   29.528537] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.528547] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.528556] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   29.528565] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   29.528574] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   29.528583] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   29.528593] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   29.528601] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.528611] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   29.528620] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   29.528629] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   29.528639] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   29.528648] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   29.528657] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.528666] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   29.528675] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   29.528684] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   29.528693] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   29.528702] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   29.528711] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.528721] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   29.528730] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.528739] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   29.528748] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.528757] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   29.528767] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.528776] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.528785] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   29.528794] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   29.528803] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   29.528813] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   29.528821] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   29.528831] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.528993] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4970.000 ms)
[   29.529003] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.529012] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4970.000 ms)
[   29.531610] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   29.548631] *** VIC IRQ: About to read reg 0x1e8 ***
[   29.558737] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   29.568847] *** VIC IRQ: About to read reg 0x1e0 ***
[   29.578949] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   29.589058] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   29.599173] *** VIC IRQ: Read v1_10 = 0x0 ***
[   29.609154] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   29.619127] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   29.625501] *** VIC IRQ: Register writes completed ***
[   29.644055] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
root@ing-wyze-cam3-a000 ~# dmesg [INFO:Opus.cpp]: Encoder bitrate: 40000
[INFO:WS.cpp]: Server started on port 8089

[   29.390326] *** tx_isp_get_sensor: Found real sensor: 81125400 ***
[   29.390332] csi_video_s_stream: Stream ON - CSI state set to 4
[   29.390338] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   29.390345] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   29.390352] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80514000, enable=1 ***
[   29.390358] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   29.390363] *** vic_core_s_stream: STREAM ON ***
[   29.390368] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   29.390374] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   29.390380] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.390387] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81125400 (name=gc2053) ***
[   29.390393] *** tx_isp_get_sensor: Found real sensor: 81125400 ***
[   29.390399] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   29.390405] *** STREAMING: Configuring CPM registers for VIC access ***
[   29.419165] STREAMING: CPM clocks configured for VIC access
[   29.419179] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   29.419186] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   29.419193] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   29.419198] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   29.419205] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   29.419211] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   29.419217] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   29.419223] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   29.419231] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   29.419238] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   29.419245] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   29.419251] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   29.419256] *** VIC unlock: Commands written, checking VIC status register ***
[   29.419263] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   29.419269] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   29.419275] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   29.419280] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   29.419285] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   29.419291] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   29.419367] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   29.419375] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   29.419382] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   29.419389] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   29.419397] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   29.419403] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   29.419410] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   29.419417] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   29.419422] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   29.419428] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   29.419434] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   29.419440] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   29.419445] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   29.419451] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   29.419457] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   29.419464] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   29.419469] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   29.419475] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   29.419481] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   29.419489] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   29.419494] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   29.419502] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   29.419511] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   29.419517] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   29.419523] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   29.419531] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   29.419537] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   29.419543] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   29.419548] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   29.419554] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   29.419559] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   29.419565] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   29.419571] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   29.437841] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=84718000 ***
[   29.458031] *** VIC IRQ: Got vic_dev=80514000 ***
[   29.462908] *** VIC IRQ: Checking vic_dev validity: vic_dev=80514000 ***
[   29.479151] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   29.485232] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   29.495341] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   29.509138] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   29.524667] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.524682] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 5060.000 ms)
[   29.524692] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   29.524701] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x2b (delta: 5060.000 ms)
[   29.524715] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.524731] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 5060.000 ms)
[   29.524741] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 5060.000 ms)
[   29.524757] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.527595] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.527605] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   29.527615] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   29.527624] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   29.527633] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   29.527642] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.527651] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   29.527661] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   29.527669] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   29.527679] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   29.527687] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   29.527697] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   29.527706] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   29.527715] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   29.527724] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.527733] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.527742] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.527751] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.527760] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   29.527769] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   29.527779] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.527787] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   29.527797] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   29.527805] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   29.527815] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   29.527824] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   29.527833] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   29.527843] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   29.527855] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   29.527864] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   29.527873] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   29.527882] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   29.527891] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   29.527901] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.527909] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   29.527919] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   29.527928] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   29.527937] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   29.527946] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   29.527955] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.527964] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   29.527973] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.527982] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   29.527991] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.528001] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   29.528009] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.528019] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.528028] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   29.528037] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   29.528115] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   29.528126] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   29.528135] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   29.528145] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.528154] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   29.528163] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   29.528172] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   29.528181] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   29.528191] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   29.528199] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.528209] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   29.528217] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   29.528227] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   29.528236] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   29.528245] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   29.528254] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.528263] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   29.528272] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.528281] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   29.528290] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.528299] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   29.528309] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.528318] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.528327] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   29.528336] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   29.528345] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   29.528354] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   29.528363] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   29.528373] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.528382] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   29.528391] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   29.528401] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   29.528409] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   29.528419] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   29.528428] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.528437] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   29.528446] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   29.528455] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   29.528464] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   29.528473] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   29.528483] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.528492] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   29.528501] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.528510] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   29.528519] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.528528] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   29.528537] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.528547] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.528556] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   29.528565] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   29.528574] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   29.528583] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   29.528593] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   29.528601] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.528611] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   29.528620] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   29.528629] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   29.528639] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   29.528648] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   29.528657] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.528666] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   29.528675] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   29.528684] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   29.528693] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   29.528702] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   29.528711] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   29.528721] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   29.528730] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   29.528739] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   29.528748] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.528757] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   29.528767] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   29.528776] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.528785] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   29.528794] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   29.528803] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   29.528813] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   29.528821] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   29.528831] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   29.528993] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4970.000 ms)
[   29.529003] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   29.529012] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4970.000 ms)
[   29.531610] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   29.548631] *** VIC IRQ: About to read reg 0x1e8 ***
[   29.558737] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   29.568847] *** VIC IRQ: About to read reg 0x1e0 ***
[   29.578949] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   29.589058] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   29.599173] *** VIC IRQ: Read v1_10 = 0x0 ***
[   29.609154] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   29.619127] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   29.625501] *** VIC IRQ: Register writes completed ***
[   29.644055] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   29.665718] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   29.679131] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   29.689139] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   29.707940] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   29.707951] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   29.707958] *** VIC FRAME DONE: Frame completion signaled ***
[   29.707965] *** VIC TEST 2: Manual frame done function returned -1066704388 ***
[   29.707971] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   29.707978] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   29.707984] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.707992] ispvic_frame_channel_qbuf: arg1=80514000, arg2=  (null)
[   29.707999] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   29.708004] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   29.708010] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   29.708017] ispvic_frame_channel_s_stream: arg1=80514000, arg2=1
[   29.708023] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80514000
[   29.708029] ispvic_frame_channel_s_stream[2489]: streamon
[   29.708036] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   29.708042] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   29.708048] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   29.708053] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   29.708060] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   29.708066] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   29.708073] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   29.708079] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   29.708085] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   29.708090] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   29.708096] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   29.708103] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   29.708110] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   29.708117] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   29.708125] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   29.708133] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   29.708140] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   29.708146] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   29.708152] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   29.708157] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   29.708165] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   29.708170] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   29.708176] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.708182] ispvic_frame_channel_qbuf: arg1=80514000, arg2=  (null)
[   29.708187] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   29.708199] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0xfffffffe ***
[   29.708207] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b ***
[   29.708268] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   29.708279] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   29.708286] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   29.708295] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   29.708301] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   29.708307] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   29.708313] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   29.708319] *** VIC CONTROL BANK: Detected zeros, forcing mirror from PRIMARY ***
[   29.708329] *** VIC CONTROL BANK MIRRORED: [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   29.708335] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   29.708340] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   29.708346] tx_vic_enable_irq: VIC interrupts already enabled
[   29.708351] *** tx_vic_enable_irq: completed successfully ***
[   29.708357] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   29.708362] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   29.708369] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   29.708375] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   29.708383] *** vin_s_stream: SAFE implementation - sd=81127000, enable=1 ***
[   29.708389] vin_s_stream: VIN state = 3, enable = 1
[   29.708395] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.708404] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81125400 (name=gc2053) ***
[   29.708410] *** tx_isp_get_sensor: Found real sensor: 81125400 ***
[   29.708416] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   29.708422] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   29.708428] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   29.708435] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   29.708442] gc2053: s_stream called with enable=1
[   29.708449] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.708455] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.708461] gc2053: About to write streaming registers for interface 1
[   29.708467] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.708477] sensor_write: reg=0xfe val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   29.708796] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.708803] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.708811] sensor_write: reg=0x3e val=0x91, client=854dfc00, adapter=i2c0, addr=0x37
[   29.709152] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.709160] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.709167] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.709173] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.709179] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.709185] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.709191] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   29.709197] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   29.709203] gc2053: s_stream called with enable=1
[   29.709210] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.709216] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.709222] gc2053: About to write streaming registers for interface 1
[   29.709228] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.709237] sensor_write: reg=0xfe val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   29.709555] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.709563] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.709571] sensor_write: reg=0x3e val=0x91, client=854dfc00, adapter=i2c0, addr=0x37
[   29.718057] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.718069] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.718076] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.718083] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.718089] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.718096] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.718102] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   29.718141] ISP IOCTL: cmd=0x800456d0 arg=0x7fe58250
[   29.718149] TX_ISP_VIDEO_LINK_SETUP: config=0
[   29.718155] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   29.718161] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   29.718169] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   29.718175] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   29.718181] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   29.718188] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   29.718195] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   29.718201] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   29.718208] csi_video_s_stream: sd=8521b800, enable=1
[   29.718213] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.718222] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81125400 (name=gc2053) ***
[   29.718228] *** tx_isp_get_sensor: Found real sensor: 81125400 ***
[   29.718234] csi_video_s_stream: Stream ON - CSI state set to 4
[   29.718253] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80514000, enable=1 ***
[   29.718260] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   29.718265] *** vic_core_s_stream: STREAM ON ***
[   29.718271] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   29.718278] *** vin_s_stream: SAFE implementation - sd=81127000, enable=1 ***
[   29.718284] vin_s_stream: VIN state = 4, enable = 1
[   29.718289] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.718297] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81125400 (name=gc2053) ***
[   29.718303] *** tx_isp_get_sensor: Found real sensor: 81125400 ***
[   29.718308] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   29.718314] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   29.718321] gc2053: s_stream called with enable=1
[   29.718327] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.718333] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.718339] gc2053: About to write streaming registers for interface 1
[   29.718345] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.718355] sensor_write: reg=0xfe val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   29.718671] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.718679] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.718687] sensor_write: reg=0x3e val=0x91, client=854dfc00, adapter=i2c0, addr=0x37
[   29.719006] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.719013] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.719019] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.719026] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.719032] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.719038] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.719044] gc2053: s_stream called with enable=1
[   29.719051] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.719057] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.719063] gc2053: About to write streaming registers for interface 1
[   29.719069] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.719077] sensor_write: reg=0xfe val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   29.719415] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.719423] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.719432] sensor_write: reg=0x3e val=0x91, client=854dfc00, adapter=i2c0, addr=0x37
[   29.719748] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.719755] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.719761] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.719768] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.719774] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.719779] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.920353] ISP M0 device open called from pid 2377
[   29.920386] *** REFERENCE DRIVER IMPLEMENTATION ***
[   29.920394] ISP M0 tuning buffer allocated: 81198000 (size=0x500c, aligned)
[   29.920400] tisp_par_ioctl global variable set: 81198000
[   29.920456] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   29.920463] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   29.920469] isp_core_tuning_init: Initializing tuning data structure
[   29.920488] isp_core_tuning_init: Tuning data structure initialized at 811a0000
[   29.920495] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   29.920500] *** SAFE: mode_flag properly initialized using struct member access ***
[   29.920507] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 811a0000
[   29.920513] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   29.920518] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   29.920525] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.920532] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   29.920538] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   29.920544] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   29.920549] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   29.920572] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   29.920579] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   29.920585] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   29.920593] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   29.920599] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   29.920606] CRITICAL: Cannot access saturation field at 811a0024 - PREVENTING BadVA CRASH
[   29.920961] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.920973] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   29.920980] Set control: cmd=0x980901 value=128
[   29.921042] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.921049] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   29.921056] Set control: cmd=0x98091b value=128
[   29.921111] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.921119] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   29.921126] Set control: cmd=0x980902 value=128
[   29.921132] tisp_bcsh_saturation: saturation=128
[   29.921137] tiziano_bcsh_update: Updating BCSH parameters
[   29.921145]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   29.921150] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   29.921205] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.921213] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   29.921219] Set control: cmd=0x980900 value=128
[   29.921290] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.921299] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   29.921305] Set control: cmd=0x980901 value=128
[   29.921360] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.921368] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   29.921375] Set control: cmd=0x98091b value=128
[   29.921429] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.921437] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   29.921443] Set control: cmd=0x980902 value=128
[   29.921449] tisp_bcsh_saturation: saturation=128
[   29.921454] tiziano_bcsh_update: Updating BCSH parameters
[   29.921461]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   29.921467] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   29.921521] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.921529] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   29.921535] Set control: cmd=0x980900 value=128
[   29.921603] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.921611] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.921617] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.921681] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.921688] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.921694] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.922972] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.923051] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   29.923172] Set control: cmd=0x980914 value=0
[   29.923371] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.923382] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   29.923389] Set control: cmd=0x980915 value=0
[   29.923510] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.923519] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.923525] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.923663] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   29.923673] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   29.923680] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   29.923687] csi_video_s_stream: sd=8521b800, enable=0
[   29.923693] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.923702] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81125400 (name=gc2053) ***
[   29.923709] *** tx_isp_get_sensor: Found real sensor: 81125400 ***
[   29.923715] csi_video_s_stream: Stream OFF - CSI state set to 3
[   29.923722] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80514000, enable=0 ***
[   29.923729] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   29.923733] *** vic_core_s_stream: STREAM OFF ***
[   29.923739] vic_core_s_stream: Stream OFF - state 4 -> 3
[   29.923746] *** vin_s_stream: SAFE implementation - sd=81127000, enable=0 ***
[   29.923752] vin_s_stream: VIN state = 4, enable = 0
[   29.923757] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.923765] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81125400 (name=gc2053) ***
[   29.923771] *** tx_isp_get_sensor: Found real sensor: 81125400 ***
[   29.923777] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   29.923783] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   29.923790] gc2053: s_stream called with enable=0
[   29.923797] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.923803] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   29.923809] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   29.923819] sensor_write: reg=0xfe val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   29.924142] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.924150] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.924159] sensor_write: reg=0x3e val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   29.925389] sensor_write: reg=0x3e val=0x00 SUCCESS
[   29.925521] sensor_write_array: reg[2] 0x3e=0x00 OK
[   29.925531] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.925538] gc2053: Sensor hardware streaming stopped
[   29.925545] gc2053: s_stream called with enable=0
[   29.925552] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   29.925558] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   29.925563] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   29.925573] sensor_write: reg=0xfe val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   29.925894] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.925901] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.925909] sensor_write: reg=0x3e val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   29.926335] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.926345] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   29.926351] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   29.926357] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   29.926363] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   29.926485] sensor_write: reg=0x3e val=0x00 SUCCESS
[   29.926495] sensor_write_array: reg[2] 0x3e=0x00 OK
[   29.926501] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.926508] gc2053: Sensor hardware streaming stopped
[   29.926519] ISP IOCTL: cmd=0x800456d1 arg=0x7fe58250
[   29.926527] tx_isp_video_link_destroy: Destroying links for config 0
[   29.926534] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   29.926542] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.926549] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   29.926556] Set control: cmd=0x8000164 value=1
[   29.926563] ISP IOCTL: cmd=0x800456d0 arg=0x7fe58250
[   29.926569] TX_ISP_VIDEO_LINK_SETUP: config=0
[   29.926575] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   29.926581] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   29.926587] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   29.926594] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   29.926600] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   29.926607] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   29.926613] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   29.926620] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   29.926626] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   29.926633] csi_video_s_stream: sd=8521b800, enable=1
[   29.926639] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.926647] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81125400 (name=gc2053) ***
[   29.926653] *** tx_isp_get_sensor: Found real sensor: 81125400 ***
[   29.926659] csi_video_s_stream: Stream ON - CSI state set to 4
[   29.926666] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80514000, enable=1 ***
[   29.926672] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   29.926677] *** vic_core_s_stream: STREAM ON ***
[   29.926683] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   29.926689] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   29.926694] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.926701] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81125400 (name=gc2053) ***
[   29.926708] *** tx_isp_get_sensor: Found real sensor: 81125400 ***
[   29.926713] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   29.926719] *** STREAMING: Configuring CPM registers for VIC access ***
[   29.949161] STREAMING: CPM clocks configured for VIC access
[   29.949175] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   29.949181] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   29.949188] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   29.949193] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   29.949200] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   29.949206] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   29.949212] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   29.949218] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   29.949227] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   29.949233] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   29.949240] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   29.949246] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   29.949251] *** VIC unlock: Commands written, checking VIC status register ***
[   29.949258] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   29.949263] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   29.949269] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   29.949275] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   29.949281] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   29.949286] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   29.949361] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   29.949369] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   29.949376] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   29.949383] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   29.949389] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   29.949397] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   29.949403] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   29.949409] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   29.949415] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   29.949421] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   29.949427] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   29.949433] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   29.949439] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   29.949445] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   29.949451] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   29.949457] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   29.949463] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   29.949468] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   29.949475] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   29.949481] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   29.949489] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   29.949498] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   29.949505] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   29.949510] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   29.949517] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   29.949523] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   29.949529] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   29.949535] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   29.949541] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   29.949546] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   29.949551] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   29.949557] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   29.967821] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=84718000 ***
[   29.988040] *** VIC IRQ: Got vic_dev=80514000 ***
[   29.992929] *** VIC IRQ: Checking vic_dev validity: vic_dev=80514000 ***
[   30.009141] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   30.015297] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   30.031802] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   30.049170] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   30.068150] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   30.078244] *** VIC IRQ: About to read reg 0x1e8 ***
[   30.087912] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   30.099150] *** VIC IRQ: About to read reg 0x1e0 ***
[   30.109142] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   30.119150] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   30.124091] *** VIC IRQ: Read v1_10 = 0x0 ***
[   30.138760] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   30.155069] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   30.169134] *** VIC IRQ: Register writes completed ***
[   30.174500] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   30.189138] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   30.205504] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   30.214195] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   30.233026] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   30.233036] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   30.233044] *** VIC FRAME DONE: Frame completion signaled ***
[   30.233051] *** VIC TEST 2: Manual frame done function returned -1066704388 ***
[   30.233056] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   30.233063] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   30.233070] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.233078] ispvic_frame_channel_qbuf: arg1=80514000, arg2=  (null)
[   30.233084] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   30.233089] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   30.233096] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   30.233102] ispvic_frame_channel_s_stream: arg1=80514000, arg2=1
[   30.233108] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80514000
[   30.233114] ispvic_frame_channel_s_stream[2489]: streamon
[   30.233121] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   30.233127] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   30.233133] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   30.233138] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   30.233146] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   30.233151] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   30.233158] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   30.233164] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   30.233170] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   30.233175] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   30.233181] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   30.233188] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   30.233195] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   30.233203] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   30.233210] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   30.233218] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   30.233226] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   30.233231] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   30.233237] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   30.233243] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   30.233250] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   30.233255] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   30.233261] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.233267] ispvic_frame_channel_qbuf: arg1=80514000, arg2=  (null)
[   30.233272] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   30.233284] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0xfffffffe ***
[   30.233292] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b ***
[   30.233353] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   30.233364] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   30.233371] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   30.233380] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   30.233386] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   30.233392] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   30.233398] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   30.233404] *** VIC CONTROL BANK: Detected zeros, forcing mirror from PRIMARY ***
[   30.233414] *** VIC CONTROL BANK MIRRORED: [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   30.233420] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   30.233425] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   30.233431] tx_vic_enable_irq: VIC interrupts already enabled
[   30.233436] *** tx_vic_enable_irq: completed successfully ***
[   30.233442] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   30.233447] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   30.233455] *** vin_s_stream: SAFE implementation - sd=81127000, enable=1 ***
[   30.233462] vin_s_stream: VIN state = 3, enable = 1
[   30.233467] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.233476] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81125400 (name=gc2053) ***
[   30.233482] *** tx_isp_get_sensor: Found real sensor: 81125400 ***
[   30.233488] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   30.233494] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   30.233502] gc2053: s_stream called with enable=1
[   30.233509] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   30.233515] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   30.233521] gc2053: About to write streaming registers for interface 1
[   30.233527] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   30.233537] sensor_write: reg=0xfe val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   30.233859] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.233866] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.233875] sensor_write: reg=0x3e val=0x91, client=854dfc00, adapter=i2c0, addr=0x37
[   30.239158] sensor_write: reg=0x3e val=0x91 SUCCESS
[   30.239170] sensor_write_array: reg[2] 0x3e=0x91 OK
[   30.239177] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.239184] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   30.239191] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   30.239197] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   30.239204] gc2053: s_stream called with enable=1
[   30.239211] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   30.239217] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   30.239223] gc2053: About to write streaming registers for interface 1
[   30.239229] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   30.239238] sensor_write: reg=0xfe val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   30.239557] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.239564] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.239573] sensor_write: reg=0x3e val=0x91, client=854dfc00, adapter=i2c0, addr=0x37
[   30.239891] sensor_write: reg=0x3e val=0x91 SUCCESS
[   30.239898] sensor_write_array: reg[2] 0x3e=0x91 OK
[   30.239905] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.239912] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   30.239918] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   30.239923] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   30.240159] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.240171] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   30.240178] Set control: cmd=0x980918 value=2
[   30.240314] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.240324] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.240330] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.240458] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.240466] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.240472] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.240593] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.240602] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.240607] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.240716] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.240725] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.240730] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.240876] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.240886] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.240891] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.241010] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.241018] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.241024] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.241144] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.241153] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.241159] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.241275] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.241283] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.241289] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.241489] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.241498] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.241504] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.241629] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.241638] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.241644] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.476169] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   30.476181] codec_codec_ctl: set sample rate...
[   30.476314] codec_codec_ctl: set device...
warn: shm_init,53shm init already
root@ing-wyze-cam3-a000 ~# [INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
set jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# dmesg 
[   29.949523] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   29.949529] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   29.949535] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   29.949541] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   29.949546] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   29.949551] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   29.949557] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   29.967821] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=84718000 ***
[   29.988040] *** VIC IRQ: Got vic_dev=80514000 ***
[   29.992929] *** VIC IRQ: Checking vic_dev validity: vic_dev=80514000 ***
[   30.009141] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   30.015297] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   30.031802] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   30.049170] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   30.068150] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   30.078244] *** VIC IRQ: About to read reg 0x1e8 ***
[   30.087912] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   30.099150] *** VIC IRQ: About to read reg 0x1e0 ***
[   30.109142] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   30.119150] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   30.124091] *** VIC IRQ: Read v1_10 = 0x0 ***
[   30.138760] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   30.155069] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   30.169134] *** VIC IRQ: Register writes completed ***
[   30.174500] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   30.189138] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   30.205504] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   30.214195] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   30.233026] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   30.233036] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   30.233044] *** VIC FRAME DONE: Frame completion signaled ***
[   30.233051] *** VIC TEST 2: Manual frame done function returned -1066704388 ***
[   30.233056] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   30.233063] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   30.233070] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.233078] ispvic_frame_channel_qbuf: arg1=80514000, arg2=  (null)
[   30.233084] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   30.233089] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   30.233096] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   30.233102] ispvic_frame_channel_s_stream: arg1=80514000, arg2=1
[   30.233108] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80514000
[   30.233114] ispvic_frame_channel_s_stream[2489]: streamon
[   30.233121] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   30.233127] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   30.233133] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   30.233138] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   30.233146] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   30.233151] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   30.233158] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   30.233164] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   30.233170] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   30.233175] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   30.233181] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   30.233188] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   30.233195] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   30.233203] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   30.233210] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   30.233218] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   30.233226] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   30.233231] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   30.233237] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   30.233243] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   30.233250] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   30.233255] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   30.233261] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.233267] ispvic_frame_channel_qbuf: arg1=80514000, arg2=  (null)
[   30.233272] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   30.233284] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0xfffffffe ***
[   30.233292] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b ***
[   30.233353] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   30.233364] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   30.233371] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   30.233380] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   30.233386] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   30.233392] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   30.233398] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   30.233404] *** VIC CONTROL BANK: Detected zeros, forcing mirror from PRIMARY ***
[   30.233414] *** VIC CONTROL BANK MIRRORED: [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   30.233420] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   30.233425] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   30.233431] tx_vic_enable_irq: VIC interrupts already enabled
[   30.233436] *** tx_vic_enable_irq: completed successfully ***
[   30.233442] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   30.233447] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   30.233455] *** vin_s_stream: SAFE implementation - sd=81127000, enable=1 ***
[   30.233462] vin_s_stream: VIN state = 3, enable = 1
[   30.233467] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.233476] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81125400 (name=gc2053) ***
[   30.233482] *** tx_isp_get_sensor: Found real sensor: 81125400 ***
[   30.233488] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   30.233494] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   30.233502] gc2053: s_stream called with enable=1
[   30.233509] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   30.233515] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   30.233521] gc2053: About to write streaming registers for interface 1
[   30.233527] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   30.233537] sensor_write: reg=0xfe val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   30.233859] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.233866] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.233875] sensor_write: reg=0x3e val=0x91, client=854dfc00, adapter=i2c0, addr=0x37
[   30.239158] sensor_write: reg=0x3e val=0x91 SUCCESS
[   30.239170] sensor_write_array: reg[2] 0x3e=0x91 OK
[   30.239177] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.239184] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   30.239191] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   30.239197] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   30.239204] gc2053: s_stream called with enable=1
[   30.239211] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   30.239217] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   30.239223] gc2053: About to write streaming registers for interface 1
[   30.239229] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   30.239238] sensor_write: reg=0xfe val=0x00, client=854dfc00, adapter=i2c0, addr=0x37
[   30.239557] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.239564] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.239573] sensor_write: reg=0x3e val=0x91, client=854dfc00, adapter=i2c0, addr=0x37
[   30.239891] sensor_write: reg=0x3e val=0x91 SUCCESS
[   30.239898] sensor_write_array: reg[2] 0x3e=0x91 OK
[   30.239905] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.239912] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   30.239918] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   30.239923] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   30.240159] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.240171] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   30.240178] Set control: cmd=0x980918 value=2
[   30.240314] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.240324] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.240330] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.240458] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.240466] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.240472] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.240593] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.240602] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.240607] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.240716] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.240725] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.240730] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.240876] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.240886] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.240891] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.241010] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.241018] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.241024] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.241144] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.241153] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.241159] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.241275] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.241283] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.241289] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.241489] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.241498] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.241504] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.241629] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.241638] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.241644] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.476169] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   30.476181] codec_codec_ctl: set sample rate...
[   30.476314] codec_codec_ctl: set device...
[   30.926634] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.926646] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   30.926653] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   30.926659] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   30.926664] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   30.929153] codec_set_device: set device: MIC...
[   31.095239] *** FRAME CHANNEL OPEN: minor=54 ***
[   31.095250] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[   31.095257] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[   31.095263] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   31.095269] *** SAFE: Frame channel device stored in file->private_data ***
[   31.095275] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   31.095283] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[   31.095301] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   31.095308] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   31.095317] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[   31.095910] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   31.095921] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   31.095928] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   31.095935] Channel 0: Request 4 buffers, type=1 memory=2
[   31.095941] Channel 0: USERPTR mode - client will provide buffers
[   31.095947] Channel 0: USERPTR mode - 4 user buffers expected
[   31.095957] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 8114e600 ***
[   31.095964] *** Channel 0: VIC active_buffer_count set to 4 ***
[   31.095969] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   31.095976] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[   31.096000] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.096008] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.096014] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.096020] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   31.096027] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   31.096035] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   31.096042] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.096049] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   31.096055] *** Channel 0: QBUF - Queue buffer index=0 ***
[   31.096061] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   31.096069] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   31.096075] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   31.096082] *** Channel 0: QBUF EVENT - No VIC callback ***
[   31.096089] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   31.096097] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   31.096105] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[   31.096112] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8114e600, vbm_buffer_count=1 ***
[   31.096119] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   31.096125] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   31.096132] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   31.096143] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.096149] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.096155] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.096161] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   31.096169] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   31.096176] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   31.096183] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.096190] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   31.096196] *** Channel 0: QBUF - Queue buffer index=1 ***
[   31.096202] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   31.096209] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   31.096215] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   31.096221] *** Channel 0: QBUF EVENT - No VIC callback ***
[   31.096227] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   31.096235] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   31.096243] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[   31.096250] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8114e600, vbm_buffer_count=2 ***
[   31.096257] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   31.096263] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   31.096269] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   31.096278] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.096285] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.096290] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.096296] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   31.096303] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   31.096311] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   31.096317] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.096325] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   31.096331] *** Channel 0: QBUF - Queue buffer index=2 ***
[   31.096337] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   31.096343] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   31.096349] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   31.096355] *** Channel 0: QBUF EVENT - No VIC callback ***
[   31.096362] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   31.096370] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   31.096377] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[   31.096385] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8114e600, vbm_buffer_count=3 ***
[   31.096391] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   31.096398] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   31.096405] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   31.096413] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.096419] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.096425] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.096431] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   31.096438] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   31.096445] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   31.096453] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.096459] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   31.096465] *** Channel 0: QBUF - Queue buffer index=3 ***
[   31.096471] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   31.096478] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   31.096484] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   31.096490] *** Channel 0: QBUF EVENT - No VIC callback ***
[   31.096497] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   31.096505] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   31.096512] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   31.096519] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8114e600, vbm_buffer_count=4 ***
[   31.096526] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   31.096533] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   31.096539] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   31.096629] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   31.096639] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   31.096646] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[   31.096652] Channel 0: STREAMON - Enqueuing buffers in driver
[   31.096658] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[   31.099189] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.099203] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.099209] *** Channel 0: Frame completion wait ***
[   31.099215] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.099221] *** Channel 0: Frame wait returned 10 ***
[   31.099227] *** Channel 0: Frame was ready, consuming it ***
[   31.099337] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   31.099346] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   31.099353] *** Channel 0: DQBUF - dequeue buffer request ***
[   31.099358] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.099369] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81125400 (name=gc2053) ***
[   31.099375] *** tx_isp_get_sensor: Found real sensor: 81125400 ***
[   31.099381] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   31.099609] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.099621] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.099627] *** Channel 0: Frame completion wait ***
[   31.099633] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.157637] *** FRAME CHANNEL OPEN: minor=53 ***
[   31.157649] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   31.157656] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   31.157663] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   31.157668] *** SAFE: Frame channel device stored in file->private_data ***
[   31.157674] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   31.157682] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[   31.157699] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   31.157707] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   31.157715] Channel 1: Set format 640x360 pixfmt=0x3231564e
[   31.158562] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   31.158572] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   31.158579] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   31.158586] Channel 1: Request 2 buffers, type=1 memory=2
[   31.158592] Channel 1: USERPTR mode - client will provide buffers
[   31.158598] Channel 1: USERPTR mode - 2 user buffers expected
[   31.158608] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 8114e500 ***
[   31.158615] *** Channel 1: VIC active_buffer_count set to 2 ***
[   31.158620] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   31.158627] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[   31.158641] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.158647] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.158653] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.158659] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   31.158667] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   31.158675] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   31.158681] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.158688] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   31.158695] *** Channel 1: QBUF - Queue buffer index=0 ***
[   31.158701] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   31.158708] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   31.158715] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   31.158723] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   31.158731] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[   31.158739] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8114e500, vbm_buffer_count=1 ***
[   31.158745] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   31.158752] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   31.158759] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   31.158769] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.158775] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.158781] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.158787] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   31.158795] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   31.158802] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   31.158809] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.158815] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   31.158822] *** Channel 1: QBUF - Queue buffer index=1 ***
[   31.158827] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   31.158835] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   31.158841] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   31.158849] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   31.158857] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   31.158864] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8114e500, vbm_buffer_count=2 ***
[   31.158871] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   31.158877] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   31.158883] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   31.158975] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   31.158985] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   31.158991] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[   31.158998] Channel 1: STREAMON - Enqueuing buffers in driver
[   31.159004] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[   31.166896] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.166909] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.166916] *** Channel 1: Frame completion wait ***
[   31.166922] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.166928] *** Channel 1: Frame wait returned 10 ***
[   31.166934] *** Channel 1: Frame was ready, consuming it ***
[   31.166995] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   31.167003] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   31.167009] *** Channel 1: DQBUF - dequeue buffer request ***
[   31.167015] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.167026] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81125400 (name=gc2053) ***
[   31.167033] *** tx_isp_get_sensor: Found real sensor: 81125400 ***
[   31.167039] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   31.167055] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.167063] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.167068] *** Channel 1: Frame completion wait ***
[   31.167074] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.199143] *** Channel 0: Frame wait returned 0 ***
[   31.199155] *** Channel 0: Frame wait timeout/error, generating frame ***
[   31.199176] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.199184] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.199190] *** Channel 0: Frame completion wait ***
[   31.199196] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.199202] *** Channel 0: Frame wait returned 10 ***
[   31.199207] *** Channel 0: Frame was ready, consuming it ***
[   31.199215] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.199222] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.199227] *** Channel 0: Frame completion wait ***
[   31.199233] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.259149] *** Channel 1: Frame wait returned 0 ***
[   31.259161] *** Channel 1: Frame wait timeout/error, generating frame ***
[   31.259184] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.259191] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.259197] *** Channel 1: Frame completion wait ***
[   31.259203] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.259209] *** Channel 1: Frame wait returned 10 ***
[   31.259215] *** Channel 1: Frame was ready, consuming it ***
[   31.259223] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.259229] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.259235] *** Channel 1: Frame completion wait ***
[   31.259240] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.299136] *** Channel 0: DQBUF wait returned 0 ***
[   31.299147] *** Channel 0: DQBUF timeout, generating frame ***
[   31.299156] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   31.299194] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.299202] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   31.299208] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   31.299214] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   31.299219] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   31.299339] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   31.299349] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   31.299356] *** Channel 0: DQBUF - dequeue buffer request ***
[   31.299362] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.299372] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81125400 (name=gc2053) ***
[   31.299379] *** tx_isp_get_sensor: Found real sensor: 81125400 ***
[   31.299385] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   31.299403] *** Channel 0: Frame wait returned 0 ***
[   31.299409] *** Channel 0: Frame wait timeout/error, generating frame ***
[   31.299421] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.299428] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.299435] *** Channel 0: Frame completion wait ***
[   31.299440] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.299446] *** Channel 0: Frame wait returned 10 ***
[   31.299452] *** Channel 0: Frame was ready, consuming it ***
[   31.299459] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.299466] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.299472] *** Channel 0: Frame completion wait ***
[   31.299477] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.309228] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.309242] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.309248] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.309254] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   31.309261] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   31.309269] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   31.309276] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.309283] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   31.309289] *** Channel 0: QBUF - Queue buffer index=0 ***
[   31.309295] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   31.309303] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   31.309310] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   31.309317] *** Channel 0: QBUF EVENT - No VIC callback ***
[   31.309323] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   31.309331] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   31.309339] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   31.309347] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8114e600, vbm_buffer_count=4 ***
[   31.309354] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   31.309361] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   31.309372] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   31.309442] *** Channel 0: Frame wait returned 9 ***
[   31.309449] *** Channel 0: Frame was ready, consuming it ***
[   31.309461] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.309468] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.309474] *** Channel 0: Frame completion wait ***
[   31.309479] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.359135] *** Channel 1: DQBUF wait returned 0 ***
[   31.359146] *** Channel 1: DQBUF timeout, generating frame ***
[   31.359155] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   31.359259] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   31.359267] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   31.359274] *** Channel 1: DQBUF - dequeue buffer request ***
[   31.359280] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.359290] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81125400 (name=gc2053) ***
[   31.359297] *** tx_isp_get_sensor: Found real sensor: 81125400 ***
[   31.359303] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   31.359319] *** Channel 1: Frame wait returned 0 ***
[   31.359327] *** Channel 1: Frame wait timeout/error, generating frame ***
[   31.359339] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.359346] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.359352] *** Channel 1: Frame completion wait ***
[   31.359358] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.359364] *** Channel 1: Frame wait returned 10 ***
[   31.359369] *** Channel 1: Frame was ready, consuming it ***
[   31.359377] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.359384] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.359389] *** Channel 1: Frame completion wait ***
[   31.359395] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.361005] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.361018] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.361025] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.361031] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   31.361038] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   31.361046] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   31.361053] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.361059] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   31.361066] *** Channel 1: QBUF - Queue buffer index=0 ***
[   31.361072] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   31.361080] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   31.361087] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   31.361095] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   31.361103] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   31.361111] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8114e500, vbm_buffer_count=2 ***
[   31.361117] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   31.361124] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   31.361136] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   31.361218] *** Channel 1: Frame wait returned 10 ***
[   31.361225] *** Channel 1: Frame was ready, consuming it ***
[   31.361237] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.361245] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.361251] *** Channel 1: Frame completion wait ***
[   31.361257] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.409135] *** Channel 0: Frame wait returned 0 ***
[   31.409148] *** Channel 0: Frame wait timeout/error, generating frame ***
[   31.409167] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.409175] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.409182] *** Channel 0: Frame completion wait ***
[   31.409187] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.409193] *** Channel 0: Frame wait returned 10 ***
[   31.409199] *** Channel 0: Frame was ready, consuming it ***
[   31.409206] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.409213] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.409219] *** Channel 0: Frame completion wait ***
[   31.409224] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.459283] *** Channel 1: Frame wait returned 0 ***
[   31.459294] *** Channel 1: Frame wait timeout/error, generating frame ***
[   31.459315] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.459322] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.459329] *** Channel 1: Frame completion wait ***
[   31.459334] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.459341] *** Channel 1: Frame wait returned 10 ***
[   31.459346] *** Channel 1: Frame was ready, consuming it ***
[   31.459354] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.459361] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.459366] *** Channel 1: Frame completion wait ***
[   31.459372] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.499174] *** Channel 0: DQBUF wait returned 0 ***
[   31.499185] *** Channel 0: DQBUF timeout, generating frame ***
[   31.499193] *** Channel 0: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   31.499218] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.499225] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   31.499231] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   31.499237] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   31.499242] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   31.499357] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   31.499366] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   31.499372] *** Channel 0: DQBUF - dequeue buffer request ***
[   31.499378] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.499388] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81125400 (name=gc2053) ***
[   31.499395] *** tx_isp_get_sensor: Found real sensor: 81125400 ***
[   31.499402] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   31.509158] *** Channel 0: Frame wait returned 0 ***
[   31.509174] *** Channel 0: Frame wait timeout/error, generating frame ***
[   31.509200] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.509208] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.509231] *** Channel 0: Frame completion wait ***
[   31.509237] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.509243] *** Channel 0: Frame wait returned 10 ***
[   31.509249] *** Channel 0: Frame was ready, consuming it ***
[   31.509258] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.509264] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.509270] *** Channel 0: Frame completion wait ***
[   31.509276] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.509504] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.509515] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.509522] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.509528] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   31.509535] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   31.509542] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   31.509549] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.509556] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   31.509562] *** Channel 0: QBUF - Queue buffer index=1 ***
[   31.509568] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   31.509576] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   31.509583] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   31.509590] *** Channel 0: QBUF EVENT - No VIC callback ***
[   31.509596] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   31.509604] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   31.509612] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[   31.509620] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8114e600, vbm_buffer_count=4 ***
[   31.509627] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   31.509634] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   31.509646] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   31.509714] *** Channel 0: DQBUF wait returned 19 ***
[   31.509725] *** Channel 0: DQBUF complete - buffer[2] seq=1 flags=0x3 ***
[   31.509742] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.509749] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   31.509755] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   31.509761] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   31.509766] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   31.509906] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   31.509918] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   31.509924] *** Channel 0: DQBUF - dequeue buffer request ***
[   31.509930] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.509940] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81125400 (name=gc2053) ***
[   31.509946] *** tx_isp_get_sensor: Found real sensor: 81125400 ***
[   31.509953] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   31.529250] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.529263] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.529270] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.529276] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   31.529284] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   31.529291] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   31.529298] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.529305] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   31.529311] *** Channel 0: QBUF - Queue buffer index=2 ***
[   31.529317] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   31.529325] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   31.529332] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   31.529338] *** Channel 0: QBUF EVENT - No VIC callback ***
[   31.529345] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   31.529353] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   31.529361] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[   31.529369] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8114e600, vbm_buffer_count=4 ***
[   31.529376] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   31.529383] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   31.529396] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   31.529492] *** Channel 0: Frame wait returned 8 ***
[   31.529499] *** Channel 0: Frame was ready, consuming it ***
[   31.529512] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.529520] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.529526] *** Channel 0: Frame completion wait ***
[   31.529532] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.559139] *** Channel 1: DQBUF wait returned 0 ***
[   31.559150] *** Channel 1: DQBUF timeout, generating frame ***
[   31.559159] *** Channel 1: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   31.559270] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   31.559278] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   31.559285] *** Channel 1: DQBUF - dequeue buffer request ***
[   31.559291] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.559302] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81125400 (name=gc2053) ***
[   31.559308] *** tx_isp_get_sensor: Found real sensor: 81125400 ***
[   31.559314] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   31.559332] *** Channel 1: Frame wait returned 0 ***
[   31.559339] *** Channel 1: Frame wait timeout/error, generating frame ***
[   31.559350] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.559358] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.559364] *** Channel 1: Frame completion wait ***
[   31.559370] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.559376] *** Channel 1: Frame wait returned 10 ***
[   31.559381] *** Channel 1: Frame was ready, consuming it ***
[   31.559389] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.559396] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.559402] *** Channel 1: Frame completion wait ***
[   31.559407] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.560935] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.560966] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.560973] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.560979] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   31.560986] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   31.560994] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   31.561001] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.561008] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   31.561014] *** Channel 1: QBUF - Queue buffer index=1 ***
[   31.561020] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   31.561028] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   31.561036] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   31.561044] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   31.561052] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   31.561060] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8114e500, vbm_buffer_count=2 ***
[   31.561066] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   31.561073] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   31.561085] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   31.561174] *** Channel 1: Frame wait returned 10 ***
[   31.561182] *** Channel 1: Frame was ready, consuming it ***
[   31.561195] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.561202] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.561208] *** Channel 1: Frame completion wait ***
[   31.561214] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.629155] *** Channel 0: Frame wait returned 0 ***
[   31.629167] *** Channel 0: Frame wait timeout/error, generating frame ***
[   31.629187] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.629195] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.629201] *** Channel 0: Frame completion wait ***
[   31.629207] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.629213] *** Channel 0: Frame wait returned 10 ***
[   31.629218] *** Channel 0: Frame was ready, consuming it ***
[   31.629226] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.629233] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.629239] *** Channel 0: Frame completion wait ***
[   31.629244] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.659135] *** Channel 1: Frame wait returned 0 ***
[   31.659146] *** Channel 1: Frame wait timeout/error, generating frame ***
[   31.659167] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.659175] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.659181] *** Channel 1: Frame completion wait ***
[   31.659186] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.659193] *** Channel 1: Frame wait returned 10 ***
[   31.659198] *** Channel 1: Frame was ready, consuming it ***
[   31.659206] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.659213] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.659219] *** Channel 1: Frame completion wait ***
[   31.659224] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.709132] *** Channel 0: DQBUF wait returned 0 ***
[   31.709144] *** Channel 0: DQBUF timeout, generating frame ***
[   31.709152] *** Channel 0: DQBUF complete - buffer[3] seq=2 flags=0x3 ***
[   31.709178] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.709185] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   31.709191] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   31.709197] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   31.709202] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   31.709316] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   31.709324] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   31.709331] *** Channel 0: DQBUF - dequeue buffer request ***
[   31.709337] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.709347] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81125400 (name=gc2053) ***
[   31.709354] *** tx_isp_get_sensor: Found real sensor: 81125400 ***
[   31.709360] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   31.719305] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.719318] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.719324] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.719330] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   31.719338] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   31.719345] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   31.719352] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.719359] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   31.719366] *** Channel 0: QBUF - Queue buffer index=3 ***
[   31.719371] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   31.719379] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   31.719386] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   31.719392] *** Channel 0: QBUF EVENT - No VIC callback ***
[   31.719399] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   31.719407] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   31.719415] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   31.719423] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8114e600, vbm_buffer_count=4 ***
[   31.719430] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   31.719436] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   31.719448] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   31.719512] *** Channel 0: DQBUF wait returned 19 ***
[   31.719522] *** Channel 0: DQBUF complete - buffer[0] seq=3 flags=0x3 ***
[   31.719538] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.719546] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   31.719552] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   31.719557] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   31.719562] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   31.719696] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   31.719706] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   31.719713] *** Channel 0: DQBUF - dequeue buffer request ***
[   31.719719] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.719729] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81125400 (name=gc2053) ***
[   31.719736] *** tx_isp_get_sensor: Found real sensor: 81125400 ***
[   31.719742] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   31.729182] *** Channel 0: Frame wait returned 0 ***
[   31.729197] *** Channel 0: Frame wait timeout/error, generating frame ***
[   31.729224] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.729232] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.729238] *** Channel 0: Frame completion wait ***
[   31.729244] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.729250] *** Channel 0: Frame wait returned 10 ***
[   31.729256] *** Channel 0: Frame was ready, consuming it ***
[   31.729264] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.729270] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.729276] *** Channel 0: Frame completion wait ***
[   31.729282] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.729818] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.729828] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.729834] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.729840] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   31.729848] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   31.729855] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   31.729862] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.729869] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   31.729876] *** Channel 0: QBUF - Queue buffer index=0 ***
[   31.729881] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   31.729889] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   31.729896] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   31.729902] *** Channel 0: QBUF EVENT - No VIC callback ***
[   31.729909] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   31.729917] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   31.729925] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   31.729933] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8114e600, vbm_buffer_count=4 ***
[   31.729940] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   31.729946] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   31.729958] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   31.730024] *** Channel 0: Frame wait returned 10 ***
[   31.730033] *** Channel 0: Frame was ready, consuming it ***
[   31.730045] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.730052] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.730059] *** Channel 0: Frame completion wait ***
[   31.730064] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.759140] *** Channel 1: DQBUF wait returned 0 ***
[   31.759152] *** Channel 1: DQBUF timeout, generating frame ***
[   31.759160] *** Channel 1: DQBUF complete - buffer[0] seq=1 flags=0x3 ***
[   31.759268] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   31.759276] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   31.759283] *** Channel 1: DQBUF - dequeue buffer request ***
[   31.759288] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.759299] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 81125400 (name=gc2053) ***
[   31.759306] *** tx_isp_get_sensor: Found real sensor: 81125400 ***
[   31.759312] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   31.759329] *** Channel 1: Frame wait returned 0 ***
[   31.759336] *** Channel 1: Frame wait timeout/error, generating frame ***
[   31.759347] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.759354] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.759360] *** Channel 1: Frame completion wait ***
[   31.759366] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.759372] *** Channel 1: Frame wait returned 10 ***
[   31.759378] *** Channel 1: Frame was ready, consuming it ***
[   31.759385] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.759392] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.759398] *** Channel 1: Frame completion wait ***
[   31.759403] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.759487] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.759496] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.759502] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.759508] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   31.759516] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   31.759523] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   31.759530] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.759537] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   31.759543] *** Channel 1: QBUF - Queue buffer index=0 ***
[   31.759549] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   31.759556] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   31.759564] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   31.759572] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   31.759580] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   31.759587] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8114e500, vbm_buffer_count=2 ***
[   31.759594] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   31.759600] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   31.759612] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   31.759632] *** Channel 1: Frame wait returned 10 ***
[   31.759638] *** Channel 1: Frame was ready, consuming it ***
[   31.759647] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.759654] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.759660] *** Channel 1: Frame completion wait ***
[   31.759665] *** Channel 1: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:       8182   jz-intc  jz-timerost
 14:         60   jz-intc  ipu
 15:      66791   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:       8043   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        383   jz-intc  uart1
 68:        163   jz-intc  jz-i2c.0
 70:         21   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
