From f3e8306dcb84bb1873803cbe80ae1352aae289b2 Mon Sep 17 00:00:00 2001
From: Guan Xuetao <gxt@mprc.pku.edu.cn>
Date: Tue, 17 Jan 2012 13:52:54 +0800
Subject: [PATCH 232/641] UniCore64: introduce regs-intc.h and regs-gpio.h

Signed-off-by: Guan Xuetao <gxt@mprc.pku.edu.cn>
---
 arch/unicore64/include/arch/regs-gpio.h |   32 +++++++++++++++++++++++++++++++
 arch/unicore64/include/arch/regs-intc.h |   23 ++++++++++++++++++++++
 2 files changed, 55 insertions(+)
 create mode 100644 arch/unicore64/include/arch/regs-gpio.h
 create mode 100644 arch/unicore64/include/arch/regs-intc.h

diff --git a/arch/unicore64/include/arch/regs-gpio.h b/arch/unicore64/include/arch/regs-gpio.h
new file mode 100644
index 0000000..be3334a
--- /dev/null
+++ b/arch/unicore64/include/arch/regs-gpio.h
@@ -0,0 +1,32 @@
+#ifndef __UNICORE64_ARCH_REGS_GPIO__
+#define __UNICORE64_ARCH_REGS_GPIO__
+
+#include <arch/hwdef-puv3.h>
+
+/*
+ * PUV3 General-Purpose Input/Output (GPIO) Registers
+ *
+ * Voltage Status Reg GPIO_GPLR.
+ * Pin Direction Reg GPIO_GPDR.
+ * Output Pin Set Reg GPIO_GPSR.
+ * Output Pin Clear Reg GPIO_GPCR.
+ * Raise Edge Detect Reg GPIO_GRER.
+ * Fall Edge Detect Reg GPIO_GFER.
+ * Edge Status Reg GPIO_GEDR.
+ * Sepcial Voltage Detect Reg GPIO_GPIR.
+ */
+#define GPIO_GPLR	(PUV3_GPIO_BASE + 0x0000)
+#define GPIO_GPDR	(PUV3_GPIO_BASE + 0x0004)
+#define GPIO_GPSR	(PUV3_GPIO_BASE + 0x0008)
+#define GPIO_GPCR	(PUV3_GPIO_BASE + 0x000C)
+#define GPIO_GRER	(PUV3_GPIO_BASE + 0x0010)
+#define GPIO_GFER	(PUV3_GPIO_BASE + 0x0014)
+#define GPIO_GEDR	(PUV3_GPIO_BASE + 0x0018)
+#define GPIO_GPIR	(PUV3_GPIO_BASE + 0x0020)
+
+#define GPIO_MIN	(0)
+#define GPIO_MAX	(27)
+
+#define GPIO_GPIO(Nb)	__BF(1, (Nb))	/* GPIO [0..27] */
+
+#endif /* __UNICORE64_ARCH_REGS_GPIO__ */
diff --git a/arch/unicore64/include/arch/regs-intc.h b/arch/unicore64/include/arch/regs-intc.h
new file mode 100644
index 0000000..285a28c
--- /dev/null
+++ b/arch/unicore64/include/arch/regs-intc.h
@@ -0,0 +1,23 @@
+#ifndef __UNICORE64_ARCH_REGS_INTC__
+#define __UNICORE64_ARCH_REGS_INTC__
+
+#include <arch/hwdef-puv3.h>
+
+/*
+ * PUV3 Interrupt Controller (INTC) Registers
+ *
+ * INTC Level Reg INTC_ICLR.
+ * INTC Mask Reg INTC_ICMR.
+ * INTC Pending Reg INTC_ICPR.
+ * INTC IRQ Pending Reg INTC_ICIP.
+ * INTC REAL Pending Reg INTC_ICFP.
+ * INTC Control Reg INTC_ICCR.
+ */
+#define INTC_ICLR	(PUV3_INTC_BASE + 0x0000)
+#define INTC_ICMR	(PUV3_INTC_BASE + 0x0004)
+#define INTC_ICPR	(PUV3_INTC_BASE + 0x0008)
+#define INTC_ICIP	(PUV3_INTC_BASE + 0x000C)
+#define INTC_ICFP	(PUV3_INTC_BASE + 0x0010)
+#define INTC_ICCR	(PUV3_INTC_BASE + 0x0014)
+
+#endif /* __UNICORE64_ARCH_REGS_INTC__ */
-- 
1.7.9.5

