#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Dec  7 18:27:49 2025
# Process ID: 63354
# Current directory: /home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado
# Command line: vivado
# Log file: /home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/vivado.log
# Journal file: /home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.xpr
open_bd_design {/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/sources_1/bd/staged_mac_bd/staged_mac_bd.bd}
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.C_USE_TX_CTRL {1} CONFIG.C_USE_TX_CUT_THROUGH {0}] [get_bd_cells axi_fifo_mm_s_0]
endgroup
save_bd_design
reset_run synth_1
reset_run staged_mac_bd_axi_fifo_mm_s_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_bd_design {/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/sources_1/bd/staged_mac_bd/staged_mac_bd.bd}
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axis_subset_converter_0_M_AXIS}]
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets axis_subset_converter_0_M_AXIS] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
set_property location {5 1705 -10} [get_bd_cells system_ila_0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property pfm_name {} [get_files -all {/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/sources_1/bd/staged_mac_bd/staged_mac_bd.bd}]
write_hw_platform -fixed -include_bit -force -file /home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/SW/Lab_2/staged_mac_bd_wrapper.xsa
set_property location {4 1340 153} [get_bd_cells axis_subset_converter_0]
set_property location {4 1338 147} [get_bd_cells axis_subset_converter_0]
delete_bd_objs [get_bd_cells system_ila_0]
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets axis_subset_converter_0_M_AXIS] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
open_bd_design {/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/sources_1/bd/staged_mac_bd/staged_mac_bd.bd}
delete_bd_objs [get_bd_cells system_ila_0]
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { axis_subset_converter_0_M_AXIS } ]
endgroup
set_property location {4 1349 -44} [get_bd_cells axis_subset_converter_0]
delete_bd_objs [get_bd_intf_nets axis_subset_converter_0_M_AXIS]
delete_bd_objs [get_bd_intf_nets axi_fifo_mm_s_0_AXI_STR_TXD]
undo
undo
delete_bd_objs [get_bd_intf_nets axis_subset_converter_0_M_AXIS]
delete_bd_objs [get_bd_intf_nets axi_fifo_mm_s_0_AXI_STR_TXD]
connect_bd_intf_net [get_bd_intf_pins axi_fifo_mm_s_0/AXI_STR_TXD] [get_bd_intf_pins staged_mac_0/SD_AXIS]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property pfm_name {} [get_files -all {/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/sources_1/bd/staged_mac_bd/staged_mac_bd.bd}]
write_hw_platform -fixed -include_bit -force -file /home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/SW/Lab_2/staged_mac_bd_wrapper.xsa
close_project
open_project /home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.xpr
update_compile_order -fileset sources_1
add_files -norecurse /home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/piped_mac/hdl/piped_mac.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top piped_mac [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
copy_run -name synth_1_copy_1 [get_runs synth_1] 
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
close_design
open_run impl_1
