var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[2.95722, 2.04979, 1.11936, 0.583658, 0], "total":[1766, 2453, 3, 0, 24], "name":"System", "max_resources":[109572, 219144, 514, 112, 5478], "children":[{"name":"histogram", "compute_units":1, "type":"function", "total_percent":[2.95722, 2.04979, 1.11936, 0.583658, 0], "total_kernel_resources":[1766, 2453, 3, 0, 24], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Component call", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 256 bits wide with a buffer size of 0 elements."}, {"type":"brief", "text":"256b wide with 0 elements."}]}, {"name":"Component return", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 1 bit wide with a buffer size of 0 elements."}, {"type":"brief", "text":"1b wide with 0 elements."}]}, {"name":"Variable: \\n - \'i\' (histogram.cpp:21)", "type":"resource", "data":[85, 416, 0, 0, 0], "debug":[[{"filename":"histogram.cpp", "line":21}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 4", "details":[{"type":"text", "text":" Depth was increased by a factor of 98 due to a loop initiation interval of 98."}]}, {"type":"text", "text":"1 register of width 33 bits and depth 4", "details":[{"type":"text", "text":" Depth was increased by a factor of 98 due to a loop initiation interval of 98."}]}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 4 depth,\\n1 reg, 33 width by 4 depth"}]}, {"name":"histogram.B1.start", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[55, 328, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[55, 294, 0, 0, 0]}, {"name":"histogram.cpp:22", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":22}]]}]}, {"name":"Feedback", "type":"resource", "data":[14, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"histogram.cpp:19", "type":"resource", "data":[14, 9, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":19}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[1, 0, 0, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"histogram.cpp:19", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":19}]], "children":[{"name":"Stream Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"histogram.cpp:22", "type":"resource", "data":[86, 2, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":22}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"histogram.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[346, 473, 3, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[346, 473, 3, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[214, 223, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"histogram.cpp:21", "type":"resource", "data":[52, 74, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":21}]]}, {"name":"histogram.cpp:22", "type":"resource", "data":[141, 135, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":22}]]}, {"name":"histogram.cpp:26", "type":"resource", "data":[21, 14, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":26}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"histogram.cpp:21", "type":"resource", "data":[33, 33, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":21}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[33, 33, 0, 0, 0]}], "replace_name":"true"}, {"name":"histogram.cpp:22", "type":"resource", "data":[44, 24, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":22}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[2, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"FFwd Destination", "type":"resource", "count":3, "data":[14, 14, 0, 0, 0]}, {"name":"Iteration Initiation", "type":"resource", "count":1, "data":[11, 9, 0, 0, 0]}], "replace_name":"true"}, {"name":"histogram.cpp:23", "type":"resource", "data":[251, 221, 0, 0, 4], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":23}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[251, 221, 0, 0, 4], "details":[{"type":"text", "text":"Load uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}]}], "replace_name":"true"}, {"name":"histogram.cpp:24", "type":"resource", "data":[251, 221, 0, 0, 4], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":24}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[251, 221, 0, 0, 4], "details":[{"type":"text", "text":"Load uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}]}], "replace_name":"true"}, {"name":"histogram.cpp:25", "type":"resource", "data":[251, 221, 0, 0, 4], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":25}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[251, 221, 0, 0, 4], "details":[{"type":"text", "text":"Load uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}]}], "replace_name":"true"}, {"name":"histogram.cpp:26", "type":"resource", "data":[126, 272, 0, 0, 4], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":26}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[94, 272, 0, 0, 4], "details":[{"type":"text", "text":"Store uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}]}], "replace_name":"true"}]}]}, {"name":"histogram.B3", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"histogram.cpp:28", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":28}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"histogram.cpp:28", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":28}]], "children":[{"name":"Stream Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[234,240,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 256 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"256b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"data":[85,416,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 98 due to a loop initiation interval of 98.","type":"text"}],"text":"1 register of width 32 bits and depth 4","type":"text"},{"details":[{"text":" Depth was increased by a factor of 98 due to a loop initiation interval of 98.","type":"text"}],"text":"1 register of width 33 bits and depth 4","type":"text"},{"text":"Register,\\n1 reg, 32 width by 4 depth,\\n1 reg, 33 width by 4 depth","type":"brief"}],"name":"Variable: \\n - \'i\' (histogram.cpp:21)","type":"resource"},{"children":[{"count":2,"data":[401,767,3,0,8],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[401,767,3,0,8],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,34,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"}]],"name":"State","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[2,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"}]],"name":"4-bit Select","type":"resource"},{"count":3,"data":[14,14,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"}]],"name":"FFwd Destination","type":"resource"},{"count":1,"data":[11,9,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"}]],"name":"Iteration Initiation","type":"resource"}],"data":[130,60,0,0,0],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp","line":22}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp:22","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp","line":19}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp:19","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[33,33,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"}]],"name":"33-bit Select","type":"resource"}],"data":[33,33,0,0,0],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp","line":21}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp:21","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[251,221,0,0,4],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"}]],"name":"Load","type":"resource"}],"data":[251,221,0,0,4],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp","line":23}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp:23","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[251,221,0,0,4],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"}]],"name":"Load","type":"resource"}],"data":[251,221,0,0,4],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp","line":24}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp:24","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[251,221,0,0,4],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"}]],"name":"Load","type":"resource"}],"data":[251,221,0,0,4],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp","line":25}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp:25","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[94,272,0,0,4],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"}]],"name":"Store","type":"resource"}],"data":[126,272,0,0,4],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp","line":26}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp:26","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp","line":28}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp:28","replace_name":"true","type":"resource"}],"compute_units":1,"data":[1766,2453,3,0,24],"debug":[[{"filename":"histogram.cpp","line":21}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"histogram","total_kernel_resources":[1766,2453,3,0,24],"total_percent":[2.95722,2.04979,1.11936,0.583658,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[1766,2453,3,0,24],"debug_enabled":"true","max_resources":[109572,219144,514,112,5478],"name":"System","total":[1766,2453,3,0,24],"total_percent":[2.95722,2.04979,1.11936,0.583658,0],"type":"module"};
var mavJSON={"nodes":[{"type":"component", "id":2, "name":"histogram", "children":[{"type":"bb", "id":3, "name":"histogram.B0.runOnce", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"histogram.B1.start", "children":[{"type":"inst", "id":7, "name":"Stream Read", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":19}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"0", "Stall-free":"No", "Start Cycle":"2", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":15, "name":"Loop Input", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":28}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"20"}]}, {"type":"inst", "id":16, "name":"End", "details":[{"type":"table", "Start Cycle":"5", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":5, "name":"histogram.B2", "children":[{"type":"inst", "id":9, "name":"Load", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":23}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"feature", "Start Cycle":"99", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":10, "name":"Load", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":24}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"weight", "Start Cycle":"101", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":11, "name":"Load", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":25}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"hist", "Start Cycle":"133", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":12, "name":"Store", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":26}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"hist", "Start Cycle":"165", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":17, "name":"Loop Input", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":22}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"18"}]}, {"type":"inst", "id":18, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"196", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"196", "II":"98", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 98. See Loops Analysis for more information."}]}, {"type":"bb", "id":6, "name":"histogram.B3", "children":[{"type":"inst", "id":13, "name":"Stream Write", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":28}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Start Cycle":"0", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":19, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":20, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"memtype", "id":1, "name":"System Memory", "children":[{"type":"memsys", "id":25, "name":"1", "details":[{"type":"table", "Number of banks":"1", "Arguments from histogram":"feature, weight, hist"}]}]}, {"type":"stream", "id":8, "name":"call.histogram", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":19}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"0", "Bits per symbol":"256 bits", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Valid":"Yes", "Ready Latency":"0"}]}, {"type":"stream", "id":14, "name":"return.histogram", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":19}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Bits per symbol":"1 bit", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Ready":"Yes", "Ready Latency":"0"}]}, {"type":"interface", "id":21, "name":"feature", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":19}]], "details":[{"type":"table", "Stable":"No", "Data width":"32", "Address width":"32", "Address Space":"1", "Latency":"1", "ReadWrite Mode":"readwrite", "Maximum burst":"1", "Wait request":"0", "Alignment":"4", "Component":"histogram"}]}, {"type":"interface", "id":23, "name":"hist", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":19}]], "details":[{"type":"table", "Stable":"No", "Data width":"32", "Address width":"32", "Address Space":"1", "Latency":"1", "ReadWrite Mode":"readwrite", "Maximum burst":"1", "Wait request":"0", "Alignment":"4", "Component":"histogram"}]}, {"type":"interface", "id":24, "name":"n", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":19}]], "details":[{"type":"table", "Stable":"No", "Width":"32 bits", "Component":"histogram"}]}, {"type":"interface", "id":22, "name":"weight", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":19}]], "details":[{"type":"table", "Stable":"No", "Data width":"32", "Address width":"32", "Address Space":"1", "Latency":"1", "ReadWrite Mode":"readwrite", "Maximum burst":"1", "Wait request":"0", "Alignment":"4", "Component":"histogram"}]}], "links":[{"from":8, "to":7}, {"from":13, "to":14}, {"from":21, "to":7}, {"from":22, "to":7}, {"from":23, "to":7}, {"from":24, "to":7}, {"from":20, "to":15}, {"from":3, "to":15}, {"from":7, "to":16}, {"from":18, "to":17}, {"from":16, "to":17}, {"from":12, "to":18}, {"from":9, "to":18}, {"from":10, "to":18}, {"from":11, "to":18}, {"from":18, "to":19}, {"from":13, "to":20}, {"from":15, "to":7}, {"from":17, "to":9}, {"from":17, "to":10}, {"from":9, "to":11}, {"from":9, "to":12}, {"from":10, "to":12}, {"from":11, "to":12}, {"from":19, "to":13}, {"from":25, "to":11}, {"from":12, "to":25}, {"from":25, "to":9}, {"from":25, "to":10}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Component: histogram", "data":["", "", ""], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":19}]], "details":[{"type":"brief", "text":"Task function"}, {"type":"text", "text":"Task function"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Component", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462820640727"}]}], "children":[{"name":"histogram.B1.start", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"Component invocation", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 is the default for component invocation loop"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Loops in Components", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"}]}], "children":[{"name":"histogram.B2", "data":["Yes", "~98", "3"], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":22}]], "details":[{"type":"brief", "text":"Memory dependency"}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":"23"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":"26"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":"24"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":"26"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":"25"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":"26"}]}]}, {"type":"text", "text":"Most critical loop feedback path during scheduling:", "details":[{"type":"text", "text":"32.00 clock cycles Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":"23"}]}, {"type":"text", "text":"32.00 clock cycles Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":"25"}]}, {"type":"text", "text":"31.00 clock cycles Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":"26"}]}, {"type":"text", "text":"1.78 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":"26"}]}]}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":"23"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":"24"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":"25"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":"26"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Loops in Components", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"}]}], "children":[]}]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":4294967295, "nodes":[{"name":"histogram", "id":1504308288, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":20}]], "type":"component", "children":[{"name":"histogram.B0.runOnce", "id":1474980848, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"histogram.B1.start", "id":1474981136, "af":"240.00", "br":"0", "ci":"1", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"5.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":20}]], "type":"loop", "children":[{"name":"histogram.B2", "id":1474978256, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"98", "ll":"2", "lt":"197.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"0", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":22}]], "type":"loop"}]}, {"name":"histogram.B3", "id":1474978064, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}]};
var summaryJSON={"functionNameMapping":{"name":"Synthesized Function Name Mapping", "columns":["User-defined Function Name", "Mapped Function Name"], "children":[{"name":"void __cdecl histogram(class ihc::mm_host<int, struct ihc::dwidth<32>, struct ihc::awidth<32>, struct ihc::latency<1>> &, class ihc::mm_host<int, struct ihc::dwidth<32>, struct ihc::awidth<32>, struct ihc::latency<1>> &, class ihc::mm_host<int, struct ihc::dwidth<32>, struct ihc::awidth<32>, struct ihc::latency<1>> &, int)", "data":["histogram"], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":19}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Function Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"histogram", "data":[1766, 2453, 3, 0, 24], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp", "line":19}]]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[1766, 2453, 3, 0, 24], "data_percent":[1.61173, 1.11936, 0.583658, 0]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[109572, 219144, 514, 112, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}};
var warningsJSON={"nodes":[]};
var fileJSON=[{"path":"c:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/histogram.cpp", "name":"histogram.cpp", "has_active_debug_locs":false, "absName":"c:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/histogram.cpp", "content":"#include <HLS/hls.h>\012#include <stdio.h>\012#include <iostream>\012\012#define N 1000\012\012using namespace ihc;\012\012typedef ihc::mm_host<int, ihc::dwidth<32>,\012                          ihc::awidth<32>,\012                          ihc::latency<1> > mem_feature;\012typedef ihc::mm_host<int, ihc::dwidth<32>,\012                          ihc::awidth<32>,\012                          ihc::latency<1> > mem_weight;\012typedef ihc::mm_host<int, ihc::dwidth<32>,\012                          ihc::awidth<32>,\012                          ihc::latency<1> > mem_hist;\012\012component void histogram(mem_feature &feature, mem_weight &weight, mem_hist &hist, int n)\012{\012    int i;\012	for (i=0; i<n; ++i) {\012    int m = feature[i];\012    int wt = weight[i];\012    int x = hist[m];\012    hist[m] = x + wt;\012  }\012}\012\012void histogram_ref(int feature[1000], int weight[1000], int hist[1000], int n) \012{\012	int i;\012	for (i=0; i<n; ++i) {\012    int m = feature[i];\012    int wt = weight[i];\012    int x = hist[m];\012    hist[m] = x + wt;\012  }\012}\012\012int main()\012{\012    int feature[1000];\012    int weight[1000];\012    int hist[1000];\012    int feature_ref[1000];\012    int weight_ref[1000];\012    int hist_ref[1000];\012    int n = N;\012\012    srand(13);\012\012    for(int j = 0; j < 1000; ++j){\012        feature_ref[j] = rand()%1000;\012        feature[j] = feature_ref[j];\012        weight_ref[j] = rand()%100;\012        weight[j] = weight_ref[j];\012        hist_ref[j] = rand()%100;\012        hist[j] = hist_ref[j];\012    }\012\012    histogram_ref(feature_ref, weight_ref, hist_ref, n);\012\012    mem_feature mem_host_feature(feature, N * sizeof(int), false);\012	mem_weight mem_host_weight(weight, N * sizeof(int), false);\012	mem_hist mem_host_hist(hist, N * sizeof(int), false);\012\012    ihc_hls_enqueue_noret(&histogram, mem_host_feature, mem_host_weight, mem_host_hist, n);\012	ihc_hls_component_run_all(&histogram);\012\012    for(int i = 0; i < N; i++)\012    {\012        if(hist[i] != hist_ref[i])\012        {\012            printf(\"FAILED\\n\");\012            return 1;\012        }\012    }\012\012    printf(\"PASSED\\n\");\012\012    return 0;\012}\012"}];
var alpha_viewer=false;