Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Feb 18 16:47:04 2025
| Host         : ALFONSOMOGGD51E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Sistema_S_timing_summary_routed.rpt -pb Sistema_S_timing_summary_routed.pb -rpx Sistema_S_timing_summary_routed.rpx -warn_on_violation
| Design       : Sistema_S
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr[3]
                            (input port)
  Destination:            out_final[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.443ns  (logic 5.372ns (56.884%)  route 4.072ns (43.116%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[3] (IN)
                         net (fo=0)                   0.000     0.000    addr[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  addr_IBUF[3]_inst/O
                         net (fo=2, routed)           2.045     3.514    ROM_16_8/addr_IBUF[3]
    SLICE_X0Y44          LUT4 (Prop_lut4_I0_O)        0.152     3.666 r  ROM_16_8/out_final_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.027     5.692    out_final_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.751     9.443 r  out_final_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.443    out_final[1]
    K15                                                               r  out_final[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[3]
                            (input port)
  Destination:            out_final[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.231ns  (logic 5.119ns (55.455%)  route 4.112ns (44.545%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[3] (IN)
                         net (fo=0)                   0.000     0.000    addr[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  addr_IBUF[3]_inst/O
                         net (fo=2, routed)           2.045     3.514    ROM_16_8/addr_IBUF[3]
    SLICE_X0Y44          LUT4 (Prop_lut4_I0_O)        0.124     3.638 r  ROM_16_8/out_final_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.067     5.705    out_final_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.526     9.231 r  out_final_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.231    out_final[3]
    N14                                                               r  out_final[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            out_final[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.136ns  (logic 5.367ns (58.747%)  route 3.769ns (41.253%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  addr_IBUF[0]_inst/O
                         net (fo=4, routed)           1.426     2.917    ROM_16_8/addr_IBUF[0]
    SLICE_X0Y44          LUT3 (Prop_lut3_I1_O)        0.150     3.067 r  ROM_16_8/out_final_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.342     5.410    out_final_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.726     9.136 r  out_final_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.136    out_final[0]
    H17                                                               r  out_final[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            out_final[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.877ns  (logic 5.148ns (57.992%)  route 3.729ns (42.008%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  addr_IBUF[0]_inst/O
                         net (fo=4, routed)           1.426     2.917    ROM_16_8/addr_IBUF[0]
    SLICE_X0Y44          LUT3 (Prop_lut3_I1_O)        0.124     3.041 r  ROM_16_8/out_final_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.303     5.344    out_final_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.533     8.877 r  out_final_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.877    out_final[2]
    J13                                                               r  out_final[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            out_final[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.511ns  (logic 1.531ns (60.961%)  route 0.980ns (39.039%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  addr_IBUF[0]_inst/O
                         net (fo=4, routed)           0.486     0.745    ROM_16_8/addr_IBUF[0]
    SLICE_X0Y44          LUT4 (Prop_lut4_I2_O)        0.045     0.790 r  ROM_16_8/out_final_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.494     1.284    out_final_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.227     2.511 r  out_final_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.511    out_final[3]
    N14                                                               r  out_final[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            out_final[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.576ns  (logic 1.531ns (59.438%)  route 1.045ns (40.562%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  addr_IBUF[1]_inst/O
                         net (fo=4, routed)           0.436     0.688    ROM_16_8/addr_IBUF[1]
    SLICE_X0Y44          LUT3 (Prop_lut3_I2_O)        0.045     0.733 r  ROM_16_8/out_final_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.609     1.342    out_final_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.234     2.576 r  out_final_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.576    out_final[2]
    J13                                                               r  out_final[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            out_final[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.577ns  (logic 1.618ns (62.793%)  route 0.959ns (37.207%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  addr_IBUF[0]_inst/O
                         net (fo=4, routed)           0.486     0.745    ROM_16_8/addr_IBUF[0]
    SLICE_X0Y44          LUT4 (Prop_lut4_I3_O)        0.049     0.794 r  ROM_16_8/out_final_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.473     1.266    out_final_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.311     2.577 r  out_final_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.577    out_final[1]
    K15                                                               r  out_final[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            out_final[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.657ns  (logic 1.585ns (59.665%)  route 1.072ns (40.335%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  addr_IBUF[1]_inst/O
                         net (fo=4, routed)           0.436     0.688    ROM_16_8/addr_IBUF[1]
    SLICE_X0Y44          LUT3 (Prop_lut3_I2_O)        0.046     0.734 r  ROM_16_8/out_final_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.635     1.370    out_final_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.287     2.657 r  out_final_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.657    out_final[0]
    H17                                                               r  out_final[0] (OUT)
  -------------------------------------------------------------------    -------------------





