INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:09:05 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.710ns  (required time - arrival time)
  Source:                 buffer24/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.720ns period=7.440ns})
  Destination:            buffer10/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.720ns period=7.440ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.440ns  (clk rise@7.440ns - clk rise@0.000ns)
  Data Path Delay:        7.897ns  (logic 1.884ns (23.857%)  route 6.013ns (76.143%))
  Logic Levels:           22  (CARRY4=7 LUT3=1 LUT4=2 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.923 - 7.440 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1373, unset)         0.508     0.508    buffer24/clk
                         FDRE                                         r  buffer24/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer24/outputValid_reg/Q
                         net (fo=13, unplaced)        0.466     1.200    control_merge0/tehb/control/buffer24_outs_valid
                         LUT5 (Prop_lut5_I0_O)        0.119     1.319 f  control_merge0/tehb/control/n_ready_INST_0_i_2/O
                         net (fo=11, unplaced)        0.268     1.587    control_merge0/tehb/control/n_ready_INST_0_i_2_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     1.630 r  control_merge0/tehb/control/feature_loadAddr[9]_INST_0_i_3/O
                         net (fo=132, unplaced)       0.351     1.981    control_merge0/tehb/control/transmitValue_reg_5
                         LUT5 (Prop_lut5_I2_O)        0.043     2.024 f  control_merge0/tehb/control/feature_loadAddr[0]_INST_0_i_1/O
                         net (fo=7, unplaced)         0.412     2.436    cmpi0/buffer8_outs[0]
                         LUT4 (Prop_lut4_I1_O)        0.049     2.485 r  cmpi0/feature_loadEn_INST_0_i_51/O
                         net (fo=1, unplaced)         0.000     2.485    cmpi0/feature_loadEn_INST_0_i_51_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     2.769 r  cmpi0/feature_loadEn_INST_0_i_31/CO[3]
                         net (fo=1, unplaced)         0.007     2.776    cmpi0/feature_loadEn_INST_0_i_31_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.826 r  cmpi0/feature_loadEn_INST_0_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     2.826    cmpi0/feature_loadEn_INST_0_i_14_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.876 r  cmpi0/feature_loadEn_INST_0_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.876    cmpi0/feature_loadEn_INST_0_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.926 f  cmpi0/feature_loadEn_INST_0_i_3/CO[3]
                         net (fo=75, unplaced)        0.680     3.606    init0/control/result[0]
                         LUT5 (Prop_lut5_I2_O)        0.043     3.649 f  init0/control/start_ready_INST_0_i_13/O
                         net (fo=42, unplaced)        0.322     3.971    init0/control/dataReg_reg[0]
                         LUT4 (Prop_lut4_I0_O)        0.043     4.014 f  init0/control/fullReg_i_3/O
                         net (fo=34, unplaced)        0.317     4.331    init14/control/p_2_in
                         LUT6 (Prop_lut6_I5_O)        0.043     4.374 r  init14/control/Memory[0][0]_i_42/O
                         net (fo=1, unplaced)         0.377     4.751    cmpi5/Memory_reg[0][0]_i_7_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.794 r  cmpi5/Memory[0][0]_i_22/O
                         net (fo=1, unplaced)         0.000     4.794    cmpi5/Memory[0][0]_i_22_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     5.040 r  cmpi5/Memory_reg[0][0]_i_7/CO[3]
                         net (fo=1, unplaced)         0.007     5.047    cmpi5/Memory_reg[0][0]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.097 r  cmpi5/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.097    cmpi5/Memory_reg[0][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     5.219 f  cmpi5/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=9, unplaced)         0.285     5.504    buffer56/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.122     5.626 f  buffer56/fifo/transmitValue_i_5__6/O
                         net (fo=3, unplaced)         0.262     5.888    buffer56/fifo/Empty_reg_1
                         LUT6 (Prop_lut6_I4_O)        0.043     5.931 r  buffer56/fifo/transmitValue_i_4__5/O
                         net (fo=4, unplaced)         0.268     6.199    fork15/control/generateBlocks[0].regblock/transmitValue_i_2__16
                         LUT6 (Prop_lut6_I1_O)        0.043     6.242 r  fork15/control/generateBlocks[0].regblock/transmitValue_i_4__4/O
                         net (fo=1, unplaced)         0.705     6.947    fork10/control/generateBlocks[4].regblock/transmitValue_reg_2
                         LUT5 (Prop_lut5_I0_O)        0.043     6.990 r  fork10/control/generateBlocks[4].regblock/transmitValue_i_2__16/O
                         net (fo=9, unplaced)         0.285     7.275    buffer35/fifo/anyBlockStop
                         LUT6 (Prop_lut6_I4_O)        0.043     7.318 r  buffer35/fifo/fullReg_i_8/O
                         net (fo=1, unplaced)         0.377     7.695    fork6/control/generateBlocks[0].regblock/transmitValue_reg_4
                         LUT6 (Prop_lut6_I1_O)        0.043     7.738 f  fork6/control/generateBlocks[0].regblock/fullReg_i_4/O
                         net (fo=23, unplaced)        0.307     8.045    control_merge0/tehb/control/cmpi0_result_ready
                         LUT6 (Prop_lut6_I2_O)        0.043     8.088 r  control_merge0/tehb/control/dataReg[31]_i_1/O
                         net (fo=32, unplaced)        0.317     8.405    buffer10/E[0]
                         FDRE                                         r  buffer10/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.440     7.440 r  
                                                      0.000     7.440 r  clk (IN)
                         net (fo=1373, unset)         0.483     7.923    buffer10/clk
                         FDRE                                         r  buffer10/dataReg_reg[0]/C
                         clock pessimism              0.000     7.923    
                         clock uncertainty           -0.035     7.887    
                         FDRE (Setup_fdre_C_CE)      -0.192     7.695    buffer10/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.695    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                 -0.710    




