// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.2
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="array_io,hls_ip_2015_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160tfbg484-1,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.400000,HLS_SYN_LAT=11,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1228,HLS_SYN_LUT=1191}" *)

module array_io (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        d_o_0_din,
        d_o_0_full_n,
        d_o_0_write,
        d_o_1_din,
        d_o_1_full_n,
        d_o_1_write,
        d_o_2_din,
        d_o_2_full_n,
        d_o_2_write,
        d_o_3_din,
        d_o_3_full_n,
        d_o_3_write,
        d_i_0_address0,
        d_i_0_ce0,
        d_i_0_q0,
        d_i_0_address1,
        d_i_0_ce1,
        d_i_0_q1,
        d_i_1_address0,
        d_i_1_ce0,
        d_i_1_q0,
        d_i_1_address1,
        d_i_1_ce1,
        d_i_1_q1
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 12'b1;
parameter    ap_ST_st2_fsm_1 = 12'b10;
parameter    ap_ST_st3_fsm_2 = 12'b100;
parameter    ap_ST_st4_fsm_3 = 12'b1000;
parameter    ap_ST_st5_fsm_4 = 12'b10000;
parameter    ap_ST_st6_fsm_5 = 12'b100000;
parameter    ap_ST_st7_fsm_6 = 12'b1000000;
parameter    ap_ST_st8_fsm_7 = 12'b10000000;
parameter    ap_ST_st9_fsm_8 = 12'b100000000;
parameter    ap_ST_st10_fsm_9 = 12'b1000000000;
parameter    ap_ST_st11_fsm_10 = 12'b10000000000;
parameter    ap_ST_st12_fsm_11 = 12'b100000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_const_lv64_8 = 64'b1000;
parameter    ap_const_lv64_2 = 64'b10;
parameter    ap_const_lv64_9 = 64'b1001;
parameter    ap_const_lv64_3 = 64'b11;
parameter    ap_const_lv64_A = 64'b1010;
parameter    ap_const_lv64_4 = 64'b100;
parameter    ap_const_lv64_B = 64'b1011;
parameter    ap_const_lv64_5 = 64'b101;
parameter    ap_const_lv64_C = 64'b1100;
parameter    ap_const_lv64_6 = 64'b110;
parameter    ap_const_lv64_D = 64'b1101;
parameter    ap_const_lv64_7 = 64'b111;
parameter    ap_const_lv64_E = 64'b1110;
parameter    ap_const_lv64_F = 64'b1111;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] d_o_0_din;
input   d_o_0_full_n;
output   d_o_0_write;
output  [15:0] d_o_1_din;
input   d_o_1_full_n;
output   d_o_1_write;
output  [15:0] d_o_2_din;
input   d_o_2_full_n;
output   d_o_2_write;
output  [15:0] d_o_3_din;
input   d_o_3_full_n;
output   d_o_3_write;
output  [3:0] d_i_0_address0;
output   d_i_0_ce0;
input  [15:0] d_i_0_q0;
output  [3:0] d_i_0_address1;
output   d_i_0_ce1;
input  [15:0] d_i_0_q1;
output  [3:0] d_i_1_address0;
output   d_i_1_ce0;
input  [15:0] d_i_1_q0;
output  [3:0] d_i_1_address1;
output   d_i_1_ce1;
input  [15:0] d_i_1_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] d_o_0_din;
reg d_o_0_write;
reg[15:0] d_o_1_din;
reg d_o_1_write;
reg[15:0] d_o_2_din;
reg d_o_2_write;
reg[15:0] d_o_3_din;
reg d_o_3_write;
reg[3:0] d_i_0_address0;
reg d_i_0_ce0;
reg[3:0] d_i_0_address1;
reg d_i_0_ce1;
reg[3:0] d_i_1_address0;
reg d_i_1_ce0;
reg[3:0] d_i_1_address1;
reg d_i_1_ce1;
(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm = 12'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_28;
reg   [31:0] acc_0 = 32'b00000000000000000000000000000000;
reg   [31:0] acc_1 = 32'b00000000000000000000000000000000;
reg   [31:0] acc_2 = 32'b00000000000000000000000000000000;
reg   [31:0] acc_3 = 32'b00000000000000000000000000000000;
reg   [31:0] acc_4 = 32'b00000000000000000000000000000000;
reg   [31:0] acc_5 = 32'b00000000000000000000000000000000;
reg   [31:0] acc_6 = 32'b00000000000000000000000000000000;
reg   [31:0] acc_7 = 32'b00000000000000000000000000000000;
reg   [15:0] reg_412;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_83;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_90;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_98;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_106;
reg    ap_sig_bdd_115;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_124;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_133;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_142;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_151;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_160;
reg   [15:0] reg_416;
reg   [15:0] reg_420;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_178;
reg   [15:0] reg_424;
wire  signed [31:0] acc_0_loc_assign_2_fu_436_p2;
reg  signed [31:0] acc_0_loc_assign_2_reg_968;
wire   [15:0] tmp_fu_442_p1;
reg   [15:0] tmp_reg_973;
wire  signed [31:0] acc_1_loc_assign_2_fu_454_p2;
reg  signed [31:0] acc_1_loc_assign_2_reg_998;
wire   [15:0] tmp_1_fu_460_p1;
reg   [15:0] tmp_1_reg_1003;
wire   [15:0] tmp_9_fu_473_p1;
reg   [15:0] tmp_9_reg_1013;
wire  signed [31:0] acc_0_loc_fu_481_p2;
reg  signed [31:0] acc_0_loc_reg_1023;
wire   [15:0] tmp_17_fu_487_p1;
reg   [15:0] tmp_17_reg_1028;
wire  signed [31:0] acc_2_loc_assign_2_fu_499_p2;
reg  signed [31:0] acc_2_loc_assign_2_reg_1043;
wire   [15:0] tmp_3_fu_505_p1;
reg   [15:0] tmp_3_reg_1048;
wire   [15:0] tmp_10_fu_518_p1;
reg   [15:0] tmp_10_reg_1058;
wire  signed [31:0] acc_1_loc_fu_526_p2;
reg  signed [31:0] acc_1_loc_reg_1068;
wire   [15:0] tmp_18_fu_532_p1;
reg   [15:0] tmp_18_reg_1073;
wire  signed [31:0] acc_3_loc_assign_2_fu_564_p2;
reg  signed [31:0] acc_3_loc_assign_2_reg_1088;
wire   [15:0] tmp_4_fu_570_p1;
reg   [15:0] tmp_4_reg_1093;
wire   [15:0] tmp_11_fu_583_p1;
reg   [15:0] tmp_11_reg_1103;
wire  signed [31:0] acc_2_loc_fu_591_p2;
reg  signed [31:0] acc_2_loc_reg_1113;
wire   [15:0] tmp_19_fu_597_p1;
reg   [15:0] tmp_19_reg_1118;
wire  signed [31:0] acc_4_loc_assign_2_fu_629_p2;
reg  signed [31:0] acc_4_loc_assign_2_reg_1133;
wire   [15:0] tmp_5_fu_635_p1;
reg   [15:0] tmp_5_reg_1138;
wire   [15:0] tmp_12_fu_648_p1;
reg   [15:0] tmp_12_reg_1148;
wire  signed [31:0] acc_3_loc_fu_656_p2;
reg  signed [31:0] acc_3_loc_reg_1158;
wire   [15:0] tmp_20_fu_662_p1;
reg   [15:0] tmp_20_reg_1163;
wire  signed [31:0] acc_5_loc_assign_2_fu_694_p2;
reg  signed [31:0] acc_5_loc_assign_2_reg_1178;
wire   [15:0] tmp_6_fu_700_p1;
reg   [15:0] tmp_6_reg_1183;
wire   [15:0] tmp_13_fu_713_p1;
reg   [15:0] tmp_13_reg_1193;
wire  signed [31:0] acc_4_loc_fu_721_p2;
reg  signed [31:0] acc_4_loc_reg_1203;
wire   [15:0] tmp_21_fu_727_p1;
reg   [15:0] tmp_21_reg_1208;
wire  signed [31:0] acc_6_loc_assign_2_fu_759_p2;
reg  signed [31:0] acc_6_loc_assign_2_reg_1223;
wire   [15:0] tmp_7_fu_765_p1;
reg   [15:0] tmp_7_reg_1228;
wire   [15:0] tmp_14_fu_778_p1;
reg   [15:0] tmp_14_reg_1233;
wire  signed [31:0] acc_5_loc_fu_786_p2;
reg  signed [31:0] acc_5_loc_reg_1243;
wire   [15:0] tmp_22_fu_792_p1;
reg   [15:0] tmp_22_reg_1248;
wire  signed [31:0] acc_7_loc_assign_2_fu_824_p2;
reg  signed [31:0] acc_7_loc_assign_2_reg_1263;
wire   [15:0] tmp_8_fu_830_p1;
reg   [15:0] tmp_8_reg_1268;
wire   [15:0] tmp_15_fu_843_p1;
reg   [15:0] tmp_15_reg_1273;
wire  signed [31:0] acc_6_loc_fu_851_p2;
reg  signed [31:0] acc_6_loc_reg_1278;
wire   [15:0] tmp_23_fu_857_p1;
reg   [15:0] tmp_23_reg_1283;
wire   [15:0] tmp_16_fu_890_p1;
reg   [15:0] tmp_16_reg_1293;
wire  signed [31:0] acc_7_loc_fu_898_p2;
reg  signed [31:0] acc_7_loc_reg_1298;
wire   [15:0] tmp_24_fu_904_p1;
reg   [15:0] tmp_24_reg_1303;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_bdd_364;
wire   [15:0] tmp_25_fu_551_p1;
wire   [15:0] tmp_26_fu_616_p1;
wire   [15:0] tmp_27_fu_681_p1;
wire   [15:0] tmp_28_fu_746_p1;
wire   [15:0] tmp_29_fu_811_p1;
wire   [15:0] tmp_30_fu_876_p1;
wire   [15:0] tmp_31_fu_923_p1;
wire   [15:0] tmp_32_fu_943_p1;
wire  signed [31:0] temp_s_fu_540_p2;
wire  signed [31:0] temp_1_fu_605_p2;
wire  signed [31:0] temp_2_fu_670_p2;
wire  signed [31:0] temp_3_fu_735_p2;
wire  signed [31:0] temp_4_fu_800_p2;
wire  signed [31:0] temp_5_fu_865_p2;
wire  signed [31:0] temp_6_fu_912_p2;
wire  signed [31:0] temp_7_fu_932_p2;
wire  signed [31:0] tmp_2_fu_432_p1;
wire  signed [31:0] tmp_2_1_fu_450_p1;
wire  signed [31:0] tmp_2_8_fu_464_p1;
wire  signed [31:0] acc_0_loc_assign_1_fu_468_p2;
wire  signed [31:0] tmp_2_15_fu_477_p1;
wire  signed [31:0] tmp_2_2_fu_495_p1;
wire  signed [31:0] tmp_2_9_fu_509_p1;
wire  signed [31:0] acc_1_loc_assign_1_fu_513_p2;
wire  signed [31:0] tmp_2_16_fu_522_p1;
wire  signed [31:0] tmp_2_23_fu_536_p1;
wire  signed [31:0] tmp_2_3_fu_560_p1;
wire  signed [31:0] tmp_2_s_fu_574_p1;
wire  signed [31:0] acc_2_loc_assign_1_fu_578_p2;
wire  signed [31:0] tmp_2_17_fu_587_p1;
wire  signed [31:0] tmp_2_24_fu_601_p1;
wire  signed [31:0] tmp_2_4_fu_625_p1;
wire  signed [31:0] tmp_2_10_fu_639_p1;
wire  signed [31:0] acc_3_loc_assign_1_fu_643_p2;
wire  signed [31:0] tmp_2_18_fu_652_p1;
wire  signed [31:0] tmp_2_25_fu_666_p1;
wire  signed [31:0] tmp_2_5_fu_690_p1;
wire  signed [31:0] tmp_2_11_fu_704_p1;
wire  signed [31:0] acc_4_loc_assign_1_fu_708_p2;
wire  signed [31:0] tmp_2_19_fu_717_p1;
wire  signed [31:0] tmp_2_26_fu_731_p1;
wire  signed [31:0] tmp_2_6_fu_755_p1;
wire  signed [31:0] tmp_2_12_fu_769_p1;
wire  signed [31:0] acc_5_loc_assign_1_fu_773_p2;
wire  signed [31:0] tmp_2_20_fu_782_p1;
wire  signed [31:0] tmp_2_27_fu_796_p1;
wire  signed [31:0] tmp_2_7_fu_820_p1;
wire  signed [31:0] tmp_2_13_fu_834_p1;
wire  signed [31:0] acc_6_loc_assign_1_fu_838_p2;
wire  signed [31:0] tmp_2_21_fu_847_p1;
wire  signed [31:0] tmp_2_28_fu_861_p1;
wire  signed [31:0] tmp_2_14_fu_881_p1;
wire  signed [31:0] acc_7_loc_assign_1_fu_885_p2;
wire  signed [31:0] tmp_2_22_fu_894_p1;
wire  signed [31:0] tmp_2_29_fu_908_p1;
wire  signed [31:0] tmp_2_30_fu_928_p1;
reg   [11:0] ap_NS_fsm;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~ap_sig_bdd_115)) begin
        acc_0 <= temp_s_fu_540_p2;
        acc_1_loc_reg_1068 <= acc_1_loc_fu_526_p2;
        acc_2_loc_assign_2_reg_1043 <= acc_2_loc_assign_2_fu_499_p2;
        tmp_10_reg_1058 <= tmp_10_fu_518_p1;
        tmp_18_reg_1073 <= tmp_18_fu_532_p1;
        tmp_3_reg_1048 <= tmp_3_fu_505_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        acc_0_loc_assign_2_reg_968 <= acc_0_loc_assign_2_fu_436_p2;
        tmp_reg_973 <= tmp_fu_442_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        acc_0_loc_reg_1023 <= acc_0_loc_fu_481_p2;
        acc_1_loc_assign_2_reg_998 <= acc_1_loc_assign_2_fu_454_p2;
        tmp_17_reg_1028 <= tmp_17_fu_487_p1;
        tmp_1_reg_1003 <= tmp_1_fu_460_p1;
        tmp_9_reg_1013 <= tmp_9_fu_473_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5))) begin
        acc_1 <= temp_1_fu_605_p2;
        acc_2_loc_reg_1113 <= acc_2_loc_fu_591_p2;
        acc_3_loc_assign_2_reg_1088 <= acc_3_loc_assign_2_fu_564_p2;
        tmp_11_reg_1103 <= tmp_11_fu_583_p1;
        tmp_19_reg_1118 <= tmp_19_fu_597_p1;
        tmp_4_reg_1093 <= tmp_4_fu_570_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6))) begin
        acc_2 <= temp_2_fu_670_p2;
        acc_3_loc_reg_1158 <= acc_3_loc_fu_656_p2;
        acc_4_loc_assign_2_reg_1133 <= acc_4_loc_assign_2_fu_629_p2;
        tmp_12_reg_1148 <= tmp_12_fu_648_p1;
        tmp_20_reg_1163 <= tmp_20_fu_662_p1;
        tmp_5_reg_1138 <= tmp_5_fu_635_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7))) begin
        acc_3 <= temp_3_fu_735_p2;
        acc_4_loc_reg_1203 <= acc_4_loc_fu_721_p2;
        acc_5_loc_assign_2_reg_1178 <= acc_5_loc_assign_2_fu_694_p2;
        tmp_13_reg_1193 <= tmp_13_fu_713_p1;
        tmp_21_reg_1208 <= tmp_21_fu_727_p1;
        tmp_6_reg_1183 <= tmp_6_fu_700_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8))) begin
        acc_4 <= temp_4_fu_800_p2;
        acc_5_loc_reg_1243 <= acc_5_loc_fu_786_p2;
        acc_6_loc_assign_2_reg_1223 <= acc_6_loc_assign_2_fu_759_p2;
        tmp_14_reg_1233 <= tmp_14_fu_778_p1;
        tmp_22_reg_1248 <= tmp_22_fu_792_p1;
        tmp_7_reg_1228 <= tmp_7_fu_765_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        acc_5 <= temp_5_fu_865_p2;
        acc_6_loc_reg_1278 <= acc_6_loc_fu_851_p2;
        acc_7_loc_assign_2_reg_1263 <= acc_7_loc_assign_2_fu_824_p2;
        tmp_15_reg_1273 <= tmp_15_fu_843_p1;
        tmp_23_reg_1283 <= tmp_23_fu_857_p1;
        tmp_8_reg_1268 <= tmp_8_fu_830_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        acc_6 <= temp_6_fu_912_p2;
        acc_7_loc_reg_1298 <= acc_7_loc_fu_898_p2;
        tmp_16_reg_1293 <= tmp_16_fu_890_p1;
        tmp_24_reg_1303 <= tmp_24_fu_904_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        acc_7 <= temp_7_fu_932_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~ap_sig_bdd_115) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)))) begin
        reg_412 <= d_i_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~ap_sig_bdd_115) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)))) begin
        reg_416 <= d_i_0_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~ap_sig_bdd_115) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)))) begin
        reg_420 <= d_i_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~ap_sig_bdd_115) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)))) begin
        reg_424 <= d_i_1_q1;
    end
end

/// ap_done assign process. ///
always @ (ap_sig_bdd_115 or ap_sig_cseq_ST_st12_fsm_11)
begin
    if ((~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_bdd_115 or ap_sig_cseq_ST_st12_fsm_11)
begin
    if ((~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st10_fsm_9 assign process. ///
always @ (ap_sig_bdd_160)
begin
    if (ap_sig_bdd_160) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st11_fsm_10 assign process. ///
always @ (ap_sig_bdd_178)
begin
    if (ap_sig_bdd_178) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st12_fsm_11 assign process. ///
always @ (ap_sig_bdd_364)
begin
    if (ap_sig_bdd_364) begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_28)
begin
    if (ap_sig_bdd_28) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_83)
begin
    if (ap_sig_bdd_83) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_90)
begin
    if (ap_sig_bdd_90) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_98)
begin
    if (ap_sig_bdd_98) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_106)
begin
    if (ap_sig_bdd_106) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st6_fsm_5 assign process. ///
always @ (ap_sig_bdd_124)
begin
    if (ap_sig_bdd_124) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st7_fsm_6 assign process. ///
always @ (ap_sig_bdd_133)
begin
    if (ap_sig_bdd_133) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st8_fsm_7 assign process. ///
always @ (ap_sig_bdd_142)
begin
    if (ap_sig_bdd_142) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st9_fsm_8 assign process. ///
always @ (ap_sig_bdd_151)
begin
    if (ap_sig_bdd_151) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

/// d_i_0_address0 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        d_i_0_address0 = ap_const_lv64_F;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        d_i_0_address0 = ap_const_lv64_7;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        d_i_0_address0 = ap_const_lv64_6;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        d_i_0_address0 = ap_const_lv64_5;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        d_i_0_address0 = ap_const_lv64_4;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        d_i_0_address0 = ap_const_lv64_3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        d_i_0_address0 = ap_const_lv64_2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        d_i_0_address0 = ap_const_lv64_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        d_i_0_address0 = ap_const_lv64_0;
    end else begin
        d_i_0_address0 = 'bx;
    end
end

/// d_i_0_address1 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        d_i_0_address1 = ap_const_lv64_E;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        d_i_0_address1 = ap_const_lv64_D;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        d_i_0_address1 = ap_const_lv64_C;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        d_i_0_address1 = ap_const_lv64_B;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        d_i_0_address1 = ap_const_lv64_A;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        d_i_0_address1 = ap_const_lv64_9;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        d_i_0_address1 = ap_const_lv64_8;
    end else begin
        d_i_0_address1 = 'bx;
    end
end

/// d_i_0_ce0 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_bdd_115 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~ap_sig_bdd_115) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0)))) begin
        d_i_0_ce0 = ap_const_logic_1;
    end else begin
        d_i_0_ce0 = ap_const_logic_0;
    end
end

/// d_i_0_ce1 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_bdd_115 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~ap_sig_bdd_115) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)))) begin
        d_i_0_ce1 = ap_const_logic_1;
    end else begin
        d_i_0_ce1 = ap_const_logic_0;
    end
end

/// d_i_1_address0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st10_fsm_9)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        d_i_1_address0 = ap_const_lv64_F;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        d_i_1_address0 = ap_const_lv64_7;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        d_i_1_address0 = ap_const_lv64_6;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        d_i_1_address0 = ap_const_lv64_5;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        d_i_1_address0 = ap_const_lv64_4;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        d_i_1_address0 = ap_const_lv64_3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        d_i_1_address0 = ap_const_lv64_2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        d_i_1_address0 = ap_const_lv64_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        d_i_1_address0 = ap_const_lv64_0;
    end else begin
        d_i_1_address0 = 'bx;
    end
end

/// d_i_1_address1 assign process. ///
always @ (ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        d_i_1_address1 = ap_const_lv64_E;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        d_i_1_address1 = ap_const_lv64_D;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        d_i_1_address1 = ap_const_lv64_C;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        d_i_1_address1 = ap_const_lv64_B;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        d_i_1_address1 = ap_const_lv64_A;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        d_i_1_address1 = ap_const_lv64_9;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        d_i_1_address1 = ap_const_lv64_8;
    end else begin
        d_i_1_address1 = 'bx;
    end
end

/// d_i_1_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_bdd_115 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st10_fsm_9)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~ap_sig_bdd_115) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)))) begin
        d_i_1_ce0 = ap_const_logic_1;
    end else begin
        d_i_1_ce0 = ap_const_logic_0;
    end
end

/// d_i_1_ce1 assign process. ///
always @ (ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_bdd_115 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~ap_sig_bdd_115) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)))) begin
        d_i_1_ce1 = ap_const_logic_1;
    end else begin
        d_i_1_ce1 = ap_const_logic_0;
    end
end

/// d_o_0_din assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_bdd_115 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st11_fsm_10 or tmp_reg_973 or tmp_1_reg_1003 or tmp_3_reg_1048 or tmp_4_reg_1093 or tmp_5_reg_1138 or tmp_6_reg_1183 or tmp_7_reg_1228 or tmp_8_reg_1268 or ap_sig_cseq_ST_st12_fsm_11)
begin
    if (~ap_sig_bdd_115) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
            d_o_0_din = tmp_8_reg_1268;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
            d_o_0_din = tmp_7_reg_1228;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
            d_o_0_din = tmp_6_reg_1183;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
            d_o_0_din = tmp_5_reg_1138;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
            d_o_0_din = tmp_4_reg_1093;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
            d_o_0_din = tmp_3_reg_1048;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
            d_o_0_din = tmp_1_reg_1003;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
            d_o_0_din = tmp_reg_973;
        end else begin
            d_o_0_din = 'bx;
        end
    end else begin
        d_o_0_din = 'bx;
    end
end

/// d_o_0_write assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_bdd_115 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st12_fsm_11)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~ap_sig_bdd_115) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)))) begin
        d_o_0_write = ap_const_logic_1;
    end else begin
        d_o_0_write = ap_const_logic_0;
    end
end

/// d_o_1_din assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_bdd_115 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st11_fsm_10 or tmp_9_reg_1013 or tmp_10_reg_1058 or tmp_11_reg_1103 or tmp_12_reg_1148 or tmp_13_reg_1193 or tmp_14_reg_1233 or tmp_15_reg_1273 or tmp_16_reg_1293 or ap_sig_cseq_ST_st12_fsm_11)
begin
    if (~ap_sig_bdd_115) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
            d_o_1_din = tmp_16_reg_1293;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
            d_o_1_din = tmp_15_reg_1273;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
            d_o_1_din = tmp_14_reg_1233;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
            d_o_1_din = tmp_13_reg_1193;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
            d_o_1_din = tmp_12_reg_1148;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
            d_o_1_din = tmp_11_reg_1103;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
            d_o_1_din = tmp_10_reg_1058;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
            d_o_1_din = tmp_9_reg_1013;
        end else begin
            d_o_1_din = 'bx;
        end
    end else begin
        d_o_1_din = 'bx;
    end
end

/// d_o_1_write assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_bdd_115 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st12_fsm_11)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~ap_sig_bdd_115) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)))) begin
        d_o_1_write = ap_const_logic_1;
    end else begin
        d_o_1_write = ap_const_logic_0;
    end
end

/// d_o_2_din assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_bdd_115 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st11_fsm_10 or tmp_17_reg_1028 or tmp_18_reg_1073 or tmp_19_reg_1118 or tmp_20_reg_1163 or tmp_21_reg_1208 or tmp_22_reg_1248 or tmp_23_reg_1283 or tmp_24_reg_1303 or ap_sig_cseq_ST_st12_fsm_11)
begin
    if (~ap_sig_bdd_115) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
            d_o_2_din = tmp_24_reg_1303;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
            d_o_2_din = tmp_23_reg_1283;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
            d_o_2_din = tmp_22_reg_1248;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
            d_o_2_din = tmp_21_reg_1208;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
            d_o_2_din = tmp_20_reg_1163;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
            d_o_2_din = tmp_19_reg_1118;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
            d_o_2_din = tmp_18_reg_1073;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
            d_o_2_din = tmp_17_reg_1028;
        end else begin
            d_o_2_din = 'bx;
        end
    end else begin
        d_o_2_din = 'bx;
    end
end

/// d_o_2_write assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_bdd_115 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st12_fsm_11)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~ap_sig_bdd_115) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)))) begin
        d_o_2_write = ap_const_logic_1;
    end else begin
        d_o_2_write = ap_const_logic_0;
    end
end

/// d_o_3_din assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_bdd_115 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st12_fsm_11 or tmp_25_fu_551_p1 or tmp_26_fu_616_p1 or tmp_27_fu_681_p1 or tmp_28_fu_746_p1 or tmp_29_fu_811_p1 or tmp_30_fu_876_p1 or tmp_31_fu_923_p1 or tmp_32_fu_943_p1)
begin
    if (~ap_sig_bdd_115) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
            d_o_3_din = tmp_32_fu_943_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
            d_o_3_din = tmp_31_fu_923_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
            d_o_3_din = tmp_30_fu_876_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
            d_o_3_din = tmp_29_fu_811_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
            d_o_3_din = tmp_28_fu_746_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
            d_o_3_din = tmp_27_fu_681_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
            d_o_3_din = tmp_26_fu_616_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
            d_o_3_din = tmp_25_fu_551_p1;
        end else begin
            d_o_3_din = 'bx;
        end
    end else begin
        d_o_3_din = 'bx;
    end
end

/// d_o_3_write assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_bdd_115 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st12_fsm_11)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~ap_sig_bdd_115) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) | (~ap_sig_bdd_115 & (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)))) begin
        d_o_3_write = ap_const_logic_1;
    end else begin
        d_o_3_write = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or ap_sig_bdd_115)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            if (~ap_sig_bdd_115) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        end
        ap_ST_st6_fsm_5 : 
        begin
            if (~ap_sig_bdd_115) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st7_fsm_6 : 
        begin
            if (~ap_sig_bdd_115) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end
        end
        ap_ST_st8_fsm_7 : 
        begin
            if (~ap_sig_bdd_115) begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        end
        ap_ST_st9_fsm_8 : 
        begin
            if (~ap_sig_bdd_115) begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end
        end
        ap_ST_st10_fsm_9 : 
        begin
            if (~ap_sig_bdd_115) begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end else begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end
        end
        ap_ST_st11_fsm_10 : 
        begin
            if (~ap_sig_bdd_115) begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end else begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end
        end
        ap_ST_st12_fsm_11 : 
        begin
            if (~ap_sig_bdd_115) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_loc_assign_1_fu_468_p2 = ($signed(acc_0_loc_assign_2_reg_968) + $signed(tmp_2_8_fu_464_p1));
assign acc_0_loc_assign_2_fu_436_p2 = ($signed(acc_0) + $signed(tmp_2_fu_432_p1));
assign acc_0_loc_fu_481_p2 = ($signed(acc_0_loc_assign_1_fu_468_p2) + $signed(tmp_2_15_fu_477_p1));
assign acc_1_loc_assign_1_fu_513_p2 = ($signed(acc_1_loc_assign_2_reg_998) + $signed(tmp_2_9_fu_509_p1));
assign acc_1_loc_assign_2_fu_454_p2 = ($signed(acc_1) + $signed(tmp_2_1_fu_450_p1));
assign acc_1_loc_fu_526_p2 = ($signed(acc_1_loc_assign_1_fu_513_p2) + $signed(tmp_2_16_fu_522_p1));
assign acc_2_loc_assign_1_fu_578_p2 = ($signed(acc_2_loc_assign_2_reg_1043) + $signed(tmp_2_s_fu_574_p1));
assign acc_2_loc_assign_2_fu_499_p2 = ($signed(acc_2) + $signed(tmp_2_2_fu_495_p1));
assign acc_2_loc_fu_591_p2 = ($signed(acc_2_loc_assign_1_fu_578_p2) + $signed(tmp_2_17_fu_587_p1));
assign acc_3_loc_assign_1_fu_643_p2 = ($signed(acc_3_loc_assign_2_reg_1088) + $signed(tmp_2_10_fu_639_p1));
assign acc_3_loc_assign_2_fu_564_p2 = ($signed(acc_3) + $signed(tmp_2_3_fu_560_p1));
assign acc_3_loc_fu_656_p2 = ($signed(acc_3_loc_assign_1_fu_643_p2) + $signed(tmp_2_18_fu_652_p1));
assign acc_4_loc_assign_1_fu_708_p2 = ($signed(acc_4_loc_assign_2_reg_1133) + $signed(tmp_2_11_fu_704_p1));
assign acc_4_loc_assign_2_fu_629_p2 = ($signed(acc_4) + $signed(tmp_2_4_fu_625_p1));
assign acc_4_loc_fu_721_p2 = ($signed(acc_4_loc_assign_1_fu_708_p2) + $signed(tmp_2_19_fu_717_p1));
assign acc_5_loc_assign_1_fu_773_p2 = ($signed(acc_5_loc_assign_2_reg_1178) + $signed(tmp_2_12_fu_769_p1));
assign acc_5_loc_assign_2_fu_694_p2 = ($signed(acc_5) + $signed(tmp_2_5_fu_690_p1));
assign acc_5_loc_fu_786_p2 = ($signed(acc_5_loc_assign_1_fu_773_p2) + $signed(tmp_2_20_fu_782_p1));
assign acc_6_loc_assign_1_fu_838_p2 = ($signed(acc_6_loc_assign_2_reg_1223) + $signed(tmp_2_13_fu_834_p1));
assign acc_6_loc_assign_2_fu_759_p2 = ($signed(acc_6) + $signed(tmp_2_6_fu_755_p1));
assign acc_6_loc_fu_851_p2 = ($signed(acc_6_loc_assign_1_fu_838_p2) + $signed(tmp_2_21_fu_847_p1));
assign acc_7_loc_assign_1_fu_885_p2 = ($signed(acc_7_loc_assign_2_reg_1263) + $signed(tmp_2_14_fu_881_p1));
assign acc_7_loc_assign_2_fu_824_p2 = ($signed(acc_7) + $signed(tmp_2_7_fu_820_p1));
assign acc_7_loc_fu_898_p2 = ($signed(acc_7_loc_assign_1_fu_885_p2) + $signed(tmp_2_22_fu_894_p1));

/// ap_sig_bdd_106 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_106 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_115 assign process. ///
always @ (d_o_0_full_n or d_o_1_full_n or d_o_2_full_n or d_o_3_full_n)
begin
    ap_sig_bdd_115 = ((d_o_0_full_n == ap_const_logic_0) | (d_o_1_full_n == ap_const_logic_0) | (d_o_2_full_n == ap_const_logic_0) | (d_o_3_full_n == ap_const_logic_0));
end

/// ap_sig_bdd_124 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_124 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_133 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_133 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_142 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_142 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_151 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_151 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end

/// ap_sig_bdd_160 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_160 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end

/// ap_sig_bdd_178 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_178 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end

/// ap_sig_bdd_28 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_28 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_364 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_364 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end

/// ap_sig_bdd_83 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_83 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_90 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_90 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_98 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_98 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end
assign temp_1_fu_605_p2 = ($signed(acc_1_loc_reg_1068) + $signed(tmp_2_24_fu_601_p1));
assign temp_2_fu_670_p2 = ($signed(acc_2_loc_reg_1113) + $signed(tmp_2_25_fu_666_p1));
assign temp_3_fu_735_p2 = ($signed(acc_3_loc_reg_1158) + $signed(tmp_2_26_fu_731_p1));
assign temp_4_fu_800_p2 = ($signed(acc_4_loc_reg_1203) + $signed(tmp_2_27_fu_796_p1));
assign temp_5_fu_865_p2 = ($signed(acc_5_loc_reg_1243) + $signed(tmp_2_28_fu_861_p1));
assign temp_6_fu_912_p2 = ($signed(acc_6_loc_reg_1278) + $signed(tmp_2_29_fu_908_p1));
assign temp_7_fu_932_p2 = ($signed(acc_7_loc_reg_1298) + $signed(tmp_2_30_fu_928_p1));
assign temp_s_fu_540_p2 = ($signed(acc_0_loc_reg_1023) + $signed(tmp_2_23_fu_536_p1));
assign tmp_10_fu_518_p1 = acc_1_loc_assign_1_fu_513_p2[15:0];
assign tmp_11_fu_583_p1 = acc_2_loc_assign_1_fu_578_p2[15:0];
assign tmp_12_fu_648_p1 = acc_3_loc_assign_1_fu_643_p2[15:0];
assign tmp_13_fu_713_p1 = acc_4_loc_assign_1_fu_708_p2[15:0];
assign tmp_14_fu_778_p1 = acc_5_loc_assign_1_fu_773_p2[15:0];
assign tmp_15_fu_843_p1 = acc_6_loc_assign_1_fu_838_p2[15:0];
assign tmp_16_fu_890_p1 = acc_7_loc_assign_1_fu_885_p2[15:0];
assign tmp_17_fu_487_p1 = acc_0_loc_fu_481_p2[15:0];
assign tmp_18_fu_532_p1 = acc_1_loc_fu_526_p2[15:0];
assign tmp_19_fu_597_p1 = acc_2_loc_fu_591_p2[15:0];
assign tmp_1_fu_460_p1 = acc_1_loc_assign_2_fu_454_p2[15:0];
assign tmp_20_fu_662_p1 = acc_3_loc_fu_656_p2[15:0];
assign tmp_21_fu_727_p1 = acc_4_loc_fu_721_p2[15:0];
assign tmp_22_fu_792_p1 = acc_5_loc_fu_786_p2[15:0];
assign tmp_23_fu_857_p1 = acc_6_loc_fu_851_p2[15:0];
assign tmp_24_fu_904_p1 = acc_7_loc_fu_898_p2[15:0];
assign tmp_25_fu_551_p1 = temp_s_fu_540_p2[15:0];
assign tmp_26_fu_616_p1 = temp_1_fu_605_p2[15:0];
assign tmp_27_fu_681_p1 = temp_2_fu_670_p2[15:0];
assign tmp_28_fu_746_p1 = temp_3_fu_735_p2[15:0];
assign tmp_29_fu_811_p1 = temp_4_fu_800_p2[15:0];
assign tmp_2_10_fu_639_p1 = $signed(reg_416);
assign tmp_2_11_fu_704_p1 = $signed(reg_416);
assign tmp_2_12_fu_769_p1 = $signed(reg_416);
assign tmp_2_13_fu_834_p1 = $signed(reg_416);
assign tmp_2_14_fu_881_p1 = $signed(reg_412);
assign tmp_2_15_fu_477_p1 = $signed(reg_420);
assign tmp_2_16_fu_522_p1 = $signed(reg_420);
assign tmp_2_17_fu_587_p1 = $signed(reg_420);
assign tmp_2_18_fu_652_p1 = $signed(reg_420);
assign tmp_2_19_fu_717_p1 = $signed(reg_420);
assign tmp_2_1_fu_450_p1 = $signed(reg_412);
assign tmp_2_20_fu_782_p1 = $signed(reg_420);
assign tmp_2_21_fu_847_p1 = $signed(reg_420);
assign tmp_2_22_fu_894_p1 = $signed(reg_420);
assign tmp_2_23_fu_536_p1 = $signed(reg_424);
assign tmp_2_24_fu_601_p1 = $signed(reg_424);
assign tmp_2_25_fu_666_p1 = $signed(reg_424);
assign tmp_2_26_fu_731_p1 = $signed(reg_424);
assign tmp_2_27_fu_796_p1 = $signed(reg_424);
assign tmp_2_28_fu_861_p1 = $signed(reg_424);
assign tmp_2_29_fu_908_p1 = $signed(reg_424);
assign tmp_2_2_fu_495_p1 = $signed(reg_412);
assign tmp_2_30_fu_928_p1 = $signed(reg_420);
assign tmp_2_3_fu_560_p1 = $signed(reg_412);
assign tmp_2_4_fu_625_p1 = $signed(reg_412);
assign tmp_2_5_fu_690_p1 = $signed(reg_412);
assign tmp_2_6_fu_755_p1 = $signed(reg_412);
assign tmp_2_7_fu_820_p1 = $signed(reg_412);
assign tmp_2_8_fu_464_p1 = $signed(reg_416);
assign tmp_2_9_fu_509_p1 = $signed(reg_416);
assign tmp_2_fu_432_p1 = $signed(reg_412);
assign tmp_2_s_fu_574_p1 = $signed(reg_416);
assign tmp_30_fu_876_p1 = temp_5_fu_865_p2[15:0];
assign tmp_31_fu_923_p1 = temp_6_fu_912_p2[15:0];
assign tmp_32_fu_943_p1 = temp_7_fu_932_p2[15:0];
assign tmp_3_fu_505_p1 = acc_2_loc_assign_2_fu_499_p2[15:0];
assign tmp_4_fu_570_p1 = acc_3_loc_assign_2_fu_564_p2[15:0];
assign tmp_5_fu_635_p1 = acc_4_loc_assign_2_fu_629_p2[15:0];
assign tmp_6_fu_700_p1 = acc_5_loc_assign_2_fu_694_p2[15:0];
assign tmp_7_fu_765_p1 = acc_6_loc_assign_2_fu_759_p2[15:0];
assign tmp_8_fu_830_p1 = acc_7_loc_assign_2_fu_824_p2[15:0];
assign tmp_9_fu_473_p1 = acc_0_loc_assign_1_fu_468_p2[15:0];
assign tmp_fu_442_p1 = acc_0_loc_assign_2_fu_436_p2[15:0];


endmodule //array_io

