{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../laa_core.gen/sources_1/bd/test",
      "name": "test",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2"
    },
    "design_tree": {
      "pcsrc_0": "",
      "if_mux_0": "",
      "control_unit_0": ""
    },
    "components": {
      "pcsrc_0": {
        "vlnv": "xilinx.com:module_ref:pcsrc:1.0",
        "xci_name": "test_pcsrc_0_0",
        "xci_path": "ip\\test_pcsrc_0_0\\test_pcsrc_0_0.xci",
        "inst_hier_path": "pcsrc_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pcsrc",
          "boundary_crc": "0x0"
        },
        "ports": {
          "bcmp": {
            "direction": "I"
          },
          "jump": {
            "direction": "I"
          },
          "pcsrc": {
            "direction": "O"
          }
        }
      },
      "if_mux_0": {
        "vlnv": "xilinx.com:module_ref:if_mux:1.0",
        "xci_name": "test_if_mux_0_0",
        "xci_path": "ip\\test_if_mux_0_0\\test_if_mux_0_0.xci",
        "inst_hier_path": "if_mux_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "if_mux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "pcsrc": {
            "direction": "I"
          },
          "exception": {
            "direction": "I"
          },
          "jaddr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "eaddr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "oldpc": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "newpc": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "control_unit_0": {
        "vlnv": "xilinx.com:module_ref:control_unit:1.0",
        "xci_name": "test_control_unit_0_0",
        "xci_path": "ip\\test_control_unit_0_0\\test_control_unit_0_0.xci",
        "inst_hier_path": "control_unit_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "control_unit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "instr_hi": {
            "direction": "I",
            "left": "14",
            "right": "12"
          },
          "instr_lo": {
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "execption": {
            "direction": "O"
          },
          "jump": {
            "direction": "O"
          },
          "if_flush": {
            "direction": "O"
          },
          "id_flush": {
            "direction": "O"
          },
          "ex_flush": {
            "direction": "O"
          },
          "ctl_wb": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ctl_m": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "ctl_ex": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "is_branch": {
            "direction": "O"
          },
          "is_jalr": {
            "direction": "I"
          }
        }
      }
    },
    "nets": {
      "control_unit_0_execption": {
        "ports": [
          "control_unit_0/execption",
          "if_mux_0/exception"
        ]
      },
      "control_unit_0_jump": {
        "ports": [
          "control_unit_0/jump",
          "pcsrc_0/jump"
        ]
      },
      "pcsrc_0_pcsrc": {
        "ports": [
          "pcsrc_0/pcsrc",
          "if_mux_0/pcsrc"
        ]
      }
    }
  }
}