// Seed: 1532807767
module module_0 (
    input  tri  id_0,
    input  wire id_1,
    input  wire id_2,
    input  tri  id_3,
    input  wor  id_4,
    input  tri0 id_5,
    output tri1 id_6
    , id_9,
    output tri  id_7
);
  parameter id_10 = "";
endmodule
module module_1 (
    input  supply0 id_0,
    output supply1 id_1,
    output logic   id_2,
    output supply0 id_3,
    input  supply0 id_4
);
  wire id_6;
  always disable id_7;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_4,
      id_0,
      id_4,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_4 = 0;
  wire id_8;
  ;
  always @(negedge id_0) begin : LABEL_0
    id_2 <= -1;
  end
endmodule
