<stg><name>fully_connected_fprop_Pipeline_VITIS_LOOP_262_2</name>


<trans_list>

<trans id="83" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %sum = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_layer2_W, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c5_conv_layer2_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:5 %tmp = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:6 %tmp_2 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %empty_8

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %c5_conv_layer1_map_count_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c5_conv_layer1_map_count_load

]]></Node>
<StgValue><ssdm name="c5_conv_layer1_map_count_load_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:8 %store_ln262 = store i31 0, i31 %j

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %store_ln261 = store i64 0, i64 %sum

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i11 0, i11 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc:0 %j_1 = load i31 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="31">
<![CDATA[
for.inc:1 %zext_ln262 = zext i31 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln262"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:2 %icmp_ln262 = icmp_slt  i32 %zext_ln262, i32 %c5_conv_layer1_map_count_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln262"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc:3 %add_ln262 = add i31 %j_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln262"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln262 = br i1 %icmp_ln262, void %for.inc20.loopexit.exitStub, void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc.split:0 %phi_mul_load = load i11 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="31">
<![CDATA[
for.inc.split:2 %trunc_ln262 = trunc i31 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln262"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split:10 %add_ln264_1 = add i11 %phi_mul_load, i11 %tmp_2

]]></Node>
<StgValue><ssdm name="add_ln264_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split:11 %add_ln264 = add i11 %phi_mul_load, i11 %tmp

]]></Node>
<StgValue><ssdm name="add_ln264"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:20 %store_ln262 = store i31 %add_ln262, i31 %j

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:22 %store_ln264 = store i11 %add_ln264_1, i11 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="17" op_1_bw="7" op_2_bw="10">
<![CDATA[
for.inc.split:3 %tmp_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %trunc_ln262, i10 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="17">
<![CDATA[
for.inc.split:4 %zext_ln264 = zext i17 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln264"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %c5_conv_layer2_data_addr = getelementptr i64 %c5_conv_layer2_data, i64 0, i64 %zext_ln264

]]></Node>
<StgValue><ssdm name="c5_conv_layer2_data_addr"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="17">
<![CDATA[
for.inc.split:8 %c5_conv_layer2_data_load = load i17 %c5_conv_layer2_data_addr

]]></Node>
<StgValue><ssdm name="c5_conv_layer2_data_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="11">
<![CDATA[
for.inc.split:12 %zext_ln264_1 = zext i11 %add_ln264

]]></Node>
<StgValue><ssdm name="zext_ln264_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:13 %mul_ln264 = mul i16 %zext_ln264_1, i16 25

]]></Node>
<StgValue><ssdm name="mul_ln264"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="17">
<![CDATA[
for.inc.split:8 %c5_conv_layer2_data_load = load i17 %c5_conv_layer2_data_addr

]]></Node>
<StgValue><ssdm name="c5_conv_layer2_data_load"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="16">
<![CDATA[
for.inc.split:14 %zext_ln264_2 = zext i16 %mul_ln264

]]></Node>
<StgValue><ssdm name="zext_ln264_2"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %output_layer2_W_addr = getelementptr i64 %output_layer2_W, i64 0, i64 %zext_ln264_2

]]></Node>
<StgValue><ssdm name="output_layer2_W_addr"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="16">
<![CDATA[
for.inc.split:16 %output_layer2_W_load = load i16 %output_layer2_W_addr

]]></Node>
<StgValue><ssdm name="output_layer2_W_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="16">
<![CDATA[
for.inc.split:16 %output_layer2_W_load = load i16 %output_layer2_W_addr

]]></Node>
<StgValue><ssdm name="output_layer2_W_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:9 %bitcast_ln264 = bitcast i64 %c5_conv_layer2_data_load

]]></Node>
<StgValue><ssdm name="bitcast_ln264"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:17 %bitcast_ln264_1 = bitcast i64 %output_layer2_W_load

]]></Node>
<StgValue><ssdm name="bitcast_ln264_1"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:18 %mul = dmul i64 %bitcast_ln264, i64 %bitcast_ln264_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="60" st_id="7" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:18 %mul = dmul i64 %bitcast_ln264, i64 %bitcast_ln264_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="61" st_id="8" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:18 %mul = dmul i64 %bitcast_ln264, i64 %bitcast_ln264_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="62" st_id="9" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:18 %mul = dmul i64 %bitcast_ln264, i64 %bitcast_ln264_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="63" st_id="10" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:18 %mul = dmul i64 %bitcast_ln264, i64 %bitcast_ln264_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="64" st_id="11" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:18 %mul = dmul i64 %bitcast_ln264, i64 %bitcast_ln264_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="65" st_id="12" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:18 %mul = dmul i64 %bitcast_ln264, i64 %bitcast_ln264_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="66" st_id="13" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:18 %mul = dmul i64 %bitcast_ln264, i64 %bitcast_ln264_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="67" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.split:1 %sum_load = load i64 %sum

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="68" st_id="14" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:19 %sum_1 = dadd i64 %sum_load, i64 %mul

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="80" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc20.loopexit.exitStub:0 %sum_load_1 = load i64 %sum

]]></Node>
<StgValue><ssdm name="sum_load_1"/></StgValue>
</operation>

<operation id="81" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc20.loopexit.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %sum_out, i64 %sum_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="82" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0">
<![CDATA[
for.inc20.loopexit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="69" st_id="15" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:19 %sum_1 = dadd i64 %sum_load, i64 %mul

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="70" st_id="16" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:19 %sum_1 = dadd i64 %sum_load, i64 %mul

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="71" st_id="17" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:19 %sum_1 = dadd i64 %sum_load, i64 %mul

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="72" st_id="18" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:19 %sum_1 = dadd i64 %sum_load, i64 %mul

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="73" st_id="19" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:19 %sum_1 = dadd i64 %sum_load, i64 %mul

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="74" st_id="20" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:19 %sum_1 = dadd i64 %sum_load, i64 %mul

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="75" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:6 %specpipeline_ln261 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln261"/></StgValue>
</operation>

<operation id="76" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:7 %specloopname_ln262 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln262"/></StgValue>
</operation>

<operation id="77" st_id="21" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:19 %sum_1 = dadd i64 %sum_load, i64 %mul

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="78" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:21 %store_ln261 = store i64 %sum_1, i64 %sum

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="79" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:23 %br_ln262 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
