/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/dec16_1_16bitTMR.v                                                            *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 05/12/2022 13:28:06                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/triplicated/mopshub_top_board_16/hdl *
 * cmd     : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/tmrg-master/bin/tmrg -vv -c    *
 *           tmrg.cfg                                                                               *
 * tmrg rev: b25f042058e4e97751df2a0933c24aeadd5a78a5                                               *
 *                                                                                                  *
 * src file: dec16_1_16bit.v                                                                        *
 *           Git SHA           : b25f042058e4e97751df2a0933c24aeadd5a78a5 (?? dec16_1_16bit.v)      *
 *           Modification time : 2022-12-04 13:21:00                                                *
 *           File Size         : 2772                                                               *
 *           MD5 hash          : d05e39501950c975fcc067d88053e550                                   *
 *                                                                                                  *
 ****************************************************************************************************/

`resetall 
`timescale  1ns/10ps
module dec16_1_16bitTMR(
  input wire  clk ,
  input wire  rst ,
  input wire  Input0 ,
  input wire  Input1 ,
  input wire  Input2 ,
  input wire  Input3 ,
  input wire  Input4 ,
  input wire  Input5 ,
  input wire  Input6 ,
  input wire  Input7 ,
  input wire  Input8 ,
  input wire  Input9 ,
  input wire  Input10 ,
  input wire  Input11 ,
  input wire  Input12 ,
  input wire  Input13 ,
  input wire  Input14 ,
  input wire  Input15 ,
  output wire [31:0] data_tra_out 
);
wire rstC;
wire rstB;
wire rstA;
wire [31:0] irqsucrec_signalsC;
wire [31:0] irqsucrec_signalsB;
wire [31:0] irqsucrec_signalsA;
wire clkC;
wire clkB;
wire clkA;
wor output_bus_regTmrError;
wire [31:0] output_bus_reg;
reg  [31:0] output_bus_regA ;
reg  [31:0] output_bus_regB ;
reg  [31:0] output_bus_regC ;
wire [31:0] irqsucrec_signals;
initial
  output_bus_regA =  32'd0;
initial
  output_bus_regB =  32'd0;
initial
  output_bus_regC =  32'd0;
assign irqsucrec_signals[0]  =  Input0;
assign irqsucrec_signals[1]  =  Input1;
assign irqsucrec_signals[2]  =  Input2;
assign irqsucrec_signals[3]  =  Input3;
assign irqsucrec_signals[4]  =  Input4;
assign irqsucrec_signals[5]  =  Input5;
assign irqsucrec_signals[6]  =  Input6;
assign irqsucrec_signals[7]  =  Input7;
assign irqsucrec_signals[8]  =  Input8;
assign irqsucrec_signals[9]  =  Input9;
assign irqsucrec_signals[10]  =  Input10;
assign irqsucrec_signals[11]  =  Input11;
assign irqsucrec_signals[12]  =  Input12;
assign irqsucrec_signals[13]  =  Input13;
assign irqsucrec_signals[14]  =  Input14;
assign irqsucrec_signals[15]  =  Input15;
assign irqsucrec_signals[16]  =  1'b0;
assign irqsucrec_signals[17]  =  1'b0;
assign irqsucrec_signals[18]  =  1'b0;
assign irqsucrec_signals[19]  =  1'b0;
assign irqsucrec_signals[20]  =  1'b0;
assign irqsucrec_signals[21]  =  1'b0;
assign irqsucrec_signals[22]  =  1'b0;
assign irqsucrec_signals[23]  =  1'b0;
assign irqsucrec_signals[24]  =  1'b0;
assign irqsucrec_signals[25]  =  1'b0;
assign irqsucrec_signals[26]  =  1'b0;
assign irqsucrec_signals[27]  =  1'b0;
assign irqsucrec_signals[28]  =  1'b0;
assign irqsucrec_signals[29]  =  1'b0;
assign irqsucrec_signals[30]  =  1'b0;
assign irqsucrec_signals[31]  =  1'b0;
assign data_tra_out =  output_bus_reg;
wire [31:0] output_bus_regV =  output_bus_reg;

always @( posedge clkA )
  begin
    if (!rstA)
      begin
        output_bus_regA <= 32'd0;
      end
    else
      output_bus_regA <= irqsucrec_signalsA;
  end

always @( posedge clkB )
  begin
    if (!rstB)
      begin
        output_bus_regB <= 32'd0;
      end
    else
      output_bus_regB <= irqsucrec_signalsB;
  end

always @( posedge clkC )
  begin
    if (!rstC)
      begin
        output_bus_regC <= 32'd0;
      end
    else
      output_bus_regC <= irqsucrec_signalsC;
  end

majorityVoter #(.WIDTH(32)) output_bus_regVoter (
    .inA(output_bus_regA),
    .inB(output_bus_regB),
    .inC(output_bus_regC),
    .out(output_bus_reg),
    .tmrErr(output_bus_regTmrError)
    );

fanout clkFanout (
    .in(clk),
    .outA(clkA),
    .outB(clkB),
    .outC(clkC)
    );

fanout #(.WIDTH(32)) irqsucrec_signalsFanout (
    .in(irqsucrec_signals),
    .outA(irqsucrec_signalsA),
    .outB(irqsucrec_signalsB),
    .outC(irqsucrec_signalsC)
    );

fanout rstFanout (
    .in(rst),
    .outA(rstA),
    .outB(rstB),
    .outC(rstC)
    );
endmodule

