
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 5.53

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.63 source latency mem[10][15]$_DFFE_PP_/CLK ^
  -0.60 target latency ext_data_reg[15]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.03 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: ext_data_reg[25]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold3/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.91    1.11 ^ hold3/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net143 (net)
                  0.12    0.00    1.11 ^ input73/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     5    0.12    0.24    0.22    1.33 ^ input73/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net74 (net)
                  0.24    0.00    1.33 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    75    0.93    0.37    0.30    1.63 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.37    0.00    1.63 ^ ext_data_reg[25]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.63   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.65    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.14    0.08    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.08    0.00    0.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.83    0.33    0.28    0.41 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.33    0.00    0.41 ^ clkbuf_leaf_17_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    28    0.23    0.11    0.20    0.61 ^ clkbuf_leaf_17_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_17_clk (net)
                  0.11    0.00    0.61 ^ ext_data_reg[25]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.61   clock reconvergence pessimism
                          0.29    0.89   library removal time
                                  0.89   data required time
-----------------------------------------------------------------------------
                                  0.89   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                  0.74   slack (MET)


Startpoint: ext_rd_en (input port clocked by core_clock)
Endpoint: rd_ptr[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ ext_rd_en (in)
                                         ext_rd_en (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.05    0.20    0.20    0.40 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net2 (net)
                  0.20    0.00    0.40 ^ _1562_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
     3    0.05    0.12    0.12    0.52 v _1562_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
                                         _0620_ (net)
                  0.12    0.00    0.52 v _2986_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.15    0.14    0.66 ^ _2986_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _1466_ (net)
                  0.15    0.00    0.66 ^ _2989_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.10    0.09    0.75 v _2989_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0578_ (net)
                  0.10    0.00    0.75 v rd_ptr[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.75   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.65    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.14    0.08    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.08    0.00    0.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.83    0.33    0.28    0.41 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.33    0.00    0.41 ^ clkbuf_leaf_15_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    25    0.22    0.11    0.20    0.60 ^ clkbuf_leaf_15_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_15_clk (net)
                  0.11    0.00    0.60 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.60   clock reconvergence pessimism
                          0.05    0.65   library hold time
                                  0.65   data required time
-----------------------------------------------------------------------------
                                  0.65   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold3/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.91    1.11 ^ hold3/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net143 (net)
                  0.12    0.00    1.11 ^ input73/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     5    0.12    0.24    0.22    1.33 ^ input73/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net74 (net)
                  0.24    0.00    1.33 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    75    0.93    0.37    0.30    1.63 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.37    0.00    1.63 ^ rd_ptr[3]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.63   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.65    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.14    0.08    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.08    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.83    0.33    0.28   10.41 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.33    0.00   10.41 ^ clkbuf_leaf_18_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    24    0.22    0.11    0.20   10.60 ^ clkbuf_leaf_18_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_18_clk (net)
                  0.11    0.00   10.60 ^ rd_ptr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.60   clock reconvergence pessimism
                          0.05   10.65   library recovery time
                                 10.65   data required time
-----------------------------------------------------------------------------
                                 10.65   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                  9.02   slack (MET)


Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.65    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.14    0.08    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.08    0.00    0.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.83    0.33    0.28    0.41 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.33    0.00    0.41 ^ clkbuf_leaf_15_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    25    0.22    0.11    0.20    0.60 ^ clkbuf_leaf_15_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_15_clk (net)
                  0.11    0.00    0.60 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.03    0.14    0.48    1.09 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[2] (net)
                  0.14    0.00    1.09 ^ _1538_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.21    0.21    0.23    1.31 ^ _1538_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0601_ (net)
                  0.21    0.00    1.31 ^ _1539_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     6    0.10    0.18    0.14    1.46 v _1539_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _0602_ (net)
                  0.18    0.00    1.46 v _1540_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.27    0.17    0.24    1.70 v _1540_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0603_ (net)
                  0.17    0.00    1.70 v _1541_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.28    0.17    0.24    1.94 v _1541_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _1498_ (net)
                  0.17    0.00    1.94 v _3018_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     5    0.07    0.28    0.47    2.40 ^ _3018_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _1500_ (net)
                  0.28    0.00    2.40 ^ _1523_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     3    0.03    0.13    0.34    2.74 v _1523_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0590_ (net)
                  0.13    0.00    2.74 v _1524_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.08    0.23    2.97 v _1524_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0591_ (net)
                  0.08    0.00    2.97 v _1531_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     5    0.09    0.19    0.37    3.34 v _1531_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _0597_ (net)
                  0.19    0.00    3.34 v _1532_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.09    0.21    3.55 v _1532_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         net76 (net)
                  0.09    0.00    3.55 v output75/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.17    0.72    4.27 v output75/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         ext_full (net)
                  0.17    0.00    4.27 v ext_full (out)
                                  4.27   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.27   data arrival time
-----------------------------------------------------------------------------
                                  5.53   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold3/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.91    1.11 ^ hold3/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net143 (net)
                  0.12    0.00    1.11 ^ input73/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     5    0.12    0.24    0.22    1.33 ^ input73/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net74 (net)
                  0.24    0.00    1.33 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    75    0.93    0.37    0.30    1.63 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.37    0.00    1.63 ^ rd_ptr[3]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.63   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.65    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.14    0.08    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.08    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.83    0.33    0.28   10.41 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.33    0.00   10.41 ^ clkbuf_leaf_18_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    24    0.22    0.11    0.20   10.60 ^ clkbuf_leaf_18_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_18_clk (net)
                  0.11    0.00   10.60 ^ rd_ptr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.60   clock reconvergence pessimism
                          0.05   10.65   library recovery time
                                 10.65   data required time
-----------------------------------------------------------------------------
                                 10.65   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                  9.02   slack (MET)


Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.65    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.14    0.08    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.08    0.00    0.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.83    0.33    0.28    0.41 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.33    0.00    0.41 ^ clkbuf_leaf_15_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    25    0.22    0.11    0.20    0.60 ^ clkbuf_leaf_15_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_15_clk (net)
                  0.11    0.00    0.60 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.03    0.14    0.48    1.09 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[2] (net)
                  0.14    0.00    1.09 ^ _1538_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.21    0.21    0.23    1.31 ^ _1538_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0601_ (net)
                  0.21    0.00    1.31 ^ _1539_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     6    0.10    0.18    0.14    1.46 v _1539_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _0602_ (net)
                  0.18    0.00    1.46 v _1540_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.27    0.17    0.24    1.70 v _1540_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0603_ (net)
                  0.17    0.00    1.70 v _1541_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.28    0.17    0.24    1.94 v _1541_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _1498_ (net)
                  0.17    0.00    1.94 v _3018_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     5    0.07    0.28    0.47    2.40 ^ _3018_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _1500_ (net)
                  0.28    0.00    2.40 ^ _1523_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     3    0.03    0.13    0.34    2.74 v _1523_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0590_ (net)
                  0.13    0.00    2.74 v _1524_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.08    0.23    2.97 v _1524_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0591_ (net)
                  0.08    0.00    2.97 v _1531_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     5    0.09    0.19    0.37    3.34 v _1531_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _0597_ (net)
                  0.19    0.00    3.34 v _1532_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.09    0.21    3.55 v _1532_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         net76 (net)
                  0.09    0.00    3.55 v output75/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.17    0.72    4.27 v output75/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         ext_full (net)
                  0.17    0.00    4.27 v ext_full (out)
                                  4.27   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.27   data arrival time
-----------------------------------------------------------------------------
                                  5.53   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.6456173658370972

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5877

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.20816759765148163

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9331

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[14][3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.28    0.41 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    0.60 ^ clkbuf_leaf_15_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.60 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.48    1.09 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.23    1.31 ^ _1538_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.14    1.46 v _1539_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
   0.24    1.70 v _1540_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.24    1.94 v _1541_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.47    2.40 ^ _3018_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.34    2.74 v _1523_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.23    2.97 v _1524_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.37    3.34 v _1531_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
   0.23    3.57 ^ _2231_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
   0.22    3.79 ^ _2488_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.39    4.18 ^ _2489_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
   0.24    4.42 ^ _2512_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.23    4.65 v _2518_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    4.65 v mem[14][3]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           4.65   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.28   10.41 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20   10.60 ^ clkbuf_leaf_11_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.60 ^ mem[14][3]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00   10.60   clock reconvergence pessimism
  -0.08   10.53   library setup time
          10.53   data required time
---------------------------------------------------------
          10.53   data required time
          -4.65   data arrival time
---------------------------------------------------------
           5.87   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ext_data_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_data_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.28    0.41 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    0.60 ^ clkbuf_leaf_13_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.60 ^ ext_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.39    0.99 v ext_data_reg[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.06    1.06 ^ _1546_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    1.10 v _1618_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    1.10 v ext_data_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.10   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.28    0.41 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    0.60 ^ clkbuf_leaf_13_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.60 ^ ext_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.60   clock reconvergence pessimism
   0.06    0.66   library hold time
           0.66   data required time
---------------------------------------------------------
           0.66   data required time
          -1.10   data arrival time
---------------------------------------------------------
           0.44   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.6034

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.6064

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
4.2696

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
5.5304

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
129.529698

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.02e-01   1.94e-02   3.45e-07   1.21e-01  31.6%
Combinational          1.26e-01   8.58e-02   4.55e-07   2.12e-01  55.4%
Clock                  2.87e-02   2.09e-02   1.36e-06   4.96e-02  13.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.57e-01   1.26e-01   2.16e-06   3.83e-01 100.0%
                          67.1%      32.9%       0.0%
