# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../lab55.srcs/sources_1/imports/new/lab54.sv" \
"../../../../lab55.srcs/sources_1/new/lab55.sv" \
"../../../../lab55.srcs/sources_1/new/tb_lab55.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
