{"vcs1":{"timestamp_begin":1747833067.883863910, "rt":11.39, "ut":11.46, "st":0.64}}
{"vcselab":{"timestamp_begin":1747833079.356485912, "rt":0.37, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1747833079.779623077, "rt":0.41, "ut":0.19, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747833067.260854929}
{"VCS_COMP_START_TIME": 1747833067.260854929}
{"VCS_COMP_END_TIME": 1747833080.331040837}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 493140}}
{"vcselab": {"peak_mem": 183888}}
