Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 02:09:22 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
|      Characteristics      |               WorstPath to Src               |                                                                                  Path #1                                                                                  |                 WorstPath from Dst                |
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
| Requirement               |                                        6.250 |                                                                                                                                                                     6.250 |                                             6.250 |
| Path Delay                |                                        4.973 |                                                                                                                                                                    13.498 |                                             5.682 |
| Logic Delay               | 0.993(20%)                                   | 3.369(25%)                                                                                                                                                                | 0.900(16%)                                        |
| Net Delay                 | 3.980(80%)                                   | 10.129(75%)                                                                                                                                                               | 4.782(84%)                                        |
| Clock Skew                |                                       -0.198 |                                                                                                                                                                    -0.089 |                                            -0.165 |
| Slack                     |                                        1.071 |                                                                                                                                                                    -7.345 |                                             0.296 |
| Timing Exception          |                                              |                                                                                                                                                                           |                                                   |
| Bounding Box Size         | 4% x 6%                                      | 7% x 3%                                                                                                                                                                   | 7% x 0%                                           |
| Clock Region Distance     | (0, 1)                                       | (0, 1)                                                                                                                                                                    | (0, 0)                                            |
| Cumulative Fanout         |                                           38 |                                                                                                                                                                       187 |                                                41 |
| Fixed Loc                 |                                            0 |                                                                                                                                                                         0 |                                                 0 |
| Fixed Route               |                                            0 |                                                                                                                                                                         0 |                                                 0 |
| Hold Fix Detour           |                                            0 |                                                                                                                                                                         0 |                                                 0 |
| Combined LUT Pairs        |                                            0 |                                                                                                                                                                         0 |                                                 0 |
| Clock Relationship        | Safely Timed                                 | Safely Timed                                                                                                                                                              | Safely Timed                                      |
| Logic Levels              |                                            7 |                                                                                                                                                                        32 |                                                 8 |
| Routes                    |                                            7 |                                                                                                                                                                        32 |                                                 9 |
| Logical Path              | FDSE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT4 FDRE | FDRE LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 FDSE |
| Start Point Clock         | clk                                          | clk                                                                                                                                                                       | clk                                               |
| End Point Clock           | clk                                          | clk                                                                                                                                                                       | clk                                               |
| DSP Block                 | None                                         | None                                                                                                                                                                      | None                                              |
| BRAM                      | None                                         | None                                                                                                                                                                      | None                                              |
| IO Crossings              |                                            0 |                                                                                                                                                                         0 |                                                 0 |
| SLR Crossings             |                                            0 |                                                                                                                                                                         0 |                                                 0 |
| PBlocks                   |                                            0 |                                                                                                                                                                         0 |                                                 0 |
| High Fanout               |                                           11 |                                                                                                                                                                        14 |                                                16 |
| Dont Touch                |                                            0 |                                                                                                                                                                         0 |                                                 0 |
| Mark Debug                |                                            0 |                                                                                                                                                                         0 |                                                 0 |
| Start Point Pin Primitive | FDSE/C                                       | FDRE/C                                                                                                                                                                    | FDRE/C                                            |
| End Point Pin Primitive   | FDRE/D                                       | FDRE/D                                                                                                                                                                    | FDSE/S                                            |
| Start Point Pin           | sr_2_15.pt_1[0]/C                            | pt_ret_1161/C                                                                                                                                                             | roi_ret_1024/C                                    |
| End Point Pin             | pt_ret_1161/D                                | roi_ret_1024/D                                                                                                                                                            | sr_2_15.pt[0]/S                                   |
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+
|      Characteristics      |               WorstPath to Src               |                                                                                 Path #2                                                                                |           WorstPath from Dst          |
+---------------------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+
| Requirement               |                                        6.250 |                                                                                                                                                                  6.250 |                                 6.250 |
| Path Delay                |                                        4.973 |                                                                                                                                                                 13.624 |                                 0.554 |
| Logic Delay               | 0.993(20%)                                   | 3.318(25%)                                                                                                                                                             | 0.486(88%)                            |
| Net Delay                 | 3.980(80%)                                   | 10.306(75%)                                                                                                                                                            | 0.068(12%)                            |
| Clock Skew                |                                       -0.198 |                                                                                                                                                                  0.112 |                                -0.080 |
| Slack                     |                                        1.071 |                                                                                                                                                                 -7.342 |                                 5.607 |
| Timing Exception          |                                              |                                                                                                                                                                        |                                       |
| Bounding Box Size         | 4% x 6%                                      | 7% x 2%                                                                                                                                                                | 0% x 0%                               |
| Clock Region Distance     | (0, 1)                                       | (0, 0)                                                                                                                                                                 | (0, 0)                                |
| Cumulative Fanout         |                                           38 |                                                                                                                                                                    200 |                                     1 |
| Fixed Loc                 |                                            0 |                                                                                                                                                                      0 |                                     0 |
| Fixed Route               |                                            0 |                                                                                                                                                                      0 |                                     0 |
| Hold Fix Detour           |                                            0 |                                                                                                                                                                      0 |                                     0 |
| Combined LUT Pairs        |                                            0 |                                                                                                                                                                      0 |                                     0 |
| Clock Relationship        | Safely Timed                                 | Safely Timed                                                                                                                                                           | Safely Timed                          |
| Logic Levels              |                                            7 |                                                                                                                                                                     31 |                                     0 |
| Routes                    |                                            7 |                                                                                                                                                                     32 |                                     0 |
| Logical Path              | FDSE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                           |
| Start Point Clock         | clk                                          | clk                                                                                                                                                                    | clk                                   |
| End Point Clock           | clk                                          | clk                                                                                                                                                                    | clk                                   |
| DSP Block                 | None                                         | None                                                                                                                                                                   | None                                  |
| BRAM                      | None                                         | None                                                                                                                                                                   | None                                  |
| IO Crossings              |                                            0 |                                                                                                                                                                      0 |                                     0 |
| SLR Crossings             |                                            0 |                                                                                                                                                                      0 |                                     0 |
| PBlocks                   |                                            0 |                                                                                                                                                                      0 |                                     0 |
| High Fanout               |                                           11 |                                                                                                                                                                     15 |                                     1 |
| Dont Touch                |                                            0 |                                                                                                                                                                      0 |                                     0 |
| Mark Debug                |                                            0 |                                                                                                                                                                      0 |                                     0 |
| Start Point Pin Primitive | FDSE/C                                       | FDRE/C                                                                                                                                                                 | SRL16E/CLK                            |
| End Point Pin Primitive   | FDRE/D                                       | SRL16E/D                                                                                                                                                               | FDRE/D                                |
| Start Point Pin           | sr_2_15.pt_1[0]/C                            | pt_ret_1161/C                                                                                                                                                          | sr_3_12.sector_1_0_sr_3_4.roi_1_1/CLK |
| End Point Pin             | pt_ret_1161/D                                | sr_3_12.sector_1_0_sr_3_4.roi_1_1/D                                                                                                                                    | sr_3_12.sector_1_0_DOUT[0]/D          |
+---------------------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
|      Characteristics      |               WorstPath to Src               |                                                                                  Path #3                                                                                  |                 WorstPath from Dst                |
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
| Requirement               |                                        6.250 |                                                                                                                                                                     6.250 |                                             6.250 |
| Path Delay                |                                        4.973 |                                                                                                                                                                    13.690 |                                             5.776 |
| Logic Delay               | 0.993(20%)                                   | 3.378(25%)                                                                                                                                                                | 1.067(19%)                                        |
| Net Delay                 | 3.980(80%)                                   | 10.312(75%)                                                                                                                                                               | 4.709(81%)                                        |
| Clock Skew                |                                       -0.198 |                                                                                                                                                                     0.113 |                                            -0.355 |
| Slack                     |                                        1.071 |                                                                                                                                                                    -7.335 |                                             0.111 |
| Timing Exception          |                                              |                                                                                                                                                                           |                                                   |
| Bounding Box Size         | 4% x 6%                                      | 7% x 3%                                                                                                                                                                   | 4% x 1%                                           |
| Clock Region Distance     | (0, 1)                                       | (0, 1)                                                                                                                                                                    | (0, 0)                                            |
| Cumulative Fanout         |                                           38 |                                                                                                                                                                       206 |                                                51 |
| Fixed Loc                 |                                            0 |                                                                                                                                                                         0 |                                                 0 |
| Fixed Route               |                                            0 |                                                                                                                                                                         0 |                                                 0 |
| Hold Fix Detour           |                                            0 |                                                                                                                                                                         0 |                                                 0 |
| Combined LUT Pairs        |                                            0 |                                                                                                                                                                         0 |                                                 0 |
| Clock Relationship        | Safely Timed                                 | Safely Timed                                                                                                                                                              | Safely Timed                                      |
| Logic Levels              |                                            7 |                                                                                                                                                                        32 |                                                 8 |
| Routes                    |                                            7 |                                                                                                                                                                        32 |                                                 8 |
| Logical Path              | FDSE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                          | clk                                                                                                                                                                       | clk                                               |
| End Point Clock           | clk                                          | clk                                                                                                                                                                       | clk                                               |
| DSP Block                 | None                                         | None                                                                                                                                                                      | None                                              |
| BRAM                      | None                                         | None                                                                                                                                                                      | None                                              |
| IO Crossings              |                                            0 |                                                                                                                                                                         0 |                                                 0 |
| SLR Crossings             |                                            0 |                                                                                                                                                                         0 |                                                 0 |
| PBlocks                   |                                            0 |                                                                                                                                                                         0 |                                                 0 |
| High Fanout               |                                           11 |                                                                                                                                                                        15 |                                                14 |
| Dont Touch                |                                            0 |                                                                                                                                                                         0 |                                                 0 |
| Mark Debug                |                                            0 |                                                                                                                                                                         0 |                                                 0 |
| Start Point Pin Primitive | FDSE/C                                       | FDRE/C                                                                                                                                                                    | FDRE/C                                            |
| End Point Pin Primitive   | FDRE/D                                       | FDRE/D                                                                                                                                                                    | FDRE/D                                            |
| Start Point Pin           | sr_2_15.pt_1[0]/C                            | pt_ret_1161/C                                                                                                                                                             | pt_ret_1408/C                                     |
| End Point Pin             | pt_ret_1161/D                                | pt_ret_1408/D                                                                                                                                                             | sr_2_15.roi[4]/D                                  |
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
|      Characteristics      |               WorstPath to Src               |                                                                                  Path #4                                                                                  |              WorstPath from Dst              |
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
| Requirement               |                                        6.250 |                                                                                                                                                                     6.250 |                                        6.250 |
| Path Delay                |                                        4.973 |                                                                                                                                                                    13.595 |                                        4.053 |
| Logic Delay               | 0.993(20%)                                   | 3.497(26%)                                                                                                                                                                | 0.968(24%)                                   |
| Net Delay                 | 3.980(80%)                                   | 10.098(74%)                                                                                                                                                               | 3.085(76%)                                   |
| Clock Skew                |                                       -0.198 |                                                                                                                                                                     0.020 |                                       -0.284 |
| Slack                     |                                        1.071 |                                                                                                                                                                    -7.333 |                                        1.905 |
| Timing Exception          |                                              |                                                                                                                                                                           |                                              |
| Bounding Box Size         | 4% x 6%                                      | 8% x 3%                                                                                                                                                                   | 5% x 0%                                      |
| Clock Region Distance     | (0, 1)                                       | (0, 1)                                                                                                                                                                    | (0, 0)                                       |
| Cumulative Fanout         |                                           38 |                                                                                                                                                                       207 |                                           48 |
| Fixed Loc                 |                                            0 |                                                                                                                                                                         0 |                                            0 |
| Fixed Route               |                                            0 |                                                                                                                                                                         0 |                                            0 |
| Hold Fix Detour           |                                            0 |                                                                                                                                                                         0 |                                            0 |
| Combined LUT Pairs        |                                            0 |                                                                                                                                                                         0 |                                            0 |
| Clock Relationship        | Safely Timed                                 | Safely Timed                                                                                                                                                              | Safely Timed                                 |
| Logic Levels              |                                            7 |                                                                                                                                                                        32 |                                            7 |
| Routes                    |                                            7 |                                                                                                                                                                        32 |                                            7 |
| Logical Path              | FDSE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 FDRE |
| Start Point Clock         | clk                                          | clk                                                                                                                                                                       | clk                                          |
| End Point Clock           | clk                                          | clk                                                                                                                                                                       | clk                                          |
| DSP Block                 | None                                         | None                                                                                                                                                                      | None                                         |
| BRAM                      | None                                         | None                                                                                                                                                                      | None                                         |
| IO Crossings              |                                            0 |                                                                                                                                                                         0 |                                            0 |
| SLR Crossings             |                                            0 |                                                                                                                                                                         0 |                                            0 |
| PBlocks                   |                                            0 |                                                                                                                                                                         0 |                                            0 |
| High Fanout               |                                           11 |                                                                                                                                                                        15 |                                           16 |
| Dont Touch                |                                            0 |                                                                                                                                                                         0 |                                            0 |
| Mark Debug                |                                            0 |                                                                                                                                                                         0 |                                            0 |
| Start Point Pin Primitive | FDSE/C                                       | FDRE/C                                                                                                                                                                    | FDRE/C                                       |
| End Point Pin Primitive   | FDRE/D                                       | FDRE/D                                                                                                                                                                    | FDRE/D                                       |
| Start Point Pin           | sr_2_15.pt_1[0]/C                            | pt_ret_1161/C                                                                                                                                                             | sector_ret_440/C                             |
| End Point Pin             | pt_ret_1161/D                                | sector_ret_440/D                                                                                                                                                          | sr_2_15.sector[1]/D                          |
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
|      Characteristics      |               WorstPath to Src               |                                                                                       Path #5                                                                                       |                 WorstPath from Dst                |
+---------------------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
| Requirement               |                                        6.250 |                                                                                                                                                                               6.250 |                                             6.250 |
| Path Delay                |                                        4.973 |                                                                                                                                                                              13.648 |                                             6.240 |
| Logic Delay               | 0.993(20%)                                   | 3.675(27%)                                                                                                                                                                          | 0.943(16%)                                        |
| Net Delay                 | 3.980(80%)                                   | 9.973(73%)                                                                                                                                                                          | 5.297(84%)                                        |
| Clock Skew                |                                       -0.198 |                                                                                                                                                                               0.077 |                                            -0.321 |
| Slack                     |                                        1.071 |                                                                                                                                                                              -7.329 |                                            -0.319 |
| Timing Exception          |                                              |                                                                                                                                                                                     |                                                   |
| Bounding Box Size         | 4% x 6%                                      | 8% x 2%                                                                                                                                                                             | 4% x 2%                                           |
| Clock Region Distance     | (0, 1)                                       | (0, 0)                                                                                                                                                                              | (0, 1)                                            |
| Cumulative Fanout         |                                           38 |                                                                                                                                                                                 221 |                                                46 |
| Fixed Loc                 |                                            0 |                                                                                                                                                                                   0 |                                                 0 |
| Fixed Route               |                                            0 |                                                                                                                                                                                   0 |                                                 0 |
| Hold Fix Detour           |                                            0 |                                                                                                                                                                                   0 |                                                 0 |
| Combined LUT Pairs        |                                            0 |                                                                                                                                                                                   0 |                                                 0 |
| Clock Relationship        | Safely Timed                                 | Safely Timed                                                                                                                                                                        | Safely Timed                                      |
| Logic Levels              |                                            7 |                                                                                                                                                                                  34 |                                                 8 |
| Routes                    |                                            7 |                                                                                                                                                                                  35 |                                                 8 |
| Logical Path              | FDSE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                          | clk                                                                                                                                                                                 | clk                                               |
| End Point Clock           | clk                                          | clk                                                                                                                                                                                 | clk                                               |
| DSP Block                 | None                                         | None                                                                                                                                                                                | None                                              |
| BRAM                      | None                                         | None                                                                                                                                                                                | None                                              |
| IO Crossings              |                                            0 |                                                                                                                                                                                   0 |                                                 0 |
| SLR Crossings             |                                            0 |                                                                                                                                                                                   0 |                                                 0 |
| PBlocks                   |                                            0 |                                                                                                                                                                                   0 |                                                 0 |
| High Fanout               |                                           11 |                                                                                                                                                                                  16 |                                                14 |
| Dont Touch                |                                            0 |                                                                                                                                                                                   0 |                                                 0 |
| Mark Debug                |                                            0 |                                                                                                                                                                                   0 |                                                 0 |
| Start Point Pin Primitive | FDSE/C                                       | FDRE/C                                                                                                                                                                              | FDRE/C                                            |
| End Point Pin Primitive   | FDRE/D                                       | FDRE/D                                                                                                                                                                              | FDRE/D                                            |
| Start Point Pin           | sr_2_15.pt_1[0]/C                            | pt_ret_1161/C                                                                                                                                                                       | pt_ret_1435/C                                     |
| End Point Pin             | pt_ret_1161/D                                | pt_ret_1435/D                                                                                                                                                                       | sr_2_15.roi[4]/D                                  |
+---------------------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
|      Characteristics      |               WorstPath to Src               |                                                                                Path #6                                                                               |                 WorstPath from Dst                |
+---------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
| Requirement               |                                        6.250 |                                                                                                                                                                6.250 |                                             6.250 |
| Path Delay                |                                        4.973 |                                                                                                                                                               13.729 |                                             5.220 |
| Logic Delay               | 0.993(20%)                                   | 3.322(25%)                                                                                                                                                           | 1.007(20%)                                        |
| Net Delay                 | 3.980(80%)                                   | 10.407(75%)                                                                                                                                                          | 4.213(80%)                                        |
| Clock Skew                |                                       -0.198 |                                                                                                                                                                0.162 |                                            -0.447 |
| Slack                     |                                        1.071 |                                                                                                                                                               -7.325 |                                             0.476 |
| Timing Exception          |                                              |                                                                                                                                                                      |                                                   |
| Bounding Box Size         | 4% x 6%                                      | 7% x 3%                                                                                                                                                              | 7% x 1%                                           |
| Clock Region Distance     | (0, 1)                                       | (0, 0)                                                                                                                                                               | (0, 1)                                            |
| Cumulative Fanout         |                                           38 |                                                                                                                                                                  193 |                                                48 |
| Fixed Loc                 |                                            0 |                                                                                                                                                                    0 |                                                 0 |
| Fixed Route               |                                            0 |                                                                                                                                                                    0 |                                                 0 |
| Hold Fix Detour           |                                            0 |                                                                                                                                                                    0 |                                                 0 |
| Combined LUT Pairs        |                                            0 |                                                                                                                                                                    0 |                                                 0 |
| Clock Relationship        | Safely Timed                                 | Safely Timed                                                                                                                                                         | Safely Timed                                      |
| Logic Levels              |                                            7 |                                                                                                                                                                   31 |                                                 8 |
| Routes                    |                                            7 |                                                                                                                                                                   32 |                                                 9 |
| Logical Path              | FDSE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 FDSE |
| Start Point Clock         | clk                                          | clk                                                                                                                                                                  | clk                                               |
| End Point Clock           | clk                                          | clk                                                                                                                                                                  | clk                                               |
| DSP Block                 | None                                         | None                                                                                                                                                                 | None                                              |
| BRAM                      | None                                         | None                                                                                                                                                                 | None                                              |
| IO Crossings              |                                            0 |                                                                                                                                                                    0 |                                                 0 |
| SLR Crossings             |                                            0 |                                                                                                                                                                    0 |                                                 0 |
| PBlocks                   |                                            0 |                                                                                                                                                                    0 |                                                 0 |
| High Fanout               |                                           11 |                                                                                                                                                                   14 |                                                16 |
| Dont Touch                |                                            0 |                                                                                                                                                                    0 |                                                 0 |
| Mark Debug                |                                            0 |                                                                                                                                                                    0 |                                                 0 |
| Start Point Pin Primitive | FDSE/C                                       | FDRE/C                                                                                                                                                               | FDRE/C                                            |
| End Point Pin Primitive   | FDRE/D                                       | FDRE/D                                                                                                                                                               | FDSE/S                                            |
| Start Point Pin           | sr_2_15.pt_1[0]/C                            | pt_ret_1161/C                                                                                                                                                        | roi_ret_1027/C                                    |
| End Point Pin             | pt_ret_1161/D                                | roi_ret_1027/D                                                                                                                                                       | sr_2_15.pt[0]/S                                   |
+---------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
|      Characteristics      |               WorstPath to Src               |                                                                                  Path #7                                                                                  |              WorstPath from Dst              |
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
| Requirement               |                                        6.250 |                                                                                                                                                                     6.250 |                                        6.250 |
| Path Delay                |                                        4.973 |                                                                                                                                                                    13.651 |                                        4.479 |
| Logic Delay               | 0.993(20%)                                   | 3.537(26%)                                                                                                                                                                | 0.748(17%)                                   |
| Net Delay                 | 3.980(80%)                                   | 10.114(74%)                                                                                                                                                               | 3.731(83%)                                   |
| Clock Skew                |                                       -0.198 |                                                                                                                                                                     0.086 |                                       -0.373 |
| Slack                     |                                        1.071 |                                                                                                                                                                    -7.323 |                                        1.291 |
| Timing Exception          |                                              |                                                                                                                                                                           |                                              |
| Bounding Box Size         | 4% x 6%                                      | 8% x 3%                                                                                                                                                                   | 7% x 1%                                      |
| Clock Region Distance     | (0, 1)                                       | (0, 0)                                                                                                                                                                    | (0, 1)                                       |
| Cumulative Fanout         |                                           38 |                                                                                                                                                                       210 |                                           39 |
| Fixed Loc                 |                                            0 |                                                                                                                                                                         0 |                                            0 |
| Fixed Route               |                                            0 |                                                                                                                                                                         0 |                                            0 |
| Hold Fix Detour           |                                            0 |                                                                                                                                                                         0 |                                            0 |
| Combined LUT Pairs        |                                            0 |                                                                                                                                                                         0 |                                            0 |
| Clock Relationship        | Safely Timed                                 | Safely Timed                                                                                                                                                              | Safely Timed                                 |
| Logic Levels              |                                            7 |                                                                                                                                                                        32 |                                            7 |
| Routes                    |                                            7 |                                                                                                                                                                        32 |                                            8 |
| Logical Path              | FDSE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 FDSE |
| Start Point Clock         | clk                                          | clk                                                                                                                                                                       | clk                                          |
| End Point Clock           | clk                                          | clk                                                                                                                                                                       | clk                                          |
| DSP Block                 | None                                         | None                                                                                                                                                                      | None                                         |
| BRAM                      | None                                         | None                                                                                                                                                                      | None                                         |
| IO Crossings              |                                            0 |                                                                                                                                                                         0 |                                            0 |
| SLR Crossings             |                                            0 |                                                                                                                                                                         0 |                                            0 |
| PBlocks                   |                                            0 |                                                                                                                                                                         0 |                                            0 |
| High Fanout               |                                           11 |                                                                                                                                                                        15 |                                           16 |
| Dont Touch                |                                            0 |                                                                                                                                                                         0 |                                            0 |
| Mark Debug                |                                            0 |                                                                                                                                                                         0 |                                            0 |
| Start Point Pin Primitive | FDSE/C                                       | FDRE/C                                                                                                                                                                    | FDRE/C                                       |
| End Point Pin Primitive   | FDRE/D                                       | FDRE/D                                                                                                                                                                    | FDSE/S                                       |
| Start Point Pin           | sr_2_15.pt_1[0]/C                            | pt_ret_1161/C                                                                                                                                                             | roi_ret_981/C                                |
| End Point Pin             | pt_ret_1161/D                                | roi_ret_981/D                                                                                                                                                             | sr_2_15.pt[0]/S                              |
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
|      Characteristics      |               WorstPath to Src               |                                                                                  Path #8                                                                                  |            WorstPath from Dst           |
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
| Requirement               |                                        6.250 |                                                                                                                                                                     6.250 |                                   6.250 |
| Path Delay                |                                        4.973 |                                                                                                                                                                    13.732 |                                   4.114 |
| Logic Delay               | 0.993(20%)                                   | 3.749(28%)                                                                                                                                                                | 0.731(18%)                              |
| Net Delay                 | 3.980(80%)                                   | 9.983(72%)                                                                                                                                                                | 3.383(82%)                              |
| Clock Skew                |                                       -0.198 |                                                                                                                                                                     0.167 |                                  -0.453 |
| Slack                     |                                        1.071 |                                                                                                                                                                    -7.323 |                                   1.576 |
| Timing Exception          |                                              |                                                                                                                                                                           |                                         |
| Bounding Box Size         | 4% x 6%                                      | 8% x 3%                                                                                                                                                                   | 4% x 1%                                 |
| Clock Region Distance     | (0, 1)                                       | (0, 0)                                                                                                                                                                    | (0, 1)                                  |
| Cumulative Fanout         |                                           38 |                                                                                                                                                                       242 |                                      43 |
| Fixed Loc                 |                                            0 |                                                                                                                                                                         0 |                                       0 |
| Fixed Route               |                                            0 |                                                                                                                                                                         0 |                                       0 |
| Hold Fix Detour           |                                            0 |                                                                                                                                                                         0 |                                       0 |
| Combined LUT Pairs        |                                            0 |                                                                                                                                                                         0 |                                       0 |
| Clock Relationship        | Safely Timed                                 | Safely Timed                                                                                                                                                              | Safely Timed                            |
| Logic Levels              |                                            7 |                                                                                                                                                                        32 |                                       6 |
| Routes                    |                                            7 |                                                                                                                                                                        32 |                                       7 |
| Logical Path              | FDSE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 LUT3 LUT5 LUT6 LUT4 LUT6 FDSE |
| Start Point Clock         | clk                                          | clk                                                                                                                                                                       | clk                                     |
| End Point Clock           | clk                                          | clk                                                                                                                                                                       | clk                                     |
| DSP Block                 | None                                         | None                                                                                                                                                                      | None                                    |
| BRAM                      | None                                         | None                                                                                                                                                                      | None                                    |
| IO Crossings              |                                            0 |                                                                                                                                                                         0 |                                       0 |
| SLR Crossings             |                                            0 |                                                                                                                                                                         0 |                                       0 |
| PBlocks                   |                                            0 |                                                                                                                                                                         0 |                                       0 |
| High Fanout               |                                           11 |                                                                                                                                                                        15 |                                      16 |
| Dont Touch                |                                            0 |                                                                                                                                                                         0 |                                       0 |
| Mark Debug                |                                            0 |                                                                                                                                                                         0 |                                       0 |
| Start Point Pin Primitive | FDSE/C                                       | FDRE/C                                                                                                                                                                    | FDRE/C                                  |
| End Point Pin Primitive   | FDRE/D                                       | FDRE/D                                                                                                                                                                    | FDSE/S                                  |
| Start Point Pin           | sr_2_15.pt_1[0]/C                            | pt_ret_1161/C                                                                                                                                                             | roi_ret_812/C                           |
| End Point Pin             | pt_ret_1161/D                                | roi_ret_812/D                                                                                                                                                             | sr_2_15.pt[0]/S                         |
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
|      Characteristics      |               WorstPath to Src               |                                                                                     Path #9                                                                                    |              WorstPath from Dst              |
+---------------------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
| Requirement               |                                        6.250 |                                                                                                                                                                          6.250 |                                        6.250 |
| Path Delay                |                                        4.973 |                                                                                                                                                                         13.905 |                                        4.992 |
| Logic Delay               | 0.993(20%)                                   | 3.551(26%)                                                                                                                                                                     | 0.721(15%)                                   |
| Net Delay                 | 3.980(80%)                                   | 10.354(74%)                                                                                                                                                                    | 4.271(85%)                                   |
| Clock Skew                |                                       -0.198 |                                                                                                                                                                          0.342 |                                       -0.602 |
| Slack                     |                                        1.071 |                                                                                                                                                                         -7.321 |                                        0.648 |
| Timing Exception          |                                              |                                                                                                                                                                                |                                              |
| Bounding Box Size         | 4% x 6%                                      | 8% x 2%                                                                                                                                                                        | 2% x 2%                                      |
| Clock Region Distance     | (0, 1)                                       | (0, 0)                                                                                                                                                                         | (0, 1)                                       |
| Cumulative Fanout         |                                           38 |                                                                                                                                                                            198 |                                           36 |
| Fixed Loc                 |                                            0 |                                                                                                                                                                              0 |                                            0 |
| Fixed Route               |                                            0 |                                                                                                                                                                              0 |                                            0 |
| Hold Fix Detour           |                                            0 |                                                                                                                                                                              0 |                                            0 |
| Combined LUT Pairs        |                                            0 |                                                                                                                                                                              0 |                                            0 |
| Clock Relationship        | Safely Timed                                 | Safely Timed                                                                                                                                                                   | Safely Timed                                 |
| Logic Levels              |                                            7 |                                                                                                                                                                             33 |                                            7 |
| Routes                    |                                            7 |                                                                                                                                                                             33 |                                            7 |
| Logical Path              | FDSE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT3 LUT6 LUT5 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                          | clk                                                                                                                                                                            | clk                                          |
| End Point Clock           | clk                                          | clk                                                                                                                                                                            | clk                                          |
| DSP Block                 | None                                         | None                                                                                                                                                                           | None                                         |
| BRAM                      | None                                         | None                                                                                                                                                                           | None                                         |
| IO Crossings              |                                            0 |                                                                                                                                                                              0 |                                            0 |
| SLR Crossings             |                                            0 |                                                                                                                                                                              0 |                                            0 |
| PBlocks                   |                                            0 |                                                                                                                                                                              0 |                                            0 |
| High Fanout               |                                           11 |                                                                                                                                                                             15 |                                           16 |
| Dont Touch                |                                            0 |                                                                                                                                                                              0 |                                            0 |
| Mark Debug                |                                            0 |                                                                                                                                                                              0 |                                            0 |
| Start Point Pin Primitive | FDSE/C                                       | FDRE/C                                                                                                                                                                         | FDRE/C                                       |
| End Point Pin Primitive   | FDRE/D                                       | FDRE/D                                                                                                                                                                         | FDRE/D                                       |
| Start Point Pin           | sr_2_15.pt_1[0]/C                            | pt_ret_1161/C                                                                                                                                                                  | roi_ret_1122/C                               |
| End Point Pin             | pt_ret_1161/D                                | roi_ret_1122/D                                                                                                                                                                 | sr_2_15.roi[4]/D                             |
+---------------------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
|      Characteristics      |               WorstPath to Src               |                                                                               Path #10                                                                               |         WorstPath from Dst         |
+---------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
| Requirement               |                                        6.250 |                                                                                                                                                                6.250 |                              6.250 |
| Path Delay                |                                        4.973 |                                                                                                                                                               13.723 |                              3.306 |
| Logic Delay               | 0.993(20%)                                   | 3.307(25%)                                                                                                                                                           | 0.836(26%)                         |
| Net Delay                 | 3.980(80%)                                   | 10.416(75%)                                                                                                                                                          | 2.470(74%)                         |
| Clock Skew                |                                       -0.198 |                                                                                                                                                                0.161 |                             -0.443 |
| Slack                     |                                        1.071 |                                                                                                                                                               -7.320 |                              2.493 |
| Timing Exception          |                                              |                                                                                                                                                                      |                                    |
| Bounding Box Size         | 4% x 6%                                      | 8% x 3%                                                                                                                                                              | 3% x 1%                            |
| Clock Region Distance     | (0, 1)                                       | (0, 0)                                                                                                                                                               | (0, 1)                             |
| Cumulative Fanout         |                                           38 |                                                                                                                                                                  209 |                                 21 |
| Fixed Loc                 |                                            0 |                                                                                                                                                                    0 |                                  0 |
| Fixed Route               |                                            0 |                                                                                                                                                                    0 |                                  0 |
| Hold Fix Detour           |                                            0 |                                                                                                                                                                    0 |                                  0 |
| Combined LUT Pairs        |                                            0 |                                                                                                                                                                    0 |                                  0 |
| Clock Relationship        | Safely Timed                                 | Safely Timed                                                                                                                                                         | Safely Timed                       |
| Logic Levels              |                                            7 |                                                                                                                                                                   31 |                                  5 |
| Routes                    |                                            7 |                                                                                                                                                                   31 |                                  5 |
| Logical Path              | FDSE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT4 FDRE |
| Start Point Clock         | clk                                          | clk                                                                                                                                                                  | clk                                |
| End Point Clock           | clk                                          | clk                                                                                                                                                                  | clk                                |
| DSP Block                 | None                                         | None                                                                                                                                                                 | None                               |
| BRAM                      | None                                         | None                                                                                                                                                                 | None                               |
| IO Crossings              |                                            0 |                                                                                                                                                                    0 |                                  0 |
| SLR Crossings             |                                            0 |                                                                                                                                                                    0 |                                  0 |
| PBlocks                   |                                            0 |                                                                                                                                                                    0 |                                  0 |
| High Fanout               |                                           11 |                                                                                                                                                                   15 |                                 16 |
| Dont Touch                |                                            0 |                                                                                                                                                                    0 |                                  0 |
| Mark Debug                |                                            0 |                                                                                                                                                                    0 |                                  0 |
| Start Point Pin Primitive | FDSE/C                                       | FDRE/C                                                                                                                                                               | FDRE/C                             |
| End Point Pin Primitive   | FDRE/D                                       | FDRE/D                                                                                                                                                               | FDRE/D                             |
| Start Point Pin           | sr_2_15.pt_1[0]/C                            | pt_ret_1161/C                                                                                                                                                        | pt_ret_666/C                       |
| End Point Pin             | pt_ret_1161/D                                | pt_ret_666/D                                                                                                                                                         | sr_2_15.sector[1]/D                |
+---------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+----+----+----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 1 |  2 |  3 |  4 |  5 |  6 |  7 |  8  |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 |
+-----------------+-------------+-----+---+----+----+----+----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 6.250ns     | 166 | 3 | 40 | 35 | 17 | 32 | 48 | 94 | 110 | 35 |  4 |  6 |  6 |  4 |  7 |  7 |  2 |  5 |  4 |  7 |  8 |  8 |  1 | 14 |  1 |  2 |  9 | 33 | 33 | 89 | 77 | 67 | 20 |  3 |  3 |
+-----------------+-------------+-----+---+----+----+----+----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+--------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                         Module                         | Rent | Average Fanout | Total Instances |   LUT1  |   LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+--------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                                wrapper | 0.60 |           3.46 |           11841 | 0(0.0%) | 49(0.7%) | 192(2.9%) | 710(10.8%) | 1441(22.0%) | 4172(63.6%) |        156 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D003_IORET-freq160retfan16_rev_1 | 0.85 |           4.72 |            7828 | 0(0.0%) | 49(0.8%) | 192(3.0%) |  625(9.6%) | 1441(22.2%) | 4172(64.4%) |        156 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                  shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3584 | 0(0.0%) |  0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+--------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |       112% | (CLEL_R_X62Y497,CLEM_X64Y500) | wrapper(100%) |            0% |       5.29688 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                3 |       112% | (CLEM_X60Y504,CLEM_X64Y511)   | wrapper(100%) |            0% |       5.42188 | 99%          | 0%         |   9% |   0% | NA   | 0%   | NA  |    0% |  0% |
| South     |                4 |       106% | (CLEM_X58Y482,CLEM_X66Y497)   | wrapper(100%) |            0% |       5.15565 | 94%          | 0%         |   5% |   0% | NA   | 0%   | 0%  |    0% |  4% |
| West      |                2 |       116% | (CLEL_R_X62Y496,CLEM_X64Y499) | wrapper(100%) |            0% |       5.29688 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                4 |           0.160% | (CLEM_X59Y478,CLEM_X66Y509) | wrapper(100%) |            0% |       5.25284 | 95%          | 0%         |   7% |   0% | NA   | 0%   | 0%  |    0% |  3% |
| South     | Global |                1 |           0.012% | (CLEM_X66Y481,CLEM_X66Y483) | wrapper(100%) |            0% |             5 | 87%          | 0%         |  33% |   0% | NA   | NA   | NA  |    0% | 12% |
| East      | Global |                3 |           0.158% | (CLEM_X58Y476,CLEM_X65Y495) | wrapper(100%) |            0% |       5.08693 | 92%          | 0%         |   9% |   0% | NA   | 0%   | 0%  |    0% |  3% |
| West      | Global |                3 |           0.071% | (CLEM_X60Y496,CLEM_X67Y503) | wrapper(100%) |            0% |       5.41667 | 99%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| North     | Long   |                2 |           0.014% | (CLEM_X66Y504,CLEM_X67Y507) | wrapper(100%) |            0% |       4.89583 | 88%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% | 12% |
| South     | Long   |                1 |           0.003% | (CLEM_X65Y497,CLEM_X66Y497) | wrapper(100%) |            0% |       5.41667 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                2 |           0.010% | (CLEM_X60Y476,CLEM_X61Y481) | wrapper(100%) |            0% |       4.70139 | 81%          | 0%         |  30% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                5 |           0.267% | (CLEM_X51Y480,CLEM_X66Y511) | wrapper(100%) |            0% |        3.0625 | 56%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  1% |
| South     | Short  |                3 |           0.079% | (CLEM_X60Y484,CLEM_X67Y487) | wrapper(100%) |            0% |       4.91146 | 90%          | 0%         |  11% |   0% | NA   | NA   | 0%  |    0% |  5% |
| East      | Short  |                5 |           0.262% | (CLEM_X50Y481,CLEM_X65Y512) | wrapper(100%) |            0% |       2.63026 | 48%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  1% |
| West      | Short  |                4 |           0.207% | (CLEM_X59Y480,CLEM_X66Y511) | wrapper(100%) |            0% |        5.2468 | 95%          | 0%         |   7% |   0% | NA   | 0%   | 0%  |    0% |  3% |
+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |        90% | (CLEM_X67Y504,CLEM_X67Y504) | wrapper(100%) |            0% |         5.125 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                0 |        85% | (CLEM_X65Y503,CLEM_X65Y503) | wrapper(100%) |            0% |           5.5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                0 |        87% | (CLEM_X60Y493,CLEM_X60Y493) | wrapper(100%) |            0% |         5.875 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                0 |        90% | (CLEM_X60Y489,CLEM_X60Y489) | wrapper(100%) |            0% |          5.75 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                0 |        86% | (CLEM_X60Y488,CLEM_X60Y488) | wrapper(100%) |            0% |           5.5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        85% | (CLEM_X60Y510,CLEM_X60Y510) | wrapper(100%) |            0% |          4.75 | 100%         | 0%         |  43% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        89% | (CLEM_X58Y509,CLEM_X58Y509) | wrapper(100%) |            0% |          5.75 | 100%         | 0%         |  18% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        87% | (CLEM_X59Y507,CLEM_X59Y507) | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |  31% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X66Y482   | 389             | 432          | 63%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y482 | 386             | 432          | 63%                  | wrapper(100%) | Y                   |
| CLEM_X66Y483   | 389             | 431          | 62%                  | wrapper(100%) | Y                   |
| CLEM_X64Y481   | 380             | 433          | 61%                  | wrapper(100%) | Y                   |
| CLEM_X66Y484   | 389             | 430          | 61%                  | wrapper(100%) | Y                   |
| CLEM_X65Y480   | 384             | 434          | 61%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y483 | 386             | 431          | 60%                  | wrapper(100%) | Y                   |
| CLEM_X66Y481   | 389             | 433          | 60%                  | wrapper(100%) | Y                   |
| CLEM_X64Y480   | 380             | 434          | 60%                  | wrapper(100%) | Y                   |
| CLEM_X65Y482   | 384             | 432          | 60%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X60Y509   | 363             | 405          | 39%                  | wrapper(100%) | N                   |
| CLEM_X64Y481   | 380             | 433          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X64Y505   | 380             | 409          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y505 | 379             | 409          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X65Y482   | 384             | 432          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X64Y480   | 380             | 434          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y482 | 386             | 432          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y509 | 365             | 405          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X63Y505   | 377             | 409          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X64Y506   | 380             | 408          | 37%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


