Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,uSRAM 1K,PLLs and CCCs,Chip Globals,MSS,10/100/1000 Ethernet
Primitives/Primitives,1,0,0,0,40,0,0,0,0,0
top_sb_0/CCC_0/Primitives,0,0,0,0,1,0,1,1,0,0
top_sb_0/COREAHBLTOAXI_0/U_AHBAccCntrl/Primitives,22,111,0,0,0,0,0,0,0,0
top_sb_0/COREAHBLTOAXI_0/U_AHBtoAXI_sync/Primitives,0,6,0,0,0,0,0,0,0,0
top_sb_0/COREAHBLTOAXI_0/U_AXIAccCntrl/Primitives,231,149,0,0,0,0,0,0,0,0
top_sb_0/COREAHBLTOAXI_0/U_AXItoAHB_sync/Primitives,3,8,0,0,0,0,0,0,0,0
top_sb_0/COREAHBLTOAXI_0/U_RST_A/Primitives,0,2,0,0,0,0,0,1,0,0
top_sb_0/COREAHBLTOAXI_0/U_RdChannelFifo/Primitives,252,266,0,0,0,0,0,0,0,0
top_sb_0/COREAHBLTOAXI_0/U_RdChannelFifo/U_RDCH_RAM/Primitives,2,0,72,72,0,2,0,0,0,0
top_sb_0/COREAHBLTOAXI_0/U_WrChannelFifo/Primitives,318,332,0,0,0,0,0,0,0,0
top_sb_0/COREAHBLTOAXI_0/U_WrChannelFifo/U_WRCH_RAM/Primitives,4,0,144,144,0,4,0,0,0,0
top_sb_0/COREAXI_0/L2.u_interconnect_ntom/L27.inst_matrix_S16/inst_ra_channel/L1.inst_rdmatrix_4Mto1S/Primitives,6,60,0,0,0,0,0,0,0,0
top_sb_0/COREAXI_0/L2.u_interconnect_ntom/L27.inst_matrix_S16/inst_ra_channel/L1.inst_rdmatrix_4Mto1S/URA_ARBITER0/Primitives,15,16,0,0,0,0,0,0,0,0
top_sb_0/COREAXI_0/L2.u_interconnect_ntom/L27.inst_matrix_S16/inst_wa_channel/L1.inst_wrmatrix_4Mto1S/Primitives,5,59,0,0,0,0,0,0,0,0
top_sb_0/COREAXI_0/L2.u_interconnect_ntom/L27.inst_matrix_S16/inst_wa_channel/L1.inst_wrmatrix_4Mto1S/UWA_ARBITER/Primitives,12,16,0,0,0,0,0,0,0,0
top_sb_0/COREAXI_0/L2.u_interconnect_ntom/L27.inst_matrix_S16/inst_wd_channel/Primitives,74,75,0,0,0,0,0,0,0,0
top_sb_0/COREAXI_0/L2.u_interconnect_ntom/Primitives,3,7,0,0,0,0,0,0,0,0
top_sb_0/COREAXI_0/L2.u_interconnect_ntom/inst_matrix_m0/inst_rd_channel/inst_rdmatrix_16Sto1M/Primitives,9,69,0,0,0,0,0,0,0,0
top_sb_0/COREAXI_0/L2.u_interconnect_ntom/inst_matrix_m0/inst_wresp_channel/Primitives,0,1,0,0,0,0,0,0,0,0
top_sb_0/COREAXI_0/L23.slave_stage16/Primitives,57,131,0,0,0,0,0,0,0,0
top_sb_0/COREAXI_0/L3.master_stage0/Primitives,183,364,0,0,0,0,0,0,0,0
top_sb_0/CORERESETP_0/Primitives,2,10,0,0,0,0,0,1,0,0
top_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/Primitives,56,54,0,0,0,0,0,0,0,0
top_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/Primitives,1,1,0,0,0,0,0,0,0,0
top_sb_0/CoreAHBLite_0/matrix4x16/slavestage_10/Primitives,69,4,0,0,0,0,0,0,0,0
top_sb_0/CoreAHBLite_0/matrix4x16/slavestage_10/slave_arbiter/Primitives,28,13,0,0,0,0,0,0,0,0
top_sb_0/MSS_SMC_0/CoreSDR_0/Primitives,2,25,0,0,0,0,0,0,0,0
top_sb_0/MSS_SMC_0/CoreSDR_0/fastinit_1/Primitives,45,45,0,0,0,0,0,0,0,0
top_sb_0/MSS_SMC_0/CoreSDR_0/fastinit_1/fastsdram_1/Primitives,115,98,0,0,0,0,0,0,0,0
top_sb_0/MSS_SMC_0/CoreSDR_0/fastinit_1/fastsdram_1/openbank_gen.0.openbank_r1_i/Primitives,56,50,0,0,0,0,0,0,0,0
top_sb_0/MSS_SMC_0/CoreSDR_0/fastinit_1/fastsdram_1/openbank_gen.1.openbank_r1_i/Primitives,61,50,0,0,0,0,0,0,0,0
top_sb_0/MSS_SMC_0/CoreSDR_0/fastinit_1/fastsdram_1/openbank_gen.2.openbank_r1_i/Primitives,148,50,0,0,0,0,0,0,0,0
top_sb_0/MSS_SMC_0/CoreSDR_0/fastinit_1/fastsdram_1/openbank_gen.3.openbank_r1_i/Primitives,56,50,0,0,0,0,0,0,0,0
top_sb_0/MSS_SMC_0/Primitives,535,238,0,0,0,0,0,0,0,0
top_sb_0/top_sb_MSS_0/Primitives,32,0,0,0,32,0,0,0,1,0
