#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Sun Feb  7 13:04:25 2021
# Process ID: 19732
# Current directory: /home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/vivado_prj/tran_dut_vivado.runs/synth_1
# Command line: vivado -log tran_dut.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tran_dut.tcl
# Log file: /home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/vivado_prj/tran_dut_vivado.runs/synth_1/tran_dut.vds
# Journal file: /home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/vivado_prj/tran_dut_vivado.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source tran_dut.tcl -notrace
Command: synth_design -top tran_dut -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19737
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2146.598 ; gain = 0.000 ; free physical = 12686 ; free virtual = 21459
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'tran_dut' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/tran_dut.vhd:59]
INFO: [Synth 8-3491] module 'tran_dut_tc' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/tran_dut_tc.vhd:29' bound to instance 'u_tran_dut_tc' of component 'tran_dut_tc' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/tran_dut.vhd:247]
INFO: [Synth 8-638] synthesizing module 'tran_dut_tc' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/tran_dut_tc.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'tran_dut_tc' (1#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/tran_dut_tc.vhd:41]
INFO: [Synth 8-3491] module 'stream_adapt' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/stream_adapt.vhd:22' bound to instance 'u_stream_adapt' of component 'stream_adapt' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/tran_dut.vhd:257]
INFO: [Synth 8-638] synthesizing module 'stream_adapt' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/stream_adapt.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'stream_adapt' (2#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/stream_adapt.vhd:37]
INFO: [Synth 8-3491] module 'bch_encoder' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/bch_encoder.vhd:22' bound to instance 'u_bch_encoder' of component 'bch_encoder' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/tran_dut.vhd:270]
INFO: [Synth 8-638] synthesizing module 'bch_encoder' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/bch_encoder.vhd:36]
INFO: [Synth 8-3491] module 'output_mask' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/output_mask.vhd:22' bound to instance 'u_output_mask' of component 'output_mask' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/bch_encoder.vhd:684]
INFO: [Synth 8-638] synthesizing module 'output_mask' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/output_mask.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'output_mask' (3#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/output_mask.vhd:29]
INFO: [Synth 8-3491] module 'registers' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/registers.vhd:22' bound to instance 'u_registers' of component 'registers' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/bch_encoder.vhd:689]
INFO: [Synth 8-638] synthesizing module 'registers' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/registers.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'registers' (4#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/registers.vhd:33]
INFO: [Synth 8-3491] module 'shift_and_xor' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/shift_and_xor.vhd:22' bound to instance 'u_shift_and_xor' of component 'shift_and_xor' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/bch_encoder.vhd:698]
INFO: [Synth 8-638] synthesizing module 'shift_and_xor' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/shift_and_xor.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'shift_and_xor' (5#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/shift_and_xor.vhd:31]
INFO: [Synth 8-3491] module 'p2s' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/p2s.vhd:22' bound to instance 'u_p2s' of component 'p2s' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/bch_encoder.vhd:705]
INFO: [Synth 8-638] synthesizing module 'p2s' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/p2s.vhd:34]
INFO: [Synth 8-226] default block is never used [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/p2s.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'p2s' (6#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/p2s.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'bch_encoder' (7#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/bch_encoder.vhd:36]
INFO: [Synth 8-3491] module 'ldpc_encoder' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ldpc_encoder.vhd:23' bound to instance 'u_ldpc_encoder' of component 'ldpc_encoder' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/tran_dut.vhd:282]
INFO: [Synth 8-638] synthesizing module 'ldpc_encoder' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ldpc_encoder.vhd:38]
INFO: [Synth 8-3491] module 'address_calculator' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/address_calculator.vhd:23' bound to instance 'u_address_calculator' of component 'address_calculator' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ldpc_encoder.vhd:217]
INFO: [Synth 8-638] synthesizing module 'address_calculator' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/address_calculator.vhd:33]
INFO: [Synth 8-3491] module 'addresses' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/addresses.vhd:23' bound to instance 'u_addresses' of component 'addresses' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/address_calculator.vhd:64]
INFO: [Synth 8-638] synthesizing module 'addresses' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/addresses.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'addresses' (8#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/addresses.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'address_calculator' (9#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/address_calculator.vhd:33]
INFO: [Synth 8-3491] module 'select_address' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/select_address.vhd:23' bound to instance 'u_select_address' of component 'select_address' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ldpc_encoder.vhd:225]
INFO: [Synth 8-638] synthesizing module 'select_address' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/select_address.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'select_address' (10#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/select_address.vhd:44]
INFO: [Synth 8-3491] module 'ram_bank' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_bank.vhd:22' bound to instance 'u_ram_bank' of component 'ram_bank' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ldpc_encoder.vhd:244]
INFO: [Synth 8-638] synthesizing module 'ram_bank' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_bank.vhd:58]
INFO: [Synth 8-3491] module 'ram_repeat' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat.vhd:22' bound to instance 'u_ram_repeat' of component 'ram_repeat' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_bank.vhd:293]
INFO: [Synth 8-638] synthesizing module 'ram_repeat' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat.vhd:34]
	Parameter AddrWidth bound to: 14 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRAM_singlebit' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/DualPortRAM_singlebit.vhd:22' bound to instance 'u_Dual_Port_RAM' of component 'DualPortRAM_singlebit' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat.vhd:64]
INFO: [Synth 8-638] synthesizing module 'DualPortRAM_singlebit' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/DualPortRAM_singlebit.vhd:38]
	Parameter AddrWidth bound to: 14 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortRAM_singlebit' (11#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/DualPortRAM_singlebit.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ram_repeat' (12#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat.vhd:34]
INFO: [Synth 8-3491] module 'ram_repeat1' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat1.vhd:22' bound to instance 'u_ram_repeat1' of component 'ram_repeat1' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_bank.vhd:303]
INFO: [Synth 8-638] synthesizing module 'ram_repeat1' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat1.vhd:34]
	Parameter AddrWidth bound to: 14 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRAM_singlebit' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/DualPortRAM_singlebit.vhd:22' bound to instance 'u_Dual_Port_RAM' of component 'DualPortRAM_singlebit' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat1.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'ram_repeat1' (13#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat1.vhd:34]
INFO: [Synth 8-3491] module 'ram_repeat2' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat2.vhd:22' bound to instance 'u_ram_repeat2' of component 'ram_repeat2' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_bank.vhd:313]
INFO: [Synth 8-638] synthesizing module 'ram_repeat2' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat2.vhd:34]
	Parameter AddrWidth bound to: 14 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRAM_singlebit' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/DualPortRAM_singlebit.vhd:22' bound to instance 'u_Dual_Port_RAM' of component 'DualPortRAM_singlebit' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat2.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'ram_repeat2' (14#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat2.vhd:34]
INFO: [Synth 8-3491] module 'ram_repeat3' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat3.vhd:22' bound to instance 'u_ram_repeat3' of component 'ram_repeat3' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_bank.vhd:323]
INFO: [Synth 8-638] synthesizing module 'ram_repeat3' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat3.vhd:34]
	Parameter AddrWidth bound to: 14 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRAM_singlebit' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/DualPortRAM_singlebit.vhd:22' bound to instance 'u_Dual_Port_RAM' of component 'DualPortRAM_singlebit' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat3.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'ram_repeat3' (15#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat3.vhd:34]
INFO: [Synth 8-3491] module 'ram_repeat4' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat4.vhd:22' bound to instance 'u_ram_repeat4' of component 'ram_repeat4' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_bank.vhd:333]
INFO: [Synth 8-638] synthesizing module 'ram_repeat4' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat4.vhd:34]
	Parameter AddrWidth bound to: 14 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRAM_singlebit' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/DualPortRAM_singlebit.vhd:22' bound to instance 'u_Dual_Port_RAM' of component 'DualPortRAM_singlebit' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat4.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'ram_repeat4' (16#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat4.vhd:34]
INFO: [Synth 8-3491] module 'ram_repeat5' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat5.vhd:22' bound to instance 'u_ram_repeat5' of component 'ram_repeat5' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_bank.vhd:343]
INFO: [Synth 8-638] synthesizing module 'ram_repeat5' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat5.vhd:34]
	Parameter AddrWidth bound to: 14 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRAM_singlebit' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/DualPortRAM_singlebit.vhd:22' bound to instance 'u_Dual_Port_RAM' of component 'DualPortRAM_singlebit' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat5.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'ram_repeat5' (17#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat5.vhd:34]
INFO: [Synth 8-3491] module 'ram_repeat6' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat6.vhd:22' bound to instance 'u_ram_repeat6' of component 'ram_repeat6' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_bank.vhd:353]
INFO: [Synth 8-638] synthesizing module 'ram_repeat6' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat6.vhd:34]
	Parameter AddrWidth bound to: 14 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRAM_singlebit' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/DualPortRAM_singlebit.vhd:22' bound to instance 'u_Dual_Port_RAM' of component 'DualPortRAM_singlebit' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat6.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'ram_repeat6' (18#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat6.vhd:34]
INFO: [Synth 8-3491] module 'ram_repeat7' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat7.vhd:22' bound to instance 'u_ram_repeat7' of component 'ram_repeat7' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_bank.vhd:363]
INFO: [Synth 8-638] synthesizing module 'ram_repeat7' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat7.vhd:34]
	Parameter AddrWidth bound to: 14 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRAM_singlebit' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/DualPortRAM_singlebit.vhd:22' bound to instance 'u_Dual_Port_RAM' of component 'DualPortRAM_singlebit' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat7.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'ram_repeat7' (19#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat7.vhd:34]
INFO: [Synth 8-3491] module 'ram_repeat8' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat8.vhd:22' bound to instance 'u_ram_repeat8' of component 'ram_repeat8' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_bank.vhd:373]
INFO: [Synth 8-638] synthesizing module 'ram_repeat8' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat8.vhd:34]
	Parameter AddrWidth bound to: 14 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRAM_singlebit' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/DualPortRAM_singlebit.vhd:22' bound to instance 'u_Dual_Port_RAM' of component 'DualPortRAM_singlebit' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat8.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'ram_repeat8' (20#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat8.vhd:34]
INFO: [Synth 8-3491] module 'ram_repeat9' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat9.vhd:22' bound to instance 'u_ram_repeat9' of component 'ram_repeat9' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_bank.vhd:383]
INFO: [Synth 8-638] synthesizing module 'ram_repeat9' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat9.vhd:34]
	Parameter AddrWidth bound to: 14 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRAM_singlebit' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/DualPortRAM_singlebit.vhd:22' bound to instance 'u_Dual_Port_RAM' of component 'DualPortRAM_singlebit' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat9.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'ram_repeat9' (21#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat9.vhd:34]
INFO: [Synth 8-3491] module 'ram_repeat10' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat10.vhd:22' bound to instance 'u_ram_repeat10' of component 'ram_repeat10' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_bank.vhd:393]
INFO: [Synth 8-638] synthesizing module 'ram_repeat10' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat10.vhd:34]
	Parameter AddrWidth bound to: 14 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRAM_singlebit' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/DualPortRAM_singlebit.vhd:22' bound to instance 'u_Dual_Port_RAM' of component 'DualPortRAM_singlebit' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat10.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'ram_repeat10' (22#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat10.vhd:34]
INFO: [Synth 8-3491] module 'ram_repeat11' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat11.vhd:22' bound to instance 'u_ram_repeat11' of component 'ram_repeat11' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_bank.vhd:403]
INFO: [Synth 8-638] synthesizing module 'ram_repeat11' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat11.vhd:34]
	Parameter AddrWidth bound to: 14 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRAM_singlebit' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/DualPortRAM_singlebit.vhd:22' bound to instance 'u_Dual_Port_RAM' of component 'DualPortRAM_singlebit' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat11.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'ram_repeat11' (23#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_repeat11.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ram_bank' (24#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ram_bank.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'ldpc_encoder' (25#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/ldpc_encoder.vhd:38]
INFO: [Synth 8-3491] module 'interleaver_dut' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/interleaver_dut.vhd:22' bound to instance 'u_interleaver_dut' of component 'interleaver_dut' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/tran_dut.vhd:295]
INFO: [Synth 8-638] synthesizing module 'interleaver_dut' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/interleaver_dut.vhd:37]
	Parameter AddrWidth bound to: 15 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SinglePortRAM_singlebit' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/SinglePortRAM_singlebit.vhd:22' bound to instance 'u_Single_Port_RAM' of component 'SinglePortRAM_singlebit' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/interleaver_dut.vhd:91]
INFO: [Synth 8-638] synthesizing module 'SinglePortRAM_singlebit' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/SinglePortRAM_singlebit.vhd:36]
	Parameter AddrWidth bound to: 15 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SinglePortRAM_singlebit' (26#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/SinglePortRAM_singlebit.vhd:36]
	Parameter AddrWidth bound to: 15 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SinglePortRAM_singlebit' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/SinglePortRAM_singlebit.vhd:22' bound to instance 'u_Single_Port_RAM1' of component 'SinglePortRAM_singlebit' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/interleaver_dut.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'interleaver_dut' (27#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/interleaver_dut.vhd:37]
INFO: [Synth 8-3491] module 'bit_mapping' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/bit_mapping.vhd:22' bound to instance 'u_bit_mapping' of component 'bit_mapping' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/tran_dut.vhd:308]
INFO: [Synth 8-638] synthesizing module 'bit_mapping' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/bit_mapping.vhd:34]
INFO: [Synth 8-3491] module 'angle_selector' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/angle_selector.vhd:22' bound to instance 'u_angle_selector' of component 'angle_selector' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/bit_mapping.vhd:79]
INFO: [Synth 8-638] synthesizing module 'angle_selector' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/angle_selector.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'angle_selector' (28#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/angle_selector.vhd:29]
INFO: [Synth 8-3491] module 'Cosine_HDL_Optimized' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/Cosine_HDL_Optimized.vhd:23' bound to instance 'u_Cosine_HDL_Optimized' of component 'Cosine_HDL_Optimized' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/bit_mapping.vhd:84]
INFO: [Synth 8-638] synthesizing module 'Cosine_HDL_Optimized' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/Cosine_HDL_Optimized.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Cosine_HDL_Optimized' (29#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/Cosine_HDL_Optimized.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'bit_mapping' (30#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/bit_mapping.vhd:34]
INFO: [Synth 8-3491] module 'bb_shaping1' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/bb_shaping1.vhd:22' bound to instance 'u_bb_shaping1' of component 'bb_shaping1' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/tran_dut.vhd:318]
INFO: [Synth 8-638] synthesizing module 'bb_shaping1' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/bb_shaping1.vhd:34]
INFO: [Synth 8-3491] module 'FIR_Interpolation' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/FIR_Interpolation.vhd:26' bound to instance 'u_FIR_Interpolation' of component 'FIR_Interpolation' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/bb_shaping1.vhd:67]
INFO: [Synth 8-638] synthesizing module 'FIR_Interpolation' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/FIR_Interpolation.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'FIR_Interpolation' (31#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/FIR_Interpolation.vhd:40]
INFO: [Synth 8-3491] module 'FIR_Interpolation1' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/FIR_Interpolation1.vhd:26' bound to instance 'u_FIR_Interpolation1' of component 'FIR_Interpolation1' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/bb_shaping1.vhd:75]
INFO: [Synth 8-638] synthesizing module 'FIR_Interpolation1' [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/FIR_Interpolation1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'FIR_Interpolation1' (32#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/FIR_Interpolation1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'bb_shaping1' (33#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/bb_shaping1.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'tran_dut' (34#1) [/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/hdlsrc/transmitter/tran_dut.vhd:59]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2146.598 ; gain = 0.000 ; free physical = 12731 ; free virtual = 21506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2146.598 ; gain = 0.000 ; free physical = 12740 ; free virtual = 21515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2154.508 ; gain = 7.910 ; free physical = 12740 ; free virtual = 21515
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2154.508 ; gain = 7.910 ; free physical = 12587 ; free virtual = 21363
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 12    
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
	  13 Input      1 Bit         XORs := 1     
+---Registers : 
	              192 Bit    Registers := 4     
	               45 Bit    Registers := 2     
	               25 Bit    Registers := 6     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 24    
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 105   
+---RAMs : 
	              32K Bit	(32768 X 1 bit)          RAMs := 2     
	              16K Bit	(16384 X 1 bit)          RAMs := 12    
+---Muxes : 
	   2 Input  192 Bit        Muxes := 6     
	   2 Input   45 Bit        Muxes := 4     
	   2 Input   25 Bit        Muxes := 8     
	   2 Input   18 Bit        Muxes := 5     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	  16 Input   15 Bit        Muxes := 9     
	   2 Input   15 Bit        Muxes := 4     
	   7 Input   15 Bit        Muxes := 2     
	   4 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 61    
	  16 Input   14 Bit        Muxes := 9     
	   8 Input   14 Bit        Muxes := 4     
	   2 Input   13 Bit        Muxes := 6     
	   8 Input   13 Bit        Muxes := 2     
	   8 Input   12 Bit        Muxes := 2     
	   6 Input   12 Bit        Muxes := 2     
	   7 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 2     
	   4 Input   11 Bit        Muxes := 2     
	   8 Input   11 Bit        Muxes := 2     
	   5 Input   10 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 4     
	   9 Input    9 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 8     
	   2 Input    5 Bit        Muxes := 2     
	 135 Input    4 Bit        Muxes := 18    
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 460   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP Product_mul_temp, operation Mode is: A*B2.
DSP Report: register Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: Generating DSP Product1_mul_temp, operation Mode is: A*B2.
DSP Report: register Product_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: Generating DSP u_FIR_Interpolation/product_10, operation Mode is: A*B.
DSP Report: operator u_FIR_Interpolation/product_10 is absorbed into DSP u_FIR_Interpolation/product_10.
DSP Report: Generating DSP u_FIR_Interpolation/add_temp, operation Mode is: PCIN+A2*B.
DSP Report: register u_FIR_Interpolation/delay_pipeline_reg[0] is absorbed into DSP u_FIR_Interpolation/add_temp.
DSP Report: operator u_FIR_Interpolation/add_temp is absorbed into DSP u_FIR_Interpolation/add_temp.
DSP Report: operator u_FIR_Interpolation/product_9 is absorbed into DSP u_FIR_Interpolation/add_temp.
DSP Report: Generating DSP u_FIR_Interpolation/add_temp_1, operation Mode is: PCIN+A''*B.
DSP Report: register u_FIR_Interpolation/delay_pipeline_reg[0] is absorbed into DSP u_FIR_Interpolation/add_temp_1.
DSP Report: register u_FIR_Interpolation/delay_pipeline_reg[1] is absorbed into DSP u_FIR_Interpolation/add_temp_1.
DSP Report: operator u_FIR_Interpolation/add_temp_1 is absorbed into DSP u_FIR_Interpolation/add_temp_1.
DSP Report: operator u_FIR_Interpolation/product_8 is absorbed into DSP u_FIR_Interpolation/add_temp_1.
DSP Report: Generating DSP u_FIR_Interpolation/add_temp_2, operation Mode is: PCIN+ACIN''*B.
DSP Report: register u_FIR_Interpolation/delay_pipeline_reg[1] is absorbed into DSP u_FIR_Interpolation/add_temp_2.
DSP Report: register u_FIR_Interpolation/delay_pipeline_reg[2] is absorbed into DSP u_FIR_Interpolation/add_temp_2.
DSP Report: operator u_FIR_Interpolation/add_temp_2 is absorbed into DSP u_FIR_Interpolation/add_temp_2.
DSP Report: operator u_FIR_Interpolation/product_7 is absorbed into DSP u_FIR_Interpolation/add_temp_2.
DSP Report: Generating DSP u_FIR_Interpolation/add_temp_3, operation Mode is: PCIN+ACIN2*B.
DSP Report: register u_FIR_Interpolation/delay_pipeline_reg[3] is absorbed into DSP u_FIR_Interpolation/add_temp_3.
DSP Report: operator u_FIR_Interpolation/add_temp_3 is absorbed into DSP u_FIR_Interpolation/add_temp_3.
DSP Report: operator u_FIR_Interpolation/product_6 is absorbed into DSP u_FIR_Interpolation/add_temp_3.
DSP Report: Generating DSP u_FIR_Interpolation/add_temp_4, operation Mode is: PCIN+ACIN2*B.
DSP Report: register u_FIR_Interpolation/delay_pipeline_reg[4] is absorbed into DSP u_FIR_Interpolation/add_temp_4.
DSP Report: operator u_FIR_Interpolation/add_temp_4 is absorbed into DSP u_FIR_Interpolation/add_temp_4.
DSP Report: operator u_FIR_Interpolation/product_5 is absorbed into DSP u_FIR_Interpolation/add_temp_4.
DSP Report: Generating DSP u_FIR_Interpolation/add_temp_5, operation Mode is: PCIN+ACIN2*B.
DSP Report: register u_FIR_Interpolation/delay_pipeline_reg[5] is absorbed into DSP u_FIR_Interpolation/add_temp_5.
DSP Report: operator u_FIR_Interpolation/add_temp_5 is absorbed into DSP u_FIR_Interpolation/add_temp_5.
DSP Report: operator u_FIR_Interpolation/product_4 is absorbed into DSP u_FIR_Interpolation/add_temp_5.
DSP Report: Generating DSP u_FIR_Interpolation/add_temp_6, operation Mode is: PCIN+ACIN2*B.
DSP Report: register u_FIR_Interpolation/delay_pipeline_reg[6] is absorbed into DSP u_FIR_Interpolation/add_temp_6.
DSP Report: operator u_FIR_Interpolation/add_temp_6 is absorbed into DSP u_FIR_Interpolation/add_temp_6.
DSP Report: operator u_FIR_Interpolation/product_3 is absorbed into DSP u_FIR_Interpolation/add_temp_6.
DSP Report: Generating DSP u_FIR_Interpolation/add_temp_7, operation Mode is: PCIN+ACIN2*B.
DSP Report: register u_FIR_Interpolation/delay_pipeline_reg[7] is absorbed into DSP u_FIR_Interpolation/add_temp_7.
DSP Report: operator u_FIR_Interpolation/add_temp_7 is absorbed into DSP u_FIR_Interpolation/add_temp_7.
DSP Report: operator u_FIR_Interpolation/product_2 is absorbed into DSP u_FIR_Interpolation/add_temp_7.
DSP Report: Generating DSP u_FIR_Interpolation/add_temp_8, operation Mode is: PCIN+ACIN2*B.
DSP Report: register u_FIR_Interpolation/delay_pipeline_reg[8] is absorbed into DSP u_FIR_Interpolation/add_temp_8.
DSP Report: operator u_FIR_Interpolation/add_temp_8 is absorbed into DSP u_FIR_Interpolation/add_temp_8.
DSP Report: operator u_FIR_Interpolation/product_1 is absorbed into DSP u_FIR_Interpolation/add_temp_8.
DSP Report: Generating DSP u_FIR_Interpolation/add_temp_9, operation Mode is: PCIN+ACIN2*B.
DSP Report: register u_FIR_Interpolation/delay_pipeline_reg[9] is absorbed into DSP u_FIR_Interpolation/add_temp_9.
DSP Report: operator u_FIR_Interpolation/add_temp_9 is absorbed into DSP u_FIR_Interpolation/add_temp_9.
DSP Report: operator u_FIR_Interpolation/product is absorbed into DSP u_FIR_Interpolation/add_temp_9.
DSP Report: Generating DSP u_FIR_Interpolation1/product_10, operation Mode is: A*B.
DSP Report: operator u_FIR_Interpolation1/product_10 is absorbed into DSP u_FIR_Interpolation1/product_10.
DSP Report: Generating DSP u_FIR_Interpolation1/add_temp, operation Mode is: PCIN+A2*B.
DSP Report: register u_FIR_Interpolation1/delay_pipeline_reg[0] is absorbed into DSP u_FIR_Interpolation1/add_temp.
DSP Report: operator u_FIR_Interpolation1/add_temp is absorbed into DSP u_FIR_Interpolation1/add_temp.
DSP Report: operator u_FIR_Interpolation1/product_9 is absorbed into DSP u_FIR_Interpolation1/add_temp.
DSP Report: Generating DSP u_FIR_Interpolation1/add_temp_1, operation Mode is: PCIN+A''*B.
DSP Report: register u_FIR_Interpolation1/delay_pipeline_reg[0] is absorbed into DSP u_FIR_Interpolation1/add_temp_1.
DSP Report: register u_FIR_Interpolation1/delay_pipeline_reg[1] is absorbed into DSP u_FIR_Interpolation1/add_temp_1.
DSP Report: operator u_FIR_Interpolation1/add_temp_1 is absorbed into DSP u_FIR_Interpolation1/add_temp_1.
DSP Report: operator u_FIR_Interpolation1/product_8 is absorbed into DSP u_FIR_Interpolation1/add_temp_1.
DSP Report: Generating DSP u_FIR_Interpolation1/add_temp_2, operation Mode is: PCIN+ACIN''*B.
DSP Report: register u_FIR_Interpolation1/delay_pipeline_reg[1] is absorbed into DSP u_FIR_Interpolation1/add_temp_2.
DSP Report: register u_FIR_Interpolation1/delay_pipeline_reg[2] is absorbed into DSP u_FIR_Interpolation1/add_temp_2.
DSP Report: operator u_FIR_Interpolation1/add_temp_2 is absorbed into DSP u_FIR_Interpolation1/add_temp_2.
DSP Report: operator u_FIR_Interpolation1/product_7 is absorbed into DSP u_FIR_Interpolation1/add_temp_2.
DSP Report: Generating DSP u_FIR_Interpolation1/add_temp_3, operation Mode is: PCIN+ACIN2*B.
DSP Report: register u_FIR_Interpolation1/delay_pipeline_reg[3] is absorbed into DSP u_FIR_Interpolation1/add_temp_3.
DSP Report: operator u_FIR_Interpolation1/add_temp_3 is absorbed into DSP u_FIR_Interpolation1/add_temp_3.
DSP Report: operator u_FIR_Interpolation1/product_6 is absorbed into DSP u_FIR_Interpolation1/add_temp_3.
DSP Report: Generating DSP u_FIR_Interpolation1/add_temp_4, operation Mode is: PCIN+ACIN2*B.
DSP Report: register u_FIR_Interpolation1/delay_pipeline_reg[4] is absorbed into DSP u_FIR_Interpolation1/add_temp_4.
DSP Report: operator u_FIR_Interpolation1/add_temp_4 is absorbed into DSP u_FIR_Interpolation1/add_temp_4.
DSP Report: operator u_FIR_Interpolation1/product_5 is absorbed into DSP u_FIR_Interpolation1/add_temp_4.
DSP Report: Generating DSP u_FIR_Interpolation1/add_temp_5, operation Mode is: PCIN+ACIN2*B.
DSP Report: register u_FIR_Interpolation1/delay_pipeline_reg[5] is absorbed into DSP u_FIR_Interpolation1/add_temp_5.
DSP Report: operator u_FIR_Interpolation1/add_temp_5 is absorbed into DSP u_FIR_Interpolation1/add_temp_5.
DSP Report: operator u_FIR_Interpolation1/product_4 is absorbed into DSP u_FIR_Interpolation1/add_temp_5.
DSP Report: Generating DSP u_FIR_Interpolation1/add_temp_6, operation Mode is: PCIN+ACIN2*B.
DSP Report: register u_FIR_Interpolation1/delay_pipeline_reg[6] is absorbed into DSP u_FIR_Interpolation1/add_temp_6.
DSP Report: operator u_FIR_Interpolation1/add_temp_6 is absorbed into DSP u_FIR_Interpolation1/add_temp_6.
DSP Report: operator u_FIR_Interpolation1/product_3 is absorbed into DSP u_FIR_Interpolation1/add_temp_6.
DSP Report: Generating DSP u_FIR_Interpolation1/add_temp_7, operation Mode is: PCIN+ACIN2*B.
DSP Report: register u_FIR_Interpolation1/delay_pipeline_reg[7] is absorbed into DSP u_FIR_Interpolation1/add_temp_7.
DSP Report: operator u_FIR_Interpolation1/add_temp_7 is absorbed into DSP u_FIR_Interpolation1/add_temp_7.
DSP Report: operator u_FIR_Interpolation1/product_2 is absorbed into DSP u_FIR_Interpolation1/add_temp_7.
DSP Report: Generating DSP u_FIR_Interpolation1/add_temp_8, operation Mode is: PCIN+ACIN2*B.
DSP Report: register u_FIR_Interpolation1/delay_pipeline_reg[8] is absorbed into DSP u_FIR_Interpolation1/add_temp_8.
DSP Report: operator u_FIR_Interpolation1/add_temp_8 is absorbed into DSP u_FIR_Interpolation1/add_temp_8.
DSP Report: operator u_FIR_Interpolation1/product_1 is absorbed into DSP u_FIR_Interpolation1/add_temp_8.
DSP Report: Generating DSP u_FIR_Interpolation1/add_temp_9, operation Mode is: PCIN+ACIN2*B.
DSP Report: register u_FIR_Interpolation1/delay_pipeline_reg[9] is absorbed into DSP u_FIR_Interpolation1/add_temp_9.
DSP Report: operator u_FIR_Interpolation1/add_temp_9 is absorbed into DSP u_FIR_Interpolation1/add_temp_9.
DSP Report: operator u_FIR_Interpolation1/product is absorbed into DSP u_FIR_Interpolation1/add_temp_9.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2249.188 ; gain = 102.590 ; free physical = 12440 ; free virtual = 21226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+---------------------+-----------------------------------------------+---------------+----------------+
|Module Name          | RTL Object                                    | Depth x Width | Implemented As | 
+---------------------+-----------------------------------------------+---------------+----------------+
|addresses            | tmp_110[0,0]                                  | 256x6         | LUT            | 
|addresses            | tmp_114[0,1]                                  | 256x14        | LUT            | 
|addresses            | tmp_118[0,2]                                  | 256x14        | LUT            | 
|Cosine_HDL_Optimized | Look_Up_Table1_data[0]                        | 32x16         | LUT            | 
|Cosine_HDL_Optimized | Look_Up_Table_data[0]                         | 32x16         | LUT            | 
|ldpc_encoder         | u_address_calculator/u_addresses/tmp_110[0,0] | 256x6         | LUT            | 
|ldpc_encoder         | u_address_calculator/u_addresses/tmp_114[0,1] | 256x14        | LUT            | 
|ldpc_encoder         | u_address_calculator/u_addresses/tmp_118[0,2] | 256x14        | LUT            | 
|bit_mapping          | u_Cosine_HDL_Optimized/Look_Up_Table_data[0]  | 32x16         | LUT            | 
|bit_mapping          | u_Cosine_HDL_Optimized/Look_Up_Table1_data[0] | 32x16         | LUT            | 
+---------------------+-----------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|u_ldpc_encoder    | u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg   | 16 K x 1(READ_FIRST)   | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_ldpc_encoder    | u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg  | 16 K x 1(READ_FIRST)   | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_ldpc_encoder    | u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg  | 16 K x 1(READ_FIRST)   | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_ldpc_encoder    | u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg  | 16 K x 1(READ_FIRST)   | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_ldpc_encoder    | u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg  | 16 K x 1(READ_FIRST)   | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_ldpc_encoder    | u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg  | 16 K x 1(READ_FIRST)   | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_ldpc_encoder    | u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg  | 16 K x 1(READ_FIRST)   | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_ldpc_encoder    | u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg  | 16 K x 1(READ_FIRST)   | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_ldpc_encoder    | u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg  | 16 K x 1(READ_FIRST)   | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_ldpc_encoder    | u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg  | 16 K x 1(READ_FIRST)   | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_ldpc_encoder    | u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg | 16 K x 1(READ_FIRST)   | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_ldpc_encoder    | u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg | 16 K x 1(READ_FIRST)   | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_interleaver_dut | u_Single_Port_RAM/ram_reg                         | 32 K x 1(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
|u_interleaver_dut | u_Single_Port_RAM1/ram_reg                        | 32 K x 1(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
+------------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+-------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bit_mapping        | A*B2          | 17     | 9      | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|bit_mapping        | A*B2          | 17     | 9      | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FIR_Interpolation  | A*B           | 25     | 11     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Interpolation  | PCIN+A2*B     | 25     | 12     | -      | -      | 45     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Interpolation  | PCIN+A''*B    | 25     | 13     | -      | -      | 45     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Interpolation  | PCIN+ACIN''*B | 25     | 14     | -      | -      | 45     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Interpolation  | PCIN+ACIN2*B  | 25     | 16     | -      | -      | 45     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Interpolation  | PCIN+ACIN2*B  | 25     | 16     | -      | -      | 45     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Interpolation  | PCIN+ACIN2*B  | 25     | 14     | -      | -      | 45     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Interpolation  | PCIN+ACIN2*B  | 25     | 13     | -      | -      | 45     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Interpolation  | PCIN+ACIN2*B  | 25     | 12     | -      | -      | 45     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Interpolation  | PCIN+ACIN2*B  | 25     | 11     | -      | -      | 45     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Interpolation  | PCIN+ACIN2*B  | 25     | 10     | -      | -      | 45     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Interpolation1 | A*B           | 25     | 11     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Interpolation1 | PCIN+A2*B     | 25     | 12     | -      | -      | 45     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Interpolation1 | PCIN+A''*B    | 25     | 13     | -      | -      | 45     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Interpolation1 | PCIN+ACIN''*B | 25     | 14     | -      | -      | 45     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Interpolation1 | PCIN+ACIN2*B  | 25     | 16     | -      | -      | 45     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Interpolation1 | PCIN+ACIN2*B  | 25     | 16     | -      | -      | 45     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Interpolation1 | PCIN+ACIN2*B  | 25     | 14     | -      | -      | 45     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Interpolation1 | PCIN+ACIN2*B  | 25     | 13     | -      | -      | 45     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Interpolation1 | PCIN+ACIN2*B  | 25     | 12     | -      | -      | 45     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Interpolation1 | PCIN+ACIN2*B  | 25     | 11     | -      | -      | 45     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Interpolation1 | PCIN+ACIN2*B  | 25     | 10     | -      | -      | 45     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2249.188 ; gain = 102.590 ; free physical = 12440 ; free virtual = 21226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|u_ldpc_encoder    | u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg   | 16 K x 1(READ_FIRST)   | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_ldpc_encoder    | u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg  | 16 K x 1(READ_FIRST)   | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_ldpc_encoder    | u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg  | 16 K x 1(READ_FIRST)   | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_ldpc_encoder    | u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg  | 16 K x 1(READ_FIRST)   | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_ldpc_encoder    | u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg  | 16 K x 1(READ_FIRST)   | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_ldpc_encoder    | u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg  | 16 K x 1(READ_FIRST)   | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_ldpc_encoder    | u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg  | 16 K x 1(READ_FIRST)   | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_ldpc_encoder    | u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg  | 16 K x 1(READ_FIRST)   | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_ldpc_encoder    | u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg  | 16 K x 1(READ_FIRST)   | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_ldpc_encoder    | u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg  | 16 K x 1(READ_FIRST)   | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_ldpc_encoder    | u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg | 16 K x 1(READ_FIRST)   | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_ldpc_encoder    | u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg | 16 K x 1(READ_FIRST)   | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_interleaver_dut | u_Single_Port_RAM/ram_reg                         | 32 K x 1(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
|u_interleaver_dut | u_Single_Port_RAM1/ram_reg                        | 32 K x 1(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
+------------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_ldpc_encoder/u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ldpc_encoder/u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ldpc_encoder/u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ldpc_encoder/u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ldpc_encoder/u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ldpc_encoder/u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ldpc_encoder/u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ldpc_encoder/u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ldpc_encoder/u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ldpc_encoder/u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ldpc_encoder/u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ldpc_encoder/u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_interleaver_dut/u_Single_Port_RAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_interleaver_dut/u_Single_Port_RAM1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 2249.188 ; gain = 102.590 ; free physical = 12463 ; free virtual = 21249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 2249.188 ; gain = 102.590 ; free physical = 12463 ; free virtual = 21249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 2249.188 ; gain = 102.590 ; free physical = 12463 ; free virtual = 21249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 2249.188 ; gain = 102.590 ; free physical = 12463 ; free virtual = 21249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 2249.188 ; gain = 102.590 ; free physical = 12463 ; free virtual = 21249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 2249.188 ; gain = 102.590 ; free physical = 12463 ; free virtual = 21248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2249.188 ; gain = 102.590 ; free physical = 12463 ; free virtual = 21248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|tran_dut    | u_stream_adapt/delayMatch6_reg_reg[7] | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|tran_dut    | interleaver_dut_out2_2_reg            | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|tran_dut    | delayMatch8_reg_reg[7]                | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|tran_dut    | delayMatch9_reg_reg[15]               | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|tran_dut    | u_stream_adapt/reduced_reg_reg[6]     | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   174|
|2     |DSP48E1  |    24|
|3     |LUT1     |    91|
|4     |LUT2     |   242|
|5     |LUT3     |   590|
|6     |LUT4     |   136|
|7     |LUT5     |   744|
|8     |LUT6     |   844|
|9     |MUXF7    |    86|
|10    |MUXF8    |    37|
|11    |RAMB18E1 |    12|
|12    |RAMB36E1 |     2|
|13    |SRL16E   |     5|
|14    |FDRE     |  1949|
|15    |FDSE     |    10|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------+---------------------------+------+
|      |Instance                   |Module                     |Cells |
+------+---------------------------+---------------------------+------+
|1     |top                        |                           |  4946|
|2     |  u_bb_shaping1            |bb_shaping1                |   448|
|3     |    u_FIR_Interpolation    |FIR_Interpolation          |   224|
|4     |    u_FIR_Interpolation1   |FIR_Interpolation1         |   224|
|5     |  u_bch_encoder            |bch_encoder                |  2131|
|6     |    u_p2s                  |p2s                        |   892|
|7     |    u_registers            |registers                  |   386|
|8     |    u_shift_and_xor        |shift_and_xor              |    84|
|9     |  u_bit_mapping            |bit_mapping                |   256|
|10    |    u_Cosine_HDL_Optimized |Cosine_HDL_Optimized       |   154|
|11    |  u_interleaver_dut        |interleaver_dut            |   281|
|12    |    u_Single_Port_RAM      |SinglePortRAM_singlebit    |   154|
|13    |    u_Single_Port_RAM1     |SinglePortRAM_singlebit_11 |    49|
|14    |  u_ldpc_encoder           |ldpc_encoder               |  1550|
|15    |    u_address_calculator   |address_calculator         |  1077|
|16    |      u_addresses          |addresses                  |   980|
|17    |    u_ram_bank             |ram_bank                   |   264|
|18    |      u_ram_repeat         |ram_repeat                 |    19|
|19    |        u_Dual_Port_RAM    |DualPortRAM_singlebit_10   |     5|
|20    |      u_ram_repeat1        |ram_repeat1                |    19|
|21    |        u_Dual_Port_RAM    |DualPortRAM_singlebit_9    |     5|
|22    |      u_ram_repeat10       |ram_repeat10               |    19|
|23    |        u_Dual_Port_RAM    |DualPortRAM_singlebit_8    |     5|
|24    |      u_ram_repeat11       |ram_repeat11               |    23|
|25    |        u_Dual_Port_RAM    |DualPortRAM_singlebit_7    |     9|
|26    |      u_ram_repeat2        |ram_repeat2                |    19|
|27    |        u_Dual_Port_RAM    |DualPortRAM_singlebit_6    |     5|
|28    |      u_ram_repeat3        |ram_repeat3                |    19|
|29    |        u_Dual_Port_RAM    |DualPortRAM_singlebit_5    |     5|
|30    |      u_ram_repeat4        |ram_repeat4                |    21|
|31    |        u_Dual_Port_RAM    |DualPortRAM_singlebit_4    |     7|
|32    |      u_ram_repeat5        |ram_repeat5                |    19|
|33    |        u_Dual_Port_RAM    |DualPortRAM_singlebit_3    |     5|
|34    |      u_ram_repeat6        |ram_repeat6                |    19|
|35    |        u_Dual_Port_RAM    |DualPortRAM_singlebit_2    |     5|
|36    |      u_ram_repeat7        |ram_repeat7                |    20|
|37    |        u_Dual_Port_RAM    |DualPortRAM_singlebit_1    |     6|
|38    |      u_ram_repeat8        |ram_repeat8                |    20|
|39    |        u_Dual_Port_RAM    |DualPortRAM_singlebit_0    |     6|
|40    |      u_ram_repeat9        |ram_repeat9                |    19|
|41    |        u_Dual_Port_RAM    |DualPortRAM_singlebit      |     5|
|42    |    u_select_address       |select_address             |   174|
|43    |  u_stream_adapt           |stream_adapt               |   100|
|44    |  u_tran_dut_tc            |tran_dut_tc                |    28|
+------+---------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2249.188 ; gain = 102.590 ; free physical = 12463 ; free virtual = 21248
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2249.188 ; gain = 102.590 ; free physical = 12463 ; free virtual = 21249
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2249.195 ; gain = 102.590 ; free physical = 12463 ; free virtual = 21249
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2249.195 ; gain = 0.000 ; free physical = 12534 ; free virtual = 21319
INFO: [Netlist 29-17] Analyzing 335 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2305.215 ; gain = 0.000 ; free physical = 12470 ; free virtual = 21256
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
140 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:47 . Memory (MB): peak = 2305.215 ; gain = 158.711 ; free physical = 12613 ; free virtual = 21399
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/wardo/Documents/DVBS2/DVBS2/src/hdl_prj/vivado_prj/tran_dut_vivado.runs/synth_1/tran_dut.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2689.207 ; gain = 383.992 ; free physical = 12240 ; free virtual = 21027
INFO: [runtcl-4] Executing : report_utilization -file tran_dut_utilization_synth.rpt -pb tran_dut_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb  7 13:05:31 2021...
