CoT/modules/module_addsub.v:15: error: Unknown module type: add16
CoT/modules/module_addsub.v:24: error: Unknown module type: add16
3 error(s) during elaboration.
*** These modules were missing:
        add16 referenced 2 times.
***
Module file path: CoT/modules/module_addsub.v
Testbench file path: hdlbits_testbenches/Module_addsub_0_tb.v
Error during compilation: Command '['iverilog', '-o', 'CoT/simulations/module_addsub_sim', 'CoT/modules/module_addsub.v', 'hdlbits_testbenches/Module_addsub_0_tb.v']' returned non-zero exit status 3.
