//! Bluetooth subsystem.
//!
//! Provides BLE controller initialization, HCI transport, and RF calibration.

pub(crate) mod config;
pub(crate) mod controller;
pub mod error;
pub mod hci;
mod nvds;
pub mod rf_cal;
mod rom_config;

pub use config::{ActConfig, BleInitConfig, EmConfig};
pub use error::BleInitError;
pub use hci::{HciError, IpcHciTransport};

use bt_hci::cmd;
use bt_hci::controller::{Controller, ControllerCmdAsync, ControllerCmdSync, ExternalController};
use bt_hci::data;
use bt_hci::{ControllerToHostPacket, FixedSizeValue};

use sifli_hal::dma::Channel;
use sifli_hal::ipc;
use sifli_hal::lcpu::{Lcpu, LcpuError, WakeGuard};
use sifli_hal::syscfg::ChipRevision;
use sifli_hal::{interrupt, peripherals, Peripheral};
use sifli_hal::{patch, rcc, syscfg};

/// BLE initialization orchestration.
///
/// Performs:
/// 1. NVDS write (before LCPU boot)
/// 2. LCPU hardware startup (reset, ROM config, firmware, patches, RF cal)
/// 3. Warmup event consumption + controller init
pub(crate) async fn init_ble<R>(
    lcpu: &Lcpu,
    rev: ChipRevision,
    config: &BleInitConfig,
    dma_ch: impl Peripheral<P = impl Channel>,
    hci_rx: &mut R,
) -> Result<(), BleInitError>
where
    R: embedded_io_async::Read,
{
    // Phase 1: Write NVDS to LCPU shared memory (before boot)
    {
        let _w = unsafe { WakeGuard::acquire() };
        nvds::write_default(&config.ble.bd_addr, config.rom.enable_lxt);
    }

    // Phase 2: LCPU boot sequence
    {
        let _w = unsafe { WakeGuard::acquire() };

        lcpu.reset_and_halt()?;
        rom_config::init(rev, &config.rom, &config.ble.controller);

        // Switch LPSYS sysclk + peri onto HXT48 before LCPU starts running.
        //
        // HAL_PreInit only auto-starts the crystal when its own sysclk is
        // already Hxt48 (`clock_config::init` lines 482-488). A firmware whose
        // boot RccConfig picks DLL1 never takes that branch, so HXT48 stays
        // off and switching LPSYS to it just parks the LCPU on a dead clock
        // line. Explicitly request the crystal before flipping the muxes.
        rcc::ensure_hxt48_ready();
        rcc::select_lpsys_sysclk(rcc::lpsys_vals::Sysclk::Hxt48);
        rcc::select_lpsys_peri(rcc::lpsys_vals::mux::Perisel::Hxt48);

        // Start the cross-core global timer. SDK equivalent:
        // `HAL_HPAON_StartGTimer()` in `bf0_hal_hpaon.c`, called from
        // `HAL_PreInit` on the HCPU and again on the LCPU side of bsp_init.
        //
        // The BLE link-layer scheduler uses GTIMER as its wall-clock; without
        // `CR1.GTIM_EN` on both HPSYS_AON and LPSYS_AON the controller reports
        // success for HCI `Le_Set_Adv_Enable` but never actually triggers a
        // radio event, so the device is invisible on the air.
        use crate::pac::{HPSYS_AON, LPSYS_AON};
        LPSYS_AON.cr1().modify(|w| w.set_gtim_en(true));
        HPSYS_AON.cr1().modify(|w| w.set_gtim_en(true));
        // Sync the two counters. SDK writes 1, hardware latches both sides.
        HPSYS_AON.gtimr().write(|w| w.0 = 1);

        if !config.skip_frequency_check {
            rcc::ensure_safe_lcpu_frequency().map_err(|_| LcpuError::RccError)?;
        }

        if let ChipRevision::A3OrEarlier(_) = rev {
            if let Some(firmware) = config.firmware {
                lcpu.load_firmware(firmware)?;
            } else {
                return Err(LcpuError::FirmwareMissing.into());
            }
        }

        lcpu.set_start_vector_from_image();

        let patch_data = match rev {
            ChipRevision::A3OrEarlier(_) => config.patch_a3,
            _ => config.patch_letter,
        };
        if let Some(data) = patch_data {
            patch::install(rev, data.list, data.bin).map_err(LcpuError::from)?;
        }

        if !config.disable_rf_cal {
            rf_cal::bt_rf_cal(rev, dma_ch);
        }

        lcpu.release()?;
    }

    // Phase 3: Warmup event + controller init
    {
        let _w = unsafe { WakeGuard::acquire() };

        // Consume warmup event
        hci::consume_warmup_event(hci_rx).await?;

        // Controller initialization
        controller::init(rev, &config.ble.controller);
    }

    Ok(())
}

//=============================================================================
// BLE Controller
//=============================================================================

/// High-level BLE controller that owns the LCPU and HCI transport.
///
/// # Example
///
/// ```no_run
/// use sifli_hal::{bind_interrupts, ipc};
/// use sifli_radio::bluetooth::{BleController, BleInitConfig};
///
/// bind_interrupts!(struct Irqs {
///     MAILBOX2_CH1 => ipc::InterruptHandler;
/// });
///
/// async fn example() {
///     let p = sifli_hal::init(Default::default());
///     let controller = BleController::new(
///         p.LCPU, p.MAILBOX1_CH1, p.DMAC2_CH8, Irqs,
///         &BleInitConfig::default().pm_enabled(true),
///     ).await.unwrap();
/// }
/// ```
pub struct BleController<const SLOTS: usize = 4> {
    lcpu: Lcpu,
    inner: ExternalController<IpcHciTransport, SLOTS>,
}

impl<const SLOTS: usize> BleController<SLOTS> {
    /// Initialize BLE and create a controller in one step.
    pub async fn new(
        lcpu_peri: impl Peripheral<P = peripherals::LCPU> + 'static,
        mailbox: impl Peripheral<P = peripherals::MAILBOX1_CH1>,
        dma_ch: impl Peripheral<P = impl Channel>,
        irq: impl interrupt::typelevel::Binding<
            interrupt::typelevel::MAILBOX2_CH1,
            ipc::InterruptHandler,
        >,
        config: &BleInitConfig,
    ) -> Result<Self, BleInitError> {
        let rev = syscfg::read_idr().revision();
        let mut ipc_driver = ipc::Ipc::new(mailbox, irq, ipc::Config::default());
        let queue = ipc_driver.open_queue(ipc::QueueConfig::qid0_hci(rev))?;
        let (mut rx, tx) = queue.split();
        let lcpu = Lcpu::new(lcpu_peri);

        // BLE init orchestration
        init_ble(&lcpu, rev, config, dma_ch, &mut rx).await?;

        let transport = IpcHciTransport::from_parts(rx, tx);
        Ok(Self {
            lcpu,
            inner: ExternalController::new(transport),
        })
    }

    /// Enable or disable BLE power management at runtime.
    pub fn set_pm_enabled(&self, enabled: bool) {
        let _w = unsafe { WakeGuard::acquire() };
        sifli_hal::cortex_m_blocking_delay_us(5_000);
        if enabled {
            controller::enable_ble_sleep();
        } else {
            controller::disable_ble_sleep();
        }
    }

    /// Shut down BLE and power off LCPU.
    pub fn shutdown(self) {
        let Self { lcpu, .. } = self;
        let _ = lcpu.power_off();
    }
}

impl<const SLOTS: usize> embedded_io::ErrorType for BleController<SLOTS> {
    type Error = HciError;
}

impl<const SLOTS: usize> Controller for BleController<SLOTS> {
    async fn write_acl_data(&self, packet: &data::AclPacket<'_>) -> Result<(), Self::Error> {
        self.inner.write_acl_data(packet).await
    }

    async fn write_sync_data(&self, packet: &data::SyncPacket<'_>) -> Result<(), Self::Error> {
        self.inner.write_sync_data(packet).await
    }

    async fn write_iso_data(&self, packet: &data::IsoPacket<'_>) -> Result<(), Self::Error> {
        self.inner.write_iso_data(packet).await
    }

    async fn read<'a>(&self, buf: &'a mut [u8]) -> Result<ControllerToHostPacket<'a>, Self::Error> {
        self.inner.read(buf).await
    }
}

impl<C, const SLOTS: usize> ControllerCmdSync<C> for BleController<SLOTS>
where
    C: cmd::SyncCmd,
    C::Return: FixedSizeValue,
{
    async fn exec(&self, cmd: &C) -> Result<C::Return, cmd::Error<Self::Error>> {
        ControllerCmdSync::exec(&self.inner, cmd).await
    }
}

impl<C, const SLOTS: usize> ControllerCmdAsync<C> for BleController<SLOTS>
where
    C: cmd::AsyncCmd,
{
    async fn exec(&self, cmd: &C) -> Result<(), cmd::Error<Self::Error>> {
        ControllerCmdAsync::exec(&self.inner, cmd).await
    }
}
