Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'Proj_ECS'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o Proj_ECS_map.ncd Proj_ECS.ngd Proj_ECS.pcf 
Target Device  : xc6slx9
Target Package : tqg144
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Mon May 14 15:34:33 2018

Design Summary
--------------
Number of errors:      0
Number of warnings:    1
Slice Logic Utilization:
  Number of Slice Registers:                 5,115 out of  11,440   44%
    Number used as Flip Flops:               4,981
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:              134
  Number of Slice LUTs:                      3,966 out of   5,720   69%
    Number used as logic:                    2,996 out of   5,720   52%
      Number using O6 output only:           1,440
      Number using O5 output only:             154
      Number using O5 and O6:                1,402
      Number used as ROM:                        0
    Number used as Memory:                     773 out of   1,440   53%
      Number used as Dual Port RAM:            592
        Number using O6 output only:           592
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Single Port RAM:           34
        Number using O6 output only:            34
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           147
        Number using O6 output only:            27
        Number using O5 output only:             0
        Number using O5 and O6:                120
    Number used exclusively as route-thrus:    197
      Number with same-slice register load:     96
      Number with same-slice carry load:       101
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,369 out of   1,430   95%
  Number of MUXCYs used:                     1,776 out of   2,860   62%
  Number of LUT Flip Flop pairs used:        4,796
    Number with an unused Flip Flop:           893 out of   4,796   18%
    Number with an unused LUT:                 830 out of   4,796   17%
    Number of fully used LUT-FF pairs:       3,073 out of   4,796   64%
    Number of unique control sets:             102
    Number of slice register sites lost
      to control set restrictions:             302 out of  11,440    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        81 out of     102   79%
    Number of LOCed IOBs:                       81 out of      81  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81%
  Number of RAMB8BWERs:                          6 out of      64    9%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       8 out of      16   50%
    Number used as BUFGs:                        8
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     200    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     200    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           10 out of      16   62%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.19

Peak Memory Usage:  582 MB
Total REAL time to MAP completion:  52 mins 
Total CPU time to MAP completion:   51 mins 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network DataTX_1<7> has no load.
INFO:LIT:395 - The above info message is repeated 107 more times for the
   following (max. 5 shown):
   OTR_AD9244_IBUF,
   OTR_AD9244_1_IBUF,
   my_FFT_1/FFT_1/U0/i_synth/non_floating_point.arch_e.xfft_inst/control/addr_ge
   n/io_addr_gen/xk_index_i<7>,
   my_FFT_1/FFT_1/U0/i_synth/non_floating_point.arch_e.xfft_inst/control/addr_ge
   n/io_addr_gen/xk_index_i<6>,
   my_FFT_1/FFT_1/U0/i_synth/non_floating_point.arch_e.xfft_inst/control/addr_ge
   n/io_addr_gen/xk_index_i<5>
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  83 block(s) removed
  95 block(s) optimized away
  81 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "AD9244_1/low_pass_filter/ADDERTREE_INTERNAL_Madd922" (ROM)
removed.
Loadless block "AD9244_1/low_pass_filter/ADDERTREE_INTERNAL_Madd9_lut<0>22"
(ROM) removed.
 The signal "AD9244_1/low_pass_filter/ADDERTREE_INTERNAL_Madd921" is loadless and
has been removed.
  Loadless block "AD9244_1/low_pass_filter/ADDERTREE_INTERNAL_Madd921" (ROM)
removed.
Loadless block "AD9244_2/low_pass_filter/ADDERTREE_INTERNAL_Madd922" (ROM)
removed.
Loadless block "AD9244_2/low_pass_filter/ADDERTREE_INTERNAL_Madd9_lut<0>22"
(ROM) removed.
 The signal "AD9244_2/low_pass_filter/ADDERTREE_INTERNAL_Madd921" is loadless and
has been removed.
  Loadless block "AD9244_2/low_pass_filter/ADDERTREE_INTERNAL_Madd921" (ROM)
removed.
Loadless block "my_FFT_1/FFT_1/blk00000207/blk00000294" (FF) removed.
 The signal "my_FFT_1/FFT_1/blk00000207/sig00000a36" is loadless and has been
removed.
The signal "my_FFT_1/FFT_1/xn_index<7>" is sourceless and has been removed.
 Sourceless block "my_FFT_1/FFT_1/blk000006b4" (ROM) removed.
  The signal "my_FFT_1/FFT_1/sig0000070c" is sourceless and has been removed.
   Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk0000055e" (XOR) removed.
    The signal "my_FFT_1/FFT_1/blk0000054f/sig00000b3d" is sourceless and has been
removed.
     Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk00000561" (SFF) removed.
The signal "my_FFT_1/FFT_1/xn_index<6>" is sourceless and has been removed.
 Sourceless block "my_FFT_1/FFT_1/blk000006b3" (ROM) removed.
  The signal "my_FFT_1/FFT_1/sig0000070b" is sourceless and has been removed.
   Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk00000569" (ROM) removed.
    The signal "my_FFT_1/FFT_1/blk0000054f/sig00000b41" is sourceless and has been
removed.
     Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk00000552" (XOR) removed.
      The signal "my_FFT_1/FFT_1/blk0000054f/sig00000b31" is sourceless and has been
removed.
       Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk00000562" (SFF) removed.
     Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk00000553" (MUX) removed.
      The signal "my_FFT_1/FFT_1/blk0000054f/sig00000b32" is sourceless and has been
removed.
The signal "my_FFT_1/FFT_1/xn_index<5>" is sourceless and has been removed.
 Sourceless block "my_FFT_1/FFT_1/blk000006b2" (ROM) removed.
  The signal "my_FFT_1/FFT_1/sig0000070a" is sourceless and has been removed.
   Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk0000056a" (ROM) removed.
    The signal "my_FFT_1/FFT_1/blk0000054f/sig00000b42" is sourceless and has been
removed.
     Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk00000554" (XOR) removed.
      The signal "my_FFT_1/FFT_1/blk0000054f/sig00000b33" is sourceless and has been
removed.
       Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk00000563" (SFF) removed.
     Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk00000555" (MUX) removed.
      The signal "my_FFT_1/FFT_1/blk0000054f/sig00000b34" is sourceless and has been
removed.
The signal "my_FFT_1/FFT_1/xn_index<4>" is sourceless and has been removed.
 Sourceless block "my_FFT_1/FFT_1/blk000006b1" (ROM) removed.
  The signal "my_FFT_1/FFT_1/sig00000709" is sourceless and has been removed.
   Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk0000056b" (ROM) removed.
    The signal "my_FFT_1/FFT_1/blk0000054f/sig00000b43" is sourceless and has been
removed.
     Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk00000556" (XOR) removed.
      The signal "my_FFT_1/FFT_1/blk0000054f/sig00000b35" is sourceless and has been
removed.
       Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk00000564" (SFF) removed.
     Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk00000557" (MUX) removed.
      The signal "my_FFT_1/FFT_1/blk0000054f/sig00000b36" is sourceless and has been
removed.
The signal "my_FFT_1/FFT_1/xn_index<3>" is sourceless and has been removed.
 Sourceless block "my_FFT_1/FFT_1/blk000006b0" (ROM) removed.
  The signal "my_FFT_1/FFT_1/sig00000708" is sourceless and has been removed.
   Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk0000056c" (ROM) removed.
    The signal "my_FFT_1/FFT_1/blk0000054f/sig00000b44" is sourceless and has been
removed.
     Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk00000558" (XOR) removed.
      The signal "my_FFT_1/FFT_1/blk0000054f/sig00000b37" is sourceless and has been
removed.
       Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk00000565" (SFF) removed.
     Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk00000559" (MUX) removed.
      The signal "my_FFT_1/FFT_1/blk0000054f/sig00000b38" is sourceless and has been
removed.
The signal "my_FFT_1/FFT_1/xn_index<2>" is sourceless and has been removed.
 Sourceless block "my_FFT_1/FFT_1/blk000006af" (ROM) removed.
  The signal "my_FFT_1/FFT_1/sig00000707" is sourceless and has been removed.
   Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk0000056d" (ROM) removed.
    The signal "my_FFT_1/FFT_1/blk0000054f/sig00000b45" is sourceless and has been
removed.
     Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk0000055a" (XOR) removed.
      The signal "my_FFT_1/FFT_1/blk0000054f/sig00000b39" is sourceless and has been
removed.
       Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk00000566" (SFF) removed.
     Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk0000055b" (MUX) removed.
      The signal "my_FFT_1/FFT_1/blk0000054f/sig00000b3a" is sourceless and has been
removed.
The signal "my_FFT_1/FFT_1/xn_index<1>" is sourceless and has been removed.
 Sourceless block "my_FFT_1/FFT_1/blk000006ae" (ROM) removed.
  The signal "my_FFT_1/FFT_1/sig00000706" is sourceless and has been removed.
   Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk0000056e" (ROM) removed.
    The signal "my_FFT_1/FFT_1/blk0000054f/sig00000b46" is sourceless and has been
removed.
     Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk0000055c" (XOR) removed.
      The signal "my_FFT_1/FFT_1/blk0000054f/sig00000b3b" is sourceless and has been
removed.
       Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk00000567" (SFF) removed.
     Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk0000055d" (MUX) removed.
      The signal "my_FFT_1/FFT_1/blk0000054f/sig00000b3c" is sourceless and has been
removed.
The signal "my_FFT_1/FFT_1/xn_index<0>" is sourceless and has been removed.
 Sourceless block "my_FFT_1/FFT_1/blk000006ad" (ROM) removed.
  The signal "my_FFT_1/FFT_1/sig00000705" is sourceless and has been removed.
   Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk0000056f" (BUF) removed.
    The signal "my_FFT_1/FFT_1/blk0000054f/sig00000b40" is sourceless and has been
removed.
     Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk0000055f" (XOR) removed.
      The signal "my_FFT_1/FFT_1/blk0000054f/sig00000b3e" is sourceless and has been
removed.
       Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk00000568" (SFF) removed.
     Sourceless block "my_FFT_1/FFT_1/blk0000054f/blk00000560" (MUX) removed.
      The signal "my_FFT_1/FFT_1/blk0000054f/sig00000b3f" is sourceless and has been
removed.
The signal
"my_FFT_1/FFT_1/U0/i_synth/non_floating_point.arch_e.xfft_inst/control/addr_gen/
io_addr_gen/xk_index_i<7>" is sourceless and has been removed.
The signal
"my_FFT_1/FFT_1/U0/i_synth/non_floating_point.arch_e.xfft_inst/control/addr_gen/
io_addr_gen/xk_index_i<6>" is sourceless and has been removed.
The signal
"my_FFT_1/FFT_1/U0/i_synth/non_floating_point.arch_e.xfft_inst/control/addr_gen/
io_addr_gen/xk_index_i<5>" is sourceless and has been removed.
The signal
"my_FFT_1/FFT_1/U0/i_synth/non_floating_point.arch_e.xfft_inst/control/addr_gen/
io_addr_gen/xk_index_i<4>" is sourceless and has been removed.
The signal
"my_FFT_1/FFT_1/U0/i_synth/non_floating_point.arch_e.xfft_inst/control/addr_gen/
io_addr_gen/xk_index_i<3>" is sourceless and has been removed.
The signal
"my_FFT_1/FFT_1/U0/i_synth/non_floating_point.arch_e.xfft_inst/control/addr_gen/
io_addr_gen/xk_index_i<2>" is sourceless and has been removed.
The signal
"my_FFT_1/FFT_1/U0/i_synth/non_floating_point.arch_e.xfft_inst/control/addr_gen/
io_addr_gen/xk_index_i<1>" is sourceless and has been removed.
The signal
"my_FFT_1/FFT_1/U0/i_synth/non_floating_point.arch_e.xfft_inst/control/addr_gen/
io_addr_gen/xk_index_i<0>" is sourceless and has been removed.
The signal
"my_FFT_1/FFT_1/U0/i_synth/non_floating_point.arch_e.xfft_inst/control/busy_i_re
g2" is sourceless and has been removed.
The signal
"my_FFT_1/FFT_1/U0/i_synth/non_floating_point.arch_e.xfft_inst/control/edone_i_r
eg" is sourceless and has been removed.
The signal
"my_FFT_1/FFT_1/U0/i_synth/non_floating_point.arch_e.xfft_inst/control/done_i_re
g" is sourceless and has been removed.
The signal "my_FFT_1/FFT_1/sig00000633" is sourceless and has been removed.
 Sourceless block "my_FFT_1/FFT_1/blk00000425" (SFF) removed.
The signal "my_FFT_1/FFT_1/sig00000632" is sourceless and has been removed.
 Sourceless block "my_FFT_1/FFT_1/blk00000426" (SFF) removed.
The signal "my_FFT_1/FFT_1/sig000006b2" is sourceless and has been removed.
 Sourceless block "my_FFT_1/FFT_1/blk000004ae" (SFF) removed.
The signal "my_FFT_1/FFT_1/sig000006c4" is sourceless and has been removed.
 Sourceless block "my_FFT_1/FFT_1/blk000004af" (SFF) removed.
The signal "my_FFT_1/FFT_1/sig000006c5" is sourceless and has been removed.
 Sourceless block "my_FFT_1/FFT_1/blk000004b0" (SFF) removed.
The signal "my_FFT_1/FFT_1/sig000006b4" is sourceless and has been removed.
The signal "my_FFT_1/FFT_1/sig0000068f" is sourceless and has been removed.
 Sourceless block "my_FFT_1/FFT_1/blk000004c4" (SFF) removed.
  The signal "my_FFT_1/FFT_1/sig000006b3" is sourceless and has been removed.
The signal "my_FFT_1/FFT_1/sig0000071a" is sourceless and has been removed.
 Sourceless block "my_FFT_1/FFT_1/blk00000535" (SFF) removed.
The signal "my_FFT_1/FFT_1/sig00000704" is sourceless and has been removed.
 Sourceless block "my_FFT_1/FFT_1/blk00000536" (SFF) removed.
 Sourceless block "my_FFT_1/FFT_1/blk00000537" (SFF) removed.
 Sourceless block "my_FFT_1/FFT_1/blk00000538" (SFF) removed.
 Sourceless block "my_FFT_1/FFT_1/blk00000539" (SFF) removed.
 Sourceless block "my_FFT_1/FFT_1/blk0000053a" (SFF) removed.
 Sourceless block "my_FFT_1/FFT_1/blk0000053b" (SFF) removed.
 Sourceless block "my_FFT_1/FFT_1/blk0000053c" (SFF) removed.
The signal "my_FFT_1/FFT_1/sig00000719" is sourceless and has been removed.
The signal "my_FFT_1/FFT_1/sig00000718" is sourceless and has been removed.
The signal "my_FFT_1/FFT_1/sig00000717" is sourceless and has been removed.
The signal "my_FFT_1/FFT_1/sig00000716" is sourceless and has been removed.
The signal "my_FFT_1/FFT_1/sig00000715" is sourceless and has been removed.
The signal "my_FFT_1/FFT_1/sig00000714" is sourceless and has been removed.
The signal "my_FFT_1/FFT_1/sig00000713" is sourceless and has been removed.
The signal "my_FFT_1/FFT_1/sig0000071b" is sourceless and has been removed.
 Sourceless block "my_FFT_1/FFT_1/blk00000547" (SFF) removed.
The signal "my_FFT_1/FFT_1/sig0000071c" is sourceless and has been removed.
 Sourceless block "my_FFT_1/FFT_1/blk00000548" (SFF) removed.
The signal "my_FFT_1/FFT_1/sig0000071d" is sourceless and has been removed.
 Sourceless block "my_FFT_1/FFT_1/blk00000549" (SFF) removed.
The signal "my_FFT_1/FFT_1/sig0000071e" is sourceless and has been removed.
 Sourceless block "my_FFT_1/FFT_1/blk0000054a" (SFF) removed.
The signal "my_FFT_1/FFT_1/sig0000071f" is sourceless and has been removed.
 Sourceless block "my_FFT_1/FFT_1/blk0000054b" (SFF) removed.
The signal "my_FFT_1/FFT_1/sig00000720" is sourceless and has been removed.
 Sourceless block "my_FFT_1/FFT_1/blk0000054c" (SFF) removed.
The signal "my_FFT_1/FFT_1/sig00000721" is sourceless and has been removed.
 Sourceless block "my_FFT_1/FFT_1/blk0000054d" (SFF) removed.
The signal "my_FFT_1/FFT_1/sig00000722" is sourceless and has been removed.
 Sourceless block "my_FFT_1/FFT_1/blk0000054e" (SFF) removed.
The signal "my_FFT_1/FFT_1/sig000007d6" is sourceless and has been removed.
The signal "my_FFT_1/FFT_1/blk0000054f/sig00000b30" is sourceless and has been
removed.
The signal "my_FFT_1/FFT_1/blk0000054f/sig00000b2f" is sourceless and has been
removed.
The signal "DDS_Core_1/GenWave_1/rom_sin_1/N0" is sourceless and has been
removed.
Unused block "my_FFT_1/FFT_1/blk00000424" (SFF) removed.
Unused block "my_FFT_1/FFT_1/blk000004b1" (FF) removed.
Unused block "my_FFT_1/FFT_1/blk000004b2" (FF) removed.
Unused block "my_FFT_1/FFT_1/blk000004b3" (SFF) removed.
Unused block "my_FFT_1/FFT_1/blk0000053f" (SRL16E) removed.
Unused block "my_FFT_1/FFT_1/blk00000540" (SRL16E) removed.
Unused block "my_FFT_1/FFT_1/blk00000541" (SRL16E) removed.
Unused block "my_FFT_1/FFT_1/blk00000542" (SRL16E) removed.
Unused block "my_FFT_1/FFT_1/blk00000543" (SRL16E) removed.
Unused block "my_FFT_1/FFT_1/blk00000544" (SRL16E) removed.
Unused block "my_FFT_1/FFT_1/blk00000545" (SRL16E) removed.
Unused block "my_FFT_1/FFT_1/blk00000546" (SRL16E) removed.
Unused block "my_FFT_1/FFT_1/blk0000054f/blk00000550" (ONE) removed.
Unused block "my_FFT_1/FFT_1/blk0000054f/blk00000551" (ZERO) removed.
Unused block "my_FFT_1/FFT_1/blk000006a1" (ROM) removed.
Unused block "my_FFT_1/FFT_1/blk000006ac" (ROM) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		AD9244_1/RAM_ADC_1/XST_GND
VCC 		AD9244_1/RAM_ADC_1/XST_VCC
GND 		AD9244_1/XST_GND
VCC 		AD9244_1/XST_VCC
LUT3 		AD9244_1/low_pass_filter/ADDERTREE_INTERNAL_Madd920
   optimized to 0
LUT4 		AD9244_1/low_pass_filter/ADDERTREE_INTERNAL_Madd9_lut<0>21
   optimized to 0
GND 		AD9244_1/low_pass_filter/XST_GND
GND 		AD9244_1/low_pass_filter/m0/XST_GND
GND 		AD9244_1/low_pass_filter/m1/XST_GND
GND 		AD9244_1/low_pass_filter/m10/XST_GND
GND 		AD9244_1/low_pass_filter/m2/XST_GND
GND 		AD9244_1/low_pass_filter/m3/XST_GND
GND 		AD9244_1/low_pass_filter/m4/XST_GND
GND 		AD9244_1/low_pass_filter/m5/XST_GND
GND 		AD9244_1/low_pass_filter/m6/XST_GND
GND 		AD9244_1/low_pass_filter/m7/XST_GND
GND 		AD9244_1/low_pass_filter/m8/XST_GND
GND 		AD9244_1/low_pass_filter/m9/XST_GND
GND 		AD9244_2/RAM_ADC_1/XST_GND
VCC 		AD9244_2/RAM_ADC_1/XST_VCC
GND 		AD9244_2/XST_GND
VCC 		AD9244_2/XST_VCC
LUT3 		AD9244_2/low_pass_filter/ADDERTREE_INTERNAL_Madd920
   optimized to 0
LUT4 		AD9244_2/low_pass_filter/ADDERTREE_INTERNAL_Madd9_lut<0>21
   optimized to 0
GND 		AD9244_2/low_pass_filter/XST_GND
GND 		AD9244_2/low_pass_filter/m0/XST_GND
GND 		AD9244_2/low_pass_filter/m1/XST_GND
GND 		AD9244_2/low_pass_filter/m10/XST_GND
GND 		AD9244_2/low_pass_filter/m2/XST_GND
GND 		AD9244_2/low_pass_filter/m3/XST_GND
GND 		AD9244_2/low_pass_filter/m4/XST_GND
GND 		AD9244_2/low_pass_filter/m5/XST_GND
GND 		AD9244_2/low_pass_filter/m6/XST_GND
GND 		AD9244_2/low_pass_filter/m7/XST_GND
GND 		AD9244_2/low_pass_filter/m8/XST_GND
GND 		AD9244_2/low_pass_filter/m9/XST_GND
GND 		DAC8551_Amp/XST_GND
VCC 		DAC8551_Amp/XST_VCC
GND 		DAC8551_Bias/XST_GND
VCC 		DAC8551_Bias/XST_VCC
GND 		DDS_Core_1/GenWave_1/XST_GND
VCC 		DDS_Core_1/GenWave_1/XST_VCC
GND 		DDS_Core_1/GenWave_1/rom_sin_1/XST_GND
VCC 		DDS_Core_1/GenWave_1/rom_sin_1/XST_VCC
GND 		Gen_clk_1/XST_GND
VCC 		Gen_clk_1/XST_VCC
GND 		Gen_clk_1/pll_contr_1/XST_GND
GND 		my_FFT_1/ADC1_FFT_IM/XST_GND
VCC 		my_FFT_1/ADC1_FFT_IM/XST_VCC
GND 		my_FFT_1/ADC1_FFT_RE/XST_GND
VCC 		my_FFT_1/ADC1_FFT_RE/XST_VCC
GND 		my_FFT_1/ADC2_FFT_IM/XST_GND
VCC 		my_FFT_1/ADC2_FFT_IM/XST_VCC
GND 		my_FFT_1/ADC2_FFT_RE/XST_GND
VCC 		my_FFT_1/ADC2_FFT_RE/XST_VCC
VCC 		my_FFT_1/FFT_1/blk00000001
GND 		my_FFT_1/FFT_1/blk00000002
VCC 		my_FFT_1/FFT_1/blk00000207/blk00000208
GND 		my_FFT_1/FFT_1/blk000003bc/blk000003bd/blk000003be
VCC 		my_FFT_1/FFT_1/blk000003bc/blk000003bd/blk000003bf
GND 		my_FFT_1/FFT_1/blk0000041e/blk0000041f/blk00000420
VCC 		my_FFT_1/FFT_1/blk0000041e/blk0000041f/blk00000421
GND 		my_FFT_1/FFT_1/blk00000429/blk0000042a/blk0000042b
VCC 		my_FFT_1/FFT_1/blk00000429/blk0000042a/blk0000042c
LUT3 		my_FFT_1/FFT_1/blk00000445
   optimized to 1
LUT3 		my_FFT_1/FFT_1/blk00000446
   optimized to 1
LUT3 		my_FFT_1/FFT_1/blk00000447
   optimized to 1
VCC 		my_FFT_1/FFT_1/blk00000459/blk0000045a
GND 		my_FFT_1/FFT_1/blk00000459/blk0000045b
LUT1 		my_FFT_1/FFT_1/blk00000487
   optimized to 1
FDRE 		my_FFT_1/FFT_1/blk0000049a
   optimized to 0
GND 		my_FFT_1/FFT_1/blk000004f6/blk000004f7/blk000004f8
VCC 		my_FFT_1/FFT_1/blk000004f6/blk000004f7/blk000004f9
GND 		my_FFT_1/FFT_1/blk0000050a/blk0000050b/blk0000050c
VCC 		my_FFT_1/FFT_1/blk0000050a/blk0000050b/blk0000050d
VCC 		my_FFT_1/FFT_1/blk00000510/blk00000511
GND 		my_FFT_1/FFT_1/blk00000510/blk00000512
GND 		my_FFT_1/FFT_1/blk0000051d/blk0000051e/blk0000051f
VCC 		my_FFT_1/FFT_1/blk0000051d/blk0000051e/blk00000520
GND 		my_FFT_1/FFT_1/blk00000523/blk00000524/blk00000525
VCC 		my_FFT_1/FFT_1/blk00000523/blk00000524/blk00000526
GND 		my_FFT_1/FFT_1/blk00000529/blk0000052a/blk0000052b
VCC 		my_FFT_1/FFT_1/blk00000529/blk0000052a/blk0000052c
GND 		my_FFT_1/FFT_1/blk0000052f/blk00000530/blk00000531
VCC 		my_FFT_1/FFT_1/blk0000052f/blk00000530/blk00000532
LUT3 		my_FFT_1/FFT_1/blk000006d0
   optimized to 1
FDS 		my_FFT_1/FFT_1/blk000006d1
   optimized to 1
GND 		my_FFT_1/XST_GND
VCC 		my_FFT_1/XST_VCC
GND 		uart_1/speed_rx/XST_GND
VCC 		uart_1/speed_rx/XST_VCC
GND 		uart_1/speed_tx/XST_GND
VCC 		uart_1/speed_tx/XST_VCC
GND 		uart_1/uut_tx_bridge/XST_GND
VCC 		uart_1/uut_tx_bridge/XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| DIO_OUT1<0>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DIO_OUT1<1>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DIO_OUT1<2>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DIO_OUT1<3>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DIO_OUT1<4>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DIO_OUT1<5>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DIO_OUT1<6>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DIO_OUT1<7>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DIO_OUT2<0>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DIO_OUT2<1>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DIO_OUT2<2>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DIO_OUT2<3>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DIO_OUT2<4>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DIO_OUT2<5>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DIO_OUT2<6>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DIO_OUT2<7>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DIO_OUT3<0>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DIO_OUT3<1>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DIO_OUT3<2>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DIO_OUT3<3>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DIO_OUT3<4>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DIO_OUT3<5>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DIO_OUT3<6>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DIO_OUT3<7>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| D_DAC8551                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| D_DAC8551_Bias                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Data_I_AD9244<0>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Data_I_AD9244<1>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Data_I_AD9244<2>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Data_I_AD9244<3>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Data_I_AD9244<4>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Data_I_AD9244<5>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Data_I_AD9244<6>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Data_I_AD9244<7>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Data_I_AD9244<8>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Data_I_AD9244<9>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Data_I_AD9244<10>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Data_I_AD9244<11>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Data_I_AD9244<12>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Data_I_AD9244<13>                  | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Data_I_AD9244_1<0>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Data_I_AD9244_1<1>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Data_I_AD9244_1<2>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Data_I_AD9244_1<3>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Data_I_AD9244_1<4>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Data_I_AD9244_1<5>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Data_I_AD9244_1<6>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Data_I_AD9244_1<7>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Data_I_AD9244_1<8>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Data_I_AD9244_1<9>                 | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Data_I_AD9244_1<10>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Data_I_AD9244_1<11>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Data_I_AD9244_1<12>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Data_I_AD9244_1<13>                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Data_Out_DAC904<0>                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Data_Out_DAC904<1>                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Data_Out_DAC904<2>                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Data_Out_DAC904<3>                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Data_Out_DAC904<4>                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Data_Out_DAC904<5>                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Data_Out_DAC904<6>                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Data_Out_DAC904<7>                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Data_Out_DAC904<8>                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Data_Out_DAC904<9>                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Data_Out_DAC904<10>                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Data_Out_DAC904<11>                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Data_Out_DAC904<12>                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Data_Out_DAC904<13>                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| OTR_AD9244                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| OTR_AD9244_1                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SYNC_DAC8551                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SYNC_DAC8551_Bias                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| clk_DAC904                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| clk_DAC8551                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| clk_DAC8551_Bias                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| clk_W_AD9244                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| clk_W_AD9244_1                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| clk_in                             | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| rst_btn                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| uart_rx                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| uart_tx                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
