Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Feb 24 17:47:35 2025
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file btn_cnt_disp_test_timing_summary_routed.rpt -pb btn_cnt_disp_test_timing_summary_routed.pb -rpx btn_cnt_disp_test_timing_summary_routed.rpx -warn_on_violation
| Design       : btn_cnt_disp_test
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     103         
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (105)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (196)
5. checking no_input_delay (2)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (105)
--------------------------
 There are 103 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hex_cnt_ctl0/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hex_cnt_ctl0/FSM_onehot_current_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (196)
--------------------------------------------------
 There are 196 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  216          inf        0.000                      0                  216           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           216 Endpoints
Min Delay           216 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hex_cnt_disp0/bcd2seg_2digit0/seg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG_H[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.590ns  (logic 4.120ns (62.520%)  route 2.470ns (37.480%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE                         0.000     0.000 r  hex_cnt_disp0/bcd2seg_2digit0/seg_reg[2]/C
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hex_cnt_disp0/bcd2seg_2digit0/seg_reg[2]/Q
                         net (fo=1, routed)           2.470     2.889    SEG_H_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         3.701     6.590 r  SEG_H_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.590    SEG_H[2]
    V16                                                               r  SEG_H[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_cnt_disp0/bcd2seg_2digit0/seg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG_H[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.487ns  (logic 3.987ns (61.461%)  route 2.500ns (38.539%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE                         0.000     0.000 r  hex_cnt_disp0/bcd2seg_2digit0/seg_reg[1]/C
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hex_cnt_disp0/bcd2seg_2digit0/seg_reg[1]/Q
                         net (fo=1, routed)           2.500     2.956    SEG_H_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         3.531     6.487 r  SEG_H_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.487    SEG_H[1]
    W16                                                               r  SEG_H[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_cnt_disp0/bcd2seg_2digit1/seg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG_L[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.434ns  (logic 3.984ns (61.921%)  route 2.450ns (38.079%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE                         0.000     0.000 r  hex_cnt_disp0/bcd2seg_2digit1/seg_reg[0]/C
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hex_cnt_disp0/bcd2seg_2digit1/seg_reg[0]/Q
                         net (fo=1, routed)           2.450     2.906    SEG_L_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         3.528     6.434 r  SEG_L_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.434    SEG_L[0]
    W18                                                               r  SEG_L[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce0/pls_1kHz_1D_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA_L
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.262ns  (logic 3.982ns (63.592%)  route 2.280ns (36.408%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE                         0.000     0.000 r  debounce0/pls_1kHz_1D_reg_lopt_replica_2/C
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debounce0/pls_1kHz_1D_reg_lopt_replica_2/Q
                         net (fo=1, routed)           2.280     2.736    lopt_1
    W19                  OBUF (Prop_obuf_I_O)         3.526     6.262 r  CA_L_OBUF_inst/O
                         net (fo=0)                   0.000     6.262    CA_L
    W19                                                               r  CA_L (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_cnt_disp0/bcd2seg_2digit1/seg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG_L[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.247ns  (logic 4.145ns (66.350%)  route 2.102ns (33.650%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE                         0.000     0.000 r  hex_cnt_disp0/bcd2seg_2digit1/seg_reg[6]/C
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hex_cnt_disp0/bcd2seg_2digit1/seg_reg[6]/Q
                         net (fo=1, routed)           2.102     2.521    SEG_L_OBUF[6]
    Y18                  OBUF (Prop_obuf_I_O)         3.726     6.247 r  SEG_L_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.247    SEG_L[6]
    Y18                                                               r  SEG_L[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_cnt_ctl0/ld0_g_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LD0_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.235ns  (logic 3.982ns (63.866%)  route 2.253ns (36.134%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE                         0.000     0.000 r  hex_cnt_ctl0/ld0_g_reg/C
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hex_cnt_ctl0/ld0_g_reg/Q
                         net (fo=1, routed)           2.253     2.709    LD0_G_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.526     6.235 r  LD0_G_OBUF_inst/O
                         net (fo=0)                   0.000     6.235    LD0_G
    G17                                                               r  LD0_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_cnt_disp0/bcd2seg_2digit0/seg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG_H[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.230ns  (logic 4.211ns (67.594%)  route 2.019ns (32.406%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  hex_cnt_disp0/bcd2seg_2digit0/seg_reg[4]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hex_cnt_disp0/bcd2seg_2digit0/seg_reg[4]/Q
                         net (fo=1, routed)           2.019     2.438    SEG_H_OBUF[4]
    T11                  OBUF (Prop_obuf_I_O)         3.792     6.230 r  SEG_H_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.230    SEG_H[4]
    T11                                                               r  SEG_H[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_cnt_ctl0/disp_md_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_cnt_disp0/bcd2seg_2digit1/seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.961ns  (logic 1.271ns (21.322%)  route 4.690ns (78.678%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE                         0.000     0.000 r  hex_cnt_ctl0/disp_md_reg/C
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  hex_cnt_ctl0/disp_md_reg/Q
                         net (fo=19, routed)          1.333     1.851    hex_cnt_disp0/hex_cnt_bcd0/hex_cnt0/disp_md
    SLICE_X43Y40         LUT3 (Prop_lut3_I2_O)        0.150     2.001 r  hex_cnt_disp0/hex_cnt_bcd0/hex_cnt0/seg[6]_i_9/O
                         net (fo=4, routed)           0.968     2.969    hex_cnt_disp0/hex_cnt_bcd0/hex_cnt0/hex0__18[1]
    SLICE_X42Y37         LUT6 (Prop_lut6_I3_O)        0.326     3.295 r  hex_cnt_disp0/hex_cnt_bcd0/hex_cnt0/seg[6]_i_10/O
                         net (fo=3, routed)           0.817     4.112    hex_cnt_disp0/hex_cnt_bcd0/hex_cnt0/bcd0[4]
    SLICE_X42Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.236 r  hex_cnt_disp0/hex_cnt_bcd0/hex_cnt0/seg[6]_i_5/O
                         net (fo=7, routed)           1.572     5.808    hex_cnt_disp0/hex_cnt_bcd0/hex_cnt0/seg[6]_i_5_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I3_O)        0.153     5.961 r  hex_cnt_disp0/hex_cnt_bcd0/hex_cnt0/seg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     5.961    hex_cnt_disp0/bcd2seg_2digit1/D[6]
    SLICE_X43Y25         FDRE                                         r  hex_cnt_disp0/bcd2seg_2digit1/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_cnt_disp0/bcd2seg_2digit1/seg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG_L[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.950ns  (logic 4.002ns (67.264%)  route 1.948ns (32.736%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE                         0.000     0.000 r  hex_cnt_disp0/bcd2seg_2digit1/seg_reg[5]/C
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hex_cnt_disp0/bcd2seg_2digit1/seg_reg[5]/Q
                         net (fo=1, routed)           1.948     2.404    SEG_L_OBUF[5]
    Y19                  OBUF (Prop_obuf_I_O)         3.546     5.950 r  SEG_L_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.950    SEG_L[5]
    Y19                                                               r  SEG_L[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_cnt_ctl0/disp_md_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_cnt_disp0/bcd2seg_2digit1/seg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.932ns  (logic 1.242ns (20.938%)  route 4.690ns (79.062%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE                         0.000     0.000 r  hex_cnt_ctl0/disp_md_reg/C
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  hex_cnt_ctl0/disp_md_reg/Q
                         net (fo=19, routed)          1.333     1.851    hex_cnt_disp0/hex_cnt_bcd0/hex_cnt0/disp_md
    SLICE_X43Y40         LUT3 (Prop_lut3_I2_O)        0.150     2.001 r  hex_cnt_disp0/hex_cnt_bcd0/hex_cnt0/seg[6]_i_9/O
                         net (fo=4, routed)           0.968     2.969    hex_cnt_disp0/hex_cnt_bcd0/hex_cnt0/hex0__18[1]
    SLICE_X42Y37         LUT6 (Prop_lut6_I3_O)        0.326     3.295 r  hex_cnt_disp0/hex_cnt_bcd0/hex_cnt0/seg[6]_i_10/O
                         net (fo=3, routed)           0.817     4.112    hex_cnt_disp0/hex_cnt_bcd0/hex_cnt0/bcd0[4]
    SLICE_X42Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.236 r  hex_cnt_disp0/hex_cnt_bcd0/hex_cnt0/seg[6]_i_5/O
                         net (fo=7, routed)           1.572     5.808    hex_cnt_disp0/hex_cnt_bcd0/hex_cnt0/seg[6]_i_5_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I1_O)        0.124     5.932 r  hex_cnt_disp0/hex_cnt_bcd0/hex_cnt0/seg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     5.932    hex_cnt_disp0/bcd2seg_2digit1/D[5]
    SLICE_X43Y25         FDRE                                         r  hex_cnt_disp0/bcd2seg_2digit1/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hex_cnt_ctl0/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_cnt_ctl0/FSM_onehot_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE                         0.000     0.000 r  hex_cnt_ctl0/FSM_onehot_next_state_reg[1]/C
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hex_cnt_ctl0/FSM_onehot_next_state_reg[1]/Q
                         net (fo=2, routed)           0.076     0.217    hex_cnt_ctl0/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X40Y50         FDRE                                         r  hex_cnt_ctl0/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce0/btn_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_cnt_ctl0/btn_ss_1D_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.164ns (60.547%)  route 0.107ns (39.453%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE                         0.000     0.000 r  debounce0/btn_out_reg/C
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  debounce0/btn_out_reg/Q
                         net (fo=1, routed)           0.107     0.271    hex_cnt_ctl0/btn_out
    SLICE_X40Y53         FDRE                                         r  hex_cnt_ctl0/btn_ss_1D_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_cnt_ctl0/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_cnt_ctl0/FSM_onehot_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.918%)  route 0.131ns (48.083%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE                         0.000     0.000 r  hex_cnt_ctl0/FSM_onehot_next_state_reg[0]/C
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hex_cnt_ctl0/FSM_onehot_next_state_reg[0]/Q
                         net (fo=2, routed)           0.131     0.272    hex_cnt_ctl0/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X41Y50         FDRE                                         r  hex_cnt_ctl0/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_pulse0/pls_100Hz_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pls_100Hz_in/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.164ns (58.163%)  route 0.118ns (41.837%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE                         0.000     0.000 r  gen_pulse0/pls_100Hz_reg/C
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  gen_pulse0/pls_100Hz_reg/Q
                         net (fo=2, routed)           0.118     0.282    pls_100Hz
    SLICE_X40Y44         LDCE                                         r  pls_100Hz_in/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_cnt_ctl0/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_cnt_ctl0/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE                         0.000     0.000 r  hex_cnt_ctl0/FSM_onehot_current_state_reg[0]/C
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hex_cnt_ctl0/FSM_onehot_current_state_reg[0]/Q
                         net (fo=4, routed)           0.109     0.250    hex_cnt_ctl0/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.045     0.295 r  hex_cnt_ctl0/FSM_onehot_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.295    hex_cnt_ctl0/FSM_onehot_next_state[1]_i_1_n_0
    SLICE_X40Y50         FDRE                                         r  hex_cnt_ctl0/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_pulse0/cnt_100Hz_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen_pulse0/pls_100Hz_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE                         0.000     0.000 r  gen_pulse0/cnt_100Hz_reg[0]/C
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gen_pulse0/cnt_100Hz_reg[0]/Q
                         net (fo=5, routed)           0.109     0.250    gen_pulse0/cnt_100Hz_reg[0]
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.295 r  gen_pulse0/pls_100Hz_i_1/O
                         net (fo=1, routed)           0.000     0.295    gen_pulse0/pls_100Hz_i_1_n_0
    SLICE_X42Y44         FDRE                                         r  gen_pulse0/pls_100Hz_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_pulse0/pls_1kHz_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce0/pls_1kHz_1D_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.164ns (54.793%)  route 0.135ns (45.207%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE                         0.000     0.000 r  gen_pulse0/pls_1kHz_reg/C
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  gen_pulse0/pls_1kHz_reg/Q
                         net (fo=12, routed)          0.135     0.299    debounce0/pls_1kHz
    SLICE_X42Y44         FDRE                                         r  debounce0/pls_1kHz_1D_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_cnt_ctl0/clr_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_cnt_ctl0/clr_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.311%)  route 0.117ns (38.689%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE                         0.000     0.000 r  hex_cnt_ctl0/clr_cnt_reg[5]/C
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hex_cnt_ctl0/clr_cnt_reg[5]/Q
                         net (fo=4, routed)           0.117     0.258    hex_cnt_ctl0/clr_cnt_reg[5]
    SLICE_X41Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.303 r  hex_cnt_ctl0/clr_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.303    hex_cnt_ctl0/clr_cnt0[5]
    SLICE_X41Y49         FDRE                                         r  hex_cnt_ctl0/clr_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_pulse0/pls_1kHz_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce0/pls_1kHz_1D_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.164ns (52.295%)  route 0.150ns (47.705%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE                         0.000     0.000 r  gen_pulse0/pls_1kHz_reg/C
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  gen_pulse0/pls_1kHz_reg/Q
                         net (fo=12, routed)          0.150     0.314    debounce0/pls_1kHz
    SLICE_X43Y41         FDRE                                         r  debounce0/pls_1kHz_1D_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_cnt_ctl0/btn_dr_1D_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_cnt_ctl0/btn_dr_2D_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.754%)  route 0.181ns (56.246%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE                         0.000     0.000 r  hex_cnt_ctl0/btn_dr_1D_reg/C
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hex_cnt_ctl0/btn_dr_1D_reg/Q
                         net (fo=4, routed)           0.181     0.322    hex_cnt_ctl0/btn_dr_1D
    SLICE_X42Y50         FDRE                                         r  hex_cnt_ctl0/btn_dr_2D_reg/D
  -------------------------------------------------------------------    -------------------





