// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_top_Pipeline_VITIS_LOOP_288_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        fifo_mm_w_dout,
        fifo_mm_w_empty_n,
        fifo_mm_w_read,
        MM_SA_W_din,
        MM_SA_W_full_n,
        MM_SA_W_write,
        MM_SA_W_4_din,
        MM_SA_W_4_full_n,
        MM_SA_W_4_write,
        MM_SA_W_8_din,
        MM_SA_W_8_full_n,
        MM_SA_W_8_write,
        MM_SA_W_12_din,
        MM_SA_W_12_full_n,
        MM_SA_W_12_write,
        MM_SA_W_1_din,
        MM_SA_W_1_full_n,
        MM_SA_W_1_write,
        MM_SA_W_5_din,
        MM_SA_W_5_full_n,
        MM_SA_W_5_write,
        MM_SA_W_9_din,
        MM_SA_W_9_full_n,
        MM_SA_W_9_write,
        MM_SA_W_13_din,
        MM_SA_W_13_full_n,
        MM_SA_W_13_write,
        MM_SA_W_2_din,
        MM_SA_W_2_full_n,
        MM_SA_W_2_write,
        MM_SA_W_6_din,
        MM_SA_W_6_full_n,
        MM_SA_W_6_write,
        MM_SA_W_10_din,
        MM_SA_W_10_full_n,
        MM_SA_W_10_write,
        MM_SA_W_14_din,
        MM_SA_W_14_full_n,
        MM_SA_W_14_write,
        MM_SA_W_3_din,
        MM_SA_W_3_full_n,
        MM_SA_W_3_write,
        MM_SA_W_7_din,
        MM_SA_W_7_full_n,
        MM_SA_W_7_write,
        MM_SA_W_11_din,
        MM_SA_W_11_full_n,
        MM_SA_W_11_write,
        MM_SA_W_15_din,
        MM_SA_W_15_full_n,
        MM_SA_W_15_write,
        empty
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] fifo_mm_w_dout;
input   fifo_mm_w_empty_n;
output   fifo_mm_w_read;
output  [31:0] MM_SA_W_din;
input   MM_SA_W_full_n;
output   MM_SA_W_write;
output  [31:0] MM_SA_W_4_din;
input   MM_SA_W_4_full_n;
output   MM_SA_W_4_write;
output  [31:0] MM_SA_W_8_din;
input   MM_SA_W_8_full_n;
output   MM_SA_W_8_write;
output  [31:0] MM_SA_W_12_din;
input   MM_SA_W_12_full_n;
output   MM_SA_W_12_write;
output  [31:0] MM_SA_W_1_din;
input   MM_SA_W_1_full_n;
output   MM_SA_W_1_write;
output  [31:0] MM_SA_W_5_din;
input   MM_SA_W_5_full_n;
output   MM_SA_W_5_write;
output  [31:0] MM_SA_W_9_din;
input   MM_SA_W_9_full_n;
output   MM_SA_W_9_write;
output  [31:0] MM_SA_W_13_din;
input   MM_SA_W_13_full_n;
output   MM_SA_W_13_write;
output  [31:0] MM_SA_W_2_din;
input   MM_SA_W_2_full_n;
output   MM_SA_W_2_write;
output  [31:0] MM_SA_W_6_din;
input   MM_SA_W_6_full_n;
output   MM_SA_W_6_write;
output  [31:0] MM_SA_W_10_din;
input   MM_SA_W_10_full_n;
output   MM_SA_W_10_write;
output  [31:0] MM_SA_W_14_din;
input   MM_SA_W_14_full_n;
output   MM_SA_W_14_write;
output  [31:0] MM_SA_W_3_din;
input   MM_SA_W_3_full_n;
output   MM_SA_W_3_write;
output  [31:0] MM_SA_W_7_din;
input   MM_SA_W_7_full_n;
output   MM_SA_W_7_write;
output  [31:0] MM_SA_W_11_din;
input   MM_SA_W_11_full_n;
output   MM_SA_W_11_write;
output  [31:0] MM_SA_W_15_din;
input   MM_SA_W_15_full_n;
output   MM_SA_W_15_write;
input  [29:0] empty;

reg ap_idle;
reg fifo_mm_w_read;
reg MM_SA_W_write;
reg MM_SA_W_4_write;
reg MM_SA_W_8_write;
reg MM_SA_W_12_write;
reg MM_SA_W_1_write;
reg MM_SA_W_5_write;
reg MM_SA_W_9_write;
reg MM_SA_W_13_write;
reg MM_SA_W_2_write;
reg MM_SA_W_6_write;
reg MM_SA_W_10_write;
reg MM_SA_W_14_write;
reg MM_SA_W_3_write;
reg MM_SA_W_7_write;
reg MM_SA_W_11_write;
reg MM_SA_W_15_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln288_fu_218_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    fifo_mm_w_blk_n;
wire    ap_block_pp0_stage0;
reg    MM_SA_W_blk_n;
reg    MM_SA_W_4_blk_n;
reg    MM_SA_W_8_blk_n;
reg    MM_SA_W_12_blk_n;
reg    MM_SA_W_1_blk_n;
reg    MM_SA_W_5_blk_n;
reg    MM_SA_W_9_blk_n;
reg    MM_SA_W_13_blk_n;
reg    MM_SA_W_2_blk_n;
reg    MM_SA_W_6_blk_n;
reg    MM_SA_W_10_blk_n;
reg    MM_SA_W_14_blk_n;
reg    MM_SA_W_3_blk_n;
reg    MM_SA_W_7_blk_n;
reg    MM_SA_W_11_blk_n;
reg    MM_SA_W_15_blk_n;
reg   [29:0] rep_fu_82;
wire   [29:0] rep_2_fu_224_p2;
wire    ap_loop_init;
reg    ap_block_pp0_stage0_11001;
reg   [29:0] ap_sig_allocacmp_rep_1;
wire   [31:0] trunc_ln295_fu_235_p1;
reg    ap_block_pp0_stage0_01001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 rep_fu_82 = 30'd0;
#0 ap_done_reg = 1'b0;
end

top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln288_fu_218_p2 == 1'd0))) begin
            rep_fu_82 <= rep_2_fu_224_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            rep_fu_82 <= 30'd0;
        end
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        MM_SA_W_10_blk_n = MM_SA_W_10_full_n;
    end else begin
        MM_SA_W_10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        MM_SA_W_10_write = 1'b1;
    end else begin
        MM_SA_W_10_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        MM_SA_W_11_blk_n = MM_SA_W_11_full_n;
    end else begin
        MM_SA_W_11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        MM_SA_W_11_write = 1'b1;
    end else begin
        MM_SA_W_11_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        MM_SA_W_12_blk_n = MM_SA_W_12_full_n;
    end else begin
        MM_SA_W_12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        MM_SA_W_12_write = 1'b1;
    end else begin
        MM_SA_W_12_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        MM_SA_W_13_blk_n = MM_SA_W_13_full_n;
    end else begin
        MM_SA_W_13_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        MM_SA_W_13_write = 1'b1;
    end else begin
        MM_SA_W_13_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        MM_SA_W_14_blk_n = MM_SA_W_14_full_n;
    end else begin
        MM_SA_W_14_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        MM_SA_W_14_write = 1'b1;
    end else begin
        MM_SA_W_14_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        MM_SA_W_15_blk_n = MM_SA_W_15_full_n;
    end else begin
        MM_SA_W_15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        MM_SA_W_15_write = 1'b1;
    end else begin
        MM_SA_W_15_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        MM_SA_W_1_blk_n = MM_SA_W_1_full_n;
    end else begin
        MM_SA_W_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        MM_SA_W_1_write = 1'b1;
    end else begin
        MM_SA_W_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        MM_SA_W_2_blk_n = MM_SA_W_2_full_n;
    end else begin
        MM_SA_W_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        MM_SA_W_2_write = 1'b1;
    end else begin
        MM_SA_W_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        MM_SA_W_3_blk_n = MM_SA_W_3_full_n;
    end else begin
        MM_SA_W_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        MM_SA_W_3_write = 1'b1;
    end else begin
        MM_SA_W_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        MM_SA_W_4_blk_n = MM_SA_W_4_full_n;
    end else begin
        MM_SA_W_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        MM_SA_W_4_write = 1'b1;
    end else begin
        MM_SA_W_4_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        MM_SA_W_5_blk_n = MM_SA_W_5_full_n;
    end else begin
        MM_SA_W_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        MM_SA_W_5_write = 1'b1;
    end else begin
        MM_SA_W_5_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        MM_SA_W_6_blk_n = MM_SA_W_6_full_n;
    end else begin
        MM_SA_W_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        MM_SA_W_6_write = 1'b1;
    end else begin
        MM_SA_W_6_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        MM_SA_W_7_blk_n = MM_SA_W_7_full_n;
    end else begin
        MM_SA_W_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        MM_SA_W_7_write = 1'b1;
    end else begin
        MM_SA_W_7_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        MM_SA_W_8_blk_n = MM_SA_W_8_full_n;
    end else begin
        MM_SA_W_8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        MM_SA_W_8_write = 1'b1;
    end else begin
        MM_SA_W_8_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        MM_SA_W_9_blk_n = MM_SA_W_9_full_n;
    end else begin
        MM_SA_W_9_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        MM_SA_W_9_write = 1'b1;
    end else begin
        MM_SA_W_9_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        MM_SA_W_blk_n = MM_SA_W_full_n;
    end else begin
        MM_SA_W_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        MM_SA_W_write = 1'b1;
    end else begin
        MM_SA_W_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln288_fu_218_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_rep_1 = 30'd0;
    end else begin
        ap_sig_allocacmp_rep_1 = rep_fu_82;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        fifo_mm_w_blk_n = fifo_mm_w_empty_n;
    end else begin
        fifo_mm_w_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fifo_mm_w_read = 1'b1;
    end else begin
        fifo_mm_w_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign MM_SA_W_10_din = {{fifo_mm_w_dout[95:64]}};

assign MM_SA_W_11_din = {{fifo_mm_w_dout[127:96]}};

assign MM_SA_W_12_din = trunc_ln295_fu_235_p1;

assign MM_SA_W_13_din = {{fifo_mm_w_dout[63:32]}};

assign MM_SA_W_14_din = {{fifo_mm_w_dout[95:64]}};

assign MM_SA_W_15_din = {{fifo_mm_w_dout[127:96]}};

assign MM_SA_W_1_din = {{fifo_mm_w_dout[63:32]}};

assign MM_SA_W_2_din = {{fifo_mm_w_dout[95:64]}};

assign MM_SA_W_3_din = {{fifo_mm_w_dout[127:96]}};

assign MM_SA_W_4_din = trunc_ln295_fu_235_p1;

assign MM_SA_W_5_din = {{fifo_mm_w_dout[63:32]}};

assign MM_SA_W_6_din = {{fifo_mm_w_dout[95:64]}};

assign MM_SA_W_7_din = {{fifo_mm_w_dout[127:96]}};

assign MM_SA_W_8_din = trunc_ln295_fu_235_p1;

assign MM_SA_W_9_din = {{fifo_mm_w_dout[63:32]}};

assign MM_SA_W_din = trunc_ln295_fu_235_p1;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((fifo_mm_w_empty_n == 1'b0) | (1'b0 == MM_SA_W_10_full_n) | (1'b0 == MM_SA_W_6_full_n) | (1'b0 == MM_SA_W_2_full_n) | (1'b0 == MM_SA_W_13_full_n) | (1'b0 == MM_SA_W_9_full_n) | (1'b0 == MM_SA_W_5_full_n) | (1'b0 == MM_SA_W_1_full_n) | (1'b0 == MM_SA_W_12_full_n) | (1'b0 == MM_SA_W_8_full_n) | (1'b0 == MM_SA_W_4_full_n) | (1'b0 == MM_SA_W_full_n) | (1'b0 == MM_SA_W_15_full_n) | (1'b0 == MM_SA_W_11_full_n) | (1'b0 == MM_SA_W_7_full_n) | (1'b0 == MM_SA_W_3_full_n) | (1'b0 == MM_SA_W_14_full_n));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln288_fu_218_p2 = ((ap_sig_allocacmp_rep_1 == empty) ? 1'b1 : 1'b0);

assign rep_2_fu_224_p2 = (ap_sig_allocacmp_rep_1 + 30'd1);

assign trunc_ln295_fu_235_p1 = fifo_mm_w_dout[31:0];

endmodule //top_top_Pipeline_VITIS_LOOP_288_1
