{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 21:55:20 2022 " "Info: Processing started: Wed Apr 13 21:55:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off two_four_trans -c two_four_trans " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off two_four_trans -c two_four_trans" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_four_trans.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file two_four_trans.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_four_trans-arc " "Info: Found design unit 1: two_four_trans-arc" {  } { { "two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/two_four_trans/two_four_trans.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 two_four_trans " "Info: Found entity 1: two_four_trans" {  } { { "two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/two_four_trans/two_four_trans.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "two_four_trans " "Info: Elaborating entity \"two_four_trans\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp two_four_trans.vhd(17) " "Warning (10631): VHDL Process Statement warning at two_four_trans.vhd(17): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/two_four_trans/two_four_trans.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] two_four_trans.vhd(17) " "Info (10041): Inferred latch for \"temp\[0\]\" at two_four_trans.vhd(17)" {  } { { "two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/two_four_trans/two_four_trans.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] two_four_trans.vhd(17) " "Info (10041): Inferred latch for \"temp\[1\]\" at two_four_trans.vhd(17)" {  } { { "two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/two_four_trans/two_four_trans.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] two_four_trans.vhd(17) " "Info (10041): Inferred latch for \"temp\[2\]\" at two_four_trans.vhd(17)" {  } { { "two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/two_four_trans/two_four_trans.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] two_four_trans.vhd(17) " "Info (10041): Inferred latch for \"temp\[3\]\" at two_four_trans.vhd(17)" {  } { { "two_four_trans.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/two_four_trans/two_four_trans.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Info: Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Info: Implemented 8 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 21:55:20 2022 " "Info: Processing ended: Wed Apr 13 21:55:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
