8:-out_dir
74:C:/Verilog_Projects/S2015_practice/Trivium/pres/project_1_impl_1//rtlc.out
10:-pipe_flow
4:-svf
91:C:/Verilog_Projects/S2015_practice/Trivium/pres/project_1_impl_1//hdlAnalyze_sysverilogfile
25:-comment_transoff_regions
13:-lib_map_file
74:C:/Verilog_Projects/S2015_practice/Trivium/pres/project_1_impl_1//.jaguarc
98:+incdir+C:/Verilog_Projects/S2015_practice/Trivium+C:/Verilog_Projects/S2015_practice/Trivium/pres
17:+define+synthesis
