

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Wed Apr 28 10:05:12 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.178 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      230|      230|  2.300 us|  2.300 us|  231|  231|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1696|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|    4086|   2447|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   1235|    -|
|Register         |        -|    -|     745|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|    4831|   5378|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       4|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |mul_32s_16s_48_2_1_U3          |mul_32s_16s_48_2_1          |        0|   1|  165|   50|    0|
    |mul_60s_33ns_64_5_1_U6         |mul_60s_33ns_64_5_1         |        0|   1|  471|  320|    0|
    |sdiv_18ns_64ns_17_22_seq_1_U5  |sdiv_18ns_64ns_17_22_seq_1  |        0|   0|  779|  469|    0|
    |sdiv_49s_60ns_60_53_seq_1_U4   |sdiv_49s_60ns_60_53_seq_1   |        0|   0|  731|  440|    0|
    |srem_31ns_9s_8_35_seq_1_U1     |srem_31ns_9s_8_35_seq_1     |        0|   0|  382|  230|    0|
    |srem_64ns_18s_18_68_seq_1_U7   |srem_64ns_18s_18_68_seq_1   |        0|   0|  779|  469|    0|
    |udiv_64ns_8ns_60_68_seq_1_U2   |udiv_64ns_8ns_60_68_seq_1   |        0|   0|  779|  469|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                          |                            |        0|   2| 4086| 2447|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln24_1_fu_185_p2   |         +|   0|  0|   67|          60|           9|
    |add_ln24_fu_128_p2     |         +|   0|  0|   14|           9|           6|
    |add_ln26_1_fu_422_p2   |         +|   0|  0|   25|          18|           5|
    |add_ln26_fu_395_p2     |         +|   0|  0|   71|          64|          10|
    |add_ln341_fu_242_p2    |         +|   0|  0|   14|           9|           8|
    |result_V_2_fu_437_p2   |         -|   0|  0|   23|           1|          16|
    |result_V_6_fu_384_p2   |         -|   0|  0|   71|           1|          64|
    |result_fu_465_p2       |         -|   0|  0|   24|          17|          17|
    |sub_ln1311_fu_256_p2   |         -|   0|  0|   15|           7|           8|
    |sub_ln24_fu_157_p2     |         -|   0|  0|   15|           7|           8|
    |and_ln23_fu_198_p2     |       and|   0|  0|   48|          48|          48|
    |icmp_ln23_fu_148_p2    |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln25_fu_451_p2    |      icmp|   0|  0|   13|          18|           1|
    |r_V_2_fu_343_p2        |      lshr|   0|  0|  363|         111|         111|
    |r_V_fu_294_p2          |      lshr|   0|  0|  179|          63|          63|
    |result_V_7_fu_389_p3   |    select|   0|  0|   64|           1|          64|
    |result_V_fu_442_p3     |    select|   0|  0|   16|           1|          16|
    |select_ln23_fu_191_p3  |    select|   0|  0|   17|           1|          17|
    |ush_fu_266_p3          |    select|   0|  0|    9|           1|           9|
    |val_1_fu_377_p3        |    select|   0|  0|   64|           1|          64|
    |val_fu_328_p3          |    select|   0|  0|   16|           1|          16|
    |r_V_1_fu_300_p2        |       shl|   0|  0|  179|          63|          63|
    |r_V_3_fu_349_p2        |       shl|   0|  0|  363|         111|         111|
    |v_17_fu_118_p2         |       xor|   0|  0|    8|           8|           7|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0| 1696|         653|         742|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+------+-----------+-----+-----------+
    |    Name   |  LUT | Input Size| Bits| Total Bits|
    +-----------+------+-----------+-----+-----------+
    |ap_NS_fsm  |  1235|        232|    1|        232|
    +-----------+------+-----------+-----+-----------+
    |Total      |  1235|        232|    1|        232|
    +-----------+------+-----------+-----+-----------+

    * Register: 
    +--------------------+-----+----+-----+-----------+
    |        Name        |  FF | LUT| Bits| Const Bits|
    +--------------------+-----+----+-----+-----------+
    |add_ln24_1_reg_520  |   60|   0|   60|          0|
    |add_ln26_reg_564    |   64|   0|   64|          0|
    |ap_CS_fsm           |  231|   0|  231|          0|
    |icmp_ln23_reg_495   |    1|   0|    1|          0|
    |isNeg_reg_541       |    1|   0|    1|          0|
    |mul_ln23_reg_515    |   48|   0|   48|          0|
    |mul_ln25_reg_579    |   64|   0|   64|          0|
    |p_Result_s_reg_530  |    1|   0|    1|          0|
    |sdiv_ln23_reg_569   |   60|   0|   60|          0|
    |sdiv_ln25_reg_584   |   17|   0|   17|          0|
    |srem_ln24_reg_485   |    8|   0|    8|          0|
    |srem_ln25_reg_594   |   18|   0|   18|          0|
    |tmp_5_reg_536       |   23|   0|   23|          0|
    |udiv_ln24_reg_510   |   60|   0|   60|          0|
    |ush_reg_547         |    9|   0|    9|          0|
    |val_1_reg_558       |   64|   0|   64|          0|
    |val_reg_552         |   16|   0|   16|          0|
    +--------------------+-----+----+-----+-----------+
    |Total               |  745|   0|  745|          0|
    +--------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|           fn1|  return value|
|p          |   in|   32|     ap_none|             p|        scalar|
|p_11       |   in|   32|     ap_none|          p_11|        scalar|
|p_13       |   in|   64|     ap_none|          p_13|       pointer|
+-----------+-----+-----+------------+--------------+--------------+

