Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,99
design__inferred_latch__count,0
design__instance__count,4186
design__instance__area,55433.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0012107035145163536
power__switching__total,0.0004478655755519867
power__leakage__total,8.475195159007853E-7
power__total,0.0016594165936112404
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.29305639300297465
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2892361709783474
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11199536059989348
timing__setup__ws__corner:nom_fast_1p32V_m40C,13.805419420621217
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.111995
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,15.340153
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.3595013000156875
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.35165263363227567
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6167952989603094
timing__setup__ws__corner:nom_slow_1p08V_125C,9.095128463354701
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.616795
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,9.095128
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.31804251799033195
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.3126830272096797
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29187347809235703
timing__setup__ws__corner:nom_typ_1p20V_25C,12.862616225088399
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.291873
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,13.161882
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.29305639300297465
clock__skew__worst_setup,0.2892361709783474
timing__hold__ws,0.11199536059989348
timing__setup__ws,9.095128463354701
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.111995
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,9.095128
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,4186
design__instance__area__stdcell,55433.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.922213
design__instance__utilization__stdcell,0.922213
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:inverter,114
design__instance__area__class:inverter,727.574
design__instance__count__class:sequential_cell,285
design__instance__area__class:sequential_cell,13444.7
design__instance__count__class:multi_input_combinational_cell,3059
design__instance__area__class:multi_input_combinational_cell,31726.6
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,655
design__instance__area__class:timing_repair_buffer,8872.42
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,126071
design__violations,0
design__instance__count__class:clock_buffer,57
design__instance__area__class:clock_buffer,517.104
design__instance__count__class:clock_inverter,16
design__instance__area__class:clock_inverter,145.152
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,349
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,4467
route__net__special,2
route__drc_errors__iter:0,3946
route__wirelength__iter:0,141552
route__drc_errors__iter:1,2294
route__wirelength__iter:1,140364
route__drc_errors__iter:2,2300
route__wirelength__iter:2,140377
route__drc_errors__iter:3,637
route__wirelength__iter:3,139252
route__drc_errors__iter:4,120
route__wirelength__iter:4,139093
route__drc_errors__iter:5,22
route__wirelength__iter:5,139058
route__drc_errors__iter:6,2
route__wirelength__iter:6,139064
route__drc_errors__iter:7,0
route__wirelength__iter:7,139062
route__drc_errors,0
route__wirelength,139062
route__vias,31072
route__vias__singlecut,31072
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,531.995
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,229
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,229
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,229
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,229
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000184928
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000195202
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000101672
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000195202
design_powergrid__voltage__worst,0.0000195202
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000195202
design_powergrid__drop__worst__net:VPWR,0.0000184928
design_powergrid__voltage__worst__net:VGND,0.0000195202
design_powergrid__drop__worst__net:VGND,0.0000195202
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000102999999999999996397846702134160068453638814389705657958984375
ir__drop__worst,0.00001849999999999999905696095037210824330031755380332469940185546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
