# Fri Feb 12 11:26:23 2021


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-95FBL6H

Implementation : synthesis
Synopsys Generic Technology Mapper, Version mapact2018q4p1, Build 026R, Built Apr 25 2019 10:01:09


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MO111 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_xua\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_xua\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_xua\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_xua\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_xua\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v":16:7:16:24|Tristate driver RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_xua\hdl\coresccb.v":66:4:66:9|Removing sequential instance data_out[7:0] (in view: work.CoreSCCB(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_xua\hdl\clock_divider.v":20:0:20:5|User-specified initial value defined for instance config_sccb_0.sccb_clk_0.count[5:0] is being ignored due to limitations in architecture. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[5:0] (in view: work.config_sccb(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_xua\hdl\config_sccb.v":63:0:63:5|Removing sequential instance ip_addr[0] (in view: work.config_sccb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_xua\hdl\config_sccb.v":63:0:63:5|Removing instance config_sccb_0.sub_addr[1] because it is equivalent to instance config_sccb_0.ip_addr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_xua\hdl\config_sccb.v":63:0:63:5|Removing instance config_sccb_0.ip_addr[6] because it is equivalent to instance config_sccb_0.ip_addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_xua\hdl\clock_divider.v":20:0:20:5|Found counter in view:work.clock_divider_10000000s_100000s_49s_23s(verilog) instance count[5:0] 
@N: MO231 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_xua\hdl\coresccb.v":66:4:66:9|Found counter in view:work.CoreSCCB(verilog) instance step[6:0] 
@N: MO231 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_xua\hdl\coresccb.v":35:4:35:9|Found counter in view:work.CoreSCCB(verilog) instance delay_cntr[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     2.22ns		 204 /        46
@N: FP130 |Promoting Net AND2_0_Y_arst on CLKINT  I_78 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 46 clock pin(s) of sequential element(s)
0 instances converted, 46 sequential instances remain driven by gated/generated clocks

==================================================================================================== Gated/Generated Clocks ====================================================================================================
Clock Tree ID     Driving Element                  Drive Element Type     Fanout     Sample Instance              Explanation                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FCCC_C0_0.FCCC_C0_0.CCC_INST     CCC                    46         config_sccb_0.data_in[7]     Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 140MB)

Writing Analyst data base C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_xua\synthesis\synwork\sccb_design_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

@W: MT246 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_xua\component\work\sccb_design\sccb_design.v":97:14:97:28|Blackbox LIVE_PROBE_FB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_xua\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL0_net.


##### START OF TIMING REPORT #####[
# Timing report written on Fri Feb 12 11:26:24 2021
#


Top view:               sccb_design
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_xua\designer\sccb_design\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 3.198

                                                  Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                                    Frequency     Frequency     Period        Period        Slack     Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     100.0 MHz     147.0 MHz     10.000        6.802         3.198     inferred     Inferred_clkgroup_0
System                                            100.0 MHz     895.2 MHz     10.000        1.117         8.883     system       system_clkgroup    
====================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                        |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                       Ending                                         |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                         System                                         |  10.000      8.883  |  No paths    -      |  No paths    -      |  No paths    -    
System                                         FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock  |  10.000      6.923  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock  FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock  |  10.000      3.198  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                                             Arrival          
Instance                                   Reference                                         Type     Pin     Net               Time        Slack
                                           Clock                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------
config_sccb_0.coresccb_0.step[5]           FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       step[5]           0.108       3.198
config_sccb_0.coresccb_0.step[6]           FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       step[6]           0.087       3.248
config_sccb_0.coresccb_0.step[0]           FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       step[0]           0.087       3.998
config_sccb_0.coresccb_0.delay_cntr[5]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       delay_cntr[5]     0.087       4.082
config_sccb_0.coresccb_0.step[1]           FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       step[1]           0.087       4.129
config_sccb_0.coresccb_0.delay_cntr[6]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       delay_cntr[6]     0.087       4.182
config_sccb_0.coresccb_0.delay_cntr[7]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       delay_cntr[7]     0.087       4.265
config_sccb_0.coresccb_0.delay_cntr[9]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       delay_cntr[9]     0.087       4.308
config_sccb_0.coresccb_0.step[3]           FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       step[3]           0.108       4.308
config_sccb_0.coresccb_0.step[4]           FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       step[4]           0.108       4.433
=================================================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                                                Required          
Instance                                   Reference                                         Type     Pin     Net                  Time         Slack
                                           Clock                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------
config_sccb_0.coresccb_0.step[0]           FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       step_lm[0]           9.745        3.198
config_sccb_0.coresccb_0.step[1]           FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       step_lm[1]           9.745        3.198
config_sccb_0.coresccb_0.step[2]           FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       step_lm[2]           9.745        3.198
config_sccb_0.coresccb_0.step[5]           FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       step_lm[5]           9.745        3.198
config_sccb_0.coresccb_0.step[6]           FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       step_lm[6]           9.745        3.198
config_sccb_0.coresccb_0.step[3]           FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       step_lm[3]           9.745        3.285
config_sccb_0.coresccb_0.step[4]           FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       step_lm[4]           9.745        3.285
config_sccb_0.coresccb_0.bit_send          FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       N_136_mux_i          9.745        3.921
config_sccb_0.coresccb_0.delay_cntr[0]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      SLn     step_RNISRRA3[1]     9.662        5.048
config_sccb_0.coresccb_0.delay_cntr[1]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      SLn     step_RNISRRA3[1]     9.662        5.048
=====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      6.547
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.198

    Number of logic level(s):                6
    Starting point:                          config_sccb_0.coresccb_0.step[5] / Q
    Ending point:                            config_sccb_0.coresccb_0.step[0] / D
    The start point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
config_sccb_0.coresccb_0.step[5]                          SLE      Q        Out     0.108     0.108       -         
step[5]                                                   Net      -        -       1.135     -           15        
config_sccb_0.coresccb_0.step_RNIF4QH_0[5]                CFG2     B        In      -         1.244       -         
config_sccb_0.coresccb_0.step_RNIF4QH_0[5]                CFG2     Y        Out     0.164     1.408       -         
N_8_0                                                     Net      -        -       1.197     -           22        
config_sccb_0.coresccb_0.step_RNIVE0L1[1]                 CFG4     C        In      -         2.604       -         
config_sccb_0.coresccb_0.step_RNIVE0L1[1]                 CFG4     Y        Out     0.210     2.814       -         
N_12_0                                                    Net      -        -       0.497     -           2         
config_sccb_0.coresccb_0.un1_delay_cntrlto14_RNIMA2I3     CFG4     D        In      -         3.311       -         
config_sccb_0.coresccb_0.un1_delay_cntrlto14_RNIMA2I3     CFG4     Y        Out     0.288     3.599       -         
N_13_0                                                    Net      -        -       0.745     -           3         
config_sccb_0.coresccb_0.un1_delay_cntrlto14_RNIQO7R6     CFG4     D        In      -         4.344       -         
config_sccb_0.coresccb_0.un1_delay_cntrlto14_RNIQO7R6     CFG4     Y        Out     0.288     4.632       -         
N_115_0                                                   Net      -        -       0.248     -           1         
config_sccb_0.coresccb_0.un1_delay_cntrlto14_RNICMUHA     CFG4     D        In      -         4.880       -         
config_sccb_0.coresccb_0.un1_delay_cntrlto14_RNICMUHA     CFG4     Y        Out     0.317     5.197       -         
un1_delay_cntrlto14_RNICMUHA                              Net      -        -       0.936     -           7         
config_sccb_0.coresccb_0.step_lm_0[0]                     CFG4     B        In      -         6.134       -         
config_sccb_0.coresccb_0.step_lm_0[0]                     CFG4     Y        Out     0.165     6.298       -         
step_lm[0]                                                Net      -        -       0.248     -           1         
config_sccb_0.coresccb_0.step[0]                          SLE      D        In      -         6.547       -         
====================================================================================================================
Total path delay (propagation time + setup) of 6.802 is 1.795(26.4%) logic and 5.007(73.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                                           Arrival          
Instance                               Reference     Type               Pin        Net                                                    Time        Slack
                                       Clock                                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_0.FCCC_C0_0.CCC_INST           System        CCC                LOCK       FCCC_C0_0_LOCK                                         0.000       6.923
OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ     System        RCOSC_25_50MHZ     CLKOUT     OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     0.000       8.883
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                                         Required          
Instance                         Reference     Type     Pin                Net                                                    Time         Slack
                                 Clock                                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------
config_sccb_0.rw                 System        SLE      EN                 m98                                                    9.662        6.923
FCCC_C0_0.FCCC_C0_0.CCC_INST     System        CCC      RCOSC_25_50MHZ     OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     10.000       8.883
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      2.740
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.923

    Number of logic level(s):                2
    Starting point:                          FCCC_C0_0.FCCC_C0_0.CCC_INST / LOCK
    Ending point:                            config_sccb_0.rw / EN
    The start point is clocked by            System [rising]
    The end   point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                             Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
FCCC_C0_0.FCCC_C0_0.CCC_INST     CCC      LOCK     Out     0.000     0.000       -         
FCCC_C0_0_LOCK                   Net      -        -       1.117     -           1         
AND2_0                           AND2     A        In      -         1.117       -         
AND2_0                           AND2     Y        Out     0.087     1.204       -         
AND2_0                           Net      -        -       1.117     -           2         
config_sccb_0.coresccb_0.m98     CFG2     B        In      -         2.321       -         
config_sccb_0.coresccb_0.m98     CFG2     Y        Out     0.164     2.485       -         
m98                              Net      -        -       0.254     -           1         
config_sccb_0.rw                 SLE      EN       In      -         2.740       -         
===========================================================================================
Total path delay (propagation time + setup) of 3.077 is 0.589(19.1%) logic and 2.489(80.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

---------------------------------------
Resource Usage Report for sccb_design 

Mapping to part: m2gl025vf400std
Cell usage:
AND2            1 use
CCC             1 use
CLKINT          2 uses
LIVE_PROBE_FB   1 use
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           3 uses
CFG2           22 uses
CFG3           29 uses
CFG4           61 uses

Carry cells:
ARI1            29 uses - used for arithmetic functions
ARI1            11 uses - used for Wide-Mux implementation
Total ARI1      40 uses


Sequential Cells: 
SLE            46 uses

DSP Blocks:    0 of 34 (0%)

I/O ports: 6
I/O primitives: 5
OUTBUF         4 uses
TRIBUFF        1 use


Global Clock Buffers: 2

Total LUTs:    155

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  46 + 0 + 0 + 0 = 46;
Total number of LUTs after P&R:  155 + 0 + 0 + 0 = 155;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 12 11:26:24 2021

###########################################################]
