INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hassa/test_adder/test_adder.srcs/sources_1/new/clock_div_n_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div_n_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hassa/test_adder/test_adder.srcs/sources_1/new/cycle_display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cycle_display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hassa/test_adder/test_adder.srcs/sources_1/new/ssdec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssdec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hassa/test_adder/test_adder.srcs/sim_1/new/tb_cycle_display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cycle_display
