<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\impl\gwsynthesis\top.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\lcd.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jan 17 22:56:19 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>14958</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>7685</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>14</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1416</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>14</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>mem_clk</td>
<td>Base</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td></td>
<td></td>
<td>memory_clk </td>
</tr>
<tr>
<td>cam_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cam_pclk_ibuf/I </td>
</tr>
<tr>
<td>vtc_vs_out</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>video_timing/o_vs_s0/Q </td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_cmos_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_cmos_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/CLKOUT </td>
</tr>
<tr>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>u_mem_pll/rpll_inst/CLKOUT</td>
<td>mem_clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>96.537(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>mem_clk</td>
<td>400.000(MHz)</td>
<td>2016.129(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>cam_pclk</td>
<td>100.000(MHz)</td>
<td>144.378(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>vtc_vs_out</td>
<td>100.000(MHz)</td>
<td>653.370(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>99.102(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>107.066(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_cmos_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vtc_vs_out</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vtc_vs_out</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_cmos_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_cmos_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>26.678</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.324</td>
</tr>
<tr>
<td>2</td>
<td>27.192</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.810</td>
</tr>
<tr>
<td>3</td>
<td>27.329</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.673</td>
</tr>
<tr>
<td>4</td>
<td>27.370</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.632</td>
</tr>
<tr>
<td>5</td>
<td>27.513</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.489</td>
</tr>
<tr>
<td>6</td>
<td>27.549</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.453</td>
</tr>
<tr>
<td>7</td>
<td>27.550</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.452</td>
</tr>
<tr>
<td>8</td>
<td>28.030</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.972</td>
</tr>
<tr>
<td>9</td>
<td>29.532</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>7.470</td>
</tr>
<tr>
<td>10</td>
<td>29.708</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>7.294</td>
</tr>
<tr>
<td>11</td>
<td>30.083</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.919</td>
</tr>
<tr>
<td>12</td>
<td>30.472</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.530</td>
</tr>
<tr>
<td>13</td>
<td>30.697</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.305</td>
</tr>
<tr>
<td>14</td>
<td>31.165</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.837</td>
</tr>
<tr>
<td>15</td>
<td>31.395</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.607</td>
</tr>
<tr>
<td>16</td>
<td>31.521</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_1_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.481</td>
</tr>
<tr>
<td>17</td>
<td>32.208</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.794</td>
</tr>
<tr>
<td>18</td>
<td>32.208</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.794</td>
</tr>
<tr>
<td>19</td>
<td>32.254</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.748</td>
</tr>
<tr>
<td>20</td>
<td>32.262</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/c_state_1_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.740</td>
</tr>
<tr>
<td>21</td>
<td>32.275</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.727</td>
</tr>
<tr>
<td>22</td>
<td>32.344</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.658</td>
</tr>
<tr>
<td>23</td>
<td>32.362</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.640</td>
</tr>
<tr>
<td>24</td>
<td>32.362</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.640</td>
</tr>
<tr>
<td>25</td>
<td>32.362</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.640</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_2_s1/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/write_s5/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/write_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.427</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>15</td>
<td>0.427</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>16</td>
<td>0.427</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_0_s3/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>17</td>
<td>0.428</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>18</td>
<td>0.428</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/read_s5/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/read_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>19</td>
<td>0.429</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_3_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_3_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>20</td>
<td>0.430</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_4_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_4_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>21</td>
<td>0.430</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>22</td>
<td>0.430</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>23</td>
<td>0.432</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/state_3_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/state_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.443</td>
</tr>
<tr>
<td>24</td>
<td>0.432</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_8_s2/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_8_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.443</td>
</tr>
<tr>
<td>25</td>
<td>0.449</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sSCL_s0/Q</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.460</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-5.816</td>
<td>u_ov5640_rx/vs_cnt_7_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s/RESETB</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.050</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-5.816</td>
<td>u_ov5640_rx/vs_cnt_7_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_4_s/RESETB</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.050</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-5.816</td>
<td>u_ov5640_rx/vs_cnt_7_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s/RESETB</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.050</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-5.816</td>
<td>u_ov5640_rx/vs_cnt_7_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_2_s/RESETB</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.050</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-5.816</td>
<td>u_ov5640_rx/vs_cnt_7_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s/RESETB</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.050</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.816</td>
<td>u_ov5640_rx/vs_cnt_7_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/RESETB</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.050</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.429</td>
<td>u_ov5640_rx/vs_cnt_7_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_4_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.065</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.429</td>
<td>u_ov5640_rx/vs_cnt_7_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_6_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.065</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-5.429</td>
<td>u_ov5640_rx/vs_cnt_7_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_8_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.065</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.429</td>
<td>u_ov5640_rx/vs_cnt_7_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_11_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.065</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-5.429</td>
<td>u_ov5640_rx/vs_cnt_7_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_12_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.065</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-5.429</td>
<td>u_ov5640_rx/vs_cnt_7_s0/Q</td>
<td>u_resize_fifo/fifo_inst/rbin_num_2_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.065</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-5.429</td>
<td>u_ov5640_rx/vs_cnt_7_s0/Q</td>
<td>u_resize_fifo/fifo_inst/rbin_num_3_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.065</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-5.429</td>
<td>u_ov5640_rx/vs_cnt_7_s0/Q</td>
<td>u_resize_fifo/fifo_inst/rbin_num_4_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.065</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-5.429</td>
<td>u_ov5640_rx/vs_cnt_7_s0/Q</td>
<td>u_resize_fifo/fifo_inst/rbin_num_5_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.065</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-5.429</td>
<td>u_ov5640_rx/vs_cnt_7_s0/Q</td>
<td>u_resize_fifo/fifo_inst/rbin_num_8_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.065</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-5.429</td>
<td>u_ov5640_rx/vs_cnt_7_s0/Q</td>
<td>u_resize_fifo/fifo_inst/rbin_num_11_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.065</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-5.421</td>
<td>u_ov5640_rx/vs_cnt_7_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s5/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.057</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-5.421</td>
<td>u_ov5640_rx/vs_cnt_7_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_0_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.057</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-5.421</td>
<td>u_ov5640_rx/vs_cnt_7_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_1_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.057</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-5.421</td>
<td>u_ov5640_rx/vs_cnt_7_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_3_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.057</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-5.421</td>
<td>u_ov5640_rx/vs_cnt_7_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_5_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.057</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-5.421</td>
<td>u_ov5640_rx/vs_cnt_7_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_9_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.057</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-5.421</td>
<td>u_ov5640_rx/vs_cnt_7_s0/Q</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_10_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.057</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-5.421</td>
<td>u_ov5640_rx/vs_cnt_7_s0/Q</td>
<td>u_resize_fifo/fifo_inst/rbin_num_0_s0/CLEAR</td>
<td>cam_pclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.032</td>
<td>1.327</td>
<td>4.057</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.398</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/PRESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>-0.016</td>
<td>-0.020</td>
<td>0.448</td>
</tr>
<tr>
<td>2</td>
<td>0.398</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0/PRESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>-0.016</td>
<td>-0.020</td>
<td>0.448</td>
</tr>
<tr>
<td>3</td>
<td>0.524</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0/PRESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>-0.016</td>
<td>-0.020</td>
<td>0.574</td>
</tr>
<tr>
<td>4</td>
<td>0.524</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/PRESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>-0.016</td>
<td>-0.020</td>
<td>0.574</td>
</tr>
<tr>
<td>5</td>
<td>0.912</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0_s0/PRESET</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>6</td>
<td>0.912</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0/CLEAR</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>7</td>
<td>0.912</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/PRESET</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>8</td>
<td>0.912</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1_s0/PRESET</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>9</td>
<td>0.912</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0/PRESET</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>10</td>
<td>0.912</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0/CLEAR</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>11</td>
<td>0.912</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0/CLEAR</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>12</td>
<td>0.912</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0/CLEAR</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>13</td>
<td>0.912</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0/CLEAR</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>14</td>
<td>0.912</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0/CLEAR</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>15</td>
<td>0.912</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0/CLEAR</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>16</td>
<td>0.912</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0/CLEAR</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>17</td>
<td>0.912</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0/CLEAR</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>18</td>
<td>0.912</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0/CLEAR</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>19</td>
<td>0.912</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0/CLEAR</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>20</td>
<td>0.912</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0/CLEAR</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>21</td>
<td>0.912</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0/CLEAR</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>22</td>
<td>0.912</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0/CLEAR</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>23</td>
<td>0.912</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0/CLEAR</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>24</td>
<td>0.912</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0/CLEAR</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>0.010</td>
<td>0.948</td>
</tr>
<tr>
<td>25</td>
<td>0.912</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_15_s0/CLEAR</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>0.010</td>
<td>0.948</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_ov5640_rx/rstn2_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_ov5640_rx/cmos_href_r1_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_ov5640_rx/cmos_href_r2_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s</td>
</tr>
<tr>
<td>5</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_ov5640_rx/cmos_vsync_r1_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_resize_fifo/fifo_inst/Equal.wptr_10_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_resize_fifo/fifo_inst/Equal.wbin_6_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_resize_fifo/fifo_inst/Equal.wq1_rptr_0_s2</td>
</tr>
<tr>
<td>9</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td>10</td>
<td>3.402</td>
<td>4.402</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam_pclk</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R14C31[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>1.853</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s43/I1</td>
</tr>
<tr>
<td>2.224</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s43/F</td>
</tr>
<tr>
<td>4.255</td>
<td>2.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n124_s27/I3</td>
</tr>
<tr>
<td>4.626</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C35[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n124_s27/F</td>
</tr>
<tr>
<td>5.761</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n124_s19/I2</td>
</tr>
<tr>
<td>6.331</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n124_s19/F</td>
</tr>
<tr>
<td>6.505</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n124_s15/I3</td>
</tr>
<tr>
<td>7.022</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R16C31[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n124_s15/F</td>
</tr>
<tr>
<td>8.251</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s10/I1</td>
</tr>
<tr>
<td>8.768</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C42[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s10/F</td>
</tr>
<tr>
<td>9.958</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s9/I3</td>
</tr>
<tr>
<td>10.507</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s9/F</td>
</tr>
<tr>
<td>10.680</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s6/I3</td>
</tr>
<tr>
<td>11.250</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s6/F</td>
</tr>
<tr>
<td>11.250</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_1_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.465, 33.563%; route: 6.627, 64.189%; tC2Q: 0.232, 2.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R14C31[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>1.853</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s43/I1</td>
</tr>
<tr>
<td>2.224</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s43/F</td>
</tr>
<tr>
<td>5.463</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s148/I2</td>
</tr>
<tr>
<td>5.834</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s148/F</td>
</tr>
<tr>
<td>6.637</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s35/I0</td>
</tr>
<tr>
<td>7.090</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C36[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s35/F</td>
</tr>
<tr>
<td>8.304</td>
<td>1.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s14/I1</td>
</tr>
<tr>
<td>8.821</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C36[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s14/F</td>
</tr>
<tr>
<td>9.234</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s8/I2</td>
</tr>
<tr>
<td>9.789</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s8/F</td>
</tr>
<tr>
<td>10.186</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s6/I1</td>
</tr>
<tr>
<td>10.735</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s6/F</td>
</tr>
<tr>
<td>10.735</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_2_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.816, 28.707%; route: 6.762, 68.928%; tC2Q: 0.232, 2.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R14C31[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>1.853</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s43/I1</td>
</tr>
<tr>
<td>2.224</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s43/F</td>
</tr>
<tr>
<td>5.127</td>
<td>2.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s107/I3</td>
</tr>
<tr>
<td>5.644</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C35[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s107/F</td>
</tr>
<tr>
<td>6.658</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s52/I0</td>
</tr>
<tr>
<td>7.175</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s52/F</td>
</tr>
<tr>
<td>7.592</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n215_s39/I2</td>
</tr>
<tr>
<td>8.141</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n215_s39/F</td>
</tr>
<tr>
<td>8.314</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n215_s17/I3</td>
</tr>
<tr>
<td>8.869</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n215_s17/F</td>
</tr>
<tr>
<td>9.508</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n215_s9/I3</td>
</tr>
<tr>
<td>9.879</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n215_s9/F</td>
</tr>
<tr>
<td>10.050</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n215_s7/I2</td>
</tr>
<tr>
<td>10.599</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n215_s7/F</td>
</tr>
<tr>
<td>10.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_3_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.429, 35.449%; route: 6.012, 62.153%; tC2Q: 0.232, 2.398%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>108</td>
<td>R14C31[2][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2/Q</td>
</tr>
<tr>
<td>3.205</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s23/I0</td>
</tr>
<tr>
<td>3.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s23/F</td>
</tr>
<tr>
<td>4.619</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s39/I1</td>
</tr>
<tr>
<td>5.174</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C39[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s39/F</td>
</tr>
<tr>
<td>6.570</td>
<td>1.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s105/I3</td>
</tr>
<tr>
<td>7.023</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s105/F</td>
</tr>
<tr>
<td>7.442</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s52/I2</td>
</tr>
<tr>
<td>7.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s52/F</td>
</tr>
<tr>
<td>8.469</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s21/I0</td>
</tr>
<tr>
<td>9.039</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s21/F</td>
</tr>
<tr>
<td>9.040</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s10/I1</td>
</tr>
<tr>
<td>9.595</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s10/F</td>
</tr>
<tr>
<td>10.008</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s6/I3</td>
</tr>
<tr>
<td>10.557</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C33[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s6/F</td>
</tr>
<tr>
<td>10.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[1][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_0_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C33[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.570, 37.065%; route: 5.830, 60.526%; tC2Q: 0.232, 2.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>108</td>
<td>R14C31[2][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_1_s2/Q</td>
</tr>
<tr>
<td>3.205</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s23/I0</td>
</tr>
<tr>
<td>3.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s23/F</td>
</tr>
<tr>
<td>4.436</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s102/I0</td>
</tr>
<tr>
<td>4.991</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C41[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s102/F</td>
</tr>
<tr>
<td>5.684</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s64/I2</td>
</tr>
<tr>
<td>6.239</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C35[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s64/F</td>
</tr>
<tr>
<td>7.364</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s36/I1</td>
</tr>
<tr>
<td>7.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s36/F</td>
</tr>
<tr>
<td>8.690</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s15/I3</td>
</tr>
<tr>
<td>9.061</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s15/F</td>
</tr>
<tr>
<td>9.232</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s9/I0</td>
</tr>
<tr>
<td>9.694</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C42[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s9/F</td>
</tr>
<tr>
<td>9.866</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s7/I2</td>
</tr>
<tr>
<td>10.415</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s7/F</td>
</tr>
<tr>
<td>10.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_4_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C43[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.380, 35.619%; route: 5.877, 61.936%; tC2Q: 0.232, 2.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R14C31[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>1.853</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s43/I1</td>
</tr>
<tr>
<td>2.224</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s43/F</td>
</tr>
<tr>
<td>5.463</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s148/I2</td>
</tr>
<tr>
<td>5.834</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s148/F</td>
</tr>
<tr>
<td>6.809</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s43/I0</td>
</tr>
<tr>
<td>7.271</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C38[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s43/F</td>
</tr>
<tr>
<td>7.272</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s20/I3</td>
</tr>
<tr>
<td>7.789</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s20/F</td>
</tr>
<tr>
<td>8.445</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s11/I2</td>
</tr>
<tr>
<td>8.962</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s11/F</td>
</tr>
<tr>
<td>9.375</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s8/I0</td>
</tr>
<tr>
<td>9.746</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C37[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s8/F</td>
</tr>
<tr>
<td>9.917</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s7/I0</td>
</tr>
<tr>
<td>10.379</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n203_s7/F</td>
</tr>
<tr>
<td>10.379</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_6_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C37[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.071, 32.487%; route: 6.150, 65.059%; tC2Q: 0.232, 2.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R14C31[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>1.853</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s43/I1</td>
</tr>
<tr>
<td>2.224</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s43/F</td>
</tr>
<tr>
<td>5.463</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s148/I2</td>
</tr>
<tr>
<td>5.834</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s148/F</td>
</tr>
<tr>
<td>6.637</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s35/I0</td>
</tr>
<tr>
<td>7.090</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C36[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n219_s35/F</td>
</tr>
<tr>
<td>8.031</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s22/I3</td>
</tr>
<tr>
<td>8.601</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C42[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s22/F</td>
</tr>
<tr>
<td>8.602</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s15/I0</td>
</tr>
<tr>
<td>9.064</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s15/F</td>
</tr>
<tr>
<td>9.236</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s9/I1</td>
</tr>
<tr>
<td>9.806</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s9/F</td>
</tr>
<tr>
<td>9.808</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s6/I2</td>
</tr>
<tr>
<td>10.378</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n199_s6/F</td>
</tr>
<tr>
<td>10.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_7_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.367, 35.623%; route: 5.853, 61.923%; tC2Q: 0.232, 2.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R14C31[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>1.853</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s43/I1</td>
</tr>
<tr>
<td>2.224</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s43/F</td>
</tr>
<tr>
<td>5.463</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s148/I2</td>
</tr>
<tr>
<td>5.834</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n228_s148/F</td>
</tr>
<tr>
<td>6.834</td>
<td>1.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s83/I0</td>
</tr>
<tr>
<td>7.287</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C39[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n211_s83/F</td>
</tr>
<tr>
<td>7.684</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s29/I0</td>
</tr>
<tr>
<td>8.254</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s29/F</td>
</tr>
<tr>
<td>8.255</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s14/I0</td>
</tr>
<tr>
<td>8.804</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s14/F</td>
</tr>
<tr>
<td>8.976</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s9/I0</td>
</tr>
<tr>
<td>9.525</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s9/F</td>
</tr>
<tr>
<td>9.527</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s7/I3</td>
</tr>
<tr>
<td>9.898</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n207_s7/F</td>
</tr>
<tr>
<td>9.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_5_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/txr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.234, 36.046%; route: 5.506, 61.368%; tC2Q: 0.232, 2.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R14C31[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>1.853</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s43/I1</td>
</tr>
<tr>
<td>2.224</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s43/F</td>
</tr>
<tr>
<td>4.255</td>
<td>2.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n124_s27/I3</td>
</tr>
<tr>
<td>4.626</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C35[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n124_s27/F</td>
</tr>
<tr>
<td>5.761</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n124_s19/I2</td>
</tr>
<tr>
<td>6.331</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n124_s19/F</td>
</tr>
<tr>
<td>6.505</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n124_s15/I3</td>
</tr>
<tr>
<td>7.054</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R16C31[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n124_s15/F</td>
</tr>
<tr>
<td>7.238</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n124_s14/I1</td>
</tr>
<tr>
<td>7.700</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C31[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n124_s14/F</td>
</tr>
<tr>
<td>7.702</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s4/I2</td>
</tr>
<tr>
<td>8.251</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s4/F</td>
</tr>
<tr>
<td>8.395</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.872, 38.449%; route: 4.366, 58.445%; tC2Q: 0.232, 3.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R14C31[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>1.853</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s43/I1</td>
</tr>
<tr>
<td>2.224</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s43/F</td>
</tr>
<tr>
<td>4.255</td>
<td>2.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n124_s27/I3</td>
</tr>
<tr>
<td>4.626</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C35[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n124_s27/F</td>
</tr>
<tr>
<td>5.761</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n124_s19/I2</td>
</tr>
<tr>
<td>6.331</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n124_s19/F</td>
</tr>
<tr>
<td>6.505</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n124_s15/I3</td>
</tr>
<tr>
<td>7.054</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R16C31[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n124_s15/F</td>
</tr>
<tr>
<td>7.238</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n124_s14/I1</td>
</tr>
<tr>
<td>7.691</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C31[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n124_s14/F</td>
</tr>
<tr>
<td>8.220</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_write_req_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.314, 31.723%; route: 4.748, 65.096%; tC2Q: 0.232, 3.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R14C31[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>1.853</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s43/I1</td>
</tr>
<tr>
<td>2.224</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n223_s43/F</td>
</tr>
<tr>
<td>4.255</td>
<td>2.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n124_s27/I3</td>
</tr>
<tr>
<td>4.626</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C35[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n124_s27/F</td>
</tr>
<tr>
<td>5.761</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n124_s19/I2</td>
</tr>
<tr>
<td>6.331</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n124_s19/F</td>
</tr>
<tr>
<td>6.505</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n124_s15/I3</td>
</tr>
<tr>
<td>7.022</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R16C31[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n124_s15/F</td>
</tr>
<tr>
<td>7.295</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n100_s8/I1</td>
</tr>
<tr>
<td>7.844</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n100_s8/F</td>
</tr>
<tr>
<td>7.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.378, 34.371%; route: 4.309, 62.275%; tC2Q: 0.232, 3.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R17C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n269_s3/I1</td>
</tr>
<tr>
<td>1.869</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n269_s3/F</td>
</tr>
<tr>
<td>2.309</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s2/I2</td>
</tr>
<tr>
<td>2.858</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s2/F</td>
</tr>
<tr>
<td>2.859</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/I1</td>
</tr>
<tr>
<td>3.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C44[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/F</td>
</tr>
<tr>
<td>3.734</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n356_s2/I3</td>
</tr>
<tr>
<td>4.105</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C46[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n356_s2/F</td>
</tr>
<tr>
<td>4.511</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s3/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s3/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s4/I2</td>
</tr>
<tr>
<td>5.750</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s4/F</td>
</tr>
<tr>
<td>6.162</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2/I2</td>
</tr>
<tr>
<td>6.732</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C46[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2/F</td>
</tr>
<tr>
<td>7.456</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.564, 54.580%; route: 2.734, 41.867%; tC2Q: 0.232, 3.553%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.697</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R17C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n269_s3/I1</td>
</tr>
<tr>
<td>1.869</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n269_s3/F</td>
</tr>
<tr>
<td>2.309</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s2/I2</td>
</tr>
<tr>
<td>2.858</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s2/F</td>
</tr>
<tr>
<td>2.859</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/I1</td>
</tr>
<tr>
<td>3.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C44[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/F</td>
</tr>
<tr>
<td>3.734</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n356_s2/I3</td>
</tr>
<tr>
<td>4.105</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C46[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n356_s2/F</td>
</tr>
<tr>
<td>4.511</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s3/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s3/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s4/I2</td>
</tr>
<tr>
<td>5.750</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s4/F</td>
</tr>
<tr>
<td>6.162</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s2/I2</td>
</tr>
<tr>
<td>6.732</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s2/F</td>
</tr>
<tr>
<td>7.231</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.564, 56.523%; route: 2.509, 39.797%; tC2Q: 0.232, 3.679%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R18C46[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0/Q</td>
</tr>
<tr>
<td>1.589</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s3/I0</td>
</tr>
<tr>
<td>2.106</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C45[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s3/F</td>
</tr>
<tr>
<td>2.536</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n300_s1/I2</td>
</tr>
<tr>
<td>3.053</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n300_s1/F</td>
</tr>
<tr>
<td>3.480</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n308_s0/I3</td>
</tr>
<tr>
<td>4.035</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C45[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n308_s0/F</td>
</tr>
<tr>
<td>4.452</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s2/I2</td>
</tr>
<tr>
<td>4.969</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C46[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s2/F</td>
</tr>
<tr>
<td>5.387</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s5/I0</td>
</tr>
<tr>
<td>5.904</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C45[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s5/F</td>
</tr>
<tr>
<td>6.301</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s0/I3</td>
</tr>
<tr>
<td>6.763</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s0/F</td>
</tr>
<tr>
<td>6.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.085, 52.852%; route: 2.520, 43.173%; tC2Q: 0.232, 3.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R17C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n269_s3/I1</td>
</tr>
<tr>
<td>1.869</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n269_s3/F</td>
</tr>
<tr>
<td>2.309</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s2/I2</td>
</tr>
<tr>
<td>2.858</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s2/F</td>
</tr>
<tr>
<td>2.859</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/I1</td>
</tr>
<tr>
<td>3.312</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C44[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n310_s1/F</td>
</tr>
<tr>
<td>3.734</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n356_s2/I3</td>
</tr>
<tr>
<td>4.105</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C46[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n356_s2/F</td>
</tr>
<tr>
<td>4.511</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s3/I2</td>
</tr>
<tr>
<td>5.060</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n347_s3/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s4/I2</td>
</tr>
<tr>
<td>5.750</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s4/F</td>
</tr>
<tr>
<td>6.162</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n353_s8/I3</td>
</tr>
<tr>
<td>6.533</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n353_s8/F</td>
</tr>
<tr>
<td>6.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.365, 60.011%; route: 2.010, 35.852%; tC2Q: 0.232, 4.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.521</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C45[1][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/c_state_1_s0/Q</td>
</tr>
<tr>
<td>1.822</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n300_s4/I1</td>
</tr>
<tr>
<td>2.193</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C45[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n300_s4/F</td>
</tr>
<tr>
<td>2.617</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n316_s1/I3</td>
</tr>
<tr>
<td>3.172</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n316_s1/F</td>
</tr>
<tr>
<td>3.614</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s2/I2</td>
</tr>
<tr>
<td>4.131</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n322_s2/F</td>
</tr>
<tr>
<td>4.710</td>
<td>0.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n353_s10/I3</td>
</tr>
<tr>
<td>5.280</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C46[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n353_s10/F</td>
</tr>
<tr>
<td>5.457</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n356_s3/I1</td>
</tr>
<tr>
<td>5.828</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C46[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n356_s3/F</td>
</tr>
<tr>
<td>5.837</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n356_s0/I3</td>
</tr>
<tr>
<td>6.407</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C46[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n356_s0/F</td>
</tr>
<tr>
<td>6.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.954, 53.896%; route: 2.295, 41.872%; tC2Q: 0.232, 4.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.719</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R11C45[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/I1</td>
</tr>
<tr>
<td>2.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C44[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/F</td>
</tr>
<tr>
<td>2.856</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n197_s10/I3</td>
</tr>
<tr>
<td>3.426</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R13C44[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n197_s10/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n195_s9/I1</td>
</tr>
<tr>
<td>3.979</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n195_s9/F</td>
</tr>
<tr>
<td>3.982</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s5/I2</td>
</tr>
<tr>
<td>4.435</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s5/F</td>
</tr>
<tr>
<td>4.682</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s4/I2</td>
</tr>
<tr>
<td>5.252</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s4/F</td>
</tr>
<tr>
<td>5.257</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n205_s9/I0</td>
</tr>
<tr>
<td>5.719</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n205_s9/F</td>
</tr>
<tr>
<td>5.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.159, 65.901%; route: 1.403, 29.259%; tC2Q: 0.232, 4.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.719</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R11C45[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/I1</td>
</tr>
<tr>
<td>2.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C44[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/F</td>
</tr>
<tr>
<td>2.856</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n197_s10/I3</td>
</tr>
<tr>
<td>3.426</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R13C44[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n197_s10/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n195_s9/I1</td>
</tr>
<tr>
<td>3.979</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n195_s9/F</td>
</tr>
<tr>
<td>3.982</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s5/I2</td>
</tr>
<tr>
<td>4.435</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s5/F</td>
</tr>
<tr>
<td>4.682</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s4/I2</td>
</tr>
<tr>
<td>5.252</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s4/F</td>
</tr>
<tr>
<td>5.257</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n203_s10/I0</td>
</tr>
<tr>
<td>5.719</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n203_s10/F</td>
</tr>
<tr>
<td>5.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_3_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.159, 65.901%; route: 1.403, 29.259%; tC2Q: 0.232, 4.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.338</td>
<td>0.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n152_s2/I0</td>
</tr>
<tr>
<td>1.893</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n152_s2/F</td>
</tr>
<tr>
<td>2.322</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/I3</td>
</tr>
<tr>
<td>2.871</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C45[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/F</td>
</tr>
<tr>
<td>3.046</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n148_s3/I2</td>
</tr>
<tr>
<td>3.417</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n148_s3/F</td>
</tr>
<tr>
<td>3.435</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I3</td>
</tr>
<tr>
<td>3.952</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>4.210</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>4.663</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C46[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>5.103</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n147_s2/I0</td>
</tr>
<tr>
<td>5.673</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n147_s2/F</td>
</tr>
<tr>
<td>5.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.015, 63.506%; route: 1.501, 31.607%; tC2Q: 0.232, 4.887%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/c_state_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R11C45[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/I1</td>
</tr>
<tr>
<td>2.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C44[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/F</td>
</tr>
<tr>
<td>2.856</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n213_s6/I3</td>
</tr>
<tr>
<td>3.411</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C44[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n213_s6/F</td>
</tr>
<tr>
<td>3.839</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n199_s17/I1</td>
</tr>
<tr>
<td>4.409</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n199_s17/F</td>
</tr>
<tr>
<td>4.581</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n199_s15/I2</td>
</tr>
<tr>
<td>5.136</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C44[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n199_s15/F</td>
</tr>
<tr>
<td>5.666</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/c_state_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/c_state_1_s2/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/c_state_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.235, 47.150%; route: 2.273, 47.956%; tC2Q: 0.232, 4.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.338</td>
<td>0.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n152_s2/I0</td>
</tr>
<tr>
<td>1.893</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n152_s2/F</td>
</tr>
<tr>
<td>2.322</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/I3</td>
</tr>
<tr>
<td>2.871</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C45[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/F</td>
</tr>
<tr>
<td>3.046</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n148_s3/I2</td>
</tr>
<tr>
<td>3.417</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n148_s3/F</td>
</tr>
<tr>
<td>3.435</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I3</td>
</tr>
<tr>
<td>3.952</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>4.210</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>4.663</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C46[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>5.103</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n150_s2/I2</td>
</tr>
<tr>
<td>5.652</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n150_s2/F</td>
</tr>
<tr>
<td>5.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.994, 63.344%; route: 1.501, 31.748%; tC2Q: 0.232, 4.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R11C45[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/I1</td>
</tr>
<tr>
<td>2.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C44[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n336_s2/F</td>
</tr>
<tr>
<td>2.856</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[3][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n197_s10/I3</td>
</tr>
<tr>
<td>3.426</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R13C44[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n197_s10/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n195_s9/I1</td>
</tr>
<tr>
<td>3.979</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n195_s9/F</td>
</tr>
<tr>
<td>3.982</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s5/I2</td>
</tr>
<tr>
<td>4.435</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s5/F</td>
</tr>
<tr>
<td>4.682</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s4/I2</td>
</tr>
<tr>
<td>5.252</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s4/F</td>
</tr>
<tr>
<td>5.584</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.697, 57.899%; route: 1.729, 37.120%; tC2Q: 0.232, 4.981%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.338</td>
<td>0.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n152_s2/I0</td>
</tr>
<tr>
<td>1.893</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n152_s2/F</td>
</tr>
<tr>
<td>2.322</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/I3</td>
</tr>
<tr>
<td>2.871</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C45[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/F</td>
</tr>
<tr>
<td>3.046</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n148_s3/I2</td>
</tr>
<tr>
<td>3.417</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n148_s3/F</td>
</tr>
<tr>
<td>3.435</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I3</td>
</tr>
<tr>
<td>3.952</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>4.210</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>4.663</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C46[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>5.104</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n157_s2/I0</td>
</tr>
<tr>
<td>5.566</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n157_s2/F</td>
</tr>
<tr>
<td>5.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.907, 62.650%; route: 1.501, 32.350%; tC2Q: 0.232, 5.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.338</td>
<td>0.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n152_s2/I0</td>
</tr>
<tr>
<td>1.893</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n152_s2/F</td>
</tr>
<tr>
<td>2.322</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/I3</td>
</tr>
<tr>
<td>2.871</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C45[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/F</td>
</tr>
<tr>
<td>3.046</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n148_s3/I2</td>
</tr>
<tr>
<td>3.417</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n148_s3/F</td>
</tr>
<tr>
<td>3.435</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I3</td>
</tr>
<tr>
<td>3.952</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>4.210</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>4.663</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C46[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>5.104</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n151_s2/I0</td>
</tr>
<tr>
<td>5.566</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n151_s2/F</td>
</tr>
<tr>
<td>5.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.907, 62.650%; route: 1.501, 32.350%; tC2Q: 0.232, 5.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.338</td>
<td>0.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n152_s2/I0</td>
</tr>
<tr>
<td>1.893</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n152_s2/F</td>
</tr>
<tr>
<td>2.322</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[2][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/I3</td>
</tr>
<tr>
<td>2.871</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C45[2][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/F</td>
</tr>
<tr>
<td>3.046</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n148_s3/I2</td>
</tr>
<tr>
<td>3.417</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n148_s3/F</td>
</tr>
<tr>
<td>3.435</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[3][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I3</td>
</tr>
<tr>
<td>3.952</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C44[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>4.210</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>4.663</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R21C46[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>5.103</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n148_s2/I2</td>
</tr>
<tr>
<td>5.565</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n148_s2/F</td>
</tr>
<tr>
<td>5.565</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.907, 62.657%; route: 1.501, 32.343%; tC2Q: 0.232, 5.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C43[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n44_s3/I0</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n44_s3/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C43[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n155_s1/I3</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n155_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n153_s1/I2</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n153_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C45[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n152_s1/I3</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n152_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C44[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n150_s2/I3</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n150_s2/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n147_s2/I2</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n147_s2/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n42_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n42_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C45[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n38_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C45[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n38_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C45[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C45[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C45[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n36_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C45[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n36_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C45[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n32_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n32_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C46[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n30_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n30_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C46[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_2_s1/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n66_s1/I3</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n66_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/write_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/write_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/write_s5/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C45[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/write_s5/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n81_s8/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C45[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n81_s8/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/write_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/write_s5/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C45[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/write_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n151_s2/I1</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n151_s2/F</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C46[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n145_s2/I2</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/n145_s2/F</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C46[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_0_s3/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n68_s3/I1</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n68_s3/F</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_0_s3/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/dcnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0/Q</td>
</tr>
<tr>
<td>1.067</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n205_s9/I1</td>
</tr>
<tr>
<td>1.299</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/n205_s9/F</td>
</tr>
<tr>
<td>1.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/read_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/read_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/read_s5/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C47[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/read_s5/Q</td>
</tr>
<tr>
<td>1.067</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n81_s9/I1</td>
</tr>
<tr>
<td>1.299</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C47[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/n81_s9/F</td>
</tr>
<tr>
<td>1.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C47[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/read_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/read_s5/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C47[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/read_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_3_s2/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>121</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_3_s2/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n78_s5/I0</td>
</tr>
<tr>
<td>1.300</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n78_s5/F</td>
</tr>
<tr>
<td>1.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_3_s2/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_4_s2/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>130</td>
<td>R17C31[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_4_s2/Q</td>
</tr>
<tr>
<td>1.069</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n77_s3/I0</td>
</tr>
<tr>
<td>1.301</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n77_s3/F</td>
</tr>
<tr>
<td>1.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_4_s2/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R16C31[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2/Q</td>
</tr>
<tr>
<td>1.069</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n75_s1/I2</td>
</tr>
<tr>
<td>1.301</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n75_s1/F</td>
</tr>
<tr>
<td>1.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R18C31[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/state_0_s0/Q</td>
</tr>
<tr>
<td>1.069</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n100_s8/I2</td>
</tr>
<tr>
<td>1.301</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n100_s8/F</td>
</tr>
<tr>
<td>1.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/state_3_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R9C44[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/state_3_s0/Q</td>
</tr>
<tr>
<td>1.070</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/next_state_3_s26/I2</td>
</tr>
<tr>
<td>1.302</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C44[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/next_state_3_s26/F</td>
</tr>
<tr>
<td>1.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/state_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/state_3_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C44[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.423%; route: 0.009, 1.933%; tC2Q: 0.202, 45.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R16C31[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_8_s2/Q</td>
</tr>
<tr>
<td>1.070</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/n73_s1/I2</td>
</tr>
<tr>
<td>1.302</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">u_ov5640_i2c/i2c_config_ov5640/n73_s1/F</td>
</tr>
<tr>
<td>1.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/lut_index_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/lut_index_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.423%; route: 0.009, 1.933%; tC2Q: 0.202, 45.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sSCL_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C46[0][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sSCL_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R23C46[0][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/sSCL_s0/Q</td>
</tr>
<tr>
<td>1.320</td>
<td>0.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[1][A]</td>
<td style=" font-weight:bold;">u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>127</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s1/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C44[1][A]</td>
<td>u_ov5640_i2c/i2c_config_ov5640/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.258, 56.071%; tC2Q: 0.202, 43.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1675.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_ov5640_rx/vs_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1672.386</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_ov5640_rx/n81_s2/I1</td>
</tr>
<tr>
<td>1672.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s2/F</td>
</tr>
<tr>
<td>1672.958</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>u_ov5640_rx/n81_s1/I2</td>
</tr>
<tr>
<td>1673.411</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1673.829</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1675.949</td>
<td>1.749</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s/CLKB</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s</td>
</tr>
<tr>
<td>1670.132</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 34.423%; route: 2.424, 59.848%; tC2Q: 0.232, 5.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1675.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_ov5640_rx/vs_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1672.386</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_ov5640_rx/n81_s2/I1</td>
</tr>
<tr>
<td>1672.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s2/F</td>
</tr>
<tr>
<td>1672.958</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>u_ov5640_rx/n81_s1/I2</td>
</tr>
<tr>
<td>1673.411</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1673.829</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1675.949</td>
<td>1.749</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_4_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_4_s/CLKB</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_4_s</td>
</tr>
<tr>
<td>1670.132</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 34.423%; route: 2.424, 59.848%; tC2Q: 0.232, 5.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1675.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_ov5640_rx/vs_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1672.386</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_ov5640_rx/n81_s2/I1</td>
</tr>
<tr>
<td>1672.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s2/F</td>
</tr>
<tr>
<td>1672.958</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>u_ov5640_rx/n81_s1/I2</td>
</tr>
<tr>
<td>1673.411</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1673.829</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1675.949</td>
<td>1.749</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKB</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
<tr>
<td>1670.132</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 34.423%; route: 2.424, 59.848%; tC2Q: 0.232, 5.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1675.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_ov5640_rx/vs_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1672.386</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_ov5640_rx/n81_s2/I1</td>
</tr>
<tr>
<td>1672.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s2/F</td>
</tr>
<tr>
<td>1672.958</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>u_ov5640_rx/n81_s1/I2</td>
</tr>
<tr>
<td>1673.411</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1673.829</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1675.949</td>
<td>1.749</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_2_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKB</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td>1670.132</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 34.423%; route: 2.424, 59.848%; tC2Q: 0.232, 5.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1675.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_ov5640_rx/vs_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1672.386</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_ov5640_rx/n81_s2/I1</td>
</tr>
<tr>
<td>1672.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s2/F</td>
</tr>
<tr>
<td>1672.958</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>u_ov5640_rx/n81_s1/I2</td>
</tr>
<tr>
<td>1673.411</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1673.829</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1675.949</td>
<td>1.749</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td>1670.132</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 34.423%; route: 2.424, 59.848%; tC2Q: 0.232, 5.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1675.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_ov5640_rx/vs_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1672.386</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_ov5640_rx/n81_s2/I1</td>
</tr>
<tr>
<td>1672.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s2/F</td>
</tr>
<tr>
<td>1672.958</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>u_ov5640_rx/n81_s1/I2</td>
</tr>
<tr>
<td>1673.411</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1673.829</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1675.949</td>
<td>1.749</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>1670.132</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 34.423%; route: 2.424, 59.848%; tC2Q: 0.232, 5.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1675.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_ov5640_rx/vs_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1672.386</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_ov5640_rx/n81_s2/I1</td>
</tr>
<tr>
<td>1672.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s2/F</td>
</tr>
<tr>
<td>1672.958</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>u_ov5640_rx/n81_s1/I2</td>
</tr>
<tr>
<td>1673.411</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1673.829</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1675.965</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_4_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 34.290%; route: 2.439, 60.003%; tC2Q: 0.232, 5.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1675.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_ov5640_rx/vs_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1672.386</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_ov5640_rx/n81_s2/I1</td>
</tr>
<tr>
<td>1672.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s2/F</td>
</tr>
<tr>
<td>1672.958</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>u_ov5640_rx/n81_s1/I2</td>
</tr>
<tr>
<td>1673.411</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1673.829</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1675.965</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_6_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_6_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 34.290%; route: 2.439, 60.003%; tC2Q: 0.232, 5.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1675.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_ov5640_rx/vs_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1672.386</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_ov5640_rx/n81_s2/I1</td>
</tr>
<tr>
<td>1672.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s2/F</td>
</tr>
<tr>
<td>1672.958</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>u_ov5640_rx/n81_s1/I2</td>
</tr>
<tr>
<td>1673.411</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1673.829</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1675.965</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_8_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_8_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 34.290%; route: 2.439, 60.003%; tC2Q: 0.232, 5.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1675.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_ov5640_rx/vs_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1672.386</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_ov5640_rx/n81_s2/I1</td>
</tr>
<tr>
<td>1672.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s2/F</td>
</tr>
<tr>
<td>1672.958</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>u_ov5640_rx/n81_s1/I2</td>
</tr>
<tr>
<td>1673.411</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1673.829</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1675.965</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_11_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_11_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 34.290%; route: 2.439, 60.003%; tC2Q: 0.232, 5.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1675.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_ov5640_rx/vs_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1672.386</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_ov5640_rx/n81_s2/I1</td>
</tr>
<tr>
<td>1672.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s2/F</td>
</tr>
<tr>
<td>1672.958</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>u_ov5640_rx/n81_s1/I2</td>
</tr>
<tr>
<td>1673.411</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1673.829</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1675.965</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_12_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_12_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 34.290%; route: 2.439, 60.003%; tC2Q: 0.232, 5.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1675.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/rbin_num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_ov5640_rx/vs_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1672.386</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_ov5640_rx/n81_s2/I1</td>
</tr>
<tr>
<td>1672.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s2/F</td>
</tr>
<tr>
<td>1672.958</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>u_ov5640_rx/n81_s1/I2</td>
</tr>
<tr>
<td>1673.411</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1673.829</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1675.965</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/rbin_num_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_2_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/rbin_num_2_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 34.290%; route: 2.439, 60.003%; tC2Q: 0.232, 5.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1675.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/rbin_num_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_ov5640_rx/vs_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1672.386</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_ov5640_rx/n81_s2/I1</td>
</tr>
<tr>
<td>1672.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s2/F</td>
</tr>
<tr>
<td>1672.958</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>u_ov5640_rx/n81_s1/I2</td>
</tr>
<tr>
<td>1673.411</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1673.829</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1675.965</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/rbin_num_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_3_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/rbin_num_3_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 34.290%; route: 2.439, 60.003%; tC2Q: 0.232, 5.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1675.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/rbin_num_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_ov5640_rx/vs_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1672.386</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_ov5640_rx/n81_s2/I1</td>
</tr>
<tr>
<td>1672.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s2/F</td>
</tr>
<tr>
<td>1672.958</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>u_ov5640_rx/n81_s1/I2</td>
</tr>
<tr>
<td>1673.411</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1673.829</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1675.965</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/rbin_num_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_4_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/rbin_num_4_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C29[2][A]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 34.290%; route: 2.439, 60.003%; tC2Q: 0.232, 5.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1675.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/rbin_num_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_ov5640_rx/vs_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1672.386</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_ov5640_rx/n81_s2/I1</td>
</tr>
<tr>
<td>1672.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s2/F</td>
</tr>
<tr>
<td>1672.958</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>u_ov5640_rx/n81_s1/I2</td>
</tr>
<tr>
<td>1673.411</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1673.829</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1675.965</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][B]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/rbin_num_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][B]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_5_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/rbin_num_5_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C29[1][B]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 34.290%; route: 2.439, 60.003%; tC2Q: 0.232, 5.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1675.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/rbin_num_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_ov5640_rx/vs_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1672.386</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_ov5640_rx/n81_s2/I1</td>
</tr>
<tr>
<td>1672.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s2/F</td>
</tr>
<tr>
<td>1672.958</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>u_ov5640_rx/n81_s1/I2</td>
</tr>
<tr>
<td>1673.411</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1673.829</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1675.965</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/rbin_num_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_8_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/rbin_num_8_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 34.290%; route: 2.439, 60.003%; tC2Q: 0.232, 5.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1675.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/rbin_num_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_ov5640_rx/vs_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1672.386</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_ov5640_rx/n81_s2/I1</td>
</tr>
<tr>
<td>1672.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s2/F</td>
</tr>
<tr>
<td>1672.958</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>u_ov5640_rx/n81_s1/I2</td>
</tr>
<tr>
<td>1673.411</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1673.829</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1675.965</td>
<td>1.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/rbin_num_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_11_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/rbin_num_11_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[0][B]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 34.290%; route: 2.439, 60.003%; tC2Q: 0.232, 5.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1675.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_ov5640_rx/vs_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1672.386</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_ov5640_rx/n81_s2/I1</td>
</tr>
<tr>
<td>1672.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s2/F</td>
</tr>
<tr>
<td>1672.958</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>u_ov5640_rx/n81_s1/I2</td>
</tr>
<tr>
<td>1673.411</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1673.829</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1675.957</td>
<td>1.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s5/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s5</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rq1_wptr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 34.356%; route: 2.431, 59.926%; tC2Q: 0.232, 5.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1675.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_ov5640_rx/vs_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1672.386</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_ov5640_rx/n81_s2/I1</td>
</tr>
<tr>
<td>1672.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s2/F</td>
</tr>
<tr>
<td>1672.958</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>u_ov5640_rx/n81_s1/I2</td>
</tr>
<tr>
<td>1673.411</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1673.829</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1675.957</td>
<td>1.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_0_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 34.356%; route: 2.431, 59.926%; tC2Q: 0.232, 5.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1675.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_ov5640_rx/vs_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1672.386</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_ov5640_rx/n81_s2/I1</td>
</tr>
<tr>
<td>1672.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s2/F</td>
</tr>
<tr>
<td>1672.958</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>u_ov5640_rx/n81_s1/I2</td>
</tr>
<tr>
<td>1673.411</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1673.829</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1675.957</td>
<td>1.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_1_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 34.356%; route: 2.431, 59.926%; tC2Q: 0.232, 5.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1675.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_ov5640_rx/vs_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1672.386</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_ov5640_rx/n81_s2/I1</td>
</tr>
<tr>
<td>1672.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s2/F</td>
</tr>
<tr>
<td>1672.958</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>u_ov5640_rx/n81_s1/I2</td>
</tr>
<tr>
<td>1673.411</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1673.829</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1675.957</td>
<td>1.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_3_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 34.356%; route: 2.431, 59.926%; tC2Q: 0.232, 5.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1675.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_ov5640_rx/vs_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1672.386</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_ov5640_rx/n81_s2/I1</td>
</tr>
<tr>
<td>1672.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s2/F</td>
</tr>
<tr>
<td>1672.958</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>u_ov5640_rx/n81_s1/I2</td>
</tr>
<tr>
<td>1673.411</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1673.829</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1675.957</td>
<td>1.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_5_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C28[1][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 34.356%; route: 2.431, 59.926%; tC2Q: 0.232, 5.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1675.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_ov5640_rx/vs_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1672.386</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_ov5640_rx/n81_s2/I1</td>
</tr>
<tr>
<td>1672.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s2/F</td>
</tr>
<tr>
<td>1672.958</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>u_ov5640_rx/n81_s1/I2</td>
</tr>
<tr>
<td>1673.411</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1673.829</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1675.957</td>
<td>1.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[0][B]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[0][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_9_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_9_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C28[0][B]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 34.356%; route: 2.431, 59.926%; tC2Q: 0.232, 5.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1675.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_ov5640_rx/vs_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1672.386</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_ov5640_rx/n81_s2/I1</td>
</tr>
<tr>
<td>1672.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s2/F</td>
</tr>
<tr>
<td>1672.958</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>u_ov5640_rx/n81_s1/I2</td>
</tr>
<tr>
<td>1673.411</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1673.829</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1675.957</td>
<td>1.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[0][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/Equal.rptr_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[0][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_10_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_10_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C28[0][A]</td>
<td>u_resize_fifo/fifo_inst/Equal.rptr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 34.356%; route: 2.431, 59.926%; tC2Q: 0.232, 5.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1675.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_resize_fifo/fifo_inst/rbin_num_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>1670.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOR53[B]</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1671.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_ov5640_rx/vs_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1672.131</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">u_ov5640_rx/vs_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1672.386</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_ov5640_rx/n81_s2/I1</td>
</tr>
<tr>
<td>1672.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s2/F</td>
</tr>
<tr>
<td>1672.958</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[3][B]</td>
<td>u_ov5640_rx/n81_s1/I2</td>
</tr>
<tr>
<td>1673.411</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C22[3][B]</td>
<td style=" background: #97FFFF;">u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1673.829</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>scaler_fifo_rst_in_s2/I1</td>
</tr>
<tr>
<td>1674.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">scaler_fifo_rst_in_s2/F</td>
</tr>
<tr>
<td>1675.957</td>
<td>1.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" font-weight:bold;">u_resize_fifo/fifo_inst/rbin_num_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.032</td>
<td>1670.032</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1670.032</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.361</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.605</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_0_s0/CLK</td>
</tr>
<tr>
<td>1670.570</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_resize_fifo/fifo_inst/rbin_num_0_s0</td>
</tr>
<tr>
<td>1670.535</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>u_resize_fifo/fifo_inst/rbin_num_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.931%; route: 1.217, 64.069%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 34.356%; route: 2.431, 59.926%; tC2Q: 0.232, 5.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>835.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>835.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>835.345</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>835.530</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>835.732</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C37[0][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
</tr>
<tr>
<td>835.978</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>835.339</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>835.534</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>835.569</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td>835.580</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 54.955%; tC2Q: 0.202, 45.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>835.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>835.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>835.345</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>835.530</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>835.732</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C37[0][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
</tr>
<tr>
<td>835.978</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>835.339</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>835.534</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0/CLK</td>
</tr>
<tr>
<td>835.569</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0</td>
</tr>
<tr>
<td>835.580</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C41[2][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 54.955%; tC2Q: 0.202, 45.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>836.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>835.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>835.345</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>835.530</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[1][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/CLK</td>
</tr>
<tr>
<td>835.732</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C19[1][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
</tr>
<tr>
<td>836.104</td>
<td>0.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>835.339</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>835.534</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0/CLK</td>
</tr>
<tr>
<td>835.569</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0</td>
</tr>
<tr>
<td>835.580</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.372, 64.834%; tC2Q: 0.202, 35.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>836.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>835.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.016</td>
<td>835.016</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.016</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>835.345</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>835.530</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[1][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/CLK</td>
</tr>
<tr>
<td>835.732</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C19[1][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
</tr>
<tr>
<td>836.104</td>
<td>0.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>835.000</td>
<td>835.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>835.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>835.339</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>835.534</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>835.569</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td>835.580</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.372, 64.834%; tC2Q: 0.202, 35.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4000.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4000.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>443</td>
<td>R30C19[2][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>4001.471</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[0][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.510</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[0][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0_s0/CLK</td>
</tr>
<tr>
<td>4000.544</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0_s0</td>
</tr>
<tr>
<td>4000.555</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C19[0][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4000.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4000.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>443</td>
<td>R30C19[2][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>4001.471</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[1][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.510</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[1][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0/CLK</td>
</tr>
<tr>
<td>4000.544</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0</td>
</tr>
<tr>
<td>4000.555</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C20[1][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4000.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4000.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>443</td>
<td>R30C19[2][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>4001.471</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[1][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.510</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[1][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/CLK</td>
</tr>
<tr>
<td>4000.544</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
<tr>
<td>4000.555</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C19[1][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4000.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4000.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>443</td>
<td>R30C19[2][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>4001.471</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[1][B]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.510</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[1][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1_s0/CLK</td>
</tr>
<tr>
<td>4000.544</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1_s0</td>
</tr>
<tr>
<td>4000.555</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C19[1][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4000.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4000.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>443</td>
<td>R30C19[2][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>4001.471</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[0][B]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.510</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[0][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0/CLK</td>
</tr>
<tr>
<td>4000.544</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0</td>
</tr>
<tr>
<td>4000.555</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C37[0][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4000.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4000.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>443</td>
<td>R30C19[2][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>4001.471</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.510</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0/CLK</td>
</tr>
<tr>
<td>4000.544</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0</td>
</tr>
<tr>
<td>4000.555</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4000.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4000.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>443</td>
<td>R30C19[2][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>4001.471</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.510</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0/CLK</td>
</tr>
<tr>
<td>4000.544</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0</td>
</tr>
<tr>
<td>4000.555</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4000.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4000.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>443</td>
<td>R30C19[2][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>4001.471</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.510</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0/CLK</td>
</tr>
<tr>
<td>4000.544</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0</td>
</tr>
<tr>
<td>4000.555</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[1][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4000.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4000.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>443</td>
<td>R30C19[2][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>4001.471</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.510</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0/CLK</td>
</tr>
<tr>
<td>4000.544</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0</td>
</tr>
<tr>
<td>4000.555</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4000.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4000.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>443</td>
<td>R30C19[2][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>4001.471</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.510</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0/CLK</td>
</tr>
<tr>
<td>4000.544</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0</td>
</tr>
<tr>
<td>4000.555</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4000.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4000.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>443</td>
<td>R30C19[2][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>4001.471</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.510</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0/CLK</td>
</tr>
<tr>
<td>4000.544</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0</td>
</tr>
<tr>
<td>4000.555</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4000.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4000.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>443</td>
<td>R30C19[2][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>4001.471</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.510</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0/CLK</td>
</tr>
<tr>
<td>4000.544</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0</td>
</tr>
<tr>
<td>4000.555</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4000.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4000.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>443</td>
<td>R30C19[2][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>4001.471</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.510</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0/CLK</td>
</tr>
<tr>
<td>4000.544</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0</td>
</tr>
<tr>
<td>4000.555</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4000.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4000.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>443</td>
<td>R30C19[2][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>4001.471</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.510</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0/CLK</td>
</tr>
<tr>
<td>4000.544</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0</td>
</tr>
<tr>
<td>4000.555</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C35[0][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4000.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4000.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>443</td>
<td>R30C19[2][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>4001.471</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][B]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.510</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0/CLK</td>
</tr>
<tr>
<td>4000.544</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0</td>
</tr>
<tr>
<td>4000.555</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C35[1][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4000.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4000.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>443</td>
<td>R30C19[2][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>4001.471</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.510</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0/CLK</td>
</tr>
<tr>
<td>4000.544</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0</td>
</tr>
<tr>
<td>4000.555</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4000.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4000.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>443</td>
<td>R30C19[2][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>4001.471</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.510</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0/CLK</td>
</tr>
<tr>
<td>4000.544</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0</td>
</tr>
<tr>
<td>4000.555</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4000.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4000.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>443</td>
<td>R30C19[2][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>4001.471</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.510</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0/CLK</td>
</tr>
<tr>
<td>4000.544</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0</td>
</tr>
<tr>
<td>4000.555</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C38[1][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4000.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4000.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>443</td>
<td>R30C19[2][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>4001.471</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][B]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.510</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0/CLK</td>
</tr>
<tr>
<td>4000.544</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0</td>
</tr>
<tr>
<td>4000.555</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C38[0][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4000.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4000.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>443</td>
<td>R30C19[2][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>4001.471</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.510</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0/CLK</td>
</tr>
<tr>
<td>4000.544</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0</td>
</tr>
<tr>
<td>4000.555</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4000.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4000.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>443</td>
<td>R30C19[2][A]</td>
<td style=" font-weight:bold;">u_DDR3MI/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>4001.471</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][B]</td>
<td style=" font-weight:bold;">u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>560</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4000.510</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_15_s0/CLK</td>
</tr>
<tr>
<td>4000.544</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_15_s0</td>
</tr>
<tr>
<td>4000.555</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C38[1][B]</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.688%; tC2Q: 0.202, 21.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ov5640_rx/rstn2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_ov5640_rx/rstn2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_ov5640_rx/rstn2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ov5640_rx/cmos_href_r1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_ov5640_rx/cmos_href_r1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_ov5640_rx/cmos_href_r1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ov5640_rx/cmos_href_r2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_ov5640_rx/cmos_href_r2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_ov5640_rx/cmos_href_r2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_5_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ov5640_rx/cmos_vsync_r1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_ov5640_rx/cmos_vsync_r1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_ov5640_rx/cmos_vsync_r1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_resize_fifo/fifo_inst/Equal.wptr_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_resize_fifo/fifo_inst/Equal.wptr_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_resize_fifo/fifo_inst/Equal.wptr_10_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_resize_fifo/fifo_inst/Equal.wbin_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_resize_fifo/fifo_inst/Equal.wbin_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_resize_fifo/fifo_inst/Equal.wbin_6_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_resize_fifo/fifo_inst/Equal.wq1_rptr_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_resize_fifo/fifo_inst/Equal.wq1_rptr_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_resize_fifo/fifo_inst/Equal.wq1_rptr_0_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.153</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_resize_fifo/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1542</td>
<td>dma_clk</td>
<td>-2.799</td>
<td>0.261</td>
</tr>
<tr>
<td>1061</td>
<td>ddr_rst</td>
<td>-2.819</td>
<td>1.869</td>
</tr>
<tr>
<td>560</td>
<td>video_clk</td>
<td>-2.819</td>
<td>0.261</td>
</tr>
<tr>
<td>443</td>
<td>state_led_d_9[0]</td>
<td>0.660</td>
<td>1.809</td>
</tr>
<tr>
<td>160</td>
<td>mc_wrdata_dly_0_9</td>
<td>6.273</td>
<td>2.270</td>
</tr>
<tr>
<td>160</td>
<td>mc_wrdata_dly_0_10</td>
<td>5.544</td>
<td>2.816</td>
</tr>
<tr>
<td>155</td>
<td>next_state.ST_IFF0_WRITE_DDR</td>
<td>0.660</td>
<td>1.073</td>
</tr>
<tr>
<td>154</td>
<td>n28_6</td>
<td>1.849</td>
<td>1.672</td>
</tr>
<tr>
<td>137</td>
<td>n48_5</td>
<td>-5.343</td>
<td>1.599</td>
</tr>
<tr>
<td>134</td>
<td>lut_index_Z[5]</td>
<td>28.647</td>
<td>1.842</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C17</td>
<td>87.50%</td>
</tr>
<tr>
<td>R16C23</td>
<td>86.11%</td>
</tr>
<tr>
<td>R34C42</td>
<td>86.11%</td>
</tr>
<tr>
<td>R25C9</td>
<td>84.72%</td>
</tr>
<tr>
<td>R26C41</td>
<td>84.72%</td>
</tr>
<tr>
<td>R27C11</td>
<td>84.72%</td>
</tr>
<tr>
<td>R35C13</td>
<td>84.72%</td>
</tr>
<tr>
<td>R26C28</td>
<td>83.33%</td>
</tr>
<tr>
<td>R24C45</td>
<td>83.33%</td>
</tr>
<tr>
<td>R25C15</td>
<td>83.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk       -period 37.037 [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name mem_clk -period 2.5 -waveform {0 1.25} [get_nets {memory_clk}]</td>
</tr>
<tr>
<td>TC_REPORT_TIMING</td>
<td>Actived</td>
<td>report_timing -hold -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</td>
</tr>
<tr>
<td>TC_REPORT_TIMING</td>
<td>Actived</td>
<td>report_timing -setup -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
