Project Information                                c:\kslabs\myshema3\ram3.rpt

MAX+plus II Compiler Report File
Version 10.0 RC2 9/14/2000
Compiled: 10/16/2009 00:51:55

Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

ram3      EPM9320LC84-15   15       1        0      22      9           6  %

User Pins:                 15       1        0  



Project Information                                c:\kslabs\myshema3\ram3.rpt

** PROJECT COMPILATION MESSAGES **

Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"
Warning: No superset bus at connection -- "DC5[0..3]"


Project Information                                c:\kslabs\myshema3\ram3.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'Clock' chosen for auto global Clock


Project Information                                c:\kslabs\myshema3\ram3.rpt

** FILE HIERARCHY **



|ram2:57|
|ram2:57|et:17|
|ram2:57|et:17|carry_not:36|
|ram2:57|et:17|carry_not:41|
|ram2:57|et:17|carry_not:40|
|ram2:57|et:17|carry_not:39|
|ram2:57|et:17|carry_not:38|
|ram2:57|et:17|carry_not:37|
|ram2:57|et:17|and7:43|
|ram2:57|et:17|and7:45|
|ram2:57|et:20|
|ram2:57|et:20|carry_not:36|
|ram2:57|et:20|carry_not:41|
|ram2:57|et:20|carry_not:40|
|ram2:57|et:20|carry_not:39|
|ram2:57|et:20|carry_not:38|
|ram2:57|et:20|carry_not:37|
|ram2:57|et:20|and7:43|
|ram2:57|et:20|and7:45|
|ram2:57|et:19|
|ram2:57|et:19|carry_not:36|
|ram2:57|et:19|carry_not:41|
|ram2:57|et:19|carry_not:40|
|ram2:57|et:19|carry_not:39|
|ram2:57|et:19|carry_not:38|
|ram2:57|et:19|carry_not:37|
|ram2:57|et:19|and7:43|
|ram2:57|et:19|and7:45|
|ram2:57|et:18|
|ram2:57|et:18|carry_not:36|
|ram2:57|et:18|carry_not:41|
|ram2:57|et:18|carry_not:40|
|ram2:57|et:18|carry_not:39|
|ram2:57|et:18|carry_not:38|
|ram2:57|et:18|carry_not:37|
|ram2:57|et:18|and7:43|
|ram2:57|et:18|and7:45|
|ram2:102|
|ram2:102|et:17|
|ram2:102|et:17|carry_not:36|
|ram2:102|et:17|carry_not:41|
|ram2:102|et:17|carry_not:40|
|ram2:102|et:17|carry_not:39|
|ram2:102|et:17|carry_not:38|
|ram2:102|et:17|carry_not:37|
|ram2:102|et:17|and7:43|
|ram2:102|et:17|and7:45|
|ram2:102|et:20|
|ram2:102|et:20|carry_not:36|
|ram2:102|et:20|carry_not:41|
|ram2:102|et:20|carry_not:40|
|ram2:102|et:20|carry_not:39|
|ram2:102|et:20|carry_not:38|
|ram2:102|et:20|carry_not:37|
|ram2:102|et:20|and7:43|
|ram2:102|et:20|and7:45|
|ram2:102|et:19|
|ram2:102|et:19|carry_not:36|
|ram2:102|et:19|carry_not:41|
|ram2:102|et:19|carry_not:40|
|ram2:102|et:19|carry_not:39|
|ram2:102|et:19|carry_not:38|
|ram2:102|et:19|carry_not:37|
|ram2:102|et:19|and7:43|
|ram2:102|et:19|and7:45|
|ram2:102|et:18|
|ram2:102|et:18|carry_not:36|
|ram2:102|et:18|carry_not:41|
|ram2:102|et:18|carry_not:40|
|ram2:102|et:18|carry_not:39|
|ram2:102|et:18|carry_not:38|
|ram2:102|et:18|carry_not:37|
|ram2:102|et:18|and7:43|
|ram2:102|et:18|and7:45|
|ram2:87|
|ram2:87|et:17|
|ram2:87|et:17|carry_not:36|
|ram2:87|et:17|carry_not:41|
|ram2:87|et:17|carry_not:40|
|ram2:87|et:17|carry_not:39|
|ram2:87|et:17|carry_not:38|
|ram2:87|et:17|carry_not:37|
|ram2:87|et:17|and7:43|
|ram2:87|et:17|and7:45|
|ram2:87|et:20|
|ram2:87|et:20|carry_not:36|
|ram2:87|et:20|carry_not:41|
|ram2:87|et:20|carry_not:40|
|ram2:87|et:20|carry_not:39|
|ram2:87|et:20|carry_not:38|
|ram2:87|et:20|carry_not:37|
|ram2:87|et:20|and7:43|
|ram2:87|et:20|and7:45|
|ram2:87|et:19|
|ram2:87|et:19|carry_not:36|
|ram2:87|et:19|carry_not:41|
|ram2:87|et:19|carry_not:40|
|ram2:87|et:19|carry_not:39|
|ram2:87|et:19|carry_not:38|
|ram2:87|et:19|carry_not:37|
|ram2:87|et:19|and7:43|
|ram2:87|et:19|and7:45|
|ram2:87|et:18|
|ram2:87|et:18|carry_not:36|
|ram2:87|et:18|carry_not:41|
|ram2:87|et:18|carry_not:40|
|ram2:87|et:18|carry_not:39|
|ram2:87|et:18|carry_not:38|
|ram2:87|et:18|carry_not:37|
|ram2:87|et:18|and7:43|
|ram2:87|et:18|and7:45|
|ram2:72|
|ram2:72|et:17|
|ram2:72|et:17|carry_not:36|
|ram2:72|et:17|carry_not:41|
|ram2:72|et:17|carry_not:40|
|ram2:72|et:17|carry_not:39|
|ram2:72|et:17|carry_not:38|
|ram2:72|et:17|carry_not:37|
|ram2:72|et:17|and7:43|
|ram2:72|et:17|and7:45|
|ram2:72|et:20|
|ram2:72|et:20|carry_not:36|
|ram2:72|et:20|carry_not:41|
|ram2:72|et:20|carry_not:40|
|ram2:72|et:20|carry_not:39|
|ram2:72|et:20|carry_not:38|
|ram2:72|et:20|carry_not:37|
|ram2:72|et:20|and7:43|
|ram2:72|et:20|and7:45|
|ram2:72|et:19|
|ram2:72|et:19|carry_not:36|
|ram2:72|et:19|carry_not:41|
|ram2:72|et:19|carry_not:40|
|ram2:72|et:19|carry_not:39|
|ram2:72|et:19|carry_not:38|
|ram2:72|et:19|carry_not:37|
|ram2:72|et:19|and7:43|
|ram2:72|et:19|and7:45|
|ram2:72|et:18|
|ram2:72|et:18|carry_not:36|
|ram2:72|et:18|carry_not:41|
|ram2:72|et:18|carry_not:40|
|ram2:72|et:18|carry_not:39|
|ram2:72|et:18|carry_not:38|
|ram2:72|et:18|carry_not:37|
|ram2:72|et:18|and7:43|
|ram2:72|et:18|and7:45|


Device-Specific Information:                       c:\kslabs\myshema3\ram3.rpt
ram3

***** Logic for device 'ram3' compiled without errors.




Device: EPM9320LC84-15

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    User Code                                  = ffff
    MultiVolt I/O                              = OFF

                       R  R     R  R  R  R        R  R  R  R     R  R  R  R  
                       E  E     E  E  E  E        E  E  E  E     E  E  E  E  
                       S  S     S  S  S  S        S  S  S  S     S  S  S  S  
                       E  E     E  E  E  E  C     E  E  E  E  V  E  E  E  E  
              D  D  D  R  R     R  R  R  R  l     R  R  R  R  C  R  R  R  R  
              C  C  C  V  V  G  V  V  V  V  o  D  V  V  V  V  C  V  V  V  V  
              4  5  5  E  E  N  E  E  E  E  c  C  E  E  E  E  I  E  E  E  E  
              0  3  2  D  D  D  D  D  D  D  k  1  D  D  D  D  O  D  D  D  D  
            -----------------------------------------------------------------_ 
          /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
      RD | 12                                                              74 | RESERVED 
     DC3 | 13                                                              73 | RESERVED 
  VCCINT | 14                                                              72 | DC2 
   VCCIO | 15                                                              71 | VCCINT 
RESERVED | 16                                                              70 | GND 
RESERVED | 17                                                              69 | RESERVED 
     GND | 18                                                              68 | RESERVED 
    DC43 | 19                                                              67 | GND 
RESERVED | 20                                                              66 | WR 
  VCCINT | 21                                                              65 | DC42 
      BI | 22                        EPM9320LC84-15                        64 | VCCINT 
RESERVED | 23                                                              63 | RESERVED 
     GND | 24                                                              62 | RESERVED 
     GND | 25                                                              61 | GND 
RESERVED | 26                                                              60 | VCCIO 
RESERVED | 27                                                              59 | RESERVED 
  VCCINT | 28                                                              58 | RESERVED 
    N.C. | 29                                                              57 | VCCINT 
    #TDO | 30                                                              56 | ^VPP 
      DI | 31                                                              55 | #TMS 
    DC41 | 32                                                              54 | RESERVED 
         |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
           ------------------------------------------------------------------ 
              D  D  R  R  V  R  R  R  R  #  #  R  R  R  R  G  R  R  R  R  R  
              C  C  E  E  C  E  E  E  E  T  T  E  E  E  E  N  E  E  E  E  E  
              5  5  S  S  C  S  S  S  S  D  C  S  S  S  S  D  S  S  S  S  S  
              0  1  E  E  I  E  E  E  E  I  K  E  E  E  E     E  E  E  E  E  
                    R  R  O  R  R  R  R        R  R  R  R     R  R  R  R  R  
                    V  V     V  V  V  V        V  V  V  V     V  V  V  V  V  
                    E  E     E  E  E  E        E  E  E  E     E  E  E  E  E  
                    D  D     D  D  D  D        D  D  D  D     D  D  D  D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:                       c:\kslabs\myshema3\ram3.rpt
ram3

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External    Shareable
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect  Expanders
B1       7/16( 43%)   6/16( 37%)   1/16(  6%)    0/2    0/2      12/33( 36%)    0/16(  0%)  
B2       1/16(  6%)   1/16(  6%)   0/16(  0%)    0/2    0/2       7/33( 21%)    0/16(  0%)  
B3       1/16(  6%)   1/16(  6%)   0/16(  0%)    0/2    0/2       7/33( 21%)    0/16(  0%)  
C4      13/16( 81%)   1/16(  6%)   1/16(  6%)    0/2    0/2      22/33( 66%)    9/16( 56%)  


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            12/56     ( 21%)
Total logic cells used:                         22/320    (  6%)
Total shareable expanders used:                  9/320    (  2%)
Total Turbo logic cells used:                   22/320    (  6%)
Total shareable expanders not available (n/a):   0/320    (  0%)
Average fan-in:                                  11.09
Total fan-in:                                   244

Total input pins required:                      15
Total input I/O cell registers required:         0
Total output pins required:                      1
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total logic cells required:                     22
Total flipflops required:                       16
Total product terms required:                   59
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           9
Total packed registers required:                 0

Synthesized logic cells:                         5/ 320   (  1%)

Logic Cell Counts

Column:  01  02  03  04  05  Total
 A:      0   0   0   0   0      0
 B:      7   1   1   0   0      9
 C:      0   0   0  13   0     13
 D:      0   0   0   0   0      0

Total:   7   1   1  13   0     22



Device-Specific Information:                       c:\kslabs\myshema3\ram3.rpt
ram3

** INPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   1      -    -    --      INPUT  G            0      0   0    0    0    0    0  Clock
  84      -    -    --      INPUT               0      0   0    0    0    0   21  DC1
  72      -    -    --      INPUT               0      0   0    0    0    0   17  DC2
  13      -    -    --      INPUT               0      0   0    0    0    0   17  DC3
  11      -    -    01      INPUT               0      0   0    0    0    0    5  DC40
  32      -    -    01      INPUT               0      0   0    0    0    0    5  DC41
  65      -    C    --      INPUT               0      0   0    0    0    0    5  DC42
  19      -    C    --      INPUT               0      0   0    0    0    0    5  DC43
  33      -    -    01      INPUT               0      0   0    0    0    0    5  DC50
  34      -    -    01      INPUT               0      0   0    0    0    0    5  DC51
   9      -    -    01      INPUT               0      0   0    0    0    0    5  DC52
  10      -    -    01      INPUT               0      0   0    0    0    0    5  DC53
  31      -    -    01      INPUT               0      0   0    0    0    0   16  DI
  12      -    -    01      INPUT               0      0   0    0    0    0   16  RD
  66      -    C    --      INPUT               0      0   0    0    0    0    1  WR


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:                       c:\kslabs\myshema3\ram3.rpt
ram3

** OUTPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  22      -    B    --        TRI               0      0   0    0    1    0    0  BI


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                       c:\kslabs\myshema3\ram3.rpt
ram3

** BURIED LOGIC **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK Name
   -     16    C    04       SOFT    s t        0      0   0    0   16    0    0  BI~1
   -      1    B    02       TFFE   +  t        0      0   0    7    0    0    5  |ram2:57|et:17|q (|ram2:57|et:17|:34)
   -     12    C    04        OR2    s t        3      1   0    4   16    0    1  |ram2:57|et:17|~55~1~2~3~3
   -     11    C    04        OR2    s t        3      1   0    4   17    0    1  |ram2:57|et:17|~55~1~2~3~4
   -     10    C    04        OR2    s t        3      1   0    4   17    0    1  |ram2:57|et:17|~55~1~2~3~5
   -      1    C    04        OR2    s t        2      0   0    3   17    0    1  |ram2:57|et:17|~55~1~2~3~6
   -     11    B    01       AND4      t        0      0   0    1    1    1    0  |ram2:57|et:17|~55~1~2~3
   -      6    B    01       TFFE   +  t        0      0   0    7    0    0    5  |ram2:57|et:18|q (|ram2:57|et:18|:34)
   -      5    B    01       TFFE   +  t        0      0   0    7    0    0    5  |ram2:57|et:19|q (|ram2:57|et:19|:34)
   -      4    B    01       TFFE   +  t        0      0   0    7    0    0    5  |ram2:57|et:20|q (|ram2:57|et:20|:34)
   -      3    B    01       TFFE   +  t        0      0   0    7    0    0    5  |ram2:72|et:17|q (|ram2:72|et:17|:34)
   -      2    B    01       TFFE   +  t        0      0   0    7    0    0    5  |ram2:72|et:18|q (|ram2:72|et:18|:34)
   -      1    B    01       TFFE   +  t        0      0   0    7    0    0    5  |ram2:72|et:19|q (|ram2:72|et:19|:34)
   -      1    B    03       TFFE   +  t        0      0   0    7    0    0    5  |ram2:72|et:20|q (|ram2:72|et:20|:34)
   -      9    C    04       TFFE   +  t        0      0   0    7    0    0    5  |ram2:87|et:17|q (|ram2:87|et:17|:34)
   -      8    C    04       TFFE   +  t        0      0   0    7    0    0    5  |ram2:87|et:18|q (|ram2:87|et:18|:34)
   -      7    C    04       TFFE   +  t        0      0   0    7    0    0    5  |ram2:87|et:19|q (|ram2:87|et:19|:34)
   -      6    C    04       TFFE   +  t        0      0   0    7    0    0    5  |ram2:87|et:20|q (|ram2:87|et:20|:34)
   -      5    C    04       TFFE   +  t        0      0   0    7    0    0    5  |ram2:102|et:17|q (|ram2:102|et:17|:34)
   -      4    C    04       TFFE   +  t        0      0   0    7    0    0    5  |ram2:102|et:18|q (|ram2:102|et:18|:34)
   -      2    C    04       TFFE   +  t        0      0   0    7    0    0    5  |ram2:102|et:19|q (|ram2:102|et:19|:34)
   -      3    C    04       TFFE   +  t        0      0   0    7    0    0    5  |ram2:102|et:20|q (|ram2:102|et:20|:34)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:                       c:\kslabs\myshema3\ram3.rpt
ram3

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

         FastTrack                                 
Row     Interconnect    Input Pins     Output Pins     Bidir Pins
A:       0/ 96(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
B:      13/ 96( 13%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
C:      23/ 96( 23%)    3/16( 18%)      0/16(  0%)     0/16(  0%)
D:       0/ 96(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:     14/48( 29%)     8/20( 40%)      0/20(  0%)       0/20(  0%)
02:      1/48(  2%)     0/20(  0%)      0/20(  0%)       0/20(  0%)
03:      1/48(  2%)     0/20(  0%)      0/20(  0%)       0/20(  0%)
04:      1/48(  2%)     0/20(  0%)      0/20(  0%)       0/20(  0%)
05:      0/48(  0%)     0/20(  0%)      0/20(  0%)       0/20(  0%)


Device-Specific Information:                       c:\kslabs\myshema3\ram3.rpt
ram3

** EQUATIONS **

Clock    : INPUT;
DC1      : INPUT;
DC2      : INPUT;
DC3      : INPUT;
DC40     : INPUT;
DC41     : INPUT;
DC42     : INPUT;
DC43     : INPUT;
DC50     : INPUT;
DC51     : INPUT;
DC52     : INPUT;
DC53     : INPUT;
DI       : INPUT;
RD       : INPUT;
WR       : INPUT;

-- Node name is 'BI' 
-- Equation name is 'BI', type is output 
BI       = TRI(_LC11_B1, !_LC16_C4);

-- Node name is 'BI~1' 
-- Equation name is 'BI~1', location is LC16_C4, type is buried.
-- synthesized logic cell 
_LC16_C4 = LCELL( _EQ001 $  GND);
  _EQ001 = !_LC1_B1 & !_LC1_B2 & !_LC1_B3 & !_LC2_B1 & !_LC2_C4 & !_LC3_B1 & 
             !_LC3_C4 & !_LC4_B1 & !_LC4_C4 & !_LC5_B1 & !_LC5_C4 & !_LC6_B1 & 
             !_LC6_C4 & !_LC7_C4 & !_LC8_C4 & !_LC9_C4;

-- Node name is '|ram2:57|et:17|:34' = '|ram2:57|et:17|q' 
-- Equation name is '_LC1_B2', type is buried 
_LC1_B2  = TFFE( _EQ002, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ002 =  DC1 &  DC2 &  DC3 &  DC40 &  DC50 &  DI & !_LC1_B2 &  RD
         #  DC1 &  DC2 &  DC3 &  DC40 & !DC50 &  _LC1_B2 &  RD;

-- Node name is '|ram2:57|et:17|~55~1~2~3~3' 
-- Equation name is '_LC12_C4', type is buried 
-- synthesized logic cell 
_LC12_C4 = LCELL( _EQ003 $  GND);
  _EQ003 =  DC1 & !WR &  _X001
         #  DC1 & !DC40 &  _X002
         #  DC1 & !DC41 &  _X003;
  _X001  = EXP(!_LC1_B1 & !_LC1_B2 & !_LC1_B3 & !_LC2_B1 & !_LC2_C4 & !_LC3_B1 & 
             !_LC3_C4 & !_LC4_B1 & !_LC4_C4 & !_LC5_B1 & !_LC5_C4 & !_LC6_B1 & 
             !_LC6_C4 & !_LC7_C4 & !_LC8_C4 & !_LC9_C4);
  _X002  = EXP(!_LC1_B2 & !_LC4_B1 & !_LC5_B1 & !_LC6_B1);
  _X003  = EXP(!_LC1_B1 & !_LC1_B3 & !_LC2_B1 & !_LC3_B1);

-- Node name is '|ram2:57|et:17|~55~1~2~3~4' 
-- Equation name is '_LC11_C4', type is buried 
-- synthesized logic cell 
_LC11_C4 = LCELL( _EQ004 $  GND);
  _EQ004 =  DC1 & !DC3 &  _X001
         #  DC1 & !DC51 &  _X004
         #  DC1 & !DC43 &  _X005
         #  _LC12_C4;
  _X001  = EXP(!_LC1_B1 & !_LC1_B2 & !_LC1_B3 & !_LC2_B1 & !_LC2_C4 & !_LC3_B1 & 
             !_LC3_C4 & !_LC4_B1 & !_LC4_C4 & !_LC5_B1 & !_LC5_C4 & !_LC6_B1 & 
             !_LC6_C4 & !_LC7_C4 & !_LC8_C4 & !_LC9_C4);
  _X004  = EXP(!_LC2_B1 & !_LC4_C4 & !_LC6_B1 & !_LC8_C4);
  _X005  = EXP(!_LC2_C4 & !_LC3_C4 & !_LC4_C4 & !_LC5_C4);

-- Node name is '|ram2:57|et:17|~55~1~2~3~5' 
-- Equation name is '_LC10_C4', type is buried 
-- synthesized logic cell 
_LC10_C4 = LCELL( _EQ005 $  GND);
  _EQ005 =  DC1 & !DC2 &  _X001
         #  DC1 & !DC53 &  _X006
         #  DC1 & !DC50 &  _X007
         #  _LC11_C4;
  _X001  = EXP(!_LC1_B1 & !_LC1_B2 & !_LC1_B3 & !_LC2_B1 & !_LC2_C4 & !_LC3_B1 & 
             !_LC3_C4 & !_LC4_B1 & !_LC4_C4 & !_LC5_B1 & !_LC5_C4 & !_LC6_B1 & 
             !_LC6_C4 & !_LC7_C4 & !_LC8_C4 & !_LC9_C4);
  _X006  = EXP(!_LC1_B3 & !_LC3_C4 & !_LC4_B1 & !_LC6_C4);
  _X007  = EXP(!_LC1_B2 & !_LC3_B1 & !_LC5_C4 & !_LC9_C4);

-- Node name is '|ram2:57|et:17|~55~1~2~3~6' 
-- Equation name is '_LC1_C4', type is buried 
-- synthesized logic cell 
_LC1_C4  = LCELL( _EQ006 $  GND);
  _EQ006 = !DC1 & !_LC1_B1 & !_LC1_B2 & !_LC1_B3 & !_LC2_B1 & !_LC2_C4 & 
             !_LC3_B1 & !_LC3_C4 & !_LC4_B1 & !_LC4_C4 & !_LC5_B1 & !_LC5_C4 & 
             !_LC6_B1 & !_LC6_C4 & !_LC7_C4 & !_LC8_C4 & !_LC9_C4
         #  DC1 & !DC42 &  _X008
         #  DC1 & !DC52 &  _X009
         #  _LC10_C4;
  _X008  = EXP(!_LC6_C4 & !_LC7_C4 & !_LC8_C4 & !_LC9_C4);
  _X009  = EXP(!_LC1_B1 & !_LC2_C4 & !_LC5_B1 & !_LC7_C4);

-- Node name is '|ram2:57|et:17|~55~1~2~3' 
-- Equation name is '_LC11_B1', type is buried 
_LC11_B1 = LCELL(!DC1 $ !_LC1_C4);

-- Node name is '|ram2:57|et:18|:34' = '|ram2:57|et:18|q' 
-- Equation name is '_LC6_B1', type is buried 
_LC6_B1  = TFFE( _EQ007, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ007 =  DC1 &  DC2 &  DC3 &  DC40 &  DC51 &  DI & !_LC6_B1 &  RD
         #  DC1 &  DC2 &  DC3 &  DC40 & !DC51 &  _LC6_B1 &  RD;

-- Node name is '|ram2:57|et:19|:34' = '|ram2:57|et:19|q' 
-- Equation name is '_LC5_B1', type is buried 
_LC5_B1  = TFFE( _EQ008, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ008 =  DC1 &  DC2 &  DC3 &  DC40 &  DC52 &  DI & !_LC5_B1 &  RD
         #  DC1 &  DC2 &  DC3 &  DC40 & !DC52 &  _LC5_B1 &  RD;

-- Node name is '|ram2:57|et:20|:34' = '|ram2:57|et:20|q' 
-- Equation name is '_LC4_B1', type is buried 
_LC4_B1  = TFFE( _EQ009, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ009 =  DC1 &  DC2 &  DC3 &  DC40 &  DC53 &  DI & !_LC4_B1 &  RD
         #  DC1 &  DC2 &  DC3 &  DC40 & !DC53 &  _LC4_B1 &  RD;

-- Node name is '|ram2:72|et:17|:34' = '|ram2:72|et:17|q' 
-- Equation name is '_LC3_B1', type is buried 
_LC3_B1  = TFFE( _EQ010, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ010 =  DC1 &  DC2 &  DC3 &  DC41 &  DC50 &  DI & !_LC3_B1 &  RD
         #  DC1 &  DC2 &  DC3 &  DC41 & !DC50 &  _LC3_B1 &  RD;

-- Node name is '|ram2:72|et:18|:34' = '|ram2:72|et:18|q' 
-- Equation name is '_LC2_B1', type is buried 
_LC2_B1  = TFFE( _EQ011, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ011 =  DC1 &  DC2 &  DC3 &  DC41 &  DC51 &  DI & !_LC2_B1 &  RD
         #  DC1 &  DC2 &  DC3 &  DC41 & !DC51 &  _LC2_B1 &  RD;

-- Node name is '|ram2:72|et:19|:34' = '|ram2:72|et:19|q' 
-- Equation name is '_LC1_B1', type is buried 
_LC1_B1  = TFFE( _EQ012, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ012 =  DC1 &  DC2 &  DC3 &  DC41 &  DC52 &  DI & !_LC1_B1 &  RD
         #  DC1 &  DC2 &  DC3 &  DC41 & !DC52 &  _LC1_B1 &  RD;

-- Node name is '|ram2:72|et:20|:34' = '|ram2:72|et:20|q' 
-- Equation name is '_LC1_B3', type is buried 
_LC1_B3  = TFFE( _EQ013, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ013 =  DC1 &  DC2 &  DC3 &  DC41 &  DC53 &  DI & !_LC1_B3 &  RD
         #  DC1 &  DC2 &  DC3 &  DC41 & !DC53 &  _LC1_B3 &  RD;

-- Node name is '|ram2:87|et:17|:34' = '|ram2:87|et:17|q' 
-- Equation name is '_LC9_C4', type is buried 
_LC9_C4  = TFFE( _EQ014, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ014 =  DC1 &  DC2 &  DC3 &  DC42 &  DC50 &  DI & !_LC9_C4 &  RD
         #  DC1 &  DC2 &  DC3 &  DC42 & !DC50 &  _LC9_C4 &  RD;

-- Node name is '|ram2:87|et:18|:34' = '|ram2:87|et:18|q' 
-- Equation name is '_LC8_C4', type is buried 
_LC8_C4  = TFFE( _EQ015, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ015 =  DC1 &  DC2 &  DC3 &  DC42 &  DC51 &  DI & !_LC8_C4 &  RD
         #  DC1 &  DC2 &  DC3 &  DC42 & !DC51 &  _LC8_C4 &  RD;

-- Node name is '|ram2:87|et:19|:34' = '|ram2:87|et:19|q' 
-- Equation name is '_LC7_C4', type is buried 
_LC7_C4  = TFFE( _EQ016, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ016 =  DC1 &  DC2 &  DC3 &  DC42 &  DC52 &  DI & !_LC7_C4 &  RD
         #  DC1 &  DC2 &  DC3 &  DC42 & !DC52 &  _LC7_C4 &  RD;

-- Node name is '|ram2:87|et:20|:34' = '|ram2:87|et:20|q' 
-- Equation name is '_LC6_C4', type is buried 
_LC6_C4  = TFFE( _EQ017, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ017 =  DC1 &  DC2 &  DC3 &  DC42 &  DC53 &  DI & !_LC6_C4 &  RD
         #  DC1 &  DC2 &  DC3 &  DC42 & !DC53 &  _LC6_C4 &  RD;

-- Node name is '|ram2:102|et:17|:34' = '|ram2:102|et:17|q' 
-- Equation name is '_LC5_C4', type is buried 
_LC5_C4  = TFFE( _EQ018, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ018 =  DC1 &  DC2 &  DC3 &  DC43 &  DC50 &  DI & !_LC5_C4 &  RD
         #  DC1 &  DC2 &  DC3 &  DC43 & !DC50 &  _LC5_C4 &  RD;

-- Node name is '|ram2:102|et:18|:34' = '|ram2:102|et:18|q' 
-- Equation name is '_LC4_C4', type is buried 
_LC4_C4  = TFFE( _EQ019, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ019 =  DC1 &  DC2 &  DC3 &  DC43 &  DC51 &  DI & !_LC4_C4 &  RD
         #  DC1 &  DC2 &  DC3 &  DC43 & !DC51 &  _LC4_C4 &  RD;

-- Node name is '|ram2:102|et:19|:34' = '|ram2:102|et:19|q' 
-- Equation name is '_LC2_C4', type is buried 
_LC2_C4  = TFFE( _EQ020, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ020 =  DC1 &  DC2 &  DC3 &  DC43 &  DC52 &  DI & !_LC2_C4 &  RD
         #  DC1 &  DC2 &  DC3 &  DC43 & !DC52 &  _LC2_C4 &  RD;

-- Node name is '|ram2:102|et:20|:34' = '|ram2:102|et:20|q' 
-- Equation name is '_LC3_C4', type is buried 
_LC3_C4  = TFFE( _EQ021, GLOBAL( Clock),  VCC,  VCC,  VCC);
  _EQ021 =  DC1 &  DC2 &  DC3 &  DC43 &  DC53 &  DI & !_LC3_C4 &  RD
         #  DC1 &  DC2 &  DC3 &  DC43 & !DC53 &  _LC3_C4 &  RD;



Project Information                                c:\kslabs\myshema3\ram3.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX9000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:06
   Partitioner                            00:00:01
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:26
   --------------------------             --------
   Total Time                             00:00:34


Memory Allocated
-----------------

Peak memory allocated during compilation  = 77,258K
