EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# STM32F072CBT6
#
DEF STM32F072CBT6 U 0 40 Y Y 1 F N
F0 "U" -800 1900 60 H V C CNN
F1 "STM32F072CBT6" 1250 -1900 60 H V C CNN
F2 "LQFP48" 0 0 40 H V C CIN
F3 "" 0 0 60 H V C CNN
DRAW
S -1550 1850 1550 -1850 0 1 10 f
X VBAT 1 -1700 1150 150 R 40 31 1 1 W
X PC13/WKUP2/RTC_TAMP1/RTC_TS/RTC_OUT 2 -1700 -600 150 R 40 31 1 1 B
X PC14/OSC32_IN 3 -1700 -700 150 R 40 31 1 1 B
X PC15/OSC32_OUT 4 -1700 -800 150 R 40 31 1 1 B
X PF0/OSC_IN/CRS_SYNC 5 -1700 -100 150 R 40 31 1 1 B
X PF1/OSC_OUT 6 -1700 -200 150 R 40 31 1 1 B
X NRST 7 -1700 1600 150 R 40 31 1 1 I
X VSSA 8 300 -2000 150 U 40 31 1 1 W
X VDDA 9 300 2000 150 D 40 31 1 1 W
X USART2_CTS/TIM2_CH1_ETR/TSC_G1_IO1/USART4_TX/RTC_TAMP2/WKUP1/COMP1_OUT/ADC_IN0/COMP1_INM6/PA0 10 1700 1600 150 L 40 31 1 1 B
X TSC_G3_IO3/PB2 20 1700 -300 150 L 40 31 1 1 B
X USART1_TX/TIM1_CH2/TIM15_BKIN/TSC_G4_IO1/PA9 30 1700 700 150 L 40 31 1 1 B
X SPI1_MISO/I2S1_MCK/TIM17_BKIN/TIM3_CH1/TSC_G5_IO2/EVENTOUT/PB4 40 1700 -500 150 L 40 31 1 1 B
X USART2_RTS/TIM2_CH2/TIM15_CH1N/TSC_G1_IO2/USART4_RX/EVENTOUT/ADC_IN1/COMP1_INP/PA1 11 1700 1500 150 L 40 31 1 1 B
X SPI2_SCK/I2C2_SCL/USART3_TX/CEC/TSC_SYNC/TIM2_CH3/PB10 21 1700 -1100 150 L 40 31 1 1 B
X USART1_RX/TIM1_CH3/TIM17_BKIN/TSC_G4_IO2/PA10 31 1700 600 150 L 40 31 1 1 B
X SPI1_MOSI/I2S1_SD/I2C1_SMBA/TIM16_BKIN/TIM3_CH2/WKUP6/PB5 41 1700 -600 150 L 40 31 1 1 B
X USART2_TX/TIM2_CH3/TIM15_CH1/TSC_G1_IO3/ADC_IN2/COMP2_OUT/COMP2_INM6/WKUP4/PA2 12 1700 1400 150 L 40 31 1 1 B
X USART3_RX/TIM2_CH4/EVENTOUT/TSC_G6_IO1/I2C2_SDA/PB11 22 1700 -1200 150 L 40 31 1 1 B
X CAN_RX/USART1_CTS/TIM1_CH4/COMP1_OUT/TSC_G4_IO3/EVENTOUT/USB_DM/PA11 32 1700 500 150 L 40 31 1 1 B
X I2C1_SCL/USART1_TX/TIM16_CH1N/TSC_G5_I03/PB6 42 1700 -700 150 L 40 31 1 1 B
X USART2_RX/TIM2_CH4/TIM15_CH2/TSC_G1_IO4/ADC_IN3/COMP2_INP/PA3 13 1700 1300 150 L 40 31 1 1 B
X VSS 23 -150 -2000 150 U 40 31 1 1 W
X CAN_TX/USART1_RTS/TIM1_ETR/COMP2_OUT/TSC_G4_IO4/EVENTOUT/USB_DP/PA12 33 1700 400 150 L 40 31 1 1 B
X I2C1_SDA/USART1_RX/USART4_CTS/TIM17_CH1N/TSC_G5_IO4/PB7 43 1700 -800 150 L 40 31 1 1 B
X SPI1_NSS/I2S1_WS/TIM14_CH1/TSC_G2_IO1/USART2_CK/COMP1_INM4/COMP2_INM4/ADC_IN4/DAC_OUT1/PA4 14 1700 1200 150 L 40 31 1 1 B
X VDD 24 -150 2000 150 D 40 31 1 1 W
X IR_OUT/SWDIO/USB_NOE/PA13 34 1700 300 150 L 40 31 1 1 B
X BOOT0 44 -1700 1450 150 R 40 31 1 1 I
X SPI1_SCK/I2S1_CK/CEC/TIM2_CH1_ETR/TSC_G2_IO2/COMP1_INM5/COMP2_INM5/ADC_IN5/DAC_OUT2/PA5 15 1700 1100 150 L 40 31 1 1 B
X TIM1_BKIN/TIM15_BKIN/SPI2_NSS/I2S2_WS/USART3_CK/TSC_G6_IO2/EVENTOUT/PB12 25 1700 -1300 150 L 40 31 1 1 B
X GND 35 -1700 -300 150 R 40 31 1 1 B
X I2C1_SCL/CEC/TIM16_CH1/TSC_SYNC/CAN_RX/PB8 45 1700 -900 150 L 40 31 1 1 B
X SPI1_MISO/I2S1_MCK/TIM3_CH1/TIM1_BKIN/TIM16_CH1/COMP1_OUT/TSC_G2_IO3/EVENTOUT/USART3_CTS/ADC_IN6/PA6 16 1700 1000 150 L 40 31 1 1 B
X SPI2_SCK/I2S2_CK/I2C2_SCL/USART3_CTS/TIM1_CH1N/TSC_G6_IO3/PB13 26 1700 -1400 150 L 40 31 1 1 B
X VDDIO2 36 -1700 -400 150 R 40 31 1 1 B
X SPI2_NSS/I2S2_WS/I2C1_SDA/IR_OUT/TIM17_CH1/EVENTOUT/CAN_TX/PB9 46 1700 -1000 150 L 40 31 1 1 B
X SPI1_MOSI/I2S1_SD/TIM3_CH2/TIM14_CH1/TIM1_CH1N/TIM17_CH1/COMP2_OUT/TSC_G2_IO4/EVENTOUT/ADC_IN7/PA7 17 1700 900 150 L 40 31 1 1 B
X SPI2_MISO/I2S2_MCK/I2C2_SDA/USART3_RTS/TIM1_CH2N/TIM15_CH1/TSC_G6_IO4/PB14 27 1700 -1500 150 L 40 31 1 1 B
X USART2_TX/SWCLK/PA14 37 1700 200 150 L 40 31 1 1 B
X VSS 47 0 -2000 150 U 40 31 1 1 W
X TIM3_CH3/TIM1_CH2N/TSC_G3_IO2/EVENTOUT/USART3_CK18/ADC_IN8/PB0 18 1700 -100 150 L 40 31 1 1 B
X SPI2_MOSI/I2S2_SD/TIM1_CH3N/TIM15_CH1N/TIM15_CH2/WKUP7/RTC_REFIN/PB15 28 1700 -1600 150 L 40 31 1 1 B
X SPI1_NSS/I2S1_WS/USART2_RX/USART4_RTS/TIM2_CH1_ETR/EVENTOUT/PA15 38 1700 100 150 L 40 31 1 1 B
X VDD 48 0 2000 150 D 40 31 1 1 W
X TIM3_CH4/USART3_RTS/TIM14_CH1/TIM1_CH3N/TSC_G3_IO3/ADC_IN9/PB1 19 1700 -200 150 L 40 31 1 1 B
X USART1_CK/TIM1_CH1/MCO/EVENTOUT/CRS_SYNC/PA8 29 1700 800 150 L 40 31 1 1 B
X SPI1_SCK/I2S1_CK/TIM2_CH2/TSC_G5_IO1/EVENTOUT/PB3 39 1700 -400 150 L 40 31 1 1 B
ENDDRAW
ENDDEF
#
#End Library
