---
layout: default
---
<div class="profile-section">
    <div class="profile-image">
        <img src="{{ '/assets/img/profile.png' | relative_url }}" alt="Xiangrui Yang" style="width: 200px; height: 200px; border-radius: 10px; object-fit: cover;">
    </div>
    <div class="profile-info">
        <h1>Xiangrui Yang (Êù®ÁøîÁëû)</h1>
        <p class="title">Associate Professor</p>
        <p class="affiliation">National University of Defense Technology</p>
        <p class="affiliation">College of Computer</p>
    </div>
    <div class="social-links">
        <a href="mailto:yangxiangrui11@nudt.edu.cn" title="Email">üìß</a>
        <a href="https://scholar.google.com/citations?hl=en&user=kzbAzGEAAAAJ" title="Google Scholar">üéì</a>
        <a href="https://github.com/Winters123" title="GitHub">üíª</a>
    </div>
</div>

<h2>About Me</h2>
<p>I am an Associate Professor at the College of Computer, National University of Defense Technology (NUDT). I received my Ph.D. in Cyberspace Security from NUDT in 2021, and my B.S. and M.S. degrees in Computer Science from NUDT in 2015 and 2017, respectively. I was a visiting researcher at Queen Mary University of London in 2019-2020.</p>

<h3>Research Interests</h3>
<ul>
    <li><strong>Programmable Data Planes</strong>: High-speed programmable network systems, FPGA-based network processing</li>
    <li><strong>Time-Sensitive Networking (TSN)</strong>: Deterministic networking for industrial and automotive applications</li>
    <li><strong>Domain-Specific Networking (DSN)</strong>: Customized network architectures for specific application domains</li>
    <li><strong>Network Acceleration</strong>: Hardware-software co-design for network processing acceleration</li>
</ul>

<h3>Highlights</h3>
<ul>
    <li><strong>Publications</strong>: 16+ papers in CCF-recommended venues (9 top-tier papers in CCF-A journals/conferences)</li>
    <li><strong>Patents</strong>: 7+ granted national invention patents</li>
    <li><strong>Open Source</strong>: Creator of FastRMT - the first open-source FPGA-level RMT architecture implementation</li>
    <li><strong>Teaching</strong>: Published 2 key textbooks, 3-time National A-level Competition Excellent Instructor</li>
    <li><strong>Awards</strong>: Hunan Province Teaching Achievement Second Prize (2025), Future Network Innovation Competition Grand Prize (2023)</li>
</ul>

<h2>News</h2>
<div class="news-item">
    <span class="news-date">[2025.12]</span> Promoted to Associate Professor at NUDT.
</div>
<div class="news-item">
    <span class="news-date">[2025.06]</span> Paper "Memory-Efficient Packet Classification at High-Speed" accepted to IWQoS 2025.
</div>
<div class="news-item">
    <span class="news-date">[2025.06]</span> Paper "Megabits Down to Kilobits: Memory-Efficient Time-Aware Shaping for TSN" accepted to DAC 2025.
</div>
<div class="news-item">
    <span class="news-date">[2024.08]</span> Paper "Magneto: Load-Balanced Key-Value Service" accepted to IEEE TSC (CCF-A).
</div>
<div class="news-item">
    <span class="news-date">[2024.02]</span> Paper "FastRMT" published in Journal of Computer Research and Development (CCF-A Chinese Journal).
</div>
