{"vcs1":{"timestamp_begin":1750975573.803041569, "rt":0.34, "ut":0.22, "st":0.07}}
{"vcselab":{"timestamp_begin":1750975574.216480303, "rt":0.21, "ut":0.12, "st":0.06}}
{"link":{"timestamp_begin":1750975574.478950599, "rt":0.09, "ut":0.04, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750975573.485483575}
{"VCS_COMP_START_TIME": 1750975573.485483575}
{"VCS_COMP_END_TIME": 1750975574.818551545}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/100ps"}
{"vcs1": {"peak_mem": 2731418}}
{"stitch_vcselab": {"peak_mem": 2731458}}
