// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "08/14/2018 16:42:48"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ns/ 1 ps

module LC_3b (
	CLOCK_50,
	LED,
	KEY,
	SW,
	GPIO_2,
	GPIO_2_IN,
	GPIO0,
	GPIO0_IN,
	GPIO1,
	GPIO1_IN);
input 	CLOCK_50;
output 	[7:0] LED;
input 	[1:0] KEY;
input 	[3:0] SW;
inout 	[12:0] GPIO_2;
input 	[2:0] GPIO_2_IN;
inout 	[33:0] GPIO0;
input 	[1:0] GPIO0_IN;
inout 	[33:0] GPIO1;
input 	[1:0] GPIO1_IN;

// Design Ports Information
// LED[0]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_2_IN[0]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_2_IN[1]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_2_IN[2]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0_IN[0]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0_IN[1]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1_IN[0]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1_IN[1]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_2[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_2[1]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_2[2]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_2[3]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_2[4]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_2[5]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_2[6]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_2[7]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_2[8]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_2[9]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_2[10]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_2[11]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_2[12]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[16]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[17]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[18]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[19]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[20]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[21]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[22]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[23]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[24]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[25]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[26]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[27]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[28]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[29]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[30]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[31]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[32]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[33]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[0]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[1]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[2]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[3]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[4]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[5]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[6]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[7]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[8]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[9]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[10]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[11]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[12]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[13]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[14]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[15]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[16]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[17]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[18]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[19]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[20]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[21]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[22]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[23]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[24]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[25]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[26]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[27]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[28]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[29]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[30]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[31]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[32]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO1[33]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[0]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[1]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[2]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[3]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[4]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[5]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[6]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[7]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[8]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[9]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[10]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[11]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[12]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[13]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[14]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[15]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Lc3b_6_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \adder0|out[0]~0_combout ;
wire \adder0|out[2]~4_combout ;
wire \pcinc2|out[2]~2_combout ;
wire \pcinc2|out[3]~4_combout ;
wire \pcinc2|out[4]~6_combout ;
wire \pcinc2|out[5]~8_combout ;
wire \adder0|out[6]~12_combout ;
wire \pcinc2|out[6]~10_combout ;
wire \adder0|out[8]~16_combout ;
wire \pcinc2|out[8]~14_combout ;
wire \pcinc2|out[9]~16_combout ;
wire \adder0|out[10]~20_combout ;
wire \pcinc2|out[10]~18_combout ;
wire \pcinc2|out[13]~25 ;
wire \adder0|out[14]~29 ;
wire \pcinc2|out[14]~26_combout ;
wire \pcinc2|out[14]~27 ;
wire \adder0|out[15]~30_combout ;
wire \pcinc2|out[15]~28_combout ;
wire \regfile0|reg_memory~0_q ;
wire \regfile0|reg_memory~130_combout ;
wire \regfile0|reg_memory~48_q ;
wire \regfile0|reg_memory~131_combout ;
wire \regfile0|reg_memory~1_q ;
wire \regfile0|reg_memory~7_q ;
wire \regfile0|reg_memory~118_q ;
wire \regfile0|reg_memory~54_q ;
wire \regfile0|reg_memory~85_q ;
wire \regfile0|reg_memory~69_q ;
wire \regfile0|reg_memory~21_q ;
wire \regfile0|reg_memory~36_q ;
wire \regfile0|reg_memory~40_q ;
wire \regfile0|reg_memory~24_q ;
wire \regfile0|reg_memory~8_q ;
wire \regfile0|reg_memory~174_combout ;
wire \regfile0|reg_memory~56_q ;
wire \regfile0|reg_memory~175_combout ;
wire \regfile0|reg_memory~27_q ;
wire \regfile0|reg_memory~178_combout ;
wire \regfile0|reg_memory~121_q ;
wire \regfile0|reg_memory~57_q ;
wire \regfile0|reg_memory~110_q ;
wire \regfile0|reg_memory~198_combout ;
wire \regfile0|reg_memory~77_q ;
wire \regfile0|reg_memory~125_q ;
wire \regfile0|reg_memory~124_q ;
wire \regfile0|reg_memory~12_q ;
wire \regfile0|reg_memory~211_combout ;
wire \regfile0|reg_memory~212_combout ;
wire \regfile0|reg_memory~213_combout ;
wire \regfile0|reg_memory~214_combout ;
wire \sr2mux|out[1]~2_combout ;
wire \sr2mux|out[1]~3_combout ;
wire \sr2mux|out[1]~4_combout ;
wire \alu0|result~0_combout ;
wire \shf|ShiftRight1~13_combout ;
wire \shf|out~2_combout ;
wire \shf|out~3_combout ;
wire \sr2mux|out[2]~5_combout ;
wire \shf|ShiftRight0~9_combout ;
wire \regfile0|reg_memory~222_combout ;
wire \sr2mux|out[3]~8_combout ;
wire \sr2mux|out[3]~10_combout ;
wire \alu0|result~3_combout ;
wire \regfile0|reg_memory~228_combout ;
wire \regfile0|reg_memory~229_combout ;
wire \regfile0|reg_memory~230_combout ;
wire \regfile0|reg_memory~231_combout ;
wire \sr2mux|out[5]~13_combout ;
wire \sr2mux|out[5]~14_combout ;
wire \alu0|result~4_combout ;
wire \gateMDR0|out[6]~22_combout ;
wire \shf|out[7]~21_combout ;
wire \shf|out[7]~22_combout ;
wire \gateSHF0|out[7]~21_combout ;
wire \regfile0|reg_memory~242_combout ;
wire \regfile0|reg_memory~243_combout ;
wire \regfile0|reg_memory~244_combout ;
wire \regfile0|reg_memory~245_combout ;
wire \regfile0|reg_memory~246_combout ;
wire \regfile0|reg_memory~247_combout ;
wire \sr2mux|out[9]~21_combout ;
wire \sr2mux|out[9]~22_combout ;
wire \alu0|result~8_combout ;
wire \shf|out[9]~26_combout ;
wire \gateSHF0|out[9]~22_combout ;
wire \gateSHF0|out[9]~23_combout ;
wire \gateSHF0|out[9]~24_combout ;
wire \alu0|result~10_combout ;
wire \shf|ShiftLeft0~38_combout ;
wire \regfile0|reg_memory~258_combout ;
wire \regfile0|reg_memory~260_combout ;
wire \regfile0|reg_memory~261_combout ;
wire \gateALU0|out[13]~4_combout ;
wire \regfile0|reg_memory~264_combout ;
wire \regfile0|reg_memory~265_combout ;
wire \gateSHF0|out[15]~33_combout ;
wire \gateSHF0|out[15]~34_combout ;
wire \gateSHF0|out[15]~35_combout ;
wire \regfile0|reg_memory~268_combout ;
wire \regfile0|reg_memory~269_combout ;
wire \gateMDR0|out[15]~44_combout ;
wire \addr1mux|out[0]~0_combout ;
wire \addr2_lshf1|out[1]~1_combout ;
wire \addr2_lshf1|out[2]~2_combout ;
wire \pcmux|out[2]~7_combout ;
wire \addr2_lshf1|out[3]~3_combout ;
wire \addr2_lshf1|out[4]~4_combout ;
wire \addr2_lshf1|out[5]~5_combout ;
wire \addr1mux|out[6]~6_combout ;
wire \pcmux|out[6]~15_combout ;
wire \pcmux|out[6]~16_combout ;
wire \addr2_lshf1|out[7]~8_combout ;
wire \addr2_lshf1|out[7]~9_combout ;
wire \addr1mux|out[8]~8_combout ;
wire \pcmux|out[8]~19_combout ;
wire \pcmux|out[8]~20_combout ;
wire \addr1mux|out[9]~9_combout ;
wire \addr1mux|out[10]~10_combout ;
wire \pcmux|out[10]~23_combout ;
wire \pcmux|out[10]~24_combout ;
wire \addr1mux|out[11]~11_combout ;
wire \addr1mux|out[13]~13_combout ;
wire \addr1mux|out[14]~14_combout ;
wire \addr1mux|out[15]~15_combout ;
wire \pcmux|out[15]~33_combout ;
wire \control0|Selector0~0_combout ;
wire \control0|Mux5~1_combout ;
wire \control0|Mux4~4_combout ;
wire \control0|Mux4~5_combout ;
wire \control0|Mux4~6_combout ;
wire \control0|Mux3~4_combout ;
wire \control0|Mux2~0_combout ;
wire \control0|Decoder0~4_combout ;
wire \shf|ShiftRight0~27_combout ;
wire \pcmux|out[15]~34_combout ;
wire \control0|Mux4~8_combout ;
wire \control0|Mux4~9_combout ;
wire \control0|Mux5~5_combout ;
wire \control0|Mux5~6_combout ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \GPIO_2_IN[0]~input_o ;
wire \GPIO_2_IN[1]~input_o ;
wire \GPIO_2_IN[2]~input_o ;
wire \GPIO0_IN[0]~input_o ;
wire \GPIO0_IN[1]~input_o ;
wire \GPIO1_IN[0]~input_o ;
wire \GPIO1_IN[1]~input_o ;
wire \GPIO_2[0]~input_o ;
wire \GPIO_2[1]~input_o ;
wire \GPIO_2[2]~input_o ;
wire \GPIO_2[3]~input_o ;
wire \GPIO_2[4]~input_o ;
wire \GPIO_2[5]~input_o ;
wire \GPIO_2[6]~input_o ;
wire \GPIO_2[7]~input_o ;
wire \GPIO_2[8]~input_o ;
wire \GPIO_2[9]~input_o ;
wire \GPIO_2[10]~input_o ;
wire \GPIO_2[11]~input_o ;
wire \GPIO_2[12]~input_o ;
wire \GPIO0[16]~input_o ;
wire \GPIO0[17]~input_o ;
wire \GPIO0[18]~input_o ;
wire \GPIO0[19]~input_o ;
wire \GPIO0[20]~input_o ;
wire \GPIO0[21]~input_o ;
wire \GPIO0[22]~input_o ;
wire \GPIO0[23]~input_o ;
wire \GPIO0[24]~input_o ;
wire \GPIO0[25]~input_o ;
wire \GPIO0[26]~input_o ;
wire \GPIO0[27]~input_o ;
wire \GPIO0[28]~input_o ;
wire \GPIO0[29]~input_o ;
wire \GPIO0[30]~input_o ;
wire \GPIO0[31]~input_o ;
wire \GPIO0[32]~input_o ;
wire \GPIO0[33]~input_o ;
wire \GPIO1[0]~input_o ;
wire \GPIO1[1]~input_o ;
wire \GPIO1[2]~input_o ;
wire \GPIO1[3]~input_o ;
wire \GPIO1[4]~input_o ;
wire \GPIO1[5]~input_o ;
wire \GPIO1[6]~input_o ;
wire \GPIO1[7]~input_o ;
wire \GPIO1[8]~input_o ;
wire \GPIO1[9]~input_o ;
wire \GPIO1[10]~input_o ;
wire \GPIO1[11]~input_o ;
wire \GPIO1[12]~input_o ;
wire \GPIO1[13]~input_o ;
wire \GPIO1[14]~input_o ;
wire \GPIO1[15]~input_o ;
wire \GPIO1[16]~input_o ;
wire \GPIO1[17]~input_o ;
wire \GPIO1[18]~input_o ;
wire \GPIO1[19]~input_o ;
wire \GPIO1[20]~input_o ;
wire \GPIO1[21]~input_o ;
wire \GPIO1[22]~input_o ;
wire \GPIO1[23]~input_o ;
wire \GPIO1[24]~input_o ;
wire \GPIO1[25]~input_o ;
wire \GPIO1[26]~input_o ;
wire \GPIO1[27]~input_o ;
wire \GPIO1[28]~input_o ;
wire \GPIO1[29]~input_o ;
wire \GPIO1[30]~input_o ;
wire \GPIO1[31]~input_o ;
wire \GPIO1[32]~input_o ;
wire \GPIO1[33]~input_o ;
wire \GPIO0[0]~input_o ;
wire \GPIO0[1]~input_o ;
wire \GPIO0[2]~input_o ;
wire \GPIO0[3]~input_o ;
wire \GPIO0[4]~input_o ;
wire \GPIO0[5]~input_o ;
wire \GPIO0[6]~input_o ;
wire \GPIO0[7]~input_o ;
wire \GPIO0[8]~input_o ;
wire \GPIO0[9]~input_o ;
wire \GPIO0[10]~input_o ;
wire \GPIO0[11]~input_o ;
wire \GPIO0[12]~input_o ;
wire \GPIO0[13]~input_o ;
wire \GPIO0[14]~input_o ;
wire \GPIO0[15]~input_o ;
wire \regfile0|reg_memory~0feeder_combout ;
wire \regfile0|reg_memory~48feeder_combout ;
wire \regfile0|reg_memory~36feeder_combout ;
wire \regfile0|reg_memory~1feeder_combout ;
wire \regfile0|reg_memory~7feeder_combout ;
wire \regfile0|reg_memory~21feeder_combout ;
wire \regfile0|reg_memory~24feeder_combout ;
wire \regfile0|reg_memory~125feeder_combout ;
wire \regfile0|reg_memory~77feeder_combout ;
wire \regfile0|reg_memory~124feeder_combout ;
wire \regfile0|reg_memory~12feeder_combout ;
wire \GPIO_2[0]~output_o ;
wire \GPIO_2[1]~output_o ;
wire \GPIO_2[2]~output_o ;
wire \GPIO_2[3]~output_o ;
wire \GPIO_2[4]~output_o ;
wire \GPIO_2[5]~output_o ;
wire \GPIO_2[6]~output_o ;
wire \GPIO_2[7]~output_o ;
wire \GPIO_2[8]~output_o ;
wire \GPIO_2[9]~output_o ;
wire \GPIO_2[10]~output_o ;
wire \GPIO_2[11]~output_o ;
wire \GPIO_2[12]~output_o ;
wire \GPIO0[16]~output_o ;
wire \GPIO0[17]~output_o ;
wire \GPIO0[18]~output_o ;
wire \GPIO0[19]~output_o ;
wire \GPIO0[20]~output_o ;
wire \GPIO0[21]~output_o ;
wire \GPIO0[22]~output_o ;
wire \GPIO0[23]~output_o ;
wire \GPIO0[24]~output_o ;
wire \GPIO0[25]~output_o ;
wire \GPIO0[26]~output_o ;
wire \GPIO0[27]~output_o ;
wire \GPIO0[28]~output_o ;
wire \GPIO0[29]~output_o ;
wire \GPIO0[30]~output_o ;
wire \GPIO0[31]~output_o ;
wire \GPIO0[32]~output_o ;
wire \GPIO0[33]~output_o ;
wire \GPIO1[0]~output_o ;
wire \GPIO1[1]~output_o ;
wire \GPIO1[2]~output_o ;
wire \GPIO1[3]~output_o ;
wire \GPIO1[4]~output_o ;
wire \GPIO1[5]~output_o ;
wire \GPIO1[6]~output_o ;
wire \GPIO1[7]~output_o ;
wire \GPIO1[8]~output_o ;
wire \GPIO1[9]~output_o ;
wire \GPIO1[10]~output_o ;
wire \GPIO1[11]~output_o ;
wire \GPIO1[12]~output_o ;
wire \GPIO1[13]~output_o ;
wire \GPIO1[14]~output_o ;
wire \GPIO1[15]~output_o ;
wire \GPIO1[16]~output_o ;
wire \GPIO1[17]~output_o ;
wire \GPIO1[18]~output_o ;
wire \GPIO1[19]~output_o ;
wire \GPIO1[20]~output_o ;
wire \GPIO1[21]~output_o ;
wire \GPIO1[22]~output_o ;
wire \GPIO1[23]~output_o ;
wire \GPIO1[24]~output_o ;
wire \GPIO1[25]~output_o ;
wire \GPIO1[26]~output_o ;
wire \GPIO1[27]~output_o ;
wire \GPIO1[28]~output_o ;
wire \GPIO1[29]~output_o ;
wire \GPIO1[30]~output_o ;
wire \GPIO1[31]~output_o ;
wire \GPIO1[32]~output_o ;
wire \GPIO1[33]~output_o ;
wire \GPIO0[0]~output_o ;
wire \GPIO0[1]~output_o ;
wire \GPIO0[2]~output_o ;
wire \GPIO0[3]~output_o ;
wire \GPIO0[4]~output_o ;
wire \GPIO0[5]~output_o ;
wire \GPIO0[6]~output_o ;
wire \GPIO0[7]~output_o ;
wire \GPIO0[8]~output_o ;
wire \GPIO0[9]~output_o ;
wire \GPIO0[10]~output_o ;
wire \GPIO0[11]~output_o ;
wire \GPIO0[12]~output_o ;
wire \GPIO0[13]~output_o ;
wire \GPIO0[14]~output_o ;
wire \GPIO0[15]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \control0|state[1]~_wirecell_combout ;
wire \control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ;
wire \control0|WideOr0_rtl_0|auto_generated|ram_block1a3 ;
wire \control0|WideOr0_rtl_0|auto_generated|ram_block1a1 ;
wire \control0|WideOr0_rtl_0|auto_generated|ram_block1a2 ;
wire \gateMDR0|out[8]~5_combout ;
wire \control0|WideOr0_rtl_0|auto_generated|ram_block1a5 ;
wire \gateMDR0|out[0]~6_combout ;
wire \control0|WideOr0_rtl_0|auto_generated|ram_block1a15 ;
wire \pcmux|out[15]~5_combout ;
wire \control0|Decoder0~5_combout ;
wire \shf|ShiftRight0~6_combout ;
wire \control0|Selector2~0_combout ;
wire \control0|dr[1]~0_combout ;
wire \control0|dr[1]~1_combout ;
wire \control0|Selector2~1_combout ;
wire \control0|WideOr0_rtl_0|auto_generated|ram_block1a6 ;
wire \control0|Selector1~0_combout ;
wire \regfile0|reg_memory~272_combout ;
wire \regfile0|reg_memory~81_q ;
wire \regfile0|reg_memory~65feeder_combout ;
wire \regfile0|reg_memory~274_combout ;
wire \regfile0|reg_memory~65_q ;
wire \regfile0|reg_memory~97feeder_combout ;
wire \regfile0|reg_memory~273_combout ;
wire \regfile0|reg_memory~97_q ;
wire \control0|WideOr7~0_combout ;
wire \control0|WideOr7~1_combout ;
wire \control0|WideOr7~2_combout ;
wire \control0|sr1~1_combout ;
wire \regfile0|reg_memory~137_combout ;
wire \shf|out[2]~7_combout ;
wire \shf|ShiftLeft0~9_combout ;
wire \regfile0|reg_memory~276_combout ;
wire \regfile0|reg_memory~34_q ;
wire \regfile0|reg_memory~50feeder_combout ;
wire \regfile0|reg_memory~279_combout ;
wire \regfile0|reg_memory~50_q ;
wire \regfile0|reg_memory~2feeder_combout ;
wire \regfile0|reg_memory~278_combout ;
wire \regfile0|reg_memory~2_q ;
wire \shf|out[4]~5_combout ;
wire \gatePC0|out[6]~0_combout ;
wire \control0|lshf~0_combout ;
wire \control0|Decoder0~6_combout ;
wire \control0|ldir~q ;
wire \control0|Selector3~0_combout ;
wire \control0|sr2mux~q ;
wire \regfile0|reg_memory~38_q ;
wire \control0|WideOr19~0_combout ;
wire \control0|sr2~1_combout ;
wire \gateMDR0|out[0]~47_combout ;
wire \ir0|out[0]~feeder_combout ;
wire \control0|sr2~0_combout ;
wire \regfile0|reg_memory~277_combout ;
wire \regfile0|reg_memory~22_q ;
wire \regfile0|reg_memory~6feeder_combout ;
wire \regfile0|reg_memory~6_q ;
wire \regfile0|reg_memory~234_combout ;
wire \regfile0|reg_memory~235_combout ;
wire \regfile0|reg_memory~86feeder_combout ;
wire \regfile0|reg_memory~86_q ;
wire \regfile0|reg_memory~102_q ;
wire \regfile0|reg_memory~70_q ;
wire \regfile0|reg_memory~232_combout ;
wire \regfile0|reg_memory~233_combout ;
wire \sr2mux|out[6]~15_combout ;
wire \sr2mux|out[6]~16_combout ;
wire \regfile0|reg_memory~159_combout ;
wire \regfile0|reg_memory~160_combout ;
wire \regfile0|reg_memory~157_combout ;
wire \regfile0|reg_memory~158_combout ;
wire \regfile0|reg_memory~161_combout ;
wire \alu0|result~5_combout ;
wire \regfile0|reg_memory~84_q ;
wire \regfile0|reg_memory~116_q ;
wire \regfile0|reg_memory~100_q ;
wire \regfile0|reg_memory~68_q ;
wire \regfile0|reg_memory~224_combout ;
wire \regfile0|reg_memory~225_combout ;
wire \regfile0|reg_memory~52_q ;
wire \regfile0|reg_memory~20_q ;
wire \regfile0|reg_memory~226_combout ;
wire \regfile0|reg_memory~227_combout ;
wire \sr2mux|out[4]~11_combout ;
wire \sr2mux|out[4]~12_combout ;
wire \regfile0|reg_memory~35_q ;
wire \regfile0|reg_memory~3feeder_combout ;
wire \regfile0|reg_memory~3_q ;
wire \regfile0|reg_memory~19_q ;
wire \regfile0|reg_memory~144_combout ;
wire \regfile0|reg_memory~145_combout ;
wire \regfile0|reg_memory~83feeder_combout ;
wire \regfile0|reg_memory~83_q ;
wire \regfile0|reg_memory~115_q ;
wire \regfile0|reg_memory~99_q ;
wire \regfile0|reg_memory~67_q ;
wire \regfile0|reg_memory~142_combout ;
wire \regfile0|reg_memory~143_combout ;
wire \regfile0|reg_memory~146_combout ;
wire \regfile0|reg_memory~32_q ;
wire \regfile0|reg_memory~16_q ;
wire \regfile0|reg_memory~135_combout ;
wire \regfile0|reg_memory~136_combout ;
wire \control0|sr2~2_combout ;
wire \regfile0|reg_memory~80_q ;
wire \regfile0|reg_memory~112_q ;
wire \regfile0|reg_memory~64feeder_combout ;
wire \regfile0|reg_memory~64_q ;
wire \regfile0|reg_memory~133_combout ;
wire \regfile0|reg_memory~134_combout ;
wire \sr2mux|out[0]~0_combout ;
wire \sr2mux|out[0]~1_combout ;
wire \alu0|Add0~1 ;
wire \alu0|Add0~3 ;
wire \alu0|Add0~5 ;
wire \alu0|Add0~7 ;
wire \alu0|Add0~9 ;
wire \alu0|Add0~11 ;
wire \alu0|Add0~12_combout ;
wire \control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ;
wire \alu0|Mux9~0_combout ;
wire \alu0|Mux9~1_combout ;
wire \gateMDR0|out[6]~23_combout ;
wire \shf|ShiftLeft0~7_combout ;
wire \regfile0|reg_memory~91_q ;
wire \regfile0|reg_memory~123_q ;
wire \regfile0|reg_memory~75_q ;
wire \regfile0|reg_memory~176_combout ;
wire \regfile0|reg_memory~177_combout ;
wire \regfile0|reg_memory~43_q ;
wire \regfile0|reg_memory~59_q ;
wire \regfile0|reg_memory~179_combout ;
wire \regfile0|reg_memory~180_combout ;
wire \control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ;
wire \regfile0|reg_memory~120_q ;
wire \regfile0|reg_memory~104_q ;
wire \regfile0|reg_memory~72_q ;
wire \regfile0|reg_memory~240_combout ;
wire \regfile0|reg_memory~241_combout ;
wire \sr2mux|out[8]~19_combout ;
wire \sr2mux|out[8]~20_combout ;
wire \alu0|result~7_combout ;
wire \regfile0|reg_memory~88feeder_combout ;
wire \regfile0|reg_memory~88_q ;
wire \regfile0|reg_memory~172_combout ;
wire \regfile0|reg_memory~173_combout ;
wire \regfile0|reg_memory~215_combout ;
wire \ir0|out[7]~feeder_combout ;
wire \gateMDR0|out[7]~26_combout ;
wire \regfile0|reg_memory~39_q ;
wire \regfile0|reg_memory~23feeder_combout ;
wire \regfile0|reg_memory~23_q ;
wire \regfile0|reg_memory~238_combout ;
wire \regfile0|reg_memory~239_combout ;
wire \regfile0|reg_memory~71_q ;
wire \regfile0|reg_memory~103_q ;
wire \regfile0|reg_memory~236_combout ;
wire \regfile0|reg_memory~237_combout ;
wire \sr2mux|out[7]~17_combout ;
wire \sr2mux|out[7]~18_combout ;
wire \alu0|result~6_combout ;
wire \alu0|Add0~13 ;
wire \alu0|Add0~14_combout ;
wire \alu0|Mux8~0_combout ;
wire \alu0|Mux8~1_combout ;
wire \gateMDR0|out[7]~25_combout ;
wire \shf|ShiftLeft0~11_combout ;
wire \regfile0|reg_memory~96_q ;
wire \regfile0|reg_memory~128_combout ;
wire \regfile0|reg_memory~129_combout ;
wire \regfile0|reg_memory~132_combout ;
wire \shf|ShiftLeft0~12_combout ;
wire \shf|ShiftLeft0~13_combout ;
wire \shf|ShiftLeft0~25_combout ;
wire \regfile0|reg_memory~4feeder_combout ;
wire \regfile0|reg_memory~4_q ;
wire \regfile0|reg_memory~169_combout ;
wire \regfile0|reg_memory~170_combout ;
wire \regfile0|reg_memory~167_combout ;
wire \regfile0|reg_memory~168_combout ;
wire \regfile0|reg_memory~171_combout ;
wire \shf|ShiftLeft0~23_combout ;
wire \shf|ShiftLeft0~26_combout ;
wire \gateSHF0|out[7]~20_combout ;
wire \gateMDR0|out[7]~27_combout ;
wire \gateMDR0|out[7]~52_combout ;
wire \regfile0|reg_memory~87feeder_combout ;
wire \regfile0|reg_memory~87_q ;
wire \regfile0|reg_memory~119_q ;
wire \regfile0|reg_memory~152_combout ;
wire \regfile0|reg_memory~153_combout ;
wire \regfile0|reg_memory~55feeder_combout ;
wire \regfile0|reg_memory~55_q ;
wire \regfile0|reg_memory~154_combout ;
wire \regfile0|reg_memory~155_combout ;
wire \regfile0|reg_memory~156_combout ;
wire \alu0|Add0~15 ;
wire \alu0|Add0~16_combout ;
wire \alu0|Mux7~0_combout ;
wire \alu0|Mux7~1_combout ;
wire \regfile0|reg_memory~63_q ;
wire \regfile0|reg_memory~47feeder_combout ;
wire \regfile0|reg_memory~47_q ;
wire \regfile0|reg_memory~15_q ;
wire \regfile0|reg_memory~193_combout ;
wire \regfile0|reg_memory~194_combout ;
wire \shf|out~24_combout ;
wire \control0|Decoder0~2_combout ;
wire \control0|Decoder0~3_combout ;
wire \control0|gateshf~q ;
wire \shf|ShiftLeft0~19_combout ;
wire \shf|ShiftLeft0~18_combout ;
wire \shf|ShiftLeft0~20_combout ;
wire \regfile0|reg_memory~41_q ;
wire \regfile0|reg_memory~25feeder_combout ;
wire \regfile0|reg_memory~25_q ;
wire \regfile0|reg_memory~9_q ;
wire \regfile0|reg_memory~188_combout ;
wire \regfile0|reg_memory~189_combout ;
wire \shf|ShiftRight1~12_combout ;
wire \shf|ShiftLeft0~29_combout ;
wire \shf|ShiftLeft0~30_combout ;
wire \shf|out[9]~28_combout ;
wire \shf|ShiftRight0~25_combout ;
wire \shf|ShiftRight1~14_combout ;
wire \shf|ShiftRight0~26_combout ;
wire \shf|out[9]~29_combout ;
wire \shf|out[9]~30_combout ;
wire \gateSHF0|out[9]~40_combout ;
wire \control0|WideOr0_rtl_0|auto_generated|ram_block1a13 ;
wire \control0|WideOr0_rtl_0|auto_generated|ram_block1a12 ;
wire \ir0|out[9]~feeder_combout ;
wire \addr2_lshf1|out[9]~12_combout ;
wire \addr2_lshf1|out[9]~13_combout ;
wire \addr2_lshf1|out[8]~10_combout ;
wire \addr2_lshf1|out[8]~11_combout ;
wire \control0|WideOr0_rtl_0|auto_generated|ram_block1a14 ;
wire \addr1mux|out[7]~7_combout ;
wire \control0|lshf~1_combout ;
wire \control0|lshf~q ;
wire \addr2mux|Mux10~0_combout ;
wire \addr2_lshf1|out[6]~6_combout ;
wire \addr2_lshf1|out[6]~7_combout ;
wire \pcmux|out[2]~8_combout ;
wire \control0|WideOr0_rtl_0|auto_generated|ram_block1a7 ;
wire \addr1mux|out[2]~2_combout ;
wire \addr1mux|out[1]~1_combout ;
wire \addr2_lshf1|out[0]~0_combout ;
wire \adder0|out[0]~1 ;
wire \adder0|out[1]~3 ;
wire \adder0|out[2]~5 ;
wire \adder0|out[3]~6_combout ;
wire \pcmux|out[3]~9_combout ;
wire \pcmux|out[3]~10_combout ;
wire \addr1mux|out[3]~3_combout ;
wire \adder0|out[3]~7 ;
wire \adder0|out[4]~8_combout ;
wire \pcmux|out[4]~11_combout ;
wire \pcmux|out[4]~12_combout ;
wire \addr1mux|out[4]~4_combout ;
wire \adder0|out[4]~9 ;
wire \adder0|out[5]~11 ;
wire \adder0|out[6]~13 ;
wire \adder0|out[7]~15 ;
wire \adder0|out[8]~17 ;
wire \adder0|out[9]~18_combout ;
wire \pcmux|out[9]~21_combout ;
wire \pcmux|out[9]~22_combout ;
wire \alu0|Add0~17 ;
wire \alu0|Add0~18_combout ;
wire \alu0|Mux6~0_combout ;
wire \alu0|Mux6~1_combout ;
wire \gateMDR0|out[9]~30_combout ;
wire \gateMDR0|out[9]~31_combout ;
wire \gateMDR0|out[9]~58_combout ;
wire \regfile0|reg_memory~89feeder_combout ;
wire \regfile0|reg_memory~89_q ;
wire \regfile0|reg_memory~73_q ;
wire \regfile0|reg_memory~105_q ;
wire \regfile0|reg_memory~186_combout ;
wire \regfile0|reg_memory~187_combout ;
wire \regfile0|reg_memory~190_combout ;
wire \shf|ShiftRight1~5_combout ;
wire \shf|ShiftRight1~4_combout ;
wire \shf|ShiftRight1~6_combout ;
wire \pcinc2|out[12]~22_combout ;
wire \addr1mux|out[12]~12_combout ;
wire \regfile0|reg_memory~62_q ;
wire \regfile0|reg_memory~30_q ;
wire \regfile0|reg_memory~14_q ;
wire \regfile0|reg_memory~266_combout ;
wire \regfile0|reg_memory~267_combout ;
wire \sr2mux|out[14]~31_combout ;
wire \sr2mux|out[14]~32_combout ;
wire \alu0|Mux1~0_combout ;
wire \alu0|Mux1~1_combout ;
wire \alu0|Mux1~2_combout ;
wire \regfile0|reg_memory~45feeder_combout ;
wire \regfile0|reg_memory~45_q ;
wire \regfile0|reg_memory~61_q ;
wire \regfile0|reg_memory~13feeder_combout ;
wire \regfile0|reg_memory~13_q ;
wire \regfile0|reg_memory~262_combout ;
wire \regfile0|reg_memory~263_combout ;
wire \sr2mux|out[13]~29_combout ;
wire \sr2mux|out[13]~30_combout ;
wire \regfile0|reg_memory~90_q ;
wire \regfile0|reg_memory~122_q ;
wire \regfile0|reg_memory~74_q ;
wire \regfile0|reg_memory~248_combout ;
wire \regfile0|reg_memory~249_combout ;
wire \regfile0|reg_memory~58_q ;
wire \regfile0|reg_memory~10_q ;
wire \regfile0|reg_memory~26feeder_combout ;
wire \regfile0|reg_memory~26_q ;
wire \regfile0|reg_memory~250_combout ;
wire \regfile0|reg_memory~251_combout ;
wire \sr2mux|out[10]~23_combout ;
wire \sr2mux|out[10]~24_combout ;
wire \alu0|Add0~19 ;
wire \alu0|Add0~21 ;
wire \alu0|Add0~23 ;
wire \alu0|Add0~25 ;
wire \alu0|Add0~27 ;
wire \alu0|Add0~28_combout ;
wire \alu0|Mux1~3_combout ;
wire \adder0|out[12]~25 ;
wire \adder0|out[13]~27 ;
wire \adder0|out[14]~28_combout ;
wire \pcmux|out[14]~31_combout ;
wire \shf|ShiftRight0~24_combout ;
wire \shf|ShiftRight1~22_combout ;
wire \gateSHF0|out[14]~31_combout ;
wire \shf|ShiftLeft0~31_combout ;
wire \shf|ShiftLeft0~32_combout ;
wire \shf|ShiftLeft0~33_combout ;
wire \shf|ShiftLeft0~39_combout ;
wire \regfile0|reg_memory~93_q ;
wire \regfile0|reg_memory~109_q ;
wire \regfile0|reg_memory~201_combout ;
wire \regfile0|reg_memory~202_combout ;
wire \regfile0|reg_memory~29_q ;
wire \regfile0|reg_memory~203_combout ;
wire \regfile0|reg_memory~204_combout ;
wire \regfile0|reg_memory~205_combout ;
wire \gateSHF0|out[14]~28_combout ;
wire \gateSHF0|out[14]~29_combout ;
wire \gateSHF0|out[14]~30_combout ;
wire \gateSHF0|out[14]~32_combout ;
wire \gateMDR0|out[14]~41_combout ;
wire \pcmux|out[14]~32_combout ;
wire \gateMDR0|out[14]~40_combout ;
wire \shf|ShiftLeft0~22_combout ;
wire \shf|ShiftLeft0~24_combout ;
wire \shf|ShiftLeft0~10_combout ;
wire \shf|ShiftLeft0~42_combout ;
wire \gateSHF0|out[14]~19_combout ;
wire \gateSHF0|out[14]~27_combout ;
wire \gateMDR0|out[14]~60_combout ;
wire \gateMDR0|out[14]~61_combout ;
wire \regfile0|reg_memory~46feeder_combout ;
wire \regfile0|reg_memory~46_q ;
wire \regfile0|reg_memory~199_combout ;
wire \regfile0|reg_memory~126feeder_combout ;
wire \regfile0|reg_memory~126_q ;
wire \regfile0|reg_memory~94_q ;
wire \regfile0|reg_memory~78feeder_combout ;
wire \regfile0|reg_memory~78_q ;
wire \regfile0|reg_memory~196_combout ;
wire \regfile0|reg_memory~197_combout ;
wire \regfile0|reg_memory~200_combout ;
wire \shf|ShiftRight1~17_combout ;
wire \shf|ShiftRight1~18_combout ;
wire \gateSHF0|out[10]~25_combout ;
wire \shf|ShiftRight0~13_combout ;
wire \shf|ShiftRight0~14_combout ;
wire \shf|ShiftLeft0~34_combout ;
wire \shf|out[10]~31_combout ;
wire \shf|out[10]~32_combout ;
wire \gateSHF0|out[10]~41_combout ;
wire \alu0|result~9_combout ;
wire \alu0|Add0~20_combout ;
wire \alu0|Mux5~0_combout ;
wire \alu0|Mux5~1_combout ;
wire \gateMDR0|out[10]~32_combout ;
wire \gateMDR0|out[10]~33_combout ;
wire \gateMDR0|out[10]~57_combout ;
wire \ir0|out[10]~feeder_combout ;
wire \addr2mux|Mux1~0_combout ;
wire \addr2mux|Mux1~1_combout ;
wire \addr2_lshf1|out[10]~14_combout ;
wire \addr2_lshf1|out[10]~15_combout ;
wire \addr2_lshf1|out[10]~16_combout ;
wire \adder0|out[9]~19 ;
wire \adder0|out[10]~21 ;
wire \adder0|out[11]~23 ;
wire \adder0|out[12]~24_combout ;
wire \pcmux|out[12]~27_combout ;
wire \pcmux|out[12]~28_combout ;
wire \gateMDR0|out[12]~36_combout ;
wire \shf|ShiftRight1~7_combout ;
wire \shf|ShiftRight1~20_combout ;
wire \shf|out[13]~39_combout ;
wire \shf|ShiftRight0~22_combout ;
wire \shf|out[13]~35_combout ;
wire \shf|ShiftLeft0~27_combout ;
wire \shf|ShiftLeft0~28_combout ;
wire \shf|out[12]~36_combout ;
wire \shf|out[12]~37_combout ;
wire \shf|out[12]~40_combout ;
wire \regfile0|reg_memory~92_q ;
wire \regfile0|reg_memory~108_q ;
wire \regfile0|reg_memory~256_combout ;
wire \regfile0|reg_memory~257_combout ;
wire \regfile0|reg_memory~60_q ;
wire \regfile0|reg_memory~259_combout ;
wire \sr2mux|out[12]~27_combout ;
wire \sr2mux|out[12]~28_combout ;
wire \alu0|result~11_combout ;
wire \alu0|Add0~24_combout ;
wire \alu0|Mux3~0_combout ;
wire \alu0|Mux3~1_combout ;
wire \gateALU0|out[12]~2_combout ;
wire \gateMDR0|out[12]~37_combout ;
wire \gateMDR0|out[12]~63_combout ;
wire \regfile0|reg_memory~44feeder_combout ;
wire \regfile0|reg_memory~44_q ;
wire \regfile0|reg_memory~28_q ;
wire \regfile0|reg_memory~208_combout ;
wire \regfile0|reg_memory~209_combout ;
wire \regfile0|reg_memory~76_q ;
wire \regfile0|reg_memory~206_combout ;
wire \regfile0|reg_memory~207_combout ;
wire \regfile0|reg_memory~210_combout ;
wire \shf|ShiftRight1~8_combout ;
wire \shf|ShiftRight1~9_combout ;
wire \shf|ShiftLeft0~41_combout ;
wire \shf|ShiftLeft0~14_combout ;
wire \shf|ShiftLeft0~43_combout ;
wire \shf|out[8]~23_combout ;
wire \shf|out[8]~25_combout ;
wire \gateMDR0|out[8]~28_combout ;
wire \gateMDR0|out[8]~29_combout ;
wire \gateMDR0|out[8]~55_combout ;
wire \ir0|out[8]~feeder_combout ;
wire \control0|sr1~2_combout ;
wire \regfile0|reg_memory~106_q ;
wire \regfile0|reg_memory~181_combout ;
wire \regfile0|reg_memory~182_combout ;
wire \regfile0|reg_memory~42_q ;
wire \regfile0|reg_memory~183_combout ;
wire \regfile0|reg_memory~184_combout ;
wire \regfile0|reg_memory~185_combout ;
wire \shf|ShiftRight0~7_combout ;
wire \shf|ShiftRight0~8_combout ;
wire \shf|ShiftRight0~12_combout ;
wire \shf|ShiftRight0~10_combout ;
wire \shf|ShiftRight0~11_combout ;
wire \shf|out[6]~19_combout ;
wire \shf|out[6]~20_combout ;
wire \gateSHF0|out[6]~18_combout ;
wire \gateMDR0|out[6]~24_combout ;
wire \gateMDR0|out[6]~53_combout ;
wire \ir0|out[6]~feeder_combout ;
wire \control0|sr1~0_combout ;
wire \regfile0|reg_memory~149_combout ;
wire \regfile0|reg_memory~150_combout ;
wire \regfile0|reg_memory~82feeder_combout ;
wire \regfile0|reg_memory~82_q ;
wire \regfile0|reg_memory~114_q ;
wire \regfile0|reg_memory~66feeder_combout ;
wire \regfile0|reg_memory~66_q ;
wire \regfile0|reg_memory~147_combout ;
wire \regfile0|reg_memory~148_combout ;
wire \regfile0|reg_memory~151_combout ;
wire \shf|ShiftLeft0~15_combout ;
wire \shf|ShiftLeft0~16_combout ;
wire \shf|ShiftLeft0~17_combout ;
wire \alu0|Add0~8_combout ;
wire \alu0|Mux11~0_combout ;
wire \alu0|Mux11~1_combout ;
wire \gateMDR0|out[4]~16_combout ;
wire \gateMDR0|out[4]~17_combout ;
wire \shf|out[6]~14_combout ;
wire \shf|ShiftRight1~2_combout ;
wire \shf|ShiftRight1~3_combout ;
wire \shf|out[4]~15_combout ;
wire \shf|out[4]~16_combout ;
wire \gateSHF0|out[4]~16_combout ;
wire \gateMDR0|out[4]~18_combout ;
wire \gateMDR0|out[4]~48_combout ;
wire \shf|ShiftLeft0~35_combout ;
wire \shf|ShiftLeft0~36_combout ;
wire \shf|ShiftLeft0~37_combout ;
wire \gateSHF0|out[15]~38_combout ;
wire \shf|ShiftLeft0~40_combout ;
wire \gateSHF0|out[15]~36_combout ;
wire \gateSHF0|out[15]~37_combout ;
wire \gateSHF0|out[15]~39_combout ;
wire \regfile0|reg_memory~31_q ;
wire \regfile0|reg_memory~270_combout ;
wire \regfile0|reg_memory~271_combout ;
wire \sr2mux|out[15]~33_combout ;
wire \sr2mux|out[15]~34_combout ;
wire \gateMDR0|out[15]~42_combout ;
wire \gateMDR0|out[15]~43_combout ;
wire \alu0|Add0~29 ;
wire \alu0|Add0~30_combout ;
wire \gateMDR0|out[15]~45_combout ;
wire \gateMDR0|out[15]~46_combout ;
wire \gateMDR0|out[15]~59_combout ;
wire \regfile0|reg_memory~95_q ;
wire \regfile0|reg_memory~127_q ;
wire \regfile0|reg_memory~79_q ;
wire \regfile0|reg_memory~111_q ;
wire \regfile0|reg_memory~191_combout ;
wire \regfile0|reg_memory~192_combout ;
wire \regfile0|reg_memory~195_combout ;
wire \shf|ShiftRight0~15_combout ;
wire \shf|ShiftRight0~16_combout ;
wire \shf|ShiftRight0~20_combout ;
wire \gateSHF0|out[11]~26_combout ;
wire \regfile0|reg_memory~11_q ;
wire \regfile0|reg_memory~254_combout ;
wire \regfile0|reg_memory~255_combout ;
wire \regfile0|reg_memory~107_q ;
wire \regfile0|reg_memory~252_combout ;
wire \regfile0|reg_memory~253_combout ;
wire \sr2mux|out[11]~25_combout ;
wire \sr2mux|out[11]~26_combout ;
wire \alu0|Add0~22_combout ;
wire \alu0|Mux4~0_combout ;
wire \alu0|Mux4~1_combout ;
wire \adder0|out[11]~22_combout ;
wire \pcinc2|out[11]~20_combout ;
wire \pcmux|out[11]~25_combout ;
wire \pcmux|out[11]~26_combout ;
wire \gateMDR0|out[11]~34_combout ;
wire \shf|out[9]~27_combout ;
wire \shf|out[11]~33_combout ;
wire \shf|out[11]~34_combout ;
wire \gateSHF0|out[11]~42_combout ;
wire \gateMDR0|out[11]~35_combout ;
wire \gateMDR0|out[11]~56_combout ;
wire \ir0|out[11]~feeder_combout ;
wire \control0|Selector0~1_combout ;
wire \control0|Selector0~2_combout ;
wire \regfile0|reg_memory~275_combout ;
wire \regfile0|reg_memory~113_q ;
wire \regfile0|reg_memory~138_combout ;
wire \regfile0|reg_memory~33_q ;
wire \regfile0|reg_memory~49_q ;
wire \regfile0|reg_memory~17_q ;
wire \regfile0|reg_memory~139_combout ;
wire \regfile0|reg_memory~140_combout ;
wire \regfile0|reg_memory~141_combout ;
wire \shf|ShiftLeft0~8_combout ;
wire \adder0|out[1]~2_combout ;
wire \pcinc2|out[1]~0_combout ;
wire \pcmux|out[1]~4_combout ;
wire \pcmux|out[1]~6_combout ;
wire \alu0|Add0~2_combout ;
wire \alu0|Mux14~0_combout ;
wire \alu0|Mux14~1_combout ;
wire \gateMDR0|out[1]~7_combout ;
wire \gateMDR0|out[1]~8_combout ;
wire \shf|ShiftRight0~4_combout ;
wire \shf|ShiftRight1~10_combout ;
wire \shf|ShiftRight1~11_combout ;
wire \shf|ShiftRight1~15_combout ;
wire \shf|ShiftRight0~5_combout ;
wire \shf|ShiftRight1~16_combout ;
wire \shf|out~0_combout ;
wire \shf|out~4_combout ;
wire \gateSHF0|out[1]~11_combout ;
wire \gateMDR0|out[1]~9_combout ;
wire \gateMDR0|out[1]~49_combout ;
wire \shf|ShiftLeft0~6_combout ;
wire \shf|ShiftRight0~21_combout ;
wire \shf|out[3]~10_combout ;
wire \shf|ShiftRight0~17_combout ;
wire \shf|ShiftRight0~18_combout ;
wire \shf|ShiftRight0~19_combout ;
wire \shf|ShiftRight1~19_combout ;
wire \shf|out[3]~12_combout ;
wire \shf|out[3]~13_combout ;
wire \gateSHF0|out[3]~14_combout ;
wire \gateSHF0|out[3]~15_combout ;
wire \regfile0|reg_memory~51feeder_combout ;
wire \regfile0|reg_memory~51_q ;
wire \regfile0|reg_memory~223_combout ;
wire \regfile0|reg_memory~220_combout ;
wire \regfile0|reg_memory~221_combout ;
wire \sr2mux|out[3]~9_combout ;
wire \alu0|result~2_combout ;
wire \alu0|Add0~6_combout ;
wire \alu0|Mux12~0_combout ;
wire \alu0|Mux12~1_combout ;
wire \gateMDR0|out[3]~13_combout ;
wire \gateMDR0|out[3]~14_combout ;
wire \gateMDR0|out[3]~15_combout ;
wire \gateMDR0|out[3]~50_combout ;
wire \shf|out[2]~11_combout ;
wire \regfile0|reg_memory~18feeder_combout ;
wire \regfile0|reg_memory~18_q ;
wire \regfile0|reg_memory~218_combout ;
wire \regfile0|reg_memory~219_combout ;
wire \regfile0|reg_memory~98feeder_combout ;
wire \regfile0|reg_memory~98_q ;
wire \regfile0|reg_memory~216_combout ;
wire \regfile0|reg_memory~217_combout ;
wire \sr2mux|out[2]~6_combout ;
wire \sr2mux|out[2]~7_combout ;
wire \alu0|result~1_combout ;
wire \alu0|Add0~4_combout ;
wire \alu0|Mux13~0_combout ;
wire \alu0|Mux13~1_combout ;
wire \gateMDR0|out[2]~10_combout ;
wire \gateMDR0|out[2]~11_combout ;
wire \shf|ShiftRight0~3_combout ;
wire \shf|out[3]~6_combout ;
wire \shf|ShiftRight0~2_combout ;
wire \shf|out[2]~8_combout ;
wire \shf|out[2]~9_combout ;
wire \gateSHF0|out[2]~12_combout ;
wire \gateSHF0|out[2]~13_combout ;
wire \gateMDR0|out[2]~12_combout ;
wire \gateMDR0|out[2]~51_combout ;
wire \shf|ShiftLeft0~21_combout ;
wire \alu0|Add0~10_combout ;
wire \alu0|Mux10~0_combout ;
wire \alu0|Mux10~1_combout ;
wire \gateMDR0|out[5]~19_combout ;
wire \gateMDR0|out[5]~20_combout ;
wire \shf|out~1_combout ;
wire \shf|ShiftRight0~23_combout ;
wire \shf|ShiftRight1~21_combout ;
wire \shf|ShiftRight1~23_combout ;
wire \shf|out[5]~17_combout ;
wire \shf|out[5]~18_combout ;
wire \gateSHF0|out[5]~17_combout ;
wire \gateMDR0|out[5]~21_combout ;
wire \gateMDR0|out[5]~54_combout ;
wire \regfile0|reg_memory~53_q ;
wire \regfile0|reg_memory~37feeder_combout ;
wire \regfile0|reg_memory~37_q ;
wire \regfile0|reg_memory~5feeder_combout ;
wire \regfile0|reg_memory~5_q ;
wire \regfile0|reg_memory~164_combout ;
wire \regfile0|reg_memory~165_combout ;
wire \regfile0|reg_memory~117_q ;
wire \regfile0|reg_memory~101feeder_combout ;
wire \regfile0|reg_memory~101_q ;
wire \regfile0|reg_memory~162_combout ;
wire \regfile0|reg_memory~163_combout ;
wire \regfile0|reg_memory~166_combout ;
wire \addr1mux|out[5]~5_combout ;
wire \adder0|out[5]~10_combout ;
wire \pcmux|out[5]~13_combout ;
wire \pcmux|out[5]~14_combout ;
wire \pcinc2|out[1]~1 ;
wire \pcinc2|out[2]~3 ;
wire \pcinc2|out[3]~5 ;
wire \pcinc2|out[4]~7 ;
wire \pcinc2|out[5]~9 ;
wire \pcinc2|out[6]~11 ;
wire \pcinc2|out[7]~12_combout ;
wire \adder0|out[7]~14_combout ;
wire \pcmux|out[7]~17_combout ;
wire \pcmux|out[7]~18_combout ;
wire \pcinc2|out[7]~13 ;
wire \pcinc2|out[8]~15 ;
wire \pcinc2|out[9]~17 ;
wire \pcinc2|out[10]~19 ;
wire \pcinc2|out[11]~21 ;
wire \pcinc2|out[12]~23 ;
wire \pcinc2|out[13]~24_combout ;
wire \adder0|out[13]~26_combout ;
wire \pcmux|out[13]~29_combout ;
wire \pcmux|out[13]~30_combout ;
wire \gateMDR0|out[13]~38_combout ;
wire \gateALU0|out[13]~3_combout ;
wire \alu0|Add0~26_combout ;
wire \gateALU0|out[13]~5_combout ;
wire \gateALU0|out[13]~6_combout ;
wire \shf|out[13]~38_combout ;
wire \shf|out[13]~41_combout ;
wire \shf|out[13]~42_combout ;
wire \shf|out[13]~43_combout ;
wire \gateMDR0|out[13]~39_combout ;
wire \gateMDR0|out[13]~62_combout ;
wire \control0|Mux4~2_combout ;
wire \control0|Mux4~3_combout ;
wire \control0|Mux4~7_combout ;
wire \control0|state[3]~0_combout ;
wire \control0|Mux3~5_combout ;
wire \control0|Mux2~1_combout ;
wire \control0|Mux2~3_combout ;
wire \control0|Mux2~4_combout ;
wire \control0|Mux2~2_combout ;
wire \control0|Mux2~5_combout ;
wire \control0|Mux3~2_combout ;
wire \control0|Mux3~3_combout ;
wire \ir0|out[14]~feeder_combout ;
wire \control0|Mux3~0_combout ;
wire \control0|Mux3~1_combout ;
wire \control0|Mux3~6_combout ;
wire \control0|Mux4~1_combout ;
wire \memory0|counter[0]~3_combout ;
wire \memory0|Add0~2_combout ;
wire \memory0|Add0~1_combout ;
wire \memory0|Add0~0_combout ;
wire \memory0|LessThan0~0_combout ;
wire \memory0|r~q ;
wire \control0|Mux4~0_combout ;
wire \control0|Mux5~3_combout ;
wire \control0|Mux5~0_combout ;
wire \control0|Mux5~2_combout ;
wire \control0|Mux5~4_combout ;
wire \control0|WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \pcmux|out[0]~2_combout ;
wire \pcmux|out[0]~3_combout ;
wire \gateMDR0|out[0]~2_combout ;
wire \gateMDR0|out[0]~3_combout ;
wire \alu0|Add0~0_combout ;
wire \gateALU0|out[0]~0_combout ;
wire \gateALU0|out[0]~1_combout ;
wire \gateSHF0|out[0]~6_combout ;
wire \gateSHF0|out[0]~7_combout ;
wire \gateSHF0|out[0]~8_combout ;
wire \gateSHF0|out[0]~9_combout ;
wire \gateSHF0|out[0]~10_combout ;
wire \gateMDR0|out[0]~4_combout ;
wire \gateMDR0|out[15]~64_combout ;
wire [2:0] \control0|sr2 ;
wire [15:0] \ir0|out ;
wire [1:0] \control0|pcmux ;
wire [5:0] \control0|state ;
wire [2:0] \control0|sr1 ;
wire [15:0] \shf|out ;
wire [2:0] \control0|dr ;
wire [15:0] \pc0|out ;
wire [3:0] \memory0|counter ;

wire [17:0] \control0|WideOr0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \control0|WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout  = \control0|WideOr0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \control0|WideOr0_rtl_0|auto_generated|ram_block1a1  = \control0|WideOr0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \control0|WideOr0_rtl_0|auto_generated|ram_block1a2  = \control0|WideOr0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \control0|WideOr0_rtl_0|auto_generated|ram_block1a3  = \control0|WideOr0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \control0|WideOr0_rtl_0|auto_generated|ram_block1a4  = \control0|WideOr0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \control0|WideOr0_rtl_0|auto_generated|ram_block1a5  = \control0|WideOr0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \control0|WideOr0_rtl_0|auto_generated|ram_block1a6  = \control0|WideOr0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \control0|WideOr0_rtl_0|auto_generated|ram_block1a7  = \control0|WideOr0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \control0|WideOr0_rtl_0|auto_generated|ram_block1a10  = \control0|WideOr0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \control0|WideOr0_rtl_0|auto_generated|ram_block1a11  = \control0|WideOr0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \control0|WideOr0_rtl_0|auto_generated|ram_block1a12  = \control0|WideOr0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \control0|WideOr0_rtl_0|auto_generated|ram_block1a13  = \control0|WideOr0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \control0|WideOr0_rtl_0|auto_generated|ram_block1a14  = \control0|WideOr0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \control0|WideOr0_rtl_0|auto_generated|ram_block1a15  = \control0|WideOr0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];

// Location: LCCOMB_X28_Y17_N0
cycloneive_lcell_comb \adder0|out[0]~0 (
// Equation(s):
// \adder0|out[0]~0_combout  = (\addr1mux|out[0]~0_combout  & (\addr2_lshf1|out[0]~0_combout  $ (VCC))) # (!\addr1mux|out[0]~0_combout  & (\addr2_lshf1|out[0]~0_combout  & VCC))
// \adder0|out[0]~1  = CARRY((\addr1mux|out[0]~0_combout  & \addr2_lshf1|out[0]~0_combout ))

	.dataa(\addr1mux|out[0]~0_combout ),
	.datab(\addr2_lshf1|out[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder0|out[0]~0_combout ),
	.cout(\adder0|out[0]~1 ));
// synopsys translate_off
defparam \adder0|out[0]~0 .lut_mask = 16'h6688;
defparam \adder0|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneive_lcell_comb \adder0|out[2]~4 (
// Equation(s):
// \adder0|out[2]~4_combout  = ((\addr2_lshf1|out[2]~2_combout  $ (\addr1mux|out[2]~2_combout  $ (!\adder0|out[1]~3 )))) # (GND)
// \adder0|out[2]~5  = CARRY((\addr2_lshf1|out[2]~2_combout  & ((\addr1mux|out[2]~2_combout ) # (!\adder0|out[1]~3 ))) # (!\addr2_lshf1|out[2]~2_combout  & (\addr1mux|out[2]~2_combout  & !\adder0|out[1]~3 )))

	.dataa(\addr2_lshf1|out[2]~2_combout ),
	.datab(\addr1mux|out[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|out[1]~3 ),
	.combout(\adder0|out[2]~4_combout ),
	.cout(\adder0|out[2]~5 ));
// synopsys translate_off
defparam \adder0|out[2]~4 .lut_mask = 16'h698E;
defparam \adder0|out[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N4
cycloneive_lcell_comb \pcinc2|out[2]~2 (
// Equation(s):
// \pcinc2|out[2]~2_combout  = (\pc0|out [2] & (!\pcinc2|out[1]~1 )) # (!\pc0|out [2] & ((\pcinc2|out[1]~1 ) # (GND)))
// \pcinc2|out[2]~3  = CARRY((!\pcinc2|out[1]~1 ) # (!\pc0|out [2]))

	.dataa(gnd),
	.datab(\pc0|out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcinc2|out[1]~1 ),
	.combout(\pcinc2|out[2]~2_combout ),
	.cout(\pcinc2|out[2]~3 ));
// synopsys translate_off
defparam \pcinc2|out[2]~2 .lut_mask = 16'h3C3F;
defparam \pcinc2|out[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N6
cycloneive_lcell_comb \pcinc2|out[3]~4 (
// Equation(s):
// \pcinc2|out[3]~4_combout  = (\pc0|out [3] & (\pcinc2|out[2]~3  $ (GND))) # (!\pc0|out [3] & (!\pcinc2|out[2]~3  & VCC))
// \pcinc2|out[3]~5  = CARRY((\pc0|out [3] & !\pcinc2|out[2]~3 ))

	.dataa(gnd),
	.datab(\pc0|out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcinc2|out[2]~3 ),
	.combout(\pcinc2|out[3]~4_combout ),
	.cout(\pcinc2|out[3]~5 ));
// synopsys translate_off
defparam \pcinc2|out[3]~4 .lut_mask = 16'hC30C;
defparam \pcinc2|out[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N8
cycloneive_lcell_comb \pcinc2|out[4]~6 (
// Equation(s):
// \pcinc2|out[4]~6_combout  = (\pc0|out [4] & (!\pcinc2|out[3]~5 )) # (!\pc0|out [4] & ((\pcinc2|out[3]~5 ) # (GND)))
// \pcinc2|out[4]~7  = CARRY((!\pcinc2|out[3]~5 ) # (!\pc0|out [4]))

	.dataa(gnd),
	.datab(\pc0|out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcinc2|out[3]~5 ),
	.combout(\pcinc2|out[4]~6_combout ),
	.cout(\pcinc2|out[4]~7 ));
// synopsys translate_off
defparam \pcinc2|out[4]~6 .lut_mask = 16'h3C3F;
defparam \pcinc2|out[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N10
cycloneive_lcell_comb \pcinc2|out[5]~8 (
// Equation(s):
// \pcinc2|out[5]~8_combout  = (\pc0|out [5] & (\pcinc2|out[4]~7  $ (GND))) # (!\pc0|out [5] & (!\pcinc2|out[4]~7  & VCC))
// \pcinc2|out[5]~9  = CARRY((\pc0|out [5] & !\pcinc2|out[4]~7 ))

	.dataa(gnd),
	.datab(\pc0|out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcinc2|out[4]~7 ),
	.combout(\pcinc2|out[5]~8_combout ),
	.cout(\pcinc2|out[5]~9 ));
// synopsys translate_off
defparam \pcinc2|out[5]~8 .lut_mask = 16'hC30C;
defparam \pcinc2|out[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneive_lcell_comb \adder0|out[6]~12 (
// Equation(s):
// \adder0|out[6]~12_combout  = ((\addr1mux|out[6]~6_combout  $ (\addr2_lshf1|out[6]~7_combout  $ (!\adder0|out[5]~11 )))) # (GND)
// \adder0|out[6]~13  = CARRY((\addr1mux|out[6]~6_combout  & ((\addr2_lshf1|out[6]~7_combout ) # (!\adder0|out[5]~11 ))) # (!\addr1mux|out[6]~6_combout  & (\addr2_lshf1|out[6]~7_combout  & !\adder0|out[5]~11 )))

	.dataa(\addr1mux|out[6]~6_combout ),
	.datab(\addr2_lshf1|out[6]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|out[5]~11 ),
	.combout(\adder0|out[6]~12_combout ),
	.cout(\adder0|out[6]~13 ));
// synopsys translate_off
defparam \adder0|out[6]~12 .lut_mask = 16'h698E;
defparam \adder0|out[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N12
cycloneive_lcell_comb \pcinc2|out[6]~10 (
// Equation(s):
// \pcinc2|out[6]~10_combout  = (\pc0|out [6] & (!\pcinc2|out[5]~9 )) # (!\pc0|out [6] & ((\pcinc2|out[5]~9 ) # (GND)))
// \pcinc2|out[6]~11  = CARRY((!\pcinc2|out[5]~9 ) # (!\pc0|out [6]))

	.dataa(\pc0|out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcinc2|out[5]~9 ),
	.combout(\pcinc2|out[6]~10_combout ),
	.cout(\pcinc2|out[6]~11 ));
// synopsys translate_off
defparam \pcinc2|out[6]~10 .lut_mask = 16'h5A5F;
defparam \pcinc2|out[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \adder0|out[8]~16 (
// Equation(s):
// \adder0|out[8]~16_combout  = ((\addr1mux|out[8]~8_combout  $ (\addr2_lshf1|out[8]~11_combout  $ (!\adder0|out[7]~15 )))) # (GND)
// \adder0|out[8]~17  = CARRY((\addr1mux|out[8]~8_combout  & ((\addr2_lshf1|out[8]~11_combout ) # (!\adder0|out[7]~15 ))) # (!\addr1mux|out[8]~8_combout  & (\addr2_lshf1|out[8]~11_combout  & !\adder0|out[7]~15 )))

	.dataa(\addr1mux|out[8]~8_combout ),
	.datab(\addr2_lshf1|out[8]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|out[7]~15 ),
	.combout(\adder0|out[8]~16_combout ),
	.cout(\adder0|out[8]~17 ));
// synopsys translate_off
defparam \adder0|out[8]~16 .lut_mask = 16'h698E;
defparam \adder0|out[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N16
cycloneive_lcell_comb \pcinc2|out[8]~14 (
// Equation(s):
// \pcinc2|out[8]~14_combout  = (\pc0|out [8] & (!\pcinc2|out[7]~13 )) # (!\pc0|out [8] & ((\pcinc2|out[7]~13 ) # (GND)))
// \pcinc2|out[8]~15  = CARRY((!\pcinc2|out[7]~13 ) # (!\pc0|out [8]))

	.dataa(\pc0|out [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcinc2|out[7]~13 ),
	.combout(\pcinc2|out[8]~14_combout ),
	.cout(\pcinc2|out[8]~15 ));
// synopsys translate_off
defparam \pcinc2|out[8]~14 .lut_mask = 16'h5A5F;
defparam \pcinc2|out[8]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N18
cycloneive_lcell_comb \pcinc2|out[9]~16 (
// Equation(s):
// \pcinc2|out[9]~16_combout  = (\pc0|out [9] & (\pcinc2|out[8]~15  $ (GND))) # (!\pc0|out [9] & (!\pcinc2|out[8]~15  & VCC))
// \pcinc2|out[9]~17  = CARRY((\pc0|out [9] & !\pcinc2|out[8]~15 ))

	.dataa(\pc0|out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcinc2|out[8]~15 ),
	.combout(\pcinc2|out[9]~16_combout ),
	.cout(\pcinc2|out[9]~17 ));
// synopsys translate_off
defparam \pcinc2|out[9]~16 .lut_mask = 16'hA50A;
defparam \pcinc2|out[9]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneive_lcell_comb \adder0|out[10]~20 (
// Equation(s):
// \adder0|out[10]~20_combout  = ((\addr1mux|out[10]~10_combout  $ (\addr2_lshf1|out[10]~16_combout  $ (!\adder0|out[9]~19 )))) # (GND)
// \adder0|out[10]~21  = CARRY((\addr1mux|out[10]~10_combout  & ((\addr2_lshf1|out[10]~16_combout ) # (!\adder0|out[9]~19 ))) # (!\addr1mux|out[10]~10_combout  & (\addr2_lshf1|out[10]~16_combout  & !\adder0|out[9]~19 )))

	.dataa(\addr1mux|out[10]~10_combout ),
	.datab(\addr2_lshf1|out[10]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|out[9]~19 ),
	.combout(\adder0|out[10]~20_combout ),
	.cout(\adder0|out[10]~21 ));
// synopsys translate_off
defparam \adder0|out[10]~20 .lut_mask = 16'h698E;
defparam \adder0|out[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N20
cycloneive_lcell_comb \pcinc2|out[10]~18 (
// Equation(s):
// \pcinc2|out[10]~18_combout  = (\pc0|out [10] & (!\pcinc2|out[9]~17 )) # (!\pc0|out [10] & ((\pcinc2|out[9]~17 ) # (GND)))
// \pcinc2|out[10]~19  = CARRY((!\pcinc2|out[9]~17 ) # (!\pc0|out [10]))

	.dataa(\pc0|out [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcinc2|out[9]~17 ),
	.combout(\pcinc2|out[10]~18_combout ),
	.cout(\pcinc2|out[10]~19 ));
// synopsys translate_off
defparam \pcinc2|out[10]~18 .lut_mask = 16'h5A5F;
defparam \pcinc2|out[10]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N26
cycloneive_lcell_comb \pcinc2|out[13]~24 (
// Equation(s):
// \pcinc2|out[13]~24_combout  = (\pc0|out [13] & (\pcinc2|out[12]~23  $ (GND))) # (!\pc0|out [13] & (!\pcinc2|out[12]~23  & VCC))
// \pcinc2|out[13]~25  = CARRY((\pc0|out [13] & !\pcinc2|out[12]~23 ))

	.dataa(gnd),
	.datab(\pc0|out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcinc2|out[12]~23 ),
	.combout(\pcinc2|out[13]~24_combout ),
	.cout(\pcinc2|out[13]~25 ));
// synopsys translate_off
defparam \pcinc2|out[13]~24 .lut_mask = 16'hC30C;
defparam \pcinc2|out[13]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneive_lcell_comb \adder0|out[14]~28 (
// Equation(s):
// \adder0|out[14]~28_combout  = ((\addr1mux|out[14]~14_combout  $ (\addr2mux|Mux1~1_combout  $ (!\adder0|out[13]~27 )))) # (GND)
// \adder0|out[14]~29  = CARRY((\addr1mux|out[14]~14_combout  & ((\addr2mux|Mux1~1_combout ) # (!\adder0|out[13]~27 ))) # (!\addr1mux|out[14]~14_combout  & (\addr2mux|Mux1~1_combout  & !\adder0|out[13]~27 )))

	.dataa(\addr1mux|out[14]~14_combout ),
	.datab(\addr2mux|Mux1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|out[13]~27 ),
	.combout(\adder0|out[14]~28_combout ),
	.cout(\adder0|out[14]~29 ));
// synopsys translate_off
defparam \adder0|out[14]~28 .lut_mask = 16'h698E;
defparam \adder0|out[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N28
cycloneive_lcell_comb \pcinc2|out[14]~26 (
// Equation(s):
// \pcinc2|out[14]~26_combout  = (\pc0|out [14] & (!\pcinc2|out[13]~25 )) # (!\pc0|out [14] & ((\pcinc2|out[13]~25 ) # (GND)))
// \pcinc2|out[14]~27  = CARRY((!\pcinc2|out[13]~25 ) # (!\pc0|out [14]))

	.dataa(gnd),
	.datab(\pc0|out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcinc2|out[13]~25 ),
	.combout(\pcinc2|out[14]~26_combout ),
	.cout(\pcinc2|out[14]~27 ));
// synopsys translate_off
defparam \pcinc2|out[14]~26 .lut_mask = 16'h3C3F;
defparam \pcinc2|out[14]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneive_lcell_comb \adder0|out[15]~30 (
// Equation(s):
// \adder0|out[15]~30_combout  = \addr2mux|Mux1~1_combout  $ (\adder0|out[14]~29  $ (\addr1mux|out[15]~15_combout ))

	.dataa(gnd),
	.datab(\addr2mux|Mux1~1_combout ),
	.datac(gnd),
	.datad(\addr1mux|out[15]~15_combout ),
	.cin(\adder0|out[14]~29 ),
	.combout(\adder0|out[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \adder0|out[15]~30 .lut_mask = 16'hC33C;
defparam \adder0|out[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N30
cycloneive_lcell_comb \pcinc2|out[15]~28 (
// Equation(s):
// \pcinc2|out[15]~28_combout  = \pcinc2|out[14]~27  $ (!\pc0|out [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc0|out [15]),
	.cin(\pcinc2|out[14]~27 ),
	.combout(\pcinc2|out[15]~28_combout ),
	.cout());
// synopsys translate_off
defparam \pcinc2|out[15]~28 .lut_mask = 16'hF00F;
defparam \pcinc2|out[15]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y15_N17
dffeas \regfile0|reg_memory~0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~0 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N26
cycloneive_lcell_comb \regfile0|reg_memory~130 (
// Equation(s):
// \regfile0|reg_memory~130_combout  = (\control0|sr1 [1] & (((\control0|sr1 [0])))) # (!\control0|sr1 [1] & ((\control0|sr1 [0] & ((\regfile0|reg_memory~16_q ))) # (!\control0|sr1 [0] & (\regfile0|reg_memory~0_q ))))

	.dataa(\regfile0|reg_memory~0_q ),
	.datab(\control0|sr1 [1]),
	.datac(\regfile0|reg_memory~16_q ),
	.datad(\control0|sr1 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~130_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~130 .lut_mask = 16'hFC22;
defparam \regfile0|reg_memory~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N27
dffeas \regfile0|reg_memory~48 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~48 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cycloneive_lcell_comb \regfile0|reg_memory~131 (
// Equation(s):
// \regfile0|reg_memory~131_combout  = (\control0|sr1 [1] & ((\regfile0|reg_memory~130_combout  & (\regfile0|reg_memory~48_q )) # (!\regfile0|reg_memory~130_combout  & ((\regfile0|reg_memory~32_q ))))) # (!\control0|sr1 [1] & 
// (((\regfile0|reg_memory~130_combout ))))

	.dataa(\regfile0|reg_memory~48_q ),
	.datab(\control0|sr1 [1]),
	.datac(\regfile0|reg_memory~32_q ),
	.datad(\regfile0|reg_memory~130_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~131_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~131 .lut_mask = 16'hBBC0;
defparam \regfile0|reg_memory~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N11
dffeas \regfile0|reg_memory~1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~1 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~1 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N21
dffeas \regfile0|reg_memory~7 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~7 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N1
dffeas \regfile0|reg_memory~118 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~275_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~118 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N27
dffeas \regfile0|reg_memory~54 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~54 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N25
dffeas \regfile0|reg_memory~85 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[5]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~85 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N31
dffeas \regfile0|reg_memory~69 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[5]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~274_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~69 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N21
dffeas \regfile0|reg_memory~21 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~277_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~21 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y12_N31
dffeas \regfile0|reg_memory~36 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~36feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~276_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~36 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y12_N7
dffeas \regfile0|reg_memory~40 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[8]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~276_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~40 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N9
dffeas \regfile0|reg_memory~24 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~277_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~24 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N31
dffeas \regfile0|reg_memory~8 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[8]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~8 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
cycloneive_lcell_comb \regfile0|reg_memory~174 (
// Equation(s):
// \regfile0|reg_memory~174_combout  = (\control0|sr1 [0] & (((\regfile0|reg_memory~24_q ) # (\control0|sr1 [1])))) # (!\control0|sr1 [0] & (\regfile0|reg_memory~8_q  & ((!\control0|sr1 [1]))))

	.dataa(\regfile0|reg_memory~8_q ),
	.datab(\regfile0|reg_memory~24_q ),
	.datac(\control0|sr1 [0]),
	.datad(\control0|sr1 [1]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~174_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~174 .lut_mask = 16'hF0CA;
defparam \regfile0|reg_memory~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N13
dffeas \regfile0|reg_memory~56 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[8]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~56 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N6
cycloneive_lcell_comb \regfile0|reg_memory~175 (
// Equation(s):
// \regfile0|reg_memory~175_combout  = (\control0|sr1 [1] & ((\regfile0|reg_memory~174_combout  & (\regfile0|reg_memory~56_q )) # (!\regfile0|reg_memory~174_combout  & ((\regfile0|reg_memory~40_q ))))) # (!\control0|sr1 [1] & 
// (((\regfile0|reg_memory~174_combout ))))

	.dataa(\control0|sr1 [1]),
	.datab(\regfile0|reg_memory~56_q ),
	.datac(\regfile0|reg_memory~40_q ),
	.datad(\regfile0|reg_memory~174_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~175_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~175 .lut_mask = 16'hDDA0;
defparam \regfile0|reg_memory~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N27
dffeas \regfile0|reg_memory~27 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[11]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~277_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~27 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneive_lcell_comb \regfile0|reg_memory~178 (
// Equation(s):
// \regfile0|reg_memory~178_combout  = (\control0|sr1 [1] & (\control0|sr1 [0])) # (!\control0|sr1 [1] & ((\control0|sr1 [0] & (\regfile0|reg_memory~27_q )) # (!\control0|sr1 [0] & ((\regfile0|reg_memory~11_q )))))

	.dataa(\control0|sr1 [1]),
	.datab(\control0|sr1 [0]),
	.datac(\regfile0|reg_memory~27_q ),
	.datad(\regfile0|reg_memory~11_q ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~178_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~178 .lut_mask = 16'hD9C8;
defparam \regfile0|reg_memory~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N31
dffeas \regfile0|reg_memory~121 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[9]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~275_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~121 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N25
dffeas \regfile0|reg_memory~57 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[9]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~57 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N9
dffeas \regfile0|reg_memory~110 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[14]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~110 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N24
cycloneive_lcell_comb \regfile0|reg_memory~198 (
// Equation(s):
// \regfile0|reg_memory~198_combout  = (\control0|sr1 [1] & (((\control0|sr1 [0])))) # (!\control0|sr1 [1] & ((\control0|sr1 [0] & (\regfile0|reg_memory~30_q )) # (!\control0|sr1 [0] & ((\regfile0|reg_memory~14_q )))))

	.dataa(\regfile0|reg_memory~30_q ),
	.datab(\control0|sr1 [1]),
	.datac(\regfile0|reg_memory~14_q ),
	.datad(\control0|sr1 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~198_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~198 .lut_mask = 16'hEE30;
defparam \regfile0|reg_memory~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N25
dffeas \regfile0|reg_memory~77 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~274_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~77 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N13
dffeas \regfile0|reg_memory~125 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~125feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~275_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~125 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N21
dffeas \regfile0|reg_memory~124 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~124feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~275_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~124 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N7
dffeas \regfile0|reg_memory~12 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~12feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~12 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N22
cycloneive_lcell_comb \regfile0|reg_memory~211 (
// Equation(s):
// \regfile0|reg_memory~211_combout  = (\control0|sr2 [0] & (((\control0|sr2 [1])))) # (!\control0|sr2 [0] & ((\control0|sr2 [1] & ((\regfile0|reg_memory~97_q ))) # (!\control0|sr2 [1] & (\regfile0|reg_memory~65_q ))))

	.dataa(\control0|sr2 [0]),
	.datab(\regfile0|reg_memory~65_q ),
	.datac(\control0|sr2 [1]),
	.datad(\regfile0|reg_memory~97_q ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~211_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~211 .lut_mask = 16'hF4A4;
defparam \regfile0|reg_memory~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
cycloneive_lcell_comb \regfile0|reg_memory~212 (
// Equation(s):
// \regfile0|reg_memory~212_combout  = (\control0|sr2 [0] & ((\regfile0|reg_memory~211_combout  & ((\regfile0|reg_memory~113_q ))) # (!\regfile0|reg_memory~211_combout  & (\regfile0|reg_memory~81_q )))) # (!\control0|sr2 [0] & 
// (((\regfile0|reg_memory~211_combout ))))

	.dataa(\control0|sr2 [0]),
	.datab(\regfile0|reg_memory~81_q ),
	.datac(\regfile0|reg_memory~113_q ),
	.datad(\regfile0|reg_memory~211_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~212_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~212 .lut_mask = 16'hF588;
defparam \regfile0|reg_memory~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneive_lcell_comb \regfile0|reg_memory~213 (
// Equation(s):
// \regfile0|reg_memory~213_combout  = (\control0|sr2 [1] & (((\control0|sr2 [0])))) # (!\control0|sr2 [1] & ((\control0|sr2 [0] & ((\regfile0|reg_memory~17_q ))) # (!\control0|sr2 [0] & (\regfile0|reg_memory~1_q ))))

	.dataa(\regfile0|reg_memory~1_q ),
	.datab(\regfile0|reg_memory~17_q ),
	.datac(\control0|sr2 [1]),
	.datad(\control0|sr2 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~213_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~213 .lut_mask = 16'hFC0A;
defparam \regfile0|reg_memory~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cycloneive_lcell_comb \regfile0|reg_memory~214 (
// Equation(s):
// \regfile0|reg_memory~214_combout  = (\control0|sr2 [1] & ((\regfile0|reg_memory~213_combout  & (\regfile0|reg_memory~49_q )) # (!\regfile0|reg_memory~213_combout  & ((\regfile0|reg_memory~33_q ))))) # (!\control0|sr2 [1] & 
// (((\regfile0|reg_memory~213_combout ))))

	.dataa(\regfile0|reg_memory~49_q ),
	.datab(\control0|sr2 [1]),
	.datac(\regfile0|reg_memory~33_q ),
	.datad(\regfile0|reg_memory~213_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~214_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~214 .lut_mask = 16'hBBC0;
defparam \regfile0|reg_memory~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneive_lcell_comb \sr2mux|out[1]~2 (
// Equation(s):
// \sr2mux|out[1]~2_combout  = (\control0|sr2mux~q  & (\control0|sr2 [2])) # (!\control0|sr2mux~q  & ((\ir0|out [1])))

	.dataa(\control0|sr2 [2]),
	.datab(\control0|sr2mux~q ),
	.datac(\ir0|out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sr2mux|out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[1]~2 .lut_mask = 16'hB8B8;
defparam \sr2mux|out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N14
cycloneive_lcell_comb \sr2mux|out[1]~3 (
// Equation(s):
// \sr2mux|out[1]~3_combout  = (\control0|sr2mux~q  & ((\sr2mux|out[1]~2_combout  & ((\regfile0|reg_memory~212_combout ))) # (!\sr2mux|out[1]~2_combout  & (\regfile0|reg_memory~214_combout )))) # (!\control0|sr2mux~q  & (((\sr2mux|out[1]~2_combout ))))

	.dataa(\regfile0|reg_memory~214_combout ),
	.datab(\control0|sr2mux~q ),
	.datac(\sr2mux|out[1]~2_combout ),
	.datad(\regfile0|reg_memory~212_combout ),
	.cin(gnd),
	.combout(\sr2mux|out[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[1]~3 .lut_mask = 16'hF838;
defparam \sr2mux|out[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N30
cycloneive_lcell_comb \sr2mux|out[1]~4 (
// Equation(s):
// \sr2mux|out[1]~4_combout  = (\control0|sr2mux~q  & ((\control0|sr2 [2] & (\regfile0|reg_memory~212_combout )) # (!\control0|sr2 [2] & ((\regfile0|reg_memory~214_combout )))))

	.dataa(\regfile0|reg_memory~212_combout ),
	.datab(\control0|sr2mux~q ),
	.datac(\control0|sr2 [2]),
	.datad(\regfile0|reg_memory~214_combout ),
	.cin(gnd),
	.combout(\sr2mux|out[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[1]~4 .lut_mask = 16'h8C80;
defparam \sr2mux|out[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneive_lcell_comb \alu0|result~0 (
// Equation(s):
// \alu0|result~0_combout  = (\regfile0|reg_memory~141_combout  & ((\sr2mux|out[1]~4_combout ) # ((!\control0|sr2mux~q  & \ir0|out [1]))))

	.dataa(\control0|sr2mux~q ),
	.datab(\regfile0|reg_memory~141_combout ),
	.datac(\ir0|out [1]),
	.datad(\sr2mux|out[1]~4_combout ),
	.cin(gnd),
	.combout(\alu0|result~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|result~0 .lut_mask = 16'hCC40;
defparam \alu0|result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneive_lcell_comb \shf|ShiftRight1~13 (
// Equation(s):
// \shf|ShiftRight1~13_combout  = (\ir0|out [1] & ((\ir0|out [0] & (\regfile0|reg_memory~210_combout )) # (!\ir0|out [0] & ((\regfile0|reg_memory~180_combout )))))

	.dataa(\ir0|out [0]),
	.datab(\regfile0|reg_memory~210_combout ),
	.datac(\ir0|out [1]),
	.datad(\regfile0|reg_memory~180_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight1~13_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight1~13 .lut_mask = 16'hD080;
defparam \shf|ShiftRight1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneive_lcell_comb \shf|out~2 (
// Equation(s):
// \shf|out~2_combout  = (\ir0|out [1] & (\regfile0|reg_memory~195_combout  & ((\ir0|out [5]) # (!\ir0|out [0]))))

	.dataa(\ir0|out [0]),
	.datab(\ir0|out [5]),
	.datac(\ir0|out [1]),
	.datad(\regfile0|reg_memory~195_combout ),
	.cin(gnd),
	.combout(\shf|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out~2 .lut_mask = 16'hD000;
defparam \shf|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneive_lcell_comb \shf|out~3 (
// Equation(s):
// \shf|out~3_combout  = (\shf|out~2_combout ) # (\shf|out~1_combout )

	.dataa(gnd),
	.datab(\shf|out~2_combout ),
	.datac(gnd),
	.datad(\shf|out~1_combout ),
	.cin(gnd),
	.combout(\shf|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out~3 .lut_mask = 16'hFFCC;
defparam \shf|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneive_lcell_comb \sr2mux|out[2]~5 (
// Equation(s):
// \sr2mux|out[2]~5_combout  = (\control0|sr2mux~q  & (!\control0|sr2 [2])) # (!\control0|sr2mux~q  & ((\ir0|out [2])))

	.dataa(gnd),
	.datab(\control0|sr2mux~q ),
	.datac(\control0|sr2 [2]),
	.datad(\ir0|out [2]),
	.cin(gnd),
	.combout(\sr2mux|out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[2]~5 .lut_mask = 16'h3F0C;
defparam \sr2mux|out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneive_lcell_comb \shf|ShiftRight0~9 (
// Equation(s):
// \shf|ShiftRight0~9_combout  = (\shf|ShiftLeft0~6_combout  & ((\regfile0|reg_memory~161_combout ) # ((\shf|ShiftLeft0~7_combout  & \regfile0|reg_memory~156_combout )))) # (!\shf|ShiftLeft0~6_combout  & (((\shf|ShiftLeft0~7_combout  & 
// \regfile0|reg_memory~156_combout ))))

	.dataa(\shf|ShiftLeft0~6_combout ),
	.datab(\regfile0|reg_memory~161_combout ),
	.datac(\shf|ShiftLeft0~7_combout ),
	.datad(\regfile0|reg_memory~156_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight0~9 .lut_mask = 16'hF888;
defparam \shf|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneive_lcell_comb \regfile0|reg_memory~222 (
// Equation(s):
// \regfile0|reg_memory~222_combout  = (\control0|sr2 [1] & (((\control0|sr2 [0])))) # (!\control0|sr2 [1] & ((\control0|sr2 [0] & (\regfile0|reg_memory~19_q )) # (!\control0|sr2 [0] & ((\regfile0|reg_memory~3_q )))))

	.dataa(\regfile0|reg_memory~19_q ),
	.datab(\regfile0|reg_memory~3_q ),
	.datac(\control0|sr2 [1]),
	.datad(\control0|sr2 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~222_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~222 .lut_mask = 16'hFA0C;
defparam \regfile0|reg_memory~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneive_lcell_comb \sr2mux|out[3]~8 (
// Equation(s):
// \sr2mux|out[3]~8_combout  = (\control0|sr2mux~q  & (!\control0|sr2 [2])) # (!\control0|sr2mux~q  & ((\ir0|out [3])))

	.dataa(\control0|sr2 [2]),
	.datab(\control0|sr2mux~q ),
	.datac(\ir0|out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sr2mux|out[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[3]~8 .lut_mask = 16'h7474;
defparam \sr2mux|out[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneive_lcell_comb \sr2mux|out[3]~10 (
// Equation(s):
// \sr2mux|out[3]~10_combout  = (\control0|sr2mux~q  & ((\control0|sr2 [2] & ((\regfile0|reg_memory~221_combout ))) # (!\control0|sr2 [2] & (\regfile0|reg_memory~223_combout ))))

	.dataa(\control0|sr2 [2]),
	.datab(\regfile0|reg_memory~223_combout ),
	.datac(\control0|sr2mux~q ),
	.datad(\regfile0|reg_memory~221_combout ),
	.cin(gnd),
	.combout(\sr2mux|out[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[3]~10 .lut_mask = 16'hE040;
defparam \sr2mux|out[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneive_lcell_comb \alu0|result~3 (
// Equation(s):
// \alu0|result~3_combout  = \regfile0|reg_memory~171_combout  $ (((\sr2mux|out[4]~11_combout ) # ((!\control0|sr2mux~q  & \ir0|out [4]))))

	.dataa(\sr2mux|out[4]~11_combout ),
	.datab(\control0|sr2mux~q ),
	.datac(\regfile0|reg_memory~171_combout ),
	.datad(\ir0|out [4]),
	.cin(gnd),
	.combout(\alu0|result~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|result~3 .lut_mask = 16'h4B5A;
defparam \alu0|result~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
cycloneive_lcell_comb \regfile0|reg_memory~228 (
// Equation(s):
// \regfile0|reg_memory~228_combout  = (\control0|sr2 [0] & (((\control0|sr2 [1])))) # (!\control0|sr2 [0] & ((\control0|sr2 [1] & ((\regfile0|reg_memory~101_q ))) # (!\control0|sr2 [1] & (\regfile0|reg_memory~69_q ))))

	.dataa(\control0|sr2 [0]),
	.datab(\regfile0|reg_memory~69_q ),
	.datac(\control0|sr2 [1]),
	.datad(\regfile0|reg_memory~101_q ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~228_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~228 .lut_mask = 16'hF4A4;
defparam \regfile0|reg_memory~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N22
cycloneive_lcell_comb \regfile0|reg_memory~229 (
// Equation(s):
// \regfile0|reg_memory~229_combout  = (\control0|sr2 [0] & ((\regfile0|reg_memory~228_combout  & ((\regfile0|reg_memory~117_q ))) # (!\regfile0|reg_memory~228_combout  & (\regfile0|reg_memory~85_q )))) # (!\control0|sr2 [0] & 
// (((\regfile0|reg_memory~228_combout ))))

	.dataa(\control0|sr2 [0]),
	.datab(\regfile0|reg_memory~85_q ),
	.datac(\regfile0|reg_memory~117_q ),
	.datad(\regfile0|reg_memory~228_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~229_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~229 .lut_mask = 16'hF588;
defparam \regfile0|reg_memory~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N0
cycloneive_lcell_comb \regfile0|reg_memory~230 (
// Equation(s):
// \regfile0|reg_memory~230_combout  = (\control0|sr2 [0] & ((\regfile0|reg_memory~21_q ) # ((\control0|sr2 [1])))) # (!\control0|sr2 [0] & (((!\control0|sr2 [1] & \regfile0|reg_memory~5_q ))))

	.dataa(\regfile0|reg_memory~21_q ),
	.datab(\control0|sr2 [0]),
	.datac(\control0|sr2 [1]),
	.datad(\regfile0|reg_memory~5_q ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~230_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~230 .lut_mask = 16'hCBC8;
defparam \regfile0|reg_memory~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N14
cycloneive_lcell_comb \regfile0|reg_memory~231 (
// Equation(s):
// \regfile0|reg_memory~231_combout  = (\control0|sr2 [1] & ((\regfile0|reg_memory~230_combout  & ((\regfile0|reg_memory~53_q ))) # (!\regfile0|reg_memory~230_combout  & (\regfile0|reg_memory~37_q )))) # (!\control0|sr2 [1] & 
// (((\regfile0|reg_memory~230_combout ))))

	.dataa(\regfile0|reg_memory~37_q ),
	.datab(\regfile0|reg_memory~53_q ),
	.datac(\control0|sr2 [1]),
	.datad(\regfile0|reg_memory~230_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~231_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~231 .lut_mask = 16'hCFA0;
defparam \regfile0|reg_memory~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N6
cycloneive_lcell_comb \sr2mux|out[5]~13 (
// Equation(s):
// \sr2mux|out[5]~13_combout  = (\control0|sr2mux~q  & ((\control0|sr2 [2] & ((\regfile0|reg_memory~229_combout ))) # (!\control0|sr2 [2] & (\regfile0|reg_memory~231_combout ))))

	.dataa(\control0|sr2 [2]),
	.datab(\control0|sr2mux~q ),
	.datac(\regfile0|reg_memory~231_combout ),
	.datad(\regfile0|reg_memory~229_combout ),
	.cin(gnd),
	.combout(\sr2mux|out[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[5]~13 .lut_mask = 16'hC840;
defparam \sr2mux|out[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N12
cycloneive_lcell_comb \sr2mux|out[5]~14 (
// Equation(s):
// \sr2mux|out[5]~14_combout  = (\sr2mux|out[5]~13_combout ) # ((!\control0|sr2mux~q  & \ir0|out [4]))

	.dataa(gnd),
	.datab(\control0|sr2mux~q ),
	.datac(\ir0|out [4]),
	.datad(\sr2mux|out[5]~13_combout ),
	.cin(gnd),
	.combout(\sr2mux|out[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[5]~14 .lut_mask = 16'hFF30;
defparam \sr2mux|out[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N30
cycloneive_lcell_comb \alu0|result~4 (
// Equation(s):
// \alu0|result~4_combout  = (\regfile0|reg_memory~166_combout  & ((\sr2mux|out[5]~13_combout ) # ((\ir0|out [4] & !\control0|sr2mux~q ))))

	.dataa(\ir0|out [4]),
	.datab(\control0|sr2mux~q ),
	.datac(\regfile0|reg_memory~166_combout ),
	.datad(\sr2mux|out[5]~13_combout ),
	.cin(gnd),
	.combout(\alu0|result~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|result~4 .lut_mask = 16'hF020;
defparam \alu0|result~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N5
dffeas \pc0|out[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pcmux|out[6]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control0|WideOr0_rtl_0|auto_generated|ram_block1a7 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc0|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc0|out[6] .is_wysiwyg = "true";
defparam \pc0|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N26
cycloneive_lcell_comb \gateMDR0|out[6]~22 (
// Equation(s):
// \gateMDR0|out[6]~22_combout  = (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout  & ((\ir0|out [6]) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(gnd),
	.datad(\ir0|out [6]),
	.cin(gnd),
	.combout(\gateMDR0|out[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[6]~22 .lut_mask = 16'h3311;
defparam \gateMDR0|out[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneive_lcell_comb \shf|out[7]~21 (
// Equation(s):
// \shf|out[7]~21_combout  = (\shf|out[6]~14_combout  & (((\ir0|out [3])))) # (!\shf|out[6]~14_combout  & ((\ir0|out [3] & (\regfile0|reg_memory~195_combout )) # (!\ir0|out [3] & ((\shf|ShiftRight0~19_combout )))))

	.dataa(\regfile0|reg_memory~195_combout ),
	.datab(\shf|out[6]~14_combout ),
	.datac(\ir0|out [3]),
	.datad(\shf|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\shf|out[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[7]~21 .lut_mask = 16'hE3E0;
defparam \shf|out[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneive_lcell_comb \shf|out[7]~22 (
// Equation(s):
// \shf|out[7]~22_combout  = (\shf|out[6]~14_combout  & ((\shf|out[7]~21_combout  & (\shf|ShiftRight0~27_combout )) # (!\shf|out[7]~21_combout  & ((\shf|ShiftRight0~20_combout ))))) # (!\shf|out[6]~14_combout  & (((\shf|out[7]~21_combout ))))

	.dataa(\shf|ShiftRight0~27_combout ),
	.datab(\shf|out[6]~14_combout ),
	.datac(\shf|ShiftRight0~20_combout ),
	.datad(\shf|out[7]~21_combout ),
	.cin(gnd),
	.combout(\shf|out[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[7]~22 .lut_mask = 16'hBBC0;
defparam \shf|out[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \gateSHF0|out[7]~21 (
// Equation(s):
// \gateSHF0|out[7]~21_combout  = ((\ir0|out [4] & \shf|out[7]~22_combout )) # (!\control0|gateshf~q )

	.dataa(gnd),
	.datab(\control0|gateshf~q ),
	.datac(\ir0|out [4]),
	.datad(\shf|out[7]~22_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[7]~21 .lut_mask = 16'hF333;
defparam \gateSHF0|out[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N30
cycloneive_lcell_comb \regfile0|reg_memory~242 (
// Equation(s):
// \regfile0|reg_memory~242_combout  = (\control0|sr2 [1] & (((\control0|sr2 [0])))) # (!\control0|sr2 [1] & ((\control0|sr2 [0] & (\regfile0|reg_memory~24_q )) # (!\control0|sr2 [0] & ((\regfile0|reg_memory~8_q )))))

	.dataa(\regfile0|reg_memory~24_q ),
	.datab(\control0|sr2 [1]),
	.datac(\regfile0|reg_memory~8_q ),
	.datad(\control0|sr2 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~242_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~242 .lut_mask = 16'hEE30;
defparam \regfile0|reg_memory~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneive_lcell_comb \regfile0|reg_memory~243 (
// Equation(s):
// \regfile0|reg_memory~243_combout  = (\control0|sr2 [1] & ((\regfile0|reg_memory~242_combout  & ((\regfile0|reg_memory~56_q ))) # (!\regfile0|reg_memory~242_combout  & (\regfile0|reg_memory~40_q )))) # (!\control0|sr2 [1] & 
// (((\regfile0|reg_memory~242_combout ))))

	.dataa(\regfile0|reg_memory~40_q ),
	.datab(\control0|sr2 [1]),
	.datac(\regfile0|reg_memory~56_q ),
	.datad(\regfile0|reg_memory~242_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~243_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~243 .lut_mask = 16'hF388;
defparam \regfile0|reg_memory~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N29
dffeas \pc0|out[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pcmux|out[8]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control0|WideOr0_rtl_0|auto_generated|ram_block1a7 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc0|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc0|out[8] .is_wysiwyg = "true";
defparam \pc0|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N12
cycloneive_lcell_comb \regfile0|reg_memory~244 (
// Equation(s):
// \regfile0|reg_memory~244_combout  = (\control0|sr2 [1] & ((\regfile0|reg_memory~105_q ) # ((\control0|sr2 [0])))) # (!\control0|sr2 [1] & (((\regfile0|reg_memory~73_q  & !\control0|sr2 [0]))))

	.dataa(\control0|sr2 [1]),
	.datab(\regfile0|reg_memory~105_q ),
	.datac(\regfile0|reg_memory~73_q ),
	.datad(\control0|sr2 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~244_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~244 .lut_mask = 16'hAAD8;
defparam \regfile0|reg_memory~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N0
cycloneive_lcell_comb \regfile0|reg_memory~245 (
// Equation(s):
// \regfile0|reg_memory~245_combout  = (\control0|sr2 [0] & ((\regfile0|reg_memory~244_combout  & ((\regfile0|reg_memory~121_q ))) # (!\regfile0|reg_memory~244_combout  & (\regfile0|reg_memory~89_q )))) # (!\control0|sr2 [0] & 
// (((\regfile0|reg_memory~244_combout ))))

	.dataa(\control0|sr2 [0]),
	.datab(\regfile0|reg_memory~89_q ),
	.datac(\regfile0|reg_memory~121_q ),
	.datad(\regfile0|reg_memory~244_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~245_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~245 .lut_mask = 16'hF588;
defparam \regfile0|reg_memory~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N12
cycloneive_lcell_comb \regfile0|reg_memory~246 (
// Equation(s):
// \regfile0|reg_memory~246_combout  = (\control0|sr2 [1] & (((\control0|sr2 [0])))) # (!\control0|sr2 [1] & ((\control0|sr2 [0] & (\regfile0|reg_memory~25_q )) # (!\control0|sr2 [0] & ((\regfile0|reg_memory~9_q )))))

	.dataa(\regfile0|reg_memory~25_q ),
	.datab(\control0|sr2 [1]),
	.datac(\regfile0|reg_memory~9_q ),
	.datad(\control0|sr2 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~246_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~246 .lut_mask = 16'hEE30;
defparam \regfile0|reg_memory~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneive_lcell_comb \regfile0|reg_memory~247 (
// Equation(s):
// \regfile0|reg_memory~247_combout  = (\control0|sr2 [1] & ((\regfile0|reg_memory~246_combout  & (\regfile0|reg_memory~57_q )) # (!\regfile0|reg_memory~246_combout  & ((\regfile0|reg_memory~41_q ))))) # (!\control0|sr2 [1] & 
// (((\regfile0|reg_memory~246_combout ))))

	.dataa(\regfile0|reg_memory~57_q ),
	.datab(\regfile0|reg_memory~41_q ),
	.datac(\control0|sr2 [1]),
	.datad(\regfile0|reg_memory~246_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~247_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~247 .lut_mask = 16'hAFC0;
defparam \regfile0|reg_memory~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneive_lcell_comb \sr2mux|out[9]~21 (
// Equation(s):
// \sr2mux|out[9]~21_combout  = (\control0|sr2mux~q  & ((\control0|sr2 [2] & ((\regfile0|reg_memory~245_combout ))) # (!\control0|sr2 [2] & (\regfile0|reg_memory~247_combout ))))

	.dataa(\control0|sr2 [2]),
	.datab(\control0|sr2mux~q ),
	.datac(\regfile0|reg_memory~247_combout ),
	.datad(\regfile0|reg_memory~245_combout ),
	.cin(gnd),
	.combout(\sr2mux|out[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[9]~21 .lut_mask = 16'hC840;
defparam \sr2mux|out[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cycloneive_lcell_comb \sr2mux|out[9]~22 (
// Equation(s):
// \sr2mux|out[9]~22_combout  = (\sr2mux|out[9]~21_combout ) # ((\ir0|out [4] & !\control0|sr2mux~q ))

	.dataa(\ir0|out [4]),
	.datab(\control0|sr2mux~q ),
	.datac(gnd),
	.datad(\sr2mux|out[9]~21_combout ),
	.cin(gnd),
	.combout(\sr2mux|out[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[9]~22 .lut_mask = 16'hFF22;
defparam \sr2mux|out[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneive_lcell_comb \alu0|result~8 (
// Equation(s):
// \alu0|result~8_combout  = (\regfile0|reg_memory~190_combout  & ((\sr2mux|out[9]~21_combout ) # ((\ir0|out [4] & !\control0|sr2mux~q ))))

	.dataa(\regfile0|reg_memory~190_combout ),
	.datab(\ir0|out [4]),
	.datac(\control0|sr2mux~q ),
	.datad(\sr2mux|out[9]~21_combout ),
	.cin(gnd),
	.combout(\alu0|result~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|result~8 .lut_mask = 16'hAA08;
defparam \alu0|result~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N22
cycloneive_lcell_comb \shf|out[9]~26 (
// Equation(s):
// \shf|out[9]~26_combout  = (\ir0|out [5] & \ir0|out [4])

	.dataa(\ir0|out [5]),
	.datab(gnd),
	.datac(\ir0|out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\shf|out[9]~26_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[9]~26 .lut_mask = 16'hA0A0;
defparam \shf|out[9]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneive_lcell_comb \gateSHF0|out[9]~22 (
// Equation(s):
// \gateSHF0|out[9]~22_combout  = (!\ir0|out [3] & ((\ir0|out [2] & (\shf|out~1_combout )) # (!\ir0|out [2] & ((\shf|ShiftRight1~14_combout )))))

	.dataa(\ir0|out [2]),
	.datab(\ir0|out [3]),
	.datac(\shf|out~1_combout ),
	.datad(\shf|ShiftRight1~14_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[9]~22 .lut_mask = 16'h3120;
defparam \gateSHF0|out[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneive_lcell_comb \gateSHF0|out[9]~23 (
// Equation(s):
// \gateSHF0|out[9]~23_combout  = (\ir0|out [3]) # ((\ir0|out [2] & \ir0|out [1]))

	.dataa(\ir0|out [2]),
	.datab(\ir0|out [1]),
	.datac(gnd),
	.datad(\ir0|out [3]),
	.cin(gnd),
	.combout(\gateSHF0|out[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[9]~23 .lut_mask = 16'hFF88;
defparam \gateSHF0|out[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \gateSHF0|out[9]~24 (
// Equation(s):
// \gateSHF0|out[9]~24_combout  = (\shf|out[9]~26_combout  & ((\gateSHF0|out[9]~22_combout ) # ((\regfile0|reg_memory~195_combout  & \gateSHF0|out[9]~23_combout ))))

	.dataa(\regfile0|reg_memory~195_combout ),
	.datab(\gateSHF0|out[9]~23_combout ),
	.datac(\shf|out[9]~26_combout ),
	.datad(\gateSHF0|out[9]~22_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[9]~24 .lut_mask = 16'hF080;
defparam \gateSHF0|out[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N27
dffeas \pc0|out[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pcmux|out[10]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control0|WideOr0_rtl_0|auto_generated|ram_block1a7 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc0|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc0|out[10] .is_wysiwyg = "true";
defparam \pc0|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N26
cycloneive_lcell_comb \alu0|result~10 (
// Equation(s):
// \alu0|result~10_combout  = (\regfile0|reg_memory~180_combout  & ((\sr2mux|out[11]~25_combout ) # ((!\control0|sr2mux~q  & \ir0|out [4]))))

	.dataa(\control0|sr2mux~q ),
	.datab(\ir0|out [4]),
	.datac(\regfile0|reg_memory~180_combout ),
	.datad(\sr2mux|out[11]~25_combout ),
	.cin(gnd),
	.combout(\alu0|result~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|result~10 .lut_mask = 16'hF040;
defparam \alu0|result~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cycloneive_lcell_comb \shf|ShiftLeft0~38 (
// Equation(s):
// \shf|ShiftLeft0~38_combout  = (!\ir0|out [2] & ((\shf|ShiftLeft0~11_combout ) # ((\ir0|out [1] & \shf|ShiftLeft0~12_combout ))))

	.dataa(\ir0|out [2]),
	.datab(\ir0|out [1]),
	.datac(\shf|ShiftLeft0~11_combout ),
	.datad(\shf|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~38 .lut_mask = 16'h5450;
defparam \shf|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N30
cycloneive_lcell_comb \regfile0|reg_memory~258 (
// Equation(s):
// \regfile0|reg_memory~258_combout  = (\control0|sr2 [1] & (((\control0|sr2 [0])))) # (!\control0|sr2 [1] & ((\control0|sr2 [0] & ((\regfile0|reg_memory~28_q ))) # (!\control0|sr2 [0] & (\regfile0|reg_memory~12_q ))))

	.dataa(\regfile0|reg_memory~12_q ),
	.datab(\control0|sr2 [1]),
	.datac(\regfile0|reg_memory~28_q ),
	.datad(\control0|sr2 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~258_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~258 .lut_mask = 16'hFC22;
defparam \regfile0|reg_memory~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneive_lcell_comb \regfile0|reg_memory~260 (
// Equation(s):
// \regfile0|reg_memory~260_combout  = (\control0|sr2 [1] & ((\control0|sr2 [0]) # ((\regfile0|reg_memory~109_q )))) # (!\control0|sr2 [1] & (!\control0|sr2 [0] & ((\regfile0|reg_memory~77_q ))))

	.dataa(\control0|sr2 [1]),
	.datab(\control0|sr2 [0]),
	.datac(\regfile0|reg_memory~109_q ),
	.datad(\regfile0|reg_memory~77_q ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~260_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~260 .lut_mask = 16'hB9A8;
defparam \regfile0|reg_memory~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneive_lcell_comb \regfile0|reg_memory~261 (
// Equation(s):
// \regfile0|reg_memory~261_combout  = (\control0|sr2 [0] & ((\regfile0|reg_memory~260_combout  & (\regfile0|reg_memory~125_q )) # (!\regfile0|reg_memory~260_combout  & ((\regfile0|reg_memory~93_q ))))) # (!\control0|sr2 [0] & 
// (((\regfile0|reg_memory~260_combout ))))

	.dataa(\regfile0|reg_memory~125_q ),
	.datab(\control0|sr2 [0]),
	.datac(\regfile0|reg_memory~93_q ),
	.datad(\regfile0|reg_memory~260_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~261_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~261 .lut_mask = 16'hBBC0;
defparam \regfile0|reg_memory~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \gateALU0|out[13]~4 (
// Equation(s):
// \gateALU0|out[13]~4_combout  = (\gateALU0|out[13]~3_combout  & ((\sr2mux|out[13]~29_combout ) # ((!\control0|sr2mux~q  & \ir0|out [4]))))

	.dataa(\control0|sr2mux~q ),
	.datab(\ir0|out [4]),
	.datac(\gateALU0|out[13]~3_combout ),
	.datad(\sr2mux|out[13]~29_combout ),
	.cin(gnd),
	.combout(\gateALU0|out[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \gateALU0|out[13]~4 .lut_mask = 16'hF040;
defparam \gateALU0|out[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneive_lcell_comb \regfile0|reg_memory~264 (
// Equation(s):
// \regfile0|reg_memory~264_combout  = (\control0|sr2 [1] & ((\control0|sr2 [0]) # ((\regfile0|reg_memory~110_q )))) # (!\control0|sr2 [1] & (!\control0|sr2 [0] & ((\regfile0|reg_memory~78_q ))))

	.dataa(\control0|sr2 [1]),
	.datab(\control0|sr2 [0]),
	.datac(\regfile0|reg_memory~110_q ),
	.datad(\regfile0|reg_memory~78_q ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~264_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~264 .lut_mask = 16'hB9A8;
defparam \regfile0|reg_memory~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneive_lcell_comb \regfile0|reg_memory~265 (
// Equation(s):
// \regfile0|reg_memory~265_combout  = (\control0|sr2 [0] & ((\regfile0|reg_memory~264_combout  & ((\regfile0|reg_memory~126_q ))) # (!\regfile0|reg_memory~264_combout  & (\regfile0|reg_memory~94_q )))) # (!\control0|sr2 [0] & 
// (((\regfile0|reg_memory~264_combout ))))

	.dataa(\regfile0|reg_memory~94_q ),
	.datab(\control0|sr2 [0]),
	.datac(\regfile0|reg_memory~264_combout ),
	.datad(\regfile0|reg_memory~126_q ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~265_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~265 .lut_mask = 16'hF838;
defparam \regfile0|reg_memory~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneive_lcell_comb \gateSHF0|out[15]~33 (
// Equation(s):
// \gateSHF0|out[15]~33_combout  = (\ir0|out [5]) # ((\shf|ShiftLeft0~6_combout  & (!\ir0|out [3] & !\ir0|out [2])))

	.dataa(\shf|ShiftLeft0~6_combout ),
	.datab(\ir0|out [3]),
	.datac(\ir0|out [2]),
	.datad(\ir0|out [5]),
	.cin(gnd),
	.combout(\gateSHF0|out[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[15]~33 .lut_mask = 16'hFF02;
defparam \gateSHF0|out[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N12
cycloneive_lcell_comb \gateSHF0|out[15]~34 (
// Equation(s):
// \gateSHF0|out[15]~34_combout  = ((\ir0|out [4] & (\regfile0|reg_memory~195_combout  & \gateSHF0|out[15]~33_combout ))) # (!\control0|gateshf~q )

	.dataa(\control0|gateshf~q ),
	.datab(\ir0|out [4]),
	.datac(\regfile0|reg_memory~195_combout ),
	.datad(\gateSHF0|out[15]~33_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[15]~34_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[15]~34 .lut_mask = 16'hD555;
defparam \gateSHF0|out[15]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N26
cycloneive_lcell_comb \gateSHF0|out[15]~35 (
// Equation(s):
// \gateSHF0|out[15]~35_combout  = (!\ir0|out [1] & ((\ir0|out [0] & ((\regfile0|reg_memory~200_combout ))) # (!\ir0|out [0] & (\regfile0|reg_memory~195_combout ))))

	.dataa(\ir0|out [0]),
	.datab(\ir0|out [1]),
	.datac(\regfile0|reg_memory~195_combout ),
	.datad(\regfile0|reg_memory~200_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[15]~35_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[15]~35 .lut_mask = 16'h3210;
defparam \gateSHF0|out[15]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N15
dffeas \pc0|out[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pcmux|out[15]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control0|WideOr0_rtl_0|auto_generated|ram_block1a7 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc0|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc0|out[15] .is_wysiwyg = "true";
defparam \pc0|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N16
cycloneive_lcell_comb \regfile0|reg_memory~268 (
// Equation(s):
// \regfile0|reg_memory~268_combout  = (\control0|sr2 [1] & ((\regfile0|reg_memory~111_q ) # ((\control0|sr2 [0])))) # (!\control0|sr2 [1] & (((\regfile0|reg_memory~79_q  & !\control0|sr2 [0]))))

	.dataa(\regfile0|reg_memory~111_q ),
	.datab(\control0|sr2 [1]),
	.datac(\regfile0|reg_memory~79_q ),
	.datad(\control0|sr2 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~268_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~268 .lut_mask = 16'hCCB8;
defparam \regfile0|reg_memory~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N22
cycloneive_lcell_comb \regfile0|reg_memory~269 (
// Equation(s):
// \regfile0|reg_memory~269_combout  = (\control0|sr2 [0] & ((\regfile0|reg_memory~268_combout  & ((\regfile0|reg_memory~127_q ))) # (!\regfile0|reg_memory~268_combout  & (\regfile0|reg_memory~95_q )))) # (!\control0|sr2 [0] & 
// (\regfile0|reg_memory~268_combout ))

	.dataa(\control0|sr2 [0]),
	.datab(\regfile0|reg_memory~268_combout ),
	.datac(\regfile0|reg_memory~95_q ),
	.datad(\regfile0|reg_memory~127_q ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~269_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~269 .lut_mask = 16'hEC64;
defparam \regfile0|reg_memory~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N20
cycloneive_lcell_comb \gateMDR0|out[15]~44 (
// Equation(s):
// \gateMDR0|out[15]~44_combout  = (\sr2mux|out[15]~33_combout ) # ((\ir0|out [4] & !\control0|sr2mux~q ))

	.dataa(\ir0|out [4]),
	.datab(\sr2mux|out[15]~33_combout ),
	.datac(gnd),
	.datad(\control0|sr2mux~q ),
	.cin(gnd),
	.combout(\gateMDR0|out[15]~44_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[15]~44 .lut_mask = 16'hCCEE;
defparam \gateMDR0|out[15]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cycloneive_lcell_comb \addr1mux|out[0]~0 (
// Equation(s):
// \addr1mux|out[0]~0_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & (\regfile0|reg_memory~132_combout )) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & ((\pc0|out [0])))

	.dataa(gnd),
	.datab(\regfile0|reg_memory~132_combout ),
	.datac(\pc0|out [0]),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\addr1mux|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \addr1mux|out[0]~0 .lut_mask = 16'hCCF0;
defparam \addr1mux|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
cycloneive_lcell_comb \addr2_lshf1|out[1]~1 (
// Equation(s):
// \addr2_lshf1|out[1]~1_combout  = (!\addr2mux|Mux10~0_combout  & ((\control0|lshf~q  & ((\ir0|out [1]))) # (!\control0|lshf~q  & (\ir0|out [0]))))

	.dataa(\ir0|out [0]),
	.datab(\ir0|out [1]),
	.datac(\control0|lshf~q ),
	.datad(\addr2mux|Mux10~0_combout ),
	.cin(gnd),
	.combout(\addr2_lshf1|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \addr2_lshf1|out[1]~1 .lut_mask = 16'h00CA;
defparam \addr2_lshf1|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cycloneive_lcell_comb \addr2_lshf1|out[2]~2 (
// Equation(s):
// \addr2_lshf1|out[2]~2_combout  = (!\addr2mux|Mux10~0_combout  & ((\control0|lshf~q  & (\ir0|out [2])) # (!\control0|lshf~q  & ((\ir0|out [1])))))

	.dataa(\ir0|out [2]),
	.datab(\ir0|out [1]),
	.datac(\control0|lshf~q ),
	.datad(\addr2mux|Mux10~0_combout ),
	.cin(gnd),
	.combout(\addr2_lshf1|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \addr2_lshf1|out[2]~2 .lut_mask = 16'h00AC;
defparam \addr2_lshf1|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneive_lcell_comb \pcmux|out[2]~7 (
// Equation(s):
// \pcmux|out[2]~7_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a15  & (!\control0|pcmux [1] & (\adder0|out[2]~4_combout ))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a15  & (\control0|pcmux [1] & ((\pcinc2|out[2]~2_combout ))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\control0|pcmux [1]),
	.datac(\adder0|out[2]~4_combout ),
	.datad(\pcinc2|out[2]~2_combout ),
	.cin(gnd),
	.combout(\pcmux|out[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[2]~7 .lut_mask = 16'h6420;
defparam \pcmux|out[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N14
cycloneive_lcell_comb \addr2_lshf1|out[3]~3 (
// Equation(s):
// \addr2_lshf1|out[3]~3_combout  = (!\addr2mux|Mux10~0_combout  & ((\control0|lshf~q  & (\ir0|out [3])) # (!\control0|lshf~q  & ((\ir0|out [2])))))

	.dataa(\ir0|out [3]),
	.datab(\control0|lshf~q ),
	.datac(\ir0|out [2]),
	.datad(\addr2mux|Mux10~0_combout ),
	.cin(gnd),
	.combout(\addr2_lshf1|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \addr2_lshf1|out[3]~3 .lut_mask = 16'h00B8;
defparam \addr2_lshf1|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N6
cycloneive_lcell_comb \addr2_lshf1|out[4]~4 (
// Equation(s):
// \addr2_lshf1|out[4]~4_combout  = (!\addr2mux|Mux10~0_combout  & ((\control0|lshf~q  & (\ir0|out [4])) # (!\control0|lshf~q  & ((\ir0|out [3])))))

	.dataa(\ir0|out [4]),
	.datab(\control0|lshf~q ),
	.datac(\ir0|out [3]),
	.datad(\addr2mux|Mux10~0_combout ),
	.cin(gnd),
	.combout(\addr2_lshf1|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \addr2_lshf1|out[4]~4 .lut_mask = 16'h00B8;
defparam \addr2_lshf1|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N20
cycloneive_lcell_comb \addr2_lshf1|out[5]~5 (
// Equation(s):
// \addr2_lshf1|out[5]~5_combout  = (!\addr2mux|Mux10~0_combout  & ((\control0|lshf~q  & ((\ir0|out [5]))) # (!\control0|lshf~q  & (\ir0|out [4]))))

	.dataa(\ir0|out [4]),
	.datab(\control0|lshf~q ),
	.datac(\ir0|out [5]),
	.datad(\addr2mux|Mux10~0_combout ),
	.cin(gnd),
	.combout(\addr2_lshf1|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \addr2_lshf1|out[5]~5 .lut_mask = 16'h00E2;
defparam \addr2_lshf1|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneive_lcell_comb \addr1mux|out[6]~6 (
// Equation(s):
// \addr1mux|out[6]~6_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & (\regfile0|reg_memory~161_combout )) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & ((\pc0|out [6])))

	.dataa(\regfile0|reg_memory~161_combout ),
	.datab(\pc0|out [6]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a14 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr1mux|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \addr1mux|out[6]~6 .lut_mask = 16'hACAC;
defparam \addr1mux|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneive_lcell_comb \pcmux|out[6]~15 (
// Equation(s):
// \pcmux|out[6]~15_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a15  & (!\control0|pcmux [1] & ((\adder0|out[6]~12_combout )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a15  & (\control0|pcmux [1] & (\pcinc2|out[6]~10_combout )))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\control0|pcmux [1]),
	.datac(\pcinc2|out[6]~10_combout ),
	.datad(\adder0|out[6]~12_combout ),
	.cin(gnd),
	.combout(\pcmux|out[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[6]~15 .lut_mask = 16'h6240;
defparam \pcmux|out[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneive_lcell_comb \pcmux|out[6]~16 (
// Equation(s):
// \pcmux|out[6]~16_combout  = (\pcmux|out[6]~15_combout ) # ((\pcmux|out[15]~5_combout  & ((\gateMDR0|out[6]~24_combout ) # (!\gateMDR0|out[0]~6_combout ))))

	.dataa(\pcmux|out[6]~15_combout ),
	.datab(\pcmux|out[15]~5_combout ),
	.datac(\gateMDR0|out[0]~6_combout ),
	.datad(\gateMDR0|out[6]~24_combout ),
	.cin(gnd),
	.combout(\pcmux|out[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[6]~16 .lut_mask = 16'hEEAE;
defparam \pcmux|out[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneive_lcell_comb \addr2_lshf1|out[7]~8 (
// Equation(s):
// \addr2_lshf1|out[7]~8_combout  = (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a13  & ((\control0|lshf~q  & ((\ir0|out [7]))) # (!\control0|lshf~q  & (\ir0|out [6]))))

	.dataa(\ir0|out [6]),
	.datab(\ir0|out [7]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\control0|lshf~q ),
	.cin(gnd),
	.combout(\addr2_lshf1|out[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \addr2_lshf1|out[7]~8 .lut_mask = 16'h0C0A;
defparam \addr2_lshf1|out[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneive_lcell_comb \addr2_lshf1|out[7]~9 (
// Equation(s):
// \addr2_lshf1|out[7]~9_combout  = (\addr2_lshf1|out[7]~8_combout ) # ((\ir0|out [5] & (\control0|WideOr0_rtl_0|auto_generated|ram_block1a13  & !\control0|WideOr0_rtl_0|auto_generated|ram_block1a12 )))

	.dataa(\ir0|out [5]),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\addr2_lshf1|out[7]~8_combout ),
	.cin(gnd),
	.combout(\addr2_lshf1|out[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \addr2_lshf1|out[7]~9 .lut_mask = 16'hFF08;
defparam \addr2_lshf1|out[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneive_lcell_comb \addr1mux|out[8]~8 (
// Equation(s):
// \addr1mux|out[8]~8_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & ((\regfile0|reg_memory~215_combout ))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & (\pc0|out [8]))

	.dataa(gnd),
	.datab(\pc0|out [8]),
	.datac(\regfile0|reg_memory~215_combout ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\addr1mux|out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \addr1mux|out[8]~8 .lut_mask = 16'hF0CC;
defparam \addr1mux|out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneive_lcell_comb \pcmux|out[8]~19 (
// Equation(s):
// \pcmux|out[8]~19_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a15  & (!\control0|pcmux [1] & ((\adder0|out[8]~16_combout )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a15  & (\control0|pcmux [1] & (\pcinc2|out[8]~14_combout )))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\control0|pcmux [1]),
	.datac(\pcinc2|out[8]~14_combout ),
	.datad(\adder0|out[8]~16_combout ),
	.cin(gnd),
	.combout(\pcmux|out[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[8]~19 .lut_mask = 16'h6240;
defparam \pcmux|out[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneive_lcell_comb \pcmux|out[8]~20 (
// Equation(s):
// \pcmux|out[8]~20_combout  = (\pcmux|out[8]~19_combout ) # ((\pcmux|out[15]~5_combout  & ((\gateMDR0|out[8]~29_combout ) # (!\gateMDR0|out[0]~6_combout ))))

	.dataa(\gateMDR0|out[8]~29_combout ),
	.datab(\pcmux|out[15]~5_combout ),
	.datac(\gateMDR0|out[0]~6_combout ),
	.datad(\pcmux|out[8]~19_combout ),
	.cin(gnd),
	.combout(\pcmux|out[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[8]~20 .lut_mask = 16'hFF8C;
defparam \pcmux|out[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
cycloneive_lcell_comb \addr1mux|out[9]~9 (
// Equation(s):
// \addr1mux|out[9]~9_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & ((\regfile0|reg_memory~190_combout ))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & (\pc0|out [9]))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\pc0|out [9]),
	.datac(gnd),
	.datad(\regfile0|reg_memory~190_combout ),
	.cin(gnd),
	.combout(\addr1mux|out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \addr1mux|out[9]~9 .lut_mask = 16'hEE44;
defparam \addr1mux|out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cycloneive_lcell_comb \addr1mux|out[10]~10 (
// Equation(s):
// \addr1mux|out[10]~10_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & ((\regfile0|reg_memory~185_combout ))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & (\pc0|out [10]))

	.dataa(\pc0|out [10]),
	.datab(gnd),
	.datac(\regfile0|reg_memory~185_combout ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\addr1mux|out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \addr1mux|out[10]~10 .lut_mask = 16'hF0AA;
defparam \addr1mux|out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \pcmux|out[10]~23 (
// Equation(s):
// \pcmux|out[10]~23_combout  = (\control0|pcmux [1] & (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a15  & (\pcinc2|out[10]~18_combout ))) # (!\control0|pcmux [1] & (\control0|WideOr0_rtl_0|auto_generated|ram_block1a15  & ((\adder0|out[10]~20_combout 
// ))))

	.dataa(\control0|pcmux [1]),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\pcinc2|out[10]~18_combout ),
	.datad(\adder0|out[10]~20_combout ),
	.cin(gnd),
	.combout(\pcmux|out[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[10]~23 .lut_mask = 16'h6420;
defparam \pcmux|out[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \pcmux|out[10]~24 (
// Equation(s):
// \pcmux|out[10]~24_combout  = (\pcmux|out[10]~23_combout ) # ((\pcmux|out[15]~5_combout  & ((\gateMDR0|out[10]~33_combout ) # (!\gateMDR0|out[0]~6_combout ))))

	.dataa(\gateMDR0|out[10]~33_combout ),
	.datab(\gateMDR0|out[0]~6_combout ),
	.datac(\pcmux|out[15]~5_combout ),
	.datad(\pcmux|out[10]~23_combout ),
	.cin(gnd),
	.combout(\pcmux|out[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[10]~24 .lut_mask = 16'hFFB0;
defparam \pcmux|out[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
cycloneive_lcell_comb \addr1mux|out[11]~11 (
// Equation(s):
// \addr1mux|out[11]~11_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & ((\regfile0|reg_memory~180_combout ))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & (\pc0|out [11]))

	.dataa(\pc0|out [11]),
	.datab(gnd),
	.datac(\regfile0|reg_memory~180_combout ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\addr1mux|out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \addr1mux|out[11]~11 .lut_mask = 16'hF0AA;
defparam \addr1mux|out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cycloneive_lcell_comb \addr1mux|out[13]~13 (
// Equation(s):
// \addr1mux|out[13]~13_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & ((\regfile0|reg_memory~205_combout ))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & (\pc0|out [13]))

	.dataa(\pc0|out [13]),
	.datab(gnd),
	.datac(\regfile0|reg_memory~205_combout ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\addr1mux|out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \addr1mux|out[13]~13 .lut_mask = 16'hF0AA;
defparam \addr1mux|out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneive_lcell_comb \addr1mux|out[14]~14 (
// Equation(s):
// \addr1mux|out[14]~14_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & ((\regfile0|reg_memory~200_combout ))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & (\pc0|out [14]))

	.dataa(\pc0|out [14]),
	.datab(gnd),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\regfile0|reg_memory~200_combout ),
	.cin(gnd),
	.combout(\addr1mux|out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \addr1mux|out[14]~14 .lut_mask = 16'hFA0A;
defparam \addr1mux|out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneive_lcell_comb \addr1mux|out[15]~15 (
// Equation(s):
// \addr1mux|out[15]~15_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & ((\regfile0|reg_memory~195_combout ))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & (\pc0|out [15]))

	.dataa(\pc0|out [15]),
	.datab(\regfile0|reg_memory~195_combout ),
	.datac(gnd),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\addr1mux|out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \addr1mux|out[15]~15 .lut_mask = 16'hCCAA;
defparam \addr1mux|out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N2
cycloneive_lcell_comb \pcmux|out[15]~33 (
// Equation(s):
// \pcmux|out[15]~33_combout  = (\control0|pcmux [1] & (\pcinc2|out[15]~28_combout  & (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a15 ))) # (!\control0|pcmux [1] & (((\control0|WideOr0_rtl_0|auto_generated|ram_block1a15  & \adder0|out[15]~30_combout 
// ))))

	.dataa(\control0|pcmux [1]),
	.datab(\pcinc2|out[15]~28_combout ),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\adder0|out[15]~30_combout ),
	.cin(gnd),
	.combout(\pcmux|out[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[15]~33 .lut_mask = 16'h5808;
defparam \pcmux|out[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \control0|Selector0~0 (
// Equation(s):
// \control0|Selector0~0_combout  = (\control0|state [1] & (((\control0|state [0] & !\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 )))) # (!\control0|state [1] & (\control0|state [3] & (\control0|state [0] $ 
// (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ))))

	.dataa(\control0|state [3]),
	.datab(\control0|state [1]),
	.datac(\control0|state [0]),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\control0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Selector0~0 .lut_mask = 16'h20C2;
defparam \control0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N5
dffeas \ir0|out[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[12]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control0|ldir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|out[12] .is_wysiwyg = "true";
defparam \ir0|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneive_lcell_comb \control0|Mux5~1 (
// Equation(s):
// \control0|Mux5~1_combout  = (\control0|state [2] & (\memory0|r~q )) # (!\control0|state [2] & (((\control0|state [1] & \ir0|out [12]))))

	.dataa(\memory0|r~q ),
	.datab(\control0|state [1]),
	.datac(\ir0|out [12]),
	.datad(\control0|state [2]),
	.cin(gnd),
	.combout(\control0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux5~1 .lut_mask = 16'hAAC0;
defparam \control0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneive_lcell_comb \control0|Mux4~4 (
// Equation(s):
// \control0|Mux4~4_combout  = (\control0|state [1] & ((\control0|state [2]) # (\memory0|r~q  $ (\control0|state [0])))) # (!\control0|state [1] & (((!\control0|state [0]))))

	.dataa(\control0|state [1]),
	.datab(\control0|state [2]),
	.datac(\memory0|r~q ),
	.datad(\control0|state [0]),
	.cin(gnd),
	.combout(\control0|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux4~4 .lut_mask = 16'h8AFD;
defparam \control0|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \control0|Mux4~5 (
// Equation(s):
// \control0|Mux4~5_combout  = ((\memory0|r~q  & \control0|state [0])) # (!\control0|state [1])

	.dataa(\control0|state [1]),
	.datab(gnd),
	.datac(\memory0|r~q ),
	.datad(\control0|state [0]),
	.cin(gnd),
	.combout(\control0|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux4~5 .lut_mask = 16'hF555;
defparam \control0|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \control0|Mux4~6 (
// Equation(s):
// \control0|Mux4~6_combout  = (\control0|Mux4~9_combout  & (((\control0|Mux4~5_combout ) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 )))) # (!\control0|Mux4~9_combout  & (\control0|Mux4~4_combout  & 
// ((\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ))))

	.dataa(\control0|Mux4~4_combout ),
	.datab(\control0|Mux4~9_combout ),
	.datac(\control0|Mux4~5_combout ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\control0|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux4~6 .lut_mask = 16'hE2CC;
defparam \control0|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N12
cycloneive_lcell_comb \control0|Mux3~4 (
// Equation(s):
// \control0|Mux3~4_combout  = (\control0|state [2] & ((\control0|state [0] & ((!\control0|state [1]))) # (!\control0|state [0] & (!\control0|state [3] & \control0|state [1]))))

	.dataa(\control0|state [0]),
	.datab(\control0|state [3]),
	.datac(\control0|state [1]),
	.datad(\control0|state [2]),
	.cin(gnd),
	.combout(\control0|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux3~4 .lut_mask = 16'h1A00;
defparam \control0|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N22
cycloneive_lcell_comb \control0|Mux2~0 (
// Equation(s):
// \control0|Mux2~0_combout  = (\control0|state [3] & (\control0|state [0] & (!\control0|state [1] & !\control0|state [2]))) # (!\control0|state [3] & (\control0|state [1] $ (((\control0|state [0] & \control0|state [2])))))

	.dataa(\control0|state [0]),
	.datab(\control0|state [3]),
	.datac(\control0|state [1]),
	.datad(\control0|state [2]),
	.cin(gnd),
	.combout(\control0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux2~0 .lut_mask = 16'h1238;
defparam \control0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N10
cycloneive_lcell_comb \control0|Decoder0~4 (
// Equation(s):
// \control0|Decoder0~4_combout  = (!\control0|state [1] & (!\control0|state [3] & (!\control0|state [2] & !\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(\control0|state [1]),
	.datab(\control0|state [3]),
	.datac(\control0|state [2]),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\control0|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Decoder0~4 .lut_mask = 16'h0001;
defparam \control0|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneive_lcell_comb \shf|ShiftRight0~27 (
// Equation(s):
// \shf|ShiftRight0~27_combout  = (!\ir0|out [0] & (!\ir0|out [1] & (\regfile0|reg_memory~195_combout  & !\ir0|out [2])))

	.dataa(\ir0|out [0]),
	.datab(\ir0|out [1]),
	.datac(\regfile0|reg_memory~195_combout ),
	.datad(\ir0|out [2]),
	.cin(gnd),
	.combout(\shf|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight0~27 .lut_mask = 16'h0010;
defparam \shf|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N14
cycloneive_lcell_comb \pcmux|out[15]~34 (
// Equation(s):
// \pcmux|out[15]~34_combout  = (\pcmux|out[15]~33_combout ) # ((!\control0|pcmux [1] & (\gateMDR0|out[15]~59_combout  & !\control0|WideOr0_rtl_0|auto_generated|ram_block1a15 )))

	.dataa(\control0|pcmux [1]),
	.datab(\gateMDR0|out[15]~59_combout ),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\pcmux|out[15]~33_combout ),
	.cin(gnd),
	.combout(\pcmux|out[15]~34_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[15]~34 .lut_mask = 16'hFF04;
defparam \pcmux|out[15]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneive_lcell_comb \control0|Mux4~8 (
// Equation(s):
// \control0|Mux4~8_combout  = (\control0|state [1] & (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a4  & ((\control0|state [0]) # (!\control0|state [2])))) # (!\control0|state [1] & ((\control0|WideOr0_rtl_0|auto_generated|ram_block1a4  & 
// (!\control0|state [0])) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a4  & ((\control0|state [2])))))

	.dataa(\control0|state [1]),
	.datab(\control0|state [0]),
	.datac(\control0|state [2]),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\control0|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux4~8 .lut_mask = 16'h11DA;
defparam \control0|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \control0|Mux4~9 (
// Equation(s):
// \control0|Mux4~9_combout  = (\control0|state [3] & ((\control0|state [0]) # (\control0|state [1] $ (\control0|Mux4~8_combout )))) # (!\control0|state [3] & (\control0|Mux4~8_combout  & ((\control0|state [1]) # (\control0|state [0]))))

	.dataa(\control0|state [3]),
	.datab(\control0|state [1]),
	.datac(\control0|Mux4~8_combout ),
	.datad(\control0|state [0]),
	.cin(gnd),
	.combout(\control0|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux4~9 .lut_mask = 16'hFA68;
defparam \control0|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \control0|Mux5~5 (
// Equation(s):
// \control0|Mux5~5_combout  = (\control0|state [1] & (\ir0|out [11] & (\control0|state [2] & !\control0|state [0]))) # (!\control0|state [1] & (((\control0|state [2]) # (!\control0|state [0]))))

	.dataa(\control0|state [1]),
	.datab(\ir0|out [11]),
	.datac(\control0|state [2]),
	.datad(\control0|state [0]),
	.cin(gnd),
	.combout(\control0|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux5~5 .lut_mask = 16'h50D5;
defparam \control0|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \control0|Mux5~6 (
// Equation(s):
// \control0|Mux5~6_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a4  & (((\control0|state [3])))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a4  & (\control0|Mux5~5_combout  & ((\control0|state [0]) # (!\control0|state [3]))))

	.dataa(\control0|Mux5~5_combout ),
	.datab(\control0|state [0]),
	.datac(\control0|state [3]),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\control0|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux5~6 .lut_mask = 16'hF08A;
defparam \control0|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneive_lcell_comb \regfile0|reg_memory~0feeder (
// Equation(s):
// \regfile0|reg_memory~0feeder_combout  = \gateMDR0|out[0]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[0]~47_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~0feeder .lut_mask = 16'hFF00;
defparam \regfile0|reg_memory~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneive_lcell_comb \regfile0|reg_memory~48feeder (
// Equation(s):
// \regfile0|reg_memory~48feeder_combout  = \gateMDR0|out[0]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[0]~47_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~48feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~48feeder .lut_mask = 16'hFF00;
defparam \regfile0|reg_memory~48feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N30
cycloneive_lcell_comb \regfile0|reg_memory~36feeder (
// Equation(s):
// \regfile0|reg_memory~36feeder_combout  = \gateMDR0|out[4]~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateMDR0|out[4]~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile0|reg_memory~36feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~36feeder .lut_mask = 16'hF0F0;
defparam \regfile0|reg_memory~36feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneive_lcell_comb \regfile0|reg_memory~1feeder (
// Equation(s):
// \regfile0|reg_memory~1feeder_combout  = \gateMDR0|out[1]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateMDR0|out[1]~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile0|reg_memory~1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~1feeder .lut_mask = 16'hF0F0;
defparam \regfile0|reg_memory~1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
cycloneive_lcell_comb \regfile0|reg_memory~7feeder (
// Equation(s):
// \regfile0|reg_memory~7feeder_combout  = \gateMDR0|out[7]~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[7]~52_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~7feeder .lut_mask = 16'hFF00;
defparam \regfile0|reg_memory~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N20
cycloneive_lcell_comb \regfile0|reg_memory~21feeder (
// Equation(s):
// \regfile0|reg_memory~21feeder_combout  = \gateMDR0|out[5]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[5]~54_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~21feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~21feeder .lut_mask = 16'hFF00;
defparam \regfile0|reg_memory~21feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cycloneive_lcell_comb \regfile0|reg_memory~24feeder (
// Equation(s):
// \regfile0|reg_memory~24feeder_combout  = \gateMDR0|out[8]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateMDR0|out[8]~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile0|reg_memory~24feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~24feeder .lut_mask = 16'hF0F0;
defparam \regfile0|reg_memory~24feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneive_lcell_comb \regfile0|reg_memory~125feeder (
// Equation(s):
// \regfile0|reg_memory~125feeder_combout  = \gateMDR0|out[13]~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[13]~62_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~125feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~125feeder .lut_mask = 16'hFF00;
defparam \regfile0|reg_memory~125feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \regfile0|reg_memory~77feeder (
// Equation(s):
// \regfile0|reg_memory~77feeder_combout  = \gateMDR0|out[13]~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateMDR0|out[13]~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile0|reg_memory~77feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~77feeder .lut_mask = 16'hF0F0;
defparam \regfile0|reg_memory~77feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \regfile0|reg_memory~124feeder (
// Equation(s):
// \regfile0|reg_memory~124feeder_combout  = \gateMDR0|out[12]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateMDR0|out[12]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile0|reg_memory~124feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~124feeder .lut_mask = 16'hF0F0;
defparam \regfile0|reg_memory~124feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cycloneive_lcell_comb \regfile0|reg_memory~12feeder (
// Equation(s):
// \regfile0|reg_memory~12feeder_combout  = \gateMDR0|out[12]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[12]~63_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~12feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~12feeder .lut_mask = 16'hFF00;
defparam \regfile0|reg_memory~12feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \GPIO_2[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_2[0]~output .bus_hold = "false";
defparam \GPIO_2[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
cycloneive_io_obuf \GPIO_2[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_2[1]~output .bus_hold = "false";
defparam \GPIO_2[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y25_N2
cycloneive_io_obuf \GPIO_2[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_2[2]~output .bus_hold = "false";
defparam \GPIO_2[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \GPIO_2[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_2[3]~output .bus_hold = "false";
defparam \GPIO_2[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N16
cycloneive_io_obuf \GPIO_2[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_2[4]~output .bus_hold = "false";
defparam \GPIO_2[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N2
cycloneive_io_obuf \GPIO_2[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_2[5]~output .bus_hold = "false";
defparam \GPIO_2[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \GPIO_2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_2[6]~output .bus_hold = "false";
defparam \GPIO_2[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N16
cycloneive_io_obuf \GPIO_2[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_2[7]~output .bus_hold = "false";
defparam \GPIO_2[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N16
cycloneive_io_obuf \GPIO_2[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_2[8]~output .bus_hold = "false";
defparam \GPIO_2[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N16
cycloneive_io_obuf \GPIO_2[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_2[9]~output .bus_hold = "false";
defparam \GPIO_2[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \GPIO_2[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_2[10]~output .bus_hold = "false";
defparam \GPIO_2[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N9
cycloneive_io_obuf \GPIO_2[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_2[11]~output .bus_hold = "false";
defparam \GPIO_2[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneive_io_obuf \GPIO_2[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_2[12]~output .bus_hold = "false";
defparam \GPIO_2[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \GPIO0[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[16]~output .bus_hold = "false";
defparam \GPIO0[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \GPIO0[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[17]~output .bus_hold = "false";
defparam \GPIO0[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \GPIO0[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[18]~output .bus_hold = "false";
defparam \GPIO0[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \GPIO0[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[19]~output .bus_hold = "false";
defparam \GPIO0[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \GPIO0[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[20]~output .bus_hold = "false";
defparam \GPIO0[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cycloneive_io_obuf \GPIO0[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[21]~output .bus_hold = "false";
defparam \GPIO0[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X5_Y34_N16
cycloneive_io_obuf \GPIO0[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[22]~output .bus_hold = "false";
defparam \GPIO0[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \GPIO0[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[23]~output .bus_hold = "false";
defparam \GPIO0[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \GPIO0[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[24]~output .bus_hold = "false";
defparam \GPIO0[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \GPIO0[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[25]~output .bus_hold = "false";
defparam \GPIO0[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \GPIO0[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[26]~output .bus_hold = "false";
defparam \GPIO0[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N9
cycloneive_io_obuf \GPIO0[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[27]~output .bus_hold = "false";
defparam \GPIO0[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N9
cycloneive_io_obuf \GPIO0[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[28]~output .bus_hold = "false";
defparam \GPIO0[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cycloneive_io_obuf \GPIO0[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[29]~output .bus_hold = "false";
defparam \GPIO0[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N2
cycloneive_io_obuf \GPIO0[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[30]~output .bus_hold = "false";
defparam \GPIO0[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N2
cycloneive_io_obuf \GPIO0[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[31]~output .bus_hold = "false";
defparam \GPIO0[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N16
cycloneive_io_obuf \GPIO0[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[32]~output .bus_hold = "false";
defparam \GPIO0[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \GPIO0[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[33]~output .bus_hold = "false";
defparam \GPIO0[33]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cycloneive_io_obuf \GPIO1[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[0]~output .bus_hold = "false";
defparam \GPIO1[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \GPIO1[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[1]~output .bus_hold = "false";
defparam \GPIO1[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \GPIO1[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[2]~output .bus_hold = "false";
defparam \GPIO1[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N16
cycloneive_io_obuf \GPIO1[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[3]~output .bus_hold = "false";
defparam \GPIO1[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \GPIO1[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[4]~output .bus_hold = "false";
defparam \GPIO1[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \GPIO1[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[5]~output .bus_hold = "false";
defparam \GPIO1[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \GPIO1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[6]~output .bus_hold = "false";
defparam \GPIO1[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \GPIO1[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[7]~output .bus_hold = "false";
defparam \GPIO1[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N9
cycloneive_io_obuf \GPIO1[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[8]~output .bus_hold = "false";
defparam \GPIO1[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \GPIO1[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[9]~output .bus_hold = "false";
defparam \GPIO1[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cycloneive_io_obuf \GPIO1[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[10]~output .bus_hold = "false";
defparam \GPIO1[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \GPIO1[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[11]~output .bus_hold = "false";
defparam \GPIO1[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N9
cycloneive_io_obuf \GPIO1[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[12]~output .bus_hold = "false";
defparam \GPIO1[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N23
cycloneive_io_obuf \GPIO1[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[13]~output .bus_hold = "false";
defparam \GPIO1[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \GPIO1[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[14]~output .bus_hold = "false";
defparam \GPIO1[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \GPIO1[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[15]~output .bus_hold = "false";
defparam \GPIO1[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \GPIO1[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[16]~output .bus_hold = "false";
defparam \GPIO1[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N9
cycloneive_io_obuf \GPIO1[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[17]~output .bus_hold = "false";
defparam \GPIO1[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N2
cycloneive_io_obuf \GPIO1[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[18]~output .bus_hold = "false";
defparam \GPIO1[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \GPIO1[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[19]~output .bus_hold = "false";
defparam \GPIO1[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cycloneive_io_obuf \GPIO1[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[20]~output .bus_hold = "false";
defparam \GPIO1[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
cycloneive_io_obuf \GPIO1[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[21]~output .bus_hold = "false";
defparam \GPIO1[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \GPIO1[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[22]~output .bus_hold = "false";
defparam \GPIO1[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N2
cycloneive_io_obuf \GPIO1[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[23]~output .bus_hold = "false";
defparam \GPIO1[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N9
cycloneive_io_obuf \GPIO1[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[24]~output .bus_hold = "false";
defparam \GPIO1[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \GPIO1[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[25]~output .bus_hold = "false";
defparam \GPIO1[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \GPIO1[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[26]~output .bus_hold = "false";
defparam \GPIO1[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \GPIO1[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[27]~output .bus_hold = "false";
defparam \GPIO1[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \GPIO1[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[28]~output .bus_hold = "false";
defparam \GPIO1[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N16
cycloneive_io_obuf \GPIO1[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[29]~output .bus_hold = "false";
defparam \GPIO1[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \GPIO1[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[30]~output .bus_hold = "false";
defparam \GPIO1[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N9
cycloneive_io_obuf \GPIO1[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[31]~output .bus_hold = "false";
defparam \GPIO1[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cycloneive_io_obuf \GPIO1[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[32]~output .bus_hold = "false";
defparam \GPIO1[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \GPIO1[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1[33]~output .bus_hold = "false";
defparam \GPIO1[33]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \GPIO0[0]~output (
	.i(\gateMDR0|out[0]~4_combout ),
	.oe(\gateMDR0|out[0]~6_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[0]~output .bus_hold = "false";
defparam \GPIO0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N23
cycloneive_io_obuf \GPIO0[1]~output (
	.i(\gateMDR0|out[1]~9_combout ),
	.oe(\gateMDR0|out[0]~6_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[1]~output .bus_hold = "false";
defparam \GPIO0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \GPIO0[2]~output (
	.i(\gateMDR0|out[2]~12_combout ),
	.oe(\gateMDR0|out[0]~6_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[2]~output .bus_hold = "false";
defparam \GPIO0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cycloneive_io_obuf \GPIO0[3]~output (
	.i(\gateMDR0|out[3]~15_combout ),
	.oe(\gateMDR0|out[0]~6_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[3]~output .bus_hold = "false";
defparam \GPIO0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cycloneive_io_obuf \GPIO0[4]~output (
	.i(\gateMDR0|out[4]~18_combout ),
	.oe(\gateMDR0|out[0]~6_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[4]~output .bus_hold = "false";
defparam \GPIO0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N2
cycloneive_io_obuf \GPIO0[5]~output (
	.i(\gateMDR0|out[5]~21_combout ),
	.oe(\gateMDR0|out[0]~6_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[5]~output .bus_hold = "false";
defparam \GPIO0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \GPIO0[6]~output (
	.i(\gateMDR0|out[6]~24_combout ),
	.oe(\gateMDR0|out[0]~6_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[6]~output .bus_hold = "false";
defparam \GPIO0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \GPIO0[7]~output (
	.i(\gateMDR0|out[7]~27_combout ),
	.oe(\gateMDR0|out[0]~6_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[7]~output .bus_hold = "false";
defparam \GPIO0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \GPIO0[8]~output (
	.i(\gateMDR0|out[8]~29_combout ),
	.oe(\gateMDR0|out[0]~6_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[8]~output .bus_hold = "false";
defparam \GPIO0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cycloneive_io_obuf \GPIO0[9]~output (
	.i(\gateMDR0|out[9]~31_combout ),
	.oe(\gateMDR0|out[0]~6_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[9]~output .bus_hold = "false";
defparam \GPIO0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \GPIO0[10]~output (
	.i(\gateMDR0|out[10]~33_combout ),
	.oe(\gateMDR0|out[0]~6_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[10]~output .bus_hold = "false";
defparam \GPIO0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y16_N9
cycloneive_io_obuf \GPIO0[11]~output (
	.i(\gateMDR0|out[11]~35_combout ),
	.oe(\gateMDR0|out[0]~6_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[11]~output .bus_hold = "false";
defparam \GPIO0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \GPIO0[12]~output (
	.i(\gateMDR0|out[12]~37_combout ),
	.oe(\gateMDR0|out[0]~6_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[12]~output .bus_hold = "false";
defparam \GPIO0[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \GPIO0[13]~output (
	.i(\gateMDR0|out[13]~39_combout ),
	.oe(\gateMDR0|out[0]~6_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[13]~output .bus_hold = "false";
defparam \GPIO0[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N2
cycloneive_io_obuf \GPIO0[14]~output (
	.i(\gateMDR0|out[14]~41_combout ),
	.oe(\gateMDR0|out[0]~6_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[14]~output .bus_hold = "false";
defparam \GPIO0[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N9
cycloneive_io_obuf \GPIO0[15]~output (
	.i(\gateMDR0|out[15]~64_combout ),
	.oe(\gateMDR0|out[0]~6_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0[15]~output .bus_hold = "false";
defparam \GPIO0[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \LED[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \LED[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \LED[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y7_N9
cycloneive_io_obuf \LED[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \LED[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \LED[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \LED[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \LED[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N1
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N16
cycloneive_lcell_comb \control0|state[1]~_wirecell (
// Equation(s):
// \control0|state[1]~_wirecell_combout  = !\control0|state [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control0|state [1]),
	.cin(gnd),
	.combout(\control0|state[1]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \control0|state[1]~_wirecell .lut_mask = 16'h00FF;
defparam \control0|state[1]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
cycloneive_ram_block \control0|WideOr0_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 ,\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ,\control0|state [3],\control0|state [2],\control0|state[1]~_wirecell_combout ,\control0|state [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control0|WideOr0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \control0|WideOr0_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \control0|WideOr0_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \control0|WideOr0_rtl_0|auto_generated|ram_block1a0 .init_file = "Lc3b.LC_3b0.rtl.mif";
defparam \control0|WideOr0_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \control0|WideOr0_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "control:control0|altsyncram:WideOr0_rtl_0|altsyncram_otu:auto_generated|ALTSYNCRAM";
defparam \control0|WideOr0_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \control0|WideOr0_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \control0|WideOr0_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \control0|WideOr0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \control0|WideOr0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \control0|WideOr0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \control0|WideOr0_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \control0|WideOr0_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \control0|WideOr0_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \control0|WideOr0_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \control0|WideOr0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \control0|WideOr0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \control0|WideOr0_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \control0|WideOr0_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \control0|WideOr0_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \control0|WideOr0_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \control0|WideOr0_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \control0|WideOr0_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 1152'h00060001800060001800060001800060001800060001800060001800060001800060001800020000800020000800020000800020000800044000800044000800024000800020000000144001000040001000144001000040031200C482490083C02CF000220003000040001000000145400140039206030180C009480000060501814005480010020500814001480010;
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N0
cycloneive_lcell_comb \gateMDR0|out[8]~5 (
// Equation(s):
// \gateMDR0|out[8]~5_combout  = (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a2  & !\control0|WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\gateMDR0|out[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[8]~5 .lut_mask = 16'h000F;
defparam \gateMDR0|out[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N14
cycloneive_lcell_comb \gateMDR0|out[0]~6 (
// Equation(s):
// \gateMDR0|out[0]~6_combout  = (\control0|gateshf~q ) # ((\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 ) # ((\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 ) # (!\gateMDR0|out[8]~5_combout )))

	.dataa(\control0|gateshf~q ),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\gateMDR0|out[8]~5_combout ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\gateMDR0|out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[0]~6 .lut_mask = 16'hFFEF;
defparam \gateMDR0|out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneive_lcell_comb \pcmux|out[15]~5 (
// Equation(s):
// \pcmux|out[15]~5_combout  = (!\control0|pcmux [1] & !\control0|WideOr0_rtl_0|auto_generated|ram_block1a15 )

	.dataa(\control0|pcmux [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\pcmux|out[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[15]~5 .lut_mask = 16'h0055;
defparam \pcmux|out[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N12
cycloneive_lcell_comb \control0|Decoder0~5 (
// Equation(s):
// \control0|Decoder0~5_combout  = (\control0|Decoder0~4_combout  & (\control0|state [0] & \control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ))

	.dataa(\control0|Decoder0~4_combout ),
	.datab(gnd),
	.datac(\control0|state [0]),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\control0|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Decoder0~5 .lut_mask = 16'hA000;
defparam \control0|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N13
dffeas \control0|pcmux[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\control0|Decoder0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|pcmux [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|pcmux[1] .is_wysiwyg = "true";
defparam \control0|pcmux[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneive_lcell_comb \shf|ShiftRight0~6 (
// Equation(s):
// \shf|ShiftRight0~6_combout  = (!\ir0|out [2] & !\ir0|out [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ir0|out [2]),
	.datad(\ir0|out [1]),
	.cin(gnd),
	.combout(\shf|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight0~6 .lut_mask = 16'h000F;
defparam \shf|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N8
cycloneive_lcell_comb \control0|Selector2~0 (
// Equation(s):
// \control0|Selector2~0_combout  = (\control0|state [1] & (\control0|state [2] & (!\control0|state [3] & \control0|WideOr0_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(\control0|state [1]),
	.datab(\control0|state [2]),
	.datac(\control0|state [3]),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\control0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Selector2~0 .lut_mask = 16'h0800;
defparam \control0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N24
cycloneive_lcell_comb \control0|dr[1]~0 (
// Equation(s):
// \control0|dr[1]~0_combout  = (\control0|state [0] & (\control0|state [1] $ (((\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ))))) # (!\control0|state [0] & (!\control0|state [1] & (\control0|state [2] & 
// !\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(\control0|state [1]),
	.datab(\control0|state [2]),
	.datac(\control0|state [0]),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\control0|dr[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \control0|dr[1]~0 .lut_mask = 16'h50A4;
defparam \control0|dr[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N30
cycloneive_lcell_comb \control0|dr[1]~1 (
// Equation(s):
// \control0|dr[1]~1_combout  = (\control0|dr[1]~0_combout  & ((\control0|state [1]) # (\control0|state [3])))

	.dataa(\control0|state [1]),
	.datab(gnd),
	.datac(\control0|state [3]),
	.datad(\control0|dr[1]~0_combout ),
	.cin(gnd),
	.combout(\control0|dr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \control0|dr[1]~1 .lut_mask = 16'hFA00;
defparam \control0|dr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N0
cycloneive_lcell_comb \control0|Selector2~1 (
// Equation(s):
// \control0|Selector2~1_combout  = (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a3  & ((\control0|Selector2~0_combout ) # ((\ir0|out [9] & \control0|dr[1]~1_combout ))))

	.dataa(\ir0|out [9]),
	.datab(\control0|Selector2~0_combout ),
	.datac(\control0|dr[1]~1_combout ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\control0|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Selector2~1 .lut_mask = 16'h00EC;
defparam \control0|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N1
dffeas \control0|dr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\control0|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|dr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|dr[0] .is_wysiwyg = "true";
defparam \control0|dr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N10
cycloneive_lcell_comb \control0|Selector1~0 (
// Equation(s):
// \control0|Selector1~0_combout  = (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a3  & ((\control0|Selector2~0_combout ) # ((\ir0|out [10] & \control0|dr[1]~1_combout ))))

	.dataa(\ir0|out [10]),
	.datab(\control0|Selector2~0_combout ),
	.datac(\control0|dr[1]~1_combout ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\control0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Selector1~0 .lut_mask = 16'h00EC;
defparam \control0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N11
dffeas \control0|dr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\control0|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|dr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|dr[1] .is_wysiwyg = "true";
defparam \control0|dr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cycloneive_lcell_comb \regfile0|reg_memory~272 (
// Equation(s):
// \regfile0|reg_memory~272_combout  = (\control0|dr [2] & (\control0|dr [0] & (\control0|WideOr0_rtl_0|auto_generated|ram_block1a6  & !\control0|dr [1])))

	.dataa(\control0|dr [2]),
	.datab(\control0|dr [0]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\control0|dr [1]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~272_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~272 .lut_mask = 16'h0080;
defparam \regfile0|reg_memory~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N13
dffeas \regfile0|reg_memory~81 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[1]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~81 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N0
cycloneive_lcell_comb \regfile0|reg_memory~65feeder (
// Equation(s):
// \regfile0|reg_memory~65feeder_combout  = \gateMDR0|out[1]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateMDR0|out[1]~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile0|reg_memory~65feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~65feeder .lut_mask = 16'hF0F0;
defparam \regfile0|reg_memory~65feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneive_lcell_comb \regfile0|reg_memory~274 (
// Equation(s):
// \regfile0|reg_memory~274_combout  = (\control0|dr [2] & (!\control0|dr [0] & (\control0|WideOr0_rtl_0|auto_generated|ram_block1a6  & !\control0|dr [1])))

	.dataa(\control0|dr [2]),
	.datab(\control0|dr [0]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\control0|dr [1]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~274_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~274 .lut_mask = 16'h0020;
defparam \regfile0|reg_memory~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N1
dffeas \regfile0|reg_memory~65 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~65feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~274_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~65 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N20
cycloneive_lcell_comb \regfile0|reg_memory~97feeder (
// Equation(s):
// \regfile0|reg_memory~97feeder_combout  = \gateMDR0|out[1]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[1]~49_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~97feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~97feeder .lut_mask = 16'hFF00;
defparam \regfile0|reg_memory~97feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneive_lcell_comb \regfile0|reg_memory~273 (
// Equation(s):
// \regfile0|reg_memory~273_combout  = (\control0|dr [2] & (!\control0|dr [0] & (\control0|WideOr0_rtl_0|auto_generated|ram_block1a6  & \control0|dr [1])))

	.dataa(\control0|dr [2]),
	.datab(\control0|dr [0]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\control0|dr [1]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~273_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~273 .lut_mask = 16'h2000;
defparam \regfile0|reg_memory~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N21
dffeas \regfile0|reg_memory~97 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~97feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~97 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \control0|WideOr7~0 (
// Equation(s):
// \control0|WideOr7~0_combout  = (\control0|state [3] & (\control0|state [1] & (!\control0|state [0] & !\control0|state [2]))) # (!\control0|state [3] & (\control0|state [2] & (\control0|state [1] $ (\control0|state [0]))))

	.dataa(\control0|state [3]),
	.datab(\control0|state [1]),
	.datac(\control0|state [0]),
	.datad(\control0|state [2]),
	.cin(gnd),
	.combout(\control0|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \control0|WideOr7~0 .lut_mask = 16'h1408;
defparam \control0|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneive_lcell_comb \control0|WideOr7~1 (
// Equation(s):
// \control0|WideOr7~1_combout  = (\control0|state [1] & ((\control0|state [0]) # ((\control0|state [3] & \control0|state [2])))) # (!\control0|state [1] & (((!\control0|state [2])) # (!\control0|state [3])))

	.dataa(\control0|state [3]),
	.datab(\control0|state [1]),
	.datac(\control0|state [0]),
	.datad(\control0|state [2]),
	.cin(gnd),
	.combout(\control0|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \control0|WideOr7~1 .lut_mask = 16'hD9F3;
defparam \control0|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneive_lcell_comb \control0|WideOr7~2 (
// Equation(s):
// \control0|WideOr7~2_combout  = (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a3  & ((\control0|WideOr0_rtl_0|auto_generated|ram_block1a4  & (\control0|WideOr7~0_combout )) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a4  & 
// ((\control0|WideOr7~1_combout )))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\control0|WideOr7~0_combout ),
	.datac(\control0|WideOr7~1_combout ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\control0|WideOr7~2_combout ),
	.cout());
// synopsys translate_off
defparam \control0|WideOr7~2 .lut_mask = 16'h4450;
defparam \control0|WideOr7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N14
cycloneive_lcell_comb \control0|sr1~1 (
// Equation(s):
// \control0|sr1~1_combout  = (\ir0|out [7] & \control0|WideOr7~2_combout )

	.dataa(\ir0|out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\control0|WideOr7~2_combout ),
	.cin(gnd),
	.combout(\control0|sr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \control0|sr1~1 .lut_mask = 16'hAA00;
defparam \control0|sr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N15
dffeas \control0|sr1[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\control0|sr1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|sr1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|sr1[1] .is_wysiwyg = "true";
defparam \control0|sr1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N18
cycloneive_lcell_comb \regfile0|reg_memory~137 (
// Equation(s):
// \regfile0|reg_memory~137_combout  = (\control0|sr1 [0] & (((\control0|sr1 [1])))) # (!\control0|sr1 [0] & ((\control0|sr1 [1] & ((\regfile0|reg_memory~97_q ))) # (!\control0|sr1 [1] & (\regfile0|reg_memory~65_q ))))

	.dataa(\control0|sr1 [0]),
	.datab(\regfile0|reg_memory~65_q ),
	.datac(\regfile0|reg_memory~97_q ),
	.datad(\control0|sr1 [1]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~137_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~137 .lut_mask = 16'hFA44;
defparam \regfile0|reg_memory~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N26
cycloneive_lcell_comb \shf|out[2]~7 (
// Equation(s):
// \shf|out[2]~7_combout  = (\ir0|out [2]) # (\ir0|out [3])

	.dataa(gnd),
	.datab(\ir0|out [2]),
	.datac(\ir0|out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\shf|out[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[2]~7 .lut_mask = 16'hFCFC;
defparam \shf|out[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_lcell_comb \shf|ShiftLeft0~9 (
// Equation(s):
// \shf|ShiftLeft0~9_combout  = (!\ir0|out [0] & \ir0|out [1])

	.dataa(\ir0|out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir0|out [1]),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~9 .lut_mask = 16'h5500;
defparam \shf|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cycloneive_lcell_comb \regfile0|reg_memory~276 (
// Equation(s):
// \regfile0|reg_memory~276_combout  = (!\control0|dr [2] & (!\control0|dr [0] & (\control0|WideOr0_rtl_0|auto_generated|ram_block1a6  & \control0|dr [1])))

	.dataa(\control0|dr [2]),
	.datab(\control0|dr [0]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\control0|dr [1]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~276_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~276 .lut_mask = 16'h1000;
defparam \regfile0|reg_memory~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N17
dffeas \regfile0|reg_memory~34 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[2]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~276_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~34 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cycloneive_lcell_comb \regfile0|reg_memory~50feeder (
// Equation(s):
// \regfile0|reg_memory~50feeder_combout  = \gateMDR0|out[2]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[2]~51_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~50feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~50feeder .lut_mask = 16'hFF00;
defparam \regfile0|reg_memory~50feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \regfile0|reg_memory~279 (
// Equation(s):
// \regfile0|reg_memory~279_combout  = (!\control0|dr [2] & (\control0|dr [0] & (\control0|WideOr0_rtl_0|auto_generated|ram_block1a6  & \control0|dr [1])))

	.dataa(\control0|dr [2]),
	.datab(\control0|dr [0]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\control0|dr [1]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~279_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~279 .lut_mask = 16'h4000;
defparam \regfile0|reg_memory~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N9
dffeas \regfile0|reg_memory~50 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~50 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneive_lcell_comb \regfile0|reg_memory~2feeder (
// Equation(s):
// \regfile0|reg_memory~2feeder_combout  = \gateMDR0|out[2]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateMDR0|out[2]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile0|reg_memory~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~2feeder .lut_mask = 16'hF0F0;
defparam \regfile0|reg_memory~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cycloneive_lcell_comb \regfile0|reg_memory~278 (
// Equation(s):
// \regfile0|reg_memory~278_combout  = (!\control0|dr [2] & (!\control0|dr [0] & (\control0|WideOr0_rtl_0|auto_generated|ram_block1a6  & !\control0|dr [1])))

	.dataa(\control0|dr [2]),
	.datab(\control0|dr [0]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\control0|dr [1]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~278_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~278 .lut_mask = 16'h0010;
defparam \regfile0|reg_memory~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N11
dffeas \regfile0|reg_memory~2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~2 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneive_lcell_comb \shf|out[4]~5 (
// Equation(s):
// \shf|out[4]~5_combout  = (!\ir0|out [3] & !\ir0|out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ir0|out [3]),
	.datad(\ir0|out [4]),
	.cin(gnd),
	.combout(\shf|out[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[4]~5 .lut_mask = 16'h000F;
defparam \shf|out[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N0
cycloneive_lcell_comb \gatePC0|out[6]~0 (
// Equation(s):
// \gatePC0|out[6]~0_combout  = (\pc0|out [6]) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 )

	.dataa(\pc0|out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\gatePC0|out[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \gatePC0|out[6]~0 .lut_mask = 16'hAAFF;
defparam \gatePC0|out[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N14
cycloneive_lcell_comb \control0|lshf~0 (
// Equation(s):
// \control0|lshf~0_combout  = (!\control0|state [2] & (!\control0|state [3] & !\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ))

	.dataa(gnd),
	.datab(\control0|state [2]),
	.datac(\control0|state [3]),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\control0|lshf~0_combout ),
	.cout());
// synopsys translate_off
defparam \control0|lshf~0 .lut_mask = 16'h0003;
defparam \control0|lshf~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N22
cycloneive_lcell_comb \control0|Decoder0~6 (
// Equation(s):
// \control0|Decoder0~6_combout  = (\control0|state [0] & (\control0|WideOr0_rtl_0|auto_generated|ram_block1a3  & (\control0|lshf~0_combout  & !\control0|state [1])))

	.dataa(\control0|state [0]),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\control0|lshf~0_combout ),
	.datad(\control0|state [1]),
	.cin(gnd),
	.combout(\control0|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Decoder0~6 .lut_mask = 16'h0080;
defparam \control0|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N23
dffeas \control0|ldir (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\control0|Decoder0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|ldir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control0|ldir .is_wysiwyg = "true";
defparam \control0|ldir .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N17
dffeas \ir0|out[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[5]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control0|ldir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|out[5] .is_wysiwyg = "true";
defparam \ir0|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneive_lcell_comb \control0|Selector3~0 (
// Equation(s):
// \control0|Selector3~0_combout  = (\control0|WideOr19~0_combout  & (\ir0|out [5] & (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a3  & !\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(\control0|WideOr19~0_combout ),
	.datab(\ir0|out [5]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\control0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Selector3~0 .lut_mask = 16'h0008;
defparam \control0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N9
dffeas \control0|sr2mux (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control0|Selector3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|sr2mux~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control0|sr2mux .is_wysiwyg = "true";
defparam \control0|sr2mux .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N1
dffeas \regfile0|reg_memory~38 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~276_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~38 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N22
cycloneive_lcell_comb \control0|WideOr19~0 (
// Equation(s):
// \control0|WideOr19~0_combout  = (\control0|state [0] & (\control0|state [1] & ((!\control0|state [3]) # (!\control0|state [2]))))

	.dataa(\control0|state [2]),
	.datab(\control0|state [3]),
	.datac(\control0|state [0]),
	.datad(\control0|state [1]),
	.cin(gnd),
	.combout(\control0|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \control0|WideOr19~0 .lut_mask = 16'h7000;
defparam \control0|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N0
cycloneive_lcell_comb \control0|sr2~1 (
// Equation(s):
// \control0|sr2~1_combout  = (\ir0|out [1] & (\control0|WideOr19~0_combout  & (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a4  & !\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(\ir0|out [1]),
	.datab(\control0|WideOr19~0_combout ),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\control0|sr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \control0|sr2~1 .lut_mask = 16'h0008;
defparam \control0|sr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N1
dffeas \control0|sr2[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\control0|sr2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|sr2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|sr2[1] .is_wysiwyg = "true";
defparam \control0|sr2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \gateMDR0|out[0]~47 (
// Equation(s):
// \gateMDR0|out[0]~47_combout  = (\gateMDR0|out[0]~4_combout ) # (!\gateMDR0|out[0]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateMDR0|out[0]~6_combout ),
	.datad(\gateMDR0|out[0]~4_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[0]~47_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[0]~47 .lut_mask = 16'hFF0F;
defparam \gateMDR0|out[0]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneive_lcell_comb \ir0|out[0]~feeder (
// Equation(s):
// \ir0|out[0]~feeder_combout  = \gateMDR0|out[0]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[0]~47_combout ),
	.cin(gnd),
	.combout(\ir0|out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir0|out[0]~feeder .lut_mask = 16'hFF00;
defparam \ir0|out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N13
dffeas \ir0|out[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ir0|out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control0|ldir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|out[0] .is_wysiwyg = "true";
defparam \ir0|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N6
cycloneive_lcell_comb \control0|sr2~0 (
// Equation(s):
// \control0|sr2~0_combout  = (\control0|WideOr19~0_combout  & (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a4  & (\ir0|out [0] & !\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(\control0|WideOr19~0_combout ),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\ir0|out [0]),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\control0|sr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \control0|sr2~0 .lut_mask = 16'h0020;
defparam \control0|sr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N7
dffeas \control0|sr2[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\control0|sr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|sr2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|sr2[0] .is_wysiwyg = "true";
defparam \control0|sr2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneive_lcell_comb \regfile0|reg_memory~277 (
// Equation(s):
// \regfile0|reg_memory~277_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a6  & (!\control0|dr [2] & (!\control0|dr [1] & \control0|dr [0])))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\control0|dr [2]),
	.datac(\control0|dr [1]),
	.datad(\control0|dr [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~277_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~277 .lut_mask = 16'h0200;
defparam \regfile0|reg_memory~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N25
dffeas \regfile0|reg_memory~22 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\gateMDR0|out[6]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~277_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~22 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N24
cycloneive_lcell_comb \regfile0|reg_memory~6feeder (
// Equation(s):
// \regfile0|reg_memory~6feeder_combout  = \gateMDR0|out[6]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[6]~53_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~6feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~6feeder .lut_mask = 16'hFF00;
defparam \regfile0|reg_memory~6feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N25
dffeas \regfile0|reg_memory~6 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~6 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N10
cycloneive_lcell_comb \regfile0|reg_memory~234 (
// Equation(s):
// \regfile0|reg_memory~234_combout  = (\control0|sr2 [1] & (\control0|sr2 [0])) # (!\control0|sr2 [1] & ((\control0|sr2 [0] & (\regfile0|reg_memory~22_q )) # (!\control0|sr2 [0] & ((\regfile0|reg_memory~6_q )))))

	.dataa(\control0|sr2 [1]),
	.datab(\control0|sr2 [0]),
	.datac(\regfile0|reg_memory~22_q ),
	.datad(\regfile0|reg_memory~6_q ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~234_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~234 .lut_mask = 16'hD9C8;
defparam \regfile0|reg_memory~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N22
cycloneive_lcell_comb \regfile0|reg_memory~235 (
// Equation(s):
// \regfile0|reg_memory~235_combout  = (\control0|sr2 [1] & ((\regfile0|reg_memory~234_combout  & (\regfile0|reg_memory~54_q )) # (!\regfile0|reg_memory~234_combout  & ((\regfile0|reg_memory~38_q ))))) # (!\control0|sr2 [1] & 
// (((\regfile0|reg_memory~234_combout ))))

	.dataa(\regfile0|reg_memory~54_q ),
	.datab(\regfile0|reg_memory~38_q ),
	.datac(\control0|sr2 [1]),
	.datad(\regfile0|reg_memory~234_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~235_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~235 .lut_mask = 16'hAFC0;
defparam \regfile0|reg_memory~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cycloneive_lcell_comb \regfile0|reg_memory~86feeder (
// Equation(s):
// \regfile0|reg_memory~86feeder_combout  = \gateMDR0|out[6]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[6]~53_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~86feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~86feeder .lut_mask = 16'hFF00;
defparam \regfile0|reg_memory~86feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N25
dffeas \regfile0|reg_memory~86 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~86 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N25
dffeas \regfile0|reg_memory~102 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~102 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N3
dffeas \regfile0|reg_memory~70 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~274_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~70 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N2
cycloneive_lcell_comb \regfile0|reg_memory~232 (
// Equation(s):
// \regfile0|reg_memory~232_combout  = (\control0|sr2 [1] & ((\regfile0|reg_memory~102_q ) # ((\control0|sr2 [0])))) # (!\control0|sr2 [1] & (((\regfile0|reg_memory~70_q  & !\control0|sr2 [0]))))

	.dataa(\control0|sr2 [1]),
	.datab(\regfile0|reg_memory~102_q ),
	.datac(\regfile0|reg_memory~70_q ),
	.datad(\control0|sr2 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~232_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~232 .lut_mask = 16'hAAD8;
defparam \regfile0|reg_memory~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N12
cycloneive_lcell_comb \regfile0|reg_memory~233 (
// Equation(s):
// \regfile0|reg_memory~233_combout  = (\control0|sr2 [0] & ((\regfile0|reg_memory~232_combout  & (\regfile0|reg_memory~118_q )) # (!\regfile0|reg_memory~232_combout  & ((\regfile0|reg_memory~86_q ))))) # (!\control0|sr2 [0] & 
// (((\regfile0|reg_memory~232_combout ))))

	.dataa(\regfile0|reg_memory~118_q ),
	.datab(\control0|sr2 [0]),
	.datac(\regfile0|reg_memory~86_q ),
	.datad(\regfile0|reg_memory~232_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~233_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~233 .lut_mask = 16'hBBC0;
defparam \regfile0|reg_memory~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N28
cycloneive_lcell_comb \sr2mux|out[6]~15 (
// Equation(s):
// \sr2mux|out[6]~15_combout  = (\control0|sr2mux~q  & ((\control0|sr2 [2] & ((\regfile0|reg_memory~233_combout ))) # (!\control0|sr2 [2] & (\regfile0|reg_memory~235_combout ))))

	.dataa(\control0|sr2 [2]),
	.datab(\control0|sr2mux~q ),
	.datac(\regfile0|reg_memory~235_combout ),
	.datad(\regfile0|reg_memory~233_combout ),
	.cin(gnd),
	.combout(\sr2mux|out[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[6]~15 .lut_mask = 16'hC840;
defparam \sr2mux|out[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N18
cycloneive_lcell_comb \sr2mux|out[6]~16 (
// Equation(s):
// \sr2mux|out[6]~16_combout  = (\sr2mux|out[6]~15_combout ) # ((!\control0|sr2mux~q  & \ir0|out [4]))

	.dataa(gnd),
	.datab(\control0|sr2mux~q ),
	.datac(\ir0|out [4]),
	.datad(\sr2mux|out[6]~15_combout ),
	.cin(gnd),
	.combout(\sr2mux|out[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[6]~16 .lut_mask = 16'hFF30;
defparam \sr2mux|out[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N30
cycloneive_lcell_comb \regfile0|reg_memory~159 (
// Equation(s):
// \regfile0|reg_memory~159_combout  = (\control0|sr1 [1] & (\control0|sr1 [0])) # (!\control0|sr1 [1] & ((\control0|sr1 [0] & (\regfile0|reg_memory~22_q )) # (!\control0|sr1 [0] & ((\regfile0|reg_memory~6_q )))))

	.dataa(\control0|sr1 [1]),
	.datab(\control0|sr1 [0]),
	.datac(\regfile0|reg_memory~22_q ),
	.datad(\regfile0|reg_memory~6_q ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~159_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~159 .lut_mask = 16'hD9C8;
defparam \regfile0|reg_memory~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneive_lcell_comb \regfile0|reg_memory~160 (
// Equation(s):
// \regfile0|reg_memory~160_combout  = (\control0|sr1 [1] & ((\regfile0|reg_memory~159_combout  & (\regfile0|reg_memory~54_q )) # (!\regfile0|reg_memory~159_combout  & ((\regfile0|reg_memory~38_q ))))) # (!\control0|sr1 [1] & 
// (((\regfile0|reg_memory~159_combout ))))

	.dataa(\regfile0|reg_memory~54_q ),
	.datab(\control0|sr1 [1]),
	.datac(\regfile0|reg_memory~38_q ),
	.datad(\regfile0|reg_memory~159_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~160_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~160 .lut_mask = 16'hBBC0;
defparam \regfile0|reg_memory~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
cycloneive_lcell_comb \regfile0|reg_memory~157 (
// Equation(s):
// \regfile0|reg_memory~157_combout  = (\control0|sr1 [0] & (((\control0|sr1 [1])))) # (!\control0|sr1 [0] & ((\control0|sr1 [1] & ((\regfile0|reg_memory~102_q ))) # (!\control0|sr1 [1] & (\regfile0|reg_memory~70_q ))))

	.dataa(\control0|sr1 [0]),
	.datab(\regfile0|reg_memory~70_q ),
	.datac(\regfile0|reg_memory~102_q ),
	.datad(\control0|sr1 [1]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~157_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~157 .lut_mask = 16'hFA44;
defparam \regfile0|reg_memory~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneive_lcell_comb \regfile0|reg_memory~158 (
// Equation(s):
// \regfile0|reg_memory~158_combout  = (\control0|sr1 [0] & ((\regfile0|reg_memory~157_combout  & (\regfile0|reg_memory~118_q )) # (!\regfile0|reg_memory~157_combout  & ((\regfile0|reg_memory~86_q ))))) # (!\control0|sr1 [0] & 
// (((\regfile0|reg_memory~157_combout ))))

	.dataa(\regfile0|reg_memory~118_q ),
	.datab(\regfile0|reg_memory~86_q ),
	.datac(\control0|sr1 [0]),
	.datad(\regfile0|reg_memory~157_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~158_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~158 .lut_mask = 16'hAFC0;
defparam \regfile0|reg_memory~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneive_lcell_comb \regfile0|reg_memory~161 (
// Equation(s):
// \regfile0|reg_memory~161_combout  = (\control0|sr1 [2] & ((\regfile0|reg_memory~158_combout ))) # (!\control0|sr1 [2] & (\regfile0|reg_memory~160_combout ))

	.dataa(\control0|sr1 [2]),
	.datab(\regfile0|reg_memory~160_combout ),
	.datac(gnd),
	.datad(\regfile0|reg_memory~158_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~161_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~161 .lut_mask = 16'hEE44;
defparam \regfile0|reg_memory~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N8
cycloneive_lcell_comb \alu0|result~5 (
// Equation(s):
// \alu0|result~5_combout  = \regfile0|reg_memory~161_combout  $ (((\sr2mux|out[6]~15_combout ) # ((\ir0|out [4] & !\control0|sr2mux~q ))))

	.dataa(\ir0|out [4]),
	.datab(\sr2mux|out[6]~15_combout ),
	.datac(\regfile0|reg_memory~161_combout ),
	.datad(\control0|sr2mux~q ),
	.cin(gnd),
	.combout(\alu0|result~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|result~5 .lut_mask = 16'h3C1E;
defparam \alu0|result~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N21
dffeas \regfile0|reg_memory~84 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[4]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~84 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N31
dffeas \regfile0|reg_memory~116 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[4]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~275_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~116 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N1
dffeas \regfile0|reg_memory~100 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[4]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~100 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N27
dffeas \regfile0|reg_memory~68 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[4]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~274_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~68 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N26
cycloneive_lcell_comb \regfile0|reg_memory~224 (
// Equation(s):
// \regfile0|reg_memory~224_combout  = (\control0|sr2 [1] & ((\regfile0|reg_memory~100_q ) # ((\control0|sr2 [0])))) # (!\control0|sr2 [1] & (((\regfile0|reg_memory~68_q  & !\control0|sr2 [0]))))

	.dataa(\control0|sr2 [1]),
	.datab(\regfile0|reg_memory~100_q ),
	.datac(\regfile0|reg_memory~68_q ),
	.datad(\control0|sr2 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~224_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~224 .lut_mask = 16'hAAD8;
defparam \regfile0|reg_memory~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
cycloneive_lcell_comb \regfile0|reg_memory~225 (
// Equation(s):
// \regfile0|reg_memory~225_combout  = (\control0|sr2 [0] & ((\regfile0|reg_memory~224_combout  & ((\regfile0|reg_memory~116_q ))) # (!\regfile0|reg_memory~224_combout  & (\regfile0|reg_memory~84_q )))) # (!\control0|sr2 [0] & 
// (((\regfile0|reg_memory~224_combout ))))

	.dataa(\control0|sr2 [0]),
	.datab(\regfile0|reg_memory~84_q ),
	.datac(\regfile0|reg_memory~116_q ),
	.datad(\regfile0|reg_memory~224_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~225_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~225 .lut_mask = 16'hF588;
defparam \regfile0|reg_memory~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N15
dffeas \regfile0|reg_memory~52 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[4]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~52 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N21
dffeas \regfile0|reg_memory~20 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[4]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~277_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~20 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cycloneive_lcell_comb \regfile0|reg_memory~226 (
// Equation(s):
// \regfile0|reg_memory~226_combout  = (\control0|sr2 [1] & (((\control0|sr2 [0])))) # (!\control0|sr2 [1] & ((\control0|sr2 [0] & ((\regfile0|reg_memory~20_q ))) # (!\control0|sr2 [0] & (\regfile0|reg_memory~4_q ))))

	.dataa(\regfile0|reg_memory~4_q ),
	.datab(\control0|sr2 [1]),
	.datac(\regfile0|reg_memory~20_q ),
	.datad(\control0|sr2 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~226_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~226 .lut_mask = 16'hFC22;
defparam \regfile0|reg_memory~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cycloneive_lcell_comb \regfile0|reg_memory~227 (
// Equation(s):
// \regfile0|reg_memory~227_combout  = (\control0|sr2 [1] & ((\regfile0|reg_memory~226_combout  & ((\regfile0|reg_memory~52_q ))) # (!\regfile0|reg_memory~226_combout  & (\regfile0|reg_memory~36_q )))) # (!\control0|sr2 [1] & 
// (((\regfile0|reg_memory~226_combout ))))

	.dataa(\regfile0|reg_memory~36_q ),
	.datab(\control0|sr2 [1]),
	.datac(\regfile0|reg_memory~52_q ),
	.datad(\regfile0|reg_memory~226_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~227_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~227 .lut_mask = 16'hF388;
defparam \regfile0|reg_memory~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneive_lcell_comb \sr2mux|out[4]~11 (
// Equation(s):
// \sr2mux|out[4]~11_combout  = (\control0|sr2mux~q  & ((\control0|sr2 [2] & (\regfile0|reg_memory~225_combout )) # (!\control0|sr2 [2] & ((\regfile0|reg_memory~227_combout )))))

	.dataa(\control0|sr2 [2]),
	.datab(\control0|sr2mux~q ),
	.datac(\regfile0|reg_memory~225_combout ),
	.datad(\regfile0|reg_memory~227_combout ),
	.cin(gnd),
	.combout(\sr2mux|out[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[4]~11 .lut_mask = 16'hC480;
defparam \sr2mux|out[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N2
cycloneive_lcell_comb \sr2mux|out[4]~12 (
// Equation(s):
// \sr2mux|out[4]~12_combout  = (\sr2mux|out[4]~11_combout ) # ((!\control0|sr2mux~q  & \ir0|out [4]))

	.dataa(gnd),
	.datab(\control0|sr2mux~q ),
	.datac(\ir0|out [4]),
	.datad(\sr2mux|out[4]~11_combout ),
	.cin(gnd),
	.combout(\sr2mux|out[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[4]~12 .lut_mask = 16'hFF30;
defparam \sr2mux|out[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N5
dffeas \regfile0|reg_memory~35 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[3]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~276_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~35 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneive_lcell_comb \regfile0|reg_memory~3feeder (
// Equation(s):
// \regfile0|reg_memory~3feeder_combout  = \gateMDR0|out[3]~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[3]~50_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~3feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~3feeder .lut_mask = 16'hFF00;
defparam \regfile0|reg_memory~3feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N31
dffeas \regfile0|reg_memory~3 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~3 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N1
dffeas \regfile0|reg_memory~19 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[3]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~277_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~19 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneive_lcell_comb \regfile0|reg_memory~144 (
// Equation(s):
// \regfile0|reg_memory~144_combout  = (\control0|sr1 [1] & (((\control0|sr1 [0])))) # (!\control0|sr1 [1] & ((\control0|sr1 [0] & ((\regfile0|reg_memory~19_q ))) # (!\control0|sr1 [0] & (\regfile0|reg_memory~3_q ))))

	.dataa(\control0|sr1 [1]),
	.datab(\regfile0|reg_memory~3_q ),
	.datac(\regfile0|reg_memory~19_q ),
	.datad(\control0|sr1 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~144_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~144 .lut_mask = 16'hFA44;
defparam \regfile0|reg_memory~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
cycloneive_lcell_comb \regfile0|reg_memory~145 (
// Equation(s):
// \regfile0|reg_memory~145_combout  = (\control0|sr1 [1] & ((\regfile0|reg_memory~144_combout  & (\regfile0|reg_memory~51_q )) # (!\regfile0|reg_memory~144_combout  & ((\regfile0|reg_memory~35_q ))))) # (!\control0|sr1 [1] & 
// (((\regfile0|reg_memory~144_combout ))))

	.dataa(\regfile0|reg_memory~51_q ),
	.datab(\control0|sr1 [1]),
	.datac(\regfile0|reg_memory~35_q ),
	.datad(\regfile0|reg_memory~144_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~145_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~145 .lut_mask = 16'hBBC0;
defparam \regfile0|reg_memory~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N28
cycloneive_lcell_comb \regfile0|reg_memory~83feeder (
// Equation(s):
// \regfile0|reg_memory~83feeder_combout  = \gateMDR0|out[3]~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[3]~50_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~83feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~83feeder .lut_mask = 16'hFF00;
defparam \regfile0|reg_memory~83feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N29
dffeas \regfile0|reg_memory~83 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~83 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N27
dffeas \regfile0|reg_memory~115 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[3]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~275_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~115 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N19
dffeas \regfile0|reg_memory~99 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[3]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~99 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N29
dffeas \regfile0|reg_memory~67 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[3]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~274_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~67 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N20
cycloneive_lcell_comb \regfile0|reg_memory~142 (
// Equation(s):
// \regfile0|reg_memory~142_combout  = (\control0|sr1 [1] & ((\regfile0|reg_memory~99_q ) # ((\control0|sr1 [0])))) # (!\control0|sr1 [1] & (((!\control0|sr1 [0] & \regfile0|reg_memory~67_q ))))

	.dataa(\control0|sr1 [1]),
	.datab(\regfile0|reg_memory~99_q ),
	.datac(\control0|sr1 [0]),
	.datad(\regfile0|reg_memory~67_q ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~142_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~142 .lut_mask = 16'hADA8;
defparam \regfile0|reg_memory~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N26
cycloneive_lcell_comb \regfile0|reg_memory~143 (
// Equation(s):
// \regfile0|reg_memory~143_combout  = (\control0|sr1 [0] & ((\regfile0|reg_memory~142_combout  & ((\regfile0|reg_memory~115_q ))) # (!\regfile0|reg_memory~142_combout  & (\regfile0|reg_memory~83_q )))) # (!\control0|sr1 [0] & 
// (((\regfile0|reg_memory~142_combout ))))

	.dataa(\control0|sr1 [0]),
	.datab(\regfile0|reg_memory~83_q ),
	.datac(\regfile0|reg_memory~115_q ),
	.datad(\regfile0|reg_memory~142_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~143_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~143 .lut_mask = 16'hF588;
defparam \regfile0|reg_memory~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneive_lcell_comb \regfile0|reg_memory~146 (
// Equation(s):
// \regfile0|reg_memory~146_combout  = (\control0|sr1 [2] & ((\regfile0|reg_memory~143_combout ))) # (!\control0|sr1 [2] & (\regfile0|reg_memory~145_combout ))

	.dataa(\control0|sr1 [2]),
	.datab(gnd),
	.datac(\regfile0|reg_memory~145_combout ),
	.datad(\regfile0|reg_memory~143_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~146_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~146 .lut_mask = 16'hFA50;
defparam \regfile0|reg_memory~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N9
dffeas \regfile0|reg_memory~32 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[0]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~276_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~32 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N27
dffeas \regfile0|reg_memory~16 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[0]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~277_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~16 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneive_lcell_comb \regfile0|reg_memory~135 (
// Equation(s):
// \regfile0|reg_memory~135_combout  = (\control0|sr2 [1] & (((\control0|sr2 [0])))) # (!\control0|sr2 [1] & ((\control0|sr2 [0] & ((\regfile0|reg_memory~16_q ))) # (!\control0|sr2 [0] & (\regfile0|reg_memory~0_q ))))

	.dataa(\regfile0|reg_memory~0_q ),
	.datab(\regfile0|reg_memory~16_q ),
	.datac(\control0|sr2 [1]),
	.datad(\control0|sr2 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~135_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~135 .lut_mask = 16'hFC0A;
defparam \regfile0|reg_memory~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneive_lcell_comb \regfile0|reg_memory~136 (
// Equation(s):
// \regfile0|reg_memory~136_combout  = (\control0|sr2 [1] & ((\regfile0|reg_memory~135_combout  & (\regfile0|reg_memory~48_q )) # (!\regfile0|reg_memory~135_combout  & ((\regfile0|reg_memory~32_q ))))) # (!\control0|sr2 [1] & 
// (((\regfile0|reg_memory~135_combout ))))

	.dataa(\regfile0|reg_memory~48_q ),
	.datab(\regfile0|reg_memory~32_q ),
	.datac(\control0|sr2 [1]),
	.datad(\regfile0|reg_memory~135_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~136_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~136 .lut_mask = 16'hAFC0;
defparam \regfile0|reg_memory~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneive_lcell_comb \control0|sr2~2 (
// Equation(s):
// \control0|sr2~2_combout  = (\control0|WideOr19~0_combout  & (\ir0|out [2] & (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a3  & !\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(\control0|WideOr19~0_combout ),
	.datab(\ir0|out [2]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\control0|sr2~2_combout ),
	.cout());
// synopsys translate_off
defparam \control0|sr2~2 .lut_mask = 16'h0008;
defparam \control0|sr2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N31
dffeas \control0|sr2[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\control0|sr2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|sr2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|sr2[2] .is_wysiwyg = "true";
defparam \control0|sr2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N5
dffeas \regfile0|reg_memory~80 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[0]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~80 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N11
dffeas \regfile0|reg_memory~112 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[0]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~275_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~112 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
cycloneive_lcell_comb \regfile0|reg_memory~64feeder (
// Equation(s):
// \regfile0|reg_memory~64feeder_combout  = \gateMDR0|out[0]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateMDR0|out[0]~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile0|reg_memory~64feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~64feeder .lut_mask = 16'hF0F0;
defparam \regfile0|reg_memory~64feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N9
dffeas \regfile0|reg_memory~64 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~64feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~274_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~64 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N18
cycloneive_lcell_comb \regfile0|reg_memory~133 (
// Equation(s):
// \regfile0|reg_memory~133_combout  = (\control0|sr2 [0] & (((\control0|sr2 [1])))) # (!\control0|sr2 [0] & ((\control0|sr2 [1] & (\regfile0|reg_memory~96_q )) # (!\control0|sr2 [1] & ((\regfile0|reg_memory~64_q )))))

	.dataa(\regfile0|reg_memory~96_q ),
	.datab(\control0|sr2 [0]),
	.datac(\regfile0|reg_memory~64_q ),
	.datad(\control0|sr2 [1]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~133_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~133 .lut_mask = 16'hEE30;
defparam \regfile0|reg_memory~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
cycloneive_lcell_comb \regfile0|reg_memory~134 (
// Equation(s):
// \regfile0|reg_memory~134_combout  = (\control0|sr2 [0] & ((\regfile0|reg_memory~133_combout  & ((\regfile0|reg_memory~112_q ))) # (!\regfile0|reg_memory~133_combout  & (\regfile0|reg_memory~80_q )))) # (!\control0|sr2 [0] & 
// (((\regfile0|reg_memory~133_combout ))))

	.dataa(\control0|sr2 [0]),
	.datab(\regfile0|reg_memory~80_q ),
	.datac(\regfile0|reg_memory~112_q ),
	.datad(\regfile0|reg_memory~133_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~134_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~134 .lut_mask = 16'hF588;
defparam \regfile0|reg_memory~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneive_lcell_comb \sr2mux|out[0]~0 (
// Equation(s):
// \sr2mux|out[0]~0_combout  = (\control0|sr2mux~q  & ((\control0|sr2 [2] & ((\regfile0|reg_memory~134_combout ))) # (!\control0|sr2 [2] & (\regfile0|reg_memory~136_combout ))))

	.dataa(\control0|sr2mux~q ),
	.datab(\regfile0|reg_memory~136_combout ),
	.datac(\control0|sr2 [2]),
	.datad(\regfile0|reg_memory~134_combout ),
	.cin(gnd),
	.combout(\sr2mux|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[0]~0 .lut_mask = 16'hA808;
defparam \sr2mux|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneive_lcell_comb \sr2mux|out[0]~1 (
// Equation(s):
// \sr2mux|out[0]~1_combout  = (\sr2mux|out[0]~0_combout ) # ((!\control0|sr2mux~q  & \ir0|out [0]))

	.dataa(\control0|sr2mux~q ),
	.datab(\ir0|out [0]),
	.datac(gnd),
	.datad(\sr2mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\sr2mux|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[0]~1 .lut_mask = 16'hFF44;
defparam \sr2mux|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneive_lcell_comb \alu0|Add0~0 (
// Equation(s):
// \alu0|Add0~0_combout  = (\regfile0|reg_memory~132_combout  & (\sr2mux|out[0]~1_combout  $ (VCC))) # (!\regfile0|reg_memory~132_combout  & (\sr2mux|out[0]~1_combout  & VCC))
// \alu0|Add0~1  = CARRY((\regfile0|reg_memory~132_combout  & \sr2mux|out[0]~1_combout ))

	.dataa(\regfile0|reg_memory~132_combout ),
	.datab(\sr2mux|out[0]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu0|Add0~0_combout ),
	.cout(\alu0|Add0~1 ));
// synopsys translate_off
defparam \alu0|Add0~0 .lut_mask = 16'h6688;
defparam \alu0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_lcell_comb \alu0|Add0~2 (
// Equation(s):
// \alu0|Add0~2_combout  = (\sr2mux|out[1]~3_combout  & ((\regfile0|reg_memory~141_combout  & (\alu0|Add0~1  & VCC)) # (!\regfile0|reg_memory~141_combout  & (!\alu0|Add0~1 )))) # (!\sr2mux|out[1]~3_combout  & ((\regfile0|reg_memory~141_combout  & 
// (!\alu0|Add0~1 )) # (!\regfile0|reg_memory~141_combout  & ((\alu0|Add0~1 ) # (GND)))))
// \alu0|Add0~3  = CARRY((\sr2mux|out[1]~3_combout  & (!\regfile0|reg_memory~141_combout  & !\alu0|Add0~1 )) # (!\sr2mux|out[1]~3_combout  & ((!\alu0|Add0~1 ) # (!\regfile0|reg_memory~141_combout ))))

	.dataa(\sr2mux|out[1]~3_combout ),
	.datab(\regfile0|reg_memory~141_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~1 ),
	.combout(\alu0|Add0~2_combout ),
	.cout(\alu0|Add0~3 ));
// synopsys translate_off
defparam \alu0|Add0~2 .lut_mask = 16'h9617;
defparam \alu0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \alu0|Add0~4 (
// Equation(s):
// \alu0|Add0~4_combout  = ((\sr2mux|out[2]~6_combout  $ (\regfile0|reg_memory~151_combout  $ (!\alu0|Add0~3 )))) # (GND)
// \alu0|Add0~5  = CARRY((\sr2mux|out[2]~6_combout  & ((\regfile0|reg_memory~151_combout ) # (!\alu0|Add0~3 ))) # (!\sr2mux|out[2]~6_combout  & (\regfile0|reg_memory~151_combout  & !\alu0|Add0~3 )))

	.dataa(\sr2mux|out[2]~6_combout ),
	.datab(\regfile0|reg_memory~151_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~3 ),
	.combout(\alu0|Add0~4_combout ),
	.cout(\alu0|Add0~5 ));
// synopsys translate_off
defparam \alu0|Add0~4 .lut_mask = 16'h698E;
defparam \alu0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneive_lcell_comb \alu0|Add0~6 (
// Equation(s):
// \alu0|Add0~6_combout  = (\sr2mux|out[3]~9_combout  & ((\regfile0|reg_memory~146_combout  & (\alu0|Add0~5  & VCC)) # (!\regfile0|reg_memory~146_combout  & (!\alu0|Add0~5 )))) # (!\sr2mux|out[3]~9_combout  & ((\regfile0|reg_memory~146_combout  & 
// (!\alu0|Add0~5 )) # (!\regfile0|reg_memory~146_combout  & ((\alu0|Add0~5 ) # (GND)))))
// \alu0|Add0~7  = CARRY((\sr2mux|out[3]~9_combout  & (!\regfile0|reg_memory~146_combout  & !\alu0|Add0~5 )) # (!\sr2mux|out[3]~9_combout  & ((!\alu0|Add0~5 ) # (!\regfile0|reg_memory~146_combout ))))

	.dataa(\sr2mux|out[3]~9_combout ),
	.datab(\regfile0|reg_memory~146_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~5 ),
	.combout(\alu0|Add0~6_combout ),
	.cout(\alu0|Add0~7 ));
// synopsys translate_off
defparam \alu0|Add0~6 .lut_mask = 16'h9617;
defparam \alu0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_lcell_comb \alu0|Add0~8 (
// Equation(s):
// \alu0|Add0~8_combout  = ((\regfile0|reg_memory~171_combout  $ (\sr2mux|out[4]~12_combout  $ (!\alu0|Add0~7 )))) # (GND)
// \alu0|Add0~9  = CARRY((\regfile0|reg_memory~171_combout  & ((\sr2mux|out[4]~12_combout ) # (!\alu0|Add0~7 ))) # (!\regfile0|reg_memory~171_combout  & (\sr2mux|out[4]~12_combout  & !\alu0|Add0~7 )))

	.dataa(\regfile0|reg_memory~171_combout ),
	.datab(\sr2mux|out[4]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~7 ),
	.combout(\alu0|Add0~8_combout ),
	.cout(\alu0|Add0~9 ));
// synopsys translate_off
defparam \alu0|Add0~8 .lut_mask = 16'h698E;
defparam \alu0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \alu0|Add0~10 (
// Equation(s):
// \alu0|Add0~10_combout  = (\sr2mux|out[5]~14_combout  & ((\regfile0|reg_memory~166_combout  & (\alu0|Add0~9  & VCC)) # (!\regfile0|reg_memory~166_combout  & (!\alu0|Add0~9 )))) # (!\sr2mux|out[5]~14_combout  & ((\regfile0|reg_memory~166_combout  & 
// (!\alu0|Add0~9 )) # (!\regfile0|reg_memory~166_combout  & ((\alu0|Add0~9 ) # (GND)))))
// \alu0|Add0~11  = CARRY((\sr2mux|out[5]~14_combout  & (!\regfile0|reg_memory~166_combout  & !\alu0|Add0~9 )) # (!\sr2mux|out[5]~14_combout  & ((!\alu0|Add0~9 ) # (!\regfile0|reg_memory~166_combout ))))

	.dataa(\sr2mux|out[5]~14_combout ),
	.datab(\regfile0|reg_memory~166_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~9 ),
	.combout(\alu0|Add0~10_combout ),
	.cout(\alu0|Add0~11 ));
// synopsys translate_off
defparam \alu0|Add0~10 .lut_mask = 16'h9617;
defparam \alu0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneive_lcell_comb \alu0|Add0~12 (
// Equation(s):
// \alu0|Add0~12_combout  = ((\sr2mux|out[6]~16_combout  $ (\regfile0|reg_memory~161_combout  $ (!\alu0|Add0~11 )))) # (GND)
// \alu0|Add0~13  = CARRY((\sr2mux|out[6]~16_combout  & ((\regfile0|reg_memory~161_combout ) # (!\alu0|Add0~11 ))) # (!\sr2mux|out[6]~16_combout  & (\regfile0|reg_memory~161_combout  & !\alu0|Add0~11 )))

	.dataa(\sr2mux|out[6]~16_combout ),
	.datab(\regfile0|reg_memory~161_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~11 ),
	.combout(\alu0|Add0~12_combout ),
	.cout(\alu0|Add0~13 ));
// synopsys translate_off
defparam \alu0|Add0~12 .lut_mask = 16'h698E;
defparam \alu0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N6
cycloneive_lcell_comb \alu0|Mux9~0 (
// Equation(s):
// \alu0|Mux9~0_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & (((\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & 
// ((\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & (\alu0|result~5_combout )) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & ((\alu0|Add0~12_combout )))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\alu0|result~5_combout ),
	.datac(\alu0|Add0~12_combout ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\alu0|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux9~0 .lut_mask = 16'hEE50;
defparam \alu0|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N16
cycloneive_lcell_comb \alu0|Mux9~1 (
// Equation(s):
// \alu0|Mux9~1_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & (\regfile0|reg_memory~161_combout  & ((\sr2mux|out[6]~16_combout ) # (\alu0|Mux9~0_combout )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & 
// (((\alu0|Mux9~0_combout ))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\sr2mux|out[6]~16_combout ),
	.datac(\regfile0|reg_memory~161_combout ),
	.datad(\alu0|Mux9~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux9~1 .lut_mask = 16'hF580;
defparam \alu0|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N10
cycloneive_lcell_comb \gateMDR0|out[6]~23 (
// Equation(s):
// \gateMDR0|out[6]~23_combout  = (\gateMDR0|out[6]~22_combout  & (\gatePC0|out[6]~0_combout  & ((\alu0|Mux9~1_combout ) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\gateMDR0|out[6]~22_combout ),
	.datab(\gatePC0|out[6]~0_combout ),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\alu0|Mux9~1_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[6]~23 .lut_mask = 16'h8808;
defparam \gateMDR0|out[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneive_lcell_comb \shf|ShiftLeft0~7 (
// Equation(s):
// \shf|ShiftLeft0~7_combout  = (\ir0|out [0] & !\ir0|out [1])

	.dataa(\ir0|out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir0|out [1]),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~7 .lut_mask = 16'h00AA;
defparam \shf|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N19
dffeas \regfile0|reg_memory~91 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[11]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~91 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N19
dffeas \regfile0|reg_memory~123 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[11]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~275_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~123 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N17
dffeas \regfile0|reg_memory~75 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[11]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~274_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~75 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cycloneive_lcell_comb \regfile0|reg_memory~176 (
// Equation(s):
// \regfile0|reg_memory~176_combout  = (\control0|sr1 [0] & (((\control0|sr1 [1])))) # (!\control0|sr1 [0] & ((\control0|sr1 [1] & (\regfile0|reg_memory~107_q )) # (!\control0|sr1 [1] & ((\regfile0|reg_memory~75_q )))))

	.dataa(\regfile0|reg_memory~107_q ),
	.datab(\regfile0|reg_memory~75_q ),
	.datac(\control0|sr1 [0]),
	.datad(\control0|sr1 [1]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~176_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~176 .lut_mask = 16'hFA0C;
defparam \regfile0|reg_memory~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N18
cycloneive_lcell_comb \regfile0|reg_memory~177 (
// Equation(s):
// \regfile0|reg_memory~177_combout  = (\control0|sr1 [0] & ((\regfile0|reg_memory~176_combout  & ((\regfile0|reg_memory~123_q ))) # (!\regfile0|reg_memory~176_combout  & (\regfile0|reg_memory~91_q )))) # (!\control0|sr1 [0] & 
// (((\regfile0|reg_memory~176_combout ))))

	.dataa(\control0|sr1 [0]),
	.datab(\regfile0|reg_memory~91_q ),
	.datac(\regfile0|reg_memory~123_q ),
	.datad(\regfile0|reg_memory~176_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~177_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~177 .lut_mask = 16'hF588;
defparam \regfile0|reg_memory~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N9
dffeas \regfile0|reg_memory~43 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[11]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~276_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~43 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N5
dffeas \regfile0|reg_memory~59 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[11]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~59 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cycloneive_lcell_comb \regfile0|reg_memory~179 (
// Equation(s):
// \regfile0|reg_memory~179_combout  = (\regfile0|reg_memory~178_combout  & (((\regfile0|reg_memory~59_q ) # (!\control0|sr1 [1])))) # (!\regfile0|reg_memory~178_combout  & (\regfile0|reg_memory~43_q  & ((\control0|sr1 [1]))))

	.dataa(\regfile0|reg_memory~178_combout ),
	.datab(\regfile0|reg_memory~43_q ),
	.datac(\regfile0|reg_memory~59_q ),
	.datad(\control0|sr1 [1]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~179_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~179 .lut_mask = 16'hE4AA;
defparam \regfile0|reg_memory~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneive_lcell_comb \regfile0|reg_memory~180 (
// Equation(s):
// \regfile0|reg_memory~180_combout  = (\control0|sr1 [2] & (\regfile0|reg_memory~177_combout )) # (!\control0|sr1 [2] & ((\regfile0|reg_memory~179_combout )))

	.dataa(\control0|sr1 [2]),
	.datab(\regfile0|reg_memory~177_combout ),
	.datac(gnd),
	.datad(\regfile0|reg_memory~179_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~180_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~180 .lut_mask = 16'hDD88;
defparam \regfile0|reg_memory~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N25
dffeas \regfile0|reg_memory~120 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[8]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~275_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~120 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N9
dffeas \regfile0|reg_memory~104 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\gateMDR0|out[8]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~104 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N23
dffeas \regfile0|reg_memory~72 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[8]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~274_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~72 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N22
cycloneive_lcell_comb \regfile0|reg_memory~240 (
// Equation(s):
// \regfile0|reg_memory~240_combout  = (\control0|sr2 [1] & ((\regfile0|reg_memory~104_q ) # ((\control0|sr2 [0])))) # (!\control0|sr2 [1] & (((\regfile0|reg_memory~72_q  & !\control0|sr2 [0]))))

	.dataa(\control0|sr2 [1]),
	.datab(\regfile0|reg_memory~104_q ),
	.datac(\regfile0|reg_memory~72_q ),
	.datad(\control0|sr2 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~240_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~240 .lut_mask = 16'hAAD8;
defparam \regfile0|reg_memory~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cycloneive_lcell_comb \regfile0|reg_memory~241 (
// Equation(s):
// \regfile0|reg_memory~241_combout  = (\control0|sr2 [0] & ((\regfile0|reg_memory~240_combout  & ((\regfile0|reg_memory~120_q ))) # (!\regfile0|reg_memory~240_combout  & (\regfile0|reg_memory~88_q )))) # (!\control0|sr2 [0] & 
// (((\regfile0|reg_memory~240_combout ))))

	.dataa(\regfile0|reg_memory~88_q ),
	.datab(\control0|sr2 [0]),
	.datac(\regfile0|reg_memory~120_q ),
	.datad(\regfile0|reg_memory~240_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~241_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~241 .lut_mask = 16'hF388;
defparam \regfile0|reg_memory~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cycloneive_lcell_comb \sr2mux|out[8]~19 (
// Equation(s):
// \sr2mux|out[8]~19_combout  = (\control0|sr2mux~q  & ((\control0|sr2 [2] & ((\regfile0|reg_memory~241_combout ))) # (!\control0|sr2 [2] & (\regfile0|reg_memory~243_combout ))))

	.dataa(\regfile0|reg_memory~243_combout ),
	.datab(\control0|sr2 [2]),
	.datac(\control0|sr2mux~q ),
	.datad(\regfile0|reg_memory~241_combout ),
	.cin(gnd),
	.combout(\sr2mux|out[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[8]~19 .lut_mask = 16'hE020;
defparam \sr2mux|out[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneive_lcell_comb \sr2mux|out[8]~20 (
// Equation(s):
// \sr2mux|out[8]~20_combout  = (\sr2mux|out[8]~19_combout ) # ((\ir0|out [4] & !\control0|sr2mux~q ))

	.dataa(\ir0|out [4]),
	.datab(gnd),
	.datac(\control0|sr2mux~q ),
	.datad(\sr2mux|out[8]~19_combout ),
	.cin(gnd),
	.combout(\sr2mux|out[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[8]~20 .lut_mask = 16'hFF0A;
defparam \sr2mux|out[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
cycloneive_lcell_comb \alu0|result~7 (
// Equation(s):
// \alu0|result~7_combout  = \regfile0|reg_memory~215_combout  $ (((\sr2mux|out[8]~19_combout ) # ((!\control0|sr2mux~q  & \ir0|out [4]))))

	.dataa(\regfile0|reg_memory~215_combout ),
	.datab(\control0|sr2mux~q ),
	.datac(\ir0|out [4]),
	.datad(\sr2mux|out[8]~19_combout ),
	.cin(gnd),
	.combout(\alu0|result~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|result~7 .lut_mask = 16'h559A;
defparam \alu0|result~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N2
cycloneive_lcell_comb \regfile0|reg_memory~88feeder (
// Equation(s):
// \regfile0|reg_memory~88feeder_combout  = \gateMDR0|out[8]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[8]~55_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~88feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~88feeder .lut_mask = 16'hFF00;
defparam \regfile0|reg_memory~88feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N3
dffeas \regfile0|reg_memory~88 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~88 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N4
cycloneive_lcell_comb \regfile0|reg_memory~172 (
// Equation(s):
// \regfile0|reg_memory~172_combout  = (\control0|sr1 [0] & (((\control0|sr1 [1])))) # (!\control0|sr1 [0] & ((\control0|sr1 [1] & (\regfile0|reg_memory~104_q )) # (!\control0|sr1 [1] & ((\regfile0|reg_memory~72_q )))))

	.dataa(\control0|sr1 [0]),
	.datab(\regfile0|reg_memory~104_q ),
	.datac(\regfile0|reg_memory~72_q ),
	.datad(\control0|sr1 [1]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~172_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~172 .lut_mask = 16'hEE50;
defparam \regfile0|reg_memory~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N12
cycloneive_lcell_comb \regfile0|reg_memory~173 (
// Equation(s):
// \regfile0|reg_memory~173_combout  = (\control0|sr1 [0] & ((\regfile0|reg_memory~172_combout  & (\regfile0|reg_memory~120_q )) # (!\regfile0|reg_memory~172_combout  & ((\regfile0|reg_memory~88_q ))))) # (!\control0|sr1 [0] & 
// (((\regfile0|reg_memory~172_combout ))))

	.dataa(\regfile0|reg_memory~120_q ),
	.datab(\regfile0|reg_memory~88_q ),
	.datac(\control0|sr1 [0]),
	.datad(\regfile0|reg_memory~172_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~173_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~173 .lut_mask = 16'hAFC0;
defparam \regfile0|reg_memory~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N28
cycloneive_lcell_comb \regfile0|reg_memory~215 (
// Equation(s):
// \regfile0|reg_memory~215_combout  = (\control0|sr1 [2] & ((\regfile0|reg_memory~173_combout ))) # (!\control0|sr1 [2] & (\regfile0|reg_memory~175_combout ))

	.dataa(\regfile0|reg_memory~175_combout ),
	.datab(\control0|sr1 [2]),
	.datac(gnd),
	.datad(\regfile0|reg_memory~173_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~215_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~215 .lut_mask = 16'hEE22;
defparam \regfile0|reg_memory~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N18
cycloneive_lcell_comb \ir0|out[7]~feeder (
// Equation(s):
// \ir0|out[7]~feeder_combout  = \gateMDR0|out[7]~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[7]~52_combout ),
	.cin(gnd),
	.combout(\ir0|out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir0|out[7]~feeder .lut_mask = 16'hFF00;
defparam \ir0|out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N19
dffeas \ir0|out[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ir0|out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control0|ldir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|out[7] .is_wysiwyg = "true";
defparam \ir0|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \gateMDR0|out[7]~26 (
// Equation(s):
// \gateMDR0|out[7]~26_combout  = (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout  & ((\ir0|out [7]) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\ir0|out [7]),
	.datac(gnd),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\gateMDR0|out[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[7]~26 .lut_mask = 16'h4455;
defparam \gateMDR0|out[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N23
dffeas \regfile0|reg_memory~39 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[7]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~276_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~39 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N4
cycloneive_lcell_comb \regfile0|reg_memory~23feeder (
// Equation(s):
// \regfile0|reg_memory~23feeder_combout  = \gateMDR0|out[7]~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateMDR0|out[7]~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile0|reg_memory~23feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~23feeder .lut_mask = 16'hF0F0;
defparam \regfile0|reg_memory~23feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N5
dffeas \regfile0|reg_memory~23 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~277_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~23 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N18
cycloneive_lcell_comb \regfile0|reg_memory~238 (
// Equation(s):
// \regfile0|reg_memory~238_combout  = (\control0|sr2 [1] & (((\control0|sr2 [0])))) # (!\control0|sr2 [1] & ((\control0|sr2 [0] & ((\regfile0|reg_memory~23_q ))) # (!\control0|sr2 [0] & (\regfile0|reg_memory~7_q ))))

	.dataa(\regfile0|reg_memory~7_q ),
	.datab(\control0|sr2 [1]),
	.datac(\control0|sr2 [0]),
	.datad(\regfile0|reg_memory~23_q ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~238_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~238 .lut_mask = 16'hF2C2;
defparam \regfile0|reg_memory~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cycloneive_lcell_comb \regfile0|reg_memory~239 (
// Equation(s):
// \regfile0|reg_memory~239_combout  = (\control0|sr2 [1] & ((\regfile0|reg_memory~238_combout  & (\regfile0|reg_memory~55_q )) # (!\regfile0|reg_memory~238_combout  & ((\regfile0|reg_memory~39_q ))))) # (!\control0|sr2 [1] & 
// (((\regfile0|reg_memory~238_combout ))))

	.dataa(\regfile0|reg_memory~55_q ),
	.datab(\control0|sr2 [1]),
	.datac(\regfile0|reg_memory~39_q ),
	.datad(\regfile0|reg_memory~238_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~239_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~239 .lut_mask = 16'hBBC0;
defparam \regfile0|reg_memory~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N15
dffeas \regfile0|reg_memory~71 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[7]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~274_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~71 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N15
dffeas \regfile0|reg_memory~103 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[7]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~103 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N14
cycloneive_lcell_comb \regfile0|reg_memory~236 (
// Equation(s):
// \regfile0|reg_memory~236_combout  = (\control0|sr2 [0] & (((\control0|sr2 [1])))) # (!\control0|sr2 [0] & ((\control0|sr2 [1] & ((\regfile0|reg_memory~103_q ))) # (!\control0|sr2 [1] & (\regfile0|reg_memory~71_q ))))

	.dataa(\control0|sr2 [0]),
	.datab(\regfile0|reg_memory~71_q ),
	.datac(\regfile0|reg_memory~103_q ),
	.datad(\control0|sr2 [1]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~236_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~236 .lut_mask = 16'hFA44;
defparam \regfile0|reg_memory~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N0
cycloneive_lcell_comb \regfile0|reg_memory~237 (
// Equation(s):
// \regfile0|reg_memory~237_combout  = (\control0|sr2 [0] & ((\regfile0|reg_memory~236_combout  & (\regfile0|reg_memory~119_q )) # (!\regfile0|reg_memory~236_combout  & ((\regfile0|reg_memory~87_q ))))) # (!\control0|sr2 [0] & 
// (((\regfile0|reg_memory~236_combout ))))

	.dataa(\regfile0|reg_memory~119_q ),
	.datab(\regfile0|reg_memory~87_q ),
	.datac(\control0|sr2 [0]),
	.datad(\regfile0|reg_memory~236_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~237_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~237 .lut_mask = 16'hAFC0;
defparam \regfile0|reg_memory~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N10
cycloneive_lcell_comb \sr2mux|out[7]~17 (
// Equation(s):
// \sr2mux|out[7]~17_combout  = (\control0|sr2mux~q  & ((\control0|sr2 [2] & ((\regfile0|reg_memory~237_combout ))) # (!\control0|sr2 [2] & (\regfile0|reg_memory~239_combout ))))

	.dataa(\control0|sr2mux~q ),
	.datab(\control0|sr2 [2]),
	.datac(\regfile0|reg_memory~239_combout ),
	.datad(\regfile0|reg_memory~237_combout ),
	.cin(gnd),
	.combout(\sr2mux|out[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[7]~17 .lut_mask = 16'hA820;
defparam \sr2mux|out[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cycloneive_lcell_comb \sr2mux|out[7]~18 (
// Equation(s):
// \sr2mux|out[7]~18_combout  = (\sr2mux|out[7]~17_combout ) # ((!\control0|sr2mux~q  & \ir0|out [4]))

	.dataa(\control0|sr2mux~q ),
	.datab(gnd),
	.datac(\ir0|out [4]),
	.datad(\sr2mux|out[7]~17_combout ),
	.cin(gnd),
	.combout(\sr2mux|out[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[7]~18 .lut_mask = 16'hFF50;
defparam \sr2mux|out[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N30
cycloneive_lcell_comb \alu0|result~6 (
// Equation(s):
// \alu0|result~6_combout  = (\regfile0|reg_memory~156_combout  & ((\sr2mux|out[7]~17_combout ) # ((!\control0|sr2mux~q  & \ir0|out [4]))))

	.dataa(\regfile0|reg_memory~156_combout ),
	.datab(\control0|sr2mux~q ),
	.datac(\ir0|out [4]),
	.datad(\sr2mux|out[7]~17_combout ),
	.cin(gnd),
	.combout(\alu0|result~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|result~6 .lut_mask = 16'hAA20;
defparam \alu0|result~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneive_lcell_comb \alu0|Add0~14 (
// Equation(s):
// \alu0|Add0~14_combout  = (\sr2mux|out[7]~18_combout  & ((\regfile0|reg_memory~156_combout  & (\alu0|Add0~13  & VCC)) # (!\regfile0|reg_memory~156_combout  & (!\alu0|Add0~13 )))) # (!\sr2mux|out[7]~18_combout  & ((\regfile0|reg_memory~156_combout  & 
// (!\alu0|Add0~13 )) # (!\regfile0|reg_memory~156_combout  & ((\alu0|Add0~13 ) # (GND)))))
// \alu0|Add0~15  = CARRY((\sr2mux|out[7]~18_combout  & (!\regfile0|reg_memory~156_combout  & !\alu0|Add0~13 )) # (!\sr2mux|out[7]~18_combout  & ((!\alu0|Add0~13 ) # (!\regfile0|reg_memory~156_combout ))))

	.dataa(\sr2mux|out[7]~18_combout ),
	.datab(\regfile0|reg_memory~156_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~13 ),
	.combout(\alu0|Add0~14_combout ),
	.cout(\alu0|Add0~15 ));
// synopsys translate_off
defparam \alu0|Add0~14 .lut_mask = 16'h9617;
defparam \alu0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \alu0|Mux8~0 (
// Equation(s):
// \alu0|Mux8~0_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & (((\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & 
// ((\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & (\alu0|result~6_combout )) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & ((\alu0|Add0~14_combout )))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\alu0|result~6_combout ),
	.datac(\alu0|Add0~14_combout ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\alu0|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux8~0 .lut_mask = 16'hEE50;
defparam \alu0|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \alu0|Mux8~1 (
// Equation(s):
// \alu0|Mux8~1_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & (\regfile0|reg_memory~156_combout  $ (((\sr2mux|out[7]~18_combout  & !\alu0|Mux8~0_combout ))))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & 
// (((\alu0|Mux8~0_combout ))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\sr2mux|out[7]~18_combout ),
	.datac(\regfile0|reg_memory~156_combout ),
	.datad(\alu0|Mux8~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux8~1 .lut_mask = 16'hF528;
defparam \alu0|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \gateMDR0|out[7]~25 (
// Equation(s):
// \gateMDR0|out[7]~25_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a1  & (\alu0|Mux8~1_combout  & ((\pc0|out [7]) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a1  & 
// ((\pc0|out [7]) # ((!\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\pc0|out [7]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\alu0|Mux8~1_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[7]~25 .lut_mask = 16'hCF45;
defparam \gateMDR0|out[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneive_lcell_comb \shf|ShiftLeft0~11 (
// Equation(s):
// \shf|ShiftLeft0~11_combout  = (!\ir0|out [1] & ((\ir0|out [0] & (\regfile0|reg_memory~151_combout )) # (!\ir0|out [0] & ((\regfile0|reg_memory~146_combout )))))

	.dataa(\regfile0|reg_memory~151_combout ),
	.datab(\ir0|out [1]),
	.datac(\ir0|out [0]),
	.datad(\regfile0|reg_memory~146_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~11 .lut_mask = 16'h2320;
defparam \shf|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N9
dffeas \regfile0|reg_memory~96 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[0]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~96 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N8
cycloneive_lcell_comb \regfile0|reg_memory~128 (
// Equation(s):
// \regfile0|reg_memory~128_combout  = (\control0|sr1 [0] & (((\control0|sr1 [1])))) # (!\control0|sr1 [0] & ((\control0|sr1 [1] & ((\regfile0|reg_memory~96_q ))) # (!\control0|sr1 [1] & (\regfile0|reg_memory~64_q ))))

	.dataa(\control0|sr1 [0]),
	.datab(\regfile0|reg_memory~64_q ),
	.datac(\regfile0|reg_memory~96_q ),
	.datad(\control0|sr1 [1]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~128_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~128 .lut_mask = 16'hFA44;
defparam \regfile0|reg_memory~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cycloneive_lcell_comb \regfile0|reg_memory~129 (
// Equation(s):
// \regfile0|reg_memory~129_combout  = (\control0|sr1 [0] & ((\regfile0|reg_memory~128_combout  & (\regfile0|reg_memory~112_q )) # (!\regfile0|reg_memory~128_combout  & ((\regfile0|reg_memory~80_q ))))) # (!\control0|sr1 [0] & 
// (((\regfile0|reg_memory~128_combout ))))

	.dataa(\regfile0|reg_memory~112_q ),
	.datab(\regfile0|reg_memory~80_q ),
	.datac(\control0|sr1 [0]),
	.datad(\regfile0|reg_memory~128_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~129_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~129 .lut_mask = 16'hAFC0;
defparam \regfile0|reg_memory~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
cycloneive_lcell_comb \regfile0|reg_memory~132 (
// Equation(s):
// \regfile0|reg_memory~132_combout  = (\control0|sr1 [2] & ((\regfile0|reg_memory~129_combout ))) # (!\control0|sr1 [2] & (\regfile0|reg_memory~131_combout ))

	.dataa(\regfile0|reg_memory~131_combout ),
	.datab(gnd),
	.datac(\control0|sr1 [2]),
	.datad(\regfile0|reg_memory~129_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~132_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~132 .lut_mask = 16'hFA0A;
defparam \regfile0|reg_memory~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
cycloneive_lcell_comb \shf|ShiftLeft0~12 (
// Equation(s):
// \shf|ShiftLeft0~12_combout  = (\ir0|out [0] & (\regfile0|reg_memory~132_combout )) # (!\ir0|out [0] & ((\regfile0|reg_memory~141_combout )))

	.dataa(gnd),
	.datab(\regfile0|reg_memory~132_combout ),
	.datac(\ir0|out [0]),
	.datad(\regfile0|reg_memory~141_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~12 .lut_mask = 16'hCFC0;
defparam \shf|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cycloneive_lcell_comb \shf|ShiftLeft0~13 (
// Equation(s):
// \shf|ShiftLeft0~13_combout  = (\shf|ShiftLeft0~11_combout ) # ((\ir0|out [1] & \shf|ShiftLeft0~12_combout ))

	.dataa(gnd),
	.datab(\ir0|out [1]),
	.datac(\shf|ShiftLeft0~11_combout ),
	.datad(\shf|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~13 .lut_mask = 16'hFCF0;
defparam \shf|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneive_lcell_comb \shf|ShiftLeft0~25 (
// Equation(s):
// \shf|ShiftLeft0~25_combout  = (!\ir0|out [0] & ((\ir0|out [1] & ((\regfile0|reg_memory~166_combout ))) # (!\ir0|out [1] & (\regfile0|reg_memory~156_combout ))))

	.dataa(\ir0|out [0]),
	.datab(\ir0|out [1]),
	.datac(\regfile0|reg_memory~156_combout ),
	.datad(\regfile0|reg_memory~166_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~25 .lut_mask = 16'h5410;
defparam \shf|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneive_lcell_comb \regfile0|reg_memory~4feeder (
// Equation(s):
// \regfile0|reg_memory~4feeder_combout  = \gateMDR0|out[4]~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[4]~48_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~4feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~4feeder .lut_mask = 16'hFF00;
defparam \regfile0|reg_memory~4feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N5
dffeas \regfile0|reg_memory~4 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~4 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N16
cycloneive_lcell_comb \regfile0|reg_memory~169 (
// Equation(s):
// \regfile0|reg_memory~169_combout  = (\control0|sr1 [1] & (\control0|sr1 [0])) # (!\control0|sr1 [1] & ((\control0|sr1 [0] & ((\regfile0|reg_memory~20_q ))) # (!\control0|sr1 [0] & (\regfile0|reg_memory~4_q ))))

	.dataa(\control0|sr1 [1]),
	.datab(\control0|sr1 [0]),
	.datac(\regfile0|reg_memory~4_q ),
	.datad(\regfile0|reg_memory~20_q ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~169_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~169 .lut_mask = 16'hDC98;
defparam \regfile0|reg_memory~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N14
cycloneive_lcell_comb \regfile0|reg_memory~170 (
// Equation(s):
// \regfile0|reg_memory~170_combout  = (\control0|sr1 [1] & ((\regfile0|reg_memory~169_combout  & ((\regfile0|reg_memory~52_q ))) # (!\regfile0|reg_memory~169_combout  & (\regfile0|reg_memory~36_q )))) # (!\control0|sr1 [1] & 
// (((\regfile0|reg_memory~169_combout ))))

	.dataa(\regfile0|reg_memory~36_q ),
	.datab(\control0|sr1 [1]),
	.datac(\regfile0|reg_memory~52_q ),
	.datad(\regfile0|reg_memory~169_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~170_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~170 .lut_mask = 16'hF388;
defparam \regfile0|reg_memory~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N0
cycloneive_lcell_comb \regfile0|reg_memory~167 (
// Equation(s):
// \regfile0|reg_memory~167_combout  = (\control0|sr1 [0] & (((\control0|sr1 [1])))) # (!\control0|sr1 [0] & ((\control0|sr1 [1] & ((\regfile0|reg_memory~100_q ))) # (!\control0|sr1 [1] & (\regfile0|reg_memory~68_q ))))

	.dataa(\control0|sr1 [0]),
	.datab(\regfile0|reg_memory~68_q ),
	.datac(\regfile0|reg_memory~100_q ),
	.datad(\control0|sr1 [1]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~167_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~167 .lut_mask = 16'hFA44;
defparam \regfile0|reg_memory~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N20
cycloneive_lcell_comb \regfile0|reg_memory~168 (
// Equation(s):
// \regfile0|reg_memory~168_combout  = (\control0|sr1 [0] & ((\regfile0|reg_memory~167_combout  & (\regfile0|reg_memory~116_q )) # (!\regfile0|reg_memory~167_combout  & ((\regfile0|reg_memory~84_q ))))) # (!\control0|sr1 [0] & 
// (((\regfile0|reg_memory~167_combout ))))

	.dataa(\control0|sr1 [0]),
	.datab(\regfile0|reg_memory~116_q ),
	.datac(\regfile0|reg_memory~84_q ),
	.datad(\regfile0|reg_memory~167_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~168_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~168 .lut_mask = 16'hDDA0;
defparam \regfile0|reg_memory~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N24
cycloneive_lcell_comb \regfile0|reg_memory~171 (
// Equation(s):
// \regfile0|reg_memory~171_combout  = (\control0|sr1 [2] & ((\regfile0|reg_memory~168_combout ))) # (!\control0|sr1 [2] & (\regfile0|reg_memory~170_combout ))

	.dataa(gnd),
	.datab(\control0|sr1 [2]),
	.datac(\regfile0|reg_memory~170_combout ),
	.datad(\regfile0|reg_memory~168_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~171_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~171 .lut_mask = 16'hFC30;
defparam \regfile0|reg_memory~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneive_lcell_comb \shf|ShiftLeft0~23 (
// Equation(s):
// \shf|ShiftLeft0~23_combout  = (\ir0|out [1] & (\regfile0|reg_memory~171_combout )) # (!\ir0|out [1] & ((\regfile0|reg_memory~161_combout )))

	.dataa(gnd),
	.datab(\ir0|out [1]),
	.datac(\regfile0|reg_memory~171_combout ),
	.datad(\regfile0|reg_memory~161_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~23 .lut_mask = 16'hF3C0;
defparam \shf|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneive_lcell_comb \shf|ShiftLeft0~26 (
// Equation(s):
// \shf|ShiftLeft0~26_combout  = (\shf|ShiftLeft0~25_combout ) # ((\ir0|out [0] & \shf|ShiftLeft0~23_combout ))

	.dataa(\ir0|out [0]),
	.datab(gnd),
	.datac(\shf|ShiftLeft0~25_combout ),
	.datad(\shf|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~26 .lut_mask = 16'hFAF0;
defparam \shf|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cycloneive_lcell_comb \gateSHF0|out[7]~20 (
// Equation(s):
// \gateSHF0|out[7]~20_combout  = (\shf|out[4]~5_combout  & ((\ir0|out [2] & (\shf|ShiftLeft0~13_combout )) # (!\ir0|out [2] & ((\shf|ShiftLeft0~26_combout )))))

	.dataa(\ir0|out [2]),
	.datab(\shf|out[4]~5_combout ),
	.datac(\shf|ShiftLeft0~13_combout ),
	.datad(\shf|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[7]~20 .lut_mask = 16'hC480;
defparam \gateSHF0|out[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \gateMDR0|out[7]~27 (
// Equation(s):
// \gateMDR0|out[7]~27_combout  = (\gateMDR0|out[7]~26_combout  & (\gateMDR0|out[7]~25_combout  & ((\gateSHF0|out[7]~21_combout ) # (\gateSHF0|out[7]~20_combout ))))

	.dataa(\gateSHF0|out[7]~21_combout ),
	.datab(\gateMDR0|out[7]~26_combout ),
	.datac(\gateMDR0|out[7]~25_combout ),
	.datad(\gateSHF0|out[7]~20_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[7]~27 .lut_mask = 16'hC080;
defparam \gateMDR0|out[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \gateMDR0|out[7]~52 (
// Equation(s):
// \gateMDR0|out[7]~52_combout  = (\gateMDR0|out[7]~27_combout ) # (!\gateMDR0|out[0]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateMDR0|out[0]~6_combout ),
	.datad(\gateMDR0|out[7]~27_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[7]~52_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[7]~52 .lut_mask = 16'hFF0F;
defparam \gateMDR0|out[7]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N16
cycloneive_lcell_comb \regfile0|reg_memory~87feeder (
// Equation(s):
// \regfile0|reg_memory~87feeder_combout  = \gateMDR0|out[7]~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[7]~52_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~87feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~87feeder .lut_mask = 16'hFF00;
defparam \regfile0|reg_memory~87feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N17
dffeas \regfile0|reg_memory~87 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~87 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N23
dffeas \regfile0|reg_memory~119 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[7]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~275_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~119 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~119 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N28
cycloneive_lcell_comb \regfile0|reg_memory~152 (
// Equation(s):
// \regfile0|reg_memory~152_combout  = (\control0|sr1 [0] & (((\control0|sr1 [1])))) # (!\control0|sr1 [0] & ((\control0|sr1 [1] & ((\regfile0|reg_memory~103_q ))) # (!\control0|sr1 [1] & (\regfile0|reg_memory~71_q ))))

	.dataa(\regfile0|reg_memory~71_q ),
	.datab(\regfile0|reg_memory~103_q ),
	.datac(\control0|sr1 [0]),
	.datad(\control0|sr1 [1]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~152_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~152 .lut_mask = 16'hFC0A;
defparam \regfile0|reg_memory~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N22
cycloneive_lcell_comb \regfile0|reg_memory~153 (
// Equation(s):
// \regfile0|reg_memory~153_combout  = (\control0|sr1 [0] & ((\regfile0|reg_memory~152_combout  & ((\regfile0|reg_memory~119_q ))) # (!\regfile0|reg_memory~152_combout  & (\regfile0|reg_memory~87_q )))) # (!\control0|sr1 [0] & 
// (((\regfile0|reg_memory~152_combout ))))

	.dataa(\control0|sr1 [0]),
	.datab(\regfile0|reg_memory~87_q ),
	.datac(\regfile0|reg_memory~119_q ),
	.datad(\regfile0|reg_memory~152_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~153_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~153 .lut_mask = 16'hF588;
defparam \regfile0|reg_memory~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneive_lcell_comb \regfile0|reg_memory~55feeder (
// Equation(s):
// \regfile0|reg_memory~55feeder_combout  = \gateMDR0|out[7]~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[7]~52_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~55feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~55feeder .lut_mask = 16'hFF00;
defparam \regfile0|reg_memory~55feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N3
dffeas \regfile0|reg_memory~55 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~55 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N2
cycloneive_lcell_comb \regfile0|reg_memory~154 (
// Equation(s):
// \regfile0|reg_memory~154_combout  = (\control0|sr1 [1] & (((\control0|sr1 [0])))) # (!\control0|sr1 [1] & ((\control0|sr1 [0] & ((\regfile0|reg_memory~23_q ))) # (!\control0|sr1 [0] & (\regfile0|reg_memory~7_q ))))

	.dataa(\regfile0|reg_memory~7_q ),
	.datab(\regfile0|reg_memory~23_q ),
	.datac(\control0|sr1 [1]),
	.datad(\control0|sr1 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~154_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~154 .lut_mask = 16'hFC0A;
defparam \regfile0|reg_memory~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
cycloneive_lcell_comb \regfile0|reg_memory~155 (
// Equation(s):
// \regfile0|reg_memory~155_combout  = (\control0|sr1 [1] & ((\regfile0|reg_memory~154_combout  & ((\regfile0|reg_memory~55_q ))) # (!\regfile0|reg_memory~154_combout  & (\regfile0|reg_memory~39_q )))) # (!\control0|sr1 [1] & 
// (((\regfile0|reg_memory~154_combout ))))

	.dataa(\regfile0|reg_memory~39_q ),
	.datab(\regfile0|reg_memory~55_q ),
	.datac(\control0|sr1 [1]),
	.datad(\regfile0|reg_memory~154_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~155_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~155 .lut_mask = 16'hCFA0;
defparam \regfile0|reg_memory~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N30
cycloneive_lcell_comb \regfile0|reg_memory~156 (
// Equation(s):
// \regfile0|reg_memory~156_combout  = (\control0|sr1 [2] & (\regfile0|reg_memory~153_combout )) # (!\control0|sr1 [2] & ((\regfile0|reg_memory~155_combout )))

	.dataa(gnd),
	.datab(\control0|sr1 [2]),
	.datac(\regfile0|reg_memory~153_combout ),
	.datad(\regfile0|reg_memory~155_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~156_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~156 .lut_mask = 16'hF3C0;
defparam \regfile0|reg_memory~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneive_lcell_comb \alu0|Add0~16 (
// Equation(s):
// \alu0|Add0~16_combout  = ((\sr2mux|out[8]~20_combout  $ (\regfile0|reg_memory~215_combout  $ (!\alu0|Add0~15 )))) # (GND)
// \alu0|Add0~17  = CARRY((\sr2mux|out[8]~20_combout  & ((\regfile0|reg_memory~215_combout ) # (!\alu0|Add0~15 ))) # (!\sr2mux|out[8]~20_combout  & (\regfile0|reg_memory~215_combout  & !\alu0|Add0~15 )))

	.dataa(\sr2mux|out[8]~20_combout ),
	.datab(\regfile0|reg_memory~215_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~15 ),
	.combout(\alu0|Add0~16_combout ),
	.cout(\alu0|Add0~17 ));
// synopsys translate_off
defparam \alu0|Add0~16 .lut_mask = 16'h698E;
defparam \alu0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneive_lcell_comb \alu0|Mux7~0 (
// Equation(s):
// \alu0|Mux7~0_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & (((\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & 
// ((\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & (\alu0|result~7_combout )) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & ((\alu0|Add0~16_combout )))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\alu0|result~7_combout ),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\alu0|Add0~16_combout ),
	.cin(gnd),
	.combout(\alu0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux7~0 .lut_mask = 16'hE5E0;
defparam \alu0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cycloneive_lcell_comb \alu0|Mux7~1 (
// Equation(s):
// \alu0|Mux7~1_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & (\regfile0|reg_memory~215_combout  & ((\sr2mux|out[8]~20_combout ) # (\alu0|Mux7~0_combout )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & 
// (((\alu0|Mux7~0_combout ))))

	.dataa(\regfile0|reg_memory~215_combout ),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ),
	.datac(\sr2mux|out[8]~20_combout ),
	.datad(\alu0|Mux7~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux7~1 .lut_mask = 16'hBB80;
defparam \alu0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N23
dffeas \regfile0|reg_memory~63 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[15]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~63 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N0
cycloneive_lcell_comb \regfile0|reg_memory~47feeder (
// Equation(s):
// \regfile0|reg_memory~47feeder_combout  = \gateMDR0|out[15]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[15]~59_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~47feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~47feeder .lut_mask = 16'hFF00;
defparam \regfile0|reg_memory~47feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N1
dffeas \regfile0|reg_memory~47 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~276_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~47 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N3
dffeas \regfile0|reg_memory~15 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[15]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~15 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N2
cycloneive_lcell_comb \regfile0|reg_memory~193 (
// Equation(s):
// \regfile0|reg_memory~193_combout  = (\control0|sr1 [1] & (((\control0|sr1 [0])))) # (!\control0|sr1 [1] & ((\control0|sr1 [0] & (\regfile0|reg_memory~31_q )) # (!\control0|sr1 [0] & ((\regfile0|reg_memory~15_q )))))

	.dataa(\regfile0|reg_memory~31_q ),
	.datab(\control0|sr1 [1]),
	.datac(\regfile0|reg_memory~15_q ),
	.datad(\control0|sr1 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~193_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~193 .lut_mask = 16'hEE30;
defparam \regfile0|reg_memory~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneive_lcell_comb \regfile0|reg_memory~194 (
// Equation(s):
// \regfile0|reg_memory~194_combout  = (\control0|sr1 [1] & ((\regfile0|reg_memory~193_combout  & (\regfile0|reg_memory~63_q )) # (!\regfile0|reg_memory~193_combout  & ((\regfile0|reg_memory~47_q ))))) # (!\control0|sr1 [1] & 
// (((\regfile0|reg_memory~193_combout ))))

	.dataa(\control0|sr1 [1]),
	.datab(\regfile0|reg_memory~63_q ),
	.datac(\regfile0|reg_memory~47_q ),
	.datad(\regfile0|reg_memory~193_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~194_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~194 .lut_mask = 16'hDDA0;
defparam \regfile0|reg_memory~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N6
cycloneive_lcell_comb \shf|out~24 (
// Equation(s):
// \shf|out~24_combout  = (\ir0|out [5] & ((\control0|sr1 [2] & ((\regfile0|reg_memory~192_combout ))) # (!\control0|sr1 [2] & (\regfile0|reg_memory~194_combout ))))

	.dataa(\control0|sr1 [2]),
	.datab(\regfile0|reg_memory~194_combout ),
	.datac(\regfile0|reg_memory~192_combout ),
	.datad(\ir0|out [5]),
	.cin(gnd),
	.combout(\shf|out~24_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out~24 .lut_mask = 16'hE400;
defparam \shf|out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N18
cycloneive_lcell_comb \control0|Decoder0~2 (
// Equation(s):
// \control0|Decoder0~2_combout  = (\control0|state [1] & (\control0|state [0] & (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a4  & !\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(\control0|state [1]),
	.datab(\control0|state [0]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\control0|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Decoder0~2 .lut_mask = 16'h0008;
defparam \control0|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N28
cycloneive_lcell_comb \control0|Decoder0~3 (
// Equation(s):
// \control0|Decoder0~3_combout  = (\control0|state [2] & (\control0|Decoder0~2_combout  & \control0|state [3]))

	.dataa(\control0|state [2]),
	.datab(\control0|Decoder0~2_combout ),
	.datac(gnd),
	.datad(\control0|state [3]),
	.cin(gnd),
	.combout(\control0|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Decoder0~3 .lut_mask = 16'h8800;
defparam \control0|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N29
dffeas \control0|gateshf (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\control0|Decoder0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|gateshf~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control0|gateshf .is_wysiwyg = "true";
defparam \control0|gateshf .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneive_lcell_comb \shf|ShiftLeft0~19 (
// Equation(s):
// \shf|ShiftLeft0~19_combout  = (\shf|ShiftLeft0~6_combout  & ((\regfile0|reg_memory~166_combout ) # ((\regfile0|reg_memory~146_combout  & \shf|ShiftLeft0~9_combout )))) # (!\shf|ShiftLeft0~6_combout  & (\regfile0|reg_memory~146_combout  & 
// ((\shf|ShiftLeft0~9_combout ))))

	.dataa(\shf|ShiftLeft0~6_combout ),
	.datab(\regfile0|reg_memory~146_combout ),
	.datac(\regfile0|reg_memory~166_combout ),
	.datad(\shf|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~19 .lut_mask = 16'hECA0;
defparam \shf|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneive_lcell_comb \shf|ShiftLeft0~18 (
// Equation(s):
// \shf|ShiftLeft0~18_combout  = (\ir0|out [0] & ((\ir0|out [1] & (\regfile0|reg_memory~151_combout )) # (!\ir0|out [1] & ((\regfile0|reg_memory~171_combout )))))

	.dataa(\ir0|out [1]),
	.datab(\ir0|out [0]),
	.datac(\regfile0|reg_memory~151_combout ),
	.datad(\regfile0|reg_memory~171_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~18 .lut_mask = 16'hC480;
defparam \shf|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneive_lcell_comb \shf|ShiftLeft0~20 (
// Equation(s):
// \shf|ShiftLeft0~20_combout  = (\shf|ShiftLeft0~19_combout ) # (\shf|ShiftLeft0~18_combout )

	.dataa(gnd),
	.datab(\shf|ShiftLeft0~19_combout ),
	.datac(gnd),
	.datad(\shf|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~20 .lut_mask = 16'hFFCC;
defparam \shf|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N15
dffeas \regfile0|reg_memory~41 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[9]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~276_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~41 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneive_lcell_comb \regfile0|reg_memory~25feeder (
// Equation(s):
// \regfile0|reg_memory~25feeder_combout  = \gateMDR0|out[9]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[9]~58_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~25feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~25feeder .lut_mask = 16'hFF00;
defparam \regfile0|reg_memory~25feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N1
dffeas \regfile0|reg_memory~25 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~25feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~277_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~25 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N13
dffeas \regfile0|reg_memory~9 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[9]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~9 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneive_lcell_comb \regfile0|reg_memory~188 (
// Equation(s):
// \regfile0|reg_memory~188_combout  = (\control0|sr1 [1] & (((\control0|sr1 [0])))) # (!\control0|sr1 [1] & ((\control0|sr1 [0] & (\regfile0|reg_memory~25_q )) # (!\control0|sr1 [0] & ((\regfile0|reg_memory~9_q )))))

	.dataa(\control0|sr1 [1]),
	.datab(\regfile0|reg_memory~25_q ),
	.datac(\control0|sr1 [0]),
	.datad(\regfile0|reg_memory~9_q ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~188_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~188 .lut_mask = 16'hE5E0;
defparam \regfile0|reg_memory~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
cycloneive_lcell_comb \regfile0|reg_memory~189 (
// Equation(s):
// \regfile0|reg_memory~189_combout  = (\control0|sr1 [1] & ((\regfile0|reg_memory~188_combout  & (\regfile0|reg_memory~57_q )) # (!\regfile0|reg_memory~188_combout  & ((\regfile0|reg_memory~41_q ))))) # (!\control0|sr1 [1] & 
// (((\regfile0|reg_memory~188_combout ))))

	.dataa(\regfile0|reg_memory~57_q ),
	.datab(\control0|sr1 [1]),
	.datac(\regfile0|reg_memory~41_q ),
	.datad(\regfile0|reg_memory~188_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~189_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~189 .lut_mask = 16'hBBC0;
defparam \regfile0|reg_memory~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneive_lcell_comb \shf|ShiftRight1~12 (
// Equation(s):
// \shf|ShiftRight1~12_combout  = (\shf|ShiftLeft0~6_combout  & ((\control0|sr1 [2] & ((\regfile0|reg_memory~187_combout ))) # (!\control0|sr1 [2] & (\regfile0|reg_memory~189_combout ))))

	.dataa(\shf|ShiftLeft0~6_combout ),
	.datab(\control0|sr1 [2]),
	.datac(\regfile0|reg_memory~189_combout ),
	.datad(\regfile0|reg_memory~187_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight1~12_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight1~12 .lut_mask = 16'hA820;
defparam \shf|ShiftRight1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \shf|ShiftLeft0~29 (
// Equation(s):
// \shf|ShiftLeft0~29_combout  = (\ir0|out [0] & ((\ir0|out [1] & ((\regfile0|reg_memory~161_combout ))) # (!\ir0|out [1] & (\regfile0|reg_memory~215_combout ))))

	.dataa(\ir0|out [1]),
	.datab(\ir0|out [0]),
	.datac(\regfile0|reg_memory~215_combout ),
	.datad(\regfile0|reg_memory~161_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~29 .lut_mask = 16'hC840;
defparam \shf|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneive_lcell_comb \shf|ShiftLeft0~30 (
// Equation(s):
// \shf|ShiftLeft0~30_combout  = (\shf|ShiftRight1~12_combout ) # ((\shf|ShiftLeft0~29_combout ) # ((\regfile0|reg_memory~156_combout  & \shf|ShiftLeft0~9_combout )))

	.dataa(\regfile0|reg_memory~156_combout ),
	.datab(\shf|ShiftLeft0~9_combout ),
	.datac(\shf|ShiftRight1~12_combout ),
	.datad(\shf|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~30 .lut_mask = 16'hFFF8;
defparam \shf|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cycloneive_lcell_comb \shf|out[9]~28 (
// Equation(s):
// \shf|out[9]~28_combout  = (!\ir0|out [4] & ((\ir0|out [3]) # (\ir0|out [2])))

	.dataa(\ir0|out [4]),
	.datab(\ir0|out [3]),
	.datac(gnd),
	.datad(\ir0|out [2]),
	.cin(gnd),
	.combout(\shf|out[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[9]~28 .lut_mask = 16'h5544;
defparam \shf|out[9]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneive_lcell_comb \shf|ShiftRight0~25 (
// Equation(s):
// \shf|ShiftRight0~25_combout  = (\shf|ShiftLeft0~9_combout  & ((\control0|sr1 [2] & (\regfile0|reg_memory~192_combout )) # (!\control0|sr1 [2] & ((\regfile0|reg_memory~194_combout )))))

	.dataa(\regfile0|reg_memory~192_combout ),
	.datab(\control0|sr1 [2]),
	.datac(\shf|ShiftLeft0~9_combout ),
	.datad(\regfile0|reg_memory~194_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight0~25 .lut_mask = 16'hB080;
defparam \shf|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneive_lcell_comb \shf|ShiftRight1~14 (
// Equation(s):
// \shf|ShiftRight1~14_combout  = (\shf|ShiftRight1~13_combout ) # ((\shf|ShiftRight1~12_combout ) # ((\shf|ShiftLeft0~7_combout  & \regfile0|reg_memory~185_combout )))

	.dataa(\shf|ShiftRight1~13_combout ),
	.datab(\shf|ShiftLeft0~7_combout ),
	.datac(\regfile0|reg_memory~185_combout ),
	.datad(\shf|ShiftRight1~12_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight1~14_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight1~14 .lut_mask = 16'hFFEA;
defparam \shf|ShiftRight1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneive_lcell_comb \shf|ShiftRight0~26 (
// Equation(s):
// \shf|ShiftRight0~26_combout  = (\ir0|out [2] & ((\shf|out~1_combout ) # ((\shf|ShiftRight0~25_combout )))) # (!\ir0|out [2] & (((\shf|ShiftRight1~14_combout ))))

	.dataa(\shf|out~1_combout ),
	.datab(\ir0|out [2]),
	.datac(\shf|ShiftRight0~25_combout ),
	.datad(\shf|ShiftRight1~14_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight0~26 .lut_mask = 16'hFBC8;
defparam \shf|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneive_lcell_comb \shf|out[9]~29 (
// Equation(s):
// \shf|out[9]~29_combout  = (\shf|out[9]~27_combout  & ((\shf|out[9]~28_combout  & (\shf|ShiftLeft0~8_combout )) # (!\shf|out[9]~28_combout  & ((\shf|ShiftRight0~26_combout ))))) # (!\shf|out[9]~27_combout  & (\shf|out[9]~28_combout ))

	.dataa(\shf|out[9]~27_combout ),
	.datab(\shf|out[9]~28_combout ),
	.datac(\shf|ShiftLeft0~8_combout ),
	.datad(\shf|ShiftRight0~26_combout ),
	.cin(gnd),
	.combout(\shf|out[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[9]~29 .lut_mask = 16'hE6C4;
defparam \shf|out[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneive_lcell_comb \shf|out[9]~30 (
// Equation(s):
// \shf|out[9]~30_combout  = (\shf|out[4]~5_combout  & ((\shf|out[9]~29_combout  & (\shf|ShiftLeft0~20_combout )) # (!\shf|out[9]~29_combout  & ((\shf|ShiftLeft0~30_combout ))))) # (!\shf|out[4]~5_combout  & (((\shf|out[9]~29_combout ))))

	.dataa(\shf|out[4]~5_combout ),
	.datab(\shf|ShiftLeft0~20_combout ),
	.datac(\shf|ShiftLeft0~30_combout ),
	.datad(\shf|out[9]~29_combout ),
	.cin(gnd),
	.combout(\shf|out[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[9]~30 .lut_mask = 16'hDDA0;
defparam \shf|out[9]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneive_lcell_comb \gateSHF0|out[9]~40 (
// Equation(s):
// \gateSHF0|out[9]~40_combout  = ((\shf|out[9]~30_combout  & ((!\ir0|out [4]) # (!\ir0|out [5])))) # (!\control0|gateshf~q )

	.dataa(\ir0|out [5]),
	.datab(\control0|gateshf~q ),
	.datac(\ir0|out [4]),
	.datad(\shf|out[9]~30_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[9]~40_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[9]~40 .lut_mask = 16'h7F33;
defparam \gateSHF0|out[9]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N6
cycloneive_lcell_comb \ir0|out[9]~feeder (
// Equation(s):
// \ir0|out[9]~feeder_combout  = \gateMDR0|out[9]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[9]~58_combout ),
	.cin(gnd),
	.combout(\ir0|out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir0|out[9]~feeder .lut_mask = 16'hFF00;
defparam \ir0|out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N7
dffeas \ir0|out[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ir0|out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control0|ldir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|out[9] .is_wysiwyg = "true";
defparam \ir0|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N24
cycloneive_lcell_comb \addr2_lshf1|out[9]~12 (
// Equation(s):
// \addr2_lshf1|out[9]~12_combout  = (\control0|lshf~q  & ((\control0|WideOr0_rtl_0|auto_generated|ram_block1a12  & (\ir0|out [8])) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a12  & ((\ir0|out [9]))))) # (!\control0|lshf~q  & (\ir0|out [8]))

	.dataa(\control0|lshf~q ),
	.datab(\ir0|out [8]),
	.datac(\ir0|out [9]),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\addr2_lshf1|out[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \addr2_lshf1|out[9]~12 .lut_mask = 16'hCCE4;
defparam \addr2_lshf1|out[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N22
cycloneive_lcell_comb \addr2_lshf1|out[9]~13 (
// Equation(s):
// \addr2_lshf1|out[9]~13_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a13  & (\ir0|out [5] & (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a12 ))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a13  & 
// (((\addr2_lshf1|out[9]~12_combout ))))

	.dataa(\ir0|out [5]),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\addr2_lshf1|out[9]~12_combout ),
	.cin(gnd),
	.combout(\addr2_lshf1|out[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \addr2_lshf1|out[9]~13 .lut_mask = 16'h3B08;
defparam \addr2_lshf1|out[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N20
cycloneive_lcell_comb \addr2_lshf1|out[8]~10 (
// Equation(s):
// \addr2_lshf1|out[8]~10_combout  = (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a13  & ((\control0|lshf~q  & (\ir0|out [8])) # (!\control0|lshf~q  & ((\ir0|out [7])))))

	.dataa(\control0|lshf~q ),
	.datab(\ir0|out [8]),
	.datac(\ir0|out [7]),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\addr2_lshf1|out[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \addr2_lshf1|out[8]~10 .lut_mask = 16'h00D8;
defparam \addr2_lshf1|out[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N26
cycloneive_lcell_comb \addr2_lshf1|out[8]~11 (
// Equation(s):
// \addr2_lshf1|out[8]~11_combout  = (\addr2_lshf1|out[8]~10_combout ) # ((\ir0|out [5] & (\control0|WideOr0_rtl_0|auto_generated|ram_block1a13  & !\control0|WideOr0_rtl_0|auto_generated|ram_block1a12 )))

	.dataa(\ir0|out [5]),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\addr2_lshf1|out[8]~10_combout ),
	.cin(gnd),
	.combout(\addr2_lshf1|out[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \addr2_lshf1|out[8]~11 .lut_mask = 16'hFF08;
defparam \addr2_lshf1|out[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneive_lcell_comb \addr1mux|out[7]~7 (
// Equation(s):
// \addr1mux|out[7]~7_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & ((\regfile0|reg_memory~156_combout ))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & (\pc0|out [7]))

	.dataa(gnd),
	.datab(\pc0|out [7]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\regfile0|reg_memory~156_combout ),
	.cin(gnd),
	.combout(\addr1mux|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \addr1mux|out[7]~7 .lut_mask = 16'hFC0C;
defparam \addr1mux|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N12
cycloneive_lcell_comb \control0|lshf~1 (
// Equation(s):
// \control0|lshf~1_combout  = (!\control0|state [1] & (\control0|lshf~0_combout  & !\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 ))

	.dataa(\control0|state [1]),
	.datab(gnd),
	.datac(\control0|lshf~0_combout ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\control0|lshf~1_combout ),
	.cout());
// synopsys translate_off
defparam \control0|lshf~1 .lut_mask = 16'h0050;
defparam \control0|lshf~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N13
dffeas \control0|lshf (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\control0|lshf~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|lshf~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control0|lshf .is_wysiwyg = "true";
defparam \control0|lshf .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N2
cycloneive_lcell_comb \addr2mux|Mux10~0 (
// Equation(s):
// \addr2mux|Mux10~0_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a13  & \control0|WideOr0_rtl_0|auto_generated|ram_block1a12 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\addr2mux|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \addr2mux|Mux10~0 .lut_mask = 16'hF000;
defparam \addr2mux|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N30
cycloneive_lcell_comb \addr2_lshf1|out[6]~6 (
// Equation(s):
// \addr2_lshf1|out[6]~6_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a13  & (((\ir0|out [5] & !\control0|WideOr0_rtl_0|auto_generated|ram_block1a12 )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a13  & (\ir0|out [6]))

	.dataa(\ir0|out [6]),
	.datab(\ir0|out [5]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\addr2_lshf1|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \addr2_lshf1|out[6]~6 .lut_mask = 16'h0ACA;
defparam \addr2_lshf1|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneive_lcell_comb \addr2_lshf1|out[6]~7 (
// Equation(s):
// \addr2_lshf1|out[6]~7_combout  = (\control0|lshf~q  & (((\addr2_lshf1|out[6]~6_combout )))) # (!\control0|lshf~q  & (\ir0|out [5] & (!\addr2mux|Mux10~0_combout )))

	.dataa(\ir0|out [5]),
	.datab(\control0|lshf~q ),
	.datac(\addr2mux|Mux10~0_combout ),
	.datad(\addr2_lshf1|out[6]~6_combout ),
	.cin(gnd),
	.combout(\addr2_lshf1|out[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \addr2_lshf1|out[6]~7 .lut_mask = 16'hCE02;
defparam \addr2_lshf1|out[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneive_lcell_comb \pcmux|out[2]~8 (
// Equation(s):
// \pcmux|out[2]~8_combout  = (\pcmux|out[2]~7_combout ) # ((\pcmux|out[15]~5_combout  & ((\gateMDR0|out[2]~12_combout ) # (!\gateMDR0|out[0]~6_combout ))))

	.dataa(\pcmux|out[2]~7_combout ),
	.datab(\pcmux|out[15]~5_combout ),
	.datac(\gateMDR0|out[0]~6_combout ),
	.datad(\gateMDR0|out[2]~12_combout ),
	.cin(gnd),
	.combout(\pcmux|out[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[2]~8 .lut_mask = 16'hEEAE;
defparam \pcmux|out[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N27
dffeas \pc0|out[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pcmux|out[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control0|WideOr0_rtl_0|auto_generated|ram_block1a7 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc0|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc0|out[2] .is_wysiwyg = "true";
defparam \pc0|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cycloneive_lcell_comb \addr1mux|out[2]~2 (
// Equation(s):
// \addr1mux|out[2]~2_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & ((\regfile0|reg_memory~151_combout ))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & (\pc0|out [2]))

	.dataa(gnd),
	.datab(\pc0|out [2]),
	.datac(\regfile0|reg_memory~151_combout ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\addr1mux|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \addr1mux|out[2]~2 .lut_mask = 16'hF0CC;
defparam \addr1mux|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneive_lcell_comb \addr1mux|out[1]~1 (
// Equation(s):
// \addr1mux|out[1]~1_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & ((\regfile0|reg_memory~141_combout ))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & (\pc0|out [1]))

	.dataa(\pc0|out [1]),
	.datab(gnd),
	.datac(\regfile0|reg_memory~141_combout ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\addr1mux|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \addr1mux|out[1]~1 .lut_mask = 16'hF0AA;
defparam \addr1mux|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N4
cycloneive_lcell_comb \addr2_lshf1|out[0]~0 (
// Equation(s):
// \addr2_lshf1|out[0]~0_combout  = (\ir0|out [0] & (\control0|lshf~q  & ((!\control0|WideOr0_rtl_0|auto_generated|ram_block1a12 ) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\ir0|out [0]),
	.datab(\control0|lshf~q ),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\addr2_lshf1|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \addr2_lshf1|out[0]~0 .lut_mask = 16'h0888;
defparam \addr2_lshf1|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneive_lcell_comb \adder0|out[1]~2 (
// Equation(s):
// \adder0|out[1]~2_combout  = (\addr2_lshf1|out[1]~1_combout  & ((\addr1mux|out[1]~1_combout  & (\adder0|out[0]~1  & VCC)) # (!\addr1mux|out[1]~1_combout  & (!\adder0|out[0]~1 )))) # (!\addr2_lshf1|out[1]~1_combout  & ((\addr1mux|out[1]~1_combout  & 
// (!\adder0|out[0]~1 )) # (!\addr1mux|out[1]~1_combout  & ((\adder0|out[0]~1 ) # (GND)))))
// \adder0|out[1]~3  = CARRY((\addr2_lshf1|out[1]~1_combout  & (!\addr1mux|out[1]~1_combout  & !\adder0|out[0]~1 )) # (!\addr2_lshf1|out[1]~1_combout  & ((!\adder0|out[0]~1 ) # (!\addr1mux|out[1]~1_combout ))))

	.dataa(\addr2_lshf1|out[1]~1_combout ),
	.datab(\addr1mux|out[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|out[0]~1 ),
	.combout(\adder0|out[1]~2_combout ),
	.cout(\adder0|out[1]~3 ));
// synopsys translate_off
defparam \adder0|out[1]~2 .lut_mask = 16'h9617;
defparam \adder0|out[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_lcell_comb \adder0|out[3]~6 (
// Equation(s):
// \adder0|out[3]~6_combout  = (\addr2_lshf1|out[3]~3_combout  & ((\addr1mux|out[3]~3_combout  & (\adder0|out[2]~5  & VCC)) # (!\addr1mux|out[3]~3_combout  & (!\adder0|out[2]~5 )))) # (!\addr2_lshf1|out[3]~3_combout  & ((\addr1mux|out[3]~3_combout  & 
// (!\adder0|out[2]~5 )) # (!\addr1mux|out[3]~3_combout  & ((\adder0|out[2]~5 ) # (GND)))))
// \adder0|out[3]~7  = CARRY((\addr2_lshf1|out[3]~3_combout  & (!\addr1mux|out[3]~3_combout  & !\adder0|out[2]~5 )) # (!\addr2_lshf1|out[3]~3_combout  & ((!\adder0|out[2]~5 ) # (!\addr1mux|out[3]~3_combout ))))

	.dataa(\addr2_lshf1|out[3]~3_combout ),
	.datab(\addr1mux|out[3]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|out[2]~5 ),
	.combout(\adder0|out[3]~6_combout ),
	.cout(\adder0|out[3]~7 ));
// synopsys translate_off
defparam \adder0|out[3]~6 .lut_mask = 16'h9617;
defparam \adder0|out[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \pcmux|out[3]~9 (
// Equation(s):
// \pcmux|out[3]~9_combout  = (\control0|pcmux [1] & (\pcinc2|out[3]~4_combout  & ((!\control0|WideOr0_rtl_0|auto_generated|ram_block1a15 )))) # (!\control0|pcmux [1] & (((\adder0|out[3]~6_combout  & \control0|WideOr0_rtl_0|auto_generated|ram_block1a15 ))))

	.dataa(\pcinc2|out[3]~4_combout ),
	.datab(\control0|pcmux [1]),
	.datac(\adder0|out[3]~6_combout ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\pcmux|out[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[3]~9 .lut_mask = 16'h3088;
defparam \pcmux|out[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \pcmux|out[3]~10 (
// Equation(s):
// \pcmux|out[3]~10_combout  = (\pcmux|out[3]~9_combout ) # ((\pcmux|out[15]~5_combout  & ((\gateMDR0|out[3]~15_combout ) # (!\gateMDR0|out[0]~6_combout ))))

	.dataa(\gateMDR0|out[0]~6_combout ),
	.datab(\pcmux|out[15]~5_combout ),
	.datac(\pcmux|out[3]~9_combout ),
	.datad(\gateMDR0|out[3]~15_combout ),
	.cin(gnd),
	.combout(\pcmux|out[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[3]~10 .lut_mask = 16'hFCF4;
defparam \pcmux|out[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N1
dffeas \pc0|out[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pcmux|out[3]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control0|WideOr0_rtl_0|auto_generated|ram_block1a7 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc0|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc0|out[3] .is_wysiwyg = "true";
defparam \pc0|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N8
cycloneive_lcell_comb \addr1mux|out[3]~3 (
// Equation(s):
// \addr1mux|out[3]~3_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & ((\regfile0|reg_memory~146_combout ))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & (\pc0|out [3]))

	.dataa(gnd),
	.datab(\pc0|out [3]),
	.datac(\regfile0|reg_memory~146_combout ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\addr1mux|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \addr1mux|out[3]~3 .lut_mask = 16'hF0CC;
defparam \addr1mux|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneive_lcell_comb \adder0|out[4]~8 (
// Equation(s):
// \adder0|out[4]~8_combout  = ((\addr2_lshf1|out[4]~4_combout  $ (\addr1mux|out[4]~4_combout  $ (!\adder0|out[3]~7 )))) # (GND)
// \adder0|out[4]~9  = CARRY((\addr2_lshf1|out[4]~4_combout  & ((\addr1mux|out[4]~4_combout ) # (!\adder0|out[3]~7 ))) # (!\addr2_lshf1|out[4]~4_combout  & (\addr1mux|out[4]~4_combout  & !\adder0|out[3]~7 )))

	.dataa(\addr2_lshf1|out[4]~4_combout ),
	.datab(\addr1mux|out[4]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|out[3]~7 ),
	.combout(\adder0|out[4]~8_combout ),
	.cout(\adder0|out[4]~9 ));
// synopsys translate_off
defparam \adder0|out[4]~8 .lut_mask = 16'h698E;
defparam \adder0|out[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneive_lcell_comb \pcmux|out[4]~11 (
// Equation(s):
// \pcmux|out[4]~11_combout  = (\control0|pcmux [1] & (\pcinc2|out[4]~6_combout  & (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a15 ))) # (!\control0|pcmux [1] & (((\control0|WideOr0_rtl_0|auto_generated|ram_block1a15  & \adder0|out[4]~8_combout ))))

	.dataa(\pcinc2|out[4]~6_combout ),
	.datab(\control0|pcmux [1]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\adder0|out[4]~8_combout ),
	.cin(gnd),
	.combout(\pcmux|out[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[4]~11 .lut_mask = 16'h3808;
defparam \pcmux|out[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneive_lcell_comb \pcmux|out[4]~12 (
// Equation(s):
// \pcmux|out[4]~12_combout  = (\pcmux|out[4]~11_combout ) # ((\pcmux|out[15]~5_combout  & ((\gateMDR0|out[4]~18_combout ) # (!\gateMDR0|out[0]~6_combout ))))

	.dataa(\gateMDR0|out[4]~18_combout ),
	.datab(\gateMDR0|out[0]~6_combout ),
	.datac(\pcmux|out[15]~5_combout ),
	.datad(\pcmux|out[4]~11_combout ),
	.cin(gnd),
	.combout(\pcmux|out[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[4]~12 .lut_mask = 16'hFFB0;
defparam \pcmux|out[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N17
dffeas \pc0|out[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pcmux|out[4]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control0|WideOr0_rtl_0|auto_generated|ram_block1a7 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc0|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc0|out[4] .is_wysiwyg = "true";
defparam \pc0|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneive_lcell_comb \addr1mux|out[4]~4 (
// Equation(s):
// \addr1mux|out[4]~4_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & ((\regfile0|reg_memory~171_combout ))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & (\pc0|out [4]))

	.dataa(gnd),
	.datab(\pc0|out [4]),
	.datac(\regfile0|reg_memory~171_combout ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\addr1mux|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \addr1mux|out[4]~4 .lut_mask = 16'hF0CC;
defparam \addr1mux|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_lcell_comb \adder0|out[5]~10 (
// Equation(s):
// \adder0|out[5]~10_combout  = (\addr2_lshf1|out[5]~5_combout  & ((\addr1mux|out[5]~5_combout  & (\adder0|out[4]~9  & VCC)) # (!\addr1mux|out[5]~5_combout  & (!\adder0|out[4]~9 )))) # (!\addr2_lshf1|out[5]~5_combout  & ((\addr1mux|out[5]~5_combout  & 
// (!\adder0|out[4]~9 )) # (!\addr1mux|out[5]~5_combout  & ((\adder0|out[4]~9 ) # (GND)))))
// \adder0|out[5]~11  = CARRY((\addr2_lshf1|out[5]~5_combout  & (!\addr1mux|out[5]~5_combout  & !\adder0|out[4]~9 )) # (!\addr2_lshf1|out[5]~5_combout  & ((!\adder0|out[4]~9 ) # (!\addr1mux|out[5]~5_combout ))))

	.dataa(\addr2_lshf1|out[5]~5_combout ),
	.datab(\addr1mux|out[5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|out[4]~9 ),
	.combout(\adder0|out[5]~10_combout ),
	.cout(\adder0|out[5]~11 ));
// synopsys translate_off
defparam \adder0|out[5]~10 .lut_mask = 16'h9617;
defparam \adder0|out[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneive_lcell_comb \adder0|out[7]~14 (
// Equation(s):
// \adder0|out[7]~14_combout  = (\addr2_lshf1|out[7]~9_combout  & ((\addr1mux|out[7]~7_combout  & (\adder0|out[6]~13  & VCC)) # (!\addr1mux|out[7]~7_combout  & (!\adder0|out[6]~13 )))) # (!\addr2_lshf1|out[7]~9_combout  & ((\addr1mux|out[7]~7_combout  & 
// (!\adder0|out[6]~13 )) # (!\addr1mux|out[7]~7_combout  & ((\adder0|out[6]~13 ) # (GND)))))
// \adder0|out[7]~15  = CARRY((\addr2_lshf1|out[7]~9_combout  & (!\addr1mux|out[7]~7_combout  & !\adder0|out[6]~13 )) # (!\addr2_lshf1|out[7]~9_combout  & ((!\adder0|out[6]~13 ) # (!\addr1mux|out[7]~7_combout ))))

	.dataa(\addr2_lshf1|out[7]~9_combout ),
	.datab(\addr1mux|out[7]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|out[6]~13 ),
	.combout(\adder0|out[7]~14_combout ),
	.cout(\adder0|out[7]~15 ));
// synopsys translate_off
defparam \adder0|out[7]~14 .lut_mask = 16'h9617;
defparam \adder0|out[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \adder0|out[9]~18 (
// Equation(s):
// \adder0|out[9]~18_combout  = (\addr1mux|out[9]~9_combout  & ((\addr2_lshf1|out[9]~13_combout  & (\adder0|out[8]~17  & VCC)) # (!\addr2_lshf1|out[9]~13_combout  & (!\adder0|out[8]~17 )))) # (!\addr1mux|out[9]~9_combout  & ((\addr2_lshf1|out[9]~13_combout  
// & (!\adder0|out[8]~17 )) # (!\addr2_lshf1|out[9]~13_combout  & ((\adder0|out[8]~17 ) # (GND)))))
// \adder0|out[9]~19  = CARRY((\addr1mux|out[9]~9_combout  & (!\addr2_lshf1|out[9]~13_combout  & !\adder0|out[8]~17 )) # (!\addr1mux|out[9]~9_combout  & ((!\adder0|out[8]~17 ) # (!\addr2_lshf1|out[9]~13_combout ))))

	.dataa(\addr1mux|out[9]~9_combout ),
	.datab(\addr2_lshf1|out[9]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|out[8]~17 ),
	.combout(\adder0|out[9]~18_combout ),
	.cout(\adder0|out[9]~19 ));
// synopsys translate_off
defparam \adder0|out[9]~18 .lut_mask = 16'h9617;
defparam \adder0|out[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneive_lcell_comb \pcmux|out[9]~21 (
// Equation(s):
// \pcmux|out[9]~21_combout  = (\control0|pcmux [1] & (\pcinc2|out[9]~16_combout  & ((!\control0|WideOr0_rtl_0|auto_generated|ram_block1a15 )))) # (!\control0|pcmux [1] & (((\adder0|out[9]~18_combout  & \control0|WideOr0_rtl_0|auto_generated|ram_block1a15 
// ))))

	.dataa(\pcinc2|out[9]~16_combout ),
	.datab(\control0|pcmux [1]),
	.datac(\adder0|out[9]~18_combout ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\pcmux|out[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[9]~21 .lut_mask = 16'h3088;
defparam \pcmux|out[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneive_lcell_comb \pcmux|out[9]~22 (
// Equation(s):
// \pcmux|out[9]~22_combout  = (\pcmux|out[9]~21_combout ) # ((\pcmux|out[15]~5_combout  & ((\gateMDR0|out[9]~31_combout ) # (!\gateMDR0|out[0]~6_combout ))))

	.dataa(\gateMDR0|out[9]~31_combout ),
	.datab(\pcmux|out[15]~5_combout ),
	.datac(\gateMDR0|out[0]~6_combout ),
	.datad(\pcmux|out[9]~21_combout ),
	.cin(gnd),
	.combout(\pcmux|out[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[9]~22 .lut_mask = 16'hFF8C;
defparam \pcmux|out[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N15
dffeas \pc0|out[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pcmux|out[9]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control0|WideOr0_rtl_0|auto_generated|ram_block1a7 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc0|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc0|out[9] .is_wysiwyg = "true";
defparam \pc0|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \alu0|Add0~18 (
// Equation(s):
// \alu0|Add0~18_combout  = (\sr2mux|out[9]~22_combout  & ((\regfile0|reg_memory~190_combout  & (\alu0|Add0~17  & VCC)) # (!\regfile0|reg_memory~190_combout  & (!\alu0|Add0~17 )))) # (!\sr2mux|out[9]~22_combout  & ((\regfile0|reg_memory~190_combout  & 
// (!\alu0|Add0~17 )) # (!\regfile0|reg_memory~190_combout  & ((\alu0|Add0~17 ) # (GND)))))
// \alu0|Add0~19  = CARRY((\sr2mux|out[9]~22_combout  & (!\regfile0|reg_memory~190_combout  & !\alu0|Add0~17 )) # (!\sr2mux|out[9]~22_combout  & ((!\alu0|Add0~17 ) # (!\regfile0|reg_memory~190_combout ))))

	.dataa(\sr2mux|out[9]~22_combout ),
	.datab(\regfile0|reg_memory~190_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~17 ),
	.combout(\alu0|Add0~18_combout ),
	.cout(\alu0|Add0~19 ));
// synopsys translate_off
defparam \alu0|Add0~18 .lut_mask = 16'h9617;
defparam \alu0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneive_lcell_comb \alu0|Mux6~0 (
// Equation(s):
// \alu0|Mux6~0_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & (((\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & 
// ((\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & (\alu0|result~8_combout )) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & ((\alu0|Add0~18_combout )))))

	.dataa(\alu0|result~8_combout ),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\alu0|Add0~18_combout ),
	.cin(gnd),
	.combout(\alu0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux6~0 .lut_mask = 16'hE3E0;
defparam \alu0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneive_lcell_comb \alu0|Mux6~1 (
// Equation(s):
// \alu0|Mux6~1_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & (\regfile0|reg_memory~190_combout  $ (((\sr2mux|out[9]~22_combout  & !\alu0|Mux6~0_combout ))))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & 
// (((\alu0|Mux6~0_combout ))))

	.dataa(\sr2mux|out[9]~22_combout ),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\regfile0|reg_memory~190_combout ),
	.datad(\alu0|Mux6~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux6~1 .lut_mask = 16'hF348;
defparam \alu0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneive_lcell_comb \gateMDR0|out[9]~30 (
// Equation(s):
// \gateMDR0|out[9]~30_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a1  & (\alu0|Mux6~1_combout  & ((\pc0|out [9]) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a1  & 
// ((\pc0|out [9]) # ((!\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\pc0|out [9]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\alu0|Mux6~1_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[9]~30 .lut_mask = 16'hCF45;
defparam \gateMDR0|out[9]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneive_lcell_comb \gateMDR0|out[9]~31 (
// Equation(s):
// \gateMDR0|out[9]~31_combout  = (\gateMDR0|out[8]~5_combout  & (\gateMDR0|out[9]~30_combout  & ((\gateSHF0|out[9]~24_combout ) # (\gateSHF0|out[9]~40_combout ))))

	.dataa(\gateSHF0|out[9]~24_combout ),
	.datab(\gateMDR0|out[8]~5_combout ),
	.datac(\gateSHF0|out[9]~40_combout ),
	.datad(\gateMDR0|out[9]~30_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[9]~31 .lut_mask = 16'hC800;
defparam \gateMDR0|out[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneive_lcell_comb \gateMDR0|out[9]~58 (
// Equation(s):
// \gateMDR0|out[9]~58_combout  = (\gateMDR0|out[9]~31_combout ) # (!\gateMDR0|out[0]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateMDR0|out[0]~6_combout ),
	.datad(\gateMDR0|out[9]~31_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[9]~58_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[9]~58 .lut_mask = 16'hFF0F;
defparam \gateMDR0|out[9]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N28
cycloneive_lcell_comb \regfile0|reg_memory~89feeder (
// Equation(s):
// \regfile0|reg_memory~89feeder_combout  = \gateMDR0|out[9]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateMDR0|out[9]~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile0|reg_memory~89feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~89feeder .lut_mask = 16'hF0F0;
defparam \regfile0|reg_memory~89feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N29
dffeas \regfile0|reg_memory~89 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~89 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N13
dffeas \regfile0|reg_memory~73 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[9]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~274_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~73 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N11
dffeas \regfile0|reg_memory~105 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[9]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~105 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N10
cycloneive_lcell_comb \regfile0|reg_memory~186 (
// Equation(s):
// \regfile0|reg_memory~186_combout  = (\control0|sr1 [0] & (((\control0|sr1 [1])))) # (!\control0|sr1 [0] & ((\control0|sr1 [1] & ((\regfile0|reg_memory~105_q ))) # (!\control0|sr1 [1] & (\regfile0|reg_memory~73_q ))))

	.dataa(\control0|sr1 [0]),
	.datab(\regfile0|reg_memory~73_q ),
	.datac(\regfile0|reg_memory~105_q ),
	.datad(\control0|sr1 [1]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~186_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~186 .lut_mask = 16'hFA44;
defparam \regfile0|reg_memory~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N20
cycloneive_lcell_comb \regfile0|reg_memory~187 (
// Equation(s):
// \regfile0|reg_memory~187_combout  = (\control0|sr1 [0] & ((\regfile0|reg_memory~186_combout  & (\regfile0|reg_memory~121_q )) # (!\regfile0|reg_memory~186_combout  & ((\regfile0|reg_memory~89_q ))))) # (!\control0|sr1 [0] & 
// (((\regfile0|reg_memory~186_combout ))))

	.dataa(\regfile0|reg_memory~121_q ),
	.datab(\control0|sr1 [0]),
	.datac(\regfile0|reg_memory~89_q ),
	.datad(\regfile0|reg_memory~186_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~187_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~187 .lut_mask = 16'hBBC0;
defparam \regfile0|reg_memory~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cycloneive_lcell_comb \regfile0|reg_memory~190 (
// Equation(s):
// \regfile0|reg_memory~190_combout  = (\control0|sr1 [2] & (\regfile0|reg_memory~187_combout )) # (!\control0|sr1 [2] & ((\regfile0|reg_memory~189_combout )))

	.dataa(\control0|sr1 [2]),
	.datab(\regfile0|reg_memory~187_combout ),
	.datac(gnd),
	.datad(\regfile0|reg_memory~189_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~190_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~190 .lut_mask = 16'hDD88;
defparam \regfile0|reg_memory~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
cycloneive_lcell_comb \shf|ShiftRight1~5 (
// Equation(s):
// \shf|ShiftRight1~5_combout  = (\ir0|out [1] & ((\ir0|out [0] & (\regfile0|reg_memory~180_combout )) # (!\ir0|out [0] & ((\regfile0|reg_memory~185_combout )))))

	.dataa(\ir0|out [0]),
	.datab(\ir0|out [1]),
	.datac(\regfile0|reg_memory~180_combout ),
	.datad(\regfile0|reg_memory~185_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight1~5_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight1~5 .lut_mask = 16'hC480;
defparam \shf|ShiftRight1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N0
cycloneive_lcell_comb \shf|ShiftRight1~4 (
// Equation(s):
// \shf|ShiftRight1~4_combout  = (\shf|ShiftLeft0~6_combout  & ((\control0|sr1 [2] & ((\regfile0|reg_memory~173_combout ))) # (!\control0|sr1 [2] & (\regfile0|reg_memory~175_combout ))))

	.dataa(\regfile0|reg_memory~175_combout ),
	.datab(\control0|sr1 [2]),
	.datac(\shf|ShiftLeft0~6_combout ),
	.datad(\regfile0|reg_memory~173_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight1~4_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight1~4 .lut_mask = 16'hE020;
defparam \shf|ShiftRight1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneive_lcell_comb \shf|ShiftRight1~6 (
// Equation(s):
// \shf|ShiftRight1~6_combout  = (\shf|ShiftRight1~5_combout ) # ((\shf|ShiftRight1~4_combout ) # ((\shf|ShiftLeft0~7_combout  & \regfile0|reg_memory~190_combout )))

	.dataa(\shf|ShiftLeft0~7_combout ),
	.datab(\regfile0|reg_memory~190_combout ),
	.datac(\shf|ShiftRight1~5_combout ),
	.datad(\shf|ShiftRight1~4_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight1~6_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight1~6 .lut_mask = 16'hFFF8;
defparam \shf|ShiftRight1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N24
cycloneive_lcell_comb \pcinc2|out[12]~22 (
// Equation(s):
// \pcinc2|out[12]~22_combout  = (\pc0|out [12] & (!\pcinc2|out[11]~21 )) # (!\pc0|out [12] & ((\pcinc2|out[11]~21 ) # (GND)))
// \pcinc2|out[12]~23  = CARRY((!\pcinc2|out[11]~21 ) # (!\pc0|out [12]))

	.dataa(\pc0|out [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcinc2|out[11]~21 ),
	.combout(\pcinc2|out[12]~22_combout ),
	.cout(\pcinc2|out[12]~23 ));
// synopsys translate_off
defparam \pcinc2|out[12]~22 .lut_mask = 16'h5A5F;
defparam \pcinc2|out[12]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
cycloneive_lcell_comb \addr1mux|out[12]~12 (
// Equation(s):
// \addr1mux|out[12]~12_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & (\regfile0|reg_memory~210_combout )) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & ((\pc0|out [12])))

	.dataa(\regfile0|reg_memory~210_combout ),
	.datab(\pc0|out [12]),
	.datac(gnd),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\addr1mux|out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \addr1mux|out[12]~12 .lut_mask = 16'hAACC;
defparam \addr1mux|out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N21
dffeas \regfile0|reg_memory~62 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[14]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~62 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N15
dffeas \regfile0|reg_memory~30 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[14]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~277_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~30 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N25
dffeas \regfile0|reg_memory~14 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[14]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~14 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cycloneive_lcell_comb \regfile0|reg_memory~266 (
// Equation(s):
// \regfile0|reg_memory~266_combout  = (\control0|sr2 [0] & ((\control0|sr2 [1]) # ((\regfile0|reg_memory~30_q )))) # (!\control0|sr2 [0] & (!\control0|sr2 [1] & ((\regfile0|reg_memory~14_q ))))

	.dataa(\control0|sr2 [0]),
	.datab(\control0|sr2 [1]),
	.datac(\regfile0|reg_memory~30_q ),
	.datad(\regfile0|reg_memory~14_q ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~266_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~266 .lut_mask = 16'hB9A8;
defparam \regfile0|reg_memory~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneive_lcell_comb \regfile0|reg_memory~267 (
// Equation(s):
// \regfile0|reg_memory~267_combout  = (\control0|sr2 [1] & ((\regfile0|reg_memory~266_combout  & ((\regfile0|reg_memory~62_q ))) # (!\regfile0|reg_memory~266_combout  & (\regfile0|reg_memory~46_q )))) # (!\control0|sr2 [1] & 
// (((\regfile0|reg_memory~266_combout ))))

	.dataa(\regfile0|reg_memory~46_q ),
	.datab(\control0|sr2 [1]),
	.datac(\regfile0|reg_memory~62_q ),
	.datad(\regfile0|reg_memory~266_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~267_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~267 .lut_mask = 16'hF388;
defparam \regfile0|reg_memory~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneive_lcell_comb \sr2mux|out[14]~31 (
// Equation(s):
// \sr2mux|out[14]~31_combout  = (\control0|sr2mux~q  & ((\control0|sr2 [2] & (\regfile0|reg_memory~265_combout )) # (!\control0|sr2 [2] & ((\regfile0|reg_memory~267_combout )))))

	.dataa(\regfile0|reg_memory~265_combout ),
	.datab(\control0|sr2 [2]),
	.datac(\control0|sr2mux~q ),
	.datad(\regfile0|reg_memory~267_combout ),
	.cin(gnd),
	.combout(\sr2mux|out[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[14]~31 .lut_mask = 16'hB080;
defparam \sr2mux|out[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cycloneive_lcell_comb \sr2mux|out[14]~32 (
// Equation(s):
// \sr2mux|out[14]~32_combout  = (\sr2mux|out[14]~31_combout ) # ((\ir0|out [4] & !\control0|sr2mux~q ))

	.dataa(\ir0|out [4]),
	.datab(gnd),
	.datac(\control0|sr2mux~q ),
	.datad(\sr2mux|out[14]~31_combout ),
	.cin(gnd),
	.combout(\sr2mux|out[14]~32_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[14]~32 .lut_mask = 16'hFF0A;
defparam \sr2mux|out[14]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N0
cycloneive_lcell_comb \alu0|Mux1~0 (
// Equation(s):
// \alu0|Mux1~0_combout  = (\regfile0|reg_memory~200_combout  & ((\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ) # (\sr2mux|out[14]~32_combout )))

	.dataa(\regfile0|reg_memory~200_combout ),
	.datab(gnd),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\sr2mux|out[14]~32_combout ),
	.cin(gnd),
	.combout(\alu0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux1~0 .lut_mask = 16'hAAA0;
defparam \alu0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cycloneive_lcell_comb \alu0|Mux1~1 (
// Equation(s):
// \alu0|Mux1~1_combout  = (!\sr2mux|out[14]~31_combout  & ((\control0|sr2mux~q ) # (!\ir0|out [4])))

	.dataa(\control0|sr2mux~q ),
	.datab(gnd),
	.datac(\ir0|out [4]),
	.datad(\sr2mux|out[14]~31_combout ),
	.cin(gnd),
	.combout(\alu0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux1~1 .lut_mask = 16'h00AF;
defparam \alu0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cycloneive_lcell_comb \alu0|Mux1~2 (
// Equation(s):
// \alu0|Mux1~2_combout  = (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & ((!\alu0|Mux1~1_combout ) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 )))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\alu0|Mux1~1_combout ),
	.datac(gnd),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\alu0|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux1~2 .lut_mask = 16'h0077;
defparam \alu0|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneive_lcell_comb \regfile0|reg_memory~45feeder (
// Equation(s):
// \regfile0|reg_memory~45feeder_combout  = \gateMDR0|out[13]~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateMDR0|out[13]~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile0|reg_memory~45feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~45feeder .lut_mask = 16'hF0F0;
defparam \regfile0|reg_memory~45feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N29
dffeas \regfile0|reg_memory~45 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~276_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~45 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N31
dffeas \regfile0|reg_memory~61 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[13]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~61 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N6
cycloneive_lcell_comb \regfile0|reg_memory~13feeder (
// Equation(s):
// \regfile0|reg_memory~13feeder_combout  = \gateMDR0|out[13]~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[13]~62_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~13feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~13feeder .lut_mask = 16'hFF00;
defparam \regfile0|reg_memory~13feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N7
dffeas \regfile0|reg_memory~13 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~13feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~13 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneive_lcell_comb \regfile0|reg_memory~262 (
// Equation(s):
// \regfile0|reg_memory~262_combout  = (\control0|sr2 [1] & (((\control0|sr2 [0])))) # (!\control0|sr2 [1] & ((\control0|sr2 [0] & (\regfile0|reg_memory~29_q )) # (!\control0|sr2 [0] & ((\regfile0|reg_memory~13_q )))))

	.dataa(\regfile0|reg_memory~29_q ),
	.datab(\regfile0|reg_memory~13_q ),
	.datac(\control0|sr2 [1]),
	.datad(\control0|sr2 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~262_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~262 .lut_mask = 16'hFA0C;
defparam \regfile0|reg_memory~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneive_lcell_comb \regfile0|reg_memory~263 (
// Equation(s):
// \regfile0|reg_memory~263_combout  = (\control0|sr2 [1] & ((\regfile0|reg_memory~262_combout  & ((\regfile0|reg_memory~61_q ))) # (!\regfile0|reg_memory~262_combout  & (\regfile0|reg_memory~45_q )))) # (!\control0|sr2 [1] & 
// (((\regfile0|reg_memory~262_combout ))))

	.dataa(\control0|sr2 [1]),
	.datab(\regfile0|reg_memory~45_q ),
	.datac(\regfile0|reg_memory~61_q ),
	.datad(\regfile0|reg_memory~262_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~263_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~263 .lut_mask = 16'hF588;
defparam \regfile0|reg_memory~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_lcell_comb \sr2mux|out[13]~29 (
// Equation(s):
// \sr2mux|out[13]~29_combout  = (\control0|sr2mux~q  & ((\control0|sr2 [2] & (\regfile0|reg_memory~261_combout )) # (!\control0|sr2 [2] & ((\regfile0|reg_memory~263_combout )))))

	.dataa(\regfile0|reg_memory~261_combout ),
	.datab(\control0|sr2 [2]),
	.datac(\control0|sr2mux~q ),
	.datad(\regfile0|reg_memory~263_combout ),
	.cin(gnd),
	.combout(\sr2mux|out[13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[13]~29 .lut_mask = 16'hB080;
defparam \sr2mux|out[13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneive_lcell_comb \sr2mux|out[13]~30 (
// Equation(s):
// \sr2mux|out[13]~30_combout  = (\sr2mux|out[13]~29_combout ) # ((\ir0|out [4] & !\control0|sr2mux~q ))

	.dataa(\ir0|out [4]),
	.datab(gnd),
	.datac(\control0|sr2mux~q ),
	.datad(\sr2mux|out[13]~29_combout ),
	.cin(gnd),
	.combout(\sr2mux|out[13]~30_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[13]~30 .lut_mask = 16'hFF0A;
defparam \sr2mux|out[13]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N5
dffeas \regfile0|reg_memory~90 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[10]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~90 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N23
dffeas \regfile0|reg_memory~122 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[10]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~275_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~122 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N29
dffeas \regfile0|reg_memory~74 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[10]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~274_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~74 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
cycloneive_lcell_comb \regfile0|reg_memory~248 (
// Equation(s):
// \regfile0|reg_memory~248_combout  = (\control0|sr2 [1] & ((\regfile0|reg_memory~106_q ) # ((\control0|sr2 [0])))) # (!\control0|sr2 [1] & (((\regfile0|reg_memory~74_q  & !\control0|sr2 [0]))))

	.dataa(\regfile0|reg_memory~106_q ),
	.datab(\control0|sr2 [1]),
	.datac(\regfile0|reg_memory~74_q ),
	.datad(\control0|sr2 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~248_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~248 .lut_mask = 16'hCCB8;
defparam \regfile0|reg_memory~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N22
cycloneive_lcell_comb \regfile0|reg_memory~249 (
// Equation(s):
// \regfile0|reg_memory~249_combout  = (\control0|sr2 [0] & ((\regfile0|reg_memory~248_combout  & ((\regfile0|reg_memory~122_q ))) # (!\regfile0|reg_memory~248_combout  & (\regfile0|reg_memory~90_q )))) # (!\control0|sr2 [0] & 
// (((\regfile0|reg_memory~248_combout ))))

	.dataa(\control0|sr2 [0]),
	.datab(\regfile0|reg_memory~90_q ),
	.datac(\regfile0|reg_memory~122_q ),
	.datad(\regfile0|reg_memory~248_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~249_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~249 .lut_mask = 16'hF588;
defparam \regfile0|reg_memory~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N3
dffeas \regfile0|reg_memory~58 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[10]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~58 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N29
dffeas \regfile0|reg_memory~10 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[10]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~10 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N28
cycloneive_lcell_comb \regfile0|reg_memory~26feeder (
// Equation(s):
// \regfile0|reg_memory~26feeder_combout  = \gateMDR0|out[10]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[10]~57_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~26feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~26feeder .lut_mask = 16'hFF00;
defparam \regfile0|reg_memory~26feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N29
dffeas \regfile0|reg_memory~26 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~26feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~277_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~26 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N28
cycloneive_lcell_comb \regfile0|reg_memory~250 (
// Equation(s):
// \regfile0|reg_memory~250_combout  = (\control0|sr2 [0] & ((\control0|sr2 [1]) # ((\regfile0|reg_memory~26_q )))) # (!\control0|sr2 [0] & (!\control0|sr2 [1] & (\regfile0|reg_memory~10_q )))

	.dataa(\control0|sr2 [0]),
	.datab(\control0|sr2 [1]),
	.datac(\regfile0|reg_memory~10_q ),
	.datad(\regfile0|reg_memory~26_q ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~250_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~250 .lut_mask = 16'hBA98;
defparam \regfile0|reg_memory~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneive_lcell_comb \regfile0|reg_memory~251 (
// Equation(s):
// \regfile0|reg_memory~251_combout  = (\control0|sr2 [1] & ((\regfile0|reg_memory~250_combout  & ((\regfile0|reg_memory~58_q ))) # (!\regfile0|reg_memory~250_combout  & (\regfile0|reg_memory~42_q )))) # (!\control0|sr2 [1] & 
// (((\regfile0|reg_memory~250_combout ))))

	.dataa(\regfile0|reg_memory~42_q ),
	.datab(\control0|sr2 [1]),
	.datac(\regfile0|reg_memory~58_q ),
	.datad(\regfile0|reg_memory~250_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~251_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~251 .lut_mask = 16'hF388;
defparam \regfile0|reg_memory~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cycloneive_lcell_comb \sr2mux|out[10]~23 (
// Equation(s):
// \sr2mux|out[10]~23_combout  = (\control0|sr2mux~q  & ((\control0|sr2 [2] & (\regfile0|reg_memory~249_combout )) # (!\control0|sr2 [2] & ((\regfile0|reg_memory~251_combout )))))

	.dataa(\control0|sr2 [2]),
	.datab(\control0|sr2mux~q ),
	.datac(\regfile0|reg_memory~249_combout ),
	.datad(\regfile0|reg_memory~251_combout ),
	.cin(gnd),
	.combout(\sr2mux|out[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[10]~23 .lut_mask = 16'hC480;
defparam \sr2mux|out[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
cycloneive_lcell_comb \sr2mux|out[10]~24 (
// Equation(s):
// \sr2mux|out[10]~24_combout  = (\sr2mux|out[10]~23_combout ) # ((!\control0|sr2mux~q  & \ir0|out [4]))

	.dataa(gnd),
	.datab(\control0|sr2mux~q ),
	.datac(\ir0|out [4]),
	.datad(\sr2mux|out[10]~23_combout ),
	.cin(gnd),
	.combout(\sr2mux|out[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[10]~24 .lut_mask = 16'hFF30;
defparam \sr2mux|out[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \alu0|Add0~20 (
// Equation(s):
// \alu0|Add0~20_combout  = ((\regfile0|reg_memory~185_combout  $ (\sr2mux|out[10]~24_combout  $ (!\alu0|Add0~19 )))) # (GND)
// \alu0|Add0~21  = CARRY((\regfile0|reg_memory~185_combout  & ((\sr2mux|out[10]~24_combout ) # (!\alu0|Add0~19 ))) # (!\regfile0|reg_memory~185_combout  & (\sr2mux|out[10]~24_combout  & !\alu0|Add0~19 )))

	.dataa(\regfile0|reg_memory~185_combout ),
	.datab(\sr2mux|out[10]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~19 ),
	.combout(\alu0|Add0~20_combout ),
	.cout(\alu0|Add0~21 ));
// synopsys translate_off
defparam \alu0|Add0~20 .lut_mask = 16'h698E;
defparam \alu0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \alu0|Add0~22 (
// Equation(s):
// \alu0|Add0~22_combout  = (\sr2mux|out[11]~26_combout  & ((\regfile0|reg_memory~180_combout  & (\alu0|Add0~21  & VCC)) # (!\regfile0|reg_memory~180_combout  & (!\alu0|Add0~21 )))) # (!\sr2mux|out[11]~26_combout  & ((\regfile0|reg_memory~180_combout  & 
// (!\alu0|Add0~21 )) # (!\regfile0|reg_memory~180_combout  & ((\alu0|Add0~21 ) # (GND)))))
// \alu0|Add0~23  = CARRY((\sr2mux|out[11]~26_combout  & (!\regfile0|reg_memory~180_combout  & !\alu0|Add0~21 )) # (!\sr2mux|out[11]~26_combout  & ((!\alu0|Add0~21 ) # (!\regfile0|reg_memory~180_combout ))))

	.dataa(\sr2mux|out[11]~26_combout ),
	.datab(\regfile0|reg_memory~180_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~21 ),
	.combout(\alu0|Add0~22_combout ),
	.cout(\alu0|Add0~23 ));
// synopsys translate_off
defparam \alu0|Add0~22 .lut_mask = 16'h9617;
defparam \alu0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \alu0|Add0~24 (
// Equation(s):
// \alu0|Add0~24_combout  = ((\sr2mux|out[12]~28_combout  $ (\regfile0|reg_memory~210_combout  $ (!\alu0|Add0~23 )))) # (GND)
// \alu0|Add0~25  = CARRY((\sr2mux|out[12]~28_combout  & ((\regfile0|reg_memory~210_combout ) # (!\alu0|Add0~23 ))) # (!\sr2mux|out[12]~28_combout  & (\regfile0|reg_memory~210_combout  & !\alu0|Add0~23 )))

	.dataa(\sr2mux|out[12]~28_combout ),
	.datab(\regfile0|reg_memory~210_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~23 ),
	.combout(\alu0|Add0~24_combout ),
	.cout(\alu0|Add0~25 ));
// synopsys translate_off
defparam \alu0|Add0~24 .lut_mask = 16'h698E;
defparam \alu0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \alu0|Add0~26 (
// Equation(s):
// \alu0|Add0~26_combout  = (\regfile0|reg_memory~205_combout  & ((\sr2mux|out[13]~30_combout  & (\alu0|Add0~25  & VCC)) # (!\sr2mux|out[13]~30_combout  & (!\alu0|Add0~25 )))) # (!\regfile0|reg_memory~205_combout  & ((\sr2mux|out[13]~30_combout  & 
// (!\alu0|Add0~25 )) # (!\sr2mux|out[13]~30_combout  & ((\alu0|Add0~25 ) # (GND)))))
// \alu0|Add0~27  = CARRY((\regfile0|reg_memory~205_combout  & (!\sr2mux|out[13]~30_combout  & !\alu0|Add0~25 )) # (!\regfile0|reg_memory~205_combout  & ((!\alu0|Add0~25 ) # (!\sr2mux|out[13]~30_combout ))))

	.dataa(\regfile0|reg_memory~205_combout ),
	.datab(\sr2mux|out[13]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~25 ),
	.combout(\alu0|Add0~26_combout ),
	.cout(\alu0|Add0~27 ));
// synopsys translate_off
defparam \alu0|Add0~26 .lut_mask = 16'h9617;
defparam \alu0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \alu0|Add0~28 (
// Equation(s):
// \alu0|Add0~28_combout  = ((\regfile0|reg_memory~200_combout  $ (\sr2mux|out[14]~32_combout  $ (!\alu0|Add0~27 )))) # (GND)
// \alu0|Add0~29  = CARRY((\regfile0|reg_memory~200_combout  & ((\sr2mux|out[14]~32_combout ) # (!\alu0|Add0~27 ))) # (!\regfile0|reg_memory~200_combout  & (\sr2mux|out[14]~32_combout  & !\alu0|Add0~27 )))

	.dataa(\regfile0|reg_memory~200_combout ),
	.datab(\sr2mux|out[14]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu0|Add0~27 ),
	.combout(\alu0|Add0~28_combout ),
	.cout(\alu0|Add0~29 ));
// synopsys translate_off
defparam \alu0|Add0~28 .lut_mask = 16'h698E;
defparam \alu0|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N14
cycloneive_lcell_comb \alu0|Mux1~3 (
// Equation(s):
// \alu0|Mux1~3_combout  = (\alu0|Mux1~2_combout  & ((\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & (!\alu0|Mux1~0_combout )) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & ((\alu0|Add0~28_combout ))))) # (!\alu0|Mux1~2_combout  & 
// (((\alu0|Mux1~0_combout ))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\alu0|Mux1~0_combout ),
	.datac(\alu0|Mux1~2_combout ),
	.datad(\alu0|Add0~28_combout ),
	.cin(gnd),
	.combout(\alu0|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux1~3 .lut_mask = 16'h7C2C;
defparam \alu0|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \adder0|out[12]~24 (
// Equation(s):
// \adder0|out[12]~24_combout  = ((\addr2mux|Mux1~1_combout  $ (\addr1mux|out[12]~12_combout  $ (!\adder0|out[11]~23 )))) # (GND)
// \adder0|out[12]~25  = CARRY((\addr2mux|Mux1~1_combout  & ((\addr1mux|out[12]~12_combout ) # (!\adder0|out[11]~23 ))) # (!\addr2mux|Mux1~1_combout  & (\addr1mux|out[12]~12_combout  & !\adder0|out[11]~23 )))

	.dataa(\addr2mux|Mux1~1_combout ),
	.datab(\addr1mux|out[12]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|out[11]~23 ),
	.combout(\adder0|out[12]~24_combout ),
	.cout(\adder0|out[12]~25 ));
// synopsys translate_off
defparam \adder0|out[12]~24 .lut_mask = 16'h698E;
defparam \adder0|out[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \adder0|out[13]~26 (
// Equation(s):
// \adder0|out[13]~26_combout  = (\addr1mux|out[13]~13_combout  & ((\addr2mux|Mux1~1_combout  & (\adder0|out[12]~25  & VCC)) # (!\addr2mux|Mux1~1_combout  & (!\adder0|out[12]~25 )))) # (!\addr1mux|out[13]~13_combout  & ((\addr2mux|Mux1~1_combout  & 
// (!\adder0|out[12]~25 )) # (!\addr2mux|Mux1~1_combout  & ((\adder0|out[12]~25 ) # (GND)))))
// \adder0|out[13]~27  = CARRY((\addr1mux|out[13]~13_combout  & (!\addr2mux|Mux1~1_combout  & !\adder0|out[12]~25 )) # (!\addr1mux|out[13]~13_combout  & ((!\adder0|out[12]~25 ) # (!\addr2mux|Mux1~1_combout ))))

	.dataa(\addr1mux|out[13]~13_combout ),
	.datab(\addr2mux|Mux1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|out[12]~25 ),
	.combout(\adder0|out[13]~26_combout ),
	.cout(\adder0|out[13]~27 ));
// synopsys translate_off
defparam \adder0|out[13]~26 .lut_mask = 16'h9617;
defparam \adder0|out[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneive_lcell_comb \pcmux|out[14]~31 (
// Equation(s):
// \pcmux|out[14]~31_combout  = (\control0|pcmux [1] & (\pcinc2|out[14]~26_combout  & (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a15 ))) # (!\control0|pcmux [1] & (((\control0|WideOr0_rtl_0|auto_generated|ram_block1a15  & \adder0|out[14]~28_combout 
// ))))

	.dataa(\pcinc2|out[14]~26_combout ),
	.datab(\control0|pcmux [1]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\adder0|out[14]~28_combout ),
	.cin(gnd),
	.combout(\pcmux|out[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[14]~31 .lut_mask = 16'h3808;
defparam \pcmux|out[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneive_lcell_comb \shf|ShiftRight0~24 (
// Equation(s):
// \shf|ShiftRight0~24_combout  = (\shf|ShiftRight0~6_combout  & ((\ir0|out [0] & (\regfile0|reg_memory~195_combout )) # (!\ir0|out [0] & ((\regfile0|reg_memory~200_combout )))))

	.dataa(\ir0|out [0]),
	.datab(\shf|ShiftRight0~6_combout ),
	.datac(\regfile0|reg_memory~195_combout ),
	.datad(\regfile0|reg_memory~200_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight0~24 .lut_mask = 16'hC480;
defparam \shf|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneive_lcell_comb \shf|ShiftRight1~22 (
// Equation(s):
// \shf|ShiftRight1~22_combout  = (\ir0|out [2] & (((\regfile0|reg_memory~195_combout )))) # (!\ir0|out [2] & ((\shf|ShiftLeft0~6_combout  & ((\regfile0|reg_memory~200_combout ))) # (!\shf|ShiftLeft0~6_combout  & (\regfile0|reg_memory~195_combout ))))

	.dataa(\ir0|out [2]),
	.datab(\shf|ShiftLeft0~6_combout ),
	.datac(\regfile0|reg_memory~195_combout ),
	.datad(\regfile0|reg_memory~200_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight1~22_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight1~22 .lut_mask = 16'hF4B0;
defparam \shf|ShiftRight1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cycloneive_lcell_comb \gateSHF0|out[14]~31 (
// Equation(s):
// \gateSHF0|out[14]~31_combout  = (\ir0|out [4] & ((\ir0|out [5] & ((\shf|ShiftRight1~22_combout ))) # (!\ir0|out [5] & (\shf|ShiftRight0~24_combout ))))

	.dataa(\ir0|out [5]),
	.datab(\ir0|out [4]),
	.datac(\shf|ShiftRight0~24_combout ),
	.datad(\shf|ShiftRight1~22_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[14]~31 .lut_mask = 16'hC840;
defparam \gateSHF0|out[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneive_lcell_comb \shf|ShiftLeft0~31 (
// Equation(s):
// \shf|ShiftLeft0~31_combout  = (\ir0|out [1] & ((\ir0|out [0] & (\regfile0|reg_memory~156_combout )) # (!\ir0|out [0] & ((\regfile0|reg_memory~215_combout )))))

	.dataa(\ir0|out [0]),
	.datab(\ir0|out [1]),
	.datac(\regfile0|reg_memory~156_combout ),
	.datad(\regfile0|reg_memory~215_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~31 .lut_mask = 16'hC480;
defparam \shf|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneive_lcell_comb \shf|ShiftLeft0~32 (
// Equation(s):
// \shf|ShiftLeft0~32_combout  = (\ir0|out [0] & (\regfile0|reg_memory~190_combout )) # (!\ir0|out [0] & ((\regfile0|reg_memory~185_combout )))

	.dataa(\ir0|out [0]),
	.datab(gnd),
	.datac(\regfile0|reg_memory~190_combout ),
	.datad(\regfile0|reg_memory~185_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~32 .lut_mask = 16'hF5A0;
defparam \shf|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cycloneive_lcell_comb \shf|ShiftLeft0~33 (
// Equation(s):
// \shf|ShiftLeft0~33_combout  = (\shf|ShiftLeft0~31_combout ) # ((!\ir0|out [1] & \shf|ShiftLeft0~32_combout ))

	.dataa(\ir0|out [1]),
	.datab(gnd),
	.datac(\shf|ShiftLeft0~31_combout ),
	.datad(\shf|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~33 .lut_mask = 16'hF5F0;
defparam \shf|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_lcell_comb \shf|ShiftLeft0~39 (
// Equation(s):
// \shf|ShiftLeft0~39_combout  = (\ir0|out [0] & ((\regfile0|reg_memory~180_combout ))) # (!\ir0|out [0] & (\regfile0|reg_memory~210_combout ))

	.dataa(\ir0|out [0]),
	.datab(\regfile0|reg_memory~210_combout ),
	.datac(\regfile0|reg_memory~180_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~39 .lut_mask = 16'hE4E4;
defparam \shf|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N11
dffeas \regfile0|reg_memory~93 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[13]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~93 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N21
dffeas \regfile0|reg_memory~109 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[13]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~109 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneive_lcell_comb \regfile0|reg_memory~201 (
// Equation(s):
// \regfile0|reg_memory~201_combout  = (\control0|sr1 [1] & (((\regfile0|reg_memory~109_q ) # (\control0|sr1 [0])))) # (!\control0|sr1 [1] & (\regfile0|reg_memory~77_q  & ((!\control0|sr1 [0]))))

	.dataa(\regfile0|reg_memory~77_q ),
	.datab(\regfile0|reg_memory~109_q ),
	.datac(\control0|sr1 [1]),
	.datad(\control0|sr1 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~201_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~201 .lut_mask = 16'hF0CA;
defparam \regfile0|reg_memory~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneive_lcell_comb \regfile0|reg_memory~202 (
// Equation(s):
// \regfile0|reg_memory~202_combout  = (\control0|sr1 [0] & ((\regfile0|reg_memory~201_combout  & (\regfile0|reg_memory~125_q )) # (!\regfile0|reg_memory~201_combout  & ((\regfile0|reg_memory~93_q ))))) # (!\control0|sr1 [0] & 
// (((\regfile0|reg_memory~201_combout ))))

	.dataa(\regfile0|reg_memory~125_q ),
	.datab(\regfile0|reg_memory~93_q ),
	.datac(\control0|sr1 [0]),
	.datad(\regfile0|reg_memory~201_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~202_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~202 .lut_mask = 16'hAFC0;
defparam \regfile0|reg_memory~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N13
dffeas \regfile0|reg_memory~29 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[13]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~277_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~29 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
cycloneive_lcell_comb \regfile0|reg_memory~203 (
// Equation(s):
// \regfile0|reg_memory~203_combout  = (\control0|sr1 [0] & ((\control0|sr1 [1]) # ((\regfile0|reg_memory~29_q )))) # (!\control0|sr1 [0] & (!\control0|sr1 [1] & (\regfile0|reg_memory~13_q )))

	.dataa(\control0|sr1 [0]),
	.datab(\control0|sr1 [1]),
	.datac(\regfile0|reg_memory~13_q ),
	.datad(\regfile0|reg_memory~29_q ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~203_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~203 .lut_mask = 16'hBA98;
defparam \regfile0|reg_memory~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
cycloneive_lcell_comb \regfile0|reg_memory~204 (
// Equation(s):
// \regfile0|reg_memory~204_combout  = (\control0|sr1 [1] & ((\regfile0|reg_memory~203_combout  & ((\regfile0|reg_memory~61_q ))) # (!\regfile0|reg_memory~203_combout  & (\regfile0|reg_memory~45_q )))) # (!\control0|sr1 [1] & 
// (((\regfile0|reg_memory~203_combout ))))

	.dataa(\control0|sr1 [1]),
	.datab(\regfile0|reg_memory~45_q ),
	.datac(\regfile0|reg_memory~61_q ),
	.datad(\regfile0|reg_memory~203_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~204_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~204 .lut_mask = 16'hF588;
defparam \regfile0|reg_memory~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N18
cycloneive_lcell_comb \regfile0|reg_memory~205 (
// Equation(s):
// \regfile0|reg_memory~205_combout  = (\control0|sr1 [2] & (\regfile0|reg_memory~202_combout )) # (!\control0|sr1 [2] & ((\regfile0|reg_memory~204_combout )))

	.dataa(\control0|sr1 [2]),
	.datab(gnd),
	.datac(\regfile0|reg_memory~202_combout ),
	.datad(\regfile0|reg_memory~204_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~205_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~205 .lut_mask = 16'hF5A0;
defparam \regfile0|reg_memory~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb \gateSHF0|out[14]~28 (
// Equation(s):
// \gateSHF0|out[14]~28_combout  = (!\ir0|out [1] & ((\ir0|out [0] & ((\regfile0|reg_memory~205_combout ))) # (!\ir0|out [0] & (\regfile0|reg_memory~200_combout ))))

	.dataa(\ir0|out [1]),
	.datab(\regfile0|reg_memory~200_combout ),
	.datac(\ir0|out [0]),
	.datad(\regfile0|reg_memory~205_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[14]~28 .lut_mask = 16'h5404;
defparam \gateSHF0|out[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneive_lcell_comb \gateSHF0|out[14]~29 (
// Equation(s):
// \gateSHF0|out[14]~29_combout  = (!\ir0|out [2] & ((\gateSHF0|out[14]~28_combout ) # ((\ir0|out [1] & \shf|ShiftLeft0~39_combout ))))

	.dataa(\ir0|out [2]),
	.datab(\ir0|out [1]),
	.datac(\shf|ShiftLeft0~39_combout ),
	.datad(\gateSHF0|out[14]~28_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[14]~29 .lut_mask = 16'h5540;
defparam \gateSHF0|out[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneive_lcell_comb \gateSHF0|out[14]~30 (
// Equation(s):
// \gateSHF0|out[14]~30_combout  = (!\ir0|out [4] & ((\gateSHF0|out[14]~29_combout ) # ((\ir0|out [2] & \shf|ShiftLeft0~33_combout ))))

	.dataa(\ir0|out [2]),
	.datab(\ir0|out [4]),
	.datac(\shf|ShiftLeft0~33_combout ),
	.datad(\gateSHF0|out[14]~29_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[14]~30 .lut_mask = 16'h3320;
defparam \gateSHF0|out[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cycloneive_lcell_comb \gateSHF0|out[14]~32 (
// Equation(s):
// \gateSHF0|out[14]~32_combout  = ((!\ir0|out [3] & ((\gateSHF0|out[14]~31_combout ) # (\gateSHF0|out[14]~30_combout )))) # (!\control0|gateshf~q )

	.dataa(\ir0|out [3]),
	.datab(\control0|gateshf~q ),
	.datac(\gateSHF0|out[14]~31_combout ),
	.datad(\gateSHF0|out[14]~30_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[14]~32_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[14]~32 .lut_mask = 16'h7773;
defparam \gateSHF0|out[14]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N8
cycloneive_lcell_comb \gateMDR0|out[14]~41 (
// Equation(s):
// \gateMDR0|out[14]~41_combout  = (\gateMDR0|out[8]~5_combout  & (\gateMDR0|out[14]~40_combout  & ((\gateSHF0|out[14]~27_combout ) # (\gateSHF0|out[14]~32_combout ))))

	.dataa(\gateSHF0|out[14]~27_combout ),
	.datab(\gateMDR0|out[8]~5_combout ),
	.datac(\gateMDR0|out[14]~40_combout ),
	.datad(\gateSHF0|out[14]~32_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[14]~41_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[14]~41 .lut_mask = 16'hC080;
defparam \gateMDR0|out[14]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneive_lcell_comb \pcmux|out[14]~32 (
// Equation(s):
// \pcmux|out[14]~32_combout  = (\pcmux|out[14]~31_combout ) # ((\pcmux|out[15]~5_combout  & ((\gateMDR0|out[14]~41_combout ) # (!\gateMDR0|out[0]~6_combout ))))

	.dataa(\pcmux|out[15]~5_combout ),
	.datab(\gateMDR0|out[0]~6_combout ),
	.datac(\pcmux|out[14]~31_combout ),
	.datad(\gateMDR0|out[14]~41_combout ),
	.cin(gnd),
	.combout(\pcmux|out[14]~32_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[14]~32 .lut_mask = 16'hFAF2;
defparam \pcmux|out[14]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N31
dffeas \pc0|out[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pcmux|out[14]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control0|WideOr0_rtl_0|auto_generated|ram_block1a7 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc0|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc0|out[14] .is_wysiwyg = "true";
defparam \pc0|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N14
cycloneive_lcell_comb \gateMDR0|out[14]~40 (
// Equation(s):
// \gateMDR0|out[14]~40_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a5  & (\pc0|out [14] & ((\alu0|Mux1~3_combout ) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a5  & 
// (((\alu0|Mux1~3_combout )) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\alu0|Mux1~3_combout ),
	.datad(\pc0|out [14]),
	.cin(gnd),
	.combout(\gateMDR0|out[14]~40_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[14]~40 .lut_mask = 16'hF351;
defparam \gateMDR0|out[14]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cycloneive_lcell_comb \shf|ShiftLeft0~22 (
// Equation(s):
// \shf|ShiftLeft0~22_combout  = (\ir0|out [0] & ((\ir0|out [1] & (\regfile0|reg_memory~146_combout )) # (!\ir0|out [1] & ((\regfile0|reg_memory~166_combout )))))

	.dataa(\regfile0|reg_memory~146_combout ),
	.datab(\ir0|out [1]),
	.datac(\ir0|out [0]),
	.datad(\regfile0|reg_memory~166_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~22 .lut_mask = 16'hB080;
defparam \shf|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneive_lcell_comb \shf|ShiftLeft0~24 (
// Equation(s):
// \shf|ShiftLeft0~24_combout  = (\shf|ShiftLeft0~22_combout ) # ((!\ir0|out [0] & \shf|ShiftLeft0~23_combout ))

	.dataa(\ir0|out [0]),
	.datab(gnd),
	.datac(\shf|ShiftLeft0~22_combout ),
	.datad(\shf|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~24 .lut_mask = 16'hF5F0;
defparam \shf|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \shf|ShiftLeft0~10 (
// Equation(s):
// \shf|ShiftLeft0~10_combout  = (\shf|ShiftLeft0~7_combout  & ((\regfile0|reg_memory~141_combout ) # ((\shf|ShiftLeft0~9_combout  & \regfile0|reg_memory~132_combout )))) # (!\shf|ShiftLeft0~7_combout  & (\shf|ShiftLeft0~9_combout  & 
// ((\regfile0|reg_memory~132_combout ))))

	.dataa(\shf|ShiftLeft0~7_combout ),
	.datab(\shf|ShiftLeft0~9_combout ),
	.datac(\regfile0|reg_memory~141_combout ),
	.datad(\regfile0|reg_memory~132_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~10 .lut_mask = 16'hECA0;
defparam \shf|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneive_lcell_comb \shf|ShiftLeft0~42 (
// Equation(s):
// \shf|ShiftLeft0~42_combout  = (\shf|ShiftLeft0~10_combout ) # ((!\ir0|out [0] & (!\ir0|out [1] & \regfile0|reg_memory~151_combout )))

	.dataa(\ir0|out [0]),
	.datab(\ir0|out [1]),
	.datac(\shf|ShiftLeft0~10_combout ),
	.datad(\regfile0|reg_memory~151_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~42 .lut_mask = 16'hF1F0;
defparam \shf|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneive_lcell_comb \gateSHF0|out[14]~19 (
// Equation(s):
// \gateSHF0|out[14]~19_combout  = (\ir0|out [2] & ((\shf|ShiftLeft0~42_combout ))) # (!\ir0|out [2] & (\shf|ShiftLeft0~24_combout ))

	.dataa(gnd),
	.datab(\ir0|out [2]),
	.datac(\shf|ShiftLeft0~24_combout ),
	.datad(\shf|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[14]~19_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[14]~19 .lut_mask = 16'hFC30;
defparam \gateSHF0|out[14]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cycloneive_lcell_comb \gateSHF0|out[14]~27 (
// Equation(s):
// \gateSHF0|out[14]~27_combout  = (\ir0|out [3] & ((\ir0|out [4] & (\shf|out~24_combout )) # (!\ir0|out [4] & ((\gateSHF0|out[14]~19_combout )))))

	.dataa(\ir0|out [3]),
	.datab(\shf|out~24_combout ),
	.datac(\ir0|out [4]),
	.datad(\gateSHF0|out[14]~19_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[14]~27_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[14]~27 .lut_mask = 16'h8A80;
defparam \gateSHF0|out[14]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N24
cycloneive_lcell_comb \gateMDR0|out[14]~60 (
// Equation(s):
// \gateMDR0|out[14]~60_combout  = (\gateSHF0|out[14]~27_combout ) # (\gateSHF0|out[14]~32_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateSHF0|out[14]~27_combout ),
	.datad(\gateSHF0|out[14]~32_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[14]~60_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[14]~60 .lut_mask = 16'hFFF0;
defparam \gateMDR0|out[14]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N30
cycloneive_lcell_comb \gateMDR0|out[14]~61 (
// Equation(s):
// \gateMDR0|out[14]~61_combout  = ((\gateMDR0|out[8]~5_combout  & (\gateMDR0|out[14]~40_combout  & \gateMDR0|out[14]~60_combout ))) # (!\gateMDR0|out[0]~6_combout )

	.dataa(\gateMDR0|out[0]~6_combout ),
	.datab(\gateMDR0|out[8]~5_combout ),
	.datac(\gateMDR0|out[14]~40_combout ),
	.datad(\gateMDR0|out[14]~60_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[14]~61_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[14]~61 .lut_mask = 16'hD555;
defparam \gateMDR0|out[14]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \regfile0|reg_memory~46feeder (
// Equation(s):
// \regfile0|reg_memory~46feeder_combout  = \gateMDR0|out[14]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateMDR0|out[14]~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile0|reg_memory~46feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~46feeder .lut_mask = 16'hF0F0;
defparam \regfile0|reg_memory~46feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N29
dffeas \regfile0|reg_memory~46 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~276_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~46 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneive_lcell_comb \regfile0|reg_memory~199 (
// Equation(s):
// \regfile0|reg_memory~199_combout  = (\regfile0|reg_memory~198_combout  & (((\regfile0|reg_memory~62_q ) # (!\control0|sr1 [1])))) # (!\regfile0|reg_memory~198_combout  & (\regfile0|reg_memory~46_q  & (\control0|sr1 [1])))

	.dataa(\regfile0|reg_memory~198_combout ),
	.datab(\regfile0|reg_memory~46_q ),
	.datac(\control0|sr1 [1]),
	.datad(\regfile0|reg_memory~62_q ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~199_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~199 .lut_mask = 16'hEA4A;
defparam \regfile0|reg_memory~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N16
cycloneive_lcell_comb \regfile0|reg_memory~126feeder (
// Equation(s):
// \regfile0|reg_memory~126feeder_combout  = \gateMDR0|out[14]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateMDR0|out[14]~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile0|reg_memory~126feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~126feeder .lut_mask = 16'hF0F0;
defparam \regfile0|reg_memory~126feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N17
dffeas \regfile0|reg_memory~126 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~126feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~275_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~126 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N17
dffeas \regfile0|reg_memory~94 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[14]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~94 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~94 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N26
cycloneive_lcell_comb \regfile0|reg_memory~78feeder (
// Equation(s):
// \regfile0|reg_memory~78feeder_combout  = \gateMDR0|out[14]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateMDR0|out[14]~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile0|reg_memory~78feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~78feeder .lut_mask = 16'hF0F0;
defparam \regfile0|reg_memory~78feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N27
dffeas \regfile0|reg_memory~78 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~274_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~78 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N12
cycloneive_lcell_comb \regfile0|reg_memory~196 (
// Equation(s):
// \regfile0|reg_memory~196_combout  = (\control0|sr1 [1] & ((\regfile0|reg_memory~110_q ) # ((\control0|sr1 [0])))) # (!\control0|sr1 [1] & (((\regfile0|reg_memory~78_q  & !\control0|sr1 [0]))))

	.dataa(\regfile0|reg_memory~110_q ),
	.datab(\regfile0|reg_memory~78_q ),
	.datac(\control0|sr1 [1]),
	.datad(\control0|sr1 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~196_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~196 .lut_mask = 16'hF0AC;
defparam \regfile0|reg_memory~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N22
cycloneive_lcell_comb \regfile0|reg_memory~197 (
// Equation(s):
// \regfile0|reg_memory~197_combout  = (\control0|sr1 [0] & ((\regfile0|reg_memory~196_combout  & (\regfile0|reg_memory~126_q )) # (!\regfile0|reg_memory~196_combout  & ((\regfile0|reg_memory~94_q ))))) # (!\control0|sr1 [0] & 
// (((\regfile0|reg_memory~196_combout ))))

	.dataa(\control0|sr1 [0]),
	.datab(\regfile0|reg_memory~126_q ),
	.datac(\regfile0|reg_memory~94_q ),
	.datad(\regfile0|reg_memory~196_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~197_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~197 .lut_mask = 16'hDDA0;
defparam \regfile0|reg_memory~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb \regfile0|reg_memory~200 (
// Equation(s):
// \regfile0|reg_memory~200_combout  = (\control0|sr1 [2] & ((\regfile0|reg_memory~197_combout ))) # (!\control0|sr1 [2] & (\regfile0|reg_memory~199_combout ))

	.dataa(gnd),
	.datab(\control0|sr1 [2]),
	.datac(\regfile0|reg_memory~199_combout ),
	.datad(\regfile0|reg_memory~197_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~200_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~200 .lut_mask = 16'hFC30;
defparam \regfile0|reg_memory~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N6
cycloneive_lcell_comb \shf|ShiftRight1~17 (
// Equation(s):
// \shf|ShiftRight1~17_combout  = (\ir0|out [2] & ((\shf|ShiftLeft0~6_combout  & ((\regfile0|reg_memory~200_combout ))) # (!\shf|ShiftLeft0~6_combout  & (\regfile0|reg_memory~195_combout ))))

	.dataa(\shf|ShiftLeft0~6_combout ),
	.datab(\ir0|out [2]),
	.datac(\regfile0|reg_memory~195_combout ),
	.datad(\regfile0|reg_memory~200_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight1~17_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight1~17 .lut_mask = 16'hC840;
defparam \shf|ShiftRight1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N16
cycloneive_lcell_comb \shf|ShiftRight1~18 (
// Equation(s):
// \shf|ShiftRight1~18_combout  = (\shf|ShiftRight1~17_combout ) # ((!\ir0|out [2] & ((\shf|ShiftRight0~8_combout ) # (\shf|ShiftRight0~7_combout ))))

	.dataa(\shf|ShiftRight0~8_combout ),
	.datab(\ir0|out [2]),
	.datac(\shf|ShiftRight0~7_combout ),
	.datad(\shf|ShiftRight1~17_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight1~18_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight1~18 .lut_mask = 16'hFF32;
defparam \shf|ShiftRight1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N20
cycloneive_lcell_comb \gateSHF0|out[10]~25 (
// Equation(s):
// \gateSHF0|out[10]~25_combout  = (\shf|out[9]~26_combout  & ((\ir0|out [3] & (\regfile0|reg_memory~195_combout )) # (!\ir0|out [3] & ((\shf|ShiftRight1~18_combout )))))

	.dataa(\shf|out[9]~26_combout ),
	.datab(\ir0|out [3]),
	.datac(\regfile0|reg_memory~195_combout ),
	.datad(\shf|ShiftRight1~18_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[10]~25 .lut_mask = 16'hA280;
defparam \gateSHF0|out[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cycloneive_lcell_comb \shf|ShiftRight0~13 (
// Equation(s):
// \shf|ShiftRight0~13_combout  = (\ir0|out [0] & (\regfile0|reg_memory~195_combout )) # (!\ir0|out [0] & ((\regfile0|reg_memory~200_combout )))

	.dataa(gnd),
	.datab(\ir0|out [0]),
	.datac(\regfile0|reg_memory~195_combout ),
	.datad(\regfile0|reg_memory~200_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight0~13 .lut_mask = 16'hF3C0;
defparam \shf|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N8
cycloneive_lcell_comb \shf|ShiftRight0~14 (
// Equation(s):
// \shf|ShiftRight0~14_combout  = (\ir0|out [2] & (!\ir0|out [1] & ((\shf|ShiftRight0~13_combout )))) # (!\ir0|out [2] & (((\shf|ShiftRight0~12_combout ))))

	.dataa(\ir0|out [1]),
	.datab(\ir0|out [2]),
	.datac(\shf|ShiftRight0~12_combout ),
	.datad(\shf|ShiftRight0~13_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight0~14 .lut_mask = 16'h7430;
defparam \shf|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneive_lcell_comb \shf|ShiftLeft0~34 (
// Equation(s):
// \shf|ShiftLeft0~34_combout  = (!\ir0|out [2] & ((\shf|ShiftLeft0~10_combout ) # ((\regfile0|reg_memory~151_combout  & \shf|ShiftLeft0~6_combout ))))

	.dataa(\regfile0|reg_memory~151_combout ),
	.datab(\ir0|out [2]),
	.datac(\shf|ShiftLeft0~10_combout ),
	.datad(\shf|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~34 .lut_mask = 16'h3230;
defparam \shf|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N10
cycloneive_lcell_comb \shf|out[10]~31 (
// Equation(s):
// \shf|out[10]~31_combout  = (\shf|out[9]~27_combout  & ((\shf|out[9]~28_combout  & ((\shf|ShiftLeft0~34_combout ))) # (!\shf|out[9]~28_combout  & (\shf|ShiftRight0~14_combout )))) # (!\shf|out[9]~27_combout  & (\shf|out[9]~28_combout ))

	.dataa(\shf|out[9]~27_combout ),
	.datab(\shf|out[9]~28_combout ),
	.datac(\shf|ShiftRight0~14_combout ),
	.datad(\shf|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\shf|out[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[10]~31 .lut_mask = 16'hEC64;
defparam \shf|out[10]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N0
cycloneive_lcell_comb \shf|out[10]~32 (
// Equation(s):
// \shf|out[10]~32_combout  = (\shf|out[4]~5_combout  & ((\shf|out[10]~31_combout  & (\shf|ShiftLeft0~24_combout )) # (!\shf|out[10]~31_combout  & ((\shf|ShiftLeft0~33_combout ))))) # (!\shf|out[4]~5_combout  & (((\shf|out[10]~31_combout ))))

	.dataa(\shf|out[4]~5_combout ),
	.datab(\shf|ShiftLeft0~24_combout ),
	.datac(\shf|ShiftLeft0~33_combout ),
	.datad(\shf|out[10]~31_combout ),
	.cin(gnd),
	.combout(\shf|out[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[10]~32 .lut_mask = 16'hDDA0;
defparam \shf|out[10]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N14
cycloneive_lcell_comb \gateSHF0|out[10]~41 (
// Equation(s):
// \gateSHF0|out[10]~41_combout  = ((\shf|out[10]~32_combout  & ((!\ir0|out [4]) # (!\ir0|out [5])))) # (!\control0|gateshf~q )

	.dataa(\control0|gateshf~q ),
	.datab(\ir0|out [5]),
	.datac(\ir0|out [4]),
	.datad(\shf|out[10]~32_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[10]~41_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[10]~41 .lut_mask = 16'h7F55;
defparam \gateSHF0|out[10]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cycloneive_lcell_comb \alu0|result~9 (
// Equation(s):
// \alu0|result~9_combout  = \regfile0|reg_memory~185_combout  $ (((\sr2mux|out[10]~23_combout ) # ((\ir0|out [4] & !\control0|sr2mux~q ))))

	.dataa(\ir0|out [4]),
	.datab(\control0|sr2mux~q ),
	.datac(\regfile0|reg_memory~185_combout ),
	.datad(\sr2mux|out[10]~23_combout ),
	.cin(gnd),
	.combout(\alu0|result~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|result~9 .lut_mask = 16'h0FD2;
defparam \alu0|result~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cycloneive_lcell_comb \alu0|Mux5~0 (
// Equation(s):
// \alu0|Mux5~0_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & ((\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ) # ((\alu0|result~9_combout )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & 
// (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & ((\alu0|Add0~20_combout ))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ),
	.datac(\alu0|result~9_combout ),
	.datad(\alu0|Add0~20_combout ),
	.cin(gnd),
	.combout(\alu0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux5~0 .lut_mask = 16'hB9A8;
defparam \alu0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cycloneive_lcell_comb \alu0|Mux5~1 (
// Equation(s):
// \alu0|Mux5~1_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & (\regfile0|reg_memory~185_combout  & ((\sr2mux|out[10]~24_combout ) # (\alu0|Mux5~0_combout )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & 
// (((\alu0|Mux5~0_combout ))))

	.dataa(\sr2mux|out[10]~24_combout ),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ),
	.datac(\regfile0|reg_memory~185_combout ),
	.datad(\alu0|Mux5~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux5~1 .lut_mask = 16'hF380;
defparam \alu0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N6
cycloneive_lcell_comb \gateMDR0|out[10]~32 (
// Equation(s):
// \gateMDR0|out[10]~32_combout  = (\pc0|out [10] & (((\alu0|Mux5~1_combout ) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 )))) # (!\pc0|out [10] & (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a5  & ((\alu0|Mux5~1_combout ) # 
// (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\pc0|out [10]),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\alu0|Mux5~1_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[10]~32 .lut_mask = 16'hBB0B;
defparam \gateMDR0|out[10]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N2
cycloneive_lcell_comb \gateMDR0|out[10]~33 (
// Equation(s):
// \gateMDR0|out[10]~33_combout  = (\gateMDR0|out[8]~5_combout  & (\gateMDR0|out[10]~32_combout  & ((\gateSHF0|out[10]~25_combout ) # (\gateSHF0|out[10]~41_combout ))))

	.dataa(\gateMDR0|out[8]~5_combout ),
	.datab(\gateSHF0|out[10]~25_combout ),
	.datac(\gateSHF0|out[10]~41_combout ),
	.datad(\gateMDR0|out[10]~32_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[10]~33_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[10]~33 .lut_mask = 16'hA800;
defparam \gateMDR0|out[10]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N24
cycloneive_lcell_comb \gateMDR0|out[10]~57 (
// Equation(s):
// \gateMDR0|out[10]~57_combout  = (\gateMDR0|out[10]~33_combout ) # (!\gateMDR0|out[0]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateMDR0|out[0]~6_combout ),
	.datad(\gateMDR0|out[10]~33_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[10]~57_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[10]~57 .lut_mask = 16'hFF0F;
defparam \gateMDR0|out[10]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N18
cycloneive_lcell_comb \ir0|out[10]~feeder (
// Equation(s):
// \ir0|out[10]~feeder_combout  = \gateMDR0|out[10]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[10]~57_combout ),
	.cin(gnd),
	.combout(\ir0|out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir0|out[10]~feeder .lut_mask = 16'hFF00;
defparam \ir0|out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N19
dffeas \ir0|out[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ir0|out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control0|ldir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|out[10] .is_wysiwyg = "true";
defparam \ir0|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N12
cycloneive_lcell_comb \addr2mux|Mux1~0 (
// Equation(s):
// \addr2mux|Mux1~0_combout  = (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a13  & ((\control0|WideOr0_rtl_0|auto_generated|ram_block1a12  & (\ir0|out [8])) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a12  & ((\ir0|out [10])))))

	.dataa(\ir0|out [8]),
	.datab(\ir0|out [10]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\addr2mux|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \addr2mux|Mux1~0 .lut_mask = 16'h00AC;
defparam \addr2mux|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N6
cycloneive_lcell_comb \addr2mux|Mux1~1 (
// Equation(s):
// \addr2mux|Mux1~1_combout  = (\addr2mux|Mux1~0_combout ) # ((\control0|WideOr0_rtl_0|auto_generated|ram_block1a13  & (\ir0|out [5] & !\control0|WideOr0_rtl_0|auto_generated|ram_block1a12 )))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\ir0|out [5]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\addr2mux|Mux1~0_combout ),
	.cin(gnd),
	.combout(\addr2mux|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \addr2mux|Mux1~1 .lut_mask = 16'hFF08;
defparam \addr2mux|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N28
cycloneive_lcell_comb \addr2_lshf1|out[10]~14 (
// Equation(s):
// \addr2_lshf1|out[10]~14_combout  = (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a12  & ((\control0|lshf~q  & (\ir0|out [10])) # (!\control0|lshf~q  & ((\ir0|out [9])))))

	.dataa(\control0|lshf~q ),
	.datab(\ir0|out [10]),
	.datac(\ir0|out [9]),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\addr2_lshf1|out[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \addr2_lshf1|out[10]~14 .lut_mask = 16'h00D8;
defparam \addr2_lshf1|out[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N6
cycloneive_lcell_comb \addr2_lshf1|out[10]~15 (
// Equation(s):
// \addr2_lshf1|out[10]~15_combout  = (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a13  & ((\addr2_lshf1|out[10]~14_combout ) # ((\control0|WideOr0_rtl_0|auto_generated|ram_block1a12  & \ir0|out [8]))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\ir0|out [8]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\addr2_lshf1|out[10]~14_combout ),
	.cin(gnd),
	.combout(\addr2_lshf1|out[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \addr2_lshf1|out[10]~15 .lut_mask = 16'h0F08;
defparam \addr2_lshf1|out[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N12
cycloneive_lcell_comb \addr2_lshf1|out[10]~16 (
// Equation(s):
// \addr2_lshf1|out[10]~16_combout  = (\addr2_lshf1|out[10]~15_combout ) # ((\ir0|out [5] & (\control0|WideOr0_rtl_0|auto_generated|ram_block1a13  & !\control0|WideOr0_rtl_0|auto_generated|ram_block1a12 )))

	.dataa(\ir0|out [5]),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\addr2_lshf1|out[10]~15_combout ),
	.cin(gnd),
	.combout(\addr2_lshf1|out[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \addr2_lshf1|out[10]~16 .lut_mask = 16'hFF08;
defparam \addr2_lshf1|out[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneive_lcell_comb \adder0|out[11]~22 (
// Equation(s):
// \adder0|out[11]~22_combout  = (\addr1mux|out[11]~11_combout  & ((\addr2mux|Mux1~1_combout  & (\adder0|out[10]~21  & VCC)) # (!\addr2mux|Mux1~1_combout  & (!\adder0|out[10]~21 )))) # (!\addr1mux|out[11]~11_combout  & ((\addr2mux|Mux1~1_combout  & 
// (!\adder0|out[10]~21 )) # (!\addr2mux|Mux1~1_combout  & ((\adder0|out[10]~21 ) # (GND)))))
// \adder0|out[11]~23  = CARRY((\addr1mux|out[11]~11_combout  & (!\addr2mux|Mux1~1_combout  & !\adder0|out[10]~21 )) # (!\addr1mux|out[11]~11_combout  & ((!\adder0|out[10]~21 ) # (!\addr2mux|Mux1~1_combout ))))

	.dataa(\addr1mux|out[11]~11_combout ),
	.datab(\addr2mux|Mux1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\adder0|out[10]~21 ),
	.combout(\adder0|out[11]~22_combout ),
	.cout(\adder0|out[11]~23 ));
// synopsys translate_off
defparam \adder0|out[11]~22 .lut_mask = 16'h9617;
defparam \adder0|out[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \pcmux|out[12]~27 (
// Equation(s):
// \pcmux|out[12]~27_combout  = (\control0|pcmux [1] & (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a15  & (\pcinc2|out[12]~22_combout ))) # (!\control0|pcmux [1] & (\control0|WideOr0_rtl_0|auto_generated|ram_block1a15  & ((\adder0|out[12]~24_combout 
// ))))

	.dataa(\control0|pcmux [1]),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\pcinc2|out[12]~22_combout ),
	.datad(\adder0|out[12]~24_combout ),
	.cin(gnd),
	.combout(\pcmux|out[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[12]~27 .lut_mask = 16'h6420;
defparam \pcmux|out[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \pcmux|out[12]~28 (
// Equation(s):
// \pcmux|out[12]~28_combout  = (\pcmux|out[12]~27_combout ) # ((\pcmux|out[15]~5_combout  & ((\gateMDR0|out[12]~37_combout ) # (!\gateMDR0|out[0]~6_combout ))))

	.dataa(\gateMDR0|out[12]~37_combout ),
	.datab(\gateMDR0|out[0]~6_combout ),
	.datac(\pcmux|out[15]~5_combout ),
	.datad(\pcmux|out[12]~27_combout ),
	.cin(gnd),
	.combout(\pcmux|out[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[12]~28 .lut_mask = 16'hFFB0;
defparam \pcmux|out[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N17
dffeas \pc0|out[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pcmux|out[12]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control0|WideOr0_rtl_0|auto_generated|ram_block1a7 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc0|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc0|out[12] .is_wysiwyg = "true";
defparam \pc0|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cycloneive_lcell_comb \gateMDR0|out[12]~36 (
// Equation(s):
// \gateMDR0|out[12]~36_combout  = (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a2  & (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout  & ((\pc0|out [12]) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\pc0|out [12]),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\gateMDR0|out[12]~36_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[12]~36 .lut_mask = 16'h0031;
defparam \gateMDR0|out[12]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cycloneive_lcell_comb \shf|ShiftRight1~7 (
// Equation(s):
// \shf|ShiftRight1~7_combout  = (\ir0|out [1] & ((\ir0|out [0] & (\regfile0|reg_memory~195_combout )) # (!\ir0|out [0] & ((\regfile0|reg_memory~200_combout )))))

	.dataa(\ir0|out [1]),
	.datab(\ir0|out [0]),
	.datac(\regfile0|reg_memory~195_combout ),
	.datad(\regfile0|reg_memory~200_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight1~7_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight1~7 .lut_mask = 16'hA280;
defparam \shf|ShiftRight1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \shf|ShiftRight1~20 (
// Equation(s):
// \shf|ShiftRight1~20_combout  = (\ir0|out [2] & (\regfile0|reg_memory~195_combout )) # (!\ir0|out [2] & (((\shf|ShiftRight1~8_combout ) # (\shf|ShiftRight1~7_combout ))))

	.dataa(\regfile0|reg_memory~195_combout ),
	.datab(\shf|ShiftRight1~8_combout ),
	.datac(\ir0|out [2]),
	.datad(\shf|ShiftRight1~7_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight1~20_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight1~20 .lut_mask = 16'hAFAC;
defparam \shf|ShiftRight1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneive_lcell_comb \shf|out[13]~39 (
// Equation(s):
// \shf|out[13]~39_combout  = ((\ir0|out [3] & \ir0|out [5])) # (!\ir0|out [4])

	.dataa(gnd),
	.datab(\ir0|out [3]),
	.datac(\ir0|out [4]),
	.datad(\ir0|out [5]),
	.cin(gnd),
	.combout(\shf|out[13]~39_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[13]~39 .lut_mask = 16'hCF0F;
defparam \shf|out[13]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneive_lcell_comb \shf|ShiftRight0~22 (
// Equation(s):
// \shf|ShiftRight0~22_combout  = (!\ir0|out [2] & ((\shf|ShiftRight1~8_combout ) # ((\ir0|out [1] & \shf|ShiftRight0~13_combout ))))

	.dataa(\ir0|out [1]),
	.datab(\ir0|out [2]),
	.datac(\shf|ShiftRight0~13_combout ),
	.datad(\shf|ShiftRight1~8_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight0~22 .lut_mask = 16'h3320;
defparam \shf|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \shf|out[13]~35 (
// Equation(s):
// \shf|out[13]~35_combout  = (\ir0|out [3]) # ((!\ir0|out [2] & \ir0|out [1]))

	.dataa(\ir0|out [2]),
	.datab(\ir0|out [1]),
	.datac(gnd),
	.datad(\ir0|out [3]),
	.cin(gnd),
	.combout(\shf|out[13]~35_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[13]~35 .lut_mask = 16'hFF44;
defparam \shf|out[13]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneive_lcell_comb \shf|ShiftLeft0~27 (
// Equation(s):
// \shf|ShiftLeft0~27_combout  = (\ir0|out [0] & ((\ir0|out [1] & (\regfile0|reg_memory~166_combout )) # (!\ir0|out [1] & ((\regfile0|reg_memory~156_combout )))))

	.dataa(\ir0|out [1]),
	.datab(\ir0|out [0]),
	.datac(\regfile0|reg_memory~166_combout ),
	.datad(\regfile0|reg_memory~156_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~27 .lut_mask = 16'hC480;
defparam \shf|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneive_lcell_comb \shf|ShiftLeft0~28 (
// Equation(s):
// \shf|ShiftLeft0~28_combout  = (\shf|ShiftRight1~4_combout ) # ((\shf|ShiftLeft0~27_combout ) # ((\shf|ShiftLeft0~9_combout  & \regfile0|reg_memory~161_combout )))

	.dataa(\shf|ShiftLeft0~9_combout ),
	.datab(\shf|ShiftRight1~4_combout ),
	.datac(\shf|ShiftLeft0~27_combout ),
	.datad(\regfile0|reg_memory~161_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~28 .lut_mask = 16'hFEFC;
defparam \shf|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneive_lcell_comb \shf|out[12]~36 (
// Equation(s):
// \shf|out[12]~36_combout  = (\shf|out[13]~35_combout  & (((\shf|out[2]~7_combout )))) # (!\shf|out[13]~35_combout  & ((\shf|out[2]~7_combout  & ((\shf|ShiftLeft0~28_combout ))) # (!\shf|out[2]~7_combout  & (\shf|ShiftLeft0~39_combout ))))

	.dataa(\shf|out[13]~35_combout ),
	.datab(\shf|ShiftLeft0~39_combout ),
	.datac(\shf|out[2]~7_combout ),
	.datad(\shf|ShiftLeft0~28_combout ),
	.cin(gnd),
	.combout(\shf|out[12]~36_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[12]~36 .lut_mask = 16'hF4A4;
defparam \shf|out[12]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_lcell_comb \shf|out[12]~37 (
// Equation(s):
// \shf|out[12]~37_combout  = (\shf|out[13]~35_combout  & ((\shf|out[12]~36_combout  & ((\shf|ShiftLeft0~17_combout ))) # (!\shf|out[12]~36_combout  & (\shf|ShiftLeft0~32_combout )))) # (!\shf|out[13]~35_combout  & (((\shf|out[12]~36_combout ))))

	.dataa(\shf|ShiftLeft0~32_combout ),
	.datab(\shf|out[13]~35_combout ),
	.datac(\shf|ShiftLeft0~17_combout ),
	.datad(\shf|out[12]~36_combout ),
	.cin(gnd),
	.combout(\shf|out[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[12]~37 .lut_mask = 16'hF388;
defparam \shf|out[12]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneive_lcell_comb \shf|out[12]~40 (
// Equation(s):
// \shf|out[12]~40_combout  = (\shf|out[13]~38_combout  & ((\shf|out[13]~39_combout  & ((\shf|out[12]~37_combout ))) # (!\shf|out[13]~39_combout  & (\shf|ShiftRight0~22_combout )))) # (!\shf|out[13]~38_combout  & (\shf|out[13]~39_combout ))

	.dataa(\shf|out[13]~38_combout ),
	.datab(\shf|out[13]~39_combout ),
	.datac(\shf|ShiftRight0~22_combout ),
	.datad(\shf|out[12]~37_combout ),
	.cin(gnd),
	.combout(\shf|out[12]~40_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[12]~40 .lut_mask = 16'hEC64;
defparam \shf|out[12]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneive_lcell_comb \shf|out[12] (
// Equation(s):
// \shf|out [12] = (\shf|out[9]~26_combout  & ((\shf|out[12]~40_combout  & (\regfile0|reg_memory~195_combout )) # (!\shf|out[12]~40_combout  & ((\shf|ShiftRight1~20_combout ))))) # (!\shf|out[9]~26_combout  & (((\shf|out[12]~40_combout ))))

	.dataa(\shf|out[9]~26_combout ),
	.datab(\regfile0|reg_memory~195_combout ),
	.datac(\shf|ShiftRight1~20_combout ),
	.datad(\shf|out[12]~40_combout ),
	.cin(gnd),
	.combout(\shf|out [12]),
	.cout());
// synopsys translate_off
defparam \shf|out[12] .lut_mask = 16'hDDA0;
defparam \shf|out[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N11
dffeas \regfile0|reg_memory~92 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[12]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~92 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N15
dffeas \regfile0|reg_memory~108 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[12]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~108 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N14
cycloneive_lcell_comb \regfile0|reg_memory~256 (
// Equation(s):
// \regfile0|reg_memory~256_combout  = (\control0|sr2 [1] & (((\regfile0|reg_memory~108_q ) # (\control0|sr2 [0])))) # (!\control0|sr2 [1] & (\regfile0|reg_memory~76_q  & ((!\control0|sr2 [0]))))

	.dataa(\regfile0|reg_memory~76_q ),
	.datab(\control0|sr2 [1]),
	.datac(\regfile0|reg_memory~108_q ),
	.datad(\control0|sr2 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~256_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~256 .lut_mask = 16'hCCE2;
defparam \regfile0|reg_memory~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneive_lcell_comb \regfile0|reg_memory~257 (
// Equation(s):
// \regfile0|reg_memory~257_combout  = (\control0|sr2 [0] & ((\regfile0|reg_memory~256_combout  & (\regfile0|reg_memory~124_q )) # (!\regfile0|reg_memory~256_combout  & ((\regfile0|reg_memory~92_q ))))) # (!\control0|sr2 [0] & 
// (((\regfile0|reg_memory~256_combout ))))

	.dataa(\regfile0|reg_memory~124_q ),
	.datab(\control0|sr2 [0]),
	.datac(\regfile0|reg_memory~92_q ),
	.datad(\regfile0|reg_memory~256_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~257_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~257 .lut_mask = 16'hBBC0;
defparam \regfile0|reg_memory~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N25
dffeas \regfile0|reg_memory~60 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[12]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~60 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneive_lcell_comb \regfile0|reg_memory~259 (
// Equation(s):
// \regfile0|reg_memory~259_combout  = (\regfile0|reg_memory~258_combout  & (((\regfile0|reg_memory~60_q )) # (!\control0|sr2 [1]))) # (!\regfile0|reg_memory~258_combout  & (\control0|sr2 [1] & ((\regfile0|reg_memory~44_q ))))

	.dataa(\regfile0|reg_memory~258_combout ),
	.datab(\control0|sr2 [1]),
	.datac(\regfile0|reg_memory~60_q ),
	.datad(\regfile0|reg_memory~44_q ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~259_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~259 .lut_mask = 16'hE6A2;
defparam \regfile0|reg_memory~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \sr2mux|out[12]~27 (
// Equation(s):
// \sr2mux|out[12]~27_combout  = (\control0|sr2mux~q  & ((\control0|sr2 [2] & (\regfile0|reg_memory~257_combout )) # (!\control0|sr2 [2] & ((\regfile0|reg_memory~259_combout )))))

	.dataa(\control0|sr2mux~q ),
	.datab(\control0|sr2 [2]),
	.datac(\regfile0|reg_memory~257_combout ),
	.datad(\regfile0|reg_memory~259_combout ),
	.cin(gnd),
	.combout(\sr2mux|out[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[12]~27 .lut_mask = 16'hA280;
defparam \sr2mux|out[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneive_lcell_comb \sr2mux|out[12]~28 (
// Equation(s):
// \sr2mux|out[12]~28_combout  = (\sr2mux|out[12]~27_combout ) # ((!\control0|sr2mux~q  & \ir0|out [4]))

	.dataa(\control0|sr2mux~q ),
	.datab(gnd),
	.datac(\ir0|out [4]),
	.datad(\sr2mux|out[12]~27_combout ),
	.cin(gnd),
	.combout(\sr2mux|out[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[12]~28 .lut_mask = 16'hFF50;
defparam \sr2mux|out[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneive_lcell_comb \alu0|result~11 (
// Equation(s):
// \alu0|result~11_combout  = \regfile0|reg_memory~210_combout  $ (((\sr2mux|out[12]~27_combout ) # ((!\control0|sr2mux~q  & \ir0|out [4]))))

	.dataa(\control0|sr2mux~q ),
	.datab(\sr2mux|out[12]~27_combout ),
	.datac(\ir0|out [4]),
	.datad(\regfile0|reg_memory~210_combout ),
	.cin(gnd),
	.combout(\alu0|result~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|result~11 .lut_mask = 16'h23DC;
defparam \alu0|result~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cycloneive_lcell_comb \alu0|Mux3~0 (
// Equation(s):
// \alu0|Mux3~0_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & (((\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & 
// ((\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & (\alu0|result~11_combout )) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & ((\alu0|Add0~24_combout )))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\alu0|result~11_combout ),
	.datac(\alu0|Add0~24_combout ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\alu0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux3~0 .lut_mask = 16'hEE50;
defparam \alu0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneive_lcell_comb \alu0|Mux3~1 (
// Equation(s):
// \alu0|Mux3~1_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & (\regfile0|reg_memory~210_combout  & ((\sr2mux|out[12]~28_combout ) # (\alu0|Mux3~0_combout )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & 
// (((\alu0|Mux3~0_combout ))))

	.dataa(\regfile0|reg_memory~210_combout ),
	.datab(\sr2mux|out[12]~28_combout ),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\alu0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux3~1 .lut_mask = 16'hAF80;
defparam \alu0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneive_lcell_comb \gateALU0|out[12]~2 (
// Equation(s):
// \gateALU0|out[12]~2_combout  = (\alu0|Mux3~1_combout ) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 )

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\gateALU0|out[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \gateALU0|out[12]~2 .lut_mask = 16'hFF55;
defparam \gateALU0|out[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cycloneive_lcell_comb \gateMDR0|out[12]~37 (
// Equation(s):
// \gateMDR0|out[12]~37_combout  = (\gateMDR0|out[12]~36_combout  & (\gateALU0|out[12]~2_combout  & ((\shf|out [12]) # (!\control0|gateshf~q ))))

	.dataa(\control0|gateshf~q ),
	.datab(\gateMDR0|out[12]~36_combout ),
	.datac(\shf|out [12]),
	.datad(\gateALU0|out[12]~2_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[12]~37 .lut_mask = 16'hC400;
defparam \gateMDR0|out[12]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \gateMDR0|out[12]~63 (
// Equation(s):
// \gateMDR0|out[12]~63_combout  = (\gateMDR0|out[12]~37_combout ) # (!\gateMDR0|out[0]~6_combout )

	.dataa(\gateMDR0|out[0]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[12]~37_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[12]~63_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[12]~63 .lut_mask = 16'hFF55;
defparam \gateMDR0|out[12]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb \regfile0|reg_memory~44feeder (
// Equation(s):
// \regfile0|reg_memory~44feeder_combout  = \gateMDR0|out[12]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[12]~63_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~44feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~44feeder .lut_mask = 16'hFF00;
defparam \regfile0|reg_memory~44feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N21
dffeas \regfile0|reg_memory~44 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~276_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~44 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N31
dffeas \regfile0|reg_memory~28 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[12]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~277_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~28 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \regfile0|reg_memory~208 (
// Equation(s):
// \regfile0|reg_memory~208_combout  = (\control0|sr1 [1] & (((\control0|sr1 [0])))) # (!\control0|sr1 [1] & ((\control0|sr1 [0] & ((\regfile0|reg_memory~28_q ))) # (!\control0|sr1 [0] & (\regfile0|reg_memory~12_q ))))

	.dataa(\regfile0|reg_memory~12_q ),
	.datab(\control0|sr1 [1]),
	.datac(\regfile0|reg_memory~28_q ),
	.datad(\control0|sr1 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~208_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~208 .lut_mask = 16'hFC22;
defparam \regfile0|reg_memory~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb \regfile0|reg_memory~209 (
// Equation(s):
// \regfile0|reg_memory~209_combout  = (\control0|sr1 [1] & ((\regfile0|reg_memory~208_combout  & (\regfile0|reg_memory~60_q )) # (!\regfile0|reg_memory~208_combout  & ((\regfile0|reg_memory~44_q ))))) # (!\control0|sr1 [1] & 
// (((\regfile0|reg_memory~208_combout ))))

	.dataa(\regfile0|reg_memory~60_q ),
	.datab(\regfile0|reg_memory~44_q ),
	.datac(\control0|sr1 [1]),
	.datad(\regfile0|reg_memory~208_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~209_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~209 .lut_mask = 16'hAFC0;
defparam \regfile0|reg_memory~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N21
dffeas \regfile0|reg_memory~76 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[12]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~274_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~76 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N6
cycloneive_lcell_comb \regfile0|reg_memory~206 (
// Equation(s):
// \regfile0|reg_memory~206_combout  = (\control0|sr1 [1] & ((\regfile0|reg_memory~108_q ) # ((\control0|sr1 [0])))) # (!\control0|sr1 [1] & (((\regfile0|reg_memory~76_q  & !\control0|sr1 [0]))))

	.dataa(\regfile0|reg_memory~108_q ),
	.datab(\regfile0|reg_memory~76_q ),
	.datac(\control0|sr1 [1]),
	.datad(\control0|sr1 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~206_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~206 .lut_mask = 16'hF0AC;
defparam \regfile0|reg_memory~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N10
cycloneive_lcell_comb \regfile0|reg_memory~207 (
// Equation(s):
// \regfile0|reg_memory~207_combout  = (\control0|sr1 [0] & ((\regfile0|reg_memory~206_combout  & (\regfile0|reg_memory~124_q )) # (!\regfile0|reg_memory~206_combout  & ((\regfile0|reg_memory~92_q ))))) # (!\control0|sr1 [0] & 
// (((\regfile0|reg_memory~206_combout ))))

	.dataa(\regfile0|reg_memory~124_q ),
	.datab(\control0|sr1 [0]),
	.datac(\regfile0|reg_memory~92_q ),
	.datad(\regfile0|reg_memory~206_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~207_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~207 .lut_mask = 16'hBBC0;
defparam \regfile0|reg_memory~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
cycloneive_lcell_comb \regfile0|reg_memory~210 (
// Equation(s):
// \regfile0|reg_memory~210_combout  = (\control0|sr1 [2] & ((\regfile0|reg_memory~207_combout ))) # (!\control0|sr1 [2] & (\regfile0|reg_memory~209_combout ))

	.dataa(gnd),
	.datab(\control0|sr1 [2]),
	.datac(\regfile0|reg_memory~209_combout ),
	.datad(\regfile0|reg_memory~207_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~210_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~210 .lut_mask = 16'hFC30;
defparam \regfile0|reg_memory~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \shf|ShiftRight1~8 (
// Equation(s):
// \shf|ShiftRight1~8_combout  = (!\ir0|out [1] & ((\ir0|out [0] & ((\regfile0|reg_memory~205_combout ))) # (!\ir0|out [0] & (\regfile0|reg_memory~210_combout ))))

	.dataa(\ir0|out [0]),
	.datab(\ir0|out [1]),
	.datac(\regfile0|reg_memory~210_combout ),
	.datad(\regfile0|reg_memory~205_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight1~8_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight1~8 .lut_mask = 16'h3210;
defparam \shf|ShiftRight1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneive_lcell_comb \shf|ShiftRight1~9 (
// Equation(s):
// \shf|ShiftRight1~9_combout  = (\ir0|out [2] & (((\shf|ShiftRight1~8_combout ) # (\shf|ShiftRight1~7_combout )))) # (!\ir0|out [2] & (\shf|ShiftRight1~6_combout ))

	.dataa(\ir0|out [2]),
	.datab(\shf|ShiftRight1~6_combout ),
	.datac(\shf|ShiftRight1~8_combout ),
	.datad(\shf|ShiftRight1~7_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight1~9_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight1~9 .lut_mask = 16'hEEE4;
defparam \shf|ShiftRight1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
cycloneive_lcell_comb \shf|ShiftLeft0~41 (
// Equation(s):
// \shf|ShiftLeft0~41_combout  = (!\ir0|out [2] & (!\ir0|out [1] & (!\ir0|out [0] & \regfile0|reg_memory~132_combout )))

	.dataa(\ir0|out [2]),
	.datab(\ir0|out [1]),
	.datac(\ir0|out [0]),
	.datad(\regfile0|reg_memory~132_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~41 .lut_mask = 16'h0100;
defparam \shf|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneive_lcell_comb \shf|ShiftLeft0~14 (
// Equation(s):
// \shf|ShiftLeft0~14_combout  = (\ir0|out [0] & ((\ir0|out [1] & ((\regfile0|reg_memory~141_combout ))) # (!\ir0|out [1] & (\regfile0|reg_memory~146_combout ))))

	.dataa(\ir0|out [0]),
	.datab(\ir0|out [1]),
	.datac(\regfile0|reg_memory~146_combout ),
	.datad(\regfile0|reg_memory~141_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~14 .lut_mask = 16'hA820;
defparam \shf|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneive_lcell_comb \shf|ShiftLeft0~43 (
// Equation(s):
// \shf|ShiftLeft0~43_combout  = (\ir0|out [2] & ((\shf|ShiftLeft0~14_combout ) # ((\shf|ShiftLeft0~15_combout )))) # (!\ir0|out [2] & (((\shf|ShiftLeft0~28_combout ))))

	.dataa(\ir0|out [2]),
	.datab(\shf|ShiftLeft0~14_combout ),
	.datac(\shf|ShiftLeft0~15_combout ),
	.datad(\shf|ShiftLeft0~28_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~43 .lut_mask = 16'hFDA8;
defparam \shf|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cycloneive_lcell_comb \shf|out[8]~23 (
// Equation(s):
// \shf|out[8]~23_combout  = (\ir0|out [4] & (\ir0|out [3])) # (!\ir0|out [4] & ((\ir0|out [3] & (\shf|ShiftLeft0~41_combout )) # (!\ir0|out [3] & ((\shf|ShiftLeft0~43_combout )))))

	.dataa(\ir0|out [4]),
	.datab(\ir0|out [3]),
	.datac(\shf|ShiftLeft0~41_combout ),
	.datad(\shf|ShiftLeft0~43_combout ),
	.cin(gnd),
	.combout(\shf|out[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[8]~23 .lut_mask = 16'hD9C8;
defparam \shf|out[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneive_lcell_comb \shf|out[8]~25 (
// Equation(s):
// \shf|out[8]~25_combout  = (\ir0|out [4] & ((\shf|out[8]~23_combout  & (\shf|out~24_combout )) # (!\shf|out[8]~23_combout  & ((\shf|ShiftRight1~9_combout ))))) # (!\ir0|out [4] & (((\shf|out[8]~23_combout ))))

	.dataa(\ir0|out [4]),
	.datab(\shf|out~24_combout ),
	.datac(\shf|ShiftRight1~9_combout ),
	.datad(\shf|out[8]~23_combout ),
	.cin(gnd),
	.combout(\shf|out[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[8]~25 .lut_mask = 16'hDDA0;
defparam \shf|out[8]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneive_lcell_comb \gateMDR0|out[8]~28 (
// Equation(s):
// \gateMDR0|out[8]~28_combout  = (\control0|gateshf~q  & (\shf|out[8]~25_combout  & ((\alu0|Mux7~1_combout ) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 )))) # (!\control0|gateshf~q  & (((\alu0|Mux7~1_combout )) # 
// (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(\control0|gateshf~q ),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\alu0|Mux7~1_combout ),
	.datad(\shf|out[8]~25_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[8]~28 .lut_mask = 16'hF351;
defparam \gateMDR0|out[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cycloneive_lcell_comb \gateMDR0|out[8]~29 (
// Equation(s):
// \gateMDR0|out[8]~29_combout  = (\gateMDR0|out[8]~5_combout  & (\gateMDR0|out[8]~28_combout  & ((\pc0|out [8]) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\pc0|out [8]),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\gateMDR0|out[8]~5_combout ),
	.datad(\gateMDR0|out[8]~28_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[8]~29 .lut_mask = 16'hB000;
defparam \gateMDR0|out[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N8
cycloneive_lcell_comb \gateMDR0|out[8]~55 (
// Equation(s):
// \gateMDR0|out[8]~55_combout  = (\gateMDR0|out[8]~29_combout ) # (!\gateMDR0|out[0]~6_combout )

	.dataa(gnd),
	.datab(\gateMDR0|out[0]~6_combout ),
	.datac(gnd),
	.datad(\gateMDR0|out[8]~29_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[8]~55_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[8]~55 .lut_mask = 16'hFF33;
defparam \gateMDR0|out[8]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N20
cycloneive_lcell_comb \ir0|out[8]~feeder (
// Equation(s):
// \ir0|out[8]~feeder_combout  = \gateMDR0|out[8]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[8]~55_combout ),
	.cin(gnd),
	.combout(\ir0|out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir0|out[8]~feeder .lut_mask = 16'hFF00;
defparam \ir0|out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N21
dffeas \ir0|out[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ir0|out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control0|ldir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|out[8] .is_wysiwyg = "true";
defparam \ir0|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N24
cycloneive_lcell_comb \control0|sr1~2 (
// Equation(s):
// \control0|sr1~2_combout  = (\ir0|out [8] & \control0|WideOr7~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ir0|out [8]),
	.datad(\control0|WideOr7~2_combout ),
	.cin(gnd),
	.combout(\control0|sr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \control0|sr1~2 .lut_mask = 16'hF000;
defparam \control0|sr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N25
dffeas \control0|sr1[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\control0|sr1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|sr1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|sr1[2] .is_wysiwyg = "true";
defparam \control0|sr1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N31
dffeas \regfile0|reg_memory~106 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[10]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~106 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N30
cycloneive_lcell_comb \regfile0|reg_memory~181 (
// Equation(s):
// \regfile0|reg_memory~181_combout  = (\control0|sr1 [1] & (((\regfile0|reg_memory~106_q ) # (\control0|sr1 [0])))) # (!\control0|sr1 [1] & (\regfile0|reg_memory~74_q  & ((!\control0|sr1 [0]))))

	.dataa(\control0|sr1 [1]),
	.datab(\regfile0|reg_memory~74_q ),
	.datac(\regfile0|reg_memory~106_q ),
	.datad(\control0|sr1 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~181_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~181 .lut_mask = 16'hAAE4;
defparam \regfile0|reg_memory~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N4
cycloneive_lcell_comb \regfile0|reg_memory~182 (
// Equation(s):
// \regfile0|reg_memory~182_combout  = (\control0|sr1 [0] & ((\regfile0|reg_memory~181_combout  & (\regfile0|reg_memory~122_q )) # (!\regfile0|reg_memory~181_combout  & ((\regfile0|reg_memory~90_q ))))) # (!\control0|sr1 [0] & 
// (((\regfile0|reg_memory~181_combout ))))

	.dataa(\control0|sr1 [0]),
	.datab(\regfile0|reg_memory~122_q ),
	.datac(\regfile0|reg_memory~90_q ),
	.datad(\regfile0|reg_memory~181_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~182_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~182 .lut_mask = 16'hDDA0;
defparam \regfile0|reg_memory~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N23
dffeas \regfile0|reg_memory~42 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[10]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~276_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~42 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N10
cycloneive_lcell_comb \regfile0|reg_memory~183 (
// Equation(s):
// \regfile0|reg_memory~183_combout  = (\control0|sr1 [0] & (((\control0|sr1 [1]) # (\regfile0|reg_memory~26_q )))) # (!\control0|sr1 [0] & (\regfile0|reg_memory~10_q  & (!\control0|sr1 [1])))

	.dataa(\control0|sr1 [0]),
	.datab(\regfile0|reg_memory~10_q ),
	.datac(\control0|sr1 [1]),
	.datad(\regfile0|reg_memory~26_q ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~183_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~183 .lut_mask = 16'hAEA4;
defparam \regfile0|reg_memory~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N22
cycloneive_lcell_comb \regfile0|reg_memory~184 (
// Equation(s):
// \regfile0|reg_memory~184_combout  = (\control0|sr1 [1] & ((\regfile0|reg_memory~183_combout  & (\regfile0|reg_memory~58_q )) # (!\regfile0|reg_memory~183_combout  & ((\regfile0|reg_memory~42_q ))))) # (!\control0|sr1 [1] & 
// (((\regfile0|reg_memory~183_combout ))))

	.dataa(\regfile0|reg_memory~58_q ),
	.datab(\control0|sr1 [1]),
	.datac(\regfile0|reg_memory~42_q ),
	.datad(\regfile0|reg_memory~183_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~184_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~184 .lut_mask = 16'hBBC0;
defparam \regfile0|reg_memory~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N2
cycloneive_lcell_comb \regfile0|reg_memory~185 (
// Equation(s):
// \regfile0|reg_memory~185_combout  = (\control0|sr1 [2] & (\regfile0|reg_memory~182_combout )) # (!\control0|sr1 [2] & ((\regfile0|reg_memory~184_combout )))

	.dataa(gnd),
	.datab(\control0|sr1 [2]),
	.datac(\regfile0|reg_memory~182_combout ),
	.datad(\regfile0|reg_memory~184_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~185_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~185 .lut_mask = 16'hF3C0;
defparam \regfile0|reg_memory~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N4
cycloneive_lcell_comb \shf|ShiftRight0~7 (
// Equation(s):
// \shf|ShiftRight0~7_combout  = (\shf|ShiftLeft0~6_combout  & ((\regfile0|reg_memory~185_combout ) # ((\shf|ShiftLeft0~7_combout  & \regfile0|reg_memory~180_combout )))) # (!\shf|ShiftLeft0~6_combout  & (\shf|ShiftLeft0~7_combout  & 
// (\regfile0|reg_memory~180_combout )))

	.dataa(\shf|ShiftLeft0~6_combout ),
	.datab(\shf|ShiftLeft0~7_combout ),
	.datac(\regfile0|reg_memory~180_combout ),
	.datad(\regfile0|reg_memory~185_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight0~7 .lut_mask = 16'hEAC0;
defparam \shf|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N30
cycloneive_lcell_comb \shf|ShiftRight0~8 (
// Equation(s):
// \shf|ShiftRight0~8_combout  = (\ir0|out [1] & ((\ir0|out [0] & ((\regfile0|reg_memory~205_combout ))) # (!\ir0|out [0] & (\regfile0|reg_memory~210_combout ))))

	.dataa(\ir0|out [1]),
	.datab(\ir0|out [0]),
	.datac(\regfile0|reg_memory~210_combout ),
	.datad(\regfile0|reg_memory~205_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight0~8 .lut_mask = 16'hA820;
defparam \shf|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N26
cycloneive_lcell_comb \shf|ShiftRight0~12 (
// Equation(s):
// \shf|ShiftRight0~12_combout  = (\shf|ShiftRight0~7_combout ) # (\shf|ShiftRight0~8_combout )

	.dataa(gnd),
	.datab(\shf|ShiftRight0~7_combout ),
	.datac(\shf|ShiftRight0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\shf|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight0~12 .lut_mask = 16'hFCFC;
defparam \shf|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneive_lcell_comb \shf|ShiftRight0~10 (
// Equation(s):
// \shf|ShiftRight0~10_combout  = (\ir0|out [1] & ((\ir0|out [0] & (\regfile0|reg_memory~190_combout )) # (!\ir0|out [0] & ((\regfile0|reg_memory~215_combout )))))

	.dataa(\regfile0|reg_memory~190_combout ),
	.datab(\ir0|out [0]),
	.datac(\ir0|out [1]),
	.datad(\regfile0|reg_memory~215_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight0~10 .lut_mask = 16'hB080;
defparam \shf|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneive_lcell_comb \shf|ShiftRight0~11 (
// Equation(s):
// \shf|ShiftRight0~11_combout  = (\shf|ShiftRight0~9_combout ) # (\shf|ShiftRight0~10_combout )

	.dataa(\shf|ShiftRight0~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\shf|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight0~11 .lut_mask = 16'hFFAA;
defparam \shf|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N6
cycloneive_lcell_comb \shf|out[6]~19 (
// Equation(s):
// \shf|out[6]~19_combout  = (\shf|out[6]~14_combout  & (((\ir0|out [3])))) # (!\shf|out[6]~14_combout  & ((\ir0|out [3] & ((\shf|ShiftRight1~22_combout ))) # (!\ir0|out [3] & (\shf|ShiftRight0~11_combout ))))

	.dataa(\shf|out[6]~14_combout ),
	.datab(\shf|ShiftRight0~11_combout ),
	.datac(\ir0|out [3]),
	.datad(\shf|ShiftRight1~22_combout ),
	.cin(gnd),
	.combout(\shf|out[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[6]~19 .lut_mask = 16'hF4A4;
defparam \shf|out[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N20
cycloneive_lcell_comb \shf|out[6]~20 (
// Equation(s):
// \shf|out[6]~20_combout  = (\shf|out[6]~14_combout  & ((\shf|out[6]~19_combout  & ((\shf|ShiftRight0~24_combout ))) # (!\shf|out[6]~19_combout  & (\shf|ShiftRight0~12_combout )))) # (!\shf|out[6]~14_combout  & (((\shf|out[6]~19_combout ))))

	.dataa(\shf|out[6]~14_combout ),
	.datab(\shf|ShiftRight0~12_combout ),
	.datac(\shf|ShiftRight0~24_combout ),
	.datad(\shf|out[6]~19_combout ),
	.cin(gnd),
	.combout(\shf|out[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[6]~20 .lut_mask = 16'hF588;
defparam \shf|out[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N2
cycloneive_lcell_comb \gateSHF0|out[6]~18 (
// Equation(s):
// \gateSHF0|out[6]~18_combout  = ((\ir0|out [4] & \shf|out[6]~20_combout )) # (!\control0|gateshf~q )

	.dataa(\control0|gateshf~q ),
	.datab(gnd),
	.datac(\ir0|out [4]),
	.datad(\shf|out[6]~20_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[6]~18 .lut_mask = 16'hF555;
defparam \gateSHF0|out[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N20
cycloneive_lcell_comb \gateMDR0|out[6]~24 (
// Equation(s):
// \gateMDR0|out[6]~24_combout  = (\gateMDR0|out[6]~23_combout  & ((\gateSHF0|out[6]~18_combout ) # ((\gateSHF0|out[14]~19_combout  & \shf|out[4]~5_combout ))))

	.dataa(\gateSHF0|out[14]~19_combout ),
	.datab(\shf|out[4]~5_combout ),
	.datac(\gateMDR0|out[6]~23_combout ),
	.datad(\gateSHF0|out[6]~18_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[6]~24 .lut_mask = 16'hF080;
defparam \gateMDR0|out[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
cycloneive_lcell_comb \gateMDR0|out[6]~53 (
// Equation(s):
// \gateMDR0|out[6]~53_combout  = (\gateMDR0|out[6]~24_combout ) # (!\gateMDR0|out[0]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateMDR0|out[0]~6_combout ),
	.datad(\gateMDR0|out[6]~24_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[6]~53_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[6]~53 .lut_mask = 16'hFF0F;
defparam \gateMDR0|out[6]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N4
cycloneive_lcell_comb \ir0|out[6]~feeder (
// Equation(s):
// \ir0|out[6]~feeder_combout  = \gateMDR0|out[6]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[6]~53_combout ),
	.cin(gnd),
	.combout(\ir0|out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir0|out[6]~feeder .lut_mask = 16'hFF00;
defparam \ir0|out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N5
dffeas \ir0|out[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ir0|out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control0|ldir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|out[6] .is_wysiwyg = "true";
defparam \ir0|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N4
cycloneive_lcell_comb \control0|sr1~0 (
// Equation(s):
// \control0|sr1~0_combout  = (\ir0|out [6] & \control0|WideOr7~2_combout )

	.dataa(gnd),
	.datab(\ir0|out [6]),
	.datac(gnd),
	.datad(\control0|WideOr7~2_combout ),
	.cin(gnd),
	.combout(\control0|sr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \control0|sr1~0 .lut_mask = 16'hCC00;
defparam \control0|sr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N5
dffeas \control0|sr1[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\control0|sr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|sr1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|sr1[0] .is_wysiwyg = "true";
defparam \control0|sr1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
cycloneive_lcell_comb \regfile0|reg_memory~149 (
// Equation(s):
// \regfile0|reg_memory~149_combout  = (\control0|sr1 [1] & (((\control0|sr1 [0])))) # (!\control0|sr1 [1] & ((\control0|sr1 [0] & (\regfile0|reg_memory~18_q )) # (!\control0|sr1 [0] & ((\regfile0|reg_memory~2_q )))))

	.dataa(\regfile0|reg_memory~18_q ),
	.datab(\regfile0|reg_memory~2_q ),
	.datac(\control0|sr1 [1]),
	.datad(\control0|sr1 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~149_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~149 .lut_mask = 16'hFA0C;
defparam \regfile0|reg_memory~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneive_lcell_comb \regfile0|reg_memory~150 (
// Equation(s):
// \regfile0|reg_memory~150_combout  = (\control0|sr1 [1] & ((\regfile0|reg_memory~149_combout  & ((\regfile0|reg_memory~50_q ))) # (!\regfile0|reg_memory~149_combout  & (\regfile0|reg_memory~34_q )))) # (!\control0|sr1 [1] & 
// (((\regfile0|reg_memory~149_combout ))))

	.dataa(\control0|sr1 [1]),
	.datab(\regfile0|reg_memory~34_q ),
	.datac(\regfile0|reg_memory~50_q ),
	.datad(\regfile0|reg_memory~149_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~150_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~150 .lut_mask = 16'hF588;
defparam \regfile0|reg_memory~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N6
cycloneive_lcell_comb \regfile0|reg_memory~82feeder (
// Equation(s):
// \regfile0|reg_memory~82feeder_combout  = \gateMDR0|out[2]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[2]~51_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~82feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~82feeder .lut_mask = 16'hFF00;
defparam \regfile0|reg_memory~82feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N7
dffeas \regfile0|reg_memory~82 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~82 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N13
dffeas \regfile0|reg_memory~114 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\gateMDR0|out[2]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~275_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~114 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~114 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N26
cycloneive_lcell_comb \regfile0|reg_memory~66feeder (
// Equation(s):
// \regfile0|reg_memory~66feeder_combout  = \gateMDR0|out[2]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[2]~51_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~66feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~66feeder .lut_mask = 16'hFF00;
defparam \regfile0|reg_memory~66feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N27
dffeas \regfile0|reg_memory~66 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~66feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~274_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~66 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N2
cycloneive_lcell_comb \regfile0|reg_memory~147 (
// Equation(s):
// \regfile0|reg_memory~147_combout  = (\control0|sr1 [0] & (((\control0|sr1 [1])))) # (!\control0|sr1 [0] & ((\control0|sr1 [1] & (\regfile0|reg_memory~98_q )) # (!\control0|sr1 [1] & ((\regfile0|reg_memory~66_q )))))

	.dataa(\regfile0|reg_memory~98_q ),
	.datab(\regfile0|reg_memory~66_q ),
	.datac(\control0|sr1 [0]),
	.datad(\control0|sr1 [1]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~147_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~147 .lut_mask = 16'hFA0C;
defparam \regfile0|reg_memory~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneive_lcell_comb \regfile0|reg_memory~148 (
// Equation(s):
// \regfile0|reg_memory~148_combout  = (\control0|sr1 [0] & ((\regfile0|reg_memory~147_combout  & ((\regfile0|reg_memory~114_q ))) # (!\regfile0|reg_memory~147_combout  & (\regfile0|reg_memory~82_q )))) # (!\control0|sr1 [0] & 
// (((\regfile0|reg_memory~147_combout ))))

	.dataa(\control0|sr1 [0]),
	.datab(\regfile0|reg_memory~82_q ),
	.datac(\regfile0|reg_memory~114_q ),
	.datad(\regfile0|reg_memory~147_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~148_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~148 .lut_mask = 16'hF588;
defparam \regfile0|reg_memory~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneive_lcell_comb \regfile0|reg_memory~151 (
// Equation(s):
// \regfile0|reg_memory~151_combout  = (\control0|sr1 [2] & ((\regfile0|reg_memory~148_combout ))) # (!\control0|sr1 [2] & (\regfile0|reg_memory~150_combout ))

	.dataa(\control0|sr1 [2]),
	.datab(gnd),
	.datac(\regfile0|reg_memory~150_combout ),
	.datad(\regfile0|reg_memory~148_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~151_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~151 .lut_mask = 16'hFA50;
defparam \regfile0|reg_memory~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneive_lcell_comb \shf|ShiftLeft0~15 (
// Equation(s):
// \shf|ShiftLeft0~15_combout  = (\shf|ShiftLeft0~6_combout  & ((\regfile0|reg_memory~171_combout ) # ((\shf|ShiftLeft0~9_combout  & \regfile0|reg_memory~151_combout )))) # (!\shf|ShiftLeft0~6_combout  & (\shf|ShiftLeft0~9_combout  & 
// (\regfile0|reg_memory~151_combout )))

	.dataa(\shf|ShiftLeft0~6_combout ),
	.datab(\shf|ShiftLeft0~9_combout ),
	.datac(\regfile0|reg_memory~151_combout ),
	.datad(\regfile0|reg_memory~171_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~15 .lut_mask = 16'hEAC0;
defparam \shf|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \shf|ShiftLeft0~16 (
// Equation(s):
// \shf|ShiftLeft0~16_combout  = (\shf|ShiftLeft0~15_combout ) # (\shf|ShiftLeft0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\shf|ShiftLeft0~15_combout ),
	.datad(\shf|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~16 .lut_mask = 16'hFFF0;
defparam \shf|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneive_lcell_comb \shf|ShiftLeft0~17 (
// Equation(s):
// \shf|ShiftLeft0~17_combout  = (\ir0|out [2] & (\regfile0|reg_memory~132_combout  & (\shf|ShiftLeft0~6_combout ))) # (!\ir0|out [2] & (((\shf|ShiftLeft0~16_combout ))))

	.dataa(\regfile0|reg_memory~132_combout ),
	.datab(\ir0|out [2]),
	.datac(\shf|ShiftLeft0~6_combout ),
	.datad(\shf|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~17 .lut_mask = 16'hB380;
defparam \shf|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneive_lcell_comb \alu0|Mux11~0 (
// Equation(s):
// \alu0|Mux11~0_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & ((\alu0|result~3_combout ) # ((\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & 
// (((!\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & \alu0|Add0~8_combout ))))

	.dataa(\alu0|result~3_combout ),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\alu0|Add0~8_combout ),
	.cin(gnd),
	.combout(\alu0|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux11~0 .lut_mask = 16'hCBC8;
defparam \alu0|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneive_lcell_comb \alu0|Mux11~1 (
// Equation(s):
// \alu0|Mux11~1_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & (\regfile0|reg_memory~171_combout  & ((\sr2mux|out[4]~12_combout ) # (\alu0|Mux11~0_combout )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & 
// (((\alu0|Mux11~0_combout ))))

	.dataa(\regfile0|reg_memory~171_combout ),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ),
	.datac(\sr2mux|out[4]~12_combout ),
	.datad(\alu0|Mux11~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux11~1 .lut_mask = 16'hBB80;
defparam \alu0|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneive_lcell_comb \gateMDR0|out[4]~16 (
// Equation(s):
// \gateMDR0|out[4]~16_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a1  & (\alu0|Mux11~1_combout  & ((\pc0|out [4]) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a1  & 
// ((\pc0|out [4]) # ((!\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\pc0|out [4]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\alu0|Mux11~1_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[4]~16 .lut_mask = 16'hCF45;
defparam \gateMDR0|out[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneive_lcell_comb \gateMDR0|out[4]~17 (
// Equation(s):
// \gateMDR0|out[4]~17_combout  = (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout  & (\gateMDR0|out[4]~16_combout  & ((\ir0|out [4]) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a2 ))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\ir0|out [4]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\gateMDR0|out[4]~16_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[4]~17 .lut_mask = 16'h0D00;
defparam \gateMDR0|out[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N26
cycloneive_lcell_comb \shf|out[6]~14 (
// Equation(s):
// \shf|out[6]~14_combout  = (\ir0|out [3] & (!\ir0|out [5])) # (!\ir0|out [3] & ((\ir0|out [2])))

	.dataa(gnd),
	.datab(\ir0|out [5]),
	.datac(\ir0|out [3]),
	.datad(\ir0|out [2]),
	.cin(gnd),
	.combout(\shf|out[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[6]~14 .lut_mask = 16'h3F30;
defparam \shf|out[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
cycloneive_lcell_comb \shf|ShiftRight1~2 (
// Equation(s):
// \shf|ShiftRight1~2_combout  = (\ir0|out [1] & ((\ir0|out [0] & (\regfile0|reg_memory~156_combout )) # (!\ir0|out [0] & ((\regfile0|reg_memory~161_combout )))))

	.dataa(\regfile0|reg_memory~156_combout ),
	.datab(\ir0|out [1]),
	.datac(\ir0|out [0]),
	.datad(\regfile0|reg_memory~161_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight1~2_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight1~2 .lut_mask = 16'h8C80;
defparam \shf|ShiftRight1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
cycloneive_lcell_comb \shf|ShiftRight1~3 (
// Equation(s):
// \shf|ShiftRight1~3_combout  = (\shf|ShiftRight1~2_combout ) # ((\shf|ShiftRight0~3_combout  & !\ir0|out [1]))

	.dataa(\shf|ShiftRight0~3_combout ),
	.datab(\ir0|out [1]),
	.datac(gnd),
	.datad(\shf|ShiftRight1~2_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight1~3_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight1~3 .lut_mask = 16'hFF22;
defparam \shf|ShiftRight1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneive_lcell_comb \shf|out[4]~15 (
// Equation(s):
// \shf|out[4]~15_combout  = (\ir0|out [3] & (((\shf|out[6]~14_combout ) # (\shf|ShiftRight1~20_combout )))) # (!\ir0|out [3] & (\shf|ShiftRight1~3_combout  & (!\shf|out[6]~14_combout )))

	.dataa(\ir0|out [3]),
	.datab(\shf|ShiftRight1~3_combout ),
	.datac(\shf|out[6]~14_combout ),
	.datad(\shf|ShiftRight1~20_combout ),
	.cin(gnd),
	.combout(\shf|out[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[4]~15 .lut_mask = 16'hAEA4;
defparam \shf|out[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneive_lcell_comb \shf|out[4]~16 (
// Equation(s):
// \shf|out[4]~16_combout  = (\shf|out[6]~14_combout  & ((\shf|out[4]~15_combout  & ((\shf|ShiftRight0~22_combout ))) # (!\shf|out[4]~15_combout  & (\shf|ShiftRight1~6_combout )))) # (!\shf|out[6]~14_combout  & (((\shf|out[4]~15_combout ))))

	.dataa(\shf|ShiftRight1~6_combout ),
	.datab(\shf|out[6]~14_combout ),
	.datac(\shf|ShiftRight0~22_combout ),
	.datad(\shf|out[4]~15_combout ),
	.cin(gnd),
	.combout(\shf|out[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[4]~16 .lut_mask = 16'hF388;
defparam \shf|out[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneive_lcell_comb \gateSHF0|out[4]~16 (
// Equation(s):
// \gateSHF0|out[4]~16_combout  = ((\ir0|out [4] & \shf|out[4]~16_combout )) # (!\control0|gateshf~q )

	.dataa(gnd),
	.datab(\ir0|out [4]),
	.datac(\control0|gateshf~q ),
	.datad(\shf|out[4]~16_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[4]~16 .lut_mask = 16'hCF0F;
defparam \gateSHF0|out[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneive_lcell_comb \gateMDR0|out[4]~18 (
// Equation(s):
// \gateMDR0|out[4]~18_combout  = (\gateMDR0|out[4]~17_combout  & ((\gateSHF0|out[4]~16_combout ) # ((\shf|out[4]~5_combout  & \shf|ShiftLeft0~17_combout ))))

	.dataa(\shf|out[4]~5_combout ),
	.datab(\shf|ShiftLeft0~17_combout ),
	.datac(\gateMDR0|out[4]~17_combout ),
	.datad(\gateSHF0|out[4]~16_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[4]~18 .lut_mask = 16'hF080;
defparam \gateMDR0|out[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneive_lcell_comb \gateMDR0|out[4]~48 (
// Equation(s):
// \gateMDR0|out[4]~48_combout  = (\gateMDR0|out[4]~18_combout ) # (!\gateMDR0|out[0]~6_combout )

	.dataa(gnd),
	.datab(\gateMDR0|out[0]~6_combout ),
	.datac(gnd),
	.datad(\gateMDR0|out[4]~18_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[4]~48_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[4]~48 .lut_mask = 16'hFF33;
defparam \gateMDR0|out[4]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N5
dffeas \ir0|out[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[4]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control0|ldir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|out[4] .is_wysiwyg = "true";
defparam \ir0|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneive_lcell_comb \shf|ShiftLeft0~35 (
// Equation(s):
// \shf|ShiftLeft0~35_combout  = (\ir0|out [1] & ((\ir0|out [0] & ((\regfile0|reg_memory~215_combout ))) # (!\ir0|out [0] & (\regfile0|reg_memory~190_combout ))))

	.dataa(\ir0|out [0]),
	.datab(\ir0|out [1]),
	.datac(\regfile0|reg_memory~190_combout ),
	.datad(\regfile0|reg_memory~215_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~35 .lut_mask = 16'hC840;
defparam \shf|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneive_lcell_comb \shf|ShiftLeft0~36 (
// Equation(s):
// \shf|ShiftLeft0~36_combout  = (\ir0|out [0] & (\regfile0|reg_memory~185_combout )) # (!\ir0|out [0] & ((\regfile0|reg_memory~180_combout )))

	.dataa(\regfile0|reg_memory~185_combout ),
	.datab(\regfile0|reg_memory~180_combout ),
	.datac(gnd),
	.datad(\ir0|out [0]),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~36 .lut_mask = 16'hAACC;
defparam \shf|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cycloneive_lcell_comb \shf|ShiftLeft0~37 (
// Equation(s):
// \shf|ShiftLeft0~37_combout  = (\shf|ShiftLeft0~35_combout ) # ((!\ir0|out [1] & \shf|ShiftLeft0~36_combout ))

	.dataa(gnd),
	.datab(\ir0|out [1]),
	.datac(\shf|ShiftLeft0~35_combout ),
	.datad(\shf|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~37 .lut_mask = 16'hF3F0;
defparam \shf|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
cycloneive_lcell_comb \gateSHF0|out[15]~38 (
// Equation(s):
// \gateSHF0|out[15]~38_combout  = (\ir0|out [2] & ((\ir0|out [3] & (\shf|ShiftLeft0~13_combout )) # (!\ir0|out [3] & ((\shf|ShiftLeft0~37_combout )))))

	.dataa(\shf|ShiftLeft0~13_combout ),
	.datab(\ir0|out [3]),
	.datac(\shf|ShiftLeft0~37_combout ),
	.datad(\ir0|out [2]),
	.cin(gnd),
	.combout(\gateSHF0|out[15]~38_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[15]~38 .lut_mask = 16'hB800;
defparam \gateSHF0|out[15]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N22
cycloneive_lcell_comb \shf|ShiftLeft0~40 (
// Equation(s):
// \shf|ShiftLeft0~40_combout  = (\ir0|out [0] & ((\regfile0|reg_memory~210_combout ))) # (!\ir0|out [0] & (\regfile0|reg_memory~205_combout ))

	.dataa(gnd),
	.datab(\regfile0|reg_memory~205_combout ),
	.datac(\ir0|out [0]),
	.datad(\regfile0|reg_memory~210_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~40 .lut_mask = 16'hFC0C;
defparam \shf|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N4
cycloneive_lcell_comb \gateSHF0|out[15]~36 (
// Equation(s):
// \gateSHF0|out[15]~36_combout  = (!\ir0|out [3] & ((\gateSHF0|out[15]~35_combout ) # ((\shf|ShiftLeft0~40_combout  & \ir0|out [1]))))

	.dataa(\gateSHF0|out[15]~35_combout ),
	.datab(\ir0|out [3]),
	.datac(\shf|ShiftLeft0~40_combout ),
	.datad(\ir0|out [1]),
	.cin(gnd),
	.combout(\gateSHF0|out[15]~36_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[15]~36 .lut_mask = 16'h3222;
defparam \gateSHF0|out[15]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N6
cycloneive_lcell_comb \gateSHF0|out[15]~37 (
// Equation(s):
// \gateSHF0|out[15]~37_combout  = (!\ir0|out [2] & ((\gateSHF0|out[15]~36_combout ) # ((\ir0|out [3] & \shf|ShiftLeft0~26_combout ))))

	.dataa(\ir0|out [3]),
	.datab(\ir0|out [2]),
	.datac(\gateSHF0|out[15]~36_combout ),
	.datad(\shf|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[15]~37_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[15]~37 .lut_mask = 16'h3230;
defparam \gateSHF0|out[15]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N8
cycloneive_lcell_comb \gateSHF0|out[15]~39 (
// Equation(s):
// \gateSHF0|out[15]~39_combout  = (\gateSHF0|out[15]~34_combout ) # ((!\ir0|out [4] & ((\gateSHF0|out[15]~38_combout ) # (\gateSHF0|out[15]~37_combout ))))

	.dataa(\gateSHF0|out[15]~34_combout ),
	.datab(\ir0|out [4]),
	.datac(\gateSHF0|out[15]~38_combout ),
	.datad(\gateSHF0|out[15]~37_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[15]~39_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[15]~39 .lut_mask = 16'hBBBA;
defparam \gateSHF0|out[15]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N17
dffeas \regfile0|reg_memory~31 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[15]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~277_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~31 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneive_lcell_comb \regfile0|reg_memory~270 (
// Equation(s):
// \regfile0|reg_memory~270_combout  = (\control0|sr2 [1] & (((\control0|sr2 [0])))) # (!\control0|sr2 [1] & ((\control0|sr2 [0] & ((\regfile0|reg_memory~31_q ))) # (!\control0|sr2 [0] & (\regfile0|reg_memory~15_q ))))

	.dataa(\regfile0|reg_memory~15_q ),
	.datab(\control0|sr2 [1]),
	.datac(\regfile0|reg_memory~31_q ),
	.datad(\control0|sr2 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~270_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~270 .lut_mask = 16'hFC22;
defparam \regfile0|reg_memory~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cycloneive_lcell_comb \regfile0|reg_memory~271 (
// Equation(s):
// \regfile0|reg_memory~271_combout  = (\control0|sr2 [1] & ((\regfile0|reg_memory~270_combout  & ((\regfile0|reg_memory~63_q ))) # (!\regfile0|reg_memory~270_combout  & (\regfile0|reg_memory~47_q )))) # (!\control0|sr2 [1] & 
// (((\regfile0|reg_memory~270_combout ))))

	.dataa(\regfile0|reg_memory~47_q ),
	.datab(\control0|sr2 [1]),
	.datac(\regfile0|reg_memory~63_q ),
	.datad(\regfile0|reg_memory~270_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~271_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~271 .lut_mask = 16'hF388;
defparam \regfile0|reg_memory~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N18
cycloneive_lcell_comb \sr2mux|out[15]~33 (
// Equation(s):
// \sr2mux|out[15]~33_combout  = (\control0|sr2mux~q  & ((\control0|sr2 [2] & (\regfile0|reg_memory~269_combout )) # (!\control0|sr2 [2] & ((\regfile0|reg_memory~271_combout )))))

	.dataa(\regfile0|reg_memory~269_combout ),
	.datab(\control0|sr2mux~q ),
	.datac(\regfile0|reg_memory~271_combout ),
	.datad(\control0|sr2 [2]),
	.cin(gnd),
	.combout(\sr2mux|out[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[15]~33 .lut_mask = 16'h88C0;
defparam \sr2mux|out[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N16
cycloneive_lcell_comb \sr2mux|out[15]~34 (
// Equation(s):
// \sr2mux|out[15]~34_combout  = (\sr2mux|out[15]~33_combout ) # ((\ir0|out [4] & !\control0|sr2mux~q ))

	.dataa(\ir0|out [4]),
	.datab(\sr2mux|out[15]~33_combout ),
	.datac(gnd),
	.datad(\control0|sr2mux~q ),
	.cin(gnd),
	.combout(\sr2mux|out[15]~34_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[15]~34 .lut_mask = 16'hCCEE;
defparam \sr2mux|out[15]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N20
cycloneive_lcell_comb \gateMDR0|out[15]~42 (
// Equation(s):
// \gateMDR0|out[15]~42_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & (\regfile0|reg_memory~195_combout  $ (((\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ) # (!\sr2mux|out[15]~34_combout )))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\sr2mux|out[15]~34_combout ),
	.datac(\regfile0|reg_memory~195_combout ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\gateMDR0|out[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[15]~42 .lut_mask = 16'h0A82;
defparam \gateMDR0|out[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N30
cycloneive_lcell_comb \gateMDR0|out[15]~43 (
// Equation(s):
// \gateMDR0|out[15]~43_combout  = (\pc0|out [15] & (((!\gateMDR0|out[15]~42_combout )) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 ))) # (!\pc0|out [15] & (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a5  & ((!\gateMDR0|out[15]~42_combout ) 
// # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\pc0|out [15]),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\gateMDR0|out[15]~42_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[15]~43 .lut_mask = 16'h23AF;
defparam \gateMDR0|out[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneive_lcell_comb \alu0|Add0~30 (
// Equation(s):
// \alu0|Add0~30_combout  = \regfile0|reg_memory~195_combout  $ (\alu0|Add0~29  $ (\sr2mux|out[15]~34_combout ))

	.dataa(\regfile0|reg_memory~195_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sr2mux|out[15]~34_combout ),
	.cin(\alu0|Add0~29 ),
	.combout(\alu0|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Add0~30 .lut_mask = 16'hA55A;
defparam \alu0|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N16
cycloneive_lcell_comb \gateMDR0|out[15]~45 (
// Equation(s):
// \gateMDR0|out[15]~45_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & (\gateMDR0|out[15]~44_combout  & (\regfile0|reg_memory~195_combout ))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & (((\alu0|Add0~30_combout ))))

	.dataa(\gateMDR0|out[15]~44_combout ),
	.datab(\regfile0|reg_memory~195_combout ),
	.datac(\alu0|Add0~30_combout ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\gateMDR0|out[15]~45_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[15]~45 .lut_mask = 16'h88F0;
defparam \gateMDR0|out[15]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N10
cycloneive_lcell_comb \gateMDR0|out[15]~46 (
// Equation(s):
// \gateMDR0|out[15]~46_combout  = (\gateMDR0|out[15]~43_combout  & ((\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ) # ((\gateMDR0|out[15]~45_combout ) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\gateMDR0|out[15]~43_combout ),
	.datad(\gateMDR0|out[15]~45_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[15]~46 .lut_mask = 16'hF0B0;
defparam \gateMDR0|out[15]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N28
cycloneive_lcell_comb \gateMDR0|out[15]~59 (
// Equation(s):
// \gateMDR0|out[15]~59_combout  = ((\gateMDR0|out[8]~5_combout  & (\gateSHF0|out[15]~39_combout  & \gateMDR0|out[15]~46_combout ))) # (!\gateMDR0|out[0]~6_combout )

	.dataa(\gateMDR0|out[8]~5_combout ),
	.datab(\gateMDR0|out[0]~6_combout ),
	.datac(\gateSHF0|out[15]~39_combout ),
	.datad(\gateMDR0|out[15]~46_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[15]~59_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[15]~59 .lut_mask = 16'hB333;
defparam \gateMDR0|out[15]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N23
dffeas \regfile0|reg_memory~95 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[15]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~272_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~95 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N27
dffeas \regfile0|reg_memory~127 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[15]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~275_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~127 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N17
dffeas \regfile0|reg_memory~79 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[15]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~274_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~79 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N7
dffeas \regfile0|reg_memory~111 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[15]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~111 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N6
cycloneive_lcell_comb \regfile0|reg_memory~191 (
// Equation(s):
// \regfile0|reg_memory~191_combout  = (\control0|sr1 [0] & (((\control0|sr1 [1])))) # (!\control0|sr1 [0] & ((\control0|sr1 [1] & ((\regfile0|reg_memory~111_q ))) # (!\control0|sr1 [1] & (\regfile0|reg_memory~79_q ))))

	.dataa(\control0|sr1 [0]),
	.datab(\regfile0|reg_memory~79_q ),
	.datac(\regfile0|reg_memory~111_q ),
	.datad(\control0|sr1 [1]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~191_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~191 .lut_mask = 16'hFA44;
defparam \regfile0|reg_memory~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneive_lcell_comb \regfile0|reg_memory~192 (
// Equation(s):
// \regfile0|reg_memory~192_combout  = (\control0|sr1 [0] & ((\regfile0|reg_memory~191_combout  & ((\regfile0|reg_memory~127_q ))) # (!\regfile0|reg_memory~191_combout  & (\regfile0|reg_memory~95_q )))) # (!\control0|sr1 [0] & 
// (((\regfile0|reg_memory~191_combout ))))

	.dataa(\control0|sr1 [0]),
	.datab(\regfile0|reg_memory~95_q ),
	.datac(\regfile0|reg_memory~127_q ),
	.datad(\regfile0|reg_memory~191_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~192_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~192 .lut_mask = 16'hF588;
defparam \regfile0|reg_memory~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneive_lcell_comb \regfile0|reg_memory~195 (
// Equation(s):
// \regfile0|reg_memory~195_combout  = (\control0|sr1 [2] & (\regfile0|reg_memory~192_combout )) # (!\control0|sr1 [2] & ((\regfile0|reg_memory~194_combout )))

	.dataa(\control0|sr1 [2]),
	.datab(gnd),
	.datac(\regfile0|reg_memory~192_combout ),
	.datad(\regfile0|reg_memory~194_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~195_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~195 .lut_mask = 16'hF5A0;
defparam \regfile0|reg_memory~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneive_lcell_comb \shf|ShiftRight0~15 (
// Equation(s):
// \shf|ShiftRight0~15_combout  = (\shf|ShiftLeft0~7_combout  & ((\regfile0|reg_memory~210_combout ) # ((\shf|ShiftLeft0~6_combout  & \regfile0|reg_memory~180_combout )))) # (!\shf|ShiftLeft0~7_combout  & (\shf|ShiftLeft0~6_combout  & 
// ((\regfile0|reg_memory~180_combout ))))

	.dataa(\shf|ShiftLeft0~7_combout ),
	.datab(\shf|ShiftLeft0~6_combout ),
	.datac(\regfile0|reg_memory~210_combout ),
	.datad(\regfile0|reg_memory~180_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight0~15 .lut_mask = 16'hECA0;
defparam \shf|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneive_lcell_comb \shf|ShiftRight0~16 (
// Equation(s):
// \shf|ShiftRight0~16_combout  = (\ir0|out [1] & ((\ir0|out [0] & ((\regfile0|reg_memory~200_combout ))) # (!\ir0|out [0] & (\regfile0|reg_memory~205_combout ))))

	.dataa(\ir0|out [0]),
	.datab(\ir0|out [1]),
	.datac(\regfile0|reg_memory~205_combout ),
	.datad(\regfile0|reg_memory~200_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight0~16 .lut_mask = 16'hC840;
defparam \shf|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneive_lcell_comb \shf|ShiftRight0~20 (
// Equation(s):
// \shf|ShiftRight0~20_combout  = (\shf|ShiftRight0~15_combout ) # (\shf|ShiftRight0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\shf|ShiftRight0~15_combout ),
	.datad(\shf|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight0~20 .lut_mask = 16'hFFF0;
defparam \shf|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneive_lcell_comb \gateSHF0|out[11]~26 (
// Equation(s):
// \gateSHF0|out[11]~26_combout  = (\shf|out[9]~26_combout  & ((\shf|out[2]~7_combout  & (\regfile0|reg_memory~195_combout )) # (!\shf|out[2]~7_combout  & ((\shf|ShiftRight0~20_combout )))))

	.dataa(\shf|out[9]~26_combout ),
	.datab(\shf|out[2]~7_combout ),
	.datac(\regfile0|reg_memory~195_combout ),
	.datad(\shf|ShiftRight0~20_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[11]~26 .lut_mask = 16'hA280;
defparam \gateSHF0|out[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N15
dffeas \regfile0|reg_memory~11 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[11]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~11 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N14
cycloneive_lcell_comb \regfile0|reg_memory~254 (
// Equation(s):
// \regfile0|reg_memory~254_combout  = (\control0|sr2 [1] & (((\control0|sr2 [0])))) # (!\control0|sr2 [1] & ((\control0|sr2 [0] & (\regfile0|reg_memory~27_q )) # (!\control0|sr2 [0] & ((\regfile0|reg_memory~11_q )))))

	.dataa(\regfile0|reg_memory~27_q ),
	.datab(\control0|sr2 [1]),
	.datac(\regfile0|reg_memory~11_q ),
	.datad(\control0|sr2 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~254_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~254 .lut_mask = 16'hEE30;
defparam \regfile0|reg_memory~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N8
cycloneive_lcell_comb \regfile0|reg_memory~255 (
// Equation(s):
// \regfile0|reg_memory~255_combout  = (\control0|sr2 [1] & ((\regfile0|reg_memory~254_combout  & (\regfile0|reg_memory~59_q )) # (!\regfile0|reg_memory~254_combout  & ((\regfile0|reg_memory~43_q ))))) # (!\control0|sr2 [1] & 
// (((\regfile0|reg_memory~254_combout ))))

	.dataa(\control0|sr2 [1]),
	.datab(\regfile0|reg_memory~59_q ),
	.datac(\regfile0|reg_memory~43_q ),
	.datad(\regfile0|reg_memory~254_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~255_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~255 .lut_mask = 16'hDDA0;
defparam \regfile0|reg_memory~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N25
dffeas \regfile0|reg_memory~107 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[11]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~107 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N16
cycloneive_lcell_comb \regfile0|reg_memory~252 (
// Equation(s):
// \regfile0|reg_memory~252_combout  = (\control0|sr2 [0] & (\control0|sr2 [1])) # (!\control0|sr2 [0] & ((\control0|sr2 [1] & ((\regfile0|reg_memory~107_q ))) # (!\control0|sr2 [1] & (\regfile0|reg_memory~75_q ))))

	.dataa(\control0|sr2 [0]),
	.datab(\control0|sr2 [1]),
	.datac(\regfile0|reg_memory~75_q ),
	.datad(\regfile0|reg_memory~107_q ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~252_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~252 .lut_mask = 16'hDC98;
defparam \regfile0|reg_memory~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N18
cycloneive_lcell_comb \regfile0|reg_memory~253 (
// Equation(s):
// \regfile0|reg_memory~253_combout  = (\control0|sr2 [0] & ((\regfile0|reg_memory~252_combout  & (\regfile0|reg_memory~123_q )) # (!\regfile0|reg_memory~252_combout  & ((\regfile0|reg_memory~91_q ))))) # (!\control0|sr2 [0] & 
// (((\regfile0|reg_memory~252_combout ))))

	.dataa(\control0|sr2 [0]),
	.datab(\regfile0|reg_memory~123_q ),
	.datac(\regfile0|reg_memory~91_q ),
	.datad(\regfile0|reg_memory~252_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~253_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~253 .lut_mask = 16'hDDA0;
defparam \regfile0|reg_memory~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N10
cycloneive_lcell_comb \sr2mux|out[11]~25 (
// Equation(s):
// \sr2mux|out[11]~25_combout  = (\control0|sr2mux~q  & ((\control0|sr2 [2] & ((\regfile0|reg_memory~253_combout ))) # (!\control0|sr2 [2] & (\regfile0|reg_memory~255_combout ))))

	.dataa(\control0|sr2mux~q ),
	.datab(\control0|sr2 [2]),
	.datac(\regfile0|reg_memory~255_combout ),
	.datad(\regfile0|reg_memory~253_combout ),
	.cin(gnd),
	.combout(\sr2mux|out[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[11]~25 .lut_mask = 16'hA820;
defparam \sr2mux|out[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N4
cycloneive_lcell_comb \sr2mux|out[11]~26 (
// Equation(s):
// \sr2mux|out[11]~26_combout  = (\sr2mux|out[11]~25_combout ) # ((\ir0|out [4] & !\control0|sr2mux~q ))

	.dataa(gnd),
	.datab(\ir0|out [4]),
	.datac(\control0|sr2mux~q ),
	.datad(\sr2mux|out[11]~25_combout ),
	.cin(gnd),
	.combout(\sr2mux|out[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[11]~26 .lut_mask = 16'hFF0C;
defparam \sr2mux|out[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cycloneive_lcell_comb \alu0|Mux4~0 (
// Equation(s):
// \alu0|Mux4~0_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & ((\alu0|result~10_combout ) # ((\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & 
// (((!\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & \alu0|Add0~22_combout ))))

	.dataa(\alu0|result~10_combout ),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\alu0|Add0~22_combout ),
	.cin(gnd),
	.combout(\alu0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux4~0 .lut_mask = 16'hCBC8;
defparam \alu0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cycloneive_lcell_comb \alu0|Mux4~1 (
// Equation(s):
// \alu0|Mux4~1_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & (\regfile0|reg_memory~180_combout  $ (((\sr2mux|out[11]~26_combout  & !\alu0|Mux4~0_combout ))))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & 
// (((\alu0|Mux4~0_combout ))))

	.dataa(\regfile0|reg_memory~180_combout ),
	.datab(\sr2mux|out[11]~26_combout ),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\alu0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux4~1 .lut_mask = 16'hAF60;
defparam \alu0|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N22
cycloneive_lcell_comb \pcinc2|out[11]~20 (
// Equation(s):
// \pcinc2|out[11]~20_combout  = (\pc0|out [11] & (\pcinc2|out[10]~19  $ (GND))) # (!\pc0|out [11] & (!\pcinc2|out[10]~19  & VCC))
// \pcinc2|out[11]~21  = CARRY((\pc0|out [11] & !\pcinc2|out[10]~19 ))

	.dataa(\pc0|out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcinc2|out[10]~19 ),
	.combout(\pcinc2|out[11]~20_combout ),
	.cout(\pcinc2|out[11]~21 ));
// synopsys translate_off
defparam \pcinc2|out[11]~20 .lut_mask = 16'hA50A;
defparam \pcinc2|out[11]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cycloneive_lcell_comb \pcmux|out[11]~25 (
// Equation(s):
// \pcmux|out[11]~25_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a15  & (!\control0|pcmux [1] & (\adder0|out[11]~22_combout ))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a15  & (\control0|pcmux [1] & ((\pcinc2|out[11]~20_combout 
// ))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\control0|pcmux [1]),
	.datac(\adder0|out[11]~22_combout ),
	.datad(\pcinc2|out[11]~20_combout ),
	.cin(gnd),
	.combout(\pcmux|out[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[11]~25 .lut_mask = 16'h6420;
defparam \pcmux|out[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N14
cycloneive_lcell_comb \pcmux|out[11]~26 (
// Equation(s):
// \pcmux|out[11]~26_combout  = (\pcmux|out[11]~25_combout ) # ((\pcmux|out[15]~5_combout  & ((\gateMDR0|out[11]~35_combout ) # (!\gateMDR0|out[0]~6_combout ))))

	.dataa(\gateMDR0|out[11]~35_combout ),
	.datab(\pcmux|out[15]~5_combout ),
	.datac(\gateMDR0|out[0]~6_combout ),
	.datad(\pcmux|out[11]~25_combout ),
	.cin(gnd),
	.combout(\pcmux|out[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[11]~26 .lut_mask = 16'hFF8C;
defparam \pcmux|out[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N15
dffeas \pc0|out[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pcmux|out[11]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control0|WideOr0_rtl_0|auto_generated|ram_block1a7 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc0|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc0|out[11] .is_wysiwyg = "true";
defparam \pc0|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cycloneive_lcell_comb \gateMDR0|out[11]~34 (
// Equation(s):
// \gateMDR0|out[11]~34_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a1  & (\alu0|Mux4~1_combout  & ((\pc0|out [11]) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a1  & 
// (((\pc0|out [11])) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 )))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\alu0|Mux4~1_combout ),
	.datad(\pc0|out [11]),
	.cin(gnd),
	.combout(\gateMDR0|out[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[11]~34 .lut_mask = 16'hF531;
defparam \gateMDR0|out[11]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cycloneive_lcell_comb \shf|out[9]~27 (
// Equation(s):
// \shf|out[9]~27_combout  = \ir0|out [3] $ (\ir0|out [4])

	.dataa(\ir0|out [3]),
	.datab(\ir0|out [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\shf|out[9]~27_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[9]~27 .lut_mask = 16'h6666;
defparam \shf|out[9]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N6
cycloneive_lcell_comb \shf|out[11]~33 (
// Equation(s):
// \shf|out[11]~33_combout  = (\shf|out[9]~28_combout  & ((\shf|ShiftLeft0~38_combout ) # ((!\shf|out[9]~27_combout )))) # (!\shf|out[9]~28_combout  & (((\shf|out[9]~27_combout  & \shf|ShiftRight0~21_combout ))))

	.dataa(\shf|ShiftLeft0~38_combout ),
	.datab(\shf|out[9]~28_combout ),
	.datac(\shf|out[9]~27_combout ),
	.datad(\shf|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\shf|out[11]~33_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[11]~33 .lut_mask = 16'hBC8C;
defparam \shf|out[11]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cycloneive_lcell_comb \shf|out[11]~34 (
// Equation(s):
// \shf|out[11]~34_combout  = (\shf|out[4]~5_combout  & ((\shf|out[11]~33_combout  & ((\shf|ShiftLeft0~26_combout ))) # (!\shf|out[11]~33_combout  & (\shf|ShiftLeft0~37_combout )))) # (!\shf|out[4]~5_combout  & (((\shf|out[11]~33_combout ))))

	.dataa(\shf|ShiftLeft0~37_combout ),
	.datab(\shf|ShiftLeft0~26_combout ),
	.datac(\shf|out[4]~5_combout ),
	.datad(\shf|out[11]~33_combout ),
	.cin(gnd),
	.combout(\shf|out[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[11]~34 .lut_mask = 16'hCFA0;
defparam \shf|out[11]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cycloneive_lcell_comb \gateSHF0|out[11]~42 (
// Equation(s):
// \gateSHF0|out[11]~42_combout  = ((\shf|out[11]~34_combout  & ((!\ir0|out [5]) # (!\ir0|out [4])))) # (!\control0|gateshf~q )

	.dataa(\ir0|out [4]),
	.datab(\control0|gateshf~q ),
	.datac(\ir0|out [5]),
	.datad(\shf|out[11]~34_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[11]~42_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[11]~42 .lut_mask = 16'h7F33;
defparam \gateSHF0|out[11]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cycloneive_lcell_comb \gateMDR0|out[11]~35 (
// Equation(s):
// \gateMDR0|out[11]~35_combout  = (\gateMDR0|out[8]~5_combout  & (\gateMDR0|out[11]~34_combout  & ((\gateSHF0|out[11]~26_combout ) # (\gateSHF0|out[11]~42_combout ))))

	.dataa(\gateMDR0|out[8]~5_combout ),
	.datab(\gateSHF0|out[11]~26_combout ),
	.datac(\gateMDR0|out[11]~34_combout ),
	.datad(\gateSHF0|out[11]~42_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[11]~35 .lut_mask = 16'hA080;
defparam \gateMDR0|out[11]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cycloneive_lcell_comb \gateMDR0|out[11]~56 (
// Equation(s):
// \gateMDR0|out[11]~56_combout  = (\gateMDR0|out[11]~35_combout ) # (!\gateMDR0|out[0]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateMDR0|out[0]~6_combout ),
	.datad(\gateMDR0|out[11]~35_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[11]~56_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[11]~56 .lut_mask = 16'hFF0F;
defparam \gateMDR0|out[11]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \ir0|out[11]~feeder (
// Equation(s):
// \ir0|out[11]~feeder_combout  = \gateMDR0|out[11]~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateMDR0|out[11]~56_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ir0|out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir0|out[11]~feeder .lut_mask = 16'hF0F0;
defparam \ir0|out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N15
dffeas \ir0|out[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ir0|out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control0|ldir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|out[11] .is_wysiwyg = "true";
defparam \ir0|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \control0|Selector0~1 (
// Equation(s):
// \control0|Selector0~1_combout  = (\control0|state [1] & (((!\control0|state [3] & \control0|WideOr0_rtl_0|auto_generated|ram_block1a4 )))) # (!\control0|state [1] & (!\control0|state [0] & (\control0|state [3] & 
// !\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(\control0|state [1]),
	.datab(\control0|state [0]),
	.datac(\control0|state [3]),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\control0|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Selector0~1 .lut_mask = 16'h0A10;
defparam \control0|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \control0|Selector0~2 (
// Equation(s):
// \control0|Selector0~2_combout  = (\control0|Selector0~0_combout  & (\ir0|out [11] & ((\control0|state [2]) # (!\control0|Selector0~1_combout )))) # (!\control0|Selector0~0_combout  & (((\control0|state [2] & \control0|Selector0~1_combout ))))

	.dataa(\control0|Selector0~0_combout ),
	.datab(\ir0|out [11]),
	.datac(\control0|state [2]),
	.datad(\control0|Selector0~1_combout ),
	.cin(gnd),
	.combout(\control0|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Selector0~2 .lut_mask = 16'hD088;
defparam \control0|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N29
dffeas \control0|dr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\control0|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|dr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|dr[2] .is_wysiwyg = "true";
defparam \control0|dr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneive_lcell_comb \regfile0|reg_memory~275 (
// Equation(s):
// \regfile0|reg_memory~275_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a6  & (\control0|dr [2] & (\control0|dr [1] & \control0|dr [0])))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\control0|dr [2]),
	.datac(\control0|dr [1]),
	.datad(\control0|dr [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~275_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~275 .lut_mask = 16'h8000;
defparam \regfile0|reg_memory~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N1
dffeas \regfile0|reg_memory~113 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[1]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~275_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~113 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneive_lcell_comb \regfile0|reg_memory~138 (
// Equation(s):
// \regfile0|reg_memory~138_combout  = (\control0|sr1 [0] & ((\regfile0|reg_memory~137_combout  & ((\regfile0|reg_memory~113_q ))) # (!\regfile0|reg_memory~137_combout  & (\regfile0|reg_memory~81_q )))) # (!\control0|sr1 [0] & 
// (((\regfile0|reg_memory~137_combout ))))

	.dataa(\control0|sr1 [0]),
	.datab(\regfile0|reg_memory~81_q ),
	.datac(\regfile0|reg_memory~137_combout ),
	.datad(\regfile0|reg_memory~113_q ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~138_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~138 .lut_mask = 16'hF858;
defparam \regfile0|reg_memory~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N13
dffeas \regfile0|reg_memory~33 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[1]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~276_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~33 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N13
dffeas \regfile0|reg_memory~49 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[1]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~49 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N19
dffeas \regfile0|reg_memory~17 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[1]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~277_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~17 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N18
cycloneive_lcell_comb \regfile0|reg_memory~139 (
// Equation(s):
// \regfile0|reg_memory~139_combout  = (\control0|sr1 [1] & (((\control0|sr1 [0])))) # (!\control0|sr1 [1] & ((\control0|sr1 [0] & ((\regfile0|reg_memory~17_q ))) # (!\control0|sr1 [0] & (\regfile0|reg_memory~1_q ))))

	.dataa(\regfile0|reg_memory~1_q ),
	.datab(\control0|sr1 [1]),
	.datac(\regfile0|reg_memory~17_q ),
	.datad(\control0|sr1 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~139_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~139 .lut_mask = 16'hFC22;
defparam \regfile0|reg_memory~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneive_lcell_comb \regfile0|reg_memory~140 (
// Equation(s):
// \regfile0|reg_memory~140_combout  = (\control0|sr1 [1] & ((\regfile0|reg_memory~139_combout  & ((\regfile0|reg_memory~49_q ))) # (!\regfile0|reg_memory~139_combout  & (\regfile0|reg_memory~33_q )))) # (!\control0|sr1 [1] & 
// (((\regfile0|reg_memory~139_combout ))))

	.dataa(\control0|sr1 [1]),
	.datab(\regfile0|reg_memory~33_q ),
	.datac(\regfile0|reg_memory~49_q ),
	.datad(\regfile0|reg_memory~139_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~140_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~140 .lut_mask = 16'hF588;
defparam \regfile0|reg_memory~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneive_lcell_comb \regfile0|reg_memory~141 (
// Equation(s):
// \regfile0|reg_memory~141_combout  = (\control0|sr1 [2] & (\regfile0|reg_memory~138_combout )) # (!\control0|sr1 [2] & ((\regfile0|reg_memory~140_combout )))

	.dataa(\control0|sr1 [2]),
	.datab(gnd),
	.datac(\regfile0|reg_memory~138_combout ),
	.datad(\regfile0|reg_memory~140_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~141_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~141 .lut_mask = 16'hF5A0;
defparam \regfile0|reg_memory~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cycloneive_lcell_comb \shf|ShiftLeft0~8 (
// Equation(s):
// \shf|ShiftLeft0~8_combout  = (\shf|ShiftRight0~6_combout  & ((\ir0|out [0] & ((\regfile0|reg_memory~132_combout ))) # (!\ir0|out [0] & (\regfile0|reg_memory~141_combout ))))

	.dataa(\ir0|out [0]),
	.datab(\shf|ShiftRight0~6_combout ),
	.datac(\regfile0|reg_memory~141_combout ),
	.datad(\regfile0|reg_memory~132_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~8 .lut_mask = 16'hC840;
defparam \shf|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N2
cycloneive_lcell_comb \pcinc2|out[1]~0 (
// Equation(s):
// \pcinc2|out[1]~0_combout  = \pc0|out [1] $ (VCC)
// \pcinc2|out[1]~1  = CARRY(\pc0|out [1])

	.dataa(\pc0|out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pcinc2|out[1]~0_combout ),
	.cout(\pcinc2|out[1]~1 ));
// synopsys translate_off
defparam \pcinc2|out[1]~0 .lut_mask = 16'h55AA;
defparam \pcinc2|out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneive_lcell_comb \pcmux|out[1]~4 (
// Equation(s):
// \pcmux|out[1]~4_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a15  & (!\control0|pcmux [1] & (\adder0|out[1]~2_combout ))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a15  & (\control0|pcmux [1] & ((\pcinc2|out[1]~0_combout ))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\control0|pcmux [1]),
	.datac(\adder0|out[1]~2_combout ),
	.datad(\pcinc2|out[1]~0_combout ),
	.cin(gnd),
	.combout(\pcmux|out[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[1]~4 .lut_mask = 16'h6420;
defparam \pcmux|out[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneive_lcell_comb \pcmux|out[1]~6 (
// Equation(s):
// \pcmux|out[1]~6_combout  = (\pcmux|out[1]~4_combout ) # ((\pcmux|out[15]~5_combout  & ((\gateMDR0|out[1]~9_combout ) # (!\gateMDR0|out[0]~6_combout ))))

	.dataa(\gateMDR0|out[1]~9_combout ),
	.datab(\pcmux|out[15]~5_combout ),
	.datac(\gateMDR0|out[0]~6_combout ),
	.datad(\pcmux|out[1]~4_combout ),
	.cin(gnd),
	.combout(\pcmux|out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[1]~6 .lut_mask = 16'hFF8C;
defparam \pcmux|out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N31
dffeas \pc0|out[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pcmux|out[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control0|WideOr0_rtl_0|auto_generated|ram_block1a7 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc0|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc0|out[1] .is_wysiwyg = "true";
defparam \pc0|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneive_lcell_comb \alu0|Mux14~0 (
// Equation(s):
// \alu0|Mux14~0_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & ((\alu0|result~0_combout ) # ((\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & 
// (((!\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & \alu0|Add0~2_combout ))))

	.dataa(\alu0|result~0_combout ),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\alu0|Add0~2_combout ),
	.cin(gnd),
	.combout(\alu0|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux14~0 .lut_mask = 16'hCBC8;
defparam \alu0|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneive_lcell_comb \alu0|Mux14~1 (
// Equation(s):
// \alu0|Mux14~1_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & (\regfile0|reg_memory~141_combout  $ (((\sr2mux|out[1]~3_combout  & !\alu0|Mux14~0_combout ))))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & 
// (((\alu0|Mux14~0_combout ))))

	.dataa(\sr2mux|out[1]~3_combout ),
	.datab(\regfile0|reg_memory~141_combout ),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\alu0|Mux14~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux14~1 .lut_mask = 16'hCF60;
defparam \alu0|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneive_lcell_comb \gateMDR0|out[1]~7 (
// Equation(s):
// \gateMDR0|out[1]~7_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a5  & (\pc0|out [1] & ((\alu0|Mux14~1_combout ) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a5  & 
// (((\alu0|Mux14~1_combout )) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\pc0|out [1]),
	.datad(\alu0|Mux14~1_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[1]~7 .lut_mask = 16'hF531;
defparam \gateMDR0|out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneive_lcell_comb \gateMDR0|out[1]~8 (
// Equation(s):
// \gateMDR0|out[1]~8_combout  = (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout  & (\gateMDR0|out[1]~7_combout  & ((\ir0|out [1]) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a2 ))))

	.dataa(\ir0|out [1]),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\gateMDR0|out[1]~7_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[1]~8 .lut_mask = 16'h0B00;
defparam \gateMDR0|out[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneive_lcell_comb \shf|ShiftRight0~4 (
// Equation(s):
// \shf|ShiftRight0~4_combout  = (\ir0|out [0] & ((\regfile0|reg_memory~161_combout ))) # (!\ir0|out [0] & (\regfile0|reg_memory~166_combout ))

	.dataa(\ir0|out [0]),
	.datab(gnd),
	.datac(\regfile0|reg_memory~166_combout ),
	.datad(\regfile0|reg_memory~161_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight0~4 .lut_mask = 16'hFA50;
defparam \shf|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneive_lcell_comb \shf|ShiftRight1~10 (
// Equation(s):
// \shf|ShiftRight1~10_combout  = (\ir0|out [1] & ((\ir0|out [0] & (\regfile0|reg_memory~215_combout )) # (!\ir0|out [0] & ((\regfile0|reg_memory~156_combout )))))

	.dataa(\ir0|out [0]),
	.datab(\regfile0|reg_memory~215_combout ),
	.datac(\ir0|out [1]),
	.datad(\regfile0|reg_memory~156_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight1~10_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight1~10 .lut_mask = 16'hD080;
defparam \shf|ShiftRight1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneive_lcell_comb \shf|ShiftRight1~11 (
// Equation(s):
// \shf|ShiftRight1~11_combout  = (\shf|ShiftRight1~10_combout ) # ((!\ir0|out [1] & \shf|ShiftRight0~4_combout ))

	.dataa(gnd),
	.datab(\ir0|out [1]),
	.datac(\shf|ShiftRight0~4_combout ),
	.datad(\shf|ShiftRight1~10_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight1~11_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight1~11 .lut_mask = 16'hFF30;
defparam \shf|ShiftRight1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneive_lcell_comb \shf|ShiftRight1~15 (
// Equation(s):
// \shf|ShiftRight1~15_combout  = (!\ir0|out [1] & ((\ir0|out [0] & ((\regfile0|reg_memory~151_combout ))) # (!\ir0|out [0] & (\regfile0|reg_memory~141_combout ))))

	.dataa(\ir0|out [0]),
	.datab(\regfile0|reg_memory~141_combout ),
	.datac(\ir0|out [1]),
	.datad(\regfile0|reg_memory~151_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight1~15_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight1~15 .lut_mask = 16'h0E04;
defparam \shf|ShiftRight1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneive_lcell_comb \shf|ShiftRight0~5 (
// Equation(s):
// \shf|ShiftRight0~5_combout  = (\ir0|out [0] & ((\regfile0|reg_memory~171_combout ))) # (!\ir0|out [0] & (\regfile0|reg_memory~146_combout ))

	.dataa(\ir0|out [0]),
	.datab(gnd),
	.datac(\regfile0|reg_memory~146_combout ),
	.datad(\regfile0|reg_memory~171_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight0~5 .lut_mask = 16'hFA50;
defparam \shf|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cycloneive_lcell_comb \shf|ShiftRight1~16 (
// Equation(s):
// \shf|ShiftRight1~16_combout  = (\shf|ShiftRight1~15_combout ) # ((\ir0|out [1] & \shf|ShiftRight0~5_combout ))

	.dataa(gnd),
	.datab(\ir0|out [1]),
	.datac(\shf|ShiftRight1~15_combout ),
	.datad(\shf|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight1~16_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight1~16 .lut_mask = 16'hFCF0;
defparam \shf|ShiftRight1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N2
cycloneive_lcell_comb \shf|out~0 (
// Equation(s):
// \shf|out~0_combout  = (\ir0|out [3] & ((\ir0|out [2]) # ((\shf|ShiftRight1~14_combout )))) # (!\ir0|out [3] & (!\ir0|out [2] & (\shf|ShiftRight1~16_combout )))

	.dataa(\ir0|out [3]),
	.datab(\ir0|out [2]),
	.datac(\shf|ShiftRight1~16_combout ),
	.datad(\shf|ShiftRight1~14_combout ),
	.cin(gnd),
	.combout(\shf|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out~0 .lut_mask = 16'hBA98;
defparam \shf|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cycloneive_lcell_comb \shf|out~4 (
// Equation(s):
// \shf|out~4_combout  = (\ir0|out [2] & ((\shf|out~0_combout  & (\shf|out~3_combout )) # (!\shf|out~0_combout  & ((\shf|ShiftRight1~11_combout ))))) # (!\ir0|out [2] & (((\shf|out~0_combout ))))

	.dataa(\shf|out~3_combout ),
	.datab(\ir0|out [2]),
	.datac(\shf|ShiftRight1~11_combout ),
	.datad(\shf|out~0_combout ),
	.cin(gnd),
	.combout(\shf|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out~4 .lut_mask = 16'hBBC0;
defparam \shf|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneive_lcell_comb \gateSHF0|out[1]~11 (
// Equation(s):
// \gateSHF0|out[1]~11_combout  = ((\ir0|out [4] & \shf|out~4_combout )) # (!\control0|gateshf~q )

	.dataa(\control0|gateshf~q ),
	.datab(gnd),
	.datac(\ir0|out [4]),
	.datad(\shf|out~4_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[1]~11 .lut_mask = 16'hF555;
defparam \gateSHF0|out[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneive_lcell_comb \gateMDR0|out[1]~9 (
// Equation(s):
// \gateMDR0|out[1]~9_combout  = (\gateMDR0|out[1]~8_combout  & ((\gateSHF0|out[1]~11_combout ) # ((\shf|out[4]~5_combout  & \shf|ShiftLeft0~8_combout ))))

	.dataa(\shf|out[4]~5_combout ),
	.datab(\shf|ShiftLeft0~8_combout ),
	.datac(\gateMDR0|out[1]~8_combout ),
	.datad(\gateSHF0|out[1]~11_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[1]~9 .lut_mask = 16'hF080;
defparam \gateMDR0|out[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneive_lcell_comb \gateMDR0|out[1]~49 (
// Equation(s):
// \gateMDR0|out[1]~49_combout  = (\gateMDR0|out[1]~9_combout ) # (!\gateMDR0|out[0]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateMDR0|out[0]~6_combout ),
	.datad(\gateMDR0|out[1]~9_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[1]~49_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[1]~49 .lut_mask = 16'hFF0F;
defparam \gateMDR0|out[1]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N17
dffeas \ir0|out[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[1]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control0|ldir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|out[1] .is_wysiwyg = "true";
defparam \ir0|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneive_lcell_comb \shf|ShiftLeft0~6 (
// Equation(s):
// \shf|ShiftLeft0~6_combout  = (!\ir0|out [0] & !\ir0|out [1])

	.dataa(\ir0|out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir0|out [1]),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~6 .lut_mask = 16'h0055;
defparam \shf|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneive_lcell_comb \shf|ShiftRight0~21 (
// Equation(s):
// \shf|ShiftRight0~21_combout  = (\ir0|out [2] & (\shf|ShiftLeft0~6_combout  & (\regfile0|reg_memory~195_combout ))) # (!\ir0|out [2] & (((\shf|ShiftRight0~20_combout ))))

	.dataa(\ir0|out [2]),
	.datab(\shf|ShiftLeft0~6_combout ),
	.datac(\regfile0|reg_memory~195_combout ),
	.datad(\shf|ShiftRight0~20_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight0~21 .lut_mask = 16'hD580;
defparam \shf|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N22
cycloneive_lcell_comb \shf|out[3]~10 (
// Equation(s):
// \shf|out[3]~10_combout  = (\ir0|out [3] & !\ir0|out [5])

	.dataa(gnd),
	.datab(\ir0|out [3]),
	.datac(gnd),
	.datad(\ir0|out [5]),
	.cin(gnd),
	.combout(\shf|out[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[3]~10 .lut_mask = 16'h00CC;
defparam \shf|out[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneive_lcell_comb \shf|ShiftRight0~17 (
// Equation(s):
// \shf|ShiftRight0~17_combout  = (\shf|ShiftLeft0~7_combout  & ((\regfile0|reg_memory~215_combout ) # ((\regfile0|reg_memory~156_combout  & \shf|ShiftLeft0~6_combout )))) # (!\shf|ShiftLeft0~7_combout  & (\regfile0|reg_memory~156_combout  & 
// (\shf|ShiftLeft0~6_combout )))

	.dataa(\shf|ShiftLeft0~7_combout ),
	.datab(\regfile0|reg_memory~156_combout ),
	.datac(\shf|ShiftLeft0~6_combout ),
	.datad(\regfile0|reg_memory~215_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight0~17 .lut_mask = 16'hEAC0;
defparam \shf|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_lcell_comb \shf|ShiftRight0~18 (
// Equation(s):
// \shf|ShiftRight0~18_combout  = (\ir0|out [1] & ((\ir0|out [0] & (\regfile0|reg_memory~185_combout )) # (!\ir0|out [0] & ((\regfile0|reg_memory~190_combout )))))

	.dataa(\ir0|out [0]),
	.datab(\ir0|out [1]),
	.datac(\regfile0|reg_memory~185_combout ),
	.datad(\regfile0|reg_memory~190_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight0~18 .lut_mask = 16'hC480;
defparam \shf|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneive_lcell_comb \shf|ShiftRight0~19 (
// Equation(s):
// \shf|ShiftRight0~19_combout  = (\shf|ShiftRight0~17_combout ) # (\shf|ShiftRight0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\shf|ShiftRight0~17_combout ),
	.datad(\shf|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight0~19 .lut_mask = 16'hFFF0;
defparam \shf|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneive_lcell_comb \shf|ShiftRight1~19 (
// Equation(s):
// \shf|ShiftRight1~19_combout  = (\ir0|out [2] & (((\regfile0|reg_memory~195_combout )))) # (!\ir0|out [2] & ((\shf|ShiftRight0~15_combout ) # ((\shf|ShiftRight0~16_combout ))))

	.dataa(\ir0|out [2]),
	.datab(\shf|ShiftRight0~15_combout ),
	.datac(\regfile0|reg_memory~195_combout ),
	.datad(\shf|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight1~19_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight1~19 .lut_mask = 16'hF5E4;
defparam \shf|ShiftRight1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneive_lcell_comb \shf|out[3]~12 (
// Equation(s):
// \shf|out[3]~12_combout  = (\shf|out[3]~6_combout  & (\shf|out[2]~7_combout )) # (!\shf|out[3]~6_combout  & ((\shf|out[2]~7_combout  & ((\shf|ShiftRight1~19_combout ))) # (!\shf|out[2]~7_combout  & (\shf|ShiftRight0~5_combout ))))

	.dataa(\shf|out[3]~6_combout ),
	.datab(\shf|out[2]~7_combout ),
	.datac(\shf|ShiftRight0~5_combout ),
	.datad(\shf|ShiftRight1~19_combout ),
	.cin(gnd),
	.combout(\shf|out[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[3]~12 .lut_mask = 16'hDC98;
defparam \shf|out[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneive_lcell_comb \shf|out[3]~13 (
// Equation(s):
// \shf|out[3]~13_combout  = (\shf|out[3]~6_combout  & ((\shf|out[3]~12_combout  & (\shf|ShiftRight0~19_combout )) # (!\shf|out[3]~12_combout  & ((\shf|ShiftRight0~4_combout ))))) # (!\shf|out[3]~6_combout  & (((\shf|out[3]~12_combout ))))

	.dataa(\shf|out[3]~6_combout ),
	.datab(\shf|ShiftRight0~19_combout ),
	.datac(\shf|ShiftRight0~4_combout ),
	.datad(\shf|out[3]~12_combout ),
	.cin(gnd),
	.combout(\shf|out[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[3]~13 .lut_mask = 16'hDDA0;
defparam \shf|out[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneive_lcell_comb \gateSHF0|out[3]~14 (
// Equation(s):
// \gateSHF0|out[3]~14_combout  = ((\ir0|out [4] & (!\shf|out[3]~10_combout  & \shf|out[3]~13_combout ))) # (!\control0|gateshf~q )

	.dataa(\ir0|out [4]),
	.datab(\control0|gateshf~q ),
	.datac(\shf|out[3]~10_combout ),
	.datad(\shf|out[3]~13_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[3]~14 .lut_mask = 16'h3B33;
defparam \gateSHF0|out[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \gateSHF0|out[3]~15 (
// Equation(s):
// \gateSHF0|out[3]~15_combout  = (\gateSHF0|out[3]~14_combout ) # ((!\ir0|out [4] & (!\shf|out[2]~7_combout  & \shf|ShiftLeft0~13_combout )))

	.dataa(\ir0|out [4]),
	.datab(\shf|out[2]~7_combout ),
	.datac(\shf|ShiftLeft0~13_combout ),
	.datad(\gateSHF0|out[3]~14_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[3]~15 .lut_mask = 16'hFF10;
defparam \gateSHF0|out[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N26
cycloneive_lcell_comb \regfile0|reg_memory~51feeder (
// Equation(s):
// \regfile0|reg_memory~51feeder_combout  = \gateMDR0|out[3]~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[3]~50_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~51feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~51feeder .lut_mask = 16'hFF00;
defparam \regfile0|reg_memory~51feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N27
dffeas \regfile0|reg_memory~51 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~51 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneive_lcell_comb \regfile0|reg_memory~223 (
// Equation(s):
// \regfile0|reg_memory~223_combout  = (\regfile0|reg_memory~222_combout  & (((\regfile0|reg_memory~51_q )) # (!\control0|sr2 [1]))) # (!\regfile0|reg_memory~222_combout  & (\control0|sr2 [1] & (\regfile0|reg_memory~35_q )))

	.dataa(\regfile0|reg_memory~222_combout ),
	.datab(\control0|sr2 [1]),
	.datac(\regfile0|reg_memory~35_q ),
	.datad(\regfile0|reg_memory~51_q ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~223_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~223 .lut_mask = 16'hEA62;
defparam \regfile0|reg_memory~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N18
cycloneive_lcell_comb \regfile0|reg_memory~220 (
// Equation(s):
// \regfile0|reg_memory~220_combout  = (\control0|sr2 [0] & (((\control0|sr2 [1])))) # (!\control0|sr2 [0] & ((\control0|sr2 [1] & ((\regfile0|reg_memory~99_q ))) # (!\control0|sr2 [1] & (\regfile0|reg_memory~67_q ))))

	.dataa(\control0|sr2 [0]),
	.datab(\regfile0|reg_memory~67_q ),
	.datac(\regfile0|reg_memory~99_q ),
	.datad(\control0|sr2 [1]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~220_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~220 .lut_mask = 16'hFA44;
defparam \regfile0|reg_memory~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cycloneive_lcell_comb \regfile0|reg_memory~221 (
// Equation(s):
// \regfile0|reg_memory~221_combout  = (\control0|sr2 [0] & ((\regfile0|reg_memory~220_combout  & (\regfile0|reg_memory~115_q )) # (!\regfile0|reg_memory~220_combout  & ((\regfile0|reg_memory~83_q ))))) # (!\control0|sr2 [0] & 
// (((\regfile0|reg_memory~220_combout ))))

	.dataa(\regfile0|reg_memory~115_q ),
	.datab(\regfile0|reg_memory~83_q ),
	.datac(\control0|sr2 [0]),
	.datad(\regfile0|reg_memory~220_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~221_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~221 .lut_mask = 16'hAFC0;
defparam \regfile0|reg_memory~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneive_lcell_comb \sr2mux|out[3]~9 (
// Equation(s):
// \sr2mux|out[3]~9_combout  = (\sr2mux|out[3]~8_combout  & (((\regfile0|reg_memory~223_combout )) # (!\control0|sr2mux~q ))) # (!\sr2mux|out[3]~8_combout  & (\control0|sr2mux~q  & ((\regfile0|reg_memory~221_combout ))))

	.dataa(\sr2mux|out[3]~8_combout ),
	.datab(\control0|sr2mux~q ),
	.datac(\regfile0|reg_memory~223_combout ),
	.datad(\regfile0|reg_memory~221_combout ),
	.cin(gnd),
	.combout(\sr2mux|out[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[3]~9 .lut_mask = 16'hE6A2;
defparam \sr2mux|out[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneive_lcell_comb \alu0|result~2 (
// Equation(s):
// \alu0|result~2_combout  = (\regfile0|reg_memory~146_combout  & ((\sr2mux|out[3]~10_combout ) # ((\ir0|out [3] & !\control0|sr2mux~q ))))

	.dataa(\sr2mux|out[3]~10_combout ),
	.datab(\ir0|out [3]),
	.datac(\control0|sr2mux~q ),
	.datad(\regfile0|reg_memory~146_combout ),
	.cin(gnd),
	.combout(\alu0|result~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|result~2 .lut_mask = 16'hAE00;
defparam \alu0|result~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneive_lcell_comb \alu0|Mux12~0 (
// Equation(s):
// \alu0|Mux12~0_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & ((\alu0|result~2_combout ) # ((\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & (((\alu0|Add0~6_combout  
// & !\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\alu0|result~2_combout ),
	.datac(\alu0|Add0~6_combout ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\alu0|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux12~0 .lut_mask = 16'hAAD8;
defparam \alu0|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneive_lcell_comb \alu0|Mux12~1 (
// Equation(s):
// \alu0|Mux12~1_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & (\regfile0|reg_memory~146_combout  $ (((\sr2mux|out[3]~9_combout  & !\alu0|Mux12~0_combout ))))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & 
// (((\alu0|Mux12~0_combout ))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\sr2mux|out[3]~9_combout ),
	.datac(\regfile0|reg_memory~146_combout ),
	.datad(\alu0|Mux12~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux12~1 .lut_mask = 16'hF528;
defparam \alu0|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \gateMDR0|out[3]~13 (
// Equation(s):
// \gateMDR0|out[3]~13_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a1  & (\alu0|Mux12~1_combout  & ((\pc0|out [3]) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a1  & 
// (((\pc0|out [3])) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 )))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\pc0|out [3]),
	.datad(\alu0|Mux12~1_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[3]~13 .lut_mask = 16'hF351;
defparam \gateMDR0|out[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \gateMDR0|out[3]~14 (
// Equation(s):
// \gateMDR0|out[3]~14_combout  = (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout  & (\gateMDR0|out[3]~13_combout  & ((\ir0|out [3]) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a2 ))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\ir0|out [3]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\gateMDR0|out[3]~13_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[3]~14 .lut_mask = 16'h4500;
defparam \gateMDR0|out[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \gateMDR0|out[3]~15 (
// Equation(s):
// \gateMDR0|out[3]~15_combout  = (\gateMDR0|out[3]~14_combout  & ((\gateSHF0|out[3]~15_combout ) # ((\shf|out[2]~11_combout  & \shf|ShiftRight0~21_combout ))))

	.dataa(\shf|out[2]~11_combout ),
	.datab(\shf|ShiftRight0~21_combout ),
	.datac(\gateSHF0|out[3]~15_combout ),
	.datad(\gateMDR0|out[3]~14_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[3]~15 .lut_mask = 16'hF800;
defparam \gateMDR0|out[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \gateMDR0|out[3]~50 (
// Equation(s):
// \gateMDR0|out[3]~50_combout  = (\gateMDR0|out[3]~15_combout ) # (!\gateMDR0|out[0]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateMDR0|out[0]~6_combout ),
	.datad(\gateMDR0|out[3]~15_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[3]~50_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[3]~50 .lut_mask = 16'hFF0F;
defparam \gateMDR0|out[3]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N5
dffeas \ir0|out[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[3]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control0|ldir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|out[3] .is_wysiwyg = "true";
defparam \ir0|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \shf|out[2]~11 (
// Equation(s):
// \shf|out[2]~11_combout  = (\ir0|out [4] & (\ir0|out [3] & !\ir0|out [5]))

	.dataa(\ir0|out [4]),
	.datab(\ir0|out [3]),
	.datac(gnd),
	.datad(\ir0|out [5]),
	.cin(gnd),
	.combout(\shf|out[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[2]~11 .lut_mask = 16'h0088;
defparam \shf|out[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N6
cycloneive_lcell_comb \regfile0|reg_memory~18feeder (
// Equation(s):
// \regfile0|reg_memory~18feeder_combout  = \gateMDR0|out[2]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[2]~51_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~18feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~18feeder .lut_mask = 16'hFF00;
defparam \regfile0|reg_memory~18feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N7
dffeas \regfile0|reg_memory~18 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~277_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~18 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneive_lcell_comb \regfile0|reg_memory~218 (
// Equation(s):
// \regfile0|reg_memory~218_combout  = (\control0|sr2 [1] & (((\control0|sr2 [0])))) # (!\control0|sr2 [1] & ((\control0|sr2 [0] & ((\regfile0|reg_memory~18_q ))) # (!\control0|sr2 [0] & (\regfile0|reg_memory~2_q ))))

	.dataa(\regfile0|reg_memory~2_q ),
	.datab(\regfile0|reg_memory~18_q ),
	.datac(\control0|sr2 [1]),
	.datad(\control0|sr2 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~218_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~218 .lut_mask = 16'hFC0A;
defparam \regfile0|reg_memory~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N14
cycloneive_lcell_comb \regfile0|reg_memory~219 (
// Equation(s):
// \regfile0|reg_memory~219_combout  = (\control0|sr2 [1] & ((\regfile0|reg_memory~218_combout  & ((\regfile0|reg_memory~50_q ))) # (!\regfile0|reg_memory~218_combout  & (\regfile0|reg_memory~34_q )))) # (!\control0|sr2 [1] & 
// (((\regfile0|reg_memory~218_combout ))))

	.dataa(\regfile0|reg_memory~34_q ),
	.datab(\regfile0|reg_memory~50_q ),
	.datac(\control0|sr2 [1]),
	.datad(\regfile0|reg_memory~218_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~219_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~219 .lut_mask = 16'hCFA0;
defparam \regfile0|reg_memory~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cycloneive_lcell_comb \regfile0|reg_memory~98feeder (
// Equation(s):
// \regfile0|reg_memory~98feeder_combout  = \gateMDR0|out[2]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[2]~51_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~98feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~98feeder .lut_mask = 16'hFF00;
defparam \regfile0|reg_memory~98feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N5
dffeas \regfile0|reg_memory~98 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~98feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~98 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N8
cycloneive_lcell_comb \regfile0|reg_memory~216 (
// Equation(s):
// \regfile0|reg_memory~216_combout  = (\control0|sr2 [0] & (\control0|sr2 [1])) # (!\control0|sr2 [0] & ((\control0|sr2 [1] & ((\regfile0|reg_memory~98_q ))) # (!\control0|sr2 [1] & (\regfile0|reg_memory~66_q ))))

	.dataa(\control0|sr2 [0]),
	.datab(\control0|sr2 [1]),
	.datac(\regfile0|reg_memory~66_q ),
	.datad(\regfile0|reg_memory~98_q ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~216_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~216 .lut_mask = 16'hDC98;
defparam \regfile0|reg_memory~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
cycloneive_lcell_comb \regfile0|reg_memory~217 (
// Equation(s):
// \regfile0|reg_memory~217_combout  = (\control0|sr2 [0] & ((\regfile0|reg_memory~216_combout  & ((\regfile0|reg_memory~114_q ))) # (!\regfile0|reg_memory~216_combout  & (\regfile0|reg_memory~82_q )))) # (!\control0|sr2 [0] & 
// (((\regfile0|reg_memory~216_combout ))))

	.dataa(\regfile0|reg_memory~82_q ),
	.datab(\regfile0|reg_memory~114_q ),
	.datac(\control0|sr2 [0]),
	.datad(\regfile0|reg_memory~216_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~217_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~217 .lut_mask = 16'hCFA0;
defparam \regfile0|reg_memory~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneive_lcell_comb \sr2mux|out[2]~6 (
// Equation(s):
// \sr2mux|out[2]~6_combout  = (\sr2mux|out[2]~5_combout  & ((\regfile0|reg_memory~219_combout ) # ((!\control0|sr2mux~q )))) # (!\sr2mux|out[2]~5_combout  & (((\regfile0|reg_memory~217_combout  & \control0|sr2mux~q ))))

	.dataa(\sr2mux|out[2]~5_combout ),
	.datab(\regfile0|reg_memory~219_combout ),
	.datac(\regfile0|reg_memory~217_combout ),
	.datad(\control0|sr2mux~q ),
	.cin(gnd),
	.combout(\sr2mux|out[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[2]~6 .lut_mask = 16'hD8AA;
defparam \sr2mux|out[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N4
cycloneive_lcell_comb \sr2mux|out[2]~7 (
// Equation(s):
// \sr2mux|out[2]~7_combout  = (\control0|sr2mux~q  & ((\control0|sr2 [2] & (\regfile0|reg_memory~217_combout )) # (!\control0|sr2 [2] & ((\regfile0|reg_memory~219_combout )))))

	.dataa(\control0|sr2 [2]),
	.datab(\regfile0|reg_memory~217_combout ),
	.datac(\regfile0|reg_memory~219_combout ),
	.datad(\control0|sr2mux~q ),
	.cin(gnd),
	.combout(\sr2mux|out[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \sr2mux|out[2]~7 .lut_mask = 16'hD800;
defparam \sr2mux|out[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N14
cycloneive_lcell_comb \alu0|result~1 (
// Equation(s):
// \alu0|result~1_combout  = \regfile0|reg_memory~151_combout  $ (((\sr2mux|out[2]~7_combout ) # ((\ir0|out [2] & !\control0|sr2mux~q ))))

	.dataa(\regfile0|reg_memory~151_combout ),
	.datab(\ir0|out [2]),
	.datac(\sr2mux|out[2]~7_combout ),
	.datad(\control0|sr2mux~q ),
	.cin(gnd),
	.combout(\alu0|result~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|result~1 .lut_mask = 16'h5A56;
defparam \alu0|result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N20
cycloneive_lcell_comb \alu0|Mux13~0 (
// Equation(s):
// \alu0|Mux13~0_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & (((\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & 
// ((\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & (\alu0|result~1_combout )) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & ((\alu0|Add0~4_combout )))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\alu0|result~1_combout ),
	.datac(\alu0|Add0~4_combout ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\alu0|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux13~0 .lut_mask = 16'hEE50;
defparam \alu0|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N2
cycloneive_lcell_comb \alu0|Mux13~1 (
// Equation(s):
// \alu0|Mux13~1_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & (\regfile0|reg_memory~151_combout  & ((\sr2mux|out[2]~6_combout ) # (\alu0|Mux13~0_combout )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & 
// (((\alu0|Mux13~0_combout ))))

	.dataa(\regfile0|reg_memory~151_combout ),
	.datab(\sr2mux|out[2]~6_combout ),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\alu0|Mux13~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux13~1 .lut_mask = 16'hAF80;
defparam \alu0|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N24
cycloneive_lcell_comb \gateMDR0|out[2]~10 (
// Equation(s):
// \gateMDR0|out[2]~10_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a5  & (\pc0|out [2] & ((\alu0|Mux13~1_combout ) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a5  & 
// (((\alu0|Mux13~1_combout ) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\pc0|out [2]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\alu0|Mux13~1_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[2]~10 .lut_mask = 16'hDD0D;
defparam \gateMDR0|out[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N30
cycloneive_lcell_comb \gateMDR0|out[2]~11 (
// Equation(s):
// \gateMDR0|out[2]~11_combout  = (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout  & (\gateMDR0|out[2]~10_combout  & ((\ir0|out [2]) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a2 ))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\ir0|out [2]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\gateMDR0|out[2]~10_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[2]~11 .lut_mask = 16'h0D00;
defparam \gateMDR0|out[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cycloneive_lcell_comb \shf|ShiftRight0~3 (
// Equation(s):
// \shf|ShiftRight0~3_combout  = (\ir0|out [0] & (\regfile0|reg_memory~166_combout )) # (!\ir0|out [0] & ((\regfile0|reg_memory~171_combout )))

	.dataa(\regfile0|reg_memory~166_combout ),
	.datab(\ir0|out [0]),
	.datac(gnd),
	.datad(\regfile0|reg_memory~171_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight0~3 .lut_mask = 16'hBB88;
defparam \shf|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N24
cycloneive_lcell_comb \shf|out[3]~6 (
// Equation(s):
// \shf|out[3]~6_combout  = (!\ir0|out [3] & ((\ir0|out [1]) # (\ir0|out [2])))

	.dataa(\ir0|out [3]),
	.datab(\ir0|out [1]),
	.datac(gnd),
	.datad(\ir0|out [2]),
	.cin(gnd),
	.combout(\shf|out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[3]~6 .lut_mask = 16'h5544;
defparam \shf|out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneive_lcell_comb \shf|ShiftRight0~2 (
// Equation(s):
// \shf|ShiftRight0~2_combout  = (\ir0|out [0] & ((\regfile0|reg_memory~146_combout ))) # (!\ir0|out [0] & (\regfile0|reg_memory~151_combout ))

	.dataa(\regfile0|reg_memory~151_combout ),
	.datab(\ir0|out [0]),
	.datac(gnd),
	.datad(\regfile0|reg_memory~146_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight0~2 .lut_mask = 16'hEE22;
defparam \shf|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N24
cycloneive_lcell_comb \shf|out[2]~8 (
// Equation(s):
// \shf|out[2]~8_combout  = (\shf|out[2]~7_combout  & ((\shf|out[3]~6_combout ) # ((\shf|ShiftRight1~18_combout )))) # (!\shf|out[2]~7_combout  & (!\shf|out[3]~6_combout  & (\shf|ShiftRight0~2_combout )))

	.dataa(\shf|out[2]~7_combout ),
	.datab(\shf|out[3]~6_combout ),
	.datac(\shf|ShiftRight0~2_combout ),
	.datad(\shf|ShiftRight1~18_combout ),
	.cin(gnd),
	.combout(\shf|out[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[2]~8 .lut_mask = 16'hBA98;
defparam \shf|out[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N22
cycloneive_lcell_comb \shf|out[2]~9 (
// Equation(s):
// \shf|out[2]~9_combout  = (\shf|out[3]~6_combout  & ((\shf|out[2]~8_combout  & (\shf|ShiftRight0~11_combout )) # (!\shf|out[2]~8_combout  & ((\shf|ShiftRight0~3_combout ))))) # (!\shf|out[3]~6_combout  & (((\shf|out[2]~8_combout ))))

	.dataa(\shf|out[3]~6_combout ),
	.datab(\shf|ShiftRight0~11_combout ),
	.datac(\shf|ShiftRight0~3_combout ),
	.datad(\shf|out[2]~8_combout ),
	.cin(gnd),
	.combout(\shf|out[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[2]~9 .lut_mask = 16'hDDA0;
defparam \shf|out[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N12
cycloneive_lcell_comb \gateSHF0|out[2]~12 (
// Equation(s):
// \gateSHF0|out[2]~12_combout  = ((\ir0|out [4] & (\shf|out[2]~9_combout  & !\shf|out[3]~10_combout ))) # (!\control0|gateshf~q )

	.dataa(\ir0|out [4]),
	.datab(\control0|gateshf~q ),
	.datac(\shf|out[2]~9_combout ),
	.datad(\shf|out[3]~10_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[2]~12 .lut_mask = 16'h33B3;
defparam \gateSHF0|out[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N10
cycloneive_lcell_comb \gateSHF0|out[2]~13 (
// Equation(s):
// \gateSHF0|out[2]~13_combout  = (\gateSHF0|out[2]~12_combout ) # ((!\shf|out[2]~7_combout  & (\shf|ShiftLeft0~42_combout  & !\ir0|out [4])))

	.dataa(\shf|out[2]~7_combout ),
	.datab(\shf|ShiftLeft0~42_combout ),
	.datac(\ir0|out [4]),
	.datad(\gateSHF0|out[2]~12_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[2]~13 .lut_mask = 16'hFF04;
defparam \gateSHF0|out[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N28
cycloneive_lcell_comb \gateMDR0|out[2]~12 (
// Equation(s):
// \gateMDR0|out[2]~12_combout  = (\gateMDR0|out[2]~11_combout  & ((\gateSHF0|out[2]~13_combout ) # ((\shf|ShiftRight0~14_combout  & \shf|out[2]~11_combout ))))

	.dataa(\shf|ShiftRight0~14_combout ),
	.datab(\shf|out[2]~11_combout ),
	.datac(\gateMDR0|out[2]~11_combout ),
	.datad(\gateSHF0|out[2]~13_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[2]~12 .lut_mask = 16'hF080;
defparam \gateMDR0|out[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cycloneive_lcell_comb \gateMDR0|out[2]~51 (
// Equation(s):
// \gateMDR0|out[2]~51_combout  = (\gateMDR0|out[2]~12_combout ) # (!\gateMDR0|out[0]~6_combout )

	.dataa(\gateMDR0|out[0]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[2]~12_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[2]~51 .lut_mask = 16'hFF55;
defparam \gateMDR0|out[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N19
dffeas \ir0|out[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[2]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control0|ldir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|out[2] .is_wysiwyg = "true";
defparam \ir0|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneive_lcell_comb \shf|ShiftLeft0~21 (
// Equation(s):
// \shf|ShiftLeft0~21_combout  = (\ir0|out [2] & (!\ir0|out [1] & (\shf|ShiftLeft0~12_combout ))) # (!\ir0|out [2] & (((\shf|ShiftLeft0~20_combout ))))

	.dataa(\ir0|out [1]),
	.datab(\ir0|out [2]),
	.datac(\shf|ShiftLeft0~12_combout ),
	.datad(\shf|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\shf|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftLeft0~21 .lut_mask = 16'h7340;
defparam \shf|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N20
cycloneive_lcell_comb \alu0|Mux10~0 (
// Equation(s):
// \alu0|Mux10~0_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & (((\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & 
// ((\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & (\alu0|result~4_combout )) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & ((\alu0|Add0~10_combout )))))

	.dataa(\alu0|result~4_combout ),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\alu0|Add0~10_combout ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\alu0|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux10~0 .lut_mask = 16'hEE30;
defparam \alu0|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N22
cycloneive_lcell_comb \alu0|Mux10~1 (
// Equation(s):
// \alu0|Mux10~1_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & (\regfile0|reg_memory~166_combout  $ (((\sr2mux|out[5]~14_combout  & !\alu0|Mux10~0_combout ))))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & 
// (((\alu0|Mux10~0_combout ))))

	.dataa(\sr2mux|out[5]~14_combout ),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\regfile0|reg_memory~166_combout ),
	.datad(\alu0|Mux10~0_combout ),
	.cin(gnd),
	.combout(\alu0|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu0|Mux10~1 .lut_mask = 16'hF348;
defparam \alu0|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N24
cycloneive_lcell_comb \gateMDR0|out[5]~19 (
// Equation(s):
// \gateMDR0|out[5]~19_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a5  & (\pc0|out [5] & ((\alu0|Mux10~1_combout ) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a5  & 
// (((\alu0|Mux10~1_combout ) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\pc0|out [5]),
	.datac(\alu0|Mux10~1_combout ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\gateMDR0|out[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[5]~19 .lut_mask = 16'hD0DD;
defparam \gateMDR0|out[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N26
cycloneive_lcell_comb \gateMDR0|out[5]~20 (
// Equation(s):
// \gateMDR0|out[5]~20_combout  = (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout  & (\gateMDR0|out[5]~19_combout  & ((\ir0|out [5]) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a2 ))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\ir0|out [5]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\gateMDR0|out[5]~19_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[5]~20 .lut_mask = 16'h4500;
defparam \gateMDR0|out[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneive_lcell_comb \shf|out~1 (
// Equation(s):
// \shf|out~1_combout  = (\shf|ShiftLeft0~7_combout  & ((\regfile0|reg_memory~200_combout ) # ((\shf|ShiftLeft0~6_combout  & \regfile0|reg_memory~205_combout )))) # (!\shf|ShiftLeft0~7_combout  & (((\shf|ShiftLeft0~6_combout  & 
// \regfile0|reg_memory~205_combout ))))

	.dataa(\shf|ShiftLeft0~7_combout ),
	.datab(\regfile0|reg_memory~200_combout ),
	.datac(\shf|ShiftLeft0~6_combout ),
	.datad(\regfile0|reg_memory~205_combout ),
	.cin(gnd),
	.combout(\shf|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out~1 .lut_mask = 16'hF888;
defparam \shf|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneive_lcell_comb \shf|ShiftRight0~23 (
// Equation(s):
// \shf|ShiftRight0~23_combout  = (!\ir0|out [2] & ((\shf|out~1_combout ) # ((\shf|ShiftLeft0~9_combout  & \regfile0|reg_memory~195_combout ))))

	.dataa(\shf|ShiftLeft0~9_combout ),
	.datab(\ir0|out [2]),
	.datac(\regfile0|reg_memory~195_combout ),
	.datad(\shf|out~1_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight0~23 .lut_mask = 16'h3320;
defparam \shf|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \shf|ShiftRight1~21 (
// Equation(s):
// \shf|ShiftRight1~21_combout  = (\ir0|out [0] & (\regfile0|reg_memory~200_combout )) # (!\ir0|out [0] & ((\regfile0|reg_memory~205_combout )))

	.dataa(gnd),
	.datab(\regfile0|reg_memory~200_combout ),
	.datac(\ir0|out [0]),
	.datad(\regfile0|reg_memory~205_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight1~21_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight1~21 .lut_mask = 16'hCFC0;
defparam \shf|ShiftRight1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \shf|ShiftRight1~23 (
// Equation(s):
// \shf|ShiftRight1~23_combout  = (\ir0|out [1] & (((\regfile0|reg_memory~195_combout )))) # (!\ir0|out [1] & ((\ir0|out [2] & (\regfile0|reg_memory~195_combout )) # (!\ir0|out [2] & ((\shf|ShiftRight1~21_combout )))))

	.dataa(\ir0|out [1]),
	.datab(\ir0|out [2]),
	.datac(\regfile0|reg_memory~195_combout ),
	.datad(\shf|ShiftRight1~21_combout ),
	.cin(gnd),
	.combout(\shf|ShiftRight1~23_combout ),
	.cout());
// synopsys translate_off
defparam \shf|ShiftRight1~23 .lut_mask = 16'hF1E0;
defparam \shf|ShiftRight1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N28
cycloneive_lcell_comb \shf|out[5]~17 (
// Equation(s):
// \shf|out[5]~17_combout  = (\ir0|out [3] & ((\shf|out[6]~14_combout ) # ((\shf|ShiftRight1~23_combout )))) # (!\ir0|out [3] & (!\shf|out[6]~14_combout  & (\shf|ShiftRight1~11_combout )))

	.dataa(\ir0|out [3]),
	.datab(\shf|out[6]~14_combout ),
	.datac(\shf|ShiftRight1~11_combout ),
	.datad(\shf|ShiftRight1~23_combout ),
	.cin(gnd),
	.combout(\shf|out[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[5]~17 .lut_mask = 16'hBA98;
defparam \shf|out[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N18
cycloneive_lcell_comb \shf|out[5]~18 (
// Equation(s):
// \shf|out[5]~18_combout  = (\shf|out[6]~14_combout  & ((\shf|out[5]~17_combout  & ((\shf|ShiftRight0~23_combout ))) # (!\shf|out[5]~17_combout  & (\shf|ShiftRight1~14_combout )))) # (!\shf|out[6]~14_combout  & (((\shf|out[5]~17_combout ))))

	.dataa(\shf|ShiftRight1~14_combout ),
	.datab(\shf|out[6]~14_combout ),
	.datac(\shf|ShiftRight0~23_combout ),
	.datad(\shf|out[5]~17_combout ),
	.cin(gnd),
	.combout(\shf|out[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[5]~18 .lut_mask = 16'hF388;
defparam \shf|out[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N0
cycloneive_lcell_comb \gateSHF0|out[5]~17 (
// Equation(s):
// \gateSHF0|out[5]~17_combout  = ((\ir0|out [4] & \shf|out[5]~18_combout )) # (!\control0|gateshf~q )

	.dataa(\control0|gateshf~q ),
	.datab(gnd),
	.datac(\ir0|out [4]),
	.datad(\shf|out[5]~18_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[5]~17 .lut_mask = 16'hF555;
defparam \gateSHF0|out[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N10
cycloneive_lcell_comb \gateMDR0|out[5]~21 (
// Equation(s):
// \gateMDR0|out[5]~21_combout  = (\gateMDR0|out[5]~20_combout  & ((\gateSHF0|out[5]~17_combout ) # ((\shf|out[4]~5_combout  & \shf|ShiftLeft0~21_combout ))))

	.dataa(\shf|out[4]~5_combout ),
	.datab(\shf|ShiftLeft0~21_combout ),
	.datac(\gateMDR0|out[5]~20_combout ),
	.datad(\gateSHF0|out[5]~17_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[5]~21 .lut_mask = 16'hF080;
defparam \gateMDR0|out[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N4
cycloneive_lcell_comb \gateMDR0|out[5]~54 (
// Equation(s):
// \gateMDR0|out[5]~54_combout  = (\gateMDR0|out[5]~21_combout ) # (!\gateMDR0|out[0]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateMDR0|out[0]~6_combout ),
	.datad(\gateMDR0|out[5]~21_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[5]~54_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[5]~54 .lut_mask = 16'hFF0F;
defparam \gateMDR0|out[5]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N17
dffeas \regfile0|reg_memory~53 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[5]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~53 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
cycloneive_lcell_comb \regfile0|reg_memory~37feeder (
// Equation(s):
// \regfile0|reg_memory~37feeder_combout  = \gateMDR0|out[5]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateMDR0|out[5]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile0|reg_memory~37feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~37feeder .lut_mask = 16'hF0F0;
defparam \regfile0|reg_memory~37feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N25
dffeas \regfile0|reg_memory~37 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~276_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~37 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N6
cycloneive_lcell_comb \regfile0|reg_memory~5feeder (
// Equation(s):
// \regfile0|reg_memory~5feeder_combout  = \gateMDR0|out[5]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateMDR0|out[5]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile0|reg_memory~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~5feeder .lut_mask = 16'hF0F0;
defparam \regfile0|reg_memory~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N7
dffeas \regfile0|reg_memory~5 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~5 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N18
cycloneive_lcell_comb \regfile0|reg_memory~164 (
// Equation(s):
// \regfile0|reg_memory~164_combout  = (\control0|sr1 [1] & (((\control0|sr1 [0])))) # (!\control0|sr1 [1] & ((\control0|sr1 [0] & (\regfile0|reg_memory~21_q )) # (!\control0|sr1 [0] & ((\regfile0|reg_memory~5_q )))))

	.dataa(\regfile0|reg_memory~21_q ),
	.datab(\regfile0|reg_memory~5_q ),
	.datac(\control0|sr1 [1]),
	.datad(\control0|sr1 [0]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~164_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~164 .lut_mask = 16'hFA0C;
defparam \regfile0|reg_memory~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N4
cycloneive_lcell_comb \regfile0|reg_memory~165 (
// Equation(s):
// \regfile0|reg_memory~165_combout  = (\control0|sr1 [1] & ((\regfile0|reg_memory~164_combout  & (\regfile0|reg_memory~53_q )) # (!\regfile0|reg_memory~164_combout  & ((\regfile0|reg_memory~37_q ))))) # (!\control0|sr1 [1] & 
// (((\regfile0|reg_memory~164_combout ))))

	.dataa(\control0|sr1 [1]),
	.datab(\regfile0|reg_memory~53_q ),
	.datac(\regfile0|reg_memory~37_q ),
	.datad(\regfile0|reg_memory~164_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~165_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~165 .lut_mask = 16'hDDA0;
defparam \regfile0|reg_memory~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N25
dffeas \regfile0|reg_memory~117 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[5]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile0|reg_memory~275_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~117 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
cycloneive_lcell_comb \regfile0|reg_memory~101feeder (
// Equation(s):
// \regfile0|reg_memory~101feeder_combout  = \gateMDR0|out[5]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateMDR0|out[5]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regfile0|reg_memory~101feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~101feeder .lut_mask = 16'hF0F0;
defparam \regfile0|reg_memory~101feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N17
dffeas \regfile0|reg_memory~101 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\regfile0|reg_memory~101feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile0|reg_memory~273_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile0|reg_memory~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile0|reg_memory~101 .is_wysiwyg = "true";
defparam \regfile0|reg_memory~101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cycloneive_lcell_comb \regfile0|reg_memory~162 (
// Equation(s):
// \regfile0|reg_memory~162_combout  = (\control0|sr1 [0] & (((\control0|sr1 [1])))) # (!\control0|sr1 [0] & ((\control0|sr1 [1] & ((\regfile0|reg_memory~101_q ))) # (!\control0|sr1 [1] & (\regfile0|reg_memory~69_q ))))

	.dataa(\regfile0|reg_memory~69_q ),
	.datab(\regfile0|reg_memory~101_q ),
	.datac(\control0|sr1 [0]),
	.datad(\control0|sr1 [1]),
	.cin(gnd),
	.combout(\regfile0|reg_memory~162_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~162 .lut_mask = 16'hFC0A;
defparam \regfile0|reg_memory~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
cycloneive_lcell_comb \regfile0|reg_memory~163 (
// Equation(s):
// \regfile0|reg_memory~163_combout  = (\control0|sr1 [0] & ((\regfile0|reg_memory~162_combout  & ((\regfile0|reg_memory~117_q ))) # (!\regfile0|reg_memory~162_combout  & (\regfile0|reg_memory~85_q )))) # (!\control0|sr1 [0] & 
// (((\regfile0|reg_memory~162_combout ))))

	.dataa(\regfile0|reg_memory~85_q ),
	.datab(\control0|sr1 [0]),
	.datac(\regfile0|reg_memory~117_q ),
	.datad(\regfile0|reg_memory~162_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~163_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~163 .lut_mask = 16'hF388;
defparam \regfile0|reg_memory~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N30
cycloneive_lcell_comb \regfile0|reg_memory~166 (
// Equation(s):
// \regfile0|reg_memory~166_combout  = (\control0|sr1 [2] & ((\regfile0|reg_memory~163_combout ))) # (!\control0|sr1 [2] & (\regfile0|reg_memory~165_combout ))

	.dataa(\control0|sr1 [2]),
	.datab(gnd),
	.datac(\regfile0|reg_memory~165_combout ),
	.datad(\regfile0|reg_memory~163_combout ),
	.cin(gnd),
	.combout(\regfile0|reg_memory~166_combout ),
	.cout());
// synopsys translate_off
defparam \regfile0|reg_memory~166 .lut_mask = 16'hFA50;
defparam \regfile0|reg_memory~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N16
cycloneive_lcell_comb \addr1mux|out[5]~5 (
// Equation(s):
// \addr1mux|out[5]~5_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & ((\regfile0|reg_memory~166_combout ))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a14  & (\pc0|out [5]))

	.dataa(\pc0|out [5]),
	.datab(\regfile0|reg_memory~166_combout ),
	.datac(gnd),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\addr1mux|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \addr1mux|out[5]~5 .lut_mask = 16'hCCAA;
defparam \addr1mux|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N2
cycloneive_lcell_comb \pcmux|out[5]~13 (
// Equation(s):
// \pcmux|out[5]~13_combout  = (\control0|pcmux [1] & (\pcinc2|out[5]~8_combout  & (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a15 ))) # (!\control0|pcmux [1] & (((\control0|WideOr0_rtl_0|auto_generated|ram_block1a15  & \adder0|out[5]~10_combout ))))

	.dataa(\pcinc2|out[5]~8_combout ),
	.datab(\control0|pcmux [1]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\adder0|out[5]~10_combout ),
	.cin(gnd),
	.combout(\pcmux|out[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[5]~13 .lut_mask = 16'h3808;
defparam \pcmux|out[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N8
cycloneive_lcell_comb \pcmux|out[5]~14 (
// Equation(s):
// \pcmux|out[5]~14_combout  = (\pcmux|out[5]~13_combout ) # ((\pcmux|out[15]~5_combout  & ((\gateMDR0|out[5]~21_combout ) # (!\gateMDR0|out[0]~6_combout ))))

	.dataa(\gateMDR0|out[5]~21_combout ),
	.datab(\pcmux|out[15]~5_combout ),
	.datac(\gateMDR0|out[0]~6_combout ),
	.datad(\pcmux|out[5]~13_combout ),
	.cin(gnd),
	.combout(\pcmux|out[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[5]~14 .lut_mask = 16'hFF8C;
defparam \pcmux|out[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N9
dffeas \pc0|out[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pcmux|out[5]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control0|WideOr0_rtl_0|auto_generated|ram_block1a7 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc0|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc0|out[5] .is_wysiwyg = "true";
defparam \pc0|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N14
cycloneive_lcell_comb \pcinc2|out[7]~12 (
// Equation(s):
// \pcinc2|out[7]~12_combout  = (\pc0|out [7] & (\pcinc2|out[6]~11  $ (GND))) # (!\pc0|out [7] & (!\pcinc2|out[6]~11  & VCC))
// \pcinc2|out[7]~13  = CARRY((\pc0|out [7] & !\pcinc2|out[6]~11 ))

	.dataa(gnd),
	.datab(\pc0|out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcinc2|out[6]~11 ),
	.combout(\pcinc2|out[7]~12_combout ),
	.cout(\pcinc2|out[7]~13 ));
// synopsys translate_off
defparam \pcinc2|out[7]~12 .lut_mask = 16'hC30C;
defparam \pcinc2|out[7]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneive_lcell_comb \pcmux|out[7]~17 (
// Equation(s):
// \pcmux|out[7]~17_combout  = (\control0|pcmux [1] & (\pcinc2|out[7]~12_combout  & ((!\control0|WideOr0_rtl_0|auto_generated|ram_block1a15 )))) # (!\control0|pcmux [1] & (((\adder0|out[7]~14_combout  & \control0|WideOr0_rtl_0|auto_generated|ram_block1a15 
// ))))

	.dataa(\control0|pcmux [1]),
	.datab(\pcinc2|out[7]~12_combout ),
	.datac(\adder0|out[7]~14_combout ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\pcmux|out[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[7]~17 .lut_mask = 16'h5088;
defparam \pcmux|out[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneive_lcell_comb \pcmux|out[7]~18 (
// Equation(s):
// \pcmux|out[7]~18_combout  = (\pcmux|out[7]~17_combout ) # ((\pcmux|out[15]~5_combout  & ((\gateMDR0|out[7]~27_combout ) # (!\gateMDR0|out[0]~6_combout ))))

	.dataa(\gateMDR0|out[7]~27_combout ),
	.datab(\pcmux|out[15]~5_combout ),
	.datac(\gateMDR0|out[0]~6_combout ),
	.datad(\pcmux|out[7]~17_combout ),
	.cin(gnd),
	.combout(\pcmux|out[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[7]~18 .lut_mask = 16'hFF8C;
defparam \pcmux|out[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N23
dffeas \pc0|out[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pcmux|out[7]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control0|WideOr0_rtl_0|auto_generated|ram_block1a7 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc0|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc0|out[7] .is_wysiwyg = "true";
defparam \pc0|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \pcmux|out[13]~29 (
// Equation(s):
// \pcmux|out[13]~29_combout  = (\control0|pcmux [1] & (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a15  & (\pcinc2|out[13]~24_combout ))) # (!\control0|pcmux [1] & (\control0|WideOr0_rtl_0|auto_generated|ram_block1a15  & ((\adder0|out[13]~26_combout 
// ))))

	.dataa(\control0|pcmux [1]),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\pcinc2|out[13]~24_combout ),
	.datad(\adder0|out[13]~26_combout ),
	.cin(gnd),
	.combout(\pcmux|out[13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[13]~29 .lut_mask = 16'h6420;
defparam \pcmux|out[13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \pcmux|out[13]~30 (
// Equation(s):
// \pcmux|out[13]~30_combout  = (\pcmux|out[13]~29_combout ) # ((\pcmux|out[15]~5_combout  & ((\gateMDR0|out[13]~39_combout ) # (!\gateMDR0|out[0]~6_combout ))))

	.dataa(\gateMDR0|out[0]~6_combout ),
	.datab(\gateMDR0|out[13]~39_combout ),
	.datac(\pcmux|out[15]~5_combout ),
	.datad(\pcmux|out[13]~29_combout ),
	.cin(gnd),
	.combout(\pcmux|out[13]~30_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[13]~30 .lut_mask = 16'hFFD0;
defparam \pcmux|out[13]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N23
dffeas \pc0|out[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pcmux|out[13]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control0|WideOr0_rtl_0|auto_generated|ram_block1a7 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc0|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc0|out[13] .is_wysiwyg = "true";
defparam \pc0|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \gateMDR0|out[13]~38 (
// Equation(s):
// \gateMDR0|out[13]~38_combout  = (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a2  & (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout  & ((\pc0|out [13]) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\pc0|out [13]),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\gateMDR0|out[13]~38_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[13]~38 .lut_mask = 16'h0031;
defparam \gateMDR0|out[13]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \gateALU0|out[13]~3 (
// Equation(s):
// \gateALU0|out[13]~3_combout  = \regfile0|reg_memory~205_combout  $ (((\sr2mux|out[13]~30_combout  & !\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 )))

	.dataa(\sr2mux|out[13]~30_combout ),
	.datab(\regfile0|reg_memory~205_combout ),
	.datac(gnd),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\gateALU0|out[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \gateALU0|out[13]~3 .lut_mask = 16'hCC66;
defparam \gateALU0|out[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \gateALU0|out[13]~5 (
// Equation(s):
// \gateALU0|out[13]~5_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & (((\gateALU0|out[13]~3_combout )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a11  & (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & 
// ((\alu0|Add0~26_combout ))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ),
	.datac(\gateALU0|out[13]~3_combout ),
	.datad(\alu0|Add0~26_combout ),
	.cin(gnd),
	.combout(\gateALU0|out[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \gateALU0|out[13]~5 .lut_mask = 16'hB1A0;
defparam \gateALU0|out[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \gateALU0|out[13]~6 (
// Equation(s):
// \gateALU0|out[13]~6_combout  = ((\gateALU0|out[13]~5_combout ) # ((\gateALU0|out[13]~4_combout  & \control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 )

	.dataa(\gateALU0|out[13]~4_combout ),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\gateALU0|out[13]~5_combout ),
	.cin(gnd),
	.combout(\gateALU0|out[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \gateALU0|out[13]~6 .lut_mask = 16'hFF8F;
defparam \gateALU0|out[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneive_lcell_comb \shf|out[13]~38 (
// Equation(s):
// \shf|out[13]~38_combout  = ((!\ir0|out [3] & !\ir0|out [5])) # (!\ir0|out [4])

	.dataa(gnd),
	.datab(\ir0|out [3]),
	.datac(\ir0|out [4]),
	.datad(\ir0|out [5]),
	.cin(gnd),
	.combout(\shf|out[13]~38_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[13]~38 .lut_mask = 16'h0F3F;
defparam \shf|out[13]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneive_lcell_comb \shf|out[13]~41 (
// Equation(s):
// \shf|out[13]~41_combout  = (\shf|out[2]~7_combout  & ((\shf|out[13]~35_combout ) # ((\shf|ShiftLeft0~30_combout )))) # (!\shf|out[2]~7_combout  & (!\shf|out[13]~35_combout  & (\shf|ShiftLeft0~40_combout )))

	.dataa(\shf|out[2]~7_combout ),
	.datab(\shf|out[13]~35_combout ),
	.datac(\shf|ShiftLeft0~40_combout ),
	.datad(\shf|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\shf|out[13]~41_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[13]~41 .lut_mask = 16'hBA98;
defparam \shf|out[13]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneive_lcell_comb \shf|out[13]~42 (
// Equation(s):
// \shf|out[13]~42_combout  = (\shf|out[13]~35_combout  & ((\shf|out[13]~41_combout  & ((\shf|ShiftLeft0~21_combout ))) # (!\shf|out[13]~41_combout  & (\shf|ShiftLeft0~36_combout )))) # (!\shf|out[13]~35_combout  & (((\shf|out[13]~41_combout ))))

	.dataa(\shf|ShiftLeft0~36_combout ),
	.datab(\shf|out[13]~35_combout ),
	.datac(\shf|out[13]~41_combout ),
	.datad(\shf|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\shf|out[13]~42_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[13]~42 .lut_mask = 16'hF838;
defparam \shf|out[13]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneive_lcell_comb \shf|out[13]~43 (
// Equation(s):
// \shf|out[13]~43_combout  = (\shf|out[13]~39_combout  & (((\shf|out[13]~42_combout )) # (!\shf|out[13]~38_combout ))) # (!\shf|out[13]~39_combout  & (\shf|out[13]~38_combout  & (\shf|ShiftRight0~23_combout )))

	.dataa(\shf|out[13]~39_combout ),
	.datab(\shf|out[13]~38_combout ),
	.datac(\shf|ShiftRight0~23_combout ),
	.datad(\shf|out[13]~42_combout ),
	.cin(gnd),
	.combout(\shf|out[13]~43_combout ),
	.cout());
// synopsys translate_off
defparam \shf|out[13]~43 .lut_mask = 16'hEA62;
defparam \shf|out[13]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \shf|out[13] (
// Equation(s):
// \shf|out [13] = (\shf|out[9]~26_combout  & ((\shf|out[13]~43_combout  & (\regfile0|reg_memory~195_combout )) # (!\shf|out[13]~43_combout  & ((\shf|ShiftRight1~23_combout ))))) # (!\shf|out[9]~26_combout  & (((\shf|out[13]~43_combout ))))

	.dataa(\shf|out[9]~26_combout ),
	.datab(\regfile0|reg_memory~195_combout ),
	.datac(\shf|ShiftRight1~23_combout ),
	.datad(\shf|out[13]~43_combout ),
	.cin(gnd),
	.combout(\shf|out [13]),
	.cout());
// synopsys translate_off
defparam \shf|out[13] .lut_mask = 16'hDDA0;
defparam \shf|out[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \gateMDR0|out[13]~39 (
// Equation(s):
// \gateMDR0|out[13]~39_combout  = (\gateMDR0|out[13]~38_combout  & (\gateALU0|out[13]~6_combout  & ((\shf|out [13]) # (!\control0|gateshf~q ))))

	.dataa(\control0|gateshf~q ),
	.datab(\gateMDR0|out[13]~38_combout ),
	.datac(\gateALU0|out[13]~6_combout ),
	.datad(\shf|out [13]),
	.cin(gnd),
	.combout(\gateMDR0|out[13]~39_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[13]~39 .lut_mask = 16'hC040;
defparam \gateMDR0|out[13]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneive_lcell_comb \gateMDR0|out[13]~62 (
// Equation(s):
// \gateMDR0|out[13]~62_combout  = (\gateMDR0|out[13]~39_combout ) # (!\gateMDR0|out[0]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\gateMDR0|out[0]~6_combout ),
	.datad(\gateMDR0|out[13]~39_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[13]~62_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[13]~62 .lut_mask = 16'hFF0F;
defparam \gateMDR0|out[13]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N21
dffeas \ir0|out[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[13]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control0|ldir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|out[13] .is_wysiwyg = "true";
defparam \ir0|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \control0|Mux4~2 (
// Equation(s):
// \control0|Mux4~2_combout  = (\control0|state [0] & (\memory0|r~q  & (\control0|state [1]))) # (!\control0|state [0] & (((\ir0|out [13]))))

	.dataa(\memory0|r~q ),
	.datab(\control0|state [1]),
	.datac(\ir0|out [13]),
	.datad(\control0|state [0]),
	.cin(gnd),
	.combout(\control0|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux4~2 .lut_mask = 16'h88F0;
defparam \control0|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \control0|Mux4~3 (
// Equation(s):
// \control0|Mux4~3_combout  = (\control0|lshf~0_combout  & ((\control0|Mux4~2_combout ) # ((!\control0|state [1] & !\control0|state [0])))) # (!\control0|lshf~0_combout  & (!\control0|state [1]))

	.dataa(\control0|state [1]),
	.datab(\control0|state [0]),
	.datac(\control0|Mux4~2_combout ),
	.datad(\control0|lshf~0_combout ),
	.cin(gnd),
	.combout(\control0|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux4~3 .lut_mask = 16'hF155;
defparam \control0|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \control0|Mux4~7 (
// Equation(s):
// \control0|Mux4~7_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a3  & ((!\control0|Mux4~3_combout ))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a3  & (!\control0|Mux4~6_combout ))

	.dataa(\control0|Mux4~6_combout ),
	.datab(gnd),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\control0|Mux4~3_combout ),
	.cin(gnd),
	.combout(\control0|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux4~7 .lut_mask = 16'h05F5;
defparam \control0|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \control0|state[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\control0|Mux4~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|state[1] .is_wysiwyg = "true";
defparam \control0|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N20
cycloneive_lcell_comb \control0|state[3]~0 (
// Equation(s):
// \control0|state[3]~0_combout  = (!\control0|state [2] & (!\control0|state [3] & (!\control0|state [0] & \control0|state [1])))

	.dataa(\control0|state [2]),
	.datab(\control0|state [3]),
	.datac(\control0|state [0]),
	.datad(\control0|state [1]),
	.cin(gnd),
	.combout(\control0|state[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \control0|state[3]~0 .lut_mask = 16'h0100;
defparam \control0|state[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N2
cycloneive_lcell_comb \control0|Mux3~5 (
// Equation(s):
// \control0|Mux3~5_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ) # ((\control0|state[3]~0_combout  & \control0|WideOr0_rtl_0|auto_generated|ram_block1a3 ))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\control0|state[3]~0_combout ),
	.datac(gnd),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\control0|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux3~5 .lut_mask = 16'hEEAA;
defparam \control0|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N9
dffeas \ir0|out[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\gateMDR0|out[15]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control0|ldir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|out[15] .is_wysiwyg = "true";
defparam \ir0|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N16
cycloneive_lcell_comb \control0|Mux2~1 (
// Equation(s):
// \control0|Mux2~1_combout  = (\control0|state [0] & (\control0|state [2] & (\control0|state [3] $ (\control0|state [1])))) # (!\control0|state [0] & (\control0|state [3] & (\control0|state [1] & !\control0|state [2])))

	.dataa(\control0|state [0]),
	.datab(\control0|state [3]),
	.datac(\control0|state [1]),
	.datad(\control0|state [2]),
	.cin(gnd),
	.combout(\control0|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux2~1 .lut_mask = 16'h2840;
defparam \control0|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N28
cycloneive_lcell_comb \control0|Mux2~3 (
// Equation(s):
// \control0|Mux2~3_combout  = (\control0|Mux2~0_combout  & (((\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 )) # (!\control0|Mux2~1_combout ))) # (!\control0|Mux2~0_combout  & (\control0|WideOr0_rtl_0|auto_generated|ram_block1a3  $ 
// (((\control0|Mux2~1_combout  & !\control0|state [3])))))

	.dataa(\control0|Mux2~0_combout ),
	.datab(\control0|Mux2~1_combout ),
	.datac(\control0|state [3]),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\control0|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux2~3 .lut_mask = 16'hFB26;
defparam \control0|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N8
cycloneive_lcell_comb \control0|Mux2~4 (
// Equation(s):
// \control0|Mux2~4_combout  = (\control0|Mux3~5_combout  & (\ir0|out [15])) # (!\control0|Mux3~5_combout  & ((\control0|Mux2~3_combout )))

	.dataa(gnd),
	.datab(\control0|Mux3~5_combout ),
	.datac(\ir0|out [15]),
	.datad(\control0|Mux2~3_combout ),
	.cin(gnd),
	.combout(\control0|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux2~4 .lut_mask = 16'hF3C0;
defparam \control0|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N18
cycloneive_lcell_comb \control0|Mux2~2 (
// Equation(s):
// \control0|Mux2~2_combout  = (\control0|state [3] & ((\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 ) # (\control0|Mux2~0_combout  $ (!\control0|Mux2~1_combout ))))

	.dataa(\control0|Mux2~0_combout ),
	.datab(\control0|Mux2~1_combout ),
	.datac(\control0|state [3]),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\control0|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux2~2 .lut_mask = 16'hF090;
defparam \control0|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N16
cycloneive_lcell_comb \control0|Mux2~5 (
// Equation(s):
// \control0|Mux2~5_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a4  & ((\control0|Mux2~2_combout ) # ((!\control0|Mux3~5_combout  & !\control0|Mux2~4_combout )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a4  & 
// (\control0|Mux2~4_combout  $ (((!\control0|Mux3~5_combout  & !\control0|Mux2~2_combout )))))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\control0|Mux3~5_combout ),
	.datac(\control0|Mux2~4_combout ),
	.datad(\control0|Mux2~2_combout ),
	.cin(gnd),
	.combout(\control0|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux2~5 .lut_mask = 16'hFA43;
defparam \control0|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N17
dffeas \control0|state[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\control0|Mux2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|state[3] .is_wysiwyg = "true";
defparam \control0|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N0
cycloneive_lcell_comb \control0|Mux3~2 (
// Equation(s):
// \control0|Mux3~2_combout  = (\control0|state [3]) # (!\control0|state [0])

	.dataa(\control0|state [0]),
	.datab(gnd),
	.datac(\control0|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\control0|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux3~2 .lut_mask = 16'hF5F5;
defparam \control0|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N14
cycloneive_lcell_comb \control0|Mux3~3 (
// Equation(s):
// \control0|Mux3~3_combout  = (\control0|Mux3~2_combout  & ((\control0|state [2] & ((\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 ))) # (!\control0|state [2] & (!\control0|state [1] & !\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\control0|state [2]),
	.datab(\control0|Mux3~2_combout ),
	.datac(\control0|state [1]),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\control0|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux3~3 .lut_mask = 16'h8804;
defparam \control0|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N12
cycloneive_lcell_comb \ir0|out[14]~feeder (
// Equation(s):
// \ir0|out[14]~feeder_combout  = \gateMDR0|out[14]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gateMDR0|out[14]~61_combout ),
	.cin(gnd),
	.combout(\ir0|out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir0|out[14]~feeder .lut_mask = 16'hFF00;
defparam \ir0|out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N13
dffeas \ir0|out[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ir0|out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control0|ldir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir0|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ir0|out[14] .is_wysiwyg = "true";
defparam \ir0|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneive_lcell_comb \control0|Mux3~0 (
// Equation(s):
// \control0|Mux3~0_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 ) # ((\control0|state [3] & ((\control0|state [1]) # (!\control0|state [0]))))

	.dataa(\control0|state [3]),
	.datab(\control0|state [1]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\control0|state [0]),
	.cin(gnd),
	.combout(\control0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux3~0 .lut_mask = 16'hF8FA;
defparam \control0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneive_lcell_comb \control0|Mux3~1 (
// Equation(s):
// \control0|Mux3~1_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a4  & (\control0|state [2] & ((\control0|Mux3~0_combout )))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a4  & (((\ir0|out [14]))))

	.dataa(\control0|state [2]),
	.datab(\ir0|out [14]),
	.datac(\control0|Mux3~0_combout ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\control0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux3~1 .lut_mask = 16'hA0CC;
defparam \control0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N26
cycloneive_lcell_comb \control0|Mux3~6 (
// Equation(s):
// \control0|Mux3~6_combout  = (\control0|Mux3~5_combout  & (((\control0|Mux3~1_combout )))) # (!\control0|Mux3~5_combout  & ((\control0|Mux3~4_combout ) # ((\control0|Mux3~3_combout ))))

	.dataa(\control0|Mux3~4_combout ),
	.datab(\control0|Mux3~3_combout ),
	.datac(\control0|Mux3~1_combout ),
	.datad(\control0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\control0|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux3~6 .lut_mask = 16'hF0EE;
defparam \control0|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N27
dffeas \control0|state[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\control0|Mux3~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|state[2] .is_wysiwyg = "true";
defparam \control0|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \control0|Mux4~1 (
// Equation(s):
// \control0|Mux4~1_combout  = (\control0|state [1] & ((\control0|state [0]) # (!\control0|state [2])))

	.dataa(\control0|state [1]),
	.datab(\control0|state [0]),
	.datac(\control0|state [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\control0|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux4~1 .lut_mask = 16'h8A8A;
defparam \control0|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \memory0|counter[0]~3 (
// Equation(s):
// \memory0|counter[0]~3_combout  = !\memory0|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory0|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|counter[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|counter[0]~3 .lut_mask = 16'h0F0F;
defparam \memory0|counter[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N13
dffeas \memory0|counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\memory0|counter[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|counter[0] .is_wysiwyg = "true";
defparam \memory0|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneive_lcell_comb \memory0|Add0~2 (
// Equation(s):
// \memory0|Add0~2_combout  = \memory0|counter [1] $ (!\memory0|counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory0|counter [1]),
	.datad(\memory0|counter [0]),
	.cin(gnd),
	.combout(\memory0|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|Add0~2 .lut_mask = 16'hF00F;
defparam \memory0|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N3
dffeas \memory0|counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\memory0|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|counter[1] .is_wysiwyg = "true";
defparam \memory0|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \memory0|Add0~1 (
// Equation(s):
// \memory0|Add0~1_combout  = \memory0|counter [2] $ (((!\memory0|counter [0] & !\memory0|counter [1])))

	.dataa(\memory0|counter [0]),
	.datab(gnd),
	.datac(\memory0|counter [2]),
	.datad(\memory0|counter [1]),
	.cin(gnd),
	.combout(\memory0|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|Add0~1 .lut_mask = 16'hF0A5;
defparam \memory0|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N5
dffeas \memory0|counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\memory0|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|counter[2] .is_wysiwyg = "true";
defparam \memory0|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \memory0|Add0~0 (
// Equation(s):
// \memory0|Add0~0_combout  = \memory0|counter [3] $ (((!\memory0|counter [0] & (!\memory0|counter [2] & !\memory0|counter [1]))))

	.dataa(\memory0|counter [0]),
	.datab(\memory0|counter [2]),
	.datac(\memory0|counter [3]),
	.datad(\memory0|counter [1]),
	.cin(gnd),
	.combout(\memory0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|Add0~0 .lut_mask = 16'hF0E1;
defparam \memory0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N23
dffeas \memory0|counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\memory0|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|counter[3] .is_wysiwyg = "true";
defparam \memory0|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \memory0|LessThan0~0 (
// Equation(s):
// \memory0|LessThan0~0_combout  = (!\memory0|counter [0] & (!\memory0|counter [2] & (!\memory0|counter [3] & !\memory0|counter [1])))

	.dataa(\memory0|counter [0]),
	.datab(\memory0|counter [2]),
	.datac(\memory0|counter [3]),
	.datad(\memory0|counter [1]),
	.cin(gnd),
	.combout(\memory0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|LessThan0~0 .lut_mask = 16'h0001;
defparam \memory0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N1
dffeas \memory0|r (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\memory0|LessThan0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|r .is_wysiwyg = "true";
defparam \memory0|r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneive_lcell_comb \control0|Mux4~0 (
// Equation(s):
// \control0|Mux4~0_combout  = (!\control0|state [2] & (((\memory0|r~q  & \control0|state [0])) # (!\control0|state [1])))

	.dataa(\control0|state [1]),
	.datab(\control0|state [2]),
	.datac(\memory0|r~q ),
	.datad(\control0|state [0]),
	.cin(gnd),
	.combout(\control0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux4~0 .lut_mask = 16'h3111;
defparam \control0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneive_lcell_comb \control0|Mux5~3 (
// Equation(s):
// \control0|Mux5~3_combout  = (\control0|Mux5~6_combout  & ((\control0|Mux4~1_combout ) # ((!\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 )))) # (!\control0|Mux5~6_combout  & (((\control0|Mux4~0_combout  & 
// \control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ))))

	.dataa(\control0|Mux5~6_combout ),
	.datab(\control0|Mux4~1_combout ),
	.datac(\control0|Mux4~0_combout ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\control0|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux5~3 .lut_mask = 16'hD8AA;
defparam \control0|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \control0|Mux5~0 (
// Equation(s):
// \control0|Mux5~0_combout  = (\control0|state [0] & ((\control0|state [1]) # (!\control0|lshf~0_combout )))

	.dataa(\control0|state [1]),
	.datab(\control0|state [0]),
	.datac(gnd),
	.datad(\control0|lshf~0_combout ),
	.cin(gnd),
	.combout(\control0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux5~0 .lut_mask = 16'h88CC;
defparam \control0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneive_lcell_comb \control0|Mux5~2 (
// Equation(s):
// \control0|Mux5~2_combout  = (\control0|Mux5~0_combout ) # ((\control0|Mux5~1_combout  & (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a4  & !\control0|state [3])))

	.dataa(\control0|Mux5~1_combout ),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\control0|state [3]),
	.datad(\control0|Mux5~0_combout ),
	.cin(gnd),
	.combout(\control0|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux5~2 .lut_mask = 16'hFF02;
defparam \control0|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneive_lcell_comb \control0|Mux5~4 (
// Equation(s):
// \control0|Mux5~4_combout  = (\control0|WideOr0_rtl_0|auto_generated|ram_block1a3  & ((\control0|Mux5~2_combout ))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a3  & (\control0|Mux5~3_combout ))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a3 ),
	.datab(gnd),
	.datac(\control0|Mux5~3_combout ),
	.datad(\control0|Mux5~2_combout ),
	.cin(gnd),
	.combout(\control0|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \control0|Mux5~4 .lut_mask = 16'hFA50;
defparam \control0|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N1
dffeas \control0|state[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\control0|Mux5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control0|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control0|state[0] .is_wysiwyg = "true";
defparam \control0|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneive_lcell_comb \pcmux|out[0]~2 (
// Equation(s):
// \pcmux|out[0]~2_combout  = (!\control0|pcmux [1] & ((\control0|WideOr0_rtl_0|auto_generated|ram_block1a15  & (\adder0|out[0]~0_combout )) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a15  & ((\gateMDR0|out[0]~47_combout )))))

	.dataa(\adder0|out[0]~0_combout ),
	.datab(\control0|pcmux [1]),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\gateMDR0|out[0]~47_combout ),
	.cin(gnd),
	.combout(\pcmux|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[0]~2 .lut_mask = 16'h2320;
defparam \pcmux|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneive_lcell_comb \pcmux|out[0]~3 (
// Equation(s):
// \pcmux|out[0]~3_combout  = (\pcmux|out[0]~2_combout ) # ((!\control0|WideOr0_rtl_0|auto_generated|ram_block1a15  & (\control0|pcmux [1] & \pc0|out [0])))

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\control0|pcmux [1]),
	.datac(\pc0|out [0]),
	.datad(\pcmux|out[0]~2_combout ),
	.cin(gnd),
	.combout(\pcmux|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pcmux|out[0]~3 .lut_mask = 16'hFF40;
defparam \pcmux|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N15
dffeas \pc0|out[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pcmux|out[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control0|WideOr0_rtl_0|auto_generated|ram_block1a7 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc0|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc0|out[0] .is_wysiwyg = "true";
defparam \pc0|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cycloneive_lcell_comb \gateMDR0|out[0]~2 (
// Equation(s):
// \gateMDR0|out[0]~2_combout  = (\ir0|out [0] & (((\pc0|out [0]) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 )))) # (!\ir0|out [0] & (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a2  & ((\pc0|out [0]) # 
// (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\ir0|out [0]),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\pc0|out [0]),
	.cin(gnd),
	.combout(\gateMDR0|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[0]~2 .lut_mask = 16'hBB0B;
defparam \gateMDR0|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cycloneive_lcell_comb \gateMDR0|out[0]~3 (
// Equation(s):
// \gateMDR0|out[0]~3_combout  = (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout  & \gateMDR0|out[0]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\gateMDR0|out[0]~2_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[0]~3 .lut_mask = 16'h0F00;
defparam \gateMDR0|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneive_lcell_comb \gateALU0|out[0]~0 (
// Equation(s):
// \gateALU0|out[0]~0_combout  = (\regfile0|reg_memory~132_combout  & (\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & ((\sr2mux|out[0]~1_combout ) # (\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\regfile0|reg_memory~132_combout ),
	.datab(\sr2mux|out[0]~1_combout ),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\gateALU0|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \gateALU0|out[0]~0 .lut_mask = 16'hA800;
defparam \gateALU0|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneive_lcell_comb \gateALU0|out[0]~1 (
// Equation(s):
// \gateALU0|out[0]~1_combout  = ((\gateALU0|out[0]~0_combout ) # ((!\control0|WideOr0_rtl_0|auto_generated|ram_block1a10  & \alu0|Add0~0_combout ))) # (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 )

	.dataa(\control0|WideOr0_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\alu0|Add0~0_combout ),
	.datad(\gateALU0|out[0]~0_combout ),
	.cin(gnd),
	.combout(\gateALU0|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \gateALU0|out[0]~1 .lut_mask = 16'hFF73;
defparam \gateALU0|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
cycloneive_lcell_comb \gateSHF0|out[0]~6 (
// Equation(s):
// \gateSHF0|out[0]~6_combout  = (!\ir0|out [1] & ((\ir0|out [0] & (\regfile0|reg_memory~141_combout )) # (!\ir0|out [0] & ((\regfile0|reg_memory~132_combout )))))

	.dataa(\ir0|out [1]),
	.datab(\regfile0|reg_memory~141_combout ),
	.datac(\ir0|out [0]),
	.datad(\regfile0|reg_memory~132_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[0]~6 .lut_mask = 16'h4540;
defparam \gateSHF0|out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cycloneive_lcell_comb \gateSHF0|out[0]~7 (
// Equation(s):
// \gateSHF0|out[0]~7_combout  = (!\ir0|out [2] & ((\gateSHF0|out[0]~6_combout ) # ((\ir0|out [1] & \shf|ShiftRight0~2_combout ))))

	.dataa(\ir0|out [2]),
	.datab(\ir0|out [1]),
	.datac(\gateSHF0|out[0]~6_combout ),
	.datad(\shf|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[0]~7 .lut_mask = 16'h5450;
defparam \gateSHF0|out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
cycloneive_lcell_comb \gateSHF0|out[0]~8 (
// Equation(s):
// \gateSHF0|out[0]~8_combout  = (\ir0|out [4] & ((\gateSHF0|out[0]~7_combout ) # ((\ir0|out [2] & \shf|ShiftRight1~3_combout ))))

	.dataa(\ir0|out [4]),
	.datab(\ir0|out [2]),
	.datac(\shf|ShiftRight1~3_combout ),
	.datad(\gateSHF0|out[0]~7_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[0]~8 .lut_mask = 16'hAA80;
defparam \gateSHF0|out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N2
cycloneive_lcell_comb \gateSHF0|out[0]~9 (
// Equation(s):
// \gateSHF0|out[0]~9_combout  = (!\ir0|out [3] & ((\gateSHF0|out[0]~8_combout ) # ((!\ir0|out [4] & \shf|ShiftLeft0~41_combout ))))

	.dataa(\ir0|out [4]),
	.datab(\shf|ShiftLeft0~41_combout ),
	.datac(\ir0|out [3]),
	.datad(\gateSHF0|out[0]~8_combout ),
	.cin(gnd),
	.combout(\gateSHF0|out[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[0]~9 .lut_mask = 16'h0F04;
defparam \gateSHF0|out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cycloneive_lcell_comb \gateSHF0|out[0]~10 (
// Equation(s):
// \gateSHF0|out[0]~10_combout  = ((\ir0|out [4] & (\ir0|out [3] & \shf|ShiftRight1~9_combout ))) # (!\control0|gateshf~q )

	.dataa(\ir0|out [4]),
	.datab(\ir0|out [3]),
	.datac(\shf|ShiftRight1~9_combout ),
	.datad(\control0|gateshf~q ),
	.cin(gnd),
	.combout(\gateSHF0|out[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \gateSHF0|out[0]~10 .lut_mask = 16'h80FF;
defparam \gateSHF0|out[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneive_lcell_comb \gateMDR0|out[0]~4 (
// Equation(s):
// \gateMDR0|out[0]~4_combout  = (\gateMDR0|out[0]~3_combout  & (\gateALU0|out[0]~1_combout  & ((\gateSHF0|out[0]~9_combout ) # (\gateSHF0|out[0]~10_combout ))))

	.dataa(\gateMDR0|out[0]~3_combout ),
	.datab(\gateALU0|out[0]~1_combout ),
	.datac(\gateSHF0|out[0]~9_combout ),
	.datad(\gateSHF0|out[0]~10_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[0]~4 .lut_mask = 16'h8880;
defparam \gateMDR0|out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
cycloneive_lcell_comb \gateMDR0|out[15]~64 (
// Equation(s):
// \gateMDR0|out[15]~64_combout  = (\gateSHF0|out[15]~39_combout  & (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a2  & (!\control0|WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout  & \gateMDR0|out[15]~46_combout )))

	.dataa(\gateSHF0|out[15]~39_combout ),
	.datab(\control0|WideOr0_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\control0|WideOr0_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\gateMDR0|out[15]~46_combout ),
	.cin(gnd),
	.combout(\gateMDR0|out[15]~64_combout ),
	.cout());
// synopsys translate_off
defparam \gateMDR0|out[15]~64 .lut_mask = 16'h0200;
defparam \gateMDR0|out[15]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N22
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y6_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y34_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N1
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N15
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y34_N1
cycloneive_io_ibuf \GPIO_2_IN[0]~input (
	.i(GPIO_2_IN[0]),
	.ibar(gnd),
	.o(\GPIO_2_IN[0]~input_o ));
// synopsys translate_off
defparam \GPIO_2_IN[0]~input .bus_hold = "false";
defparam \GPIO_2_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \GPIO_2_IN[1]~input (
	.i(GPIO_2_IN[1]),
	.ibar(gnd),
	.o(\GPIO_2_IN[1]~input_o ));
// synopsys translate_off
defparam \GPIO_2_IN[1]~input .bus_hold = "false";
defparam \GPIO_2_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N22
cycloneive_io_ibuf \GPIO_2_IN[2]~input (
	.i(GPIO_2_IN[2]),
	.ibar(gnd),
	.o(\GPIO_2_IN[2]~input_o ));
// synopsys translate_off
defparam \GPIO_2_IN[2]~input .bus_hold = "false";
defparam \GPIO_2_IN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N15
cycloneive_io_ibuf \GPIO0_IN[0]~input (
	.i(GPIO0_IN[0]),
	.ibar(gnd),
	.o(\GPIO0_IN[0]~input_o ));
// synopsys translate_off
defparam \GPIO0_IN[0]~input .bus_hold = "false";
defparam \GPIO0_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N22
cycloneive_io_ibuf \GPIO0_IN[1]~input (
	.i(GPIO0_IN[1]),
	.ibar(gnd),
	.o(\GPIO0_IN[1]~input_o ));
// synopsys translate_off
defparam \GPIO0_IN[1]~input .bus_hold = "false";
defparam \GPIO0_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \GPIO1_IN[0]~input (
	.i(GPIO1_IN[0]),
	.ibar(gnd),
	.o(\GPIO1_IN[0]~input_o ));
// synopsys translate_off
defparam \GPIO1_IN[0]~input .bus_hold = "false";
defparam \GPIO1_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y34_N1
cycloneive_io_ibuf \GPIO1_IN[1]~input (
	.i(GPIO1_IN[1]),
	.ibar(gnd),
	.o(\GPIO1_IN[1]~input_o ));
// synopsys translate_off
defparam \GPIO1_IN[1]~input .bus_hold = "false";
defparam \GPIO1_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y34_N8
cycloneive_io_ibuf \GPIO_2[0]~input (
	.i(GPIO_2[0]),
	.ibar(gnd),
	.o(\GPIO_2[0]~input_o ));
// synopsys translate_off
defparam \GPIO_2[0]~input .bus_hold = "false";
defparam \GPIO_2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N8
cycloneive_io_ibuf \GPIO_2[1]~input (
	.i(GPIO_2[1]),
	.ibar(gnd),
	.o(\GPIO_2[1]~input_o ));
// synopsys translate_off
defparam \GPIO_2[1]~input .bus_hold = "false";
defparam \GPIO_2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y25_N1
cycloneive_io_ibuf \GPIO_2[2]~input (
	.i(GPIO_2[2]),
	.ibar(gnd),
	.o(\GPIO_2[2]~input_o ));
// synopsys translate_off
defparam \GPIO_2[2]~input .bus_hold = "false";
defparam \GPIO_2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N8
cycloneive_io_ibuf \GPIO_2[3]~input (
	.i(GPIO_2[3]),
	.ibar(gnd),
	.o(\GPIO_2[3]~input_o ));
// synopsys translate_off
defparam \GPIO_2[3]~input .bus_hold = "false";
defparam \GPIO_2[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N15
cycloneive_io_ibuf \GPIO_2[4]~input (
	.i(GPIO_2[4]),
	.ibar(gnd),
	.o(\GPIO_2[4]~input_o ));
// synopsys translate_off
defparam \GPIO_2[4]~input .bus_hold = "false";
defparam \GPIO_2[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N1
cycloneive_io_ibuf \GPIO_2[5]~input (
	.i(GPIO_2[5]),
	.ibar(gnd),
	.o(\GPIO_2[5]~input_o ));
// synopsys translate_off
defparam \GPIO_2[5]~input .bus_hold = "false";
defparam \GPIO_2[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N22
cycloneive_io_ibuf \GPIO_2[6]~input (
	.i(GPIO_2[6]),
	.ibar(gnd),
	.o(\GPIO_2[6]~input_o ));
// synopsys translate_off
defparam \GPIO_2[6]~input .bus_hold = "false";
defparam \GPIO_2[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N15
cycloneive_io_ibuf \GPIO_2[7]~input (
	.i(GPIO_2[7]),
	.ibar(gnd),
	.o(\GPIO_2[7]~input_o ));
// synopsys translate_off
defparam \GPIO_2[7]~input .bus_hold = "false";
defparam \GPIO_2[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N15
cycloneive_io_ibuf \GPIO_2[8]~input (
	.i(GPIO_2[8]),
	.ibar(gnd),
	.o(\GPIO_2[8]~input_o ));
// synopsys translate_off
defparam \GPIO_2[8]~input .bus_hold = "false";
defparam \GPIO_2[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N15
cycloneive_io_ibuf \GPIO_2[9]~input (
	.i(GPIO_2[9]),
	.ibar(gnd),
	.o(\GPIO_2[9]~input_o ));
// synopsys translate_off
defparam \GPIO_2[9]~input .bus_hold = "false";
defparam \GPIO_2[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y34_N1
cycloneive_io_ibuf \GPIO_2[10]~input (
	.i(GPIO_2[10]),
	.ibar(gnd),
	.o(\GPIO_2[10]~input_o ));
// synopsys translate_off
defparam \GPIO_2[10]~input .bus_hold = "false";
defparam \GPIO_2[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N8
cycloneive_io_ibuf \GPIO_2[11]~input (
	.i(GPIO_2[11]),
	.ibar(gnd),
	.o(\GPIO_2[11]~input_o ));
// synopsys translate_off
defparam \GPIO_2[11]~input .bus_hold = "false";
defparam \GPIO_2[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N1
cycloneive_io_ibuf \GPIO_2[12]~input (
	.i(GPIO_2[12]),
	.ibar(gnd),
	.o(\GPIO_2[12]~input_o ));
// synopsys translate_off
defparam \GPIO_2[12]~input .bus_hold = "false";
defparam \GPIO_2[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
cycloneive_io_ibuf \GPIO0[16]~input (
	.i(GPIO0[16]),
	.ibar(gnd),
	.o(\GPIO0[16]~input_o ));
// synopsys translate_off
defparam \GPIO0[16]~input .bus_hold = "false";
defparam \GPIO0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \GPIO0[17]~input (
	.i(GPIO0[17]),
	.ibar(gnd),
	.o(\GPIO0[17]~input_o ));
// synopsys translate_off
defparam \GPIO0[17]~input .bus_hold = "false";
defparam \GPIO0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N22
cycloneive_io_ibuf \GPIO0[18]~input (
	.i(GPIO0[18]),
	.ibar(gnd),
	.o(\GPIO0[18]~input_o ));
// synopsys translate_off
defparam \GPIO0[18]~input .bus_hold = "false";
defparam \GPIO0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \GPIO0[19]~input (
	.i(GPIO0[19]),
	.ibar(gnd),
	.o(\GPIO0[19]~input_o ));
// synopsys translate_off
defparam \GPIO0[19]~input .bus_hold = "false";
defparam \GPIO0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \GPIO0[20]~input (
	.i(GPIO0[20]),
	.ibar(gnd),
	.o(\GPIO0[20]~input_o ));
// synopsys translate_off
defparam \GPIO0[20]~input .bus_hold = "false";
defparam \GPIO0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N22
cycloneive_io_ibuf \GPIO0[21]~input (
	.i(GPIO0[21]),
	.ibar(gnd),
	.o(\GPIO0[21]~input_o ));
// synopsys translate_off
defparam \GPIO0[21]~input .bus_hold = "false";
defparam \GPIO0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y34_N15
cycloneive_io_ibuf \GPIO0[22]~input (
	.i(GPIO0[22]),
	.ibar(gnd),
	.o(\GPIO0[22]~input_o ));
// synopsys translate_off
defparam \GPIO0[22]~input .bus_hold = "false";
defparam \GPIO0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N22
cycloneive_io_ibuf \GPIO0[23]~input (
	.i(GPIO0[23]),
	.ibar(gnd),
	.o(\GPIO0[23]~input_o ));
// synopsys translate_off
defparam \GPIO0[23]~input .bus_hold = "false";
defparam \GPIO0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \GPIO0[24]~input (
	.i(GPIO0[24]),
	.ibar(gnd),
	.o(\GPIO0[24]~input_o ));
// synopsys translate_off
defparam \GPIO0[24]~input .bus_hold = "false";
defparam \GPIO0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cycloneive_io_ibuf \GPIO0[25]~input (
	.i(GPIO0[25]),
	.ibar(gnd),
	.o(\GPIO0[25]~input_o ));
// synopsys translate_off
defparam \GPIO0[25]~input .bus_hold = "false";
defparam \GPIO0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneive_io_ibuf \GPIO0[26]~input (
	.i(GPIO0[26]),
	.ibar(gnd),
	.o(\GPIO0[26]~input_o ));
// synopsys translate_off
defparam \GPIO0[26]~input .bus_hold = "false";
defparam \GPIO0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N8
cycloneive_io_ibuf \GPIO0[27]~input (
	.i(GPIO0[27]),
	.ibar(gnd),
	.o(\GPIO0[27]~input_o ));
// synopsys translate_off
defparam \GPIO0[27]~input .bus_hold = "false";
defparam \GPIO0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N8
cycloneive_io_ibuf \GPIO0[28]~input (
	.i(GPIO0[28]),
	.ibar(gnd),
	.o(\GPIO0[28]~input_o ));
// synopsys translate_off
defparam \GPIO0[28]~input .bus_hold = "false";
defparam \GPIO0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y13_N8
cycloneive_io_ibuf \GPIO0[29]~input (
	.i(GPIO0[29]),
	.ibar(gnd),
	.o(\GPIO0[29]~input_o ));
// synopsys translate_off
defparam \GPIO0[29]~input .bus_hold = "false";
defparam \GPIO0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N1
cycloneive_io_ibuf \GPIO0[30]~input (
	.i(GPIO0[30]),
	.ibar(gnd),
	.o(\GPIO0[30]~input_o ));
// synopsys translate_off
defparam \GPIO0[30]~input .bus_hold = "false";
defparam \GPIO0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y34_N1
cycloneive_io_ibuf \GPIO0[31]~input (
	.i(GPIO0[31]),
	.ibar(gnd),
	.o(\GPIO0[31]~input_o ));
// synopsys translate_off
defparam \GPIO0[31]~input .bus_hold = "false";
defparam \GPIO0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N15
cycloneive_io_ibuf \GPIO0[32]~input (
	.i(GPIO0[32]),
	.ibar(gnd),
	.o(\GPIO0[32]~input_o ));
// synopsys translate_off
defparam \GPIO0[32]~input .bus_hold = "false";
defparam \GPIO0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N8
cycloneive_io_ibuf \GPIO0[33]~input (
	.i(GPIO0[33]),
	.ibar(gnd),
	.o(\GPIO0[33]~input_o ));
// synopsys translate_off
defparam \GPIO0[33]~input .bus_hold = "false";
defparam \GPIO0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y11_N1
cycloneive_io_ibuf \GPIO1[0]~input (
	.i(GPIO1[0]),
	.ibar(gnd),
	.o(\GPIO1[0]~input_o ));
// synopsys translate_off
defparam \GPIO1[0]~input .bus_hold = "false";
defparam \GPIO1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cycloneive_io_ibuf \GPIO1[1]~input (
	.i(GPIO1[1]),
	.ibar(gnd),
	.o(\GPIO1[1]~input_o ));
// synopsys translate_off
defparam \GPIO1[1]~input .bus_hold = "false";
defparam \GPIO1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
cycloneive_io_ibuf \GPIO1[2]~input (
	.i(GPIO1[2]),
	.ibar(gnd),
	.o(\GPIO1[2]~input_o ));
// synopsys translate_off
defparam \GPIO1[2]~input .bus_hold = "false";
defparam \GPIO1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N15
cycloneive_io_ibuf \GPIO1[3]~input (
	.i(GPIO1[3]),
	.ibar(gnd),
	.o(\GPIO1[3]~input_o ));
// synopsys translate_off
defparam \GPIO1[3]~input .bus_hold = "false";
defparam \GPIO1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N8
cycloneive_io_ibuf \GPIO1[4]~input (
	.i(GPIO1[4]),
	.ibar(gnd),
	.o(\GPIO1[4]~input_o ));
// synopsys translate_off
defparam \GPIO1[4]~input .bus_hold = "false";
defparam \GPIO1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
cycloneive_io_ibuf \GPIO1[5]~input (
	.i(GPIO1[5]),
	.ibar(gnd),
	.o(\GPIO1[5]~input_o ));
// synopsys translate_off
defparam \GPIO1[5]~input .bus_hold = "false";
defparam \GPIO1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cycloneive_io_ibuf \GPIO1[6]~input (
	.i(GPIO1[6]),
	.ibar(gnd),
	.o(\GPIO1[6]~input_o ));
// synopsys translate_off
defparam \GPIO1[6]~input .bus_hold = "false";
defparam \GPIO1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneive_io_ibuf \GPIO1[7]~input (
	.i(GPIO1[7]),
	.ibar(gnd),
	.o(\GPIO1[7]~input_o ));
// synopsys translate_off
defparam \GPIO1[7]~input .bus_hold = "false";
defparam \GPIO1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y34_N8
cycloneive_io_ibuf \GPIO1[8]~input (
	.i(GPIO1[8]),
	.ibar(gnd),
	.o(\GPIO1[8]~input_o ));
// synopsys translate_off
defparam \GPIO1[8]~input .bus_hold = "false";
defparam \GPIO1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N8
cycloneive_io_ibuf \GPIO1[9]~input (
	.i(GPIO1[9]),
	.ibar(gnd),
	.o(\GPIO1[9]~input_o ));
// synopsys translate_off
defparam \GPIO1[9]~input .bus_hold = "false";
defparam \GPIO1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y21_N22
cycloneive_io_ibuf \GPIO1[10]~input (
	.i(GPIO1[10]),
	.ibar(gnd),
	.o(\GPIO1[10]~input_o ));
// synopsys translate_off
defparam \GPIO1[10]~input .bus_hold = "false";
defparam \GPIO1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N15
cycloneive_io_ibuf \GPIO1[11]~input (
	.i(GPIO1[11]),
	.ibar(gnd),
	.o(\GPIO1[11]~input_o ));
// synopsys translate_off
defparam \GPIO1[11]~input .bus_hold = "false";
defparam \GPIO1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N8
cycloneive_io_ibuf \GPIO1[12]~input (
	.i(GPIO1[12]),
	.ibar(gnd),
	.o(\GPIO1[12]~input_o ));
// synopsys translate_off
defparam \GPIO1[12]~input .bus_hold = "false";
defparam \GPIO1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N22
cycloneive_io_ibuf \GPIO1[13]~input (
	.i(GPIO1[13]),
	.ibar(gnd),
	.o(\GPIO1[13]~input_o ));
// synopsys translate_off
defparam \GPIO1[13]~input .bus_hold = "false";
defparam \GPIO1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N1
cycloneive_io_ibuf \GPIO1[14]~input (
	.i(GPIO1[14]),
	.ibar(gnd),
	.o(\GPIO1[14]~input_o ));
// synopsys translate_off
defparam \GPIO1[14]~input .bus_hold = "false";
defparam \GPIO1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \GPIO1[15]~input (
	.i(GPIO1[15]),
	.ibar(gnd),
	.o(\GPIO1[15]~input_o ));
// synopsys translate_off
defparam \GPIO1[15]~input .bus_hold = "false";
defparam \GPIO1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \GPIO1[16]~input (
	.i(GPIO1[16]),
	.ibar(gnd),
	.o(\GPIO1[16]~input_o ));
// synopsys translate_off
defparam \GPIO1[16]~input .bus_hold = "false";
defparam \GPIO1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y34_N8
cycloneive_io_ibuf \GPIO1[17]~input (
	.i(GPIO1[17]),
	.ibar(gnd),
	.o(\GPIO1[17]~input_o ));
// synopsys translate_off
defparam \GPIO1[17]~input .bus_hold = "false";
defparam \GPIO1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N1
cycloneive_io_ibuf \GPIO1[18]~input (
	.i(GPIO1[18]),
	.ibar(gnd),
	.o(\GPIO1[18]~input_o ));
// synopsys translate_off
defparam \GPIO1[18]~input .bus_hold = "false";
defparam \GPIO1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \GPIO1[19]~input (
	.i(GPIO1[19]),
	.ibar(gnd),
	.o(\GPIO1[19]~input_o ));
// synopsys translate_off
defparam \GPIO1[19]~input .bus_hold = "false";
defparam \GPIO1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N8
cycloneive_io_ibuf \GPIO1[20]~input (
	.i(GPIO1[20]),
	.ibar(gnd),
	.o(\GPIO1[20]~input_o ));
// synopsys translate_off
defparam \GPIO1[20]~input .bus_hold = "false";
defparam \GPIO1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N8
cycloneive_io_ibuf \GPIO1[21]~input (
	.i(GPIO1[21]),
	.ibar(gnd),
	.o(\GPIO1[21]~input_o ));
// synopsys translate_off
defparam \GPIO1[21]~input .bus_hold = "false";
defparam \GPIO1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N1
cycloneive_io_ibuf \GPIO1[22]~input (
	.i(GPIO1[22]),
	.ibar(gnd),
	.o(\GPIO1[22]~input_o ));
// synopsys translate_off
defparam \GPIO1[22]~input .bus_hold = "false";
defparam \GPIO1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N1
cycloneive_io_ibuf \GPIO1[23]~input (
	.i(GPIO1[23]),
	.ibar(gnd),
	.o(\GPIO1[23]~input_o ));
// synopsys translate_off
defparam \GPIO1[23]~input .bus_hold = "false";
defparam \GPIO1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N8
cycloneive_io_ibuf \GPIO1[24]~input (
	.i(GPIO1[24]),
	.ibar(gnd),
	.o(\GPIO1[24]~input_o ));
// synopsys translate_off
defparam \GPIO1[24]~input .bus_hold = "false";
defparam \GPIO1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cycloneive_io_ibuf \GPIO1[25]~input (
	.i(GPIO1[25]),
	.ibar(gnd),
	.o(\GPIO1[25]~input_o ));
// synopsys translate_off
defparam \GPIO1[25]~input .bus_hold = "false";
defparam \GPIO1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N22
cycloneive_io_ibuf \GPIO1[26]~input (
	.i(GPIO1[26]),
	.ibar(gnd),
	.o(\GPIO1[26]~input_o ));
// synopsys translate_off
defparam \GPIO1[26]~input .bus_hold = "false";
defparam \GPIO1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y34_N15
cycloneive_io_ibuf \GPIO1[27]~input (
	.i(GPIO1[27]),
	.ibar(gnd),
	.o(\GPIO1[27]~input_o ));
// synopsys translate_off
defparam \GPIO1[27]~input .bus_hold = "false";
defparam \GPIO1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cycloneive_io_ibuf \GPIO1[28]~input (
	.i(GPIO1[28]),
	.ibar(gnd),
	.o(\GPIO1[28]~input_o ));
// synopsys translate_off
defparam \GPIO1[28]~input .bus_hold = "false";
defparam \GPIO1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N15
cycloneive_io_ibuf \GPIO1[29]~input (
	.i(GPIO1[29]),
	.ibar(gnd),
	.o(\GPIO1[29]~input_o ));
// synopsys translate_off
defparam \GPIO1[29]~input .bus_hold = "false";
defparam \GPIO1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N22
cycloneive_io_ibuf \GPIO1[30]~input (
	.i(GPIO1[30]),
	.ibar(gnd),
	.o(\GPIO1[30]~input_o ));
// synopsys translate_off
defparam \GPIO1[30]~input .bus_hold = "false";
defparam \GPIO1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y22_N8
cycloneive_io_ibuf \GPIO1[31]~input (
	.i(GPIO1[31]),
	.ibar(gnd),
	.o(\GPIO1[31]~input_o ));
// synopsys translate_off
defparam \GPIO1[31]~input .bus_hold = "false";
defparam \GPIO1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N15
cycloneive_io_ibuf \GPIO1[32]~input (
	.i(GPIO1[32]),
	.ibar(gnd),
	.o(\GPIO1[32]~input_o ));
// synopsys translate_off
defparam \GPIO1[32]~input .bus_hold = "false";
defparam \GPIO1[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \GPIO1[33]~input (
	.i(GPIO1[33]),
	.ibar(gnd),
	.o(\GPIO1[33]~input_o ));
// synopsys translate_off
defparam \GPIO1[33]~input .bus_hold = "false";
defparam \GPIO1[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
cycloneive_io_ibuf \GPIO0[0]~input (
	.i(GPIO0[0]),
	.ibar(gnd),
	.o(\GPIO0[0]~input_o ));
// synopsys translate_off
defparam \GPIO0[0]~input .bus_hold = "false";
defparam \GPIO0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N22
cycloneive_io_ibuf \GPIO0[1]~input (
	.i(GPIO0[1]),
	.ibar(gnd),
	.o(\GPIO0[1]~input_o ));
// synopsys translate_off
defparam \GPIO0[1]~input .bus_hold = "false";
defparam \GPIO0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N15
cycloneive_io_ibuf \GPIO0[2]~input (
	.i(GPIO0[2]),
	.ibar(gnd),
	.o(\GPIO0[2]~input_o ));
// synopsys translate_off
defparam \GPIO0[2]~input .bus_hold = "false";
defparam \GPIO0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y34_N15
cycloneive_io_ibuf \GPIO0[3]~input (
	.i(GPIO0[3]),
	.ibar(gnd),
	.o(\GPIO0[3]~input_o ));
// synopsys translate_off
defparam \GPIO0[3]~input .bus_hold = "false";
defparam \GPIO0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N22
cycloneive_io_ibuf \GPIO0[4]~input (
	.i(GPIO0[4]),
	.ibar(gnd),
	.o(\GPIO0[4]~input_o ));
// synopsys translate_off
defparam \GPIO0[4]~input .bus_hold = "false";
defparam \GPIO0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y34_N1
cycloneive_io_ibuf \GPIO0[5]~input (
	.i(GPIO0[5]),
	.ibar(gnd),
	.o(\GPIO0[5]~input_o ));
// synopsys translate_off
defparam \GPIO0[5]~input .bus_hold = "false";
defparam \GPIO0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cycloneive_io_ibuf \GPIO0[6]~input (
	.i(GPIO0[6]),
	.ibar(gnd),
	.o(\GPIO0[6]~input_o ));
// synopsys translate_off
defparam \GPIO0[6]~input .bus_hold = "false";
defparam \GPIO0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N22
cycloneive_io_ibuf \GPIO0[7]~input (
	.i(GPIO0[7]),
	.ibar(gnd),
	.o(\GPIO0[7]~input_o ));
// synopsys translate_off
defparam \GPIO0[7]~input .bus_hold = "false";
defparam \GPIO0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
cycloneive_io_ibuf \GPIO0[8]~input (
	.i(GPIO0[8]),
	.ibar(gnd),
	.o(\GPIO0[8]~input_o ));
// synopsys translate_off
defparam \GPIO0[8]~input .bus_hold = "false";
defparam \GPIO0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N1
cycloneive_io_ibuf \GPIO0[9]~input (
	.i(GPIO0[9]),
	.ibar(gnd),
	.o(\GPIO0[9]~input_o ));
// synopsys translate_off
defparam \GPIO0[9]~input .bus_hold = "false";
defparam \GPIO0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \GPIO0[10]~input (
	.i(GPIO0[10]),
	.ibar(gnd),
	.o(\GPIO0[10]~input_o ));
// synopsys translate_off
defparam \GPIO0[10]~input .bus_hold = "false";
defparam \GPIO0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y16_N8
cycloneive_io_ibuf \GPIO0[11]~input (
	.i(GPIO0[11]),
	.ibar(gnd),
	.o(\GPIO0[11]~input_o ));
// synopsys translate_off
defparam \GPIO0[11]~input .bus_hold = "false";
defparam \GPIO0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N22
cycloneive_io_ibuf \GPIO0[12]~input (
	.i(GPIO0[12]),
	.ibar(gnd),
	.o(\GPIO0[12]~input_o ));
// synopsys translate_off
defparam \GPIO0[12]~input .bus_hold = "false";
defparam \GPIO0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N15
cycloneive_io_ibuf \GPIO0[13]~input (
	.i(GPIO0[13]),
	.ibar(gnd),
	.o(\GPIO0[13]~input_o ));
// synopsys translate_off
defparam \GPIO0[13]~input .bus_hold = "false";
defparam \GPIO0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \GPIO0[14]~input (
	.i(GPIO0[14]),
	.ibar(gnd),
	.o(\GPIO0[14]~input_o ));
// synopsys translate_off
defparam \GPIO0[14]~input .bus_hold = "false";
defparam \GPIO0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y34_N8
cycloneive_io_ibuf \GPIO0[15]~input (
	.i(GPIO0[15]),
	.ibar(gnd),
	.o(\GPIO0[15]~input_o ));
// synopsys translate_off
defparam \GPIO0[15]~input .bus_hold = "false";
defparam \GPIO0[15]~input .simulate_z_as = "z";
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign GPIO_2[0] = \GPIO_2[0]~output_o ;

assign GPIO_2[1] = \GPIO_2[1]~output_o ;

assign GPIO_2[2] = \GPIO_2[2]~output_o ;

assign GPIO_2[3] = \GPIO_2[3]~output_o ;

assign GPIO_2[4] = \GPIO_2[4]~output_o ;

assign GPIO_2[5] = \GPIO_2[5]~output_o ;

assign GPIO_2[6] = \GPIO_2[6]~output_o ;

assign GPIO_2[7] = \GPIO_2[7]~output_o ;

assign GPIO_2[8] = \GPIO_2[8]~output_o ;

assign GPIO_2[9] = \GPIO_2[9]~output_o ;

assign GPIO_2[10] = \GPIO_2[10]~output_o ;

assign GPIO_2[11] = \GPIO_2[11]~output_o ;

assign GPIO_2[12] = \GPIO_2[12]~output_o ;

assign GPIO0[16] = \GPIO0[16]~output_o ;

assign GPIO0[17] = \GPIO0[17]~output_o ;

assign GPIO0[18] = \GPIO0[18]~output_o ;

assign GPIO0[19] = \GPIO0[19]~output_o ;

assign GPIO0[20] = \GPIO0[20]~output_o ;

assign GPIO0[21] = \GPIO0[21]~output_o ;

assign GPIO0[22] = \GPIO0[22]~output_o ;

assign GPIO0[23] = \GPIO0[23]~output_o ;

assign GPIO0[24] = \GPIO0[24]~output_o ;

assign GPIO0[25] = \GPIO0[25]~output_o ;

assign GPIO0[26] = \GPIO0[26]~output_o ;

assign GPIO0[27] = \GPIO0[27]~output_o ;

assign GPIO0[28] = \GPIO0[28]~output_o ;

assign GPIO0[29] = \GPIO0[29]~output_o ;

assign GPIO0[30] = \GPIO0[30]~output_o ;

assign GPIO0[31] = \GPIO0[31]~output_o ;

assign GPIO0[32] = \GPIO0[32]~output_o ;

assign GPIO0[33] = \GPIO0[33]~output_o ;

assign GPIO1[0] = \GPIO1[0]~output_o ;

assign GPIO1[1] = \GPIO1[1]~output_o ;

assign GPIO1[2] = \GPIO1[2]~output_o ;

assign GPIO1[3] = \GPIO1[3]~output_o ;

assign GPIO1[4] = \GPIO1[4]~output_o ;

assign GPIO1[5] = \GPIO1[5]~output_o ;

assign GPIO1[6] = \GPIO1[6]~output_o ;

assign GPIO1[7] = \GPIO1[7]~output_o ;

assign GPIO1[8] = \GPIO1[8]~output_o ;

assign GPIO1[9] = \GPIO1[9]~output_o ;

assign GPIO1[10] = \GPIO1[10]~output_o ;

assign GPIO1[11] = \GPIO1[11]~output_o ;

assign GPIO1[12] = \GPIO1[12]~output_o ;

assign GPIO1[13] = \GPIO1[13]~output_o ;

assign GPIO1[14] = \GPIO1[14]~output_o ;

assign GPIO1[15] = \GPIO1[15]~output_o ;

assign GPIO1[16] = \GPIO1[16]~output_o ;

assign GPIO1[17] = \GPIO1[17]~output_o ;

assign GPIO1[18] = \GPIO1[18]~output_o ;

assign GPIO1[19] = \GPIO1[19]~output_o ;

assign GPIO1[20] = \GPIO1[20]~output_o ;

assign GPIO1[21] = \GPIO1[21]~output_o ;

assign GPIO1[22] = \GPIO1[22]~output_o ;

assign GPIO1[23] = \GPIO1[23]~output_o ;

assign GPIO1[24] = \GPIO1[24]~output_o ;

assign GPIO1[25] = \GPIO1[25]~output_o ;

assign GPIO1[26] = \GPIO1[26]~output_o ;

assign GPIO1[27] = \GPIO1[27]~output_o ;

assign GPIO1[28] = \GPIO1[28]~output_o ;

assign GPIO1[29] = \GPIO1[29]~output_o ;

assign GPIO1[30] = \GPIO1[30]~output_o ;

assign GPIO1[31] = \GPIO1[31]~output_o ;

assign GPIO1[32] = \GPIO1[32]~output_o ;

assign GPIO1[33] = \GPIO1[33]~output_o ;

assign GPIO0[0] = \GPIO0[0]~output_o ;

assign GPIO0[1] = \GPIO0[1]~output_o ;

assign GPIO0[2] = \GPIO0[2]~output_o ;

assign GPIO0[3] = \GPIO0[3]~output_o ;

assign GPIO0[4] = \GPIO0[4]~output_o ;

assign GPIO0[5] = \GPIO0[5]~output_o ;

assign GPIO0[6] = \GPIO0[6]~output_o ;

assign GPIO0[7] = \GPIO0[7]~output_o ;

assign GPIO0[8] = \GPIO0[8]~output_o ;

assign GPIO0[9] = \GPIO0[9]~output_o ;

assign GPIO0[10] = \GPIO0[10]~output_o ;

assign GPIO0[11] = \GPIO0[11]~output_o ;

assign GPIO0[12] = \GPIO0[12]~output_o ;

assign GPIO0[13] = \GPIO0[13]~output_o ;

assign GPIO0[14] = \GPIO0[14]~output_o ;

assign GPIO0[15] = \GPIO0[15]~output_o ;

endmodule
