$date
	Sun Oct 23 07:15:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#977294
b10100 &
b10100 %
1$
b10100 !
1"
#977295
0"
#977298
b1010 &
b1010 %
#977302
b101 &
b101 %
#977306
b10000 &
b10000 %
#977310
b1000 &
b1000 %
#977314
b100 &
b100 %
#977318
b10 &
b10 %
#977322
b1 &
b1 %
1#
#977326
b0 &
0#
b0 %
0$
#1999193
b11000 !
1"
#1999194
b11000 &
b11000 %
1$
#1999195
0"
#1999198
b1100 &
b1100 %
#1999202
b110 &
b110 %
#1999206
b11 &
b11 %
#1999210
b1010 &
b1010 %
#1999214
b101 &
b101 %
#1999218
b10000 &
b10000 %
#1999222
b1000 &
b1000 %
#1999226
b100 &
b100 %
#1999230
b10 &
b10 %
#1999234
b1 &
b1 %
1#
#1999238
b0 &
0#
b0 %
0$
#2976291
b111 !
1"
#2976294
b111 &
b111 %
1$
#2976295
0"
#2976298
b10110 &
b10110 %
#2976302
b1011 &
b1011 %
#2976306
b100010 &
b100010 %
#2976310
b10001 &
b10001 %
#2976314
b110100 &
b110100 %
#2976318
b11010 &
b11010 %
#2976322
b1101 &
b1101 %
#2976326
b101000 &
b101000 %
#2976330
b10100 &
b10100 %
#2976334
b1010 &
b1010 %
#2976338
b101 &
b101 %
#2976342
b10000 &
b10000 %
#2976346
b1000 &
b1000 %
#2976350
b100 &
b100 %
#2976354
b10 &
b10 %
#2976358
b1 &
1#
b1 %
#2976362
b0 &
b0 %
0#
0$
#4500012
