// Seed: 368922288
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  inout id_4;
  output id_3;
  inout id_2;
  inout id_1;
  logic id_5;
  type_0 id_6 (
      .id_0(id_4),
      .id_1(1'h0),
      .id_2(1'b0),
      .id_3(1)
  );
  assign id_4 = id_4;
endmodule
