

================================================================
== Vitis HLS Report for 'crc24a'
================================================================
* Date:           Mon Jun 12 14:34:27 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        a9crc
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      142|      189|  1.420 us|  1.890 us|  143|  190|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max   | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436  |crc24a_Pipeline_VITIS_LOOP_25_1  |       50|       50|   0.500 us|  0.500 us|   50|   50|       no|
        |grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490  |crc24a_Pipeline_VITIS_LOOP_32_2  |       26|       26|   0.260 us|  0.260 us|   26|   26|       no|
        |grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590  |crc24a_Pipeline_VITIS_LOOP_45_4  |        3|       50|  30.000 ns|  0.500 us|    3|   50|       no|
        |grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644  |crc24a_Pipeline_VITIS_LOOP_49_5  |       26|       26|   0.260 us|  0.260 us|   26|   26|       no|
        |grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699  |crc24a_Pipeline_VITIS_LOOP_60_6  |       26|       26|   0.260 us|  0.260 us|   26|   26|       no|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      8|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     144|   1685|    -|
|Memory           |        0|    -|       1|      1|    0|
|Multiplexer      |        -|    -|       -|    111|    -|
|Register         |        -|    -|      26|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     171|   1805|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+----+-----+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+----+-----+-----+
    |grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436  |crc24a_Pipeline_VITIS_LOOP_25_1  |        0|   0|  56|   64|    0|
    |grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490  |crc24a_Pipeline_VITIS_LOOP_32_2  |        0|   0|  56|  819|    0|
    |grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590  |crc24a_Pipeline_VITIS_LOOP_45_4  |        0|   0|   9|  311|    0|
    |grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644  |crc24a_Pipeline_VITIS_LOOP_49_5  |        0|   0|  14|  398|    0|
    |grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699  |crc24a_Pipeline_VITIS_LOOP_60_6  |        0|   0|   9|   93|    0|
    +--------------------------------------------+---------------------------------+---------+----+----+-----+-----+
    |Total                                       |                                 |        0|   0| 144| 1685|    0|
    +--------------------------------------------+---------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |p_U    |p_RAM_AUTO_1R1W  |        0|  1|   1|    0|    24|    1|     1|           24|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                 |        0|  1|   1|    0|    24|    1|     1|           24|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |and_ln45_fu_1099_p2                                     |       and|   0|  0|   2|           1|           1|
    |grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_c_TREADY     |       and|   0|  0|   2|           1|           1|
    |grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_last_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_block_state12                                        |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                   |          |   0|  0|   8|           4|           4|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |a_TREADY_int_regslice  |   9|          2|    1|          2|
    |ap_NS_fsm              |  65|         13|    1|         13|
    |p_address0             |  14|          3|    5|         15|
    |p_ce0                  |  14|          3|    1|          3|
    |p_we0                  |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 111|         23|    9|         35|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |and_ln45_reg_1989                                        |   1|   0|    1|          0|
    |ap_CS_fsm                                                |  12|   0|   12|          0|
    |grp_crc24a_Pipeline_VITIS_LOOP_25_1_fu_436_ap_start_reg  |   1|   0|    1|          0|
    |grp_crc24a_Pipeline_VITIS_LOOP_32_2_fu_490_ap_start_reg  |   1|   0|    1|          0|
    |grp_crc24a_Pipeline_VITIS_LOOP_45_4_fu_590_ap_start_reg  |   1|   0|    1|          0|
    |grp_crc24a_Pipeline_VITIS_LOOP_49_5_fu_644_ap_start_reg  |   1|   0|    1|          0|
    |grp_crc24a_Pipeline_VITIS_LOOP_60_6_fu_699_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln45_loc_fu_40                                      |   1|   0|    1|          0|
    |startIdx_loc_fu_44                                       |   6|   0|    6|          0|
    |targetBlock_reg_1981                                     |   1|   0|    1|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    |  26|   0|   26|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|        crc24a|  return value|
|ap_rst_n     |   in|    1|  ap_ctrl_hs|        crc24a|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|        crc24a|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|        crc24a|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|        crc24a|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|        crc24a|  return value|
|a_TDATA      |   in|    8|        axis|             a|       pointer|
|a_TVALID     |   in|    1|        axis|             a|       pointer|
|a_TREADY     |  out|    1|        axis|             a|       pointer|
|c_TDATA      |  out|    8|        axis|             c|       pointer|
|c_TVALID     |  out|    1|        axis|             c|       pointer|
|c_TREADY     |   in|    1|        axis|             c|       pointer|
|last_TDATA   |  out|    8|        axis|          last|       pointer|
|last_TVALID  |  out|    1|        axis|          last|       pointer|
|last_TREADY  |   in|    1|        axis|          last|       pointer|
+-------------+-----+-----+------------+--------------+--------------+

