--------------- Build Started: 07/31/2021 17:51:55 Project: heart_rate, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\xhuli\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\xhuli\OneDrive\Documents\PSoC Creator\Final project\HR\HR\heart_rate.cydsn\heart_rate.cyprj" -d CYBLE-416045-02 -s "C:\Users\xhuli\OneDrive\Documents\PSoC Creator\Final project\HR\HR\heart_rate.cydsn\Generated_Source\PSoC6" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
ADD: fit.M0067: information: Clock Information: (The WCO is enabled. Chip startup will be slower because clock configuration cannot continue until the WCO is ready. See the device datasheet for WCO startup timing. If WCO is not required during startup, consider starting it in main() for faster chip startup.).
 * C:\Users\xhuli\OneDrive\Documents\PSoC Creator\Final project\HR\HR\heart_rate.cydsn\heart_rate.cydwr (WCO)
Elaborating Design...
ADD: fit.M0052: information: Interrupt "BLE_bless_isr" is currently mapped to multiple cores on the device.
 * C:\Users\xhuli\OneDrive\Documents\PSoC Creator\Final project\HR\HR\heart_rate.cydsn\heart_rate.cydwr (BLE_bless_isr)
ADD: sdb.M0061: information: Info from component: ADC. Off-chip Vref bypass does not have any effect when Vref is set to VDDA.
 * C:\Users\xhuli\OneDrive\Documents\PSoC Creator\Final project\HR\HR\heart_rate.cydsn\TopDesign\TopDesign.cysch (Instance:ADC)
ADD: sdb.M0059: error: Error in component: ADC. Configuration 0 ADC clock 0 MHz out of range 1.7 to 18 MHz
 * C:\Users\xhuli\OneDrive\Documents\PSoC Creator\Final project\HR\HR\heart_rate.cydsn\TopDesign\TopDesign.cysch (Instance:ADC)
Error: fit.M0050: The fitter aborted due to errors, please address all errors and rebuild. (App=cydsfit)
--------------- Build Failed: 07/31/2021 17:52:06 ---------------
