<!-- HTML header for doxygen 1.8.10-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>BlueNRG-LP/BlueNRG-LPS Peripherals LL drivers APIs: rf_driver_ll_usart.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ST-logo-small.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BlueNRG-LP/BlueNRG-LPS Peripherals LL drivers APIs
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">rf_driver_ll_usart.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of USART LL module.  
<a href="#details">More...</a></p>

<p><a href="rf__driver__ll__usart_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_l___u_s_a_r_t___init_type_def.html">LL_USART_InitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">LL USART Init Structure definition.  <a href="struct_l_l___u_s_a_r_t___init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_l___u_s_a_r_t___clock_init_type_def.html">LL_USART_ClockInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">LL USART Clock Init Structure definition.  <a href="struct_l_l___u_s_a_r_t___clock_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaebdfe139922c4fdde10f9b52a0bb1542"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaebdfe139922c4fdde10f9b52a0bb1542">LL_USART_Enable</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gaebdfe139922c4fdde10f9b52a0bb1542"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Enable  CR1 UE LL_USART_Enable.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaebdfe139922c4fdde10f9b52a0bb1542">More...</a><br /></td></tr>
<tr class="separator:gaebdfe139922c4fdde10f9b52a0bb1542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0170860dfd65c8f514a2902d93abc1e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaf0170860dfd65c8f514a2902d93abc1e">LL_USART_Disable</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gaf0170860dfd65c8f514a2902d93abc1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Disable (all USART prescalers and outputs are disabled)  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaf0170860dfd65c8f514a2902d93abc1e">More...</a><br /></td></tr>
<tr class="separator:gaf0170860dfd65c8f514a2902d93abc1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad023e09ac08c2b15dd01f6480a3c94d1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gad023e09ac08c2b15dd01f6480a3c94d1">LL_USART_IsEnabled</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gad023e09ac08c2b15dd01f6480a3c94d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if USART is enabled  CR1 UE LL_USART_IsEnabled.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gad023e09ac08c2b15dd01f6480a3c94d1">More...</a><br /></td></tr>
<tr class="separator:gad023e09ac08c2b15dd01f6480a3c94d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c6efd2e055f75069a8a4757711b3f6e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga3c6efd2e055f75069a8a4757711b3f6e">LL_USART_EnableFIFO</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga3c6efd2e055f75069a8a4757711b3f6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Mode Enable.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga3c6efd2e055f75069a8a4757711b3f6e">More...</a><br /></td></tr>
<tr class="separator:ga3c6efd2e055f75069a8a4757711b3f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf0c760294a65414bca21160b652c28e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gabf0c760294a65414bca21160b652c28e">LL_USART_DisableFIFO</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gabf0c760294a65414bca21160b652c28e"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Mode Disable.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gabf0c760294a65414bca21160b652c28e">More...</a><br /></td></tr>
<tr class="separator:gabf0c760294a65414bca21160b652c28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d8fea63c5a78238793240859259e43a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga7d8fea63c5a78238793240859259e43a">LL_USART_IsEnabledFIFO</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga7d8fea63c5a78238793240859259e43a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if FIFO Mode is enabled.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga7d8fea63c5a78238793240859259e43a">More...</a><br /></td></tr>
<tr class="separator:ga7d8fea63c5a78238793240859259e43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1837feff6ee0d5b2363041ddd4e3fd8c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga1837feff6ee0d5b2363041ddd4e3fd8c">LL_USART_SetTXFIFOThreshold</a> (USART_TypeDef *USARTx, uint32_t Threshold)</td></tr>
<tr class="memdesc:ga1837feff6ee0d5b2363041ddd4e3fd8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure TX FIFO Threshold.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga1837feff6ee0d5b2363041ddd4e3fd8c">More...</a><br /></td></tr>
<tr class="separator:ga1837feff6ee0d5b2363041ddd4e3fd8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec6c00983ff949bb1bcb4d477ef09c7b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaec6c00983ff949bb1bcb4d477ef09c7b">LL_USART_GetTXFIFOThreshold</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gaec6c00983ff949bb1bcb4d477ef09c7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return TX FIFO Threshold Configuration.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaec6c00983ff949bb1bcb4d477ef09c7b">More...</a><br /></td></tr>
<tr class="separator:gaec6c00983ff949bb1bcb4d477ef09c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7834740b60174a5c7c488c6028a195b1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga7834740b60174a5c7c488c6028a195b1">LL_USART_SetRXFIFOThreshold</a> (USART_TypeDef *USARTx, uint32_t Threshold)</td></tr>
<tr class="memdesc:ga7834740b60174a5c7c488c6028a195b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure RX FIFO Threshold.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga7834740b60174a5c7c488c6028a195b1">More...</a><br /></td></tr>
<tr class="separator:ga7834740b60174a5c7c488c6028a195b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71a1185836498ca6e817f05cb2c9831d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga71a1185836498ca6e817f05cb2c9831d">LL_USART_GetRXFIFOThreshold</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga71a1185836498ca6e817f05cb2c9831d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return RX FIFO Threshold Configuration.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga71a1185836498ca6e817f05cb2c9831d">More...</a><br /></td></tr>
<tr class="separator:ga71a1185836498ca6e817f05cb2c9831d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6690cd0ac346dda05ea5ac434e096876"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga6690cd0ac346dda05ea5ac434e096876">LL_USART_ConfigFIFOsThreshold</a> (USART_TypeDef *USARTx, uint32_t TXThreshold, uint32_t RXThreshold)</td></tr>
<tr class="memdesc:ga6690cd0ac346dda05ea5ac434e096876"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure TX and RX FIFOs Threshold.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga6690cd0ac346dda05ea5ac434e096876">More...</a><br /></td></tr>
<tr class="separator:ga6690cd0ac346dda05ea5ac434e096876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga340eca0ea17b7cdf639d5101c4369da8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga340eca0ea17b7cdf639d5101c4369da8">LL_USART_EnableDirectionRx</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga340eca0ea17b7cdf639d5101c4369da8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver Enable (Receiver is enabled and begins searching for a start bit)  CR1 RE LL_USART_EnableDirectionRx.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga340eca0ea17b7cdf639d5101c4369da8">More...</a><br /></td></tr>
<tr class="separator:ga340eca0ea17b7cdf639d5101c4369da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cd3fb734acaadbf33f5f6a0bc32dc21"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga3cd3fb734acaadbf33f5f6a0bc32dc21">LL_USART_DisableDirectionRx</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga3cd3fb734acaadbf33f5f6a0bc32dc21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver Disable  CR1 RE LL_USART_DisableDirectionRx.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga3cd3fb734acaadbf33f5f6a0bc32dc21">More...</a><br /></td></tr>
<tr class="separator:ga3cd3fb734acaadbf33f5f6a0bc32dc21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc2086d2e4047be301f02ea574fc54ca"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gafc2086d2e4047be301f02ea574fc54ca">LL_USART_EnableDirectionTx</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gafc2086d2e4047be301f02ea574fc54ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Enable  CR1 TE LL_USART_EnableDirectionTx.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gafc2086d2e4047be301f02ea574fc54ca">More...</a><br /></td></tr>
<tr class="separator:gafc2086d2e4047be301f02ea574fc54ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f92bf452abb8e8f51c6bf9d8c64d104"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga4f92bf452abb8e8f51c6bf9d8c64d104">LL_USART_DisableDirectionTx</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga4f92bf452abb8e8f51c6bf9d8c64d104"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Disable  CR1 TE LL_USART_DisableDirectionTx.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga4f92bf452abb8e8f51c6bf9d8c64d104">More...</a><br /></td></tr>
<tr class="separator:ga4f92bf452abb8e8f51c6bf9d8c64d104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a42bd28610a425a08a42624a4937985"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga4a42bd28610a425a08a42624a4937985">LL_USART_SetTransferDirection</a> (USART_TypeDef *USARTx, uint32_t TransferDirection)</td></tr>
<tr class="memdesc:ga4a42bd28610a425a08a42624a4937985"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure simultaneously enabled/disabled states of Transmitter and Receiver  CR1 RE LL_USART_SetTransferDirection<br />
 CR1 TE LL_USART_SetTransferDirection.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga4a42bd28610a425a08a42624a4937985">More...</a><br /></td></tr>
<tr class="separator:ga4a42bd28610a425a08a42624a4937985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7685b6005980908b0f06123a80f51c29"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga7685b6005980908b0f06123a80f51c29">LL_USART_GetTransferDirection</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga7685b6005980908b0f06123a80f51c29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return enabled/disabled states of Transmitter and Receiver  CR1 RE LL_USART_GetTransferDirection<br />
 CR1 TE LL_USART_GetTransferDirection.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga7685b6005980908b0f06123a80f51c29">More...</a><br /></td></tr>
<tr class="separator:ga7685b6005980908b0f06123a80f51c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece01dcf02197f545ebff6718b2dd5e7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaece01dcf02197f545ebff6718b2dd5e7">LL_USART_SetParity</a> (USART_TypeDef *USARTx, uint32_t Parity)</td></tr>
<tr class="memdesc:gaece01dcf02197f545ebff6718b2dd5e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure Parity (enabled/disabled and parity mode if enabled).  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaece01dcf02197f545ebff6718b2dd5e7">More...</a><br /></td></tr>
<tr class="separator:gaece01dcf02197f545ebff6718b2dd5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfa6f72efd3b93d45b3f06f55449eb9f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gadfa6f72efd3b93d45b3f06f55449eb9f">LL_USART_GetParity</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gadfa6f72efd3b93d45b3f06f55449eb9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Parity configuration (enabled/disabled and parity mode if enabled)  CR1 PS LL_USART_GetParity<br />
 CR1 PCE LL_USART_GetParity.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gadfa6f72efd3b93d45b3f06f55449eb9f">More...</a><br /></td></tr>
<tr class="separator:gadfa6f72efd3b93d45b3f06f55449eb9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eb2d661dbff06db60a45f8e84a99a81"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga0eb2d661dbff06db60a45f8e84a99a81">LL_USART_SetWakeUpMethod</a> (USART_TypeDef *USARTx, uint32_t Method)</td></tr>
<tr class="memdesc:ga0eb2d661dbff06db60a45f8e84a99a81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Receiver Wake Up method from Mute mode.  CR1 WAKE LL_USART_SetWakeUpMethod.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga0eb2d661dbff06db60a45f8e84a99a81">More...</a><br /></td></tr>
<tr class="separator:ga0eb2d661dbff06db60a45f8e84a99a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d138c16401398cd57d9a8218d01f59"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaa3d138c16401398cd57d9a8218d01f59">LL_USART_GetWakeUpMethod</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gaa3d138c16401398cd57d9a8218d01f59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Receiver Wake Up method from Mute mode  CR1 WAKE LL_USART_GetWakeUpMethod.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaa3d138c16401398cd57d9a8218d01f59">More...</a><br /></td></tr>
<tr class="separator:gaa3d138c16401398cd57d9a8218d01f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa255e195a91e35937665b409c1a2fc1b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaa255e195a91e35937665b409c1a2fc1b">LL_USART_SetDataWidth</a> (USART_TypeDef *USARTx, uint32_t DataWidth)</td></tr>
<tr class="memdesc:gaa255e195a91e35937665b409c1a2fc1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Word length (i.e. nb of data bits, excluding start and stop bits)  CR1 M0 LL_USART_SetDataWidth<br />
 CR1 M1 LL_USART_SetDataWidth.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaa255e195a91e35937665b409c1a2fc1b">More...</a><br /></td></tr>
<tr class="separator:gaa255e195a91e35937665b409c1a2fc1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac27a260e2a68b34c841a6d33a0363288"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gac27a260e2a68b34c841a6d33a0363288">LL_USART_GetDataWidth</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gac27a260e2a68b34c841a6d33a0363288"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Word length (i.e. nb of data bits, excluding start and stop bits)  CR1 M0 LL_USART_GetDataWidth<br />
 CR1 M1 LL_USART_GetDataWidth.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gac27a260e2a68b34c841a6d33a0363288">More...</a><br /></td></tr>
<tr class="separator:gac27a260e2a68b34c841a6d33a0363288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2166aaf4d0eb3d78288182bc79def05"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaf2166aaf4d0eb3d78288182bc79def05">LL_USART_EnableMuteMode</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gaf2166aaf4d0eb3d78288182bc79def05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allow switch between Mute Mode and Active mode  CR1 MME LL_USART_EnableMuteMode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaf2166aaf4d0eb3d78288182bc79def05">More...</a><br /></td></tr>
<tr class="separator:gaf2166aaf4d0eb3d78288182bc79def05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00bcc8871adc05b5a91fa1aaea5c1945"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga00bcc8871adc05b5a91fa1aaea5c1945">LL_USART_DisableMuteMode</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga00bcc8871adc05b5a91fa1aaea5c1945"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prevent Mute Mode use. Set Receiver in active mode permanently.  CR1 MME LL_USART_DisableMuteMode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga00bcc8871adc05b5a91fa1aaea5c1945">More...</a><br /></td></tr>
<tr class="separator:ga00bcc8871adc05b5a91fa1aaea5c1945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76a041cbb34a8a6a39202ff110202cad"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga76a041cbb34a8a6a39202ff110202cad">LL_USART_IsEnabledMuteMode</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga76a041cbb34a8a6a39202ff110202cad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if switch between Mute Mode and Active mode is allowed  CR1 MME LL_USART_IsEnabledMuteMode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga76a041cbb34a8a6a39202ff110202cad">More...</a><br /></td></tr>
<tr class="separator:ga76a041cbb34a8a6a39202ff110202cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56edf61e3c68b77c6994cc87a1b524ce"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga56edf61e3c68b77c6994cc87a1b524ce">LL_USART_SetOverSampling</a> (USART_TypeDef *USARTx, uint32_t OverSampling)</td></tr>
<tr class="memdesc:ga56edf61e3c68b77c6994cc87a1b524ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Oversampling to 8-bit or 16-bit mode  CR1 OVER8 LL_USART_SetOverSampling.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga56edf61e3c68b77c6994cc87a1b524ce">More...</a><br /></td></tr>
<tr class="separator:ga56edf61e3c68b77c6994cc87a1b524ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga637d8927dddc9194d9f1aee44144d955"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga637d8927dddc9194d9f1aee44144d955">LL_USART_GetOverSampling</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga637d8927dddc9194d9f1aee44144d955"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Oversampling mode  CR1 OVER8 LL_USART_GetOverSampling.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga637d8927dddc9194d9f1aee44144d955">More...</a><br /></td></tr>
<tr class="separator:ga637d8927dddc9194d9f1aee44144d955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb88bab7fa03838d09bbd93abd57f6ec"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gafb88bab7fa03838d09bbd93abd57f6ec">LL_USART_SetLastClkPulseOutput</a> (USART_TypeDef *USARTx, uint32_t LastBitClockPulse)</td></tr>
<tr class="memdesc:gafb88bab7fa03838d09bbd93abd57f6ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure if Clock pulse of the last data bit is output to the SCLK pin or not.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gafb88bab7fa03838d09bbd93abd57f6ec">More...</a><br /></td></tr>
<tr class="separator:gafb88bab7fa03838d09bbd93abd57f6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7630ff625135084eaa255af977a1fdd6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga7630ff625135084eaa255af977a1fdd6">LL_USART_GetLastClkPulseOutput</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga7630ff625135084eaa255af977a1fdd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve Clock pulse of the last data bit output configuration (Last bit Clock pulse output to the SCLK pin or not)  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga7630ff625135084eaa255af977a1fdd6">More...</a><br /></td></tr>
<tr class="separator:ga7630ff625135084eaa255af977a1fdd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadde225590baa56e09cd9b0c698f724d1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gadde225590baa56e09cd9b0c698f724d1">LL_USART_SetClockPhase</a> (USART_TypeDef *USARTx, uint32_t ClockPhase)</td></tr>
<tr class="memdesc:gadde225590baa56e09cd9b0c698f724d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the phase of the clock output on the SCLK pin in synchronous mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gadde225590baa56e09cd9b0c698f724d1">More...</a><br /></td></tr>
<tr class="separator:gadde225590baa56e09cd9b0c698f724d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9edaf20fffa5e9e84711a25ec2a53132"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga9edaf20fffa5e9e84711a25ec2a53132">LL_USART_GetClockPhase</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga9edaf20fffa5e9e84711a25ec2a53132"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return phase of the clock output on the SCLK pin in synchronous mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga9edaf20fffa5e9e84711a25ec2a53132">More...</a><br /></td></tr>
<tr class="separator:ga9edaf20fffa5e9e84711a25ec2a53132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedbd9a6a81e2d4e1eb0ff8ee63e5ebc0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaedbd9a6a81e2d4e1eb0ff8ee63e5ebc0">LL_USART_SetClockPolarity</a> (USART_TypeDef *USARTx, uint32_t ClockPolarity)</td></tr>
<tr class="memdesc:gaedbd9a6a81e2d4e1eb0ff8ee63e5ebc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the polarity of the clock output on the SCLK pin in synchronous mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaedbd9a6a81e2d4e1eb0ff8ee63e5ebc0">More...</a><br /></td></tr>
<tr class="separator:gaedbd9a6a81e2d4e1eb0ff8ee63e5ebc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54bbc7bd3b1eefe7b0982f13e7996401"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga54bbc7bd3b1eefe7b0982f13e7996401">LL_USART_GetClockPolarity</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga54bbc7bd3b1eefe7b0982f13e7996401"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return polarity of the clock output on the SCLK pin in synchronous mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga54bbc7bd3b1eefe7b0982f13e7996401">More...</a><br /></td></tr>
<tr class="separator:ga54bbc7bd3b1eefe7b0982f13e7996401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a400043cf8d07e3e5c828132f8684b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga86a400043cf8d07e3e5c828132f8684b">LL_USART_ConfigClock</a> (USART_TypeDef *USARTx, uint32_t Phase, uint32_t Polarity, uint32_t LBCPOutput)</td></tr>
<tr class="memdesc:ga86a400043cf8d07e3e5c828132f8684b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure Clock signal format (Phase Polarity and choice about output of last bit clock pulse)  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga86a400043cf8d07e3e5c828132f8684b">More...</a><br /></td></tr>
<tr class="separator:ga86a400043cf8d07e3e5c828132f8684b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c0994aecfe0542f0507a44952f0113"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga54c0994aecfe0542f0507a44952f0113">LL_USART_SetPrescaler</a> (USART_TypeDef *USARTx, uint32_t PrescalerValue)</td></tr>
<tr class="memdesc:ga54c0994aecfe0542f0507a44952f0113"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure Clock source prescaler for baudrate generator and oversampling.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga54c0994aecfe0542f0507a44952f0113">More...</a><br /></td></tr>
<tr class="separator:ga54c0994aecfe0542f0507a44952f0113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc4b85d8c31cdc01143d39fd88da8614"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gacc4b85d8c31cdc01143d39fd88da8614">LL_USART_GetPrescaler</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gacc4b85d8c31cdc01143d39fd88da8614"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve the Clock source prescaler for baudrate generator and oversampling.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gacc4b85d8c31cdc01143d39fd88da8614">More...</a><br /></td></tr>
<tr class="separator:gacc4b85d8c31cdc01143d39fd88da8614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60618744d344a71a980eee738be5c7fb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga60618744d344a71a980eee738be5c7fb">LL_USART_EnableSCLKOutput</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga60618744d344a71a980eee738be5c7fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Clock output on SCLK pin.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga60618744d344a71a980eee738be5c7fb">More...</a><br /></td></tr>
<tr class="separator:ga60618744d344a71a980eee738be5c7fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66fce8482003fd5171be5f4cbcdd4112"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga66fce8482003fd5171be5f4cbcdd4112">LL_USART_DisableSCLKOutput</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga66fce8482003fd5171be5f4cbcdd4112"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Clock output on SCLK pin.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga66fce8482003fd5171be5f4cbcdd4112">More...</a><br /></td></tr>
<tr class="separator:ga66fce8482003fd5171be5f4cbcdd4112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabd690b8cefdfd64f58d8ca37811f21"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gafabd690b8cefdfd64f58d8ca37811f21">LL_USART_IsEnabledSCLKOutput</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gafabd690b8cefdfd64f58d8ca37811f21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if Clock output on SCLK pin is enabled.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gafabd690b8cefdfd64f58d8ca37811f21">More...</a><br /></td></tr>
<tr class="separator:gafabd690b8cefdfd64f58d8ca37811f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac90f9b0ea3c63b0b0ca31e54422ee765"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gac90f9b0ea3c63b0b0ca31e54422ee765">LL_USART_SetStopBitsLength</a> (USART_TypeDef *USARTx, uint32_t StopBits)</td></tr>
<tr class="memdesc:gac90f9b0ea3c63b0b0ca31e54422ee765"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the length of the stop bits  CR2 STOP LL_USART_SetStopBitsLength.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gac90f9b0ea3c63b0b0ca31e54422ee765">More...</a><br /></td></tr>
<tr class="separator:gac90f9b0ea3c63b0b0ca31e54422ee765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3797c76241339a563e0b8fd414d2e279"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga3797c76241339a563e0b8fd414d2e279">LL_USART_GetStopBitsLength</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga3797c76241339a563e0b8fd414d2e279"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve the length of the stop bits  CR2 STOP LL_USART_GetStopBitsLength.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga3797c76241339a563e0b8fd414d2e279">More...</a><br /></td></tr>
<tr class="separator:ga3797c76241339a563e0b8fd414d2e279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9572e37c7984bb9bdba8694cdba22e6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gac9572e37c7984bb9bdba8694cdba22e6">LL_USART_ConfigCharacter</a> (USART_TypeDef *USARTx, uint32_t DataWidth, uint32_t Parity, uint32_t StopBits)</td></tr>
<tr class="memdesc:gac9572e37c7984bb9bdba8694cdba22e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure Character frame format (Datawidth, Parity control, Stop Bits)  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gac9572e37c7984bb9bdba8694cdba22e6">More...</a><br /></td></tr>
<tr class="separator:gac9572e37c7984bb9bdba8694cdba22e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca10d43a700efde68a2dd1b40544713"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga8ca10d43a700efde68a2dd1b40544713">LL_USART_SetTXRXSwap</a> (USART_TypeDef *USARTx, uint32_t SwapConfig)</td></tr>
<tr class="memdesc:ga8ca10d43a700efde68a2dd1b40544713"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure TX/RX pins swapping setting.  CR2 SWAP LL_USART_SetTXRXSwap.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga8ca10d43a700efde68a2dd1b40544713">More...</a><br /></td></tr>
<tr class="separator:ga8ca10d43a700efde68a2dd1b40544713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcc90301cea60d421e0ddb6929181c29"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gabcc90301cea60d421e0ddb6929181c29">LL_USART_GetTXRXSwap</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gabcc90301cea60d421e0ddb6929181c29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve TX/RX pins swapping configuration.  CR2 SWAP LL_USART_GetTXRXSwap.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gabcc90301cea60d421e0ddb6929181c29">More...</a><br /></td></tr>
<tr class="separator:gabcc90301cea60d421e0ddb6929181c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d235177035deb4d200490f84ccd7408"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga9d235177035deb4d200490f84ccd7408">LL_USART_SetRXPinLevel</a> (USART_TypeDef *USARTx, uint32_t PinInvMethod)</td></tr>
<tr class="memdesc:ga9d235177035deb4d200490f84ccd7408"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure RX pin active level logic  CR2 RXINV LL_USART_SetRXPinLevel.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga9d235177035deb4d200490f84ccd7408">More...</a><br /></td></tr>
<tr class="separator:ga9d235177035deb4d200490f84ccd7408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc77fc14dd5880cad1aad922fa0ba3ce"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gadc77fc14dd5880cad1aad922fa0ba3ce">LL_USART_GetRXPinLevel</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gadc77fc14dd5880cad1aad922fa0ba3ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve RX pin active level logic configuration  CR2 RXINV LL_USART_GetRXPinLevel.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gadc77fc14dd5880cad1aad922fa0ba3ce">More...</a><br /></td></tr>
<tr class="separator:gadc77fc14dd5880cad1aad922fa0ba3ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e0371a7fab15eb7aec1316354ba7f1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gad7e0371a7fab15eb7aec1316354ba7f1">LL_USART_SetTXPinLevel</a> (USART_TypeDef *USARTx, uint32_t PinInvMethod)</td></tr>
<tr class="memdesc:gad7e0371a7fab15eb7aec1316354ba7f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure TX pin active level logic  CR2 TXINV LL_USART_SetTXPinLevel.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gad7e0371a7fab15eb7aec1316354ba7f1">More...</a><br /></td></tr>
<tr class="separator:gad7e0371a7fab15eb7aec1316354ba7f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac77f588e3c3979e5f289649e66cdbc40"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gac77f588e3c3979e5f289649e66cdbc40">LL_USART_GetTXPinLevel</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gac77f588e3c3979e5f289649e66cdbc40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve TX pin active level logic configuration  CR2 TXINV LL_USART_GetTXPinLevel.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gac77f588e3c3979e5f289649e66cdbc40">More...</a><br /></td></tr>
<tr class="separator:gac77f588e3c3979e5f289649e66cdbc40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5ee4071d4603b4a9b1a144d07805a2d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gad5ee4071d4603b4a9b1a144d07805a2d">LL_USART_SetBinaryDataLogic</a> (USART_TypeDef *USARTx, uint32_t DataLogic)</td></tr>
<tr class="memdesc:gad5ee4071d4603b4a9b1a144d07805a2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure Binary data logic.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gad5ee4071d4603b4a9b1a144d07805a2d">More...</a><br /></td></tr>
<tr class="separator:gad5ee4071d4603b4a9b1a144d07805a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e3792a6b54114ad296cc92420719d4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga07e3792a6b54114ad296cc92420719d4">LL_USART_GetBinaryDataLogic</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga07e3792a6b54114ad296cc92420719d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve Binary data configuration  CR2 DATAINV LL_USART_GetBinaryDataLogic.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga07e3792a6b54114ad296cc92420719d4">More...</a><br /></td></tr>
<tr class="separator:ga07e3792a6b54114ad296cc92420719d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e6e1a342e25b1fa98fb824d4c78f940"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga4e6e1a342e25b1fa98fb824d4c78f940">LL_USART_SetTransferBitOrder</a> (USART_TypeDef *USARTx, uint32_t BitOrder)</td></tr>
<tr class="memdesc:ga4e6e1a342e25b1fa98fb824d4c78f940"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure transfer bit order (either Less or Most Significant Bit First)  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga4e6e1a342e25b1fa98fb824d4c78f940">More...</a><br /></td></tr>
<tr class="separator:ga4e6e1a342e25b1fa98fb824d4c78f940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac65c4701edcf82e473cd9bcc6b99904b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gac65c4701edcf82e473cd9bcc6b99904b">LL_USART_GetTransferBitOrder</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gac65c4701edcf82e473cd9bcc6b99904b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return transfer bit order (either Less or Most Significant Bit First)  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gac65c4701edcf82e473cd9bcc6b99904b">More...</a><br /></td></tr>
<tr class="separator:gac65c4701edcf82e473cd9bcc6b99904b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf01e15cb6c3163b3605e0c8ddcfaf22a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaf01e15cb6c3163b3605e0c8ddcfaf22a">LL_USART_EnableAutoBaudRate</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gaf01e15cb6c3163b3605e0c8ddcfaf22a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Auto Baud-Rate Detection.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaf01e15cb6c3163b3605e0c8ddcfaf22a">More...</a><br /></td></tr>
<tr class="separator:gaf01e15cb6c3163b3605e0c8ddcfaf22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87b05cc13b3899f31b80a49b6e1d5c6e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga87b05cc13b3899f31b80a49b6e1d5c6e">LL_USART_DisableAutoBaudRate</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga87b05cc13b3899f31b80a49b6e1d5c6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Auto Baud-Rate Detection.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga87b05cc13b3899f31b80a49b6e1d5c6e">More...</a><br /></td></tr>
<tr class="separator:ga87b05cc13b3899f31b80a49b6e1d5c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4214f5ec5268e159e92b638bcb93d1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaff4214f5ec5268e159e92b638bcb93d1">LL_USART_IsEnabledAutoBaud</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gaff4214f5ec5268e159e92b638bcb93d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if Auto Baud-Rate Detection mechanism is enabled.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaff4214f5ec5268e159e92b638bcb93d1">More...</a><br /></td></tr>
<tr class="separator:gaff4214f5ec5268e159e92b638bcb93d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa150796ab6ed80ea1850dd089dbd4f1d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaa150796ab6ed80ea1850dd089dbd4f1d">LL_USART_SetAutoBaudRateMode</a> (USART_TypeDef *USARTx, uint32_t AutoBaudRateMode)</td></tr>
<tr class="memdesc:gaa150796ab6ed80ea1850dd089dbd4f1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Auto Baud-Rate mode bits.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaa150796ab6ed80ea1850dd089dbd4f1d">More...</a><br /></td></tr>
<tr class="separator:gaa150796ab6ed80ea1850dd089dbd4f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab51de4e68ff229872032de012fb456ac"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gab51de4e68ff229872032de012fb456ac">LL_USART_GetAutoBaudRateMode</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gab51de4e68ff229872032de012fb456ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Auto Baud-Rate mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gab51de4e68ff229872032de012fb456ac">More...</a><br /></td></tr>
<tr class="separator:gab51de4e68ff229872032de012fb456ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0bdffa06cef71a6854f227f66bde55b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gab0bdffa06cef71a6854f227f66bde55b">LL_USART_EnableRxTimeout</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gab0bdffa06cef71a6854f227f66bde55b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Receiver Timeout  CR2 RTOEN LL_USART_EnableRxTimeout.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gab0bdffa06cef71a6854f227f66bde55b">More...</a><br /></td></tr>
<tr class="separator:gab0bdffa06cef71a6854f227f66bde55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2be6e53c4a08496400ec83c27df5d66f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga2be6e53c4a08496400ec83c27df5d66f">LL_USART_DisableRxTimeout</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga2be6e53c4a08496400ec83c27df5d66f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Receiver Timeout  CR2 RTOEN LL_USART_DisableRxTimeout.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga2be6e53c4a08496400ec83c27df5d66f">More...</a><br /></td></tr>
<tr class="separator:ga2be6e53c4a08496400ec83c27df5d66f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e85bfe5acd9f002c9ed5d07ee98a890"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga9e85bfe5acd9f002c9ed5d07ee98a890">LL_USART_IsEnabledRxTimeout</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga9e85bfe5acd9f002c9ed5d07ee98a890"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if Receiver Timeout feature is enabled  CR2 RTOEN LL_USART_IsEnabledRxTimeout.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga9e85bfe5acd9f002c9ed5d07ee98a890">More...</a><br /></td></tr>
<tr class="separator:ga9e85bfe5acd9f002c9ed5d07ee98a890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d3e3bde17ca0fb60d0a97ce872cb5e9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga2d3e3bde17ca0fb60d0a97ce872cb5e9">LL_USART_ConfigNodeAddress</a> (USART_TypeDef *USARTx, uint32_t AddressLen, uint32_t NodeAddress)</td></tr>
<tr class="memdesc:ga2d3e3bde17ca0fb60d0a97ce872cb5e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Address of the USART node.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga2d3e3bde17ca0fb60d0a97ce872cb5e9">More...</a><br /></td></tr>
<tr class="separator:ga2d3e3bde17ca0fb60d0a97ce872cb5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac51f269f686459b8305d6a051e3103"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga1ac51f269f686459b8305d6a051e3103">LL_USART_GetNodeAddress</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga1ac51f269f686459b8305d6a051e3103"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return 8 bit Address of the USART node as set in ADD field of CR2.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga1ac51f269f686459b8305d6a051e3103">More...</a><br /></td></tr>
<tr class="separator:ga1ac51f269f686459b8305d6a051e3103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1151aa2c4c7a43b50e03f363c265fcc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gac1151aa2c4c7a43b50e03f363c265fcc">LL_USART_GetNodeAddressLen</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gac1151aa2c4c7a43b50e03f363c265fcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Length of Node Address used in Address Detection mode (7-bit or 4-bit)  CR2 ADDM7 LL_USART_GetNodeAddressLen.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gac1151aa2c4c7a43b50e03f363c265fcc">More...</a><br /></td></tr>
<tr class="separator:gac1151aa2c4c7a43b50e03f363c265fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19dd3431cb266fea52da3e1f81f6e6db"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga19dd3431cb266fea52da3e1f81f6e6db">LL_USART_EnableRTSHWFlowCtrl</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga19dd3431cb266fea52da3e1f81f6e6db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RTS HW Flow Control.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga19dd3431cb266fea52da3e1f81f6e6db">More...</a><br /></td></tr>
<tr class="separator:ga19dd3431cb266fea52da3e1f81f6e6db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb4aa4237a7a686ce5dce34777ece0d1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gacb4aa4237a7a686ce5dce34777ece0d1">LL_USART_DisableRTSHWFlowCtrl</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gacb4aa4237a7a686ce5dce34777ece0d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RTS HW Flow Control.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gacb4aa4237a7a686ce5dce34777ece0d1">More...</a><br /></td></tr>
<tr class="separator:gacb4aa4237a7a686ce5dce34777ece0d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57f7fcba2a5606e8c9588e6ef302591a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga57f7fcba2a5606e8c9588e6ef302591a">LL_USART_EnableCTSHWFlowCtrl</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga57f7fcba2a5606e8c9588e6ef302591a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CTS HW Flow Control.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga57f7fcba2a5606e8c9588e6ef302591a">More...</a><br /></td></tr>
<tr class="separator:ga57f7fcba2a5606e8c9588e6ef302591a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fcf70a1997d17b9796be13b582fc0ee"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga3fcf70a1997d17b9796be13b582fc0ee">LL_USART_DisableCTSHWFlowCtrl</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga3fcf70a1997d17b9796be13b582fc0ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable CTS HW Flow Control.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga3fcf70a1997d17b9796be13b582fc0ee">More...</a><br /></td></tr>
<tr class="separator:ga3fcf70a1997d17b9796be13b582fc0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf293541d477c546ade00afda51726bd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gacf293541d477c546ade00afda51726bd">LL_USART_SetHWFlowCtrl</a> (USART_TypeDef *USARTx, uint32_t HardwareFlowControl)</td></tr>
<tr class="memdesc:gacf293541d477c546ade00afda51726bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure HW Flow Control mode (both CTS and RTS)  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gacf293541d477c546ade00afda51726bd">More...</a><br /></td></tr>
<tr class="separator:gacf293541d477c546ade00afda51726bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab267eaf80188665d60a2bf51b761de08"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gab267eaf80188665d60a2bf51b761de08">LL_USART_GetHWFlowCtrl</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gab267eaf80188665d60a2bf51b761de08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return HW Flow Control configuration (both CTS and RTS)  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gab267eaf80188665d60a2bf51b761de08">More...</a><br /></td></tr>
<tr class="separator:gab267eaf80188665d60a2bf51b761de08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0196a29a1449728b9771046db6d9cfaa"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga0196a29a1449728b9771046db6d9cfaa">LL_USART_EnableOneBitSamp</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga0196a29a1449728b9771046db6d9cfaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable One bit sampling method  CR3 ONEBIT LL_USART_EnableOneBitSamp.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga0196a29a1449728b9771046db6d9cfaa">More...</a><br /></td></tr>
<tr class="separator:ga0196a29a1449728b9771046db6d9cfaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade075f1ef70fa60ec59ca8e57d91fb75"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gade075f1ef70fa60ec59ca8e57d91fb75">LL_USART_DisableOneBitSamp</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gade075f1ef70fa60ec59ca8e57d91fb75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable One bit sampling method  CR3 ONEBIT LL_USART_DisableOneBitSamp.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gade075f1ef70fa60ec59ca8e57d91fb75">More...</a><br /></td></tr>
<tr class="separator:gade075f1ef70fa60ec59ca8e57d91fb75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga921d49f417ed71ba83b617aa5f0dd8f5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga921d49f417ed71ba83b617aa5f0dd8f5">LL_USART_IsEnabledOneBitSamp</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga921d49f417ed71ba83b617aa5f0dd8f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if One bit sampling method is enabled  CR3 ONEBIT LL_USART_IsEnabledOneBitSamp.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga921d49f417ed71ba83b617aa5f0dd8f5">More...</a><br /></td></tr>
<tr class="separator:ga921d49f417ed71ba83b617aa5f0dd8f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac891d515d1277ea15c643ffe3df3af26"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gac891d515d1277ea15c643ffe3df3af26">LL_USART_EnableOverrunDetect</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gac891d515d1277ea15c643ffe3df3af26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Overrun detection  CR3 OVRDIS LL_USART_EnableOverrunDetect.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gac891d515d1277ea15c643ffe3df3af26">More...</a><br /></td></tr>
<tr class="separator:gac891d515d1277ea15c643ffe3df3af26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga822e363ff357a6d24d423fbf0620ef93"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga822e363ff357a6d24d423fbf0620ef93">LL_USART_DisableOverrunDetect</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga822e363ff357a6d24d423fbf0620ef93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Overrun detection  CR3 OVRDIS LL_USART_DisableOverrunDetect.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga822e363ff357a6d24d423fbf0620ef93">More...</a><br /></td></tr>
<tr class="separator:ga822e363ff357a6d24d423fbf0620ef93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c657e56c702c1c40f315591033bb6a2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga2c657e56c702c1c40f315591033bb6a2">LL_USART_IsEnabledOverrunDetect</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga2c657e56c702c1c40f315591033bb6a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if Overrun detection is enabled  CR3 OVRDIS LL_USART_IsEnabledOverrunDetect.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga2c657e56c702c1c40f315591033bb6a2">More...</a><br /></td></tr>
<tr class="separator:ga2c657e56c702c1c40f315591033bb6a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0921dba921e2b2bb81936cc2e76f45c7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga0921dba921e2b2bb81936cc2e76f45c7">LL_USART_SetBaudRate</a> (USART_TypeDef *USARTx, uint32_t PrescalerValue, uint32_t OverSampling, uint32_t BaudRate)</td></tr>
<tr class="memdesc:ga0921dba921e2b2bb81936cc2e76f45c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure USART BRR register for achieving expected Baud Rate value.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga0921dba921e2b2bb81936cc2e76f45c7">More...</a><br /></td></tr>
<tr class="separator:ga0921dba921e2b2bb81936cc2e76f45c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga426441ecb4df0199ec69cbb5566cab36"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga426441ecb4df0199ec69cbb5566cab36">LL_USART_GetBaudRate</a> (USART_TypeDef *USARTx, uint32_t PrescalerValue, uint32_t OverSampling)</td></tr>
<tr class="memdesc:ga426441ecb4df0199ec69cbb5566cab36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return current Baud Rate value, according to USARTDIV present in BRR register (full BRR content), and to used Peripheral Clock and Oversampling mode values.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga426441ecb4df0199ec69cbb5566cab36">More...</a><br /></td></tr>
<tr class="separator:ga426441ecb4df0199ec69cbb5566cab36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3eabd733a62c567133235cb4e34ff3a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaf3eabd733a62c567133235cb4e34ff3a">LL_USART_SetRxTimeout</a> (USART_TypeDef *USARTx, uint32_t Timeout)</td></tr>
<tr class="memdesc:gaf3eabd733a62c567133235cb4e34ff3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Receiver Time Out Value (expressed in nb of bits duration)  RTOR RTO LL_USART_SetRxTimeout.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaf3eabd733a62c567133235cb4e34ff3a">More...</a><br /></td></tr>
<tr class="separator:gaf3eabd733a62c567133235cb4e34ff3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga365338513a5a0fb6411e4a1caedafa63"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga365338513a5a0fb6411e4a1caedafa63">LL_USART_GetRxTimeout</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga365338513a5a0fb6411e4a1caedafa63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Receiver Time Out Value (expressed in nb of bits duration)  RTOR RTO LL_USART_GetRxTimeout.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga365338513a5a0fb6411e4a1caedafa63">More...</a><br /></td></tr>
<tr class="separator:ga365338513a5a0fb6411e4a1caedafa63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64a923e7ea1b47d24fdf3f3964234912"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga64a923e7ea1b47d24fdf3f3964234912">LL_USART_SetBlockLength</a> (USART_TypeDef *USARTx, uint32_t BlockLength)</td></tr>
<tr class="memdesc:ga64a923e7ea1b47d24fdf3f3964234912"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Block Length value in reception  RTOR BLEN LL_USART_SetBlockLength.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga64a923e7ea1b47d24fdf3f3964234912">More...</a><br /></td></tr>
<tr class="separator:ga64a923e7ea1b47d24fdf3f3964234912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01305af475423256ae42dcacf60ca101"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga01305af475423256ae42dcacf60ca101">LL_USART_GetBlockLength</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga01305af475423256ae42dcacf60ca101"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Block Length value in reception  RTOR BLEN LL_USART_GetBlockLength.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga01305af475423256ae42dcacf60ca101">More...</a><br /></td></tr>
<tr class="separator:ga01305af475423256ae42dcacf60ca101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f26aaa337be96a0a68a472a3e856a1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___i_r_d_a.html#ga23f26aaa337be96a0a68a472a3e856a1">LL_USART_EnableIrda</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga23f26aaa337be96a0a68a472a3e856a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable IrDA mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___i_r_d_a.html#ga23f26aaa337be96a0a68a472a3e856a1">More...</a><br /></td></tr>
<tr class="separator:ga23f26aaa337be96a0a68a472a3e856a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab59f87f4327b62b8ac468bd56d1a94c5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___i_r_d_a.html#gab59f87f4327b62b8ac468bd56d1a94c5">LL_USART_DisableIrda</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gab59f87f4327b62b8ac468bd56d1a94c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable IrDA mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___i_r_d_a.html#gab59f87f4327b62b8ac468bd56d1a94c5">More...</a><br /></td></tr>
<tr class="separator:gab59f87f4327b62b8ac468bd56d1a94c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9941d6bf7457145cf891d67c13aca611"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___i_r_d_a.html#ga9941d6bf7457145cf891d67c13aca611">LL_USART_IsEnabledIrda</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga9941d6bf7457145cf891d67c13aca611"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if IrDA mode is enabled.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___i_r_d_a.html#ga9941d6bf7457145cf891d67c13aca611">More...</a><br /></td></tr>
<tr class="separator:ga9941d6bf7457145cf891d67c13aca611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa53925de29f078af4decd203c131a20d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___i_r_d_a.html#gaa53925de29f078af4decd203c131a20d">LL_USART_SetIrdaPowerMode</a> (USART_TypeDef *USARTx, uint32_t PowerMode)</td></tr>
<tr class="memdesc:gaa53925de29f078af4decd203c131a20d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure IrDA Power Mode (Normal or Low Power)  <a href="group___u_s_a_r_t___l_l___e_f___configuration___i_r_d_a.html#gaa53925de29f078af4decd203c131a20d">More...</a><br /></td></tr>
<tr class="separator:gaa53925de29f078af4decd203c131a20d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f213a837ef7ec741de972db0ebefc94"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___i_r_d_a.html#ga4f213a837ef7ec741de972db0ebefc94">LL_USART_GetIrdaPowerMode</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga4f213a837ef7ec741de972db0ebefc94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve IrDA Power Mode configuration (Normal or Low Power)  <a href="group___u_s_a_r_t___l_l___e_f___configuration___i_r_d_a.html#ga4f213a837ef7ec741de972db0ebefc94">More...</a><br /></td></tr>
<tr class="separator:ga4f213a837ef7ec741de972db0ebefc94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3d8446686c14d4d6383a88184b3abb3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___i_r_d_a.html#gaf3d8446686c14d4d6383a88184b3abb3">LL_USART_SetIrdaPrescaler</a> (USART_TypeDef *USARTx, uint32_t PrescalerValue)</td></tr>
<tr class="memdesc:gaf3d8446686c14d4d6383a88184b3abb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Irda prescaler value, used for dividing the USART clock source to achieve the Irda Low Power frequency (8 bits value)  <a href="group___u_s_a_r_t___l_l___e_f___configuration___i_r_d_a.html#gaf3d8446686c14d4d6383a88184b3abb3">More...</a><br /></td></tr>
<tr class="separator:gaf3d8446686c14d4d6383a88184b3abb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3845f78492a88f8f8930c8a325acea5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___i_r_d_a.html#gaa3845f78492a88f8f8930c8a325acea5">LL_USART_GetIrdaPrescaler</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gaa3845f78492a88f8f8930c8a325acea5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Irda prescaler value, used for dividing the USART clock source to achieve the Irda Low Power frequency (8 bits value)  <a href="group___u_s_a_r_t___l_l___e_f___configuration___i_r_d_a.html#gaa3845f78492a88f8f8930c8a325acea5">More...</a><br /></td></tr>
<tr class="separator:gaa3845f78492a88f8f8930c8a325acea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd9477a53bc2ede5e0973b3eb10454ba"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#gacd9477a53bc2ede5e0973b3eb10454ba">LL_USART_EnableSmartcardNACK</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gacd9477a53bc2ede5e0973b3eb10454ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Smartcard NACK transmission.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#gacd9477a53bc2ede5e0973b3eb10454ba">More...</a><br /></td></tr>
<tr class="separator:gacd9477a53bc2ede5e0973b3eb10454ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fb496834bd521394948e451790bdd38"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga5fb496834bd521394948e451790bdd38">LL_USART_DisableSmartcardNACK</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga5fb496834bd521394948e451790bdd38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Smartcard NACK transmission.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga5fb496834bd521394948e451790bdd38">More...</a><br /></td></tr>
<tr class="separator:ga5fb496834bd521394948e451790bdd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ddae4c6e8262094f81859a669882056"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga1ddae4c6e8262094f81859a669882056">LL_USART_IsEnabledSmartcardNACK</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga1ddae4c6e8262094f81859a669882056"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if Smartcard NACK transmission is enabled.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga1ddae4c6e8262094f81859a669882056">More...</a><br /></td></tr>
<tr class="separator:ga1ddae4c6e8262094f81859a669882056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e4b93b4361658a1ac0b7298ef70b670"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga6e4b93b4361658a1ac0b7298ef70b670">LL_USART_EnableSmartcard</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga6e4b93b4361658a1ac0b7298ef70b670"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Smartcard mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga6e4b93b4361658a1ac0b7298ef70b670">More...</a><br /></td></tr>
<tr class="separator:ga6e4b93b4361658a1ac0b7298ef70b670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96ba6cae4aa73279dcdb0842dbb3f2e7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga96ba6cae4aa73279dcdb0842dbb3f2e7">LL_USART_DisableSmartcard</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga96ba6cae4aa73279dcdb0842dbb3f2e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Smartcard mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga96ba6cae4aa73279dcdb0842dbb3f2e7">More...</a><br /></td></tr>
<tr class="separator:ga96ba6cae4aa73279dcdb0842dbb3f2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25c3dbbb0439862683b3edfae460d062"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga25c3dbbb0439862683b3edfae460d062">LL_USART_IsEnabledSmartcard</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga25c3dbbb0439862683b3edfae460d062"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if Smartcard mode is enabled.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga25c3dbbb0439862683b3edfae460d062">More...</a><br /></td></tr>
<tr class="separator:ga25c3dbbb0439862683b3edfae460d062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12aa6ff68ca1f9e0955227badebf75e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#gab12aa6ff68ca1f9e0955227badebf75e">LL_USART_SetSmartcardAutoRetryCount</a> (USART_TypeDef *USARTx, uint32_t AutoRetryCount)</td></tr>
<tr class="memdesc:gab12aa6ff68ca1f9e0955227badebf75e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Smartcard Auto-Retry Count value (SCARCNT[2:0] bits)  <a href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#gab12aa6ff68ca1f9e0955227badebf75e">More...</a><br /></td></tr>
<tr class="separator:gab12aa6ff68ca1f9e0955227badebf75e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751b738273c33fd8947d700a528dfc32"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga751b738273c33fd8947d700a528dfc32">LL_USART_GetSmartcardAutoRetryCount</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga751b738273c33fd8947d700a528dfc32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Smartcard Auto-Retry Count value (SCARCNT[2:0] bits)  <a href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga751b738273c33fd8947d700a528dfc32">More...</a><br /></td></tr>
<tr class="separator:ga751b738273c33fd8947d700a528dfc32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26515986df5ba1f56cd172f41a02b653"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga26515986df5ba1f56cd172f41a02b653">LL_USART_SetSmartcardPrescaler</a> (USART_TypeDef *USARTx, uint32_t PrescalerValue)</td></tr>
<tr class="memdesc:ga26515986df5ba1f56cd172f41a02b653"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Smartcard prescaler value, used for dividing the USART clock source to provide the SMARTCARD Clock (5 bits value)  <a href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga26515986df5ba1f56cd172f41a02b653">More...</a><br /></td></tr>
<tr class="separator:ga26515986df5ba1f56cd172f41a02b653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd9d4dfbec1dfe3d2cc4694dd8891a56"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#gacd9d4dfbec1dfe3d2cc4694dd8891a56">LL_USART_GetSmartcardPrescaler</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gacd9d4dfbec1dfe3d2cc4694dd8891a56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Smartcard prescaler value, used for dividing the USART clock source to provide the SMARTCARD Clock (5 bits value)  <a href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#gacd9d4dfbec1dfe3d2cc4694dd8891a56">More...</a><br /></td></tr>
<tr class="separator:gacd9d4dfbec1dfe3d2cc4694dd8891a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8550c035b395873119c61b5b734e255f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga8550c035b395873119c61b5b734e255f">LL_USART_SetSmartcardGuardTime</a> (USART_TypeDef *USARTx, uint32_t GuardTime)</td></tr>
<tr class="memdesc:ga8550c035b395873119c61b5b734e255f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Smartcard Guard time value, expressed in nb of baud clocks periods (GT[7:0] bits : Guard time value)  <a href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga8550c035b395873119c61b5b734e255f">More...</a><br /></td></tr>
<tr class="separator:ga8550c035b395873119c61b5b734e255f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaefaac5fe101b193dc3975f636345f33"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#gaaefaac5fe101b193dc3975f636345f33">LL_USART_GetSmartcardGuardTime</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gaaefaac5fe101b193dc3975f636345f33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Smartcard Guard time value, expressed in nb of baud clocks periods (GT[7:0] bits : Guard time value)  <a href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#gaaefaac5fe101b193dc3975f636345f33">More...</a><br /></td></tr>
<tr class="separator:gaaefaac5fe101b193dc3975f636345f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf27b582b380dab99c653a17d59eba57f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___half_duplex.html#gaf27b582b380dab99c653a17d59eba57f">LL_USART_EnableHalfDuplex</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gaf27b582b380dab99c653a17d59eba57f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Single Wire Half-Duplex mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___half_duplex.html#gaf27b582b380dab99c653a17d59eba57f">More...</a><br /></td></tr>
<tr class="separator:gaf27b582b380dab99c653a17d59eba57f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d4aa249e7b21e0257f13b311c861a8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___half_duplex.html#ga04d4aa249e7b21e0257f13b311c861a8">LL_USART_DisableHalfDuplex</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga04d4aa249e7b21e0257f13b311c861a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Single Wire Half-Duplex mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___half_duplex.html#ga04d4aa249e7b21e0257f13b311c861a8">More...</a><br /></td></tr>
<tr class="separator:ga04d4aa249e7b21e0257f13b311c861a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c60e6b2b1eb38fceda5fc143bf3855"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___half_duplex.html#ga52c60e6b2b1eb38fceda5fc143bf3855">LL_USART_IsEnabledHalfDuplex</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga52c60e6b2b1eb38fceda5fc143bf3855"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if Single Wire Half-Duplex mode is enabled.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___half_duplex.html#ga52c60e6b2b1eb38fceda5fc143bf3855">More...</a><br /></td></tr>
<tr class="separator:ga52c60e6b2b1eb38fceda5fc143bf3855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c32112ed665f77c8a99be7c31dafba3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___s_p_i___s_l_a_v_e.html#ga7c32112ed665f77c8a99be7c31dafba3">LL_USART_EnableSPISlave</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga7c32112ed665f77c8a99be7c31dafba3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable SPI Synchronous Slave mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___s_p_i___s_l_a_v_e.html#ga7c32112ed665f77c8a99be7c31dafba3">More...</a><br /></td></tr>
<tr class="separator:ga7c32112ed665f77c8a99be7c31dafba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6981722bc6a1a7107bd9a1e028f865fe"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___s_p_i___s_l_a_v_e.html#ga6981722bc6a1a7107bd9a1e028f865fe">LL_USART_DisableSPISlave</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga6981722bc6a1a7107bd9a1e028f865fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI Synchronous Slave mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___s_p_i___s_l_a_v_e.html#ga6981722bc6a1a7107bd9a1e028f865fe">More...</a><br /></td></tr>
<tr class="separator:ga6981722bc6a1a7107bd9a1e028f865fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7fed05a34be48b8e7fafb63c8d7d466"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___s_p_i___s_l_a_v_e.html#gae7fed05a34be48b8e7fafb63c8d7d466">LL_USART_IsEnabledSPISlave</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gae7fed05a34be48b8e7fafb63c8d7d466"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if SPI Synchronous Slave mode is enabled.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___s_p_i___s_l_a_v_e.html#gae7fed05a34be48b8e7fafb63c8d7d466">More...</a><br /></td></tr>
<tr class="separator:gae7fed05a34be48b8e7fafb63c8d7d466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01070064f4181ee01afdfc51e105bdee"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___s_p_i___s_l_a_v_e.html#ga01070064f4181ee01afdfc51e105bdee">LL_USART_EnableSPISlaveSelect</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga01070064f4181ee01afdfc51e105bdee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable SPI Slave Selection using NSS input pin.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___s_p_i___s_l_a_v_e.html#ga01070064f4181ee01afdfc51e105bdee">More...</a><br /></td></tr>
<tr class="separator:ga01070064f4181ee01afdfc51e105bdee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga608ef81fbb8b7e2deffa92bf1b7612de"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___s_p_i___s_l_a_v_e.html#ga608ef81fbb8b7e2deffa92bf1b7612de">LL_USART_DisableSPISlaveSelect</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga608ef81fbb8b7e2deffa92bf1b7612de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI Slave Selection using NSS input pin.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___s_p_i___s_l_a_v_e.html#ga608ef81fbb8b7e2deffa92bf1b7612de">More...</a><br /></td></tr>
<tr class="separator:ga608ef81fbb8b7e2deffa92bf1b7612de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48f947904056a43cfd4b5861e869c02d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___s_p_i___s_l_a_v_e.html#ga48f947904056a43cfd4b5861e869c02d">LL_USART_IsEnabledSPISlaveSelect</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga48f947904056a43cfd4b5861e869c02d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if SPI Slave Selection depends on NSS input pin.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___s_p_i___s_l_a_v_e.html#ga48f947904056a43cfd4b5861e869c02d">More...</a><br /></td></tr>
<tr class="separator:ga48f947904056a43cfd4b5861e869c02d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9882dcdcc85158f02f7036ff440fb5f2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___l_i_n.html#ga9882dcdcc85158f02f7036ff440fb5f2">LL_USART_SetLINBrkDetectionLen</a> (USART_TypeDef *USARTx, uint32_t LINBDLength)</td></tr>
<tr class="memdesc:ga9882dcdcc85158f02f7036ff440fb5f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set LIN Break Detection Length.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___l_i_n.html#ga9882dcdcc85158f02f7036ff440fb5f2">More...</a><br /></td></tr>
<tr class="separator:ga9882dcdcc85158f02f7036ff440fb5f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b9a9f906f69b9bd31772e5f2d342ef9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___l_i_n.html#ga1b9a9f906f69b9bd31772e5f2d342ef9">LL_USART_GetLINBrkDetectionLen</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga1b9a9f906f69b9bd31772e5f2d342ef9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return LIN Break Detection Length.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___l_i_n.html#ga1b9a9f906f69b9bd31772e5f2d342ef9">More...</a><br /></td></tr>
<tr class="separator:ga1b9a9f906f69b9bd31772e5f2d342ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d558f65f3a3f2601be0a9ed1d49df98"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___l_i_n.html#ga5d558f65f3a3f2601be0a9ed1d49df98">LL_USART_EnableLIN</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga5d558f65f3a3f2601be0a9ed1d49df98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable LIN mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___l_i_n.html#ga5d558f65f3a3f2601be0a9ed1d49df98">More...</a><br /></td></tr>
<tr class="separator:ga5d558f65f3a3f2601be0a9ed1d49df98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb0bb6484c97c017eeb032f224ba260"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___l_i_n.html#gafbb0bb6484c97c017eeb032f224ba260">LL_USART_DisableLIN</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gafbb0bb6484c97c017eeb032f224ba260"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable LIN mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___l_i_n.html#gafbb0bb6484c97c017eeb032f224ba260">More...</a><br /></td></tr>
<tr class="separator:gafbb0bb6484c97c017eeb032f224ba260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc4d8ae8dc0015c61c2494ddd3b6b26c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___l_i_n.html#gacc4d8ae8dc0015c61c2494ddd3b6b26c">LL_USART_IsEnabledLIN</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gacc4d8ae8dc0015c61c2494ddd3b6b26c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if LIN mode is enabled.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___l_i_n.html#gacc4d8ae8dc0015c61c2494ddd3b6b26c">More...</a><br /></td></tr>
<tr class="separator:gacc4d8ae8dc0015c61c2494ddd3b6b26c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa335ad4412637aebfacfb57f7a16b3b3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___d_e.html#gaa335ad4412637aebfacfb57f7a16b3b3">LL_USART_SetDEDeassertionTime</a> (USART_TypeDef *USARTx, uint32_t Time)</td></tr>
<tr class="memdesc:gaa335ad4412637aebfacfb57f7a16b3b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DEDT (Driver Enable De-Assertion Time), Time value expressed on 5 bits ([4:0] bits).  <a href="group___u_s_a_r_t___l_l___e_f___configuration___d_e.html#gaa335ad4412637aebfacfb57f7a16b3b3">More...</a><br /></td></tr>
<tr class="separator:gaa335ad4412637aebfacfb57f7a16b3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad3565129922f8507d39f72e3b6e2010"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___d_e.html#gaad3565129922f8507d39f72e3b6e2010">LL_USART_GetDEDeassertionTime</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gaad3565129922f8507d39f72e3b6e2010"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DEDT (Driver Enable De-Assertion Time)  <a href="group___u_s_a_r_t___l_l___e_f___configuration___d_e.html#gaad3565129922f8507d39f72e3b6e2010">More...</a><br /></td></tr>
<tr class="separator:gaad3565129922f8507d39f72e3b6e2010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce688d3ee5ed3b435f799427c488566"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___d_e.html#ga1ce688d3ee5ed3b435f799427c488566">LL_USART_SetDEAssertionTime</a> (USART_TypeDef *USARTx, uint32_t Time)</td></tr>
<tr class="memdesc:ga1ce688d3ee5ed3b435f799427c488566"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DEAT (Driver Enable Assertion Time), Time value expressed on 5 bits ([4:0] bits).  <a href="group___u_s_a_r_t___l_l___e_f___configuration___d_e.html#ga1ce688d3ee5ed3b435f799427c488566">More...</a><br /></td></tr>
<tr class="separator:ga1ce688d3ee5ed3b435f799427c488566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad34ca14514718a3ecd8dac97fba5b12d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___d_e.html#gad34ca14514718a3ecd8dac97fba5b12d">LL_USART_GetDEAssertionTime</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gad34ca14514718a3ecd8dac97fba5b12d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DEAT (Driver Enable Assertion Time)  <a href="group___u_s_a_r_t___l_l___e_f___configuration___d_e.html#gad34ca14514718a3ecd8dac97fba5b12d">More...</a><br /></td></tr>
<tr class="separator:gad34ca14514718a3ecd8dac97fba5b12d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec56383e3715c39f2415376f5bc7bf84"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___d_e.html#gaec56383e3715c39f2415376f5bc7bf84">LL_USART_EnableDEMode</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gaec56383e3715c39f2415376f5bc7bf84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Driver Enable (DE) Mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___d_e.html#gaec56383e3715c39f2415376f5bc7bf84">More...</a><br /></td></tr>
<tr class="separator:gaec56383e3715c39f2415376f5bc7bf84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5857893759c0955eda0193004e91222"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___d_e.html#gac5857893759c0955eda0193004e91222">LL_USART_DisableDEMode</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gac5857893759c0955eda0193004e91222"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Driver Enable (DE) Mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___d_e.html#gac5857893759c0955eda0193004e91222">More...</a><br /></td></tr>
<tr class="separator:gac5857893759c0955eda0193004e91222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa018a26aef6b96b8bb79a4b5058b38e1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___d_e.html#gaa018a26aef6b96b8bb79a4b5058b38e1">LL_USART_IsEnabledDEMode</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gaa018a26aef6b96b8bb79a4b5058b38e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if Driver Enable (DE) Mode is enabled.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___d_e.html#gaa018a26aef6b96b8bb79a4b5058b38e1">More...</a><br /></td></tr>
<tr class="separator:gaa018a26aef6b96b8bb79a4b5058b38e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f53b513a6aaac16a6115479906a641"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___d_e.html#ga87f53b513a6aaac16a6115479906a641">LL_USART_SetDESignalPolarity</a> (USART_TypeDef *USARTx, uint32_t Polarity)</td></tr>
<tr class="memdesc:ga87f53b513a6aaac16a6115479906a641"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select Driver Enable Polarity.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___d_e.html#ga87f53b513a6aaac16a6115479906a641">More...</a><br /></td></tr>
<tr class="separator:ga87f53b513a6aaac16a6115479906a641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b439dcc43d6e6845d90feab702a367"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___d_e.html#ga95b439dcc43d6e6845d90feab702a367">LL_USART_GetDESignalPolarity</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga95b439dcc43d6e6845d90feab702a367"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Driver Enable Polarity.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___d_e.html#ga95b439dcc43d6e6845d90feab702a367">More...</a><br /></td></tr>
<tr class="separator:ga95b439dcc43d6e6845d90feab702a367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ed814a67a8a42cb5e40757c2828ac0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___advanced_configuration.html#ga43ed814a67a8a42cb5e40757c2828ac0">LL_USART_ConfigAsyncMode</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga43ed814a67a8a42cb5e40757c2828ac0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform basic configuration of USART for enabling use in Asynchronous Mode (UART)  <a href="group___u_s_a_r_t___l_l___e_f___advanced_configuration.html#ga43ed814a67a8a42cb5e40757c2828ac0">More...</a><br /></td></tr>
<tr class="separator:ga43ed814a67a8a42cb5e40757c2828ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac285f7b1abe597d7a3ab419bd0b7c28b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___advanced_configuration.html#gac285f7b1abe597d7a3ab419bd0b7c28b">LL_USART_ConfigSyncMode</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gac285f7b1abe597d7a3ab419bd0b7c28b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform basic configuration of USART for enabling use in Synchronous Mode.  <a href="group___u_s_a_r_t___l_l___e_f___advanced_configuration.html#gac285f7b1abe597d7a3ab419bd0b7c28b">More...</a><br /></td></tr>
<tr class="separator:gac285f7b1abe597d7a3ab419bd0b7c28b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bd66c8be55826cf6fcf1da268051a04"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___advanced_configuration.html#ga0bd66c8be55826cf6fcf1da268051a04">LL_USART_ConfigLINMode</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga0bd66c8be55826cf6fcf1da268051a04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform basic configuration of USART for enabling use in LIN Mode.  <a href="group___u_s_a_r_t___l_l___e_f___advanced_configuration.html#ga0bd66c8be55826cf6fcf1da268051a04">More...</a><br /></td></tr>
<tr class="separator:ga0bd66c8be55826cf6fcf1da268051a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac339f509c8a801c07d0b65f7cfb2341"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___advanced_configuration.html#gaac339f509c8a801c07d0b65f7cfb2341">LL_USART_ConfigHalfDuplexMode</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gaac339f509c8a801c07d0b65f7cfb2341"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform basic configuration of USART for enabling use in Half Duplex Mode.  <a href="group___u_s_a_r_t___l_l___e_f___advanced_configuration.html#gaac339f509c8a801c07d0b65f7cfb2341">More...</a><br /></td></tr>
<tr class="separator:gaac339f509c8a801c07d0b65f7cfb2341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3732d6e2ff96763057592ee07004116a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___advanced_configuration.html#ga3732d6e2ff96763057592ee07004116a">LL_USART_ConfigSmartcardMode</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga3732d6e2ff96763057592ee07004116a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform basic configuration of USART for enabling use in Smartcard Mode.  <a href="group___u_s_a_r_t___l_l___e_f___advanced_configuration.html#ga3732d6e2ff96763057592ee07004116a">More...</a><br /></td></tr>
<tr class="separator:ga3732d6e2ff96763057592ee07004116a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11aedc7d8fb2605689856d8c0a809bfd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___advanced_configuration.html#ga11aedc7d8fb2605689856d8c0a809bfd">LL_USART_ConfigIrdaMode</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga11aedc7d8fb2605689856d8c0a809bfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform basic configuration of USART for enabling use in Irda Mode.  <a href="group___u_s_a_r_t___l_l___e_f___advanced_configuration.html#ga11aedc7d8fb2605689856d8c0a809bfd">More...</a><br /></td></tr>
<tr class="separator:ga11aedc7d8fb2605689856d8c0a809bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1671d915444206ee89c2eea62b60c16"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___advanced_configuration.html#gac1671d915444206ee89c2eea62b60c16">LL_USART_ConfigMultiProcessMode</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gac1671d915444206ee89c2eea62b60c16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform basic configuration of USART for enabling use in Multi processor Mode (several USARTs connected in a network, one of the USARTs can be the master, its TX output connected to the RX inputs of the other slaves USARTs).  <a href="group___u_s_a_r_t___l_l___e_f___advanced_configuration.html#gac1671d915444206ee89c2eea62b60c16">More...</a><br /></td></tr>
<tr class="separator:gac1671d915444206ee89c2eea62b60c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87936e1e2ef40e1a1bf754ee69d2a4d7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga87936e1e2ef40e1a1bf754ee69d2a4d7">LL_USART_IsActiveFlag_PE</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga87936e1e2ef40e1a1bf754ee69d2a4d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Parity Error Flag is set or not  ISR PE LL_USART_IsActiveFlag_PE.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga87936e1e2ef40e1a1bf754ee69d2a4d7">More...</a><br /></td></tr>
<tr class="separator:ga87936e1e2ef40e1a1bf754ee69d2a4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af16b26b34c5004417ac3011fd7dfbc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga4af16b26b34c5004417ac3011fd7dfbc">LL_USART_IsActiveFlag_FE</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga4af16b26b34c5004417ac3011fd7dfbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Framing Error Flag is set or not  ISR FE LL_USART_IsActiveFlag_FE.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga4af16b26b34c5004417ac3011fd7dfbc">More...</a><br /></td></tr>
<tr class="separator:ga4af16b26b34c5004417ac3011fd7dfbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad61f69d046c51d9d55fcaa02a7665cbd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gad61f69d046c51d9d55fcaa02a7665cbd">LL_USART_IsActiveFlag_NE</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gad61f69d046c51d9d55fcaa02a7665cbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Noise error detected Flag is set or not  ISR NE LL_USART_IsActiveFlag_NE.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gad61f69d046c51d9d55fcaa02a7665cbd">More...</a><br /></td></tr>
<tr class="separator:gad61f69d046c51d9d55fcaa02a7665cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5717ccdfc1abcca3b051aa09097e9e2f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga5717ccdfc1abcca3b051aa09097e9e2f">LL_USART_IsActiveFlag_ORE</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga5717ccdfc1abcca3b051aa09097e9e2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART OverRun Error Flag is set or not  ISR ORE LL_USART_IsActiveFlag_ORE.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga5717ccdfc1abcca3b051aa09097e9e2f">More...</a><br /></td></tr>
<tr class="separator:ga5717ccdfc1abcca3b051aa09097e9e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4db5370df9bfc712608a5c0d750ccdbc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga4db5370df9bfc712608a5c0d750ccdbc">LL_USART_IsActiveFlag_IDLE</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga4db5370df9bfc712608a5c0d750ccdbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART IDLE line detected Flag is set or not  ISR IDLE LL_USART_IsActiveFlag_IDLE.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga4db5370df9bfc712608a5c0d750ccdbc">More...</a><br /></td></tr>
<tr class="separator:ga4db5370df9bfc712608a5c0d750ccdbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2148db46503537f1541c88ac61681dea"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga2148db46503537f1541c88ac61681dea">LL_USART_IsActiveFlag_RXNE_RXFNE</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga2148db46503537f1541c88ac61681dea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Read Data Register or USART RX FIFO Not Empty Flag is set or not.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga2148db46503537f1541c88ac61681dea">More...</a><br /></td></tr>
<tr class="separator:ga2148db46503537f1541c88ac61681dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b01a30142ea72a5637905c3672b46c4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga3b01a30142ea72a5637905c3672b46c4">LL_USART_IsActiveFlag_TC</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga3b01a30142ea72a5637905c3672b46c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Transmission Complete Flag is set or not  ISR TC LL_USART_IsActiveFlag_TC.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga3b01a30142ea72a5637905c3672b46c4">More...</a><br /></td></tr>
<tr class="separator:ga3b01a30142ea72a5637905c3672b46c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad17a952b0c574d9ed7378a8a253399c7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gad17a952b0c574d9ed7378a8a253399c7">LL_USART_IsActiveFlag_TXE_TXFNF</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gad17a952b0c574d9ed7378a8a253399c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Transmit Data Register Empty or USART TX FIFO Not Full Flag is set or not.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gad17a952b0c574d9ed7378a8a253399c7">More...</a><br /></td></tr>
<tr class="separator:gad17a952b0c574d9ed7378a8a253399c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13214e1c526ee99b231308d328762cbe"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga13214e1c526ee99b231308d328762cbe">LL_USART_IsActiveFlag_LBD</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga13214e1c526ee99b231308d328762cbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART LIN Break Detection Flag is set or not.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga13214e1c526ee99b231308d328762cbe">More...</a><br /></td></tr>
<tr class="separator:ga13214e1c526ee99b231308d328762cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab92f6ccf6bd7f0f4fbd3d7eb1454a15d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gab92f6ccf6bd7f0f4fbd3d7eb1454a15d">LL_USART_IsActiveFlag_nCTS</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gab92f6ccf6bd7f0f4fbd3d7eb1454a15d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART CTS interrupt Flag is set or not.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gab92f6ccf6bd7f0f4fbd3d7eb1454a15d">More...</a><br /></td></tr>
<tr class="separator:gab92f6ccf6bd7f0f4fbd3d7eb1454a15d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac98e028405f5c60618f9428bd20b792"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gaac98e028405f5c60618f9428bd20b792">LL_USART_IsActiveFlag_CTS</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gaac98e028405f5c60618f9428bd20b792"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART CTS Flag is set or not.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gaac98e028405f5c60618f9428bd20b792">More...</a><br /></td></tr>
<tr class="separator:gaac98e028405f5c60618f9428bd20b792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga619e0586be865f990f95e495fddbf6d6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga619e0586be865f990f95e495fddbf6d6">LL_USART_IsActiveFlag_RTO</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga619e0586be865f990f95e495fddbf6d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Receiver Time Out Flag is set or not  ISR RTOF LL_USART_IsActiveFlag_RTO.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga619e0586be865f990f95e495fddbf6d6">More...</a><br /></td></tr>
<tr class="separator:ga619e0586be865f990f95e495fddbf6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga667ace8b66327186febb6abd3aa9a91b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga667ace8b66327186febb6abd3aa9a91b">LL_USART_IsActiveFlag_EOB</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga667ace8b66327186febb6abd3aa9a91b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART End Of Block Flag is set or not.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga667ace8b66327186febb6abd3aa9a91b">More...</a><br /></td></tr>
<tr class="separator:ga667ace8b66327186febb6abd3aa9a91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2951ae481d9825defb8f337da0f0aa54"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga2951ae481d9825defb8f337da0f0aa54">LL_USART_IsActiveFlag_UDR</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga2951ae481d9825defb8f337da0f0aa54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the SPI Slave Underrun error flag is set or not.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga2951ae481d9825defb8f337da0f0aa54">More...</a><br /></td></tr>
<tr class="separator:ga2951ae481d9825defb8f337da0f0aa54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f0fcfc49c1b624f9b0b540f4ed413f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga02f0fcfc49c1b624f9b0b540f4ed413f">LL_USART_IsActiveFlag_ABRE</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga02f0fcfc49c1b624f9b0b540f4ed413f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Auto-Baud Rate Error Flag is set or not.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga02f0fcfc49c1b624f9b0b540f4ed413f">More...</a><br /></td></tr>
<tr class="separator:ga02f0fcfc49c1b624f9b0b540f4ed413f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed7ff79c138c3e2451471309f09d56a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gabed7ff79c138c3e2451471309f09d56a">LL_USART_IsActiveFlag_ABR</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gabed7ff79c138c3e2451471309f09d56a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Auto-Baud Rate Flag is set or not.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gabed7ff79c138c3e2451471309f09d56a">More...</a><br /></td></tr>
<tr class="separator:gabed7ff79c138c3e2451471309f09d56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91bd95e443fded4ca167d5c4bcd21795"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga91bd95e443fded4ca167d5c4bcd21795">LL_USART_IsActiveFlag_BUSY</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga91bd95e443fded4ca167d5c4bcd21795"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Busy Flag is set or not  ISR BUSY LL_USART_IsActiveFlag_BUSY.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga91bd95e443fded4ca167d5c4bcd21795">More...</a><br /></td></tr>
<tr class="separator:ga91bd95e443fded4ca167d5c4bcd21795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05990f89f074c96a006045ed39213689"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga05990f89f074c96a006045ed39213689">LL_USART_IsActiveFlag_CM</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga05990f89f074c96a006045ed39213689"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Character Match Flag is set or not  ISR CMF LL_USART_IsActiveFlag_CM.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga05990f89f074c96a006045ed39213689">More...</a><br /></td></tr>
<tr class="separator:ga05990f89f074c96a006045ed39213689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bfacac63e67b55a164287caf3ffd47b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga5bfacac63e67b55a164287caf3ffd47b">LL_USART_IsActiveFlag_SBK</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga5bfacac63e67b55a164287caf3ffd47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Send Break Flag is set or not  ISR SBKF LL_USART_IsActiveFlag_SBK.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga5bfacac63e67b55a164287caf3ffd47b">More...</a><br /></td></tr>
<tr class="separator:ga5bfacac63e67b55a164287caf3ffd47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebbd94ada6948e61987faf58fd3aa9a2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gaebbd94ada6948e61987faf58fd3aa9a2">LL_USART_IsActiveFlag_RWU</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gaebbd94ada6948e61987faf58fd3aa9a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Receive Wake Up from mute mode Flag is set or not  ISR RWU LL_USART_IsActiveFlag_RWU.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gaebbd94ada6948e61987faf58fd3aa9a2">More...</a><br /></td></tr>
<tr class="separator:gaebbd94ada6948e61987faf58fd3aa9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac533fc73f110cee28df91d96835529d2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gac533fc73f110cee28df91d96835529d2">LL_USART_IsActiveFlag_TEACK</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gac533fc73f110cee28df91d96835529d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Transmit Enable Acknowledge Flag is set or not  ISR TEACK LL_USART_IsActiveFlag_TEACK.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gac533fc73f110cee28df91d96835529d2">More...</a><br /></td></tr>
<tr class="separator:gac533fc73f110cee28df91d96835529d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab992bf83359bcacdd744a949e07535d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gaab992bf83359bcacdd744a949e07535d">LL_USART_IsActiveFlag_REACK</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gaab992bf83359bcacdd744a949e07535d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Receive Enable Acknowledge Flag is set or not  ISR REACK LL_USART_IsActiveFlag_REACK.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gaab992bf83359bcacdd744a949e07535d">More...</a><br /></td></tr>
<tr class="separator:gaab992bf83359bcacdd744a949e07535d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cb89dd20a92da36a7e37445b2882df5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga9cb89dd20a92da36a7e37445b2882df5">LL_USART_IsActiveFlag_TXFE</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga9cb89dd20a92da36a7e37445b2882df5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART TX FIFO Empty Flag is set or not.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga9cb89dd20a92da36a7e37445b2882df5">More...</a><br /></td></tr>
<tr class="separator:ga9cb89dd20a92da36a7e37445b2882df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8946a74c196dda2714c9aa45467c7bbb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga8946a74c196dda2714c9aa45467c7bbb">LL_USART_IsActiveFlag_RXFF</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga8946a74c196dda2714c9aa45467c7bbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART RX FIFO Full Flag is set or not.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga8946a74c196dda2714c9aa45467c7bbb">More...</a><br /></td></tr>
<tr class="separator:ga8946a74c196dda2714c9aa45467c7bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e31563510af675fed79b5ebfc6de6e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga95e31563510af675fed79b5ebfc6de6e">LL_USART_IsActiveFlag_TCBGT</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga95e31563510af675fed79b5ebfc6de6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the Smartcard Transmission Complete Before Guard Time Flag is set or not  ISR TCBGT LL_USART_IsActiveFlag_TCBGT.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga95e31563510af675fed79b5ebfc6de6e">More...</a><br /></td></tr>
<tr class="separator:ga95e31563510af675fed79b5ebfc6de6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd2f88c2fdcb8e35c57cfb62373c573d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gabd2f88c2fdcb8e35c57cfb62373c573d">LL_USART_IsActiveFlag_TXFT</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gabd2f88c2fdcb8e35c57cfb62373c573d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART TX FIFO Threshold Flag is set or not.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gabd2f88c2fdcb8e35c57cfb62373c573d">More...</a><br /></td></tr>
<tr class="separator:gabd2f88c2fdcb8e35c57cfb62373c573d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27b4ed602a9b8226f19f89bbd33fd445"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga27b4ed602a9b8226f19f89bbd33fd445">LL_USART_IsActiveFlag_RXFT</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga27b4ed602a9b8226f19f89bbd33fd445"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART RX FIFO Threshold Flag is set or not.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga27b4ed602a9b8226f19f89bbd33fd445">More...</a><br /></td></tr>
<tr class="separator:ga27b4ed602a9b8226f19f89bbd33fd445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae60abb2a52b3620d146f366e05ace833"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gae60abb2a52b3620d146f366e05ace833">LL_USART_ClearFlag_PE</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gae60abb2a52b3620d146f366e05ace833"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Parity Error Flag  ICR PECF LL_USART_ClearFlag_PE.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gae60abb2a52b3620d146f366e05ace833">More...</a><br /></td></tr>
<tr class="separator:gae60abb2a52b3620d146f366e05ace833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34cf375195146eeb30bc7049cbe6d0c3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga34cf375195146eeb30bc7049cbe6d0c3">LL_USART_ClearFlag_FE</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga34cf375195146eeb30bc7049cbe6d0c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Framing Error Flag  ICR FECF LL_USART_ClearFlag_FE.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga34cf375195146eeb30bc7049cbe6d0c3">More...</a><br /></td></tr>
<tr class="separator:ga34cf375195146eeb30bc7049cbe6d0c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71db2fc950baf02ca12c723f37fb00f5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga71db2fc950baf02ca12c723f37fb00f5">LL_USART_ClearFlag_NE</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga71db2fc950baf02ca12c723f37fb00f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Noise Error detected Flag  ICR NECF LL_USART_ClearFlag_NE.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga71db2fc950baf02ca12c723f37fb00f5">More...</a><br /></td></tr>
<tr class="separator:ga71db2fc950baf02ca12c723f37fb00f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f0aee8d15a04e1207c1b621ca3d126f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga5f0aee8d15a04e1207c1b621ca3d126f">LL_USART_ClearFlag_ORE</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga5f0aee8d15a04e1207c1b621ca3d126f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear OverRun Error Flag  ICR ORECF LL_USART_ClearFlag_ORE.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga5f0aee8d15a04e1207c1b621ca3d126f">More...</a><br /></td></tr>
<tr class="separator:ga5f0aee8d15a04e1207c1b621ca3d126f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67be90a2bf59fe53dc8d553434a1b621"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga67be90a2bf59fe53dc8d553434a1b621">LL_USART_ClearFlag_IDLE</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga67be90a2bf59fe53dc8d553434a1b621"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear IDLE line detected Flag  ICR IDLECF LL_USART_ClearFlag_IDLE.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga67be90a2bf59fe53dc8d553434a1b621">More...</a><br /></td></tr>
<tr class="separator:ga67be90a2bf59fe53dc8d553434a1b621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2246239002903fca347f1f06238aa57"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gaa2246239002903fca347f1f06238aa57">LL_USART_ClearFlag_TXFE</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gaa2246239002903fca347f1f06238aa57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear TX FIFO Empty Flag.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gaa2246239002903fca347f1f06238aa57">More...</a><br /></td></tr>
<tr class="separator:gaa2246239002903fca347f1f06238aa57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d9b9cbeec00439ce96410412378f67"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gae2d9b9cbeec00439ce96410412378f67">LL_USART_ClearFlag_TC</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gae2d9b9cbeec00439ce96410412378f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Transmission Complete Flag  ICR TCCF LL_USART_ClearFlag_TC.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gae2d9b9cbeec00439ce96410412378f67">More...</a><br /></td></tr>
<tr class="separator:gae2d9b9cbeec00439ce96410412378f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga909406d51aafb703ebfb307bbbc7c05e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga909406d51aafb703ebfb307bbbc7c05e">LL_USART_ClearFlag_TCBGT</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga909406d51aafb703ebfb307bbbc7c05e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Smartcard Transmission Complete Before Guard Time Flag  ICR TCBGTCF LL_USART_ClearFlag_TCBGT.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga909406d51aafb703ebfb307bbbc7c05e">More...</a><br /></td></tr>
<tr class="separator:ga909406d51aafb703ebfb307bbbc7c05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba2e323a04cb188ae615b8831b2e1484"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gaba2e323a04cb188ae615b8831b2e1484">LL_USART_ClearFlag_LBD</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gaba2e323a04cb188ae615b8831b2e1484"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear LIN Break Detection Flag.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gaba2e323a04cb188ae615b8831b2e1484">More...</a><br /></td></tr>
<tr class="separator:gaba2e323a04cb188ae615b8831b2e1484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4498dce727410fed76d83bfcf6e8fc52"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga4498dce727410fed76d83bfcf6e8fc52">LL_USART_ClearFlag_nCTS</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga4498dce727410fed76d83bfcf6e8fc52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear CTS Interrupt Flag.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga4498dce727410fed76d83bfcf6e8fc52">More...</a><br /></td></tr>
<tr class="separator:ga4498dce727410fed76d83bfcf6e8fc52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3353f1042c321630e087b3fe7dda229a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga3353f1042c321630e087b3fe7dda229a">LL_USART_ClearFlag_RTO</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga3353f1042c321630e087b3fe7dda229a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Receiver Time Out Flag  ICR RTOCF LL_USART_ClearFlag_RTO.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga3353f1042c321630e087b3fe7dda229a">More...</a><br /></td></tr>
<tr class="separator:ga3353f1042c321630e087b3fe7dda229a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f53603b171da3d3816773319095a6d9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga6f53603b171da3d3816773319095a6d9">LL_USART_ClearFlag_EOB</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga6f53603b171da3d3816773319095a6d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear End Of Block Flag.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga6f53603b171da3d3816773319095a6d9">More...</a><br /></td></tr>
<tr class="separator:ga6f53603b171da3d3816773319095a6d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ee12e738222d982ed9d06be193d3a5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga67ee12e738222d982ed9d06be193d3a5">LL_USART_ClearFlag_UDR</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga67ee12e738222d982ed9d06be193d3a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear SPI Slave Underrun Flag.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga67ee12e738222d982ed9d06be193d3a5">More...</a><br /></td></tr>
<tr class="separator:ga67ee12e738222d982ed9d06be193d3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e29f198ceb1e5993295a46799368ed4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga3e29f198ceb1e5993295a46799368ed4">LL_USART_ClearFlag_CM</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga3e29f198ceb1e5993295a46799368ed4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Character Match Flag  ICR CMCF LL_USART_ClearFlag_CM.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga3e29f198ceb1e5993295a46799368ed4">More...</a><br /></td></tr>
<tr class="separator:ga3e29f198ceb1e5993295a46799368ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga643deb5e1ae1034e0db03b88bba20244"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga643deb5e1ae1034e0db03b88bba20244">LL_USART_EnableIT_IDLE</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga643deb5e1ae1034e0db03b88bba20244"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable IDLE Interrupt  CR1 IDLEIE LL_USART_EnableIT_IDLE.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga643deb5e1ae1034e0db03b88bba20244">More...</a><br /></td></tr>
<tr class="separator:ga643deb5e1ae1034e0db03b88bba20244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e023624fe9b8ed24265635fd9469dc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga01e023624fe9b8ed24265635fd9469dc">LL_USART_EnableIT_RXNE_RXFNE</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga01e023624fe9b8ed24265635fd9469dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RX Not Empty and RX FIFO Not Empty Interrupt.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga01e023624fe9b8ed24265635fd9469dc">More...</a><br /></td></tr>
<tr class="separator:ga01e023624fe9b8ed24265635fd9469dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1fc6324d005fa96130dddb0f41f77d2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gab1fc6324d005fa96130dddb0f41f77d2">LL_USART_EnableIT_TC</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gab1fc6324d005fa96130dddb0f41f77d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Transmission Complete Interrupt  CR1 TCIE LL_USART_EnableIT_TC.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gab1fc6324d005fa96130dddb0f41f77d2">More...</a><br /></td></tr>
<tr class="separator:gab1fc6324d005fa96130dddb0f41f77d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ceaf3ca4b30e4e2689f85c271d8460"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gac6ceaf3ca4b30e4e2689f85c271d8460">LL_USART_EnableIT_TXE_TXFNF</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gac6ceaf3ca4b30e4e2689f85c271d8460"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable TX Empty and TX FIFO Not Full Interrupt.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gac6ceaf3ca4b30e4e2689f85c271d8460">More...</a><br /></td></tr>
<tr class="separator:gac6ceaf3ca4b30e4e2689f85c271d8460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac693697ea463096783692454f6e5d91"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gaac693697ea463096783692454f6e5d91">LL_USART_EnableIT_PE</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gaac693697ea463096783692454f6e5d91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Parity Error Interrupt  CR1 PEIE LL_USART_EnableIT_PE.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gaac693697ea463096783692454f6e5d91">More...</a><br /></td></tr>
<tr class="separator:gaac693697ea463096783692454f6e5d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc27611288688543b8638d85c69a5bf4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gafc27611288688543b8638d85c69a5bf4">LL_USART_EnableIT_CM</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gafc27611288688543b8638d85c69a5bf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Character Match Interrupt  CR1 CMIE LL_USART_EnableIT_CM.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gafc27611288688543b8638d85c69a5bf4">More...</a><br /></td></tr>
<tr class="separator:gafc27611288688543b8638d85c69a5bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fdee87259a9ce87e7200f623e983ef3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga8fdee87259a9ce87e7200f623e983ef3">LL_USART_EnableIT_RTO</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga8fdee87259a9ce87e7200f623e983ef3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Receiver Timeout Interrupt  CR1 RTOIE LL_USART_EnableIT_RTO.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga8fdee87259a9ce87e7200f623e983ef3">More...</a><br /></td></tr>
<tr class="separator:ga8fdee87259a9ce87e7200f623e983ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58f8e07f03541ed1cf6522d1ab74257"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gab58f8e07f03541ed1cf6522d1ab74257">LL_USART_EnableIT_EOB</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gab58f8e07f03541ed1cf6522d1ab74257"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable End Of Block Interrupt.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gab58f8e07f03541ed1cf6522d1ab74257">More...</a><br /></td></tr>
<tr class="separator:gab58f8e07f03541ed1cf6522d1ab74257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cef43d658ec75cc2e771d2bde70fd5d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga7cef43d658ec75cc2e771d2bde70fd5d">LL_USART_EnableIT_TXFE</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga7cef43d658ec75cc2e771d2bde70fd5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable TX FIFO Empty Interrupt.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga7cef43d658ec75cc2e771d2bde70fd5d">More...</a><br /></td></tr>
<tr class="separator:ga7cef43d658ec75cc2e771d2bde70fd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga496f072e868663f966777d8a76b08ce6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga496f072e868663f966777d8a76b08ce6">LL_USART_EnableIT_RXFF</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga496f072e868663f966777d8a76b08ce6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RX FIFO Full Interrupt  CR1 RXFFIE LL_USART_EnableIT_RXFF.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga496f072e868663f966777d8a76b08ce6">More...</a><br /></td></tr>
<tr class="separator:ga496f072e868663f966777d8a76b08ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga796cbcbc4dc0524a1da416e68200b46c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga796cbcbc4dc0524a1da416e68200b46c">LL_USART_EnableIT_LBD</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga796cbcbc4dc0524a1da416e68200b46c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable LIN Break Detection Interrupt.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga796cbcbc4dc0524a1da416e68200b46c">More...</a><br /></td></tr>
<tr class="separator:ga796cbcbc4dc0524a1da416e68200b46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbeae4f5dee0abd6e7fa9acd423911b4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gafbeae4f5dee0abd6e7fa9acd423911b4">LL_USART_EnableIT_ERROR</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gafbeae4f5dee0abd6e7fa9acd423911b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Error Interrupt.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gafbeae4f5dee0abd6e7fa9acd423911b4">More...</a><br /></td></tr>
<tr class="separator:gafbeae4f5dee0abd6e7fa9acd423911b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad90f99486bb14fd6dc18b21c0c6cd6ec"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gad90f99486bb14fd6dc18b21c0c6cd6ec">LL_USART_EnableIT_CTS</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gad90f99486bb14fd6dc18b21c0c6cd6ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CTS Interrupt.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gad90f99486bb14fd6dc18b21c0c6cd6ec">More...</a><br /></td></tr>
<tr class="separator:gad90f99486bb14fd6dc18b21c0c6cd6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ccb70ee1b8aed873f65041c4352300"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga95ccb70ee1b8aed873f65041c4352300">LL_USART_EnableIT_TXFT</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga95ccb70ee1b8aed873f65041c4352300"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable TX FIFO Threshold Interrupt.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga95ccb70ee1b8aed873f65041c4352300">More...</a><br /></td></tr>
<tr class="separator:ga95ccb70ee1b8aed873f65041c4352300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff198c48560c31fe614671d4c9e79adf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gaff198c48560c31fe614671d4c9e79adf">LL_USART_EnableIT_TCBGT</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gaff198c48560c31fe614671d4c9e79adf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Smartcard Transmission Complete Before Guard Time Interrupt.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gaff198c48560c31fe614671d4c9e79adf">More...</a><br /></td></tr>
<tr class="separator:gaff198c48560c31fe614671d4c9e79adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0640b09dabd82de75d9c261947b2eb87"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga0640b09dabd82de75d9c261947b2eb87">LL_USART_EnableIT_RXFT</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga0640b09dabd82de75d9c261947b2eb87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RX FIFO Threshold Interrupt.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga0640b09dabd82de75d9c261947b2eb87">More...</a><br /></td></tr>
<tr class="separator:ga0640b09dabd82de75d9c261947b2eb87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb6e4a1205cd3f85e69f14201d9a9011"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gadb6e4a1205cd3f85e69f14201d9a9011">LL_USART_DisableIT_IDLE</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gadb6e4a1205cd3f85e69f14201d9a9011"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable IDLE Interrupt  CR1 IDLEIE LL_USART_DisableIT_IDLE.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gadb6e4a1205cd3f85e69f14201d9a9011">More...</a><br /></td></tr>
<tr class="separator:gadb6e4a1205cd3f85e69f14201d9a9011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8db16c84991afc0121a24f0266d95cb0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga8db16c84991afc0121a24f0266d95cb0">LL_USART_DisableIT_RXNE_RXFNE</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga8db16c84991afc0121a24f0266d95cb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RX Not Empty and RX FIFO Not Empty Interrupt.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga8db16c84991afc0121a24f0266d95cb0">More...</a><br /></td></tr>
<tr class="separator:ga8db16c84991afc0121a24f0266d95cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac264b5cbb00665b38ea39479524a31ec"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gac264b5cbb00665b38ea39479524a31ec">LL_USART_DisableIT_TC</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gac264b5cbb00665b38ea39479524a31ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Transmission Complete Interrupt  CR1 TCIE LL_USART_DisableIT_TC.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gac264b5cbb00665b38ea39479524a31ec">More...</a><br /></td></tr>
<tr class="separator:gac264b5cbb00665b38ea39479524a31ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8e2fd9af989ec135b928917f31d03e4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gad8e2fd9af989ec135b928917f31d03e4">LL_USART_DisableIT_TXE_TXFNF</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gad8e2fd9af989ec135b928917f31d03e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable TX Empty and TX FIFO Not Full Interrupt.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gad8e2fd9af989ec135b928917f31d03e4">More...</a><br /></td></tr>
<tr class="separator:gad8e2fd9af989ec135b928917f31d03e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195c2e04d64bc0c081fe7e473e5ff409"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga195c2e04d64bc0c081fe7e473e5ff409">LL_USART_DisableIT_PE</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga195c2e04d64bc0c081fe7e473e5ff409"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Parity Error Interrupt  CR1 PEIE LL_USART_DisableIT_PE.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga195c2e04d64bc0c081fe7e473e5ff409">More...</a><br /></td></tr>
<tr class="separator:ga195c2e04d64bc0c081fe7e473e5ff409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dcb1b59797f77d88066ab6173d65e89"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga2dcb1b59797f77d88066ab6173d65e89">LL_USART_DisableIT_CM</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga2dcb1b59797f77d88066ab6173d65e89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Character Match Interrupt  CR1 CMIE LL_USART_DisableIT_CM.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga2dcb1b59797f77d88066ab6173d65e89">More...</a><br /></td></tr>
<tr class="separator:ga2dcb1b59797f77d88066ab6173d65e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdae79af8b66158a2b70ddd0b77eae79"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gabdae79af8b66158a2b70ddd0b77eae79">LL_USART_DisableIT_RTO</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gabdae79af8b66158a2b70ddd0b77eae79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Receiver Timeout Interrupt  CR1 RTOIE LL_USART_DisableIT_RTO.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gabdae79af8b66158a2b70ddd0b77eae79">More...</a><br /></td></tr>
<tr class="separator:gabdae79af8b66158a2b70ddd0b77eae79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5e591ac14455fdd54bda9d370b5cb58"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gaa5e591ac14455fdd54bda9d370b5cb58">LL_USART_DisableIT_EOB</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gaa5e591ac14455fdd54bda9d370b5cb58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable End Of Block Interrupt.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gaa5e591ac14455fdd54bda9d370b5cb58">More...</a><br /></td></tr>
<tr class="separator:gaa5e591ac14455fdd54bda9d370b5cb58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1d45d8b494a9d4d50c0b8c92234a193"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gaa1d45d8b494a9d4d50c0b8c92234a193">LL_USART_DisableIT_TXFE</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gaa1d45d8b494a9d4d50c0b8c92234a193"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable TX FIFO Empty Interrupt.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gaa1d45d8b494a9d4d50c0b8c92234a193">More...</a><br /></td></tr>
<tr class="separator:gaa1d45d8b494a9d4d50c0b8c92234a193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab38a818458b14dd6a6bba4f55f08ab97"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gab38a818458b14dd6a6bba4f55f08ab97">LL_USART_DisableIT_RXFF</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gab38a818458b14dd6a6bba4f55f08ab97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RX FIFO Full Interrupt.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gab38a818458b14dd6a6bba4f55f08ab97">More...</a><br /></td></tr>
<tr class="separator:gab38a818458b14dd6a6bba4f55f08ab97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ccfbb785bd1c20d24c54c12ac114e08"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga3ccfbb785bd1c20d24c54c12ac114e08">LL_USART_DisableIT_LBD</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga3ccfbb785bd1c20d24c54c12ac114e08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable LIN Break Detection Interrupt.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga3ccfbb785bd1c20d24c54c12ac114e08">More...</a><br /></td></tr>
<tr class="separator:ga3ccfbb785bd1c20d24c54c12ac114e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2e631a9508be51a80b4fa5340ebf622"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gab2e631a9508be51a80b4fa5340ebf622">LL_USART_DisableIT_ERROR</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gab2e631a9508be51a80b4fa5340ebf622"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Error Interrupt.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gab2e631a9508be51a80b4fa5340ebf622">More...</a><br /></td></tr>
<tr class="separator:gab2e631a9508be51a80b4fa5340ebf622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5503efb4f1b1d0b43cc4fe398d8ff4f5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga5503efb4f1b1d0b43cc4fe398d8ff4f5">LL_USART_DisableIT_CTS</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga5503efb4f1b1d0b43cc4fe398d8ff4f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable CTS Interrupt.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga5503efb4f1b1d0b43cc4fe398d8ff4f5">More...</a><br /></td></tr>
<tr class="separator:ga5503efb4f1b1d0b43cc4fe398d8ff4f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa1c7197947d861c7181f85dd40b665"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gaeaa1c7197947d861c7181f85dd40b665">LL_USART_DisableIT_TXFT</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gaeaa1c7197947d861c7181f85dd40b665"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable TX FIFO Threshold Interrupt.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gaeaa1c7197947d861c7181f85dd40b665">More...</a><br /></td></tr>
<tr class="separator:gaeaa1c7197947d861c7181f85dd40b665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73a272bc7f33ce847ce237e34bf7ed51"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga73a272bc7f33ce847ce237e34bf7ed51">LL_USART_DisableIT_TCBGT</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga73a272bc7f33ce847ce237e34bf7ed51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Smartcard Transmission Complete Before Guard Time Interrupt.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga73a272bc7f33ce847ce237e34bf7ed51">More...</a><br /></td></tr>
<tr class="separator:ga73a272bc7f33ce847ce237e34bf7ed51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabad1bb492a434fcf1cda342945ac3be9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gabad1bb492a434fcf1cda342945ac3be9">LL_USART_DisableIT_RXFT</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gabad1bb492a434fcf1cda342945ac3be9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RX FIFO Threshold Interrupt.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gabad1bb492a434fcf1cda342945ac3be9">More...</a><br /></td></tr>
<tr class="separator:gabad1bb492a434fcf1cda342945ac3be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c7fac6651b0b84dcc56337124b1566d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga8c7fac6651b0b84dcc56337124b1566d">LL_USART_IsEnabledIT_IDLE</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga8c7fac6651b0b84dcc56337124b1566d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART IDLE Interrupt source is enabled or disabled.  CR1 IDLEIE LL_USART_IsEnabledIT_IDLE.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga8c7fac6651b0b84dcc56337124b1566d">More...</a><br /></td></tr>
<tr class="separator:ga8c7fac6651b0b84dcc56337124b1566d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2ebe293ebc2ad5aa584ae5971098108"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gab2ebe293ebc2ad5aa584ae5971098108">LL_USART_IsEnabledIT_RXNE_RXFNE</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gab2ebe293ebc2ad5aa584ae5971098108"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART RX Not Empty and USART RX FIFO Not Empty Interrupt is enabled or disabled.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gab2ebe293ebc2ad5aa584ae5971098108">More...</a><br /></td></tr>
<tr class="separator:gab2ebe293ebc2ad5aa584ae5971098108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27f94b534cfdf9ff820805a344be654"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gaa27f94b534cfdf9ff820805a344be654">LL_USART_IsEnabledIT_TC</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gaa27f94b534cfdf9ff820805a344be654"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Transmission Complete Interrupt is enabled or disabled.  CR1 TCIE LL_USART_IsEnabledIT_TC.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gaa27f94b534cfdf9ff820805a344be654">More...</a><br /></td></tr>
<tr class="separator:gaa27f94b534cfdf9ff820805a344be654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa2d08a012a5d0fb205e224ce848d947"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gafa2d08a012a5d0fb205e224ce848d947">LL_USART_IsEnabledIT_TXE_TXFNF</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gafa2d08a012a5d0fb205e224ce848d947"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART TX Empty and USART TX FIFO Not Full Interrupt is enabled or disabled.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gafa2d08a012a5d0fb205e224ce848d947">More...</a><br /></td></tr>
<tr class="separator:gafa2d08a012a5d0fb205e224ce848d947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad86b70db45b80e24287214ca7f23ed0f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gad86b70db45b80e24287214ca7f23ed0f">LL_USART_IsEnabledIT_PE</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gad86b70db45b80e24287214ca7f23ed0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Parity Error Interrupt is enabled or disabled.  CR1 PEIE LL_USART_IsEnabledIT_PE.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gad86b70db45b80e24287214ca7f23ed0f">More...</a><br /></td></tr>
<tr class="separator:gad86b70db45b80e24287214ca7f23ed0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73fe612653e9d7f937a0557e0e8e6845"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga73fe612653e9d7f937a0557e0e8e6845">LL_USART_IsEnabledIT_CM</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga73fe612653e9d7f937a0557e0e8e6845"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Character Match Interrupt is enabled or disabled.  CR1 CMIE LL_USART_IsEnabledIT_CM.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga73fe612653e9d7f937a0557e0e8e6845">More...</a><br /></td></tr>
<tr class="separator:ga73fe612653e9d7f937a0557e0e8e6845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f3c30c66448436fe15c804f218c0a8a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga9f3c30c66448436fe15c804f218c0a8a">LL_USART_IsEnabledIT_RTO</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga9f3c30c66448436fe15c804f218c0a8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Receiver Timeout Interrupt is enabled or disabled.  CR1 RTOIE LL_USART_IsEnabledIT_RTO.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga9f3c30c66448436fe15c804f218c0a8a">More...</a><br /></td></tr>
<tr class="separator:ga9f3c30c66448436fe15c804f218c0a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bfd26a7bcc806a09e934b17ccc6c565"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga1bfd26a7bcc806a09e934b17ccc6c565">LL_USART_IsEnabledIT_EOB</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga1bfd26a7bcc806a09e934b17ccc6c565"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART End Of Block Interrupt is enabled or disabled.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga1bfd26a7bcc806a09e934b17ccc6c565">More...</a><br /></td></tr>
<tr class="separator:ga1bfd26a7bcc806a09e934b17ccc6c565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eacbeb0222569b136c1cb8a1e87a2a8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga1eacbeb0222569b136c1cb8a1e87a2a8">LL_USART_IsEnabledIT_TXFE</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga1eacbeb0222569b136c1cb8a1e87a2a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART TX FIFO Empty Interrupt is enabled or disabled.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga1eacbeb0222569b136c1cb8a1e87a2a8">More...</a><br /></td></tr>
<tr class="separator:ga1eacbeb0222569b136c1cb8a1e87a2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace594161caf8b65a10378a12627762ef"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gace594161caf8b65a10378a12627762ef">LL_USART_IsEnabledIT_RXFF</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gace594161caf8b65a10378a12627762ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART RX FIFO Full Interrupt is enabled or disabled.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gace594161caf8b65a10378a12627762ef">More...</a><br /></td></tr>
<tr class="separator:gace594161caf8b65a10378a12627762ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b9efc0780aeac158d723a66a47216d8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga9b9efc0780aeac158d723a66a47216d8">LL_USART_IsEnabledIT_LBD</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga9b9efc0780aeac158d723a66a47216d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART LIN Break Detection Interrupt is enabled or disabled.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga9b9efc0780aeac158d723a66a47216d8">More...</a><br /></td></tr>
<tr class="separator:ga9b9efc0780aeac158d723a66a47216d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93554294a4dad19f8be4309cd598f3c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gae93554294a4dad19f8be4309cd598f3c">LL_USART_IsEnabledIT_ERROR</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gae93554294a4dad19f8be4309cd598f3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Error Interrupt is enabled or disabled.  CR3 EIE LL_USART_IsEnabledIT_ERROR.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gae93554294a4dad19f8be4309cd598f3c">More...</a><br /></td></tr>
<tr class="separator:gae93554294a4dad19f8be4309cd598f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf85312e4d4b703a5368f1484c3c4e029"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gaf85312e4d4b703a5368f1484c3c4e029">LL_USART_IsEnabledIT_CTS</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gaf85312e4d4b703a5368f1484c3c4e029"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART CTS Interrupt is enabled or disabled.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gaf85312e4d4b703a5368f1484c3c4e029">More...</a><br /></td></tr>
<tr class="separator:gaf85312e4d4b703a5368f1484c3c4e029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc90df9490bc6c60c6b3da89bef865d4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gacc90df9490bc6c60c6b3da89bef865d4">LL_USART_IsEnabledIT_TXFT</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gacc90df9490bc6c60c6b3da89bef865d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if USART TX FIFO Threshold Interrupt is enabled or disabled.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gacc90df9490bc6c60c6b3da89bef865d4">More...</a><br /></td></tr>
<tr class="separator:gacc90df9490bc6c60c6b3da89bef865d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacecb6654525242d05a01d3709e557a23"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gacecb6654525242d05a01d3709e557a23">LL_USART_IsEnabledIT_TCBGT</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gacecb6654525242d05a01d3709e557a23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the Smartcard Transmission Complete Before Guard Time Interrupt is enabled or disabled.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gacecb6654525242d05a01d3709e557a23">More...</a><br /></td></tr>
<tr class="separator:gacecb6654525242d05a01d3709e557a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2261bc49ea5eb8c0669397a8a83c4153"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga2261bc49ea5eb8c0669397a8a83c4153">LL_USART_IsEnabledIT_RXFT</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga2261bc49ea5eb8c0669397a8a83c4153"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if USART RX FIFO Threshold Interrupt is enabled or disabled.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga2261bc49ea5eb8c0669397a8a83c4153">More...</a><br /></td></tr>
<tr class="separator:ga2261bc49ea5eb8c0669397a8a83c4153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04a688a6c6d55042f48ba48f78e21869"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#ga04a688a6c6d55042f48ba48f78e21869">LL_USART_EnableDMAReq_RX</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga04a688a6c6d55042f48ba48f78e21869"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA Mode for reception  CR3 DMAR LL_USART_EnableDMAReq_RX.  <a href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#ga04a688a6c6d55042f48ba48f78e21869">More...</a><br /></td></tr>
<tr class="separator:ga04a688a6c6d55042f48ba48f78e21869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7e834b872e512ed671b76e9071cec65"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#gac7e834b872e512ed671b76e9071cec65">LL_USART_DisableDMAReq_RX</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gac7e834b872e512ed671b76e9071cec65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA Mode for reception  CR3 DMAR LL_USART_DisableDMAReq_RX.  <a href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#gac7e834b872e512ed671b76e9071cec65">More...</a><br /></td></tr>
<tr class="separator:gac7e834b872e512ed671b76e9071cec65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa7173b4956e1591d77db1461e715fd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#ga4aa7173b4956e1591d77db1461e715fd">LL_USART_IsEnabledDMAReq_RX</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga4aa7173b4956e1591d77db1461e715fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if DMA Mode is enabled for reception  CR3 DMAR LL_USART_IsEnabledDMAReq_RX.  <a href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#ga4aa7173b4956e1591d77db1461e715fd">More...</a><br /></td></tr>
<tr class="separator:ga4aa7173b4956e1591d77db1461e715fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8aca8e7cf9a9716198e01ae95d321c3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#gaf8aca8e7cf9a9716198e01ae95d321c3">LL_USART_EnableDMAReq_TX</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gaf8aca8e7cf9a9716198e01ae95d321c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA Mode for transmission  CR3 DMAT LL_USART_EnableDMAReq_TX.  <a href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#gaf8aca8e7cf9a9716198e01ae95d321c3">More...</a><br /></td></tr>
<tr class="separator:gaf8aca8e7cf9a9716198e01ae95d321c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcb3c87487e7e7ad4191a30f8e2e0142"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#gafcb3c87487e7e7ad4191a30f8e2e0142">LL_USART_DisableDMAReq_TX</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gafcb3c87487e7e7ad4191a30f8e2e0142"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA Mode for transmission  CR3 DMAT LL_USART_DisableDMAReq_TX.  <a href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#gafcb3c87487e7e7ad4191a30f8e2e0142">More...</a><br /></td></tr>
<tr class="separator:gafcb3c87487e7e7ad4191a30f8e2e0142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd2c694d1cec882b239dfdb6ef176f88"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#gacd2c694d1cec882b239dfdb6ef176f88">LL_USART_IsEnabledDMAReq_TX</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gacd2c694d1cec882b239dfdb6ef176f88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if DMA Mode is enabled for transmission  CR3 DMAT LL_USART_IsEnabledDMAReq_TX.  <a href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#gacd2c694d1cec882b239dfdb6ef176f88">More...</a><br /></td></tr>
<tr class="separator:gacd2c694d1cec882b239dfdb6ef176f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd99c98615f060fdeebb1a55db3261b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#ga8cd99c98615f060fdeebb1a55db3261b">LL_USART_EnableDMADeactOnRxErr</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga8cd99c98615f060fdeebb1a55db3261b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA Disabling on Reception Error  CR3 DDRE LL_USART_EnableDMADeactOnRxErr.  <a href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#ga8cd99c98615f060fdeebb1a55db3261b">More...</a><br /></td></tr>
<tr class="separator:ga8cd99c98615f060fdeebb1a55db3261b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacec796c94f76fab72a352a19a8016af4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#gacec796c94f76fab72a352a19a8016af4">LL_USART_DisableDMADeactOnRxErr</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gacec796c94f76fab72a352a19a8016af4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA Disabling on Reception Error  CR3 DDRE LL_USART_DisableDMADeactOnRxErr.  <a href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#gacec796c94f76fab72a352a19a8016af4">More...</a><br /></td></tr>
<tr class="separator:gacec796c94f76fab72a352a19a8016af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b31f3e17cfdda89a724835ea3b6f70"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#gad4b31f3e17cfdda89a724835ea3b6f70">LL_USART_IsEnabledDMADeactOnRxErr</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gad4b31f3e17cfdda89a724835ea3b6f70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if DMA Disabling on Reception Error is disabled  CR3 DDRE LL_USART_IsEnabledDMADeactOnRxErr.  <a href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#gad4b31f3e17cfdda89a724835ea3b6f70">More...</a><br /></td></tr>
<tr class="separator:gad4b31f3e17cfdda89a724835ea3b6f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac83b571f502bb120d9db2473097ec12"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#gaac83b571f502bb120d9db2473097ec12">LL_USART_DMA_GetRegAddr</a> (USART_TypeDef *USARTx, uint32_t Direction)</td></tr>
<tr class="memdesc:gaac83b571f502bb120d9db2473097ec12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the data register address used for DMA transfer  RDR RDR LL_USART_DMA_GetRegAddr<br />
 TDR TDR LL_USART_DMA_GetRegAddr.  <a href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#gaac83b571f502bb120d9db2473097ec12">More...</a><br /></td></tr>
<tr class="separator:gaac83b571f502bb120d9db2473097ec12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bbe20b9fa7d20a54eeba8e5da311cb1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___data___management.html#ga7bbe20b9fa7d20a54eeba8e5da311cb1">LL_USART_ReceiveData8</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga7bbe20b9fa7d20a54eeba8e5da311cb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Receiver Data register (Receive Data value, 8 bits)  RDR RDR LL_USART_ReceiveData8.  <a href="group___u_s_a_r_t___l_l___e_f___data___management.html#ga7bbe20b9fa7d20a54eeba8e5da311cb1">More...</a><br /></td></tr>
<tr class="separator:ga7bbe20b9fa7d20a54eeba8e5da311cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d650f7c64d0a38cdbf9f28c80086bf7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___data___management.html#ga3d650f7c64d0a38cdbf9f28c80086bf7">LL_USART_ReceiveData9</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga3d650f7c64d0a38cdbf9f28c80086bf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Receiver Data register (Receive Data value, 9 bits)  RDR RDR LL_USART_ReceiveData9.  <a href="group___u_s_a_r_t___l_l___e_f___data___management.html#ga3d650f7c64d0a38cdbf9f28c80086bf7">More...</a><br /></td></tr>
<tr class="separator:ga3d650f7c64d0a38cdbf9f28c80086bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c874506364b61951e3e3fc17bbde786"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___data___management.html#ga1c874506364b61951e3e3fc17bbde786">LL_USART_TransmitData8</a> (USART_TypeDef *USARTx, uint8_t Value)</td></tr>
<tr class="memdesc:ga1c874506364b61951e3e3fc17bbde786"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write in Transmitter Data Register (Transmit Data value, 8 bits)  TDR TDR LL_USART_TransmitData8.  <a href="group___u_s_a_r_t___l_l___e_f___data___management.html#ga1c874506364b61951e3e3fc17bbde786">More...</a><br /></td></tr>
<tr class="separator:ga1c874506364b61951e3e3fc17bbde786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c390961e4d3b7edc7d2238093960e05"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___data___management.html#ga7c390961e4d3b7edc7d2238093960e05">LL_USART_TransmitData9</a> (USART_TypeDef *USARTx, uint16_t Value)</td></tr>
<tr class="memdesc:ga7c390961e4d3b7edc7d2238093960e05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write in Transmitter Data Register (Transmit Data value, 9 bits)  TDR TDR LL_USART_TransmitData9.  <a href="group___u_s_a_r_t___l_l___e_f___data___management.html#ga7c390961e4d3b7edc7d2238093960e05">More...</a><br /></td></tr>
<tr class="separator:ga7c390961e4d3b7edc7d2238093960e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae429c49ca51fcc91acb58eb877d1eb7a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___execution.html#gae429c49ca51fcc91acb58eb877d1eb7a">LL_USART_RequestAutoBaudRate</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:gae429c49ca51fcc91acb58eb877d1eb7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Request an Automatic Baud Rate measurement on next received data frame.  <a href="group___u_s_a_r_t___l_l___e_f___execution.html#gae429c49ca51fcc91acb58eb877d1eb7a">More...</a><br /></td></tr>
<tr class="separator:gae429c49ca51fcc91acb58eb877d1eb7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d4e598cc16ad33bdcd8cadf0212be73"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___execution.html#ga7d4e598cc16ad33bdcd8cadf0212be73">LL_USART_RequestBreakSending</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga7d4e598cc16ad33bdcd8cadf0212be73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Request Break sending  RQR SBKRQ LL_USART_RequestBreakSending.  <a href="group___u_s_a_r_t___l_l___e_f___execution.html#ga7d4e598cc16ad33bdcd8cadf0212be73">More...</a><br /></td></tr>
<tr class="separator:ga7d4e598cc16ad33bdcd8cadf0212be73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4157a64589bd494ef05a69d43501b134"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___execution.html#ga4157a64589bd494ef05a69d43501b134">LL_USART_RequestEnterMuteMode</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga4157a64589bd494ef05a69d43501b134"><td class="mdescLeft">&#160;</td><td class="mdescRight">Put USART in mute mode and set the RWU flag  RQR MMRQ LL_USART_RequestEnterMuteMode.  <a href="group___u_s_a_r_t___l_l___e_f___execution.html#ga4157a64589bd494ef05a69d43501b134">More...</a><br /></td></tr>
<tr class="separator:ga4157a64589bd494ef05a69d43501b134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d6329ea4ff30d32c5263bba4645fd87"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___execution.html#ga8d6329ea4ff30d32c5263bba4645fd87">LL_USART_RequestRxDataFlush</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga8d6329ea4ff30d32c5263bba4645fd87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Request a Receive Data and FIFO flush.  <a href="group___u_s_a_r_t___l_l___e_f___execution.html#ga8d6329ea4ff30d32c5263bba4645fd87">More...</a><br /></td></tr>
<tr class="separator:ga8d6329ea4ff30d32c5263bba4645fd87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2af29924e5322c6fe6f955f144c278a6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___execution.html#ga2af29924e5322c6fe6f955f144c278a6">LL_USART_RequestTxDataFlush</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga2af29924e5322c6fe6f955f144c278a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Request a Transmit data and FIFO flush.  <a href="group___u_s_a_r_t___l_l___e_f___execution.html#ga2af29924e5322c6fe6f955f144c278a6">More...</a><br /></td></tr>
<tr class="separator:ga2af29924e5322c6fe6f955f144c278a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95a4690227718257d142462d565d7593"><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___init.html#ga95a4690227718257d142462d565d7593">LL_USART_DeInit</a> (USART_TypeDef *USARTx)</td></tr>
<tr class="memdesc:ga95a4690227718257d142462d565d7593"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initialize USART registers (Registers restored to their default values).  <a href="group___u_s_a_r_t___l_l___e_f___init.html#ga95a4690227718257d142462d565d7593">More...</a><br /></td></tr>
<tr class="separator:ga95a4690227718257d142462d565d7593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8caf7116e412f8a52a2b1b2cdc1102f"><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___init.html#gaf8caf7116e412f8a52a2b1b2cdc1102f">LL_USART_Init</a> (USART_TypeDef *USARTx, <a class="el" href="struct_l_l___u_s_a_r_t___init_type_def.html">LL_USART_InitTypeDef</a> *USART_InitStruct)</td></tr>
<tr class="memdesc:gaf8caf7116e412f8a52a2b1b2cdc1102f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize USART registers according to the specified parameters in USART_InitStruct.  <a href="group___u_s_a_r_t___l_l___e_f___init.html#gaf8caf7116e412f8a52a2b1b2cdc1102f">More...</a><br /></td></tr>
<tr class="separator:gaf8caf7116e412f8a52a2b1b2cdc1102f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43023ffd7f9d383b01b75699316745c1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___init.html#ga43023ffd7f9d383b01b75699316745c1">LL_USART_StructInit</a> (<a class="el" href="struct_l_l___u_s_a_r_t___init_type_def.html">LL_USART_InitTypeDef</a> *USART_InitStruct)</td></tr>
<tr class="memdesc:ga43023ffd7f9d383b01b75699316745c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set each <a class="el" href="struct_l_l___u_s_a_r_t___init_type_def.html">LL_USART_InitTypeDef</a> field to default value.  <a href="group___u_s_a_r_t___l_l___e_f___init.html#ga43023ffd7f9d383b01b75699316745c1">More...</a><br /></td></tr>
<tr class="separator:ga43023ffd7f9d383b01b75699316745c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b87d760a8bc7d9450a04c5a176c004"><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___init.html#gaf0b87d760a8bc7d9450a04c5a176c004">LL_USART_ClockInit</a> (USART_TypeDef *USARTx, <a class="el" href="struct_l_l___u_s_a_r_t___clock_init_type_def.html">LL_USART_ClockInitTypeDef</a> *USART_ClockInitStruct)</td></tr>
<tr class="memdesc:gaf0b87d760a8bc7d9450a04c5a176c004"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize USART Clock related settings according to the specified parameters in the USART_ClockInitStruct.  <a href="group___u_s_a_r_t___l_l___e_f___init.html#gaf0b87d760a8bc7d9450a04c5a176c004">More...</a><br /></td></tr>
<tr class="separator:gaf0b87d760a8bc7d9450a04c5a176c004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ab3dec556d0dfa8be40844bd75d095d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___init.html#ga6ab3dec556d0dfa8be40844bd75d095d">LL_USART_ClockStructInit</a> (<a class="el" href="struct_l_l___u_s_a_r_t___clock_init_type_def.html">LL_USART_ClockInitTypeDef</a> *USART_ClockInitStruct)</td></tr>
<tr class="memdesc:ga6ab3dec556d0dfa8be40844bd75d095d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set each field of a <a class="el" href="struct_l_l___u_s_a_r_t___clock_init_type_def.html">LL_USART_ClockInitTypeDef</a> type structure to default value.  <a href="group___u_s_a_r_t___l_l___e_f___init.html#ga6ab3dec556d0dfa8be40844bd75d095d">More...</a><br /></td></tr>
<tr class="separator:ga6ab3dec556d0dfa8be40844bd75d095d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of USART LL module. </p>
<dl class="section author"><dt>Author</dt><dd>RF Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2020 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p>Definition in file <a class="el" href="rf__driver__ll__usart_8h_source.html">rf_driver_ll_usart.h</a>.</p>
</div></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.10-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Copyright &copy; 2022 by STMicrolectronics. All rights reserved.<br>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.10
</small></address>
</body>
</html>
