Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a939d60bf6324952a3729cb56ba1e9e4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_TX_behav xil_defaultlib.tb_TX xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baudGen(BAUD_RATE=195312)
Compiling module xil_defaultlib.TX(NB_DATA=8)
Compiling module xil_defaultlib.tb_TX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_TX_behav
