
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//grops_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401928 <.init>:
  401928:	stp	x29, x30, [sp, #-16]!
  40192c:	mov	x29, sp
  401930:	bl	401e40 <sqrt@plt+0x60>
  401934:	ldp	x29, x30, [sp], #16
  401938:	ret

Disassembly of section .plt:

0000000000401940 <_Znam@plt-0x20>:
  401940:	stp	x16, x30, [sp, #-16]!
  401944:	adrp	x16, 438000 <_ZdlPvm@@Base+0x1c0f0>
  401948:	ldr	x17, [x16, #4088]
  40194c:	add	x16, x16, #0xff8
  401950:	br	x17
  401954:	nop
  401958:	nop
  40195c:	nop

0000000000401960 <_Znam@plt>:
  401960:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16]
  401968:	add	x16, x16, #0x0
  40196c:	br	x17

0000000000401970 <fputs@plt>:
  401970:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #8]
  401978:	add	x16, x16, #0x8
  40197c:	br	x17

0000000000401980 <memcpy@plt>:
  401980:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #16]
  401988:	add	x16, x16, #0x10
  40198c:	br	x17

0000000000401990 <ungetc@plt>:
  401990:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #24]
  401998:	add	x16, x16, #0x18
  40199c:	br	x17

00000000004019a0 <isalnum@plt>:
  4019a0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #32]
  4019a8:	add	x16, x16, #0x20
  4019ac:	br	x17

00000000004019b0 <strlen@plt>:
  4019b0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #40]
  4019b8:	add	x16, x16, #0x28
  4019bc:	br	x17

00000000004019c0 <fprintf@plt>:
  4019c0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #48]
  4019c8:	add	x16, x16, #0x30
  4019cc:	br	x17

00000000004019d0 <ctime@plt>:
  4019d0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #56]
  4019d8:	add	x16, x16, #0x38
  4019dc:	br	x17

00000000004019e0 <putc@plt>:
  4019e0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #64]
  4019e8:	add	x16, x16, #0x40
  4019ec:	br	x17

00000000004019f0 <islower@plt>:
  4019f0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #72]
  4019f8:	add	x16, x16, #0x48
  4019fc:	br	x17

0000000000401a00 <fclose@plt>:
  401a00:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #80]
  401a08:	add	x16, x16, #0x50
  401a0c:	br	x17

0000000000401a10 <isspace@plt>:
  401a10:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #88]
  401a18:	add	x16, x16, #0x58
  401a1c:	br	x17

0000000000401a20 <memcmp@plt>:
  401a20:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #96]
  401a28:	add	x16, x16, #0x60
  401a2c:	br	x17

0000000000401a30 <strtol@plt>:
  401a30:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #104]
  401a38:	add	x16, x16, #0x68
  401a3c:	br	x17

0000000000401a40 <free@plt>:
  401a40:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #112]
  401a48:	add	x16, x16, #0x70
  401a4c:	br	x17

0000000000401a50 <strchr@plt>:
  401a50:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #120]
  401a58:	add	x16, x16, #0x78
  401a5c:	br	x17

0000000000401a60 <putenv@plt>:
  401a60:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #128]
  401a68:	add	x16, x16, #0x80
  401a6c:	br	x17

0000000000401a70 <_exit@plt>:
  401a70:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #136]
  401a78:	add	x16, x16, #0x88
  401a7c:	br	x17

0000000000401a80 <strerror@plt>:
  401a80:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401a84:	ldr	x17, [x16, #144]
  401a88:	add	x16, x16, #0x90
  401a8c:	br	x17

0000000000401a90 <strcpy@plt>:
  401a90:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401a94:	ldr	x17, [x16, #152]
  401a98:	add	x16, x16, #0x98
  401a9c:	br	x17

0000000000401aa0 <strtok@plt>:
  401aa0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401aa4:	ldr	x17, [x16, #160]
  401aa8:	add	x16, x16, #0xa0
  401aac:	br	x17

0000000000401ab0 <sprintf@plt>:
  401ab0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401ab4:	ldr	x17, [x16, #168]
  401ab8:	add	x16, x16, #0xa8
  401abc:	br	x17

0000000000401ac0 <isxdigit@plt>:
  401ac0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401ac4:	ldr	x17, [x16, #176]
  401ac8:	add	x16, x16, #0xb0
  401acc:	br	x17

0000000000401ad0 <unlink@plt>:
  401ad0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401ad4:	ldr	x17, [x16, #184]
  401ad8:	add	x16, x16, #0xb8
  401adc:	br	x17

0000000000401ae0 <putchar@plt>:
  401ae0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401ae4:	ldr	x17, [x16, #192]
  401ae8:	add	x16, x16, #0xc0
  401aec:	br	x17

0000000000401af0 <atan2@plt>:
  401af0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401af4:	ldr	x17, [x16, #200]
  401af8:	add	x16, x16, #0xc8
  401afc:	br	x17

0000000000401b00 <atoi@plt>:
  401b00:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401b04:	ldr	x17, [x16, #208]
  401b08:	add	x16, x16, #0xd0
  401b0c:	br	x17

0000000000401b10 <__libc_start_main@plt>:
  401b10:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401b14:	ldr	x17, [x16, #216]
  401b18:	add	x16, x16, #0xd8
  401b1c:	br	x17

0000000000401b20 <memchr@plt>:
  401b20:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401b24:	ldr	x17, [x16, #224]
  401b28:	add	x16, x16, #0xe0
  401b2c:	br	x17

0000000000401b30 <mkstemp@plt>:
  401b30:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401b34:	ldr	x17, [x16, #232]
  401b38:	add	x16, x16, #0xe8
  401b3c:	br	x17

0000000000401b40 <isgraph@plt>:
  401b40:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401b44:	ldr	x17, [x16, #240]
  401b48:	add	x16, x16, #0xf0
  401b4c:	br	x17

0000000000401b50 <setlocale@plt>:
  401b50:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401b54:	ldr	x17, [x16, #248]
  401b58:	add	x16, x16, #0xf8
  401b5c:	br	x17

0000000000401b60 <getc@plt>:
  401b60:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401b64:	ldr	x17, [x16, #256]
  401b68:	add	x16, x16, #0x100
  401b6c:	br	x17

0000000000401b70 <strncmp@plt>:
  401b70:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401b74:	ldr	x17, [x16, #264]
  401b78:	add	x16, x16, #0x108
  401b7c:	br	x17

0000000000401b80 <isprint@plt>:
  401b80:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401b84:	ldr	x17, [x16, #272]
  401b88:	add	x16, x16, #0x110
  401b8c:	br	x17

0000000000401b90 <strncpy@plt>:
  401b90:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401b94:	ldr	x17, [x16, #280]
  401b98:	add	x16, x16, #0x118
  401b9c:	br	x17

0000000000401ba0 <isupper@plt>:
  401ba0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401ba4:	ldr	x17, [x16, #288]
  401ba8:	add	x16, x16, #0x120
  401bac:	br	x17

0000000000401bb0 <fputc@plt>:
  401bb0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401bb4:	ldr	x17, [x16, #296]
  401bb8:	add	x16, x16, #0x128
  401bbc:	br	x17

0000000000401bc0 <__isoc99_sscanf@plt>:
  401bc0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401bc4:	ldr	x17, [x16, #304]
  401bc8:	add	x16, x16, #0x130
  401bcc:	br	x17

0000000000401bd0 <__cxa_atexit@plt>:
  401bd0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401bd4:	ldr	x17, [x16, #312]
  401bd8:	add	x16, x16, #0x138
  401bdc:	br	x17

0000000000401be0 <fflush@plt>:
  401be0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401be4:	ldr	x17, [x16, #320]
  401be8:	add	x16, x16, #0x140
  401bec:	br	x17

0000000000401bf0 <pathconf@plt>:
  401bf0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401bf4:	ldr	x17, [x16, #328]
  401bf8:	add	x16, x16, #0x148
  401bfc:	br	x17

0000000000401c00 <isalpha@plt>:
  401c00:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401c04:	ldr	x17, [x16, #336]
  401c08:	add	x16, x16, #0x150
  401c0c:	br	x17

0000000000401c10 <time@plt>:
  401c10:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401c14:	ldr	x17, [x16, #344]
  401c18:	add	x16, x16, #0x158
  401c1c:	br	x17

0000000000401c20 <_ZdaPv@plt>:
  401c20:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401c24:	ldr	x17, [x16, #352]
  401c28:	add	x16, x16, #0x160
  401c2c:	br	x17

0000000000401c30 <__errno_location@plt>:
  401c30:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401c34:	ldr	x17, [x16, #360]
  401c38:	add	x16, x16, #0x168
  401c3c:	br	x17

0000000000401c40 <wcwidth@plt>:
  401c40:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401c44:	ldr	x17, [x16, #368]
  401c48:	add	x16, x16, #0x170
  401c4c:	br	x17

0000000000401c50 <fopen@plt>:
  401c50:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401c54:	ldr	x17, [x16, #376]
  401c58:	add	x16, x16, #0x178
  401c5c:	br	x17

0000000000401c60 <__cxa_throw_bad_array_new_length@plt>:
  401c60:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401c64:	ldr	x17, [x16, #384]
  401c68:	add	x16, x16, #0x180
  401c6c:	br	x17

0000000000401c70 <strcmp@plt>:
  401c70:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401c74:	ldr	x17, [x16, #392]
  401c78:	add	x16, x16, #0x188
  401c7c:	br	x17

0000000000401c80 <fgets@plt>:
  401c80:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401c84:	ldr	x17, [x16, #400]
  401c88:	add	x16, x16, #0x190
  401c8c:	br	x17

0000000000401c90 <write@plt>:
  401c90:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401c94:	ldr	x17, [x16, #408]
  401c98:	add	x16, x16, #0x198
  401c9c:	br	x17

0000000000401ca0 <malloc@plt>:
  401ca0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401ca4:	ldr	x17, [x16, #416]
  401ca8:	add	x16, x16, #0x1a0
  401cac:	br	x17

0000000000401cb0 <ispunct@plt>:
  401cb0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401cb4:	ldr	x17, [x16, #424]
  401cb8:	add	x16, x16, #0x1a8
  401cbc:	br	x17

0000000000401cc0 <iscntrl@plt>:
  401cc0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401cc4:	ldr	x17, [x16, #432]
  401cc8:	add	x16, x16, #0x1b0
  401ccc:	br	x17

0000000000401cd0 <abort@plt>:
  401cd0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401cd4:	ldr	x17, [x16, #440]
  401cd8:	add	x16, x16, #0x1b8
  401cdc:	br	x17

0000000000401ce0 <getenv@plt>:
  401ce0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401ce4:	ldr	x17, [x16, #448]
  401ce8:	add	x16, x16, #0x1c0
  401cec:	br	x17

0000000000401cf0 <strcasecmp@plt>:
  401cf0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401cf4:	ldr	x17, [x16, #456]
  401cf8:	add	x16, x16, #0x1c8
  401cfc:	br	x17

0000000000401d00 <__gxx_personality_v0@plt>:
  401d00:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401d04:	ldr	x17, [x16, #464]
  401d08:	add	x16, x16, #0x1d0
  401d0c:	br	x17

0000000000401d10 <tan@plt>:
  401d10:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401d14:	ldr	x17, [x16, #472]
  401d18:	add	x16, x16, #0x1d8
  401d1c:	br	x17

0000000000401d20 <exit@plt>:
  401d20:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401d24:	ldr	x17, [x16, #480]
  401d28:	add	x16, x16, #0x1e0
  401d2c:	br	x17

0000000000401d30 <fwrite@plt>:
  401d30:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401d34:	ldr	x17, [x16, #488]
  401d38:	add	x16, x16, #0x1e8
  401d3c:	br	x17

0000000000401d40 <_Unwind_Resume@plt>:
  401d40:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401d44:	ldr	x17, [x16, #496]
  401d48:	add	x16, x16, #0x1f0
  401d4c:	br	x17

0000000000401d50 <ferror@plt>:
  401d50:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401d54:	ldr	x17, [x16, #504]
  401d58:	add	x16, x16, #0x1f8
  401d5c:	br	x17

0000000000401d60 <fdopen@plt>:
  401d60:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401d64:	ldr	x17, [x16, #512]
  401d68:	add	x16, x16, #0x200
  401d6c:	br	x17

0000000000401d70 <strncasecmp@plt>:
  401d70:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401d74:	ldr	x17, [x16, #520]
  401d78:	add	x16, x16, #0x208
  401d7c:	br	x17

0000000000401d80 <__gmon_start__@plt>:
  401d80:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401d84:	ldr	x17, [x16, #528]
  401d88:	add	x16, x16, #0x210
  401d8c:	br	x17

0000000000401d90 <__cxa_pure_virtual@plt>:
  401d90:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401d94:	ldr	x17, [x16, #536]
  401d98:	add	x16, x16, #0x218
  401d9c:	br	x17

0000000000401da0 <setbuf@plt>:
  401da0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401da4:	ldr	x17, [x16, #544]
  401da8:	add	x16, x16, #0x220
  401dac:	br	x17

0000000000401db0 <strcat@plt>:
  401db0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401db4:	ldr	x17, [x16, #552]
  401db8:	add	x16, x16, #0x228
  401dbc:	br	x17

0000000000401dc0 <fseek@plt>:
  401dc0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401dc4:	ldr	x17, [x16, #560]
  401dc8:	add	x16, x16, #0x230
  401dcc:	br	x17

0000000000401dd0 <printf@plt>:
  401dd0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401dd4:	ldr	x17, [x16, #568]
  401dd8:	add	x16, x16, #0x238
  401ddc:	br	x17

0000000000401de0 <sqrt@plt>:
  401de0:	adrp	x16, 439000 <_Znam@GLIBCXX_3.4>
  401de4:	ldr	x17, [x16, #576]
  401de8:	add	x16, x16, #0x240
  401dec:	br	x17

Disassembly of section .text:

0000000000401df0 <_Znwm@@Base-0x1a064>:
  401df0:	mov	x29, #0x0                   	// #0
  401df4:	mov	x30, #0x0                   	// #0
  401df8:	mov	x5, x0
  401dfc:	ldr	x1, [sp]
  401e00:	add	x2, sp, #0x8
  401e04:	mov	x6, sp
  401e08:	movz	x0, #0x0, lsl #48
  401e0c:	movk	x0, #0x0, lsl #32
  401e10:	movk	x0, #0x40, lsl #16
  401e14:	movk	x0, #0x83b8
  401e18:	movz	x3, #0x0, lsl #48
  401e1c:	movk	x3, #0x0, lsl #32
  401e20:	movk	x3, #0x41, lsl #16
  401e24:	movk	x3, #0xf298
  401e28:	movz	x4, #0x0, lsl #48
  401e2c:	movk	x4, #0x0, lsl #32
  401e30:	movk	x4, #0x41, lsl #16
  401e34:	movk	x4, #0xf318
  401e38:	bl	401b10 <__libc_start_main@plt>
  401e3c:	bl	401cd0 <abort@plt>
  401e40:	adrp	x0, 438000 <_ZdlPvm@@Base+0x1c0f0>
  401e44:	ldr	x0, [x0, #4064]
  401e48:	cbz	x0, 401e50 <sqrt@plt+0x70>
  401e4c:	b	401d80 <__gmon_start__@plt>
  401e50:	ret
  401e54:	stp	x29, x30, [sp, #-32]!
  401e58:	mov	x29, sp
  401e5c:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401e60:	add	x0, x0, #0x320
  401e64:	str	x0, [sp, #24]
  401e68:	ldr	x0, [sp, #24]
  401e6c:	str	x0, [sp, #24]
  401e70:	ldr	x1, [sp, #24]
  401e74:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401e78:	add	x0, x0, #0x320
  401e7c:	cmp	x1, x0
  401e80:	b.eq	401ebc <sqrt@plt+0xdc>  // b.none
  401e84:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  401e88:	add	x0, x0, #0x338
  401e8c:	ldr	x0, [x0]
  401e90:	str	x0, [sp, #16]
  401e94:	ldr	x0, [sp, #16]
  401e98:	str	x0, [sp, #16]
  401e9c:	ldr	x0, [sp, #16]
  401ea0:	cmp	x0, #0x0
  401ea4:	b.eq	401ec0 <sqrt@plt+0xe0>  // b.none
  401ea8:	ldr	x1, [sp, #16]
  401eac:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401eb0:	add	x0, x0, #0x320
  401eb4:	blr	x1
  401eb8:	b	401ec0 <sqrt@plt+0xe0>
  401ebc:	nop
  401ec0:	ldp	x29, x30, [sp], #32
  401ec4:	ret
  401ec8:	stp	x29, x30, [sp, #-48]!
  401ecc:	mov	x29, sp
  401ed0:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401ed4:	add	x0, x0, #0x320
  401ed8:	str	x0, [sp, #40]
  401edc:	ldr	x0, [sp, #40]
  401ee0:	str	x0, [sp, #40]
  401ee4:	ldr	x1, [sp, #40]
  401ee8:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401eec:	add	x0, x0, #0x320
  401ef0:	sub	x0, x1, x0
  401ef4:	asr	x0, x0, #3
  401ef8:	lsr	x1, x0, #63
  401efc:	add	x0, x1, x0
  401f00:	asr	x0, x0, #1
  401f04:	str	x0, [sp, #32]
  401f08:	ldr	x0, [sp, #32]
  401f0c:	cmp	x0, #0x0
  401f10:	b.eq	401f50 <sqrt@plt+0x170>  // b.none
  401f14:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  401f18:	add	x0, x0, #0x340
  401f1c:	ldr	x0, [x0]
  401f20:	str	x0, [sp, #24]
  401f24:	ldr	x0, [sp, #24]
  401f28:	str	x0, [sp, #24]
  401f2c:	ldr	x0, [sp, #24]
  401f30:	cmp	x0, #0x0
  401f34:	b.eq	401f54 <sqrt@plt+0x174>  // b.none
  401f38:	ldr	x2, [sp, #24]
  401f3c:	ldr	x1, [sp, #32]
  401f40:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401f44:	add	x0, x0, #0x320
  401f48:	blr	x2
  401f4c:	b	401f54 <sqrt@plt+0x174>
  401f50:	nop
  401f54:	ldp	x29, x30, [sp], #48
  401f58:	ret
  401f5c:	stp	x29, x30, [sp, #-16]!
  401f60:	mov	x29, sp
  401f64:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401f68:	add	x0, x0, #0x338
  401f6c:	ldrb	w0, [x0]
  401f70:	and	x0, x0, #0xff
  401f74:	cmp	x0, #0x0
  401f78:	b.ne	401f94 <sqrt@plt+0x1b4>  // b.any
  401f7c:	bl	401e54 <sqrt@plt+0x74>
  401f80:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401f84:	add	x0, x0, #0x338
  401f88:	mov	w1, #0x1                   	// #1
  401f8c:	strb	w1, [x0]
  401f90:	b	401f98 <sqrt@plt+0x1b8>
  401f94:	nop
  401f98:	ldp	x29, x30, [sp], #16
  401f9c:	ret
  401fa0:	stp	x29, x30, [sp, #-16]!
  401fa4:	mov	x29, sp
  401fa8:	bl	401ec8 <sqrt@plt+0xe8>
  401fac:	nop
  401fb0:	ldp	x29, x30, [sp], #16
  401fb4:	ret
  401fb8:	sub	sp, sp, #0x10
  401fbc:	str	d0, [sp, #8]
  401fc0:	ldr	d0, [sp, #8]
  401fc4:	mov	x0, #0x800000000000        	// #140737488355328
  401fc8:	movk	x0, #0x4066, lsl #48
  401fcc:	fmov	d1, x0
  401fd0:	fmul	d0, d0, d1
  401fd4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  401fd8:	ldr	d1, [x0, #216]
  401fdc:	fdiv	d0, d0, d1
  401fe0:	add	sp, sp, #0x10
  401fe4:	ret
  401fe8:	sub	sp, sp, #0x10
  401fec:	str	d0, [sp, #8]
  401ff0:	ldr	d0, [sp, #8]
  401ff4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  401ff8:	ldr	d1, [x0, #216]
  401ffc:	fmul	d0, d0, d1
  402000:	mov	x0, #0x800000000000        	// #140737488355328
  402004:	movk	x0, #0x4066, lsl #48
  402008:	fmov	d1, x0
  40200c:	fdiv	d0, d0, d1
  402010:	add	sp, sp, #0x10
  402014:	ret
  402018:	sub	sp, sp, #0x20
  40201c:	str	x0, [sp, #24]
  402020:	str	x1, [sp, #16]
  402024:	str	w2, [sp, #12]
  402028:	ldr	x0, [sp, #24]
  40202c:	ldr	x1, [sp, #16]
  402030:	str	x1, [x0]
  402034:	ldr	x0, [sp, #24]
  402038:	str	wzr, [x0, #8]
  40203c:	ldr	x0, [sp, #24]
  402040:	ldr	w1, [sp, #12]
  402044:	str	w1, [x0, #12]
  402048:	ldr	x0, [sp, #24]
  40204c:	str	wzr, [x0, #16]
  402050:	ldr	x0, [sp, #24]
  402054:	str	wzr, [x0, #20]
  402058:	nop
  40205c:	add	sp, sp, #0x20
  402060:	ret
  402064:	sub	sp, sp, #0x10
  402068:	str	x0, [sp, #8]
  40206c:	str	x1, [sp]
  402070:	ldr	x0, [sp, #8]
  402074:	ldr	x1, [sp]
  402078:	str	x1, [x0]
  40207c:	ldr	x0, [sp, #8]
  402080:	str	wzr, [x0, #8]
  402084:	ldr	x0, [sp, #8]
  402088:	add	sp, sp, #0x10
  40208c:	ret
  402090:	stp	x29, x30, [sp, #-48]!
  402094:	mov	x29, sp
  402098:	str	x0, [sp, #24]
  40209c:	str	x1, [sp, #16]
  4020a0:	ldr	x0, [sp, #16]
  4020a4:	bl	401b60 <getc@plt>
  4020a8:	str	w0, [sp, #44]
  4020ac:	ldr	w0, [sp, #44]
  4020b0:	cmn	w0, #0x1
  4020b4:	cset	w0, ne  // ne = any
  4020b8:	and	w0, w0, #0xff
  4020bc:	cmp	w0, #0x0
  4020c0:	b.eq	4020dc <sqrt@plt+0x2fc>  // b.none
  4020c4:	ldr	x0, [sp, #24]
  4020c8:	ldr	x0, [x0]
  4020cc:	mov	x1, x0
  4020d0:	ldr	w0, [sp, #44]
  4020d4:	bl	4019e0 <putc@plt>
  4020d8:	b	4020a0 <sqrt@plt+0x2c0>
  4020dc:	ldr	x0, [sp, #24]
  4020e0:	ldp	x29, x30, [sp], #48
  4020e4:	ret
  4020e8:	stp	x29, x30, [sp, #-32]!
  4020ec:	mov	x29, sp
  4020f0:	str	x0, [sp, #24]
  4020f4:	ldr	x0, [sp, #24]
  4020f8:	ldr	w0, [x0, #8]
  4020fc:	cmp	w0, #0x0
  402100:	b.eq	402128 <sqrt@plt+0x348>  // b.none
  402104:	ldr	x0, [sp, #24]
  402108:	ldr	x0, [x0]
  40210c:	mov	x1, x0
  402110:	mov	w0, #0xa                   	// #10
  402114:	bl	4019e0 <putc@plt>
  402118:	ldr	x0, [sp, #24]
  40211c:	str	wzr, [x0, #8]
  402120:	ldr	x0, [sp, #24]
  402124:	str	wzr, [x0, #16]
  402128:	ldr	x0, [sp, #24]
  40212c:	ldp	x29, x30, [sp], #32
  402130:	ret
  402134:	stp	x29, x30, [sp, #-32]!
  402138:	mov	x29, sp
  40213c:	str	x0, [sp, #24]
  402140:	str	x1, [sp, #16]
  402144:	ldr	x0, [sp, #16]
  402148:	cmp	x0, #0x0
  40214c:	b.eq	402160 <sqrt@plt+0x380>  // b.none
  402150:	ldr	x0, [sp, #16]
  402154:	ldrb	w0, [x0]
  402158:	cmp	w0, #0x0
  40215c:	b.ne	402168 <sqrt@plt+0x388>  // b.any
  402160:	ldr	x0, [sp, #24]
  402164:	b	4021e4 <sqrt@plt+0x404>
  402168:	ldr	x0, [sp, #24]
  40216c:	ldr	w0, [x0, #8]
  402170:	cmp	w0, #0x0
  402174:	b.eq	402194 <sqrt@plt+0x3b4>  // b.none
  402178:	ldr	x0, [sp, #24]
  40217c:	ldr	x0, [x0]
  402180:	mov	x1, x0
  402184:	mov	w0, #0xa                   	// #10
  402188:	bl	4019e0 <putc@plt>
  40218c:	ldr	x0, [sp, #24]
  402190:	str	wzr, [x0, #8]
  402194:	ldr	x0, [sp, #24]
  402198:	ldr	x0, [x0]
  40219c:	mov	x1, x0
  4021a0:	ldr	x0, [sp, #16]
  4021a4:	bl	401970 <fputs@plt>
  4021a8:	mov	w1, #0x0                   	// #0
  4021ac:	ldr	x0, [sp, #16]
  4021b0:	bl	401a50 <strchr@plt>
  4021b4:	sub	x0, x0, #0x1
  4021b8:	ldrb	w0, [x0]
  4021bc:	cmp	w0, #0xa
  4021c0:	b.eq	4021d8 <sqrt@plt+0x3f8>  // b.none
  4021c4:	ldr	x0, [sp, #24]
  4021c8:	ldr	x0, [x0]
  4021cc:	mov	x1, x0
  4021d0:	mov	w0, #0xa                   	// #10
  4021d4:	bl	4019e0 <putc@plt>
  4021d8:	ldr	x0, [sp, #24]
  4021dc:	str	wzr, [x0, #16]
  4021e0:	ldr	x0, [sp, #24]
  4021e4:	ldp	x29, x30, [sp], #32
  4021e8:	ret
  4021ec:	stp	x29, x30, [sp, #-32]!
  4021f0:	mov	x29, sp
  4021f4:	str	x0, [sp, #24]
  4021f8:	str	x1, [sp, #16]
  4021fc:	ldr	x0, [sp, #24]
  402200:	ldr	w0, [x0, #8]
  402204:	cmp	w0, #0x0
  402208:	b.eq	402220 <sqrt@plt+0x440>  // b.none
  40220c:	ldr	x0, [sp, #24]
  402210:	ldr	x0, [x0]
  402214:	mov	x1, x0
  402218:	mov	w0, #0xa                   	// #10
  40221c:	bl	4019e0 <putc@plt>
  402220:	ldr	x0, [sp, #24]
  402224:	ldr	x0, [x0]
  402228:	mov	x1, x0
  40222c:	mov	w0, #0x25                  	// #37
  402230:	bl	4019e0 <putc@plt>
  402234:	ldr	x0, [sp, #24]
  402238:	ldr	x0, [x0]
  40223c:	mov	x1, x0
  402240:	mov	w0, #0x25                  	// #37
  402244:	bl	4019e0 <putc@plt>
  402248:	ldr	x0, [sp, #24]
  40224c:	ldr	x0, [x0]
  402250:	mov	x1, x0
  402254:	ldr	x0, [sp, #16]
  402258:	bl	401970 <fputs@plt>
  40225c:	ldr	x0, [sp, #24]
  402260:	ldr	x0, [x0]
  402264:	mov	x1, x0
  402268:	mov	w0, #0xa                   	// #10
  40226c:	bl	4019e0 <putc@plt>
  402270:	ldr	x0, [sp, #24]
  402274:	str	wzr, [x0, #8]
  402278:	ldr	x0, [sp, #24]
  40227c:	str	wzr, [x0, #16]
  402280:	ldr	x0, [sp, #24]
  402284:	ldp	x29, x30, [sp], #32
  402288:	ret
  40228c:	stp	x29, x30, [sp, #-32]!
  402290:	mov	x29, sp
  402294:	str	x0, [sp, #24]
  402298:	str	x1, [sp, #16]
  40229c:	ldr	x0, [sp, #24]
  4022a0:	ldr	w0, [x0, #8]
  4022a4:	cmp	w0, #0x0
  4022a8:	b.eq	4022c0 <sqrt@plt+0x4e0>  // b.none
  4022ac:	ldr	x0, [sp, #24]
  4022b0:	ldr	x0, [x0]
  4022b4:	mov	x1, x0
  4022b8:	mov	w0, #0xa                   	// #10
  4022bc:	bl	4019e0 <putc@plt>
  4022c0:	ldr	x0, [sp, #24]
  4022c4:	ldr	x0, [x0]
  4022c8:	mov	x1, x0
  4022cc:	mov	w0, #0x25                  	// #37
  4022d0:	bl	4019e0 <putc@plt>
  4022d4:	ldr	x0, [sp, #24]
  4022d8:	ldr	x0, [x0]
  4022dc:	mov	x1, x0
  4022e0:	mov	w0, #0x25                  	// #37
  4022e4:	bl	4019e0 <putc@plt>
  4022e8:	ldr	x0, [sp, #24]
  4022ec:	ldr	x0, [x0]
  4022f0:	mov	x1, x0
  4022f4:	ldr	x0, [sp, #16]
  4022f8:	bl	401970 <fputs@plt>
  4022fc:	ldr	x0, [sp, #16]
  402300:	bl	4019b0 <strlen@plt>
  402304:	add	w0, w0, #0x2
  402308:	mov	w1, w0
  40230c:	ldr	x0, [sp, #24]
  402310:	str	w1, [x0, #8]
  402314:	ldr	x0, [sp, #24]
  402318:	ldp	x29, x30, [sp], #32
  40231c:	ret
  402320:	stp	x29, x30, [sp, #-32]!
  402324:	mov	x29, sp
  402328:	str	x0, [sp, #24]
  40232c:	ldr	x0, [sp, #24]
  402330:	ldr	w0, [x0, #8]
  402334:	cmp	w0, #0x0
  402338:	b.eq	402358 <sqrt@plt+0x578>  // b.none
  40233c:	ldr	x0, [sp, #24]
  402340:	ldr	x0, [x0]
  402344:	mov	x1, x0
  402348:	mov	w0, #0xa                   	// #10
  40234c:	bl	4019e0 <putc@plt>
  402350:	ldr	x0, [sp, #24]
  402354:	str	wzr, [x0, #8]
  402358:	ldr	x0, [sp, #24]
  40235c:	str	wzr, [x0, #16]
  402360:	ldr	x0, [sp, #24]
  402364:	ldp	x29, x30, [sp], #32
  402368:	ret
  40236c:	stp	x29, x30, [sp, #-48]!
  402370:	mov	x29, sp
  402374:	str	x0, [sp, #24]
  402378:	str	x1, [sp, #16]
  40237c:	ldr	x0, [sp, #16]
  402380:	bl	4019b0 <strlen@plt>
  402384:	str	w0, [sp, #44]
  402388:	ldr	x0, [sp, #24]
  40238c:	ldr	w1, [x0, #8]
  402390:	ldr	w0, [sp, #44]
  402394:	add	w1, w1, w0
  402398:	ldr	x0, [sp, #24]
  40239c:	ldr	w0, [x0, #12]
  4023a0:	cmp	w1, w0
  4023a4:	b.lt	4023e8 <sqrt@plt+0x608>  // b.tstop
  4023a8:	ldr	x0, [sp, #24]
  4023ac:	ldr	x0, [x0]
  4023b0:	mov	x1, x0
  4023b4:	mov	w0, #0xa                   	// #10
  4023b8:	bl	4019e0 <putc@plt>
  4023bc:	ldr	x0, [sp, #24]
  4023c0:	ldr	x0, [x0]
  4023c4:	mov	x3, x0
  4023c8:	mov	x2, #0x3                   	// #3
  4023cc:	mov	x1, #0x1                   	// #1
  4023d0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4023d4:	add	x0, x0, #0x378
  4023d8:	bl	401d30 <fwrite@plt>
  4023dc:	ldr	x0, [sp, #24]
  4023e0:	mov	w1, #0x3                   	// #3
  4023e4:	str	w1, [x0, #8]
  4023e8:	ldr	x0, [sp, #24]
  4023ec:	ldr	x0, [x0]
  4023f0:	mov	x1, x0
  4023f4:	mov	w0, #0x20                  	// #32
  4023f8:	bl	4019e0 <putc@plt>
  4023fc:	ldr	x0, [sp, #24]
  402400:	ldr	x0, [x0]
  402404:	mov	x1, x0
  402408:	ldr	x0, [sp, #16]
  40240c:	bl	401970 <fputs@plt>
  402410:	ldr	x0, [sp, #24]
  402414:	ldr	w1, [x0, #8]
  402418:	ldr	w0, [sp, #44]
  40241c:	add	w0, w0, #0x1
  402420:	add	w1, w1, w0
  402424:	ldr	x0, [sp, #24]
  402428:	str	w1, [x0, #8]
  40242c:	ldr	x0, [sp, #24]
  402430:	ldp	x29, x30, [sp], #48
  402434:	ret
  402438:	stp	x29, x30, [sp, #-32]!
  40243c:	mov	x29, sp
  402440:	str	x0, [sp, #24]
  402444:	str	w1, [sp, #20]
  402448:	ldr	w0, [sp, #20]
  40244c:	cmp	w0, #0x0
  402450:	b.lt	402468 <sqrt@plt+0x688>  // b.tstop
  402454:	ldr	w0, [sp, #20]
  402458:	cmp	w0, #0xa
  40245c:	b.gt	402468 <sqrt@plt+0x688>
  402460:	mov	w0, #0x1                   	// #1
  402464:	b	40246c <sqrt@plt+0x68c>
  402468:	mov	w0, #0x0                   	// #0
  40246c:	mov	w3, w0
  402470:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  402474:	add	x2, x0, #0x380
  402478:	mov	w1, #0xba                  	// #186
  40247c:	mov	w0, w3
  402480:	bl	408a68 <sqrt@plt+0x6c88>
  402484:	ldr	x0, [sp, #24]
  402488:	ldr	w1, [sp, #20]
  40248c:	str	w1, [x0, #20]
  402490:	ldr	x0, [sp, #24]
  402494:	ldp	x29, x30, [sp], #32
  402498:	ret
  40249c:	stp	x29, x30, [sp, #-32]!
  4024a0:	mov	x29, sp
  4024a4:	str	x0, [sp, #24]
  4024a8:	strb	w1, [sp, #23]
  4024ac:	ldr	x0, [sp, #24]
  4024b0:	ldr	w1, [x0, #8]
  4024b4:	ldr	x0, [sp, #24]
  4024b8:	ldr	w0, [x0, #12]
  4024bc:	cmp	w1, w0
  4024c0:	b.lt	4024e0 <sqrt@plt+0x700>  // b.tstop
  4024c4:	ldr	x0, [sp, #24]
  4024c8:	ldr	x0, [x0]
  4024cc:	mov	x1, x0
  4024d0:	mov	w0, #0xa                   	// #10
  4024d4:	bl	4019e0 <putc@plt>
  4024d8:	ldr	x0, [sp, #24]
  4024dc:	str	wzr, [x0, #8]
  4024e0:	ldrb	w2, [sp, #23]
  4024e4:	ldr	x0, [sp, #24]
  4024e8:	ldr	x0, [x0]
  4024ec:	mov	x1, x0
  4024f0:	mov	w0, w2
  4024f4:	bl	4019e0 <putc@plt>
  4024f8:	ldr	x0, [sp, #24]
  4024fc:	ldr	w0, [x0, #8]
  402500:	add	w1, w0, #0x1
  402504:	ldr	x0, [sp, #24]
  402508:	str	w1, [x0, #8]
  40250c:	ldr	x0, [sp, #24]
  402510:	str	wzr, [x0, #16]
  402514:	ldr	x0, [sp, #24]
  402518:	ldp	x29, x30, [sp], #32
  40251c:	ret
  402520:	stp	x29, x30, [sp, #-64]!
  402524:	mov	x29, sp
  402528:	str	x0, [sp, #40]
  40252c:	str	x1, [sp, #32]
  402530:	str	w2, [sp, #28]
  402534:	str	wzr, [sp, #60]
  402538:	str	wzr, [sp, #56]
  40253c:	ldr	w1, [sp, #56]
  402540:	ldr	w0, [sp, #28]
  402544:	cmp	w1, w0
  402548:	b.ge	4025fc <sqrt@plt+0x81c>  // b.tcont
  40254c:	ldrsw	x0, [sp, #56]
  402550:	ldr	x1, [sp, #32]
  402554:	add	x0, x1, x0
  402558:	ldrb	w0, [x0]
  40255c:	strb	w0, [sp, #55]
  402560:	ldrb	w0, [sp, #55]
  402564:	bl	408b88 <sqrt@plt+0x6da8>
  402568:	cmp	w0, #0x0
  40256c:	b.eq	402590 <sqrt@plt+0x7b0>  // b.none
  402570:	ldrb	w1, [sp, #55]
  402574:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  402578:	add	x0, x0, #0xd38
  40257c:	bl	408b4c <sqrt@plt+0x6d6c>
  402580:	cmp	w0, #0x0
  402584:	b.eq	402590 <sqrt@plt+0x7b0>  // b.none
  402588:	mov	w0, #0x1                   	// #1
  40258c:	b	402594 <sqrt@plt+0x7b4>
  402590:	mov	w0, #0x0                   	// #0
  402594:	cmp	w0, #0x0
  402598:	b.eq	4025e0 <sqrt@plt+0x800>  // b.none
  40259c:	ldrb	w0, [sp, #55]
  4025a0:	cmp	w0, #0x28
  4025a4:	b.eq	4025c0 <sqrt@plt+0x7e0>  // b.none
  4025a8:	ldrb	w0, [sp, #55]
  4025ac:	cmp	w0, #0x29
  4025b0:	b.eq	4025c0 <sqrt@plt+0x7e0>  // b.none
  4025b4:	ldrb	w0, [sp, #55]
  4025b8:	cmp	w0, #0x5c
  4025bc:	b.ne	4025d0 <sqrt@plt+0x7f0>  // b.any
  4025c0:	ldr	w0, [sp, #60]
  4025c4:	add	w0, w0, #0x2
  4025c8:	str	w0, [sp, #60]
  4025cc:	b	4025ec <sqrt@plt+0x80c>
  4025d0:	ldr	w0, [sp, #60]
  4025d4:	add	w0, w0, #0x1
  4025d8:	str	w0, [sp, #60]
  4025dc:	b	4025ec <sqrt@plt+0x80c>
  4025e0:	ldr	w0, [sp, #60]
  4025e4:	add	w0, w0, #0x4
  4025e8:	str	w0, [sp, #60]
  4025ec:	ldr	w0, [sp, #56]
  4025f0:	add	w0, w0, #0x1
  4025f4:	str	w0, [sp, #56]
  4025f8:	b	40253c <sqrt@plt+0x75c>
  4025fc:	ldr	w0, [sp, #28]
  402600:	lsl	w0, w0, #1
  402604:	ldr	w1, [sp, #60]
  402608:	cmp	w1, w0
  40260c:	b.le	402794 <sqrt@plt+0x9b4>
  402610:	ldr	x0, [sp, #40]
  402614:	ldr	w1, [x0, #8]
  402618:	ldr	w0, [sp, #28]
  40261c:	lsl	w0, w0, #1
  402620:	add	w0, w1, w0
  402624:	add	w1, w0, #0x1
  402628:	ldr	x0, [sp, #40]
  40262c:	ldr	w0, [x0, #12]
  402630:	cmp	w1, w0
  402634:	b.lt	402670 <sqrt@plt+0x890>  // b.tstop
  402638:	ldr	w0, [sp, #28]
  40263c:	add	w0, w0, #0x1
  402640:	lsl	w1, w0, #1
  402644:	ldr	x0, [sp, #40]
  402648:	ldr	w0, [x0, #12]
  40264c:	cmp	w1, w0
  402650:	b.gt	402670 <sqrt@plt+0x890>
  402654:	ldr	x0, [sp, #40]
  402658:	ldr	x0, [x0]
  40265c:	mov	x1, x0
  402660:	mov	w0, #0xa                   	// #10
  402664:	bl	4019e0 <putc@plt>
  402668:	ldr	x0, [sp, #40]
  40266c:	str	wzr, [x0, #8]
  402670:	ldr	x0, [sp, #40]
  402674:	ldr	w1, [x0, #8]
  402678:	ldr	x0, [sp, #40]
  40267c:	ldr	w0, [x0, #12]
  402680:	cmp	w1, w0
  402684:	b.lt	4026a4 <sqrt@plt+0x8c4>  // b.tstop
  402688:	ldr	x0, [sp, #40]
  40268c:	ldr	x0, [x0]
  402690:	mov	x1, x0
  402694:	mov	w0, #0xa                   	// #10
  402698:	bl	4019e0 <putc@plt>
  40269c:	ldr	x0, [sp, #40]
  4026a0:	str	wzr, [x0, #8]
  4026a4:	ldr	x0, [sp, #40]
  4026a8:	ldr	x0, [x0]
  4026ac:	mov	x1, x0
  4026b0:	mov	w0, #0x3c                  	// #60
  4026b4:	bl	4019e0 <putc@plt>
  4026b8:	ldr	x0, [sp, #40]
  4026bc:	ldr	w0, [x0, #8]
  4026c0:	add	w1, w0, #0x1
  4026c4:	ldr	x0, [sp, #40]
  4026c8:	str	w1, [x0, #8]
  4026cc:	str	wzr, [sp, #56]
  4026d0:	ldr	w1, [sp, #56]
  4026d4:	ldr	w0, [sp, #28]
  4026d8:	cmp	w1, w0
  4026dc:	b.ge	402768 <sqrt@plt+0x988>  // b.tcont
  4026e0:	ldr	x0, [sp, #40]
  4026e4:	ldr	w0, [x0, #8]
  4026e8:	add	w1, w0, #0x1
  4026ec:	ldr	x0, [sp, #40]
  4026f0:	ldr	w0, [x0, #12]
  4026f4:	cmp	w1, w0
  4026f8:	b.lt	402718 <sqrt@plt+0x938>  // b.tstop
  4026fc:	ldr	x0, [sp, #40]
  402700:	ldr	x0, [x0]
  402704:	mov	x1, x0
  402708:	mov	w0, #0xa                   	// #10
  40270c:	bl	4019e0 <putc@plt>
  402710:	ldr	x0, [sp, #40]
  402714:	str	wzr, [x0, #8]
  402718:	ldr	x0, [sp, #40]
  40271c:	ldr	x3, [x0]
  402720:	ldrsw	x0, [sp, #56]
  402724:	ldr	x1, [sp, #32]
  402728:	add	x0, x1, x0
  40272c:	ldrb	w0, [x0]
  402730:	mov	w2, w0
  402734:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  402738:	add	x1, x0, #0x3a0
  40273c:	mov	x0, x3
  402740:	bl	4019c0 <fprintf@plt>
  402744:	ldr	x0, [sp, #40]
  402748:	ldr	w0, [x0, #8]
  40274c:	add	w1, w0, #0x2
  402750:	ldr	x0, [sp, #40]
  402754:	str	w1, [x0, #8]
  402758:	ldr	w0, [sp, #56]
  40275c:	add	w0, w0, #0x1
  402760:	str	w0, [sp, #56]
  402764:	b	4026d0 <sqrt@plt+0x8f0>
  402768:	ldr	x0, [sp, #40]
  40276c:	ldr	x0, [x0]
  402770:	mov	x1, x0
  402774:	mov	w0, #0x3e                  	// #62
  402778:	bl	4019e0 <putc@plt>
  40277c:	ldr	x0, [sp, #40]
  402780:	ldr	w0, [x0, #8]
  402784:	add	w1, w0, #0x1
  402788:	ldr	x0, [sp, #40]
  40278c:	str	w1, [x0, #8]
  402790:	b	402a4c <sqrt@plt+0xc6c>
  402794:	ldr	x0, [sp, #40]
  402798:	ldr	w1, [x0, #8]
  40279c:	ldr	w0, [sp, #60]
  4027a0:	add	w0, w1, w0
  4027a4:	add	w1, w0, #0x1
  4027a8:	ldr	x0, [sp, #40]
  4027ac:	ldr	w0, [x0, #12]
  4027b0:	cmp	w1, w0
  4027b4:	b.lt	4027ec <sqrt@plt+0xa0c>  // b.tstop
  4027b8:	ldr	w0, [sp, #60]
  4027bc:	add	w1, w0, #0x1
  4027c0:	ldr	x0, [sp, #40]
  4027c4:	ldr	w0, [x0, #12]
  4027c8:	cmp	w1, w0
  4027cc:	b.ge	4027ec <sqrt@plt+0xa0c>  // b.tcont
  4027d0:	ldr	x0, [sp, #40]
  4027d4:	ldr	x0, [x0]
  4027d8:	mov	x1, x0
  4027dc:	mov	w0, #0xa                   	// #10
  4027e0:	bl	4019e0 <putc@plt>
  4027e4:	ldr	x0, [sp, #40]
  4027e8:	str	wzr, [x0, #8]
  4027ec:	ldr	x0, [sp, #40]
  4027f0:	ldr	w0, [x0, #8]
  4027f4:	add	w1, w0, #0x1
  4027f8:	ldr	x0, [sp, #40]
  4027fc:	ldr	w0, [x0, #12]
  402800:	cmp	w1, w0
  402804:	b.lt	402824 <sqrt@plt+0xa44>  // b.tstop
  402808:	ldr	x0, [sp, #40]
  40280c:	ldr	x0, [x0]
  402810:	mov	x1, x0
  402814:	mov	w0, #0xa                   	// #10
  402818:	bl	4019e0 <putc@plt>
  40281c:	ldr	x0, [sp, #40]
  402820:	str	wzr, [x0, #8]
  402824:	ldr	x0, [sp, #40]
  402828:	ldr	x0, [x0]
  40282c:	mov	x1, x0
  402830:	mov	w0, #0x28                  	// #40
  402834:	bl	4019e0 <putc@plt>
  402838:	ldr	x0, [sp, #40]
  40283c:	ldr	w0, [x0, #8]
  402840:	add	w1, w0, #0x1
  402844:	ldr	x0, [sp, #40]
  402848:	str	w1, [x0, #8]
  40284c:	str	wzr, [sp, #56]
  402850:	ldr	w1, [sp, #56]
  402854:	ldr	w0, [sp, #28]
  402858:	cmp	w1, w0
  40285c:	b.ge	402a24 <sqrt@plt+0xc44>  // b.tcont
  402860:	ldrsw	x0, [sp, #56]
  402864:	ldr	x1, [sp, #32]
  402868:	add	x0, x1, x0
  40286c:	ldrb	w0, [x0]
  402870:	strb	w0, [sp, #54]
  402874:	ldrb	w0, [sp, #54]
  402878:	bl	408b88 <sqrt@plt+0x6da8>
  40287c:	cmp	w0, #0x0
  402880:	b.eq	4028a4 <sqrt@plt+0xac4>  // b.none
  402884:	ldrb	w1, [sp, #54]
  402888:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40288c:	add	x0, x0, #0xd38
  402890:	bl	408b4c <sqrt@plt+0x6d6c>
  402894:	cmp	w0, #0x0
  402898:	b.eq	4028a4 <sqrt@plt+0xac4>  // b.none
  40289c:	mov	w0, #0x1                   	// #1
  4028a0:	b	4028a8 <sqrt@plt+0xac8>
  4028a4:	mov	w0, #0x0                   	// #0
  4028a8:	cmp	w0, #0x0
  4028ac:	b.eq	4028ec <sqrt@plt+0xb0c>  // b.none
  4028b0:	ldrb	w0, [sp, #54]
  4028b4:	cmp	w0, #0x28
  4028b8:	b.eq	4028d4 <sqrt@plt+0xaf4>  // b.none
  4028bc:	ldrb	w0, [sp, #54]
  4028c0:	cmp	w0, #0x29
  4028c4:	b.eq	4028d4 <sqrt@plt+0xaf4>  // b.none
  4028c8:	ldrb	w0, [sp, #54]
  4028cc:	cmp	w0, #0x5c
  4028d0:	b.ne	4028e0 <sqrt@plt+0xb00>  // b.any
  4028d4:	mov	w0, #0x2                   	// #2
  4028d8:	str	w0, [sp, #60]
  4028dc:	b	4028f4 <sqrt@plt+0xb14>
  4028e0:	mov	w0, #0x1                   	// #1
  4028e4:	str	w0, [sp, #60]
  4028e8:	b	4028f4 <sqrt@plt+0xb14>
  4028ec:	mov	w0, #0x4                   	// #4
  4028f0:	str	w0, [sp, #60]
  4028f4:	ldr	x0, [sp, #40]
  4028f8:	ldr	w1, [x0, #8]
  4028fc:	ldr	w0, [sp, #60]
  402900:	add	w1, w1, w0
  402904:	ldr	x0, [sp, #40]
  402908:	ldr	w0, [x0, #12]
  40290c:	cmp	w1, w0
  402910:	b.lt	402944 <sqrt@plt+0xb64>  // b.tstop
  402914:	ldr	x0, [sp, #40]
  402918:	ldr	x0, [x0]
  40291c:	mov	x1, x0
  402920:	mov	w0, #0x5c                  	// #92
  402924:	bl	4019e0 <putc@plt>
  402928:	ldr	x0, [sp, #40]
  40292c:	ldr	x0, [x0]
  402930:	mov	x1, x0
  402934:	mov	w0, #0xa                   	// #10
  402938:	bl	4019e0 <putc@plt>
  40293c:	ldr	x0, [sp, #40]
  402940:	str	wzr, [x0, #8]
  402944:	ldr	w0, [sp, #60]
  402948:	cmp	w0, #0x4
  40294c:	b.eq	4029c4 <sqrt@plt+0xbe4>  // b.none
  402950:	ldr	w0, [sp, #60]
  402954:	cmp	w0, #0x4
  402958:	b.gt	4029e8 <sqrt@plt+0xc08>
  40295c:	ldr	w0, [sp, #60]
  402960:	cmp	w0, #0x1
  402964:	b.eq	402978 <sqrt@plt+0xb98>  // b.none
  402968:	ldr	w0, [sp, #60]
  40296c:	cmp	w0, #0x2
  402970:	b.eq	402994 <sqrt@plt+0xbb4>  // b.none
  402974:	b	4029e8 <sqrt@plt+0xc08>
  402978:	ldrb	w2, [sp, #54]
  40297c:	ldr	x0, [sp, #40]
  402980:	ldr	x0, [x0]
  402984:	mov	x1, x0
  402988:	mov	w0, w2
  40298c:	bl	4019e0 <putc@plt>
  402990:	b	4029fc <sqrt@plt+0xc1c>
  402994:	ldr	x0, [sp, #40]
  402998:	ldr	x0, [x0]
  40299c:	mov	x1, x0
  4029a0:	mov	w0, #0x5c                  	// #92
  4029a4:	bl	4019e0 <putc@plt>
  4029a8:	ldrb	w2, [sp, #54]
  4029ac:	ldr	x0, [sp, #40]
  4029b0:	ldr	x0, [x0]
  4029b4:	mov	x1, x0
  4029b8:	mov	w0, w2
  4029bc:	bl	4019e0 <putc@plt>
  4029c0:	b	4029fc <sqrt@plt+0xc1c>
  4029c4:	ldr	x0, [sp, #40]
  4029c8:	ldr	x3, [x0]
  4029cc:	ldrb	w0, [sp, #54]
  4029d0:	mov	w2, w0
  4029d4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4029d8:	add	x1, x0, #0x3a8
  4029dc:	mov	x0, x3
  4029e0:	bl	4019c0 <fprintf@plt>
  4029e4:	b	4029fc <sqrt@plt+0xc1c>
  4029e8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4029ec:	add	x2, x0, #0x380
  4029f0:	mov	w1, #0x116                 	// #278
  4029f4:	mov	w0, #0x0                   	// #0
  4029f8:	bl	408a68 <sqrt@plt+0x6c88>
  4029fc:	ldr	x0, [sp, #40]
  402a00:	ldr	w1, [x0, #8]
  402a04:	ldr	w0, [sp, #60]
  402a08:	add	w1, w1, w0
  402a0c:	ldr	x0, [sp, #40]
  402a10:	str	w1, [x0, #8]
  402a14:	ldr	w0, [sp, #56]
  402a18:	add	w0, w0, #0x1
  402a1c:	str	w0, [sp, #56]
  402a20:	b	402850 <sqrt@plt+0xa70>
  402a24:	ldr	x0, [sp, #40]
  402a28:	ldr	x0, [x0]
  402a2c:	mov	x1, x0
  402a30:	mov	w0, #0x29                  	// #41
  402a34:	bl	4019e0 <putc@plt>
  402a38:	ldr	x0, [sp, #40]
  402a3c:	ldr	w0, [x0, #8]
  402a40:	add	w1, w0, #0x1
  402a44:	ldr	x0, [sp, #40]
  402a48:	str	w1, [x0, #8]
  402a4c:	ldr	x0, [sp, #40]
  402a50:	str	wzr, [x0, #16]
  402a54:	ldr	x0, [sp, #40]
  402a58:	ldp	x29, x30, [sp], #64
  402a5c:	ret
  402a60:	stp	x29, x30, [sp, #-48]!
  402a64:	mov	x29, sp
  402a68:	str	x0, [sp, #24]
  402a6c:	str	w1, [sp, #20]
  402a70:	add	x3, sp, #0x20
  402a74:	ldr	w2, [sp, #20]
  402a78:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  402a7c:	add	x1, x0, #0x3b0
  402a80:	mov	x0, x3
  402a84:	bl	401ab0 <sprintf@plt>
  402a88:	add	x0, sp, #0x20
  402a8c:	bl	4019b0 <strlen@plt>
  402a90:	str	w0, [sp, #44]
  402a94:	ldr	x0, [sp, #24]
  402a98:	ldr	w0, [x0, #8]
  402a9c:	cmp	w0, #0x0
  402aa0:	b.le	402af4 <sqrt@plt+0xd14>
  402aa4:	ldr	x0, [sp, #24]
  402aa8:	ldr	w1, [x0, #8]
  402aac:	ldr	w0, [sp, #44]
  402ab0:	add	w1, w1, w0
  402ab4:	ldr	x0, [sp, #24]
  402ab8:	ldr	w0, [x0, #16]
  402abc:	add	w1, w1, w0
  402ac0:	ldr	x0, [sp, #24]
  402ac4:	ldr	w0, [x0, #12]
  402ac8:	cmp	w1, w0
  402acc:	b.le	402af4 <sqrt@plt+0xd14>
  402ad0:	ldr	x0, [sp, #24]
  402ad4:	ldr	x0, [x0]
  402ad8:	mov	x1, x0
  402adc:	mov	w0, #0xa                   	// #10
  402ae0:	bl	4019e0 <putc@plt>
  402ae4:	ldr	x0, [sp, #24]
  402ae8:	str	wzr, [x0, #8]
  402aec:	ldr	x0, [sp, #24]
  402af0:	str	wzr, [x0, #16]
  402af4:	ldr	x0, [sp, #24]
  402af8:	ldr	w0, [x0, #16]
  402afc:	cmp	w0, #0x0
  402b00:	b.eq	402b2c <sqrt@plt+0xd4c>  // b.none
  402b04:	ldr	x0, [sp, #24]
  402b08:	ldr	x0, [x0]
  402b0c:	mov	x1, x0
  402b10:	mov	w0, #0x20                  	// #32
  402b14:	bl	4019e0 <putc@plt>
  402b18:	ldr	x0, [sp, #24]
  402b1c:	ldr	w0, [x0, #8]
  402b20:	add	w1, w0, #0x1
  402b24:	ldr	x0, [sp, #24]
  402b28:	str	w1, [x0, #8]
  402b2c:	ldr	x0, [sp, #24]
  402b30:	ldr	x1, [x0]
  402b34:	add	x0, sp, #0x20
  402b38:	bl	401970 <fputs@plt>
  402b3c:	ldr	x0, [sp, #24]
  402b40:	ldr	w1, [x0, #8]
  402b44:	ldr	w0, [sp, #44]
  402b48:	add	w1, w1, w0
  402b4c:	ldr	x0, [sp, #24]
  402b50:	str	w1, [x0, #8]
  402b54:	ldr	x0, [sp, #24]
  402b58:	mov	w1, #0x1                   	// #1
  402b5c:	str	w1, [x0, #16]
  402b60:	ldr	x0, [sp, #24]
  402b64:	ldp	x29, x30, [sp], #48
  402b68:	ret
  402b6c:	stp	x29, x30, [sp, #-48]!
  402b70:	mov	x29, sp
  402b74:	str	x0, [sp, #24]
  402b78:	str	w1, [sp, #20]
  402b7c:	ldr	x0, [sp, #24]
  402b80:	ldr	w0, [x0, #20]
  402b84:	mov	w1, w0
  402b88:	ldr	w0, [sp, #20]
  402b8c:	bl	41a3e0 <sqrt@plt+0x18600>
  402b90:	str	x0, [sp, #40]
  402b94:	ldr	x0, [sp, #40]
  402b98:	bl	4019b0 <strlen@plt>
  402b9c:	str	w0, [sp, #36]
  402ba0:	ldr	x0, [sp, #24]
  402ba4:	ldr	w0, [x0, #8]
  402ba8:	cmp	w0, #0x0
  402bac:	b.le	402c00 <sqrt@plt+0xe20>
  402bb0:	ldr	x0, [sp, #24]
  402bb4:	ldr	w1, [x0, #8]
  402bb8:	ldr	w0, [sp, #36]
  402bbc:	add	w1, w1, w0
  402bc0:	ldr	x0, [sp, #24]
  402bc4:	ldr	w0, [x0, #16]
  402bc8:	add	w1, w1, w0
  402bcc:	ldr	x0, [sp, #24]
  402bd0:	ldr	w0, [x0, #12]
  402bd4:	cmp	w1, w0
  402bd8:	b.le	402c00 <sqrt@plt+0xe20>
  402bdc:	ldr	x0, [sp, #24]
  402be0:	ldr	x0, [x0]
  402be4:	mov	x1, x0
  402be8:	mov	w0, #0xa                   	// #10
  402bec:	bl	4019e0 <putc@plt>
  402bf0:	ldr	x0, [sp, #24]
  402bf4:	str	wzr, [x0, #8]
  402bf8:	ldr	x0, [sp, #24]
  402bfc:	str	wzr, [x0, #16]
  402c00:	ldr	x0, [sp, #24]
  402c04:	ldr	w0, [x0, #16]
  402c08:	cmp	w0, #0x0
  402c0c:	b.eq	402c38 <sqrt@plt+0xe58>  // b.none
  402c10:	ldr	x0, [sp, #24]
  402c14:	ldr	x0, [x0]
  402c18:	mov	x1, x0
  402c1c:	mov	w0, #0x20                  	// #32
  402c20:	bl	4019e0 <putc@plt>
  402c24:	ldr	x0, [sp, #24]
  402c28:	ldr	w0, [x0, #8]
  402c2c:	add	w1, w0, #0x1
  402c30:	ldr	x0, [sp, #24]
  402c34:	str	w1, [x0, #8]
  402c38:	ldr	x0, [sp, #24]
  402c3c:	ldr	x0, [x0]
  402c40:	mov	x1, x0
  402c44:	ldr	x0, [sp, #40]
  402c48:	bl	401970 <fputs@plt>
  402c4c:	ldr	x0, [sp, #24]
  402c50:	ldr	w1, [x0, #8]
  402c54:	ldr	w0, [sp, #36]
  402c58:	add	w1, w1, w0
  402c5c:	ldr	x0, [sp, #24]
  402c60:	str	w1, [x0, #8]
  402c64:	ldr	x0, [sp, #24]
  402c68:	mov	w1, #0x1                   	// #1
  402c6c:	str	w1, [x0, #16]
  402c70:	ldr	x0, [sp, #24]
  402c74:	ldp	x29, x30, [sp], #48
  402c78:	ret
  402c7c:	stp	x29, x30, [sp, #-176]!
  402c80:	mov	x29, sp
  402c84:	str	x0, [sp, #24]
  402c88:	str	d0, [sp, #16]
  402c8c:	add	x2, sp, #0x28
  402c90:	ldr	d0, [sp, #16]
  402c94:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  402c98:	add	x1, x0, #0x3b8
  402c9c:	mov	x0, x2
  402ca0:	bl	401ab0 <sprintf@plt>
  402ca4:	add	x0, sp, #0x28
  402ca8:	bl	4019b0 <strlen@plt>
  402cac:	sub	w0, w0, #0x1
  402cb0:	str	w0, [sp, #172]
  402cb4:	ldrsw	x0, [sp, #172]
  402cb8:	add	x1, sp, #0x28
  402cbc:	ldrb	w0, [x1, x0]
  402cc0:	cmp	w0, #0x30
  402cc4:	b.ne	402cd8 <sqrt@plt+0xef8>  // b.any
  402cc8:	ldr	w0, [sp, #172]
  402ccc:	sub	w0, w0, #0x1
  402cd0:	str	w0, [sp, #172]
  402cd4:	b	402cb4 <sqrt@plt+0xed4>
  402cd8:	ldrsw	x0, [sp, #172]
  402cdc:	add	x1, sp, #0x28
  402ce0:	ldrb	w0, [x1, x0]
  402ce4:	cmp	w0, #0x2e
  402ce8:	b.ne	402cf8 <sqrt@plt+0xf18>  // b.any
  402cec:	ldr	w0, [sp, #172]
  402cf0:	sub	w0, w0, #0x1
  402cf4:	str	w0, [sp, #172]
  402cf8:	ldr	w0, [sp, #172]
  402cfc:	add	w0, w0, #0x1
  402d00:	str	w0, [sp, #172]
  402d04:	ldrsw	x0, [sp, #172]
  402d08:	add	x1, sp, #0x28
  402d0c:	strb	wzr, [x1, x0]
  402d10:	ldr	x0, [sp, #24]
  402d14:	ldr	w0, [x0, #8]
  402d18:	cmp	w0, #0x0
  402d1c:	b.le	402d70 <sqrt@plt+0xf90>
  402d20:	ldr	x0, [sp, #24]
  402d24:	ldr	w1, [x0, #8]
  402d28:	ldr	w0, [sp, #172]
  402d2c:	add	w1, w1, w0
  402d30:	ldr	x0, [sp, #24]
  402d34:	ldr	w0, [x0, #16]
  402d38:	add	w1, w1, w0
  402d3c:	ldr	x0, [sp, #24]
  402d40:	ldr	w0, [x0, #12]
  402d44:	cmp	w1, w0
  402d48:	b.le	402d70 <sqrt@plt+0xf90>
  402d4c:	ldr	x0, [sp, #24]
  402d50:	ldr	x0, [x0]
  402d54:	mov	x1, x0
  402d58:	mov	w0, #0xa                   	// #10
  402d5c:	bl	4019e0 <putc@plt>
  402d60:	ldr	x0, [sp, #24]
  402d64:	str	wzr, [x0, #8]
  402d68:	ldr	x0, [sp, #24]
  402d6c:	str	wzr, [x0, #16]
  402d70:	ldr	x0, [sp, #24]
  402d74:	ldr	w0, [x0, #16]
  402d78:	cmp	w0, #0x0
  402d7c:	b.eq	402da8 <sqrt@plt+0xfc8>  // b.none
  402d80:	ldr	x0, [sp, #24]
  402d84:	ldr	x0, [x0]
  402d88:	mov	x1, x0
  402d8c:	mov	w0, #0x20                  	// #32
  402d90:	bl	4019e0 <putc@plt>
  402d94:	ldr	x0, [sp, #24]
  402d98:	ldr	w0, [x0, #8]
  402d9c:	add	w1, w0, #0x1
  402da0:	ldr	x0, [sp, #24]
  402da4:	str	w1, [x0, #8]
  402da8:	ldr	x0, [sp, #24]
  402dac:	ldr	x1, [x0]
  402db0:	add	x0, sp, #0x28
  402db4:	bl	401970 <fputs@plt>
  402db8:	ldr	x0, [sp, #24]
  402dbc:	ldr	w1, [x0, #8]
  402dc0:	ldr	w0, [sp, #172]
  402dc4:	add	w1, w1, w0
  402dc8:	ldr	x0, [sp, #24]
  402dcc:	str	w1, [x0, #8]
  402dd0:	ldr	x0, [sp, #24]
  402dd4:	mov	w1, #0x1                   	// #1
  402dd8:	str	w1, [x0, #16]
  402ddc:	ldr	x0, [sp, #24]
  402de0:	ldp	x29, x30, [sp], #176
  402de4:	ret
  402de8:	stp	x29, x30, [sp, #-48]!
  402dec:	mov	x29, sp
  402df0:	str	x0, [sp, #24]
  402df4:	str	x1, [sp, #16]
  402df8:	ldr	x0, [sp, #16]
  402dfc:	bl	4019b0 <strlen@plt>
  402e00:	str	w0, [sp, #44]
  402e04:	ldr	x0, [sp, #24]
  402e08:	ldr	w0, [x0, #8]
  402e0c:	cmp	w0, #0x0
  402e10:	b.le	402e64 <sqrt@plt+0x1084>
  402e14:	ldr	x0, [sp, #24]
  402e18:	ldr	w1, [x0, #8]
  402e1c:	ldr	w0, [sp, #44]
  402e20:	add	w1, w1, w0
  402e24:	ldr	x0, [sp, #24]
  402e28:	ldr	w0, [x0, #16]
  402e2c:	add	w1, w1, w0
  402e30:	ldr	x0, [sp, #24]
  402e34:	ldr	w0, [x0, #12]
  402e38:	cmp	w1, w0
  402e3c:	b.le	402e64 <sqrt@plt+0x1084>
  402e40:	ldr	x0, [sp, #24]
  402e44:	ldr	x0, [x0]
  402e48:	mov	x1, x0
  402e4c:	mov	w0, #0xa                   	// #10
  402e50:	bl	4019e0 <putc@plt>
  402e54:	ldr	x0, [sp, #24]
  402e58:	str	wzr, [x0, #8]
  402e5c:	ldr	x0, [sp, #24]
  402e60:	str	wzr, [x0, #16]
  402e64:	ldr	x0, [sp, #24]
  402e68:	ldr	w0, [x0, #16]
  402e6c:	cmp	w0, #0x0
  402e70:	b.eq	402e9c <sqrt@plt+0x10bc>  // b.none
  402e74:	ldr	x0, [sp, #24]
  402e78:	ldr	x0, [x0]
  402e7c:	mov	x1, x0
  402e80:	mov	w0, #0x20                  	// #32
  402e84:	bl	4019e0 <putc@plt>
  402e88:	ldr	x0, [sp, #24]
  402e8c:	ldr	w0, [x0, #8]
  402e90:	add	w1, w0, #0x1
  402e94:	ldr	x0, [sp, #24]
  402e98:	str	w1, [x0, #8]
  402e9c:	ldr	x0, [sp, #24]
  402ea0:	ldr	x0, [x0]
  402ea4:	mov	x1, x0
  402ea8:	ldr	x0, [sp, #16]
  402eac:	bl	401970 <fputs@plt>
  402eb0:	ldr	x0, [sp, #24]
  402eb4:	ldr	w1, [x0, #8]
  402eb8:	ldr	w0, [sp, #44]
  402ebc:	add	w1, w1, w0
  402ec0:	ldr	x0, [sp, #24]
  402ec4:	str	w1, [x0, #8]
  402ec8:	ldr	x0, [sp, #24]
  402ecc:	mov	w1, #0x1                   	// #1
  402ed0:	str	w1, [x0, #16]
  402ed4:	ldr	x0, [sp, #24]
  402ed8:	ldp	x29, x30, [sp], #48
  402edc:	ret
  402ee0:	stp	x29, x30, [sp, #-176]!
  402ee4:	mov	x29, sp
  402ee8:	str	x0, [sp, #24]
  402eec:	str	w1, [sp, #20]
  402ef0:	ldr	w0, [sp, #20]
  402ef4:	ucvtf	d0, w0
  402ef8:	mov	x0, #0xffe000000000        	// #281337537757184
  402efc:	movk	x0, #0x40ef, lsl #48
  402f00:	fmov	d1, x0
  402f04:	fdiv	d0, d0, d1
  402f08:	add	x2, sp, #0x28
  402f0c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  402f10:	add	x1, x0, #0x3c0
  402f14:	mov	x0, x2
  402f18:	bl	401ab0 <sprintf@plt>
  402f1c:	add	x0, sp, #0x28
  402f20:	bl	4019b0 <strlen@plt>
  402f24:	str	w0, [sp, #172]
  402f28:	ldr	x0, [sp, #24]
  402f2c:	ldr	w0, [x0, #8]
  402f30:	cmp	w0, #0x0
  402f34:	b.le	402f88 <sqrt@plt+0x11a8>
  402f38:	ldr	x0, [sp, #24]
  402f3c:	ldr	w1, [x0, #8]
  402f40:	ldr	w0, [sp, #172]
  402f44:	add	w1, w1, w0
  402f48:	ldr	x0, [sp, #24]
  402f4c:	ldr	w0, [x0, #16]
  402f50:	add	w1, w1, w0
  402f54:	ldr	x0, [sp, #24]
  402f58:	ldr	w0, [x0, #12]
  402f5c:	cmp	w1, w0
  402f60:	b.le	402f88 <sqrt@plt+0x11a8>
  402f64:	ldr	x0, [sp, #24]
  402f68:	ldr	x0, [x0]
  402f6c:	mov	x1, x0
  402f70:	mov	w0, #0xa                   	// #10
  402f74:	bl	4019e0 <putc@plt>
  402f78:	ldr	x0, [sp, #24]
  402f7c:	str	wzr, [x0, #8]
  402f80:	ldr	x0, [sp, #24]
  402f84:	str	wzr, [x0, #16]
  402f88:	ldr	x0, [sp, #24]
  402f8c:	ldr	w0, [x0, #16]
  402f90:	cmp	w0, #0x0
  402f94:	b.eq	402fc0 <sqrt@plt+0x11e0>  // b.none
  402f98:	ldr	x0, [sp, #24]
  402f9c:	ldr	x0, [x0]
  402fa0:	mov	x1, x0
  402fa4:	mov	w0, #0x20                  	// #32
  402fa8:	bl	4019e0 <putc@plt>
  402fac:	ldr	x0, [sp, #24]
  402fb0:	ldr	w0, [x0, #8]
  402fb4:	add	w1, w0, #0x1
  402fb8:	ldr	x0, [sp, #24]
  402fbc:	str	w1, [x0, #8]
  402fc0:	ldr	x0, [sp, #24]
  402fc4:	ldr	x1, [x0]
  402fc8:	add	x0, sp, #0x28
  402fcc:	bl	401970 <fputs@plt>
  402fd0:	ldr	x0, [sp, #24]
  402fd4:	ldr	w1, [x0, #8]
  402fd8:	ldr	w0, [sp, #172]
  402fdc:	add	w1, w1, w0
  402fe0:	ldr	x0, [sp, #24]
  402fe4:	str	w1, [x0, #8]
  402fe8:	ldr	x0, [sp, #24]
  402fec:	mov	w1, #0x1                   	// #1
  402ff0:	str	w1, [x0, #16]
  402ff4:	ldr	x0, [sp, #24]
  402ff8:	ldp	x29, x30, [sp], #176
  402ffc:	ret
  403000:	stp	x29, x30, [sp, #-48]!
  403004:	mov	x29, sp
  403008:	str	x0, [sp, #24]
  40300c:	str	x1, [sp, #16]
  403010:	ldr	x0, [sp, #16]
  403014:	bl	4019b0 <strlen@plt>
  403018:	str	w0, [sp, #44]
  40301c:	ldr	x0, [sp, #24]
  403020:	ldr	w0, [x0, #8]
  403024:	cmp	w0, #0x0
  403028:	b.le	403068 <sqrt@plt+0x1288>
  40302c:	ldr	x0, [sp, #24]
  403030:	ldr	w1, [x0, #8]
  403034:	ldr	w0, [sp, #44]
  403038:	add	w1, w1, w0
  40303c:	ldr	x0, [sp, #24]
  403040:	ldr	w0, [x0, #12]
  403044:	cmp	w1, w0
  403048:	b.lt	403068 <sqrt@plt+0x1288>  // b.tstop
  40304c:	ldr	x0, [sp, #24]
  403050:	ldr	x0, [x0]
  403054:	mov	x1, x0
  403058:	mov	w0, #0xa                   	// #10
  40305c:	bl	4019e0 <putc@plt>
  403060:	ldr	x0, [sp, #24]
  403064:	str	wzr, [x0, #8]
  403068:	ldr	x0, [sp, #24]
  40306c:	ldr	x0, [x0]
  403070:	mov	x1, x0
  403074:	mov	w0, #0x2f                  	// #47
  403078:	bl	4019e0 <putc@plt>
  40307c:	ldr	x0, [sp, #24]
  403080:	ldr	x0, [x0]
  403084:	mov	x1, x0
  403088:	ldr	x0, [sp, #16]
  40308c:	bl	401970 <fputs@plt>
  403090:	ldr	x0, [sp, #24]
  403094:	ldr	w1, [x0, #8]
  403098:	ldr	w0, [sp, #44]
  40309c:	add	w0, w0, #0x1
  4030a0:	add	w1, w1, w0
  4030a4:	ldr	x0, [sp, #24]
  4030a8:	str	w1, [x0, #8]
  4030ac:	ldr	x0, [sp, #24]
  4030b0:	mov	w1, #0x1                   	// #1
  4030b4:	str	w1, [x0, #16]
  4030b8:	ldr	x0, [sp, #24]
  4030bc:	ldp	x29, x30, [sp], #48
  4030c0:	ret
  4030c4:	stp	x29, x30, [sp, #-64]!
  4030c8:	mov	x29, sp
  4030cc:	stp	x19, x20, [sp, #16]
  4030d0:	str	x0, [sp, #40]
  4030d4:	mov	x0, #0x80                  	// #128
  4030d8:	bl	41be54 <_Znwm@@Base>
  4030dc:	mov	x19, x0
  4030e0:	ldr	x1, [sp, #40]
  4030e4:	mov	x0, x19
  4030e8:	bl	403164 <sqrt@plt+0x1384>
  4030ec:	str	x19, [sp, #56]
  4030f0:	ldr	x0, [sp, #56]
  4030f4:	mov	w2, #0x0                   	// #0
  4030f8:	mov	x1, #0x0                   	// #0
  4030fc:	bl	415a64 <sqrt@plt+0x13c84>
  403100:	cmp	w0, #0x0
  403104:	cset	w0, eq  // eq = none
  403108:	and	w0, w0, #0xff
  40310c:	cmp	w0, #0x0
  403110:	b.eq	403138 <sqrt@plt+0x1358>  // b.none
  403114:	ldr	x0, [sp, #56]
  403118:	cmp	x0, #0x0
  40311c:	b.eq	403130 <sqrt@plt+0x1350>  // b.none
  403120:	ldr	x1, [x0]
  403124:	add	x1, x1, #0x8
  403128:	ldr	x1, [x1]
  40312c:	blr	x1
  403130:	mov	x0, #0x0                   	// #0
  403134:	b	403158 <sqrt@plt+0x1378>
  403138:	ldr	x0, [sp, #56]
  40313c:	b	403158 <sqrt@plt+0x1378>
  403140:	mov	x20, x0
  403144:	mov	x1, #0x80                  	// #128
  403148:	mov	x0, x19
  40314c:	bl	41bf10 <_ZdlPvm@@Base>
  403150:	mov	x0, x20
  403154:	bl	401d40 <_Unwind_Resume@plt>
  403158:	ldp	x19, x20, [sp, #16]
  40315c:	ldp	x29, x30, [sp], #64
  403160:	ret
  403164:	stp	x29, x30, [sp, #-32]!
  403168:	mov	x29, sp
  40316c:	str	x0, [sp, #24]
  403170:	str	x1, [sp, #16]
  403174:	ldr	x0, [sp, #24]
  403178:	ldr	x1, [sp, #16]
  40317c:	bl	413764 <sqrt@plt+0x11984>
  403180:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  403184:	add	x1, x0, #0x168
  403188:	ldr	x0, [sp, #24]
  40318c:	str	x1, [x0]
  403190:	ldr	x0, [sp, #24]
  403194:	mov	w1, #0xffffffff            	// #-1
  403198:	str	w1, [x0, #104]
  40319c:	ldr	x0, [sp, #24]
  4031a0:	str	xzr, [x0, #112]
  4031a4:	ldr	x0, [sp, #24]
  4031a8:	str	xzr, [x0, #120]
  4031ac:	nop
  4031b0:	ldp	x29, x30, [sp], #32
  4031b4:	ret
  4031b8:	stp	x29, x30, [sp, #-32]!
  4031bc:	mov	x29, sp
  4031c0:	str	x0, [sp, #24]
  4031c4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  4031c8:	add	x1, x0, #0x168
  4031cc:	ldr	x0, [sp, #24]
  4031d0:	str	x1, [x0]
  4031d4:	ldr	x0, [sp, #24]
  4031d8:	ldr	x0, [x0, #112]
  4031dc:	bl	401a40 <free@plt>
  4031e0:	ldr	x0, [sp, #24]
  4031e4:	ldr	x0, [x0, #120]
  4031e8:	cmp	x0, #0x0
  4031ec:	b.eq	4031fc <sqrt@plt+0x141c>  // b.none
  4031f0:	ldr	x0, [sp, #24]
  4031f4:	ldr	x0, [x0, #120]
  4031f8:	bl	401c20 <_ZdaPv@plt>
  4031fc:	ldr	x0, [sp, #24]
  403200:	bl	413824 <sqrt@plt+0x11a44>
  403204:	nop
  403208:	ldp	x29, x30, [sp], #32
  40320c:	ret
  403210:	stp	x29, x30, [sp, #-32]!
  403214:	mov	x29, sp
  403218:	str	x0, [sp, #24]
  40321c:	ldr	x0, [sp, #24]
  403220:	bl	4031b8 <sqrt@plt+0x13d8>
  403224:	mov	x1, #0x80                  	// #128
  403228:	ldr	x0, [sp, #24]
  40322c:	bl	41bf10 <_ZdlPvm@@Base>
  403230:	ldp	x29, x30, [sp], #32
  403234:	ret
  403238:	stp	x29, x30, [sp, #-64]!
  40323c:	mov	x29, sp
  403240:	str	x0, [sp, #56]
  403244:	str	x1, [sp, #48]
  403248:	str	x2, [sp, #40]
  40324c:	str	x3, [sp, #32]
  403250:	str	w4, [sp, #28]
  403254:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  403258:	add	x1, x0, #0x3c8
  40325c:	ldr	x0, [sp, #48]
  403260:	bl	401c70 <strcmp@plt>
  403264:	cmp	w0, #0x0
  403268:	b.ne	4032bc <sqrt@plt+0x14dc>  // b.any
  40326c:	ldr	x0, [sp, #40]
  403270:	cmp	x0, #0x0
  403274:	b.ne	4032a8 <sqrt@plt+0x14c8>  // b.any
  403278:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40327c:	add	x5, x0, #0x48
  403280:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  403284:	add	x4, x0, #0x48
  403288:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40328c:	add	x3, x0, #0x48
  403290:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  403294:	add	x2, x0, #0x3d8
  403298:	ldr	w1, [sp, #28]
  40329c:	ldr	x0, [sp, #32]
  4032a0:	bl	413054 <sqrt@plt+0x11274>
  4032a4:	b	4032bc <sqrt@plt+0x14dc>
  4032a8:	ldr	x0, [sp, #40]
  4032ac:	bl	41e110 <_ZdlPvm@@Base+0x2200>
  4032b0:	mov	x1, x0
  4032b4:	ldr	x0, [sp, #56]
  4032b8:	str	x1, [x0, #112]
  4032bc:	nop
  4032c0:	ldp	x29, x30, [sp], #64
  4032c4:	ret
  4032c8:	stp	x29, x30, [sp, #-48]!
  4032cc:	mov	x29, sp
  4032d0:	str	x0, [sp, #40]
  4032d4:	str	x1, [sp, #32]
  4032d8:	str	x2, [sp, #24]
  4032dc:	str	w3, [sp, #20]
  4032e0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4032e4:	add	x1, x0, #0x400
  4032e8:	ldr	x0, [sp, #40]
  4032ec:	bl	401c70 <strcmp@plt>
  4032f0:	cmp	w0, #0x0
  4032f4:	b.ne	403360 <sqrt@plt+0x1580>  // b.any
  4032f8:	ldr	x0, [sp, #32]
  4032fc:	cmp	x0, #0x0
  403300:	b.ne	403334 <sqrt@plt+0x1554>  // b.any
  403304:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  403308:	add	x5, x0, #0x48
  40330c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  403310:	add	x4, x0, #0x48
  403314:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  403318:	add	x3, x0, #0x48
  40331c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  403320:	add	x2, x0, #0x408
  403324:	ldr	w1, [sp, #20]
  403328:	ldr	x0, [sp, #24]
  40332c:	bl	413054 <sqrt@plt+0x11274>
  403330:	b	403360 <sqrt@plt+0x1580>
  403334:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403338:	add	x0, x0, #0x380
  40333c:	ldr	w0, [x0]
  403340:	cmp	w0, #0x0
  403344:	b.ne	403360 <sqrt@plt+0x1580>  // b.any
  403348:	ldr	x0, [sp, #32]
  40334c:	bl	401b00 <atoi@plt>
  403350:	mov	w1, w0
  403354:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403358:	add	x0, x0, #0x350
  40335c:	str	w1, [x0]
  403360:	nop
  403364:	ldp	x29, x30, [sp], #48
  403368:	ret
  40336c:	sub	sp, sp, #0x30
  403370:	str	x0, [sp, #24]
  403374:	str	x1, [sp, #16]
  403378:	str	w2, [sp, #12]
  40337c:	str	w3, [sp, #8]
  403380:	str	x4, [sp]
  403384:	ldr	x0, [sp, #24]
  403388:	ldr	x1, [sp, #16]
  40338c:	str	x1, [x0]
  403390:	ldr	x0, [sp, #24]
  403394:	ldr	w1, [sp, #12]
  403398:	str	w1, [x0, #8]
  40339c:	ldr	x0, [sp, #24]
  4033a0:	ldr	w1, [sp, #8]
  4033a4:	str	w1, [x0, #12]
  4033a8:	ldr	x0, [sp, #24]
  4033ac:	str	xzr, [x0, #16]
  4033b0:	ldr	x0, [sp, #24]
  4033b4:	ldr	x1, [sp]
  4033b8:	str	x1, [x0, #2072]
  4033bc:	str	wzr, [sp, #44]
  4033c0:	ldr	w0, [sp, #44]
  4033c4:	cmp	w0, #0xff
  4033c8:	b.gt	4033f4 <sqrt@plt+0x1614>
  4033cc:	ldr	x1, [sp, #24]
  4033d0:	ldrsw	x0, [sp, #44]
  4033d4:	add	x0, x0, #0x2
  4033d8:	lsl	x0, x0, #3
  4033dc:	add	x0, x1, x0
  4033e0:	str	xzr, [x0, #8]
  4033e4:	ldr	w0, [sp, #44]
  4033e8:	add	w0, w0, #0x1
  4033ec:	str	w0, [sp, #44]
  4033f0:	b	4033c0 <sqrt@plt+0x15e0>
  4033f4:	nop
  4033f8:	add	sp, sp, #0x30
  4033fc:	ret
  403400:	stp	x29, x30, [sp, #-32]!
  403404:	mov	x29, sp
  403408:	str	x0, [sp, #24]
  40340c:	ldr	x0, [sp, #24]
  403410:	ldr	x0, [x0, #16]
  403414:	cmp	x0, #0x0
  403418:	b.eq	403428 <sqrt@plt+0x1648>  // b.none
  40341c:	ldr	x0, [sp, #24]
  403420:	ldr	x0, [x0, #16]
  403424:	bl	401c20 <_ZdaPv@plt>
  403428:	nop
  40342c:	ldp	x29, x30, [sp], #32
  403430:	ret
  403434:	sub	sp, sp, #0x10
  403438:	str	x0, [sp, #8]
  40343c:	ldr	x0, [sp, #8]
  403440:	str	xzr, [x0]
  403444:	nop
  403448:	add	sp, sp, #0x10
  40344c:	ret
  403450:	sub	sp, sp, #0x30
  403454:	str	x0, [sp, #40]
  403458:	str	x1, [sp, #32]
  40345c:	str	x2, [sp, #24]
  403460:	str	w3, [sp, #20]
  403464:	str	w4, [sp, #16]
  403468:	str	w5, [sp, #12]
  40346c:	ldr	x0, [sp, #40]
  403470:	ldr	x1, [sp, #32]
  403474:	str	x1, [x0]
  403478:	ldr	x0, [sp, #40]
  40347c:	ldr	x1, [sp, #24]
  403480:	str	x1, [x0, #8]
  403484:	ldr	x0, [sp, #40]
  403488:	ldr	w1, [sp, #20]
  40348c:	str	w1, [x0, #16]
  403490:	ldr	x0, [sp, #40]
  403494:	ldr	w1, [sp, #16]
  403498:	str	w1, [x0, #20]
  40349c:	ldr	x0, [sp, #40]
  4034a0:	ldr	w1, [sp, #12]
  4034a4:	str	w1, [x0, #24]
  4034a8:	nop
  4034ac:	add	sp, sp, #0x30
  4034b0:	ret
  4034b4:	sub	sp, sp, #0x10
  4034b8:	str	x0, [sp, #8]
  4034bc:	str	x1, [sp]
  4034c0:	ldr	x0, [sp, #8]
  4034c4:	ldr	x1, [x0]
  4034c8:	ldr	x0, [sp]
  4034cc:	ldr	x0, [x0]
  4034d0:	cmp	x1, x0
  4034d4:	b.ne	403540 <sqrt@plt+0x1760>  // b.any
  4034d8:	ldr	x0, [sp, #8]
  4034dc:	ldr	x1, [x0, #8]
  4034e0:	ldr	x0, [sp]
  4034e4:	ldr	x0, [x0, #8]
  4034e8:	cmp	x1, x0
  4034ec:	b.ne	403540 <sqrt@plt+0x1760>  // b.any
  4034f0:	ldr	x0, [sp, #8]
  4034f4:	ldr	w1, [x0, #16]
  4034f8:	ldr	x0, [sp]
  4034fc:	ldr	w0, [x0, #16]
  403500:	cmp	w1, w0
  403504:	b.ne	403540 <sqrt@plt+0x1760>  // b.any
  403508:	ldr	x0, [sp, #8]
  40350c:	ldr	w1, [x0, #20]
  403510:	ldr	x0, [sp]
  403514:	ldr	w0, [x0, #20]
  403518:	cmp	w1, w0
  40351c:	b.ne	403540 <sqrt@plt+0x1760>  // b.any
  403520:	ldr	x0, [sp, #8]
  403524:	ldr	w1, [x0, #24]
  403528:	ldr	x0, [sp]
  40352c:	ldr	w0, [x0, #24]
  403530:	cmp	w1, w0
  403534:	b.ne	403540 <sqrt@plt+0x1760>  // b.any
  403538:	mov	w0, #0x1                   	// #1
  40353c:	b	403544 <sqrt@plt+0x1764>
  403540:	mov	w0, #0x0                   	// #0
  403544:	add	sp, sp, #0x10
  403548:	ret
  40354c:	stp	x29, x30, [sp, #-32]!
  403550:	mov	x29, sp
  403554:	str	x0, [sp, #24]
  403558:	str	x1, [sp, #16]
  40355c:	ldr	x1, [sp, #16]
  403560:	ldr	x0, [sp, #24]
  403564:	bl	4034b4 <sqrt@plt+0x16d4>
  403568:	cmp	w0, #0x0
  40356c:	cset	w0, eq  // eq = none
  403570:	and	w0, w0, #0xff
  403574:	ldp	x29, x30, [sp], #32
  403578:	ret
  40357c:	stp	x29, x30, [sp, #-64]!
  403580:	mov	x29, sp
  403584:	stp	x19, x20, [sp, #16]
  403588:	str	x0, [sp, #40]
  40358c:	str	d0, [sp, #32]
  403590:	ldr	x0, [sp, #40]
  403594:	bl	410078 <sqrt@plt+0xe298>
  403598:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40359c:	add	x1, x0, #0xf0
  4035a0:	ldr	x0, [sp, #40]
  4035a4:	str	x1, [x0]
  4035a8:	ldr	x0, [sp, #40]
  4035ac:	add	x0, x0, #0x40
  4035b0:	mov	w2, #0x48                  	// #72
  4035b4:	mov	x1, #0x0                   	// #0
  4035b8:	bl	402018 <sqrt@plt+0x238>
  4035bc:	ldr	x0, [sp, #40]
  4035c0:	str	wzr, [x0, #104]
  4035c4:	ldr	x0, [sp, #40]
  4035c8:	str	wzr, [x0, #372]
  4035cc:	ldr	x0, [sp, #40]
  4035d0:	add	x0, x0, #0x198
  4035d4:	bl	403434 <sqrt@plt+0x1654>
  4035d8:	ldr	x0, [sp, #40]
  4035dc:	add	x2, x0, #0x1b8
  4035e0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  4035e4:	add	x0, x0, #0x5d0
  4035e8:	ldr	x1, [x0]
  4035ec:	mov	x0, x2
  4035f0:	bl	408aa0 <sqrt@plt+0x6cc0>
  4035f4:	ldr	x0, [sp, #40]
  4035f8:	add	x0, x0, #0x1e0
  4035fc:	bl	403434 <sqrt@plt+0x1654>
  403600:	ldr	x0, [sp, #40]
  403604:	str	xzr, [x0, #512]
  403608:	ldr	x0, [sp, #40]
  40360c:	mov	w1, #0xffffffff            	// #-1
  403610:	str	w1, [x0, #520]
  403614:	ldr	x0, [sp, #40]
  403618:	mov	w1, #0xffffffff            	// #-1
  40361c:	str	w1, [x0, #524]
  403620:	ldr	x0, [sp, #40]
  403624:	mov	w1, #0xffffffff            	// #-1
  403628:	str	w1, [x0, #532]
  40362c:	ldr	x0, [sp, #40]
  403630:	add	x0, x0, #0x220
  403634:	mov	x19, #0x31                  	// #49
  403638:	mov	x20, x0
  40363c:	cmp	x19, #0x0
  403640:	b.lt	403658 <sqrt@plt+0x1878>  // b.tstop
  403644:	mov	x0, x20
  403648:	bl	403434 <sqrt@plt+0x1654>
  40364c:	add	x20, x20, #0x20
  403650:	sub	x19, x19, #0x1
  403654:	b	40363c <sqrt@plt+0x185c>
  403658:	ldr	x0, [sp, #40]
  40365c:	str	wzr, [x0, #2144]
  403660:	ldr	x0, [sp, #40]
  403664:	str	wzr, [x0, #2148]
  403668:	ldr	x0, [sp, #40]
  40366c:	str	wzr, [x0, #2152]
  403670:	ldr	x0, [sp, #40]
  403674:	add	x0, x0, #0x870
  403678:	bl	41d084 <_ZdlPvm@@Base+0x1174>
  40367c:	ldr	x0, [sp, #40]
  403680:	str	wzr, [x0, #2176]
  403684:	ldr	x0, [sp, #40]
  403688:	add	x0, x0, #0x888
  40368c:	bl	408f28 <sqrt@plt+0x7148>
  403690:	ldr	x0, [sp, #40]
  403694:	str	wzr, [x0, #2208]
  403698:	mov	w3, #0x1                   	// #1
  40369c:	mov	x2, #0x0                   	// #0
  4036a0:	mov	x1, #0x0                   	// #0
  4036a4:	mov	x0, #0x0                   	// #0
  4036a8:	bl	41ee04 <_ZdlPvm@@Base+0x2ef4>
  4036ac:	mov	x1, x0
  4036b0:	ldr	x0, [sp, #40]
  4036b4:	str	x1, [x0, #56]
  4036b8:	ldr	x0, [sp, #40]
  4036bc:	add	x2, x0, #0x40
  4036c0:	ldr	x0, [sp, #40]
  4036c4:	ldr	x0, [x0, #56]
  4036c8:	mov	x1, x0
  4036cc:	mov	x0, x2
  4036d0:	bl	402064 <sqrt@plt+0x284>
  4036d4:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  4036d8:	add	x0, x0, #0x25c
  4036dc:	ldr	w0, [x0]
  4036e0:	cmp	w0, #0x0
  4036e4:	b.ge	4036f8 <sqrt@plt+0x1918>  // b.tcont
  4036e8:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  4036ec:	add	x0, x0, #0x25c
  4036f0:	mov	w1, #0x28                  	// #40
  4036f4:	str	w1, [x0]
  4036f8:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  4036fc:	add	x0, x0, #0x6f0
  403700:	ldr	w0, [x0]
  403704:	cmp	w0, #0x1
  403708:	b.eq	403730 <sqrt@plt+0x1950>  // b.none
  40370c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  403710:	add	x3, x0, #0x48
  403714:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  403718:	add	x2, x0, #0x48
  40371c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  403720:	add	x1, x0, #0x48
  403724:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  403728:	add	x0, x0, #0x430
  40372c:	bl	413018 <sqrt@plt+0x11238>
  403730:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  403734:	add	x0, x0, #0x6f4
  403738:	ldr	w0, [x0]
  40373c:	cmp	w0, #0x1
  403740:	b.eq	403768 <sqrt@plt+0x1988>  // b.none
  403744:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  403748:	add	x3, x0, #0x48
  40374c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  403750:	add	x2, x0, #0x48
  403754:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  403758:	add	x1, x0, #0x48
  40375c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  403760:	add	x0, x0, #0x450
  403764:	bl	413018 <sqrt@plt+0x11238>
  403768:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40376c:	add	x0, x0, #0x68
  403770:	ldr	w1, [x0]
  403774:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  403778:	add	x0, x0, #0x6f8
  40377c:	ldr	w2, [x0]
  403780:	mov	w0, w2
  403784:	lsl	w0, w0, #3
  403788:	add	w0, w0, w2
  40378c:	lsl	w0, w0, #3
  403790:	sdiv	w2, w1, w0
  403794:	mul	w0, w2, w0
  403798:	sub	w0, w1, w0
  40379c:	cmp	w0, #0x0
  4037a0:	b.eq	4037c8 <sqrt@plt+0x19e8>  // b.none
  4037a4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4037a8:	add	x3, x0, #0x48
  4037ac:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4037b0:	add	x2, x0, #0x48
  4037b4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4037b8:	add	x1, x0, #0x48
  4037bc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4037c0:	add	x0, x0, #0x470
  4037c4:	bl	413018 <sqrt@plt+0x11238>
  4037c8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4037cc:	add	x0, x0, #0x68
  4037d0:	ldr	w0, [x0]
  4037d4:	str	w0, [sp, #60]
  4037d8:	str	wzr, [sp, #56]
  4037dc:	ldr	w2, [sp, #60]
  4037e0:	mov	w0, #0x6667                	// #26215
  4037e4:	movk	w0, #0x6666, lsl #16
  4037e8:	smull	x0, w2, w0
  4037ec:	lsr	x0, x0, #32
  4037f0:	asr	w1, w0, #2
  4037f4:	asr	w0, w2, #31
  4037f8:	sub	w1, w1, w0
  4037fc:	mov	w0, w1
  403800:	lsl	w0, w0, #2
  403804:	add	w0, w0, w1
  403808:	lsl	w0, w0, #1
  40380c:	sub	w1, w2, w0
  403810:	cmp	w1, #0x0
  403814:	b.ne	40384c <sqrt@plt+0x1a6c>  // b.any
  403818:	ldr	w0, [sp, #60]
  40381c:	mov	w1, #0x6667                	// #26215
  403820:	movk	w1, #0x6666, lsl #16
  403824:	smull	x1, w0, w1
  403828:	lsr	x1, x1, #32
  40382c:	asr	w1, w1, #2
  403830:	asr	w0, w0, #31
  403834:	sub	w0, w1, w0
  403838:	str	w0, [sp, #60]
  40383c:	ldr	w0, [sp, #56]
  403840:	add	w0, w0, #0x1
  403844:	str	w0, [sp, #56]
  403848:	b	4037dc <sqrt@plt+0x19fc>
  40384c:	ldr	x0, [sp, #40]
  403850:	ldr	w1, [sp, #60]
  403854:	str	w1, [x0, #88]
  403858:	ldr	x0, [sp, #40]
  40385c:	add	x0, x0, #0x40
  403860:	ldr	w1, [sp, #56]
  403864:	bl	402438 <sqrt@plt+0x658>
  403868:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  40386c:	add	x0, x0, #0x498
  403870:	bl	41ba60 <sqrt@plt+0x19c80>
  403874:	mov	x1, x0
  403878:	ldr	x0, [sp, #40]
  40387c:	str	x1, [x0, #96]
  403880:	ldr	d0, [sp, #32]
  403884:	fcmp	d0, #0.0
  403888:	b.ne	4038a4 <sqrt@plt+0x1ac4>  // b.any
  40388c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  403890:	add	x0, x0, #0x74
  403894:	ldr	w1, [x0]
  403898:	ldr	x0, [sp, #40]
  40389c:	str	w1, [x0, #108]
  4038a0:	b	4038d0 <sqrt@plt+0x1af0>
  4038a4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4038a8:	add	x0, x0, #0x68
  4038ac:	ldr	w0, [x0]
  4038b0:	scvtf	d1, w0
  4038b4:	ldr	d0, [sp, #32]
  4038b8:	fmul	d1, d1, d0
  4038bc:	fmov	d0, #5.000000000000000000e-01
  4038c0:	fadd	d0, d1, d0
  4038c4:	fcvtzs	w1, d0
  4038c8:	ldr	x0, [sp, #40]
  4038cc:	str	w1, [x0, #108]
  4038d0:	ldr	x0, [sp, #40]
  4038d4:	ldr	w0, [x0, #108]
  4038d8:	cmp	w0, #0x0
  4038dc:	b.ne	4038fc <sqrt@plt+0x1b1c>  // b.any
  4038e0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4038e4:	add	x0, x0, #0x68
  4038e8:	ldr	w1, [x0]
  4038ec:	mov	w0, #0xb                   	// #11
  4038f0:	mul	w1, w1, w0
  4038f4:	ldr	x0, [sp, #40]
  4038f8:	str	w1, [x0, #108]
  4038fc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  403900:	add	x0, x0, #0x68
  403904:	ldr	w1, [x0]
  403908:	mov	w0, #0x193f                	// #6463
  40390c:	movk	w0, #0x1, lsl #16
  403910:	cmp	w1, w0
  403914:	cset	w0, gt
  403918:	and	w0, w0, #0xff
  40391c:	mov	w1, w0
  403920:	ldr	x0, [sp, #40]
  403924:	str	w1, [x0, #112]
  403928:	b	403974 <sqrt@plt+0x1b94>
  40392c:	mov	x19, x0
  403930:	ldr	x0, [sp, #40]
  403934:	add	x0, x0, #0x888
  403938:	bl	40903c <sqrt@plt+0x725c>
  40393c:	b	403944 <sqrt@plt+0x1b64>
  403940:	mov	x19, x0
  403944:	ldr	x0, [sp, #40]
  403948:	add	x0, x0, #0x870
  40394c:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  403950:	b	403958 <sqrt@plt+0x1b78>
  403954:	mov	x19, x0
  403958:	ldr	x0, [sp, #40]
  40395c:	add	x0, x0, #0x1b8
  403960:	bl	410ca8 <sqrt@plt+0xeec8>
  403964:	ldr	x0, [sp, #40]
  403968:	bl	4100b4 <sqrt@plt+0xe2d4>
  40396c:	mov	x0, x19
  403970:	bl	401d40 <_Unwind_Resume@plt>
  403974:	ldp	x19, x20, [sp, #16]
  403978:	ldp	x29, x30, [sp], #64
  40397c:	ret
  403980:	stp	x29, x30, [sp, #-64]!
  403984:	mov	x29, sp
  403988:	str	x0, [sp, #24]
  40398c:	str	x1, [sp, #16]
  403990:	ldr	x0, [sp, #16]
  403994:	ldr	w0, [x0, #104]
  403998:	cmp	w0, #0x0
  40399c:	b.lt	4039ac <sqrt@plt+0x1bcc>  // b.tstop
  4039a0:	ldr	x0, [sp, #16]
  4039a4:	ldr	w0, [x0, #104]
  4039a8:	b	403a74 <sqrt@plt+0x1c94>
  4039ac:	ldr	x0, [sp, #24]
  4039b0:	ldr	x0, [x0, #8]
  4039b4:	str	x0, [sp, #56]
  4039b8:	ldr	x0, [sp, #56]
  4039bc:	cmp	x0, #0x0
  4039c0:	b.eq	403a50 <sqrt@plt+0x1c70>  // b.none
  4039c4:	ldr	x0, [sp, #56]
  4039c8:	ldr	x0, [x0]
  4039cc:	ldr	x1, [sp, #16]
  4039d0:	cmp	x1, x0
  4039d4:	b.eq	403a40 <sqrt@plt+0x1c60>  // b.none
  4039d8:	ldr	x0, [sp, #56]
  4039dc:	ldr	x0, [x0]
  4039e0:	ldr	x0, [x0, #112]
  4039e4:	str	x0, [sp, #48]
  4039e8:	ldr	x0, [sp, #56]
  4039ec:	ldr	x0, [x0]
  4039f0:	ldr	w0, [x0, #104]
  4039f4:	str	w0, [sp, #44]
  4039f8:	ldr	x0, [sp, #48]
  4039fc:	cmp	x0, #0x0
  403a00:	b.eq	403a40 <sqrt@plt+0x1c60>  // b.none
  403a04:	ldr	w0, [sp, #44]
  403a08:	cmp	w0, #0x0
  403a0c:	b.lt	403a40 <sqrt@plt+0x1c60>  // b.tstop
  403a10:	ldr	x0, [sp, #16]
  403a14:	ldr	x0, [x0, #112]
  403a18:	ldr	x1, [sp, #48]
  403a1c:	bl	401c70 <strcmp@plt>
  403a20:	cmp	w0, #0x0
  403a24:	b.ne	403a40 <sqrt@plt+0x1c60>  // b.any
  403a28:	ldr	x0, [sp, #16]
  403a2c:	ldr	w1, [sp, #44]
  403a30:	str	w1, [x0, #104]
  403a34:	ldr	x0, [sp, #16]
  403a38:	ldr	w0, [x0, #104]
  403a3c:	b	403a74 <sqrt@plt+0x1c94>
  403a40:	ldr	x0, [sp, #56]
  403a44:	ldr	x0, [x0, #8]
  403a48:	str	x0, [sp, #56]
  403a4c:	b	4039b8 <sqrt@plt+0x1bd8>
  403a50:	ldr	x0, [sp, #24]
  403a54:	ldr	w0, [x0, #2148]
  403a58:	add	w2, w0, #0x1
  403a5c:	ldr	x1, [sp, #24]
  403a60:	str	w2, [x1, #2148]
  403a64:	ldr	x1, [sp, #16]
  403a68:	str	w0, [x1, #104]
  403a6c:	ldr	x0, [sp, #16]
  403a70:	ldr	w0, [x0, #104]
  403a74:	ldp	x29, x30, [sp], #64
  403a78:	ret
  403a7c:	stp	x29, x30, [sp, #-80]!
  403a80:	mov	x29, sp
  403a84:	stp	x19, x20, [sp, #16]
  403a88:	str	x0, [sp, #56]
  403a8c:	str	x1, [sp, #48]
  403a90:	str	x2, [sp, #40]
  403a94:	str	x3, [sp, #32]
  403a98:	ldr	x1, [sp, #40]
  403a9c:	ldr	x0, [sp, #48]
  403aa0:	bl	414ccc <sqrt@plt+0x12eec>
  403aa4:	str	w0, [sp, #68]
  403aa8:	ldr	w0, [sp, #68]
  403aac:	and	w1, w0, #0xff
  403ab0:	ldr	x0, [sp, #32]
  403ab4:	strb	w1, [x0]
  403ab8:	ldr	w0, [sp, #68]
  403abc:	lsr	w0, w0, #8
  403ac0:	str	w0, [sp, #64]
  403ac4:	ldr	w0, [sp, #64]
  403ac8:	cmp	w0, #0x0
  403acc:	b.ne	403ad8 <sqrt@plt+0x1cf8>  // b.any
  403ad0:	mov	x0, #0x0                   	// #0
  403ad4:	b	403bc8 <sqrt@plt+0x1de8>
  403ad8:	str	xzr, [sp, #72]
  403adc:	ldr	x0, [sp, #56]
  403ae0:	ldr	x0, [x0, #512]
  403ae4:	str	x0, [sp, #72]
  403ae8:	ldr	x0, [sp, #72]
  403aec:	cmp	x0, #0x0
  403af0:	b.eq	403b30 <sqrt@plt+0x1d50>  // b.none
  403af4:	ldr	x0, [sp, #72]
  403af8:	ldr	x0, [x0]
  403afc:	ldr	x1, [sp, #48]
  403b00:	cmp	x1, x0
  403b04:	b.ne	403b1c <sqrt@plt+0x1d3c>  // b.any
  403b08:	ldr	x0, [sp, #72]
  403b0c:	ldr	w0, [x0, #8]
  403b10:	ldr	w1, [sp, #64]
  403b14:	cmp	w1, w0
  403b18:	b.eq	403b2c <sqrt@plt+0x1d4c>  // b.none
  403b1c:	ldr	x0, [sp, #72]
  403b20:	ldr	x0, [x0, #2072]
  403b24:	str	x0, [sp, #72]
  403b28:	b	403ae8 <sqrt@plt+0x1d08>
  403b2c:	nop
  403b30:	ldr	x0, [sp, #72]
  403b34:	cmp	x0, #0x0
  403b38:	b.ne	403b90 <sqrt@plt+0x1db0>  // b.any
  403b3c:	ldr	x0, [sp, #56]
  403b40:	ldr	w19, [x0, #2152]
  403b44:	add	w1, w19, #0x1
  403b48:	ldr	x0, [sp, #56]
  403b4c:	str	w1, [x0, #2152]
  403b50:	mov	x0, #0x820                 	// #2080
  403b54:	bl	41be54 <_Znwm@@Base>
  403b58:	mov	x20, x0
  403b5c:	ldr	x0, [sp, #56]
  403b60:	ldr	x0, [x0, #512]
  403b64:	mov	x4, x0
  403b68:	mov	w3, w19
  403b6c:	ldr	w2, [sp, #64]
  403b70:	ldr	x1, [sp, #48]
  403b74:	mov	x0, x20
  403b78:	bl	40336c <sqrt@plt+0x158c>
  403b7c:	ldr	x0, [sp, #56]
  403b80:	str	x20, [x0, #512]
  403b84:	ldr	x0, [sp, #56]
  403b88:	ldr	x0, [x0, #512]
  403b8c:	str	x0, [sp, #72]
  403b90:	ldr	x0, [sp, #32]
  403b94:	ldrb	w0, [x0]
  403b98:	mov	w19, w0
  403b9c:	ldr	x1, [sp, #40]
  403ba0:	ldr	x0, [sp, #48]
  403ba4:	bl	414e14 <sqrt@plt+0x13034>
  403ba8:	mov	x2, x0
  403bac:	ldr	x1, [sp, #72]
  403bb0:	sxtw	x0, w19
  403bb4:	add	x0, x0, #0x2
  403bb8:	lsl	x0, x0, #3
  403bbc:	add	x0, x1, x0
  403bc0:	str	x2, [x0, #8]
  403bc4:	ldr	x0, [sp, #72]
  403bc8:	ldp	x19, x20, [sp, #16]
  403bcc:	ldp	x29, x30, [sp], #80
  403bd0:	ret
  403bd4:	stp	x29, x30, [sp, #-64]!
  403bd8:	mov	x29, sp
  403bdc:	str	x0, [sp, #40]
  403be0:	str	x1, [sp, #32]
  403be4:	str	x2, [sp, #24]
  403be8:	ldr	x0, [sp, #32]
  403bec:	cmp	x0, #0x0
  403bf0:	cset	w0, ne  // ne = any
  403bf4:	and	w0, w0, #0xff
  403bf8:	mov	w3, w0
  403bfc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  403c00:	add	x2, x0, #0x380
  403c04:	mov	w1, #0x2a6                 	// #678
  403c08:	mov	w0, w3
  403c0c:	bl	408a68 <sqrt@plt+0x6c88>
  403c10:	ldr	x0, [sp, #32]
  403c14:	ldr	x0, [x0, #16]
  403c18:	cmp	x0, #0x0
  403c1c:	b.ne	403c60 <sqrt@plt+0x1e80>  // b.any
  403c20:	ldr	x0, [sp, #24]
  403c24:	bl	4019b0 <strlen@plt>
  403c28:	add	x0, x0, #0xd
  403c2c:	bl	401960 <_Znam@plt>
  403c30:	str	x0, [sp, #56]
  403c34:	ldr	x0, [sp, #32]
  403c38:	ldr	w0, [x0, #12]
  403c3c:	mov	w3, w0
  403c40:	ldr	x2, [sp, #24]
  403c44:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  403c48:	add	x1, x0, #0x4a0
  403c4c:	ldr	x0, [sp, #56]
  403c50:	bl	401ab0 <sprintf@plt>
  403c54:	ldr	x0, [sp, #32]
  403c58:	ldr	x1, [sp, #56]
  403c5c:	str	x1, [x0, #16]
  403c60:	ldr	x0, [sp, #32]
  403c64:	ldr	x0, [x0, #16]
  403c68:	ldp	x29, x30, [sp], #64
  403c6c:	ret
  403c70:	stp	x29, x30, [sp, #-144]!
  403c74:	mov	x29, sp
  403c78:	str	x0, [sp, #56]
  403c7c:	str	x1, [sp, #48]
  403c80:	str	x2, [sp, #40]
  403c84:	str	x3, [sp, #32]
  403c88:	str	w4, [sp, #28]
  403c8c:	str	x5, [sp, #16]
  403c90:	ldr	x0, [sp, #56]
  403c94:	ldr	x0, [x0, #96]
  403c98:	ldr	x1, [sp, #48]
  403c9c:	cmp	x1, x0
  403ca0:	b.eq	404294 <sqrt@plt+0x24b4>  // b.none
  403ca4:	ldr	x0, [sp, #56]
  403ca8:	ldr	w0, [x0, #2208]
  403cac:	cmp	w0, #0x0
  403cb0:	b.gt	404294 <sqrt@plt+0x24b4>
  403cb4:	add	x0, sp, #0x6f
  403cb8:	mov	x3, x0
  403cbc:	ldr	x2, [sp, #48]
  403cc0:	ldr	x1, [sp, #40]
  403cc4:	ldr	x0, [sp, #56]
  403cc8:	bl	403a7c <sqrt@plt+0x1c9c>
  403ccc:	str	x0, [sp, #136]
  403cd0:	ldr	x0, [sp, #32]
  403cd4:	ldr	w1, [x0, #4]
  403cd8:	ldr	x0, [sp, #32]
  403cdc:	ldr	w2, [x0, #16]
  403ce0:	ldr	x0, [sp, #32]
  403ce4:	ldr	w3, [x0, #20]
  403ce8:	add	x0, sp, #0x48
  403cec:	mov	w5, w3
  403cf0:	mov	w4, w2
  403cf4:	mov	w3, w1
  403cf8:	ldr	x2, [sp, #136]
  403cfc:	ldr	x1, [sp, #40]
  403d00:	bl	403450 <sqrt@plt+0x1670>
  403d04:	ldr	w0, [sp, #96]
  403d08:	cmp	w0, #0x0
  403d0c:	b.eq	403d58 <sqrt@plt+0x1f78>  // b.none
  403d10:	ldr	w0, [sp, #96]
  403d14:	cmp	w0, #0x50
  403d18:	b.gt	403d28 <sqrt@plt+0x1f48>
  403d1c:	ldr	w0, [sp, #96]
  403d20:	cmn	w0, #0x50
  403d24:	b.ge	403d58 <sqrt@plt+0x1f78>  // b.tcont
  403d28:	ldr	w1, [sp, #96]
  403d2c:	add	x0, sp, #0x70
  403d30:	bl	412874 <sqrt@plt+0x10a94>
  403d34:	add	x1, sp, #0x70
  403d38:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  403d3c:	add	x3, x0, #0x48
  403d40:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  403d44:	add	x2, x0, #0x48
  403d48:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  403d4c:	add	x0, x0, #0x4a8
  403d50:	bl	412fa0 <sqrt@plt+0x111c0>
  403d54:	str	wzr, [sp, #96]
  403d58:	ldr	x0, [sp, #56]
  403d5c:	ldr	w0, [x0, #372]
  403d60:	cmp	w0, #0x0
  403d64:	b.le	40419c <sqrt@plt+0x23bc>
  403d68:	ldr	x0, [sp, #56]
  403d6c:	ldr	w0, [x0, #372]
  403d70:	cmp	w0, #0xff
  403d74:	b.gt	403dd4 <sqrt@plt+0x1ff4>
  403d78:	ldr	x0, [sp, #56]
  403d7c:	add	x1, x0, #0x198
  403d80:	add	x0, sp, #0x48
  403d84:	bl	4034b4 <sqrt@plt+0x16d4>
  403d88:	cmp	w0, #0x0
  403d8c:	b.eq	403dd4 <sqrt@plt+0x1ff4>  // b.none
  403d90:	ldr	x0, [sp, #56]
  403d94:	ldr	w1, [x0, #380]
  403d98:	ldr	x0, [sp, #32]
  403d9c:	ldr	w0, [x0, #12]
  403da0:	cmp	w1, w0
  403da4:	b.ne	403dd4 <sqrt@plt+0x1ff4>  // b.any
  403da8:	ldr	x0, [sp, #56]
  403dac:	add	x2, x0, #0x1b8
  403db0:	ldr	x0, [sp, #32]
  403db4:	ldr	x0, [x0, #24]
  403db8:	mov	x1, x0
  403dbc:	mov	x0, x2
  403dc0:	bl	410cbc <sqrt@plt+0xeedc>
  403dc4:	cmp	w0, #0x0
  403dc8:	b.eq	403dd4 <sqrt@plt+0x1ff4>  // b.none
  403dcc:	mov	w0, #0x1                   	// #1
  403dd0:	b	403dd8 <sqrt@plt+0x1ff8>
  403dd4:	mov	w0, #0x0                   	// #0
  403dd8:	cmp	w0, #0x0
  403ddc:	b.eq	404194 <sqrt@plt+0x23b4>  // b.none
  403de0:	ldr	x0, [sp, #56]
  403de4:	ldr	w1, [x0, #384]
  403de8:	ldr	x0, [sp, #32]
  403dec:	ldr	w0, [x0, #8]
  403df0:	cmp	w1, w0
  403df4:	b.ne	403e4c <sqrt@plt+0x206c>  // b.any
  403df8:	ldr	x0, [sp, #56]
  403dfc:	ldr	w0, [x0, #372]
  403e00:	add	w2, w0, #0x1
  403e04:	ldr	x1, [sp, #56]
  403e08:	str	w2, [x1, #372]
  403e0c:	ldrb	w2, [sp, #111]
  403e10:	ldr	x1, [sp, #56]
  403e14:	sxtw	x0, w0
  403e18:	add	x0, x1, x0
  403e1c:	mov	w1, w2
  403e20:	strb	w1, [x0, #116]
  403e24:	ldr	x0, [sp, #56]
  403e28:	ldr	w1, [x0, #384]
  403e2c:	ldr	x0, [sp, #56]
  403e30:	ldr	w2, [x0, #404]
  403e34:	ldr	w0, [sp, #28]
  403e38:	add	w0, w2, w0
  403e3c:	add	w1, w1, w0
  403e40:	ldr	x0, [sp, #56]
  403e44:	str	w1, [x0, #384]
  403e48:	b	4042a0 <sqrt@plt+0x24c0>
  403e4c:	ldr	x0, [sp, #56]
  403e50:	ldr	w0, [x0, #372]
  403e54:	cmp	w0, #0x1
  403e58:	b.ne	403edc <sqrt@plt+0x20fc>  // b.any
  403e5c:	ldr	x0, [sp, #56]
  403e60:	ldr	w0, [x0, #404]
  403e64:	cmp	w0, #0x0
  403e68:	b.ne	403edc <sqrt@plt+0x20fc>  // b.any
  403e6c:	ldr	x0, [sp, #32]
  403e70:	ldr	w1, [x0, #8]
  403e74:	ldr	x0, [sp, #56]
  403e78:	ldr	w0, [x0, #384]
  403e7c:	sub	w1, w1, w0
  403e80:	ldr	x0, [sp, #56]
  403e84:	str	w1, [x0, #404]
  403e88:	ldr	x0, [sp, #32]
  403e8c:	ldr	w1, [x0, #8]
  403e90:	ldr	x0, [sp, #56]
  403e94:	ldr	w0, [x0, #404]
  403e98:	add	w1, w1, w0
  403e9c:	ldr	w0, [sp, #28]
  403ea0:	add	w1, w1, w0
  403ea4:	ldr	x0, [sp, #56]
  403ea8:	str	w1, [x0, #384]
  403eac:	ldr	x0, [sp, #56]
  403eb0:	ldr	w0, [x0, #372]
  403eb4:	add	w2, w0, #0x1
  403eb8:	ldr	x1, [sp, #56]
  403ebc:	str	w2, [x1, #372]
  403ec0:	ldrb	w2, [sp, #111]
  403ec4:	ldr	x1, [sp, #56]
  403ec8:	sxtw	x0, w0
  403ecc:	add	x0, x1, x0
  403ed0:	mov	w1, w2
  403ed4:	strb	w1, [x0, #116]
  403ed8:	b	4042a0 <sqrt@plt+0x24c0>
  403edc:	ldr	x0, [sp, #56]
  403ee0:	ldr	w0, [x0, #372]
  403ee4:	cmp	w0, #0xfe
  403ee8:	b.gt	404194 <sqrt@plt+0x23b4>
  403eec:	ldr	x0, [sp, #32]
  403ef0:	ldr	w1, [x0, #8]
  403ef4:	ldr	x0, [sp, #56]
  403ef8:	ldr	w0, [x0, #384]
  403efc:	cmp	w1, w0
  403f00:	b.lt	404194 <sqrt@plt+0x23b4>  // b.tstop
  403f04:	ldr	x0, [sp, #56]
  403f08:	ldr	w0, [x0, #404]
  403f0c:	cmp	w0, #0x0
  403f10:	b.eq	403f38 <sqrt@plt+0x2158>  // b.none
  403f14:	ldr	x0, [sp, #56]
  403f18:	ldr	w1, [x0, #384]
  403f1c:	ldr	x0, [sp, #56]
  403f20:	ldr	w0, [x0, #404]
  403f24:	sub	w1, w1, w0
  403f28:	ldr	x0, [sp, #32]
  403f2c:	ldr	w0, [x0, #8]
  403f30:	cmp	w1, w0
  403f34:	b.eq	404194 <sqrt@plt+0x23b4>  // b.none
  403f38:	ldr	x0, [sp, #56]
  403f3c:	ldr	w0, [x0, #400]
  403f40:	cmp	w0, #0x0
  403f44:	b.ge	40405c <sqrt@plt+0x227c>  // b.tcont
  403f48:	ldr	x0, [sp, #56]
  403f4c:	ldr	x0, [x0, #96]
  403f50:	mov	x1, x0
  403f54:	ldr	x0, [sp, #40]
  403f58:	bl	413e6c <sqrt@plt+0x1208c>
  403f5c:	cmp	w0, #0x0
  403f60:	b.eq	403f78 <sqrt@plt+0x2198>  // b.none
  403f64:	ldr	x0, [sp, #136]
  403f68:	cmp	x0, #0x0
  403f6c:	b.ne	403f78 <sqrt@plt+0x2198>  // b.any
  403f70:	mov	w0, #0x1                   	// #1
  403f74:	b	403f7c <sqrt@plt+0x219c>
  403f78:	mov	w0, #0x0                   	// #0
  403f7c:	cmp	w0, #0x0
  403f80:	b.eq	404194 <sqrt@plt+0x23b4>  // b.none
  403f84:	ldr	x0, [sp, #56]
  403f88:	ldr	x0, [x0, #96]
  403f8c:	mov	x1, x0
  403f90:	ldr	x0, [sp, #40]
  403f94:	bl	414ccc <sqrt@plt+0x12eec>
  403f98:	mov	w1, w0
  403f9c:	ldr	x0, [sp, #56]
  403fa0:	str	w1, [x0, #400]
  403fa4:	ldr	x0, [sp, #32]
  403fa8:	ldr	w1, [x0, #8]
  403fac:	ldr	x0, [sp, #56]
  403fb0:	ldr	w0, [x0, #384]
  403fb4:	sub	w1, w1, w0
  403fb8:	ldr	x0, [sp, #56]
  403fbc:	str	w1, [x0, #388]
  403fc0:	ldr	x0, [sp, #32]
  403fc4:	ldr	w1, [x0, #8]
  403fc8:	ldr	w0, [sp, #28]
  403fcc:	add	w1, w1, w0
  403fd0:	ldr	x0, [sp, #56]
  403fd4:	ldr	w0, [x0, #404]
  403fd8:	add	w1, w1, w0
  403fdc:	ldr	x0, [sp, #56]
  403fe0:	str	w1, [x0, #384]
  403fe4:	ldr	x0, [sp, #56]
  403fe8:	ldr	w3, [x0, #400]
  403fec:	ldr	x0, [sp, #56]
  403ff0:	ldr	w0, [x0, #372]
  403ff4:	add	w2, w0, #0x1
  403ff8:	ldr	x1, [sp, #56]
  403ffc:	str	w2, [x1, #372]
  404000:	and	w2, w3, #0xff
  404004:	ldr	x1, [sp, #56]
  404008:	sxtw	x0, w0
  40400c:	add	x0, x1, x0
  404010:	mov	w1, w2
  404014:	strb	w1, [x0, #116]
  404018:	ldr	x0, [sp, #56]
  40401c:	ldr	w0, [x0, #372]
  404020:	add	w2, w0, #0x1
  404024:	ldr	x1, [sp, #56]
  404028:	str	w2, [x1, #372]
  40402c:	ldrb	w2, [sp, #111]
  404030:	ldr	x1, [sp, #56]
  404034:	sxtw	x0, w0
  404038:	add	x0, x1, x0
  40403c:	mov	w1, w2
  404040:	strb	w1, [x0, #116]
  404044:	ldr	x0, [sp, #56]
  404048:	ldr	w0, [x0, #392]
  40404c:	add	w1, w0, #0x1
  404050:	ldr	x0, [sp, #56]
  404054:	str	w1, [x0, #392]
  404058:	b	4042a0 <sqrt@plt+0x24c0>
  40405c:	ldr	x0, [sp, #32]
  404060:	ldr	w1, [x0, #8]
  404064:	ldr	x0, [sp, #56]
  404068:	ldr	w0, [x0, #384]
  40406c:	sub	w1, w1, w0
  404070:	ldr	x0, [sp, #56]
  404074:	ldr	w0, [x0, #388]
  404078:	sub	w0, w1, w0
  40407c:	str	w0, [sp, #132]
  404080:	ldr	w0, [sp, #132]
  404084:	cmp	w0, #0x0
  404088:	b.eq	4040b4 <sqrt@plt+0x22d4>  // b.none
  40408c:	ldr	x0, [sp, #56]
  404090:	ldr	w0, [x0, #112]
  404094:	cmp	w0, #0x0
  404098:	b.eq	404194 <sqrt@plt+0x23b4>  // b.none
  40409c:	ldr	w0, [sp, #132]
  4040a0:	cmp	w0, #0x1
  4040a4:	b.eq	4040b4 <sqrt@plt+0x22d4>  // b.none
  4040a8:	ldr	w0, [sp, #132]
  4040ac:	cmn	w0, #0x1
  4040b0:	b.ne	404194 <sqrt@plt+0x23b4>  // b.any
  4040b4:	ldr	x0, [sp, #32]
  4040b8:	ldr	w1, [x0, #8]
  4040bc:	ldr	w0, [sp, #28]
  4040c0:	add	w1, w1, w0
  4040c4:	ldr	x0, [sp, #56]
  4040c8:	ldr	w0, [x0, #404]
  4040cc:	add	w1, w1, w0
  4040d0:	ldr	x0, [sp, #56]
  4040d4:	str	w1, [x0, #384]
  4040d8:	ldr	x0, [sp, #56]
  4040dc:	ldr	w3, [x0, #400]
  4040e0:	ldr	x0, [sp, #56]
  4040e4:	ldr	w0, [x0, #372]
  4040e8:	add	w2, w0, #0x1
  4040ec:	ldr	x1, [sp, #56]
  4040f0:	str	w2, [x1, #372]
  4040f4:	and	w2, w3, #0xff
  4040f8:	ldr	x1, [sp, #56]
  4040fc:	sxtw	x0, w0
  404100:	add	x0, x1, x0
  404104:	mov	w1, w2
  404108:	strb	w1, [x0, #116]
  40410c:	ldr	x0, [sp, #56]
  404110:	ldr	w0, [x0, #372]
  404114:	add	w2, w0, #0x1
  404118:	ldr	x1, [sp, #56]
  40411c:	str	w2, [x1, #372]
  404120:	ldrb	w2, [sp, #111]
  404124:	ldr	x1, [sp, #56]
  404128:	sxtw	x0, w0
  40412c:	add	x0, x1, x0
  404130:	mov	w1, w2
  404134:	strb	w1, [x0, #116]
  404138:	ldr	x0, [sp, #56]
  40413c:	ldr	w0, [x0, #392]
  404140:	add	w1, w0, #0x1
  404144:	ldr	x0, [sp, #56]
  404148:	str	w1, [x0, #392]
  40414c:	ldr	w0, [sp, #132]
  404150:	cmp	w0, #0x1
  404154:	b.ne	404170 <sqrt@plt+0x2390>  // b.any
  404158:	ldr	x0, [sp, #56]
  40415c:	ldr	w0, [x0, #396]
  404160:	add	w1, w0, #0x1
  404164:	ldr	x0, [sp, #56]
  404168:	str	w1, [x0, #396]
  40416c:	b	40429c <sqrt@plt+0x24bc>
  404170:	ldr	w0, [sp, #132]
  404174:	cmn	w0, #0x1
  404178:	b.ne	40429c <sqrt@plt+0x24bc>  // b.any
  40417c:	ldr	x0, [sp, #56]
  404180:	ldr	w0, [x0, #396]
  404184:	sub	w1, w0, #0x1
  404188:	ldr	x0, [sp, #56]
  40418c:	str	w1, [x0, #396]
  404190:	b	40429c <sqrt@plt+0x24bc>
  404194:	ldr	x0, [sp, #56]
  404198:	bl	404fbc <sqrt@plt+0x31dc>
  40419c:	ldr	x0, [sp, #56]
  4041a0:	mov	w1, #0x1                   	// #1
  4041a4:	str	w1, [x0, #372]
  4041a8:	ldrb	w1, [sp, #111]
  4041ac:	ldr	x0, [sp, #56]
  4041b0:	strb	w1, [x0, #116]
  4041b4:	ldr	x0, [sp, #32]
  4041b8:	ldr	w1, [x0, #8]
  4041bc:	ldr	w0, [sp, #28]
  4041c0:	add	w1, w1, w0
  4041c4:	ldr	x0, [sp, #56]
  4041c8:	str	w1, [x0, #384]
  4041cc:	ldr	x0, [sp, #32]
  4041d0:	ldr	w1, [x0, #8]
  4041d4:	ldr	x0, [sp, #56]
  4041d8:	str	w1, [x0, #376]
  4041dc:	ldr	x0, [sp, #32]
  4041e0:	ldr	w1, [x0, #12]
  4041e4:	ldr	x0, [sp, #56]
  4041e8:	str	w1, [x0, #380]
  4041ec:	ldr	x0, [sp, #56]
  4041f0:	add	x0, x0, #0x198
  4041f4:	mov	x1, x0
  4041f8:	add	x0, sp, #0x48
  4041fc:	ldp	x2, x3, [x0]
  404200:	stp	x2, x3, [x1]
  404204:	ldr	x2, [x0, #16]
  404208:	str	x2, [x1, #16]
  40420c:	ldr	w0, [x0, #24]
  404210:	str	w0, [x1, #24]
  404214:	ldr	x0, [sp, #56]
  404218:	mov	w1, #0xffffffff            	// #-1
  40421c:	str	w1, [x0, #400]
  404220:	ldr	x0, [sp, #56]
  404224:	str	wzr, [x0, #388]
  404228:	ldr	x0, [sp, #56]
  40422c:	str	wzr, [x0, #396]
  404230:	ldr	x0, [sp, #56]
  404234:	ldr	w1, [x0, #396]
  404238:	ldr	x0, [sp, #56]
  40423c:	str	w1, [x0, #392]
  404240:	ldr	x0, [sp, #56]
  404244:	str	wzr, [x0, #404]
  404248:	ldr	x0, [sp, #56]
  40424c:	add	x2, x0, #0x1b8
  404250:	ldr	x0, [sp, #32]
  404254:	ldr	x0, [x0, #24]
  404258:	mov	x1, x0
  40425c:	mov	x0, x2
  404260:	bl	410e8c <sqrt@plt+0xf0ac>
  404264:	cmp	w0, #0x0
  404268:	cset	w0, ne  // ne = any
  40426c:	and	w0, w0, #0xff
  404270:	cmp	w0, #0x0
  404274:	b.eq	4042a0 <sqrt@plt+0x24c0>  // b.none
  404278:	ldr	x0, [sp, #32]
  40427c:	ldr	x0, [x0, #24]
  404280:	mov	w2, #0x0                   	// #0
  404284:	mov	x1, x0
  404288:	ldr	x0, [sp, #56]
  40428c:	bl	404d34 <sqrt@plt+0x2f54>
  404290:	b	4042a0 <sqrt@plt+0x24c0>
  404294:	nop
  404298:	b	4042a0 <sqrt@plt+0x24c0>
  40429c:	nop
  4042a0:	ldp	x29, x30, [sp], #144
  4042a4:	ret
  4042a8:	stp	x29, x30, [sp, #-32]!
  4042ac:	mov	x29, sp
  4042b0:	str	w0, [sp, #28]
  4042b4:	ldr	w2, [sp, #28]
  4042b8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4042bc:	add	x1, x0, #0x4c8
  4042c0:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4042c4:	add	x0, x0, #0x388
  4042c8:	bl	401ab0 <sprintf@plt>
  4042cc:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4042d0:	add	x0, x0, #0x388
  4042d4:	ldp	x29, x30, [sp], #32
  4042d8:	ret
  4042dc:	stp	x29, x30, [sp, #-32]!
  4042e0:	mov	x29, sp
  4042e4:	str	w0, [sp, #28]
  4042e8:	ldr	w2, [sp, #28]
  4042ec:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4042f0:	add	x1, x0, #0x4d0
  4042f4:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4042f8:	add	x0, x0, #0x398
  4042fc:	bl	401ab0 <sprintf@plt>
  404300:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404304:	add	x0, x0, #0x398
  404308:	ldp	x29, x30, [sp], #32
  40430c:	ret
  404310:	sub	sp, sp, #0xa90
  404314:	stp	x29, x30, [sp]
  404318:	mov	x29, sp
  40431c:	str	x19, [sp, #16]
  404320:	str	x0, [sp, #56]
  404324:	str	x1, [sp, #48]
  404328:	str	w2, [sp, #44]
  40432c:	str	wzr, [sp, #2700]
  404330:	ldr	w0, [sp, #2700]
  404334:	cmp	w0, #0xff
  404338:	b.gt	40435c <sqrt@plt+0x257c>
  40433c:	ldrsw	x0, [sp, #2700]
  404340:	lsl	x0, x0, #3
  404344:	add	x1, sp, #0x258
  404348:	str	xzr, [x1, x0]
  40434c:	ldr	w0, [sp, #2700]
  404350:	add	w0, w0, #0x1
  404354:	str	w0, [sp, #2700]
  404358:	b	404330 <sqrt@plt+0x2550>
  40435c:	add	x0, sp, #0x250
  404360:	mov	x1, x0
  404364:	ldr	x0, [sp, #48]
  404368:	bl	417b68 <sqrt@plt+0x15d88>
  40436c:	str	x0, [sp, #2680]
  404370:	ldr	x0, [sp, #2680]
  404374:	cmp	x0, #0x0
  404378:	b.ne	4043a8 <sqrt@plt+0x25c8>  // b.any
  40437c:	add	x0, sp, #0xa58
  404380:	ldr	x1, [sp, #48]
  404384:	bl	412810 <sqrt@plt+0x10a30>
  404388:	add	x1, sp, #0xa58
  40438c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  404390:	add	x3, x0, #0x48
  404394:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  404398:	add	x2, x0, #0x48
  40439c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4043a0:	add	x0, x0, #0x4f0
  4043a4:	bl	413018 <sqrt@plt+0x11238>
  4043a8:	mov	w0, #0x1                   	// #1
  4043ac:	str	w0, [sp, #2696]
  4043b0:	mov	w0, #0x200                 	// #512
  4043b4:	str	w0, [sp, #2676]
  4043b8:	add	x0, sp, #0x50
  4043bc:	ldr	x2, [sp, #2680]
  4043c0:	mov	w1, #0x200                 	// #512
  4043c4:	bl	401c80 <fgets@plt>
  4043c8:	cmp	x0, #0x0
  4043cc:	cset	w0, ne  // ne = any
  4043d0:	and	w0, w0, #0xff
  4043d4:	cmp	w0, #0x0
  4043d8:	b.eq	40456c <sqrt@plt+0x278c>  // b.none
  4043dc:	add	x0, sp, #0x50
  4043e0:	str	x0, [sp, #2688]
  4043e4:	ldr	x0, [sp, #2688]
  4043e8:	ldrb	w0, [x0]
  4043ec:	mov	w1, w0
  4043f0:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  4043f4:	add	x0, x0, #0xa38
  4043f8:	bl	408b4c <sqrt@plt+0x6d6c>
  4043fc:	cmp	w0, #0x0
  404400:	cset	w0, ne  // ne = any
  404404:	and	w0, w0, #0xff
  404408:	cmp	w0, #0x0
  40440c:	b.eq	404420 <sqrt@plt+0x2640>  // b.none
  404410:	ldr	x0, [sp, #2688]
  404414:	add	x0, x0, #0x1
  404418:	str	x0, [sp, #2688]
  40441c:	b	4043e4 <sqrt@plt+0x2604>
  404420:	ldr	x0, [sp, #2688]
  404424:	ldrb	w0, [x0]
  404428:	cmp	w0, #0x23
  40442c:	b.eq	40446c <sqrt@plt+0x268c>  // b.none
  404430:	ldr	x0, [sp, #2688]
  404434:	ldrb	w0, [x0]
  404438:	cmp	w0, #0x0
  40443c:	b.eq	40446c <sqrt@plt+0x268c>  // b.none
  404440:	add	x2, sp, #0x50
  404444:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  404448:	add	x1, x0, #0x4e0
  40444c:	mov	x0, x2
  404450:	bl	401aa0 <strtok@plt>
  404454:	str	x0, [sp, #2688]
  404458:	ldr	x0, [sp, #2688]
  40445c:	cmp	x0, #0x0
  404460:	b.eq	40446c <sqrt@plt+0x268c>  // b.none
  404464:	mov	w0, #0x1                   	// #1
  404468:	b	404470 <sqrt@plt+0x2690>
  40446c:	mov	w0, #0x0                   	// #0
  404470:	cmp	w0, #0x0
  404474:	b.eq	40455c <sqrt@plt+0x277c>  // b.none
  404478:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  40447c:	add	x1, x0, #0x4e0
  404480:	mov	x0, #0x0                   	// #0
  404484:	bl	401aa0 <strtok@plt>
  404488:	str	x0, [sp, #2664]
  40448c:	str	wzr, [sp, #76]
  404490:	ldr	x0, [sp, #2664]
  404494:	cmp	x0, #0x0
  404498:	b.eq	4044d4 <sqrt@plt+0x26f4>  // b.none
  40449c:	add	x0, sp, #0x4c
  4044a0:	mov	x2, x0
  4044a4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4044a8:	add	x1, x0, #0x3b0
  4044ac:	ldr	x0, [sp, #2664]
  4044b0:	bl	401bc0 <__isoc99_sscanf@plt>
  4044b4:	cmp	w0, #0x1
  4044b8:	b.ne	4044d4 <sqrt@plt+0x26f4>  // b.any
  4044bc:	ldr	w0, [sp, #76]
  4044c0:	cmp	w0, #0x0
  4044c4:	b.lt	4044d4 <sqrt@plt+0x26f4>  // b.tstop
  4044c8:	ldr	w0, [sp, #76]
  4044cc:	cmp	w0, #0xff
  4044d0:	b.le	4044dc <sqrt@plt+0x26fc>
  4044d4:	mov	w0, #0x1                   	// #1
  4044d8:	b	4044e0 <sqrt@plt+0x2700>
  4044dc:	mov	w0, #0x0                   	// #0
  4044e0:	cmp	w0, #0x0
  4044e4:	b.eq	404518 <sqrt@plt+0x2738>  // b.none
  4044e8:	ldr	x6, [sp, #592]
  4044ec:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4044f0:	add	x5, x0, #0x48
  4044f4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4044f8:	add	x4, x0, #0x48
  4044fc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  404500:	add	x3, x0, #0x48
  404504:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  404508:	add	x2, x0, #0x510
  40450c:	ldr	w1, [sp, #2696]
  404510:	mov	x0, x6
  404514:	bl	4130f4 <sqrt@plt+0x11314>
  404518:	ldr	x0, [sp, #2688]
  40451c:	bl	4019b0 <strlen@plt>
  404520:	add	x0, x0, #0x1
  404524:	ldr	w19, [sp, #76]
  404528:	bl	401960 <_Znam@plt>
  40452c:	mov	x2, x0
  404530:	sxtw	x0, w19
  404534:	lsl	x0, x0, #3
  404538:	add	x1, sp, #0x258
  40453c:	str	x2, [x1, x0]
  404540:	ldr	w0, [sp, #76]
  404544:	sxtw	x0, w0
  404548:	lsl	x0, x0, #3
  40454c:	add	x1, sp, #0x258
  404550:	ldr	x0, [x1, x0]
  404554:	ldr	x1, [sp, #2688]
  404558:	bl	401a90 <strcpy@plt>
  40455c:	ldr	w0, [sp, #2696]
  404560:	add	w0, w0, #0x1
  404564:	str	w0, [sp, #2696]
  404568:	b	4043b8 <sqrt@plt+0x25d8>
  40456c:	ldr	x0, [sp, #592]
  404570:	bl	401a40 <free@plt>
  404574:	ldr	x0, [sp, #56]
  404578:	add	x19, x0, #0x40
  40457c:	ldr	w0, [sp, #44]
  404580:	bl	4042a8 <sqrt@plt+0x24c8>
  404584:	mov	x1, x0
  404588:	mov	x0, x19
  40458c:	bl	403000 <sqrt@plt+0x1220>
  404590:	mov	w1, #0x5b                  	// #91
  404594:	bl	40249c <sqrt@plt+0x6bc>
  404598:	str	wzr, [sp, #2700]
  40459c:	ldr	w0, [sp, #2700]
  4045a0:	cmp	w0, #0xff
  4045a4:	b.gt	40463c <sqrt@plt+0x285c>
  4045a8:	ldrsw	x0, [sp, #2700]
  4045ac:	lsl	x0, x0, #3
  4045b0:	add	x1, sp, #0x258
  4045b4:	ldr	x0, [x1, x0]
  4045b8:	cmp	x0, #0x0
  4045bc:	b.ne	4045dc <sqrt@plt+0x27fc>  // b.any
  4045c0:	ldr	x0, [sp, #56]
  4045c4:	add	x2, x0, #0x40
  4045c8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4045cc:	add	x1, x0, #0x528
  4045d0:	mov	x0, x2
  4045d4:	bl	403000 <sqrt@plt+0x1220>
  4045d8:	b	40462c <sqrt@plt+0x284c>
  4045dc:	ldr	x0, [sp, #56]
  4045e0:	add	x2, x0, #0x40
  4045e4:	ldrsw	x0, [sp, #2700]
  4045e8:	lsl	x0, x0, #3
  4045ec:	add	x1, sp, #0x258
  4045f0:	ldr	x0, [x1, x0]
  4045f4:	mov	x1, x0
  4045f8:	mov	x0, x2
  4045fc:	bl	403000 <sqrt@plt+0x1220>
  404600:	ldrsw	x0, [sp, #2700]
  404604:	lsl	x0, x0, #3
  404608:	add	x1, sp, #0x258
  40460c:	ldr	x0, [x1, x0]
  404610:	cmp	x0, #0x0
  404614:	b.eq	40462c <sqrt@plt+0x284c>  // b.none
  404618:	ldrsw	x0, [sp, #2700]
  40461c:	lsl	x0, x0, #3
  404620:	add	x1, sp, #0x258
  404624:	ldr	x0, [x1, x0]
  404628:	bl	401c20 <_ZdaPv@plt>
  40462c:	ldr	w0, [sp, #2700]
  404630:	add	w0, w0, #0x1
  404634:	str	w0, [sp, #2700]
  404638:	b	40459c <sqrt@plt+0x27bc>
  40463c:	ldr	x0, [sp, #56]
  404640:	add	x0, x0, #0x40
  404644:	mov	w1, #0x5d                  	// #93
  404648:	bl	40249c <sqrt@plt+0x6bc>
  40464c:	mov	x2, x0
  404650:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  404654:	add	x1, x0, #0x530
  404658:	mov	x0, x2
  40465c:	bl	402de8 <sqrt@plt+0x1008>
  404660:	ldr	x0, [sp, #2680]
  404664:	bl	401a00 <fclose@plt>
  404668:	nop
  40466c:	ldr	x19, [sp, #16]
  404670:	ldp	x29, x30, [sp]
  404674:	add	sp, sp, #0xa90
  404678:	ret
  40467c:	stp	x29, x30, [sp, #-48]!
  404680:	mov	x29, sp
  404684:	str	x19, [sp, #16]
  404688:	str	x0, [sp, #40]
  40468c:	str	x1, [sp, #32]
  404690:	ldr	x0, [sp, #40]
  404694:	add	x2, x0, #0x40
  404698:	ldr	x0, [sp, #32]
  40469c:	ldr	x0, [x0, #120]
  4046a0:	mov	x1, x0
  4046a4:	mov	x0, x2
  4046a8:	bl	403000 <sqrt@plt+0x1220>
  4046ac:	mov	x19, x0
  4046b0:	ldr	x0, [sp, #32]
  4046b4:	ldr	w0, [x0, #104]
  4046b8:	bl	4042a8 <sqrt@plt+0x24c8>
  4046bc:	mov	x1, x0
  4046c0:	mov	x0, x19
  4046c4:	bl	402de8 <sqrt@plt+0x1008>
  4046c8:	mov	x19, x0
  4046cc:	ldr	x0, [sp, #32]
  4046d0:	bl	414dfc <sqrt@plt+0x1301c>
  4046d4:	mov	x1, x0
  4046d8:	mov	x0, x19
  4046dc:	bl	403000 <sqrt@plt+0x1220>
  4046e0:	mov	x2, x0
  4046e4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4046e8:	add	x1, x0, #0x538
  4046ec:	mov	x0, x2
  4046f0:	bl	402de8 <sqrt@plt+0x1008>
  4046f4:	nop
  4046f8:	ldr	x19, [sp, #16]
  4046fc:	ldp	x29, x30, [sp], #48
  404700:	ret
  404704:	stp	x29, x30, [sp, #-64]!
  404708:	mov	x29, sp
  40470c:	str	x0, [sp, #24]
  404710:	ldr	x0, [sp, #24]
  404714:	ldr	w0, [x0, #2148]
  404718:	cmp	w0, #0x0
  40471c:	b.eq	404854 <sqrt@plt+0x2a74>  // b.none
  404720:	ldr	x0, [sp, #24]
  404724:	ldr	w0, [x0, #2148]
  404728:	sxtw	x0, w0
  40472c:	bl	401960 <_Znam@plt>
  404730:	str	x0, [sp, #40]
  404734:	str	wzr, [sp, #60]
  404738:	ldr	x0, [sp, #24]
  40473c:	ldr	w0, [x0, #2148]
  404740:	ldr	w1, [sp, #60]
  404744:	cmp	w1, w0
  404748:	b.ge	40476c <sqrt@plt+0x298c>  // b.tcont
  40474c:	ldrsw	x0, [sp, #60]
  404750:	ldr	x1, [sp, #40]
  404754:	add	x0, x1, x0
  404758:	strb	wzr, [x0]
  40475c:	ldr	w0, [sp, #60]
  404760:	add	w0, w0, #0x1
  404764:	str	w0, [sp, #60]
  404768:	b	404738 <sqrt@plt+0x2958>
  40476c:	ldr	x0, [sp, #24]
  404770:	ldr	x0, [x0, #8]
  404774:	str	x0, [sp, #48]
  404778:	ldr	x0, [sp, #48]
  40477c:	cmp	x0, #0x0
  404780:	b.eq	40483c <sqrt@plt+0x2a5c>  // b.none
  404784:	ldr	x0, [sp, #48]
  404788:	ldr	x0, [x0]
  40478c:	ldr	w0, [x0, #104]
  404790:	str	w0, [sp, #36]
  404794:	ldr	w0, [sp, #36]
  404798:	cmp	w0, #0x0
  40479c:	b.lt	40482c <sqrt@plt+0x2a4c>  // b.tstop
  4047a0:	ldr	x0, [sp, #24]
  4047a4:	ldr	w0, [x0, #2148]
  4047a8:	ldr	w1, [sp, #36]
  4047ac:	cmp	w1, w0
  4047b0:	cset	w0, lt  // lt = tstop
  4047b4:	and	w0, w0, #0xff
  4047b8:	mov	w3, w0
  4047bc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4047c0:	add	x2, x0, #0x380
  4047c4:	mov	w1, #0x349                 	// #841
  4047c8:	mov	w0, w3
  4047cc:	bl	408a68 <sqrt@plt+0x6c88>
  4047d0:	ldrsw	x0, [sp, #36]
  4047d4:	ldr	x1, [sp, #40]
  4047d8:	add	x0, x1, x0
  4047dc:	ldrb	w0, [x0]
  4047e0:	cmp	w0, #0x0
  4047e4:	b.ne	404818 <sqrt@plt+0x2a38>  // b.any
  4047e8:	ldrsw	x0, [sp, #36]
  4047ec:	ldr	x1, [sp, #40]
  4047f0:	add	x0, x1, x0
  4047f4:	mov	w1, #0x1                   	// #1
  4047f8:	strb	w1, [x0]
  4047fc:	ldr	x0, [sp, #48]
  404800:	ldr	x0, [x0]
  404804:	ldr	x0, [x0, #112]
  404808:	ldr	w2, [sp, #36]
  40480c:	mov	x1, x0
  404810:	ldr	x0, [sp, #24]
  404814:	bl	404310 <sqrt@plt+0x2530>
  404818:	ldr	x0, [sp, #48]
  40481c:	ldr	x0, [x0]
  404820:	mov	x1, x0
  404824:	ldr	x0, [sp, #24]
  404828:	bl	40467c <sqrt@plt+0x289c>
  40482c:	ldr	x0, [sp, #48]
  404830:	ldr	x0, [x0, #8]
  404834:	str	x0, [sp, #48]
  404838:	b	404778 <sqrt@plt+0x2998>
  40483c:	ldr	x0, [sp, #40]
  404840:	cmp	x0, #0x0
  404844:	b.eq	404858 <sqrt@plt+0x2a78>  // b.none
  404848:	ldr	x0, [sp, #40]
  40484c:	bl	401c20 <_ZdaPv@plt>
  404850:	b	404858 <sqrt@plt+0x2a78>
  404854:	nop
  404858:	ldp	x29, x30, [sp], #64
  40485c:	ret
  404860:	stp	x29, x30, [sp, #-64]!
  404864:	mov	x29, sp
  404868:	str	x19, [sp, #16]
  40486c:	str	x0, [sp, #40]
  404870:	str	x1, [sp, #32]
  404874:	ldr	x0, [sp, #32]
  404878:	add	x0, x0, #0x18
  40487c:	cmp	x0, #0x0
  404880:	cset	w0, ne  // ne = any
  404884:	and	w0, w0, #0xff
  404888:	mov	w3, w0
  40488c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  404890:	add	x2, x0, #0x380
  404894:	mov	w1, #0x356                 	// #854
  404898:	mov	w0, w3
  40489c:	bl	408a68 <sqrt@plt+0x6c88>
  4048a0:	ldr	x0, [sp, #40]
  4048a4:	add	x19, x0, #0x40
  4048a8:	ldr	x0, [sp, #32]
  4048ac:	ldr	w0, [x0, #12]
  4048b0:	bl	4042dc <sqrt@plt+0x24fc>
  4048b4:	mov	x1, x0
  4048b8:	mov	x0, x19
  4048bc:	bl	403000 <sqrt@plt+0x1220>
  4048c0:	mov	w1, #0x5b                  	// #91
  4048c4:	bl	40249c <sqrt@plt+0x6bc>
  4048c8:	str	wzr, [sp, #60]
  4048cc:	ldr	w0, [sp, #60]
  4048d0:	cmp	w0, #0xff
  4048d4:	b.gt	404950 <sqrt@plt+0x2b70>
  4048d8:	ldr	x1, [sp, #32]
  4048dc:	ldrsw	x0, [sp, #60]
  4048e0:	add	x0, x0, #0x2
  4048e4:	lsl	x0, x0, #3
  4048e8:	add	x0, x1, x0
  4048ec:	ldr	x0, [x0, #8]
  4048f0:	cmp	x0, #0x0
  4048f4:	b.eq	404928 <sqrt@plt+0x2b48>  // b.none
  4048f8:	ldr	x0, [sp, #40]
  4048fc:	add	x2, x0, #0x40
  404900:	ldr	x1, [sp, #32]
  404904:	ldrsw	x0, [sp, #60]
  404908:	add	x0, x0, #0x2
  40490c:	lsl	x0, x0, #3
  404910:	add	x0, x1, x0
  404914:	ldr	x0, [x0, #8]
  404918:	mov	x1, x0
  40491c:	mov	x0, x2
  404920:	bl	403000 <sqrt@plt+0x1220>
  404924:	b	404940 <sqrt@plt+0x2b60>
  404928:	ldr	x0, [sp, #40]
  40492c:	add	x2, x0, #0x40
  404930:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  404934:	add	x1, x0, #0x528
  404938:	mov	x0, x2
  40493c:	bl	403000 <sqrt@plt+0x1220>
  404940:	ldr	w0, [sp, #60]
  404944:	add	w0, w0, #0x1
  404948:	str	w0, [sp, #60]
  40494c:	b	4048cc <sqrt@plt+0x2aec>
  404950:	ldr	x0, [sp, #40]
  404954:	add	x0, x0, #0x40
  404958:	mov	w1, #0x5d                  	// #93
  40495c:	bl	40249c <sqrt@plt+0x6bc>
  404960:	mov	x2, x0
  404964:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  404968:	add	x1, x0, #0x530
  40496c:	mov	x0, x2
  404970:	bl	402de8 <sqrt@plt+0x1008>
  404974:	nop
  404978:	ldr	x19, [sp, #16]
  40497c:	ldp	x29, x30, [sp], #64
  404980:	ret
  404984:	stp	x29, x30, [sp, #-144]!
  404988:	mov	x29, sp
  40498c:	str	d8, [sp, #16]
  404990:	str	x0, [sp, #40]
  404994:	str	x1, [sp, #32]
  404998:	str	wzr, [sp, #140]
  40499c:	ldr	x0, [sp, #40]
  4049a0:	ldr	w0, [x0, #2144]
  4049a4:	ldr	w1, [sp, #140]
  4049a8:	cmp	w1, w0
  4049ac:	b.ge	404a20 <sqrt@plt+0x2c40>  // b.tcont
  4049b0:	ldrsw	x0, [sp, #140]
  4049b4:	add	x0, x0, #0x11
  4049b8:	lsl	x0, x0, #5
  4049bc:	ldr	x1, [sp, #40]
  4049c0:	add	x0, x1, x0
  4049c4:	mov	x1, x0
  4049c8:	ldr	x0, [sp, #32]
  4049cc:	bl	4034b4 <sqrt@plt+0x16d4>
  4049d0:	cmp	w0, #0x0
  4049d4:	cset	w0, ne  // ne = any
  4049d8:	and	w0, w0, #0xff
  4049dc:	cmp	w0, #0x0
  4049e0:	b.eq	404a10 <sqrt@plt+0x2c30>  // b.none
  4049e4:	add	x3, sp, #0x38
  4049e8:	ldr	w2, [sp, #140]
  4049ec:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4049f0:	add	x1, x0, #0x540
  4049f4:	mov	x0, x3
  4049f8:	bl	401ab0 <sprintf@plt>
  4049fc:	ldr	x0, [sp, #40]
  404a00:	add	x0, x0, #0x40
  404a04:	add	x1, sp, #0x38
  404a08:	bl	402de8 <sqrt@plt+0x1008>
  404a0c:	b	404d28 <sqrt@plt+0x2f48>
  404a10:	ldr	w0, [sp, #140]
  404a14:	add	w0, w0, #0x1
  404a18:	str	w0, [sp, #140]
  404a1c:	b	40499c <sqrt@plt+0x2bbc>
  404a20:	ldr	x0, [sp, #40]
  404a24:	ldr	w0, [x0, #2144]
  404a28:	cmp	w0, #0x31
  404a2c:	b.le	404a38 <sqrt@plt+0x2c58>
  404a30:	ldr	x0, [sp, #40]
  404a34:	str	wzr, [x0, #2144]
  404a38:	ldr	x0, [sp, #40]
  404a3c:	ldr	w0, [x0, #2144]
  404a40:	add	x3, sp, #0x38
  404a44:	mov	w2, w0
  404a48:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  404a4c:	add	x1, x0, #0x540
  404a50:	mov	x0, x3
  404a54:	bl	401ab0 <sprintf@plt>
  404a58:	ldr	x0, [sp, #40]
  404a5c:	add	x0, x0, #0x40
  404a60:	add	x1, sp, #0x38
  404a64:	bl	403000 <sqrt@plt+0x1220>
  404a68:	ldr	x0, [sp, #32]
  404a6c:	ldr	x0, [x0]
  404a70:	bl	414dfc <sqrt@plt+0x1301c>
  404a74:	str	x0, [sp, #128]
  404a78:	ldr	x0, [sp, #128]
  404a7c:	cmp	x0, #0x0
  404a80:	b.ne	404abc <sqrt@plt+0x2cdc>  // b.any
  404a84:	ldr	x0, [sp, #32]
  404a88:	ldr	x0, [x0]
  404a8c:	bl	414de4 <sqrt@plt+0x13004>
  404a90:	mov	x1, x0
  404a94:	add	x0, sp, #0x48
  404a98:	bl	412810 <sqrt@plt+0x10a30>
  404a9c:	add	x1, sp, #0x48
  404aa0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  404aa4:	add	x3, x0, #0x48
  404aa8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  404aac:	add	x2, x0, #0x48
  404ab0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  404ab4:	add	x0, x0, #0x548
  404ab8:	bl	413018 <sqrt@plt+0x11238>
  404abc:	ldr	x0, [sp, #32]
  404ac0:	ldr	x0, [x0]
  404ac4:	ldr	x0, [x0, #112]
  404ac8:	str	x0, [sp, #120]
  404acc:	ldr	x0, [sp, #32]
  404ad0:	ldr	x0, [x0, #8]
  404ad4:	cmp	x0, #0x0
  404ad8:	b.ne	404b70 <sqrt@plt+0x2d90>  // b.any
  404adc:	ldr	x0, [sp, #120]
  404ae0:	cmp	x0, #0x0
  404ae4:	b.eq	404b8c <sqrt@plt+0x2dac>  // b.none
  404ae8:	ldr	x0, [sp, #32]
  404aec:	ldr	x0, [x0]
  404af0:	ldr	x0, [x0, #120]
  404af4:	str	x0, [sp, #112]
  404af8:	ldr	x0, [sp, #112]
  404afc:	cmp	x0, #0x0
  404b00:	b.ne	404b64 <sqrt@plt+0x2d84>  // b.any
  404b04:	ldr	x0, [sp, #32]
  404b08:	ldr	x0, [x0]
  404b0c:	mov	x1, x0
  404b10:	ldr	x0, [sp, #40]
  404b14:	bl	403980 <sqrt@plt+0x1ba0>
  404b18:	str	w0, [sp, #108]
  404b1c:	ldr	x0, [sp, #128]
  404b20:	bl	4019b0 <strlen@plt>
  404b24:	add	x0, x0, #0xc
  404b28:	bl	401960 <_Znam@plt>
  404b2c:	str	x0, [sp, #96]
  404b30:	ldr	w3, [sp, #108]
  404b34:	ldr	x2, [sp, #128]
  404b38:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  404b3c:	add	x1, x0, #0x570
  404b40:	ldr	x0, [sp, #96]
  404b44:	bl	401ab0 <sprintf@plt>
  404b48:	ldr	x0, [sp, #96]
  404b4c:	str	x0, [sp, #128]
  404b50:	ldr	x0, [sp, #32]
  404b54:	ldr	x0, [x0]
  404b58:	ldr	x1, [sp, #96]
  404b5c:	str	x1, [x0, #120]
  404b60:	b	404b8c <sqrt@plt+0x2dac>
  404b64:	ldr	x0, [sp, #112]
  404b68:	str	x0, [sp, #128]
  404b6c:	b	404b8c <sqrt@plt+0x2dac>
  404b70:	ldr	x0, [sp, #32]
  404b74:	ldr	x0, [x0, #8]
  404b78:	ldr	x2, [sp, #128]
  404b7c:	mov	x1, x0
  404b80:	ldr	x0, [sp, #40]
  404b84:	bl	403bd4 <sqrt@plt+0x1df4>
  404b88:	str	x0, [sp, #128]
  404b8c:	ldr	x0, [sp, #40]
  404b90:	add	x3, x0, #0x40
  404b94:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  404b98:	add	x0, x0, #0x68
  404b9c:	ldr	w2, [x0]
  404ba0:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  404ba4:	add	x0, x0, #0x6f8
  404ba8:	ldr	w1, [x0]
  404bac:	mov	w0, w1
  404bb0:	lsl	w0, w0, #3
  404bb4:	add	w0, w0, w1
  404bb8:	lsl	w0, w0, #3
  404bbc:	sdiv	w1, w2, w0
  404bc0:	ldr	x0, [sp, #32]
  404bc4:	ldr	w0, [x0, #16]
  404bc8:	mul	w0, w1, w0
  404bcc:	mov	w1, w0
  404bd0:	mov	x0, x3
  404bd4:	bl	402b6c <sqrt@plt+0xd8c>
  404bd8:	ldr	x0, [sp, #32]
  404bdc:	ldr	w0, [x0, #20]
  404be0:	cmp	w0, #0x0
  404be4:	b.ne	404bf8 <sqrt@plt+0x2e18>  // b.any
  404be8:	ldr	x0, [sp, #32]
  404bec:	ldr	w0, [x0, #24]
  404bf0:	cmp	w0, #0x0
  404bf4:	b.eq	404cc0 <sqrt@plt+0x2ee0>  // b.none
  404bf8:	ldr	x0, [sp, #32]
  404bfc:	ldr	w0, [x0, #20]
  404c00:	cmp	w0, #0x0
  404c04:	b.ne	404c14 <sqrt@plt+0x2e34>  // b.any
  404c08:	ldr	x0, [sp, #32]
  404c0c:	ldr	w0, [x0, #16]
  404c10:	b	404c1c <sqrt@plt+0x2e3c>
  404c14:	ldr	x0, [sp, #32]
  404c18:	ldr	w0, [x0, #20]
  404c1c:	str	w0, [sp, #92]
  404c20:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  404c24:	add	x0, x0, #0x68
  404c28:	ldr	w2, [x0]
  404c2c:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  404c30:	add	x0, x0, #0x6f8
  404c34:	ldr	w1, [x0]
  404c38:	mov	w0, w1
  404c3c:	lsl	w0, w0, #3
  404c40:	add	w0, w0, w1
  404c44:	lsl	w0, w0, #3
  404c48:	sdiv	w0, w2, w0
  404c4c:	ldr	w1, [sp, #92]
  404c50:	mul	w0, w1, w0
  404c54:	str	w0, [sp, #92]
  404c58:	ldr	w0, [sp, #92]
  404c5c:	scvtf	d8, w0
  404c60:	ldr	x0, [sp, #32]
  404c64:	ldr	w0, [x0, #24]
  404c68:	scvtf	d0, w0
  404c6c:	bl	401fe8 <sqrt@plt+0x208>
  404c70:	bl	401d10 <tan@plt>
  404c74:	fmul	d1, d8, d0
  404c78:	fmov	d0, #5.000000000000000000e-01
  404c7c:	fadd	d0, d1, d0
  404c80:	fcvtzs	w0, d0
  404c84:	str	w0, [sp, #88]
  404c88:	ldr	x0, [sp, #40]
  404c8c:	add	x0, x0, #0x40
  404c90:	ldr	w1, [sp, #88]
  404c94:	bl	402b6c <sqrt@plt+0xd8c>
  404c98:	ldr	w1, [sp, #92]
  404c9c:	bl	402b6c <sqrt@plt+0xd8c>
  404ca0:	ldr	x1, [sp, #128]
  404ca4:	bl	403000 <sqrt@plt+0x1220>
  404ca8:	mov	x2, x0
  404cac:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  404cb0:	add	x1, x0, #0x578
  404cb4:	mov	x0, x2
  404cb8:	bl	402de8 <sqrt@plt+0x1008>
  404cbc:	b	404ce4 <sqrt@plt+0x2f04>
  404cc0:	ldr	x0, [sp, #40]
  404cc4:	add	x0, x0, #0x40
  404cc8:	ldr	x1, [sp, #128]
  404ccc:	bl	403000 <sqrt@plt+0x1220>
  404cd0:	mov	x2, x0
  404cd4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  404cd8:	add	x1, x0, #0x580
  404cdc:	mov	x0, x2
  404ce0:	bl	402de8 <sqrt@plt+0x1008>
  404ce4:	ldr	x0, [sp, #40]
  404ce8:	ldr	w0, [x0, #2144]
  404cec:	add	w2, w0, #0x1
  404cf0:	ldr	x1, [sp, #40]
  404cf4:	str	w2, [x1, #2144]
  404cf8:	sxtw	x0, w0
  404cfc:	add	x0, x0, #0x11
  404d00:	lsl	x0, x0, #5
  404d04:	ldr	x1, [sp, #40]
  404d08:	add	x0, x1, x0
  404d0c:	ldr	x1, [sp, #32]
  404d10:	ldp	x2, x3, [x1]
  404d14:	stp	x2, x3, [x0]
  404d18:	ldr	x2, [x1, #16]
  404d1c:	str	x2, [x0, #16]
  404d20:	ldr	w1, [x1, #24]
  404d24:	str	w1, [x0, #24]
  404d28:	ldr	d8, [sp, #16]
  404d2c:	ldp	x29, x30, [sp], #144
  404d30:	ret
  404d34:	stp	x29, x30, [sp, #-80]!
  404d38:	mov	x29, sp
  404d3c:	str	x0, [sp, #40]
  404d40:	str	x1, [sp, #32]
  404d44:	str	w2, [sp, #28]
  404d48:	ldr	x0, [sp, #40]
  404d4c:	add	x0, x0, #0x1b8
  404d50:	ldr	x1, [sp, #32]
  404d54:	ldp	x2, x3, [x1]
  404d58:	stp	x2, x3, [x0]
  404d5c:	ldp	x2, x3, [x1, #16]
  404d60:	stp	x2, x3, [x0, #16]
  404d64:	ldr	x1, [x1, #32]
  404d68:	str	x1, [x0, #32]
  404d6c:	add	x0, sp, #0x38
  404d70:	mov	x1, x0
  404d74:	ldr	x0, [sp, #32]
  404d78:	bl	410ebc <sqrt@plt+0xf0dc>
  404d7c:	str	w0, [sp, #76]
  404d80:	ldr	w0, [sp, #28]
  404d84:	cmp	w0, #0x0
  404d88:	b.eq	404d94 <sqrt@plt+0x2fb4>  // b.none
  404d8c:	mov	w0, #0x46                  	// #70
  404d90:	b	404d98 <sqrt@plt+0x2fb8>
  404d94:	mov	w0, #0x43                  	// #67
  404d98:	strb	w0, [sp, #48]
  404d9c:	strb	wzr, [sp, #50]
  404da0:	ldr	w0, [sp, #76]
  404da4:	cmp	w0, #0x4
  404da8:	b.eq	404eec <sqrt@plt+0x310c>  // b.none
  404dac:	cmp	w0, #0x4
  404db0:	b.gt	404f08 <sqrt@plt+0x3128>
  404db4:	cmp	w0, #0x3
  404db8:	b.eq	404e0c <sqrt@plt+0x302c>  // b.none
  404dbc:	cmp	w0, #0x3
  404dc0:	b.gt	404f08 <sqrt@plt+0x3128>
  404dc4:	cmp	w0, #0x2
  404dc8:	b.eq	404e84 <sqrt@plt+0x30a4>  // b.none
  404dcc:	cmp	w0, #0x2
  404dd0:	b.gt	404f08 <sqrt@plt+0x3128>
  404dd4:	cmp	w0, #0x0
  404dd8:	b.eq	404de8 <sqrt@plt+0x3008>  // b.none
  404ddc:	cmp	w0, #0x1
  404de0:	b.eq	404e50 <sqrt@plt+0x3070>  // b.none
  404de4:	b	404f08 <sqrt@plt+0x3128>
  404de8:	ldr	x0, [sp, #40]
  404dec:	add	x2, x0, #0x40
  404df0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  404df4:	add	x1, x0, #0x588
  404df8:	mov	x0, x2
  404dfc:	bl	402de8 <sqrt@plt+0x1008>
  404e00:	mov	w0, #0x67                  	// #103
  404e04:	strb	w0, [sp, #49]
  404e08:	b	404f08 <sqrt@plt+0x3128>
  404e0c:	ldr	x0, [sp, #40]
  404e10:	add	x0, x0, #0x40
  404e14:	ldr	w1, [sp, #56]
  404e18:	bl	402ee0 <sqrt@plt+0x1100>
  404e1c:	mov	x2, x0
  404e20:	ldr	w0, [sp, #60]
  404e24:	mov	w1, w0
  404e28:	mov	x0, x2
  404e2c:	bl	402ee0 <sqrt@plt+0x1100>
  404e30:	mov	x2, x0
  404e34:	ldr	w0, [sp, #64]
  404e38:	mov	w1, w0
  404e3c:	mov	x0, x2
  404e40:	bl	402ee0 <sqrt@plt+0x1100>
  404e44:	mov	w0, #0x72                  	// #114
  404e48:	strb	w0, [sp, #49]
  404e4c:	b	404f08 <sqrt@plt+0x3128>
  404e50:	add	x0, sp, #0x38
  404e54:	add	x3, x0, #0xc
  404e58:	add	x0, sp, #0x38
  404e5c:	add	x2, x0, #0x8
  404e60:	add	x0, sp, #0x38
  404e64:	add	x1, x0, #0x4
  404e68:	add	x0, sp, #0x38
  404e6c:	mov	x4, x3
  404e70:	mov	x3, x2
  404e74:	mov	x2, x1
  404e78:	mov	x1, x0
  404e7c:	ldr	x0, [sp, #32]
  404e80:	bl	4118d0 <sqrt@plt+0xfaf0>
  404e84:	ldr	x0, [sp, #40]
  404e88:	add	x0, x0, #0x40
  404e8c:	ldr	w1, [sp, #56]
  404e90:	bl	402ee0 <sqrt@plt+0x1100>
  404e94:	mov	x2, x0
  404e98:	ldr	w0, [sp, #60]
  404e9c:	mov	w1, w0
  404ea0:	mov	x0, x2
  404ea4:	bl	402ee0 <sqrt@plt+0x1100>
  404ea8:	mov	x2, x0
  404eac:	ldr	w0, [sp, #64]
  404eb0:	mov	w1, w0
  404eb4:	mov	x0, x2
  404eb8:	bl	402ee0 <sqrt@plt+0x1100>
  404ebc:	mov	x2, x0
  404ec0:	ldr	w0, [sp, #68]
  404ec4:	mov	w1, w0
  404ec8:	mov	x0, x2
  404ecc:	bl	402ee0 <sqrt@plt+0x1100>
  404ed0:	mov	w0, #0x6b                  	// #107
  404ed4:	strb	w0, [sp, #49]
  404ed8:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404edc:	add	x0, x0, #0x384
  404ee0:	mov	w1, #0x1                   	// #1
  404ee4:	str	w1, [x0]
  404ee8:	b	404f08 <sqrt@plt+0x3128>
  404eec:	ldr	x0, [sp, #40]
  404ef0:	add	x0, x0, #0x40
  404ef4:	ldr	w1, [sp, #56]
  404ef8:	bl	402ee0 <sqrt@plt+0x1100>
  404efc:	mov	w0, #0x67                  	// #103
  404f00:	strb	w0, [sp, #49]
  404f04:	nop
  404f08:	ldr	x0, [sp, #40]
  404f0c:	add	x0, x0, #0x40
  404f10:	add	x1, sp, #0x30
  404f14:	bl	402de8 <sqrt@plt+0x1008>
  404f18:	nop
  404f1c:	ldp	x29, x30, [sp], #80
  404f20:	ret
  404f24:	stp	x29, x30, [sp, #-32]!
  404f28:	mov	x29, sp
  404f2c:	str	x0, [sp, #24]
  404f30:	strb	w1, [sp, #23]
  404f34:	ldr	x0, [sp, #24]
  404f38:	add	x2, x0, #0x40
  404f3c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  404f40:	add	x1, x0, #0x590
  404f44:	mov	x0, x2
  404f48:	bl	403000 <sqrt@plt+0x1220>
  404f4c:	mov	x2, x0
  404f50:	ldrb	w0, [sp, #23]
  404f54:	mov	w1, w0
  404f58:	mov	x0, x2
  404f5c:	bl	402a60 <sqrt@plt+0xc80>
  404f60:	mov	x2, x0
  404f64:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  404f68:	add	x1, x0, #0x530
  404f6c:	mov	x0, x2
  404f70:	bl	402de8 <sqrt@plt+0x1008>
  404f74:	nop
  404f78:	ldp	x29, x30, [sp], #32
  404f7c:	ret
  404f80:	stp	x29, x30, [sp, #-32]!
  404f84:	mov	x29, sp
  404f88:	str	x0, [sp, #24]
  404f8c:	ldr	x0, [sp, #24]
  404f90:	bl	404fbc <sqrt@plt+0x31dc>
  404f94:	ldr	x0, [sp, #24]
  404f98:	mov	w1, #0xffffffff            	// #-1
  404f9c:	str	w1, [x0, #520]
  404fa0:	ldr	x0, [sp, #24]
  404fa4:	ldr	w1, [x0, #520]
  404fa8:	ldr	x0, [sp, #24]
  404fac:	str	w1, [x0, #524]
  404fb0:	nop
  404fb4:	ldp	x29, x30, [sp], #32
  404fb8:	ret
  404fbc:	stp	x29, x30, [sp, #-80]!
  404fc0:	mov	x29, sp
  404fc4:	str	x0, [sp, #24]
  404fc8:	str	wzr, [sp, #76]
  404fcc:	str	wzr, [sp, #72]
  404fd0:	ldr	x0, [sp, #24]
  404fd4:	ldr	w0, [x0, #372]
  404fd8:	cmp	w0, #0x0
  404fdc:	b.eq	405454 <sqrt@plt+0x3674>  // b.none
  404fe0:	ldr	x0, [sp, #24]
  404fe4:	add	x2, x0, #0x1e0
  404fe8:	ldr	x0, [sp, #24]
  404fec:	add	x0, x0, #0x198
  404ff0:	mov	x1, x0
  404ff4:	mov	x0, x2
  404ff8:	bl	40354c <sqrt@plt+0x176c>
  404ffc:	cmp	w0, #0x0
  405000:	cset	w0, ne  // ne = any
  405004:	and	w0, w0, #0xff
  405008:	cmp	w0, #0x0
  40500c:	b.eq	405050 <sqrt@plt+0x3270>  // b.none
  405010:	ldr	x0, [sp, #24]
  405014:	add	x0, x0, #0x198
  405018:	mov	x1, x0
  40501c:	ldr	x0, [sp, #24]
  405020:	bl	404984 <sqrt@plt+0x2ba4>
  405024:	ldr	x0, [sp, #24]
  405028:	add	x2, x0, #0x1e0
  40502c:	ldr	x0, [sp, #24]
  405030:	add	x1, x0, #0x198
  405034:	mov	x0, x2
  405038:	ldp	x2, x3, [x1]
  40503c:	stp	x2, x3, [x0]
  405040:	ldr	x2, [x1, #16]
  405044:	str	x2, [x0, #16]
  405048:	ldr	w1, [x1, #24]
  40504c:	str	w1, [x0, #24]
  405050:	str	wzr, [sp, #68]
  405054:	ldr	x0, [sp, #24]
  405058:	ldr	w0, [x0, #520]
  40505c:	cmp	w0, #0x0
  405060:	b.lt	405074 <sqrt@plt+0x3294>  // b.tstop
  405064:	ldr	x0, [sp, #24]
  405068:	ldr	w0, [x0, #524]
  40506c:	cmp	w0, #0x0
  405070:	b.ge	405080 <sqrt@plt+0x32a0>  // b.tcont
  405074:	mov	w0, #0x4                   	// #4
  405078:	str	w0, [sp, #76]
  40507c:	b	4050d8 <sqrt@plt+0x32f8>
  405080:	ldr	x0, [sp, #24]
  405084:	ldr	w1, [x0, #520]
  405088:	ldr	x0, [sp, #24]
  40508c:	ldr	w0, [x0, #376]
  405090:	cmp	w1, w0
  405094:	b.eq	4050a0 <sqrt@plt+0x32c0>  // b.none
  405098:	mov	w0, #0x1                   	// #1
  40509c:	str	w0, [sp, #76]
  4050a0:	ldr	x0, [sp, #24]
  4050a4:	ldr	w1, [x0, #524]
  4050a8:	ldr	x0, [sp, #24]
  4050ac:	ldr	w0, [x0, #380]
  4050b0:	cmp	w1, w0
  4050b4:	b.eq	4050d8 <sqrt@plt+0x32f8>  // b.none
  4050b8:	ldr	w0, [sp, #76]
  4050bc:	cmp	w0, #0x0
  4050c0:	b.eq	4050d0 <sqrt@plt+0x32f0>  // b.none
  4050c4:	mov	w0, #0x3                   	// #3
  4050c8:	str	w0, [sp, #76]
  4050cc:	b	4050d8 <sqrt@plt+0x32f8>
  4050d0:	mov	w0, #0x2                   	// #2
  4050d4:	str	w0, [sp, #76]
  4050d8:	ldr	x0, [sp, #24]
  4050dc:	ldr	w0, [x0, #400]
  4050e0:	cmp	w0, #0x0
  4050e4:	b.lt	405204 <sqrt@plt+0x3424>  // b.tstop
  4050e8:	ldr	x0, [sp, #24]
  4050ec:	ldr	x3, [x0, #408]
  4050f0:	ldr	x0, [sp, #24]
  4050f4:	ldr	x1, [x0, #96]
  4050f8:	ldr	x0, [sp, #24]
  4050fc:	ldr	w0, [x0, #424]
  405100:	mov	w2, w0
  405104:	mov	x0, x3
  405108:	bl	414048 <sqrt@plt+0x12268>
  40510c:	str	w0, [sp, #64]
  405110:	ldr	x0, [sp, #24]
  405114:	ldr	w1, [x0, #404]
  405118:	ldr	w0, [sp, #64]
  40511c:	add	w1, w1, w0
  405120:	ldr	x0, [sp, #24]
  405124:	ldr	w0, [x0, #388]
  405128:	cmp	w1, w0
  40512c:	b.eq	405204 <sqrt@plt+0x3424>  // b.none
  405130:	ldr	x0, [sp, #24]
  405134:	ldr	w0, [x0, #400]
  405138:	ldr	x1, [sp, #24]
  40513c:	ldrb	w1, [x1, #540]
  405140:	cmp	w0, w1
  405144:	b.eq	405174 <sqrt@plt+0x3394>  // b.none
  405148:	ldr	x0, [sp, #24]
  40514c:	ldr	w0, [x0, #400]
  405150:	and	w0, w0, #0xff
  405154:	mov	w1, w0
  405158:	ldr	x0, [sp, #24]
  40515c:	bl	404f24 <sqrt@plt+0x3144>
  405160:	ldr	x0, [sp, #24]
  405164:	ldr	w0, [x0, #400]
  405168:	and	w1, w0, #0xff
  40516c:	ldr	x0, [sp, #24]
  405170:	strb	w1, [x0, #540]
  405174:	mov	w0, #0x1                   	// #1
  405178:	str	w0, [sp, #72]
  40517c:	ldr	x0, [sp, #24]
  405180:	ldr	w1, [x0, #388]
  405184:	ldr	w0, [sp, #64]
  405188:	sub	w1, w1, w0
  40518c:	ldr	x0, [sp, #24]
  405190:	ldr	w0, [x0, #404]
  405194:	sub	w0, w1, w0
  405198:	str	w0, [sp, #68]
  40519c:	ldr	x0, [sp, #24]
  4051a0:	ldr	w1, [x0, #396]
  4051a4:	ldr	x0, [sp, #24]
  4051a8:	ldr	w0, [x0, #392]
  4051ac:	lsr	w2, w0, #31
  4051b0:	add	w0, w2, w0
  4051b4:	asr	w0, w0, #1
  4051b8:	cmp	w1, w0
  4051bc:	b.le	4051d0 <sqrt@plt+0x33f0>
  4051c0:	ldr	w0, [sp, #68]
  4051c4:	add	w0, w0, #0x1
  4051c8:	str	w0, [sp, #68]
  4051cc:	b	405204 <sqrt@plt+0x3424>
  4051d0:	ldr	x0, [sp, #24]
  4051d4:	ldr	w1, [x0, #396]
  4051d8:	ldr	x0, [sp, #24]
  4051dc:	ldr	w0, [x0, #392]
  4051e0:	lsr	w2, w0, #31
  4051e4:	add	w0, w2, w0
  4051e8:	asr	w0, w0, #1
  4051ec:	neg	w0, w0
  4051f0:	cmp	w1, w0
  4051f4:	b.ge	405204 <sqrt@plt+0x3424>  // b.tcont
  4051f8:	ldr	w0, [sp, #68]
  4051fc:	sub	w0, w0, #0x1
  405200:	str	w0, [sp, #68]
  405204:	ldr	w0, [sp, #72]
  405208:	cmp	w0, #0x0
  40520c:	b.eq	405220 <sqrt@plt+0x3440>  // b.none
  405210:	ldr	x0, [sp, #24]
  405214:	add	x0, x0, #0x40
  405218:	ldr	w1, [sp, #68]
  40521c:	bl	402b6c <sqrt@plt+0xd8c>
  405220:	ldr	x0, [sp, #24]
  405224:	ldr	w0, [x0, #404]
  405228:	cmp	w0, #0x0
  40522c:	b.eq	40524c <sqrt@plt+0x346c>  // b.none
  405230:	ldr	x0, [sp, #24]
  405234:	add	x2, x0, #0x40
  405238:	ldr	x0, [sp, #24]
  40523c:	ldr	w0, [x0, #404]
  405240:	mov	w1, w0
  405244:	mov	x0, x2
  405248:	bl	402b6c <sqrt@plt+0xd8c>
  40524c:	ldr	x0, [sp, #24]
  405250:	add	x3, x0, #0x40
  405254:	ldr	x0, [sp, #24]
  405258:	add	x1, x0, #0x74
  40525c:	ldr	x0, [sp, #24]
  405260:	ldr	w0, [x0, #372]
  405264:	mov	w2, w0
  405268:	mov	x0, x3
  40526c:	bl	402520 <sqrt@plt+0x740>
  405270:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  405274:	add	x0, x0, #0x598
  405278:	add	x2, sp, #0x28
  40527c:	mov	x3, x0
  405280:	ldp	x0, x1, [x3]
  405284:	stp	x0, x1, [x2]
  405288:	ldr	w0, [x3, #16]
  40528c:	str	w0, [x2, #16]
  405290:	ldr	w0, [sp, #76]
  405294:	lsl	w1, w0, #2
  405298:	ldr	w0, [sp, #72]
  40529c:	add	w1, w1, w0
  4052a0:	ldr	x0, [sp, #24]
  4052a4:	ldr	w0, [x0, #404]
  4052a8:	cmp	w0, #0x0
  4052ac:	b.eq	4052b8 <sqrt@plt+0x34d8>  // b.none
  4052b0:	mov	w0, #0x2                   	// #2
  4052b4:	b	4052bc <sqrt@plt+0x34dc>
  4052b8:	mov	w0, #0x0                   	// #0
  4052bc:	add	w0, w0, w1
  4052c0:	sxtw	x0, w0
  4052c4:	add	x1, sp, #0x28
  4052c8:	ldrb	w0, [x1, x0]
  4052cc:	strb	w0, [sp, #32]
  4052d0:	strb	wzr, [sp, #33]
  4052d4:	ldr	w0, [sp, #76]
  4052d8:	cmp	w0, #0x4
  4052dc:	b.eq	40531c <sqrt@plt+0x353c>  // b.none
  4052e0:	cmp	w0, #0x4
  4052e4:	b.gt	4053fc <sqrt@plt+0x361c>
  4052e8:	cmp	w0, #0x3
  4052ec:	b.eq	4053ac <sqrt@plt+0x35cc>  // b.none
  4052f0:	cmp	w0, #0x3
  4052f4:	b.gt	4053fc <sqrt@plt+0x361c>
  4052f8:	cmp	w0, #0x2
  4052fc:	b.eq	405380 <sqrt@plt+0x35a0>  // b.none
  405300:	cmp	w0, #0x2
  405304:	b.gt	4053fc <sqrt@plt+0x361c>
  405308:	cmp	w0, #0x0
  40530c:	b.eq	405414 <sqrt@plt+0x3634>  // b.none
  405310:	cmp	w0, #0x1
  405314:	b.eq	405354 <sqrt@plt+0x3574>  // b.none
  405318:	b	4053fc <sqrt@plt+0x361c>
  40531c:	ldr	x0, [sp, #24]
  405320:	add	x2, x0, #0x40
  405324:	ldr	x0, [sp, #24]
  405328:	ldr	w0, [x0, #376]
  40532c:	mov	w1, w0
  405330:	mov	x0, x2
  405334:	bl	402b6c <sqrt@plt+0xd8c>
  405338:	mov	x2, x0
  40533c:	ldr	x0, [sp, #24]
  405340:	ldr	w0, [x0, #380]
  405344:	mov	w1, w0
  405348:	mov	x0, x2
  40534c:	bl	402b6c <sqrt@plt+0xd8c>
  405350:	b	405418 <sqrt@plt+0x3638>
  405354:	ldr	x0, [sp, #24]
  405358:	add	x2, x0, #0x40
  40535c:	ldr	x0, [sp, #24]
  405360:	ldr	w1, [x0, #376]
  405364:	ldr	x0, [sp, #24]
  405368:	ldr	w0, [x0, #520]
  40536c:	sub	w0, w1, w0
  405370:	mov	w1, w0
  405374:	mov	x0, x2
  405378:	bl	402b6c <sqrt@plt+0xd8c>
  40537c:	b	405418 <sqrt@plt+0x3638>
  405380:	ldr	x0, [sp, #24]
  405384:	add	x2, x0, #0x40
  405388:	ldr	x0, [sp, #24]
  40538c:	ldr	w1, [x0, #380]
  405390:	ldr	x0, [sp, #24]
  405394:	ldr	w0, [x0, #524]
  405398:	sub	w0, w1, w0
  40539c:	mov	w1, w0
  4053a0:	mov	x0, x2
  4053a4:	bl	402b6c <sqrt@plt+0xd8c>
  4053a8:	b	405418 <sqrt@plt+0x3638>
  4053ac:	ldr	x0, [sp, #24]
  4053b0:	add	x2, x0, #0x40
  4053b4:	ldr	x0, [sp, #24]
  4053b8:	ldr	w1, [x0, #376]
  4053bc:	ldr	x0, [sp, #24]
  4053c0:	ldr	w0, [x0, #520]
  4053c4:	sub	w0, w1, w0
  4053c8:	mov	w1, w0
  4053cc:	mov	x0, x2
  4053d0:	bl	402b6c <sqrt@plt+0xd8c>
  4053d4:	mov	x2, x0
  4053d8:	ldr	x0, [sp, #24]
  4053dc:	ldr	w1, [x0, #380]
  4053e0:	ldr	x0, [sp, #24]
  4053e4:	ldr	w0, [x0, #524]
  4053e8:	sub	w0, w1, w0
  4053ec:	mov	w1, w0
  4053f0:	mov	x0, x2
  4053f4:	bl	402b6c <sqrt@plt+0xd8c>
  4053f8:	b	405418 <sqrt@plt+0x3638>
  4053fc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  405400:	add	x2, x0, #0x380
  405404:	mov	w1, #0x415                 	// #1045
  405408:	mov	w0, #0x0                   	// #0
  40540c:	bl	408a68 <sqrt@plt+0x6c88>
  405410:	b	405418 <sqrt@plt+0x3638>
  405414:	nop
  405418:	ldr	x0, [sp, #24]
  40541c:	add	x0, x0, #0x40
  405420:	add	x1, sp, #0x20
  405424:	bl	402de8 <sqrt@plt+0x1008>
  405428:	ldr	x0, [sp, #24]
  40542c:	ldr	w1, [x0, #384]
  405430:	ldr	x0, [sp, #24]
  405434:	str	w1, [x0, #520]
  405438:	ldr	x0, [sp, #24]
  40543c:	ldr	w1, [x0, #380]
  405440:	ldr	x0, [sp, #24]
  405444:	str	w1, [x0, #524]
  405448:	ldr	x0, [sp, #24]
  40544c:	str	wzr, [x0, #372]
  405450:	b	405458 <sqrt@plt+0x3678>
  405454:	nop
  405458:	ldp	x29, x30, [sp], #80
  40545c:	ret
  405460:	stp	x29, x30, [sp, #-48]!
  405464:	mov	x29, sp
  405468:	str	x0, [sp, #24]
  40546c:	str	x1, [sp, #16]
  405470:	ldr	x0, [sp, #24]
  405474:	ldr	w0, [x0, #532]
  405478:	cmp	w0, #0x0
  40547c:	b.ge	405544 <sqrt@plt+0x3764>  // b.tcont
  405480:	ldr	x0, [sp, #24]
  405484:	ldr	w1, [x0, #528]
  405488:	ldr	x0, [sp, #16]
  40548c:	ldr	w0, [x0, #4]
  405490:	cmp	w1, w0
  405494:	b.eq	4055a8 <sqrt@plt+0x37c8>  // b.none
  405498:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40549c:	add	x0, x0, #0x68
  4054a0:	ldr	w2, [x0]
  4054a4:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  4054a8:	add	x0, x0, #0x6f8
  4054ac:	ldr	w1, [x0]
  4054b0:	mov	w0, w1
  4054b4:	lsl	w0, w0, #3
  4054b8:	add	w0, w0, w1
  4054bc:	lsl	w0, w0, #3
  4054c0:	sdiv	w1, w2, w0
  4054c4:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  4054c8:	add	x0, x0, #0x25c
  4054cc:	ldr	w0, [x0]
  4054d0:	mul	w1, w1, w0
  4054d4:	ldr	x0, [sp, #16]
  4054d8:	ldr	w0, [x0, #4]
  4054dc:	mul	w0, w1, w0
  4054e0:	mov	w1, #0x4dd3                	// #19923
  4054e4:	movk	w1, #0x1062, lsl #16
  4054e8:	smull	x1, w0, w1
  4054ec:	lsr	x1, x1, #32
  4054f0:	asr	w1, w1, #6
  4054f4:	asr	w0, w0, #31
  4054f8:	sub	w0, w1, w0
  4054fc:	str	w0, [sp, #44]
  405500:	ldr	x0, [sp, #24]
  405504:	add	x0, x0, #0x40
  405508:	ldr	w1, [sp, #44]
  40550c:	bl	402b6c <sqrt@plt+0xd8c>
  405510:	mov	x2, x0
  405514:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  405518:	add	x1, x0, #0x5b0
  40551c:	mov	x0, x2
  405520:	bl	402de8 <sqrt@plt+0x1008>
  405524:	ldr	x0, [sp, #16]
  405528:	ldr	w1, [x0, #4]
  40552c:	ldr	x0, [sp, #24]
  405530:	str	w1, [x0, #528]
  405534:	ldr	x0, [sp, #24]
  405538:	mov	w1, #0xffffffff            	// #-1
  40553c:	str	w1, [x0, #536]
  405540:	b	4055a8 <sqrt@plt+0x37c8>
  405544:	ldr	x0, [sp, #24]
  405548:	ldr	w1, [x0, #536]
  40554c:	ldr	x0, [sp, #24]
  405550:	ldr	w0, [x0, #532]
  405554:	cmp	w1, w0
  405558:	b.eq	4055a8 <sqrt@plt+0x37c8>  // b.none
  40555c:	ldr	x0, [sp, #24]
  405560:	add	x2, x0, #0x40
  405564:	ldr	x0, [sp, #24]
  405568:	ldr	w0, [x0, #532]
  40556c:	mov	w1, w0
  405570:	mov	x0, x2
  405574:	bl	402b6c <sqrt@plt+0xd8c>
  405578:	mov	x2, x0
  40557c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  405580:	add	x1, x0, #0x5b0
  405584:	mov	x0, x2
  405588:	bl	402de8 <sqrt@plt+0x1008>
  40558c:	ldr	x0, [sp, #24]
  405590:	ldr	w1, [x0, #532]
  405594:	ldr	x0, [sp, #24]
  405598:	str	w1, [x0, #536]
  40559c:	ldr	x0, [sp, #24]
  4055a0:	mov	w1, #0xffffffff            	// #-1
  4055a4:	str	w1, [x0, #528]
  4055a8:	ldr	x0, [sp, #24]
  4055ac:	add	x2, x0, #0x1b8
  4055b0:	ldr	x0, [sp, #16]
  4055b4:	ldr	x0, [x0, #24]
  4055b8:	mov	x1, x0
  4055bc:	mov	x0, x2
  4055c0:	bl	410e8c <sqrt@plt+0xf0ac>
  4055c4:	cmp	w0, #0x0
  4055c8:	cset	w0, ne  // ne = any
  4055cc:	and	w0, w0, #0xff
  4055d0:	cmp	w0, #0x0
  4055d4:	b.eq	4055f0 <sqrt@plt+0x3810>  // b.none
  4055d8:	ldr	x0, [sp, #16]
  4055dc:	ldr	x0, [x0, #24]
  4055e0:	mov	w2, #0x0                   	// #0
  4055e4:	mov	x1, x0
  4055e8:	ldr	x0, [sp, #24]
  4055ec:	bl	404d34 <sqrt@plt+0x2f54>
  4055f0:	nop
  4055f4:	ldp	x29, x30, [sp], #48
  4055f8:	ret
  4055fc:	stp	x29, x30, [sp, #-32]!
  405600:	mov	x29, sp
  405604:	str	x0, [sp, #24]
  405608:	str	x1, [sp, #16]
  40560c:	ldr	x0, [sp, #24]
  405610:	add	x2, x0, #0x1b8
  405614:	ldr	x0, [sp, #16]
  405618:	ldr	x0, [x0, #32]
  40561c:	mov	x1, x0
  405620:	mov	x0, x2
  405624:	bl	410cbc <sqrt@plt+0xeedc>
  405628:	cmp	w0, #0x0
  40562c:	cset	w0, ne  // ne = any
  405630:	and	w0, w0, #0xff
  405634:	cmp	w0, #0x0
  405638:	b.eq	405658 <sqrt@plt+0x3878>  // b.none
  40563c:	ldr	x0, [sp, #24]
  405640:	add	x2, x0, #0x40
  405644:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  405648:	add	x1, x0, #0x5b8
  40564c:	mov	x0, x2
  405650:	bl	402de8 <sqrt@plt+0x1008>
  405654:	b	405670 <sqrt@plt+0x3890>
  405658:	ldr	x0, [sp, #16]
  40565c:	ldr	x0, [x0, #32]
  405660:	mov	w2, #0x1                   	// #1
  405664:	mov	x1, x0
  405668:	ldr	x0, [sp, #24]
  40566c:	bl	404d34 <sqrt@plt+0x2f54>
  405670:	nop
  405674:	ldp	x29, x30, [sp], #32
  405678:	ret
  40567c:	stp	x29, x30, [sp, #-128]!
  405680:	mov	x29, sp
  405684:	str	x19, [sp, #16]
  405688:	str	x0, [sp, #56]
  40568c:	str	w1, [sp, #52]
  405690:	str	x2, [sp, #40]
  405694:	str	w3, [sp, #48]
  405698:	str	x4, [sp, #32]
  40569c:	ldr	x0, [sp, #56]
  4056a0:	ldr	w0, [x0, #2208]
  4056a4:	cmp	w0, #0x0
  4056a8:	b.gt	4063d8 <sqrt@plt+0x45f8>
  4056ac:	ldr	x0, [sp, #56]
  4056b0:	bl	404fbc <sqrt@plt+0x31dc>
  4056b4:	str	wzr, [sp, #124]
  4056b8:	ldr	w0, [sp, #52]
  4056bc:	cmp	w0, #0x7e
  4056c0:	b.eq	405c3c <sqrt@plt+0x3e5c>  // b.none
  4056c4:	ldr	w0, [sp, #52]
  4056c8:	cmp	w0, #0x7e
  4056cc:	b.gt	406384 <sqrt@plt+0x45a4>
  4056d0:	ldr	w0, [sp, #52]
  4056d4:	cmp	w0, #0x74
  4056d8:	b.eq	406314 <sqrt@plt+0x4534>  // b.none
  4056dc:	ldr	w0, [sp, #52]
  4056e0:	cmp	w0, #0x74
  4056e4:	b.gt	406384 <sqrt@plt+0x45a4>
  4056e8:	ldr	w0, [sp, #52]
  4056ec:	cmp	w0, #0x70
  4056f0:	b.eq	405aa4 <sqrt@plt+0x3cc4>  // b.none
  4056f4:	ldr	w0, [sp, #52]
  4056f8:	cmp	w0, #0x70
  4056fc:	b.gt	406384 <sqrt@plt+0x45a4>
  405700:	ldr	w0, [sp, #52]
  405704:	cmp	w0, #0x6c
  405708:	b.eq	4058b0 <sqrt@plt+0x3ad0>  // b.none
  40570c:	ldr	w0, [sp, #52]
  405710:	cmp	w0, #0x6c
  405714:	b.gt	406384 <sqrt@plt+0x45a4>
  405718:	ldr	w0, [sp, #52]
  40571c:	cmp	w0, #0x65
  405720:	b.eq	405990 <sqrt@plt+0x3bb0>  // b.none
  405724:	ldr	w0, [sp, #52]
  405728:	cmp	w0, #0x65
  40572c:	b.gt	406384 <sqrt@plt+0x45a4>
  405730:	ldr	w0, [sp, #52]
  405734:	cmp	w0, #0x63
  405738:	b.eq	40579c <sqrt@plt+0x39bc>  // b.none
  40573c:	ldr	w0, [sp, #52]
  405740:	cmp	w0, #0x63
  405744:	b.gt	406384 <sqrt@plt+0x45a4>
  405748:	ldr	w0, [sp, #52]
  40574c:	cmp	w0, #0x61
  405750:	b.eq	4060cc <sqrt@plt+0x42ec>  // b.none
  405754:	ldr	w0, [sp, #52]
  405758:	cmp	w0, #0x61
  40575c:	b.gt	406384 <sqrt@plt+0x45a4>
  405760:	ldr	w0, [sp, #52]
  405764:	cmp	w0, #0x50
  405768:	b.eq	405a9c <sqrt@plt+0x3cbc>  // b.none
  40576c:	ldr	w0, [sp, #52]
  405770:	cmp	w0, #0x50
  405774:	b.gt	406384 <sqrt@plt+0x45a4>
  405778:	ldr	w0, [sp, #52]
  40577c:	cmp	w0, #0x43
  405780:	b.eq	405794 <sqrt@plt+0x39b4>  // b.none
  405784:	ldr	w0, [sp, #52]
  405788:	cmp	w0, #0x45
  40578c:	b.eq	405988 <sqrt@plt+0x3ba8>  // b.none
  405790:	b	406384 <sqrt@plt+0x45a4>
  405794:	mov	w0, #0x1                   	// #1
  405798:	str	w0, [sp, #124]
  40579c:	ldr	w0, [sp, #48]
  4057a0:	cmp	w0, #0x1
  4057a4:	b.eq	4057e8 <sqrt@plt+0x3a08>  // b.none
  4057a8:	ldr	w0, [sp, #52]
  4057ac:	cmp	w0, #0x43
  4057b0:	b.ne	4057c0 <sqrt@plt+0x39e0>  // b.any
  4057b4:	ldr	w0, [sp, #48]
  4057b8:	cmp	w0, #0x2
  4057bc:	b.eq	4057e8 <sqrt@plt+0x3a08>  // b.none
  4057c0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4057c4:	add	x3, x0, #0x48
  4057c8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4057cc:	add	x2, x0, #0x48
  4057d0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4057d4:	add	x1, x0, #0x48
  4057d8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4057dc:	add	x0, x0, #0x5c0
  4057e0:	bl	412fa0 <sqrt@plt+0x111c0>
  4057e4:	b	4063b8 <sqrt@plt+0x45d8>
  4057e8:	ldr	x0, [sp, #56]
  4057ec:	add	x3, x0, #0x40
  4057f0:	ldr	x0, [sp, #32]
  4057f4:	ldr	w1, [x0, #8]
  4057f8:	ldr	x0, [sp, #40]
  4057fc:	ldr	w0, [x0]
  405800:	lsr	w2, w0, #31
  405804:	add	w0, w2, w0
  405808:	asr	w0, w0, #1
  40580c:	add	w0, w1, w0
  405810:	mov	w1, w0
  405814:	mov	x0, x3
  405818:	bl	402b6c <sqrt@plt+0xd8c>
  40581c:	mov	x2, x0
  405820:	ldr	x0, [sp, #32]
  405824:	ldr	w0, [x0, #12]
  405828:	mov	w1, w0
  40582c:	mov	x0, x2
  405830:	bl	402b6c <sqrt@plt+0xd8c>
  405834:	mov	x2, x0
  405838:	ldr	x0, [sp, #40]
  40583c:	ldr	w0, [x0]
  405840:	lsr	w1, w0, #31
  405844:	add	w0, w1, w0
  405848:	asr	w0, w0, #1
  40584c:	mov	w1, w0
  405850:	mov	x0, x2
  405854:	bl	402b6c <sqrt@plt+0xd8c>
  405858:	mov	x2, x0
  40585c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  405860:	add	x1, x0, #0x5e0
  405864:	mov	x0, x2
  405868:	bl	402de8 <sqrt@plt+0x1008>
  40586c:	ldr	w0, [sp, #124]
  405870:	cmp	w0, #0x0
  405874:	b.eq	405888 <sqrt@plt+0x3aa8>  // b.none
  405878:	ldr	x1, [sp, #32]
  40587c:	ldr	x0, [sp, #56]
  405880:	bl	4055fc <sqrt@plt+0x381c>
  405884:	b	4063b8 <sqrt@plt+0x45d8>
  405888:	ldr	x1, [sp, #32]
  40588c:	ldr	x0, [sp, #56]
  405890:	bl	405460 <sqrt@plt+0x3680>
  405894:	ldr	x0, [sp, #56]
  405898:	add	x2, x0, #0x40
  40589c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4058a0:	add	x1, x0, #0x5e8
  4058a4:	mov	x0, x2
  4058a8:	bl	402de8 <sqrt@plt+0x1008>
  4058ac:	b	4063b8 <sqrt@plt+0x45d8>
  4058b0:	ldr	w0, [sp, #48]
  4058b4:	cmp	w0, #0x2
  4058b8:	b.eq	4058e4 <sqrt@plt+0x3b04>  // b.none
  4058bc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4058c0:	add	x3, x0, #0x48
  4058c4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4058c8:	add	x2, x0, #0x48
  4058cc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4058d0:	add	x1, x0, #0x48
  4058d4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4058d8:	add	x0, x0, #0x5f0
  4058dc:	bl	412fa0 <sqrt@plt+0x111c0>
  4058e0:	b	4063b8 <sqrt@plt+0x45d8>
  4058e4:	ldr	x1, [sp, #32]
  4058e8:	ldr	x0, [sp, #56]
  4058ec:	bl	405460 <sqrt@plt+0x3680>
  4058f0:	ldr	x0, [sp, #56]
  4058f4:	add	x2, x0, #0x40
  4058f8:	ldr	x0, [sp, #40]
  4058fc:	ldr	w1, [x0]
  405900:	ldr	x0, [sp, #32]
  405904:	ldr	w0, [x0, #8]
  405908:	add	w0, w1, w0
  40590c:	mov	w1, w0
  405910:	mov	x0, x2
  405914:	bl	402b6c <sqrt@plt+0xd8c>
  405918:	mov	x2, x0
  40591c:	ldr	x0, [sp, #40]
  405920:	add	x0, x0, #0x4
  405924:	ldr	w1, [x0]
  405928:	ldr	x0, [sp, #32]
  40592c:	ldr	w0, [x0, #12]
  405930:	add	w0, w1, w0
  405934:	mov	w1, w0
  405938:	mov	x0, x2
  40593c:	bl	402b6c <sqrt@plt+0xd8c>
  405940:	mov	x2, x0
  405944:	ldr	x0, [sp, #32]
  405948:	ldr	w0, [x0, #8]
  40594c:	mov	w1, w0
  405950:	mov	x0, x2
  405954:	bl	402b6c <sqrt@plt+0xd8c>
  405958:	mov	x2, x0
  40595c:	ldr	x0, [sp, #32]
  405960:	ldr	w0, [x0, #12]
  405964:	mov	w1, w0
  405968:	mov	x0, x2
  40596c:	bl	402b6c <sqrt@plt+0xd8c>
  405970:	mov	x2, x0
  405974:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  405978:	add	x1, x0, #0x610
  40597c:	mov	x0, x2
  405980:	bl	402de8 <sqrt@plt+0x1008>
  405984:	b	4063b8 <sqrt@plt+0x45d8>
  405988:	mov	w0, #0x1                   	// #1
  40598c:	str	w0, [sp, #124]
  405990:	ldr	w0, [sp, #48]
  405994:	cmp	w0, #0x2
  405998:	b.eq	4059c4 <sqrt@plt+0x3be4>  // b.none
  40599c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4059a0:	add	x3, x0, #0x48
  4059a4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4059a8:	add	x2, x0, #0x48
  4059ac:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4059b0:	add	x1, x0, #0x48
  4059b4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4059b8:	add	x0, x0, #0x618
  4059bc:	bl	412fa0 <sqrt@plt+0x111c0>
  4059c0:	b	4063b8 <sqrt@plt+0x45d8>
  4059c4:	ldr	x0, [sp, #56]
  4059c8:	add	x2, x0, #0x40
  4059cc:	ldr	x0, [sp, #40]
  4059d0:	ldr	w0, [x0]
  4059d4:	mov	w1, w0
  4059d8:	mov	x0, x2
  4059dc:	bl	402b6c <sqrt@plt+0xd8c>
  4059e0:	mov	x2, x0
  4059e4:	ldr	x0, [sp, #40]
  4059e8:	add	x0, x0, #0x4
  4059ec:	ldr	w0, [x0]
  4059f0:	mov	w1, w0
  4059f4:	mov	x0, x2
  4059f8:	bl	402b6c <sqrt@plt+0xd8c>
  4059fc:	mov	x3, x0
  405a00:	ldr	x0, [sp, #32]
  405a04:	ldr	w1, [x0, #8]
  405a08:	ldr	x0, [sp, #40]
  405a0c:	ldr	w0, [x0]
  405a10:	lsr	w2, w0, #31
  405a14:	add	w0, w2, w0
  405a18:	asr	w0, w0, #1
  405a1c:	add	w0, w1, w0
  405a20:	mov	w1, w0
  405a24:	mov	x0, x3
  405a28:	bl	402b6c <sqrt@plt+0xd8c>
  405a2c:	mov	x2, x0
  405a30:	ldr	x0, [sp, #32]
  405a34:	ldr	w0, [x0, #12]
  405a38:	mov	w1, w0
  405a3c:	mov	x0, x2
  405a40:	bl	402b6c <sqrt@plt+0xd8c>
  405a44:	mov	x2, x0
  405a48:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  405a4c:	add	x1, x0, #0x640
  405a50:	mov	x0, x2
  405a54:	bl	402de8 <sqrt@plt+0x1008>
  405a58:	ldr	w0, [sp, #124]
  405a5c:	cmp	w0, #0x0
  405a60:	b.eq	405a74 <sqrt@plt+0x3c94>  // b.none
  405a64:	ldr	x1, [sp, #32]
  405a68:	ldr	x0, [sp, #56]
  405a6c:	bl	4055fc <sqrt@plt+0x381c>
  405a70:	b	4063b8 <sqrt@plt+0x45d8>
  405a74:	ldr	x1, [sp, #32]
  405a78:	ldr	x0, [sp, #56]
  405a7c:	bl	405460 <sqrt@plt+0x3680>
  405a80:	ldr	x0, [sp, #56]
  405a84:	add	x2, x0, #0x40
  405a88:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  405a8c:	add	x1, x0, #0x5e8
  405a90:	mov	x0, x2
  405a94:	bl	402de8 <sqrt@plt+0x1008>
  405a98:	b	4063b8 <sqrt@plt+0x45d8>
  405a9c:	mov	w0, #0x1                   	// #1
  405aa0:	str	w0, [sp, #124]
  405aa4:	ldr	w0, [sp, #48]
  405aa8:	and	w0, w0, #0x1
  405aac:	cmp	w0, #0x0
  405ab0:	b.eq	405adc <sqrt@plt+0x3cfc>  // b.none
  405ab4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  405ab8:	add	x3, x0, #0x48
  405abc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  405ac0:	add	x2, x0, #0x48
  405ac4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  405ac8:	add	x1, x0, #0x48
  405acc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  405ad0:	add	x0, x0, #0x648
  405ad4:	bl	412fa0 <sqrt@plt+0x111c0>
  405ad8:	b	4063b8 <sqrt@plt+0x45d8>
  405adc:	ldr	w0, [sp, #48]
  405ae0:	cmp	w0, #0x0
  405ae4:	b.ne	405b10 <sqrt@plt+0x3d30>  // b.any
  405ae8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  405aec:	add	x3, x0, #0x48
  405af0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  405af4:	add	x2, x0, #0x48
  405af8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  405afc:	add	x1, x0, #0x48
  405b00:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  405b04:	add	x0, x0, #0x678
  405b08:	bl	412fa0 <sqrt@plt+0x111c0>
  405b0c:	b	4063b8 <sqrt@plt+0x45d8>
  405b10:	ldr	x0, [sp, #56]
  405b14:	add	x2, x0, #0x40
  405b18:	ldr	x0, [sp, #32]
  405b1c:	ldr	w0, [x0, #8]
  405b20:	mov	w1, w0
  405b24:	mov	x0, x2
  405b28:	bl	402b6c <sqrt@plt+0xd8c>
  405b2c:	mov	x2, x0
  405b30:	ldr	x0, [sp, #32]
  405b34:	ldr	w0, [x0, #12]
  405b38:	mov	w1, w0
  405b3c:	mov	x0, x2
  405b40:	bl	402b6c <sqrt@plt+0xd8c>
  405b44:	mov	x2, x0
  405b48:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  405b4c:	add	x1, x0, #0x698
  405b50:	mov	x0, x2
  405b54:	bl	402de8 <sqrt@plt+0x1008>
  405b58:	str	wzr, [sp, #120]
  405b5c:	ldr	w1, [sp, #120]
  405b60:	ldr	w0, [sp, #48]
  405b64:	cmp	w1, w0
  405b68:	b.ge	405be0 <sqrt@plt+0x3e00>  // b.tcont
  405b6c:	ldr	x0, [sp, #56]
  405b70:	add	x2, x0, #0x40
  405b74:	ldrsw	x0, [sp, #120]
  405b78:	lsl	x0, x0, #2
  405b7c:	ldr	x1, [sp, #40]
  405b80:	add	x0, x1, x0
  405b84:	ldr	w0, [x0]
  405b88:	mov	w1, w0
  405b8c:	mov	x0, x2
  405b90:	bl	402b6c <sqrt@plt+0xd8c>
  405b94:	mov	x2, x0
  405b98:	ldrsw	x0, [sp, #120]
  405b9c:	add	x0, x0, #0x1
  405ba0:	lsl	x0, x0, #2
  405ba4:	ldr	x1, [sp, #40]
  405ba8:	add	x0, x1, x0
  405bac:	ldr	w0, [x0]
  405bb0:	mov	w1, w0
  405bb4:	mov	x0, x2
  405bb8:	bl	402b6c <sqrt@plt+0xd8c>
  405bbc:	mov	x2, x0
  405bc0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  405bc4:	add	x1, x0, #0x6a0
  405bc8:	mov	x0, x2
  405bcc:	bl	402de8 <sqrt@plt+0x1008>
  405bd0:	ldr	w0, [sp, #120]
  405bd4:	add	w0, w0, #0x2
  405bd8:	str	w0, [sp, #120]
  405bdc:	b	405b5c <sqrt@plt+0x3d7c>
  405be0:	ldr	x0, [sp, #56]
  405be4:	add	x2, x0, #0x40
  405be8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  405bec:	add	x1, x0, #0x6a8
  405bf0:	mov	x0, x2
  405bf4:	bl	402de8 <sqrt@plt+0x1008>
  405bf8:	ldr	w0, [sp, #124]
  405bfc:	cmp	w0, #0x0
  405c00:	b.eq	405c14 <sqrt@plt+0x3e34>  // b.none
  405c04:	ldr	x1, [sp, #32]
  405c08:	ldr	x0, [sp, #56]
  405c0c:	bl	4055fc <sqrt@plt+0x381c>
  405c10:	b	4063b8 <sqrt@plt+0x45d8>
  405c14:	ldr	x1, [sp, #32]
  405c18:	ldr	x0, [sp, #56]
  405c1c:	bl	405460 <sqrt@plt+0x3680>
  405c20:	ldr	x0, [sp, #56]
  405c24:	add	x2, x0, #0x40
  405c28:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  405c2c:	add	x1, x0, #0x5e8
  405c30:	mov	x0, x2
  405c34:	bl	402de8 <sqrt@plt+0x1008>
  405c38:	b	4063b8 <sqrt@plt+0x45d8>
  405c3c:	ldr	w0, [sp, #48]
  405c40:	and	w0, w0, #0x1
  405c44:	cmp	w0, #0x0
  405c48:	b.eq	405c74 <sqrt@plt+0x3e94>  // b.none
  405c4c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  405c50:	add	x3, x0, #0x48
  405c54:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  405c58:	add	x2, x0, #0x48
  405c5c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  405c60:	add	x1, x0, #0x48
  405c64:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  405c68:	add	x0, x0, #0x6b0
  405c6c:	bl	412fa0 <sqrt@plt+0x111c0>
  405c70:	b	4063b8 <sqrt@plt+0x45d8>
  405c74:	ldr	w0, [sp, #48]
  405c78:	cmp	w0, #0x0
  405c7c:	b.ne	405ca8 <sqrt@plt+0x3ec8>  // b.any
  405c80:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  405c84:	add	x3, x0, #0x48
  405c88:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  405c8c:	add	x2, x0, #0x48
  405c90:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  405c94:	add	x1, x0, #0x48
  405c98:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  405c9c:	add	x0, x0, #0x6e0
  405ca0:	bl	412fa0 <sqrt@plt+0x111c0>
  405ca4:	b	4063b8 <sqrt@plt+0x45d8>
  405ca8:	ldr	x0, [sp, #56]
  405cac:	add	x2, x0, #0x40
  405cb0:	ldr	x0, [sp, #32]
  405cb4:	ldr	w0, [x0, #8]
  405cb8:	mov	w1, w0
  405cbc:	mov	x0, x2
  405cc0:	bl	402b6c <sqrt@plt+0xd8c>
  405cc4:	mov	x2, x0
  405cc8:	ldr	x0, [sp, #32]
  405ccc:	ldr	w0, [x0, #12]
  405cd0:	mov	w1, w0
  405cd4:	mov	x0, x2
  405cd8:	bl	402b6c <sqrt@plt+0xd8c>
  405cdc:	mov	x2, x0
  405ce0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  405ce4:	add	x1, x0, #0x698
  405ce8:	mov	x0, x2
  405cec:	bl	402de8 <sqrt@plt+0x1008>
  405cf0:	ldr	x0, [sp, #56]
  405cf4:	add	x2, x0, #0x40
  405cf8:	ldr	x0, [sp, #40]
  405cfc:	ldr	w0, [x0]
  405d00:	lsr	w1, w0, #31
  405d04:	add	w0, w1, w0
  405d08:	asr	w0, w0, #1
  405d0c:	mov	w1, w0
  405d10:	mov	x0, x2
  405d14:	bl	402b6c <sqrt@plt+0xd8c>
  405d18:	mov	x2, x0
  405d1c:	ldr	x0, [sp, #40]
  405d20:	add	x0, x0, #0x4
  405d24:	ldr	w0, [x0]
  405d28:	lsr	w1, w0, #31
  405d2c:	add	w0, w1, w0
  405d30:	asr	w0, w0, #1
  405d34:	mov	w1, w0
  405d38:	mov	x0, x2
  405d3c:	bl	402b6c <sqrt@plt+0xd8c>
  405d40:	mov	x2, x0
  405d44:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  405d48:	add	x1, x0, #0x6a0
  405d4c:	mov	x0, x2
  405d50:	bl	402de8 <sqrt@plt+0x1008>
  405d54:	mov	w0, #0x2                   	// #2
  405d58:	str	w0, [sp, #112]
  405d5c:	mov	w0, #0x3                   	// #3
  405d60:	str	w0, [sp, #108]
  405d64:	str	wzr, [sp, #116]
  405d68:	ldr	w0, [sp, #48]
  405d6c:	sub	w0, w0, #0x2
  405d70:	ldr	w1, [sp, #116]
  405d74:	cmp	w1, w0
  405d78:	b.ge	405fe4 <sqrt@plt+0x4204>  // b.tcont
  405d7c:	ldr	x0, [sp, #56]
  405d80:	add	x2, x0, #0x40
  405d84:	ldrsw	x0, [sp, #116]
  405d88:	lsl	x0, x0, #2
  405d8c:	ldr	x1, [sp, #40]
  405d90:	add	x0, x1, x0
  405d94:	ldr	w0, [x0]
  405d98:	mov	w1, #0x5556                	// #21846
  405d9c:	movk	w1, #0x5555, lsl #16
  405da0:	smull	x1, w0, w1
  405da4:	lsr	x1, x1, #32
  405da8:	asr	w0, w0, #31
  405dac:	sub	w0, w1, w0
  405db0:	mov	w1, w0
  405db4:	mov	x0, x2
  405db8:	bl	402b6c <sqrt@plt+0xd8c>
  405dbc:	mov	x2, x0
  405dc0:	ldrsw	x0, [sp, #116]
  405dc4:	add	x0, x0, #0x1
  405dc8:	lsl	x0, x0, #2
  405dcc:	ldr	x1, [sp, #40]
  405dd0:	add	x0, x1, x0
  405dd4:	ldr	w0, [x0]
  405dd8:	mov	w1, #0x5556                	// #21846
  405ddc:	movk	w1, #0x5555, lsl #16
  405de0:	smull	x1, w0, w1
  405de4:	lsr	x1, x1, #32
  405de8:	asr	w0, w0, #31
  405dec:	sub	w0, w1, w0
  405df0:	mov	w1, w0
  405df4:	mov	x0, x2
  405df8:	bl	402b6c <sqrt@plt+0xd8c>
  405dfc:	mov	x2, x0
  405e00:	ldrsw	x0, [sp, #116]
  405e04:	lsl	x0, x0, #2
  405e08:	ldr	x1, [sp, #40]
  405e0c:	add	x0, x1, x0
  405e10:	ldr	w0, [x0]
  405e14:	lsr	w1, w0, #31
  405e18:	add	w0, w1, w0
  405e1c:	asr	w0, w0, #1
  405e20:	mov	w3, w0
  405e24:	ldrsw	x0, [sp, #116]
  405e28:	add	x0, x0, #0x2
  405e2c:	lsl	x0, x0, #2
  405e30:	ldr	x1, [sp, #40]
  405e34:	add	x0, x1, x0
  405e38:	ldr	w0, [x0]
  405e3c:	mov	w1, #0xaaab                	// #43691
  405e40:	movk	w1, #0x2aaa, lsl #16
  405e44:	smull	x1, w0, w1
  405e48:	lsr	x1, x1, #32
  405e4c:	asr	w0, w0, #31
  405e50:	sub	w0, w1, w0
  405e54:	add	w0, w3, w0
  405e58:	mov	w1, w0
  405e5c:	mov	x0, x2
  405e60:	bl	402b6c <sqrt@plt+0xd8c>
  405e64:	mov	x2, x0
  405e68:	ldrsw	x0, [sp, #116]
  405e6c:	add	x0, x0, #0x1
  405e70:	lsl	x0, x0, #2
  405e74:	ldr	x1, [sp, #40]
  405e78:	add	x0, x1, x0
  405e7c:	ldr	w0, [x0]
  405e80:	lsr	w1, w0, #31
  405e84:	add	w0, w1, w0
  405e88:	asr	w0, w0, #1
  405e8c:	mov	w3, w0
  405e90:	ldrsw	x0, [sp, #116]
  405e94:	add	x0, x0, #0x3
  405e98:	lsl	x0, x0, #2
  405e9c:	ldr	x1, [sp, #40]
  405ea0:	add	x0, x1, x0
  405ea4:	ldr	w0, [x0]
  405ea8:	mov	w1, #0xaaab                	// #43691
  405eac:	movk	w1, #0x2aaa, lsl #16
  405eb0:	smull	x1, w0, w1
  405eb4:	lsr	x1, x1, #32
  405eb8:	asr	w0, w0, #31
  405ebc:	sub	w0, w1, w0
  405ec0:	add	w0, w3, w0
  405ec4:	mov	w1, w0
  405ec8:	mov	x0, x2
  405ecc:	bl	402b6c <sqrt@plt+0xd8c>
  405ed0:	mov	x3, x0
  405ed4:	ldrsw	x0, [sp, #116]
  405ed8:	lsl	x0, x0, #2
  405edc:	ldr	x1, [sp, #40]
  405ee0:	add	x0, x1, x0
  405ee4:	ldr	w1, [x0]
  405ee8:	ldrsw	x0, [sp, #116]
  405eec:	lsl	x0, x0, #2
  405ef0:	ldr	x2, [sp, #40]
  405ef4:	add	x0, x2, x0
  405ef8:	ldr	w0, [x0]
  405efc:	lsr	w2, w0, #31
  405f00:	add	w0, w2, w0
  405f04:	asr	w0, w0, #1
  405f08:	neg	w0, w0
  405f0c:	add	w1, w1, w0
  405f10:	ldrsw	x0, [sp, #116]
  405f14:	add	x0, x0, #0x2
  405f18:	lsl	x0, x0, #2
  405f1c:	ldr	x2, [sp, #40]
  405f20:	add	x0, x2, x0
  405f24:	ldr	w0, [x0]
  405f28:	lsr	w2, w0, #31
  405f2c:	add	w0, w2, w0
  405f30:	asr	w0, w0, #1
  405f34:	add	w0, w1, w0
  405f38:	mov	w1, w0
  405f3c:	mov	x0, x3
  405f40:	bl	402b6c <sqrt@plt+0xd8c>
  405f44:	mov	x3, x0
  405f48:	ldrsw	x0, [sp, #116]
  405f4c:	add	x0, x0, #0x1
  405f50:	lsl	x0, x0, #2
  405f54:	ldr	x1, [sp, #40]
  405f58:	add	x0, x1, x0
  405f5c:	ldr	w1, [x0]
  405f60:	ldrsw	x0, [sp, #116]
  405f64:	add	x0, x0, #0x1
  405f68:	lsl	x0, x0, #2
  405f6c:	ldr	x2, [sp, #40]
  405f70:	add	x0, x2, x0
  405f74:	ldr	w0, [x0]
  405f78:	lsr	w2, w0, #31
  405f7c:	add	w0, w2, w0
  405f80:	asr	w0, w0, #1
  405f84:	neg	w0, w0
  405f88:	add	w1, w1, w0
  405f8c:	ldrsw	x0, [sp, #116]
  405f90:	add	x0, x0, #0x3
  405f94:	lsl	x0, x0, #2
  405f98:	ldr	x2, [sp, #40]
  405f9c:	add	x0, x2, x0
  405fa0:	ldr	w0, [x0]
  405fa4:	lsr	w2, w0, #31
  405fa8:	add	w0, w2, w0
  405fac:	asr	w0, w0, #1
  405fb0:	add	w0, w1, w0
  405fb4:	mov	w1, w0
  405fb8:	mov	x0, x3
  405fbc:	bl	402b6c <sqrt@plt+0xd8c>
  405fc0:	mov	x2, x0
  405fc4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  405fc8:	add	x1, x0, #0x6f8
  405fcc:	mov	x0, x2
  405fd0:	bl	402de8 <sqrt@plt+0x1008>
  405fd4:	ldr	w0, [sp, #116]
  405fd8:	add	w0, w0, #0x2
  405fdc:	str	w0, [sp, #116]
  405fe0:	b	405d68 <sqrt@plt+0x3f88>
  405fe4:	ldr	x0, [sp, #56]
  405fe8:	add	x3, x0, #0x40
  405fec:	ldrsw	x0, [sp, #48]
  405ff0:	lsl	x0, x0, #2
  405ff4:	sub	x0, x0, #0x8
  405ff8:	ldr	x1, [sp, #40]
  405ffc:	add	x0, x1, x0
  406000:	ldr	w1, [x0]
  406004:	ldrsw	x0, [sp, #48]
  406008:	lsl	x0, x0, #2
  40600c:	sub	x0, x0, #0x8
  406010:	ldr	x2, [sp, #40]
  406014:	add	x0, x2, x0
  406018:	ldr	w0, [x0]
  40601c:	lsr	w2, w0, #31
  406020:	add	w0, w2, w0
  406024:	asr	w0, w0, #1
  406028:	neg	w0, w0
  40602c:	add	w0, w1, w0
  406030:	mov	w1, w0
  406034:	mov	x0, x3
  406038:	bl	402b6c <sqrt@plt+0xd8c>
  40603c:	mov	x3, x0
  406040:	ldrsw	x0, [sp, #48]
  406044:	lsl	x0, x0, #2
  406048:	sub	x0, x0, #0x4
  40604c:	ldr	x1, [sp, #40]
  406050:	add	x0, x1, x0
  406054:	ldr	w1, [x0]
  406058:	ldrsw	x0, [sp, #48]
  40605c:	lsl	x0, x0, #2
  406060:	sub	x0, x0, #0x4
  406064:	ldr	x2, [sp, #40]
  406068:	add	x0, x2, x0
  40606c:	ldr	w0, [x0]
  406070:	lsr	w2, w0, #31
  406074:	add	w0, w2, w0
  406078:	asr	w0, w0, #1
  40607c:	neg	w0, w0
  406080:	add	w0, w1, w0
  406084:	mov	w1, w0
  406088:	mov	x0, x3
  40608c:	bl	402b6c <sqrt@plt+0xd8c>
  406090:	mov	x2, x0
  406094:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406098:	add	x1, x0, #0x6a0
  40609c:	mov	x0, x2
  4060a0:	bl	402de8 <sqrt@plt+0x1008>
  4060a4:	ldr	x1, [sp, #32]
  4060a8:	ldr	x0, [sp, #56]
  4060ac:	bl	405460 <sqrt@plt+0x3680>
  4060b0:	ldr	x0, [sp, #56]
  4060b4:	add	x2, x0, #0x40
  4060b8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4060bc:	add	x1, x0, #0x5e8
  4060c0:	mov	x0, x2
  4060c4:	bl	402de8 <sqrt@plt+0x1008>
  4060c8:	b	4063b8 <sqrt@plt+0x45d8>
  4060cc:	ldr	w0, [sp, #48]
  4060d0:	cmp	w0, #0x4
  4060d4:	b.eq	406100 <sqrt@plt+0x4320>  // b.none
  4060d8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4060dc:	add	x3, x0, #0x48
  4060e0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4060e4:	add	x2, x0, #0x48
  4060e8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4060ec:	add	x1, x0, #0x48
  4060f0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4060f4:	add	x0, x0, #0x700
  4060f8:	bl	412fa0 <sqrt@plt+0x111c0>
  4060fc:	b	4063b8 <sqrt@plt+0x45d8>
  406100:	ldr	x1, [sp, #32]
  406104:	ldr	x0, [sp, #56]
  406108:	bl	405460 <sqrt@plt+0x3680>
  40610c:	add	x0, sp, #0x48
  406110:	mov	x1, x0
  406114:	ldr	x0, [sp, #40]
  406118:	bl	417c9c <sqrt@plt+0x15ebc>
  40611c:	cmp	w0, #0x0
  406120:	cset	w0, ne  // ne = any
  406124:	and	w0, w0, #0xff
  406128:	cmp	w0, #0x0
  40612c:	b.eq	40625c <sqrt@plt+0x447c>  // b.none
  406130:	ldr	x0, [sp, #56]
  406134:	add	x2, x0, #0x40
  406138:	ldr	x0, [sp, #32]
  40613c:	ldr	w1, [x0, #8]
  406140:	ldr	d0, [sp, #72]
  406144:	fcvtzs	w0, d0
  406148:	add	w0, w1, w0
  40614c:	mov	w1, w0
  406150:	mov	x0, x2
  406154:	bl	402b6c <sqrt@plt+0xd8c>
  406158:	mov	x2, x0
  40615c:	ldr	x0, [sp, #32]
  406160:	ldr	w1, [x0, #12]
  406164:	ldr	d0, [sp, #80]
  406168:	fcvtzs	w0, d0
  40616c:	add	w0, w1, w0
  406170:	mov	w1, w0
  406174:	mov	x0, x2
  406178:	bl	402b6c <sqrt@plt+0xd8c>
  40617c:	mov	x19, x0
  406180:	ldr	d1, [sp, #72]
  406184:	ldr	d0, [sp, #72]
  406188:	fmul	d1, d1, d0
  40618c:	ldr	d2, [sp, #80]
  406190:	ldr	d0, [sp, #80]
  406194:	fmul	d0, d2, d0
  406198:	fadd	d0, d1, d0
  40619c:	bl	401de0 <sqrt@plt>
  4061a0:	fcvtzs	w0, d0
  4061a4:	mov	w1, w0
  4061a8:	mov	x0, x19
  4061ac:	bl	402b6c <sqrt@plt+0xd8c>
  4061b0:	mov	x19, x0
  4061b4:	ldr	d0, [sp, #80]
  4061b8:	fneg	d2, d0
  4061bc:	ldr	d0, [sp, #72]
  4061c0:	fneg	d0, d0
  4061c4:	fmov	d1, d0
  4061c8:	fmov	d0, d2
  4061cc:	bl	401af0 <atan2@plt>
  4061d0:	bl	401fb8 <sqrt@plt+0x1d8>
  4061d4:	mov	x0, x19
  4061d8:	bl	402c7c <sqrt@plt+0xe9c>
  4061dc:	mov	x19, x0
  4061e0:	ldr	x0, [sp, #40]
  4061e4:	add	x0, x0, #0x4
  4061e8:	ldr	w1, [x0]
  4061ec:	ldr	x0, [sp, #40]
  4061f0:	add	x0, x0, #0xc
  4061f4:	ldr	w0, [x0]
  4061f8:	add	w0, w1, w0
  4061fc:	scvtf	d1, w0
  406200:	ldr	d0, [sp, #80]
  406204:	fsub	d2, d1, d0
  406208:	ldr	x0, [sp, #40]
  40620c:	ldr	w1, [x0]
  406210:	ldr	x0, [sp, #40]
  406214:	add	x0, x0, #0x8
  406218:	ldr	w0, [x0]
  40621c:	add	w0, w1, w0
  406220:	scvtf	d1, w0
  406224:	ldr	d0, [sp, #72]
  406228:	fsub	d0, d1, d0
  40622c:	fmov	d1, d0
  406230:	fmov	d0, d2
  406234:	bl	401af0 <atan2@plt>
  406238:	bl	401fb8 <sqrt@plt+0x1d8>
  40623c:	mov	x0, x19
  406240:	bl	402c7c <sqrt@plt+0xe9c>
  406244:	mov	x2, x0
  406248:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  40624c:	add	x1, x0, #0x720
  406250:	mov	x0, x2
  406254:	bl	402de8 <sqrt@plt+0x1008>
  406258:	b	4063b8 <sqrt@plt+0x45d8>
  40625c:	ldr	x0, [sp, #56]
  406260:	add	x2, x0, #0x40
  406264:	ldr	x0, [sp, #40]
  406268:	ldr	w1, [x0]
  40626c:	ldr	x0, [sp, #40]
  406270:	add	x0, x0, #0x8
  406274:	ldr	w0, [x0]
  406278:	add	w1, w1, w0
  40627c:	ldr	x0, [sp, #32]
  406280:	ldr	w0, [x0, #8]
  406284:	add	w0, w1, w0
  406288:	mov	w1, w0
  40628c:	mov	x0, x2
  406290:	bl	402b6c <sqrt@plt+0xd8c>
  406294:	mov	x2, x0
  406298:	ldr	x0, [sp, #40]
  40629c:	add	x0, x0, #0x4
  4062a0:	ldr	w1, [x0]
  4062a4:	ldr	x0, [sp, #40]
  4062a8:	add	x0, x0, #0xc
  4062ac:	ldr	w0, [x0]
  4062b0:	add	w1, w1, w0
  4062b4:	ldr	x0, [sp, #32]
  4062b8:	ldr	w0, [x0, #12]
  4062bc:	add	w0, w1, w0
  4062c0:	mov	w1, w0
  4062c4:	mov	x0, x2
  4062c8:	bl	402b6c <sqrt@plt+0xd8c>
  4062cc:	mov	x2, x0
  4062d0:	ldr	x0, [sp, #32]
  4062d4:	ldr	w0, [x0, #8]
  4062d8:	mov	w1, w0
  4062dc:	mov	x0, x2
  4062e0:	bl	402b6c <sqrt@plt+0xd8c>
  4062e4:	mov	x2, x0
  4062e8:	ldr	x0, [sp, #32]
  4062ec:	ldr	w0, [x0, #12]
  4062f0:	mov	w1, w0
  4062f4:	mov	x0, x2
  4062f8:	bl	402b6c <sqrt@plt+0xd8c>
  4062fc:	mov	x2, x0
  406300:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406304:	add	x1, x0, #0x610
  406308:	mov	x0, x2
  40630c:	bl	402de8 <sqrt@plt+0x1008>
  406310:	b	4063b8 <sqrt@plt+0x45d8>
  406314:	ldr	w0, [sp, #48]
  406318:	cmp	w0, #0x0
  40631c:	b.ne	406330 <sqrt@plt+0x4550>  // b.any
  406320:	ldr	x0, [sp, #56]
  406324:	mov	w1, #0xffffffff            	// #-1
  406328:	str	w1, [x0, #532]
  40632c:	b	4063b8 <sqrt@plt+0x45d8>
  406330:	ldr	w0, [sp, #48]
  406334:	cmp	w0, #0x1
  406338:	b.eq	406370 <sqrt@plt+0x4590>  // b.none
  40633c:	ldr	w0, [sp, #48]
  406340:	cmp	w0, #0x2
  406344:	b.eq	406370 <sqrt@plt+0x4590>  // b.none
  406348:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40634c:	add	x3, x0, #0x48
  406350:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  406354:	add	x2, x0, #0x48
  406358:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40635c:	add	x1, x0, #0x48
  406360:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406364:	add	x0, x0, #0x728
  406368:	bl	412fa0 <sqrt@plt+0x111c0>
  40636c:	b	4063b8 <sqrt@plt+0x45d8>
  406370:	ldr	x0, [sp, #40]
  406374:	ldr	w1, [x0]
  406378:	ldr	x0, [sp, #56]
  40637c:	str	w1, [x0, #532]
  406380:	b	4063b8 <sqrt@plt+0x45d8>
  406384:	ldr	w0, [sp, #52]
  406388:	and	w1, w0, #0xff
  40638c:	add	x0, sp, #0x58
  406390:	bl	4128d4 <sqrt@plt+0x10af4>
  406394:	add	x1, sp, #0x58
  406398:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40639c:	add	x3, x0, #0x48
  4063a0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4063a4:	add	x2, x0, #0x48
  4063a8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4063ac:	add	x0, x0, #0x750
  4063b0:	bl	412fa0 <sqrt@plt+0x111c0>
  4063b4:	nop
  4063b8:	ldr	x0, [sp, #56]
  4063bc:	mov	w1, #0xffffffff            	// #-1
  4063c0:	str	w1, [x0, #524]
  4063c4:	ldr	x0, [sp, #56]
  4063c8:	ldr	w1, [x0, #524]
  4063cc:	ldr	x0, [sp, #56]
  4063d0:	str	w1, [x0, #520]
  4063d4:	b	4063dc <sqrt@plt+0x45fc>
  4063d8:	nop
  4063dc:	ldr	x19, [sp, #16]
  4063e0:	ldp	x29, x30, [sp], #128
  4063e4:	ret
  4063e8:	sub	sp, sp, #0x10
  4063ec:	str	x0, [sp, #8]
  4063f0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4063f4:	add	x0, x0, #0x778
  4063f8:	add	sp, sp, #0x10
  4063fc:	ret
  406400:	sub	sp, sp, #0x10
  406404:	str	x0, [sp, #8]
  406408:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40640c:	add	x0, x0, #0x378
  406410:	ldr	d0, [x0]
  406414:	fcmp	d0, #0.0
  406418:	b.eq	406444 <sqrt@plt+0x4664>  // b.none
  40641c:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406420:	add	x0, x0, #0x378
  406424:	ldr	d0, [x0]
  406428:	mov	x0, #0x4052000000000000    	// #4634766966517661696
  40642c:	fmov	d1, x0
  406430:	fmul	d1, d0, d1
  406434:	fmov	d0, #5.000000000000000000e-01
  406438:	fadd	d0, d1, d0
  40643c:	fcvtzs	w0, d0
  406440:	b	406480 <sqrt@plt+0x46a0>
  406444:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  406448:	add	x0, x0, #0x70
  40644c:	ldr	w0, [x0]
  406450:	scvtf	d0, w0
  406454:	mov	x0, #0x4052000000000000    	// #4634766966517661696
  406458:	fmov	d1, x0
  40645c:	fmul	d1, d0, d1
  406460:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  406464:	add	x0, x0, #0x68
  406468:	ldr	w0, [x0]
  40646c:	scvtf	d0, w0
  406470:	fdiv	d1, d1, d0
  406474:	fmov	d0, #5.000000000000000000e-01
  406478:	fadd	d0, d1, d0
  40647c:	fcvtzs	w0, d0
  406480:	add	sp, sp, #0x10
  406484:	ret
  406488:	sub	sp, sp, #0x10
  40648c:	str	x0, [sp, #8]
  406490:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406494:	add	x0, x0, #0x370
  406498:	ldr	d0, [x0]
  40649c:	fcmp	d0, #0.0
  4064a0:	b.eq	4064cc <sqrt@plt+0x46ec>  // b.none
  4064a4:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4064a8:	add	x0, x0, #0x370
  4064ac:	ldr	d0, [x0]
  4064b0:	mov	x0, #0x4052000000000000    	// #4634766966517661696
  4064b4:	fmov	d1, x0
  4064b8:	fmul	d1, d0, d1
  4064bc:	fmov	d0, #5.000000000000000000e-01
  4064c0:	fadd	d0, d1, d0
  4064c4:	fcvtzs	w0, d0
  4064c8:	b	406504 <sqrt@plt+0x4724>
  4064cc:	ldr	x0, [sp, #8]
  4064d0:	ldr	w0, [x0, #108]
  4064d4:	scvtf	d0, w0
  4064d8:	mov	x0, #0x4052000000000000    	// #4634766966517661696
  4064dc:	fmov	d1, x0
  4064e0:	fmul	d1, d0, d1
  4064e4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4064e8:	add	x0, x0, #0x68
  4064ec:	ldr	w0, [x0]
  4064f0:	scvtf	d0, w0
  4064f4:	fdiv	d1, d1, d0
  4064f8:	fmov	d0, #5.000000000000000000e-01
  4064fc:	fadd	d0, d1, d0
  406500:	fcvtzs	w0, d0
  406504:	add	sp, sp, #0x10
  406508:	ret
  40650c:	stp	x29, x30, [sp, #-64]!
  406510:	mov	x29, sp
  406514:	str	x19, [sp, #16]
  406518:	str	x0, [sp, #40]
  40651c:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406520:	add	x0, x0, #0x350
  406524:	ldr	w0, [x0]
  406528:	and	w0, w0, #0x18
  40652c:	cmp	w0, #0x0
  406530:	b.ne	4065ec <sqrt@plt+0x480c>  // b.any
  406534:	ldr	x0, [sp, #40]
  406538:	add	x2, x0, #0x40
  40653c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406540:	add	x1, x0, #0x780
  406544:	mov	x0, x2
  406548:	bl	40228c <sqrt@plt+0x4ac>
  40654c:	mov	x2, x0
  406550:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406554:	add	x1, x0, #0x790
  406558:	mov	x0, x2
  40655c:	bl	40236c <sqrt@plt+0x58c>
  406560:	mov	x19, x0
  406564:	ldr	x0, [sp, #40]
  406568:	bl	4063e8 <sqrt@plt+0x4608>
  40656c:	mov	x1, x0
  406570:	mov	x0, x19
  406574:	bl	40236c <sqrt@plt+0x58c>
  406578:	bl	402320 <sqrt@plt+0x540>
  40657c:	ldr	x0, [sp, #40]
  406580:	bl	406400 <sqrt@plt+0x4620>
  406584:	str	w0, [sp, #60]
  406588:	ldr	x0, [sp, #40]
  40658c:	bl	406488 <sqrt@plt+0x46a8>
  406590:	str	w0, [sp, #56]
  406594:	ldr	w0, [sp, #60]
  406598:	cmp	w0, #0x0
  40659c:	b.le	4065d4 <sqrt@plt+0x47f4>
  4065a0:	ldr	w0, [sp, #56]
  4065a4:	cmp	w0, #0x0
  4065a8:	b.le	4065d4 <sqrt@plt+0x47f4>
  4065ac:	ldr	x0, [sp, #40]
  4065b0:	add	x0, x0, #0x40
  4065b4:	bl	408b70 <sqrt@plt+0x6d90>
  4065b8:	mov	x4, x0
  4065bc:	ldr	w3, [sp, #56]
  4065c0:	ldr	w2, [sp, #60]
  4065c4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4065c8:	add	x1, x0, #0x7a0
  4065cc:	mov	x0, x4
  4065d0:	bl	4019c0 <fprintf@plt>
  4065d4:	ldr	x0, [sp, #40]
  4065d8:	add	x2, x0, #0x40
  4065dc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4065e0:	add	x1, x0, #0x7e0
  4065e4:	mov	x0, x2
  4065e8:	bl	4021ec <sqrt@plt+0x40c>
  4065ec:	nop
  4065f0:	ldr	x19, [sp, #16]
  4065f4:	ldp	x29, x30, [sp], #64
  4065f8:	ret
  4065fc:	stp	x29, x30, [sp, #-48]!
  406600:	mov	x29, sp
  406604:	str	x19, [sp, #16]
  406608:	str	x0, [sp, #40]
  40660c:	str	w1, [sp, #36]
  406610:	ldr	x0, [sp, #40]
  406614:	add	x2, x0, #0x40
  406618:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  40661c:	add	x1, x0, #0x7f0
  406620:	mov	x0, x2
  406624:	bl	40228c <sqrt@plt+0x4ac>
  406628:	mov	x19, x0
  40662c:	ldr	w0, [sp, #36]
  406630:	bl	41a668 <sqrt@plt+0x18888>
  406634:	mov	x1, x0
  406638:	mov	x0, x19
  40663c:	bl	40236c <sqrt@plt+0x58c>
  406640:	ldr	x0, [sp, #40]
  406644:	add	x19, x0, #0x40
  406648:	ldr	x0, [sp, #40]
  40664c:	ldr	w0, [x0, #104]
  406650:	add	w1, w0, #0x1
  406654:	ldr	x0, [sp, #40]
  406658:	str	w1, [x0, #104]
  40665c:	ldr	x0, [sp, #40]
  406660:	ldr	w0, [x0, #104]
  406664:	bl	41a668 <sqrt@plt+0x18888>
  406668:	mov	x1, x0
  40666c:	mov	x0, x19
  406670:	bl	40236c <sqrt@plt+0x58c>
  406674:	bl	402320 <sqrt@plt+0x540>
  406678:	ldr	x0, [sp, #40]
  40667c:	str	xzr, [x0, #480]
  406680:	ldr	x0, [sp, #40]
  406684:	mov	w1, #0x20                  	// #32
  406688:	strb	w1, [x0, #540]
  40668c:	ldr	x0, [sp, #40]
  406690:	mov	w1, #0xffffffff            	// #-1
  406694:	str	w1, [x0, #528]
  406698:	ldr	x0, [sp, #40]
  40669c:	mov	w1, #0xffffffff            	// #-1
  4066a0:	str	w1, [x0, #536]
  4066a4:	ldr	x0, [sp, #40]
  4066a8:	mov	w1, #0xffffffff            	// #-1
  4066ac:	str	w1, [x0, #524]
  4066b0:	ldr	x0, [sp, #40]
  4066b4:	ldr	w1, [x0, #524]
  4066b8:	ldr	x0, [sp, #40]
  4066bc:	str	w1, [x0, #520]
  4066c0:	ldr	x0, [sp, #40]
  4066c4:	str	wzr, [x0, #2144]
  4066c8:	ldr	x0, [sp, #40]
  4066cc:	add	x2, x0, #0x40
  4066d0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4066d4:	add	x1, x0, #0x7f8
  4066d8:	mov	x0, x2
  4066dc:	bl	4021ec <sqrt@plt+0x40c>
  4066e0:	ldr	x0, [sp, #40]
  4066e4:	add	x2, x0, #0x40
  4066e8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4066ec:	add	x1, x0, #0x808
  4066f0:	mov	x0, x2
  4066f4:	bl	402de8 <sqrt@plt+0x1008>
  4066f8:	mov	x2, x0
  4066fc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406700:	add	x1, x0, #0x810
  406704:	mov	x0, x2
  406708:	bl	4021ec <sqrt@plt+0x40c>
  40670c:	ldr	x0, [sp, #40]
  406710:	add	x2, x0, #0x1b8
  406714:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  406718:	add	x1, x0, #0x508
  40671c:	mov	x0, x2
  406720:	bl	410e8c <sqrt@plt+0xf0ac>
  406724:	cmp	w0, #0x0
  406728:	cset	w0, ne  // ne = any
  40672c:	and	w0, w0, #0xff
  406730:	cmp	w0, #0x0
  406734:	b.eq	406750 <sqrt@plt+0x4970>  // b.none
  406738:	ldr	x0, [sp, #40]
  40673c:	add	x0, x0, #0x1b8
  406740:	mov	w2, #0x0                   	// #0
  406744:	mov	x1, x0
  406748:	ldr	x0, [sp, #40]
  40674c:	bl	404d34 <sqrt@plt+0x2f54>
  406750:	nop
  406754:	ldr	x19, [sp, #16]
  406758:	ldp	x29, x30, [sp], #48
  40675c:	ret
  406760:	stp	x29, x30, [sp, #-32]!
  406764:	mov	x29, sp
  406768:	str	x0, [sp, #24]
  40676c:	str	w1, [sp, #20]
  406770:	ldr	x0, [sp, #24]
  406774:	bl	404fbc <sqrt@plt+0x31dc>
  406778:	mov	w2, #0x0                   	// #0
  40677c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  406780:	add	x1, x0, #0x508
  406784:	ldr	x0, [sp, #24]
  406788:	bl	404d34 <sqrt@plt+0x2f54>
  40678c:	ldr	x0, [sp, #24]
  406790:	add	x2, x0, #0x40
  406794:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406798:	add	x1, x0, #0x820
  40679c:	mov	x0, x2
  4067a0:	bl	402de8 <sqrt@plt+0x1008>
  4067a4:	ldr	x0, [sp, #24]
  4067a8:	ldr	w0, [x0, #2208]
  4067ac:	cmp	w0, #0x0
  4067b0:	b.eq	4067e0 <sqrt@plt+0x4a00>  // b.none
  4067b4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4067b8:	add	x3, x0, #0x48
  4067bc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4067c0:	add	x2, x0, #0x48
  4067c4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4067c8:	add	x1, x0, #0x48
  4067cc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4067d0:	add	x0, x0, #0x828
  4067d4:	bl	412fa0 <sqrt@plt+0x111c0>
  4067d8:	ldr	x0, [sp, #24]
  4067dc:	str	wzr, [x0, #2208]
  4067e0:	nop
  4067e4:	ldp	x29, x30, [sp], #32
  4067e8:	ret
  4067ec:	stp	x29, x30, [sp, #-32]!
  4067f0:	mov	x29, sp
  4067f4:	str	x0, [sp, #24]
  4067f8:	str	x1, [sp, #16]
  4067fc:	ldr	x0, [sp, #16]
  406800:	bl	4030c4 <sqrt@plt+0x12e4>
  406804:	ldp	x29, x30, [sp], #32
  406808:	ret
  40680c:	stp	x29, x30, [sp, #-96]!
  406810:	mov	x29, sp
  406814:	str	x19, [sp, #16]
  406818:	str	x0, [sp, #40]
  40681c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  406820:	add	x1, x0, #0xf0
  406824:	ldr	x0, [sp, #40]
  406828:	str	x1, [x0]
  40682c:	ldr	x0, [sp, #40]
  406830:	add	x2, x0, #0x40
  406834:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406838:	add	x1, x0, #0x848
  40683c:	mov	x0, x2
  406840:	bl	4021ec <sqrt@plt+0x40c>
  406844:	mov	x2, x0
  406848:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  40684c:	add	x1, x0, #0x850
  406850:	mov	x0, x2
  406854:	bl	402de8 <sqrt@plt+0x1008>
  406858:	mov	x2, x0
  40685c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406860:	add	x1, x0, #0x858
  406864:	mov	x0, x2
  406868:	bl	4021ec <sqrt@plt+0x40c>
  40686c:	ldr	x0, [sp, #40]
  406870:	ldr	x0, [x0, #56]
  406874:	mov	w2, #0x0                   	// #0
  406878:	mov	x1, #0x0                   	// #0
  40687c:	bl	401dc0 <fseek@plt>
  406880:	lsr	w0, w0, #31
  406884:	and	w0, w0, #0xff
  406888:	cmp	w0, #0x0
  40688c:	b.eq	4068b4 <sqrt@plt+0x4ad4>  // b.none
  406890:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  406894:	add	x3, x0, #0x48
  406898:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40689c:	add	x2, x0, #0x48
  4068a0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4068a4:	add	x1, x0, #0x48
  4068a8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4068ac:	add	x0, x0, #0x860
  4068b0:	bl	413018 <sqrt@plt+0x11238>
  4068b4:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4068b8:	add	x0, x0, #0x328
  4068bc:	ldr	x0, [x0]
  4068c0:	mov	x3, x0
  4068c4:	mov	x2, #0xb                   	// #11
  4068c8:	mov	x1, #0x1                   	// #1
  4068cc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4068d0:	add	x0, x0, #0x880
  4068d4:	bl	401d30 <fwrite@plt>
  4068d8:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4068dc:	add	x0, x0, #0x350
  4068e0:	ldr	w0, [x0]
  4068e4:	and	w0, w0, #0x8
  4068e8:	cmp	w0, #0x0
  4068ec:	b.eq	4068fc <sqrt@plt+0x4b1c>  // b.none
  4068f0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4068f4:	add	x0, x0, #0x890
  4068f8:	b	406904 <sqrt@plt+0x4b24>
  4068fc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406900:	add	x0, x0, #0x898
  406904:	adrp	x1, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406908:	add	x1, x1, #0x328
  40690c:	ldr	x1, [x1]
  406910:	bl	401970 <fputs@plt>
  406914:	mov	w0, #0xa                   	// #10
  406918:	bl	401ae0 <putchar@plt>
  40691c:	ldr	x0, [sp, #40]
  406920:	add	x2, x0, #0x40
  406924:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406928:	add	x0, x0, #0x328
  40692c:	ldr	x0, [x0]
  406930:	mov	x1, x0
  406934:	mov	x0, x2
  406938:	bl	402064 <sqrt@plt+0x284>
  40693c:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406940:	add	x0, x0, #0x384
  406944:	ldr	w0, [x0]
  406948:	cmp	w0, #0x0
  40694c:	b.eq	406980 <sqrt@plt+0x4ba0>  // b.none
  406950:	ldr	x0, [sp, #40]
  406954:	add	x2, x0, #0x40
  406958:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  40695c:	add	x1, x0, #0x8a0
  406960:	mov	x0, x2
  406964:	bl	40228c <sqrt@plt+0x4ac>
  406968:	mov	x2, x0
  40696c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406970:	add	x1, x0, #0x8b0
  406974:	mov	x0, x2
  406978:	bl	40236c <sqrt@plt+0x58c>
  40697c:	bl	402320 <sqrt@plt+0x540>
  406980:	ldr	x0, [sp, #40]
  406984:	add	x2, x0, #0x40
  406988:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  40698c:	add	x1, x0, #0x8b8
  406990:	mov	x0, x2
  406994:	bl	40228c <sqrt@plt+0x4ac>
  406998:	mov	x2, x0
  40699c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4069a0:	add	x1, x0, #0x8c8
  4069a4:	mov	x0, x2
  4069a8:	bl	40236c <sqrt@plt+0x58c>
  4069ac:	mov	x2, x0
  4069b0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4069b4:	add	x1, x0, #0x8d0
  4069b8:	mov	x0, x2
  4069bc:	bl	40236c <sqrt@plt+0x58c>
  4069c0:	mov	x2, x0
  4069c4:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4069c8:	add	x0, x0, #0x318
  4069cc:	ldr	x0, [x0]
  4069d0:	mov	x1, x0
  4069d4:	mov	x0, x2
  4069d8:	bl	40236c <sqrt@plt+0x58c>
  4069dc:	bl	402320 <sqrt@plt+0x540>
  4069e0:	ldr	x0, [sp, #40]
  4069e4:	add	x0, x0, #0x40
  4069e8:	bl	408b70 <sqrt@plt+0x6d90>
  4069ec:	mov	x3, x0
  4069f0:	mov	x2, #0x10                  	// #16
  4069f4:	mov	x1, #0x1                   	// #1
  4069f8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4069fc:	add	x0, x0, #0x8d8
  406a00:	bl	401d30 <fwrite@plt>
  406a04:	bl	4126b4 <sqrt@plt+0x108d4>
  406a08:	str	x0, [sp, #56]
  406a0c:	add	x0, sp, #0x38
  406a10:	bl	4019d0 <ctime@plt>
  406a14:	mov	x19, x0
  406a18:	ldr	x0, [sp, #40]
  406a1c:	add	x0, x0, #0x40
  406a20:	bl	408b70 <sqrt@plt+0x6d90>
  406a24:	mov	x1, x0
  406a28:	mov	x0, x19
  406a2c:	bl	401970 <fputs@plt>
  406a30:	ldr	x0, [sp, #40]
  406a34:	ldr	x0, [x0, #8]
  406a38:	str	x0, [sp, #88]
  406a3c:	ldr	x0, [sp, #88]
  406a40:	cmp	x0, #0x0
  406a44:	b.eq	406a80 <sqrt@plt+0x4ca0>  // b.none
  406a48:	ldr	x0, [sp, #88]
  406a4c:	ldr	x0, [x0]
  406a50:	str	x0, [sp, #80]
  406a54:	ldr	x0, [sp, #40]
  406a58:	add	x19, x0, #0x888
  406a5c:	ldr	x0, [sp, #80]
  406a60:	bl	414dfc <sqrt@plt+0x1301c>
  406a64:	mov	x1, x0
  406a68:	mov	x0, x19
  406a6c:	bl	409344 <sqrt@plt+0x7564>
  406a70:	ldr	x0, [sp, #88]
  406a74:	ldr	x0, [x0, #8]
  406a78:	str	x0, [sp, #88]
  406a7c:	b	406a3c <sqrt@plt+0x4c5c>
  406a80:	ldr	x0, [sp, #40]
  406a84:	add	x2, x0, #0x888
  406a88:	ldr	x0, [sp, #40]
  406a8c:	add	x0, x0, #0x40
  406a90:	mov	x1, x0
  406a94:	mov	x0, x2
  406a98:	bl	40978c <sqrt@plt+0x79ac>
  406a9c:	ldr	x0, [sp, #40]
  406aa0:	add	x2, x0, #0x40
  406aa4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406aa8:	add	x1, x0, #0x8f0
  406aac:	mov	x0, x2
  406ab0:	bl	40228c <sqrt@plt+0x4ac>
  406ab4:	mov	x19, x0
  406ab8:	ldr	x0, [sp, #40]
  406abc:	ldr	w0, [x0, #104]
  406ac0:	bl	41a668 <sqrt@plt+0x18888>
  406ac4:	mov	x1, x0
  406ac8:	mov	x0, x19
  406acc:	bl	40236c <sqrt@plt+0x58c>
  406ad0:	bl	402320 <sqrt@plt+0x540>
  406ad4:	ldr	x0, [sp, #40]
  406ad8:	add	x2, x0, #0x40
  406adc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406ae0:	add	x1, x0, #0x8f8
  406ae4:	mov	x0, x2
  406ae8:	bl	40228c <sqrt@plt+0x4ac>
  406aec:	mov	x2, x0
  406af0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406af4:	add	x1, x0, #0x908
  406af8:	mov	x0, x2
  406afc:	bl	40236c <sqrt@plt+0x58c>
  406b00:	bl	402320 <sqrt@plt+0x540>
  406b04:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406b08:	add	x0, x0, #0x350
  406b0c:	ldr	w0, [x0]
  406b10:	and	w0, w0, #0x10
  406b14:	cmp	w0, #0x0
  406b18:	b.ne	406bfc <sqrt@plt+0x4e1c>  // b.any
  406b1c:	ldr	x0, [sp, #40]
  406b20:	bl	406400 <sqrt@plt+0x4620>
  406b24:	str	w0, [sp, #76]
  406b28:	ldr	x0, [sp, #40]
  406b2c:	bl	406488 <sqrt@plt+0x46a8>
  406b30:	str	w0, [sp, #72]
  406b34:	ldr	w0, [sp, #76]
  406b38:	cmp	w0, #0x0
  406b3c:	b.le	406b9c <sqrt@plt+0x4dbc>
  406b40:	ldr	w0, [sp, #72]
  406b44:	cmp	w0, #0x0
  406b48:	b.le	406b9c <sqrt@plt+0x4dbc>
  406b4c:	ldr	x0, [sp, #40]
  406b50:	add	x0, x0, #0x40
  406b54:	bl	408b70 <sqrt@plt+0x6d90>
  406b58:	mov	x19, x0
  406b5c:	ldr	x0, [sp, #40]
  406b60:	bl	4063e8 <sqrt@plt+0x4608>
  406b64:	mov	x1, x0
  406b68:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406b6c:	add	x7, x0, #0x910
  406b70:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406b74:	add	x6, x0, #0x910
  406b78:	mov	w5, #0x0                   	// #0
  406b7c:	ldr	w4, [sp, #72]
  406b80:	ldr	w3, [sp, #76]
  406b84:	mov	x2, x1
  406b88:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406b8c:	add	x1, x0, #0x918
  406b90:	mov	x0, x19
  406b94:	bl	4019c0 <fprintf@plt>
  406b98:	b	406bfc <sqrt@plt+0x4e1c>
  406b9c:	ldr	w0, [sp, #72]
  406ba0:	cmp	w0, #0x0
  406ba4:	b.gt	406bcc <sqrt@plt+0x4dec>
  406ba8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  406bac:	add	x3, x0, #0x48
  406bb0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  406bb4:	add	x2, x0, #0x48
  406bb8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  406bbc:	add	x1, x0, #0x48
  406bc0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406bc4:	add	x0, x0, #0x940
  406bc8:	bl	412fdc <sqrt@plt+0x111fc>
  406bcc:	ldr	w0, [sp, #76]
  406bd0:	cmp	w0, #0x0
  406bd4:	b.gt	406bfc <sqrt@plt+0x4e1c>
  406bd8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  406bdc:	add	x3, x0, #0x48
  406be0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  406be4:	add	x2, x0, #0x48
  406be8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  406bec:	add	x1, x0, #0x48
  406bf0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406bf4:	add	x0, x0, #0x968
  406bf8:	bl	412fdc <sqrt@plt+0x111fc>
  406bfc:	ldr	x0, [sp, #40]
  406c00:	add	x2, x0, #0x40
  406c04:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406c08:	add	x1, x0, #0x978
  406c0c:	mov	x0, x2
  406c10:	bl	40228c <sqrt@plt+0x4ac>
  406c14:	mov	x2, x0
  406c18:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406c1c:	add	x0, x0, #0x364
  406c20:	ldr	w0, [x0]
  406c24:	cmp	w0, #0x0
  406c28:	b.eq	406c38 <sqrt@plt+0x4e58>  // b.none
  406c2c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406c30:	add	x0, x0, #0x988
  406c34:	b	406c40 <sqrt@plt+0x4e60>
  406c38:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406c3c:	add	x0, x0, #0x998
  406c40:	mov	x1, x0
  406c44:	mov	x0, x2
  406c48:	bl	40236c <sqrt@plt+0x58c>
  406c4c:	bl	402320 <sqrt@plt+0x540>
  406c50:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  406c54:	add	x0, x0, #0x258
  406c58:	ldr	w0, [x0]
  406c5c:	cmp	w0, #0x1
  406c60:	b.eq	406ca0 <sqrt@plt+0x4ec0>  // b.none
  406c64:	ldr	x0, [sp, #40]
  406c68:	add	x0, x0, #0x40
  406c6c:	bl	4020e8 <sqrt@plt+0x308>
  406c70:	ldr	x0, [sp, #40]
  406c74:	add	x0, x0, #0x40
  406c78:	bl	408b70 <sqrt@plt+0x6d90>
  406c7c:	mov	x3, x0
  406c80:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  406c84:	add	x0, x0, #0x258
  406c88:	ldr	w0, [x0]
  406c8c:	mov	w2, w0
  406c90:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406c94:	add	x1, x0, #0x9a8
  406c98:	mov	x0, x3
  406c9c:	bl	4019c0 <fprintf@plt>
  406ca0:	ldr	x0, [sp, #40]
  406ca4:	add	x2, x0, #0x40
  406ca8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406cac:	add	x1, x0, #0x9d0
  406cb0:	mov	x0, x2
  406cb4:	bl	4021ec <sqrt@plt+0x40c>
  406cb8:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406cbc:	add	x0, x0, #0x350
  406cc0:	ldr	w0, [x0]
  406cc4:	and	w0, w0, #0x10
  406cc8:	cmp	w0, #0x0
  406ccc:	b.ne	406d2c <sqrt@plt+0x4f4c>  // b.any
  406cd0:	ldr	x0, [sp, #40]
  406cd4:	add	x2, x0, #0x40
  406cd8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406cdc:	add	x1, x0, #0x9e0
  406ce0:	mov	x0, x2
  406ce4:	bl	4021ec <sqrt@plt+0x40c>
  406ce8:	ldr	x0, [sp, #40]
  406cec:	add	x0, x0, #0x40
  406cf0:	bl	408b70 <sqrt@plt+0x6d90>
  406cf4:	mov	x19, x0
  406cf8:	ldr	x0, [sp, #40]
  406cfc:	bl	4063e8 <sqrt@plt+0x4608>
  406d00:	mov	x2, x0
  406d04:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406d08:	add	x1, x0, #0x9f0
  406d0c:	mov	x0, x19
  406d10:	bl	4019c0 <fprintf@plt>
  406d14:	ldr	x0, [sp, #40]
  406d18:	add	x2, x0, #0x40
  406d1c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406d20:	add	x1, x0, #0xa08
  406d24:	mov	x0, x2
  406d28:	bl	4021ec <sqrt@plt+0x40c>
  406d2c:	ldr	x0, [sp, #40]
  406d30:	add	x2, x0, #0x40
  406d34:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406d38:	add	x1, x0, #0xa18
  406d3c:	mov	x0, x2
  406d40:	bl	4021ec <sqrt@plt+0x40c>
  406d44:	ldr	x0, [sp, #40]
  406d48:	add	x2, x0, #0x888
  406d4c:	ldr	x0, [sp, #40]
  406d50:	add	x0, x0, #0x40
  406d54:	mov	x1, x0
  406d58:	mov	x0, x2
  406d5c:	bl	409864 <sqrt@plt+0x7a84>
  406d60:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406d64:	add	x0, x0, #0x350
  406d68:	ldr	w0, [x0]
  406d6c:	and	w0, w0, #0x1
  406d70:	cmp	w0, #0x0
  406d74:	b.ne	406da8 <sqrt@plt+0x4fc8>  // b.any
  406d78:	ldr	x0, [sp, #40]
  406d7c:	add	x2, x0, #0x40
  406d80:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406d84:	add	x1, x0, #0xa28
  406d88:	mov	x0, x2
  406d8c:	bl	4021ec <sqrt@plt+0x40c>
  406d90:	ldr	x0, [sp, #40]
  406d94:	add	x2, x0, #0x40
  406d98:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406d9c:	add	x1, x0, #0xa38
  406da0:	mov	x0, x2
  406da4:	bl	4021ec <sqrt@plt+0x40c>
  406da8:	ldr	x0, [sp, #40]
  406dac:	bl	40650c <sqrt@plt+0x472c>
  406db0:	ldr	x0, [sp, #40]
  406db4:	add	x2, x0, #0x888
  406db8:	ldr	x0, [sp, #40]
  406dbc:	add	x0, x0, #0x40
  406dc0:	mov	x1, x0
  406dc4:	mov	x0, x2
  406dc8:	bl	409378 <sqrt@plt+0x7598>
  406dcc:	ldr	x0, [sp, #40]
  406dd0:	add	x2, x0, #0x40
  406dd4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406dd8:	add	x1, x0, #0x350
  406ddc:	mov	x0, x2
  406de0:	bl	402de8 <sqrt@plt+0x1008>
  406de4:	mov	x2, x0
  406de8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406dec:	add	x1, x0, #0xa48
  406df0:	mov	x0, x2
  406df4:	bl	402de8 <sqrt@plt+0x1008>
  406df8:	ldr	x0, [sp, #40]
  406dfc:	ldr	w0, [x0, #2176]
  406e00:	cmp	w0, #0x0
  406e04:	b.le	406e1c <sqrt@plt+0x503c>
  406e08:	ldr	x0, [sp, #40]
  406e0c:	ldr	w0, [x0, #2176]
  406e10:	add	w1, w0, #0x32
  406e14:	ldr	x0, [sp, #40]
  406e18:	str	w1, [x0, #2176]
  406e1c:	ldr	x0, [sp, #40]
  406e20:	add	x2, x0, #0x40
  406e24:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406e28:	add	x1, x0, #0x360
  406e2c:	mov	x0, x2
  406e30:	bl	403000 <sqrt@plt+0x1220>
  406e34:	mov	x2, x0
  406e38:	ldr	x0, [sp, #40]
  406e3c:	ldr	w0, [x0, #2176]
  406e40:	add	w0, w0, #0x1
  406e44:	mov	w1, w0
  406e48:	mov	x0, x2
  406e4c:	bl	402a60 <sqrt@plt+0xc80>
  406e50:	mov	x2, x0
  406e54:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406e58:	add	x1, x0, #0xa50
  406e5c:	mov	x0, x2
  406e60:	bl	402de8 <sqrt@plt+0x1008>
  406e64:	mov	x2, x0
  406e68:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406e6c:	add	x1, x0, #0x530
  406e70:	mov	x0, x2
  406e74:	bl	402de8 <sqrt@plt+0x1008>
  406e78:	ldr	x0, [sp, #40]
  406e7c:	add	x2, x0, #0x40
  406e80:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406e84:	add	x1, x0, #0x360
  406e88:	mov	x0, x2
  406e8c:	bl	402de8 <sqrt@plt+0x1008>
  406e90:	mov	x2, x0
  406e94:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406e98:	add	x1, x0, #0xa48
  406e9c:	mov	x0, x2
  406ea0:	bl	402de8 <sqrt@plt+0x1008>
  406ea4:	ldr	x0, [sp, #40]
  406ea8:	add	x2, x0, #0x40
  406eac:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406eb0:	add	x1, x0, #0xa58
  406eb4:	mov	x0, x2
  406eb8:	bl	403000 <sqrt@plt+0x1220>
  406ebc:	mov	w1, #0x7b                  	// #123
  406ec0:	bl	40249c <sqrt@plt+0x6bc>
  406ec4:	mov	w1, #0x1                   	// #1
  406ec8:	bl	402b6c <sqrt@plt+0xd8c>
  406ecc:	mov	x2, x0
  406ed0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406ed4:	add	x1, x0, #0xa60
  406ed8:	mov	x0, x2
  406edc:	bl	402de8 <sqrt@plt+0x1008>
  406ee0:	mov	w1, #0x7d                  	// #125
  406ee4:	bl	40249c <sqrt@plt+0x6bc>
  406ee8:	mov	x2, x0
  406eec:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406ef0:	add	x1, x0, #0xa68
  406ef4:	mov	x0, x2
  406ef8:	bl	402de8 <sqrt@plt+0x1008>
  406efc:	mov	x2, x0
  406f00:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406f04:	add	x1, x0, #0x530
  406f08:	mov	x0, x2
  406f0c:	bl	402de8 <sqrt@plt+0x1008>
  406f10:	ldr	x0, [sp, #40]
  406f14:	add	x0, x0, #0x870
  406f18:	mov	w1, #0x0                   	// #0
  406f1c:	bl	408ae4 <sqrt@plt+0x6d04>
  406f20:	ldr	x0, [sp, #40]
  406f24:	add	x19, x0, #0x40
  406f28:	ldr	x0, [sp, #40]
  406f2c:	add	x0, x0, #0x870
  406f30:	bl	408acc <sqrt@plt+0x6cec>
  406f34:	mov	x1, x0
  406f38:	mov	x0, x19
  406f3c:	bl	402134 <sqrt@plt+0x354>
  406f40:	ldr	x0, [sp, #40]
  406f44:	add	x2, x0, #0x40
  406f48:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406f4c:	add	x1, x0, #0x850
  406f50:	mov	x0, x2
  406f54:	bl	402de8 <sqrt@plt+0x1008>
  406f58:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  406f5c:	add	x0, x0, #0x258
  406f60:	ldr	w0, [x0]
  406f64:	cmp	w0, #0x1
  406f68:	b.eq	406fb4 <sqrt@plt+0x51d4>  // b.none
  406f6c:	ldr	x0, [sp, #40]
  406f70:	add	x2, x0, #0x40
  406f74:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406f78:	add	x1, x0, #0xa70
  406f7c:	mov	x0, x2
  406f80:	bl	403000 <sqrt@plt+0x1220>
  406f84:	mov	x2, x0
  406f88:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  406f8c:	add	x0, x0, #0x258
  406f90:	ldr	w0, [x0]
  406f94:	mov	w1, w0
  406f98:	mov	x0, x2
  406f9c:	bl	402a60 <sqrt@plt+0xc80>
  406fa0:	mov	x2, x0
  406fa4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406fa8:	add	x1, x0, #0x530
  406fac:	mov	x0, x2
  406fb0:	bl	402de8 <sqrt@plt+0x1008>
  406fb4:	ldr	x0, [sp, #40]
  406fb8:	add	x2, x0, #0x40
  406fbc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406fc0:	add	x1, x0, #0xa78
  406fc4:	mov	x0, x2
  406fc8:	bl	403000 <sqrt@plt+0x1220>
  406fcc:	mov	x2, x0
  406fd0:	ldr	x0, [sp, #40]
  406fd4:	ldr	w0, [x0, #88]
  406fd8:	mov	w1, w0
  406fdc:	mov	x0, x2
  406fe0:	bl	402a60 <sqrt@plt+0xc80>
  406fe4:	mov	x2, x0
  406fe8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  406fec:	add	x1, x0, #0x530
  406ff0:	mov	x0, x2
  406ff4:	bl	402de8 <sqrt@plt+0x1008>
  406ff8:	ldr	x0, [sp, #40]
  406ffc:	add	x2, x0, #0x40
  407000:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  407004:	add	x1, x0, #0xa80
  407008:	mov	x0, x2
  40700c:	bl	403000 <sqrt@plt+0x1220>
  407010:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407014:	add	x0, x0, #0x36c
  407018:	ldr	w0, [x0]
  40701c:	cmp	w0, #0x0
  407020:	b.eq	407040 <sqrt@plt+0x5260>  // b.none
  407024:	ldr	x0, [sp, #40]
  407028:	add	x2, x0, #0x40
  40702c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  407030:	add	x1, x0, #0xa88
  407034:	mov	x0, x2
  407038:	bl	402de8 <sqrt@plt+0x1008>
  40703c:	b	40705c <sqrt@plt+0x527c>
  407040:	ldr	x0, [sp, #40]
  407044:	add	x2, x0, #0x40
  407048:	ldr	x0, [sp, #40]
  40704c:	ldr	w0, [x0, #108]
  407050:	mov	w1, w0
  407054:	mov	x0, x2
  407058:	bl	402b6c <sqrt@plt+0xd8c>
  40705c:	ldr	x0, [sp, #40]
  407060:	add	x2, x0, #0x40
  407064:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  407068:	add	x1, x0, #0x530
  40706c:	mov	x0, x2
  407070:	bl	402de8 <sqrt@plt+0x1008>
  407074:	ldr	x0, [sp, #40]
  407078:	add	x2, x0, #0x40
  40707c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  407080:	add	x1, x0, #0xa90
  407084:	mov	x0, x2
  407088:	bl	403000 <sqrt@plt+0x1220>
  40708c:	mov	x2, x0
  407090:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407094:	add	x0, x0, #0x364
  407098:	ldr	w0, [x0]
  40709c:	cmp	w0, #0x0
  4070a0:	b.eq	4070b0 <sqrt@plt+0x52d0>  // b.none
  4070a4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4070a8:	add	x0, x0, #0xa98
  4070ac:	b	4070b8 <sqrt@plt+0x52d8>
  4070b0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4070b4:	add	x0, x0, #0xaa0
  4070b8:	mov	x1, x0
  4070bc:	mov	x0, x2
  4070c0:	bl	402de8 <sqrt@plt+0x1008>
  4070c4:	mov	x2, x0
  4070c8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4070cc:	add	x1, x0, #0x530
  4070d0:	mov	x0, x2
  4070d4:	bl	402de8 <sqrt@plt+0x1008>
  4070d8:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4070dc:	add	x0, x0, #0x368
  4070e0:	ldr	w0, [x0]
  4070e4:	cmp	w0, #0x0
  4070e8:	b.eq	407158 <sqrt@plt+0x5378>  // b.none
  4070ec:	ldr	x0, [sp, #40]
  4070f0:	add	x2, x0, #0x40
  4070f4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4070f8:	add	x1, x0, #0x780
  4070fc:	mov	x0, x2
  407100:	bl	40228c <sqrt@plt+0x4ac>
  407104:	mov	x2, x0
  407108:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  40710c:	add	x1, x0, #0xaa8
  407110:	mov	x0, x2
  407114:	bl	40236c <sqrt@plt+0x58c>
  407118:	mov	x2, x0
  40711c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  407120:	add	x1, x0, #0xab8
  407124:	mov	x0, x2
  407128:	bl	40236c <sqrt@plt+0x58c>
  40712c:	bl	402320 <sqrt@plt+0x540>
  407130:	mov	x2, x0
  407134:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  407138:	add	x1, x0, #0xac0
  40713c:	mov	x0, x2
  407140:	bl	402de8 <sqrt@plt+0x1008>
  407144:	mov	x2, x0
  407148:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  40714c:	add	x1, x0, #0x7e0
  407150:	mov	x0, x2
  407154:	bl	4021ec <sqrt@plt+0x40c>
  407158:	ldr	x0, [sp, #40]
  40715c:	bl	404704 <sqrt@plt+0x2924>
  407160:	ldr	x0, [sp, #40]
  407164:	ldr	x0, [x0, #512]
  407168:	cmp	x0, #0x0
  40716c:	b.eq	407228 <sqrt@plt+0x5448>  // b.none
  407170:	ldr	x0, [sp, #40]
  407174:	ldr	x0, [x0, #512]
  407178:	str	x0, [sp, #64]
  40717c:	ldr	x0, [sp, #40]
  407180:	ldr	x0, [x0, #512]
  407184:	ldr	x1, [x0, #2072]
  407188:	ldr	x0, [sp, #40]
  40718c:	str	x1, [x0, #512]
  407190:	ldr	x1, [sp, #64]
  407194:	ldr	x0, [sp, #40]
  407198:	bl	404860 <sqrt@plt+0x2a80>
  40719c:	ldr	x0, [sp, #40]
  4071a0:	add	x2, x0, #0x40
  4071a4:	ldr	x0, [sp, #64]
  4071a8:	ldr	x0, [x0, #16]
  4071ac:	mov	x1, x0
  4071b0:	mov	x0, x2
  4071b4:	bl	403000 <sqrt@plt+0x1220>
  4071b8:	mov	x19, x0
  4071bc:	ldr	x0, [sp, #64]
  4071c0:	ldr	w0, [x0, #12]
  4071c4:	bl	4042dc <sqrt@plt+0x24fc>
  4071c8:	mov	x1, x0
  4071cc:	mov	x0, x19
  4071d0:	bl	402de8 <sqrt@plt+0x1008>
  4071d4:	mov	x19, x0
  4071d8:	ldr	x0, [sp, #64]
  4071dc:	ldr	x0, [x0]
  4071e0:	bl	414dfc <sqrt@plt+0x1301c>
  4071e4:	mov	x1, x0
  4071e8:	mov	x0, x19
  4071ec:	bl	403000 <sqrt@plt+0x1220>
  4071f0:	mov	x2, x0
  4071f4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4071f8:	add	x1, x0, #0x538
  4071fc:	mov	x0, x2
  407200:	bl	402de8 <sqrt@plt+0x1008>
  407204:	ldr	x19, [sp, #64]
  407208:	cmp	x19, #0x0
  40720c:	b.eq	407160 <sqrt@plt+0x5380>  // b.none
  407210:	mov	x0, x19
  407214:	bl	403400 <sqrt@plt+0x1620>
  407218:	mov	x1, #0x820                 	// #2080
  40721c:	mov	x0, x19
  407220:	bl	41bf10 <_ZdlPvm@@Base>
  407224:	b	407160 <sqrt@plt+0x5380>
  407228:	ldr	x0, [sp, #40]
  40722c:	add	x2, x0, #0x40
  407230:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407234:	add	x0, x0, #0x350
  407238:	ldr	w0, [x0]
  40723c:	and	w0, w0, #0x1
  407240:	cmp	w0, #0x0
  407244:	b.eq	407254 <sqrt@plt+0x5474>  // b.none
  407248:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  40724c:	add	x0, x0, #0xa28
  407250:	b	40725c <sqrt@plt+0x547c>
  407254:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  407258:	add	x0, x0, #0xac8
  40725c:	mov	x1, x0
  407260:	mov	x0, x2
  407264:	bl	4021ec <sqrt@plt+0x40c>
  407268:	ldr	x0, [sp, #40]
  40726c:	add	x0, x0, #0x40
  407270:	bl	4020e8 <sqrt@plt+0x308>
  407274:	ldr	x0, [sp, #40]
  407278:	add	x2, x0, #0x40
  40727c:	ldr	x0, [sp, #40]
  407280:	ldr	x0, [x0, #56]
  407284:	mov	x1, x0
  407288:	mov	x0, x2
  40728c:	bl	402090 <sqrt@plt+0x2b0>
  407290:	ldr	x0, [sp, #40]
  407294:	ldr	x0, [x0, #56]
  407298:	bl	401a00 <fclose@plt>
  40729c:	ldr	x0, [sp, #40]
  4072a0:	add	x0, x0, #0x888
  4072a4:	bl	40903c <sqrt@plt+0x725c>
  4072a8:	ldr	x0, [sp, #40]
  4072ac:	add	x0, x0, #0x870
  4072b0:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  4072b4:	ldr	x0, [sp, #40]
  4072b8:	add	x0, x0, #0x1b8
  4072bc:	bl	410ca8 <sqrt@plt+0xeec8>
  4072c0:	ldr	x0, [sp, #40]
  4072c4:	bl	4100b4 <sqrt@plt+0xe2d4>
  4072c8:	nop
  4072cc:	ldr	x19, [sp, #16]
  4072d0:	ldp	x29, x30, [sp], #96
  4072d4:	ret
  4072d8:	stp	x29, x30, [sp, #-32]!
  4072dc:	mov	x29, sp
  4072e0:	str	x0, [sp, #24]
  4072e4:	ldr	x0, [sp, #24]
  4072e8:	bl	40680c <sqrt@plt+0x4a2c>
  4072ec:	mov	x1, #0x8a8                 	// #2216
  4072f0:	ldr	x0, [sp, #24]
  4072f4:	bl	41bf10 <_ZdlPvm@@Base>
  4072f8:	ldp	x29, x30, [sp], #32
  4072fc:	ret
  407300:	stp	x29, x30, [sp, #-96]!
  407304:	mov	x29, sp
  407308:	str	x0, [sp, #40]
  40730c:	str	x1, [sp, #32]
  407310:	str	x2, [sp, #24]
  407314:	strb	w3, [sp, #23]
  407318:	ldrb	w0, [sp, #23]
  40731c:	cmp	w0, #0x70
  407320:	b.ne	4076bc <sqrt@plt+0x58dc>  // b.any
  407324:	ldr	x0, [sp, #32]
  407328:	str	x0, [sp, #88]
  40732c:	ldr	x0, [sp, #88]
  407330:	ldrb	w0, [x0]
  407334:	cmp	w0, #0x20
  407338:	b.eq	40734c <sqrt@plt+0x556c>  // b.none
  40733c:	ldr	x0, [sp, #88]
  407340:	ldrb	w0, [x0]
  407344:	cmp	w0, #0xa
  407348:	b.ne	40735c <sqrt@plt+0x557c>  // b.any
  40734c:	ldr	x0, [sp, #88]
  407350:	add	x0, x0, #0x1
  407354:	str	x0, [sp, #88]
  407358:	b	40732c <sqrt@plt+0x554c>
  40735c:	ldr	x0, [sp, #88]
  407360:	str	x0, [sp, #72]
  407364:	ldr	x0, [sp, #88]
  407368:	ldrb	w0, [x0]
  40736c:	cmp	w0, #0x0
  407370:	b.eq	4073b4 <sqrt@plt+0x55d4>  // b.none
  407374:	ldr	x0, [sp, #88]
  407378:	ldrb	w0, [x0]
  40737c:	cmp	w0, #0x3a
  407380:	b.eq	4073b4 <sqrt@plt+0x55d4>  // b.none
  407384:	ldr	x0, [sp, #88]
  407388:	ldrb	w0, [x0]
  40738c:	cmp	w0, #0x20
  407390:	b.eq	4073b4 <sqrt@plt+0x55d4>  // b.none
  407394:	ldr	x0, [sp, #88]
  407398:	ldrb	w0, [x0]
  40739c:	cmp	w0, #0xa
  4073a0:	b.eq	4073b4 <sqrt@plt+0x55d4>  // b.none
  4073a4:	ldr	x0, [sp, #88]
  4073a8:	add	x0, x0, #0x1
  4073ac:	str	x0, [sp, #88]
  4073b0:	b	407364 <sqrt@plt+0x5584>
  4073b4:	ldr	x0, [sp, #88]
  4073b8:	ldrb	w0, [x0]
  4073bc:	cmp	w0, #0x0
  4073c0:	b.eq	4073ec <sqrt@plt+0x560c>  // b.none
  4073c4:	ldr	x1, [sp, #88]
  4073c8:	ldr	x0, [sp, #72]
  4073cc:	sub	x0, x1, x0
  4073d0:	mov	x2, x0
  4073d4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4073d8:	add	x1, x0, #0xb10
  4073dc:	ldr	x0, [sp, #72]
  4073e0:	bl	401b70 <strncmp@plt>
  4073e4:	cmp	w0, #0x0
  4073e8:	b.eq	407414 <sqrt@plt+0x5634>  // b.none
  4073ec:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4073f0:	add	x3, x0, #0x48
  4073f4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4073f8:	add	x2, x0, #0x48
  4073fc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  407400:	add	x1, x0, #0x48
  407404:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  407408:	add	x0, x0, #0xb18
  40740c:	bl	412fa0 <sqrt@plt+0x111c0>
  407410:	b	4076c0 <sqrt@plt+0x58e0>
  407414:	ldr	x0, [sp, #88]
  407418:	add	x0, x0, #0x1
  40741c:	str	x0, [sp, #88]
  407420:	ldr	x0, [sp, #88]
  407424:	ldrb	w0, [x0]
  407428:	cmp	w0, #0x20
  40742c:	b.eq	407440 <sqrt@plt+0x5660>  // b.none
  407430:	ldr	x0, [sp, #88]
  407434:	ldrb	w0, [x0]
  407438:	cmp	w0, #0xa
  40743c:	b.ne	407450 <sqrt@plt+0x5670>  // b.any
  407440:	ldr	x0, [sp, #88]
  407444:	add	x0, x0, #0x1
  407448:	str	x0, [sp, #88]
  40744c:	b	407420 <sqrt@plt+0x5640>
  407450:	ldr	x0, [sp, #88]
  407454:	str	x0, [sp, #64]
  407458:	ldr	x0, [sp, #88]
  40745c:	ldrb	w0, [x0]
  407460:	cmp	w0, #0x0
  407464:	b.eq	407498 <sqrt@plt+0x56b8>  // b.none
  407468:	ldr	x0, [sp, #88]
  40746c:	ldrb	w0, [x0]
  407470:	cmp	w0, #0x20
  407474:	b.eq	407498 <sqrt@plt+0x56b8>  // b.none
  407478:	ldr	x0, [sp, #88]
  40747c:	ldrb	w0, [x0]
  407480:	cmp	w0, #0xa
  407484:	b.eq	407498 <sqrt@plt+0x56b8>  // b.none
  407488:	ldr	x0, [sp, #88]
  40748c:	add	x0, x0, #0x1
  407490:	str	x0, [sp, #88]
  407494:	b	407458 <sqrt@plt+0x5678>
  407498:	ldr	x0, [sp, #64]
  40749c:	ldrb	w0, [x0]
  4074a0:	cmp	w0, #0x0
  4074a4:	b.ne	4074d0 <sqrt@plt+0x56f0>  // b.any
  4074a8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4074ac:	add	x3, x0, #0x48
  4074b0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4074b4:	add	x2, x0, #0x48
  4074b8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4074bc:	add	x1, x0, #0x48
  4074c0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4074c4:	add	x0, x0, #0xb40
  4074c8:	bl	412fa0 <sqrt@plt+0x111c0>
  4074cc:	b	4076c0 <sqrt@plt+0x58e0>
  4074d0:	str	wzr, [sp, #84]
  4074d4:	ldr	w0, [sp, #84]
  4074d8:	cmp	w0, #0x6
  4074dc:	b.hi	40768c <sqrt@plt+0x58ac>  // b.pmore
  4074e0:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  4074e4:	add	x2, x0, #0x260
  4074e8:	ldr	w1, [sp, #84]
  4074ec:	mov	x0, x1
  4074f0:	lsl	x0, x0, #1
  4074f4:	add	x0, x0, x1
  4074f8:	lsl	x0, x0, #3
  4074fc:	add	x0, x2, x0
  407500:	ldr	x3, [x0]
  407504:	ldr	x1, [sp, #88]
  407508:	ldr	x0, [sp, #64]
  40750c:	sub	x0, x1, x0
  407510:	mov	x2, x0
  407514:	mov	x1, x3
  407518:	ldr	x0, [sp, #64]
  40751c:	bl	401b70 <strncmp@plt>
  407520:	cmp	w0, #0x0
  407524:	b.ne	40767c <sqrt@plt+0x589c>  // b.any
  407528:	ldr	x0, [sp, #40]
  40752c:	bl	404fbc <sqrt@plt+0x31dc>
  407530:	ldr	x0, [sp, #40]
  407534:	add	x2, x0, #0x1b8
  407538:	ldr	x0, [sp, #24]
  40753c:	ldr	x0, [x0, #24]
  407540:	mov	x1, x0
  407544:	mov	x0, x2
  407548:	bl	410e8c <sqrt@plt+0xf0ac>
  40754c:	cmp	w0, #0x0
  407550:	cset	w0, ne  // ne = any
  407554:	and	w0, w0, #0xff
  407558:	cmp	w0, #0x0
  40755c:	b.eq	407578 <sqrt@plt+0x5798>  // b.none
  407560:	ldr	x0, [sp, #24]
  407564:	ldr	x0, [x0, #24]
  407568:	mov	w2, #0x0                   	// #0
  40756c:	mov	x1, x0
  407570:	ldr	x0, [sp, #40]
  407574:	bl	404d34 <sqrt@plt+0x2f54>
  407578:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  40757c:	add	x2, x0, #0x260
  407580:	ldr	w1, [sp, #84]
  407584:	mov	x0, x1
  407588:	lsl	x0, x0, #1
  40758c:	add	x0, x0, x1
  407590:	lsl	x0, x0, #3
  407594:	add	x0, x2, x0
  407598:	ldr	x0, [x0, #16]
  40759c:	asr	x0, x0, #1
  4075a0:	mov	x1, x0
  4075a4:	ldr	x0, [sp, #40]
  4075a8:	add	x4, x0, x1
  4075ac:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  4075b0:	add	x2, x0, #0x260
  4075b4:	ldr	w1, [sp, #84]
  4075b8:	mov	x0, x1
  4075bc:	lsl	x0, x0, #1
  4075c0:	add	x0, x0, x1
  4075c4:	lsl	x0, x0, #3
  4075c8:	add	x0, x2, x0
  4075cc:	ldr	x0, [x0, #16]
  4075d0:	and	x0, x0, #0x1
  4075d4:	cmp	x0, #0x0
  4075d8:	b.eq	407644 <sqrt@plt+0x5864>  // b.none
  4075dc:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  4075e0:	add	x2, x0, #0x260
  4075e4:	ldr	w1, [sp, #84]
  4075e8:	mov	x0, x1
  4075ec:	lsl	x0, x0, #1
  4075f0:	add	x0, x0, x1
  4075f4:	lsl	x0, x0, #3
  4075f8:	add	x0, x2, x0
  4075fc:	ldr	x0, [x0, #16]
  407600:	asr	x0, x0, #1
  407604:	mov	x1, x0
  407608:	ldr	x0, [sp, #40]
  40760c:	add	x0, x0, x1
  407610:	ldr	x2, [x0]
  407614:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  407618:	add	x3, x0, #0x260
  40761c:	ldr	w1, [sp, #84]
  407620:	mov	x0, x1
  407624:	lsl	x0, x0, #1
  407628:	add	x0, x0, x1
  40762c:	lsl	x0, x0, #3
  407630:	add	x0, x3, x0
  407634:	ldr	x0, [x0, #8]
  407638:	add	x0, x2, x0
  40763c:	ldr	x3, [x0]
  407640:	b	407668 <sqrt@plt+0x5888>
  407644:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  407648:	add	x2, x0, #0x260
  40764c:	ldr	w1, [sp, #84]
  407650:	mov	x0, x1
  407654:	lsl	x0, x0, #1
  407658:	add	x0, x0, x1
  40765c:	lsl	x0, x0, #3
  407660:	add	x0, x2, x0
  407664:	ldr	x3, [x0, #8]
  407668:	ldr	x2, [sp, #24]
  40766c:	ldr	x1, [sp, #88]
  407670:	mov	x0, x4
  407674:	blr	x3
  407678:	b	4076c0 <sqrt@plt+0x58e0>
  40767c:	ldr	w0, [sp, #84]
  407680:	add	w0, w0, #0x1
  407684:	str	w0, [sp, #84]
  407688:	b	4074d4 <sqrt@plt+0x56f4>
  40768c:	add	x0, sp, #0x30
  407690:	ldr	x1, [sp, #64]
  407694:	bl	412810 <sqrt@plt+0x10a30>
  407698:	add	x1, sp, #0x30
  40769c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4076a0:	add	x3, x0, #0x48
  4076a4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4076a8:	add	x2, x0, #0x48
  4076ac:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4076b0:	add	x0, x0, #0xb58
  4076b4:	bl	412fa0 <sqrt@plt+0x111c0>
  4076b8:	b	4076c0 <sqrt@plt+0x58e0>
  4076bc:	nop
  4076c0:	ldp	x29, x30, [sp], #96
  4076c4:	ret
  4076c8:	stp	x29, x30, [sp, #-48]!
  4076cc:	mov	x29, sp
  4076d0:	str	x0, [sp, #24]
  4076d4:	mov	w1, #0xa                   	// #10
  4076d8:	ldr	x0, [sp, #24]
  4076dc:	bl	401a50 <strchr@plt>
  4076e0:	str	x0, [sp, #40]
  4076e4:	ldr	x0, [sp, #40]
  4076e8:	cmp	x0, #0x0
  4076ec:	b.ne	407700 <sqrt@plt+0x5920>  // b.any
  4076f0:	mov	w1, #0x0                   	// #0
  4076f4:	ldr	x0, [sp, #24]
  4076f8:	bl	401a50 <strchr@plt>
  4076fc:	str	x0, [sp, #40]
  407700:	ldr	x1, [sp, #40]
  407704:	ldr	x0, [sp, #24]
  407708:	sub	x0, x1, x0
  40770c:	cmp	x0, #0xff
  407710:	b.le	40771c <sqrt@plt+0x593c>
  407714:	mov	w0, #0x0                   	// #0
  407718:	b	407744 <sqrt@plt+0x5964>
  40771c:	ldr	x0, [sp, #40]
  407720:	ldrb	w0, [x0]
  407724:	cmp	w0, #0x0
  407728:	b.eq	40773c <sqrt@plt+0x595c>  // b.none
  40772c:	ldr	x0, [sp, #40]
  407730:	add	x0, x0, #0x1
  407734:	str	x0, [sp, #24]
  407738:	b	4076d4 <sqrt@plt+0x58f4>
  40773c:	nop
  407740:	mov	w0, #0x1                   	// #1
  407744:	ldp	x29, x30, [sp], #48
  407748:	ret
  40774c:	stp	x29, x30, [sp, #-48]!
  407750:	mov	x29, sp
  407754:	str	x0, [sp, #40]
  407758:	str	x1, [sp, #32]
  40775c:	str	x2, [sp, #24]
  407760:	ldr	x0, [sp, #32]
  407764:	ldrb	w0, [x0]
  407768:	mov	w1, w0
  40776c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  407770:	add	x0, x0, #0xa38
  407774:	bl	408b4c <sqrt@plt+0x6d6c>
  407778:	cmp	w0, #0x0
  40777c:	cset	w0, ne  // ne = any
  407780:	and	w0, w0, #0xff
  407784:	cmp	w0, #0x0
  407788:	b.eq	40779c <sqrt@plt+0x59bc>  // b.none
  40778c:	ldr	x0, [sp, #32]
  407790:	add	x0, x0, #0x1
  407794:	str	x0, [sp, #32]
  407798:	b	407760 <sqrt@plt+0x5980>
  40779c:	ldr	x0, [sp, #32]
  4077a0:	ldrb	w0, [x0]
  4077a4:	cmp	w0, #0x0
  4077a8:	b.ne	4077d4 <sqrt@plt+0x59f4>  // b.any
  4077ac:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4077b0:	add	x3, x0, #0x48
  4077b4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4077b8:	add	x2, x0, #0x48
  4077bc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4077c0:	add	x1, x0, #0x48
  4077c4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4077c8:	add	x0, x0, #0xb78
  4077cc:	bl	412fa0 <sqrt@plt+0x111c0>
  4077d0:	b	4078d8 <sqrt@plt+0x5af8>
  4077d4:	ldr	x0, [sp, #32]
  4077d8:	bl	4076c8 <sqrt@plt+0x58e8>
  4077dc:	cmp	w0, #0x0
  4077e0:	cset	w0, eq  // eq = none
  4077e4:	and	w0, w0, #0xff
  4077e8:	cmp	w0, #0x0
  4077ec:	b.eq	407814 <sqrt@plt+0x5a34>  // b.none
  4077f0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4077f4:	add	x3, x0, #0x48
  4077f8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4077fc:	add	x2, x0, #0x48
  407800:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  407804:	add	x1, x0, #0x48
  407808:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  40780c:	add	x0, x0, #0xba0
  407810:	bl	412fdc <sqrt@plt+0x111fc>
  407814:	ldr	x0, [sp, #40]
  407818:	add	x2, x0, #0x40
  40781c:	ldr	x0, [sp, #24]
  407820:	ldr	w0, [x0, #8]
  407824:	mov	w1, w0
  407828:	mov	x0, x2
  40782c:	bl	402b6c <sqrt@plt+0xd8c>
  407830:	mov	x2, x0
  407834:	ldr	x0, [sp, #24]
  407838:	ldr	w0, [x0, #12]
  40783c:	mov	w1, w0
  407840:	mov	x0, x2
  407844:	bl	402b6c <sqrt@plt+0xd8c>
  407848:	mov	x2, x0
  40784c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  407850:	add	x1, x0, #0xbe8
  407854:	mov	x0, x2
  407858:	bl	402de8 <sqrt@plt+0x1008>
  40785c:	ldr	x1, [sp, #32]
  407860:	bl	402134 <sqrt@plt+0x354>
  407864:	mov	x2, x0
  407868:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  40786c:	add	x1, x0, #0xbf0
  407870:	mov	x0, x2
  407874:	bl	402de8 <sqrt@plt+0x1008>
  407878:	ldr	x0, [sp, #40]
  40787c:	mov	w1, #0xffffffff            	// #-1
  407880:	str	w1, [x0, #524]
  407884:	ldr	x0, [sp, #40]
  407888:	ldr	w1, [x0, #524]
  40788c:	ldr	x0, [sp, #40]
  407890:	str	w1, [x0, #520]
  407894:	ldr	x0, [sp, #40]
  407898:	str	xzr, [x0, #480]
  40789c:	ldr	x0, [sp, #40]
  4078a0:	mov	w1, #0xffffffff            	// #-1
  4078a4:	str	w1, [x0, #528]
  4078a8:	ldr	x0, [sp, #40]
  4078ac:	mov	w1, #0xffffffff            	// #-1
  4078b0:	str	w1, [x0, #536]
  4078b4:	ldr	x0, [sp, #40]
  4078b8:	str	wzr, [x0, #2144]
  4078bc:	ldr	x0, [sp, #40]
  4078c0:	ldr	w0, [x0, #2176]
  4078c4:	cmp	w0, #0x0
  4078c8:	b.ne	4078d8 <sqrt@plt+0x5af8>  // b.any
  4078cc:	ldr	x0, [sp, #40]
  4078d0:	mov	w1, #0x1                   	// #1
  4078d4:	str	w1, [x0, #2176]
  4078d8:	ldp	x29, x30, [sp], #48
  4078dc:	ret
  4078e0:	stp	x29, x30, [sp, #-64]!
  4078e4:	mov	x29, sp
  4078e8:	str	x0, [sp, #40]
  4078ec:	str	x1, [sp, #32]
  4078f0:	str	x2, [sp, #24]
  4078f4:	ldr	x0, [sp, #32]
  4078f8:	ldrb	w0, [x0]
  4078fc:	mov	w1, w0
  407900:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  407904:	add	x0, x0, #0xa38
  407908:	bl	408b4c <sqrt@plt+0x6d6c>
  40790c:	cmp	w0, #0x0
  407910:	cset	w0, ne  // ne = any
  407914:	and	w0, w0, #0xff
  407918:	cmp	w0, #0x0
  40791c:	b.eq	407930 <sqrt@plt+0x5b50>  // b.none
  407920:	ldr	x0, [sp, #32]
  407924:	add	x0, x0, #0x1
  407928:	str	x0, [sp, #32]
  40792c:	b	4078f4 <sqrt@plt+0x5b14>
  407930:	ldr	x0, [sp, #32]
  407934:	ldrb	w0, [x0]
  407938:	cmp	w0, #0x0
  40793c:	b.ne	407968 <sqrt@plt+0x5b88>  // b.any
  407940:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  407944:	add	x3, x0, #0x48
  407948:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40794c:	add	x2, x0, #0x48
  407950:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  407954:	add	x1, x0, #0x48
  407958:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  40795c:	add	x0, x0, #0xbf8
  407960:	bl	412fa0 <sqrt@plt+0x111c0>
  407964:	b	407a90 <sqrt@plt+0x5cb0>
  407968:	ldr	x0, [sp, #32]
  40796c:	str	x0, [sp, #56]
  407970:	ldr	x0, [sp, #32]
  407974:	add	x0, x0, #0x1
  407978:	str	x0, [sp, #32]
  40797c:	ldr	x0, [sp, #32]
  407980:	ldrb	w0, [x0]
  407984:	cmp	w0, #0x0
  407988:	b.eq	4079b0 <sqrt@plt+0x5bd0>  // b.none
  40798c:	ldr	x0, [sp, #32]
  407990:	ldrb	w0, [x0]
  407994:	cmp	w0, #0x20
  407998:	b.eq	4079b0 <sqrt@plt+0x5bd0>  // b.none
  40799c:	ldr	x0, [sp, #32]
  4079a0:	ldrb	w0, [x0]
  4079a4:	cmp	w0, #0xa
  4079a8:	b.eq	4079b0 <sqrt@plt+0x5bd0>  // b.none
  4079ac:	b	407970 <sqrt@plt+0x5b90>
  4079b0:	ldr	x0, [sp, #40]
  4079b4:	add	x2, x0, #0x40
  4079b8:	ldr	x0, [sp, #24]
  4079bc:	ldr	w0, [x0, #8]
  4079c0:	mov	w1, w0
  4079c4:	mov	x0, x2
  4079c8:	bl	402b6c <sqrt@plt+0xd8c>
  4079cc:	mov	x2, x0
  4079d0:	ldr	x0, [sp, #24]
  4079d4:	ldr	w0, [x0, #12]
  4079d8:	mov	w1, w0
  4079dc:	mov	x0, x2
  4079e0:	bl	402b6c <sqrt@plt+0xd8c>
  4079e4:	mov	x2, x0
  4079e8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4079ec:	add	x1, x0, #0xbe8
  4079f0:	mov	x0, x2
  4079f4:	bl	402de8 <sqrt@plt+0x1008>
  4079f8:	ldr	x0, [sp, #40]
  4079fc:	add	x3, x0, #0x888
  407a00:	ldr	x0, [sp, #40]
  407a04:	add	x0, x0, #0x40
  407a08:	mov	x2, x0
  407a0c:	ldr	x1, [sp, #56]
  407a10:	mov	x0, x3
  407a14:	bl	409a34 <sqrt@plt+0x7c54>
  407a18:	ldr	x0, [sp, #40]
  407a1c:	add	x2, x0, #0x40
  407a20:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  407a24:	add	x1, x0, #0xbf0
  407a28:	mov	x0, x2
  407a2c:	bl	402de8 <sqrt@plt+0x1008>
  407a30:	ldr	x0, [sp, #40]
  407a34:	mov	w1, #0xffffffff            	// #-1
  407a38:	str	w1, [x0, #524]
  407a3c:	ldr	x0, [sp, #40]
  407a40:	ldr	w1, [x0, #524]
  407a44:	ldr	x0, [sp, #40]
  407a48:	str	w1, [x0, #520]
  407a4c:	ldr	x0, [sp, #40]
  407a50:	str	xzr, [x0, #480]
  407a54:	ldr	x0, [sp, #40]
  407a58:	mov	w1, #0xffffffff            	// #-1
  407a5c:	str	w1, [x0, #528]
  407a60:	ldr	x0, [sp, #40]
  407a64:	mov	w1, #0xffffffff            	// #-1
  407a68:	str	w1, [x0, #536]
  407a6c:	ldr	x0, [sp, #40]
  407a70:	str	wzr, [x0, #2144]
  407a74:	ldr	x0, [sp, #40]
  407a78:	ldr	w0, [x0, #2176]
  407a7c:	cmp	w0, #0x0
  407a80:	b.ne	407a90 <sqrt@plt+0x5cb0>  // b.any
  407a84:	ldr	x0, [sp, #40]
  407a88:	mov	w1, #0x1                   	// #1
  407a8c:	str	w1, [x0, #2176]
  407a90:	ldp	x29, x30, [sp], #64
  407a94:	ret
  407a98:	stp	x29, x30, [sp, #-48]!
  407a9c:	mov	x29, sp
  407aa0:	str	x0, [sp, #40]
  407aa4:	str	x1, [sp, #32]
  407aa8:	str	x2, [sp, #24]
  407aac:	ldr	x0, [sp, #32]
  407ab0:	ldrb	w0, [x0]
  407ab4:	mov	w1, w0
  407ab8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  407abc:	add	x0, x0, #0xa38
  407ac0:	bl	408b4c <sqrt@plt+0x6d6c>
  407ac4:	cmp	w0, #0x0
  407ac8:	cset	w0, ne  // ne = any
  407acc:	and	w0, w0, #0xff
  407ad0:	cmp	w0, #0x0
  407ad4:	b.eq	407ae8 <sqrt@plt+0x5d08>  // b.none
  407ad8:	ldr	x0, [sp, #32]
  407adc:	add	x0, x0, #0x1
  407ae0:	str	x0, [sp, #32]
  407ae4:	b	407aac <sqrt@plt+0x5ccc>
  407ae8:	ldr	x0, [sp, #32]
  407aec:	bl	4076c8 <sqrt@plt+0x58e8>
  407af0:	cmp	w0, #0x0
  407af4:	cset	w0, eq  // eq = none
  407af8:	and	w0, w0, #0xff
  407afc:	cmp	w0, #0x0
  407b00:	b.eq	407b28 <sqrt@plt+0x5d48>  // b.none
  407b04:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  407b08:	add	x3, x0, #0x48
  407b0c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  407b10:	add	x2, x0, #0x48
  407b14:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  407b18:	add	x1, x0, #0x48
  407b1c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  407b20:	add	x0, x0, #0xc20
  407b24:	bl	412fdc <sqrt@plt+0x111fc>
  407b28:	ldr	x0, [sp, #40]
  407b2c:	add	x0, x0, #0x870
  407b30:	ldr	x1, [sp, #32]
  407b34:	bl	41d5d8 <_ZdlPvm@@Base+0x16c8>
  407b38:	ldr	x0, [sp, #32]
  407b3c:	ldrb	w0, [x0]
  407b40:	cmp	w0, #0x0
  407b44:	b.eq	407b74 <sqrt@plt+0x5d94>  // b.none
  407b48:	mov	w1, #0x0                   	// #0
  407b4c:	ldr	x0, [sp, #32]
  407b50:	bl	401a50 <strchr@plt>
  407b54:	sub	x0, x0, #0x1
  407b58:	ldrb	w0, [x0]
  407b5c:	cmp	w0, #0xa
  407b60:	b.eq	407b74 <sqrt@plt+0x5d94>  // b.none
  407b64:	ldr	x0, [sp, #40]
  407b68:	add	x0, x0, #0x870
  407b6c:	mov	w1, #0xa                   	// #10
  407b70:	bl	408ae4 <sqrt@plt+0x6d04>
  407b74:	ldr	x0, [sp, #40]
  407b78:	ldr	w0, [x0, #2176]
  407b7c:	add	w1, w0, #0x1
  407b80:	ldr	x0, [sp, #40]
  407b84:	str	w1, [x0, #2176]
  407b88:	nop
  407b8c:	ldp	x29, x30, [sp], #48
  407b90:	ret
  407b94:	stp	x29, x30, [sp, #-80]!
  407b98:	mov	x29, sp
  407b9c:	str	x0, [sp, #40]
  407ba0:	str	x1, [sp, #32]
  407ba4:	str	x2, [sp, #24]
  407ba8:	add	x0, sp, #0x30
  407bac:	mov	w2, #0xa                   	// #10
  407bb0:	mov	x1, x0
  407bb4:	ldr	x0, [sp, #32]
  407bb8:	bl	401a30 <strtol@plt>
  407bbc:	str	w0, [sp, #76]
  407bc0:	ldr	w0, [sp, #76]
  407bc4:	cmp	w0, #0x0
  407bc8:	b.ne	407c04 <sqrt@plt+0x5e24>  // b.any
  407bcc:	ldr	x0, [sp, #48]
  407bd0:	ldr	x1, [sp, #32]
  407bd4:	cmp	x1, x0
  407bd8:	b.ne	407c04 <sqrt@plt+0x5e24>  // b.any
  407bdc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  407be0:	add	x3, x0, #0x48
  407be4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  407be8:	add	x2, x0, #0x48
  407bec:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  407bf0:	add	x1, x0, #0x48
  407bf4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  407bf8:	add	x0, x0, #0xc68
  407bfc:	bl	412fa0 <sqrt@plt+0x111c0>
  407c00:	b	407d28 <sqrt@plt+0x5f48>
  407c04:	ldr	w0, [sp, #76]
  407c08:	cmp	w0, #0x0
  407c0c:	b.ge	407c40 <sqrt@plt+0x5e60>  // b.tcont
  407c10:	add	x0, sp, #0x38
  407c14:	ldr	w1, [sp, #76]
  407c18:	bl	412874 <sqrt@plt+0x10a94>
  407c1c:	add	x1, sp, #0x38
  407c20:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  407c24:	add	x3, x0, #0x48
  407c28:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  407c2c:	add	x2, x0, #0x48
  407c30:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  407c34:	add	x0, x0, #0xc98
  407c38:	bl	412fa0 <sqrt@plt+0x111c0>
  407c3c:	b	407d28 <sqrt@plt+0x5f48>
  407c40:	ldr	x0, [sp, #48]
  407c44:	str	x0, [sp, #32]
  407c48:	ldr	x0, [sp, #32]
  407c4c:	ldrb	w0, [x0]
  407c50:	mov	w1, w0
  407c54:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  407c58:	add	x0, x0, #0xa38
  407c5c:	bl	408b4c <sqrt@plt+0x6d6c>
  407c60:	cmp	w0, #0x0
  407c64:	cset	w0, ne  // ne = any
  407c68:	and	w0, w0, #0xff
  407c6c:	cmp	w0, #0x0
  407c70:	b.eq	407c84 <sqrt@plt+0x5ea4>  // b.none
  407c74:	ldr	x0, [sp, #32]
  407c78:	add	x0, x0, #0x1
  407c7c:	str	x0, [sp, #32]
  407c80:	b	407c48 <sqrt@plt+0x5e68>
  407c84:	ldr	x0, [sp, #32]
  407c88:	bl	4076c8 <sqrt@plt+0x58e8>
  407c8c:	cmp	w0, #0x0
  407c90:	cset	w0, eq  // eq = none
  407c94:	and	w0, w0, #0xff
  407c98:	cmp	w0, #0x0
  407c9c:	b.eq	407cc4 <sqrt@plt+0x5ee4>  // b.none
  407ca0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  407ca4:	add	x3, x0, #0x48
  407ca8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  407cac:	add	x2, x0, #0x48
  407cb0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  407cb4:	add	x1, x0, #0x48
  407cb8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  407cbc:	add	x0, x0, #0xcc8
  407cc0:	bl	412fdc <sqrt@plt+0x111fc>
  407cc4:	ldr	x0, [sp, #40]
  407cc8:	add	x0, x0, #0x870
  407ccc:	ldr	x1, [sp, #32]
  407cd0:	bl	41d5d8 <_ZdlPvm@@Base+0x16c8>
  407cd4:	ldr	x0, [sp, #32]
  407cd8:	ldrb	w0, [x0]
  407cdc:	cmp	w0, #0x0
  407ce0:	b.eq	407d10 <sqrt@plt+0x5f30>  // b.none
  407ce4:	mov	w1, #0x0                   	// #0
  407ce8:	ldr	x0, [sp, #32]
  407cec:	bl	401a50 <strchr@plt>
  407cf0:	sub	x0, x0, #0x1
  407cf4:	ldrb	w0, [x0]
  407cf8:	cmp	w0, #0xa
  407cfc:	b.eq	407d10 <sqrt@plt+0x5f30>  // b.none
  407d00:	ldr	x0, [sp, #40]
  407d04:	add	x0, x0, #0x870
  407d08:	mov	w1, #0xa                   	// #10
  407d0c:	bl	408ae4 <sqrt@plt+0x6d04>
  407d10:	ldr	x0, [sp, #40]
  407d14:	ldr	w1, [x0, #2176]
  407d18:	ldr	w0, [sp, #76]
  407d1c:	add	w1, w1, w0
  407d20:	ldr	x0, [sp, #40]
  407d24:	str	w1, [x0, #2176]
  407d28:	ldp	x29, x30, [sp], #80
  407d2c:	ret
  407d30:	stp	x29, x30, [sp, #-208]!
  407d34:	mov	x29, sp
  407d38:	str	x0, [sp, #40]
  407d3c:	str	x1, [sp, #32]
  407d40:	str	x2, [sp, #24]
  407d44:	ldr	x0, [sp, #32]
  407d48:	ldrb	w0, [x0]
  407d4c:	cmp	w0, #0x20
  407d50:	b.eq	407d64 <sqrt@plt+0x5f84>  // b.none
  407d54:	ldr	x0, [sp, #32]
  407d58:	ldrb	w0, [x0]
  407d5c:	cmp	w0, #0xa
  407d60:	b.ne	407d74 <sqrt@plt+0x5f94>  // b.any
  407d64:	ldr	x0, [sp, #32]
  407d68:	add	x0, x0, #0x1
  407d6c:	str	x0, [sp, #32]
  407d70:	b	407d44 <sqrt@plt+0x5f64>
  407d74:	ldr	x0, [sp, #32]
  407d78:	str	x0, [sp, #200]
  407d7c:	ldr	x0, [sp, #200]
  407d80:	ldrb	w0, [x0]
  407d84:	cmp	w0, #0x0
  407d88:	b.eq	407dbc <sqrt@plt+0x5fdc>  // b.none
  407d8c:	ldr	x0, [sp, #200]
  407d90:	ldrb	w0, [x0]
  407d94:	cmp	w0, #0x20
  407d98:	b.eq	407dbc <sqrt@plt+0x5fdc>  // b.none
  407d9c:	ldr	x0, [sp, #200]
  407da0:	ldrb	w0, [x0]
  407da4:	cmp	w0, #0xa
  407da8:	b.eq	407dbc <sqrt@plt+0x5fdc>  // b.none
  407dac:	ldr	x0, [sp, #200]
  407db0:	add	x0, x0, #0x1
  407db4:	str	x0, [sp, #200]
  407db8:	b	407d7c <sqrt@plt+0x5f9c>
  407dbc:	ldr	x0, [sp, #200]
  407dc0:	ldrb	w0, [x0]
  407dc4:	cmp	w0, #0x0
  407dc8:	b.eq	407ddc <sqrt@plt+0x5ffc>  // b.none
  407dcc:	ldr	x0, [sp, #200]
  407dd0:	add	x1, x0, #0x1
  407dd4:	str	x1, [sp, #200]
  407dd8:	strb	wzr, [x0]
  407ddc:	str	wzr, [sp, #196]
  407de0:	ldr	w0, [sp, #196]
  407de4:	cmp	w0, #0x5
  407de8:	b.gt	407e54 <sqrt@plt+0x6074>
  407dec:	add	x0, sp, #0x38
  407df0:	mov	w2, #0xa                   	// #10
  407df4:	mov	x1, x0
  407df8:	ldr	x0, [sp, #200]
  407dfc:	bl	401a30 <strtol@plt>
  407e00:	str	x0, [sp, #176]
  407e04:	ldr	x0, [sp, #176]
  407e08:	cmp	x0, #0x0
  407e0c:	b.ne	407e20 <sqrt@plt+0x6040>  // b.any
  407e10:	ldr	x0, [sp, #56]
  407e14:	ldr	x1, [sp, #200]
  407e18:	cmp	x1, x0
  407e1c:	b.eq	407e50 <sqrt@plt+0x6070>  // b.none
  407e20:	ldr	w0, [sp, #196]
  407e24:	add	w1, w0, #0x1
  407e28:	str	w1, [sp, #196]
  407e2c:	ldr	x1, [sp, #176]
  407e30:	mov	w2, w1
  407e34:	sxtw	x0, w0
  407e38:	lsl	x0, x0, #2
  407e3c:	add	x1, sp, #0x40
  407e40:	str	w2, [x1, x0]
  407e44:	ldr	x0, [sp, #56]
  407e48:	str	x0, [sp, #200]
  407e4c:	b	407de0 <sqrt@plt+0x6000>
  407e50:	nop
  407e54:	ldr	x0, [sp, #200]
  407e58:	ldrb	w0, [x0]
  407e5c:	mov	w1, w0
  407e60:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  407e64:	add	x0, x0, #0x538
  407e68:	bl	408b4c <sqrt@plt+0x6d6c>
  407e6c:	cmp	w0, #0x0
  407e70:	b.eq	407eb8 <sqrt@plt+0x60d8>  // b.none
  407e74:	ldr	x0, [sp, #200]
  407e78:	add	x0, x0, #0x1
  407e7c:	ldrb	w0, [x0]
  407e80:	cmp	w0, #0x0
  407e84:	b.eq	407eb0 <sqrt@plt+0x60d0>  // b.none
  407e88:	ldr	x0, [sp, #200]
  407e8c:	add	x0, x0, #0x1
  407e90:	ldrb	w0, [x0]
  407e94:	cmp	w0, #0x20
  407e98:	b.eq	407eb0 <sqrt@plt+0x60d0>  // b.none
  407e9c:	ldr	x0, [sp, #200]
  407ea0:	add	x0, x0, #0x1
  407ea4:	ldrb	w0, [x0]
  407ea8:	cmp	w0, #0xa
  407eac:	b.ne	407eb8 <sqrt@plt+0x60d8>  // b.any
  407eb0:	mov	w0, #0x1                   	// #1
  407eb4:	b	407ebc <sqrt@plt+0x60dc>
  407eb8:	mov	w0, #0x0                   	// #0
  407ebc:	cmp	w0, #0x0
  407ec0:	b.eq	407eec <sqrt@plt+0x610c>  // b.none
  407ec4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  407ec8:	add	x3, x0, #0x48
  407ecc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  407ed0:	add	x2, x0, #0x48
  407ed4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  407ed8:	add	x1, x0, #0x48
  407edc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  407ee0:	add	x0, x0, #0xd10
  407ee4:	bl	412fa0 <sqrt@plt+0x111c0>
  407ee8:	b	4082bc <sqrt@plt+0x64dc>
  407eec:	ldr	x0, [sp, #200]
  407ef0:	ldrb	w0, [x0]
  407ef4:	cmp	w0, #0x20
  407ef8:	b.eq	407f0c <sqrt@plt+0x612c>  // b.none
  407efc:	ldr	x0, [sp, #200]
  407f00:	ldrb	w0, [x0]
  407f04:	cmp	w0, #0xa
  407f08:	b.ne	407f1c <sqrt@plt+0x613c>  // b.any
  407f0c:	ldr	x0, [sp, #200]
  407f10:	add	x0, x0, #0x1
  407f14:	str	x0, [sp, #200]
  407f18:	b	407eec <sqrt@plt+0x610c>
  407f1c:	ldr	w0, [sp, #196]
  407f20:	cmp	w0, #0x4
  407f24:	b.gt	407f90 <sqrt@plt+0x61b0>
  407f28:	ldr	x0, [sp, #200]
  407f2c:	ldrb	w0, [x0]
  407f30:	cmp	w0, #0x0
  407f34:	b.ne	407f60 <sqrt@plt+0x6180>  // b.any
  407f38:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  407f3c:	add	x3, x0, #0x48
  407f40:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  407f44:	add	x2, x0, #0x48
  407f48:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  407f4c:	add	x1, x0, #0x48
  407f50:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  407f54:	add	x0, x0, #0xd58
  407f58:	bl	412fa0 <sqrt@plt+0x111c0>
  407f5c:	b	4082bc <sqrt@plt+0x64dc>
  407f60:	add	x0, sp, #0x58
  407f64:	ldr	x1, [sp, #200]
  407f68:	bl	412810 <sqrt@plt+0x10a30>
  407f6c:	add	x1, sp, #0x58
  407f70:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  407f74:	add	x3, x0, #0x48
  407f78:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  407f7c:	add	x2, x0, #0x48
  407f80:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  407f84:	add	x0, x0, #0xd80
  407f88:	bl	412fa0 <sqrt@plt+0x111c0>
  407f8c:	b	4082bc <sqrt@plt+0x64dc>
  407f90:	ldr	x0, [sp, #200]
  407f94:	ldrb	w0, [x0]
  407f98:	cmp	w0, #0x0
  407f9c:	b.eq	407fd0 <sqrt@plt+0x61f0>  // b.none
  407fa0:	add	x0, sp, #0x68
  407fa4:	ldr	x1, [sp, #200]
  407fa8:	bl	412810 <sqrt@plt+0x10a30>
  407fac:	add	x1, sp, #0x68
  407fb0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  407fb4:	add	x3, x0, #0x48
  407fb8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  407fbc:	add	x2, x0, #0x48
  407fc0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  407fc4:	add	x0, x0, #0xdb0
  407fc8:	bl	412fa0 <sqrt@plt+0x111c0>
  407fcc:	b	4082bc <sqrt@plt+0x64dc>
  407fd0:	ldr	w0, [sp, #64]
  407fd4:	str	w0, [sp, #172]
  407fd8:	ldr	w0, [sp, #68]
  407fdc:	str	w0, [sp, #168]
  407fe0:	ldr	w0, [sp, #72]
  407fe4:	str	w0, [sp, #164]
  407fe8:	ldr	w0, [sp, #76]
  407fec:	str	w0, [sp, #160]
  407ff0:	ldr	w0, [sp, #80]
  407ff4:	str	w0, [sp, #156]
  407ff8:	ldr	w0, [sp, #84]
  407ffc:	str	w0, [sp, #192]
  408000:	ldr	w0, [sp, #156]
  408004:	cmp	w0, #0x0
  408008:	b.gt	40803c <sqrt@plt+0x625c>
  40800c:	add	x0, sp, #0x78
  408010:	ldr	w1, [sp, #156]
  408014:	bl	412874 <sqrt@plt+0x10a94>
  408018:	add	x1, sp, #0x78
  40801c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  408020:	add	x3, x0, #0x48
  408024:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  408028:	add	x2, x0, #0x48
  40802c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  408030:	add	x0, x0, #0xde0
  408034:	bl	412fa0 <sqrt@plt+0x111c0>
  408038:	b	4082bc <sqrt@plt+0x64dc>
  40803c:	ldr	w0, [sp, #196]
  408040:	cmp	w0, #0x6
  408044:	b.ne	408084 <sqrt@plt+0x62a4>  // b.any
  408048:	ldr	w0, [sp, #192]
  40804c:	cmp	w0, #0x0
  408050:	b.gt	408084 <sqrt@plt+0x62a4>
  408054:	add	x0, sp, #0x88
  408058:	ldr	w1, [sp, #192]
  40805c:	bl	412874 <sqrt@plt+0x10a94>
  408060:	add	x1, sp, #0x88
  408064:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  408068:	add	x3, x0, #0x48
  40806c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  408070:	add	x2, x0, #0x48
  408074:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  408078:	add	x0, x0, #0xe20
  40807c:	bl	412fa0 <sqrt@plt+0x111c0>
  408080:	b	4082bc <sqrt@plt+0x64dc>
  408084:	ldr	w1, [sp, #172]
  408088:	ldr	w0, [sp, #164]
  40808c:	cmp	w1, w0
  408090:	b.ne	4080bc <sqrt@plt+0x62dc>  // b.any
  408094:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  408098:	add	x3, x0, #0x48
  40809c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4080a0:	add	x2, x0, #0x48
  4080a4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4080a8:	add	x1, x0, #0x48
  4080ac:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4080b0:	add	x0, x0, #0xe60
  4080b4:	bl	412fa0 <sqrt@plt+0x111c0>
  4080b8:	b	4082bc <sqrt@plt+0x64dc>
  4080bc:	ldr	w1, [sp, #168]
  4080c0:	ldr	w0, [sp, #160]
  4080c4:	cmp	w1, w0
  4080c8:	b.ne	4080f4 <sqrt@plt+0x6314>  // b.any
  4080cc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4080d0:	add	x3, x0, #0x48
  4080d4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4080d8:	add	x2, x0, #0x48
  4080dc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4080e0:	add	x1, x0, #0x48
  4080e4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4080e8:	add	x0, x0, #0xea0
  4080ec:	bl	412fa0 <sqrt@plt+0x111c0>
  4080f0:	b	4082bc <sqrt@plt+0x64dc>
  4080f4:	ldr	w0, [sp, #196]
  4080f8:	cmp	w0, #0x5
  4080fc:	b.ne	408180 <sqrt@plt+0x63a0>  // b.any
  408100:	ldr	w1, [sp, #164]
  408104:	ldr	w0, [sp, #172]
  408108:	sub	w0, w1, w0
  40810c:	str	w0, [sp, #188]
  408110:	ldr	w1, [sp, #160]
  408114:	ldr	w0, [sp, #168]
  408118:	sub	w0, w1, w0
  40811c:	str	w0, [sp, #184]
  408120:	ldr	w0, [sp, #188]
  408124:	cmp	w0, #0x0
  408128:	b.ge	408138 <sqrt@plt+0x6358>  // b.tcont
  40812c:	ldr	w0, [sp, #188]
  408130:	neg	w0, w0
  408134:	str	w0, [sp, #188]
  408138:	ldr	w0, [sp, #184]
  40813c:	cmp	w0, #0x0
  408140:	b.ge	408150 <sqrt@plt+0x6370>  // b.tcont
  408144:	ldr	w0, [sp, #184]
  408148:	neg	w0, w0
  40814c:	str	w0, [sp, #184]
  408150:	ldr	w0, [sp, #156]
  408154:	scvtf	d1, w0
  408158:	ldr	w0, [sp, #184]
  40815c:	scvtf	d2, w0
  408160:	ldr	w0, [sp, #188]
  408164:	scvtf	d0, w0
  408168:	fdiv	d0, d2, d0
  40816c:	fmul	d1, d1, d0
  408170:	fmov	d0, #5.000000000000000000e-01
  408174:	fadd	d0, d1, d0
  408178:	fcvtzs	w0, d0
  40817c:	str	w0, [sp, #192]
  408180:	ldr	x0, [sp, #24]
  408184:	ldr	w1, [x0, #12]
  408188:	ldr	w0, [sp, #192]
  40818c:	sub	w0, w1, w0
  408190:	cmp	w0, #0x0
  408194:	b.ge	4081bc <sqrt@plt+0x63dc>  // b.tcont
  408198:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40819c:	add	x3, x0, #0x48
  4081a0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4081a4:	add	x2, x0, #0x48
  4081a8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4081ac:	add	x1, x0, #0x48
  4081b0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4081b4:	add	x0, x0, #0xee0
  4081b8:	bl	412fdc <sqrt@plt+0x111fc>
  4081bc:	ldr	x0, [sp, #40]
  4081c0:	add	x0, x0, #0x40
  4081c4:	ldr	w1, [sp, #172]
  4081c8:	bl	402a60 <sqrt@plt+0xc80>
  4081cc:	ldr	w1, [sp, #168]
  4081d0:	bl	402a60 <sqrt@plt+0xc80>
  4081d4:	ldr	w1, [sp, #156]
  4081d8:	bl	402b6c <sqrt@plt+0xd8c>
  4081dc:	mov	x2, x0
  4081e0:	ldr	w1, [sp, #164]
  4081e4:	ldr	w0, [sp, #172]
  4081e8:	sub	w0, w1, w0
  4081ec:	mov	w1, w0
  4081f0:	mov	x0, x2
  4081f4:	bl	402a60 <sqrt@plt+0xc80>
  4081f8:	mov	x2, x0
  4081fc:	ldr	w0, [sp, #192]
  408200:	neg	w0, w0
  408204:	mov	w1, w0
  408208:	mov	x0, x2
  40820c:	bl	402b6c <sqrt@plt+0xd8c>
  408210:	mov	x2, x0
  408214:	ldr	w1, [sp, #160]
  408218:	ldr	w0, [sp, #168]
  40821c:	sub	w0, w1, w0
  408220:	mov	w1, w0
  408224:	mov	x0, x2
  408228:	bl	402a60 <sqrt@plt+0xc80>
  40822c:	mov	x2, x0
  408230:	ldr	x0, [sp, #24]
  408234:	ldr	w0, [x0, #8]
  408238:	mov	w1, w0
  40823c:	mov	x0, x2
  408240:	bl	402b6c <sqrt@plt+0xd8c>
  408244:	mov	x2, x0
  408248:	ldr	x0, [sp, #24]
  40824c:	ldr	w0, [x0, #12]
  408250:	mov	w1, w0
  408254:	mov	x0, x2
  408258:	bl	402b6c <sqrt@plt+0xd8c>
  40825c:	mov	x2, x0
  408260:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  408264:	add	x1, x0, #0xf18
  408268:	mov	x0, x2
  40826c:	bl	402de8 <sqrt@plt+0x1008>
  408270:	ldr	x0, [sp, #40]
  408274:	add	x3, x0, #0x888
  408278:	ldr	x0, [sp, #40]
  40827c:	add	x0, x0, #0x40
  408280:	mov	x2, x0
  408284:	ldr	x1, [sp, #32]
  408288:	mov	x0, x3
  40828c:	bl	409a34 <sqrt@plt+0x7c54>
  408290:	ldr	x0, [sp, #40]
  408294:	add	x2, x0, #0x40
  408298:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  40829c:	add	x1, x0, #0x850
  4082a0:	mov	x0, x2
  4082a4:	bl	402de8 <sqrt@plt+0x1008>
  4082a8:	mov	x2, x0
  4082ac:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4082b0:	add	x1, x0, #0xf20
  4082b4:	mov	x0, x2
  4082b8:	bl	402de8 <sqrt@plt+0x1008>
  4082bc:	ldp	x29, x30, [sp], #208
  4082c0:	ret
  4082c4:	sub	sp, sp, #0x20
  4082c8:	str	x0, [sp, #24]
  4082cc:	str	x1, [sp, #16]
  4082d0:	str	x2, [sp, #8]
  4082d4:	ldr	x0, [sp, #24]
  4082d8:	ldr	w0, [x0, #2208]
  4082dc:	add	w1, w0, #0x1
  4082e0:	ldr	x0, [sp, #24]
  4082e4:	str	w1, [x0, #2208]
  4082e8:	nop
  4082ec:	add	sp, sp, #0x20
  4082f0:	ret
  4082f4:	stp	x29, x30, [sp, #-48]!
  4082f8:	mov	x29, sp
  4082fc:	str	x0, [sp, #40]
  408300:	str	x1, [sp, #32]
  408304:	str	x2, [sp, #24]
  408308:	ldr	x0, [sp, #40]
  40830c:	ldr	w0, [x0, #2208]
  408310:	cmp	w0, #0x0
  408314:	b.ne	408340 <sqrt@plt+0x6560>  // b.any
  408318:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40831c:	add	x3, x0, #0x48
  408320:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  408324:	add	x2, x0, #0x48
  408328:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40832c:	add	x1, x0, #0x48
  408330:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  408334:	add	x0, x0, #0xf28
  408338:	bl	412fa0 <sqrt@plt+0x111c0>
  40833c:	b	408354 <sqrt@plt+0x6574>
  408340:	ldr	x0, [sp, #40]
  408344:	ldr	w0, [x0, #2208]
  408348:	sub	w1, w0, #0x1
  40834c:	ldr	x0, [sp, #40]
  408350:	str	w1, [x0, #2208]
  408354:	nop
  408358:	ldp	x29, x30, [sp], #48
  40835c:	ret
  408360:	stp	x29, x30, [sp, #-32]!
  408364:	mov	x29, sp
  408368:	stp	x19, x20, [sp, #16]
  40836c:	mov	x0, #0x8a8                 	// #2216
  408370:	bl	41be54 <_Znwm@@Base>
  408374:	mov	x19, x0
  408378:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40837c:	add	x0, x0, #0x370
  408380:	ldr	d0, [x0]
  408384:	mov	x0, x19
  408388:	bl	40357c <sqrt@plt+0x179c>
  40838c:	mov	x0, x19
  408390:	b	4083ac <sqrt@plt+0x65cc>
  408394:	mov	x20, x0
  408398:	mov	x1, #0x8a8                 	// #2216
  40839c:	mov	x0, x19
  4083a0:	bl	41bf10 <_ZdlPvm@@Base>
  4083a4:	mov	x0, x20
  4083a8:	bl	401d40 <_Unwind_Resume@plt>
  4083ac:	ldp	x19, x20, [sp, #16]
  4083b0:	ldp	x29, x30, [sp], #32
  4083b4:	ret
  4083b8:	stp	x29, x30, [sp, #-128]!
  4083bc:	mov	x29, sp
  4083c0:	str	x19, [sp, #16]
  4083c4:	str	w0, [sp, #44]
  4083c8:	str	x1, [sp, #32]
  4083cc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4083d0:	add	x1, x0, #0xfb0
  4083d4:	mov	w0, #0x1                   	// #1
  4083d8:	bl	401b50 <setlocale@plt>
  4083dc:	ldr	x0, [sp, #32]
  4083e0:	ldr	x1, [x0]
  4083e4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  4083e8:	add	x0, x0, #0x588
  4083ec:	str	x1, [x0]
  4083f0:	add	x0, sp, #0x38
  4083f4:	bl	41d084 <_ZdlPvm@@Base+0x1174>
  4083f8:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4083fc:	add	x0, x0, #0x330
  408400:	ldr	x2, [x0]
  408404:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408408:	add	x1, x0, #0x3b0
  40840c:	mov	x0, x2
  408410:	bl	401da0 <setbuf@plt>
  408414:	mov	x4, #0x0                   	// #0
  408418:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  40841c:	add	x3, x0, #0xf50
  408420:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  408424:	add	x2, x0, #0xfb8
  408428:	ldr	x1, [sp, #32]
  40842c:	ldr	w0, [sp, #44]
  408430:	bl	4198cc <sqrt@plt+0x17aec>
  408434:	str	w0, [sp, #120]
  408438:	ldr	w0, [sp, #120]
  40843c:	cmn	w0, #0x1
  408440:	cset	w0, ne  // ne = any
  408444:	and	w0, w0, #0xff
  408448:	cmp	w0, #0x0
  40844c:	b.eq	4088dc <sqrt@plt+0x6afc>  // b.none
  408450:	ldr	w0, [sp, #120]
  408454:	cmp	w0, #0x100
  408458:	b.eq	408874 <sqrt@plt+0x6a94>  // b.none
  40845c:	ldr	w0, [sp, #120]
  408460:	cmp	w0, #0x100
  408464:	b.gt	4088a4 <sqrt@plt+0x6ac4>
  408468:	ldr	w0, [sp, #120]
  40846c:	cmp	w0, #0x77
  408470:	b.eq	4087d8 <sqrt@plt+0x69f8>  // b.none
  408474:	ldr	w0, [sp, #120]
  408478:	cmp	w0, #0x77
  40847c:	b.gt	4088a4 <sqrt@plt+0x6ac4>
  408480:	ldr	w0, [sp, #120]
  408484:	cmp	w0, #0x76
  408488:	b.eq	4087b4 <sqrt@plt+0x69d4>  // b.none
  40848c:	ldr	w0, [sp, #120]
  408490:	cmp	w0, #0x76
  408494:	b.gt	4088a4 <sqrt@plt+0x6ac4>
  408498:	ldr	w0, [sp, #120]
  40849c:	cmp	w0, #0x70
  4084a0:	b.eq	4086b4 <sqrt@plt+0x68d4>  // b.none
  4084a4:	ldr	w0, [sp, #120]
  4084a8:	cmp	w0, #0x70
  4084ac:	b.gt	4088a4 <sqrt@plt+0x6ac4>
  4084b0:	ldr	w0, [sp, #120]
  4084b4:	cmp	w0, #0x6d
  4084b8:	b.eq	4086a0 <sqrt@plt+0x68c0>  // b.none
  4084bc:	ldr	w0, [sp, #120]
  4084c0:	cmp	w0, #0x6d
  4084c4:	b.gt	4088a4 <sqrt@plt+0x6ac4>
  4084c8:	ldr	w0, [sp, #120]
  4084cc:	cmp	w0, #0x6c
  4084d0:	b.eq	40868c <sqrt@plt+0x68ac>  // b.none
  4084d4:	ldr	w0, [sp, #120]
  4084d8:	cmp	w0, #0x6c
  4084dc:	b.gt	4088a4 <sqrt@plt+0x6ac4>
  4084e0:	ldr	w0, [sp, #120]
  4084e4:	cmp	w0, #0x67
  4084e8:	b.eq	408658 <sqrt@plt+0x6878>  // b.none
  4084ec:	ldr	w0, [sp, #120]
  4084f0:	cmp	w0, #0x67
  4084f4:	b.gt	4088a4 <sqrt@plt+0x6ac4>
  4084f8:	ldr	w0, [sp, #120]
  4084fc:	cmp	w0, #0x63
  408500:	b.eq	4085a8 <sqrt@plt+0x67c8>  // b.none
  408504:	ldr	w0, [sp, #120]
  408508:	cmp	w0, #0x63
  40850c:	b.gt	4088a4 <sqrt@plt+0x6ac4>
  408510:	ldr	w0, [sp, #120]
  408514:	cmp	w0, #0x62
  408518:	b.eq	408574 <sqrt@plt+0x6794>  // b.none
  40851c:	ldr	w0, [sp, #120]
  408520:	cmp	w0, #0x62
  408524:	b.gt	4088a4 <sqrt@plt+0x6ac4>
  408528:	ldr	w0, [sp, #120]
  40852c:	cmp	w0, #0x50
  408530:	b.eq	408728 <sqrt@plt+0x6948>  // b.none
  408534:	ldr	w0, [sp, #120]
  408538:	cmp	w0, #0x50
  40853c:	b.gt	4088a4 <sqrt@plt+0x6ac4>
  408540:	ldr	w0, [sp, #120]
  408544:	cmp	w0, #0x49
  408548:	b.eq	40866c <sqrt@plt+0x688c>  // b.none
  40854c:	ldr	w0, [sp, #120]
  408550:	cmp	w0, #0x49
  408554:	b.gt	4088a4 <sqrt@plt+0x6ac4>
  408558:	ldr	w0, [sp, #120]
  40855c:	cmp	w0, #0x3f
  408560:	b.eq	40888c <sqrt@plt+0x6aac>  // b.none
  408564:	ldr	w0, [sp, #120]
  408568:	cmp	w0, #0x46
  40856c:	b.eq	408644 <sqrt@plt+0x6864>  // b.none
  408570:	b	4088a4 <sqrt@plt+0x6ac4>
  408574:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  408578:	add	x0, x0, #0x610
  40857c:	ldr	x0, [x0]
  408580:	bl	401b00 <atoi@plt>
  408584:	mov	w1, w0
  408588:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40858c:	add	x0, x0, #0x350
  408590:	str	w1, [x0]
  408594:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408598:	add	x0, x0, #0x380
  40859c:	mov	w1, #0x1                   	// #1
  4085a0:	str	w1, [x0]
  4085a4:	b	4088d8 <sqrt@plt+0x6af8>
  4085a8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  4085ac:	add	x0, x0, #0x610
  4085b0:	ldr	x3, [x0]
  4085b4:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  4085b8:	add	x2, x0, #0x258
  4085bc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4085c0:	add	x1, x0, #0x3b0
  4085c4:	mov	x0, x3
  4085c8:	bl	401bc0 <__isoc99_sscanf@plt>
  4085cc:	cmp	w0, #0x1
  4085d0:	b.ne	4085e8 <sqrt@plt+0x6808>  // b.any
  4085d4:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  4085d8:	add	x0, x0, #0x258
  4085dc:	ldr	w0, [x0]
  4085e0:	cmp	w0, #0x0
  4085e4:	b.gt	4085f0 <sqrt@plt+0x6810>
  4085e8:	mov	w0, #0x1                   	// #1
  4085ec:	b	4085f4 <sqrt@plt+0x6814>
  4085f0:	mov	w0, #0x0                   	// #0
  4085f4:	cmp	w0, #0x0
  4085f8:	b.eq	4088bc <sqrt@plt+0x6adc>  // b.none
  4085fc:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  408600:	add	x0, x0, #0x610
  408604:	ldr	x1, [x0]
  408608:	add	x0, sp, #0x48
  40860c:	bl	412810 <sqrt@plt+0x10a30>
  408610:	add	x1, sp, #0x48
  408614:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  408618:	add	x3, x0, #0x48
  40861c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  408620:	add	x2, x0, #0x48
  408624:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  408628:	add	x0, x0, #0xfd0
  40862c:	bl	412fa0 <sqrt@plt+0x111c0>
  408630:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  408634:	add	x0, x0, #0x258
  408638:	mov	w1, #0x1                   	// #1
  40863c:	str	w1, [x0]
  408640:	b	4088bc <sqrt@plt+0x6adc>
  408644:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  408648:	add	x0, x0, #0x610
  40864c:	ldr	x0, [x0]
  408650:	bl	417b40 <sqrt@plt+0x15d60>
  408654:	b	4088d8 <sqrt@plt+0x6af8>
  408658:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40865c:	add	x0, x0, #0x36c
  408660:	mov	w1, #0x1                   	// #1
  408664:	str	w1, [x0]
  408668:	b	4088d8 <sqrt@plt+0x6af8>
  40866c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  408670:	add	x0, x0, #0x610
  408674:	ldr	x0, [x0]
  408678:	mov	x1, x0
  40867c:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408680:	add	x0, x0, #0x340
  408684:	bl	41c724 <_ZdlPvm@@Base+0x814>
  408688:	b	4088d8 <sqrt@plt+0x6af8>
  40868c:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408690:	add	x0, x0, #0x364
  408694:	mov	w1, #0x1                   	// #1
  408698:	str	w1, [x0]
  40869c:	b	4088d8 <sqrt@plt+0x6af8>
  4086a0:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4086a4:	add	x0, x0, #0x368
  4086a8:	mov	w1, #0x1                   	// #1
  4086ac:	str	w1, [x0]
  4086b0:	b	4088d8 <sqrt@plt+0x6af8>
  4086b4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  4086b8:	add	x0, x0, #0x610
  4086bc:	ldr	x4, [x0]
  4086c0:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4086c4:	add	x3, x0, #0x378
  4086c8:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4086cc:	add	x2, x0, #0x370
  4086d0:	mov	x1, #0x0                   	// #0
  4086d4:	mov	x0, x4
  4086d8:	bl	41578c <sqrt@plt+0x139ac>
  4086dc:	cmp	w0, #0x0
  4086e0:	cset	w0, eq  // eq = none
  4086e4:	and	w0, w0, #0xff
  4086e8:	cmp	w0, #0x0
  4086ec:	b.eq	4088c4 <sqrt@plt+0x6ae4>  // b.none
  4086f0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  4086f4:	add	x0, x0, #0x610
  4086f8:	ldr	x1, [x0]
  4086fc:	add	x0, sp, #0x58
  408700:	bl	412810 <sqrt@plt+0x10a30>
  408704:	add	x1, sp, #0x58
  408708:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40870c:	add	x3, x0, #0x48
  408710:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  408714:	add	x2, x0, #0x48
  408718:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  40871c:	add	x0, x0, #0xff0
  408720:	bl	412fa0 <sqrt@plt+0x111c0>
  408724:	b	4088c4 <sqrt@plt+0x6ae4>
  408728:	add	x2, sp, #0x38
  40872c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  408730:	add	x1, x0, #0x18
  408734:	mov	x0, x2
  408738:	bl	41d3b0 <_ZdlPvm@@Base+0x14a0>
  40873c:	add	x0, sp, #0x38
  408740:	mov	w1, #0x3d                  	// #61
  408744:	bl	408ae4 <sqrt@plt+0x6d04>
  408748:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  40874c:	add	x0, x0, #0x610
  408750:	ldr	x1, [x0]
  408754:	add	x0, sp, #0x38
  408758:	bl	41d5d8 <_ZdlPvm@@Base+0x16c8>
  40875c:	add	x0, sp, #0x38
  408760:	mov	w1, #0x0                   	// #0
  408764:	bl	408ae4 <sqrt@plt+0x6d04>
  408768:	add	x0, sp, #0x38
  40876c:	bl	408acc <sqrt@plt+0x6cec>
  408770:	bl	41e110 <_ZdlPvm@@Base+0x2200>
  408774:	bl	401a60 <putenv@plt>
  408778:	cmp	w0, #0x0
  40877c:	cset	w0, ne  // ne = any
  408780:	and	w0, w0, #0xff
  408784:	cmp	w0, #0x0
  408788:	b.eq	4088cc <sqrt@plt+0x6aec>  // b.none
  40878c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  408790:	add	x3, x0, #0x48
  408794:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  408798:	add	x2, x0, #0x48
  40879c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4087a0:	add	x1, x0, #0x48
  4087a4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  4087a8:	add	x0, x0, #0x28
  4087ac:	bl	413018 <sqrt@plt+0x11238>
  4087b0:	b	4088cc <sqrt@plt+0x6aec>
  4087b4:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4087b8:	add	x0, x0, #0x318
  4087bc:	ldr	x0, [x0]
  4087c0:	mov	x1, x0
  4087c4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  4087c8:	add	x0, x0, #0x38
  4087cc:	bl	401dd0 <printf@plt>
  4087d0:	mov	w0, #0x0                   	// #0
  4087d4:	bl	401d20 <exit@plt>
  4087d8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  4087dc:	add	x0, x0, #0x610
  4087e0:	ldr	x3, [x0]
  4087e4:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  4087e8:	add	x2, x0, #0x25c
  4087ec:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4087f0:	add	x1, x0, #0x3b0
  4087f4:	mov	x0, x3
  4087f8:	bl	401bc0 <__isoc99_sscanf@plt>
  4087fc:	cmp	w0, #0x1
  408800:	b.ne	408818 <sqrt@plt+0x6a38>  // b.any
  408804:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  408808:	add	x0, x0, #0x25c
  40880c:	ldr	w0, [x0]
  408810:	cmp	w0, #0x0
  408814:	b.ge	408820 <sqrt@plt+0x6a40>  // b.tcont
  408818:	mov	w0, #0x1                   	// #1
  40881c:	b	408824 <sqrt@plt+0x6a44>
  408820:	mov	w0, #0x0                   	// #0
  408824:	cmp	w0, #0x0
  408828:	b.eq	4088d4 <sqrt@plt+0x6af4>  // b.none
  40882c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  408830:	add	x0, x0, #0x610
  408834:	ldr	x1, [x0]
  408838:	add	x0, sp, #0x68
  40883c:	bl	412810 <sqrt@plt+0x10a30>
  408840:	add	x1, sp, #0x68
  408844:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  408848:	add	x3, x0, #0x48
  40884c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  408850:	add	x2, x0, #0x48
  408854:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  408858:	add	x0, x0, #0x58
  40885c:	bl	412fa0 <sqrt@plt+0x111c0>
  408860:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  408864:	add	x0, x0, #0x25c
  408868:	mov	w1, #0xffffffff            	// #-1
  40886c:	str	w1, [x0]
  408870:	b	4088d4 <sqrt@plt+0x6af4>
  408874:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408878:	add	x0, x0, #0x328
  40887c:	ldr	x0, [x0]
  408880:	bl	40898c <sqrt@plt+0x6bac>
  408884:	mov	w0, #0x0                   	// #0
  408888:	bl	401d20 <exit@plt>
  40888c:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408890:	add	x0, x0, #0x330
  408894:	ldr	x0, [x0]
  408898:	bl	40898c <sqrt@plt+0x6bac>
  40889c:	mov	w0, #0x1                   	// #1
  4088a0:	bl	401d20 <exit@plt>
  4088a4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x30f0>
  4088a8:	add	x2, x0, #0x380
  4088ac:	mov	w1, #0x740                 	// #1856
  4088b0:	mov	w0, #0x0                   	// #0
  4088b4:	bl	408a68 <sqrt@plt+0x6c88>
  4088b8:	b	408414 <sqrt@plt+0x6634>
  4088bc:	nop
  4088c0:	b	408414 <sqrt@plt+0x6634>
  4088c4:	nop
  4088c8:	b	408414 <sqrt@plt+0x6634>
  4088cc:	nop
  4088d0:	b	408414 <sqrt@plt+0x6634>
  4088d4:	nop
  4088d8:	b	408414 <sqrt@plt+0x6634>
  4088dc:	adrp	x0, 403000 <sqrt@plt+0x1220>
  4088e0:	add	x0, x0, #0x2c8
  4088e4:	bl	417924 <sqrt@plt+0x15b44>
  4088e8:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  4088ec:	add	x0, x0, #0x6fc
  4088f0:	ldr	w0, [x0]
  4088f4:	ldr	w1, [sp, #44]
  4088f8:	cmp	w1, w0
  4088fc:	b.gt	408910 <sqrt@plt+0x6b30>
  408900:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  408904:	add	x0, x0, #0x70
  408908:	bl	40ed08 <sqrt@plt+0xcf28>
  40890c:	b	408958 <sqrt@plt+0x6b78>
  408910:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  408914:	add	x0, x0, #0x6fc
  408918:	ldr	w0, [x0]
  40891c:	str	w0, [sp, #124]
  408920:	ldr	w1, [sp, #124]
  408924:	ldr	w0, [sp, #44]
  408928:	cmp	w1, w0
  40892c:	b.ge	408958 <sqrt@plt+0x6b78>  // b.tcont
  408930:	ldrsw	x0, [sp, #124]
  408934:	lsl	x0, x0, #3
  408938:	ldr	x1, [sp, #32]
  40893c:	add	x0, x1, x0
  408940:	ldr	x0, [x0]
  408944:	bl	40ed08 <sqrt@plt+0xcf28>
  408948:	ldr	w0, [sp, #124]
  40894c:	add	w0, w0, #0x1
  408950:	str	w0, [sp, #124]
  408954:	b	408920 <sqrt@plt+0x6b40>
  408958:	mov	w19, #0x0                   	// #0
  40895c:	add	x0, sp, #0x38
  408960:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  408964:	mov	w0, w19
  408968:	b	408980 <sqrt@plt+0x6ba0>
  40896c:	mov	x19, x0
  408970:	add	x0, sp, #0x38
  408974:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  408978:	mov	x0, x19
  40897c:	bl	401d40 <_Unwind_Resume@plt>
  408980:	ldr	x19, [sp, #16]
  408984:	ldp	x29, x30, [sp], #128
  408988:	ret
  40898c:	stp	x29, x30, [sp, #-32]!
  408990:	mov	x29, sp
  408994:	str	x0, [sp, #24]
  408998:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  40899c:	add	x0, x0, #0x588
  4089a0:	ldr	x0, [x0]
  4089a4:	mov	x2, x0
  4089a8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  4089ac:	add	x1, x0, #0x78
  4089b0:	ldr	x0, [sp, #24]
  4089b4:	bl	4019c0 <fprintf@plt>
  4089b8:	nop
  4089bc:	ldp	x29, x30, [sp], #32
  4089c0:	ret
  4089c4:	stp	x29, x30, [sp, #-32]!
  4089c8:	mov	x29, sp
  4089cc:	str	w0, [sp, #28]
  4089d0:	str	w1, [sp, #24]
  4089d4:	ldr	w0, [sp, #28]
  4089d8:	cmp	w0, #0x1
  4089dc:	b.ne	408a40 <sqrt@plt+0x6c60>  // b.any
  4089e0:	ldr	w1, [sp, #24]
  4089e4:	mov	w0, #0xffff                	// #65535
  4089e8:	cmp	w1, w0
  4089ec:	b.ne	408a40 <sqrt@plt+0x6c60>  // b.any
  4089f0:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4089f4:	add	x0, x0, #0x358
  4089f8:	bl	41227c <sqrt@plt+0x1049c>
  4089fc:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408a00:	add	x0, x0, #0x360
  408a04:	bl	41c178 <_ZdlPvm@@Base+0x268>
  408a08:	mov	w4, #0x1                   	// #1
  408a0c:	mov	w3, #0x0                   	// #0
  408a10:	mov	x2, #0x0                   	// #0
  408a14:	mov	x1, #0x0                   	// #0
  408a18:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408a1c:	add	x0, x0, #0x340
  408a20:	bl	41c49c <_ZdlPvm@@Base+0x58c>
  408a24:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  408a28:	add	x2, x0, #0x250
  408a2c:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408a30:	add	x1, x0, #0x340
  408a34:	adrp	x0, 41c000 <_ZdlPvm@@Base+0xf0>
  408a38:	add	x0, x0, #0x6f0
  408a3c:	bl	401bd0 <__cxa_atexit@plt>
  408a40:	nop
  408a44:	ldp	x29, x30, [sp], #32
  408a48:	ret
  408a4c:	stp	x29, x30, [sp, #-16]!
  408a50:	mov	x29, sp
  408a54:	mov	w1, #0xffff                	// #65535
  408a58:	mov	w0, #0x1                   	// #1
  408a5c:	bl	4089c4 <sqrt@plt+0x6be4>
  408a60:	ldp	x29, x30, [sp], #16
  408a64:	ret
  408a68:	stp	x29, x30, [sp, #-32]!
  408a6c:	mov	x29, sp
  408a70:	str	w0, [sp, #28]
  408a74:	str	w1, [sp, #24]
  408a78:	str	x2, [sp, #16]
  408a7c:	ldr	w0, [sp, #28]
  408a80:	cmp	w0, #0x0
  408a84:	b.ne	408a94 <sqrt@plt+0x6cb4>  // b.any
  408a88:	ldr	x1, [sp, #16]
  408a8c:	ldr	w0, [sp, #24]
  408a90:	bl	410b68 <sqrt@plt+0xed88>
  408a94:	nop
  408a98:	ldp	x29, x30, [sp], #32
  408a9c:	ret
  408aa0:	sub	sp, sp, #0x10
  408aa4:	str	x0, [sp, #8]
  408aa8:	str	x1, [sp]
  408aac:	ldr	x0, [sp, #8]
  408ab0:	str	wzr, [x0]
  408ab4:	ldr	x0, [sp, #8]
  408ab8:	ldr	x1, [sp]
  408abc:	str	x1, [x0, #32]
  408ac0:	nop
  408ac4:	add	sp, sp, #0x10
  408ac8:	ret
  408acc:	sub	sp, sp, #0x10
  408ad0:	str	x0, [sp, #8]
  408ad4:	ldr	x0, [sp, #8]
  408ad8:	ldr	x0, [x0]
  408adc:	add	sp, sp, #0x10
  408ae0:	ret
  408ae4:	stp	x29, x30, [sp, #-32]!
  408ae8:	mov	x29, sp
  408aec:	str	x0, [sp, #24]
  408af0:	strb	w1, [sp, #23]
  408af4:	ldr	x0, [sp, #24]
  408af8:	ldr	w1, [x0, #8]
  408afc:	ldr	x0, [sp, #24]
  408b00:	ldr	w0, [x0, #12]
  408b04:	cmp	w1, w0
  408b08:	b.lt	408b14 <sqrt@plt+0x6d34>  // b.tstop
  408b0c:	ldr	x0, [sp, #24]
  408b10:	bl	41d57c <_ZdlPvm@@Base+0x166c>
  408b14:	ldr	x0, [sp, #24]
  408b18:	ldr	x1, [x0]
  408b1c:	ldr	x0, [sp, #24]
  408b20:	ldr	w0, [x0, #8]
  408b24:	add	w3, w0, #0x1
  408b28:	ldr	x2, [sp, #24]
  408b2c:	str	w3, [x2, #8]
  408b30:	sxtw	x0, w0
  408b34:	add	x0, x1, x0
  408b38:	ldrb	w1, [sp, #23]
  408b3c:	strb	w1, [x0]
  408b40:	ldr	x0, [sp, #24]
  408b44:	ldp	x29, x30, [sp], #32
  408b48:	ret
  408b4c:	sub	sp, sp, #0x10
  408b50:	str	x0, [sp, #8]
  408b54:	strb	w1, [sp, #7]
  408b58:	ldrb	w0, [sp, #7]
  408b5c:	ldr	x1, [sp, #8]
  408b60:	sxtw	x0, w0
  408b64:	ldrb	w0, [x1, x0]
  408b68:	add	sp, sp, #0x10
  408b6c:	ret
  408b70:	sub	sp, sp, #0x10
  408b74:	str	x0, [sp, #8]
  408b78:	ldr	x0, [sp, #8]
  408b7c:	ldr	x0, [x0]
  408b80:	add	sp, sp, #0x10
  408b84:	ret
  408b88:	sub	sp, sp, #0x10
  408b8c:	strb	w0, [sp, #15]
  408b90:	ldrsb	w0, [sp, #15]
  408b94:	mvn	w0, w0
  408b98:	and	w0, w0, #0xff
  408b9c:	lsr	w0, w0, #7
  408ba0:	and	w0, w0, #0xff
  408ba4:	add	sp, sp, #0x10
  408ba8:	ret
  408bac:	stp	x29, x30, [sp, #-48]!
  408bb0:	mov	x29, sp
  408bb4:	str	x0, [sp, #24]
  408bb8:	str	x1, [sp, #16]
  408bbc:	ldr	x0, [sp, #24]
  408bc0:	ldr	x0, [x0]
  408bc4:	ldrb	w0, [x0]
  408bc8:	mov	w1, w0
  408bcc:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  408bd0:	add	x0, x0, #0x3b0
  408bd4:	bl	408b4c <sqrt@plt+0x6d6c>
  408bd8:	cmp	w0, #0x0
  408bdc:	cset	w0, ne  // ne = any
  408be0:	and	w0, w0, #0xff
  408be4:	cmp	w0, #0x0
  408be8:	b.eq	408c04 <sqrt@plt+0x6e24>  // b.none
  408bec:	ldr	x0, [sp, #24]
  408bf0:	ldr	x0, [x0]
  408bf4:	add	x1, x0, #0x1
  408bf8:	ldr	x0, [sp, #24]
  408bfc:	str	x1, [x0]
  408c00:	b	408bbc <sqrt@plt+0x6ddc>
  408c04:	ldr	x0, [sp, #24]
  408c08:	ldr	x0, [x0]
  408c0c:	ldrb	w0, [x0]
  408c10:	cmp	w0, #0x0
  408c14:	b.ne	408c44 <sqrt@plt+0x6e64>  // b.any
  408c18:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  408c1c:	add	x3, x0, #0x48
  408c20:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  408c24:	add	x2, x0, #0x48
  408c28:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  408c2c:	add	x1, x0, #0x48
  408c30:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  408c34:	add	x0, x0, #0x270
  408c38:	bl	412fa0 <sqrt@plt+0x111c0>
  408c3c:	mov	w0, #0x0                   	// #0
  408c40:	b	408cfc <sqrt@plt+0x6f1c>
  408c44:	ldr	x0, [sp, #24]
  408c48:	ldr	x0, [x0]
  408c4c:	str	x0, [sp, #40]
  408c50:	mov	w2, #0xa                   	// #10
  408c54:	ldr	x1, [sp, #24]
  408c58:	ldr	x0, [sp, #40]
  408c5c:	bl	401a30 <strtol@plt>
  408c60:	str	x0, [sp, #32]
  408c64:	ldr	x0, [sp, #32]
  408c68:	cmp	x0, #0x0
  408c6c:	b.ne	408cb0 <sqrt@plt+0x6ed0>  // b.any
  408c70:	ldr	x0, [sp, #24]
  408c74:	ldr	x0, [x0]
  408c78:	ldr	x1, [sp, #40]
  408c7c:	cmp	x1, x0
  408c80:	b.ne	408cb0 <sqrt@plt+0x6ed0>  // b.any
  408c84:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  408c88:	add	x3, x0, #0x48
  408c8c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  408c90:	add	x2, x0, #0x48
  408c94:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  408c98:	add	x1, x0, #0x48
  408c9c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  408ca0:	add	x0, x0, #0x288
  408ca4:	bl	412fa0 <sqrt@plt+0x111c0>
  408ca8:	mov	w0, #0x0                   	// #0
  408cac:	b	408cfc <sqrt@plt+0x6f1c>
  408cb0:	ldr	x0, [sp, #32]
  408cb4:	cmp	x0, #0x0
  408cb8:	b.ge	408ce8 <sqrt@plt+0x6f08>  // b.tcont
  408cbc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  408cc0:	add	x3, x0, #0x48
  408cc4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  408cc8:	add	x2, x0, #0x48
  408ccc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  408cd0:	add	x1, x0, #0x48
  408cd4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  408cd8:	add	x0, x0, #0x298
  408cdc:	bl	412fa0 <sqrt@plt+0x111c0>
  408ce0:	mov	w0, #0x0                   	// #0
  408ce4:	b	408cfc <sqrt@plt+0x6f1c>
  408ce8:	ldr	x0, [sp, #32]
  408cec:	mov	w1, w0
  408cf0:	ldr	x0, [sp, #16]
  408cf4:	str	w1, [x0]
  408cf8:	mov	w0, #0x1                   	// #1
  408cfc:	ldp	x29, x30, [sp], #48
  408d00:	ret
  408d04:	stp	x29, x30, [sp, #-64]!
  408d08:	mov	x29, sp
  408d0c:	str	x19, [sp, #16]
  408d10:	str	x0, [sp, #56]
  408d14:	str	w1, [sp, #52]
  408d18:	str	x2, [sp, #40]
  408d1c:	str	x3, [sp, #32]
  408d20:	str	w4, [sp, #48]
  408d24:	ldr	x0, [sp, #56]
  408d28:	str	xzr, [x0]
  408d2c:	ldr	x0, [sp, #56]
  408d30:	ldr	w1, [sp, #52]
  408d34:	str	w1, [x0, #8]
  408d38:	ldr	x0, [sp, #56]
  408d3c:	add	x0, x0, #0x10
  408d40:	bl	41d084 <_ZdlPvm@@Base+0x1174>
  408d44:	ldr	x0, [sp, #56]
  408d48:	str	wzr, [x0, #32]
  408d4c:	ldr	x0, [sp, #56]
  408d50:	add	x0, x0, #0x28
  408d54:	bl	41d084 <_ZdlPvm@@Base+0x1174>
  408d58:	ldr	x0, [sp, #56]
  408d5c:	ldr	w1, [sp, #48]
  408d60:	str	w1, [x0, #56]
  408d64:	ldr	x0, [sp, #56]
  408d68:	str	xzr, [x0, #64]
  408d6c:	ldr	x0, [sp, #56]
  408d70:	mov	w1, #0xffffffff            	// #-1
  408d74:	str	w1, [x0, #72]
  408d78:	ldr	x0, [sp, #56]
  408d7c:	add	x0, x0, #0x10
  408d80:	ldr	x1, [sp, #40]
  408d84:	bl	41d4fc <_ZdlPvm@@Base+0x15ec>
  408d88:	ldr	x0, [sp, #56]
  408d8c:	add	x0, x0, #0x28
  408d90:	ldr	x1, [sp, #32]
  408d94:	bl	41d4fc <_ZdlPvm@@Base+0x15ec>
  408d98:	ldr	x0, [sp, #56]
  408d9c:	ldr	w0, [x0, #8]
  408da0:	cmp	w0, #0x3
  408da4:	b.ne	408e38 <sqrt@plt+0x7058>  // b.any
  408da8:	ldr	x0, [sp, #56]
  408dac:	add	x0, x0, #0x10
  408db0:	mov	w1, #0x0                   	// #0
  408db4:	bl	41dd5c <_ZdlPvm@@Base+0x1e4c>
  408db8:	mvn	w0, w0
  408dbc:	lsr	w0, w0, #31
  408dc0:	and	w0, w0, #0xff
  408dc4:	cmp	w0, #0x0
  408dc8:	b.eq	408df0 <sqrt@plt+0x7010>  // b.none
  408dcc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  408dd0:	add	x3, x0, #0x48
  408dd4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  408dd8:	add	x2, x0, #0x48
  408ddc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  408de0:	add	x1, x0, #0x48
  408de4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  408de8:	add	x0, x0, #0x2b8
  408dec:	bl	412fa0 <sqrt@plt+0x111c0>
  408df0:	ldr	x0, [sp, #56]
  408df4:	add	x0, x0, #0x10
  408df8:	bl	41ddd8 <_ZdlPvm@@Base+0x1ec8>
  408dfc:	mov	x1, x0
  408e00:	ldr	x0, [sp, #56]
  408e04:	str	x1, [x0, #64]
  408e08:	b	408e38 <sqrt@plt+0x7058>
  408e0c:	mov	x19, x0
  408e10:	ldr	x0, [sp, #56]
  408e14:	add	x0, x0, #0x28
  408e18:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  408e1c:	b	408e24 <sqrt@plt+0x7044>
  408e20:	mov	x19, x0
  408e24:	ldr	x0, [sp, #56]
  408e28:	add	x0, x0, #0x10
  408e2c:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  408e30:	mov	x0, x19
  408e34:	bl	401d40 <_Unwind_Resume@plt>
  408e38:	nop
  408e3c:	ldr	x19, [sp, #16]
  408e40:	ldp	x29, x30, [sp], #64
  408e44:	ret
  408e48:	stp	x29, x30, [sp, #-32]!
  408e4c:	mov	x29, sp
  408e50:	str	x0, [sp, #24]
  408e54:	ldr	x0, [sp, #24]
  408e58:	ldr	x0, [x0, #64]
  408e5c:	bl	401a40 <free@plt>
  408e60:	ldr	x0, [sp, #24]
  408e64:	add	x0, x0, #0x28
  408e68:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  408e6c:	ldr	x0, [sp, #24]
  408e70:	add	x0, x0, #0x10
  408e74:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  408e78:	nop
  408e7c:	ldp	x29, x30, [sp], #32
  408e80:	ret
  408e84:	stp	x29, x30, [sp, #-32]!
  408e88:	mov	x29, sp
  408e8c:	str	x0, [sp, #24]
  408e90:	str	x1, [sp, #16]
  408e94:	ldr	x0, [sp, #24]
  408e98:	ldr	w0, [x0, #8]
  408e9c:	mov	w1, w0
  408ea0:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  408ea4:	add	x0, x0, #0x430
  408ea8:	sxtw	x1, w1
  408eac:	ldr	x0, [x0, x1, lsl #3]
  408eb0:	ldr	x1, [sp, #16]
  408eb4:	bl	401970 <fputs@plt>
  408eb8:	ldr	x1, [sp, #16]
  408ebc:	mov	w0, #0x20                  	// #32
  408ec0:	bl	4019e0 <putc@plt>
  408ec4:	ldr	x0, [sp, #24]
  408ec8:	add	x0, x0, #0x10
  408ecc:	ldr	x1, [sp, #16]
  408ed0:	bl	40c50c <sqrt@plt+0xa72c>
  408ed4:	ldr	x0, [sp, #24]
  408ed8:	ldr	w0, [x0, #8]
  408edc:	cmp	w0, #0x2
  408ee0:	b.ne	408f1c <sqrt@plt+0x713c>  // b.any
  408ee4:	ldr	x1, [sp, #16]
  408ee8:	mov	w0, #0x20                  	// #32
  408eec:	bl	4019e0 <putc@plt>
  408ef0:	ldr	x0, [sp, #24]
  408ef4:	add	x0, x0, #0x28
  408ef8:	ldr	x1, [sp, #16]
  408efc:	bl	40c50c <sqrt@plt+0xa72c>
  408f00:	ldr	x0, [sp, #24]
  408f04:	ldr	w0, [x0, #56]
  408f08:	mov	w2, w0
  408f0c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  408f10:	add	x1, x0, #0x2e8
  408f14:	ldr	x0, [sp, #16]
  408f18:	bl	4019c0 <fprintf@plt>
  408f1c:	nop
  408f20:	ldp	x29, x30, [sp], #32
  408f24:	ret
  408f28:	stp	x29, x30, [sp, #-96]!
  408f2c:	mov	x29, sp
  408f30:	str	x19, [sp, #16]
  408f34:	str	x0, [sp, #40]
  408f38:	ldr	x0, [sp, #40]
  408f3c:	str	wzr, [x0]
  408f40:	ldr	x0, [sp, #40]
  408f44:	str	wzr, [x0, #4]
  408f48:	ldr	x0, [sp, #40]
  408f4c:	str	xzr, [x0, #16]
  408f50:	ldr	x0, [sp, #40]
  408f54:	bl	40c3a8 <sqrt@plt+0xa5c8>
  408f58:	add	x2, sp, #0x50
  408f5c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  408f60:	add	x1, x0, #0x2f0
  408f64:	mov	x0, x2
  408f68:	bl	41d148 <_ZdlPvm@@Base+0x1238>
  408f6c:	add	x0, sp, #0x4c
  408f70:	mov	x1, x0
  408f74:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408f78:	add	x0, x0, #0x310
  408f7c:	bl	408bac <sqrt@plt+0x6dcc>
  408f80:	cmp	w0, #0x0
  408f84:	cset	w0, eq  // eq = none
  408f88:	and	w0, w0, #0xff
  408f8c:	cmp	w0, #0x0
  408f90:	b.eq	408f98 <sqrt@plt+0x71b8>  // b.none
  408f94:	str	wzr, [sp, #76]
  408f98:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408f9c:	add	x0, x0, #0x308
  408fa0:	ldr	x1, [x0]
  408fa4:	add	x0, sp, #0x38
  408fa8:	bl	41d148 <_ZdlPvm@@Base+0x1238>
  408fac:	ldr	w2, [sp, #76]
  408fb0:	add	x1, sp, #0x38
  408fb4:	add	x0, sp, #0x50
  408fb8:	mov	w4, w2
  408fbc:	mov	x3, x1
  408fc0:	mov	x2, x0
  408fc4:	mov	w1, #0x2                   	// #2
  408fc8:	ldr	x0, [sp, #40]
  408fcc:	bl	4090b0 <sqrt@plt+0x72d0>
  408fd0:	mov	x1, x0
  408fd4:	ldr	x0, [sp, #40]
  408fd8:	str	x1, [x0, #8]
  408fdc:	ldr	x0, [sp, #40]
  408fe0:	ldr	x0, [x0, #8]
  408fe4:	ldr	w1, [x0, #32]
  408fe8:	ldr	x0, [sp, #40]
  408fec:	ldr	x0, [x0, #8]
  408ff0:	orr	w1, w1, #0x2
  408ff4:	str	w1, [x0, #32]
  408ff8:	add	x0, sp, #0x38
  408ffc:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  409000:	add	x0, sp, #0x50
  409004:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  409008:	b	409030 <sqrt@plt+0x7250>
  40900c:	mov	x19, x0
  409010:	add	x0, sp, #0x38
  409014:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  409018:	b	409020 <sqrt@plt+0x7240>
  40901c:	mov	x19, x0
  409020:	add	x0, sp, #0x50
  409024:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  409028:	mov	x0, x19
  40902c:	bl	401d40 <_Unwind_Resume@plt>
  409030:	ldr	x19, [sp, #16]
  409034:	ldp	x29, x30, [sp], #96
  409038:	ret
  40903c:	stp	x29, x30, [sp, #-64]!
  409040:	mov	x29, sp
  409044:	str	x19, [sp, #16]
  409048:	str	x0, [sp, #40]
  40904c:	ldr	x0, [sp, #40]
  409050:	ldr	x0, [x0, #16]
  409054:	cmp	x0, #0x0
  409058:	b.eq	4090a0 <sqrt@plt+0x72c0>  // b.none
  40905c:	ldr	x0, [sp, #40]
  409060:	ldr	x0, [x0, #16]
  409064:	str	x0, [sp, #56]
  409068:	ldr	x0, [sp, #40]
  40906c:	ldr	x0, [x0, #16]
  409070:	ldr	x1, [x0]
  409074:	ldr	x0, [sp, #40]
  409078:	str	x1, [x0, #16]
  40907c:	ldr	x19, [sp, #56]
  409080:	cmp	x19, #0x0
  409084:	b.eq	40904c <sqrt@plt+0x726c>  // b.none
  409088:	mov	x0, x19
  40908c:	bl	408e48 <sqrt@plt+0x7068>
  409090:	mov	x1, #0x50                  	// #80
  409094:	mov	x0, x19
  409098:	bl	41bf10 <_ZdlPvm@@Base>
  40909c:	b	40904c <sqrt@plt+0x726c>
  4090a0:	nop
  4090a4:	ldr	x19, [sp, #16]
  4090a8:	ldp	x29, x30, [sp], #64
  4090ac:	ret
  4090b0:	stp	x29, x30, [sp, #-80]!
  4090b4:	mov	x29, sp
  4090b8:	stp	x19, x20, [sp, #16]
  4090bc:	str	x0, [sp, #56]
  4090c0:	str	w1, [sp, #52]
  4090c4:	str	x2, [sp, #40]
  4090c8:	str	x3, [sp, #32]
  4090cc:	str	w4, [sp, #48]
  4090d0:	ldr	x0, [sp, #56]
  4090d4:	ldr	x0, [x0, #16]
  4090d8:	str	x0, [sp, #72]
  4090dc:	ldr	x0, [sp, #72]
  4090e0:	cmp	x0, #0x0
  4090e4:	b.eq	40916c <sqrt@plt+0x738c>  // b.none
  4090e8:	ldr	x0, [sp, #72]
  4090ec:	ldr	w0, [x0, #8]
  4090f0:	ldr	w1, [sp, #52]
  4090f4:	cmp	w1, w0
  4090f8:	b.ne	409148 <sqrt@plt+0x7368>  // b.any
  4090fc:	ldr	x0, [sp, #72]
  409100:	add	x0, x0, #0x10
  409104:	ldr	x1, [sp, #40]
  409108:	bl	40ca8c <sqrt@plt+0xacac>
  40910c:	cmp	w0, #0x0
  409110:	b.eq	409148 <sqrt@plt+0x7368>  // b.none
  409114:	ldr	x0, [sp, #72]
  409118:	add	x0, x0, #0x28
  40911c:	ldr	x1, [sp, #32]
  409120:	bl	40ca8c <sqrt@plt+0xacac>
  409124:	cmp	w0, #0x0
  409128:	b.eq	409148 <sqrt@plt+0x7368>  // b.none
  40912c:	ldr	x0, [sp, #72]
  409130:	ldr	w0, [x0, #56]
  409134:	ldr	w1, [sp, #48]
  409138:	cmp	w1, w0
  40913c:	b.ne	409148 <sqrt@plt+0x7368>  // b.any
  409140:	mov	w0, #0x1                   	// #1
  409144:	b	40914c <sqrt@plt+0x736c>
  409148:	mov	w0, #0x0                   	// #0
  40914c:	cmp	w0, #0x0
  409150:	b.eq	40915c <sqrt@plt+0x737c>  // b.none
  409154:	ldr	x0, [sp, #72]
  409158:	b	4091d0 <sqrt@plt+0x73f0>
  40915c:	ldr	x0, [sp, #72]
  409160:	ldr	x0, [x0]
  409164:	str	x0, [sp, #72]
  409168:	b	4090dc <sqrt@plt+0x72fc>
  40916c:	mov	x0, #0x50                  	// #80
  409170:	bl	41be54 <_Znwm@@Base>
  409174:	mov	x19, x0
  409178:	ldr	w4, [sp, #48]
  40917c:	ldr	x3, [sp, #32]
  409180:	ldr	x2, [sp, #40]
  409184:	ldr	w1, [sp, #52]
  409188:	mov	x0, x19
  40918c:	bl	408d04 <sqrt@plt+0x6f24>
  409190:	str	x19, [sp, #72]
  409194:	ldr	x0, [sp, #56]
  409198:	ldr	x1, [x0, #16]
  40919c:	ldr	x0, [sp, #72]
  4091a0:	str	x1, [x0]
  4091a4:	ldr	x0, [sp, #56]
  4091a8:	ldr	x1, [sp, #72]
  4091ac:	str	x1, [x0, #16]
  4091b0:	ldr	x0, [sp, #72]
  4091b4:	b	4091d0 <sqrt@plt+0x73f0>
  4091b8:	mov	x20, x0
  4091bc:	mov	x1, #0x50                  	// #80
  4091c0:	mov	x0, x19
  4091c4:	bl	41bf10 <_ZdlPvm@@Base>
  4091c8:	mov	x0, x20
  4091cc:	bl	401d40 <_Unwind_Resume@plt>
  4091d0:	ldp	x19, x20, [sp, #16]
  4091d4:	ldp	x29, x30, [sp], #80
  4091d8:	ret
  4091dc:	stp	x29, x30, [sp, #-80]!
  4091e0:	mov	x29, sp
  4091e4:	stp	x19, x20, [sp, #16]
  4091e8:	str	x0, [sp, #40]
  4091ec:	str	x1, [sp, #32]
  4091f0:	ldr	x0, [sp, #40]
  4091f4:	ldr	x0, [x0, #16]
  4091f8:	str	x0, [sp, #72]
  4091fc:	ldr	x0, [sp, #72]
  409200:	cmp	x0, #0x0
  409204:	b.eq	4092a0 <sqrt@plt+0x74c0>  // b.none
  409208:	ldr	x0, [sp, #72]
  40920c:	ldr	w0, [x0, #8]
  409210:	cmp	w0, #0x0
  409214:	b.ne	40927c <sqrt@plt+0x749c>  // b.any
  409218:	ldr	x0, [sp, #32]
  40921c:	bl	4019b0 <strlen@plt>
  409220:	mov	x19, x0
  409224:	ldr	x0, [sp, #72]
  409228:	add	x0, x0, #0x10
  40922c:	bl	40ca74 <sqrt@plt+0xac94>
  409230:	sxtw	x0, w0
  409234:	cmp	x19, x0
  409238:	b.ne	40927c <sqrt@plt+0x749c>  // b.any
  40923c:	ldr	x0, [sp, #72]
  409240:	add	x0, x0, #0x10
  409244:	bl	408acc <sqrt@plt+0x6cec>
  409248:	mov	x19, x0
  40924c:	ldr	x0, [sp, #72]
  409250:	add	x0, x0, #0x10
  409254:	bl	40ca74 <sqrt@plt+0xac94>
  409258:	sxtw	x0, w0
  40925c:	mov	x2, x0
  409260:	mov	x1, x19
  409264:	ldr	x0, [sp, #32]
  409268:	bl	401a20 <memcmp@plt>
  40926c:	cmp	w0, #0x0
  409270:	b.ne	40927c <sqrt@plt+0x749c>  // b.any
  409274:	mov	w0, #0x1                   	// #1
  409278:	b	409280 <sqrt@plt+0x74a0>
  40927c:	mov	w0, #0x0                   	// #0
  409280:	cmp	w0, #0x0
  409284:	b.eq	409290 <sqrt@plt+0x74b0>  // b.none
  409288:	ldr	x19, [sp, #72]
  40928c:	b	409304 <sqrt@plt+0x7524>
  409290:	ldr	x0, [sp, #72]
  409294:	ldr	x0, [x0]
  409298:	str	x0, [sp, #72]
  40929c:	b	4091fc <sqrt@plt+0x741c>
  4092a0:	add	x0, sp, #0x38
  4092a4:	ldr	x1, [sp, #32]
  4092a8:	bl	41d148 <_ZdlPvm@@Base+0x1238>
  4092ac:	mov	x0, #0x50                  	// #80
  4092b0:	bl	41be54 <_Znwm@@Base>
  4092b4:	mov	x19, x0
  4092b8:	add	x1, sp, #0x38
  4092bc:	mov	w4, #0x0                   	// #0
  4092c0:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  4092c4:	add	x3, x0, #0x4b0
  4092c8:	mov	x2, x1
  4092cc:	mov	w1, #0x0                   	// #0
  4092d0:	mov	x0, x19
  4092d4:	bl	408d04 <sqrt@plt+0x6f24>
  4092d8:	str	x19, [sp, #72]
  4092dc:	ldr	x0, [sp, #40]
  4092e0:	ldr	x1, [x0, #16]
  4092e4:	ldr	x0, [sp, #72]
  4092e8:	str	x1, [x0]
  4092ec:	ldr	x0, [sp, #40]
  4092f0:	ldr	x1, [sp, #72]
  4092f4:	str	x1, [x0, #16]
  4092f8:	ldr	x19, [sp, #72]
  4092fc:	add	x0, sp, #0x38
  409300:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  409304:	mov	x0, x19
  409308:	b	409338 <sqrt@plt+0x7558>
  40930c:	mov	x20, x0
  409310:	mov	x1, #0x50                  	// #80
  409314:	mov	x0, x19
  409318:	bl	41bf10 <_ZdlPvm@@Base>
  40931c:	mov	x19, x20
  409320:	b	409328 <sqrt@plt+0x7548>
  409324:	mov	x19, x0
  409328:	add	x0, sp, #0x38
  40932c:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  409330:	mov	x0, x19
  409334:	bl	401d40 <_Unwind_Resume@plt>
  409338:	ldp	x19, x20, [sp, #16]
  40933c:	ldp	x29, x30, [sp], #80
  409340:	ret
  409344:	stp	x29, x30, [sp, #-32]!
  409348:	mov	x29, sp
  40934c:	str	x0, [sp, #24]
  409350:	str	x1, [sp, #16]
  409354:	ldr	x1, [sp, #16]
  409358:	ldr	x0, [sp, #24]
  40935c:	bl	4091dc <sqrt@plt+0x73fc>
  409360:	ldr	w1, [x0, #32]
  409364:	orr	w1, w1, #0x4
  409368:	str	w1, [x0, #32]
  40936c:	nop
  409370:	ldp	x29, x30, [sp], #32
  409374:	ret
  409378:	stp	x29, x30, [sp, #-80]!
  40937c:	mov	x29, sp
  409380:	str	x0, [sp, #24]
  409384:	str	x1, [sp, #16]
  409388:	str	wzr, [sp, #76]
  40938c:	ldr	x0, [sp, #24]
  409390:	ldr	x0, [x0, #16]
  409394:	str	x0, [sp, #64]
  409398:	ldr	x0, [sp, #64]
  40939c:	cmp	x0, #0x0
  4093a0:	b.eq	4093d8 <sqrt@plt+0x75f8>  // b.none
  4093a4:	ldr	x0, [sp, #64]
  4093a8:	ldr	w0, [x0, #72]
  4093ac:	ldr	w1, [sp, #76]
  4093b0:	cmp	w1, w0
  4093b4:	b.gt	4093c8 <sqrt@plt+0x75e8>
  4093b8:	ldr	x0, [sp, #64]
  4093bc:	ldr	w0, [x0, #72]
  4093c0:	add	w0, w0, #0x1
  4093c4:	str	w0, [sp, #76]
  4093c8:	ldr	x0, [sp, #64]
  4093cc:	ldr	x0, [x0]
  4093d0:	str	x0, [sp, #64]
  4093d4:	b	409398 <sqrt@plt+0x75b8>
  4093d8:	ldr	w0, [sp, #76]
  4093dc:	cmp	w0, #0x0
  4093e0:	b.le	4096ac <sqrt@plt+0x78cc>
  4093e4:	ldr	w0, [sp, #76]
  4093e8:	add	w0, w0, #0x1
  4093ec:	sxtw	x0, w0
  4093f0:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  4093f4:	cmp	x0, x1
  4093f8:	b.hi	409424 <sqrt@plt+0x7644>  // b.pmore
  4093fc:	lsl	x0, x0, #3
  409400:	bl	401960 <_Znam@plt>
  409404:	str	x0, [sp, #48]
  409408:	ldr	w0, [sp, #76]
  40940c:	add	w0, w0, #0x1
  409410:	sxtw	x0, w0
  409414:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  409418:	cmp	x0, x1
  40941c:	b.hi	40943c <sqrt@plt+0x765c>  // b.pmore
  409420:	b	409428 <sqrt@plt+0x7648>
  409424:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  409428:	lsl	x0, x0, #3
  40942c:	bl	401960 <_Znam@plt>
  409430:	str	x0, [sp, #40]
  409434:	str	wzr, [sp, #60]
  409438:	b	409440 <sqrt@plt+0x7660>
  40943c:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  409440:	ldr	w1, [sp, #76]
  409444:	ldr	w0, [sp, #60]
  409448:	cmp	w1, w0
  40944c:	b.lt	409498 <sqrt@plt+0x76b8>  // b.tstop
  409450:	ldrsw	x0, [sp, #60]
  409454:	lsl	x0, x0, #3
  409458:	ldr	x1, [sp, #48]
  40945c:	add	x0, x1, x0
  409460:	str	xzr, [x0]
  409464:	ldrsw	x0, [sp, #60]
  409468:	lsl	x1, x0, #3
  40946c:	ldrsw	x0, [sp, #60]
  409470:	lsl	x0, x0, #3
  409474:	ldr	x2, [sp, #40]
  409478:	add	x0, x2, x0
  40947c:	ldr	x2, [sp, #48]
  409480:	add	x1, x2, x1
  409484:	str	x1, [x0]
  409488:	ldr	w0, [sp, #60]
  40948c:	add	w0, w0, #0x1
  409490:	str	w0, [sp, #60]
  409494:	b	409440 <sqrt@plt+0x7660>
  409498:	ldr	x0, [sp, #24]
  40949c:	ldr	x0, [x0, #16]
  4094a0:	str	x0, [sp, #64]
  4094a4:	ldr	x0, [sp, #64]
  4094a8:	cmp	x0, #0x0
  4094ac:	b.eq	409528 <sqrt@plt+0x7748>  // b.none
  4094b0:	ldr	x0, [sp, #64]
  4094b4:	ldr	w0, [x0, #72]
  4094b8:	mov	w1, #0xffffffff            	// #-1
  4094bc:	cmp	w0, #0x0
  4094c0:	csel	w0, w0, w1, ge  // ge = tcont
  4094c4:	add	w0, w0, #0x1
  4094c8:	str	w0, [sp, #60]
  4094cc:	ldrsw	x0, [sp, #60]
  4094d0:	lsl	x0, x0, #3
  4094d4:	ldr	x1, [sp, #40]
  4094d8:	add	x0, x1, x0
  4094dc:	ldr	x0, [x0]
  4094e0:	ldr	x1, [sp, #64]
  4094e4:	str	x1, [x0]
  4094e8:	ldrsw	x0, [sp, #60]
  4094ec:	lsl	x0, x0, #3
  4094f0:	ldr	x1, [sp, #40]
  4094f4:	add	x0, x1, x0
  4094f8:	ldr	x0, [x0]
  4094fc:	ldr	x2, [x0]
  409500:	ldrsw	x0, [sp, #60]
  409504:	lsl	x0, x0, #3
  409508:	ldr	x1, [sp, #40]
  40950c:	add	x0, x1, x0
  409510:	mov	x1, x2
  409514:	str	x1, [x0]
  409518:	ldr	x0, [sp, #64]
  40951c:	ldr	x0, [x0]
  409520:	str	x0, [sp, #64]
  409524:	b	4094a4 <sqrt@plt+0x76c4>
  409528:	ldr	x0, [sp, #24]
  40952c:	str	xzr, [x0, #16]
  409530:	str	wzr, [sp, #60]
  409534:	ldr	w1, [sp, #76]
  409538:	ldr	w0, [sp, #60]
  40953c:	cmp	w1, w0
  409540:	b.lt	4095ac <sqrt@plt+0x77cc>  // b.tstop
  409544:	ldrsw	x0, [sp, #60]
  409548:	lsl	x0, x0, #3
  40954c:	ldr	x1, [sp, #48]
  409550:	add	x0, x1, x0
  409554:	ldr	x0, [x0]
  409558:	cmp	x0, #0x0
  40955c:	b.eq	40959c <sqrt@plt+0x77bc>  // b.none
  409560:	ldrsw	x0, [sp, #60]
  409564:	lsl	x0, x0, #3
  409568:	ldr	x1, [sp, #40]
  40956c:	add	x0, x1, x0
  409570:	ldr	x0, [x0]
  409574:	ldr	x1, [sp, #24]
  409578:	ldr	x1, [x1, #16]
  40957c:	str	x1, [x0]
  409580:	ldrsw	x0, [sp, #60]
  409584:	lsl	x0, x0, #3
  409588:	ldr	x1, [sp, #48]
  40958c:	add	x0, x1, x0
  409590:	ldr	x1, [x0]
  409594:	ldr	x0, [sp, #24]
  409598:	str	x1, [x0, #16]
  40959c:	ldr	w0, [sp, #60]
  4095a0:	add	w0, w0, #0x1
  4095a4:	str	w0, [sp, #60]
  4095a8:	b	409534 <sqrt@plt+0x7754>
  4095ac:	ldr	x0, [sp, #48]
  4095b0:	cmp	x0, #0x0
  4095b4:	b.eq	4095c0 <sqrt@plt+0x77e0>  // b.none
  4095b8:	ldr	x0, [sp, #48]
  4095bc:	bl	401c20 <_ZdaPv@plt>
  4095c0:	ldr	x0, [sp, #40]
  4095c4:	cmp	x0, #0x0
  4095c8:	b.eq	4095d4 <sqrt@plt+0x77f4>  // b.none
  4095cc:	ldr	x0, [sp, #40]
  4095d0:	bl	401c20 <_ZdaPv@plt>
  4095d4:	ldr	x0, [sp, #24]
  4095d8:	ldr	x0, [x0, #16]
  4095dc:	str	x0, [sp, #64]
  4095e0:	ldr	x0, [sp, #64]
  4095e4:	cmp	x0, #0x0
  4095e8:	b.eq	409644 <sqrt@plt+0x7864>  // b.none
  4095ec:	ldr	x0, [sp, #64]
  4095f0:	ldr	x0, [x0]
  4095f4:	cmp	x0, #0x0
  4095f8:	b.eq	409634 <sqrt@plt+0x7854>  // b.none
  4095fc:	ldr	x0, [sp, #64]
  409600:	ldr	w1, [x0, #72]
  409604:	ldr	x0, [sp, #64]
  409608:	ldr	x0, [x0]
  40960c:	ldr	w0, [x0, #72]
  409610:	cmp	w1, w0
  409614:	cset	w0, ge  // ge = tcont
  409618:	and	w0, w0, #0xff
  40961c:	mov	w3, w0
  409620:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  409624:	add	x2, x0, #0x2f8
  409628:	mov	w1, #0x10b                 	// #267
  40962c:	mov	w0, w3
  409630:	bl	408a68 <sqrt@plt+0x6c88>
  409634:	ldr	x0, [sp, #64]
  409638:	ldr	x0, [x0]
  40963c:	str	x0, [sp, #64]
  409640:	b	4095e0 <sqrt@plt+0x7800>
  409644:	ldr	x0, [sp, #24]
  409648:	ldr	x0, [x0, #16]
  40964c:	str	x0, [sp, #64]
  409650:	ldr	x0, [sp, #64]
  409654:	cmp	x0, #0x0
  409658:	b.eq	4096ac <sqrt@plt+0x78cc>  // b.none
  40965c:	ldr	x0, [sp, #64]
  409660:	ldr	w0, [x0, #8]
  409664:	cmp	w0, #0x0
  409668:	b.ne	40969c <sqrt@plt+0x78bc>  // b.any
  40966c:	ldr	x0, [sp, #64]
  409670:	ldr	w0, [x0, #72]
  409674:	cmp	w0, #0x0
  409678:	b.lt	40969c <sqrt@plt+0x78bc>  // b.tstop
  40967c:	ldr	x0, [sp, #16]
  409680:	bl	408b70 <sqrt@plt+0x6d90>
  409684:	mov	w4, #0x0                   	// #0
  409688:	mov	x3, x0
  40968c:	mov	w2, #0xffffffff            	// #-1
  409690:	ldr	x1, [sp, #64]
  409694:	ldr	x0, [sp, #24]
  409698:	bl	409ad0 <sqrt@plt+0x7cf0>
  40969c:	ldr	x0, [sp, #64]
  4096a0:	ldr	x0, [x0]
  4096a4:	str	x0, [sp, #64]
  4096a8:	b	409650 <sqrt@plt+0x7870>
  4096ac:	nop
  4096b0:	ldp	x29, x30, [sp], #80
  4096b4:	ret
  4096b8:	stp	x29, x30, [sp, #-64]!
  4096bc:	mov	x29, sp
  4096c0:	str	x0, [sp, #40]
  4096c4:	str	w1, [sp, #36]
  4096c8:	str	x2, [sp, #24]
  4096cc:	str	wzr, [sp, #60]
  4096d0:	ldr	x0, [sp, #40]
  4096d4:	ldr	x0, [x0, #16]
  4096d8:	str	x0, [sp, #48]
  4096dc:	ldr	x0, [sp, #48]
  4096e0:	cmp	x0, #0x0
  4096e4:	b.eq	409780 <sqrt@plt+0x79a0>  // b.none
  4096e8:	ldr	x0, [sp, #48]
  4096ec:	ldr	w1, [x0, #32]
  4096f0:	ldr	w0, [sp, #36]
  4096f4:	and	w0, w1, w0
  4096f8:	cmp	w0, #0x0
  4096fc:	b.eq	409770 <sqrt@plt+0x7990>  // b.none
  409700:	ldr	w0, [sp, #60]
  409704:	cmp	w0, #0x0
  409708:	b.eq	409728 <sqrt@plt+0x7948>  // b.none
  40970c:	ldr	x3, [sp, #24]
  409710:	mov	x2, #0x4                   	// #4
  409714:	mov	x1, #0x1                   	// #1
  409718:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40971c:	add	x0, x0, #0x318
  409720:	bl	401d30 <fwrite@plt>
  409724:	b	409758 <sqrt@plt+0x7978>
  409728:	ldr	w0, [sp, #36]
  40972c:	cmp	w0, #0x1
  409730:	b.ne	409740 <sqrt@plt+0x7960>  // b.any
  409734:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  409738:	add	x0, x0, #0x320
  40973c:	b	409748 <sqrt@plt+0x7968>
  409740:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  409744:	add	x0, x0, #0x340
  409748:	ldr	x1, [sp, #24]
  40974c:	bl	401970 <fputs@plt>
  409750:	mov	w0, #0x1                   	// #1
  409754:	str	w0, [sp, #60]
  409758:	ldr	x1, [sp, #24]
  40975c:	ldr	x0, [sp, #48]
  409760:	bl	408e84 <sqrt@plt+0x70a4>
  409764:	ldr	x1, [sp, #24]
  409768:	mov	w0, #0xa                   	// #10
  40976c:	bl	4019e0 <putc@plt>
  409770:	ldr	x0, [sp, #48]
  409774:	ldr	x0, [x0]
  409778:	str	x0, [sp, #48]
  40977c:	b	4096dc <sqrt@plt+0x78fc>
  409780:	nop
  409784:	ldp	x29, x30, [sp], #64
  409788:	ret
  40978c:	stp	x29, x30, [sp, #-48]!
  409790:	mov	x29, sp
  409794:	str	x0, [sp, #24]
  409798:	str	x1, [sp, #16]
  40979c:	ldr	x0, [sp, #24]
  4097a0:	ldr	x0, [x0, #16]
  4097a4:	str	x0, [sp, #40]
  4097a8:	ldr	x0, [sp, #40]
  4097ac:	cmp	x0, #0x0
  4097b0:	b.eq	409800 <sqrt@plt+0x7a20>  // b.none
  4097b4:	ldr	x0, [sp, #40]
  4097b8:	ldr	w0, [x0, #8]
  4097bc:	cmp	w0, #0x0
  4097c0:	b.ne	4097f0 <sqrt@plt+0x7a10>  // b.any
  4097c4:	ldr	x0, [sp, #40]
  4097c8:	ldr	w0, [x0, #32]
  4097cc:	and	w0, w0, #0x4
  4097d0:	cmp	w0, #0x0
  4097d4:	b.eq	4097f0 <sqrt@plt+0x7a10>  // b.none
  4097d8:	mov	w4, #0x0                   	// #0
  4097dc:	mov	x3, #0x0                   	// #0
  4097e0:	mov	w2, #0x0                   	// #0
  4097e4:	ldr	x1, [sp, #40]
  4097e8:	ldr	x0, [sp, #24]
  4097ec:	bl	409ad0 <sqrt@plt+0x7cf0>
  4097f0:	ldr	x0, [sp, #40]
  4097f4:	ldr	x0, [x0]
  4097f8:	str	x0, [sp, #40]
  4097fc:	b	4097a8 <sqrt@plt+0x79c8>
  409800:	ldr	x0, [sp, #16]
  409804:	bl	408b70 <sqrt@plt+0x6d90>
  409808:	mov	x2, x0
  40980c:	mov	w1, #0x1                   	// #1
  409810:	ldr	x0, [sp, #24]
  409814:	bl	4096b8 <sqrt@plt+0x78d8>
  409818:	ldr	x0, [sp, #16]
  40981c:	bl	408b70 <sqrt@plt+0x6d90>
  409820:	mov	x2, x0
  409824:	mov	w1, #0x2                   	// #2
  409828:	ldr	x0, [sp, #24]
  40982c:	bl	4096b8 <sqrt@plt+0x78d8>
  409830:	ldr	x0, [sp, #16]
  409834:	bl	408b70 <sqrt@plt+0x6d90>
  409838:	mov	x1, x0
  40983c:	ldr	x0, [sp, #24]
  409840:	bl	40c924 <sqrt@plt+0xab44>
  409844:	ldr	x0, [sp, #16]
  409848:	bl	408b70 <sqrt@plt+0x6d90>
  40984c:	mov	x1, x0
  409850:	ldr	x0, [sp, #24]
  409854:	bl	40c870 <sqrt@plt+0xaa90>
  409858:	nop
  40985c:	ldp	x29, x30, [sp], #48
  409860:	ret
  409864:	stp	x29, x30, [sp, #-112]!
  409868:	mov	x29, sp
  40986c:	str	x19, [sp, #16]
  409870:	str	x0, [sp, #40]
  409874:	str	x1, [sp, #32]
  409878:	ldr	x0, [sp, #32]
  40987c:	bl	408b70 <sqrt@plt+0x6d90>
  409880:	str	x0, [sp, #104]
  409884:	ldr	x0, [sp, #32]
  409888:	bl	4020e8 <sqrt@plt+0x308>
  40988c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  409890:	add	x0, x0, #0x360
  409894:	bl	401ce0 <getenv@plt>
  409898:	cmp	x0, #0x0
  40989c:	cset	w0, eq  // eq = none
  4098a0:	and	w0, w0, #0xff
  4098a4:	cmp	w0, #0x0
  4098a8:	b.eq	40993c <sqrt@plt+0x7b5c>  // b.none
  4098ac:	add	x2, sp, #0x30
  4098b0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  4098b4:	add	x1, x0, #0x360
  4098b8:	mov	x0, x2
  4098bc:	bl	41d148 <_ZdlPvm@@Base+0x1238>
  4098c0:	add	x0, sp, #0x30
  4098c4:	mov	w1, #0x3d                  	// #61
  4098c8:	bl	408ae4 <sqrt@plt+0x6d04>
  4098cc:	add	x2, sp, #0x30
  4098d0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  4098d4:	add	x1, x0, #0x370
  4098d8:	mov	x0, x2
  4098dc:	bl	41d5d8 <_ZdlPvm@@Base+0x16c8>
  4098e0:	add	x0, sp, #0x30
  4098e4:	mov	w1, #0x0                   	// #0
  4098e8:	bl	408ae4 <sqrt@plt+0x6d04>
  4098ec:	add	x0, sp, #0x30
  4098f0:	bl	408acc <sqrt@plt+0x6cec>
  4098f4:	bl	41e110 <_ZdlPvm@@Base+0x2200>
  4098f8:	bl	401a60 <putenv@plt>
  4098fc:	cmp	w0, #0x0
  409900:	cset	w0, ne  // ne = any
  409904:	and	w0, w0, #0xff
  409908:	cmp	w0, #0x0
  40990c:	b.eq	409934 <sqrt@plt+0x7b54>  // b.none
  409910:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  409914:	add	x3, x0, #0x48
  409918:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40991c:	add	x2, x0, #0x48
  409920:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  409924:	add	x1, x0, #0x48
  409928:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40992c:	add	x0, x0, #0x380
  409930:	bl	413018 <sqrt@plt+0x11238>
  409934:	add	x0, sp, #0x30
  409938:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  40993c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  409940:	add	x0, x0, #0x360
  409944:	bl	401ce0 <getenv@plt>
  409948:	str	x0, [sp, #96]
  40994c:	add	x0, sp, #0x40
  409950:	mov	x1, x0
  409954:	ldr	x0, [sp, #96]
  409958:	bl	417b68 <sqrt@plt+0x15d88>
  40995c:	str	x0, [sp, #88]
  409960:	ldr	x0, [sp, #88]
  409964:	cmp	x0, #0x0
  409968:	b.ne	409998 <sqrt@plt+0x7bb8>  // b.any
  40996c:	add	x0, sp, #0x48
  409970:	ldr	x1, [sp, #96]
  409974:	bl	412810 <sqrt@plt+0x10a30>
  409978:	add	x1, sp, #0x48
  40997c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  409980:	add	x3, x0, #0x48
  409984:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  409988:	add	x2, x0, #0x48
  40998c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  409990:	add	x0, x0, #0x390
  409994:	bl	413018 <sqrt@plt+0x11238>
  409998:	ldr	x3, [sp, #104]
  40999c:	mov	x2, #0x11                  	// #17
  4099a0:	mov	x1, #0x1                   	// #1
  4099a4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  4099a8:	add	x0, x0, #0x3a0
  4099ac:	bl	401d30 <fwrite@plt>
  4099b0:	ldr	x0, [sp, #40]
  4099b4:	ldr	x0, [x0, #8]
  4099b8:	ldr	x1, [sp, #104]
  4099bc:	bl	408e84 <sqrt@plt+0x70a4>
  4099c0:	ldr	x1, [sp, #104]
  4099c4:	mov	w0, #0xa                   	// #10
  4099c8:	bl	4019e0 <putc@plt>
  4099cc:	ldr	x0, [sp, #64]
  4099d0:	ldr	x4, [sp, #104]
  4099d4:	mov	x3, x0
  4099d8:	ldr	x2, [sp, #88]
  4099dc:	mov	w1, #0xffffffff            	// #-1
  4099e0:	ldr	x0, [sp, #40]
  4099e4:	bl	40bc9c <sqrt@plt+0x9ebc>
  4099e8:	ldr	x0, [sp, #88]
  4099ec:	bl	401a00 <fclose@plt>
  4099f0:	ldr	x0, [sp, #64]
  4099f4:	bl	401a40 <free@plt>
  4099f8:	ldr	x3, [sp, #104]
  4099fc:	mov	x2, #0xe                   	// #14
  409a00:	mov	x1, #0x1                   	// #1
  409a04:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  409a08:	add	x0, x0, #0x3b8
  409a0c:	bl	401d30 <fwrite@plt>
  409a10:	b	409a28 <sqrt@plt+0x7c48>
  409a14:	mov	x19, x0
  409a18:	add	x0, sp, #0x30
  409a1c:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  409a20:	mov	x0, x19
  409a24:	bl	401d40 <_Unwind_Resume@plt>
  409a28:	ldr	x19, [sp, #16]
  409a2c:	ldp	x29, x30, [sp], #112
  409a30:	ret
  409a34:	stp	x29, x30, [sp, #-96]!
  409a38:	mov	x29, sp
  409a3c:	str	x19, [sp, #16]
  409a40:	str	x0, [sp, #56]
  409a44:	str	x1, [sp, #48]
  409a48:	str	x2, [sp, #40]
  409a4c:	ldr	x0, [sp, #40]
  409a50:	bl	4020e8 <sqrt@plt+0x308>
  409a54:	add	x0, sp, #0x48
  409a58:	ldr	x1, [sp, #48]
  409a5c:	bl	41d148 <_ZdlPvm@@Base+0x1238>
  409a60:	add	x1, sp, #0x48
  409a64:	mov	w4, #0x0                   	// #0
  409a68:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  409a6c:	add	x3, x0, #0x4b0
  409a70:	mov	x2, x1
  409a74:	mov	w1, #0x3                   	// #3
  409a78:	ldr	x0, [sp, #56]
  409a7c:	bl	4090b0 <sqrt@plt+0x72d0>
  409a80:	str	x0, [sp, #88]
  409a84:	ldr	x0, [sp, #40]
  409a88:	bl	408b70 <sqrt@plt+0x6d90>
  409a8c:	mov	w4, #0x1                   	// #1
  409a90:	mov	x3, x0
  409a94:	mov	w2, #0xffffffff            	// #-1
  409a98:	ldr	x1, [sp, #88]
  409a9c:	ldr	x0, [sp, #56]
  409aa0:	bl	409ad0 <sqrt@plt+0x7cf0>
  409aa4:	add	x0, sp, #0x48
  409aa8:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  409aac:	b	409ac4 <sqrt@plt+0x7ce4>
  409ab0:	mov	x19, x0
  409ab4:	add	x0, sp, #0x48
  409ab8:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  409abc:	mov	x0, x19
  409ac0:	bl	401d40 <_Unwind_Resume@plt>
  409ac4:	ldr	x19, [sp, #16]
  409ac8:	ldp	x29, x30, [sp], #96
  409acc:	ret
  409ad0:	stp	x29, x30, [sp, #-144]!
  409ad4:	mov	x29, sp
  409ad8:	str	x0, [sp, #40]
  409adc:	str	x1, [sp, #32]
  409ae0:	str	w2, [sp, #28]
  409ae4:	str	x3, [sp, #16]
  409ae8:	str	w4, [sp, #24]
  409aec:	ldr	x0, [sp, #32]
  409af0:	ldr	w0, [x0, #32]
  409af4:	and	w0, w0, #0x8
  409af8:	cmp	w0, #0x0
  409afc:	b.eq	409b68 <sqrt@plt+0x7d88>  // b.none
  409b00:	ldr	x0, [sp, #32]
  409b04:	add	x0, x0, #0x10
  409b08:	mov	w1, #0x0                   	// #0
  409b0c:	bl	408ae4 <sqrt@plt+0x6d04>
  409b10:	ldr	x0, [sp, #32]
  409b14:	ldr	w0, [x0, #8]
  409b18:	mov	w1, w0
  409b1c:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  409b20:	add	x0, x0, #0x430
  409b24:	sxtw	x1, w1
  409b28:	ldr	x1, [x0, x1, lsl #3]
  409b2c:	add	x0, sp, #0x38
  409b30:	bl	412810 <sqrt@plt+0x10a30>
  409b34:	ldr	x0, [sp, #32]
  409b38:	add	x0, x0, #0x10
  409b3c:	bl	408acc <sqrt@plt+0x6cec>
  409b40:	mov	x1, x0
  409b44:	add	x0, sp, #0x48
  409b48:	bl	412810 <sqrt@plt+0x10a30>
  409b4c:	add	x2, sp, #0x48
  409b50:	add	x1, sp, #0x38
  409b54:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  409b58:	add	x3, x0, #0x48
  409b5c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  409b60:	add	x0, x0, #0x3c8
  409b64:	bl	413018 <sqrt@plt+0x11238>
  409b68:	ldr	x0, [sp, #32]
  409b6c:	ldr	w0, [x0, #32]
  409b70:	orr	w1, w0, #0x8
  409b74:	ldr	x0, [sp, #32]
  409b78:	str	w1, [x0, #32]
  409b7c:	ldr	x0, [sp, #32]
  409b80:	ldr	w0, [x0, #72]
  409b84:	ldr	w1, [sp, #28]
  409b88:	cmp	w1, w0
  409b8c:	b.le	409b9c <sqrt@plt+0x7dbc>
  409b90:	ldr	x0, [sp, #32]
  409b94:	ldr	w1, [sp, #28]
  409b98:	str	w1, [x0, #72]
  409b9c:	str	xzr, [sp, #48]
  409ba0:	str	xzr, [sp, #136]
  409ba4:	ldr	x0, [sp, #32]
  409ba8:	ldr	x0, [x0, #64]
  409bac:	cmp	x0, #0x0
  409bb0:	b.eq	409cec <sqrt@plt+0x7f0c>  // b.none
  409bb4:	ldr	x0, [sp, #32]
  409bb8:	ldr	w0, [x0, #8]
  409bbc:	cmp	w0, #0x0
  409bc0:	b.ne	409c3c <sqrt@plt+0x7e5c>  // b.any
  409bc4:	ldr	x0, [sp, #32]
  409bc8:	ldr	x0, [x0, #64]
  409bcc:	add	x1, sp, #0x30
  409bd0:	bl	417b68 <sqrt@plt+0x15d88>
  409bd4:	str	x0, [sp, #136]
  409bd8:	ldr	x0, [sp, #136]
  409bdc:	cmp	x0, #0x0
  409be0:	b.ne	409cec <sqrt@plt+0x7f0c>  // b.any
  409be4:	ldr	x0, [sp, #32]
  409be8:	ldr	x1, [x0, #64]
  409bec:	add	x0, sp, #0x58
  409bf0:	bl	412810 <sqrt@plt+0x10a30>
  409bf4:	add	x1, sp, #0x58
  409bf8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  409bfc:	add	x3, x0, #0x48
  409c00:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  409c04:	add	x2, x0, #0x48
  409c08:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  409c0c:	add	x0, x0, #0x390
  409c10:	bl	412fa0 <sqrt@plt+0x111c0>
  409c14:	ldr	x0, [sp, #32]
  409c18:	ldr	x0, [x0, #64]
  409c1c:	cmp	x0, #0x0
  409c20:	b.eq	409c30 <sqrt@plt+0x7e50>  // b.none
  409c24:	ldr	x0, [sp, #32]
  409c28:	ldr	x0, [x0, #64]
  409c2c:	bl	401c20 <_ZdaPv@plt>
  409c30:	ldr	x0, [sp, #32]
  409c34:	str	xzr, [x0, #64]
  409c38:	b	409cec <sqrt@plt+0x7f0c>
  409c3c:	bl	401c30 <__errno_location@plt>
  409c40:	str	wzr, [x0]
  409c44:	ldr	x0, [sp, #32]
  409c48:	ldr	x0, [x0, #64]
  409c4c:	mov	x3, #0x0                   	// #0
  409c50:	mov	x2, #0x0                   	// #0
  409c54:	mov	x1, x0
  409c58:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409c5c:	add	x0, x0, #0x340
  409c60:	bl	41cb30 <_ZdlPvm@@Base+0xc20>
  409c64:	str	x0, [sp, #136]
  409c68:	ldr	x0, [sp, #136]
  409c6c:	cmp	x0, #0x0
  409c70:	b.ne	409ce0 <sqrt@plt+0x7f00>  // b.any
  409c74:	ldr	x0, [sp, #32]
  409c78:	ldr	x1, [x0, #64]
  409c7c:	add	x0, sp, #0x68
  409c80:	bl	412810 <sqrt@plt+0x10a30>
  409c84:	bl	401c30 <__errno_location@plt>
  409c88:	ldr	w0, [x0]
  409c8c:	bl	401a80 <strerror@plt>
  409c90:	mov	x1, x0
  409c94:	add	x0, sp, #0x78
  409c98:	bl	412810 <sqrt@plt+0x10a30>
  409c9c:	add	x2, sp, #0x78
  409ca0:	add	x1, sp, #0x68
  409ca4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  409ca8:	add	x3, x0, #0x48
  409cac:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  409cb0:	add	x0, x0, #0x3f8
  409cb4:	bl	412fa0 <sqrt@plt+0x111c0>
  409cb8:	ldr	x0, [sp, #32]
  409cbc:	ldr	x0, [x0, #64]
  409cc0:	cmp	x0, #0x0
  409cc4:	b.eq	409cd4 <sqrt@plt+0x7ef4>  // b.none
  409cc8:	ldr	x0, [sp, #32]
  409ccc:	ldr	x0, [x0, #64]
  409cd0:	bl	401c20 <_ZdaPv@plt>
  409cd4:	ldr	x0, [sp, #32]
  409cd8:	str	xzr, [x0, #64]
  409cdc:	b	409cec <sqrt@plt+0x7f0c>
  409ce0:	ldr	x0, [sp, #32]
  409ce4:	ldr	x0, [x0, #64]
  409ce8:	str	x0, [sp, #48]
  409cec:	ldr	x0, [sp, #136]
  409cf0:	cmp	x0, #0x0
  409cf4:	b.eq	409e38 <sqrt@plt+0x8058>  // b.none
  409cf8:	ldr	x0, [sp, #16]
  409cfc:	cmp	x0, #0x0
  409d00:	b.eq	409d88 <sqrt@plt+0x7fa8>  // b.none
  409d04:	ldr	x0, [sp, #32]
  409d08:	ldr	w0, [x0, #8]
  409d0c:	cmp	w0, #0x3
  409d10:	b.ne	409d58 <sqrt@plt+0x7f78>  // b.any
  409d14:	ldr	w0, [sp, #24]
  409d18:	cmp	w0, #0x0
  409d1c:	b.eq	409d58 <sqrt@plt+0x7f78>  // b.none
  409d20:	ldr	x3, [sp, #16]
  409d24:	mov	x2, #0x11                  	// #17
  409d28:	mov	x1, #0x1                   	// #1
  409d2c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  409d30:	add	x0, x0, #0x410
  409d34:	bl	401d30 <fwrite@plt>
  409d38:	ldr	x0, [sp, #32]
  409d3c:	add	x0, x0, #0x10
  409d40:	ldr	x1, [sp, #16]
  409d44:	bl	40c50c <sqrt@plt+0xa72c>
  409d48:	ldr	x1, [sp, #16]
  409d4c:	mov	w0, #0xa                   	// #10
  409d50:	bl	4019e0 <putc@plt>
  409d54:	b	409d88 <sqrt@plt+0x7fa8>
  409d58:	ldr	x3, [sp, #16]
  409d5c:	mov	x2, #0x11                  	// #17
  409d60:	mov	x1, #0x1                   	// #1
  409d64:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  409d68:	add	x0, x0, #0x3a0
  409d6c:	bl	401d30 <fwrite@plt>
  409d70:	ldr	x1, [sp, #16]
  409d74:	ldr	x0, [sp, #32]
  409d78:	bl	408e84 <sqrt@plt+0x70a4>
  409d7c:	ldr	x1, [sp, #16]
  409d80:	mov	w0, #0xa                   	// #10
  409d84:	bl	4019e0 <putc@plt>
  409d88:	ldr	x0, [sp, #48]
  409d8c:	ldr	x4, [sp, #16]
  409d90:	mov	x3, x0
  409d94:	ldr	x2, [sp, #136]
  409d98:	ldr	w1, [sp, #28]
  409d9c:	ldr	x0, [sp, #40]
  409da0:	bl	40bc9c <sqrt@plt+0x9ebc>
  409da4:	ldr	x0, [sp, #136]
  409da8:	bl	401a00 <fclose@plt>
  409dac:	ldr	x0, [sp, #32]
  409db0:	ldr	w0, [x0, #8]
  409db4:	cmp	w0, #0x0
  409db8:	b.ne	409dc4 <sqrt@plt+0x7fe4>  // b.any
  409dbc:	ldr	x0, [sp, #48]
  409dc0:	bl	401a40 <free@plt>
  409dc4:	ldr	x0, [sp, #16]
  409dc8:	cmp	x0, #0x0
  409dcc:	b.eq	409e20 <sqrt@plt+0x8040>  // b.none
  409dd0:	ldr	x0, [sp, #32]
  409dd4:	ldr	w0, [x0, #8]
  409dd8:	cmp	w0, #0x3
  409ddc:	b.ne	409e08 <sqrt@plt+0x8028>  // b.any
  409de0:	ldr	w0, [sp, #24]
  409de4:	cmp	w0, #0x0
  409de8:	b.eq	409e08 <sqrt@plt+0x8028>  // b.none
  409dec:	ldr	x3, [sp, #16]
  409df0:	mov	x2, #0xe                   	// #14
  409df4:	mov	x1, #0x1                   	// #1
  409df8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  409dfc:	add	x0, x0, #0x428
  409e00:	bl	401d30 <fwrite@plt>
  409e04:	b	409e20 <sqrt@plt+0x8040>
  409e08:	ldr	x3, [sp, #16]
  409e0c:	mov	x2, #0xe                   	// #14
  409e10:	mov	x1, #0x1                   	// #1
  409e14:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  409e18:	add	x0, x0, #0x3b8
  409e1c:	bl	401d30 <fwrite@plt>
  409e20:	ldr	x0, [sp, #32]
  409e24:	ldr	w0, [x0, #32]
  409e28:	orr	w1, w0, #0x2
  409e2c:	ldr	x0, [sp, #32]
  409e30:	str	w1, [x0, #32]
  409e34:	b	409edc <sqrt@plt+0x80fc>
  409e38:	ldr	x0, [sp, #16]
  409e3c:	cmp	x0, #0x0
  409e40:	b.eq	409ec8 <sqrt@plt+0x80e8>  // b.none
  409e44:	ldr	x0, [sp, #32]
  409e48:	ldr	w0, [x0, #8]
  409e4c:	cmp	w0, #0x3
  409e50:	b.ne	409e98 <sqrt@plt+0x80b8>  // b.any
  409e54:	ldr	w0, [sp, #24]
  409e58:	cmp	w0, #0x0
  409e5c:	b.eq	409e98 <sqrt@plt+0x80b8>  // b.none
  409e60:	ldr	x3, [sp, #16]
  409e64:	mov	x2, #0x13                  	// #19
  409e68:	mov	x1, #0x1                   	// #1
  409e6c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  409e70:	add	x0, x0, #0x438
  409e74:	bl	401d30 <fwrite@plt>
  409e78:	ldr	x0, [sp, #32]
  409e7c:	add	x0, x0, #0x10
  409e80:	ldr	x1, [sp, #16]
  409e84:	bl	40c50c <sqrt@plt+0xa72c>
  409e88:	ldr	x1, [sp, #16]
  409e8c:	mov	w0, #0xa                   	// #10
  409e90:	bl	4019e0 <putc@plt>
  409e94:	b	409ec8 <sqrt@plt+0x80e8>
  409e98:	ldr	x3, [sp, #16]
  409e9c:	mov	x2, #0x13                  	// #19
  409ea0:	mov	x1, #0x1                   	// #1
  409ea4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  409ea8:	add	x0, x0, #0x450
  409eac:	bl	401d30 <fwrite@plt>
  409eb0:	ldr	x1, [sp, #16]
  409eb4:	ldr	x0, [sp, #32]
  409eb8:	bl	408e84 <sqrt@plt+0x70a4>
  409ebc:	ldr	x1, [sp, #16]
  409ec0:	mov	w0, #0xa                   	// #10
  409ec4:	bl	4019e0 <putc@plt>
  409ec8:	ldr	x0, [sp, #32]
  409ecc:	ldr	w0, [x0, #32]
  409ed0:	orr	w1, w0, #0x1
  409ed4:	ldr	x0, [sp, #32]
  409ed8:	str	w1, [x0, #32]
  409edc:	ldr	x0, [sp, #32]
  409ee0:	ldr	w0, [x0, #32]
  409ee4:	and	w1, w0, #0xfffffff7
  409ee8:	ldr	x0, [sp, #32]
  409eec:	str	w1, [x0, #32]
  409ef0:	nop
  409ef4:	ldp	x29, x30, [sp], #144
  409ef8:	ret
  409efc:	stp	x29, x30, [sp, #-64]!
  409f00:	mov	x29, sp
  409f04:	str	x0, [sp, #24]
  409f08:	str	x1, [sp, #16]
  409f0c:	ldr	x0, [sp, #24]
  409f10:	bl	41dd40 <_ZdlPvm@@Base+0x1e30>
  409f14:	ldr	x0, [sp, #16]
  409f18:	bl	401b60 <getc@plt>
  409f1c:	str	w0, [sp, #60]
  409f20:	ldr	w0, [sp, #60]
  409f24:	cmn	w0, #0x1
  409f28:	b.ne	409f34 <sqrt@plt+0x8154>  // b.any
  409f2c:	mov	w0, #0x0                   	// #0
  409f30:	b	40a034 <sqrt@plt+0x8254>
  409f34:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  409f38:	add	x0, x0, #0x4d8
  409f3c:	ldr	w0, [x0]
  409f40:	add	w1, w0, #0x1
  409f44:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  409f48:	add	x0, x0, #0x4d8
  409f4c:	str	w1, [x0]
  409f50:	ldr	w0, [sp, #60]
  409f54:	cmp	w0, #0xd
  409f58:	b.eq	409fdc <sqrt@plt+0x81fc>  // b.none
  409f5c:	ldr	w0, [sp, #60]
  409f60:	cmp	w0, #0xa
  409f64:	b.eq	409fdc <sqrt@plt+0x81fc>  // b.none
  409f68:	ldr	w0, [sp, #60]
  409f6c:	cmn	w0, #0x1
  409f70:	b.eq	409fdc <sqrt@plt+0x81fc>  // b.none
  409f74:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  409f78:	add	x1, x0, #0x310
  409f7c:	ldrsw	x0, [sp, #60]
  409f80:	ldrb	w0, [x1, x0]
  409f84:	cmp	w0, #0x0
  409f88:	b.ne	409fb8 <sqrt@plt+0x81d8>  // b.any
  409f8c:	add	x0, sp, #0x28
  409f90:	ldr	w1, [sp, #60]
  409f94:	bl	412874 <sqrt@plt+0x10a94>
  409f98:	add	x1, sp, #0x28
  409f9c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  409fa0:	add	x3, x0, #0x48
  409fa4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  409fa8:	add	x2, x0, #0x48
  409fac:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  409fb0:	add	x0, x0, #0x468
  409fb4:	bl	412fa0 <sqrt@plt+0x111c0>
  409fb8:	ldr	w0, [sp, #60]
  409fbc:	and	w0, w0, #0xff
  409fc0:	mov	w1, w0
  409fc4:	ldr	x0, [sp, #24]
  409fc8:	bl	408ae4 <sqrt@plt+0x6d04>
  409fcc:	ldr	x0, [sp, #16]
  409fd0:	bl	401b60 <getc@plt>
  409fd4:	str	w0, [sp, #60]
  409fd8:	b	409f50 <sqrt@plt+0x8170>
  409fdc:	mov	w1, #0xa                   	// #10
  409fe0:	ldr	x0, [sp, #24]
  409fe4:	bl	408ae4 <sqrt@plt+0x6d04>
  409fe8:	mov	w1, #0x0                   	// #0
  409fec:	ldr	x0, [sp, #24]
  409ff0:	bl	408ae4 <sqrt@plt+0x6d04>
  409ff4:	ldr	w0, [sp, #60]
  409ff8:	cmp	w0, #0xd
  409ffc:	b.ne	40a030 <sqrt@plt+0x8250>  // b.any
  40a000:	ldr	x0, [sp, #16]
  40a004:	bl	401b60 <getc@plt>
  40a008:	str	w0, [sp, #60]
  40a00c:	ldr	w0, [sp, #60]
  40a010:	cmn	w0, #0x1
  40a014:	b.eq	40a030 <sqrt@plt+0x8250>  // b.none
  40a018:	ldr	w0, [sp, #60]
  40a01c:	cmp	w0, #0xa
  40a020:	b.eq	40a030 <sqrt@plt+0x8250>  // b.none
  40a024:	ldr	x1, [sp, #16]
  40a028:	ldr	w0, [sp, #60]
  40a02c:	bl	401990 <ungetc@plt>
  40a030:	mov	w0, #0x1                   	// #1
  40a034:	ldp	x29, x30, [sp], #64
  40a038:	ret
  40a03c:	stp	x29, x30, [sp, #-48]!
  40a040:	mov	x29, sp
  40a044:	str	x0, [sp, #24]
  40a048:	str	x1, [sp, #16]
  40a04c:	ldr	x0, [sp, #16]
  40a050:	bl	41dd40 <_ZdlPvm@@Base+0x1e30>
  40a054:	ldr	x0, [sp, #24]
  40a058:	ldr	x0, [x0]
  40a05c:	ldrb	w0, [x0]
  40a060:	mov	w1, w0
  40a064:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40a068:	add	x0, x0, #0x3b0
  40a06c:	bl	408b4c <sqrt@plt+0x6d6c>
  40a070:	cmp	w0, #0x0
  40a074:	cset	w0, ne  // ne = any
  40a078:	and	w0, w0, #0xff
  40a07c:	cmp	w0, #0x0
  40a080:	b.eq	40a09c <sqrt@plt+0x82bc>  // b.none
  40a084:	ldr	x0, [sp, #24]
  40a088:	ldr	x0, [x0]
  40a08c:	add	x1, x0, #0x1
  40a090:	ldr	x0, [sp, #24]
  40a094:	str	x1, [x0]
  40a098:	b	40a054 <sqrt@plt+0x8274>
  40a09c:	ldr	x0, [sp, #24]
  40a0a0:	ldr	x0, [x0]
  40a0a4:	ldrb	w0, [x0]
  40a0a8:	cmp	w0, #0x0
  40a0ac:	b.ne	40a0dc <sqrt@plt+0x82fc>  // b.any
  40a0b0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40a0b4:	add	x3, x0, #0x48
  40a0b8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40a0bc:	add	x2, x0, #0x48
  40a0c0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40a0c4:	add	x1, x0, #0x48
  40a0c8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40a0cc:	add	x0, x0, #0x270
  40a0d0:	bl	412fa0 <sqrt@plt+0x111c0>
  40a0d4:	mov	w0, #0x0                   	// #0
  40a0d8:	b	40a4b8 <sqrt@plt+0x86d8>
  40a0dc:	ldr	x0, [sp, #24]
  40a0e0:	ldr	x0, [x0]
  40a0e4:	ldrb	w0, [x0]
  40a0e8:	cmp	w0, #0x28
  40a0ec:	b.eq	40a174 <sqrt@plt+0x8394>  // b.none
  40a0f0:	ldr	x0, [sp, #24]
  40a0f4:	ldr	x0, [x0]
  40a0f8:	ldrb	w0, [x0]
  40a0fc:	cmp	w0, #0x0
  40a100:	b.eq	40a130 <sqrt@plt+0x8350>  // b.none
  40a104:	ldr	x0, [sp, #24]
  40a108:	ldr	x0, [x0]
  40a10c:	ldrb	w0, [x0]
  40a110:	mov	w1, w0
  40a114:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40a118:	add	x0, x0, #0x3b0
  40a11c:	bl	408b4c <sqrt@plt+0x6d6c>
  40a120:	cmp	w0, #0x0
  40a124:	b.ne	40a130 <sqrt@plt+0x8350>  // b.any
  40a128:	mov	w0, #0x1                   	// #1
  40a12c:	b	40a134 <sqrt@plt+0x8354>
  40a130:	mov	w0, #0x0                   	// #0
  40a134:	cmp	w0, #0x0
  40a138:	b.eq	40a16c <sqrt@plt+0x838c>  // b.none
  40a13c:	ldr	x0, [sp, #24]
  40a140:	ldr	x0, [x0]
  40a144:	ldrb	w0, [x0]
  40a148:	mov	w1, w0
  40a14c:	ldr	x0, [sp, #16]
  40a150:	bl	408ae4 <sqrt@plt+0x6d04>
  40a154:	ldr	x0, [sp, #24]
  40a158:	ldr	x0, [x0]
  40a15c:	add	x1, x0, #0x1
  40a160:	ldr	x0, [sp, #24]
  40a164:	str	x1, [x0]
  40a168:	b	40a0f0 <sqrt@plt+0x8310>
  40a16c:	mov	w0, #0x1                   	// #1
  40a170:	b	40a4b8 <sqrt@plt+0x86d8>
  40a174:	ldr	x0, [sp, #24]
  40a178:	ldr	x0, [x0]
  40a17c:	add	x1, x0, #0x1
  40a180:	ldr	x0, [sp, #24]
  40a184:	str	x1, [x0]
  40a188:	ldr	x0, [sp, #16]
  40a18c:	bl	41dd40 <_ZdlPvm@@Base+0x1e30>
  40a190:	str	wzr, [sp, #44]
  40a194:	ldr	x0, [sp, #24]
  40a198:	ldr	x0, [x0]
  40a19c:	ldrb	w0, [x0]
  40a1a0:	cmp	w0, #0x0
  40a1a4:	b.eq	40a1d0 <sqrt@plt+0x83f0>  // b.none
  40a1a8:	ldr	x0, [sp, #24]
  40a1ac:	ldr	x0, [x0]
  40a1b0:	ldrb	w0, [x0]
  40a1b4:	cmp	w0, #0xd
  40a1b8:	b.eq	40a1d0 <sqrt@plt+0x83f0>  // b.none
  40a1bc:	ldr	x0, [sp, #24]
  40a1c0:	ldr	x0, [x0]
  40a1c4:	ldrb	w0, [x0]
  40a1c8:	cmp	w0, #0xa
  40a1cc:	b.ne	40a1fc <sqrt@plt+0x841c>  // b.any
  40a1d0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40a1d4:	add	x3, x0, #0x48
  40a1d8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40a1dc:	add	x2, x0, #0x48
  40a1e0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40a1e4:	add	x1, x0, #0x48
  40a1e8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40a1ec:	add	x0, x0, #0x488
  40a1f0:	bl	412fa0 <sqrt@plt+0x111c0>
  40a1f4:	mov	w0, #0x0                   	// #0
  40a1f8:	b	40a4b8 <sqrt@plt+0x86d8>
  40a1fc:	ldr	x0, [sp, #24]
  40a200:	ldr	x0, [x0]
  40a204:	ldrb	w0, [x0]
  40a208:	cmp	w0, #0x29
  40a20c:	b.ne	40a264 <sqrt@plt+0x8484>  // b.any
  40a210:	ldr	w0, [sp, #44]
  40a214:	cmp	w0, #0x0
  40a218:	b.ne	40a23c <sqrt@plt+0x845c>  // b.any
  40a21c:	ldr	x0, [sp, #24]
  40a220:	ldr	x0, [x0]
  40a224:	add	x1, x0, #0x1
  40a228:	ldr	x0, [sp, #24]
  40a22c:	str	x1, [x0]
  40a230:	nop
  40a234:	mov	w0, #0x1                   	// #1
  40a238:	b	40a4b8 <sqrt@plt+0x86d8>
  40a23c:	ldr	x0, [sp, #24]
  40a240:	ldr	x0, [x0]
  40a244:	ldrb	w0, [x0]
  40a248:	mov	w1, w0
  40a24c:	ldr	x0, [sp, #16]
  40a250:	bl	408ae4 <sqrt@plt+0x6d04>
  40a254:	ldr	w0, [sp, #44]
  40a258:	sub	w0, w0, #0x1
  40a25c:	str	w0, [sp, #44]
  40a260:	b	40a4a0 <sqrt@plt+0x86c0>
  40a264:	ldr	x0, [sp, #24]
  40a268:	ldr	x0, [x0]
  40a26c:	ldrb	w0, [x0]
  40a270:	cmp	w0, #0x28
  40a274:	b.ne	40a2a0 <sqrt@plt+0x84c0>  // b.any
  40a278:	ldr	w0, [sp, #44]
  40a27c:	add	w0, w0, #0x1
  40a280:	str	w0, [sp, #44]
  40a284:	ldr	x0, [sp, #24]
  40a288:	ldr	x0, [x0]
  40a28c:	ldrb	w0, [x0]
  40a290:	mov	w1, w0
  40a294:	ldr	x0, [sp, #16]
  40a298:	bl	408ae4 <sqrt@plt+0x6d04>
  40a29c:	b	40a4a0 <sqrt@plt+0x86c0>
  40a2a0:	ldr	x0, [sp, #24]
  40a2a4:	ldr	x0, [x0]
  40a2a8:	ldrb	w0, [x0]
  40a2ac:	cmp	w0, #0x5c
  40a2b0:	b.ne	40a480 <sqrt@plt+0x86a0>  // b.any
  40a2b4:	ldr	x0, [sp, #24]
  40a2b8:	ldr	x0, [x0]
  40a2bc:	add	x1, x0, #0x1
  40a2c0:	ldr	x0, [sp, #24]
  40a2c4:	str	x1, [x0]
  40a2c8:	ldr	x0, [sp, #24]
  40a2cc:	ldr	x0, [x0]
  40a2d0:	ldrb	w0, [x0]
  40a2d4:	cmp	w0, #0x74
  40a2d8:	b.eq	40a354 <sqrt@plt+0x8574>  // b.none
  40a2dc:	cmp	w0, #0x74
  40a2e0:	b.gt	40a464 <sqrt@plt+0x8684>
  40a2e4:	cmp	w0, #0x72
  40a2e8:	b.eq	40a344 <sqrt@plt+0x8564>  // b.none
  40a2ec:	cmp	w0, #0x72
  40a2f0:	b.gt	40a464 <sqrt@plt+0x8684>
  40a2f4:	cmp	w0, #0x6e
  40a2f8:	b.eq	40a334 <sqrt@plt+0x8554>  // b.none
  40a2fc:	cmp	w0, #0x6e
  40a300:	b.gt	40a464 <sqrt@plt+0x8684>
  40a304:	cmp	w0, #0x66
  40a308:	b.eq	40a374 <sqrt@plt+0x8594>  // b.none
  40a30c:	cmp	w0, #0x66
  40a310:	b.gt	40a464 <sqrt@plt+0x8684>
  40a314:	cmp	w0, #0x37
  40a318:	b.gt	40a328 <sqrt@plt+0x8548>
  40a31c:	cmp	w0, #0x30
  40a320:	b.ge	40a384 <sqrt@plt+0x85a4>  // b.tcont
  40a324:	b	40a464 <sqrt@plt+0x8684>
  40a328:	cmp	w0, #0x62
  40a32c:	b.eq	40a364 <sqrt@plt+0x8584>  // b.none
  40a330:	b	40a464 <sqrt@plt+0x8684>
  40a334:	mov	w1, #0xa                   	// #10
  40a338:	ldr	x0, [sp, #16]
  40a33c:	bl	408ae4 <sqrt@plt+0x6d04>
  40a340:	b	40a4a0 <sqrt@plt+0x86c0>
  40a344:	mov	w1, #0xa                   	// #10
  40a348:	ldr	x0, [sp, #16]
  40a34c:	bl	408ae4 <sqrt@plt+0x6d04>
  40a350:	b	40a4a0 <sqrt@plt+0x86c0>
  40a354:	mov	w1, #0x9                   	// #9
  40a358:	ldr	x0, [sp, #16]
  40a35c:	bl	408ae4 <sqrt@plt+0x6d04>
  40a360:	b	40a4a0 <sqrt@plt+0x86c0>
  40a364:	mov	w1, #0x8                   	// #8
  40a368:	ldr	x0, [sp, #16]
  40a36c:	bl	408ae4 <sqrt@plt+0x6d04>
  40a370:	b	40a4a0 <sqrt@plt+0x86c0>
  40a374:	mov	w1, #0xc                   	// #12
  40a378:	ldr	x0, [sp, #16]
  40a37c:	bl	408ae4 <sqrt@plt+0x6d04>
  40a380:	b	40a4a0 <sqrt@plt+0x86c0>
  40a384:	ldr	x0, [sp, #24]
  40a388:	ldr	x0, [x0]
  40a38c:	ldrb	w0, [x0]
  40a390:	sub	w0, w0, #0x30
  40a394:	str	w0, [sp, #40]
  40a398:	ldr	x0, [sp, #24]
  40a39c:	ldr	x0, [x0]
  40a3a0:	add	x0, x0, #0x1
  40a3a4:	ldrb	w0, [x0]
  40a3a8:	cmp	w0, #0x2f
  40a3ac:	b.ls	40a49c <sqrt@plt+0x86bc>  // b.plast
  40a3b0:	ldr	x0, [sp, #24]
  40a3b4:	ldr	x0, [x0]
  40a3b8:	add	x0, x0, #0x1
  40a3bc:	ldrb	w0, [x0]
  40a3c0:	cmp	w0, #0x37
  40a3c4:	b.hi	40a49c <sqrt@plt+0x86bc>  // b.pmore
  40a3c8:	ldr	x0, [sp, #24]
  40a3cc:	ldr	x0, [x0]
  40a3d0:	add	x1, x0, #0x1
  40a3d4:	ldr	x0, [sp, #24]
  40a3d8:	str	x1, [x0]
  40a3dc:	ldr	w0, [sp, #40]
  40a3e0:	lsl	w1, w0, #3
  40a3e4:	ldr	x0, [sp, #24]
  40a3e8:	ldr	x0, [x0]
  40a3ec:	ldrb	w0, [x0]
  40a3f0:	sub	w0, w0, #0x30
  40a3f4:	add	w0, w1, w0
  40a3f8:	str	w0, [sp, #40]
  40a3fc:	ldr	x0, [sp, #24]
  40a400:	ldr	x0, [x0]
  40a404:	add	x0, x0, #0x1
  40a408:	ldrb	w0, [x0]
  40a40c:	cmp	w0, #0x2f
  40a410:	b.ls	40a49c <sqrt@plt+0x86bc>  // b.plast
  40a414:	ldr	x0, [sp, #24]
  40a418:	ldr	x0, [x0]
  40a41c:	add	x0, x0, #0x1
  40a420:	ldrb	w0, [x0]
  40a424:	cmp	w0, #0x37
  40a428:	b.hi	40a49c <sqrt@plt+0x86bc>  // b.pmore
  40a42c:	ldr	x0, [sp, #24]
  40a430:	ldr	x0, [x0]
  40a434:	add	x1, x0, #0x1
  40a438:	ldr	x0, [sp, #24]
  40a43c:	str	x1, [x0]
  40a440:	ldr	w0, [sp, #40]
  40a444:	lsl	w1, w0, #3
  40a448:	ldr	x0, [sp, #24]
  40a44c:	ldr	x0, [x0]
  40a450:	ldrb	w0, [x0]
  40a454:	sub	w0, w0, #0x30
  40a458:	add	w0, w1, w0
  40a45c:	str	w0, [sp, #40]
  40a460:	b	40a49c <sqrt@plt+0x86bc>
  40a464:	ldr	x0, [sp, #24]
  40a468:	ldr	x0, [x0]
  40a46c:	ldrb	w0, [x0]
  40a470:	mov	w1, w0
  40a474:	ldr	x0, [sp, #16]
  40a478:	bl	408ae4 <sqrt@plt+0x6d04>
  40a47c:	b	40a4a0 <sqrt@plt+0x86c0>
  40a480:	ldr	x0, [sp, #24]
  40a484:	ldr	x0, [x0]
  40a488:	ldrb	w0, [x0]
  40a48c:	mov	w1, w0
  40a490:	ldr	x0, [sp, #16]
  40a494:	bl	408ae4 <sqrt@plt+0x6d04>
  40a498:	b	40a4a0 <sqrt@plt+0x86c0>
  40a49c:	nop
  40a4a0:	ldr	x0, [sp, #24]
  40a4a4:	ldr	x0, [x0]
  40a4a8:	add	x1, x0, #0x1
  40a4ac:	ldr	x0, [sp, #24]
  40a4b0:	str	x1, [x0]
  40a4b4:	b	40a194 <sqrt@plt+0x83b4>
  40a4b8:	ldp	x29, x30, [sp], #48
  40a4bc:	ret
  40a4c0:	stp	x29, x30, [sp, #-64]!
  40a4c4:	mov	x29, sp
  40a4c8:	str	x19, [sp, #16]
  40a4cc:	str	x0, [sp, #40]
  40a4d0:	str	x1, [sp, #32]
  40a4d4:	add	x0, sp, #0x30
  40a4d8:	bl	41d084 <_ZdlPvm@@Base+0x1174>
  40a4dc:	add	x0, sp, #0x30
  40a4e0:	mov	x1, x0
  40a4e4:	ldr	x0, [sp, #32]
  40a4e8:	bl	40a03c <sqrt@plt+0x825c>
  40a4ec:	cmp	w0, #0x0
  40a4f0:	cset	w0, eq  // eq = none
  40a4f4:	and	w0, w0, #0xff
  40a4f8:	cmp	w0, #0x0
  40a4fc:	b.eq	40a508 <sqrt@plt+0x8728>  // b.none
  40a500:	mov	x19, #0x0                   	// #0
  40a504:	b	40a530 <sqrt@plt+0x8750>
  40a508:	add	x1, sp, #0x30
  40a50c:	mov	w4, #0x0                   	// #0
  40a510:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40a514:	add	x3, x0, #0x4b0
  40a518:	mov	x2, x1
  40a51c:	mov	w1, #0x3                   	// #3
  40a520:	ldr	x0, [sp, #40]
  40a524:	bl	4090b0 <sqrt@plt+0x72d0>
  40a528:	mov	x19, x0
  40a52c:	nop
  40a530:	add	x0, sp, #0x30
  40a534:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  40a538:	mov	x0, x19
  40a53c:	b	40a554 <sqrt@plt+0x8774>
  40a540:	mov	x19, x0
  40a544:	add	x0, sp, #0x30
  40a548:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  40a54c:	mov	x0, x19
  40a550:	bl	401d40 <_Unwind_Resume@plt>
  40a554:	ldr	x19, [sp, #16]
  40a558:	ldp	x29, x30, [sp], #64
  40a55c:	ret
  40a560:	stp	x29, x30, [sp, #-64]!
  40a564:	mov	x29, sp
  40a568:	str	x19, [sp, #16]
  40a56c:	str	x0, [sp, #40]
  40a570:	str	x1, [sp, #32]
  40a574:	add	x0, sp, #0x30
  40a578:	bl	41d084 <_ZdlPvm@@Base+0x1174>
  40a57c:	add	x0, sp, #0x30
  40a580:	mov	x1, x0
  40a584:	ldr	x0, [sp, #32]
  40a588:	bl	40a03c <sqrt@plt+0x825c>
  40a58c:	cmp	w0, #0x0
  40a590:	cset	w0, eq  // eq = none
  40a594:	and	w0, w0, #0xff
  40a598:	cmp	w0, #0x0
  40a59c:	b.eq	40a5a8 <sqrt@plt+0x87c8>  // b.none
  40a5a0:	mov	x19, #0x0                   	// #0
  40a5a4:	b	40a5d0 <sqrt@plt+0x87f0>
  40a5a8:	add	x1, sp, #0x30
  40a5ac:	mov	w4, #0x0                   	// #0
  40a5b0:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40a5b4:	add	x3, x0, #0x4b0
  40a5b8:	mov	x2, x1
  40a5bc:	mov	w1, #0x0                   	// #0
  40a5c0:	ldr	x0, [sp, #40]
  40a5c4:	bl	4090b0 <sqrt@plt+0x72d0>
  40a5c8:	mov	x19, x0
  40a5cc:	nop
  40a5d0:	add	x0, sp, #0x30
  40a5d4:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  40a5d8:	mov	x0, x19
  40a5dc:	b	40a5f4 <sqrt@plt+0x8814>
  40a5e0:	mov	x19, x0
  40a5e4:	add	x0, sp, #0x30
  40a5e8:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  40a5ec:	mov	x0, x19
  40a5f0:	bl	401d40 <_Unwind_Resume@plt>
  40a5f4:	ldr	x19, [sp, #16]
  40a5f8:	ldp	x29, x30, [sp], #64
  40a5fc:	ret
  40a600:	stp	x29, x30, [sp, #-96]!
  40a604:	mov	x29, sp
  40a608:	str	x19, [sp, #16]
  40a60c:	str	x0, [sp, #40]
  40a610:	str	x1, [sp, #32]
  40a614:	add	x0, sp, #0x50
  40a618:	bl	41d084 <_ZdlPvm@@Base+0x1174>
  40a61c:	add	x0, sp, #0x50
  40a620:	mov	x1, x0
  40a624:	ldr	x0, [sp, #32]
  40a628:	bl	40a03c <sqrt@plt+0x825c>
  40a62c:	cmp	w0, #0x0
  40a630:	cset	w0, eq  // eq = none
  40a634:	and	w0, w0, #0xff
  40a638:	cmp	w0, #0x0
  40a63c:	b.eq	40a648 <sqrt@plt+0x8868>  // b.none
  40a640:	mov	x19, #0x0                   	// #0
  40a644:	b	40a6dc <sqrt@plt+0x88fc>
  40a648:	add	x0, sp, #0x40
  40a64c:	bl	41d084 <_ZdlPvm@@Base+0x1174>
  40a650:	add	x0, sp, #0x40
  40a654:	mov	x1, x0
  40a658:	ldr	x0, [sp, #32]
  40a65c:	bl	40a03c <sqrt@plt+0x825c>
  40a660:	cmp	w0, #0x0
  40a664:	cset	w0, eq  // eq = none
  40a668:	and	w0, w0, #0xff
  40a66c:	cmp	w0, #0x0
  40a670:	b.eq	40a67c <sqrt@plt+0x889c>  // b.none
  40a674:	mov	x19, #0x0                   	// #0
  40a678:	b	40a6d4 <sqrt@plt+0x88f4>
  40a67c:	add	x0, sp, #0x3c
  40a680:	mov	x1, x0
  40a684:	ldr	x0, [sp, #32]
  40a688:	bl	408bac <sqrt@plt+0x6dcc>
  40a68c:	cmp	w0, #0x0
  40a690:	cset	w0, eq  // eq = none
  40a694:	and	w0, w0, #0xff
  40a698:	cmp	w0, #0x0
  40a69c:	b.eq	40a6a8 <sqrt@plt+0x88c8>  // b.none
  40a6a0:	mov	x19, #0x0                   	// #0
  40a6a4:	b	40a6d4 <sqrt@plt+0x88f4>
  40a6a8:	ldr	w2, [sp, #60]
  40a6ac:	add	x1, sp, #0x40
  40a6b0:	add	x0, sp, #0x50
  40a6b4:	mov	w4, w2
  40a6b8:	mov	x3, x1
  40a6bc:	mov	x2, x0
  40a6c0:	mov	w1, #0x2                   	// #2
  40a6c4:	ldr	x0, [sp, #40]
  40a6c8:	bl	4090b0 <sqrt@plt+0x72d0>
  40a6cc:	mov	x19, x0
  40a6d0:	nop
  40a6d4:	add	x0, sp, #0x40
  40a6d8:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  40a6dc:	add	x0, sp, #0x50
  40a6e0:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  40a6e4:	mov	x0, x19
  40a6e8:	b	40a710 <sqrt@plt+0x8930>
  40a6ec:	mov	x19, x0
  40a6f0:	add	x0, sp, #0x40
  40a6f4:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  40a6f8:	b	40a700 <sqrt@plt+0x8920>
  40a6fc:	mov	x19, x0
  40a700:	add	x0, sp, #0x50
  40a704:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  40a708:	mov	x0, x19
  40a70c:	bl	401d40 <_Unwind_Resume@plt>
  40a710:	ldr	x19, [sp, #16]
  40a714:	ldp	x29, x30, [sp], #96
  40a718:	ret
  40a71c:	stp	x29, x30, [sp, #-80]!
  40a720:	mov	x29, sp
  40a724:	str	x19, [sp, #16]
  40a728:	str	x0, [sp, #40]
  40a72c:	str	x1, [sp, #32]
  40a730:	ldr	x0, [sp, #32]
  40a734:	ldr	x0, [x0]
  40a738:	ldrb	w0, [x0]
  40a73c:	mov	w1, w0
  40a740:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40a744:	add	x0, x0, #0x3b0
  40a748:	bl	408b4c <sqrt@plt+0x6d6c>
  40a74c:	cmp	w0, #0x0
  40a750:	cset	w0, ne  // ne = any
  40a754:	and	w0, w0, #0xff
  40a758:	cmp	w0, #0x0
  40a75c:	b.eq	40a778 <sqrt@plt+0x8998>  // b.none
  40a760:	ldr	x0, [sp, #32]
  40a764:	ldr	x0, [x0]
  40a768:	add	x1, x0, #0x1
  40a76c:	ldr	x0, [sp, #32]
  40a770:	str	x1, [x0]
  40a774:	b	40a730 <sqrt@plt+0x8950>
  40a778:	ldr	x0, [sp, #32]
  40a77c:	ldr	x0, [x0]
  40a780:	str	x0, [sp, #64]
  40a784:	ldr	x0, [sp, #32]
  40a788:	ldr	x0, [x0]
  40a78c:	ldrb	w0, [x0]
  40a790:	cmp	w0, #0x0
  40a794:	b.eq	40a7c4 <sqrt@plt+0x89e4>  // b.none
  40a798:	ldr	x0, [sp, #32]
  40a79c:	ldr	x0, [x0]
  40a7a0:	ldrb	w0, [x0]
  40a7a4:	mov	w1, w0
  40a7a8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40a7ac:	add	x0, x0, #0x3b0
  40a7b0:	bl	408b4c <sqrt@plt+0x6d6c>
  40a7b4:	cmp	w0, #0x0
  40a7b8:	b.ne	40a7c4 <sqrt@plt+0x89e4>  // b.any
  40a7bc:	mov	w0, #0x1                   	// #1
  40a7c0:	b	40a7c8 <sqrt@plt+0x89e8>
  40a7c4:	mov	w0, #0x0                   	// #0
  40a7c8:	cmp	w0, #0x0
  40a7cc:	b.eq	40a7e8 <sqrt@plt+0x8a08>  // b.none
  40a7d0:	ldr	x0, [sp, #32]
  40a7d4:	ldr	x0, [x0]
  40a7d8:	add	x1, x0, #0x1
  40a7dc:	ldr	x0, [sp, #32]
  40a7e0:	str	x1, [x0]
  40a7e4:	b	40a784 <sqrt@plt+0x89a4>
  40a7e8:	ldr	x0, [sp, #32]
  40a7ec:	ldr	x0, [x0]
  40a7f0:	ldr	x1, [sp, #64]
  40a7f4:	cmp	x1, x0
  40a7f8:	b.ne	40a828 <sqrt@plt+0x8a48>  // b.any
  40a7fc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40a800:	add	x3, x0, #0x48
  40a804:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40a808:	add	x2, x0, #0x48
  40a80c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40a810:	add	x1, x0, #0x48
  40a814:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40a818:	add	x0, x0, #0x498
  40a81c:	bl	412fa0 <sqrt@plt+0x111c0>
  40a820:	mov	x19, #0x0                   	// #0
  40a824:	b	40a96c <sqrt@plt+0x8b8c>
  40a828:	str	wzr, [sp, #76]
  40a82c:	ldr	w0, [sp, #76]
  40a830:	cmp	w0, #0x6
  40a834:	b.gt	40a8b4 <sqrt@plt+0x8ad4>
  40a838:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  40a83c:	add	x0, x0, #0x430
  40a840:	ldrsw	x1, [sp, #76]
  40a844:	ldr	x0, [x0, x1, lsl #3]
  40a848:	bl	4019b0 <strlen@plt>
  40a84c:	mov	x2, x0
  40a850:	ldr	x0, [sp, #32]
  40a854:	ldr	x1, [x0]
  40a858:	ldr	x0, [sp, #64]
  40a85c:	sub	x0, x1, x0
  40a860:	cmp	x2, x0
  40a864:	b.ne	40a8a0 <sqrt@plt+0x8ac0>  // b.any
  40a868:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  40a86c:	add	x0, x0, #0x430
  40a870:	ldrsw	x1, [sp, #76]
  40a874:	ldr	x3, [x0, x1, lsl #3]
  40a878:	ldr	x0, [sp, #32]
  40a87c:	ldr	x1, [x0]
  40a880:	ldr	x0, [sp, #64]
  40a884:	sub	x0, x1, x0
  40a888:	mov	x2, x0
  40a88c:	ldr	x1, [sp, #64]
  40a890:	mov	x0, x3
  40a894:	bl	401d70 <strncasecmp@plt>
  40a898:	cmp	w0, #0x0
  40a89c:	b.eq	40a8b0 <sqrt@plt+0x8ad0>  // b.none
  40a8a0:	ldr	w0, [sp, #76]
  40a8a4:	add	w0, w0, #0x1
  40a8a8:	str	w0, [sp, #76]
  40a8ac:	b	40a82c <sqrt@plt+0x8a4c>
  40a8b0:	nop
  40a8b4:	ldr	w0, [sp, #76]
  40a8b8:	cmp	w0, #0x6
  40a8bc:	b.le	40a8ec <sqrt@plt+0x8b0c>
  40a8c0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40a8c4:	add	x3, x0, #0x48
  40a8c8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40a8cc:	add	x2, x0, #0x48
  40a8d0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40a8d4:	add	x1, x0, #0x48
  40a8d8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40a8dc:	add	x0, x0, #0x4b0
  40a8e0:	bl	412fa0 <sqrt@plt+0x111c0>
  40a8e4:	mov	x19, #0x0                   	// #0
  40a8e8:	b	40a96c <sqrt@plt+0x8b8c>
  40a8ec:	ldr	w0, [sp, #76]
  40a8f0:	cmp	w0, #0x2
  40a8f4:	b.ne	40a90c <sqrt@plt+0x8b2c>  // b.any
  40a8f8:	ldr	x1, [sp, #32]
  40a8fc:	ldr	x0, [sp, #40]
  40a900:	bl	40a600 <sqrt@plt+0x8820>
  40a904:	mov	x19, x0
  40a908:	b	40a96c <sqrt@plt+0x8b8c>
  40a90c:	add	x0, sp, #0x30
  40a910:	bl	41d084 <_ZdlPvm@@Base+0x1174>
  40a914:	add	x0, sp, #0x30
  40a918:	mov	x1, x0
  40a91c:	ldr	x0, [sp, #32]
  40a920:	bl	40a03c <sqrt@plt+0x825c>
  40a924:	cmp	w0, #0x0
  40a928:	cset	w0, eq  // eq = none
  40a92c:	and	w0, w0, #0xff
  40a930:	cmp	w0, #0x0
  40a934:	b.eq	40a940 <sqrt@plt+0x8b60>  // b.none
  40a938:	mov	x19, #0x0                   	// #0
  40a93c:	b	40a964 <sqrt@plt+0x8b84>
  40a940:	ldr	w1, [sp, #76]
  40a944:	add	x2, sp, #0x30
  40a948:	mov	w4, #0x0                   	// #0
  40a94c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40a950:	add	x3, x0, #0x4b0
  40a954:	ldr	x0, [sp, #40]
  40a958:	bl	4090b0 <sqrt@plt+0x72d0>
  40a95c:	mov	x19, x0
  40a960:	nop
  40a964:	add	x0, sp, #0x30
  40a968:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  40a96c:	mov	x0, x19
  40a970:	b	40a988 <sqrt@plt+0x8ba8>
  40a974:	mov	x19, x0
  40a978:	add	x0, sp, #0x30
  40a97c:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  40a980:	mov	x0, x19
  40a984:	bl	401d40 <_Unwind_Resume@plt>
  40a988:	ldr	x19, [sp, #16]
  40a98c:	ldp	x29, x30, [sp], #80
  40a990:	ret
  40a994:	stp	x29, x30, [sp, #-64]!
  40a998:	mov	x29, sp
  40a99c:	str	x19, [sp, #16]
  40a9a0:	str	x0, [sp, #40]
  40a9a4:	str	x1, [sp, #32]
  40a9a8:	ldr	x0, [sp, #40]
  40a9ac:	bl	40ca74 <sqrt@plt+0xac94>
  40a9b0:	sxtw	x19, w0
  40a9b4:	ldr	x0, [sp, #32]
  40a9b8:	bl	4019b0 <strlen@plt>
  40a9bc:	add	x0, x0, #0x3
  40a9c0:	cmp	x19, x0
  40a9c4:	cset	w0, cc  // cc = lo, ul, last
  40a9c8:	and	w0, w0, #0xff
  40a9cc:	cmp	w0, #0x0
  40a9d0:	b.eq	40a9dc <sqrt@plt+0x8bfc>  // b.none
  40a9d4:	mov	x0, #0x0                   	// #0
  40a9d8:	b	40aaf0 <sqrt@plt+0x8d10>
  40a9dc:	mov	w1, #0x0                   	// #0
  40a9e0:	ldr	x0, [sp, #40]
  40a9e4:	bl	40ca08 <sqrt@plt+0xac28>
  40a9e8:	ldrb	w0, [x0]
  40a9ec:	cmp	w0, #0x25
  40a9f0:	b.ne	40aa0c <sqrt@plt+0x8c2c>  // b.any
  40a9f4:	mov	w1, #0x1                   	// #1
  40a9f8:	ldr	x0, [sp, #40]
  40a9fc:	bl	40ca08 <sqrt@plt+0xac28>
  40aa00:	ldrb	w0, [x0]
  40aa04:	cmp	w0, #0x25
  40aa08:	b.eq	40aa14 <sqrt@plt+0x8c34>  // b.none
  40aa0c:	mov	w0, #0x1                   	// #1
  40aa10:	b	40aa18 <sqrt@plt+0x8c38>
  40aa14:	mov	w0, #0x0                   	// #0
  40aa18:	cmp	w0, #0x0
  40aa1c:	b.eq	40aa28 <sqrt@plt+0x8c48>  // b.none
  40aa20:	mov	x0, #0x0                   	// #0
  40aa24:	b	40aaf0 <sqrt@plt+0x8d10>
  40aa28:	ldr	x0, [sp, #40]
  40aa2c:	bl	408acc <sqrt@plt+0x6cec>
  40aa30:	add	x0, x0, #0x2
  40aa34:	str	x0, [sp, #56]
  40aa38:	ldr	x0, [sp, #32]
  40aa3c:	ldrb	w0, [x0]
  40aa40:	cmp	w0, #0x0
  40aa44:	b.eq	40aa84 <sqrt@plt+0x8ca4>  // b.none
  40aa48:	ldr	x0, [sp, #56]
  40aa4c:	ldrb	w1, [x0]
  40aa50:	ldr	x0, [sp, #32]
  40aa54:	ldrb	w0, [x0]
  40aa58:	cmp	w1, w0
  40aa5c:	b.eq	40aa68 <sqrt@plt+0x8c88>  // b.none
  40aa60:	mov	x0, #0x0                   	// #0
  40aa64:	b	40aaf0 <sqrt@plt+0x8d10>
  40aa68:	ldr	x0, [sp, #32]
  40aa6c:	add	x0, x0, #0x1
  40aa70:	str	x0, [sp, #32]
  40aa74:	ldr	x0, [sp, #56]
  40aa78:	add	x0, x0, #0x1
  40aa7c:	str	x0, [sp, #56]
  40aa80:	b	40aa38 <sqrt@plt+0x8c58>
  40aa84:	ldr	x0, [sp, #32]
  40aa88:	sub	x0, x0, #0x1
  40aa8c:	ldrb	w0, [x0]
  40aa90:	cmp	w0, #0x3a
  40aa94:	b.ne	40aaa0 <sqrt@plt+0x8cc0>  // b.any
  40aa98:	ldr	x0, [sp, #56]
  40aa9c:	b	40aaf0 <sqrt@plt+0x8d10>
  40aaa0:	ldr	x0, [sp, #56]
  40aaa4:	ldrb	w0, [x0]
  40aaa8:	cmp	w0, #0x0
  40aaac:	b.eq	40aad0 <sqrt@plt+0x8cf0>  // b.none
  40aab0:	ldr	x0, [sp, #56]
  40aab4:	ldrb	w0, [x0]
  40aab8:	mov	w1, w0
  40aabc:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40aac0:	add	x0, x0, #0x3b0
  40aac4:	bl	408b4c <sqrt@plt+0x6d6c>
  40aac8:	cmp	w0, #0x0
  40aacc:	b.eq	40aad8 <sqrt@plt+0x8cf8>  // b.none
  40aad0:	mov	w0, #0x1                   	// #1
  40aad4:	b	40aadc <sqrt@plt+0x8cfc>
  40aad8:	mov	w0, #0x0                   	// #0
  40aadc:	cmp	w0, #0x0
  40aae0:	b.eq	40aaec <sqrt@plt+0x8d0c>  // b.none
  40aae4:	ldr	x0, [sp, #56]
  40aae8:	b	40aaf0 <sqrt@plt+0x8d10>
  40aaec:	mov	x0, #0x0                   	// #0
  40aaf0:	ldr	x19, [sp, #16]
  40aaf4:	ldp	x29, x30, [sp], #64
  40aaf8:	ret
  40aafc:	stp	x29, x30, [sp, #-80]!
  40ab00:	mov	x29, sp
  40ab04:	str	x0, [sp, #56]
  40ab08:	str	x1, [sp, #48]
  40ab0c:	str	w2, [sp, #44]
  40ab10:	str	x3, [sp, #32]
  40ab14:	str	x4, [sp, #24]
  40ab18:	add	x0, sp, #0x30
  40ab1c:	mov	x1, x0
  40ab20:	ldr	x0, [sp, #56]
  40ab24:	bl	40a71c <sqrt@plt+0x893c>
  40ab28:	str	x0, [sp, #72]
  40ab2c:	ldr	x0, [sp, #72]
  40ab30:	cmp	x0, #0x0
  40ab34:	b.eq	40ab4c <sqrt@plt+0x8d6c>  // b.none
  40ab38:	ldr	x0, [sp, #72]
  40ab3c:	ldr	w0, [x0, #32]
  40ab40:	orr	w1, w0, #0x2
  40ab44:	ldr	x0, [sp, #72]
  40ab48:	str	w1, [x0, #32]
  40ab4c:	mov	w0, #0x1                   	// #1
  40ab50:	ldp	x29, x30, [sp], #80
  40ab54:	ret
  40ab58:	stp	x29, x30, [sp, #-80]!
  40ab5c:	mov	x29, sp
  40ab60:	str	x0, [sp, #56]
  40ab64:	str	x1, [sp, #48]
  40ab68:	str	w2, [sp, #44]
  40ab6c:	str	x3, [sp, #32]
  40ab70:	str	x4, [sp, #24]
  40ab74:	add	x0, sp, #0x30
  40ab78:	mov	x1, x0
  40ab7c:	ldr	x0, [sp, #56]
  40ab80:	bl	40a71c <sqrt@plt+0x893c>
  40ab84:	str	x0, [sp, #72]
  40ab88:	ldr	x0, [sp, #72]
  40ab8c:	cmp	x0, #0x0
  40ab90:	b.eq	40ac04 <sqrt@plt+0x8e24>  // b.none
  40ab94:	ldr	x0, [sp, #72]
  40ab98:	ldr	w0, [x0, #8]
  40ab9c:	cmp	w0, #0x0
  40aba0:	b.ne	40abec <sqrt@plt+0x8e0c>  // b.any
  40aba4:	ldr	w0, [sp, #44]
  40aba8:	cmp	w0, #0x0
  40abac:	b.lt	40abd4 <sqrt@plt+0x8df4>  // b.tstop
  40abb0:	ldr	w0, [sp, #44]
  40abb4:	add	w0, w0, #0x1
  40abb8:	mov	w4, #0x0                   	// #0
  40abbc:	ldr	x3, [sp, #24]
  40abc0:	mov	w2, w0
  40abc4:	ldr	x1, [sp, #72]
  40abc8:	ldr	x0, [sp, #56]
  40abcc:	bl	409ad0 <sqrt@plt+0x7cf0>
  40abd0:	b	40ac04 <sqrt@plt+0x8e24>
  40abd4:	ldr	x0, [sp, #72]
  40abd8:	ldr	w0, [x0, #32]
  40abdc:	orr	w1, w0, #0x4
  40abe0:	ldr	x0, [sp, #72]
  40abe4:	str	w1, [x0, #32]
  40abe8:	b	40ac04 <sqrt@plt+0x8e24>
  40abec:	mov	w4, #0x0                   	// #0
  40abf0:	ldr	x3, [sp, #24]
  40abf4:	ldr	w2, [sp, #44]
  40abf8:	ldr	x1, [sp, #72]
  40abfc:	ldr	x0, [sp, #56]
  40ac00:	bl	409ad0 <sqrt@plt+0x7cf0>
  40ac04:	mov	w0, #0x0                   	// #0
  40ac08:	ldp	x29, x30, [sp], #80
  40ac0c:	ret
  40ac10:	stp	x29, x30, [sp, #-80]!
  40ac14:	mov	x29, sp
  40ac18:	str	x0, [sp, #56]
  40ac1c:	str	x1, [sp, #48]
  40ac20:	str	w2, [sp, #44]
  40ac24:	str	x3, [sp, #32]
  40ac28:	str	x4, [sp, #24]
  40ac2c:	add	x0, sp, #0x30
  40ac30:	mov	x1, x0
  40ac34:	ldr	x0, [sp, #56]
  40ac38:	bl	40a4c0 <sqrt@plt+0x86e0>
  40ac3c:	str	x0, [sp, #72]
  40ac40:	ldr	x0, [sp, #72]
  40ac44:	cmp	x0, #0x0
  40ac48:	b.eq	40ac60 <sqrt@plt+0x8e80>  // b.none
  40ac4c:	ldr	x0, [sp, #72]
  40ac50:	ldr	w0, [x0, #32]
  40ac54:	orr	w1, w0, #0x2
  40ac58:	ldr	x0, [sp, #72]
  40ac5c:	str	w1, [x0, #32]
  40ac60:	mov	w0, #0x1                   	// #1
  40ac64:	ldp	x29, x30, [sp], #80
  40ac68:	ret
  40ac6c:	stp	x29, x30, [sp, #-80]!
  40ac70:	mov	x29, sp
  40ac74:	str	x0, [sp, #56]
  40ac78:	str	x1, [sp, #48]
  40ac7c:	str	w2, [sp, #44]
  40ac80:	str	x3, [sp, #32]
  40ac84:	str	x4, [sp, #24]
  40ac88:	add	x0, sp, #0x30
  40ac8c:	mov	x1, x0
  40ac90:	ldr	x0, [sp, #56]
  40ac94:	bl	40a4c0 <sqrt@plt+0x86e0>
  40ac98:	str	x0, [sp, #72]
  40ac9c:	ldr	x0, [sp, #72]
  40aca0:	cmp	x0, #0x0
  40aca4:	b.eq	40acc0 <sqrt@plt+0x8ee0>  // b.none
  40aca8:	mov	w4, #0x1                   	// #1
  40acac:	ldr	x3, [sp, #24]
  40acb0:	ldr	w2, [sp, #44]
  40acb4:	ldr	x1, [sp, #72]
  40acb8:	ldr	x0, [sp, #56]
  40acbc:	bl	409ad0 <sqrt@plt+0x7cf0>
  40acc0:	mov	w0, #0x0                   	// #0
  40acc4:	ldp	x29, x30, [sp], #80
  40acc8:	ret
  40accc:	stp	x29, x30, [sp, #-80]!
  40acd0:	mov	x29, sp
  40acd4:	str	x0, [sp, #56]
  40acd8:	str	x1, [sp, #48]
  40acdc:	str	w2, [sp, #44]
  40ace0:	str	x3, [sp, #32]
  40ace4:	str	x4, [sp, #24]
  40ace8:	add	x0, sp, #0x30
  40acec:	mov	x1, x0
  40acf0:	ldr	x0, [sp, #56]
  40acf4:	bl	40a600 <sqrt@plt+0x8820>
  40acf8:	str	x0, [sp, #72]
  40acfc:	ldr	x0, [sp, #72]
  40ad00:	cmp	x0, #0x0
  40ad04:	b.eq	40ad58 <sqrt@plt+0x8f78>  // b.none
  40ad08:	ldr	x0, [sp, #72]
  40ad0c:	ldr	w0, [x0, #32]
  40ad10:	orr	w1, w0, #0x2
  40ad14:	ldr	x0, [sp, #72]
  40ad18:	str	w1, [x0, #32]
  40ad1c:	ldr	x0, [sp, #24]
  40ad20:	cmp	x0, #0x0
  40ad24:	b.eq	40ad58 <sqrt@plt+0x8f78>  // b.none
  40ad28:	ldr	x3, [sp, #24]
  40ad2c:	mov	x2, #0x11                  	// #17
  40ad30:	mov	x1, #0x1                   	// #1
  40ad34:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40ad38:	add	x0, x0, #0x3a0
  40ad3c:	bl	401d30 <fwrite@plt>
  40ad40:	ldr	x1, [sp, #24]
  40ad44:	ldr	x0, [sp, #72]
  40ad48:	bl	408e84 <sqrt@plt+0x70a4>
  40ad4c:	ldr	x1, [sp, #24]
  40ad50:	mov	w0, #0xa                   	// #10
  40ad54:	bl	4019e0 <putc@plt>
  40ad58:	mov	w0, #0x0                   	// #0
  40ad5c:	ldp	x29, x30, [sp], #80
  40ad60:	ret
  40ad64:	stp	x29, x30, [sp, #-80]!
  40ad68:	mov	x29, sp
  40ad6c:	str	x0, [sp, #56]
  40ad70:	str	x1, [sp, #48]
  40ad74:	str	w2, [sp, #44]
  40ad78:	str	x3, [sp, #32]
  40ad7c:	str	x4, [sp, #24]
  40ad80:	add	x0, sp, #0x30
  40ad84:	mov	x1, x0
  40ad88:	ldr	x0, [sp, #56]
  40ad8c:	bl	40a600 <sqrt@plt+0x8820>
  40ad90:	str	x0, [sp, #72]
  40ad94:	ldr	x0, [sp, #72]
  40ad98:	cmp	x0, #0x0
  40ad9c:	b.eq	40adb8 <sqrt@plt+0x8fd8>  // b.none
  40ada0:	mov	w4, #0x0                   	// #0
  40ada4:	ldr	x3, [sp, #24]
  40ada8:	ldr	w2, [sp, #44]
  40adac:	ldr	x1, [sp, #72]
  40adb0:	ldr	x0, [sp, #56]
  40adb4:	bl	409ad0 <sqrt@plt+0x7cf0>
  40adb8:	mov	w0, #0x0                   	// #0
  40adbc:	ldp	x29, x30, [sp], #80
  40adc0:	ret
  40adc4:	stp	x29, x30, [sp, #-80]!
  40adc8:	mov	x29, sp
  40adcc:	str	x0, [sp, #56]
  40add0:	str	x1, [sp, #48]
  40add4:	str	w2, [sp, #44]
  40add8:	str	x3, [sp, #32]
  40addc:	str	x4, [sp, #24]
  40ade0:	add	x0, sp, #0x30
  40ade4:	mov	x1, x0
  40ade8:	ldr	x0, [sp, #56]
  40adec:	bl	40a4c0 <sqrt@plt+0x86e0>
  40adf0:	str	x0, [sp, #72]
  40adf4:	ldr	x0, [sp, #72]
  40adf8:	cmp	x0, #0x0
  40adfc:	b.eq	40ae50 <sqrt@plt+0x9070>  // b.none
  40ae00:	ldr	x0, [sp, #72]
  40ae04:	ldr	w0, [x0, #32]
  40ae08:	orr	w1, w0, #0x2
  40ae0c:	ldr	x0, [sp, #72]
  40ae10:	str	w1, [x0, #32]
  40ae14:	ldr	x0, [sp, #24]
  40ae18:	cmp	x0, #0x0
  40ae1c:	b.eq	40ae50 <sqrt@plt+0x9070>  // b.none
  40ae20:	ldr	x3, [sp, #24]
  40ae24:	mov	x2, #0x11                  	// #17
  40ae28:	mov	x1, #0x1                   	// #1
  40ae2c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40ae30:	add	x0, x0, #0x3a0
  40ae34:	bl	401d30 <fwrite@plt>
  40ae38:	ldr	x1, [sp, #24]
  40ae3c:	ldr	x0, [sp, #72]
  40ae40:	bl	408e84 <sqrt@plt+0x70a4>
  40ae44:	ldr	x1, [sp, #24]
  40ae48:	mov	w0, #0xa                   	// #10
  40ae4c:	bl	4019e0 <putc@plt>
  40ae50:	mov	w0, #0x0                   	// #0
  40ae54:	ldp	x29, x30, [sp], #80
  40ae58:	ret
  40ae5c:	stp	x29, x30, [sp, #-80]!
  40ae60:	mov	x29, sp
  40ae64:	str	x0, [sp, #56]
  40ae68:	str	x1, [sp, #48]
  40ae6c:	str	w2, [sp, #44]
  40ae70:	str	x3, [sp, #32]
  40ae74:	str	x4, [sp, #24]
  40ae78:	add	x0, sp, #0x30
  40ae7c:	mov	x1, x0
  40ae80:	ldr	x0, [sp, #56]
  40ae84:	bl	40a4c0 <sqrt@plt+0x86e0>
  40ae88:	str	x0, [sp, #72]
  40ae8c:	ldr	x0, [sp, #72]
  40ae90:	cmp	x0, #0x0
  40ae94:	b.eq	40aeb0 <sqrt@plt+0x90d0>  // b.none
  40ae98:	mov	w4, #0x0                   	// #0
  40ae9c:	ldr	x3, [sp, #24]
  40aea0:	ldr	w2, [sp, #44]
  40aea4:	ldr	x1, [sp, #72]
  40aea8:	ldr	x0, [sp, #56]
  40aeac:	bl	409ad0 <sqrt@plt+0x7cf0>
  40aeb0:	mov	w0, #0x0                   	// #0
  40aeb4:	ldp	x29, x30, [sp], #80
  40aeb8:	ret
  40aebc:	stp	x29, x30, [sp, #-80]!
  40aec0:	mov	x29, sp
  40aec4:	str	x0, [sp, #56]
  40aec8:	str	x1, [sp, #48]
  40aecc:	str	w2, [sp, #44]
  40aed0:	str	x3, [sp, #32]
  40aed4:	str	x4, [sp, #24]
  40aed8:	add	x0, sp, #0x30
  40aedc:	mov	x1, x0
  40aee0:	ldr	x0, [sp, #56]
  40aee4:	bl	40a560 <sqrt@plt+0x8780>
  40aee8:	str	x0, [sp, #72]
  40aeec:	ldr	x0, [sp, #72]
  40aef0:	cmp	x0, #0x0
  40aef4:	b.eq	40af48 <sqrt@plt+0x9168>  // b.none
  40aef8:	ldr	x0, [sp, #72]
  40aefc:	ldr	w0, [x0, #32]
  40af00:	orr	w1, w0, #0x2
  40af04:	ldr	x0, [sp, #72]
  40af08:	str	w1, [x0, #32]
  40af0c:	ldr	x0, [sp, #24]
  40af10:	cmp	x0, #0x0
  40af14:	b.eq	40af48 <sqrt@plt+0x9168>  // b.none
  40af18:	ldr	x3, [sp, #24]
  40af1c:	mov	x2, #0x11                  	// #17
  40af20:	mov	x1, #0x1                   	// #1
  40af24:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40af28:	add	x0, x0, #0x3a0
  40af2c:	bl	401d30 <fwrite@plt>
  40af30:	ldr	x1, [sp, #24]
  40af34:	ldr	x0, [sp, #72]
  40af38:	bl	408e84 <sqrt@plt+0x70a4>
  40af3c:	ldr	x1, [sp, #24]
  40af40:	mov	w0, #0xa                   	// #10
  40af44:	bl	4019e0 <putc@plt>
  40af48:	mov	w0, #0x0                   	// #0
  40af4c:	ldp	x29, x30, [sp], #80
  40af50:	ret
  40af54:	stp	x29, x30, [sp, #-80]!
  40af58:	mov	x29, sp
  40af5c:	str	x0, [sp, #56]
  40af60:	str	x1, [sp, #48]
  40af64:	str	w2, [sp, #44]
  40af68:	str	x3, [sp, #32]
  40af6c:	str	x4, [sp, #24]
  40af70:	add	x0, sp, #0x30
  40af74:	mov	x1, x0
  40af78:	ldr	x0, [sp, #56]
  40af7c:	bl	40a560 <sqrt@plt+0x8780>
  40af80:	str	x0, [sp, #72]
  40af84:	ldr	x0, [sp, #72]
  40af88:	cmp	x0, #0x0
  40af8c:	b.eq	40afd4 <sqrt@plt+0x91f4>  // b.none
  40af90:	ldr	w0, [sp, #44]
  40af94:	cmp	w0, #0x0
  40af98:	b.lt	40afc0 <sqrt@plt+0x91e0>  // b.tstop
  40af9c:	ldr	w0, [sp, #44]
  40afa0:	add	w0, w0, #0x1
  40afa4:	mov	w4, #0x0                   	// #0
  40afa8:	ldr	x3, [sp, #24]
  40afac:	mov	w2, w0
  40afb0:	ldr	x1, [sp, #72]
  40afb4:	ldr	x0, [sp, #56]
  40afb8:	bl	409ad0 <sqrt@plt+0x7cf0>
  40afbc:	b	40afd4 <sqrt@plt+0x91f4>
  40afc0:	ldr	x0, [sp, #72]
  40afc4:	ldr	w0, [x0, #32]
  40afc8:	orr	w1, w0, #0x4
  40afcc:	ldr	x0, [sp, #72]
  40afd0:	str	w1, [x0, #32]
  40afd4:	mov	w0, #0x0                   	// #0
  40afd8:	ldp	x29, x30, [sp], #80
  40afdc:	ret
  40afe0:	stp	x29, x30, [sp, #-64]!
  40afe4:	mov	x29, sp
  40afe8:	str	x0, [sp, #56]
  40afec:	str	x1, [sp, #48]
  40aff0:	str	w2, [sp, #44]
  40aff4:	str	x3, [sp, #32]
  40aff8:	str	x4, [sp, #24]
  40affc:	ldr	x0, [sp, #24]
  40b000:	cmp	x0, #0x0
  40b004:	b.eq	40b020 <sqrt@plt+0x9240>  // b.none
  40b008:	ldr	x3, [sp, #24]
  40b00c:	mov	x2, #0xe                   	// #14
  40b010:	mov	x1, #0x1                   	// #1
  40b014:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40b018:	add	x0, x0, #0x3b8
  40b01c:	bl	401d30 <fwrite@plt>
  40b020:	mov	w0, #0x0                   	// #0
  40b024:	ldp	x29, x30, [sp], #64
  40b028:	ret
  40b02c:	stp	x29, x30, [sp, #-96]!
  40b030:	mov	x29, sp
  40b034:	str	x19, [sp, #16]
  40b038:	str	x0, [sp, #72]
  40b03c:	str	x1, [sp, #64]
  40b040:	str	w2, [sp, #60]
  40b044:	str	x3, [sp, #48]
  40b048:	str	x4, [sp, #40]
  40b04c:	add	x0, sp, #0x50
  40b050:	bl	41d084 <_ZdlPvm@@Base+0x1174>
  40b054:	add	x0, sp, #0x50
  40b058:	ldr	x1, [sp, #48]
  40b05c:	bl	409efc <sqrt@plt+0x811c>
  40b060:	cmp	w0, #0x0
  40b064:	cset	w0, eq  // eq = none
  40b068:	and	w0, w0, #0xff
  40b06c:	cmp	w0, #0x0
  40b070:	b.eq	40b09c <sqrt@plt+0x92bc>  // b.none
  40b074:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40b078:	add	x3, x0, #0x48
  40b07c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40b080:	add	x2, x0, #0x48
  40b084:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40b088:	add	x1, x0, #0x48
  40b08c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40b090:	add	x0, x0, #0x4c8
  40b094:	bl	412fa0 <sqrt@plt+0x111c0>
  40b098:	b	40b0c8 <sqrt@plt+0x92e8>
  40b09c:	add	x2, sp, #0x50
  40b0a0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40b0a4:	add	x1, x0, #0x4e8
  40b0a8:	mov	x0, x2
  40b0ac:	bl	40a994 <sqrt@plt+0x8bb4>
  40b0b0:	cmp	x0, #0x0
  40b0b4:	cset	w0, eq  // eq = none
  40b0b8:	and	w0, w0, #0xff
  40b0bc:	cmp	w0, #0x0
  40b0c0:	b.eq	40b0c8 <sqrt@plt+0x92e8>  // b.none
  40b0c4:	b	40b054 <sqrt@plt+0x9274>
  40b0c8:	mov	w19, #0x0                   	// #0
  40b0cc:	add	x0, sp, #0x50
  40b0d0:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  40b0d4:	mov	w0, w19
  40b0d8:	b	40b0f0 <sqrt@plt+0x9310>
  40b0dc:	mov	x19, x0
  40b0e0:	add	x0, sp, #0x50
  40b0e4:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  40b0e8:	mov	x0, x19
  40b0ec:	bl	401d40 <_Unwind_Resume@plt>
  40b0f0:	ldr	x19, [sp, #16]
  40b0f4:	ldp	x29, x30, [sp], #96
  40b0f8:	ret
  40b0fc:	stp	x29, x30, [sp, #-64]!
  40b100:	mov	x29, sp
  40b104:	str	x0, [sp, #40]
  40b108:	str	x1, [sp, #32]
  40b10c:	str	w2, [sp, #28]
  40b110:	ldr	x0, [sp, #40]
  40b114:	ldr	x0, [x0]
  40b118:	ldrb	w0, [x0]
  40b11c:	mov	w1, w0
  40b120:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40b124:	add	x0, x0, #0x3b0
  40b128:	bl	408b4c <sqrt@plt+0x6d6c>
  40b12c:	cmp	w0, #0x0
  40b130:	cset	w0, ne  // ne = any
  40b134:	and	w0, w0, #0xff
  40b138:	cmp	w0, #0x0
  40b13c:	b.eq	40b158 <sqrt@plt+0x9378>  // b.none
  40b140:	ldr	x0, [sp, #40]
  40b144:	ldr	x0, [x0]
  40b148:	add	x1, x0, #0x1
  40b14c:	ldr	x0, [sp, #40]
  40b150:	str	x1, [x0]
  40b154:	b	40b110 <sqrt@plt+0x9330>
  40b158:	ldr	x0, [sp, #40]
  40b15c:	ldr	x0, [x0]
  40b160:	ldrb	w0, [x0]
  40b164:	cmp	w0, #0x0
  40b168:	b.ne	40b174 <sqrt@plt+0x9394>  // b.any
  40b16c:	mov	w0, #0xffffffff            	// #-1
  40b170:	b	40b284 <sqrt@plt+0x94a4>
  40b174:	ldr	x0, [sp, #40]
  40b178:	ldr	x0, [x0]
  40b17c:	str	x0, [sp, #48]
  40b180:	ldr	x0, [sp, #40]
  40b184:	ldr	x0, [x0]
  40b188:	add	x1, x0, #0x1
  40b18c:	ldr	x0, [sp, #40]
  40b190:	str	x1, [x0]
  40b194:	ldr	x0, [sp, #40]
  40b198:	ldr	x0, [x0]
  40b19c:	ldrb	w0, [x0]
  40b1a0:	cmp	w0, #0x0
  40b1a4:	b.eq	40b1d4 <sqrt@plt+0x93f4>  // b.none
  40b1a8:	ldr	x0, [sp, #40]
  40b1ac:	ldr	x0, [x0]
  40b1b0:	ldrb	w0, [x0]
  40b1b4:	mov	w1, w0
  40b1b8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40b1bc:	add	x0, x0, #0x3b0
  40b1c0:	bl	408b4c <sqrt@plt+0x6d6c>
  40b1c4:	cmp	w0, #0x0
  40b1c8:	b.ne	40b1d4 <sqrt@plt+0x93f4>  // b.any
  40b1cc:	mov	w0, #0x1                   	// #1
  40b1d0:	b	40b1d8 <sqrt@plt+0x93f8>
  40b1d4:	mov	w0, #0x0                   	// #0
  40b1d8:	cmp	w0, #0x0
  40b1dc:	b.eq	40b1e4 <sqrt@plt+0x9404>  // b.none
  40b1e0:	b	40b180 <sqrt@plt+0x93a0>
  40b1e4:	str	wzr, [sp, #60]
  40b1e8:	ldr	w1, [sp, #60]
  40b1ec:	ldr	w0, [sp, #28]
  40b1f0:	cmp	w1, w0
  40b1f4:	b.ge	40b280 <sqrt@plt+0x94a0>  // b.tcont
  40b1f8:	ldrsw	x0, [sp, #60]
  40b1fc:	lsl	x0, x0, #3
  40b200:	ldr	x1, [sp, #32]
  40b204:	add	x0, x1, x0
  40b208:	ldr	x0, [x0]
  40b20c:	bl	4019b0 <strlen@plt>
  40b210:	mov	x2, x0
  40b214:	ldr	x0, [sp, #40]
  40b218:	ldr	x1, [x0]
  40b21c:	ldr	x0, [sp, #48]
  40b220:	sub	x0, x1, x0
  40b224:	cmp	x2, x0
  40b228:	b.ne	40b270 <sqrt@plt+0x9490>  // b.any
  40b22c:	ldrsw	x0, [sp, #60]
  40b230:	lsl	x0, x0, #3
  40b234:	ldr	x1, [sp, #32]
  40b238:	add	x0, x1, x0
  40b23c:	ldr	x3, [x0]
  40b240:	ldr	x0, [sp, #40]
  40b244:	ldr	x1, [x0]
  40b248:	ldr	x0, [sp, #48]
  40b24c:	sub	x0, x1, x0
  40b250:	mov	x2, x0
  40b254:	ldr	x1, [sp, #48]
  40b258:	mov	x0, x3
  40b25c:	bl	401a20 <memcmp@plt>
  40b260:	cmp	w0, #0x0
  40b264:	b.ne	40b270 <sqrt@plt+0x9490>  // b.any
  40b268:	ldr	w0, [sp, #60]
  40b26c:	b	40b284 <sqrt@plt+0x94a4>
  40b270:	ldr	w0, [sp, #60]
  40b274:	add	w0, w0, #0x1
  40b278:	str	w0, [sp, #60]
  40b27c:	b	40b1e8 <sqrt@plt+0x9408>
  40b280:	mov	w0, #0xffffffff            	// #-1
  40b284:	ldp	x29, x30, [sp], #64
  40b288:	ret
  40b28c:	stp	x29, x30, [sp, #-48]!
  40b290:	mov	x29, sp
  40b294:	str	x0, [sp, #24]
  40b298:	str	x1, [sp, #16]
  40b29c:	ldr	x0, [sp, #24]
  40b2a0:	bl	401b60 <getc@plt>
  40b2a4:	str	w0, [sp, #44]
  40b2a8:	ldr	w0, [sp, #44]
  40b2ac:	cmp	w0, #0xd
  40b2b0:	b.ne	40b338 <sqrt@plt+0x9558>  // b.any
  40b2b4:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40b2b8:	add	x0, x0, #0x4d8
  40b2bc:	ldr	w0, [x0]
  40b2c0:	add	w1, w0, #0x1
  40b2c4:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40b2c8:	add	x0, x0, #0x4d8
  40b2cc:	str	w1, [x0]
  40b2d0:	ldr	x0, [sp, #16]
  40b2d4:	cmp	x0, #0x0
  40b2d8:	b.eq	40b2e8 <sqrt@plt+0x9508>  // b.none
  40b2dc:	ldr	x1, [sp, #16]
  40b2e0:	ldr	w0, [sp, #44]
  40b2e4:	bl	4019e0 <putc@plt>
  40b2e8:	ldr	x0, [sp, #24]
  40b2ec:	bl	401b60 <getc@plt>
  40b2f0:	str	w0, [sp, #40]
  40b2f4:	ldr	w0, [sp, #40]
  40b2f8:	cmp	w0, #0xa
  40b2fc:	b.eq	40b31c <sqrt@plt+0x953c>  // b.none
  40b300:	ldr	w0, [sp, #40]
  40b304:	cmn	w0, #0x1
  40b308:	b.eq	40b394 <sqrt@plt+0x95b4>  // b.none
  40b30c:	ldr	x1, [sp, #24]
  40b310:	ldr	w0, [sp, #40]
  40b314:	bl	401990 <ungetc@plt>
  40b318:	b	40b394 <sqrt@plt+0x95b4>
  40b31c:	ldr	x0, [sp, #16]
  40b320:	cmp	x0, #0x0
  40b324:	b.eq	40b394 <sqrt@plt+0x95b4>  // b.none
  40b328:	ldr	x1, [sp, #16]
  40b32c:	ldr	w0, [sp, #40]
  40b330:	bl	4019e0 <putc@plt>
  40b334:	b	40b394 <sqrt@plt+0x95b4>
  40b338:	ldr	w0, [sp, #44]
  40b33c:	cmp	w0, #0xa
  40b340:	b.ne	40b37c <sqrt@plt+0x959c>  // b.any
  40b344:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40b348:	add	x0, x0, #0x4d8
  40b34c:	ldr	w0, [x0]
  40b350:	add	w1, w0, #0x1
  40b354:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40b358:	add	x0, x0, #0x4d8
  40b35c:	str	w1, [x0]
  40b360:	ldr	x0, [sp, #16]
  40b364:	cmp	x0, #0x0
  40b368:	b.eq	40b394 <sqrt@plt+0x95b4>  // b.none
  40b36c:	ldr	x1, [sp, #16]
  40b370:	ldr	w0, [sp, #44]
  40b374:	bl	4019e0 <putc@plt>
  40b378:	b	40b394 <sqrt@plt+0x95b4>
  40b37c:	ldr	w0, [sp, #44]
  40b380:	cmn	w0, #0x1
  40b384:	b.eq	40b394 <sqrt@plt+0x95b4>  // b.none
  40b388:	ldr	x1, [sp, #24]
  40b38c:	ldr	w0, [sp, #44]
  40b390:	bl	401990 <ungetc@plt>
  40b394:	nop
  40b398:	ldp	x29, x30, [sp], #48
  40b39c:	ret
  40b3a0:	stp	x29, x30, [sp, #-144]!
  40b3a4:	mov	x29, sp
  40b3a8:	str	x19, [sp, #16]
  40b3ac:	str	x0, [sp, #72]
  40b3b0:	str	x1, [sp, #64]
  40b3b4:	str	w2, [sp, #60]
  40b3b8:	str	x3, [sp, #48]
  40b3bc:	str	x4, [sp, #40]
  40b3c0:	ldr	x0, [sp, #64]
  40b3c4:	ldrb	w0, [x0]
  40b3c8:	mov	w1, w0
  40b3cc:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40b3d0:	add	x0, x0, #0x3b0
  40b3d4:	bl	408b4c <sqrt@plt+0x6d6c>
  40b3d8:	cmp	w0, #0x0
  40b3dc:	cset	w0, ne  // ne = any
  40b3e0:	and	w0, w0, #0xff
  40b3e4:	cmp	w0, #0x0
  40b3e8:	b.eq	40b3fc <sqrt@plt+0x961c>  // b.none
  40b3ec:	ldr	x0, [sp, #64]
  40b3f0:	add	x0, x0, #0x1
  40b3f4:	str	x0, [sp, #64]
  40b3f8:	b	40b3c0 <sqrt@plt+0x95e0>
  40b3fc:	ldr	x0, [sp, #64]
  40b400:	str	x0, [sp, #120]
  40b404:	add	x1, sp, #0x64
  40b408:	add	x0, sp, #0x40
  40b40c:	bl	408bac <sqrt@plt+0x6dcc>
  40b410:	cmp	w0, #0x0
  40b414:	cset	w0, eq  // eq = none
  40b418:	and	w0, w0, #0xff
  40b41c:	cmp	w0, #0x0
  40b420:	b.eq	40b42c <sqrt@plt+0x964c>  // b.none
  40b424:	mov	w19, #0x0                   	// #0
  40b428:	b	40b7d4 <sqrt@plt+0x99f4>
  40b42c:	str	wzr, [sp, #116]
  40b430:	str	wzr, [sp, #140]
  40b434:	str	wzr, [sp, #112]
  40b438:	str	wzr, [sp, #136]
  40b43c:	ldr	x0, [sp, #64]
  40b440:	ldrb	w0, [x0]
  40b444:	mov	w1, w0
  40b448:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40b44c:	add	x0, x0, #0x3b0
  40b450:	bl	408b4c <sqrt@plt+0x6d6c>
  40b454:	cmp	w0, #0x0
  40b458:	cset	w0, ne  // ne = any
  40b45c:	and	w0, w0, #0xff
  40b460:	cmp	w0, #0x0
  40b464:	b.eq	40b478 <sqrt@plt+0x9698>  // b.none
  40b468:	ldr	x0, [sp, #64]
  40b46c:	add	x0, x0, #0x1
  40b470:	str	x0, [sp, #64]
  40b474:	b	40b43c <sqrt@plt+0x965c>
  40b478:	ldr	x0, [sp, #64]
  40b47c:	ldrb	w0, [x0]
  40b480:	cmp	w0, #0x0
  40b484:	b.eq	40b57c <sqrt@plt+0x979c>  // b.none
  40b488:	add	x3, sp, #0x40
  40b48c:	mov	w2, #0x3                   	// #3
  40b490:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  40b494:	add	x1, x0, #0x468
  40b498:	mov	x0, x3
  40b49c:	bl	40b0fc <sqrt@plt+0x931c>
  40b4a0:	str	w0, [sp, #140]
  40b4a4:	ldr	w0, [sp, #140]
  40b4a8:	cmp	w0, #0x0
  40b4ac:	b.ge	40b4dc <sqrt@plt+0x96fc>  // b.tcont
  40b4b0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40b4b4:	add	x3, x0, #0x48
  40b4b8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40b4bc:	add	x2, x0, #0x48
  40b4c0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40b4c4:	add	x1, x0, #0x48
  40b4c8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40b4cc:	add	x0, x0, #0x520
  40b4d0:	bl	412fa0 <sqrt@plt+0x111c0>
  40b4d4:	mov	w19, #0x0                   	// #0
  40b4d8:	b	40b7d4 <sqrt@plt+0x99f4>
  40b4dc:	ldr	x0, [sp, #64]
  40b4e0:	ldrb	w0, [x0]
  40b4e4:	mov	w1, w0
  40b4e8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40b4ec:	add	x0, x0, #0x3b0
  40b4f0:	bl	408b4c <sqrt@plt+0x6d6c>
  40b4f4:	cmp	w0, #0x0
  40b4f8:	cset	w0, ne  // ne = any
  40b4fc:	and	w0, w0, #0xff
  40b500:	cmp	w0, #0x0
  40b504:	b.eq	40b518 <sqrt@plt+0x9738>  // b.none
  40b508:	ldr	x0, [sp, #64]
  40b50c:	add	x0, x0, #0x1
  40b510:	str	x0, [sp, #64]
  40b514:	b	40b4dc <sqrt@plt+0x96fc>
  40b518:	ldr	x0, [sp, #64]
  40b51c:	ldrb	w0, [x0]
  40b520:	cmp	w0, #0x0
  40b524:	b.eq	40b57c <sqrt@plt+0x979c>  // b.none
  40b528:	add	x3, sp, #0x40
  40b52c:	mov	w2, #0x2                   	// #2
  40b530:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  40b534:	add	x1, x0, #0x480
  40b538:	mov	x0, x3
  40b53c:	bl	40b0fc <sqrt@plt+0x931c>
  40b540:	str	w0, [sp, #136]
  40b544:	ldr	w0, [sp, #136]
  40b548:	cmp	w0, #0x0
  40b54c:	b.ge	40b57c <sqrt@plt+0x979c>  // b.tcont
  40b550:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40b554:	add	x3, x0, #0x48
  40b558:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40b55c:	add	x2, x0, #0x48
  40b560:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40b564:	add	x1, x0, #0x48
  40b568:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40b56c:	add	x0, x0, #0x530
  40b570:	bl	412fa0 <sqrt@plt+0x111c0>
  40b574:	mov	w19, #0x0                   	// #0
  40b578:	b	40b7d4 <sqrt@plt+0x99f4>
  40b57c:	ldr	w0, [sp, #140]
  40b580:	cmp	w0, #0x0
  40b584:	b.eq	40b590 <sqrt@plt+0x97b0>  // b.none
  40b588:	mov	w19, #0x1                   	// #1
  40b58c:	b	40b7d4 <sqrt@plt+0x99f4>
  40b590:	ldr	x0, [sp, #40]
  40b594:	cmp	x0, #0x0
  40b598:	b.eq	40b5c0 <sqrt@plt+0x97e0>  // b.none
  40b59c:	ldr	x3, [sp, #40]
  40b5a0:	mov	x2, #0xd                   	// #13
  40b5a4:	mov	x1, #0x1                   	// #1
  40b5a8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40b5ac:	add	x0, x0, #0x550
  40b5b0:	bl	401d30 <fwrite@plt>
  40b5b4:	ldr	x1, [sp, #40]
  40b5b8:	ldr	x0, [sp, #120]
  40b5bc:	bl	401970 <fputs@plt>
  40b5c0:	ldr	w0, [sp, #100]
  40b5c4:	cmp	w0, #0x0
  40b5c8:	b.eq	40b700 <sqrt@plt+0x9920>  // b.none
  40b5cc:	str	wzr, [sp, #132]
  40b5d0:	str	wzr, [sp, #128]
  40b5d4:	ldr	x0, [sp, #48]
  40b5d8:	bl	401b60 <getc@plt>
  40b5dc:	str	w0, [sp, #108]
  40b5e0:	ldr	w0, [sp, #108]
  40b5e4:	cmn	w0, #0x1
  40b5e8:	b.ne	40b618 <sqrt@plt+0x9838>  // b.any
  40b5ec:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40b5f0:	add	x3, x0, #0x48
  40b5f4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40b5f8:	add	x2, x0, #0x48
  40b5fc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40b600:	add	x1, x0, #0x48
  40b604:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40b608:	add	x0, x0, #0x560
  40b60c:	bl	412fa0 <sqrt@plt+0x111c0>
  40b610:	mov	w19, #0x0                   	// #0
  40b614:	b	40b7d4 <sqrt@plt+0x99f4>
  40b618:	ldr	x0, [sp, #40]
  40b61c:	cmp	x0, #0x0
  40b620:	b.eq	40b630 <sqrt@plt+0x9850>  // b.none
  40b624:	ldr	x1, [sp, #40]
  40b628:	ldr	w0, [sp, #108]
  40b62c:	bl	4019e0 <putc@plt>
  40b630:	ldr	w0, [sp, #132]
  40b634:	add	w0, w0, #0x1
  40b638:	str	w0, [sp, #132]
  40b63c:	ldr	w0, [sp, #108]
  40b640:	cmp	w0, #0xd
  40b644:	b.ne	40b6a4 <sqrt@plt+0x98c4>  // b.any
  40b648:	ldr	x0, [sp, #48]
  40b64c:	bl	401b60 <getc@plt>
  40b650:	str	w0, [sp, #104]
  40b654:	ldr	w0, [sp, #104]
  40b658:	cmp	w0, #0xa
  40b65c:	b.eq	40b688 <sqrt@plt+0x98a8>  // b.none
  40b660:	ldr	w0, [sp, #128]
  40b664:	add	w0, w0, #0x1
  40b668:	str	w0, [sp, #128]
  40b66c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40b670:	add	x0, x0, #0x4d8
  40b674:	ldr	w0, [x0]
  40b678:	add	w1, w0, #0x1
  40b67c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40b680:	add	x0, x0, #0x4d8
  40b684:	str	w1, [x0]
  40b688:	ldr	w0, [sp, #104]
  40b68c:	cmn	w0, #0x1
  40b690:	b.eq	40b6d8 <sqrt@plt+0x98f8>  // b.none
  40b694:	ldr	x1, [sp, #48]
  40b698:	ldr	w0, [sp, #104]
  40b69c:	bl	401990 <ungetc@plt>
  40b6a0:	b	40b6d8 <sqrt@plt+0x98f8>
  40b6a4:	ldr	w0, [sp, #108]
  40b6a8:	cmp	w0, #0xa
  40b6ac:	b.ne	40b6d8 <sqrt@plt+0x98f8>  // b.any
  40b6b0:	ldr	w0, [sp, #128]
  40b6b4:	add	w0, w0, #0x1
  40b6b8:	str	w0, [sp, #128]
  40b6bc:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40b6c0:	add	x0, x0, #0x4d8
  40b6c4:	ldr	w0, [x0]
  40b6c8:	add	w1, w0, #0x1
  40b6cc:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40b6d0:	add	x0, x0, #0x4d8
  40b6d4:	str	w1, [x0]
  40b6d8:	ldr	w0, [sp, #136]
  40b6dc:	cmp	w0, #0x0
  40b6e0:	b.ne	40b6ec <sqrt@plt+0x990c>  // b.any
  40b6e4:	ldr	w0, [sp, #132]
  40b6e8:	b	40b6f0 <sqrt@plt+0x9910>
  40b6ec:	ldr	w0, [sp, #128]
  40b6f0:	ldr	w1, [sp, #100]
  40b6f4:	cmp	w0, w1
  40b6f8:	b.cs	40b700 <sqrt@plt+0x9920>  // b.hs, b.nlast
  40b6fc:	b	40b5d4 <sqrt@plt+0x97f4>
  40b700:	ldr	x1, [sp, #40]
  40b704:	ldr	x0, [sp, #48]
  40b708:	bl	40b28c <sqrt@plt+0x94ac>
  40b70c:	add	x0, sp, #0x50
  40b710:	bl	41d084 <_ZdlPvm@@Base+0x1174>
  40b714:	add	x0, sp, #0x50
  40b718:	ldr	x1, [sp, #48]
  40b71c:	bl	409efc <sqrt@plt+0x811c>
  40b720:	cmp	w0, #0x0
  40b724:	cset	w0, eq  // eq = none
  40b728:	and	w0, w0, #0xff
  40b72c:	cmp	w0, #0x0
  40b730:	b.eq	40b760 <sqrt@plt+0x9980>  // b.none
  40b734:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40b738:	add	x3, x0, #0x48
  40b73c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40b740:	add	x2, x0, #0x48
  40b744:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40b748:	add	x1, x0, #0x48
  40b74c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40b750:	add	x0, x0, #0x580
  40b754:	bl	412fa0 <sqrt@plt+0x111c0>
  40b758:	mov	w19, #0x0                   	// #0
  40b75c:	b	40b7cc <sqrt@plt+0x99ec>
  40b760:	add	x2, sp, #0x50
  40b764:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40b768:	add	x1, x0, #0x5a0
  40b76c:	mov	x0, x2
  40b770:	bl	40a994 <sqrt@plt+0x8bb4>
  40b774:	cmp	x0, #0x0
  40b778:	cset	w0, eq  // eq = none
  40b77c:	and	w0, w0, #0xff
  40b780:	cmp	w0, #0x0
  40b784:	b.eq	40b7ac <sqrt@plt+0x99cc>  // b.none
  40b788:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40b78c:	add	x3, x0, #0x48
  40b790:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40b794:	add	x2, x0, #0x48
  40b798:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40b79c:	add	x1, x0, #0x48
  40b7a0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40b7a4:	add	x0, x0, #0x5a8
  40b7a8:	bl	412fa0 <sqrt@plt+0x111c0>
  40b7ac:	ldr	x0, [sp, #40]
  40b7b0:	cmp	x0, #0x0
  40b7b4:	b.eq	40b7c8 <sqrt@plt+0x99e8>  // b.none
  40b7b8:	add	x0, sp, #0x50
  40b7bc:	bl	408acc <sqrt@plt+0x6cec>
  40b7c0:	ldr	x1, [sp, #40]
  40b7c4:	bl	401970 <fputs@plt>
  40b7c8:	mov	w19, #0x0                   	// #0
  40b7cc:	add	x0, sp, #0x50
  40b7d0:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  40b7d4:	mov	w0, w19
  40b7d8:	b	40b7f0 <sqrt@plt+0x9a10>
  40b7dc:	mov	x19, x0
  40b7e0:	add	x0, sp, #0x50
  40b7e4:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  40b7e8:	mov	x0, x19
  40b7ec:	bl	401d40 <_Unwind_Resume@plt>
  40b7f0:	ldr	x19, [sp, #16]
  40b7f4:	ldp	x29, x30, [sp], #144
  40b7f8:	ret
  40b7fc:	stp	x29, x30, [sp, #-112]!
  40b800:	mov	x29, sp
  40b804:	str	x19, [sp, #16]
  40b808:	str	x0, [sp, #72]
  40b80c:	str	x1, [sp, #64]
  40b810:	str	w2, [sp, #60]
  40b814:	str	x3, [sp, #48]
  40b818:	str	x4, [sp, #40]
  40b81c:	ldr	x0, [sp, #40]
  40b820:	cmp	x0, #0x0
  40b824:	b.ne	40b830 <sqrt@plt+0x9a50>  // b.any
  40b828:	mov	w19, #0x0                   	// #0
  40b82c:	b	40ba74 <sqrt@plt+0x9c94>
  40b830:	add	x1, sp, #0x64
  40b834:	add	x0, sp, #0x40
  40b838:	bl	408bac <sqrt@plt+0x6dcc>
  40b83c:	cmp	w0, #0x0
  40b840:	cset	w0, eq  // eq = none
  40b844:	and	w0, w0, #0xff
  40b848:	cmp	w0, #0x0
  40b84c:	b.eq	40b858 <sqrt@plt+0x9a78>  // b.none
  40b850:	mov	w19, #0x0                   	// #0
  40b854:	b	40ba74 <sqrt@plt+0x9c94>
  40b858:	ldr	x0, [sp, #40]
  40b85c:	cmp	x0, #0x0
  40b860:	b.eq	40b87c <sqrt@plt+0x9a9c>  // b.none
  40b864:	ldr	w0, [sp, #100]
  40b868:	mov	w2, w0
  40b86c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40b870:	add	x1, x0, #0x5c0
  40b874:	ldr	x0, [sp, #40]
  40b878:	bl	4019c0 <fprintf@plt>
  40b87c:	ldr	w0, [sp, #100]
  40b880:	cmp	w0, #0x0
  40b884:	b.eq	40b978 <sqrt@plt+0x9b98>  // b.none
  40b888:	ldr	x0, [sp, #48]
  40b88c:	bl	401b60 <getc@plt>
  40b890:	str	w0, [sp, #108]
  40b894:	ldr	w0, [sp, #108]
  40b898:	cmn	w0, #0x1
  40b89c:	b.ne	40b8cc <sqrt@plt+0x9aec>  // b.any
  40b8a0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40b8a4:	add	x3, x0, #0x48
  40b8a8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40b8ac:	add	x2, x0, #0x48
  40b8b0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40b8b4:	add	x1, x0, #0x48
  40b8b8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40b8bc:	add	x0, x0, #0x5e0
  40b8c0:	bl	412fa0 <sqrt@plt+0x111c0>
  40b8c4:	mov	w19, #0x0                   	// #0
  40b8c8:	b	40ba74 <sqrt@plt+0x9c94>
  40b8cc:	ldr	x0, [sp, #40]
  40b8d0:	cmp	x0, #0x0
  40b8d4:	b.eq	40b8e4 <sqrt@plt+0x9b04>  // b.none
  40b8d8:	ldr	x1, [sp, #40]
  40b8dc:	ldr	w0, [sp, #108]
  40b8e0:	bl	4019e0 <putc@plt>
  40b8e4:	ldr	w0, [sp, #100]
  40b8e8:	sub	w0, w0, #0x1
  40b8ec:	str	w0, [sp, #100]
  40b8f0:	ldr	w0, [sp, #108]
  40b8f4:	cmp	w0, #0xd
  40b8f8:	b.ne	40b94c <sqrt@plt+0x9b6c>  // b.any
  40b8fc:	ldr	x0, [sp, #48]
  40b900:	bl	401b60 <getc@plt>
  40b904:	str	w0, [sp, #104]
  40b908:	ldr	w0, [sp, #104]
  40b90c:	cmp	w0, #0xa
  40b910:	b.eq	40b930 <sqrt@plt+0x9b50>  // b.none
  40b914:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40b918:	add	x0, x0, #0x4d8
  40b91c:	ldr	w0, [x0]
  40b920:	add	w1, w0, #0x1
  40b924:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40b928:	add	x0, x0, #0x4d8
  40b92c:	str	w1, [x0]
  40b930:	ldr	w0, [sp, #104]
  40b934:	cmn	w0, #0x1
  40b938:	b.eq	40b87c <sqrt@plt+0x9a9c>  // b.none
  40b93c:	ldr	x1, [sp, #48]
  40b940:	ldr	w0, [sp, #104]
  40b944:	bl	401990 <ungetc@plt>
  40b948:	b	40b87c <sqrt@plt+0x9a9c>
  40b94c:	ldr	w0, [sp, #108]
  40b950:	cmp	w0, #0xa
  40b954:	b.ne	40b87c <sqrt@plt+0x9a9c>  // b.any
  40b958:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40b95c:	add	x0, x0, #0x4d8
  40b960:	ldr	w0, [x0]
  40b964:	add	w1, w0, #0x1
  40b968:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40b96c:	add	x0, x0, #0x4d8
  40b970:	str	w1, [x0]
  40b974:	b	40b87c <sqrt@plt+0x9a9c>
  40b978:	ldr	x1, [sp, #40]
  40b97c:	ldr	x0, [sp, #48]
  40b980:	bl	40b28c <sqrt@plt+0x94ac>
  40b984:	add	x0, sp, #0x50
  40b988:	bl	41d084 <_ZdlPvm@@Base+0x1174>
  40b98c:	add	x0, sp, #0x50
  40b990:	ldr	x1, [sp, #48]
  40b994:	bl	409efc <sqrt@plt+0x811c>
  40b998:	cmp	w0, #0x0
  40b99c:	cset	w0, eq  // eq = none
  40b9a0:	and	w0, w0, #0xff
  40b9a4:	cmp	w0, #0x0
  40b9a8:	b.eq	40b9d8 <sqrt@plt+0x9bf8>  // b.none
  40b9ac:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40b9b0:	add	x3, x0, #0x48
  40b9b4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40b9b8:	add	x2, x0, #0x48
  40b9bc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40b9c0:	add	x1, x0, #0x48
  40b9c4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40b9c8:	add	x0, x0, #0x608
  40b9cc:	bl	412fa0 <sqrt@plt+0x111c0>
  40b9d0:	mov	w19, #0x0                   	// #0
  40b9d4:	b	40ba6c <sqrt@plt+0x9c8c>
  40b9d8:	add	x2, sp, #0x50
  40b9dc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40b9e0:	add	x1, x0, #0x628
  40b9e4:	mov	x0, x2
  40b9e8:	bl	40a994 <sqrt@plt+0x8bb4>
  40b9ec:	cmp	x0, #0x0
  40b9f0:	cset	w0, eq  // eq = none
  40b9f4:	and	w0, w0, #0xff
  40b9f8:	cmp	w0, #0x0
  40b9fc:	b.eq	40ba44 <sqrt@plt+0x9c64>  // b.none
  40ba00:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40ba04:	add	x3, x0, #0x48
  40ba08:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40ba0c:	add	x2, x0, #0x48
  40ba10:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40ba14:	add	x1, x0, #0x48
  40ba18:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40ba1c:	add	x0, x0, #0x638
  40ba20:	bl	412fa0 <sqrt@plt+0x111c0>
  40ba24:	ldr	x0, [sp, #40]
  40ba28:	cmp	x0, #0x0
  40ba2c:	b.eq	40ba68 <sqrt@plt+0x9c88>  // b.none
  40ba30:	add	x0, sp, #0x50
  40ba34:	bl	408acc <sqrt@plt+0x6cec>
  40ba38:	ldr	x1, [sp, #40]
  40ba3c:	bl	401970 <fputs@plt>
  40ba40:	b	40ba68 <sqrt@plt+0x9c88>
  40ba44:	ldr	x0, [sp, #40]
  40ba48:	cmp	x0, #0x0
  40ba4c:	b.eq	40ba68 <sqrt@plt+0x9c88>  // b.none
  40ba50:	ldr	x3, [sp, #40]
  40ba54:	mov	x2, #0xa                   	// #10
  40ba58:	mov	x1, #0x1                   	// #1
  40ba5c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40ba60:	add	x0, x0, #0x650
  40ba64:	bl	401d30 <fwrite@plt>
  40ba68:	mov	w19, #0x0                   	// #0
  40ba6c:	add	x0, sp, #0x50
  40ba70:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  40ba74:	mov	w0, w19
  40ba78:	b	40ba90 <sqrt@plt+0x9cb0>
  40ba7c:	mov	x19, x0
  40ba80:	add	x0, sp, #0x50
  40ba84:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  40ba88:	mov	x0, x19
  40ba8c:	bl	401d40 <_Unwind_Resume@plt>
  40ba90:	ldr	x19, [sp, #16]
  40ba94:	ldp	x29, x30, [sp], #112
  40ba98:	ret
  40ba9c:	stp	x29, x30, [sp, #-96]!
  40baa0:	mov	x29, sp
  40baa4:	str	x19, [sp, #16]
  40baa8:	str	x0, [sp, #40]
  40baac:	str	wzr, [sp, #92]
  40bab0:	ldr	x0, [sp, #40]
  40bab4:	ldrb	w0, [x0]
  40bab8:	mov	w1, w0
  40babc:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40bac0:	add	x0, x0, #0x3b0
  40bac4:	bl	408b4c <sqrt@plt+0x6d6c>
  40bac8:	cmp	w0, #0x0
  40bacc:	cset	w0, ne  // ne = any
  40bad0:	and	w0, w0, #0xff
  40bad4:	cmp	w0, #0x0
  40bad8:	b.eq	40baec <sqrt@plt+0x9d0c>  // b.none
  40badc:	ldr	x0, [sp, #40]
  40bae0:	add	x0, x0, #0x1
  40bae4:	str	x0, [sp, #40]
  40bae8:	b	40bab0 <sqrt@plt+0x9cd0>
  40baec:	ldr	x0, [sp, #40]
  40baf0:	ldrb	w0, [x0]
  40baf4:	cmp	w0, #0x0
  40baf8:	b.eq	40bc70 <sqrt@plt+0x9e90>  // b.none
  40bafc:	ldr	x0, [sp, #40]
  40bb00:	str	x0, [sp, #80]
  40bb04:	ldr	x0, [sp, #40]
  40bb08:	add	x0, x0, #0x1
  40bb0c:	str	x0, [sp, #40]
  40bb10:	ldr	x0, [sp, #40]
  40bb14:	ldrb	w0, [x0]
  40bb18:	cmp	w0, #0x0
  40bb1c:	b.eq	40bb48 <sqrt@plt+0x9d68>  // b.none
  40bb20:	ldr	x0, [sp, #40]
  40bb24:	ldrb	w0, [x0]
  40bb28:	mov	w1, w0
  40bb2c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40bb30:	add	x0, x0, #0x3b0
  40bb34:	bl	408b4c <sqrt@plt+0x6d6c>
  40bb38:	cmp	w0, #0x0
  40bb3c:	b.ne	40bb48 <sqrt@plt+0x9d68>  // b.any
  40bb40:	mov	w0, #0x1                   	// #1
  40bb44:	b	40bb4c <sqrt@plt+0x9d6c>
  40bb48:	mov	w0, #0x0                   	// #0
  40bb4c:	cmp	w0, #0x0
  40bb50:	b.eq	40bb58 <sqrt@plt+0x9d78>  // b.none
  40bb54:	b	40bb04 <sqrt@plt+0x9d24>
  40bb58:	str	wzr, [sp, #88]
  40bb5c:	ldr	w0, [sp, #88]
  40bb60:	cmp	w0, #0x3
  40bb64:	b.gt	40bbf8 <sqrt@plt+0x9e18>
  40bb68:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  40bb6c:	add	x0, x0, #0x410
  40bb70:	ldrsw	x1, [sp, #88]
  40bb74:	ldr	x0, [x0, x1, lsl #3]
  40bb78:	bl	4019b0 <strlen@plt>
  40bb7c:	mov	x2, x0
  40bb80:	ldr	x1, [sp, #40]
  40bb84:	ldr	x0, [sp, #80]
  40bb88:	sub	x0, x1, x0
  40bb8c:	cmp	x2, x0
  40bb90:	b.ne	40bbe8 <sqrt@plt+0x9e08>  // b.any
  40bb94:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  40bb98:	add	x0, x0, #0x410
  40bb9c:	ldrsw	x1, [sp, #88]
  40bba0:	ldr	x3, [x0, x1, lsl #3]
  40bba4:	ldr	x1, [sp, #40]
  40bba8:	ldr	x0, [sp, #80]
  40bbac:	sub	x0, x1, x0
  40bbb0:	mov	x2, x0
  40bbb4:	ldr	x1, [sp, #80]
  40bbb8:	mov	x0, x3
  40bbbc:	bl	401a20 <memcmp@plt>
  40bbc0:	cmp	w0, #0x0
  40bbc4:	b.ne	40bbe8 <sqrt@plt+0x9e08>  // b.any
  40bbc8:	ldr	w0, [sp, #88]
  40bbcc:	mov	w1, #0x1                   	// #1
  40bbd0:	lsl	w0, w1, w0
  40bbd4:	mov	w1, w0
  40bbd8:	ldr	w0, [sp, #92]
  40bbdc:	orr	w0, w0, w1
  40bbe0:	str	w0, [sp, #92]
  40bbe4:	b	40bbf8 <sqrt@plt+0x9e18>
  40bbe8:	ldr	w0, [sp, #88]
  40bbec:	add	w0, w0, #0x1
  40bbf0:	str	w0, [sp, #88]
  40bbf4:	b	40bb5c <sqrt@plt+0x9d7c>
  40bbf8:	ldr	w0, [sp, #88]
  40bbfc:	cmp	w0, #0x3
  40bc00:	b.le	40bab0 <sqrt@plt+0x9cd0>
  40bc04:	ldr	x1, [sp, #40]
  40bc08:	ldr	x0, [sp, #80]
  40bc0c:	sub	x0, x1, x0
  40bc10:	mov	w1, w0
  40bc14:	add	x0, sp, #0x30
  40bc18:	mov	w2, w1
  40bc1c:	ldr	x1, [sp, #80]
  40bc20:	bl	41d0b0 <_ZdlPvm@@Base+0x11a0>
  40bc24:	add	x0, sp, #0x30
  40bc28:	mov	w1, #0x0                   	// #0
  40bc2c:	bl	408ae4 <sqrt@plt+0x6d04>
  40bc30:	add	x0, sp, #0x30
  40bc34:	bl	408acc <sqrt@plt+0x6cec>
  40bc38:	mov	x1, x0
  40bc3c:	add	x0, sp, #0x40
  40bc40:	bl	412810 <sqrt@plt+0x10a30>
  40bc44:	add	x1, sp, #0x40
  40bc48:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40bc4c:	add	x3, x0, #0x48
  40bc50:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40bc54:	add	x2, x0, #0x48
  40bc58:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40bc5c:	add	x0, x0, #0x660
  40bc60:	bl	412fa0 <sqrt@plt+0x111c0>
  40bc64:	add	x0, sp, #0x30
  40bc68:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  40bc6c:	b	40bab0 <sqrt@plt+0x9cd0>
  40bc70:	nop
  40bc74:	ldr	w0, [sp, #92]
  40bc78:	b	40bc90 <sqrt@plt+0x9eb0>
  40bc7c:	mov	x19, x0
  40bc80:	add	x0, sp, #0x30
  40bc84:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  40bc88:	mov	x0, x19
  40bc8c:	bl	401d40 <_Unwind_Resume@plt>
  40bc90:	ldr	x19, [sp, #16]
  40bc94:	ldp	x29, x30, [sp], #96
  40bc98:	ret
  40bc9c:	stp	x29, x30, [sp, #-160]!
  40bca0:	mov	x29, sp
  40bca4:	str	x19, [sp, #16]
  40bca8:	str	x0, [sp, #72]
  40bcac:	str	w1, [sp, #68]
  40bcb0:	str	x2, [sp, #56]
  40bcb4:	str	x3, [sp, #48]
  40bcb8:	str	x4, [sp, #40]
  40bcbc:	mov	w0, #0x8                   	// #8
  40bcc0:	str	w0, [sp, #132]
  40bcc4:	mov	w0, #0x10                  	// #16
  40bcc8:	str	w0, [sp, #128]
  40bccc:	add	x0, sp, #0x60
  40bcd0:	bl	41d084 <_ZdlPvm@@Base+0x1174>
  40bcd4:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40bcd8:	add	x0, x0, #0x4d8
  40bcdc:	ldr	w0, [x0]
  40bce0:	str	w0, [sp, #124]
  40bce4:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40bce8:	add	x0, x0, #0x4c8
  40bcec:	ldr	x0, [x0]
  40bcf0:	str	x0, [sp, #112]
  40bcf4:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40bcf8:	add	x0, x0, #0x4c8
  40bcfc:	ldr	x1, [sp, #48]
  40bd00:	str	x1, [x0]
  40bd04:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40bd08:	add	x0, x0, #0x4d8
  40bd0c:	str	wzr, [x0]
  40bd10:	add	x0, sp, #0x60
  40bd14:	ldr	x1, [sp, #56]
  40bd18:	bl	409efc <sqrt@plt+0x811c>
  40bd1c:	cmp	w0, #0x0
  40bd20:	cset	w0, eq  // eq = none
  40bd24:	and	w0, w0, #0xff
  40bd28:	cmp	w0, #0x0
  40bd2c:	b.eq	40bd58 <sqrt@plt+0x9f78>  // b.none
  40bd30:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40bd34:	add	x0, x0, #0x4c8
  40bd38:	ldr	x1, [sp, #112]
  40bd3c:	str	x1, [x0]
  40bd40:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40bd44:	add	x0, x0, #0x4d8
  40bd48:	ldr	w1, [sp, #124]
  40bd4c:	str	w1, [x0]
  40bd50:	mov	w19, #0x0                   	// #0
  40bd54:	b	40c378 <sqrt@plt+0xa598>
  40bd58:	add	x0, sp, #0x60
  40bd5c:	bl	40ca74 <sqrt@plt+0xac94>
  40bd60:	sxtw	x0, w0
  40bd64:	cmp	x0, #0xb
  40bd68:	b.ls	40bd94 <sqrt@plt+0x9fb4>  // b.plast
  40bd6c:	add	x0, sp, #0x60
  40bd70:	bl	408acc <sqrt@plt+0x6cec>
  40bd74:	mov	x3, x0
  40bd78:	mov	x2, #0xb                   	// #11
  40bd7c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40bd80:	add	x1, x0, #0x850
  40bd84:	mov	x0, x3
  40bd88:	bl	401a20 <memcmp@plt>
  40bd8c:	cmp	w0, #0x0
  40bd90:	b.eq	40bd9c <sqrt@plt+0x9fbc>  // b.none
  40bd94:	mov	w0, #0x1                   	// #1
  40bd98:	b	40bda0 <sqrt@plt+0x9fc0>
  40bd9c:	mov	w0, #0x0                   	// #0
  40bda0:	cmp	w0, #0x0
  40bda4:	b.eq	40be44 <sqrt@plt+0xa064>  // b.none
  40bda8:	ldr	x0, [sp, #40]
  40bdac:	cmp	x0, #0x0
  40bdb0:	b.eq	40c354 <sqrt@plt+0xa574>  // b.none
  40bdb4:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bdb8:	add	x0, x0, #0x350
  40bdbc:	ldr	w0, [x0]
  40bdc0:	and	w0, w0, #0x2
  40bdc4:	cmp	w0, #0x0
  40bdc8:	b.eq	40bdfc <sqrt@plt+0xa01c>  // b.none
  40bdcc:	add	x0, sp, #0x60
  40bdd0:	mov	w1, #0x0                   	// #0
  40bdd4:	bl	40ca08 <sqrt@plt+0xac28>
  40bdd8:	ldrb	w0, [x0]
  40bddc:	cmp	w0, #0x25
  40bde0:	b.ne	40bdfc <sqrt@plt+0xa01c>  // b.any
  40bde4:	add	x0, sp, #0x60
  40bde8:	mov	w1, #0x1                   	// #1
  40bdec:	bl	40ca08 <sqrt@plt+0xac28>
  40bdf0:	ldrb	w0, [x0]
  40bdf4:	cmp	w0, #0x21
  40bdf8:	b.eq	40be04 <sqrt@plt+0xa024>  // b.none
  40bdfc:	mov	w0, #0x1                   	// #1
  40be00:	b	40be08 <sqrt@plt+0xa028>
  40be04:	mov	w0, #0x0                   	// #0
  40be08:	cmp	w0, #0x0
  40be0c:	b.eq	40be20 <sqrt@plt+0xa040>  // b.none
  40be10:	add	x0, sp, #0x60
  40be14:	bl	408acc <sqrt@plt+0x6cec>
  40be18:	ldr	x1, [sp, #40]
  40be1c:	bl	401970 <fputs@plt>
  40be20:	add	x0, sp, #0x60
  40be24:	ldr	x1, [sp, #56]
  40be28:	bl	409efc <sqrt@plt+0x811c>
  40be2c:	cmp	w0, #0x0
  40be30:	cset	w0, ne  // ne = any
  40be34:	and	w0, w0, #0xff
  40be38:	cmp	w0, #0x0
  40be3c:	b.eq	40c354 <sqrt@plt+0xa574>  // b.none
  40be40:	b	40bdb4 <sqrt@plt+0x9fd4>
  40be44:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40be48:	add	x0, x0, #0x350
  40be4c:	ldr	w0, [x0]
  40be50:	and	w0, w0, #0x2
  40be54:	cmp	w0, #0x0
  40be58:	b.ne	40be78 <sqrt@plt+0xa098>  // b.any
  40be5c:	ldr	x0, [sp, #40]
  40be60:	cmp	x0, #0x0
  40be64:	b.eq	40be78 <sqrt@plt+0xa098>  // b.none
  40be68:	add	x0, sp, #0x60
  40be6c:	bl	408acc <sqrt@plt+0x6cec>
  40be70:	ldr	x1, [sp, #40]
  40be74:	bl	401970 <fputs@plt>
  40be78:	mov	w0, #0x1                   	// #1
  40be7c:	str	w0, [sp, #156]
  40be80:	str	wzr, [sp, #152]
  40be84:	str	wzr, [sp, #148]
  40be88:	str	wzr, [sp, #144]
  40be8c:	add	x0, sp, #0x60
  40be90:	ldr	x1, [sp, #56]
  40be94:	bl	409efc <sqrt@plt+0x811c>
  40be98:	cmp	w0, #0x0
  40be9c:	cset	w0, eq  // eq = none
  40bea0:	and	w0, w0, #0xff
  40bea4:	cmp	w0, #0x0
  40bea8:	b.ne	40c348 <sqrt@plt+0xa568>  // b.any
  40beac:	mov	w0, #0x1                   	// #1
  40beb0:	str	w0, [sp, #140]
  40beb4:	add	x0, sp, #0x60
  40beb8:	mov	w1, #0x0                   	// #0
  40bebc:	bl	40ca08 <sqrt@plt+0xac28>
  40bec0:	ldrb	w0, [x0]
  40bec4:	cmp	w0, #0x25
  40bec8:	cset	w0, eq  // eq = none
  40becc:	and	w0, w0, #0xff
  40bed0:	cmp	w0, #0x0
  40bed4:	b.eq	40c2f4 <sqrt@plt+0xa514>  // b.none
  40bed8:	add	x0, sp, #0x60
  40bedc:	mov	w1, #0x1                   	// #1
  40bee0:	bl	40ca08 <sqrt@plt+0xac28>
  40bee4:	ldrb	w0, [x0]
  40bee8:	cmp	w0, #0x25
  40beec:	cset	w0, eq  // eq = none
  40bef0:	and	w0, w0, #0xff
  40bef4:	cmp	w0, #0x0
  40bef8:	b.eq	40c2b0 <sqrt@plt+0xa4d0>  // b.none
  40befc:	str	wzr, [sp, #136]
  40bf00:	ldr	w0, [sp, #136]
  40bf04:	cmp	w0, #0xf
  40bf08:	b.gt	40c078 <sqrt@plt+0xa298>
  40bf0c:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  40bf10:	add	x2, x0, #0x4d0
  40bf14:	ldrsw	x1, [sp, #136]
  40bf18:	mov	x0, x1
  40bf1c:	lsl	x0, x0, #1
  40bf20:	add	x0, x0, x1
  40bf24:	lsl	x0, x0, #3
  40bf28:	add	x0, x2, x0
  40bf2c:	ldr	x1, [x0]
  40bf30:	add	x0, sp, #0x60
  40bf34:	bl	40a994 <sqrt@plt+0x8bb4>
  40bf38:	str	x0, [sp, #88]
  40bf3c:	ldr	x0, [sp, #88]
  40bf40:	cmp	x0, #0x0
  40bf44:	cset	w0, ne  // ne = any
  40bf48:	and	w0, w0, #0xff
  40bf4c:	cmp	w0, #0x0
  40bf50:	b.eq	40c068 <sqrt@plt+0xa288>  // b.none
  40bf54:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  40bf58:	add	x2, x0, #0x4d0
  40bf5c:	ldrsw	x1, [sp, #136]
  40bf60:	mov	x0, x1
  40bf64:	lsl	x0, x0, #1
  40bf68:	add	x0, x0, x1
  40bf6c:	lsl	x0, x0, #3
  40bf70:	add	x0, x2, x0
  40bf74:	ldr	x0, [x0, #16]
  40bf78:	asr	x0, x0, #1
  40bf7c:	mov	x1, x0
  40bf80:	ldr	x0, [sp, #72]
  40bf84:	add	x6, x0, x1
  40bf88:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  40bf8c:	add	x2, x0, #0x4d0
  40bf90:	ldrsw	x1, [sp, #136]
  40bf94:	mov	x0, x1
  40bf98:	lsl	x0, x0, #1
  40bf9c:	add	x0, x0, x1
  40bfa0:	lsl	x0, x0, #3
  40bfa4:	add	x0, x2, x0
  40bfa8:	ldr	x0, [x0, #16]
  40bfac:	and	x0, x0, #0x1
  40bfb0:	cmp	x0, #0x0
  40bfb4:	b.eq	40c020 <sqrt@plt+0xa240>  // b.none
  40bfb8:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  40bfbc:	add	x2, x0, #0x4d0
  40bfc0:	ldrsw	x1, [sp, #136]
  40bfc4:	mov	x0, x1
  40bfc8:	lsl	x0, x0, #1
  40bfcc:	add	x0, x0, x1
  40bfd0:	lsl	x0, x0, #3
  40bfd4:	add	x0, x2, x0
  40bfd8:	ldr	x0, [x0, #16]
  40bfdc:	asr	x0, x0, #1
  40bfe0:	mov	x1, x0
  40bfe4:	ldr	x0, [sp, #72]
  40bfe8:	add	x0, x0, x1
  40bfec:	ldr	x2, [x0]
  40bff0:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  40bff4:	add	x3, x0, #0x4d0
  40bff8:	ldrsw	x1, [sp, #136]
  40bffc:	mov	x0, x1
  40c000:	lsl	x0, x0, #1
  40c004:	add	x0, x0, x1
  40c008:	lsl	x0, x0, #3
  40c00c:	add	x0, x3, x0
  40c010:	ldr	x0, [x0, #8]
  40c014:	add	x0, x2, x0
  40c018:	ldr	x5, [x0]
  40c01c:	b	40c044 <sqrt@plt+0xa264>
  40c020:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  40c024:	add	x2, x0, #0x4d0
  40c028:	ldrsw	x1, [sp, #136]
  40c02c:	mov	x0, x1
  40c030:	lsl	x0, x0, #1
  40c034:	add	x0, x0, x1
  40c038:	lsl	x0, x0, #3
  40c03c:	add	x0, x2, x0
  40c040:	ldr	x5, [x0, #8]
  40c044:	ldr	x0, [sp, #88]
  40c048:	ldr	x4, [sp, #40]
  40c04c:	ldr	x3, [sp, #56]
  40c050:	ldr	w2, [sp, #68]
  40c054:	mov	x1, x0
  40c058:	mov	x0, x6
  40c05c:	blr	x5
  40c060:	str	w0, [sp, #140]
  40c064:	b	40c078 <sqrt@plt+0xa298>
  40c068:	ldr	w0, [sp, #136]
  40c06c:	add	w0, w0, #0x1
  40c070:	str	w0, [sp, #136]
  40c074:	b	40bf00 <sqrt@plt+0xa120>
  40c078:	ldr	w0, [sp, #136]
  40c07c:	cmp	w0, #0xf
  40c080:	b.le	40c228 <sqrt@plt+0xa448>
  40c084:	ldr	w0, [sp, #156]
  40c088:	cmp	w0, #0x0
  40c08c:	b.eq	40c228 <sqrt@plt+0xa448>  // b.none
  40c090:	add	x2, sp, #0x60
  40c094:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40c098:	add	x1, x0, #0x860
  40c09c:	mov	x0, x2
  40c0a0:	bl	40a994 <sqrt@plt+0x8bb4>
  40c0a4:	str	x0, [sp, #88]
  40c0a8:	ldr	x0, [sp, #88]
  40c0ac:	cmp	x0, #0x0
  40c0b0:	cset	w0, ne  // ne = any
  40c0b4:	and	w0, w0, #0xff
  40c0b8:	cmp	w0, #0x0
  40c0bc:	b.eq	40c0c8 <sqrt@plt+0xa2e8>  // b.none
  40c0c0:	str	wzr, [sp, #156]
  40c0c4:	b	40c228 <sqrt@plt+0xa448>
  40c0c8:	ldr	w0, [sp, #148]
  40c0cc:	cmp	w0, #0x0
  40c0d0:	b.ne	40c100 <sqrt@plt+0xa320>  // b.any
  40c0d4:	add	x2, sp, #0x60
  40c0d8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40c0dc:	add	x1, x0, #0x870
  40c0e0:	mov	x0, x2
  40c0e4:	bl	40a994 <sqrt@plt+0x8bb4>
  40c0e8:	str	x0, [sp, #88]
  40c0ec:	ldr	x0, [sp, #88]
  40c0f0:	cmp	x0, #0x0
  40c0f4:	b.eq	40c100 <sqrt@plt+0xa320>  // b.none
  40c0f8:	mov	w0, #0x1                   	// #1
  40c0fc:	b	40c104 <sqrt@plt+0xa324>
  40c100:	mov	w0, #0x0                   	// #0
  40c104:	cmp	w0, #0x0
  40c108:	b.eq	40c138 <sqrt@plt+0xa358>  // b.none
  40c10c:	ldr	x0, [sp, #88]
  40c110:	bl	40ba9c <sqrt@plt+0x9cbc>
  40c114:	mov	w1, w0
  40c118:	ldr	x0, [sp, #72]
  40c11c:	ldr	w0, [x0]
  40c120:	orr	w1, w1, w0
  40c124:	ldr	x0, [sp, #72]
  40c128:	str	w1, [x0]
  40c12c:	mov	w0, #0x1                   	// #1
  40c130:	str	w0, [sp, #148]
  40c134:	b	40c228 <sqrt@plt+0xa448>
  40c138:	ldr	w0, [sp, #144]
  40c13c:	cmp	w0, #0x0
  40c140:	b.ne	40c170 <sqrt@plt+0xa390>  // b.any
  40c144:	add	x2, sp, #0x60
  40c148:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40c14c:	add	x1, x0, #0x880
  40c150:	mov	x0, x2
  40c154:	bl	40a994 <sqrt@plt+0x8bb4>
  40c158:	str	x0, [sp, #88]
  40c15c:	ldr	x0, [sp, #88]
  40c160:	cmp	x0, #0x0
  40c164:	b.eq	40c170 <sqrt@plt+0xa390>  // b.none
  40c168:	mov	w0, #0x1                   	// #1
  40c16c:	b	40c174 <sqrt@plt+0xa394>
  40c170:	mov	w0, #0x0                   	// #0
  40c174:	cmp	w0, #0x0
  40c178:	b.eq	40c1d0 <sqrt@plt+0xa3f0>  // b.none
  40c17c:	add	x1, sp, #0x54
  40c180:	add	x0, sp, #0x58
  40c184:	bl	408bac <sqrt@plt+0x6dcc>
  40c188:	cmp	w0, #0x0
  40c18c:	b.eq	40c1ac <sqrt@plt+0xa3cc>  // b.none
  40c190:	ldr	x0, [sp, #72]
  40c194:	ldr	w1, [x0, #4]
  40c198:	ldr	w0, [sp, #84]
  40c19c:	cmp	w1, w0
  40c1a0:	b.cs	40c1ac <sqrt@plt+0xa3cc>  // b.hs, b.nlast
  40c1a4:	mov	w0, #0x1                   	// #1
  40c1a8:	b	40c1b0 <sqrt@plt+0xa3d0>
  40c1ac:	mov	w0, #0x0                   	// #0
  40c1b0:	cmp	w0, #0x0
  40c1b4:	b.eq	40c1c4 <sqrt@plt+0xa3e4>  // b.none
  40c1b8:	ldr	w1, [sp, #84]
  40c1bc:	ldr	x0, [sp, #72]
  40c1c0:	str	w1, [x0, #4]
  40c1c4:	mov	w0, #0x1                   	// #1
  40c1c8:	str	w0, [sp, #144]
  40c1cc:	b	40c228 <sqrt@plt+0xa448>
  40c1d0:	str	wzr, [sp, #136]
  40c1d4:	ldr	w0, [sp, #136]
  40c1d8:	cmp	w0, #0x7
  40c1dc:	b.gt	40c228 <sqrt@plt+0xa448>
  40c1e0:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  40c1e4:	add	x0, x0, #0x490
  40c1e8:	ldrsw	x1, [sp, #136]
  40c1ec:	ldr	x1, [x0, x1, lsl #3]
  40c1f0:	add	x0, sp, #0x60
  40c1f4:	bl	40a994 <sqrt@plt+0x8bb4>
  40c1f8:	cmp	x0, #0x0
  40c1fc:	cset	w0, ne  // ne = any
  40c200:	and	w0, w0, #0xff
  40c204:	cmp	w0, #0x0
  40c208:	b.eq	40c218 <sqrt@plt+0xa438>  // b.none
  40c20c:	mov	w0, #0x1                   	// #1
  40c210:	str	w0, [sp, #152]
  40c214:	b	40c228 <sqrt@plt+0xa448>
  40c218:	ldr	w0, [sp, #136]
  40c21c:	add	w0, w0, #0x1
  40c220:	str	w0, [sp, #136]
  40c224:	b	40c1d4 <sqrt@plt+0xa3f4>
  40c228:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c22c:	add	x0, x0, #0x350
  40c230:	ldr	w0, [x0]
  40c234:	and	w0, w0, #0x4
  40c238:	cmp	w0, #0x0
  40c23c:	b.eq	40c29c <sqrt@plt+0xa4bc>  // b.none
  40c240:	add	x2, sp, #0x60
  40c244:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40c248:	add	x1, x0, #0x890
  40c24c:	mov	x0, x2
  40c250:	bl	40a994 <sqrt@plt+0x8bb4>
  40c254:	cmp	x0, #0x0
  40c258:	b.ne	40c294 <sqrt@plt+0xa4b4>  // b.any
  40c25c:	add	x2, sp, #0x60
  40c260:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40c264:	add	x1, x0, #0x8a0
  40c268:	mov	x0, x2
  40c26c:	bl	40a994 <sqrt@plt+0x8bb4>
  40c270:	cmp	x0, #0x0
  40c274:	b.ne	40c294 <sqrt@plt+0xa4b4>  // b.any
  40c278:	add	x2, sp, #0x60
  40c27c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40c280:	add	x1, x0, #0x8a8
  40c284:	mov	x0, x2
  40c288:	bl	40a994 <sqrt@plt+0x8bb4>
  40c28c:	cmp	x0, #0x0
  40c290:	b.eq	40c29c <sqrt@plt+0xa4bc>  // b.none
  40c294:	mov	w0, #0x1                   	// #1
  40c298:	b	40c2a0 <sqrt@plt+0xa4c0>
  40c29c:	mov	w0, #0x0                   	// #0
  40c2a0:	cmp	w0, #0x0
  40c2a4:	b.eq	40c2f8 <sqrt@plt+0xa518>  // b.none
  40c2a8:	str	wzr, [sp, #140]
  40c2ac:	b	40c2f8 <sqrt@plt+0xa518>
  40c2b0:	add	x0, sp, #0x60
  40c2b4:	mov	w1, #0x1                   	// #1
  40c2b8:	bl	40ca08 <sqrt@plt+0xac28>
  40c2bc:	ldrb	w0, [x0]
  40c2c0:	cmp	w0, #0x21
  40c2c4:	cset	w0, eq  // eq = none
  40c2c8:	and	w0, w0, #0xff
  40c2cc:	cmp	w0, #0x0
  40c2d0:	b.eq	40c2f8 <sqrt@plt+0xa518>  // b.none
  40c2d4:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c2d8:	add	x0, x0, #0x350
  40c2dc:	ldr	w0, [x0]
  40c2e0:	and	w0, w0, #0x2
  40c2e4:	cmp	w0, #0x0
  40c2e8:	b.eq	40c2f8 <sqrt@plt+0xa518>  // b.none
  40c2ec:	str	wzr, [sp, #140]
  40c2f0:	b	40c2f8 <sqrt@plt+0xa518>
  40c2f4:	str	wzr, [sp, #156]
  40c2f8:	ldr	x0, [sp, #40]
  40c2fc:	cmp	x0, #0x0
  40c300:	b.ne	40c31c <sqrt@plt+0xa53c>  // b.any
  40c304:	ldr	w0, [sp, #156]
  40c308:	cmp	w0, #0x0
  40c30c:	b.ne	40c31c <sqrt@plt+0xa53c>  // b.any
  40c310:	ldr	w0, [sp, #152]
  40c314:	cmp	w0, #0x0
  40c318:	b.eq	40c350 <sqrt@plt+0xa570>  // b.none
  40c31c:	ldr	w0, [sp, #140]
  40c320:	cmp	w0, #0x0
  40c324:	b.eq	40be8c <sqrt@plt+0xa0ac>  // b.none
  40c328:	ldr	x0, [sp, #40]
  40c32c:	cmp	x0, #0x0
  40c330:	b.eq	40be8c <sqrt@plt+0xa0ac>  // b.none
  40c334:	add	x0, sp, #0x60
  40c338:	bl	408acc <sqrt@plt+0x6cec>
  40c33c:	ldr	x1, [sp, #40]
  40c340:	bl	401970 <fputs@plt>
  40c344:	b	40be8c <sqrt@plt+0xa0ac>
  40c348:	nop
  40c34c:	b	40c354 <sqrt@plt+0xa574>
  40c350:	nop
  40c354:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40c358:	add	x0, x0, #0x4c8
  40c35c:	ldr	x1, [sp, #112]
  40c360:	str	x1, [x0]
  40c364:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40c368:	add	x0, x0, #0x4d8
  40c36c:	ldr	w1, [sp, #124]
  40c370:	str	w1, [x0]
  40c374:	mov	w19, #0x1                   	// #1
  40c378:	add	x0, sp, #0x60
  40c37c:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  40c380:	cmp	w19, #0x1
  40c384:	b	40c39c <sqrt@plt+0xa5bc>
  40c388:	mov	x19, x0
  40c38c:	add	x0, sp, #0x60
  40c390:	bl	41d2e0 <_ZdlPvm@@Base+0x13d0>
  40c394:	mov	x0, x19
  40c398:	bl	401d40 <_Unwind_Resume@plt>
  40c39c:	ldr	x19, [sp, #16]
  40c3a0:	ldp	x29, x30, [sp], #160
  40c3a4:	ret
  40c3a8:	sub	sp, sp, #0x260
  40c3ac:	stp	x29, x30, [sp]
  40c3b0:	mov	x29, sp
  40c3b4:	str	x19, [sp, #16]
  40c3b8:	str	x0, [sp, #40]
  40c3bc:	str	xzr, [sp, #568]
  40c3c0:	add	x0, sp, #0x238
  40c3c4:	mov	x1, x0
  40c3c8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40c3cc:	add	x0, x0, #0x8b0
  40c3d0:	bl	417b68 <sqrt@plt+0x15d88>
  40c3d4:	str	x0, [sp, #592]
  40c3d8:	ldr	x0, [sp, #592]
  40c3dc:	cmp	x0, #0x0
  40c3e0:	b.ne	40c408 <sqrt@plt+0xa628>  // b.any
  40c3e4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40c3e8:	add	x3, x0, #0x48
  40c3ec:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40c3f0:	add	x2, x0, #0x48
  40c3f4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40c3f8:	add	x1, x0, #0x48
  40c3fc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40c400:	add	x0, x0, #0x8c0
  40c404:	bl	413018 <sqrt@plt+0x11238>
  40c408:	str	wzr, [sp, #604]
  40c40c:	add	x0, sp, #0x38
  40c410:	ldr	x2, [sp, #592]
  40c414:	mov	w1, #0x200                 	// #512
  40c418:	bl	401c80 <fgets@plt>
  40c41c:	cmp	x0, #0x0
  40c420:	cset	w0, ne  // ne = any
  40c424:	and	w0, w0, #0xff
  40c428:	cmp	w0, #0x0
  40c42c:	b.eq	40c4e8 <sqrt@plt+0xa708>  // b.none
  40c430:	ldr	w0, [sp, #604]
  40c434:	add	w0, w0, #0x1
  40c438:	str	w0, [sp, #604]
  40c43c:	add	x2, sp, #0x38
  40c440:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40c444:	add	x1, x0, #0x8d8
  40c448:	mov	x0, x2
  40c44c:	bl	401aa0 <strtok@plt>
  40c450:	str	x0, [sp, #584]
  40c454:	ldr	x0, [sp, #584]
  40c458:	cmp	x0, #0x0
  40c45c:	b.eq	40c4e0 <sqrt@plt+0xa700>  // b.none
  40c460:	ldr	x0, [sp, #584]
  40c464:	ldrb	w0, [x0]
  40c468:	cmp	w0, #0x23
  40c46c:	b.eq	40c4e0 <sqrt@plt+0xa700>  // b.none
  40c470:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40c474:	add	x1, x0, #0x8d8
  40c478:	mov	x0, #0x0                   	// #0
  40c47c:	bl	401aa0 <strtok@plt>
  40c480:	str	x0, [sp, #576]
  40c484:	ldr	x0, [sp, #576]
  40c488:	cmp	x0, #0x0
  40c48c:	b.ne	40c4c0 <sqrt@plt+0xa6e0>  // b.any
  40c490:	ldr	x6, [sp, #568]
  40c494:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40c498:	add	x5, x0, #0x48
  40c49c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40c4a0:	add	x4, x0, #0x48
  40c4a4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40c4a8:	add	x3, x0, #0x48
  40c4ac:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40c4b0:	add	x2, x0, #0x8e0
  40c4b4:	ldr	w1, [sp, #604]
  40c4b8:	mov	x0, x6
  40c4bc:	bl	4130f4 <sqrt@plt+0x11314>
  40c4c0:	ldr	x1, [sp, #584]
  40c4c4:	ldr	x0, [sp, #40]
  40c4c8:	bl	4091dc <sqrt@plt+0x73fc>
  40c4cc:	mov	x19, x0
  40c4d0:	ldr	x0, [sp, #576]
  40c4d4:	bl	41e110 <_ZdlPvm@@Base+0x2200>
  40c4d8:	str	x0, [x19, #64]
  40c4dc:	b	40c40c <sqrt@plt+0xa62c>
  40c4e0:	nop
  40c4e4:	b	40c40c <sqrt@plt+0xa62c>
  40c4e8:	ldr	x0, [sp, #568]
  40c4ec:	bl	401a40 <free@plt>
  40c4f0:	ldr	x0, [sp, #592]
  40c4f4:	bl	401a00 <fclose@plt>
  40c4f8:	nop
  40c4fc:	ldr	x19, [sp, #16]
  40c500:	ldp	x29, x30, [sp]
  40c504:	add	sp, sp, #0x260
  40c508:	ret
  40c50c:	stp	x29, x30, [sp, #-64]!
  40c510:	mov	x29, sp
  40c514:	str	x0, [sp, #24]
  40c518:	str	x1, [sp, #16]
  40c51c:	ldr	x0, [sp, #24]
  40c520:	bl	40ca74 <sqrt@plt+0xac94>
  40c524:	str	w0, [sp, #44]
  40c528:	ldr	x0, [sp, #24]
  40c52c:	bl	408acc <sqrt@plt+0x6cec>
  40c530:	str	x0, [sp, #32]
  40c534:	str	wzr, [sp, #60]
  40c538:	ldr	x0, [sp, #32]
  40c53c:	ldrb	w0, [x0]
  40c540:	cmp	w0, #0x28
  40c544:	b.ne	40c554 <sqrt@plt+0xa774>  // b.any
  40c548:	mov	w0, #0x1                   	// #1
  40c54c:	str	w0, [sp, #60]
  40c550:	b	40c5b4 <sqrt@plt+0xa7d4>
  40c554:	str	wzr, [sp, #56]
  40c558:	ldr	w1, [sp, #56]
  40c55c:	ldr	w0, [sp, #44]
  40c560:	cmp	w1, w0
  40c564:	b.ge	40c5b4 <sqrt@plt+0xa7d4>  // b.tcont
  40c568:	ldrsw	x0, [sp, #56]
  40c56c:	ldr	x1, [sp, #32]
  40c570:	add	x0, x1, x0
  40c574:	ldrb	w0, [x0]
  40c578:	cmp	w0, #0x20
  40c57c:	b.ls	40c598 <sqrt@plt+0xa7b8>  // b.plast
  40c580:	ldrsw	x0, [sp, #56]
  40c584:	ldr	x1, [sp, #32]
  40c588:	add	x0, x1, x0
  40c58c:	ldrb	w0, [x0]
  40c590:	cmp	w0, #0x7e
  40c594:	b.ls	40c5a4 <sqrt@plt+0xa7c4>  // b.plast
  40c598:	mov	w0, #0x1                   	// #1
  40c59c:	str	w0, [sp, #60]
  40c5a0:	b	40c5b4 <sqrt@plt+0xa7d4>
  40c5a4:	ldr	w0, [sp, #56]
  40c5a8:	add	w0, w0, #0x1
  40c5ac:	str	w0, [sp, #56]
  40c5b0:	b	40c558 <sqrt@plt+0xa778>
  40c5b4:	ldr	w0, [sp, #60]
  40c5b8:	cmp	w0, #0x0
  40c5bc:	b.ne	40c5d0 <sqrt@plt+0xa7f0>  // b.any
  40c5c0:	ldr	x1, [sp, #16]
  40c5c4:	ldr	x0, [sp, #24]
  40c5c8:	bl	41e054 <_ZdlPvm@@Base+0x2144>
  40c5cc:	b	40c868 <sqrt@plt+0xaa88>
  40c5d0:	str	wzr, [sp, #52]
  40c5d4:	str	wzr, [sp, #48]
  40c5d8:	ldr	w1, [sp, #48]
  40c5dc:	ldr	w0, [sp, #44]
  40c5e0:	cmp	w1, w0
  40c5e4:	b.ge	40c668 <sqrt@plt+0xa888>  // b.tcont
  40c5e8:	ldrsw	x0, [sp, #48]
  40c5ec:	ldr	x1, [sp, #32]
  40c5f0:	add	x0, x1, x0
  40c5f4:	ldrb	w0, [x0]
  40c5f8:	cmp	w0, #0x28
  40c5fc:	b.ne	40c610 <sqrt@plt+0xa830>  // b.any
  40c600:	ldr	w0, [sp, #52]
  40c604:	add	w0, w0, #0x1
  40c608:	str	w0, [sp, #52]
  40c60c:	b	40c654 <sqrt@plt+0xa874>
  40c610:	ldrsw	x0, [sp, #48]
  40c614:	ldr	x1, [sp, #32]
  40c618:	add	x0, x1, x0
  40c61c:	ldrb	w0, [x0]
  40c620:	cmp	w0, #0x29
  40c624:	b.ne	40c648 <sqrt@plt+0xa868>  // b.any
  40c628:	ldr	w0, [sp, #52]
  40c62c:	sub	w0, w0, #0x1
  40c630:	str	w0, [sp, #52]
  40c634:	ldr	w0, [sp, #52]
  40c638:	cmp	w0, #0x0
  40c63c:	b.ge	40c648 <sqrt@plt+0xa868>  // b.tcont
  40c640:	mov	w0, #0x1                   	// #1
  40c644:	b	40c64c <sqrt@plt+0xa86c>
  40c648:	mov	w0, #0x0                   	// #0
  40c64c:	cmp	w0, #0x0
  40c650:	b.ne	40c664 <sqrt@plt+0xa884>  // b.any
  40c654:	ldr	w0, [sp, #48]
  40c658:	add	w0, w0, #0x1
  40c65c:	str	w0, [sp, #48]
  40c660:	b	40c5d8 <sqrt@plt+0xa7f8>
  40c664:	nop
  40c668:	ldr	x1, [sp, #16]
  40c66c:	mov	w0, #0x28                  	// #40
  40c670:	bl	4019e0 <putc@plt>
  40c674:	str	wzr, [sp, #48]
  40c678:	ldr	w1, [sp, #48]
  40c67c:	ldr	w0, [sp, #44]
  40c680:	cmp	w1, w0
  40c684:	b.ge	40c85c <sqrt@plt+0xaa7c>  // b.tcont
  40c688:	ldrsw	x0, [sp, #48]
  40c68c:	ldr	x1, [sp, #32]
  40c690:	add	x0, x1, x0
  40c694:	ldrb	w0, [x0]
  40c698:	cmp	w0, #0x5c
  40c69c:	b.eq	40c730 <sqrt@plt+0xa950>  // b.none
  40c6a0:	cmp	w0, #0x5c
  40c6a4:	b.gt	40c7d8 <sqrt@plt+0xa9f8>
  40c6a8:	cmp	w0, #0x29
  40c6ac:	b.gt	40c7d8 <sqrt@plt+0xa9f8>
  40c6b0:	cmp	w0, #0x28
  40c6b4:	b.ge	40c6fc <sqrt@plt+0xa91c>  // b.tcont
  40c6b8:	cmp	w0, #0xd
  40c6bc:	b.eq	40c768 <sqrt@plt+0xa988>  // b.none
  40c6c0:	cmp	w0, #0xd
  40c6c4:	b.gt	40c7d8 <sqrt@plt+0xa9f8>
  40c6c8:	cmp	w0, #0xc
  40c6cc:	b.eq	40c7bc <sqrt@plt+0xa9dc>  // b.none
  40c6d0:	cmp	w0, #0xc
  40c6d4:	b.gt	40c7d8 <sqrt@plt+0xa9f8>
  40c6d8:	cmp	w0, #0xa
  40c6dc:	b.eq	40c74c <sqrt@plt+0xa96c>  // b.none
  40c6e0:	cmp	w0, #0xa
  40c6e4:	b.gt	40c7d8 <sqrt@plt+0xa9f8>
  40c6e8:	cmp	w0, #0x8
  40c6ec:	b.eq	40c7a0 <sqrt@plt+0xa9c0>  // b.none
  40c6f0:	cmp	w0, #0x9
  40c6f4:	b.eq	40c784 <sqrt@plt+0xa9a4>  // b.none
  40c6f8:	b	40c7d8 <sqrt@plt+0xa9f8>
  40c6fc:	ldr	w0, [sp, #52]
  40c700:	cmp	w0, #0x0
  40c704:	b.eq	40c714 <sqrt@plt+0xa934>  // b.none
  40c708:	ldr	x1, [sp, #16]
  40c70c:	mov	w0, #0x5c                  	// #92
  40c710:	bl	4019e0 <putc@plt>
  40c714:	ldrsw	x0, [sp, #48]
  40c718:	ldr	x1, [sp, #32]
  40c71c:	add	x0, x1, x0
  40c720:	ldrb	w0, [x0]
  40c724:	ldr	x1, [sp, #16]
  40c728:	bl	4019e0 <putc@plt>
  40c72c:	b	40c84c <sqrt@plt+0xaa6c>
  40c730:	ldr	x3, [sp, #16]
  40c734:	mov	x2, #0x2                   	// #2
  40c738:	mov	x1, #0x1                   	// #1
  40c73c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40c740:	add	x0, x0, #0x8f8
  40c744:	bl	401d30 <fwrite@plt>
  40c748:	b	40c84c <sqrt@plt+0xaa6c>
  40c74c:	ldr	x3, [sp, #16]
  40c750:	mov	x2, #0x2                   	// #2
  40c754:	mov	x1, #0x1                   	// #1
  40c758:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40c75c:	add	x0, x0, #0x900
  40c760:	bl	401d30 <fwrite@plt>
  40c764:	b	40c84c <sqrt@plt+0xaa6c>
  40c768:	ldr	x3, [sp, #16]
  40c76c:	mov	x2, #0x2                   	// #2
  40c770:	mov	x1, #0x1                   	// #1
  40c774:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40c778:	add	x0, x0, #0x908
  40c77c:	bl	401d30 <fwrite@plt>
  40c780:	b	40c84c <sqrt@plt+0xaa6c>
  40c784:	ldr	x3, [sp, #16]
  40c788:	mov	x2, #0x2                   	// #2
  40c78c:	mov	x1, #0x1                   	// #1
  40c790:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40c794:	add	x0, x0, #0x910
  40c798:	bl	401d30 <fwrite@plt>
  40c79c:	b	40c84c <sqrt@plt+0xaa6c>
  40c7a0:	ldr	x3, [sp, #16]
  40c7a4:	mov	x2, #0x2                   	// #2
  40c7a8:	mov	x1, #0x1                   	// #1
  40c7ac:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40c7b0:	add	x0, x0, #0x918
  40c7b4:	bl	401d30 <fwrite@plt>
  40c7b8:	b	40c84c <sqrt@plt+0xaa6c>
  40c7bc:	ldr	x3, [sp, #16]
  40c7c0:	mov	x2, #0x2                   	// #2
  40c7c4:	mov	x1, #0x1                   	// #1
  40c7c8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40c7cc:	add	x0, x0, #0x920
  40c7d0:	bl	401d30 <fwrite@plt>
  40c7d4:	b	40c84c <sqrt@plt+0xaa6c>
  40c7d8:	ldrsw	x0, [sp, #48]
  40c7dc:	ldr	x1, [sp, #32]
  40c7e0:	add	x0, x1, x0
  40c7e4:	ldrb	w0, [x0]
  40c7e8:	cmp	w0, #0x1f
  40c7ec:	b.ls	40c808 <sqrt@plt+0xaa28>  // b.plast
  40c7f0:	ldrsw	x0, [sp, #48]
  40c7f4:	ldr	x1, [sp, #32]
  40c7f8:	add	x0, x1, x0
  40c7fc:	ldrb	w0, [x0]
  40c800:	cmp	w0, #0x7e
  40c804:	b.ls	40c830 <sqrt@plt+0xaa50>  // b.plast
  40c808:	ldrsw	x0, [sp, #48]
  40c80c:	ldr	x1, [sp, #32]
  40c810:	add	x0, x1, x0
  40c814:	ldrb	w0, [x0]
  40c818:	mov	w2, w0
  40c81c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40c820:	add	x1, x0, #0x928
  40c824:	ldr	x0, [sp, #16]
  40c828:	bl	4019c0 <fprintf@plt>
  40c82c:	b	40c848 <sqrt@plt+0xaa68>
  40c830:	ldrsw	x0, [sp, #48]
  40c834:	ldr	x1, [sp, #32]
  40c838:	add	x0, x1, x0
  40c83c:	ldrb	w0, [x0]
  40c840:	ldr	x1, [sp, #16]
  40c844:	bl	4019e0 <putc@plt>
  40c848:	nop
  40c84c:	ldr	w0, [sp, #48]
  40c850:	add	w0, w0, #0x1
  40c854:	str	w0, [sp, #48]
  40c858:	b	40c678 <sqrt@plt+0xa898>
  40c85c:	ldr	x1, [sp, #16]
  40c860:	mov	w0, #0x29                  	// #41
  40c864:	bl	4019e0 <putc@plt>
  40c868:	ldp	x29, x30, [sp], #64
  40c86c:	ret
  40c870:	stp	x29, x30, [sp, #-48]!
  40c874:	mov	x29, sp
  40c878:	str	x0, [sp, #24]
  40c87c:	str	x1, [sp, #16]
  40c880:	ldr	x0, [sp, #24]
  40c884:	ldr	w0, [x0]
  40c888:	cmp	w0, #0x0
  40c88c:	b.eq	40c918 <sqrt@plt+0xab38>  // b.none
  40c890:	ldr	x3, [sp, #16]
  40c894:	mov	x2, #0xd                   	// #13
  40c898:	mov	x1, #0x1                   	// #1
  40c89c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40c8a0:	add	x0, x0, #0x930
  40c8a4:	bl	401d30 <fwrite@plt>
  40c8a8:	str	wzr, [sp, #44]
  40c8ac:	ldr	w0, [sp, #44]
  40c8b0:	cmp	w0, #0x3
  40c8b4:	b.gt	40c90c <sqrt@plt+0xab2c>
  40c8b8:	ldr	x0, [sp, #24]
  40c8bc:	ldr	w0, [x0]
  40c8c0:	ldr	w1, [sp, #44]
  40c8c4:	mov	w2, #0x1                   	// #1
  40c8c8:	lsl	w1, w2, w1
  40c8cc:	and	w0, w0, w1
  40c8d0:	cmp	w0, #0x0
  40c8d4:	b.eq	40c8fc <sqrt@plt+0xab1c>  // b.none
  40c8d8:	ldr	x1, [sp, #16]
  40c8dc:	mov	w0, #0x20                  	// #32
  40c8e0:	bl	4019e0 <putc@plt>
  40c8e4:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  40c8e8:	add	x0, x0, #0x410
  40c8ec:	ldrsw	x1, [sp, #44]
  40c8f0:	ldr	x0, [x0, x1, lsl #3]
  40c8f4:	ldr	x1, [sp, #16]
  40c8f8:	bl	401970 <fputs@plt>
  40c8fc:	ldr	w0, [sp, #44]
  40c900:	add	w0, w0, #0x1
  40c904:	str	w0, [sp, #44]
  40c908:	b	40c8ac <sqrt@plt+0xaacc>
  40c90c:	ldr	x1, [sp, #16]
  40c910:	mov	w0, #0xa                   	// #10
  40c914:	bl	4019e0 <putc@plt>
  40c918:	nop
  40c91c:	ldp	x29, x30, [sp], #48
  40c920:	ret
  40c924:	stp	x29, x30, [sp, #-32]!
  40c928:	mov	x29, sp
  40c92c:	str	x0, [sp, #24]
  40c930:	str	x1, [sp, #16]
  40c934:	ldr	x0, [sp, #24]
  40c938:	ldr	w0, [x0, #4]
  40c93c:	cmp	w0, #0x0
  40c940:	b.eq	40c960 <sqrt@plt+0xab80>  // b.none
  40c944:	ldr	x0, [sp, #24]
  40c948:	ldr	w0, [x0, #4]
  40c94c:	mov	w2, w0
  40c950:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40c954:	add	x1, x0, #0x940
  40c958:	ldr	x0, [sp, #16]
  40c95c:	bl	4019c0 <fprintf@plt>
  40c960:	nop
  40c964:	ldp	x29, x30, [sp], #32
  40c968:	ret
  40c96c:	stp	x29, x30, [sp, #-32]!
  40c970:	mov	x29, sp
  40c974:	str	w0, [sp, #28]
  40c978:	str	w1, [sp, #24]
  40c97c:	ldr	w0, [sp, #28]
  40c980:	cmp	w0, #0x1
  40c984:	b.ne	40c9e0 <sqrt@plt+0xac00>  // b.any
  40c988:	ldr	w1, [sp, #24]
  40c98c:	mov	w0, #0xffff                	// #65535
  40c990:	cmp	w1, w0
  40c994:	b.ne	40c9e0 <sqrt@plt+0xac00>  // b.any
  40c998:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40c99c:	add	x0, x0, #0x4c0
  40c9a0:	bl	41227c <sqrt@plt+0x1049c>
  40c9a4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40c9a8:	add	x1, x0, #0x958
  40c9ac:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40c9b0:	add	x0, x0, #0x3b0
  40c9b4:	bl	412158 <sqrt@plt+0x10378>
  40c9b8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40c9bc:	add	x0, x0, #0x4b0
  40c9c0:	bl	41d084 <_ZdlPvm@@Base+0x1174>
  40c9c4:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  40c9c8:	add	x2, x0, #0x250
  40c9cc:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40c9d0:	add	x1, x0, #0x4b0
  40c9d4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x10f0>
  40c9d8:	add	x0, x0, #0x2e0
  40c9dc:	bl	401bd0 <__cxa_atexit@plt>
  40c9e0:	nop
  40c9e4:	ldp	x29, x30, [sp], #32
  40c9e8:	ret
  40c9ec:	stp	x29, x30, [sp, #-16]!
  40c9f0:	mov	x29, sp
  40c9f4:	mov	w1, #0xffff                	// #65535
  40c9f8:	mov	w0, #0x1                   	// #1
  40c9fc:	bl	40c96c <sqrt@plt+0xab8c>
  40ca00:	ldp	x29, x30, [sp], #16
  40ca04:	ret
  40ca08:	stp	x29, x30, [sp, #-32]!
  40ca0c:	mov	x29, sp
  40ca10:	str	x0, [sp, #24]
  40ca14:	str	w1, [sp, #20]
  40ca18:	ldr	w0, [sp, #20]
  40ca1c:	cmp	w0, #0x0
  40ca20:	b.lt	40ca40 <sqrt@plt+0xac60>  // b.tstop
  40ca24:	ldr	x0, [sp, #24]
  40ca28:	ldr	w0, [x0, #8]
  40ca2c:	ldr	w1, [sp, #20]
  40ca30:	cmp	w1, w0
  40ca34:	b.ge	40ca40 <sqrt@plt+0xac60>  // b.tcont
  40ca38:	mov	w0, #0x1                   	// #1
  40ca3c:	b	40ca44 <sqrt@plt+0xac64>
  40ca40:	mov	w0, #0x0                   	// #0
  40ca44:	mov	w3, w0
  40ca48:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40ca4c:	add	x2, x0, #0x1d8
  40ca50:	mov	w1, #0x62                  	// #98
  40ca54:	mov	w0, w3
  40ca58:	bl	408a68 <sqrt@plt+0x6c88>
  40ca5c:	ldr	x0, [sp, #24]
  40ca60:	ldr	x1, [x0]
  40ca64:	ldrsw	x0, [sp, #20]
  40ca68:	add	x0, x1, x0
  40ca6c:	ldp	x29, x30, [sp], #32
  40ca70:	ret
  40ca74:	sub	sp, sp, #0x10
  40ca78:	str	x0, [sp, #8]
  40ca7c:	ldr	x0, [sp, #8]
  40ca80:	ldr	w0, [x0, #8]
  40ca84:	add	sp, sp, #0x10
  40ca88:	ret
  40ca8c:	stp	x29, x30, [sp, #-32]!
  40ca90:	mov	x29, sp
  40ca94:	str	x0, [sp, #24]
  40ca98:	str	x1, [sp, #16]
  40ca9c:	ldr	x0, [sp, #24]
  40caa0:	ldr	w1, [x0, #8]
  40caa4:	ldr	x0, [sp, #16]
  40caa8:	ldr	w0, [x0, #8]
  40caac:	cmp	w1, w0
  40cab0:	b.ne	40cafc <sqrt@plt+0xad1c>  // b.any
  40cab4:	ldr	x0, [sp, #24]
  40cab8:	ldr	w0, [x0, #8]
  40cabc:	cmp	w0, #0x0
  40cac0:	b.eq	40caf4 <sqrt@plt+0xad14>  // b.none
  40cac4:	ldr	x0, [sp, #24]
  40cac8:	ldr	x3, [x0]
  40cacc:	ldr	x0, [sp, #16]
  40cad0:	ldr	x1, [x0]
  40cad4:	ldr	x0, [sp, #24]
  40cad8:	ldr	w0, [x0, #8]
  40cadc:	sxtw	x0, w0
  40cae0:	mov	x2, x0
  40cae4:	mov	x0, x3
  40cae8:	bl	401a20 <memcmp@plt>
  40caec:	cmp	w0, #0x0
  40caf0:	b.ne	40cafc <sqrt@plt+0xad1c>  // b.any
  40caf4:	mov	w0, #0x1                   	// #1
  40caf8:	b	40cb00 <sqrt@plt+0xad20>
  40cafc:	mov	w0, #0x0                   	// #0
  40cb00:	ldp	x29, x30, [sp], #32
  40cb04:	ret
  40cb08:	stp	x29, x30, [sp, #-32]!
  40cb0c:	mov	x29, sp
  40cb10:	str	x0, [sp, #24]
  40cb14:	ldr	x0, [sp, #24]
  40cb18:	mov	x1, #0x4                   	// #4
  40cb1c:	str	x1, [x0]
  40cb20:	ldr	x0, [sp, #24]
  40cb24:	ldr	x0, [x0]
  40cb28:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40cb2c:	cmp	x0, x1
  40cb30:	b.hi	40cb3c <sqrt@plt+0xad5c>  // b.pmore
  40cb34:	lsl	x0, x0, #2
  40cb38:	b	40cb40 <sqrt@plt+0xad60>
  40cb3c:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  40cb40:	bl	401960 <_Znam@plt>
  40cb44:	mov	x1, x0
  40cb48:	ldr	x0, [sp, #24]
  40cb4c:	str	x1, [x0, #16]
  40cb50:	ldr	x0, [sp, #24]
  40cb54:	str	xzr, [x0, #8]
  40cb58:	nop
  40cb5c:	ldp	x29, x30, [sp], #32
  40cb60:	ret
  40cb64:	stp	x29, x30, [sp, #-32]!
  40cb68:	mov	x29, sp
  40cb6c:	str	x0, [sp, #24]
  40cb70:	str	x1, [sp, #16]
  40cb74:	ldr	x0, [sp, #16]
  40cb78:	cmp	x0, #0x0
  40cb7c:	b.ne	40cba4 <sqrt@plt+0xadc4>  // b.any
  40cb80:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40cb84:	add	x3, x0, #0x48
  40cb88:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40cb8c:	add	x2, x0, #0x48
  40cb90:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40cb94:	add	x1, x0, #0x48
  40cb98:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40cb9c:	add	x0, x0, #0x988
  40cba0:	bl	413018 <sqrt@plt+0x11238>
  40cba4:	ldr	x0, [sp, #24]
  40cba8:	ldr	x1, [sp, #16]
  40cbac:	str	x1, [x0]
  40cbb0:	ldr	x0, [sp, #24]
  40cbb4:	ldr	x0, [x0]
  40cbb8:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40cbbc:	cmp	x0, x1
  40cbc0:	b.hi	40cbcc <sqrt@plt+0xadec>  // b.pmore
  40cbc4:	lsl	x0, x0, #2
  40cbc8:	b	40cbd0 <sqrt@plt+0xadf0>
  40cbcc:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  40cbd0:	bl	401960 <_Znam@plt>
  40cbd4:	mov	x1, x0
  40cbd8:	ldr	x0, [sp, #24]
  40cbdc:	str	x1, [x0, #16]
  40cbe0:	ldr	x0, [sp, #24]
  40cbe4:	str	xzr, [x0, #8]
  40cbe8:	nop
  40cbec:	ldp	x29, x30, [sp], #32
  40cbf0:	ret
  40cbf4:	stp	x29, x30, [sp, #-32]!
  40cbf8:	mov	x29, sp
  40cbfc:	str	x0, [sp, #24]
  40cc00:	ldr	x0, [sp, #24]
  40cc04:	ldr	x0, [x0, #16]
  40cc08:	cmp	x0, #0x0
  40cc0c:	b.eq	40cc1c <sqrt@plt+0xae3c>  // b.none
  40cc10:	ldr	x0, [sp, #24]
  40cc14:	ldr	x0, [x0, #16]
  40cc18:	bl	401c20 <_ZdaPv@plt>
  40cc1c:	nop
  40cc20:	ldp	x29, x30, [sp], #32
  40cc24:	ret
  40cc28:	stp	x29, x30, [sp, #-48]!
  40cc2c:	mov	x29, sp
  40cc30:	str	x0, [sp, #24]
  40cc34:	str	w1, [sp, #20]
  40cc38:	ldr	x0, [sp, #24]
  40cc3c:	ldr	x1, [x0, #8]
  40cc40:	ldr	x0, [sp, #24]
  40cc44:	ldr	x0, [x0]
  40cc48:	cmp	x1, x0
  40cc4c:	b.cc	40cd08 <sqrt@plt+0xaf28>  // b.lo, b.ul, b.last
  40cc50:	ldr	x0, [sp, #24]
  40cc54:	ldr	x0, [x0, #16]
  40cc58:	str	x0, [sp, #32]
  40cc5c:	ldr	x0, [sp, #24]
  40cc60:	ldr	x0, [x0]
  40cc64:	lsl	x1, x0, #1
  40cc68:	ldr	x0, [sp, #24]
  40cc6c:	str	x1, [x0]
  40cc70:	ldr	x0, [sp, #24]
  40cc74:	ldr	x0, [x0]
  40cc78:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40cc7c:	cmp	x0, x1
  40cc80:	b.hi	40cca0 <sqrt@plt+0xaec0>  // b.pmore
  40cc84:	lsl	x0, x0, #2
  40cc88:	bl	401960 <_Znam@plt>
  40cc8c:	mov	x1, x0
  40cc90:	ldr	x0, [sp, #24]
  40cc94:	str	x1, [x0, #16]
  40cc98:	str	xzr, [sp, #40]
  40cc9c:	b	40cca4 <sqrt@plt+0xaec4>
  40cca0:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  40cca4:	ldr	x0, [sp, #24]
  40cca8:	ldr	x0, [x0, #8]
  40ccac:	ldr	x1, [sp, #40]
  40ccb0:	cmp	x1, x0
  40ccb4:	b.cs	40ccf4 <sqrt@plt+0xaf14>  // b.hs, b.nlast
  40ccb8:	ldr	x0, [sp, #40]
  40ccbc:	lsl	x0, x0, #2
  40ccc0:	ldr	x1, [sp, #32]
  40ccc4:	add	x1, x1, x0
  40ccc8:	ldr	x0, [sp, #24]
  40cccc:	ldr	x2, [x0, #16]
  40ccd0:	ldr	x0, [sp, #40]
  40ccd4:	lsl	x0, x0, #2
  40ccd8:	add	x0, x2, x0
  40ccdc:	ldr	w1, [x1]
  40cce0:	str	w1, [x0]
  40cce4:	ldr	x0, [sp, #40]
  40cce8:	add	x0, x0, #0x1
  40ccec:	str	x0, [sp, #40]
  40ccf0:	b	40cca4 <sqrt@plt+0xaec4>
  40ccf4:	ldr	x0, [sp, #32]
  40ccf8:	cmp	x0, #0x0
  40ccfc:	b.eq	40cd08 <sqrt@plt+0xaf28>  // b.none
  40cd00:	ldr	x0, [sp, #32]
  40cd04:	bl	401c20 <_ZdaPv@plt>
  40cd08:	ldr	x0, [sp, #24]
  40cd0c:	ldr	x1, [x0, #16]
  40cd10:	ldr	x0, [sp, #24]
  40cd14:	ldr	x0, [x0, #8]
  40cd18:	lsl	x0, x0, #2
  40cd1c:	add	x0, x1, x0
  40cd20:	ldr	w1, [sp, #20]
  40cd24:	str	w1, [x0]
  40cd28:	ldr	x0, [sp, #24]
  40cd2c:	ldr	x0, [x0, #8]
  40cd30:	add	x1, x0, #0x1
  40cd34:	ldr	x0, [sp, #24]
  40cd38:	str	x1, [x0, #8]
  40cd3c:	nop
  40cd40:	ldp	x29, x30, [sp], #48
  40cd44:	ret
  40cd48:	stp	x29, x30, [sp, #-64]!
  40cd4c:	mov	x29, sp
  40cd50:	stp	x19, x20, [sp, #16]
  40cd54:	str	x21, [sp, #32]
  40cd58:	str	x0, [sp, #56]
  40cd5c:	ldr	x0, [sp, #56]
  40cd60:	str	xzr, [x0, #8]
  40cd64:	ldr	x0, [sp, #56]
  40cd68:	mov	x1, #0x80                  	// #128
  40cd6c:	str	x1, [x0]
  40cd70:	ldr	x0, [sp, #56]
  40cd74:	ldr	x19, [x0]
  40cd78:	mov	x0, #0x1ffffffffffffffe    	// #2305843009213693950
  40cd7c:	cmp	x19, x0
  40cd80:	b.hi	40cda0 <sqrt@plt+0xafc0>  // b.pmore
  40cd84:	lsl	x0, x19, #2
  40cd88:	bl	401960 <_Znam@plt>
  40cd8c:	mov	x21, x0
  40cd90:	mov	x20, x21
  40cd94:	sub	x0, x19, #0x1
  40cd98:	mov	x19, x0
  40cd9c:	b	40cda4 <sqrt@plt+0xafc4>
  40cda0:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  40cda4:	cmp	x19, #0x0
  40cda8:	b.lt	40cdc0 <sqrt@plt+0xafe0>  // b.tstop
  40cdac:	mov	x0, x20
  40cdb0:	bl	40fd3c <sqrt@plt+0xdf5c>
  40cdb4:	add	x20, x20, #0x4
  40cdb8:	sub	x19, x19, #0x1
  40cdbc:	b	40cda4 <sqrt@plt+0xafc4>
  40cdc0:	ldr	x0, [sp, #56]
  40cdc4:	str	x21, [x0, #16]
  40cdc8:	nop
  40cdcc:	ldp	x19, x20, [sp, #16]
  40cdd0:	ldr	x21, [sp, #32]
  40cdd4:	ldp	x29, x30, [sp], #64
  40cdd8:	ret
  40cddc:	stp	x29, x30, [sp, #-32]!
  40cde0:	mov	x29, sp
  40cde4:	str	x0, [sp, #24]
  40cde8:	ldr	x0, [sp, #24]
  40cdec:	ldr	x0, [x0, #16]
  40cdf0:	cmp	x0, #0x0
  40cdf4:	b.eq	40ce04 <sqrt@plt+0xb024>  // b.none
  40cdf8:	ldr	x0, [sp, #24]
  40cdfc:	ldr	x0, [x0, #16]
  40ce00:	bl	401c20 <_ZdaPv@plt>
  40ce04:	nop
  40ce08:	ldp	x29, x30, [sp], #32
  40ce0c:	ret
  40ce10:	stp	x29, x30, [sp, #-80]!
  40ce14:	mov	x29, sp
  40ce18:	stp	x19, x20, [sp, #16]
  40ce1c:	str	x21, [sp, #32]
  40ce20:	str	x0, [sp, #56]
  40ce24:	str	w1, [sp, #48]
  40ce28:	ldr	x0, [sp, #56]
  40ce2c:	ldr	x1, [x0, #8]
  40ce30:	ldr	x0, [sp, #56]
  40ce34:	ldr	x0, [x0]
  40ce38:	cmp	x1, x0
  40ce3c:	b.cc	40cf20 <sqrt@plt+0xb140>  // b.lo, b.ul, b.last
  40ce40:	ldr	x0, [sp, #56]
  40ce44:	ldr	x0, [x0, #16]
  40ce48:	str	x0, [sp, #64]
  40ce4c:	ldr	x0, [sp, #56]
  40ce50:	ldr	x0, [x0]
  40ce54:	lsl	x1, x0, #1
  40ce58:	ldr	x0, [sp, #56]
  40ce5c:	str	x1, [x0]
  40ce60:	ldr	x0, [sp, #56]
  40ce64:	ldr	x19, [x0]
  40ce68:	mov	x0, #0x1ffffffffffffffe    	// #2305843009213693950
  40ce6c:	cmp	x19, x0
  40ce70:	b.hi	40ce90 <sqrt@plt+0xb0b0>  // b.pmore
  40ce74:	lsl	x0, x19, #2
  40ce78:	bl	401960 <_Znam@plt>
  40ce7c:	mov	x21, x0
  40ce80:	mov	x20, x21
  40ce84:	sub	x0, x19, #0x1
  40ce88:	mov	x19, x0
  40ce8c:	b	40ce94 <sqrt@plt+0xb0b4>
  40ce90:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  40ce94:	cmp	x19, #0x0
  40ce98:	b.lt	40ceb0 <sqrt@plt+0xb0d0>  // b.tstop
  40ce9c:	mov	x0, x20
  40cea0:	bl	40fd3c <sqrt@plt+0xdf5c>
  40cea4:	add	x20, x20, #0x4
  40cea8:	sub	x19, x19, #0x1
  40ceac:	b	40ce94 <sqrt@plt+0xb0b4>
  40ceb0:	ldr	x0, [sp, #56]
  40ceb4:	str	x21, [x0, #16]
  40ceb8:	str	xzr, [sp, #72]
  40cebc:	ldr	x0, [sp, #56]
  40cec0:	ldr	x0, [x0, #8]
  40cec4:	ldr	x1, [sp, #72]
  40cec8:	cmp	x1, x0
  40cecc:	b.cs	40cf0c <sqrt@plt+0xb12c>  // b.hs, b.nlast
  40ced0:	ldr	x0, [sp, #72]
  40ced4:	lsl	x0, x0, #2
  40ced8:	ldr	x1, [sp, #64]
  40cedc:	add	x1, x1, x0
  40cee0:	ldr	x0, [sp, #56]
  40cee4:	ldr	x2, [x0, #16]
  40cee8:	ldr	x0, [sp, #72]
  40ceec:	lsl	x0, x0, #2
  40cef0:	add	x0, x2, x0
  40cef4:	ldr	w1, [x1]
  40cef8:	str	w1, [x0]
  40cefc:	ldr	x0, [sp, #72]
  40cf00:	add	x0, x0, #0x1
  40cf04:	str	x0, [sp, #72]
  40cf08:	b	40cebc <sqrt@plt+0xb0dc>
  40cf0c:	ldr	x0, [sp, #64]
  40cf10:	cmp	x0, #0x0
  40cf14:	b.eq	40cf20 <sqrt@plt+0xb140>  // b.none
  40cf18:	ldr	x0, [sp, #64]
  40cf1c:	bl	401c20 <_ZdaPv@plt>
  40cf20:	ldr	x0, [sp, #56]
  40cf24:	ldr	x1, [x0, #16]
  40cf28:	ldr	x0, [sp, #56]
  40cf2c:	ldr	x0, [x0, #8]
  40cf30:	lsl	x0, x0, #2
  40cf34:	add	x0, x1, x0
  40cf38:	ldr	w1, [sp, #48]
  40cf3c:	str	w1, [x0]
  40cf40:	ldr	x0, [sp, #56]
  40cf44:	ldr	x0, [x0, #8]
  40cf48:	add	x1, x0, #0x1
  40cf4c:	ldr	x0, [sp, #56]
  40cf50:	str	x1, [x0, #8]
  40cf54:	nop
  40cf58:	ldp	x19, x20, [sp, #16]
  40cf5c:	ldr	x21, [sp, #32]
  40cf60:	ldp	x29, x30, [sp], #80
  40cf64:	ret
  40cf68:	stp	x29, x30, [sp, #-64]!
  40cf6c:	mov	x29, sp
  40cf70:	str	x19, [sp, #16]
  40cf74:	str	x0, [sp, #40]
  40cf78:	ldr	x0, [sp, #40]
  40cf7c:	ldr	x0, [x0, #8]
  40cf80:	add	x0, x0, #0x1
  40cf84:	bl	401960 <_Znam@plt>
  40cf88:	str	x0, [sp, #48]
  40cf8c:	str	xzr, [sp, #56]
  40cf90:	ldr	x0, [sp, #40]
  40cf94:	ldr	x0, [x0, #8]
  40cf98:	ldr	x1, [sp, #56]
  40cf9c:	cmp	x1, x0
  40cfa0:	b.cs	40cfe4 <sqrt@plt+0xb204>  // b.hs, b.nlast
  40cfa4:	ldr	x0, [sp, #40]
  40cfa8:	ldr	x1, [x0, #16]
  40cfac:	ldr	x0, [sp, #56]
  40cfb0:	lsl	x0, x0, #2
  40cfb4:	add	x2, x1, x0
  40cfb8:	ldr	x1, [sp, #48]
  40cfbc:	ldr	x0, [sp, #56]
  40cfc0:	add	x19, x1, x0
  40cfc4:	mov	x0, x2
  40cfc8:	bl	40fec4 <sqrt@plt+0xe0e4>
  40cfcc:	and	w0, w0, #0xff
  40cfd0:	strb	w0, [x19]
  40cfd4:	ldr	x0, [sp, #56]
  40cfd8:	add	x0, x0, #0x1
  40cfdc:	str	x0, [sp, #56]
  40cfe0:	b	40cf90 <sqrt@plt+0xb1b0>
  40cfe4:	ldr	x0, [sp, #40]
  40cfe8:	ldr	x0, [x0, #8]
  40cfec:	ldr	x1, [sp, #48]
  40cff0:	add	x0, x1, x0
  40cff4:	strb	wzr, [x0]
  40cff8:	ldr	x0, [sp, #48]
  40cffc:	ldr	x19, [sp, #16]
  40d000:	ldp	x29, x30, [sp], #64
  40d004:	ret
  40d008:	sub	sp, sp, #0x10
  40d00c:	str	x0, [sp, #8]
  40d010:	ldr	x0, [sp, #8]
  40d014:	str	xzr, [x0, #8]
  40d018:	nop
  40d01c:	add	sp, sp, #0x10
  40d020:	ret
  40d024:	sub	sp, sp, #0x10
  40d028:	str	w0, [sp, #12]
  40d02c:	mov	w1, #0x3e8                 	// #1000
  40d030:	ldr	w0, [sp, #12]
  40d034:	sub	w0, w1, w0
  40d038:	lsl	w1, w0, #16
  40d03c:	mov	w0, #0x4dd3                	// #19923
  40d040:	movk	w0, #0x1062, lsl #16
  40d044:	umull	x0, w1, w0
  40d048:	lsr	x0, x0, #32
  40d04c:	lsr	w0, w0, #6
  40d050:	add	sp, sp, #0x10
  40d054:	ret
  40d058:	stp	x29, x30, [sp, #-32]!
  40d05c:	mov	x29, sp
  40d060:	str	x19, [sp, #16]
  40d064:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40d068:	add	x0, x0, #0x500
  40d06c:	ldr	x0, [x0]
  40d070:	ldr	x19, [x0, #24]
  40d074:	cmp	x19, #0x0
  40d078:	b.eq	40d090 <sqrt@plt+0xb2b0>  // b.none
  40d07c:	mov	x0, x19
  40d080:	bl	410ca8 <sqrt@plt+0xeec8>
  40d084:	mov	x1, #0x28                  	// #40
  40d088:	mov	x0, x19
  40d08c:	bl	41bf10 <_ZdlPvm@@Base>
  40d090:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40d094:	add	x0, x0, #0x500
  40d098:	ldr	x0, [x0]
  40d09c:	ldr	x19, [x0, #32]
  40d0a0:	cmp	x19, #0x0
  40d0a4:	b.eq	40d0bc <sqrt@plt+0xb2dc>  // b.none
  40d0a8:	mov	x0, x19
  40d0ac:	bl	410ca8 <sqrt@plt+0xeec8>
  40d0b0:	mov	x1, #0x28                  	// #40
  40d0b4:	mov	x0, x19
  40d0b8:	bl	41bf10 <_ZdlPvm@@Base>
  40d0bc:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40d0c0:	add	x0, x0, #0x500
  40d0c4:	ldr	x0, [x0]
  40d0c8:	cmp	x0, #0x0
  40d0cc:	b.eq	40d0d8 <sqrt@plt+0xb2f8>  // b.none
  40d0d0:	mov	x1, #0x28                  	// #40
  40d0d4:	bl	41bf10 <_ZdlPvm@@Base>
  40d0d8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40d0dc:	add	x0, x0, #0x500
  40d0e0:	str	xzr, [x0]
  40d0e4:	nop
  40d0e8:	ldr	x19, [sp, #16]
  40d0ec:	ldp	x29, x30, [sp], #32
  40d0f0:	ret
  40d0f4:	stp	x29, x30, [sp, #-48]!
  40d0f8:	mov	x29, sp
  40d0fc:	strb	w0, [sp, #31]
  40d100:	add	x0, sp, #0x20
  40d104:	ldrb	w1, [sp, #31]
  40d108:	bl	4128d4 <sqrt@plt+0x10af4>
  40d10c:	add	x1, sp, #0x20
  40d110:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d114:	add	x3, x0, #0x48
  40d118:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d11c:	add	x2, x0, #0x48
  40d120:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40d124:	add	x0, x0, #0x9b8
  40d128:	bl	413018 <sqrt@plt+0x11238>
  40d12c:	nop
  40d130:	ldp	x29, x30, [sp], #48
  40d134:	ret
  40d138:	stp	x29, x30, [sp, #-32]!
  40d13c:	mov	x29, sp
  40d140:	bl	40d538 <sqrt@plt+0xb758>
  40d144:	str	w0, [sp, #28]
  40d148:	ldr	w0, [sp, #28]
  40d14c:	cmp	w0, #0x0
  40d150:	b.lt	40d160 <sqrt@plt+0xb380>  // b.tstop
  40d154:	ldr	w0, [sp, #28]
  40d158:	cmp	w0, #0x10, lsl #12
  40d15c:	b.le	40d188 <sqrt@plt+0xb3a8>
  40d160:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d164:	add	x3, x0, #0x48
  40d168:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d16c:	add	x2, x0, #0x48
  40d170:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d174:	add	x1, x0, #0x48
  40d178:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40d17c:	add	x0, x0, #0x9e8
  40d180:	bl	412fa0 <sqrt@plt+0x111c0>
  40d184:	str	wzr, [sp, #28]
  40d188:	ldr	w0, [sp, #28]
  40d18c:	ldp	x29, x30, [sp], #32
  40d190:	ret
  40d194:	stp	x29, x30, [sp, #-64]!
  40d198:	mov	x29, sp
  40d19c:	stp	x19, x20, [sp, #16]
  40d1a0:	str	x0, [sp, #40]
  40d1a4:	ldr	x0, [sp, #40]
  40d1a8:	cmp	x0, #0x0
  40d1ac:	b.ne	40d1d4 <sqrt@plt+0xb3f4>  // b.any
  40d1b0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d1b4:	add	x3, x0, #0x48
  40d1b8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d1bc:	add	x2, x0, #0x48
  40d1c0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d1c4:	add	x1, x0, #0x48
  40d1c8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40d1cc:	add	x0, x0, #0xa10
  40d1d0:	bl	413018 <sqrt@plt+0x11238>
  40d1d4:	mov	x0, #0x18                  	// #24
  40d1d8:	bl	41be54 <_Znwm@@Base>
  40d1dc:	mov	x19, x0
  40d1e0:	ldr	x1, [sp, #40]
  40d1e4:	mov	x0, x19
  40d1e8:	bl	40cb64 <sqrt@plt+0xad84>
  40d1ec:	str	x19, [sp, #48]
  40d1f0:	str	xzr, [sp, #56]
  40d1f4:	ldr	x1, [sp, #56]
  40d1f8:	ldr	x0, [sp, #40]
  40d1fc:	cmp	x1, x0
  40d200:	b.cs	40d224 <sqrt@plt+0xb444>  // b.hs, b.nlast
  40d204:	bl	40d538 <sqrt@plt+0xb758>
  40d208:	mov	w1, w0
  40d20c:	ldr	x0, [sp, #48]
  40d210:	bl	40cc28 <sqrt@plt+0xae48>
  40d214:	ldr	x0, [sp, #56]
  40d218:	add	x0, x0, #0x1
  40d21c:	str	x0, [sp, #56]
  40d220:	b	40d1f4 <sqrt@plt+0xb414>
  40d224:	bl	40e154 <sqrt@plt+0xc374>
  40d228:	ldr	x0, [sp, #48]
  40d22c:	b	40d248 <sqrt@plt+0xb468>
  40d230:	mov	x20, x0
  40d234:	mov	x1, #0x18                  	// #24
  40d238:	mov	x0, x19
  40d23c:	bl	41bf10 <_ZdlPvm@@Base>
  40d240:	mov	x0, x20
  40d244:	bl	401d40 <_Unwind_Resume@plt>
  40d248:	ldp	x19, x20, [sp, #16]
  40d24c:	ldp	x29, x30, [sp], #64
  40d250:	ret
  40d254:	stp	x29, x30, [sp, #-80]!
  40d258:	mov	x29, sp
  40d25c:	stp	x19, x20, [sp, #16]
  40d260:	str	x0, [sp, #40]
  40d264:	ldr	x0, [sp, #40]
  40d268:	cmp	x0, #0x0
  40d26c:	b.ne	40d294 <sqrt@plt+0xb4b4>  // b.any
  40d270:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d274:	add	x3, x0, #0x48
  40d278:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d27c:	add	x2, x0, #0x48
  40d280:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d284:	add	x1, x0, #0x48
  40d288:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40d28c:	add	x0, x0, #0xa10
  40d290:	bl	413018 <sqrt@plt+0x11238>
  40d294:	mov	x0, #0x18                  	// #24
  40d298:	bl	41be54 <_Znwm@@Base>
  40d29c:	mov	x19, x0
  40d2a0:	ldr	x1, [sp, #40]
  40d2a4:	mov	x0, x19
  40d2a8:	bl	40cb64 <sqrt@plt+0xad84>
  40d2ac:	str	x19, [sp, #64]
  40d2b0:	str	xzr, [sp, #72]
  40d2b4:	ldr	x1, [sp, #72]
  40d2b8:	ldr	x0, [sp, #40]
  40d2bc:	cmp	x1, x0
  40d2c0:	b.cs	40d2e4 <sqrt@plt+0xb504>  // b.hs, b.nlast
  40d2c4:	bl	40d538 <sqrt@plt+0xb758>
  40d2c8:	mov	w1, w0
  40d2cc:	ldr	x0, [sp, #64]
  40d2d0:	bl	40cc28 <sqrt@plt+0xae48>
  40d2d4:	ldr	x0, [sp, #72]
  40d2d8:	add	x0, x0, #0x1
  40d2dc:	str	x0, [sp, #72]
  40d2e0:	b	40d2b4 <sqrt@plt+0xb4d4>
  40d2e4:	ldr	x0, [sp, #40]
  40d2e8:	bl	40ff9c <sqrt@plt+0xe1bc>
  40d2ec:	and	w0, w0, #0xff
  40d2f0:	cmp	w0, #0x0
  40d2f4:	b.eq	40d360 <sqrt@plt+0xb580>  // b.none
  40d2f8:	bl	40d6e0 <sqrt@plt+0xb900>
  40d2fc:	str	x0, [sp, #56]
  40d300:	ldr	x0, [sp, #56]
  40d304:	bl	40fd24 <sqrt@plt+0xdf44>
  40d308:	cmp	x0, #0x1
  40d30c:	cset	w0, hi  // hi = pmore
  40d310:	and	w0, w0, #0xff
  40d314:	cmp	w0, #0x0
  40d318:	b.eq	40d340 <sqrt@plt+0xb560>  // b.none
  40d31c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d320:	add	x3, x0, #0x48
  40d324:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d328:	add	x2, x0, #0x48
  40d32c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d330:	add	x1, x0, #0x48
  40d334:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40d338:	add	x0, x0, #0xa40
  40d33c:	bl	412fa0 <sqrt@plt+0x111c0>
  40d340:	ldr	x19, [sp, #56]
  40d344:	cmp	x19, #0x0
  40d348:	b.eq	40d360 <sqrt@plt+0xb580>  // b.none
  40d34c:	mov	x0, x19
  40d350:	bl	40cbf4 <sqrt@plt+0xae14>
  40d354:	mov	x1, #0x18                  	// #24
  40d358:	mov	x0, x19
  40d35c:	bl	41bf10 <_ZdlPvm@@Base>
  40d360:	bl	40e154 <sqrt@plt+0xc374>
  40d364:	ldr	x0, [sp, #64]
  40d368:	b	40d384 <sqrt@plt+0xb5a4>
  40d36c:	mov	x20, x0
  40d370:	mov	x1, #0x18                  	// #24
  40d374:	mov	x0, x19
  40d378:	bl	41bf10 <_ZdlPvm@@Base>
  40d37c:	mov	x0, x20
  40d380:	bl	401d40 <_Unwind_Resume@plt>
  40d384:	ldp	x19, x20, [sp, #16]
  40d388:	ldp	x29, x30, [sp], #80
  40d38c:	ret
  40d390:	stp	x29, x30, [sp, #-32]!
  40d394:	mov	x29, sp
  40d398:	bl	40d6e0 <sqrt@plt+0xb900>
  40d39c:	str	x0, [sp, #24]
  40d3a0:	ldr	x0, [sp, #24]
  40d3a4:	bl	40fd24 <sqrt@plt+0xdf44>
  40d3a8:	str	x0, [sp, #16]
  40d3ac:	ldr	x0, [sp, #16]
  40d3b0:	cmp	x0, #0x0
  40d3b4:	b.ne	40d3dc <sqrt@plt+0xb5fc>  // b.any
  40d3b8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d3bc:	add	x3, x0, #0x48
  40d3c0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d3c4:	add	x2, x0, #0x48
  40d3c8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d3cc:	add	x1, x0, #0x48
  40d3d0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40d3d4:	add	x0, x0, #0xa58
  40d3d8:	bl	412fa0 <sqrt@plt+0x111c0>
  40d3dc:	ldr	x0, [sp, #16]
  40d3e0:	bl	40ff9c <sqrt@plt+0xe1bc>
  40d3e4:	and	w0, w0, #0xff
  40d3e8:	cmp	w0, #0x0
  40d3ec:	b.eq	40d414 <sqrt@plt+0xb634>  // b.none
  40d3f0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d3f4:	add	x3, x0, #0x48
  40d3f8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d3fc:	add	x2, x0, #0x48
  40d400:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d404:	add	x1, x0, #0x48
  40d408:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40d40c:	add	x0, x0, #0xa70
  40d410:	bl	412fa0 <sqrt@plt+0x111c0>
  40d414:	bl	40e154 <sqrt@plt+0xc374>
  40d418:	ldr	x0, [sp, #24]
  40d41c:	ldp	x29, x30, [sp], #32
  40d420:	ret
  40d424:	stp	x29, x30, [sp, #-80]!
  40d428:	mov	x29, sp
  40d42c:	str	x19, [sp, #16]
  40d430:	add	x0, sp, #0x30
  40d434:	bl	40cd48 <sqrt@plt+0xaf68>
  40d438:	bl	40dab0 <sqrt@plt+0xbcd0>
  40d43c:	str	w0, [sp, #40]
  40d440:	add	x0, sp, #0x28
  40d444:	bl	40fe90 <sqrt@plt+0xe0b0>
  40d448:	cmn	w0, #0x1
  40d44c:	cset	w0, ne  // ne = any
  40d450:	and	w0, w0, #0xff
  40d454:	cmp	w0, #0x0
  40d458:	b.eq	40d4f8 <sqrt@plt+0xb718>  // b.none
  40d45c:	add	x0, sp, #0x28
  40d460:	bl	40fe90 <sqrt@plt+0xe0b0>
  40d464:	cmp	w0, #0xa
  40d468:	cset	w0, eq  // eq = none
  40d46c:	and	w0, w0, #0xff
  40d470:	cmp	w0, #0x0
  40d474:	b.eq	40d4e0 <sqrt@plt+0xb700>  // b.none
  40d478:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40d47c:	add	x0, x0, #0x4d8
  40d480:	ldr	w0, [x0]
  40d484:	add	w1, w0, #0x1
  40d488:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40d48c:	add	x0, x0, #0x4d8
  40d490:	str	w1, [x0]
  40d494:	bl	40ff04 <sqrt@plt+0xe124>
  40d498:	str	w0, [sp, #40]
  40d49c:	add	x0, sp, #0x28
  40d4a0:	bl	40fe90 <sqrt@plt+0xe0b0>
  40d4a4:	cmp	w0, #0x2b
  40d4a8:	cset	w0, eq  // eq = none
  40d4ac:	and	w0, w0, #0xff
  40d4b0:	cmp	w0, #0x0
  40d4b4:	b.eq	40d4d4 <sqrt@plt+0xb6f4>  // b.none
  40d4b8:	add	x0, sp, #0x48
  40d4bc:	mov	w1, #0xa                   	// #10
  40d4c0:	bl	40fd58 <sqrt@plt+0xdf78>
  40d4c4:	add	x0, sp, #0x30
  40d4c8:	ldr	w1, [sp, #72]
  40d4cc:	bl	40ce10 <sqrt@plt+0xb030>
  40d4d0:	b	40d4ec <sqrt@plt+0xb70c>
  40d4d4:	ldr	w0, [sp, #40]
  40d4d8:	bl	40ffb8 <sqrt@plt+0xe1d8>
  40d4dc:	b	40d4f8 <sqrt@plt+0xb718>
  40d4e0:	add	x0, sp, #0x30
  40d4e4:	ldr	w1, [sp, #40]
  40d4e8:	bl	40ce10 <sqrt@plt+0xb030>
  40d4ec:	bl	40ff04 <sqrt@plt+0xe124>
  40d4f0:	str	w0, [sp, #40]
  40d4f4:	b	40d440 <sqrt@plt+0xb660>
  40d4f8:	add	x0, sp, #0x30
  40d4fc:	bl	40cf68 <sqrt@plt+0xb188>
  40d500:	mov	x19, x0
  40d504:	nop
  40d508:	add	x0, sp, #0x30
  40d50c:	bl	40cddc <sqrt@plt+0xaffc>
  40d510:	mov	x0, x19
  40d514:	b	40d52c <sqrt@plt+0xb74c>
  40d518:	mov	x19, x0
  40d51c:	add	x0, sp, #0x30
  40d520:	bl	40cddc <sqrt@plt+0xaffc>
  40d524:	mov	x0, x19
  40d528:	bl	401d40 <_Unwind_Resume@plt>
  40d52c:	ldr	x19, [sp, #16]
  40d530:	ldp	x29, x30, [sp], #80
  40d534:	ret
  40d538:	stp	x29, x30, [sp, #-80]!
  40d53c:	mov	x29, sp
  40d540:	str	x19, [sp, #16]
  40d544:	add	x0, sp, #0x28
  40d548:	bl	40cd48 <sqrt@plt+0xaf68>
  40d54c:	bl	40dab0 <sqrt@plt+0xbcd0>
  40d550:	str	w0, [sp, #32]
  40d554:	add	x0, sp, #0x20
  40d558:	bl	40fe90 <sqrt@plt+0xe0b0>
  40d55c:	cmp	w0, #0x2d
  40d560:	cset	w0, eq  // eq = none
  40d564:	and	w0, w0, #0xff
  40d568:	cmp	w0, #0x0
  40d56c:	b.eq	40d584 <sqrt@plt+0xb7a4>  // b.none
  40d570:	add	x0, sp, #0x28
  40d574:	ldr	w1, [sp, #32]
  40d578:	bl	40ce10 <sqrt@plt+0xb030>
  40d57c:	bl	40ff04 <sqrt@plt+0xe124>
  40d580:	str	w0, [sp, #32]
  40d584:	add	x0, sp, #0x20
  40d588:	bl	40fe90 <sqrt@plt+0xe0b0>
  40d58c:	sub	w0, w0, #0x30
  40d590:	cmp	w0, #0x9
  40d594:	cset	w0, hi  // hi = pmore
  40d598:	and	w0, w0, #0xff
  40d59c:	cmp	w0, #0x0
  40d5a0:	b.eq	40d5c8 <sqrt@plt+0xb7e8>  // b.none
  40d5a4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d5a8:	add	x3, x0, #0x48
  40d5ac:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d5b0:	add	x2, x0, #0x48
  40d5b4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d5b8:	add	x1, x0, #0x48
  40d5bc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40d5c0:	add	x0, x0, #0xa98
  40d5c4:	bl	413018 <sqrt@plt+0x11238>
  40d5c8:	add	x0, sp, #0x20
  40d5cc:	bl	40fe90 <sqrt@plt+0xe0b0>
  40d5d0:	sub	w0, w0, #0x30
  40d5d4:	cmp	w0, #0x9
  40d5d8:	cset	w0, ls  // ls = plast
  40d5dc:	and	w0, w0, #0xff
  40d5e0:	cmp	w0, #0x0
  40d5e4:	cset	w0, ne  // ne = any
  40d5e8:	and	w0, w0, #0xff
  40d5ec:	cmp	w0, #0x0
  40d5f0:	b.eq	40d60c <sqrt@plt+0xb82c>  // b.none
  40d5f4:	add	x0, sp, #0x28
  40d5f8:	ldr	w1, [sp, #32]
  40d5fc:	bl	40ce10 <sqrt@plt+0xb030>
  40d600:	bl	40ff04 <sqrt@plt+0xe124>
  40d604:	str	w0, [sp, #32]
  40d608:	b	40d5c8 <sqrt@plt+0xb7e8>
  40d60c:	ldr	w0, [sp, #32]
  40d610:	bl	40ffb8 <sqrt@plt+0xe1d8>
  40d614:	add	x0, sp, #0x28
  40d618:	bl	40cf68 <sqrt@plt+0xb188>
  40d61c:	str	x0, [sp, #64]
  40d620:	bl	401c30 <__errno_location@plt>
  40d624:	str	wzr, [x0]
  40d628:	mov	w2, #0xa                   	// #10
  40d62c:	mov	x1, #0x0                   	// #0
  40d630:	ldr	x0, [sp, #64]
  40d634:	bl	401a30 <strtol@plt>
  40d638:	str	x0, [sp, #72]
  40d63c:	bl	401c30 <__errno_location@plt>
  40d640:	ldr	w0, [x0]
  40d644:	cmp	w0, #0x0
  40d648:	b.ne	40d66c <sqrt@plt+0xb88c>  // b.any
  40d64c:	ldr	x1, [sp, #72]
  40d650:	mov	x0, #0x7fffffff            	// #2147483647
  40d654:	cmp	x1, x0
  40d658:	b.gt	40d66c <sqrt@plt+0xb88c>
  40d65c:	ldr	x1, [sp, #72]
  40d660:	mov	x0, #0xffffffff80000001    	// #-2147483647
  40d664:	cmp	x1, x0
  40d668:	b.ge	40d694 <sqrt@plt+0xb8b4>  // b.tcont
  40d66c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d670:	add	x3, x0, #0x48
  40d674:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d678:	add	x2, x0, #0x48
  40d67c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d680:	add	x1, x0, #0x48
  40d684:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40d688:	add	x0, x0, #0xab8
  40d68c:	bl	412fa0 <sqrt@plt+0x111c0>
  40d690:	str	xzr, [sp, #72]
  40d694:	ldr	x0, [sp, #64]
  40d698:	cmp	x0, #0x0
  40d69c:	b.eq	40d6a8 <sqrt@plt+0xb8c8>  // b.none
  40d6a0:	ldr	x0, [sp, #64]
  40d6a4:	bl	401c20 <_ZdaPv@plt>
  40d6a8:	ldr	x0, [sp, #72]
  40d6ac:	mov	w19, w0
  40d6b0:	add	x0, sp, #0x28
  40d6b4:	bl	40cddc <sqrt@plt+0xaffc>
  40d6b8:	mov	w0, w19
  40d6bc:	b	40d6d4 <sqrt@plt+0xb8f4>
  40d6c0:	mov	x19, x0
  40d6c4:	add	x0, sp, #0x28
  40d6c8:	bl	40cddc <sqrt@plt+0xaffc>
  40d6cc:	mov	x0, x19
  40d6d0:	bl	401d40 <_Unwind_Resume@plt>
  40d6d4:	ldr	x19, [sp, #16]
  40d6d8:	ldp	x29, x30, [sp], #80
  40d6dc:	ret
  40d6e0:	stp	x29, x30, [sp, #-112]!
  40d6e4:	mov	x29, sp
  40d6e8:	stp	x19, x20, [sp, #16]
  40d6ec:	strb	wzr, [sp, #111]
  40d6f0:	add	x0, sp, #0x38
  40d6f4:	bl	40cd48 <sqrt@plt+0xaf68>
  40d6f8:	bl	40ff04 <sqrt@plt+0xe124>
  40d6fc:	str	w0, [sp, #48]
  40d700:	mov	x0, #0x18                  	// #24
  40d704:	bl	41be54 <_Znwm@@Base>
  40d708:	mov	x19, x0
  40d70c:	mov	x0, x19
  40d710:	bl	40cb08 <sqrt@plt+0xad28>
  40d714:	str	x19, [sp, #88]
  40d718:	ldrb	w0, [sp, #111]
  40d71c:	cmp	w0, #0x0
  40d720:	b.ne	40d970 <sqrt@plt+0xbb90>  // b.any
  40d724:	add	x0, sp, #0x38
  40d728:	bl	40d008 <sqrt@plt+0xb228>
  40d72c:	ldr	w0, [sp, #48]
  40d730:	bl	40ff34 <sqrt@plt+0xe154>
  40d734:	and	w0, w0, #0xff
  40d738:	cmp	w0, #0x0
  40d73c:	b.eq	40d74c <sqrt@plt+0xb96c>  // b.none
  40d740:	bl	40ff04 <sqrt@plt+0xe124>
  40d744:	str	w0, [sp, #48]
  40d748:	b	40d72c <sqrt@plt+0xb94c>
  40d74c:	add	x0, sp, #0x30
  40d750:	mov	w1, #0x2d                  	// #45
  40d754:	bl	40fd7c <sqrt@plt+0xdf9c>
  40d758:	and	w0, w0, #0xff
  40d75c:	cmp	w0, #0x0
  40d760:	b.eq	40d7b8 <sqrt@plt+0xb9d8>  // b.none
  40d764:	bl	40ff04 <sqrt@plt+0xe124>
  40d768:	str	w0, [sp, #40]
  40d76c:	add	x0, sp, #0x28
  40d770:	bl	40fe90 <sqrt@plt+0xe0b0>
  40d774:	sub	w0, w0, #0x30
  40d778:	cmp	w0, #0x9
  40d77c:	cset	w0, ls  // ls = plast
  40d780:	and	w0, w0, #0xff
  40d784:	cmp	w0, #0x0
  40d788:	cset	w0, ne  // ne = any
  40d78c:	and	w0, w0, #0xff
  40d790:	cmp	w0, #0x0
  40d794:	b.eq	40d7b0 <sqrt@plt+0xb9d0>  // b.none
  40d798:	add	x0, sp, #0x38
  40d79c:	ldr	w1, [sp, #48]
  40d7a0:	bl	40ce10 <sqrt@plt+0xb030>
  40d7a4:	ldr	w0, [sp, #40]
  40d7a8:	str	w0, [sp, #48]
  40d7ac:	b	40d7b8 <sqrt@plt+0xb9d8>
  40d7b0:	ldr	w0, [sp, #40]
  40d7b4:	bl	40ffb8 <sqrt@plt+0xe1d8>
  40d7b8:	add	x0, sp, #0x30
  40d7bc:	bl	40fe90 <sqrt@plt+0xe0b0>
  40d7c0:	sub	w0, w0, #0x30
  40d7c4:	cmp	w0, #0x9
  40d7c8:	cset	w0, ls  // ls = plast
  40d7cc:	and	w0, w0, #0xff
  40d7d0:	cmp	w0, #0x0
  40d7d4:	cset	w0, ne  // ne = any
  40d7d8:	and	w0, w0, #0xff
  40d7dc:	cmp	w0, #0x0
  40d7e0:	b.eq	40d7fc <sqrt@plt+0xba1c>  // b.none
  40d7e4:	add	x0, sp, #0x38
  40d7e8:	ldr	w1, [sp, #48]
  40d7ec:	bl	40ce10 <sqrt@plt+0xb030>
  40d7f0:	bl	40ff04 <sqrt@plt+0xe124>
  40d7f4:	str	w0, [sp, #48]
  40d7f8:	b	40d7b8 <sqrt@plt+0xb9d8>
  40d7fc:	add	x0, sp, #0x38
  40d800:	bl	40fee0 <sqrt@plt+0xe100>
  40d804:	and	w0, w0, #0xff
  40d808:	eor	w0, w0, #0x1
  40d80c:	and	w0, w0, #0xff
  40d810:	cmp	w0, #0x0
  40d814:	b.eq	40d8bc <sqrt@plt+0xbadc>  // b.none
  40d818:	add	x0, sp, #0x38
  40d81c:	bl	40cf68 <sqrt@plt+0xb188>
  40d820:	str	x0, [sp, #80]
  40d824:	bl	401c30 <__errno_location@plt>
  40d828:	str	wzr, [x0]
  40d82c:	mov	w2, #0xa                   	// #10
  40d830:	mov	x1, #0x0                   	// #0
  40d834:	ldr	x0, [sp, #80]
  40d838:	bl	401a30 <strtol@plt>
  40d83c:	str	x0, [sp, #96]
  40d840:	bl	401c30 <__errno_location@plt>
  40d844:	ldr	w0, [x0]
  40d848:	cmp	w0, #0x0
  40d84c:	b.ne	40d870 <sqrt@plt+0xba90>  // b.any
  40d850:	ldr	x1, [sp, #96]
  40d854:	mov	x0, #0x7fffffff            	// #2147483647
  40d858:	cmp	x1, x0
  40d85c:	b.gt	40d870 <sqrt@plt+0xba90>
  40d860:	ldr	x1, [sp, #96]
  40d864:	mov	x0, #0xffffffff80000001    	// #-2147483647
  40d868:	cmp	x1, x0
  40d86c:	b.ge	40d898 <sqrt@plt+0xbab8>  // b.tcont
  40d870:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d874:	add	x3, x0, #0x48
  40d878:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d87c:	add	x2, x0, #0x48
  40d880:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d884:	add	x1, x0, #0x48
  40d888:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40d88c:	add	x0, x0, #0xad8
  40d890:	bl	412fa0 <sqrt@plt+0x111c0>
  40d894:	str	xzr, [sp, #96]
  40d898:	ldr	x0, [sp, #96]
  40d89c:	mov	w1, w0
  40d8a0:	ldr	x0, [sp, #88]
  40d8a4:	bl	40cc28 <sqrt@plt+0xae48>
  40d8a8:	ldr	x0, [sp, #80]
  40d8ac:	cmp	x0, #0x0
  40d8b0:	b.eq	40d8bc <sqrt@plt+0xbadc>  // b.none
  40d8b4:	ldr	x0, [sp, #80]
  40d8b8:	bl	401c20 <_ZdaPv@plt>
  40d8bc:	add	x0, sp, #0x30
  40d8c0:	bl	40fe90 <sqrt@plt+0xe0b0>
  40d8c4:	cmp	w0, #0x23
  40d8c8:	b.eq	40d908 <sqrt@plt+0xbb28>  // b.none
  40d8cc:	cmp	w0, #0x23
  40d8d0:	b.gt	40d938 <sqrt@plt+0xbb58>
  40d8d4:	cmp	w0, #0x20
  40d8d8:	b.eq	40d968 <sqrt@plt+0xbb88>  // b.none
  40d8dc:	cmp	w0, #0x20
  40d8e0:	b.gt	40d938 <sqrt@plt+0xbb58>
  40d8e4:	cmp	w0, #0xa
  40d8e8:	b.eq	40d918 <sqrt@plt+0xbb38>  // b.none
  40d8ec:	cmp	w0, #0xa
  40d8f0:	b.gt	40d938 <sqrt@plt+0xbb58>
  40d8f4:	cmn	w0, #0x1
  40d8f8:	b.eq	40d92c <sqrt@plt+0xbb4c>  // b.none
  40d8fc:	cmp	w0, #0x9
  40d900:	b.eq	40d968 <sqrt@plt+0xbb88>  // b.none
  40d904:	b	40d938 <sqrt@plt+0xbb58>
  40d908:	bl	40e184 <sqrt@plt+0xc3a4>
  40d90c:	mov	w0, #0x1                   	// #1
  40d910:	strb	w0, [sp, #111]
  40d914:	b	40d96c <sqrt@plt+0xbb8c>
  40d918:	mov	w0, #0x1                   	// #1
  40d91c:	strb	w0, [sp, #111]
  40d920:	ldr	w0, [sp, #48]
  40d924:	bl	40ffb8 <sqrt@plt+0xe1d8>
  40d928:	b	40d96c <sqrt@plt+0xbb8c>
  40d92c:	mov	w0, #0x1                   	// #1
  40d930:	strb	w0, [sp, #111]
  40d934:	b	40d96c <sqrt@plt+0xbb8c>
  40d938:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d93c:	add	x3, x0, #0x48
  40d940:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d944:	add	x2, x0, #0x48
  40d948:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40d94c:	add	x1, x0, #0x48
  40d950:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40d954:	add	x0, x0, #0xa98
  40d958:	bl	412fa0 <sqrt@plt+0x111c0>
  40d95c:	mov	w0, #0x1                   	// #1
  40d960:	strb	w0, [sp, #111]
  40d964:	b	40d96c <sqrt@plt+0xbb8c>
  40d968:	nop
  40d96c:	b	40d718 <sqrt@plt+0xb938>
  40d970:	ldr	x19, [sp, #88]
  40d974:	add	x0, sp, #0x38
  40d978:	bl	40cddc <sqrt@plt+0xaffc>
  40d97c:	mov	x0, x19
  40d980:	b	40d9b0 <sqrt@plt+0xbbd0>
  40d984:	mov	x20, x0
  40d988:	mov	x1, #0x18                  	// #24
  40d98c:	mov	x0, x19
  40d990:	bl	41bf10 <_ZdlPvm@@Base>
  40d994:	mov	x19, x20
  40d998:	b	40d9a0 <sqrt@plt+0xbbc0>
  40d99c:	mov	x19, x0
  40d9a0:	add	x0, sp, #0x38
  40d9a4:	bl	40cddc <sqrt@plt+0xaffc>
  40d9a8:	mov	x0, x19
  40d9ac:	bl	401d40 <_Unwind_Resume@plt>
  40d9b0:	ldp	x19, x20, [sp, #16]
  40d9b4:	ldp	x29, x30, [sp], #112
  40d9b8:	ret
  40d9bc:	stp	x29, x30, [sp, #-80]!
  40d9c0:	mov	x29, sp
  40d9c4:	str	x19, [sp, #16]
  40d9c8:	add	x0, sp, #0x28
  40d9cc:	bl	40cd48 <sqrt@plt+0xaf68>
  40d9d0:	bl	40dab0 <sqrt@plt+0xbcd0>
  40d9d4:	str	w0, [sp, #32]
  40d9d8:	ldr	w0, [sp, #32]
  40d9dc:	bl	40ff34 <sqrt@plt+0xe154>
  40d9e0:	and	w0, w0, #0xff
  40d9e4:	eor	w0, w0, #0x1
  40d9e8:	and	w0, w0, #0xff
  40d9ec:	cmp	w0, #0x0
  40d9f0:	b.eq	40da44 <sqrt@plt+0xbc64>  // b.none
  40d9f4:	add	x0, sp, #0x40
  40d9f8:	mov	w1, #0xa                   	// #10
  40d9fc:	bl	40fd58 <sqrt@plt+0xdf78>
  40da00:	add	x0, sp, #0x20
  40da04:	ldr	w1, [sp, #64]
  40da08:	bl	40fe60 <sqrt@plt+0xe080>
  40da0c:	and	w0, w0, #0xff
  40da10:	cmp	w0, #0x0
  40da14:	b.eq	40da44 <sqrt@plt+0xbc64>  // b.none
  40da18:	add	x0, sp, #0x48
  40da1c:	mov	w1, #0xffffffff            	// #-1
  40da20:	bl	40fd58 <sqrt@plt+0xdf78>
  40da24:	add	x0, sp, #0x20
  40da28:	ldr	w1, [sp, #72]
  40da2c:	bl	40fe60 <sqrt@plt+0xe080>
  40da30:	and	w0, w0, #0xff
  40da34:	cmp	w0, #0x0
  40da38:	b.eq	40da44 <sqrt@plt+0xbc64>  // b.none
  40da3c:	mov	w0, #0x1                   	// #1
  40da40:	b	40da48 <sqrt@plt+0xbc68>
  40da44:	mov	w0, #0x0                   	// #0
  40da48:	cmp	w0, #0x0
  40da4c:	b.eq	40da68 <sqrt@plt+0xbc88>  // b.none
  40da50:	add	x0, sp, #0x28
  40da54:	ldr	w1, [sp, #32]
  40da58:	bl	40ce10 <sqrt@plt+0xb030>
  40da5c:	bl	40ff04 <sqrt@plt+0xe124>
  40da60:	str	w0, [sp, #32]
  40da64:	b	40d9d8 <sqrt@plt+0xbbf8>
  40da68:	ldr	w0, [sp, #32]
  40da6c:	bl	40ffb8 <sqrt@plt+0xe1d8>
  40da70:	add	x0, sp, #0x28
  40da74:	bl	40cf68 <sqrt@plt+0xb188>
  40da78:	mov	x19, x0
  40da7c:	nop
  40da80:	add	x0, sp, #0x28
  40da84:	bl	40cddc <sqrt@plt+0xaffc>
  40da88:	mov	x0, x19
  40da8c:	b	40daa4 <sqrt@plt+0xbcc4>
  40da90:	mov	x19, x0
  40da94:	add	x0, sp, #0x28
  40da98:	bl	40cddc <sqrt@plt+0xaffc>
  40da9c:	mov	x0, x19
  40daa0:	bl	401d40 <_Unwind_Resume@plt>
  40daa4:	ldr	x19, [sp, #16]
  40daa8:	ldp	x29, x30, [sp], #80
  40daac:	ret
  40dab0:	stp	x29, x30, [sp, #-32]!
  40dab4:	mov	x29, sp
  40dab8:	add	x0, sp, #0x18
  40dabc:	bl	40fd3c <sqrt@plt+0xdf5c>
  40dac0:	bl	40ff04 <sqrt@plt+0xe124>
  40dac4:	str	w0, [sp, #24]
  40dac8:	add	x0, sp, #0x18
  40dacc:	bl	40fe90 <sqrt@plt+0xe0b0>
  40dad0:	cmp	w0, #0x20
  40dad4:	b.eq	40db38 <sqrt@plt+0xbd58>  // b.none
  40dad8:	cmp	w0, #0x20
  40dadc:	b.gt	40db30 <sqrt@plt+0xbd50>
  40dae0:	cmp	w0, #0xa
  40dae4:	b.eq	40db04 <sqrt@plt+0xbd24>  // b.none
  40dae8:	cmp	w0, #0xa
  40daec:	b.gt	40db30 <sqrt@plt+0xbd50>
  40daf0:	cmn	w0, #0x1
  40daf4:	b.eq	40db04 <sqrt@plt+0xbd24>  // b.none
  40daf8:	cmp	w0, #0x9
  40dafc:	b.ne	40db30 <sqrt@plt+0xbd50>  // b.any
  40db00:	b	40db38 <sqrt@plt+0xbd58>
  40db04:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40db08:	add	x3, x0, #0x48
  40db0c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40db10:	add	x2, x0, #0x48
  40db14:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40db18:	add	x1, x0, #0x48
  40db1c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40db20:	add	x0, x0, #0xb00
  40db24:	bl	412fa0 <sqrt@plt+0x111c0>
  40db28:	ldr	w0, [sp, #24]
  40db2c:	b	40db40 <sqrt@plt+0xbd60>
  40db30:	ldr	w0, [sp, #24]
  40db34:	b	40db40 <sqrt@plt+0xbd60>
  40db38:	nop
  40db3c:	b	40dac0 <sqrt@plt+0xbce0>
  40db40:	ldp	x29, x30, [sp], #32
  40db44:	ret
  40db48:	stp	x29, x30, [sp, #-32]!
  40db4c:	mov	x29, sp
  40db50:	add	x0, sp, #0x18
  40db54:	bl	40fd3c <sqrt@plt+0xdf5c>
  40db58:	bl	40ff04 <sqrt@plt+0xe124>
  40db5c:	str	w0, [sp, #24]
  40db60:	add	x0, sp, #0x18
  40db64:	bl	40fe90 <sqrt@plt+0xe0b0>
  40db68:	cmp	w0, #0x23
  40db6c:	b.eq	40dbb8 <sqrt@plt+0xbdd8>  // b.none
  40db70:	cmp	w0, #0x23
  40db74:	b.gt	40dbc0 <sqrt@plt+0xbde0>
  40db78:	cmp	w0, #0x20
  40db7c:	b.eq	40dbc8 <sqrt@plt+0xbde8>  // b.none
  40db80:	cmp	w0, #0x20
  40db84:	b.gt	40dbc0 <sqrt@plt+0xbde0>
  40db88:	cmp	w0, #0x9
  40db8c:	b.eq	40dbc8 <sqrt@plt+0xbde8>  // b.none
  40db90:	cmp	w0, #0xa
  40db94:	b.ne	40dbc0 <sqrt@plt+0xbde0>  // b.any
  40db98:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40db9c:	add	x0, x0, #0x4d8
  40dba0:	ldr	w0, [x0]
  40dba4:	add	w1, w0, #0x1
  40dba8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40dbac:	add	x0, x0, #0x4d8
  40dbb0:	str	w1, [x0]
  40dbb4:	b	40dbcc <sqrt@plt+0xbdec>
  40dbb8:	bl	40df10 <sqrt@plt+0xc130>
  40dbbc:	b	40dbcc <sqrt@plt+0xbdec>
  40dbc0:	ldr	w0, [sp, #24]
  40dbc4:	b	40dbd0 <sqrt@plt+0xbdf0>
  40dbc8:	nop
  40dbcc:	b	40db58 <sqrt@plt+0xbd78>
  40dbd0:	ldp	x29, x30, [sp], #32
  40dbd4:	ret
  40dbd8:	stp	x29, x30, [sp, #-48]!
  40dbdc:	mov	x29, sp
  40dbe0:	str	x0, [sp, #24]
  40dbe4:	ldr	x0, [sp, #24]
  40dbe8:	bl	40fd24 <sqrt@plt+0xdf44>
  40dbec:	str	x0, [sp, #32]
  40dbf0:	str	xzr, [sp, #40]
  40dbf4:	ldr	x1, [sp, #40]
  40dbf8:	ldr	x0, [sp, #32]
  40dbfc:	cmp	x1, x0
  40dc00:	b.cs	40dc48 <sqrt@plt+0xbe68>  // b.hs, b.nlast
  40dc04:	ldr	x1, [sp, #40]
  40dc08:	ldr	x0, [sp, #24]
  40dc0c:	bl	40fca4 <sqrt@plt+0xdec4>
  40dc10:	mov	w2, w0
  40dc14:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40dc18:	add	x0, x0, #0x500
  40dc1c:	ldr	x0, [x0]
  40dc20:	ldr	w1, [x0, #8]
  40dc24:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40dc28:	add	x0, x0, #0x500
  40dc2c:	ldr	x0, [x0]
  40dc30:	add	w1, w2, w1
  40dc34:	str	w1, [x0, #8]
  40dc38:	ldr	x0, [sp, #40]
  40dc3c:	add	x0, x0, #0x2
  40dc40:	str	x0, [sp, #40]
  40dc44:	b	40dbf4 <sqrt@plt+0xbe14>
  40dc48:	mov	x0, #0x1                   	// #1
  40dc4c:	str	x0, [sp, #40]
  40dc50:	ldr	x1, [sp, #40]
  40dc54:	ldr	x0, [sp, #32]
  40dc58:	cmp	x1, x0
  40dc5c:	b.cs	40dca4 <sqrt@plt+0xbec4>  // b.hs, b.nlast
  40dc60:	ldr	x1, [sp, #40]
  40dc64:	ldr	x0, [sp, #24]
  40dc68:	bl	40fca4 <sqrt@plt+0xdec4>
  40dc6c:	mov	w2, w0
  40dc70:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40dc74:	add	x0, x0, #0x500
  40dc78:	ldr	x0, [x0]
  40dc7c:	ldr	w1, [x0, #12]
  40dc80:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40dc84:	add	x0, x0, #0x500
  40dc88:	ldr	x0, [x0]
  40dc8c:	add	w1, w2, w1
  40dc90:	str	w1, [x0, #12]
  40dc94:	ldr	x0, [sp, #40]
  40dc98:	add	x0, x0, #0x2
  40dc9c:	str	x0, [sp, #40]
  40dca0:	b	40dc50 <sqrt@plt+0xbe70>
  40dca4:	nop
  40dca8:	ldp	x29, x30, [sp], #48
  40dcac:	ret
  40dcb0:	stp	x29, x30, [sp, #-48]!
  40dcb4:	mov	x29, sp
  40dcb8:	str	x0, [sp, #24]
  40dcbc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40dcc0:	add	x1, x0, #0xb18
  40dcc4:	ldr	x0, [sp, #24]
  40dcc8:	bl	401c70 <strcmp@plt>
  40dccc:	cmp	w0, #0x0
  40dcd0:	b.ne	40dce4 <sqrt@plt+0xbf04>  // b.any
  40dcd4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40dcd8:	add	x0, x0, #0xb20
  40dcdc:	str	x0, [sp, #40]
  40dce0:	b	40dcec <sqrt@plt+0xbf0c>
  40dce4:	ldr	x0, [sp, #24]
  40dce8:	str	x0, [sp, #40]
  40dcec:	ldr	x0, [sp, #40]
  40dcf0:	bl	4019b0 <strlen@plt>
  40dcf4:	add	x0, x0, #0x1
  40dcf8:	str	x0, [sp, #32]
  40dcfc:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40dd00:	add	x0, x0, #0x4c8
  40dd04:	ldr	x0, [x0]
  40dd08:	cmp	x0, #0x0
  40dd0c:	b.eq	40dd20 <sqrt@plt+0xbf40>  // b.none
  40dd10:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40dd14:	add	x0, x0, #0x4c8
  40dd18:	ldr	x0, [x0]
  40dd1c:	bl	401a40 <free@plt>
  40dd20:	ldr	x0, [sp, #32]
  40dd24:	bl	401ca0 <malloc@plt>
  40dd28:	mov	x1, x0
  40dd2c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40dd30:	add	x0, x0, #0x4c8
  40dd34:	str	x1, [x0]
  40dd38:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40dd3c:	add	x0, x0, #0x4c8
  40dd40:	ldr	x0, [x0]
  40dd44:	cmp	x0, #0x0
  40dd48:	b.ne	40dd70 <sqrt@plt+0xbf90>  // b.any
  40dd4c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40dd50:	add	x3, x0, #0x48
  40dd54:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40dd58:	add	x2, x0, #0x48
  40dd5c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40dd60:	add	x1, x0, #0x48
  40dd64:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40dd68:	add	x0, x0, #0xb38
  40dd6c:	bl	413018 <sqrt@plt+0x11238>
  40dd70:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40dd74:	add	x0, x0, #0x4c8
  40dd78:	ldr	x0, [x0]
  40dd7c:	ldr	x2, [sp, #32]
  40dd80:	ldr	x1, [sp, #40]
  40dd84:	bl	401b90 <strncpy@plt>
  40dd88:	nop
  40dd8c:	ldp	x29, x30, [sp], #48
  40dd90:	ret
  40dd94:	stp	x29, x30, [sp, #-48]!
  40dd98:	mov	x29, sp
  40dd9c:	str	x0, [sp, #24]
  40dda0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40dda4:	add	x1, x0, #0xb18
  40dda8:	ldr	x0, [sp, #24]
  40ddac:	bl	401c70 <strcmp@plt>
  40ddb0:	cmp	w0, #0x0
  40ddb4:	b.ne	40ddc8 <sqrt@plt+0xbfe8>  // b.any
  40ddb8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40ddbc:	add	x0, x0, #0xb20
  40ddc0:	str	x0, [sp, #40]
  40ddc4:	b	40ddd0 <sqrt@plt+0xbff0>
  40ddc8:	ldr	x0, [sp, #24]
  40ddcc:	str	x0, [sp, #40]
  40ddd0:	ldr	x0, [sp, #40]
  40ddd4:	bl	4019b0 <strlen@plt>
  40ddd8:	add	x0, x0, #0x1
  40dddc:	str	x0, [sp, #32]
  40dde0:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40dde4:	add	x0, x0, #0x4d0
  40dde8:	ldr	x0, [x0]
  40ddec:	cmp	x0, #0x0
  40ddf0:	b.eq	40de04 <sqrt@plt+0xc024>  // b.none
  40ddf4:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40ddf8:	add	x0, x0, #0x4d0
  40ddfc:	ldr	x0, [x0]
  40de00:	bl	401a40 <free@plt>
  40de04:	ldr	x0, [sp, #32]
  40de08:	bl	401ca0 <malloc@plt>
  40de0c:	mov	x1, x0
  40de10:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40de14:	add	x0, x0, #0x4d0
  40de18:	str	x1, [x0]
  40de1c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40de20:	add	x0, x0, #0x4d0
  40de24:	ldr	x0, [x0]
  40de28:	cmp	x0, #0x0
  40de2c:	b.ne	40de54 <sqrt@plt+0xc074>  // b.any
  40de30:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40de34:	add	x3, x0, #0x48
  40de38:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40de3c:	add	x2, x0, #0x48
  40de40:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40de44:	add	x1, x0, #0x48
  40de48:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40de4c:	add	x0, x0, #0xb38
  40de50:	bl	413018 <sqrt@plt+0x11238>
  40de54:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40de58:	add	x0, x0, #0x4d0
  40de5c:	ldr	x0, [x0]
  40de60:	ldr	x2, [sp, #32]
  40de64:	ldr	x1, [sp, #40]
  40de68:	bl	401b90 <strncpy@plt>
  40de6c:	nop
  40de70:	ldp	x29, x30, [sp], #48
  40de74:	ret
  40de78:	stp	x29, x30, [sp, #-80]!
  40de7c:	mov	x29, sp
  40de80:	stp	x19, x20, [sp, #16]
  40de84:	str	x21, [sp, #32]
  40de88:	str	w0, [sp, #56]
  40de8c:	str	x1, [sp, #48]
  40de90:	ldr	x0, [sp, #48]
  40de94:	bl	40fd24 <sqrt@plt+0xdf44>
  40de98:	str	w0, [sp, #76]
  40de9c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40dea0:	add	x0, x0, #0x4e8
  40dea4:	ldr	x20, [x0]
  40dea8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40deac:	add	x0, x0, #0x4e8
  40deb0:	ldr	x0, [x0]
  40deb4:	ldr	x0, [x0]
  40deb8:	add	x0, x0, #0x18
  40debc:	ldr	x19, [x0]
  40dec0:	add	x0, sp, #0x38
  40dec4:	bl	40fe90 <sqrt@plt+0xe0b0>
  40dec8:	mov	w21, w0
  40decc:	ldr	x0, [sp, #48]
  40ded0:	bl	40fd0c <sqrt@plt+0xdf2c>
  40ded4:	mov	x1, x0
  40ded8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40dedc:	add	x0, x0, #0x500
  40dee0:	ldr	x0, [x0]
  40dee4:	mov	x4, x0
  40dee8:	ldr	w3, [sp, #76]
  40deec:	mov	x2, x1
  40def0:	mov	w1, w21
  40def4:	mov	x0, x20
  40def8:	blr	x19
  40defc:	nop
  40df00:	ldp	x19, x20, [sp, #16]
  40df04:	ldr	x21, [sp, #32]
  40df08:	ldp	x29, x30, [sp], #80
  40df0c:	ret
  40df10:	stp	x29, x30, [sp, #-32]!
  40df14:	mov	x29, sp
  40df18:	bl	40ff04 <sqrt@plt+0xe124>
  40df1c:	str	w0, [sp, #24]
  40df20:	add	x0, sp, #0x18
  40df24:	mov	w1, #0xa                   	// #10
  40df28:	bl	40fd7c <sqrt@plt+0xdf9c>
  40df2c:	and	w0, w0, #0xff
  40df30:	cmp	w0, #0x0
  40df34:	b.eq	40df58 <sqrt@plt+0xc178>  // b.none
  40df38:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40df3c:	add	x0, x0, #0x4d8
  40df40:	ldr	w0, [x0]
  40df44:	add	w1, w0, #0x1
  40df48:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40df4c:	add	x0, x0, #0x4d8
  40df50:	str	w1, [x0]
  40df54:	b	40df80 <sqrt@plt+0xc1a0>
  40df58:	add	x0, sp, #0x18
  40df5c:	mov	w1, #0xffffffff            	// #-1
  40df60:	bl	40fda8 <sqrt@plt+0xdfc8>
  40df64:	and	w0, w0, #0xff
  40df68:	cmp	w0, #0x0
  40df6c:	b.ne	40df7c <sqrt@plt+0xc19c>  // b.any
  40df70:	bl	40ff04 <sqrt@plt+0xe124>
  40df74:	str	w0, [sp, #24]
  40df78:	b	40df20 <sqrt@plt+0xc140>
  40df7c:	nop
  40df80:	nop
  40df84:	ldp	x29, x30, [sp], #32
  40df88:	ret
  40df8c:	stp	x29, x30, [sp, #-32]!
  40df90:	mov	x29, sp
  40df94:	mov	w0, #0x1                   	// #1
  40df98:	strb	w0, [sp, #31]
  40df9c:	bl	40ff04 <sqrt@plt+0xe124>
  40dfa0:	str	w0, [sp, #24]
  40dfa4:	ldr	w0, [sp, #24]
  40dfa8:	bl	40ff34 <sqrt@plt+0xe154>
  40dfac:	and	w0, w0, #0xff
  40dfb0:	cmp	w0, #0x0
  40dfb4:	b.eq	40dfc4 <sqrt@plt+0xc1e4>  // b.none
  40dfb8:	bl	40ff04 <sqrt@plt+0xe124>
  40dfbc:	str	w0, [sp, #24]
  40dfc0:	b	40dfa4 <sqrt@plt+0xc1c4>
  40dfc4:	add	x0, sp, #0x18
  40dfc8:	bl	40fe90 <sqrt@plt+0xe0b0>
  40dfcc:	cmp	w0, #0x23
  40dfd0:	b.eq	40dff0 <sqrt@plt+0xc210>  // b.none
  40dfd4:	cmp	w0, #0x23
  40dfd8:	b.gt	40e018 <sqrt@plt+0xc238>
  40dfdc:	cmn	w0, #0x1
  40dfe0:	b.eq	40e024 <sqrt@plt+0xc244>  // b.none
  40dfe4:	cmp	w0, #0xa
  40dfe8:	b.eq	40dff8 <sqrt@plt+0xc218>  // b.none
  40dfec:	b	40e018 <sqrt@plt+0xc238>
  40dff0:	bl	40df10 <sqrt@plt+0xc130>
  40dff4:	b	40e028 <sqrt@plt+0xc248>
  40dff8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40dffc:	add	x0, x0, #0x4d8
  40e000:	ldr	w0, [x0]
  40e004:	add	w1, w0, #0x1
  40e008:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e00c:	add	x0, x0, #0x4d8
  40e010:	str	w1, [x0]
  40e014:	b	40e028 <sqrt@plt+0xc248>
  40e018:	strb	wzr, [sp, #31]
  40e01c:	bl	40df10 <sqrt@plt+0xc130>
  40e020:	b	40e028 <sqrt@plt+0xc248>
  40e024:	nop
  40e028:	ldrb	w0, [sp, #31]
  40e02c:	ldp	x29, x30, [sp], #32
  40e030:	ret
  40e034:	stp	x29, x30, [sp, #-32]!
  40e038:	mov	x29, sp
  40e03c:	bl	40df8c <sqrt@plt+0xc1ac>
  40e040:	and	w0, w0, #0xff
  40e044:	strb	w0, [sp, #31]
  40e048:	ldrb	w0, [sp, #31]
  40e04c:	eor	w0, w0, #0x1
  40e050:	and	w0, w0, #0xff
  40e054:	cmp	w0, #0x0
  40e058:	b.eq	40e0b8 <sqrt@plt+0xc2d8>  // b.none
  40e05c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e060:	add	x0, x0, #0x4d8
  40e064:	ldr	w0, [x0]
  40e068:	sub	w1, w0, #0x1
  40e06c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e070:	add	x0, x0, #0x4d8
  40e074:	str	w1, [x0]
  40e078:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40e07c:	add	x3, x0, #0x48
  40e080:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40e084:	add	x2, x0, #0x48
  40e088:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40e08c:	add	x1, x0, #0x48
  40e090:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40e094:	add	x0, x0, #0xa40
  40e098:	bl	412fa0 <sqrt@plt+0x111c0>
  40e09c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e0a0:	add	x0, x0, #0x4d8
  40e0a4:	ldr	w0, [x0]
  40e0a8:	add	w1, w0, #0x1
  40e0ac:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e0b0:	add	x0, x0, #0x4d8
  40e0b4:	str	w1, [x0]
  40e0b8:	nop
  40e0bc:	ldp	x29, x30, [sp], #32
  40e0c0:	ret
  40e0c4:	stp	x29, x30, [sp, #-32]!
  40e0c8:	mov	x29, sp
  40e0cc:	bl	40df8c <sqrt@plt+0xc1ac>
  40e0d0:	and	w0, w0, #0xff
  40e0d4:	strb	w0, [sp, #31]
  40e0d8:	ldrb	w0, [sp, #31]
  40e0dc:	eor	w0, w0, #0x1
  40e0e0:	and	w0, w0, #0xff
  40e0e4:	cmp	w0, #0x0
  40e0e8:	b.eq	40e148 <sqrt@plt+0xc368>  // b.none
  40e0ec:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e0f0:	add	x0, x0, #0x4d8
  40e0f4:	ldr	w0, [x0]
  40e0f8:	sub	w1, w0, #0x1
  40e0fc:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e100:	add	x0, x0, #0x4d8
  40e104:	str	w1, [x0]
  40e108:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40e10c:	add	x3, x0, #0x48
  40e110:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40e114:	add	x2, x0, #0x48
  40e118:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40e11c:	add	x1, x0, #0x48
  40e120:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40e124:	add	x0, x0, #0xb58
  40e128:	bl	412fdc <sqrt@plt+0x111fc>
  40e12c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e130:	add	x0, x0, #0x4d8
  40e134:	ldr	w0, [x0]
  40e138:	add	w1, w0, #0x1
  40e13c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e140:	add	x0, x0, #0x4d8
  40e144:	str	w1, [x0]
  40e148:	nop
  40e14c:	ldp	x29, x30, [sp], #32
  40e150:	ret
  40e154:	stp	x29, x30, [sp, #-16]!
  40e158:	mov	x29, sp
  40e15c:	bl	40e0c4 <sqrt@plt+0xc2e4>
  40e160:	nop
  40e164:	ldp	x29, x30, [sp], #16
  40e168:	ret
  40e16c:	stp	x29, x30, [sp, #-16]!
  40e170:	mov	x29, sp
  40e174:	bl	40e0c4 <sqrt@plt+0xc2e4>
  40e178:	nop
  40e17c:	ldp	x29, x30, [sp], #16
  40e180:	ret
  40e184:	stp	x29, x30, [sp, #-32]!
  40e188:	mov	x29, sp
  40e18c:	bl	40ff04 <sqrt@plt+0xe124>
  40e190:	str	w0, [sp, #24]
  40e194:	add	x0, sp, #0x18
  40e198:	mov	w1, #0xa                   	// #10
  40e19c:	bl	40fd7c <sqrt@plt+0xdf9c>
  40e1a0:	and	w0, w0, #0xff
  40e1a4:	cmp	w0, #0x0
  40e1a8:	b.eq	40e1b8 <sqrt@plt+0xc3d8>  // b.none
  40e1ac:	ldr	w0, [sp, #24]
  40e1b0:	bl	40ffb8 <sqrt@plt+0xe1d8>
  40e1b4:	b	40e1e0 <sqrt@plt+0xc400>
  40e1b8:	add	x0, sp, #0x18
  40e1bc:	mov	w1, #0xffffffff            	// #-1
  40e1c0:	bl	40fda8 <sqrt@plt+0xdfc8>
  40e1c4:	and	w0, w0, #0xff
  40e1c8:	cmp	w0, #0x0
  40e1cc:	b.ne	40e1dc <sqrt@plt+0xc3fc>  // b.any
  40e1d0:	bl	40ff04 <sqrt@plt+0xe124>
  40e1d4:	str	w0, [sp, #24]
  40e1d8:	b	40e194 <sqrt@plt+0xc3b4>
  40e1dc:	nop
  40e1e0:	ldp	x29, x30, [sp], #32
  40e1e4:	ret
  40e1e8:	stp	x29, x30, [sp, #-96]!
  40e1ec:	mov	x29, sp
  40e1f0:	str	x0, [sp, #24]
  40e1f4:	str	wzr, [sp, #92]
  40e1f8:	str	wzr, [sp, #88]
  40e1fc:	str	wzr, [sp, #84]
  40e200:	str	wzr, [sp, #80]
  40e204:	str	wzr, [sp, #76]
  40e208:	str	wzr, [sp, #72]
  40e20c:	str	wzr, [sp, #68]
  40e210:	str	wzr, [sp, #64]
  40e214:	bl	40dab0 <sqrt@plt+0xbcd0>
  40e218:	str	w0, [sp, #40]
  40e21c:	add	x0, sp, #0x28
  40e220:	bl	40fe90 <sqrt@plt+0xe0b0>
  40e224:	cmp	w0, #0x72
  40e228:	b.eq	40e2f8 <sqrt@plt+0xc518>  // b.none
  40e22c:	cmp	w0, #0x72
  40e230:	b.gt	40e328 <sqrt@plt+0xc548>
  40e234:	cmp	w0, #0x6b
  40e238:	b.eq	40e2bc <sqrt@plt+0xc4dc>  // b.none
  40e23c:	cmp	w0, #0x6b
  40e240:	b.gt	40e328 <sqrt@plt+0xc548>
  40e244:	cmp	w0, #0x67
  40e248:	b.eq	40e2a4 <sqrt@plt+0xc4c4>  // b.none
  40e24c:	cmp	w0, #0x67
  40e250:	b.gt	40e328 <sqrt@plt+0xc548>
  40e254:	cmp	w0, #0x63
  40e258:	b.eq	40e268 <sqrt@plt+0xc488>  // b.none
  40e25c:	cmp	w0, #0x64
  40e260:	b.eq	40e298 <sqrt@plt+0xc4b8>  // b.none
  40e264:	b	40e328 <sqrt@plt+0xc548>
  40e268:	bl	40d138 <sqrt@plt+0xb358>
  40e26c:	str	w0, [sp, #76]
  40e270:	bl	40d138 <sqrt@plt+0xb358>
  40e274:	str	w0, [sp, #72]
  40e278:	bl	40d138 <sqrt@plt+0xb358>
  40e27c:	str	w0, [sp, #68]
  40e280:	ldr	w3, [sp, #68]
  40e284:	ldr	w2, [sp, #72]
  40e288:	ldr	w1, [sp, #76]
  40e28c:	ldr	x0, [sp, #24]
  40e290:	bl	410fb8 <sqrt@plt+0xf1d8>
  40e294:	b	40e360 <sqrt@plt+0xc580>
  40e298:	ldr	x0, [sp, #24]
  40e29c:	bl	410f24 <sqrt@plt+0xf144>
  40e2a0:	b	40e360 <sqrt@plt+0xc580>
  40e2a4:	bl	40d138 <sqrt@plt+0xb358>
  40e2a8:	str	w0, [sp, #92]
  40e2ac:	ldr	w1, [sp, #92]
  40e2b0:	ldr	x0, [sp, #24]
  40e2b4:	bl	4110c4 <sqrt@plt+0xf2e4>
  40e2b8:	b	40e360 <sqrt@plt+0xc580>
  40e2bc:	bl	40d138 <sqrt@plt+0xb358>
  40e2c0:	str	w0, [sp, #76]
  40e2c4:	bl	40d138 <sqrt@plt+0xb358>
  40e2c8:	str	w0, [sp, #72]
  40e2cc:	bl	40d138 <sqrt@plt+0xb358>
  40e2d0:	str	w0, [sp, #68]
  40e2d4:	bl	40d138 <sqrt@plt+0xb358>
  40e2d8:	str	w0, [sp, #64]
  40e2dc:	ldr	w4, [sp, #64]
  40e2e0:	ldr	w3, [sp, #68]
  40e2e4:	ldr	w2, [sp, #72]
  40e2e8:	ldr	w1, [sp, #76]
  40e2ec:	ldr	x0, [sp, #24]
  40e2f0:	bl	411030 <sqrt@plt+0xf250>
  40e2f4:	b	40e360 <sqrt@plt+0xc580>
  40e2f8:	bl	40d138 <sqrt@plt+0xb358>
  40e2fc:	str	w0, [sp, #88]
  40e300:	bl	40d138 <sqrt@plt+0xb358>
  40e304:	str	w0, [sp, #84]
  40e308:	bl	40d138 <sqrt@plt+0xb358>
  40e30c:	str	w0, [sp, #80]
  40e310:	ldr	w3, [sp, #80]
  40e314:	ldr	w2, [sp, #84]
  40e318:	ldr	w1, [sp, #88]
  40e31c:	ldr	x0, [sp, #24]
  40e320:	bl	410f40 <sqrt@plt+0xf160>
  40e324:	b	40e360 <sqrt@plt+0xc580>
  40e328:	add	x0, sp, #0x28
  40e32c:	bl	40fe90 <sqrt@plt+0xe0b0>
  40e330:	mov	w1, w0
  40e334:	add	x0, sp, #0x30
  40e338:	bl	412874 <sqrt@plt+0x10a94>
  40e33c:	add	x1, sp, #0x30
  40e340:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40e344:	add	x3, x0, #0x48
  40e348:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40e34c:	add	x2, x0, #0x48
  40e350:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40e354:	add	x0, x0, #0xba0
  40e358:	bl	412fa0 <sqrt@plt+0x111c0>
  40e35c:	nop
  40e360:	nop
  40e364:	ldp	x29, x30, [sp], #96
  40e368:	ret
  40e36c:	stp	x29, x30, [sp, #-112]!
  40e370:	mov	x29, sp
  40e374:	stp	x19, x20, [sp, #16]
  40e378:	bl	40dab0 <sqrt@plt+0xbcd0>
  40e37c:	str	w0, [sp, #32]
  40e380:	add	x0, sp, #0x20
  40e384:	bl	40fe90 <sqrt@plt+0xe0b0>
  40e388:	cmp	w0, #0x74
  40e38c:	b.eq	40e7f4 <sqrt@plt+0xca14>  // b.none
  40e390:	cmp	w0, #0x74
  40e394:	b.gt	40e428 <sqrt@plt+0xc648>
  40e398:	cmp	w0, #0x70
  40e39c:	b.eq	40e7b4 <sqrt@plt+0xc9d4>  // b.none
  40e3a0:	cmp	w0, #0x70
  40e3a4:	b.gt	40e428 <sqrt@plt+0xc648>
  40e3a8:	cmp	w0, #0x6c
  40e3ac:	b.eq	40e770 <sqrt@plt+0xc990>  // b.none
  40e3b0:	cmp	w0, #0x6c
  40e3b4:	b.gt	40e428 <sqrt@plt+0xc648>
  40e3b8:	cmp	w0, #0x66
  40e3bc:	b.eq	40e5fc <sqrt@plt+0xc81c>  // b.none
  40e3c0:	cmp	w0, #0x66
  40e3c4:	b.gt	40e428 <sqrt@plt+0xc648>
  40e3c8:	cmp	w0, #0x65
  40e3cc:	b.eq	40e58c <sqrt@plt+0xc7ac>  // b.none
  40e3d0:	cmp	w0, #0x65
  40e3d4:	b.gt	40e428 <sqrt@plt+0xc648>
  40e3d8:	cmp	w0, #0x63
  40e3dc:	b.eq	40e4ac <sqrt@plt+0xc6cc>  // b.none
  40e3e0:	cmp	w0, #0x63
  40e3e4:	b.gt	40e428 <sqrt@plt+0xc648>
  40e3e8:	cmp	w0, #0x61
  40e3ec:	b.eq	40e468 <sqrt@plt+0xc688>  // b.none
  40e3f0:	cmp	w0, #0x61
  40e3f4:	b.gt	40e428 <sqrt@plt+0xc648>
  40e3f8:	cmp	w0, #0x50
  40e3fc:	b.eq	40e7b4 <sqrt@plt+0xc9d4>  // b.none
  40e400:	cmp	w0, #0x50
  40e404:	b.gt	40e428 <sqrt@plt+0xc648>
  40e408:	cmp	w0, #0x46
  40e40c:	b.eq	40e718 <sqrt@plt+0xc938>  // b.none
  40e410:	cmp	w0, #0x46
  40e414:	b.gt	40e428 <sqrt@plt+0xc648>
  40e418:	cmp	w0, #0x43
  40e41c:	b.eq	40e51c <sqrt@plt+0xc73c>  // b.none
  40e420:	cmp	w0, #0x45
  40e424:	b.eq	40e58c <sqrt@plt+0xc7ac>  // b.none
  40e428:	bl	40d390 <sqrt@plt+0xb5b0>
  40e42c:	str	x0, [sp, #40]
  40e430:	ldr	x1, [sp, #40]
  40e434:	ldr	w0, [sp, #32]
  40e438:	bl	40de78 <sqrt@plt+0xc098>
  40e43c:	ldr	x0, [sp, #40]
  40e440:	bl	40dbd8 <sqrt@plt+0xbdf8>
  40e444:	ldr	x19, [sp, #40]
  40e448:	cmp	x19, #0x0
  40e44c:	b.eq	40e838 <sqrt@plt+0xca58>  // b.none
  40e450:	mov	x0, x19
  40e454:	bl	40cbf4 <sqrt@plt+0xae14>
  40e458:	mov	x1, #0x18                  	// #24
  40e45c:	mov	x0, x19
  40e460:	bl	41bf10 <_ZdlPvm@@Base>
  40e464:	b	40e838 <sqrt@plt+0xca58>
  40e468:	mov	x0, #0x4                   	// #4
  40e46c:	bl	40d194 <sqrt@plt+0xb3b4>
  40e470:	str	x0, [sp, #72]
  40e474:	ldr	x1, [sp, #72]
  40e478:	ldr	w0, [sp, #32]
  40e47c:	bl	40de78 <sqrt@plt+0xc098>
  40e480:	ldr	x0, [sp, #72]
  40e484:	bl	40dbd8 <sqrt@plt+0xbdf8>
  40e488:	ldr	x19, [sp, #72]
  40e48c:	cmp	x19, #0x0
  40e490:	b.eq	40e840 <sqrt@plt+0xca60>  // b.none
  40e494:	mov	x0, x19
  40e498:	bl	40cbf4 <sqrt@plt+0xae14>
  40e49c:	mov	x1, #0x18                  	// #24
  40e4a0:	mov	x0, x19
  40e4a4:	bl	41bf10 <_ZdlPvm@@Base>
  40e4a8:	b	40e840 <sqrt@plt+0xca60>
  40e4ac:	mov	x0, #0x1                   	// #1
  40e4b0:	bl	40d194 <sqrt@plt+0xb3b4>
  40e4b4:	str	x0, [sp, #80]
  40e4b8:	ldr	x1, [sp, #80]
  40e4bc:	ldr	w0, [sp, #32]
  40e4c0:	bl	40de78 <sqrt@plt+0xc098>
  40e4c4:	mov	x1, #0x0                   	// #0
  40e4c8:	ldr	x0, [sp, #80]
  40e4cc:	bl	40fca4 <sqrt@plt+0xdec4>
  40e4d0:	mov	w2, w0
  40e4d4:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e4d8:	add	x0, x0, #0x500
  40e4dc:	ldr	x0, [x0]
  40e4e0:	ldr	w1, [x0, #8]
  40e4e4:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e4e8:	add	x0, x0, #0x500
  40e4ec:	ldr	x0, [x0]
  40e4f0:	add	w1, w2, w1
  40e4f4:	str	w1, [x0, #8]
  40e4f8:	ldr	x19, [sp, #80]
  40e4fc:	cmp	x19, #0x0
  40e500:	b.eq	40e848 <sqrt@plt+0xca68>  // b.none
  40e504:	mov	x0, x19
  40e508:	bl	40cbf4 <sqrt@plt+0xae14>
  40e50c:	mov	x1, #0x18                  	// #24
  40e510:	mov	x0, x19
  40e514:	bl	41bf10 <_ZdlPvm@@Base>
  40e518:	b	40e848 <sqrt@plt+0xca68>
  40e51c:	mov	x0, #0x1                   	// #1
  40e520:	bl	40d254 <sqrt@plt+0xb474>
  40e524:	str	x0, [sp, #48]
  40e528:	ldr	x1, [sp, #48]
  40e52c:	ldr	w0, [sp, #32]
  40e530:	bl	40de78 <sqrt@plt+0xc098>
  40e534:	mov	x1, #0x0                   	// #0
  40e538:	ldr	x0, [sp, #48]
  40e53c:	bl	40fca4 <sqrt@plt+0xdec4>
  40e540:	mov	w2, w0
  40e544:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e548:	add	x0, x0, #0x500
  40e54c:	ldr	x0, [x0]
  40e550:	ldr	w1, [x0, #8]
  40e554:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e558:	add	x0, x0, #0x500
  40e55c:	ldr	x0, [x0]
  40e560:	add	w1, w2, w1
  40e564:	str	w1, [x0, #8]
  40e568:	ldr	x19, [sp, #48]
  40e56c:	cmp	x19, #0x0
  40e570:	b.eq	40e850 <sqrt@plt+0xca70>  // b.none
  40e574:	mov	x0, x19
  40e578:	bl	40cbf4 <sqrt@plt+0xae14>
  40e57c:	mov	x1, #0x18                  	// #24
  40e580:	mov	x0, x19
  40e584:	bl	41bf10 <_ZdlPvm@@Base>
  40e588:	b	40e850 <sqrt@plt+0xca70>
  40e58c:	mov	x0, #0x2                   	// #2
  40e590:	bl	40d194 <sqrt@plt+0xb3b4>
  40e594:	str	x0, [sp, #56]
  40e598:	ldr	x1, [sp, #56]
  40e59c:	ldr	w0, [sp, #32]
  40e5a0:	bl	40de78 <sqrt@plt+0xc098>
  40e5a4:	mov	x1, #0x0                   	// #0
  40e5a8:	ldr	x0, [sp, #56]
  40e5ac:	bl	40fca4 <sqrt@plt+0xdec4>
  40e5b0:	mov	w2, w0
  40e5b4:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e5b8:	add	x0, x0, #0x500
  40e5bc:	ldr	x0, [x0]
  40e5c0:	ldr	w1, [x0, #8]
  40e5c4:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e5c8:	add	x0, x0, #0x500
  40e5cc:	ldr	x0, [x0]
  40e5d0:	add	w1, w2, w1
  40e5d4:	str	w1, [x0, #8]
  40e5d8:	ldr	x19, [sp, #56]
  40e5dc:	cmp	x19, #0x0
  40e5e0:	b.eq	40e858 <sqrt@plt+0xca78>  // b.none
  40e5e4:	mov	x0, x19
  40e5e8:	bl	40cbf4 <sqrt@plt+0xae14>
  40e5ec:	mov	x1, #0x18                  	// #24
  40e5f0:	mov	x0, x19
  40e5f4:	bl	41bf10 <_ZdlPvm@@Base>
  40e5f8:	b	40e858 <sqrt@plt+0xca78>
  40e5fc:	bl	40d538 <sqrt@plt+0xb758>
  40e600:	str	w0, [sp, #92]
  40e604:	ldr	w0, [sp, #92]
  40e608:	cmp	w0, #0x0
  40e60c:	b.lt	40e644 <sqrt@plt+0xc864>  // b.tstop
  40e610:	ldr	w0, [sp, #92]
  40e614:	cmp	w0, #0x3e8
  40e618:	b.gt	40e644 <sqrt@plt+0xc864>
  40e61c:	ldr	w0, [sp, #92]
  40e620:	bl	40d024 <sqrt@plt+0xb244>
  40e624:	str	w0, [sp, #88]
  40e628:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e62c:	add	x0, x0, #0x500
  40e630:	ldr	x0, [x0]
  40e634:	ldr	x0, [x0, #32]
  40e638:	ldr	w1, [sp, #88]
  40e63c:	bl	4110c4 <sqrt@plt+0xf2e4>
  40e640:	b	40e6a8 <sqrt@plt+0xc8c8>
  40e644:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e648:	add	x0, x0, #0x500
  40e64c:	ldr	x0, [x0]
  40e650:	ldr	x19, [x0, #32]
  40e654:	cmp	x19, #0x0
  40e658:	b.eq	40e670 <sqrt@plt+0xc890>  // b.none
  40e65c:	mov	x0, x19
  40e660:	bl	410ca8 <sqrt@plt+0xeec8>
  40e664:	mov	x1, #0x28                  	// #40
  40e668:	mov	x0, x19
  40e66c:	bl	41bf10 <_ZdlPvm@@Base>
  40e670:	mov	x0, #0x28                  	// #40
  40e674:	bl	41be54 <_Znwm@@Base>
  40e678:	mov	x19, x0
  40e67c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e680:	add	x0, x0, #0x500
  40e684:	ldr	x0, [x0]
  40e688:	ldr	x0, [x0, #24]
  40e68c:	mov	x1, x0
  40e690:	mov	x0, x19
  40e694:	bl	410c20 <sqrt@plt+0xee40>
  40e698:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e69c:	add	x0, x0, #0x500
  40e6a0:	ldr	x0, [x0]
  40e6a4:	str	x19, [x0, #32]
  40e6a8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e6ac:	add	x0, x0, #0x4e8
  40e6b0:	ldr	x3, [x0]
  40e6b4:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e6b8:	add	x0, x0, #0x4e8
  40e6bc:	ldr	x0, [x0]
  40e6c0:	ldr	x0, [x0]
  40e6c4:	add	x0, x0, #0x28
  40e6c8:	ldr	x2, [x0]
  40e6cc:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e6d0:	add	x0, x0, #0x500
  40e6d4:	ldr	x0, [x0]
  40e6d8:	mov	x1, x0
  40e6dc:	mov	x0, x3
  40e6e0:	blr	x2
  40e6e4:	bl	40d538 <sqrt@plt+0xb758>
  40e6e8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e6ec:	add	x0, x0, #0x500
  40e6f0:	ldr	x0, [x0]
  40e6f4:	ldr	w2, [x0, #8]
  40e6f8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e6fc:	add	x0, x0, #0x500
  40e700:	ldr	x0, [x0]
  40e704:	ldr	w1, [sp, #92]
  40e708:	add	w1, w2, w1
  40e70c:	str	w1, [x0, #8]
  40e710:	bl	40e16c <sqrt@plt+0xc38c>
  40e714:	b	40e874 <sqrt@plt+0xca94>
  40e718:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e71c:	add	x0, x0, #0x500
  40e720:	ldr	x0, [x0]
  40e724:	ldr	x0, [x0, #32]
  40e728:	bl	40e1e8 <sqrt@plt+0xc408>
  40e72c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e730:	add	x0, x0, #0x4e8
  40e734:	ldr	x3, [x0]
  40e738:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e73c:	add	x0, x0, #0x4e8
  40e740:	ldr	x0, [x0]
  40e744:	ldr	x0, [x0]
  40e748:	add	x0, x0, #0x28
  40e74c:	ldr	x2, [x0]
  40e750:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e754:	add	x0, x0, #0x500
  40e758:	ldr	x0, [x0]
  40e75c:	mov	x1, x0
  40e760:	mov	x0, x3
  40e764:	blr	x2
  40e768:	bl	40e16c <sqrt@plt+0xc38c>
  40e76c:	b	40e874 <sqrt@plt+0xca94>
  40e770:	mov	x0, #0x2                   	// #2
  40e774:	bl	40d194 <sqrt@plt+0xb3b4>
  40e778:	str	x0, [sp, #96]
  40e77c:	ldr	x1, [sp, #96]
  40e780:	ldr	w0, [sp, #32]
  40e784:	bl	40de78 <sqrt@plt+0xc098>
  40e788:	ldr	x0, [sp, #96]
  40e78c:	bl	40dbd8 <sqrt@plt+0xbdf8>
  40e790:	ldr	x19, [sp, #96]
  40e794:	cmp	x19, #0x0
  40e798:	b.eq	40e860 <sqrt@plt+0xca80>  // b.none
  40e79c:	mov	x0, x19
  40e7a0:	bl	40cbf4 <sqrt@plt+0xae14>
  40e7a4:	mov	x1, #0x18                  	// #24
  40e7a8:	mov	x0, x19
  40e7ac:	bl	41bf10 <_ZdlPvm@@Base>
  40e7b0:	b	40e860 <sqrt@plt+0xca80>
  40e7b4:	bl	40d390 <sqrt@plt+0xb5b0>
  40e7b8:	str	x0, [sp, #64]
  40e7bc:	ldr	x1, [sp, #64]
  40e7c0:	ldr	w0, [sp, #32]
  40e7c4:	bl	40de78 <sqrt@plt+0xc098>
  40e7c8:	ldr	x0, [sp, #64]
  40e7cc:	bl	40dbd8 <sqrt@plt+0xbdf8>
  40e7d0:	ldr	x19, [sp, #64]
  40e7d4:	cmp	x19, #0x0
  40e7d8:	b.eq	40e868 <sqrt@plt+0xca88>  // b.none
  40e7dc:	mov	x0, x19
  40e7e0:	bl	40cbf4 <sqrt@plt+0xae14>
  40e7e4:	mov	x1, #0x18                  	// #24
  40e7e8:	mov	x0, x19
  40e7ec:	bl	41bf10 <_ZdlPvm@@Base>
  40e7f0:	b	40e868 <sqrt@plt+0xca88>
  40e7f4:	mov	x0, #0x1                   	// #1
  40e7f8:	bl	40d254 <sqrt@plt+0xb474>
  40e7fc:	str	x0, [sp, #104]
  40e800:	ldr	x1, [sp, #104]
  40e804:	ldr	w0, [sp, #32]
  40e808:	bl	40de78 <sqrt@plt+0xc098>
  40e80c:	ldr	x0, [sp, #104]
  40e810:	bl	40dbd8 <sqrt@plt+0xbdf8>
  40e814:	ldr	x19, [sp, #104]
  40e818:	cmp	x19, #0x0
  40e81c:	b.eq	40e870 <sqrt@plt+0xca90>  // b.none
  40e820:	mov	x0, x19
  40e824:	bl	40cbf4 <sqrt@plt+0xae14>
  40e828:	mov	x1, #0x18                  	// #24
  40e82c:	mov	x0, x19
  40e830:	bl	41bf10 <_ZdlPvm@@Base>
  40e834:	b	40e870 <sqrt@plt+0xca90>
  40e838:	nop
  40e83c:	b	40e890 <sqrt@plt+0xcab0>
  40e840:	nop
  40e844:	b	40e890 <sqrt@plt+0xcab0>
  40e848:	nop
  40e84c:	b	40e890 <sqrt@plt+0xcab0>
  40e850:	nop
  40e854:	b	40e890 <sqrt@plt+0xcab0>
  40e858:	nop
  40e85c:	b	40e890 <sqrt@plt+0xcab0>
  40e860:	nop
  40e864:	b	40e890 <sqrt@plt+0xcab0>
  40e868:	nop
  40e86c:	b	40e890 <sqrt@plt+0xcab0>
  40e870:	nop
  40e874:	b	40e890 <sqrt@plt+0xcab0>
  40e878:	mov	x20, x0
  40e87c:	mov	x1, #0x28                  	// #40
  40e880:	mov	x0, x19
  40e884:	bl	41bf10 <_ZdlPvm@@Base>
  40e888:	mov	x0, x20
  40e88c:	bl	401d40 <_Unwind_Resume@plt>
  40e890:	ldp	x19, x20, [sp, #16]
  40e894:	ldp	x29, x30, [sp], #112
  40e898:	ret
  40e89c:	stp	x29, x30, [sp, #-112]!
  40e8a0:	mov	x29, sp
  40e8a4:	str	x19, [sp, #16]
  40e8a8:	strb	wzr, [sp, #111]
  40e8ac:	bl	40d9bc <sqrt@plt+0xbbdc>
  40e8b0:	str	x0, [sp, #96]
  40e8b4:	ldr	x0, [sp, #96]
  40e8b8:	ldrb	w0, [x0]
  40e8bc:	strb	w0, [sp, #95]
  40e8c0:	ldrb	w0, [sp, #95]
  40e8c4:	cmp	w0, #0x75
  40e8c8:	b.eq	40eb2c <sqrt@plt+0xcd4c>  // b.none
  40e8cc:	cmp	w0, #0x75
  40e8d0:	b.gt	40eca4 <sqrt@plt+0xcec4>
  40e8d4:	cmp	w0, #0x74
  40e8d8:	b.eq	40eaf8 <sqrt@plt+0xcd18>  // b.none
  40e8dc:	cmp	w0, #0x74
  40e8e0:	b.gt	40eca4 <sqrt@plt+0xcec4>
  40e8e4:	cmp	w0, #0x73
  40e8e8:	b.eq	40eacc <sqrt@plt+0xccec>  // b.none
  40e8ec:	cmp	w0, #0x73
  40e8f0:	b.gt	40eca4 <sqrt@plt+0xcec4>
  40e8f4:	cmp	w0, #0x72
  40e8f8:	b.eq	40eaa0 <sqrt@plt+0xccc0>  // b.none
  40e8fc:	cmp	w0, #0x72
  40e900:	b.gt	40eca4 <sqrt@plt+0xcec4>
  40e904:	cmp	w0, #0x70
  40e908:	b.eq	40ea98 <sqrt@plt+0xccb8>  // b.none
  40e90c:	cmp	w0, #0x70
  40e910:	b.gt	40eca4 <sqrt@plt+0xcec4>
  40e914:	cmp	w0, #0x69
  40e918:	b.eq	40ea6c <sqrt@plt+0xcc8c>  // b.none
  40e91c:	cmp	w0, #0x69
  40e920:	b.gt	40eca4 <sqrt@plt+0xcec4>
  40e924:	cmp	w0, #0x66
  40e928:	b.eq	40e978 <sqrt@plt+0xcb98>  // b.none
  40e92c:	cmp	w0, #0x66
  40e930:	b.gt	40eca4 <sqrt@plt+0xcec4>
  40e934:	cmp	w0, #0x58
  40e938:	b.eq	40eb94 <sqrt@plt+0xcdb4>  // b.none
  40e93c:	cmp	w0, #0x58
  40e940:	b.gt	40eca4 <sqrt@plt+0xcec4>
  40e944:	cmp	w0, #0x54
  40e948:	b.eq	40eb00 <sqrt@plt+0xcd20>  // b.none
  40e94c:	cmp	w0, #0x54
  40e950:	b.gt	40eca4 <sqrt@plt+0xcec4>
  40e954:	cmp	w0, #0x53
  40e958:	b.eq	40eadc <sqrt@plt+0xccfc>  // b.none
  40e95c:	cmp	w0, #0x53
  40e960:	b.gt	40eca4 <sqrt@plt+0xcec4>
  40e964:	cmp	w0, #0x46
  40e968:	b.eq	40e9bc <sqrt@plt+0xcbdc>  // b.none
  40e96c:	cmp	w0, #0x48
  40e970:	b.eq	40ea18 <sqrt@plt+0xcc38>  // b.none
  40e974:	b	40eca4 <sqrt@plt+0xcec4>
  40e978:	bl	40d538 <sqrt@plt+0xb758>
  40e97c:	str	w0, [sp, #76]
  40e980:	bl	40d9bc <sqrt@plt+0xbbdc>
  40e984:	str	x0, [sp, #64]
  40e988:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40e98c:	add	x0, x0, #0x4e8
  40e990:	ldr	x0, [x0]
  40e994:	ldr	x2, [sp, #64]
  40e998:	ldr	w1, [sp, #76]
  40e99c:	bl	4101f0 <sqrt@plt+0xe410>
  40e9a0:	ldr	x0, [sp, #64]
  40e9a4:	cmp	x0, #0x0
  40e9a8:	b.eq	40e9b4 <sqrt@plt+0xcbd4>  // b.none
  40e9ac:	ldr	x0, [sp, #64]
  40e9b0:	bl	401c20 <_ZdaPv@plt>
  40e9b4:	bl	40e16c <sqrt@plt+0xc38c>
  40e9b8:	b	40ece4 <sqrt@plt+0xcf04>
  40e9bc:	bl	40d424 <sqrt@plt+0xb644>
  40e9c0:	str	x0, [sp, #48]
  40e9c4:	ldr	x0, [sp, #48]
  40e9c8:	cmp	x0, #0x0
  40e9cc:	b.ne	40e9f8 <sqrt@plt+0xcc18>  // b.any
  40e9d0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40e9d4:	add	x3, x0, #0x48
  40e9d8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40e9dc:	add	x2, x0, #0x48
  40e9e0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40e9e4:	add	x1, x0, #0x48
  40e9e8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40e9ec:	add	x0, x0, #0xbc0
  40e9f0:	bl	412fdc <sqrt@plt+0x111fc>
  40e9f4:	b	40ecd8 <sqrt@plt+0xcef8>
  40e9f8:	ldr	x0, [sp, #48]
  40e9fc:	bl	40dd94 <sqrt@plt+0xbfb4>
  40ea00:	ldr	x0, [sp, #48]
  40ea04:	cmp	x0, #0x0
  40ea08:	b.eq	40ecd8 <sqrt@plt+0xcef8>  // b.none
  40ea0c:	ldr	x0, [sp, #48]
  40ea10:	bl	401c20 <_ZdaPv@plt>
  40ea14:	b	40ecd8 <sqrt@plt+0xcef8>
  40ea18:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40ea1c:	add	x0, x0, #0x500
  40ea20:	ldr	x19, [x0]
  40ea24:	bl	40d538 <sqrt@plt+0xb758>
  40ea28:	str	w0, [x19, #16]
  40ea2c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40ea30:	add	x0, x0, #0x500
  40ea34:	ldr	x0, [x0]
  40ea38:	ldr	w1, [x0, #16]
  40ea3c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40ea40:	add	x0, x0, #0x500
  40ea44:	ldr	x0, [x0]
  40ea48:	ldr	w0, [x0, #4]
  40ea4c:	cmp	w1, w0
  40ea50:	b.ne	40ea64 <sqrt@plt+0xcc84>  // b.any
  40ea54:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40ea58:	add	x0, x0, #0x500
  40ea5c:	ldr	x0, [x0]
  40ea60:	str	wzr, [x0, #16]
  40ea64:	bl	40e16c <sqrt@plt+0xc38c>
  40ea68:	b	40ece4 <sqrt@plt+0xcf04>
  40ea6c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40ea70:	add	x3, x0, #0x48
  40ea74:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40ea78:	add	x2, x0, #0x48
  40ea7c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40ea80:	add	x1, x0, #0x48
  40ea84:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40ea88:	add	x0, x0, #0xbe8
  40ea8c:	bl	412fa0 <sqrt@plt+0x111c0>
  40ea90:	bl	40e16c <sqrt@plt+0xc38c>
  40ea94:	b	40ece4 <sqrt@plt+0xcf04>
  40ea98:	bl	40e16c <sqrt@plt+0xc38c>
  40ea9c:	b	40ece4 <sqrt@plt+0xcf04>
  40eaa0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40eaa4:	add	x3, x0, #0x48
  40eaa8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40eaac:	add	x2, x0, #0x48
  40eab0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40eab4:	add	x1, x0, #0x48
  40eab8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40eabc:	add	x0, x0, #0xc08
  40eac0:	bl	412fa0 <sqrt@plt+0x111c0>
  40eac4:	bl	40e16c <sqrt@plt+0xc38c>
  40eac8:	b	40ece4 <sqrt@plt+0xcf04>
  40eacc:	mov	w0, #0x1                   	// #1
  40ead0:	strb	w0, [sp, #111]
  40ead4:	bl	40e16c <sqrt@plt+0xc38c>
  40ead8:	b	40ece4 <sqrt@plt+0xcf04>
  40eadc:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40eae0:	add	x0, x0, #0x500
  40eae4:	ldr	x19, [x0]
  40eae8:	bl	40d538 <sqrt@plt+0xb758>
  40eaec:	str	w0, [x19, #20]
  40eaf0:	bl	40e16c <sqrt@plt+0xc38c>
  40eaf4:	b	40ece4 <sqrt@plt+0xcf04>
  40eaf8:	bl	40e16c <sqrt@plt+0xc38c>
  40eafc:	b	40ece4 <sqrt@plt+0xcf04>
  40eb00:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40eb04:	add	x3, x0, #0x48
  40eb08:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40eb0c:	add	x2, x0, #0x48
  40eb10:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40eb14:	add	x1, x0, #0x48
  40eb18:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40eb1c:	add	x0, x0, #0xc28
  40eb20:	bl	412fa0 <sqrt@plt+0x111c0>
  40eb24:	bl	40df10 <sqrt@plt+0xc130>
  40eb28:	b	40ece4 <sqrt@plt+0xcf04>
  40eb2c:	bl	40d9bc <sqrt@plt+0xbbdc>
  40eb30:	str	x0, [sp, #80]
  40eb34:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40eb38:	add	x0, x0, #0x4e8
  40eb3c:	ldr	x5, [x0]
  40eb40:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40eb44:	add	x0, x0, #0x4e8
  40eb48:	ldr	x0, [x0]
  40eb4c:	ldr	x0, [x0]
  40eb50:	add	x0, x0, #0x50
  40eb54:	ldr	x4, [x0]
  40eb58:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40eb5c:	add	x0, x0, #0x500
  40eb60:	ldr	x0, [x0]
  40eb64:	mov	w3, #0x75                  	// #117
  40eb68:	mov	x2, x0
  40eb6c:	ldr	x1, [sp, #80]
  40eb70:	mov	x0, x5
  40eb74:	blr	x4
  40eb78:	ldr	x0, [sp, #80]
  40eb7c:	cmp	x0, #0x0
  40eb80:	b.eq	40eb8c <sqrt@plt+0xcdac>  // b.none
  40eb84:	ldr	x0, [sp, #80]
  40eb88:	bl	401c20 <_ZdaPv@plt>
  40eb8c:	bl	40e16c <sqrt@plt+0xc38c>
  40eb90:	b	40ece4 <sqrt@plt+0xcf04>
  40eb94:	bl	40d424 <sqrt@plt+0xb644>
  40eb98:	str	x0, [sp, #56]
  40eb9c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40eba0:	add	x0, x0, #0x4f8
  40eba4:	ldr	w0, [x0]
  40eba8:	cmp	w0, #0x0
  40ebac:	b.gt	40ebd8 <sqrt@plt+0xcdf8>
  40ebb0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40ebb4:	add	x3, x0, #0x48
  40ebb8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40ebbc:	add	x2, x0, #0x48
  40ebc0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40ebc4:	add	x1, x0, #0x48
  40ebc8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40ebcc:	add	x0, x0, #0xc40
  40ebd0:	bl	412fa0 <sqrt@plt+0x111c0>
  40ebd4:	b	40ec8c <sqrt@plt+0xceac>
  40ebd8:	ldr	x0, [sp, #56]
  40ebdc:	cmp	x0, #0x0
  40ebe0:	b.eq	40ec48 <sqrt@plt+0xce68>  // b.none
  40ebe4:	mov	x2, #0x7                   	// #7
  40ebe8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40ebec:	add	x1, x0, #0xc70
  40ebf0:	ldr	x0, [sp, #56]
  40ebf4:	bl	401b70 <strncmp@plt>
  40ebf8:	cmp	w0, #0x0
  40ebfc:	b.ne	40ec48 <sqrt@plt+0xce68>  // b.any
  40ec00:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40ec04:	add	x0, x0, #0x4e8
  40ec08:	ldr	x5, [x0]
  40ec0c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40ec10:	add	x0, x0, #0x4e8
  40ec14:	ldr	x0, [x0]
  40ec18:	ldr	x0, [x0]
  40ec1c:	add	x0, x0, #0x58
  40ec20:	ldr	x4, [x0]
  40ec24:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40ec28:	add	x0, x0, #0x500
  40ec2c:	ldr	x0, [x0]
  40ec30:	mov	w3, #0x70                  	// #112
  40ec34:	mov	x2, x0
  40ec38:	ldr	x1, [sp, #56]
  40ec3c:	mov	x0, x5
  40ec40:	blr	x4
  40ec44:	b	40ec8c <sqrt@plt+0xceac>
  40ec48:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40ec4c:	add	x0, x0, #0x4e8
  40ec50:	ldr	x5, [x0]
  40ec54:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40ec58:	add	x0, x0, #0x4e8
  40ec5c:	ldr	x0, [x0]
  40ec60:	ldr	x0, [x0]
  40ec64:	add	x0, x0, #0x50
  40ec68:	ldr	x4, [x0]
  40ec6c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40ec70:	add	x0, x0, #0x500
  40ec74:	ldr	x0, [x0]
  40ec78:	mov	w3, #0x70                  	// #112
  40ec7c:	mov	x2, x0
  40ec80:	ldr	x1, [sp, #56]
  40ec84:	mov	x0, x5
  40ec88:	blr	x4
  40ec8c:	ldr	x0, [sp, #56]
  40ec90:	cmp	x0, #0x0
  40ec94:	b.eq	40ece0 <sqrt@plt+0xcf00>  // b.none
  40ec98:	ldr	x0, [sp, #56]
  40ec9c:	bl	401c20 <_ZdaPv@plt>
  40eca0:	b	40ece0 <sqrt@plt+0xcf00>
  40eca4:	add	x0, sp, #0x20
  40eca8:	ldrb	w1, [sp, #95]
  40ecac:	bl	4128d4 <sqrt@plt+0x10af4>
  40ecb0:	add	x1, sp, #0x20
  40ecb4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40ecb8:	add	x3, x0, #0x48
  40ecbc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40ecc0:	add	x2, x0, #0x48
  40ecc4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40ecc8:	add	x0, x0, #0xc78
  40eccc:	bl	412fdc <sqrt@plt+0x111fc>
  40ecd0:	bl	40df10 <sqrt@plt+0xc130>
  40ecd4:	b	40ece4 <sqrt@plt+0xcf04>
  40ecd8:	nop
  40ecdc:	b	40ece4 <sqrt@plt+0xcf04>
  40ece0:	nop
  40ece4:	ldr	x0, [sp, #96]
  40ece8:	cmp	x0, #0x0
  40ecec:	b.eq	40ecf8 <sqrt@plt+0xcf18>  // b.none
  40ecf0:	ldr	x0, [sp, #96]
  40ecf4:	bl	401c20 <_ZdaPv@plt>
  40ecf8:	ldrb	w0, [sp, #111]
  40ecfc:	ldr	x19, [sp, #16]
  40ed00:	ldp	x29, x30, [sp], #112
  40ed04:	ret
  40ed08:	stp	x29, x30, [sp, #-272]!
  40ed0c:	mov	x29, sp
  40ed10:	stp	x19, x20, [sp, #16]
  40ed14:	str	x0, [sp, #40]
  40ed18:	add	x0, sp, #0x58
  40ed1c:	bl	40fd3c <sqrt@plt+0xdf5c>
  40ed20:	strb	wzr, [sp, #271]
  40ed24:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40ed28:	add	x0, x0, #0x4f8
  40ed2c:	str	wzr, [x0]
  40ed30:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40ed34:	add	x0, x0, #0x4d8
  40ed38:	mov	w1, #0x1                   	// #1
  40ed3c:	str	w1, [x0]
  40ed40:	ldr	x0, [sp, #40]
  40ed44:	ldrb	w0, [x0]
  40ed48:	cmp	w0, #0x2d
  40ed4c:	b.ne	40ed80 <sqrt@plt+0xcfa0>  // b.any
  40ed50:	ldr	x0, [sp, #40]
  40ed54:	add	x0, x0, #0x1
  40ed58:	ldrb	w0, [x0]
  40ed5c:	cmp	w0, #0x0
  40ed60:	b.ne	40ed80 <sqrt@plt+0xcfa0>  // b.any
  40ed64:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ed68:	add	x0, x0, #0x320
  40ed6c:	ldr	x1, [x0]
  40ed70:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40ed74:	add	x0, x0, #0x4f0
  40ed78:	str	x1, [x0]
  40ed7c:	b	40edfc <sqrt@plt+0xd01c>
  40ed80:	bl	401c30 <__errno_location@plt>
  40ed84:	str	wzr, [x0]
  40ed88:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40ed8c:	add	x1, x0, #0xc90
  40ed90:	ldr	x0, [sp, #40]
  40ed94:	bl	401c50 <fopen@plt>
  40ed98:	mov	x1, x0
  40ed9c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40eda0:	add	x0, x0, #0x4f0
  40eda4:	str	x1, [x0]
  40eda8:	bl	401c30 <__errno_location@plt>
  40edac:	ldr	w0, [x0]
  40edb0:	cmp	w0, #0x0
  40edb4:	b.ne	40edcc <sqrt@plt+0xcfec>  // b.any
  40edb8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40edbc:	add	x0, x0, #0x4f0
  40edc0:	ldr	x0, [x0]
  40edc4:	cmp	x0, #0x0
  40edc8:	b.ne	40edfc <sqrt@plt+0xd01c>  // b.any
  40edcc:	add	x0, sp, #0x60
  40edd0:	ldr	x1, [sp, #40]
  40edd4:	bl	412810 <sqrt@plt+0x10a30>
  40edd8:	add	x1, sp, #0x60
  40eddc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40ede0:	add	x3, x0, #0x48
  40ede4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40ede8:	add	x2, x0, #0x48
  40edec:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40edf0:	add	x0, x0, #0xc98
  40edf4:	bl	412fa0 <sqrt@plt+0x111c0>
  40edf8:	b	40fc98 <sqrt@plt+0xdeb8>
  40edfc:	ldr	x0, [sp, #40]
  40ee00:	bl	40dcb0 <sqrt@plt+0xbed0>
  40ee04:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40ee08:	add	x0, x0, #0x500
  40ee0c:	ldr	x0, [x0]
  40ee10:	cmp	x0, #0x0
  40ee14:	b.eq	40ee1c <sqrt@plt+0xd03c>  // b.none
  40ee18:	bl	40d058 <sqrt@plt+0xb278>
  40ee1c:	mov	x0, #0x28                  	// #40
  40ee20:	bl	41be54 <_Znwm@@Base>
  40ee24:	mov	x1, x0
  40ee28:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40ee2c:	add	x0, x0, #0x500
  40ee30:	str	x1, [x0]
  40ee34:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  40ee38:	add	x0, x0, #0x5d0
  40ee3c:	ldr	x0, [x0]
  40ee40:	str	x0, [sp, #112]
  40ee44:	mov	x0, #0x28                  	// #40
  40ee48:	bl	41be54 <_Znwm@@Base>
  40ee4c:	mov	x19, x0
  40ee50:	ldr	x1, [sp, #112]
  40ee54:	mov	x0, x19
  40ee58:	bl	408aa0 <sqrt@plt+0x6cc0>
  40ee5c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40ee60:	add	x0, x0, #0x500
  40ee64:	ldr	x0, [x0]
  40ee68:	str	x19, [x0, #24]
  40ee6c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  40ee70:	add	x0, x0, #0x5d0
  40ee74:	ldr	x0, [x0]
  40ee78:	str	x0, [sp, #120]
  40ee7c:	mov	x0, #0x28                  	// #40
  40ee80:	bl	41be54 <_Znwm@@Base>
  40ee84:	mov	x19, x0
  40ee88:	ldr	x1, [sp, #120]
  40ee8c:	mov	x0, x19
  40ee90:	bl	408aa0 <sqrt@plt+0x6cc0>
  40ee94:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40ee98:	add	x0, x0, #0x500
  40ee9c:	ldr	x0, [x0]
  40eea0:	str	x19, [x0, #32]
  40eea4:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40eea8:	add	x0, x0, #0x500
  40eeac:	ldr	x0, [x0]
  40eeb0:	mov	w1, #0xffffffff            	// #-1
  40eeb4:	str	w1, [x0]
  40eeb8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40eebc:	add	x0, x0, #0x500
  40eec0:	ldr	x0, [x0]
  40eec4:	str	wzr, [x0, #16]
  40eec8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40eecc:	add	x0, x0, #0x500
  40eed0:	ldr	x0, [x0]
  40eed4:	mov	w1, #0xffffffff            	// #-1
  40eed8:	str	w1, [x0, #8]
  40eedc:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40eee0:	add	x0, x0, #0x500
  40eee4:	ldr	x0, [x0]
  40eee8:	str	wzr, [x0, #20]
  40eeec:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40eef0:	add	x0, x0, #0x500
  40eef4:	ldr	x0, [x0]
  40eef8:	str	wzr, [x0, #4]
  40eefc:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40ef00:	add	x0, x0, #0x500
  40ef04:	ldr	x0, [x0]
  40ef08:	mov	w1, #0xffffffff            	// #-1
  40ef0c:	str	w1, [x0, #12]
  40ef10:	bl	40db48 <sqrt@plt+0xbd68>
  40ef14:	str	w0, [sp, #88]
  40ef18:	add	x0, sp, #0x58
  40ef1c:	bl	40fe90 <sqrt@plt+0xe0b0>
  40ef20:	cmn	w0, #0x1
  40ef24:	cset	w0, eq  // eq = none
  40ef28:	and	w0, w0, #0xff
  40ef2c:	cmp	w0, #0x0
  40ef30:	b.ne	40fc94 <sqrt@plt+0xdeb4>  // b.any
  40ef34:	add	x0, sp, #0x58
  40ef38:	bl	40fe90 <sqrt@plt+0xe0b0>
  40ef3c:	cmp	w0, #0x78
  40ef40:	cset	w0, ne  // ne = any
  40ef44:	and	w0, w0, #0xff
  40ef48:	cmp	w0, #0x0
  40ef4c:	b.eq	40ef74 <sqrt@plt+0xd194>  // b.none
  40ef50:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40ef54:	add	x3, x0, #0x48
  40ef58:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40ef5c:	add	x2, x0, #0x48
  40ef60:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40ef64:	add	x1, x0, #0x48
  40ef68:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40ef6c:	add	x0, x0, #0xcb0
  40ef70:	bl	413018 <sqrt@plt+0x11238>
  40ef74:	bl	40d9bc <sqrt@plt+0xbbdc>
  40ef78:	str	x0, [sp, #240]
  40ef7c:	ldr	x0, [sp, #240]
  40ef80:	ldrb	w0, [x0]
  40ef84:	cmp	w0, #0x54
  40ef88:	b.eq	40efb0 <sqrt@plt+0xd1d0>  // b.none
  40ef8c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40ef90:	add	x3, x0, #0x48
  40ef94:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40ef98:	add	x2, x0, #0x48
  40ef9c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40efa0:	add	x1, x0, #0x48
  40efa4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40efa8:	add	x0, x0, #0xcb0
  40efac:	bl	413018 <sqrt@plt+0x11238>
  40efb0:	ldr	x0, [sp, #240]
  40efb4:	cmp	x0, #0x0
  40efb8:	b.eq	40efc4 <sqrt@plt+0xd1e4>  // b.none
  40efbc:	ldr	x0, [sp, #240]
  40efc0:	bl	401c20 <_ZdaPv@plt>
  40efc4:	bl	40d9bc <sqrt@plt+0xbbdc>
  40efc8:	str	x0, [sp, #232]
  40efcc:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40efd0:	add	x0, x0, #0x4e8
  40efd4:	ldr	x0, [x0]
  40efd8:	cmp	x0, #0x0
  40efdc:	b.ne	40f030 <sqrt@plt+0xd250>  // b.any
  40efe0:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40efe4:	add	x0, x0, #0x4e0
  40efe8:	ldr	x1, [sp, #232]
  40efec:	str	x1, [x0]
  40eff0:	bl	416988 <sqrt@plt+0x14ba8>
  40eff4:	cmp	w0, #0x0
  40eff8:	cset	w0, eq  // eq = none
  40effc:	and	w0, w0, #0xff
  40f000:	cmp	w0, #0x0
  40f004:	b.eq	40f098 <sqrt@plt+0xd2b8>  // b.none
  40f008:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f00c:	add	x3, x0, #0x48
  40f010:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f014:	add	x2, x0, #0x48
  40f018:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f01c:	add	x1, x0, #0x48
  40f020:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40f024:	add	x0, x0, #0xcd0
  40f028:	bl	413018 <sqrt@plt+0x11238>
  40f02c:	b	40f098 <sqrt@plt+0xd2b8>
  40f030:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f034:	add	x0, x0, #0x4e0
  40f038:	ldr	x0, [x0]
  40f03c:	cmp	x0, #0x0
  40f040:	b.eq	40f060 <sqrt@plt+0xd280>  // b.none
  40f044:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f048:	add	x0, x0, #0x4e0
  40f04c:	ldr	x0, [x0]
  40f050:	ldr	x1, [sp, #232]
  40f054:	bl	401c70 <strcmp@plt>
  40f058:	cmp	w0, #0x0
  40f05c:	b.eq	40f084 <sqrt@plt+0xd2a4>  // b.none
  40f060:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f064:	add	x3, x0, #0x48
  40f068:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f06c:	add	x2, x0, #0x48
  40f070:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f074:	add	x1, x0, #0x48
  40f078:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40f07c:	add	x0, x0, #0xcf8
  40f080:	bl	413018 <sqrt@plt+0x11238>
  40f084:	ldr	x0, [sp, #232]
  40f088:	cmp	x0, #0x0
  40f08c:	b.eq	40f098 <sqrt@plt+0xd2b8>  // b.none
  40f090:	ldr	x0, [sp, #232]
  40f094:	bl	401c20 <_ZdaPv@plt>
  40f098:	bl	40e16c <sqrt@plt+0xc38c>
  40f09c:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  40f0a0:	add	x0, x0, #0x6f8
  40f0a4:	ldr	w1, [x0]
  40f0a8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f0ac:	add	x0, x0, #0x500
  40f0b0:	ldr	x2, [x0]
  40f0b4:	mov	w0, w1
  40f0b8:	lsl	w0, w0, #2
  40f0bc:	add	w0, w0, w1
  40f0c0:	lsl	w0, w0, #1
  40f0c4:	str	w0, [x2, #4]
  40f0c8:	bl	40db48 <sqrt@plt+0xbd68>
  40f0cc:	str	w0, [sp, #88]
  40f0d0:	add	x0, sp, #0x58
  40f0d4:	bl	40fe90 <sqrt@plt+0xe0b0>
  40f0d8:	cmp	w0, #0x78
  40f0dc:	cset	w0, ne  // ne = any
  40f0e0:	and	w0, w0, #0xff
  40f0e4:	cmp	w0, #0x0
  40f0e8:	b.eq	40f110 <sqrt@plt+0xd330>  // b.none
  40f0ec:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f0f0:	add	x3, x0, #0x48
  40f0f4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f0f8:	add	x2, x0, #0x48
  40f0fc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f100:	add	x1, x0, #0x48
  40f104:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40f108:	add	x0, x0, #0xd20
  40f10c:	bl	413018 <sqrt@plt+0x11238>
  40f110:	bl	40d9bc <sqrt@plt+0xbbdc>
  40f114:	str	x0, [sp, #240]
  40f118:	ldr	x0, [sp, #240]
  40f11c:	ldrb	w0, [x0]
  40f120:	cmp	w0, #0x72
  40f124:	b.eq	40f14c <sqrt@plt+0xd36c>  // b.none
  40f128:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f12c:	add	x3, x0, #0x48
  40f130:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f134:	add	x2, x0, #0x48
  40f138:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f13c:	add	x1, x0, #0x48
  40f140:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40f144:	add	x0, x0, #0xd20
  40f148:	bl	413018 <sqrt@plt+0x11238>
  40f14c:	ldr	x0, [sp, #240]
  40f150:	cmp	x0, #0x0
  40f154:	b.eq	40f160 <sqrt@plt+0xd380>  // b.none
  40f158:	ldr	x0, [sp, #240]
  40f15c:	bl	401c20 <_ZdaPv@plt>
  40f160:	bl	40d538 <sqrt@plt+0xb758>
  40f164:	str	w0, [sp, #228]
  40f168:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f16c:	add	x0, x0, #0x68
  40f170:	ldr	w0, [x0]
  40f174:	str	w0, [sp, #224]
  40f178:	ldr	w1, [sp, #228]
  40f17c:	ldr	w0, [sp, #224]
  40f180:	cmp	w1, w0
  40f184:	b.eq	40f1ac <sqrt@plt+0xd3cc>  // b.none
  40f188:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f18c:	add	x3, x0, #0x48
  40f190:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f194:	add	x2, x0, #0x48
  40f198:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f19c:	add	x1, x0, #0x48
  40f1a0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40f1a4:	add	x0, x0, #0xd48
  40f1a8:	bl	413018 <sqrt@plt+0x11238>
  40f1ac:	bl	40d538 <sqrt@plt+0xb758>
  40f1b0:	str	w0, [sp, #228]
  40f1b4:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  40f1b8:	add	x0, x0, #0x6f0
  40f1bc:	ldr	w0, [x0]
  40f1c0:	ldr	w1, [sp, #228]
  40f1c4:	cmp	w1, w0
  40f1c8:	b.eq	40f1f0 <sqrt@plt+0xd410>  // b.none
  40f1cc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f1d0:	add	x3, x0, #0x48
  40f1d4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f1d8:	add	x2, x0, #0x48
  40f1dc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f1e0:	add	x1, x0, #0x48
  40f1e4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40f1e8:	add	x0, x0, #0xd68
  40f1ec:	bl	413018 <sqrt@plt+0x11238>
  40f1f0:	bl	40d538 <sqrt@plt+0xb758>
  40f1f4:	str	w0, [sp, #228]
  40f1f8:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  40f1fc:	add	x0, x0, #0x6f4
  40f200:	ldr	w0, [x0]
  40f204:	ldr	w1, [sp, #228]
  40f208:	cmp	w1, w0
  40f20c:	b.eq	40f234 <sqrt@plt+0xd454>  // b.none
  40f210:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f214:	add	x3, x0, #0x48
  40f218:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f21c:	add	x2, x0, #0x48
  40f220:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f224:	add	x1, x0, #0x48
  40f228:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40f22c:	add	x0, x0, #0xd98
  40f230:	bl	413018 <sqrt@plt+0x11238>
  40f234:	bl	40e16c <sqrt@plt+0xc38c>
  40f238:	bl	40db48 <sqrt@plt+0xbd68>
  40f23c:	str	w0, [sp, #88]
  40f240:	add	x0, sp, #0x58
  40f244:	mov	w1, #0x78                  	// #120
  40f248:	bl	40fe00 <sqrt@plt+0xe020>
  40f24c:	and	w0, w0, #0xff
  40f250:	cmp	w0, #0x0
  40f254:	b.eq	40f27c <sqrt@plt+0xd49c>  // b.none
  40f258:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f25c:	add	x3, x0, #0x48
  40f260:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f264:	add	x2, x0, #0x48
  40f268:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f26c:	add	x1, x0, #0x48
  40f270:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40f274:	add	x0, x0, #0xdc0
  40f278:	bl	413018 <sqrt@plt+0x11238>
  40f27c:	bl	40d9bc <sqrt@plt+0xbbdc>
  40f280:	str	x0, [sp, #240]
  40f284:	ldr	x0, [sp, #240]
  40f288:	ldrb	w0, [x0]
  40f28c:	cmp	w0, #0x69
  40f290:	b.eq	40f2b8 <sqrt@plt+0xd4d8>  // b.none
  40f294:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f298:	add	x3, x0, #0x48
  40f29c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f2a0:	add	x2, x0, #0x48
  40f2a4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f2a8:	add	x1, x0, #0x48
  40f2ac:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40f2b0:	add	x0, x0, #0xdc0
  40f2b4:	bl	413018 <sqrt@plt+0x11238>
  40f2b8:	ldr	x0, [sp, #240]
  40f2bc:	cmp	x0, #0x0
  40f2c0:	b.eq	40f2cc <sqrt@plt+0xd4ec>  // b.none
  40f2c4:	ldr	x0, [sp, #240]
  40f2c8:	bl	401c20 <_ZdaPv@plt>
  40f2cc:	bl	40e16c <sqrt@plt+0xc38c>
  40f2d0:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f2d4:	add	x0, x0, #0x4e8
  40f2d8:	ldr	x0, [x0]
  40f2dc:	cmp	x0, #0x0
  40f2e0:	b.ne	40f2f8 <sqrt@plt+0xd518>  // b.any
  40f2e4:	bl	408360 <sqrt@plt+0x6580>
  40f2e8:	mov	x1, x0
  40f2ec:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f2f0:	add	x0, x0, #0x4e8
  40f2f4:	str	x1, [x0]
  40f2f8:	ldrb	w0, [sp, #271]
  40f2fc:	cmp	w0, #0x0
  40f300:	b.ne	40fbc0 <sqrt@plt+0xdde0>  // b.any
  40f304:	bl	40db48 <sqrt@plt+0xbd68>
  40f308:	str	w0, [sp, #88]
  40f30c:	add	x0, sp, #0x58
  40f310:	mov	w1, #0xffffffff            	// #-1
  40f314:	bl	40fda8 <sqrt@plt+0xdfc8>
  40f318:	and	w0, w0, #0xff
  40f31c:	cmp	w0, #0x0
  40f320:	b.ne	40fbbc <sqrt@plt+0xdddc>  // b.any
  40f324:	add	x0, sp, #0x58
  40f328:	bl	40fe90 <sqrt@plt+0xe0b0>
  40f32c:	sub	w0, w0, #0x23
  40f330:	cmp	w0, #0x55
  40f334:	b.hi	40fb50 <sqrt@plt+0xdd70>  // b.pmore
  40f338:	adrp	x1, 420000 <_ZdlPvm@@Base+0x40f0>
  40f33c:	add	x1, x1, #0xe94
  40f340:	ldr	w0, [x1, w0, uxtw #2]
  40f344:	adr	x1, 40f350 <sqrt@plt+0xd570>
  40f348:	add	x0, x1, w0, sxtw #2
  40f34c:	br	x0
  40f350:	bl	40df10 <sqrt@plt+0xc130>
  40f354:	b	40fbb8 <sqrt@plt+0xddd8>
  40f358:	bl	40dab0 <sqrt@plt+0xbcd0>
  40f35c:	str	w0, [sp, #72]
  40f360:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f364:	add	x0, x0, #0x4f8
  40f368:	ldr	w0, [x0]
  40f36c:	cmp	w0, #0x0
  40f370:	b.gt	40f384 <sqrt@plt+0xd5a4>
  40f374:	add	x0, sp, #0x58
  40f378:	bl	40fec4 <sqrt@plt+0xe0e4>
  40f37c:	and	w0, w0, #0xff
  40f380:	bl	40d0f4 <sqrt@plt+0xb314>
  40f384:	add	x0, sp, #0x48
  40f388:	bl	40fe90 <sqrt@plt+0xe0b0>
  40f38c:	sub	w0, w0, #0x30
  40f390:	cmp	w0, #0x9
  40f394:	cset	w0, hi  // hi = pmore
  40f398:	and	w0, w0, #0xff
  40f39c:	cmp	w0, #0x0
  40f3a0:	b.eq	40f3dc <sqrt@plt+0xd5fc>  // b.none
  40f3a4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f3a8:	add	x3, x0, #0x48
  40f3ac:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f3b0:	add	x2, x0, #0x48
  40f3b4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f3b8:	add	x1, x0, #0x48
  40f3bc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40f3c0:	add	x0, x0, #0xde8
  40f3c4:	bl	412fa0 <sqrt@plt+0x111c0>
  40f3c8:	add	x0, sp, #0x80
  40f3cc:	mov	w1, #0x0                   	// #0
  40f3d0:	bl	40fd58 <sqrt@plt+0xdf78>
  40f3d4:	ldr	w0, [sp, #128]
  40f3d8:	str	w0, [sp, #72]
  40f3dc:	add	x0, sp, #0x58
  40f3e0:	bl	40fec4 <sqrt@plt+0xe0e4>
  40f3e4:	and	w0, w0, #0xff
  40f3e8:	strb	w0, [sp, #80]
  40f3ec:	add	x0, sp, #0x48
  40f3f0:	bl	40fec4 <sqrt@plt+0xe0e4>
  40f3f4:	and	w0, w0, #0xff
  40f3f8:	strb	w0, [sp, #81]
  40f3fc:	strb	wzr, [sp, #82]
  40f400:	bl	401c30 <__errno_location@plt>
  40f404:	str	wzr, [x0]
  40f408:	add	x0, sp, #0x50
  40f40c:	mov	w2, #0xa                   	// #10
  40f410:	mov	x1, #0x0                   	// #0
  40f414:	bl	401a30 <strtol@plt>
  40f418:	str	x0, [sp, #160]
  40f41c:	bl	401c30 <__errno_location@plt>
  40f420:	ldr	w0, [x0]
  40f424:	cmp	w0, #0x0
  40f428:	b.eq	40f450 <sqrt@plt+0xd670>  // b.none
  40f42c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f430:	add	x3, x0, #0x48
  40f434:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f438:	add	x2, x0, #0x48
  40f43c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f440:	add	x1, x0, #0x48
  40f444:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40f448:	add	x0, x0, #0xdf8
  40f44c:	bl	412fa0 <sqrt@plt+0x111c0>
  40f450:	ldr	x0, [sp, #160]
  40f454:	str	w0, [sp, #156]
  40f458:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f45c:	add	x0, x0, #0x500
  40f460:	ldr	x0, [x0]
  40f464:	ldr	w2, [x0, #8]
  40f468:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f46c:	add	x0, x0, #0x500
  40f470:	ldr	x0, [x0]
  40f474:	ldr	w1, [sp, #156]
  40f478:	add	w1, w2, w1
  40f47c:	str	w1, [x0, #8]
  40f480:	bl	40dab0 <sqrt@plt+0xbcd0>
  40f484:	str	w0, [sp, #72]
  40f488:	add	x0, sp, #0x48
  40f48c:	bl	40fe90 <sqrt@plt+0xe0b0>
  40f490:	cmp	w0, #0xa
  40f494:	b.eq	40f4a8 <sqrt@plt+0xd6c8>  // b.none
  40f498:	add	x0, sp, #0x48
  40f49c:	bl	40fe90 <sqrt@plt+0xe0b0>
  40f4a0:	cmn	w0, #0x1
  40f4a4:	b.ne	40f4b0 <sqrt@plt+0xd6d0>  // b.any
  40f4a8:	mov	w0, #0x1                   	// #1
  40f4ac:	b	40f4b4 <sqrt@plt+0xd6d4>
  40f4b0:	mov	w0, #0x0                   	// #0
  40f4b4:	cmp	w0, #0x0
  40f4b8:	b.eq	40f4e4 <sqrt@plt+0xd704>  // b.none
  40f4bc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f4c0:	add	x3, x0, #0x48
  40f4c4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f4c8:	add	x2, x0, #0x48
  40f4cc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f4d0:	add	x1, x0, #0x48
  40f4d4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40f4d8:	add	x0, x0, #0xe18
  40f4dc:	bl	412fa0 <sqrt@plt+0x111c0>
  40f4e0:	b	40fbb8 <sqrt@plt+0xddd8>
  40f4e4:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f4e8:	add	x0, x0, #0x4e8
  40f4ec:	ldr	x19, [x0]
  40f4f0:	add	x0, sp, #0x48
  40f4f4:	bl	40fea8 <sqrt@plt+0xe0c8>
  40f4f8:	and	w1, w0, #0xff
  40f4fc:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f500:	add	x0, x0, #0x500
  40f504:	ldr	x0, [x0]
  40f508:	mov	x3, #0x0                   	// #0
  40f50c:	mov	x2, x0
  40f510:	mov	x0, x19
  40f514:	bl	410624 <sqrt@plt+0xe844>
  40f518:	b	40fbb8 <sqrt@plt+0xddd8>
  40f51c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f520:	add	x0, x0, #0x4f8
  40f524:	ldr	w0, [x0]
  40f528:	cmp	w0, #0x0
  40f52c:	b.gt	40f540 <sqrt@plt+0xd760>
  40f530:	add	x0, sp, #0x58
  40f534:	bl	40fec4 <sqrt@plt+0xe0e4>
  40f538:	and	w0, w0, #0xff
  40f53c:	bl	40d0f4 <sqrt@plt+0xb314>
  40f540:	bl	40dab0 <sqrt@plt+0xbcd0>
  40f544:	str	w0, [sp, #64]
  40f548:	add	x0, sp, #0x40
  40f54c:	mov	w1, #0xa                   	// #10
  40f550:	bl	40fd7c <sqrt@plt+0xdf9c>
  40f554:	and	w0, w0, #0xff
  40f558:	cmp	w0, #0x0
  40f55c:	b.ne	40f578 <sqrt@plt+0xd798>  // b.any
  40f560:	add	x0, sp, #0x40
  40f564:	mov	w1, #0xffffffff            	// #-1
  40f568:	bl	40fda8 <sqrt@plt+0xdfc8>
  40f56c:	and	w0, w0, #0xff
  40f570:	cmp	w0, #0x0
  40f574:	b.eq	40f580 <sqrt@plt+0xd7a0>  // b.none
  40f578:	mov	w0, #0x1                   	// #1
  40f57c:	b	40f584 <sqrt@plt+0xd7a4>
  40f580:	mov	w0, #0x0                   	// #0
  40f584:	cmp	w0, #0x0
  40f588:	b.eq	40f5b4 <sqrt@plt+0xd7d4>  // b.none
  40f58c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f590:	add	x3, x0, #0x48
  40f594:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f598:	add	x2, x0, #0x48
  40f59c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40f5a0:	add	x1, x0, #0x48
  40f5a4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40f5a8:	add	x0, x0, #0xe38
  40f5ac:	bl	412fa0 <sqrt@plt+0x111c0>
  40f5b0:	b	40fbb8 <sqrt@plt+0xddd8>
  40f5b4:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f5b8:	add	x0, x0, #0x4e8
  40f5bc:	ldr	x19, [x0]
  40f5c0:	add	x0, sp, #0x40
  40f5c4:	bl	40fea8 <sqrt@plt+0xe0c8>
  40f5c8:	and	w1, w0, #0xff
  40f5cc:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f5d0:	add	x0, x0, #0x500
  40f5d4:	ldr	x0, [x0]
  40f5d8:	mov	x3, #0x0                   	// #0
  40f5dc:	mov	x2, x0
  40f5e0:	mov	x0, x19
  40f5e4:	bl	410624 <sqrt@plt+0xe844>
  40f5e8:	b	40fbb8 <sqrt@plt+0xddd8>
  40f5ec:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f5f0:	add	x0, x0, #0x4f8
  40f5f4:	ldr	w0, [x0]
  40f5f8:	cmp	w0, #0x0
  40f5fc:	b.gt	40f610 <sqrt@plt+0xd830>
  40f600:	add	x0, sp, #0x58
  40f604:	bl	40fec4 <sqrt@plt+0xe0e4>
  40f608:	and	w0, w0, #0xff
  40f60c:	bl	40d0f4 <sqrt@plt+0xb314>
  40f610:	bl	40d9bc <sqrt@plt+0xbbdc>
  40f614:	str	x0, [sp, #168]
  40f618:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f61c:	add	x0, x0, #0x4e8
  40f620:	ldr	x4, [x0]
  40f624:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f628:	add	x0, x0, #0x500
  40f62c:	ldr	x0, [x0]
  40f630:	mov	x3, #0x0                   	// #0
  40f634:	mov	x2, x0
  40f638:	ldr	x1, [sp, #168]
  40f63c:	mov	x0, x4
  40f640:	bl	4106c8 <sqrt@plt+0xe8e8>
  40f644:	ldr	x0, [sp, #168]
  40f648:	cmp	x0, #0x0
  40f64c:	b.eq	40fb94 <sqrt@plt+0xddb4>  // b.none
  40f650:	ldr	x0, [sp, #168]
  40f654:	bl	401c20 <_ZdaPv@plt>
  40f658:	b	40fb94 <sqrt@plt+0xddb4>
  40f65c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f660:	add	x0, x0, #0x4f8
  40f664:	ldr	w0, [x0]
  40f668:	cmp	w0, #0x0
  40f66c:	b.gt	40f680 <sqrt@plt+0xd8a0>
  40f670:	add	x0, sp, #0x58
  40f674:	bl	40fec4 <sqrt@plt+0xe0e4>
  40f678:	and	w0, w0, #0xff
  40f67c:	bl	40d0f4 <sqrt@plt+0xb314>
  40f680:	bl	40e36c <sqrt@plt+0xc58c>
  40f684:	b	40fbb8 <sqrt@plt+0xddd8>
  40f688:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f68c:	add	x0, x0, #0x500
  40f690:	ldr	x19, [x0]
  40f694:	bl	40d538 <sqrt@plt+0xb758>
  40f698:	str	w0, [x19]
  40f69c:	b	40fbb8 <sqrt@plt+0xddd8>
  40f6a0:	bl	40d424 <sqrt@plt+0xb644>
  40f6a4:	str	x0, [sp, #176]
  40f6a8:	ldr	x0, [sp, #176]
  40f6ac:	bl	40dd94 <sqrt@plt+0xbfb4>
  40f6b0:	ldr	x0, [sp, #176]
  40f6b4:	cmp	x0, #0x0
  40f6b8:	b.eq	40fb9c <sqrt@plt+0xddbc>  // b.none
  40f6bc:	ldr	x0, [sp, #176]
  40f6c0:	bl	401c20 <_ZdaPv@plt>
  40f6c4:	b	40fb9c <sqrt@plt+0xddbc>
  40f6c8:	bl	40d538 <sqrt@plt+0xb758>
  40f6cc:	mov	w2, w0
  40f6d0:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f6d4:	add	x0, x0, #0x500
  40f6d8:	ldr	x0, [x0]
  40f6dc:	ldr	w1, [x0, #8]
  40f6e0:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f6e4:	add	x0, x0, #0x500
  40f6e8:	ldr	x0, [x0]
  40f6ec:	add	w1, w2, w1
  40f6f0:	str	w1, [x0, #8]
  40f6f4:	b	40fbb8 <sqrt@plt+0xddd8>
  40f6f8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f6fc:	add	x0, x0, #0x500
  40f700:	ldr	x19, [x0]
  40f704:	bl	40d538 <sqrt@plt+0xb758>
  40f708:	str	w0, [x19, #8]
  40f70c:	b	40fbb8 <sqrt@plt+0xddd8>
  40f710:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f714:	add	x0, x0, #0x500
  40f718:	ldr	x0, [x0]
  40f71c:	ldr	x0, [x0, #24]
  40f720:	bl	40e1e8 <sqrt@plt+0xc408>
  40f724:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f728:	add	x0, x0, #0x4e8
  40f72c:	ldr	x3, [x0]
  40f730:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f734:	add	x0, x0, #0x4e8
  40f738:	ldr	x0, [x0]
  40f73c:	ldr	x0, [x0]
  40f740:	add	x0, x0, #0x20
  40f744:	ldr	x2, [x0]
  40f748:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f74c:	add	x0, x0, #0x500
  40f750:	ldr	x0, [x0]
  40f754:	mov	x1, x0
  40f758:	mov	x0, x3
  40f75c:	blr	x2
  40f760:	b	40fbb8 <sqrt@plt+0xddd8>
  40f764:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f768:	add	x0, x0, #0x4f8
  40f76c:	ldr	w0, [x0]
  40f770:	cmp	w0, #0x0
  40f774:	b.gt	40f788 <sqrt@plt+0xd9a8>
  40f778:	add	x0, sp, #0x58
  40f77c:	bl	40fec4 <sqrt@plt+0xe0e4>
  40f780:	and	w0, w0, #0xff
  40f784:	bl	40d0f4 <sqrt@plt+0xb314>
  40f788:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f78c:	add	x0, x0, #0x4e8
  40f790:	ldr	x2, [x0]
  40f794:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f798:	add	x0, x0, #0x4e8
  40f79c:	ldr	x0, [x0]
  40f7a0:	ldr	x0, [x0]
  40f7a4:	add	x0, x0, #0x48
  40f7a8:	ldr	x1, [x0]
  40f7ac:	mov	x0, x2
  40f7b0:	blr	x1
  40f7b4:	bl	40d538 <sqrt@plt+0xb758>
  40f7b8:	bl	40d538 <sqrt@plt+0xb758>
  40f7bc:	b	40fbb8 <sqrt@plt+0xddd8>
  40f7c0:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f7c4:	add	x0, x0, #0x4f8
  40f7c8:	ldr	w0, [x0]
  40f7cc:	cmp	w0, #0x0
  40f7d0:	b.gt	40f7e4 <sqrt@plt+0xda04>
  40f7d4:	add	x0, sp, #0x58
  40f7d8:	bl	40fec4 <sqrt@plt+0xe0e4>
  40f7dc:	and	w0, w0, #0xff
  40f7e0:	bl	40d0f4 <sqrt@plt+0xb314>
  40f7e4:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f7e8:	add	x0, x0, #0x4e8
  40f7ec:	ldr	x20, [x0]
  40f7f0:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f7f4:	add	x0, x0, #0x4e8
  40f7f8:	ldr	x0, [x0]
  40f7fc:	ldr	x0, [x0]
  40f800:	add	x0, x0, #0x10
  40f804:	ldr	x19, [x0]
  40f808:	bl	40d538 <sqrt@plt+0xb758>
  40f80c:	mov	w1, w0
  40f810:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f814:	add	x0, x0, #0x500
  40f818:	ldr	x0, [x0]
  40f81c:	mov	x3, #0x0                   	// #0
  40f820:	mov	x2, x0
  40f824:	mov	x0, x20
  40f828:	blr	x19
  40f82c:	b	40fbb8 <sqrt@plt+0xddd8>
  40f830:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f834:	add	x0, x0, #0x4f8
  40f838:	ldr	w0, [x0]
  40f83c:	cmp	w0, #0x0
  40f840:	b.le	40f884 <sqrt@plt+0xdaa4>
  40f844:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f848:	add	x0, x0, #0x4e8
  40f84c:	ldr	x3, [x0]
  40f850:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f854:	add	x0, x0, #0x4e8
  40f858:	ldr	x0, [x0]
  40f85c:	ldr	x0, [x0]
  40f860:	add	x0, x0, #0x38
  40f864:	ldr	x2, [x0]
  40f868:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f86c:	add	x0, x0, #0x500
  40f870:	ldr	x0, [x0]
  40f874:	ldr	w0, [x0, #12]
  40f878:	mov	w1, w0
  40f87c:	mov	x0, x3
  40f880:	blr	x2
  40f884:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f888:	add	x0, x0, #0x4f8
  40f88c:	ldr	w0, [x0]
  40f890:	add	w1, w0, #0x1
  40f894:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f898:	add	x0, x0, #0x4f8
  40f89c:	str	w1, [x0]
  40f8a0:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f8a4:	add	x0, x0, #0x4e8
  40f8a8:	ldr	x20, [x0]
  40f8ac:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f8b0:	add	x0, x0, #0x4e8
  40f8b4:	ldr	x0, [x0]
  40f8b8:	ldr	x0, [x0]
  40f8bc:	add	x0, x0, #0x30
  40f8c0:	ldr	x19, [x0]
  40f8c4:	bl	40d538 <sqrt@plt+0xb758>
  40f8c8:	mov	w1, w0
  40f8cc:	mov	x0, x20
  40f8d0:	blr	x19
  40f8d4:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f8d8:	add	x0, x0, #0x500
  40f8dc:	ldr	x0, [x0]
  40f8e0:	str	wzr, [x0, #12]
  40f8e4:	b	40fbb8 <sqrt@plt+0xddd8>
  40f8e8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f8ec:	add	x0, x0, #0x500
  40f8f0:	ldr	x19, [x0]
  40f8f4:	bl	40d538 <sqrt@plt+0xb758>
  40f8f8:	str	w0, [x19, #4]
  40f8fc:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f900:	add	x0, x0, #0x500
  40f904:	ldr	x0, [x0]
  40f908:	ldr	w1, [x0, #16]
  40f90c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f910:	add	x0, x0, #0x500
  40f914:	ldr	x0, [x0]
  40f918:	ldr	w0, [x0, #4]
  40f91c:	cmp	w1, w0
  40f920:	b.ne	40fba4 <sqrt@plt+0xddc4>  // b.any
  40f924:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f928:	add	x0, x0, #0x500
  40f92c:	ldr	x0, [x0]
  40f930:	str	wzr, [x0, #16]
  40f934:	b	40fba4 <sqrt@plt+0xddc4>
  40f938:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f93c:	add	x0, x0, #0x4f8
  40f940:	ldr	w0, [x0]
  40f944:	cmp	w0, #0x0
  40f948:	b.gt	40f95c <sqrt@plt+0xdb7c>
  40f94c:	add	x0, sp, #0x58
  40f950:	bl	40fec4 <sqrt@plt+0xe0e4>
  40f954:	and	w0, w0, #0xff
  40f958:	bl	40d0f4 <sqrt@plt+0xb314>
  40f95c:	bl	40d9bc <sqrt@plt+0xbbdc>
  40f960:	str	x0, [sp, #192]
  40f964:	str	xzr, [sp, #256]
  40f968:	ldr	x0, [sp, #256]
  40f96c:	add	x1, x0, #0x1
  40f970:	str	x1, [sp, #256]
  40f974:	ldr	x1, [sp, #192]
  40f978:	add	x0, x1, x0
  40f97c:	ldrb	w0, [x0]
  40f980:	strb	w0, [sp, #191]
  40f984:	ldrb	w0, [sp, #191]
  40f988:	cmp	w0, #0x0
  40f98c:	cset	w0, ne  // ne = any
  40f990:	and	w0, w0, #0xff
  40f994:	cmp	w0, #0x0
  40f998:	b.eq	40f9f8 <sqrt@plt+0xdc18>  // b.none
  40f99c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f9a0:	add	x0, x0, #0x4e8
  40f9a4:	ldr	x4, [x0]
  40f9a8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f9ac:	add	x0, x0, #0x500
  40f9b0:	ldr	x0, [x0]
  40f9b4:	add	x1, sp, #0x3c
  40f9b8:	mov	x3, x1
  40f9bc:	mov	x2, x0
  40f9c0:	ldrb	w1, [sp, #191]
  40f9c4:	mov	x0, x4
  40f9c8:	bl	410624 <sqrt@plt+0xe844>
  40f9cc:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f9d0:	add	x0, x0, #0x500
  40f9d4:	ldr	x0, [x0]
  40f9d8:	ldr	w2, [x0, #8]
  40f9dc:	ldr	w1, [sp, #60]
  40f9e0:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40f9e4:	add	x0, x0, #0x500
  40f9e8:	ldr	x0, [x0]
  40f9ec:	add	w1, w2, w1
  40f9f0:	str	w1, [x0, #8]
  40f9f4:	b	40f968 <sqrt@plt+0xdb88>
  40f9f8:	ldr	x0, [sp, #192]
  40f9fc:	cmp	x0, #0x0
  40fa00:	b.eq	40fbac <sqrt@plt+0xddcc>  // b.none
  40fa04:	ldr	x0, [sp, #192]
  40fa08:	bl	401c20 <_ZdaPv@plt>
  40fa0c:	b	40fbac <sqrt@plt+0xddcc>
  40fa10:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40fa14:	add	x0, x0, #0x4f8
  40fa18:	ldr	w0, [x0]
  40fa1c:	cmp	w0, #0x0
  40fa20:	b.gt	40fa34 <sqrt@plt+0xdc54>
  40fa24:	add	x0, sp, #0x58
  40fa28:	bl	40fec4 <sqrt@plt+0xe0e4>
  40fa2c:	and	w0, w0, #0xff
  40fa30:	bl	40d0f4 <sqrt@plt+0xb314>
  40fa34:	bl	40d538 <sqrt@plt+0xb758>
  40fa38:	str	w0, [sp, #220]
  40fa3c:	bl	40d9bc <sqrt@plt+0xbbdc>
  40fa40:	str	x0, [sp, #208]
  40fa44:	str	xzr, [sp, #248]
  40fa48:	ldr	x0, [sp, #248]
  40fa4c:	add	x1, x0, #0x1
  40fa50:	str	x1, [sp, #248]
  40fa54:	ldr	x1, [sp, #208]
  40fa58:	add	x0, x1, x0
  40fa5c:	ldrb	w0, [x0]
  40fa60:	strb	w0, [sp, #207]
  40fa64:	ldrb	w0, [sp, #207]
  40fa68:	cmp	w0, #0x0
  40fa6c:	cset	w0, ne  // ne = any
  40fa70:	and	w0, w0, #0xff
  40fa74:	cmp	w0, #0x0
  40fa78:	b.eq	40fae0 <sqrt@plt+0xdd00>  // b.none
  40fa7c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40fa80:	add	x0, x0, #0x4e8
  40fa84:	ldr	x4, [x0]
  40fa88:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40fa8c:	add	x0, x0, #0x500
  40fa90:	ldr	x0, [x0]
  40fa94:	add	x1, sp, #0x38
  40fa98:	mov	x3, x1
  40fa9c:	mov	x2, x0
  40faa0:	ldrb	w1, [sp, #207]
  40faa4:	mov	x0, x4
  40faa8:	bl	410624 <sqrt@plt+0xe844>
  40faac:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40fab0:	add	x0, x0, #0x500
  40fab4:	ldr	x0, [x0]
  40fab8:	ldr	w2, [x0, #8]
  40fabc:	ldr	w1, [sp, #56]
  40fac0:	ldr	w0, [sp, #220]
  40fac4:	add	w1, w1, w0
  40fac8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40facc:	add	x0, x0, #0x500
  40fad0:	ldr	x0, [x0]
  40fad4:	add	w1, w2, w1
  40fad8:	str	w1, [x0, #8]
  40fadc:	b	40fa48 <sqrt@plt+0xdc68>
  40fae0:	ldr	x0, [sp, #208]
  40fae4:	cmp	x0, #0x0
  40fae8:	b.eq	40fbb4 <sqrt@plt+0xddd4>  // b.none
  40faec:	ldr	x0, [sp, #208]
  40faf0:	bl	401c20 <_ZdaPv@plt>
  40faf4:	b	40fbb4 <sqrt@plt+0xddd4>
  40faf8:	bl	40d538 <sqrt@plt+0xb758>
  40fafc:	mov	w2, w0
  40fb00:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40fb04:	add	x0, x0, #0x500
  40fb08:	ldr	x0, [x0]
  40fb0c:	ldr	w1, [x0, #12]
  40fb10:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40fb14:	add	x0, x0, #0x500
  40fb18:	ldr	x0, [x0]
  40fb1c:	add	w1, w2, w1
  40fb20:	str	w1, [x0, #12]
  40fb24:	b	40fbb8 <sqrt@plt+0xddd8>
  40fb28:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40fb2c:	add	x0, x0, #0x500
  40fb30:	ldr	x19, [x0]
  40fb34:	bl	40d538 <sqrt@plt+0xb758>
  40fb38:	str	w0, [x19, #12]
  40fb3c:	b	40fbb8 <sqrt@plt+0xddd8>
  40fb40:	bl	40e89c <sqrt@plt+0xcabc>
  40fb44:	and	w0, w0, #0xff
  40fb48:	strb	w0, [sp, #271]
  40fb4c:	b	40fbb8 <sqrt@plt+0xddd8>
  40fb50:	add	x0, sp, #0x58
  40fb54:	bl	40fea8 <sqrt@plt+0xe0c8>
  40fb58:	and	w1, w0, #0xff
  40fb5c:	add	x0, sp, #0x88
  40fb60:	bl	412904 <sqrt@plt+0x10b24>
  40fb64:	add	x1, sp, #0x88
  40fb68:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40fb6c:	add	x3, x0, #0x48
  40fb70:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40fb74:	add	x2, x0, #0x48
  40fb78:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40fb7c:	add	x0, x0, #0xe58
  40fb80:	bl	412fdc <sqrt@plt+0x111fc>
  40fb84:	bl	40df10 <sqrt@plt+0xc130>
  40fb88:	b	40fbb8 <sqrt@plt+0xddd8>
  40fb8c:	nop
  40fb90:	b	40f2f8 <sqrt@plt+0xd518>
  40fb94:	nop
  40fb98:	b	40f2f8 <sqrt@plt+0xd518>
  40fb9c:	nop
  40fba0:	b	40f2f8 <sqrt@plt+0xd518>
  40fba4:	nop
  40fba8:	b	40f2f8 <sqrt@plt+0xd518>
  40fbac:	nop
  40fbb0:	b	40f2f8 <sqrt@plt+0xd518>
  40fbb4:	nop
  40fbb8:	b	40f2f8 <sqrt@plt+0xd518>
  40fbbc:	nop
  40fbc0:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40fbc4:	add	x0, x0, #0x4f8
  40fbc8:	ldr	w0, [x0]
  40fbcc:	cmp	w0, #0x0
  40fbd0:	b.le	40fc14 <sqrt@plt+0xde34>
  40fbd4:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40fbd8:	add	x0, x0, #0x4e8
  40fbdc:	ldr	x3, [x0]
  40fbe0:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40fbe4:	add	x0, x0, #0x4e8
  40fbe8:	ldr	x0, [x0]
  40fbec:	ldr	x0, [x0]
  40fbf0:	add	x0, x0, #0x38
  40fbf4:	ldr	x2, [x0]
  40fbf8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40fbfc:	add	x0, x0, #0x500
  40fc00:	ldr	x0, [x0]
  40fc04:	ldr	w0, [x0, #12]
  40fc08:	mov	w1, w0
  40fc0c:	mov	x0, x3
  40fc10:	blr	x2
  40fc14:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40fc18:	add	x0, x0, #0x4e8
  40fc1c:	ldr	x0, [x0]
  40fc20:	cmp	x0, #0x0
  40fc24:	b.eq	40fc38 <sqrt@plt+0xde58>  // b.none
  40fc28:	ldr	x1, [x0]
  40fc2c:	add	x1, x1, #0x8
  40fc30:	ldr	x1, [x1]
  40fc34:	blr	x1
  40fc38:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40fc3c:	add	x0, x0, #0x4e8
  40fc40:	str	xzr, [x0]
  40fc44:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40fc48:	add	x0, x0, #0x4f0
  40fc4c:	ldr	x0, [x0]
  40fc50:	bl	401a00 <fclose@plt>
  40fc54:	ldrb	w0, [sp, #271]
  40fc58:	eor	w0, w0, #0x1
  40fc5c:	and	w0, w0, #0xff
  40fc60:	cmp	w0, #0x0
  40fc64:	b.eq	40fc8c <sqrt@plt+0xdeac>  // b.none
  40fc68:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40fc6c:	add	x3, x0, #0x48
  40fc70:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40fc74:	add	x2, x0, #0x48
  40fc78:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40fc7c:	add	x1, x0, #0x48
  40fc80:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40fc84:	add	x0, x0, #0xe78
  40fc88:	bl	412fdc <sqrt@plt+0x111fc>
  40fc8c:	bl	40d058 <sqrt@plt+0xb278>
  40fc90:	b	40fc98 <sqrt@plt+0xdeb8>
  40fc94:	nop
  40fc98:	ldp	x19, x20, [sp, #16]
  40fc9c:	ldp	x29, x30, [sp], #272
  40fca0:	ret
  40fca4:	stp	x29, x30, [sp, #-32]!
  40fca8:	mov	x29, sp
  40fcac:	str	x0, [sp, #24]
  40fcb0:	str	x1, [sp, #16]
  40fcb4:	ldr	x0, [sp, #24]
  40fcb8:	ldr	x0, [x0, #8]
  40fcbc:	ldr	x1, [sp, #16]
  40fcc0:	cmp	x1, x0
  40fcc4:	b.cc	40fcec <sqrt@plt+0xdf0c>  // b.lo, b.ul, b.last
  40fcc8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40fccc:	add	x3, x0, #0x48
  40fcd0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40fcd4:	add	x2, x0, #0x48
  40fcd8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  40fcdc:	add	x1, x0, #0x48
  40fce0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  40fce4:	add	x0, x0, #0x968
  40fce8:	bl	413018 <sqrt@plt+0x11238>
  40fcec:	ldr	x0, [sp, #24]
  40fcf0:	ldr	x1, [x0, #16]
  40fcf4:	ldr	x0, [sp, #16]
  40fcf8:	lsl	x0, x0, #2
  40fcfc:	add	x0, x1, x0
  40fd00:	ldr	w0, [x0]
  40fd04:	ldp	x29, x30, [sp], #32
  40fd08:	ret
  40fd0c:	sub	sp, sp, #0x10
  40fd10:	str	x0, [sp, #8]
  40fd14:	ldr	x0, [sp, #8]
  40fd18:	ldr	x0, [x0, #16]
  40fd1c:	add	sp, sp, #0x10
  40fd20:	ret
  40fd24:	sub	sp, sp, #0x10
  40fd28:	str	x0, [sp, #8]
  40fd2c:	ldr	x0, [sp, #8]
  40fd30:	ldr	x0, [x0, #8]
  40fd34:	add	sp, sp, #0x10
  40fd38:	ret
  40fd3c:	sub	sp, sp, #0x10
  40fd40:	str	x0, [sp, #8]
  40fd44:	ldr	x0, [sp, #8]
  40fd48:	str	wzr, [x0]
  40fd4c:	nop
  40fd50:	add	sp, sp, #0x10
  40fd54:	ret
  40fd58:	sub	sp, sp, #0x10
  40fd5c:	str	x0, [sp, #8]
  40fd60:	str	w1, [sp, #4]
  40fd64:	ldr	x0, [sp, #8]
  40fd68:	ldr	w1, [sp, #4]
  40fd6c:	str	w1, [x0]
  40fd70:	nop
  40fd74:	add	sp, sp, #0x10
  40fd78:	ret
  40fd7c:	sub	sp, sp, #0x10
  40fd80:	str	x0, [sp, #8]
  40fd84:	strb	w1, [sp, #7]
  40fd88:	ldr	x0, [sp, #8]
  40fd8c:	ldr	w1, [x0]
  40fd90:	ldrb	w0, [sp, #7]
  40fd94:	cmp	w1, w0
  40fd98:	cset	w0, eq  // eq = none
  40fd9c:	and	w0, w0, #0xff
  40fda0:	add	sp, sp, #0x10
  40fda4:	ret
  40fda8:	sub	sp, sp, #0x10
  40fdac:	str	x0, [sp, #8]
  40fdb0:	str	w1, [sp, #4]
  40fdb4:	ldr	x0, [sp, #8]
  40fdb8:	ldr	w0, [x0]
  40fdbc:	ldr	w1, [sp, #4]
  40fdc0:	cmp	w1, w0
  40fdc4:	cset	w0, eq  // eq = none
  40fdc8:	and	w0, w0, #0xff
  40fdcc:	add	sp, sp, #0x10
  40fdd0:	ret
  40fdd4:	sub	sp, sp, #0x10
  40fdd8:	str	x0, [sp, #8]
  40fddc:	str	w1, [sp]
  40fde0:	ldr	x0, [sp, #8]
  40fde4:	ldr	w1, [x0]
  40fde8:	ldr	w0, [sp]
  40fdec:	cmp	w1, w0
  40fdf0:	cset	w0, eq  // eq = none
  40fdf4:	and	w0, w0, #0xff
  40fdf8:	add	sp, sp, #0x10
  40fdfc:	ret
  40fe00:	stp	x29, x30, [sp, #-32]!
  40fe04:	mov	x29, sp
  40fe08:	str	x0, [sp, #24]
  40fe0c:	strb	w1, [sp, #23]
  40fe10:	ldrb	w1, [sp, #23]
  40fe14:	ldr	x0, [sp, #24]
  40fe18:	bl	40fd7c <sqrt@plt+0xdf9c>
  40fe1c:	and	w0, w0, #0xff
  40fe20:	eor	w0, w0, #0x1
  40fe24:	and	w0, w0, #0xff
  40fe28:	ldp	x29, x30, [sp], #32
  40fe2c:	ret
  40fe30:	stp	x29, x30, [sp, #-32]!
  40fe34:	mov	x29, sp
  40fe38:	str	x0, [sp, #24]
  40fe3c:	str	w1, [sp, #20]
  40fe40:	ldr	w1, [sp, #20]
  40fe44:	ldr	x0, [sp, #24]
  40fe48:	bl	40fda8 <sqrt@plt+0xdfc8>
  40fe4c:	and	w0, w0, #0xff
  40fe50:	eor	w0, w0, #0x1
  40fe54:	and	w0, w0, #0xff
  40fe58:	ldp	x29, x30, [sp], #32
  40fe5c:	ret
  40fe60:	stp	x29, x30, [sp, #-32]!
  40fe64:	mov	x29, sp
  40fe68:	str	x0, [sp, #24]
  40fe6c:	str	w1, [sp, #16]
  40fe70:	ldr	w1, [sp, #16]
  40fe74:	ldr	x0, [sp, #24]
  40fe78:	bl	40fdd4 <sqrt@plt+0xdff4>
  40fe7c:	and	w0, w0, #0xff
  40fe80:	eor	w0, w0, #0x1
  40fe84:	and	w0, w0, #0xff
  40fe88:	ldp	x29, x30, [sp], #32
  40fe8c:	ret
  40fe90:	sub	sp, sp, #0x10
  40fe94:	str	x0, [sp, #8]
  40fe98:	ldr	x0, [sp, #8]
  40fe9c:	ldr	w0, [x0]
  40fea0:	add	sp, sp, #0x10
  40fea4:	ret
  40fea8:	sub	sp, sp, #0x10
  40feac:	str	x0, [sp, #8]
  40feb0:	ldr	x0, [sp, #8]
  40feb4:	ldr	w0, [x0]
  40feb8:	and	w0, w0, #0xff
  40febc:	add	sp, sp, #0x10
  40fec0:	ret
  40fec4:	sub	sp, sp, #0x10
  40fec8:	str	x0, [sp, #8]
  40fecc:	ldr	x0, [sp, #8]
  40fed0:	ldr	w0, [x0]
  40fed4:	and	w0, w0, #0xff
  40fed8:	add	sp, sp, #0x10
  40fedc:	ret
  40fee0:	sub	sp, sp, #0x10
  40fee4:	str	x0, [sp, #8]
  40fee8:	ldr	x0, [sp, #8]
  40feec:	ldr	x0, [x0, #8]
  40fef0:	cmp	x0, #0x0
  40fef4:	cset	w0, eq  // eq = none
  40fef8:	and	w0, w0, #0xff
  40fefc:	add	sp, sp, #0x10
  40ff00:	ret
  40ff04:	stp	x29, x30, [sp, #-32]!
  40ff08:	mov	x29, sp
  40ff0c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40ff10:	add	x0, x0, #0x4f0
  40ff14:	ldr	x0, [x0]
  40ff18:	bl	401b60 <getc@plt>
  40ff1c:	mov	w1, w0
  40ff20:	add	x0, sp, #0x18
  40ff24:	bl	40fd58 <sqrt@plt+0xdf78>
  40ff28:	ldr	w0, [sp, #24]
  40ff2c:	ldp	x29, x30, [sp], #32
  40ff30:	ret
  40ff34:	stp	x29, x30, [sp, #-48]!
  40ff38:	mov	x29, sp
  40ff3c:	str	w0, [sp, #24]
  40ff40:	add	x0, sp, #0x20
  40ff44:	mov	w1, #0x20                  	// #32
  40ff48:	bl	40fd58 <sqrt@plt+0xdf78>
  40ff4c:	add	x0, sp, #0x18
  40ff50:	ldr	w1, [sp, #32]
  40ff54:	bl	40fdd4 <sqrt@plt+0xdff4>
  40ff58:	and	w0, w0, #0xff
  40ff5c:	cmp	w0, #0x0
  40ff60:	b.ne	40ff88 <sqrt@plt+0xe1a8>  // b.any
  40ff64:	add	x0, sp, #0x28
  40ff68:	mov	w1, #0x9                   	// #9
  40ff6c:	bl	40fd58 <sqrt@plt+0xdf78>
  40ff70:	add	x0, sp, #0x18
  40ff74:	ldr	w1, [sp, #40]
  40ff78:	bl	40fdd4 <sqrt@plt+0xdff4>
  40ff7c:	and	w0, w0, #0xff
  40ff80:	cmp	w0, #0x0
  40ff84:	b.eq	40ff90 <sqrt@plt+0xe1b0>  // b.none
  40ff88:	mov	w0, #0x1                   	// #1
  40ff8c:	b	40ff94 <sqrt@plt+0xe1b4>
  40ff90:	mov	w0, #0x0                   	// #0
  40ff94:	ldp	x29, x30, [sp], #48
  40ff98:	ret
  40ff9c:	sub	sp, sp, #0x10
  40ffa0:	str	w0, [sp, #12]
  40ffa4:	ldr	w0, [sp, #12]
  40ffa8:	and	w0, w0, #0x1
  40ffac:	and	w0, w0, #0xff
  40ffb0:	add	sp, sp, #0x10
  40ffb4:	ret
  40ffb8:	stp	x29, x30, [sp, #-48]!
  40ffbc:	mov	x29, sp
  40ffc0:	str	w0, [sp, #24]
  40ffc4:	add	x0, sp, #0x18
  40ffc8:	mov	w1, #0xffffffff            	// #-1
  40ffcc:	bl	40fe30 <sqrt@plt+0xe050>
  40ffd0:	and	w0, w0, #0xff
  40ffd4:	cmp	w0, #0x0
  40ffd8:	b.eq	410038 <sqrt@plt+0xe258>  // b.none
  40ffdc:	add	x0, sp, #0x18
  40ffe0:	bl	40fe90 <sqrt@plt+0xe0b0>
  40ffe4:	str	w0, [sp, #44]
  40ffe8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  40ffec:	add	x0, x0, #0x4f0
  40fff0:	ldr	x0, [x0]
  40fff4:	mov	x1, x0
  40fff8:	ldr	w0, [sp, #44]
  40fffc:	bl	401990 <ungetc@plt>
  410000:	cmn	w0, #0x1
  410004:	cset	w0, eq  // eq = none
  410008:	and	w0, w0, #0xff
  41000c:	cmp	w0, #0x0
  410010:	b.eq	410038 <sqrt@plt+0xe258>  // b.none
  410014:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  410018:	add	x3, x0, #0x48
  41001c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  410020:	add	x2, x0, #0x48
  410024:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  410028:	add	x1, x0, #0x48
  41002c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  410030:	add	x0, x0, #0xb80
  410034:	bl	413018 <sqrt@plt+0x11238>
  410038:	nop
  41003c:	ldp	x29, x30, [sp], #48
  410040:	ret
  410044:	sub	sp, sp, #0x20
  410048:	str	x0, [sp, #24]
  41004c:	str	x1, [sp, #16]
  410050:	str	x2, [sp, #8]
  410054:	ldr	x0, [sp, #24]
  410058:	ldr	x1, [sp, #16]
  41005c:	str	x1, [x0]
  410060:	ldr	x0, [sp, #24]
  410064:	ldr	x1, [sp, #8]
  410068:	str	x1, [x0, #8]
  41006c:	nop
  410070:	add	sp, sp, #0x20
  410074:	ret
  410078:	sub	sp, sp, #0x10
  41007c:	str	x0, [sp, #8]
  410080:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  410084:	add	x1, x0, #0x120
  410088:	ldr	x0, [sp, #8]
  41008c:	str	x1, [x0]
  410090:	ldr	x0, [sp, #8]
  410094:	str	xzr, [x0, #8]
  410098:	ldr	x0, [sp, #8]
  41009c:	str	xzr, [x0, #16]
  4100a0:	ldr	x0, [sp, #8]
  4100a4:	str	wzr, [x0, #24]
  4100a8:	nop
  4100ac:	add	sp, sp, #0x10
  4100b0:	ret
  4100b4:	stp	x29, x30, [sp, #-48]!
  4100b8:	mov	x29, sp
  4100bc:	str	x0, [sp, #24]
  4100c0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4100c4:	add	x1, x0, #0x120
  4100c8:	ldr	x0, [sp, #24]
  4100cc:	str	x1, [x0]
  4100d0:	ldr	x0, [sp, #24]
  4100d4:	ldr	x0, [x0, #16]
  4100d8:	cmp	x0, #0x0
  4100dc:	b.eq	4100ec <sqrt@plt+0xe30c>  // b.none
  4100e0:	ldr	x0, [sp, #24]
  4100e4:	ldr	x0, [x0, #16]
  4100e8:	bl	401c20 <_ZdaPv@plt>
  4100ec:	ldr	x0, [sp, #24]
  4100f0:	ldr	x0, [x0, #8]
  4100f4:	cmp	x0, #0x0
  4100f8:	b.eq	410154 <sqrt@plt+0xe374>  // b.none
  4100fc:	ldr	x0, [sp, #24]
  410100:	ldr	x0, [x0, #8]
  410104:	str	x0, [sp, #40]
  410108:	ldr	x0, [sp, #24]
  41010c:	ldr	x0, [x0, #8]
  410110:	ldr	x1, [x0, #8]
  410114:	ldr	x0, [sp, #24]
  410118:	str	x1, [x0, #8]
  41011c:	ldr	x0, [sp, #40]
  410120:	ldr	x0, [x0]
  410124:	cmp	x0, #0x0
  410128:	b.eq	41013c <sqrt@plt+0xe35c>  // b.none
  41012c:	ldr	x1, [x0]
  410130:	add	x1, x1, #0x8
  410134:	ldr	x1, [x1]
  410138:	blr	x1
  41013c:	ldr	x0, [sp, #40]
  410140:	cmp	x0, #0x0
  410144:	b.eq	4100ec <sqrt@plt+0xe30c>  // b.none
  410148:	mov	x1, #0x10                  	// #16
  41014c:	bl	41bf10 <_ZdlPvm@@Base>
  410150:	b	4100ec <sqrt@plt+0xe30c>
  410154:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410158:	add	x0, x0, #0x328
  41015c:	ldr	x0, [x0]
  410160:	bl	401d50 <ferror@plt>
  410164:	cmp	w0, #0x0
  410168:	b.ne	410184 <sqrt@plt+0xe3a4>  // b.any
  41016c:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410170:	add	x0, x0, #0x328
  410174:	ldr	x0, [x0]
  410178:	bl	401be0 <fflush@plt>
  41017c:	cmp	w0, #0x0
  410180:	b.ge	41018c <sqrt@plt+0xe3ac>  // b.tcont
  410184:	mov	w0, #0x1                   	// #1
  410188:	b	410190 <sqrt@plt+0xe3b0>
  41018c:	mov	w0, #0x0                   	// #0
  410190:	cmp	w0, #0x0
  410194:	b.eq	4101bc <sqrt@plt+0xe3dc>  // b.none
  410198:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41019c:	add	x3, x0, #0x48
  4101a0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4101a4:	add	x2, x0, #0x48
  4101a8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4101ac:	add	x1, x0, #0x48
  4101b0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x40f0>
  4101b4:	add	x0, x0, #0xff8
  4101b8:	bl	413018 <sqrt@plt+0x11238>
  4101bc:	nop
  4101c0:	ldp	x29, x30, [sp], #48
  4101c4:	ret
  4101c8:	stp	x29, x30, [sp, #-32]!
  4101cc:	mov	x29, sp
  4101d0:	str	x0, [sp, #24]
  4101d4:	ldr	x0, [sp, #24]
  4101d8:	bl	4100b4 <sqrt@plt+0xe2d4>
  4101dc:	mov	x1, #0x38                  	// #56
  4101e0:	ldr	x0, [sp, #24]
  4101e4:	bl	41bf10 <_ZdlPvm@@Base>
  4101e8:	ldp	x29, x30, [sp], #32
  4101ec:	ret
  4101f0:	stp	x29, x30, [sp, #-80]!
  4101f4:	mov	x29, sp
  4101f8:	str	x0, [sp, #40]
  4101fc:	str	w1, [sp, #36]
  410200:	str	x2, [sp, #24]
  410204:	ldr	w0, [sp, #36]
  410208:	mvn	w0, w0
  41020c:	lsr	w0, w0, #31
  410210:	and	w0, w0, #0xff
  410214:	mov	w3, w0
  410218:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  41021c:	add	x2, x0, #0x8
  410220:	mov	w1, #0x64                  	// #100
  410224:	mov	w0, w3
  410228:	bl	408a68 <sqrt@plt+0x6c88>
  41022c:	ldr	x0, [sp, #40]
  410230:	ldr	w0, [x0, #24]
  410234:	ldr	w1, [sp, #36]
  410238:	cmp	w1, w0
  41023c:	b.lt	410420 <sqrt@plt+0xe640>  // b.tstop
  410240:	ldr	x0, [sp, #40]
  410244:	ldr	w0, [x0, #24]
  410248:	cmp	w0, #0x0
  41024c:	b.ne	4102f4 <sqrt@plt+0xe514>  // b.any
  410250:	ldr	x0, [sp, #40]
  410254:	mov	w1, #0xa                   	// #10
  410258:	str	w1, [x0, #24]
  41025c:	ldr	x0, [sp, #40]
  410260:	ldr	w0, [x0, #24]
  410264:	ldr	w1, [sp, #36]
  410268:	cmp	w1, w0
  41026c:	b.lt	410280 <sqrt@plt+0xe4a0>  // b.tstop
  410270:	ldr	w0, [sp, #36]
  410274:	add	w1, w0, #0x1
  410278:	ldr	x0, [sp, #40]
  41027c:	str	w1, [x0, #24]
  410280:	ldr	x0, [sp, #40]
  410284:	ldr	w0, [x0, #24]
  410288:	sxtw	x0, w0
  41028c:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  410290:	cmp	x0, x1
  410294:	b.hi	4102b4 <sqrt@plt+0xe4d4>  // b.pmore
  410298:	lsl	x0, x0, #3
  41029c:	bl	401960 <_Znam@plt>
  4102a0:	mov	x1, x0
  4102a4:	ldr	x0, [sp, #40]
  4102a8:	str	x1, [x0, #16]
  4102ac:	str	wzr, [sp, #76]
  4102b0:	b	4102b8 <sqrt@plt+0xe4d8>
  4102b4:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  4102b8:	ldr	x0, [sp, #40]
  4102bc:	ldr	w0, [x0, #24]
  4102c0:	ldr	w1, [sp, #76]
  4102c4:	cmp	w1, w0
  4102c8:	b.ge	410420 <sqrt@plt+0xe640>  // b.tcont
  4102cc:	ldr	x0, [sp, #40]
  4102d0:	ldr	x1, [x0, #16]
  4102d4:	ldrsw	x0, [sp, #76]
  4102d8:	lsl	x0, x0, #3
  4102dc:	add	x0, x1, x0
  4102e0:	str	xzr, [x0]
  4102e4:	ldr	w0, [sp, #76]
  4102e8:	add	w0, w0, #0x1
  4102ec:	str	w0, [sp, #76]
  4102f0:	b	4102b8 <sqrt@plt+0xe4d8>
  4102f4:	ldr	x0, [sp, #40]
  4102f8:	ldr	x0, [x0, #16]
  4102fc:	str	x0, [sp, #64]
  410300:	ldr	x0, [sp, #40]
  410304:	ldr	w0, [x0, #24]
  410308:	str	w0, [sp, #60]
  41030c:	ldr	x0, [sp, #40]
  410310:	ldr	w0, [x0, #24]
  410314:	lsl	w1, w0, #1
  410318:	ldr	x0, [sp, #40]
  41031c:	str	w1, [x0, #24]
  410320:	ldr	x0, [sp, #40]
  410324:	ldr	w0, [x0, #24]
  410328:	ldr	w1, [sp, #36]
  41032c:	cmp	w1, w0
  410330:	b.lt	410344 <sqrt@plt+0xe564>  // b.tstop
  410334:	ldr	w0, [sp, #36]
  410338:	add	w1, w0, #0x1
  41033c:	ldr	x0, [sp, #40]
  410340:	str	w1, [x0, #24]
  410344:	ldr	x0, [sp, #40]
  410348:	ldr	w0, [x0, #24]
  41034c:	sxtw	x0, w0
  410350:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  410354:	cmp	x0, x1
  410358:	b.hi	410378 <sqrt@plt+0xe598>  // b.pmore
  41035c:	lsl	x0, x0, #3
  410360:	bl	401960 <_Znam@plt>
  410364:	mov	x1, x0
  410368:	ldr	x0, [sp, #40]
  41036c:	str	x1, [x0, #16]
  410370:	str	wzr, [sp, #72]
  410374:	b	41037c <sqrt@plt+0xe59c>
  410378:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  41037c:	ldr	w1, [sp, #72]
  410380:	ldr	w0, [sp, #60]
  410384:	cmp	w1, w0
  410388:	b.ge	4103c8 <sqrt@plt+0xe5e8>  // b.tcont
  41038c:	ldrsw	x0, [sp, #72]
  410390:	lsl	x0, x0, #3
  410394:	ldr	x1, [sp, #64]
  410398:	add	x1, x1, x0
  41039c:	ldr	x0, [sp, #40]
  4103a0:	ldr	x2, [x0, #16]
  4103a4:	ldrsw	x0, [sp, #72]
  4103a8:	lsl	x0, x0, #3
  4103ac:	add	x0, x2, x0
  4103b0:	ldr	x1, [x1]
  4103b4:	str	x1, [x0]
  4103b8:	ldr	w0, [sp, #72]
  4103bc:	add	w0, w0, #0x1
  4103c0:	str	w0, [sp, #72]
  4103c4:	b	41037c <sqrt@plt+0xe59c>
  4103c8:	ldr	w0, [sp, #60]
  4103cc:	str	w0, [sp, #72]
  4103d0:	ldr	x0, [sp, #40]
  4103d4:	ldr	w0, [x0, #24]
  4103d8:	ldr	w1, [sp, #72]
  4103dc:	cmp	w1, w0
  4103e0:	b.ge	41040c <sqrt@plt+0xe62c>  // b.tcont
  4103e4:	ldr	x0, [sp, #40]
  4103e8:	ldr	x1, [x0, #16]
  4103ec:	ldrsw	x0, [sp, #72]
  4103f0:	lsl	x0, x0, #3
  4103f4:	add	x0, x1, x0
  4103f8:	str	xzr, [x0]
  4103fc:	ldr	w0, [sp, #72]
  410400:	add	w0, w0, #0x1
  410404:	str	w0, [sp, #72]
  410408:	b	4103d0 <sqrt@plt+0xe5f0>
  41040c:	ldr	x0, [sp, #64]
  410410:	cmp	x0, #0x0
  410414:	b.eq	410420 <sqrt@plt+0xe640>  // b.none
  410418:	ldr	x0, [sp, #64]
  41041c:	bl	401c20 <_ZdaPv@plt>
  410420:	ldr	x1, [sp, #24]
  410424:	ldr	x0, [sp, #40]
  410428:	bl	410458 <sqrt@plt+0xe678>
  41042c:	str	x0, [sp, #48]
  410430:	ldr	x0, [sp, #40]
  410434:	ldr	x1, [x0, #16]
  410438:	ldrsw	x0, [sp, #36]
  41043c:	lsl	x0, x0, #3
  410440:	add	x0, x1, x0
  410444:	ldr	x1, [sp, #48]
  410448:	str	x1, [x0]
  41044c:	nop
  410450:	ldp	x29, x30, [sp], #80
  410454:	ret
  410458:	stp	x29, x30, [sp, #-64]!
  41045c:	mov	x29, sp
  410460:	str	x19, [sp, #16]
  410464:	str	x0, [sp, #40]
  410468:	str	x1, [sp, #32]
  41046c:	ldr	x0, [sp, #40]
  410470:	ldr	x0, [x0, #8]
  410474:	str	x0, [sp, #56]
  410478:	ldr	x0, [sp, #56]
  41047c:	cmp	x0, #0x0
  410480:	b.eq	4104c8 <sqrt@plt+0xe6e8>  // b.none
  410484:	ldr	x0, [sp, #56]
  410488:	ldr	x0, [x0]
  41048c:	bl	414de4 <sqrt@plt+0x13004>
  410490:	ldr	x1, [sp, #32]
  410494:	bl	401c70 <strcmp@plt>
  410498:	cmp	w0, #0x0
  41049c:	cset	w0, eq  // eq = none
  4104a0:	and	w0, w0, #0xff
  4104a4:	cmp	w0, #0x0
  4104a8:	b.eq	4104b8 <sqrt@plt+0xe6d8>  // b.none
  4104ac:	ldr	x0, [sp, #56]
  4104b0:	ldr	x0, [x0]
  4104b4:	b	410548 <sqrt@plt+0xe768>
  4104b8:	ldr	x0, [sp, #56]
  4104bc:	ldr	x0, [x0, #8]
  4104c0:	str	x0, [sp, #56]
  4104c4:	b	410478 <sqrt@plt+0xe698>
  4104c8:	ldr	x0, [sp, #40]
  4104cc:	ldr	x0, [x0]
  4104d0:	add	x0, x0, #0x40
  4104d4:	ldr	x2, [x0]
  4104d8:	ldr	x1, [sp, #32]
  4104dc:	ldr	x0, [sp, #40]
  4104e0:	blr	x2
  4104e4:	str	x0, [sp, #48]
  4104e8:	ldr	x0, [sp, #48]
  4104ec:	cmp	x0, #0x0
  4104f0:	b.ne	410518 <sqrt@plt+0xe738>  // b.any
  4104f4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4104f8:	add	x3, x0, #0x48
  4104fc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  410500:	add	x2, x0, #0x48
  410504:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  410508:	add	x1, x0, #0x48
  41050c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  410510:	add	x0, x0, #0x28
  410514:	bl	413018 <sqrt@plt+0x11238>
  410518:	mov	x0, #0x10                  	// #16
  41051c:	bl	41be54 <_Znwm@@Base>
  410520:	mov	x19, x0
  410524:	ldr	x0, [sp, #40]
  410528:	ldr	x0, [x0, #8]
  41052c:	mov	x2, x0
  410530:	ldr	x1, [sp, #48]
  410534:	mov	x0, x19
  410538:	bl	410044 <sqrt@plt+0xe264>
  41053c:	ldr	x0, [sp, #40]
  410540:	str	x19, [x0, #8]
  410544:	ldr	x0, [sp, #48]
  410548:	ldr	x19, [sp, #16]
  41054c:	ldp	x29, x30, [sp], #64
  410550:	ret
  410554:	stp	x29, x30, [sp, #-32]!
  410558:	mov	x29, sp
  41055c:	str	x0, [sp, #24]
  410560:	str	x1, [sp, #16]
  410564:	mov	w2, #0x0                   	// #0
  410568:	mov	x1, #0x0                   	// #0
  41056c:	ldr	x0, [sp, #16]
  410570:	bl	41560c <sqrt@plt+0x1382c>
  410574:	ldp	x29, x30, [sp], #32
  410578:	ret
  41057c:	sub	sp, sp, #0x10
  410580:	str	x0, [sp, #8]
  410584:	nop
  410588:	add	sp, sp, #0x10
  41058c:	ret
  410590:	sub	sp, sp, #0x20
  410594:	str	x0, [sp, #24]
  410598:	str	x1, [sp, #16]
  41059c:	str	x2, [sp, #8]
  4105a0:	strb	w3, [sp, #7]
  4105a4:	nop
  4105a8:	add	sp, sp, #0x20
  4105ac:	ret
  4105b0:	sub	sp, sp, #0x20
  4105b4:	str	x0, [sp, #24]
  4105b8:	str	x1, [sp, #16]
  4105bc:	str	x2, [sp, #8]
  4105c0:	strb	w3, [sp, #7]
  4105c4:	nop
  4105c8:	add	sp, sp, #0x20
  4105cc:	ret
  4105d0:	sub	sp, sp, #0x20
  4105d4:	str	x0, [sp, #24]
  4105d8:	str	w1, [sp, #20]
  4105dc:	str	x2, [sp, #8]
  4105e0:	str	w3, [sp, #16]
  4105e4:	str	x4, [sp]
  4105e8:	nop
  4105ec:	add	sp, sp, #0x20
  4105f0:	ret
  4105f4:	sub	sp, sp, #0x10
  4105f8:	str	x0, [sp, #8]
  4105fc:	str	x1, [sp]
  410600:	nop
  410604:	add	sp, sp, #0x10
  410608:	ret
  41060c:	sub	sp, sp, #0x10
  410610:	str	x0, [sp, #8]
  410614:	str	x1, [sp]
  410618:	nop
  41061c:	add	sp, sp, #0x10
  410620:	ret
  410624:	stp	x29, x30, [sp, #-80]!
  410628:	mov	x29, sp
  41062c:	str	x0, [sp, #40]
  410630:	strb	w1, [sp, #39]
  410634:	str	x2, [sp, #24]
  410638:	str	x3, [sp, #16]
  41063c:	ldrb	w0, [sp, #39]
  410640:	strb	w0, [sp, #64]
  410644:	strb	wzr, [sp, #65]
  410648:	add	x2, sp, #0x30
  41064c:	add	x1, sp, #0x3c
  410650:	add	x0, sp, #0x40
  410654:	mov	x4, x2
  410658:	mov	x3, x1
  41065c:	ldr	x2, [sp, #24]
  410660:	mov	x1, x0
  410664:	ldr	x0, [sp, #40]
  410668:	bl	410768 <sqrt@plt+0xe988>
  41066c:	str	x0, [sp, #72]
  410670:	ldr	x0, [sp, #40]
  410674:	ldr	x0, [x0]
  410678:	add	x0, x0, #0x60
  41067c:	ldr	x6, [x0]
  410680:	ldr	x0, [sp, #48]
  410684:	ldr	w1, [sp, #60]
  410688:	mov	x5, #0x0                   	// #0
  41068c:	mov	w4, w1
  410690:	ldr	x3, [sp, #24]
  410694:	mov	x2, x0
  410698:	ldr	x1, [sp, #72]
  41069c:	ldr	x0, [sp, #40]
  4106a0:	blr	x6
  4106a4:	ldr	x0, [sp, #16]
  4106a8:	cmp	x0, #0x0
  4106ac:	b.eq	4106bc <sqrt@plt+0xe8dc>  // b.none
  4106b0:	ldr	w1, [sp, #60]
  4106b4:	ldr	x0, [sp, #16]
  4106b8:	str	w1, [x0]
  4106bc:	nop
  4106c0:	ldp	x29, x30, [sp], #80
  4106c4:	ret
  4106c8:	stp	x29, x30, [sp, #-80]!
  4106cc:	mov	x29, sp
  4106d0:	str	x0, [sp, #40]
  4106d4:	str	x1, [sp, #32]
  4106d8:	str	x2, [sp, #24]
  4106dc:	str	x3, [sp, #16]
  4106e0:	add	x1, sp, #0x40
  4106e4:	add	x0, sp, #0x3c
  4106e8:	mov	x4, x1
  4106ec:	mov	x3, x0
  4106f0:	ldr	x2, [sp, #24]
  4106f4:	ldr	x1, [sp, #32]
  4106f8:	ldr	x0, [sp, #40]
  4106fc:	bl	410768 <sqrt@plt+0xe988>
  410700:	str	x0, [sp, #72]
  410704:	ldr	x0, [sp, #72]
  410708:	cmp	x0, #0x0
  41070c:	b.eq	41075c <sqrt@plt+0xe97c>  // b.none
  410710:	ldr	x0, [sp, #40]
  410714:	ldr	x0, [x0]
  410718:	add	x0, x0, #0x60
  41071c:	ldr	x6, [x0]
  410720:	ldr	x0, [sp, #64]
  410724:	ldr	w1, [sp, #60]
  410728:	ldr	x5, [sp, #32]
  41072c:	mov	w4, w1
  410730:	ldr	x3, [sp, #24]
  410734:	mov	x2, x0
  410738:	ldr	x1, [sp, #72]
  41073c:	ldr	x0, [sp, #40]
  410740:	blr	x6
  410744:	ldr	x0, [sp, #16]
  410748:	cmp	x0, #0x0
  41074c:	b.eq	41075c <sqrt@plt+0xe97c>  // b.none
  410750:	ldr	w1, [sp, #60]
  410754:	ldr	x0, [sp, #16]
  410758:	str	w1, [x0]
  41075c:	nop
  410760:	ldp	x29, x30, [sp], #80
  410764:	ret
  410768:	stp	x29, x30, [sp, #-176]!
  41076c:	mov	x29, sp
  410770:	str	x0, [sp, #56]
  410774:	str	x1, [sp, #48]
  410778:	str	x2, [sp, #40]
  41077c:	str	x3, [sp, #32]
  410780:	str	x4, [sp, #24]
  410784:	ldr	x0, [sp, #48]
  410788:	bl	41ba60 <sqrt@plt+0x19c80>
  41078c:	str	x0, [sp, #168]
  410790:	ldr	x0, [sp, #40]
  410794:	ldr	w0, [x0]
  410798:	str	w0, [sp, #164]
  41079c:	ldr	w0, [sp, #164]
  4107a0:	cmp	w0, #0x0
  4107a4:	b.lt	4107bc <sqrt@plt+0xe9dc>  // b.tstop
  4107a8:	ldr	x0, [sp, #56]
  4107ac:	ldr	w0, [x0, #24]
  4107b0:	ldr	w1, [sp, #164]
  4107b4:	cmp	w1, w0
  4107b8:	b.lt	4107f0 <sqrt@plt+0xea10>  // b.tstop
  4107bc:	add	x0, sp, #0x40
  4107c0:	ldr	w1, [sp, #164]
  4107c4:	bl	412874 <sqrt@plt+0x10a94>
  4107c8:	add	x1, sp, #0x40
  4107cc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4107d0:	add	x3, x0, #0x48
  4107d4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4107d8:	add	x2, x0, #0x48
  4107dc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4107e0:	add	x0, x0, #0x40
  4107e4:	bl	412fa0 <sqrt@plt+0x111c0>
  4107e8:	mov	x0, #0x0                   	// #0
  4107ec:	b	41096c <sqrt@plt+0xeb8c>
  4107f0:	ldr	x0, [sp, #56]
  4107f4:	ldr	x1, [x0, #16]
  4107f8:	ldrsw	x0, [sp, #164]
  4107fc:	lsl	x0, x0, #3
  410800:	add	x0, x1, x0
  410804:	ldr	x1, [x0]
  410808:	ldr	x0, [sp, #24]
  41080c:	str	x1, [x0]
  410810:	ldr	x0, [sp, #24]
  410814:	ldr	x0, [x0]
  410818:	cmp	x0, #0x0
  41081c:	b.ne	410854 <sqrt@plt+0xea74>  // b.any
  410820:	add	x0, sp, #0x50
  410824:	ldr	w1, [sp, #164]
  410828:	bl	412874 <sqrt@plt+0x10a94>
  41082c:	add	x1, sp, #0x50
  410830:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  410834:	add	x3, x0, #0x48
  410838:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41083c:	add	x2, x0, #0x48
  410840:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  410844:	add	x0, x0, #0x58
  410848:	bl	412fa0 <sqrt@plt+0x111c0>
  41084c:	mov	x0, #0x0                   	// #0
  410850:	b	41096c <sqrt@plt+0xeb8c>
  410854:	ldr	x0, [sp, #24]
  410858:	ldr	x0, [x0]
  41085c:	ldr	x1, [sp, #168]
  410860:	bl	413e6c <sqrt@plt+0x1208c>
  410864:	cmp	w0, #0x0
  410868:	cset	w0, eq  // eq = none
  41086c:	and	w0, w0, #0xff
  410870:	cmp	w0, #0x0
  410874:	b.eq	41092c <sqrt@plt+0xeb4c>  // b.none
  410878:	ldr	x0, [sp, #48]
  41087c:	ldrb	w0, [x0]
  410880:	cmp	w0, #0x0
  410884:	b.eq	4108e4 <sqrt@plt+0xeb04>  // b.none
  410888:	ldr	x0, [sp, #48]
  41088c:	add	x0, x0, #0x1
  410890:	ldrb	w0, [x0]
  410894:	cmp	w0, #0x0
  410898:	b.ne	4108e4 <sqrt@plt+0xeb04>  // b.any
  41089c:	ldr	x0, [sp, #24]
  4108a0:	ldr	x0, [x0]
  4108a4:	bl	414de4 <sqrt@plt+0x13004>
  4108a8:	mov	x1, x0
  4108ac:	add	x0, sp, #0x60
  4108b0:	bl	412810 <sqrt@plt+0x10a30>
  4108b4:	ldr	x0, [sp, #48]
  4108b8:	ldrb	w1, [x0]
  4108bc:	add	x0, sp, #0x70
  4108c0:	bl	4128d4 <sqrt@plt+0x10af4>
  4108c4:	add	x2, sp, #0x70
  4108c8:	add	x1, sp, #0x60
  4108cc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4108d0:	add	x3, x0, #0x48
  4108d4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4108d8:	add	x0, x0, #0x70
  4108dc:	bl	412fa0 <sqrt@plt+0x111c0>
  4108e0:	b	410924 <sqrt@plt+0xeb44>
  4108e4:	ldr	x0, [sp, #24]
  4108e8:	ldr	x0, [x0]
  4108ec:	bl	414de4 <sqrt@plt+0x13004>
  4108f0:	mov	x1, x0
  4108f4:	add	x0, sp, #0x80
  4108f8:	bl	412810 <sqrt@plt+0x10a30>
  4108fc:	add	x0, sp, #0x90
  410900:	ldr	x1, [sp, #48]
  410904:	bl	412810 <sqrt@plt+0x10a30>
  410908:	add	x2, sp, #0x90
  41090c:	add	x1, sp, #0x80
  410910:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  410914:	add	x3, x0, #0x48
  410918:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  41091c:	add	x0, x0, #0xa0
  410920:	bl	412fa0 <sqrt@plt+0x111c0>
  410924:	mov	x0, #0x0                   	// #0
  410928:	b	41096c <sqrt@plt+0xeb8c>
  41092c:	ldr	x0, [sp, #24]
  410930:	ldr	x3, [x0]
  410934:	ldr	x0, [sp, #40]
  410938:	ldr	w0, [x0, #4]
  41093c:	mov	w2, w0
  410940:	ldr	x1, [sp, #168]
  410944:	mov	x0, x3
  410948:	bl	414048 <sqrt@plt+0x12268>
  41094c:	str	w0, [sp, #160]
  410950:	ldr	x0, [sp, #32]
  410954:	cmp	x0, #0x0
  410958:	b.eq	410968 <sqrt@plt+0xeb88>  // b.none
  41095c:	ldr	x0, [sp, #32]
  410960:	ldr	w1, [sp, #160]
  410964:	str	w1, [x0]
  410968:	ldr	x0, [sp, #168]
  41096c:	ldp	x29, x30, [sp], #176
  410970:	ret
  410974:	stp	x29, x30, [sp, #-144]!
  410978:	mov	x29, sp
  41097c:	str	x0, [sp, #40]
  410980:	str	w1, [sp, #36]
  410984:	str	x2, [sp, #24]
  410988:	str	x3, [sp, #16]
  41098c:	ldr	w0, [sp, #36]
  410990:	bl	41ba3c <sqrt@plt+0x19c5c>
  410994:	str	x0, [sp, #136]
  410998:	ldr	x0, [sp, #24]
  41099c:	ldr	w0, [x0]
  4109a0:	str	w0, [sp, #132]
  4109a4:	ldr	w0, [sp, #132]
  4109a8:	cmp	w0, #0x0
  4109ac:	b.lt	4109c4 <sqrt@plt+0xebe4>  // b.tstop
  4109b0:	ldr	x0, [sp, #40]
  4109b4:	ldr	w0, [x0, #24]
  4109b8:	ldr	w1, [sp, #132]
  4109bc:	cmp	w1, w0
  4109c0:	b.lt	4109f4 <sqrt@plt+0xec14>  // b.tstop
  4109c4:	add	x0, sp, #0x30
  4109c8:	ldr	w1, [sp, #132]
  4109cc:	bl	412874 <sqrt@plt+0x10a94>
  4109d0:	add	x1, sp, #0x30
  4109d4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4109d8:	add	x3, x0, #0x48
  4109dc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4109e0:	add	x2, x0, #0x48
  4109e4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4109e8:	add	x0, x0, #0x40
  4109ec:	bl	412fa0 <sqrt@plt+0x111c0>
  4109f0:	b	410b0c <sqrt@plt+0xed2c>
  4109f4:	ldr	x0, [sp, #40]
  4109f8:	ldr	x1, [x0, #16]
  4109fc:	ldrsw	x0, [sp, #132]
  410a00:	lsl	x0, x0, #3
  410a04:	add	x0, x1, x0
  410a08:	ldr	x0, [x0]
  410a0c:	str	x0, [sp, #120]
  410a10:	ldr	x0, [sp, #120]
  410a14:	cmp	x0, #0x0
  410a18:	b.ne	410a4c <sqrt@plt+0xec6c>  // b.any
  410a1c:	add	x0, sp, #0x40
  410a20:	ldr	w1, [sp, #132]
  410a24:	bl	412874 <sqrt@plt+0x10a94>
  410a28:	add	x1, sp, #0x40
  410a2c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  410a30:	add	x3, x0, #0x48
  410a34:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  410a38:	add	x2, x0, #0x48
  410a3c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  410a40:	add	x0, x0, #0x58
  410a44:	bl	412fa0 <sqrt@plt+0x111c0>
  410a48:	b	410b0c <sqrt@plt+0xed2c>
  410a4c:	ldr	x1, [sp, #136]
  410a50:	ldr	x0, [sp, #120]
  410a54:	bl	413e6c <sqrt@plt+0x1208c>
  410a58:	cmp	w0, #0x0
  410a5c:	cset	w0, eq  // eq = none
  410a60:	and	w0, w0, #0xff
  410a64:	cmp	w0, #0x0
  410a68:	b.eq	410aac <sqrt@plt+0xeccc>  // b.none
  410a6c:	ldr	x0, [sp, #120]
  410a70:	bl	414de4 <sqrt@plt+0x13004>
  410a74:	mov	x1, x0
  410a78:	add	x0, sp, #0x50
  410a7c:	bl	412810 <sqrt@plt+0x10a30>
  410a80:	add	x0, sp, #0x60
  410a84:	ldr	w1, [sp, #36]
  410a88:	bl	412874 <sqrt@plt+0x10a94>
  410a8c:	add	x2, sp, #0x60
  410a90:	add	x1, sp, #0x50
  410a94:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  410a98:	add	x3, x0, #0x48
  410a9c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  410aa0:	add	x0, x0, #0xd8
  410aa4:	bl	412fa0 <sqrt@plt+0x111c0>
  410aa8:	b	410b0c <sqrt@plt+0xed2c>
  410aac:	ldr	x0, [sp, #24]
  410ab0:	ldr	w0, [x0, #4]
  410ab4:	mov	w2, w0
  410ab8:	ldr	x1, [sp, #136]
  410abc:	ldr	x0, [sp, #120]
  410ac0:	bl	414048 <sqrt@plt+0x12268>
  410ac4:	str	w0, [sp, #116]
  410ac8:	ldr	x0, [sp, #16]
  410acc:	cmp	x0, #0x0
  410ad0:	b.eq	410ae0 <sqrt@plt+0xed00>  // b.none
  410ad4:	ldr	x0, [sp, #16]
  410ad8:	ldr	w1, [sp, #116]
  410adc:	str	w1, [x0]
  410ae0:	ldr	x0, [sp, #40]
  410ae4:	ldr	x0, [x0]
  410ae8:	add	x0, x0, #0x60
  410aec:	ldr	x6, [x0]
  410af0:	mov	x5, #0x0                   	// #0
  410af4:	ldr	w4, [sp, #116]
  410af8:	ldr	x3, [sp, #24]
  410afc:	ldr	x2, [sp, #120]
  410b00:	ldr	x1, [sp, #136]
  410b04:	ldr	x0, [sp, #40]
  410b08:	blr	x6
  410b0c:	ldp	x29, x30, [sp], #144
  410b10:	ret
  410b14:	sub	sp, sp, #0x10
  410b18:	str	x0, [sp, #8]
  410b1c:	str	w1, [sp, #4]
  410b20:	ldr	w0, [sp, #4]
  410b24:	cmp	w0, #0x0
  410b28:	b.lt	410b5c <sqrt@plt+0xed7c>  // b.tstop
  410b2c:	ldr	x0, [sp, #8]
  410b30:	ldr	w0, [x0, #24]
  410b34:	ldr	w1, [sp, #4]
  410b38:	cmp	w1, w0
  410b3c:	b.ge	410b5c <sqrt@plt+0xed7c>  // b.tcont
  410b40:	ldr	x0, [sp, #8]
  410b44:	ldr	x1, [x0, #16]
  410b48:	ldrsw	x0, [sp, #4]
  410b4c:	lsl	x0, x0, #3
  410b50:	add	x0, x1, x0
  410b54:	ldr	x0, [x0]
  410b58:	b	410b60 <sqrt@plt+0xed80>
  410b5c:	mov	x0, #0x0                   	// #0
  410b60:	add	sp, sp, #0x10
  410b64:	ret
  410b68:	stp	x29, x30, [sp, #-32]!
  410b6c:	mov	x29, sp
  410b70:	str	w0, [sp, #28]
  410b74:	str	x1, [sp, #16]
  410b78:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  410b7c:	add	x0, x0, #0x588
  410b80:	ldr	x0, [x0]
  410b84:	cmp	x0, #0x0
  410b88:	b.eq	410bb8 <sqrt@plt+0xedd8>  // b.none
  410b8c:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410b90:	add	x0, x0, #0x330
  410b94:	ldr	x3, [x0]
  410b98:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  410b9c:	add	x0, x0, #0x588
  410ba0:	ldr	x0, [x0]
  410ba4:	mov	x2, x0
  410ba8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  410bac:	add	x1, x0, #0x1a8
  410bb0:	mov	x0, x3
  410bb4:	bl	4019c0 <fprintf@plt>
  410bb8:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410bbc:	add	x0, x0, #0x330
  410bc0:	ldr	x4, [x0]
  410bc4:	ldr	x3, [sp, #16]
  410bc8:	ldr	w2, [sp, #28]
  410bcc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  410bd0:	add	x1, x0, #0x1b0
  410bd4:	mov	x0, x4
  410bd8:	bl	4019c0 <fprintf@plt>
  410bdc:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410be0:	add	x0, x0, #0x330
  410be4:	ldr	x0, [x0]
  410be8:	bl	401be0 <fflush@plt>
  410bec:	bl	401cd0 <abort@plt>
  410bf0:	sub	sp, sp, #0x10
  410bf4:	str	w0, [sp, #12]
  410bf8:	str	w1, [sp, #8]
  410bfc:	ldr	w1, [sp, #12]
  410c00:	ldr	w0, [sp, #8]
  410c04:	cmp	w1, w0
  410c08:	b.cs	410c14 <sqrt@plt+0xee34>  // b.hs, b.nlast
  410c0c:	ldr	w0, [sp, #12]
  410c10:	b	410c18 <sqrt@plt+0xee38>
  410c14:	ldr	w0, [sp, #8]
  410c18:	add	sp, sp, #0x10
  410c1c:	ret
  410c20:	stp	x29, x30, [sp, #-32]!
  410c24:	mov	x29, sp
  410c28:	str	x0, [sp, #24]
  410c2c:	str	x1, [sp, #16]
  410c30:	ldr	x0, [sp, #24]
  410c34:	add	x0, x0, #0x20
  410c38:	bl	4120d0 <sqrt@plt+0x102f0>
  410c3c:	ldr	x0, [sp, #24]
  410c40:	ldr	x1, [sp, #16]
  410c44:	ldr	x1, [x1, #32]
  410c48:	str	x1, [x0, #32]
  410c4c:	ldr	x0, [sp, #16]
  410c50:	ldr	w1, [x0]
  410c54:	ldr	x0, [sp, #24]
  410c58:	str	w1, [x0]
  410c5c:	ldr	x0, [sp, #16]
  410c60:	ldr	w1, [x0, #4]
  410c64:	ldr	x0, [sp, #24]
  410c68:	str	w1, [x0, #4]
  410c6c:	ldr	x0, [sp, #16]
  410c70:	ldr	w1, [x0, #8]
  410c74:	ldr	x0, [sp, #24]
  410c78:	str	w1, [x0, #8]
  410c7c:	ldr	x0, [sp, #16]
  410c80:	ldr	w1, [x0, #12]
  410c84:	ldr	x0, [sp, #24]
  410c88:	str	w1, [x0, #12]
  410c8c:	ldr	x0, [sp, #16]
  410c90:	ldr	w1, [x0, #16]
  410c94:	ldr	x0, [sp, #24]
  410c98:	str	w1, [x0, #16]
  410c9c:	nop
  410ca0:	ldp	x29, x30, [sp], #32
  410ca4:	ret
  410ca8:	sub	sp, sp, #0x10
  410cac:	str	x0, [sp, #8]
  410cb0:	nop
  410cb4:	add	sp, sp, #0x10
  410cb8:	ret
  410cbc:	sub	sp, sp, #0x10
  410cc0:	str	x0, [sp, #8]
  410cc4:	str	x1, [sp]
  410cc8:	ldr	x0, [sp, #8]
  410ccc:	ldr	w1, [x0]
  410cd0:	ldr	x0, [sp]
  410cd4:	ldr	w0, [x0]
  410cd8:	cmp	w1, w0
  410cdc:	b.eq	410ce8 <sqrt@plt+0xef08>  // b.none
  410ce0:	mov	w0, #0x0                   	// #0
  410ce4:	b	410e84 <sqrt@plt+0xf0a4>
  410ce8:	ldr	x0, [sp, #8]
  410cec:	ldr	w0, [x0]
  410cf0:	cmp	w0, #0x4
  410cf4:	b.eq	410dec <sqrt@plt+0xf00c>  // b.none
  410cf8:	cmp	w0, #0x4
  410cfc:	b.gt	410e80 <sqrt@plt+0xf0a0>
  410d00:	cmp	w0, #0x3
  410d04:	b.eq	410d34 <sqrt@plt+0xef54>  // b.none
  410d08:	cmp	w0, #0x3
  410d0c:	b.gt	410e80 <sqrt@plt+0xf0a0>
  410d10:	cmp	w0, #0x2
  410d14:	b.eq	410d84 <sqrt@plt+0xefa4>  // b.none
  410d18:	cmp	w0, #0x2
  410d1c:	b.gt	410e80 <sqrt@plt+0xf0a0>
  410d20:	cmp	w0, #0x0
  410d24:	b.eq	410e5c <sqrt@plt+0xf07c>  // b.none
  410d28:	cmp	w0, #0x1
  410d2c:	b.eq	410e0c <sqrt@plt+0xf02c>  // b.none
  410d30:	b	410e80 <sqrt@plt+0xf0a0>
  410d34:	ldr	x0, [sp, #8]
  410d38:	ldr	w1, [x0, #4]
  410d3c:	ldr	x0, [sp]
  410d40:	ldr	w0, [x0, #4]
  410d44:	cmp	w1, w0
  410d48:	b.ne	410d7c <sqrt@plt+0xef9c>  // b.any
  410d4c:	ldr	x0, [sp, #8]
  410d50:	ldr	w1, [x0, #8]
  410d54:	ldr	x0, [sp]
  410d58:	ldr	w0, [x0, #8]
  410d5c:	cmp	w1, w0
  410d60:	b.ne	410d7c <sqrt@plt+0xef9c>  // b.any
  410d64:	ldr	x0, [sp, #8]
  410d68:	ldr	w1, [x0, #12]
  410d6c:	ldr	x0, [sp]
  410d70:	ldr	w0, [x0, #12]
  410d74:	cmp	w1, w0
  410d78:	b.eq	410e64 <sqrt@plt+0xf084>  // b.none
  410d7c:	mov	w0, #0x0                   	// #0
  410d80:	b	410e84 <sqrt@plt+0xf0a4>
  410d84:	ldr	x0, [sp, #8]
  410d88:	ldr	w1, [x0, #4]
  410d8c:	ldr	x0, [sp]
  410d90:	ldr	w0, [x0, #4]
  410d94:	cmp	w1, w0
  410d98:	b.ne	410de4 <sqrt@plt+0xf004>  // b.any
  410d9c:	ldr	x0, [sp, #8]
  410da0:	ldr	w1, [x0, #8]
  410da4:	ldr	x0, [sp]
  410da8:	ldr	w0, [x0, #8]
  410dac:	cmp	w1, w0
  410db0:	b.ne	410de4 <sqrt@plt+0xf004>  // b.any
  410db4:	ldr	x0, [sp, #8]
  410db8:	ldr	w1, [x0, #12]
  410dbc:	ldr	x0, [sp]
  410dc0:	ldr	w0, [x0, #12]
  410dc4:	cmp	w1, w0
  410dc8:	b.ne	410de4 <sqrt@plt+0xf004>  // b.any
  410dcc:	ldr	x0, [sp, #8]
  410dd0:	ldr	w1, [x0, #16]
  410dd4:	ldr	x0, [sp]
  410dd8:	ldr	w0, [x0, #16]
  410ddc:	cmp	w1, w0
  410de0:	b.eq	410e6c <sqrt@plt+0xf08c>  // b.none
  410de4:	mov	w0, #0x0                   	// #0
  410de8:	b	410e84 <sqrt@plt+0xf0a4>
  410dec:	ldr	x0, [sp, #8]
  410df0:	ldr	w1, [x0, #4]
  410df4:	ldr	x0, [sp]
  410df8:	ldr	w0, [x0, #4]
  410dfc:	cmp	w1, w0
  410e00:	b.eq	410e74 <sqrt@plt+0xf094>  // b.none
  410e04:	mov	w0, #0x0                   	// #0
  410e08:	b	410e84 <sqrt@plt+0xf0a4>
  410e0c:	ldr	x0, [sp, #8]
  410e10:	ldr	w1, [x0, #4]
  410e14:	ldr	x0, [sp]
  410e18:	ldr	w0, [x0, #4]
  410e1c:	cmp	w1, w0
  410e20:	b.ne	410e54 <sqrt@plt+0xf074>  // b.any
  410e24:	ldr	x0, [sp, #8]
  410e28:	ldr	w1, [x0, #8]
  410e2c:	ldr	x0, [sp]
  410e30:	ldr	w0, [x0, #8]
  410e34:	cmp	w1, w0
  410e38:	b.ne	410e54 <sqrt@plt+0xf074>  // b.any
  410e3c:	ldr	x0, [sp, #8]
  410e40:	ldr	w1, [x0, #12]
  410e44:	ldr	x0, [sp]
  410e48:	ldr	w0, [x0, #12]
  410e4c:	cmp	w1, w0
  410e50:	b.eq	410e7c <sqrt@plt+0xf09c>  // b.none
  410e54:	mov	w0, #0x0                   	// #0
  410e58:	b	410e84 <sqrt@plt+0xf0a4>
  410e5c:	nop
  410e60:	b	410e80 <sqrt@plt+0xf0a0>
  410e64:	nop
  410e68:	b	410e80 <sqrt@plt+0xf0a0>
  410e6c:	nop
  410e70:	b	410e80 <sqrt@plt+0xf0a0>
  410e74:	nop
  410e78:	b	410e80 <sqrt@plt+0xf0a0>
  410e7c:	nop
  410e80:	mov	w0, #0x1                   	// #1
  410e84:	add	sp, sp, #0x10
  410e88:	ret
  410e8c:	stp	x29, x30, [sp, #-32]!
  410e90:	mov	x29, sp
  410e94:	str	x0, [sp, #24]
  410e98:	str	x1, [sp, #16]
  410e9c:	ldr	x1, [sp, #16]
  410ea0:	ldr	x0, [sp, #24]
  410ea4:	bl	410cbc <sqrt@plt+0xeedc>
  410ea8:	cmp	w0, #0x0
  410eac:	cset	w0, eq  // eq = none
  410eb0:	and	w0, w0, #0xff
  410eb4:	ldp	x29, x30, [sp], #32
  410eb8:	ret
  410ebc:	sub	sp, sp, #0x10
  410ec0:	str	x0, [sp, #8]
  410ec4:	str	x1, [sp]
  410ec8:	ldr	x0, [sp, #8]
  410ecc:	ldr	w1, [x0, #4]
  410ed0:	ldr	x0, [sp]
  410ed4:	str	w1, [x0]
  410ed8:	ldr	x0, [sp]
  410edc:	add	x0, x0, #0x4
  410ee0:	ldr	x1, [sp, #8]
  410ee4:	ldr	w1, [x1, #8]
  410ee8:	str	w1, [x0]
  410eec:	ldr	x0, [sp]
  410ef0:	add	x0, x0, #0x8
  410ef4:	ldr	x1, [sp, #8]
  410ef8:	ldr	w1, [x1, #12]
  410efc:	str	w1, [x0]
  410f00:	ldr	x0, [sp]
  410f04:	add	x0, x0, #0xc
  410f08:	ldr	x1, [sp, #8]
  410f0c:	ldr	w1, [x1, #16]
  410f10:	str	w1, [x0]
  410f14:	ldr	x0, [sp, #8]
  410f18:	ldr	w0, [x0]
  410f1c:	add	sp, sp, #0x10
  410f20:	ret
  410f24:	sub	sp, sp, #0x10
  410f28:	str	x0, [sp, #8]
  410f2c:	ldr	x0, [sp, #8]
  410f30:	str	wzr, [x0]
  410f34:	nop
  410f38:	add	sp, sp, #0x10
  410f3c:	ret
  410f40:	stp	x29, x30, [sp, #-48]!
  410f44:	mov	x29, sp
  410f48:	str	x0, [sp, #40]
  410f4c:	str	w1, [sp, #36]
  410f50:	str	w2, [sp, #32]
  410f54:	str	w3, [sp, #28]
  410f58:	ldr	x0, [sp, #40]
  410f5c:	mov	w1, #0x3                   	// #3
  410f60:	str	w1, [x0]
  410f64:	ldr	w1, [sp, #36]
  410f68:	mov	w0, #0xffff                	// #65535
  410f6c:	bl	410bf0 <sqrt@plt+0xee10>
  410f70:	mov	w1, w0
  410f74:	ldr	x0, [sp, #40]
  410f78:	str	w1, [x0, #4]
  410f7c:	ldr	w1, [sp, #32]
  410f80:	mov	w0, #0xffff                	// #65535
  410f84:	bl	410bf0 <sqrt@plt+0xee10>
  410f88:	mov	w1, w0
  410f8c:	ldr	x0, [sp, #40]
  410f90:	str	w1, [x0, #8]
  410f94:	ldr	w1, [sp, #28]
  410f98:	mov	w0, #0xffff                	// #65535
  410f9c:	bl	410bf0 <sqrt@plt+0xee10>
  410fa0:	mov	w1, w0
  410fa4:	ldr	x0, [sp, #40]
  410fa8:	str	w1, [x0, #12]
  410fac:	nop
  410fb0:	ldp	x29, x30, [sp], #48
  410fb4:	ret
  410fb8:	stp	x29, x30, [sp, #-48]!
  410fbc:	mov	x29, sp
  410fc0:	str	x0, [sp, #40]
  410fc4:	str	w1, [sp, #36]
  410fc8:	str	w2, [sp, #32]
  410fcc:	str	w3, [sp, #28]
  410fd0:	ldr	x0, [sp, #40]
  410fd4:	mov	w1, #0x1                   	// #1
  410fd8:	str	w1, [x0]
  410fdc:	ldr	w1, [sp, #36]
  410fe0:	mov	w0, #0xffff                	// #65535
  410fe4:	bl	410bf0 <sqrt@plt+0xee10>
  410fe8:	mov	w1, w0
  410fec:	ldr	x0, [sp, #40]
  410ff0:	str	w1, [x0, #4]
  410ff4:	ldr	w1, [sp, #32]
  410ff8:	mov	w0, #0xffff                	// #65535
  410ffc:	bl	410bf0 <sqrt@plt+0xee10>
  411000:	mov	w1, w0
  411004:	ldr	x0, [sp, #40]
  411008:	str	w1, [x0, #8]
  41100c:	ldr	w1, [sp, #28]
  411010:	mov	w0, #0xffff                	// #65535
  411014:	bl	410bf0 <sqrt@plt+0xee10>
  411018:	mov	w1, w0
  41101c:	ldr	x0, [sp, #40]
  411020:	str	w1, [x0, #12]
  411024:	nop
  411028:	ldp	x29, x30, [sp], #48
  41102c:	ret
  411030:	stp	x29, x30, [sp, #-48]!
  411034:	mov	x29, sp
  411038:	str	x0, [sp, #40]
  41103c:	str	w1, [sp, #36]
  411040:	str	w2, [sp, #32]
  411044:	str	w3, [sp, #28]
  411048:	str	w4, [sp, #24]
  41104c:	ldr	x0, [sp, #40]
  411050:	mov	w1, #0x2                   	// #2
  411054:	str	w1, [x0]
  411058:	ldr	w1, [sp, #36]
  41105c:	mov	w0, #0xffff                	// #65535
  411060:	bl	410bf0 <sqrt@plt+0xee10>
  411064:	mov	w1, w0
  411068:	ldr	x0, [sp, #40]
  41106c:	str	w1, [x0, #4]
  411070:	ldr	w1, [sp, #32]
  411074:	mov	w0, #0xffff                	// #65535
  411078:	bl	410bf0 <sqrt@plt+0xee10>
  41107c:	mov	w1, w0
  411080:	ldr	x0, [sp, #40]
  411084:	str	w1, [x0, #8]
  411088:	ldr	w1, [sp, #28]
  41108c:	mov	w0, #0xffff                	// #65535
  411090:	bl	410bf0 <sqrt@plt+0xee10>
  411094:	mov	w1, w0
  411098:	ldr	x0, [sp, #40]
  41109c:	str	w1, [x0, #12]
  4110a0:	ldr	w1, [sp, #24]
  4110a4:	mov	w0, #0xffff                	// #65535
  4110a8:	bl	410bf0 <sqrt@plt+0xee10>
  4110ac:	mov	w1, w0
  4110b0:	ldr	x0, [sp, #40]
  4110b4:	str	w1, [x0, #16]
  4110b8:	nop
  4110bc:	ldp	x29, x30, [sp], #48
  4110c0:	ret
  4110c4:	stp	x29, x30, [sp, #-32]!
  4110c8:	mov	x29, sp
  4110cc:	str	x0, [sp, #24]
  4110d0:	str	w1, [sp, #20]
  4110d4:	ldr	x0, [sp, #24]
  4110d8:	mov	w1, #0x4                   	// #4
  4110dc:	str	w1, [x0]
  4110e0:	ldr	w1, [sp, #20]
  4110e4:	mov	w0, #0xffff                	// #65535
  4110e8:	bl	410bf0 <sqrt@plt+0xee10>
  4110ec:	mov	w1, w0
  4110f0:	ldr	x0, [sp, #24]
  4110f4:	str	w1, [x0, #4]
  4110f8:	nop
  4110fc:	ldp	x29, x30, [sp], #32
  411100:	ret
  411104:	stp	x29, x30, [sp, #-64]!
  411108:	mov	x29, sp
  41110c:	str	x0, [sp, #40]
  411110:	str	x1, [sp, #32]
  411114:	str	x2, [sp, #24]
  411118:	str	xzr, [sp, #56]
  41111c:	str	wzr, [sp, #52]
  411120:	ldr	x1, [sp, #56]
  411124:	ldr	x0, [sp, #24]
  411128:	cmp	x1, x0
  41112c:	b.cs	411160 <sqrt@plt+0xf380>  // b.hs, b.nlast
  411130:	ldr	x1, [sp, #32]
  411134:	ldr	x0, [sp, #56]
  411138:	add	x0, x1, x0
  41113c:	ldrb	w0, [x0]
  411140:	mov	w1, w0
  411144:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  411148:	add	x0, x0, #0x938
  41114c:	bl	408b4c <sqrt@plt+0x6d6c>
  411150:	cmp	w0, #0x0
  411154:	b.eq	411160 <sqrt@plt+0xf380>  // b.none
  411158:	mov	w0, #0x1                   	// #1
  41115c:	b	411164 <sqrt@plt+0xf384>
  411160:	mov	w0, #0x0                   	// #0
  411164:	cmp	w0, #0x0
  411168:	b.eq	411258 <sqrt@plt+0xf478>  // b.none
  41116c:	ldr	x1, [sp, #32]
  411170:	ldr	x0, [sp, #56]
  411174:	add	x0, x1, x0
  411178:	ldrb	w0, [x0]
  41117c:	mov	w1, w0
  411180:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  411184:	add	x0, x0, #0x838
  411188:	bl	408b4c <sqrt@plt+0x6d6c>
  41118c:	cmp	w0, #0x0
  411190:	cset	w0, ne  // ne = any
  411194:	and	w0, w0, #0xff
  411198:	cmp	w0, #0x0
  41119c:	b.eq	4111c8 <sqrt@plt+0xf3e8>  // b.none
  4111a0:	ldr	w0, [sp, #52]
  4111a4:	lsl	w0, w0, #4
  4111a8:	ldr	x2, [sp, #32]
  4111ac:	ldr	x1, [sp, #56]
  4111b0:	add	x1, x2, x1
  4111b4:	ldrb	w1, [x1]
  4111b8:	add	w0, w0, w1
  4111bc:	sub	w0, w0, #0x30
  4111c0:	str	w0, [sp, #52]
  4111c4:	b	411248 <sqrt@plt+0xf468>
  4111c8:	ldr	x1, [sp, #32]
  4111cc:	ldr	x0, [sp, #56]
  4111d0:	add	x0, x1, x0
  4111d4:	ldrb	w0, [x0]
  4111d8:	mov	w1, w0
  4111dc:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  4111e0:	add	x0, x0, #0x638
  4111e4:	bl	408b4c <sqrt@plt+0x6d6c>
  4111e8:	cmp	w0, #0x0
  4111ec:	cset	w0, ne  // ne = any
  4111f0:	and	w0, w0, #0xff
  4111f4:	cmp	w0, #0x0
  4111f8:	b.eq	411224 <sqrt@plt+0xf444>  // b.none
  4111fc:	ldr	w0, [sp, #52]
  411200:	lsl	w0, w0, #4
  411204:	ldr	x2, [sp, #32]
  411208:	ldr	x1, [sp, #56]
  41120c:	add	x1, x2, x1
  411210:	ldrb	w1, [x1]
  411214:	add	w0, w0, w1
  411218:	sub	w0, w0, #0x37
  41121c:	str	w0, [sp, #52]
  411220:	b	411248 <sqrt@plt+0xf468>
  411224:	ldr	w0, [sp, #52]
  411228:	lsl	w0, w0, #4
  41122c:	ldr	x2, [sp, #32]
  411230:	ldr	x1, [sp, #56]
  411234:	add	x1, x2, x1
  411238:	ldrb	w1, [x1]
  41123c:	add	w0, w0, w1
  411240:	sub	w0, w0, #0x57
  411244:	str	w0, [sp, #52]
  411248:	ldr	x0, [sp, #56]
  41124c:	add	x0, x0, #0x1
  411250:	str	x0, [sp, #56]
  411254:	b	411120 <sqrt@plt+0xf340>
  411258:	ldr	x1, [sp, #56]
  41125c:	ldr	x0, [sp, #24]
  411260:	cmp	x1, x0
  411264:	b.eq	411270 <sqrt@plt+0xf490>  // b.none
  411268:	mov	w0, #0x0                   	// #0
  41126c:	b	411280 <sqrt@plt+0xf4a0>
  411270:	ldr	x0, [sp, #40]
  411274:	ldr	w1, [sp, #52]
  411278:	str	w1, [x0]
  41127c:	mov	w0, #0x1                   	// #1
  411280:	ldp	x29, x30, [sp], #64
  411284:	ret
  411288:	stp	x29, x30, [sp, #-80]!
  41128c:	mov	x29, sp
  411290:	str	x0, [sp, #40]
  411294:	str	w1, [sp, #36]
  411298:	str	x2, [sp, #24]
  41129c:	str	x3, [sp, #16]
  4112a0:	mov	x0, #0x2                   	// #2
  4112a4:	str	x0, [sp, #72]
  4112a8:	ldr	x0, [sp, #40]
  4112ac:	ldr	w1, [sp, #36]
  4112b0:	str	w1, [x0]
  4112b4:	ldr	x0, [sp, #24]
  4112b8:	str	x0, [sp, #64]
  4112bc:	ldr	x0, [sp, #64]
  4112c0:	add	x0, x0, #0x1
  4112c4:	str	x0, [sp, #64]
  4112c8:	ldr	x0, [sp, #64]
  4112cc:	ldrb	w0, [x0]
  4112d0:	cmp	w0, #0x23
  4112d4:	b.ne	4112ec <sqrt@plt+0xf50c>  // b.any
  4112d8:	mov	x0, #0x4                   	// #4
  4112dc:	str	x0, [sp, #72]
  4112e0:	ldr	x0, [sp, #64]
  4112e4:	add	x0, x0, #0x1
  4112e8:	str	x0, [sp, #64]
  4112ec:	str	xzr, [sp, #56]
  4112f0:	ldr	x1, [sp, #56]
  4112f4:	ldr	x0, [sp, #16]
  4112f8:	cmp	x1, x0
  4112fc:	b.cs	41139c <sqrt@plt+0xf5bc>  // b.hs, b.nlast
  411300:	ldr	x0, [sp, #56]
  411304:	lsl	x0, x0, #2
  411308:	ldr	x1, [sp, #40]
  41130c:	add	x0, x1, x0
  411310:	add	x0, x0, #0x4
  411314:	ldr	x2, [sp, #72]
  411318:	ldr	x1, [sp, #64]
  41131c:	bl	411104 <sqrt@plt+0xf324>
  411320:	cmp	w0, #0x0
  411324:	cset	w0, eq  // eq = none
  411328:	and	w0, w0, #0xff
  41132c:	cmp	w0, #0x0
  411330:	b.eq	41133c <sqrt@plt+0xf55c>  // b.none
  411334:	mov	w0, #0x0                   	// #0
  411338:	b	4113a0 <sqrt@plt+0xf5c0>
  41133c:	ldr	x0, [sp, #72]
  411340:	cmp	x0, #0x2
  411344:	b.ne	41137c <sqrt@plt+0xf59c>  // b.any
  411348:	ldr	x1, [sp, #40]
  41134c:	ldr	x0, [sp, #56]
  411350:	lsl	x0, x0, #2
  411354:	add	x0, x1, x0
  411358:	ldr	w1, [x0, #4]
  41135c:	mov	w0, w1
  411360:	lsl	w0, w0, #8
  411364:	add	w1, w0, w1
  411368:	ldr	x2, [sp, #40]
  41136c:	ldr	x0, [sp, #56]
  411370:	lsl	x0, x0, #2
  411374:	add	x0, x2, x0
  411378:	str	w1, [x0, #4]
  41137c:	ldr	x1, [sp, #64]
  411380:	ldr	x0, [sp, #72]
  411384:	add	x0, x1, x0
  411388:	str	x0, [sp, #64]
  41138c:	ldr	x0, [sp, #56]
  411390:	add	x0, x0, #0x1
  411394:	str	x0, [sp, #56]
  411398:	b	4112f0 <sqrt@plt+0xf510>
  41139c:	mov	w0, #0x1                   	// #1
  4113a0:	ldp	x29, x30, [sp], #80
  4113a4:	ret
  4113a8:	stp	x29, x30, [sp, #-32]!
  4113ac:	mov	x29, sp
  4113b0:	str	x0, [sp, #24]
  4113b4:	str	x1, [sp, #16]
  4113b8:	mov	x3, #0x3                   	// #3
  4113bc:	ldr	x2, [sp, #16]
  4113c0:	mov	w1, #0x3                   	// #3
  4113c4:	ldr	x0, [sp, #24]
  4113c8:	bl	411288 <sqrt@plt+0xf4a8>
  4113cc:	ldp	x29, x30, [sp], #32
  4113d0:	ret
  4113d4:	stp	x29, x30, [sp, #-32]!
  4113d8:	mov	x29, sp
  4113dc:	str	x0, [sp, #24]
  4113e0:	str	x1, [sp, #16]
  4113e4:	mov	x3, #0x3                   	// #3
  4113e8:	ldr	x2, [sp, #16]
  4113ec:	mov	w1, #0x1                   	// #1
  4113f0:	ldr	x0, [sp, #24]
  4113f4:	bl	411288 <sqrt@plt+0xf4a8>
  4113f8:	ldp	x29, x30, [sp], #32
  4113fc:	ret
  411400:	stp	x29, x30, [sp, #-32]!
  411404:	mov	x29, sp
  411408:	str	x0, [sp, #24]
  41140c:	str	x1, [sp, #16]
  411410:	mov	x3, #0x4                   	// #4
  411414:	ldr	x2, [sp, #16]
  411418:	mov	w1, #0x2                   	// #2
  41141c:	ldr	x0, [sp, #24]
  411420:	bl	411288 <sqrt@plt+0xf4a8>
  411424:	ldp	x29, x30, [sp], #32
  411428:	ret
  41142c:	stp	x29, x30, [sp, #-32]!
  411430:	mov	x29, sp
  411434:	str	x0, [sp, #24]
  411438:	str	x1, [sp, #16]
  41143c:	mov	x3, #0x1                   	// #1
  411440:	ldr	x2, [sp, #16]
  411444:	mov	w1, #0x4                   	// #4
  411448:	ldr	x0, [sp, #24]
  41144c:	bl	411288 <sqrt@plt+0xf4a8>
  411450:	ldp	x29, x30, [sp], #32
  411454:	ret
  411458:	stp	x29, x30, [sp, #-48]!
  41145c:	mov	x29, sp
  411460:	str	x0, [sp, #40]
  411464:	str	x1, [sp, #32]
  411468:	str	x2, [sp, #24]
  41146c:	str	x3, [sp, #16]
  411470:	ldr	x0, [sp, #40]
  411474:	ldr	w0, [x0]
  411478:	cmp	w0, #0x4
  41147c:	b.eq	411644 <sqrt@plt+0xf864>  // b.none
  411480:	cmp	w0, #0x4
  411484:	b.gt	411678 <sqrt@plt+0xf898>
  411488:	cmp	w0, #0x3
  41148c:	b.eq	4114ac <sqrt@plt+0xf6cc>  // b.none
  411490:	cmp	w0, #0x3
  411494:	b.gt	411678 <sqrt@plt+0xf898>
  411498:	cmp	w0, #0x1
  41149c:	b.eq	4114e0 <sqrt@plt+0xf700>  // b.none
  4114a0:	cmp	w0, #0x2
  4114a4:	b.eq	41152c <sqrt@plt+0xf74c>  // b.none
  4114a8:	b	411678 <sqrt@plt+0xf898>
  4114ac:	ldr	x0, [sp, #40]
  4114b0:	ldr	w1, [x0, #4]
  4114b4:	ldr	x0, [sp, #32]
  4114b8:	str	w1, [x0]
  4114bc:	ldr	x0, [sp, #40]
  4114c0:	ldr	w1, [x0, #8]
  4114c4:	ldr	x0, [sp, #24]
  4114c8:	str	w1, [x0]
  4114cc:	ldr	x0, [sp, #40]
  4114d0:	ldr	w1, [x0, #12]
  4114d4:	ldr	x0, [sp, #16]
  4114d8:	str	w1, [x0]
  4114dc:	b	411690 <sqrt@plt+0xf8b0>
  4114e0:	ldr	x0, [sp, #40]
  4114e4:	ldr	w0, [x0, #4]
  4114e8:	mov	w1, #0xffff                	// #65535
  4114ec:	sub	w1, w1, w0
  4114f0:	ldr	x0, [sp, #32]
  4114f4:	str	w1, [x0]
  4114f8:	ldr	x0, [sp, #40]
  4114fc:	ldr	w0, [x0, #8]
  411500:	mov	w1, #0xffff                	// #65535
  411504:	sub	w1, w1, w0
  411508:	ldr	x0, [sp, #24]
  41150c:	str	w1, [x0]
  411510:	ldr	x0, [sp, #40]
  411514:	ldr	w0, [x0, #12]
  411518:	mov	w1, #0xffff                	// #65535
  41151c:	sub	w1, w1, w0
  411520:	ldr	x0, [sp, #16]
  411524:	str	w1, [x0]
  411528:	b	411690 <sqrt@plt+0xf8b0>
  41152c:	ldr	x0, [sp, #40]
  411530:	ldr	w1, [x0, #4]
  411534:	ldr	x0, [sp, #40]
  411538:	ldr	w0, [x0, #16]
  41153c:	mov	w2, #0xffff                	// #65535
  411540:	sub	w0, w2, w0
  411544:	mul	w1, w1, w0
  411548:	mov	w0, #0x8001                	// #32769
  41154c:	movk	w0, #0x8000, lsl #16
  411550:	umull	x0, w1, w0
  411554:	lsr	x0, x0, #32
  411558:	lsr	w1, w0, #15
  41155c:	ldr	x0, [sp, #40]
  411560:	ldr	w0, [x0, #16]
  411564:	add	w0, w1, w0
  411568:	mov	w1, w0
  41156c:	mov	w0, #0xffff                	// #65535
  411570:	bl	410bf0 <sqrt@plt+0xee10>
  411574:	mov	w1, w0
  411578:	mov	w0, #0xffff                	// #65535
  41157c:	sub	w1, w0, w1
  411580:	ldr	x0, [sp, #32]
  411584:	str	w1, [x0]
  411588:	ldr	x0, [sp, #40]
  41158c:	ldr	w1, [x0, #8]
  411590:	ldr	x0, [sp, #40]
  411594:	ldr	w0, [x0, #16]
  411598:	mov	w2, #0xffff                	// #65535
  41159c:	sub	w0, w2, w0
  4115a0:	mul	w1, w1, w0
  4115a4:	mov	w0, #0x8001                	// #32769
  4115a8:	movk	w0, #0x8000, lsl #16
  4115ac:	umull	x0, w1, w0
  4115b0:	lsr	x0, x0, #32
  4115b4:	lsr	w1, w0, #15
  4115b8:	ldr	x0, [sp, #40]
  4115bc:	ldr	w0, [x0, #16]
  4115c0:	add	w0, w1, w0
  4115c4:	mov	w1, w0
  4115c8:	mov	w0, #0xffff                	// #65535
  4115cc:	bl	410bf0 <sqrt@plt+0xee10>
  4115d0:	mov	w1, w0
  4115d4:	mov	w0, #0xffff                	// #65535
  4115d8:	sub	w1, w0, w1
  4115dc:	ldr	x0, [sp, #24]
  4115e0:	str	w1, [x0]
  4115e4:	ldr	x0, [sp, #40]
  4115e8:	ldr	w1, [x0, #12]
  4115ec:	ldr	x0, [sp, #40]
  4115f0:	ldr	w0, [x0, #16]
  4115f4:	mov	w2, #0xffff                	// #65535
  4115f8:	sub	w0, w2, w0
  4115fc:	mul	w1, w1, w0
  411600:	mov	w0, #0x8001                	// #32769
  411604:	movk	w0, #0x8000, lsl #16
  411608:	umull	x0, w1, w0
  41160c:	lsr	x0, x0, #32
  411610:	lsr	w1, w0, #15
  411614:	ldr	x0, [sp, #40]
  411618:	ldr	w0, [x0, #16]
  41161c:	add	w0, w1, w0
  411620:	mov	w1, w0
  411624:	mov	w0, #0xffff                	// #65535
  411628:	bl	410bf0 <sqrt@plt+0xee10>
  41162c:	mov	w1, w0
  411630:	mov	w0, #0xffff                	// #65535
  411634:	sub	w1, w0, w1
  411638:	ldr	x0, [sp, #16]
  41163c:	str	w1, [x0]
  411640:	b	411690 <sqrt@plt+0xf8b0>
  411644:	ldr	x0, [sp, #40]
  411648:	ldr	w1, [x0, #4]
  41164c:	ldr	x0, [sp, #16]
  411650:	str	w1, [x0]
  411654:	ldr	x0, [sp, #16]
  411658:	ldr	w1, [x0]
  41165c:	ldr	x0, [sp, #24]
  411660:	str	w1, [x0]
  411664:	ldr	x0, [sp, #24]
  411668:	ldr	w1, [x0]
  41166c:	ldr	x0, [sp, #32]
  411670:	str	w1, [x0]
  411674:	b	411690 <sqrt@plt+0xf8b0>
  411678:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  41167c:	add	x2, x0, #0x1e8
  411680:	mov	w1, #0x100                 	// #256
  411684:	mov	w0, #0x0                   	// #0
  411688:	bl	408a68 <sqrt@plt+0x6c88>
  41168c:	nop
  411690:	nop
  411694:	ldp	x29, x30, [sp], #48
  411698:	ret
  41169c:	stp	x29, x30, [sp, #-48]!
  4116a0:	mov	x29, sp
  4116a4:	str	x0, [sp, #40]
  4116a8:	str	x1, [sp, #32]
  4116ac:	str	x2, [sp, #24]
  4116b0:	str	x3, [sp, #16]
  4116b4:	ldr	x0, [sp, #40]
  4116b8:	ldr	w0, [x0]
  4116bc:	cmp	w0, #0x4
  4116c0:	b.eq	411870 <sqrt@plt+0xfa90>  // b.none
  4116c4:	cmp	w0, #0x4
  4116c8:	b.gt	4118ac <sqrt@plt+0xfacc>
  4116cc:	cmp	w0, #0x3
  4116d0:	b.eq	4116f0 <sqrt@plt+0xf910>  // b.none
  4116d4:	cmp	w0, #0x3
  4116d8:	b.gt	4118ac <sqrt@plt+0xfacc>
  4116dc:	cmp	w0, #0x1
  4116e0:	b.eq	41173c <sqrt@plt+0xf95c>  // b.none
  4116e4:	cmp	w0, #0x2
  4116e8:	b.eq	411770 <sqrt@plt+0xf990>  // b.none
  4116ec:	b	4118ac <sqrt@plt+0xfacc>
  4116f0:	ldr	x0, [sp, #40]
  4116f4:	ldr	w0, [x0, #4]
  4116f8:	mov	w1, #0xffff                	// #65535
  4116fc:	sub	w1, w1, w0
  411700:	ldr	x0, [sp, #32]
  411704:	str	w1, [x0]
  411708:	ldr	x0, [sp, #40]
  41170c:	ldr	w0, [x0, #8]
  411710:	mov	w1, #0xffff                	// #65535
  411714:	sub	w1, w1, w0
  411718:	ldr	x0, [sp, #24]
  41171c:	str	w1, [x0]
  411720:	ldr	x0, [sp, #40]
  411724:	ldr	w0, [x0, #12]
  411728:	mov	w1, #0xffff                	// #65535
  41172c:	sub	w1, w1, w0
  411730:	ldr	x0, [sp, #16]
  411734:	str	w1, [x0]
  411738:	b	4118c4 <sqrt@plt+0xfae4>
  41173c:	ldr	x0, [sp, #40]
  411740:	ldr	w1, [x0, #4]
  411744:	ldr	x0, [sp, #32]
  411748:	str	w1, [x0]
  41174c:	ldr	x0, [sp, #40]
  411750:	ldr	w1, [x0, #8]
  411754:	ldr	x0, [sp, #24]
  411758:	str	w1, [x0]
  41175c:	ldr	x0, [sp, #40]
  411760:	ldr	w1, [x0, #12]
  411764:	ldr	x0, [sp, #16]
  411768:	str	w1, [x0]
  41176c:	b	4118c4 <sqrt@plt+0xfae4>
  411770:	ldr	x0, [sp, #40]
  411774:	ldr	w1, [x0, #4]
  411778:	ldr	x0, [sp, #40]
  41177c:	ldr	w0, [x0, #16]
  411780:	mov	w2, #0xffff                	// #65535
  411784:	sub	w0, w2, w0
  411788:	mul	w1, w1, w0
  41178c:	mov	w0, #0x8001                	// #32769
  411790:	movk	w0, #0x8000, lsl #16
  411794:	umull	x0, w1, w0
  411798:	lsr	x0, x0, #32
  41179c:	lsr	w1, w0, #15
  4117a0:	ldr	x0, [sp, #40]
  4117a4:	ldr	w0, [x0, #16]
  4117a8:	add	w0, w1, w0
  4117ac:	mov	w1, w0
  4117b0:	mov	w0, #0xffff                	// #65535
  4117b4:	bl	410bf0 <sqrt@plt+0xee10>
  4117b8:	mov	w1, w0
  4117bc:	ldr	x0, [sp, #32]
  4117c0:	str	w1, [x0]
  4117c4:	ldr	x0, [sp, #40]
  4117c8:	ldr	w1, [x0, #8]
  4117cc:	ldr	x0, [sp, #40]
  4117d0:	ldr	w0, [x0, #16]
  4117d4:	mov	w2, #0xffff                	// #65535
  4117d8:	sub	w0, w2, w0
  4117dc:	mul	w1, w1, w0
  4117e0:	mov	w0, #0x8001                	// #32769
  4117e4:	movk	w0, #0x8000, lsl #16
  4117e8:	umull	x0, w1, w0
  4117ec:	lsr	x0, x0, #32
  4117f0:	lsr	w1, w0, #15
  4117f4:	ldr	x0, [sp, #40]
  4117f8:	ldr	w0, [x0, #16]
  4117fc:	add	w0, w1, w0
  411800:	mov	w1, w0
  411804:	mov	w0, #0xffff                	// #65535
  411808:	bl	410bf0 <sqrt@plt+0xee10>
  41180c:	mov	w1, w0
  411810:	ldr	x0, [sp, #24]
  411814:	str	w1, [x0]
  411818:	ldr	x0, [sp, #40]
  41181c:	ldr	w1, [x0, #12]
  411820:	ldr	x0, [sp, #40]
  411824:	ldr	w0, [x0, #16]
  411828:	mov	w2, #0xffff                	// #65535
  41182c:	sub	w0, w2, w0
  411830:	mul	w1, w1, w0
  411834:	mov	w0, #0x8001                	// #32769
  411838:	movk	w0, #0x8000, lsl #16
  41183c:	umull	x0, w1, w0
  411840:	lsr	x0, x0, #32
  411844:	lsr	w1, w0, #15
  411848:	ldr	x0, [sp, #40]
  41184c:	ldr	w0, [x0, #16]
  411850:	add	w0, w1, w0
  411854:	mov	w1, w0
  411858:	mov	w0, #0xffff                	// #65535
  41185c:	bl	410bf0 <sqrt@plt+0xee10>
  411860:	mov	w1, w0
  411864:	ldr	x0, [sp, #16]
  411868:	str	w1, [x0]
  41186c:	b	4118c4 <sqrt@plt+0xfae4>
  411870:	ldr	x0, [sp, #40]
  411874:	ldr	w0, [x0, #4]
  411878:	mov	w1, #0xffff                	// #65535
  41187c:	sub	w1, w1, w0
  411880:	ldr	x0, [sp, #16]
  411884:	str	w1, [x0]
  411888:	ldr	x0, [sp, #16]
  41188c:	ldr	w1, [x0]
  411890:	ldr	x0, [sp, #24]
  411894:	str	w1, [x0]
  411898:	ldr	x0, [sp, #24]
  41189c:	ldr	w1, [x0]
  4118a0:	ldr	x0, [sp, #32]
  4118a4:	str	w1, [x0]
  4118a8:	b	4118c4 <sqrt@plt+0xfae4>
  4118ac:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4118b0:	add	x2, x0, #0x1e8
  4118b4:	mov	w1, #0x11f                 	// #287
  4118b8:	mov	w0, #0x0                   	// #0
  4118bc:	bl	408a68 <sqrt@plt+0x6c88>
  4118c0:	nop
  4118c4:	nop
  4118c8:	ldp	x29, x30, [sp], #48
  4118cc:	ret
  4118d0:	stp	x29, x30, [sp, #-80]!
  4118d4:	mov	x29, sp
  4118d8:	str	x19, [sp, #16]
  4118dc:	str	x0, [sp, #72]
  4118e0:	str	x1, [sp, #64]
  4118e4:	str	x2, [sp, #56]
  4118e8:	str	x3, [sp, #48]
  4118ec:	str	x4, [sp, #40]
  4118f0:	ldr	x0, [sp, #72]
  4118f4:	ldr	w0, [x0]
  4118f8:	cmp	w0, #0x4
  4118fc:	b.eq	411c00 <sqrt@plt+0xfe20>  // b.none
  411900:	cmp	w0, #0x4
  411904:	b.gt	411c44 <sqrt@plt+0xfe64>
  411908:	cmp	w0, #0x3
  41190c:	b.eq	41192c <sqrt@plt+0xfb4c>  // b.none
  411910:	cmp	w0, #0x3
  411914:	b.gt	411c44 <sqrt@plt+0xfe64>
  411918:	cmp	w0, #0x1
  41191c:	b.eq	411a8c <sqrt@plt+0xfcac>  // b.none
  411920:	cmp	w0, #0x2
  411924:	b.eq	411bbc <sqrt@plt+0xfddc>  // b.none
  411928:	b	411c44 <sqrt@plt+0xfe64>
  41192c:	ldr	x0, [sp, #72]
  411930:	ldr	w0, [x0, #4]
  411934:	mov	w1, #0xffff                	// #65535
  411938:	sub	w19, w1, w0
  41193c:	ldr	x0, [sp, #72]
  411940:	ldr	w0, [x0, #8]
  411944:	mov	w1, #0xffff                	// #65535
  411948:	sub	w2, w1, w0
  41194c:	ldr	x0, [sp, #72]
  411950:	ldr	w0, [x0, #12]
  411954:	mov	w1, #0xffff                	// #65535
  411958:	sub	w0, w1, w0
  41195c:	mov	w1, w0
  411960:	mov	w0, w2
  411964:	bl	410bf0 <sqrt@plt+0xee10>
  411968:	mov	w1, w0
  41196c:	mov	w0, w19
  411970:	bl	410bf0 <sqrt@plt+0xee10>
  411974:	mov	w1, w0
  411978:	ldr	x0, [sp, #40]
  41197c:	str	w1, [x0]
  411980:	ldr	x0, [sp, #40]
  411984:	ldr	w1, [x0]
  411988:	mov	w0, #0xffff                	// #65535
  41198c:	cmp	w1, w0
  411990:	b.ne	4119bc <sqrt@plt+0xfbdc>  // b.any
  411994:	ldr	x0, [sp, #64]
  411998:	mov	w1, #0xffff                	// #65535
  41199c:	str	w1, [x0]
  4119a0:	ldr	x0, [sp, #56]
  4119a4:	mov	w1, #0xffff                	// #65535
  4119a8:	str	w1, [x0]
  4119ac:	ldr	x0, [sp, #48]
  4119b0:	mov	w1, #0xffff                	// #65535
  4119b4:	str	w1, [x0]
  4119b8:	b	411c5c <sqrt@plt+0xfe7c>
  4119bc:	ldr	x0, [sp, #72]
  4119c0:	ldr	w1, [x0, #4]
  4119c4:	ldr	x0, [sp, #40]
  4119c8:	ldr	w0, [x0]
  4119cc:	add	w0, w1, w0
  4119d0:	mov	w1, w0
  4119d4:	lsl	w0, w0, #16
  4119d8:	sub	w1, w1, w0
  4119dc:	mov	w0, #0xfffe0001            	// #-131071
  4119e0:	add	w1, w1, w0
  4119e4:	ldr	x0, [sp, #40]
  4119e8:	ldr	w0, [x0]
  4119ec:	mov	w2, #0xffff                	// #65535
  4119f0:	sub	w0, w2, w0
  4119f4:	udiv	w1, w1, w0
  4119f8:	ldr	x0, [sp, #64]
  4119fc:	str	w1, [x0]
  411a00:	ldr	x0, [sp, #72]
  411a04:	ldr	w1, [x0, #8]
  411a08:	ldr	x0, [sp, #40]
  411a0c:	ldr	w0, [x0]
  411a10:	add	w0, w1, w0
  411a14:	mov	w1, w0
  411a18:	lsl	w0, w0, #16
  411a1c:	sub	w1, w1, w0
  411a20:	mov	w0, #0xfffe0001            	// #-131071
  411a24:	add	w1, w1, w0
  411a28:	ldr	x0, [sp, #40]
  411a2c:	ldr	w0, [x0]
  411a30:	mov	w2, #0xffff                	// #65535
  411a34:	sub	w0, w2, w0
  411a38:	udiv	w1, w1, w0
  411a3c:	ldr	x0, [sp, #56]
  411a40:	str	w1, [x0]
  411a44:	ldr	x0, [sp, #72]
  411a48:	ldr	w1, [x0, #12]
  411a4c:	ldr	x0, [sp, #40]
  411a50:	ldr	w0, [x0]
  411a54:	add	w0, w1, w0
  411a58:	mov	w1, w0
  411a5c:	lsl	w0, w0, #16
  411a60:	sub	w1, w1, w0
  411a64:	mov	w0, #0xfffe0001            	// #-131071
  411a68:	add	w1, w1, w0
  411a6c:	ldr	x0, [sp, #40]
  411a70:	ldr	w0, [x0]
  411a74:	mov	w2, #0xffff                	// #65535
  411a78:	sub	w0, w2, w0
  411a7c:	udiv	w1, w1, w0
  411a80:	ldr	x0, [sp, #48]
  411a84:	str	w1, [x0]
  411a88:	b	411c5c <sqrt@plt+0xfe7c>
  411a8c:	ldr	x0, [sp, #72]
  411a90:	ldr	w19, [x0, #4]
  411a94:	ldr	x0, [sp, #72]
  411a98:	ldr	w2, [x0, #8]
  411a9c:	ldr	x0, [sp, #72]
  411aa0:	ldr	w0, [x0, #12]
  411aa4:	mov	w1, w0
  411aa8:	mov	w0, w2
  411aac:	bl	410bf0 <sqrt@plt+0xee10>
  411ab0:	mov	w1, w0
  411ab4:	mov	w0, w19
  411ab8:	bl	410bf0 <sqrt@plt+0xee10>
  411abc:	mov	w1, w0
  411ac0:	ldr	x0, [sp, #40]
  411ac4:	str	w1, [x0]
  411ac8:	ldr	x0, [sp, #40]
  411acc:	ldr	w1, [x0]
  411ad0:	mov	w0, #0xffff                	// #65535
  411ad4:	cmp	w1, w0
  411ad8:	b.ne	411b04 <sqrt@plt+0xfd24>  // b.any
  411adc:	ldr	x0, [sp, #64]
  411ae0:	mov	w1, #0xffff                	// #65535
  411ae4:	str	w1, [x0]
  411ae8:	ldr	x0, [sp, #56]
  411aec:	mov	w1, #0xffff                	// #65535
  411af0:	str	w1, [x0]
  411af4:	ldr	x0, [sp, #48]
  411af8:	mov	w1, #0xffff                	// #65535
  411afc:	str	w1, [x0]
  411b00:	b	411c5c <sqrt@plt+0xfe7c>
  411b04:	ldr	x0, [sp, #72]
  411b08:	ldr	w1, [x0, #4]
  411b0c:	ldr	x0, [sp, #40]
  411b10:	ldr	w0, [x0]
  411b14:	sub	w1, w1, w0
  411b18:	mov	w0, w1
  411b1c:	lsl	w0, w0, #16
  411b20:	sub	w1, w0, w1
  411b24:	ldr	x0, [sp, #40]
  411b28:	ldr	w0, [x0]
  411b2c:	mov	w2, #0xffff                	// #65535
  411b30:	sub	w0, w2, w0
  411b34:	udiv	w1, w1, w0
  411b38:	ldr	x0, [sp, #64]
  411b3c:	str	w1, [x0]
  411b40:	ldr	x0, [sp, #72]
  411b44:	ldr	w1, [x0, #8]
  411b48:	ldr	x0, [sp, #40]
  411b4c:	ldr	w0, [x0]
  411b50:	sub	w1, w1, w0
  411b54:	mov	w0, w1
  411b58:	lsl	w0, w0, #16
  411b5c:	sub	w1, w0, w1
  411b60:	ldr	x0, [sp, #40]
  411b64:	ldr	w0, [x0]
  411b68:	mov	w2, #0xffff                	// #65535
  411b6c:	sub	w0, w2, w0
  411b70:	udiv	w1, w1, w0
  411b74:	ldr	x0, [sp, #56]
  411b78:	str	w1, [x0]
  411b7c:	ldr	x0, [sp, #72]
  411b80:	ldr	w1, [x0, #12]
  411b84:	ldr	x0, [sp, #40]
  411b88:	ldr	w0, [x0]
  411b8c:	sub	w1, w1, w0
  411b90:	mov	w0, w1
  411b94:	lsl	w0, w0, #16
  411b98:	sub	w1, w0, w1
  411b9c:	ldr	x0, [sp, #40]
  411ba0:	ldr	w0, [x0]
  411ba4:	mov	w2, #0xffff                	// #65535
  411ba8:	sub	w0, w2, w0
  411bac:	udiv	w1, w1, w0
  411bb0:	ldr	x0, [sp, #48]
  411bb4:	str	w1, [x0]
  411bb8:	b	411c5c <sqrt@plt+0xfe7c>
  411bbc:	ldr	x0, [sp, #72]
  411bc0:	ldr	w1, [x0, #4]
  411bc4:	ldr	x0, [sp, #64]
  411bc8:	str	w1, [x0]
  411bcc:	ldr	x0, [sp, #72]
  411bd0:	ldr	w1, [x0, #8]
  411bd4:	ldr	x0, [sp, #56]
  411bd8:	str	w1, [x0]
  411bdc:	ldr	x0, [sp, #72]
  411be0:	ldr	w1, [x0, #12]
  411be4:	ldr	x0, [sp, #48]
  411be8:	str	w1, [x0]
  411bec:	ldr	x0, [sp, #72]
  411bf0:	ldr	w1, [x0, #16]
  411bf4:	ldr	x0, [sp, #40]
  411bf8:	str	w1, [x0]
  411bfc:	b	411c5c <sqrt@plt+0xfe7c>
  411c00:	ldr	x0, [sp, #48]
  411c04:	str	wzr, [x0]
  411c08:	ldr	x0, [sp, #48]
  411c0c:	ldr	w1, [x0]
  411c10:	ldr	x0, [sp, #56]
  411c14:	str	w1, [x0]
  411c18:	ldr	x0, [sp, #56]
  411c1c:	ldr	w1, [x0]
  411c20:	ldr	x0, [sp, #64]
  411c24:	str	w1, [x0]
  411c28:	ldr	x0, [sp, #72]
  411c2c:	ldr	w0, [x0, #4]
  411c30:	mov	w1, #0xffff                	// #65535
  411c34:	sub	w1, w1, w0
  411c38:	ldr	x0, [sp, #40]
  411c3c:	str	w1, [x0]
  411c40:	b	411c5c <sqrt@plt+0xfe7c>
  411c44:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  411c48:	add	x2, x0, #0x1e8
  411c4c:	mov	w1, #0x151                 	// #337
  411c50:	mov	w0, #0x0                   	// #0
  411c54:	bl	408a68 <sqrt@plt+0x6c88>
  411c58:	nop
  411c5c:	nop
  411c60:	ldr	x19, [sp, #16]
  411c64:	ldp	x29, x30, [sp], #80
  411c68:	ret
  411c6c:	stp	x29, x30, [sp, #-32]!
  411c70:	mov	x29, sp
  411c74:	str	x0, [sp, #24]
  411c78:	str	x1, [sp, #16]
  411c7c:	ldr	x0, [sp, #24]
  411c80:	ldr	w0, [x0]
  411c84:	cmp	w0, #0x4
  411c88:	b.eq	411de4 <sqrt@plt+0x10004>  // b.none
  411c8c:	cmp	w0, #0x4
  411c90:	b.gt	411df8 <sqrt@plt+0x10018>
  411c94:	cmp	w0, #0x3
  411c98:	b.eq	411cb8 <sqrt@plt+0xfed8>  // b.none
  411c9c:	cmp	w0, #0x3
  411ca0:	b.gt	411df8 <sqrt@plt+0x10018>
  411ca4:	cmp	w0, #0x1
  411ca8:	b.eq	411d10 <sqrt@plt+0xff30>  // b.none
  411cac:	cmp	w0, #0x2
  411cb0:	b.eq	411d70 <sqrt@plt+0xff90>  // b.none
  411cb4:	b	411df8 <sqrt@plt+0x10018>
  411cb8:	ldr	x0, [sp, #24]
  411cbc:	ldr	w1, [x0, #4]
  411cc0:	mov	w0, #0xde                  	// #222
  411cc4:	mul	w1, w1, w0
  411cc8:	ldr	x0, [sp, #24]
  411ccc:	ldr	w2, [x0, #8]
  411cd0:	mov	w0, #0x2c3                 	// #707
  411cd4:	mul	w0, w2, w0
  411cd8:	add	w1, w1, w0
  411cdc:	ldr	x0, [sp, #24]
  411ce0:	ldr	w2, [x0, #12]
  411ce4:	mov	w0, #0x47                  	// #71
  411ce8:	mul	w0, w2, w0
  411cec:	add	w1, w1, w0
  411cf0:	mov	w0, #0x4dd3                	// #19923
  411cf4:	movk	w0, #0x1062, lsl #16
  411cf8:	umull	x0, w1, w0
  411cfc:	lsr	x0, x0, #32
  411d00:	lsr	w1, w0, #6
  411d04:	ldr	x0, [sp, #16]
  411d08:	str	w1, [x0]
  411d0c:	b	411e10 <sqrt@plt+0x10030>
  411d10:	ldr	x0, [sp, #24]
  411d14:	ldr	w1, [x0, #4]
  411d18:	mov	w0, #0xde                  	// #222
  411d1c:	mul	w1, w1, w0
  411d20:	ldr	x0, [sp, #24]
  411d24:	ldr	w2, [x0, #8]
  411d28:	mov	w0, #0x2c3                 	// #707
  411d2c:	mul	w0, w2, w0
  411d30:	add	w1, w1, w0
  411d34:	ldr	x0, [sp, #24]
  411d38:	ldr	w2, [x0, #12]
  411d3c:	mov	w0, #0x47                  	// #71
  411d40:	mul	w0, w2, w0
  411d44:	add	w1, w1, w0
  411d48:	mov	w0, #0x4dd3                	// #19923
  411d4c:	movk	w0, #0x1062, lsl #16
  411d50:	umull	x0, w1, w0
  411d54:	lsr	x0, x0, #32
  411d58:	lsr	w0, w0, #6
  411d5c:	mov	w1, #0xffff                	// #65535
  411d60:	sub	w1, w1, w0
  411d64:	ldr	x0, [sp, #16]
  411d68:	str	w1, [x0]
  411d6c:	b	411e10 <sqrt@plt+0x10030>
  411d70:	ldr	x0, [sp, #24]
  411d74:	ldr	w1, [x0, #4]
  411d78:	mov	w0, #0xde                  	// #222
  411d7c:	mul	w1, w1, w0
  411d80:	ldr	x0, [sp, #24]
  411d84:	ldr	w2, [x0, #8]
  411d88:	mov	w0, #0x2c3                 	// #707
  411d8c:	mul	w0, w2, w0
  411d90:	add	w1, w1, w0
  411d94:	ldr	x0, [sp, #24]
  411d98:	ldr	w2, [x0, #12]
  411d9c:	mov	w0, #0x47                  	// #71
  411da0:	mul	w0, w2, w0
  411da4:	add	w1, w1, w0
  411da8:	mov	w0, #0x4dd3                	// #19923
  411dac:	movk	w0, #0x1062, lsl #16
  411db0:	umull	x0, w1, w0
  411db4:	lsr	x0, x0, #32
  411db8:	lsr	w0, w0, #6
  411dbc:	mov	w1, #0xffff                	// #65535
  411dc0:	sub	w1, w1, w0
  411dc4:	ldr	x0, [sp, #24]
  411dc8:	ldr	w0, [x0, #16]
  411dcc:	mov	w2, #0xffff                	// #65535
  411dd0:	sub	w0, w2, w0
  411dd4:	mul	w1, w1, w0
  411dd8:	ldr	x0, [sp, #16]
  411ddc:	str	w1, [x0]
  411de0:	b	411e10 <sqrt@plt+0x10030>
  411de4:	ldr	x0, [sp, #24]
  411de8:	ldr	w1, [x0, #4]
  411dec:	ldr	x0, [sp, #16]
  411df0:	str	w1, [x0]
  411df4:	b	411e10 <sqrt@plt+0x10030>
  411df8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  411dfc:	add	x2, x0, #0x1e8
  411e00:	mov	w1, #0x16a                 	// #362
  411e04:	mov	w0, #0x0                   	// #0
  411e08:	bl	408a68 <sqrt@plt+0x6c88>
  411e0c:	nop
  411e10:	nop
  411e14:	ldp	x29, x30, [sp], #32
  411e18:	ret
  411e1c:	stp	x29, x30, [sp, #-48]!
  411e20:	mov	x29, sp
  411e24:	str	x0, [sp, #24]
  411e28:	mov	x0, #0x1e                  	// #30
  411e2c:	bl	401960 <_Znam@plt>
  411e30:	str	x0, [sp, #40]
  411e34:	ldr	x0, [sp, #24]
  411e38:	ldr	w0, [x0]
  411e3c:	cmp	w0, #0x4
  411e40:	b.eq	412000 <sqrt@plt+0x10220>  // b.none
  411e44:	cmp	w0, #0x4
  411e48:	b.gt	412030 <sqrt@plt+0x10250>
  411e4c:	cmp	w0, #0x3
  411e50:	b.eq	411e94 <sqrt@plt+0x100b4>  // b.none
  411e54:	cmp	w0, #0x3
  411e58:	b.gt	412030 <sqrt@plt+0x10250>
  411e5c:	cmp	w0, #0x2
  411e60:	b.eq	411f74 <sqrt@plt+0x10194>  // b.none
  411e64:	cmp	w0, #0x2
  411e68:	b.gt	412030 <sqrt@plt+0x10250>
  411e6c:	cmp	w0, #0x0
  411e70:	b.eq	411e80 <sqrt@plt+0x100a0>  // b.none
  411e74:	cmp	w0, #0x1
  411e78:	b.eq	411f04 <sqrt@plt+0x10124>  // b.none
  411e7c:	b	412030 <sqrt@plt+0x10250>
  411e80:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  411e84:	add	x1, x0, #0x208
  411e88:	ldr	x0, [sp, #40]
  411e8c:	bl	401ab0 <sprintf@plt>
  411e90:	b	412030 <sqrt@plt+0x10250>
  411e94:	ldr	x0, [sp, #24]
  411e98:	ldr	w0, [x0, #4]
  411e9c:	ucvtf	d0, w0
  411ea0:	mov	x0, #0xffe000000000        	// #281337537757184
  411ea4:	movk	x0, #0x40ef, lsl #48
  411ea8:	fmov	d1, x0
  411eac:	fdiv	d3, d0, d1
  411eb0:	ldr	x0, [sp, #24]
  411eb4:	ldr	w0, [x0, #8]
  411eb8:	ucvtf	d0, w0
  411ebc:	mov	x0, #0xffe000000000        	// #281337537757184
  411ec0:	movk	x0, #0x40ef, lsl #48
  411ec4:	fmov	d1, x0
  411ec8:	fdiv	d1, d0, d1
  411ecc:	ldr	x0, [sp, #24]
  411ed0:	ldr	w0, [x0, #12]
  411ed4:	ucvtf	d0, w0
  411ed8:	mov	x0, #0xffe000000000        	// #281337537757184
  411edc:	movk	x0, #0x40ef, lsl #48
  411ee0:	fmov	d2, x0
  411ee4:	fdiv	d0, d0, d2
  411ee8:	fmov	d2, d0
  411eec:	fmov	d0, d3
  411ef0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  411ef4:	add	x1, x0, #0x210
  411ef8:	ldr	x0, [sp, #40]
  411efc:	bl	401ab0 <sprintf@plt>
  411f00:	b	412030 <sqrt@plt+0x10250>
  411f04:	ldr	x0, [sp, #24]
  411f08:	ldr	w0, [x0, #4]
  411f0c:	ucvtf	d0, w0
  411f10:	mov	x0, #0xffe000000000        	// #281337537757184
  411f14:	movk	x0, #0x40ef, lsl #48
  411f18:	fmov	d1, x0
  411f1c:	fdiv	d3, d0, d1
  411f20:	ldr	x0, [sp, #24]
  411f24:	ldr	w0, [x0, #8]
  411f28:	ucvtf	d0, w0
  411f2c:	mov	x0, #0xffe000000000        	// #281337537757184
  411f30:	movk	x0, #0x40ef, lsl #48
  411f34:	fmov	d1, x0
  411f38:	fdiv	d1, d0, d1
  411f3c:	ldr	x0, [sp, #24]
  411f40:	ldr	w0, [x0, #12]
  411f44:	ucvtf	d0, w0
  411f48:	mov	x0, #0xffe000000000        	// #281337537757184
  411f4c:	movk	x0, #0x40ef, lsl #48
  411f50:	fmov	d2, x0
  411f54:	fdiv	d0, d0, d2
  411f58:	fmov	d2, d0
  411f5c:	fmov	d0, d3
  411f60:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  411f64:	add	x1, x0, #0x228
  411f68:	ldr	x0, [sp, #40]
  411f6c:	bl	401ab0 <sprintf@plt>
  411f70:	b	412030 <sqrt@plt+0x10250>
  411f74:	ldr	x0, [sp, #24]
  411f78:	ldr	w0, [x0, #4]
  411f7c:	ucvtf	d0, w0
  411f80:	mov	x0, #0xffe000000000        	// #281337537757184
  411f84:	movk	x0, #0x40ef, lsl #48
  411f88:	fmov	d1, x0
  411f8c:	fdiv	d4, d0, d1
  411f90:	ldr	x0, [sp, #24]
  411f94:	ldr	w0, [x0, #8]
  411f98:	ucvtf	d0, w0
  411f9c:	mov	x0, #0xffe000000000        	// #281337537757184
  411fa0:	movk	x0, #0x40ef, lsl #48
  411fa4:	fmov	d1, x0
  411fa8:	fdiv	d1, d0, d1
  411fac:	ldr	x0, [sp, #24]
  411fb0:	ldr	w0, [x0, #12]
  411fb4:	ucvtf	d0, w0
  411fb8:	mov	x0, #0xffe000000000        	// #281337537757184
  411fbc:	movk	x0, #0x40ef, lsl #48
  411fc0:	fmov	d2, x0
  411fc4:	fdiv	d2, d0, d2
  411fc8:	ldr	x0, [sp, #24]
  411fcc:	ldr	w0, [x0, #16]
  411fd0:	ucvtf	d0, w0
  411fd4:	mov	x0, #0xffe000000000        	// #281337537757184
  411fd8:	movk	x0, #0x40ef, lsl #48
  411fdc:	fmov	d3, x0
  411fe0:	fdiv	d0, d0, d3
  411fe4:	fmov	d3, d0
  411fe8:	fmov	d0, d4
  411fec:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  411ff0:	add	x1, x0, #0x240
  411ff4:	ldr	x0, [sp, #40]
  411ff8:	bl	401ab0 <sprintf@plt>
  411ffc:	b	412030 <sqrt@plt+0x10250>
  412000:	ldr	x0, [sp, #24]
  412004:	ldr	w0, [x0, #4]
  412008:	ucvtf	d0, w0
  41200c:	mov	x0, #0xffe000000000        	// #281337537757184
  412010:	movk	x0, #0x40ef, lsl #48
  412014:	fmov	d1, x0
  412018:	fdiv	d0, d0, d1
  41201c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  412020:	add	x1, x0, #0x260
  412024:	ldr	x0, [sp, #40]
  412028:	bl	401ab0 <sprintf@plt>
  41202c:	nop
  412030:	ldr	x0, [sp, #40]
  412034:	ldp	x29, x30, [sp], #48
  412038:	ret
  41203c:	stp	x29, x30, [sp, #-32]!
  412040:	mov	x29, sp
  412044:	str	w0, [sp, #28]
  412048:	str	w1, [sp, #24]
  41204c:	ldr	w0, [sp, #28]
  412050:	cmp	w0, #0x1
  412054:	b.ne	4120a8 <sqrt@plt+0x102c8>  // b.any
  412058:	ldr	w1, [sp, #24]
  41205c:	mov	w0, #0xffff                	// #65535
  412060:	cmp	w1, w0
  412064:	b.ne	4120a8 <sqrt@plt+0x102c8>  // b.any
  412068:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  41206c:	add	x0, x0, #0x530
  412070:	bl	41227c <sqrt@plt+0x1049c>
  412074:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  412078:	add	x0, x0, #0x5d0
  41207c:	ldr	x1, [x0]
  412080:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  412084:	add	x0, x0, #0x508
  412088:	bl	408aa0 <sqrt@plt+0x6cc0>
  41208c:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  412090:	add	x2, x0, #0x250
  412094:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  412098:	add	x1, x0, #0x508
  41209c:	adrp	x0, 410000 <sqrt@plt+0xe220>
  4120a0:	add	x0, x0, #0xca8
  4120a4:	bl	401bd0 <__cxa_atexit@plt>
  4120a8:	nop
  4120ac:	ldp	x29, x30, [sp], #32
  4120b0:	ret
  4120b4:	stp	x29, x30, [sp, #-16]!
  4120b8:	mov	x29, sp
  4120bc:	mov	w1, #0xffff                	// #65535
  4120c0:	mov	w0, #0x1                   	// #1
  4120c4:	bl	41203c <sqrt@plt+0x1025c>
  4120c8:	ldp	x29, x30, [sp], #16
  4120cc:	ret
  4120d0:	sub	sp, sp, #0x10
  4120d4:	str	x0, [sp, #8]
  4120d8:	ldr	x0, [sp, #8]
  4120dc:	str	xzr, [x0]
  4120e0:	nop
  4120e4:	add	sp, sp, #0x10
  4120e8:	ret
  4120ec:	sub	sp, sp, #0x20
  4120f0:	str	x0, [sp, #8]
  4120f4:	ldr	x0, [sp, #8]
  4120f8:	str	x0, [sp, #16]
  4120fc:	str	wzr, [sp, #28]
  412100:	ldr	w0, [sp, #28]
  412104:	cmp	w0, #0xff
  412108:	b.gt	41212c <sqrt@plt+0x1034c>
  41210c:	ldrsw	x0, [sp, #28]
  412110:	ldr	x1, [sp, #16]
  412114:	add	x0, x1, x0
  412118:	strb	wzr, [x0]
  41211c:	ldr	w0, [sp, #28]
  412120:	add	w0, w0, #0x1
  412124:	str	w0, [sp, #28]
  412128:	b	412100 <sqrt@plt+0x10320>
  41212c:	nop
  412130:	add	sp, sp, #0x20
  412134:	ret
  412138:	stp	x29, x30, [sp, #-32]!
  41213c:	mov	x29, sp
  412140:	str	x0, [sp, #24]
  412144:	ldr	x0, [sp, #24]
  412148:	bl	4120ec <sqrt@plt+0x1030c>
  41214c:	nop
  412150:	ldp	x29, x30, [sp], #32
  412154:	ret
  412158:	stp	x29, x30, [sp, #-32]!
  41215c:	mov	x29, sp
  412160:	str	x0, [sp, #24]
  412164:	str	x1, [sp, #16]
  412168:	ldr	x0, [sp, #24]
  41216c:	bl	4120ec <sqrt@plt+0x1030c>
  412170:	ldr	x0, [sp, #16]
  412174:	ldrb	w0, [x0]
  412178:	cmp	w0, #0x0
  41217c:	b.eq	4121a4 <sqrt@plt+0x103c4>  // b.none
  412180:	ldr	x0, [sp, #16]
  412184:	add	x1, x0, #0x1
  412188:	str	x1, [sp, #16]
  41218c:	ldrb	w0, [x0]
  412190:	ldr	x1, [sp, #24]
  412194:	sxtw	x0, w0
  412198:	mov	w2, #0x1                   	// #1
  41219c:	strb	w2, [x1, x0]
  4121a0:	b	412170 <sqrt@plt+0x10390>
  4121a4:	nop
  4121a8:	ldp	x29, x30, [sp], #32
  4121ac:	ret
  4121b0:	stp	x29, x30, [sp, #-32]!
  4121b4:	mov	x29, sp
  4121b8:	str	x0, [sp, #24]
  4121bc:	str	x1, [sp, #16]
  4121c0:	ldr	x0, [sp, #24]
  4121c4:	bl	4120ec <sqrt@plt+0x1030c>
  4121c8:	ldr	x0, [sp, #16]
  4121cc:	ldrb	w0, [x0]
  4121d0:	cmp	w0, #0x0
  4121d4:	b.eq	4121fc <sqrt@plt+0x1041c>  // b.none
  4121d8:	ldr	x0, [sp, #16]
  4121dc:	add	x1, x0, #0x1
  4121e0:	str	x1, [sp, #16]
  4121e4:	ldrb	w0, [x0]
  4121e8:	ldr	x1, [sp, #24]
  4121ec:	sxtw	x0, w0
  4121f0:	mov	w2, #0x1                   	// #1
  4121f4:	strb	w2, [x1, x0]
  4121f8:	b	4121c8 <sqrt@plt+0x103e8>
  4121fc:	nop
  412200:	ldp	x29, x30, [sp], #32
  412204:	ret
  412208:	sub	sp, sp, #0x10
  41220c:	str	x0, [sp, #8]
  412210:	str	w1, [sp, #4]
  412214:	nop
  412218:	add	sp, sp, #0x10
  41221c:	ret
  412220:	sub	sp, sp, #0x20
  412224:	str	x0, [sp, #8]
  412228:	str	x1, [sp]
  41222c:	str	wzr, [sp, #28]
  412230:	ldr	w0, [sp, #28]
  412234:	cmp	w0, #0xff
  412238:	b.gt	412270 <sqrt@plt+0x10490>
  41223c:	ldr	x1, [sp]
  412240:	ldrsw	x0, [sp, #28]
  412244:	ldrb	w0, [x1, x0]
  412248:	cmp	w0, #0x0
  41224c:	b.eq	412260 <sqrt@plt+0x10480>  // b.none
  412250:	ldr	x1, [sp, #8]
  412254:	ldrsw	x0, [sp, #28]
  412258:	mov	w2, #0x1                   	// #1
  41225c:	strb	w2, [x1, x0]
  412260:	ldr	w0, [sp, #28]
  412264:	add	w0, w0, #0x1
  412268:	str	w0, [sp, #28]
  41226c:	b	412230 <sqrt@plt+0x10450>
  412270:	ldr	x0, [sp, #8]
  412274:	add	sp, sp, #0x20
  412278:	ret
  41227c:	stp	x29, x30, [sp, #-48]!
  412280:	mov	x29, sp
  412284:	str	x0, [sp, #24]
  412288:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41228c:	add	x0, x0, #0x38
  412290:	ldr	w0, [x0]
  412294:	cmp	w0, #0x0
  412298:	b.ne	412598 <sqrt@plt+0x107b8>  // b.any
  41229c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4122a0:	add	x0, x0, #0x38
  4122a4:	mov	w1, #0x1                   	// #1
  4122a8:	str	w1, [x0]
  4122ac:	str	wzr, [sp, #44]
  4122b0:	ldr	w0, [sp, #44]
  4122b4:	cmp	w0, #0xff
  4122b8:	b.gt	41259c <sqrt@plt+0x107bc>
  4122bc:	ldr	w0, [sp, #44]
  4122c0:	and	w0, w0, #0xffffff80
  4122c4:	cmp	w0, #0x0
  4122c8:	b.ne	4122e4 <sqrt@plt+0x10504>  // b.any
  4122cc:	ldr	w0, [sp, #44]
  4122d0:	bl	401c00 <isalpha@plt>
  4122d4:	cmp	w0, #0x0
  4122d8:	b.eq	4122e4 <sqrt@plt+0x10504>  // b.none
  4122dc:	mov	w0, #0x1                   	// #1
  4122e0:	b	4122e8 <sqrt@plt+0x10508>
  4122e4:	mov	w0, #0x0                   	// #0
  4122e8:	mov	w2, w0
  4122ec:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  4122f0:	add	x1, x0, #0x538
  4122f4:	ldrsw	x0, [sp, #44]
  4122f8:	strb	w2, [x1, x0]
  4122fc:	ldr	w0, [sp, #44]
  412300:	and	w0, w0, #0xffffff80
  412304:	cmp	w0, #0x0
  412308:	b.ne	412324 <sqrt@plt+0x10544>  // b.any
  41230c:	ldr	w0, [sp, #44]
  412310:	bl	401ba0 <isupper@plt>
  412314:	cmp	w0, #0x0
  412318:	b.eq	412324 <sqrt@plt+0x10544>  // b.none
  41231c:	mov	w0, #0x1                   	// #1
  412320:	b	412328 <sqrt@plt+0x10548>
  412324:	mov	w0, #0x0                   	// #0
  412328:	mov	w2, w0
  41232c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  412330:	add	x1, x0, #0x638
  412334:	ldrsw	x0, [sp, #44]
  412338:	strb	w2, [x1, x0]
  41233c:	ldr	w0, [sp, #44]
  412340:	and	w0, w0, #0xffffff80
  412344:	cmp	w0, #0x0
  412348:	b.ne	412364 <sqrt@plt+0x10584>  // b.any
  41234c:	ldr	w0, [sp, #44]
  412350:	bl	4019f0 <islower@plt>
  412354:	cmp	w0, #0x0
  412358:	b.eq	412364 <sqrt@plt+0x10584>  // b.none
  41235c:	mov	w0, #0x1                   	// #1
  412360:	b	412368 <sqrt@plt+0x10588>
  412364:	mov	w0, #0x0                   	// #0
  412368:	mov	w2, w0
  41236c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  412370:	add	x1, x0, #0x738
  412374:	ldrsw	x0, [sp, #44]
  412378:	strb	w2, [x1, x0]
  41237c:	ldr	w0, [sp, #44]
  412380:	and	w0, w0, #0xffffff80
  412384:	cmp	w0, #0x0
  412388:	b.ne	4123b0 <sqrt@plt+0x105d0>  // b.any
  41238c:	ldr	w0, [sp, #44]
  412390:	sub	w0, w0, #0x30
  412394:	cmp	w0, #0x9
  412398:	cset	w0, ls  // ls = plast
  41239c:	and	w0, w0, #0xff
  4123a0:	cmp	w0, #0x0
  4123a4:	b.eq	4123b0 <sqrt@plt+0x105d0>  // b.none
  4123a8:	mov	w0, #0x1                   	// #1
  4123ac:	b	4123b4 <sqrt@plt+0x105d4>
  4123b0:	mov	w0, #0x0                   	// #0
  4123b4:	mov	w2, w0
  4123b8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  4123bc:	add	x1, x0, #0x838
  4123c0:	ldrsw	x0, [sp, #44]
  4123c4:	strb	w2, [x1, x0]
  4123c8:	ldr	w0, [sp, #44]
  4123cc:	and	w0, w0, #0xffffff80
  4123d0:	cmp	w0, #0x0
  4123d4:	b.ne	4123f0 <sqrt@plt+0x10610>  // b.any
  4123d8:	ldr	w0, [sp, #44]
  4123dc:	bl	401ac0 <isxdigit@plt>
  4123e0:	cmp	w0, #0x0
  4123e4:	b.eq	4123f0 <sqrt@plt+0x10610>  // b.none
  4123e8:	mov	w0, #0x1                   	// #1
  4123ec:	b	4123f4 <sqrt@plt+0x10614>
  4123f0:	mov	w0, #0x0                   	// #0
  4123f4:	mov	w2, w0
  4123f8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  4123fc:	add	x1, x0, #0x938
  412400:	ldrsw	x0, [sp, #44]
  412404:	strb	w2, [x1, x0]
  412408:	ldr	w0, [sp, #44]
  41240c:	and	w0, w0, #0xffffff80
  412410:	cmp	w0, #0x0
  412414:	b.ne	412430 <sqrt@plt+0x10650>  // b.any
  412418:	ldr	w0, [sp, #44]
  41241c:	bl	401a10 <isspace@plt>
  412420:	cmp	w0, #0x0
  412424:	b.eq	412430 <sqrt@plt+0x10650>  // b.none
  412428:	mov	w0, #0x1                   	// #1
  41242c:	b	412434 <sqrt@plt+0x10654>
  412430:	mov	w0, #0x0                   	// #0
  412434:	mov	w2, w0
  412438:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  41243c:	add	x1, x0, #0xa38
  412440:	ldrsw	x0, [sp, #44]
  412444:	strb	w2, [x1, x0]
  412448:	ldr	w0, [sp, #44]
  41244c:	and	w0, w0, #0xffffff80
  412450:	cmp	w0, #0x0
  412454:	b.ne	412470 <sqrt@plt+0x10690>  // b.any
  412458:	ldr	w0, [sp, #44]
  41245c:	bl	401cb0 <ispunct@plt>
  412460:	cmp	w0, #0x0
  412464:	b.eq	412470 <sqrt@plt+0x10690>  // b.none
  412468:	mov	w0, #0x1                   	// #1
  41246c:	b	412474 <sqrt@plt+0x10694>
  412470:	mov	w0, #0x0                   	// #0
  412474:	mov	w2, w0
  412478:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  41247c:	add	x1, x0, #0xb38
  412480:	ldrsw	x0, [sp, #44]
  412484:	strb	w2, [x1, x0]
  412488:	ldr	w0, [sp, #44]
  41248c:	and	w0, w0, #0xffffff80
  412490:	cmp	w0, #0x0
  412494:	b.ne	4124b0 <sqrt@plt+0x106d0>  // b.any
  412498:	ldr	w0, [sp, #44]
  41249c:	bl	4019a0 <isalnum@plt>
  4124a0:	cmp	w0, #0x0
  4124a4:	b.eq	4124b0 <sqrt@plt+0x106d0>  // b.none
  4124a8:	mov	w0, #0x1                   	// #1
  4124ac:	b	4124b4 <sqrt@plt+0x106d4>
  4124b0:	mov	w0, #0x0                   	// #0
  4124b4:	mov	w2, w0
  4124b8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  4124bc:	add	x1, x0, #0xc38
  4124c0:	ldrsw	x0, [sp, #44]
  4124c4:	strb	w2, [x1, x0]
  4124c8:	ldr	w0, [sp, #44]
  4124cc:	and	w0, w0, #0xffffff80
  4124d0:	cmp	w0, #0x0
  4124d4:	b.ne	4124f0 <sqrt@plt+0x10710>  // b.any
  4124d8:	ldr	w0, [sp, #44]
  4124dc:	bl	401b80 <isprint@plt>
  4124e0:	cmp	w0, #0x0
  4124e4:	b.eq	4124f0 <sqrt@plt+0x10710>  // b.none
  4124e8:	mov	w0, #0x1                   	// #1
  4124ec:	b	4124f4 <sqrt@plt+0x10714>
  4124f0:	mov	w0, #0x0                   	// #0
  4124f4:	mov	w2, w0
  4124f8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  4124fc:	add	x1, x0, #0xd38
  412500:	ldrsw	x0, [sp, #44]
  412504:	strb	w2, [x1, x0]
  412508:	ldr	w0, [sp, #44]
  41250c:	and	w0, w0, #0xffffff80
  412510:	cmp	w0, #0x0
  412514:	b.ne	412530 <sqrt@plt+0x10750>  // b.any
  412518:	ldr	w0, [sp, #44]
  41251c:	bl	401b40 <isgraph@plt>
  412520:	cmp	w0, #0x0
  412524:	b.eq	412530 <sqrt@plt+0x10750>  // b.none
  412528:	mov	w0, #0x1                   	// #1
  41252c:	b	412534 <sqrt@plt+0x10754>
  412530:	mov	w0, #0x0                   	// #0
  412534:	mov	w2, w0
  412538:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  41253c:	add	x1, x0, #0xe38
  412540:	ldrsw	x0, [sp, #44]
  412544:	strb	w2, [x1, x0]
  412548:	ldr	w0, [sp, #44]
  41254c:	and	w0, w0, #0xffffff80
  412550:	cmp	w0, #0x0
  412554:	b.ne	412570 <sqrt@plt+0x10790>  // b.any
  412558:	ldr	w0, [sp, #44]
  41255c:	bl	401cc0 <iscntrl@plt>
  412560:	cmp	w0, #0x0
  412564:	b.eq	412570 <sqrt@plt+0x10790>  // b.none
  412568:	mov	w0, #0x1                   	// #1
  41256c:	b	412574 <sqrt@plt+0x10794>
  412570:	mov	w0, #0x0                   	// #0
  412574:	mov	w2, w0
  412578:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  41257c:	add	x1, x0, #0xf38
  412580:	ldrsw	x0, [sp, #44]
  412584:	strb	w2, [x1, x0]
  412588:	ldr	w0, [sp, #44]
  41258c:	add	w0, w0, #0x1
  412590:	str	w0, [sp, #44]
  412594:	b	4122b0 <sqrt@plt+0x104d0>
  412598:	nop
  41259c:	ldp	x29, x30, [sp], #48
  4125a0:	ret
  4125a4:	stp	x29, x30, [sp, #-32]!
  4125a8:	mov	x29, sp
  4125ac:	str	w0, [sp, #28]
  4125b0:	str	w1, [sp, #24]
  4125b4:	ldr	w0, [sp, #28]
  4125b8:	cmp	w0, #0x1
  4125bc:	b.ne	41268c <sqrt@plt+0x108ac>  // b.any
  4125c0:	ldr	w1, [sp, #24]
  4125c4:	mov	w0, #0xffff                	// #65535
  4125c8:	cmp	w1, w0
  4125cc:	b.ne	41268c <sqrt@plt+0x108ac>  // b.any
  4125d0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4125d4:	add	x0, x0, #0x40
  4125d8:	bl	41227c <sqrt@plt+0x1049c>
  4125dc:	mov	w1, #0x0                   	// #0
  4125e0:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  4125e4:	add	x0, x0, #0x538
  4125e8:	bl	412208 <sqrt@plt+0x10428>
  4125ec:	mov	w1, #0x0                   	// #0
  4125f0:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  4125f4:	add	x0, x0, #0x638
  4125f8:	bl	412208 <sqrt@plt+0x10428>
  4125fc:	mov	w1, #0x0                   	// #0
  412600:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  412604:	add	x0, x0, #0x738
  412608:	bl	412208 <sqrt@plt+0x10428>
  41260c:	mov	w1, #0x0                   	// #0
  412610:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  412614:	add	x0, x0, #0x838
  412618:	bl	412208 <sqrt@plt+0x10428>
  41261c:	mov	w1, #0x0                   	// #0
  412620:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  412624:	add	x0, x0, #0x938
  412628:	bl	412208 <sqrt@plt+0x10428>
  41262c:	mov	w1, #0x0                   	// #0
  412630:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  412634:	add	x0, x0, #0xa38
  412638:	bl	412208 <sqrt@plt+0x10428>
  41263c:	mov	w1, #0x0                   	// #0
  412640:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  412644:	add	x0, x0, #0xb38
  412648:	bl	412208 <sqrt@plt+0x10428>
  41264c:	mov	w1, #0x0                   	// #0
  412650:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  412654:	add	x0, x0, #0xc38
  412658:	bl	412208 <sqrt@plt+0x10428>
  41265c:	mov	w1, #0x0                   	// #0
  412660:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  412664:	add	x0, x0, #0xd38
  412668:	bl	412208 <sqrt@plt+0x10428>
  41266c:	mov	w1, #0x0                   	// #0
  412670:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  412674:	add	x0, x0, #0xe38
  412678:	bl	412208 <sqrt@plt+0x10428>
  41267c:	mov	w1, #0x0                   	// #0
  412680:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  412684:	add	x0, x0, #0xf38
  412688:	bl	412208 <sqrt@plt+0x10428>
  41268c:	nop
  412690:	ldp	x29, x30, [sp], #32
  412694:	ret
  412698:	stp	x29, x30, [sp, #-16]!
  41269c:	mov	x29, sp
  4126a0:	mov	w1, #0xffff                	// #65535
  4126a4:	mov	w0, #0x1                   	// #1
  4126a8:	bl	4125a4 <sqrt@plt+0x107c4>
  4126ac:	ldp	x29, x30, [sp], #16
  4126b0:	ret
  4126b4:	stp	x29, x30, [sp, #-96]!
  4126b8:	mov	x29, sp
  4126bc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4126c0:	add	x0, x0, #0x278
  4126c4:	bl	401ce0 <getenv@plt>
  4126c8:	str	x0, [sp, #88]
  4126cc:	ldr	x0, [sp, #88]
  4126d0:	cmp	x0, #0x0
  4126d4:	b.eq	4127fc <sqrt@plt+0x10a1c>  // b.none
  4126d8:	bl	401c30 <__errno_location@plt>
  4126dc:	str	wzr, [x0]
  4126e0:	add	x0, sp, #0x18
  4126e4:	mov	w2, #0xa                   	// #10
  4126e8:	mov	x1, x0
  4126ec:	ldr	x0, [sp, #88]
  4126f0:	bl	401a30 <strtol@plt>
  4126f4:	str	x0, [sp, #80]
  4126f8:	bl	401c30 <__errno_location@plt>
  4126fc:	ldr	w0, [x0]
  412700:	cmp	w0, #0x22
  412704:	b.ne	412728 <sqrt@plt+0x10948>  // b.any
  412708:	ldr	x1, [sp, #80]
  41270c:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  412710:	cmp	x1, x0
  412714:	b.eq	412744 <sqrt@plt+0x10964>  // b.none
  412718:	ldr	x1, [sp, #80]
  41271c:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  412720:	cmp	x1, x0
  412724:	b.eq	412744 <sqrt@plt+0x10964>  // b.none
  412728:	bl	401c30 <__errno_location@plt>
  41272c:	ldr	w0, [x0]
  412730:	cmp	w0, #0x0
  412734:	b.eq	41277c <sqrt@plt+0x1099c>  // b.none
  412738:	ldr	x0, [sp, #80]
  41273c:	cmp	x0, #0x0
  412740:	b.ne	41277c <sqrt@plt+0x1099c>  // b.any
  412744:	bl	401c30 <__errno_location@plt>
  412748:	ldr	w0, [x0]
  41274c:	bl	401a80 <strerror@plt>
  412750:	mov	x1, x0
  412754:	add	x0, sp, #0x20
  412758:	bl	412810 <sqrt@plt+0x10a30>
  41275c:	add	x1, sp, #0x20
  412760:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  412764:	add	x3, x0, #0x48
  412768:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41276c:	add	x2, x0, #0x48
  412770:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  412774:	add	x0, x0, #0x290
  412778:	bl	413018 <sqrt@plt+0x11238>
  41277c:	ldr	x0, [sp, #24]
  412780:	ldr	x1, [sp, #88]
  412784:	cmp	x1, x0
  412788:	b.ne	4127b8 <sqrt@plt+0x109d8>  // b.any
  41278c:	ldr	x1, [sp, #24]
  412790:	add	x0, sp, #0x30
  412794:	bl	412810 <sqrt@plt+0x10a30>
  412798:	add	x1, sp, #0x30
  41279c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4127a0:	add	x3, x0, #0x48
  4127a4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4127a8:	add	x2, x0, #0x48
  4127ac:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4127b0:	add	x0, x0, #0x2b0
  4127b4:	bl	413018 <sqrt@plt+0x11238>
  4127b8:	ldr	x0, [sp, #24]
  4127bc:	ldrb	w0, [x0]
  4127c0:	cmp	w0, #0x0
  4127c4:	b.eq	4127f4 <sqrt@plt+0x10a14>  // b.none
  4127c8:	ldr	x1, [sp, #24]
  4127cc:	add	x0, sp, #0x40
  4127d0:	bl	412810 <sqrt@plt+0x10a30>
  4127d4:	add	x1, sp, #0x40
  4127d8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4127dc:	add	x3, x0, #0x48
  4127e0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4127e4:	add	x2, x0, #0x48
  4127e8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4127ec:	add	x0, x0, #0x2d8
  4127f0:	bl	413018 <sqrt@plt+0x11238>
  4127f4:	ldr	x0, [sp, #80]
  4127f8:	b	412808 <sqrt@plt+0x10a28>
  4127fc:	mov	x0, #0x0                   	// #0
  412800:	bl	401c10 <time@plt>
  412804:	nop
  412808:	ldp	x29, x30, [sp], #96
  41280c:	ret
  412810:	sub	sp, sp, #0x10
  412814:	str	x0, [sp, #8]
  412818:	str	x1, [sp]
  41281c:	ldr	x0, [sp, #8]
  412820:	mov	w1, #0x1                   	// #1
  412824:	str	w1, [x0]
  412828:	ldr	x0, [sp]
  41282c:	cmp	x0, #0x0
  412830:	b.eq	41283c <sqrt@plt+0x10a5c>  // b.none
  412834:	ldr	x0, [sp]
  412838:	b	412844 <sqrt@plt+0x10a64>
  41283c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  412840:	add	x0, x0, #0x308
  412844:	ldr	x1, [sp, #8]
  412848:	str	x0, [x1, #8]
  41284c:	nop
  412850:	add	sp, sp, #0x10
  412854:	ret
  412858:	sub	sp, sp, #0x10
  41285c:	str	x0, [sp, #8]
  412860:	ldr	x0, [sp, #8]
  412864:	str	wzr, [x0]
  412868:	nop
  41286c:	add	sp, sp, #0x10
  412870:	ret
  412874:	sub	sp, sp, #0x10
  412878:	str	x0, [sp, #8]
  41287c:	str	w1, [sp, #4]
  412880:	ldr	x0, [sp, #8]
  412884:	mov	w1, #0x3                   	// #3
  412888:	str	w1, [x0]
  41288c:	ldr	x0, [sp, #8]
  412890:	ldr	w1, [sp, #4]
  412894:	str	w1, [x0, #8]
  412898:	nop
  41289c:	add	sp, sp, #0x10
  4128a0:	ret
  4128a4:	sub	sp, sp, #0x10
  4128a8:	str	x0, [sp, #8]
  4128ac:	str	w1, [sp, #4]
  4128b0:	ldr	x0, [sp, #8]
  4128b4:	mov	w1, #0x4                   	// #4
  4128b8:	str	w1, [x0]
  4128bc:	ldr	x0, [sp, #8]
  4128c0:	ldr	w1, [sp, #4]
  4128c4:	str	w1, [x0, #8]
  4128c8:	nop
  4128cc:	add	sp, sp, #0x10
  4128d0:	ret
  4128d4:	sub	sp, sp, #0x10
  4128d8:	str	x0, [sp, #8]
  4128dc:	strb	w1, [sp, #7]
  4128e0:	ldr	x0, [sp, #8]
  4128e4:	mov	w1, #0x2                   	// #2
  4128e8:	str	w1, [x0]
  4128ec:	ldr	x0, [sp, #8]
  4128f0:	ldrb	w1, [sp, #7]
  4128f4:	strb	w1, [x0, #8]
  4128f8:	nop
  4128fc:	add	sp, sp, #0x10
  412900:	ret
  412904:	sub	sp, sp, #0x10
  412908:	str	x0, [sp, #8]
  41290c:	strb	w1, [sp, #7]
  412910:	ldr	x0, [sp, #8]
  412914:	mov	w1, #0x2                   	// #2
  412918:	str	w1, [x0]
  41291c:	ldr	x0, [sp, #8]
  412920:	ldrb	w1, [sp, #7]
  412924:	strb	w1, [x0, #8]
  412928:	nop
  41292c:	add	sp, sp, #0x10
  412930:	ret
  412934:	sub	sp, sp, #0x10
  412938:	str	x0, [sp, #8]
  41293c:	str	d0, [sp]
  412940:	ldr	x0, [sp, #8]
  412944:	mov	w1, #0x5                   	// #5
  412948:	str	w1, [x0]
  41294c:	ldr	x0, [sp, #8]
  412950:	ldr	d0, [sp]
  412954:	str	d0, [x0, #8]
  412958:	nop
  41295c:	add	sp, sp, #0x10
  412960:	ret
  412964:	sub	sp, sp, #0x10
  412968:	str	x0, [sp, #8]
  41296c:	ldr	x0, [sp, #8]
  412970:	ldr	w0, [x0]
  412974:	cmp	w0, #0x0
  412978:	cset	w0, eq  // eq = none
  41297c:	and	w0, w0, #0xff
  412980:	add	sp, sp, #0x10
  412984:	ret
  412988:	stp	x29, x30, [sp, #-32]!
  41298c:	mov	x29, sp
  412990:	str	x0, [sp, #24]
  412994:	ldr	x0, [sp, #24]
  412998:	ldr	w0, [x0]
  41299c:	cmp	w0, #0x5
  4129a0:	b.eq	412a94 <sqrt@plt+0x10cb4>  // b.none
  4129a4:	cmp	w0, #0x5
  4129a8:	b.gt	412ac0 <sqrt@plt+0x10ce0>
  4129ac:	cmp	w0, #0x4
  4129b0:	b.eq	412a1c <sqrt@plt+0x10c3c>  // b.none
  4129b4:	cmp	w0, #0x4
  4129b8:	b.gt	412ac0 <sqrt@plt+0x10ce0>
  4129bc:	cmp	w0, #0x3
  4129c0:	b.eq	4129f0 <sqrt@plt+0x10c10>  // b.none
  4129c4:	cmp	w0, #0x3
  4129c8:	b.gt	412ac0 <sqrt@plt+0x10ce0>
  4129cc:	cmp	w0, #0x2
  4129d0:	b.eq	412a48 <sqrt@plt+0x10c68>  // b.none
  4129d4:	cmp	w0, #0x2
  4129d8:	b.gt	412ac0 <sqrt@plt+0x10ce0>
  4129dc:	cmp	w0, #0x0
  4129e0:	b.eq	412abc <sqrt@plt+0x10cdc>  // b.none
  4129e4:	cmp	w0, #0x1
  4129e8:	b.eq	412a70 <sqrt@plt+0x10c90>  // b.none
  4129ec:	b	412ac0 <sqrt@plt+0x10ce0>
  4129f0:	ldr	x0, [sp, #24]
  4129f4:	ldr	w0, [x0, #8]
  4129f8:	bl	41a668 <sqrt@plt+0x18888>
  4129fc:	mov	x2, x0
  412a00:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412a04:	add	x0, x0, #0x330
  412a08:	ldr	x0, [x0]
  412a0c:	mov	x1, x0
  412a10:	mov	x0, x2
  412a14:	bl	401970 <fputs@plt>
  412a18:	b	412ac0 <sqrt@plt+0x10ce0>
  412a1c:	ldr	x0, [sp, #24]
  412a20:	ldr	w0, [x0, #8]
  412a24:	bl	41a7c0 <sqrt@plt+0x189e0>
  412a28:	mov	x2, x0
  412a2c:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412a30:	add	x0, x0, #0x330
  412a34:	ldr	x0, [x0]
  412a38:	mov	x1, x0
  412a3c:	mov	x0, x2
  412a40:	bl	401970 <fputs@plt>
  412a44:	b	412ac0 <sqrt@plt+0x10ce0>
  412a48:	ldr	x0, [sp, #24]
  412a4c:	ldrb	w0, [x0, #8]
  412a50:	mov	w2, w0
  412a54:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412a58:	add	x0, x0, #0x330
  412a5c:	ldr	x0, [x0]
  412a60:	mov	x1, x0
  412a64:	mov	w0, w2
  412a68:	bl	4019e0 <putc@plt>
  412a6c:	b	412ac0 <sqrt@plt+0x10ce0>
  412a70:	ldr	x0, [sp, #24]
  412a74:	ldr	x2, [x0, #8]
  412a78:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412a7c:	add	x0, x0, #0x330
  412a80:	ldr	x0, [x0]
  412a84:	mov	x1, x0
  412a88:	mov	x0, x2
  412a8c:	bl	401970 <fputs@plt>
  412a90:	b	412ac0 <sqrt@plt+0x10ce0>
  412a94:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412a98:	add	x0, x0, #0x330
  412a9c:	ldr	x2, [x0]
  412aa0:	ldr	x0, [sp, #24]
  412aa4:	ldr	d0, [x0, #8]
  412aa8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  412aac:	add	x1, x0, #0x310
  412ab0:	mov	x0, x2
  412ab4:	bl	4019c0 <fprintf@plt>
  412ab8:	b	412ac0 <sqrt@plt+0x10ce0>
  412abc:	nop
  412ac0:	nop
  412ac4:	ldp	x29, x30, [sp], #32
  412ac8:	ret
  412acc:	stp	x29, x30, [sp, #-64]!
  412ad0:	mov	x29, sp
  412ad4:	str	x0, [sp, #40]
  412ad8:	str	x1, [sp, #32]
  412adc:	str	x2, [sp, #24]
  412ae0:	str	x3, [sp, #16]
  412ae4:	ldr	x0, [sp, #40]
  412ae8:	cmp	x0, #0x0
  412aec:	cset	w0, ne  // ne = any
  412af0:	and	w0, w0, #0xff
  412af4:	mov	w3, w0
  412af8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  412afc:	add	x2, x0, #0x318
  412b00:	mov	w1, #0x62                  	// #98
  412b04:	mov	w0, w3
  412b08:	bl	408a68 <sqrt@plt+0x6c88>
  412b0c:	ldr	x0, [sp, #40]
  412b10:	add	x1, x0, #0x1
  412b14:	str	x1, [sp, #40]
  412b18:	ldrb	w0, [x0]
  412b1c:	strb	w0, [sp, #63]
  412b20:	ldrb	w0, [sp, #63]
  412b24:	cmp	w0, #0x0
  412b28:	cset	w0, ne  // ne = any
  412b2c:	and	w0, w0, #0xff
  412b30:	cmp	w0, #0x0
  412b34:	b.eq	412c8c <sqrt@plt+0x10eac>  // b.none
  412b38:	ldrb	w0, [sp, #63]
  412b3c:	cmp	w0, #0x25
  412b40:	b.ne	412c6c <sqrt@plt+0x10e8c>  // b.any
  412b44:	ldr	x0, [sp, #40]
  412b48:	add	x1, x0, #0x1
  412b4c:	str	x1, [sp, #40]
  412b50:	ldrb	w0, [x0]
  412b54:	strb	w0, [sp, #63]
  412b58:	ldrb	w0, [sp, #63]
  412b5c:	cmp	w0, #0x33
  412b60:	b.eq	412c1c <sqrt@plt+0x10e3c>  // b.none
  412b64:	cmp	w0, #0x33
  412b68:	b.gt	412c54 <sqrt@plt+0x10e74>
  412b6c:	cmp	w0, #0x32
  412b70:	b.eq	412be4 <sqrt@plt+0x10e04>  // b.none
  412b74:	cmp	w0, #0x32
  412b78:	b.gt	412c54 <sqrt@plt+0x10e74>
  412b7c:	cmp	w0, #0x25
  412b80:	b.eq	412b90 <sqrt@plt+0x10db0>  // b.none
  412b84:	cmp	w0, #0x31
  412b88:	b.eq	412bac <sqrt@plt+0x10dcc>  // b.none
  412b8c:	b	412c54 <sqrt@plt+0x10e74>
  412b90:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412b94:	add	x0, x0, #0x330
  412b98:	ldr	x0, [x0]
  412b9c:	mov	x1, x0
  412ba0:	mov	w0, #0x25                  	// #37
  412ba4:	bl	401bb0 <fputc@plt>
  412ba8:	b	412c88 <sqrt@plt+0x10ea8>
  412bac:	ldr	x0, [sp, #32]
  412bb0:	bl	412964 <sqrt@plt+0x10b84>
  412bb4:	cmp	w0, #0x0
  412bb8:	cset	w0, eq  // eq = none
  412bbc:	and	w0, w0, #0xff
  412bc0:	mov	w3, w0
  412bc4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  412bc8:	add	x2, x0, #0x318
  412bcc:	mov	w1, #0x6c                  	// #108
  412bd0:	mov	w0, w3
  412bd4:	bl	408a68 <sqrt@plt+0x6c88>
  412bd8:	ldr	x0, [sp, #32]
  412bdc:	bl	412988 <sqrt@plt+0x10ba8>
  412be0:	b	412c88 <sqrt@plt+0x10ea8>
  412be4:	ldr	x0, [sp, #24]
  412be8:	bl	412964 <sqrt@plt+0x10b84>
  412bec:	cmp	w0, #0x0
  412bf0:	cset	w0, eq  // eq = none
  412bf4:	and	w0, w0, #0xff
  412bf8:	mov	w3, w0
  412bfc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  412c00:	add	x2, x0, #0x318
  412c04:	mov	w1, #0x70                  	// #112
  412c08:	mov	w0, w3
  412c0c:	bl	408a68 <sqrt@plt+0x6c88>
  412c10:	ldr	x0, [sp, #24]
  412c14:	bl	412988 <sqrt@plt+0x10ba8>
  412c18:	b	412c88 <sqrt@plt+0x10ea8>
  412c1c:	ldr	x0, [sp, #16]
  412c20:	bl	412964 <sqrt@plt+0x10b84>
  412c24:	cmp	w0, #0x0
  412c28:	cset	w0, eq  // eq = none
  412c2c:	and	w0, w0, #0xff
  412c30:	mov	w3, w0
  412c34:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  412c38:	add	x2, x0, #0x318
  412c3c:	mov	w1, #0x74                  	// #116
  412c40:	mov	w0, w3
  412c44:	bl	408a68 <sqrt@plt+0x6c88>
  412c48:	ldr	x0, [sp, #16]
  412c4c:	bl	412988 <sqrt@plt+0x10ba8>
  412c50:	b	412c88 <sqrt@plt+0x10ea8>
  412c54:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  412c58:	add	x2, x0, #0x318
  412c5c:	mov	w1, #0x78                  	// #120
  412c60:	mov	w0, #0x0                   	// #0
  412c64:	bl	408a68 <sqrt@plt+0x6c88>
  412c68:	b	412b0c <sqrt@plt+0x10d2c>
  412c6c:	ldrb	w2, [sp, #63]
  412c70:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412c74:	add	x0, x0, #0x330
  412c78:	ldr	x0, [x0]
  412c7c:	mov	x1, x0
  412c80:	mov	w0, w2
  412c84:	bl	4019e0 <putc@plt>
  412c88:	b	412b0c <sqrt@plt+0x10d2c>
  412c8c:	nop
  412c90:	ldp	x29, x30, [sp], #64
  412c94:	ret
  412c98:	stp	x29, x30, [sp, #-32]!
  412c9c:	mov	x29, sp
  412ca0:	str	w0, [sp, #28]
  412ca4:	str	w1, [sp, #24]
  412ca8:	ldr	w0, [sp, #28]
  412cac:	cmp	w0, #0x1
  412cb0:	b.ne	412cd0 <sqrt@plt+0x10ef0>  // b.any
  412cb4:	ldr	w1, [sp, #24]
  412cb8:	mov	w0, #0xffff                	// #65535
  412cbc:	cmp	w1, w0
  412cc0:	b.ne	412cd0 <sqrt@plt+0x10ef0>  // b.any
  412cc4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  412cc8:	add	x0, x0, #0x48
  412ccc:	bl	412858 <sqrt@plt+0x10a78>
  412cd0:	nop
  412cd4:	ldp	x29, x30, [sp], #32
  412cd8:	ret
  412cdc:	stp	x29, x30, [sp, #-16]!
  412ce0:	mov	x29, sp
  412ce4:	mov	w1, #0xffff                	// #65535
  412ce8:	mov	w0, #0x1                   	// #1
  412cec:	bl	412c98 <sqrt@plt+0x10eb8>
  412cf0:	ldp	x29, x30, [sp], #16
  412cf4:	ret
  412cf8:	stp	x29, x30, [sp, #-96]!
  412cfc:	mov	x29, sp
  412d00:	str	x0, [sp, #72]
  412d04:	str	x1, [sp, #64]
  412d08:	str	w2, [sp, #60]
  412d0c:	str	w3, [sp, #56]
  412d10:	str	x4, [sp, #48]
  412d14:	str	x5, [sp, #40]
  412d18:	str	x6, [sp, #32]
  412d1c:	str	x7, [sp, #24]
  412d20:	str	wzr, [sp, #92]
  412d24:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  412d28:	add	x0, x0, #0x588
  412d2c:	ldr	x0, [x0]
  412d30:	cmp	x0, #0x0
  412d34:	b.eq	412d6c <sqrt@plt+0x10f8c>  // b.none
  412d38:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412d3c:	add	x0, x0, #0x330
  412d40:	ldr	x3, [x0]
  412d44:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  412d48:	add	x0, x0, #0x588
  412d4c:	ldr	x0, [x0]
  412d50:	mov	x2, x0
  412d54:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  412d58:	add	x1, x0, #0x338
  412d5c:	mov	x0, x3
  412d60:	bl	4019c0 <fprintf@plt>
  412d64:	mov	w0, #0x1                   	// #1
  412d68:	str	w0, [sp, #92]
  412d6c:	ldr	w0, [sp, #60]
  412d70:	cmp	w0, #0x0
  412d74:	b.lt	412e0c <sqrt@plt+0x1102c>  // b.tstop
  412d78:	ldr	x0, [sp, #72]
  412d7c:	cmp	x0, #0x0
  412d80:	b.eq	412e0c <sqrt@plt+0x1102c>  // b.none
  412d84:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  412d88:	add	x1, x0, #0x340
  412d8c:	ldr	x0, [sp, #72]
  412d90:	bl	401c70 <strcmp@plt>
  412d94:	cmp	w0, #0x0
  412d98:	b.ne	412da8 <sqrt@plt+0x10fc8>  // b.any
  412d9c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  412da0:	add	x0, x0, #0x348
  412da4:	str	x0, [sp, #72]
  412da8:	ldr	x0, [sp, #64]
  412dac:	cmp	x0, #0x0
  412db0:	b.eq	412de0 <sqrt@plt+0x11000>  // b.none
  412db4:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412db8:	add	x0, x0, #0x330
  412dbc:	ldr	x5, [x0]
  412dc0:	ldr	w4, [sp, #60]
  412dc4:	ldr	x3, [sp, #64]
  412dc8:	ldr	x2, [sp, #72]
  412dcc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  412dd0:	add	x1, x0, #0x360
  412dd4:	mov	x0, x5
  412dd8:	bl	4019c0 <fprintf@plt>
  412ddc:	b	412e04 <sqrt@plt+0x11024>
  412de0:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412de4:	add	x0, x0, #0x330
  412de8:	ldr	x4, [x0]
  412dec:	ldr	w3, [sp, #60]
  412df0:	ldr	x2, [sp, #72]
  412df4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  412df8:	add	x1, x0, #0x370
  412dfc:	mov	x0, x4
  412e00:	bl	4019c0 <fprintf@plt>
  412e04:	mov	w0, #0x1                   	// #1
  412e08:	str	w0, [sp, #92]
  412e0c:	ldr	w0, [sp, #92]
  412e10:	cmp	w0, #0x0
  412e14:	b.eq	412e34 <sqrt@plt+0x11054>  // b.none
  412e18:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412e1c:	add	x0, x0, #0x330
  412e20:	ldr	x0, [x0]
  412e24:	mov	x1, x0
  412e28:	mov	w0, #0x20                  	// #32
  412e2c:	bl	401bb0 <fputc@plt>
  412e30:	str	wzr, [sp, #92]
  412e34:	ldr	w0, [sp, #56]
  412e38:	cmp	w0, #0x2
  412e3c:	b.eq	412e58 <sqrt@plt+0x11078>  // b.none
  412e40:	cmp	w0, #0x2
  412e44:	b.gt	412eb8 <sqrt@plt+0x110d8>
  412e48:	cmp	w0, #0x0
  412e4c:	b.eq	412e88 <sqrt@plt+0x110a8>  // b.none
  412e50:	cmp	w0, #0x1
  412e54:	b	412eb8 <sqrt@plt+0x110d8>
  412e58:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412e5c:	add	x0, x0, #0x330
  412e60:	ldr	x0, [x0]
  412e64:	mov	x3, x0
  412e68:	mov	x2, #0xc                   	// #12
  412e6c:	mov	x1, #0x1                   	// #1
  412e70:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  412e74:	add	x0, x0, #0x378
  412e78:	bl	401d30 <fwrite@plt>
  412e7c:	mov	w0, #0x1                   	// #1
  412e80:	str	w0, [sp, #92]
  412e84:	b	412eb8 <sqrt@plt+0x110d8>
  412e88:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412e8c:	add	x0, x0, #0x330
  412e90:	ldr	x0, [x0]
  412e94:	mov	x3, x0
  412e98:	mov	x2, #0x8                   	// #8
  412e9c:	mov	x1, #0x1                   	// #1
  412ea0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  412ea4:	add	x0, x0, #0x388
  412ea8:	bl	401d30 <fwrite@plt>
  412eac:	mov	w0, #0x1                   	// #1
  412eb0:	str	w0, [sp, #92]
  412eb4:	nop
  412eb8:	ldr	w0, [sp, #92]
  412ebc:	cmp	w0, #0x0
  412ec0:	b.eq	412edc <sqrt@plt+0x110fc>  // b.none
  412ec4:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412ec8:	add	x0, x0, #0x330
  412ecc:	ldr	x0, [x0]
  412ed0:	mov	x1, x0
  412ed4:	mov	w0, #0x20                  	// #32
  412ed8:	bl	401bb0 <fputc@plt>
  412edc:	ldr	x3, [sp, #24]
  412ee0:	ldr	x2, [sp, #32]
  412ee4:	ldr	x1, [sp, #40]
  412ee8:	ldr	x0, [sp, #48]
  412eec:	bl	412acc <sqrt@plt+0x10cec>
  412ef0:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412ef4:	add	x0, x0, #0x330
  412ef8:	ldr	x0, [x0]
  412efc:	mov	x1, x0
  412f00:	mov	w0, #0xa                   	// #10
  412f04:	bl	401bb0 <fputc@plt>
  412f08:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412f0c:	add	x0, x0, #0x330
  412f10:	ldr	x0, [x0]
  412f14:	bl	401be0 <fflush@plt>
  412f18:	ldr	w0, [sp, #56]
  412f1c:	cmp	w0, #0x2
  412f20:	b.ne	412f28 <sqrt@plt+0x11148>  // b.any
  412f24:	bl	413144 <sqrt@plt+0x11364>
  412f28:	nop
  412f2c:	ldp	x29, x30, [sp], #96
  412f30:	ret
  412f34:	stp	x29, x30, [sp, #-64]!
  412f38:	mov	x29, sp
  412f3c:	str	w0, [sp, #60]
  412f40:	str	x1, [sp, #48]
  412f44:	str	x2, [sp, #40]
  412f48:	str	x3, [sp, #32]
  412f4c:	str	x4, [sp, #24]
  412f50:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  412f54:	add	x0, x0, #0x4c8
  412f58:	ldr	x8, [x0]
  412f5c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  412f60:	add	x0, x0, #0x4d0
  412f64:	ldr	x1, [x0]
  412f68:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  412f6c:	add	x0, x0, #0x4d8
  412f70:	ldr	w0, [x0]
  412f74:	ldr	x7, [sp, #24]
  412f78:	ldr	x6, [sp, #32]
  412f7c:	ldr	x5, [sp, #40]
  412f80:	ldr	x4, [sp, #48]
  412f84:	ldr	w3, [sp, #60]
  412f88:	mov	w2, w0
  412f8c:	mov	x0, x8
  412f90:	bl	412cf8 <sqrt@plt+0x10f18>
  412f94:	nop
  412f98:	ldp	x29, x30, [sp], #64
  412f9c:	ret
  412fa0:	stp	x29, x30, [sp, #-48]!
  412fa4:	mov	x29, sp
  412fa8:	str	x0, [sp, #40]
  412fac:	str	x1, [sp, #32]
  412fb0:	str	x2, [sp, #24]
  412fb4:	str	x3, [sp, #16]
  412fb8:	ldr	x4, [sp, #16]
  412fbc:	ldr	x3, [sp, #24]
  412fc0:	ldr	x2, [sp, #32]
  412fc4:	ldr	x1, [sp, #40]
  412fc8:	mov	w0, #0x1                   	// #1
  412fcc:	bl	412f34 <sqrt@plt+0x11154>
  412fd0:	nop
  412fd4:	ldp	x29, x30, [sp], #48
  412fd8:	ret
  412fdc:	stp	x29, x30, [sp, #-48]!
  412fe0:	mov	x29, sp
  412fe4:	str	x0, [sp, #40]
  412fe8:	str	x1, [sp, #32]
  412fec:	str	x2, [sp, #24]
  412ff0:	str	x3, [sp, #16]
  412ff4:	ldr	x4, [sp, #16]
  412ff8:	ldr	x3, [sp, #24]
  412ffc:	ldr	x2, [sp, #32]
  413000:	ldr	x1, [sp, #40]
  413004:	mov	w0, #0x0                   	// #0
  413008:	bl	412f34 <sqrt@plt+0x11154>
  41300c:	nop
  413010:	ldp	x29, x30, [sp], #48
  413014:	ret
  413018:	stp	x29, x30, [sp, #-48]!
  41301c:	mov	x29, sp
  413020:	str	x0, [sp, #40]
  413024:	str	x1, [sp, #32]
  413028:	str	x2, [sp, #24]
  41302c:	str	x3, [sp, #16]
  413030:	ldr	x4, [sp, #16]
  413034:	ldr	x3, [sp, #24]
  413038:	ldr	x2, [sp, #32]
  41303c:	ldr	x1, [sp, #40]
  413040:	mov	w0, #0x2                   	// #2
  413044:	bl	412f34 <sqrt@plt+0x11154>
  413048:	nop
  41304c:	ldp	x29, x30, [sp], #48
  413050:	ret
  413054:	stp	x29, x30, [sp, #-64]!
  413058:	mov	x29, sp
  41305c:	str	x0, [sp, #56]
  413060:	str	w1, [sp, #52]
  413064:	str	x2, [sp, #40]
  413068:	str	x3, [sp, #32]
  41306c:	str	x4, [sp, #24]
  413070:	str	x5, [sp, #16]
  413074:	ldr	x7, [sp, #16]
  413078:	ldr	x6, [sp, #24]
  41307c:	ldr	x5, [sp, #32]
  413080:	ldr	x4, [sp, #40]
  413084:	mov	w3, #0x1                   	// #1
  413088:	ldr	w2, [sp, #52]
  41308c:	mov	x1, #0x0                   	// #0
  413090:	ldr	x0, [sp, #56]
  413094:	bl	412cf8 <sqrt@plt+0x10f18>
  413098:	nop
  41309c:	ldp	x29, x30, [sp], #64
  4130a0:	ret
  4130a4:	stp	x29, x30, [sp, #-64]!
  4130a8:	mov	x29, sp
  4130ac:	str	x0, [sp, #56]
  4130b0:	str	w1, [sp, #52]
  4130b4:	str	x2, [sp, #40]
  4130b8:	str	x3, [sp, #32]
  4130bc:	str	x4, [sp, #24]
  4130c0:	str	x5, [sp, #16]
  4130c4:	ldr	x7, [sp, #16]
  4130c8:	ldr	x6, [sp, #24]
  4130cc:	ldr	x5, [sp, #32]
  4130d0:	ldr	x4, [sp, #40]
  4130d4:	mov	w3, #0x0                   	// #0
  4130d8:	ldr	w2, [sp, #52]
  4130dc:	mov	x1, #0x0                   	// #0
  4130e0:	ldr	x0, [sp, #56]
  4130e4:	bl	412cf8 <sqrt@plt+0x10f18>
  4130e8:	nop
  4130ec:	ldp	x29, x30, [sp], #64
  4130f0:	ret
  4130f4:	stp	x29, x30, [sp, #-64]!
  4130f8:	mov	x29, sp
  4130fc:	str	x0, [sp, #56]
  413100:	str	w1, [sp, #52]
  413104:	str	x2, [sp, #40]
  413108:	str	x3, [sp, #32]
  41310c:	str	x4, [sp, #24]
  413110:	str	x5, [sp, #16]
  413114:	ldr	x7, [sp, #16]
  413118:	ldr	x6, [sp, #24]
  41311c:	ldr	x5, [sp, #32]
  413120:	ldr	x4, [sp, #40]
  413124:	mov	w3, #0x2                   	// #2
  413128:	ldr	w2, [sp, #52]
  41312c:	mov	x1, #0x0                   	// #0
  413130:	ldr	x0, [sp, #56]
  413134:	bl	412cf8 <sqrt@plt+0x10f18>
  413138:	nop
  41313c:	ldp	x29, x30, [sp], #64
  413140:	ret
  413144:	stp	x29, x30, [sp, #-16]!
  413148:	mov	x29, sp
  41314c:	mov	w0, #0x3                   	// #3
  413150:	bl	401d20 <exit@plt>
  413154:	sub	sp, sp, #0x20
  413158:	str	x0, [sp, #24]
  41315c:	str	x1, [sp, #16]
  413160:	str	x2, [sp, #8]
  413164:	ldr	x0, [sp, #24]
  413168:	ldr	x1, [sp, #16]
  41316c:	str	x1, [x0]
  413170:	ldr	x0, [sp, #24]
  413174:	ldr	x1, [sp, #8]
  413178:	str	x1, [x0, #8]
  41317c:	ldr	x0, [sp, #24]
  413180:	str	wzr, [x0, #16]
  413184:	ldr	x0, [sp, #24]
  413188:	str	wzr, [x0, #20]
  41318c:	ldr	x0, [sp, #24]
  413190:	mov	w1, #0x1                   	// #1
  413194:	str	w1, [x0, #24]
  413198:	ldr	x0, [sp, #24]
  41319c:	str	wzr, [x0, #28]
  4131a0:	ldr	x0, [sp, #24]
  4131a4:	str	xzr, [x0, #32]
  4131a8:	nop
  4131ac:	add	sp, sp, #0x20
  4131b0:	ret
  4131b4:	stp	x29, x30, [sp, #-32]!
  4131b8:	mov	x29, sp
  4131bc:	str	x0, [sp, #24]
  4131c0:	ldr	x0, [sp, #24]
  4131c4:	ldr	x0, [x0, #32]
  4131c8:	cmp	x0, #0x0
  4131cc:	b.eq	4131dc <sqrt@plt+0x113fc>  // b.none
  4131d0:	ldr	x0, [sp, #24]
  4131d4:	ldr	x0, [x0, #32]
  4131d8:	bl	401c20 <_ZdaPv@plt>
  4131dc:	ldr	x0, [sp, #24]
  4131e0:	ldr	x0, [x0, #8]
  4131e4:	bl	401a40 <free@plt>
  4131e8:	ldr	x0, [sp, #24]
  4131ec:	ldr	x0, [x0]
  4131f0:	cmp	x0, #0x0
  4131f4:	b.eq	413204 <sqrt@plt+0x11424>  // b.none
  4131f8:	ldr	x0, [sp, #24]
  4131fc:	ldr	x0, [x0]
  413200:	bl	401a00 <fclose@plt>
  413204:	nop
  413208:	ldp	x29, x30, [sp], #32
  41320c:	ret
  413210:	stp	x29, x30, [sp, #-80]!
  413214:	mov	x29, sp
  413218:	str	x0, [sp, #24]
  41321c:	ldr	x0, [sp, #24]
  413220:	ldr	x0, [x0]
  413224:	cmp	x0, #0x0
  413228:	b.ne	413234 <sqrt@plt+0x11454>  // b.any
  41322c:	mov	w0, #0x0                   	// #0
  413230:	b	413468 <sqrt@plt+0x11688>
  413234:	ldr	x0, [sp, #24]
  413238:	ldr	x0, [x0, #32]
  41323c:	cmp	x0, #0x0
  413240:	b.ne	413264 <sqrt@plt+0x11484>  // b.any
  413244:	mov	x0, #0x80                  	// #128
  413248:	bl	401960 <_Znam@plt>
  41324c:	mov	x1, x0
  413250:	ldr	x0, [sp, #24]
  413254:	str	x1, [x0, #32]
  413258:	ldr	x0, [sp, #24]
  41325c:	mov	w1, #0x80                  	// #128
  413260:	str	w1, [x0, #20]
  413264:	str	wzr, [sp, #76]
  413268:	ldr	x0, [sp, #24]
  41326c:	ldr	x0, [x0]
  413270:	bl	401b60 <getc@plt>
  413274:	str	w0, [sp, #60]
  413278:	ldr	w0, [sp, #60]
  41327c:	cmn	w0, #0x1
  413280:	b.eq	4133a0 <sqrt@plt+0x115c0>  // b.none
  413284:	ldr	w0, [sp, #60]
  413288:	bl	4179c4 <sqrt@plt+0x15be4>
  41328c:	cmp	w0, #0x0
  413290:	cset	w0, ne  // ne = any
  413294:	and	w0, w0, #0xff
  413298:	cmp	w0, #0x0
  41329c:	b.eq	4132d8 <sqrt@plt+0x114f8>  // b.none
  4132a0:	add	x0, sp, #0x20
  4132a4:	ldr	w1, [sp, #60]
  4132a8:	bl	412874 <sqrt@plt+0x10a94>
  4132ac:	add	x1, sp, #0x20
  4132b0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4132b4:	add	x4, x0, #0x48
  4132b8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4132bc:	add	x3, x0, #0x48
  4132c0:	mov	x2, x1
  4132c4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4132c8:	add	x1, x0, #0x3b0
  4132cc:	ldr	x0, [sp, #24]
  4132d0:	bl	413470 <sqrt@plt+0x11690>
  4132d4:	b	413268 <sqrt@plt+0x11488>
  4132d8:	ldr	w0, [sp, #76]
  4132dc:	add	w1, w0, #0x1
  4132e0:	ldr	x0, [sp, #24]
  4132e4:	ldr	w0, [x0, #20]
  4132e8:	cmp	w1, w0
  4132ec:	b.lt	413368 <sqrt@plt+0x11588>  // b.tstop
  4132f0:	ldr	x0, [sp, #24]
  4132f4:	ldr	x0, [x0, #32]
  4132f8:	str	x0, [sp, #48]
  4132fc:	ldr	x0, [sp, #24]
  413300:	ldr	w0, [x0, #20]
  413304:	lsl	w0, w0, #1
  413308:	sxtw	x0, w0
  41330c:	bl	401960 <_Znam@plt>
  413310:	mov	x1, x0
  413314:	ldr	x0, [sp, #24]
  413318:	str	x1, [x0, #32]
  41331c:	ldr	x0, [sp, #24]
  413320:	ldr	x3, [x0, #32]
  413324:	ldr	x0, [sp, #24]
  413328:	ldr	w0, [x0, #20]
  41332c:	sxtw	x0, w0
  413330:	mov	x2, x0
  413334:	ldr	x1, [sp, #48]
  413338:	mov	x0, x3
  41333c:	bl	401980 <memcpy@plt>
  413340:	ldr	x0, [sp, #48]
  413344:	cmp	x0, #0x0
  413348:	b.eq	413354 <sqrt@plt+0x11574>  // b.none
  41334c:	ldr	x0, [sp, #48]
  413350:	bl	401c20 <_ZdaPv@plt>
  413354:	ldr	x0, [sp, #24]
  413358:	ldr	w0, [x0, #20]
  41335c:	lsl	w1, w0, #1
  413360:	ldr	x0, [sp, #24]
  413364:	str	w1, [x0, #20]
  413368:	ldr	x0, [sp, #24]
  41336c:	ldr	x1, [x0, #32]
  413370:	ldr	w0, [sp, #76]
  413374:	add	w2, w0, #0x1
  413378:	str	w2, [sp, #76]
  41337c:	sxtw	x0, w0
  413380:	add	x0, x1, x0
  413384:	ldr	w1, [sp, #60]
  413388:	and	w1, w1, #0xff
  41338c:	strb	w1, [x0]
  413390:	ldr	w0, [sp, #60]
  413394:	cmp	w0, #0xa
  413398:	b.eq	4133a8 <sqrt@plt+0x115c8>  // b.none
  41339c:	b	413268 <sqrt@plt+0x11488>
  4133a0:	nop
  4133a4:	b	4133ac <sqrt@plt+0x115cc>
  4133a8:	nop
  4133ac:	ldr	w0, [sp, #76]
  4133b0:	cmp	w0, #0x0
  4133b4:	b.eq	413460 <sqrt@plt+0x11680>  // b.none
  4133b8:	ldr	x0, [sp, #24]
  4133bc:	ldr	x1, [x0, #32]
  4133c0:	ldrsw	x0, [sp, #76]
  4133c4:	add	x0, x1, x0
  4133c8:	strb	wzr, [x0]
  4133cc:	ldr	x0, [sp, #24]
  4133d0:	ldr	w0, [x0, #16]
  4133d4:	add	w1, w0, #0x1
  4133d8:	ldr	x0, [sp, #24]
  4133dc:	str	w1, [x0, #16]
  4133e0:	ldr	x0, [sp, #24]
  4133e4:	ldr	x0, [x0, #32]
  4133e8:	str	x0, [sp, #64]
  4133ec:	ldr	x0, [sp, #64]
  4133f0:	ldrb	w0, [x0]
  4133f4:	mov	w1, w0
  4133f8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  4133fc:	add	x0, x0, #0xa38
  413400:	bl	408b4c <sqrt@plt+0x6d6c>
  413404:	cmp	w0, #0x0
  413408:	cset	w0, ne  // ne = any
  41340c:	and	w0, w0, #0xff
  413410:	cmp	w0, #0x0
  413414:	b.eq	413428 <sqrt@plt+0x11648>  // b.none
  413418:	ldr	x0, [sp, #64]
  41341c:	add	x0, x0, #0x1
  413420:	str	x0, [sp, #64]
  413424:	b	4133ec <sqrt@plt+0x1160c>
  413428:	ldr	x0, [sp, #64]
  41342c:	ldrb	w0, [x0]
  413430:	cmp	w0, #0x0
  413434:	b.eq	413264 <sqrt@plt+0x11484>  // b.none
  413438:	ldr	x0, [sp, #24]
  41343c:	ldr	w0, [x0, #24]
  413440:	cmp	w0, #0x0
  413444:	b.eq	413458 <sqrt@plt+0x11678>  // b.none
  413448:	ldr	x0, [sp, #64]
  41344c:	ldrb	w0, [x0]
  413450:	cmp	w0, #0x23
  413454:	b.eq	413264 <sqrt@plt+0x11484>  // b.none
  413458:	mov	w0, #0x1                   	// #1
  41345c:	b	413468 <sqrt@plt+0x11688>
  413460:	nop
  413464:	mov	w0, #0x0                   	// #0
  413468:	ldp	x29, x30, [sp], #80
  41346c:	ret
  413470:	stp	x29, x30, [sp, #-64]!
  413474:	mov	x29, sp
  413478:	str	x0, [sp, #56]
  41347c:	str	x1, [sp, #48]
  413480:	str	x2, [sp, #40]
  413484:	str	x3, [sp, #32]
  413488:	str	x4, [sp, #24]
  41348c:	ldr	x0, [sp, #56]
  413490:	ldr	w0, [x0, #28]
  413494:	cmp	w0, #0x0
  413498:	b.ne	4134c8 <sqrt@plt+0x116e8>  // b.any
  41349c:	ldr	x0, [sp, #56]
  4134a0:	ldr	x6, [x0, #8]
  4134a4:	ldr	x0, [sp, #56]
  4134a8:	ldr	w0, [x0, #16]
  4134ac:	ldr	x5, [sp, #24]
  4134b0:	ldr	x4, [sp, #32]
  4134b4:	ldr	x3, [sp, #40]
  4134b8:	ldr	x2, [sp, #48]
  4134bc:	mov	w1, w0
  4134c0:	mov	x0, x6
  4134c4:	bl	413054 <sqrt@plt+0x11274>
  4134c8:	nop
  4134cc:	ldp	x29, x30, [sp], #64
  4134d0:	ret
  4134d4:	stp	x29, x30, [sp, #-80]!
  4134d8:	mov	x29, sp
  4134dc:	str	x0, [sp, #24]
  4134e0:	ldr	x0, [sp, #24]
  4134e4:	bl	41bb08 <sqrt@plt+0x19d28>
  4134e8:	str	x0, [sp, #72]
  4134ec:	ldr	x0, [sp, #72]
  4134f0:	cmp	x0, #0x0
  4134f4:	b.eq	413758 <sqrt@plt+0x11978>  // b.none
  4134f8:	ldr	x0, [sp, #72]
  4134fc:	ldrb	w0, [x0]
  413500:	cmp	w0, #0x63
  413504:	b.ne	41369c <sqrt@plt+0x118bc>  // b.any
  413508:	ldr	x0, [sp, #72]
  41350c:	add	x0, x0, #0x1
  413510:	ldrb	w0, [x0]
  413514:	cmp	w0, #0x68
  413518:	b.ne	41369c <sqrt@plt+0x118bc>  // b.any
  41351c:	ldr	x0, [sp, #72]
  413520:	add	x0, x0, #0x2
  413524:	ldrb	w0, [x0]
  413528:	cmp	w0, #0x61
  41352c:	b.ne	41369c <sqrt@plt+0x118bc>  // b.any
  413530:	ldr	x0, [sp, #72]
  413534:	add	x0, x0, #0x3
  413538:	ldrb	w0, [x0]
  41353c:	cmp	w0, #0x72
  413540:	b.ne	41369c <sqrt@plt+0x118bc>  // b.any
  413544:	ldr	x0, [sp, #72]
  413548:	add	x0, x0, #0x4
  41354c:	ldrb	w0, [x0]
  413550:	cmp	w0, #0x2f
  413554:	b.ls	41369c <sqrt@plt+0x118bc>  // b.plast
  413558:	ldr	x0, [sp, #72]
  41355c:	add	x0, x0, #0x4
  413560:	ldrb	w0, [x0]
  413564:	cmp	w0, #0x39
  413568:	b.hi	41369c <sqrt@plt+0x118bc>  // b.pmore
  41356c:	ldr	x0, [sp, #72]
  413570:	add	x0, x0, #0x4
  413574:	ldrb	w0, [x0]
  413578:	sub	w0, w0, #0x30
  41357c:	str	w0, [sp, #68]
  413580:	ldr	x0, [sp, #72]
  413584:	add	x0, x0, #0x5
  413588:	ldrb	w0, [x0]
  41358c:	cmp	w0, #0x0
  413590:	b.ne	41359c <sqrt@plt+0x117bc>  // b.any
  413594:	ldr	w0, [sp, #68]
  413598:	b	41375c <sqrt@plt+0x1197c>
  41359c:	ldr	w0, [sp, #68]
  4135a0:	cmp	w0, #0x0
  4135a4:	b.le	41369c <sqrt@plt+0x118bc>
  4135a8:	ldr	x0, [sp, #72]
  4135ac:	add	x0, x0, #0x5
  4135b0:	ldrb	w0, [x0]
  4135b4:	cmp	w0, #0x2f
  4135b8:	b.ls	41369c <sqrt@plt+0x118bc>  // b.plast
  4135bc:	ldr	x0, [sp, #72]
  4135c0:	add	x0, x0, #0x5
  4135c4:	ldrb	w0, [x0]
  4135c8:	cmp	w0, #0x39
  4135cc:	b.hi	41369c <sqrt@plt+0x118bc>  // b.pmore
  4135d0:	ldr	w1, [sp, #68]
  4135d4:	mov	w0, w1
  4135d8:	lsl	w0, w0, #2
  4135dc:	add	w0, w0, w1
  4135e0:	lsl	w0, w0, #1
  4135e4:	mov	w1, w0
  4135e8:	ldr	x0, [sp, #72]
  4135ec:	add	x0, x0, #0x5
  4135f0:	ldrb	w0, [x0]
  4135f4:	sub	w0, w0, #0x30
  4135f8:	add	w0, w1, w0
  4135fc:	str	w0, [sp, #68]
  413600:	ldr	x0, [sp, #72]
  413604:	add	x0, x0, #0x6
  413608:	ldrb	w0, [x0]
  41360c:	cmp	w0, #0x0
  413610:	b.ne	41361c <sqrt@plt+0x1183c>  // b.any
  413614:	ldr	w0, [sp, #68]
  413618:	b	41375c <sqrt@plt+0x1197c>
  41361c:	ldr	x0, [sp, #72]
  413620:	add	x0, x0, #0x6
  413624:	ldrb	w0, [x0]
  413628:	cmp	w0, #0x2f
  41362c:	b.ls	41369c <sqrt@plt+0x118bc>  // b.plast
  413630:	ldr	x0, [sp, #72]
  413634:	add	x0, x0, #0x6
  413638:	ldrb	w0, [x0]
  41363c:	cmp	w0, #0x39
  413640:	b.hi	41369c <sqrt@plt+0x118bc>  // b.pmore
  413644:	ldr	w1, [sp, #68]
  413648:	mov	w0, w1
  41364c:	lsl	w0, w0, #2
  413650:	add	w0, w0, w1
  413654:	lsl	w0, w0, #1
  413658:	mov	w1, w0
  41365c:	ldr	x0, [sp, #72]
  413660:	add	x0, x0, #0x6
  413664:	ldrb	w0, [x0]
  413668:	sub	w0, w0, #0x30
  41366c:	add	w0, w1, w0
  413670:	str	w0, [sp, #68]
  413674:	ldr	x0, [sp, #72]
  413678:	add	x0, x0, #0x7
  41367c:	ldrb	w0, [x0]
  413680:	cmp	w0, #0x0
  413684:	b.ne	41369c <sqrt@plt+0x118bc>  // b.any
  413688:	ldr	w0, [sp, #68]
  41368c:	cmp	w0, #0x7f
  413690:	b.gt	41369c <sqrt@plt+0x118bc>
  413694:	ldr	w0, [sp, #68]
  413698:	b	41375c <sqrt@plt+0x1197c>
  41369c:	ldr	x0, [sp, #72]
  4136a0:	bl	41eff8 <_ZdlPvm@@Base+0x30e8>
  4136a4:	cmp	x0, #0x0
  4136a8:	cset	w0, ne  // ne = any
  4136ac:	and	w0, w0, #0xff
  4136b0:	cmp	w0, #0x0
  4136b4:	b.eq	4136d0 <sqrt@plt+0x118f0>  // b.none
  4136b8:	ldr	x0, [sp, #72]
  4136bc:	add	x0, x0, #0x1
  4136c0:	add	x1, sp, #0x28
  4136c4:	mov	w2, #0x10                  	// #16
  4136c8:	bl	401a30 <strtol@plt>
  4136cc:	b	41375c <sqrt@plt+0x1197c>
  4136d0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4136d4:	add	x1, x0, #0x3d8
  4136d8:	add	x0, sp, #0x30
  4136dc:	ldrh	w2, [x1]
  4136e0:	strh	w2, [x0]
  4136e4:	ldrb	w1, [x1, #2]
  4136e8:	strb	w1, [x0, #2]
  4136ec:	ldr	x0, [sp, #72]
  4136f0:	add	x0, x0, #0x1
  4136f4:	ldrb	w0, [x0]
  4136f8:	cmp	w0, #0x0
  4136fc:	b.ne	413714 <sqrt@plt+0x11934>  // b.any
  413700:	ldr	x0, [sp, #72]
  413704:	ldrb	w0, [x0]
  413708:	strb	w0, [sp, #49]
  41370c:	add	x0, sp, #0x30
  413710:	str	x0, [sp, #72]
  413714:	ldr	x0, [sp, #72]
  413718:	bl	41a314 <sqrt@plt+0x18534>
  41371c:	str	x0, [sp, #56]
  413720:	ldr	x0, [sp, #56]
  413724:	cmp	x0, #0x0
  413728:	b.eq	413758 <sqrt@plt+0x11978>  // b.none
  41372c:	mov	w1, #0x5f                  	// #95
  413730:	ldr	x0, [sp, #56]
  413734:	bl	401a50 <strchr@plt>
  413738:	cmp	x0, #0x0
  41373c:	b.ne	413758 <sqrt@plt+0x11978>  // b.any
  413740:	add	x0, sp, #0x20
  413744:	mov	w2, #0x10                  	// #16
  413748:	mov	x1, x0
  41374c:	ldr	x0, [sp, #56]
  413750:	bl	401a30 <strtol@plt>
  413754:	b	41375c <sqrt@plt+0x1197c>
  413758:	mov	w0, #0xffffffff            	// #-1
  41375c:	ldp	x29, x30, [sp], #80
  413760:	ret
  413764:	stp	x29, x30, [sp, #-32]!
  413768:	mov	x29, sp
  41376c:	str	x0, [sp, #24]
  413770:	str	x1, [sp, #16]
  413774:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  413778:	add	x1, x0, #0xb60
  41377c:	ldr	x0, [sp, #24]
  413780:	str	x1, [x0]
  413784:	ldr	x0, [sp, #24]
  413788:	str	wzr, [x0, #8]
  41378c:	ldr	x0, [sp, #24]
  413790:	str	xzr, [x0, #16]
  413794:	ldr	x0, [sp, #24]
  413798:	str	wzr, [x0, #24]
  41379c:	ldr	x0, [sp, #24]
  4137a0:	str	wzr, [x0, #28]
  4137a4:	ldr	x0, [sp, #24]
  4137a8:	str	xzr, [x0, #64]
  4137ac:	ldr	x0, [sp, #24]
  4137b0:	str	wzr, [x0, #72]
  4137b4:	ldr	x0, [sp, #24]
  4137b8:	str	xzr, [x0, #80]
  4137bc:	ldr	x0, [sp, #24]
  4137c0:	str	wzr, [x0, #88]
  4137c4:	ldr	x0, [sp, #24]
  4137c8:	str	wzr, [x0, #92]
  4137cc:	ldr	x0, [sp, #24]
  4137d0:	str	xzr, [x0, #96]
  4137d4:	ldr	x0, [sp, #16]
  4137d8:	bl	4019b0 <strlen@plt>
  4137dc:	add	x0, x0, #0x1
  4137e0:	bl	401960 <_Znam@plt>
  4137e4:	mov	x1, x0
  4137e8:	ldr	x0, [sp, #24]
  4137ec:	str	x1, [x0, #32]
  4137f0:	ldr	x0, [sp, #24]
  4137f4:	ldr	x0, [x0, #32]
  4137f8:	ldr	x1, [sp, #16]
  4137fc:	bl	401a90 <strcpy@plt>
  413800:	ldr	x0, [sp, #24]
  413804:	str	xzr, [x0, #40]
  413808:	ldr	x0, [sp, #24]
  41380c:	str	xzr, [x0, #48]
  413810:	ldr	x0, [sp, #24]
  413814:	str	wzr, [x0, #56]
  413818:	nop
  41381c:	ldp	x29, x30, [sp], #32
  413820:	ret
  413824:	stp	x29, x30, [sp, #-80]!
  413828:	mov	x29, sp
  41382c:	str	x19, [sp, #16]
  413830:	str	x0, [sp, #40]
  413834:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  413838:	add	x1, x0, #0xb60
  41383c:	ldr	x0, [sp, #40]
  413840:	str	x1, [x0]
  413844:	str	wzr, [sp, #76]
  413848:	ldr	x0, [sp, #40]
  41384c:	ldr	w0, [x0, #88]
  413850:	ldr	w1, [sp, #76]
  413854:	cmp	w1, w0
  413858:	b.ge	4138ec <sqrt@plt+0x11b0c>  // b.tcont
  41385c:	ldr	x0, [sp, #40]
  413860:	ldr	x2, [x0, #80]
  413864:	ldrsw	x1, [sp, #76]
  413868:	mov	x0, x1
  41386c:	lsl	x0, x0, #2
  413870:	add	x0, x0, x1
  413874:	lsl	x0, x0, #3
  413878:	add	x0, x2, x0
  41387c:	ldr	x0, [x0, #32]
  413880:	cmp	x0, #0x0
  413884:	b.eq	4138dc <sqrt@plt+0x11afc>  // b.none
  413888:	ldr	x0, [sp, #40]
  41388c:	ldr	x2, [x0, #80]
  413890:	ldrsw	x1, [sp, #76]
  413894:	mov	x0, x1
  413898:	lsl	x0, x0, #2
  41389c:	add	x0, x0, x1
  4138a0:	lsl	x0, x0, #3
  4138a4:	add	x0, x2, x0
  4138a8:	ldr	x0, [x0, #32]
  4138ac:	cmp	x0, #0x0
  4138b0:	b.eq	4138dc <sqrt@plt+0x11afc>  // b.none
  4138b4:	ldr	x0, [sp, #40]
  4138b8:	ldr	x2, [x0, #80]
  4138bc:	ldrsw	x1, [sp, #76]
  4138c0:	mov	x0, x1
  4138c4:	lsl	x0, x0, #2
  4138c8:	add	x0, x0, x1
  4138cc:	lsl	x0, x0, #3
  4138d0:	add	x0, x2, x0
  4138d4:	ldr	x0, [x0, #32]
  4138d8:	bl	401c20 <_ZdaPv@plt>
  4138dc:	ldr	w0, [sp, #76]
  4138e0:	add	w0, w0, #0x1
  4138e4:	str	w0, [sp, #76]
  4138e8:	b	413848 <sqrt@plt+0x11a68>
  4138ec:	ldr	x0, [sp, #40]
  4138f0:	ldr	x0, [x0, #80]
  4138f4:	cmp	x0, #0x0
  4138f8:	b.eq	413908 <sqrt@plt+0x11b28>  // b.none
  4138fc:	ldr	x0, [sp, #40]
  413900:	ldr	x0, [x0, #80]
  413904:	bl	401c20 <_ZdaPv@plt>
  413908:	ldr	x0, [sp, #40]
  41390c:	ldr	x0, [x0, #64]
  413910:	cmp	x0, #0x0
  413914:	b.eq	413924 <sqrt@plt+0x11b44>  // b.none
  413918:	ldr	x0, [sp, #40]
  41391c:	ldr	x0, [x0, #64]
  413920:	bl	401c20 <_ZdaPv@plt>
  413924:	ldr	x0, [sp, #40]
  413928:	ldr	x0, [x0, #16]
  41392c:	cmp	x0, #0x0
  413930:	b.eq	4139c4 <sqrt@plt+0x11be4>  // b.none
  413934:	str	wzr, [sp, #72]
  413938:	ldr	w0, [sp, #72]
  41393c:	cmp	w0, #0x1f6
  413940:	b.gt	4139a8 <sqrt@plt+0x11bc8>
  413944:	ldr	x0, [sp, #40]
  413948:	ldr	x1, [x0, #16]
  41394c:	ldrsw	x0, [sp, #72]
  413950:	lsl	x0, x0, #3
  413954:	add	x0, x1, x0
  413958:	ldr	x0, [x0]
  41395c:	str	x0, [sp, #64]
  413960:	ldr	x0, [sp, #64]
  413964:	cmp	x0, #0x0
  413968:	b.eq	413998 <sqrt@plt+0x11bb8>  // b.none
  41396c:	ldr	x0, [sp, #64]
  413970:	str	x0, [sp, #56]
  413974:	ldr	x0, [sp, #64]
  413978:	ldr	x0, [x0, #24]
  41397c:	str	x0, [sp, #64]
  413980:	ldr	x0, [sp, #56]
  413984:	cmp	x0, #0x0
  413988:	b.eq	413960 <sqrt@plt+0x11b80>  // b.none
  41398c:	mov	x1, #0x20                  	// #32
  413990:	bl	41bf10 <_ZdlPvm@@Base>
  413994:	b	413960 <sqrt@plt+0x11b80>
  413998:	ldr	w0, [sp, #72]
  41399c:	add	w0, w0, #0x1
  4139a0:	str	w0, [sp, #72]
  4139a4:	b	413938 <sqrt@plt+0x11b58>
  4139a8:	ldr	x0, [sp, #40]
  4139ac:	ldr	x0, [x0, #16]
  4139b0:	cmp	x0, #0x0
  4139b4:	b.eq	4139c4 <sqrt@plt+0x11be4>  // b.none
  4139b8:	ldr	x0, [sp, #40]
  4139bc:	ldr	x0, [x0, #16]
  4139c0:	bl	401c20 <_ZdaPv@plt>
  4139c4:	ldr	x0, [sp, #40]
  4139c8:	ldr	x0, [x0, #32]
  4139cc:	cmp	x0, #0x0
  4139d0:	b.eq	4139e0 <sqrt@plt+0x11c00>  // b.none
  4139d4:	ldr	x0, [sp, #40]
  4139d8:	ldr	x0, [x0, #32]
  4139dc:	bl	401c20 <_ZdaPv@plt>
  4139e0:	ldr	x0, [sp, #40]
  4139e4:	ldr	x0, [x0, #40]
  4139e8:	cmp	x0, #0x0
  4139ec:	b.eq	4139fc <sqrt@plt+0x11c1c>  // b.none
  4139f0:	ldr	x0, [sp, #40]
  4139f4:	ldr	x0, [x0, #40]
  4139f8:	bl	401c20 <_ZdaPv@plt>
  4139fc:	ldr	x0, [sp, #40]
  413a00:	ldr	x0, [x0, #96]
  413a04:	cmp	x0, #0x0
  413a08:	b.eq	413a50 <sqrt@plt+0x11c70>  // b.none
  413a0c:	ldr	x0, [sp, #40]
  413a10:	ldr	x0, [x0, #96]
  413a14:	str	x0, [sp, #48]
  413a18:	ldr	x0, [sp, #40]
  413a1c:	ldr	x0, [x0, #96]
  413a20:	ldr	x1, [x0]
  413a24:	ldr	x0, [sp, #40]
  413a28:	str	x1, [x0, #96]
  413a2c:	ldr	x19, [sp, #48]
  413a30:	cmp	x19, #0x0
  413a34:	b.eq	4139fc <sqrt@plt+0x11c1c>  // b.none
  413a38:	mov	x0, x19
  413a3c:	bl	414014 <sqrt@plt+0x12234>
  413a40:	mov	x1, #0x18                  	// #24
  413a44:	mov	x0, x19
  413a48:	bl	41bf10 <_ZdlPvm@@Base>
  413a4c:	b	4139fc <sqrt@plt+0x11c1c>
  413a50:	nop
  413a54:	ldr	x19, [sp, #16]
  413a58:	ldp	x29, x30, [sp], #80
  413a5c:	ret
  413a60:	stp	x29, x30, [sp, #-32]!
  413a64:	mov	x29, sp
  413a68:	str	x0, [sp, #24]
  413a6c:	ldr	x0, [sp, #24]
  413a70:	bl	413824 <sqrt@plt+0x11a44>
  413a74:	mov	x1, #0x68                  	// #104
  413a78:	ldr	x0, [sp, #24]
  413a7c:	bl	41bf10 <_ZdlPvm@@Base>
  413a80:	ldp	x29, x30, [sp], #32
  413a84:	ret
  413a88:	stp	x29, x30, [sp, #-48]!
  413a8c:	mov	x29, sp
  413a90:	str	w0, [sp, #28]
  413a94:	str	w1, [sp, #24]
  413a98:	str	w2, [sp, #20]
  413a9c:	ldr	w0, [sp, #24]
  413aa0:	cmp	w0, #0x0
  413aa4:	b.lt	413abc <sqrt@plt+0x11cdc>  // b.tstop
  413aa8:	ldr	w0, [sp, #20]
  413aac:	cmp	w0, #0x0
  413ab0:	b.le	413abc <sqrt@plt+0x11cdc>
  413ab4:	mov	w0, #0x1                   	// #1
  413ab8:	b	413ac0 <sqrt@plt+0x11ce0>
  413abc:	mov	w0, #0x0                   	// #0
  413ac0:	mov	w3, w0
  413ac4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  413ac8:	add	x2, x0, #0x3e0
  413acc:	mov	w1, #0xea                  	// #234
  413ad0:	mov	w0, w3
  413ad4:	bl	408a68 <sqrt@plt+0x6c88>
  413ad8:	ldr	w0, [sp, #20]
  413adc:	lsr	w1, w0, #31
  413ae0:	add	w0, w1, w0
  413ae4:	asr	w0, w0, #1
  413ae8:	str	w0, [sp, #44]
  413aec:	ldr	w0, [sp, #24]
  413af0:	cmp	w0, #0x0
  413af4:	b.ne	413b00 <sqrt@plt+0x11d20>  // b.any
  413af8:	mov	w0, #0x0                   	// #0
  413afc:	b	413bec <sqrt@plt+0x11e0c>
  413b00:	ldr	w0, [sp, #28]
  413b04:	cmp	w0, #0x0
  413b08:	b.lt	413b7c <sqrt@plt+0x11d9c>  // b.tstop
  413b0c:	mov	w1, #0x7fffffff            	// #2147483647
  413b10:	ldr	w0, [sp, #44]
  413b14:	sub	w1, w1, w0
  413b18:	ldr	w0, [sp, #24]
  413b1c:	sdiv	w0, w1, w0
  413b20:	ldr	w1, [sp, #28]
  413b24:	cmp	w1, w0
  413b28:	b.gt	413b4c <sqrt@plt+0x11d6c>
  413b2c:	ldr	w1, [sp, #28]
  413b30:	ldr	w0, [sp, #24]
  413b34:	mul	w1, w1, w0
  413b38:	ldr	w0, [sp, #44]
  413b3c:	add	w1, w1, w0
  413b40:	ldr	w0, [sp, #20]
  413b44:	sdiv	w0, w1, w0
  413b48:	b	413bec <sqrt@plt+0x11e0c>
  413b4c:	ldr	w0, [sp, #28]
  413b50:	scvtf	d1, w0
  413b54:	ldr	w0, [sp, #24]
  413b58:	scvtf	d0, w0
  413b5c:	fmul	d1, d1, d0
  413b60:	ldr	w0, [sp, #20]
  413b64:	scvtf	d0, w0
  413b68:	fdiv	d1, d1, d0
  413b6c:	fmov	d0, #5.000000000000000000e-01
  413b70:	fadd	d0, d1, d0
  413b74:	fcvtzs	w0, d0
  413b78:	b	413bec <sqrt@plt+0x11e0c>
  413b7c:	ldr	w0, [sp, #28]
  413b80:	neg	w1, w0
  413b84:	ldr	w0, [sp, #44]
  413b88:	mov	w2, #0x80000000            	// #-2147483648
  413b8c:	sub	w2, w2, w0
  413b90:	ldr	w0, [sp, #24]
  413b94:	udiv	w0, w2, w0
  413b98:	cmp	w1, w0
  413b9c:	b.hi	413bc0 <sqrt@plt+0x11de0>  // b.pmore
  413ba0:	ldr	w1, [sp, #28]
  413ba4:	ldr	w0, [sp, #24]
  413ba8:	mul	w1, w1, w0
  413bac:	ldr	w0, [sp, #44]
  413bb0:	sub	w1, w1, w0
  413bb4:	ldr	w0, [sp, #20]
  413bb8:	sdiv	w0, w1, w0
  413bbc:	b	413bec <sqrt@plt+0x11e0c>
  413bc0:	ldr	w0, [sp, #28]
  413bc4:	scvtf	d1, w0
  413bc8:	ldr	w0, [sp, #24]
  413bcc:	scvtf	d0, w0
  413bd0:	fmul	d1, d1, d0
  413bd4:	ldr	w0, [sp, #20]
  413bd8:	scvtf	d0, w0
  413bdc:	fdiv	d1, d1, d0
  413be0:	fmov	d0, #5.000000000000000000e-01
  413be4:	fsub	d0, d1, d0
  413be8:	fcvtzs	w0, d0
  413bec:	ldp	x29, x30, [sp], #48
  413bf0:	ret
  413bf4:	stp	x29, x30, [sp, #-32]!
  413bf8:	mov	x29, sp
  413bfc:	str	w0, [sp, #28]
  413c00:	str	w1, [sp, #24]
  413c04:	str	w2, [sp, #20]
  413c08:	str	w3, [sp, #16]
  413c0c:	ldr	w0, [sp, #24]
  413c10:	cmp	w0, #0x0
  413c14:	b.lt	413c38 <sqrt@plt+0x11e58>  // b.tstop
  413c18:	ldr	w0, [sp, #20]
  413c1c:	cmp	w0, #0x0
  413c20:	b.le	413c38 <sqrt@plt+0x11e58>
  413c24:	ldr	w0, [sp, #16]
  413c28:	cmp	w0, #0x0
  413c2c:	b.le	413c38 <sqrt@plt+0x11e58>
  413c30:	mov	w0, #0x1                   	// #1
  413c34:	b	413c3c <sqrt@plt+0x11e5c>
  413c38:	mov	w0, #0x0                   	// #0
  413c3c:	mov	w3, w0
  413c40:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  413c44:	add	x2, x0, #0x3e0
  413c48:	mov	w1, #0xfc                  	// #252
  413c4c:	mov	w0, w3
  413c50:	bl	408a68 <sqrt@plt+0x6c88>
  413c54:	ldr	w0, [sp, #24]
  413c58:	cmp	w0, #0x0
  413c5c:	b.ne	413c68 <sqrt@plt+0x11e88>  // b.any
  413c60:	mov	w0, #0x0                   	// #0
  413c64:	b	413d08 <sqrt@plt+0x11f28>
  413c68:	ldr	w0, [sp, #28]
  413c6c:	cmp	w0, #0x0
  413c70:	b.lt	413cc0 <sqrt@plt+0x11ee0>  // b.tstop
  413c74:	ldr	w0, [sp, #28]
  413c78:	scvtf	d1, w0
  413c7c:	ldr	w0, [sp, #24]
  413c80:	scvtf	d0, w0
  413c84:	fmul	d1, d1, d0
  413c88:	ldr	w0, [sp, #20]
  413c8c:	scvtf	d0, w0
  413c90:	fdiv	d1, d1, d0
  413c94:	ldr	w0, [sp, #16]
  413c98:	scvtf	d0, w0
  413c9c:	mov	x0, #0x400000000000        	// #70368744177664
  413ca0:	movk	x0, #0x408f, lsl #48
  413ca4:	fmov	d2, x0
  413ca8:	fdiv	d0, d0, d2
  413cac:	fmul	d1, d1, d0
  413cb0:	fmov	d0, #5.000000000000000000e-01
  413cb4:	fadd	d0, d1, d0
  413cb8:	fcvtzs	w0, d0
  413cbc:	b	413d08 <sqrt@plt+0x11f28>
  413cc0:	ldr	w0, [sp, #28]
  413cc4:	scvtf	d1, w0
  413cc8:	ldr	w0, [sp, #24]
  413ccc:	scvtf	d0, w0
  413cd0:	fmul	d1, d1, d0
  413cd4:	ldr	w0, [sp, #20]
  413cd8:	scvtf	d0, w0
  413cdc:	fdiv	d1, d1, d0
  413ce0:	ldr	w0, [sp, #16]
  413ce4:	scvtf	d0, w0
  413ce8:	mov	x0, #0x400000000000        	// #70368744177664
  413cec:	movk	x0, #0x408f, lsl #48
  413cf0:	fmov	d2, x0
  413cf4:	fdiv	d0, d0, d2
  413cf8:	fmul	d1, d1, d0
  413cfc:	fmov	d0, #5.000000000000000000e-01
  413d00:	fsub	d0, d1, d0
  413d04:	fcvtzs	w0, d0
  413d08:	ldp	x29, x30, [sp], #32
  413d0c:	ret
  413d10:	stp	x29, x30, [sp, #-48]!
  413d14:	mov	x29, sp
  413d18:	str	x0, [sp, #24]
  413d1c:	strb	w1, [sp, #23]
  413d20:	str	xzr, [sp, #40]
  413d24:	ldrb	w0, [sp, #23]
  413d28:	cmp	w0, #0x70
  413d2c:	b.eq	413d68 <sqrt@plt+0x11f88>  // b.none
  413d30:	cmp	w0, #0x70
  413d34:	b.gt	413d94 <sqrt@plt+0x11fb4>
  413d38:	cmp	w0, #0x69
  413d3c:	b.eq	413d5c <sqrt@plt+0x11f7c>  // b.none
  413d40:	cmp	w0, #0x69
  413d44:	b.gt	413d94 <sqrt@plt+0x11fb4>
  413d48:	cmp	w0, #0x50
  413d4c:	b.eq	413d78 <sqrt@plt+0x11f98>  // b.none
  413d50:	cmp	w0, #0x63
  413d54:	b.eq	413d84 <sqrt@plt+0x11fa4>  // b.none
  413d58:	b	413d94 <sqrt@plt+0x11fb4>
  413d5c:	fmov	d0, #1.000000000000000000e+00
  413d60:	str	d0, [sp, #40]
  413d64:	b	413dac <sqrt@plt+0x11fcc>
  413d68:	mov	x0, #0x4052000000000000    	// #4634766966517661696
  413d6c:	fmov	d0, x0
  413d70:	str	d0, [sp, #40]
  413d74:	b	413dac <sqrt@plt+0x11fcc>
  413d78:	fmov	d0, #6.000000000000000000e+00
  413d7c:	str	d0, [sp, #40]
  413d80:	b	413dac <sqrt@plt+0x11fcc>
  413d84:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  413d88:	ldr	d0, [x0, #2880]
  413d8c:	str	d0, [sp, #40]
  413d90:	b	413dac <sqrt@plt+0x11fcc>
  413d94:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  413d98:	add	x2, x0, #0x3e0
  413d9c:	mov	w1, #0x11f                 	// #287
  413da0:	mov	w0, #0x0                   	// #0
  413da4:	bl	408a68 <sqrt@plt+0x6c88>
  413da8:	nop
  413dac:	ldr	d0, [sp, #40]
  413db0:	fcmp	d0, #0.0
  413db4:	b.eq	413dd8 <sqrt@plt+0x11ff8>  // b.none
  413db8:	ldr	x0, [sp, #24]
  413dbc:	ldr	d1, [x0]
  413dc0:	ldr	d0, [sp, #40]
  413dc4:	fdiv	d0, d1, d0
  413dc8:	ldr	x0, [sp, #24]
  413dcc:	str	d0, [x0]
  413dd0:	mov	w0, #0x1                   	// #1
  413dd4:	b	413ddc <sqrt@plt+0x11ffc>
  413dd8:	mov	w0, #0x0                   	// #0
  413ddc:	ldp	x29, x30, [sp], #48
  413de0:	ret
  413de4:	stp	x29, x30, [sp, #-80]!
  413de8:	mov	x29, sp
  413dec:	str	d8, [sp, #16]
  413df0:	str	x0, [sp, #56]
  413df4:	str	x1, [sp, #48]
  413df8:	str	w2, [sp, #44]
  413dfc:	str	w3, [sp, #40]
  413e00:	ldr	w2, [sp, #44]
  413e04:	ldr	x1, [sp, #48]
  413e08:	ldr	x0, [sp, #56]
  413e0c:	bl	41445c <sqrt@plt+0x1267c>
  413e10:	str	w0, [sp, #76]
  413e14:	ldr	w0, [sp, #76]
  413e18:	scvtf	d8, w0
  413e1c:	ldr	x0, [sp, #56]
  413e20:	ldr	d1, [x0, #48]
  413e24:	ldr	w0, [sp, #40]
  413e28:	scvtf	d0, w0
  413e2c:	fadd	d0, d1, d0
  413e30:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  413e34:	ldr	d1, [x0, #2888]
  413e38:	fmul	d0, d0, d1
  413e3c:	mov	x0, #0x800000000000        	// #140737488355328
  413e40:	movk	x0, #0x4066, lsl #48
  413e44:	fmov	d1, x0
  413e48:	fdiv	d0, d0, d1
  413e4c:	bl	401d10 <tan@plt>
  413e50:	fmul	d1, d8, d0
  413e54:	fmov	d0, #5.000000000000000000e-01
  413e58:	fadd	d0, d1, d0
  413e5c:	fcvtzs	w0, d0
  413e60:	ldr	d8, [sp, #16]
  413e64:	ldp	x29, x30, [sp], #80
  413e68:	ret
  413e6c:	stp	x29, x30, [sp, #-48]!
  413e70:	mov	x29, sp
  413e74:	str	x0, [sp, #24]
  413e78:	str	x1, [sp, #16]
  413e7c:	ldr	x0, [sp, #16]
  413e80:	bl	417a1c <sqrt@plt+0x15c3c>
  413e84:	str	w0, [sp, #44]
  413e88:	ldr	w0, [sp, #44]
  413e8c:	mvn	w0, w0
  413e90:	lsr	w0, w0, #31
  413e94:	and	w0, w0, #0xff
  413e98:	mov	w3, w0
  413e9c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  413ea0:	add	x2, x0, #0x3e0
  413ea4:	mov	w1, #0x132                 	// #306
  413ea8:	mov	w0, w3
  413eac:	bl	408a68 <sqrt@plt+0x6c88>
  413eb0:	ldr	x0, [sp, #24]
  413eb4:	ldr	w0, [x0, #72]
  413eb8:	ldr	w1, [sp, #44]
  413ebc:	cmp	w1, w0
  413ec0:	b.ge	413eec <sqrt@plt+0x1210c>  // b.tcont
  413ec4:	ldr	x0, [sp, #24]
  413ec8:	ldr	x1, [x0, #64]
  413ecc:	ldrsw	x0, [sp, #44]
  413ed0:	lsl	x0, x0, #2
  413ed4:	add	x0, x1, x0
  413ed8:	ldr	w0, [x0]
  413edc:	cmp	w0, #0x0
  413ee0:	b.lt	413eec <sqrt@plt+0x1210c>  // b.tstop
  413ee4:	mov	w0, #0x1                   	// #1
  413ee8:	b	413f4c <sqrt@plt+0x1216c>
  413eec:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  413ef0:	add	x0, x0, #0x98
  413ef4:	ldr	w0, [x0]
  413ef8:	cmp	w0, #0x0
  413efc:	b.eq	413f48 <sqrt@plt+0x12168>  // b.none
  413f00:	ldr	x0, [sp, #16]
  413f04:	bl	4134d4 <sqrt@plt+0x116f4>
  413f08:	mvn	w0, w0
  413f0c:	lsr	w0, w0, #31
  413f10:	and	w0, w0, #0xff
  413f14:	cmp	w0, #0x0
  413f18:	b.eq	413f24 <sqrt@plt+0x12144>  // b.none
  413f1c:	mov	w0, #0x1                   	// #1
  413f20:	b	413f4c <sqrt@plt+0x1216c>
  413f24:	ldr	x0, [sp, #16]
  413f28:	bl	417a04 <sqrt@plt+0x15c24>
  413f2c:	mvn	w0, w0
  413f30:	lsr	w0, w0, #31
  413f34:	and	w0, w0, #0xff
  413f38:	cmp	w0, #0x0
  413f3c:	b.eq	413f48 <sqrt@plt+0x12168>  // b.none
  413f40:	mov	w0, #0x1                   	// #1
  413f44:	b	413f4c <sqrt@plt+0x1216c>
  413f48:	mov	w0, #0x0                   	// #0
  413f4c:	ldp	x29, x30, [sp], #48
  413f50:	ret
  413f54:	sub	sp, sp, #0x10
  413f58:	str	x0, [sp, #8]
  413f5c:	ldr	x0, [sp, #8]
  413f60:	ldr	w0, [x0, #28]
  413f64:	add	sp, sp, #0x10
  413f68:	ret
  413f6c:	stp	x29, x30, [sp, #-64]!
  413f70:	mov	x29, sp
  413f74:	str	x0, [sp, #40]
  413f78:	str	w1, [sp, #36]
  413f7c:	str	w2, [sp, #32]
  413f80:	str	x3, [sp, #24]
  413f84:	ldr	x0, [sp, #40]
  413f88:	ldr	x1, [sp, #24]
  413f8c:	str	x1, [x0]
  413f90:	ldr	x0, [sp, #40]
  413f94:	ldr	w1, [sp, #36]
  413f98:	str	w1, [x0, #8]
  413f9c:	ldrsw	x0, [sp, #32]
  413fa0:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  413fa4:	cmp	x0, x1
  413fa8:	b.hi	413fc8 <sqrt@plt+0x121e8>  // b.pmore
  413fac:	lsl	x0, x0, #2
  413fb0:	bl	401960 <_Znam@plt>
  413fb4:	mov	x1, x0
  413fb8:	ldr	x0, [sp, #40]
  413fbc:	str	x1, [x0, #16]
  413fc0:	str	wzr, [sp, #60]
  413fc4:	b	413fcc <sqrt@plt+0x121ec>
  413fc8:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  413fcc:	ldr	w1, [sp, #60]
  413fd0:	ldr	w0, [sp, #32]
  413fd4:	cmp	w1, w0
  413fd8:	b.ge	414008 <sqrt@plt+0x12228>  // b.tcont
  413fdc:	ldr	x0, [sp, #40]
  413fe0:	ldr	x1, [x0, #16]
  413fe4:	ldrsw	x0, [sp, #60]
  413fe8:	lsl	x0, x0, #2
  413fec:	add	x0, x1, x0
  413ff0:	mov	w1, #0xffffffff            	// #-1
  413ff4:	str	w1, [x0]
  413ff8:	ldr	w0, [sp, #60]
  413ffc:	add	w0, w0, #0x1
  414000:	str	w0, [sp, #60]
  414004:	b	413fcc <sqrt@plt+0x121ec>
  414008:	nop
  41400c:	ldp	x29, x30, [sp], #64
  414010:	ret
  414014:	stp	x29, x30, [sp, #-32]!
  414018:	mov	x29, sp
  41401c:	str	x0, [sp, #24]
  414020:	ldr	x0, [sp, #24]
  414024:	ldr	x0, [x0, #16]
  414028:	cmp	x0, #0x0
  41402c:	b.eq	41403c <sqrt@plt+0x1225c>  // b.none
  414030:	ldr	x0, [sp, #24]
  414034:	ldr	x0, [x0, #16]
  414038:	bl	401c20 <_ZdaPv@plt>
  41403c:	nop
  414040:	ldp	x29, x30, [sp], #32
  414044:	ret
  414048:	stp	x29, x30, [sp, #-128]!
  41404c:	mov	x29, sp
  414050:	stp	x19, x20, [sp, #16]
  414054:	str	x0, [sp, #56]
  414058:	str	x1, [sp, #48]
  41405c:	str	w2, [sp, #44]
  414060:	ldr	x0, [sp, #48]
  414064:	bl	417a1c <sqrt@plt+0x15c3c>
  414068:	str	w0, [sp, #104]
  41406c:	ldr	w0, [sp, #104]
  414070:	mvn	w0, w0
  414074:	lsr	w0, w0, #31
  414078:	and	w0, w0, #0xff
  41407c:	mov	w3, w0
  414080:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  414084:	add	x2, x0, #0x3e0
  414088:	mov	w1, #0x158                 	// #344
  41408c:	mov	w0, w3
  414090:	bl	408a68 <sqrt@plt+0x6c88>
  414094:	ldr	x0, [sp, #56]
  414098:	ldr	w0, [x0, #56]
  41409c:	cmp	w0, #0x0
  4140a0:	b.ne	4140b0 <sqrt@plt+0x122d0>  // b.any
  4140a4:	ldr	w0, [sp, #44]
  4140a8:	str	w0, [sp, #124]
  4140ac:	b	414140 <sqrt@plt+0x12360>
  4140b0:	ldr	x0, [sp, #56]
  4140b4:	ldr	w0, [x0, #56]
  4140b8:	mov	w1, #0xfe0b                	// #65035
  4140bc:	movk	w1, #0x7fff, lsl #16
  4140c0:	sdiv	w0, w1, w0
  4140c4:	ldr	w1, [sp, #44]
  4140c8:	cmp	w1, w0
  4140cc:	b.gt	414108 <sqrt@plt+0x12328>
  4140d0:	ldr	x0, [sp, #56]
  4140d4:	ldr	w1, [x0, #56]
  4140d8:	ldr	w0, [sp, #44]
  4140dc:	mul	w0, w1, w0
  4140e0:	add	w0, w0, #0x1f4
  4140e4:	mov	w1, #0x4dd3                	// #19923
  4140e8:	movk	w1, #0x1062, lsl #16
  4140ec:	smull	x1, w0, w1
  4140f0:	lsr	x1, x1, #32
  4140f4:	asr	w1, w1, #6
  4140f8:	asr	w0, w0, #31
  4140fc:	sub	w0, w1, w0
  414100:	str	w0, [sp, #124]
  414104:	b	414140 <sqrt@plt+0x12360>
  414108:	ldr	w0, [sp, #44]
  41410c:	scvtf	d1, w0
  414110:	ldr	x0, [sp, #56]
  414114:	ldr	w0, [x0, #56]
  414118:	scvtf	d0, w0
  41411c:	fmul	d0, d1, d0
  414120:	mov	x0, #0x400000000000        	// #70368744177664
  414124:	movk	x0, #0x408f, lsl #48
  414128:	fmov	d1, x0
  41412c:	fdiv	d1, d0, d1
  414130:	fmov	d0, #5.000000000000000000e-01
  414134:	fadd	d0, d1, d0
  414138:	fcvtzs	w0, d0
  41413c:	str	w0, [sp, #124]
  414140:	ldr	x0, [sp, #56]
  414144:	ldr	w0, [x0, #72]
  414148:	ldr	w1, [sp, #104]
  41414c:	cmp	w1, w0
  414150:	b.ge	414388 <sqrt@plt+0x125a8>  // b.tcont
  414154:	ldr	x0, [sp, #56]
  414158:	ldr	x1, [x0, #64]
  41415c:	ldrsw	x0, [sp, #104]
  414160:	lsl	x0, x0, #2
  414164:	add	x0, x1, x0
  414168:	ldr	w0, [x0]
  41416c:	cmp	w0, #0x0
  414170:	b.lt	414388 <sqrt@plt+0x125a8>  // b.tstop
  414174:	ldr	x0, [sp, #56]
  414178:	ldr	x1, [x0, #64]
  41417c:	ldrsw	x0, [sp, #104]
  414180:	lsl	x0, x0, #2
  414184:	add	x0, x1, x0
  414188:	ldr	w0, [x0]
  41418c:	str	w0, [sp, #100]
  414190:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  414194:	add	x0, x0, #0x6c
  414198:	ldr	w0, [x0]
  41419c:	ldr	w1, [sp, #124]
  4141a0:	cmp	w1, w0
  4141a4:	b.eq	4141bc <sqrt@plt+0x123dc>  // b.none
  4141a8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4141ac:	add	x0, x0, #0x90
  4141b0:	ldr	w0, [x0]
  4141b4:	cmp	w0, #0x0
  4141b8:	b.eq	4141e4 <sqrt@plt+0x12404>  // b.none
  4141bc:	ldr	x0, [sp, #56]
  4141c0:	ldr	x2, [x0, #80]
  4141c4:	ldrsw	x1, [sp, #100]
  4141c8:	mov	x0, x1
  4141cc:	lsl	x0, x0, #2
  4141d0:	add	x0, x0, x1
  4141d4:	lsl	x0, x0, #3
  4141d8:	add	x0, x2, x0
  4141dc:	ldr	w0, [x0, #8]
  4141e0:	b	414450 <sqrt@plt+0x12670>
  4141e4:	ldr	x0, [sp, #56]
  4141e8:	ldr	x0, [x0, #96]
  4141ec:	cmp	x0, #0x0
  4141f0:	b.ne	414228 <sqrt@plt+0x12448>  // b.any
  4141f4:	mov	x0, #0x18                  	// #24
  4141f8:	bl	41be54 <_Znwm@@Base>
  4141fc:	mov	x19, x0
  414200:	ldr	x0, [sp, #56]
  414204:	ldr	w0, [x0, #92]
  414208:	mov	x3, #0x0                   	// #0
  41420c:	mov	w2, w0
  414210:	ldr	w1, [sp, #124]
  414214:	mov	x0, x19
  414218:	bl	413f6c <sqrt@plt+0x1218c>
  41421c:	ldr	x0, [sp, #56]
  414220:	str	x19, [x0, #96]
  414224:	b	414310 <sqrt@plt+0x12530>
  414228:	ldr	x0, [sp, #56]
  41422c:	ldr	x0, [x0, #96]
  414230:	ldr	w0, [x0, #8]
  414234:	ldr	w1, [sp, #124]
  414238:	cmp	w1, w0
  41423c:	b.eq	414310 <sqrt@plt+0x12530>  // b.none
  414240:	ldr	x0, [sp, #56]
  414244:	add	x0, x0, #0x60
  414248:	str	x0, [sp, #112]
  41424c:	ldr	x0, [sp, #112]
  414250:	ldr	x0, [x0]
  414254:	cmp	x0, #0x0
  414258:	b.eq	414288 <sqrt@plt+0x124a8>  // b.none
  41425c:	ldr	x0, [sp, #112]
  414260:	ldr	x0, [x0]
  414264:	ldr	w0, [x0, #8]
  414268:	ldr	w1, [sp, #124]
  41426c:	cmp	w1, w0
  414270:	b.eq	414284 <sqrt@plt+0x124a4>  // b.none
  414274:	ldr	x0, [sp, #112]
  414278:	ldr	x0, [x0]
  41427c:	str	x0, [sp, #112]
  414280:	b	41424c <sqrt@plt+0x1246c>
  414284:	nop
  414288:	ldr	x0, [sp, #112]
  41428c:	ldr	x0, [x0]
  414290:	cmp	x0, #0x0
  414294:	b.eq	4142d8 <sqrt@plt+0x124f8>  // b.none
  414298:	ldr	x0, [sp, #112]
  41429c:	ldr	x0, [x0]
  4142a0:	str	x0, [sp, #88]
  4142a4:	ldr	x0, [sp, #112]
  4142a8:	ldr	x0, [x0]
  4142ac:	ldr	x1, [x0]
  4142b0:	ldr	x0, [sp, #112]
  4142b4:	str	x1, [x0]
  4142b8:	ldr	x0, [sp, #56]
  4142bc:	ldr	x1, [x0, #96]
  4142c0:	ldr	x0, [sp, #88]
  4142c4:	str	x1, [x0]
  4142c8:	ldr	x0, [sp, #56]
  4142cc:	ldr	x1, [sp, #88]
  4142d0:	str	x1, [x0, #96]
  4142d4:	b	414310 <sqrt@plt+0x12530>
  4142d8:	mov	x0, #0x18                  	// #24
  4142dc:	bl	41be54 <_Znwm@@Base>
  4142e0:	mov	x19, x0
  4142e4:	ldr	x0, [sp, #56]
  4142e8:	ldr	w1, [x0, #92]
  4142ec:	ldr	x0, [sp, #56]
  4142f0:	ldr	x0, [x0, #96]
  4142f4:	mov	x3, x0
  4142f8:	mov	w2, w1
  4142fc:	ldr	w1, [sp, #124]
  414300:	mov	x0, x19
  414304:	bl	413f6c <sqrt@plt+0x1218c>
  414308:	ldr	x0, [sp, #56]
  41430c:	str	x19, [x0, #96]
  414310:	ldr	x0, [sp, #56]
  414314:	ldr	x0, [x0, #96]
  414318:	ldr	x1, [x0, #16]
  41431c:	ldrsw	x0, [sp, #100]
  414320:	lsl	x0, x0, #2
  414324:	add	x0, x1, x0
  414328:	str	x0, [sp, #80]
  41432c:	ldr	x0, [sp, #80]
  414330:	ldr	w0, [x0]
  414334:	cmp	w0, #0x0
  414338:	b.ge	41437c <sqrt@plt+0x1259c>  // b.tcont
  41433c:	ldr	x0, [sp, #56]
  414340:	ldr	x2, [x0, #80]
  414344:	ldrsw	x1, [sp, #100]
  414348:	mov	x0, x1
  41434c:	lsl	x0, x0, #2
  414350:	add	x0, x0, x1
  414354:	lsl	x0, x0, #3
  414358:	add	x0, x2, x0
  41435c:	ldr	w0, [x0, #8]
  414360:	ldr	w2, [sp, #44]
  414364:	mov	w1, w0
  414368:	ldr	x0, [sp, #56]
  41436c:	bl	417a34 <sqrt@plt+0x15c54>
  414370:	mov	w1, w0
  414374:	ldr	x0, [sp, #80]
  414378:	str	w1, [x0]
  41437c:	ldr	x0, [sp, #80]
  414380:	ldr	w0, [x0]
  414384:	b	414450 <sqrt@plt+0x12670>
  414388:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41438c:	add	x0, x0, #0x98
  414390:	ldr	w0, [x0]
  414394:	cmp	w0, #0x0
  414398:	b.eq	41441c <sqrt@plt+0x1263c>  // b.none
  41439c:	mov	w0, #0x18                  	// #24
  4143a0:	str	w0, [sp, #108]
  4143a4:	ldr	x1, [sp, #48]
  4143a8:	ldr	x0, [sp, #56]
  4143ac:	bl	414ccc <sqrt@plt+0x12eec>
  4143b0:	bl	401c40 <wcwidth@plt>
  4143b4:	str	w0, [sp, #76]
  4143b8:	ldr	w0, [sp, #76]
  4143bc:	cmp	w0, #0x1
  4143c0:	b.le	4143d4 <sqrt@plt+0x125f4>
  4143c4:	ldr	w1, [sp, #108]
  4143c8:	ldr	w0, [sp, #76]
  4143cc:	mul	w0, w1, w0
  4143d0:	str	w0, [sp, #108]
  4143d4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4143d8:	add	x0, x0, #0x6c
  4143dc:	ldr	w0, [x0]
  4143e0:	ldr	w1, [sp, #124]
  4143e4:	cmp	w1, w0
  4143e8:	b.eq	414400 <sqrt@plt+0x12620>  // b.none
  4143ec:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4143f0:	add	x0, x0, #0x90
  4143f4:	ldr	w0, [x0]
  4143f8:	cmp	w0, #0x0
  4143fc:	b.eq	414408 <sqrt@plt+0x12628>  // b.none
  414400:	ldr	w0, [sp, #108]
  414404:	b	414450 <sqrt@plt+0x12670>
  414408:	ldr	w2, [sp, #44]
  41440c:	ldr	w1, [sp, #108]
  414410:	ldr	x0, [sp, #56]
  414414:	bl	417a34 <sqrt@plt+0x15c54>
  414418:	b	414450 <sqrt@plt+0x12670>
  41441c:	bl	401cd0 <abort@plt>
  414420:	mov	x20, x0
  414424:	mov	x1, #0x18                  	// #24
  414428:	mov	x0, x19
  41442c:	bl	41bf10 <_ZdlPvm@@Base>
  414430:	mov	x0, x20
  414434:	bl	401d40 <_Unwind_Resume@plt>
  414438:	mov	x20, x0
  41443c:	mov	x1, #0x18                  	// #24
  414440:	mov	x0, x19
  414444:	bl	41bf10 <_ZdlPvm@@Base>
  414448:	mov	x0, x20
  41444c:	bl	401d40 <_Unwind_Resume@plt>
  414450:	ldp	x19, x20, [sp, #16]
  414454:	ldp	x29, x30, [sp], #128
  414458:	ret
  41445c:	stp	x29, x30, [sp, #-64]!
  414460:	mov	x29, sp
  414464:	str	x0, [sp, #40]
  414468:	str	x1, [sp, #32]
  41446c:	str	w2, [sp, #28]
  414470:	ldr	x0, [sp, #32]
  414474:	bl	417a1c <sqrt@plt+0x15c3c>
  414478:	str	w0, [sp, #60]
  41447c:	ldr	w0, [sp, #60]
  414480:	mvn	w0, w0
  414484:	lsr	w0, w0, #31
  414488:	and	w0, w0, #0xff
  41448c:	mov	w3, w0
  414490:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  414494:	add	x2, x0, #0x3e0
  414498:	mov	w1, #0x190                 	// #400
  41449c:	mov	w0, w3
  4144a0:	bl	408a68 <sqrt@plt+0x6c88>
  4144a4:	ldr	x0, [sp, #40]
  4144a8:	ldr	w0, [x0, #72]
  4144ac:	ldr	w1, [sp, #60]
  4144b0:	cmp	w1, w0
  4144b4:	b.ge	414528 <sqrt@plt+0x12748>  // b.tcont
  4144b8:	ldr	x0, [sp, #40]
  4144bc:	ldr	x1, [x0, #64]
  4144c0:	ldrsw	x0, [sp, #60]
  4144c4:	lsl	x0, x0, #2
  4144c8:	add	x0, x1, x0
  4144cc:	ldr	w0, [x0]
  4144d0:	cmp	w0, #0x0
  4144d4:	b.lt	414528 <sqrt@plt+0x12748>  // b.tstop
  4144d8:	ldr	x0, [sp, #40]
  4144dc:	ldr	x2, [x0, #80]
  4144e0:	ldr	x0, [sp, #40]
  4144e4:	ldr	x1, [x0, #64]
  4144e8:	ldrsw	x0, [sp, #60]
  4144ec:	lsl	x0, x0, #2
  4144f0:	add	x0, x1, x0
  4144f4:	ldr	w0, [x0]
  4144f8:	sxtw	x1, w0
  4144fc:	mov	x0, x1
  414500:	lsl	x0, x0, #2
  414504:	add	x0, x0, x1
  414508:	lsl	x0, x0, #3
  41450c:	add	x0, x2, x0
  414510:	ldr	w0, [x0, #12]
  414514:	ldr	w2, [sp, #28]
  414518:	mov	w1, w0
  41451c:	ldr	x0, [sp, #40]
  414520:	bl	417a34 <sqrt@plt+0x15c54>
  414524:	b	414548 <sqrt@plt+0x12768>
  414528:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41452c:	add	x0, x0, #0x98
  414530:	ldr	w0, [x0]
  414534:	cmp	w0, #0x0
  414538:	b.eq	414544 <sqrt@plt+0x12764>  // b.none
  41453c:	mov	w0, #0x0                   	// #0
  414540:	b	414548 <sqrt@plt+0x12768>
  414544:	bl	401cd0 <abort@plt>
  414548:	ldp	x29, x30, [sp], #64
  41454c:	ret
  414550:	stp	x29, x30, [sp, #-64]!
  414554:	mov	x29, sp
  414558:	str	x0, [sp, #40]
  41455c:	str	x1, [sp, #32]
  414560:	str	w2, [sp, #28]
  414564:	ldr	x0, [sp, #32]
  414568:	bl	417a1c <sqrt@plt+0x15c3c>
  41456c:	str	w0, [sp, #60]
  414570:	ldr	w0, [sp, #60]
  414574:	mvn	w0, w0
  414578:	lsr	w0, w0, #31
  41457c:	and	w0, w0, #0xff
  414580:	mov	w3, w0
  414584:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  414588:	add	x2, x0, #0x3e0
  41458c:	mov	w1, #0x19f                 	// #415
  414590:	mov	w0, w3
  414594:	bl	408a68 <sqrt@plt+0x6c88>
  414598:	ldr	x0, [sp, #40]
  41459c:	ldr	w0, [x0, #72]
  4145a0:	ldr	w1, [sp, #60]
  4145a4:	cmp	w1, w0
  4145a8:	b.ge	41461c <sqrt@plt+0x1283c>  // b.tcont
  4145ac:	ldr	x0, [sp, #40]
  4145b0:	ldr	x1, [x0, #64]
  4145b4:	ldrsw	x0, [sp, #60]
  4145b8:	lsl	x0, x0, #2
  4145bc:	add	x0, x1, x0
  4145c0:	ldr	w0, [x0]
  4145c4:	cmp	w0, #0x0
  4145c8:	b.lt	41461c <sqrt@plt+0x1283c>  // b.tstop
  4145cc:	ldr	x0, [sp, #40]
  4145d0:	ldr	x2, [x0, #80]
  4145d4:	ldr	x0, [sp, #40]
  4145d8:	ldr	x1, [x0, #64]
  4145dc:	ldrsw	x0, [sp, #60]
  4145e0:	lsl	x0, x0, #2
  4145e4:	add	x0, x1, x0
  4145e8:	ldr	w0, [x0]
  4145ec:	sxtw	x1, w0
  4145f0:	mov	x0, x1
  4145f4:	lsl	x0, x0, #2
  4145f8:	add	x0, x0, x1
  4145fc:	lsl	x0, x0, #3
  414600:	add	x0, x2, x0
  414604:	ldr	w0, [x0, #16]
  414608:	ldr	w2, [sp, #28]
  41460c:	mov	w1, w0
  414610:	ldr	x0, [sp, #40]
  414614:	bl	417a34 <sqrt@plt+0x15c54>
  414618:	b	41463c <sqrt@plt+0x1285c>
  41461c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  414620:	add	x0, x0, #0x98
  414624:	ldr	w0, [x0]
  414628:	cmp	w0, #0x0
  41462c:	b.eq	414638 <sqrt@plt+0x12858>  // b.none
  414630:	mov	w0, #0x0                   	// #0
  414634:	b	41463c <sqrt@plt+0x1285c>
  414638:	bl	401cd0 <abort@plt>
  41463c:	ldp	x29, x30, [sp], #64
  414640:	ret
  414644:	stp	x29, x30, [sp, #-64]!
  414648:	mov	x29, sp
  41464c:	str	x0, [sp, #40]
  414650:	str	x1, [sp, #32]
  414654:	str	w2, [sp, #28]
  414658:	ldr	x0, [sp, #32]
  41465c:	bl	417a1c <sqrt@plt+0x15c3c>
  414660:	str	w0, [sp, #60]
  414664:	ldr	w0, [sp, #60]
  414668:	mvn	w0, w0
  41466c:	lsr	w0, w0, #31
  414670:	and	w0, w0, #0xff
  414674:	mov	w3, w0
  414678:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  41467c:	add	x2, x0, #0x3e0
  414680:	mov	w1, #0x1ae                 	// #430
  414684:	mov	w0, w3
  414688:	bl	408a68 <sqrt@plt+0x6c88>
  41468c:	ldr	x0, [sp, #40]
  414690:	ldr	w0, [x0, #72]
  414694:	ldr	w1, [sp, #60]
  414698:	cmp	w1, w0
  41469c:	b.ge	414710 <sqrt@plt+0x12930>  // b.tcont
  4146a0:	ldr	x0, [sp, #40]
  4146a4:	ldr	x1, [x0, #64]
  4146a8:	ldrsw	x0, [sp, #60]
  4146ac:	lsl	x0, x0, #2
  4146b0:	add	x0, x1, x0
  4146b4:	ldr	w0, [x0]
  4146b8:	cmp	w0, #0x0
  4146bc:	b.lt	414710 <sqrt@plt+0x12930>  // b.tstop
  4146c0:	ldr	x0, [sp, #40]
  4146c4:	ldr	x2, [x0, #80]
  4146c8:	ldr	x0, [sp, #40]
  4146cc:	ldr	x1, [x0, #64]
  4146d0:	ldrsw	x0, [sp, #60]
  4146d4:	lsl	x0, x0, #2
  4146d8:	add	x0, x1, x0
  4146dc:	ldr	w0, [x0]
  4146e0:	sxtw	x1, w0
  4146e4:	mov	x0, x1
  4146e8:	lsl	x0, x0, #2
  4146ec:	add	x0, x0, x1
  4146f0:	lsl	x0, x0, #3
  4146f4:	add	x0, x2, x0
  4146f8:	ldr	w0, [x0, #24]
  4146fc:	ldr	w2, [sp, #28]
  414700:	mov	w1, w0
  414704:	ldr	x0, [sp, #40]
  414708:	bl	417a34 <sqrt@plt+0x15c54>
  41470c:	b	414730 <sqrt@plt+0x12950>
  414710:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  414714:	add	x0, x0, #0x98
  414718:	ldr	w0, [x0]
  41471c:	cmp	w0, #0x0
  414720:	b.eq	41472c <sqrt@plt+0x1294c>  // b.none
  414724:	mov	w0, #0x0                   	// #0
  414728:	b	414730 <sqrt@plt+0x12950>
  41472c:	bl	401cd0 <abort@plt>
  414730:	ldp	x29, x30, [sp], #64
  414734:	ret
  414738:	stp	x29, x30, [sp, #-64]!
  41473c:	mov	x29, sp
  414740:	str	x0, [sp, #40]
  414744:	str	x1, [sp, #32]
  414748:	str	w2, [sp, #28]
  41474c:	ldr	x0, [sp, #32]
  414750:	bl	417a1c <sqrt@plt+0x15c3c>
  414754:	str	w0, [sp, #60]
  414758:	ldr	w0, [sp, #60]
  41475c:	mvn	w0, w0
  414760:	lsr	w0, w0, #31
  414764:	and	w0, w0, #0xff
  414768:	mov	w3, w0
  41476c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  414770:	add	x2, x0, #0x3e0
  414774:	mov	w1, #0x1bd                 	// #445
  414778:	mov	w0, w3
  41477c:	bl	408a68 <sqrt@plt+0x6c88>
  414780:	ldr	x0, [sp, #40]
  414784:	ldr	w0, [x0, #72]
  414788:	ldr	w1, [sp, #60]
  41478c:	cmp	w1, w0
  414790:	b.ge	414804 <sqrt@plt+0x12a24>  // b.tcont
  414794:	ldr	x0, [sp, #40]
  414798:	ldr	x1, [x0, #64]
  41479c:	ldrsw	x0, [sp, #60]
  4147a0:	lsl	x0, x0, #2
  4147a4:	add	x0, x1, x0
  4147a8:	ldr	w0, [x0]
  4147ac:	cmp	w0, #0x0
  4147b0:	b.lt	414804 <sqrt@plt+0x12a24>  // b.tstop
  4147b4:	ldr	x0, [sp, #40]
  4147b8:	ldr	x2, [x0, #80]
  4147bc:	ldr	x0, [sp, #40]
  4147c0:	ldr	x1, [x0, #64]
  4147c4:	ldrsw	x0, [sp, #60]
  4147c8:	lsl	x0, x0, #2
  4147cc:	add	x0, x1, x0
  4147d0:	ldr	w0, [x0]
  4147d4:	sxtw	x1, w0
  4147d8:	mov	x0, x1
  4147dc:	lsl	x0, x0, #2
  4147e0:	add	x0, x0, x1
  4147e4:	lsl	x0, x0, #3
  4147e8:	add	x0, x2, x0
  4147ec:	ldr	w0, [x0, #20]
  4147f0:	ldr	w2, [sp, #28]
  4147f4:	mov	w1, w0
  4147f8:	ldr	x0, [sp, #40]
  4147fc:	bl	417a34 <sqrt@plt+0x15c54>
  414800:	b	414824 <sqrt@plt+0x12a44>
  414804:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  414808:	add	x0, x0, #0x98
  41480c:	ldr	w0, [x0]
  414810:	cmp	w0, #0x0
  414814:	b.eq	414820 <sqrt@plt+0x12a40>  // b.none
  414818:	mov	w0, #0x0                   	// #0
  41481c:	b	414824 <sqrt@plt+0x12a44>
  414820:	bl	401cd0 <abort@plt>
  414824:	ldp	x29, x30, [sp], #64
  414828:	ret
  41482c:	stp	x29, x30, [sp, #-64]!
  414830:	mov	x29, sp
  414834:	str	x0, [sp, #40]
  414838:	str	x1, [sp, #32]
  41483c:	str	w2, [sp, #28]
  414840:	ldr	x0, [sp, #32]
  414844:	bl	417a1c <sqrt@plt+0x15c3c>
  414848:	str	w0, [sp, #60]
  41484c:	ldr	w0, [sp, #60]
  414850:	mvn	w0, w0
  414854:	lsr	w0, w0, #31
  414858:	and	w0, w0, #0xff
  41485c:	mov	w3, w0
  414860:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  414864:	add	x2, x0, #0x3e0
  414868:	mov	w1, #0x1cc                 	// #460
  41486c:	mov	w0, w3
  414870:	bl	408a68 <sqrt@plt+0x6c88>
  414874:	ldr	x0, [sp, #40]
  414878:	ldr	w0, [x0, #72]
  41487c:	ldr	w1, [sp, #60]
  414880:	cmp	w1, w0
  414884:	b.ge	4148f8 <sqrt@plt+0x12b18>  // b.tcont
  414888:	ldr	x0, [sp, #40]
  41488c:	ldr	x1, [x0, #64]
  414890:	ldrsw	x0, [sp, #60]
  414894:	lsl	x0, x0, #2
  414898:	add	x0, x1, x0
  41489c:	ldr	w0, [x0]
  4148a0:	cmp	w0, #0x0
  4148a4:	b.lt	4148f8 <sqrt@plt+0x12b18>  // b.tstop
  4148a8:	ldr	x0, [sp, #40]
  4148ac:	ldr	x2, [x0, #80]
  4148b0:	ldr	x0, [sp, #40]
  4148b4:	ldr	x1, [x0, #64]
  4148b8:	ldrsw	x0, [sp, #60]
  4148bc:	lsl	x0, x0, #2
  4148c0:	add	x0, x1, x0
  4148c4:	ldr	w0, [x0]
  4148c8:	sxtw	x1, w0
  4148cc:	mov	x0, x1
  4148d0:	lsl	x0, x0, #2
  4148d4:	add	x0, x0, x1
  4148d8:	lsl	x0, x0, #3
  4148dc:	add	x0, x2, x0
  4148e0:	ldr	w0, [x0, #28]
  4148e4:	ldr	w2, [sp, #28]
  4148e8:	mov	w1, w0
  4148ec:	ldr	x0, [sp, #40]
  4148f0:	bl	417a34 <sqrt@plt+0x15c54>
  4148f4:	b	414918 <sqrt@plt+0x12b38>
  4148f8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4148fc:	add	x0, x0, #0x98
  414900:	ldr	w0, [x0]
  414904:	cmp	w0, #0x0
  414908:	b.eq	414914 <sqrt@plt+0x12b34>  // b.none
  41490c:	mov	w0, #0x0                   	// #0
  414910:	b	414918 <sqrt@plt+0x12b38>
  414914:	bl	401cd0 <abort@plt>
  414918:	ldp	x29, x30, [sp], #64
  41491c:	ret
  414920:	stp	x29, x30, [sp, #-32]!
  414924:	mov	x29, sp
  414928:	str	x0, [sp, #24]
  41492c:	str	w1, [sp, #20]
  414930:	ldr	w0, [sp, #20]
  414934:	mvn	w0, w0
  414938:	lsr	w0, w0, #31
  41493c:	and	w0, w0, #0xff
  414940:	mov	w3, w0
  414944:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  414948:	add	x2, x0, #0x3e0
  41494c:	mov	w1, #0x1da                 	// #474
  414950:	mov	w0, w3
  414954:	bl	408a68 <sqrt@plt+0x6c88>
  414958:	ldr	w0, [sp, #20]
  41495c:	cmp	w0, #0x3e8
  414960:	b.ne	414970 <sqrt@plt+0x12b90>  // b.any
  414964:	ldr	x0, [sp, #24]
  414968:	str	wzr, [x0, #56]
  41496c:	b	41497c <sqrt@plt+0x12b9c>
  414970:	ldr	x0, [sp, #24]
  414974:	ldr	w1, [sp, #20]
  414978:	str	w1, [x0, #56]
  41497c:	nop
  414980:	ldp	x29, x30, [sp], #32
  414984:	ret
  414988:	sub	sp, sp, #0x10
  41498c:	str	x0, [sp, #8]
  414990:	ldr	x0, [sp, #8]
  414994:	ldr	w0, [x0, #56]
  414998:	add	sp, sp, #0x10
  41499c:	ret
  4149a0:	stp	x29, x30, [sp, #-32]!
  4149a4:	mov	x29, sp
  4149a8:	str	x0, [sp, #24]
  4149ac:	str	w1, [sp, #20]
  4149b0:	ldr	x0, [sp, #24]
  4149b4:	ldr	w0, [x0, #24]
  4149b8:	ldr	w2, [sp, #20]
  4149bc:	mov	w1, w0
  4149c0:	ldr	x0, [sp, #24]
  4149c4:	bl	417a34 <sqrt@plt+0x15c54>
  4149c8:	ldp	x29, x30, [sp], #32
  4149cc:	ret
  4149d0:	sub	sp, sp, #0x30
  4149d4:	str	x0, [sp, #40]
  4149d8:	str	x1, [sp, #32]
  4149dc:	str	x2, [sp, #24]
  4149e0:	str	w3, [sp, #20]
  4149e4:	str	x4, [sp, #8]
  4149e8:	ldr	x0, [sp, #40]
  4149ec:	ldr	x1, [sp, #32]
  4149f0:	str	x1, [x0]
  4149f4:	ldr	x0, [sp, #40]
  4149f8:	ldr	x1, [sp, #24]
  4149fc:	str	x1, [x0, #8]
  414a00:	ldr	x0, [sp, #40]
  414a04:	ldr	w1, [sp, #20]
  414a08:	str	w1, [x0, #16]
  414a0c:	ldr	x0, [sp, #40]
  414a10:	ldr	x1, [sp, #8]
  414a14:	str	x1, [x0, #24]
  414a18:	nop
  414a1c:	add	sp, sp, #0x30
  414a20:	ret
  414a24:	stp	x29, x30, [sp, #-80]!
  414a28:	mov	x29, sp
  414a2c:	str	x19, [sp, #16]
  414a30:	str	x0, [sp, #56]
  414a34:	str	x1, [sp, #48]
  414a38:	str	x2, [sp, #40]
  414a3c:	str	w3, [sp, #36]
  414a40:	ldr	x0, [sp, #56]
  414a44:	ldr	x0, [x0, #16]
  414a48:	cmp	x0, #0x0
  414a4c:	b.ne	414a9c <sqrt@plt+0x12cbc>  // b.any
  414a50:	mov	x0, #0xfb8                 	// #4024
  414a54:	bl	401960 <_Znam@plt>
  414a58:	mov	x1, x0
  414a5c:	ldr	x0, [sp, #56]
  414a60:	str	x1, [x0, #16]
  414a64:	str	wzr, [sp, #76]
  414a68:	ldr	w0, [sp, #76]
  414a6c:	cmp	w0, #0x1f6
  414a70:	b.gt	414a9c <sqrt@plt+0x12cbc>
  414a74:	ldr	x0, [sp, #56]
  414a78:	ldr	x1, [x0, #16]
  414a7c:	ldrsw	x0, [sp, #76]
  414a80:	lsl	x0, x0, #3
  414a84:	add	x0, x1, x0
  414a88:	str	xzr, [x0]
  414a8c:	ldr	w0, [sp, #76]
  414a90:	add	w0, w0, #0x1
  414a94:	str	w0, [sp, #76]
  414a98:	b	414a68 <sqrt@plt+0x12c88>
  414a9c:	ldr	x0, [sp, #56]
  414aa0:	ldr	x19, [x0, #16]
  414aa4:	ldr	x1, [sp, #40]
  414aa8:	ldr	x0, [sp, #48]
  414aac:	bl	417acc <sqrt@plt+0x15cec>
  414ab0:	sxtw	x0, w0
  414ab4:	lsl	x0, x0, #3
  414ab8:	add	x0, x19, x0
  414abc:	str	x0, [sp, #64]
  414ac0:	mov	x0, #0x20                  	// #32
  414ac4:	bl	41be54 <_Znwm@@Base>
  414ac8:	mov	x19, x0
  414acc:	ldr	x0, [sp, #64]
  414ad0:	ldr	x0, [x0]
  414ad4:	mov	x4, x0
  414ad8:	ldr	w3, [sp, #36]
  414adc:	ldr	x2, [sp, #40]
  414ae0:	ldr	x1, [sp, #48]
  414ae4:	mov	x0, x19
  414ae8:	bl	4149d0 <sqrt@plt+0x12bf0>
  414aec:	ldr	x0, [sp, #64]
  414af0:	str	x19, [x0]
  414af4:	nop
  414af8:	ldr	x19, [sp, #16]
  414afc:	ldp	x29, x30, [sp], #80
  414b00:	ret
  414b04:	stp	x29, x30, [sp, #-80]!
  414b08:	mov	x29, sp
  414b0c:	str	x19, [sp, #16]
  414b10:	str	x0, [sp, #56]
  414b14:	str	x1, [sp, #48]
  414b18:	str	x2, [sp, #40]
  414b1c:	str	w3, [sp, #36]
  414b20:	ldr	x0, [sp, #56]
  414b24:	ldr	x0, [x0, #16]
  414b28:	cmp	x0, #0x0
  414b2c:	b.eq	414bb8 <sqrt@plt+0x12dd8>  // b.none
  414b30:	ldr	x0, [sp, #56]
  414b34:	ldr	x19, [x0, #16]
  414b38:	ldr	x1, [sp, #40]
  414b3c:	ldr	x0, [sp, #48]
  414b40:	bl	417acc <sqrt@plt+0x15cec>
  414b44:	sxtw	x0, w0
  414b48:	lsl	x0, x0, #3
  414b4c:	add	x0, x19, x0
  414b50:	ldr	x0, [x0]
  414b54:	str	x0, [sp, #72]
  414b58:	ldr	x0, [sp, #72]
  414b5c:	cmp	x0, #0x0
  414b60:	b.eq	414bb8 <sqrt@plt+0x12dd8>  // b.none
  414b64:	ldr	x0, [sp, #72]
  414b68:	ldr	x0, [x0]
  414b6c:	ldr	x1, [sp, #48]
  414b70:	cmp	x1, x0
  414b74:	b.ne	414ba8 <sqrt@plt+0x12dc8>  // b.any
  414b78:	ldr	x0, [sp, #72]
  414b7c:	ldr	x0, [x0, #8]
  414b80:	ldr	x1, [sp, #40]
  414b84:	cmp	x1, x0
  414b88:	b.ne	414ba8 <sqrt@plt+0x12dc8>  // b.any
  414b8c:	ldr	x0, [sp, #72]
  414b90:	ldr	w0, [x0, #16]
  414b94:	ldr	w2, [sp, #36]
  414b98:	mov	w1, w0
  414b9c:	ldr	x0, [sp, #56]
  414ba0:	bl	417a34 <sqrt@plt+0x15c54>
  414ba4:	b	414bbc <sqrt@plt+0x12ddc>
  414ba8:	ldr	x0, [sp, #72]
  414bac:	ldr	x0, [x0, #24]
  414bb0:	str	x0, [sp, #72]
  414bb4:	b	414b58 <sqrt@plt+0x12d78>
  414bb8:	mov	w0, #0x0                   	// #0
  414bbc:	ldr	x19, [sp, #16]
  414bc0:	ldp	x29, x30, [sp], #80
  414bc4:	ret
  414bc8:	sub	sp, sp, #0x10
  414bcc:	str	x0, [sp, #8]
  414bd0:	str	w1, [sp, #4]
  414bd4:	ldr	x0, [sp, #8]
  414bd8:	ldr	w1, [x0, #8]
  414bdc:	ldr	w0, [sp, #4]
  414be0:	and	w0, w1, w0
  414be4:	add	sp, sp, #0x10
  414be8:	ret
  414bec:	stp	x29, x30, [sp, #-48]!
  414bf0:	mov	x29, sp
  414bf4:	str	x0, [sp, #24]
  414bf8:	str	x1, [sp, #16]
  414bfc:	ldr	x0, [sp, #16]
  414c00:	bl	417a1c <sqrt@plt+0x15c3c>
  414c04:	str	w0, [sp, #44]
  414c08:	ldr	w0, [sp, #44]
  414c0c:	mvn	w0, w0
  414c10:	lsr	w0, w0, #31
  414c14:	and	w0, w0, #0xff
  414c18:	mov	w3, w0
  414c1c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  414c20:	add	x2, x0, #0x3e0
  414c24:	mov	w1, #0x215                 	// #533
  414c28:	mov	w0, w3
  414c2c:	bl	408a68 <sqrt@plt+0x6c88>
  414c30:	ldr	x0, [sp, #24]
  414c34:	ldr	w0, [x0, #72]
  414c38:	ldr	w1, [sp, #44]
  414c3c:	cmp	w1, w0
  414c40:	b.ge	414ca4 <sqrt@plt+0x12ec4>  // b.tcont
  414c44:	ldr	x0, [sp, #24]
  414c48:	ldr	x1, [x0, #64]
  414c4c:	ldrsw	x0, [sp, #44]
  414c50:	lsl	x0, x0, #2
  414c54:	add	x0, x1, x0
  414c58:	ldr	w0, [x0]
  414c5c:	cmp	w0, #0x0
  414c60:	b.lt	414ca4 <sqrt@plt+0x12ec4>  // b.tstop
  414c64:	ldr	x0, [sp, #24]
  414c68:	ldr	x2, [x0, #80]
  414c6c:	ldr	x0, [sp, #24]
  414c70:	ldr	x1, [x0, #64]
  414c74:	ldrsw	x0, [sp, #44]
  414c78:	lsl	x0, x0, #2
  414c7c:	add	x0, x1, x0
  414c80:	ldr	w0, [x0]
  414c84:	sxtw	x1, w0
  414c88:	mov	x0, x1
  414c8c:	lsl	x0, x0, #2
  414c90:	add	x0, x0, x1
  414c94:	lsl	x0, x0, #3
  414c98:	add	x0, x2, x0
  414c9c:	ldrb	w0, [x0]
  414ca0:	b	414cc4 <sqrt@plt+0x12ee4>
  414ca4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  414ca8:	add	x0, x0, #0x98
  414cac:	ldr	w0, [x0]
  414cb0:	cmp	w0, #0x0
  414cb4:	b.eq	414cc0 <sqrt@plt+0x12ee0>  // b.none
  414cb8:	mov	w0, #0x0                   	// #0
  414cbc:	b	414cc4 <sqrt@plt+0x12ee4>
  414cc0:	bl	401cd0 <abort@plt>
  414cc4:	ldp	x29, x30, [sp], #48
  414cc8:	ret
  414ccc:	stp	x29, x30, [sp, #-48]!
  414cd0:	mov	x29, sp
  414cd4:	str	x0, [sp, #24]
  414cd8:	str	x1, [sp, #16]
  414cdc:	ldr	x0, [sp, #16]
  414ce0:	bl	417a1c <sqrt@plt+0x15c3c>
  414ce4:	str	w0, [sp, #44]
  414ce8:	ldr	w0, [sp, #44]
  414cec:	mvn	w0, w0
  414cf0:	lsr	w0, w0, #31
  414cf4:	and	w0, w0, #0xff
  414cf8:	mov	w3, w0
  414cfc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  414d00:	add	x2, x0, #0x3e0
  414d04:	mov	w1, #0x224                 	// #548
  414d08:	mov	w0, w3
  414d0c:	bl	408a68 <sqrt@plt+0x6c88>
  414d10:	ldr	x0, [sp, #24]
  414d14:	ldr	w0, [x0, #72]
  414d18:	ldr	w1, [sp, #44]
  414d1c:	cmp	w1, w0
  414d20:	b.ge	414d84 <sqrt@plt+0x12fa4>  // b.tcont
  414d24:	ldr	x0, [sp, #24]
  414d28:	ldr	x1, [x0, #64]
  414d2c:	ldrsw	x0, [sp, #44]
  414d30:	lsl	x0, x0, #2
  414d34:	add	x0, x1, x0
  414d38:	ldr	w0, [x0]
  414d3c:	cmp	w0, #0x0
  414d40:	b.lt	414d84 <sqrt@plt+0x12fa4>  // b.tstop
  414d44:	ldr	x0, [sp, #24]
  414d48:	ldr	x2, [x0, #80]
  414d4c:	ldr	x0, [sp, #24]
  414d50:	ldr	x1, [x0, #64]
  414d54:	ldrsw	x0, [sp, #44]
  414d58:	lsl	x0, x0, #2
  414d5c:	add	x0, x1, x0
  414d60:	ldr	w0, [x0]
  414d64:	sxtw	x1, w0
  414d68:	mov	x0, x1
  414d6c:	lsl	x0, x0, #2
  414d70:	add	x0, x0, x1
  414d74:	lsl	x0, x0, #3
  414d78:	add	x0, x2, x0
  414d7c:	ldr	w0, [x0, #4]
  414d80:	b	414ddc <sqrt@plt+0x12ffc>
  414d84:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  414d88:	add	x0, x0, #0x98
  414d8c:	ldr	w0, [x0]
  414d90:	cmp	w0, #0x0
  414d94:	b.eq	414dd8 <sqrt@plt+0x12ff8>  // b.none
  414d98:	ldr	x0, [sp, #16]
  414d9c:	bl	4134d4 <sqrt@plt+0x116f4>
  414da0:	str	w0, [sp, #40]
  414da4:	ldr	w0, [sp, #40]
  414da8:	cmp	w0, #0x0
  414dac:	b.lt	414db8 <sqrt@plt+0x12fd8>  // b.tstop
  414db0:	ldr	w0, [sp, #40]
  414db4:	b	414ddc <sqrt@plt+0x12ffc>
  414db8:	ldr	x0, [sp, #16]
  414dbc:	bl	417a04 <sqrt@plt+0x15c24>
  414dc0:	str	w0, [sp, #36]
  414dc4:	ldr	w0, [sp, #36]
  414dc8:	cmp	w0, #0x0
  414dcc:	b.lt	414dd8 <sqrt@plt+0x12ff8>  // b.tstop
  414dd0:	ldr	w0, [sp, #36]
  414dd4:	b	414ddc <sqrt@plt+0x12ffc>
  414dd8:	bl	401cd0 <abort@plt>
  414ddc:	ldp	x29, x30, [sp], #48
  414de0:	ret
  414de4:	sub	sp, sp, #0x10
  414de8:	str	x0, [sp, #8]
  414dec:	ldr	x0, [sp, #8]
  414df0:	ldr	x0, [x0, #32]
  414df4:	add	sp, sp, #0x10
  414df8:	ret
  414dfc:	sub	sp, sp, #0x10
  414e00:	str	x0, [sp, #8]
  414e04:	ldr	x0, [sp, #8]
  414e08:	ldr	x0, [x0, #40]
  414e0c:	add	sp, sp, #0x10
  414e10:	ret
  414e14:	stp	x29, x30, [sp, #-48]!
  414e18:	mov	x29, sp
  414e1c:	str	x0, [sp, #24]
  414e20:	str	x1, [sp, #16]
  414e24:	ldr	x0, [sp, #16]
  414e28:	bl	417a1c <sqrt@plt+0x15c3c>
  414e2c:	str	w0, [sp, #44]
  414e30:	ldr	w0, [sp, #44]
  414e34:	mvn	w0, w0
  414e38:	lsr	w0, w0, #31
  414e3c:	and	w0, w0, #0xff
  414e40:	mov	w3, w0
  414e44:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  414e48:	add	x2, x0, #0x3e0
  414e4c:	mov	w1, #0x245                 	// #581
  414e50:	mov	w0, w3
  414e54:	bl	408a68 <sqrt@plt+0x6c88>
  414e58:	ldr	x0, [sp, #24]
  414e5c:	ldr	w0, [x0, #72]
  414e60:	ldr	w1, [sp, #44]
  414e64:	cmp	w1, w0
  414e68:	b.ge	414ecc <sqrt@plt+0x130ec>  // b.tcont
  414e6c:	ldr	x0, [sp, #24]
  414e70:	ldr	x1, [x0, #64]
  414e74:	ldrsw	x0, [sp, #44]
  414e78:	lsl	x0, x0, #2
  414e7c:	add	x0, x1, x0
  414e80:	ldr	w0, [x0]
  414e84:	cmp	w0, #0x0
  414e88:	b.lt	414ecc <sqrt@plt+0x130ec>  // b.tstop
  414e8c:	ldr	x0, [sp, #24]
  414e90:	ldr	x2, [x0, #80]
  414e94:	ldr	x0, [sp, #24]
  414e98:	ldr	x1, [x0, #64]
  414e9c:	ldrsw	x0, [sp, #44]
  414ea0:	lsl	x0, x0, #2
  414ea4:	add	x0, x1, x0
  414ea8:	ldr	w0, [x0]
  414eac:	sxtw	x1, w0
  414eb0:	mov	x0, x1
  414eb4:	lsl	x0, x0, #2
  414eb8:	add	x0, x0, x1
  414ebc:	lsl	x0, x0, #3
  414ec0:	add	x0, x2, x0
  414ec4:	ldr	x0, [x0, #32]
  414ec8:	b	414eec <sqrt@plt+0x1310c>
  414ecc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  414ed0:	add	x0, x0, #0x98
  414ed4:	ldr	w0, [x0]
  414ed8:	cmp	w0, #0x0
  414edc:	b.eq	414ee8 <sqrt@plt+0x13108>  // b.none
  414ee0:	mov	x0, #0x0                   	// #0
  414ee4:	b	414eec <sqrt@plt+0x1310c>
  414ee8:	bl	401cd0 <abort@plt>
  414eec:	ldp	x29, x30, [sp], #48
  414ef0:	ret
  414ef4:	sub	sp, sp, #0x10
  414ef8:	str	x0, [sp, #8]
  414efc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  414f00:	add	x0, x0, #0xa0
  414f04:	ldr	x0, [x0]
  414f08:	add	sp, sp, #0x10
  414f0c:	ret
  414f10:	stp	x29, x30, [sp, #-64]!
  414f14:	mov	x29, sp
  414f18:	str	x0, [sp, #24]
  414f1c:	str	w1, [sp, #20]
  414f20:	ldr	x0, [sp, #24]
  414f24:	ldr	w0, [x0, #72]
  414f28:	cmp	w0, #0x0
  414f2c:	b.ne	414fd8 <sqrt@plt+0x131f8>  // b.any
  414f30:	ldr	x0, [sp, #24]
  414f34:	mov	w1, #0x80                  	// #128
  414f38:	str	w1, [x0, #72]
  414f3c:	ldr	x0, [sp, #24]
  414f40:	ldr	w0, [x0, #72]
  414f44:	ldr	w1, [sp, #20]
  414f48:	cmp	w1, w0
  414f4c:	b.lt	414f60 <sqrt@plt+0x13180>  // b.tstop
  414f50:	ldr	w0, [sp, #20]
  414f54:	add	w1, w0, #0xa
  414f58:	ldr	x0, [sp, #24]
  414f5c:	str	w1, [x0, #72]
  414f60:	ldr	x0, [sp, #24]
  414f64:	ldr	w0, [x0, #72]
  414f68:	sxtw	x0, w0
  414f6c:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  414f70:	cmp	x0, x1
  414f74:	b.hi	414f94 <sqrt@plt+0x131b4>  // b.pmore
  414f78:	lsl	x0, x0, #2
  414f7c:	bl	401960 <_Znam@plt>
  414f80:	mov	x1, x0
  414f84:	ldr	x0, [sp, #24]
  414f88:	str	x1, [x0, #64]
  414f8c:	str	wzr, [sp, #60]
  414f90:	b	414f98 <sqrt@plt+0x131b8>
  414f94:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  414f98:	ldr	x0, [sp, #24]
  414f9c:	ldr	w0, [x0, #72]
  414fa0:	ldr	w1, [sp, #60]
  414fa4:	cmp	w1, w0
  414fa8:	b.ge	4150d8 <sqrt@plt+0x132f8>  // b.tcont
  414fac:	ldr	x0, [sp, #24]
  414fb0:	ldr	x1, [x0, #64]
  414fb4:	ldrsw	x0, [sp, #60]
  414fb8:	lsl	x0, x0, #2
  414fbc:	add	x0, x1, x0
  414fc0:	mov	w1, #0xffffffff            	// #-1
  414fc4:	str	w1, [x0]
  414fc8:	ldr	w0, [sp, #60]
  414fcc:	add	w0, w0, #0x1
  414fd0:	str	w0, [sp, #60]
  414fd4:	b	414f98 <sqrt@plt+0x131b8>
  414fd8:	ldr	x0, [sp, #24]
  414fdc:	ldr	w0, [x0, #72]
  414fe0:	str	w0, [sp, #52]
  414fe4:	ldr	x0, [sp, #24]
  414fe8:	ldr	w0, [x0, #72]
  414fec:	lsl	w1, w0, #1
  414ff0:	ldr	x0, [sp, #24]
  414ff4:	str	w1, [x0, #72]
  414ff8:	ldr	x0, [sp, #24]
  414ffc:	ldr	w0, [x0, #72]
  415000:	ldr	w1, [sp, #20]
  415004:	cmp	w1, w0
  415008:	b.lt	41501c <sqrt@plt+0x1323c>  // b.tstop
  41500c:	ldr	w0, [sp, #20]
  415010:	add	w1, w0, #0xa
  415014:	ldr	x0, [sp, #24]
  415018:	str	w1, [x0, #72]
  41501c:	ldr	x0, [sp, #24]
  415020:	ldr	x0, [x0, #64]
  415024:	str	x0, [sp, #40]
  415028:	ldr	x0, [sp, #24]
  41502c:	ldr	w0, [x0, #72]
  415030:	sxtw	x0, w0
  415034:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  415038:	cmp	x0, x1
  41503c:	b.hi	415080 <sqrt@plt+0x132a0>  // b.pmore
  415040:	lsl	x0, x0, #2
  415044:	bl	401960 <_Znam@plt>
  415048:	mov	x1, x0
  41504c:	ldr	x0, [sp, #24]
  415050:	str	x1, [x0, #64]
  415054:	ldr	x0, [sp, #24]
  415058:	ldr	x3, [x0, #64]
  41505c:	ldrsw	x0, [sp, #52]
  415060:	lsl	x0, x0, #2
  415064:	mov	x2, x0
  415068:	ldr	x1, [sp, #40]
  41506c:	mov	x0, x3
  415070:	bl	401980 <memcpy@plt>
  415074:	ldr	w0, [sp, #52]
  415078:	str	w0, [sp, #56]
  41507c:	b	415084 <sqrt@plt+0x132a4>
  415080:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  415084:	ldr	x0, [sp, #24]
  415088:	ldr	w0, [x0, #72]
  41508c:	ldr	w1, [sp, #56]
  415090:	cmp	w1, w0
  415094:	b.ge	4150c4 <sqrt@plt+0x132e4>  // b.tcont
  415098:	ldr	x0, [sp, #24]
  41509c:	ldr	x1, [x0, #64]
  4150a0:	ldrsw	x0, [sp, #56]
  4150a4:	lsl	x0, x0, #2
  4150a8:	add	x0, x1, x0
  4150ac:	mov	w1, #0xffffffff            	// #-1
  4150b0:	str	w1, [x0]
  4150b4:	ldr	w0, [sp, #56]
  4150b8:	add	w0, w0, #0x1
  4150bc:	str	w0, [sp, #56]
  4150c0:	b	415084 <sqrt@plt+0x132a4>
  4150c4:	ldr	x0, [sp, #40]
  4150c8:	cmp	x0, #0x0
  4150cc:	b.eq	4150d8 <sqrt@plt+0x132f8>  // b.none
  4150d0:	ldr	x0, [sp, #40]
  4150d4:	bl	401c20 <_ZdaPv@plt>
  4150d8:	nop
  4150dc:	ldp	x29, x30, [sp], #64
  4150e0:	ret
  4150e4:	stp	x29, x30, [sp, #-48]!
  4150e8:	mov	x29, sp
  4150ec:	str	x0, [sp, #24]
  4150f0:	ldr	x0, [sp, #24]
  4150f4:	ldr	x0, [x0, #80]
  4150f8:	cmp	x0, #0x0
  4150fc:	b.ne	415148 <sqrt@plt+0x13368>  // b.any
  415100:	ldr	x0, [sp, #24]
  415104:	mov	w1, #0x10                  	// #16
  415108:	str	w1, [x0, #92]
  41510c:	mov	x1, #0x10                  	// #16
  415110:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  415114:	movk	x0, #0x333, lsl #48
  415118:	cmp	x1, x0
  41511c:	b.hi	415144 <sqrt@plt+0x13364>  // b.pmore
  415120:	mov	x0, x1
  415124:	lsl	x0, x0, #2
  415128:	add	x0, x0, x1
  41512c:	lsl	x0, x0, #3
  415130:	bl	401960 <_Znam@plt>
  415134:	mov	x1, x0
  415138:	ldr	x0, [sp, #24]
  41513c:	str	x1, [x0, #80]
  415140:	b	4151f8 <sqrt@plt+0x13418>
  415144:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  415148:	ldr	x0, [sp, #24]
  41514c:	ldr	w0, [x0, #92]
  415150:	str	w0, [sp, #44]
  415154:	ldr	x0, [sp, #24]
  415158:	ldr	w0, [x0, #92]
  41515c:	lsl	w1, w0, #1
  415160:	ldr	x0, [sp, #24]
  415164:	str	w1, [x0, #92]
  415168:	ldr	x0, [sp, #24]
  41516c:	ldr	x0, [x0, #80]
  415170:	str	x0, [sp, #32]
  415174:	ldr	x0, [sp, #24]
  415178:	ldr	w0, [x0, #92]
  41517c:	sxtw	x1, w0
  415180:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  415184:	movk	x0, #0x333, lsl #48
  415188:	cmp	x1, x0
  41518c:	b.hi	4151ec <sqrt@plt+0x1340c>  // b.pmore
  415190:	mov	x0, x1
  415194:	lsl	x0, x0, #2
  415198:	add	x0, x0, x1
  41519c:	lsl	x0, x0, #3
  4151a0:	bl	401960 <_Znam@plt>
  4151a4:	mov	x1, x0
  4151a8:	ldr	x0, [sp, #24]
  4151ac:	str	x1, [x0, #80]
  4151b0:	ldr	x0, [sp, #24]
  4151b4:	ldr	x3, [x0, #80]
  4151b8:	ldrsw	x1, [sp, #44]
  4151bc:	mov	x0, x1
  4151c0:	lsl	x0, x0, #2
  4151c4:	add	x0, x0, x1
  4151c8:	lsl	x0, x0, #3
  4151cc:	mov	x2, x0
  4151d0:	ldr	x1, [sp, #32]
  4151d4:	mov	x0, x3
  4151d8:	bl	401980 <memcpy@plt>
  4151dc:	ldr	x0, [sp, #32]
  4151e0:	cmp	x0, #0x0
  4151e4:	b.eq	4151f8 <sqrt@plt+0x13418>  // b.none
  4151e8:	b	4151f0 <sqrt@plt+0x13410>
  4151ec:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  4151f0:	ldr	x0, [sp, #32]
  4151f4:	bl	401c20 <_ZdaPv@plt>
  4151f8:	nop
  4151fc:	ldp	x29, x30, [sp], #48
  415200:	ret
  415204:	stp	x29, x30, [sp, #-64]!
  415208:	mov	x29, sp
  41520c:	str	x0, [sp, #24]
  415210:	ldr	x0, [sp, #24]
  415214:	ldr	w0, [x0, #72]
  415218:	sub	w0, w0, #0x1
  41521c:	str	w0, [sp, #60]
  415220:	ldr	w0, [sp, #60]
  415224:	cmp	w0, #0x0
  415228:	b.lt	415260 <sqrt@plt+0x13480>  // b.tstop
  41522c:	ldr	x0, [sp, #24]
  415230:	ldr	x1, [x0, #64]
  415234:	ldrsw	x0, [sp, #60]
  415238:	lsl	x0, x0, #2
  41523c:	add	x0, x1, x0
  415240:	ldr	w0, [x0]
  415244:	cmp	w0, #0x0
  415248:	b.ge	41525c <sqrt@plt+0x1347c>  // b.tcont
  41524c:	ldr	w0, [sp, #60]
  415250:	sub	w0, w0, #0x1
  415254:	str	w0, [sp, #60]
  415258:	b	415220 <sqrt@plt+0x13440>
  41525c:	nop
  415260:	ldr	w0, [sp, #60]
  415264:	add	w0, w0, #0x1
  415268:	str	w0, [sp, #60]
  41526c:	ldr	x0, [sp, #24]
  415270:	ldr	w0, [x0, #72]
  415274:	ldr	w1, [sp, #60]
  415278:	cmp	w1, w0
  41527c:	b.ge	4152f8 <sqrt@plt+0x13518>  // b.tcont
  415280:	ldr	x0, [sp, #24]
  415284:	ldr	x0, [x0, #64]
  415288:	str	x0, [sp, #48]
  41528c:	ldrsw	x0, [sp, #60]
  415290:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  415294:	cmp	x0, x1
  415298:	b.hi	4152e0 <sqrt@plt+0x13500>  // b.pmore
  41529c:	lsl	x0, x0, #2
  4152a0:	bl	401960 <_Znam@plt>
  4152a4:	mov	x1, x0
  4152a8:	ldr	x0, [sp, #24]
  4152ac:	str	x1, [x0, #64]
  4152b0:	ldr	x0, [sp, #24]
  4152b4:	ldr	x3, [x0, #64]
  4152b8:	ldrsw	x0, [sp, #60]
  4152bc:	lsl	x0, x0, #2
  4152c0:	mov	x2, x0
  4152c4:	ldr	x1, [sp, #48]
  4152c8:	mov	x0, x3
  4152cc:	bl	401980 <memcpy@plt>
  4152d0:	ldr	x0, [sp, #48]
  4152d4:	cmp	x0, #0x0
  4152d8:	b.eq	4152ec <sqrt@plt+0x1350c>  // b.none
  4152dc:	b	4152e4 <sqrt@plt+0x13504>
  4152e0:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  4152e4:	ldr	x0, [sp, #48]
  4152e8:	bl	401c20 <_ZdaPv@plt>
  4152ec:	ldr	x0, [sp, #24]
  4152f0:	ldr	w1, [sp, #60]
  4152f4:	str	w1, [x0, #72]
  4152f8:	ldr	x0, [sp, #24]
  4152fc:	ldr	w1, [x0, #88]
  415300:	ldr	x0, [sp, #24]
  415304:	ldr	w0, [x0, #92]
  415308:	cmp	w1, w0
  41530c:	b.ge	4153b8 <sqrt@plt+0x135d8>  // b.tcont
  415310:	ldr	x0, [sp, #24]
  415314:	ldr	x0, [x0, #80]
  415318:	str	x0, [sp, #40]
  41531c:	ldr	x0, [sp, #24]
  415320:	ldr	w0, [x0, #88]
  415324:	sxtw	x1, w0
  415328:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  41532c:	movk	x0, #0x333, lsl #48
  415330:	cmp	x1, x0
  415334:	b.hi	41539c <sqrt@plt+0x135bc>  // b.pmore
  415338:	mov	x0, x1
  41533c:	lsl	x0, x0, #2
  415340:	add	x0, x0, x1
  415344:	lsl	x0, x0, #3
  415348:	bl	401960 <_Znam@plt>
  41534c:	mov	x1, x0
  415350:	ldr	x0, [sp, #24]
  415354:	str	x1, [x0, #80]
  415358:	ldr	x0, [sp, #24]
  41535c:	ldr	x3, [x0, #80]
  415360:	ldr	x0, [sp, #24]
  415364:	ldr	w0, [x0, #88]
  415368:	sxtw	x1, w0
  41536c:	mov	x0, x1
  415370:	lsl	x0, x0, #2
  415374:	add	x0, x0, x1
  415378:	lsl	x0, x0, #3
  41537c:	mov	x2, x0
  415380:	ldr	x1, [sp, #40]
  415384:	mov	x0, x3
  415388:	bl	401980 <memcpy@plt>
  41538c:	ldr	x0, [sp, #40]
  415390:	cmp	x0, #0x0
  415394:	b.eq	4153a8 <sqrt@plt+0x135c8>  // b.none
  415398:	b	4153a0 <sqrt@plt+0x135c0>
  41539c:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  4153a0:	ldr	x0, [sp, #40]
  4153a4:	bl	401c20 <_ZdaPv@plt>
  4153a8:	ldr	x0, [sp, #24]
  4153ac:	ldr	w1, [x0, #88]
  4153b0:	ldr	x0, [sp, #24]
  4153b4:	str	w1, [x0, #92]
  4153b8:	nop
  4153bc:	ldp	x29, x30, [sp], #64
  4153c0:	ret
  4153c4:	stp	x29, x30, [sp, #-64]!
  4153c8:	mov	x29, sp
  4153cc:	str	x0, [sp, #40]
  4153d0:	str	x1, [sp, #32]
  4153d4:	str	x2, [sp, #24]
  4153d8:	ldr	x0, [sp, #32]
  4153dc:	bl	417a1c <sqrt@plt+0x15c3c>
  4153e0:	str	w0, [sp, #60]
  4153e4:	ldr	w0, [sp, #60]
  4153e8:	mvn	w0, w0
  4153ec:	lsr	w0, w0, #31
  4153f0:	and	w0, w0, #0xff
  4153f4:	mov	w3, w0
  4153f8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4153fc:	add	x2, x0, #0x3e0
  415400:	mov	w1, #0x296                 	// #662
  415404:	mov	w0, w3
  415408:	bl	408a68 <sqrt@plt+0x6c88>
  41540c:	ldr	x0, [sp, #40]
  415410:	ldr	w0, [x0, #72]
  415414:	ldr	w1, [sp, #60]
  415418:	cmp	w1, w0
  41541c:	b.lt	41542c <sqrt@plt+0x1364c>  // b.tstop
  415420:	ldr	w1, [sp, #60]
  415424:	ldr	x0, [sp, #40]
  415428:	bl	414f10 <sqrt@plt+0x13130>
  41542c:	ldr	x0, [sp, #40]
  415430:	ldr	w0, [x0, #72]
  415434:	ldr	w1, [sp, #60]
  415438:	cmp	w1, w0
  41543c:	cset	w0, lt  // lt = tstop
  415440:	and	w0, w0, #0xff
  415444:	mov	w3, w0
  415448:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  41544c:	add	x2, x0, #0x3e0
  415450:	mov	w1, #0x299                 	// #665
  415454:	mov	w0, w3
  415458:	bl	408a68 <sqrt@plt+0x6c88>
  41545c:	ldr	x0, [sp, #40]
  415460:	ldr	w0, [x0, #88]
  415464:	add	w1, w0, #0x1
  415468:	ldr	x0, [sp, #40]
  41546c:	ldr	w0, [x0, #92]
  415470:	cmp	w1, w0
  415474:	b.lt	415480 <sqrt@plt+0x136a0>  // b.tstop
  415478:	ldr	x0, [sp, #40]
  41547c:	bl	4150e4 <sqrt@plt+0x13304>
  415480:	ldr	x0, [sp, #40]
  415484:	ldr	w0, [x0, #88]
  415488:	add	w1, w0, #0x1
  41548c:	ldr	x0, [sp, #40]
  415490:	ldr	w0, [x0, #92]
  415494:	cmp	w1, w0
  415498:	cset	w0, lt  // lt = tstop
  41549c:	and	w0, w0, #0xff
  4154a0:	mov	w3, w0
  4154a4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4154a8:	add	x2, x0, #0x3e0
  4154ac:	mov	w1, #0x29c                 	// #668
  4154b0:	mov	w0, w3
  4154b4:	bl	408a68 <sqrt@plt+0x6c88>
  4154b8:	ldr	x0, [sp, #40]
  4154bc:	ldr	x1, [x0, #64]
  4154c0:	ldrsw	x0, [sp, #60]
  4154c4:	lsl	x0, x0, #2
  4154c8:	add	x0, x1, x0
  4154cc:	ldr	x1, [sp, #40]
  4154d0:	ldr	w1, [x1, #88]
  4154d4:	str	w1, [x0]
  4154d8:	ldr	x0, [sp, #40]
  4154dc:	ldr	x2, [x0, #80]
  4154e0:	ldr	x0, [sp, #40]
  4154e4:	ldr	w0, [x0, #88]
  4154e8:	add	w3, w0, #0x1
  4154ec:	ldr	x1, [sp, #40]
  4154f0:	str	w3, [x1, #88]
  4154f4:	sxtw	x1, w0
  4154f8:	mov	x0, x1
  4154fc:	lsl	x0, x0, #2
  415500:	add	x0, x0, x1
  415504:	lsl	x0, x0, #3
  415508:	add	x0, x2, x0
  41550c:	ldr	x1, [sp, #24]
  415510:	ldp	x2, x3, [x1]
  415514:	stp	x2, x3, [x0]
  415518:	ldp	x2, x3, [x1, #16]
  41551c:	stp	x2, x3, [x0, #16]
  415520:	ldr	x1, [x1, #32]
  415524:	str	x1, [x0, #32]
  415528:	nop
  41552c:	ldp	x29, x30, [sp], #64
  415530:	ret
  415534:	stp	x29, x30, [sp, #-64]!
  415538:	mov	x29, sp
  41553c:	str	x0, [sp, #40]
  415540:	str	x1, [sp, #32]
  415544:	str	x2, [sp, #24]
  415548:	ldr	x0, [sp, #32]
  41554c:	bl	417a1c <sqrt@plt+0x15c3c>
  415550:	str	w0, [sp, #60]
  415554:	ldr	x0, [sp, #24]
  415558:	bl	417a1c <sqrt@plt+0x15c3c>
  41555c:	str	w0, [sp, #56]
  415560:	ldr	w0, [sp, #60]
  415564:	cmp	w0, #0x0
  415568:	b.lt	415594 <sqrt@plt+0x137b4>  // b.tstop
  41556c:	ldr	w0, [sp, #56]
  415570:	cmp	w0, #0x0
  415574:	b.lt	415594 <sqrt@plt+0x137b4>  // b.tstop
  415578:	ldr	x0, [sp, #40]
  41557c:	ldr	w0, [x0, #72]
  415580:	ldr	w1, [sp, #56]
  415584:	cmp	w1, w0
  415588:	b.ge	415594 <sqrt@plt+0x137b4>  // b.tcont
  41558c:	mov	w0, #0x1                   	// #1
  415590:	b	415598 <sqrt@plt+0x137b8>
  415594:	mov	w0, #0x0                   	// #0
  415598:	mov	w3, w0
  41559c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4155a0:	add	x2, x0, #0x3e0
  4155a4:	mov	w1, #0x2a5                 	// #677
  4155a8:	mov	w0, w3
  4155ac:	bl	408a68 <sqrt@plt+0x6c88>
  4155b0:	ldr	x0, [sp, #40]
  4155b4:	ldr	w0, [x0, #72]
  4155b8:	ldr	w1, [sp, #60]
  4155bc:	cmp	w1, w0
  4155c0:	b.lt	4155d0 <sqrt@plt+0x137f0>  // b.tstop
  4155c4:	ldr	w1, [sp, #60]
  4155c8:	ldr	x0, [sp, #40]
  4155cc:	bl	414f10 <sqrt@plt+0x13130>
  4155d0:	ldr	x0, [sp, #40]
  4155d4:	ldr	x1, [x0, #64]
  4155d8:	ldrsw	x0, [sp, #56]
  4155dc:	lsl	x0, x0, #2
  4155e0:	add	x1, x1, x0
  4155e4:	ldr	x0, [sp, #40]
  4155e8:	ldr	x2, [x0, #64]
  4155ec:	ldrsw	x0, [sp, #60]
  4155f0:	lsl	x0, x0, #2
  4155f4:	add	x0, x2, x0
  4155f8:	ldr	w1, [x1]
  4155fc:	str	w1, [x0]
  415600:	nop
  415604:	ldp	x29, x30, [sp], #64
  415608:	ret
  41560c:	stp	x29, x30, [sp, #-80]!
  415610:	mov	x29, sp
  415614:	stp	x19, x20, [sp, #16]
  415618:	str	x0, [sp, #56]
  41561c:	str	x1, [sp, #48]
  415620:	str	w2, [sp, #44]
  415624:	mov	x0, #0x68                  	// #104
  415628:	bl	41be54 <_Znwm@@Base>
  41562c:	mov	x19, x0
  415630:	ldr	x1, [sp, #56]
  415634:	mov	x0, x19
  415638:	bl	413764 <sqrt@plt+0x11984>
  41563c:	str	x19, [sp, #72]
  415640:	ldr	w2, [sp, #44]
  415644:	ldr	x1, [sp, #48]
  415648:	ldr	x0, [sp, #72]
  41564c:	bl	415a64 <sqrt@plt+0x13c84>
  415650:	cmp	w0, #0x0
  415654:	cset	w0, eq  // eq = none
  415658:	and	w0, w0, #0xff
  41565c:	cmp	w0, #0x0
  415660:	b.eq	415688 <sqrt@plt+0x138a8>  // b.none
  415664:	ldr	x0, [sp, #72]
  415668:	cmp	x0, #0x0
  41566c:	b.eq	415680 <sqrt@plt+0x138a0>  // b.none
  415670:	ldr	x1, [x0]
  415674:	add	x1, x1, #0x8
  415678:	ldr	x1, [x1]
  41567c:	blr	x1
  415680:	mov	x0, #0x0                   	// #0
  415684:	b	4156a8 <sqrt@plt+0x138c8>
  415688:	ldr	x0, [sp, #72]
  41568c:	b	4156a8 <sqrt@plt+0x138c8>
  415690:	mov	x20, x0
  415694:	mov	x1, #0x68                  	// #104
  415698:	mov	x0, x19
  41569c:	bl	41bf10 <_ZdlPvm@@Base>
  4156a0:	mov	x0, x20
  4156a4:	bl	401d40 <_Unwind_Resume@plt>
  4156a8:	ldp	x19, x20, [sp, #16]
  4156ac:	ldp	x29, x30, [sp], #80
  4156b0:	ret
  4156b4:	stp	x29, x30, [sp, #-48]!
  4156b8:	mov	x29, sp
  4156bc:	str	x0, [sp, #24]
  4156c0:	ldr	x0, [sp, #24]
  4156c4:	cmp	x0, #0x0
  4156c8:	b.ne	4156d4 <sqrt@plt+0x138f4>  // b.any
  4156cc:	mov	x0, #0x0                   	// #0
  4156d0:	b	415784 <sqrt@plt+0x139a4>
  4156d4:	ldr	x0, [sp, #24]
  4156d8:	ldrb	w0, [x0]
  4156dc:	mov	w1, w0
  4156e0:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  4156e4:	add	x0, x0, #0xa38
  4156e8:	bl	408b4c <sqrt@plt+0x6d6c>
  4156ec:	cmp	w0, #0x0
  4156f0:	cset	w0, ne  // ne = any
  4156f4:	and	w0, w0, #0xff
  4156f8:	cmp	w0, #0x0
  4156fc:	b.eq	415710 <sqrt@plt+0x13930>  // b.none
  415700:	ldr	x0, [sp, #24]
  415704:	add	x0, x0, #0x1
  415708:	str	x0, [sp, #24]
  41570c:	b	4156d4 <sqrt@plt+0x138f4>
  415710:	mov	w1, #0x0                   	// #0
  415714:	ldr	x0, [sp, #24]
  415718:	bl	401a50 <strchr@plt>
  41571c:	str	x0, [sp, #40]
  415720:	ldr	x1, [sp, #40]
  415724:	ldr	x0, [sp, #24]
  415728:	cmp	x1, x0
  41572c:	b.ls	41575c <sqrt@plt+0x1397c>  // b.plast
  415730:	ldr	x0, [sp, #40]
  415734:	sub	x0, x0, #0x1
  415738:	ldrb	w0, [x0]
  41573c:	mov	w1, w0
  415740:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  415744:	add	x0, x0, #0xa38
  415748:	bl	408b4c <sqrt@plt+0x6d6c>
  41574c:	cmp	w0, #0x0
  415750:	b.eq	41575c <sqrt@plt+0x1397c>  // b.none
  415754:	mov	w0, #0x1                   	// #1
  415758:	b	415760 <sqrt@plt+0x13980>
  41575c:	mov	w0, #0x0                   	// #0
  415760:	cmp	w0, #0x0
  415764:	b.eq	415778 <sqrt@plt+0x13998>  // b.none
  415768:	ldr	x0, [sp, #40]
  41576c:	sub	x0, x0, #0x1
  415770:	str	x0, [sp, #40]
  415774:	b	415720 <sqrt@plt+0x13940>
  415778:	ldr	x0, [sp, #40]
  41577c:	strb	wzr, [x0]
  415780:	ldr	x0, [sp, #24]
  415784:	ldp	x29, x30, [sp], #48
  415788:	ret
  41578c:	stp	x29, x30, [sp, #-368]!
  415790:	mov	x29, sp
  415794:	str	x0, [sp, #40]
  415798:	str	x1, [sp, #32]
  41579c:	str	x2, [sp, #24]
  4157a0:	str	x3, [sp, #16]
  4157a4:	ldr	x0, [sp, #40]
  4157a8:	str	x0, [sp, #360]
  4157ac:	mov	w0, #0x1                   	// #1
  4157b0:	str	w0, [sp, #356]
  4157b4:	ldr	x0, [sp, #360]
  4157b8:	ldrb	w0, [x0]
  4157bc:	mov	w1, w0
  4157c0:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  4157c4:	add	x0, x0, #0x838
  4157c8:	bl	408b4c <sqrt@plt+0x6d6c>
  4157cc:	cmp	w0, #0x0
  4157d0:	cset	w0, ne  // ne = any
  4157d4:	and	w0, w0, #0xff
  4157d8:	cmp	w0, #0x0
  4157dc:	b.eq	4158c0 <sqrt@plt+0x13ae0>  // b.none
  4157e0:	add	x3, sp, #0x130
  4157e4:	add	x2, sp, #0x140
  4157e8:	add	x1, sp, #0x138
  4157ec:	add	x0, sp, #0x148
  4157f0:	mov	x5, x3
  4157f4:	mov	x4, x2
  4157f8:	mov	x3, x1
  4157fc:	mov	x2, x0
  415800:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415804:	add	x1, x0, #0x400
  415808:	ldr	x0, [sp, #360]
  41580c:	bl	401bc0 <__isoc99_sscanf@plt>
  415810:	cmp	w0, #0x4
  415814:	b.ne	415860 <sqrt@plt+0x13a80>  // b.any
  415818:	ldr	d0, [sp, #328]
  41581c:	fcmpe	d0, #0.0
  415820:	b.le	415860 <sqrt@plt+0x13a80>
  415824:	ldr	d0, [sp, #320]
  415828:	fcmpe	d0, #0.0
  41582c:	b.le	415860 <sqrt@plt+0x13a80>
  415830:	ldrb	w1, [sp, #312]
  415834:	add	x0, sp, #0x148
  415838:	bl	413d10 <sqrt@plt+0x11f30>
  41583c:	cmp	w0, #0x0
  415840:	b.eq	415860 <sqrt@plt+0x13a80>  // b.none
  415844:	ldrb	w1, [sp, #304]
  415848:	add	x0, sp, #0x140
  41584c:	bl	413d10 <sqrt@plt+0x11f30>
  415850:	cmp	w0, #0x0
  415854:	b.eq	415860 <sqrt@plt+0x13a80>  // b.none
  415858:	mov	w0, #0x1                   	// #1
  41585c:	b	415864 <sqrt@plt+0x13a84>
  415860:	mov	w0, #0x0                   	// #0
  415864:	cmp	w0, #0x0
  415868:	b.eq	415a58 <sqrt@plt+0x13c78>  // b.none
  41586c:	ldr	x0, [sp, #24]
  415870:	cmp	x0, #0x0
  415874:	b.eq	415884 <sqrt@plt+0x13aa4>  // b.none
  415878:	ldr	d0, [sp, #328]
  41587c:	ldr	x0, [sp, #24]
  415880:	str	d0, [x0]
  415884:	ldr	x0, [sp, #16]
  415888:	cmp	x0, #0x0
  41588c:	b.eq	41589c <sqrt@plt+0x13abc>  // b.none
  415890:	ldr	d0, [sp, #320]
  415894:	ldr	x0, [sp, #16]
  415898:	str	d0, [x0]
  41589c:	ldr	x0, [sp, #32]
  4158a0:	cmp	x0, #0x0
  4158a4:	b.eq	4158b8 <sqrt@plt+0x13ad8>  // b.none
  4158a8:	ldr	x0, [sp, #32]
  4158ac:	adrp	x1, 421000 <_ZdlPvm@@Base+0x50f0>
  4158b0:	add	x1, x1, #0x418
  4158b4:	str	x1, [x0]
  4158b8:	mov	w0, #0x1                   	// #1
  4158bc:	b	415a5c <sqrt@plt+0x13c7c>
  4158c0:	str	wzr, [sp, #352]
  4158c4:	ldr	w0, [sp, #352]
  4158c8:	cmp	w0, #0x28
  4158cc:	b.gt	4159c4 <sqrt@plt+0x13be4>
  4158d0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  4158d4:	add	x2, x0, #0x1a0
  4158d8:	ldrsw	x1, [sp, #352]
  4158dc:	mov	x0, x1
  4158e0:	lsl	x0, x0, #1
  4158e4:	add	x0, x0, x1
  4158e8:	lsl	x0, x0, #3
  4158ec:	add	x0, x2, x0
  4158f0:	ldr	x0, [x0]
  4158f4:	ldr	x1, [sp, #360]
  4158f8:	bl	401cf0 <strcasecmp@plt>
  4158fc:	cmp	w0, #0x0
  415900:	b.ne	4159b4 <sqrt@plt+0x13bd4>  // b.any
  415904:	ldr	x0, [sp, #24]
  415908:	cmp	x0, #0x0
  41590c:	b.eq	41593c <sqrt@plt+0x13b5c>  // b.none
  415910:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  415914:	add	x2, x0, #0x1a0
  415918:	ldrsw	x1, [sp, #352]
  41591c:	mov	x0, x1
  415920:	lsl	x0, x0, #1
  415924:	add	x0, x0, x1
  415928:	lsl	x0, x0, #3
  41592c:	add	x0, x2, x0
  415930:	ldr	d0, [x0, #8]
  415934:	ldr	x0, [sp, #24]
  415938:	str	d0, [x0]
  41593c:	ldr	x0, [sp, #16]
  415940:	cmp	x0, #0x0
  415944:	b.eq	415974 <sqrt@plt+0x13b94>  // b.none
  415948:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41594c:	add	x2, x0, #0x1a0
  415950:	ldrsw	x1, [sp, #352]
  415954:	mov	x0, x1
  415958:	lsl	x0, x0, #1
  41595c:	add	x0, x0, x1
  415960:	lsl	x0, x0, #3
  415964:	add	x0, x2, x0
  415968:	ldr	d0, [x0, #16]
  41596c:	ldr	x0, [sp, #16]
  415970:	str	d0, [x0]
  415974:	ldr	x0, [sp, #32]
  415978:	cmp	x0, #0x0
  41597c:	b.eq	4159ac <sqrt@plt+0x13bcc>  // b.none
  415980:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  415984:	add	x2, x0, #0x1a0
  415988:	ldrsw	x1, [sp, #352]
  41598c:	mov	x0, x1
  415990:	lsl	x0, x0, #1
  415994:	add	x0, x0, x1
  415998:	lsl	x0, x0, #3
  41599c:	add	x0, x2, x0
  4159a0:	ldr	x1, [x0]
  4159a4:	ldr	x0, [sp, #32]
  4159a8:	str	x1, [x0]
  4159ac:	mov	w0, #0x1                   	// #1
  4159b0:	b	415a5c <sqrt@plt+0x13c7c>
  4159b4:	ldr	w0, [sp, #352]
  4159b8:	add	w0, w0, #0x1
  4159bc:	str	w0, [sp, #352]
  4159c0:	b	4158c4 <sqrt@plt+0x13ae4>
  4159c4:	ldr	w0, [sp, #356]
  4159c8:	cmp	w0, #0x0
  4159cc:	b.eq	415a58 <sqrt@plt+0x13c78>  // b.none
  4159d0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4159d4:	add	x1, x0, #0x420
  4159d8:	ldr	x0, [sp, #40]
  4159dc:	bl	401c50 <fopen@plt>
  4159e0:	str	x0, [sp, #344]
  4159e4:	ldr	x0, [sp, #344]
  4159e8:	cmp	x0, #0x0
  4159ec:	b.eq	415a58 <sqrt@plt+0x13c78>  // b.none
  4159f0:	add	x0, sp, #0x30
  4159f4:	ldr	x2, [sp, #344]
  4159f8:	mov	w1, #0xfe                  	// #254
  4159fc:	bl	401c80 <fgets@plt>
  415a00:	ldr	x0, [sp, #344]
  415a04:	bl	401a00 <fclose@plt>
  415a08:	str	wzr, [sp, #356]
  415a0c:	add	x0, sp, #0x30
  415a10:	mov	w1, #0x0                   	// #0
  415a14:	bl	401a50 <strchr@plt>
  415a18:	str	x0, [sp, #336]
  415a1c:	ldr	x0, [sp, #336]
  415a20:	sub	x0, x0, #0x1
  415a24:	str	x0, [sp, #336]
  415a28:	ldr	x0, [sp, #336]
  415a2c:	ldrb	w0, [x0]
  415a30:	cmp	w0, #0xa
  415a34:	cset	w0, eq  // eq = none
  415a38:	and	w0, w0, #0xff
  415a3c:	cmp	w0, #0x0
  415a40:	b.eq	415a4c <sqrt@plt+0x13c6c>  // b.none
  415a44:	ldr	x0, [sp, #336]
  415a48:	strb	wzr, [x0]
  415a4c:	add	x0, sp, #0x30
  415a50:	str	x0, [sp, #360]
  415a54:	b	4157b4 <sqrt@plt+0x139d4>
  415a58:	mov	w0, #0x0                   	// #0
  415a5c:	ldp	x29, x30, [sp], #368
  415a60:	ret
  415a64:	stp	x29, x30, [sp, #-496]!
  415a68:	mov	x29, sp
  415a6c:	str	x19, [sp, #16]
  415a70:	str	x0, [sp, #56]
  415a74:	str	x1, [sp, #48]
  415a78:	str	w2, [sp, #44]
  415a7c:	ldr	x0, [sp, #56]
  415a80:	ldr	x2, [x0, #32]
  415a84:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415a88:	add	x1, x0, #0x428
  415a8c:	mov	x0, x2
  415a90:	bl	401c70 <strcmp@plt>
  415a94:	cmp	w0, #0x0
  415a98:	b.ne	415ae4 <sqrt@plt+0x13d04>  // b.any
  415a9c:	ldr	x0, [sp, #48]
  415aa0:	cmp	x0, #0x0
  415aa4:	b.eq	415ab8 <sqrt@plt+0x13cd8>  // b.none
  415aa8:	ldr	x0, [sp, #48]
  415aac:	mov	w1, #0x1                   	// #1
  415ab0:	str	w1, [x0]
  415ab4:	b	415adc <sqrt@plt+0x13cfc>
  415ab8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  415abc:	add	x3, x0, #0x48
  415ac0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  415ac4:	add	x2, x0, #0x48
  415ac8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  415acc:	add	x1, x0, #0x48
  415ad0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415ad4:	add	x0, x0, #0x430
  415ad8:	bl	412fa0 <sqrt@plt+0x111c0>
  415adc:	mov	w19, #0x0                   	// #0
  415ae0:	b	416960 <sqrt@plt+0x14b80>
  415ae4:	ldr	x0, [sp, #56]
  415ae8:	ldr	x0, [x0, #32]
  415aec:	add	x1, sp, #0xb8
  415af0:	bl	417b68 <sqrt@plt+0x15d88>
  415af4:	str	x0, [sp, #456]
  415af8:	ldr	x0, [sp, #456]
  415afc:	cmp	x0, #0x0
  415b00:	cset	w0, eq  // eq = none
  415b04:	and	w0, w0, #0xff
  415b08:	cmp	w0, #0x0
  415b0c:	b.eq	415b64 <sqrt@plt+0x13d84>  // b.none
  415b10:	ldr	x0, [sp, #48]
  415b14:	cmp	x0, #0x0
  415b18:	b.eq	415b2c <sqrt@plt+0x13d4c>  // b.none
  415b1c:	ldr	x0, [sp, #48]
  415b20:	mov	w1, #0x1                   	// #1
  415b24:	str	w1, [x0]
  415b28:	b	415b5c <sqrt@plt+0x13d7c>
  415b2c:	ldr	x0, [sp, #56]
  415b30:	ldr	x1, [x0, #32]
  415b34:	add	x0, sp, #0xc0
  415b38:	bl	412810 <sqrt@plt+0x10a30>
  415b3c:	add	x1, sp, #0xc0
  415b40:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  415b44:	add	x3, x0, #0x48
  415b48:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  415b4c:	add	x2, x0, #0x48
  415b50:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415b54:	add	x0, x0, #0x458
  415b58:	bl	412fa0 <sqrt@plt+0x111c0>
  415b5c:	mov	w19, #0x0                   	// #0
  415b60:	b	416960 <sqrt@plt+0x14b80>
  415b64:	ldr	x1, [sp, #184]
  415b68:	add	x0, sp, #0x90
  415b6c:	mov	x2, x1
  415b70:	ldr	x1, [sp, #456]
  415b74:	bl	413154 <sqrt@plt+0x11374>
  415b78:	mov	w0, #0x1                   	// #1
  415b7c:	str	w0, [sp, #168]
  415b80:	ldr	w0, [sp, #44]
  415b84:	str	w0, [sp, #172]
  415b88:	add	x0, sp, #0x90
  415b8c:	bl	413210 <sqrt@plt+0x11430>
  415b90:	cmp	w0, #0x0
  415b94:	cset	w0, eq  // eq = none
  415b98:	and	w0, w0, #0xff
  415b9c:	cmp	w0, #0x0
  415ba0:	b.eq	415bac <sqrt@plt+0x13dcc>  // b.none
  415ba4:	str	xzr, [sp, #488]
  415ba8:	b	416050 <sqrt@plt+0x14270>
  415bac:	ldr	x2, [sp, #176]
  415bb0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415bb4:	add	x1, x0, #0x3a0
  415bb8:	mov	x0, x2
  415bbc:	bl	401aa0 <strtok@plt>
  415bc0:	str	x0, [sp, #488]
  415bc4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415bc8:	add	x1, x0, #0x478
  415bcc:	ldr	x0, [sp, #488]
  415bd0:	bl	401c70 <strcmp@plt>
  415bd4:	cmp	w0, #0x0
  415bd8:	b.eq	415b88 <sqrt@plt+0x13da8>  // b.none
  415bdc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415be0:	add	x1, x0, #0x480
  415be4:	ldr	x0, [sp, #488]
  415be8:	bl	401c70 <strcmp@plt>
  415bec:	cmp	w0, #0x0
  415bf0:	b.ne	415c98 <sqrt@plt+0x13eb8>  // b.any
  415bf4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415bf8:	add	x1, x0, #0x3a0
  415bfc:	mov	x0, #0x0                   	// #0
  415c00:	bl	401aa0 <strtok@plt>
  415c04:	str	x0, [sp, #488]
  415c08:	ldr	x0, [sp, #488]
  415c0c:	cmp	x0, #0x0
  415c10:	b.eq	415c40 <sqrt@plt+0x13e60>  // b.none
  415c14:	add	x0, sp, #0x8c
  415c18:	mov	x2, x0
  415c1c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415c20:	add	x1, x0, #0x490
  415c24:	ldr	x0, [sp, #488]
  415c28:	bl	401bc0 <__isoc99_sscanf@plt>
  415c2c:	cmp	w0, #0x1
  415c30:	b.ne	415c40 <sqrt@plt+0x13e60>  // b.any
  415c34:	ldr	w0, [sp, #140]
  415c38:	cmp	w0, #0x0
  415c3c:	b.gt	415c48 <sqrt@plt+0x13e68>
  415c40:	mov	w0, #0x1                   	// #1
  415c44:	b	415c4c <sqrt@plt+0x13e6c>
  415c48:	mov	w0, #0x0                   	// #0
  415c4c:	cmp	w0, #0x0
  415c50:	b.eq	415c88 <sqrt@plt+0x13ea8>  // b.none
  415c54:	add	x5, sp, #0x90
  415c58:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  415c5c:	add	x4, x0, #0x48
  415c60:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  415c64:	add	x3, x0, #0x48
  415c68:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  415c6c:	add	x2, x0, #0x48
  415c70:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415c74:	add	x1, x0, #0x498
  415c78:	mov	x0, x5
  415c7c:	bl	413470 <sqrt@plt+0x11690>
  415c80:	mov	w19, #0x0                   	// #0
  415c84:	b	416958 <sqrt@plt+0x14b78>
  415c88:	ldr	w1, [sp, #140]
  415c8c:	ldr	x0, [sp, #56]
  415c90:	str	w1, [x0, #24]
  415c94:	b	415b88 <sqrt@plt+0x13da8>
  415c98:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415c9c:	add	x1, x0, #0x4c0
  415ca0:	ldr	x0, [sp, #488]
  415ca4:	bl	401c70 <strcmp@plt>
  415ca8:	cmp	w0, #0x0
  415cac:	b.ne	415d84 <sqrt@plt+0x13fa4>  // b.any
  415cb0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415cb4:	add	x1, x0, #0x3a0
  415cb8:	mov	x0, #0x0                   	// #0
  415cbc:	bl	401aa0 <strtok@plt>
  415cc0:	str	x0, [sp, #488]
  415cc4:	ldr	x0, [sp, #488]
  415cc8:	cmp	x0, #0x0
  415ccc:	b.eq	415d20 <sqrt@plt+0x13f40>  // b.none
  415cd0:	add	x0, sp, #0x80
  415cd4:	mov	x2, x0
  415cd8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415cdc:	add	x1, x0, #0x4c8
  415ce0:	ldr	x0, [sp, #488]
  415ce4:	bl	401bc0 <__isoc99_sscanf@plt>
  415ce8:	cmp	w0, #0x1
  415cec:	b.ne	415d20 <sqrt@plt+0x13f40>  // b.any
  415cf0:	ldr	d0, [sp, #128]
  415cf4:	mov	x0, #0x800000000000        	// #140737488355328
  415cf8:	movk	x0, #0x4056, lsl #48
  415cfc:	fmov	d1, x0
  415d00:	fcmpe	d0, d1
  415d04:	b.ge	415d20 <sqrt@plt+0x13f40>  // b.tcont
  415d08:	ldr	d0, [sp, #128]
  415d0c:	mov	x0, #0x800000000000        	// #140737488355328
  415d10:	movk	x0, #0xc056, lsl #48
  415d14:	fmov	d1, x0
  415d18:	fcmpe	d0, d1
  415d1c:	b.hi	415d28 <sqrt@plt+0x13f48>  // b.pmore
  415d20:	mov	w0, #0x1                   	// #1
  415d24:	b	415d2c <sqrt@plt+0x13f4c>
  415d28:	mov	w0, #0x0                   	// #0
  415d2c:	cmp	w0, #0x0
  415d30:	b.eq	415d74 <sqrt@plt+0x13f94>  // b.none
  415d34:	add	x0, sp, #0xd0
  415d38:	ldr	x1, [sp, #488]
  415d3c:	bl	412810 <sqrt@plt+0x10a30>
  415d40:	add	x1, sp, #0xd0
  415d44:	add	x5, sp, #0x90
  415d48:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  415d4c:	add	x4, x0, #0x48
  415d50:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  415d54:	add	x3, x0, #0x48
  415d58:	mov	x2, x1
  415d5c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415d60:	add	x1, x0, #0x4d0
  415d64:	mov	x0, x5
  415d68:	bl	413470 <sqrt@plt+0x11690>
  415d6c:	mov	w19, #0x0                   	// #0
  415d70:	b	416958 <sqrt@plt+0x14b78>
  415d74:	ldr	d0, [sp, #128]
  415d78:	ldr	x0, [sp, #56]
  415d7c:	str	d0, [x0, #48]
  415d80:	b	415b88 <sqrt@plt+0x13da8>
  415d84:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415d88:	add	x1, x0, #0x4f8
  415d8c:	ldr	x0, [sp, #488]
  415d90:	bl	401c70 <strcmp@plt>
  415d94:	cmp	w0, #0x0
  415d98:	b.ne	415f04 <sqrt@plt+0x14124>  // b.any
  415d9c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415da0:	add	x1, x0, #0x3a0
  415da4:	mov	x0, #0x0                   	// #0
  415da8:	bl	401aa0 <strtok@plt>
  415dac:	str	x0, [sp, #488]
  415db0:	ldr	x0, [sp, #488]
  415db4:	cmp	x0, #0x0
  415db8:	b.eq	415b88 <sqrt@plt+0x13da8>  // b.none
  415dbc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415dc0:	add	x1, x0, #0x508
  415dc4:	ldr	x0, [sp, #488]
  415dc8:	bl	401c70 <strcmp@plt>
  415dcc:	cmp	w0, #0x0
  415dd0:	b.eq	415b88 <sqrt@plt+0x13da8>  // b.none
  415dd4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415dd8:	add	x1, x0, #0x510
  415ddc:	ldr	x0, [sp, #488]
  415de0:	bl	401c70 <strcmp@plt>
  415de4:	cmp	w0, #0x0
  415de8:	b.ne	415e04 <sqrt@plt+0x14024>  // b.any
  415dec:	ldr	x0, [sp, #56]
  415df0:	ldr	w0, [x0, #8]
  415df4:	orr	w1, w0, #0x1
  415df8:	ldr	x0, [sp, #56]
  415dfc:	str	w1, [x0, #8]
  415e00:	b	415d9c <sqrt@plt+0x13fbc>
  415e04:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415e08:	add	x1, x0, #0x518
  415e0c:	ldr	x0, [sp, #488]
  415e10:	bl	401c70 <strcmp@plt>
  415e14:	cmp	w0, #0x0
  415e18:	b.ne	415e34 <sqrt@plt+0x14054>  // b.any
  415e1c:	ldr	x0, [sp, #56]
  415e20:	ldr	w0, [x0, #8]
  415e24:	orr	w1, w0, #0x2
  415e28:	ldr	x0, [sp, #56]
  415e2c:	str	w1, [x0, #8]
  415e30:	b	415d9c <sqrt@plt+0x13fbc>
  415e34:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415e38:	add	x1, x0, #0x520
  415e3c:	ldr	x0, [sp, #488]
  415e40:	bl	401c70 <strcmp@plt>
  415e44:	cmp	w0, #0x0
  415e48:	b.ne	415e64 <sqrt@plt+0x14084>  // b.any
  415e4c:	ldr	x0, [sp, #56]
  415e50:	ldr	w0, [x0, #8]
  415e54:	orr	w1, w0, #0x4
  415e58:	ldr	x0, [sp, #56]
  415e5c:	str	w1, [x0, #8]
  415e60:	b	415d9c <sqrt@plt+0x13fbc>
  415e64:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415e68:	add	x1, x0, #0x528
  415e6c:	ldr	x0, [sp, #488]
  415e70:	bl	401c70 <strcmp@plt>
  415e74:	cmp	w0, #0x0
  415e78:	b.ne	415e94 <sqrt@plt+0x140b4>  // b.any
  415e7c:	ldr	x0, [sp, #56]
  415e80:	ldr	w0, [x0, #8]
  415e84:	orr	w1, w0, #0x8
  415e88:	ldr	x0, [sp, #56]
  415e8c:	str	w1, [x0, #8]
  415e90:	b	415d9c <sqrt@plt+0x13fbc>
  415e94:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415e98:	add	x1, x0, #0x530
  415e9c:	ldr	x0, [sp, #488]
  415ea0:	bl	401c70 <strcmp@plt>
  415ea4:	cmp	w0, #0x0
  415ea8:	b.ne	415ec4 <sqrt@plt+0x140e4>  // b.any
  415eac:	ldr	x0, [sp, #56]
  415eb0:	ldr	w0, [x0, #8]
  415eb4:	orr	w1, w0, #0x10
  415eb8:	ldr	x0, [sp, #56]
  415ebc:	str	w1, [x0, #8]
  415ec0:	b	415d9c <sqrt@plt+0x13fbc>
  415ec4:	add	x0, sp, #0xe0
  415ec8:	ldr	x1, [sp, #488]
  415ecc:	bl	412810 <sqrt@plt+0x10a30>
  415ed0:	add	x1, sp, #0xe0
  415ed4:	add	x5, sp, #0x90
  415ed8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  415edc:	add	x4, x0, #0x48
  415ee0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  415ee4:	add	x3, x0, #0x48
  415ee8:	mov	x2, x1
  415eec:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415ef0:	add	x1, x0, #0x538
  415ef4:	mov	x0, x5
  415ef8:	bl	413470 <sqrt@plt+0x11690>
  415efc:	mov	w19, #0x0                   	// #0
  415f00:	b	416958 <sqrt@plt+0x14b78>
  415f04:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415f08:	add	x1, x0, #0x558
  415f0c:	ldr	x0, [sp, #488]
  415f10:	bl	401c70 <strcmp@plt>
  415f14:	cmp	w0, #0x0
  415f18:	b.ne	415fa0 <sqrt@plt+0x141c0>  // b.any
  415f1c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415f20:	add	x1, x0, #0x3a0
  415f24:	mov	x0, #0x0                   	// #0
  415f28:	bl	401aa0 <strtok@plt>
  415f2c:	str	x0, [sp, #488]
  415f30:	ldr	x0, [sp, #488]
  415f34:	cmp	x0, #0x0
  415f38:	b.ne	415f70 <sqrt@plt+0x14190>  // b.any
  415f3c:	add	x5, sp, #0x90
  415f40:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  415f44:	add	x4, x0, #0x48
  415f48:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  415f4c:	add	x3, x0, #0x48
  415f50:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  415f54:	add	x2, x0, #0x48
  415f58:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415f5c:	add	x1, x0, #0x568
  415f60:	mov	x0, x5
  415f64:	bl	413470 <sqrt@plt+0x11690>
  415f68:	mov	w19, #0x0                   	// #0
  415f6c:	b	416958 <sqrt@plt+0x14b78>
  415f70:	ldr	x0, [sp, #488]
  415f74:	bl	4019b0 <strlen@plt>
  415f78:	add	x0, x0, #0x1
  415f7c:	bl	401960 <_Znam@plt>
  415f80:	mov	x1, x0
  415f84:	ldr	x0, [sp, #56]
  415f88:	str	x1, [x0, #40]
  415f8c:	ldr	x0, [sp, #56]
  415f90:	ldr	x0, [x0, #40]
  415f94:	ldr	x1, [sp, #488]
  415f98:	bl	401a90 <strcpy@plt>
  415f9c:	b	415b88 <sqrt@plt+0x13da8>
  415fa0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415fa4:	add	x1, x0, #0x598
  415fa8:	ldr	x0, [sp, #488]
  415fac:	bl	401c70 <strcmp@plt>
  415fb0:	cmp	w0, #0x0
  415fb4:	b.ne	415fc8 <sqrt@plt+0x141e8>  // b.any
  415fb8:	ldr	x0, [sp, #56]
  415fbc:	mov	w1, #0x1                   	// #1
  415fc0:	str	w1, [x0, #28]
  415fc4:	b	415b88 <sqrt@plt+0x13da8>
  415fc8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415fcc:	add	x1, x0, #0x5a0
  415fd0:	ldr	x0, [sp, #488]
  415fd4:	bl	401c70 <strcmp@plt>
  415fd8:	cmp	w0, #0x0
  415fdc:	b.eq	416050 <sqrt@plt+0x14270>  // b.none
  415fe0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  415fe4:	add	x1, x0, #0x5b0
  415fe8:	ldr	x0, [sp, #488]
  415fec:	bl	401c70 <strcmp@plt>
  415ff0:	cmp	w0, #0x0
  415ff4:	b.eq	416050 <sqrt@plt+0x14270>  // b.none
  415ff8:	ldr	x0, [sp, #488]
  415ffc:	str	x0, [sp, #448]
  416000:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416004:	add	x1, x0, #0x5b8
  416008:	mov	x0, #0x0                   	// #0
  41600c:	bl	401aa0 <strtok@plt>
  416010:	str	x0, [sp, #488]
  416014:	ldr	x0, [sp, #56]
  416018:	ldr	x0, [x0]
  41601c:	add	x0, x0, #0x10
  416020:	ldr	x19, [x0]
  416024:	ldr	x0, [sp, #488]
  416028:	bl	4156b4 <sqrt@plt+0x138d4>
  41602c:	mov	x2, x0
  416030:	ldr	x0, [sp, #152]
  416034:	ldr	w1, [sp, #160]
  416038:	mov	w4, w1
  41603c:	mov	x3, x0
  416040:	ldr	x1, [sp, #448]
  416044:	ldr	x0, [sp, #56]
  416048:	blr	x19
  41604c:	b	415b88 <sqrt@plt+0x13da8>
  416050:	str	wzr, [sp, #484]
  416054:	ldr	x0, [sp, #488]
  416058:	cmp	x0, #0x0
  41605c:	b.ne	4160a8 <sqrt@plt+0x142c8>  // b.any
  416060:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416064:	add	x0, x0, #0x98
  416068:	ldr	w0, [x0]
  41606c:	cmp	w0, #0x0
  416070:	b.ne	416840 <sqrt@plt+0x14a60>  // b.any
  416074:	add	x5, sp, #0x90
  416078:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41607c:	add	x4, x0, #0x48
  416080:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416084:	add	x3, x0, #0x48
  416088:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41608c:	add	x2, x0, #0x48
  416090:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416094:	add	x1, x0, #0x5c0
  416098:	mov	x0, x5
  41609c:	bl	413470 <sqrt@plt+0x11690>
  4160a0:	mov	w19, #0x0                   	// #0
  4160a4:	b	416958 <sqrt@plt+0x14b78>
  4160a8:	ldr	x0, [sp, #488]
  4160ac:	str	x0, [sp, #472]
  4160b0:	str	wzr, [sp, #168]
  4160b4:	ldr	x0, [sp, #472]
  4160b8:	cmp	x0, #0x0
  4160bc:	b.eq	416838 <sqrt@plt+0x14a58>  // b.none
  4160c0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4160c4:	add	x1, x0, #0x5a0
  4160c8:	ldr	x0, [sp, #472]
  4160cc:	bl	401c70 <strcmp@plt>
  4160d0:	cmp	w0, #0x0
  4160d4:	b.ne	41625c <sqrt@plt+0x1447c>  // b.any
  4160d8:	ldr	w0, [sp, #44]
  4160dc:	cmp	w0, #0x0
  4160e0:	b.eq	4160ec <sqrt@plt+0x1430c>  // b.none
  4160e4:	mov	w19, #0x1                   	// #1
  4160e8:	b	416958 <sqrt@plt+0x14b78>
  4160ec:	add	x0, sp, #0x90
  4160f0:	bl	413210 <sqrt@plt+0x11430>
  4160f4:	cmp	w0, #0x0
  4160f8:	cset	w0, eq  // eq = none
  4160fc:	and	w0, w0, #0xff
  416100:	cmp	w0, #0x0
  416104:	b.eq	416110 <sqrt@plt+0x14330>  // b.none
  416108:	str	xzr, [sp, #472]
  41610c:	b	416834 <sqrt@plt+0x14a54>
  416110:	ldr	x2, [sp, #176]
  416114:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416118:	add	x1, x0, #0x3a0
  41611c:	mov	x0, x2
  416120:	bl	401aa0 <strtok@plt>
  416124:	str	x0, [sp, #408]
  416128:	ldr	x0, [sp, #408]
  41612c:	cmp	x0, #0x0
  416130:	b.eq	416254 <sqrt@plt+0x14474>  // b.none
  416134:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416138:	add	x1, x0, #0x3a0
  41613c:	mov	x0, #0x0                   	// #0
  416140:	bl	401aa0 <strtok@plt>
  416144:	str	x0, [sp, #400]
  416148:	ldr	x0, [sp, #400]
  41614c:	cmp	x0, #0x0
  416150:	b.ne	416160 <sqrt@plt+0x14380>  // b.any
  416154:	ldr	x0, [sp, #408]
  416158:	str	x0, [sp, #472]
  41615c:	b	416834 <sqrt@plt+0x14a54>
  416160:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416164:	add	x1, x0, #0x3a0
  416168:	mov	x0, #0x0                   	// #0
  41616c:	bl	401aa0 <strtok@plt>
  416170:	str	x0, [sp, #488]
  416174:	ldr	x0, [sp, #488]
  416178:	cmp	x0, #0x0
  41617c:	b.ne	4161b4 <sqrt@plt+0x143d4>  // b.any
  416180:	add	x5, sp, #0x90
  416184:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416188:	add	x4, x0, #0x48
  41618c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416190:	add	x3, x0, #0x48
  416194:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416198:	add	x2, x0, #0x48
  41619c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4161a0:	add	x1, x0, #0x5d8
  4161a4:	mov	x0, x5
  4161a8:	bl	413470 <sqrt@plt+0x11690>
  4161ac:	mov	w19, #0x0                   	// #0
  4161b0:	b	416958 <sqrt@plt+0x14b78>
  4161b4:	add	x0, sp, #0x7c
  4161b8:	mov	x2, x0
  4161bc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4161c0:	add	x1, x0, #0x490
  4161c4:	ldr	x0, [sp, #488]
  4161c8:	bl	401bc0 <__isoc99_sscanf@plt>
  4161cc:	cmp	w0, #0x1
  4161d0:	cset	w0, ne  // ne = any
  4161d4:	and	w0, w0, #0xff
  4161d8:	cmp	w0, #0x0
  4161dc:	b.eq	416220 <sqrt@plt+0x14440>  // b.none
  4161e0:	add	x0, sp, #0xf0
  4161e4:	ldr	x1, [sp, #488]
  4161e8:	bl	412810 <sqrt@plt+0x10a30>
  4161ec:	add	x1, sp, #0xf0
  4161f0:	add	x5, sp, #0x90
  4161f4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4161f8:	add	x4, x0, #0x48
  4161fc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416200:	add	x3, x0, #0x48
  416204:	mov	x2, x1
  416208:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  41620c:	add	x1, x0, #0x5f0
  416210:	mov	x0, x5
  416214:	bl	413470 <sqrt@plt+0x11690>
  416218:	mov	w19, #0x0                   	// #0
  41621c:	b	416958 <sqrt@plt+0x14b78>
  416220:	ldr	x0, [sp, #408]
  416224:	bl	41ba60 <sqrt@plt+0x19c80>
  416228:	str	x0, [sp, #392]
  41622c:	ldr	x0, [sp, #400]
  416230:	bl	41ba60 <sqrt@plt+0x19c80>
  416234:	str	x0, [sp, #384]
  416238:	ldr	w0, [sp, #124]
  41623c:	mov	w3, w0
  416240:	ldr	x2, [sp, #384]
  416244:	ldr	x1, [sp, #392]
  416248:	ldr	x0, [sp, #56]
  41624c:	bl	414a24 <sqrt@plt+0x12c44>
  416250:	b	4160ec <sqrt@plt+0x1430c>
  416254:	nop
  416258:	b	4160ec <sqrt@plt+0x1430c>
  41625c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416260:	add	x1, x0, #0x5b0
  416264:	ldr	x0, [sp, #472]
  416268:	bl	401c70 <strcmp@plt>
  41626c:	cmp	w0, #0x0
  416270:	b.ne	4167f4 <sqrt@plt+0x14a14>  // b.any
  416274:	ldr	w0, [sp, #44]
  416278:	cmp	w0, #0x0
  41627c:	b.eq	416288 <sqrt@plt+0x144a8>  // b.none
  416280:	mov	w19, #0x1                   	// #1
  416284:	b	416958 <sqrt@plt+0x14b78>
  416288:	mov	w0, #0x1                   	// #1
  41628c:	str	w0, [sp, #484]
  416290:	str	xzr, [sp, #464]
  416294:	add	x0, sp, #0x90
  416298:	bl	413210 <sqrt@plt+0x11430>
  41629c:	cmp	w0, #0x0
  4162a0:	cset	w0, eq  // eq = none
  4162a4:	and	w0, w0, #0xff
  4162a8:	cmp	w0, #0x0
  4162ac:	b.eq	4162b8 <sqrt@plt+0x144d8>  // b.none
  4162b0:	str	xzr, [sp, #472]
  4162b4:	b	4167b4 <sqrt@plt+0x149d4>
  4162b8:	ldr	x2, [sp, #176]
  4162bc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4162c0:	add	x1, x0, #0x3a0
  4162c4:	mov	x0, x2
  4162c8:	bl	401aa0 <strtok@plt>
  4162cc:	str	x0, [sp, #440]
  4162d0:	ldr	x0, [sp, #440]
  4162d4:	cmp	x0, #0x0
  4162d8:	b.eq	4167ac <sqrt@plt+0x149cc>  // b.none
  4162dc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4162e0:	add	x1, x0, #0x3a0
  4162e4:	mov	x0, #0x0                   	// #0
  4162e8:	bl	401aa0 <strtok@plt>
  4162ec:	str	x0, [sp, #488]
  4162f0:	ldr	x0, [sp, #488]
  4162f4:	cmp	x0, #0x0
  4162f8:	b.ne	416308 <sqrt@plt+0x14528>  // b.any
  4162fc:	ldr	x0, [sp, #440]
  416300:	str	x0, [sp, #472]
  416304:	b	4167b4 <sqrt@plt+0x149d4>
  416308:	ldr	x0, [sp, #488]
  41630c:	ldrb	w0, [x0]
  416310:	cmp	w0, #0x22
  416314:	b.ne	4163c4 <sqrt@plt+0x145e4>  // b.any
  416318:	ldr	x0, [sp, #464]
  41631c:	cmp	x0, #0x0
  416320:	b.ne	416358 <sqrt@plt+0x14578>  // b.any
  416324:	add	x5, sp, #0x90
  416328:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41632c:	add	x4, x0, #0x48
  416330:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416334:	add	x3, x0, #0x48
  416338:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41633c:	add	x2, x0, #0x48
  416340:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416344:	add	x1, x0, #0x608
  416348:	mov	x0, x5
  41634c:	bl	413470 <sqrt@plt+0x11690>
  416350:	mov	w19, #0x0                   	// #0
  416354:	b	416958 <sqrt@plt+0x14b78>
  416358:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  41635c:	add	x1, x0, #0x630
  416360:	ldr	x0, [sp, #440]
  416364:	bl	401c70 <strcmp@plt>
  416368:	cmp	w0, #0x0
  41636c:	b.ne	4163a4 <sqrt@plt+0x145c4>  // b.any
  416370:	add	x5, sp, #0x90
  416374:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416378:	add	x4, x0, #0x48
  41637c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416380:	add	x3, x0, #0x48
  416384:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416388:	add	x2, x0, #0x48
  41638c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416390:	add	x1, x0, #0x638
  416394:	mov	x0, x5
  416398:	bl	413470 <sqrt@plt+0x11690>
  41639c:	mov	w19, #0x0                   	// #0
  4163a0:	b	416958 <sqrt@plt+0x14b78>
  4163a4:	ldr	x0, [sp, #440]
  4163a8:	bl	41ba60 <sqrt@plt+0x19c80>
  4163ac:	str	x0, [sp, #416]
  4163b0:	ldr	x2, [sp, #464]
  4163b4:	ldr	x1, [sp, #416]
  4163b8:	ldr	x0, [sp, #56]
  4163bc:	bl	415534 <sqrt@plt+0x13754>
  4163c0:	b	4167b0 <sqrt@plt+0x149d0>
  4163c4:	str	wzr, [sp, #84]
  4163c8:	str	wzr, [sp, #88]
  4163cc:	str	wzr, [sp, #92]
  4163d0:	str	wzr, [sp, #96]
  4163d4:	str	wzr, [sp, #100]
  4163d8:	add	x0, sp, #0x48
  4163dc:	add	x5, x0, #0x1c
  4163e0:	add	x0, sp, #0x48
  4163e4:	add	x4, x0, #0x14
  4163e8:	add	x0, sp, #0x48
  4163ec:	add	x3, x0, #0x18
  4163f0:	add	x0, sp, #0x48
  4163f4:	add	x2, x0, #0x10
  4163f8:	add	x0, sp, #0x48
  4163fc:	add	x1, x0, #0xc
  416400:	add	x0, sp, #0x48
  416404:	add	x0, x0, #0x8
  416408:	mov	x7, x5
  41640c:	mov	x6, x4
  416410:	mov	x5, x3
  416414:	mov	x4, x2
  416418:	mov	x3, x1
  41641c:	mov	x2, x0
  416420:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416424:	add	x1, x0, #0x660
  416428:	ldr	x0, [sp, #488]
  41642c:	bl	401bc0 <__isoc99_sscanf@plt>
  416430:	str	w0, [sp, #436]
  416434:	ldr	w0, [sp, #436]
  416438:	cmp	w0, #0x0
  41643c:	b.gt	416480 <sqrt@plt+0x146a0>
  416440:	add	x0, sp, #0x100
  416444:	ldr	x1, [sp, #440]
  416448:	bl	412810 <sqrt@plt+0x10a30>
  41644c:	add	x1, sp, #0x100
  416450:	add	x5, sp, #0x90
  416454:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416458:	add	x4, x0, #0x48
  41645c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416460:	add	x3, x0, #0x48
  416464:	mov	x2, x1
  416468:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  41646c:	add	x1, x0, #0x678
  416470:	mov	x0, x5
  416474:	bl	413470 <sqrt@plt+0x11690>
  416478:	mov	w19, #0x0                   	// #0
  41647c:	b	416958 <sqrt@plt+0x14b78>
  416480:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416484:	add	x1, x0, #0x3a0
  416488:	mov	x0, #0x0                   	// #0
  41648c:	bl	401aa0 <strtok@plt>
  416490:	str	x0, [sp, #488]
  416494:	ldr	x0, [sp, #488]
  416498:	cmp	x0, #0x0
  41649c:	b.ne	4164e0 <sqrt@plt+0x14700>  // b.any
  4164a0:	add	x0, sp, #0x110
  4164a4:	ldr	x1, [sp, #440]
  4164a8:	bl	412810 <sqrt@plt+0x10a30>
  4164ac:	add	x1, sp, #0x110
  4164b0:	add	x5, sp, #0x90
  4164b4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4164b8:	add	x4, x0, #0x48
  4164bc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4164c0:	add	x3, x0, #0x48
  4164c4:	mov	x2, x1
  4164c8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4164cc:	add	x1, x0, #0x690
  4164d0:	mov	x0, x5
  4164d4:	bl	413470 <sqrt@plt+0x11690>
  4164d8:	mov	w19, #0x0                   	// #0
  4164dc:	b	416958 <sqrt@plt+0x14b78>
  4164e0:	add	x0, sp, #0x78
  4164e4:	mov	x2, x0
  4164e8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4164ec:	add	x1, x0, #0x490
  4164f0:	ldr	x0, [sp, #488]
  4164f4:	bl	401bc0 <__isoc99_sscanf@plt>
  4164f8:	cmp	w0, #0x1
  4164fc:	cset	w0, ne  // ne = any
  416500:	and	w0, w0, #0xff
  416504:	cmp	w0, #0x0
  416508:	b.eq	41654c <sqrt@plt+0x1476c>  // b.none
  41650c:	add	x0, sp, #0x120
  416510:	ldr	x1, [sp, #440]
  416514:	bl	412810 <sqrt@plt+0x10a30>
  416518:	add	x1, sp, #0x120
  41651c:	add	x5, sp, #0x90
  416520:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416524:	add	x4, x0, #0x48
  416528:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41652c:	add	x3, x0, #0x48
  416530:	mov	x2, x1
  416534:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416538:	add	x1, x0, #0x6b0
  41653c:	mov	x0, x5
  416540:	bl	413470 <sqrt@plt+0x11690>
  416544:	mov	w19, #0x0                   	// #0
  416548:	b	416958 <sqrt@plt+0x14b78>
  41654c:	ldr	w0, [sp, #120]
  416550:	cmp	w0, #0x0
  416554:	b.lt	416564 <sqrt@plt+0x14784>  // b.tstop
  416558:	ldr	w0, [sp, #120]
  41655c:	cmp	w0, #0xff
  416560:	b.le	4165a4 <sqrt@plt+0x147c4>
  416564:	ldr	w1, [sp, #120]
  416568:	add	x0, sp, #0x130
  41656c:	bl	412874 <sqrt@plt+0x10a94>
  416570:	add	x1, sp, #0x130
  416574:	add	x5, sp, #0x90
  416578:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41657c:	add	x4, x0, #0x48
  416580:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416584:	add	x3, x0, #0x48
  416588:	mov	x2, x1
  41658c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416590:	add	x1, x0, #0x6d0
  416594:	mov	x0, x5
  416598:	bl	413470 <sqrt@plt+0x11690>
  41659c:	mov	w19, #0x0                   	// #0
  4165a0:	b	416958 <sqrt@plt+0x14b78>
  4165a4:	ldr	w0, [sp, #120]
  4165a8:	and	w0, w0, #0xff
  4165ac:	strb	w0, [sp, #72]
  4165b0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4165b4:	add	x1, x0, #0x3a0
  4165b8:	mov	x0, #0x0                   	// #0
  4165bc:	bl	401aa0 <strtok@plt>
  4165c0:	str	x0, [sp, #488]
  4165c4:	ldr	x0, [sp, #488]
  4165c8:	cmp	x0, #0x0
  4165cc:	b.ne	416610 <sqrt@plt+0x14830>  // b.any
  4165d0:	add	x0, sp, #0x140
  4165d4:	ldr	x1, [sp, #440]
  4165d8:	bl	412810 <sqrt@plt+0x10a30>
  4165dc:	add	x1, sp, #0x140
  4165e0:	add	x5, sp, #0x90
  4165e4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4165e8:	add	x4, x0, #0x48
  4165ec:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4165f0:	add	x3, x0, #0x48
  4165f4:	mov	x2, x1
  4165f8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4165fc:	add	x1, x0, #0x6f8
  416600:	mov	x0, x5
  416604:	bl	413470 <sqrt@plt+0x11690>
  416608:	mov	w19, #0x0                   	// #0
  41660c:	b	416958 <sqrt@plt+0x14b78>
  416610:	add	x0, sp, #0x70
  416614:	mov	w2, #0x0                   	// #0
  416618:	mov	x1, x0
  41661c:	ldr	x0, [sp, #488]
  416620:	bl	401a30 <strtol@plt>
  416624:	str	w0, [sp, #76]
  416628:	ldr	w0, [sp, #76]
  41662c:	cmp	w0, #0x0
  416630:	b.ne	416690 <sqrt@plt+0x148b0>  // b.any
  416634:	ldr	x0, [sp, #112]
  416638:	ldr	x1, [sp, #488]
  41663c:	cmp	x1, x0
  416640:	b.ne	416690 <sqrt@plt+0x148b0>  // b.any
  416644:	add	x0, sp, #0x150
  416648:	ldr	x1, [sp, #488]
  41664c:	bl	412810 <sqrt@plt+0x10a30>
  416650:	add	x0, sp, #0x160
  416654:	ldr	x1, [sp, #440]
  416658:	bl	412810 <sqrt@plt+0x10a30>
  41665c:	add	x2, sp, #0x160
  416660:	add	x1, sp, #0x150
  416664:	add	x5, sp, #0x90
  416668:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41666c:	add	x4, x0, #0x48
  416670:	mov	x3, x2
  416674:	mov	x2, x1
  416678:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  41667c:	add	x1, x0, #0x710
  416680:	mov	x0, x5
  416684:	bl	413470 <sqrt@plt+0x11690>
  416688:	mov	w19, #0x0                   	// #0
  41668c:	b	416958 <sqrt@plt+0x14b78>
  416690:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416694:	add	x0, x0, #0x98
  416698:	ldr	w0, [x0]
  41669c:	cmp	w0, #0x0
  4166a0:	b.eq	4166cc <sqrt@plt+0x148ec>  // b.none
  4166a4:	ldr	w0, [sp, #76]
  4166a8:	bl	401c40 <wcwidth@plt>
  4166ac:	str	w0, [sp, #432]
  4166b0:	ldr	w0, [sp, #432]
  4166b4:	cmp	w0, #0x1
  4166b8:	b.le	4166cc <sqrt@plt+0x148ec>
  4166bc:	ldr	w1, [sp, #80]
  4166c0:	ldr	w0, [sp, #432]
  4166c4:	mul	w0, w1, w0
  4166c8:	str	w0, [sp, #80]
  4166cc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4166d0:	add	x1, x0, #0x3a0
  4166d4:	mov	x0, #0x0                   	// #0
  4166d8:	bl	401aa0 <strtok@plt>
  4166dc:	str	x0, [sp, #488]
  4166e0:	ldr	x0, [sp, #488]
  4166e4:	cmp	x0, #0x0
  4166e8:	b.eq	416704 <sqrt@plt+0x14924>  // b.none
  4166ec:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4166f0:	add	x1, x0, #0x738
  4166f4:	ldr	x0, [sp, #488]
  4166f8:	bl	401c70 <strcmp@plt>
  4166fc:	cmp	w0, #0x0
  416700:	b.ne	41670c <sqrt@plt+0x1492c>  // b.any
  416704:	str	xzr, [sp, #104]
  416708:	b	416734 <sqrt@plt+0x14954>
  41670c:	ldr	x0, [sp, #488]
  416710:	bl	4019b0 <strlen@plt>
  416714:	add	x0, x0, #0x1
  416718:	bl	401960 <_Znam@plt>
  41671c:	str	x0, [sp, #424]
  416720:	ldr	x1, [sp, #488]
  416724:	ldr	x0, [sp, #424]
  416728:	bl	401a90 <strcpy@plt>
  41672c:	ldr	x0, [sp, #424]
  416730:	str	x0, [sp, #104]
  416734:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416738:	add	x1, x0, #0x630
  41673c:	ldr	x0, [sp, #440]
  416740:	bl	401c70 <strcmp@plt>
  416744:	cmp	w0, #0x0
  416748:	b.ne	416770 <sqrt@plt+0x14990>  // b.any
  41674c:	ldr	w0, [sp, #76]
  416750:	bl	41ba3c <sqrt@plt+0x19c5c>
  416754:	str	x0, [sp, #464]
  416758:	add	x0, sp, #0x48
  41675c:	mov	x2, x0
  416760:	ldr	x1, [sp, #464]
  416764:	ldr	x0, [sp, #56]
  416768:	bl	4153c4 <sqrt@plt+0x135e4>
  41676c:	b	4167b0 <sqrt@plt+0x149d0>
  416770:	ldr	x0, [sp, #440]
  416774:	bl	41ba60 <sqrt@plt+0x19c80>
  416778:	str	x0, [sp, #464]
  41677c:	add	x0, sp, #0x48
  416780:	mov	x2, x0
  416784:	ldr	x1, [sp, #464]
  416788:	ldr	x0, [sp, #56]
  41678c:	bl	4153c4 <sqrt@plt+0x135e4>
  416790:	ldr	w0, [sp, #76]
  416794:	bl	41ba3c <sqrt@plt+0x19c5c>
  416798:	ldr	x2, [sp, #464]
  41679c:	mov	x1, x0
  4167a0:	ldr	x0, [sp, #56]
  4167a4:	bl	415534 <sqrt@plt+0x13754>
  4167a8:	b	416294 <sqrt@plt+0x144b4>
  4167ac:	nop
  4167b0:	b	416294 <sqrt@plt+0x144b4>
  4167b4:	ldr	x0, [sp, #464]
  4167b8:	cmp	x0, #0x0
  4167bc:	b.ne	4160b4 <sqrt@plt+0x142d4>  // b.any
  4167c0:	add	x5, sp, #0x90
  4167c4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4167c8:	add	x4, x0, #0x48
  4167cc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4167d0:	add	x3, x0, #0x48
  4167d4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4167d8:	add	x2, x0, #0x48
  4167dc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4167e0:	add	x1, x0, #0x740
  4167e4:	mov	x0, x5
  4167e8:	bl	413470 <sqrt@plt+0x11690>
  4167ec:	mov	w19, #0x0                   	// #0
  4167f0:	b	416958 <sqrt@plt+0x14b78>
  4167f4:	add	x0, sp, #0x170
  4167f8:	ldr	x1, [sp, #472]
  4167fc:	bl	412810 <sqrt@plt+0x10a30>
  416800:	add	x1, sp, #0x170
  416804:	add	x5, sp, #0x90
  416808:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41680c:	add	x4, x0, #0x48
  416810:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416814:	add	x3, x0, #0x48
  416818:	mov	x2, x1
  41681c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416820:	add	x1, x0, #0x768
  416824:	mov	x0, x5
  416828:	bl	413470 <sqrt@plt+0x11690>
  41682c:	mov	w19, #0x0                   	// #0
  416830:	b	416958 <sqrt@plt+0x14b78>
  416834:	b	4160b4 <sqrt@plt+0x142d4>
  416838:	ldr	x0, [sp, #56]
  41683c:	bl	415204 <sqrt@plt+0x13424>
  416840:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416844:	add	x0, x0, #0x98
  416848:	ldr	w0, [x0]
  41684c:	cmp	w0, #0x0
  416850:	b.ne	416894 <sqrt@plt+0x14ab4>  // b.any
  416854:	ldr	w0, [sp, #484]
  416858:	cmp	w0, #0x0
  41685c:	b.ne	416894 <sqrt@plt+0x14ab4>  // b.any
  416860:	add	x5, sp, #0x90
  416864:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416868:	add	x4, x0, #0x48
  41686c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416870:	add	x3, x0, #0x48
  416874:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416878:	add	x2, x0, #0x48
  41687c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416880:	add	x1, x0, #0x7b0
  416884:	mov	x0, x5
  416888:	bl	413470 <sqrt@plt+0x11690>
  41688c:	mov	w19, #0x0                   	// #0
  416890:	b	416958 <sqrt@plt+0x14b78>
  416894:	ldr	x0, [sp, #56]
  416898:	ldr	w0, [x0, #24]
  41689c:	cmp	w0, #0x0
  4168a0:	b.ne	416954 <sqrt@plt+0x14b74>  // b.any
  4168a4:	ldr	x0, [sp, #56]
  4168a8:	ldr	w0, [x0, #56]
  4168ac:	cmp	w0, #0x0
  4168b0:	b.eq	41690c <sqrt@plt+0x14b2c>  // b.none
  4168b4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4168b8:	add	x0, x0, #0x6c
  4168bc:	ldr	w4, [x0]
  4168c0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4168c4:	add	x0, x0, #0x68
  4168c8:	ldr	w5, [x0]
  4168cc:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  4168d0:	add	x0, x0, #0x6f8
  4168d4:	ldr	w1, [x0]
  4168d8:	mov	w0, #0xd8                  	// #216
  4168dc:	mul	w1, w1, w0
  4168e0:	ldr	x0, [sp, #56]
  4168e4:	ldr	w0, [x0, #56]
  4168e8:	mov	w3, w0
  4168ec:	mov	w2, w1
  4168f0:	mov	w1, w5
  4168f4:	mov	w0, w4
  4168f8:	bl	413bf4 <sqrt@plt+0x11e14>
  4168fc:	mov	w1, w0
  416900:	ldr	x0, [sp, #56]
  416904:	str	w1, [x0, #24]
  416908:	b	416954 <sqrt@plt+0x14b74>
  41690c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416910:	add	x0, x0, #0x6c
  416914:	ldr	w3, [x0]
  416918:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41691c:	add	x0, x0, #0x68
  416920:	ldr	w4, [x0]
  416924:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  416928:	add	x0, x0, #0x6f8
  41692c:	ldr	w1, [x0]
  416930:	mov	w0, #0xd8                  	// #216
  416934:	mul	w0, w1, w0
  416938:	mov	w2, w0
  41693c:	mov	w1, w4
  416940:	mov	w0, w3
  416944:	bl	413a88 <sqrt@plt+0x11ca8>
  416948:	mov	w1, w0
  41694c:	ldr	x0, [sp, #56]
  416950:	str	w1, [x0, #24]
  416954:	mov	w19, #0x1                   	// #1
  416958:	add	x0, sp, #0x90
  41695c:	bl	4131b4 <sqrt@plt+0x113d4>
  416960:	mov	w0, w19
  416964:	b	41697c <sqrt@plt+0x14b9c>
  416968:	mov	x19, x0
  41696c:	add	x0, sp, #0x90
  416970:	bl	4131b4 <sqrt@plt+0x113d4>
  416974:	mov	x0, x19
  416978:	bl	401d40 <_Unwind_Resume@plt>
  41697c:	ldr	x19, [sp, #16]
  416980:	ldp	x29, x30, [sp], #496
  416984:	ret
  416988:	stp	x29, x30, [sp, #-304]!
  41698c:	mov	x29, sp
  416990:	str	x19, [sp, #16]
  416994:	str	wzr, [sp, #116]
  416998:	add	x0, sp, #0x68
  41699c:	mov	x1, x0
  4169a0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4169a4:	add	x0, x0, #0x428
  4169a8:	bl	417b68 <sqrt@plt+0x15d88>
  4169ac:	str	x0, [sp, #248]
  4169b0:	ldr	x0, [sp, #248]
  4169b4:	cmp	x0, #0x0
  4169b8:	cset	w0, eq  // eq = none
  4169bc:	and	w0, w0, #0xff
  4169c0:	cmp	w0, #0x0
  4169c4:	b.eq	4169f4 <sqrt@plt+0x14c14>  // b.none
  4169c8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4169cc:	add	x3, x0, #0x48
  4169d0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4169d4:	add	x2, x0, #0x48
  4169d8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4169dc:	add	x1, x0, #0x48
  4169e0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4169e4:	add	x0, x0, #0x848
  4169e8:	bl	412fa0 <sqrt@plt+0x111c0>
  4169ec:	mov	w19, #0x0                   	// #0
  4169f0:	b	4178d8 <sqrt@plt+0x15af8>
  4169f4:	ldr	x1, [sp, #104]
  4169f8:	add	x0, sp, #0x40
  4169fc:	mov	x2, x1
  416a00:	ldr	x1, [sp, #248]
  416a04:	bl	413154 <sqrt@plt+0x11374>
  416a08:	mov	w0, #0x1                   	// #1
  416a0c:	str	w0, [sp, #88]
  416a10:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416a14:	add	x0, x0, #0x68
  416a18:	str	wzr, [x0]
  416a1c:	add	x0, sp, #0x40
  416a20:	bl	413210 <sqrt@plt+0x11430>
  416a24:	cmp	w0, #0x0
  416a28:	cset	w0, ne  // ne = any
  416a2c:	and	w0, w0, #0xff
  416a30:	cmp	w0, #0x0
  416a34:	b.eq	4176d4 <sqrt@plt+0x158f4>  // b.none
  416a38:	ldr	x2, [sp, #96]
  416a3c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416a40:	add	x1, x0, #0x3a0
  416a44:	mov	x0, x2
  416a48:	bl	401aa0 <strtok@plt>
  416a4c:	str	x0, [sp, #296]
  416a50:	str	wzr, [sp, #292]
  416a54:	str	wzr, [sp, #288]
  416a58:	ldr	w0, [sp, #292]
  416a5c:	cmp	w0, #0x0
  416a60:	b.ne	416ab0 <sqrt@plt+0x14cd0>  // b.any
  416a64:	ldr	w0, [sp, #288]
  416a68:	cmp	w0, #0x9
  416a6c:	b.hi	416ab0 <sqrt@plt+0x14cd0>  // b.pmore
  416a70:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  416a74:	add	x1, x0, #0x650
  416a78:	ldr	w0, [sp, #288]
  416a7c:	lsl	x0, x0, #4
  416a80:	add	x0, x1, x0
  416a84:	ldr	x0, [x0]
  416a88:	ldr	x1, [sp, #296]
  416a8c:	bl	401c70 <strcmp@plt>
  416a90:	cmp	w0, #0x0
  416a94:	b.ne	416aa0 <sqrt@plt+0x14cc0>  // b.any
  416a98:	mov	w0, #0x1                   	// #1
  416a9c:	str	w0, [sp, #292]
  416aa0:	ldr	w0, [sp, #288]
  416aa4:	add	w0, w0, #0x1
  416aa8:	str	w0, [sp, #288]
  416aac:	b	416a58 <sqrt@plt+0x14c78>
  416ab0:	ldr	w0, [sp, #292]
  416ab4:	cmp	w0, #0x0
  416ab8:	b.eq	416ba8 <sqrt@plt+0x14dc8>  // b.none
  416abc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416ac0:	add	x1, x0, #0x3a0
  416ac4:	mov	x0, #0x0                   	// #0
  416ac8:	bl	401aa0 <strtok@plt>
  416acc:	str	x0, [sp, #192]
  416ad0:	ldr	x0, [sp, #192]
  416ad4:	cmp	x0, #0x0
  416ad8:	b.ne	416b1c <sqrt@plt+0x14d3c>  // b.any
  416adc:	add	x0, sp, #0x78
  416ae0:	ldr	x1, [sp, #296]
  416ae4:	bl	412810 <sqrt@plt+0x10a30>
  416ae8:	add	x1, sp, #0x78
  416aec:	add	x5, sp, #0x40
  416af0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416af4:	add	x4, x0, #0x48
  416af8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416afc:	add	x3, x0, #0x48
  416b00:	mov	x2, x1
  416b04:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416b08:	add	x1, x0, #0x860
  416b0c:	mov	x0, x5
  416b10:	bl	413470 <sqrt@plt+0x11690>
  416b14:	mov	w19, #0x0                   	// #0
  416b18:	b	4178d0 <sqrt@plt+0x15af0>
  416b1c:	ldr	w0, [sp, #288]
  416b20:	sub	w2, w0, #0x1
  416b24:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  416b28:	add	x1, x0, #0x650
  416b2c:	mov	w0, w2
  416b30:	lsl	x0, x0, #4
  416b34:	add	x0, x1, x0
  416b38:	ldr	x0, [x0, #8]
  416b3c:	str	x0, [sp, #184]
  416b40:	ldr	x2, [sp, #184]
  416b44:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416b48:	add	x1, x0, #0x490
  416b4c:	ldr	x0, [sp, #192]
  416b50:	bl	401bc0 <__isoc99_sscanf@plt>
  416b54:	cmp	w0, #0x1
  416b58:	cset	w0, ne  // ne = any
  416b5c:	and	w0, w0, #0xff
  416b60:	cmp	w0, #0x0
  416b64:	b.eq	416a1c <sqrt@plt+0x14c3c>  // b.none
  416b68:	add	x0, sp, #0x88
  416b6c:	ldr	x1, [sp, #192]
  416b70:	bl	412810 <sqrt@plt+0x10a30>
  416b74:	add	x1, sp, #0x88
  416b78:	add	x5, sp, #0x40
  416b7c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416b80:	add	x4, x0, #0x48
  416b84:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416b88:	add	x3, x0, #0x48
  416b8c:	mov	x2, x1
  416b90:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416b94:	add	x1, x0, #0x880
  416b98:	mov	x0, x5
  416b9c:	bl	413470 <sqrt@plt+0x11690>
  416ba0:	mov	w19, #0x0                   	// #0
  416ba4:	b	4178d0 <sqrt@plt+0x15af0>
  416ba8:	ldr	x1, [sp, #296]
  416bac:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416bb0:	add	x0, x0, #0x890
  416bb4:	bl	401c70 <strcmp@plt>
  416bb8:	cmp	w0, #0x0
  416bbc:	b.ne	416c48 <sqrt@plt+0x14e68>  // b.any
  416bc0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416bc4:	add	x1, x0, #0x3a0
  416bc8:	mov	x0, #0x0                   	// #0
  416bcc:	bl	401aa0 <strtok@plt>
  416bd0:	str	x0, [sp, #296]
  416bd4:	ldr	x0, [sp, #296]
  416bd8:	cmp	x0, #0x0
  416bdc:	b.ne	416c14 <sqrt@plt+0x14e34>  // b.any
  416be0:	add	x5, sp, #0x40
  416be4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416be8:	add	x4, x0, #0x48
  416bec:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416bf0:	add	x3, x0, #0x48
  416bf4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416bf8:	add	x2, x0, #0x48
  416bfc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416c00:	add	x1, x0, #0x898
  416c04:	mov	x0, x5
  416c08:	bl	413470 <sqrt@plt+0x11690>
  416c0c:	mov	w19, #0x0                   	// #0
  416c10:	b	4178d0 <sqrt@plt+0x15af0>
  416c14:	ldr	x0, [sp, #296]
  416c18:	bl	4019b0 <strlen@plt>
  416c1c:	add	x0, x0, #0x1
  416c20:	bl	401960 <_Znam@plt>
  416c24:	str	x0, [sp, #200]
  416c28:	ldr	x1, [sp, #296]
  416c2c:	ldr	x0, [sp, #200]
  416c30:	bl	401a90 <strcpy@plt>
  416c34:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416c38:	add	x0, x0, #0xb8
  416c3c:	ldr	x1, [sp, #200]
  416c40:	str	x1, [x0]
  416c44:	b	416a1c <sqrt@plt+0x14c3c>
  416c48:	ldr	x1, [sp, #296]
  416c4c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416c50:	add	x0, x0, #0x8c0
  416c54:	bl	401c70 <strcmp@plt>
  416c58:	cmp	w0, #0x0
  416c5c:	b.ne	416ea0 <sqrt@plt+0x150c0>  // b.any
  416c60:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416c64:	add	x1, x0, #0x3a0
  416c68:	mov	x0, #0x0                   	// #0
  416c6c:	bl	401aa0 <strtok@plt>
  416c70:	str	x0, [sp, #296]
  416c74:	ldr	x0, [sp, #296]
  416c78:	cmp	x0, #0x0
  416c7c:	b.eq	416cac <sqrt@plt+0x14ecc>  // b.none
  416c80:	add	x0, sp, #0x74
  416c84:	mov	x2, x0
  416c88:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416c8c:	add	x1, x0, #0x490
  416c90:	ldr	x0, [sp, #296]
  416c94:	bl	401bc0 <__isoc99_sscanf@plt>
  416c98:	cmp	w0, #0x1
  416c9c:	b.ne	416cac <sqrt@plt+0x14ecc>  // b.any
  416ca0:	ldr	w0, [sp, #116]
  416ca4:	cmp	w0, #0x0
  416ca8:	b.gt	416cb4 <sqrt@plt+0x14ed4>
  416cac:	mov	w0, #0x1                   	// #1
  416cb0:	b	416cb8 <sqrt@plt+0x14ed8>
  416cb4:	mov	w0, #0x0                   	// #0
  416cb8:	cmp	w0, #0x0
  416cbc:	b.eq	416d00 <sqrt@plt+0x14f20>  // b.none
  416cc0:	add	x0, sp, #0x98
  416cc4:	ldr	x1, [sp, #296]
  416cc8:	bl	412810 <sqrt@plt+0x10a30>
  416ccc:	add	x1, sp, #0x98
  416cd0:	add	x5, sp, #0x40
  416cd4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416cd8:	add	x4, x0, #0x48
  416cdc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416ce0:	add	x3, x0, #0x48
  416ce4:	mov	x2, x1
  416ce8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416cec:	add	x1, x0, #0x8c8
  416cf0:	mov	x0, x5
  416cf4:	bl	413470 <sqrt@plt+0x11690>
  416cf8:	mov	w19, #0x0                   	// #0
  416cfc:	b	4178d0 <sqrt@plt+0x15af0>
  416d00:	ldr	w0, [sp, #116]
  416d04:	add	w0, w0, #0x1
  416d08:	sxtw	x0, w0
  416d0c:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  416d10:	cmp	x0, x1
  416d14:	b.hi	416d24 <sqrt@plt+0x14f44>  // b.pmore
  416d18:	lsl	x0, x0, #3
  416d1c:	bl	401960 <_Znam@plt>
  416d20:	b	416d28 <sqrt@plt+0x14f48>
  416d24:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  416d28:	mov	x1, x0
  416d2c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416d30:	add	x0, x0, #0xa8
  416d34:	str	x1, [x0]
  416d38:	str	wzr, [sp, #284]
  416d3c:	ldr	w0, [sp, #116]
  416d40:	ldr	w1, [sp, #284]
  416d44:	cmp	w1, w0
  416d48:	b.ge	416e28 <sqrt@plt+0x15048>  // b.tcont
  416d4c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416d50:	add	x1, x0, #0x3a0
  416d54:	mov	x0, #0x0                   	// #0
  416d58:	bl	401aa0 <strtok@plt>
  416d5c:	str	x0, [sp, #296]
  416d60:	ldr	x0, [sp, #296]
  416d64:	cmp	x0, #0x0
  416d68:	b.ne	416dd8 <sqrt@plt+0x14ff8>  // b.any
  416d6c:	add	x0, sp, #0x40
  416d70:	bl	413210 <sqrt@plt+0x11430>
  416d74:	cmp	w0, #0x0
  416d78:	cset	w0, eq  // eq = none
  416d7c:	and	w0, w0, #0xff
  416d80:	cmp	w0, #0x0
  416d84:	b.eq	416dbc <sqrt@plt+0x14fdc>  // b.none
  416d88:	add	x5, sp, #0x40
  416d8c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416d90:	add	x4, x0, #0x48
  416d94:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416d98:	add	x3, x0, #0x48
  416d9c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416da0:	add	x2, x0, #0x48
  416da4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416da8:	add	x1, x0, #0x8e8
  416dac:	mov	x0, x5
  416db0:	bl	413470 <sqrt@plt+0x11690>
  416db4:	mov	w19, #0x0                   	// #0
  416db8:	b	4178d0 <sqrt@plt+0x15af0>
  416dbc:	ldr	x2, [sp, #96]
  416dc0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416dc4:	add	x1, x0, #0x3a0
  416dc8:	mov	x0, x2
  416dcc:	bl	401aa0 <strtok@plt>
  416dd0:	str	x0, [sp, #296]
  416dd4:	b	416d60 <sqrt@plt+0x14f80>
  416dd8:	ldr	x0, [sp, #296]
  416ddc:	bl	4019b0 <strlen@plt>
  416de0:	add	x0, x0, #0x1
  416de4:	bl	401960 <_Znam@plt>
  416de8:	str	x0, [sp, #208]
  416dec:	ldr	x1, [sp, #296]
  416df0:	ldr	x0, [sp, #208]
  416df4:	bl	401a90 <strcpy@plt>
  416df8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416dfc:	add	x0, x0, #0xa8
  416e00:	ldr	x1, [x0]
  416e04:	ldrsw	x0, [sp, #284]
  416e08:	lsl	x0, x0, #3
  416e0c:	add	x0, x1, x0
  416e10:	ldr	x1, [sp, #208]
  416e14:	str	x1, [x0]
  416e18:	ldr	w0, [sp, #284]
  416e1c:	add	w0, w0, #0x1
  416e20:	str	w0, [sp, #284]
  416e24:	b	416d3c <sqrt@plt+0x14f5c>
  416e28:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416e2c:	add	x1, x0, #0x3a0
  416e30:	mov	x0, #0x0                   	// #0
  416e34:	bl	401aa0 <strtok@plt>
  416e38:	str	x0, [sp, #296]
  416e3c:	ldr	x0, [sp, #296]
  416e40:	cmp	x0, #0x0
  416e44:	b.eq	416e7c <sqrt@plt+0x1509c>  // b.none
  416e48:	add	x5, sp, #0x40
  416e4c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416e50:	add	x4, x0, #0x48
  416e54:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416e58:	add	x3, x0, #0x48
  416e5c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416e60:	add	x2, x0, #0x48
  416e64:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416e68:	add	x1, x0, #0x910
  416e6c:	mov	x0, x5
  416e70:	bl	413470 <sqrt@plt+0x11690>
  416e74:	mov	w19, #0x0                   	// #0
  416e78:	b	4178d0 <sqrt@plt+0x15af0>
  416e7c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416e80:	add	x0, x0, #0xa8
  416e84:	ldr	x1, [x0]
  416e88:	ldr	w0, [sp, #116]
  416e8c:	sxtw	x0, w0
  416e90:	lsl	x0, x0, #3
  416e94:	add	x0, x1, x0
  416e98:	str	xzr, [x0]
  416e9c:	b	416a1c <sqrt@plt+0x14c3c>
  416ea0:	ldr	x1, [sp, #296]
  416ea4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416ea8:	add	x0, x0, #0x940
  416eac:	bl	401c70 <strcmp@plt>
  416eb0:	cmp	w0, #0x0
  416eb4:	b.ne	417014 <sqrt@plt+0x15234>  // b.any
  416eb8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416ebc:	add	x1, x0, #0x3a0
  416ec0:	mov	x0, #0x0                   	// #0
  416ec4:	bl	401aa0 <strtok@plt>
  416ec8:	str	x0, [sp, #296]
  416ecc:	ldr	x0, [sp, #296]
  416ed0:	cmp	x0, #0x0
  416ed4:	b.ne	416f0c <sqrt@plt+0x1512c>  // b.any
  416ed8:	add	x5, sp, #0x40
  416edc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416ee0:	add	x4, x0, #0x48
  416ee4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416ee8:	add	x3, x0, #0x48
  416eec:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416ef0:	add	x2, x0, #0x48
  416ef4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416ef8:	add	x1, x0, #0x950
  416efc:	mov	x0, x5
  416f00:	bl	413470 <sqrt@plt+0x11690>
  416f04:	mov	w19, #0x0                   	// #0
  416f08:	b	4178d0 <sqrt@plt+0x15af0>
  416f0c:	str	wzr, [sp, #280]
  416f10:	ldr	x0, [sp, #296]
  416f14:	cmp	x0, #0x0
  416f18:	b.eq	416fd4 <sqrt@plt+0x151f4>  // b.none
  416f1c:	add	x1, sp, #0x38
  416f20:	add	x0, sp, #0x30
  416f24:	mov	x3, x1
  416f28:	mov	x2, x0
  416f2c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416f30:	add	x1, x0, #0x78
  416f34:	ldr	x0, [sp, #296]
  416f38:	bl	41578c <sqrt@plt+0x139ac>
  416f3c:	cmp	w0, #0x0
  416f40:	cset	w0, ne  // ne = any
  416f44:	and	w0, w0, #0xff
  416f48:	cmp	w0, #0x0
  416f4c:	b.eq	416fbc <sqrt@plt+0x151dc>  // b.none
  416f50:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416f54:	add	x0, x0, #0x68
  416f58:	ldr	w0, [x0]
  416f5c:	scvtf	d1, w0
  416f60:	ldr	d0, [sp, #56]
  416f64:	fmul	d1, d1, d0
  416f68:	fmov	d0, #5.000000000000000000e-01
  416f6c:	fadd	d0, d1, d0
  416f70:	fcvtzs	w1, d0
  416f74:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416f78:	add	x0, x0, #0x70
  416f7c:	str	w1, [x0]
  416f80:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416f84:	add	x0, x0, #0x68
  416f88:	ldr	w0, [x0]
  416f8c:	scvtf	d1, w0
  416f90:	ldr	d0, [sp, #48]
  416f94:	fmul	d1, d1, d0
  416f98:	fmov	d0, #5.000000000000000000e-01
  416f9c:	fadd	d0, d1, d0
  416fa0:	fcvtzs	w1, d0
  416fa4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416fa8:	add	x0, x0, #0x74
  416fac:	str	w1, [x0]
  416fb0:	mov	w0, #0x1                   	// #1
  416fb4:	str	w0, [sp, #280]
  416fb8:	b	416fd4 <sqrt@plt+0x151f4>
  416fbc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  416fc0:	add	x1, x0, #0x3a0
  416fc4:	mov	x0, #0x0                   	// #0
  416fc8:	bl	401aa0 <strtok@plt>
  416fcc:	str	x0, [sp, #296]
  416fd0:	b	416f10 <sqrt@plt+0x15130>
  416fd4:	ldr	w0, [sp, #280]
  416fd8:	cmp	w0, #0x0
  416fdc:	b.ne	416a1c <sqrt@plt+0x14c3c>  // b.any
  416fe0:	add	x5, sp, #0x40
  416fe4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416fe8:	add	x4, x0, #0x48
  416fec:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416ff0:	add	x3, x0, #0x48
  416ff4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  416ff8:	add	x2, x0, #0x48
  416ffc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  417000:	add	x1, x0, #0x978
  417004:	mov	x0, x5
  417008:	bl	413470 <sqrt@plt+0x11690>
  41700c:	mov	w19, #0x0                   	// #0
  417010:	b	4178d0 <sqrt@plt+0x15af0>
  417014:	ldr	x1, [sp, #296]
  417018:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  41701c:	add	x0, x0, #0x988
  417020:	bl	401c70 <strcmp@plt>
  417024:	cmp	w0, #0x0
  417028:	b.ne	417040 <sqrt@plt+0x15260>  // b.any
  41702c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417030:	add	x0, x0, #0x90
  417034:	mov	w1, #0x1                   	// #1
  417038:	str	w1, [x0]
  41703c:	b	416a1c <sqrt@plt+0x14c3c>
  417040:	ldr	x1, [sp, #296]
  417044:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  417048:	add	x0, x0, #0x9a0
  41704c:	bl	401c70 <strcmp@plt>
  417050:	cmp	w0, #0x0
  417054:	b.ne	41706c <sqrt@plt+0x1528c>  // b.any
  417058:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41705c:	add	x0, x0, #0x8c
  417060:	mov	w1, #0x1                   	// #1
  417064:	str	w1, [x0]
  417068:	b	416a1c <sqrt@plt+0x14c3c>
  41706c:	ldr	x1, [sp, #296]
  417070:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  417074:	add	x0, x0, #0x9b0
  417078:	bl	401c70 <strcmp@plt>
  41707c:	cmp	w0, #0x0
  417080:	b.ne	417334 <sqrt@plt+0x15554>  // b.any
  417084:	mov	w0, #0x10                  	// #16
  417088:	str	w0, [sp, #276]
  41708c:	ldrsw	x0, [sp, #276]
  417090:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  417094:	cmp	x0, x1
  417098:	b.hi	4170a8 <sqrt@plt+0x152c8>  // b.pmore
  41709c:	lsl	x0, x0, #2
  4170a0:	bl	401960 <_Znam@plt>
  4170a4:	b	4170ac <sqrt@plt+0x152cc>
  4170a8:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  4170ac:	mov	x1, x0
  4170b0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4170b4:	add	x0, x0, #0xb0
  4170b8:	str	x1, [x0]
  4170bc:	str	wzr, [sp, #272]
  4170c0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4170c4:	add	x1, x0, #0x3a0
  4170c8:	mov	x0, #0x0                   	// #0
  4170cc:	bl	401aa0 <strtok@plt>
  4170d0:	str	x0, [sp, #296]
  4170d4:	ldr	x0, [sp, #296]
  4170d8:	cmp	x0, #0x0
  4170dc:	b.ne	41714c <sqrt@plt+0x1536c>  // b.any
  4170e0:	add	x0, sp, #0x40
  4170e4:	bl	413210 <sqrt@plt+0x11430>
  4170e8:	cmp	w0, #0x0
  4170ec:	cset	w0, eq  // eq = none
  4170f0:	and	w0, w0, #0xff
  4170f4:	cmp	w0, #0x0
  4170f8:	b.eq	417130 <sqrt@plt+0x15350>  // b.none
  4170fc:	add	x5, sp, #0x40
  417100:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417104:	add	x4, x0, #0x48
  417108:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41710c:	add	x3, x0, #0x48
  417110:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417114:	add	x2, x0, #0x48
  417118:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  41711c:	add	x1, x0, #0x9b8
  417120:	mov	x0, x5
  417124:	bl	413470 <sqrt@plt+0x11690>
  417128:	mov	w19, #0x0                   	// #0
  41712c:	b	4178d0 <sqrt@plt+0x15af0>
  417130:	ldr	x2, [sp, #96]
  417134:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  417138:	add	x1, x0, #0x3a0
  41713c:	mov	x0, x2
  417140:	bl	401aa0 <strtok@plt>
  417144:	str	x0, [sp, #296]
  417148:	b	4170d4 <sqrt@plt+0x152f4>
  41714c:	add	x1, sp, #0x28
  417150:	add	x0, sp, #0x2c
  417154:	mov	x3, x1
  417158:	mov	x2, x0
  41715c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  417160:	add	x1, x0, #0x9e0
  417164:	ldr	x0, [sp, #296]
  417168:	bl	401bc0 <__isoc99_sscanf@plt>
  41716c:	cmp	w0, #0x1
  417170:	b.eq	417180 <sqrt@plt+0x153a0>  // b.none
  417174:	cmp	w0, #0x2
  417178:	b.eq	417188 <sqrt@plt+0x153a8>  // b.none
  41717c:	b	4171a4 <sqrt@plt+0x153c4>
  417180:	ldr	w0, [sp, #44]
  417184:	str	w0, [sp, #40]
  417188:	ldr	w1, [sp, #44]
  41718c:	ldr	w0, [sp, #40]
  417190:	cmp	w1, w0
  417194:	b.gt	4171a4 <sqrt@plt+0x153c4>
  417198:	ldr	w0, [sp, #44]
  41719c:	cmp	w0, #0x0
  4171a0:	b.ge	4171e4 <sqrt@plt+0x15404>  // b.tcont
  4171a4:	add	x0, sp, #0xa8
  4171a8:	ldr	x1, [sp, #296]
  4171ac:	bl	412810 <sqrt@plt+0x10a30>
  4171b0:	add	x1, sp, #0xa8
  4171b4:	add	x5, sp, #0x40
  4171b8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4171bc:	add	x4, x0, #0x48
  4171c0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4171c4:	add	x3, x0, #0x48
  4171c8:	mov	x2, x1
  4171cc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4171d0:	add	x1, x0, #0x9e8
  4171d4:	mov	x0, x5
  4171d8:	bl	413470 <sqrt@plt+0x11690>
  4171dc:	mov	w19, #0x0                   	// #0
  4171e0:	b	4178d0 <sqrt@plt+0x15af0>
  4171e4:	nop
  4171e8:	ldr	w0, [sp, #272]
  4171ec:	add	w0, w0, #0x1
  4171f0:	ldr	w1, [sp, #276]
  4171f4:	cmp	w1, w0
  4171f8:	b.gt	417288 <sqrt@plt+0x154a8>
  4171fc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417200:	add	x0, x0, #0xb0
  417204:	ldr	x0, [x0]
  417208:	str	x0, [sp, #216]
  41720c:	ldr	w0, [sp, #276]
  417210:	lsl	w0, w0, #1
  417214:	sxtw	x0, w0
  417218:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  41721c:	cmp	x0, x1
  417220:	b.hi	417230 <sqrt@plt+0x15450>  // b.pmore
  417224:	lsl	x0, x0, #2
  417228:	bl	401960 <_Znam@plt>
  41722c:	b	417234 <sqrt@plt+0x15454>
  417230:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  417234:	mov	x1, x0
  417238:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41723c:	add	x0, x0, #0xb0
  417240:	str	x1, [x0]
  417244:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417248:	add	x0, x0, #0xb0
  41724c:	ldr	x3, [x0]
  417250:	ldrsw	x0, [sp, #276]
  417254:	lsl	x0, x0, #2
  417258:	mov	x2, x0
  41725c:	ldr	x1, [sp, #216]
  417260:	mov	x0, x3
  417264:	bl	401980 <memcpy@plt>
  417268:	ldr	w0, [sp, #276]
  41726c:	lsl	w0, w0, #1
  417270:	str	w0, [sp, #276]
  417274:	ldr	x0, [sp, #216]
  417278:	cmp	x0, #0x0
  41727c:	b.eq	417288 <sqrt@plt+0x154a8>  // b.none
  417280:	ldr	x0, [sp, #216]
  417284:	bl	401c20 <_ZdaPv@plt>
  417288:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41728c:	add	x0, x0, #0xb0
  417290:	ldr	x1, [x0]
  417294:	ldr	w0, [sp, #272]
  417298:	add	w2, w0, #0x1
  41729c:	str	w2, [sp, #272]
  4172a0:	sxtw	x0, w0
  4172a4:	lsl	x0, x0, #2
  4172a8:	add	x0, x1, x0
  4172ac:	ldr	w1, [sp, #44]
  4172b0:	str	w1, [x0]
  4172b4:	ldr	w0, [sp, #44]
  4172b8:	cmp	w0, #0x0
  4172bc:	b.ne	4172d0 <sqrt@plt+0x154f0>  // b.any
  4172c0:	ldr	w0, [sp, #272]
  4172c4:	cmp	w0, #0x1
  4172c8:	b.eq	417300 <sqrt@plt+0x15520>  // b.none
  4172cc:	b	416a1c <sqrt@plt+0x14c3c>
  4172d0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4172d4:	add	x0, x0, #0xb0
  4172d8:	ldr	x1, [x0]
  4172dc:	ldr	w0, [sp, #272]
  4172e0:	add	w2, w0, #0x1
  4172e4:	str	w2, [sp, #272]
  4172e8:	sxtw	x0, w0
  4172ec:	lsl	x0, x0, #2
  4172f0:	add	x0, x1, x0
  4172f4:	ldr	w1, [sp, #40]
  4172f8:	str	w1, [x0]
  4172fc:	b	4170c0 <sqrt@plt+0x152e0>
  417300:	add	x5, sp, #0x40
  417304:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417308:	add	x4, x0, #0x48
  41730c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417310:	add	x3, x0, #0x48
  417314:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417318:	add	x2, x0, #0x48
  41731c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  417320:	add	x1, x0, #0xa00
  417324:	mov	x0, x5
  417328:	bl	413470 <sqrt@plt+0x11690>
  41732c:	mov	w19, #0x0                   	// #0
  417330:	b	4178d0 <sqrt@plt+0x15af0>
  417334:	ldr	x1, [sp, #296]
  417338:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  41733c:	add	x0, x0, #0xa18
  417340:	bl	401c70 <strcmp@plt>
  417344:	cmp	w0, #0x0
  417348:	b.ne	41753c <sqrt@plt+0x1575c>  // b.any
  41734c:	mov	w0, #0x5                   	// #5
  417350:	str	w0, [sp, #268]
  417354:	ldrsw	x0, [sp, #268]
  417358:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  41735c:	cmp	x0, x1
  417360:	b.hi	417370 <sqrt@plt+0x15590>  // b.pmore
  417364:	lsl	x0, x0, #3
  417368:	bl	401960 <_Znam@plt>
  41736c:	b	417374 <sqrt@plt+0x15594>
  417370:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  417374:	mov	x1, x0
  417378:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41737c:	add	x0, x0, #0xc0
  417380:	str	x1, [x0]
  417384:	str	wzr, [sp, #264]
  417388:	ldr	w1, [sp, #264]
  41738c:	ldr	w0, [sp, #268]
  417390:	cmp	w1, w0
  417394:	b.ge	4173c4 <sqrt@plt+0x155e4>  // b.tcont
  417398:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41739c:	add	x0, x0, #0xc0
  4173a0:	ldr	x1, [x0]
  4173a4:	ldrsw	x0, [sp, #264]
  4173a8:	lsl	x0, x0, #3
  4173ac:	add	x0, x1, x0
  4173b0:	str	xzr, [x0]
  4173b4:	ldr	w0, [sp, #264]
  4173b8:	add	w0, w0, #0x1
  4173bc:	str	w0, [sp, #264]
  4173c0:	b	417388 <sqrt@plt+0x155a8>
  4173c4:	str	wzr, [sp, #260]
  4173c8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4173cc:	add	x1, x0, #0x3a0
  4173d0:	mov	x0, #0x0                   	// #0
  4173d4:	bl	401aa0 <strtok@plt>
  4173d8:	str	x0, [sp, #296]
  4173dc:	ldr	x0, [sp, #296]
  4173e0:	cmp	x0, #0x0
  4173e4:	b.eq	4176c8 <sqrt@plt+0x158e8>  // b.none
  4173e8:	ldr	w0, [sp, #260]
  4173ec:	add	w0, w0, #0x1
  4173f0:	ldr	w1, [sp, #268]
  4173f4:	cmp	w1, w0
  4173f8:	b.gt	4174ec <sqrt@plt+0x1570c>
  4173fc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417400:	add	x0, x0, #0xc0
  417404:	ldr	x0, [x0]
  417408:	str	x0, [sp, #232]
  41740c:	ldr	w0, [sp, #268]
  417410:	lsl	w0, w0, #1
  417414:	str	w0, [sp, #268]
  417418:	ldrsw	x0, [sp, #268]
  41741c:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  417420:	cmp	x0, x1
  417424:	b.hi	417434 <sqrt@plt+0x15654>  // b.pmore
  417428:	lsl	x0, x0, #3
  41742c:	bl	401960 <_Znam@plt>
  417430:	b	417438 <sqrt@plt+0x15658>
  417434:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  417438:	mov	x1, x0
  41743c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417440:	add	x0, x0, #0xc0
  417444:	str	x1, [x0]
  417448:	str	wzr, [sp, #264]
  41744c:	ldr	w1, [sp, #264]
  417450:	ldr	w0, [sp, #260]
  417454:	cmp	w1, w0
  417458:	b.ge	41749c <sqrt@plt+0x156bc>  // b.tcont
  41745c:	ldrsw	x0, [sp, #264]
  417460:	lsl	x0, x0, #3
  417464:	ldr	x1, [sp, #232]
  417468:	add	x1, x1, x0
  41746c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417470:	add	x0, x0, #0xc0
  417474:	ldr	x2, [x0]
  417478:	ldrsw	x0, [sp, #264]
  41747c:	lsl	x0, x0, #3
  417480:	add	x0, x2, x0
  417484:	ldr	x1, [x1]
  417488:	str	x1, [x0]
  41748c:	ldr	w0, [sp, #264]
  417490:	add	w0, w0, #0x1
  417494:	str	w0, [sp, #264]
  417498:	b	41744c <sqrt@plt+0x1566c>
  41749c:	ldr	w1, [sp, #264]
  4174a0:	ldr	w0, [sp, #268]
  4174a4:	cmp	w1, w0
  4174a8:	b.ge	4174d8 <sqrt@plt+0x156f8>  // b.tcont
  4174ac:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4174b0:	add	x0, x0, #0xc0
  4174b4:	ldr	x1, [x0]
  4174b8:	ldrsw	x0, [sp, #264]
  4174bc:	lsl	x0, x0, #3
  4174c0:	add	x0, x1, x0
  4174c4:	str	xzr, [x0]
  4174c8:	ldr	w0, [sp, #264]
  4174cc:	add	w0, w0, #0x1
  4174d0:	str	w0, [sp, #264]
  4174d4:	b	41749c <sqrt@plt+0x156bc>
  4174d8:	ldr	x0, [sp, #232]
  4174dc:	cmp	x0, #0x0
  4174e0:	b.eq	4174ec <sqrt@plt+0x1570c>  // b.none
  4174e4:	ldr	x0, [sp, #232]
  4174e8:	bl	401c20 <_ZdaPv@plt>
  4174ec:	ldr	x0, [sp, #296]
  4174f0:	bl	4019b0 <strlen@plt>
  4174f4:	add	x0, x0, #0x1
  4174f8:	bl	401960 <_Znam@plt>
  4174fc:	str	x0, [sp, #224]
  417500:	ldr	x1, [sp, #296]
  417504:	ldr	x0, [sp, #224]
  417508:	bl	401a90 <strcpy@plt>
  41750c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417510:	add	x0, x0, #0xc0
  417514:	ldr	x1, [x0]
  417518:	ldr	w0, [sp, #260]
  41751c:	add	w2, w0, #0x1
  417520:	str	w2, [sp, #260]
  417524:	sxtw	x0, w0
  417528:	lsl	x0, x0, #3
  41752c:	add	x0, x1, x0
  417530:	ldr	x1, [sp, #224]
  417534:	str	x1, [x0]
  417538:	b	4173c8 <sqrt@plt+0x155e8>
  41753c:	ldr	x1, [sp, #296]
  417540:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  417544:	add	x0, x0, #0xa20
  417548:	bl	401c70 <strcmp@plt>
  41754c:	cmp	w0, #0x0
  417550:	b.ne	417568 <sqrt@plt+0x15788>  // b.any
  417554:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417558:	add	x0, x0, #0x88
  41755c:	mov	w1, #0x1                   	// #1
  417560:	str	w1, [x0]
  417564:	b	416a1c <sqrt@plt+0x14c3c>
  417568:	ldr	x1, [sp, #296]
  41756c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  417570:	add	x0, x0, #0xa30
  417574:	bl	401c70 <strcmp@plt>
  417578:	cmp	w0, #0x0
  41757c:	b.ne	417594 <sqrt@plt+0x157b4>  // b.any
  417580:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417584:	add	x0, x0, #0x94
  417588:	mov	w1, #0x1                   	// #1
  41758c:	str	w1, [x0]
  417590:	b	416a1c <sqrt@plt+0x14c3c>
  417594:	ldr	x1, [sp, #296]
  417598:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  41759c:	add	x0, x0, #0xa50
  4175a0:	bl	401c70 <strcmp@plt>
  4175a4:	cmp	w0, #0x0
  4175a8:	b.ne	4175c0 <sqrt@plt+0x157e0>  // b.any
  4175ac:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4175b0:	add	x0, x0, #0x98
  4175b4:	mov	w1, #0x1                   	// #1
  4175b8:	str	w1, [x0]
  4175bc:	b	416a1c <sqrt@plt+0x14c3c>
  4175c0:	ldr	x1, [sp, #296]
  4175c4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4175c8:	add	x0, x0, #0xa58
  4175cc:	bl	401c70 <strcmp@plt>
  4175d0:	cmp	w0, #0x0
  4175d4:	b.ne	417648 <sqrt@plt+0x15868>  // b.any
  4175d8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4175dc:	add	x1, x0, #0x3a0
  4175e0:	mov	x0, #0x0                   	// #0
  4175e4:	bl	401aa0 <strtok@plt>
  4175e8:	str	x0, [sp, #296]
  4175ec:	ldr	x0, [sp, #296]
  4175f0:	cmp	x0, #0x0
  4175f4:	b.ne	41762c <sqrt@plt+0x1584c>  // b.any
  4175f8:	add	x5, sp, #0x40
  4175fc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417600:	add	x4, x0, #0x48
  417604:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417608:	add	x3, x0, #0x48
  41760c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417610:	add	x2, x0, #0x48
  417614:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  417618:	add	x1, x0, #0xa68
  41761c:	mov	x0, x5
  417620:	bl	413470 <sqrt@plt+0x11690>
  417624:	mov	w19, #0x0                   	// #0
  417628:	b	4178d0 <sqrt@plt+0x15af0>
  41762c:	ldr	x0, [sp, #296]
  417630:	bl	41e110 <_ZdlPvm@@Base+0x2200>
  417634:	mov	x1, x0
  417638:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41763c:	add	x0, x0, #0xa0
  417640:	str	x1, [x0]
  417644:	b	416a1c <sqrt@plt+0x14c3c>
  417648:	ldr	x1, [sp, #296]
  41764c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  417650:	add	x0, x0, #0x5b0
  417654:	bl	401c70 <strcmp@plt>
  417658:	cmp	w0, #0x0
  41765c:	b.eq	4176d0 <sqrt@plt+0x158f0>  // b.none
  417660:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417664:	add	x0, x0, #0xc8
  417668:	ldr	x0, [x0]
  41766c:	cmp	x0, #0x0
  417670:	b.eq	416a1c <sqrt@plt+0x14c3c>  // b.none
  417674:	ldr	x0, [sp, #296]
  417678:	str	x0, [sp, #240]
  41767c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  417680:	add	x1, x0, #0x5b8
  417684:	mov	x0, #0x0                   	// #0
  417688:	bl	401aa0 <strtok@plt>
  41768c:	str	x0, [sp, #296]
  417690:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417694:	add	x0, x0, #0xc8
  417698:	ldr	x19, [x0]
  41769c:	ldr	x0, [sp, #296]
  4176a0:	bl	4156b4 <sqrt@plt+0x138d4>
  4176a4:	mov	x4, x0
  4176a8:	ldr	x0, [sp, #72]
  4176ac:	ldr	w1, [sp, #80]
  4176b0:	mov	w3, w1
  4176b4:	mov	x2, x0
  4176b8:	mov	x1, x4
  4176bc:	ldr	x0, [sp, #240]
  4176c0:	blr	x19
  4176c4:	b	416a1c <sqrt@plt+0x14c3c>
  4176c8:	nop
  4176cc:	b	416a1c <sqrt@plt+0x14c3c>
  4176d0:	nop
  4176d4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4176d8:	add	x0, x0, #0x68
  4176dc:	ldr	w0, [x0]
  4176e0:	cmp	w0, #0x0
  4176e4:	b.ne	41771c <sqrt@plt+0x1593c>  // b.any
  4176e8:	add	x5, sp, #0x40
  4176ec:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4176f0:	add	x4, x0, #0x48
  4176f4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4176f8:	add	x3, x0, #0x48
  4176fc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417700:	add	x2, x0, #0x48
  417704:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  417708:	add	x1, x0, #0xa98
  41770c:	mov	x0, x5
  417710:	bl	413470 <sqrt@plt+0x11690>
  417714:	mov	w19, #0x0                   	// #0
  417718:	b	4178d0 <sqrt@plt+0x15af0>
  41771c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417720:	add	x0, x0, #0x6c
  417724:	ldr	w0, [x0]
  417728:	cmp	w0, #0x0
  41772c:	b.ne	417764 <sqrt@plt+0x15984>  // b.any
  417730:	add	x5, sp, #0x40
  417734:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417738:	add	x4, x0, #0x48
  41773c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417740:	add	x3, x0, #0x48
  417744:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417748:	add	x2, x0, #0x48
  41774c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  417750:	add	x1, x0, #0xab0
  417754:	mov	x0, x5
  417758:	bl	413470 <sqrt@plt+0x11690>
  41775c:	mov	w19, #0x0                   	// #0
  417760:	b	4178d0 <sqrt@plt+0x15af0>
  417764:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417768:	add	x0, x0, #0xa8
  41776c:	ldr	x0, [x0]
  417770:	cmp	x0, #0x0
  417774:	b.ne	4177ac <sqrt@plt+0x159cc>  // b.any
  417778:	add	x5, sp, #0x40
  41777c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417780:	add	x4, x0, #0x48
  417784:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417788:	add	x3, x0, #0x48
  41778c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417790:	add	x2, x0, #0x48
  417794:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  417798:	add	x1, x0, #0xad0
  41779c:	mov	x0, x5
  4177a0:	bl	413470 <sqrt@plt+0x11690>
  4177a4:	mov	w19, #0x0                   	// #0
  4177a8:	b	4178d0 <sqrt@plt+0x15af0>
  4177ac:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4177b0:	add	x0, x0, #0xb0
  4177b4:	ldr	x0, [x0]
  4177b8:	cmp	x0, #0x0
  4177bc:	b.ne	4177f4 <sqrt@plt+0x15a14>  // b.any
  4177c0:	add	x5, sp, #0x40
  4177c4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4177c8:	add	x4, x0, #0x48
  4177cc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4177d0:	add	x3, x0, #0x48
  4177d4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4177d8:	add	x2, x0, #0x48
  4177dc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4177e0:	add	x1, x0, #0xae8
  4177e4:	mov	x0, x5
  4177e8:	bl	413470 <sqrt@plt+0x11690>
  4177ec:	mov	w19, #0x0                   	// #0
  4177f0:	b	4178d0 <sqrt@plt+0x15af0>
  4177f4:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  4177f8:	add	x0, x0, #0x6f8
  4177fc:	ldr	w0, [x0]
  417800:	cmp	w0, #0x0
  417804:	b.gt	41783c <sqrt@plt+0x15a5c>
  417808:	add	x5, sp, #0x40
  41780c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417810:	add	x4, x0, #0x48
  417814:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417818:	add	x3, x0, #0x48
  41781c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417820:	add	x2, x0, #0x48
  417824:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  417828:	add	x1, x0, #0xb00
  41782c:	mov	x0, x5
  417830:	bl	413470 <sqrt@plt+0x11690>
  417834:	mov	w19, #0x0                   	// #0
  417838:	b	4178d0 <sqrt@plt+0x15af0>
  41783c:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  417840:	add	x0, x0, #0x6f0
  417844:	ldr	w0, [x0]
  417848:	cmp	w0, #0x0
  41784c:	b.gt	417884 <sqrt@plt+0x15aa4>
  417850:	add	x5, sp, #0x40
  417854:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417858:	add	x4, x0, #0x48
  41785c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417860:	add	x3, x0, #0x48
  417864:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417868:	add	x2, x0, #0x48
  41786c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  417870:	add	x1, x0, #0xb18
  417874:	mov	x0, x5
  417878:	bl	413470 <sqrt@plt+0x11690>
  41787c:	mov	w19, #0x0                   	// #0
  417880:	b	4178d0 <sqrt@plt+0x15af0>
  417884:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  417888:	add	x0, x0, #0x6f4
  41788c:	ldr	w0, [x0]
  417890:	cmp	w0, #0x0
  417894:	b.gt	4178cc <sqrt@plt+0x15aec>
  417898:	add	x5, sp, #0x40
  41789c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4178a0:	add	x4, x0, #0x48
  4178a4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4178a8:	add	x3, x0, #0x48
  4178ac:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4178b0:	add	x2, x0, #0x48
  4178b4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4178b8:	add	x1, x0, #0xb28
  4178bc:	mov	x0, x5
  4178c0:	bl	413470 <sqrt@plt+0x11690>
  4178c4:	mov	w19, #0x0                   	// #0
  4178c8:	b	4178d0 <sqrt@plt+0x15af0>
  4178cc:	mov	w19, #0x1                   	// #1
  4178d0:	add	x0, sp, #0x40
  4178d4:	bl	4131b4 <sqrt@plt+0x113d4>
  4178d8:	mov	w0, w19
  4178dc:	b	4178f4 <sqrt@plt+0x15b14>
  4178e0:	mov	x19, x0
  4178e4:	add	x0, sp, #0x40
  4178e8:	bl	4131b4 <sqrt@plt+0x113d4>
  4178ec:	mov	x0, x19
  4178f0:	bl	401d40 <_Unwind_Resume@plt>
  4178f4:	ldr	x19, [sp, #16]
  4178f8:	ldp	x29, x30, [sp], #304
  4178fc:	ret
  417900:	sub	sp, sp, #0x30
  417904:	str	x0, [sp, #40]
  417908:	str	x1, [sp, #32]
  41790c:	str	x2, [sp, #24]
  417910:	str	x3, [sp, #16]
  417914:	str	w4, [sp, #12]
  417918:	nop
  41791c:	add	sp, sp, #0x30
  417920:	ret
  417924:	sub	sp, sp, #0x20
  417928:	str	x0, [sp, #8]
  41792c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417930:	add	x0, x0, #0xc8
  417934:	ldr	x0, [x0]
  417938:	str	x0, [sp, #24]
  41793c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417940:	add	x0, x0, #0xc8
  417944:	ldr	x1, [sp, #8]
  417948:	str	x1, [x0]
  41794c:	ldr	x0, [sp, #24]
  417950:	add	sp, sp, #0x20
  417954:	ret
  417958:	stp	x29, x30, [sp, #-32]!
  41795c:	mov	x29, sp
  417960:	str	w0, [sp, #28]
  417964:	str	w1, [sp, #24]
  417968:	ldr	w0, [sp, #28]
  41796c:	cmp	w0, #0x1
  417970:	b.ne	41799c <sqrt@plt+0x15bbc>  // b.any
  417974:	ldr	w1, [sp, #24]
  417978:	mov	w0, #0xffff                	// #65535
  41797c:	cmp	w1, w0
  417980:	b.ne	41799c <sqrt@plt+0x15bbc>  // b.any
  417984:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417988:	add	x0, x0, #0x58
  41798c:	bl	41227c <sqrt@plt+0x1049c>
  417990:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417994:	add	x0, x0, #0x60
  417998:	bl	41c178 <_ZdlPvm@@Base+0x268>
  41799c:	nop
  4179a0:	ldp	x29, x30, [sp], #32
  4179a4:	ret
  4179a8:	stp	x29, x30, [sp, #-16]!
  4179ac:	mov	x29, sp
  4179b0:	mov	w1, #0xffff                	// #65535
  4179b4:	mov	w0, #0x1                   	// #1
  4179b8:	bl	417958 <sqrt@plt+0x15b78>
  4179bc:	ldp	x29, x30, [sp], #16
  4179c0:	ret
  4179c4:	sub	sp, sp, #0x10
  4179c8:	str	w0, [sp, #12]
  4179cc:	ldr	w0, [sp, #12]
  4179d0:	cmp	w0, #0x0
  4179d4:	b.lt	4179f8 <sqrt@plt+0x15c18>  // b.tstop
  4179d8:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4179dc:	add	x1, x0, #0x208
  4179e0:	ldrsw	x0, [sp, #12]
  4179e4:	ldrb	w0, [x1, x0]
  4179e8:	cmp	w0, #0x0
  4179ec:	b.eq	4179f8 <sqrt@plt+0x15c18>  // b.none
  4179f0:	mov	w0, #0x1                   	// #1
  4179f4:	b	4179fc <sqrt@plt+0x15c1c>
  4179f8:	mov	w0, #0x0                   	// #0
  4179fc:	add	sp, sp, #0x10
  417a00:	ret
  417a04:	sub	sp, sp, #0x10
  417a08:	str	x0, [sp, #8]
  417a0c:	ldr	x0, [sp, #8]
  417a10:	ldr	w0, [x0, #4]
  417a14:	add	sp, sp, #0x10
  417a18:	ret
  417a1c:	sub	sp, sp, #0x10
  417a20:	str	x0, [sp, #8]
  417a24:	ldr	x0, [sp, #8]
  417a28:	ldr	w0, [x0]
  417a2c:	add	sp, sp, #0x10
  417a30:	ret
  417a34:	stp	x29, x30, [sp, #-32]!
  417a38:	mov	x29, sp
  417a3c:	str	x0, [sp, #24]
  417a40:	str	w1, [sp, #20]
  417a44:	str	w2, [sp, #16]
  417a48:	ldr	x0, [sp, #24]
  417a4c:	ldr	w0, [x0, #56]
  417a50:	cmp	w0, #0x0
  417a54:	b.eq	417a84 <sqrt@plt+0x15ca4>  // b.none
  417a58:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417a5c:	add	x0, x0, #0x6c
  417a60:	ldr	w1, [x0]
  417a64:	ldr	x0, [sp, #24]
  417a68:	ldr	w0, [x0, #56]
  417a6c:	mov	w3, w0
  417a70:	mov	w2, w1
  417a74:	ldr	w1, [sp, #16]
  417a78:	ldr	w0, [sp, #20]
  417a7c:	bl	413bf4 <sqrt@plt+0x11e14>
  417a80:	b	417ac4 <sqrt@plt+0x15ce4>
  417a84:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417a88:	add	x0, x0, #0x6c
  417a8c:	ldr	w0, [x0]
  417a90:	ldr	w1, [sp, #16]
  417a94:	cmp	w1, w0
  417a98:	b.eq	417abc <sqrt@plt+0x15cdc>  // b.none
  417a9c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417aa0:	add	x0, x0, #0x6c
  417aa4:	ldr	w0, [x0]
  417aa8:	mov	w2, w0
  417aac:	ldr	w1, [sp, #16]
  417ab0:	ldr	w0, [sp, #20]
  417ab4:	bl	413a88 <sqrt@plt+0x11ca8>
  417ab8:	b	417ac0 <sqrt@plt+0x15ce0>
  417abc:	ldr	w0, [sp, #20]
  417ac0:	nop
  417ac4:	ldp	x29, x30, [sp], #32
  417ac8:	ret
  417acc:	stp	x29, x30, [sp, #-64]!
  417ad0:	mov	x29, sp
  417ad4:	str	x19, [sp, #16]
  417ad8:	str	x0, [sp, #40]
  417adc:	str	x1, [sp, #32]
  417ae0:	ldr	x0, [sp, #40]
  417ae4:	bl	417a1c <sqrt@plt+0x15c3c>
  417ae8:	lsl	w19, w0, #10
  417aec:	ldr	x0, [sp, #32]
  417af0:	bl	417a1c <sqrt@plt+0x15c3c>
  417af4:	add	w0, w19, w0
  417af8:	mov	w1, #0x4e61                	// #20065
  417afc:	movk	w1, #0x824a, lsl #16
  417b00:	smull	x1, w0, w1
  417b04:	lsr	x1, x1, #32
  417b08:	add	w1, w0, w1
  417b0c:	asr	w2, w1, #8
  417b10:	asr	w1, w0, #31
  417b14:	sub	w2, w2, w1
  417b18:	mov	w1, #0x1f7                 	// #503
  417b1c:	mul	w1, w2, w1
  417b20:	sub	w0, w0, w1
  417b24:	str	w0, [sp, #60]
  417b28:	ldr	w0, [sp, #60]
  417b2c:	cmp	w0, #0x0
  417b30:	cneg	w0, w0, lt  // lt = tstop
  417b34:	ldr	x19, [sp, #16]
  417b38:	ldp	x29, x30, [sp], #64
  417b3c:	ret
  417b40:	stp	x29, x30, [sp, #-32]!
  417b44:	mov	x29, sp
  417b48:	str	x0, [sp, #24]
  417b4c:	ldr	x1, [sp, #24]
  417b50:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417b54:	add	x0, x0, #0xd0
  417b58:	bl	41c724 <_ZdlPvm@@Base+0x814>
  417b5c:	nop
  417b60:	ldp	x29, x30, [sp], #32
  417b64:	ret
  417b68:	stp	x29, x30, [sp, #-64]!
  417b6c:	mov	x29, sp
  417b70:	str	x19, [sp, #16]
  417b74:	str	x0, [sp, #40]
  417b78:	str	x1, [sp, #32]
  417b7c:	ldr	x0, [sp, #40]
  417b80:	bl	4019b0 <strlen@plt>
  417b84:	mov	x19, x0
  417b88:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  417b8c:	add	x0, x0, #0x4e0
  417b90:	ldr	x0, [x0]
  417b94:	bl	4019b0 <strlen@plt>
  417b98:	add	x0, x19, x0
  417b9c:	add	x0, x0, #0x5
  417ba0:	bl	401960 <_Znam@plt>
  417ba4:	str	x0, [sp, #56]
  417ba8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  417bac:	add	x0, x0, #0x4e0
  417bb0:	ldr	x0, [x0]
  417bb4:	ldr	x3, [sp, #40]
  417bb8:	mov	x2, x0
  417bbc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  417bc0:	add	x1, x0, #0xbb0
  417bc4:	ldr	x0, [sp, #56]
  417bc8:	bl	401ab0 <sprintf@plt>
  417bcc:	ldr	x2, [sp, #32]
  417bd0:	ldr	x1, [sp, #56]
  417bd4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417bd8:	add	x0, x0, #0xd0
  417bdc:	bl	41c8bc <_ZdlPvm@@Base+0x9ac>
  417be0:	str	x0, [sp, #48]
  417be4:	ldr	x0, [sp, #56]
  417be8:	cmp	x0, #0x0
  417bec:	b.eq	417bf8 <sqrt@plt+0x15e18>  // b.none
  417bf0:	ldr	x0, [sp, #56]
  417bf4:	bl	401c20 <_ZdaPv@plt>
  417bf8:	ldr	x0, [sp, #48]
  417bfc:	ldr	x19, [sp, #16]
  417c00:	ldp	x29, x30, [sp], #64
  417c04:	ret
  417c08:	stp	x29, x30, [sp, #-32]!
  417c0c:	mov	x29, sp
  417c10:	str	w0, [sp, #28]
  417c14:	str	w1, [sp, #24]
  417c18:	ldr	w0, [sp, #28]
  417c1c:	cmp	w0, #0x1
  417c20:	b.ne	417c74 <sqrt@plt+0x15e94>  // b.any
  417c24:	ldr	w1, [sp, #24]
  417c28:	mov	w0, #0xffff                	// #65535
  417c2c:	cmp	w1, w0
  417c30:	b.ne	417c74 <sqrt@plt+0x15e94>  // b.any
  417c34:	mov	w4, #0x0                   	// #0
  417c38:	mov	w3, #0x0                   	// #0
  417c3c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  417c40:	add	x2, x0, #0xbc0
  417c44:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  417c48:	add	x1, x0, #0xb98
  417c4c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417c50:	add	x0, x0, #0xd0
  417c54:	bl	41c49c <_ZdlPvm@@Base+0x58c>
  417c58:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  417c5c:	add	x2, x0, #0x250
  417c60:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  417c64:	add	x1, x0, #0xd0
  417c68:	adrp	x0, 41c000 <_ZdlPvm@@Base+0xf0>
  417c6c:	add	x0, x0, #0x6f0
  417c70:	bl	401bd0 <__cxa_atexit@plt>
  417c74:	nop
  417c78:	ldp	x29, x30, [sp], #32
  417c7c:	ret
  417c80:	stp	x29, x30, [sp, #-16]!
  417c84:	mov	x29, sp
  417c88:	mov	w1, #0xffff                	// #65535
  417c8c:	mov	w0, #0x1                   	// #1
  417c90:	bl	417c08 <sqrt@plt+0x15e28>
  417c94:	ldp	x29, x30, [sp], #16
  417c98:	ret
  417c9c:	sub	sp, sp, #0x30
  417ca0:	str	x0, [sp, #8]
  417ca4:	str	x1, [sp]
  417ca8:	ldr	x0, [sp, #8]
  417cac:	ldr	w1, [x0]
  417cb0:	ldr	x0, [sp, #8]
  417cb4:	add	x0, x0, #0x8
  417cb8:	ldr	w0, [x0]
  417cbc:	add	w0, w1, w0
  417cc0:	scvtf	d0, w0
  417cc4:	str	d0, [sp, #40]
  417cc8:	ldr	x0, [sp, #8]
  417ccc:	add	x0, x0, #0x4
  417cd0:	ldr	w1, [x0]
  417cd4:	ldr	x0, [sp, #8]
  417cd8:	add	x0, x0, #0xc
  417cdc:	ldr	w0, [x0]
  417ce0:	add	w0, w1, w0
  417ce4:	scvtf	d0, w0
  417ce8:	str	d0, [sp, #32]
  417cec:	ldr	d0, [sp, #40]
  417cf0:	fmul	d1, d0, d0
  417cf4:	ldr	d0, [sp, #32]
  417cf8:	fmul	d0, d0, d0
  417cfc:	fadd	d0, d1, d0
  417d00:	str	d0, [sp, #24]
  417d04:	ldr	d0, [sp, #24]
  417d08:	fcmp	d0, #0.0
  417d0c:	b.eq	417dcc <sqrt@plt+0x15fec>  // b.none
  417d10:	ldr	x0, [sp, #8]
  417d14:	ldr	w0, [x0]
  417d18:	scvtf	d0, w0
  417d1c:	ldr	x0, [sp]
  417d20:	str	d0, [x0]
  417d24:	ldr	x0, [sp, #8]
  417d28:	add	x0, x0, #0x4
  417d2c:	ldr	w1, [x0]
  417d30:	ldr	x0, [sp]
  417d34:	add	x0, x0, #0x8
  417d38:	scvtf	d0, w1
  417d3c:	str	d0, [x0]
  417d40:	ldr	x0, [sp]
  417d44:	ldr	d1, [x0]
  417d48:	ldr	d0, [sp, #40]
  417d4c:	fmul	d1, d1, d0
  417d50:	ldr	x0, [sp]
  417d54:	add	x0, x0, #0x8
  417d58:	ldr	d2, [x0]
  417d5c:	ldr	d0, [sp, #32]
  417d60:	fmul	d0, d2, d0
  417d64:	fadd	d1, d1, d0
  417d68:	ldr	d0, [sp, #24]
  417d6c:	fdiv	d0, d1, d0
  417d70:	fmov	d1, #5.000000000000000000e-01
  417d74:	fsub	d0, d1, d0
  417d78:	str	d0, [sp, #16]
  417d7c:	ldr	x0, [sp]
  417d80:	ldr	d1, [x0]
  417d84:	ldr	d2, [sp, #16]
  417d88:	ldr	d0, [sp, #40]
  417d8c:	fmul	d0, d2, d0
  417d90:	fadd	d0, d1, d0
  417d94:	ldr	x0, [sp]
  417d98:	str	d0, [x0]
  417d9c:	ldr	x0, [sp]
  417da0:	add	x0, x0, #0x8
  417da4:	ldr	d1, [x0]
  417da8:	ldr	d2, [sp, #16]
  417dac:	ldr	d0, [sp, #32]
  417db0:	fmul	d0, d2, d0
  417db4:	ldr	x0, [sp]
  417db8:	add	x0, x0, #0x8
  417dbc:	fadd	d0, d1, d0
  417dc0:	str	d0, [x0]
  417dc4:	mov	w0, #0x1                   	// #1
  417dc8:	b	417dd0 <sqrt@plt+0x15ff0>
  417dcc:	mov	w0, #0x0                   	// #0
  417dd0:	add	sp, sp, #0x30
  417dd4:	ret
  417dd8:	stp	x29, x30, [sp, #-128]!
  417ddc:	mov	x29, sp
  417de0:	str	w0, [sp, #76]
  417de4:	str	w1, [sp, #72]
  417de8:	str	w2, [sp, #68]
  417dec:	str	w3, [sp, #64]
  417df0:	str	w4, [sp, #60]
  417df4:	str	w5, [sp, #56]
  417df8:	str	d0, [sp, #48]
  417dfc:	str	d1, [sp, #40]
  417e00:	str	x6, [sp, #32]
  417e04:	str	x7, [sp, #24]
  417e08:	ldr	d0, [sp, #48]
  417e0c:	fmul	d1, d0, d0
  417e10:	ldr	d0, [sp, #40]
  417e14:	fmul	d0, d0, d0
  417e18:	fadd	d0, d1, d0
  417e1c:	bl	401de0 <sqrt@plt>
  417e20:	fcvtzs	w0, d0
  417e24:	str	w0, [sp, #112]
  417e28:	ldr	w1, [sp, #76]
  417e2c:	ldr	w0, [sp, #68]
  417e30:	add	w0, w1, w0
  417e34:	str	w0, [sp, #108]
  417e38:	ldr	w1, [sp, #72]
  417e3c:	ldr	w0, [sp, #64]
  417e40:	add	w0, w1, w0
  417e44:	str	w0, [sp, #104]
  417e48:	ldr	w1, [sp, #108]
  417e4c:	ldr	w0, [sp, #60]
  417e50:	add	w0, w1, w0
  417e54:	str	w0, [sp, #100]
  417e58:	ldr	w1, [sp, #104]
  417e5c:	ldr	w0, [sp, #56]
  417e60:	add	w0, w1, w0
  417e64:	str	w0, [sp, #96]
  417e68:	ldr	w1, [sp, #100]
  417e6c:	ldr	w0, [sp, #108]
  417e70:	sub	w0, w1, w0
  417e74:	str	w0, [sp, #92]
  417e78:	ldr	w1, [sp, #96]
  417e7c:	ldr	w0, [sp, #104]
  417e80:	sub	w0, w1, w0
  417e84:	str	w0, [sp, #88]
  417e88:	ldr	w1, [sp, #76]
  417e8c:	ldr	w0, [sp, #108]
  417e90:	sub	w0, w1, w0
  417e94:	str	w0, [sp, #84]
  417e98:	ldr	w1, [sp, #72]
  417e9c:	ldr	w0, [sp, #104]
  417ea0:	sub	w0, w1, w0
  417ea4:	str	w0, [sp, #80]
  417ea8:	ldr	x0, [sp, #24]
  417eac:	ldr	w1, [sp, #92]
  417eb0:	str	w1, [x0]
  417eb4:	ldr	x0, [sp, #24]
  417eb8:	ldr	w1, [x0]
  417ebc:	ldr	x0, [sp, #32]
  417ec0:	str	w1, [x0]
  417ec4:	ldr	x0, [sp, #136]
  417ec8:	ldr	w1, [sp, #88]
  417ecc:	str	w1, [x0]
  417ed0:	ldr	x0, [sp, #136]
  417ed4:	ldr	w1, [x0]
  417ed8:	ldr	x0, [sp, #128]
  417edc:	str	w1, [x0]
  417ee0:	ldr	x0, [sp, #24]
  417ee4:	ldr	w0, [x0]
  417ee8:	ldr	w1, [sp, #84]
  417eec:	cmp	w1, w0
  417ef0:	b.le	417f04 <sqrt@plt+0x16124>
  417ef4:	ldr	x0, [sp, #24]
  417ef8:	ldr	w1, [sp, #84]
  417efc:	str	w1, [x0]
  417f00:	b	417f24 <sqrt@plt+0x16144>
  417f04:	ldr	x0, [sp, #32]
  417f08:	ldr	w0, [x0]
  417f0c:	ldr	w1, [sp, #84]
  417f10:	cmp	w1, w0
  417f14:	b.ge	417f24 <sqrt@plt+0x16144>  // b.tcont
  417f18:	ldr	x0, [sp, #32]
  417f1c:	ldr	w1, [sp, #84]
  417f20:	str	w1, [x0]
  417f24:	ldr	x0, [sp, #136]
  417f28:	ldr	w0, [x0]
  417f2c:	ldr	w1, [sp, #80]
  417f30:	cmp	w1, w0
  417f34:	b.le	417f48 <sqrt@plt+0x16168>
  417f38:	ldr	x0, [sp, #136]
  417f3c:	ldr	w1, [sp, #80]
  417f40:	str	w1, [x0]
  417f44:	b	417f68 <sqrt@plt+0x16188>
  417f48:	ldr	x0, [sp, #128]
  417f4c:	ldr	w0, [x0]
  417f50:	ldr	w1, [sp, #80]
  417f54:	cmp	w1, w0
  417f58:	b.ge	417f68 <sqrt@plt+0x16188>  // b.tcont
  417f5c:	ldr	x0, [sp, #128]
  417f60:	ldr	w1, [sp, #80]
  417f64:	str	w1, [x0]
  417f68:	ldr	w0, [sp, #92]
  417f6c:	cmp	w0, #0x0
  417f70:	b.lt	417f94 <sqrt@plt+0x161b4>  // b.tstop
  417f74:	ldr	w0, [sp, #88]
  417f78:	cmp	w0, #0x0
  417f7c:	b.lt	417f88 <sqrt@plt+0x161a8>  // b.tstop
  417f80:	mov	w0, #0x0                   	// #0
  417f84:	b	417f8c <sqrt@plt+0x161ac>
  417f88:	mov	w0, #0x3                   	// #3
  417f8c:	str	w0, [sp, #124]
  417f90:	b	417fb0 <sqrt@plt+0x161d0>
  417f94:	ldr	w0, [sp, #88]
  417f98:	cmp	w0, #0x0
  417f9c:	b.lt	417fa8 <sqrt@plt+0x161c8>  // b.tstop
  417fa0:	mov	w0, #0x1                   	// #1
  417fa4:	b	417fac <sqrt@plt+0x161cc>
  417fa8:	mov	w0, #0x2                   	// #2
  417fac:	str	w0, [sp, #124]
  417fb0:	ldr	w0, [sp, #84]
  417fb4:	cmp	w0, #0x0
  417fb8:	b.lt	417fdc <sqrt@plt+0x161fc>  // b.tstop
  417fbc:	ldr	w0, [sp, #80]
  417fc0:	cmp	w0, #0x0
  417fc4:	b.lt	417fd0 <sqrt@plt+0x161f0>  // b.tstop
  417fc8:	mov	w0, #0x0                   	// #0
  417fcc:	b	417fd4 <sqrt@plt+0x161f4>
  417fd0:	mov	w0, #0x3                   	// #3
  417fd4:	str	w0, [sp, #120]
  417fd8:	b	417ff8 <sqrt@plt+0x16218>
  417fdc:	ldr	w0, [sp, #80]
  417fe0:	cmp	w0, #0x0
  417fe4:	b.lt	417ff0 <sqrt@plt+0x16210>  // b.tstop
  417fe8:	mov	w0, #0x1                   	// #1
  417fec:	b	417ff4 <sqrt@plt+0x16214>
  417ff0:	mov	w0, #0x2                   	// #2
  417ff4:	str	w0, [sp, #120]
  417ff8:	ldr	w1, [sp, #124]
  417ffc:	ldr	w0, [sp, #120]
  418000:	cmp	w1, w0
  418004:	b.gt	418048 <sqrt@plt+0x16268>
  418008:	ldr	w1, [sp, #124]
  41800c:	ldr	w0, [sp, #120]
  418010:	cmp	w1, w0
  418014:	b.ne	418054 <sqrt@plt+0x16274>  // b.any
  418018:	ldr	w0, [sp, #92]
  41801c:	scvtf	d1, w0
  418020:	ldr	w0, [sp, #80]
  418024:	scvtf	d0, w0
  418028:	fmul	d1, d1, d0
  41802c:	ldr	w0, [sp, #84]
  418030:	scvtf	d2, w0
  418034:	ldr	w0, [sp, #88]
  418038:	scvtf	d0, w0
  41803c:	fmul	d0, d2, d0
  418040:	fcmpe	d1, d0
  418044:	b.pl	418054 <sqrt@plt+0x16274>  // b.nfrst
  418048:	ldr	w0, [sp, #120]
  41804c:	add	w0, w0, #0x4
  418050:	str	w0, [sp, #120]
  418054:	ldr	w0, [sp, #124]
  418058:	str	w0, [sp, #116]
  41805c:	ldr	w1, [sp, #116]
  418060:	ldr	w0, [sp, #120]
  418064:	cmp	w1, w0
  418068:	b.ge	41810c <sqrt@plt+0x1632c>  // b.tcont
  41806c:	ldr	w0, [sp, #116]
  418070:	negs	w1, w0
  418074:	and	w0, w0, #0x3
  418078:	and	w1, w1, #0x3
  41807c:	csneg	w0, w0, w1, mi  // mi = first
  418080:	cmp	w0, #0x3
  418084:	b.eq	4180ec <sqrt@plt+0x1630c>  // b.none
  418088:	cmp	w0, #0x3
  41808c:	b.gt	4180fc <sqrt@plt+0x1631c>
  418090:	cmp	w0, #0x2
  418094:	b.eq	4180d8 <sqrt@plt+0x162f8>  // b.none
  418098:	cmp	w0, #0x2
  41809c:	b.gt	4180fc <sqrt@plt+0x1631c>
  4180a0:	cmp	w0, #0x0
  4180a4:	b.eq	4180b4 <sqrt@plt+0x162d4>  // b.none
  4180a8:	cmp	w0, #0x1
  4180ac:	b.eq	4180c4 <sqrt@plt+0x162e4>  // b.none
  4180b0:	b	4180fc <sqrt@plt+0x1631c>
  4180b4:	ldr	x0, [sp, #136]
  4180b8:	ldr	w1, [sp, #112]
  4180bc:	str	w1, [x0]
  4180c0:	b	4180fc <sqrt@plt+0x1631c>
  4180c4:	ldr	w0, [sp, #112]
  4180c8:	neg	w1, w0
  4180cc:	ldr	x0, [sp, #32]
  4180d0:	str	w1, [x0]
  4180d4:	b	4180fc <sqrt@plt+0x1631c>
  4180d8:	ldr	w0, [sp, #112]
  4180dc:	neg	w1, w0
  4180e0:	ldr	x0, [sp, #128]
  4180e4:	str	w1, [x0]
  4180e8:	b	4180fc <sqrt@plt+0x1631c>
  4180ec:	ldr	x0, [sp, #24]
  4180f0:	ldr	w1, [sp, #112]
  4180f4:	str	w1, [x0]
  4180f8:	nop
  4180fc:	ldr	w0, [sp, #116]
  418100:	add	w0, w0, #0x1
  418104:	str	w0, [sp, #116]
  418108:	b	41805c <sqrt@plt+0x1627c>
  41810c:	ldr	x0, [sp, #32]
  418110:	ldr	w1, [x0]
  418114:	ldr	w0, [sp, #108]
  418118:	add	w1, w1, w0
  41811c:	ldr	x0, [sp, #32]
  418120:	str	w1, [x0]
  418124:	ldr	x0, [sp, #24]
  418128:	ldr	w1, [x0]
  41812c:	ldr	w0, [sp, #108]
  418130:	add	w1, w1, w0
  418134:	ldr	x0, [sp, #24]
  418138:	str	w1, [x0]
  41813c:	ldr	x0, [sp, #128]
  418140:	ldr	w1, [x0]
  418144:	ldr	w0, [sp, #104]
  418148:	add	w1, w1, w0
  41814c:	ldr	x0, [sp, #128]
  418150:	str	w1, [x0]
  418154:	ldr	x0, [sp, #136]
  418158:	ldr	w1, [x0]
  41815c:	ldr	w0, [sp, #104]
  418160:	add	w1, w1, w0
  418164:	ldr	x0, [sp, #136]
  418168:	str	w1, [x0]
  41816c:	nop
  418170:	ldp	x29, x30, [sp], #128
  418174:	ret
  418178:	str	x19, [sp, #-64]!
  41817c:	str	x0, [sp, #24]
  418180:	str	x1, [sp, #16]
  418184:	ldr	x0, [sp, #16]
  418188:	ldr	w0, [x0, #48]
  41818c:	str	w0, [sp, #60]
  418190:	ldr	x0, [sp, #16]
  418194:	ldr	w0, [x0, #52]
  418198:	str	w0, [sp, #52]
  41819c:	ldr	x0, [sp, #16]
  4181a0:	ldr	w0, [x0]
  4181a4:	str	w0, [sp, #56]
  4181a8:	b	418350 <sqrt@plt+0x16570>
  4181ac:	ldr	w1, [sp, #56]
  4181b0:	ldr	w0, [sp, #52]
  4181b4:	sub	w1, w1, w0
  4181b8:	ldr	w2, [sp, #52]
  4181bc:	ldr	w0, [sp, #60]
  4181c0:	sub	w0, w2, w0
  4181c4:	cmp	w1, w0
  4181c8:	b.le	4182a0 <sqrt@plt+0x164c0>
  4181cc:	ldr	w1, [sp, #52]
  4181d0:	ldr	w0, [sp, #60]
  4181d4:	sub	w0, w1, w0
  4181d8:	str	w0, [sp, #36]
  4181dc:	mov	w19, #0x0                   	// #0
  4181e0:	b	418280 <sqrt@plt+0x164a0>
  4181e4:	ldr	w0, [sp, #60]
  4181e8:	add	w0, w19, w0
  4181ec:	sxtw	x0, w0
  4181f0:	lsl	x0, x0, #3
  4181f4:	ldr	x1, [sp, #24]
  4181f8:	add	x0, x1, x0
  4181fc:	ldr	x0, [x0]
  418200:	str	x0, [sp, #40]
  418204:	ldr	w1, [sp, #52]
  418208:	ldr	w0, [sp, #60]
  41820c:	sub	w0, w1, w0
  418210:	ldr	w1, [sp, #56]
  418214:	sub	w0, w1, w0
  418218:	add	w0, w19, w0
  41821c:	sxtw	x0, w0
  418220:	lsl	x0, x0, #3
  418224:	ldr	x1, [sp, #24]
  418228:	add	x1, x1, x0
  41822c:	ldr	w0, [sp, #60]
  418230:	add	w0, w19, w0
  418234:	sxtw	x0, w0
  418238:	lsl	x0, x0, #3
  41823c:	ldr	x2, [sp, #24]
  418240:	add	x0, x2, x0
  418244:	ldr	x1, [x1]
  418248:	str	x1, [x0]
  41824c:	ldr	w1, [sp, #52]
  418250:	ldr	w0, [sp, #60]
  418254:	sub	w0, w1, w0
  418258:	ldr	w1, [sp, #56]
  41825c:	sub	w0, w1, w0
  418260:	add	w0, w19, w0
  418264:	sxtw	x0, w0
  418268:	lsl	x0, x0, #3
  41826c:	ldr	x1, [sp, #24]
  418270:	add	x0, x1, x0
  418274:	ldr	x1, [sp, #40]
  418278:	str	x1, [x0]
  41827c:	add	w19, w19, #0x1
  418280:	ldr	w0, [sp, #36]
  418284:	cmp	w19, w0
  418288:	b.lt	4181e4 <sqrt@plt+0x16404>  // b.tstop
  41828c:	ldr	w1, [sp, #56]
  418290:	ldr	w0, [sp, #36]
  418294:	sub	w0, w1, w0
  418298:	str	w0, [sp, #56]
  41829c:	b	418350 <sqrt@plt+0x16570>
  4182a0:	ldr	w1, [sp, #56]
  4182a4:	ldr	w0, [sp, #52]
  4182a8:	sub	w0, w1, w0
  4182ac:	str	w0, [sp, #48]
  4182b0:	mov	w19, #0x0                   	// #0
  4182b4:	b	418334 <sqrt@plt+0x16554>
  4182b8:	ldr	w0, [sp, #60]
  4182bc:	add	w0, w19, w0
  4182c0:	sxtw	x0, w0
  4182c4:	lsl	x0, x0, #3
  4182c8:	ldr	x1, [sp, #24]
  4182cc:	add	x0, x1, x0
  4182d0:	ldr	x0, [x0]
  4182d4:	str	x0, [sp, #40]
  4182d8:	ldr	w0, [sp, #52]
  4182dc:	add	w0, w19, w0
  4182e0:	sxtw	x0, w0
  4182e4:	lsl	x0, x0, #3
  4182e8:	ldr	x1, [sp, #24]
  4182ec:	add	x1, x1, x0
  4182f0:	ldr	w0, [sp, #60]
  4182f4:	add	w0, w19, w0
  4182f8:	sxtw	x0, w0
  4182fc:	lsl	x0, x0, #3
  418300:	ldr	x2, [sp, #24]
  418304:	add	x0, x2, x0
  418308:	ldr	x1, [x1]
  41830c:	str	x1, [x0]
  418310:	ldr	w0, [sp, #52]
  418314:	add	w0, w19, w0
  418318:	sxtw	x0, w0
  41831c:	lsl	x0, x0, #3
  418320:	ldr	x1, [sp, #24]
  418324:	add	x0, x1, x0
  418328:	ldr	x1, [sp, #40]
  41832c:	str	x1, [x0]
  418330:	add	w19, w19, #0x1
  418334:	ldr	w0, [sp, #48]
  418338:	cmp	w19, w0
  41833c:	b.lt	4182b8 <sqrt@plt+0x164d8>  // b.tstop
  418340:	ldr	w1, [sp, #60]
  418344:	ldr	w0, [sp, #48]
  418348:	add	w0, w1, w0
  41834c:	str	w0, [sp, #60]
  418350:	ldr	w1, [sp, #56]
  418354:	ldr	w0, [sp, #52]
  418358:	cmp	w1, w0
  41835c:	b.le	418370 <sqrt@plt+0x16590>
  418360:	ldr	w1, [sp, #52]
  418364:	ldr	w0, [sp, #60]
  418368:	cmp	w1, w0
  41836c:	b.gt	4181ac <sqrt@plt+0x163cc>
  418370:	ldr	x0, [sp, #16]
  418374:	ldr	w1, [x0, #48]
  418378:	ldr	x0, [sp, #16]
  41837c:	ldr	w2, [x0]
  418380:	ldr	x0, [sp, #16]
  418384:	ldr	w0, [x0, #52]
  418388:	sub	w0, w2, w0
  41838c:	add	w1, w1, w0
  418390:	ldr	x0, [sp, #16]
  418394:	str	w1, [x0, #48]
  418398:	ldr	x0, [sp, #16]
  41839c:	ldr	w1, [x0]
  4183a0:	ldr	x0, [sp, #16]
  4183a4:	str	w1, [x0, #52]
  4183a8:	nop
  4183ac:	ldr	x19, [sp], #64
  4183b0:	ret
  4183b4:	stp	x29, x30, [sp, #-48]!
  4183b8:	mov	x29, sp
  4183bc:	str	w0, [sp, #44]
  4183c0:	str	x1, [sp, #32]
  4183c4:	str	x2, [sp, #24]
  4183c8:	str	w3, [sp, #40]
  4183cc:	str	x4, [sp, #16]
  4183d0:	ldr	x0, [sp, #16]
  4183d4:	ldr	w1, [x0]
  4183d8:	ldr	x0, [sp, #16]
  4183dc:	str	w1, [x0, #52]
  4183e0:	ldr	x0, [sp, #16]
  4183e4:	ldr	w1, [x0, #52]
  4183e8:	ldr	x0, [sp, #16]
  4183ec:	str	w1, [x0, #48]
  4183f0:	ldr	x0, [sp, #16]
  4183f4:	str	xzr, [x0, #32]
  4183f8:	ldr	w0, [sp, #40]
  4183fc:	cmp	w0, #0x0
  418400:	b.ne	418418 <sqrt@plt+0x16638>  // b.any
  418404:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  418408:	add	x0, x0, #0xc08
  41840c:	bl	401ce0 <getenv@plt>
  418410:	cmp	x0, #0x0
  418414:	b.eq	418420 <sqrt@plt+0x16640>  // b.none
  418418:	mov	w0, #0x1                   	// #1
  41841c:	b	418424 <sqrt@plt+0x16644>
  418420:	mov	w0, #0x0                   	// #0
  418424:	ldr	x1, [sp, #16]
  418428:	str	w0, [x1, #44]
  41842c:	ldr	x0, [sp, #24]
  418430:	ldrb	w0, [x0]
  418434:	cmp	w0, #0x2d
  418438:	b.ne	418458 <sqrt@plt+0x16678>  // b.any
  41843c:	ldr	x0, [sp, #16]
  418440:	mov	w1, #0x2                   	// #2
  418444:	str	w1, [x0, #40]
  418448:	ldr	x0, [sp, #24]
  41844c:	add	x0, x0, #0x1
  418450:	str	x0, [sp, #24]
  418454:	b	4184a8 <sqrt@plt+0x166c8>
  418458:	ldr	x0, [sp, #24]
  41845c:	ldrb	w0, [x0]
  418460:	cmp	w0, #0x2b
  418464:	b.ne	418480 <sqrt@plt+0x166a0>  // b.any
  418468:	ldr	x0, [sp, #16]
  41846c:	str	wzr, [x0, #40]
  418470:	ldr	x0, [sp, #24]
  418474:	add	x0, x0, #0x1
  418478:	str	x0, [sp, #24]
  41847c:	b	4184a8 <sqrt@plt+0x166c8>
  418480:	ldr	x0, [sp, #16]
  418484:	ldr	w0, [x0, #44]
  418488:	cmp	w0, #0x0
  41848c:	b.eq	41849c <sqrt@plt+0x166bc>  // b.none
  418490:	ldr	x0, [sp, #16]
  418494:	str	wzr, [x0, #40]
  418498:	b	4184a8 <sqrt@plt+0x166c8>
  41849c:	ldr	x0, [sp, #16]
  4184a0:	mov	w1, #0x1                   	// #1
  4184a4:	str	w1, [x0, #40]
  4184a8:	ldr	x0, [sp, #24]
  4184ac:	ldp	x29, x30, [sp], #48
  4184b0:	ret
  4184b4:	stp	x29, x30, [sp, #-208]!
  4184b8:	mov	x29, sp
  4184bc:	str	x19, [sp, #16]
  4184c0:	str	w0, [sp, #92]
  4184c4:	str	x1, [sp, #80]
  4184c8:	str	x2, [sp, #72]
  4184cc:	str	x3, [sp, #64]
  4184d0:	str	x4, [sp, #56]
  4184d4:	str	w5, [sp, #88]
  4184d8:	str	w6, [sp, #52]
  4184dc:	str	x7, [sp, #40]
  4184e0:	ldr	x0, [sp, #40]
  4184e4:	ldr	w0, [x0, #4]
  4184e8:	str	w0, [sp, #204]
  4184ec:	ldr	x0, [sp, #72]
  4184f0:	ldrb	w0, [x0]
  4184f4:	cmp	w0, #0x3a
  4184f8:	b.ne	418500 <sqrt@plt+0x16720>  // b.any
  4184fc:	str	wzr, [sp, #204]
  418500:	ldr	w0, [sp, #92]
  418504:	cmp	w0, #0x0
  418508:	b.gt	418514 <sqrt@plt+0x16734>
  41850c:	mov	w0, #0xffffffff            	// #-1
  418510:	b	4197b0 <sqrt@plt+0x179d0>
  418514:	ldr	x0, [sp, #40]
  418518:	str	xzr, [x0, #16]
  41851c:	ldr	x0, [sp, #40]
  418520:	ldr	w0, [x0]
  418524:	cmp	w0, #0x0
  418528:	b.eq	41853c <sqrt@plt+0x1675c>  // b.none
  41852c:	ldr	x0, [sp, #40]
  418530:	ldr	w0, [x0, #24]
  418534:	cmp	w0, #0x0
  418538:	b.ne	418580 <sqrt@plt+0x167a0>  // b.any
  41853c:	ldr	x0, [sp, #40]
  418540:	ldr	w0, [x0]
  418544:	cmp	w0, #0x0
  418548:	b.ne	418558 <sqrt@plt+0x16778>  // b.any
  41854c:	ldr	x0, [sp, #40]
  418550:	mov	w1, #0x1                   	// #1
  418554:	str	w1, [x0]
  418558:	ldr	x4, [sp, #40]
  41855c:	ldr	w3, [sp, #52]
  418560:	ldr	x2, [sp, #72]
  418564:	ldr	x1, [sp, #80]
  418568:	ldr	w0, [sp, #92]
  41856c:	bl	4183b4 <sqrt@plt+0x165d4>
  418570:	str	x0, [sp, #72]
  418574:	ldr	x0, [sp, #40]
  418578:	mov	w1, #0x1                   	// #1
  41857c:	str	w1, [x0, #24]
  418580:	ldr	x0, [sp, #40]
  418584:	ldr	x0, [x0, #32]
  418588:	cmp	x0, #0x0
  41858c:	b.eq	4185a4 <sqrt@plt+0x167c4>  // b.none
  418590:	ldr	x0, [sp, #40]
  418594:	ldr	x0, [x0, #32]
  418598:	ldrb	w0, [x0]
  41859c:	cmp	w0, #0x0
  4185a0:	b.ne	418934 <sqrt@plt+0x16b54>  // b.any
  4185a4:	ldr	x0, [sp, #40]
  4185a8:	ldr	w1, [x0, #52]
  4185ac:	ldr	x0, [sp, #40]
  4185b0:	ldr	w0, [x0]
  4185b4:	cmp	w1, w0
  4185b8:	b.le	4185cc <sqrt@plt+0x167ec>
  4185bc:	ldr	x0, [sp, #40]
  4185c0:	ldr	w1, [x0]
  4185c4:	ldr	x0, [sp, #40]
  4185c8:	str	w1, [x0, #52]
  4185cc:	ldr	x0, [sp, #40]
  4185d0:	ldr	w1, [x0, #48]
  4185d4:	ldr	x0, [sp, #40]
  4185d8:	ldr	w0, [x0]
  4185dc:	cmp	w1, w0
  4185e0:	b.le	4185f4 <sqrt@plt+0x16814>
  4185e4:	ldr	x0, [sp, #40]
  4185e8:	ldr	w1, [x0]
  4185ec:	ldr	x0, [sp, #40]
  4185f0:	str	w1, [x0, #48]
  4185f4:	ldr	x0, [sp, #40]
  4185f8:	ldr	w0, [x0, #40]
  4185fc:	cmp	w0, #0x1
  418600:	b.ne	4186fc <sqrt@plt+0x1691c>  // b.any
  418604:	ldr	x0, [sp, #40]
  418608:	ldr	w1, [x0, #48]
  41860c:	ldr	x0, [sp, #40]
  418610:	ldr	w0, [x0, #52]
  418614:	cmp	w1, w0
  418618:	b.eq	418644 <sqrt@plt+0x16864>  // b.none
  41861c:	ldr	x0, [sp, #40]
  418620:	ldr	w1, [x0, #52]
  418624:	ldr	x0, [sp, #40]
  418628:	ldr	w0, [x0]
  41862c:	cmp	w1, w0
  418630:	b.eq	418644 <sqrt@plt+0x16864>  // b.none
  418634:	ldr	x1, [sp, #40]
  418638:	ldr	x0, [sp, #80]
  41863c:	bl	418178 <sqrt@plt+0x16398>
  418640:	b	41866c <sqrt@plt+0x1688c>
  418644:	ldr	x0, [sp, #40]
  418648:	ldr	w1, [x0, #52]
  41864c:	ldr	x0, [sp, #40]
  418650:	ldr	w0, [x0]
  418654:	cmp	w1, w0
  418658:	b.eq	418684 <sqrt@plt+0x168a4>  // b.none
  41865c:	ldr	x0, [sp, #40]
  418660:	ldr	w1, [x0]
  418664:	ldr	x0, [sp, #40]
  418668:	str	w1, [x0, #48]
  41866c:	b	418684 <sqrt@plt+0x168a4>
  418670:	ldr	x0, [sp, #40]
  418674:	ldr	w0, [x0]
  418678:	add	w1, w0, #0x1
  41867c:	ldr	x0, [sp, #40]
  418680:	str	w1, [x0]
  418684:	ldr	x0, [sp, #40]
  418688:	ldr	w0, [x0]
  41868c:	ldr	w1, [sp, #92]
  418690:	cmp	w1, w0
  418694:	b.le	4186ec <sqrt@plt+0x1690c>
  418698:	ldr	x0, [sp, #40]
  41869c:	ldr	w0, [x0]
  4186a0:	sxtw	x0, w0
  4186a4:	lsl	x0, x0, #3
  4186a8:	ldr	x1, [sp, #80]
  4186ac:	add	x0, x1, x0
  4186b0:	ldr	x0, [x0]
  4186b4:	ldrb	w0, [x0]
  4186b8:	cmp	w0, #0x2d
  4186bc:	b.ne	418670 <sqrt@plt+0x16890>  // b.any
  4186c0:	ldr	x0, [sp, #40]
  4186c4:	ldr	w0, [x0]
  4186c8:	sxtw	x0, w0
  4186cc:	lsl	x0, x0, #3
  4186d0:	ldr	x1, [sp, #80]
  4186d4:	add	x0, x1, x0
  4186d8:	ldr	x0, [x0]
  4186dc:	add	x0, x0, #0x1
  4186e0:	ldrb	w0, [x0]
  4186e4:	cmp	w0, #0x0
  4186e8:	b.eq	418670 <sqrt@plt+0x16890>  // b.none
  4186ec:	ldr	x0, [sp, #40]
  4186f0:	ldr	w1, [x0]
  4186f4:	ldr	x0, [sp, #40]
  4186f8:	str	w1, [x0, #52]
  4186fc:	ldr	x0, [sp, #40]
  418700:	ldr	w0, [x0]
  418704:	ldr	w1, [sp, #92]
  418708:	cmp	w1, w0
  41870c:	b.eq	4187d8 <sqrt@plt+0x169f8>  // b.none
  418710:	ldr	x0, [sp, #40]
  418714:	ldr	w0, [x0]
  418718:	sxtw	x0, w0
  41871c:	lsl	x0, x0, #3
  418720:	ldr	x1, [sp, #80]
  418724:	add	x0, x1, x0
  418728:	ldr	x2, [x0]
  41872c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  418730:	add	x1, x0, #0xc18
  418734:	mov	x0, x2
  418738:	bl	401c70 <strcmp@plt>
  41873c:	cmp	w0, #0x0
  418740:	b.ne	4187d8 <sqrt@plt+0x169f8>  // b.any
  418744:	ldr	x0, [sp, #40]
  418748:	ldr	w0, [x0]
  41874c:	add	w1, w0, #0x1
  418750:	ldr	x0, [sp, #40]
  418754:	str	w1, [x0]
  418758:	ldr	x0, [sp, #40]
  41875c:	ldr	w1, [x0, #48]
  418760:	ldr	x0, [sp, #40]
  418764:	ldr	w0, [x0, #52]
  418768:	cmp	w1, w0
  41876c:	b.eq	418798 <sqrt@plt+0x169b8>  // b.none
  418770:	ldr	x0, [sp, #40]
  418774:	ldr	w1, [x0, #52]
  418778:	ldr	x0, [sp, #40]
  41877c:	ldr	w0, [x0]
  418780:	cmp	w1, w0
  418784:	b.eq	418798 <sqrt@plt+0x169b8>  // b.none
  418788:	ldr	x1, [sp, #40]
  41878c:	ldr	x0, [sp, #80]
  418790:	bl	418178 <sqrt@plt+0x16398>
  418794:	b	4187c0 <sqrt@plt+0x169e0>
  418798:	ldr	x0, [sp, #40]
  41879c:	ldr	w1, [x0, #48]
  4187a0:	ldr	x0, [sp, #40]
  4187a4:	ldr	w0, [x0, #52]
  4187a8:	cmp	w1, w0
  4187ac:	b.ne	4187c0 <sqrt@plt+0x169e0>  // b.any
  4187b0:	ldr	x0, [sp, #40]
  4187b4:	ldr	w1, [x0]
  4187b8:	ldr	x0, [sp, #40]
  4187bc:	str	w1, [x0, #48]
  4187c0:	ldr	x0, [sp, #40]
  4187c4:	ldr	w1, [sp, #92]
  4187c8:	str	w1, [x0, #52]
  4187cc:	ldr	x0, [sp, #40]
  4187d0:	ldr	w1, [sp, #92]
  4187d4:	str	w1, [x0]
  4187d8:	ldr	x0, [sp, #40]
  4187dc:	ldr	w0, [x0]
  4187e0:	ldr	w1, [sp, #92]
  4187e4:	cmp	w1, w0
  4187e8:	b.ne	41881c <sqrt@plt+0x16a3c>  // b.any
  4187ec:	ldr	x0, [sp, #40]
  4187f0:	ldr	w1, [x0, #48]
  4187f4:	ldr	x0, [sp, #40]
  4187f8:	ldr	w0, [x0, #52]
  4187fc:	cmp	w1, w0
  418800:	b.eq	418814 <sqrt@plt+0x16a34>  // b.none
  418804:	ldr	x0, [sp, #40]
  418808:	ldr	w1, [x0, #48]
  41880c:	ldr	x0, [sp, #40]
  418810:	str	w1, [x0]
  418814:	mov	w0, #0xffffffff            	// #-1
  418818:	b	4197b0 <sqrt@plt+0x179d0>
  41881c:	ldr	x0, [sp, #40]
  418820:	ldr	w0, [x0]
  418824:	sxtw	x0, w0
  418828:	lsl	x0, x0, #3
  41882c:	ldr	x1, [sp, #80]
  418830:	add	x0, x1, x0
  418834:	ldr	x0, [x0]
  418838:	ldrb	w0, [x0]
  41883c:	cmp	w0, #0x2d
  418840:	b.ne	418870 <sqrt@plt+0x16a90>  // b.any
  418844:	ldr	x0, [sp, #40]
  418848:	ldr	w0, [x0]
  41884c:	sxtw	x0, w0
  418850:	lsl	x0, x0, #3
  418854:	ldr	x1, [sp, #80]
  418858:	add	x0, x1, x0
  41885c:	ldr	x0, [x0]
  418860:	add	x0, x0, #0x1
  418864:	ldrb	w0, [x0]
  418868:	cmp	w0, #0x0
  41886c:	b.ne	4188c0 <sqrt@plt+0x16ae0>  // b.any
  418870:	ldr	x0, [sp, #40]
  418874:	ldr	w0, [x0, #40]
  418878:	cmp	w0, #0x0
  41887c:	b.ne	418888 <sqrt@plt+0x16aa8>  // b.any
  418880:	mov	w0, #0xffffffff            	// #-1
  418884:	b	4197b0 <sqrt@plt+0x179d0>
  418888:	ldr	x0, [sp, #40]
  41888c:	ldr	w0, [x0]
  418890:	add	w2, w0, #0x1
  418894:	ldr	x1, [sp, #40]
  418898:	str	w2, [x1]
  41889c:	sxtw	x0, w0
  4188a0:	lsl	x0, x0, #3
  4188a4:	ldr	x1, [sp, #80]
  4188a8:	add	x0, x1, x0
  4188ac:	ldr	x1, [x0]
  4188b0:	ldr	x0, [sp, #40]
  4188b4:	str	x1, [x0, #16]
  4188b8:	mov	w0, #0x1                   	// #1
  4188bc:	b	4197b0 <sqrt@plt+0x179d0>
  4188c0:	ldr	x0, [sp, #40]
  4188c4:	ldr	w0, [x0]
  4188c8:	sxtw	x0, w0
  4188cc:	lsl	x0, x0, #3
  4188d0:	ldr	x1, [sp, #80]
  4188d4:	add	x0, x1, x0
  4188d8:	ldr	x1, [x0]
  4188dc:	ldr	x0, [sp, #64]
  4188e0:	cmp	x0, #0x0
  4188e4:	b.eq	41891c <sqrt@plt+0x16b3c>  // b.none
  4188e8:	ldr	x0, [sp, #40]
  4188ec:	ldr	w0, [x0]
  4188f0:	sxtw	x0, w0
  4188f4:	lsl	x0, x0, #3
  4188f8:	ldr	x2, [sp, #80]
  4188fc:	add	x0, x2, x0
  418900:	ldr	x0, [x0]
  418904:	add	x0, x0, #0x1
  418908:	ldrb	w0, [x0]
  41890c:	cmp	w0, #0x2d
  418910:	b.ne	41891c <sqrt@plt+0x16b3c>  // b.any
  418914:	mov	w0, #0x1                   	// #1
  418918:	b	418920 <sqrt@plt+0x16b40>
  41891c:	mov	w0, #0x0                   	// #0
  418920:	sxtw	x0, w0
  418924:	add	x0, x0, #0x1
  418928:	add	x1, x1, x0
  41892c:	ldr	x0, [sp, #40]
  418930:	str	x1, [x0, #32]
  418934:	ldr	x0, [sp, #64]
  418938:	cmp	x0, #0x0
  41893c:	b.eq	41902c <sqrt@plt+0x1724c>  // b.none
  418940:	ldr	x0, [sp, #40]
  418944:	ldr	w0, [x0]
  418948:	sxtw	x0, w0
  41894c:	lsl	x0, x0, #3
  418950:	ldr	x1, [sp, #80]
  418954:	add	x0, x1, x0
  418958:	ldr	x0, [x0]
  41895c:	add	x0, x0, #0x1
  418960:	ldrb	w0, [x0]
  418964:	cmp	w0, #0x2d
  418968:	b.eq	4189dc <sqrt@plt+0x16bfc>  // b.none
  41896c:	ldr	w0, [sp, #88]
  418970:	cmp	w0, #0x0
  418974:	b.eq	41902c <sqrt@plt+0x1724c>  // b.none
  418978:	ldr	x0, [sp, #40]
  41897c:	ldr	w0, [x0]
  418980:	sxtw	x0, w0
  418984:	lsl	x0, x0, #3
  418988:	ldr	x1, [sp, #80]
  41898c:	add	x0, x1, x0
  418990:	ldr	x0, [x0]
  418994:	add	x0, x0, #0x2
  418998:	ldrb	w0, [x0]
  41899c:	cmp	w0, #0x0
  4189a0:	b.ne	4189dc <sqrt@plt+0x16bfc>  // b.any
  4189a4:	ldr	x0, [sp, #40]
  4189a8:	ldr	w0, [x0]
  4189ac:	sxtw	x0, w0
  4189b0:	lsl	x0, x0, #3
  4189b4:	ldr	x1, [sp, #80]
  4189b8:	add	x0, x1, x0
  4189bc:	ldr	x0, [x0]
  4189c0:	add	x0, x0, #0x1
  4189c4:	ldrb	w0, [x0]
  4189c8:	mov	w1, w0
  4189cc:	ldr	x0, [sp, #72]
  4189d0:	bl	401a50 <strchr@plt>
  4189d4:	cmp	x0, #0x0
  4189d8:	b.ne	41902c <sqrt@plt+0x1724c>  // b.any
  4189dc:	str	xzr, [sp, #176]
  4189e0:	str	wzr, [sp, #172]
  4189e4:	str	wzr, [sp, #168]
  4189e8:	mov	w0, #0xffffffff            	// #-1
  4189ec:	str	w0, [sp, #164]
  4189f0:	ldr	x0, [sp, #40]
  4189f4:	ldr	x0, [x0, #32]
  4189f8:	str	x0, [sp, #192]
  4189fc:	b	418a0c <sqrt@plt+0x16c2c>
  418a00:	ldr	x0, [sp, #192]
  418a04:	add	x0, x0, #0x1
  418a08:	str	x0, [sp, #192]
  418a0c:	ldr	x0, [sp, #192]
  418a10:	ldrb	w0, [x0]
  418a14:	cmp	w0, #0x0
  418a18:	b.eq	418a2c <sqrt@plt+0x16c4c>  // b.none
  418a1c:	ldr	x0, [sp, #192]
  418a20:	ldrb	w0, [x0]
  418a24:	cmp	w0, #0x3d
  418a28:	b.ne	418a00 <sqrt@plt+0x16c20>  // b.any
  418a2c:	ldr	x0, [sp, #64]
  418a30:	str	x0, [sp, #184]
  418a34:	str	wzr, [sp, #160]
  418a38:	b	418b4c <sqrt@plt+0x16d6c>
  418a3c:	ldr	x0, [sp, #184]
  418a40:	ldr	x3, [x0]
  418a44:	ldr	x0, [sp, #40]
  418a48:	ldr	x4, [x0, #32]
  418a4c:	ldr	x0, [sp, #40]
  418a50:	ldr	x0, [x0, #32]
  418a54:	ldr	x1, [sp, #192]
  418a58:	sub	x0, x1, x0
  418a5c:	mov	x2, x0
  418a60:	mov	x1, x4
  418a64:	mov	x0, x3
  418a68:	bl	401b70 <strncmp@plt>
  418a6c:	cmp	w0, #0x0
  418a70:	b.ne	418b34 <sqrt@plt+0x16d54>  // b.any
  418a74:	ldr	x0, [sp, #40]
  418a78:	ldr	x0, [x0, #32]
  418a7c:	ldr	x1, [sp, #192]
  418a80:	sub	x0, x1, x0
  418a84:	mov	w19, w0
  418a88:	ldr	x0, [sp, #184]
  418a8c:	ldr	x0, [x0]
  418a90:	bl	4019b0 <strlen@plt>
  418a94:	cmp	w19, w0
  418a98:	b.ne	418ab8 <sqrt@plt+0x16cd8>  // b.any
  418a9c:	ldr	x0, [sp, #184]
  418aa0:	str	x0, [sp, #176]
  418aa4:	ldr	w0, [sp, #160]
  418aa8:	str	w0, [sp, #164]
  418aac:	mov	w0, #0x1                   	// #1
  418ab0:	str	w0, [sp, #172]
  418ab4:	b	418b5c <sqrt@plt+0x16d7c>
  418ab8:	ldr	x0, [sp, #176]
  418abc:	cmp	x0, #0x0
  418ac0:	b.ne	418ad8 <sqrt@plt+0x16cf8>  // b.any
  418ac4:	ldr	x0, [sp, #184]
  418ac8:	str	x0, [sp, #176]
  418acc:	ldr	w0, [sp, #160]
  418ad0:	str	w0, [sp, #164]
  418ad4:	b	418b34 <sqrt@plt+0x16d54>
  418ad8:	ldr	w0, [sp, #88]
  418adc:	cmp	w0, #0x0
  418ae0:	b.ne	418b2c <sqrt@plt+0x16d4c>  // b.any
  418ae4:	ldr	x0, [sp, #176]
  418ae8:	ldr	w1, [x0, #8]
  418aec:	ldr	x0, [sp, #184]
  418af0:	ldr	w0, [x0, #8]
  418af4:	cmp	w1, w0
  418af8:	b.ne	418b2c <sqrt@plt+0x16d4c>  // b.any
  418afc:	ldr	x0, [sp, #176]
  418b00:	ldr	x1, [x0, #16]
  418b04:	ldr	x0, [sp, #184]
  418b08:	ldr	x0, [x0, #16]
  418b0c:	cmp	x1, x0
  418b10:	b.ne	418b2c <sqrt@plt+0x16d4c>  // b.any
  418b14:	ldr	x0, [sp, #176]
  418b18:	ldr	w1, [x0, #24]
  418b1c:	ldr	x0, [sp, #184]
  418b20:	ldr	w0, [x0, #24]
  418b24:	cmp	w1, w0
  418b28:	b.eq	418b34 <sqrt@plt+0x16d54>  // b.none
  418b2c:	mov	w0, #0x1                   	// #1
  418b30:	str	w0, [sp, #168]
  418b34:	ldr	x0, [sp, #184]
  418b38:	add	x0, x0, #0x20
  418b3c:	str	x0, [sp, #184]
  418b40:	ldr	w0, [sp, #160]
  418b44:	add	w0, w0, #0x1
  418b48:	str	w0, [sp, #160]
  418b4c:	ldr	x0, [sp, #184]
  418b50:	ldr	x0, [x0]
  418b54:	cmp	x0, #0x0
  418b58:	b.ne	418a3c <sqrt@plt+0x16c5c>  // b.any
  418b5c:	ldr	w0, [sp, #168]
  418b60:	cmp	w0, #0x0
  418b64:	b.eq	418c08 <sqrt@plt+0x16e28>  // b.none
  418b68:	ldr	w0, [sp, #172]
  418b6c:	cmp	w0, #0x0
  418b70:	b.ne	418c08 <sqrt@plt+0x16e28>  // b.any
  418b74:	ldr	w0, [sp, #204]
  418b78:	cmp	w0, #0x0
  418b7c:	b.eq	418bc4 <sqrt@plt+0x16de4>  // b.none
  418b80:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  418b84:	add	x0, x0, #0x330
  418b88:	ldr	x4, [x0]
  418b8c:	ldr	x0, [sp, #80]
  418b90:	ldr	x2, [x0]
  418b94:	ldr	x0, [sp, #40]
  418b98:	ldr	w0, [x0]
  418b9c:	sxtw	x0, w0
  418ba0:	lsl	x0, x0, #3
  418ba4:	ldr	x1, [sp, #80]
  418ba8:	add	x0, x1, x0
  418bac:	ldr	x0, [x0]
  418bb0:	mov	x3, x0
  418bb4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  418bb8:	add	x1, x0, #0xc20
  418bbc:	mov	x0, x4
  418bc0:	bl	4019c0 <fprintf@plt>
  418bc4:	ldr	x0, [sp, #40]
  418bc8:	ldr	x19, [x0, #32]
  418bcc:	ldr	x0, [sp, #40]
  418bd0:	ldr	x0, [x0, #32]
  418bd4:	bl	4019b0 <strlen@plt>
  418bd8:	add	x1, x19, x0
  418bdc:	ldr	x0, [sp, #40]
  418be0:	str	x1, [x0, #32]
  418be4:	ldr	x0, [sp, #40]
  418be8:	ldr	w0, [x0]
  418bec:	add	w1, w0, #0x1
  418bf0:	ldr	x0, [sp, #40]
  418bf4:	str	w1, [x0]
  418bf8:	ldr	x0, [sp, #40]
  418bfc:	str	wzr, [x0, #8]
  418c00:	mov	w0, #0x3f                  	// #63
  418c04:	b	4197b0 <sqrt@plt+0x179d0>
  418c08:	ldr	x0, [sp, #176]
  418c0c:	cmp	x0, #0x0
  418c10:	b.eq	418ed8 <sqrt@plt+0x170f8>  // b.none
  418c14:	ldr	w0, [sp, #164]
  418c18:	str	w0, [sp, #160]
  418c1c:	ldr	x0, [sp, #40]
  418c20:	ldr	w0, [x0]
  418c24:	add	w1, w0, #0x1
  418c28:	ldr	x0, [sp, #40]
  418c2c:	str	w1, [x0]
  418c30:	ldr	x0, [sp, #192]
  418c34:	ldrb	w0, [x0]
  418c38:	cmp	w0, #0x0
  418c3c:	b.eq	418d6c <sqrt@plt+0x16f8c>  // b.none
  418c40:	ldr	x0, [sp, #176]
  418c44:	ldr	w0, [x0, #8]
  418c48:	cmp	w0, #0x0
  418c4c:	b.eq	418c64 <sqrt@plt+0x16e84>  // b.none
  418c50:	ldr	x0, [sp, #192]
  418c54:	add	x1, x0, #0x1
  418c58:	ldr	x0, [sp, #40]
  418c5c:	str	x1, [x0, #16]
  418c60:	b	418e68 <sqrt@plt+0x17088>
  418c64:	ldr	w0, [sp, #204]
  418c68:	cmp	w0, #0x0
  418c6c:	b.eq	418d34 <sqrt@plt+0x16f54>  // b.none
  418c70:	ldr	x0, [sp, #40]
  418c74:	ldr	w0, [x0]
  418c78:	sxtw	x0, w0
  418c7c:	lsl	x0, x0, #3
  418c80:	sub	x0, x0, #0x8
  418c84:	ldr	x1, [sp, #80]
  418c88:	add	x0, x1, x0
  418c8c:	ldr	x0, [x0]
  418c90:	add	x0, x0, #0x1
  418c94:	ldrb	w0, [x0]
  418c98:	cmp	w0, #0x2d
  418c9c:	b.ne	418cd8 <sqrt@plt+0x16ef8>  // b.any
  418ca0:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  418ca4:	add	x0, x0, #0x330
  418ca8:	ldr	x4, [x0]
  418cac:	ldr	x0, [sp, #80]
  418cb0:	ldr	x1, [x0]
  418cb4:	ldr	x0, [sp, #176]
  418cb8:	ldr	x0, [x0]
  418cbc:	mov	x3, x0
  418cc0:	mov	x2, x1
  418cc4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  418cc8:	add	x1, x0, #0xc40
  418ccc:	mov	x0, x4
  418cd0:	bl	4019c0 <fprintf@plt>
  418cd4:	b	418d34 <sqrt@plt+0x16f54>
  418cd8:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  418cdc:	add	x0, x0, #0x330
  418ce0:	ldr	x5, [x0]
  418ce4:	ldr	x0, [sp, #80]
  418ce8:	ldr	x2, [x0]
  418cec:	ldr	x0, [sp, #40]
  418cf0:	ldr	w0, [x0]
  418cf4:	sxtw	x0, w0
  418cf8:	lsl	x0, x0, #3
  418cfc:	sub	x0, x0, #0x8
  418d00:	ldr	x1, [sp, #80]
  418d04:	add	x0, x1, x0
  418d08:	ldr	x0, [x0]
  418d0c:	ldrb	w0, [x0]
  418d10:	mov	w1, w0
  418d14:	ldr	x0, [sp, #176]
  418d18:	ldr	x0, [x0]
  418d1c:	mov	x4, x0
  418d20:	mov	w3, w1
  418d24:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  418d28:	add	x1, x0, #0xc70
  418d2c:	mov	x0, x5
  418d30:	bl	4019c0 <fprintf@plt>
  418d34:	ldr	x0, [sp, #40]
  418d38:	ldr	x19, [x0, #32]
  418d3c:	ldr	x0, [sp, #40]
  418d40:	ldr	x0, [x0, #32]
  418d44:	bl	4019b0 <strlen@plt>
  418d48:	add	x1, x19, x0
  418d4c:	ldr	x0, [sp, #40]
  418d50:	str	x1, [x0, #32]
  418d54:	ldr	x0, [sp, #176]
  418d58:	ldr	w1, [x0, #24]
  418d5c:	ldr	x0, [sp, #40]
  418d60:	str	w1, [x0, #8]
  418d64:	mov	w0, #0x3f                  	// #63
  418d68:	b	4197b0 <sqrt@plt+0x179d0>
  418d6c:	ldr	x0, [sp, #176]
  418d70:	ldr	w0, [x0, #8]
  418d74:	cmp	w0, #0x1
  418d78:	b.ne	418e68 <sqrt@plt+0x17088>  // b.any
  418d7c:	ldr	x0, [sp, #40]
  418d80:	ldr	w0, [x0]
  418d84:	ldr	w1, [sp, #92]
  418d88:	cmp	w1, w0
  418d8c:	b.le	418dc4 <sqrt@plt+0x16fe4>
  418d90:	ldr	x0, [sp, #40]
  418d94:	ldr	w0, [x0]
  418d98:	add	w2, w0, #0x1
  418d9c:	ldr	x1, [sp, #40]
  418da0:	str	w2, [x1]
  418da4:	sxtw	x0, w0
  418da8:	lsl	x0, x0, #3
  418dac:	ldr	x1, [sp, #80]
  418db0:	add	x0, x1, x0
  418db4:	ldr	x1, [x0]
  418db8:	ldr	x0, [sp, #40]
  418dbc:	str	x1, [x0, #16]
  418dc0:	b	418e68 <sqrt@plt+0x17088>
  418dc4:	ldr	w0, [sp, #204]
  418dc8:	cmp	w0, #0x0
  418dcc:	b.eq	418e18 <sqrt@plt+0x17038>  // b.none
  418dd0:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  418dd4:	add	x0, x0, #0x330
  418dd8:	ldr	x4, [x0]
  418ddc:	ldr	x0, [sp, #80]
  418de0:	ldr	x2, [x0]
  418de4:	ldr	x0, [sp, #40]
  418de8:	ldr	w0, [x0]
  418dec:	sxtw	x0, w0
  418df0:	lsl	x0, x0, #3
  418df4:	sub	x0, x0, #0x8
  418df8:	ldr	x1, [sp, #80]
  418dfc:	add	x0, x1, x0
  418e00:	ldr	x0, [x0]
  418e04:	mov	x3, x0
  418e08:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  418e0c:	add	x1, x0, #0xca0
  418e10:	mov	x0, x4
  418e14:	bl	4019c0 <fprintf@plt>
  418e18:	ldr	x0, [sp, #40]
  418e1c:	ldr	x19, [x0, #32]
  418e20:	ldr	x0, [sp, #40]
  418e24:	ldr	x0, [x0, #32]
  418e28:	bl	4019b0 <strlen@plt>
  418e2c:	add	x1, x19, x0
  418e30:	ldr	x0, [sp, #40]
  418e34:	str	x1, [x0, #32]
  418e38:	ldr	x0, [sp, #176]
  418e3c:	ldr	w1, [x0, #24]
  418e40:	ldr	x0, [sp, #40]
  418e44:	str	w1, [x0, #8]
  418e48:	ldr	x0, [sp, #72]
  418e4c:	ldrb	w0, [x0]
  418e50:	cmp	w0, #0x3a
  418e54:	b.ne	418e60 <sqrt@plt+0x17080>  // b.any
  418e58:	mov	w0, #0x3a                  	// #58
  418e5c:	b	4197b0 <sqrt@plt+0x179d0>
  418e60:	mov	w0, #0x3f                  	// #63
  418e64:	b	4197b0 <sqrt@plt+0x179d0>
  418e68:	ldr	x0, [sp, #40]
  418e6c:	ldr	x19, [x0, #32]
  418e70:	ldr	x0, [sp, #40]
  418e74:	ldr	x0, [x0, #32]
  418e78:	bl	4019b0 <strlen@plt>
  418e7c:	add	x1, x19, x0
  418e80:	ldr	x0, [sp, #40]
  418e84:	str	x1, [x0, #32]
  418e88:	ldr	x0, [sp, #56]
  418e8c:	cmp	x0, #0x0
  418e90:	b.eq	418ea0 <sqrt@plt+0x170c0>  // b.none
  418e94:	ldr	x0, [sp, #56]
  418e98:	ldr	w1, [sp, #160]
  418e9c:	str	w1, [x0]
  418ea0:	ldr	x0, [sp, #176]
  418ea4:	ldr	x0, [x0, #16]
  418ea8:	cmp	x0, #0x0
  418eac:	b.eq	418ecc <sqrt@plt+0x170ec>  // b.none
  418eb0:	ldr	x0, [sp, #176]
  418eb4:	ldr	x0, [x0, #16]
  418eb8:	ldr	x1, [sp, #176]
  418ebc:	ldr	w1, [x1, #24]
  418ec0:	str	w1, [x0]
  418ec4:	mov	w0, #0x0                   	// #0
  418ec8:	b	4197b0 <sqrt@plt+0x179d0>
  418ecc:	ldr	x0, [sp, #176]
  418ed0:	ldr	w0, [x0, #24]
  418ed4:	b	4197b0 <sqrt@plt+0x179d0>
  418ed8:	ldr	w0, [sp, #88]
  418edc:	cmp	w0, #0x0
  418ee0:	b.eq	418f30 <sqrt@plt+0x17150>  // b.none
  418ee4:	ldr	x0, [sp, #40]
  418ee8:	ldr	w0, [x0]
  418eec:	sxtw	x0, w0
  418ef0:	lsl	x0, x0, #3
  418ef4:	ldr	x1, [sp, #80]
  418ef8:	add	x0, x1, x0
  418efc:	ldr	x0, [x0]
  418f00:	add	x0, x0, #0x1
  418f04:	ldrb	w0, [x0]
  418f08:	cmp	w0, #0x2d
  418f0c:	b.eq	418f30 <sqrt@plt+0x17150>  // b.none
  418f10:	ldr	x0, [sp, #40]
  418f14:	ldr	x0, [x0, #32]
  418f18:	ldrb	w0, [x0]
  418f1c:	mov	w1, w0
  418f20:	ldr	x0, [sp, #72]
  418f24:	bl	401a50 <strchr@plt>
  418f28:	cmp	x0, #0x0
  418f2c:	b.ne	41902c <sqrt@plt+0x1724c>  // b.any
  418f30:	ldr	w0, [sp, #204]
  418f34:	cmp	w0, #0x0
  418f38:	b.eq	418ff8 <sqrt@plt+0x17218>  // b.none
  418f3c:	ldr	x0, [sp, #40]
  418f40:	ldr	w0, [x0]
  418f44:	sxtw	x0, w0
  418f48:	lsl	x0, x0, #3
  418f4c:	ldr	x1, [sp, #80]
  418f50:	add	x0, x1, x0
  418f54:	ldr	x0, [x0]
  418f58:	add	x0, x0, #0x1
  418f5c:	ldrb	w0, [x0]
  418f60:	cmp	w0, #0x2d
  418f64:	b.ne	418fa0 <sqrt@plt+0x171c0>  // b.any
  418f68:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  418f6c:	add	x0, x0, #0x330
  418f70:	ldr	x4, [x0]
  418f74:	ldr	x0, [sp, #80]
  418f78:	ldr	x1, [x0]
  418f7c:	ldr	x0, [sp, #40]
  418f80:	ldr	x0, [x0, #32]
  418f84:	mov	x3, x0
  418f88:	mov	x2, x1
  418f8c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  418f90:	add	x1, x0, #0xcc8
  418f94:	mov	x0, x4
  418f98:	bl	4019c0 <fprintf@plt>
  418f9c:	b	418ff8 <sqrt@plt+0x17218>
  418fa0:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  418fa4:	add	x0, x0, #0x330
  418fa8:	ldr	x5, [x0]
  418fac:	ldr	x0, [sp, #80]
  418fb0:	ldr	x2, [x0]
  418fb4:	ldr	x0, [sp, #40]
  418fb8:	ldr	w0, [x0]
  418fbc:	sxtw	x0, w0
  418fc0:	lsl	x0, x0, #3
  418fc4:	ldr	x1, [sp, #80]
  418fc8:	add	x0, x1, x0
  418fcc:	ldr	x0, [x0]
  418fd0:	ldrb	w0, [x0]
  418fd4:	mov	w1, w0
  418fd8:	ldr	x0, [sp, #40]
  418fdc:	ldr	x0, [x0, #32]
  418fe0:	mov	x4, x0
  418fe4:	mov	w3, w1
  418fe8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  418fec:	add	x1, x0, #0xce8
  418ff0:	mov	x0, x5
  418ff4:	bl	4019c0 <fprintf@plt>
  418ff8:	ldr	x0, [sp, #40]
  418ffc:	adrp	x1, 421000 <_ZdlPvm@@Base+0x50f0>
  419000:	add	x1, x1, #0xd08
  419004:	str	x1, [x0, #32]
  419008:	ldr	x0, [sp, #40]
  41900c:	ldr	w0, [x0]
  419010:	add	w1, w0, #0x1
  419014:	ldr	x0, [sp, #40]
  419018:	str	w1, [x0]
  41901c:	ldr	x0, [sp, #40]
  419020:	str	wzr, [x0, #8]
  419024:	mov	w0, #0x3f                  	// #63
  419028:	b	4197b0 <sqrt@plt+0x179d0>
  41902c:	ldr	x0, [sp, #40]
  419030:	ldr	x0, [x0, #32]
  419034:	add	x2, x0, #0x1
  419038:	ldr	x1, [sp, #40]
  41903c:	str	x2, [x1, #32]
  419040:	ldrb	w0, [x0]
  419044:	strb	w0, [sp, #159]
  419048:	ldrb	w0, [sp, #159]
  41904c:	mov	w1, w0
  419050:	ldr	x0, [sp, #72]
  419054:	bl	401a50 <strchr@plt>
  419058:	str	x0, [sp, #104]
  41905c:	ldr	x0, [sp, #40]
  419060:	ldr	x0, [x0, #32]
  419064:	ldrb	w0, [x0]
  419068:	cmp	w0, #0x0
  41906c:	b.ne	419084 <sqrt@plt+0x172a4>  // b.any
  419070:	ldr	x0, [sp, #40]
  419074:	ldr	w0, [x0]
  419078:	add	w1, w0, #0x1
  41907c:	ldr	x0, [sp, #40]
  419080:	str	w1, [x0]
  419084:	ldr	x0, [sp, #104]
  419088:	cmp	x0, #0x0
  41908c:	b.eq	41909c <sqrt@plt+0x172bc>  // b.none
  419090:	ldrb	w0, [sp, #159]
  419094:	cmp	w0, #0x3a
  419098:	b.ne	419130 <sqrt@plt+0x17350>  // b.any
  41909c:	ldr	w0, [sp, #204]
  4190a0:	cmp	w0, #0x0
  4190a4:	b.eq	41911c <sqrt@plt+0x1733c>  // b.none
  4190a8:	ldr	x0, [sp, #40]
  4190ac:	ldr	w0, [x0, #44]
  4190b0:	cmp	w0, #0x0
  4190b4:	b.eq	4190ec <sqrt@plt+0x1730c>  // b.none
  4190b8:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4190bc:	add	x0, x0, #0x330
  4190c0:	ldr	x4, [x0]
  4190c4:	ldr	x0, [sp, #80]
  4190c8:	ldr	x0, [x0]
  4190cc:	ldrb	w1, [sp, #159]
  4190d0:	mov	w3, w1
  4190d4:	mov	x2, x0
  4190d8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4190dc:	add	x1, x0, #0xd10
  4190e0:	mov	x0, x4
  4190e4:	bl	4019c0 <fprintf@plt>
  4190e8:	b	41911c <sqrt@plt+0x1733c>
  4190ec:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4190f0:	add	x0, x0, #0x330
  4190f4:	ldr	x4, [x0]
  4190f8:	ldr	x0, [sp, #80]
  4190fc:	ldr	x0, [x0]
  419100:	ldrb	w1, [sp, #159]
  419104:	mov	w3, w1
  419108:	mov	x2, x0
  41910c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  419110:	add	x1, x0, #0xd30
  419114:	mov	x0, x4
  419118:	bl	4019c0 <fprintf@plt>
  41911c:	ldrb	w1, [sp, #159]
  419120:	ldr	x0, [sp, #40]
  419124:	str	w1, [x0, #8]
  419128:	mov	w0, #0x3f                  	// #63
  41912c:	b	4197b0 <sqrt@plt+0x179d0>
  419130:	ldr	x0, [sp, #104]
  419134:	ldrb	w0, [x0]
  419138:	cmp	w0, #0x57
  41913c:	b.ne	41963c <sqrt@plt+0x1785c>  // b.any
  419140:	ldr	x0, [sp, #104]
  419144:	add	x0, x0, #0x1
  419148:	ldrb	w0, [x0]
  41914c:	cmp	w0, #0x3b
  419150:	b.ne	41963c <sqrt@plt+0x1785c>  // b.any
  419154:	str	xzr, [sp, #128]
  419158:	str	wzr, [sp, #124]
  41915c:	str	wzr, [sp, #120]
  419160:	str	wzr, [sp, #116]
  419164:	ldr	x0, [sp, #40]
  419168:	ldr	x0, [x0, #32]
  41916c:	ldrb	w0, [x0]
  419170:	cmp	w0, #0x0
  419174:	b.eq	4191a0 <sqrt@plt+0x173c0>  // b.none
  419178:	ldr	x0, [sp, #40]
  41917c:	ldr	x1, [x0, #32]
  419180:	ldr	x0, [sp, #40]
  419184:	str	x1, [x0, #16]
  419188:	ldr	x0, [sp, #40]
  41918c:	ldr	w0, [x0]
  419190:	add	w1, w0, #0x1
  419194:	ldr	x0, [sp, #40]
  419198:	str	w1, [x0]
  41919c:	b	419258 <sqrt@plt+0x17478>
  4191a0:	ldr	x0, [sp, #40]
  4191a4:	ldr	w0, [x0]
  4191a8:	ldr	w1, [sp, #92]
  4191ac:	cmp	w1, w0
  4191b0:	b.ne	419228 <sqrt@plt+0x17448>  // b.any
  4191b4:	ldr	w0, [sp, #204]
  4191b8:	cmp	w0, #0x0
  4191bc:	b.eq	4191f0 <sqrt@plt+0x17410>  // b.none
  4191c0:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4191c4:	add	x0, x0, #0x330
  4191c8:	ldr	x4, [x0]
  4191cc:	ldr	x0, [sp, #80]
  4191d0:	ldr	x0, [x0]
  4191d4:	ldrb	w1, [sp, #159]
  4191d8:	mov	w3, w1
  4191dc:	mov	x2, x0
  4191e0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4191e4:	add	x1, x0, #0xd50
  4191e8:	mov	x0, x4
  4191ec:	bl	4019c0 <fprintf@plt>
  4191f0:	ldrb	w1, [sp, #159]
  4191f4:	ldr	x0, [sp, #40]
  4191f8:	str	w1, [x0, #8]
  4191fc:	ldr	x0, [sp, #72]
  419200:	ldrb	w0, [x0]
  419204:	cmp	w0, #0x3a
  419208:	b.ne	419218 <sqrt@plt+0x17438>  // b.any
  41920c:	mov	w0, #0x3a                  	// #58
  419210:	strb	w0, [sp, #159]
  419214:	b	419220 <sqrt@plt+0x17440>
  419218:	mov	w0, #0x3f                  	// #63
  41921c:	strb	w0, [sp, #159]
  419220:	ldrb	w0, [sp, #159]
  419224:	b	4197b0 <sqrt@plt+0x179d0>
  419228:	ldr	x0, [sp, #40]
  41922c:	ldr	w0, [x0]
  419230:	add	w2, w0, #0x1
  419234:	ldr	x1, [sp, #40]
  419238:	str	w2, [x1]
  41923c:	sxtw	x0, w0
  419240:	lsl	x0, x0, #3
  419244:	ldr	x1, [sp, #80]
  419248:	add	x0, x1, x0
  41924c:	ldr	x1, [x0]
  419250:	ldr	x0, [sp, #40]
  419254:	str	x1, [x0, #16]
  419258:	ldr	x0, [sp, #40]
  41925c:	ldr	x0, [x0, #16]
  419260:	str	x0, [sp, #144]
  419264:	ldr	x0, [sp, #40]
  419268:	ldr	x1, [sp, #144]
  41926c:	str	x1, [x0, #32]
  419270:	b	419280 <sqrt@plt+0x174a0>
  419274:	ldr	x0, [sp, #144]
  419278:	add	x0, x0, #0x1
  41927c:	str	x0, [sp, #144]
  419280:	ldr	x0, [sp, #144]
  419284:	ldrb	w0, [x0]
  419288:	cmp	w0, #0x0
  41928c:	b.eq	4192a0 <sqrt@plt+0x174c0>  // b.none
  419290:	ldr	x0, [sp, #144]
  419294:	ldrb	w0, [x0]
  419298:	cmp	w0, #0x3d
  41929c:	b.ne	419274 <sqrt@plt+0x17494>  // b.any
  4192a0:	ldr	x0, [sp, #64]
  4192a4:	str	x0, [sp, #136]
  4192a8:	str	wzr, [sp, #112]
  4192ac:	b	41936c <sqrt@plt+0x1758c>
  4192b0:	ldr	x0, [sp, #136]
  4192b4:	ldr	x3, [x0]
  4192b8:	ldr	x0, [sp, #40]
  4192bc:	ldr	x4, [x0, #32]
  4192c0:	ldr	x0, [sp, #40]
  4192c4:	ldr	x0, [x0, #32]
  4192c8:	ldr	x1, [sp, #144]
  4192cc:	sub	x0, x1, x0
  4192d0:	mov	x2, x0
  4192d4:	mov	x1, x4
  4192d8:	mov	x0, x3
  4192dc:	bl	401b70 <strncmp@plt>
  4192e0:	cmp	w0, #0x0
  4192e4:	b.ne	419354 <sqrt@plt+0x17574>  // b.any
  4192e8:	ldr	x0, [sp, #40]
  4192ec:	ldr	x0, [x0, #32]
  4192f0:	ldr	x1, [sp, #144]
  4192f4:	sub	x0, x1, x0
  4192f8:	mov	w19, w0
  4192fc:	ldr	x0, [sp, #136]
  419300:	ldr	x0, [x0]
  419304:	bl	4019b0 <strlen@plt>
  419308:	cmp	x19, x0
  41930c:	b.ne	41932c <sqrt@plt+0x1754c>  // b.any
  419310:	ldr	x0, [sp, #136]
  419314:	str	x0, [sp, #128]
  419318:	ldr	w0, [sp, #112]
  41931c:	str	w0, [sp, #116]
  419320:	mov	w0, #0x1                   	// #1
  419324:	str	w0, [sp, #124]
  419328:	b	41937c <sqrt@plt+0x1759c>
  41932c:	ldr	x0, [sp, #128]
  419330:	cmp	x0, #0x0
  419334:	b.ne	41934c <sqrt@plt+0x1756c>  // b.any
  419338:	ldr	x0, [sp, #136]
  41933c:	str	x0, [sp, #128]
  419340:	ldr	w0, [sp, #112]
  419344:	str	w0, [sp, #116]
  419348:	b	419354 <sqrt@plt+0x17574>
  41934c:	mov	w0, #0x1                   	// #1
  419350:	str	w0, [sp, #120]
  419354:	ldr	x0, [sp, #136]
  419358:	add	x0, x0, #0x20
  41935c:	str	x0, [sp, #136]
  419360:	ldr	w0, [sp, #112]
  419364:	add	w0, w0, #0x1
  419368:	str	w0, [sp, #112]
  41936c:	ldr	x0, [sp, #136]
  419370:	ldr	x0, [x0]
  419374:	cmp	x0, #0x0
  419378:	b.ne	4192b0 <sqrt@plt+0x174d0>  // b.any
  41937c:	ldr	w0, [sp, #120]
  419380:	cmp	w0, #0x0
  419384:	b.eq	419420 <sqrt@plt+0x17640>  // b.none
  419388:	ldr	w0, [sp, #124]
  41938c:	cmp	w0, #0x0
  419390:	b.ne	419420 <sqrt@plt+0x17640>  // b.any
  419394:	ldr	w0, [sp, #204]
  419398:	cmp	w0, #0x0
  41939c:	b.eq	4193e4 <sqrt@plt+0x17604>  // b.none
  4193a0:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4193a4:	add	x0, x0, #0x330
  4193a8:	ldr	x4, [x0]
  4193ac:	ldr	x0, [sp, #80]
  4193b0:	ldr	x2, [x0]
  4193b4:	ldr	x0, [sp, #40]
  4193b8:	ldr	w0, [x0]
  4193bc:	sxtw	x0, w0
  4193c0:	lsl	x0, x0, #3
  4193c4:	ldr	x1, [sp, #80]
  4193c8:	add	x0, x1, x0
  4193cc:	ldr	x0, [x0]
  4193d0:	mov	x3, x0
  4193d4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  4193d8:	add	x1, x0, #0xd78
  4193dc:	mov	x0, x4
  4193e0:	bl	4019c0 <fprintf@plt>
  4193e4:	ldr	x0, [sp, #40]
  4193e8:	ldr	x19, [x0, #32]
  4193ec:	ldr	x0, [sp, #40]
  4193f0:	ldr	x0, [x0, #32]
  4193f4:	bl	4019b0 <strlen@plt>
  4193f8:	add	x1, x19, x0
  4193fc:	ldr	x0, [sp, #40]
  419400:	str	x1, [x0, #32]
  419404:	ldr	x0, [sp, #40]
  419408:	ldr	w0, [x0]
  41940c:	add	w1, w0, #0x1
  419410:	ldr	x0, [sp, #40]
  419414:	str	w1, [x0]
  419418:	mov	w0, #0x3f                  	// #63
  41941c:	b	4197b0 <sqrt@plt+0x179d0>
  419420:	ldr	x0, [sp, #128]
  419424:	cmp	x0, #0x0
  419428:	b.eq	41962c <sqrt@plt+0x1784c>  // b.none
  41942c:	ldr	w0, [sp, #116]
  419430:	str	w0, [sp, #112]
  419434:	ldr	x0, [sp, #144]
  419438:	ldrb	w0, [x0]
  41943c:	cmp	w0, #0x0
  419440:	b.eq	4194d0 <sqrt@plt+0x176f0>  // b.none
  419444:	ldr	x0, [sp, #128]
  419448:	ldr	w0, [x0, #8]
  41944c:	cmp	w0, #0x0
  419450:	b.eq	419468 <sqrt@plt+0x17688>  // b.none
  419454:	ldr	x0, [sp, #144]
  419458:	add	x1, x0, #0x1
  41945c:	ldr	x0, [sp, #40]
  419460:	str	x1, [x0, #16]
  419464:	b	4195bc <sqrt@plt+0x177dc>
  419468:	ldr	w0, [sp, #204]
  41946c:	cmp	w0, #0x0
  419470:	b.eq	4194a8 <sqrt@plt+0x176c8>  // b.none
  419474:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  419478:	add	x0, x0, #0x330
  41947c:	ldr	x4, [x0]
  419480:	ldr	x0, [sp, #80]
  419484:	ldr	x1, [x0]
  419488:	ldr	x0, [sp, #128]
  41948c:	ldr	x0, [x0]
  419490:	mov	x3, x0
  419494:	mov	x2, x1
  419498:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  41949c:	add	x1, x0, #0xda0
  4194a0:	mov	x0, x4
  4194a4:	bl	4019c0 <fprintf@plt>
  4194a8:	ldr	x0, [sp, #40]
  4194ac:	ldr	x19, [x0, #32]
  4194b0:	ldr	x0, [sp, #40]
  4194b4:	ldr	x0, [x0, #32]
  4194b8:	bl	4019b0 <strlen@plt>
  4194bc:	add	x1, x19, x0
  4194c0:	ldr	x0, [sp, #40]
  4194c4:	str	x1, [x0, #32]
  4194c8:	mov	w0, #0x3f                  	// #63
  4194cc:	b	4197b0 <sqrt@plt+0x179d0>
  4194d0:	ldr	x0, [sp, #128]
  4194d4:	ldr	w0, [x0, #8]
  4194d8:	cmp	w0, #0x1
  4194dc:	b.ne	4195bc <sqrt@plt+0x177dc>  // b.any
  4194e0:	ldr	x0, [sp, #40]
  4194e4:	ldr	w0, [x0]
  4194e8:	ldr	w1, [sp, #92]
  4194ec:	cmp	w1, w0
  4194f0:	b.le	419528 <sqrt@plt+0x17748>
  4194f4:	ldr	x0, [sp, #40]
  4194f8:	ldr	w0, [x0]
  4194fc:	add	w2, w0, #0x1
  419500:	ldr	x1, [sp, #40]
  419504:	str	w2, [x1]
  419508:	sxtw	x0, w0
  41950c:	lsl	x0, x0, #3
  419510:	ldr	x1, [sp, #80]
  419514:	add	x0, x1, x0
  419518:	ldr	x1, [x0]
  41951c:	ldr	x0, [sp, #40]
  419520:	str	x1, [x0, #16]
  419524:	b	4195bc <sqrt@plt+0x177dc>
  419528:	ldr	w0, [sp, #204]
  41952c:	cmp	w0, #0x0
  419530:	b.eq	41957c <sqrt@plt+0x1779c>  // b.none
  419534:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  419538:	add	x0, x0, #0x330
  41953c:	ldr	x4, [x0]
  419540:	ldr	x0, [sp, #80]
  419544:	ldr	x2, [x0]
  419548:	ldr	x0, [sp, #40]
  41954c:	ldr	w0, [x0]
  419550:	sxtw	x0, w0
  419554:	lsl	x0, x0, #3
  419558:	sub	x0, x0, #0x8
  41955c:	ldr	x1, [sp, #80]
  419560:	add	x0, x1, x0
  419564:	ldr	x0, [x0]
  419568:	mov	x3, x0
  41956c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  419570:	add	x1, x0, #0xca0
  419574:	mov	x0, x4
  419578:	bl	4019c0 <fprintf@plt>
  41957c:	ldr	x0, [sp, #40]
  419580:	ldr	x19, [x0, #32]
  419584:	ldr	x0, [sp, #40]
  419588:	ldr	x0, [x0, #32]
  41958c:	bl	4019b0 <strlen@plt>
  419590:	add	x1, x19, x0
  419594:	ldr	x0, [sp, #40]
  419598:	str	x1, [x0, #32]
  41959c:	ldr	x0, [sp, #72]
  4195a0:	ldrb	w0, [x0]
  4195a4:	cmp	w0, #0x3a
  4195a8:	b.ne	4195b4 <sqrt@plt+0x177d4>  // b.any
  4195ac:	mov	w0, #0x3a                  	// #58
  4195b0:	b	4197b0 <sqrt@plt+0x179d0>
  4195b4:	mov	w0, #0x3f                  	// #63
  4195b8:	b	4197b0 <sqrt@plt+0x179d0>
  4195bc:	ldr	x0, [sp, #40]
  4195c0:	ldr	x19, [x0, #32]
  4195c4:	ldr	x0, [sp, #40]
  4195c8:	ldr	x0, [x0, #32]
  4195cc:	bl	4019b0 <strlen@plt>
  4195d0:	add	x1, x19, x0
  4195d4:	ldr	x0, [sp, #40]
  4195d8:	str	x1, [x0, #32]
  4195dc:	ldr	x0, [sp, #56]
  4195e0:	cmp	x0, #0x0
  4195e4:	b.eq	4195f4 <sqrt@plt+0x17814>  // b.none
  4195e8:	ldr	x0, [sp, #56]
  4195ec:	ldr	w1, [sp, #112]
  4195f0:	str	w1, [x0]
  4195f4:	ldr	x0, [sp, #128]
  4195f8:	ldr	x0, [x0, #16]
  4195fc:	cmp	x0, #0x0
  419600:	b.eq	419620 <sqrt@plt+0x17840>  // b.none
  419604:	ldr	x0, [sp, #128]
  419608:	ldr	x0, [x0, #16]
  41960c:	ldr	x1, [sp, #128]
  419610:	ldr	w1, [x1, #24]
  419614:	str	w1, [x0]
  419618:	mov	w0, #0x0                   	// #0
  41961c:	b	4197b0 <sqrt@plt+0x179d0>
  419620:	ldr	x0, [sp, #128]
  419624:	ldr	w0, [x0, #24]
  419628:	b	4197b0 <sqrt@plt+0x179d0>
  41962c:	ldr	x0, [sp, #40]
  419630:	str	xzr, [x0, #32]
  419634:	mov	w0, #0x57                  	// #87
  419638:	b	4197b0 <sqrt@plt+0x179d0>
  41963c:	ldr	x0, [sp, #104]
  419640:	add	x0, x0, #0x1
  419644:	ldrb	w0, [x0]
  419648:	cmp	w0, #0x3a
  41964c:	b.ne	4197ac <sqrt@plt+0x179cc>  // b.any
  419650:	ldr	x0, [sp, #104]
  419654:	add	x0, x0, #0x2
  419658:	ldrb	w0, [x0]
  41965c:	cmp	w0, #0x3a
  419660:	b.ne	4196b4 <sqrt@plt+0x178d4>  // b.any
  419664:	ldr	x0, [sp, #40]
  419668:	ldr	x0, [x0, #32]
  41966c:	ldrb	w0, [x0]
  419670:	cmp	w0, #0x0
  419674:	b.eq	4196a0 <sqrt@plt+0x178c0>  // b.none
  419678:	ldr	x0, [sp, #40]
  41967c:	ldr	x1, [x0, #32]
  419680:	ldr	x0, [sp, #40]
  419684:	str	x1, [x0, #16]
  419688:	ldr	x0, [sp, #40]
  41968c:	ldr	w0, [x0]
  419690:	add	w1, w0, #0x1
  419694:	ldr	x0, [sp, #40]
  419698:	str	w1, [x0]
  41969c:	b	4196a8 <sqrt@plt+0x178c8>
  4196a0:	ldr	x0, [sp, #40]
  4196a4:	str	xzr, [x0, #16]
  4196a8:	ldr	x0, [sp, #40]
  4196ac:	str	xzr, [x0, #32]
  4196b0:	b	4197ac <sqrt@plt+0x179cc>
  4196b4:	ldr	x0, [sp, #40]
  4196b8:	ldr	x0, [x0, #32]
  4196bc:	ldrb	w0, [x0]
  4196c0:	cmp	w0, #0x0
  4196c4:	b.eq	4196f0 <sqrt@plt+0x17910>  // b.none
  4196c8:	ldr	x0, [sp, #40]
  4196cc:	ldr	x1, [x0, #32]
  4196d0:	ldr	x0, [sp, #40]
  4196d4:	str	x1, [x0, #16]
  4196d8:	ldr	x0, [sp, #40]
  4196dc:	ldr	w0, [x0]
  4196e0:	add	w1, w0, #0x1
  4196e4:	ldr	x0, [sp, #40]
  4196e8:	str	w1, [x0]
  4196ec:	b	4197a4 <sqrt@plt+0x179c4>
  4196f0:	ldr	x0, [sp, #40]
  4196f4:	ldr	w0, [x0]
  4196f8:	ldr	w1, [sp, #92]
  4196fc:	cmp	w1, w0
  419700:	b.ne	419774 <sqrt@plt+0x17994>  // b.any
  419704:	ldr	w0, [sp, #204]
  419708:	cmp	w0, #0x0
  41970c:	b.eq	419740 <sqrt@plt+0x17960>  // b.none
  419710:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  419714:	add	x0, x0, #0x330
  419718:	ldr	x4, [x0]
  41971c:	ldr	x0, [sp, #80]
  419720:	ldr	x0, [x0]
  419724:	ldrb	w1, [sp, #159]
  419728:	mov	w3, w1
  41972c:	mov	x2, x0
  419730:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  419734:	add	x1, x0, #0xd50
  419738:	mov	x0, x4
  41973c:	bl	4019c0 <fprintf@plt>
  419740:	ldrb	w1, [sp, #159]
  419744:	ldr	x0, [sp, #40]
  419748:	str	w1, [x0, #8]
  41974c:	ldr	x0, [sp, #72]
  419750:	ldrb	w0, [x0]
  419754:	cmp	w0, #0x3a
  419758:	b.ne	419768 <sqrt@plt+0x17988>  // b.any
  41975c:	mov	w0, #0x3a                  	// #58
  419760:	strb	w0, [sp, #159]
  419764:	b	4197a4 <sqrt@plt+0x179c4>
  419768:	mov	w0, #0x3f                  	// #63
  41976c:	strb	w0, [sp, #159]
  419770:	b	4197a4 <sqrt@plt+0x179c4>
  419774:	ldr	x0, [sp, #40]
  419778:	ldr	w0, [x0]
  41977c:	add	w2, w0, #0x1
  419780:	ldr	x1, [sp, #40]
  419784:	str	w2, [x1]
  419788:	sxtw	x0, w0
  41978c:	lsl	x0, x0, #3
  419790:	ldr	x1, [sp, #80]
  419794:	add	x0, x1, x0
  419798:	ldr	x1, [x0]
  41979c:	ldr	x0, [sp, #40]
  4197a0:	str	x1, [x0, #16]
  4197a4:	ldr	x0, [sp, #40]
  4197a8:	str	xzr, [x0, #32]
  4197ac:	ldrb	w0, [sp, #159]
  4197b0:	ldr	x19, [sp, #16]
  4197b4:	ldp	x29, x30, [sp], #208
  4197b8:	ret
  4197bc:	stp	x29, x30, [sp, #-80]!
  4197c0:	mov	x29, sp
  4197c4:	str	w0, [sp, #60]
  4197c8:	str	x1, [sp, #48]
  4197cc:	str	x2, [sp, #40]
  4197d0:	str	x3, [sp, #32]
  4197d4:	str	x4, [sp, #24]
  4197d8:	str	w5, [sp, #56]
  4197dc:	str	w6, [sp, #20]
  4197e0:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  4197e4:	add	x0, x0, #0x6fc
  4197e8:	ldr	w1, [x0]
  4197ec:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  4197f0:	add	x0, x0, #0xe0
  4197f4:	str	w1, [x0]
  4197f8:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  4197fc:	add	x0, x0, #0x700
  419800:	ldr	w1, [x0]
  419804:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  419808:	add	x0, x0, #0xe0
  41980c:	str	w1, [x0, #4]
  419810:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  419814:	add	x7, x0, #0xe0
  419818:	ldr	w6, [sp, #20]
  41981c:	ldr	w5, [sp, #56]
  419820:	ldr	x4, [sp, #24]
  419824:	ldr	x3, [sp, #32]
  419828:	ldr	x2, [sp, #40]
  41982c:	ldr	x1, [sp, #48]
  419830:	ldr	w0, [sp, #60]
  419834:	bl	4184b4 <sqrt@plt+0x166d4>
  419838:	str	w0, [sp, #76]
  41983c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  419840:	add	x0, x0, #0xe0
  419844:	ldr	w1, [x0]
  419848:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  41984c:	add	x0, x0, #0x6fc
  419850:	str	w1, [x0]
  419854:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  419858:	add	x0, x0, #0xe0
  41985c:	ldr	x1, [x0, #16]
  419860:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  419864:	add	x0, x0, #0x610
  419868:	str	x1, [x0]
  41986c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  419870:	add	x0, x0, #0xe0
  419874:	ldr	w1, [x0, #8]
  419878:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  41987c:	add	x0, x0, #0x704
  419880:	str	w1, [x0]
  419884:	ldr	w0, [sp, #76]
  419888:	ldp	x29, x30, [sp], #80
  41988c:	ret
  419890:	stp	x29, x30, [sp, #-48]!
  419894:	mov	x29, sp
  419898:	str	w0, [sp, #44]
  41989c:	str	x1, [sp, #32]
  4198a0:	str	x2, [sp, #24]
  4198a4:	mov	w6, #0x1                   	// #1
  4198a8:	mov	w5, #0x0                   	// #0
  4198ac:	mov	x4, #0x0                   	// #0
  4198b0:	mov	x3, #0x0                   	// #0
  4198b4:	ldr	x2, [sp, #24]
  4198b8:	ldr	x1, [sp, #32]
  4198bc:	ldr	w0, [sp, #44]
  4198c0:	bl	4197bc <sqrt@plt+0x179dc>
  4198c4:	ldp	x29, x30, [sp], #48
  4198c8:	ret
  4198cc:	stp	x29, x30, [sp, #-64]!
  4198d0:	mov	x29, sp
  4198d4:	str	w0, [sp, #60]
  4198d8:	str	x1, [sp, #48]
  4198dc:	str	x2, [sp, #40]
  4198e0:	str	x3, [sp, #32]
  4198e4:	str	x4, [sp, #24]
  4198e8:	mov	w6, #0x0                   	// #0
  4198ec:	mov	w5, #0x0                   	// #0
  4198f0:	ldr	x4, [sp, #24]
  4198f4:	ldr	x3, [sp, #32]
  4198f8:	ldr	x2, [sp, #40]
  4198fc:	ldr	x1, [sp, #48]
  419900:	ldr	w0, [sp, #60]
  419904:	bl	4197bc <sqrt@plt+0x179dc>
  419908:	ldp	x29, x30, [sp], #64
  41990c:	ret
  419910:	stp	x29, x30, [sp, #-64]!
  419914:	mov	x29, sp
  419918:	str	w0, [sp, #60]
  41991c:	str	x1, [sp, #48]
  419920:	str	x2, [sp, #40]
  419924:	str	x3, [sp, #32]
  419928:	str	x4, [sp, #24]
  41992c:	str	x5, [sp, #16]
  419930:	ldr	x7, [sp, #16]
  419934:	mov	w6, #0x0                   	// #0
  419938:	mov	w5, #0x0                   	// #0
  41993c:	ldr	x4, [sp, #24]
  419940:	ldr	x3, [sp, #32]
  419944:	ldr	x2, [sp, #40]
  419948:	ldr	x1, [sp, #48]
  41994c:	ldr	w0, [sp, #60]
  419950:	bl	4184b4 <sqrt@plt+0x166d4>
  419954:	ldp	x29, x30, [sp], #64
  419958:	ret
  41995c:	stp	x29, x30, [sp, #-64]!
  419960:	mov	x29, sp
  419964:	str	w0, [sp, #60]
  419968:	str	x1, [sp, #48]
  41996c:	str	x2, [sp, #40]
  419970:	str	x3, [sp, #32]
  419974:	str	x4, [sp, #24]
  419978:	mov	w6, #0x0                   	// #0
  41997c:	mov	w5, #0x1                   	// #1
  419980:	ldr	x4, [sp, #24]
  419984:	ldr	x3, [sp, #32]
  419988:	ldr	x2, [sp, #40]
  41998c:	ldr	x1, [sp, #48]
  419990:	ldr	w0, [sp, #60]
  419994:	bl	4197bc <sqrt@plt+0x179dc>
  419998:	ldp	x29, x30, [sp], #64
  41999c:	ret
  4199a0:	stp	x29, x30, [sp, #-64]!
  4199a4:	mov	x29, sp
  4199a8:	str	w0, [sp, #60]
  4199ac:	str	x1, [sp, #48]
  4199b0:	str	x2, [sp, #40]
  4199b4:	str	x3, [sp, #32]
  4199b8:	str	x4, [sp, #24]
  4199bc:	str	x5, [sp, #16]
  4199c0:	ldr	x7, [sp, #16]
  4199c4:	mov	w6, #0x0                   	// #0
  4199c8:	mov	w5, #0x1                   	// #1
  4199cc:	ldr	x4, [sp, #24]
  4199d0:	ldr	x3, [sp, #32]
  4199d4:	ldr	x2, [sp, #40]
  4199d8:	ldr	x1, [sp, #48]
  4199dc:	ldr	w0, [sp, #60]
  4199e0:	bl	4184b4 <sqrt@plt+0x166d4>
  4199e4:	ldp	x29, x30, [sp], #64
  4199e8:	ret
  4199ec:	sub	sp, sp, #0x10
  4199f0:	str	x0, [sp, #8]
  4199f4:	ldr	x0, [sp, #8]
  4199f8:	str	xzr, [x0]
  4199fc:	ldr	x0, [sp, #8]
  419a00:	str	xzr, [x0, #8]
  419a04:	nop
  419a08:	add	sp, sp, #0x10
  419a0c:	ret
  419a10:	stp	x29, x30, [sp, #-64]!
  419a14:	mov	x29, sp
  419a18:	stp	x19, x20, [sp, #16]
  419a1c:	str	x21, [sp, #32]
  419a20:	str	x0, [sp, #56]
  419a24:	ldr	x0, [sp, #56]
  419a28:	mov	w1, #0x11                  	// #17
  419a2c:	str	w1, [x0, #8]
  419a30:	mov	x19, #0x11                  	// #17
  419a34:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  419a38:	cmp	x19, x0
  419a3c:	b.hi	419a5c <sqrt@plt+0x17c7c>  // b.pmore
  419a40:	lsl	x0, x19, #4
  419a44:	bl	401960 <_Znam@plt>
  419a48:	mov	x21, x0
  419a4c:	mov	x20, x21
  419a50:	sub	x0, x19, #0x1
  419a54:	mov	x19, x0
  419a58:	b	419a60 <sqrt@plt+0x17c80>
  419a5c:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  419a60:	cmp	x19, #0x0
  419a64:	b.lt	419a7c <sqrt@plt+0x17c9c>  // b.tstop
  419a68:	mov	x0, x20
  419a6c:	bl	4199ec <sqrt@plt+0x17c0c>
  419a70:	add	x20, x20, #0x10
  419a74:	sub	x19, x19, #0x1
  419a78:	b	419a60 <sqrt@plt+0x17c80>
  419a7c:	ldr	x0, [sp, #56]
  419a80:	str	x21, [x0]
  419a84:	ldr	x0, [sp, #56]
  419a88:	str	wzr, [x0, #12]
  419a8c:	nop
  419a90:	ldp	x19, x20, [sp, #16]
  419a94:	ldr	x21, [sp, #32]
  419a98:	ldp	x29, x30, [sp], #64
  419a9c:	ret
  419aa0:	stp	x29, x30, [sp, #-48]!
  419aa4:	mov	x29, sp
  419aa8:	str	x0, [sp, #24]
  419aac:	str	wzr, [sp, #44]
  419ab0:	ldr	x0, [sp, #24]
  419ab4:	ldr	w0, [x0, #8]
  419ab8:	ldr	w1, [sp, #44]
  419abc:	cmp	w1, w0
  419ac0:	b.cs	419af0 <sqrt@plt+0x17d10>  // b.hs, b.nlast
  419ac4:	ldr	x0, [sp, #24]
  419ac8:	ldr	x1, [x0]
  419acc:	ldr	w0, [sp, #44]
  419ad0:	lsl	x0, x0, #4
  419ad4:	add	x0, x1, x0
  419ad8:	ldr	x0, [x0]
  419adc:	bl	401a40 <free@plt>
  419ae0:	ldr	w0, [sp, #44]
  419ae4:	add	w0, w0, #0x1
  419ae8:	str	w0, [sp, #44]
  419aec:	b	419ab0 <sqrt@plt+0x17cd0>
  419af0:	ldr	x0, [sp, #24]
  419af4:	ldr	x0, [x0]
  419af8:	cmp	x0, #0x0
  419afc:	b.eq	419b0c <sqrt@plt+0x17d2c>  // b.none
  419b00:	ldr	x0, [sp, #24]
  419b04:	ldr	x0, [x0]
  419b08:	bl	401c20 <_ZdaPv@plt>
  419b0c:	nop
  419b10:	ldp	x29, x30, [sp], #48
  419b14:	ret
  419b18:	stp	x29, x30, [sp, #-128]!
  419b1c:	mov	x29, sp
  419b20:	stp	x19, x20, [sp, #16]
  419b24:	str	x21, [sp, #32]
  419b28:	str	x0, [sp, #72]
  419b2c:	str	x1, [sp, #64]
  419b30:	str	x2, [sp, #56]
  419b34:	ldr	x0, [sp, #64]
  419b38:	cmp	x0, #0x0
  419b3c:	cset	w0, ne  // ne = any
  419b40:	and	w0, w0, #0xff
  419b44:	mov	w3, w0
  419b48:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  419b4c:	add	x2, x0, #0xdd8
  419b50:	mov	w1, #0x1f                  	// #31
  419b54:	mov	w0, w3
  419b58:	bl	408a68 <sqrt@plt+0x6c88>
  419b5c:	ldr	x0, [sp, #64]
  419b60:	bl	41c350 <_ZdlPvm@@Base+0x440>
  419b64:	str	x0, [sp, #104]
  419b68:	ldr	x0, [sp, #72]
  419b6c:	ldr	w0, [x0, #8]
  419b70:	mov	w1, w0
  419b74:	ldr	x0, [sp, #104]
  419b78:	udiv	x2, x0, x1
  419b7c:	mul	x1, x2, x1
  419b80:	sub	x0, x0, x1
  419b84:	str	w0, [sp, #124]
  419b88:	ldr	x0, [sp, #72]
  419b8c:	ldr	x1, [x0]
  419b90:	ldr	w0, [sp, #124]
  419b94:	lsl	x0, x0, #4
  419b98:	add	x0, x1, x0
  419b9c:	ldr	x0, [x0]
  419ba0:	cmp	x0, #0x0
  419ba4:	b.eq	419c34 <sqrt@plt+0x17e54>  // b.none
  419ba8:	ldr	x0, [sp, #72]
  419bac:	ldr	x1, [x0]
  419bb0:	ldr	w0, [sp, #124]
  419bb4:	lsl	x0, x0, #4
  419bb8:	add	x0, x1, x0
  419bbc:	ldr	x0, [x0]
  419bc0:	ldr	x1, [sp, #64]
  419bc4:	bl	401c70 <strcmp@plt>
  419bc8:	cmp	w0, #0x0
  419bcc:	b.ne	419c08 <sqrt@plt+0x17e28>  // b.any
  419bd0:	ldr	x0, [sp, #72]
  419bd4:	ldr	x1, [x0]
  419bd8:	ldr	w0, [sp, #124]
  419bdc:	lsl	x0, x0, #4
  419be0:	add	x0, x1, x0
  419be4:	ldr	x1, [sp, #56]
  419be8:	str	x1, [x0, #8]
  419bec:	ldr	x0, [sp, #72]
  419bf0:	ldr	x1, [x0]
  419bf4:	ldr	w0, [sp, #124]
  419bf8:	lsl	x0, x0, #4
  419bfc:	add	x0, x1, x0
  419c00:	ldr	x0, [x0]
  419c04:	b	419f34 <sqrt@plt+0x18154>
  419c08:	ldr	w0, [sp, #124]
  419c0c:	cmp	w0, #0x0
  419c10:	b.ne	419c24 <sqrt@plt+0x17e44>  // b.any
  419c14:	ldr	x0, [sp, #72]
  419c18:	ldr	w0, [x0, #8]
  419c1c:	sub	w0, w0, #0x1
  419c20:	b	419c2c <sqrt@plt+0x17e4c>
  419c24:	ldr	w0, [sp, #124]
  419c28:	sub	w0, w0, #0x1
  419c2c:	str	w0, [sp, #124]
  419c30:	b	419b88 <sqrt@plt+0x17da8>
  419c34:	ldr	x0, [sp, #56]
  419c38:	cmp	x0, #0x0
  419c3c:	b.ne	419c48 <sqrt@plt+0x17e68>  // b.any
  419c40:	mov	x0, #0x0                   	// #0
  419c44:	b	419f34 <sqrt@plt+0x18154>
  419c48:	ldr	x0, [sp, #72]
  419c4c:	ldr	w0, [x0, #12]
  419c50:	lsl	w1, w0, #2
  419c54:	ldr	x0, [sp, #72]
  419c58:	ldr	w0, [x0, #8]
  419c5c:	cmp	w1, w0
  419c60:	b.cc	419ec4 <sqrt@plt+0x180e4>  // b.lo, b.ul, b.last
  419c64:	ldr	x0, [sp, #72]
  419c68:	ldr	x0, [x0]
  419c6c:	str	x0, [sp, #96]
  419c70:	ldr	x0, [sp, #72]
  419c74:	ldr	w0, [x0, #8]
  419c78:	str	w0, [sp, #92]
  419c7c:	ldr	x0, [sp, #72]
  419c80:	ldr	w0, [x0, #8]
  419c84:	bl	41c41c <_ZdlPvm@@Base+0x50c>
  419c88:	mov	w1, w0
  419c8c:	ldr	x0, [sp, #72]
  419c90:	str	w1, [x0, #8]
  419c94:	ldr	x0, [sp, #72]
  419c98:	ldr	w0, [x0, #8]
  419c9c:	mov	w19, w0
  419ca0:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  419ca4:	cmp	x19, x0
  419ca8:	b.hi	419cc8 <sqrt@plt+0x17ee8>  // b.pmore
  419cac:	lsl	x0, x19, #4
  419cb0:	bl	401960 <_Znam@plt>
  419cb4:	mov	x21, x0
  419cb8:	mov	x20, x21
  419cbc:	sub	x0, x19, #0x1
  419cc0:	mov	x19, x0
  419cc4:	b	419ccc <sqrt@plt+0x17eec>
  419cc8:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  419ccc:	cmp	x19, #0x0
  419cd0:	b.lt	419ce8 <sqrt@plt+0x17f08>  // b.tstop
  419cd4:	mov	x0, x20
  419cd8:	bl	4199ec <sqrt@plt+0x17c0c>
  419cdc:	add	x20, x20, #0x10
  419ce0:	sub	x19, x19, #0x1
  419ce4:	b	419ccc <sqrt@plt+0x17eec>
  419ce8:	ldr	x0, [sp, #72]
  419cec:	str	x21, [x0]
  419cf0:	str	wzr, [sp, #120]
  419cf4:	ldr	w1, [sp, #120]
  419cf8:	ldr	w0, [sp, #92]
  419cfc:	cmp	w1, w0
  419d00:	b.cs	419e44 <sqrt@plt+0x18064>  // b.hs, b.nlast
  419d04:	ldr	w0, [sp, #120]
  419d08:	lsl	x0, x0, #4
  419d0c:	ldr	x1, [sp, #96]
  419d10:	add	x0, x1, x0
  419d14:	ldr	x0, [x0]
  419d18:	cmp	x0, #0x0
  419d1c:	b.eq	419e34 <sqrt@plt+0x18054>  // b.none
  419d20:	ldr	w0, [sp, #120]
  419d24:	lsl	x0, x0, #4
  419d28:	ldr	x1, [sp, #96]
  419d2c:	add	x0, x1, x0
  419d30:	ldr	x0, [x0, #8]
  419d34:	cmp	x0, #0x0
  419d38:	b.ne	419d58 <sqrt@plt+0x17f78>  // b.any
  419d3c:	ldr	w0, [sp, #120]
  419d40:	lsl	x0, x0, #4
  419d44:	ldr	x1, [sp, #96]
  419d48:	add	x0, x1, x0
  419d4c:	ldr	x0, [x0]
  419d50:	bl	401a40 <free@plt>
  419d54:	b	419e34 <sqrt@plt+0x18054>
  419d58:	ldr	w0, [sp, #120]
  419d5c:	lsl	x0, x0, #4
  419d60:	ldr	x1, [sp, #96]
  419d64:	add	x0, x1, x0
  419d68:	ldr	x0, [x0]
  419d6c:	bl	41c350 <_ZdlPvm@@Base+0x440>
  419d70:	mov	x1, x0
  419d74:	ldr	x0, [sp, #72]
  419d78:	ldr	w0, [x0, #8]
  419d7c:	mov	w0, w0
  419d80:	udiv	x2, x1, x0
  419d84:	mul	x0, x2, x0
  419d88:	sub	x0, x1, x0
  419d8c:	str	w0, [sp, #116]
  419d90:	ldr	x0, [sp, #72]
  419d94:	ldr	x1, [x0]
  419d98:	ldr	w0, [sp, #116]
  419d9c:	lsl	x0, x0, #4
  419da0:	add	x0, x1, x0
  419da4:	ldr	x0, [x0]
  419da8:	cmp	x0, #0x0
  419dac:	b.eq	419ddc <sqrt@plt+0x17ffc>  // b.none
  419db0:	ldr	w0, [sp, #116]
  419db4:	cmp	w0, #0x0
  419db8:	b.ne	419dcc <sqrt@plt+0x17fec>  // b.any
  419dbc:	ldr	x0, [sp, #72]
  419dc0:	ldr	w0, [x0, #8]
  419dc4:	sub	w0, w0, #0x1
  419dc8:	b	419dd4 <sqrt@plt+0x17ff4>
  419dcc:	ldr	w0, [sp, #116]
  419dd0:	sub	w0, w0, #0x1
  419dd4:	str	w0, [sp, #116]
  419dd8:	b	419d90 <sqrt@plt+0x17fb0>
  419ddc:	ldr	w0, [sp, #120]
  419de0:	lsl	x0, x0, #4
  419de4:	ldr	x1, [sp, #96]
  419de8:	add	x1, x1, x0
  419dec:	ldr	x0, [sp, #72]
  419df0:	ldr	x2, [x0]
  419df4:	ldr	w0, [sp, #116]
  419df8:	lsl	x0, x0, #4
  419dfc:	add	x0, x2, x0
  419e00:	ldr	x1, [x1]
  419e04:	str	x1, [x0]
  419e08:	ldr	w0, [sp, #120]
  419e0c:	lsl	x0, x0, #4
  419e10:	ldr	x1, [sp, #96]
  419e14:	add	x1, x1, x0
  419e18:	ldr	x0, [sp, #72]
  419e1c:	ldr	x2, [x0]
  419e20:	ldr	w0, [sp, #116]
  419e24:	lsl	x0, x0, #4
  419e28:	add	x0, x2, x0
  419e2c:	ldr	x1, [x1, #8]
  419e30:	str	x1, [x0, #8]
  419e34:	ldr	w0, [sp, #120]
  419e38:	add	w0, w0, #0x1
  419e3c:	str	w0, [sp, #120]
  419e40:	b	419cf4 <sqrt@plt+0x17f14>
  419e44:	ldr	x0, [sp, #72]
  419e48:	ldr	w0, [x0, #8]
  419e4c:	mov	w1, w0
  419e50:	ldr	x0, [sp, #104]
  419e54:	udiv	x2, x0, x1
  419e58:	mul	x1, x2, x1
  419e5c:	sub	x0, x0, x1
  419e60:	str	w0, [sp, #124]
  419e64:	ldr	x0, [sp, #72]
  419e68:	ldr	x1, [x0]
  419e6c:	ldr	w0, [sp, #124]
  419e70:	lsl	x0, x0, #4
  419e74:	add	x0, x1, x0
  419e78:	ldr	x0, [x0]
  419e7c:	cmp	x0, #0x0
  419e80:	b.eq	419eb0 <sqrt@plt+0x180d0>  // b.none
  419e84:	ldr	w0, [sp, #124]
  419e88:	cmp	w0, #0x0
  419e8c:	b.ne	419ea0 <sqrt@plt+0x180c0>  // b.any
  419e90:	ldr	x0, [sp, #72]
  419e94:	ldr	w0, [x0, #8]
  419e98:	sub	w0, w0, #0x1
  419e9c:	b	419ea8 <sqrt@plt+0x180c8>
  419ea0:	ldr	w0, [sp, #124]
  419ea4:	sub	w0, w0, #0x1
  419ea8:	str	w0, [sp, #124]
  419eac:	b	419e64 <sqrt@plt+0x18084>
  419eb0:	ldr	x0, [sp, #96]
  419eb4:	cmp	x0, #0x0
  419eb8:	b.eq	419ec4 <sqrt@plt+0x180e4>  // b.none
  419ebc:	ldr	x0, [sp, #96]
  419ec0:	bl	401c20 <_ZdaPv@plt>
  419ec4:	ldr	x0, [sp, #64]
  419ec8:	bl	4019b0 <strlen@plt>
  419ecc:	add	x0, x0, #0x1
  419ed0:	bl	401ca0 <malloc@plt>
  419ed4:	str	x0, [sp, #80]
  419ed8:	ldr	x1, [sp, #64]
  419edc:	ldr	x0, [sp, #80]
  419ee0:	bl	401a90 <strcpy@plt>
  419ee4:	ldr	x0, [sp, #72]
  419ee8:	ldr	x1, [x0]
  419eec:	ldr	w0, [sp, #124]
  419ef0:	lsl	x0, x0, #4
  419ef4:	add	x0, x1, x0
  419ef8:	ldr	x1, [sp, #80]
  419efc:	str	x1, [x0]
  419f00:	ldr	x0, [sp, #72]
  419f04:	ldr	x1, [x0]
  419f08:	ldr	w0, [sp, #124]
  419f0c:	lsl	x0, x0, #4
  419f10:	add	x0, x1, x0
  419f14:	ldr	x1, [sp, #56]
  419f18:	str	x1, [x0, #8]
  419f1c:	ldr	x0, [sp, #72]
  419f20:	ldr	w0, [x0, #12]
  419f24:	add	w1, w0, #0x1
  419f28:	ldr	x0, [sp, #72]
  419f2c:	str	w1, [x0, #12]
  419f30:	ldr	x0, [sp, #80]
  419f34:	ldp	x19, x20, [sp, #16]
  419f38:	ldr	x21, [sp, #32]
  419f3c:	ldp	x29, x30, [sp], #128
  419f40:	ret
  419f44:	stp	x29, x30, [sp, #-48]!
  419f48:	mov	x29, sp
  419f4c:	str	x0, [sp, #24]
  419f50:	str	x1, [sp, #16]
  419f54:	ldr	x0, [sp, #16]
  419f58:	cmp	x0, #0x0
  419f5c:	cset	w0, ne  // ne = any
  419f60:	and	w0, w0, #0xff
  419f64:	mov	w3, w0
  419f68:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  419f6c:	add	x2, x0, #0xdd8
  419f70:	mov	w1, #0x1f                  	// #31
  419f74:	mov	w0, w3
  419f78:	bl	408a68 <sqrt@plt+0x6c88>
  419f7c:	ldr	x0, [sp, #16]
  419f80:	bl	41c350 <_ZdlPvm@@Base+0x440>
  419f84:	mov	x1, x0
  419f88:	ldr	x0, [sp, #24]
  419f8c:	ldr	w0, [x0, #8]
  419f90:	mov	w0, w0
  419f94:	udiv	x2, x1, x0
  419f98:	mul	x0, x2, x0
  419f9c:	sub	x0, x1, x0
  419fa0:	str	w0, [sp, #44]
  419fa4:	ldr	x0, [sp, #24]
  419fa8:	ldr	x1, [x0]
  419fac:	ldr	w0, [sp, #44]
  419fb0:	lsl	x0, x0, #4
  419fb4:	add	x0, x1, x0
  419fb8:	ldr	x0, [x0]
  419fbc:	cmp	x0, #0x0
  419fc0:	b.eq	41a034 <sqrt@plt+0x18254>  // b.none
  419fc4:	ldr	x0, [sp, #24]
  419fc8:	ldr	x1, [x0]
  419fcc:	ldr	w0, [sp, #44]
  419fd0:	lsl	x0, x0, #4
  419fd4:	add	x0, x1, x0
  419fd8:	ldr	x0, [x0]
  419fdc:	ldr	x1, [sp, #16]
  419fe0:	bl	401c70 <strcmp@plt>
  419fe4:	cmp	w0, #0x0
  419fe8:	b.ne	41a008 <sqrt@plt+0x18228>  // b.any
  419fec:	ldr	x0, [sp, #24]
  419ff0:	ldr	x1, [x0]
  419ff4:	ldr	w0, [sp, #44]
  419ff8:	lsl	x0, x0, #4
  419ffc:	add	x0, x1, x0
  41a000:	ldr	x0, [x0, #8]
  41a004:	b	41a038 <sqrt@plt+0x18258>
  41a008:	ldr	w0, [sp, #44]
  41a00c:	cmp	w0, #0x0
  41a010:	b.ne	41a024 <sqrt@plt+0x18244>  // b.any
  41a014:	ldr	x0, [sp, #24]
  41a018:	ldr	w0, [x0, #8]
  41a01c:	sub	w0, w0, #0x1
  41a020:	b	41a02c <sqrt@plt+0x1824c>
  41a024:	ldr	w0, [sp, #44]
  41a028:	sub	w0, w0, #0x1
  41a02c:	str	w0, [sp, #44]
  41a030:	b	419fa4 <sqrt@plt+0x181c4>
  41a034:	mov	x0, #0x0                   	// #0
  41a038:	ldp	x29, x30, [sp], #48
  41a03c:	ret
  41a040:	stp	x29, x30, [sp, #-48]!
  41a044:	mov	x29, sp
  41a048:	str	x0, [sp, #24]
  41a04c:	str	x1, [sp, #16]
  41a050:	ldr	x0, [sp, #16]
  41a054:	ldr	x0, [x0]
  41a058:	str	x0, [sp, #32]
  41a05c:	ldr	x0, [sp, #32]
  41a060:	cmp	x0, #0x0
  41a064:	cset	w0, ne  // ne = any
  41a068:	and	w0, w0, #0xff
  41a06c:	mov	w3, w0
  41a070:	adrp	x0, 421000 <_ZdlPvm@@Base+0x50f0>
  41a074:	add	x2, x0, #0xdd8
  41a078:	mov	w1, #0x1f                  	// #31
  41a07c:	mov	w0, w3
  41a080:	bl	408a68 <sqrt@plt+0x6c88>
  41a084:	ldr	x0, [sp, #32]
  41a088:	bl	41c350 <_ZdlPvm@@Base+0x440>
  41a08c:	mov	x1, x0
  41a090:	ldr	x0, [sp, #24]
  41a094:	ldr	w0, [x0, #8]
  41a098:	mov	w0, w0
  41a09c:	udiv	x2, x1, x0
  41a0a0:	mul	x0, x2, x0
  41a0a4:	sub	x0, x1, x0
  41a0a8:	str	w0, [sp, #44]
  41a0ac:	ldr	x0, [sp, #24]
  41a0b0:	ldr	x1, [x0]
  41a0b4:	ldr	w0, [sp, #44]
  41a0b8:	lsl	x0, x0, #4
  41a0bc:	add	x0, x1, x0
  41a0c0:	ldr	x0, [x0]
  41a0c4:	cmp	x0, #0x0
  41a0c8:	b.eq	41a15c <sqrt@plt+0x1837c>  // b.none
  41a0cc:	ldr	x0, [sp, #24]
  41a0d0:	ldr	x1, [x0]
  41a0d4:	ldr	w0, [sp, #44]
  41a0d8:	lsl	x0, x0, #4
  41a0dc:	add	x0, x1, x0
  41a0e0:	ldr	x0, [x0]
  41a0e4:	ldr	x1, [sp, #32]
  41a0e8:	bl	401c70 <strcmp@plt>
  41a0ec:	cmp	w0, #0x0
  41a0f0:	b.ne	41a130 <sqrt@plt+0x18350>  // b.any
  41a0f4:	ldr	x0, [sp, #24]
  41a0f8:	ldr	x1, [x0]
  41a0fc:	ldr	w0, [sp, #44]
  41a100:	lsl	x0, x0, #4
  41a104:	add	x0, x1, x0
  41a108:	ldr	x1, [x0]
  41a10c:	ldr	x0, [sp, #16]
  41a110:	str	x1, [x0]
  41a114:	ldr	x0, [sp, #24]
  41a118:	ldr	x1, [x0]
  41a11c:	ldr	w0, [sp, #44]
  41a120:	lsl	x0, x0, #4
  41a124:	add	x0, x1, x0
  41a128:	ldr	x0, [x0, #8]
  41a12c:	b	41a160 <sqrt@plt+0x18380>
  41a130:	ldr	w0, [sp, #44]
  41a134:	cmp	w0, #0x0
  41a138:	b.ne	41a14c <sqrt@plt+0x1836c>  // b.any
  41a13c:	ldr	x0, [sp, #24]
  41a140:	ldr	w0, [x0, #8]
  41a144:	sub	w0, w0, #0x1
  41a148:	b	41a154 <sqrt@plt+0x18374>
  41a14c:	ldr	w0, [sp, #44]
  41a150:	sub	w0, w0, #0x1
  41a154:	str	w0, [sp, #44]
  41a158:	b	41a0ac <sqrt@plt+0x182cc>
  41a15c:	mov	x0, #0x0                   	// #0
  41a160:	ldp	x29, x30, [sp], #48
  41a164:	ret
  41a168:	sub	sp, sp, #0x10
  41a16c:	str	x0, [sp, #8]
  41a170:	str	x1, [sp]
  41a174:	ldr	x0, [sp, #8]
  41a178:	ldr	x1, [sp]
  41a17c:	str	x1, [x0]
  41a180:	ldr	x0, [sp, #8]
  41a184:	str	wzr, [x0, #8]
  41a188:	nop
  41a18c:	add	sp, sp, #0x10
  41a190:	ret
  41a194:	sub	sp, sp, #0x30
  41a198:	str	x0, [sp, #24]
  41a19c:	str	x1, [sp, #16]
  41a1a0:	str	x2, [sp, #8]
  41a1a4:	ldr	x0, [sp, #24]
  41a1a8:	ldr	x0, [x0]
  41a1ac:	ldr	w0, [x0, #8]
  41a1b0:	str	w0, [sp, #44]
  41a1b4:	ldr	x0, [sp, #24]
  41a1b8:	ldr	x0, [x0]
  41a1bc:	ldr	x0, [x0]
  41a1c0:	str	x0, [sp, #32]
  41a1c4:	ldr	x0, [sp, #24]
  41a1c8:	ldr	w0, [x0, #8]
  41a1cc:	ldr	w1, [sp, #44]
  41a1d0:	cmp	w1, w0
  41a1d4:	b.ls	41a278 <sqrt@plt+0x18498>  // b.plast
  41a1d8:	ldr	x0, [sp, #24]
  41a1dc:	ldr	w0, [x0, #8]
  41a1e0:	mov	w0, w0
  41a1e4:	lsl	x0, x0, #4
  41a1e8:	ldr	x1, [sp, #32]
  41a1ec:	add	x0, x1, x0
  41a1f0:	ldr	x0, [x0]
  41a1f4:	cmp	x0, #0x0
  41a1f8:	b.eq	41a260 <sqrt@plt+0x18480>  // b.none
  41a1fc:	ldr	x0, [sp, #24]
  41a200:	ldr	w0, [x0, #8]
  41a204:	mov	w0, w0
  41a208:	lsl	x0, x0, #4
  41a20c:	ldr	x1, [sp, #32]
  41a210:	add	x0, x1, x0
  41a214:	ldr	x1, [x0]
  41a218:	ldr	x0, [sp, #16]
  41a21c:	str	x1, [x0]
  41a220:	ldr	x0, [sp, #24]
  41a224:	ldr	w0, [x0, #8]
  41a228:	mov	w0, w0
  41a22c:	lsl	x0, x0, #4
  41a230:	ldr	x1, [sp, #32]
  41a234:	add	x0, x1, x0
  41a238:	ldr	x1, [x0, #8]
  41a23c:	ldr	x0, [sp, #8]
  41a240:	str	x1, [x0]
  41a244:	ldr	x0, [sp, #24]
  41a248:	ldr	w0, [x0, #8]
  41a24c:	add	w1, w0, #0x1
  41a250:	ldr	x0, [sp, #24]
  41a254:	str	w1, [x0, #8]
  41a258:	mov	w0, #0x1                   	// #1
  41a25c:	b	41a27c <sqrt@plt+0x1849c>
  41a260:	ldr	x0, [sp, #24]
  41a264:	ldr	w0, [x0, #8]
  41a268:	add	w1, w0, #0x1
  41a26c:	ldr	x0, [sp, #24]
  41a270:	str	w1, [x0, #8]
  41a274:	b	41a1c4 <sqrt@plt+0x183e4>
  41a278:	mov	w0, #0x0                   	// #0
  41a27c:	add	sp, sp, #0x30
  41a280:	ret
  41a284:	stp	x29, x30, [sp, #-48]!
  41a288:	mov	x29, sp
  41a28c:	str	x0, [sp, #24]
  41a290:	str	wzr, [sp, #44]
  41a294:	ldr	w0, [sp, #44]
  41a298:	cmp	w0, #0x1af
  41a29c:	b.hi	41a308 <sqrt@plt+0x18528>  // b.pmore
  41a2a0:	mov	x0, #0x8                   	// #8
  41a2a4:	bl	401960 <_Znam@plt>
  41a2a8:	str	x0, [sp, #32]
  41a2ac:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  41a2b0:	add	x1, x0, #0x708
  41a2b4:	ldr	w0, [sp, #44]
  41a2b8:	lsl	x0, x0, #4
  41a2bc:	add	x0, x1, x0
  41a2c0:	ldr	x1, [x0, #8]
  41a2c4:	ldr	x0, [sp, #32]
  41a2c8:	str	x1, [x0]
  41a2cc:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  41a2d0:	add	x1, x0, #0x708
  41a2d4:	ldr	w0, [sp, #44]
  41a2d8:	lsl	x0, x0, #4
  41a2dc:	add	x0, x1, x0
  41a2e0:	ldr	x0, [x0]
  41a2e4:	ldr	x2, [sp, #32]
  41a2e8:	mov	x1, x0
  41a2ec:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41a2f0:	add	x0, x0, #0x118
  41a2f4:	bl	419b18 <sqrt@plt+0x17d38>
  41a2f8:	ldr	w0, [sp, #44]
  41a2fc:	add	w0, w0, #0x1
  41a300:	str	w0, [sp, #44]
  41a304:	b	41a294 <sqrt@plt+0x184b4>
  41a308:	nop
  41a30c:	ldp	x29, x30, [sp], #48
  41a310:	ret
  41a314:	stp	x29, x30, [sp, #-48]!
  41a318:	mov	x29, sp
  41a31c:	str	x0, [sp, #24]
  41a320:	ldr	x1, [sp, #24]
  41a324:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41a328:	add	x0, x0, #0x118
  41a32c:	bl	419f44 <sqrt@plt+0x18164>
  41a330:	str	x0, [sp, #40]
  41a334:	ldr	x0, [sp, #40]
  41a338:	cmp	x0, #0x0
  41a33c:	b.eq	41a34c <sqrt@plt+0x1856c>  // b.none
  41a340:	ldr	x0, [sp, #40]
  41a344:	ldr	x0, [x0]
  41a348:	b	41a350 <sqrt@plt+0x18570>
  41a34c:	mov	x0, #0x0                   	// #0
  41a350:	ldp	x29, x30, [sp], #48
  41a354:	ret
  41a358:	stp	x29, x30, [sp, #-32]!
  41a35c:	mov	x29, sp
  41a360:	str	w0, [sp, #28]
  41a364:	str	w1, [sp, #24]
  41a368:	ldr	w0, [sp, #28]
  41a36c:	cmp	w0, #0x1
  41a370:	b.ne	41a3b8 <sqrt@plt+0x185d8>  // b.any
  41a374:	ldr	w1, [sp, #24]
  41a378:	mov	w0, #0xffff                	// #65535
  41a37c:	cmp	w1, w0
  41a380:	b.ne	41a3b8 <sqrt@plt+0x185d8>  // b.any
  41a384:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41a388:	add	x0, x0, #0x118
  41a38c:	bl	419a10 <sqrt@plt+0x17c30>
  41a390:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  41a394:	add	x2, x0, #0x250
  41a398:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41a39c:	add	x1, x0, #0x118
  41a3a0:	adrp	x0, 419000 <sqrt@plt+0x17220>
  41a3a4:	add	x0, x0, #0xaa0
  41a3a8:	bl	401bd0 <__cxa_atexit@plt>
  41a3ac:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41a3b0:	add	x0, x0, #0x128
  41a3b4:	bl	41a284 <sqrt@plt+0x184a4>
  41a3b8:	nop
  41a3bc:	ldp	x29, x30, [sp], #32
  41a3c0:	ret
  41a3c4:	stp	x29, x30, [sp, #-16]!
  41a3c8:	mov	x29, sp
  41a3cc:	mov	w1, #0xffff                	// #65535
  41a3d0:	mov	w0, #0x1                   	// #1
  41a3d4:	bl	41a358 <sqrt@plt+0x18578>
  41a3d8:	ldp	x29, x30, [sp], #16
  41a3dc:	ret
  41a3e0:	sub	sp, sp, #0x30
  41a3e4:	str	w0, [sp, #12]
  41a3e8:	str	w1, [sp, #8]
  41a3ec:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41a3f0:	add	x0, x0, #0x145
  41a3f4:	str	x0, [sp, #40]
  41a3f8:	str	wzr, [sp, #36]
  41a3fc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41a400:	add	x0, x0, #0x130
  41a404:	strb	wzr, [x0, #21]
  41a408:	ldr	w0, [sp, #12]
  41a40c:	cmp	w0, #0x0
  41a410:	b.lt	41a4e0 <sqrt@plt+0x18700>  // b.tstop
  41a414:	ldr	w1, [sp, #12]
  41a418:	mov	w0, #0x6667                	// #26215
  41a41c:	movk	w0, #0x6666, lsl #16
  41a420:	smull	x0, w1, w0
  41a424:	lsr	x0, x0, #32
  41a428:	asr	w2, w0, #2
  41a42c:	asr	w0, w1, #31
  41a430:	sub	w2, w2, w0
  41a434:	mov	w0, w2
  41a438:	lsl	w0, w0, #2
  41a43c:	add	w0, w0, w2
  41a440:	lsl	w0, w0, #1
  41a444:	sub	w2, w1, w0
  41a448:	and	w0, w2, #0xff
  41a44c:	ldr	x1, [sp, #40]
  41a450:	sub	x1, x1, #0x1
  41a454:	str	x1, [sp, #40]
  41a458:	add	w0, w0, #0x30
  41a45c:	and	w1, w0, #0xff
  41a460:	ldr	x0, [sp, #40]
  41a464:	strb	w1, [x0]
  41a468:	ldr	w0, [sp, #12]
  41a46c:	mov	w1, #0x6667                	// #26215
  41a470:	movk	w1, #0x6666, lsl #16
  41a474:	smull	x1, w0, w1
  41a478:	lsr	x1, x1, #32
  41a47c:	asr	w1, w1, #2
  41a480:	asr	w0, w0, #31
  41a484:	sub	w0, w1, w0
  41a488:	str	w0, [sp, #12]
  41a48c:	ldr	w0, [sp, #36]
  41a490:	add	w0, w0, #0x1
  41a494:	str	w0, [sp, #36]
  41a498:	ldr	w1, [sp, #36]
  41a49c:	ldr	w0, [sp, #8]
  41a4a0:	cmp	w1, w0
  41a4a4:	b.ne	41a4c0 <sqrt@plt+0x186e0>  // b.any
  41a4a8:	ldr	x0, [sp, #40]
  41a4ac:	sub	x0, x0, #0x1
  41a4b0:	str	x0, [sp, #40]
  41a4b4:	ldr	x0, [sp, #40]
  41a4b8:	mov	w1, #0x2e                  	// #46
  41a4bc:	strb	w1, [x0]
  41a4c0:	ldr	w0, [sp, #12]
  41a4c4:	cmp	w0, #0x0
  41a4c8:	b.ne	41a414 <sqrt@plt+0x18634>  // b.any
  41a4cc:	ldr	w1, [sp, #36]
  41a4d0:	ldr	w0, [sp, #8]
  41a4d4:	cmp	w1, w0
  41a4d8:	b.lt	41a414 <sqrt@plt+0x18634>  // b.tstop
  41a4dc:	b	41a5c4 <sqrt@plt+0x187e4>
  41a4e0:	ldr	w1, [sp, #12]
  41a4e4:	mov	w0, #0x6667                	// #26215
  41a4e8:	movk	w0, #0x6666, lsl #16
  41a4ec:	smull	x0, w1, w0
  41a4f0:	lsr	x0, x0, #32
  41a4f4:	asr	w2, w0, #2
  41a4f8:	asr	w0, w1, #31
  41a4fc:	sub	w2, w2, w0
  41a500:	mov	w0, w2
  41a504:	lsl	w0, w0, #2
  41a508:	add	w0, w0, w2
  41a50c:	lsl	w0, w0, #1
  41a510:	sub	w2, w1, w0
  41a514:	and	w0, w2, #0xff
  41a518:	ldr	x1, [sp, #40]
  41a51c:	sub	x1, x1, #0x1
  41a520:	str	x1, [sp, #40]
  41a524:	mov	w1, #0x30                  	// #48
  41a528:	sub	w0, w1, w0
  41a52c:	and	w1, w0, #0xff
  41a530:	ldr	x0, [sp, #40]
  41a534:	strb	w1, [x0]
  41a538:	ldr	w0, [sp, #12]
  41a53c:	mov	w1, #0x6667                	// #26215
  41a540:	movk	w1, #0x6666, lsl #16
  41a544:	smull	x1, w0, w1
  41a548:	lsr	x1, x1, #32
  41a54c:	asr	w1, w1, #2
  41a550:	asr	w0, w0, #31
  41a554:	sub	w0, w1, w0
  41a558:	str	w0, [sp, #12]
  41a55c:	ldr	w0, [sp, #36]
  41a560:	add	w0, w0, #0x1
  41a564:	str	w0, [sp, #36]
  41a568:	ldr	w1, [sp, #36]
  41a56c:	ldr	w0, [sp, #8]
  41a570:	cmp	w1, w0
  41a574:	b.ne	41a590 <sqrt@plt+0x187b0>  // b.any
  41a578:	ldr	x0, [sp, #40]
  41a57c:	sub	x0, x0, #0x1
  41a580:	str	x0, [sp, #40]
  41a584:	ldr	x0, [sp, #40]
  41a588:	mov	w1, #0x2e                  	// #46
  41a58c:	strb	w1, [x0]
  41a590:	ldr	w0, [sp, #12]
  41a594:	cmp	w0, #0x0
  41a598:	b.ne	41a4e0 <sqrt@plt+0x18700>  // b.any
  41a59c:	ldr	w1, [sp, #36]
  41a5a0:	ldr	w0, [sp, #8]
  41a5a4:	cmp	w1, w0
  41a5a8:	b.lt	41a4e0 <sqrt@plt+0x18700>  // b.tstop
  41a5ac:	ldr	x0, [sp, #40]
  41a5b0:	sub	x0, x0, #0x1
  41a5b4:	str	x0, [sp, #40]
  41a5b8:	ldr	x0, [sp, #40]
  41a5bc:	mov	w1, #0x2d                  	// #45
  41a5c0:	strb	w1, [x0]
  41a5c4:	ldr	w0, [sp, #8]
  41a5c8:	cmp	w0, #0x0
  41a5cc:	b.le	41a65c <sqrt@plt+0x1887c>
  41a5d0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41a5d4:	add	x0, x0, #0x145
  41a5d8:	str	x0, [sp, #24]
  41a5dc:	b	41a5ec <sqrt@plt+0x1880c>
  41a5e0:	ldr	x0, [sp, #24]
  41a5e4:	sub	x0, x0, #0x1
  41a5e8:	str	x0, [sp, #24]
  41a5ec:	ldr	x0, [sp, #24]
  41a5f0:	sub	x0, x0, #0x1
  41a5f4:	ldrb	w0, [x0]
  41a5f8:	cmp	w0, #0x30
  41a5fc:	b.eq	41a5e0 <sqrt@plt+0x18800>  // b.none
  41a600:	ldr	x0, [sp, #24]
  41a604:	sub	x0, x0, #0x1
  41a608:	ldrb	w0, [x0]
  41a60c:	cmp	w0, #0x2e
  41a610:	b.ne	41a654 <sqrt@plt+0x18874>  // b.any
  41a614:	ldr	x0, [sp, #24]
  41a618:	sub	x0, x0, #0x1
  41a61c:	ldr	x1, [sp, #40]
  41a620:	cmp	x1, x0
  41a624:	b.ne	41a644 <sqrt@plt+0x18864>  // b.any
  41a628:	ldr	x0, [sp, #24]
  41a62c:	sub	x0, x0, #0x1
  41a630:	mov	w1, #0x30                  	// #48
  41a634:	strb	w1, [x0]
  41a638:	ldr	x0, [sp, #24]
  41a63c:	strb	wzr, [x0]
  41a640:	b	41a65c <sqrt@plt+0x1887c>
  41a644:	ldr	x0, [sp, #24]
  41a648:	sub	x0, x0, #0x1
  41a64c:	strb	wzr, [x0]
  41a650:	b	41a65c <sqrt@plt+0x1887c>
  41a654:	ldr	x0, [sp, #24]
  41a658:	strb	wzr, [x0]
  41a65c:	ldr	x0, [sp, #40]
  41a660:	add	sp, sp, #0x30
  41a664:	ret
  41a668:	sub	sp, sp, #0x20
  41a66c:	str	w0, [sp, #12]
  41a670:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41a674:	add	x0, x0, #0x15c
  41a678:	str	x0, [sp, #24]
  41a67c:	ldr	w0, [sp, #12]
  41a680:	cmp	w0, #0x0
  41a684:	b.lt	41a714 <sqrt@plt+0x18934>  // b.tstop
  41a688:	ldr	w1, [sp, #12]
  41a68c:	mov	w0, #0x6667                	// #26215
  41a690:	movk	w0, #0x6666, lsl #16
  41a694:	smull	x0, w1, w0
  41a698:	lsr	x0, x0, #32
  41a69c:	asr	w2, w0, #2
  41a6a0:	asr	w0, w1, #31
  41a6a4:	sub	w2, w2, w0
  41a6a8:	mov	w0, w2
  41a6ac:	lsl	w0, w0, #2
  41a6b0:	add	w0, w0, w2
  41a6b4:	lsl	w0, w0, #1
  41a6b8:	sub	w2, w1, w0
  41a6bc:	and	w0, w2, #0xff
  41a6c0:	ldr	x1, [sp, #24]
  41a6c4:	sub	x1, x1, #0x1
  41a6c8:	str	x1, [sp, #24]
  41a6cc:	add	w0, w0, #0x30
  41a6d0:	and	w1, w0, #0xff
  41a6d4:	ldr	x0, [sp, #24]
  41a6d8:	strb	w1, [x0]
  41a6dc:	ldr	w0, [sp, #12]
  41a6e0:	mov	w1, #0x6667                	// #26215
  41a6e4:	movk	w1, #0x6666, lsl #16
  41a6e8:	smull	x1, w0, w1
  41a6ec:	lsr	x1, x1, #32
  41a6f0:	asr	w1, w1, #2
  41a6f4:	asr	w0, w0, #31
  41a6f8:	sub	w0, w1, w0
  41a6fc:	str	w0, [sp, #12]
  41a700:	ldr	w0, [sp, #12]
  41a704:	cmp	w0, #0x0
  41a708:	b.ne	41a688 <sqrt@plt+0x188a8>  // b.any
  41a70c:	ldr	x0, [sp, #24]
  41a710:	b	41a7b8 <sqrt@plt+0x189d8>
  41a714:	ldr	w1, [sp, #12]
  41a718:	mov	w0, #0x6667                	// #26215
  41a71c:	movk	w0, #0x6666, lsl #16
  41a720:	smull	x0, w1, w0
  41a724:	lsr	x0, x0, #32
  41a728:	asr	w2, w0, #2
  41a72c:	asr	w0, w1, #31
  41a730:	sub	w2, w2, w0
  41a734:	mov	w0, w2
  41a738:	lsl	w0, w0, #2
  41a73c:	add	w0, w0, w2
  41a740:	lsl	w0, w0, #1
  41a744:	sub	w2, w1, w0
  41a748:	and	w0, w2, #0xff
  41a74c:	ldr	x1, [sp, #24]
  41a750:	sub	x1, x1, #0x1
  41a754:	str	x1, [sp, #24]
  41a758:	mov	w1, #0x30                  	// #48
  41a75c:	sub	w0, w1, w0
  41a760:	and	w1, w0, #0xff
  41a764:	ldr	x0, [sp, #24]
  41a768:	strb	w1, [x0]
  41a76c:	ldr	w0, [sp, #12]
  41a770:	mov	w1, #0x6667                	// #26215
  41a774:	movk	w1, #0x6666, lsl #16
  41a778:	smull	x1, w0, w1
  41a77c:	lsr	x1, x1, #32
  41a780:	asr	w1, w1, #2
  41a784:	asr	w0, w0, #31
  41a788:	sub	w0, w1, w0
  41a78c:	str	w0, [sp, #12]
  41a790:	ldr	w0, [sp, #12]
  41a794:	cmp	w0, #0x0
  41a798:	b.ne	41a714 <sqrt@plt+0x18934>  // b.any
  41a79c:	ldr	x0, [sp, #24]
  41a7a0:	sub	x0, x0, #0x1
  41a7a4:	str	x0, [sp, #24]
  41a7a8:	ldr	x0, [sp, #24]
  41a7ac:	mov	w1, #0x2d                  	// #45
  41a7b0:	strb	w1, [x0]
  41a7b4:	ldr	x0, [sp, #24]
  41a7b8:	add	sp, sp, #0x20
  41a7bc:	ret
  41a7c0:	sub	sp, sp, #0x20
  41a7c4:	str	w0, [sp, #12]
  41a7c8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41a7cc:	add	x0, x0, #0x174
  41a7d0:	str	x0, [sp, #24]
  41a7d4:	ldr	w2, [sp, #12]
  41a7d8:	mov	w0, #0xcccd                	// #52429
  41a7dc:	movk	w0, #0xcccc, lsl #16
  41a7e0:	umull	x0, w2, w0
  41a7e4:	lsr	x0, x0, #32
  41a7e8:	lsr	w1, w0, #3
  41a7ec:	mov	w0, w1
  41a7f0:	lsl	w0, w0, #2
  41a7f4:	add	w0, w0, w1
  41a7f8:	lsl	w0, w0, #1
  41a7fc:	sub	w1, w2, w0
  41a800:	and	w0, w1, #0xff
  41a804:	ldr	x1, [sp, #24]
  41a808:	sub	x1, x1, #0x1
  41a80c:	str	x1, [sp, #24]
  41a810:	add	w0, w0, #0x30
  41a814:	and	w1, w0, #0xff
  41a818:	ldr	x0, [sp, #24]
  41a81c:	strb	w1, [x0]
  41a820:	ldr	w1, [sp, #12]
  41a824:	mov	w0, #0xcccd                	// #52429
  41a828:	movk	w0, #0xcccc, lsl #16
  41a82c:	umull	x0, w1, w0
  41a830:	lsr	x0, x0, #32
  41a834:	lsr	w0, w0, #3
  41a838:	str	w0, [sp, #12]
  41a83c:	ldr	w0, [sp, #12]
  41a840:	cmp	w0, #0x0
  41a844:	b.ne	41a7d4 <sqrt@plt+0x189f4>  // b.any
  41a848:	ldr	x0, [sp, #24]
  41a84c:	add	sp, sp, #0x20
  41a850:	ret
  41a854:	sub	sp, sp, #0x10
  41a858:	str	x0, [sp, #8]
  41a85c:	ldr	x0, [sp, #8]
  41a860:	str	xzr, [x0]
  41a864:	ldr	x0, [sp, #8]
  41a868:	str	xzr, [x0, #8]
  41a86c:	nop
  41a870:	add	sp, sp, #0x10
  41a874:	ret
  41a878:	stp	x29, x30, [sp, #-64]!
  41a87c:	mov	x29, sp
  41a880:	stp	x19, x20, [sp, #16]
  41a884:	str	x21, [sp, #32]
  41a888:	str	x0, [sp, #56]
  41a88c:	ldr	x0, [sp, #56]
  41a890:	mov	w1, #0x11                  	// #17
  41a894:	str	w1, [x0, #8]
  41a898:	mov	x19, #0x11                  	// #17
  41a89c:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  41a8a0:	cmp	x19, x0
  41a8a4:	b.hi	41a8c4 <sqrt@plt+0x18ae4>  // b.pmore
  41a8a8:	lsl	x0, x19, #4
  41a8ac:	bl	401960 <_Znam@plt>
  41a8b0:	mov	x21, x0
  41a8b4:	mov	x20, x21
  41a8b8:	sub	x0, x19, #0x1
  41a8bc:	mov	x19, x0
  41a8c0:	b	41a8c8 <sqrt@plt+0x18ae8>
  41a8c4:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  41a8c8:	cmp	x19, #0x0
  41a8cc:	b.lt	41a8e4 <sqrt@plt+0x18b04>  // b.tstop
  41a8d0:	mov	x0, x20
  41a8d4:	bl	41a854 <sqrt@plt+0x18a74>
  41a8d8:	add	x20, x20, #0x10
  41a8dc:	sub	x19, x19, #0x1
  41a8e0:	b	41a8c8 <sqrt@plt+0x18ae8>
  41a8e4:	ldr	x0, [sp, #56]
  41a8e8:	str	x21, [x0]
  41a8ec:	ldr	x0, [sp, #56]
  41a8f0:	str	wzr, [x0, #12]
  41a8f4:	nop
  41a8f8:	ldp	x19, x20, [sp, #16]
  41a8fc:	ldr	x21, [sp, #32]
  41a900:	ldp	x29, x30, [sp], #64
  41a904:	ret
  41a908:	stp	x29, x30, [sp, #-48]!
  41a90c:	mov	x29, sp
  41a910:	str	x0, [sp, #24]
  41a914:	str	wzr, [sp, #44]
  41a918:	ldr	x0, [sp, #24]
  41a91c:	ldr	w0, [x0, #8]
  41a920:	ldr	w1, [sp, #44]
  41a924:	cmp	w1, w0
  41a928:	b.cs	41a958 <sqrt@plt+0x18b78>  // b.hs, b.nlast
  41a92c:	ldr	x0, [sp, #24]
  41a930:	ldr	x1, [x0]
  41a934:	ldr	w0, [sp, #44]
  41a938:	lsl	x0, x0, #4
  41a93c:	add	x0, x1, x0
  41a940:	ldr	x0, [x0]
  41a944:	bl	401a40 <free@plt>
  41a948:	ldr	w0, [sp, #44]
  41a94c:	add	w0, w0, #0x1
  41a950:	str	w0, [sp, #44]
  41a954:	b	41a918 <sqrt@plt+0x18b38>
  41a958:	ldr	x0, [sp, #24]
  41a95c:	ldr	x0, [x0]
  41a960:	cmp	x0, #0x0
  41a964:	b.eq	41a974 <sqrt@plt+0x18b94>  // b.none
  41a968:	ldr	x0, [sp, #24]
  41a96c:	ldr	x0, [x0]
  41a970:	bl	401c20 <_ZdaPv@plt>
  41a974:	nop
  41a978:	ldp	x29, x30, [sp], #48
  41a97c:	ret
  41a980:	stp	x29, x30, [sp, #-128]!
  41a984:	mov	x29, sp
  41a988:	stp	x19, x20, [sp, #16]
  41a98c:	str	x21, [sp, #32]
  41a990:	str	x0, [sp, #72]
  41a994:	str	x1, [sp, #64]
  41a998:	str	x2, [sp, #56]
  41a99c:	ldr	x0, [sp, #64]
  41a9a0:	cmp	x0, #0x0
  41a9a4:	cset	w0, ne  // ne = any
  41a9a8:	and	w0, w0, #0xff
  41a9ac:	mov	w3, w0
  41a9b0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41a9b4:	add	x2, x0, #0x8a0
  41a9b8:	mov	w1, #0x28                  	// #40
  41a9bc:	mov	w0, w3
  41a9c0:	bl	408a68 <sqrt@plt+0x6c88>
  41a9c4:	ldr	x0, [sp, #64]
  41a9c8:	bl	41c350 <_ZdlPvm@@Base+0x440>
  41a9cc:	str	x0, [sp, #104]
  41a9d0:	ldr	x0, [sp, #72]
  41a9d4:	ldr	w0, [x0, #8]
  41a9d8:	mov	w1, w0
  41a9dc:	ldr	x0, [sp, #104]
  41a9e0:	udiv	x2, x0, x1
  41a9e4:	mul	x1, x2, x1
  41a9e8:	sub	x0, x0, x1
  41a9ec:	str	w0, [sp, #124]
  41a9f0:	ldr	x0, [sp, #72]
  41a9f4:	ldr	x1, [x0]
  41a9f8:	ldr	w0, [sp, #124]
  41a9fc:	lsl	x0, x0, #4
  41aa00:	add	x0, x1, x0
  41aa04:	ldr	x0, [x0]
  41aa08:	cmp	x0, #0x0
  41aa0c:	b.eq	41aa9c <sqrt@plt+0x18cbc>  // b.none
  41aa10:	ldr	x0, [sp, #72]
  41aa14:	ldr	x1, [x0]
  41aa18:	ldr	w0, [sp, #124]
  41aa1c:	lsl	x0, x0, #4
  41aa20:	add	x0, x1, x0
  41aa24:	ldr	x0, [x0]
  41aa28:	ldr	x1, [sp, #64]
  41aa2c:	bl	401c70 <strcmp@plt>
  41aa30:	cmp	w0, #0x0
  41aa34:	b.ne	41aa70 <sqrt@plt+0x18c90>  // b.any
  41aa38:	ldr	x0, [sp, #72]
  41aa3c:	ldr	x1, [x0]
  41aa40:	ldr	w0, [sp, #124]
  41aa44:	lsl	x0, x0, #4
  41aa48:	add	x0, x1, x0
  41aa4c:	ldr	x1, [sp, #56]
  41aa50:	str	x1, [x0, #8]
  41aa54:	ldr	x0, [sp, #72]
  41aa58:	ldr	x1, [x0]
  41aa5c:	ldr	w0, [sp, #124]
  41aa60:	lsl	x0, x0, #4
  41aa64:	add	x0, x1, x0
  41aa68:	ldr	x0, [x0]
  41aa6c:	b	41ad9c <sqrt@plt+0x18fbc>
  41aa70:	ldr	w0, [sp, #124]
  41aa74:	cmp	w0, #0x0
  41aa78:	b.ne	41aa8c <sqrt@plt+0x18cac>  // b.any
  41aa7c:	ldr	x0, [sp, #72]
  41aa80:	ldr	w0, [x0, #8]
  41aa84:	sub	w0, w0, #0x1
  41aa88:	b	41aa94 <sqrt@plt+0x18cb4>
  41aa8c:	ldr	w0, [sp, #124]
  41aa90:	sub	w0, w0, #0x1
  41aa94:	str	w0, [sp, #124]
  41aa98:	b	41a9f0 <sqrt@plt+0x18c10>
  41aa9c:	ldr	x0, [sp, #56]
  41aaa0:	cmp	x0, #0x0
  41aaa4:	b.ne	41aab0 <sqrt@plt+0x18cd0>  // b.any
  41aaa8:	mov	x0, #0x0                   	// #0
  41aaac:	b	41ad9c <sqrt@plt+0x18fbc>
  41aab0:	ldr	x0, [sp, #72]
  41aab4:	ldr	w0, [x0, #12]
  41aab8:	lsl	w1, w0, #2
  41aabc:	ldr	x0, [sp, #72]
  41aac0:	ldr	w0, [x0, #8]
  41aac4:	cmp	w1, w0
  41aac8:	b.cc	41ad2c <sqrt@plt+0x18f4c>  // b.lo, b.ul, b.last
  41aacc:	ldr	x0, [sp, #72]
  41aad0:	ldr	x0, [x0]
  41aad4:	str	x0, [sp, #96]
  41aad8:	ldr	x0, [sp, #72]
  41aadc:	ldr	w0, [x0, #8]
  41aae0:	str	w0, [sp, #92]
  41aae4:	ldr	x0, [sp, #72]
  41aae8:	ldr	w0, [x0, #8]
  41aaec:	bl	41c41c <_ZdlPvm@@Base+0x50c>
  41aaf0:	mov	w1, w0
  41aaf4:	ldr	x0, [sp, #72]
  41aaf8:	str	w1, [x0, #8]
  41aafc:	ldr	x0, [sp, #72]
  41ab00:	ldr	w0, [x0, #8]
  41ab04:	mov	w19, w0
  41ab08:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  41ab0c:	cmp	x19, x0
  41ab10:	b.hi	41ab30 <sqrt@plt+0x18d50>  // b.pmore
  41ab14:	lsl	x0, x19, #4
  41ab18:	bl	401960 <_Znam@plt>
  41ab1c:	mov	x21, x0
  41ab20:	mov	x20, x21
  41ab24:	sub	x0, x19, #0x1
  41ab28:	mov	x19, x0
  41ab2c:	b	41ab34 <sqrt@plt+0x18d54>
  41ab30:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  41ab34:	cmp	x19, #0x0
  41ab38:	b.lt	41ab50 <sqrt@plt+0x18d70>  // b.tstop
  41ab3c:	mov	x0, x20
  41ab40:	bl	41a854 <sqrt@plt+0x18a74>
  41ab44:	add	x20, x20, #0x10
  41ab48:	sub	x19, x19, #0x1
  41ab4c:	b	41ab34 <sqrt@plt+0x18d54>
  41ab50:	ldr	x0, [sp, #72]
  41ab54:	str	x21, [x0]
  41ab58:	str	wzr, [sp, #120]
  41ab5c:	ldr	w1, [sp, #120]
  41ab60:	ldr	w0, [sp, #92]
  41ab64:	cmp	w1, w0
  41ab68:	b.cs	41acac <sqrt@plt+0x18ecc>  // b.hs, b.nlast
  41ab6c:	ldr	w0, [sp, #120]
  41ab70:	lsl	x0, x0, #4
  41ab74:	ldr	x1, [sp, #96]
  41ab78:	add	x0, x1, x0
  41ab7c:	ldr	x0, [x0]
  41ab80:	cmp	x0, #0x0
  41ab84:	b.eq	41ac9c <sqrt@plt+0x18ebc>  // b.none
  41ab88:	ldr	w0, [sp, #120]
  41ab8c:	lsl	x0, x0, #4
  41ab90:	ldr	x1, [sp, #96]
  41ab94:	add	x0, x1, x0
  41ab98:	ldr	x0, [x0, #8]
  41ab9c:	cmp	x0, #0x0
  41aba0:	b.ne	41abc0 <sqrt@plt+0x18de0>  // b.any
  41aba4:	ldr	w0, [sp, #120]
  41aba8:	lsl	x0, x0, #4
  41abac:	ldr	x1, [sp, #96]
  41abb0:	add	x0, x1, x0
  41abb4:	ldr	x0, [x0]
  41abb8:	bl	401a40 <free@plt>
  41abbc:	b	41ac9c <sqrt@plt+0x18ebc>
  41abc0:	ldr	w0, [sp, #120]
  41abc4:	lsl	x0, x0, #4
  41abc8:	ldr	x1, [sp, #96]
  41abcc:	add	x0, x1, x0
  41abd0:	ldr	x0, [x0]
  41abd4:	bl	41c350 <_ZdlPvm@@Base+0x440>
  41abd8:	mov	x1, x0
  41abdc:	ldr	x0, [sp, #72]
  41abe0:	ldr	w0, [x0, #8]
  41abe4:	mov	w0, w0
  41abe8:	udiv	x2, x1, x0
  41abec:	mul	x0, x2, x0
  41abf0:	sub	x0, x1, x0
  41abf4:	str	w0, [sp, #116]
  41abf8:	ldr	x0, [sp, #72]
  41abfc:	ldr	x1, [x0]
  41ac00:	ldr	w0, [sp, #116]
  41ac04:	lsl	x0, x0, #4
  41ac08:	add	x0, x1, x0
  41ac0c:	ldr	x0, [x0]
  41ac10:	cmp	x0, #0x0
  41ac14:	b.eq	41ac44 <sqrt@plt+0x18e64>  // b.none
  41ac18:	ldr	w0, [sp, #116]
  41ac1c:	cmp	w0, #0x0
  41ac20:	b.ne	41ac34 <sqrt@plt+0x18e54>  // b.any
  41ac24:	ldr	x0, [sp, #72]
  41ac28:	ldr	w0, [x0, #8]
  41ac2c:	sub	w0, w0, #0x1
  41ac30:	b	41ac3c <sqrt@plt+0x18e5c>
  41ac34:	ldr	w0, [sp, #116]
  41ac38:	sub	w0, w0, #0x1
  41ac3c:	str	w0, [sp, #116]
  41ac40:	b	41abf8 <sqrt@plt+0x18e18>
  41ac44:	ldr	w0, [sp, #120]
  41ac48:	lsl	x0, x0, #4
  41ac4c:	ldr	x1, [sp, #96]
  41ac50:	add	x1, x1, x0
  41ac54:	ldr	x0, [sp, #72]
  41ac58:	ldr	x2, [x0]
  41ac5c:	ldr	w0, [sp, #116]
  41ac60:	lsl	x0, x0, #4
  41ac64:	add	x0, x2, x0
  41ac68:	ldr	x1, [x1]
  41ac6c:	str	x1, [x0]
  41ac70:	ldr	w0, [sp, #120]
  41ac74:	lsl	x0, x0, #4
  41ac78:	ldr	x1, [sp, #96]
  41ac7c:	add	x1, x1, x0
  41ac80:	ldr	x0, [sp, #72]
  41ac84:	ldr	x2, [x0]
  41ac88:	ldr	w0, [sp, #116]
  41ac8c:	lsl	x0, x0, #4
  41ac90:	add	x0, x2, x0
  41ac94:	ldr	x1, [x1, #8]
  41ac98:	str	x1, [x0, #8]
  41ac9c:	ldr	w0, [sp, #120]
  41aca0:	add	w0, w0, #0x1
  41aca4:	str	w0, [sp, #120]
  41aca8:	b	41ab5c <sqrt@plt+0x18d7c>
  41acac:	ldr	x0, [sp, #72]
  41acb0:	ldr	w0, [x0, #8]
  41acb4:	mov	w1, w0
  41acb8:	ldr	x0, [sp, #104]
  41acbc:	udiv	x2, x0, x1
  41acc0:	mul	x1, x2, x1
  41acc4:	sub	x0, x0, x1
  41acc8:	str	w0, [sp, #124]
  41accc:	ldr	x0, [sp, #72]
  41acd0:	ldr	x1, [x0]
  41acd4:	ldr	w0, [sp, #124]
  41acd8:	lsl	x0, x0, #4
  41acdc:	add	x0, x1, x0
  41ace0:	ldr	x0, [x0]
  41ace4:	cmp	x0, #0x0
  41ace8:	b.eq	41ad18 <sqrt@plt+0x18f38>  // b.none
  41acec:	ldr	w0, [sp, #124]
  41acf0:	cmp	w0, #0x0
  41acf4:	b.ne	41ad08 <sqrt@plt+0x18f28>  // b.any
  41acf8:	ldr	x0, [sp, #72]
  41acfc:	ldr	w0, [x0, #8]
  41ad00:	sub	w0, w0, #0x1
  41ad04:	b	41ad10 <sqrt@plt+0x18f30>
  41ad08:	ldr	w0, [sp, #124]
  41ad0c:	sub	w0, w0, #0x1
  41ad10:	str	w0, [sp, #124]
  41ad14:	b	41accc <sqrt@plt+0x18eec>
  41ad18:	ldr	x0, [sp, #96]
  41ad1c:	cmp	x0, #0x0
  41ad20:	b.eq	41ad2c <sqrt@plt+0x18f4c>  // b.none
  41ad24:	ldr	x0, [sp, #96]
  41ad28:	bl	401c20 <_ZdaPv@plt>
  41ad2c:	ldr	x0, [sp, #64]
  41ad30:	bl	4019b0 <strlen@plt>
  41ad34:	add	x0, x0, #0x1
  41ad38:	bl	401ca0 <malloc@plt>
  41ad3c:	str	x0, [sp, #80]
  41ad40:	ldr	x1, [sp, #64]
  41ad44:	ldr	x0, [sp, #80]
  41ad48:	bl	401a90 <strcpy@plt>
  41ad4c:	ldr	x0, [sp, #72]
  41ad50:	ldr	x1, [x0]
  41ad54:	ldr	w0, [sp, #124]
  41ad58:	lsl	x0, x0, #4
  41ad5c:	add	x0, x1, x0
  41ad60:	ldr	x1, [sp, #80]
  41ad64:	str	x1, [x0]
  41ad68:	ldr	x0, [sp, #72]
  41ad6c:	ldr	x1, [x0]
  41ad70:	ldr	w0, [sp, #124]
  41ad74:	lsl	x0, x0, #4
  41ad78:	add	x0, x1, x0
  41ad7c:	ldr	x1, [sp, #56]
  41ad80:	str	x1, [x0, #8]
  41ad84:	ldr	x0, [sp, #72]
  41ad88:	ldr	w0, [x0, #12]
  41ad8c:	add	w1, w0, #0x1
  41ad90:	ldr	x0, [sp, #72]
  41ad94:	str	w1, [x0, #12]
  41ad98:	ldr	x0, [sp, #80]
  41ad9c:	ldp	x19, x20, [sp, #16]
  41ada0:	ldr	x21, [sp, #32]
  41ada4:	ldp	x29, x30, [sp], #128
  41ada8:	ret
  41adac:	stp	x29, x30, [sp, #-48]!
  41adb0:	mov	x29, sp
  41adb4:	str	x0, [sp, #24]
  41adb8:	str	x1, [sp, #16]
  41adbc:	ldr	x0, [sp, #16]
  41adc0:	cmp	x0, #0x0
  41adc4:	cset	w0, ne  // ne = any
  41adc8:	and	w0, w0, #0xff
  41adcc:	mov	w3, w0
  41add0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41add4:	add	x2, x0, #0x8a0
  41add8:	mov	w1, #0x28                  	// #40
  41addc:	mov	w0, w3
  41ade0:	bl	408a68 <sqrt@plt+0x6c88>
  41ade4:	ldr	x0, [sp, #16]
  41ade8:	bl	41c350 <_ZdlPvm@@Base+0x440>
  41adec:	mov	x1, x0
  41adf0:	ldr	x0, [sp, #24]
  41adf4:	ldr	w0, [x0, #8]
  41adf8:	mov	w0, w0
  41adfc:	udiv	x2, x1, x0
  41ae00:	mul	x0, x2, x0
  41ae04:	sub	x0, x1, x0
  41ae08:	str	w0, [sp, #44]
  41ae0c:	ldr	x0, [sp, #24]
  41ae10:	ldr	x1, [x0]
  41ae14:	ldr	w0, [sp, #44]
  41ae18:	lsl	x0, x0, #4
  41ae1c:	add	x0, x1, x0
  41ae20:	ldr	x0, [x0]
  41ae24:	cmp	x0, #0x0
  41ae28:	b.eq	41ae9c <sqrt@plt+0x190bc>  // b.none
  41ae2c:	ldr	x0, [sp, #24]
  41ae30:	ldr	x1, [x0]
  41ae34:	ldr	w0, [sp, #44]
  41ae38:	lsl	x0, x0, #4
  41ae3c:	add	x0, x1, x0
  41ae40:	ldr	x0, [x0]
  41ae44:	ldr	x1, [sp, #16]
  41ae48:	bl	401c70 <strcmp@plt>
  41ae4c:	cmp	w0, #0x0
  41ae50:	b.ne	41ae70 <sqrt@plt+0x19090>  // b.any
  41ae54:	ldr	x0, [sp, #24]
  41ae58:	ldr	x1, [x0]
  41ae5c:	ldr	w0, [sp, #44]
  41ae60:	lsl	x0, x0, #4
  41ae64:	add	x0, x1, x0
  41ae68:	ldr	x0, [x0, #8]
  41ae6c:	b	41aea0 <sqrt@plt+0x190c0>
  41ae70:	ldr	w0, [sp, #44]
  41ae74:	cmp	w0, #0x0
  41ae78:	b.ne	41ae8c <sqrt@plt+0x190ac>  // b.any
  41ae7c:	ldr	x0, [sp, #24]
  41ae80:	ldr	w0, [x0, #8]
  41ae84:	sub	w0, w0, #0x1
  41ae88:	b	41ae94 <sqrt@plt+0x190b4>
  41ae8c:	ldr	w0, [sp, #44]
  41ae90:	sub	w0, w0, #0x1
  41ae94:	str	w0, [sp, #44]
  41ae98:	b	41ae0c <sqrt@plt+0x1902c>
  41ae9c:	mov	x0, #0x0                   	// #0
  41aea0:	ldp	x29, x30, [sp], #48
  41aea4:	ret
  41aea8:	stp	x29, x30, [sp, #-48]!
  41aeac:	mov	x29, sp
  41aeb0:	str	x0, [sp, #24]
  41aeb4:	str	x1, [sp, #16]
  41aeb8:	ldr	x0, [sp, #16]
  41aebc:	ldr	x0, [x0]
  41aec0:	str	x0, [sp, #32]
  41aec4:	ldr	x0, [sp, #32]
  41aec8:	cmp	x0, #0x0
  41aecc:	cset	w0, ne  // ne = any
  41aed0:	and	w0, w0, #0xff
  41aed4:	mov	w3, w0
  41aed8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41aedc:	add	x2, x0, #0x8a0
  41aee0:	mov	w1, #0x28                  	// #40
  41aee4:	mov	w0, w3
  41aee8:	bl	408a68 <sqrt@plt+0x6c88>
  41aeec:	ldr	x0, [sp, #32]
  41aef0:	bl	41c350 <_ZdlPvm@@Base+0x440>
  41aef4:	mov	x1, x0
  41aef8:	ldr	x0, [sp, #24]
  41aefc:	ldr	w0, [x0, #8]
  41af00:	mov	w0, w0
  41af04:	udiv	x2, x1, x0
  41af08:	mul	x0, x2, x0
  41af0c:	sub	x0, x1, x0
  41af10:	str	w0, [sp, #44]
  41af14:	ldr	x0, [sp, #24]
  41af18:	ldr	x1, [x0]
  41af1c:	ldr	w0, [sp, #44]
  41af20:	lsl	x0, x0, #4
  41af24:	add	x0, x1, x0
  41af28:	ldr	x0, [x0]
  41af2c:	cmp	x0, #0x0
  41af30:	b.eq	41afc4 <sqrt@plt+0x191e4>  // b.none
  41af34:	ldr	x0, [sp, #24]
  41af38:	ldr	x1, [x0]
  41af3c:	ldr	w0, [sp, #44]
  41af40:	lsl	x0, x0, #4
  41af44:	add	x0, x1, x0
  41af48:	ldr	x0, [x0]
  41af4c:	ldr	x1, [sp, #32]
  41af50:	bl	401c70 <strcmp@plt>
  41af54:	cmp	w0, #0x0
  41af58:	b.ne	41af98 <sqrt@plt+0x191b8>  // b.any
  41af5c:	ldr	x0, [sp, #24]
  41af60:	ldr	x1, [x0]
  41af64:	ldr	w0, [sp, #44]
  41af68:	lsl	x0, x0, #4
  41af6c:	add	x0, x1, x0
  41af70:	ldr	x1, [x0]
  41af74:	ldr	x0, [sp, #16]
  41af78:	str	x1, [x0]
  41af7c:	ldr	x0, [sp, #24]
  41af80:	ldr	x1, [x0]
  41af84:	ldr	w0, [sp, #44]
  41af88:	lsl	x0, x0, #4
  41af8c:	add	x0, x1, x0
  41af90:	ldr	x0, [x0, #8]
  41af94:	b	41afc8 <sqrt@plt+0x191e8>
  41af98:	ldr	w0, [sp, #44]
  41af9c:	cmp	w0, #0x0
  41afa0:	b.ne	41afb4 <sqrt@plt+0x191d4>  // b.any
  41afa4:	ldr	x0, [sp, #24]
  41afa8:	ldr	w0, [x0, #8]
  41afac:	sub	w0, w0, #0x1
  41afb0:	b	41afbc <sqrt@plt+0x191dc>
  41afb4:	ldr	w0, [sp, #44]
  41afb8:	sub	w0, w0, #0x1
  41afbc:	str	w0, [sp, #44]
  41afc0:	b	41af14 <sqrt@plt+0x19134>
  41afc4:	mov	x0, #0x0                   	// #0
  41afc8:	ldp	x29, x30, [sp], #48
  41afcc:	ret
  41afd0:	sub	sp, sp, #0x10
  41afd4:	str	x0, [sp, #8]
  41afd8:	str	x1, [sp]
  41afdc:	ldr	x0, [sp, #8]
  41afe0:	ldr	x1, [sp]
  41afe4:	str	x1, [x0]
  41afe8:	ldr	x0, [sp, #8]
  41afec:	str	wzr, [x0, #8]
  41aff0:	nop
  41aff4:	add	sp, sp, #0x10
  41aff8:	ret
  41affc:	sub	sp, sp, #0x30
  41b000:	str	x0, [sp, #24]
  41b004:	str	x1, [sp, #16]
  41b008:	str	x2, [sp, #8]
  41b00c:	ldr	x0, [sp, #24]
  41b010:	ldr	x0, [x0]
  41b014:	ldr	w0, [x0, #8]
  41b018:	str	w0, [sp, #44]
  41b01c:	ldr	x0, [sp, #24]
  41b020:	ldr	x0, [x0]
  41b024:	ldr	x0, [x0]
  41b028:	str	x0, [sp, #32]
  41b02c:	ldr	x0, [sp, #24]
  41b030:	ldr	w0, [x0, #8]
  41b034:	ldr	w1, [sp, #44]
  41b038:	cmp	w1, w0
  41b03c:	b.ls	41b0e0 <sqrt@plt+0x19300>  // b.plast
  41b040:	ldr	x0, [sp, #24]
  41b044:	ldr	w0, [x0, #8]
  41b048:	mov	w0, w0
  41b04c:	lsl	x0, x0, #4
  41b050:	ldr	x1, [sp, #32]
  41b054:	add	x0, x1, x0
  41b058:	ldr	x0, [x0]
  41b05c:	cmp	x0, #0x0
  41b060:	b.eq	41b0c8 <sqrt@plt+0x192e8>  // b.none
  41b064:	ldr	x0, [sp, #24]
  41b068:	ldr	w0, [x0, #8]
  41b06c:	mov	w0, w0
  41b070:	lsl	x0, x0, #4
  41b074:	ldr	x1, [sp, #32]
  41b078:	add	x0, x1, x0
  41b07c:	ldr	x1, [x0]
  41b080:	ldr	x0, [sp, #16]
  41b084:	str	x1, [x0]
  41b088:	ldr	x0, [sp, #24]
  41b08c:	ldr	w0, [x0, #8]
  41b090:	mov	w0, w0
  41b094:	lsl	x0, x0, #4
  41b098:	ldr	x1, [sp, #32]
  41b09c:	add	x0, x1, x0
  41b0a0:	ldr	x1, [x0, #8]
  41b0a4:	ldr	x0, [sp, #8]
  41b0a8:	str	x1, [x0]
  41b0ac:	ldr	x0, [sp, #24]
  41b0b0:	ldr	w0, [x0, #8]
  41b0b4:	add	w1, w0, #0x1
  41b0b8:	ldr	x0, [sp, #24]
  41b0bc:	str	w1, [x0, #8]
  41b0c0:	mov	w0, #0x1                   	// #1
  41b0c4:	b	41b0e4 <sqrt@plt+0x19304>
  41b0c8:	ldr	x0, [sp, #24]
  41b0cc:	ldr	w0, [x0, #8]
  41b0d0:	add	w1, w0, #0x1
  41b0d4:	ldr	x0, [sp, #24]
  41b0d8:	str	w1, [x0, #8]
  41b0dc:	b	41b02c <sqrt@plt+0x1924c>
  41b0e0:	mov	w0, #0x0                   	// #0
  41b0e4:	add	sp, sp, #0x30
  41b0e8:	ret
  41b0ec:	sub	sp, sp, #0x10
  41b0f0:	str	x0, [sp, #8]
  41b0f4:	ldr	x0, [sp, #8]
  41b0f8:	mov	w1, #0xffffffff            	// #-1
  41b0fc:	str	w1, [x0]
  41b100:	ldr	x0, [sp, #8]
  41b104:	str	xzr, [x0, #8]
  41b108:	nop
  41b10c:	add	sp, sp, #0x10
  41b110:	ret
  41b114:	stp	x29, x30, [sp, #-64]!
  41b118:	mov	x29, sp
  41b11c:	stp	x19, x20, [sp, #16]
  41b120:	str	x21, [sp, #32]
  41b124:	str	x0, [sp, #56]
  41b128:	ldr	x0, [sp, #56]
  41b12c:	mov	w1, #0x11                  	// #17
  41b130:	str	w1, [x0, #8]
  41b134:	mov	x19, #0x11                  	// #17
  41b138:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  41b13c:	cmp	x19, x0
  41b140:	b.hi	41b160 <sqrt@plt+0x19380>  // b.pmore
  41b144:	lsl	x0, x19, #4
  41b148:	bl	401960 <_Znam@plt>
  41b14c:	mov	x21, x0
  41b150:	mov	x20, x21
  41b154:	sub	x0, x19, #0x1
  41b158:	mov	x19, x0
  41b15c:	b	41b164 <sqrt@plt+0x19384>
  41b160:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  41b164:	cmp	x19, #0x0
  41b168:	b.lt	41b180 <sqrt@plt+0x193a0>  // b.tstop
  41b16c:	mov	x0, x20
  41b170:	bl	41b0ec <sqrt@plt+0x1930c>
  41b174:	add	x20, x20, #0x10
  41b178:	sub	x19, x19, #0x1
  41b17c:	b	41b164 <sqrt@plt+0x19384>
  41b180:	ldr	x0, [sp, #56]
  41b184:	str	x21, [x0]
  41b188:	ldr	x0, [sp, #56]
  41b18c:	str	wzr, [x0, #12]
  41b190:	nop
  41b194:	ldp	x19, x20, [sp, #16]
  41b198:	ldr	x21, [sp, #32]
  41b19c:	ldp	x29, x30, [sp], #64
  41b1a0:	ret
  41b1a4:	stp	x29, x30, [sp, #-48]!
  41b1a8:	mov	x29, sp
  41b1ac:	str	x0, [sp, #24]
  41b1b0:	str	wzr, [sp, #44]
  41b1b4:	ldr	x0, [sp, #24]
  41b1b8:	ldr	w0, [x0, #8]
  41b1bc:	ldr	w1, [sp, #44]
  41b1c0:	cmp	w1, w0
  41b1c4:	b.cs	41b214 <sqrt@plt+0x19434>  // b.hs, b.nlast
  41b1c8:	ldr	x0, [sp, #24]
  41b1cc:	ldr	x1, [x0]
  41b1d0:	ldr	w0, [sp, #44]
  41b1d4:	lsl	x0, x0, #4
  41b1d8:	add	x0, x1, x0
  41b1dc:	ldr	x0, [x0, #8]
  41b1e0:	cmp	x0, #0x0
  41b1e4:	b.eq	41b204 <sqrt@plt+0x19424>  // b.none
  41b1e8:	ldr	x0, [sp, #24]
  41b1ec:	ldr	x1, [x0]
  41b1f0:	ldr	w0, [sp, #44]
  41b1f4:	lsl	x0, x0, #4
  41b1f8:	add	x0, x1, x0
  41b1fc:	ldr	x0, [x0, #8]
  41b200:	bl	401c20 <_ZdaPv@plt>
  41b204:	ldr	w0, [sp, #44]
  41b208:	add	w0, w0, #0x1
  41b20c:	str	w0, [sp, #44]
  41b210:	b	41b1b4 <sqrt@plt+0x193d4>
  41b214:	ldr	x0, [sp, #24]
  41b218:	ldr	x0, [x0]
  41b21c:	cmp	x0, #0x0
  41b220:	b.eq	41b230 <sqrt@plt+0x19450>  // b.none
  41b224:	ldr	x0, [sp, #24]
  41b228:	ldr	x0, [x0]
  41b22c:	bl	401c20 <_ZdaPv@plt>
  41b230:	nop
  41b234:	ldp	x29, x30, [sp], #48
  41b238:	ret
  41b23c:	stp	x29, x30, [sp, #-112]!
  41b240:	mov	x29, sp
  41b244:	stp	x19, x20, [sp, #16]
  41b248:	str	x21, [sp, #32]
  41b24c:	str	x0, [sp, #72]
  41b250:	str	w1, [sp, #68]
  41b254:	str	x2, [sp, #56]
  41b258:	ldr	w0, [sp, #68]
  41b25c:	mvn	w0, w0
  41b260:	lsr	w0, w0, #31
  41b264:	and	w0, w0, #0xff
  41b268:	mov	w3, w0
  41b26c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41b270:	add	x2, x0, #0x8a0
  41b274:	mov	w1, #0x2c                  	// #44
  41b278:	mov	w0, w3
  41b27c:	bl	408a68 <sqrt@plt+0x6c88>
  41b280:	ldr	w0, [sp, #68]
  41b284:	str	w0, [sp, #96]
  41b288:	ldr	x0, [sp, #72]
  41b28c:	ldr	w1, [x0, #8]
  41b290:	ldr	w0, [sp, #96]
  41b294:	udiv	w2, w0, w1
  41b298:	mul	w1, w2, w1
  41b29c:	sub	w0, w0, w1
  41b2a0:	str	w0, [sp, #108]
  41b2a4:	ldr	x0, [sp, #72]
  41b2a8:	ldr	x1, [x0]
  41b2ac:	ldr	w0, [sp, #108]
  41b2b0:	lsl	x0, x0, #4
  41b2b4:	add	x0, x1, x0
  41b2b8:	ldr	w0, [x0]
  41b2bc:	cmp	w0, #0x0
  41b2c0:	b.lt	41b370 <sqrt@plt+0x19590>  // b.tstop
  41b2c4:	ldr	x0, [sp, #72]
  41b2c8:	ldr	x1, [x0]
  41b2cc:	ldr	w0, [sp, #108]
  41b2d0:	lsl	x0, x0, #4
  41b2d4:	add	x0, x1, x0
  41b2d8:	ldr	w0, [x0]
  41b2dc:	ldr	w1, [sp, #68]
  41b2e0:	cmp	w1, w0
  41b2e4:	b.ne	41b344 <sqrt@plt+0x19564>  // b.any
  41b2e8:	ldr	x0, [sp, #72]
  41b2ec:	ldr	x1, [x0]
  41b2f0:	ldr	w0, [sp, #108]
  41b2f4:	lsl	x0, x0, #4
  41b2f8:	add	x0, x1, x0
  41b2fc:	ldr	x0, [x0, #8]
  41b300:	cmp	x0, #0x0
  41b304:	b.eq	41b324 <sqrt@plt+0x19544>  // b.none
  41b308:	ldr	x0, [sp, #72]
  41b30c:	ldr	x1, [x0]
  41b310:	ldr	w0, [sp, #108]
  41b314:	lsl	x0, x0, #4
  41b318:	add	x0, x1, x0
  41b31c:	ldr	x0, [x0, #8]
  41b320:	bl	401c20 <_ZdaPv@plt>
  41b324:	ldr	x0, [sp, #72]
  41b328:	ldr	x1, [x0]
  41b32c:	ldr	w0, [sp, #108]
  41b330:	lsl	x0, x0, #4
  41b334:	add	x0, x1, x0
  41b338:	ldr	x1, [sp, #56]
  41b33c:	str	x1, [x0, #8]
  41b340:	b	41b630 <sqrt@plt+0x19850>
  41b344:	ldr	w0, [sp, #108]
  41b348:	cmp	w0, #0x0
  41b34c:	b.ne	41b360 <sqrt@plt+0x19580>  // b.any
  41b350:	ldr	x0, [sp, #72]
  41b354:	ldr	w0, [x0, #8]
  41b358:	sub	w0, w0, #0x1
  41b35c:	b	41b368 <sqrt@plt+0x19588>
  41b360:	ldr	w0, [sp, #108]
  41b364:	sub	w0, w0, #0x1
  41b368:	str	w0, [sp, #108]
  41b36c:	b	41b2a4 <sqrt@plt+0x194c4>
  41b370:	ldr	x0, [sp, #56]
  41b374:	cmp	x0, #0x0
  41b378:	b.eq	41b62c <sqrt@plt+0x1984c>  // b.none
  41b37c:	ldr	x0, [sp, #72]
  41b380:	ldr	w1, [x0, #12]
  41b384:	mov	w0, w1
  41b388:	lsl	w0, w0, #1
  41b38c:	add	w1, w0, w1
  41b390:	ldr	x0, [sp, #72]
  41b394:	ldr	w0, [x0, #8]
  41b398:	lsl	w0, w0, #1
  41b39c:	cmp	w1, w0
  41b3a0:	b.cc	41b5dc <sqrt@plt+0x197fc>  // b.lo, b.ul, b.last
  41b3a4:	ldr	x0, [sp, #72]
  41b3a8:	ldr	x0, [x0]
  41b3ac:	str	x0, [sp, #88]
  41b3b0:	ldr	x0, [sp, #72]
  41b3b4:	ldr	w0, [x0, #8]
  41b3b8:	str	w0, [sp, #84]
  41b3bc:	ldr	x0, [sp, #72]
  41b3c0:	ldr	w0, [x0, #8]
  41b3c4:	bl	41c41c <_ZdlPvm@@Base+0x50c>
  41b3c8:	mov	w1, w0
  41b3cc:	ldr	x0, [sp, #72]
  41b3d0:	str	w1, [x0, #8]
  41b3d4:	ldr	x0, [sp, #72]
  41b3d8:	ldr	w0, [x0, #8]
  41b3dc:	mov	w19, w0
  41b3e0:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  41b3e4:	cmp	x19, x0
  41b3e8:	b.hi	41b408 <sqrt@plt+0x19628>  // b.pmore
  41b3ec:	lsl	x0, x19, #4
  41b3f0:	bl	401960 <_Znam@plt>
  41b3f4:	mov	x21, x0
  41b3f8:	mov	x20, x21
  41b3fc:	sub	x0, x19, #0x1
  41b400:	mov	x19, x0
  41b404:	b	41b40c <sqrt@plt+0x1962c>
  41b408:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  41b40c:	cmp	x19, #0x0
  41b410:	b.lt	41b428 <sqrt@plt+0x19648>  // b.tstop
  41b414:	mov	x0, x20
  41b418:	bl	41b0ec <sqrt@plt+0x1930c>
  41b41c:	add	x20, x20, #0x10
  41b420:	sub	x19, x19, #0x1
  41b424:	b	41b40c <sqrt@plt+0x1962c>
  41b428:	ldr	x0, [sp, #72]
  41b42c:	str	x21, [x0]
  41b430:	str	wzr, [sp, #104]
  41b434:	ldr	w1, [sp, #104]
  41b438:	ldr	w0, [sp, #84]
  41b43c:	cmp	w1, w0
  41b440:	b.cs	41b560 <sqrt@plt+0x19780>  // b.hs, b.nlast
  41b444:	ldr	w0, [sp, #104]
  41b448:	lsl	x0, x0, #4
  41b44c:	ldr	x1, [sp, #88]
  41b450:	add	x0, x1, x0
  41b454:	ldr	w0, [x0]
  41b458:	cmp	w0, #0x0
  41b45c:	b.lt	41b550 <sqrt@plt+0x19770>  // b.tstop
  41b460:	ldr	w0, [sp, #104]
  41b464:	lsl	x0, x0, #4
  41b468:	ldr	x1, [sp, #88]
  41b46c:	add	x0, x1, x0
  41b470:	ldr	x0, [x0, #8]
  41b474:	cmp	x0, #0x0
  41b478:	b.eq	41b550 <sqrt@plt+0x19770>  // b.none
  41b47c:	ldr	w0, [sp, #104]
  41b480:	lsl	x0, x0, #4
  41b484:	ldr	x1, [sp, #88]
  41b488:	add	x0, x1, x0
  41b48c:	ldr	w0, [x0]
  41b490:	mov	w1, w0
  41b494:	ldr	x0, [sp, #72]
  41b498:	ldr	w0, [x0, #8]
  41b49c:	udiv	w2, w1, w0
  41b4a0:	mul	w0, w2, w0
  41b4a4:	sub	w0, w1, w0
  41b4a8:	str	w0, [sp, #100]
  41b4ac:	ldr	x0, [sp, #72]
  41b4b0:	ldr	x1, [x0]
  41b4b4:	ldr	w0, [sp, #100]
  41b4b8:	lsl	x0, x0, #4
  41b4bc:	add	x0, x1, x0
  41b4c0:	ldr	w0, [x0]
  41b4c4:	cmp	w0, #0x0
  41b4c8:	b.lt	41b4f8 <sqrt@plt+0x19718>  // b.tstop
  41b4cc:	ldr	w0, [sp, #100]
  41b4d0:	cmp	w0, #0x0
  41b4d4:	b.ne	41b4e8 <sqrt@plt+0x19708>  // b.any
  41b4d8:	ldr	x0, [sp, #72]
  41b4dc:	ldr	w0, [x0, #8]
  41b4e0:	sub	w0, w0, #0x1
  41b4e4:	b	41b4f0 <sqrt@plt+0x19710>
  41b4e8:	ldr	w0, [sp, #100]
  41b4ec:	sub	w0, w0, #0x1
  41b4f0:	str	w0, [sp, #100]
  41b4f4:	b	41b4ac <sqrt@plt+0x196cc>
  41b4f8:	ldr	w0, [sp, #104]
  41b4fc:	lsl	x0, x0, #4
  41b500:	ldr	x1, [sp, #88]
  41b504:	add	x1, x1, x0
  41b508:	ldr	x0, [sp, #72]
  41b50c:	ldr	x2, [x0]
  41b510:	ldr	w0, [sp, #100]
  41b514:	lsl	x0, x0, #4
  41b518:	add	x0, x2, x0
  41b51c:	ldr	w1, [x1]
  41b520:	str	w1, [x0]
  41b524:	ldr	w0, [sp, #104]
  41b528:	lsl	x0, x0, #4
  41b52c:	ldr	x1, [sp, #88]
  41b530:	add	x1, x1, x0
  41b534:	ldr	x0, [sp, #72]
  41b538:	ldr	x2, [x0]
  41b53c:	ldr	w0, [sp, #100]
  41b540:	lsl	x0, x0, #4
  41b544:	add	x0, x2, x0
  41b548:	ldr	x1, [x1, #8]
  41b54c:	str	x1, [x0, #8]
  41b550:	ldr	w0, [sp, #104]
  41b554:	add	w0, w0, #0x1
  41b558:	str	w0, [sp, #104]
  41b55c:	b	41b434 <sqrt@plt+0x19654>
  41b560:	ldr	x0, [sp, #72]
  41b564:	ldr	w1, [x0, #8]
  41b568:	ldr	w0, [sp, #96]
  41b56c:	udiv	w2, w0, w1
  41b570:	mul	w1, w2, w1
  41b574:	sub	w0, w0, w1
  41b578:	str	w0, [sp, #108]
  41b57c:	ldr	x0, [sp, #72]
  41b580:	ldr	x1, [x0]
  41b584:	ldr	w0, [sp, #108]
  41b588:	lsl	x0, x0, #4
  41b58c:	add	x0, x1, x0
  41b590:	ldr	w0, [x0]
  41b594:	cmp	w0, #0x0
  41b598:	b.lt	41b5c8 <sqrt@plt+0x197e8>  // b.tstop
  41b59c:	ldr	w0, [sp, #108]
  41b5a0:	cmp	w0, #0x0
  41b5a4:	b.ne	41b5b8 <sqrt@plt+0x197d8>  // b.any
  41b5a8:	ldr	x0, [sp, #72]
  41b5ac:	ldr	w0, [x0, #8]
  41b5b0:	sub	w0, w0, #0x1
  41b5b4:	b	41b5c0 <sqrt@plt+0x197e0>
  41b5b8:	ldr	w0, [sp, #108]
  41b5bc:	sub	w0, w0, #0x1
  41b5c0:	str	w0, [sp, #108]
  41b5c4:	b	41b57c <sqrt@plt+0x1979c>
  41b5c8:	ldr	x0, [sp, #88]
  41b5cc:	cmp	x0, #0x0
  41b5d0:	b.eq	41b5dc <sqrt@plt+0x197fc>  // b.none
  41b5d4:	ldr	x0, [sp, #88]
  41b5d8:	bl	401c20 <_ZdaPv@plt>
  41b5dc:	ldr	x0, [sp, #72]
  41b5e0:	ldr	x1, [x0]
  41b5e4:	ldr	w0, [sp, #108]
  41b5e8:	lsl	x0, x0, #4
  41b5ec:	add	x0, x1, x0
  41b5f0:	ldr	w1, [sp, #68]
  41b5f4:	str	w1, [x0]
  41b5f8:	ldr	x0, [sp, #72]
  41b5fc:	ldr	x1, [x0]
  41b600:	ldr	w0, [sp, #108]
  41b604:	lsl	x0, x0, #4
  41b608:	add	x0, x1, x0
  41b60c:	ldr	x1, [sp, #56]
  41b610:	str	x1, [x0, #8]
  41b614:	ldr	x0, [sp, #72]
  41b618:	ldr	w0, [x0, #12]
  41b61c:	add	w1, w0, #0x1
  41b620:	ldr	x0, [sp, #72]
  41b624:	str	w1, [x0, #12]
  41b628:	b	41b630 <sqrt@plt+0x19850>
  41b62c:	nop
  41b630:	ldp	x19, x20, [sp, #16]
  41b634:	ldr	x21, [sp, #32]
  41b638:	ldp	x29, x30, [sp], #112
  41b63c:	ret
  41b640:	stp	x29, x30, [sp, #-48]!
  41b644:	mov	x29, sp
  41b648:	str	x0, [sp, #24]
  41b64c:	str	w1, [sp, #20]
  41b650:	ldr	w0, [sp, #20]
  41b654:	mvn	w0, w0
  41b658:	lsr	w0, w0, #31
  41b65c:	and	w0, w0, #0xff
  41b660:	mov	w3, w0
  41b664:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41b668:	add	x2, x0, #0x8a0
  41b66c:	mov	w1, #0x2c                  	// #44
  41b670:	mov	w0, w3
  41b674:	bl	408a68 <sqrt@plt+0x6c88>
  41b678:	ldr	w0, [sp, #20]
  41b67c:	ldr	x1, [sp, #24]
  41b680:	ldr	w1, [x1, #8]
  41b684:	udiv	w2, w0, w1
  41b688:	mul	w1, w2, w1
  41b68c:	sub	w0, w0, w1
  41b690:	str	w0, [sp, #44]
  41b694:	ldr	x0, [sp, #24]
  41b698:	ldr	x1, [x0]
  41b69c:	ldr	w0, [sp, #44]
  41b6a0:	lsl	x0, x0, #4
  41b6a4:	add	x0, x1, x0
  41b6a8:	ldr	w0, [x0]
  41b6ac:	cmp	w0, #0x0
  41b6b0:	b.lt	41b720 <sqrt@plt+0x19940>  // b.tstop
  41b6b4:	ldr	x0, [sp, #24]
  41b6b8:	ldr	x1, [x0]
  41b6bc:	ldr	w0, [sp, #44]
  41b6c0:	lsl	x0, x0, #4
  41b6c4:	add	x0, x1, x0
  41b6c8:	ldr	w0, [x0]
  41b6cc:	ldr	w1, [sp, #20]
  41b6d0:	cmp	w1, w0
  41b6d4:	b.ne	41b6f4 <sqrt@plt+0x19914>  // b.any
  41b6d8:	ldr	x0, [sp, #24]
  41b6dc:	ldr	x1, [x0]
  41b6e0:	ldr	w0, [sp, #44]
  41b6e4:	lsl	x0, x0, #4
  41b6e8:	add	x0, x1, x0
  41b6ec:	ldr	x0, [x0, #8]
  41b6f0:	b	41b724 <sqrt@plt+0x19944>
  41b6f4:	ldr	w0, [sp, #44]
  41b6f8:	cmp	w0, #0x0
  41b6fc:	b.ne	41b710 <sqrt@plt+0x19930>  // b.any
  41b700:	ldr	x0, [sp, #24]
  41b704:	ldr	w0, [x0, #8]
  41b708:	sub	w0, w0, #0x1
  41b70c:	b	41b718 <sqrt@plt+0x19938>
  41b710:	ldr	w0, [sp, #44]
  41b714:	sub	w0, w0, #0x1
  41b718:	str	w0, [sp, #44]
  41b71c:	b	41b694 <sqrt@plt+0x198b4>
  41b720:	mov	x0, #0x0                   	// #0
  41b724:	ldp	x29, x30, [sp], #48
  41b728:	ret
  41b72c:	sub	sp, sp, #0x10
  41b730:	str	x0, [sp, #8]
  41b734:	str	x1, [sp]
  41b738:	ldr	x0, [sp, #8]
  41b73c:	ldr	x1, [sp]
  41b740:	str	x1, [x0]
  41b744:	ldr	x0, [sp, #8]
  41b748:	str	wzr, [x0, #8]
  41b74c:	nop
  41b750:	add	sp, sp, #0x10
  41b754:	ret
  41b758:	sub	sp, sp, #0x30
  41b75c:	str	x0, [sp, #24]
  41b760:	str	x1, [sp, #16]
  41b764:	str	x2, [sp, #8]
  41b768:	ldr	x0, [sp, #24]
  41b76c:	ldr	x0, [x0]
  41b770:	ldr	w0, [x0, #8]
  41b774:	str	w0, [sp, #44]
  41b778:	ldr	x0, [sp, #24]
  41b77c:	ldr	x0, [x0]
  41b780:	ldr	x0, [x0]
  41b784:	str	x0, [sp, #32]
  41b788:	ldr	x0, [sp, #24]
  41b78c:	ldr	w0, [x0, #8]
  41b790:	ldr	w1, [sp, #44]
  41b794:	cmp	w1, w0
  41b798:	b.ls	41b83c <sqrt@plt+0x19a5c>  // b.plast
  41b79c:	ldr	x0, [sp, #24]
  41b7a0:	ldr	w0, [x0, #8]
  41b7a4:	mov	w0, w0
  41b7a8:	lsl	x0, x0, #4
  41b7ac:	ldr	x1, [sp, #32]
  41b7b0:	add	x0, x1, x0
  41b7b4:	ldr	w0, [x0]
  41b7b8:	cmp	w0, #0x0
  41b7bc:	b.lt	41b824 <sqrt@plt+0x19a44>  // b.tstop
  41b7c0:	ldr	x0, [sp, #24]
  41b7c4:	ldr	w0, [x0, #8]
  41b7c8:	mov	w0, w0
  41b7cc:	lsl	x0, x0, #4
  41b7d0:	ldr	x1, [sp, #32]
  41b7d4:	add	x0, x1, x0
  41b7d8:	ldr	w1, [x0]
  41b7dc:	ldr	x0, [sp, #16]
  41b7e0:	str	w1, [x0]
  41b7e4:	ldr	x0, [sp, #24]
  41b7e8:	ldr	w0, [x0, #8]
  41b7ec:	mov	w0, w0
  41b7f0:	lsl	x0, x0, #4
  41b7f4:	ldr	x1, [sp, #32]
  41b7f8:	add	x0, x1, x0
  41b7fc:	ldr	x1, [x0, #8]
  41b800:	ldr	x0, [sp, #8]
  41b804:	str	x1, [x0]
  41b808:	ldr	x0, [sp, #24]
  41b80c:	ldr	w0, [x0, #8]
  41b810:	add	w1, w0, #0x1
  41b814:	ldr	x0, [sp, #24]
  41b818:	str	w1, [x0, #8]
  41b81c:	mov	w0, #0x1                   	// #1
  41b820:	b	41b840 <sqrt@plt+0x19a60>
  41b824:	ldr	x0, [sp, #24]
  41b828:	ldr	w0, [x0, #8]
  41b82c:	add	w1, w0, #0x1
  41b830:	ldr	x0, [sp, #24]
  41b834:	str	w1, [x0, #8]
  41b838:	b	41b788 <sqrt@plt+0x199a8>
  41b83c:	mov	w0, #0x0                   	// #0
  41b840:	add	sp, sp, #0x30
  41b844:	ret
  41b848:	stp	x29, x30, [sp, #-64]!
  41b84c:	mov	x29, sp
  41b850:	str	x19, [sp, #16]
  41b854:	str	x0, [sp, #40]
  41b858:	ldr	x0, [sp, #40]
  41b85c:	str	wzr, [x0]
  41b860:	ldr	x0, [sp, #40]
  41b864:	add	x0, x0, #0x8
  41b868:	bl	41a878 <sqrt@plt+0x18a98>
  41b86c:	ldr	x0, [sp, #40]
  41b870:	add	x0, x0, #0x818
  41b874:	bl	41b114 <sqrt@plt+0x19334>
  41b878:	str	wzr, [sp, #60]
  41b87c:	ldr	w0, [sp, #60]
  41b880:	cmp	w0, #0xff
  41b884:	b.gt	41b8b0 <sqrt@plt+0x19ad0>
  41b888:	ldr	x1, [sp, #40]
  41b88c:	ldrsw	x0, [sp, #60]
  41b890:	add	x0, x0, #0x2
  41b894:	lsl	x0, x0, #3
  41b898:	add	x0, x1, x0
  41b89c:	str	xzr, [x0, #8]
  41b8a0:	ldr	w0, [sp, #60]
  41b8a4:	add	w0, w0, #0x1
  41b8a8:	str	w0, [sp, #60]
  41b8ac:	b	41b87c <sqrt@plt+0x19a9c>
  41b8b0:	str	wzr, [sp, #60]
  41b8b4:	ldr	w0, [sp, #60]
  41b8b8:	cmp	w0, #0xff
  41b8bc:	b.gt	41b900 <sqrt@plt+0x19b20>
  41b8c0:	ldr	x1, [sp, #40]
  41b8c4:	ldrsw	x0, [sp, #60]
  41b8c8:	add	x0, x0, #0x104
  41b8cc:	lsl	x0, x0, #3
  41b8d0:	add	x0, x1, x0
  41b8d4:	str	xzr, [x0, #8]
  41b8d8:	ldr	w0, [sp, #60]
  41b8dc:	add	w0, w0, #0x1
  41b8e0:	str	w0, [sp, #60]
  41b8e4:	b	41b8b4 <sqrt@plt+0x19ad4>
  41b8e8:	mov	x19, x0
  41b8ec:	ldr	x0, [sp, #40]
  41b8f0:	add	x0, x0, #0x8
  41b8f4:	bl	41a908 <sqrt@plt+0x18b28>
  41b8f8:	mov	x0, x19
  41b8fc:	bl	401d40 <_Unwind_Resume@plt>
  41b900:	nop
  41b904:	ldr	x19, [sp, #16]
  41b908:	ldp	x29, x30, [sp], #64
  41b90c:	ret
  41b910:	stp	x29, x30, [sp, #-32]!
  41b914:	mov	x29, sp
  41b918:	str	x0, [sp, #24]
  41b91c:	ldr	x0, [sp, #24]
  41b920:	add	x0, x0, #0x818
  41b924:	bl	41b1a4 <sqrt@plt+0x193c4>
  41b928:	ldr	x0, [sp, #24]
  41b92c:	add	x0, x0, #0x8
  41b930:	bl	41a908 <sqrt@plt+0x18b28>
  41b934:	nop
  41b938:	ldp	x29, x30, [sp], #32
  41b93c:	ret
  41b940:	stp	x29, x30, [sp, #-64]!
  41b944:	mov	x29, sp
  41b948:	str	x19, [sp, #16]
  41b94c:	str	x0, [sp, #40]
  41b950:	strb	w1, [sp, #39]
  41b954:	ldrb	w0, [sp, #39]
  41b958:	ldr	x1, [sp, #40]
  41b95c:	sxtw	x0, w0
  41b960:	add	x0, x0, #0x2
  41b964:	lsl	x0, x0, #3
  41b968:	add	x0, x1, x0
  41b96c:	ldr	x0, [x0, #8]
  41b970:	cmp	x0, #0x0
  41b974:	b.ne	41ba14 <sqrt@plt+0x19c34>  // b.any
  41b978:	add	x3, sp, #0x30
  41b97c:	mov	x2, #0x4                   	// #4
  41b980:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41b984:	add	x1, x0, #0x8c8
  41b988:	mov	x0, x3
  41b98c:	bl	401980 <memcpy@plt>
  41b990:	add	x19, sp, #0x30
  41b994:	add	x19, x19, #0x4
  41b998:	ldrb	w0, [sp, #39]
  41b99c:	bl	41a668 <sqrt@plt+0x18888>
  41b9a0:	mov	x1, x0
  41b9a4:	mov	x0, x19
  41b9a8:	bl	401a90 <strcpy@plt>
  41b9ac:	mov	x0, #0x10                  	// #16
  41b9b0:	bl	41be54 <_Znwm@@Base>
  41b9b4:	str	x0, [sp, #56]
  41b9b8:	ldr	x0, [sp, #40]
  41b9bc:	ldr	w0, [x0]
  41b9c0:	add	w2, w0, #0x1
  41b9c4:	ldr	x1, [sp, #40]
  41b9c8:	str	w2, [x1]
  41b9cc:	ldr	x1, [sp, #56]
  41b9d0:	str	w0, [x1]
  41b9d4:	ldr	x0, [sp, #56]
  41b9d8:	mov	w1, #0xffffffff            	// #-1
  41b9dc:	str	w1, [x0, #4]
  41b9e0:	add	x0, sp, #0x30
  41b9e4:	bl	41e110 <_ZdlPvm@@Base+0x2200>
  41b9e8:	mov	x1, x0
  41b9ec:	ldr	x0, [sp, #56]
  41b9f0:	str	x1, [x0, #8]
  41b9f4:	ldrb	w0, [sp, #39]
  41b9f8:	ldr	x1, [sp, #40]
  41b9fc:	sxtw	x0, w0
  41ba00:	add	x0, x0, #0x2
  41ba04:	lsl	x0, x0, #3
  41ba08:	add	x0, x1, x0
  41ba0c:	ldr	x1, [sp, #56]
  41ba10:	str	x1, [x0, #8]
  41ba14:	ldrb	w0, [sp, #39]
  41ba18:	ldr	x1, [sp, #40]
  41ba1c:	sxtw	x0, w0
  41ba20:	add	x0, x0, #0x2
  41ba24:	lsl	x0, x0, #3
  41ba28:	add	x0, x1, x0
  41ba2c:	ldr	x0, [x0, #8]
  41ba30:	ldr	x19, [sp, #16]
  41ba34:	ldp	x29, x30, [sp], #64
  41ba38:	ret
  41ba3c:	stp	x29, x30, [sp, #-32]!
  41ba40:	mov	x29, sp
  41ba44:	str	w0, [sp, #28]
  41ba48:	ldr	w1, [sp, #28]
  41ba4c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41ba50:	add	x0, x0, #0x178
  41ba54:	bl	41bcec <sqrt@plt+0x19f0c>
  41ba58:	ldp	x29, x30, [sp], #32
  41ba5c:	ret
  41ba60:	stp	x29, x30, [sp, #-32]!
  41ba64:	mov	x29, sp
  41ba68:	str	x0, [sp, #24]
  41ba6c:	ldr	x0, [sp, #24]
  41ba70:	cmp	x0, #0x0
  41ba74:	b.eq	41baa0 <sqrt@plt+0x19cc0>  // b.none
  41ba78:	ldr	x0, [sp, #24]
  41ba7c:	ldrb	w0, [x0]
  41ba80:	cmp	w0, #0x0
  41ba84:	b.eq	41baa0 <sqrt@plt+0x19cc0>  // b.none
  41ba88:	ldr	x0, [sp, #24]
  41ba8c:	ldrb	w0, [x0]
  41ba90:	cmp	w0, #0x20
  41ba94:	b.eq	41baa0 <sqrt@plt+0x19cc0>  // b.none
  41ba98:	mov	w0, #0x1                   	// #1
  41ba9c:	b	41baa4 <sqrt@plt+0x19cc4>
  41baa0:	mov	w0, #0x0                   	// #0
  41baa4:	mov	w3, w0
  41baa8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41baac:	add	x2, x0, #0x8a0
  41bab0:	mov	w1, #0x96                  	// #150
  41bab4:	mov	w0, w3
  41bab8:	bl	408a68 <sqrt@plt+0x6c88>
  41babc:	ldr	x0, [sp, #24]
  41bac0:	add	x0, x0, #0x1
  41bac4:	ldrb	w0, [x0]
  41bac8:	cmp	w0, #0x0
  41bacc:	b.ne	41baec <sqrt@plt+0x19d0c>  // b.any
  41bad0:	ldr	x0, [sp, #24]
  41bad4:	ldrb	w0, [x0]
  41bad8:	mov	w1, w0
  41badc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41bae0:	add	x0, x0, #0x178
  41bae4:	bl	41b940 <sqrt@plt+0x19b60>
  41bae8:	b	41bb00 <sqrt@plt+0x19d20>
  41baec:	ldr	x1, [sp, #24]
  41baf0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41baf4:	add	x0, x0, #0x178
  41baf8:	bl	41bba4 <sqrt@plt+0x19dc4>
  41bafc:	nop
  41bb00:	ldp	x29, x30, [sp], #32
  41bb04:	ret
  41bb08:	sub	sp, sp, #0x20
  41bb0c:	str	x0, [sp, #8]
  41bb10:	ldr	x0, [sp, #8]
  41bb14:	str	x0, [sp, #24]
  41bb18:	ldr	x0, [sp, #24]
  41bb1c:	ldr	x0, [x0, #8]
  41bb20:	add	sp, sp, #0x20
  41bb24:	ret
  41bb28:	stp	x29, x30, [sp, #-32]!
  41bb2c:	mov	x29, sp
  41bb30:	str	w0, [sp, #28]
  41bb34:	str	w1, [sp, #24]
  41bb38:	ldr	w0, [sp, #28]
  41bb3c:	cmp	w0, #0x1
  41bb40:	b.ne	41bb7c <sqrt@plt+0x19d9c>  // b.any
  41bb44:	ldr	w1, [sp, #24]
  41bb48:	mov	w0, #0xffff                	// #65535
  41bb4c:	cmp	w1, w0
  41bb50:	b.ne	41bb7c <sqrt@plt+0x19d9c>  // b.any
  41bb54:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41bb58:	add	x0, x0, #0x178
  41bb5c:	bl	41b848 <sqrt@plt+0x19a68>
  41bb60:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  41bb64:	add	x2, x0, #0x250
  41bb68:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41bb6c:	add	x1, x0, #0x178
  41bb70:	adrp	x0, 41b000 <sqrt@plt+0x19220>
  41bb74:	add	x0, x0, #0x910
  41bb78:	bl	401bd0 <__cxa_atexit@plt>
  41bb7c:	nop
  41bb80:	ldp	x29, x30, [sp], #32
  41bb84:	ret
  41bb88:	stp	x29, x30, [sp, #-16]!
  41bb8c:	mov	x29, sp
  41bb90:	mov	w1, #0xffff                	// #65535
  41bb94:	mov	w0, #0x1                   	// #1
  41bb98:	bl	41bb28 <sqrt@plt+0x19d48>
  41bb9c:	ldp	x29, x30, [sp], #16
  41bba0:	ret
  41bba4:	stp	x29, x30, [sp, #-64]!
  41bba8:	mov	x29, sp
  41bbac:	str	x0, [sp, #24]
  41bbb0:	str	x1, [sp, #16]
  41bbb4:	ldr	x0, [sp, #16]
  41bbb8:	ldrb	w0, [x0]
  41bbbc:	cmp	w0, #0x63
  41bbc0:	b.ne	41bc6c <sqrt@plt+0x19e8c>  // b.any
  41bbc4:	ldr	x0, [sp, #16]
  41bbc8:	add	x0, x0, #0x1
  41bbcc:	ldrb	w0, [x0]
  41bbd0:	cmp	w0, #0x68
  41bbd4:	b.ne	41bc6c <sqrt@plt+0x19e8c>  // b.any
  41bbd8:	ldr	x0, [sp, #16]
  41bbdc:	add	x0, x0, #0x2
  41bbe0:	ldrb	w0, [x0]
  41bbe4:	cmp	w0, #0x61
  41bbe8:	b.ne	41bc6c <sqrt@plt+0x19e8c>  // b.any
  41bbec:	ldr	x0, [sp, #16]
  41bbf0:	add	x0, x0, #0x3
  41bbf4:	ldrb	w0, [x0]
  41bbf8:	cmp	w0, #0x72
  41bbfc:	b.ne	41bc6c <sqrt@plt+0x19e8c>  // b.any
  41bc00:	ldr	x0, [sp, #16]
  41bc04:	add	x0, x0, #0x4
  41bc08:	add	x1, sp, #0x28
  41bc0c:	mov	w2, #0xa                   	// #10
  41bc10:	bl	401a30 <strtol@plt>
  41bc14:	str	x0, [sp, #48]
  41bc18:	ldr	x0, [sp, #16]
  41bc1c:	add	x1, x0, #0x4
  41bc20:	ldr	x0, [sp, #40]
  41bc24:	cmp	x1, x0
  41bc28:	b.eq	41bc6c <sqrt@plt+0x19e8c>  // b.none
  41bc2c:	ldr	x0, [sp, #40]
  41bc30:	ldrb	w0, [x0]
  41bc34:	cmp	w0, #0x0
  41bc38:	b.ne	41bc6c <sqrt@plt+0x19e8c>  // b.any
  41bc3c:	ldr	x0, [sp, #48]
  41bc40:	cmp	x0, #0x0
  41bc44:	b.lt	41bc6c <sqrt@plt+0x19e8c>  // b.tstop
  41bc48:	ldr	x0, [sp, #48]
  41bc4c:	cmp	x0, #0xff
  41bc50:	b.gt	41bc6c <sqrt@plt+0x19e8c>
  41bc54:	ldr	x0, [sp, #48]
  41bc58:	and	w0, w0, #0xff
  41bc5c:	mov	w1, w0
  41bc60:	ldr	x0, [sp, #24]
  41bc64:	bl	41b940 <sqrt@plt+0x19b60>
  41bc68:	b	41bce4 <sqrt@plt+0x19f04>
  41bc6c:	ldr	x0, [sp, #24]
  41bc70:	add	x0, x0, #0x8
  41bc74:	add	x1, sp, #0x10
  41bc78:	bl	41aea8 <sqrt@plt+0x190c8>
  41bc7c:	str	x0, [sp, #56]
  41bc80:	ldr	x0, [sp, #56]
  41bc84:	cmp	x0, #0x0
  41bc88:	b.ne	41bce0 <sqrt@plt+0x19f00>  // b.any
  41bc8c:	mov	x0, #0x10                  	// #16
  41bc90:	bl	401960 <_Znam@plt>
  41bc94:	str	x0, [sp, #56]
  41bc98:	ldr	x0, [sp, #24]
  41bc9c:	ldr	w0, [x0]
  41bca0:	add	w2, w0, #0x1
  41bca4:	ldr	x1, [sp, #24]
  41bca8:	str	w2, [x1]
  41bcac:	ldr	x1, [sp, #56]
  41bcb0:	str	w0, [x1]
  41bcb4:	ldr	x0, [sp, #56]
  41bcb8:	mov	w1, #0xffffffff            	// #-1
  41bcbc:	str	w1, [x0, #4]
  41bcc0:	ldr	x0, [sp, #24]
  41bcc4:	add	x0, x0, #0x8
  41bcc8:	ldr	x1, [sp, #16]
  41bccc:	ldr	x2, [sp, #56]
  41bcd0:	bl	41a980 <sqrt@plt+0x18ba0>
  41bcd4:	mov	x1, x0
  41bcd8:	ldr	x0, [sp, #56]
  41bcdc:	str	x1, [x0, #8]
  41bce0:	ldr	x0, [sp, #56]
  41bce4:	ldp	x29, x30, [sp], #64
  41bce8:	ret
  41bcec:	stp	x29, x30, [sp, #-48]!
  41bcf0:	mov	x29, sp
  41bcf4:	str	x0, [sp, #24]
  41bcf8:	str	w1, [sp, #20]
  41bcfc:	ldr	w0, [sp, #20]
  41bd00:	cmp	w0, #0x0
  41bd04:	b.lt	41bda8 <sqrt@plt+0x19fc8>  // b.tstop
  41bd08:	ldr	w0, [sp, #20]
  41bd0c:	cmp	w0, #0xff
  41bd10:	b.gt	41bda8 <sqrt@plt+0x19fc8>
  41bd14:	ldr	x1, [sp, #24]
  41bd18:	ldrsw	x0, [sp, #20]
  41bd1c:	add	x0, x0, #0x104
  41bd20:	lsl	x0, x0, #3
  41bd24:	add	x0, x1, x0
  41bd28:	ldr	x0, [x0, #8]
  41bd2c:	cmp	x0, #0x0
  41bd30:	b.ne	41bd8c <sqrt@plt+0x19fac>  // b.any
  41bd34:	mov	x0, #0x10                  	// #16
  41bd38:	bl	41be54 <_Znwm@@Base>
  41bd3c:	str	x0, [sp, #32]
  41bd40:	ldr	x0, [sp, #24]
  41bd44:	ldr	w0, [x0]
  41bd48:	add	w2, w0, #0x1
  41bd4c:	ldr	x1, [sp, #24]
  41bd50:	str	w2, [x1]
  41bd54:	ldr	x1, [sp, #32]
  41bd58:	str	w0, [x1]
  41bd5c:	ldr	x0, [sp, #32]
  41bd60:	ldr	w1, [sp, #20]
  41bd64:	str	w1, [x0, #4]
  41bd68:	ldr	x0, [sp, #32]
  41bd6c:	str	xzr, [x0, #8]
  41bd70:	ldr	x1, [sp, #24]
  41bd74:	ldrsw	x0, [sp, #20]
  41bd78:	add	x0, x0, #0x104
  41bd7c:	lsl	x0, x0, #3
  41bd80:	add	x0, x1, x0
  41bd84:	ldr	x1, [sp, #32]
  41bd88:	str	x1, [x0, #8]
  41bd8c:	ldr	x1, [sp, #24]
  41bd90:	ldrsw	x0, [sp, #20]
  41bd94:	add	x0, x0, #0x104
  41bd98:	lsl	x0, x0, #3
  41bd9c:	add	x0, x1, x0
  41bda0:	ldr	x0, [x0, #8]
  41bda4:	b	41be1c <sqrt@plt+0x1a03c>
  41bda8:	ldr	x0, [sp, #24]
  41bdac:	add	x0, x0, #0x818
  41bdb0:	ldr	w1, [sp, #20]
  41bdb4:	bl	41b640 <sqrt@plt+0x19860>
  41bdb8:	str	x0, [sp, #40]
  41bdbc:	ldr	x0, [sp, #40]
  41bdc0:	cmp	x0, #0x0
  41bdc4:	b.ne	41be18 <sqrt@plt+0x1a038>  // b.any
  41bdc8:	mov	x0, #0x10                  	// #16
  41bdcc:	bl	401960 <_Znam@plt>
  41bdd0:	str	x0, [sp, #40]
  41bdd4:	ldr	x0, [sp, #24]
  41bdd8:	ldr	w0, [x0]
  41bddc:	add	w2, w0, #0x1
  41bde0:	ldr	x1, [sp, #24]
  41bde4:	str	w2, [x1]
  41bde8:	ldr	x1, [sp, #40]
  41bdec:	str	w0, [x1]
  41bdf0:	ldr	x0, [sp, #40]
  41bdf4:	ldr	w1, [sp, #20]
  41bdf8:	str	w1, [x0, #4]
  41bdfc:	ldr	x0, [sp, #40]
  41be00:	str	xzr, [x0, #8]
  41be04:	ldr	x0, [sp, #24]
  41be08:	add	x0, x0, #0x818
  41be0c:	ldr	x2, [sp, #40]
  41be10:	ldr	w1, [sp, #20]
  41be14:	bl	41b23c <sqrt@plt+0x1945c>
  41be18:	ldr	x0, [sp, #40]
  41be1c:	ldp	x29, x30, [sp], #48
  41be20:	ret
  41be24:	stp	x29, x30, [sp, #-32]!
  41be28:	mov	x29, sp
  41be2c:	str	x0, [sp, #24]
  41be30:	ldr	x0, [sp, #24]
  41be34:	bl	4019b0 <strlen@plt>
  41be38:	mov	x2, x0
  41be3c:	ldr	x1, [sp, #24]
  41be40:	mov	w0, #0x2                   	// #2
  41be44:	bl	401c90 <write@plt>
  41be48:	nop
  41be4c:	ldp	x29, x30, [sp], #32
  41be50:	ret

000000000041be54 <_Znwm@@Base>:
  41be54:	stp	x29, x30, [sp, #-48]!
  41be58:	mov	x29, sp
  41be5c:	str	x0, [sp, #24]
  41be60:	ldr	x0, [sp, #24]
  41be64:	cmp	x0, #0x0
  41be68:	b.ne	41be78 <_Znwm@@Base+0x24>  // b.any
  41be6c:	ldr	x0, [sp, #24]
  41be70:	add	x0, x0, #0x1
  41be74:	str	x0, [sp, #24]
  41be78:	ldr	x0, [sp, #24]
  41be7c:	mov	w0, w0
  41be80:	bl	401ca0 <malloc@plt>
  41be84:	str	x0, [sp, #40]
  41be88:	ldr	x0, [sp, #40]
  41be8c:	cmp	x0, #0x0
  41be90:	b.ne	41bed8 <_Znwm@@Base+0x84>  // b.any
  41be94:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41be98:	add	x0, x0, #0x588
  41be9c:	ldr	x0, [x0]
  41bea0:	cmp	x0, #0x0
  41bea4:	b.eq	41bec4 <_Znwm@@Base+0x70>  // b.none
  41bea8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41beac:	add	x0, x0, #0x588
  41beb0:	ldr	x0, [x0]
  41beb4:	bl	41be24 <sqrt@plt+0x1a044>
  41beb8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41bebc:	add	x0, x0, #0x8d8
  41bec0:	bl	41be24 <sqrt@plt+0x1a044>
  41bec4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41bec8:	add	x0, x0, #0x8e0
  41becc:	bl	41be24 <sqrt@plt+0x1a044>
  41bed0:	mov	w0, #0xffffffff            	// #-1
  41bed4:	bl	401a70 <_exit@plt>
  41bed8:	ldr	x0, [sp, #40]
  41bedc:	ldp	x29, x30, [sp], #48
  41bee0:	ret

000000000041bee4 <_ZdlPv@@Base>:
  41bee4:	stp	x29, x30, [sp, #-32]!
  41bee8:	mov	x29, sp
  41beec:	str	x0, [sp, #24]
  41bef0:	ldr	x0, [sp, #24]
  41bef4:	cmp	x0, #0x0
  41bef8:	b.eq	41bf04 <_ZdlPv@@Base+0x20>  // b.none
  41befc:	ldr	x0, [sp, #24]
  41bf00:	bl	401a40 <free@plt>
  41bf04:	nop
  41bf08:	ldp	x29, x30, [sp], #32
  41bf0c:	ret

000000000041bf10 <_ZdlPvm@@Base>:
  41bf10:	stp	x29, x30, [sp, #-32]!
  41bf14:	mov	x29, sp
  41bf18:	str	x0, [sp, #24]
  41bf1c:	str	x1, [sp, #16]
  41bf20:	ldr	x0, [sp, #24]
  41bf24:	cmp	x0, #0x0
  41bf28:	b.eq	41bf34 <_ZdlPvm@@Base+0x24>  // b.none
  41bf2c:	ldr	x0, [sp, #24]
  41bf30:	bl	401a40 <free@plt>
  41bf34:	nop
  41bf38:	ldp	x29, x30, [sp], #32
  41bf3c:	ret
  41bf40:	stp	x29, x30, [sp, #-64]!
  41bf44:	mov	x29, sp
  41bf48:	strb	w0, [sp, #31]
  41bf4c:	str	w1, [sp, #24]
  41bf50:	str	w2, [sp, #20]
  41bf54:	str	w3, [sp, #16]
  41bf58:	ldr	w0, [sp, #20]
  41bf5c:	str	w0, [sp, #60]
  41bf60:	ldr	w0, [sp, #16]
  41bf64:	str	w0, [sp, #56]
  41bf68:	str	wzr, [sp, #52]
  41bf6c:	ldr	w0, [sp, #52]
  41bf70:	cmp	w0, #0x7
  41bf74:	b.gt	41c0b0 <_ZdlPvm@@Base+0x1a0>
  41bf78:	mov	x0, #0x3                   	// #3
  41bf7c:	bl	401960 <_Znam@plt>
  41bf80:	str	x0, [sp, #40]
  41bf84:	ldr	x0, [sp, #40]
  41bf88:	ldrb	w1, [sp, #31]
  41bf8c:	strb	w1, [x0]
  41bf90:	ldr	w0, [sp, #52]
  41bf94:	and	w1, w0, #0xff
  41bf98:	ldr	x0, [sp, #40]
  41bf9c:	add	x0, x0, #0x1
  41bfa0:	add	w1, w1, #0x30
  41bfa4:	and	w1, w1, #0xff
  41bfa8:	strb	w1, [x0]
  41bfac:	ldr	x0, [sp, #40]
  41bfb0:	add	x0, x0, #0x2
  41bfb4:	strb	wzr, [x0]
  41bfb8:	ldr	w1, [sp, #24]
  41bfbc:	ldr	w0, [sp, #52]
  41bfc0:	add	w1, w1, w0
  41bfc4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41bfc8:	add	x2, x0, #0x1a0
  41bfcc:	sxtw	x1, w1
  41bfd0:	mov	x0, x1
  41bfd4:	lsl	x0, x0, #1
  41bfd8:	add	x0, x0, x1
  41bfdc:	lsl	x0, x0, #3
  41bfe0:	add	x0, x2, x0
  41bfe4:	ldr	x1, [sp, #40]
  41bfe8:	str	x1, [x0]
  41bfec:	ldr	w0, [sp, #60]
  41bff0:	scvtf	d0, w0
  41bff4:	ldr	w1, [sp, #24]
  41bff8:	ldr	w0, [sp, #52]
  41bffc:	add	w1, w1, w0
  41c000:	mov	x0, #0x6666666666666666    	// #7378697629483820646
  41c004:	movk	x0, #0x4039, lsl #48
  41c008:	fmov	d1, x0
  41c00c:	fdiv	d0, d0, d1
  41c010:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41c014:	add	x2, x0, #0x1a0
  41c018:	sxtw	x1, w1
  41c01c:	mov	x0, x1
  41c020:	lsl	x0, x0, #1
  41c024:	add	x0, x0, x1
  41c028:	lsl	x0, x0, #3
  41c02c:	add	x0, x2, x0
  41c030:	str	d0, [x0, #8]
  41c034:	ldr	w0, [sp, #56]
  41c038:	scvtf	d0, w0
  41c03c:	ldr	w1, [sp, #24]
  41c040:	ldr	w0, [sp, #52]
  41c044:	add	w1, w1, w0
  41c048:	mov	x0, #0x6666666666666666    	// #7378697629483820646
  41c04c:	movk	x0, #0x4039, lsl #48
  41c050:	fmov	d1, x0
  41c054:	fdiv	d0, d0, d1
  41c058:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41c05c:	add	x2, x0, #0x1a0
  41c060:	sxtw	x1, w1
  41c064:	mov	x0, x1
  41c068:	lsl	x0, x0, #1
  41c06c:	add	x0, x0, x1
  41c070:	lsl	x0, x0, #3
  41c074:	add	x0, x2, x0
  41c078:	str	d0, [x0, #16]
  41c07c:	ldr	w0, [sp, #60]
  41c080:	str	w0, [sp, #36]
  41c084:	ldr	w0, [sp, #56]
  41c088:	str	w0, [sp, #60]
  41c08c:	ldr	w0, [sp, #36]
  41c090:	lsr	w1, w0, #31
  41c094:	add	w0, w1, w0
  41c098:	asr	w0, w0, #1
  41c09c:	str	w0, [sp, #56]
  41c0a0:	ldr	w0, [sp, #52]
  41c0a4:	add	w0, w0, #0x1
  41c0a8:	str	w0, [sp, #52]
  41c0ac:	b	41bf6c <_ZdlPvm@@Base+0x5c>
  41c0b0:	nop
  41c0b4:	ldp	x29, x30, [sp], #64
  41c0b8:	ret
  41c0bc:	stp	x29, x30, [sp, #-64]!
  41c0c0:	mov	x29, sp
  41c0c4:	str	x0, [sp, #40]
  41c0c8:	str	w1, [sp, #36]
  41c0cc:	str	d0, [sp, #24]
  41c0d0:	str	d1, [sp, #16]
  41c0d4:	ldr	x0, [sp, #40]
  41c0d8:	bl	4019b0 <strlen@plt>
  41c0dc:	add	x0, x0, #0x1
  41c0e0:	bl	401960 <_Znam@plt>
  41c0e4:	str	x0, [sp, #56]
  41c0e8:	ldr	x1, [sp, #40]
  41c0ec:	ldr	x0, [sp, #56]
  41c0f0:	bl	401a90 <strcpy@plt>
  41c0f4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41c0f8:	add	x2, x0, #0x1a0
  41c0fc:	ldrsw	x1, [sp, #36]
  41c100:	mov	x0, x1
  41c104:	lsl	x0, x0, #1
  41c108:	add	x0, x0, x1
  41c10c:	lsl	x0, x0, #3
  41c110:	add	x0, x2, x0
  41c114:	ldr	x1, [sp, #56]
  41c118:	str	x1, [x0]
  41c11c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41c120:	add	x2, x0, #0x1a0
  41c124:	ldrsw	x1, [sp, #36]
  41c128:	mov	x0, x1
  41c12c:	lsl	x0, x0, #1
  41c130:	add	x0, x0, x1
  41c134:	lsl	x0, x0, #3
  41c138:	add	x0, x2, x0
  41c13c:	ldr	d0, [sp, #24]
  41c140:	str	d0, [x0, #8]
  41c144:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41c148:	add	x2, x0, #0x1a0
  41c14c:	ldrsw	x1, [sp, #36]
  41c150:	mov	x0, x1
  41c154:	lsl	x0, x0, #1
  41c158:	add	x0, x0, x1
  41c15c:	lsl	x0, x0, #3
  41c160:	add	x0, x2, x0
  41c164:	ldr	d0, [sp, #16]
  41c168:	str	d0, [x0, #16]
  41c16c:	nop
  41c170:	ldp	x29, x30, [sp], #64
  41c174:	ret
  41c178:	stp	x29, x30, [sp, #-32]!
  41c17c:	mov	x29, sp
  41c180:	str	x0, [sp, #24]
  41c184:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41c188:	add	x0, x0, #0x578
  41c18c:	ldr	w0, [x0]
  41c190:	cmp	w0, #0x0
  41c194:	b.ne	41c2e4 <_ZdlPvm@@Base+0x3d4>  // b.any
  41c198:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41c19c:	add	x0, x0, #0x578
  41c1a0:	mov	w1, #0x1                   	// #1
  41c1a4:	str	w1, [x0]
  41c1a8:	mov	w3, #0x349                 	// #841
  41c1ac:	mov	w2, #0x4a5                 	// #1189
  41c1b0:	mov	w1, #0x0                   	// #0
  41c1b4:	mov	w0, #0x61                  	// #97
  41c1b8:	bl	41bf40 <_ZdlPvm@@Base+0x30>
  41c1bc:	mov	w3, #0x3e8                 	// #1000
  41c1c0:	mov	w2, #0x586                 	// #1414
  41c1c4:	mov	w1, #0x8                   	// #8
  41c1c8:	mov	w0, #0x62                  	// #98
  41c1cc:	bl	41bf40 <_ZdlPvm@@Base+0x30>
  41c1d0:	mov	w3, #0x395                 	// #917
  41c1d4:	mov	w2, #0x511                 	// #1297
  41c1d8:	mov	w1, #0x10                  	// #16
  41c1dc:	mov	w0, #0x63                  	// #99
  41c1e0:	bl	41bf40 <_ZdlPvm@@Base+0x30>
  41c1e4:	mov	w3, #0x303                 	// #771
  41c1e8:	mov	w2, #0x442                 	// #1090
  41c1ec:	mov	w1, #0x18                  	// #24
  41c1f0:	mov	w0, #0x64                  	// #100
  41c1f4:	bl	41bf40 <_ZdlPvm@@Base+0x30>
  41c1f8:	fmov	d1, #8.500000000000000000e+00
  41c1fc:	fmov	d0, #1.100000000000000000e+01
  41c200:	mov	w1, #0x20                  	// #32
  41c204:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41c208:	add	x0, x0, #0x8f8
  41c20c:	bl	41c0bc <_ZdlPvm@@Base+0x1ac>
  41c210:	fmov	d1, #8.500000000000000000e+00
  41c214:	fmov	d0, #1.400000000000000000e+01
  41c218:	mov	w1, #0x21                  	// #33
  41c21c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41c220:	add	x0, x0, #0x900
  41c224:	bl	41c0bc <_ZdlPvm@@Base+0x1ac>
  41c228:	fmov	d1, #1.100000000000000000e+01
  41c22c:	fmov	d0, #1.700000000000000000e+01
  41c230:	mov	w1, #0x22                  	// #34
  41c234:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41c238:	add	x0, x0, #0x908
  41c23c:	bl	41c0bc <_ZdlPvm@@Base+0x1ac>
  41c240:	fmov	d1, #1.700000000000000000e+01
  41c244:	fmov	d0, #1.100000000000000000e+01
  41c248:	mov	w1, #0x23                  	// #35
  41c24c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41c250:	add	x0, x0, #0x910
  41c254:	bl	41c0bc <_ZdlPvm@@Base+0x1ac>
  41c258:	fmov	d1, #5.500000000000000000e+00
  41c25c:	fmov	d0, #8.500000000000000000e+00
  41c260:	mov	w1, #0x24                  	// #36
  41c264:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41c268:	add	x0, x0, #0x918
  41c26c:	bl	41c0bc <_ZdlPvm@@Base+0x1ac>
  41c270:	fmov	d1, #7.500000000000000000e+00
  41c274:	fmov	d0, #1.000000000000000000e+01
  41c278:	mov	w1, #0x25                  	// #37
  41c27c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41c280:	add	x0, x0, #0x928
  41c284:	bl	41c0bc <_ZdlPvm@@Base+0x1ac>
  41c288:	mov	x0, #0x800000000000        	// #140737488355328
  41c28c:	movk	x0, #0x4010, lsl #48
  41c290:	fmov	d1, x0
  41c294:	fmov	d0, #9.500000000000000000e+00
  41c298:	mov	w1, #0x26                  	// #38
  41c29c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41c2a0:	add	x0, x0, #0x938
  41c2a4:	bl	41c0bc <_ZdlPvm@@Base+0x1ac>
  41c2a8:	fmov	d1, #3.875000000000000000e+00
  41c2ac:	fmov	d0, #7.500000000000000000e+00
  41c2b0:	mov	w1, #0x27                  	// #39
  41c2b4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41c2b8:	add	x0, x0, #0x940
  41c2bc:	bl	41c0bc <_ZdlPvm@@Base+0x1ac>
  41c2c0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41c2c4:	ldr	d1, [x0, #2384]
  41c2c8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41c2cc:	ldr	d0, [x0, #2392]
  41c2d0:	mov	w1, #0x28                  	// #40
  41c2d4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41c2d8:	add	x0, x0, #0x948
  41c2dc:	bl	41c0bc <_ZdlPvm@@Base+0x1ac>
  41c2e0:	b	41c2e8 <_ZdlPvm@@Base+0x3d8>
  41c2e4:	nop
  41c2e8:	ldp	x29, x30, [sp], #32
  41c2ec:	ret
  41c2f0:	stp	x29, x30, [sp, #-32]!
  41c2f4:	mov	x29, sp
  41c2f8:	str	w0, [sp, #28]
  41c2fc:	str	w1, [sp, #24]
  41c300:	ldr	w0, [sp, #28]
  41c304:	cmp	w0, #0x1
  41c308:	b.ne	41c328 <_ZdlPvm@@Base+0x418>  // b.any
  41c30c:	ldr	w1, [sp, #24]
  41c310:	mov	w0, #0xffff                	// #65535
  41c314:	cmp	w1, w0
  41c318:	b.ne	41c328 <_ZdlPvm@@Base+0x418>  // b.any
  41c31c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41c320:	add	x0, x0, #0x580
  41c324:	bl	41c178 <_ZdlPvm@@Base+0x268>
  41c328:	nop
  41c32c:	ldp	x29, x30, [sp], #32
  41c330:	ret
  41c334:	stp	x29, x30, [sp, #-16]!
  41c338:	mov	x29, sp
  41c33c:	mov	w1, #0xffff                	// #65535
  41c340:	mov	w0, #0x1                   	// #1
  41c344:	bl	41c2f0 <_ZdlPvm@@Base+0x3e0>
  41c348:	ldp	x29, x30, [sp], #16
  41c34c:	ret
  41c350:	stp	x29, x30, [sp, #-48]!
  41c354:	mov	x29, sp
  41c358:	str	x0, [sp, #24]
  41c35c:	ldr	x0, [sp, #24]
  41c360:	cmp	x0, #0x0
  41c364:	cset	w0, ne  // ne = any
  41c368:	and	w0, w0, #0xff
  41c36c:	mov	w3, w0
  41c370:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41c374:	add	x2, x0, #0x960
  41c378:	mov	w1, #0x1b                  	// #27
  41c37c:	mov	w0, w3
  41c380:	bl	408a68 <sqrt@plt+0x6c88>
  41c384:	str	xzr, [sp, #40]
  41c388:	ldr	x0, [sp, #24]
  41c38c:	ldrb	w0, [x0]
  41c390:	cmp	w0, #0x0
  41c394:	b.eq	41c410 <_ZdlPvm@@Base+0x500>  // b.none
  41c398:	ldr	x0, [sp, #40]
  41c39c:	lsl	x0, x0, #4
  41c3a0:	str	x0, [sp, #40]
  41c3a4:	ldr	x0, [sp, #24]
  41c3a8:	add	x1, x0, #0x1
  41c3ac:	str	x1, [sp, #24]
  41c3b0:	ldrb	w0, [x0]
  41c3b4:	and	x0, x0, #0xff
  41c3b8:	ldr	x1, [sp, #40]
  41c3bc:	add	x0, x1, x0
  41c3c0:	str	x0, [sp, #40]
  41c3c4:	ldr	x0, [sp, #40]
  41c3c8:	and	x0, x0, #0xf0000000
  41c3cc:	str	x0, [sp, #32]
  41c3d0:	ldr	x0, [sp, #32]
  41c3d4:	cmp	x0, #0x0
  41c3d8:	cset	w0, ne  // ne = any
  41c3dc:	and	w0, w0, #0xff
  41c3e0:	cmp	w0, #0x0
  41c3e4:	b.eq	41c388 <_ZdlPvm@@Base+0x478>  // b.none
  41c3e8:	ldr	x0, [sp, #32]
  41c3ec:	lsr	x0, x0, #24
  41c3f0:	ldr	x1, [sp, #40]
  41c3f4:	eor	x0, x1, x0
  41c3f8:	str	x0, [sp, #40]
  41c3fc:	ldr	x1, [sp, #40]
  41c400:	ldr	x0, [sp, #32]
  41c404:	eor	x0, x1, x0
  41c408:	str	x0, [sp, #40]
  41c40c:	b	41c388 <_ZdlPvm@@Base+0x478>
  41c410:	ldr	x0, [sp, #40]
  41c414:	ldp	x29, x30, [sp], #48
  41c418:	ret
  41c41c:	stp	x29, x30, [sp, #-48]!
  41c420:	mov	x29, sp
  41c424:	str	w0, [sp, #28]
  41c428:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41c42c:	add	x0, x0, #0x980
  41c430:	str	x0, [sp, #40]
  41c434:	ldr	x0, [sp, #40]
  41c438:	ldr	w0, [x0]
  41c43c:	ldr	w1, [sp, #28]
  41c440:	cmp	w1, w0
  41c444:	b.cc	41c48c <_ZdlPvm@@Base+0x57c>  // b.lo, b.ul, b.last
  41c448:	ldr	x0, [sp, #40]
  41c44c:	ldr	w0, [x0]
  41c450:	cmp	w0, #0x0
  41c454:	b.ne	41c47c <_ZdlPvm@@Base+0x56c>  // b.any
  41c458:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41c45c:	add	x3, x0, #0x48
  41c460:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41c464:	add	x2, x0, #0x48
  41c468:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41c46c:	add	x1, x0, #0x48
  41c470:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41c474:	add	x0, x0, #0x9d8
  41c478:	bl	413018 <sqrt@plt+0x11238>
  41c47c:	ldr	x0, [sp, #40]
  41c480:	add	x0, x0, #0x4
  41c484:	str	x0, [sp, #40]
  41c488:	b	41c434 <_ZdlPvm@@Base+0x524>
  41c48c:	ldr	x0, [sp, #40]
  41c490:	ldr	w0, [x0]
  41c494:	ldp	x29, x30, [sp], #48
  41c498:	ret
  41c49c:	stp	x29, x30, [sp, #-80]!
  41c4a0:	mov	x29, sp
  41c4a4:	str	x19, [sp, #16]
  41c4a8:	str	x0, [sp, #56]
  41c4ac:	str	x1, [sp, #48]
  41c4b0:	str	x2, [sp, #40]
  41c4b4:	str	w3, [sp, #36]
  41c4b8:	str	w4, [sp, #32]
  41c4bc:	str	xzr, [sp, #72]
  41c4c0:	ldr	w0, [sp, #36]
  41c4c4:	cmp	w0, #0x0
  41c4c8:	b.eq	41c4dc <_ZdlPvm@@Base+0x5cc>  // b.none
  41c4cc:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41c4d0:	add	x0, x0, #0x9f8
  41c4d4:	bl	401ce0 <getenv@plt>
  41c4d8:	str	x0, [sp, #72]
  41c4dc:	str	xzr, [sp, #64]
  41c4e0:	ldr	x0, [sp, #48]
  41c4e4:	cmp	x0, #0x0
  41c4e8:	b.eq	41c4f8 <_ZdlPvm@@Base+0x5e8>  // b.none
  41c4ec:	ldr	x0, [sp, #48]
  41c4f0:	bl	401ce0 <getenv@plt>
  41c4f4:	str	x0, [sp, #64]
  41c4f8:	ldr	x0, [sp, #64]
  41c4fc:	cmp	x0, #0x0
  41c500:	b.eq	41c524 <_ZdlPvm@@Base+0x614>  // b.none
  41c504:	ldr	x0, [sp, #64]
  41c508:	ldrb	w0, [x0]
  41c50c:	cmp	w0, #0x0
  41c510:	b.eq	41c524 <_ZdlPvm@@Base+0x614>  // b.none
  41c514:	ldr	x0, [sp, #64]
  41c518:	bl	4019b0 <strlen@plt>
  41c51c:	add	x1, x0, #0x1
  41c520:	b	41c528 <_ZdlPvm@@Base+0x618>
  41c524:	mov	x1, #0x0                   	// #0
  41c528:	ldr	w0, [sp, #32]
  41c52c:	cmp	w0, #0x0
  41c530:	b.eq	41c53c <_ZdlPvm@@Base+0x62c>  // b.none
  41c534:	mov	x0, #0x2                   	// #2
  41c538:	b	41c540 <_ZdlPvm@@Base+0x630>
  41c53c:	mov	x0, #0x0                   	// #0
  41c540:	add	x19, x1, x0
  41c544:	ldr	x0, [sp, #72]
  41c548:	cmp	x0, #0x0
  41c54c:	b.eq	41c570 <_ZdlPvm@@Base+0x660>  // b.none
  41c550:	ldr	x0, [sp, #72]
  41c554:	ldrb	w0, [x0]
  41c558:	cmp	w0, #0x0
  41c55c:	b.eq	41c570 <_ZdlPvm@@Base+0x660>  // b.none
  41c560:	ldr	x0, [sp, #72]
  41c564:	bl	4019b0 <strlen@plt>
  41c568:	add	x0, x0, #0x1
  41c56c:	b	41c574 <_ZdlPvm@@Base+0x664>
  41c570:	mov	x0, #0x0                   	// #0
  41c574:	add	x19, x0, x19
  41c578:	ldr	x0, [sp, #40]
  41c57c:	cmp	x0, #0x0
  41c580:	b.eq	41c5a0 <_ZdlPvm@@Base+0x690>  // b.none
  41c584:	ldr	x0, [sp, #40]
  41c588:	ldrb	w0, [x0]
  41c58c:	cmp	w0, #0x0
  41c590:	b.eq	41c5a0 <_ZdlPvm@@Base+0x690>  // b.none
  41c594:	ldr	x0, [sp, #40]
  41c598:	bl	4019b0 <strlen@plt>
  41c59c:	b	41c5a4 <_ZdlPvm@@Base+0x694>
  41c5a0:	mov	x0, #0x0                   	// #0
  41c5a4:	add	x0, x0, x19
  41c5a8:	add	x0, x0, #0x1
  41c5ac:	bl	401960 <_Znam@plt>
  41c5b0:	mov	x1, x0
  41c5b4:	ldr	x0, [sp, #56]
  41c5b8:	str	x1, [x0]
  41c5bc:	ldr	x0, [sp, #56]
  41c5c0:	ldr	x0, [x0]
  41c5c4:	strb	wzr, [x0]
  41c5c8:	ldr	x0, [sp, #64]
  41c5cc:	cmp	x0, #0x0
  41c5d0:	b.eq	41c610 <_ZdlPvm@@Base+0x700>  // b.none
  41c5d4:	ldr	x0, [sp, #64]
  41c5d8:	ldrb	w0, [x0]
  41c5dc:	cmp	w0, #0x0
  41c5e0:	b.eq	41c610 <_ZdlPvm@@Base+0x700>  // b.none
  41c5e4:	ldr	x0, [sp, #56]
  41c5e8:	ldr	x0, [x0]
  41c5ec:	ldr	x1, [sp, #64]
  41c5f0:	bl	401db0 <strcat@plt>
  41c5f4:	ldr	x0, [sp, #56]
  41c5f8:	ldr	x19, [x0]
  41c5fc:	mov	x0, x19
  41c600:	bl	4019b0 <strlen@plt>
  41c604:	add	x0, x19, x0
  41c608:	mov	w1, #0x3a                  	// #58
  41c60c:	strh	w1, [x0]
  41c610:	ldr	w0, [sp, #32]
  41c614:	cmp	w0, #0x0
  41c618:	b.eq	41c654 <_ZdlPvm@@Base+0x744>  // b.none
  41c61c:	ldr	x0, [sp, #56]
  41c620:	ldr	x19, [x0]
  41c624:	mov	x0, x19
  41c628:	bl	4019b0 <strlen@plt>
  41c62c:	add	x0, x19, x0
  41c630:	mov	w1, #0x2e                  	// #46
  41c634:	strh	w1, [x0]
  41c638:	ldr	x0, [sp, #56]
  41c63c:	ldr	x19, [x0]
  41c640:	mov	x0, x19
  41c644:	bl	4019b0 <strlen@plt>
  41c648:	add	x0, x19, x0
  41c64c:	mov	w1, #0x3a                  	// #58
  41c650:	strh	w1, [x0]
  41c654:	ldr	x0, [sp, #72]
  41c658:	cmp	x0, #0x0
  41c65c:	b.eq	41c69c <_ZdlPvm@@Base+0x78c>  // b.none
  41c660:	ldr	x0, [sp, #72]
  41c664:	ldrb	w0, [x0]
  41c668:	cmp	w0, #0x0
  41c66c:	b.eq	41c69c <_ZdlPvm@@Base+0x78c>  // b.none
  41c670:	ldr	x0, [sp, #56]
  41c674:	ldr	x0, [x0]
  41c678:	ldr	x1, [sp, #72]
  41c67c:	bl	401db0 <strcat@plt>
  41c680:	ldr	x0, [sp, #56]
  41c684:	ldr	x19, [x0]
  41c688:	mov	x0, x19
  41c68c:	bl	4019b0 <strlen@plt>
  41c690:	add	x0, x19, x0
  41c694:	mov	w1, #0x3a                  	// #58
  41c698:	strh	w1, [x0]
  41c69c:	ldr	x0, [sp, #40]
  41c6a0:	cmp	x0, #0x0
  41c6a4:	b.eq	41c6c8 <_ZdlPvm@@Base+0x7b8>  // b.none
  41c6a8:	ldr	x0, [sp, #40]
  41c6ac:	ldrb	w0, [x0]
  41c6b0:	cmp	w0, #0x0
  41c6b4:	b.eq	41c6c8 <_ZdlPvm@@Base+0x7b8>  // b.none
  41c6b8:	ldr	x0, [sp, #56]
  41c6bc:	ldr	x0, [x0]
  41c6c0:	ldr	x1, [sp, #40]
  41c6c4:	bl	401db0 <strcat@plt>
  41c6c8:	ldr	x0, [sp, #56]
  41c6cc:	ldr	x0, [x0]
  41c6d0:	bl	4019b0 <strlen@plt>
  41c6d4:	mov	w1, w0
  41c6d8:	ldr	x0, [sp, #56]
  41c6dc:	str	w1, [x0, #8]
  41c6e0:	nop
  41c6e4:	ldr	x19, [sp, #16]
  41c6e8:	ldp	x29, x30, [sp], #80
  41c6ec:	ret
  41c6f0:	stp	x29, x30, [sp, #-32]!
  41c6f4:	mov	x29, sp
  41c6f8:	str	x0, [sp, #24]
  41c6fc:	ldr	x0, [sp, #24]
  41c700:	ldr	x0, [x0]
  41c704:	cmp	x0, #0x0
  41c708:	b.eq	41c718 <_ZdlPvm@@Base+0x808>  // b.none
  41c70c:	ldr	x0, [sp, #24]
  41c710:	ldr	x0, [x0]
  41c714:	bl	401c20 <_ZdaPv@plt>
  41c718:	nop
  41c71c:	ldp	x29, x30, [sp], #32
  41c720:	ret
  41c724:	stp	x29, x30, [sp, #-64]!
  41c728:	mov	x29, sp
  41c72c:	str	x0, [sp, #24]
  41c730:	str	x1, [sp, #16]
  41c734:	ldr	x0, [sp, #24]
  41c738:	ldr	x0, [x0]
  41c73c:	str	x0, [sp, #48]
  41c740:	ldr	x0, [sp, #48]
  41c744:	bl	4019b0 <strlen@plt>
  41c748:	str	w0, [sp, #44]
  41c74c:	ldr	x0, [sp, #16]
  41c750:	bl	4019b0 <strlen@plt>
  41c754:	str	w0, [sp, #40]
  41c758:	ldr	w1, [sp, #44]
  41c75c:	ldr	w0, [sp, #40]
  41c760:	add	w0, w1, w0
  41c764:	add	w0, w0, #0x2
  41c768:	mov	w0, w0
  41c76c:	bl	401960 <_Znam@plt>
  41c770:	mov	x1, x0
  41c774:	ldr	x0, [sp, #24]
  41c778:	str	x1, [x0]
  41c77c:	ldr	x0, [sp, #24]
  41c780:	ldr	x3, [x0]
  41c784:	ldr	x0, [sp, #24]
  41c788:	ldr	w0, [x0, #8]
  41c78c:	ldr	w1, [sp, #44]
  41c790:	sub	w0, w1, w0
  41c794:	mov	w0, w0
  41c798:	mov	x2, x0
  41c79c:	ldr	x1, [sp, #48]
  41c7a0:	mov	x0, x3
  41c7a4:	bl	401980 <memcpy@plt>
  41c7a8:	ldr	x0, [sp, #24]
  41c7ac:	ldr	x0, [x0]
  41c7b0:	str	x0, [sp, #56]
  41c7b4:	ldr	x0, [sp, #24]
  41c7b8:	ldr	w0, [x0, #8]
  41c7bc:	ldr	w1, [sp, #44]
  41c7c0:	sub	w0, w1, w0
  41c7c4:	mov	w0, w0
  41c7c8:	ldr	x1, [sp, #56]
  41c7cc:	add	x0, x1, x0
  41c7d0:	str	x0, [sp, #56]
  41c7d4:	ldr	x0, [sp, #24]
  41c7d8:	ldr	w0, [x0, #8]
  41c7dc:	cmp	w0, #0x0
  41c7e0:	b.ne	41c7f8 <_ZdlPvm@@Base+0x8e8>  // b.any
  41c7e4:	ldr	x0, [sp, #56]
  41c7e8:	add	x1, x0, #0x1
  41c7ec:	str	x1, [sp, #56]
  41c7f0:	mov	w1, #0x3a                  	// #58
  41c7f4:	strb	w1, [x0]
  41c7f8:	ldr	w0, [sp, #40]
  41c7fc:	mov	x2, x0
  41c800:	ldr	x1, [sp, #16]
  41c804:	ldr	x0, [sp, #56]
  41c808:	bl	401980 <memcpy@plt>
  41c80c:	ldr	w0, [sp, #40]
  41c810:	ldr	x1, [sp, #56]
  41c814:	add	x0, x1, x0
  41c818:	str	x0, [sp, #56]
  41c81c:	ldr	x0, [sp, #24]
  41c820:	ldr	w0, [x0, #8]
  41c824:	cmp	w0, #0x0
  41c828:	b.eq	41c88c <_ZdlPvm@@Base+0x97c>  // b.none
  41c82c:	ldr	x0, [sp, #56]
  41c830:	add	x1, x0, #0x1
  41c834:	str	x1, [sp, #56]
  41c838:	mov	w1, #0x3a                  	// #58
  41c83c:	strb	w1, [x0]
  41c840:	ldr	w1, [sp, #44]
  41c844:	ldr	x0, [sp, #24]
  41c848:	ldr	w0, [x0, #8]
  41c84c:	mov	w0, w0
  41c850:	sub	x0, x1, x0
  41c854:	ldr	x1, [sp, #48]
  41c858:	add	x1, x1, x0
  41c85c:	ldr	x0, [sp, #24]
  41c860:	ldr	w0, [x0, #8]
  41c864:	mov	w0, w0
  41c868:	mov	x2, x0
  41c86c:	ldr	x0, [sp, #56]
  41c870:	bl	401980 <memcpy@plt>
  41c874:	ldr	x0, [sp, #24]
  41c878:	ldr	w0, [x0, #8]
  41c87c:	mov	w0, w0
  41c880:	ldr	x1, [sp, #56]
  41c884:	add	x0, x1, x0
  41c888:	str	x0, [sp, #56]
  41c88c:	ldr	x0, [sp, #56]
  41c890:	add	x1, x0, #0x1
  41c894:	str	x1, [sp, #56]
  41c898:	strb	wzr, [x0]
  41c89c:	ldr	x0, [sp, #48]
  41c8a0:	cmp	x0, #0x0
  41c8a4:	b.eq	41c8b0 <_ZdlPvm@@Base+0x9a0>  // b.none
  41c8a8:	ldr	x0, [sp, #48]
  41c8ac:	bl	401c20 <_ZdaPv@plt>
  41c8b0:	nop
  41c8b4:	ldp	x29, x30, [sp], #64
  41c8b8:	ret
  41c8bc:	stp	x29, x30, [sp, #-112]!
  41c8c0:	mov	x29, sp
  41c8c4:	str	x0, [sp, #40]
  41c8c8:	str	x1, [sp, #32]
  41c8cc:	str	x2, [sp, #24]
  41c8d0:	ldr	x0, [sp, #32]
  41c8d4:	cmp	x0, #0x0
  41c8d8:	cset	w0, ne  // ne = any
  41c8dc:	and	w0, w0, #0xff
  41c8e0:	mov	w3, w0
  41c8e4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41c8e8:	add	x2, x0, #0xa00
  41c8ec:	mov	w1, #0x61                  	// #97
  41c8f0:	mov	w0, w3
  41c8f4:	bl	408a68 <sqrt@plt+0x6c88>
  41c8f8:	ldr	x0, [sp, #32]
  41c8fc:	ldrb	w0, [x0]
  41c900:	cmp	w0, #0x2f
  41c904:	b.eq	41c91c <_ZdlPvm@@Base+0xa0c>  // b.none
  41c908:	ldr	x0, [sp, #40]
  41c90c:	ldr	x0, [x0]
  41c910:	ldrb	w0, [x0]
  41c914:	cmp	w0, #0x0
  41c918:	b.ne	41c96c <_ZdlPvm@@Base+0xa5c>  // b.any
  41c91c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41c920:	add	x1, x0, #0xa28
  41c924:	ldr	x0, [sp, #32]
  41c928:	bl	401c50 <fopen@plt>
  41c92c:	str	x0, [sp, #56]
  41c930:	ldr	x0, [sp, #56]
  41c934:	cmp	x0, #0x0
  41c938:	b.eq	41c964 <_ZdlPvm@@Base+0xa54>  // b.none
  41c93c:	ldr	x0, [sp, #24]
  41c940:	cmp	x0, #0x0
  41c944:	b.eq	41c95c <_ZdlPvm@@Base+0xa4c>  // b.none
  41c948:	ldr	x0, [sp, #32]
  41c94c:	bl	41e110 <_ZdlPvm@@Base+0x2200>
  41c950:	mov	x1, x0
  41c954:	ldr	x0, [sp, #24]
  41c958:	str	x1, [x0]
  41c95c:	ldr	x0, [sp, #56]
  41c960:	b	41cb28 <_ZdlPvm@@Base+0xc18>
  41c964:	mov	x0, #0x0                   	// #0
  41c968:	b	41cb28 <_ZdlPvm@@Base+0xc18>
  41c96c:	ldr	x0, [sp, #32]
  41c970:	bl	4019b0 <strlen@plt>
  41c974:	str	w0, [sp, #92]
  41c978:	ldr	x0, [sp, #40]
  41c97c:	ldr	x0, [x0]
  41c980:	str	x0, [sp, #104]
  41c984:	mov	w1, #0x3a                  	// #58
  41c988:	ldr	x0, [sp, #104]
  41c98c:	bl	401a50 <strchr@plt>
  41c990:	str	x0, [sp, #96]
  41c994:	ldr	x0, [sp, #96]
  41c998:	cmp	x0, #0x0
  41c99c:	b.ne	41c9b0 <_ZdlPvm@@Base+0xaa0>  // b.any
  41c9a0:	mov	w1, #0x0                   	// #0
  41c9a4:	ldr	x0, [sp, #104]
  41c9a8:	bl	401a50 <strchr@plt>
  41c9ac:	str	x0, [sp, #96]
  41c9b0:	ldr	x1, [sp, #96]
  41c9b4:	ldr	x0, [sp, #104]
  41c9b8:	cmp	x1, x0
  41c9bc:	b.ls	41c9ec <_ZdlPvm@@Base+0xadc>  // b.plast
  41c9c0:	ldr	x0, [sp, #96]
  41c9c4:	sub	x0, x0, #0x1
  41c9c8:	ldrb	w0, [x0]
  41c9cc:	mov	w1, w0
  41c9d0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41c9d4:	add	x0, x0, #0xa30
  41c9d8:	bl	401a50 <strchr@plt>
  41c9dc:	cmp	x0, #0x0
  41c9e0:	b.ne	41c9ec <_ZdlPvm@@Base+0xadc>  // b.any
  41c9e4:	mov	w0, #0x1                   	// #1
  41c9e8:	b	41c9f0 <_ZdlPvm@@Base+0xae0>
  41c9ec:	mov	w0, #0x0                   	// #0
  41c9f0:	str	w0, [sp, #88]
  41c9f4:	ldr	x1, [sp, #96]
  41c9f8:	ldr	x0, [sp, #104]
  41c9fc:	sub	x1, x1, x0
  41ca00:	ldrsw	x0, [sp, #88]
  41ca04:	add	x1, x1, x0
  41ca08:	ldr	w0, [sp, #92]
  41ca0c:	add	x0, x1, x0
  41ca10:	add	x0, x0, #0x1
  41ca14:	bl	401960 <_Znam@plt>
  41ca18:	str	x0, [sp, #80]
  41ca1c:	ldr	x1, [sp, #96]
  41ca20:	ldr	x0, [sp, #104]
  41ca24:	sub	x0, x1, x0
  41ca28:	mov	x2, x0
  41ca2c:	ldr	x1, [sp, #104]
  41ca30:	ldr	x0, [sp, #80]
  41ca34:	bl	401980 <memcpy@plt>
  41ca38:	ldr	w0, [sp, #88]
  41ca3c:	cmp	w0, #0x0
  41ca40:	b.eq	41ca64 <_ZdlPvm@@Base+0xb54>  // b.none
  41ca44:	ldr	x1, [sp, #96]
  41ca48:	ldr	x0, [sp, #104]
  41ca4c:	sub	x0, x1, x0
  41ca50:	mov	x1, x0
  41ca54:	ldr	x0, [sp, #80]
  41ca58:	add	x0, x0, x1
  41ca5c:	mov	w1, #0x2f                  	// #47
  41ca60:	strb	w1, [x0]
  41ca64:	ldr	x1, [sp, #96]
  41ca68:	ldr	x0, [sp, #104]
  41ca6c:	sub	x0, x1, x0
  41ca70:	mov	x1, x0
  41ca74:	ldrsw	x0, [sp, #88]
  41ca78:	add	x0, x1, x0
  41ca7c:	ldr	x1, [sp, #80]
  41ca80:	add	x0, x1, x0
  41ca84:	ldr	x1, [sp, #32]
  41ca88:	bl	401a90 <strcpy@plt>
  41ca8c:	ldr	x0, [sp, #80]
  41ca90:	bl	41e110 <_ZdlPvm@@Base+0x2200>
  41ca94:	str	x0, [sp, #72]
  41ca98:	ldr	x0, [sp, #80]
  41ca9c:	cmp	x0, #0x0
  41caa0:	b.eq	41caac <_ZdlPvm@@Base+0xb9c>  // b.none
  41caa4:	ldr	x0, [sp, #80]
  41caa8:	bl	401c20 <_ZdaPv@plt>
  41caac:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41cab0:	add	x1, x0, #0xa28
  41cab4:	ldr	x0, [sp, #72]
  41cab8:	bl	401c50 <fopen@plt>
  41cabc:	str	x0, [sp, #64]
  41cac0:	ldr	x0, [sp, #64]
  41cac4:	cmp	x0, #0x0
  41cac8:	b.eq	41caf8 <_ZdlPvm@@Base+0xbe8>  // b.none
  41cacc:	ldr	x0, [sp, #24]
  41cad0:	cmp	x0, #0x0
  41cad4:	b.eq	41cae8 <_ZdlPvm@@Base+0xbd8>  // b.none
  41cad8:	ldr	x0, [sp, #24]
  41cadc:	ldr	x1, [sp, #72]
  41cae0:	str	x1, [x0]
  41cae4:	b	41caf0 <_ZdlPvm@@Base+0xbe0>
  41cae8:	ldr	x0, [sp, #72]
  41caec:	bl	401a40 <free@plt>
  41caf0:	ldr	x0, [sp, #64]
  41caf4:	b	41cb28 <_ZdlPvm@@Base+0xc18>
  41caf8:	ldr	x0, [sp, #72]
  41cafc:	bl	401a40 <free@plt>
  41cb00:	ldr	x0, [sp, #96]
  41cb04:	ldrb	w0, [x0]
  41cb08:	cmp	w0, #0x0
  41cb0c:	b.eq	41cb20 <_ZdlPvm@@Base+0xc10>  // b.none
  41cb10:	ldr	x0, [sp, #96]
  41cb14:	add	x0, x0, #0x1
  41cb18:	str	x0, [sp, #104]
  41cb1c:	b	41c984 <_ZdlPvm@@Base+0xa74>
  41cb20:	nop
  41cb24:	mov	x0, #0x0                   	// #0
  41cb28:	ldp	x29, x30, [sp], #112
  41cb2c:	ret
  41cb30:	stp	x29, x30, [sp, #-128]!
  41cb34:	mov	x29, sp
  41cb38:	str	x0, [sp, #40]
  41cb3c:	str	x1, [sp, #32]
  41cb40:	str	x2, [sp, #24]
  41cb44:	str	x3, [sp, #16]
  41cb48:	ldr	x0, [sp, #16]
  41cb4c:	cmp	x0, #0x0
  41cb50:	b.ne	41cb60 <_ZdlPvm@@Base+0xc50>  // b.any
  41cb54:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41cb58:	add	x0, x0, #0xa28
  41cb5c:	str	x0, [sp, #16]
  41cb60:	mov	w1, #0x72                  	// #114
  41cb64:	ldr	x0, [sp, #16]
  41cb68:	bl	401a50 <strchr@plt>
  41cb6c:	cmp	x0, #0x0
  41cb70:	cset	w0, ne  // ne = any
  41cb74:	strb	w0, [sp, #111]
  41cb78:	ldr	x0, [sp, #32]
  41cb7c:	cmp	x0, #0x0
  41cb80:	b.eq	41cb9c <_ZdlPvm@@Base+0xc8c>  // b.none
  41cb84:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41cb88:	add	x1, x0, #0xa38
  41cb8c:	ldr	x0, [sp, #32]
  41cb90:	bl	401c70 <strcmp@plt>
  41cb94:	cmp	w0, #0x0
  41cb98:	b.ne	41cc04 <_ZdlPvm@@Base+0xcf4>  // b.any
  41cb9c:	ldr	x0, [sp, #24]
  41cba0:	cmp	x0, #0x0
  41cba4:	b.eq	41cbd8 <_ZdlPvm@@Base+0xcc8>  // b.none
  41cba8:	ldrb	w0, [sp, #111]
  41cbac:	cmp	w0, #0x0
  41cbb0:	b.eq	41cbc0 <_ZdlPvm@@Base+0xcb0>  // b.none
  41cbb4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41cbb8:	add	x0, x0, #0xa40
  41cbbc:	b	41cbc8 <_ZdlPvm@@Base+0xcb8>
  41cbc0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41cbc4:	add	x0, x0, #0xa48
  41cbc8:	bl	41e110 <_ZdlPvm@@Base+0x2200>
  41cbcc:	mov	x1, x0
  41cbd0:	ldr	x0, [sp, #24]
  41cbd4:	str	x1, [x0]
  41cbd8:	ldrb	w0, [sp, #111]
  41cbdc:	cmp	w0, #0x0
  41cbe0:	b.eq	41cbf4 <_ZdlPvm@@Base+0xce4>  // b.none
  41cbe4:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41cbe8:	add	x0, x0, #0x320
  41cbec:	ldr	x0, [x0]
  41cbf0:	b	41ce80 <_ZdlPvm@@Base+0xf70>
  41cbf4:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41cbf8:	add	x0, x0, #0x328
  41cbfc:	ldr	x0, [x0]
  41cc00:	b	41ce80 <_ZdlPvm@@Base+0xf70>
  41cc04:	ldrb	w0, [sp, #111]
  41cc08:	eor	w0, w0, #0x1
  41cc0c:	and	w0, w0, #0xff
  41cc10:	cmp	w0, #0x0
  41cc14:	b.ne	41cc3c <_ZdlPvm@@Base+0xd2c>  // b.any
  41cc18:	ldr	x0, [sp, #32]
  41cc1c:	ldrb	w0, [x0]
  41cc20:	cmp	w0, #0x2f
  41cc24:	b.eq	41cc3c <_ZdlPvm@@Base+0xd2c>  // b.none
  41cc28:	ldr	x0, [sp, #40]
  41cc2c:	ldr	x0, [x0]
  41cc30:	ldrb	w0, [x0]
  41cc34:	cmp	w0, #0x0
  41cc38:	b.ne	41cc88 <_ZdlPvm@@Base+0xd78>  // b.any
  41cc3c:	ldr	x1, [sp, #16]
  41cc40:	ldr	x0, [sp, #32]
  41cc44:	bl	401c50 <fopen@plt>
  41cc48:	str	x0, [sp, #56]
  41cc4c:	ldr	x0, [sp, #56]
  41cc50:	cmp	x0, #0x0
  41cc54:	b.eq	41cc80 <_ZdlPvm@@Base+0xd70>  // b.none
  41cc58:	ldr	x0, [sp, #24]
  41cc5c:	cmp	x0, #0x0
  41cc60:	b.eq	41cc78 <_ZdlPvm@@Base+0xd68>  // b.none
  41cc64:	ldr	x0, [sp, #32]
  41cc68:	bl	41e110 <_ZdlPvm@@Base+0x2200>
  41cc6c:	mov	x1, x0
  41cc70:	ldr	x0, [sp, #24]
  41cc74:	str	x1, [x0]
  41cc78:	ldr	x0, [sp, #56]
  41cc7c:	b	41ce80 <_ZdlPvm@@Base+0xf70>
  41cc80:	mov	x0, #0x0                   	// #0
  41cc84:	b	41ce80 <_ZdlPvm@@Base+0xf70>
  41cc88:	ldr	x0, [sp, #32]
  41cc8c:	bl	4019b0 <strlen@plt>
  41cc90:	str	w0, [sp, #104]
  41cc94:	ldr	x0, [sp, #40]
  41cc98:	ldr	x0, [x0]
  41cc9c:	str	x0, [sp, #120]
  41cca0:	mov	w1, #0x3a                  	// #58
  41cca4:	ldr	x0, [sp, #120]
  41cca8:	bl	401a50 <strchr@plt>
  41ccac:	str	x0, [sp, #112]
  41ccb0:	ldr	x0, [sp, #112]
  41ccb4:	cmp	x0, #0x0
  41ccb8:	b.ne	41cccc <_ZdlPvm@@Base+0xdbc>  // b.any
  41ccbc:	mov	w1, #0x0                   	// #0
  41ccc0:	ldr	x0, [sp, #120]
  41ccc4:	bl	401a50 <strchr@plt>
  41ccc8:	str	x0, [sp, #112]
  41cccc:	ldr	x1, [sp, #112]
  41ccd0:	ldr	x0, [sp, #120]
  41ccd4:	cmp	x1, x0
  41ccd8:	b.ls	41cd08 <_ZdlPvm@@Base+0xdf8>  // b.plast
  41ccdc:	ldr	x0, [sp, #112]
  41cce0:	sub	x0, x0, #0x1
  41cce4:	ldrb	w0, [x0]
  41cce8:	mov	w1, w0
  41ccec:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41ccf0:	add	x0, x0, #0xa30
  41ccf4:	bl	401a50 <strchr@plt>
  41ccf8:	cmp	x0, #0x0
  41ccfc:	b.ne	41cd08 <_ZdlPvm@@Base+0xdf8>  // b.any
  41cd00:	mov	w0, #0x1                   	// #1
  41cd04:	b	41cd0c <_ZdlPvm@@Base+0xdfc>
  41cd08:	mov	w0, #0x0                   	// #0
  41cd0c:	str	w0, [sp, #100]
  41cd10:	ldr	x1, [sp, #112]
  41cd14:	ldr	x0, [sp, #120]
  41cd18:	sub	x1, x1, x0
  41cd1c:	ldrsw	x0, [sp, #100]
  41cd20:	add	x1, x1, x0
  41cd24:	ldr	w0, [sp, #104]
  41cd28:	add	x0, x1, x0
  41cd2c:	add	x0, x0, #0x1
  41cd30:	bl	401960 <_Znam@plt>
  41cd34:	str	x0, [sp, #88]
  41cd38:	ldr	x1, [sp, #112]
  41cd3c:	ldr	x0, [sp, #120]
  41cd40:	sub	x0, x1, x0
  41cd44:	mov	x2, x0
  41cd48:	ldr	x1, [sp, #120]
  41cd4c:	ldr	x0, [sp, #88]
  41cd50:	bl	401980 <memcpy@plt>
  41cd54:	ldr	w0, [sp, #100]
  41cd58:	cmp	w0, #0x0
  41cd5c:	b.eq	41cd80 <_ZdlPvm@@Base+0xe70>  // b.none
  41cd60:	ldr	x1, [sp, #112]
  41cd64:	ldr	x0, [sp, #120]
  41cd68:	sub	x0, x1, x0
  41cd6c:	mov	x1, x0
  41cd70:	ldr	x0, [sp, #88]
  41cd74:	add	x0, x0, x1
  41cd78:	mov	w1, #0x2f                  	// #47
  41cd7c:	strb	w1, [x0]
  41cd80:	ldr	x1, [sp, #112]
  41cd84:	ldr	x0, [sp, #120]
  41cd88:	sub	x0, x1, x0
  41cd8c:	mov	x1, x0
  41cd90:	ldrsw	x0, [sp, #100]
  41cd94:	add	x0, x1, x0
  41cd98:	ldr	x1, [sp, #88]
  41cd9c:	add	x0, x1, x0
  41cda0:	ldr	x1, [sp, #32]
  41cda4:	bl	401a90 <strcpy@plt>
  41cda8:	ldr	x0, [sp, #88]
  41cdac:	bl	41e110 <_ZdlPvm@@Base+0x2200>
  41cdb0:	str	x0, [sp, #80]
  41cdb4:	ldr	x0, [sp, #88]
  41cdb8:	cmp	x0, #0x0
  41cdbc:	b.eq	41cdc8 <_ZdlPvm@@Base+0xeb8>  // b.none
  41cdc0:	ldr	x0, [sp, #88]
  41cdc4:	bl	401c20 <_ZdaPv@plt>
  41cdc8:	ldr	x1, [sp, #16]
  41cdcc:	ldr	x0, [sp, #80]
  41cdd0:	bl	401c50 <fopen@plt>
  41cdd4:	str	x0, [sp, #72]
  41cdd8:	ldr	x0, [sp, #72]
  41cddc:	cmp	x0, #0x0
  41cde0:	b.eq	41ce10 <_ZdlPvm@@Base+0xf00>  // b.none
  41cde4:	ldr	x0, [sp, #24]
  41cde8:	cmp	x0, #0x0
  41cdec:	b.eq	41ce00 <_ZdlPvm@@Base+0xef0>  // b.none
  41cdf0:	ldr	x0, [sp, #24]
  41cdf4:	ldr	x1, [sp, #80]
  41cdf8:	str	x1, [x0]
  41cdfc:	b	41ce08 <_ZdlPvm@@Base+0xef8>
  41ce00:	ldr	x0, [sp, #80]
  41ce04:	bl	401a40 <free@plt>
  41ce08:	ldr	x0, [sp, #72]
  41ce0c:	b	41ce80 <_ZdlPvm@@Base+0xf70>
  41ce10:	bl	401c30 <__errno_location@plt>
  41ce14:	ldr	w0, [x0]
  41ce18:	str	w0, [sp, #68]
  41ce1c:	ldr	x0, [sp, #80]
  41ce20:	bl	401a40 <free@plt>
  41ce24:	ldr	w0, [sp, #68]
  41ce28:	cmp	w0, #0x2
  41ce2c:	b.eq	41ce48 <_ZdlPvm@@Base+0xf38>  // b.none
  41ce30:	bl	401c30 <__errno_location@plt>
  41ce34:	mov	x1, x0
  41ce38:	ldr	w0, [sp, #68]
  41ce3c:	str	w0, [x1]
  41ce40:	mov	x0, #0x0                   	// #0
  41ce44:	b	41ce80 <_ZdlPvm@@Base+0xf70>
  41ce48:	ldr	x0, [sp, #112]
  41ce4c:	ldrb	w0, [x0]
  41ce50:	cmp	w0, #0x0
  41ce54:	b.eq	41ce68 <_ZdlPvm@@Base+0xf58>  // b.none
  41ce58:	ldr	x0, [sp, #112]
  41ce5c:	add	x0, x0, #0x1
  41ce60:	str	x0, [sp, #120]
  41ce64:	b	41cca0 <_ZdlPvm@@Base+0xd90>
  41ce68:	nop
  41ce6c:	bl	401c30 <__errno_location@plt>
  41ce70:	mov	x1, x0
  41ce74:	mov	w0, #0x2                   	// #2
  41ce78:	str	w0, [x1]
  41ce7c:	mov	x0, #0x0                   	// #0
  41ce80:	ldp	x29, x30, [sp], #128
  41ce84:	ret
  41ce88:	stp	x29, x30, [sp, #-32]!
  41ce8c:	mov	x29, sp
  41ce90:	str	w0, [sp, #28]
  41ce94:	str	x1, [sp, #16]
  41ce98:	ldr	w0, [sp, #28]
  41ce9c:	cmp	w0, #0x0
  41cea0:	b.ne	41ceb4 <_ZdlPvm@@Base+0xfa4>  // b.any
  41cea4:	ldr	x0, [sp, #16]
  41cea8:	str	wzr, [x0]
  41ceac:	mov	x0, #0x0                   	// #0
  41ceb0:	b	41ced4 <_ZdlPvm@@Base+0xfc4>
  41ceb4:	ldr	w0, [sp, #28]
  41ceb8:	lsl	w1, w0, #1
  41cebc:	ldr	x0, [sp, #16]
  41cec0:	str	w1, [x0]
  41cec4:	ldr	x0, [sp, #16]
  41cec8:	ldr	w0, [x0]
  41cecc:	sxtw	x0, w0
  41ced0:	bl	401960 <_Znam@plt>
  41ced4:	ldp	x29, x30, [sp], #32
  41ced8:	ret
  41cedc:	stp	x29, x30, [sp, #-32]!
  41cee0:	mov	x29, sp
  41cee4:	str	x0, [sp, #24]
  41cee8:	str	w1, [sp, #20]
  41ceec:	ldr	x0, [sp, #24]
  41cef0:	cmp	x0, #0x0
  41cef4:	b.eq	41cf00 <_ZdlPvm@@Base+0xff0>  // b.none
  41cef8:	ldr	x0, [sp, #24]
  41cefc:	bl	401c20 <_ZdaPv@plt>
  41cf00:	nop
  41cf04:	ldp	x29, x30, [sp], #32
  41cf08:	ret
  41cf0c:	stp	x29, x30, [sp, #-48]!
  41cf10:	mov	x29, sp
  41cf14:	str	x0, [sp, #40]
  41cf18:	str	w1, [sp, #36]
  41cf1c:	str	w2, [sp, #32]
  41cf20:	str	x3, [sp, #24]
  41cf24:	ldr	w1, [sp, #36]
  41cf28:	ldr	w0, [sp, #32]
  41cf2c:	cmp	w1, w0
  41cf30:	b.lt	41cf48 <_ZdlPvm@@Base+0x1038>  // b.tstop
  41cf34:	ldr	x0, [sp, #24]
  41cf38:	ldr	w1, [sp, #36]
  41cf3c:	str	w1, [x0]
  41cf40:	ldr	x0, [sp, #40]
  41cf44:	b	41cf98 <_ZdlPvm@@Base+0x1088>
  41cf48:	ldr	x0, [sp, #40]
  41cf4c:	cmp	x0, #0x0
  41cf50:	b.eq	41cf5c <_ZdlPvm@@Base+0x104c>  // b.none
  41cf54:	ldr	x0, [sp, #40]
  41cf58:	bl	401c20 <_ZdaPv@plt>
  41cf5c:	ldr	w0, [sp, #32]
  41cf60:	cmp	w0, #0x0
  41cf64:	b.ne	41cf78 <_ZdlPvm@@Base+0x1068>  // b.any
  41cf68:	ldr	x0, [sp, #24]
  41cf6c:	str	wzr, [x0]
  41cf70:	mov	x0, #0x0                   	// #0
  41cf74:	b	41cf98 <_ZdlPvm@@Base+0x1088>
  41cf78:	ldr	w0, [sp, #32]
  41cf7c:	lsl	w1, w0, #1
  41cf80:	ldr	x0, [sp, #24]
  41cf84:	str	w1, [x0]
  41cf88:	ldr	x0, [sp, #24]
  41cf8c:	ldr	w0, [x0]
  41cf90:	sxtw	x0, w0
  41cf94:	bl	401960 <_Znam@plt>
  41cf98:	ldp	x29, x30, [sp], #48
  41cf9c:	ret
  41cfa0:	stp	x29, x30, [sp, #-64]!
  41cfa4:	mov	x29, sp
  41cfa8:	str	x0, [sp, #40]
  41cfac:	str	w1, [sp, #36]
  41cfb0:	str	w2, [sp, #32]
  41cfb4:	str	w3, [sp, #28]
  41cfb8:	str	x4, [sp, #16]
  41cfbc:	ldr	w1, [sp, #36]
  41cfc0:	ldr	w0, [sp, #28]
  41cfc4:	cmp	w1, w0
  41cfc8:	b.lt	41cfe0 <_ZdlPvm@@Base+0x10d0>  // b.tstop
  41cfcc:	ldr	x0, [sp, #16]
  41cfd0:	ldr	w1, [sp, #36]
  41cfd4:	str	w1, [x0]
  41cfd8:	ldr	x0, [sp, #40]
  41cfdc:	b	41d07c <_ZdlPvm@@Base+0x116c>
  41cfe0:	ldr	w0, [sp, #28]
  41cfe4:	cmp	w0, #0x0
  41cfe8:	b.ne	41d010 <_ZdlPvm@@Base+0x1100>  // b.any
  41cfec:	ldr	x0, [sp, #40]
  41cff0:	cmp	x0, #0x0
  41cff4:	b.eq	41d000 <_ZdlPvm@@Base+0x10f0>  // b.none
  41cff8:	ldr	x0, [sp, #40]
  41cffc:	bl	401c20 <_ZdaPv@plt>
  41d000:	ldr	x0, [sp, #16]
  41d004:	str	wzr, [x0]
  41d008:	mov	x0, #0x0                   	// #0
  41d00c:	b	41d07c <_ZdlPvm@@Base+0x116c>
  41d010:	ldr	w0, [sp, #28]
  41d014:	lsl	w1, w0, #1
  41d018:	ldr	x0, [sp, #16]
  41d01c:	str	w1, [x0]
  41d020:	ldr	x0, [sp, #16]
  41d024:	ldr	w0, [x0]
  41d028:	sxtw	x0, w0
  41d02c:	bl	401960 <_Znam@plt>
  41d030:	str	x0, [sp, #56]
  41d034:	ldr	w1, [sp, #32]
  41d038:	ldr	w0, [sp, #28]
  41d03c:	cmp	w1, w0
  41d040:	b.ge	41d064 <_ZdlPvm@@Base+0x1154>  // b.tcont
  41d044:	ldr	w0, [sp, #32]
  41d048:	cmp	w0, #0x0
  41d04c:	b.eq	41d064 <_ZdlPvm@@Base+0x1154>  // b.none
  41d050:	ldrsw	x0, [sp, #32]
  41d054:	mov	x2, x0
  41d058:	ldr	x1, [sp, #40]
  41d05c:	ldr	x0, [sp, #56]
  41d060:	bl	401980 <memcpy@plt>
  41d064:	ldr	x0, [sp, #40]
  41d068:	cmp	x0, #0x0
  41d06c:	b.eq	41d078 <_ZdlPvm@@Base+0x1168>  // b.none
  41d070:	ldr	x0, [sp, #40]
  41d074:	bl	401c20 <_ZdaPv@plt>
  41d078:	ldr	x0, [sp, #56]
  41d07c:	ldp	x29, x30, [sp], #64
  41d080:	ret
  41d084:	sub	sp, sp, #0x10
  41d088:	str	x0, [sp, #8]
  41d08c:	ldr	x0, [sp, #8]
  41d090:	str	xzr, [x0]
  41d094:	ldr	x0, [sp, #8]
  41d098:	str	wzr, [x0, #8]
  41d09c:	ldr	x0, [sp, #8]
  41d0a0:	str	wzr, [x0, #12]
  41d0a4:	nop
  41d0a8:	add	sp, sp, #0x10
  41d0ac:	ret
  41d0b0:	stp	x29, x30, [sp, #-48]!
  41d0b4:	mov	x29, sp
  41d0b8:	str	x0, [sp, #40]
  41d0bc:	str	x1, [sp, #32]
  41d0c0:	str	w2, [sp, #28]
  41d0c4:	ldr	x0, [sp, #40]
  41d0c8:	ldr	w1, [sp, #28]
  41d0cc:	str	w1, [x0, #8]
  41d0d0:	ldr	w0, [sp, #28]
  41d0d4:	mvn	w0, w0
  41d0d8:	lsr	w0, w0, #31
  41d0dc:	and	w0, w0, #0xff
  41d0e0:	mov	w3, w0
  41d0e4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41d0e8:	add	x2, x0, #0xa58
  41d0ec:	mov	w1, #0x57                  	// #87
  41d0f0:	mov	w0, w3
  41d0f4:	bl	408a68 <sqrt@plt+0x6c88>
  41d0f8:	ldr	x0, [sp, #40]
  41d0fc:	add	x0, x0, #0xc
  41d100:	mov	x1, x0
  41d104:	ldr	w0, [sp, #28]
  41d108:	bl	41ce88 <_ZdlPvm@@Base+0xf78>
  41d10c:	mov	x1, x0
  41d110:	ldr	x0, [sp, #40]
  41d114:	str	x1, [x0]
  41d118:	ldr	w0, [sp, #28]
  41d11c:	cmp	w0, #0x0
  41d120:	b.eq	41d13c <_ZdlPvm@@Base+0x122c>  // b.none
  41d124:	ldr	x0, [sp, #40]
  41d128:	ldr	x0, [x0]
  41d12c:	ldrsw	x1, [sp, #28]
  41d130:	mov	x2, x1
  41d134:	ldr	x1, [sp, #32]
  41d138:	bl	401980 <memcpy@plt>
  41d13c:	nop
  41d140:	ldp	x29, x30, [sp], #48
  41d144:	ret
  41d148:	stp	x29, x30, [sp, #-32]!
  41d14c:	mov	x29, sp
  41d150:	str	x0, [sp, #24]
  41d154:	str	x1, [sp, #16]
  41d158:	ldr	x0, [sp, #16]
  41d15c:	cmp	x0, #0x0
  41d160:	b.ne	41d180 <_ZdlPvm@@Base+0x1270>  // b.any
  41d164:	ldr	x0, [sp, #24]
  41d168:	str	wzr, [x0, #8]
  41d16c:	ldr	x0, [sp, #24]
  41d170:	str	xzr, [x0]
  41d174:	ldr	x0, [sp, #24]
  41d178:	str	wzr, [x0, #12]
  41d17c:	b	41d1f0 <_ZdlPvm@@Base+0x12e0>
  41d180:	ldr	x0, [sp, #16]
  41d184:	bl	4019b0 <strlen@plt>
  41d188:	mov	w1, w0
  41d18c:	ldr	x0, [sp, #24]
  41d190:	str	w1, [x0, #8]
  41d194:	ldr	x0, [sp, #24]
  41d198:	ldr	w2, [x0, #8]
  41d19c:	ldr	x0, [sp, #24]
  41d1a0:	add	x0, x0, #0xc
  41d1a4:	mov	x1, x0
  41d1a8:	mov	w0, w2
  41d1ac:	bl	41ce88 <_ZdlPvm@@Base+0xf78>
  41d1b0:	mov	x1, x0
  41d1b4:	ldr	x0, [sp, #24]
  41d1b8:	str	x1, [x0]
  41d1bc:	ldr	x0, [sp, #24]
  41d1c0:	ldr	w0, [x0, #8]
  41d1c4:	cmp	w0, #0x0
  41d1c8:	b.eq	41d1f0 <_ZdlPvm@@Base+0x12e0>  // b.none
  41d1cc:	ldr	x0, [sp, #24]
  41d1d0:	ldr	x3, [x0]
  41d1d4:	ldr	x0, [sp, #24]
  41d1d8:	ldr	w0, [x0, #8]
  41d1dc:	sxtw	x0, w0
  41d1e0:	mov	x2, x0
  41d1e4:	ldr	x1, [sp, #16]
  41d1e8:	mov	x0, x3
  41d1ec:	bl	401980 <memcpy@plt>
  41d1f0:	nop
  41d1f4:	ldp	x29, x30, [sp], #32
  41d1f8:	ret
  41d1fc:	stp	x29, x30, [sp, #-32]!
  41d200:	mov	x29, sp
  41d204:	str	x0, [sp, #24]
  41d208:	strb	w1, [sp, #23]
  41d20c:	ldr	x0, [sp, #24]
  41d210:	mov	w1, #0x1                   	// #1
  41d214:	str	w1, [x0, #8]
  41d218:	ldr	x0, [sp, #24]
  41d21c:	add	x0, x0, #0xc
  41d220:	mov	x1, x0
  41d224:	mov	w0, #0x1                   	// #1
  41d228:	bl	41ce88 <_ZdlPvm@@Base+0xf78>
  41d22c:	mov	x1, x0
  41d230:	ldr	x0, [sp, #24]
  41d234:	str	x1, [x0]
  41d238:	ldr	x0, [sp, #24]
  41d23c:	ldr	x0, [x0]
  41d240:	ldrb	w1, [sp, #23]
  41d244:	strb	w1, [x0]
  41d248:	nop
  41d24c:	ldp	x29, x30, [sp], #32
  41d250:	ret
  41d254:	stp	x29, x30, [sp, #-32]!
  41d258:	mov	x29, sp
  41d25c:	str	x0, [sp, #24]
  41d260:	str	x1, [sp, #16]
  41d264:	ldr	x0, [sp, #16]
  41d268:	ldr	w1, [x0, #8]
  41d26c:	ldr	x0, [sp, #24]
  41d270:	str	w1, [x0, #8]
  41d274:	ldr	x0, [sp, #24]
  41d278:	ldr	w2, [x0, #8]
  41d27c:	ldr	x0, [sp, #24]
  41d280:	add	x0, x0, #0xc
  41d284:	mov	x1, x0
  41d288:	mov	w0, w2
  41d28c:	bl	41ce88 <_ZdlPvm@@Base+0xf78>
  41d290:	mov	x1, x0
  41d294:	ldr	x0, [sp, #24]
  41d298:	str	x1, [x0]
  41d29c:	ldr	x0, [sp, #24]
  41d2a0:	ldr	w0, [x0, #8]
  41d2a4:	cmp	w0, #0x0
  41d2a8:	b.eq	41d2d4 <_ZdlPvm@@Base+0x13c4>  // b.none
  41d2ac:	ldr	x0, [sp, #24]
  41d2b0:	ldr	x3, [x0]
  41d2b4:	ldr	x0, [sp, #16]
  41d2b8:	ldr	x1, [x0]
  41d2bc:	ldr	x0, [sp, #24]
  41d2c0:	ldr	w0, [x0, #8]
  41d2c4:	sxtw	x0, w0
  41d2c8:	mov	x2, x0
  41d2cc:	mov	x0, x3
  41d2d0:	bl	401980 <memcpy@plt>
  41d2d4:	nop
  41d2d8:	ldp	x29, x30, [sp], #32
  41d2dc:	ret
  41d2e0:	stp	x29, x30, [sp, #-32]!
  41d2e4:	mov	x29, sp
  41d2e8:	str	x0, [sp, #24]
  41d2ec:	ldr	x0, [sp, #24]
  41d2f0:	ldr	x2, [x0]
  41d2f4:	ldr	x0, [sp, #24]
  41d2f8:	ldr	w0, [x0, #12]
  41d2fc:	mov	w1, w0
  41d300:	mov	x0, x2
  41d304:	bl	41cedc <_ZdlPvm@@Base+0xfcc>
  41d308:	nop
  41d30c:	ldp	x29, x30, [sp], #32
  41d310:	ret
  41d314:	stp	x29, x30, [sp, #-32]!
  41d318:	mov	x29, sp
  41d31c:	str	x0, [sp, #24]
  41d320:	str	x1, [sp, #16]
  41d324:	ldr	x0, [sp, #24]
  41d328:	ldr	x4, [x0]
  41d32c:	ldr	x0, [sp, #24]
  41d330:	ldr	w1, [x0, #12]
  41d334:	ldr	x0, [sp, #16]
  41d338:	ldr	w2, [x0, #8]
  41d33c:	ldr	x0, [sp, #24]
  41d340:	add	x0, x0, #0xc
  41d344:	mov	x3, x0
  41d348:	mov	x0, x4
  41d34c:	bl	41cf0c <_ZdlPvm@@Base+0xffc>
  41d350:	mov	x1, x0
  41d354:	ldr	x0, [sp, #24]
  41d358:	str	x1, [x0]
  41d35c:	ldr	x0, [sp, #16]
  41d360:	ldr	w1, [x0, #8]
  41d364:	ldr	x0, [sp, #24]
  41d368:	str	w1, [x0, #8]
  41d36c:	ldr	x0, [sp, #24]
  41d370:	ldr	w0, [x0, #8]
  41d374:	cmp	w0, #0x0
  41d378:	b.eq	41d3a4 <_ZdlPvm@@Base+0x1494>  // b.none
  41d37c:	ldr	x0, [sp, #24]
  41d380:	ldr	x3, [x0]
  41d384:	ldr	x0, [sp, #16]
  41d388:	ldr	x1, [x0]
  41d38c:	ldr	x0, [sp, #24]
  41d390:	ldr	w0, [x0, #8]
  41d394:	sxtw	x0, w0
  41d398:	mov	x2, x0
  41d39c:	mov	x0, x3
  41d3a0:	bl	401980 <memcpy@plt>
  41d3a4:	ldr	x0, [sp, #24]
  41d3a8:	ldp	x29, x30, [sp], #32
  41d3ac:	ret
  41d3b0:	stp	x29, x30, [sp, #-48]!
  41d3b4:	mov	x29, sp
  41d3b8:	str	x0, [sp, #24]
  41d3bc:	str	x1, [sp, #16]
  41d3c0:	ldr	x0, [sp, #16]
  41d3c4:	cmp	x0, #0x0
  41d3c8:	b.ne	41d404 <_ZdlPvm@@Base+0x14f4>  // b.any
  41d3cc:	ldr	x0, [sp, #24]
  41d3d0:	ldr	x2, [x0]
  41d3d4:	ldr	x0, [sp, #24]
  41d3d8:	ldr	w0, [x0, #8]
  41d3dc:	mov	w1, w0
  41d3e0:	mov	x0, x2
  41d3e4:	bl	41cedc <_ZdlPvm@@Base+0xfcc>
  41d3e8:	ldr	x0, [sp, #24]
  41d3ec:	str	wzr, [x0, #8]
  41d3f0:	ldr	x0, [sp, #24]
  41d3f4:	str	xzr, [x0]
  41d3f8:	ldr	x0, [sp, #24]
  41d3fc:	str	wzr, [x0, #12]
  41d400:	b	41d484 <_ZdlPvm@@Base+0x1574>
  41d404:	ldr	x0, [sp, #16]
  41d408:	bl	4019b0 <strlen@plt>
  41d40c:	str	w0, [sp, #44]
  41d410:	ldr	x0, [sp, #24]
  41d414:	ldr	x4, [x0]
  41d418:	ldr	x0, [sp, #24]
  41d41c:	ldr	w1, [x0, #12]
  41d420:	ldr	x0, [sp, #24]
  41d424:	add	x0, x0, #0xc
  41d428:	mov	x3, x0
  41d42c:	ldr	w2, [sp, #44]
  41d430:	mov	x0, x4
  41d434:	bl	41cf0c <_ZdlPvm@@Base+0xffc>
  41d438:	mov	x1, x0
  41d43c:	ldr	x0, [sp, #24]
  41d440:	str	x1, [x0]
  41d444:	ldr	x0, [sp, #24]
  41d448:	ldr	w1, [sp, #44]
  41d44c:	str	w1, [x0, #8]
  41d450:	ldr	x0, [sp, #24]
  41d454:	ldr	w0, [x0, #8]
  41d458:	cmp	w0, #0x0
  41d45c:	b.eq	41d484 <_ZdlPvm@@Base+0x1574>  // b.none
  41d460:	ldr	x0, [sp, #24]
  41d464:	ldr	x3, [x0]
  41d468:	ldr	x0, [sp, #24]
  41d46c:	ldr	w0, [x0, #8]
  41d470:	sxtw	x0, w0
  41d474:	mov	x2, x0
  41d478:	ldr	x1, [sp, #16]
  41d47c:	mov	x0, x3
  41d480:	bl	401980 <memcpy@plt>
  41d484:	ldr	x0, [sp, #24]
  41d488:	ldp	x29, x30, [sp], #48
  41d48c:	ret
  41d490:	stp	x29, x30, [sp, #-32]!
  41d494:	mov	x29, sp
  41d498:	str	x0, [sp, #24]
  41d49c:	strb	w1, [sp, #23]
  41d4a0:	ldr	x0, [sp, #24]
  41d4a4:	ldr	x4, [x0]
  41d4a8:	ldr	x0, [sp, #24]
  41d4ac:	ldr	w1, [x0, #12]
  41d4b0:	ldr	x0, [sp, #24]
  41d4b4:	add	x0, x0, #0xc
  41d4b8:	mov	x3, x0
  41d4bc:	mov	w2, #0x1                   	// #1
  41d4c0:	mov	x0, x4
  41d4c4:	bl	41cf0c <_ZdlPvm@@Base+0xffc>
  41d4c8:	mov	x1, x0
  41d4cc:	ldr	x0, [sp, #24]
  41d4d0:	str	x1, [x0]
  41d4d4:	ldr	x0, [sp, #24]
  41d4d8:	mov	w1, #0x1                   	// #1
  41d4dc:	str	w1, [x0, #8]
  41d4e0:	ldr	x0, [sp, #24]
  41d4e4:	ldr	x0, [x0]
  41d4e8:	ldrb	w1, [sp, #23]
  41d4ec:	strb	w1, [x0]
  41d4f0:	ldr	x0, [sp, #24]
  41d4f4:	ldp	x29, x30, [sp], #32
  41d4f8:	ret
  41d4fc:	stp	x29, x30, [sp, #-32]!
  41d500:	mov	x29, sp
  41d504:	str	x0, [sp, #24]
  41d508:	str	x1, [sp, #16]
  41d50c:	ldr	x0, [sp, #24]
  41d510:	ldr	x2, [x0]
  41d514:	ldr	x0, [sp, #24]
  41d518:	ldr	w0, [x0, #12]
  41d51c:	mov	w1, w0
  41d520:	mov	x0, x2
  41d524:	bl	41cedc <_ZdlPvm@@Base+0xfcc>
  41d528:	ldr	x0, [sp, #16]
  41d52c:	ldr	x1, [x0]
  41d530:	ldr	x0, [sp, #24]
  41d534:	str	x1, [x0]
  41d538:	ldr	x0, [sp, #16]
  41d53c:	ldr	w1, [x0, #8]
  41d540:	ldr	x0, [sp, #24]
  41d544:	str	w1, [x0, #8]
  41d548:	ldr	x0, [sp, #16]
  41d54c:	ldr	w1, [x0, #12]
  41d550:	ldr	x0, [sp, #24]
  41d554:	str	w1, [x0, #12]
  41d558:	ldr	x0, [sp, #16]
  41d55c:	str	xzr, [x0]
  41d560:	ldr	x0, [sp, #16]
  41d564:	str	wzr, [x0, #8]
  41d568:	ldr	x0, [sp, #16]
  41d56c:	str	wzr, [x0, #12]
  41d570:	nop
  41d574:	ldp	x29, x30, [sp], #32
  41d578:	ret
  41d57c:	stp	x29, x30, [sp, #-32]!
  41d580:	mov	x29, sp
  41d584:	str	x0, [sp, #24]
  41d588:	ldr	x0, [sp, #24]
  41d58c:	ldr	x5, [x0]
  41d590:	ldr	x0, [sp, #24]
  41d594:	ldr	w1, [x0, #12]
  41d598:	ldr	x0, [sp, #24]
  41d59c:	ldr	w2, [x0, #8]
  41d5a0:	ldr	x0, [sp, #24]
  41d5a4:	ldr	w0, [x0, #8]
  41d5a8:	add	w3, w0, #0x1
  41d5ac:	ldr	x0, [sp, #24]
  41d5b0:	add	x0, x0, #0xc
  41d5b4:	mov	x4, x0
  41d5b8:	mov	x0, x5
  41d5bc:	bl	41cfa0 <_ZdlPvm@@Base+0x1090>
  41d5c0:	mov	x1, x0
  41d5c4:	ldr	x0, [sp, #24]
  41d5c8:	str	x1, [x0]
  41d5cc:	nop
  41d5d0:	ldp	x29, x30, [sp], #32
  41d5d4:	ret
  41d5d8:	stp	x29, x30, [sp, #-48]!
  41d5dc:	mov	x29, sp
  41d5e0:	str	x0, [sp, #24]
  41d5e4:	str	x1, [sp, #16]
  41d5e8:	ldr	x0, [sp, #16]
  41d5ec:	cmp	x0, #0x0
  41d5f0:	b.eq	41d698 <_ZdlPvm@@Base+0x1788>  // b.none
  41d5f4:	ldr	x0, [sp, #16]
  41d5f8:	bl	4019b0 <strlen@plt>
  41d5fc:	str	w0, [sp, #44]
  41d600:	ldr	x0, [sp, #24]
  41d604:	ldr	w0, [x0, #8]
  41d608:	ldr	w1, [sp, #44]
  41d60c:	add	w0, w1, w0
  41d610:	str	w0, [sp, #40]
  41d614:	ldr	x0, [sp, #24]
  41d618:	ldr	w0, [x0, #12]
  41d61c:	ldr	w1, [sp, #40]
  41d620:	cmp	w1, w0
  41d624:	b.le	41d664 <_ZdlPvm@@Base+0x1754>
  41d628:	ldr	x0, [sp, #24]
  41d62c:	ldr	x5, [x0]
  41d630:	ldr	x0, [sp, #24]
  41d634:	ldr	w1, [x0, #12]
  41d638:	ldr	x0, [sp, #24]
  41d63c:	ldr	w2, [x0, #8]
  41d640:	ldr	x0, [sp, #24]
  41d644:	add	x0, x0, #0xc
  41d648:	mov	x4, x0
  41d64c:	ldr	w3, [sp, #40]
  41d650:	mov	x0, x5
  41d654:	bl	41cfa0 <_ZdlPvm@@Base+0x1090>
  41d658:	mov	x1, x0
  41d65c:	ldr	x0, [sp, #24]
  41d660:	str	x1, [x0]
  41d664:	ldr	x0, [sp, #24]
  41d668:	ldr	x1, [x0]
  41d66c:	ldr	x0, [sp, #24]
  41d670:	ldr	w0, [x0, #8]
  41d674:	sxtw	x0, w0
  41d678:	add	x0, x1, x0
  41d67c:	ldrsw	x1, [sp, #44]
  41d680:	mov	x2, x1
  41d684:	ldr	x1, [sp, #16]
  41d688:	bl	401980 <memcpy@plt>
  41d68c:	ldr	x0, [sp, #24]
  41d690:	ldr	w1, [sp, #40]
  41d694:	str	w1, [x0, #8]
  41d698:	ldr	x0, [sp, #24]
  41d69c:	ldp	x29, x30, [sp], #48
  41d6a0:	ret
  41d6a4:	stp	x29, x30, [sp, #-48]!
  41d6a8:	mov	x29, sp
  41d6ac:	str	x0, [sp, #24]
  41d6b0:	str	x1, [sp, #16]
  41d6b4:	ldr	x0, [sp, #16]
  41d6b8:	ldr	w0, [x0, #8]
  41d6bc:	cmp	w0, #0x0
  41d6c0:	b.eq	41d770 <_ZdlPvm@@Base+0x1860>  // b.none
  41d6c4:	ldr	x0, [sp, #24]
  41d6c8:	ldr	w1, [x0, #8]
  41d6cc:	ldr	x0, [sp, #16]
  41d6d0:	ldr	w0, [x0, #8]
  41d6d4:	add	w0, w1, w0
  41d6d8:	str	w0, [sp, #44]
  41d6dc:	ldr	x0, [sp, #24]
  41d6e0:	ldr	w0, [x0, #12]
  41d6e4:	ldr	w1, [sp, #44]
  41d6e8:	cmp	w1, w0
  41d6ec:	b.le	41d72c <_ZdlPvm@@Base+0x181c>
  41d6f0:	ldr	x0, [sp, #24]
  41d6f4:	ldr	x5, [x0]
  41d6f8:	ldr	x0, [sp, #24]
  41d6fc:	ldr	w1, [x0, #12]
  41d700:	ldr	x0, [sp, #24]
  41d704:	ldr	w2, [x0, #8]
  41d708:	ldr	x0, [sp, #24]
  41d70c:	add	x0, x0, #0xc
  41d710:	mov	x4, x0
  41d714:	ldr	w3, [sp, #44]
  41d718:	mov	x0, x5
  41d71c:	bl	41cfa0 <_ZdlPvm@@Base+0x1090>
  41d720:	mov	x1, x0
  41d724:	ldr	x0, [sp, #24]
  41d728:	str	x1, [x0]
  41d72c:	ldr	x0, [sp, #24]
  41d730:	ldr	x1, [x0]
  41d734:	ldr	x0, [sp, #24]
  41d738:	ldr	w0, [x0, #8]
  41d73c:	sxtw	x0, w0
  41d740:	add	x3, x1, x0
  41d744:	ldr	x0, [sp, #16]
  41d748:	ldr	x1, [x0]
  41d74c:	ldr	x0, [sp, #16]
  41d750:	ldr	w0, [x0, #8]
  41d754:	sxtw	x0, w0
  41d758:	mov	x2, x0
  41d75c:	mov	x0, x3
  41d760:	bl	401980 <memcpy@plt>
  41d764:	ldr	x0, [sp, #24]
  41d768:	ldr	w1, [sp, #44]
  41d76c:	str	w1, [x0, #8]
  41d770:	ldr	x0, [sp, #24]
  41d774:	ldp	x29, x30, [sp], #48
  41d778:	ret
  41d77c:	stp	x29, x30, [sp, #-64]!
  41d780:	mov	x29, sp
  41d784:	str	x0, [sp, #40]
  41d788:	str	x1, [sp, #32]
  41d78c:	str	w2, [sp, #28]
  41d790:	ldr	w0, [sp, #28]
  41d794:	cmp	w0, #0x0
  41d798:	b.le	41d834 <_ZdlPvm@@Base+0x1924>
  41d79c:	ldr	x0, [sp, #40]
  41d7a0:	ldr	w0, [x0, #8]
  41d7a4:	ldr	w1, [sp, #28]
  41d7a8:	add	w0, w1, w0
  41d7ac:	str	w0, [sp, #60]
  41d7b0:	ldr	x0, [sp, #40]
  41d7b4:	ldr	w0, [x0, #12]
  41d7b8:	ldr	w1, [sp, #60]
  41d7bc:	cmp	w1, w0
  41d7c0:	b.le	41d800 <_ZdlPvm@@Base+0x18f0>
  41d7c4:	ldr	x0, [sp, #40]
  41d7c8:	ldr	x5, [x0]
  41d7cc:	ldr	x0, [sp, #40]
  41d7d0:	ldr	w1, [x0, #12]
  41d7d4:	ldr	x0, [sp, #40]
  41d7d8:	ldr	w2, [x0, #8]
  41d7dc:	ldr	x0, [sp, #40]
  41d7e0:	add	x0, x0, #0xc
  41d7e4:	mov	x4, x0
  41d7e8:	ldr	w3, [sp, #60]
  41d7ec:	mov	x0, x5
  41d7f0:	bl	41cfa0 <_ZdlPvm@@Base+0x1090>
  41d7f4:	mov	x1, x0
  41d7f8:	ldr	x0, [sp, #40]
  41d7fc:	str	x1, [x0]
  41d800:	ldr	x0, [sp, #40]
  41d804:	ldr	x1, [x0]
  41d808:	ldr	x0, [sp, #40]
  41d80c:	ldr	w0, [x0, #8]
  41d810:	sxtw	x0, w0
  41d814:	add	x0, x1, x0
  41d818:	ldrsw	x1, [sp, #28]
  41d81c:	mov	x2, x1
  41d820:	ldr	x1, [sp, #32]
  41d824:	bl	401980 <memcpy@plt>
  41d828:	ldr	x0, [sp, #40]
  41d82c:	ldr	w1, [sp, #60]
  41d830:	str	w1, [x0, #8]
  41d834:	nop
  41d838:	ldp	x29, x30, [sp], #64
  41d83c:	ret
  41d840:	stp	x29, x30, [sp, #-48]!
  41d844:	mov	x29, sp
  41d848:	str	x0, [sp, #40]
  41d84c:	str	x1, [sp, #32]
  41d850:	str	w2, [sp, #28]
  41d854:	str	x3, [sp, #16]
  41d858:	str	w4, [sp, #24]
  41d85c:	ldr	w0, [sp, #28]
  41d860:	cmp	w0, #0x0
  41d864:	b.lt	41d87c <_ZdlPvm@@Base+0x196c>  // b.tstop
  41d868:	ldr	w0, [sp, #24]
  41d86c:	cmp	w0, #0x0
  41d870:	b.lt	41d87c <_ZdlPvm@@Base+0x196c>  // b.tstop
  41d874:	mov	w0, #0x1                   	// #1
  41d878:	b	41d880 <_ZdlPvm@@Base+0x1970>
  41d87c:	mov	w0, #0x0                   	// #0
  41d880:	mov	w3, w0
  41d884:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41d888:	add	x2, x0, #0xa58
  41d88c:	mov	w1, #0xd7                  	// #215
  41d890:	mov	w0, w3
  41d894:	bl	408a68 <sqrt@plt+0x6c88>
  41d898:	ldr	w1, [sp, #28]
  41d89c:	ldr	w0, [sp, #24]
  41d8a0:	add	w1, w1, w0
  41d8a4:	ldr	x0, [sp, #40]
  41d8a8:	str	w1, [x0, #8]
  41d8ac:	ldr	x0, [sp, #40]
  41d8b0:	ldr	w0, [x0, #8]
  41d8b4:	cmp	w0, #0x0
  41d8b8:	b.ne	41d8d0 <_ZdlPvm@@Base+0x19c0>  // b.any
  41d8bc:	ldr	x0, [sp, #40]
  41d8c0:	str	wzr, [x0, #12]
  41d8c4:	ldr	x0, [sp, #40]
  41d8c8:	str	xzr, [x0]
  41d8cc:	b	41d964 <_ZdlPvm@@Base+0x1a54>
  41d8d0:	ldr	x0, [sp, #40]
  41d8d4:	ldr	w2, [x0, #8]
  41d8d8:	ldr	x0, [sp, #40]
  41d8dc:	add	x0, x0, #0xc
  41d8e0:	mov	x1, x0
  41d8e4:	mov	w0, w2
  41d8e8:	bl	41ce88 <_ZdlPvm@@Base+0xf78>
  41d8ec:	mov	x1, x0
  41d8f0:	ldr	x0, [sp, #40]
  41d8f4:	str	x1, [x0]
  41d8f8:	ldr	w0, [sp, #28]
  41d8fc:	cmp	w0, #0x0
  41d900:	b.ne	41d920 <_ZdlPvm@@Base+0x1a10>  // b.any
  41d904:	ldr	x0, [sp, #40]
  41d908:	ldr	x0, [x0]
  41d90c:	ldrsw	x1, [sp, #24]
  41d910:	mov	x2, x1
  41d914:	ldr	x1, [sp, #16]
  41d918:	bl	401980 <memcpy@plt>
  41d91c:	b	41d964 <_ZdlPvm@@Base+0x1a54>
  41d920:	ldr	x0, [sp, #40]
  41d924:	ldr	x0, [x0]
  41d928:	ldrsw	x1, [sp, #28]
  41d92c:	mov	x2, x1
  41d930:	ldr	x1, [sp, #32]
  41d934:	bl	401980 <memcpy@plt>
  41d938:	ldr	w0, [sp, #24]
  41d93c:	cmp	w0, #0x0
  41d940:	b.eq	41d964 <_ZdlPvm@@Base+0x1a54>  // b.none
  41d944:	ldr	x0, [sp, #40]
  41d948:	ldr	x1, [x0]
  41d94c:	ldrsw	x0, [sp, #28]
  41d950:	add	x0, x1, x0
  41d954:	ldrsw	x1, [sp, #24]
  41d958:	mov	x2, x1
  41d95c:	ldr	x1, [sp, #16]
  41d960:	bl	401980 <memcpy@plt>
  41d964:	nop
  41d968:	ldp	x29, x30, [sp], #48
  41d96c:	ret
  41d970:	stp	x29, x30, [sp, #-32]!
  41d974:	mov	x29, sp
  41d978:	str	x0, [sp, #24]
  41d97c:	str	x1, [sp, #16]
  41d980:	ldr	x0, [sp, #24]
  41d984:	ldr	w1, [x0, #8]
  41d988:	ldr	x0, [sp, #16]
  41d98c:	ldr	w0, [x0, #8]
  41d990:	cmp	w1, w0
  41d994:	b.gt	41d9e8 <_ZdlPvm@@Base+0x1ad8>
  41d998:	ldr	x0, [sp, #24]
  41d99c:	ldr	w0, [x0, #8]
  41d9a0:	cmp	w0, #0x0
  41d9a4:	b.eq	41d9d8 <_ZdlPvm@@Base+0x1ac8>  // b.none
  41d9a8:	ldr	x0, [sp, #24]
  41d9ac:	ldr	x3, [x0]
  41d9b0:	ldr	x0, [sp, #16]
  41d9b4:	ldr	x1, [x0]
  41d9b8:	ldr	x0, [sp, #24]
  41d9bc:	ldr	w0, [x0, #8]
  41d9c0:	sxtw	x0, w0
  41d9c4:	mov	x2, x0
  41d9c8:	mov	x0, x3
  41d9cc:	bl	401a20 <memcmp@plt>
  41d9d0:	cmp	w0, #0x0
  41d9d4:	b.gt	41d9e0 <_ZdlPvm@@Base+0x1ad0>
  41d9d8:	mov	w0, #0x1                   	// #1
  41d9dc:	b	41d9e4 <_ZdlPvm@@Base+0x1ad4>
  41d9e0:	mov	w0, #0x0                   	// #0
  41d9e4:	b	41da34 <_ZdlPvm@@Base+0x1b24>
  41d9e8:	ldr	x0, [sp, #16]
  41d9ec:	ldr	w0, [x0, #8]
  41d9f0:	cmp	w0, #0x0
  41d9f4:	b.eq	41da30 <_ZdlPvm@@Base+0x1b20>  // b.none
  41d9f8:	ldr	x0, [sp, #24]
  41d9fc:	ldr	x3, [x0]
  41da00:	ldr	x0, [sp, #16]
  41da04:	ldr	x1, [x0]
  41da08:	ldr	x0, [sp, #16]
  41da0c:	ldr	w0, [x0, #8]
  41da10:	sxtw	x0, w0
  41da14:	mov	x2, x0
  41da18:	mov	x0, x3
  41da1c:	bl	401a20 <memcmp@plt>
  41da20:	cmp	w0, #0x0
  41da24:	b.ge	41da30 <_ZdlPvm@@Base+0x1b20>  // b.tcont
  41da28:	mov	w0, #0x1                   	// #1
  41da2c:	b	41da34 <_ZdlPvm@@Base+0x1b24>
  41da30:	mov	w0, #0x0                   	// #0
  41da34:	ldp	x29, x30, [sp], #32
  41da38:	ret
  41da3c:	stp	x29, x30, [sp, #-32]!
  41da40:	mov	x29, sp
  41da44:	str	x0, [sp, #24]
  41da48:	str	x1, [sp, #16]
  41da4c:	ldr	x0, [sp, #24]
  41da50:	ldr	w1, [x0, #8]
  41da54:	ldr	x0, [sp, #16]
  41da58:	ldr	w0, [x0, #8]
  41da5c:	cmp	w1, w0
  41da60:	b.ge	41dab4 <_ZdlPvm@@Base+0x1ba4>  // b.tcont
  41da64:	ldr	x0, [sp, #24]
  41da68:	ldr	w0, [x0, #8]
  41da6c:	cmp	w0, #0x0
  41da70:	b.eq	41daa4 <_ZdlPvm@@Base+0x1b94>  // b.none
  41da74:	ldr	x0, [sp, #24]
  41da78:	ldr	x3, [x0]
  41da7c:	ldr	x0, [sp, #16]
  41da80:	ldr	x1, [x0]
  41da84:	ldr	x0, [sp, #24]
  41da88:	ldr	w0, [x0, #8]
  41da8c:	sxtw	x0, w0
  41da90:	mov	x2, x0
  41da94:	mov	x0, x3
  41da98:	bl	401a20 <memcmp@plt>
  41da9c:	cmp	w0, #0x0
  41daa0:	b.gt	41daac <_ZdlPvm@@Base+0x1b9c>
  41daa4:	mov	w0, #0x1                   	// #1
  41daa8:	b	41dab0 <_ZdlPvm@@Base+0x1ba0>
  41daac:	mov	w0, #0x0                   	// #0
  41dab0:	b	41db00 <_ZdlPvm@@Base+0x1bf0>
  41dab4:	ldr	x0, [sp, #16]
  41dab8:	ldr	w0, [x0, #8]
  41dabc:	cmp	w0, #0x0
  41dac0:	b.eq	41dafc <_ZdlPvm@@Base+0x1bec>  // b.none
  41dac4:	ldr	x0, [sp, #24]
  41dac8:	ldr	x3, [x0]
  41dacc:	ldr	x0, [sp, #16]
  41dad0:	ldr	x1, [x0]
  41dad4:	ldr	x0, [sp, #16]
  41dad8:	ldr	w0, [x0, #8]
  41dadc:	sxtw	x0, w0
  41dae0:	mov	x2, x0
  41dae4:	mov	x0, x3
  41dae8:	bl	401a20 <memcmp@plt>
  41daec:	cmp	w0, #0x0
  41daf0:	b.ge	41dafc <_ZdlPvm@@Base+0x1bec>  // b.tcont
  41daf4:	mov	w0, #0x1                   	// #1
  41daf8:	b	41db00 <_ZdlPvm@@Base+0x1bf0>
  41dafc:	mov	w0, #0x0                   	// #0
  41db00:	ldp	x29, x30, [sp], #32
  41db04:	ret
  41db08:	stp	x29, x30, [sp, #-32]!
  41db0c:	mov	x29, sp
  41db10:	str	x0, [sp, #24]
  41db14:	str	x1, [sp, #16]
  41db18:	ldr	x0, [sp, #24]
  41db1c:	ldr	w1, [x0, #8]
  41db20:	ldr	x0, [sp, #16]
  41db24:	ldr	w0, [x0, #8]
  41db28:	cmp	w1, w0
  41db2c:	b.lt	41db80 <_ZdlPvm@@Base+0x1c70>  // b.tstop
  41db30:	ldr	x0, [sp, #16]
  41db34:	ldr	w0, [x0, #8]
  41db38:	cmp	w0, #0x0
  41db3c:	b.eq	41db70 <_ZdlPvm@@Base+0x1c60>  // b.none
  41db40:	ldr	x0, [sp, #24]
  41db44:	ldr	x3, [x0]
  41db48:	ldr	x0, [sp, #16]
  41db4c:	ldr	x1, [x0]
  41db50:	ldr	x0, [sp, #16]
  41db54:	ldr	w0, [x0, #8]
  41db58:	sxtw	x0, w0
  41db5c:	mov	x2, x0
  41db60:	mov	x0, x3
  41db64:	bl	401a20 <memcmp@plt>
  41db68:	cmp	w0, #0x0
  41db6c:	b.lt	41db78 <_ZdlPvm@@Base+0x1c68>  // b.tstop
  41db70:	mov	w0, #0x1                   	// #1
  41db74:	b	41db7c <_ZdlPvm@@Base+0x1c6c>
  41db78:	mov	w0, #0x0                   	// #0
  41db7c:	b	41dbcc <_ZdlPvm@@Base+0x1cbc>
  41db80:	ldr	x0, [sp, #24]
  41db84:	ldr	w0, [x0, #8]
  41db88:	cmp	w0, #0x0
  41db8c:	b.eq	41dbc8 <_ZdlPvm@@Base+0x1cb8>  // b.none
  41db90:	ldr	x0, [sp, #24]
  41db94:	ldr	x3, [x0]
  41db98:	ldr	x0, [sp, #16]
  41db9c:	ldr	x1, [x0]
  41dba0:	ldr	x0, [sp, #24]
  41dba4:	ldr	w0, [x0, #8]
  41dba8:	sxtw	x0, w0
  41dbac:	mov	x2, x0
  41dbb0:	mov	x0, x3
  41dbb4:	bl	401a20 <memcmp@plt>
  41dbb8:	cmp	w0, #0x0
  41dbbc:	b.le	41dbc8 <_ZdlPvm@@Base+0x1cb8>
  41dbc0:	mov	w0, #0x1                   	// #1
  41dbc4:	b	41dbcc <_ZdlPvm@@Base+0x1cbc>
  41dbc8:	mov	w0, #0x0                   	// #0
  41dbcc:	ldp	x29, x30, [sp], #32
  41dbd0:	ret
  41dbd4:	stp	x29, x30, [sp, #-32]!
  41dbd8:	mov	x29, sp
  41dbdc:	str	x0, [sp, #24]
  41dbe0:	str	x1, [sp, #16]
  41dbe4:	ldr	x0, [sp, #24]
  41dbe8:	ldr	w1, [x0, #8]
  41dbec:	ldr	x0, [sp, #16]
  41dbf0:	ldr	w0, [x0, #8]
  41dbf4:	cmp	w1, w0
  41dbf8:	b.le	41dc4c <_ZdlPvm@@Base+0x1d3c>
  41dbfc:	ldr	x0, [sp, #16]
  41dc00:	ldr	w0, [x0, #8]
  41dc04:	cmp	w0, #0x0
  41dc08:	b.eq	41dc3c <_ZdlPvm@@Base+0x1d2c>  // b.none
  41dc0c:	ldr	x0, [sp, #24]
  41dc10:	ldr	x3, [x0]
  41dc14:	ldr	x0, [sp, #16]
  41dc18:	ldr	x1, [x0]
  41dc1c:	ldr	x0, [sp, #16]
  41dc20:	ldr	w0, [x0, #8]
  41dc24:	sxtw	x0, w0
  41dc28:	mov	x2, x0
  41dc2c:	mov	x0, x3
  41dc30:	bl	401a20 <memcmp@plt>
  41dc34:	cmp	w0, #0x0
  41dc38:	b.lt	41dc44 <_ZdlPvm@@Base+0x1d34>  // b.tstop
  41dc3c:	mov	w0, #0x1                   	// #1
  41dc40:	b	41dc48 <_ZdlPvm@@Base+0x1d38>
  41dc44:	mov	w0, #0x0                   	// #0
  41dc48:	b	41dc98 <_ZdlPvm@@Base+0x1d88>
  41dc4c:	ldr	x0, [sp, #24]
  41dc50:	ldr	w0, [x0, #8]
  41dc54:	cmp	w0, #0x0
  41dc58:	b.eq	41dc94 <_ZdlPvm@@Base+0x1d84>  // b.none
  41dc5c:	ldr	x0, [sp, #24]
  41dc60:	ldr	x3, [x0]
  41dc64:	ldr	x0, [sp, #16]
  41dc68:	ldr	x1, [x0]
  41dc6c:	ldr	x0, [sp, #24]
  41dc70:	ldr	w0, [x0, #8]
  41dc74:	sxtw	x0, w0
  41dc78:	mov	x2, x0
  41dc7c:	mov	x0, x3
  41dc80:	bl	401a20 <memcmp@plt>
  41dc84:	cmp	w0, #0x0
  41dc88:	b.le	41dc94 <_ZdlPvm@@Base+0x1d84>
  41dc8c:	mov	w0, #0x1                   	// #1
  41dc90:	b	41dc98 <_ZdlPvm@@Base+0x1d88>
  41dc94:	mov	w0, #0x0                   	// #0
  41dc98:	ldp	x29, x30, [sp], #32
  41dc9c:	ret
  41dca0:	stp	x29, x30, [sp, #-32]!
  41dca4:	mov	x29, sp
  41dca8:	str	x0, [sp, #24]
  41dcac:	str	w1, [sp, #20]
  41dcb0:	ldr	w0, [sp, #20]
  41dcb4:	mvn	w0, w0
  41dcb8:	lsr	w0, w0, #31
  41dcbc:	and	w0, w0, #0xff
  41dcc0:	mov	w3, w0
  41dcc4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41dcc8:	add	x2, x0, #0xa58
  41dccc:	mov	w1, #0x107                 	// #263
  41dcd0:	mov	w0, w3
  41dcd4:	bl	408a68 <sqrt@plt+0x6c88>
  41dcd8:	ldr	x0, [sp, #24]
  41dcdc:	ldr	w0, [x0, #12]
  41dce0:	ldr	w1, [sp, #20]
  41dce4:	cmp	w1, w0
  41dce8:	b.le	41dd28 <_ZdlPvm@@Base+0x1e18>
  41dcec:	ldr	x0, [sp, #24]
  41dcf0:	ldr	x5, [x0]
  41dcf4:	ldr	x0, [sp, #24]
  41dcf8:	ldr	w1, [x0, #12]
  41dcfc:	ldr	x0, [sp, #24]
  41dd00:	ldr	w2, [x0, #8]
  41dd04:	ldr	x0, [sp, #24]
  41dd08:	add	x0, x0, #0xc
  41dd0c:	mov	x4, x0
  41dd10:	ldr	w3, [sp, #20]
  41dd14:	mov	x0, x5
  41dd18:	bl	41cfa0 <_ZdlPvm@@Base+0x1090>
  41dd1c:	mov	x1, x0
  41dd20:	ldr	x0, [sp, #24]
  41dd24:	str	x1, [x0]
  41dd28:	ldr	x0, [sp, #24]
  41dd2c:	ldr	w1, [sp, #20]
  41dd30:	str	w1, [x0, #8]
  41dd34:	nop
  41dd38:	ldp	x29, x30, [sp], #32
  41dd3c:	ret
  41dd40:	sub	sp, sp, #0x10
  41dd44:	str	x0, [sp, #8]
  41dd48:	ldr	x0, [sp, #8]
  41dd4c:	str	wzr, [x0, #8]
  41dd50:	nop
  41dd54:	add	sp, sp, #0x10
  41dd58:	ret
  41dd5c:	stp	x29, x30, [sp, #-48]!
  41dd60:	mov	x29, sp
  41dd64:	str	x0, [sp, #24]
  41dd68:	strb	w1, [sp, #23]
  41dd6c:	ldr	x0, [sp, #24]
  41dd70:	ldr	x0, [x0]
  41dd74:	cmp	x0, #0x0
  41dd78:	b.eq	41dda4 <_ZdlPvm@@Base+0x1e94>  // b.none
  41dd7c:	ldr	x0, [sp, #24]
  41dd80:	ldr	x3, [x0]
  41dd84:	ldrb	w1, [sp, #23]
  41dd88:	ldr	x0, [sp, #24]
  41dd8c:	ldr	w0, [x0, #8]
  41dd90:	sxtw	x0, w0
  41dd94:	mov	x2, x0
  41dd98:	mov	x0, x3
  41dd9c:	bl	401b20 <memchr@plt>
  41dda0:	b	41dda8 <_ZdlPvm@@Base+0x1e98>
  41dda4:	mov	x0, #0x0                   	// #0
  41dda8:	str	x0, [sp, #40]
  41ddac:	ldr	x0, [sp, #40]
  41ddb0:	cmp	x0, #0x0
  41ddb4:	b.eq	41ddcc <_ZdlPvm@@Base+0x1ebc>  // b.none
  41ddb8:	ldr	x0, [sp, #24]
  41ddbc:	ldr	x0, [x0]
  41ddc0:	ldr	x1, [sp, #40]
  41ddc4:	sub	x0, x1, x0
  41ddc8:	b	41ddd0 <_ZdlPvm@@Base+0x1ec0>
  41ddcc:	mov	w0, #0xffffffff            	// #-1
  41ddd0:	ldp	x29, x30, [sp], #48
  41ddd4:	ret
  41ddd8:	stp	x29, x30, [sp, #-80]!
  41dddc:	mov	x29, sp
  41dde0:	str	x0, [sp, #24]
  41dde4:	ldr	x0, [sp, #24]
  41dde8:	ldr	x0, [x0]
  41ddec:	str	x0, [sp, #56]
  41ddf0:	ldr	x0, [sp, #24]
  41ddf4:	ldr	w0, [x0, #8]
  41ddf8:	str	w0, [sp, #52]
  41ddfc:	str	wzr, [sp, #76]
  41de00:	str	wzr, [sp, #72]
  41de04:	ldr	w1, [sp, #72]
  41de08:	ldr	w0, [sp, #52]
  41de0c:	cmp	w1, w0
  41de10:	b.ge	41de48 <_ZdlPvm@@Base+0x1f38>  // b.tcont
  41de14:	ldrsw	x0, [sp, #72]
  41de18:	ldr	x1, [sp, #56]
  41de1c:	add	x0, x1, x0
  41de20:	ldrb	w0, [x0]
  41de24:	cmp	w0, #0x0
  41de28:	b.ne	41de38 <_ZdlPvm@@Base+0x1f28>  // b.any
  41de2c:	ldr	w0, [sp, #76]
  41de30:	add	w0, w0, #0x1
  41de34:	str	w0, [sp, #76]
  41de38:	ldr	w0, [sp, #72]
  41de3c:	add	w0, w0, #0x1
  41de40:	str	w0, [sp, #72]
  41de44:	b	41de04 <_ZdlPvm@@Base+0x1ef4>
  41de48:	ldr	w0, [sp, #52]
  41de4c:	add	w1, w0, #0x1
  41de50:	ldr	w0, [sp, #76]
  41de54:	sub	w0, w1, w0
  41de58:	sxtw	x0, w0
  41de5c:	bl	401ca0 <malloc@plt>
  41de60:	str	x0, [sp, #40]
  41de64:	ldr	x0, [sp, #40]
  41de68:	str	x0, [sp, #64]
  41de6c:	str	wzr, [sp, #72]
  41de70:	ldr	w1, [sp, #72]
  41de74:	ldr	w0, [sp, #52]
  41de78:	cmp	w1, w0
  41de7c:	b.ge	41dec8 <_ZdlPvm@@Base+0x1fb8>  // b.tcont
  41de80:	ldrsw	x0, [sp, #72]
  41de84:	ldr	x1, [sp, #56]
  41de88:	add	x0, x1, x0
  41de8c:	ldrb	w0, [x0]
  41de90:	cmp	w0, #0x0
  41de94:	b.eq	41deb8 <_ZdlPvm@@Base+0x1fa8>  // b.none
  41de98:	ldrsw	x0, [sp, #72]
  41de9c:	ldr	x1, [sp, #56]
  41dea0:	add	x1, x1, x0
  41dea4:	ldr	x0, [sp, #64]
  41dea8:	add	x2, x0, #0x1
  41deac:	str	x2, [sp, #64]
  41deb0:	ldrb	w1, [x1]
  41deb4:	strb	w1, [x0]
  41deb8:	ldr	w0, [sp, #72]
  41debc:	add	w0, w0, #0x1
  41dec0:	str	w0, [sp, #72]
  41dec4:	b	41de70 <_ZdlPvm@@Base+0x1f60>
  41dec8:	ldr	x0, [sp, #64]
  41decc:	strb	wzr, [x0]
  41ded0:	ldr	x0, [sp, #40]
  41ded4:	ldp	x29, x30, [sp], #80
  41ded8:	ret
  41dedc:	stp	x29, x30, [sp, #-64]!
  41dee0:	mov	x29, sp
  41dee4:	str	x0, [sp, #24]
  41dee8:	ldr	x0, [sp, #24]
  41deec:	ldr	w0, [x0, #8]
  41def0:	sub	w0, w0, #0x1
  41def4:	str	w0, [sp, #60]
  41def8:	ldr	w0, [sp, #60]
  41defc:	cmp	w0, #0x0
  41df00:	b.lt	41df30 <_ZdlPvm@@Base+0x2020>  // b.tstop
  41df04:	ldr	x0, [sp, #24]
  41df08:	ldr	x1, [x0]
  41df0c:	ldrsw	x0, [sp, #60]
  41df10:	add	x0, x1, x0
  41df14:	ldrb	w0, [x0]
  41df18:	cmp	w0, #0x20
  41df1c:	b.ne	41df30 <_ZdlPvm@@Base+0x2020>  // b.any
  41df20:	ldr	w0, [sp, #60]
  41df24:	sub	w0, w0, #0x1
  41df28:	str	w0, [sp, #60]
  41df2c:	b	41def8 <_ZdlPvm@@Base+0x1fe8>
  41df30:	ldr	x0, [sp, #24]
  41df34:	ldr	x0, [x0]
  41df38:	str	x0, [sp, #48]
  41df3c:	ldr	w0, [sp, #60]
  41df40:	cmp	w0, #0x0
  41df44:	b.le	41df74 <_ZdlPvm@@Base+0x2064>
  41df48:	ldr	x0, [sp, #48]
  41df4c:	ldrb	w0, [x0]
  41df50:	cmp	w0, #0x20
  41df54:	b.ne	41df74 <_ZdlPvm@@Base+0x2064>  // b.any
  41df58:	ldr	x0, [sp, #48]
  41df5c:	add	x0, x0, #0x1
  41df60:	str	x0, [sp, #48]
  41df64:	ldr	w0, [sp, #60]
  41df68:	sub	w0, w0, #0x1
  41df6c:	str	w0, [sp, #60]
  41df70:	b	41df48 <_ZdlPvm@@Base+0x2038>
  41df74:	ldr	x0, [sp, #24]
  41df78:	ldr	w0, [x0, #8]
  41df7c:	sub	w0, w0, #0x1
  41df80:	ldr	w1, [sp, #60]
  41df84:	cmp	w1, w0
  41df88:	b.eq	41e048 <_ZdlPvm@@Base+0x2138>  // b.none
  41df8c:	ldr	w0, [sp, #60]
  41df90:	cmp	w0, #0x0
  41df94:	b.lt	41e004 <_ZdlPvm@@Base+0x20f4>  // b.tstop
  41df98:	ldr	w0, [sp, #60]
  41df9c:	add	w1, w0, #0x1
  41dfa0:	ldr	x0, [sp, #24]
  41dfa4:	str	w1, [x0, #8]
  41dfa8:	ldr	x0, [sp, #24]
  41dfac:	ldr	w0, [x0, #12]
  41dfb0:	sxtw	x0, w0
  41dfb4:	bl	401960 <_Znam@plt>
  41dfb8:	str	x0, [sp, #40]
  41dfbc:	ldr	x0, [sp, #24]
  41dfc0:	ldr	w0, [x0, #8]
  41dfc4:	sxtw	x0, w0
  41dfc8:	mov	x2, x0
  41dfcc:	ldr	x1, [sp, #48]
  41dfd0:	ldr	x0, [sp, #40]
  41dfd4:	bl	401980 <memcpy@plt>
  41dfd8:	ldr	x0, [sp, #24]
  41dfdc:	ldr	x0, [x0]
  41dfe0:	cmp	x0, #0x0
  41dfe4:	b.eq	41dff4 <_ZdlPvm@@Base+0x20e4>  // b.none
  41dfe8:	ldr	x0, [sp, #24]
  41dfec:	ldr	x0, [x0]
  41dff0:	bl	401c20 <_ZdaPv@plt>
  41dff4:	ldr	x0, [sp, #24]
  41dff8:	ldr	x1, [sp, #40]
  41dffc:	str	x1, [x0]
  41e000:	b	41e048 <_ZdlPvm@@Base+0x2138>
  41e004:	ldr	x0, [sp, #24]
  41e008:	str	wzr, [x0, #8]
  41e00c:	ldr	x0, [sp, #24]
  41e010:	ldr	x0, [x0]
  41e014:	cmp	x0, #0x0
  41e018:	b.eq	41e048 <_ZdlPvm@@Base+0x2138>  // b.none
  41e01c:	ldr	x0, [sp, #24]
  41e020:	ldr	x0, [x0]
  41e024:	cmp	x0, #0x0
  41e028:	b.eq	41e038 <_ZdlPvm@@Base+0x2128>  // b.none
  41e02c:	ldr	x0, [sp, #24]
  41e030:	ldr	x0, [x0]
  41e034:	bl	401c20 <_ZdaPv@plt>
  41e038:	ldr	x0, [sp, #24]
  41e03c:	str	xzr, [x0]
  41e040:	ldr	x0, [sp, #24]
  41e044:	str	wzr, [x0, #12]
  41e048:	nop
  41e04c:	ldp	x29, x30, [sp], #64
  41e050:	ret
  41e054:	stp	x29, x30, [sp, #-48]!
  41e058:	mov	x29, sp
  41e05c:	str	x0, [sp, #24]
  41e060:	str	x1, [sp, #16]
  41e064:	ldr	x0, [sp, #24]
  41e068:	bl	40ca74 <sqrt@plt+0xac94>
  41e06c:	str	w0, [sp, #40]
  41e070:	ldr	x0, [sp, #24]
  41e074:	bl	408acc <sqrt@plt+0x6cec>
  41e078:	str	x0, [sp, #32]
  41e07c:	str	wzr, [sp, #44]
  41e080:	ldr	w1, [sp, #44]
  41e084:	ldr	w0, [sp, #40]
  41e088:	cmp	w1, w0
  41e08c:	b.ge	41e0b8 <_ZdlPvm@@Base+0x21a8>  // b.tcont
  41e090:	ldrsw	x0, [sp, #44]
  41e094:	ldr	x1, [sp, #32]
  41e098:	add	x0, x1, x0
  41e09c:	ldrb	w0, [x0]
  41e0a0:	ldr	x1, [sp, #16]
  41e0a4:	bl	4019e0 <putc@plt>
  41e0a8:	ldr	w0, [sp, #44]
  41e0ac:	add	w0, w0, #0x1
  41e0b0:	str	w0, [sp, #44]
  41e0b4:	b	41e080 <_ZdlPvm@@Base+0x2170>
  41e0b8:	nop
  41e0bc:	ldp	x29, x30, [sp], #48
  41e0c0:	ret
  41e0c4:	stp	x29, x30, [sp, #-48]!
  41e0c8:	mov	x29, sp
  41e0cc:	str	x19, [sp, #16]
  41e0d0:	mov	x19, x8
  41e0d4:	str	w0, [sp, #44]
  41e0d8:	ldr	w2, [sp, #44]
  41e0dc:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41e0e0:	add	x1, x0, #0xa78
  41e0e4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e0e8:	add	x0, x0, #0x590
  41e0ec:	bl	401ab0 <sprintf@plt>
  41e0f0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e0f4:	add	x1, x0, #0x590
  41e0f8:	mov	x0, x19
  41e0fc:	bl	41d148 <_ZdlPvm@@Base+0x1238>
  41e100:	mov	x0, x19
  41e104:	ldr	x19, [sp, #16]
  41e108:	ldp	x29, x30, [sp], #48
  41e10c:	ret
  41e110:	stp	x29, x30, [sp, #-48]!
  41e114:	mov	x29, sp
  41e118:	str	x0, [sp, #24]
  41e11c:	ldr	x0, [sp, #24]
  41e120:	cmp	x0, #0x0
  41e124:	b.ne	41e130 <_ZdlPvm@@Base+0x2220>  // b.any
  41e128:	mov	x0, #0x0                   	// #0
  41e12c:	b	41e154 <_ZdlPvm@@Base+0x2244>
  41e130:	ldr	x0, [sp, #24]
  41e134:	bl	4019b0 <strlen@plt>
  41e138:	add	x0, x0, #0x1
  41e13c:	bl	401ca0 <malloc@plt>
  41e140:	str	x0, [sp, #40]
  41e144:	ldr	x1, [sp, #24]
  41e148:	ldr	x0, [sp, #40]
  41e14c:	bl	401a90 <strcpy@plt>
  41e150:	ldr	x0, [sp, #40]
  41e154:	ldp	x29, x30, [sp], #48
  41e158:	ret
  41e15c:	sub	sp, sp, #0x20
  41e160:	str	x0, [sp, #8]
  41e164:	str	wzr, [sp, #28]
  41e168:	ldr	x0, [sp, #8]
  41e16c:	ldrb	w0, [x0]
  41e170:	cmp	w0, #0x0
  41e174:	b.eq	41e254 <_ZdlPvm@@Base+0x2344>  // b.none
  41e178:	ldr	x0, [sp, #8]
  41e17c:	add	x1, x0, #0x1
  41e180:	str	x1, [sp, #8]
  41e184:	ldrb	w0, [x0]
  41e188:	str	w0, [sp, #28]
  41e18c:	ldr	x0, [sp, #8]
  41e190:	ldrb	w0, [x0]
  41e194:	cmp	w0, #0x0
  41e198:	b.eq	41e254 <_ZdlPvm@@Base+0x2344>  // b.none
  41e19c:	ldr	w0, [sp, #28]
  41e1a0:	lsl	w0, w0, #7
  41e1a4:	str	w0, [sp, #28]
  41e1a8:	ldr	x0, [sp, #8]
  41e1ac:	add	x1, x0, #0x1
  41e1b0:	str	x1, [sp, #8]
  41e1b4:	ldrb	w0, [x0]
  41e1b8:	mov	w1, w0
  41e1bc:	ldr	w0, [sp, #28]
  41e1c0:	add	w0, w0, w1
  41e1c4:	str	w0, [sp, #28]
  41e1c8:	ldr	x0, [sp, #8]
  41e1cc:	ldrb	w0, [x0]
  41e1d0:	cmp	w0, #0x0
  41e1d4:	b.eq	41e254 <_ZdlPvm@@Base+0x2344>  // b.none
  41e1d8:	ldr	w0, [sp, #28]
  41e1dc:	lsl	w0, w0, #4
  41e1e0:	str	w0, [sp, #28]
  41e1e4:	ldr	x0, [sp, #8]
  41e1e8:	ldrb	w0, [x0]
  41e1ec:	mov	w1, w0
  41e1f0:	ldr	w0, [sp, #28]
  41e1f4:	add	w0, w0, w1
  41e1f8:	str	w0, [sp, #28]
  41e1fc:	ldr	w0, [sp, #28]
  41e200:	and	w0, w0, #0xf0000000
  41e204:	str	w0, [sp, #24]
  41e208:	ldr	w0, [sp, #24]
  41e20c:	cmp	w0, #0x0
  41e210:	cset	w0, eq  // eq = none
  41e214:	and	w0, w0, #0xff
  41e218:	cmp	w0, #0x0
  41e21c:	b.eq	41e244 <_ZdlPvm@@Base+0x2334>  // b.none
  41e220:	ldr	w0, [sp, #24]
  41e224:	lsr	w0, w0, #24
  41e228:	ldr	w1, [sp, #28]
  41e22c:	eor	w0, w1, w0
  41e230:	str	w0, [sp, #28]
  41e234:	ldr	w1, [sp, #28]
  41e238:	ldr	w0, [sp, #24]
  41e23c:	eor	w0, w1, w0
  41e240:	str	w0, [sp, #28]
  41e244:	ldr	x0, [sp, #8]
  41e248:	add	x0, x0, #0x1
  41e24c:	str	x0, [sp, #8]
  41e250:	b	41e1c8 <_ZdlPvm@@Base+0x22b8>
  41e254:	ldr	w0, [sp, #28]
  41e258:	add	sp, sp, #0x20
  41e25c:	ret
  41e260:	stp	x29, x30, [sp, #-112]!
  41e264:	mov	x29, sp
  41e268:	str	x0, [sp, #40]
  41e26c:	str	x1, [sp, #32]
  41e270:	str	w2, [sp, #28]
  41e274:	ldr	x0, [sp, #32]
  41e278:	cmp	x0, #0x0
  41e27c:	b.ne	41e28c <_ZdlPvm@@Base+0x237c>  // b.any
  41e280:	ldr	x0, [sp, #40]
  41e284:	str	xzr, [x0]
  41e288:	b	41e854 <_ZdlPvm@@Base+0x2944>
  41e28c:	ldr	x0, [sp, #32]
  41e290:	ldrb	w0, [x0]
  41e294:	cmp	w0, #0x0
  41e298:	b.ne	41e2b0 <_ZdlPvm@@Base+0x23a0>  // b.any
  41e29c:	ldr	x0, [sp, #40]
  41e2a0:	adrp	x1, 423000 <_ZdlPvm@@Base+0x70f0>
  41e2a4:	add	x1, x1, #0xae0
  41e2a8:	str	x1, [x0]
  41e2ac:	b	41e854 <_ZdlPvm@@Base+0x2944>
  41e2b0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e2b4:	add	x0, x0, #0x5a0
  41e2b8:	ldr	x0, [x0]
  41e2bc:	cmp	x0, #0x0
  41e2c0:	b.ne	41e368 <_ZdlPvm@@Base+0x2458>  // b.any
  41e2c4:	mov	w0, #0x65                  	// #101
  41e2c8:	mov	w1, w0
  41e2cc:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e2d0:	add	x0, x0, #0x5ac
  41e2d4:	str	w1, [x0]
  41e2d8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e2dc:	add	x0, x0, #0x5ac
  41e2e0:	ldr	w0, [x0]
  41e2e4:	sxtw	x0, w0
  41e2e8:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  41e2ec:	cmp	x0, x1
  41e2f0:	b.hi	41e314 <_ZdlPvm@@Base+0x2404>  // b.pmore
  41e2f4:	lsl	x0, x0, #3
  41e2f8:	bl	401960 <_Znam@plt>
  41e2fc:	mov	x1, x0
  41e300:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e304:	add	x0, x0, #0x5a0
  41e308:	str	x1, [x0]
  41e30c:	str	wzr, [sp, #100]
  41e310:	b	41e318 <_ZdlPvm@@Base+0x2408>
  41e314:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  41e318:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e31c:	add	x0, x0, #0x5ac
  41e320:	ldr	w0, [x0]
  41e324:	ldr	w1, [sp, #100]
  41e328:	cmp	w1, w0
  41e32c:	b.ge	41e35c <_ZdlPvm@@Base+0x244c>  // b.tcont
  41e330:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e334:	add	x0, x0, #0x5a0
  41e338:	ldr	x1, [x0]
  41e33c:	ldrsw	x0, [sp, #100]
  41e340:	lsl	x0, x0, #3
  41e344:	add	x0, x1, x0
  41e348:	str	xzr, [x0]
  41e34c:	ldr	w0, [sp, #100]
  41e350:	add	w0, w0, #0x1
  41e354:	str	w0, [sp, #100]
  41e358:	b	41e318 <_ZdlPvm@@Base+0x2408>
  41e35c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e360:	add	x0, x0, #0x5a8
  41e364:	str	wzr, [x0]
  41e368:	ldr	x0, [sp, #32]
  41e36c:	bl	41e15c <_ZdlPvm@@Base+0x224c>
  41e370:	str	w0, [sp, #92]
  41e374:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e378:	add	x0, x0, #0x5a0
  41e37c:	ldr	x2, [x0]
  41e380:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e384:	add	x0, x0, #0x5ac
  41e388:	ldr	w0, [x0]
  41e38c:	mov	w1, w0
  41e390:	ldr	w0, [sp, #92]
  41e394:	udiv	w3, w0, w1
  41e398:	mul	w1, w3, w1
  41e39c:	sub	w0, w0, w1
  41e3a0:	mov	w0, w0
  41e3a4:	lsl	x0, x0, #3
  41e3a8:	add	x0, x2, x0
  41e3ac:	str	x0, [sp, #104]
  41e3b0:	ldr	x0, [sp, #104]
  41e3b4:	ldr	x0, [x0]
  41e3b8:	cmp	x0, #0x0
  41e3bc:	b.eq	41e448 <_ZdlPvm@@Base+0x2538>  // b.none
  41e3c0:	ldr	x0, [sp, #104]
  41e3c4:	ldr	x0, [x0]
  41e3c8:	mov	x1, x0
  41e3cc:	ldr	x0, [sp, #32]
  41e3d0:	bl	401c70 <strcmp@plt>
  41e3d4:	cmp	w0, #0x0
  41e3d8:	b.ne	41e3f0 <_ZdlPvm@@Base+0x24e0>  // b.any
  41e3dc:	ldr	x0, [sp, #104]
  41e3e0:	ldr	x1, [x0]
  41e3e4:	ldr	x0, [sp, #40]
  41e3e8:	str	x1, [x0]
  41e3ec:	b	41e854 <_ZdlPvm@@Base+0x2944>
  41e3f0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e3f4:	add	x0, x0, #0x5a0
  41e3f8:	ldr	x0, [x0]
  41e3fc:	ldr	x1, [sp, #104]
  41e400:	cmp	x1, x0
  41e404:	b.ne	41e438 <_ZdlPvm@@Base+0x2528>  // b.any
  41e408:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e40c:	add	x0, x0, #0x5a0
  41e410:	ldr	x1, [x0]
  41e414:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e418:	add	x0, x0, #0x5ac
  41e41c:	ldr	w0, [x0]
  41e420:	sxtw	x0, w0
  41e424:	lsl	x0, x0, #3
  41e428:	sub	x0, x0, #0x8
  41e42c:	add	x0, x1, x0
  41e430:	str	x0, [sp, #104]
  41e434:	b	41e3b0 <_ZdlPvm@@Base+0x24a0>
  41e438:	ldr	x0, [sp, #104]
  41e43c:	sub	x0, x0, #0x8
  41e440:	str	x0, [sp, #104]
  41e444:	b	41e3b0 <_ZdlPvm@@Base+0x24a0>
  41e448:	ldr	w0, [sp, #28]
  41e44c:	cmp	w0, #0x2
  41e450:	b.ne	41e460 <_ZdlPvm@@Base+0x2550>  // b.any
  41e454:	ldr	x0, [sp, #40]
  41e458:	str	xzr, [x0]
  41e45c:	b	41e854 <_ZdlPvm@@Base+0x2944>
  41e460:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e464:	add	x0, x0, #0x5ac
  41e468:	ldr	w0, [x0]
  41e46c:	sub	w1, w0, #0x1
  41e470:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e474:	add	x0, x0, #0x5a8
  41e478:	ldr	w0, [x0]
  41e47c:	cmp	w1, w0
  41e480:	b.le	41e4bc <_ZdlPvm@@Base+0x25ac>
  41e484:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e488:	add	x0, x0, #0x5a8
  41e48c:	ldr	w0, [x0]
  41e490:	scvtf	d1, w0
  41e494:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e498:	add	x0, x0, #0x5ac
  41e49c:	ldr	w0, [x0]
  41e4a0:	scvtf	d0, w0
  41e4a4:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  41e4a8:	movk	x0, #0x3fd3, lsl #48
  41e4ac:	fmov	d2, x0
  41e4b0:	fmul	d0, d0, d2
  41e4b4:	fcmpe	d1, d0
  41e4b8:	b.lt	41e708 <_ZdlPvm@@Base+0x27f8>  // b.tstop
  41e4bc:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e4c0:	add	x0, x0, #0x5a0
  41e4c4:	ldr	x0, [x0]
  41e4c8:	str	x0, [sp, #80]
  41e4cc:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e4d0:	add	x0, x0, #0x5ac
  41e4d4:	ldr	w0, [x0]
  41e4d8:	str	w0, [sp, #76]
  41e4dc:	mov	w0, #0x1                   	// #1
  41e4e0:	str	w0, [sp, #96]
  41e4e4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41e4e8:	add	x0, x0, #0xa90
  41e4ec:	ldrsw	x1, [sp, #96]
  41e4f0:	ldr	w0, [x0, x1, lsl #2]
  41e4f4:	ldr	w1, [sp, #76]
  41e4f8:	cmp	w1, w0
  41e4fc:	b.cc	41e54c <_ZdlPvm@@Base+0x263c>  // b.lo, b.ul, b.last
  41e500:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41e504:	add	x0, x0, #0xa90
  41e508:	ldrsw	x1, [sp, #96]
  41e50c:	ldr	w0, [x0, x1, lsl #2]
  41e510:	cmp	w0, #0x0
  41e514:	b.ne	41e53c <_ZdlPvm@@Base+0x262c>  // b.any
  41e518:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41e51c:	add	x3, x0, #0x48
  41e520:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41e524:	add	x2, x0, #0x48
  41e528:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41e52c:	add	x1, x0, #0x48
  41e530:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41e534:	add	x0, x0, #0xae8
  41e538:	bl	413018 <sqrt@plt+0x11238>
  41e53c:	ldr	w0, [sp, #96]
  41e540:	add	w0, w0, #0x1
  41e544:	str	w0, [sp, #96]
  41e548:	b	41e4e4 <_ZdlPvm@@Base+0x25d4>
  41e54c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41e550:	add	x0, x0, #0xa90
  41e554:	ldrsw	x1, [sp, #96]
  41e558:	ldr	w0, [x0, x1, lsl #2]
  41e55c:	mov	w1, w0
  41e560:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e564:	add	x0, x0, #0x5ac
  41e568:	str	w1, [x0]
  41e56c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e570:	add	x0, x0, #0x5a8
  41e574:	str	wzr, [x0]
  41e578:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e57c:	add	x0, x0, #0x5ac
  41e580:	ldr	w0, [x0]
  41e584:	sxtw	x0, w0
  41e588:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  41e58c:	cmp	x0, x1
  41e590:	b.hi	41e5b4 <_ZdlPvm@@Base+0x26a4>  // b.pmore
  41e594:	lsl	x0, x0, #3
  41e598:	bl	401960 <_Znam@plt>
  41e59c:	mov	x1, x0
  41e5a0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e5a4:	add	x0, x0, #0x5a0
  41e5a8:	str	x1, [x0]
  41e5ac:	str	wzr, [sp, #96]
  41e5b0:	b	41e5b8 <_ZdlPvm@@Base+0x26a8>
  41e5b4:	bl	401c60 <__cxa_throw_bad_array_new_length@plt>
  41e5b8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e5bc:	add	x0, x0, #0x5ac
  41e5c0:	ldr	w0, [x0]
  41e5c4:	ldr	w1, [sp, #96]
  41e5c8:	cmp	w1, w0
  41e5cc:	b.ge	41e5fc <_ZdlPvm@@Base+0x26ec>  // b.tcont
  41e5d0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e5d4:	add	x0, x0, #0x5a0
  41e5d8:	ldr	x1, [x0]
  41e5dc:	ldrsw	x0, [sp, #96]
  41e5e0:	lsl	x0, x0, #3
  41e5e4:	add	x0, x1, x0
  41e5e8:	str	xzr, [x0]
  41e5ec:	ldr	w0, [sp, #96]
  41e5f0:	add	w0, w0, #0x1
  41e5f4:	str	w0, [sp, #96]
  41e5f8:	b	41e5b8 <_ZdlPvm@@Base+0x26a8>
  41e5fc:	ldr	w0, [sp, #76]
  41e600:	lsl	x0, x0, #3
  41e604:	sub	x0, x0, #0x8
  41e608:	ldr	x1, [sp, #80]
  41e60c:	add	x0, x1, x0
  41e610:	str	x0, [sp, #104]
  41e614:	ldr	x1, [sp, #104]
  41e618:	ldr	x0, [sp, #80]
  41e61c:	cmp	x1, x0
  41e620:	b.cc	41e650 <_ZdlPvm@@Base+0x2740>  // b.lo, b.ul, b.last
  41e624:	ldr	x0, [sp, #104]
  41e628:	ldr	x1, [x0]
  41e62c:	add	x0, sp, #0x40
  41e630:	mov	w2, #0x1                   	// #1
  41e634:	bl	41e260 <_ZdlPvm@@Base+0x2350>
  41e638:	add	x0, sp, #0x40
  41e63c:	bl	41e9a0 <_ZdlPvm@@Base+0x2a90>
  41e640:	ldr	x0, [sp, #104]
  41e644:	sub	x0, x0, #0x8
  41e648:	str	x0, [sp, #104]
  41e64c:	b	41e614 <_ZdlPvm@@Base+0x2704>
  41e650:	ldr	x0, [sp, #80]
  41e654:	cmp	x0, #0x0
  41e658:	b.eq	41e664 <_ZdlPvm@@Base+0x2754>  // b.none
  41e65c:	ldr	x0, [sp, #80]
  41e660:	bl	401c20 <_ZdaPv@plt>
  41e664:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e668:	add	x0, x0, #0x5a0
  41e66c:	ldr	x2, [x0]
  41e670:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e674:	add	x0, x0, #0x5ac
  41e678:	ldr	w0, [x0]
  41e67c:	mov	w1, w0
  41e680:	ldr	w0, [sp, #92]
  41e684:	udiv	w3, w0, w1
  41e688:	mul	w1, w3, w1
  41e68c:	sub	w0, w0, w1
  41e690:	mov	w0, w0
  41e694:	lsl	x0, x0, #3
  41e698:	add	x0, x2, x0
  41e69c:	str	x0, [sp, #104]
  41e6a0:	ldr	x0, [sp, #104]
  41e6a4:	ldr	x0, [x0]
  41e6a8:	cmp	x0, #0x0
  41e6ac:	b.eq	41e708 <_ZdlPvm@@Base+0x27f8>  // b.none
  41e6b0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e6b4:	add	x0, x0, #0x5a0
  41e6b8:	ldr	x0, [x0]
  41e6bc:	ldr	x1, [sp, #104]
  41e6c0:	cmp	x1, x0
  41e6c4:	b.ne	41e6f8 <_ZdlPvm@@Base+0x27e8>  // b.any
  41e6c8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e6cc:	add	x0, x0, #0x5a0
  41e6d0:	ldr	x1, [x0]
  41e6d4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e6d8:	add	x0, x0, #0x5ac
  41e6dc:	ldr	w0, [x0]
  41e6e0:	sxtw	x0, w0
  41e6e4:	lsl	x0, x0, #3
  41e6e8:	sub	x0, x0, #0x8
  41e6ec:	add	x0, x1, x0
  41e6f0:	str	x0, [sp, #104]
  41e6f4:	b	41e6a0 <_ZdlPvm@@Base+0x2790>
  41e6f8:	ldr	x0, [sp, #104]
  41e6fc:	sub	x0, x0, #0x8
  41e700:	str	x0, [sp, #104]
  41e704:	b	41e6a0 <_ZdlPvm@@Base+0x2790>
  41e708:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e70c:	add	x0, x0, #0x5a8
  41e710:	ldr	w0, [x0]
  41e714:	add	w1, w0, #0x1
  41e718:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e71c:	add	x0, x0, #0x5a8
  41e720:	str	w1, [x0]
  41e724:	ldr	w0, [sp, #28]
  41e728:	cmp	w0, #0x1
  41e72c:	b.ne	41e750 <_ZdlPvm@@Base+0x2840>  // b.any
  41e730:	ldr	x0, [sp, #104]
  41e734:	ldr	x1, [sp, #32]
  41e738:	str	x1, [x0]
  41e73c:	ldr	x0, [sp, #104]
  41e740:	ldr	x1, [x0]
  41e744:	ldr	x0, [sp, #40]
  41e748:	str	x1, [x0]
  41e74c:	b	41e854 <_ZdlPvm@@Base+0x2944>
  41e750:	ldr	x0, [sp, #32]
  41e754:	bl	4019b0 <strlen@plt>
  41e758:	add	w0, w0, #0x1
  41e75c:	str	w0, [sp, #60]
  41e760:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e764:	add	x0, x0, #0x5b0
  41e768:	ldr	x0, [x0]
  41e76c:	cmp	x0, #0x0
  41e770:	b.eq	41e78c <_ZdlPvm@@Base+0x287c>  // b.none
  41e774:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e778:	add	x0, x0, #0x5b8
  41e77c:	ldr	w1, [x0]
  41e780:	ldr	w0, [sp, #60]
  41e784:	cmp	w1, w0
  41e788:	b.ge	41e7d8 <_ZdlPvm@@Base+0x28c8>  // b.tcont
  41e78c:	ldr	w0, [sp, #60]
  41e790:	cmp	w0, #0x400
  41e794:	b.le	41e7a4 <_ZdlPvm@@Base+0x2894>
  41e798:	add	x0, sp, #0x3c
  41e79c:	ldr	w0, [x0]
  41e7a0:	b	41e7a8 <_ZdlPvm@@Base+0x2898>
  41e7a4:	mov	w0, #0x400                 	// #1024
  41e7a8:	adrp	x1, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e7ac:	add	x1, x1, #0x5b8
  41e7b0:	str	w0, [x1]
  41e7b4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e7b8:	add	x0, x0, #0x5b8
  41e7bc:	ldr	w0, [x0]
  41e7c0:	sxtw	x0, w0
  41e7c4:	bl	401960 <_Znam@plt>
  41e7c8:	mov	x1, x0
  41e7cc:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e7d0:	add	x0, x0, #0x5b0
  41e7d4:	str	x1, [x0]
  41e7d8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e7dc:	add	x0, x0, #0x5b0
  41e7e0:	ldr	x0, [x0]
  41e7e4:	ldr	x1, [sp, #32]
  41e7e8:	bl	401a90 <strcpy@plt>
  41e7ec:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e7f0:	add	x0, x0, #0x5b0
  41e7f4:	ldr	x1, [x0]
  41e7f8:	ldr	x0, [sp, #104]
  41e7fc:	str	x1, [x0]
  41e800:	ldr	x0, [sp, #104]
  41e804:	ldr	x1, [x0]
  41e808:	ldr	x0, [sp, #40]
  41e80c:	str	x1, [x0]
  41e810:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e814:	add	x0, x0, #0x5b0
  41e818:	ldr	x1, [x0]
  41e81c:	ldr	w0, [sp, #60]
  41e820:	sxtw	x0, w0
  41e824:	add	x1, x1, x0
  41e828:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e82c:	add	x0, x0, #0x5b0
  41e830:	str	x1, [x0]
  41e834:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e838:	add	x0, x0, #0x5b8
  41e83c:	ldr	w1, [x0]
  41e840:	ldr	w0, [sp, #60]
  41e844:	sub	w1, w1, w0
  41e848:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e84c:	add	x0, x0, #0x5b8
  41e850:	str	w1, [x0]
  41e854:	ldp	x29, x30, [sp], #112
  41e858:	ret
  41e85c:	stp	x29, x30, [sp, #-64]!
  41e860:	mov	x29, sp
  41e864:	str	x19, [sp, #16]
  41e868:	str	x0, [sp, #40]
  41e86c:	str	x1, [sp, #32]
  41e870:	add	x0, sp, #0x28
  41e874:	bl	41e988 <_ZdlPvm@@Base+0x2a78>
  41e878:	bl	4019b0 <strlen@plt>
  41e87c:	mov	x19, x0
  41e880:	add	x0, sp, #0x20
  41e884:	bl	41e988 <_ZdlPvm@@Base+0x2a78>
  41e888:	bl	4019b0 <strlen@plt>
  41e88c:	add	x0, x19, x0
  41e890:	add	x0, x0, #0x1
  41e894:	bl	401960 <_Znam@plt>
  41e898:	str	x0, [sp, #56]
  41e89c:	add	x0, sp, #0x28
  41e8a0:	bl	41e988 <_ZdlPvm@@Base+0x2a78>
  41e8a4:	mov	x1, x0
  41e8a8:	ldr	x0, [sp, #56]
  41e8ac:	bl	401a90 <strcpy@plt>
  41e8b0:	add	x0, sp, #0x20
  41e8b4:	bl	41e988 <_ZdlPvm@@Base+0x2a78>
  41e8b8:	mov	x1, x0
  41e8bc:	ldr	x0, [sp, #56]
  41e8c0:	bl	401db0 <strcat@plt>
  41e8c4:	add	x0, sp, #0x30
  41e8c8:	mov	w2, #0x0                   	// #0
  41e8cc:	ldr	x1, [sp, #56]
  41e8d0:	bl	41e260 <_ZdlPvm@@Base+0x2350>
  41e8d4:	ldr	x0, [sp, #56]
  41e8d8:	cmp	x0, #0x0
  41e8dc:	b.eq	41e8e8 <_ZdlPvm@@Base+0x29d8>  // b.none
  41e8e0:	ldr	x0, [sp, #56]
  41e8e4:	bl	401c20 <_ZdaPv@plt>
  41e8e8:	ldr	x0, [sp, #48]
  41e8ec:	ldr	x19, [sp, #16]
  41e8f0:	ldp	x29, x30, [sp], #64
  41e8f4:	ret
  41e8f8:	stp	x29, x30, [sp, #-32]!
  41e8fc:	mov	x29, sp
  41e900:	str	w0, [sp, #28]
  41e904:	str	w1, [sp, #24]
  41e908:	ldr	w0, [sp, #28]
  41e90c:	cmp	w0, #0x1
  41e910:	b.ne	41e960 <_ZdlPvm@@Base+0x2a50>  // b.any
  41e914:	ldr	w1, [sp, #24]
  41e918:	mov	w0, #0xffff                	// #65535
  41e91c:	cmp	w1, w0
  41e920:	b.ne	41e960 <_ZdlPvm@@Base+0x2a50>  // b.any
  41e924:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e928:	add	x0, x0, #0x5c0
  41e92c:	bl	4120d0 <sqrt@plt+0x102f0>
  41e930:	mov	w2, #0x0                   	// #0
  41e934:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41e938:	add	x1, x0, #0xae0
  41e93c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e940:	add	x0, x0, #0x5c8
  41e944:	bl	41e260 <_ZdlPvm@@Base+0x2350>
  41e948:	mov	w2, #0x0                   	// #0
  41e94c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41e950:	add	x1, x0, #0xb00
  41e954:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41e958:	add	x0, x0, #0x5d0
  41e95c:	bl	41e260 <_ZdlPvm@@Base+0x2350>
  41e960:	nop
  41e964:	ldp	x29, x30, [sp], #32
  41e968:	ret
  41e96c:	stp	x29, x30, [sp, #-16]!
  41e970:	mov	x29, sp
  41e974:	mov	w1, #0xffff                	// #65535
  41e978:	mov	w0, #0x1                   	// #1
  41e97c:	bl	41e8f8 <_ZdlPvm@@Base+0x29e8>
  41e980:	ldp	x29, x30, [sp], #16
  41e984:	ret
  41e988:	sub	sp, sp, #0x10
  41e98c:	str	x0, [sp, #8]
  41e990:	ldr	x0, [sp, #8]
  41e994:	ldr	x0, [x0]
  41e998:	add	sp, sp, #0x10
  41e99c:	ret
  41e9a0:	sub	sp, sp, #0x10
  41e9a4:	str	x0, [sp, #8]
  41e9a8:	nop
  41e9ac:	add	sp, sp, #0x10
  41e9b0:	ret
  41e9b4:	stp	x29, x30, [sp, #-96]!
  41e9b8:	mov	x29, sp
  41e9bc:	str	x19, [sp, #16]
  41e9c0:	str	x0, [sp, #40]
  41e9c4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41e9c8:	add	x0, x0, #0xb10
  41e9cc:	bl	401ce0 <getenv@plt>
  41e9d0:	str	x0, [sp, #88]
  41e9d4:	ldr	x0, [sp, #88]
  41e9d8:	cmp	x0, #0x0
  41e9dc:	b.ne	41ea04 <_ZdlPvm@@Base+0x2af4>  // b.any
  41e9e0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41e9e4:	add	x0, x0, #0xb20
  41e9e8:	bl	401ce0 <getenv@plt>
  41e9ec:	str	x0, [sp, #88]
  41e9f0:	ldr	x0, [sp, #88]
  41e9f4:	cmp	x0, #0x0
  41e9f8:	b.ne	41ea04 <_ZdlPvm@@Base+0x2af4>  // b.any
  41e9fc:	mov	w0, #0x1                   	// #1
  41ea00:	b	41ea08 <_ZdlPvm@@Base+0x2af8>
  41ea04:	mov	w0, #0x0                   	// #0
  41ea08:	cmp	w0, #0x0
  41ea0c:	b.eq	41ea1c <_ZdlPvm@@Base+0x2b0c>  // b.none
  41ea10:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41ea14:	add	x0, x0, #0xb28
  41ea18:	str	x0, [sp, #88]
  41ea1c:	ldr	x0, [sp, #88]
  41ea20:	bl	4019b0 <strlen@plt>
  41ea24:	str	x0, [sp, #72]
  41ea28:	ldr	x0, [sp, #72]
  41ea2c:	sub	x0, x0, #0x1
  41ea30:	ldr	x1, [sp, #88]
  41ea34:	add	x0, x1, x0
  41ea38:	str	x0, [sp, #64]
  41ea3c:	ldr	x0, [sp, #64]
  41ea40:	ldrb	w0, [x0]
  41ea44:	mov	w1, w0
  41ea48:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41ea4c:	add	x0, x0, #0xb30
  41ea50:	bl	401a50 <strchr@plt>
  41ea54:	cmp	x0, #0x0
  41ea58:	b.ne	41ea64 <_ZdlPvm@@Base+0x2b54>  // b.any
  41ea5c:	mov	w0, #0x1                   	// #1
  41ea60:	b	41ea68 <_ZdlPvm@@Base+0x2b58>
  41ea64:	mov	w0, #0x0                   	// #0
  41ea68:	str	w0, [sp, #60]
  41ea6c:	ldrsw	x1, [sp, #60]
  41ea70:	ldr	x0, [sp, #72]
  41ea74:	add	x0, x1, x0
  41ea78:	add	x0, x0, #0x1
  41ea7c:	bl	401960 <_Znam@plt>
  41ea80:	str	x0, [sp, #48]
  41ea84:	ldr	x1, [sp, #88]
  41ea88:	ldr	x0, [sp, #48]
  41ea8c:	bl	401a90 <strcpy@plt>
  41ea90:	ldr	w0, [sp, #60]
  41ea94:	cmp	w0, #0x0
  41ea98:	b.eq	41eab8 <_ZdlPvm@@Base+0x2ba8>  // b.none
  41ea9c:	ldr	x0, [sp, #48]
  41eaa0:	bl	4019b0 <strlen@plt>
  41eaa4:	mov	x1, x0
  41eaa8:	ldr	x0, [sp, #48]
  41eaac:	add	x0, x0, x1
  41eab0:	mov	w1, #0x2f                  	// #47
  41eab4:	strh	w1, [x0]
  41eab8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41eabc:	add	x0, x0, #0xb38
  41eac0:	str	x0, [sp, #80]
  41eac4:	ldr	x0, [sp, #48]
  41eac8:	bl	41f274 <_ZdlPvm@@Base+0x3364>
  41eacc:	cmp	x0, #0xe
  41ead0:	cset	w0, ls  // ls = plast
  41ead4:	and	w0, w0, #0xff
  41ead8:	cmp	w0, #0x0
  41eadc:	b.eq	41eafc <_ZdlPvm@@Base+0x2bec>  // b.none
  41eae0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41eae4:	add	x0, x0, #0xb40
  41eae8:	str	x0, [sp, #80]
  41eaec:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41eaf0:	add	x0, x0, #0x5e8
  41eaf4:	mov	w1, #0x1                   	// #1
  41eaf8:	str	w1, [x0]
  41eafc:	ldrsw	x1, [sp, #60]
  41eb00:	ldr	x0, [sp, #72]
  41eb04:	add	x19, x1, x0
  41eb08:	ldr	x0, [sp, #80]
  41eb0c:	bl	4019b0 <strlen@plt>
  41eb10:	add	x1, x19, x0
  41eb14:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41eb18:	add	x0, x0, #0x5e0
  41eb1c:	str	x1, [x0]
  41eb20:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41eb24:	add	x0, x0, #0x5e0
  41eb28:	ldr	x0, [x0]
  41eb2c:	add	x0, x0, #0x1
  41eb30:	bl	401960 <_Znam@plt>
  41eb34:	mov	x1, x0
  41eb38:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41eb3c:	add	x0, x0, #0x5d8
  41eb40:	str	x1, [x0]
  41eb44:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41eb48:	add	x0, x0, #0x5d8
  41eb4c:	ldr	x0, [x0]
  41eb50:	ldr	x1, [sp, #48]
  41eb54:	bl	401a90 <strcpy@plt>
  41eb58:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41eb5c:	add	x0, x0, #0x5d8
  41eb60:	ldr	x0, [x0]
  41eb64:	ldr	x1, [sp, #80]
  41eb68:	bl	401db0 <strcat@plt>
  41eb6c:	ldr	x0, [sp, #48]
  41eb70:	cmp	x0, #0x0
  41eb74:	b.eq	41eb80 <_ZdlPvm@@Base+0x2c70>  // b.none
  41eb78:	ldr	x0, [sp, #48]
  41eb7c:	bl	401c20 <_ZdaPv@plt>
  41eb80:	nop
  41eb84:	ldr	x19, [sp, #16]
  41eb88:	ldp	x29, x30, [sp], #96
  41eb8c:	ret
  41eb90:	stp	x29, x30, [sp, #-32]!
  41eb94:	mov	x29, sp
  41eb98:	str	x0, [sp, #24]
  41eb9c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41eba0:	add	x0, x0, #0x5d8
  41eba4:	ldr	x0, [x0]
  41eba8:	cmp	x0, #0x0
  41ebac:	b.eq	41ebc0 <_ZdlPvm@@Base+0x2cb0>  // b.none
  41ebb0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41ebb4:	add	x0, x0, #0x5d8
  41ebb8:	ldr	x0, [x0]
  41ebbc:	bl	401c20 <_ZdaPv@plt>
  41ebc0:	nop
  41ebc4:	ldp	x29, x30, [sp], #32
  41ebc8:	ret
  41ebcc:	stp	x29, x30, [sp, #-64]!
  41ebd0:	mov	x29, sp
  41ebd4:	str	x0, [sp, #24]
  41ebd8:	str	x1, [sp, #16]
  41ebdc:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41ebe0:	add	x0, x0, #0x5e8
  41ebe4:	ldr	w0, [x0]
  41ebe8:	cmp	w0, #0x0
  41ebec:	b.eq	41ebf8 <_ZdlPvm@@Base+0x2ce8>  // b.none
  41ebf0:	ldr	x0, [sp, #16]
  41ebf4:	b	41ebfc <_ZdlPvm@@Base+0x2cec>
  41ebf8:	ldr	x0, [sp, #24]
  41ebfc:	str	x0, [sp, #48]
  41ec00:	str	wzr, [sp, #60]
  41ec04:	ldr	x0, [sp, #48]
  41ec08:	cmp	x0, #0x0
  41ec0c:	b.eq	41ec1c <_ZdlPvm@@Base+0x2d0c>  // b.none
  41ec10:	ldr	x0, [sp, #48]
  41ec14:	bl	4019b0 <strlen@plt>
  41ec18:	str	w0, [sp, #60]
  41ec1c:	ldrsw	x1, [sp, #60]
  41ec20:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41ec24:	add	x0, x0, #0x5e0
  41ec28:	ldr	x0, [x0]
  41ec2c:	add	x0, x1, x0
  41ec30:	add	x0, x0, #0x7
  41ec34:	bl	401960 <_Znam@plt>
  41ec38:	str	x0, [sp, #40]
  41ec3c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41ec40:	add	x0, x0, #0x5d8
  41ec44:	ldr	x0, [x0]
  41ec48:	mov	x1, x0
  41ec4c:	ldr	x0, [sp, #40]
  41ec50:	bl	401a90 <strcpy@plt>
  41ec54:	ldr	w0, [sp, #60]
  41ec58:	cmp	w0, #0x0
  41ec5c:	b.le	41ec6c <_ZdlPvm@@Base+0x2d5c>
  41ec60:	ldr	x1, [sp, #48]
  41ec64:	ldr	x0, [sp, #40]
  41ec68:	bl	401db0 <strcat@plt>
  41ec6c:	ldr	x0, [sp, #40]
  41ec70:	bl	4019b0 <strlen@plt>
  41ec74:	mov	x1, x0
  41ec78:	ldr	x0, [sp, #40]
  41ec7c:	add	x2, x0, x1
  41ec80:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41ec84:	add	x1, x0, #0xb48
  41ec88:	mov	x0, x2
  41ec8c:	ldr	w2, [x1]
  41ec90:	str	w2, [x0]
  41ec94:	ldur	w1, [x1, #3]
  41ec98:	stur	w1, [x0, #3]
  41ec9c:	ldr	x0, [sp, #40]
  41eca0:	ldp	x29, x30, [sp], #64
  41eca4:	ret
  41eca8:	stp	x29, x30, [sp, #-80]!
  41ecac:	mov	x29, sp
  41ecb0:	str	x0, [sp, #24]
  41ecb4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41ecb8:	add	x0, x0, #0x5f8
  41ecbc:	ldr	x0, [x0]
  41ecc0:	str	x0, [sp, #72]
  41ecc4:	ldr	x0, [sp, #72]
  41ecc8:	cmp	x0, #0x0
  41eccc:	b.eq	41ed78 <_ZdlPvm@@Base+0x2e68>  // b.none
  41ecd0:	ldr	x0, [sp, #72]
  41ecd4:	ldr	x0, [x0]
  41ecd8:	bl	401ad0 <unlink@plt>
  41ecdc:	lsr	w0, w0, #31
  41ece0:	and	w0, w0, #0xff
  41ece4:	cmp	w0, #0x0
  41ece8:	b.eq	41ed30 <_ZdlPvm@@Base+0x2e20>  // b.none
  41ecec:	ldr	x0, [sp, #72]
  41ecf0:	ldr	x1, [x0]
  41ecf4:	add	x0, sp, #0x20
  41ecf8:	bl	412810 <sqrt@plt+0x10a30>
  41ecfc:	bl	401c30 <__errno_location@plt>
  41ed00:	ldr	w0, [x0]
  41ed04:	bl	401a80 <strerror@plt>
  41ed08:	mov	x1, x0
  41ed0c:	add	x0, sp, #0x30
  41ed10:	bl	412810 <sqrt@plt+0x10a30>
  41ed14:	add	x2, sp, #0x30
  41ed18:	add	x1, sp, #0x20
  41ed1c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41ed20:	add	x3, x0, #0x48
  41ed24:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41ed28:	add	x0, x0, #0xb50
  41ed2c:	bl	412fa0 <sqrt@plt+0x111c0>
  41ed30:	ldr	x0, [sp, #72]
  41ed34:	str	x0, [sp, #64]
  41ed38:	ldr	x0, [sp, #72]
  41ed3c:	ldr	x0, [x0, #8]
  41ed40:	str	x0, [sp, #72]
  41ed44:	ldr	x0, [sp, #64]
  41ed48:	ldr	x0, [x0]
  41ed4c:	cmp	x0, #0x0
  41ed50:	b.eq	41ed60 <_ZdlPvm@@Base+0x2e50>  // b.none
  41ed54:	ldr	x0, [sp, #64]
  41ed58:	ldr	x0, [x0]
  41ed5c:	bl	401c20 <_ZdaPv@plt>
  41ed60:	ldr	x0, [sp, #64]
  41ed64:	cmp	x0, #0x0
  41ed68:	b.eq	41ecc4 <_ZdlPvm@@Base+0x2db4>  // b.none
  41ed6c:	mov	x1, #0x10                  	// #16
  41ed70:	bl	41bf10 <_ZdlPvm@@Base>
  41ed74:	b	41ecc4 <_ZdlPvm@@Base+0x2db4>
  41ed78:	nop
  41ed7c:	ldp	x29, x30, [sp], #80
  41ed80:	ret
  41ed84:	stp	x29, x30, [sp, #-64]!
  41ed88:	mov	x29, sp
  41ed8c:	str	x19, [sp, #16]
  41ed90:	str	x0, [sp, #40]
  41ed94:	ldr	x0, [sp, #40]
  41ed98:	bl	4019b0 <strlen@plt>
  41ed9c:	add	x0, x0, #0x1
  41eda0:	bl	401960 <_Znam@plt>
  41eda4:	str	x0, [sp, #56]
  41eda8:	ldr	x1, [sp, #40]
  41edac:	ldr	x0, [sp, #56]
  41edb0:	bl	401a90 <strcpy@plt>
  41edb4:	mov	x0, #0x10                  	// #16
  41edb8:	bl	41be54 <_Znwm@@Base>
  41edbc:	mov	x19, x0
  41edc0:	ldr	x1, [sp, #56]
  41edc4:	mov	x0, x19
  41edc8:	bl	41efcc <_ZdlPvm@@Base+0x30bc>
  41edcc:	str	x19, [sp, #48]
  41edd0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41edd4:	add	x0, x0, #0x5f8
  41edd8:	ldr	x1, [x0]
  41eddc:	ldr	x0, [sp, #48]
  41ede0:	str	x1, [x0, #8]
  41ede4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41ede8:	add	x0, x0, #0x5f8
  41edec:	ldr	x1, [sp, #48]
  41edf0:	str	x1, [x0]
  41edf4:	nop
  41edf8:	ldr	x19, [sp, #16]
  41edfc:	ldp	x29, x30, [sp], #64
  41ee00:	ret
  41ee04:	stp	x29, x30, [sp, #-112]!
  41ee08:	mov	x29, sp
  41ee0c:	str	x0, [sp, #40]
  41ee10:	str	x1, [sp, #32]
  41ee14:	str	x2, [sp, #24]
  41ee18:	str	w3, [sp, #20]
  41ee1c:	ldr	x1, [sp, #24]
  41ee20:	ldr	x0, [sp, #32]
  41ee24:	bl	41ebcc <_ZdlPvm@@Base+0x2cbc>
  41ee28:	str	x0, [sp, #104]
  41ee2c:	bl	401c30 <__errno_location@plt>
  41ee30:	str	wzr, [x0]
  41ee34:	ldr	x0, [sp, #104]
  41ee38:	bl	401b30 <mkstemp@plt>
  41ee3c:	str	w0, [sp, #100]
  41ee40:	ldr	w0, [sp, #100]
  41ee44:	cmp	w0, #0x0
  41ee48:	b.ge	41ee84 <_ZdlPvm@@Base+0x2f74>  // b.tcont
  41ee4c:	bl	401c30 <__errno_location@plt>
  41ee50:	ldr	w0, [x0]
  41ee54:	bl	401a80 <strerror@plt>
  41ee58:	mov	x1, x0
  41ee5c:	add	x0, sp, #0x38
  41ee60:	bl	412810 <sqrt@plt+0x10a30>
  41ee64:	add	x1, sp, #0x38
  41ee68:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41ee6c:	add	x3, x0, #0x48
  41ee70:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41ee74:	add	x2, x0, #0x48
  41ee78:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41ee7c:	add	x0, x0, #0xb68
  41ee80:	bl	413018 <sqrt@plt+0x11238>
  41ee84:	bl	401c30 <__errno_location@plt>
  41ee88:	str	wzr, [x0]
  41ee8c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41ee90:	add	x1, x0, #0xb90
  41ee94:	ldr	w0, [sp, #100]
  41ee98:	bl	401d60 <fdopen@plt>
  41ee9c:	str	x0, [sp, #88]
  41eea0:	ldr	x0, [sp, #88]
  41eea4:	cmp	x0, #0x0
  41eea8:	b.ne	41eee4 <_ZdlPvm@@Base+0x2fd4>  // b.any
  41eeac:	bl	401c30 <__errno_location@plt>
  41eeb0:	ldr	w0, [x0]
  41eeb4:	bl	401a80 <strerror@plt>
  41eeb8:	mov	x1, x0
  41eebc:	add	x0, sp, #0x48
  41eec0:	bl	412810 <sqrt@plt+0x10a30>
  41eec4:	add	x1, sp, #0x48
  41eec8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41eecc:	add	x3, x0, #0x48
  41eed0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x2cd0>
  41eed4:	add	x2, x0, #0x48
  41eed8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x70f0>
  41eedc:	add	x0, x0, #0xb98
  41eee0:	bl	413018 <sqrt@plt+0x11238>
  41eee4:	ldr	w0, [sp, #20]
  41eee8:	cmp	w0, #0x0
  41eeec:	b.eq	41eef8 <_ZdlPvm@@Base+0x2fe8>  // b.none
  41eef0:	ldr	x0, [sp, #104]
  41eef4:	bl	41ed84 <_ZdlPvm@@Base+0x2e74>
  41eef8:	ldr	x0, [sp, #40]
  41eefc:	cmp	x0, #0x0
  41ef00:	b.eq	41ef14 <_ZdlPvm@@Base+0x3004>  // b.none
  41ef04:	ldr	x0, [sp, #40]
  41ef08:	ldr	x1, [sp, #104]
  41ef0c:	str	x1, [x0]
  41ef10:	b	41ef28 <_ZdlPvm@@Base+0x3018>
  41ef14:	ldr	x0, [sp, #104]
  41ef18:	cmp	x0, #0x0
  41ef1c:	b.eq	41ef28 <_ZdlPvm@@Base+0x3018>  // b.none
  41ef20:	ldr	x0, [sp, #104]
  41ef24:	bl	401c20 <_ZdaPv@plt>
  41ef28:	ldr	x0, [sp, #88]
  41ef2c:	ldp	x29, x30, [sp], #112
  41ef30:	ret
  41ef34:	stp	x29, x30, [sp, #-32]!
  41ef38:	mov	x29, sp
  41ef3c:	str	w0, [sp, #28]
  41ef40:	str	w1, [sp, #24]
  41ef44:	ldr	w0, [sp, #28]
  41ef48:	cmp	w0, #0x1
  41ef4c:	b.ne	41efa4 <_ZdlPvm@@Base+0x3094>  // b.any
  41ef50:	ldr	w1, [sp, #24]
  41ef54:	mov	w0, #0xffff                	// #65535
  41ef58:	cmp	w1, w0
  41ef5c:	b.ne	41efa4 <_ZdlPvm@@Base+0x3094>  // b.any
  41ef60:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41ef64:	add	x0, x0, #0x5f0
  41ef68:	bl	41e9b4 <_ZdlPvm@@Base+0x2aa4>
  41ef6c:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  41ef70:	add	x2, x0, #0x250
  41ef74:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41ef78:	add	x1, x0, #0x5f0
  41ef7c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x20f0>
  41ef80:	add	x0, x0, #0xb90
  41ef84:	bl	401bd0 <__cxa_atexit@plt>
  41ef88:	adrp	x0, 439000 <_Znam@GLIBCXX_3.4>
  41ef8c:	add	x2, x0, #0x250
  41ef90:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41ef94:	add	x1, x0, #0x600
  41ef98:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x20f0>
  41ef9c:	add	x0, x0, #0xca8
  41efa0:	bl	401bd0 <__cxa_atexit@plt>
  41efa4:	nop
  41efa8:	ldp	x29, x30, [sp], #32
  41efac:	ret
  41efb0:	stp	x29, x30, [sp, #-16]!
  41efb4:	mov	x29, sp
  41efb8:	mov	w1, #0xffff                	// #65535
  41efbc:	mov	w0, #0x1                   	// #1
  41efc0:	bl	41ef34 <_ZdlPvm@@Base+0x3024>
  41efc4:	ldp	x29, x30, [sp], #16
  41efc8:	ret
  41efcc:	sub	sp, sp, #0x10
  41efd0:	str	x0, [sp, #8]
  41efd4:	str	x1, [sp]
  41efd8:	ldr	x0, [sp, #8]
  41efdc:	ldr	x1, [sp]
  41efe0:	str	x1, [x0]
  41efe4:	ldr	x0, [sp, #8]
  41efe8:	str	xzr, [x0, #8]
  41efec:	nop
  41eff0:	add	sp, sp, #0x10
  41eff4:	ret
  41eff8:	stp	x29, x30, [sp, #-64]!
  41effc:	mov	x29, sp
  41f000:	str	x0, [sp, #24]
  41f004:	ldr	x0, [sp, #24]
  41f008:	ldrb	w0, [x0]
  41f00c:	cmp	w0, #0x75
  41f010:	b.eq	41f01c <_ZdlPvm@@Base+0x310c>  // b.none
  41f014:	mov	x0, #0x0                   	// #0
  41f018:	b	41f20c <_ZdlPvm@@Base+0x32fc>
  41f01c:	ldr	x0, [sp, #24]
  41f020:	add	x0, x0, #0x1
  41f024:	str	x0, [sp, #24]
  41f028:	ldr	x0, [sp, #24]
  41f02c:	str	x0, [sp, #56]
  41f030:	str	wzr, [sp, #52]
  41f034:	ldr	x0, [sp, #56]
  41f038:	str	x0, [sp, #40]
  41f03c:	ldr	x0, [sp, #56]
  41f040:	ldrb	w0, [x0]
  41f044:	mov	w1, w0
  41f048:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  41f04c:	add	x0, x0, #0x938
  41f050:	bl	408b4c <sqrt@plt+0x6d6c>
  41f054:	cmp	w0, #0x0
  41f058:	cset	w0, eq  // eq = none
  41f05c:	and	w0, w0, #0xff
  41f060:	cmp	w0, #0x0
  41f064:	b.eq	41f070 <_ZdlPvm@@Base+0x3160>  // b.none
  41f068:	mov	x0, #0x0                   	// #0
  41f06c:	b	41f20c <_ZdlPvm@@Base+0x32fc>
  41f070:	ldr	x0, [sp, #56]
  41f074:	ldrb	w0, [x0]
  41f078:	mov	w1, w0
  41f07c:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  41f080:	add	x0, x0, #0x838
  41f084:	bl	408b4c <sqrt@plt+0x6d6c>
  41f088:	cmp	w0, #0x0
  41f08c:	cset	w0, ne  // ne = any
  41f090:	and	w0, w0, #0xff
  41f094:	cmp	w0, #0x0
  41f098:	b.eq	41f0bc <_ZdlPvm@@Base+0x31ac>  // b.none
  41f09c:	ldr	w0, [sp, #52]
  41f0a0:	lsl	w1, w0, #4
  41f0a4:	ldr	x0, [sp, #56]
  41f0a8:	ldrb	w0, [x0]
  41f0ac:	sub	w0, w0, #0x30
  41f0b0:	add	w0, w1, w0
  41f0b4:	str	w0, [sp, #52]
  41f0b8:	b	41f110 <_ZdlPvm@@Base+0x3200>
  41f0bc:	ldr	x0, [sp, #56]
  41f0c0:	ldrb	w0, [x0]
  41f0c4:	mov	w1, w0
  41f0c8:	adrp	x0, 43d000 <stderr@@GLIBC_2.17+0x1cd0>
  41f0cc:	add	x0, x0, #0x638
  41f0d0:	bl	408b4c <sqrt@plt+0x6d6c>
  41f0d4:	cmp	w0, #0x0
  41f0d8:	cset	w0, ne  // ne = any
  41f0dc:	and	w0, w0, #0xff
  41f0e0:	cmp	w0, #0x0
  41f0e4:	b.eq	41f108 <_ZdlPvm@@Base+0x31f8>  // b.none
  41f0e8:	ldr	w0, [sp, #52]
  41f0ec:	lsl	w1, w0, #4
  41f0f0:	ldr	x0, [sp, #56]
  41f0f4:	ldrb	w0, [x0]
  41f0f8:	sub	w0, w0, #0x37
  41f0fc:	add	w0, w1, w0
  41f100:	str	w0, [sp, #52]
  41f104:	b	41f110 <_ZdlPvm@@Base+0x3200>
  41f108:	mov	x0, #0x0                   	// #0
  41f10c:	b	41f20c <_ZdlPvm@@Base+0x32fc>
  41f110:	ldr	w1, [sp, #52]
  41f114:	mov	w0, #0x10ffff              	// #1114111
  41f118:	cmp	w1, w0
  41f11c:	b.le	41f128 <_ZdlPvm@@Base+0x3218>
  41f120:	mov	x0, #0x0                   	// #0
  41f124:	b	41f20c <_ZdlPvm@@Base+0x32fc>
  41f128:	ldr	x0, [sp, #56]
  41f12c:	add	x0, x0, #0x1
  41f130:	str	x0, [sp, #56]
  41f134:	ldr	x0, [sp, #56]
  41f138:	ldrb	w0, [x0]
  41f13c:	cmp	w0, #0x0
  41f140:	b.eq	41f158 <_ZdlPvm@@Base+0x3248>  // b.none
  41f144:	ldr	x0, [sp, #56]
  41f148:	ldrb	w0, [x0]
  41f14c:	cmp	w0, #0x5f
  41f150:	b.eq	41f158 <_ZdlPvm@@Base+0x3248>  // b.none
  41f154:	b	41f03c <_ZdlPvm@@Base+0x312c>
  41f158:	ldr	w1, [sp, #52]
  41f15c:	mov	w0, #0xd7ff                	// #55295
  41f160:	cmp	w1, w0
  41f164:	b.le	41f178 <_ZdlPvm@@Base+0x3268>
  41f168:	ldr	w1, [sp, #52]
  41f16c:	mov	w0, #0xdbff                	// #56319
  41f170:	cmp	w1, w0
  41f174:	b.le	41f198 <_ZdlPvm@@Base+0x3288>
  41f178:	ldr	w1, [sp, #52]
  41f17c:	mov	w0, #0xdbff                	// #56319
  41f180:	cmp	w1, w0
  41f184:	b.le	41f1a0 <_ZdlPvm@@Base+0x3290>
  41f188:	ldr	w1, [sp, #52]
  41f18c:	mov	w0, #0xdfff                	// #57343
  41f190:	cmp	w1, w0
  41f194:	b.gt	41f1a0 <_ZdlPvm@@Base+0x3290>
  41f198:	mov	x0, #0x0                   	// #0
  41f19c:	b	41f20c <_ZdlPvm@@Base+0x32fc>
  41f1a0:	ldr	w1, [sp, #52]
  41f1a4:	mov	w0, #0xffff                	// #65535
  41f1a8:	cmp	w1, w0
  41f1ac:	b.le	41f1c8 <_ZdlPvm@@Base+0x32b8>
  41f1b0:	ldr	x0, [sp, #40]
  41f1b4:	ldrb	w0, [x0]
  41f1b8:	cmp	w0, #0x30
  41f1bc:	b.ne	41f1e4 <_ZdlPvm@@Base+0x32d4>  // b.any
  41f1c0:	mov	x0, #0x0                   	// #0
  41f1c4:	b	41f20c <_ZdlPvm@@Base+0x32fc>
  41f1c8:	ldr	x1, [sp, #56]
  41f1cc:	ldr	x0, [sp, #40]
  41f1d0:	sub	x0, x1, x0
  41f1d4:	cmp	x0, #0x4
  41f1d8:	b.eq	41f1e4 <_ZdlPvm@@Base+0x32d4>  // b.none
  41f1dc:	mov	x0, #0x0                   	// #0
  41f1e0:	b	41f20c <_ZdlPvm@@Base+0x32fc>
  41f1e4:	ldr	x0, [sp, #56]
  41f1e8:	ldrb	w0, [x0]
  41f1ec:	cmp	w0, #0x0
  41f1f0:	b.eq	41f204 <_ZdlPvm@@Base+0x32f4>  // b.none
  41f1f4:	ldr	x0, [sp, #56]
  41f1f8:	add	x0, x0, #0x1
  41f1fc:	str	x0, [sp, #56]
  41f200:	b	41f030 <_ZdlPvm@@Base+0x3120>
  41f204:	nop
  41f208:	ldr	x0, [sp, #24]
  41f20c:	ldp	x29, x30, [sp], #64
  41f210:	ret
  41f214:	stp	x29, x30, [sp, #-32]!
  41f218:	mov	x29, sp
  41f21c:	str	w0, [sp, #28]
  41f220:	str	w1, [sp, #24]
  41f224:	ldr	w0, [sp, #28]
  41f228:	cmp	w0, #0x1
  41f22c:	b.ne	41f24c <_ZdlPvm@@Base+0x333c>  // b.any
  41f230:	ldr	w1, [sp, #24]
  41f234:	mov	w0, #0xffff                	// #65535
  41f238:	cmp	w1, w0
  41f23c:	b.ne	41f24c <_ZdlPvm@@Base+0x333c>  // b.any
  41f240:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x3cd0>
  41f244:	add	x0, x0, #0x608
  41f248:	bl	41227c <sqrt@plt+0x1049c>
  41f24c:	nop
  41f250:	ldp	x29, x30, [sp], #32
  41f254:	ret
  41f258:	stp	x29, x30, [sp, #-16]!
  41f25c:	mov	x29, sp
  41f260:	mov	w1, #0xffff                	// #65535
  41f264:	mov	w0, #0x1                   	// #1
  41f268:	bl	41f214 <_ZdlPvm@@Base+0x3304>
  41f26c:	ldp	x29, x30, [sp], #16
  41f270:	ret
  41f274:	stp	x29, x30, [sp, #-32]!
  41f278:	mov	x29, sp
  41f27c:	str	x0, [sp, #24]
  41f280:	mov	w1, #0x3                   	// #3
  41f284:	ldr	x0, [sp, #24]
  41f288:	bl	401bf0 <pathconf@plt>
  41f28c:	ldp	x29, x30, [sp], #32
  41f290:	ret
  41f294:	nop
  41f298:	stp	x29, x30, [sp, #-64]!
  41f29c:	mov	x29, sp
  41f2a0:	stp	x19, x20, [sp, #16]
  41f2a4:	adrp	x20, 438000 <_ZdlPvm@@Base+0x1c0f0>
  41f2a8:	add	x20, x20, #0xd10
  41f2ac:	stp	x21, x22, [sp, #32]
  41f2b0:	adrp	x21, 438000 <_ZdlPvm@@Base+0x1c0f0>
  41f2b4:	add	x21, x21, #0xca0
  41f2b8:	sub	x20, x20, x21
  41f2bc:	mov	w22, w0
  41f2c0:	stp	x23, x24, [sp, #48]
  41f2c4:	mov	x23, x1
  41f2c8:	mov	x24, x2
  41f2cc:	bl	401928 <_Znam@plt-0x38>
  41f2d0:	cmp	xzr, x20, asr #3
  41f2d4:	b.eq	41f300 <_ZdlPvm@@Base+0x33f0>  // b.none
  41f2d8:	asr	x20, x20, #3
  41f2dc:	mov	x19, #0x0                   	// #0
  41f2e0:	ldr	x3, [x21, x19, lsl #3]
  41f2e4:	mov	x2, x24
  41f2e8:	add	x19, x19, #0x1
  41f2ec:	mov	x1, x23
  41f2f0:	mov	w0, w22
  41f2f4:	blr	x3
  41f2f8:	cmp	x20, x19
  41f2fc:	b.ne	41f2e0 <_ZdlPvm@@Base+0x33d0>  // b.any
  41f300:	ldp	x19, x20, [sp, #16]
  41f304:	ldp	x21, x22, [sp, #32]
  41f308:	ldp	x23, x24, [sp, #48]
  41f30c:	ldp	x29, x30, [sp], #64
  41f310:	ret
  41f314:	nop
  41f318:	ret

Disassembly of section .fini:

000000000041f31c <.fini>:
  41f31c:	stp	x29, x30, [sp, #-16]!
  41f320:	mov	x29, sp
  41f324:	ldp	x29, x30, [sp], #16
  41f328:	ret
