// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_1_HH_
#define _conv_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnn_fadd_32ns_32ncud.h"
#include "cnn_fmul_32ns_32ndEe.h"
#include "cnn_fcmp_32ns_32neOg.h"
#include "cnn_mac_muladd_6nfYi.h"
#include "conv_1_conv_1_weibkb.h"
#include "conv_1_conv_1_bias.h"

namespace ap_rtl {

struct conv_1 : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<32> > input_r_q0;
    sc_out< sc_lv<10> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<32> > input_r_q1;
    sc_out< sc_lv<11> > conv_out_0_address0;
    sc_out< sc_logic > conv_out_0_ce0;
    sc_out< sc_logic > conv_out_0_we0;
    sc_out< sc_lv<32> > conv_out_0_d0;
    sc_out< sc_lv<11> > conv_out_1_address0;
    sc_out< sc_logic > conv_out_1_ce0;
    sc_out< sc_logic > conv_out_1_we0;
    sc_out< sc_lv<32> > conv_out_1_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    conv_1(sc_module_name name);
    SC_HAS_PROCESS(conv_1);

    ~conv_1();

    sc_trace_file* mVcdFile;

    conv_1_conv_1_weibkb* conv_1_weights_U;
    conv_1_conv_1_bias* conv_1_bias_U;
    cnn_fadd_32ns_32ncud<1,4,32,32,32>* cnn_fadd_32ns_32ncud_U1;
    cnn_fadd_32ns_32ncud<1,4,32,32,32>* cnn_fadd_32ns_32ncud_U2;
    cnn_fadd_32ns_32ncud<1,4,32,32,32>* cnn_fadd_32ns_32ncud_U3;
    cnn_fadd_32ns_32ncud<1,4,32,32,32>* cnn_fadd_32ns_32ncud_U4;
    cnn_fmul_32ns_32ndEe<1,2,32,32,32>* cnn_fmul_32ns_32ndEe_U5;
    cnn_fmul_32ns_32ndEe<1,2,32,32,32>* cnn_fmul_32ns_32ndEe_U6;
    cnn_fmul_32ns_32ndEe<1,2,32,32,32>* cnn_fmul_32ns_32ndEe_U7;
    cnn_fmul_32ns_32ndEe<1,2,32,32,32>* cnn_fmul_32ns_32ndEe_U8;
    cnn_fcmp_32ns_32neOg<1,2,32,32,1>* cnn_fcmp_32ns_32neOg_U9;
    cnn_mac_muladd_6nfYi<1,1,6,4,5,9>* cnn_mac_muladd_6nfYi_U10;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<6> > conv_1_weights_address0;
    sc_signal< sc_logic > conv_1_weights_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_q0;
    sc_signal< sc_lv<6> > conv_1_weights_address1;
    sc_signal< sc_logic > conv_1_weights_ce1;
    sc_signal< sc_lv<32> > conv_1_weights_q1;
    sc_signal< sc_lv<6> > conv_1_weights_address2;
    sc_signal< sc_logic > conv_1_weights_ce2;
    sc_signal< sc_lv<32> > conv_1_weights_q2;
    sc_signal< sc_lv<6> > conv_1_weights_address3;
    sc_signal< sc_logic > conv_1_weights_ce3;
    sc_signal< sc_lv<32> > conv_1_weights_q3;
    sc_signal< sc_lv<3> > conv_1_bias_address0;
    sc_signal< sc_logic > conv_1_bias_ce0;
    sc_signal< sc_lv<32> > conv_1_bias_q0;
    sc_signal< sc_lv<11> > indvar_flatten30_reg_421;
    sc_signal< sc_lv<5> > r_0_reg_432;
    sc_signal< sc_lv<7> > indvar_flatten_reg_443;
    sc_signal< sc_lv<5> > c_0_reg_454;
    sc_signal< sc_lv<3> > f_0_0_reg_465;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state18_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state23_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state28_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state33_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state38_pp0_stage1_iter7;
    sc_signal< bool > ap_block_state43_pp0_stage1_iter8;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1316;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state14_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state19_pp0_stage2_iter3;
    sc_signal< bool > ap_block_state24_pp0_stage2_iter4;
    sc_signal< bool > ap_block_state29_pp0_stage2_iter5;
    sc_signal< bool > ap_block_state34_pp0_stage2_iter6;
    sc_signal< bool > ap_block_state39_pp0_stage2_iter7;
    sc_signal< bool > ap_block_state44_pp0_stage2_iter8;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state15_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state20_pp0_stage3_iter3;
    sc_signal< bool > ap_block_state25_pp0_stage3_iter4;
    sc_signal< bool > ap_block_state30_pp0_stage3_iter5;
    sc_signal< bool > ap_block_state35_pp0_stage3_iter6;
    sc_signal< bool > ap_block_state40_pp0_stage3_iter7;
    sc_signal< bool > ap_block_state45_pp0_stage3_iter8;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state16_pp0_stage4_iter2;
    sc_signal< bool > ap_block_state21_pp0_stage4_iter3;
    sc_signal< bool > ap_block_state26_pp0_stage4_iter4;
    sc_signal< bool > ap_block_state31_pp0_stage4_iter5;
    sc_signal< bool > ap_block_state36_pp0_stage4_iter6;
    sc_signal< bool > ap_block_state41_pp0_stage4_iter7;
    sc_signal< bool > ap_block_state46_pp0_stage4_iter8;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state37_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state42_pp0_stage0_iter8;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > grp_fu_486_p2;
    sc_signal< sc_lv<32> > reg_558;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1316_pp0_iter7_reg;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1316_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln8_fu_582_p2;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1316_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1316_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1316_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1316_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1316_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1316_pp0_iter6_reg;
    sc_signal< sc_lv<11> > add_ln8_fu_588_p2;
    sc_signal< sc_lv<11> > add_ln8_reg_1320;
    sc_signal< sc_lv<1> > icmp_ln11_fu_594_p2;
    sc_signal< sc_lv<1> > icmp_ln11_reg_1325;
    sc_signal< sc_lv<5> > select_ln30_1_fu_608_p3;
    sc_signal< sc_lv<5> > select_ln30_1_reg_1330;
    sc_signal< sc_lv<11> > sub_ln23_fu_640_p2;
    sc_signal< sc_lv<11> > sub_ln23_reg_1335;
    sc_signal< sc_lv<5> > select_ln30_2_fu_652_p3;
    sc_signal< sc_lv<5> > select_ln30_2_reg_1340;
    sc_signal< sc_lv<5> > add_ln30_fu_668_p2;
    sc_signal< sc_lv<5> > add_ln30_reg_1346;
    sc_signal< sc_lv<1> > trunc_ln30_fu_674_p1;
    sc_signal< sc_lv<1> > trunc_ln30_reg_1352;
    sc_signal< sc_lv<1> > trunc_ln30_reg_1352_pp0_iter1_reg;
    sc_signal< sc_lv<1> > trunc_ln30_reg_1352_pp0_iter2_reg;
    sc_signal< sc_lv<1> > trunc_ln30_reg_1352_pp0_iter3_reg;
    sc_signal< sc_lv<1> > trunc_ln30_reg_1352_pp0_iter4_reg;
    sc_signal< sc_lv<1> > trunc_ln30_reg_1352_pp0_iter5_reg;
    sc_signal< sc_lv<1> > trunc_ln30_reg_1352_pp0_iter6_reg;
    sc_signal< sc_lv<1> > trunc_ln30_reg_1352_pp0_iter7_reg;
    sc_signal< sc_lv<1> > trunc_ln30_reg_1352_pp0_iter8_reg;
    sc_signal< sc_lv<4> > tmp_31_reg_1356;
    sc_signal< sc_lv<4> > tmp_31_reg_1356_pp0_iter1_reg;
    sc_signal< sc_lv<4> > tmp_31_reg_1356_pp0_iter2_reg;
    sc_signal< sc_lv<4> > tmp_31_reg_1356_pp0_iter3_reg;
    sc_signal< sc_lv<4> > tmp_31_reg_1356_pp0_iter4_reg;
    sc_signal< sc_lv<4> > tmp_31_reg_1356_pp0_iter5_reg;
    sc_signal< sc_lv<4> > tmp_31_reg_1356_pp0_iter6_reg;
    sc_signal< sc_lv<4> > tmp_31_reg_1356_pp0_iter7_reg;
    sc_signal< sc_lv<4> > tmp_31_reg_1356_pp0_iter8_reg;
    sc_signal< sc_lv<3> > select_ln30_6_fu_734_p3;
    sc_signal< sc_lv<3> > select_ln30_6_reg_1361;
    sc_signal< sc_lv<3> > select_ln30_6_reg_1361_pp0_iter1_reg;
    sc_signal< sc_lv<3> > select_ln30_6_reg_1361_pp0_iter2_reg;
    sc_signal< sc_lv<3> > select_ln30_6_reg_1361_pp0_iter3_reg;
    sc_signal< sc_lv<3> > select_ln30_6_reg_1361_pp0_iter4_reg;
    sc_signal< sc_lv<3> > select_ln30_6_reg_1361_pp0_iter5_reg;
    sc_signal< sc_lv<3> > select_ln30_6_reg_1361_pp0_iter6_reg;
    sc_signal< sc_lv<3> > select_ln30_6_reg_1361_pp0_iter7_reg;
    sc_signal< sc_lv<3> > select_ln30_6_reg_1361_pp0_iter8_reg;
    sc_signal< sc_lv<5> > select_ln30_7_fu_742_p3;
    sc_signal< sc_lv<5> > select_ln30_7_reg_1371;
    sc_signal< sc_lv<5> > select_ln30_7_reg_1371_pp0_iter1_reg;
    sc_signal< sc_lv<5> > select_ln30_7_reg_1371_pp0_iter2_reg;
    sc_signal< sc_lv<5> > select_ln30_7_reg_1371_pp0_iter3_reg;
    sc_signal< sc_lv<5> > select_ln30_7_reg_1371_pp0_iter4_reg;
    sc_signal< sc_lv<5> > select_ln30_7_reg_1371_pp0_iter5_reg;
    sc_signal< sc_lv<5> > select_ln30_7_reg_1371_pp0_iter6_reg;
    sc_signal< sc_lv<5> > select_ln30_7_reg_1371_pp0_iter7_reg;
    sc_signal< sc_lv<5> > select_ln30_7_reg_1371_pp0_iter8_reg;
    sc_signal< sc_lv<11> > zext_ln30_2_fu_750_p1;
    sc_signal< sc_lv<11> > zext_ln30_2_reg_1377;
    sc_signal< sc_lv<11> > zext_ln30_4_fu_779_p1;
    sc_signal< sc_lv<11> > zext_ln30_4_reg_1388;
    sc_signal< sc_lv<5> > select_ln30_9_fu_800_p3;
    sc_signal< sc_lv<5> > select_ln30_9_reg_1399;
    sc_signal< sc_lv<64> > zext_ln23_fu_808_p1;
    sc_signal< sc_lv<64> > zext_ln23_reg_1404;
    sc_signal< sc_lv<64> > zext_ln23_reg_1404_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_1404_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_1404_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_1404_pp0_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_1404_pp0_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_1404_pp0_iter6_reg;
    sc_signal< sc_lv<3> > or_ln14_fu_828_p2;
    sc_signal< sc_lv<3> > or_ln14_reg_1419;
    sc_signal< sc_lv<3> > or_ln14_reg_1419_pp0_iter1_reg;
    sc_signal< sc_lv<3> > or_ln14_reg_1419_pp0_iter2_reg;
    sc_signal< sc_lv<3> > or_ln14_reg_1419_pp0_iter3_reg;
    sc_signal< sc_lv<3> > or_ln14_reg_1419_pp0_iter4_reg;
    sc_signal< sc_lv<3> > or_ln14_reg_1419_pp0_iter5_reg;
    sc_signal< sc_lv<3> > or_ln14_reg_1419_pp0_iter6_reg;
    sc_signal< sc_lv<3> > or_ln14_reg_1419_pp0_iter7_reg;
    sc_signal< sc_lv<3> > or_ln14_reg_1419_pp0_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln23_5_fu_834_p1;
    sc_signal< sc_lv<64> > zext_ln23_5_reg_1428;
    sc_signal< sc_lv<64> > zext_ln23_5_reg_1428_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln23_5_reg_1428_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln23_5_reg_1428_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln23_5_reg_1428_pp0_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln23_5_reg_1428_pp0_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln23_5_reg_1428_pp0_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln23_5_reg_1428_pp0_iter7_reg;
    sc_signal< sc_lv<7> > add_ln11_fu_854_p2;
    sc_signal< sc_lv<7> > add_ln11_reg_1443;
    sc_signal< sc_lv<11> > sub_ln23_1_fu_882_p2;
    sc_signal< sc_lv<11> > sub_ln23_1_reg_1448;
    sc_signal< sc_lv<11> > zext_ln30_5_fu_898_p1;
    sc_signal< sc_lv<11> > zext_ln30_5_reg_1459;
    sc_signal< sc_lv<11> > add_ln23_6_fu_989_p2;
    sc_signal< sc_lv<11> > add_ln23_6_reg_1490;
    sc_signal< sc_lv<11> > add_ln23_10_fu_1003_p2;
    sc_signal< sc_lv<11> > add_ln23_10_reg_1500;
    sc_signal< sc_lv<11> > add_ln23_14_fu_1017_p2;
    sc_signal< sc_lv<11> > add_ln23_14_reg_1510;
    sc_signal< sc_lv<6> > zext_ln23_16_fu_1022_p1;
    sc_signal< sc_lv<6> > zext_ln23_16_reg_1515;
    sc_signal< sc_lv<32> > grp_fu_494_p2;
    sc_signal< sc_lv<32> > tmp_2_reg_1531;
    sc_signal< sc_lv<32> > grp_fu_500_p2;
    sc_signal< sc_lv<32> > tmp_0_0_1_reg_1536;
    sc_signal< sc_lv<6> > zext_ln23_26_fu_1044_p1;
    sc_signal< sc_lv<6> > zext_ln23_26_reg_1541;
    sc_signal< sc_lv<32> > grp_fu_506_p2;
    sc_signal< sc_lv<32> > tmp_1_reg_1557;
    sc_signal< sc_lv<32> > grp_fu_512_p2;
    sc_signal< sc_lv<32> > tmp_1_0_1_reg_1562;
    sc_signal< sc_lv<32> > tmp_0_0_2_reg_1587;
    sc_signal< sc_lv<32> > tmp_0_0_2_reg_1587_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_0_1_reg_1592;
    sc_signal< sc_lv<32> > tmp_0_1_reg_1592_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_0_1_reg_1592_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_0_2_reg_1607;
    sc_signal< sc_lv<32> > tmp_1_0_2_reg_1607_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1612;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1612_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1612_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_0_1_1_reg_1627;
    sc_signal< sc_lv<32> > tmp_0_1_1_reg_1627_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_0_1_1_reg_1627_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_0_1_2_reg_1632;
    sc_signal< sc_lv<32> > tmp_0_1_2_reg_1632_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_0_1_2_reg_1632_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_0_1_2_reg_1632_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_1_1_1_reg_1642;
    sc_signal< sc_lv<32> > tmp_1_1_1_reg_1642_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_1_1_1_reg_1642_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_1_2_reg_1647;
    sc_signal< sc_lv<32> > tmp_1_1_2_reg_1647_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_1_1_2_reg_1647_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_1_2_reg_1647_pp0_iter3_reg;
    sc_signal< sc_lv<3> > add_ln14_fu_1134_p2;
    sc_signal< sc_lv<3> > add_ln14_reg_1652;
    sc_signal< sc_lv<7> > select_ln11_fu_1139_p3;
    sc_signal< sc_lv<7> > select_ln11_reg_1657;
    sc_signal< sc_lv<32> > tmp_0_2_reg_1662;
    sc_signal< sc_lv<32> > tmp_0_2_reg_1662_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_0_2_reg_1662_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_0_2_reg_1662_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_0_2_reg_1662_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_0_2_1_reg_1667;
    sc_signal< sc_lv<32> > tmp_0_2_1_reg_1667_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_0_2_1_reg_1667_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_0_2_1_reg_1667_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_0_2_1_reg_1667_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_0_2_1_reg_1667_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_1_2_reg_1672;
    sc_signal< sc_lv<32> > tmp_1_2_reg_1672_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_2_reg_1672_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_1_2_reg_1672_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_1_2_reg_1672_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_1677;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_1677_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_1677_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_1677_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_1677_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_1677_pp0_iter6_reg;
    sc_signal< sc_lv<32> > grp_fu_476_p2;
    sc_signal< sc_lv<32> > w_sum_4_reg_1682;
    sc_signal< sc_lv<32> > tmp_0_2_2_reg_1687;
    sc_signal< sc_lv<32> > tmp_0_2_2_reg_1687_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_0_2_2_reg_1687_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_0_2_2_reg_1687_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_0_2_2_reg_1687_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_0_2_2_reg_1687_pp0_iter6_reg;
    sc_signal< sc_lv<32> > grp_fu_481_p2;
    sc_signal< sc_lv<32> > w_sum_4_1_reg_1692;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_1697;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_1697_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_1697_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_1697_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_1697_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_1697_pp0_iter6_reg;
    sc_signal< sc_lv<32> > w_sum_4_0_0_1_reg_1702;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > w_sum_4_1_0_1_reg_1707;
    sc_signal< sc_lv<32> > w_sum_4_0_0_2_reg_1712;
    sc_signal< sc_lv<32> > w_sum_4_1_0_2_reg_1717;
    sc_signal< sc_lv<32> > w_sum_4_0_1_reg_1722;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<32> > w_sum_4_1_1_reg_1727;
    sc_signal< sc_lv<32> > w_sum_4_0_1_1_reg_1732;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > w_sum_4_1_1_1_reg_1737;
    sc_signal< sc_lv<32> > w_sum_4_0_1_2_reg_1742;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<32> > grp_fu_490_p2;
    sc_signal< sc_lv<32> > w_sum_4_1_1_2_reg_1747;
    sc_signal< sc_lv<32> > w_sum_4_0_2_reg_1752;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<32> > w_sum_4_1_2_reg_1757;
    sc_signal< sc_lv<32> > w_sum_4_0_2_1_reg_1762;
    sc_signal< sc_lv<32> > w_sum_4_1_2_1_reg_1767;
    sc_signal< sc_lv<32> > conv_1_bias_load_reg_1777;
    sc_signal< sc_lv<32> > conv_1_bias_load_1_reg_1787;
    sc_signal< sc_lv<32> > w_sum_4_1_2_2_reg_1792;
    sc_signal< sc_lv<32> > w_sum_1_reg_1797;
    sc_signal< sc_lv<12> > add_ln30_3_fu_1245_p2;
    sc_signal< sc_lv<12> > add_ln30_3_reg_1804;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_lv<11> > ap_phi_mux_indvar_flatten30_phi_fu_425_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_r_0_phi_fu_436_p4;
    sc_signal< sc_lv<7> > ap_phi_mux_indvar_flatten_phi_fu_447_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_c_0_phi_fu_458_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_f_0_0_phi_fu_469_p4;
    sc_signal< sc_lv<64> > zext_ln23_8_fu_760_p1;
    sc_signal< sc_lv<64> > zext_ln23_10_fu_789_p1;
    sc_signal< sc_lv<64> > zext_ln23_19_fu_823_p1;
    sc_signal< sc_lv<64> > zext_ln23_29_fu_849_p1;
    sc_signal< sc_lv<64> > zext_ln23_9_fu_893_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln23_12_fu_906_p1;
    sc_signal< sc_lv<64> > zext_ln23_20_fu_920_p1;
    sc_signal< sc_lv<64> > zext_ln23_21_fu_931_p1;
    sc_signal< sc_lv<64> > zext_ln23_30_fu_945_p1;
    sc_signal< sc_lv<64> > zext_ln23_31_fu_956_p1;
    sc_signal< sc_lv<64> > zext_ln23_11_fu_998_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln23_13_fu_1012_p1;
    sc_signal< sc_lv<64> > tmp_39_fu_1025_p3;
    sc_signal< sc_lv<64> > zext_ln23_22_fu_1039_p1;
    sc_signal< sc_lv<64> > tmp_41_fu_1047_p3;
    sc_signal< sc_lv<64> > zext_ln23_32_fu_1061_p1;
    sc_signal< sc_lv<64> > sext_ln23_fu_1066_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > sext_ln23_1_fu_1070_p1;
    sc_signal< sc_lv<64> > zext_ln23_23_fu_1079_p1;
    sc_signal< sc_lv<64> > zext_ln23_24_fu_1089_p1;
    sc_signal< sc_lv<64> > zext_ln23_33_fu_1099_p1;
    sc_signal< sc_lv<64> > zext_ln23_34_fu_1109_p1;
    sc_signal< sc_lv<64> > zext_ln23_14_fu_1114_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > tmp_40_fu_1118_p3;
    sc_signal< sc_lv<64> > tmp_42_fu_1126_p3;
    sc_signal< sc_lv<64> > zext_ln30_6_fu_1184_p1;
    sc_signal< sc_lv<64> > zext_ln30_7_fu_1251_p1;
    sc_signal< sc_lv<32> > select_ln29_fu_1232_p3;
    sc_signal< sc_lv<32> > select_ln29_1_fu_1297_p3;
    sc_signal< sc_lv<32> > grp_fu_476_p0;
    sc_signal< sc_lv<32> > grp_fu_476_p1;
    sc_signal< sc_lv<32> > grp_fu_481_p0;
    sc_signal< sc_lv<32> > grp_fu_481_p1;
    sc_signal< sc_lv<32> > grp_fu_486_p0;
    sc_signal< sc_lv<32> > grp_fu_486_p1;
    sc_signal< sc_lv<32> > grp_fu_490_p0;
    sc_signal< sc_lv<32> > grp_fu_490_p1;
    sc_signal< sc_lv<32> > grp_fu_500_p1;
    sc_signal< sc_lv<32> > grp_fu_519_p0;
    sc_signal< sc_lv<5> > r_fu_564_p2;
    sc_signal< sc_lv<10> > tmp_fu_616_p3;
    sc_signal< sc_lv<7> > tmp_28_fu_628_p3;
    sc_signal< sc_lv<11> > zext_ln23_1_fu_624_p1;
    sc_signal< sc_lv<11> > zext_ln23_2_fu_636_p1;
    sc_signal< sc_lv<5> > add_ln23_fu_646_p2;
    sc_signal< sc_lv<5> > select_ln30_3_fu_660_p3;
    sc_signal< sc_lv<5> > c_fu_570_p2;
    sc_signal< sc_lv<5> > add_ln23_1_fu_576_p2;
    sc_signal< sc_lv<1> > icmp_ln14_fu_710_p2;
    sc_signal< sc_lv<1> > xor_ln30_fu_704_p2;
    sc_signal< sc_lv<5> > select_ln30_fu_600_p3;
    sc_signal< sc_lv<1> > and_ln30_fu_716_p2;
    sc_signal< sc_lv<1> > or_ln30_fu_728_p2;
    sc_signal< sc_lv<5> > add_ln23_3_fu_722_p2;
    sc_signal< sc_lv<11> > add_ln23_4_fu_754_p2;
    sc_signal< sc_lv<5> > add_ln23_7_fu_765_p2;
    sc_signal< sc_lv<5> > select_ln30_4_fu_688_p3;
    sc_signal< sc_lv<5> > select_ln30_8_fu_771_p3;
    sc_signal< sc_lv<11> > add_ln23_8_fu_783_p2;
    sc_signal< sc_lv<5> > add_ln23_11_fu_794_p2;
    sc_signal< sc_lv<5> > select_ln30_5_fu_696_p3;
    sc_signal< sc_lv<4> > zext_ln23_18_fu_813_p1;
    sc_signal< sc_lv<4> > add_ln23_15_fu_817_p2;
    sc_signal< sc_lv<4> > zext_ln23_28_fu_839_p1;
    sc_signal< sc_lv<4> > add_ln23_21_fu_843_p2;
    sc_signal< sc_lv<10> > tmp_29_fu_860_p3;
    sc_signal< sc_lv<7> > tmp_30_fu_871_p3;
    sc_signal< sc_lv<11> > zext_ln23_3_fu_867_p1;
    sc_signal< sc_lv<11> > zext_ln23_4_fu_878_p1;
    sc_signal< sc_lv<11> > add_ln23_5_fu_888_p2;
    sc_signal< sc_lv<11> > add_ln23_12_fu_901_p2;
    sc_signal< sc_lv<5> > zext_ln23_17_fu_911_p1;
    sc_signal< sc_lv<5> > add_ln23_16_fu_914_p2;
    sc_signal< sc_lv<5> > add_ln23_17_fu_925_p2;
    sc_signal< sc_lv<5> > zext_ln23_27_fu_936_p1;
    sc_signal< sc_lv<5> > add_ln23_22_fu_939_p2;
    sc_signal< sc_lv<5> > add_ln23_23_fu_950_p2;
    sc_signal< sc_lv<10> > tmp_37_fu_961_p3;
    sc_signal< sc_lv<7> > tmp_38_fu_972_p3;
    sc_signal< sc_lv<11> > zext_ln23_6_fu_968_p1;
    sc_signal< sc_lv<11> > zext_ln23_7_fu_979_p1;
    sc_signal< sc_lv<11> > sub_ln23_2_fu_983_p2;
    sc_signal< sc_lv<11> > add_ln23_9_fu_994_p2;
    sc_signal< sc_lv<11> > add_ln23_13_fu_1008_p2;
    sc_signal< sc_lv<6> > add_ln23_18_fu_1033_p2;
    sc_signal< sc_lv<6> > add_ln23_24_fu_1055_p2;
    sc_signal< sc_lv<6> > add_ln23_19_fu_1074_p2;
    sc_signal< sc_lv<6> > add_ln23_20_fu_1084_p2;
    sc_signal< sc_lv<6> > add_ln23_25_fu_1094_p2;
    sc_signal< sc_lv<6> > add_ln23_26_fu_1104_p2;
    sc_signal< sc_lv<9> > grp_fu_1306_p3;
    sc_signal< sc_lv<10> > tmp_32_fu_1158_p3;
    sc_signal< sc_lv<12> > p_shl_cast_fu_1151_p3;
    sc_signal< sc_lv<12> > zext_ln30_3_fu_1165_p1;
    sc_signal< sc_lv<12> > sub_ln30_fu_1169_p2;
    sc_signal< sc_lv<12> > zext_ln23_15_fu_1175_p1;
    sc_signal< sc_lv<12> > add_ln30_2_fu_1178_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_fu_1190_p1;
    sc_signal< sc_lv<8> > tmp_s_fu_1194_p4;
    sc_signal< sc_lv<23> > trunc_ln29_fu_1204_p1;
    sc_signal< sc_lv<1> > icmp_ln29_27_fu_1214_p2;
    sc_signal< sc_lv<1> > icmp_ln29_fu_1208_p2;
    sc_signal< sc_lv<1> > or_ln29_fu_1220_p2;
    sc_signal< sc_lv<1> > grp_fu_519_p2;
    sc_signal< sc_lv<1> > and_ln29_fu_1226_p2;
    sc_signal< sc_lv<12> > zext_ln23_25_fu_1242_p1;
    sc_signal< sc_lv<32> > bitcast_ln29_13_fu_1256_p1;
    sc_signal< sc_lv<8> > tmp_26_fu_1259_p4;
    sc_signal< sc_lv<23> > trunc_ln29_13_fu_1269_p1;
    sc_signal< sc_lv<1> > icmp_ln29_29_fu_1279_p2;
    sc_signal< sc_lv<1> > icmp_ln29_28_fu_1273_p2;
    sc_signal< sc_lv<1> > or_ln29_13_fu_1285_p2;
    sc_signal< sc_lv<1> > and_ln29_13_fu_1291_p2;
    sc_signal< sc_lv<6> > grp_fu_1306_p0;
    sc_signal< sc_lv<4> > grp_fu_1306_p1;
    sc_signal< sc_lv<5> > grp_fu_1306_p2;
    sc_signal< bool > ap_block_pp0_stage2_00001;
    sc_signal< bool > ap_block_pp0_stage3_00001;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<9> > grp_fu_1306_p10;
    sc_signal< sc_lv<9> > grp_fu_1306_p20;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state47;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<11> ap_const_lv11_7EC;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<7> ap_const_lv7_4E;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<61> ap_const_lv61_3;
    static const sc_lv<6> ap_const_lv6_1E;
    static const sc_lv<6> ap_const_lv6_24;
    static const sc_lv<6> ap_const_lv6_2A;
    static const sc_lv<61> ap_const_lv61_6;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<9> ap_const_lv9_1A;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln11_fu_854_p2();
    void thread_add_ln14_fu_1134_p2();
    void thread_add_ln23_10_fu_1003_p2();
    void thread_add_ln23_11_fu_794_p2();
    void thread_add_ln23_12_fu_901_p2();
    void thread_add_ln23_13_fu_1008_p2();
    void thread_add_ln23_14_fu_1017_p2();
    void thread_add_ln23_15_fu_817_p2();
    void thread_add_ln23_16_fu_914_p2();
    void thread_add_ln23_17_fu_925_p2();
    void thread_add_ln23_18_fu_1033_p2();
    void thread_add_ln23_19_fu_1074_p2();
    void thread_add_ln23_1_fu_576_p2();
    void thread_add_ln23_20_fu_1084_p2();
    void thread_add_ln23_21_fu_843_p2();
    void thread_add_ln23_22_fu_939_p2();
    void thread_add_ln23_23_fu_950_p2();
    void thread_add_ln23_24_fu_1055_p2();
    void thread_add_ln23_25_fu_1094_p2();
    void thread_add_ln23_26_fu_1104_p2();
    void thread_add_ln23_3_fu_722_p2();
    void thread_add_ln23_4_fu_754_p2();
    void thread_add_ln23_5_fu_888_p2();
    void thread_add_ln23_6_fu_989_p2();
    void thread_add_ln23_7_fu_765_p2();
    void thread_add_ln23_8_fu_783_p2();
    void thread_add_ln23_9_fu_994_p2();
    void thread_add_ln23_fu_646_p2();
    void thread_add_ln30_2_fu_1178_p2();
    void thread_add_ln30_3_fu_1245_p2();
    void thread_add_ln30_fu_668_p2();
    void thread_add_ln8_fu_588_p2();
    void thread_and_ln29_13_fu_1291_p2();
    void thread_and_ln29_fu_1226_p2();
    void thread_and_ln30_fu_716_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state47();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_00001();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_00001();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state12_pp0_stage0_iter2();
    void thread_ap_block_state13_pp0_stage1_iter2();
    void thread_ap_block_state14_pp0_stage2_iter2();
    void thread_ap_block_state15_pp0_stage3_iter2();
    void thread_ap_block_state16_pp0_stage4_iter2();
    void thread_ap_block_state17_pp0_stage0_iter3();
    void thread_ap_block_state18_pp0_stage1_iter3();
    void thread_ap_block_state19_pp0_stage2_iter3();
    void thread_ap_block_state20_pp0_stage3_iter3();
    void thread_ap_block_state21_pp0_stage4_iter3();
    void thread_ap_block_state22_pp0_stage0_iter4();
    void thread_ap_block_state23_pp0_stage1_iter4();
    void thread_ap_block_state24_pp0_stage2_iter4();
    void thread_ap_block_state25_pp0_stage3_iter4();
    void thread_ap_block_state26_pp0_stage4_iter4();
    void thread_ap_block_state27_pp0_stage0_iter5();
    void thread_ap_block_state28_pp0_stage1_iter5();
    void thread_ap_block_state29_pp0_stage2_iter5();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage3_iter5();
    void thread_ap_block_state31_pp0_stage4_iter5();
    void thread_ap_block_state32_pp0_stage0_iter6();
    void thread_ap_block_state33_pp0_stage1_iter6();
    void thread_ap_block_state34_pp0_stage2_iter6();
    void thread_ap_block_state35_pp0_stage3_iter6();
    void thread_ap_block_state36_pp0_stage4_iter6();
    void thread_ap_block_state37_pp0_stage0_iter7();
    void thread_ap_block_state38_pp0_stage1_iter7();
    void thread_ap_block_state39_pp0_stage2_iter7();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state40_pp0_stage3_iter7();
    void thread_ap_block_state41_pp0_stage4_iter7();
    void thread_ap_block_state42_pp0_stage0_iter8();
    void thread_ap_block_state43_pp0_stage1_iter8();
    void thread_ap_block_state44_pp0_stage2_iter8();
    void thread_ap_block_state45_pp0_stage3_iter8();
    void thread_ap_block_state46_pp0_stage4_iter8();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_c_0_phi_fu_458_p4();
    void thread_ap_phi_mux_f_0_0_phi_fu_469_p4();
    void thread_ap_phi_mux_indvar_flatten30_phi_fu_425_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_447_p4();
    void thread_ap_phi_mux_r_0_phi_fu_436_p4();
    void thread_ap_ready();
    void thread_bitcast_ln29_13_fu_1256_p1();
    void thread_bitcast_ln29_fu_1190_p1();
    void thread_c_fu_570_p2();
    void thread_conv_1_bias_address0();
    void thread_conv_1_bias_ce0();
    void thread_conv_1_weights_address0();
    void thread_conv_1_weights_address1();
    void thread_conv_1_weights_address2();
    void thread_conv_1_weights_address3();
    void thread_conv_1_weights_ce0();
    void thread_conv_1_weights_ce1();
    void thread_conv_1_weights_ce2();
    void thread_conv_1_weights_ce3();
    void thread_conv_out_0_address0();
    void thread_conv_out_0_ce0();
    void thread_conv_out_0_d0();
    void thread_conv_out_0_we0();
    void thread_conv_out_1_address0();
    void thread_conv_out_1_ce0();
    void thread_conv_out_1_d0();
    void thread_conv_out_1_we0();
    void thread_grp_fu_1306_p0();
    void thread_grp_fu_1306_p1();
    void thread_grp_fu_1306_p10();
    void thread_grp_fu_1306_p2();
    void thread_grp_fu_1306_p20();
    void thread_grp_fu_476_p0();
    void thread_grp_fu_476_p1();
    void thread_grp_fu_481_p0();
    void thread_grp_fu_481_p1();
    void thread_grp_fu_486_p0();
    void thread_grp_fu_486_p1();
    void thread_grp_fu_490_p0();
    void thread_grp_fu_490_p1();
    void thread_grp_fu_500_p1();
    void thread_grp_fu_519_p0();
    void thread_icmp_ln11_fu_594_p2();
    void thread_icmp_ln14_fu_710_p2();
    void thread_icmp_ln29_27_fu_1214_p2();
    void thread_icmp_ln29_28_fu_1273_p2();
    void thread_icmp_ln29_29_fu_1279_p2();
    void thread_icmp_ln29_fu_1208_p2();
    void thread_icmp_ln8_fu_582_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_or_ln14_fu_828_p2();
    void thread_or_ln29_13_fu_1285_p2();
    void thread_or_ln29_fu_1220_p2();
    void thread_or_ln30_fu_728_p2();
    void thread_p_shl_cast_fu_1151_p3();
    void thread_r_fu_564_p2();
    void thread_select_ln11_fu_1139_p3();
    void thread_select_ln29_1_fu_1297_p3();
    void thread_select_ln29_fu_1232_p3();
    void thread_select_ln30_1_fu_608_p3();
    void thread_select_ln30_2_fu_652_p3();
    void thread_select_ln30_3_fu_660_p3();
    void thread_select_ln30_4_fu_688_p3();
    void thread_select_ln30_5_fu_696_p3();
    void thread_select_ln30_6_fu_734_p3();
    void thread_select_ln30_7_fu_742_p3();
    void thread_select_ln30_8_fu_771_p3();
    void thread_select_ln30_9_fu_800_p3();
    void thread_select_ln30_fu_600_p3();
    void thread_sext_ln23_1_fu_1070_p1();
    void thread_sext_ln23_fu_1066_p1();
    void thread_sub_ln23_1_fu_882_p2();
    void thread_sub_ln23_2_fu_983_p2();
    void thread_sub_ln23_fu_640_p2();
    void thread_sub_ln30_fu_1169_p2();
    void thread_tmp_26_fu_1259_p4();
    void thread_tmp_28_fu_628_p3();
    void thread_tmp_29_fu_860_p3();
    void thread_tmp_30_fu_871_p3();
    void thread_tmp_32_fu_1158_p3();
    void thread_tmp_37_fu_961_p3();
    void thread_tmp_38_fu_972_p3();
    void thread_tmp_39_fu_1025_p3();
    void thread_tmp_40_fu_1118_p3();
    void thread_tmp_41_fu_1047_p3();
    void thread_tmp_42_fu_1126_p3();
    void thread_tmp_fu_616_p3();
    void thread_tmp_s_fu_1194_p4();
    void thread_trunc_ln29_13_fu_1269_p1();
    void thread_trunc_ln29_fu_1204_p1();
    void thread_trunc_ln30_fu_674_p1();
    void thread_xor_ln30_fu_704_p2();
    void thread_zext_ln23_10_fu_789_p1();
    void thread_zext_ln23_11_fu_998_p1();
    void thread_zext_ln23_12_fu_906_p1();
    void thread_zext_ln23_13_fu_1012_p1();
    void thread_zext_ln23_14_fu_1114_p1();
    void thread_zext_ln23_15_fu_1175_p1();
    void thread_zext_ln23_16_fu_1022_p1();
    void thread_zext_ln23_17_fu_911_p1();
    void thread_zext_ln23_18_fu_813_p1();
    void thread_zext_ln23_19_fu_823_p1();
    void thread_zext_ln23_1_fu_624_p1();
    void thread_zext_ln23_20_fu_920_p1();
    void thread_zext_ln23_21_fu_931_p1();
    void thread_zext_ln23_22_fu_1039_p1();
    void thread_zext_ln23_23_fu_1079_p1();
    void thread_zext_ln23_24_fu_1089_p1();
    void thread_zext_ln23_25_fu_1242_p1();
    void thread_zext_ln23_26_fu_1044_p1();
    void thread_zext_ln23_27_fu_936_p1();
    void thread_zext_ln23_28_fu_839_p1();
    void thread_zext_ln23_29_fu_849_p1();
    void thread_zext_ln23_2_fu_636_p1();
    void thread_zext_ln23_30_fu_945_p1();
    void thread_zext_ln23_31_fu_956_p1();
    void thread_zext_ln23_32_fu_1061_p1();
    void thread_zext_ln23_33_fu_1099_p1();
    void thread_zext_ln23_34_fu_1109_p1();
    void thread_zext_ln23_3_fu_867_p1();
    void thread_zext_ln23_4_fu_878_p1();
    void thread_zext_ln23_5_fu_834_p1();
    void thread_zext_ln23_6_fu_968_p1();
    void thread_zext_ln23_7_fu_979_p1();
    void thread_zext_ln23_8_fu_760_p1();
    void thread_zext_ln23_9_fu_893_p1();
    void thread_zext_ln23_fu_808_p1();
    void thread_zext_ln30_2_fu_750_p1();
    void thread_zext_ln30_3_fu_1165_p1();
    void thread_zext_ln30_4_fu_779_p1();
    void thread_zext_ln30_5_fu_898_p1();
    void thread_zext_ln30_6_fu_1184_p1();
    void thread_zext_ln30_7_fu_1251_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
