
STM32_NOW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ecc  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  08003f8c  08003f8c  00004f8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080040a4  080040a4  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080040a4  080040a4  00006068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080040a4  080040a4  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080040a4  080040a4  000050a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080040a8  080040a8  000050a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080040ac  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000420  20000068  08004114  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000488  08004114  00006488  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009233  00000000  00000000  00006090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a9f  00000000  00000000  0000f2c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007b0  00000000  00000000  00010d68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005dd  00000000  00000000  00011518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000126aa  00000000  00000000  00011af5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a45d  00000000  00000000  0002419f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006ab0c  00000000  00000000  0002e5fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00099108  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000023bc  00000000  00000000  0009914c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000084  00000000  00000000  0009b508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003f74 	.word	0x08003f74

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08003f74 	.word	0x08003f74

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	@ 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	@ 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			@ (mov r8, r8)

08000408 <__aeabi_lmul>:
 8000408:	b5f0      	push	{r4, r5, r6, r7, lr}
 800040a:	46ce      	mov	lr, r9
 800040c:	4699      	mov	r9, r3
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	469c      	mov	ip, r3
 8000412:	0413      	lsls	r3, r2, #16
 8000414:	4647      	mov	r7, r8
 8000416:	0c1b      	lsrs	r3, r3, #16
 8000418:	001d      	movs	r5, r3
 800041a:	000e      	movs	r6, r1
 800041c:	4661      	mov	r1, ip
 800041e:	0404      	lsls	r4, r0, #16
 8000420:	0c24      	lsrs	r4, r4, #16
 8000422:	b580      	push	{r7, lr}
 8000424:	0007      	movs	r7, r0
 8000426:	0c10      	lsrs	r0, r2, #16
 8000428:	434b      	muls	r3, r1
 800042a:	4365      	muls	r5, r4
 800042c:	4341      	muls	r1, r0
 800042e:	4360      	muls	r0, r4
 8000430:	0c2c      	lsrs	r4, r5, #16
 8000432:	18c0      	adds	r0, r0, r3
 8000434:	1824      	adds	r4, r4, r0
 8000436:	468c      	mov	ip, r1
 8000438:	42a3      	cmp	r3, r4
 800043a:	d903      	bls.n	8000444 <__aeabi_lmul+0x3c>
 800043c:	2380      	movs	r3, #128	@ 0x80
 800043e:	025b      	lsls	r3, r3, #9
 8000440:	4698      	mov	r8, r3
 8000442:	44c4      	add	ip, r8
 8000444:	4649      	mov	r1, r9
 8000446:	4379      	muls	r1, r7
 8000448:	4356      	muls	r6, r2
 800044a:	0c23      	lsrs	r3, r4, #16
 800044c:	042d      	lsls	r5, r5, #16
 800044e:	0c2d      	lsrs	r5, r5, #16
 8000450:	1989      	adds	r1, r1, r6
 8000452:	4463      	add	r3, ip
 8000454:	0424      	lsls	r4, r4, #16
 8000456:	1960      	adds	r0, r4, r5
 8000458:	18c9      	adds	r1, r1, r3
 800045a:	bcc0      	pop	{r6, r7}
 800045c:	46b9      	mov	r9, r7
 800045e:	46b0      	mov	r8, r6
 8000460:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000462:	46c0      	nop			@ (mov r8, r8)

08000464 <XOR_Checksum>:

/* USER CODE BEGIN 0 */

/* ===== XOR checksum */
uint8_t XOR_Checksum(uint8_t *data, uint8_t len)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b084      	sub	sp, #16
 8000468:	af00      	add	r7, sp, #0
 800046a:	6078      	str	r0, [r7, #4]
 800046c:	000a      	movs	r2, r1
 800046e:	1cfb      	adds	r3, r7, #3
 8000470:	701a      	strb	r2, [r3, #0]
    uint8_t chk = 0;
 8000472:	230f      	movs	r3, #15
 8000474:	18fb      	adds	r3, r7, r3
 8000476:	2200      	movs	r2, #0
 8000478:	701a      	strb	r2, [r3, #0]
    for(uint8_t i=0;i<len;i++)
 800047a:	230e      	movs	r3, #14
 800047c:	18fb      	adds	r3, r7, r3
 800047e:	2200      	movs	r2, #0
 8000480:	701a      	strb	r2, [r3, #0]
 8000482:	e010      	b.n	80004a6 <XOR_Checksum+0x42>
        chk ^= data[i];
 8000484:	200e      	movs	r0, #14
 8000486:	183b      	adds	r3, r7, r0
 8000488:	781b      	ldrb	r3, [r3, #0]
 800048a:	687a      	ldr	r2, [r7, #4]
 800048c:	18d3      	adds	r3, r2, r3
 800048e:	7819      	ldrb	r1, [r3, #0]
 8000490:	220f      	movs	r2, #15
 8000492:	18bb      	adds	r3, r7, r2
 8000494:	18ba      	adds	r2, r7, r2
 8000496:	7812      	ldrb	r2, [r2, #0]
 8000498:	404a      	eors	r2, r1
 800049a:	701a      	strb	r2, [r3, #0]
    for(uint8_t i=0;i<len;i++)
 800049c:	183b      	adds	r3, r7, r0
 800049e:	781a      	ldrb	r2, [r3, #0]
 80004a0:	183b      	adds	r3, r7, r0
 80004a2:	3201      	adds	r2, #1
 80004a4:	701a      	strb	r2, [r3, #0]
 80004a6:	230e      	movs	r3, #14
 80004a8:	18fa      	adds	r2, r7, r3
 80004aa:	1cfb      	adds	r3, r7, #3
 80004ac:	7812      	ldrb	r2, [r2, #0]
 80004ae:	781b      	ldrb	r3, [r3, #0]
 80004b0:	429a      	cmp	r2, r3
 80004b2:	d3e7      	bcc.n	8000484 <XOR_Checksum+0x20>
    return chk;
 80004b4:	230f      	movs	r3, #15
 80004b6:	18fb      	adds	r3, r7, r3
 80004b8:	781b      	ldrb	r3, [r3, #0]
}
 80004ba:	0018      	movs	r0, r3
 80004bc:	46bd      	mov	sp, r7
 80004be:	b004      	add	sp, #16
 80004c0:	bd80      	pop	{r7, pc}

080004c2 <RNG_Init>:

/* ===== RNG / Field generation */
void RNG_Init(void){ srand(HAL_GetTick()); }
 80004c2:	b580      	push	{r7, lr}
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	f000 fd5d 	bl	8000f84 <HAL_GetTick>
 80004ca:	0003      	movs	r3, r0
 80004cc:	0018      	movs	r0, r3
 80004ce:	f002 fd0b 	bl	8002ee8 <srand>
 80004d2:	46c0      	nop			@ (mov r8, r8)
 80004d4:	46bd      	mov	sp, r7
 80004d6:	bd80      	pop	{r7, pc}

080004d8 <ClearField>:

void ClearField(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b082      	sub	sp, #8
 80004dc:	af00      	add	r7, sp, #0
    for(uint8_t i=0;i<fieldSize;i++)
 80004de:	1dfb      	adds	r3, r7, #7
 80004e0:	2200      	movs	r2, #0
 80004e2:	701a      	strb	r2, [r3, #0]
 80004e4:	e01e      	b.n	8000524 <ClearField+0x4c>
        for(uint8_t j=0;j<fieldSize;j++)
 80004e6:	1dbb      	adds	r3, r7, #6
 80004e8:	2200      	movs	r2, #0
 80004ea:	701a      	strb	r2, [r3, #0]
 80004ec:	e00f      	b.n	800050e <ClearField+0x36>
            minefield[i][j]=0;
 80004ee:	1dfb      	adds	r3, r7, #7
 80004f0:	781a      	ldrb	r2, [r3, #0]
 80004f2:	1dbb      	adds	r3, r7, #6
 80004f4:	7819      	ldrb	r1, [r3, #0]
 80004f6:	4811      	ldr	r0, [pc, #68]	@ (800053c <ClearField+0x64>)
 80004f8:	0013      	movs	r3, r2
 80004fa:	011b      	lsls	r3, r3, #4
 80004fc:	1a9b      	subs	r3, r3, r2
 80004fe:	18c3      	adds	r3, r0, r3
 8000500:	2200      	movs	r2, #0
 8000502:	545a      	strb	r2, [r3, r1]
        for(uint8_t j=0;j<fieldSize;j++)
 8000504:	1dbb      	adds	r3, r7, #6
 8000506:	781a      	ldrb	r2, [r3, #0]
 8000508:	1dbb      	adds	r3, r7, #6
 800050a:	3201      	adds	r2, #1
 800050c:	701a      	strb	r2, [r3, #0]
 800050e:	4b0c      	ldr	r3, [pc, #48]	@ (8000540 <ClearField+0x68>)
 8000510:	781b      	ldrb	r3, [r3, #0]
 8000512:	1dba      	adds	r2, r7, #6
 8000514:	7812      	ldrb	r2, [r2, #0]
 8000516:	429a      	cmp	r2, r3
 8000518:	d3e9      	bcc.n	80004ee <ClearField+0x16>
    for(uint8_t i=0;i<fieldSize;i++)
 800051a:	1dfb      	adds	r3, r7, #7
 800051c:	781a      	ldrb	r2, [r3, #0]
 800051e:	1dfb      	adds	r3, r7, #7
 8000520:	3201      	adds	r2, #1
 8000522:	701a      	strb	r2, [r3, #0]
 8000524:	4b06      	ldr	r3, [pc, #24]	@ (8000540 <ClearField+0x68>)
 8000526:	781b      	ldrb	r3, [r3, #0]
 8000528:	1dfa      	adds	r2, r7, #7
 800052a:	7812      	ldrb	r2, [r2, #0]
 800052c:	429a      	cmp	r2, r3
 800052e:	d3da      	bcc.n	80004e6 <ClearField+0xe>
}
 8000530:	46c0      	nop			@ (mov r8, r8)
 8000532:	46c0      	nop			@ (mov r8, r8)
 8000534:	46bd      	mov	sp, r7
 8000536:	b002      	add	sp, #8
 8000538:	bd80      	pop	{r7, pc}
 800053a:	46c0      	nop			@ (mov r8, r8)
 800053c:	20000250 	.word	0x20000250
 8000540:	20000331 	.word	0x20000331

08000544 <PlaceMines>:

void PlaceMines(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b082      	sub	sp, #8
 8000548:	af00      	add	r7, sp, #0
    uint8_t placed=0;
 800054a:	1dfb      	adds	r3, r7, #7
 800054c:	2200      	movs	r2, #0
 800054e:	701a      	strb	r2, [r3, #0]
    while(placed<mineCount)
 8000550:	e039      	b.n	80005c6 <PlaceMines+0x82>
    {
        uint8_t x=rand()%fieldSize;
 8000552:	f002 fcf9 	bl	8002f48 <rand>
 8000556:	0002      	movs	r2, r0
 8000558:	4b20      	ldr	r3, [pc, #128]	@ (80005dc <PlaceMines+0x98>)
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	0019      	movs	r1, r3
 800055e:	0010      	movs	r0, r2
 8000560:	f7ff ff4c 	bl	80003fc <__aeabi_idivmod>
 8000564:	000b      	movs	r3, r1
 8000566:	001a      	movs	r2, r3
 8000568:	1dbb      	adds	r3, r7, #6
 800056a:	701a      	strb	r2, [r3, #0]
        uint8_t y=rand()%fieldSize;
 800056c:	f002 fcec 	bl	8002f48 <rand>
 8000570:	0002      	movs	r2, r0
 8000572:	4b1a      	ldr	r3, [pc, #104]	@ (80005dc <PlaceMines+0x98>)
 8000574:	781b      	ldrb	r3, [r3, #0]
 8000576:	0019      	movs	r1, r3
 8000578:	0010      	movs	r0, r2
 800057a:	f7ff ff3f 	bl	80003fc <__aeabi_idivmod>
 800057e:	000b      	movs	r3, r1
 8000580:	001a      	movs	r2, r3
 8000582:	1d7b      	adds	r3, r7, #5
 8000584:	701a      	strb	r2, [r3, #0]
        if(minefield[x][y]!=MINE)
 8000586:	1dbb      	adds	r3, r7, #6
 8000588:	781a      	ldrb	r2, [r3, #0]
 800058a:	1d7b      	adds	r3, r7, #5
 800058c:	7819      	ldrb	r1, [r3, #0]
 800058e:	4814      	ldr	r0, [pc, #80]	@ (80005e0 <PlaceMines+0x9c>)
 8000590:	0013      	movs	r3, r2
 8000592:	011b      	lsls	r3, r3, #4
 8000594:	1a9b      	subs	r3, r3, r2
 8000596:	18c3      	adds	r3, r0, r3
 8000598:	565b      	ldrsb	r3, [r3, r1]
 800059a:	1dfa      	adds	r2, r7, #7
 800059c:	1df9      	adds	r1, r7, #7
 800059e:	7809      	ldrb	r1, [r1, #0]
 80005a0:	7011      	strb	r1, [r2, #0]
 80005a2:	3301      	adds	r3, #1
 80005a4:	d00f      	beq.n	80005c6 <PlaceMines+0x82>
        {
            minefield[x][y]=MINE;
 80005a6:	1dbb      	adds	r3, r7, #6
 80005a8:	781a      	ldrb	r2, [r3, #0]
 80005aa:	1d7b      	adds	r3, r7, #5
 80005ac:	7819      	ldrb	r1, [r3, #0]
 80005ae:	480c      	ldr	r0, [pc, #48]	@ (80005e0 <PlaceMines+0x9c>)
 80005b0:	0013      	movs	r3, r2
 80005b2:	011b      	lsls	r3, r3, #4
 80005b4:	1a9b      	subs	r3, r3, r2
 80005b6:	18c3      	adds	r3, r0, r3
 80005b8:	22ff      	movs	r2, #255	@ 0xff
 80005ba:	545a      	strb	r2, [r3, r1]
            placed++;
 80005bc:	1dfb      	adds	r3, r7, #7
 80005be:	781a      	ldrb	r2, [r3, #0]
 80005c0:	1dfb      	adds	r3, r7, #7
 80005c2:	3201      	adds	r2, #1
 80005c4:	701a      	strb	r2, [r3, #0]
    while(placed<mineCount)
 80005c6:	4b07      	ldr	r3, [pc, #28]	@ (80005e4 <PlaceMines+0xa0>)
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	1dfa      	adds	r2, r7, #7
 80005cc:	7812      	ldrb	r2, [r2, #0]
 80005ce:	429a      	cmp	r2, r3
 80005d0:	d3bf      	bcc.n	8000552 <PlaceMines+0xe>
        }
    }
}
 80005d2:	46c0      	nop			@ (mov r8, r8)
 80005d4:	46c0      	nop			@ (mov r8, r8)
 80005d6:	46bd      	mov	sp, r7
 80005d8:	b002      	add	sp, #8
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	20000331 	.word	0x20000331
 80005e0:	20000250 	.word	0x20000250
 80005e4:	20000332 	.word	0x20000332

080005e8 <CountAdjacent>:

uint8_t CountAdjacent(uint8_t x,uint8_t y)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b084      	sub	sp, #16
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	0002      	movs	r2, r0
 80005f0:	1dfb      	adds	r3, r7, #7
 80005f2:	701a      	strb	r2, [r3, #0]
 80005f4:	1dbb      	adds	r3, r7, #6
 80005f6:	1c0a      	adds	r2, r1, #0
 80005f8:	701a      	strb	r2, [r3, #0]
    int8_t dx,dy;
    uint8_t cnt=0;
 80005fa:	230d      	movs	r3, #13
 80005fc:	18fb      	adds	r3, r7, r3
 80005fe:	2200      	movs	r2, #0
 8000600:	701a      	strb	r2, [r3, #0]
    for(dx=-1;dx<=1;dx++)
 8000602:	230f      	movs	r3, #15
 8000604:	18fb      	adds	r3, r7, r3
 8000606:	22ff      	movs	r2, #255	@ 0xff
 8000608:	701a      	strb	r2, [r3, #0]
 800060a:	e068      	b.n	80006de <CountAdjacent+0xf6>
        for(dy=-1;dy<=1;dy++)
 800060c:	230e      	movs	r3, #14
 800060e:	18fb      	adds	r3, r7, r3
 8000610:	22ff      	movs	r2, #255	@ 0xff
 8000612:	701a      	strb	r2, [r3, #0]
 8000614:	e054      	b.n	80006c0 <CountAdjacent+0xd8>
        {
            if(dx==0 && dy==0) continue;
 8000616:	230f      	movs	r3, #15
 8000618:	18fb      	adds	r3, r7, r3
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	b25b      	sxtb	r3, r3
 800061e:	2b00      	cmp	r3, #0
 8000620:	d105      	bne.n	800062e <CountAdjacent+0x46>
 8000622:	230e      	movs	r3, #14
 8000624:	18fb      	adds	r3, r7, r3
 8000626:	781b      	ldrb	r3, [r3, #0]
 8000628:	b25b      	sxtb	r3, r3
 800062a:	2b00      	cmp	r3, #0
 800062c:	d03e      	beq.n	80006ac <CountAdjacent+0xc4>
            int8_t nx=x+dx, ny=y+dy;
 800062e:	230f      	movs	r3, #15
 8000630:	18fb      	adds	r3, r7, r3
 8000632:	781a      	ldrb	r2, [r3, #0]
 8000634:	1dfb      	adds	r3, r7, #7
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	18d3      	adds	r3, r2, r3
 800063a:	b2da      	uxtb	r2, r3
 800063c:	210c      	movs	r1, #12
 800063e:	187b      	adds	r3, r7, r1
 8000640:	701a      	strb	r2, [r3, #0]
 8000642:	230e      	movs	r3, #14
 8000644:	18fb      	adds	r3, r7, r3
 8000646:	781a      	ldrb	r2, [r3, #0]
 8000648:	1dbb      	adds	r3, r7, #6
 800064a:	781b      	ldrb	r3, [r3, #0]
 800064c:	18d3      	adds	r3, r2, r3
 800064e:	b2da      	uxtb	r2, r3
 8000650:	200b      	movs	r0, #11
 8000652:	183b      	adds	r3, r7, r0
 8000654:	701a      	strb	r2, [r3, #0]
            if(nx>=0 && ny>=0 && nx<fieldSize && ny<fieldSize)
 8000656:	187b      	adds	r3, r7, r1
 8000658:	781b      	ldrb	r3, [r3, #0]
 800065a:	2b7f      	cmp	r3, #127	@ 0x7f
 800065c:	d827      	bhi.n	80006ae <CountAdjacent+0xc6>
 800065e:	183b      	adds	r3, r7, r0
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	2b7f      	cmp	r3, #127	@ 0x7f
 8000664:	d823      	bhi.n	80006ae <CountAdjacent+0xc6>
 8000666:	187b      	adds	r3, r7, r1
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	b25b      	sxtb	r3, r3
 800066c:	4a22      	ldr	r2, [pc, #136]	@ (80006f8 <CountAdjacent+0x110>)
 800066e:	7812      	ldrb	r2, [r2, #0]
 8000670:	4293      	cmp	r3, r2
 8000672:	da1c      	bge.n	80006ae <CountAdjacent+0xc6>
 8000674:	183b      	adds	r3, r7, r0
 8000676:	781b      	ldrb	r3, [r3, #0]
 8000678:	b25b      	sxtb	r3, r3
 800067a:	4a1f      	ldr	r2, [pc, #124]	@ (80006f8 <CountAdjacent+0x110>)
 800067c:	7812      	ldrb	r2, [r2, #0]
 800067e:	4293      	cmp	r3, r2
 8000680:	da15      	bge.n	80006ae <CountAdjacent+0xc6>
                if(minefield[nx][ny]==MINE) cnt++;
 8000682:	187b      	adds	r3, r7, r1
 8000684:	2200      	movs	r2, #0
 8000686:	569a      	ldrsb	r2, [r3, r2]
 8000688:	183b      	adds	r3, r7, r0
 800068a:	2100      	movs	r1, #0
 800068c:	5659      	ldrsb	r1, [r3, r1]
 800068e:	481b      	ldr	r0, [pc, #108]	@ (80006fc <CountAdjacent+0x114>)
 8000690:	0013      	movs	r3, r2
 8000692:	011b      	lsls	r3, r3, #4
 8000694:	1a9b      	subs	r3, r3, r2
 8000696:	18c3      	adds	r3, r0, r3
 8000698:	565b      	ldrsb	r3, [r3, r1]
 800069a:	3301      	adds	r3, #1
 800069c:	d107      	bne.n	80006ae <CountAdjacent+0xc6>
 800069e:	210d      	movs	r1, #13
 80006a0:	187b      	adds	r3, r7, r1
 80006a2:	781a      	ldrb	r2, [r3, #0]
 80006a4:	187b      	adds	r3, r7, r1
 80006a6:	3201      	adds	r2, #1
 80006a8:	701a      	strb	r2, [r3, #0]
 80006aa:	e000      	b.n	80006ae <CountAdjacent+0xc6>
            if(dx==0 && dy==0) continue;
 80006ac:	46c0      	nop			@ (mov r8, r8)
        for(dy=-1;dy<=1;dy++)
 80006ae:	210e      	movs	r1, #14
 80006b0:	187b      	adds	r3, r7, r1
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	b25b      	sxtb	r3, r3
 80006b6:	b2db      	uxtb	r3, r3
 80006b8:	3301      	adds	r3, #1
 80006ba:	b2da      	uxtb	r2, r3
 80006bc:	187b      	adds	r3, r7, r1
 80006be:	701a      	strb	r2, [r3, #0]
 80006c0:	230e      	movs	r3, #14
 80006c2:	18fb      	adds	r3, r7, r3
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	b25b      	sxtb	r3, r3
 80006c8:	2b01      	cmp	r3, #1
 80006ca:	dda4      	ble.n	8000616 <CountAdjacent+0x2e>
    for(dx=-1;dx<=1;dx++)
 80006cc:	210f      	movs	r1, #15
 80006ce:	187b      	adds	r3, r7, r1
 80006d0:	781b      	ldrb	r3, [r3, #0]
 80006d2:	b25b      	sxtb	r3, r3
 80006d4:	b2db      	uxtb	r3, r3
 80006d6:	3301      	adds	r3, #1
 80006d8:	b2da      	uxtb	r2, r3
 80006da:	187b      	adds	r3, r7, r1
 80006dc:	701a      	strb	r2, [r3, #0]
 80006de:	230f      	movs	r3, #15
 80006e0:	18fb      	adds	r3, r7, r3
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	b25b      	sxtb	r3, r3
 80006e6:	2b01      	cmp	r3, #1
 80006e8:	dd90      	ble.n	800060c <CountAdjacent+0x24>
        }
    return cnt;
 80006ea:	230d      	movs	r3, #13
 80006ec:	18fb      	adds	r3, r7, r3
 80006ee:	781b      	ldrb	r3, [r3, #0]
}
 80006f0:	0018      	movs	r0, r3
 80006f2:	46bd      	mov	sp, r7
 80006f4:	b004      	add	sp, #16
 80006f6:	bd80      	pop	{r7, pc}
 80006f8:	20000331 	.word	0x20000331
 80006fc:	20000250 	.word	0x20000250

08000700 <GenerateMinefield>:

void GenerateMinefield(uint8_t level)
{
 8000700:	b5b0      	push	{r4, r5, r7, lr}
 8000702:	b084      	sub	sp, #16
 8000704:	af00      	add	r7, sp, #0
 8000706:	0002      	movs	r2, r0
 8000708:	1dfb      	adds	r3, r7, #7
 800070a:	701a      	strb	r2, [r3, #0]
    switch(level)
 800070c:	1dfb      	adds	r3, r7, #7
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	2b4d      	cmp	r3, #77	@ 0x4d
 8000712:	d00c      	beq.n	800072e <GenerateMinefield+0x2e>
 8000714:	dc19      	bgt.n	800074a <GenerateMinefield+0x4a>
 8000716:	2b45      	cmp	r3, #69	@ 0x45
 8000718:	d002      	beq.n	8000720 <GenerateMinefield+0x20>
 800071a:	2b48      	cmp	r3, #72	@ 0x48
 800071c:	d00e      	beq.n	800073c <GenerateMinefield+0x3c>
 800071e:	e014      	b.n	800074a <GenerateMinefield+0x4a>
    {
        case DIFF_EASY: fieldSize=5; mineCount=5; break;
 8000720:	4b36      	ldr	r3, [pc, #216]	@ (80007fc <GenerateMinefield+0xfc>)
 8000722:	2205      	movs	r2, #5
 8000724:	701a      	strb	r2, [r3, #0]
 8000726:	4b36      	ldr	r3, [pc, #216]	@ (8000800 <GenerateMinefield+0x100>)
 8000728:	2205      	movs	r2, #5
 800072a:	701a      	strb	r2, [r3, #0]
 800072c:	e014      	b.n	8000758 <GenerateMinefield+0x58>
        case DIFF_MEDIUM: fieldSize=10; mineCount=30; break;
 800072e:	4b33      	ldr	r3, [pc, #204]	@ (80007fc <GenerateMinefield+0xfc>)
 8000730:	220a      	movs	r2, #10
 8000732:	701a      	strb	r2, [r3, #0]
 8000734:	4b32      	ldr	r3, [pc, #200]	@ (8000800 <GenerateMinefield+0x100>)
 8000736:	221e      	movs	r2, #30
 8000738:	701a      	strb	r2, [r3, #0]
 800073a:	e00d      	b.n	8000758 <GenerateMinefield+0x58>
        case DIFF_HARD: fieldSize=15; mineCount=50; break;
 800073c:	4b2f      	ldr	r3, [pc, #188]	@ (80007fc <GenerateMinefield+0xfc>)
 800073e:	220f      	movs	r2, #15
 8000740:	701a      	strb	r2, [r3, #0]
 8000742:	4b2f      	ldr	r3, [pc, #188]	@ (8000800 <GenerateMinefield+0x100>)
 8000744:	2232      	movs	r2, #50	@ 0x32
 8000746:	701a      	strb	r2, [r3, #0]
 8000748:	e006      	b.n	8000758 <GenerateMinefield+0x58>
        default: fieldSize=5; mineCount=5; break;
 800074a:	4b2c      	ldr	r3, [pc, #176]	@ (80007fc <GenerateMinefield+0xfc>)
 800074c:	2205      	movs	r2, #5
 800074e:	701a      	strb	r2, [r3, #0]
 8000750:	4b2b      	ldr	r3, [pc, #172]	@ (8000800 <GenerateMinefield+0x100>)
 8000752:	2205      	movs	r2, #5
 8000754:	701a      	strb	r2, [r3, #0]
 8000756:	46c0      	nop			@ (mov r8, r8)
    }
    ClearField();
 8000758:	f7ff febe 	bl	80004d8 <ClearField>
    PlaceMines();
 800075c:	f7ff fef2 	bl	8000544 <PlaceMines>
    for(uint8_t i=0;i<fieldSize;i++)
 8000760:	230f      	movs	r3, #15
 8000762:	18fb      	adds	r3, r7, r3
 8000764:	2200      	movs	r2, #0
 8000766:	701a      	strb	r2, [r3, #0]
 8000768:	e03b      	b.n	80007e2 <GenerateMinefield+0xe2>
        for(uint8_t j=0;j<fieldSize;j++)
 800076a:	230e      	movs	r3, #14
 800076c:	18fb      	adds	r3, r7, r3
 800076e:	2200      	movs	r2, #0
 8000770:	701a      	strb	r2, [r3, #0]
 8000772:	e029      	b.n	80007c8 <GenerateMinefield+0xc8>
            if(minefield[i][j]!=MINE)
 8000774:	240f      	movs	r4, #15
 8000776:	193b      	adds	r3, r7, r4
 8000778:	781a      	ldrb	r2, [r3, #0]
 800077a:	250e      	movs	r5, #14
 800077c:	197b      	adds	r3, r7, r5
 800077e:	7819      	ldrb	r1, [r3, #0]
 8000780:	4820      	ldr	r0, [pc, #128]	@ (8000804 <GenerateMinefield+0x104>)
 8000782:	0013      	movs	r3, r2
 8000784:	011b      	lsls	r3, r3, #4
 8000786:	1a9b      	subs	r3, r3, r2
 8000788:	18c3      	adds	r3, r0, r3
 800078a:	565b      	ldrsb	r3, [r3, r1]
 800078c:	3301      	adds	r3, #1
 800078e:	d015      	beq.n	80007bc <GenerateMinefield+0xbc>
                minefield[i][j]=CountAdjacent(i,j);
 8000790:	197b      	adds	r3, r7, r5
 8000792:	781a      	ldrb	r2, [r3, #0]
 8000794:	193b      	adds	r3, r7, r4
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	0011      	movs	r1, r2
 800079a:	0018      	movs	r0, r3
 800079c:	f7ff ff24 	bl	80005e8 <CountAdjacent>
 80007a0:	0003      	movs	r3, r0
 80007a2:	0018      	movs	r0, r3
 80007a4:	193b      	adds	r3, r7, r4
 80007a6:	781a      	ldrb	r2, [r3, #0]
 80007a8:	197b      	adds	r3, r7, r5
 80007aa:	7819      	ldrb	r1, [r3, #0]
 80007ac:	b244      	sxtb	r4, r0
 80007ae:	4815      	ldr	r0, [pc, #84]	@ (8000804 <GenerateMinefield+0x104>)
 80007b0:	0013      	movs	r3, r2
 80007b2:	011b      	lsls	r3, r3, #4
 80007b4:	1a9b      	subs	r3, r3, r2
 80007b6:	18c3      	adds	r3, r0, r3
 80007b8:	1c22      	adds	r2, r4, #0
 80007ba:	545a      	strb	r2, [r3, r1]
        for(uint8_t j=0;j<fieldSize;j++)
 80007bc:	210e      	movs	r1, #14
 80007be:	187b      	adds	r3, r7, r1
 80007c0:	781a      	ldrb	r2, [r3, #0]
 80007c2:	187b      	adds	r3, r7, r1
 80007c4:	3201      	adds	r2, #1
 80007c6:	701a      	strb	r2, [r3, #0]
 80007c8:	4b0c      	ldr	r3, [pc, #48]	@ (80007fc <GenerateMinefield+0xfc>)
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	220e      	movs	r2, #14
 80007ce:	18ba      	adds	r2, r7, r2
 80007d0:	7812      	ldrb	r2, [r2, #0]
 80007d2:	429a      	cmp	r2, r3
 80007d4:	d3ce      	bcc.n	8000774 <GenerateMinefield+0x74>
    for(uint8_t i=0;i<fieldSize;i++)
 80007d6:	210f      	movs	r1, #15
 80007d8:	187b      	adds	r3, r7, r1
 80007da:	781a      	ldrb	r2, [r3, #0]
 80007dc:	187b      	adds	r3, r7, r1
 80007de:	3201      	adds	r2, #1
 80007e0:	701a      	strb	r2, [r3, #0]
 80007e2:	4b06      	ldr	r3, [pc, #24]	@ (80007fc <GenerateMinefield+0xfc>)
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	220f      	movs	r2, #15
 80007e8:	18ba      	adds	r2, r7, r2
 80007ea:	7812      	ldrb	r2, [r2, #0]
 80007ec:	429a      	cmp	r2, r3
 80007ee:	d3bc      	bcc.n	800076a <GenerateMinefield+0x6a>
}
 80007f0:	46c0      	nop			@ (mov r8, r8)
 80007f2:	46c0      	nop			@ (mov r8, r8)
 80007f4:	46bd      	mov	sp, r7
 80007f6:	b004      	add	sp, #16
 80007f8:	bdb0      	pop	{r4, r5, r7, pc}
 80007fa:	46c0      	nop			@ (mov r8, r8)
 80007fc:	20000331 	.word	0x20000331
 8000800:	20000332 	.word	0x20000332
 8000804:	20000250 	.word	0x20000250

08000808 <SendError>:

/* ===== Send error packet */
void SendError(uint8_t cmd, uint8_t err)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
 800080e:	0002      	movs	r2, r0
 8000810:	1dfb      	adds	r3, r7, #7
 8000812:	701a      	strb	r2, [r3, #0]
 8000814:	1dbb      	adds	r3, r7, #6
 8000816:	1c0a      	adds	r2, r1, #0
 8000818:	701a      	strb	r2, [r3, #0]
    txBuf[0]=cmd;
 800081a:	4b0f      	ldr	r3, [pc, #60]	@ (8000858 <SendError+0x50>)
 800081c:	1dfa      	adds	r2, r7, #7
 800081e:	7812      	ldrb	r2, [r2, #0]
 8000820:	701a      	strb	r2, [r3, #0]
    txBuf[1]=err;
 8000822:	4b0d      	ldr	r3, [pc, #52]	@ (8000858 <SendError+0x50>)
 8000824:	1dba      	adds	r2, r7, #6
 8000826:	7812      	ldrb	r2, [r2, #0]
 8000828:	705a      	strb	r2, [r3, #1]
    txBuf[2]=0;
 800082a:	4b0b      	ldr	r3, [pc, #44]	@ (8000858 <SendError+0x50>)
 800082c:	2200      	movs	r2, #0
 800082e:	709a      	strb	r2, [r3, #2]
    txBuf[3]=XOR_Checksum(txBuf,3);
 8000830:	4b09      	ldr	r3, [pc, #36]	@ (8000858 <SendError+0x50>)
 8000832:	2103      	movs	r1, #3
 8000834:	0018      	movs	r0, r3
 8000836:	f7ff fe15 	bl	8000464 <XOR_Checksum>
 800083a:	0003      	movs	r3, r0
 800083c:	001a      	movs	r2, r3
 800083e:	4b06      	ldr	r3, [pc, #24]	@ (8000858 <SendError+0x50>)
 8000840:	70da      	strb	r2, [r3, #3]
    HAL_UART_Transmit(&huart2,txBuf,4,100);
 8000842:	4905      	ldr	r1, [pc, #20]	@ (8000858 <SendError+0x50>)
 8000844:	4805      	ldr	r0, [pc, #20]	@ (800085c <SendError+0x54>)
 8000846:	2364      	movs	r3, #100	@ 0x64
 8000848:	2204      	movs	r2, #4
 800084a:	f001 fb23 	bl	8001e94 <HAL_UART_Transmit>
}
 800084e:	46c0      	nop			@ (mov r8, r8)
 8000850:	46bd      	mov	sp, r7
 8000852:	b002      	add	sp, #8
 8000854:	bd80      	pop	{r7, pc}
 8000856:	46c0      	nop			@ (mov r8, r8)
 8000858:	2000014c 	.word	0x2000014c
 800085c:	20000084 	.word	0x20000084

08000860 <SendMinefieldResponse>:

/* ===== Send minefield packet */
void SendMinefieldResponse(void)
{
 8000860:	b590      	push	{r4, r7, lr}
 8000862:	b083      	sub	sp, #12
 8000864:	af00      	add	r7, sp, #0
    uint16_t idx=0;
 8000866:	1dbb      	adds	r3, r7, #6
 8000868:	2200      	movs	r2, #0
 800086a:	801a      	strh	r2, [r3, #0]
    txBuf[idx++] = CMD_MINEFIELD;
 800086c:	1dbb      	adds	r3, r7, #6
 800086e:	881b      	ldrh	r3, [r3, #0]
 8000870:	1dba      	adds	r2, r7, #6
 8000872:	1c59      	adds	r1, r3, #1
 8000874:	8011      	strh	r1, [r2, #0]
 8000876:	001a      	movs	r2, r3
 8000878:	4b3b      	ldr	r3, [pc, #236]	@ (8000968 <SendMinefieldResponse+0x108>)
 800087a:	214d      	movs	r1, #77	@ 0x4d
 800087c:	5499      	strb	r1, [r3, r2]
    txBuf[idx++] = STATUS_OK;
 800087e:	1dbb      	adds	r3, r7, #6
 8000880:	881b      	ldrh	r3, [r3, #0]
 8000882:	1dba      	adds	r2, r7, #6
 8000884:	1c59      	adds	r1, r3, #1
 8000886:	8011      	strh	r1, [r2, #0]
 8000888:	001a      	movs	r2, r3
 800088a:	4b37      	ldr	r3, [pc, #220]	@ (8000968 <SendMinefieldResponse+0x108>)
 800088c:	2100      	movs	r1, #0
 800088e:	5499      	strb	r1, [r3, r2]
    txBuf[idx++] = fieldSize*fieldSize;
 8000890:	4b36      	ldr	r3, [pc, #216]	@ (800096c <SendMinefieldResponse+0x10c>)
 8000892:	781a      	ldrb	r2, [r3, #0]
 8000894:	4b35      	ldr	r3, [pc, #212]	@ (800096c <SendMinefieldResponse+0x10c>)
 8000896:	7819      	ldrb	r1, [r3, #0]
 8000898:	1dbb      	adds	r3, r7, #6
 800089a:	881b      	ldrh	r3, [r3, #0]
 800089c:	1db8      	adds	r0, r7, #6
 800089e:	1c5c      	adds	r4, r3, #1
 80008a0:	8004      	strh	r4, [r0, #0]
 80008a2:	0018      	movs	r0, r3
 80008a4:	000b      	movs	r3, r1
 80008a6:	4353      	muls	r3, r2
 80008a8:	b2da      	uxtb	r2, r3
 80008aa:	4b2f      	ldr	r3, [pc, #188]	@ (8000968 <SendMinefieldResponse+0x108>)
 80008ac:	541a      	strb	r2, [r3, r0]

    for(uint8_t i=0; i<fieldSize; i++)
 80008ae:	1d7b      	adds	r3, r7, #5
 80008b0:	2200      	movs	r2, #0
 80008b2:	701a      	strb	r2, [r3, #0]
 80008b4:	e034      	b.n	8000920 <SendMinefieldResponse+0xc0>
        for(uint8_t j=0; j<fieldSize; j++)
 80008b6:	1d3b      	adds	r3, r7, #4
 80008b8:	2200      	movs	r2, #0
 80008ba:	701a      	strb	r2, [r3, #0]
 80008bc:	e025      	b.n	800090a <SendMinefieldResponse+0xaa>
            txBuf[idx++] = (minefield[i][j] == MINE) ? 9 : minefield[i][j]; // 9 = міна
 80008be:	1d7b      	adds	r3, r7, #5
 80008c0:	781a      	ldrb	r2, [r3, #0]
 80008c2:	1d3b      	adds	r3, r7, #4
 80008c4:	7819      	ldrb	r1, [r3, #0]
 80008c6:	482a      	ldr	r0, [pc, #168]	@ (8000970 <SendMinefieldResponse+0x110>)
 80008c8:	0013      	movs	r3, r2
 80008ca:	011b      	lsls	r3, r3, #4
 80008cc:	1a9b      	subs	r3, r3, r2
 80008ce:	18c3      	adds	r3, r0, r3
 80008d0:	565b      	ldrsb	r3, [r3, r1]
 80008d2:	3301      	adds	r3, #1
 80008d4:	d00b      	beq.n	80008ee <SendMinefieldResponse+0x8e>
 80008d6:	1d7b      	adds	r3, r7, #5
 80008d8:	781a      	ldrb	r2, [r3, #0]
 80008da:	1d3b      	adds	r3, r7, #4
 80008dc:	7819      	ldrb	r1, [r3, #0]
 80008de:	4824      	ldr	r0, [pc, #144]	@ (8000970 <SendMinefieldResponse+0x110>)
 80008e0:	0013      	movs	r3, r2
 80008e2:	011b      	lsls	r3, r3, #4
 80008e4:	1a9b      	subs	r3, r3, r2
 80008e6:	18c3      	adds	r3, r0, r3
 80008e8:	565b      	ldrsb	r3, [r3, r1]
 80008ea:	b2d9      	uxtb	r1, r3
 80008ec:	e000      	b.n	80008f0 <SendMinefieldResponse+0x90>
 80008ee:	2109      	movs	r1, #9
 80008f0:	1dbb      	adds	r3, r7, #6
 80008f2:	881b      	ldrh	r3, [r3, #0]
 80008f4:	1dba      	adds	r2, r7, #6
 80008f6:	1c58      	adds	r0, r3, #1
 80008f8:	8010      	strh	r0, [r2, #0]
 80008fa:	001a      	movs	r2, r3
 80008fc:	4b1a      	ldr	r3, [pc, #104]	@ (8000968 <SendMinefieldResponse+0x108>)
 80008fe:	5499      	strb	r1, [r3, r2]
        for(uint8_t j=0; j<fieldSize; j++)
 8000900:	1d3b      	adds	r3, r7, #4
 8000902:	781a      	ldrb	r2, [r3, #0]
 8000904:	1d3b      	adds	r3, r7, #4
 8000906:	3201      	adds	r2, #1
 8000908:	701a      	strb	r2, [r3, #0]
 800090a:	4b18      	ldr	r3, [pc, #96]	@ (800096c <SendMinefieldResponse+0x10c>)
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	1d3a      	adds	r2, r7, #4
 8000910:	7812      	ldrb	r2, [r2, #0]
 8000912:	429a      	cmp	r2, r3
 8000914:	d3d3      	bcc.n	80008be <SendMinefieldResponse+0x5e>
    for(uint8_t i=0; i<fieldSize; i++)
 8000916:	1d7b      	adds	r3, r7, #5
 8000918:	781a      	ldrb	r2, [r3, #0]
 800091a:	1d7b      	adds	r3, r7, #5
 800091c:	3201      	adds	r2, #1
 800091e:	701a      	strb	r2, [r3, #0]
 8000920:	4b12      	ldr	r3, [pc, #72]	@ (800096c <SendMinefieldResponse+0x10c>)
 8000922:	781b      	ldrb	r3, [r3, #0]
 8000924:	1d7a      	adds	r2, r7, #5
 8000926:	7812      	ldrb	r2, [r2, #0]
 8000928:	429a      	cmp	r2, r3
 800092a:	d3c4      	bcc.n	80008b6 <SendMinefieldResponse+0x56>

    txBuf[idx] = XOR_Checksum(txBuf, idx);
 800092c:	1dbb      	adds	r3, r7, #6
 800092e:	881b      	ldrh	r3, [r3, #0]
 8000930:	b2da      	uxtb	r2, r3
 8000932:	1dbb      	adds	r3, r7, #6
 8000934:	881c      	ldrh	r4, [r3, #0]
 8000936:	4b0c      	ldr	r3, [pc, #48]	@ (8000968 <SendMinefieldResponse+0x108>)
 8000938:	0011      	movs	r1, r2
 800093a:	0018      	movs	r0, r3
 800093c:	f7ff fd92 	bl	8000464 <XOR_Checksum>
 8000940:	0003      	movs	r3, r0
 8000942:	001a      	movs	r2, r3
 8000944:	4b08      	ldr	r3, [pc, #32]	@ (8000968 <SendMinefieldResponse+0x108>)
 8000946:	551a      	strb	r2, [r3, r4]
    idx++;
 8000948:	1dbb      	adds	r3, r7, #6
 800094a:	881a      	ldrh	r2, [r3, #0]
 800094c:	1dbb      	adds	r3, r7, #6
 800094e:	3201      	adds	r2, #1
 8000950:	801a      	strh	r2, [r3, #0]

    HAL_UART_Transmit(&huart2, txBuf, idx, 100);
 8000952:	1dbb      	adds	r3, r7, #6
 8000954:	881a      	ldrh	r2, [r3, #0]
 8000956:	4904      	ldr	r1, [pc, #16]	@ (8000968 <SendMinefieldResponse+0x108>)
 8000958:	4806      	ldr	r0, [pc, #24]	@ (8000974 <SendMinefieldResponse+0x114>)
 800095a:	2364      	movs	r3, #100	@ 0x64
 800095c:	f001 fa9a 	bl	8001e94 <HAL_UART_Transmit>
}
 8000960:	46c0      	nop			@ (mov r8, r8)
 8000962:	46bd      	mov	sp, r7
 8000964:	b003      	add	sp, #12
 8000966:	bd90      	pop	{r4, r7, pc}
 8000968:	2000014c 	.word	0x2000014c
 800096c:	20000331 	.word	0x20000331
 8000970:	20000250 	.word	0x20000250
 8000974:	20000084 	.word	0x20000084

08000978 <HandleMinefield>:
/* ===== Handle minefield request */
void HandleMinefield(uint8_t *packet)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b084      	sub	sp, #16
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
    char diff = packet[2];
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	1c9a      	adds	r2, r3, #2
 8000984:	210f      	movs	r1, #15
 8000986:	187b      	adds	r3, r7, r1
 8000988:	7812      	ldrb	r2, [r2, #0]
 800098a:	701a      	strb	r2, [r3, #0]
    switch(diff)
 800098c:	187b      	adds	r3, r7, r1
 800098e:	781b      	ldrb	r3, [r3, #0]
 8000990:	2b4d      	cmp	r3, #77	@ 0x4d
 8000992:	d009      	beq.n	80009a8 <HandleMinefield+0x30>
 8000994:	dc10      	bgt.n	80009b8 <HandleMinefield+0x40>
 8000996:	2b45      	cmp	r3, #69	@ 0x45
 8000998:	d002      	beq.n	80009a0 <HandleMinefield+0x28>
 800099a:	2b48      	cmp	r3, #72	@ 0x48
 800099c:	d008      	beq.n	80009b0 <HandleMinefield+0x38>
 800099e:	e00b      	b.n	80009b8 <HandleMinefield+0x40>
    {
        case DIFF_EASY: GenerateMinefield(DIFF_EASY); break;
 80009a0:	2045      	movs	r0, #69	@ 0x45
 80009a2:	f7ff fead 	bl	8000700 <GenerateMinefield>
 80009a6:	e00c      	b.n	80009c2 <HandleMinefield+0x4a>
        case DIFF_MEDIUM: GenerateMinefield(DIFF_MEDIUM); break;
 80009a8:	204d      	movs	r0, #77	@ 0x4d
 80009aa:	f7ff fea9 	bl	8000700 <GenerateMinefield>
 80009ae:	e008      	b.n	80009c2 <HandleMinefield+0x4a>
        case DIFF_HARD: GenerateMinefield(DIFF_HARD); break;
 80009b0:	2048      	movs	r0, #72	@ 0x48
 80009b2:	f7ff fea5 	bl	8000700 <GenerateMinefield>
 80009b6:	e004      	b.n	80009c2 <HandleMinefield+0x4a>
        default:
            SendError(CMD_MINEFIELD,0x02);
 80009b8:	2102      	movs	r1, #2
 80009ba:	204d      	movs	r0, #77	@ 0x4d
 80009bc:	f7ff ff24 	bl	8000808 <SendError>
            return;
 80009c0:	e001      	b.n	80009c6 <HandleMinefield+0x4e>
    }
    SendMinefieldResponse();
 80009c2:	f7ff ff4d 	bl	8000860 <SendMinefieldResponse>
}
 80009c6:	46bd      	mov	sp, r7
 80009c8:	b004      	add	sp, #16
 80009ca:	bd80      	pop	{r7, pc}

080009cc <ProcessPacket>:

/* ===== Process received packet */
void ProcessPacket(uint8_t *packet,uint8_t len)
{
 80009cc:	b590      	push	{r4, r7, lr}
 80009ce:	b083      	sub	sp, #12
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
 80009d4:	000a      	movs	r2, r1
 80009d6:	1cfb      	adds	r3, r7, #3
 80009d8:	701a      	strb	r2, [r3, #0]
    if(packet[len-1] != XOR_Checksum(packet,len-1))
 80009da:	1cfb      	adds	r3, r7, #3
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	3b01      	subs	r3, #1
 80009e0:	687a      	ldr	r2, [r7, #4]
 80009e2:	18d3      	adds	r3, r2, r3
 80009e4:	781c      	ldrb	r4, [r3, #0]
 80009e6:	1cfb      	adds	r3, r7, #3
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	3b01      	subs	r3, #1
 80009ec:	b2da      	uxtb	r2, r3
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	0011      	movs	r1, r2
 80009f2:	0018      	movs	r0, r3
 80009f4:	f7ff fd36 	bl	8000464 <XOR_Checksum>
 80009f8:	0003      	movs	r3, r0
 80009fa:	429c      	cmp	r4, r3
 80009fc:	d006      	beq.n	8000a0c <ProcessPacket+0x40>
    {
        SendError(packet[0], 0x01); // checksum error
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	2101      	movs	r1, #1
 8000a04:	0018      	movs	r0, r3
 8000a06:	f7ff feff 	bl	8000808 <SendError>
        return;
 8000a0a:	e00f      	b.n	8000a2c <ProcessPacket+0x60>
    }

    switch(packet[0])
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	2b4d      	cmp	r3, #77	@ 0x4d
 8000a12:	d104      	bne.n	8000a1e <ProcessPacket+0x52>
    {
        case CMD_MINEFIELD:
            HandleMinefield(packet);
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	0018      	movs	r0, r3
 8000a18:	f7ff ffae 	bl	8000978 <HandleMinefield>
            break;
 8000a1c:	e006      	b.n	8000a2c <ProcessPacket+0x60>
        default:
            SendError(packet[0], STATUS_ERR); // будь-які інші команди тепер помилка
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	781b      	ldrb	r3, [r3, #0]
 8000a22:	21ff      	movs	r1, #255	@ 0xff
 8000a24:	0018      	movs	r0, r3
 8000a26:	f7ff feef 	bl	8000808 <SendError>
            break;
 8000a2a:	46c0      	nop			@ (mov r8, r8)
    }
}
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	b003      	add	sp, #12
 8000a30:	bd90      	pop	{r4, r7, pc}
	...

08000a34 <UART_Task>:


/* ===== UART receive task */
void UART_Task(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
    uint8_t rxByte;
    HAL_UART_Receive(&huart2,&rxByte,1,HAL_MAX_DELAY);
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	425b      	negs	r3, r3
 8000a3e:	1db9      	adds	r1, r7, #6
 8000a40:	4819      	ldr	r0, [pc, #100]	@ (8000aa8 <UART_Task+0x74>)
 8000a42:	2201      	movs	r2, #1
 8000a44:	f001 fac6 	bl	8001fd4 <HAL_UART_Receive>
    rxBuf[rxIndex++]=rxByte;
 8000a48:	4b18      	ldr	r3, [pc, #96]	@ (8000aac <UART_Task+0x78>)
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	1c5a      	adds	r2, r3, #1
 8000a4e:	b2d1      	uxtb	r1, r2
 8000a50:	4a16      	ldr	r2, [pc, #88]	@ (8000aac <UART_Task+0x78>)
 8000a52:	7011      	strb	r1, [r2, #0]
 8000a54:	001a      	movs	r2, r3
 8000a56:	1dbb      	adds	r3, r7, #6
 8000a58:	7819      	ldrb	r1, [r3, #0]
 8000a5a:	4b15      	ldr	r3, [pc, #84]	@ (8000ab0 <UART_Task+0x7c>)
 8000a5c:	5499      	strb	r1, [r3, r2]

    if(rxIndex>=3)
 8000a5e:	4b13      	ldr	r3, [pc, #76]	@ (8000aac <UART_Task+0x78>)
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	2b02      	cmp	r3, #2
 8000a64:	d915      	bls.n	8000a92 <UART_Task+0x5e>
    {
        uint8_t len=rxBuf[1];
 8000a66:	1dfb      	adds	r3, r7, #7
 8000a68:	4a11      	ldr	r2, [pc, #68]	@ (8000ab0 <UART_Task+0x7c>)
 8000a6a:	7852      	ldrb	r2, [r2, #1]
 8000a6c:	701a      	strb	r2, [r3, #0]
        if(rxIndex==(len+3))
 8000a6e:	4b0f      	ldr	r3, [pc, #60]	@ (8000aac <UART_Task+0x78>)
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	001a      	movs	r2, r3
 8000a74:	1dfb      	adds	r3, r7, #7
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	3303      	adds	r3, #3
 8000a7a:	429a      	cmp	r2, r3
 8000a7c:	d109      	bne.n	8000a92 <UART_Task+0x5e>
        {
            ProcessPacket(rxBuf,rxIndex);
 8000a7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000aac <UART_Task+0x78>)
 8000a80:	781a      	ldrb	r2, [r3, #0]
 8000a82:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab0 <UART_Task+0x7c>)
 8000a84:	0011      	movs	r1, r2
 8000a86:	0018      	movs	r0, r3
 8000a88:	f7ff ffa0 	bl	80009cc <ProcessPacket>
            rxIndex=0;
 8000a8c:	4b07      	ldr	r3, [pc, #28]	@ (8000aac <UART_Task+0x78>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	701a      	strb	r2, [r3, #0]
        }
    }

    if(rxIndex>=RX_BUFFER_SIZE) rxIndex=0;
 8000a92:	4b06      	ldr	r3, [pc, #24]	@ (8000aac <UART_Task+0x78>)
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	2b3f      	cmp	r3, #63	@ 0x3f
 8000a98:	d902      	bls.n	8000aa0 <UART_Task+0x6c>
 8000a9a:	4b04      	ldr	r3, [pc, #16]	@ (8000aac <UART_Task+0x78>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	701a      	strb	r2, [r3, #0]
}
 8000aa0:	46c0      	nop			@ (mov r8, r8)
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	b002      	add	sp, #8
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	20000084 	.word	0x20000084
 8000aac:	2000024c 	.word	0x2000024c
 8000ab0:	2000010c 	.word	0x2000010c

08000ab4 <main>:

/* USER CODE END 0 */

int main(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0
    HAL_Init();
 8000ab8:	f000 fa0a 	bl	8000ed0 <HAL_Init>
    SystemClock_Config();
 8000abc:	f000 f809 	bl	8000ad2 <SystemClock_Config>
    MX_GPIO_Init();
 8000ac0:	f000 f862 	bl	8000b88 <MX_GPIO_Init>
    MX_USART2_UART_Init();
 8000ac4:	f000 f83a 	bl	8000b3c <MX_USART2_UART_Init>

    RNG_Init();
 8000ac8:	f7ff fcfb 	bl	80004c2 <RNG_Init>

    while(1)
    {
        UART_Task();
 8000acc:	f7ff ffb2 	bl	8000a34 <UART_Task>
 8000ad0:	e7fc      	b.n	8000acc <main+0x18>

08000ad2 <SystemClock_Config>:
/* USER CODE END 4 */

/*System / HAL init */

void SystemClock_Config(void)
{
 8000ad2:	b590      	push	{r4, r7, lr}
 8000ad4:	b091      	sub	sp, #68	@ 0x44
 8000ad6:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ad8:	2410      	movs	r4, #16
 8000ada:	193b      	adds	r3, r7, r4
 8000adc:	0018      	movs	r0, r3
 8000ade:	2330      	movs	r3, #48	@ 0x30
 8000ae0:	001a      	movs	r2, r3
 8000ae2:	2100      	movs	r1, #0
 8000ae4:	f002 fb7e 	bl	80031e4 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ae8:	003b      	movs	r3, r7
 8000aea:	0018      	movs	r0, r3
 8000aec:	2310      	movs	r3, #16
 8000aee:	001a      	movs	r2, r3
 8000af0:	2100      	movs	r1, #0
 8000af2:	f002 fb77 	bl	80031e4 <memset>

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000af6:	193b      	adds	r3, r7, r4
 8000af8:	2202      	movs	r2, #2
 8000afa:	601a      	str	r2, [r3, #0]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000afc:	193b      	adds	r3, r7, r4
 8000afe:	2201      	movs	r2, #1
 8000b00:	60da      	str	r2, [r3, #12]
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b02:	193b      	adds	r3, r7, r4
 8000b04:	2200      	movs	r2, #0
 8000b06:	621a      	str	r2, [r3, #32]
    HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000b08:	193b      	adds	r3, r7, r4
 8000b0a:	0018      	movs	r0, r3
 8000b0c:	f000 fd10 	bl	8001530 <HAL_RCC_OscConfig>

    RCC_ClkInitStruct.ClockType =
 8000b10:	003b      	movs	r3, r7
 8000b12:	2207      	movs	r2, #7
 8000b14:	601a      	str	r2, [r3, #0]
        RCC_CLOCKTYPE_HCLK |
        RCC_CLOCKTYPE_SYSCLK |
        RCC_CLOCKTYPE_PCLK1;

    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b16:	003b      	movs	r3, r7
 8000b18:	2200      	movs	r2, #0
 8000b1a:	605a      	str	r2, [r3, #4]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b1c:	003b      	movs	r3, r7
 8000b1e:	2200      	movs	r2, #0
 8000b20:	609a      	str	r2, [r3, #8]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b22:	003b      	movs	r3, r7
 8000b24:	2200      	movs	r2, #0
 8000b26:	60da      	str	r2, [r3, #12]

    HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0);
 8000b28:	003b      	movs	r3, r7
 8000b2a:	2100      	movs	r1, #0
 8000b2c:	0018      	movs	r0, r3
 8000b2e:	f001 f819 	bl	8001b64 <HAL_RCC_ClockConfig>
}
 8000b32:	46c0      	nop			@ (mov r8, r8)
 8000b34:	46bd      	mov	sp, r7
 8000b36:	b011      	add	sp, #68	@ 0x44
 8000b38:	bd90      	pop	{r4, r7, pc}
	...

08000b3c <MX_USART2_UART_Init>:

static void MX_USART2_UART_Init(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
    huart2.Instance = USART2;
 8000b40:	4b0f      	ldr	r3, [pc, #60]	@ (8000b80 <MX_USART2_UART_Init+0x44>)
 8000b42:	4a10      	ldr	r2, [pc, #64]	@ (8000b84 <MX_USART2_UART_Init+0x48>)
 8000b44:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 8000b46:	4b0e      	ldr	r3, [pc, #56]	@ (8000b80 <MX_USART2_UART_Init+0x44>)
 8000b48:	22e1      	movs	r2, #225	@ 0xe1
 8000b4a:	0252      	lsls	r2, r2, #9
 8000b4c:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b4e:	4b0c      	ldr	r3, [pc, #48]	@ (8000b80 <MX_USART2_UART_Init+0x44>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 8000b54:	4b0a      	ldr	r3, [pc, #40]	@ (8000b80 <MX_USART2_UART_Init+0x44>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 8000b5a:	4b09      	ldr	r3, [pc, #36]	@ (8000b80 <MX_USART2_UART_Init+0x44>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 8000b60:	4b07      	ldr	r3, [pc, #28]	@ (8000b80 <MX_USART2_UART_Init+0x44>)
 8000b62:	220c      	movs	r2, #12
 8000b64:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b66:	4b06      	ldr	r3, [pc, #24]	@ (8000b80 <MX_USART2_UART_Init+0x44>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b6c:	4b04      	ldr	r3, [pc, #16]	@ (8000b80 <MX_USART2_UART_Init+0x44>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	61da      	str	r2, [r3, #28]
    HAL_UART_Init(&huart2);
 8000b72:	4b03      	ldr	r3, [pc, #12]	@ (8000b80 <MX_USART2_UART_Init+0x44>)
 8000b74:	0018      	movs	r0, r3
 8000b76:	f001 f939 	bl	8001dec <HAL_UART_Init>
}
 8000b7a:	46c0      	nop			@ (mov r8, r8)
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	20000084 	.word	0x20000084
 8000b84:	40004400 	.word	0x40004400

08000b88 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b8e:	4b09      	ldr	r3, [pc, #36]	@ (8000bb4 <MX_GPIO_Init+0x2c>)
 8000b90:	695a      	ldr	r2, [r3, #20]
 8000b92:	4b08      	ldr	r3, [pc, #32]	@ (8000bb4 <MX_GPIO_Init+0x2c>)
 8000b94:	2180      	movs	r1, #128	@ 0x80
 8000b96:	0289      	lsls	r1, r1, #10
 8000b98:	430a      	orrs	r2, r1
 8000b9a:	615a      	str	r2, [r3, #20]
 8000b9c:	4b05      	ldr	r3, [pc, #20]	@ (8000bb4 <MX_GPIO_Init+0x2c>)
 8000b9e:	695a      	ldr	r2, [r3, #20]
 8000ba0:	2380      	movs	r3, #128	@ 0x80
 8000ba2:	029b      	lsls	r3, r3, #10
 8000ba4:	4013      	ands	r3, r2
 8000ba6:	607b      	str	r3, [r7, #4]
 8000ba8:	687b      	ldr	r3, [r7, #4]
}
 8000baa:	46c0      	nop			@ (mov r8, r8)
 8000bac:	46bd      	mov	sp, r7
 8000bae:	b002      	add	sp, #8
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	46c0      	nop			@ (mov r8, r8)
 8000bb4:	40021000 	.word	0x40021000

08000bb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bbe:	4b0f      	ldr	r3, [pc, #60]	@ (8000bfc <HAL_MspInit+0x44>)
 8000bc0:	699a      	ldr	r2, [r3, #24]
 8000bc2:	4b0e      	ldr	r3, [pc, #56]	@ (8000bfc <HAL_MspInit+0x44>)
 8000bc4:	2101      	movs	r1, #1
 8000bc6:	430a      	orrs	r2, r1
 8000bc8:	619a      	str	r2, [r3, #24]
 8000bca:	4b0c      	ldr	r3, [pc, #48]	@ (8000bfc <HAL_MspInit+0x44>)
 8000bcc:	699b      	ldr	r3, [r3, #24]
 8000bce:	2201      	movs	r2, #1
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	607b      	str	r3, [r7, #4]
 8000bd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bd6:	4b09      	ldr	r3, [pc, #36]	@ (8000bfc <HAL_MspInit+0x44>)
 8000bd8:	69da      	ldr	r2, [r3, #28]
 8000bda:	4b08      	ldr	r3, [pc, #32]	@ (8000bfc <HAL_MspInit+0x44>)
 8000bdc:	2180      	movs	r1, #128	@ 0x80
 8000bde:	0549      	lsls	r1, r1, #21
 8000be0:	430a      	orrs	r2, r1
 8000be2:	61da      	str	r2, [r3, #28]
 8000be4:	4b05      	ldr	r3, [pc, #20]	@ (8000bfc <HAL_MspInit+0x44>)
 8000be6:	69da      	ldr	r2, [r3, #28]
 8000be8:	2380      	movs	r3, #128	@ 0x80
 8000bea:	055b      	lsls	r3, r3, #21
 8000bec:	4013      	ands	r3, r2
 8000bee:	603b      	str	r3, [r7, #0]
 8000bf0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bf2:	46c0      	nop			@ (mov r8, r8)
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	b002      	add	sp, #8
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	46c0      	nop			@ (mov r8, r8)
 8000bfc:	40021000 	.word	0x40021000

08000c00 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c00:	b590      	push	{r4, r7, lr}
 8000c02:	b08b      	sub	sp, #44	@ 0x2c
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c08:	2414      	movs	r4, #20
 8000c0a:	193b      	adds	r3, r7, r4
 8000c0c:	0018      	movs	r0, r3
 8000c0e:	2314      	movs	r3, #20
 8000c10:	001a      	movs	r2, r3
 8000c12:	2100      	movs	r1, #0
 8000c14:	f002 fae6 	bl	80031e4 <memset>
  if(huart->Instance==USART2)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a20      	ldr	r2, [pc, #128]	@ (8000ca0 <HAL_UART_MspInit+0xa0>)
 8000c1e:	4293      	cmp	r3, r2
 8000c20:	d13a      	bne.n	8000c98 <HAL_UART_MspInit+0x98>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c22:	4b20      	ldr	r3, [pc, #128]	@ (8000ca4 <HAL_UART_MspInit+0xa4>)
 8000c24:	69da      	ldr	r2, [r3, #28]
 8000c26:	4b1f      	ldr	r3, [pc, #124]	@ (8000ca4 <HAL_UART_MspInit+0xa4>)
 8000c28:	2180      	movs	r1, #128	@ 0x80
 8000c2a:	0289      	lsls	r1, r1, #10
 8000c2c:	430a      	orrs	r2, r1
 8000c2e:	61da      	str	r2, [r3, #28]
 8000c30:	4b1c      	ldr	r3, [pc, #112]	@ (8000ca4 <HAL_UART_MspInit+0xa4>)
 8000c32:	69da      	ldr	r2, [r3, #28]
 8000c34:	2380      	movs	r3, #128	@ 0x80
 8000c36:	029b      	lsls	r3, r3, #10
 8000c38:	4013      	ands	r3, r2
 8000c3a:	613b      	str	r3, [r7, #16]
 8000c3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c3e:	4b19      	ldr	r3, [pc, #100]	@ (8000ca4 <HAL_UART_MspInit+0xa4>)
 8000c40:	695a      	ldr	r2, [r3, #20]
 8000c42:	4b18      	ldr	r3, [pc, #96]	@ (8000ca4 <HAL_UART_MspInit+0xa4>)
 8000c44:	2180      	movs	r1, #128	@ 0x80
 8000c46:	0289      	lsls	r1, r1, #10
 8000c48:	430a      	orrs	r2, r1
 8000c4a:	615a      	str	r2, [r3, #20]
 8000c4c:	4b15      	ldr	r3, [pc, #84]	@ (8000ca4 <HAL_UART_MspInit+0xa4>)
 8000c4e:	695a      	ldr	r2, [r3, #20]
 8000c50:	2380      	movs	r3, #128	@ 0x80
 8000c52:	029b      	lsls	r3, r3, #10
 8000c54:	4013      	ands	r3, r2
 8000c56:	60fb      	str	r3, [r7, #12]
 8000c58:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000c5a:	0021      	movs	r1, r4
 8000c5c:	187b      	adds	r3, r7, r1
 8000c5e:	220c      	movs	r2, #12
 8000c60:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c62:	187b      	adds	r3, r7, r1
 8000c64:	2202      	movs	r2, #2
 8000c66:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c68:	187b      	adds	r3, r7, r1
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c6e:	187b      	adds	r3, r7, r1
 8000c70:	2203      	movs	r2, #3
 8000c72:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000c74:	187b      	adds	r3, r7, r1
 8000c76:	2201      	movs	r2, #1
 8000c78:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c7a:	187a      	adds	r2, r7, r1
 8000c7c:	2390      	movs	r3, #144	@ 0x90
 8000c7e:	05db      	lsls	r3, r3, #23
 8000c80:	0011      	movs	r1, r2
 8000c82:	0018      	movs	r0, r3
 8000c84:	f000 fae4 	bl	8001250 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000c88:	2200      	movs	r2, #0
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	201c      	movs	r0, #28
 8000c8e:	f000 fa2f 	bl	80010f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000c92:	201c      	movs	r0, #28
 8000c94:	f000 fa41 	bl	800111a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000c98:	46c0      	nop			@ (mov r8, r8)
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	b00b      	add	sp, #44	@ 0x2c
 8000c9e:	bd90      	pop	{r4, r7, pc}
 8000ca0:	40004400 	.word	0x40004400
 8000ca4:	40021000 	.word	0x40021000

08000ca8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cac:	46c0      	nop			@ (mov r8, r8)
 8000cae:	e7fd      	b.n	8000cac <NMI_Handler+0x4>

08000cb0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cb4:	46c0      	nop			@ (mov r8, r8)
 8000cb6:	e7fd      	b.n	8000cb4 <HardFault_Handler+0x4>

08000cb8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000cbc:	46c0      	nop			@ (mov r8, r8)
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}

08000cc2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cc2:	b580      	push	{r7, lr}
 8000cc4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cc6:	46c0      	nop			@ (mov r8, r8)
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}

08000ccc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cd0:	f000 f946 	bl	8000f60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cd4:	46c0      	nop			@ (mov r8, r8)
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
	...

08000cdc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000ce0:	4b03      	ldr	r3, [pc, #12]	@ (8000cf0 <USART2_IRQHandler+0x14>)
 8000ce2:	0018      	movs	r0, r3
 8000ce4:	f001 fa4a 	bl	800217c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000ce8:	46c0      	nop			@ (mov r8, r8)
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	46c0      	nop			@ (mov r8, r8)
 8000cf0:	20000084 	.word	0x20000084

08000cf4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
  return 1;
 8000cf8:	2301      	movs	r3, #1
}
 8000cfa:	0018      	movs	r0, r3
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}

08000d00 <_kill>:

int _kill(int pid, int sig)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
 8000d08:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000d0a:	f002 fac1 	bl	8003290 <__errno>
 8000d0e:	0003      	movs	r3, r0
 8000d10:	2216      	movs	r2, #22
 8000d12:	601a      	str	r2, [r3, #0]
  return -1;
 8000d14:	2301      	movs	r3, #1
 8000d16:	425b      	negs	r3, r3
}
 8000d18:	0018      	movs	r0, r3
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	b002      	add	sp, #8
 8000d1e:	bd80      	pop	{r7, pc}

08000d20 <_exit>:

void _exit (int status)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000d28:	2301      	movs	r3, #1
 8000d2a:	425a      	negs	r2, r3
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	0011      	movs	r1, r2
 8000d30:	0018      	movs	r0, r3
 8000d32:	f7ff ffe5 	bl	8000d00 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000d36:	46c0      	nop			@ (mov r8, r8)
 8000d38:	e7fd      	b.n	8000d36 <_exit+0x16>

08000d3a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d3a:	b580      	push	{r7, lr}
 8000d3c:	b086      	sub	sp, #24
 8000d3e:	af00      	add	r7, sp, #0
 8000d40:	60f8      	str	r0, [r7, #12]
 8000d42:	60b9      	str	r1, [r7, #8]
 8000d44:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d46:	2300      	movs	r3, #0
 8000d48:	617b      	str	r3, [r7, #20]
 8000d4a:	e00a      	b.n	8000d62 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d4c:	e000      	b.n	8000d50 <_read+0x16>
 8000d4e:	bf00      	nop
 8000d50:	0001      	movs	r1, r0
 8000d52:	68bb      	ldr	r3, [r7, #8]
 8000d54:	1c5a      	adds	r2, r3, #1
 8000d56:	60ba      	str	r2, [r7, #8]
 8000d58:	b2ca      	uxtb	r2, r1
 8000d5a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d5c:	697b      	ldr	r3, [r7, #20]
 8000d5e:	3301      	adds	r3, #1
 8000d60:	617b      	str	r3, [r7, #20]
 8000d62:	697a      	ldr	r2, [r7, #20]
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	429a      	cmp	r2, r3
 8000d68:	dbf0      	blt.n	8000d4c <_read+0x12>
  }

  return len;
 8000d6a:	687b      	ldr	r3, [r7, #4]
}
 8000d6c:	0018      	movs	r0, r3
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	b006      	add	sp, #24
 8000d72:	bd80      	pop	{r7, pc}

08000d74 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b086      	sub	sp, #24
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	60f8      	str	r0, [r7, #12]
 8000d7c:	60b9      	str	r1, [r7, #8]
 8000d7e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d80:	2300      	movs	r3, #0
 8000d82:	617b      	str	r3, [r7, #20]
 8000d84:	e009      	b.n	8000d9a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000d86:	68bb      	ldr	r3, [r7, #8]
 8000d88:	1c5a      	adds	r2, r3, #1
 8000d8a:	60ba      	str	r2, [r7, #8]
 8000d8c:	781b      	ldrb	r3, [r3, #0]
 8000d8e:	0018      	movs	r0, r3
 8000d90:	e000      	b.n	8000d94 <_write+0x20>
 8000d92:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	3301      	adds	r3, #1
 8000d98:	617b      	str	r3, [r7, #20]
 8000d9a:	697a      	ldr	r2, [r7, #20]
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	dbf1      	blt.n	8000d86 <_write+0x12>
  }
  return len;
 8000da2:	687b      	ldr	r3, [r7, #4]
}
 8000da4:	0018      	movs	r0, r3
 8000da6:	46bd      	mov	sp, r7
 8000da8:	b006      	add	sp, #24
 8000daa:	bd80      	pop	{r7, pc}

08000dac <_close>:

int _close(int file)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000db4:	2301      	movs	r3, #1
 8000db6:	425b      	negs	r3, r3
}
 8000db8:	0018      	movs	r0, r3
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	b002      	add	sp, #8
 8000dbe:	bd80      	pop	{r7, pc}

08000dc0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
 8000dc8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	2280      	movs	r2, #128	@ 0x80
 8000dce:	0192      	lsls	r2, r2, #6
 8000dd0:	605a      	str	r2, [r3, #4]
  return 0;
 8000dd2:	2300      	movs	r3, #0
}
 8000dd4:	0018      	movs	r0, r3
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	b002      	add	sp, #8
 8000dda:	bd80      	pop	{r7, pc}

08000ddc <_isatty>:

int _isatty(int file)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b082      	sub	sp, #8
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000de4:	2301      	movs	r3, #1
}
 8000de6:	0018      	movs	r0, r3
 8000de8:	46bd      	mov	sp, r7
 8000dea:	b002      	add	sp, #8
 8000dec:	bd80      	pop	{r7, pc}

08000dee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000dee:	b580      	push	{r7, lr}
 8000df0:	b084      	sub	sp, #16
 8000df2:	af00      	add	r7, sp, #0
 8000df4:	60f8      	str	r0, [r7, #12]
 8000df6:	60b9      	str	r1, [r7, #8]
 8000df8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000dfa:	2300      	movs	r3, #0
}
 8000dfc:	0018      	movs	r0, r3
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	b004      	add	sp, #16
 8000e02:	bd80      	pop	{r7, pc}

08000e04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b086      	sub	sp, #24
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e0c:	4a14      	ldr	r2, [pc, #80]	@ (8000e60 <_sbrk+0x5c>)
 8000e0e:	4b15      	ldr	r3, [pc, #84]	@ (8000e64 <_sbrk+0x60>)
 8000e10:	1ad3      	subs	r3, r2, r3
 8000e12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e18:	4b13      	ldr	r3, [pc, #76]	@ (8000e68 <_sbrk+0x64>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d102      	bne.n	8000e26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e20:	4b11      	ldr	r3, [pc, #68]	@ (8000e68 <_sbrk+0x64>)
 8000e22:	4a12      	ldr	r2, [pc, #72]	@ (8000e6c <_sbrk+0x68>)
 8000e24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e26:	4b10      	ldr	r3, [pc, #64]	@ (8000e68 <_sbrk+0x64>)
 8000e28:	681a      	ldr	r2, [r3, #0]
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	18d3      	adds	r3, r2, r3
 8000e2e:	693a      	ldr	r2, [r7, #16]
 8000e30:	429a      	cmp	r2, r3
 8000e32:	d207      	bcs.n	8000e44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e34:	f002 fa2c 	bl	8003290 <__errno>
 8000e38:	0003      	movs	r3, r0
 8000e3a:	220c      	movs	r2, #12
 8000e3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	425b      	negs	r3, r3
 8000e42:	e009      	b.n	8000e58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e44:	4b08      	ldr	r3, [pc, #32]	@ (8000e68 <_sbrk+0x64>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e4a:	4b07      	ldr	r3, [pc, #28]	@ (8000e68 <_sbrk+0x64>)
 8000e4c:	681a      	ldr	r2, [r3, #0]
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	18d2      	adds	r2, r2, r3
 8000e52:	4b05      	ldr	r3, [pc, #20]	@ (8000e68 <_sbrk+0x64>)
 8000e54:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000e56:	68fb      	ldr	r3, [r7, #12]
}
 8000e58:	0018      	movs	r0, r3
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	b006      	add	sp, #24
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	20002000 	.word	0x20002000
 8000e64:	00000400 	.word	0x00000400
 8000e68:	20000334 	.word	0x20000334
 8000e6c:	20000488 	.word	0x20000488

08000e70 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000e74:	46c0      	nop			@ (mov r8, r8)
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
	...

08000e7c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e7c:	480d      	ldr	r0, [pc, #52]	@ (8000eb4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e7e:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8000e80:	f7ff fff6 	bl	8000e70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e84:	480c      	ldr	r0, [pc, #48]	@ (8000eb8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e86:	490d      	ldr	r1, [pc, #52]	@ (8000ebc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e88:	4a0d      	ldr	r2, [pc, #52]	@ (8000ec0 <LoopForever+0xe>)
  movs r3, #0
 8000e8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e8c:	e002      	b.n	8000e94 <LoopCopyDataInit>

08000e8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e92:	3304      	adds	r3, #4

08000e94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e98:	d3f9      	bcc.n	8000e8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e9a:	4a0a      	ldr	r2, [pc, #40]	@ (8000ec4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e9c:	4c0a      	ldr	r4, [pc, #40]	@ (8000ec8 <LoopForever+0x16>)
  movs r3, #0
 8000e9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ea0:	e001      	b.n	8000ea6 <LoopFillZerobss>

08000ea2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ea2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ea4:	3204      	adds	r2, #4

08000ea6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ea6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ea8:	d3fb      	bcc.n	8000ea2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000eaa:	f002 f9f7 	bl	800329c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000eae:	f7ff fe01 	bl	8000ab4 <main>

08000eb2 <LoopForever>:

LoopForever:
    b LoopForever
 8000eb2:	e7fe      	b.n	8000eb2 <LoopForever>
  ldr   r0, =_estack
 8000eb4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000eb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ebc:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000ec0:	080040ac 	.word	0x080040ac
  ldr r2, =_sbss
 8000ec4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000ec8:	20000488 	.word	0x20000488

08000ecc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ecc:	e7fe      	b.n	8000ecc <ADC1_COMP_IRQHandler>
	...

08000ed0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ed4:	4b07      	ldr	r3, [pc, #28]	@ (8000ef4 <HAL_Init+0x24>)
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	4b06      	ldr	r3, [pc, #24]	@ (8000ef4 <HAL_Init+0x24>)
 8000eda:	2110      	movs	r1, #16
 8000edc:	430a      	orrs	r2, r1
 8000ede:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000ee0:	2003      	movs	r0, #3
 8000ee2:	f000 f809 	bl	8000ef8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ee6:	f7ff fe67 	bl	8000bb8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000eea:	2300      	movs	r3, #0
}
 8000eec:	0018      	movs	r0, r3
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	46c0      	nop			@ (mov r8, r8)
 8000ef4:	40022000 	.word	0x40022000

08000ef8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ef8:	b590      	push	{r4, r7, lr}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f00:	4b14      	ldr	r3, [pc, #80]	@ (8000f54 <HAL_InitTick+0x5c>)
 8000f02:	681c      	ldr	r4, [r3, #0]
 8000f04:	4b14      	ldr	r3, [pc, #80]	@ (8000f58 <HAL_InitTick+0x60>)
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	0019      	movs	r1, r3
 8000f0a:	23fa      	movs	r3, #250	@ 0xfa
 8000f0c:	0098      	lsls	r0, r3, #2
 8000f0e:	f7ff f905 	bl	800011c <__udivsi3>
 8000f12:	0003      	movs	r3, r0
 8000f14:	0019      	movs	r1, r3
 8000f16:	0020      	movs	r0, r4
 8000f18:	f7ff f900 	bl	800011c <__udivsi3>
 8000f1c:	0003      	movs	r3, r0
 8000f1e:	0018      	movs	r0, r3
 8000f20:	f000 f90b 	bl	800113a <HAL_SYSTICK_Config>
 8000f24:	1e03      	subs	r3, r0, #0
 8000f26:	d001      	beq.n	8000f2c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000f28:	2301      	movs	r3, #1
 8000f2a:	e00f      	b.n	8000f4c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	2b03      	cmp	r3, #3
 8000f30:	d80b      	bhi.n	8000f4a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f32:	6879      	ldr	r1, [r7, #4]
 8000f34:	2301      	movs	r3, #1
 8000f36:	425b      	negs	r3, r3
 8000f38:	2200      	movs	r2, #0
 8000f3a:	0018      	movs	r0, r3
 8000f3c:	f000 f8d8 	bl	80010f0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f40:	4b06      	ldr	r3, [pc, #24]	@ (8000f5c <HAL_InitTick+0x64>)
 8000f42:	687a      	ldr	r2, [r7, #4]
 8000f44:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000f46:	2300      	movs	r3, #0
 8000f48:	e000      	b.n	8000f4c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000f4a:	2301      	movs	r3, #1
}
 8000f4c:	0018      	movs	r0, r3
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	b003      	add	sp, #12
 8000f52:	bd90      	pop	{r4, r7, pc}
 8000f54:	20000000 	.word	0x20000000
 8000f58:	20000008 	.word	0x20000008
 8000f5c:	20000004 	.word	0x20000004

08000f60 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f64:	4b05      	ldr	r3, [pc, #20]	@ (8000f7c <HAL_IncTick+0x1c>)
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	001a      	movs	r2, r3
 8000f6a:	4b05      	ldr	r3, [pc, #20]	@ (8000f80 <HAL_IncTick+0x20>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	18d2      	adds	r2, r2, r3
 8000f70:	4b03      	ldr	r3, [pc, #12]	@ (8000f80 <HAL_IncTick+0x20>)
 8000f72:	601a      	str	r2, [r3, #0]
}
 8000f74:	46c0      	nop			@ (mov r8, r8)
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	46c0      	nop			@ (mov r8, r8)
 8000f7c:	20000008 	.word	0x20000008
 8000f80:	20000338 	.word	0x20000338

08000f84 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
  return uwTick;
 8000f88:	4b02      	ldr	r3, [pc, #8]	@ (8000f94 <HAL_GetTick+0x10>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
}
 8000f8c:	0018      	movs	r0, r3
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	46c0      	nop			@ (mov r8, r8)
 8000f94:	20000338 	.word	0x20000338

08000f98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	0002      	movs	r2, r0
 8000fa0:	1dfb      	adds	r3, r7, #7
 8000fa2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000fa4:	1dfb      	adds	r3, r7, #7
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	2b7f      	cmp	r3, #127	@ 0x7f
 8000faa:	d809      	bhi.n	8000fc0 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fac:	1dfb      	adds	r3, r7, #7
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	001a      	movs	r2, r3
 8000fb2:	231f      	movs	r3, #31
 8000fb4:	401a      	ands	r2, r3
 8000fb6:	4b04      	ldr	r3, [pc, #16]	@ (8000fc8 <__NVIC_EnableIRQ+0x30>)
 8000fb8:	2101      	movs	r1, #1
 8000fba:	4091      	lsls	r1, r2
 8000fbc:	000a      	movs	r2, r1
 8000fbe:	601a      	str	r2, [r3, #0]
  }
}
 8000fc0:	46c0      	nop			@ (mov r8, r8)
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	b002      	add	sp, #8
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	e000e100 	.word	0xe000e100

08000fcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fcc:	b590      	push	{r4, r7, lr}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	0002      	movs	r2, r0
 8000fd4:	6039      	str	r1, [r7, #0]
 8000fd6:	1dfb      	adds	r3, r7, #7
 8000fd8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000fda:	1dfb      	adds	r3, r7, #7
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	2b7f      	cmp	r3, #127	@ 0x7f
 8000fe0:	d828      	bhi.n	8001034 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fe2:	4a2f      	ldr	r2, [pc, #188]	@ (80010a0 <__NVIC_SetPriority+0xd4>)
 8000fe4:	1dfb      	adds	r3, r7, #7
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	b25b      	sxtb	r3, r3
 8000fea:	089b      	lsrs	r3, r3, #2
 8000fec:	33c0      	adds	r3, #192	@ 0xc0
 8000fee:	009b      	lsls	r3, r3, #2
 8000ff0:	589b      	ldr	r3, [r3, r2]
 8000ff2:	1dfa      	adds	r2, r7, #7
 8000ff4:	7812      	ldrb	r2, [r2, #0]
 8000ff6:	0011      	movs	r1, r2
 8000ff8:	2203      	movs	r2, #3
 8000ffa:	400a      	ands	r2, r1
 8000ffc:	00d2      	lsls	r2, r2, #3
 8000ffe:	21ff      	movs	r1, #255	@ 0xff
 8001000:	4091      	lsls	r1, r2
 8001002:	000a      	movs	r2, r1
 8001004:	43d2      	mvns	r2, r2
 8001006:	401a      	ands	r2, r3
 8001008:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	019b      	lsls	r3, r3, #6
 800100e:	22ff      	movs	r2, #255	@ 0xff
 8001010:	401a      	ands	r2, r3
 8001012:	1dfb      	adds	r3, r7, #7
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	0018      	movs	r0, r3
 8001018:	2303      	movs	r3, #3
 800101a:	4003      	ands	r3, r0
 800101c:	00db      	lsls	r3, r3, #3
 800101e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001020:	481f      	ldr	r0, [pc, #124]	@ (80010a0 <__NVIC_SetPriority+0xd4>)
 8001022:	1dfb      	adds	r3, r7, #7
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	b25b      	sxtb	r3, r3
 8001028:	089b      	lsrs	r3, r3, #2
 800102a:	430a      	orrs	r2, r1
 800102c:	33c0      	adds	r3, #192	@ 0xc0
 800102e:	009b      	lsls	r3, r3, #2
 8001030:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001032:	e031      	b.n	8001098 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001034:	4a1b      	ldr	r2, [pc, #108]	@ (80010a4 <__NVIC_SetPriority+0xd8>)
 8001036:	1dfb      	adds	r3, r7, #7
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	0019      	movs	r1, r3
 800103c:	230f      	movs	r3, #15
 800103e:	400b      	ands	r3, r1
 8001040:	3b08      	subs	r3, #8
 8001042:	089b      	lsrs	r3, r3, #2
 8001044:	3306      	adds	r3, #6
 8001046:	009b      	lsls	r3, r3, #2
 8001048:	18d3      	adds	r3, r2, r3
 800104a:	3304      	adds	r3, #4
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	1dfa      	adds	r2, r7, #7
 8001050:	7812      	ldrb	r2, [r2, #0]
 8001052:	0011      	movs	r1, r2
 8001054:	2203      	movs	r2, #3
 8001056:	400a      	ands	r2, r1
 8001058:	00d2      	lsls	r2, r2, #3
 800105a:	21ff      	movs	r1, #255	@ 0xff
 800105c:	4091      	lsls	r1, r2
 800105e:	000a      	movs	r2, r1
 8001060:	43d2      	mvns	r2, r2
 8001062:	401a      	ands	r2, r3
 8001064:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	019b      	lsls	r3, r3, #6
 800106a:	22ff      	movs	r2, #255	@ 0xff
 800106c:	401a      	ands	r2, r3
 800106e:	1dfb      	adds	r3, r7, #7
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	0018      	movs	r0, r3
 8001074:	2303      	movs	r3, #3
 8001076:	4003      	ands	r3, r0
 8001078:	00db      	lsls	r3, r3, #3
 800107a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800107c:	4809      	ldr	r0, [pc, #36]	@ (80010a4 <__NVIC_SetPriority+0xd8>)
 800107e:	1dfb      	adds	r3, r7, #7
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	001c      	movs	r4, r3
 8001084:	230f      	movs	r3, #15
 8001086:	4023      	ands	r3, r4
 8001088:	3b08      	subs	r3, #8
 800108a:	089b      	lsrs	r3, r3, #2
 800108c:	430a      	orrs	r2, r1
 800108e:	3306      	adds	r3, #6
 8001090:	009b      	lsls	r3, r3, #2
 8001092:	18c3      	adds	r3, r0, r3
 8001094:	3304      	adds	r3, #4
 8001096:	601a      	str	r2, [r3, #0]
}
 8001098:	46c0      	nop			@ (mov r8, r8)
 800109a:	46bd      	mov	sp, r7
 800109c:	b003      	add	sp, #12
 800109e:	bd90      	pop	{r4, r7, pc}
 80010a0:	e000e100 	.word	0xe000e100
 80010a4:	e000ed00 	.word	0xe000ed00

080010a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	1e5a      	subs	r2, r3, #1
 80010b4:	2380      	movs	r3, #128	@ 0x80
 80010b6:	045b      	lsls	r3, r3, #17
 80010b8:	429a      	cmp	r2, r3
 80010ba:	d301      	bcc.n	80010c0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010bc:	2301      	movs	r3, #1
 80010be:	e010      	b.n	80010e2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010c0:	4b0a      	ldr	r3, [pc, #40]	@ (80010ec <SysTick_Config+0x44>)
 80010c2:	687a      	ldr	r2, [r7, #4]
 80010c4:	3a01      	subs	r2, #1
 80010c6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010c8:	2301      	movs	r3, #1
 80010ca:	425b      	negs	r3, r3
 80010cc:	2103      	movs	r1, #3
 80010ce:	0018      	movs	r0, r3
 80010d0:	f7ff ff7c 	bl	8000fcc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010d4:	4b05      	ldr	r3, [pc, #20]	@ (80010ec <SysTick_Config+0x44>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010da:	4b04      	ldr	r3, [pc, #16]	@ (80010ec <SysTick_Config+0x44>)
 80010dc:	2207      	movs	r2, #7
 80010de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010e0:	2300      	movs	r3, #0
}
 80010e2:	0018      	movs	r0, r3
 80010e4:	46bd      	mov	sp, r7
 80010e6:	b002      	add	sp, #8
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	46c0      	nop			@ (mov r8, r8)
 80010ec:	e000e010 	.word	0xe000e010

080010f0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	60b9      	str	r1, [r7, #8]
 80010f8:	607a      	str	r2, [r7, #4]
 80010fa:	210f      	movs	r1, #15
 80010fc:	187b      	adds	r3, r7, r1
 80010fe:	1c02      	adds	r2, r0, #0
 8001100:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001102:	68ba      	ldr	r2, [r7, #8]
 8001104:	187b      	adds	r3, r7, r1
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	b25b      	sxtb	r3, r3
 800110a:	0011      	movs	r1, r2
 800110c:	0018      	movs	r0, r3
 800110e:	f7ff ff5d 	bl	8000fcc <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8001112:	46c0      	nop			@ (mov r8, r8)
 8001114:	46bd      	mov	sp, r7
 8001116:	b004      	add	sp, #16
 8001118:	bd80      	pop	{r7, pc}

0800111a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800111a:	b580      	push	{r7, lr}
 800111c:	b082      	sub	sp, #8
 800111e:	af00      	add	r7, sp, #0
 8001120:	0002      	movs	r2, r0
 8001122:	1dfb      	adds	r3, r7, #7
 8001124:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001126:	1dfb      	adds	r3, r7, #7
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	b25b      	sxtb	r3, r3
 800112c:	0018      	movs	r0, r3
 800112e:	f7ff ff33 	bl	8000f98 <__NVIC_EnableIRQ>
}
 8001132:	46c0      	nop			@ (mov r8, r8)
 8001134:	46bd      	mov	sp, r7
 8001136:	b002      	add	sp, #8
 8001138:	bd80      	pop	{r7, pc}

0800113a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800113a:	b580      	push	{r7, lr}
 800113c:	b082      	sub	sp, #8
 800113e:	af00      	add	r7, sp, #0
 8001140:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	0018      	movs	r0, r3
 8001146:	f7ff ffaf 	bl	80010a8 <SysTick_Config>
 800114a:	0003      	movs	r3, r0
}
 800114c:	0018      	movs	r0, r3
 800114e:	46bd      	mov	sp, r7
 8001150:	b002      	add	sp, #8
 8001152:	bd80      	pop	{r7, pc}

08001154 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2221      	movs	r2, #33	@ 0x21
 8001160:	5c9b      	ldrb	r3, [r3, r2]
 8001162:	b2db      	uxtb	r3, r3
 8001164:	2b02      	cmp	r3, #2
 8001166:	d008      	beq.n	800117a <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	2204      	movs	r2, #4
 800116c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	2220      	movs	r2, #32
 8001172:	2100      	movs	r1, #0
 8001174:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001176:	2301      	movs	r3, #1
 8001178:	e020      	b.n	80011bc <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	681a      	ldr	r2, [r3, #0]
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	210e      	movs	r1, #14
 8001186:	438a      	bics	r2, r1
 8001188:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	681a      	ldr	r2, [r3, #0]
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	2101      	movs	r1, #1
 8001196:	438a      	bics	r2, r1
 8001198:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80011a2:	2101      	movs	r1, #1
 80011a4:	4091      	lsls	r1, r2
 80011a6:	000a      	movs	r2, r1
 80011a8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2221      	movs	r2, #33	@ 0x21
 80011ae:	2101      	movs	r1, #1
 80011b0:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2220      	movs	r2, #32
 80011b6:	2100      	movs	r1, #0
 80011b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80011ba:	2300      	movs	r3, #0
}
 80011bc:	0018      	movs	r0, r3
 80011be:	46bd      	mov	sp, r7
 80011c0:	b002      	add	sp, #8
 80011c2:	bd80      	pop	{r7, pc}

080011c4 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80011cc:	210f      	movs	r1, #15
 80011ce:	187b      	adds	r3, r7, r1
 80011d0:	2200      	movs	r2, #0
 80011d2:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2221      	movs	r2, #33	@ 0x21
 80011d8:	5c9b      	ldrb	r3, [r3, r2]
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	2b02      	cmp	r3, #2
 80011de:	d006      	beq.n	80011ee <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	2204      	movs	r2, #4
 80011e4:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 80011e6:	187b      	adds	r3, r7, r1
 80011e8:	2201      	movs	r2, #1
 80011ea:	701a      	strb	r2, [r3, #0]
 80011ec:	e028      	b.n	8001240 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	210e      	movs	r1, #14
 80011fa:	438a      	bics	r2, r1
 80011fc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	681a      	ldr	r2, [r3, #0]
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	2101      	movs	r1, #1
 800120a:	438a      	bics	r2, r1
 800120c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001216:	2101      	movs	r1, #1
 8001218:	4091      	lsls	r1, r2
 800121a:	000a      	movs	r2, r1
 800121c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2221      	movs	r2, #33	@ 0x21
 8001222:	2101      	movs	r1, #1
 8001224:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2220      	movs	r2, #32
 800122a:	2100      	movs	r1, #0
 800122c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001232:	2b00      	cmp	r3, #0
 8001234:	d004      	beq.n	8001240 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800123a:	687a      	ldr	r2, [r7, #4]
 800123c:	0010      	movs	r0, r2
 800123e:	4798      	blx	r3
    }
  }
  return status;
 8001240:	230f      	movs	r3, #15
 8001242:	18fb      	adds	r3, r7, r3
 8001244:	781b      	ldrb	r3, [r3, #0]
}
 8001246:	0018      	movs	r0, r3
 8001248:	46bd      	mov	sp, r7
 800124a:	b004      	add	sp, #16
 800124c:	bd80      	pop	{r7, pc}
	...

08001250 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
 8001258:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800125a:	2300      	movs	r3, #0
 800125c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800125e:	e14f      	b.n	8001500 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	2101      	movs	r1, #1
 8001266:	697a      	ldr	r2, [r7, #20]
 8001268:	4091      	lsls	r1, r2
 800126a:	000a      	movs	r2, r1
 800126c:	4013      	ands	r3, r2
 800126e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d100      	bne.n	8001278 <HAL_GPIO_Init+0x28>
 8001276:	e140      	b.n	80014fa <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	2203      	movs	r2, #3
 800127e:	4013      	ands	r3, r2
 8001280:	2b01      	cmp	r3, #1
 8001282:	d005      	beq.n	8001290 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	2203      	movs	r2, #3
 800128a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800128c:	2b02      	cmp	r3, #2
 800128e:	d130      	bne.n	80012f2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	689b      	ldr	r3, [r3, #8]
 8001294:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001296:	697b      	ldr	r3, [r7, #20]
 8001298:	005b      	lsls	r3, r3, #1
 800129a:	2203      	movs	r2, #3
 800129c:	409a      	lsls	r2, r3
 800129e:	0013      	movs	r3, r2
 80012a0:	43da      	mvns	r2, r3
 80012a2:	693b      	ldr	r3, [r7, #16]
 80012a4:	4013      	ands	r3, r2
 80012a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	68da      	ldr	r2, [r3, #12]
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	409a      	lsls	r2, r3
 80012b2:	0013      	movs	r3, r2
 80012b4:	693a      	ldr	r2, [r7, #16]
 80012b6:	4313      	orrs	r3, r2
 80012b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	693a      	ldr	r2, [r7, #16]
 80012be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80012c6:	2201      	movs	r2, #1
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	409a      	lsls	r2, r3
 80012cc:	0013      	movs	r3, r2
 80012ce:	43da      	mvns	r2, r3
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	4013      	ands	r3, r2
 80012d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	091b      	lsrs	r3, r3, #4
 80012dc:	2201      	movs	r2, #1
 80012de:	401a      	ands	r2, r3
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	409a      	lsls	r2, r3
 80012e4:	0013      	movs	r3, r2
 80012e6:	693a      	ldr	r2, [r7, #16]
 80012e8:	4313      	orrs	r3, r2
 80012ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	693a      	ldr	r2, [r7, #16]
 80012f0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	2203      	movs	r2, #3
 80012f8:	4013      	ands	r3, r2
 80012fa:	2b03      	cmp	r3, #3
 80012fc:	d017      	beq.n	800132e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	68db      	ldr	r3, [r3, #12]
 8001302:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	005b      	lsls	r3, r3, #1
 8001308:	2203      	movs	r2, #3
 800130a:	409a      	lsls	r2, r3
 800130c:	0013      	movs	r3, r2
 800130e:	43da      	mvns	r2, r3
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	4013      	ands	r3, r2
 8001314:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	689a      	ldr	r2, [r3, #8]
 800131a:	697b      	ldr	r3, [r7, #20]
 800131c:	005b      	lsls	r3, r3, #1
 800131e:	409a      	lsls	r2, r3
 8001320:	0013      	movs	r3, r2
 8001322:	693a      	ldr	r2, [r7, #16]
 8001324:	4313      	orrs	r3, r2
 8001326:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	693a      	ldr	r2, [r7, #16]
 800132c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	2203      	movs	r2, #3
 8001334:	4013      	ands	r3, r2
 8001336:	2b02      	cmp	r3, #2
 8001338:	d123      	bne.n	8001382 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800133a:	697b      	ldr	r3, [r7, #20]
 800133c:	08da      	lsrs	r2, r3, #3
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	3208      	adds	r2, #8
 8001342:	0092      	lsls	r2, r2, #2
 8001344:	58d3      	ldr	r3, [r2, r3]
 8001346:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	2207      	movs	r2, #7
 800134c:	4013      	ands	r3, r2
 800134e:	009b      	lsls	r3, r3, #2
 8001350:	220f      	movs	r2, #15
 8001352:	409a      	lsls	r2, r3
 8001354:	0013      	movs	r3, r2
 8001356:	43da      	mvns	r2, r3
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	4013      	ands	r3, r2
 800135c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	691a      	ldr	r2, [r3, #16]
 8001362:	697b      	ldr	r3, [r7, #20]
 8001364:	2107      	movs	r1, #7
 8001366:	400b      	ands	r3, r1
 8001368:	009b      	lsls	r3, r3, #2
 800136a:	409a      	lsls	r2, r3
 800136c:	0013      	movs	r3, r2
 800136e:	693a      	ldr	r2, [r7, #16]
 8001370:	4313      	orrs	r3, r2
 8001372:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	08da      	lsrs	r2, r3, #3
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	3208      	adds	r2, #8
 800137c:	0092      	lsls	r2, r2, #2
 800137e:	6939      	ldr	r1, [r7, #16]
 8001380:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	005b      	lsls	r3, r3, #1
 800138c:	2203      	movs	r2, #3
 800138e:	409a      	lsls	r2, r3
 8001390:	0013      	movs	r3, r2
 8001392:	43da      	mvns	r2, r3
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	4013      	ands	r3, r2
 8001398:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	2203      	movs	r2, #3
 80013a0:	401a      	ands	r2, r3
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	005b      	lsls	r3, r3, #1
 80013a6:	409a      	lsls	r2, r3
 80013a8:	0013      	movs	r3, r2
 80013aa:	693a      	ldr	r2, [r7, #16]
 80013ac:	4313      	orrs	r3, r2
 80013ae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	693a      	ldr	r2, [r7, #16]
 80013b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	685a      	ldr	r2, [r3, #4]
 80013ba:	23c0      	movs	r3, #192	@ 0xc0
 80013bc:	029b      	lsls	r3, r3, #10
 80013be:	4013      	ands	r3, r2
 80013c0:	d100      	bne.n	80013c4 <HAL_GPIO_Init+0x174>
 80013c2:	e09a      	b.n	80014fa <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013c4:	4b54      	ldr	r3, [pc, #336]	@ (8001518 <HAL_GPIO_Init+0x2c8>)
 80013c6:	699a      	ldr	r2, [r3, #24]
 80013c8:	4b53      	ldr	r3, [pc, #332]	@ (8001518 <HAL_GPIO_Init+0x2c8>)
 80013ca:	2101      	movs	r1, #1
 80013cc:	430a      	orrs	r2, r1
 80013ce:	619a      	str	r2, [r3, #24]
 80013d0:	4b51      	ldr	r3, [pc, #324]	@ (8001518 <HAL_GPIO_Init+0x2c8>)
 80013d2:	699b      	ldr	r3, [r3, #24]
 80013d4:	2201      	movs	r2, #1
 80013d6:	4013      	ands	r3, r2
 80013d8:	60bb      	str	r3, [r7, #8]
 80013da:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80013dc:	4a4f      	ldr	r2, [pc, #316]	@ (800151c <HAL_GPIO_Init+0x2cc>)
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	089b      	lsrs	r3, r3, #2
 80013e2:	3302      	adds	r3, #2
 80013e4:	009b      	lsls	r3, r3, #2
 80013e6:	589b      	ldr	r3, [r3, r2]
 80013e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80013ea:	697b      	ldr	r3, [r7, #20]
 80013ec:	2203      	movs	r2, #3
 80013ee:	4013      	ands	r3, r2
 80013f0:	009b      	lsls	r3, r3, #2
 80013f2:	220f      	movs	r2, #15
 80013f4:	409a      	lsls	r2, r3
 80013f6:	0013      	movs	r3, r2
 80013f8:	43da      	mvns	r2, r3
 80013fa:	693b      	ldr	r3, [r7, #16]
 80013fc:	4013      	ands	r3, r2
 80013fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001400:	687a      	ldr	r2, [r7, #4]
 8001402:	2390      	movs	r3, #144	@ 0x90
 8001404:	05db      	lsls	r3, r3, #23
 8001406:	429a      	cmp	r2, r3
 8001408:	d013      	beq.n	8001432 <HAL_GPIO_Init+0x1e2>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	4a44      	ldr	r2, [pc, #272]	@ (8001520 <HAL_GPIO_Init+0x2d0>)
 800140e:	4293      	cmp	r3, r2
 8001410:	d00d      	beq.n	800142e <HAL_GPIO_Init+0x1de>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	4a43      	ldr	r2, [pc, #268]	@ (8001524 <HAL_GPIO_Init+0x2d4>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d007      	beq.n	800142a <HAL_GPIO_Init+0x1da>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	4a42      	ldr	r2, [pc, #264]	@ (8001528 <HAL_GPIO_Init+0x2d8>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d101      	bne.n	8001426 <HAL_GPIO_Init+0x1d6>
 8001422:	2303      	movs	r3, #3
 8001424:	e006      	b.n	8001434 <HAL_GPIO_Init+0x1e4>
 8001426:	2305      	movs	r3, #5
 8001428:	e004      	b.n	8001434 <HAL_GPIO_Init+0x1e4>
 800142a:	2302      	movs	r3, #2
 800142c:	e002      	b.n	8001434 <HAL_GPIO_Init+0x1e4>
 800142e:	2301      	movs	r3, #1
 8001430:	e000      	b.n	8001434 <HAL_GPIO_Init+0x1e4>
 8001432:	2300      	movs	r3, #0
 8001434:	697a      	ldr	r2, [r7, #20]
 8001436:	2103      	movs	r1, #3
 8001438:	400a      	ands	r2, r1
 800143a:	0092      	lsls	r2, r2, #2
 800143c:	4093      	lsls	r3, r2
 800143e:	693a      	ldr	r2, [r7, #16]
 8001440:	4313      	orrs	r3, r2
 8001442:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001444:	4935      	ldr	r1, [pc, #212]	@ (800151c <HAL_GPIO_Init+0x2cc>)
 8001446:	697b      	ldr	r3, [r7, #20]
 8001448:	089b      	lsrs	r3, r3, #2
 800144a:	3302      	adds	r3, #2
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	693a      	ldr	r2, [r7, #16]
 8001450:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001452:	4b36      	ldr	r3, [pc, #216]	@ (800152c <HAL_GPIO_Init+0x2dc>)
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	43da      	mvns	r2, r3
 800145c:	693b      	ldr	r3, [r7, #16]
 800145e:	4013      	ands	r3, r2
 8001460:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	685a      	ldr	r2, [r3, #4]
 8001466:	2380      	movs	r3, #128	@ 0x80
 8001468:	035b      	lsls	r3, r3, #13
 800146a:	4013      	ands	r3, r2
 800146c:	d003      	beq.n	8001476 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800146e:	693a      	ldr	r2, [r7, #16]
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	4313      	orrs	r3, r2
 8001474:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001476:	4b2d      	ldr	r3, [pc, #180]	@ (800152c <HAL_GPIO_Init+0x2dc>)
 8001478:	693a      	ldr	r2, [r7, #16]
 800147a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800147c:	4b2b      	ldr	r3, [pc, #172]	@ (800152c <HAL_GPIO_Init+0x2dc>)
 800147e:	68db      	ldr	r3, [r3, #12]
 8001480:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	43da      	mvns	r2, r3
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	4013      	ands	r3, r2
 800148a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	685a      	ldr	r2, [r3, #4]
 8001490:	2380      	movs	r3, #128	@ 0x80
 8001492:	039b      	lsls	r3, r3, #14
 8001494:	4013      	ands	r3, r2
 8001496:	d003      	beq.n	80014a0 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001498:	693a      	ldr	r2, [r7, #16]
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	4313      	orrs	r3, r2
 800149e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80014a0:	4b22      	ldr	r3, [pc, #136]	@ (800152c <HAL_GPIO_Init+0x2dc>)
 80014a2:	693a      	ldr	r2, [r7, #16]
 80014a4:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80014a6:	4b21      	ldr	r3, [pc, #132]	@ (800152c <HAL_GPIO_Init+0x2dc>)
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	43da      	mvns	r2, r3
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	4013      	ands	r3, r2
 80014b4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	685a      	ldr	r2, [r3, #4]
 80014ba:	2380      	movs	r3, #128	@ 0x80
 80014bc:	029b      	lsls	r3, r3, #10
 80014be:	4013      	ands	r3, r2
 80014c0:	d003      	beq.n	80014ca <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80014c2:	693a      	ldr	r2, [r7, #16]
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	4313      	orrs	r3, r2
 80014c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80014ca:	4b18      	ldr	r3, [pc, #96]	@ (800152c <HAL_GPIO_Init+0x2dc>)
 80014cc:	693a      	ldr	r2, [r7, #16]
 80014ce:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80014d0:	4b16      	ldr	r3, [pc, #88]	@ (800152c <HAL_GPIO_Init+0x2dc>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	43da      	mvns	r2, r3
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	4013      	ands	r3, r2
 80014de:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	685a      	ldr	r2, [r3, #4]
 80014e4:	2380      	movs	r3, #128	@ 0x80
 80014e6:	025b      	lsls	r3, r3, #9
 80014e8:	4013      	ands	r3, r2
 80014ea:	d003      	beq.n	80014f4 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80014ec:	693a      	ldr	r2, [r7, #16]
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	4313      	orrs	r3, r2
 80014f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80014f4:	4b0d      	ldr	r3, [pc, #52]	@ (800152c <HAL_GPIO_Init+0x2dc>)
 80014f6:	693a      	ldr	r2, [r7, #16]
 80014f8:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	3301      	adds	r3, #1
 80014fe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	40da      	lsrs	r2, r3
 8001508:	1e13      	subs	r3, r2, #0
 800150a:	d000      	beq.n	800150e <HAL_GPIO_Init+0x2be>
 800150c:	e6a8      	b.n	8001260 <HAL_GPIO_Init+0x10>
  } 
}
 800150e:	46c0      	nop			@ (mov r8, r8)
 8001510:	46c0      	nop			@ (mov r8, r8)
 8001512:	46bd      	mov	sp, r7
 8001514:	b006      	add	sp, #24
 8001516:	bd80      	pop	{r7, pc}
 8001518:	40021000 	.word	0x40021000
 800151c:	40010000 	.word	0x40010000
 8001520:	48000400 	.word	0x48000400
 8001524:	48000800 	.word	0x48000800
 8001528:	48000c00 	.word	0x48000c00
 800152c:	40010400 	.word	0x40010400

08001530 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b088      	sub	sp, #32
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d101      	bne.n	8001542 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800153e:	2301      	movs	r3, #1
 8001540:	e301      	b.n	8001b46 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	2201      	movs	r2, #1
 8001548:	4013      	ands	r3, r2
 800154a:	d100      	bne.n	800154e <HAL_RCC_OscConfig+0x1e>
 800154c:	e08d      	b.n	800166a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800154e:	4bc3      	ldr	r3, [pc, #780]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	220c      	movs	r2, #12
 8001554:	4013      	ands	r3, r2
 8001556:	2b04      	cmp	r3, #4
 8001558:	d00e      	beq.n	8001578 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800155a:	4bc0      	ldr	r3, [pc, #768]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	220c      	movs	r2, #12
 8001560:	4013      	ands	r3, r2
 8001562:	2b08      	cmp	r3, #8
 8001564:	d116      	bne.n	8001594 <HAL_RCC_OscConfig+0x64>
 8001566:	4bbd      	ldr	r3, [pc, #756]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 8001568:	685a      	ldr	r2, [r3, #4]
 800156a:	2380      	movs	r3, #128	@ 0x80
 800156c:	025b      	lsls	r3, r3, #9
 800156e:	401a      	ands	r2, r3
 8001570:	2380      	movs	r3, #128	@ 0x80
 8001572:	025b      	lsls	r3, r3, #9
 8001574:	429a      	cmp	r2, r3
 8001576:	d10d      	bne.n	8001594 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001578:	4bb8      	ldr	r3, [pc, #736]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	2380      	movs	r3, #128	@ 0x80
 800157e:	029b      	lsls	r3, r3, #10
 8001580:	4013      	ands	r3, r2
 8001582:	d100      	bne.n	8001586 <HAL_RCC_OscConfig+0x56>
 8001584:	e070      	b.n	8001668 <HAL_RCC_OscConfig+0x138>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d000      	beq.n	8001590 <HAL_RCC_OscConfig+0x60>
 800158e:	e06b      	b.n	8001668 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001590:	2301      	movs	r3, #1
 8001592:	e2d8      	b.n	8001b46 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	2b01      	cmp	r3, #1
 800159a:	d107      	bne.n	80015ac <HAL_RCC_OscConfig+0x7c>
 800159c:	4baf      	ldr	r3, [pc, #700]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 800159e:	681a      	ldr	r2, [r3, #0]
 80015a0:	4bae      	ldr	r3, [pc, #696]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 80015a2:	2180      	movs	r1, #128	@ 0x80
 80015a4:	0249      	lsls	r1, r1, #9
 80015a6:	430a      	orrs	r2, r1
 80015a8:	601a      	str	r2, [r3, #0]
 80015aa:	e02f      	b.n	800160c <HAL_RCC_OscConfig+0xdc>
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d10c      	bne.n	80015ce <HAL_RCC_OscConfig+0x9e>
 80015b4:	4ba9      	ldr	r3, [pc, #676]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 80015b6:	681a      	ldr	r2, [r3, #0]
 80015b8:	4ba8      	ldr	r3, [pc, #672]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 80015ba:	49a9      	ldr	r1, [pc, #676]	@ (8001860 <HAL_RCC_OscConfig+0x330>)
 80015bc:	400a      	ands	r2, r1
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	4ba6      	ldr	r3, [pc, #664]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 80015c2:	681a      	ldr	r2, [r3, #0]
 80015c4:	4ba5      	ldr	r3, [pc, #660]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 80015c6:	49a7      	ldr	r1, [pc, #668]	@ (8001864 <HAL_RCC_OscConfig+0x334>)
 80015c8:	400a      	ands	r2, r1
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	e01e      	b.n	800160c <HAL_RCC_OscConfig+0xdc>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	2b05      	cmp	r3, #5
 80015d4:	d10e      	bne.n	80015f4 <HAL_RCC_OscConfig+0xc4>
 80015d6:	4ba1      	ldr	r3, [pc, #644]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 80015d8:	681a      	ldr	r2, [r3, #0]
 80015da:	4ba0      	ldr	r3, [pc, #640]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 80015dc:	2180      	movs	r1, #128	@ 0x80
 80015de:	02c9      	lsls	r1, r1, #11
 80015e0:	430a      	orrs	r2, r1
 80015e2:	601a      	str	r2, [r3, #0]
 80015e4:	4b9d      	ldr	r3, [pc, #628]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 80015e6:	681a      	ldr	r2, [r3, #0]
 80015e8:	4b9c      	ldr	r3, [pc, #624]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 80015ea:	2180      	movs	r1, #128	@ 0x80
 80015ec:	0249      	lsls	r1, r1, #9
 80015ee:	430a      	orrs	r2, r1
 80015f0:	601a      	str	r2, [r3, #0]
 80015f2:	e00b      	b.n	800160c <HAL_RCC_OscConfig+0xdc>
 80015f4:	4b99      	ldr	r3, [pc, #612]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	4b98      	ldr	r3, [pc, #608]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 80015fa:	4999      	ldr	r1, [pc, #612]	@ (8001860 <HAL_RCC_OscConfig+0x330>)
 80015fc:	400a      	ands	r2, r1
 80015fe:	601a      	str	r2, [r3, #0]
 8001600:	4b96      	ldr	r3, [pc, #600]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	4b95      	ldr	r3, [pc, #596]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 8001606:	4997      	ldr	r1, [pc, #604]	@ (8001864 <HAL_RCC_OscConfig+0x334>)
 8001608:	400a      	ands	r2, r1
 800160a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d014      	beq.n	800163e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001614:	f7ff fcb6 	bl	8000f84 <HAL_GetTick>
 8001618:	0003      	movs	r3, r0
 800161a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800161c:	e008      	b.n	8001630 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800161e:	f7ff fcb1 	bl	8000f84 <HAL_GetTick>
 8001622:	0002      	movs	r2, r0
 8001624:	69bb      	ldr	r3, [r7, #24]
 8001626:	1ad3      	subs	r3, r2, r3
 8001628:	2b64      	cmp	r3, #100	@ 0x64
 800162a:	d901      	bls.n	8001630 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 800162c:	2303      	movs	r3, #3
 800162e:	e28a      	b.n	8001b46 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001630:	4b8a      	ldr	r3, [pc, #552]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	2380      	movs	r3, #128	@ 0x80
 8001636:	029b      	lsls	r3, r3, #10
 8001638:	4013      	ands	r3, r2
 800163a:	d0f0      	beq.n	800161e <HAL_RCC_OscConfig+0xee>
 800163c:	e015      	b.n	800166a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800163e:	f7ff fca1 	bl	8000f84 <HAL_GetTick>
 8001642:	0003      	movs	r3, r0
 8001644:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001646:	e008      	b.n	800165a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001648:	f7ff fc9c 	bl	8000f84 <HAL_GetTick>
 800164c:	0002      	movs	r2, r0
 800164e:	69bb      	ldr	r3, [r7, #24]
 8001650:	1ad3      	subs	r3, r2, r3
 8001652:	2b64      	cmp	r3, #100	@ 0x64
 8001654:	d901      	bls.n	800165a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001656:	2303      	movs	r3, #3
 8001658:	e275      	b.n	8001b46 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800165a:	4b80      	ldr	r3, [pc, #512]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 800165c:	681a      	ldr	r2, [r3, #0]
 800165e:	2380      	movs	r3, #128	@ 0x80
 8001660:	029b      	lsls	r3, r3, #10
 8001662:	4013      	ands	r3, r2
 8001664:	d1f0      	bne.n	8001648 <HAL_RCC_OscConfig+0x118>
 8001666:	e000      	b.n	800166a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001668:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	2202      	movs	r2, #2
 8001670:	4013      	ands	r3, r2
 8001672:	d100      	bne.n	8001676 <HAL_RCC_OscConfig+0x146>
 8001674:	e069      	b.n	800174a <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001676:	4b79      	ldr	r3, [pc, #484]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	220c      	movs	r2, #12
 800167c:	4013      	ands	r3, r2
 800167e:	d00b      	beq.n	8001698 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001680:	4b76      	ldr	r3, [pc, #472]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	220c      	movs	r2, #12
 8001686:	4013      	ands	r3, r2
 8001688:	2b08      	cmp	r3, #8
 800168a:	d11c      	bne.n	80016c6 <HAL_RCC_OscConfig+0x196>
 800168c:	4b73      	ldr	r3, [pc, #460]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 800168e:	685a      	ldr	r2, [r3, #4]
 8001690:	2380      	movs	r3, #128	@ 0x80
 8001692:	025b      	lsls	r3, r3, #9
 8001694:	4013      	ands	r3, r2
 8001696:	d116      	bne.n	80016c6 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001698:	4b70      	ldr	r3, [pc, #448]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	2202      	movs	r2, #2
 800169e:	4013      	ands	r3, r2
 80016a0:	d005      	beq.n	80016ae <HAL_RCC_OscConfig+0x17e>
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	68db      	ldr	r3, [r3, #12]
 80016a6:	2b01      	cmp	r3, #1
 80016a8:	d001      	beq.n	80016ae <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	e24b      	b.n	8001b46 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016ae:	4b6b      	ldr	r3, [pc, #428]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	22f8      	movs	r2, #248	@ 0xf8
 80016b4:	4393      	bics	r3, r2
 80016b6:	0019      	movs	r1, r3
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	691b      	ldr	r3, [r3, #16]
 80016bc:	00da      	lsls	r2, r3, #3
 80016be:	4b67      	ldr	r3, [pc, #412]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 80016c0:	430a      	orrs	r2, r1
 80016c2:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016c4:	e041      	b.n	800174a <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	68db      	ldr	r3, [r3, #12]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d024      	beq.n	8001718 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016ce:	4b63      	ldr	r3, [pc, #396]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	4b62      	ldr	r3, [pc, #392]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 80016d4:	2101      	movs	r1, #1
 80016d6:	430a      	orrs	r2, r1
 80016d8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016da:	f7ff fc53 	bl	8000f84 <HAL_GetTick>
 80016de:	0003      	movs	r3, r0
 80016e0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016e2:	e008      	b.n	80016f6 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016e4:	f7ff fc4e 	bl	8000f84 <HAL_GetTick>
 80016e8:	0002      	movs	r2, r0
 80016ea:	69bb      	ldr	r3, [r7, #24]
 80016ec:	1ad3      	subs	r3, r2, r3
 80016ee:	2b02      	cmp	r3, #2
 80016f0:	d901      	bls.n	80016f6 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80016f2:	2303      	movs	r3, #3
 80016f4:	e227      	b.n	8001b46 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016f6:	4b59      	ldr	r3, [pc, #356]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	2202      	movs	r2, #2
 80016fc:	4013      	ands	r3, r2
 80016fe:	d0f1      	beq.n	80016e4 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001700:	4b56      	ldr	r3, [pc, #344]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	22f8      	movs	r2, #248	@ 0xf8
 8001706:	4393      	bics	r3, r2
 8001708:	0019      	movs	r1, r3
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	691b      	ldr	r3, [r3, #16]
 800170e:	00da      	lsls	r2, r3, #3
 8001710:	4b52      	ldr	r3, [pc, #328]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 8001712:	430a      	orrs	r2, r1
 8001714:	601a      	str	r2, [r3, #0]
 8001716:	e018      	b.n	800174a <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001718:	4b50      	ldr	r3, [pc, #320]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	4b4f      	ldr	r3, [pc, #316]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 800171e:	2101      	movs	r1, #1
 8001720:	438a      	bics	r2, r1
 8001722:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001724:	f7ff fc2e 	bl	8000f84 <HAL_GetTick>
 8001728:	0003      	movs	r3, r0
 800172a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800172c:	e008      	b.n	8001740 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800172e:	f7ff fc29 	bl	8000f84 <HAL_GetTick>
 8001732:	0002      	movs	r2, r0
 8001734:	69bb      	ldr	r3, [r7, #24]
 8001736:	1ad3      	subs	r3, r2, r3
 8001738:	2b02      	cmp	r3, #2
 800173a:	d901      	bls.n	8001740 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 800173c:	2303      	movs	r3, #3
 800173e:	e202      	b.n	8001b46 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001740:	4b46      	ldr	r3, [pc, #280]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	2202      	movs	r2, #2
 8001746:	4013      	ands	r3, r2
 8001748:	d1f1      	bne.n	800172e <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	2208      	movs	r2, #8
 8001750:	4013      	ands	r3, r2
 8001752:	d036      	beq.n	80017c2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	69db      	ldr	r3, [r3, #28]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d019      	beq.n	8001790 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800175c:	4b3f      	ldr	r3, [pc, #252]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 800175e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001760:	4b3e      	ldr	r3, [pc, #248]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 8001762:	2101      	movs	r1, #1
 8001764:	430a      	orrs	r2, r1
 8001766:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001768:	f7ff fc0c 	bl	8000f84 <HAL_GetTick>
 800176c:	0003      	movs	r3, r0
 800176e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001770:	e008      	b.n	8001784 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001772:	f7ff fc07 	bl	8000f84 <HAL_GetTick>
 8001776:	0002      	movs	r2, r0
 8001778:	69bb      	ldr	r3, [r7, #24]
 800177a:	1ad3      	subs	r3, r2, r3
 800177c:	2b02      	cmp	r3, #2
 800177e:	d901      	bls.n	8001784 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001780:	2303      	movs	r3, #3
 8001782:	e1e0      	b.n	8001b46 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001784:	4b35      	ldr	r3, [pc, #212]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 8001786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001788:	2202      	movs	r2, #2
 800178a:	4013      	ands	r3, r2
 800178c:	d0f1      	beq.n	8001772 <HAL_RCC_OscConfig+0x242>
 800178e:	e018      	b.n	80017c2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001790:	4b32      	ldr	r3, [pc, #200]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 8001792:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001794:	4b31      	ldr	r3, [pc, #196]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 8001796:	2101      	movs	r1, #1
 8001798:	438a      	bics	r2, r1
 800179a:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800179c:	f7ff fbf2 	bl	8000f84 <HAL_GetTick>
 80017a0:	0003      	movs	r3, r0
 80017a2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017a4:	e008      	b.n	80017b8 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017a6:	f7ff fbed 	bl	8000f84 <HAL_GetTick>
 80017aa:	0002      	movs	r2, r0
 80017ac:	69bb      	ldr	r3, [r7, #24]
 80017ae:	1ad3      	subs	r3, r2, r3
 80017b0:	2b02      	cmp	r3, #2
 80017b2:	d901      	bls.n	80017b8 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80017b4:	2303      	movs	r3, #3
 80017b6:	e1c6      	b.n	8001b46 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017b8:	4b28      	ldr	r3, [pc, #160]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 80017ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017bc:	2202      	movs	r2, #2
 80017be:	4013      	ands	r3, r2
 80017c0:	d1f1      	bne.n	80017a6 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	2204      	movs	r2, #4
 80017c8:	4013      	ands	r3, r2
 80017ca:	d100      	bne.n	80017ce <HAL_RCC_OscConfig+0x29e>
 80017cc:	e0b4      	b.n	8001938 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017ce:	201f      	movs	r0, #31
 80017d0:	183b      	adds	r3, r7, r0
 80017d2:	2200      	movs	r2, #0
 80017d4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017d6:	4b21      	ldr	r3, [pc, #132]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 80017d8:	69da      	ldr	r2, [r3, #28]
 80017da:	2380      	movs	r3, #128	@ 0x80
 80017dc:	055b      	lsls	r3, r3, #21
 80017de:	4013      	ands	r3, r2
 80017e0:	d110      	bne.n	8001804 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017e2:	4b1e      	ldr	r3, [pc, #120]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 80017e4:	69da      	ldr	r2, [r3, #28]
 80017e6:	4b1d      	ldr	r3, [pc, #116]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 80017e8:	2180      	movs	r1, #128	@ 0x80
 80017ea:	0549      	lsls	r1, r1, #21
 80017ec:	430a      	orrs	r2, r1
 80017ee:	61da      	str	r2, [r3, #28]
 80017f0:	4b1a      	ldr	r3, [pc, #104]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 80017f2:	69da      	ldr	r2, [r3, #28]
 80017f4:	2380      	movs	r3, #128	@ 0x80
 80017f6:	055b      	lsls	r3, r3, #21
 80017f8:	4013      	ands	r3, r2
 80017fa:	60fb      	str	r3, [r7, #12]
 80017fc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80017fe:	183b      	adds	r3, r7, r0
 8001800:	2201      	movs	r2, #1
 8001802:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001804:	4b18      	ldr	r3, [pc, #96]	@ (8001868 <HAL_RCC_OscConfig+0x338>)
 8001806:	681a      	ldr	r2, [r3, #0]
 8001808:	2380      	movs	r3, #128	@ 0x80
 800180a:	005b      	lsls	r3, r3, #1
 800180c:	4013      	ands	r3, r2
 800180e:	d11a      	bne.n	8001846 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001810:	4b15      	ldr	r3, [pc, #84]	@ (8001868 <HAL_RCC_OscConfig+0x338>)
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	4b14      	ldr	r3, [pc, #80]	@ (8001868 <HAL_RCC_OscConfig+0x338>)
 8001816:	2180      	movs	r1, #128	@ 0x80
 8001818:	0049      	lsls	r1, r1, #1
 800181a:	430a      	orrs	r2, r1
 800181c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800181e:	f7ff fbb1 	bl	8000f84 <HAL_GetTick>
 8001822:	0003      	movs	r3, r0
 8001824:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001826:	e008      	b.n	800183a <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001828:	f7ff fbac 	bl	8000f84 <HAL_GetTick>
 800182c:	0002      	movs	r2, r0
 800182e:	69bb      	ldr	r3, [r7, #24]
 8001830:	1ad3      	subs	r3, r2, r3
 8001832:	2b64      	cmp	r3, #100	@ 0x64
 8001834:	d901      	bls.n	800183a <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001836:	2303      	movs	r3, #3
 8001838:	e185      	b.n	8001b46 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800183a:	4b0b      	ldr	r3, [pc, #44]	@ (8001868 <HAL_RCC_OscConfig+0x338>)
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	2380      	movs	r3, #128	@ 0x80
 8001840:	005b      	lsls	r3, r3, #1
 8001842:	4013      	ands	r3, r2
 8001844:	d0f0      	beq.n	8001828 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	2b01      	cmp	r3, #1
 800184c:	d10e      	bne.n	800186c <HAL_RCC_OscConfig+0x33c>
 800184e:	4b03      	ldr	r3, [pc, #12]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 8001850:	6a1a      	ldr	r2, [r3, #32]
 8001852:	4b02      	ldr	r3, [pc, #8]	@ (800185c <HAL_RCC_OscConfig+0x32c>)
 8001854:	2101      	movs	r1, #1
 8001856:	430a      	orrs	r2, r1
 8001858:	621a      	str	r2, [r3, #32]
 800185a:	e035      	b.n	80018c8 <HAL_RCC_OscConfig+0x398>
 800185c:	40021000 	.word	0x40021000
 8001860:	fffeffff 	.word	0xfffeffff
 8001864:	fffbffff 	.word	0xfffbffff
 8001868:	40007000 	.word	0x40007000
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d10c      	bne.n	800188e <HAL_RCC_OscConfig+0x35e>
 8001874:	4bb6      	ldr	r3, [pc, #728]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 8001876:	6a1a      	ldr	r2, [r3, #32]
 8001878:	4bb5      	ldr	r3, [pc, #724]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 800187a:	2101      	movs	r1, #1
 800187c:	438a      	bics	r2, r1
 800187e:	621a      	str	r2, [r3, #32]
 8001880:	4bb3      	ldr	r3, [pc, #716]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 8001882:	6a1a      	ldr	r2, [r3, #32]
 8001884:	4bb2      	ldr	r3, [pc, #712]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 8001886:	2104      	movs	r1, #4
 8001888:	438a      	bics	r2, r1
 800188a:	621a      	str	r2, [r3, #32]
 800188c:	e01c      	b.n	80018c8 <HAL_RCC_OscConfig+0x398>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	689b      	ldr	r3, [r3, #8]
 8001892:	2b05      	cmp	r3, #5
 8001894:	d10c      	bne.n	80018b0 <HAL_RCC_OscConfig+0x380>
 8001896:	4bae      	ldr	r3, [pc, #696]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 8001898:	6a1a      	ldr	r2, [r3, #32]
 800189a:	4bad      	ldr	r3, [pc, #692]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 800189c:	2104      	movs	r1, #4
 800189e:	430a      	orrs	r2, r1
 80018a0:	621a      	str	r2, [r3, #32]
 80018a2:	4bab      	ldr	r3, [pc, #684]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 80018a4:	6a1a      	ldr	r2, [r3, #32]
 80018a6:	4baa      	ldr	r3, [pc, #680]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 80018a8:	2101      	movs	r1, #1
 80018aa:	430a      	orrs	r2, r1
 80018ac:	621a      	str	r2, [r3, #32]
 80018ae:	e00b      	b.n	80018c8 <HAL_RCC_OscConfig+0x398>
 80018b0:	4ba7      	ldr	r3, [pc, #668]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 80018b2:	6a1a      	ldr	r2, [r3, #32]
 80018b4:	4ba6      	ldr	r3, [pc, #664]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 80018b6:	2101      	movs	r1, #1
 80018b8:	438a      	bics	r2, r1
 80018ba:	621a      	str	r2, [r3, #32]
 80018bc:	4ba4      	ldr	r3, [pc, #656]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 80018be:	6a1a      	ldr	r2, [r3, #32]
 80018c0:	4ba3      	ldr	r3, [pc, #652]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 80018c2:	2104      	movs	r1, #4
 80018c4:	438a      	bics	r2, r1
 80018c6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d014      	beq.n	80018fa <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018d0:	f7ff fb58 	bl	8000f84 <HAL_GetTick>
 80018d4:	0003      	movs	r3, r0
 80018d6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018d8:	e009      	b.n	80018ee <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018da:	f7ff fb53 	bl	8000f84 <HAL_GetTick>
 80018de:	0002      	movs	r2, r0
 80018e0:	69bb      	ldr	r3, [r7, #24]
 80018e2:	1ad3      	subs	r3, r2, r3
 80018e4:	4a9b      	ldr	r2, [pc, #620]	@ (8001b54 <HAL_RCC_OscConfig+0x624>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d901      	bls.n	80018ee <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80018ea:	2303      	movs	r3, #3
 80018ec:	e12b      	b.n	8001b46 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018ee:	4b98      	ldr	r3, [pc, #608]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 80018f0:	6a1b      	ldr	r3, [r3, #32]
 80018f2:	2202      	movs	r2, #2
 80018f4:	4013      	ands	r3, r2
 80018f6:	d0f0      	beq.n	80018da <HAL_RCC_OscConfig+0x3aa>
 80018f8:	e013      	b.n	8001922 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018fa:	f7ff fb43 	bl	8000f84 <HAL_GetTick>
 80018fe:	0003      	movs	r3, r0
 8001900:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001902:	e009      	b.n	8001918 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001904:	f7ff fb3e 	bl	8000f84 <HAL_GetTick>
 8001908:	0002      	movs	r2, r0
 800190a:	69bb      	ldr	r3, [r7, #24]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	4a91      	ldr	r2, [pc, #580]	@ (8001b54 <HAL_RCC_OscConfig+0x624>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d901      	bls.n	8001918 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001914:	2303      	movs	r3, #3
 8001916:	e116      	b.n	8001b46 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001918:	4b8d      	ldr	r3, [pc, #564]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 800191a:	6a1b      	ldr	r3, [r3, #32]
 800191c:	2202      	movs	r2, #2
 800191e:	4013      	ands	r3, r2
 8001920:	d1f0      	bne.n	8001904 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001922:	231f      	movs	r3, #31
 8001924:	18fb      	adds	r3, r7, r3
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	2b01      	cmp	r3, #1
 800192a:	d105      	bne.n	8001938 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800192c:	4b88      	ldr	r3, [pc, #544]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 800192e:	69da      	ldr	r2, [r3, #28]
 8001930:	4b87      	ldr	r3, [pc, #540]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 8001932:	4989      	ldr	r1, [pc, #548]	@ (8001b58 <HAL_RCC_OscConfig+0x628>)
 8001934:	400a      	ands	r2, r1
 8001936:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	2210      	movs	r2, #16
 800193e:	4013      	ands	r3, r2
 8001940:	d063      	beq.n	8001a0a <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	695b      	ldr	r3, [r3, #20]
 8001946:	2b01      	cmp	r3, #1
 8001948:	d12a      	bne.n	80019a0 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800194a:	4b81      	ldr	r3, [pc, #516]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 800194c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800194e:	4b80      	ldr	r3, [pc, #512]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 8001950:	2104      	movs	r1, #4
 8001952:	430a      	orrs	r2, r1
 8001954:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001956:	4b7e      	ldr	r3, [pc, #504]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 8001958:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800195a:	4b7d      	ldr	r3, [pc, #500]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 800195c:	2101      	movs	r1, #1
 800195e:	430a      	orrs	r2, r1
 8001960:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001962:	f7ff fb0f 	bl	8000f84 <HAL_GetTick>
 8001966:	0003      	movs	r3, r0
 8001968:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800196a:	e008      	b.n	800197e <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800196c:	f7ff fb0a 	bl	8000f84 <HAL_GetTick>
 8001970:	0002      	movs	r2, r0
 8001972:	69bb      	ldr	r3, [r7, #24]
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	2b02      	cmp	r3, #2
 8001978:	d901      	bls.n	800197e <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800197a:	2303      	movs	r3, #3
 800197c:	e0e3      	b.n	8001b46 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800197e:	4b74      	ldr	r3, [pc, #464]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 8001980:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001982:	2202      	movs	r2, #2
 8001984:	4013      	ands	r3, r2
 8001986:	d0f1      	beq.n	800196c <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001988:	4b71      	ldr	r3, [pc, #452]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 800198a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800198c:	22f8      	movs	r2, #248	@ 0xf8
 800198e:	4393      	bics	r3, r2
 8001990:	0019      	movs	r1, r3
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	699b      	ldr	r3, [r3, #24]
 8001996:	00da      	lsls	r2, r3, #3
 8001998:	4b6d      	ldr	r3, [pc, #436]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 800199a:	430a      	orrs	r2, r1
 800199c:	635a      	str	r2, [r3, #52]	@ 0x34
 800199e:	e034      	b.n	8001a0a <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	695b      	ldr	r3, [r3, #20]
 80019a4:	3305      	adds	r3, #5
 80019a6:	d111      	bne.n	80019cc <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80019a8:	4b69      	ldr	r3, [pc, #420]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 80019aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80019ac:	4b68      	ldr	r3, [pc, #416]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 80019ae:	2104      	movs	r1, #4
 80019b0:	438a      	bics	r2, r1
 80019b2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80019b4:	4b66      	ldr	r3, [pc, #408]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 80019b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019b8:	22f8      	movs	r2, #248	@ 0xf8
 80019ba:	4393      	bics	r3, r2
 80019bc:	0019      	movs	r1, r3
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	699b      	ldr	r3, [r3, #24]
 80019c2:	00da      	lsls	r2, r3, #3
 80019c4:	4b62      	ldr	r3, [pc, #392]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 80019c6:	430a      	orrs	r2, r1
 80019c8:	635a      	str	r2, [r3, #52]	@ 0x34
 80019ca:	e01e      	b.n	8001a0a <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80019cc:	4b60      	ldr	r3, [pc, #384]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 80019ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80019d0:	4b5f      	ldr	r3, [pc, #380]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 80019d2:	2104      	movs	r1, #4
 80019d4:	430a      	orrs	r2, r1
 80019d6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80019d8:	4b5d      	ldr	r3, [pc, #372]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 80019da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80019dc:	4b5c      	ldr	r3, [pc, #368]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 80019de:	2101      	movs	r1, #1
 80019e0:	438a      	bics	r2, r1
 80019e2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019e4:	f7ff face 	bl	8000f84 <HAL_GetTick>
 80019e8:	0003      	movs	r3, r0
 80019ea:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80019ec:	e008      	b.n	8001a00 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80019ee:	f7ff fac9 	bl	8000f84 <HAL_GetTick>
 80019f2:	0002      	movs	r2, r0
 80019f4:	69bb      	ldr	r3, [r7, #24]
 80019f6:	1ad3      	subs	r3, r2, r3
 80019f8:	2b02      	cmp	r3, #2
 80019fa:	d901      	bls.n	8001a00 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80019fc:	2303      	movs	r3, #3
 80019fe:	e0a2      	b.n	8001b46 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001a00:	4b53      	ldr	r3, [pc, #332]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 8001a02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a04:	2202      	movs	r2, #2
 8001a06:	4013      	ands	r3, r2
 8001a08:	d1f1      	bne.n	80019ee <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6a1b      	ldr	r3, [r3, #32]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d100      	bne.n	8001a14 <HAL_RCC_OscConfig+0x4e4>
 8001a12:	e097      	b.n	8001b44 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a14:	4b4e      	ldr	r3, [pc, #312]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	220c      	movs	r2, #12
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	2b08      	cmp	r3, #8
 8001a1e:	d100      	bne.n	8001a22 <HAL_RCC_OscConfig+0x4f2>
 8001a20:	e06b      	b.n	8001afa <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6a1b      	ldr	r3, [r3, #32]
 8001a26:	2b02      	cmp	r3, #2
 8001a28:	d14c      	bne.n	8001ac4 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a2a:	4b49      	ldr	r3, [pc, #292]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	4b48      	ldr	r3, [pc, #288]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 8001a30:	494a      	ldr	r1, [pc, #296]	@ (8001b5c <HAL_RCC_OscConfig+0x62c>)
 8001a32:	400a      	ands	r2, r1
 8001a34:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a36:	f7ff faa5 	bl	8000f84 <HAL_GetTick>
 8001a3a:	0003      	movs	r3, r0
 8001a3c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a3e:	e008      	b.n	8001a52 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a40:	f7ff faa0 	bl	8000f84 <HAL_GetTick>
 8001a44:	0002      	movs	r2, r0
 8001a46:	69bb      	ldr	r3, [r7, #24]
 8001a48:	1ad3      	subs	r3, r2, r3
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	d901      	bls.n	8001a52 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	e079      	b.n	8001b46 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a52:	4b3f      	ldr	r3, [pc, #252]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	2380      	movs	r3, #128	@ 0x80
 8001a58:	049b      	lsls	r3, r3, #18
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	d1f0      	bne.n	8001a40 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a5e:	4b3c      	ldr	r3, [pc, #240]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 8001a60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a62:	220f      	movs	r2, #15
 8001a64:	4393      	bics	r3, r2
 8001a66:	0019      	movs	r1, r3
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a6c:	4b38      	ldr	r3, [pc, #224]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 8001a6e:	430a      	orrs	r2, r1
 8001a70:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001a72:	4b37      	ldr	r3, [pc, #220]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	4a3a      	ldr	r2, [pc, #232]	@ (8001b60 <HAL_RCC_OscConfig+0x630>)
 8001a78:	4013      	ands	r3, r2
 8001a7a:	0019      	movs	r1, r3
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a84:	431a      	orrs	r2, r3
 8001a86:	4b32      	ldr	r3, [pc, #200]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 8001a88:	430a      	orrs	r2, r1
 8001a8a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a8c:	4b30      	ldr	r3, [pc, #192]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	4b2f      	ldr	r3, [pc, #188]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 8001a92:	2180      	movs	r1, #128	@ 0x80
 8001a94:	0449      	lsls	r1, r1, #17
 8001a96:	430a      	orrs	r2, r1
 8001a98:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a9a:	f7ff fa73 	bl	8000f84 <HAL_GetTick>
 8001a9e:	0003      	movs	r3, r0
 8001aa0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001aa2:	e008      	b.n	8001ab6 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001aa4:	f7ff fa6e 	bl	8000f84 <HAL_GetTick>
 8001aa8:	0002      	movs	r2, r0
 8001aaa:	69bb      	ldr	r3, [r7, #24]
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	2b02      	cmp	r3, #2
 8001ab0:	d901      	bls.n	8001ab6 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	e047      	b.n	8001b46 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ab6:	4b26      	ldr	r3, [pc, #152]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 8001ab8:	681a      	ldr	r2, [r3, #0]
 8001aba:	2380      	movs	r3, #128	@ 0x80
 8001abc:	049b      	lsls	r3, r3, #18
 8001abe:	4013      	ands	r3, r2
 8001ac0:	d0f0      	beq.n	8001aa4 <HAL_RCC_OscConfig+0x574>
 8001ac2:	e03f      	b.n	8001b44 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ac4:	4b22      	ldr	r3, [pc, #136]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 8001ac6:	681a      	ldr	r2, [r3, #0]
 8001ac8:	4b21      	ldr	r3, [pc, #132]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 8001aca:	4924      	ldr	r1, [pc, #144]	@ (8001b5c <HAL_RCC_OscConfig+0x62c>)
 8001acc:	400a      	ands	r2, r1
 8001ace:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ad0:	f7ff fa58 	bl	8000f84 <HAL_GetTick>
 8001ad4:	0003      	movs	r3, r0
 8001ad6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ad8:	e008      	b.n	8001aec <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ada:	f7ff fa53 	bl	8000f84 <HAL_GetTick>
 8001ade:	0002      	movs	r2, r0
 8001ae0:	69bb      	ldr	r3, [r7, #24]
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	2b02      	cmp	r3, #2
 8001ae6:	d901      	bls.n	8001aec <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	e02c      	b.n	8001b46 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001aec:	4b18      	ldr	r3, [pc, #96]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	2380      	movs	r3, #128	@ 0x80
 8001af2:	049b      	lsls	r3, r3, #18
 8001af4:	4013      	ands	r3, r2
 8001af6:	d1f0      	bne.n	8001ada <HAL_RCC_OscConfig+0x5aa>
 8001af8:	e024      	b.n	8001b44 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6a1b      	ldr	r3, [r3, #32]
 8001afe:	2b01      	cmp	r3, #1
 8001b00:	d101      	bne.n	8001b06 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001b02:	2301      	movs	r3, #1
 8001b04:	e01f      	b.n	8001b46 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001b06:	4b12      	ldr	r3, [pc, #72]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001b0c:	4b10      	ldr	r3, [pc, #64]	@ (8001b50 <HAL_RCC_OscConfig+0x620>)
 8001b0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b10:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b12:	697a      	ldr	r2, [r7, #20]
 8001b14:	2380      	movs	r3, #128	@ 0x80
 8001b16:	025b      	lsls	r3, r3, #9
 8001b18:	401a      	ands	r2, r3
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b1e:	429a      	cmp	r2, r3
 8001b20:	d10e      	bne.n	8001b40 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	220f      	movs	r2, #15
 8001b26:	401a      	ands	r2, r3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d107      	bne.n	8001b40 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001b30:	697a      	ldr	r2, [r7, #20]
 8001b32:	23f0      	movs	r3, #240	@ 0xf0
 8001b34:	039b      	lsls	r3, r3, #14
 8001b36:	401a      	ands	r2, r3
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d001      	beq.n	8001b44 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e000      	b.n	8001b46 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001b44:	2300      	movs	r3, #0
}
 8001b46:	0018      	movs	r0, r3
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	b008      	add	sp, #32
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	46c0      	nop			@ (mov r8, r8)
 8001b50:	40021000 	.word	0x40021000
 8001b54:	00001388 	.word	0x00001388
 8001b58:	efffffff 	.word	0xefffffff
 8001b5c:	feffffff 	.word	0xfeffffff
 8001b60:	ffc2ffff 	.word	0xffc2ffff

08001b64 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b084      	sub	sp, #16
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
 8001b6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d101      	bne.n	8001b78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b74:	2301      	movs	r3, #1
 8001b76:	e0b3      	b.n	8001ce0 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b78:	4b5b      	ldr	r3, [pc, #364]	@ (8001ce8 <HAL_RCC_ClockConfig+0x184>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	4013      	ands	r3, r2
 8001b80:	683a      	ldr	r2, [r7, #0]
 8001b82:	429a      	cmp	r2, r3
 8001b84:	d911      	bls.n	8001baa <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b86:	4b58      	ldr	r3, [pc, #352]	@ (8001ce8 <HAL_RCC_ClockConfig+0x184>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	4393      	bics	r3, r2
 8001b8e:	0019      	movs	r1, r3
 8001b90:	4b55      	ldr	r3, [pc, #340]	@ (8001ce8 <HAL_RCC_ClockConfig+0x184>)
 8001b92:	683a      	ldr	r2, [r7, #0]
 8001b94:	430a      	orrs	r2, r1
 8001b96:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b98:	4b53      	ldr	r3, [pc, #332]	@ (8001ce8 <HAL_RCC_ClockConfig+0x184>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	683a      	ldr	r2, [r7, #0]
 8001ba2:	429a      	cmp	r2, r3
 8001ba4:	d001      	beq.n	8001baa <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e09a      	b.n	8001ce0 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	2202      	movs	r2, #2
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	d015      	beq.n	8001be0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	2204      	movs	r2, #4
 8001bba:	4013      	ands	r3, r2
 8001bbc:	d006      	beq.n	8001bcc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001bbe:	4b4b      	ldr	r3, [pc, #300]	@ (8001cec <HAL_RCC_ClockConfig+0x188>)
 8001bc0:	685a      	ldr	r2, [r3, #4]
 8001bc2:	4b4a      	ldr	r3, [pc, #296]	@ (8001cec <HAL_RCC_ClockConfig+0x188>)
 8001bc4:	21e0      	movs	r1, #224	@ 0xe0
 8001bc6:	00c9      	lsls	r1, r1, #3
 8001bc8:	430a      	orrs	r2, r1
 8001bca:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bcc:	4b47      	ldr	r3, [pc, #284]	@ (8001cec <HAL_RCC_ClockConfig+0x188>)
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	22f0      	movs	r2, #240	@ 0xf0
 8001bd2:	4393      	bics	r3, r2
 8001bd4:	0019      	movs	r1, r3
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	689a      	ldr	r2, [r3, #8]
 8001bda:	4b44      	ldr	r3, [pc, #272]	@ (8001cec <HAL_RCC_ClockConfig+0x188>)
 8001bdc:	430a      	orrs	r2, r1
 8001bde:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	2201      	movs	r2, #1
 8001be6:	4013      	ands	r3, r2
 8001be8:	d040      	beq.n	8001c6c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	2b01      	cmp	r3, #1
 8001bf0:	d107      	bne.n	8001c02 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bf2:	4b3e      	ldr	r3, [pc, #248]	@ (8001cec <HAL_RCC_ClockConfig+0x188>)
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	2380      	movs	r3, #128	@ 0x80
 8001bf8:	029b      	lsls	r3, r3, #10
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	d114      	bne.n	8001c28 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e06e      	b.n	8001ce0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	2b02      	cmp	r3, #2
 8001c08:	d107      	bne.n	8001c1a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c0a:	4b38      	ldr	r3, [pc, #224]	@ (8001cec <HAL_RCC_ClockConfig+0x188>)
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	2380      	movs	r3, #128	@ 0x80
 8001c10:	049b      	lsls	r3, r3, #18
 8001c12:	4013      	ands	r3, r2
 8001c14:	d108      	bne.n	8001c28 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001c16:	2301      	movs	r3, #1
 8001c18:	e062      	b.n	8001ce0 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c1a:	4b34      	ldr	r3, [pc, #208]	@ (8001cec <HAL_RCC_ClockConfig+0x188>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	2202      	movs	r2, #2
 8001c20:	4013      	ands	r3, r2
 8001c22:	d101      	bne.n	8001c28 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001c24:	2301      	movs	r3, #1
 8001c26:	e05b      	b.n	8001ce0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c28:	4b30      	ldr	r3, [pc, #192]	@ (8001cec <HAL_RCC_ClockConfig+0x188>)
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	2203      	movs	r2, #3
 8001c2e:	4393      	bics	r3, r2
 8001c30:	0019      	movs	r1, r3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	685a      	ldr	r2, [r3, #4]
 8001c36:	4b2d      	ldr	r3, [pc, #180]	@ (8001cec <HAL_RCC_ClockConfig+0x188>)
 8001c38:	430a      	orrs	r2, r1
 8001c3a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c3c:	f7ff f9a2 	bl	8000f84 <HAL_GetTick>
 8001c40:	0003      	movs	r3, r0
 8001c42:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c44:	e009      	b.n	8001c5a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c46:	f7ff f99d 	bl	8000f84 <HAL_GetTick>
 8001c4a:	0002      	movs	r2, r0
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	1ad3      	subs	r3, r2, r3
 8001c50:	4a27      	ldr	r2, [pc, #156]	@ (8001cf0 <HAL_RCC_ClockConfig+0x18c>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d901      	bls.n	8001c5a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001c56:	2303      	movs	r3, #3
 8001c58:	e042      	b.n	8001ce0 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c5a:	4b24      	ldr	r3, [pc, #144]	@ (8001cec <HAL_RCC_ClockConfig+0x188>)
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	220c      	movs	r2, #12
 8001c60:	401a      	ands	r2, r3
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	009b      	lsls	r3, r3, #2
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	d1ec      	bne.n	8001c46 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c6c:	4b1e      	ldr	r3, [pc, #120]	@ (8001ce8 <HAL_RCC_ClockConfig+0x184>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2201      	movs	r2, #1
 8001c72:	4013      	ands	r3, r2
 8001c74:	683a      	ldr	r2, [r7, #0]
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d211      	bcs.n	8001c9e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c7a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ce8 <HAL_RCC_ClockConfig+0x184>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	2201      	movs	r2, #1
 8001c80:	4393      	bics	r3, r2
 8001c82:	0019      	movs	r1, r3
 8001c84:	4b18      	ldr	r3, [pc, #96]	@ (8001ce8 <HAL_RCC_ClockConfig+0x184>)
 8001c86:	683a      	ldr	r2, [r7, #0]
 8001c88:	430a      	orrs	r2, r1
 8001c8a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c8c:	4b16      	ldr	r3, [pc, #88]	@ (8001ce8 <HAL_RCC_ClockConfig+0x184>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2201      	movs	r2, #1
 8001c92:	4013      	ands	r3, r2
 8001c94:	683a      	ldr	r2, [r7, #0]
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d001      	beq.n	8001c9e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e020      	b.n	8001ce0 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	2204      	movs	r2, #4
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	d009      	beq.n	8001cbc <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001ca8:	4b10      	ldr	r3, [pc, #64]	@ (8001cec <HAL_RCC_ClockConfig+0x188>)
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	4a11      	ldr	r2, [pc, #68]	@ (8001cf4 <HAL_RCC_ClockConfig+0x190>)
 8001cae:	4013      	ands	r3, r2
 8001cb0:	0019      	movs	r1, r3
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	68da      	ldr	r2, [r3, #12]
 8001cb6:	4b0d      	ldr	r3, [pc, #52]	@ (8001cec <HAL_RCC_ClockConfig+0x188>)
 8001cb8:	430a      	orrs	r2, r1
 8001cba:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001cbc:	f000 f820 	bl	8001d00 <HAL_RCC_GetSysClockFreq>
 8001cc0:	0001      	movs	r1, r0
 8001cc2:	4b0a      	ldr	r3, [pc, #40]	@ (8001cec <HAL_RCC_ClockConfig+0x188>)
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	091b      	lsrs	r3, r3, #4
 8001cc8:	220f      	movs	r2, #15
 8001cca:	4013      	ands	r3, r2
 8001ccc:	4a0a      	ldr	r2, [pc, #40]	@ (8001cf8 <HAL_RCC_ClockConfig+0x194>)
 8001cce:	5cd3      	ldrb	r3, [r2, r3]
 8001cd0:	000a      	movs	r2, r1
 8001cd2:	40da      	lsrs	r2, r3
 8001cd4:	4b09      	ldr	r3, [pc, #36]	@ (8001cfc <HAL_RCC_ClockConfig+0x198>)
 8001cd6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001cd8:	2003      	movs	r0, #3
 8001cda:	f7ff f90d 	bl	8000ef8 <HAL_InitTick>
  
  return HAL_OK;
 8001cde:	2300      	movs	r3, #0
}
 8001ce0:	0018      	movs	r0, r3
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	b004      	add	sp, #16
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	40022000 	.word	0x40022000
 8001cec:	40021000 	.word	0x40021000
 8001cf0:	00001388 	.word	0x00001388
 8001cf4:	fffff8ff 	.word	0xfffff8ff
 8001cf8:	08003f8c 	.word	0x08003f8c
 8001cfc:	20000000 	.word	0x20000000

08001d00 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b086      	sub	sp, #24
 8001d04:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d06:	2300      	movs	r3, #0
 8001d08:	60fb      	str	r3, [r7, #12]
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	60bb      	str	r3, [r7, #8]
 8001d0e:	2300      	movs	r3, #0
 8001d10:	617b      	str	r3, [r7, #20]
 8001d12:	2300      	movs	r3, #0
 8001d14:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001d16:	2300      	movs	r3, #0
 8001d18:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001d1a:	4b20      	ldr	r3, [pc, #128]	@ (8001d9c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	220c      	movs	r2, #12
 8001d24:	4013      	ands	r3, r2
 8001d26:	2b04      	cmp	r3, #4
 8001d28:	d002      	beq.n	8001d30 <HAL_RCC_GetSysClockFreq+0x30>
 8001d2a:	2b08      	cmp	r3, #8
 8001d2c:	d003      	beq.n	8001d36 <HAL_RCC_GetSysClockFreq+0x36>
 8001d2e:	e02c      	b.n	8001d8a <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d30:	4b1b      	ldr	r3, [pc, #108]	@ (8001da0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001d32:	613b      	str	r3, [r7, #16]
      break;
 8001d34:	e02c      	b.n	8001d90 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	0c9b      	lsrs	r3, r3, #18
 8001d3a:	220f      	movs	r2, #15
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	4a19      	ldr	r2, [pc, #100]	@ (8001da4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001d40:	5cd3      	ldrb	r3, [r2, r3]
 8001d42:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001d44:	4b15      	ldr	r3, [pc, #84]	@ (8001d9c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001d46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d48:	220f      	movs	r2, #15
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	4a16      	ldr	r2, [pc, #88]	@ (8001da8 <HAL_RCC_GetSysClockFreq+0xa8>)
 8001d4e:	5cd3      	ldrb	r3, [r2, r3]
 8001d50:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001d52:	68fa      	ldr	r2, [r7, #12]
 8001d54:	2380      	movs	r3, #128	@ 0x80
 8001d56:	025b      	lsls	r3, r3, #9
 8001d58:	4013      	ands	r3, r2
 8001d5a:	d009      	beq.n	8001d70 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001d5c:	68b9      	ldr	r1, [r7, #8]
 8001d5e:	4810      	ldr	r0, [pc, #64]	@ (8001da0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001d60:	f7fe f9dc 	bl	800011c <__udivsi3>
 8001d64:	0003      	movs	r3, r0
 8001d66:	001a      	movs	r2, r3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	4353      	muls	r3, r2
 8001d6c:	617b      	str	r3, [r7, #20]
 8001d6e:	e009      	b.n	8001d84 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001d70:	6879      	ldr	r1, [r7, #4]
 8001d72:	000a      	movs	r2, r1
 8001d74:	0152      	lsls	r2, r2, #5
 8001d76:	1a52      	subs	r2, r2, r1
 8001d78:	0193      	lsls	r3, r2, #6
 8001d7a:	1a9b      	subs	r3, r3, r2
 8001d7c:	00db      	lsls	r3, r3, #3
 8001d7e:	185b      	adds	r3, r3, r1
 8001d80:	021b      	lsls	r3, r3, #8
 8001d82:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	613b      	str	r3, [r7, #16]
      break;
 8001d88:	e002      	b.n	8001d90 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001d8a:	4b05      	ldr	r3, [pc, #20]	@ (8001da0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001d8c:	613b      	str	r3, [r7, #16]
      break;
 8001d8e:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001d90:	693b      	ldr	r3, [r7, #16]
}
 8001d92:	0018      	movs	r0, r3
 8001d94:	46bd      	mov	sp, r7
 8001d96:	b006      	add	sp, #24
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	46c0      	nop			@ (mov r8, r8)
 8001d9c:	40021000 	.word	0x40021000
 8001da0:	007a1200 	.word	0x007a1200
 8001da4:	08003fa4 	.word	0x08003fa4
 8001da8:	08003fb4 	.word	0x08003fb4

08001dac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001db0:	4b02      	ldr	r3, [pc, #8]	@ (8001dbc <HAL_RCC_GetHCLKFreq+0x10>)
 8001db2:	681b      	ldr	r3, [r3, #0]
}
 8001db4:	0018      	movs	r0, r3
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	46c0      	nop			@ (mov r8, r8)
 8001dbc:	20000000 	.word	0x20000000

08001dc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001dc4:	f7ff fff2 	bl	8001dac <HAL_RCC_GetHCLKFreq>
 8001dc8:	0001      	movs	r1, r0
 8001dca:	4b06      	ldr	r3, [pc, #24]	@ (8001de4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	0a1b      	lsrs	r3, r3, #8
 8001dd0:	2207      	movs	r2, #7
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	4a04      	ldr	r2, [pc, #16]	@ (8001de8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001dd6:	5cd3      	ldrb	r3, [r2, r3]
 8001dd8:	40d9      	lsrs	r1, r3
 8001dda:	000b      	movs	r3, r1
}    
 8001ddc:	0018      	movs	r0, r3
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	46c0      	nop			@ (mov r8, r8)
 8001de4:	40021000 	.word	0x40021000
 8001de8:	08003f9c 	.word	0x08003f9c

08001dec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d101      	bne.n	8001dfe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e044      	b.n	8001e88 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d107      	bne.n	8001e16 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2278      	movs	r2, #120	@ 0x78
 8001e0a:	2100      	movs	r1, #0
 8001e0c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	0018      	movs	r0, r3
 8001e12:	f7fe fef5 	bl	8000c00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2224      	movs	r2, #36	@ 0x24
 8001e1a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	681a      	ldr	r2, [r3, #0]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	2101      	movs	r1, #1
 8001e28:	438a      	bics	r2, r1
 8001e2a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d003      	beq.n	8001e3c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	0018      	movs	r0, r3
 8001e38:	f000 fddc 	bl	80029f4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	0018      	movs	r0, r3
 8001e40:	f000 fc98 	bl	8002774 <UART_SetConfig>
 8001e44:	0003      	movs	r3, r0
 8001e46:	2b01      	cmp	r3, #1
 8001e48:	d101      	bne.n	8001e4e <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e01c      	b.n	8001e88 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	685a      	ldr	r2, [r3, #4]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	490d      	ldr	r1, [pc, #52]	@ (8001e90 <HAL_UART_Init+0xa4>)
 8001e5a:	400a      	ands	r2, r1
 8001e5c:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	689a      	ldr	r2, [r3, #8]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	212a      	movs	r1, #42	@ 0x2a
 8001e6a:	438a      	bics	r2, r1
 8001e6c:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2101      	movs	r1, #1
 8001e7a:	430a      	orrs	r2, r1
 8001e7c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	0018      	movs	r0, r3
 8001e82:	f000 fe6b 	bl	8002b5c <UART_CheckIdleState>
 8001e86:	0003      	movs	r3, r0
}
 8001e88:	0018      	movs	r0, r3
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	b002      	add	sp, #8
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	ffffb7ff 	.word	0xffffb7ff

08001e94 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b08a      	sub	sp, #40	@ 0x28
 8001e98:	af02      	add	r7, sp, #8
 8001e9a:	60f8      	str	r0, [r7, #12]
 8001e9c:	60b9      	str	r1, [r7, #8]
 8001e9e:	603b      	str	r3, [r7, #0]
 8001ea0:	1dbb      	adds	r3, r7, #6
 8001ea2:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001ea8:	2b20      	cmp	r3, #32
 8001eaa:	d000      	beq.n	8001eae <HAL_UART_Transmit+0x1a>
 8001eac:	e08c      	b.n	8001fc8 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8001eae:	68bb      	ldr	r3, [r7, #8]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d003      	beq.n	8001ebc <HAL_UART_Transmit+0x28>
 8001eb4:	1dbb      	adds	r3, r7, #6
 8001eb6:	881b      	ldrh	r3, [r3, #0]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d101      	bne.n	8001ec0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e084      	b.n	8001fca <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	689a      	ldr	r2, [r3, #8]
 8001ec4:	2380      	movs	r3, #128	@ 0x80
 8001ec6:	015b      	lsls	r3, r3, #5
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d109      	bne.n	8001ee0 <HAL_UART_Transmit+0x4c>
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	691b      	ldr	r3, [r3, #16]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d105      	bne.n	8001ee0 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	4013      	ands	r3, r2
 8001eda:	d001      	beq.n	8001ee0 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8001edc:	2301      	movs	r3, #1
 8001ede:	e074      	b.n	8001fca <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	2284      	movs	r2, #132	@ 0x84
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	2221      	movs	r2, #33	@ 0x21
 8001eec:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001eee:	f7ff f849 	bl	8000f84 <HAL_GetTick>
 8001ef2:	0003      	movs	r3, r0
 8001ef4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	1dba      	adds	r2, r7, #6
 8001efa:	2150      	movs	r1, #80	@ 0x50
 8001efc:	8812      	ldrh	r2, [r2, #0]
 8001efe:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	1dba      	adds	r2, r7, #6
 8001f04:	2152      	movs	r1, #82	@ 0x52
 8001f06:	8812      	ldrh	r2, [r2, #0]
 8001f08:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	689a      	ldr	r2, [r3, #8]
 8001f0e:	2380      	movs	r3, #128	@ 0x80
 8001f10:	015b      	lsls	r3, r3, #5
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d108      	bne.n	8001f28 <HAL_UART_Transmit+0x94>
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	691b      	ldr	r3, [r3, #16]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d104      	bne.n	8001f28 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001f22:	68bb      	ldr	r3, [r7, #8]
 8001f24:	61bb      	str	r3, [r7, #24]
 8001f26:	e003      	b.n	8001f30 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8001f28:	68bb      	ldr	r3, [r7, #8]
 8001f2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001f30:	e02f      	b.n	8001f92 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f32:	697a      	ldr	r2, [r7, #20]
 8001f34:	68f8      	ldr	r0, [r7, #12]
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	9300      	str	r3, [sp, #0]
 8001f3a:	0013      	movs	r3, r2
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	2180      	movs	r1, #128	@ 0x80
 8001f40:	f000 feb4 	bl	8002cac <UART_WaitOnFlagUntilTimeout>
 8001f44:	1e03      	subs	r3, r0, #0
 8001f46:	d004      	beq.n	8001f52 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	2220      	movs	r2, #32
 8001f4c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e03b      	b.n	8001fca <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8001f52:	69fb      	ldr	r3, [r7, #28]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d10b      	bne.n	8001f70 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001f58:	69bb      	ldr	r3, [r7, #24]
 8001f5a:	881a      	ldrh	r2, [r3, #0]
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	05d2      	lsls	r2, r2, #23
 8001f62:	0dd2      	lsrs	r2, r2, #23
 8001f64:	b292      	uxth	r2, r2
 8001f66:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8001f68:	69bb      	ldr	r3, [r7, #24]
 8001f6a:	3302      	adds	r3, #2
 8001f6c:	61bb      	str	r3, [r7, #24]
 8001f6e:	e007      	b.n	8001f80 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	781a      	ldrb	r2, [r3, #0]
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8001f7a:	69fb      	ldr	r3, [r7, #28]
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	2252      	movs	r2, #82	@ 0x52
 8001f84:	5a9b      	ldrh	r3, [r3, r2]
 8001f86:	b29b      	uxth	r3, r3
 8001f88:	3b01      	subs	r3, #1
 8001f8a:	b299      	uxth	r1, r3
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	2252      	movs	r2, #82	@ 0x52
 8001f90:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2252      	movs	r2, #82	@ 0x52
 8001f96:	5a9b      	ldrh	r3, [r3, r2]
 8001f98:	b29b      	uxth	r3, r3
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d1c9      	bne.n	8001f32 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001f9e:	697a      	ldr	r2, [r7, #20]
 8001fa0:	68f8      	ldr	r0, [r7, #12]
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	9300      	str	r3, [sp, #0]
 8001fa6:	0013      	movs	r3, r2
 8001fa8:	2200      	movs	r2, #0
 8001faa:	2140      	movs	r1, #64	@ 0x40
 8001fac:	f000 fe7e 	bl	8002cac <UART_WaitOnFlagUntilTimeout>
 8001fb0:	1e03      	subs	r3, r0, #0
 8001fb2:	d004      	beq.n	8001fbe <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	2220      	movs	r2, #32
 8001fb8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e005      	b.n	8001fca <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	2220      	movs	r2, #32
 8001fc2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	e000      	b.n	8001fca <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8001fc8:	2302      	movs	r3, #2
  }
}
 8001fca:	0018      	movs	r0, r3
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	b008      	add	sp, #32
 8001fd0:	bd80      	pop	{r7, pc}
	...

08001fd4 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b08a      	sub	sp, #40	@ 0x28
 8001fd8:	af02      	add	r7, sp, #8
 8001fda:	60f8      	str	r0, [r7, #12]
 8001fdc:	60b9      	str	r1, [r7, #8]
 8001fde:	603b      	str	r3, [r7, #0]
 8001fe0:	1dbb      	adds	r3, r7, #6
 8001fe2:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	2280      	movs	r2, #128	@ 0x80
 8001fe8:	589b      	ldr	r3, [r3, r2]
 8001fea:	2b20      	cmp	r3, #32
 8001fec:	d000      	beq.n	8001ff0 <HAL_UART_Receive+0x1c>
 8001fee:	e0bd      	b.n	800216c <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d003      	beq.n	8001ffe <HAL_UART_Receive+0x2a>
 8001ff6:	1dbb      	adds	r3, r7, #6
 8001ff8:	881b      	ldrh	r3, [r3, #0]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d101      	bne.n	8002002 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e0b5      	b.n	800216e <HAL_UART_Receive+0x19a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	689a      	ldr	r2, [r3, #8]
 8002006:	2380      	movs	r3, #128	@ 0x80
 8002008:	015b      	lsls	r3, r3, #5
 800200a:	429a      	cmp	r2, r3
 800200c:	d109      	bne.n	8002022 <HAL_UART_Receive+0x4e>
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	691b      	ldr	r3, [r3, #16]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d105      	bne.n	8002022 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002016:	68bb      	ldr	r3, [r7, #8]
 8002018:	2201      	movs	r2, #1
 800201a:	4013      	ands	r3, r2
 800201c:	d001      	beq.n	8002022 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	e0a5      	b.n	800216e <HAL_UART_Receive+0x19a>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	2284      	movs	r2, #132	@ 0x84
 8002026:	2100      	movs	r1, #0
 8002028:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	2280      	movs	r2, #128	@ 0x80
 800202e:	2122      	movs	r1, #34	@ 0x22
 8002030:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	2200      	movs	r2, #0
 8002036:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002038:	f7fe ffa4 	bl	8000f84 <HAL_GetTick>
 800203c:	0003      	movs	r3, r0
 800203e:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	1dba      	adds	r2, r7, #6
 8002044:	2158      	movs	r1, #88	@ 0x58
 8002046:	8812      	ldrh	r2, [r2, #0]
 8002048:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	1dba      	adds	r2, r7, #6
 800204e:	215a      	movs	r1, #90	@ 0x5a
 8002050:	8812      	ldrh	r2, [r2, #0]
 8002052:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	689a      	ldr	r2, [r3, #8]
 8002058:	2380      	movs	r3, #128	@ 0x80
 800205a:	015b      	lsls	r3, r3, #5
 800205c:	429a      	cmp	r2, r3
 800205e:	d10d      	bne.n	800207c <HAL_UART_Receive+0xa8>
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	691b      	ldr	r3, [r3, #16]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d104      	bne.n	8002072 <HAL_UART_Receive+0x9e>
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	225c      	movs	r2, #92	@ 0x5c
 800206c:	4942      	ldr	r1, [pc, #264]	@ (8002178 <HAL_UART_Receive+0x1a4>)
 800206e:	5299      	strh	r1, [r3, r2]
 8002070:	e01a      	b.n	80020a8 <HAL_UART_Receive+0xd4>
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	225c      	movs	r2, #92	@ 0x5c
 8002076:	21ff      	movs	r1, #255	@ 0xff
 8002078:	5299      	strh	r1, [r3, r2]
 800207a:	e015      	b.n	80020a8 <HAL_UART_Receive+0xd4>
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d10d      	bne.n	80020a0 <HAL_UART_Receive+0xcc>
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	691b      	ldr	r3, [r3, #16]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d104      	bne.n	8002096 <HAL_UART_Receive+0xc2>
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	225c      	movs	r2, #92	@ 0x5c
 8002090:	21ff      	movs	r1, #255	@ 0xff
 8002092:	5299      	strh	r1, [r3, r2]
 8002094:	e008      	b.n	80020a8 <HAL_UART_Receive+0xd4>
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	225c      	movs	r2, #92	@ 0x5c
 800209a:	217f      	movs	r1, #127	@ 0x7f
 800209c:	5299      	strh	r1, [r3, r2]
 800209e:	e003      	b.n	80020a8 <HAL_UART_Receive+0xd4>
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	225c      	movs	r2, #92	@ 0x5c
 80020a4:	2100      	movs	r1, #0
 80020a6:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 80020a8:	2312      	movs	r3, #18
 80020aa:	18fb      	adds	r3, r7, r3
 80020ac:	68fa      	ldr	r2, [r7, #12]
 80020ae:	215c      	movs	r1, #92	@ 0x5c
 80020b0:	5a52      	ldrh	r2, [r2, r1]
 80020b2:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	689a      	ldr	r2, [r3, #8]
 80020b8:	2380      	movs	r3, #128	@ 0x80
 80020ba:	015b      	lsls	r3, r3, #5
 80020bc:	429a      	cmp	r2, r3
 80020be:	d108      	bne.n	80020d2 <HAL_UART_Receive+0xfe>
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	691b      	ldr	r3, [r3, #16]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d104      	bne.n	80020d2 <HAL_UART_Receive+0xfe>
    {
      pdata8bits  = NULL;
 80020c8:	2300      	movs	r3, #0
 80020ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	61bb      	str	r3, [r7, #24]
 80020d0:	e003      	b.n	80020da <HAL_UART_Receive+0x106>
    }
    else
    {
      pdata8bits  = pData;
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80020d6:	2300      	movs	r3, #0
 80020d8:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80020da:	e03b      	b.n	8002154 <HAL_UART_Receive+0x180>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80020dc:	697a      	ldr	r2, [r7, #20]
 80020de:	68f8      	ldr	r0, [r7, #12]
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	9300      	str	r3, [sp, #0]
 80020e4:	0013      	movs	r3, r2
 80020e6:	2200      	movs	r2, #0
 80020e8:	2120      	movs	r1, #32
 80020ea:	f000 fddf 	bl	8002cac <UART_WaitOnFlagUntilTimeout>
 80020ee:	1e03      	subs	r3, r0, #0
 80020f0:	d005      	beq.n	80020fe <HAL_UART_Receive+0x12a>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	2280      	movs	r2, #128	@ 0x80
 80020f6:	2120      	movs	r1, #32
 80020f8:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 80020fa:	2303      	movs	r3, #3
 80020fc:	e037      	b.n	800216e <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d10e      	bne.n	8002122 <HAL_UART_Receive+0x14e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800210a:	b29b      	uxth	r3, r3
 800210c:	2212      	movs	r2, #18
 800210e:	18ba      	adds	r2, r7, r2
 8002110:	8812      	ldrh	r2, [r2, #0]
 8002112:	4013      	ands	r3, r2
 8002114:	b29a      	uxth	r2, r3
 8002116:	69bb      	ldr	r3, [r7, #24]
 8002118:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800211a:	69bb      	ldr	r3, [r7, #24]
 800211c:	3302      	adds	r3, #2
 800211e:	61bb      	str	r3, [r7, #24]
 8002120:	e00f      	b.n	8002142 <HAL_UART_Receive+0x16e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002128:	b29b      	uxth	r3, r3
 800212a:	b2db      	uxtb	r3, r3
 800212c:	2212      	movs	r2, #18
 800212e:	18ba      	adds	r2, r7, r2
 8002130:	8812      	ldrh	r2, [r2, #0]
 8002132:	b2d2      	uxtb	r2, r2
 8002134:	4013      	ands	r3, r2
 8002136:	b2da      	uxtb	r2, r3
 8002138:	69fb      	ldr	r3, [r7, #28]
 800213a:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800213c:	69fb      	ldr	r3, [r7, #28]
 800213e:	3301      	adds	r3, #1
 8002140:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	225a      	movs	r2, #90	@ 0x5a
 8002146:	5a9b      	ldrh	r3, [r3, r2]
 8002148:	b29b      	uxth	r3, r3
 800214a:	3b01      	subs	r3, #1
 800214c:	b299      	uxth	r1, r3
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	225a      	movs	r2, #90	@ 0x5a
 8002152:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	225a      	movs	r2, #90	@ 0x5a
 8002158:	5a9b      	ldrh	r3, [r3, r2]
 800215a:	b29b      	uxth	r3, r3
 800215c:	2b00      	cmp	r3, #0
 800215e:	d1bd      	bne.n	80020dc <HAL_UART_Receive+0x108>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	2280      	movs	r2, #128	@ 0x80
 8002164:	2120      	movs	r1, #32
 8002166:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002168:	2300      	movs	r3, #0
 800216a:	e000      	b.n	800216e <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 800216c:	2302      	movs	r3, #2
  }
}
 800216e:	0018      	movs	r0, r3
 8002170:	46bd      	mov	sp, r7
 8002172:	b008      	add	sp, #32
 8002174:	bd80      	pop	{r7, pc}
 8002176:	46c0      	nop			@ (mov r8, r8)
 8002178:	000001ff 	.word	0x000001ff

0800217c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800217c:	b590      	push	{r4, r7, lr}
 800217e:	b0ab      	sub	sp, #172	@ 0xac
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	69db      	ldr	r3, [r3, #28]
 800218a:	22a4      	movs	r2, #164	@ 0xa4
 800218c:	18b9      	adds	r1, r7, r2
 800218e:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	20a0      	movs	r0, #160	@ 0xa0
 8002198:	1839      	adds	r1, r7, r0
 800219a:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	219c      	movs	r1, #156	@ 0x9c
 80021a4:	1879      	adds	r1, r7, r1
 80021a6:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80021a8:	0011      	movs	r1, r2
 80021aa:	18bb      	adds	r3, r7, r2
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a99      	ldr	r2, [pc, #612]	@ (8002414 <HAL_UART_IRQHandler+0x298>)
 80021b0:	4013      	ands	r3, r2
 80021b2:	2298      	movs	r2, #152	@ 0x98
 80021b4:	18bc      	adds	r4, r7, r2
 80021b6:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80021b8:	18bb      	adds	r3, r7, r2
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d114      	bne.n	80021ea <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80021c0:	187b      	adds	r3, r7, r1
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	2220      	movs	r2, #32
 80021c6:	4013      	ands	r3, r2
 80021c8:	d00f      	beq.n	80021ea <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80021ca:	183b      	adds	r3, r7, r0
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	2220      	movs	r2, #32
 80021d0:	4013      	ands	r3, r2
 80021d2:	d00a      	beq.n	80021ea <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d100      	bne.n	80021de <HAL_UART_IRQHandler+0x62>
 80021dc:	e29e      	b.n	800271c <HAL_UART_IRQHandler+0x5a0>
      {
        huart->RxISR(huart);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80021e2:	687a      	ldr	r2, [r7, #4]
 80021e4:	0010      	movs	r0, r2
 80021e6:	4798      	blx	r3
      }
      return;
 80021e8:	e298      	b.n	800271c <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80021ea:	2398      	movs	r3, #152	@ 0x98
 80021ec:	18fb      	adds	r3, r7, r3
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d100      	bne.n	80021f6 <HAL_UART_IRQHandler+0x7a>
 80021f4:	e114      	b.n	8002420 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80021f6:	239c      	movs	r3, #156	@ 0x9c
 80021f8:	18fb      	adds	r3, r7, r3
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	2201      	movs	r2, #1
 80021fe:	4013      	ands	r3, r2
 8002200:	d106      	bne.n	8002210 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002202:	23a0      	movs	r3, #160	@ 0xa0
 8002204:	18fb      	adds	r3, r7, r3
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a83      	ldr	r2, [pc, #524]	@ (8002418 <HAL_UART_IRQHandler+0x29c>)
 800220a:	4013      	ands	r3, r2
 800220c:	d100      	bne.n	8002210 <HAL_UART_IRQHandler+0x94>
 800220e:	e107      	b.n	8002420 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002210:	23a4      	movs	r3, #164	@ 0xa4
 8002212:	18fb      	adds	r3, r7, r3
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	2201      	movs	r2, #1
 8002218:	4013      	ands	r3, r2
 800221a:	d012      	beq.n	8002242 <HAL_UART_IRQHandler+0xc6>
 800221c:	23a0      	movs	r3, #160	@ 0xa0
 800221e:	18fb      	adds	r3, r7, r3
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	2380      	movs	r3, #128	@ 0x80
 8002224:	005b      	lsls	r3, r3, #1
 8002226:	4013      	ands	r3, r2
 8002228:	d00b      	beq.n	8002242 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	2201      	movs	r2, #1
 8002230:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2284      	movs	r2, #132	@ 0x84
 8002236:	589b      	ldr	r3, [r3, r2]
 8002238:	2201      	movs	r2, #1
 800223a:	431a      	orrs	r2, r3
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2184      	movs	r1, #132	@ 0x84
 8002240:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002242:	23a4      	movs	r3, #164	@ 0xa4
 8002244:	18fb      	adds	r3, r7, r3
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	2202      	movs	r2, #2
 800224a:	4013      	ands	r3, r2
 800224c:	d011      	beq.n	8002272 <HAL_UART_IRQHandler+0xf6>
 800224e:	239c      	movs	r3, #156	@ 0x9c
 8002250:	18fb      	adds	r3, r7, r3
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	2201      	movs	r2, #1
 8002256:	4013      	ands	r3, r2
 8002258:	d00b      	beq.n	8002272 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	2202      	movs	r2, #2
 8002260:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2284      	movs	r2, #132	@ 0x84
 8002266:	589b      	ldr	r3, [r3, r2]
 8002268:	2204      	movs	r2, #4
 800226a:	431a      	orrs	r2, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2184      	movs	r1, #132	@ 0x84
 8002270:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002272:	23a4      	movs	r3, #164	@ 0xa4
 8002274:	18fb      	adds	r3, r7, r3
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	2204      	movs	r2, #4
 800227a:	4013      	ands	r3, r2
 800227c:	d011      	beq.n	80022a2 <HAL_UART_IRQHandler+0x126>
 800227e:	239c      	movs	r3, #156	@ 0x9c
 8002280:	18fb      	adds	r3, r7, r3
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2201      	movs	r2, #1
 8002286:	4013      	ands	r3, r2
 8002288:	d00b      	beq.n	80022a2 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	2204      	movs	r2, #4
 8002290:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2284      	movs	r2, #132	@ 0x84
 8002296:	589b      	ldr	r3, [r3, r2]
 8002298:	2202      	movs	r2, #2
 800229a:	431a      	orrs	r2, r3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2184      	movs	r1, #132	@ 0x84
 80022a0:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80022a2:	23a4      	movs	r3, #164	@ 0xa4
 80022a4:	18fb      	adds	r3, r7, r3
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	2208      	movs	r2, #8
 80022aa:	4013      	ands	r3, r2
 80022ac:	d017      	beq.n	80022de <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80022ae:	23a0      	movs	r3, #160	@ 0xa0
 80022b0:	18fb      	adds	r3, r7, r3
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	2220      	movs	r2, #32
 80022b6:	4013      	ands	r3, r2
 80022b8:	d105      	bne.n	80022c6 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80022ba:	239c      	movs	r3, #156	@ 0x9c
 80022bc:	18fb      	adds	r3, r7, r3
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2201      	movs	r2, #1
 80022c2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80022c4:	d00b      	beq.n	80022de <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	2208      	movs	r2, #8
 80022cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2284      	movs	r2, #132	@ 0x84
 80022d2:	589b      	ldr	r3, [r3, r2]
 80022d4:	2208      	movs	r2, #8
 80022d6:	431a      	orrs	r2, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2184      	movs	r1, #132	@ 0x84
 80022dc:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80022de:	23a4      	movs	r3, #164	@ 0xa4
 80022e0:	18fb      	adds	r3, r7, r3
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	2380      	movs	r3, #128	@ 0x80
 80022e6:	011b      	lsls	r3, r3, #4
 80022e8:	4013      	ands	r3, r2
 80022ea:	d013      	beq.n	8002314 <HAL_UART_IRQHandler+0x198>
 80022ec:	23a0      	movs	r3, #160	@ 0xa0
 80022ee:	18fb      	adds	r3, r7, r3
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	2380      	movs	r3, #128	@ 0x80
 80022f4:	04db      	lsls	r3, r3, #19
 80022f6:	4013      	ands	r3, r2
 80022f8:	d00c      	beq.n	8002314 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	2280      	movs	r2, #128	@ 0x80
 8002300:	0112      	lsls	r2, r2, #4
 8002302:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2284      	movs	r2, #132	@ 0x84
 8002308:	589b      	ldr	r3, [r3, r2]
 800230a:	2220      	movs	r2, #32
 800230c:	431a      	orrs	r2, r3
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2184      	movs	r1, #132	@ 0x84
 8002312:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2284      	movs	r2, #132	@ 0x84
 8002318:	589b      	ldr	r3, [r3, r2]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d100      	bne.n	8002320 <HAL_UART_IRQHandler+0x1a4>
 800231e:	e1ff      	b.n	8002720 <HAL_UART_IRQHandler+0x5a4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002320:	23a4      	movs	r3, #164	@ 0xa4
 8002322:	18fb      	adds	r3, r7, r3
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	2220      	movs	r2, #32
 8002328:	4013      	ands	r3, r2
 800232a:	d00e      	beq.n	800234a <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800232c:	23a0      	movs	r3, #160	@ 0xa0
 800232e:	18fb      	adds	r3, r7, r3
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	2220      	movs	r2, #32
 8002334:	4013      	ands	r3, r2
 8002336:	d008      	beq.n	800234a <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800233c:	2b00      	cmp	r3, #0
 800233e:	d004      	beq.n	800234a <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002344:	687a      	ldr	r2, [r7, #4]
 8002346:	0010      	movs	r0, r2
 8002348:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2284      	movs	r2, #132	@ 0x84
 800234e:	589b      	ldr	r3, [r3, r2]
 8002350:	2194      	movs	r1, #148	@ 0x94
 8002352:	187a      	adds	r2, r7, r1
 8002354:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	2240      	movs	r2, #64	@ 0x40
 800235e:	4013      	ands	r3, r2
 8002360:	2b40      	cmp	r3, #64	@ 0x40
 8002362:	d004      	beq.n	800236e <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002364:	187b      	adds	r3, r7, r1
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	2228      	movs	r2, #40	@ 0x28
 800236a:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800236c:	d047      	beq.n	80023fe <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	0018      	movs	r0, r3
 8002372:	f000 fd0b 	bl	8002d8c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	2240      	movs	r2, #64	@ 0x40
 800237e:	4013      	ands	r3, r2
 8002380:	2b40      	cmp	r3, #64	@ 0x40
 8002382:	d137      	bne.n	80023f4 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002384:	f3ef 8310 	mrs	r3, PRIMASK
 8002388:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 800238a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800238c:	2090      	movs	r0, #144	@ 0x90
 800238e:	183a      	adds	r2, r7, r0
 8002390:	6013      	str	r3, [r2, #0]
 8002392:	2301      	movs	r3, #1
 8002394:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002396:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002398:	f383 8810 	msr	PRIMASK, r3
}
 800239c:	46c0      	nop			@ (mov r8, r8)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	689a      	ldr	r2, [r3, #8]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2140      	movs	r1, #64	@ 0x40
 80023aa:	438a      	bics	r2, r1
 80023ac:	609a      	str	r2, [r3, #8]
 80023ae:	183b      	adds	r3, r7, r0
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023b4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80023b6:	f383 8810 	msr	PRIMASK, r3
}
 80023ba:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d012      	beq.n	80023ea <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023c8:	4a14      	ldr	r2, [pc, #80]	@ (800241c <HAL_UART_IRQHandler+0x2a0>)
 80023ca:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023d0:	0018      	movs	r0, r3
 80023d2:	f7fe fef7 	bl	80011c4 <HAL_DMA_Abort_IT>
 80023d6:	1e03      	subs	r3, r0, #0
 80023d8:	d01a      	beq.n	8002410 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023e4:	0018      	movs	r0, r3
 80023e6:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80023e8:	e012      	b.n	8002410 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	0018      	movs	r0, r3
 80023ee:	f000 f9ad 	bl	800274c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80023f2:	e00d      	b.n	8002410 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	0018      	movs	r0, r3
 80023f8:	f000 f9a8 	bl	800274c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80023fc:	e008      	b.n	8002410 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	0018      	movs	r0, r3
 8002402:	f000 f9a3 	bl	800274c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2284      	movs	r2, #132	@ 0x84
 800240a:	2100      	movs	r1, #0
 800240c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800240e:	e187      	b.n	8002720 <HAL_UART_IRQHandler+0x5a4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002410:	46c0      	nop			@ (mov r8, r8)
    return;
 8002412:	e185      	b.n	8002720 <HAL_UART_IRQHandler+0x5a4>
 8002414:	0000080f 	.word	0x0000080f
 8002418:	04000120 	.word	0x04000120
 800241c:	08002e55 	.word	0x08002e55

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002424:	2b01      	cmp	r3, #1
 8002426:	d000      	beq.n	800242a <HAL_UART_IRQHandler+0x2ae>
 8002428:	e139      	b.n	800269e <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800242a:	23a4      	movs	r3, #164	@ 0xa4
 800242c:	18fb      	adds	r3, r7, r3
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	2210      	movs	r2, #16
 8002432:	4013      	ands	r3, r2
 8002434:	d100      	bne.n	8002438 <HAL_UART_IRQHandler+0x2bc>
 8002436:	e132      	b.n	800269e <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002438:	23a0      	movs	r3, #160	@ 0xa0
 800243a:	18fb      	adds	r3, r7, r3
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	2210      	movs	r2, #16
 8002440:	4013      	ands	r3, r2
 8002442:	d100      	bne.n	8002446 <HAL_UART_IRQHandler+0x2ca>
 8002444:	e12b      	b.n	800269e <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	2210      	movs	r2, #16
 800244c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	2240      	movs	r2, #64	@ 0x40
 8002456:	4013      	ands	r3, r2
 8002458:	2b40      	cmp	r3, #64	@ 0x40
 800245a:	d000      	beq.n	800245e <HAL_UART_IRQHandler+0x2e2>
 800245c:	e09f      	b.n	800259e <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	685a      	ldr	r2, [r3, #4]
 8002466:	217e      	movs	r1, #126	@ 0x7e
 8002468:	187b      	adds	r3, r7, r1
 800246a:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800246c:	187b      	adds	r3, r7, r1
 800246e:	881b      	ldrh	r3, [r3, #0]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d100      	bne.n	8002476 <HAL_UART_IRQHandler+0x2fa>
 8002474:	e156      	b.n	8002724 <HAL_UART_IRQHandler+0x5a8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2258      	movs	r2, #88	@ 0x58
 800247a:	5a9b      	ldrh	r3, [r3, r2]
 800247c:	187a      	adds	r2, r7, r1
 800247e:	8812      	ldrh	r2, [r2, #0]
 8002480:	429a      	cmp	r2, r3
 8002482:	d300      	bcc.n	8002486 <HAL_UART_IRQHandler+0x30a>
 8002484:	e14e      	b.n	8002724 <HAL_UART_IRQHandler+0x5a8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	187a      	adds	r2, r7, r1
 800248a:	215a      	movs	r1, #90	@ 0x5a
 800248c:	8812      	ldrh	r2, [r2, #0]
 800248e:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002494:	699b      	ldr	r3, [r3, #24]
 8002496:	2b20      	cmp	r3, #32
 8002498:	d06f      	beq.n	800257a <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800249a:	f3ef 8310 	mrs	r3, PRIMASK
 800249e:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80024a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80024a2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80024a4:	2301      	movs	r3, #1
 80024a6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024aa:	f383 8810 	msr	PRIMASK, r3
}
 80024ae:	46c0      	nop			@ (mov r8, r8)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	499e      	ldr	r1, [pc, #632]	@ (8002734 <HAL_UART_IRQHandler+0x5b8>)
 80024bc:	400a      	ands	r2, r1
 80024be:	601a      	str	r2, [r3, #0]
 80024c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80024c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024c6:	f383 8810 	msr	PRIMASK, r3
}
 80024ca:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80024cc:	f3ef 8310 	mrs	r3, PRIMASK
 80024d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80024d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024d4:	677b      	str	r3, [r7, #116]	@ 0x74
 80024d6:	2301      	movs	r3, #1
 80024d8:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024dc:	f383 8810 	msr	PRIMASK, r3
}
 80024e0:	46c0      	nop			@ (mov r8, r8)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	689a      	ldr	r2, [r3, #8]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2101      	movs	r1, #1
 80024ee:	438a      	bics	r2, r1
 80024f0:	609a      	str	r2, [r3, #8]
 80024f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80024f4:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024f8:	f383 8810 	msr	PRIMASK, r3
}
 80024fc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80024fe:	f3ef 8310 	mrs	r3, PRIMASK
 8002502:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8002504:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002506:	673b      	str	r3, [r7, #112]	@ 0x70
 8002508:	2301      	movs	r3, #1
 800250a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800250c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800250e:	f383 8810 	msr	PRIMASK, r3
}
 8002512:	46c0      	nop			@ (mov r8, r8)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	689a      	ldr	r2, [r3, #8]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2140      	movs	r1, #64	@ 0x40
 8002520:	438a      	bics	r2, r1
 8002522:	609a      	str	r2, [r3, #8]
 8002524:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002526:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002528:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800252a:	f383 8810 	msr	PRIMASK, r3
}
 800252e:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2280      	movs	r2, #128	@ 0x80
 8002534:	2120      	movs	r1, #32
 8002536:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2200      	movs	r2, #0
 800253c:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800253e:	f3ef 8310 	mrs	r3, PRIMASK
 8002542:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8002544:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002546:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002548:	2301      	movs	r3, #1
 800254a:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800254c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800254e:	f383 8810 	msr	PRIMASK, r3
}
 8002552:	46c0      	nop			@ (mov r8, r8)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	2110      	movs	r1, #16
 8002560:	438a      	bics	r2, r1
 8002562:	601a      	str	r2, [r3, #0]
 8002564:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002566:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002568:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800256a:	f383 8810 	msr	PRIMASK, r3
}
 800256e:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002574:	0018      	movs	r0, r3
 8002576:	f7fe fded 	bl	8001154 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2202      	movs	r2, #2
 800257e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2258      	movs	r2, #88	@ 0x58
 8002584:	5a9a      	ldrh	r2, [r3, r2]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	215a      	movs	r1, #90	@ 0x5a
 800258a:	5a5b      	ldrh	r3, [r3, r1]
 800258c:	b29b      	uxth	r3, r3
 800258e:	1ad3      	subs	r3, r2, r3
 8002590:	b29a      	uxth	r2, r3
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	0011      	movs	r1, r2
 8002596:	0018      	movs	r0, r3
 8002598:	f000 f8e0 	bl	800275c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800259c:	e0c2      	b.n	8002724 <HAL_UART_IRQHandler+0x5a8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2258      	movs	r2, #88	@ 0x58
 80025a2:	5a99      	ldrh	r1, [r3, r2]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	225a      	movs	r2, #90	@ 0x5a
 80025a8:	5a9b      	ldrh	r3, [r3, r2]
 80025aa:	b29a      	uxth	r2, r3
 80025ac:	208e      	movs	r0, #142	@ 0x8e
 80025ae:	183b      	adds	r3, r7, r0
 80025b0:	1a8a      	subs	r2, r1, r2
 80025b2:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	225a      	movs	r2, #90	@ 0x5a
 80025b8:	5a9b      	ldrh	r3, [r3, r2]
 80025ba:	b29b      	uxth	r3, r3
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d100      	bne.n	80025c2 <HAL_UART_IRQHandler+0x446>
 80025c0:	e0b2      	b.n	8002728 <HAL_UART_IRQHandler+0x5ac>
          && (nb_rx_data > 0U))
 80025c2:	183b      	adds	r3, r7, r0
 80025c4:	881b      	ldrh	r3, [r3, #0]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d100      	bne.n	80025cc <HAL_UART_IRQHandler+0x450>
 80025ca:	e0ad      	b.n	8002728 <HAL_UART_IRQHandler+0x5ac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025cc:	f3ef 8310 	mrs	r3, PRIMASK
 80025d0:	60fb      	str	r3, [r7, #12]
  return(result);
 80025d2:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80025d4:	2488      	movs	r4, #136	@ 0x88
 80025d6:	193a      	adds	r2, r7, r4
 80025d8:	6013      	str	r3, [r2, #0]
 80025da:	2301      	movs	r3, #1
 80025dc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	f383 8810 	msr	PRIMASK, r3
}
 80025e4:	46c0      	nop			@ (mov r8, r8)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4951      	ldr	r1, [pc, #324]	@ (8002738 <HAL_UART_IRQHandler+0x5bc>)
 80025f2:	400a      	ands	r2, r1
 80025f4:	601a      	str	r2, [r3, #0]
 80025f6:	193b      	adds	r3, r7, r4
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	f383 8810 	msr	PRIMASK, r3
}
 8002602:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002604:	f3ef 8310 	mrs	r3, PRIMASK
 8002608:	61bb      	str	r3, [r7, #24]
  return(result);
 800260a:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800260c:	2484      	movs	r4, #132	@ 0x84
 800260e:	193a      	adds	r2, r7, r4
 8002610:	6013      	str	r3, [r2, #0]
 8002612:	2301      	movs	r3, #1
 8002614:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	f383 8810 	msr	PRIMASK, r3
}
 800261c:	46c0      	nop			@ (mov r8, r8)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	689a      	ldr	r2, [r3, #8]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	2101      	movs	r1, #1
 800262a:	438a      	bics	r2, r1
 800262c:	609a      	str	r2, [r3, #8]
 800262e:	193b      	adds	r3, r7, r4
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002634:	6a3b      	ldr	r3, [r7, #32]
 8002636:	f383 8810 	msr	PRIMASK, r3
}
 800263a:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2280      	movs	r2, #128	@ 0x80
 8002640:	2120      	movs	r1, #32
 8002642:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2200      	movs	r2, #0
 8002648:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2200      	movs	r2, #0
 800264e:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002650:	f3ef 8310 	mrs	r3, PRIMASK
 8002654:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002658:	2480      	movs	r4, #128	@ 0x80
 800265a:	193a      	adds	r2, r7, r4
 800265c:	6013      	str	r3, [r2, #0]
 800265e:	2301      	movs	r3, #1
 8002660:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002662:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002664:	f383 8810 	msr	PRIMASK, r3
}
 8002668:	46c0      	nop			@ (mov r8, r8)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	681a      	ldr	r2, [r3, #0]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	2110      	movs	r1, #16
 8002676:	438a      	bics	r2, r1
 8002678:	601a      	str	r2, [r3, #0]
 800267a:	193b      	adds	r3, r7, r4
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002680:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002682:	f383 8810 	msr	PRIMASK, r3
}
 8002686:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2202      	movs	r2, #2
 800268c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800268e:	183b      	adds	r3, r7, r0
 8002690:	881a      	ldrh	r2, [r3, #0]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	0011      	movs	r1, r2
 8002696:	0018      	movs	r0, r3
 8002698:	f000 f860 	bl	800275c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800269c:	e044      	b.n	8002728 <HAL_UART_IRQHandler+0x5ac>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800269e:	23a4      	movs	r3, #164	@ 0xa4
 80026a0:	18fb      	adds	r3, r7, r3
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	2380      	movs	r3, #128	@ 0x80
 80026a6:	035b      	lsls	r3, r3, #13
 80026a8:	4013      	ands	r3, r2
 80026aa:	d010      	beq.n	80026ce <HAL_UART_IRQHandler+0x552>
 80026ac:	239c      	movs	r3, #156	@ 0x9c
 80026ae:	18fb      	adds	r3, r7, r3
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	2380      	movs	r3, #128	@ 0x80
 80026b4:	03db      	lsls	r3, r3, #15
 80026b6:	4013      	ands	r3, r2
 80026b8:	d009      	beq.n	80026ce <HAL_UART_IRQHandler+0x552>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	2280      	movs	r2, #128	@ 0x80
 80026c0:	0352      	lsls	r2, r2, #13
 80026c2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	0018      	movs	r0, r3
 80026c8:	f000 fc06 	bl	8002ed8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80026cc:	e02f      	b.n	800272e <HAL_UART_IRQHandler+0x5b2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80026ce:	23a4      	movs	r3, #164	@ 0xa4
 80026d0:	18fb      	adds	r3, r7, r3
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	2280      	movs	r2, #128	@ 0x80
 80026d6:	4013      	ands	r3, r2
 80026d8:	d00f      	beq.n	80026fa <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80026da:	23a0      	movs	r3, #160	@ 0xa0
 80026dc:	18fb      	adds	r3, r7, r3
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	2280      	movs	r2, #128	@ 0x80
 80026e2:	4013      	ands	r3, r2
 80026e4:	d009      	beq.n	80026fa <HAL_UART_IRQHandler+0x57e>
  {
    if (huart->TxISR != NULL)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d01e      	beq.n	800272c <HAL_UART_IRQHandler+0x5b0>
    {
      huart->TxISR(huart);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80026f2:	687a      	ldr	r2, [r7, #4]
 80026f4:	0010      	movs	r0, r2
 80026f6:	4798      	blx	r3
    }
    return;
 80026f8:	e018      	b.n	800272c <HAL_UART_IRQHandler+0x5b0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80026fa:	23a4      	movs	r3, #164	@ 0xa4
 80026fc:	18fb      	adds	r3, r7, r3
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2240      	movs	r2, #64	@ 0x40
 8002702:	4013      	ands	r3, r2
 8002704:	d013      	beq.n	800272e <HAL_UART_IRQHandler+0x5b2>
 8002706:	23a0      	movs	r3, #160	@ 0xa0
 8002708:	18fb      	adds	r3, r7, r3
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	2240      	movs	r2, #64	@ 0x40
 800270e:	4013      	ands	r3, r2
 8002710:	d00d      	beq.n	800272e <HAL_UART_IRQHandler+0x5b2>
  {
    UART_EndTransmit_IT(huart);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	0018      	movs	r0, r3
 8002716:	f000 fbb4 	bl	8002e82 <UART_EndTransmit_IT>
    return;
 800271a:	e008      	b.n	800272e <HAL_UART_IRQHandler+0x5b2>
      return;
 800271c:	46c0      	nop			@ (mov r8, r8)
 800271e:	e006      	b.n	800272e <HAL_UART_IRQHandler+0x5b2>
    return;
 8002720:	46c0      	nop			@ (mov r8, r8)
 8002722:	e004      	b.n	800272e <HAL_UART_IRQHandler+0x5b2>
      return;
 8002724:	46c0      	nop			@ (mov r8, r8)
 8002726:	e002      	b.n	800272e <HAL_UART_IRQHandler+0x5b2>
      return;
 8002728:	46c0      	nop			@ (mov r8, r8)
 800272a:	e000      	b.n	800272e <HAL_UART_IRQHandler+0x5b2>
    return;
 800272c:	46c0      	nop			@ (mov r8, r8)
  }

}
 800272e:	46bd      	mov	sp, r7
 8002730:	b02b      	add	sp, #172	@ 0xac
 8002732:	bd90      	pop	{r4, r7, pc}
 8002734:	fffffeff 	.word	0xfffffeff
 8002738:	fffffedf 	.word	0xfffffedf

0800273c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b082      	sub	sp, #8
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002744:	46c0      	nop			@ (mov r8, r8)
 8002746:	46bd      	mov	sp, r7
 8002748:	b002      	add	sp, #8
 800274a:	bd80      	pop	{r7, pc}

0800274c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002754:	46c0      	nop			@ (mov r8, r8)
 8002756:	46bd      	mov	sp, r7
 8002758:	b002      	add	sp, #8
 800275a:	bd80      	pop	{r7, pc}

0800275c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	000a      	movs	r2, r1
 8002766:	1cbb      	adds	r3, r7, #2
 8002768:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800276a:	46c0      	nop			@ (mov r8, r8)
 800276c:	46bd      	mov	sp, r7
 800276e:	b002      	add	sp, #8
 8002770:	bd80      	pop	{r7, pc}
	...

08002774 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b088      	sub	sp, #32
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800277c:	231e      	movs	r3, #30
 800277e:	18fb      	adds	r3, r7, r3
 8002780:	2200      	movs	r2, #0
 8002782:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	689a      	ldr	r2, [r3, #8]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	691b      	ldr	r3, [r3, #16]
 800278c:	431a      	orrs	r2, r3
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	695b      	ldr	r3, [r3, #20]
 8002792:	431a      	orrs	r2, r3
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	69db      	ldr	r3, [r3, #28]
 8002798:	4313      	orrs	r3, r2
 800279a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a8d      	ldr	r2, [pc, #564]	@ (80029d8 <UART_SetConfig+0x264>)
 80027a4:	4013      	ands	r3, r2
 80027a6:	0019      	movs	r1, r3
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	697a      	ldr	r2, [r7, #20]
 80027ae:	430a      	orrs	r2, r1
 80027b0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	4a88      	ldr	r2, [pc, #544]	@ (80029dc <UART_SetConfig+0x268>)
 80027ba:	4013      	ands	r3, r2
 80027bc:	0019      	movs	r1, r3
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	68da      	ldr	r2, [r3, #12]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	430a      	orrs	r2, r1
 80027c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	699b      	ldr	r3, [r3, #24]
 80027ce:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6a1b      	ldr	r3, [r3, #32]
 80027d4:	697a      	ldr	r2, [r7, #20]
 80027d6:	4313      	orrs	r3, r2
 80027d8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	4a7f      	ldr	r2, [pc, #508]	@ (80029e0 <UART_SetConfig+0x26c>)
 80027e2:	4013      	ands	r3, r2
 80027e4:	0019      	movs	r1, r3
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	697a      	ldr	r2, [r7, #20]
 80027ec:	430a      	orrs	r2, r1
 80027ee:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a7b      	ldr	r2, [pc, #492]	@ (80029e4 <UART_SetConfig+0x270>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d127      	bne.n	800284a <UART_SetConfig+0xd6>
 80027fa:	4b7b      	ldr	r3, [pc, #492]	@ (80029e8 <UART_SetConfig+0x274>)
 80027fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027fe:	2203      	movs	r2, #3
 8002800:	4013      	ands	r3, r2
 8002802:	2b03      	cmp	r3, #3
 8002804:	d00d      	beq.n	8002822 <UART_SetConfig+0xae>
 8002806:	d81b      	bhi.n	8002840 <UART_SetConfig+0xcc>
 8002808:	2b02      	cmp	r3, #2
 800280a:	d014      	beq.n	8002836 <UART_SetConfig+0xc2>
 800280c:	d818      	bhi.n	8002840 <UART_SetConfig+0xcc>
 800280e:	2b00      	cmp	r3, #0
 8002810:	d002      	beq.n	8002818 <UART_SetConfig+0xa4>
 8002812:	2b01      	cmp	r3, #1
 8002814:	d00a      	beq.n	800282c <UART_SetConfig+0xb8>
 8002816:	e013      	b.n	8002840 <UART_SetConfig+0xcc>
 8002818:	231f      	movs	r3, #31
 800281a:	18fb      	adds	r3, r7, r3
 800281c:	2200      	movs	r2, #0
 800281e:	701a      	strb	r2, [r3, #0]
 8002820:	e021      	b.n	8002866 <UART_SetConfig+0xf2>
 8002822:	231f      	movs	r3, #31
 8002824:	18fb      	adds	r3, r7, r3
 8002826:	2202      	movs	r2, #2
 8002828:	701a      	strb	r2, [r3, #0]
 800282a:	e01c      	b.n	8002866 <UART_SetConfig+0xf2>
 800282c:	231f      	movs	r3, #31
 800282e:	18fb      	adds	r3, r7, r3
 8002830:	2204      	movs	r2, #4
 8002832:	701a      	strb	r2, [r3, #0]
 8002834:	e017      	b.n	8002866 <UART_SetConfig+0xf2>
 8002836:	231f      	movs	r3, #31
 8002838:	18fb      	adds	r3, r7, r3
 800283a:	2208      	movs	r2, #8
 800283c:	701a      	strb	r2, [r3, #0]
 800283e:	e012      	b.n	8002866 <UART_SetConfig+0xf2>
 8002840:	231f      	movs	r3, #31
 8002842:	18fb      	adds	r3, r7, r3
 8002844:	2210      	movs	r2, #16
 8002846:	701a      	strb	r2, [r3, #0]
 8002848:	e00d      	b.n	8002866 <UART_SetConfig+0xf2>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a67      	ldr	r2, [pc, #412]	@ (80029ec <UART_SetConfig+0x278>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d104      	bne.n	800285e <UART_SetConfig+0xea>
 8002854:	231f      	movs	r3, #31
 8002856:	18fb      	adds	r3, r7, r3
 8002858:	2200      	movs	r2, #0
 800285a:	701a      	strb	r2, [r3, #0]
 800285c:	e003      	b.n	8002866 <UART_SetConfig+0xf2>
 800285e:	231f      	movs	r3, #31
 8002860:	18fb      	adds	r3, r7, r3
 8002862:	2210      	movs	r2, #16
 8002864:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	69da      	ldr	r2, [r3, #28]
 800286a:	2380      	movs	r3, #128	@ 0x80
 800286c:	021b      	lsls	r3, r3, #8
 800286e:	429a      	cmp	r2, r3
 8002870:	d15c      	bne.n	800292c <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8002872:	231f      	movs	r3, #31
 8002874:	18fb      	adds	r3, r7, r3
 8002876:	781b      	ldrb	r3, [r3, #0]
 8002878:	2b08      	cmp	r3, #8
 800287a:	d015      	beq.n	80028a8 <UART_SetConfig+0x134>
 800287c:	dc18      	bgt.n	80028b0 <UART_SetConfig+0x13c>
 800287e:	2b04      	cmp	r3, #4
 8002880:	d00d      	beq.n	800289e <UART_SetConfig+0x12a>
 8002882:	dc15      	bgt.n	80028b0 <UART_SetConfig+0x13c>
 8002884:	2b00      	cmp	r3, #0
 8002886:	d002      	beq.n	800288e <UART_SetConfig+0x11a>
 8002888:	2b02      	cmp	r3, #2
 800288a:	d005      	beq.n	8002898 <UART_SetConfig+0x124>
 800288c:	e010      	b.n	80028b0 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800288e:	f7ff fa97 	bl	8001dc0 <HAL_RCC_GetPCLK1Freq>
 8002892:	0003      	movs	r3, r0
 8002894:	61bb      	str	r3, [r7, #24]
        break;
 8002896:	e012      	b.n	80028be <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002898:	4b55      	ldr	r3, [pc, #340]	@ (80029f0 <UART_SetConfig+0x27c>)
 800289a:	61bb      	str	r3, [r7, #24]
        break;
 800289c:	e00f      	b.n	80028be <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800289e:	f7ff fa2f 	bl	8001d00 <HAL_RCC_GetSysClockFreq>
 80028a2:	0003      	movs	r3, r0
 80028a4:	61bb      	str	r3, [r7, #24]
        break;
 80028a6:	e00a      	b.n	80028be <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80028a8:	2380      	movs	r3, #128	@ 0x80
 80028aa:	021b      	lsls	r3, r3, #8
 80028ac:	61bb      	str	r3, [r7, #24]
        break;
 80028ae:	e006      	b.n	80028be <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80028b0:	2300      	movs	r3, #0
 80028b2:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80028b4:	231e      	movs	r3, #30
 80028b6:	18fb      	adds	r3, r7, r3
 80028b8:	2201      	movs	r2, #1
 80028ba:	701a      	strb	r2, [r3, #0]
        break;
 80028bc:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80028be:	69bb      	ldr	r3, [r7, #24]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d100      	bne.n	80028c6 <UART_SetConfig+0x152>
 80028c4:	e07a      	b.n	80029bc <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80028c6:	69bb      	ldr	r3, [r7, #24]
 80028c8:	005a      	lsls	r2, r3, #1
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	085b      	lsrs	r3, r3, #1
 80028d0:	18d2      	adds	r2, r2, r3
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	0019      	movs	r1, r3
 80028d8:	0010      	movs	r0, r2
 80028da:	f7fd fc1f 	bl	800011c <__udivsi3>
 80028de:	0003      	movs	r3, r0
 80028e0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	2b0f      	cmp	r3, #15
 80028e6:	d91c      	bls.n	8002922 <UART_SetConfig+0x1ae>
 80028e8:	693a      	ldr	r2, [r7, #16]
 80028ea:	2380      	movs	r3, #128	@ 0x80
 80028ec:	025b      	lsls	r3, r3, #9
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d217      	bcs.n	8002922 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	b29a      	uxth	r2, r3
 80028f6:	200e      	movs	r0, #14
 80028f8:	183b      	adds	r3, r7, r0
 80028fa:	210f      	movs	r1, #15
 80028fc:	438a      	bics	r2, r1
 80028fe:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	085b      	lsrs	r3, r3, #1
 8002904:	b29b      	uxth	r3, r3
 8002906:	2207      	movs	r2, #7
 8002908:	4013      	ands	r3, r2
 800290a:	b299      	uxth	r1, r3
 800290c:	183b      	adds	r3, r7, r0
 800290e:	183a      	adds	r2, r7, r0
 8002910:	8812      	ldrh	r2, [r2, #0]
 8002912:	430a      	orrs	r2, r1
 8002914:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	183a      	adds	r2, r7, r0
 800291c:	8812      	ldrh	r2, [r2, #0]
 800291e:	60da      	str	r2, [r3, #12]
 8002920:	e04c      	b.n	80029bc <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8002922:	231e      	movs	r3, #30
 8002924:	18fb      	adds	r3, r7, r3
 8002926:	2201      	movs	r2, #1
 8002928:	701a      	strb	r2, [r3, #0]
 800292a:	e047      	b.n	80029bc <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 800292c:	231f      	movs	r3, #31
 800292e:	18fb      	adds	r3, r7, r3
 8002930:	781b      	ldrb	r3, [r3, #0]
 8002932:	2b08      	cmp	r3, #8
 8002934:	d015      	beq.n	8002962 <UART_SetConfig+0x1ee>
 8002936:	dc18      	bgt.n	800296a <UART_SetConfig+0x1f6>
 8002938:	2b04      	cmp	r3, #4
 800293a:	d00d      	beq.n	8002958 <UART_SetConfig+0x1e4>
 800293c:	dc15      	bgt.n	800296a <UART_SetConfig+0x1f6>
 800293e:	2b00      	cmp	r3, #0
 8002940:	d002      	beq.n	8002948 <UART_SetConfig+0x1d4>
 8002942:	2b02      	cmp	r3, #2
 8002944:	d005      	beq.n	8002952 <UART_SetConfig+0x1de>
 8002946:	e010      	b.n	800296a <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002948:	f7ff fa3a 	bl	8001dc0 <HAL_RCC_GetPCLK1Freq>
 800294c:	0003      	movs	r3, r0
 800294e:	61bb      	str	r3, [r7, #24]
        break;
 8002950:	e012      	b.n	8002978 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002952:	4b27      	ldr	r3, [pc, #156]	@ (80029f0 <UART_SetConfig+0x27c>)
 8002954:	61bb      	str	r3, [r7, #24]
        break;
 8002956:	e00f      	b.n	8002978 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002958:	f7ff f9d2 	bl	8001d00 <HAL_RCC_GetSysClockFreq>
 800295c:	0003      	movs	r3, r0
 800295e:	61bb      	str	r3, [r7, #24]
        break;
 8002960:	e00a      	b.n	8002978 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002962:	2380      	movs	r3, #128	@ 0x80
 8002964:	021b      	lsls	r3, r3, #8
 8002966:	61bb      	str	r3, [r7, #24]
        break;
 8002968:	e006      	b.n	8002978 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800296a:	2300      	movs	r3, #0
 800296c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800296e:	231e      	movs	r3, #30
 8002970:	18fb      	adds	r3, r7, r3
 8002972:	2201      	movs	r2, #1
 8002974:	701a      	strb	r2, [r3, #0]
        break;
 8002976:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8002978:	69bb      	ldr	r3, [r7, #24]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d01e      	beq.n	80029bc <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	085a      	lsrs	r2, r3, #1
 8002984:	69bb      	ldr	r3, [r7, #24]
 8002986:	18d2      	adds	r2, r2, r3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	0019      	movs	r1, r3
 800298e:	0010      	movs	r0, r2
 8002990:	f7fd fbc4 	bl	800011c <__udivsi3>
 8002994:	0003      	movs	r3, r0
 8002996:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	2b0f      	cmp	r3, #15
 800299c:	d90a      	bls.n	80029b4 <UART_SetConfig+0x240>
 800299e:	693a      	ldr	r2, [r7, #16]
 80029a0:	2380      	movs	r3, #128	@ 0x80
 80029a2:	025b      	lsls	r3, r3, #9
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d205      	bcs.n	80029b4 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	b29a      	uxth	r2, r3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	60da      	str	r2, [r3, #12]
 80029b2:	e003      	b.n	80029bc <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80029b4:	231e      	movs	r3, #30
 80029b6:	18fb      	adds	r3, r7, r3
 80029b8:	2201      	movs	r2, #1
 80029ba:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2200      	movs	r2, #0
 80029c0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2200      	movs	r2, #0
 80029c6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80029c8:	231e      	movs	r3, #30
 80029ca:	18fb      	adds	r3, r7, r3
 80029cc:	781b      	ldrb	r3, [r3, #0]
}
 80029ce:	0018      	movs	r0, r3
 80029d0:	46bd      	mov	sp, r7
 80029d2:	b008      	add	sp, #32
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	46c0      	nop			@ (mov r8, r8)
 80029d8:	ffff69f3 	.word	0xffff69f3
 80029dc:	ffffcfff 	.word	0xffffcfff
 80029e0:	fffff4ff 	.word	0xfffff4ff
 80029e4:	40013800 	.word	0x40013800
 80029e8:	40021000 	.word	0x40021000
 80029ec:	40004400 	.word	0x40004400
 80029f0:	007a1200 	.word	0x007a1200

080029f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b082      	sub	sp, #8
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a00:	2208      	movs	r2, #8
 8002a02:	4013      	ands	r3, r2
 8002a04:	d00b      	beq.n	8002a1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	4a4a      	ldr	r2, [pc, #296]	@ (8002b38 <UART_AdvFeatureConfig+0x144>)
 8002a0e:	4013      	ands	r3, r2
 8002a10:	0019      	movs	r1, r3
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	430a      	orrs	r2, r1
 8002a1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a22:	2201      	movs	r2, #1
 8002a24:	4013      	ands	r3, r2
 8002a26:	d00b      	beq.n	8002a40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	4a43      	ldr	r2, [pc, #268]	@ (8002b3c <UART_AdvFeatureConfig+0x148>)
 8002a30:	4013      	ands	r3, r2
 8002a32:	0019      	movs	r1, r3
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	430a      	orrs	r2, r1
 8002a3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a44:	2202      	movs	r2, #2
 8002a46:	4013      	ands	r3, r2
 8002a48:	d00b      	beq.n	8002a62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	4a3b      	ldr	r2, [pc, #236]	@ (8002b40 <UART_AdvFeatureConfig+0x14c>)
 8002a52:	4013      	ands	r3, r2
 8002a54:	0019      	movs	r1, r3
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	430a      	orrs	r2, r1
 8002a60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a66:	2204      	movs	r2, #4
 8002a68:	4013      	ands	r3, r2
 8002a6a:	d00b      	beq.n	8002a84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	4a34      	ldr	r2, [pc, #208]	@ (8002b44 <UART_AdvFeatureConfig+0x150>)
 8002a74:	4013      	ands	r3, r2
 8002a76:	0019      	movs	r1, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	430a      	orrs	r2, r1
 8002a82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a88:	2210      	movs	r2, #16
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	d00b      	beq.n	8002aa6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	4a2c      	ldr	r2, [pc, #176]	@ (8002b48 <UART_AdvFeatureConfig+0x154>)
 8002a96:	4013      	ands	r3, r2
 8002a98:	0019      	movs	r1, r3
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	430a      	orrs	r2, r1
 8002aa4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aaa:	2220      	movs	r2, #32
 8002aac:	4013      	ands	r3, r2
 8002aae:	d00b      	beq.n	8002ac8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	4a25      	ldr	r2, [pc, #148]	@ (8002b4c <UART_AdvFeatureConfig+0x158>)
 8002ab8:	4013      	ands	r3, r2
 8002aba:	0019      	movs	r1, r3
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	430a      	orrs	r2, r1
 8002ac6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002acc:	2240      	movs	r2, #64	@ 0x40
 8002ace:	4013      	ands	r3, r2
 8002ad0:	d01d      	beq.n	8002b0e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	4a1d      	ldr	r2, [pc, #116]	@ (8002b50 <UART_AdvFeatureConfig+0x15c>)
 8002ada:	4013      	ands	r3, r2
 8002adc:	0019      	movs	r1, r3
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	430a      	orrs	r2, r1
 8002ae8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002aee:	2380      	movs	r3, #128	@ 0x80
 8002af0:	035b      	lsls	r3, r3, #13
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d10b      	bne.n	8002b0e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	4a15      	ldr	r2, [pc, #84]	@ (8002b54 <UART_AdvFeatureConfig+0x160>)
 8002afe:	4013      	ands	r3, r2
 8002b00:	0019      	movs	r1, r3
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	430a      	orrs	r2, r1
 8002b0c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b12:	2280      	movs	r2, #128	@ 0x80
 8002b14:	4013      	ands	r3, r2
 8002b16:	d00b      	beq.n	8002b30 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	4a0e      	ldr	r2, [pc, #56]	@ (8002b58 <UART_AdvFeatureConfig+0x164>)
 8002b20:	4013      	ands	r3, r2
 8002b22:	0019      	movs	r1, r3
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	430a      	orrs	r2, r1
 8002b2e:	605a      	str	r2, [r3, #4]
  }
}
 8002b30:	46c0      	nop			@ (mov r8, r8)
 8002b32:	46bd      	mov	sp, r7
 8002b34:	b002      	add	sp, #8
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	ffff7fff 	.word	0xffff7fff
 8002b3c:	fffdffff 	.word	0xfffdffff
 8002b40:	fffeffff 	.word	0xfffeffff
 8002b44:	fffbffff 	.word	0xfffbffff
 8002b48:	ffffefff 	.word	0xffffefff
 8002b4c:	ffffdfff 	.word	0xffffdfff
 8002b50:	ffefffff 	.word	0xffefffff
 8002b54:	ff9fffff 	.word	0xff9fffff
 8002b58:	fff7ffff 	.word	0xfff7ffff

08002b5c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b092      	sub	sp, #72	@ 0x48
 8002b60:	af02      	add	r7, sp, #8
 8002b62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2284      	movs	r2, #132	@ 0x84
 8002b68:	2100      	movs	r1, #0
 8002b6a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002b6c:	f7fe fa0a 	bl	8000f84 <HAL_GetTick>
 8002b70:	0003      	movs	r3, r0
 8002b72:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	2208      	movs	r2, #8
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	2b08      	cmp	r3, #8
 8002b80:	d12c      	bne.n	8002bdc <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002b82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b84:	2280      	movs	r2, #128	@ 0x80
 8002b86:	0391      	lsls	r1, r2, #14
 8002b88:	6878      	ldr	r0, [r7, #4]
 8002b8a:	4a46      	ldr	r2, [pc, #280]	@ (8002ca4 <UART_CheckIdleState+0x148>)
 8002b8c:	9200      	str	r2, [sp, #0]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f000 f88c 	bl	8002cac <UART_WaitOnFlagUntilTimeout>
 8002b94:	1e03      	subs	r3, r0, #0
 8002b96:	d021      	beq.n	8002bdc <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b98:	f3ef 8310 	mrs	r3, PRIMASK
 8002b9c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002ba0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ba8:	f383 8810 	msr	PRIMASK, r3
}
 8002bac:	46c0      	nop			@ (mov r8, r8)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2180      	movs	r1, #128	@ 0x80
 8002bba:	438a      	bics	r2, r1
 8002bbc:	601a      	str	r2, [r3, #0]
 8002bbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bc4:	f383 8810 	msr	PRIMASK, r3
}
 8002bc8:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2220      	movs	r2, #32
 8002bce:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2278      	movs	r2, #120	@ 0x78
 8002bd4:	2100      	movs	r1, #0
 8002bd6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002bd8:	2303      	movs	r3, #3
 8002bda:	e05f      	b.n	8002c9c <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2204      	movs	r2, #4
 8002be4:	4013      	ands	r3, r2
 8002be6:	2b04      	cmp	r3, #4
 8002be8:	d146      	bne.n	8002c78 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002bea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002bec:	2280      	movs	r2, #128	@ 0x80
 8002bee:	03d1      	lsls	r1, r2, #15
 8002bf0:	6878      	ldr	r0, [r7, #4]
 8002bf2:	4a2c      	ldr	r2, [pc, #176]	@ (8002ca4 <UART_CheckIdleState+0x148>)
 8002bf4:	9200      	str	r2, [sp, #0]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	f000 f858 	bl	8002cac <UART_WaitOnFlagUntilTimeout>
 8002bfc:	1e03      	subs	r3, r0, #0
 8002bfe:	d03b      	beq.n	8002c78 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c00:	f3ef 8310 	mrs	r3, PRIMASK
 8002c04:	60fb      	str	r3, [r7, #12]
  return(result);
 8002c06:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c08:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	f383 8810 	msr	PRIMASK, r3
}
 8002c14:	46c0      	nop			@ (mov r8, r8)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4921      	ldr	r1, [pc, #132]	@ (8002ca8 <UART_CheckIdleState+0x14c>)
 8002c22:	400a      	ands	r2, r1
 8002c24:	601a      	str	r2, [r3, #0]
 8002c26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c28:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	f383 8810 	msr	PRIMASK, r3
}
 8002c30:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c32:	f3ef 8310 	mrs	r3, PRIMASK
 8002c36:	61bb      	str	r3, [r7, #24]
  return(result);
 8002c38:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c3a:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	f383 8810 	msr	PRIMASK, r3
}
 8002c46:	46c0      	nop			@ (mov r8, r8)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	689a      	ldr	r2, [r3, #8]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	2101      	movs	r1, #1
 8002c54:	438a      	bics	r2, r1
 8002c56:	609a      	str	r2, [r3, #8]
 8002c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c5a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c5c:	6a3b      	ldr	r3, [r7, #32]
 8002c5e:	f383 8810 	msr	PRIMASK, r3
}
 8002c62:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2280      	movs	r2, #128	@ 0x80
 8002c68:	2120      	movs	r1, #32
 8002c6a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2278      	movs	r2, #120	@ 0x78
 8002c70:	2100      	movs	r1, #0
 8002c72:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002c74:	2303      	movs	r3, #3
 8002c76:	e011      	b.n	8002c9c <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2220      	movs	r2, #32
 8002c7c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2280      	movs	r2, #128	@ 0x80
 8002c82:	2120      	movs	r1, #32
 8002c84:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2278      	movs	r2, #120	@ 0x78
 8002c96:	2100      	movs	r1, #0
 8002c98:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c9a:	2300      	movs	r3, #0
}
 8002c9c:	0018      	movs	r0, r3
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	b010      	add	sp, #64	@ 0x40
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	01ffffff 	.word	0x01ffffff
 8002ca8:	fffffedf 	.word	0xfffffedf

08002cac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b084      	sub	sp, #16
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	60f8      	str	r0, [r7, #12]
 8002cb4:	60b9      	str	r1, [r7, #8]
 8002cb6:	603b      	str	r3, [r7, #0]
 8002cb8:	1dfb      	adds	r3, r7, #7
 8002cba:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cbc:	e051      	b.n	8002d62 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cbe:	69bb      	ldr	r3, [r7, #24]
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	d04e      	beq.n	8002d62 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cc4:	f7fe f95e 	bl	8000f84 <HAL_GetTick>
 8002cc8:	0002      	movs	r2, r0
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	69ba      	ldr	r2, [r7, #24]
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d302      	bcc.n	8002cda <UART_WaitOnFlagUntilTimeout+0x2e>
 8002cd4:	69bb      	ldr	r3, [r7, #24]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d101      	bne.n	8002cde <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	e051      	b.n	8002d82 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	2204      	movs	r2, #4
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	d03b      	beq.n	8002d62 <UART_WaitOnFlagUntilTimeout+0xb6>
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	2b80      	cmp	r3, #128	@ 0x80
 8002cee:	d038      	beq.n	8002d62 <UART_WaitOnFlagUntilTimeout+0xb6>
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	2b40      	cmp	r3, #64	@ 0x40
 8002cf4:	d035      	beq.n	8002d62 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	69db      	ldr	r3, [r3, #28]
 8002cfc:	2208      	movs	r2, #8
 8002cfe:	4013      	ands	r3, r2
 8002d00:	2b08      	cmp	r3, #8
 8002d02:	d111      	bne.n	8002d28 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	2208      	movs	r2, #8
 8002d0a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	0018      	movs	r0, r3
 8002d10:	f000 f83c 	bl	8002d8c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2284      	movs	r2, #132	@ 0x84
 8002d18:	2108      	movs	r1, #8
 8002d1a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	2278      	movs	r2, #120	@ 0x78
 8002d20:	2100      	movs	r1, #0
 8002d22:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002d24:	2301      	movs	r3, #1
 8002d26:	e02c      	b.n	8002d82 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	69da      	ldr	r2, [r3, #28]
 8002d2e:	2380      	movs	r3, #128	@ 0x80
 8002d30:	011b      	lsls	r3, r3, #4
 8002d32:	401a      	ands	r2, r3
 8002d34:	2380      	movs	r3, #128	@ 0x80
 8002d36:	011b      	lsls	r3, r3, #4
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d112      	bne.n	8002d62 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	2280      	movs	r2, #128	@ 0x80
 8002d42:	0112      	lsls	r2, r2, #4
 8002d44:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	0018      	movs	r0, r3
 8002d4a:	f000 f81f 	bl	8002d8c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	2284      	movs	r2, #132	@ 0x84
 8002d52:	2120      	movs	r1, #32
 8002d54:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	2278      	movs	r2, #120	@ 0x78
 8002d5a:	2100      	movs	r1, #0
 8002d5c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002d5e:	2303      	movs	r3, #3
 8002d60:	e00f      	b.n	8002d82 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	69db      	ldr	r3, [r3, #28]
 8002d68:	68ba      	ldr	r2, [r7, #8]
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	68ba      	ldr	r2, [r7, #8]
 8002d6e:	1ad3      	subs	r3, r2, r3
 8002d70:	425a      	negs	r2, r3
 8002d72:	4153      	adcs	r3, r2
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	001a      	movs	r2, r3
 8002d78:	1dfb      	adds	r3, r7, #7
 8002d7a:	781b      	ldrb	r3, [r3, #0]
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d09e      	beq.n	8002cbe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d80:	2300      	movs	r3, #0
}
 8002d82:	0018      	movs	r0, r3
 8002d84:	46bd      	mov	sp, r7
 8002d86:	b004      	add	sp, #16
 8002d88:	bd80      	pop	{r7, pc}
	...

08002d8c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b08e      	sub	sp, #56	@ 0x38
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d94:	f3ef 8310 	mrs	r3, PRIMASK
 8002d98:	617b      	str	r3, [r7, #20]
  return(result);
 8002d9a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d9e:	2301      	movs	r3, #1
 8002da0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002da2:	69bb      	ldr	r3, [r7, #24]
 8002da4:	f383 8810 	msr	PRIMASK, r3
}
 8002da8:	46c0      	nop			@ (mov r8, r8)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4926      	ldr	r1, [pc, #152]	@ (8002e50 <UART_EndRxTransfer+0xc4>)
 8002db6:	400a      	ands	r2, r1
 8002db8:	601a      	str	r2, [r3, #0]
 8002dba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dbc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dbe:	69fb      	ldr	r3, [r7, #28]
 8002dc0:	f383 8810 	msr	PRIMASK, r3
}
 8002dc4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002dc6:	f3ef 8310 	mrs	r3, PRIMASK
 8002dca:	623b      	str	r3, [r7, #32]
  return(result);
 8002dcc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dce:	633b      	str	r3, [r7, #48]	@ 0x30
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd6:	f383 8810 	msr	PRIMASK, r3
}
 8002dda:	46c0      	nop			@ (mov r8, r8)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	689a      	ldr	r2, [r3, #8]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	2101      	movs	r1, #1
 8002de8:	438a      	bics	r2, r1
 8002dea:	609a      	str	r2, [r3, #8]
 8002dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dee:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002df2:	f383 8810 	msr	PRIMASK, r3
}
 8002df6:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d118      	bne.n	8002e32 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e00:	f3ef 8310 	mrs	r3, PRIMASK
 8002e04:	60bb      	str	r3, [r7, #8]
  return(result);
 8002e06:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	f383 8810 	msr	PRIMASK, r3
}
 8002e14:	46c0      	nop			@ (mov r8, r8)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	2110      	movs	r1, #16
 8002e22:	438a      	bics	r2, r1
 8002e24:	601a      	str	r2, [r3, #0]
 8002e26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e28:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	f383 8810 	msr	PRIMASK, r3
}
 8002e30:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2280      	movs	r2, #128	@ 0x80
 8002e36:	2120      	movs	r1, #32
 8002e38:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2200      	movs	r2, #0
 8002e44:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002e46:	46c0      	nop			@ (mov r8, r8)
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	b00e      	add	sp, #56	@ 0x38
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	46c0      	nop			@ (mov r8, r8)
 8002e50:	fffffedf 	.word	0xfffffedf

08002e54 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b084      	sub	sp, #16
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e60:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	225a      	movs	r2, #90	@ 0x5a
 8002e66:	2100      	movs	r1, #0
 8002e68:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	2252      	movs	r2, #82	@ 0x52
 8002e6e:	2100      	movs	r1, #0
 8002e70:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	0018      	movs	r0, r3
 8002e76:	f7ff fc69 	bl	800274c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002e7a:	46c0      	nop			@ (mov r8, r8)
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	b004      	add	sp, #16
 8002e80:	bd80      	pop	{r7, pc}

08002e82 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002e82:	b580      	push	{r7, lr}
 8002e84:	b086      	sub	sp, #24
 8002e86:	af00      	add	r7, sp, #0
 8002e88:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e8a:	f3ef 8310 	mrs	r3, PRIMASK
 8002e8e:	60bb      	str	r3, [r7, #8]
  return(result);
 8002e90:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002e92:	617b      	str	r3, [r7, #20]
 8002e94:	2301      	movs	r3, #1
 8002e96:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	f383 8810 	msr	PRIMASK, r3
}
 8002e9e:	46c0      	nop			@ (mov r8, r8)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	2140      	movs	r1, #64	@ 0x40
 8002eac:	438a      	bics	r2, r1
 8002eae:	601a      	str	r2, [r3, #0]
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eb4:	693b      	ldr	r3, [r7, #16]
 8002eb6:	f383 8810 	msr	PRIMASK, r3
}
 8002eba:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2220      	movs	r2, #32
 8002ec0:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	0018      	movs	r0, r3
 8002ecc:	f7ff fc36 	bl	800273c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002ed0:	46c0      	nop			@ (mov r8, r8)
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	b006      	add	sp, #24
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b082      	sub	sp, #8
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8002ee0:	46c0      	nop			@ (mov r8, r8)
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	b002      	add	sp, #8
 8002ee6:	bd80      	pop	{r7, pc}

08002ee8 <srand>:
 8002ee8:	4b11      	ldr	r3, [pc, #68]	@ (8002f30 <srand+0x48>)
 8002eea:	b570      	push	{r4, r5, r6, lr}
 8002eec:	681d      	ldr	r5, [r3, #0]
 8002eee:	0004      	movs	r4, r0
 8002ef0:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d116      	bne.n	8002f24 <srand+0x3c>
 8002ef6:	2018      	movs	r0, #24
 8002ef8:	f000 fa60 	bl	80033bc <malloc>
 8002efc:	1e02      	subs	r2, r0, #0
 8002efe:	6328      	str	r0, [r5, #48]	@ 0x30
 8002f00:	d104      	bne.n	8002f0c <srand+0x24>
 8002f02:	2146      	movs	r1, #70	@ 0x46
 8002f04:	4b0b      	ldr	r3, [pc, #44]	@ (8002f34 <srand+0x4c>)
 8002f06:	480c      	ldr	r0, [pc, #48]	@ (8002f38 <srand+0x50>)
 8002f08:	f000 f9f0 	bl	80032ec <__assert_func>
 8002f0c:	4b0b      	ldr	r3, [pc, #44]	@ (8002f3c <srand+0x54>)
 8002f0e:	2100      	movs	r1, #0
 8002f10:	6003      	str	r3, [r0, #0]
 8002f12:	4b0b      	ldr	r3, [pc, #44]	@ (8002f40 <srand+0x58>)
 8002f14:	6043      	str	r3, [r0, #4]
 8002f16:	4b0b      	ldr	r3, [pc, #44]	@ (8002f44 <srand+0x5c>)
 8002f18:	6083      	str	r3, [r0, #8]
 8002f1a:	230b      	movs	r3, #11
 8002f1c:	8183      	strh	r3, [r0, #12]
 8002f1e:	2001      	movs	r0, #1
 8002f20:	6110      	str	r0, [r2, #16]
 8002f22:	6151      	str	r1, [r2, #20]
 8002f24:	2200      	movs	r2, #0
 8002f26:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8002f28:	611c      	str	r4, [r3, #16]
 8002f2a:	615a      	str	r2, [r3, #20]
 8002f2c:	bd70      	pop	{r4, r5, r6, pc}
 8002f2e:	46c0      	nop			@ (mov r8, r8)
 8002f30:	20000018 	.word	0x20000018
 8002f34:	08003fc4 	.word	0x08003fc4
 8002f38:	08003fdb 	.word	0x08003fdb
 8002f3c:	abcd330e 	.word	0xabcd330e
 8002f40:	e66d1234 	.word	0xe66d1234
 8002f44:	0005deec 	.word	0x0005deec

08002f48 <rand>:
 8002f48:	4b16      	ldr	r3, [pc, #88]	@ (8002fa4 <rand+0x5c>)
 8002f4a:	b510      	push	{r4, lr}
 8002f4c:	681c      	ldr	r4, [r3, #0]
 8002f4e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d116      	bne.n	8002f82 <rand+0x3a>
 8002f54:	2018      	movs	r0, #24
 8002f56:	f000 fa31 	bl	80033bc <malloc>
 8002f5a:	1e02      	subs	r2, r0, #0
 8002f5c:	6320      	str	r0, [r4, #48]	@ 0x30
 8002f5e:	d104      	bne.n	8002f6a <rand+0x22>
 8002f60:	2152      	movs	r1, #82	@ 0x52
 8002f62:	4b11      	ldr	r3, [pc, #68]	@ (8002fa8 <rand+0x60>)
 8002f64:	4811      	ldr	r0, [pc, #68]	@ (8002fac <rand+0x64>)
 8002f66:	f000 f9c1 	bl	80032ec <__assert_func>
 8002f6a:	4b11      	ldr	r3, [pc, #68]	@ (8002fb0 <rand+0x68>)
 8002f6c:	2100      	movs	r1, #0
 8002f6e:	6003      	str	r3, [r0, #0]
 8002f70:	4b10      	ldr	r3, [pc, #64]	@ (8002fb4 <rand+0x6c>)
 8002f72:	6043      	str	r3, [r0, #4]
 8002f74:	4b10      	ldr	r3, [pc, #64]	@ (8002fb8 <rand+0x70>)
 8002f76:	6083      	str	r3, [r0, #8]
 8002f78:	230b      	movs	r3, #11
 8002f7a:	8183      	strh	r3, [r0, #12]
 8002f7c:	2001      	movs	r0, #1
 8002f7e:	6110      	str	r0, [r2, #16]
 8002f80:	6151      	str	r1, [r2, #20]
 8002f82:	6b24      	ldr	r4, [r4, #48]	@ 0x30
 8002f84:	4a0d      	ldr	r2, [pc, #52]	@ (8002fbc <rand+0x74>)
 8002f86:	6920      	ldr	r0, [r4, #16]
 8002f88:	6961      	ldr	r1, [r4, #20]
 8002f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8002fc0 <rand+0x78>)
 8002f8c:	f7fd fa3c 	bl	8000408 <__aeabi_lmul>
 8002f90:	2201      	movs	r2, #1
 8002f92:	2300      	movs	r3, #0
 8002f94:	1880      	adds	r0, r0, r2
 8002f96:	4159      	adcs	r1, r3
 8002f98:	6120      	str	r0, [r4, #16]
 8002f9a:	6161      	str	r1, [r4, #20]
 8002f9c:	0048      	lsls	r0, r1, #1
 8002f9e:	0840      	lsrs	r0, r0, #1
 8002fa0:	bd10      	pop	{r4, pc}
 8002fa2:	46c0      	nop			@ (mov r8, r8)
 8002fa4:	20000018 	.word	0x20000018
 8002fa8:	08003fc4 	.word	0x08003fc4
 8002fac:	08003fdb 	.word	0x08003fdb
 8002fb0:	abcd330e 	.word	0xabcd330e
 8002fb4:	e66d1234 	.word	0xe66d1234
 8002fb8:	0005deec 	.word	0x0005deec
 8002fbc:	4c957f2d 	.word	0x4c957f2d
 8002fc0:	5851f42d 	.word	0x5851f42d

08002fc4 <std>:
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	b510      	push	{r4, lr}
 8002fc8:	0004      	movs	r4, r0
 8002fca:	6003      	str	r3, [r0, #0]
 8002fcc:	6043      	str	r3, [r0, #4]
 8002fce:	6083      	str	r3, [r0, #8]
 8002fd0:	8181      	strh	r1, [r0, #12]
 8002fd2:	6643      	str	r3, [r0, #100]	@ 0x64
 8002fd4:	81c2      	strh	r2, [r0, #14]
 8002fd6:	6103      	str	r3, [r0, #16]
 8002fd8:	6143      	str	r3, [r0, #20]
 8002fda:	6183      	str	r3, [r0, #24]
 8002fdc:	0019      	movs	r1, r3
 8002fde:	2208      	movs	r2, #8
 8002fe0:	305c      	adds	r0, #92	@ 0x5c
 8002fe2:	f000 f8ff 	bl	80031e4 <memset>
 8002fe6:	4b0b      	ldr	r3, [pc, #44]	@ (8003014 <std+0x50>)
 8002fe8:	6224      	str	r4, [r4, #32]
 8002fea:	6263      	str	r3, [r4, #36]	@ 0x24
 8002fec:	4b0a      	ldr	r3, [pc, #40]	@ (8003018 <std+0x54>)
 8002fee:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002ff0:	4b0a      	ldr	r3, [pc, #40]	@ (800301c <std+0x58>)
 8002ff2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002ff4:	4b0a      	ldr	r3, [pc, #40]	@ (8003020 <std+0x5c>)
 8002ff6:	6323      	str	r3, [r4, #48]	@ 0x30
 8002ff8:	4b0a      	ldr	r3, [pc, #40]	@ (8003024 <std+0x60>)
 8002ffa:	429c      	cmp	r4, r3
 8002ffc:	d005      	beq.n	800300a <std+0x46>
 8002ffe:	4b0a      	ldr	r3, [pc, #40]	@ (8003028 <std+0x64>)
 8003000:	429c      	cmp	r4, r3
 8003002:	d002      	beq.n	800300a <std+0x46>
 8003004:	4b09      	ldr	r3, [pc, #36]	@ (800302c <std+0x68>)
 8003006:	429c      	cmp	r4, r3
 8003008:	d103      	bne.n	8003012 <std+0x4e>
 800300a:	0020      	movs	r0, r4
 800300c:	3058      	adds	r0, #88	@ 0x58
 800300e:	f000 f969 	bl	80032e4 <__retarget_lock_init_recursive>
 8003012:	bd10      	pop	{r4, pc}
 8003014:	0800314d 	.word	0x0800314d
 8003018:	08003175 	.word	0x08003175
 800301c:	080031ad 	.word	0x080031ad
 8003020:	080031d9 	.word	0x080031d9
 8003024:	2000033c 	.word	0x2000033c
 8003028:	200003a4 	.word	0x200003a4
 800302c:	2000040c 	.word	0x2000040c

08003030 <stdio_exit_handler>:
 8003030:	b510      	push	{r4, lr}
 8003032:	4a03      	ldr	r2, [pc, #12]	@ (8003040 <stdio_exit_handler+0x10>)
 8003034:	4903      	ldr	r1, [pc, #12]	@ (8003044 <stdio_exit_handler+0x14>)
 8003036:	4804      	ldr	r0, [pc, #16]	@ (8003048 <stdio_exit_handler+0x18>)
 8003038:	f000 f86c 	bl	8003114 <_fwalk_sglue>
 800303c:	bd10      	pop	{r4, pc}
 800303e:	46c0      	nop			@ (mov r8, r8)
 8003040:	2000000c 	.word	0x2000000c
 8003044:	08003641 	.word	0x08003641
 8003048:	2000001c 	.word	0x2000001c

0800304c <cleanup_stdio>:
 800304c:	6841      	ldr	r1, [r0, #4]
 800304e:	4b0b      	ldr	r3, [pc, #44]	@ (800307c <cleanup_stdio+0x30>)
 8003050:	b510      	push	{r4, lr}
 8003052:	0004      	movs	r4, r0
 8003054:	4299      	cmp	r1, r3
 8003056:	d001      	beq.n	800305c <cleanup_stdio+0x10>
 8003058:	f000 faf2 	bl	8003640 <_fflush_r>
 800305c:	68a1      	ldr	r1, [r4, #8]
 800305e:	4b08      	ldr	r3, [pc, #32]	@ (8003080 <cleanup_stdio+0x34>)
 8003060:	4299      	cmp	r1, r3
 8003062:	d002      	beq.n	800306a <cleanup_stdio+0x1e>
 8003064:	0020      	movs	r0, r4
 8003066:	f000 faeb 	bl	8003640 <_fflush_r>
 800306a:	68e1      	ldr	r1, [r4, #12]
 800306c:	4b05      	ldr	r3, [pc, #20]	@ (8003084 <cleanup_stdio+0x38>)
 800306e:	4299      	cmp	r1, r3
 8003070:	d002      	beq.n	8003078 <cleanup_stdio+0x2c>
 8003072:	0020      	movs	r0, r4
 8003074:	f000 fae4 	bl	8003640 <_fflush_r>
 8003078:	bd10      	pop	{r4, pc}
 800307a:	46c0      	nop			@ (mov r8, r8)
 800307c:	2000033c 	.word	0x2000033c
 8003080:	200003a4 	.word	0x200003a4
 8003084:	2000040c 	.word	0x2000040c

08003088 <global_stdio_init.part.0>:
 8003088:	b510      	push	{r4, lr}
 800308a:	4b09      	ldr	r3, [pc, #36]	@ (80030b0 <global_stdio_init.part.0+0x28>)
 800308c:	4a09      	ldr	r2, [pc, #36]	@ (80030b4 <global_stdio_init.part.0+0x2c>)
 800308e:	2104      	movs	r1, #4
 8003090:	601a      	str	r2, [r3, #0]
 8003092:	4809      	ldr	r0, [pc, #36]	@ (80030b8 <global_stdio_init.part.0+0x30>)
 8003094:	2200      	movs	r2, #0
 8003096:	f7ff ff95 	bl	8002fc4 <std>
 800309a:	2201      	movs	r2, #1
 800309c:	2109      	movs	r1, #9
 800309e:	4807      	ldr	r0, [pc, #28]	@ (80030bc <global_stdio_init.part.0+0x34>)
 80030a0:	f7ff ff90 	bl	8002fc4 <std>
 80030a4:	2202      	movs	r2, #2
 80030a6:	2112      	movs	r1, #18
 80030a8:	4805      	ldr	r0, [pc, #20]	@ (80030c0 <global_stdio_init.part.0+0x38>)
 80030aa:	f7ff ff8b 	bl	8002fc4 <std>
 80030ae:	bd10      	pop	{r4, pc}
 80030b0:	20000474 	.word	0x20000474
 80030b4:	08003031 	.word	0x08003031
 80030b8:	2000033c 	.word	0x2000033c
 80030bc:	200003a4 	.word	0x200003a4
 80030c0:	2000040c 	.word	0x2000040c

080030c4 <__sfp_lock_acquire>:
 80030c4:	b510      	push	{r4, lr}
 80030c6:	4802      	ldr	r0, [pc, #8]	@ (80030d0 <__sfp_lock_acquire+0xc>)
 80030c8:	f000 f90d 	bl	80032e6 <__retarget_lock_acquire_recursive>
 80030cc:	bd10      	pop	{r4, pc}
 80030ce:	46c0      	nop			@ (mov r8, r8)
 80030d0:	2000047d 	.word	0x2000047d

080030d4 <__sfp_lock_release>:
 80030d4:	b510      	push	{r4, lr}
 80030d6:	4802      	ldr	r0, [pc, #8]	@ (80030e0 <__sfp_lock_release+0xc>)
 80030d8:	f000 f906 	bl	80032e8 <__retarget_lock_release_recursive>
 80030dc:	bd10      	pop	{r4, pc}
 80030de:	46c0      	nop			@ (mov r8, r8)
 80030e0:	2000047d 	.word	0x2000047d

080030e4 <__sinit>:
 80030e4:	b510      	push	{r4, lr}
 80030e6:	0004      	movs	r4, r0
 80030e8:	f7ff ffec 	bl	80030c4 <__sfp_lock_acquire>
 80030ec:	6a23      	ldr	r3, [r4, #32]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d002      	beq.n	80030f8 <__sinit+0x14>
 80030f2:	f7ff ffef 	bl	80030d4 <__sfp_lock_release>
 80030f6:	bd10      	pop	{r4, pc}
 80030f8:	4b04      	ldr	r3, [pc, #16]	@ (800310c <__sinit+0x28>)
 80030fa:	6223      	str	r3, [r4, #32]
 80030fc:	4b04      	ldr	r3, [pc, #16]	@ (8003110 <__sinit+0x2c>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d1f6      	bne.n	80030f2 <__sinit+0xe>
 8003104:	f7ff ffc0 	bl	8003088 <global_stdio_init.part.0>
 8003108:	e7f3      	b.n	80030f2 <__sinit+0xe>
 800310a:	46c0      	nop			@ (mov r8, r8)
 800310c:	0800304d 	.word	0x0800304d
 8003110:	20000474 	.word	0x20000474

08003114 <_fwalk_sglue>:
 8003114:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003116:	0014      	movs	r4, r2
 8003118:	2600      	movs	r6, #0
 800311a:	9000      	str	r0, [sp, #0]
 800311c:	9101      	str	r1, [sp, #4]
 800311e:	68a5      	ldr	r5, [r4, #8]
 8003120:	6867      	ldr	r7, [r4, #4]
 8003122:	3f01      	subs	r7, #1
 8003124:	d504      	bpl.n	8003130 <_fwalk_sglue+0x1c>
 8003126:	6824      	ldr	r4, [r4, #0]
 8003128:	2c00      	cmp	r4, #0
 800312a:	d1f8      	bne.n	800311e <_fwalk_sglue+0xa>
 800312c:	0030      	movs	r0, r6
 800312e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003130:	89ab      	ldrh	r3, [r5, #12]
 8003132:	2b01      	cmp	r3, #1
 8003134:	d908      	bls.n	8003148 <_fwalk_sglue+0x34>
 8003136:	220e      	movs	r2, #14
 8003138:	5eab      	ldrsh	r3, [r5, r2]
 800313a:	3301      	adds	r3, #1
 800313c:	d004      	beq.n	8003148 <_fwalk_sglue+0x34>
 800313e:	0029      	movs	r1, r5
 8003140:	9800      	ldr	r0, [sp, #0]
 8003142:	9b01      	ldr	r3, [sp, #4]
 8003144:	4798      	blx	r3
 8003146:	4306      	orrs	r6, r0
 8003148:	3568      	adds	r5, #104	@ 0x68
 800314a:	e7ea      	b.n	8003122 <_fwalk_sglue+0xe>

0800314c <__sread>:
 800314c:	b570      	push	{r4, r5, r6, lr}
 800314e:	000c      	movs	r4, r1
 8003150:	250e      	movs	r5, #14
 8003152:	5f49      	ldrsh	r1, [r1, r5]
 8003154:	f000 f874 	bl	8003240 <_read_r>
 8003158:	2800      	cmp	r0, #0
 800315a:	db03      	blt.n	8003164 <__sread+0x18>
 800315c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800315e:	181b      	adds	r3, r3, r0
 8003160:	6563      	str	r3, [r4, #84]	@ 0x54
 8003162:	bd70      	pop	{r4, r5, r6, pc}
 8003164:	89a3      	ldrh	r3, [r4, #12]
 8003166:	4a02      	ldr	r2, [pc, #8]	@ (8003170 <__sread+0x24>)
 8003168:	4013      	ands	r3, r2
 800316a:	81a3      	strh	r3, [r4, #12]
 800316c:	e7f9      	b.n	8003162 <__sread+0x16>
 800316e:	46c0      	nop			@ (mov r8, r8)
 8003170:	ffffefff 	.word	0xffffefff

08003174 <__swrite>:
 8003174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003176:	001f      	movs	r7, r3
 8003178:	898b      	ldrh	r3, [r1, #12]
 800317a:	0005      	movs	r5, r0
 800317c:	000c      	movs	r4, r1
 800317e:	0016      	movs	r6, r2
 8003180:	05db      	lsls	r3, r3, #23
 8003182:	d505      	bpl.n	8003190 <__swrite+0x1c>
 8003184:	230e      	movs	r3, #14
 8003186:	5ec9      	ldrsh	r1, [r1, r3]
 8003188:	2200      	movs	r2, #0
 800318a:	2302      	movs	r3, #2
 800318c:	f000 f844 	bl	8003218 <_lseek_r>
 8003190:	89a3      	ldrh	r3, [r4, #12]
 8003192:	4a05      	ldr	r2, [pc, #20]	@ (80031a8 <__swrite+0x34>)
 8003194:	0028      	movs	r0, r5
 8003196:	4013      	ands	r3, r2
 8003198:	81a3      	strh	r3, [r4, #12]
 800319a:	0032      	movs	r2, r6
 800319c:	230e      	movs	r3, #14
 800319e:	5ee1      	ldrsh	r1, [r4, r3]
 80031a0:	003b      	movs	r3, r7
 80031a2:	f000 f861 	bl	8003268 <_write_r>
 80031a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031a8:	ffffefff 	.word	0xffffefff

080031ac <__sseek>:
 80031ac:	b570      	push	{r4, r5, r6, lr}
 80031ae:	000c      	movs	r4, r1
 80031b0:	250e      	movs	r5, #14
 80031b2:	5f49      	ldrsh	r1, [r1, r5]
 80031b4:	f000 f830 	bl	8003218 <_lseek_r>
 80031b8:	89a3      	ldrh	r3, [r4, #12]
 80031ba:	1c42      	adds	r2, r0, #1
 80031bc:	d103      	bne.n	80031c6 <__sseek+0x1a>
 80031be:	4a05      	ldr	r2, [pc, #20]	@ (80031d4 <__sseek+0x28>)
 80031c0:	4013      	ands	r3, r2
 80031c2:	81a3      	strh	r3, [r4, #12]
 80031c4:	bd70      	pop	{r4, r5, r6, pc}
 80031c6:	2280      	movs	r2, #128	@ 0x80
 80031c8:	0152      	lsls	r2, r2, #5
 80031ca:	4313      	orrs	r3, r2
 80031cc:	81a3      	strh	r3, [r4, #12]
 80031ce:	6560      	str	r0, [r4, #84]	@ 0x54
 80031d0:	e7f8      	b.n	80031c4 <__sseek+0x18>
 80031d2:	46c0      	nop			@ (mov r8, r8)
 80031d4:	ffffefff 	.word	0xffffefff

080031d8 <__sclose>:
 80031d8:	b510      	push	{r4, lr}
 80031da:	230e      	movs	r3, #14
 80031dc:	5ec9      	ldrsh	r1, [r1, r3]
 80031de:	f000 f809 	bl	80031f4 <_close_r>
 80031e2:	bd10      	pop	{r4, pc}

080031e4 <memset>:
 80031e4:	0003      	movs	r3, r0
 80031e6:	1882      	adds	r2, r0, r2
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d100      	bne.n	80031ee <memset+0xa>
 80031ec:	4770      	bx	lr
 80031ee:	7019      	strb	r1, [r3, #0]
 80031f0:	3301      	adds	r3, #1
 80031f2:	e7f9      	b.n	80031e8 <memset+0x4>

080031f4 <_close_r>:
 80031f4:	2300      	movs	r3, #0
 80031f6:	b570      	push	{r4, r5, r6, lr}
 80031f8:	4d06      	ldr	r5, [pc, #24]	@ (8003214 <_close_r+0x20>)
 80031fa:	0004      	movs	r4, r0
 80031fc:	0008      	movs	r0, r1
 80031fe:	602b      	str	r3, [r5, #0]
 8003200:	f7fd fdd4 	bl	8000dac <_close>
 8003204:	1c43      	adds	r3, r0, #1
 8003206:	d103      	bne.n	8003210 <_close_r+0x1c>
 8003208:	682b      	ldr	r3, [r5, #0]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d000      	beq.n	8003210 <_close_r+0x1c>
 800320e:	6023      	str	r3, [r4, #0]
 8003210:	bd70      	pop	{r4, r5, r6, pc}
 8003212:	46c0      	nop			@ (mov r8, r8)
 8003214:	20000478 	.word	0x20000478

08003218 <_lseek_r>:
 8003218:	b570      	push	{r4, r5, r6, lr}
 800321a:	0004      	movs	r4, r0
 800321c:	0008      	movs	r0, r1
 800321e:	0011      	movs	r1, r2
 8003220:	001a      	movs	r2, r3
 8003222:	2300      	movs	r3, #0
 8003224:	4d05      	ldr	r5, [pc, #20]	@ (800323c <_lseek_r+0x24>)
 8003226:	602b      	str	r3, [r5, #0]
 8003228:	f7fd fde1 	bl	8000dee <_lseek>
 800322c:	1c43      	adds	r3, r0, #1
 800322e:	d103      	bne.n	8003238 <_lseek_r+0x20>
 8003230:	682b      	ldr	r3, [r5, #0]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d000      	beq.n	8003238 <_lseek_r+0x20>
 8003236:	6023      	str	r3, [r4, #0]
 8003238:	bd70      	pop	{r4, r5, r6, pc}
 800323a:	46c0      	nop			@ (mov r8, r8)
 800323c:	20000478 	.word	0x20000478

08003240 <_read_r>:
 8003240:	b570      	push	{r4, r5, r6, lr}
 8003242:	0004      	movs	r4, r0
 8003244:	0008      	movs	r0, r1
 8003246:	0011      	movs	r1, r2
 8003248:	001a      	movs	r2, r3
 800324a:	2300      	movs	r3, #0
 800324c:	4d05      	ldr	r5, [pc, #20]	@ (8003264 <_read_r+0x24>)
 800324e:	602b      	str	r3, [r5, #0]
 8003250:	f7fd fd73 	bl	8000d3a <_read>
 8003254:	1c43      	adds	r3, r0, #1
 8003256:	d103      	bne.n	8003260 <_read_r+0x20>
 8003258:	682b      	ldr	r3, [r5, #0]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d000      	beq.n	8003260 <_read_r+0x20>
 800325e:	6023      	str	r3, [r4, #0]
 8003260:	bd70      	pop	{r4, r5, r6, pc}
 8003262:	46c0      	nop			@ (mov r8, r8)
 8003264:	20000478 	.word	0x20000478

08003268 <_write_r>:
 8003268:	b570      	push	{r4, r5, r6, lr}
 800326a:	0004      	movs	r4, r0
 800326c:	0008      	movs	r0, r1
 800326e:	0011      	movs	r1, r2
 8003270:	001a      	movs	r2, r3
 8003272:	2300      	movs	r3, #0
 8003274:	4d05      	ldr	r5, [pc, #20]	@ (800328c <_write_r+0x24>)
 8003276:	602b      	str	r3, [r5, #0]
 8003278:	f7fd fd7c 	bl	8000d74 <_write>
 800327c:	1c43      	adds	r3, r0, #1
 800327e:	d103      	bne.n	8003288 <_write_r+0x20>
 8003280:	682b      	ldr	r3, [r5, #0]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d000      	beq.n	8003288 <_write_r+0x20>
 8003286:	6023      	str	r3, [r4, #0]
 8003288:	bd70      	pop	{r4, r5, r6, pc}
 800328a:	46c0      	nop			@ (mov r8, r8)
 800328c:	20000478 	.word	0x20000478

08003290 <__errno>:
 8003290:	4b01      	ldr	r3, [pc, #4]	@ (8003298 <__errno+0x8>)
 8003292:	6818      	ldr	r0, [r3, #0]
 8003294:	4770      	bx	lr
 8003296:	46c0      	nop			@ (mov r8, r8)
 8003298:	20000018 	.word	0x20000018

0800329c <__libc_init_array>:
 800329c:	b570      	push	{r4, r5, r6, lr}
 800329e:	2600      	movs	r6, #0
 80032a0:	4c0c      	ldr	r4, [pc, #48]	@ (80032d4 <__libc_init_array+0x38>)
 80032a2:	4d0d      	ldr	r5, [pc, #52]	@ (80032d8 <__libc_init_array+0x3c>)
 80032a4:	1b64      	subs	r4, r4, r5
 80032a6:	10a4      	asrs	r4, r4, #2
 80032a8:	42a6      	cmp	r6, r4
 80032aa:	d109      	bne.n	80032c0 <__libc_init_array+0x24>
 80032ac:	2600      	movs	r6, #0
 80032ae:	f000 fe61 	bl	8003f74 <_init>
 80032b2:	4c0a      	ldr	r4, [pc, #40]	@ (80032dc <__libc_init_array+0x40>)
 80032b4:	4d0a      	ldr	r5, [pc, #40]	@ (80032e0 <__libc_init_array+0x44>)
 80032b6:	1b64      	subs	r4, r4, r5
 80032b8:	10a4      	asrs	r4, r4, #2
 80032ba:	42a6      	cmp	r6, r4
 80032bc:	d105      	bne.n	80032ca <__libc_init_array+0x2e>
 80032be:	bd70      	pop	{r4, r5, r6, pc}
 80032c0:	00b3      	lsls	r3, r6, #2
 80032c2:	58eb      	ldr	r3, [r5, r3]
 80032c4:	4798      	blx	r3
 80032c6:	3601      	adds	r6, #1
 80032c8:	e7ee      	b.n	80032a8 <__libc_init_array+0xc>
 80032ca:	00b3      	lsls	r3, r6, #2
 80032cc:	58eb      	ldr	r3, [r5, r3]
 80032ce:	4798      	blx	r3
 80032d0:	3601      	adds	r6, #1
 80032d2:	e7f2      	b.n	80032ba <__libc_init_array+0x1e>
 80032d4:	080040a4 	.word	0x080040a4
 80032d8:	080040a4 	.word	0x080040a4
 80032dc:	080040a8 	.word	0x080040a8
 80032e0:	080040a4 	.word	0x080040a4

080032e4 <__retarget_lock_init_recursive>:
 80032e4:	4770      	bx	lr

080032e6 <__retarget_lock_acquire_recursive>:
 80032e6:	4770      	bx	lr

080032e8 <__retarget_lock_release_recursive>:
 80032e8:	4770      	bx	lr
	...

080032ec <__assert_func>:
 80032ec:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80032ee:	0014      	movs	r4, r2
 80032f0:	001a      	movs	r2, r3
 80032f2:	4b09      	ldr	r3, [pc, #36]	@ (8003318 <__assert_func+0x2c>)
 80032f4:	0005      	movs	r5, r0
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	000e      	movs	r6, r1
 80032fa:	68d8      	ldr	r0, [r3, #12]
 80032fc:	4b07      	ldr	r3, [pc, #28]	@ (800331c <__assert_func+0x30>)
 80032fe:	2c00      	cmp	r4, #0
 8003300:	d101      	bne.n	8003306 <__assert_func+0x1a>
 8003302:	4b07      	ldr	r3, [pc, #28]	@ (8003320 <__assert_func+0x34>)
 8003304:	001c      	movs	r4, r3
 8003306:	4907      	ldr	r1, [pc, #28]	@ (8003324 <__assert_func+0x38>)
 8003308:	9301      	str	r3, [sp, #4]
 800330a:	9402      	str	r4, [sp, #8]
 800330c:	002b      	movs	r3, r5
 800330e:	9600      	str	r6, [sp, #0]
 8003310:	f000 f9c2 	bl	8003698 <fiprintf>
 8003314:	f000 f9e2 	bl	80036dc <abort>
 8003318:	20000018 	.word	0x20000018
 800331c:	08004033 	.word	0x08004033
 8003320:	0800406e 	.word	0x0800406e
 8003324:	08004040 	.word	0x08004040

08003328 <_free_r>:
 8003328:	b570      	push	{r4, r5, r6, lr}
 800332a:	0005      	movs	r5, r0
 800332c:	1e0c      	subs	r4, r1, #0
 800332e:	d010      	beq.n	8003352 <_free_r+0x2a>
 8003330:	3c04      	subs	r4, #4
 8003332:	6823      	ldr	r3, [r4, #0]
 8003334:	2b00      	cmp	r3, #0
 8003336:	da00      	bge.n	800333a <_free_r+0x12>
 8003338:	18e4      	adds	r4, r4, r3
 800333a:	0028      	movs	r0, r5
 800333c:	f000 f8ea 	bl	8003514 <__malloc_lock>
 8003340:	4a1d      	ldr	r2, [pc, #116]	@ (80033b8 <_free_r+0x90>)
 8003342:	6813      	ldr	r3, [r2, #0]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d105      	bne.n	8003354 <_free_r+0x2c>
 8003348:	6063      	str	r3, [r4, #4]
 800334a:	6014      	str	r4, [r2, #0]
 800334c:	0028      	movs	r0, r5
 800334e:	f000 f8e9 	bl	8003524 <__malloc_unlock>
 8003352:	bd70      	pop	{r4, r5, r6, pc}
 8003354:	42a3      	cmp	r3, r4
 8003356:	d908      	bls.n	800336a <_free_r+0x42>
 8003358:	6820      	ldr	r0, [r4, #0]
 800335a:	1821      	adds	r1, r4, r0
 800335c:	428b      	cmp	r3, r1
 800335e:	d1f3      	bne.n	8003348 <_free_r+0x20>
 8003360:	6819      	ldr	r1, [r3, #0]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	1809      	adds	r1, r1, r0
 8003366:	6021      	str	r1, [r4, #0]
 8003368:	e7ee      	b.n	8003348 <_free_r+0x20>
 800336a:	001a      	movs	r2, r3
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d001      	beq.n	8003376 <_free_r+0x4e>
 8003372:	42a3      	cmp	r3, r4
 8003374:	d9f9      	bls.n	800336a <_free_r+0x42>
 8003376:	6811      	ldr	r1, [r2, #0]
 8003378:	1850      	adds	r0, r2, r1
 800337a:	42a0      	cmp	r0, r4
 800337c:	d10b      	bne.n	8003396 <_free_r+0x6e>
 800337e:	6820      	ldr	r0, [r4, #0]
 8003380:	1809      	adds	r1, r1, r0
 8003382:	1850      	adds	r0, r2, r1
 8003384:	6011      	str	r1, [r2, #0]
 8003386:	4283      	cmp	r3, r0
 8003388:	d1e0      	bne.n	800334c <_free_r+0x24>
 800338a:	6818      	ldr	r0, [r3, #0]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	1841      	adds	r1, r0, r1
 8003390:	6011      	str	r1, [r2, #0]
 8003392:	6053      	str	r3, [r2, #4]
 8003394:	e7da      	b.n	800334c <_free_r+0x24>
 8003396:	42a0      	cmp	r0, r4
 8003398:	d902      	bls.n	80033a0 <_free_r+0x78>
 800339a:	230c      	movs	r3, #12
 800339c:	602b      	str	r3, [r5, #0]
 800339e:	e7d5      	b.n	800334c <_free_r+0x24>
 80033a0:	6820      	ldr	r0, [r4, #0]
 80033a2:	1821      	adds	r1, r4, r0
 80033a4:	428b      	cmp	r3, r1
 80033a6:	d103      	bne.n	80033b0 <_free_r+0x88>
 80033a8:	6819      	ldr	r1, [r3, #0]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	1809      	adds	r1, r1, r0
 80033ae:	6021      	str	r1, [r4, #0]
 80033b0:	6063      	str	r3, [r4, #4]
 80033b2:	6054      	str	r4, [r2, #4]
 80033b4:	e7ca      	b.n	800334c <_free_r+0x24>
 80033b6:	46c0      	nop			@ (mov r8, r8)
 80033b8:	20000484 	.word	0x20000484

080033bc <malloc>:
 80033bc:	b510      	push	{r4, lr}
 80033be:	4b03      	ldr	r3, [pc, #12]	@ (80033cc <malloc+0x10>)
 80033c0:	0001      	movs	r1, r0
 80033c2:	6818      	ldr	r0, [r3, #0]
 80033c4:	f000 f826 	bl	8003414 <_malloc_r>
 80033c8:	bd10      	pop	{r4, pc}
 80033ca:	46c0      	nop			@ (mov r8, r8)
 80033cc:	20000018 	.word	0x20000018

080033d0 <sbrk_aligned>:
 80033d0:	b570      	push	{r4, r5, r6, lr}
 80033d2:	4e0f      	ldr	r6, [pc, #60]	@ (8003410 <sbrk_aligned+0x40>)
 80033d4:	000d      	movs	r5, r1
 80033d6:	6831      	ldr	r1, [r6, #0]
 80033d8:	0004      	movs	r4, r0
 80033da:	2900      	cmp	r1, #0
 80033dc:	d102      	bne.n	80033e4 <sbrk_aligned+0x14>
 80033de:	f000 f96b 	bl	80036b8 <_sbrk_r>
 80033e2:	6030      	str	r0, [r6, #0]
 80033e4:	0029      	movs	r1, r5
 80033e6:	0020      	movs	r0, r4
 80033e8:	f000 f966 	bl	80036b8 <_sbrk_r>
 80033ec:	1c43      	adds	r3, r0, #1
 80033ee:	d103      	bne.n	80033f8 <sbrk_aligned+0x28>
 80033f0:	2501      	movs	r5, #1
 80033f2:	426d      	negs	r5, r5
 80033f4:	0028      	movs	r0, r5
 80033f6:	bd70      	pop	{r4, r5, r6, pc}
 80033f8:	2303      	movs	r3, #3
 80033fa:	1cc5      	adds	r5, r0, #3
 80033fc:	439d      	bics	r5, r3
 80033fe:	42a8      	cmp	r0, r5
 8003400:	d0f8      	beq.n	80033f4 <sbrk_aligned+0x24>
 8003402:	1a29      	subs	r1, r5, r0
 8003404:	0020      	movs	r0, r4
 8003406:	f000 f957 	bl	80036b8 <_sbrk_r>
 800340a:	3001      	adds	r0, #1
 800340c:	d1f2      	bne.n	80033f4 <sbrk_aligned+0x24>
 800340e:	e7ef      	b.n	80033f0 <sbrk_aligned+0x20>
 8003410:	20000480 	.word	0x20000480

08003414 <_malloc_r>:
 8003414:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003416:	2203      	movs	r2, #3
 8003418:	1ccb      	adds	r3, r1, #3
 800341a:	4393      	bics	r3, r2
 800341c:	3308      	adds	r3, #8
 800341e:	0005      	movs	r5, r0
 8003420:	001f      	movs	r7, r3
 8003422:	2b0c      	cmp	r3, #12
 8003424:	d234      	bcs.n	8003490 <_malloc_r+0x7c>
 8003426:	270c      	movs	r7, #12
 8003428:	42b9      	cmp	r1, r7
 800342a:	d833      	bhi.n	8003494 <_malloc_r+0x80>
 800342c:	0028      	movs	r0, r5
 800342e:	f000 f871 	bl	8003514 <__malloc_lock>
 8003432:	4e37      	ldr	r6, [pc, #220]	@ (8003510 <_malloc_r+0xfc>)
 8003434:	6833      	ldr	r3, [r6, #0]
 8003436:	001c      	movs	r4, r3
 8003438:	2c00      	cmp	r4, #0
 800343a:	d12f      	bne.n	800349c <_malloc_r+0x88>
 800343c:	0039      	movs	r1, r7
 800343e:	0028      	movs	r0, r5
 8003440:	f7ff ffc6 	bl	80033d0 <sbrk_aligned>
 8003444:	0004      	movs	r4, r0
 8003446:	1c43      	adds	r3, r0, #1
 8003448:	d15f      	bne.n	800350a <_malloc_r+0xf6>
 800344a:	6834      	ldr	r4, [r6, #0]
 800344c:	9400      	str	r4, [sp, #0]
 800344e:	9b00      	ldr	r3, [sp, #0]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d14a      	bne.n	80034ea <_malloc_r+0xd6>
 8003454:	2c00      	cmp	r4, #0
 8003456:	d052      	beq.n	80034fe <_malloc_r+0xea>
 8003458:	6823      	ldr	r3, [r4, #0]
 800345a:	0028      	movs	r0, r5
 800345c:	18e3      	adds	r3, r4, r3
 800345e:	9900      	ldr	r1, [sp, #0]
 8003460:	9301      	str	r3, [sp, #4]
 8003462:	f000 f929 	bl	80036b8 <_sbrk_r>
 8003466:	9b01      	ldr	r3, [sp, #4]
 8003468:	4283      	cmp	r3, r0
 800346a:	d148      	bne.n	80034fe <_malloc_r+0xea>
 800346c:	6823      	ldr	r3, [r4, #0]
 800346e:	0028      	movs	r0, r5
 8003470:	1aff      	subs	r7, r7, r3
 8003472:	0039      	movs	r1, r7
 8003474:	f7ff ffac 	bl	80033d0 <sbrk_aligned>
 8003478:	3001      	adds	r0, #1
 800347a:	d040      	beq.n	80034fe <_malloc_r+0xea>
 800347c:	6823      	ldr	r3, [r4, #0]
 800347e:	19db      	adds	r3, r3, r7
 8003480:	6023      	str	r3, [r4, #0]
 8003482:	6833      	ldr	r3, [r6, #0]
 8003484:	685a      	ldr	r2, [r3, #4]
 8003486:	2a00      	cmp	r2, #0
 8003488:	d133      	bne.n	80034f2 <_malloc_r+0xde>
 800348a:	9b00      	ldr	r3, [sp, #0]
 800348c:	6033      	str	r3, [r6, #0]
 800348e:	e019      	b.n	80034c4 <_malloc_r+0xb0>
 8003490:	2b00      	cmp	r3, #0
 8003492:	dac9      	bge.n	8003428 <_malloc_r+0x14>
 8003494:	230c      	movs	r3, #12
 8003496:	602b      	str	r3, [r5, #0]
 8003498:	2000      	movs	r0, #0
 800349a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800349c:	6821      	ldr	r1, [r4, #0]
 800349e:	1bc9      	subs	r1, r1, r7
 80034a0:	d420      	bmi.n	80034e4 <_malloc_r+0xd0>
 80034a2:	290b      	cmp	r1, #11
 80034a4:	d90a      	bls.n	80034bc <_malloc_r+0xa8>
 80034a6:	19e2      	adds	r2, r4, r7
 80034a8:	6027      	str	r7, [r4, #0]
 80034aa:	42a3      	cmp	r3, r4
 80034ac:	d104      	bne.n	80034b8 <_malloc_r+0xa4>
 80034ae:	6032      	str	r2, [r6, #0]
 80034b0:	6863      	ldr	r3, [r4, #4]
 80034b2:	6011      	str	r1, [r2, #0]
 80034b4:	6053      	str	r3, [r2, #4]
 80034b6:	e005      	b.n	80034c4 <_malloc_r+0xb0>
 80034b8:	605a      	str	r2, [r3, #4]
 80034ba:	e7f9      	b.n	80034b0 <_malloc_r+0x9c>
 80034bc:	6862      	ldr	r2, [r4, #4]
 80034be:	42a3      	cmp	r3, r4
 80034c0:	d10e      	bne.n	80034e0 <_malloc_r+0xcc>
 80034c2:	6032      	str	r2, [r6, #0]
 80034c4:	0028      	movs	r0, r5
 80034c6:	f000 f82d 	bl	8003524 <__malloc_unlock>
 80034ca:	0020      	movs	r0, r4
 80034cc:	2207      	movs	r2, #7
 80034ce:	300b      	adds	r0, #11
 80034d0:	1d23      	adds	r3, r4, #4
 80034d2:	4390      	bics	r0, r2
 80034d4:	1ac2      	subs	r2, r0, r3
 80034d6:	4298      	cmp	r0, r3
 80034d8:	d0df      	beq.n	800349a <_malloc_r+0x86>
 80034da:	1a1b      	subs	r3, r3, r0
 80034dc:	50a3      	str	r3, [r4, r2]
 80034de:	e7dc      	b.n	800349a <_malloc_r+0x86>
 80034e0:	605a      	str	r2, [r3, #4]
 80034e2:	e7ef      	b.n	80034c4 <_malloc_r+0xb0>
 80034e4:	0023      	movs	r3, r4
 80034e6:	6864      	ldr	r4, [r4, #4]
 80034e8:	e7a6      	b.n	8003438 <_malloc_r+0x24>
 80034ea:	9c00      	ldr	r4, [sp, #0]
 80034ec:	6863      	ldr	r3, [r4, #4]
 80034ee:	9300      	str	r3, [sp, #0]
 80034f0:	e7ad      	b.n	800344e <_malloc_r+0x3a>
 80034f2:	001a      	movs	r2, r3
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	42a3      	cmp	r3, r4
 80034f8:	d1fb      	bne.n	80034f2 <_malloc_r+0xde>
 80034fa:	2300      	movs	r3, #0
 80034fc:	e7da      	b.n	80034b4 <_malloc_r+0xa0>
 80034fe:	230c      	movs	r3, #12
 8003500:	0028      	movs	r0, r5
 8003502:	602b      	str	r3, [r5, #0]
 8003504:	f000 f80e 	bl	8003524 <__malloc_unlock>
 8003508:	e7c6      	b.n	8003498 <_malloc_r+0x84>
 800350a:	6007      	str	r7, [r0, #0]
 800350c:	e7da      	b.n	80034c4 <_malloc_r+0xb0>
 800350e:	46c0      	nop			@ (mov r8, r8)
 8003510:	20000484 	.word	0x20000484

08003514 <__malloc_lock>:
 8003514:	b510      	push	{r4, lr}
 8003516:	4802      	ldr	r0, [pc, #8]	@ (8003520 <__malloc_lock+0xc>)
 8003518:	f7ff fee5 	bl	80032e6 <__retarget_lock_acquire_recursive>
 800351c:	bd10      	pop	{r4, pc}
 800351e:	46c0      	nop			@ (mov r8, r8)
 8003520:	2000047c 	.word	0x2000047c

08003524 <__malloc_unlock>:
 8003524:	b510      	push	{r4, lr}
 8003526:	4802      	ldr	r0, [pc, #8]	@ (8003530 <__malloc_unlock+0xc>)
 8003528:	f7ff fede 	bl	80032e8 <__retarget_lock_release_recursive>
 800352c:	bd10      	pop	{r4, pc}
 800352e:	46c0      	nop			@ (mov r8, r8)
 8003530:	2000047c 	.word	0x2000047c

08003534 <__sflush_r>:
 8003534:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003536:	220c      	movs	r2, #12
 8003538:	5e8b      	ldrsh	r3, [r1, r2]
 800353a:	0005      	movs	r5, r0
 800353c:	000c      	movs	r4, r1
 800353e:	071a      	lsls	r2, r3, #28
 8003540:	d456      	bmi.n	80035f0 <__sflush_r+0xbc>
 8003542:	684a      	ldr	r2, [r1, #4]
 8003544:	2a00      	cmp	r2, #0
 8003546:	dc02      	bgt.n	800354e <__sflush_r+0x1a>
 8003548:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800354a:	2a00      	cmp	r2, #0
 800354c:	dd4e      	ble.n	80035ec <__sflush_r+0xb8>
 800354e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8003550:	2f00      	cmp	r7, #0
 8003552:	d04b      	beq.n	80035ec <__sflush_r+0xb8>
 8003554:	2200      	movs	r2, #0
 8003556:	2080      	movs	r0, #128	@ 0x80
 8003558:	682e      	ldr	r6, [r5, #0]
 800355a:	602a      	str	r2, [r5, #0]
 800355c:	001a      	movs	r2, r3
 800355e:	0140      	lsls	r0, r0, #5
 8003560:	6a21      	ldr	r1, [r4, #32]
 8003562:	4002      	ands	r2, r0
 8003564:	4203      	tst	r3, r0
 8003566:	d033      	beq.n	80035d0 <__sflush_r+0x9c>
 8003568:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800356a:	89a3      	ldrh	r3, [r4, #12]
 800356c:	075b      	lsls	r3, r3, #29
 800356e:	d506      	bpl.n	800357e <__sflush_r+0x4a>
 8003570:	6863      	ldr	r3, [r4, #4]
 8003572:	1ad2      	subs	r2, r2, r3
 8003574:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003576:	2b00      	cmp	r3, #0
 8003578:	d001      	beq.n	800357e <__sflush_r+0x4a>
 800357a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800357c:	1ad2      	subs	r2, r2, r3
 800357e:	2300      	movs	r3, #0
 8003580:	0028      	movs	r0, r5
 8003582:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8003584:	6a21      	ldr	r1, [r4, #32]
 8003586:	47b8      	blx	r7
 8003588:	89a2      	ldrh	r2, [r4, #12]
 800358a:	1c43      	adds	r3, r0, #1
 800358c:	d106      	bne.n	800359c <__sflush_r+0x68>
 800358e:	6829      	ldr	r1, [r5, #0]
 8003590:	291d      	cmp	r1, #29
 8003592:	d846      	bhi.n	8003622 <__sflush_r+0xee>
 8003594:	4b29      	ldr	r3, [pc, #164]	@ (800363c <__sflush_r+0x108>)
 8003596:	40cb      	lsrs	r3, r1
 8003598:	07db      	lsls	r3, r3, #31
 800359a:	d542      	bpl.n	8003622 <__sflush_r+0xee>
 800359c:	2300      	movs	r3, #0
 800359e:	6063      	str	r3, [r4, #4]
 80035a0:	6923      	ldr	r3, [r4, #16]
 80035a2:	6023      	str	r3, [r4, #0]
 80035a4:	04d2      	lsls	r2, r2, #19
 80035a6:	d505      	bpl.n	80035b4 <__sflush_r+0x80>
 80035a8:	1c43      	adds	r3, r0, #1
 80035aa:	d102      	bne.n	80035b2 <__sflush_r+0x7e>
 80035ac:	682b      	ldr	r3, [r5, #0]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d100      	bne.n	80035b4 <__sflush_r+0x80>
 80035b2:	6560      	str	r0, [r4, #84]	@ 0x54
 80035b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80035b6:	602e      	str	r6, [r5, #0]
 80035b8:	2900      	cmp	r1, #0
 80035ba:	d017      	beq.n	80035ec <__sflush_r+0xb8>
 80035bc:	0023      	movs	r3, r4
 80035be:	3344      	adds	r3, #68	@ 0x44
 80035c0:	4299      	cmp	r1, r3
 80035c2:	d002      	beq.n	80035ca <__sflush_r+0x96>
 80035c4:	0028      	movs	r0, r5
 80035c6:	f7ff feaf 	bl	8003328 <_free_r>
 80035ca:	2300      	movs	r3, #0
 80035cc:	6363      	str	r3, [r4, #52]	@ 0x34
 80035ce:	e00d      	b.n	80035ec <__sflush_r+0xb8>
 80035d0:	2301      	movs	r3, #1
 80035d2:	0028      	movs	r0, r5
 80035d4:	47b8      	blx	r7
 80035d6:	0002      	movs	r2, r0
 80035d8:	1c43      	adds	r3, r0, #1
 80035da:	d1c6      	bne.n	800356a <__sflush_r+0x36>
 80035dc:	682b      	ldr	r3, [r5, #0]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d0c3      	beq.n	800356a <__sflush_r+0x36>
 80035e2:	2b1d      	cmp	r3, #29
 80035e4:	d001      	beq.n	80035ea <__sflush_r+0xb6>
 80035e6:	2b16      	cmp	r3, #22
 80035e8:	d11a      	bne.n	8003620 <__sflush_r+0xec>
 80035ea:	602e      	str	r6, [r5, #0]
 80035ec:	2000      	movs	r0, #0
 80035ee:	e01e      	b.n	800362e <__sflush_r+0xfa>
 80035f0:	690e      	ldr	r6, [r1, #16]
 80035f2:	2e00      	cmp	r6, #0
 80035f4:	d0fa      	beq.n	80035ec <__sflush_r+0xb8>
 80035f6:	680f      	ldr	r7, [r1, #0]
 80035f8:	600e      	str	r6, [r1, #0]
 80035fa:	1bba      	subs	r2, r7, r6
 80035fc:	9201      	str	r2, [sp, #4]
 80035fe:	2200      	movs	r2, #0
 8003600:	079b      	lsls	r3, r3, #30
 8003602:	d100      	bne.n	8003606 <__sflush_r+0xd2>
 8003604:	694a      	ldr	r2, [r1, #20]
 8003606:	60a2      	str	r2, [r4, #8]
 8003608:	9b01      	ldr	r3, [sp, #4]
 800360a:	2b00      	cmp	r3, #0
 800360c:	ddee      	ble.n	80035ec <__sflush_r+0xb8>
 800360e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003610:	0032      	movs	r2, r6
 8003612:	001f      	movs	r7, r3
 8003614:	0028      	movs	r0, r5
 8003616:	9b01      	ldr	r3, [sp, #4]
 8003618:	6a21      	ldr	r1, [r4, #32]
 800361a:	47b8      	blx	r7
 800361c:	2800      	cmp	r0, #0
 800361e:	dc07      	bgt.n	8003630 <__sflush_r+0xfc>
 8003620:	89a2      	ldrh	r2, [r4, #12]
 8003622:	2340      	movs	r3, #64	@ 0x40
 8003624:	2001      	movs	r0, #1
 8003626:	4313      	orrs	r3, r2
 8003628:	b21b      	sxth	r3, r3
 800362a:	81a3      	strh	r3, [r4, #12]
 800362c:	4240      	negs	r0, r0
 800362e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003630:	9b01      	ldr	r3, [sp, #4]
 8003632:	1836      	adds	r6, r6, r0
 8003634:	1a1b      	subs	r3, r3, r0
 8003636:	9301      	str	r3, [sp, #4]
 8003638:	e7e6      	b.n	8003608 <__sflush_r+0xd4>
 800363a:	46c0      	nop			@ (mov r8, r8)
 800363c:	20400001 	.word	0x20400001

08003640 <_fflush_r>:
 8003640:	690b      	ldr	r3, [r1, #16]
 8003642:	b570      	push	{r4, r5, r6, lr}
 8003644:	0005      	movs	r5, r0
 8003646:	000c      	movs	r4, r1
 8003648:	2b00      	cmp	r3, #0
 800364a:	d102      	bne.n	8003652 <_fflush_r+0x12>
 800364c:	2500      	movs	r5, #0
 800364e:	0028      	movs	r0, r5
 8003650:	bd70      	pop	{r4, r5, r6, pc}
 8003652:	2800      	cmp	r0, #0
 8003654:	d004      	beq.n	8003660 <_fflush_r+0x20>
 8003656:	6a03      	ldr	r3, [r0, #32]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d101      	bne.n	8003660 <_fflush_r+0x20>
 800365c:	f7ff fd42 	bl	80030e4 <__sinit>
 8003660:	220c      	movs	r2, #12
 8003662:	5ea3      	ldrsh	r3, [r4, r2]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d0f1      	beq.n	800364c <_fflush_r+0xc>
 8003668:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800366a:	07d2      	lsls	r2, r2, #31
 800366c:	d404      	bmi.n	8003678 <_fflush_r+0x38>
 800366e:	059b      	lsls	r3, r3, #22
 8003670:	d402      	bmi.n	8003678 <_fflush_r+0x38>
 8003672:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003674:	f7ff fe37 	bl	80032e6 <__retarget_lock_acquire_recursive>
 8003678:	0028      	movs	r0, r5
 800367a:	0021      	movs	r1, r4
 800367c:	f7ff ff5a 	bl	8003534 <__sflush_r>
 8003680:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003682:	0005      	movs	r5, r0
 8003684:	07db      	lsls	r3, r3, #31
 8003686:	d4e2      	bmi.n	800364e <_fflush_r+0xe>
 8003688:	89a3      	ldrh	r3, [r4, #12]
 800368a:	059b      	lsls	r3, r3, #22
 800368c:	d4df      	bmi.n	800364e <_fflush_r+0xe>
 800368e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003690:	f7ff fe2a 	bl	80032e8 <__retarget_lock_release_recursive>
 8003694:	e7db      	b.n	800364e <_fflush_r+0xe>
	...

08003698 <fiprintf>:
 8003698:	b40e      	push	{r1, r2, r3}
 800369a:	b517      	push	{r0, r1, r2, r4, lr}
 800369c:	4c05      	ldr	r4, [pc, #20]	@ (80036b4 <fiprintf+0x1c>)
 800369e:	ab05      	add	r3, sp, #20
 80036a0:	cb04      	ldmia	r3!, {r2}
 80036a2:	0001      	movs	r1, r0
 80036a4:	6820      	ldr	r0, [r4, #0]
 80036a6:	9301      	str	r3, [sp, #4]
 80036a8:	f000 f846 	bl	8003738 <_vfiprintf_r>
 80036ac:	bc1e      	pop	{r1, r2, r3, r4}
 80036ae:	bc08      	pop	{r3}
 80036b0:	b003      	add	sp, #12
 80036b2:	4718      	bx	r3
 80036b4:	20000018 	.word	0x20000018

080036b8 <_sbrk_r>:
 80036b8:	2300      	movs	r3, #0
 80036ba:	b570      	push	{r4, r5, r6, lr}
 80036bc:	4d06      	ldr	r5, [pc, #24]	@ (80036d8 <_sbrk_r+0x20>)
 80036be:	0004      	movs	r4, r0
 80036c0:	0008      	movs	r0, r1
 80036c2:	602b      	str	r3, [r5, #0]
 80036c4:	f7fd fb9e 	bl	8000e04 <_sbrk>
 80036c8:	1c43      	adds	r3, r0, #1
 80036ca:	d103      	bne.n	80036d4 <_sbrk_r+0x1c>
 80036cc:	682b      	ldr	r3, [r5, #0]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d000      	beq.n	80036d4 <_sbrk_r+0x1c>
 80036d2:	6023      	str	r3, [r4, #0]
 80036d4:	bd70      	pop	{r4, r5, r6, pc}
 80036d6:	46c0      	nop			@ (mov r8, r8)
 80036d8:	20000478 	.word	0x20000478

080036dc <abort>:
 80036dc:	2006      	movs	r0, #6
 80036de:	b510      	push	{r4, lr}
 80036e0:	f000 fb8c 	bl	8003dfc <raise>
 80036e4:	2001      	movs	r0, #1
 80036e6:	f7fd fb1b 	bl	8000d20 <_exit>

080036ea <__sfputc_r>:
 80036ea:	6893      	ldr	r3, [r2, #8]
 80036ec:	b510      	push	{r4, lr}
 80036ee:	3b01      	subs	r3, #1
 80036f0:	6093      	str	r3, [r2, #8]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	da04      	bge.n	8003700 <__sfputc_r+0x16>
 80036f6:	6994      	ldr	r4, [r2, #24]
 80036f8:	42a3      	cmp	r3, r4
 80036fa:	db07      	blt.n	800370c <__sfputc_r+0x22>
 80036fc:	290a      	cmp	r1, #10
 80036fe:	d005      	beq.n	800370c <__sfputc_r+0x22>
 8003700:	6813      	ldr	r3, [r2, #0]
 8003702:	1c58      	adds	r0, r3, #1
 8003704:	6010      	str	r0, [r2, #0]
 8003706:	7019      	strb	r1, [r3, #0]
 8003708:	0008      	movs	r0, r1
 800370a:	bd10      	pop	{r4, pc}
 800370c:	f000 faac 	bl	8003c68 <__swbuf_r>
 8003710:	0001      	movs	r1, r0
 8003712:	e7f9      	b.n	8003708 <__sfputc_r+0x1e>

08003714 <__sfputs_r>:
 8003714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003716:	0006      	movs	r6, r0
 8003718:	000f      	movs	r7, r1
 800371a:	0014      	movs	r4, r2
 800371c:	18d5      	adds	r5, r2, r3
 800371e:	42ac      	cmp	r4, r5
 8003720:	d101      	bne.n	8003726 <__sfputs_r+0x12>
 8003722:	2000      	movs	r0, #0
 8003724:	e007      	b.n	8003736 <__sfputs_r+0x22>
 8003726:	7821      	ldrb	r1, [r4, #0]
 8003728:	003a      	movs	r2, r7
 800372a:	0030      	movs	r0, r6
 800372c:	f7ff ffdd 	bl	80036ea <__sfputc_r>
 8003730:	3401      	adds	r4, #1
 8003732:	1c43      	adds	r3, r0, #1
 8003734:	d1f3      	bne.n	800371e <__sfputs_r+0xa>
 8003736:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003738 <_vfiprintf_r>:
 8003738:	b5f0      	push	{r4, r5, r6, r7, lr}
 800373a:	b0a1      	sub	sp, #132	@ 0x84
 800373c:	000f      	movs	r7, r1
 800373e:	0015      	movs	r5, r2
 8003740:	001e      	movs	r6, r3
 8003742:	9003      	str	r0, [sp, #12]
 8003744:	2800      	cmp	r0, #0
 8003746:	d004      	beq.n	8003752 <_vfiprintf_r+0x1a>
 8003748:	6a03      	ldr	r3, [r0, #32]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d101      	bne.n	8003752 <_vfiprintf_r+0x1a>
 800374e:	f7ff fcc9 	bl	80030e4 <__sinit>
 8003752:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003754:	07db      	lsls	r3, r3, #31
 8003756:	d405      	bmi.n	8003764 <_vfiprintf_r+0x2c>
 8003758:	89bb      	ldrh	r3, [r7, #12]
 800375a:	059b      	lsls	r3, r3, #22
 800375c:	d402      	bmi.n	8003764 <_vfiprintf_r+0x2c>
 800375e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003760:	f7ff fdc1 	bl	80032e6 <__retarget_lock_acquire_recursive>
 8003764:	89bb      	ldrh	r3, [r7, #12]
 8003766:	071b      	lsls	r3, r3, #28
 8003768:	d502      	bpl.n	8003770 <_vfiprintf_r+0x38>
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d113      	bne.n	8003798 <_vfiprintf_r+0x60>
 8003770:	0039      	movs	r1, r7
 8003772:	9803      	ldr	r0, [sp, #12]
 8003774:	f000 faba 	bl	8003cec <__swsetup_r>
 8003778:	2800      	cmp	r0, #0
 800377a:	d00d      	beq.n	8003798 <_vfiprintf_r+0x60>
 800377c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800377e:	07db      	lsls	r3, r3, #31
 8003780:	d503      	bpl.n	800378a <_vfiprintf_r+0x52>
 8003782:	2001      	movs	r0, #1
 8003784:	4240      	negs	r0, r0
 8003786:	b021      	add	sp, #132	@ 0x84
 8003788:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800378a:	89bb      	ldrh	r3, [r7, #12]
 800378c:	059b      	lsls	r3, r3, #22
 800378e:	d4f8      	bmi.n	8003782 <_vfiprintf_r+0x4a>
 8003790:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003792:	f7ff fda9 	bl	80032e8 <__retarget_lock_release_recursive>
 8003796:	e7f4      	b.n	8003782 <_vfiprintf_r+0x4a>
 8003798:	2300      	movs	r3, #0
 800379a:	ac08      	add	r4, sp, #32
 800379c:	6163      	str	r3, [r4, #20]
 800379e:	3320      	adds	r3, #32
 80037a0:	7663      	strb	r3, [r4, #25]
 80037a2:	3310      	adds	r3, #16
 80037a4:	76a3      	strb	r3, [r4, #26]
 80037a6:	9607      	str	r6, [sp, #28]
 80037a8:	002e      	movs	r6, r5
 80037aa:	7833      	ldrb	r3, [r6, #0]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d001      	beq.n	80037b4 <_vfiprintf_r+0x7c>
 80037b0:	2b25      	cmp	r3, #37	@ 0x25
 80037b2:	d148      	bne.n	8003846 <_vfiprintf_r+0x10e>
 80037b4:	1b73      	subs	r3, r6, r5
 80037b6:	9305      	str	r3, [sp, #20]
 80037b8:	42ae      	cmp	r6, r5
 80037ba:	d00b      	beq.n	80037d4 <_vfiprintf_r+0x9c>
 80037bc:	002a      	movs	r2, r5
 80037be:	0039      	movs	r1, r7
 80037c0:	9803      	ldr	r0, [sp, #12]
 80037c2:	f7ff ffa7 	bl	8003714 <__sfputs_r>
 80037c6:	3001      	adds	r0, #1
 80037c8:	d100      	bne.n	80037cc <_vfiprintf_r+0x94>
 80037ca:	e0ae      	b.n	800392a <_vfiprintf_r+0x1f2>
 80037cc:	6963      	ldr	r3, [r4, #20]
 80037ce:	9a05      	ldr	r2, [sp, #20]
 80037d0:	189b      	adds	r3, r3, r2
 80037d2:	6163      	str	r3, [r4, #20]
 80037d4:	7833      	ldrb	r3, [r6, #0]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d100      	bne.n	80037dc <_vfiprintf_r+0xa4>
 80037da:	e0a6      	b.n	800392a <_vfiprintf_r+0x1f2>
 80037dc:	2201      	movs	r2, #1
 80037de:	2300      	movs	r3, #0
 80037e0:	4252      	negs	r2, r2
 80037e2:	6062      	str	r2, [r4, #4]
 80037e4:	a904      	add	r1, sp, #16
 80037e6:	3254      	adds	r2, #84	@ 0x54
 80037e8:	1852      	adds	r2, r2, r1
 80037ea:	1c75      	adds	r5, r6, #1
 80037ec:	6023      	str	r3, [r4, #0]
 80037ee:	60e3      	str	r3, [r4, #12]
 80037f0:	60a3      	str	r3, [r4, #8]
 80037f2:	7013      	strb	r3, [r2, #0]
 80037f4:	65a3      	str	r3, [r4, #88]	@ 0x58
 80037f6:	4b59      	ldr	r3, [pc, #356]	@ (800395c <_vfiprintf_r+0x224>)
 80037f8:	2205      	movs	r2, #5
 80037fa:	0018      	movs	r0, r3
 80037fc:	7829      	ldrb	r1, [r5, #0]
 80037fe:	9305      	str	r3, [sp, #20]
 8003800:	f000 fb1c 	bl	8003e3c <memchr>
 8003804:	1c6e      	adds	r6, r5, #1
 8003806:	2800      	cmp	r0, #0
 8003808:	d11f      	bne.n	800384a <_vfiprintf_r+0x112>
 800380a:	6822      	ldr	r2, [r4, #0]
 800380c:	06d3      	lsls	r3, r2, #27
 800380e:	d504      	bpl.n	800381a <_vfiprintf_r+0xe2>
 8003810:	2353      	movs	r3, #83	@ 0x53
 8003812:	a904      	add	r1, sp, #16
 8003814:	185b      	adds	r3, r3, r1
 8003816:	2120      	movs	r1, #32
 8003818:	7019      	strb	r1, [r3, #0]
 800381a:	0713      	lsls	r3, r2, #28
 800381c:	d504      	bpl.n	8003828 <_vfiprintf_r+0xf0>
 800381e:	2353      	movs	r3, #83	@ 0x53
 8003820:	a904      	add	r1, sp, #16
 8003822:	185b      	adds	r3, r3, r1
 8003824:	212b      	movs	r1, #43	@ 0x2b
 8003826:	7019      	strb	r1, [r3, #0]
 8003828:	782b      	ldrb	r3, [r5, #0]
 800382a:	2b2a      	cmp	r3, #42	@ 0x2a
 800382c:	d016      	beq.n	800385c <_vfiprintf_r+0x124>
 800382e:	002e      	movs	r6, r5
 8003830:	2100      	movs	r1, #0
 8003832:	200a      	movs	r0, #10
 8003834:	68e3      	ldr	r3, [r4, #12]
 8003836:	7832      	ldrb	r2, [r6, #0]
 8003838:	1c75      	adds	r5, r6, #1
 800383a:	3a30      	subs	r2, #48	@ 0x30
 800383c:	2a09      	cmp	r2, #9
 800383e:	d950      	bls.n	80038e2 <_vfiprintf_r+0x1aa>
 8003840:	2900      	cmp	r1, #0
 8003842:	d111      	bne.n	8003868 <_vfiprintf_r+0x130>
 8003844:	e017      	b.n	8003876 <_vfiprintf_r+0x13e>
 8003846:	3601      	adds	r6, #1
 8003848:	e7af      	b.n	80037aa <_vfiprintf_r+0x72>
 800384a:	9b05      	ldr	r3, [sp, #20]
 800384c:	6822      	ldr	r2, [r4, #0]
 800384e:	1ac0      	subs	r0, r0, r3
 8003850:	2301      	movs	r3, #1
 8003852:	4083      	lsls	r3, r0
 8003854:	4313      	orrs	r3, r2
 8003856:	0035      	movs	r5, r6
 8003858:	6023      	str	r3, [r4, #0]
 800385a:	e7cc      	b.n	80037f6 <_vfiprintf_r+0xbe>
 800385c:	9b07      	ldr	r3, [sp, #28]
 800385e:	1d19      	adds	r1, r3, #4
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	9107      	str	r1, [sp, #28]
 8003864:	2b00      	cmp	r3, #0
 8003866:	db01      	blt.n	800386c <_vfiprintf_r+0x134>
 8003868:	930b      	str	r3, [sp, #44]	@ 0x2c
 800386a:	e004      	b.n	8003876 <_vfiprintf_r+0x13e>
 800386c:	425b      	negs	r3, r3
 800386e:	60e3      	str	r3, [r4, #12]
 8003870:	2302      	movs	r3, #2
 8003872:	4313      	orrs	r3, r2
 8003874:	6023      	str	r3, [r4, #0]
 8003876:	7833      	ldrb	r3, [r6, #0]
 8003878:	2b2e      	cmp	r3, #46	@ 0x2e
 800387a:	d10c      	bne.n	8003896 <_vfiprintf_r+0x15e>
 800387c:	7873      	ldrb	r3, [r6, #1]
 800387e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003880:	d134      	bne.n	80038ec <_vfiprintf_r+0x1b4>
 8003882:	9b07      	ldr	r3, [sp, #28]
 8003884:	3602      	adds	r6, #2
 8003886:	1d1a      	adds	r2, r3, #4
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	9207      	str	r2, [sp, #28]
 800388c:	2b00      	cmp	r3, #0
 800388e:	da01      	bge.n	8003894 <_vfiprintf_r+0x15c>
 8003890:	2301      	movs	r3, #1
 8003892:	425b      	negs	r3, r3
 8003894:	9309      	str	r3, [sp, #36]	@ 0x24
 8003896:	4d32      	ldr	r5, [pc, #200]	@ (8003960 <_vfiprintf_r+0x228>)
 8003898:	2203      	movs	r2, #3
 800389a:	0028      	movs	r0, r5
 800389c:	7831      	ldrb	r1, [r6, #0]
 800389e:	f000 facd 	bl	8003e3c <memchr>
 80038a2:	2800      	cmp	r0, #0
 80038a4:	d006      	beq.n	80038b4 <_vfiprintf_r+0x17c>
 80038a6:	2340      	movs	r3, #64	@ 0x40
 80038a8:	1b40      	subs	r0, r0, r5
 80038aa:	4083      	lsls	r3, r0
 80038ac:	6822      	ldr	r2, [r4, #0]
 80038ae:	3601      	adds	r6, #1
 80038b0:	4313      	orrs	r3, r2
 80038b2:	6023      	str	r3, [r4, #0]
 80038b4:	7831      	ldrb	r1, [r6, #0]
 80038b6:	2206      	movs	r2, #6
 80038b8:	482a      	ldr	r0, [pc, #168]	@ (8003964 <_vfiprintf_r+0x22c>)
 80038ba:	1c75      	adds	r5, r6, #1
 80038bc:	7621      	strb	r1, [r4, #24]
 80038be:	f000 fabd 	bl	8003e3c <memchr>
 80038c2:	2800      	cmp	r0, #0
 80038c4:	d040      	beq.n	8003948 <_vfiprintf_r+0x210>
 80038c6:	4b28      	ldr	r3, [pc, #160]	@ (8003968 <_vfiprintf_r+0x230>)
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d122      	bne.n	8003912 <_vfiprintf_r+0x1da>
 80038cc:	2207      	movs	r2, #7
 80038ce:	9b07      	ldr	r3, [sp, #28]
 80038d0:	3307      	adds	r3, #7
 80038d2:	4393      	bics	r3, r2
 80038d4:	3308      	adds	r3, #8
 80038d6:	9307      	str	r3, [sp, #28]
 80038d8:	6963      	ldr	r3, [r4, #20]
 80038da:	9a04      	ldr	r2, [sp, #16]
 80038dc:	189b      	adds	r3, r3, r2
 80038de:	6163      	str	r3, [r4, #20]
 80038e0:	e762      	b.n	80037a8 <_vfiprintf_r+0x70>
 80038e2:	4343      	muls	r3, r0
 80038e4:	002e      	movs	r6, r5
 80038e6:	2101      	movs	r1, #1
 80038e8:	189b      	adds	r3, r3, r2
 80038ea:	e7a4      	b.n	8003836 <_vfiprintf_r+0xfe>
 80038ec:	2300      	movs	r3, #0
 80038ee:	200a      	movs	r0, #10
 80038f0:	0019      	movs	r1, r3
 80038f2:	3601      	adds	r6, #1
 80038f4:	6063      	str	r3, [r4, #4]
 80038f6:	7832      	ldrb	r2, [r6, #0]
 80038f8:	1c75      	adds	r5, r6, #1
 80038fa:	3a30      	subs	r2, #48	@ 0x30
 80038fc:	2a09      	cmp	r2, #9
 80038fe:	d903      	bls.n	8003908 <_vfiprintf_r+0x1d0>
 8003900:	2b00      	cmp	r3, #0
 8003902:	d0c8      	beq.n	8003896 <_vfiprintf_r+0x15e>
 8003904:	9109      	str	r1, [sp, #36]	@ 0x24
 8003906:	e7c6      	b.n	8003896 <_vfiprintf_r+0x15e>
 8003908:	4341      	muls	r1, r0
 800390a:	002e      	movs	r6, r5
 800390c:	2301      	movs	r3, #1
 800390e:	1889      	adds	r1, r1, r2
 8003910:	e7f1      	b.n	80038f6 <_vfiprintf_r+0x1be>
 8003912:	aa07      	add	r2, sp, #28
 8003914:	9200      	str	r2, [sp, #0]
 8003916:	0021      	movs	r1, r4
 8003918:	003a      	movs	r2, r7
 800391a:	4b14      	ldr	r3, [pc, #80]	@ (800396c <_vfiprintf_r+0x234>)
 800391c:	9803      	ldr	r0, [sp, #12]
 800391e:	e000      	b.n	8003922 <_vfiprintf_r+0x1ea>
 8003920:	bf00      	nop
 8003922:	9004      	str	r0, [sp, #16]
 8003924:	9b04      	ldr	r3, [sp, #16]
 8003926:	3301      	adds	r3, #1
 8003928:	d1d6      	bne.n	80038d8 <_vfiprintf_r+0x1a0>
 800392a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800392c:	07db      	lsls	r3, r3, #31
 800392e:	d405      	bmi.n	800393c <_vfiprintf_r+0x204>
 8003930:	89bb      	ldrh	r3, [r7, #12]
 8003932:	059b      	lsls	r3, r3, #22
 8003934:	d402      	bmi.n	800393c <_vfiprintf_r+0x204>
 8003936:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003938:	f7ff fcd6 	bl	80032e8 <__retarget_lock_release_recursive>
 800393c:	89bb      	ldrh	r3, [r7, #12]
 800393e:	065b      	lsls	r3, r3, #25
 8003940:	d500      	bpl.n	8003944 <_vfiprintf_r+0x20c>
 8003942:	e71e      	b.n	8003782 <_vfiprintf_r+0x4a>
 8003944:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003946:	e71e      	b.n	8003786 <_vfiprintf_r+0x4e>
 8003948:	aa07      	add	r2, sp, #28
 800394a:	9200      	str	r2, [sp, #0]
 800394c:	0021      	movs	r1, r4
 800394e:	003a      	movs	r2, r7
 8003950:	4b06      	ldr	r3, [pc, #24]	@ (800396c <_vfiprintf_r+0x234>)
 8003952:	9803      	ldr	r0, [sp, #12]
 8003954:	f000 f87c 	bl	8003a50 <_printf_i>
 8003958:	e7e3      	b.n	8003922 <_vfiprintf_r+0x1ea>
 800395a:	46c0      	nop			@ (mov r8, r8)
 800395c:	0800406f 	.word	0x0800406f
 8003960:	08004075 	.word	0x08004075
 8003964:	08004079 	.word	0x08004079
 8003968:	00000000 	.word	0x00000000
 800396c:	08003715 	.word	0x08003715

08003970 <_printf_common>:
 8003970:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003972:	0016      	movs	r6, r2
 8003974:	9301      	str	r3, [sp, #4]
 8003976:	688a      	ldr	r2, [r1, #8]
 8003978:	690b      	ldr	r3, [r1, #16]
 800397a:	000c      	movs	r4, r1
 800397c:	9000      	str	r0, [sp, #0]
 800397e:	4293      	cmp	r3, r2
 8003980:	da00      	bge.n	8003984 <_printf_common+0x14>
 8003982:	0013      	movs	r3, r2
 8003984:	0022      	movs	r2, r4
 8003986:	6033      	str	r3, [r6, #0]
 8003988:	3243      	adds	r2, #67	@ 0x43
 800398a:	7812      	ldrb	r2, [r2, #0]
 800398c:	2a00      	cmp	r2, #0
 800398e:	d001      	beq.n	8003994 <_printf_common+0x24>
 8003990:	3301      	adds	r3, #1
 8003992:	6033      	str	r3, [r6, #0]
 8003994:	6823      	ldr	r3, [r4, #0]
 8003996:	069b      	lsls	r3, r3, #26
 8003998:	d502      	bpl.n	80039a0 <_printf_common+0x30>
 800399a:	6833      	ldr	r3, [r6, #0]
 800399c:	3302      	adds	r3, #2
 800399e:	6033      	str	r3, [r6, #0]
 80039a0:	6822      	ldr	r2, [r4, #0]
 80039a2:	2306      	movs	r3, #6
 80039a4:	0015      	movs	r5, r2
 80039a6:	401d      	ands	r5, r3
 80039a8:	421a      	tst	r2, r3
 80039aa:	d027      	beq.n	80039fc <_printf_common+0x8c>
 80039ac:	0023      	movs	r3, r4
 80039ae:	3343      	adds	r3, #67	@ 0x43
 80039b0:	781b      	ldrb	r3, [r3, #0]
 80039b2:	1e5a      	subs	r2, r3, #1
 80039b4:	4193      	sbcs	r3, r2
 80039b6:	6822      	ldr	r2, [r4, #0]
 80039b8:	0692      	lsls	r2, r2, #26
 80039ba:	d430      	bmi.n	8003a1e <_printf_common+0xae>
 80039bc:	0022      	movs	r2, r4
 80039be:	9901      	ldr	r1, [sp, #4]
 80039c0:	9800      	ldr	r0, [sp, #0]
 80039c2:	9d08      	ldr	r5, [sp, #32]
 80039c4:	3243      	adds	r2, #67	@ 0x43
 80039c6:	47a8      	blx	r5
 80039c8:	3001      	adds	r0, #1
 80039ca:	d025      	beq.n	8003a18 <_printf_common+0xa8>
 80039cc:	2206      	movs	r2, #6
 80039ce:	6823      	ldr	r3, [r4, #0]
 80039d0:	2500      	movs	r5, #0
 80039d2:	4013      	ands	r3, r2
 80039d4:	2b04      	cmp	r3, #4
 80039d6:	d105      	bne.n	80039e4 <_printf_common+0x74>
 80039d8:	6833      	ldr	r3, [r6, #0]
 80039da:	68e5      	ldr	r5, [r4, #12]
 80039dc:	1aed      	subs	r5, r5, r3
 80039de:	43eb      	mvns	r3, r5
 80039e0:	17db      	asrs	r3, r3, #31
 80039e2:	401d      	ands	r5, r3
 80039e4:	68a3      	ldr	r3, [r4, #8]
 80039e6:	6922      	ldr	r2, [r4, #16]
 80039e8:	4293      	cmp	r3, r2
 80039ea:	dd01      	ble.n	80039f0 <_printf_common+0x80>
 80039ec:	1a9b      	subs	r3, r3, r2
 80039ee:	18ed      	adds	r5, r5, r3
 80039f0:	2600      	movs	r6, #0
 80039f2:	42b5      	cmp	r5, r6
 80039f4:	d120      	bne.n	8003a38 <_printf_common+0xc8>
 80039f6:	2000      	movs	r0, #0
 80039f8:	e010      	b.n	8003a1c <_printf_common+0xac>
 80039fa:	3501      	adds	r5, #1
 80039fc:	68e3      	ldr	r3, [r4, #12]
 80039fe:	6832      	ldr	r2, [r6, #0]
 8003a00:	1a9b      	subs	r3, r3, r2
 8003a02:	42ab      	cmp	r3, r5
 8003a04:	ddd2      	ble.n	80039ac <_printf_common+0x3c>
 8003a06:	0022      	movs	r2, r4
 8003a08:	2301      	movs	r3, #1
 8003a0a:	9901      	ldr	r1, [sp, #4]
 8003a0c:	9800      	ldr	r0, [sp, #0]
 8003a0e:	9f08      	ldr	r7, [sp, #32]
 8003a10:	3219      	adds	r2, #25
 8003a12:	47b8      	blx	r7
 8003a14:	3001      	adds	r0, #1
 8003a16:	d1f0      	bne.n	80039fa <_printf_common+0x8a>
 8003a18:	2001      	movs	r0, #1
 8003a1a:	4240      	negs	r0, r0
 8003a1c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003a1e:	2030      	movs	r0, #48	@ 0x30
 8003a20:	18e1      	adds	r1, r4, r3
 8003a22:	3143      	adds	r1, #67	@ 0x43
 8003a24:	7008      	strb	r0, [r1, #0]
 8003a26:	0021      	movs	r1, r4
 8003a28:	1c5a      	adds	r2, r3, #1
 8003a2a:	3145      	adds	r1, #69	@ 0x45
 8003a2c:	7809      	ldrb	r1, [r1, #0]
 8003a2e:	18a2      	adds	r2, r4, r2
 8003a30:	3243      	adds	r2, #67	@ 0x43
 8003a32:	3302      	adds	r3, #2
 8003a34:	7011      	strb	r1, [r2, #0]
 8003a36:	e7c1      	b.n	80039bc <_printf_common+0x4c>
 8003a38:	0022      	movs	r2, r4
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	9901      	ldr	r1, [sp, #4]
 8003a3e:	9800      	ldr	r0, [sp, #0]
 8003a40:	9f08      	ldr	r7, [sp, #32]
 8003a42:	321a      	adds	r2, #26
 8003a44:	47b8      	blx	r7
 8003a46:	3001      	adds	r0, #1
 8003a48:	d0e6      	beq.n	8003a18 <_printf_common+0xa8>
 8003a4a:	3601      	adds	r6, #1
 8003a4c:	e7d1      	b.n	80039f2 <_printf_common+0x82>
	...

08003a50 <_printf_i>:
 8003a50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a52:	b08b      	sub	sp, #44	@ 0x2c
 8003a54:	9206      	str	r2, [sp, #24]
 8003a56:	000a      	movs	r2, r1
 8003a58:	3243      	adds	r2, #67	@ 0x43
 8003a5a:	9307      	str	r3, [sp, #28]
 8003a5c:	9005      	str	r0, [sp, #20]
 8003a5e:	9203      	str	r2, [sp, #12]
 8003a60:	7e0a      	ldrb	r2, [r1, #24]
 8003a62:	000c      	movs	r4, r1
 8003a64:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003a66:	2a78      	cmp	r2, #120	@ 0x78
 8003a68:	d809      	bhi.n	8003a7e <_printf_i+0x2e>
 8003a6a:	2a62      	cmp	r2, #98	@ 0x62
 8003a6c:	d80b      	bhi.n	8003a86 <_printf_i+0x36>
 8003a6e:	2a00      	cmp	r2, #0
 8003a70:	d100      	bne.n	8003a74 <_printf_i+0x24>
 8003a72:	e0ba      	b.n	8003bea <_printf_i+0x19a>
 8003a74:	497a      	ldr	r1, [pc, #488]	@ (8003c60 <_printf_i+0x210>)
 8003a76:	9104      	str	r1, [sp, #16]
 8003a78:	2a58      	cmp	r2, #88	@ 0x58
 8003a7a:	d100      	bne.n	8003a7e <_printf_i+0x2e>
 8003a7c:	e08e      	b.n	8003b9c <_printf_i+0x14c>
 8003a7e:	0025      	movs	r5, r4
 8003a80:	3542      	adds	r5, #66	@ 0x42
 8003a82:	702a      	strb	r2, [r5, #0]
 8003a84:	e022      	b.n	8003acc <_printf_i+0x7c>
 8003a86:	0010      	movs	r0, r2
 8003a88:	3863      	subs	r0, #99	@ 0x63
 8003a8a:	2815      	cmp	r0, #21
 8003a8c:	d8f7      	bhi.n	8003a7e <_printf_i+0x2e>
 8003a8e:	f7fc fb3b 	bl	8000108 <__gnu_thumb1_case_shi>
 8003a92:	0016      	.short	0x0016
 8003a94:	fff6001f 	.word	0xfff6001f
 8003a98:	fff6fff6 	.word	0xfff6fff6
 8003a9c:	001ffff6 	.word	0x001ffff6
 8003aa0:	fff6fff6 	.word	0xfff6fff6
 8003aa4:	fff6fff6 	.word	0xfff6fff6
 8003aa8:	0036009f 	.word	0x0036009f
 8003aac:	fff6007e 	.word	0xfff6007e
 8003ab0:	00b0fff6 	.word	0x00b0fff6
 8003ab4:	0036fff6 	.word	0x0036fff6
 8003ab8:	fff6fff6 	.word	0xfff6fff6
 8003abc:	0082      	.short	0x0082
 8003abe:	0025      	movs	r5, r4
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	3542      	adds	r5, #66	@ 0x42
 8003ac4:	1d11      	adds	r1, r2, #4
 8003ac6:	6019      	str	r1, [r3, #0]
 8003ac8:	6813      	ldr	r3, [r2, #0]
 8003aca:	702b      	strb	r3, [r5, #0]
 8003acc:	2301      	movs	r3, #1
 8003ace:	e09e      	b.n	8003c0e <_printf_i+0x1be>
 8003ad0:	6818      	ldr	r0, [r3, #0]
 8003ad2:	6809      	ldr	r1, [r1, #0]
 8003ad4:	1d02      	adds	r2, r0, #4
 8003ad6:	060d      	lsls	r5, r1, #24
 8003ad8:	d50b      	bpl.n	8003af2 <_printf_i+0xa2>
 8003ada:	6806      	ldr	r6, [r0, #0]
 8003adc:	601a      	str	r2, [r3, #0]
 8003ade:	2e00      	cmp	r6, #0
 8003ae0:	da03      	bge.n	8003aea <_printf_i+0x9a>
 8003ae2:	232d      	movs	r3, #45	@ 0x2d
 8003ae4:	9a03      	ldr	r2, [sp, #12]
 8003ae6:	4276      	negs	r6, r6
 8003ae8:	7013      	strb	r3, [r2, #0]
 8003aea:	4b5d      	ldr	r3, [pc, #372]	@ (8003c60 <_printf_i+0x210>)
 8003aec:	270a      	movs	r7, #10
 8003aee:	9304      	str	r3, [sp, #16]
 8003af0:	e018      	b.n	8003b24 <_printf_i+0xd4>
 8003af2:	6806      	ldr	r6, [r0, #0]
 8003af4:	601a      	str	r2, [r3, #0]
 8003af6:	0649      	lsls	r1, r1, #25
 8003af8:	d5f1      	bpl.n	8003ade <_printf_i+0x8e>
 8003afa:	b236      	sxth	r6, r6
 8003afc:	e7ef      	b.n	8003ade <_printf_i+0x8e>
 8003afe:	6808      	ldr	r0, [r1, #0]
 8003b00:	6819      	ldr	r1, [r3, #0]
 8003b02:	c940      	ldmia	r1!, {r6}
 8003b04:	0605      	lsls	r5, r0, #24
 8003b06:	d402      	bmi.n	8003b0e <_printf_i+0xbe>
 8003b08:	0640      	lsls	r0, r0, #25
 8003b0a:	d500      	bpl.n	8003b0e <_printf_i+0xbe>
 8003b0c:	b2b6      	uxth	r6, r6
 8003b0e:	6019      	str	r1, [r3, #0]
 8003b10:	4b53      	ldr	r3, [pc, #332]	@ (8003c60 <_printf_i+0x210>)
 8003b12:	270a      	movs	r7, #10
 8003b14:	9304      	str	r3, [sp, #16]
 8003b16:	2a6f      	cmp	r2, #111	@ 0x6f
 8003b18:	d100      	bne.n	8003b1c <_printf_i+0xcc>
 8003b1a:	3f02      	subs	r7, #2
 8003b1c:	0023      	movs	r3, r4
 8003b1e:	2200      	movs	r2, #0
 8003b20:	3343      	adds	r3, #67	@ 0x43
 8003b22:	701a      	strb	r2, [r3, #0]
 8003b24:	6863      	ldr	r3, [r4, #4]
 8003b26:	60a3      	str	r3, [r4, #8]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	db06      	blt.n	8003b3a <_printf_i+0xea>
 8003b2c:	2104      	movs	r1, #4
 8003b2e:	6822      	ldr	r2, [r4, #0]
 8003b30:	9d03      	ldr	r5, [sp, #12]
 8003b32:	438a      	bics	r2, r1
 8003b34:	6022      	str	r2, [r4, #0]
 8003b36:	4333      	orrs	r3, r6
 8003b38:	d00c      	beq.n	8003b54 <_printf_i+0x104>
 8003b3a:	9d03      	ldr	r5, [sp, #12]
 8003b3c:	0030      	movs	r0, r6
 8003b3e:	0039      	movs	r1, r7
 8003b40:	f7fc fb72 	bl	8000228 <__aeabi_uidivmod>
 8003b44:	9b04      	ldr	r3, [sp, #16]
 8003b46:	3d01      	subs	r5, #1
 8003b48:	5c5b      	ldrb	r3, [r3, r1]
 8003b4a:	702b      	strb	r3, [r5, #0]
 8003b4c:	0033      	movs	r3, r6
 8003b4e:	0006      	movs	r6, r0
 8003b50:	429f      	cmp	r7, r3
 8003b52:	d9f3      	bls.n	8003b3c <_printf_i+0xec>
 8003b54:	2f08      	cmp	r7, #8
 8003b56:	d109      	bne.n	8003b6c <_printf_i+0x11c>
 8003b58:	6823      	ldr	r3, [r4, #0]
 8003b5a:	07db      	lsls	r3, r3, #31
 8003b5c:	d506      	bpl.n	8003b6c <_printf_i+0x11c>
 8003b5e:	6862      	ldr	r2, [r4, #4]
 8003b60:	6923      	ldr	r3, [r4, #16]
 8003b62:	429a      	cmp	r2, r3
 8003b64:	dc02      	bgt.n	8003b6c <_printf_i+0x11c>
 8003b66:	2330      	movs	r3, #48	@ 0x30
 8003b68:	3d01      	subs	r5, #1
 8003b6a:	702b      	strb	r3, [r5, #0]
 8003b6c:	9b03      	ldr	r3, [sp, #12]
 8003b6e:	1b5b      	subs	r3, r3, r5
 8003b70:	6123      	str	r3, [r4, #16]
 8003b72:	9b07      	ldr	r3, [sp, #28]
 8003b74:	0021      	movs	r1, r4
 8003b76:	9300      	str	r3, [sp, #0]
 8003b78:	9805      	ldr	r0, [sp, #20]
 8003b7a:	9b06      	ldr	r3, [sp, #24]
 8003b7c:	aa09      	add	r2, sp, #36	@ 0x24
 8003b7e:	f7ff fef7 	bl	8003970 <_printf_common>
 8003b82:	3001      	adds	r0, #1
 8003b84:	d148      	bne.n	8003c18 <_printf_i+0x1c8>
 8003b86:	2001      	movs	r0, #1
 8003b88:	4240      	negs	r0, r0
 8003b8a:	b00b      	add	sp, #44	@ 0x2c
 8003b8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b8e:	2220      	movs	r2, #32
 8003b90:	6809      	ldr	r1, [r1, #0]
 8003b92:	430a      	orrs	r2, r1
 8003b94:	6022      	str	r2, [r4, #0]
 8003b96:	2278      	movs	r2, #120	@ 0x78
 8003b98:	4932      	ldr	r1, [pc, #200]	@ (8003c64 <_printf_i+0x214>)
 8003b9a:	9104      	str	r1, [sp, #16]
 8003b9c:	0021      	movs	r1, r4
 8003b9e:	3145      	adds	r1, #69	@ 0x45
 8003ba0:	700a      	strb	r2, [r1, #0]
 8003ba2:	6819      	ldr	r1, [r3, #0]
 8003ba4:	6822      	ldr	r2, [r4, #0]
 8003ba6:	c940      	ldmia	r1!, {r6}
 8003ba8:	0610      	lsls	r0, r2, #24
 8003baa:	d402      	bmi.n	8003bb2 <_printf_i+0x162>
 8003bac:	0650      	lsls	r0, r2, #25
 8003bae:	d500      	bpl.n	8003bb2 <_printf_i+0x162>
 8003bb0:	b2b6      	uxth	r6, r6
 8003bb2:	6019      	str	r1, [r3, #0]
 8003bb4:	07d3      	lsls	r3, r2, #31
 8003bb6:	d502      	bpl.n	8003bbe <_printf_i+0x16e>
 8003bb8:	2320      	movs	r3, #32
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	6023      	str	r3, [r4, #0]
 8003bbe:	2e00      	cmp	r6, #0
 8003bc0:	d001      	beq.n	8003bc6 <_printf_i+0x176>
 8003bc2:	2710      	movs	r7, #16
 8003bc4:	e7aa      	b.n	8003b1c <_printf_i+0xcc>
 8003bc6:	2220      	movs	r2, #32
 8003bc8:	6823      	ldr	r3, [r4, #0]
 8003bca:	4393      	bics	r3, r2
 8003bcc:	6023      	str	r3, [r4, #0]
 8003bce:	e7f8      	b.n	8003bc2 <_printf_i+0x172>
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	680d      	ldr	r5, [r1, #0]
 8003bd4:	1d10      	adds	r0, r2, #4
 8003bd6:	6949      	ldr	r1, [r1, #20]
 8003bd8:	6018      	str	r0, [r3, #0]
 8003bda:	6813      	ldr	r3, [r2, #0]
 8003bdc:	062e      	lsls	r6, r5, #24
 8003bde:	d501      	bpl.n	8003be4 <_printf_i+0x194>
 8003be0:	6019      	str	r1, [r3, #0]
 8003be2:	e002      	b.n	8003bea <_printf_i+0x19a>
 8003be4:	066d      	lsls	r5, r5, #25
 8003be6:	d5fb      	bpl.n	8003be0 <_printf_i+0x190>
 8003be8:	8019      	strh	r1, [r3, #0]
 8003bea:	2300      	movs	r3, #0
 8003bec:	9d03      	ldr	r5, [sp, #12]
 8003bee:	6123      	str	r3, [r4, #16]
 8003bf0:	e7bf      	b.n	8003b72 <_printf_i+0x122>
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	1d11      	adds	r1, r2, #4
 8003bf6:	6019      	str	r1, [r3, #0]
 8003bf8:	6815      	ldr	r5, [r2, #0]
 8003bfa:	2100      	movs	r1, #0
 8003bfc:	0028      	movs	r0, r5
 8003bfe:	6862      	ldr	r2, [r4, #4]
 8003c00:	f000 f91c 	bl	8003e3c <memchr>
 8003c04:	2800      	cmp	r0, #0
 8003c06:	d001      	beq.n	8003c0c <_printf_i+0x1bc>
 8003c08:	1b40      	subs	r0, r0, r5
 8003c0a:	6060      	str	r0, [r4, #4]
 8003c0c:	6863      	ldr	r3, [r4, #4]
 8003c0e:	6123      	str	r3, [r4, #16]
 8003c10:	2300      	movs	r3, #0
 8003c12:	9a03      	ldr	r2, [sp, #12]
 8003c14:	7013      	strb	r3, [r2, #0]
 8003c16:	e7ac      	b.n	8003b72 <_printf_i+0x122>
 8003c18:	002a      	movs	r2, r5
 8003c1a:	6923      	ldr	r3, [r4, #16]
 8003c1c:	9906      	ldr	r1, [sp, #24]
 8003c1e:	9805      	ldr	r0, [sp, #20]
 8003c20:	9d07      	ldr	r5, [sp, #28]
 8003c22:	47a8      	blx	r5
 8003c24:	3001      	adds	r0, #1
 8003c26:	d0ae      	beq.n	8003b86 <_printf_i+0x136>
 8003c28:	6823      	ldr	r3, [r4, #0]
 8003c2a:	079b      	lsls	r3, r3, #30
 8003c2c:	d415      	bmi.n	8003c5a <_printf_i+0x20a>
 8003c2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003c30:	68e0      	ldr	r0, [r4, #12]
 8003c32:	4298      	cmp	r0, r3
 8003c34:	daa9      	bge.n	8003b8a <_printf_i+0x13a>
 8003c36:	0018      	movs	r0, r3
 8003c38:	e7a7      	b.n	8003b8a <_printf_i+0x13a>
 8003c3a:	0022      	movs	r2, r4
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	9906      	ldr	r1, [sp, #24]
 8003c40:	9805      	ldr	r0, [sp, #20]
 8003c42:	9e07      	ldr	r6, [sp, #28]
 8003c44:	3219      	adds	r2, #25
 8003c46:	47b0      	blx	r6
 8003c48:	3001      	adds	r0, #1
 8003c4a:	d09c      	beq.n	8003b86 <_printf_i+0x136>
 8003c4c:	3501      	adds	r5, #1
 8003c4e:	68e3      	ldr	r3, [r4, #12]
 8003c50:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003c52:	1a9b      	subs	r3, r3, r2
 8003c54:	42ab      	cmp	r3, r5
 8003c56:	dcf0      	bgt.n	8003c3a <_printf_i+0x1ea>
 8003c58:	e7e9      	b.n	8003c2e <_printf_i+0x1de>
 8003c5a:	2500      	movs	r5, #0
 8003c5c:	e7f7      	b.n	8003c4e <_printf_i+0x1fe>
 8003c5e:	46c0      	nop			@ (mov r8, r8)
 8003c60:	08004080 	.word	0x08004080
 8003c64:	08004091 	.word	0x08004091

08003c68 <__swbuf_r>:
 8003c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c6a:	0006      	movs	r6, r0
 8003c6c:	000d      	movs	r5, r1
 8003c6e:	0014      	movs	r4, r2
 8003c70:	2800      	cmp	r0, #0
 8003c72:	d004      	beq.n	8003c7e <__swbuf_r+0x16>
 8003c74:	6a03      	ldr	r3, [r0, #32]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d101      	bne.n	8003c7e <__swbuf_r+0x16>
 8003c7a:	f7ff fa33 	bl	80030e4 <__sinit>
 8003c7e:	69a3      	ldr	r3, [r4, #24]
 8003c80:	60a3      	str	r3, [r4, #8]
 8003c82:	89a3      	ldrh	r3, [r4, #12]
 8003c84:	071b      	lsls	r3, r3, #28
 8003c86:	d502      	bpl.n	8003c8e <__swbuf_r+0x26>
 8003c88:	6923      	ldr	r3, [r4, #16]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d109      	bne.n	8003ca2 <__swbuf_r+0x3a>
 8003c8e:	0021      	movs	r1, r4
 8003c90:	0030      	movs	r0, r6
 8003c92:	f000 f82b 	bl	8003cec <__swsetup_r>
 8003c96:	2800      	cmp	r0, #0
 8003c98:	d003      	beq.n	8003ca2 <__swbuf_r+0x3a>
 8003c9a:	2501      	movs	r5, #1
 8003c9c:	426d      	negs	r5, r5
 8003c9e:	0028      	movs	r0, r5
 8003ca0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003ca2:	6923      	ldr	r3, [r4, #16]
 8003ca4:	6820      	ldr	r0, [r4, #0]
 8003ca6:	b2ef      	uxtb	r7, r5
 8003ca8:	1ac0      	subs	r0, r0, r3
 8003caa:	6963      	ldr	r3, [r4, #20]
 8003cac:	b2ed      	uxtb	r5, r5
 8003cae:	4283      	cmp	r3, r0
 8003cb0:	dc05      	bgt.n	8003cbe <__swbuf_r+0x56>
 8003cb2:	0021      	movs	r1, r4
 8003cb4:	0030      	movs	r0, r6
 8003cb6:	f7ff fcc3 	bl	8003640 <_fflush_r>
 8003cba:	2800      	cmp	r0, #0
 8003cbc:	d1ed      	bne.n	8003c9a <__swbuf_r+0x32>
 8003cbe:	68a3      	ldr	r3, [r4, #8]
 8003cc0:	3001      	adds	r0, #1
 8003cc2:	3b01      	subs	r3, #1
 8003cc4:	60a3      	str	r3, [r4, #8]
 8003cc6:	6823      	ldr	r3, [r4, #0]
 8003cc8:	1c5a      	adds	r2, r3, #1
 8003cca:	6022      	str	r2, [r4, #0]
 8003ccc:	701f      	strb	r7, [r3, #0]
 8003cce:	6963      	ldr	r3, [r4, #20]
 8003cd0:	4283      	cmp	r3, r0
 8003cd2:	d004      	beq.n	8003cde <__swbuf_r+0x76>
 8003cd4:	89a3      	ldrh	r3, [r4, #12]
 8003cd6:	07db      	lsls	r3, r3, #31
 8003cd8:	d5e1      	bpl.n	8003c9e <__swbuf_r+0x36>
 8003cda:	2d0a      	cmp	r5, #10
 8003cdc:	d1df      	bne.n	8003c9e <__swbuf_r+0x36>
 8003cde:	0021      	movs	r1, r4
 8003ce0:	0030      	movs	r0, r6
 8003ce2:	f7ff fcad 	bl	8003640 <_fflush_r>
 8003ce6:	2800      	cmp	r0, #0
 8003ce8:	d0d9      	beq.n	8003c9e <__swbuf_r+0x36>
 8003cea:	e7d6      	b.n	8003c9a <__swbuf_r+0x32>

08003cec <__swsetup_r>:
 8003cec:	4b2d      	ldr	r3, [pc, #180]	@ (8003da4 <__swsetup_r+0xb8>)
 8003cee:	b570      	push	{r4, r5, r6, lr}
 8003cf0:	0005      	movs	r5, r0
 8003cf2:	6818      	ldr	r0, [r3, #0]
 8003cf4:	000c      	movs	r4, r1
 8003cf6:	2800      	cmp	r0, #0
 8003cf8:	d004      	beq.n	8003d04 <__swsetup_r+0x18>
 8003cfa:	6a03      	ldr	r3, [r0, #32]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d101      	bne.n	8003d04 <__swsetup_r+0x18>
 8003d00:	f7ff f9f0 	bl	80030e4 <__sinit>
 8003d04:	220c      	movs	r2, #12
 8003d06:	5ea3      	ldrsh	r3, [r4, r2]
 8003d08:	071a      	lsls	r2, r3, #28
 8003d0a:	d423      	bmi.n	8003d54 <__swsetup_r+0x68>
 8003d0c:	06da      	lsls	r2, r3, #27
 8003d0e:	d407      	bmi.n	8003d20 <__swsetup_r+0x34>
 8003d10:	2209      	movs	r2, #9
 8003d12:	602a      	str	r2, [r5, #0]
 8003d14:	2240      	movs	r2, #64	@ 0x40
 8003d16:	2001      	movs	r0, #1
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	81a3      	strh	r3, [r4, #12]
 8003d1c:	4240      	negs	r0, r0
 8003d1e:	e03a      	b.n	8003d96 <__swsetup_r+0xaa>
 8003d20:	075b      	lsls	r3, r3, #29
 8003d22:	d513      	bpl.n	8003d4c <__swsetup_r+0x60>
 8003d24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003d26:	2900      	cmp	r1, #0
 8003d28:	d008      	beq.n	8003d3c <__swsetup_r+0x50>
 8003d2a:	0023      	movs	r3, r4
 8003d2c:	3344      	adds	r3, #68	@ 0x44
 8003d2e:	4299      	cmp	r1, r3
 8003d30:	d002      	beq.n	8003d38 <__swsetup_r+0x4c>
 8003d32:	0028      	movs	r0, r5
 8003d34:	f7ff faf8 	bl	8003328 <_free_r>
 8003d38:	2300      	movs	r3, #0
 8003d3a:	6363      	str	r3, [r4, #52]	@ 0x34
 8003d3c:	2224      	movs	r2, #36	@ 0x24
 8003d3e:	89a3      	ldrh	r3, [r4, #12]
 8003d40:	4393      	bics	r3, r2
 8003d42:	81a3      	strh	r3, [r4, #12]
 8003d44:	2300      	movs	r3, #0
 8003d46:	6063      	str	r3, [r4, #4]
 8003d48:	6923      	ldr	r3, [r4, #16]
 8003d4a:	6023      	str	r3, [r4, #0]
 8003d4c:	2308      	movs	r3, #8
 8003d4e:	89a2      	ldrh	r2, [r4, #12]
 8003d50:	4313      	orrs	r3, r2
 8003d52:	81a3      	strh	r3, [r4, #12]
 8003d54:	6923      	ldr	r3, [r4, #16]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d10b      	bne.n	8003d72 <__swsetup_r+0x86>
 8003d5a:	21a0      	movs	r1, #160	@ 0xa0
 8003d5c:	2280      	movs	r2, #128	@ 0x80
 8003d5e:	89a3      	ldrh	r3, [r4, #12]
 8003d60:	0089      	lsls	r1, r1, #2
 8003d62:	0092      	lsls	r2, r2, #2
 8003d64:	400b      	ands	r3, r1
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d003      	beq.n	8003d72 <__swsetup_r+0x86>
 8003d6a:	0021      	movs	r1, r4
 8003d6c:	0028      	movs	r0, r5
 8003d6e:	f000 f89b 	bl	8003ea8 <__smakebuf_r>
 8003d72:	220c      	movs	r2, #12
 8003d74:	5ea3      	ldrsh	r3, [r4, r2]
 8003d76:	2101      	movs	r1, #1
 8003d78:	001a      	movs	r2, r3
 8003d7a:	400a      	ands	r2, r1
 8003d7c:	420b      	tst	r3, r1
 8003d7e:	d00b      	beq.n	8003d98 <__swsetup_r+0xac>
 8003d80:	2200      	movs	r2, #0
 8003d82:	60a2      	str	r2, [r4, #8]
 8003d84:	6962      	ldr	r2, [r4, #20]
 8003d86:	4252      	negs	r2, r2
 8003d88:	61a2      	str	r2, [r4, #24]
 8003d8a:	2000      	movs	r0, #0
 8003d8c:	6922      	ldr	r2, [r4, #16]
 8003d8e:	4282      	cmp	r2, r0
 8003d90:	d101      	bne.n	8003d96 <__swsetup_r+0xaa>
 8003d92:	061a      	lsls	r2, r3, #24
 8003d94:	d4be      	bmi.n	8003d14 <__swsetup_r+0x28>
 8003d96:	bd70      	pop	{r4, r5, r6, pc}
 8003d98:	0799      	lsls	r1, r3, #30
 8003d9a:	d400      	bmi.n	8003d9e <__swsetup_r+0xb2>
 8003d9c:	6962      	ldr	r2, [r4, #20]
 8003d9e:	60a2      	str	r2, [r4, #8]
 8003da0:	e7f3      	b.n	8003d8a <__swsetup_r+0x9e>
 8003da2:	46c0      	nop			@ (mov r8, r8)
 8003da4:	20000018 	.word	0x20000018

08003da8 <_raise_r>:
 8003da8:	b570      	push	{r4, r5, r6, lr}
 8003daa:	0004      	movs	r4, r0
 8003dac:	000d      	movs	r5, r1
 8003dae:	291f      	cmp	r1, #31
 8003db0:	d904      	bls.n	8003dbc <_raise_r+0x14>
 8003db2:	2316      	movs	r3, #22
 8003db4:	6003      	str	r3, [r0, #0]
 8003db6:	2001      	movs	r0, #1
 8003db8:	4240      	negs	r0, r0
 8003dba:	bd70      	pop	{r4, r5, r6, pc}
 8003dbc:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d004      	beq.n	8003dcc <_raise_r+0x24>
 8003dc2:	008a      	lsls	r2, r1, #2
 8003dc4:	189b      	adds	r3, r3, r2
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	2a00      	cmp	r2, #0
 8003dca:	d108      	bne.n	8003dde <_raise_r+0x36>
 8003dcc:	0020      	movs	r0, r4
 8003dce:	f000 f831 	bl	8003e34 <_getpid_r>
 8003dd2:	002a      	movs	r2, r5
 8003dd4:	0001      	movs	r1, r0
 8003dd6:	0020      	movs	r0, r4
 8003dd8:	f000 f81a 	bl	8003e10 <_kill_r>
 8003ddc:	e7ed      	b.n	8003dba <_raise_r+0x12>
 8003dde:	2a01      	cmp	r2, #1
 8003de0:	d009      	beq.n	8003df6 <_raise_r+0x4e>
 8003de2:	1c51      	adds	r1, r2, #1
 8003de4:	d103      	bne.n	8003dee <_raise_r+0x46>
 8003de6:	2316      	movs	r3, #22
 8003de8:	6003      	str	r3, [r0, #0]
 8003dea:	2001      	movs	r0, #1
 8003dec:	e7e5      	b.n	8003dba <_raise_r+0x12>
 8003dee:	2100      	movs	r1, #0
 8003df0:	0028      	movs	r0, r5
 8003df2:	6019      	str	r1, [r3, #0]
 8003df4:	4790      	blx	r2
 8003df6:	2000      	movs	r0, #0
 8003df8:	e7df      	b.n	8003dba <_raise_r+0x12>
	...

08003dfc <raise>:
 8003dfc:	b510      	push	{r4, lr}
 8003dfe:	4b03      	ldr	r3, [pc, #12]	@ (8003e0c <raise+0x10>)
 8003e00:	0001      	movs	r1, r0
 8003e02:	6818      	ldr	r0, [r3, #0]
 8003e04:	f7ff ffd0 	bl	8003da8 <_raise_r>
 8003e08:	bd10      	pop	{r4, pc}
 8003e0a:	46c0      	nop			@ (mov r8, r8)
 8003e0c:	20000018 	.word	0x20000018

08003e10 <_kill_r>:
 8003e10:	2300      	movs	r3, #0
 8003e12:	b570      	push	{r4, r5, r6, lr}
 8003e14:	4d06      	ldr	r5, [pc, #24]	@ (8003e30 <_kill_r+0x20>)
 8003e16:	0004      	movs	r4, r0
 8003e18:	0008      	movs	r0, r1
 8003e1a:	0011      	movs	r1, r2
 8003e1c:	602b      	str	r3, [r5, #0]
 8003e1e:	f7fc ff6f 	bl	8000d00 <_kill>
 8003e22:	1c43      	adds	r3, r0, #1
 8003e24:	d103      	bne.n	8003e2e <_kill_r+0x1e>
 8003e26:	682b      	ldr	r3, [r5, #0]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d000      	beq.n	8003e2e <_kill_r+0x1e>
 8003e2c:	6023      	str	r3, [r4, #0]
 8003e2e:	bd70      	pop	{r4, r5, r6, pc}
 8003e30:	20000478 	.word	0x20000478

08003e34 <_getpid_r>:
 8003e34:	b510      	push	{r4, lr}
 8003e36:	f7fc ff5d 	bl	8000cf4 <_getpid>
 8003e3a:	bd10      	pop	{r4, pc}

08003e3c <memchr>:
 8003e3c:	b2c9      	uxtb	r1, r1
 8003e3e:	1882      	adds	r2, r0, r2
 8003e40:	4290      	cmp	r0, r2
 8003e42:	d101      	bne.n	8003e48 <memchr+0xc>
 8003e44:	2000      	movs	r0, #0
 8003e46:	4770      	bx	lr
 8003e48:	7803      	ldrb	r3, [r0, #0]
 8003e4a:	428b      	cmp	r3, r1
 8003e4c:	d0fb      	beq.n	8003e46 <memchr+0xa>
 8003e4e:	3001      	adds	r0, #1
 8003e50:	e7f6      	b.n	8003e40 <memchr+0x4>
	...

08003e54 <__swhatbuf_r>:
 8003e54:	b570      	push	{r4, r5, r6, lr}
 8003e56:	000e      	movs	r6, r1
 8003e58:	001d      	movs	r5, r3
 8003e5a:	230e      	movs	r3, #14
 8003e5c:	5ec9      	ldrsh	r1, [r1, r3]
 8003e5e:	0014      	movs	r4, r2
 8003e60:	b096      	sub	sp, #88	@ 0x58
 8003e62:	2900      	cmp	r1, #0
 8003e64:	da0c      	bge.n	8003e80 <__swhatbuf_r+0x2c>
 8003e66:	89b2      	ldrh	r2, [r6, #12]
 8003e68:	2380      	movs	r3, #128	@ 0x80
 8003e6a:	0011      	movs	r1, r2
 8003e6c:	4019      	ands	r1, r3
 8003e6e:	421a      	tst	r2, r3
 8003e70:	d114      	bne.n	8003e9c <__swhatbuf_r+0x48>
 8003e72:	2380      	movs	r3, #128	@ 0x80
 8003e74:	00db      	lsls	r3, r3, #3
 8003e76:	2000      	movs	r0, #0
 8003e78:	6029      	str	r1, [r5, #0]
 8003e7a:	6023      	str	r3, [r4, #0]
 8003e7c:	b016      	add	sp, #88	@ 0x58
 8003e7e:	bd70      	pop	{r4, r5, r6, pc}
 8003e80:	466a      	mov	r2, sp
 8003e82:	f000 f853 	bl	8003f2c <_fstat_r>
 8003e86:	2800      	cmp	r0, #0
 8003e88:	dbed      	blt.n	8003e66 <__swhatbuf_r+0x12>
 8003e8a:	23f0      	movs	r3, #240	@ 0xf0
 8003e8c:	9901      	ldr	r1, [sp, #4]
 8003e8e:	021b      	lsls	r3, r3, #8
 8003e90:	4019      	ands	r1, r3
 8003e92:	4b04      	ldr	r3, [pc, #16]	@ (8003ea4 <__swhatbuf_r+0x50>)
 8003e94:	18c9      	adds	r1, r1, r3
 8003e96:	424b      	negs	r3, r1
 8003e98:	4159      	adcs	r1, r3
 8003e9a:	e7ea      	b.n	8003e72 <__swhatbuf_r+0x1e>
 8003e9c:	2100      	movs	r1, #0
 8003e9e:	2340      	movs	r3, #64	@ 0x40
 8003ea0:	e7e9      	b.n	8003e76 <__swhatbuf_r+0x22>
 8003ea2:	46c0      	nop			@ (mov r8, r8)
 8003ea4:	ffffe000 	.word	0xffffe000

08003ea8 <__smakebuf_r>:
 8003ea8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003eaa:	2602      	movs	r6, #2
 8003eac:	898b      	ldrh	r3, [r1, #12]
 8003eae:	0005      	movs	r5, r0
 8003eb0:	000c      	movs	r4, r1
 8003eb2:	b085      	sub	sp, #20
 8003eb4:	4233      	tst	r3, r6
 8003eb6:	d007      	beq.n	8003ec8 <__smakebuf_r+0x20>
 8003eb8:	0023      	movs	r3, r4
 8003eba:	3347      	adds	r3, #71	@ 0x47
 8003ebc:	6023      	str	r3, [r4, #0]
 8003ebe:	6123      	str	r3, [r4, #16]
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	6163      	str	r3, [r4, #20]
 8003ec4:	b005      	add	sp, #20
 8003ec6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ec8:	ab03      	add	r3, sp, #12
 8003eca:	aa02      	add	r2, sp, #8
 8003ecc:	f7ff ffc2 	bl	8003e54 <__swhatbuf_r>
 8003ed0:	9f02      	ldr	r7, [sp, #8]
 8003ed2:	9001      	str	r0, [sp, #4]
 8003ed4:	0039      	movs	r1, r7
 8003ed6:	0028      	movs	r0, r5
 8003ed8:	f7ff fa9c 	bl	8003414 <_malloc_r>
 8003edc:	2800      	cmp	r0, #0
 8003ede:	d108      	bne.n	8003ef2 <__smakebuf_r+0x4a>
 8003ee0:	220c      	movs	r2, #12
 8003ee2:	5ea3      	ldrsh	r3, [r4, r2]
 8003ee4:	059a      	lsls	r2, r3, #22
 8003ee6:	d4ed      	bmi.n	8003ec4 <__smakebuf_r+0x1c>
 8003ee8:	2203      	movs	r2, #3
 8003eea:	4393      	bics	r3, r2
 8003eec:	431e      	orrs	r6, r3
 8003eee:	81a6      	strh	r6, [r4, #12]
 8003ef0:	e7e2      	b.n	8003eb8 <__smakebuf_r+0x10>
 8003ef2:	2380      	movs	r3, #128	@ 0x80
 8003ef4:	89a2      	ldrh	r2, [r4, #12]
 8003ef6:	6020      	str	r0, [r4, #0]
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	81a3      	strh	r3, [r4, #12]
 8003efc:	9b03      	ldr	r3, [sp, #12]
 8003efe:	6120      	str	r0, [r4, #16]
 8003f00:	6167      	str	r7, [r4, #20]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d00c      	beq.n	8003f20 <__smakebuf_r+0x78>
 8003f06:	0028      	movs	r0, r5
 8003f08:	230e      	movs	r3, #14
 8003f0a:	5ee1      	ldrsh	r1, [r4, r3]
 8003f0c:	f000 f820 	bl	8003f50 <_isatty_r>
 8003f10:	2800      	cmp	r0, #0
 8003f12:	d005      	beq.n	8003f20 <__smakebuf_r+0x78>
 8003f14:	2303      	movs	r3, #3
 8003f16:	89a2      	ldrh	r2, [r4, #12]
 8003f18:	439a      	bics	r2, r3
 8003f1a:	3b02      	subs	r3, #2
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	81a3      	strh	r3, [r4, #12]
 8003f20:	89a3      	ldrh	r3, [r4, #12]
 8003f22:	9a01      	ldr	r2, [sp, #4]
 8003f24:	4313      	orrs	r3, r2
 8003f26:	81a3      	strh	r3, [r4, #12]
 8003f28:	e7cc      	b.n	8003ec4 <__smakebuf_r+0x1c>
	...

08003f2c <_fstat_r>:
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	b570      	push	{r4, r5, r6, lr}
 8003f30:	4d06      	ldr	r5, [pc, #24]	@ (8003f4c <_fstat_r+0x20>)
 8003f32:	0004      	movs	r4, r0
 8003f34:	0008      	movs	r0, r1
 8003f36:	0011      	movs	r1, r2
 8003f38:	602b      	str	r3, [r5, #0]
 8003f3a:	f7fc ff41 	bl	8000dc0 <_fstat>
 8003f3e:	1c43      	adds	r3, r0, #1
 8003f40:	d103      	bne.n	8003f4a <_fstat_r+0x1e>
 8003f42:	682b      	ldr	r3, [r5, #0]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d000      	beq.n	8003f4a <_fstat_r+0x1e>
 8003f48:	6023      	str	r3, [r4, #0]
 8003f4a:	bd70      	pop	{r4, r5, r6, pc}
 8003f4c:	20000478 	.word	0x20000478

08003f50 <_isatty_r>:
 8003f50:	2300      	movs	r3, #0
 8003f52:	b570      	push	{r4, r5, r6, lr}
 8003f54:	4d06      	ldr	r5, [pc, #24]	@ (8003f70 <_isatty_r+0x20>)
 8003f56:	0004      	movs	r4, r0
 8003f58:	0008      	movs	r0, r1
 8003f5a:	602b      	str	r3, [r5, #0]
 8003f5c:	f7fc ff3e 	bl	8000ddc <_isatty>
 8003f60:	1c43      	adds	r3, r0, #1
 8003f62:	d103      	bne.n	8003f6c <_isatty_r+0x1c>
 8003f64:	682b      	ldr	r3, [r5, #0]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d000      	beq.n	8003f6c <_isatty_r+0x1c>
 8003f6a:	6023      	str	r3, [r4, #0]
 8003f6c:	bd70      	pop	{r4, r5, r6, pc}
 8003f6e:	46c0      	nop			@ (mov r8, r8)
 8003f70:	20000478 	.word	0x20000478

08003f74 <_init>:
 8003f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f76:	46c0      	nop			@ (mov r8, r8)
 8003f78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f7a:	bc08      	pop	{r3}
 8003f7c:	469e      	mov	lr, r3
 8003f7e:	4770      	bx	lr

08003f80 <_fini>:
 8003f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f82:	46c0      	nop			@ (mov r8, r8)
 8003f84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f86:	bc08      	pop	{r3}
 8003f88:	469e      	mov	lr, r3
 8003f8a:	4770      	bx	lr
