1 0
major_op: 6
minor_op: 4
is_reg_movq: 0
is_load: 0
is_imm_movq_mem: 0
reg_out_b: 0
add(op_b, reg_out_b): 100
bgen_result: 0
reg_wr_enable: 1
mem_wr_enable: 0
datapath_result: 100
reg_out_a: 0
mem_out: 0
------ 
2 6
major_op: 2
minor_op: 1
is_reg_movq: 1
is_load: 0
is_imm_movq_mem: 0
reg_out_b: 100
add(op_b, reg_out_b): 200
bgen_result: 100
reg_wr_enable: 1
mem_wr_enable: 0
datapath_result: 100
reg_out_a: 0
mem_out: 0
------ 
3 8
major_op: 0
minor_op: 0
is_reg_movq: 1
is_load: 0
is_imm_movq_mem: 0
reg_out_b: 0
add(op_b, reg_out_b): 0
bgen_result: 0
reg_wr_enable: 0
mem_wr_enable: 0
datapath_result: 0
reg_out_a: 0
mem_out: 0
------ 
Done
