{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626201701531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626201701531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 13 13:41:41 2021 " "Processing started: Tue Jul 13 13:41:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626201701531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626201701531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Servo_Controller -c Servo_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Servo_Controller -c Servo_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626201701532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1626201701696 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626201701696 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte Byte_BCD_Converter.v(2) " "Verilog HDL Declaration warning at Byte_BCD_Converter.v(2): \"byte\" is SystemVerilog-2005 keyword" {  } { { "Byte_BCD_Converter.v" "" { Text "/home/panchis/Desktop/Prosthetic_Hand/Controller/Servo_Controller/Byte_BCD_Converter.v" 2 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1626201708922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Byte_BCD_Converter.v 1 1 " "Found 1 design units, including 1 entities, in source file Byte_BCD_Converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Byte_BCD_Converter " "Found entity 1: Byte_BCD_Converter" {  } { { "Byte_BCD_Converter.v" "" { Text "/home/panchis/Desktop/Prosthetic_Hand/Controller/Servo_Controller/Byte_BCD_Converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626201708923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626201708923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Seven_Segment_Display_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Seven_Segment_Display_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SegmentDisplay_Controller " "Found entity 1: SegmentDisplay_Controller" {  } { { "Seven_Segment_Display_Controller.v" "" { Text "/home/panchis/Desktop/Prosthetic_Hand/Controller/Servo_Controller/Seven_Segment_Display_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626201708924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626201708924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Top.v 1 1 " "Found 1 design units, including 1 entities, in source file Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "/home/panchis/Desktop/Prosthetic_Hand/Controller/Servo_Controller/Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626201708924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626201708924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Servo_Controller_Test_Bench.v 1 1 " "Found 1 design units, including 1 entities, in source file Servo_Controller_Test_Bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Servo_Controller_Test_Bench " "Found entity 1: Servo_Controller_Test_Bench" {  } { { "Servo_Controller_Test_Bench.v" "" { Text "/home/panchis/Desktop/Prosthetic_Hand/Controller/Servo_Controller/Servo_Controller_Test_Bench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626201708925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626201708925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PWM_Divider.v 1 1 " "Found 1 design units, including 1 entities, in source file PWM_Divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_Divider " "Found entity 1: PWM_Divider" {  } { { "PWM_Divider.v" "" { Text "/home/panchis/Desktop/Prosthetic_Hand/Controller/Servo_Controller/PWM_Divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626201708925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626201708925 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1626201708971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Byte_BCD_Converter Byte_BCD_Converter:converter " "Elaborating entity \"Byte_BCD_Converter\" for hierarchy \"Byte_BCD_Converter:converter\"" {  } { { "Top.v" "converter" { Text "/home/panchis/Desktop/Prosthetic_Hand/Controller/Servo_Controller/Top.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626201708988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_Divider PWM_Divider:adc_clk_divider " "Elaborating entity \"PWM_Divider\" for hierarchy \"PWM_Divider:adc_clk_divider\"" {  } { { "Top.v" "adc_clk_divider" { Text "/home/panchis/Desktop/Prosthetic_Hand/Controller/Servo_Controller/Top.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626201708991 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PWM_Divider.v(18) " "Verilog HDL assignment warning at PWM_Divider.v(18): truncated value with size 32 to match size of target (1)" {  } { { "PWM_Divider.v" "" { Text "/home/panchis/Desktop/Prosthetic_Hand/Controller/Servo_Controller/PWM_Divider.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1626201708992 "|Top|PWM_Divider:adc_clk_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_Divider PWM_Divider:servo_clk_divider " "Elaborating entity \"PWM_Divider\" for hierarchy \"PWM_Divider:servo_clk_divider\"" {  } { { "Top.v" "servo_clk_divider" { Text "/home/panchis/Desktop/Prosthetic_Hand/Controller/Servo_Controller/Top.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626201708992 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PWM_Divider.v(16) " "Verilog HDL assignment warning at PWM_Divider.v(16): truncated value with size 32 to match size of target (1)" {  } { { "PWM_Divider.v" "" { Text "/home/panchis/Desktop/Prosthetic_Hand/Controller/Servo_Controller/PWM_Divider.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1626201708993 "|Top|PWM_Divider:servo_clk_divider"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "PWM_Divider:servo_clk_divider\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PWM_Divider:servo_clk_divider\|Mult0\"" {  } { { "PWM_Divider.v" "Mult0" { Text "/home/panchis/Desktop/Prosthetic_Hand/Controller/Servo_Controller/PWM_Divider.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1626201709218 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1626201709218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PWM_Divider:servo_clk_divider\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM_Divider:servo_clk_divider\|lpm_mult:Mult0\"" {  } { { "PWM_Divider.v" "" { Text "/home/panchis/Desktop/Prosthetic_Hand/Controller/Servo_Controller/PWM_Divider.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626201709252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PWM_Divider:servo_clk_divider\|lpm_mult:Mult0 " "Instantiated megafunction \"PWM_Divider:servo_clk_divider\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626201709252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626201709252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626201709252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626201709252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626201709252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626201709252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626201709252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626201709252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626201709252 ""}  } { { "PWM_Divider.v" "" { Text "/home/panchis/Desktop/Prosthetic_Hand/Controller/Servo_Controller/PWM_Divider.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626201709252 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PWM_Divider:servo_clk_divider\|lpm_mult:Mult0\|multcore:mult_core PWM_Divider:servo_clk_divider\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM_Divider:servo_clk_divider\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"PWM_Divider:servo_clk_divider\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/panchis/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "PWM_Divider.v" "" { Text "/home/panchis/Desktop/Prosthetic_Hand/Controller/Servo_Controller/PWM_Divider.v" 16 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626201709263 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PWM_Divider:servo_clk_divider\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder PWM_Divider:servo_clk_divider\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM_Divider:servo_clk_divider\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"PWM_Divider:servo_clk_divider\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/panchis/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "PWM_Divider.v" "" { Text "/home/panchis/Desktop/Prosthetic_Hand/Controller/Servo_Controller/PWM_Divider.v" 16 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626201709268 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PWM_Divider:servo_clk_divider\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] PWM_Divider:servo_clk_divider\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM_Divider:servo_clk_divider\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PWM_Divider:servo_clk_divider\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/panchis/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "PWM_Divider.v" "" { Text "/home/panchis/Desktop/Prosthetic_Hand/Controller/Servo_Controller/PWM_Divider.v" 16 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626201709277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "/home/panchis/Desktop/Prosthetic_Hand/Controller/Servo_Controller/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626201709312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626201709312 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PWM_Divider:servo_clk_divider\|lpm_mult:Mult0\|altshift:external_latency_ffs PWM_Divider:servo_clk_divider\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM_Divider:servo_clk_divider\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"PWM_Divider:servo_clk_divider\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/panchis/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "PWM_Divider.v" "" { Text "/home/panchis/Desktop/Prosthetic_Hand/Controller/Servo_Controller/PWM_Divider.v" 16 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626201709316 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1626201709510 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1626201709634 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1626201710106 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626201710106 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "139 " "Implemented 139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1626201710139 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1626201710139 ""} { "Info" "ICUT_CUT_TM_LCELLS" "128 " "Implemented 128 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1626201710139 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1626201710139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "434 " "Peak virtual memory: 434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626201710145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 13 13:41:50 2021 " "Processing ended: Tue Jul 13 13:41:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626201710145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626201710145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626201710145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626201710145 ""}
