v 20130925 2
C 62700 48200 1 0 0 EMBEDDEDATmega8-1.sym
[
T 62800 53600 8 10 0 0 0 0 1
Copyright Mark Salyzyn
T 64900 52500 9 10 1 0 0 6 1
ATmega8
T 62800 53200 8 10 0 0 0 0 1
description=Low-power AVR 8-bit Microcontroller
T 62800 53400 8 10 0 0 0 0 1
documentation=http://rocky.digikey.com/WebLib/Atmel/Web Data/ATmeg8(L) Preliminary Complete.pdf
T 62800 53000 8 10 0 0 0 0 1
footprint=DIP28N
T 65000 52800 8 10 0 1 0 6 1
refdes=U?
T 64600 52800 8 10 0 1 0 6 1
numslots=0
P 65300 50300 65000 50300 1 0 0
{
T 65100 50350 5 8 1 1 0 0 1
pinnumber=1
T 65100 50450 5 8 0 1 0 2 1
pinseq=1
T 64950 50300 9 8 1 1 0 6 1
pinlabel=(RESET) PC6
T 64950 50300 5 8 0 1 0 8 1
pintype=io
}
P 62700 52500 63000 52500 1 0 0
{
T 62900 52550 5 8 1 1 0 6 1
pinnumber=2
T 62900 52650 5 8 0 1 0 8 1
pinseq=2
T 63050 52500 9 8 1 1 0 0 1
pinlabel=PD0 (RxD)
T 63050 52500 5 8 0 1 0 2 1
pintype=io
}
P 62700 52300 63000 52300 1 0 0
{
T 62900 52350 5 8 1 1 0 6 1
pinnumber=3
T 62900 52450 5 8 0 1 0 8 1
pinseq=3
T 63050 52300 9 8 1 1 0 0 1
pinlabel=PD1 (TxD)
T 63050 52300 5 8 0 1 0 2 1
pintype=io
}
P 62700 52100 63000 52100 1 0 0
{
T 62900 52150 5 8 1 1 0 6 1
pinnumber=4
T 62900 52250 5 8 0 1 0 8 1
pinseq=4
T 63050 52100 9 8 1 1 0 0 1
pinlabel=PD2 (INT0)
T 63050 52100 5 8 0 1 0 2 1
pintype=io
}
P 62700 51900 63000 51900 1 0 0
{
T 62900 51950 5 8 1 1 0 6 1
pinnumber=5
T 62900 52050 5 8 0 1 0 8 1
pinseq=5
T 63050 51900 9 8 1 1 0 0 1
pinlabel=PD3 (INT1)
T 63050 51900 5 8 0 1 0 2 1
pintype=io
}
P 62700 51700 63000 51700 1 0 0
{
T 62900 51750 5 8 1 1 0 6 1
pinnumber=6
T 62900 51850 5 8 0 1 0 8 1
pinseq=6
T 63050 51700 9 8 1 1 0 0 1
pinlabel=PD4 (XCK/T0)
T 63050 51700 5 8 0 1 0 2 1
pintype=io
}
T 64600 52150 5 10 0 1 0 6 1
net=Vcc:7
T 64900 51950 5 10 0 1 0 6 1
net=GND:8,22
P 62700 48600 63000 48600 1 0 0
{
T 62900 48650 5 8 1 1 0 6 1
pinnumber=9
T 62900 48750 5 8 0 1 0 8 1
pinseq=9
T 63050 48600 9 8 1 1 0 0 1
pinlabel=PB6 (XTAL1/OSC1)
T 63050 48600 5 8 0 1 0 2 1
pintype=io
}
P 62700 48400 63000 48400 1 0 0
{
T 62900 48450 5 8 1 1 0 6 1
pinnumber=10
T 62900 48550 5 8 0 1 0 8 1
pinseq=10
T 63050 48400 9 8 1 1 0 0 1
pinlabel=PB7 (XTAL2/TOSC2)
T 63050 48400 5 8 0 1 0 2 1
pintype=io
}
P 62700 51500 63000 51500 1 0 0
{
T 62900 51550 5 8 1 1 0 6 1
pinnumber=11
T 62900 51650 5 8 0 1 0 8 1
pinseq=11
T 63050 51500 9 8 1 1 0 0 1
pinlabel=PD5 (T1)
T 63050 51500 5 8 0 1 0 2 1
pintype=io
}
P 62700 51300 63000 51300 1 0 0
{
T 62900 51350 5 8 1 1 0 6 1
pinnumber=12
T 62900 51450 5 8 0 1 0 8 1
pinseq=12
T 63050 51300 9 8 1 1 0 0 1
pinlabel=PD6 (AIN0)
T 63050 51300 5 8 0 1 0 2 1
pintype=io
}
P 62700 51100 63000 51100 1 0 0
{
T 62900 51150 5 8 1 1 0 6 1
pinnumber=13
T 62900 51250 5 8 0 1 0 8 1
pinseq=13
T 63050 51100 9 8 1 1 0 0 1
pinlabel=PD7 (AIN1)
T 63050 51100 5 8 0 1 0 2 1
pintype=io
}
P 62700 49800 63000 49800 1 0 0
{
T 62900 49850 5 8 1 1 0 6 1
pinnumber=14
T 62900 49950 5 8 0 1 0 8 1
pinseq=14
T 63050 49800 9 8 1 1 0 0 1
pinlabel=PB0 (ICP1)
T 63050 49800 5 8 0 1 0 2 1
pintype=io
}
P 63000 49600 62700 49600 1 0 1
{
T 62900 49650 5 8 1 1 0 6 1
pinnumber=15
T 62900 49750 5 8 0 1 0 8 1
pinseq=15
T 63050 49600 9 8 1 1 0 0 1
pinlabel=PB1 (OC1A)
T 63050 49600 5 8 0 1 0 2 1
pintype=io
}
P 63000 49400 62700 49400 1 0 1
{
T 62900 49450 5 8 1 1 0 6 1
pinnumber=16
T 62900 49550 5 8 0 1 0 8 1
pinseq=16
T 63050 49400 9 8 1 1 0 0 1
pinlabel=PB2 (SS/OC1B)
T 63050 49400 5 8 0 1 0 2 1
pintype=io
}
P 63000 49200 62700 49200 1 0 1
{
T 62900 49250 5 8 1 1 0 6 1
pinnumber=17
T 62900 49350 5 8 0 1 0 8 1
pinseq=17
T 63050 49200 9 8 1 1 0 0 1
pinlabel=PB3 (MOSI/OC2)
T 63050 49200 5 8 0 1 0 2 1
pintype=io
}
P 63000 49000 62700 49000 1 0 1
{
T 62900 49050 5 8 1 1 0 6 1
pinnumber=18
T 62900 49150 5 8 0 1 0 8 1
pinseq=18
T 63050 49000 9 8 1 1 0 0 1
pinlabel=PB4 (MISO)
T 63050 49000 5 8 0 1 0 2 1
pintype=io
}
P 63000 48800 62700 48800 1 0 1
{
T 62900 48850 5 8 1 1 0 6 1
pinnumber=19
T 62900 48950 5 8 0 1 0 8 1
pinseq=19
T 63050 48800 9 8 1 1 0 0 1
pinlabel=PB5 (SCK)
T 63050 48800 5 8 0 1 0 2 1
pintype=io
}
P 65000 49200 65300 49200 1 0 1
{
T 65100 49250 5 8 1 1 0 0 1
pinnumber=20
T 65100 49350 5 8 0 1 0 2 1
pinseq=20
T 64950 49200 9 8 1 1 0 6 1
pinlabel=AVCC
T 64950 49200 5 8 0 1 0 8 1
pintype=in
}
P 65000 49500 65300 49500 1 0 1
{
T 65100 49550 5 8 1 1 0 0 1
pinnumber=21
T 65100 49650 5 8 0 1 0 2 1
pinseq=21
T 64950 49500 9 8 1 1 0 6 1
pinlabel=AREF
T 64950 49500 5 8 0 1 0 8 1
pintype=in
}
P 65000 51500 65300 51500 1 0 1
{
T 65100 51550 5 8 1 1 0 0 1
pinnumber=23
T 65100 51650 5 8 0 1 0 2 1
pinseq=23
T 64950 51500 9 8 1 1 0 6 1
pinlabel=(ADC0) PC0
T 64950 51500 5 8 0 1 0 8 1
pintype=io
}
P 65000 51300 65300 51300 1 0 1
{
T 65100 51350 5 8 1 1 0 0 1
pinnumber=24
T 65100 51450 5 8 0 1 0 2 1
pinseq=24
T 64950 51300 9 8 1 1 0 6 1
pinlabel=(ADC1) PC1
T 64950 51300 5 8 0 1 0 8 1
pintype=io
}
P 65000 51100 65300 51100 1 0 1
{
T 65100 51150 5 8 1 1 0 0 1
pinnumber=25
T 65100 51250 5 8 0 1 0 2 1
pinseq=25
T 64950 51100 9 8 1 1 0 6 1
pinlabel=(ADC2) PC2
T 64950 51100 5 8 0 1 0 8 1
pintype=io
}
P 65000 50900 65300 50900 1 0 1
{
T 65100 50950 5 8 1 1 0 0 1
pinnumber=26
T 65100 51050 5 8 0 1 0 2 1
pinseq=26
T 64950 50900 9 8 1 1 0 6 1
pinlabel=(ADC3) PC3
T 64950 50900 5 8 0 1 0 8 1
pintype=io
}
P 65000 50700 65300 50700 1 0 1
{
T 65100 50750 5 8 1 1 0 0 1
pinnumber=27
T 65100 50850 5 8 0 1 0 2 1
pinseq=27
T 64950 50700 9 8 1 1 0 6 1
pinlabel=(ADC4/SDA) PC4
T 64950 50700 5 8 0 1 0 8 1
pintype=io
}
P 65000 50500 65300 50500 1 0 1
{
T 65100 50550 5 8 1 1 0 0 1
pinnumber=28
T 65100 50650 5 8 0 1 0 2 1
pinseq=28
T 64950 50500 9 8 1 1 0 6 1
pinlabel=(ADC5/SCL) PC5
T 64950 50500 5 8 0 1 0 8 1
pintype=io
}
B 63000 48300 2000 4400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 62800 53800 8 10 0 0 0 0 1
device=ATmega8
]
{
T 65300 52600 5 10 1 1 0 6 1
refdes=U1
T 62700 48200 5 10 0 0 0 0 1
footprint=DIL 28 300 100 60 28
}
C 65300 49400 1 270 0 EMBEDDEDvcc-1.sym
[
P 65300 49200 65500 49200 1 0 0
{
T 65350 49150 5 6 0 1 270 0 1
pinnumber=1
T 65350 49150 5 6 0 0 270 0 1
pinseq=1
T 65350 49150 5 6 0 1 270 0 1
pinlabel=1
T 65350 49150 5 6 0 1 270 0 1
pintype=pwr
}
L 65500 49350 65500 49050 3 0 0 0 -1 -1
T 65550 49325 9 8 1 0 270 0 1
Vcc
T 65500 48950 8 10 0 0 270 0 1
net=Vcc:1
]
N 62000 48600 62700 48600 4
N 62000 48600 62000 47800 4
C 62000 47900 1 0 0 EMBEDDEDcrystal-1.sym
[
P 62000 48000 62200 48000 1 0 0
{
T 62150 48050 5 8 0 1 0 6 1
pinnumber=1
T 62150 47950 5 8 0 1 0 8 1
pinseq=1
T 62250 48000 9 8 0 1 0 0 1
pinlabel=1
T 62250 48000 5 8 0 1 0 2 1
pintype=pas
}
P 62500 48000 62700 48000 1 0 1
{
T 62550 48050 5 8 0 1 0 0 1
pinnumber=2
T 62550 47950 5 8 0 1 0 2 1
pinseq=2
T 62450 48000 9 8 0 1 0 6 1
pinlabel=2
T 62450 48000 5 8 0 1 0 8 1
pintype=pas
}
B 62250 47900 200 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 62200 48400 5 10 0 0 0 0 1
device=CRYSTAL
L 62200 48140 62200 47860 3 0 0 0 -1 -1
L 62500 48140 62500 47860 3 0 0 0 -1 -1
T 62200 48200 8 10 0 1 0 0 1
refdes=U?
T 62200 49000 5 10 0 0 0 0 1
description=crystal
T 62200 48800 5 10 0 0 0 0 1
numslots=0
T 62200 48600 5 10 0 0 0 0 1
symversion=0.1
]
{
T 62200 48200 5 10 1 1 0 0 1
refdes=U2
T 62000 47900 5 10 0 0 0 0 1
footprint=HC49
T 62100 47700 5 10 1 1 0 0 1
value=3MHz
}
N 62700 48400 62700 47800 4
C 62200 46900 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 62000 46900 62000 47100 1 0 0
{
T 61950 47050 5 8 0 1 90 6 1
pinnumber=1
T 62050 47050 5 8 0 1 90 8 1
pinseq=1
T 62000 47100 9 8 0 1 90 0 1
pinlabel=1
T 62000 47100 5 8 0 1 90 2 1
pintype=pas
}
P 62000 47800 62000 47600 1 0 0
{
T 61950 47650 5 8 0 1 90 0 1
pinnumber=2
T 62050 47650 5 8 0 1 90 2 1
pinseq=2
T 62000 47600 9 8 0 1 90 6 1
pinlabel=2
T 62000 47600 5 8 0 1 90 8 1
pintype=pas
}
L 61800 47300 62200 47300 3 0 0 0 -1 -1
L 61800 47400 62200 47400 3 0 0 0 -1 -1
L 62000 47600 62000 47400 3 0 0 0 -1 -1
L 62000 47300 62000 47100 3 0 0 0 -1 -1
T 61500 47100 5 10 0 0 90 0 1
device=CAPACITOR
T 61700 47100 8 10 0 1 90 0 1
refdes=C?
T 60900 47100 5 10 0 0 90 0 1
description=capacitor
T 61100 47100 5 10 0 0 90 0 1
numslots=0
T 61300 47100 5 10 0 0 90 0 1
symversion=0.1
]
{
T 61700 47100 5 10 1 1 90 0 1
refdes=C1
T 62200 45200 5 10 0 0 0 0 1
footprint=AXIAL_LAY 100
T 62200 46900 5 10 1 1 0 0 1
value=27p
}
C 61700 46400 1 0 0 EMBEDDEDgnd-1.sym
[
P 61800 46500 61800 46700 1 0 1
{
T 61858 46561 5 4 0 1 0 0 1
pinnumber=1
T 61858 46561 5 4 0 0 0 0 1
pinseq=1
T 61858 46561 5 4 0 1 0 0 1
pinlabel=1
T 61858 46561 5 4 0 1 0 0 1
pintype=pwr
}
L 61700 46500 61900 46500 3 0 0 0 -1 -1
L 61755 46450 61845 46450 3 0 0 0 -1 -1
L 61780 46410 61820 46410 3 0 0 0 -1 -1
T 62000 46450 8 10 0 0 0 0 1
net=GND:1
]
C 68000 48000 1 0 1 EMBEDDEDvcc-1.sym
[
P 67800 48000 67800 48200 1 0 0
{
T 67750 48050 5 6 0 1 0 6 1
pinnumber=1
T 67750 48050 5 6 0 0 0 6 1
pinseq=1
T 67750 48050 5 6 0 1 0 6 1
pinlabel=1
T 67750 48050 5 6 0 1 0 6 1
pintype=pwr
}
L 67950 48200 67650 48200 3 0 0 0 -1 -1
T 67925 48250 9 8 1 0 0 6 1
Vcc
T 67550 48200 8 10 0 0 0 6 1
net=Vcc:1
]
C 67900 46100 1 0 1 EMBEDDEDgnd-1.sym
[
P 67800 46200 67800 46400 1 0 1
{
T 67742 46261 5 4 0 1 0 6 1
pinnumber=1
T 67742 46261 5 4 0 0 0 6 1
pinseq=1
T 67742 46261 5 4 0 1 0 6 1
pinlabel=1
T 67742 46261 5 4 0 1 0 6 1
pintype=pwr
}
L 67900 46200 67700 46200 3 0 0 0 -1 -1
L 67845 46150 67755 46150 3 0 0 0 -1 -1
L 67820 46110 67780 46110 3 0 0 0 -1 -1
T 67600 46150 8 10 0 0 0 6 1
net=GND:1
]
C 62900 46900 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 62700 46900 62700 47100 1 0 0
{
T 62650 47050 5 8 0 1 90 6 1
pinnumber=1
T 62750 47050 5 8 0 1 90 8 1
pinseq=1
T 62700 47100 9 8 0 1 90 0 1
pinlabel=1
T 62700 47100 5 8 0 1 90 2 1
pintype=pas
}
P 62700 47800 62700 47600 1 0 0
{
T 62650 47650 5 8 0 1 90 0 1
pinnumber=2
T 62750 47650 5 8 0 1 90 2 1
pinseq=2
T 62700 47600 9 8 0 1 90 6 1
pinlabel=2
T 62700 47600 5 8 0 1 90 8 1
pintype=pas
}
L 62500 47300 62900 47300 3 0 0 0 -1 -1
L 62500 47400 62900 47400 3 0 0 0 -1 -1
L 62700 47600 62700 47400 3 0 0 0 -1 -1
L 62700 47300 62700 47100 3 0 0 0 -1 -1
T 62200 47100 5 10 0 0 90 0 1
device=CAPACITOR
T 62400 47100 8 10 0 1 90 0 1
refdes=C?
T 61600 47100 5 10 0 0 90 0 1
description=capacitor
T 61800 47100 5 10 0 0 90 0 1
numslots=0
T 62000 47100 5 10 0 0 90 0 1
symversion=0.1
]
{
T 62400 47100 5 10 1 1 90 0 1
refdes=C2
T 62900 46900 5 10 0 0 0 0 1
footprint=AXIAL_LAY 100
T 62900 46900 5 10 1 1 0 0 1
value=27p
}
C 64700 43000 1 0 1 EMBEDDEDgnd-1.sym
[
P 64600 43100 64600 43300 1 0 1
{
T 64542 43161 5 4 0 1 0 6 1
pinnumber=1
T 64542 43161 5 4 0 0 0 6 1
pinseq=1
T 64542 43161 5 4 0 1 0 6 1
pinlabel=1
T 64542 43161 5 4 0 1 0 6 1
pintype=pwr
}
L 64700 43100 64500 43100 3 0 0 0 -1 -1
L 64645 43050 64555 43050 3 0 0 0 -1 -1
L 64620 43010 64580 43010 3 0 0 0 -1 -1
T 64400 43050 8 10 0 0 0 6 1
net=GND:1
]
C 65700 43200 1 0 1 EMBEDDEDRS485_transceiver.sym
[
T 64400 46400 5 10 0 0 0 6 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 64400 46600 5 10 0 0 0 6 1
dist-license=dual X11 or GPL
T 64400 46800 5 10 0 0 0 6 1
use-license=free/unlimited
T 65300 45900 8 10 0 1 0 6 1
refdes=U?
T 64200 43500 5 10 0 1 180 0 1
value=MAX485
T 64400 46200 5 10 0 0 0 6 1
footprint=DIL 8 300 100 60 28
P 65600 45300 65300 45300 1 0 0
{
T 65250 45325 9 8 1 1 0 6 1
pinlabel=RO
T 65400 45350 5 8 1 1 0 0 1
pinnumber=1
T 65250 45300 5 8 0 1 0 8 1
pintype=io
T 65400 45250 5 8 0 1 0 2 1
pinseq=1
}
P 65600 44900 65400 44900 1 0 0
{
T 65250 44925 9 8 1 1 0 6 1
pinlabel=\_RE\_
T 65400 44950 5 8 1 1 0 0 1
pinnumber=2
T 65250 44900 5 8 0 1 0 8 1
pintype=io
T 65400 44850 5 8 0 1 0 2 1
pinseq=2
}
V 65350 44900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 65600 44500 65300 44500 1 0 0
{
T 65250 44525 9 8 1 1 0 6 1
pinlabel=DE
T 65400 44550 5 8 1 1 0 0 1
pinnumber=3
T 65250 44500 5 8 0 1 0 8 1
pintype=io
T 65400 44450 5 8 0 1 0 2 1
pinseq=3
}
P 65600 44100 65300 44100 1 0 0
{
T 65250 44125 9 8 1 1 0 6 1
pinlabel=DI
T 65400 44150 5 8 1 1 0 0 1
pinnumber=4
T 65250 44100 5 8 0 1 0 8 1
pintype=io
T 65400 44050 5 8 0 1 0 2 1
pinseq=4
}
P 64600 46100 64600 45800 1 0 0
{
T 64600 45750 9 8 1 1 0 5 1
pinlabel=Vcc
T 64550 45900 5 8 1 1 0 6 1
pinnumber=8
T 64600 45600 5 8 0 1 0 5 1
pintype=pwr
T 64650 45900 5 8 0 1 0 0 1
pinseq=8
}
P 63600 44900 63900 44900 1 0 0
{
T 63950 44925 9 8 1 1 0 0 1
pinlabel=B
T 63800 44950 5 8 1 1 0 6 1
pinnumber=7
T 63950 44900 5 8 0 1 0 2 1
pintype=io
T 63800 44850 5 8 0 1 0 8 1
pinseq=7
}
P 63600 44500 63900 44500 1 0 0
{
T 63950 44525 9 8 1 1 0 0 1
pinlabel=A
T 63800 44550 5 8 1 1 0 6 1
pinnumber=6
T 63950 44500 5 8 0 1 0 2 1
pintype=io
T 63800 44450 5 8 0 1 0 8 1
pinseq=6
}
P 64600 43300 64600 43600 1 0 0
{
T 64600 43650 9 8 1 1 0 3 1
pinlabel=GND
T 64550 43500 5 8 1 1 0 8 1
pinnumber=5
T 64600 43800 5 8 0 1 0 3 1
pintype=pwr
T 64650 43500 5 8 0 1 0 2 1
pinseq=5
}
B 63900 43600 1400 2200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 65300 45300 64900 45300 3 0 0 0 -1 -1
L 64900 45300 64500 45600 3 0 0 0 -1 -1
L 64900 45300 64500 45000 3 0 0 0 -1 -1
L 64500 45600 64500 45000 3 0 0 0 -1 -1
L 64500 45400 64100 45400 3 0 0 0 -1 -1
L 64100 45400 64100 44500 3 0 0 0 -1 -1
L 64100 44500 63900 44500 3 0 0 0 -1 -1
L 64450 45200 64300 45200 3 0 0 0 -1 -1
L 63900 44900 64300 44900 3 0 0 0 -1 -1
L 64300 45200 64300 44900 3 0 0 0 -1 -1
L 65300 44100 64900 44100 3 0 0 0 -1 -1
L 64900 44400 64900 43800 3 0 0 0 -1 -1
L 64500 44100 64900 44400 3 0 0 0 -1 -1
L 64500 44100 64900 43800 3 0 0 0 -1 -1
L 64634 44200 64300 44200 3 0 0 0 -1 -1
L 64633 44000 64100 44000 3 0 0 0 -1 -1
L 64100 44500 64100 44000 3 0 0 0 -1 -1
L 64300 44900 64300 44200 3 0 0 0 -1 -1
L 65300 44500 64700 44500 3 0 0 0 -1 -1
L 64700 44500 64700 44250 3 0 0 0 -1 -1
L 65300 44900 64700 44900 3 0 0 0 -1 -1
L 64700 44900 64700 45094 3 0 0 0 -1 -1
V 64475 45200 25 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 64700 45119 25 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 64300 44900 7 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1
V 64100 44500 7 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1
]
{
T 64350 45450 5 10 1 1 0 6 1
refdes=U3
T 65700 43200 5 10 0 0 180 6 1
footprint=DIL 8 300 100 60 28
}
N 65800 44500 65800 44900 4
C 64800 46100 1 0 1 EMBEDDEDvcc-1.sym
[
P 64600 46100 64600 46300 1 0 0
{
T 64550 46150 5 6 0 1 0 6 1
pinnumber=1
T 64550 46150 5 6 0 0 0 6 1
pinseq=1
T 64550 46150 5 6 0 1 0 6 1
pinlabel=1
T 64550 46150 5 6 0 1 0 6 1
pintype=pwr
}
L 64750 46300 64450 46300 3 0 0 0 -1 -1
T 64725 46350 9 8 1 0 0 6 1
Vcc
T 64350 46300 8 10 0 0 0 6 1
net=Vcc:1
]
N 67800 47700 67800 48000 4
N 67800 46400 67800 46800 4
C 66600 46400 1 0 1 EMBEDDEDconnector_1x2.sym
[
P 66500 47300 66200 47300 1 0 0
{
T 66150 47300 5 8 1 1 0 6 1
pinnumber=1
T 66150 47300 5 8 0 1 0 8 1
pintype=io
T 66300 47250 5 8 0 1 0 2 1
pinseq=1
}
P 66500 46900 66200 46900 1 0 0
{
T 66150 46900 5 8 1 1 0 6 1
pinnumber=2
T 66150 46900 5 8 0 1 0 8 1
pintype=io
T 66300 46850 5 8 0 1 0 2 1
pinseq=2
}
B 65800 46500 400 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 65800 47800 8 10 0 1 0 6 1
refdes=CONN?
T 66200 48000 5 10 0 0 0 6 1
footprint=CONNECTOR 2 1
T 66200 48200 5 10 0 0 0 6 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 66200 48400 5 10 0 0 0 6 1
dist-license=dual X11 or GPL
T 66200 48600 5 10 0 0 0 6 1
use-license=free/unlimited
T 66200 48800 5 10 0 0 0 6 1
numslots=0
]
{
T 65600 47700 5 10 1 1 0 0 1
refdes=PWR_DC
T 66300 47850 5 10 0 0 0 6 1
footprint=CONNECTOR 2 1
}
N 66500 46900 66800 46900 4
N 66800 46600 66800 46900 4
N 66800 46600 67800 46600 4
N 66500 47300 66800 47300 4
N 66800 47300 66800 47800 4
N 66800 47800 67800 47800 4
N 63200 45100 63600 45100 4
N 65600 44500 65800 44500 4
N 65600 44900 65800 44900 4
C 68000 47700 1 90 1 EMBEDDEDcapacitor-2.sym
[
P 67800 47700 67800 47500 1 0 0
{
T 67750 47550 5 8 1 1 90 0 1
pinnumber=1
T 67850 47500 5 8 0 1 90 2 1
pinseq=1
T 67800 47450 9 8 0 1 90 6 1
pinlabel=+
T 67800 47450 5 8 0 1 90 8 1
pintype=pas
}
P 67800 46800 67800 47000 1 0 0
{
T 67750 46950 5 8 1 1 90 6 1
pinnumber=2
T 67850 47000 5 8 0 1 90 8 1
pinseq=2
T 67800 47050 9 8 0 1 90 0 1
pinlabel=-
T 67800 47050 5 8 0 1 90 2 1
pintype=pas
}
L 67600 47300 68000 47300 3 0 0 0 -1 -1
L 67800 47000 67800 47200 3 0 0 0 -1 -1
L 67800 47300 67800 47500 3 0 0 0 -1 -1
T 67300 47500 5 10 0 0 90 6 1
device=POLARIZED_CAPACITOR
A 67800 46500 700 105 -30 3 0 0 0 -1 -1
L 67600 47411 67700 47411 3 0 0 0 -1 -1
L 67651 47360 67651 47460 3 0 0 0 -1 -1
T 67500 47500 8 10 0 1 90 6 1
refdes=C?
T 66700 47500 5 10 0 0 90 6 1
description=polarized capacitor
T 66900 47500 5 10 0 0 90 6 1
numslots=0
T 67100 47500 5 10 0 0 90 6 1
symversion=0.1
]
{
T 68100 47000 5 10 1 1 90 2 1
refdes=C3
T 67500 46900 5 10 1 1 0 6 1
value=4.7uF
T 68000 47700 5 10 0 0 0 6 1
footprint=RADIAL_CAN 150 z
}
N 63200 44300 63600 44300 4
N 62700 46900 62700 46700 4
N 61800 46700 62700 46700 4
N 62000 46900 62000 46700 4
N 65800 44700 67200 44700 4
{
T 66400 44700 5 10 1 1 0 0 1
netname=RS_NAD
}
C 66600 45200 1 90 0 EMBEDDEDjumper-1.sym
[
P 65600 45300 65800 45300 1 0 0
{
T 65750 45350 5 8 1 1 90 0 1
pinnumber=2
T 65750 45350 5 8 0 0 90 0 1
pinseq=2
T 65750 45350 5 8 0 1 90 0 1
pinlabel=2
T 65750 45350 5 8 0 1 90 0 1
pintype=pas
}
P 66600 45300 66400 45300 1 0 0
{
T 66550 45350 5 8 1 1 90 0 1
pinnumber=1
T 66550 45350 5 8 0 0 90 0 1
pinseq=1
T 66550 45350 5 8 0 1 90 0 1
pinlabel=1
T 66550 45350 5 8 0 1 90 0 1
pintype=pas
}
V 65900 45300 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 66300 45300 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 65800 45200 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 66100 45500 5 8 0 0 90 0 1
device=JUMPER
T 66100 45500 8 10 0 1 90 0 1
refdes=J?
]
{
T 66100 45600 5 10 1 1 180 0 1
refdes=RxD
T 66600 45200 5 10 0 0 90 0 1
footprint=CONNECTOR 2 1
}
C 66600 44000 1 90 0 EMBEDDEDjumper-1.sym
[
P 65600 44100 65800 44100 1 0 0
{
T 65750 44150 5 8 1 1 90 0 1
pinnumber=2
T 65750 44150 5 8 0 0 90 0 1
pinseq=2
T 65750 44150 5 8 0 1 90 0 1
pinlabel=2
T 65750 44150 5 8 0 1 90 0 1
pintype=pas
}
P 66600 44100 66400 44100 1 0 0
{
T 66550 44150 5 8 1 1 90 0 1
pinnumber=1
T 66550 44150 5 8 0 0 90 0 1
pinseq=1
T 66550 44150 5 8 0 1 90 0 1
pinlabel=1
T 66550 44150 5 8 0 1 90 0 1
pintype=pas
}
V 65900 44100 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 66300 44100 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 65800 44000 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 66100 44300 5 8 0 0 90 0 1
device=JUMPER
T 66100 44300 8 10 0 1 90 0 1
refdes=J?
]
{
T 66200 44400 5 10 1 1 180 0 1
refdes=TxD
T 66600 44000 5 10 0 0 90 0 1
footprint=CONNECTOR 2 1
}
N 66100 50100 66100 50300 4
N 66100 50300 65300 50300 4
C 66200 50100 1 180 0 EMBEDDEDjumper-1.sym
[
P 66100 49100 66100 49300 1 0 0
{
T 66050 49250 5 8 1 1 180 0 1
pinnumber=2
T 66050 49250 5 8 0 0 180 0 1
pinseq=2
T 66050 49250 5 8 0 1 180 0 1
pinlabel=2
T 66050 49250 5 8 0 1 180 0 1
pintype=pas
}
P 66100 50100 66100 49900 1 0 0
{
T 66050 50050 5 8 1 1 180 0 1
pinnumber=1
T 66050 50050 5 8 0 0 180 0 1
pinseq=1
T 66050 50050 5 8 0 1 180 0 1
pinlabel=1
T 66050 50050 5 8 0 1 180 0 1
pintype=pas
}
V 66100 49400 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 66100 49800 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 66000 49300 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 65900 49600 5 8 0 0 180 0 1
device=JUMPER
T 65900 49600 8 10 0 1 180 0 1
refdes=J?
]
{
T 66400 49200 5 10 1 1 90 0 1
refdes=RESET
T 66200 50100 5 10 0 0 180 0 1
footprint=CONNECTOR 2 1
}
N 66100 48900 66100 49100 4
C 66200 48600 1 0 1 EMBEDDEDgnd-1.sym
[
P 66100 48700 66100 48900 1 0 1
{
T 66042 48761 5 4 0 1 0 6 1
pinnumber=1
T 66042 48761 5 4 0 0 0 6 1
pinseq=1
T 66042 48761 5 4 0 1 0 6 1
pinlabel=1
T 66042 48761 5 4 0 1 0 6 1
pintype=pwr
}
L 66200 48700 66000 48700 3 0 0 0 -1 -1
L 66145 48650 66055 48650 3 0 0 0 -1 -1
L 66120 48610 66080 48610 3 0 0 0 -1 -1
T 65900 48650 8 10 0 0 0 6 1
net=GND:1
]
C 63300 43800 1 0 1 EMBEDDEDconnector_1x3.sym
[
P 63200 45100 62900 45100 1 0 0
{
T 62850 45100 5 8 1 1 0 6 1
pinnumber=1
T 62850 45100 5 8 0 1 0 8 1
pintype=io
T 63000 45050 5 8 0 1 0 2 1
pinseq=1
}
P 63200 44700 62900 44700 1 0 0
{
T 62850 44700 5 8 1 1 0 6 1
pinnumber=2
T 62850 44700 5 8 0 1 0 8 1
pintype=io
T 63000 44650 5 8 0 1 0 2 1
pinseq=2
}
P 63200 44300 62900 44300 1 0 0
{
T 62850 44300 5 8 1 1 0 6 1
pinnumber=3
T 62850 44300 5 8 0 1 0 8 1
pintype=io
T 63000 44250 5 8 0 1 0 2 1
pinseq=3
}
B 62500 43900 400 1600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 62500 45600 8 10 0 1 0 6 1
refdes=CONN?
T 62900 45800 5 10 0 0 0 6 1
footprint=CONNECTOR 3 1
T 62900 46000 5 10 0 0 0 6 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 62900 46200 5 10 0 0 0 6 1
dist-license=dual X11 or GPL
T 62900 46400 5 10 0 0 0 6 1
use-license=free/unlimited
T 62900 46600 5 10 0 0 0 6 1
numslots=0
]
{
T 62600 45500 5 10 1 1 0 0 1
refdes=RS485
T 63000 45650 5 10 0 0 0 6 1
footprint=CONNECTOR 1 3
}
C 63300 44400 1 0 1 EMBEDDEDgnd-1.sym
[
P 63200 44500 63200 44700 1 0 1
{
T 63142 44561 5 4 0 1 0 6 1
pinnumber=1
T 63142 44561 5 4 0 0 0 6 1
pinseq=1
T 63142 44561 5 4 0 1 0 6 1
pinlabel=1
T 63142 44561 5 4 0 1 0 6 1
pintype=pwr
}
L 63300 44500 63100 44500 3 0 0 0 -1 -1
L 63245 44450 63155 44450 3 0 0 0 -1 -1
L 63220 44410 63180 44410 3 0 0 0 -1 -1
T 63000 44450 8 10 0 0 0 6 1
net=GND:1
]
N 63600 44300 63600 44500 4
N 63600 44900 63600 45100 4
C 47800 50100 1 180 0 EMBEDDEDconnector_1x4.sym
[
P 47700 48400 47400 48400 1 0 0
{
T 47350 48400 5 8 1 1 180 0 1
pinnumber=1
T 47350 48400 5 8 0 1 180 2 1
pintype=io
T 47500 48450 5 8 0 1 180 8 1
pinseq=1
}
P 47700 48800 47400 48800 1 0 0
{
T 47350 48800 5 8 1 1 180 0 1
pinnumber=2
T 47350 48800 5 8 0 1 180 2 1
pintype=io
T 47500 48850 5 8 0 1 180 8 1
pinseq=2
}
P 47700 49200 47400 49200 1 0 0
{
T 47350 49200 5 8 1 1 180 0 1
pinnumber=3
T 47350 49200 5 8 0 1 180 2 1
pintype=io
T 47500 49250 5 8 0 1 180 8 1
pinseq=3
}
P 47700 49600 47400 49600 1 0 0
{
T 47350 49600 5 8 1 1 180 0 1
pinnumber=4
T 47350 49600 5 8 0 1 180 2 1
pintype=io
T 47500 49650 5 8 0 1 180 8 1
pinseq=4
}
B 47000 48000 400 2000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 47000 47900 8 10 0 1 180 0 1
refdes=CONN?
T 47400 47700 5 10 0 0 180 0 1
footprint=CONNECTOR 4 1
T 47400 47500 5 10 0 0 180 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 47400 47300 5 10 0 0 180 0 1
dist-license=dual X11 or GPL
T 47400 47100 5 10 0 0 180 0 1
use-license=free/unlimited
T 47400 46900 5 10 0 0 180 0 1
numslots=0
]
{
T 47000 47900 5 10 1 1 180 6 1
refdes=SPI
T 47800 50100 5 10 0 0 180 6 1
footprint=CONNECTOR 1 4
}
C 57400 40300 1 0 0 EMBEDDEDtransistor-npn-2.sym
[
T 57800 42200 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 57800 42400 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 57800 42600 5 10 0 0 0 0 1
use-license=free/unlimited
T 57800 42000 8 10 0 0 0 0 1
numslots=1
T 57795 41795 8 10 0 0 0 0 1
slot=1
T 57779 41579 8 10 0 0 0 0 1
slotdef=1:B,C,E
T 57750 41050 5 10 0 1 0 6 1
refdes=Q?
P 57400 40800 57650 40800 1 0 0
{
T 57400 40800 5 6 0 0 270 0 1
pintype=in
T 57500 40850 5 6 1 1 0 6 1
pinnumber=B
T 57400 40800 5 6 0 0 270 0 1
pinseq=1
}
P 58000 41300 58000 41050 1 0 0
{
T 58000 41300 5 6 0 0 180 0 1
pintype=pas
T 57955 41250 5 6 1 1 180 0 1
pinnumber=C
T 58000 41300 5 6 0 0 180 0 1
pinseq=2
}
P 58000 40300 58000 40550 1 0 0
{
T 58000 40300 5 6 0 0 0 0 1
pintype=pas
T 57955 40450 5 6 1 1 180 0 1
pinnumber=E
T 58000 40300 5 6 0 0 0 0 1
pinseq=3
}
L 57650 40800 57750 40800 3 0 0 0 -1 -1
L 57750 41000 57750 40600 3 0 0 0 -1 -1
L 58000 41050 58000 40975 3 0 0 0 -1 -1
L 58000 40975 57750 40800 3 0 0 0 -1 -1
L 57750 40800 58000 40625 3 0 0 0 -1 -1
L 58000 40625 58000 40550 3 0 0 0 -1 -1
H 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1 5
M 58000,40625
L 57900,40650
L 57925,40676
L 57945,40710
z
]
{
T 58000 40800 5 10 1 1 0 0 1
refdes=Q1
T 58100 40500 5 10 1 1 0 0 1
value=BC337
T 57400 40300 5 10 0 1 0 0 1
footprint=TO92_PN E B C
}
C 56400 40700 1 0 0 EMBEDDEDresistor-2.sym
[
P 57300 40800 57150 40800 1 0 0
{
T 57200 40850 5 8 0 1 0 0 1
pinnumber=2
T 57200 40850 5 8 0 0 0 0 1
pinseq=2
T 57200 40850 5 8 0 1 0 0 1
pinlabel=2
T 57200 40850 5 8 0 1 0 0 1
pintype=pas
}
P 56400 40800 56550 40800 1 0 0
{
T 56500 40850 5 8 0 1 0 0 1
pinnumber=1
T 56500 40850 5 8 0 0 0 0 1
pinseq=1
T 56500 40850 5 8 0 1 0 0 1
pinlabel=1
T 56500 40850 5 8 0 1 0 0 1
pintype=pas
}
B 56550 40700 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 56800 41050 5 10 0 0 0 0 1
device=RESISTOR
T 56600 41000 8 10 0 1 0 0 1
refdes=R?
]
{
T 56600 41000 5 10 1 1 0 0 1
refdes=R1
T 56900 40500 5 10 1 1 0 0 1
value=1k
T 56400 40700 5 10 0 0 0 0 1
footprint=R025
}
N 55200 40800 56400 40800 4
{
T 55400 40800 5 10 1 1 0 0 1
netname=STROB_R
}
N 57300 40800 57400 40800 4
C 58100 39800 1 0 1 EMBEDDEDgnd-1.sym
[
P 58000 39900 58000 40100 1 0 1
{
T 57942 39961 5 4 0 1 0 6 1
pinnumber=1
T 57942 39961 5 4 0 0 0 6 1
pinseq=1
T 57942 39961 5 4 0 1 0 6 1
pinlabel=1
T 57942 39961 5 4 0 1 0 6 1
pintype=pwr
}
L 58100 39900 57900 39900 3 0 0 0 -1 -1
L 58045 39850 57955 39850 3 0 0 0 -1 -1
L 58020 39810 57980 39810 3 0 0 0 -1 -1
T 57800 39850 8 10 0 0 0 6 1
net=GND:1
]
N 58000 40300 58000 40100 4
C 57400 38100 1 0 0 EMBEDDEDtransistor-npn-2.sym
[
T 57800 40000 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 57800 40200 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 57800 40400 5 10 0 0 0 0 1
use-license=free/unlimited
T 57800 39800 8 10 0 0 0 0 1
numslots=1
T 57795 39595 8 10 0 0 0 0 1
slot=1
T 57779 39379 8 10 0 0 0 0 1
slotdef=1:B,C,E
T 57750 38850 5 10 0 1 0 6 1
refdes=Q?
P 57400 38600 57650 38600 1 0 0
{
T 57400 38600 5 6 0 0 270 0 1
pintype=in
T 57500 38650 5 6 1 1 0 6 1
pinnumber=B
T 57400 38600 5 6 0 0 270 0 1
pinseq=1
}
P 58000 39100 58000 38850 1 0 0
{
T 58000 39100 5 6 0 0 180 0 1
pintype=pas
T 57955 39050 5 6 1 1 180 0 1
pinnumber=C
T 58000 39100 5 6 0 0 180 0 1
pinseq=2
}
P 58000 38100 58000 38350 1 0 0
{
T 58000 38100 5 6 0 0 0 0 1
pintype=pas
T 57955 38250 5 6 1 1 180 0 1
pinnumber=E
T 58000 38100 5 6 0 0 0 0 1
pinseq=3
}
L 57650 38600 57750 38600 3 0 0 0 -1 -1
L 57750 38800 57750 38400 3 0 0 0 -1 -1
L 58000 38850 58000 38775 3 0 0 0 -1 -1
L 58000 38775 57750 38600 3 0 0 0 -1 -1
L 57750 38600 58000 38425 3 0 0 0 -1 -1
L 58000 38425 58000 38350 3 0 0 0 -1 -1
H 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1 5
M 58000,38425
L 57900,38450
L 57925,38476
L 57945,38510
z
]
{
T 58000 38600 5 10 1 1 0 0 1
refdes=Q2
T 58100 38300 5 10 1 1 0 0 1
value=BC337
T 57400 38100 5 10 0 0 0 0 1
footprint=TO92_PN E B C
}
C 56400 38500 1 0 0 EMBEDDEDresistor-2.sym
[
P 57300 38600 57150 38600 1 0 0
{
T 57200 38650 5 8 0 1 0 0 1
pinnumber=2
T 57200 38650 5 8 0 0 0 0 1
pinseq=2
T 57200 38650 5 8 0 1 0 0 1
pinlabel=2
T 57200 38650 5 8 0 1 0 0 1
pintype=pas
}
P 56400 38600 56550 38600 1 0 0
{
T 56500 38650 5 8 0 1 0 0 1
pinnumber=1
T 56500 38650 5 8 0 0 0 0 1
pinseq=1
T 56500 38650 5 8 0 1 0 0 1
pinlabel=1
T 56500 38650 5 8 0 1 0 0 1
pintype=pas
}
B 56550 38500 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 56800 38850 5 10 0 0 0 0 1
device=RESISTOR
T 56600 38800 8 10 0 1 0 0 1
refdes=R?
]
{
T 56600 38800 5 10 1 1 0 0 1
refdes=R2
T 56900 38300 5 10 1 1 0 0 1
value=1k
T 56400 38500 5 10 0 0 0 0 1
footprint=R025
}
N 55200 38600 56400 38600 4
{
T 55400 38600 5 10 1 1 0 0 1
netname=STROB_B
}
N 57300 38600 57400 38600 4
C 58100 37600 1 0 1 EMBEDDEDgnd-1.sym
[
P 58000 37700 58000 37900 1 0 1
{
T 57942 37761 5 4 0 1 0 6 1
pinnumber=1
T 57942 37761 5 4 0 0 0 6 1
pinseq=1
T 57942 37761 5 4 0 1 0 6 1
pinlabel=1
T 57942 37761 5 4 0 1 0 6 1
pintype=pwr
}
L 58100 37700 57900 37700 3 0 0 0 -1 -1
L 58045 37650 57955 37650 3 0 0 0 -1 -1
L 58020 37610 57980 37610 3 0 0 0 -1 -1
T 57800 37650 8 10 0 0 0 6 1
net=GND:1
]
N 58000 38100 58000 37900 4
C 57400 36000 1 0 0 EMBEDDEDtransistor-npn-2.sym
[
T 57800 37900 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 57800 38100 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 57800 38300 5 10 0 0 0 0 1
use-license=free/unlimited
T 57800 37700 8 10 0 0 0 0 1
numslots=1
T 57795 37495 8 10 0 0 0 0 1
slot=1
T 57779 37279 8 10 0 0 0 0 1
slotdef=1:B,C,E
T 57750 36750 5 10 0 1 0 6 1
refdes=Q?
P 57400 36500 57650 36500 1 0 0
{
T 57400 36500 5 6 0 0 270 0 1
pintype=in
T 57500 36550 5 6 1 1 0 6 1
pinnumber=B
T 57400 36500 5 6 0 0 270 0 1
pinseq=1
}
P 58000 37000 58000 36750 1 0 0
{
T 58000 37000 5 6 0 0 180 0 1
pintype=pas
T 57955 36950 5 6 1 1 180 0 1
pinnumber=C
T 58000 37000 5 6 0 0 180 0 1
pinseq=2
}
P 58000 36000 58000 36250 1 0 0
{
T 58000 36000 5 6 0 0 0 0 1
pintype=pas
T 57955 36150 5 6 1 1 180 0 1
pinnumber=E
T 58000 36000 5 6 0 0 0 0 1
pinseq=3
}
L 57650 36500 57750 36500 3 0 0 0 -1 -1
L 57750 36700 57750 36300 3 0 0 0 -1 -1
L 58000 36750 58000 36675 3 0 0 0 -1 -1
L 58000 36675 57750 36500 3 0 0 0 -1 -1
L 57750 36500 58000 36325 3 0 0 0 -1 -1
L 58000 36325 58000 36250 3 0 0 0 -1 -1
H 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1 5
M 58000,36325
L 57900,36350
L 57925,36376
L 57945,36410
z
]
{
T 58000 36500 5 10 1 1 0 0 1
refdes=Q3
T 58100 36200 5 10 1 1 0 0 1
value=BC337
T 57400 36000 5 10 0 0 0 0 1
footprint=TO92_PN E B C
}
C 56400 36400 1 0 0 EMBEDDEDresistor-2.sym
[
P 57300 36500 57150 36500 1 0 0
{
T 57200 36550 5 8 0 1 0 0 1
pinnumber=2
T 57200 36550 5 8 0 0 0 0 1
pinseq=2
T 57200 36550 5 8 0 1 0 0 1
pinlabel=2
T 57200 36550 5 8 0 1 0 0 1
pintype=pas
}
P 56400 36500 56550 36500 1 0 0
{
T 56500 36550 5 8 0 1 0 0 1
pinnumber=1
T 56500 36550 5 8 0 0 0 0 1
pinseq=1
T 56500 36550 5 8 0 1 0 0 1
pinlabel=1
T 56500 36550 5 8 0 1 0 0 1
pintype=pas
}
B 56550 36400 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 56800 36750 5 10 0 0 0 0 1
device=RESISTOR
T 56600 36700 8 10 0 1 0 0 1
refdes=R?
]
{
T 56600 36700 5 10 1 1 0 0 1
refdes=R3
T 56900 36200 5 10 1 1 0 0 1
value=1k
T 56400 36400 5 10 0 0 0 0 1
footprint=R025
}
N 55200 36500 56400 36500 4
{
T 55400 36500 5 10 1 1 0 0 1
netname=STROB_Y
}
N 57300 36500 57400 36500 4
C 58100 35500 1 0 1 EMBEDDEDgnd-1.sym
[
P 58000 35600 58000 35800 1 0 1
{
T 57942 35661 5 4 0 1 0 6 1
pinnumber=1
T 57942 35661 5 4 0 0 0 6 1
pinseq=1
T 57942 35661 5 4 0 1 0 6 1
pinlabel=1
T 57942 35661 5 4 0 1 0 6 1
pintype=pwr
}
L 58100 35600 57900 35600 3 0 0 0 -1 -1
L 58045 35550 57955 35550 3 0 0 0 -1 -1
L 58020 35510 57980 35510 3 0 0 0 -1 -1
T 57800 35550 8 10 0 0 0 6 1
net=GND:1
]
N 58000 36000 58000 35800 4
N 58000 37000 58000 37200 4
C 57400 33700 1 0 0 EMBEDDEDtransistor-npn-2.sym
[
T 57800 35600 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 57800 35800 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 57800 36000 5 10 0 0 0 0 1
use-license=free/unlimited
T 57800 35400 8 10 0 0 0 0 1
numslots=1
T 57795 35195 8 10 0 0 0 0 1
slot=1
T 57779 34979 8 10 0 0 0 0 1
slotdef=1:B,C,E
T 57750 34450 5 10 0 1 0 6 1
refdes=Q?
P 57400 34200 57650 34200 1 0 0
{
T 57400 34200 5 6 0 0 270 0 1
pintype=in
T 57500 34250 5 6 1 1 0 6 1
pinnumber=B
T 57400 34200 5 6 0 0 270 0 1
pinseq=1
}
P 58000 34700 58000 34450 1 0 0
{
T 58000 34700 5 6 0 0 180 0 1
pintype=pas
T 57955 34650 5 6 1 1 180 0 1
pinnumber=C
T 58000 34700 5 6 0 0 180 0 1
pinseq=2
}
P 58000 33700 58000 33950 1 0 0
{
T 58000 33700 5 6 0 0 0 0 1
pintype=pas
T 57955 33850 5 6 1 1 180 0 1
pinnumber=E
T 58000 33700 5 6 0 0 0 0 1
pinseq=3
}
L 57650 34200 57750 34200 3 0 0 0 -1 -1
L 57750 34400 57750 34000 3 0 0 0 -1 -1
L 58000 34450 58000 34375 3 0 0 0 -1 -1
L 58000 34375 57750 34200 3 0 0 0 -1 -1
L 57750 34200 58000 34025 3 0 0 0 -1 -1
L 58000 34025 58000 33950 3 0 0 0 -1 -1
H 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1 5
M 58000,34025
L 57900,34050
L 57925,34076
L 57945,34110
z
]
{
T 58000 34200 5 10 1 1 0 0 1
refdes=Q4
T 58100 33900 5 10 1 1 0 0 1
value=BC337
T 57400 33700 5 10 0 0 0 0 1
footprint=TO92_PN E B C
}
C 56400 34100 1 0 0 EMBEDDEDresistor-2.sym
[
P 57300 34200 57150 34200 1 0 0
{
T 57200 34250 5 8 0 1 0 0 1
pinnumber=2
T 57200 34250 5 8 0 0 0 0 1
pinseq=2
T 57200 34250 5 8 0 1 0 0 1
pinlabel=2
T 57200 34250 5 8 0 1 0 0 1
pintype=pas
}
P 56400 34200 56550 34200 1 0 0
{
T 56500 34250 5 8 0 1 0 0 1
pinnumber=1
T 56500 34250 5 8 0 0 0 0 1
pinseq=1
T 56500 34250 5 8 0 1 0 0 1
pinlabel=1
T 56500 34250 5 8 0 1 0 0 1
pintype=pas
}
B 56550 34100 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 56800 34450 5 10 0 0 0 0 1
device=RESISTOR
T 56600 34400 8 10 0 1 0 0 1
refdes=R?
]
{
T 56600 34400 5 10 1 1 0 0 1
refdes=R4
T 56900 33900 5 10 1 1 0 0 1
value=1k
T 56400 34100 5 10 0 0 0 0 1
footprint=R025
}
N 55200 34200 56400 34200 4
{
T 55400 34200 5 10 1 1 0 0 1
netname=STROB_W
}
N 57300 34200 57400 34200 4
C 58100 33200 1 0 1 EMBEDDEDgnd-1.sym
[
P 58000 33300 58000 33500 1 0 1
{
T 57942 33361 5 4 0 1 0 6 1
pinnumber=1
T 57942 33361 5 4 0 0 0 6 1
pinseq=1
T 57942 33361 5 4 0 1 0 6 1
pinlabel=1
T 57942 33361 5 4 0 1 0 6 1
pintype=pwr
}
L 58100 33300 57900 33300 3 0 0 0 -1 -1
L 58045 33250 57955 33250 3 0 0 0 -1 -1
L 58020 33210 57980 33210 3 0 0 0 -1 -1
T 57800 33250 8 10 0 0 0 6 1
net=GND:1
]
N 58000 33700 58000 33500 4
N 58000 41300 58000 41500 4
N 58000 39100 58000 39300 4
N 58000 34700 58000 34900 4
N 58000 41500 59900 41500 4
N 59900 41500 59900 38000 4
N 59900 38000 60300 38000 4
N 58000 39300 59600 39300 4
N 59600 37600 59600 39300 4
N 59600 37600 60300 37600 4
N 58000 37200 60300 37200 4
N 58000 34900 59600 34900 4
N 59600 34900 59600 36800 4
N 59600 36800 60300 36800 4
C 48700 38400 1 0 0 EMBEDDEDresistor-2.sym
[
P 49600 38500 49450 38500 1 0 0
{
T 49500 38550 5 8 0 1 0 0 1
pinnumber=2
T 49500 38550 5 8 0 0 0 0 1
pinseq=2
T 49500 38550 5 8 0 1 0 0 1
pinlabel=2
T 49500 38550 5 8 0 1 0 0 1
pintype=pas
}
P 48700 38500 48850 38500 1 0 0
{
T 48800 38550 5 8 0 1 0 0 1
pinnumber=1
T 48800 38550 5 8 0 0 0 0 1
pinseq=1
T 48800 38550 5 8 0 1 0 0 1
pinlabel=1
T 48800 38550 5 8 0 1 0 0 1
pintype=pas
}
B 48850 38400 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 49100 38750 5 10 0 0 0 0 1
device=RESISTOR
T 48900 38700 8 10 0 1 0 0 1
refdes=R?
]
{
T 48900 38700 5 10 1 1 0 0 1
refdes=R5
T 49200 38200 5 10 1 1 0 0 1
value=1k
T 48700 38400 5 10 0 0 0 0 1
footprint=R025
}
N 47500 38500 48700 38500 4
{
T 47600 38500 5 10 1 1 0 0 1
netname=LIGHT_R
}
C 48700 36200 1 0 0 EMBEDDEDresistor-2.sym
[
P 49600 36300 49450 36300 1 0 0
{
T 49500 36350 5 8 0 1 0 0 1
pinnumber=2
T 49500 36350 5 8 0 0 0 0 1
pinseq=2
T 49500 36350 5 8 0 1 0 0 1
pinlabel=2
T 49500 36350 5 8 0 1 0 0 1
pintype=pas
}
P 48700 36300 48850 36300 1 0 0
{
T 48800 36350 5 8 0 1 0 0 1
pinnumber=1
T 48800 36350 5 8 0 0 0 0 1
pinseq=1
T 48800 36350 5 8 0 1 0 0 1
pinlabel=1
T 48800 36350 5 8 0 1 0 0 1
pintype=pas
}
B 48850 36200 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 49100 36550 5 10 0 0 0 0 1
device=RESISTOR
T 48900 36500 8 10 0 1 0 0 1
refdes=R?
]
{
T 48900 36500 5 10 1 1 0 0 1
refdes=R6
T 49200 36000 5 10 1 1 0 0 1
value=1k
T 48700 36200 5 10 0 0 0 0 1
footprint=R025
}
N 47500 36300 48700 36300 4
{
T 47600 36300 5 10 1 1 0 0 1
netname=LIGHT_G
}
C 48700 34100 1 0 0 EMBEDDEDresistor-2.sym
[
P 49600 34200 49450 34200 1 0 0
{
T 49500 34250 5 8 0 1 0 0 1
pinnumber=2
T 49500 34250 5 8 0 0 0 0 1
pinseq=2
T 49500 34250 5 8 0 1 0 0 1
pinlabel=2
T 49500 34250 5 8 0 1 0 0 1
pintype=pas
}
P 48700 34200 48850 34200 1 0 0
{
T 48800 34250 5 8 0 1 0 0 1
pinnumber=1
T 48800 34250 5 8 0 0 0 0 1
pinseq=1
T 48800 34250 5 8 0 1 0 0 1
pinlabel=1
T 48800 34250 5 8 0 1 0 0 1
pintype=pas
}
B 48850 34100 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 49100 34450 5 10 0 0 0 0 1
device=RESISTOR
T 48900 34400 8 10 0 1 0 0 1
refdes=R?
]
{
T 48900 34400 5 10 1 1 0 0 1
refdes=R7
T 49200 33900 5 10 1 1 0 0 1
value=1k
T 48700 34100 5 10 0 0 0 0 1
footprint=R025
}
N 47500 34200 48700 34200 4
{
T 47600 34200 5 10 1 1 0 0 1
netname=LIGHT_B
}
C 49700 38000 1 0 0 EMBEDDEDtransistor-npn-2.sym
[
T 50100 39900 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 50100 40100 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 50100 40300 5 10 0 0 0 0 1
use-license=free/unlimited
T 50100 39700 8 10 0 0 0 0 1
numslots=1
T 50095 39495 8 10 0 0 0 0 1
slot=1
T 50079 39279 8 10 0 0 0 0 1
slotdef=1:B,C,E
T 50050 38750 5 10 0 1 0 6 1
refdes=Q?
P 49700 38500 49950 38500 1 0 0
{
T 49700 38500 5 6 0 0 270 0 1
pintype=in
T 49800 38550 5 6 1 1 0 6 1
pinnumber=B
T 49700 38500 5 6 0 0 270 0 1
pinseq=1
}
P 50300 39000 50300 38750 1 0 0
{
T 50300 39000 5 6 0 0 180 0 1
pintype=pas
T 50255 38950 5 6 1 1 180 0 1
pinnumber=C
T 50300 39000 5 6 0 0 180 0 1
pinseq=2
}
P 50300 38000 50300 38250 1 0 0
{
T 50300 38000 5 6 0 0 0 0 1
pintype=pas
T 50255 38150 5 6 1 1 180 0 1
pinnumber=E
T 50300 38000 5 6 0 0 0 0 1
pinseq=3
}
L 49950 38500 50050 38500 3 0 0 0 -1 -1
L 50050 38700 50050 38300 3 0 0 0 -1 -1
L 50300 38750 50300 38675 3 0 0 0 -1 -1
L 50300 38675 50050 38500 3 0 0 0 -1 -1
L 50050 38500 50300 38325 3 0 0 0 -1 -1
L 50300 38325 50300 38250 3 0 0 0 -1 -1
H 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1 5
M 50300,38325
L 50200,38350
L 50225,38376
L 50245,38410
z
]
{
T 50300 38500 5 10 1 1 0 0 1
refdes=Q5
T 50400 38200 5 10 1 1 0 0 1
value=BC337
T 49700 38000 5 10 0 1 0 0 1
footprint=TO92_PN E B C
}
N 49600 38500 49700 38500 4
C 50400 37500 1 0 1 EMBEDDEDgnd-1.sym
[
P 50300 37600 50300 37800 1 0 1
{
T 50242 37661 5 4 0 1 0 6 1
pinnumber=1
T 50242 37661 5 4 0 0 0 6 1
pinseq=1
T 50242 37661 5 4 0 1 0 6 1
pinlabel=1
T 50242 37661 5 4 0 1 0 6 1
pintype=pwr
}
L 50400 37600 50200 37600 3 0 0 0 -1 -1
L 50345 37550 50255 37550 3 0 0 0 -1 -1
L 50320 37510 50280 37510 3 0 0 0 -1 -1
T 50100 37550 8 10 0 0 0 6 1
net=GND:1
]
N 50300 38000 50300 37800 4
C 49700 35800 1 0 0 EMBEDDEDtransistor-npn-2.sym
[
T 50100 37700 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 50100 37900 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 50100 38100 5 10 0 0 0 0 1
use-license=free/unlimited
T 50100 37500 8 10 0 0 0 0 1
numslots=1
T 50095 37295 8 10 0 0 0 0 1
slot=1
T 50079 37079 8 10 0 0 0 0 1
slotdef=1:B,C,E
T 50050 36550 5 10 0 1 0 6 1
refdes=Q?
P 49700 36300 49950 36300 1 0 0
{
T 49700 36300 5 6 0 0 270 0 1
pintype=in
T 49800 36350 5 6 1 1 0 6 1
pinnumber=B
T 49700 36300 5 6 0 0 270 0 1
pinseq=1
}
P 50300 36800 50300 36550 1 0 0
{
T 50300 36800 5 6 0 0 180 0 1
pintype=pas
T 50255 36750 5 6 1 1 180 0 1
pinnumber=C
T 50300 36800 5 6 0 0 180 0 1
pinseq=2
}
P 50300 35800 50300 36050 1 0 0
{
T 50300 35800 5 6 0 0 0 0 1
pintype=pas
T 50255 35950 5 6 1 1 180 0 1
pinnumber=E
T 50300 35800 5 6 0 0 0 0 1
pinseq=3
}
L 49950 36300 50050 36300 3 0 0 0 -1 -1
L 50050 36500 50050 36100 3 0 0 0 -1 -1
L 50300 36550 50300 36475 3 0 0 0 -1 -1
L 50300 36475 50050 36300 3 0 0 0 -1 -1
L 50050 36300 50300 36125 3 0 0 0 -1 -1
L 50300 36125 50300 36050 3 0 0 0 -1 -1
H 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1 5
M 50300,36125
L 50200,36150
L 50225,36176
L 50245,36210
z
]
{
T 50300 36300 5 10 1 1 0 0 1
refdes=Q6
T 50400 36000 5 10 1 1 0 0 1
value=BC337
T 49700 35800 5 10 0 0 0 0 1
footprint=TO92_PN E B C
}
N 49600 36300 49700 36300 4
C 50400 35300 1 0 1 EMBEDDEDgnd-1.sym
[
P 50300 35400 50300 35600 1 0 1
{
T 50242 35461 5 4 0 1 0 6 1
pinnumber=1
T 50242 35461 5 4 0 0 0 6 1
pinseq=1
T 50242 35461 5 4 0 1 0 6 1
pinlabel=1
T 50242 35461 5 4 0 1 0 6 1
pintype=pwr
}
L 50400 35400 50200 35400 3 0 0 0 -1 -1
L 50345 35350 50255 35350 3 0 0 0 -1 -1
L 50320 35310 50280 35310 3 0 0 0 -1 -1
T 50100 35350 8 10 0 0 0 6 1
net=GND:1
]
N 50300 35800 50300 35600 4
C 49700 33700 1 0 0 EMBEDDEDtransistor-npn-2.sym
[
T 50100 35600 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 50100 35800 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 50100 36000 5 10 0 0 0 0 1
use-license=free/unlimited
T 50100 35400 8 10 0 0 0 0 1
numslots=1
T 50095 35195 8 10 0 0 0 0 1
slot=1
T 50079 34979 8 10 0 0 0 0 1
slotdef=1:B,C,E
T 50050 34450 5 10 0 1 0 6 1
refdes=Q?
P 49700 34200 49950 34200 1 0 0
{
T 49700 34200 5 6 0 0 270 0 1
pintype=in
T 49800 34250 5 6 1 1 0 6 1
pinnumber=B
T 49700 34200 5 6 0 0 270 0 1
pinseq=1
}
P 50300 34700 50300 34450 1 0 0
{
T 50300 34700 5 6 0 0 180 0 1
pintype=pas
T 50255 34650 5 6 1 1 180 0 1
pinnumber=C
T 50300 34700 5 6 0 0 180 0 1
pinseq=2
}
P 50300 33700 50300 33950 1 0 0
{
T 50300 33700 5 6 0 0 0 0 1
pintype=pas
T 50255 33850 5 6 1 1 180 0 1
pinnumber=E
T 50300 33700 5 6 0 0 0 0 1
pinseq=3
}
L 49950 34200 50050 34200 3 0 0 0 -1 -1
L 50050 34400 50050 34000 3 0 0 0 -1 -1
L 50300 34450 50300 34375 3 0 0 0 -1 -1
L 50300 34375 50050 34200 3 0 0 0 -1 -1
L 50050 34200 50300 34025 3 0 0 0 -1 -1
L 50300 34025 50300 33950 3 0 0 0 -1 -1
H 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1 5
M 50300,34025
L 50200,34050
L 50225,34076
L 50245,34110
z
]
{
T 50300 34200 5 10 1 1 0 0 1
refdes=Q7
T 50400 33900 5 10 1 1 0 0 1
value=BC337
T 49700 33700 5 10 0 0 0 0 1
footprint=TO92_PN E B C
}
N 49600 34200 49700 34200 4
C 50400 33200 1 0 1 EMBEDDEDgnd-1.sym
[
P 50300 33300 50300 33500 1 0 1
{
T 50242 33361 5 4 0 1 0 6 1
pinnumber=1
T 50242 33361 5 4 0 0 0 6 1
pinseq=1
T 50242 33361 5 4 0 1 0 6 1
pinlabel=1
T 50242 33361 5 4 0 1 0 6 1
pintype=pwr
}
L 50400 33300 50200 33300 3 0 0 0 -1 -1
L 50345 33250 50255 33250 3 0 0 0 -1 -1
L 50320 33210 50280 33210 3 0 0 0 -1 -1
T 50100 33250 8 10 0 0 0 6 1
net=GND:1
]
N 50300 33700 50300 33500 4
N 50300 34700 50300 34900 4
N 50300 39000 50300 39200 4
N 50300 36800 50300 37000 4
C 60200 36300 1 0 0 EMBEDDEDconnector_1x4.sym
[
P 60300 38000 60600 38000 1 0 0
{
T 60650 38000 5 8 1 1 0 0 1
pinnumber=1
T 60650 38000 5 8 0 1 0 2 1
pintype=io
T 60500 37950 5 8 0 1 0 8 1
pinseq=1
}
P 60300 37600 60600 37600 1 0 0
{
T 60650 37600 5 8 1 1 0 0 1
pinnumber=2
T 60650 37600 5 8 0 1 0 2 1
pintype=io
T 60500 37550 5 8 0 1 0 8 1
pinseq=2
}
P 60300 37200 60600 37200 1 0 0
{
T 60650 37200 5 8 1 1 0 0 1
pinnumber=3
T 60650 37200 5 8 0 1 0 2 1
pintype=io
T 60500 37150 5 8 0 1 0 8 1
pinseq=3
}
P 60300 36800 60600 36800 1 0 0
{
T 60650 36800 5 8 1 1 0 0 1
pinnumber=4
T 60650 36800 5 8 0 1 0 2 1
pintype=io
T 60500 36750 5 8 0 1 0 8 1
pinseq=4
}
B 60600 36400 400 2000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 61000 38500 8 10 0 1 0 0 1
refdes=CONN?
T 60600 38700 5 10 0 0 0 0 1
footprint=CONNECTOR 4 1
T 60600 38900 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 60600 39100 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 60600 39300 5 10 0 0 0 0 1
use-license=free/unlimited
T 60600 39500 5 10 0 0 0 0 1
numslots=0
]
{
T 61200 38300 5 10 1 1 90 6 1
refdes=STROB_CONN
T 60500 38950 5 10 0 0 0 0 1
footprint=CONNECTOR_SCREW_35 4
}
C 52100 36100 1 0 0 EMBEDDEDconnector_1x3.sym
[
P 52200 37400 52500 37400 1 0 0
{
T 52550 37400 5 8 1 1 0 0 1
pinnumber=1
T 52550 37400 5 8 0 1 0 2 1
pintype=io
T 52400 37350 5 8 0 1 0 8 1
pinseq=1
}
P 52200 37000 52500 37000 1 0 0
{
T 52550 37000 5 8 1 1 0 0 1
pinnumber=2
T 52550 37000 5 8 0 1 0 2 1
pintype=io
T 52400 36950 5 8 0 1 0 8 1
pinseq=2
}
P 52200 36600 52500 36600 1 0 0
{
T 52550 36600 5 8 1 1 0 0 1
pinnumber=3
T 52550 36600 5 8 0 1 0 2 1
pintype=io
T 52400 36550 5 8 0 1 0 8 1
pinseq=3
}
B 52500 36200 400 1600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 52900 37900 8 10 0 1 0 0 1
refdes=CONN?
T 52500 38100 5 10 0 0 0 0 1
footprint=CONNECTOR 3 1
T 52500 38300 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 52500 38500 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 52500 38700 5 10 0 0 0 0 1
use-license=free/unlimited
T 52500 38900 5 10 0 0 0 0 1
numslots=0
]
{
T 53100 37800 5 10 1 1 90 6 1
refdes=RGB_LIGHT_CONN
T 52400 38350 5 10 0 0 0 0 1
footprint=CONNECTOR_SCREW_35 3
}
N 50300 39200 51500 39200 4
N 51500 39200 51500 37400 4
N 51500 37400 52200 37400 4
N 50300 37000 52200 37000 4
N 50300 34900 51500 34900 4
N 51500 34900 51500 36600 4
N 51500 36600 52200 36600 4
C 65400 41600 1 0 0 EMBEDDEDtransistor-npn-2.sym
[
T 65800 43500 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 65800 43700 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 65800 43900 5 10 0 0 0 0 1
use-license=free/unlimited
T 65800 43300 8 10 0 0 0 0 1
numslots=1
T 65795 43095 8 10 0 0 0 0 1
slot=1
T 65779 42879 8 10 0 0 0 0 1
slotdef=1:B,C,E
T 65750 42350 5 10 0 1 0 6 1
refdes=Q?
P 65400 42100 65650 42100 1 0 0
{
T 65400 42100 5 6 0 0 270 0 1
pintype=in
T 65500 42150 5 6 1 1 0 6 1
pinnumber=B
T 65400 42100 5 6 0 0 270 0 1
pinseq=1
}
P 66000 42600 66000 42350 1 0 0
{
T 66000 42600 5 6 0 0 180 0 1
pintype=pas
T 65955 42550 5 6 1 1 180 0 1
pinnumber=C
T 66000 42600 5 6 0 0 180 0 1
pinseq=2
}
P 66000 41600 66000 41850 1 0 0
{
T 66000 41600 5 6 0 0 0 0 1
pintype=pas
T 65955 41750 5 6 1 1 180 0 1
pinnumber=E
T 66000 41600 5 6 0 0 0 0 1
pinseq=3
}
L 65650 42100 65750 42100 3 0 0 0 -1 -1
L 65750 42300 65750 41900 3 0 0 0 -1 -1
L 66000 42350 66000 42275 3 0 0 0 -1 -1
L 66000 42275 65750 42100 3 0 0 0 -1 -1
L 65750 42100 66000 41925 3 0 0 0 -1 -1
L 66000 41925 66000 41850 3 0 0 0 -1 -1
H 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1 5
M 66000,41925
L 65900,41950
L 65925,41976
L 65945,42010
z
]
{
T 66000 42100 5 10 1 1 0 0 1
refdes=Q8
T 66100 41800 5 10 1 1 0 0 1
value=BC337
T 65400 41600 5 10 0 1 0 0 1
footprint=TO92_PN E B C
}
N 62200 42100 64400 42100 4
{
T 62300 42100 5 10 1 1 0 0 1
netname=EMERGENCY_LIGHT_1
}
N 65300 42100 65400 42100 4
C 66100 41100 1 0 1 EMBEDDEDgnd-1.sym
[
P 66000 41200 66000 41400 1 0 1
{
T 65942 41261 5 4 0 1 0 6 1
pinnumber=1
T 65942 41261 5 4 0 0 0 6 1
pinseq=1
T 65942 41261 5 4 0 1 0 6 1
pinlabel=1
T 65942 41261 5 4 0 1 0 6 1
pintype=pwr
}
L 66100 41200 65900 41200 3 0 0 0 -1 -1
L 66045 41150 65955 41150 3 0 0 0 -1 -1
L 66020 41110 65980 41110 3 0 0 0 -1 -1
T 65800 41150 8 10 0 0 0 6 1
net=GND:1
]
N 66000 41600 66000 41400 4
C 65400 39400 1 0 0 EMBEDDEDtransistor-npn-2.sym
[
T 65800 41300 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 65800 41500 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 65800 41700 5 10 0 0 0 0 1
use-license=free/unlimited
T 65800 41100 8 10 0 0 0 0 1
numslots=1
T 65795 40895 8 10 0 0 0 0 1
slot=1
T 65779 40679 8 10 0 0 0 0 1
slotdef=1:B,C,E
T 65750 40150 5 10 0 1 0 6 1
refdes=Q?
P 65400 39900 65650 39900 1 0 0
{
T 65400 39900 5 6 0 0 270 0 1
pintype=in
T 65500 39950 5 6 1 1 0 6 1
pinnumber=B
T 65400 39900 5 6 0 0 270 0 1
pinseq=1
}
P 66000 40400 66000 40150 1 0 0
{
T 66000 40400 5 6 0 0 180 0 1
pintype=pas
T 65955 40350 5 6 1 1 180 0 1
pinnumber=C
T 66000 40400 5 6 0 0 180 0 1
pinseq=2
}
P 66000 39400 66000 39650 1 0 0
{
T 66000 39400 5 6 0 0 0 0 1
pintype=pas
T 65955 39550 5 6 1 1 180 0 1
pinnumber=E
T 66000 39400 5 6 0 0 0 0 1
pinseq=3
}
L 65650 39900 65750 39900 3 0 0 0 -1 -1
L 65750 40100 65750 39700 3 0 0 0 -1 -1
L 66000 40150 66000 40075 3 0 0 0 -1 -1
L 66000 40075 65750 39900 3 0 0 0 -1 -1
L 65750 39900 66000 39725 3 0 0 0 -1 -1
L 66000 39725 66000 39650 3 0 0 0 -1 -1
H 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1 5
M 66000,39725
L 65900,39750
L 65925,39776
L 65945,39810
z
]
{
T 66000 39900 5 10 1 1 0 0 1
refdes=Q9
T 66100 39600 5 10 1 1 0 0 1
value=BC337
T 65400 39400 5 10 0 0 0 0 1
footprint=TO92_PN E B C
}
N 62200 39900 64400 39900 4
{
T 62300 39900 5 10 1 1 0 0 1
netname=EMERGENCY_LIGHT_2
}
N 65300 39900 65400 39900 4
C 66100 38900 1 0 1 EMBEDDEDgnd-1.sym
[
P 66000 39000 66000 39200 1 0 1
{
T 65942 39061 5 4 0 1 0 6 1
pinnumber=1
T 65942 39061 5 4 0 0 0 6 1
pinseq=1
T 65942 39061 5 4 0 1 0 6 1
pinlabel=1
T 65942 39061 5 4 0 1 0 6 1
pintype=pwr
}
L 66100 39000 65900 39000 3 0 0 0 -1 -1
L 66045 38950 65955 38950 3 0 0 0 -1 -1
L 66020 38910 65980 38910 3 0 0 0 -1 -1
T 65800 38950 8 10 0 0 0 6 1
net=GND:1
]
N 66000 39400 66000 39200 4
C 49700 40200 1 0 0 EMBEDDEDtransistor-npn-2.sym
[
T 50100 42100 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 50100 42300 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 50100 42500 5 10 0 0 0 0 1
use-license=free/unlimited
T 50100 41900 8 10 0 0 0 0 1
numslots=1
T 50095 41695 8 10 0 0 0 0 1
slot=1
T 50079 41479 8 10 0 0 0 0 1
slotdef=1:B,C,E
T 50050 40950 5 10 0 1 0 6 1
refdes=Q?
P 49700 40700 49950 40700 1 0 0
{
T 49700 40700 5 6 0 0 270 0 1
pintype=in
T 49800 40750 5 6 1 1 0 6 1
pinnumber=B
T 49700 40700 5 6 0 0 270 0 1
pinseq=1
}
P 50300 41200 50300 40950 1 0 0
{
T 50300 41200 5 6 0 0 180 0 1
pintype=pas
T 50255 41150 5 6 1 1 180 0 1
pinnumber=C
T 50300 41200 5 6 0 0 180 0 1
pinseq=2
}
P 50300 40200 50300 40450 1 0 0
{
T 50300 40200 5 6 0 0 0 0 1
pintype=pas
T 50255 40350 5 6 1 1 180 0 1
pinnumber=E
T 50300 40200 5 6 0 0 0 0 1
pinseq=3
}
L 49950 40700 50050 40700 3 0 0 0 -1 -1
L 50050 40900 50050 40500 3 0 0 0 -1 -1
L 50300 40950 50300 40875 3 0 0 0 -1 -1
L 50300 40875 50050 40700 3 0 0 0 -1 -1
L 50050 40700 50300 40525 3 0 0 0 -1 -1
L 50300 40525 50300 40450 3 0 0 0 -1 -1
H 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1 5
M 50300,40525
L 50200,40550
L 50225,40576
L 50245,40610
z
]
{
T 50300 40700 5 10 1 1 0 0 1
refdes=Q12
T 50400 40400 5 10 1 1 0 0 1
value=BC337
T 49700 40200 5 10 0 0 0 0 1
footprint=TO92_PN E B C
}
N 47800 40700 48700 40700 4
{
T 47900 40700 5 10 1 1 0 0 1
netname=SYGN_B
}
N 49600 40700 49700 40700 4
C 50400 39700 1 0 1 EMBEDDEDgnd-1.sym
[
P 50300 39800 50300 40000 1 0 1
{
T 50242 39861 5 4 0 1 0 6 1
pinnumber=1
T 50242 39861 5 4 0 0 0 6 1
pinseq=1
T 50242 39861 5 4 0 1 0 6 1
pinlabel=1
T 50242 39861 5 4 0 1 0 6 1
pintype=pwr
}
L 50400 39800 50200 39800 3 0 0 0 -1 -1
L 50345 39750 50255 39750 3 0 0 0 -1 -1
L 50320 39710 50280 39710 3 0 0 0 -1 -1
T 50100 39750 8 10 0 0 0 6 1
net=GND:1
]
N 50300 40200 50300 40000 4
N 50300 41200 50300 41400 4
C 49700 42400 1 0 0 EMBEDDEDtransistor-npn-2.sym
[
T 50100 44300 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 50100 44500 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 50100 44700 5 10 0 0 0 0 1
use-license=free/unlimited
T 50100 44100 8 10 0 0 0 0 1
numslots=1
T 50095 43895 8 10 0 0 0 0 1
slot=1
T 50079 43679 8 10 0 0 0 0 1
slotdef=1:B,C,E
T 50050 43150 5 10 0 1 0 6 1
refdes=Q?
P 49700 42900 49950 42900 1 0 0
{
T 49700 42900 5 6 0 0 270 0 1
pintype=in
T 49800 42950 5 6 1 1 0 6 1
pinnumber=B
T 49700 42900 5 6 0 0 270 0 1
pinseq=1
}
P 50300 43400 50300 43150 1 0 0
{
T 50300 43400 5 6 0 0 180 0 1
pintype=pas
T 50255 43350 5 6 1 1 180 0 1
pinnumber=C
T 50300 43400 5 6 0 0 180 0 1
pinseq=2
}
P 50300 42400 50300 42650 1 0 0
{
T 50300 42400 5 6 0 0 0 0 1
pintype=pas
T 50255 42550 5 6 1 1 180 0 1
pinnumber=E
T 50300 42400 5 6 0 0 0 0 1
pinseq=3
}
L 49950 42900 50050 42900 3 0 0 0 -1 -1
L 50050 43100 50050 42700 3 0 0 0 -1 -1
L 50300 43150 50300 43075 3 0 0 0 -1 -1
L 50300 43075 50050 42900 3 0 0 0 -1 -1
L 50050 42900 50300 42725 3 0 0 0 -1 -1
L 50300 42725 50300 42650 3 0 0 0 -1 -1
H 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1 5
M 50300,42725
L 50200,42750
L 50225,42776
L 50245,42810
z
]
{
T 50300 42900 5 10 1 1 0 0 1
refdes=Q11
T 50400 42600 5 10 1 1 0 0 1
value=BC337
T 49700 42400 5 10 0 0 0 0 1
footprint=TO92_PN E B C
}
N 47800 42900 48700 42900 4
{
T 47900 42900 5 10 1 1 0 0 1
netname=SYGN_Y
}
N 49600 42900 49700 42900 4
C 50400 41900 1 0 1 EMBEDDEDgnd-1.sym
[
P 50300 42000 50300 42200 1 0 1
{
T 50242 42061 5 4 0 1 0 6 1
pinnumber=1
T 50242 42061 5 4 0 0 0 6 1
pinseq=1
T 50242 42061 5 4 0 1 0 6 1
pinlabel=1
T 50242 42061 5 4 0 1 0 6 1
pintype=pwr
}
L 50400 42000 50200 42000 3 0 0 0 -1 -1
L 50345 41950 50255 41950 3 0 0 0 -1 -1
L 50320 41910 50280 41910 3 0 0 0 -1 -1
T 50100 41950 8 10 0 0 0 6 1
net=GND:1
]
N 50300 42400 50300 42200 4
N 66000 42600 66000 42800 4
N 66000 40400 66000 40600 4
N 50300 43400 50300 43600 4
C 64400 42000 1 0 0 EMBEDDEDresistor-2.sym
[
P 65300 42100 65150 42100 1 0 0
{
T 65200 42150 5 8 0 1 0 0 1
pinnumber=2
T 65200 42150 5 8 0 0 0 0 1
pinseq=2
T 65200 42150 5 8 0 1 0 0 1
pinlabel=2
T 65200 42150 5 8 0 1 0 0 1
pintype=pas
}
P 64400 42100 64550 42100 1 0 0
{
T 64500 42150 5 8 0 1 0 0 1
pinnumber=1
T 64500 42150 5 8 0 0 0 0 1
pinseq=1
T 64500 42150 5 8 0 1 0 0 1
pinlabel=1
T 64500 42150 5 8 0 1 0 0 1
pintype=pas
}
B 64550 42000 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 64800 42350 5 10 0 0 0 0 1
device=RESISTOR
T 64600 42300 8 10 0 1 0 0 1
refdes=R?
]
{
T 64600 42300 5 10 1 1 0 0 1
refdes=R8
T 64900 41800 5 10 1 1 0 0 1
value=1k
T 64400 42000 5 10 0 0 0 0 1
footprint=R025
}
C 64400 39800 1 0 0 EMBEDDEDresistor-2.sym
[
P 65300 39900 65150 39900 1 0 0
{
T 65200 39950 5 8 0 1 0 0 1
pinnumber=2
T 65200 39950 5 8 0 0 0 0 1
pinseq=2
T 65200 39950 5 8 0 1 0 0 1
pinlabel=2
T 65200 39950 5 8 0 1 0 0 1
pintype=pas
}
P 64400 39900 64550 39900 1 0 0
{
T 64500 39950 5 8 0 1 0 0 1
pinnumber=1
T 64500 39950 5 8 0 0 0 0 1
pinseq=1
T 64500 39950 5 8 0 1 0 0 1
pinlabel=1
T 64500 39950 5 8 0 1 0 0 1
pintype=pas
}
B 64550 39800 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 64800 40150 5 10 0 0 0 0 1
device=RESISTOR
T 64600 40100 8 10 0 1 0 0 1
refdes=R?
]
{
T 64600 40100 5 10 1 1 0 0 1
refdes=R9
T 64900 39600 5 10 1 1 0 0 1
value=1k
T 64400 39800 5 10 0 0 0 0 1
footprint=R025
}
C 48700 40600 1 0 0 EMBEDDEDresistor-2.sym
[
P 49600 40700 49450 40700 1 0 0
{
T 49500 40750 5 8 0 1 0 0 1
pinnumber=2
T 49500 40750 5 8 0 0 0 0 1
pinseq=2
T 49500 40750 5 8 0 1 0 0 1
pinlabel=2
T 49500 40750 5 8 0 1 0 0 1
pintype=pas
}
P 48700 40700 48850 40700 1 0 0
{
T 48800 40750 5 8 0 1 0 0 1
pinnumber=1
T 48800 40750 5 8 0 0 0 0 1
pinseq=1
T 48800 40750 5 8 0 1 0 0 1
pinlabel=1
T 48800 40750 5 8 0 1 0 0 1
pintype=pas
}
B 48850 40600 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 49100 40950 5 10 0 0 0 0 1
device=RESISTOR
T 48900 40900 8 10 0 1 0 0 1
refdes=R?
]
{
T 48900 40900 5 10 1 1 0 0 1
refdes=R12
T 49200 40400 5 10 1 1 0 0 1
value=1k
T 48700 40600 5 10 0 0 0 0 1
footprint=R025
}
C 48700 42800 1 0 0 EMBEDDEDresistor-2.sym
[
P 49600 42900 49450 42900 1 0 0
{
T 49500 42950 5 8 0 1 0 0 1
pinnumber=2
T 49500 42950 5 8 0 0 0 0 1
pinseq=2
T 49500 42950 5 8 0 1 0 0 1
pinlabel=2
T 49500 42950 5 8 0 1 0 0 1
pintype=pas
}
P 48700 42900 48850 42900 1 0 0
{
T 48800 42950 5 8 0 1 0 0 1
pinnumber=1
T 48800 42950 5 8 0 0 0 0 1
pinseq=1
T 48800 42950 5 8 0 1 0 0 1
pinlabel=1
T 48800 42950 5 8 0 1 0 0 1
pintype=pas
}
B 48850 42800 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 49100 43150 5 10 0 0 0 0 1
device=RESISTOR
T 48900 43100 8 10 0 1 0 0 1
refdes=R?
]
{
T 48900 43100 5 10 1 1 0 0 1
refdes=R11
T 49200 42600 5 10 1 1 0 0 1
value=1k
T 48700 42800 5 10 0 0 0 0 1
footprint=R025
}
C 65400 37300 1 0 0 EMBEDDEDtransistor-npn-2.sym
[
T 65800 39200 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 65800 39400 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 65800 39600 5 10 0 0 0 0 1
use-license=free/unlimited
T 65800 39000 8 10 0 0 0 0 1
numslots=1
T 65795 38795 8 10 0 0 0 0 1
slot=1
T 65779 38579 8 10 0 0 0 0 1
slotdef=1:B,C,E
T 65750 38050 5 10 0 1 0 6 1
refdes=Q?
P 65400 37800 65650 37800 1 0 0
{
T 65400 37800 5 6 0 0 270 0 1
pintype=in
T 65500 37850 5 6 1 1 0 6 1
pinnumber=B
T 65400 37800 5 6 0 0 270 0 1
pinseq=1
}
P 66000 38300 66000 38050 1 0 0
{
T 66000 38300 5 6 0 0 180 0 1
pintype=pas
T 65955 38250 5 6 1 1 180 0 1
pinnumber=C
T 66000 38300 5 6 0 0 180 0 1
pinseq=2
}
P 66000 37300 66000 37550 1 0 0
{
T 66000 37300 5 6 0 0 0 0 1
pintype=pas
T 65955 37450 5 6 1 1 180 0 1
pinnumber=E
T 66000 37300 5 6 0 0 0 0 1
pinseq=3
}
L 65650 37800 65750 37800 3 0 0 0 -1 -1
L 65750 38000 65750 37600 3 0 0 0 -1 -1
L 66000 38050 66000 37975 3 0 0 0 -1 -1
L 66000 37975 65750 37800 3 0 0 0 -1 -1
L 65750 37800 66000 37625 3 0 0 0 -1 -1
L 66000 37625 66000 37550 3 0 0 0 -1 -1
H 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1 5
M 66000,37625
L 65900,37650
L 65925,37676
L 65945,37710
z
]
{
T 66000 37800 5 10 1 1 0 0 1
refdes=Q10
T 66100 37500 5 10 1 1 0 0 1
value=BC337
T 65400 37300 5 10 0 1 0 0 1
footprint=TO92_PN E B C
}
N 63400 37800 64400 37800 4
{
T 63500 37800 5 10 1 1 0 0 1
netname=IR_LIGHT
}
N 65300 37800 65400 37800 4
C 66100 36800 1 0 1 EMBEDDEDgnd-1.sym
[
P 66000 36900 66000 37100 1 0 1
{
T 65942 36961 5 4 0 1 0 6 1
pinnumber=1
T 65942 36961 5 4 0 0 0 6 1
pinseq=1
T 65942 36961 5 4 0 1 0 6 1
pinlabel=1
T 65942 36961 5 4 0 1 0 6 1
pintype=pwr
}
L 66100 36900 65900 36900 3 0 0 0 -1 -1
L 66045 36850 65955 36850 3 0 0 0 -1 -1
L 66020 36810 65980 36810 3 0 0 0 -1 -1
T 65800 36850 8 10 0 0 0 6 1
net=GND:1
]
N 66000 37300 66000 37100 4
N 66000 38300 66000 38500 4
C 64400 37700 1 0 0 EMBEDDEDresistor-2.sym
[
P 65300 37800 65150 37800 1 0 0
{
T 65200 37850 5 8 0 1 0 0 1
pinnumber=2
T 65200 37850 5 8 0 0 0 0 1
pinseq=2
T 65200 37850 5 8 0 1 0 0 1
pinlabel=2
T 65200 37850 5 8 0 1 0 0 1
pintype=pas
}
P 64400 37800 64550 37800 1 0 0
{
T 64500 37850 5 8 0 1 0 0 1
pinnumber=1
T 64500 37850 5 8 0 0 0 0 1
pinseq=1
T 64500 37850 5 8 0 1 0 0 1
pinlabel=1
T 64500 37850 5 8 0 1 0 0 1
pintype=pas
}
B 64550 37700 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 64800 38050 5 10 0 0 0 0 1
device=RESISTOR
T 64600 38000 8 10 0 1 0 0 1
refdes=R?
]
{
T 64600 38000 5 10 1 1 0 0 1
refdes=R10
T 64900 37500 5 10 1 1 0 0 1
value=1k
T 64400 37700 5 10 0 0 0 0 1
footprint=R025
}
C 47900 48100 1 0 0 EMBEDDEDgnd-1.sym
[
P 48000 48200 48000 48400 1 0 1
{
T 48058 48261 5 4 0 1 0 0 1
pinnumber=1
T 48058 48261 5 4 0 0 0 0 1
pinseq=1
T 48058 48261 5 4 0 1 0 0 1
pinlabel=1
T 48058 48261 5 4 0 1 0 0 1
pintype=pwr
}
L 47900 48200 48100 48200 3 0 0 0 -1 -1
L 47955 48150 48045 48150 3 0 0 0 -1 -1
L 47980 48110 48020 48110 3 0 0 0 -1 -1
T 48200 48150 8 10 0 0 0 0 1
net=GND:1
]
C 55900 44000 1 0 0 EMBEDDED74175-1.sym
[
P 55900 47400 56200 47400 1 0 0
{
T 56100 47450 5 8 1 1 0 6 1
pinnumber=4
T 56100 47350 5 8 0 1 0 8 1
pinseq=1
T 56250 47400 9 8 1 1 0 0 1
pinlabel=D1
T 56250 47400 5 8 0 1 0 2 1
pintype=in
}
P 57900 47400 57600 47400 1 0 0
{
T 57700 47450 5 8 1 1 0 0 1
pinnumber=2
T 57700 47350 5 8 0 1 0 2 1
pinseq=2
T 57550 47400 9 8 1 1 0 6 1
pinlabel=Q1
T 57550 47400 5 8 0 1 0 8 1
pintype=out
}
P 55900 47000 56200 47000 1 0 0
{
T 56100 47050 5 8 1 1 0 6 1
pinnumber=5
T 56100 46950 5 8 0 1 0 8 1
pinseq=3
T 56250 47000 9 8 1 1 0 0 1
pinlabel=D2
T 56250 47000 5 8 0 1 0 2 1
pintype=in
}
P 57900 47000 57600 47000 1 0 0
{
T 57700 47050 5 8 1 1 0 0 1
pinnumber=7
T 57700 46950 5 8 0 1 0 2 1
pinseq=4
T 57550 47000 9 8 1 1 0 6 1
pinlabel=Q2
T 57550 47000 5 8 0 1 0 8 1
pintype=out
}
P 55900 46600 56200 46600 1 0 0
{
T 56100 46650 5 8 1 1 0 6 1
pinnumber=12
T 56100 46550 5 8 0 1 0 8 1
pinseq=5
T 56250 46600 9 8 1 1 0 0 1
pinlabel=D3
T 56250 46600 5 8 0 1 0 2 1
pintype=in
}
P 57900 46600 57600 46600 1 0 0
{
T 57700 46650 5 8 1 1 0 0 1
pinnumber=10
T 57700 46550 5 8 0 1 0 2 1
pinseq=6
T 57550 46600 9 8 1 1 0 6 1
pinlabel=Q3
T 57550 46600 5 8 0 1 0 8 1
pintype=out
}
P 55900 46200 56200 46200 1 0 0
{
T 56100 46250 5 8 1 1 0 6 1
pinnumber=13
T 56100 46150 5 8 0 1 0 8 1
pinseq=7
T 56250 46200 9 8 1 1 0 0 1
pinlabel=D4
T 56250 46200 5 8 0 1 0 2 1
pintype=in
}
P 57900 46200 57600 46200 1 0 0
{
T 57700 46250 5 8 1 1 0 0 1
pinnumber=15
T 57700 46150 5 8 0 1 0 2 1
pinseq=8
T 57550 46200 9 8 1 1 0 6 1
pinlabel=Q4
T 57550 46200 5 8 0 1 0 8 1
pintype=out
}
P 57900 45400 57700 45400 1 0 0
{
T 57700 45450 5 8 1 1 0 0 1
pinnumber=3
T 57700 45350 5 8 0 1 0 2 1
pinseq=9
T 57550 45400 9 8 1 1 0 6 1
pinlabel=\_Q1\_
T 57550 45400 5 8 0 1 0 8 1
pintype=out
}
V 57650 45400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 55900 45000 56100 45000 1 0 0
{
T 56100 45050 5 8 1 1 0 6 1
pinnumber=1
T 56100 44950 5 8 0 1 0 8 1
pinseq=10
T 56250 45000 9 8 1 1 0 0 1
pinlabel=\_CLR\_
T 56250 45000 5 8 0 1 0 2 1
pintype=in
}
V 56150 45000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 57900 45000 57700 45000 1 0 0
{
T 57700 45050 5 8 1 1 0 0 1
pinnumber=6
T 57700 44950 5 8 0 1 0 2 1
pinseq=11
T 57550 45000 9 8 1 1 0 6 1
pinlabel=\_Q2\_
T 57550 45000 5 8 0 1 0 8 1
pintype=out
}
V 57650 45000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 57900 44600 57700 44600 1 0 0
{
T 57700 44650 5 8 1 1 0 0 1
pinnumber=11
T 57700 44550 5 8 0 1 0 2 1
pinseq=12
T 57550 44600 9 8 1 1 0 6 1
pinlabel=\_Q3\_
T 57550 44600 5 8 0 1 0 8 1
pintype=out
}
V 57650 44600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 55900 44200 56200 44200 1 0 0
{
T 56100 44250 5 8 1 1 0 6 1
pinnumber=9
T 56100 44150 5 8 0 1 0 8 1
pinseq=13
T 56275 44200 9 8 1 1 0 0 1
pinlabel=CLK
T 56275 44200 5 8 0 1 0 2 1
pintype=clk
}
P 57900 44200 57700 44200 1 0 0
{
T 57700 44250 5 8 1 1 0 0 1
pinnumber=14
T 57700 44150 5 8 0 1 0 2 1
pinseq=14
T 57550 44200 9 8 1 1 0 6 1
pinlabel=\_Q4\_
T 57550 44200 5 8 0 1 0 8 1
pintype=out
}
V 57650 44200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 56200 44000 1400 3700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 56200 48140 5 10 0 0 0 0 1
device=74175
T 56200 47940 5 10 0 0 0 0 1
footprint=DIP16
T 57600 47800 8 10 0 1 0 6 1
refdes=U?
T 56200 48350 5 10 0 0 0 0 1
description=quad D-flip-flop with clear
T 56200 48950 5 10 0 0 0 0 1
numslots=0
T 56200 48550 5 10 0 0 0 0 1
net=Vcc:16
T 56200 48750 5 10 0 0 0 0 1
net=GND:8
T 56200 47740 9 10 1 0 0 0 1
74175
L 56275 44200 56200 44250 3 0 0 0 -1 -1
L 56275 44200 56200 44150 3 0 0 0 -1 -1
T 56200 49150 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc175.pdf
]
{
T 56200 47940 5 10 0 0 0 0 1
footprint=DIL 16 300 100 60 28
T 57600 47800 5 10 1 1 0 6 1
refdes=U4
}
C 50800 44000 1 0 0 EMBEDDED74175-1.sym
[
P 50800 47400 51100 47400 1 0 0
{
T 51000 47450 5 8 1 1 0 6 1
pinnumber=4
T 51000 47350 5 8 0 1 0 8 1
pinseq=1
T 51150 47400 9 8 1 1 0 0 1
pinlabel=D1
T 51150 47400 5 8 0 1 0 2 1
pintype=in
}
P 52800 47400 52500 47400 1 0 0
{
T 52600 47450 5 8 1 1 0 0 1
pinnumber=2
T 52600 47350 5 8 0 1 0 2 1
pinseq=2
T 52450 47400 9 8 1 1 0 6 1
pinlabel=Q1
T 52450 47400 5 8 0 1 0 8 1
pintype=out
}
P 50800 47000 51100 47000 1 0 0
{
T 51000 47050 5 8 1 1 0 6 1
pinnumber=5
T 51000 46950 5 8 0 1 0 8 1
pinseq=3
T 51150 47000 9 8 1 1 0 0 1
pinlabel=D2
T 51150 47000 5 8 0 1 0 2 1
pintype=in
}
P 52800 47000 52500 47000 1 0 0
{
T 52600 47050 5 8 1 1 0 0 1
pinnumber=7
T 52600 46950 5 8 0 1 0 2 1
pinseq=4
T 52450 47000 9 8 1 1 0 6 1
pinlabel=Q2
T 52450 47000 5 8 0 1 0 8 1
pintype=out
}
P 50800 46600 51100 46600 1 0 0
{
T 51000 46650 5 8 1 1 0 6 1
pinnumber=12
T 51000 46550 5 8 0 1 0 8 1
pinseq=5
T 51150 46600 9 8 1 1 0 0 1
pinlabel=D3
T 51150 46600 5 8 0 1 0 2 1
pintype=in
}
P 52800 46600 52500 46600 1 0 0
{
T 52600 46650 5 8 1 1 0 0 1
pinnumber=10
T 52600 46550 5 8 0 1 0 2 1
pinseq=6
T 52450 46600 9 8 1 1 0 6 1
pinlabel=Q3
T 52450 46600 5 8 0 1 0 8 1
pintype=out
}
P 50800 46200 51100 46200 1 0 0
{
T 51000 46250 5 8 1 1 0 6 1
pinnumber=13
T 51000 46150 5 8 0 1 0 8 1
pinseq=7
T 51150 46200 9 8 1 1 0 0 1
pinlabel=D4
T 51150 46200 5 8 0 1 0 2 1
pintype=in
}
P 52800 46200 52500 46200 1 0 0
{
T 52600 46250 5 8 1 1 0 0 1
pinnumber=15
T 52600 46150 5 8 0 1 0 2 1
pinseq=8
T 52450 46200 9 8 1 1 0 6 1
pinlabel=Q4
T 52450 46200 5 8 0 1 0 8 1
pintype=out
}
P 52800 45400 52600 45400 1 0 0
{
T 52600 45450 5 8 1 1 0 0 1
pinnumber=3
T 52600 45350 5 8 0 1 0 2 1
pinseq=9
T 52450 45400 9 8 1 1 0 6 1
pinlabel=\_Q1\_
T 52450 45400 5 8 0 1 0 8 1
pintype=out
}
V 52550 45400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 50800 45000 51000 45000 1 0 0
{
T 51000 45050 5 8 1 1 0 6 1
pinnumber=1
T 51000 44950 5 8 0 1 0 8 1
pinseq=10
T 51150 45000 9 8 1 1 0 0 1
pinlabel=\_CLR\_
T 51150 45000 5 8 0 1 0 2 1
pintype=in
}
V 51050 45000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 52800 45000 52600 45000 1 0 0
{
T 52600 45050 5 8 1 1 0 0 1
pinnumber=6
T 52600 44950 5 8 0 1 0 2 1
pinseq=11
T 52450 45000 9 8 1 1 0 6 1
pinlabel=\_Q2\_
T 52450 45000 5 8 0 1 0 8 1
pintype=out
}
V 52550 45000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 52800 44600 52600 44600 1 0 0
{
T 52600 44650 5 8 1 1 0 0 1
pinnumber=11
T 52600 44550 5 8 0 1 0 2 1
pinseq=12
T 52450 44600 9 8 1 1 0 6 1
pinlabel=\_Q3\_
T 52450 44600 5 8 0 1 0 8 1
pintype=out
}
V 52550 44600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 50800 44200 51100 44200 1 0 0
{
T 51000 44250 5 8 1 1 0 6 1
pinnumber=9
T 51000 44150 5 8 0 1 0 8 1
pinseq=13
T 51175 44200 9 8 1 1 0 0 1
pinlabel=CLK
T 51175 44200 5 8 0 1 0 2 1
pintype=clk
}
P 52800 44200 52600 44200 1 0 0
{
T 52600 44250 5 8 1 1 0 0 1
pinnumber=14
T 52600 44150 5 8 0 1 0 2 1
pinseq=14
T 52450 44200 9 8 1 1 0 6 1
pinlabel=\_Q4\_
T 52450 44200 5 8 0 1 0 8 1
pintype=out
}
V 52550 44200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 51100 44000 1400 3700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 51100 48140 5 10 0 0 0 0 1
device=74175
T 51100 47940 5 10 0 0 0 0 1
footprint=DIP16
T 52500 47800 8 10 0 1 0 6 1
refdes=U?
T 51100 48350 5 10 0 0 0 0 1
description=quad D-flip-flop with clear
T 51100 48950 5 10 0 0 0 0 1
numslots=0
T 51100 48550 5 10 0 0 0 0 1
net=Vcc:16
T 51100 48750 5 10 0 0 0 0 1
net=GND:8
T 51100 47740 9 10 1 0 0 0 1
74175
L 51175 44200 51100 44250 3 0 0 0 -1 -1
L 51175 44200 51100 44150 3 0 0 0 -1 -1
T 51100 49150 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc175.pdf
]
{
T 51100 47940 5 10 0 0 0 0 1
footprint=DIL 16 300 100 60 28
T 52500 47800 5 10 1 1 0 6 1
refdes=U5
}
U 61800 48500 48800 48500 10 -1
N 61500 49200 62700 49200 4
{
T 62000 49200 5 10 1 1 0 0 1
netname=PB:3
}
N 61500 49200 61500 48700 4
C 61500 48700 1 180 0 EMBEDDEDbusripper-1.sym
[
T 61500 48300 5 8 0 0 180 0 1
device=none
P 61500 48700 61400 48600 1 0 0
{
T 61500 48200 5 8 0 0 180 0 1
pinseq=1
T 61500 48100 5 8 0 0 180 0 1
pinnumber=1
T 61500 48000 5 8 0 0 180 0 1
pintype=pas
T 61500 47900 5 8 0 0 180 0 1
pinlabel=netside
}
T 61500 48400 5 8 0 0 180 0 1
graphical=1
L 61300 48500 61400 48600 10 30 0 0 -1 -1
]
N 61300 49400 62700 49400 4
{
T 62000 49400 5 10 1 1 0 0 1
netname=PB:2
}
N 61300 49400 61300 48700 4
C 61300 48700 1 180 0 EMBEDDEDbusripper-1.sym
[
T 61300 48300 5 8 0 0 180 0 1
device=none
P 61300 48700 61200 48600 1 0 0
{
T 61300 48200 5 8 0 0 180 0 1
pinseq=1
T 61300 48100 5 8 0 0 180 0 1
pinnumber=1
T 61300 48000 5 8 0 0 180 0 1
pintype=pas
T 61300 47900 5 8 0 0 180 0 1
pinlabel=netside
}
T 61300 48400 5 8 0 0 180 0 1
graphical=1
L 61100 48500 61200 48600 10 30 0 0 -1 -1
]
N 62700 49600 61100 49600 4
{
T 62000 49600 5 10 1 1 0 0 1
netname=PB:1
}
N 61100 48700 61100 49600 4
C 61100 48700 1 180 0 EMBEDDEDbusripper-1.sym
[
T 61100 48300 5 8 0 0 180 0 1
device=none
P 61100 48700 61000 48600 1 0 0
{
T 61100 48200 5 8 0 0 180 0 1
pinseq=1
T 61100 48100 5 8 0 0 180 0 1
pinnumber=1
T 61100 48000 5 8 0 0 180 0 1
pintype=pas
T 61100 47900 5 8 0 0 180 0 1
pinlabel=netside
}
T 61100 48400 5 8 0 0 180 0 1
graphical=1
L 60900 48500 61000 48600 10 30 0 0 -1 -1
]
N 62700 48800 61900 48800 4
{
T 62000 48800 5 10 1 1 0 0 1
netname=PB:5
}
N 61900 48800 61900 48700 4
C 61900 48700 1 180 0 EMBEDDEDbusripper-1.sym
[
T 61900 48300 5 8 0 0 180 0 1
device=none
P 61900 48700 61800 48600 1 0 0
{
T 61900 48200 5 8 0 0 180 0 1
pinseq=1
T 61900 48100 5 8 0 0 180 0 1
pinnumber=1
T 61900 48000 5 8 0 0 180 0 1
pintype=pas
T 61900 47900 5 8 0 0 180 0 1
pinlabel=netside
}
T 61900 48400 5 8 0 0 180 0 1
graphical=1
L 61700 48500 61800 48600 10 30 0 0 -1 -1
]
N 62700 49000 61700 49000 4
{
T 62000 49000 5 10 1 1 0 0 1
netname=PB:4
}
N 61700 49000 61700 48700 4
C 61700 48700 1 180 0 EMBEDDEDbusripper-1.sym
[
T 61700 48300 5 8 0 0 180 0 1
device=none
P 61700 48700 61600 48600 1 0 0
{
T 61700 48200 5 8 0 0 180 0 1
pinseq=1
T 61700 48100 5 8 0 0 180 0 1
pinnumber=1
T 61700 48000 5 8 0 0 180 0 1
pintype=pas
T 61700 47900 5 8 0 0 180 0 1
pinlabel=netside
}
T 61700 48400 5 8 0 0 180 0 1
graphical=1
L 61500 48500 61600 48600 10 30 0 0 -1 -1
]
N 62700 49800 60900 49800 4
{
T 62000 49800 5 10 1 1 0 0 1
netname=PB:0
}
N 60900 49800 60900 48700 4
C 60900 48700 1 180 0 EMBEDDEDbusripper-1.sym
[
T 60900 48300 5 8 0 0 180 0 1
device=none
P 60900 48700 60800 48600 1 0 0
{
T 60900 48200 5 8 0 0 180 0 1
pinseq=1
T 60900 48100 5 8 0 0 180 0 1
pinnumber=1
T 60900 48000 5 8 0 0 180 0 1
pintype=pas
T 60900 47900 5 8 0 0 180 0 1
pinlabel=netside
}
T 60900 48400 5 8 0 0 180 0 1
graphical=1
L 60700 48500 60800 48600 10 30 0 0 -1 -1
]
N 48000 48400 47700 48400 4
N 47700 48800 48700 48800 4
{
T 47800 48800 5 10 1 1 0 0 1
netname=PB:5
}
N 48700 48800 48700 48700 4
C 48700 48700 1 180 1 EMBEDDEDbusripper-1.sym
[
T 48700 48300 5 8 0 0 180 6 1
device=none
P 48700 48700 48800 48600 1 0 0
{
T 48700 48200 5 8 0 0 180 6 1
pinseq=1
T 48700 48100 5 8 0 0 180 6 1
pinnumber=1
T 48700 48000 5 8 0 0 180 6 1
pintype=pas
T 48700 47900 5 8 0 0 180 6 1
pinlabel=netside
}
T 48700 48400 5 8 0 0 180 6 1
graphical=1
L 48900 48500 48800 48600 10 30 0 0 -1 -1
]
N 47700 49200 48900 49200 4
{
T 47800 49200 5 10 1 1 0 0 1
netname=PB:4
}
N 48900 49200 48900 48700 4
C 48900 48700 1 180 1 EMBEDDEDbusripper-1.sym
[
T 48900 48300 5 8 0 0 180 6 1
device=none
P 48900 48700 49000 48600 1 0 0
{
T 48900 48200 5 8 0 0 180 6 1
pinseq=1
T 48900 48100 5 8 0 0 180 6 1
pinnumber=1
T 48900 48000 5 8 0 0 180 6 1
pintype=pas
T 48900 47900 5 8 0 0 180 6 1
pinlabel=netside
}
T 48900 48400 5 8 0 0 180 6 1
graphical=1
L 49100 48500 49000 48600 10 30 0 0 -1 -1
]
N 49100 48700 49100 49600 4
C 49100 48700 1 180 1 EMBEDDEDbusripper-1.sym
[
T 49100 48300 5 8 0 0 180 6 1
device=none
P 49100 48700 49200 48600 1 0 0
{
T 49100 48200 5 8 0 0 180 6 1
pinseq=1
T 49100 48100 5 8 0 0 180 6 1
pinnumber=1
T 49100 48000 5 8 0 0 180 6 1
pintype=pas
T 49100 47900 5 8 0 0 180 6 1
pinlabel=netside
}
T 49100 48400 5 8 0 0 180 6 1
graphical=1
L 49300 48500 49200 48600 10 30 0 0 -1 -1
]
N 47700 49600 49100 49600 4
{
T 47800 49600 5 10 1 1 0 0 1
netname=PB:3
}
N 55900 46200 55100 46200 4
N 55100 46200 55100 48300 4
{
T 55200 47600 5 10 1 1 90 0 1
netname=PB:3
}
C 55100 48300 1 90 0 EMBEDDEDbusripper-1.sym
[
T 54700 48300 5 8 0 0 90 0 1
device=none
P 55100 48300 55000 48400 1 0 0
{
T 54600 48300 5 8 0 0 90 0 1
pinseq=1
T 54500 48300 5 8 0 0 90 0 1
pinnumber=1
T 54400 48300 5 8 0 0 90 0 1
pintype=pas
T 54300 48300 5 8 0 0 90 0 1
pinlabel=netside
}
T 54800 48300 5 8 0 0 90 0 1
graphical=1
L 54900 48500 55000 48400 10 30 0 0 -1 -1
]
N 55900 46600 55300 46600 4
N 55300 46600 55300 48300 4
{
T 55400 47600 5 10 1 1 90 0 1
netname=PB:2
}
C 55300 48300 1 90 0 EMBEDDEDbusripper-1.sym
[
T 54900 48300 5 8 0 0 90 0 1
device=none
P 55300 48300 55200 48400 1 0 0
{
T 54800 48300 5 8 0 0 90 0 1
pinseq=1
T 54700 48300 5 8 0 0 90 0 1
pinnumber=1
T 54600 48300 5 8 0 0 90 0 1
pintype=pas
T 54500 48300 5 8 0 0 90 0 1
pinlabel=netside
}
T 55000 48300 5 8 0 0 90 0 1
graphical=1
L 55100 48500 55200 48400 10 30 0 0 -1 -1
]
N 55900 47000 55500 47000 4
N 55500 47000 55500 48300 4
{
T 55600 47600 5 10 1 1 90 0 1
netname=PB:1
}
C 55500 48300 1 90 0 EMBEDDEDbusripper-1.sym
[
T 55100 48300 5 8 0 0 90 0 1
device=none
P 55500 48300 55400 48400 1 0 0
{
T 55000 48300 5 8 0 0 90 0 1
pinseq=1
T 54900 48300 5 8 0 0 90 0 1
pinnumber=1
T 54800 48300 5 8 0 0 90 0 1
pintype=pas
T 54700 48300 5 8 0 0 90 0 1
pinlabel=netside
}
T 55200 48300 5 8 0 0 90 0 1
graphical=1
L 55300 48500 55400 48400 10 30 0 0 -1 -1
]
N 55900 47400 55700 47400 4
N 55700 47400 55700 48300 4
{
T 55800 47600 5 10 1 1 90 0 1
netname=PB:0
}
C 55700 48300 1 90 0 EMBEDDEDbusripper-1.sym
[
T 55300 48300 5 8 0 0 90 0 1
device=none
P 55700 48300 55600 48400 1 0 0
{
T 55200 48300 5 8 0 0 90 0 1
pinseq=1
T 55100 48300 5 8 0 0 90 0 1
pinnumber=1
T 55000 48300 5 8 0 0 90 0 1
pintype=pas
T 54900 48300 5 8 0 0 90 0 1
pinlabel=netside
}
T 55400 48300 5 8 0 0 90 0 1
graphical=1
L 55500 48500 55600 48400 10 30 0 0 -1 -1
]
N 55900 44200 54900 44200 4
N 54900 44200 54900 48300 4
{
T 55000 47600 5 10 1 1 90 0 1
netname=PB:5
}
C 54900 48300 1 90 0 EMBEDDEDbusripper-1.sym
[
T 54500 48300 5 8 0 0 90 0 1
device=none
P 54900 48300 54800 48400 1 0 0
{
T 54400 48300 5 8 0 0 90 0 1
pinseq=1
T 54300 48300 5 8 0 0 90 0 1
pinnumber=1
T 54200 48300 5 8 0 0 90 0 1
pintype=pas
T 54100 48300 5 8 0 0 90 0 1
pinlabel=netside
}
T 54600 48300 5 8 0 0 90 0 1
graphical=1
L 54700 48500 54800 48400 10 30 0 0 -1 -1
]
N 50800 46600 50200 46600 4
N 50200 46600 50200 48300 4
{
T 50300 47600 5 10 1 1 90 0 1
netname=PB:3
}
C 50000 48300 1 90 0 EMBEDDEDbusripper-1.sym
[
T 49600 48300 5 8 0 0 90 0 1
device=none
P 50000 48300 49900 48400 1 0 0
{
T 49500 48300 5 8 0 0 90 0 1
pinseq=1
T 49400 48300 5 8 0 0 90 0 1
pinnumber=1
T 49300 48300 5 8 0 0 90 0 1
pintype=pas
T 49200 48300 5 8 0 0 90 0 1
pinlabel=netside
}
T 49700 48300 5 8 0 0 90 0 1
graphical=1
L 49800 48500 49900 48400 10 30 0 0 -1 -1
]
N 50800 46200 50000 46200 4
N 50000 46200 50000 48300 4
{
T 50100 47600 5 10 1 1 90 0 1
netname=PB:2
}
C 50200 48300 1 90 0 EMBEDDEDbusripper-1.sym
[
T 49800 48300 5 8 0 0 90 0 1
device=none
P 50200 48300 50100 48400 1 0 0
{
T 49700 48300 5 8 0 0 90 0 1
pinseq=1
T 49600 48300 5 8 0 0 90 0 1
pinnumber=1
T 49500 48300 5 8 0 0 90 0 1
pintype=pas
T 49400 48300 5 8 0 0 90 0 1
pinlabel=netside
}
T 49900 48300 5 8 0 0 90 0 1
graphical=1
L 50000 48500 50100 48400 10 30 0 0 -1 -1
]
N 50600 47400 50600 48300 4
{
T 50700 47600 5 10 1 1 90 0 1
netname=PB:1
}
C 50400 48300 1 90 0 EMBEDDEDbusripper-1.sym
[
T 50000 48300 5 8 0 0 90 0 1
device=none
P 50400 48300 50300 48400 1 0 0
{
T 49900 48300 5 8 0 0 90 0 1
pinseq=1
T 49800 48300 5 8 0 0 90 0 1
pinnumber=1
T 49700 48300 5 8 0 0 90 0 1
pintype=pas
T 49600 48300 5 8 0 0 90 0 1
pinlabel=netside
}
T 50100 48300 5 8 0 0 90 0 1
graphical=1
L 50200 48500 50300 48400 10 30 0 0 -1 -1
]
N 50800 47000 50400 47000 4
N 50400 47000 50400 48300 4
{
T 50500 47600 5 10 1 1 90 0 1
netname=PB:0
}
C 50600 48300 1 90 0 EMBEDDEDbusripper-1.sym
[
T 50200 48300 5 8 0 0 90 0 1
device=none
P 50600 48300 50500 48400 1 0 0
{
T 50100 48300 5 8 0 0 90 0 1
pinseq=1
T 50000 48300 5 8 0 0 90 0 1
pinnumber=1
T 49900 48300 5 8 0 0 90 0 1
pintype=pas
T 49800 48300 5 8 0 0 90 0 1
pinlabel=netside
}
T 50300 48300 5 8 0 0 90 0 1
graphical=1
L 50400 48500 50500 48400 10 30 0 0 -1 -1
]
N 50800 44200 49800 44200 4
N 49800 44200 49800 48300 4
{
T 49900 47600 5 10 1 1 90 0 1
netname=PB:4
}
C 49800 48300 1 90 0 EMBEDDEDbusripper-1.sym
[
T 49400 48300 5 8 0 0 90 0 1
device=none
P 49800 48300 49700 48400 1 0 0
{
T 49300 48300 5 8 0 0 90 0 1
pinseq=1
T 49200 48300 5 8 0 0 90 0 1
pinnumber=1
T 49100 48300 5 8 0 0 90 0 1
pintype=pas
T 49000 48300 5 8 0 0 90 0 1
pinlabel=netside
}
T 49500 48300 5 8 0 0 90 0 1
graphical=1
L 49600 48500 49700 48400 10 30 0 0 -1 -1
]
T 58300 44800 9 10 1 0 0 0 3
this is "dirty hack" becouse LED
connected to "SWITCH_G:1"
have inverted polartity
C 55900 45000 1 0 1 EMBEDDEDvcc-1.sym
[
P 55700 45000 55700 45200 1 0 0
{
T 55650 45050 5 6 0 1 0 6 1
pinnumber=1
T 55650 45050 5 6 0 0 0 6 1
pinseq=1
T 55650 45050 5 6 0 1 0 6 1
pinlabel=1
T 55650 45050 5 6 0 1 0 6 1
pintype=pwr
}
L 55850 45200 55550 45200 3 0 0 0 -1 -1
T 55825 45250 9 8 1 0 0 6 1
Vcc
T 55450 45200 8 10 0 0 0 6 1
net=Vcc:1
]
N 55900 45000 55700 45000 4
C 50800 45000 1 0 1 EMBEDDEDvcc-1.sym
[
P 50600 45000 50600 45200 1 0 0
{
T 50550 45050 5 6 0 1 0 6 1
pinnumber=1
T 50550 45050 5 6 0 0 0 6 1
pinseq=1
T 50550 45050 5 6 0 1 0 6 1
pinlabel=1
T 50550 45050 5 6 0 1 0 6 1
pintype=pwr
}
L 50750 45200 50450 45200 3 0 0 0 -1 -1
T 50725 45250 9 8 1 0 0 6 1
Vcc
T 50350 45200 8 10 0 0 0 6 1
net=Vcc:1
]
N 50800 45000 50600 45000 4
C 57900 51200 1 90 0 EMBEDDEDresistor-2.sym
[
P 57800 52100 57800 51950 1 0 0
{
T 57750 52000 5 8 0 1 90 0 1
pinnumber=2
T 57750 52000 5 8 0 0 90 0 1
pinseq=2
T 57750 52000 5 8 0 1 90 0 1
pinlabel=2
T 57750 52000 5 8 0 1 90 0 1
pintype=pas
}
P 57800 51200 57800 51350 1 0 0
{
T 57750 51300 5 8 0 1 90 0 1
pinnumber=1
T 57750 51300 5 8 0 0 90 0 1
pinseq=1
T 57750 51300 5 8 0 1 90 0 1
pinlabel=1
T 57750 51300 5 8 0 1 90 0 1
pintype=pas
}
B 57700 51350 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 57550 51600 5 10 0 0 90 0 1
device=RESISTOR
T 57600 51400 8 10 0 1 90 0 1
refdes=R?
]
{
T 57700 52100 5 10 1 1 180 0 1
refdes=R21
T 57900 51200 5 10 1 1 0 0 1
value=220k
T 57900 51200 5 10 0 0 0 0 1
footprint=R025
}
N 57800 51200 57800 50600 4
N 59400 50900 57800 50900 4
{
T 58000 50900 5 10 1 1 0 0 1
netname=LIGHT_DETECT
}
C 57700 49200 1 0 0 EMBEDDEDgnd-1.sym
[
P 57800 49300 57800 49500 1 0 1
{
T 57858 49361 5 4 0 1 0 0 1
pinnumber=1
T 57858 49361 5 4 0 0 0 0 1
pinseq=1
T 57858 49361 5 4 0 1 0 0 1
pinlabel=1
T 57858 49361 5 4 0 1 0 0 1
pintype=pwr
}
L 57700 49300 57900 49300 3 0 0 0 -1 -1
L 57755 49250 57845 49250 3 0 0 0 -1 -1
L 57780 49210 57820 49210 3 0 0 0 -1 -1
T 58000 49250 8 10 0 0 0 0 1
net=GND:1
]
C 57600 52300 1 0 0 EMBEDDEDvcc-1.sym
[
P 57800 52300 57800 52500 1 0 0
{
T 57850 52350 5 6 0 1 0 0 1
pinnumber=1
T 57850 52350 5 6 0 0 0 0 1
pinseq=1
T 57850 52350 5 6 0 1 0 0 1
pinlabel=1
T 57850 52350 5 6 0 1 0 0 1
pintype=pwr
}
L 57650 52500 57950 52500 3 0 0 0 -1 -1
T 57675 52550 9 8 1 0 0 0 1
Vcc
T 58050 52500 8 10 0 0 0 0 1
net=Vcc:1
]
N 57800 52300 57800 52100 4
N 57800 49700 57800 49500 4
C 67800 39700 1 0 0 EMBEDDEDconnector_1x3.sym
[
P 67900 41000 68200 41000 1 0 0
{
T 68250 41000 5 8 1 1 0 0 1
pinnumber=1
T 68250 41000 5 8 0 1 0 2 1
pintype=io
T 68100 40950 5 8 0 1 0 8 1
pinseq=1
}
P 67900 40600 68200 40600 1 0 0
{
T 68250 40600 5 8 1 1 0 0 1
pinnumber=2
T 68250 40600 5 8 0 1 0 2 1
pintype=io
T 68100 40550 5 8 0 1 0 8 1
pinseq=2
}
P 67900 40200 68200 40200 1 0 0
{
T 68250 40200 5 8 1 1 0 0 1
pinnumber=3
T 68250 40200 5 8 0 1 0 2 1
pintype=io
T 68100 40150 5 8 0 1 0 8 1
pinseq=3
}
B 68200 39800 400 1600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 68600 41500 8 10 0 1 0 0 1
refdes=CONN?
T 68200 41700 5 10 0 0 0 0 1
footprint=CONNECTOR 3 1
T 68200 41900 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 68200 42100 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 68200 42300 5 10 0 0 0 0 1
use-license=free/unlimited
T 68200 42500 5 10 0 0 0 0 1
numslots=0
]
{
T 68700 41200 5 10 1 1 90 8 1
refdes=LIGHT_CONN
T 68100 41950 5 10 0 0 0 0 1
footprint=CONNECTOR_SCREW_35 3
}
N 67200 42800 67200 41000 4
N 67200 41000 67900 41000 4
N 67200 38500 67200 40200 4
N 67200 40200 67900 40200 4
N 66000 42800 67200 42800 4
N 66000 40600 67900 40600 4
N 66000 38500 67200 38500 4
C 52000 40900 1 0 0 EMBEDDEDconnector_1x2.sym
[
P 52100 41800 52400 41800 1 0 0
{
T 52450 41800 5 8 1 1 0 0 1
pinnumber=1
T 52450 41800 5 8 0 1 0 2 1
pintype=io
T 52300 41750 5 8 0 1 0 8 1
pinseq=1
}
P 52100 41400 52400 41400 1 0 0
{
T 52450 41400 5 8 1 1 0 0 1
pinnumber=2
T 52450 41400 5 8 0 1 0 2 1
pintype=io
T 52300 41350 5 8 0 1 0 8 1
pinseq=2
}
B 52400 41000 400 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 52800 42300 8 10 0 1 0 0 1
refdes=CONN?
T 52400 42500 5 10 0 0 0 0 1
footprint=CONNECTOR 2 1
T 52400 42700 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 52400 42900 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 52400 43100 5 10 0 0 0 0 1
use-license=free/unlimited
T 52400 43300 5 10 0 0 0 0 1
numslots=0
]
{
T 53000 42200 5 10 1 1 90 6 1
refdes=SYGN_CONN
T 52300 42750 5 10 0 0 0 0 1
footprint=CONNECTOR_SCREW_35 2
}
N 50300 41400 52100 41400 4
N 52100 41800 51500 41800 4
N 51500 41800 51500 43600 4
N 51500 43600 50300 43600 4
C 55200 49600 1 0 0 EMBEDDEDconnector_1x2.sym
[
P 55300 50500 55600 50500 1 0 0
{
T 55650 50500 5 8 1 1 0 0 1
pinnumber=1
T 55650 50500 5 8 0 1 0 2 1
pintype=io
T 55500 50450 5 8 0 1 0 8 1
pinseq=1
}
P 55300 50100 55600 50100 1 0 0
{
T 55650 50100 5 8 1 1 0 0 1
pinnumber=2
T 55650 50100 5 8 0 1 0 2 1
pintype=io
T 55500 50050 5 8 0 1 0 8 1
pinseq=2
}
B 55600 49700 400 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 56000 51000 8 10 0 1 0 0 1
refdes=CONN?
T 55600 51200 5 10 0 0 0 0 1
footprint=CONNECTOR 2 1
T 55600 51400 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 55600 51600 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 55600 51800 5 10 0 0 0 0 1
use-license=free/unlimited
T 55600 52000 5 10 0 0 0 0 1
numslots=0
]
{
T 56200 51100 5 10 1 1 90 6 1
refdes=SWITCH_CONN1
T 55500 51050 5 10 0 0 0 0 1
footprint=CONNECTOR 2 1
}
C 52100 49600 1 0 0 EMBEDDEDconnector_1x2.sym
[
P 52200 50500 52500 50500 1 0 0
{
T 52550 50500 5 8 1 1 0 0 1
pinnumber=1
T 52550 50500 5 8 0 1 0 2 1
pintype=io
T 52400 50450 5 8 0 1 0 8 1
pinseq=1
}
P 52200 50100 52500 50100 1 0 0
{
T 52550 50100 5 8 1 1 0 0 1
pinnumber=2
T 52550 50100 5 8 0 1 0 2 1
pintype=io
T 52400 50050 5 8 0 1 0 8 1
pinseq=2
}
B 52500 49700 400 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 52900 51000 8 10 0 1 0 0 1
refdes=CONN?
T 52500 51200 5 10 0 0 0 0 1
footprint=CONNECTOR 2 1
T 52500 51400 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 52500 51600 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 52500 51800 5 10 0 0 0 0 1
use-license=free/unlimited
T 52500 52000 5 10 0 0 0 0 1
numslots=0
]
{
T 53100 51100 5 10 1 1 90 6 1
refdes=SWITCH_CONN2
T 52400 51050 5 10 0 0 0 0 1
footprint=CONNECTOR 2 1
}
N 50600 47400 50800 47400 4
C 53400 45100 1 0 0 EMBEDDEDconnector_1x2.sym
[
P 53500 46000 53800 46000 1 0 0
{
T 53850 46000 5 8 1 1 0 0 1
pinnumber=1
T 53850 46000 5 8 0 1 0 2 1
pintype=io
T 53700 45950 5 8 0 1 0 8 1
pinseq=1
}
P 53500 45600 53800 45600 1 0 0
{
T 53850 45600 5 8 1 1 0 0 1
pinnumber=2
T 53850 45600 5 8 0 1 0 2 1
pintype=io
T 53700 45550 5 8 0 1 0 8 1
pinseq=2
}
B 53800 45200 400 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 54200 46500 8 10 0 1 0 0 1
refdes=CONN?
T 53800 46700 5 10 0 0 0 0 1
footprint=CONNECTOR 2 1
T 53800 46900 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 53800 47100 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 53800 47300 5 10 0 0 0 0 1
use-license=free/unlimited
T 53800 47500 5 10 0 0 0 0 1
numslots=0
]
{
T 54400 46300 5 10 1 1 90 6 1
refdes=REZ_CONN
T 53700 46550 5 10 0 0 0 0 1
footprint=CONNECTOR 2 1
}
N 52800 46600 53300 46600 4
N 53300 46600 53300 46000 4
N 53300 46000 53500 46000 4
N 52800 46200 53100 46200 4
N 53100 46200 53100 45600 4
N 53100 45600 53500 45600 4
T 52300 42700 9 10 1 0 0 0 4
Uwaga: w przypadku stosowania sygnalizatorów obrotowych
dla tranzystorów nimi sterujących zalecane jest dołączenie
diody pomiedzy kolektorem tranzystora a biegunem dodatnim
zailania sygnalizatora - przewodzaca od kolektora do zasialania
N 61700 52500 62700 52500 4
{
T 61700 52500 5 10 1 1 0 0 1
netname=RXD
}
N 61700 52300 62700 52300 4
{
T 61700 52300 5 10 1 1 0 0 1
netname=TXD
}
N 61700 52100 62700 52100 4
{
T 61700 52100 5 10 1 1 0 0 1
netname=RS_NAD
}
N 61700 51900 62700 51900 4
{
T 61700 51900 5 10 1 1 0 0 1
netname=IR_LIGHT
}
N 61700 51700 62700 51700 4
{
T 61700 51700 5 10 1 1 0 0 1
netname=STROB_R
}
N 61700 51500 62700 51500 4
{
T 61700 51500 5 10 1 1 0 0 1
netname=STROB_B
}
N 61700 51300 62700 51300 4
{
T 61700 51300 5 10 1 1 0 0 1
netname=STROB_Y
}
N 61700 51100 62700 51100 4
{
T 61700 51100 5 10 1 1 0 0 1
netname=STROB_W
}
N 67500 51500 65300 51500 4
{
T 65400 51500 5 10 1 1 0 0 1
netname=LIGHT_DETECT
}
N 67500 51300 65300 51300 4
{
T 65400 51300 5 10 1 1 0 0 1
netname=LIGHT_R
}
N 67500 50900 65300 50900 4
{
T 65400 50900 5 10 1 1 0 0 1
netname=LIGHT_B
}
N 67500 51100 65300 51100 4
{
T 65400 51100 5 10 1 1 0 0 1
netname=LIGHT_G
}
N 67500 50700 65300 50700 4
{
T 65400 50700 5 10 1 1 0 0 1
netname=EMERGENCY_LIGHT_1
}
N 67500 50500 65300 50500 4
{
T 65400 50500 5 10 1 1 0 0 1
netname=EMERGENCY_LIGHT_2
}
N 51300 50100 52200 50100 4
{
T 51300 50100 5 10 1 1 0 0 1
netname=SWITCH_Y
}
N 51300 50500 52200 50500 4
{
T 51300 50500 5 10 1 1 0 0 1
netname=SWITCH_R
}
N 54400 50500 55300 50500 4
{
T 54400 50500 5 10 1 1 0 0 1
netname=SWITCH_G
}
N 54400 50100 55300 50100 4
{
T 54400 50100 5 10 1 1 0 0 1
netname=SWITCH_B
}
N 59100 47400 57900 47400 4
{
T 58000 47400 5 10 1 1 0 0 1
netname=SWITCH_Y
}
N 59100 47000 57900 47000 4
{
T 58000 47000 5 10 1 1 0 0 1
netname=SWITCH_R
}
N 59100 46600 57900 46600 4
{
T 58000 46600 5 10 1 1 0 0 1
netname=SWITCH_B
}
N 59100 44200 57900 44200 4
{
T 58000 44200 5 10 1 1 0 0 1
netname=SWITCH_G
}
N 66600 45300 67200 45300 4
{
T 66700 45300 5 10 1 1 0 0 1
netname=RXD
}
N 66600 44100 67200 44100 4
{
T 66700 44100 5 10 1 1 0 0 1
netname=TXD
}
N 52800 47400 53700 47400 4
{
T 52900 47400 5 10 1 1 0 0 1
netname=SYGN_Y
}
N 52800 47000 53700 47000 4
{
T 52900 47000 5 10 1 1 0 0 1
netname=SYGN_B
}
C 57900 49700 1 90 0 EMBEDDEDresistor-2.sym
[
P 57800 50600 57800 50450 1 0 0
{
T 57750 50500 5 8 0 1 90 0 1
pinnumber=2
T 57750 50500 5 8 0 0 90 0 1
pinseq=2
T 57750 50500 5 8 0 1 90 0 1
pinlabel=2
T 57750 50500 5 8 0 1 90 0 1
pintype=pas
}
P 57800 49700 57800 49850 1 0 0
{
T 57750 49800 5 8 0 1 90 0 1
pinnumber=1
T 57750 49800 5 8 0 0 90 0 1
pinseq=1
T 57750 49800 5 8 0 1 90 0 1
pinlabel=1
T 57750 49800 5 8 0 1 90 0 1
pintype=pas
}
B 57700 49850 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 57550 50100 5 10 0 0 90 0 1
device=RESISTOR
T 57600 49900 8 10 0 1 90 0 1
refdes=R?
]
{
T 57700 50600 5 10 1 1 180 0 1
refdes=R22
T 57900 49700 5 10 1 1 0 0 1
value=A906012 (16-33k)
T 57900 49700 5 10 0 0 0 0 1
footprint=RADIAL_CAN 150
}
C 57200 49900 1 0 0 EMBEDDEDphoto_light-1.sym
[
T 57400 51200 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 57400 51400 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 57400 51600 5 10 0 0 0 0 1
use-license=free/unlimited
T 57408 50962 8 10 0 0 0 0 1
graphical=1
L 57425 50125 57575 50025 3 0 0 0 -1 -1
L 57575 50025 57525 50025 3 0 0 0 -1 -1
L 57575 50025 57550 50075 3 0 0 0 -1 -1
L 57425 50125 57475 50025 3 0 0 0 -1 -1
L 57475 50025 57300 50125 3 0 0 0 -1 -1
L 57425 50250 57575 50150 3 0 0 0 -1 -1
L 57575 50150 57525 50150 3 0 0 0 -1 -1
L 57575 50150 57550 50200 3 0 0 0 -1 -1
L 57425 50250 57475 50150 3 0 0 0 -1 -1
L 57475 50150 57300 50250 3 0 0 0 -1 -1
]
