/*------------------------------------------------------------------------- 
* Copyright (c) 2025 Ainekko, Co.
* SPDX-License-Identifier: Apache-2.0
*------------------------------------------------------------------------- 
*/

/**
* @file pShire_ctrl_regTest.h 
* @version $Release$ 
* @date $Date$
* @author 
*
* @brief 
*
* Setup SoC to enable TC run 
*/ 
/** 
 *  @Component      HAL
 *
 *  @Filename       pShire_ctrl_regTest.h
 *
 *  @Description    IPs register table 
 *
 *//*======================================================================== */

#include "DWC_pcie_dbi_cpcie_dsp_4x8.h"


REGTEST_t pShire_ctrlRegs[] =

{

/* regAddress                                        regSize                       resetValue                                        bitMask                                           regName                            */   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_TYPE1_DEV_ID_VEND_ID_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_TYPE1_DEV_ID_VEND_ID_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_TYPE1_DEV_ID_VEND_ID_REG_WRITE_MASK,"TYPE1_DEV_ID_VEND_ID_REG",        },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_TYPE1_STATUS_COMMAND_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_TYPE1_STATUS_COMMAND_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_TYPE1_STATUS_COMMAND_REG_WRITE_MASK,"TYPE1_STATUS_COMMAND_REG",        },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_TYPE1_CLASS_CODE_REV_ID_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_TYPE1_CLASS_CODE_REV_ID_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_TYPE1_CLASS_CODE_REV_ID_REG_WRITE_MASK,"TYPE1_CLASS_CODE_REV_ID_REG",     },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_WRITE_MASK,"TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_BAR0_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_BAR0_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_BAR0_REG_WRITE_MASK,"BAR0_REG",                        },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_BAR1_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_BAR1_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_BAR1_REG_WRITE_MASK,"BAR1_REG",                        },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_WRITE_MASK,"SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_SEC_STAT_IO_LIMIT_IO_BASE_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_SEC_STAT_IO_LIMIT_IO_BASE_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_SEC_STAT_IO_LIMIT_IO_BASE_REG_WRITE_MASK,"SEC_STAT_IO_LIMIT_IO_BASE_REG",   },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_MEM_LIMIT_MEM_BASE_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_MEM_LIMIT_MEM_BASE_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_MEM_LIMIT_MEM_BASE_REG_WRITE_MASK,"MEM_LIMIT_MEM_BASE_REG",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_WRITE_MASK,"PREF_MEM_LIMIT_PREF_MEM_BASE_REG",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_PREF_BASE_UPPER_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_PREF_BASE_UPPER_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_PREF_BASE_UPPER_REG_WRITE_MASK,"PREF_BASE_UPPER_REG",             },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_PREF_LIMIT_UPPER_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_PREF_LIMIT_UPPER_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_PREF_LIMIT_UPPER_REG_WRITE_MASK,"PREF_LIMIT_UPPER_REG",            },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_IO_LIMIT_UPPER_IO_BASE_UPPER_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_IO_LIMIT_UPPER_IO_BASE_UPPER_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_IO_LIMIT_UPPER_IO_BASE_UPPER_REG_WRITE_MASK,"IO_LIMIT_UPPER_IO_BASE_UPPER_REG",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_TYPE1_CAP_PTR_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_TYPE1_CAP_PTR_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_TYPE1_CAP_PTR_REG_WRITE_MASK,"TYPE1_CAP_PTR_REG",               },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_TYPE1_EXP_ROM_BASE_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_TYPE1_EXP_ROM_BASE_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_TYPE1_EXP_ROM_BASE_REG_WRITE_MASK,"TYPE1_EXP_ROM_BASE_REG",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TYPE1_HDR_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_WRITE_MASK,"BRIDGE_CTRL_INT_PIN_INT_LINE_REG",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_WRITE_MASK,"CAP_ID_NXT_PTR_REG",              },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PM_CAP_CON_STATUS_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PM_CAP_CON_STATUS_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PM_CAP_CON_STATUS_REG_WRITE_MASK,"CON_STATUS_REG",                  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_WRITE_MASK,"PCI_MSI_CAP_ID_NEXT_CTRL_REG",    },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_04H_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_04H_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_04H_REG_WRITE_MASK,"MSI_CAP_OFF_04H_REG",             },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_08H_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_08H_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_08H_REG_WRITE_MASK,"MSI_CAP_OFF_08H_REG",             },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_0CH_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_0CH_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_0CH_REG_WRITE_MASK,"MSI_CAP_OFF_0CH_REG",             },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_10H_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_10H_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_10H_REG_WRITE_MASK,"MSI_CAP_OFF_10H_REG",             },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_14H_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_14H_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_14H_REG_WRITE_MASK,"MSI_CAP_OFF_14H_REG",             },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_WRITE_MASK,"PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_WRITE_MASK,"DEVICE_CAPABILITIES_REG",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_WRITE_MASK,"DEVICE_CONTROL_DEVICE_STATUS",    },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_WRITE_MASK,"LINK_CAPABILITIES_REG",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_WRITE_MASK,"LINK_CONTROL_LINK_STATUS_REG",    },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_SLOT_CAPABILITIES_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_SLOT_CAPABILITIES_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_SLOT_CAPABILITIES_REG_WRITE_MASK,"SLOT_CAPABILITIES_REG",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_SLOT_CONTROL_SLOT_STATUS_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_SLOT_CONTROL_SLOT_STATUS_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_SLOT_CONTROL_SLOT_STATUS_WRITE_MASK,"SLOT_CONTROL_SLOT_STATUS",        },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_ROOT_CONTROL_ROOT_CAPABILITIES_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_ROOT_CONTROL_ROOT_CAPABILITIES_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_ROOT_CONTROL_ROOT_CAPABILITIES_REG_WRITE_MASK,"ROOT_CONTROL_ROOT_CAPABILITIES_REG",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_ROOT_STATUS_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_ROOT_STATUS_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_ROOT_STATUS_REG_WRITE_MASK,"ROOT_STATUS_REG",                 },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_WRITE_MASK,"DEVICE_CAPABILITIES2_REG",        },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG_WRITE_MASK,"DEVICE_CONTROL2_DEVICE_STATUS2_REG",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_LINK_CAPABILITIES2_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_LINK_CAPABILITIES2_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_LINK_CAPABILITIES2_REG_WRITE_MASK,"LINK_CAPABILITIES2_REG",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_WRITE_MASK,"LINK_CONTROL2_LINK_STATUS2_REG",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_WRITE_MASK,"PCI_MSIX_CAP_ID_NEXT_CTRL_REG",   },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSIX_CAP_MSIX_TABLE_OFFSET_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSIX_CAP_MSIX_TABLE_OFFSET_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSIX_CAP_MSIX_TABLE_OFFSET_REG_WRITE_MASK,"MSIX_TABLE_OFFSET_REG",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSIX_CAP_MSIX_PBA_OFFSET_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSIX_CAP_MSIX_PBA_OFFSET_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSIX_CAP_MSIX_PBA_OFFSET_REG_WRITE_MASK,"MSIX_PBA_OFFSET_REG",             },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_AER_EXT_CAP_HDR_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_AER_EXT_CAP_HDR_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_AER_EXT_CAP_HDR_OFF_WRITE_MASK,"AER_EXT_CAP_HDR_OFF",             },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_WRITE_MASK,"UNCORR_ERR_STATUS_OFF",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_WRITE_MASK,"UNCORR_ERR_MASK_OFF",             },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_WRITE_MASK,"UNCORR_ERR_SEV_OFF",              },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_CORR_ERR_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_CORR_ERR_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_CORR_ERR_STATUS_OFF_WRITE_MASK,"CORR_ERR_STATUS_OFF",             },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_CORR_ERR_MASK_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_CORR_ERR_MASK_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_CORR_ERR_MASK_OFF_WRITE_MASK,"CORR_ERR_MASK_OFF",               },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF_WRITE_MASK,"ADV_ERR_CAP_CTRL_OFF",            },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_HDR_LOG_0_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_HDR_LOG_0_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_HDR_LOG_0_OFF_WRITE_MASK,"HDR_LOG_0_OFF",                   },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_HDR_LOG_1_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_HDR_LOG_1_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_HDR_LOG_1_OFF_WRITE_MASK,"HDR_LOG_1_OFF",                   },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_HDR_LOG_2_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_HDR_LOG_2_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_HDR_LOG_2_OFF_WRITE_MASK,"HDR_LOG_2_OFF",                   },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_HDR_LOG_3_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_HDR_LOG_3_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_HDR_LOG_3_OFF_WRITE_MASK,"HDR_LOG_3_OFF",                   },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_ROOT_ERR_CMD_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_ROOT_ERR_CMD_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_ROOT_ERR_CMD_OFF_WRITE_MASK,"ROOT_ERR_CMD_OFF",                },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_ROOT_ERR_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_ROOT_ERR_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_ROOT_ERR_STATUS_OFF_WRITE_MASK,"ROOT_ERR_STATUS_OFF",             },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_ERR_SRC_ID_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_ERR_SRC_ID_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_ERR_SRC_ID_OFF_WRITE_MASK,"ERR_SRC_ID_OFF",                  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_TLP_PREFIX_LOG_1_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_TLP_PREFIX_LOG_1_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_TLP_PREFIX_LOG_1_OFF_WRITE_MASK,"TLP_PREFIX_LOG_1_OFF",            },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_TLP_PREFIX_LOG_2_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_TLP_PREFIX_LOG_2_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_TLP_PREFIX_LOG_2_OFF_WRITE_MASK,"TLP_PREFIX_LOG_2_OFF",            },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_TLP_PREFIX_LOG_3_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_TLP_PREFIX_LOG_3_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_TLP_PREFIX_LOG_3_OFF_WRITE_MASK,"TLP_PREFIX_LOG_3_OFF",            },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_TLP_PREFIX_LOG_4_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_TLP_PREFIX_LOG_4_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_AER_CAP_TLP_PREFIX_LOG_4_OFF_WRITE_MASK,"TLP_PREFIX_LOG_4_OFF",            },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_VC_BASE_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_VC_BASE_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_VC_BASE_WRITE_MASK,"VC_BASE",                         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_VC_CAPABILITIES_REG_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_VC_CAPABILITIES_REG_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_VC_CAPABILITIES_REG_1_WRITE_MASK,"VC_CAPABILITIES_REG_1",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_VC_CAPABILITIES_REG_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_VC_CAPABILITIES_REG_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_VC_CAPABILITIES_REG_2_WRITE_MASK,"VC_CAPABILITIES_REG_2",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_VC_STATUS_CONTROL_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_VC_STATUS_CONTROL_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_VC_STATUS_CONTROL_REG_WRITE_MASK,"VC_STATUS_CONTROL_REG",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_CAP_REG_VC0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_CAP_REG_VC0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_CAP_REG_VC0_WRITE_MASK,"RESOURCE_CAP_REG_VC0",            },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_CON_REG_VC0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_CON_REG_VC0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_CON_REG_VC0_WRITE_MASK,"RESOURCE_CON_REG_VC0",            },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_STATUS_REG_VC0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_STATUS_REG_VC0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_STATUS_REG_VC0_WRITE_MASK,"RESOURCE_STATUS_REG_VC0",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_CAP_REG_VC1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_CAP_REG_VC1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_CAP_REG_VC1_WRITE_MASK,"RESOURCE_CAP_REG_VC1",            },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_CON_REG_VC1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_CON_REG_VC1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_CON_REG_VC1_WRITE_MASK,"RESOURCE_CON_REG_VC1",            },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_STATUS_REG_VC1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_STATUS_REG_VC1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_STATUS_REG_VC1_WRITE_MASK,"RESOURCE_STATUS_REG_VC1",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_CAP_REG_VC2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_CAP_REG_VC2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_CAP_REG_VC2_WRITE_MASK,"RESOURCE_CAP_REG_VC2",            },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_CON_REG_VC2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_CON_REG_VC2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_CON_REG_VC2_WRITE_MASK,"RESOURCE_CON_REG_VC2",            },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_STATUS_REG_VC2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_STATUS_REG_VC2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_STATUS_REG_VC2_WRITE_MASK,"RESOURCE_STATUS_REG_VC2",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_CAP_REG_VC3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_CAP_REG_VC3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_CAP_REG_VC3_WRITE_MASK,"RESOURCE_CAP_REG_VC3",            },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_CON_REG_VC3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_CON_REG_VC3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_CON_REG_VC3_WRITE_MASK,"RESOURCE_CON_REG_VC3",            },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_STATUS_REG_VC3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_STATUS_REG_VC3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_VC_CAP_RESOURCE_STATUS_REG_VC3_WRITE_MASK,"RESOURCE_STATUS_REG_VC3",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_HEADER_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_HEADER_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_HEADER_REG_WRITE_MASK,"SPCIE_CAP_HEADER_REG",            },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_SPCIE_CAP_LINK_CONTROL3_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_SPCIE_CAP_LINK_CONTROL3_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_SPCIE_CAP_LINK_CONTROL3_REG_WRITE_MASK,"LINK_CONTROL3_REG",               },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_SPCIE_CAP_LANE_ERR_STATUS_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_SPCIE_CAP_LANE_ERR_STATUS_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_SPCIE_CAP_LANE_ERR_STATUS_REG_WRITE_MASK,"LANE_ERR_STATUS_REG",             },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_OFF_0CH_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_OFF_0CH_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_OFF_0CH_REG_WRITE_MASK,"SPCIE_CAP_OFF_0CH_REG",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_OFF_10H_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_OFF_10H_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_OFF_10H_REG_WRITE_MASK,"SPCIE_CAP_OFF_10H_REG",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_OFF_14H_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_OFF_14H_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_OFF_14H_REG_WRITE_MASK,"SPCIE_CAP_OFF_14H_REG",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_OFF_18H_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_OFF_18H_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_OFF_18H_REG_WRITE_MASK,"SPCIE_CAP_OFF_18H_REG",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PL16G_CAP_PL16G_EXT_CAP_HDR_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PL16G_CAP_PL16G_EXT_CAP_HDR_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PL16G_CAP_PL16G_EXT_CAP_HDR_REG_WRITE_MASK,"PL16G_EXT_CAP_HDR_REG",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PL16G_CAP_PL16G_CAPABILITY_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PL16G_CAP_PL16G_CAPABILITY_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PL16G_CAP_PL16G_CAPABILITY_REG_WRITE_MASK,"PL16G_CAPABILITY_REG",            },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PL16G_CAP_PL16G_CONTROL_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PL16G_CAP_PL16G_CONTROL_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PL16G_CAP_PL16G_CONTROL_REG_WRITE_MASK,"PL16G_CONTROL_REG",               },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PL16G_CAP_PL16G_STATUS_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PL16G_CAP_PL16G_STATUS_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PL16G_CAP_PL16G_STATUS_REG_WRITE_MASK,"PL16G_STATUS_REG",                },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PL16G_CAP_PL16G_LC_DPAR_STATUS_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PL16G_CAP_PL16G_LC_DPAR_STATUS_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PL16G_CAP_PL16G_LC_DPAR_STATUS_REG_WRITE_MASK,"PL16G_LC_DPAR_STATUS_REG",        },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PL16G_CAP_PL16G_FIRST_RETIMER_DPAR_STATUS_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PL16G_CAP_PL16G_FIRST_RETIMER_DPAR_STATUS_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PL16G_CAP_PL16G_FIRST_RETIMER_DPAR_STATUS_REG_WRITE_MASK,"PL16G_FIRST_RETIMER_DPAR_STATUS_REG",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PL16G_CAP_PL16G_SECOND_RETIMER_DPAR_STATUS_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PL16G_CAP_PL16G_SECOND_RETIMER_DPAR_STATUS_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PL16G_CAP_PL16G_SECOND_RETIMER_DPAR_STATUS_REG_WRITE_MASK,"PL16G_SECOND_RETIMER_DPAR_STATUS_REG",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PL16G_CAP_PL16G_CAP_OFF_20H_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PL16G_CAP_PL16G_CAP_OFF_20H_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PL16G_CAP_PL16G_CAP_OFF_20H_REG_WRITE_MASK,"PL16G_CAP_OFF_20H_REG",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PL16G_CAP_PL16G_CAP_OFF_24H_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PL16G_CAP_PL16G_CAP_OFF_24H_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PL16G_CAP_PL16G_CAP_OFF_24H_REG_WRITE_MASK,"PL16G_CAP_OFF_24H_REG",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_EXT_CAP_HDR_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_EXT_CAP_HDR_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_EXT_CAP_HDR_REG_WRITE_MASK,"MARGIN_EXT_CAP_HDR_REG",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_PORT_CAPABILITIES_STATUS_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_PORT_CAPABILITIES_STATUS_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_PORT_CAPABILITIES_STATUS_REG_WRITE_MASK,"MARGIN_PORT_CAPABILITIES_STATUS_REG",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS0_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS0_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS0_REG_WRITE_MASK,"MARGIN_LANE_CNTRL_STATUS0_REG",   },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS1_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS1_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS1_REG_WRITE_MASK,"MARGIN_LANE_CNTRL_STATUS1_REG",   },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS2_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS2_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS2_REG_WRITE_MASK,"MARGIN_LANE_CNTRL_STATUS2_REG",   },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS3_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS3_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS3_REG_WRITE_MASK,"MARGIN_LANE_CNTRL_STATUS3_REG",   },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS4_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS4_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS4_REG_WRITE_MASK,"MARGIN_LANE_CNTRL_STATUS4_REG",   },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS5_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS5_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS5_REG_WRITE_MASK,"MARGIN_LANE_CNTRL_STATUS5_REG",   },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS6_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS6_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS6_REG_WRITE_MASK,"MARGIN_LANE_CNTRL_STATUS6_REG",   },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS7_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS7_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS7_REG_WRITE_MASK,"MARGIN_LANE_CNTRL_STATUS7_REG",   },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TPH_CAP_TPH_EXT_CAP_HDR_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TPH_CAP_TPH_EXT_CAP_HDR_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TPH_CAP_TPH_EXT_CAP_HDR_REG_WRITE_MASK,"TPH_EXT_CAP_HDR_REG",             },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TPH_CAP_TPH_REQ_CAP_REG_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TPH_CAP_TPH_REQ_CAP_REG_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TPH_CAP_TPH_REQ_CAP_REG_REG_WRITE_MASK,"TPH_REQ_CAP_REG_REG",             },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TPH_CAP_TPH_REQ_CONTROL_REG_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TPH_CAP_TPH_REQ_CONTROL_REG_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TPH_CAP_TPH_REQ_CONTROL_REG_REG_WRITE_MASK,"TPH_REQ_CONTROL_REG_REG",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TPH_CAP_TPH_ST_TABLE_REG_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TPH_CAP_TPH_ST_TABLE_REG_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TPH_CAP_TPH_ST_TABLE_REG_0_WRITE_MASK,"TPH_ST_TABLE_REG_0",              },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_L1SUB_CAP_L1SUB_CAP_HEADER_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_L1SUB_CAP_L1SUB_CAP_HEADER_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_L1SUB_CAP_L1SUB_CAP_HEADER_REG_WRITE_MASK,"L1SUB_CAP_HEADER_REG",            },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_L1SUB_CAP_L1SUB_CAPABILITY_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_L1SUB_CAP_L1SUB_CAPABILITY_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_L1SUB_CAP_L1SUB_CAPABILITY_REG_WRITE_MASK,"L1SUB_CAPABILITY_REG",            },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_L1SUB_CAP_L1SUB_CONTROL1_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_L1SUB_CAP_L1SUB_CONTROL1_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_L1SUB_CAP_L1SUB_CONTROL1_REG_WRITE_MASK,"L1SUB_CONTROL1_REG",              },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_L1SUB_CAP_L1SUB_CONTROL2_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_L1SUB_CAP_L1SUB_CONTROL2_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_L1SUB_CAP_L1SUB_CONTROL2_REG_WRITE_MASK,"L1SUB_CONTROL2_REG",              },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_FRSQ_CAP_FRSQ_EXT_CAP_HDR_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_FRSQ_CAP_FRSQ_EXT_CAP_HDR_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_FRSQ_CAP_FRSQ_EXT_CAP_HDR_OFF_WRITE_MASK,"FRSQ_EXT_CAP_HDR_OFF",            },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_FRSQ_CAP_FRSQ_CAP_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_FRSQ_CAP_FRSQ_CAP_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_FRSQ_CAP_FRSQ_CAP_OFF_WRITE_MASK,"FRSQ_CAP_OFF",                    },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_FRSQ_CAP_FRSQ_CONTROL_FRSQ_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_FRSQ_CAP_FRSQ_CONTROL_FRSQ_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_FRSQ_CAP_FRSQ_CONTROL_FRSQ_STATUS_OFF_WRITE_MASK,"FRSQ_CONTROL_FRSQ_STATUS_OFF",    },   

//{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_FRSQ_CAP_FRS_MESSAGE_QUEUE_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_FRSQ_CAP_FRS_MESSAGE_QUEUE_OFF_READ_MASK,Register,                                         "PL_DEBUG0_OFF",                   },   

//{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_PL_DEBUG1_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_PL_DEBUG1_OFF_READ_MASK,Register,                                         "PL_DEBUG1_OFF",                   },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_TX_P_FC_CREDIT_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_TX_P_FC_CREDIT_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_TX_P_FC_CREDIT_STATUS_OFF_WRITE_MASK,"TX_P_FC_CREDIT_STATUS_OFF",       },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_TX_NP_FC_CREDIT_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_TX_NP_FC_CREDIT_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_TX_NP_FC_CREDIT_STATUS_OFF_WRITE_MASK,"TX_NP_FC_CREDIT_STATUS_OFF",      },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_TX_CPL_FC_CREDIT_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_TX_CPL_FC_CREDIT_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_TX_CPL_FC_CREDIT_STATUS_OFF_WRITE_MASK,"TX_CPL_FC_CREDIT_STATUS_OFF",     },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_QUEUE_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_QUEUE_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_QUEUE_STATUS_OFF_WRITE_MASK,"QUEUE_STATUS_OFF",                },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC_TX_ARBI_1_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC_TX_ARBI_1_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC_TX_ARBI_1_OFF_WRITE_MASK,"VC_TX_ARBI_1_OFF",                },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC_TX_ARBI_2_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC_TX_ARBI_2_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC_TX_ARBI_2_OFF_WRITE_MASK,"VC_TX_ARBI_2_OFF",                },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC0_P_RX_Q_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC0_P_RX_Q_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC0_P_RX_Q_CTRL_OFF_WRITE_MASK,"VC0_P_RX_Q_CTRL_OFF",             },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC0_NP_RX_Q_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC0_NP_RX_Q_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC0_NP_RX_Q_CTRL_OFF_WRITE_MASK,"VC0_NP_RX_Q_CTRL_OFF",            },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC0_CPL_RX_Q_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC0_CPL_RX_Q_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC0_CPL_RX_Q_CTRL_OFF_WRITE_MASK,"VC0_CPL_RX_Q_CTRL_OFF",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC1_P_RX_Q_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC1_P_RX_Q_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC1_P_RX_Q_CTRL_OFF_WRITE_MASK,"VC1_P_RX_Q_CTRL_OFF",             },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC1_NP_RX_Q_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC1_NP_RX_Q_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC1_NP_RX_Q_CTRL_OFF_WRITE_MASK,"VC1_NP_RX_Q_CTRL_OFF",            },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC1_CPL_RX_Q_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC1_CPL_RX_Q_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC1_CPL_RX_Q_CTRL_OFF_WRITE_MASK,"VC1_CPL_RX_Q_CTRL_OFF",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC2_P_RX_Q_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC2_P_RX_Q_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC2_P_RX_Q_CTRL_OFF_WRITE_MASK,"VC2_P_RX_Q_CTRL_OFF",             },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC2_NP_RX_Q_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC2_NP_RX_Q_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC2_NP_RX_Q_CTRL_OFF_WRITE_MASK,"VC2_NP_RX_Q_CTRL_OFF",            },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC2_CPL_RX_Q_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC2_CPL_RX_Q_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC2_CPL_RX_Q_CTRL_OFF_WRITE_MASK,"VC2_CPL_RX_Q_CTRL_OFF",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC3_P_RX_Q_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC3_P_RX_Q_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC3_P_RX_Q_CTRL_OFF_WRITE_MASK,"VC3_P_RX_Q_CTRL_OFF",             },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC3_NP_RX_Q_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC3_NP_RX_Q_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC3_NP_RX_Q_CTRL_OFF_WRITE_MASK,"VC3_NP_RX_Q_CTRL_OFF",            },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC3_CPL_RX_Q_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC3_CPL_RX_Q_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_VC3_CPL_RX_Q_CTRL_OFF_WRITE_MASK,"VC3_CPL_RX_Q_CTRL_OFF",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_GEN2_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_GEN2_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_GEN2_CTRL_OFF_WRITE_MASK,"GEN2_CTRL_OFF",                   },   

//{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_PHY_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_PHY_STATUS_OFF_READ_MASK,Register,                                         "PHY_STATUS_OFF",                  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_PHY_CONTROL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_PHY_CONTROL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_PHY_CONTROL_OFF_WRITE_MASK,"PHY_CONTROL_OFF",                 },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_TRGT_MAP_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_TRGT_MAP_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_TRGT_MAP_CTRL_OFF_WRITE_MASK,"TRGT_MAP_CTRL_OFF",               },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_ADDR_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_ADDR_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_ADDR_OFF_WRITE_MASK,"MSI_CTRL_ADDR_OFF",               },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_UPPER_ADDR_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_UPPER_ADDR_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_UPPER_ADDR_OFF_WRITE_MASK,"MSI_CTRL_UPPER_ADDR_OFF",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_0_EN_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_0_EN_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_0_EN_OFF_WRITE_MASK,"MSI_CTRL_INT_0_EN_OFF",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_0_MASK_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_0_MASK_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_0_MASK_OFF_WRITE_MASK,"MSI_CTRL_INT_0_MASK_OFF",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_0_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_0_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_0_STATUS_OFF_WRITE_MASK,"MSI_CTRL_INT_0_STATUS_OFF",       },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_1_EN_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_1_EN_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_1_EN_OFF_WRITE_MASK,"MSI_CTRL_INT_1_EN_OFF",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_1_MASK_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_1_MASK_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_1_MASK_OFF_WRITE_MASK,"MSI_CTRL_INT_1_MASK_OFF",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_1_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_1_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_1_STATUS_OFF_WRITE_MASK,"MSI_CTRL_INT_1_STATUS_OFF",       },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_2_EN_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_2_EN_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_2_EN_OFF_WRITE_MASK,"MSI_CTRL_INT_2_EN_OFF",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_2_MASK_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_2_MASK_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_2_MASK_OFF_WRITE_MASK,"MSI_CTRL_INT_2_MASK_OFF",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_2_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_2_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_2_STATUS_OFF_WRITE_MASK,"MSI_CTRL_INT_2_STATUS_OFF",       },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_3_EN_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_3_EN_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_3_EN_OFF_WRITE_MASK,"MSI_CTRL_INT_3_EN_OFF",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_3_MASK_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_3_MASK_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_3_MASK_OFF_WRITE_MASK,"MSI_CTRL_INT_3_MASK_OFF",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_3_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_3_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_3_STATUS_OFF_WRITE_MASK,"MSI_CTRL_INT_3_STATUS_OFF",       },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_4_EN_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_4_EN_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_4_EN_OFF_WRITE_MASK,"MSI_CTRL_INT_4_EN_OFF",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_4_MASK_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_4_MASK_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_4_MASK_OFF_WRITE_MASK,"MSI_CTRL_INT_4_MASK_OFF",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_4_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_4_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_4_STATUS_OFF_WRITE_MASK,"MSI_CTRL_INT_4_STATUS_OFF",       },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_5_EN_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_5_EN_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_5_EN_OFF_WRITE_MASK,"MSI_CTRL_INT_5_EN_OFF",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_5_MASK_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_5_MASK_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_5_MASK_OFF_WRITE_MASK,"MSI_CTRL_INT_5_MASK_OFF",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_5_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_5_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_5_STATUS_OFF_WRITE_MASK,"MSI_CTRL_INT_5_STATUS_OFF",       },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_6_EN_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_6_EN_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_6_EN_OFF_WRITE_MASK,"MSI_CTRL_INT_6_EN_OFF",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_6_MASK_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_6_MASK_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_6_MASK_OFF_WRITE_MASK,"MSI_CTRL_INT_6_MASK_OFF",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_6_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_6_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_6_STATUS_OFF_WRITE_MASK,"MSI_CTRL_INT_6_STATUS_OFF",       },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_7_EN_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_7_EN_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_7_EN_OFF_WRITE_MASK,"MSI_CTRL_INT_7_EN_OFF",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_7_MASK_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_7_MASK_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_7_MASK_OFF_WRITE_MASK,"MSI_CTRL_INT_7_MASK_OFF",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_7_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_7_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_7_STATUS_OFF_WRITE_MASK,"MSI_CTRL_INT_7_STATUS_OFF",       },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_GPIO_IO_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_GPIO_IO_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSI_GPIO_IO_OFF_WRITE_MASK,"MSI_GPIO_IO_OFF",                 },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_CLOCK_GATING_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_CLOCK_GATING_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_CLOCK_GATING_CTRL_OFF_WRITE_MASK,"CLOCK_GATING_CTRL_OFF",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_GEN3_RELATED_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_GEN3_RELATED_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_GEN3_RELATED_OFF_WRITE_MASK,"GEN3_RELATED_OFF",                },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_GEN3_EQ_CONTROL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_GEN3_EQ_CONTROL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_GEN3_EQ_CONTROL_OFF_WRITE_MASK,"GEN3_EQ_CONTROL_OFF",             },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_WRITE_MASK,"GEN3_EQ_FB_MODE_DIR_CHANGE_OFF",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_ORDER_RULE_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_ORDER_RULE_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_ORDER_RULE_CTRL_OFF_WRITE_MASK,"ORDER_RULE_CTRL_OFF",             },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_PIPE_LOOPBACK_CONTROL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_PIPE_LOOPBACK_CONTROL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_PIPE_LOOPBACK_CONTROL_OFF_WRITE_MASK,"PIPE_LOOPBACK_CONTROL_OFF",       },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MISC_CONTROL_1_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MISC_CONTROL_1_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MISC_CONTROL_1_OFF_WRITE_MASK,"MISC_CONTROL_1_OFF",              },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MULTI_LANE_CONTROL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MULTI_LANE_CONTROL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MULTI_LANE_CONTROL_OFF_WRITE_MASK,"MULTI_LANE_CONTROL_OFF",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_PHY_INTEROP_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_PHY_INTEROP_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_PHY_INTEROP_CTRL_OFF_WRITE_MASK,"PHY_INTEROP_CTRL_OFF",            },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_TRGT_CPL_LUT_DELETE_ENTRY_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_TRGT_CPL_LUT_DELETE_ENTRY_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_TRGT_CPL_LUT_DELETE_ENTRY_OFF_WRITE_MASK,"TRGT_CPL_LUT_DELETE_ENTRY_OFF",   },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_LINK_FLUSH_CONTROL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_LINK_FLUSH_CONTROL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_LINK_FLUSH_CONTROL_OFF_WRITE_MASK,"LINK_FLUSH_CONTROL_OFF",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_WRITE_MASK,"AMBA_ERROR_RESPONSE_DEFAULT_OFF", },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_AMBA_LINK_TIMEOUT_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_AMBA_LINK_TIMEOUT_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_AMBA_LINK_TIMEOUT_OFF_WRITE_MASK,"AMBA_LINK_TIMEOUT_OFF",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_AMBA_ORDERING_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_AMBA_ORDERING_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_AMBA_ORDERING_CTRL_OFF_WRITE_MASK,"AMBA_ORDERING_CTRL_OFF",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_COHERENCY_CONTROL_1_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_COHERENCY_CONTROL_1_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_COHERENCY_CONTROL_1_OFF_WRITE_MASK,"COHERENCY_CONTROL_1_OFF",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_COHERENCY_CONTROL_2_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_COHERENCY_CONTROL_2_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_COHERENCY_CONTROL_2_OFF_WRITE_MASK,"COHERENCY_CONTROL_2_OFF",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_COHERENCY_CONTROL_3_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_COHERENCY_CONTROL_3_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_COHERENCY_CONTROL_3_OFF_WRITE_MASK,"COHERENCY_CONTROL_3_OFF",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_AXI_MSTR_MSG_ADDR_LOW_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_AXI_MSTR_MSG_ADDR_LOW_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_AXI_MSTR_MSG_ADDR_LOW_OFF_WRITE_MASK,"AXI_MSTR_MSG_ADDR_LOW_OFF",       },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_AXI_MSTR_MSG_ADDR_HIGH_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_AXI_MSTR_MSG_ADDR_HIGH_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_AXI_MSTR_MSG_ADDR_HIGH_OFF_WRITE_MASK,"AXI_MSTR_MSG_ADDR_HIGH_OFF",      },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_PCIE_VERSION_NUMBER_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_PCIE_VERSION_NUMBER_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_PCIE_VERSION_NUMBER_OFF_WRITE_MASK,"PCIE_VERSION_NUMBER_OFF",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_PCIE_VERSION_TYPE_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_PCIE_VERSION_TYPE_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_PCIE_VERSION_TYPE_OFF_WRITE_MASK,"PCIE_VERSION_TYPE_OFF",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSIX_ADDRESS_MATCH_LOW_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSIX_ADDRESS_MATCH_LOW_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSIX_ADDRESS_MATCH_LOW_OFF_WRITE_MASK,"MSIX_ADDRESS_MATCH_LOW_OFF",      },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSIX_ADDRESS_MATCH_HIGH_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSIX_ADDRESS_MATCH_HIGH_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSIX_ADDRESS_MATCH_HIGH_OFF_WRITE_MASK,"MSIX_ADDRESS_MATCH_HIGH_OFF",     },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSIX_DOORBELL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSIX_DOORBELL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSIX_DOORBELL_OFF_WRITE_MASK,"MSIX_DOORBELL_OFF",               },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSIX_RAM_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSIX_RAM_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_MSIX_RAM_CTRL_OFF_WRITE_MASK,"MSIX_RAM_CTRL_OFF",               },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_PL_LTR_LATENCY_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_PL_LTR_LATENCY_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_PL_LTR_LATENCY_OFF_WRITE_MASK,"PL_LTR_LATENCY_OFF",              },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_AUX_CLK_FREQ_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_AUX_CLK_FREQ_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_AUX_CLK_FREQ_OFF_WRITE_MASK,"AUX_CLK_FREQ_OFF",                },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_L1_SUBSTATES_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_L1_SUBSTATES_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_L1_SUBSTATES_OFF_WRITE_MASK,"L1_SUBSTATES_OFF",                },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_POWERDOWN_CTRL_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_POWERDOWN_CTRL_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_POWERDOWN_CTRL_STATUS_OFF_WRITE_MASK,"POWERDOWN_CTRL_STATUS_OFF",       },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_GEN4_LANE_MARGINING_1_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_GEN4_LANE_MARGINING_1_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_GEN4_LANE_MARGINING_1_OFF_WRITE_MASK,"GEN4_LANE_MARGINING_1_OFF",       },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_GEN4_LANE_MARGINING_2_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_GEN4_LANE_MARGINING_2_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_GEN4_LANE_MARGINING_2_OFF_WRITE_MASK,"GEN4_LANE_MARGINING_2_OFF",       },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_PIPE_RELATED_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_PIPE_RELATED_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_PORT_LOGIC_PIPE_RELATED_OFF_WRITE_MASK,"PIPE_RELATED_OFF",                },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSIX_CAP_DBI2_SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSIX_CAP_DBI2_SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSIX_CAP_DBI2_SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_WRITE_MASK,"SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSIX_CAP_DBI2_SHADOW_MSIX_TABLE_OFFSET_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSIX_CAP_DBI2_SHADOW_MSIX_TABLE_OFFSET_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSIX_CAP_DBI2_SHADOW_MSIX_TABLE_OFFSET_REG_WRITE_MASK,"SHADOW_MSIX_TABLE_OFFSET_REG",    },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSIX_CAP_DBI2_SHADOW_MSIX_PBA_OFFSET_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSIX_CAP_DBI2_SHADOW_MSIX_PBA_OFFSET_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_MSIX_CAP_DBI2_SHADOW_MSIX_PBA_OFFSET_REG_WRITE_MASK,"SHADOW_MSIX_PBA_OFFSET_REG",      },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TPH_CAP_DBI2_SHADOW_TPH_REQ_CAP_REG_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TPH_CAP_DBI2_SHADOW_TPH_REQ_CAP_REG_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_TPH_CAP_DBI2_SHADOW_TPH_REQ_CAP_REG_REG_WRITE_MASK,"SHADOW_TPH_REQ_CAP_REG_REG",      },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_0",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_0",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_0",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_0_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_0",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_0_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_0",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_0",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_0",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_0_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_0",   },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_0",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_1",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_1",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_1",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_1_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_1",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_1_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_1",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_1",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_1",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_1_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_1",   },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_1",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_2",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_2",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_2",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_2_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_2",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_2_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_2",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_2",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_2",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_2_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_2",   },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_2",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_3",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_3",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_3",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_3_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_3",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_3_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_3",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_3",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_3",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_3_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_3",   },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_3",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_4",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_4",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_4",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_4_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_4",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_4_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_4",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_4",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_4",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_4_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_4",   },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_4",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_5",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_5",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_5",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_5_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_5",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_5_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_5",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_5",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_5",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_5_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_5",   },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_5",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_6",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_6",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_6",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_6_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_6",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_6_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_6",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_6",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_6",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_6_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_6",   },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_6",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_7",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_7",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_7",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_7_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_7",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_7_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_7",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_7",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_7",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_7_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_7",   },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_7",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_8",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_8",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_8_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_8",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_8",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_8_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_8",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_8_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_8",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_8_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_8",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_8_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_8",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_8",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_8_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_8",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_8_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_8",   },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_8",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_8_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_8",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_9",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_9",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_9_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_9",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_9",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_9_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_9",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_9_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_9",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_9_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_9",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_9_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_9",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_9",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_9_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_9",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_9_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_9",   },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_9",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_9_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_9",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_10",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_10",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_10_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_10",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_10", },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_10_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_10",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_10_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_10",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_10_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_10",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_10_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_10",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_10",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_10_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_10",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_10_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_10",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_10",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_10_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_10",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_11",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_11",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_11_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_11",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_11", },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_11_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_11",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_11_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_11",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_11_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_11",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_11_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_11",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_11",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_11_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_11",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_11_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_11",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_11",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_11_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_11",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_12",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_12",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_12_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_12",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_12", },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_12_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_12",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_12_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_12",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_12_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_12",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_12_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_12",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_12",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_12_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_12",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_12_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_12",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_12",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_12_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_12",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_13",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_13",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_13_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_13",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_13", },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_13_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_13",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_13_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_13",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_13_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_13",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_13_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_13",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_13",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_13_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_13",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_13_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_13",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_13",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_13_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_13",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_14",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_14",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_14_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_14",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_14", },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_14_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_14",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_14_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_14",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_14_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_14",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_14_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_14",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_14",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_14_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_14",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_14_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_14",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_14",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_14_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_14",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_15",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_15",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_15_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_15",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_15", },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_15_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_15",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_15_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_15",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_15_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_15",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_15_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_15",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_15",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_15_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_15",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_15_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_15",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_15",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_15_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_15",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_16_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_16_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_16_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_16",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_16_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_16_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_16_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_16",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_16_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_16_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_16_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_16",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_16_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_16_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_16_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_16",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_16_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_16_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_16_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_16",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_16_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_16_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_16_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_16",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_16_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_16_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_16_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_16",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_16_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_16_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_16_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_16",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_17_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_17_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_17_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_17",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_17_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_17_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_17_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_17",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_17_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_17_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_17_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_17",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_17_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_17_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_17_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_17",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_17_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_17_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_17_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_17",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_17_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_17_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_17_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_17",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_17_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_17_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_17_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_17",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_17_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_17_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_17_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_17",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_18_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_18_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_18_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_18",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_18_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_18_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_18_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_18",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_18_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_18_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_18_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_18",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_18_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_18_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_18_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_18",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_18_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_18_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_18_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_18",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_18_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_18_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_18_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_18",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_18_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_18_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_18_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_18",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_18_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_18_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_18_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_18",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_19_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_19_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_19_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_19",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_19_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_19_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_19_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_19",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_19_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_19_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_19_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_19",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_19_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_19_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_19_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_19",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_19_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_19_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_19_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_19",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_19_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_19_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_19_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_19",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_19_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_19_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_19_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_19",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_19_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_19_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_19_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_19",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_20_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_20_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_20_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_20",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_20_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_20_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_20_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_20",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_20_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_20_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_20_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_20",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_20_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_20_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_20_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_20",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_20_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_20_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_20_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_20",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_20_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_20_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_20_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_20",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_20_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_20_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_20_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_20",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_20_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_20_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_20_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_20",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_21_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_21_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_21_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_21",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_21_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_21_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_21_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_21",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_21_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_21_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_21_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_21",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_21_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_21_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_21_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_21",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_21_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_21_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_21_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_21",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_21_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_21_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_21_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_21",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_21_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_21_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_21_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_21",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_21_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_21_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_21_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_21",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_22_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_22_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_22_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_22",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_22_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_22_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_22_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_22",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_22_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_22_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_22_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_22",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_22_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_22_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_22_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_22",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_22_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_22_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_22_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_22",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_22_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_22_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_22_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_22",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_22_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_22_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_22_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_22",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_22_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_22_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_22_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_22",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_23_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_23_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_23_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_23",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_23_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_23_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_23_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_23",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_23_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_23_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_23_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_23",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_23_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_23_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_23_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_23",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_23_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_23_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_23_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_23",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_23_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_23_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_23_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_23",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_23_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_23_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_23_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_23",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_23_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_23_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_23_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_23",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_24_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_24_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_24_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_24",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_24_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_24_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_24_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_24",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_24_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_24_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_24_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_24",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_24_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_24_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_24_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_24",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_24_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_24_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_24_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_24",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_24_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_24_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_24_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_24",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_24_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_24_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_24_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_24",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_24_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_24_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_24_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_24",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_25_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_25_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_25_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_25",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_25_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_25_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_25_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_25",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_25_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_25_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_25_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_25",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_25_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_25_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_25_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_25",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_25_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_25_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_25_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_25",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_25_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_25_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_25_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_25",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_25_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_25_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_25_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_25",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_25_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_25_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_25_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_25",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_26_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_26_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_26_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_26",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_26_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_26_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_26_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_26",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_26_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_26_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_26_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_26",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_26_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_26_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_26_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_26",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_26_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_26_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_26_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_26",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_26_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_26_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_26_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_26",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_26_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_26_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_26_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_26",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_26_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_26_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_26_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_26",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_27_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_27_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_27_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_27",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_27_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_27_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_27_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_27",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_27_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_27_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_27_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_27",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_27_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_27_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_27_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_27",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_27_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_27_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_27_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_27",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_27_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_27_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_27_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_27",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_27_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_27_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_27_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_27",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_27_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_27_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_27_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_27",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_28_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_28_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_28_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_28",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_28_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_28_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_28_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_28",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_28_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_28_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_28_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_28",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_28_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_28_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_28_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_28",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_28_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_28_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_28_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_28",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_28_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_28_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_28_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_28",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_28_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_28_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_28_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_28",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_28_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_28_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_28_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_28",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_29_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_29_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_29_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_29",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_29_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_29_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_29_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_29",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_29_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_29_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_29_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_29",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_29_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_29_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_29_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_29",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_29_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_29_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_29_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_29",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_29_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_29_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_29_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_29",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_29_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_29_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_29_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_29",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_29_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_29_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_29_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_29",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_30_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_30_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_30_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_30",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_30_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_30_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_30_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_30",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_30_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_30_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_30_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_30",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_30_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_30_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_30_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_30",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_30_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_30_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_30_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_30",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_30_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_30_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_30_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_30",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_30_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_30_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_30_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_30",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_30_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_30_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_30_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_30",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_31_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_31_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_31_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_31",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_31_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_31_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_31_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_31",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_31_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_31_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_31_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_31",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_31_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_31_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_31_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_31",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_31_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_31_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_31_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_31",  },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_31_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_31_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_31_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_31",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_31_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_31_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_31_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_31",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_31_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_31_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_31_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_31",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CTRL_DATA_ARB_PRIOR_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CTRL_DATA_ARB_PRIOR_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CTRL_DATA_ARB_PRIOR_OFF_WRITE_MASK,"DMA_CTRL_DATA_ARB_PRIOR_OFF",     },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CTRL_OFF_WRITE_MASK,"DMA_CTRL_OFF",                    },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ENGINE_EN_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ENGINE_EN_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ENGINE_EN_OFF_WRITE_MASK,"DMA_WRITE_ENGINE_EN_OFF",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_DOORBELL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_DOORBELL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_DOORBELL_OFF_WRITE_MASK,"DMA_WRITE_DOORBELL_OFF",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF_WRITE_MASK,"DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CHANNEL_ARB_WEIGHT_HIGH_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CHANNEL_ARB_WEIGHT_HIGH_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CHANNEL_ARB_WEIGHT_HIGH_OFF_WRITE_MASK,"DMA_WRITE_CHANNEL_ARB_WEIGHT_HIGH_OFF",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_ENGINE_EN_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_ENGINE_EN_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_ENGINE_EN_OFF_WRITE_MASK,"DMA_READ_ENGINE_EN_OFF",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_DOORBELL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_DOORBELL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_DOORBELL_OFF_WRITE_MASK,"DMA_READ_DOORBELL_OFF",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_WRITE_MASK,"DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_CHANNEL_ARB_WEIGHT_HIGH_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_CHANNEL_ARB_WEIGHT_HIGH_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_CHANNEL_ARB_WEIGHT_HIGH_OFF_WRITE_MASK,"DMA_READ_CHANNEL_ARB_WEIGHT_HIGH_OFF",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_INT_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_INT_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_INT_STATUS_OFF_WRITE_MASK,"DMA_WRITE_INT_STATUS_OFF",        },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_INT_MASK_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_INT_MASK_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_INT_MASK_OFF_WRITE_MASK,"DMA_WRITE_INT_MASK_OFF",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_INT_CLEAR_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_INT_CLEAR_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_INT_CLEAR_OFF_WRITE_MASK,"DMA_WRITE_INT_CLEAR_OFF",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ERR_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ERR_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ERR_STATUS_OFF_WRITE_MASK,"DMA_WRITE_ERR_STATUS_OFF",        },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_DONE_IMWR_LOW_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_DONE_IMWR_LOW_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_DONE_IMWR_LOW_OFF_WRITE_MASK,"DMA_WRITE_DONE_IMWR_LOW_OFF",     },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_DONE_IMWR_HIGH_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_DONE_IMWR_HIGH_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_DONE_IMWR_HIGH_OFF_WRITE_MASK,"DMA_WRITE_DONE_IMWR_HIGH_OFF",    },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ABORT_IMWR_LOW_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ABORT_IMWR_LOW_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ABORT_IMWR_LOW_OFF_WRITE_MASK,"DMA_WRITE_ABORT_IMWR_LOW_OFF",    },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ABORT_IMWR_HIGH_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ABORT_IMWR_HIGH_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ABORT_IMWR_HIGH_OFF_WRITE_MASK,"DMA_WRITE_ABORT_IMWR_HIGH_OFF",   },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CH01_IMWR_DATA_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CH01_IMWR_DATA_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CH01_IMWR_DATA_OFF_WRITE_MASK,"DMA_WRITE_CH01_IMWR_DATA_OFF",    },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CH23_IMWR_DATA_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CH23_IMWR_DATA_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CH23_IMWR_DATA_OFF_WRITE_MASK,"DMA_WRITE_CH23_IMWR_DATA_OFF",    },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CH45_IMWR_DATA_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CH45_IMWR_DATA_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CH45_IMWR_DATA_OFF_WRITE_MASK,"DMA_WRITE_CH45_IMWR_DATA_OFF",    },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CH67_IMWR_DATA_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CH67_IMWR_DATA_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CH67_IMWR_DATA_OFF_WRITE_MASK,"DMA_WRITE_CH67_IMWR_DATA_OFF",    },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_LINKED_LIST_ERR_EN_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_LINKED_LIST_ERR_EN_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_LINKED_LIST_ERR_EN_OFF_WRITE_MASK,"DMA_WRITE_LINKED_LIST_ERR_EN_OFF",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_INT_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_INT_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_INT_STATUS_OFF_WRITE_MASK,"DMA_READ_INT_STATUS_OFF",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_INT_MASK_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_INT_MASK_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_INT_MASK_OFF_WRITE_MASK,"DMA_READ_INT_MASK_OFF",           },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_INT_CLEAR_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_INT_CLEAR_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_INT_CLEAR_OFF_WRITE_MASK,"DMA_READ_INT_CLEAR_OFF",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_ERR_STATUS_LOW_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_ERR_STATUS_LOW_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_ERR_STATUS_LOW_OFF_WRITE_MASK,"DMA_READ_ERR_STATUS_LOW_OFF",     },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_ERR_STATUS_HIGH_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_ERR_STATUS_HIGH_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_ERR_STATUS_HIGH_OFF_WRITE_MASK,"DMA_READ_ERR_STATUS_HIGH_OFF",    },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_LINKED_LIST_ERR_EN_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_LINKED_LIST_ERR_EN_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_LINKED_LIST_ERR_EN_OFF_WRITE_MASK,"DMA_READ_LINKED_LIST_ERR_EN_OFF", },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_DONE_IMWR_LOW_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_DONE_IMWR_LOW_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_DONE_IMWR_LOW_OFF_WRITE_MASK,"DMA_READ_DONE_IMWR_LOW_OFF",      },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_DONE_IMWR_HIGH_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_DONE_IMWR_HIGH_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_DONE_IMWR_HIGH_OFF_WRITE_MASK,"DMA_READ_DONE_IMWR_HIGH_OFF",     },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_ABORT_IMWR_LOW_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_ABORT_IMWR_LOW_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_ABORT_IMWR_LOW_OFF_WRITE_MASK,"DMA_READ_ABORT_IMWR_LOW_OFF",     },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_ABORT_IMWR_HIGH_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_ABORT_IMWR_HIGH_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_ABORT_IMWR_HIGH_OFF_WRITE_MASK,"DMA_READ_ABORT_IMWR_HIGH_OFF",    },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_CH01_IMWR_DATA_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_CH01_IMWR_DATA_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_CH01_IMWR_DATA_OFF_WRITE_MASK,"DMA_READ_CH01_IMWR_DATA_OFF",     },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_CH23_IMWR_DATA_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_CH23_IMWR_DATA_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_CH23_IMWR_DATA_OFF_WRITE_MASK,"DMA_READ_CH23_IMWR_DATA_OFF",     },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_CH45_IMWR_DATA_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_CH45_IMWR_DATA_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_CH45_IMWR_DATA_OFF_WRITE_MASK,"DMA_READ_CH45_IMWR_DATA_OFF",     },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_CH67_IMWR_DATA_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_CH67_IMWR_DATA_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_CH67_IMWR_DATA_OFF_WRITE_MASK,"DMA_READ_CH67_IMWR_DATA_OFF",     },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF_WRITE_MASK,"DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ENGINE_HSHAKE_CNT_HIGH_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ENGINE_HSHAKE_CNT_HIGH_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ENGINE_HSHAKE_CNT_HIGH_OFF_WRITE_MASK,"DMA_WRITE_ENGINE_HSHAKE_CNT_HIGH_OFF",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF_WRITE_MASK,"DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_ENGINE_HSHAKE_CNT_HIGH_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_ENGINE_HSHAKE_CNT_HIGH_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_READ_ENGINE_HSHAKE_CNT_HIGH_OFF_WRITE_MASK,"DMA_READ_ENGINE_HSHAKE_CNT_HIGH_OFF",},   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_WRCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_WRCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_WRCH_0_WRITE_MASK,"DMA_CH_CONTROL1_OFF_WRCH_0",      },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_WRCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_WRCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_WRCH_0_WRITE_MASK,"DMA_CH_CONTROL2_OFF_WRCH_0",      },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_WRCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_WRCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_WRCH_0_WRITE_MASK,"DMA_TRANSFER_SIZE_OFF_WRCH_0",    },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_WRCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_WRCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_WRCH_0_WRITE_MASK,"DMA_SAR_LOW_OFF_WRCH_0",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_WRCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_WRCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_WRCH_0_WRITE_MASK,"DMA_SAR_HIGH_OFF_WRCH_0",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_WRCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_WRCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_WRCH_0_WRITE_MASK,"DMA_DAR_LOW_OFF_WRCH_0",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_WRCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_WRCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_WRCH_0_WRITE_MASK,"DMA_DAR_HIGH_OFF_WRCH_0",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_WRCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_WRCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_WRCH_0_WRITE_MASK,"DMA_LLP_LOW_OFF_WRCH_0",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_WRCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_WRCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_WRCH_0_WRITE_MASK,"DMA_LLP_HIGH_OFF_WRCH_0",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_RDCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_RDCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_RDCH_0_WRITE_MASK,"DMA_CH_CONTROL1_OFF_RDCH_0",      },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_RDCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_RDCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_RDCH_0_WRITE_MASK,"DMA_CH_CONTROL2_OFF_RDCH_0",      },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_RDCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_RDCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_RDCH_0_WRITE_MASK,"DMA_TRANSFER_SIZE_OFF_RDCH_0",    },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_RDCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_RDCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_RDCH_0_WRITE_MASK,"DMA_SAR_LOW_OFF_RDCH_0",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_RDCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_RDCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_RDCH_0_WRITE_MASK,"DMA_SAR_HIGH_OFF_RDCH_0",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_RDCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_RDCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_RDCH_0_WRITE_MASK,"DMA_DAR_LOW_OFF_RDCH_0",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_RDCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_RDCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_RDCH_0_WRITE_MASK,"DMA_DAR_HIGH_OFF_RDCH_0",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_RDCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_RDCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_RDCH_0_WRITE_MASK,"DMA_LLP_LOW_OFF_RDCH_0",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_RDCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_RDCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_RDCH_0_WRITE_MASK,"DMA_LLP_HIGH_OFF_RDCH_0",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_WRCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_WRCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_WRCH_1_WRITE_MASK,"DMA_CH_CONTROL1_OFF_WRCH_1",      },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_WRCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_WRCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_WRCH_1_WRITE_MASK,"DMA_CH_CONTROL2_OFF_WRCH_1",      },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_WRCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_WRCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_WRCH_1_WRITE_MASK,"DMA_TRANSFER_SIZE_OFF_WRCH_1",    },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_WRCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_WRCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_WRCH_1_WRITE_MASK,"DMA_SAR_LOW_OFF_WRCH_1",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_WRCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_WRCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_WRCH_1_WRITE_MASK,"DMA_SAR_HIGH_OFF_WRCH_1",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_WRCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_WRCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_WRCH_1_WRITE_MASK,"DMA_DAR_LOW_OFF_WRCH_1",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_WRCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_WRCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_WRCH_1_WRITE_MASK,"DMA_DAR_HIGH_OFF_WRCH_1",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_WRCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_WRCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_WRCH_1_WRITE_MASK,"DMA_LLP_LOW_OFF_WRCH_1",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_WRCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_WRCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_WRCH_1_WRITE_MASK,"DMA_LLP_HIGH_OFF_WRCH_1",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_RDCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_RDCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_RDCH_1_WRITE_MASK,"DMA_CH_CONTROL1_OFF_RDCH_1",      },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_RDCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_RDCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_RDCH_1_WRITE_MASK,"DMA_CH_CONTROL2_OFF_RDCH_1",      },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_RDCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_RDCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_RDCH_1_WRITE_MASK,"DMA_TRANSFER_SIZE_OFF_RDCH_1",    },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_RDCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_RDCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_RDCH_1_WRITE_MASK,"DMA_SAR_LOW_OFF_RDCH_1",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_RDCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_RDCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_RDCH_1_WRITE_MASK,"DMA_SAR_HIGH_OFF_RDCH_1",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_RDCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_RDCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_RDCH_1_WRITE_MASK,"DMA_DAR_LOW_OFF_RDCH_1",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_RDCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_RDCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_RDCH_1_WRITE_MASK,"DMA_DAR_HIGH_OFF_RDCH_1",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_RDCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_RDCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_RDCH_1_WRITE_MASK,"DMA_LLP_LOW_OFF_RDCH_1",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_RDCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_RDCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_RDCH_1_WRITE_MASK,"DMA_LLP_HIGH_OFF_RDCH_1",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_WRCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_WRCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_WRCH_2_WRITE_MASK,"DMA_CH_CONTROL1_OFF_WRCH_2",      },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_WRCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_WRCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_WRCH_2_WRITE_MASK,"DMA_CH_CONTROL2_OFF_WRCH_2",      },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_WRCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_WRCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_WRCH_2_WRITE_MASK,"DMA_TRANSFER_SIZE_OFF_WRCH_2",    },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_WRCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_WRCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_WRCH_2_WRITE_MASK,"DMA_SAR_LOW_OFF_WRCH_2",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_WRCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_WRCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_WRCH_2_WRITE_MASK,"DMA_SAR_HIGH_OFF_WRCH_2",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_WRCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_WRCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_WRCH_2_WRITE_MASK,"DMA_DAR_LOW_OFF_WRCH_2",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_WRCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_WRCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_WRCH_2_WRITE_MASK,"DMA_DAR_HIGH_OFF_WRCH_2",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_WRCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_WRCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_WRCH_2_WRITE_MASK,"DMA_LLP_LOW_OFF_WRCH_2",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_WRCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_WRCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_WRCH_2_WRITE_MASK,"DMA_LLP_HIGH_OFF_WRCH_2",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_RDCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_RDCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_RDCH_2_WRITE_MASK,"DMA_CH_CONTROL1_OFF_RDCH_2",      },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_RDCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_RDCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_RDCH_2_WRITE_MASK,"DMA_CH_CONTROL2_OFF_RDCH_2",      },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_RDCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_RDCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_RDCH_2_WRITE_MASK,"DMA_TRANSFER_SIZE_OFF_RDCH_2",    },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_RDCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_RDCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_RDCH_2_WRITE_MASK,"DMA_SAR_LOW_OFF_RDCH_2",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_RDCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_RDCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_RDCH_2_WRITE_MASK,"DMA_SAR_HIGH_OFF_RDCH_2",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_RDCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_RDCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_RDCH_2_WRITE_MASK,"DMA_DAR_LOW_OFF_RDCH_2",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_RDCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_RDCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_RDCH_2_WRITE_MASK,"DMA_DAR_HIGH_OFF_RDCH_2",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_RDCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_RDCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_RDCH_2_WRITE_MASK,"DMA_LLP_LOW_OFF_RDCH_2",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_RDCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_RDCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_RDCH_2_WRITE_MASK,"DMA_LLP_HIGH_OFF_RDCH_2",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_WRCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_WRCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_WRCH_3_WRITE_MASK,"DMA_CH_CONTROL1_OFF_WRCH_3",      },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_WRCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_WRCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_WRCH_3_WRITE_MASK,"DMA_CH_CONTROL2_OFF_WRCH_3",      },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_WRCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_WRCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_WRCH_3_WRITE_MASK,"DMA_TRANSFER_SIZE_OFF_WRCH_3",    },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_WRCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_WRCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_WRCH_3_WRITE_MASK,"DMA_SAR_LOW_OFF_WRCH_3",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_WRCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_WRCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_WRCH_3_WRITE_MASK,"DMA_SAR_HIGH_OFF_WRCH_3",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_WRCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_WRCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_WRCH_3_WRITE_MASK,"DMA_DAR_LOW_OFF_WRCH_3",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_WRCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_WRCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_WRCH_3_WRITE_MASK,"DMA_DAR_HIGH_OFF_WRCH_3",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_WRCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_WRCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_WRCH_3_WRITE_MASK,"DMA_LLP_LOW_OFF_WRCH_3",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_WRCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_WRCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_WRCH_3_WRITE_MASK,"DMA_LLP_HIGH_OFF_WRCH_3",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_RDCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_RDCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_RDCH_3_WRITE_MASK,"DMA_CH_CONTROL1_OFF_RDCH_3",      },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_RDCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_RDCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_RDCH_3_WRITE_MASK,"DMA_CH_CONTROL2_OFF_RDCH_3",      },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_RDCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_RDCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_RDCH_3_WRITE_MASK,"DMA_TRANSFER_SIZE_OFF_RDCH_3",    },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_RDCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_RDCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_RDCH_3_WRITE_MASK,"DMA_SAR_LOW_OFF_RDCH_3",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_RDCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_RDCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_RDCH_3_WRITE_MASK,"DMA_SAR_HIGH_OFF_RDCH_3",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_RDCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_RDCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_RDCH_3_WRITE_MASK,"DMA_DAR_LOW_OFF_RDCH_3",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_RDCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_RDCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_RDCH_3_WRITE_MASK,"DMA_DAR_HIGH_OFF_RDCH_3",         },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_RDCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_RDCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_RDCH_3_WRITE_MASK,"DMA_LLP_LOW_OFF_RDCH_3",          },   

{  PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_RDCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_RDCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_AXI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_RDCH_3_WRITE_MASK,"DMA_LLP_HIGH_OFF_RDCH_3",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_TYPE1_DEV_ID_VEND_ID_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_TYPE1_DEV_ID_VEND_ID_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_TYPE1_DEV_ID_VEND_ID_REG_WRITE_MASK,"TYPE1_DEV_ID_VEND_ID_REG",        },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_TYPE1_STATUS_COMMAND_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_TYPE1_STATUS_COMMAND_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_TYPE1_STATUS_COMMAND_REG_WRITE_MASK,"TYPE1_STATUS_COMMAND_REG",        },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_TYPE1_CLASS_CODE_REV_ID_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_TYPE1_CLASS_CODE_REV_ID_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_TYPE1_CLASS_CODE_REV_ID_REG_WRITE_MASK,"TYPE1_CLASS_CODE_REV_ID_REG",     },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_WRITE_MASK,"TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_BAR0_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_BAR0_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_BAR0_REG_WRITE_MASK,"BAR0_REG",                        },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_BAR1_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_BAR1_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_BAR1_REG_WRITE_MASK,"BAR1_REG",                        },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_WRITE_MASK,"SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_SEC_STAT_IO_LIMIT_IO_BASE_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_SEC_STAT_IO_LIMIT_IO_BASE_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_SEC_STAT_IO_LIMIT_IO_BASE_REG_WRITE_MASK,"SEC_STAT_IO_LIMIT_IO_BASE_REG",   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_MEM_LIMIT_MEM_BASE_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_MEM_LIMIT_MEM_BASE_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_MEM_LIMIT_MEM_BASE_REG_WRITE_MASK,"MEM_LIMIT_MEM_BASE_REG",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_WRITE_MASK,"PREF_MEM_LIMIT_PREF_MEM_BASE_REG",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_PREF_BASE_UPPER_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_PREF_BASE_UPPER_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_PREF_BASE_UPPER_REG_WRITE_MASK,"PREF_BASE_UPPER_REG",             },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_PREF_LIMIT_UPPER_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_PREF_LIMIT_UPPER_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_PREF_LIMIT_UPPER_REG_WRITE_MASK,"PREF_LIMIT_UPPER_REG",            },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_IO_LIMIT_UPPER_IO_BASE_UPPER_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_IO_LIMIT_UPPER_IO_BASE_UPPER_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_IO_LIMIT_UPPER_IO_BASE_UPPER_REG_WRITE_MASK,"IO_LIMIT_UPPER_IO_BASE_UPPER_REG",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_TYPE1_CAP_PTR_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_TYPE1_CAP_PTR_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_TYPE1_CAP_PTR_REG_WRITE_MASK,"TYPE1_CAP_PTR_REG",               },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_TYPE1_EXP_ROM_BASE_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_TYPE1_EXP_ROM_BASE_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_TYPE1_EXP_ROM_BASE_REG_WRITE_MASK,"TYPE1_EXP_ROM_BASE_REG",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TYPE1_HDR_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_WRITE_MASK,"BRIDGE_CTRL_INT_PIN_INT_LINE_REG",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_WRITE_MASK,"CAP_ID_NXT_PTR_REG",              },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PM_CAP_CON_STATUS_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PM_CAP_CON_STATUS_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PM_CAP_CON_STATUS_REG_WRITE_MASK,"CON_STATUS_REG",                  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_WRITE_MASK,"PCI_MSI_CAP_ID_NEXT_CTRL_REG",    },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_04H_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_04H_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_04H_REG_WRITE_MASK,"MSI_CAP_OFF_04H_REG",             },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_08H_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_08H_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_08H_REG_WRITE_MASK,"MSI_CAP_OFF_08H_REG",             },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_0CH_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_0CH_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_0CH_REG_WRITE_MASK,"MSI_CAP_OFF_0CH_REG",             },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_10H_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_10H_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_10H_REG_WRITE_MASK,"MSI_CAP_OFF_10H_REG",             },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_14H_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_14H_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSI_CAP_MSI_CAP_OFF_14H_REG_WRITE_MASK,"MSI_CAP_OFF_14H_REG",             },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_WRITE_MASK,"PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_WRITE_MASK,"DEVICE_CAPABILITIES_REG",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_WRITE_MASK,"DEVICE_CONTROL_DEVICE_STATUS",    },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_WRITE_MASK,"LINK_CAPABILITIES_REG",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_WRITE_MASK,"LINK_CONTROL_LINK_STATUS_REG",    },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_SLOT_CAPABILITIES_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_SLOT_CAPABILITIES_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_SLOT_CAPABILITIES_REG_WRITE_MASK,"SLOT_CAPABILITIES_REG",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_SLOT_CONTROL_SLOT_STATUS_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_SLOT_CONTROL_SLOT_STATUS_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_SLOT_CONTROL_SLOT_STATUS_WRITE_MASK,"SLOT_CONTROL_SLOT_STATUS",        },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_ROOT_CONTROL_ROOT_CAPABILITIES_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_ROOT_CONTROL_ROOT_CAPABILITIES_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_ROOT_CONTROL_ROOT_CAPABILITIES_REG_WRITE_MASK,"ROOT_CONTROL_ROOT_CAPABILITIES_REG",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_ROOT_STATUS_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_ROOT_STATUS_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_ROOT_STATUS_REG_WRITE_MASK,"ROOT_STATUS_REG",                 },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_WRITE_MASK,"DEVICE_CAPABILITIES2_REG",        },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG_WRITE_MASK,"DEVICE_CONTROL2_DEVICE_STATUS2_REG",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_LINK_CAPABILITIES2_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_LINK_CAPABILITIES2_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_LINK_CAPABILITIES2_REG_WRITE_MASK,"LINK_CAPABILITIES2_REG",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_WRITE_MASK,"LINK_CONTROL2_LINK_STATUS2_REG",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_WRITE_MASK,"PCI_MSIX_CAP_ID_NEXT_CTRL_REG",   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSIX_CAP_MSIX_TABLE_OFFSET_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSIX_CAP_MSIX_TABLE_OFFSET_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSIX_CAP_MSIX_TABLE_OFFSET_REG_WRITE_MASK,"MSIX_TABLE_OFFSET_REG",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSIX_CAP_MSIX_PBA_OFFSET_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSIX_CAP_MSIX_PBA_OFFSET_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSIX_CAP_MSIX_PBA_OFFSET_REG_WRITE_MASK,"MSIX_PBA_OFFSET_REG",             },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_AER_EXT_CAP_HDR_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_AER_EXT_CAP_HDR_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_AER_EXT_CAP_HDR_OFF_WRITE_MASK,"AER_EXT_CAP_HDR_OFF",             },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_WRITE_MASK,"UNCORR_ERR_STATUS_OFF",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_WRITE_MASK,"UNCORR_ERR_MASK_OFF",             },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_WRITE_MASK,"UNCORR_ERR_SEV_OFF",              },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_CORR_ERR_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_CORR_ERR_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_CORR_ERR_STATUS_OFF_WRITE_MASK,"CORR_ERR_STATUS_OFF",             },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_CORR_ERR_MASK_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_CORR_ERR_MASK_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_CORR_ERR_MASK_OFF_WRITE_MASK,"CORR_ERR_MASK_OFF",               },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF_WRITE_MASK,"ADV_ERR_CAP_CTRL_OFF",            },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_HDR_LOG_0_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_HDR_LOG_0_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_HDR_LOG_0_OFF_WRITE_MASK,"HDR_LOG_0_OFF",                   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_HDR_LOG_1_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_HDR_LOG_1_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_HDR_LOG_1_OFF_WRITE_MASK,"HDR_LOG_1_OFF",                   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_HDR_LOG_2_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_HDR_LOG_2_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_HDR_LOG_2_OFF_WRITE_MASK,"HDR_LOG_2_OFF",                   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_HDR_LOG_3_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_HDR_LOG_3_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_HDR_LOG_3_OFF_WRITE_MASK,"HDR_LOG_3_OFF",                   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_ROOT_ERR_CMD_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_ROOT_ERR_CMD_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_ROOT_ERR_CMD_OFF_WRITE_MASK,"ROOT_ERR_CMD_OFF",                },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_ROOT_ERR_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_ROOT_ERR_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_ROOT_ERR_STATUS_OFF_WRITE_MASK,"ROOT_ERR_STATUS_OFF",             },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_ERR_SRC_ID_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_ERR_SRC_ID_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_ERR_SRC_ID_OFF_WRITE_MASK,"ERR_SRC_ID_OFF",                  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_TLP_PREFIX_LOG_1_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_TLP_PREFIX_LOG_1_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_TLP_PREFIX_LOG_1_OFF_WRITE_MASK,"TLP_PREFIX_LOG_1_OFF",            },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_TLP_PREFIX_LOG_2_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_TLP_PREFIX_LOG_2_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_TLP_PREFIX_LOG_2_OFF_WRITE_MASK,"TLP_PREFIX_LOG_2_OFF",            },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_TLP_PREFIX_LOG_3_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_TLP_PREFIX_LOG_3_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_TLP_PREFIX_LOG_3_OFF_WRITE_MASK,"TLP_PREFIX_LOG_3_OFF",            },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_TLP_PREFIX_LOG_4_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_TLP_PREFIX_LOG_4_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_AER_CAP_TLP_PREFIX_LOG_4_OFF_WRITE_MASK,"TLP_PREFIX_LOG_4_OFF",            },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_VC_BASE_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_VC_BASE_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_VC_BASE_WRITE_MASK,"VC_BASE",                         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_VC_CAPABILITIES_REG_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_VC_CAPABILITIES_REG_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_VC_CAPABILITIES_REG_1_WRITE_MASK,"VC_CAPABILITIES_REG_1",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_VC_CAPABILITIES_REG_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_VC_CAPABILITIES_REG_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_VC_CAPABILITIES_REG_2_WRITE_MASK,"VC_CAPABILITIES_REG_2",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_VC_STATUS_CONTROL_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_VC_STATUS_CONTROL_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_VC_STATUS_CONTROL_REG_WRITE_MASK,"VC_STATUS_CONTROL_REG",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_CAP_REG_VC0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_CAP_REG_VC0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_CAP_REG_VC0_WRITE_MASK,"RESOURCE_CAP_REG_VC0",            },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_CON_REG_VC0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_CON_REG_VC0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_CON_REG_VC0_WRITE_MASK,"RESOURCE_CON_REG_VC0",            },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_STATUS_REG_VC0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_STATUS_REG_VC0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_STATUS_REG_VC0_WRITE_MASK,"RESOURCE_STATUS_REG_VC0",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_CAP_REG_VC1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_CAP_REG_VC1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_CAP_REG_VC1_WRITE_MASK,"RESOURCE_CAP_REG_VC1",            },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_CON_REG_VC1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_CON_REG_VC1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_CON_REG_VC1_WRITE_MASK,"RESOURCE_CON_REG_VC1",            },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_STATUS_REG_VC1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_STATUS_REG_VC1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_STATUS_REG_VC1_WRITE_MASK,"RESOURCE_STATUS_REG_VC1",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_CAP_REG_VC2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_CAP_REG_VC2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_CAP_REG_VC2_WRITE_MASK,"RESOURCE_CAP_REG_VC2",            },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_CON_REG_VC2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_CON_REG_VC2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_CON_REG_VC2_WRITE_MASK,"RESOURCE_CON_REG_VC2",            },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_STATUS_REG_VC2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_STATUS_REG_VC2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_STATUS_REG_VC2_WRITE_MASK,"RESOURCE_STATUS_REG_VC2",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_CAP_REG_VC3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_CAP_REG_VC3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_CAP_REG_VC3_WRITE_MASK,"RESOURCE_CAP_REG_VC3",            },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_CON_REG_VC3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_CON_REG_VC3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_CON_REG_VC3_WRITE_MASK,"RESOURCE_CON_REG_VC3",            },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_STATUS_REG_VC3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_STATUS_REG_VC3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VC_CAP_RESOURCE_STATUS_REG_VC3_WRITE_MASK,"RESOURCE_STATUS_REG_VC3",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_HEADER_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_HEADER_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_HEADER_REG_WRITE_MASK,"SPCIE_CAP_HEADER_REG",            },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_SPCIE_CAP_LINK_CONTROL3_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_SPCIE_CAP_LINK_CONTROL3_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_SPCIE_CAP_LINK_CONTROL3_REG_WRITE_MASK,"LINK_CONTROL3_REG",               },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_SPCIE_CAP_LANE_ERR_STATUS_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_SPCIE_CAP_LANE_ERR_STATUS_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_SPCIE_CAP_LANE_ERR_STATUS_REG_WRITE_MASK,"LANE_ERR_STATUS_REG",             },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_OFF_0CH_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_OFF_0CH_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_OFF_0CH_REG_WRITE_MASK,"SPCIE_CAP_OFF_0CH_REG",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_OFF_10H_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_OFF_10H_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_OFF_10H_REG_WRITE_MASK,"SPCIE_CAP_OFF_10H_REG",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_OFF_14H_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_OFF_14H_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_OFF_14H_REG_WRITE_MASK,"SPCIE_CAP_OFF_14H_REG",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_OFF_18H_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_OFF_18H_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_SPCIE_CAP_SPCIE_CAP_OFF_18H_REG_WRITE_MASK,"SPCIE_CAP_OFF_18H_REG",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PL16G_CAP_PL16G_EXT_CAP_HDR_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PL16G_CAP_PL16G_EXT_CAP_HDR_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PL16G_CAP_PL16G_EXT_CAP_HDR_REG_WRITE_MASK,"PL16G_EXT_CAP_HDR_REG",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PL16G_CAP_PL16G_CAPABILITY_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PL16G_CAP_PL16G_CAPABILITY_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PL16G_CAP_PL16G_CAPABILITY_REG_WRITE_MASK,"PL16G_CAPABILITY_REG",            },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PL16G_CAP_PL16G_CONTROL_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PL16G_CAP_PL16G_CONTROL_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PL16G_CAP_PL16G_CONTROL_REG_WRITE_MASK,"PL16G_CONTROL_REG",               },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PL16G_CAP_PL16G_STATUS_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PL16G_CAP_PL16G_STATUS_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PL16G_CAP_PL16G_STATUS_REG_WRITE_MASK,"PL16G_STATUS_REG",                },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PL16G_CAP_PL16G_LC_DPAR_STATUS_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PL16G_CAP_PL16G_LC_DPAR_STATUS_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PL16G_CAP_PL16G_LC_DPAR_STATUS_REG_WRITE_MASK,"PL16G_LC_DPAR_STATUS_REG",        },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PL16G_CAP_PL16G_FIRST_RETIMER_DPAR_STATUS_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PL16G_CAP_PL16G_FIRST_RETIMER_DPAR_STATUS_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PL16G_CAP_PL16G_FIRST_RETIMER_DPAR_STATUS_REG_WRITE_MASK,"PL16G_FIRST_RETIMER_DPAR_STATUS_REG",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PL16G_CAP_PL16G_SECOND_RETIMER_DPAR_STATUS_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PL16G_CAP_PL16G_SECOND_RETIMER_DPAR_STATUS_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PL16G_CAP_PL16G_SECOND_RETIMER_DPAR_STATUS_REG_WRITE_MASK,"PL16G_SECOND_RETIMER_DPAR_STATUS_REG",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PL16G_CAP_PL16G_CAP_OFF_20H_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PL16G_CAP_PL16G_CAP_OFF_20H_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PL16G_CAP_PL16G_CAP_OFF_20H_REG_WRITE_MASK,"PL16G_CAP_OFF_20H_REG",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PL16G_CAP_PL16G_CAP_OFF_24H_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PL16G_CAP_PL16G_CAP_OFF_24H_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PL16G_CAP_PL16G_CAP_OFF_24H_REG_WRITE_MASK,"PL16G_CAP_OFF_24H_REG",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_EXT_CAP_HDR_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_EXT_CAP_HDR_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_EXT_CAP_HDR_REG_WRITE_MASK,"MARGIN_EXT_CAP_HDR_REG",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_PORT_CAPABILITIES_STATUS_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_PORT_CAPABILITIES_STATUS_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_PORT_CAPABILITIES_STATUS_REG_WRITE_MASK,"MARGIN_PORT_CAPABILITIES_STATUS_REG",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS0_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS0_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS0_REG_WRITE_MASK,"MARGIN_LANE_CNTRL_STATUS0_REG",   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS1_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS1_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS1_REG_WRITE_MASK,"MARGIN_LANE_CNTRL_STATUS1_REG",   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS2_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS2_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS2_REG_WRITE_MASK,"MARGIN_LANE_CNTRL_STATUS2_REG",   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS3_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS3_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS3_REG_WRITE_MASK,"MARGIN_LANE_CNTRL_STATUS3_REG",   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS4_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS4_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS4_REG_WRITE_MASK,"MARGIN_LANE_CNTRL_STATUS4_REG",   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS5_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS5_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS5_REG_WRITE_MASK,"MARGIN_LANE_CNTRL_STATUS5_REG",   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS6_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS6_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS6_REG_WRITE_MASK,"MARGIN_LANE_CNTRL_STATUS6_REG",   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS7_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS7_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MARGIN_CAP_MARGIN_LANE_CNTRL_STATUS7_REG_WRITE_MASK,"MARGIN_LANE_CNTRL_STATUS7_REG",   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TPH_CAP_TPH_EXT_CAP_HDR_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TPH_CAP_TPH_EXT_CAP_HDR_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TPH_CAP_TPH_EXT_CAP_HDR_REG_WRITE_MASK,"TPH_EXT_CAP_HDR_REG",             },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TPH_CAP_TPH_REQ_CAP_REG_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TPH_CAP_TPH_REQ_CAP_REG_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TPH_CAP_TPH_REQ_CAP_REG_REG_WRITE_MASK,"TPH_REQ_CAP_REG_REG",             },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TPH_CAP_TPH_REQ_CONTROL_REG_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TPH_CAP_TPH_REQ_CONTROL_REG_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TPH_CAP_TPH_REQ_CONTROL_REG_REG_WRITE_MASK,"TPH_REQ_CONTROL_REG_REG",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TPH_CAP_TPH_ST_TABLE_REG_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TPH_CAP_TPH_ST_TABLE_REG_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TPH_CAP_TPH_ST_TABLE_REG_0_WRITE_MASK,"TPH_ST_TABLE_REG_0",              },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_L1SUB_CAP_L1SUB_CAP_HEADER_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_L1SUB_CAP_L1SUB_CAP_HEADER_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_L1SUB_CAP_L1SUB_CAP_HEADER_REG_WRITE_MASK,"L1SUB_CAP_HEADER_REG",            },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_L1SUB_CAP_L1SUB_CAPABILITY_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_L1SUB_CAP_L1SUB_CAPABILITY_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_L1SUB_CAP_L1SUB_CAPABILITY_REG_WRITE_MASK,"L1SUB_CAPABILITY_REG",            },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_L1SUB_CAP_L1SUB_CONTROL1_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_L1SUB_CAP_L1SUB_CONTROL1_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_L1SUB_CAP_L1SUB_CONTROL1_REG_WRITE_MASK,"L1SUB_CONTROL1_REG",              },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_L1SUB_CAP_L1SUB_CONTROL2_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_L1SUB_CAP_L1SUB_CONTROL2_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_L1SUB_CAP_L1SUB_CONTROL2_REG_WRITE_MASK,"L1SUB_CONTROL2_REG",              },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_FRSQ_CAP_FRSQ_EXT_CAP_HDR_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_FRSQ_CAP_FRSQ_EXT_CAP_HDR_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_FRSQ_CAP_FRSQ_EXT_CAP_HDR_OFF_WRITE_MASK,"FRSQ_EXT_CAP_HDR_OFF",            },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_FRSQ_CAP_FRSQ_CAP_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_FRSQ_CAP_FRSQ_CAP_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_FRSQ_CAP_FRSQ_CAP_OFF_WRITE_MASK,"FRSQ_CAP_OFF",                    },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_FRSQ_CAP_FRSQ_CONTROL_FRSQ_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_FRSQ_CAP_FRSQ_CONTROL_FRSQ_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_FRSQ_CAP_FRSQ_CONTROL_FRSQ_STATUS_OFF_WRITE_MASK,"FRSQ_CONTROL_FRSQ_STATUS_OFF",    },   

//{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_FRSQ_CAP_FRS_MESSAGE_QUEUE_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_FRSQ_CAP_FRS_MESSAGE_QUEUE_OFF_READ_MASK,Register,                                         "FRS_MESSAGE_QUEUE_OFF",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_RAS_DES_CAP_HEADER_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_RAS_DES_CAP_HEADER_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_RAS_DES_CAP_HEADER_REG_WRITE_MASK,"RAS_DES_CAP_HEADER_REG",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_VENDOR_SPECIFIC_HEADER_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_VENDOR_SPECIFIC_HEADER_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_VENDOR_SPECIFIC_HEADER_REG_WRITE_MASK,"VENDOR_SPECIFIC_HEADER_REG",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EVENT_COUNTER_CONTROL_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EVENT_COUNTER_CONTROL_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EVENT_COUNTER_CONTROL_REG_WRITE_MASK,"EVENT_COUNTER_CONTROL_REG",       },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EVENT_COUNTER_DATA_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EVENT_COUNTER_DATA_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EVENT_COUNTER_DATA_REG_WRITE_MASK,"EVENT_COUNTER_DATA_REG",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_TIME_BASED_ANALYSIS_CONTROL_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_TIME_BASED_ANALYSIS_CONTROL_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_TIME_BASED_ANALYSIS_CONTROL_REG_WRITE_MASK,"TIME_BASED_ANALYSIS_CONTROL_REG", },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_TIME_BASED_ANALYSIS_DATA_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_TIME_BASED_ANALYSIS_DATA_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_TIME_BASED_ANALYSIS_DATA_REG_WRITE_MASK,"TIME_BASED_ANALYSIS_DATA_REG",    },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_TIME_BASED_ANALYSIS_DATA_63_32_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_TIME_BASED_ANALYSIS_DATA_63_32_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_TIME_BASED_ANALYSIS_DATA_63_32_REG_WRITE_MASK,"TIME_BASED_ANALYSIS_DATA_63_32_REG",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ_ENABLE_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ_ENABLE_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ_ENABLE_REG_WRITE_MASK,"EINJ_ENABLE_REG",                 },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ0_CRC_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ0_CRC_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ0_CRC_REG_WRITE_MASK,"EINJ0_CRC_REG",                   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ1_SEQNUM_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ1_SEQNUM_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ1_SEQNUM_REG_WRITE_MASK,"EINJ1_SEQNUM_REG",                },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ2_DLLP_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ2_DLLP_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ2_DLLP_REG_WRITE_MASK,"EINJ2_DLLP_REG",                  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ3_SYMBOL_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ3_SYMBOL_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ3_SYMBOL_REG_WRITE_MASK,"EINJ3_SYMBOL_REG",                },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ4_FC_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ4_FC_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ4_FC_REG_WRITE_MASK,"EINJ4_FC_REG",                    },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ5_SP_TLP_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ5_SP_TLP_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ5_SP_TLP_REG_WRITE_MASK,"EINJ5_SP_TLP_REG",                },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_COMPARE_POINT_H0_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_COMPARE_POINT_H0_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_COMPARE_POINT_H0_REG_WRITE_MASK,"EINJ6_COMPARE_POINT_H0_REG",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_COMPARE_POINT_H1_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_COMPARE_POINT_H1_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_COMPARE_POINT_H1_REG_WRITE_MASK,"EINJ6_COMPARE_POINT_H1_REG",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_COMPARE_POINT_H2_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_COMPARE_POINT_H2_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_COMPARE_POINT_H2_REG_WRITE_MASK,"EINJ6_COMPARE_POINT_H2_REG",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_COMPARE_POINT_H3_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_COMPARE_POINT_H3_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_COMPARE_POINT_H3_REG_WRITE_MASK,"EINJ6_COMPARE_POINT_H3_REG",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_COMPARE_VALUE_H0_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_COMPARE_VALUE_H0_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_COMPARE_VALUE_H0_REG_WRITE_MASK,"EINJ6_COMPARE_VALUE_H0_REG",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_COMPARE_VALUE_H1_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_COMPARE_VALUE_H1_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_COMPARE_VALUE_H1_REG_WRITE_MASK,"EINJ6_COMPARE_VALUE_H1_REG",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_COMPARE_VALUE_H2_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_COMPARE_VALUE_H2_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_COMPARE_VALUE_H2_REG_WRITE_MASK,"EINJ6_COMPARE_VALUE_H2_REG",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_COMPARE_VALUE_H3_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_COMPARE_VALUE_H3_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_COMPARE_VALUE_H3_REG_WRITE_MASK,"EINJ6_COMPARE_VALUE_H3_REG",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_CHANGE_POINT_H0_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_CHANGE_POINT_H0_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_CHANGE_POINT_H0_REG_WRITE_MASK,"EINJ6_CHANGE_POINT_H0_REG",       },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_CHANGE_POINT_H1_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_CHANGE_POINT_H1_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_CHANGE_POINT_H1_REG_WRITE_MASK,"EINJ6_CHANGE_POINT_H1_REG",       },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_CHANGE_POINT_H2_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_CHANGE_POINT_H2_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_CHANGE_POINT_H2_REG_WRITE_MASK,"EINJ6_CHANGE_POINT_H2_REG",       },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_CHANGE_POINT_H3_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_CHANGE_POINT_H3_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_CHANGE_POINT_H3_REG_WRITE_MASK,"EINJ6_CHANGE_POINT_H3_REG",       },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_CHANGE_VALUE_H0_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_CHANGE_VALUE_H0_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_CHANGE_VALUE_H0_REG_WRITE_MASK,"EINJ6_CHANGE_VALUE_H0_REG",       },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_CHANGE_VALUE_H1_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_CHANGE_VALUE_H1_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_CHANGE_VALUE_H1_REG_WRITE_MASK,"EINJ6_CHANGE_VALUE_H1_REG",       },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_CHANGE_VALUE_H2_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_CHANGE_VALUE_H2_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_CHANGE_VALUE_H2_REG_WRITE_MASK,"EINJ6_CHANGE_VALUE_H2_REG",       },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_CHANGE_VALUE_H3_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_CHANGE_VALUE_H3_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_CHANGE_VALUE_H3_REG_WRITE_MASK,"EINJ6_CHANGE_VALUE_H3_REG",       },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_TLP_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_TLP_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_EINJ6_TLP_REG_WRITE_MASK,"EINJ6_TLP_REG",                   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_CONTROL1_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_CONTROL1_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_CONTROL1_REG_WRITE_MASK,"SD_CONTROL1_REG",                 },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_CONTROL2_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_CONTROL2_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_CONTROL2_REG_WRITE_MASK,"SD_CONTROL2_REG",                 },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_STATUS_L1LANE_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_STATUS_L1LANE_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_STATUS_L1LANE_REG_WRITE_MASK,"SD_STATUS_L1LANE_REG",            },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_STATUS_L1LTSSM_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_STATUS_L1LTSSM_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_STATUS_L1LTSSM_REG_WRITE_MASK,"SD_STATUS_L1LTSSM_REG",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_STATUS_PM_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_STATUS_PM_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_STATUS_PM_REG_WRITE_MASK,"SD_STATUS_PM_REG",                },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_STATUS_L2_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_STATUS_L2_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_STATUS_L2_REG_WRITE_MASK,"SD_STATUS_L2_REG",                },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_STATUS_L3FC_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_STATUS_L3FC_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_STATUS_L3FC_REG_WRITE_MASK,"SD_STATUS_L3FC_REG",              },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_STATUS_L3_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_STATUS_L3_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_STATUS_L3_REG_WRITE_MASK,"SD_STATUS_L3_REG",                },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_EQ_CONTROL1_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_EQ_CONTROL1_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_EQ_CONTROL1_REG_WRITE_MASK,"SD_EQ_CONTROL1_REG",              },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_EQ_CONTROL2_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_EQ_CONTROL2_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_EQ_CONTROL2_REG_WRITE_MASK,"SD_EQ_CONTROL2_REG",              },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_EQ_CONTROL3_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_EQ_CONTROL3_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_EQ_CONTROL3_REG_WRITE_MASK,"SD_EQ_CONTROL3_REG",              },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_EQ_STATUS1_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_EQ_STATUS1_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_EQ_STATUS1_REG_WRITE_MASK,"SD_EQ_STATUS1_REG",               },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_EQ_STATUS2_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_EQ_STATUS2_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_EQ_STATUS2_REG_WRITE_MASK,"SD_EQ_STATUS2_REG",               },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_EQ_STATUS3_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_EQ_STATUS3_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_RAS_DES_CAP_SD_EQ_STATUS3_REG_WRITE_MASK,"SD_EQ_STATUS3_REG",               },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_EXT_CAP_HDR_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_EXT_CAP_HDR_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_EXT_CAP_HDR_OFF_WRITE_MASK,"RASDP_EXT_CAP_HDR_OFF",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_VENDOR_SPECIFIC_HDR_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_VENDOR_SPECIFIC_HDR_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_VENDOR_SPECIFIC_HDR_OFF_WRITE_MASK,"RASDP_VENDOR_SPECIFIC_HDR_OFF",   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_ERROR_PROT_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_ERROR_PROT_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_ERROR_PROT_CTRL_OFF_WRITE_MASK,"RASDP_ERROR_PROT_CTRL_OFF",       },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_CORR_COUNTER_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_CORR_COUNTER_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_CORR_COUNTER_CTRL_OFF_WRITE_MASK,"RASDP_CORR_COUNTER_CTRL_OFF",     },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_CORR_COUNT_REPORT_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_CORR_COUNT_REPORT_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_CORR_COUNT_REPORT_OFF_WRITE_MASK,"RASDP_CORR_COUNT_REPORT_OFF",     },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_UNCORR_COUNTER_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_UNCORR_COUNTER_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_UNCORR_COUNTER_CTRL_OFF_WRITE_MASK,"RASDP_UNCORR_COUNTER_CTRL_OFF",   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_UNCORR_COUNT_REPORT_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_UNCORR_COUNT_REPORT_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_UNCORR_COUNT_REPORT_OFF_WRITE_MASK,"RASDP_UNCORR_COUNT_REPORT_OFF",   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_ERROR_INJ_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_ERROR_INJ_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_ERROR_INJ_CTRL_OFF_WRITE_MASK,"RASDP_ERROR_INJ_CTRL_OFF",        },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_CORR_ERROR_LOCATION_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_CORR_ERROR_LOCATION_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_CORR_ERROR_LOCATION_OFF_WRITE_MASK,"RASDP_CORR_ERROR_LOCATION_OFF",   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_UNCORR_ERROR_LOCATION_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_UNCORR_ERROR_LOCATION_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_UNCORR_ERROR_LOCATION_OFF_WRITE_MASK,"RASDP_UNCORR_ERROR_LOCATION_OFF", },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_ERROR_MODE_EN_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_ERROR_MODE_EN_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_ERROR_MODE_EN_OFF_WRITE_MASK,"RASDP_ERROR_MODE_EN_OFF",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_ERROR_MODE_CLEAR_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_ERROR_MODE_CLEAR_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_ERROR_MODE_CLEAR_OFF_WRITE_MASK,"RASDP_ERROR_MODE_CLEAR_OFF",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_RAM_ADDR_CORR_ERROR_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_RAM_ADDR_CORR_ERROR_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_RAM_ADDR_CORR_ERROR_OFF_WRITE_MASK,"RASDP_RAM_ADDR_CORR_ERROR_OFF",   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_RAM_ADDR_UNCORR_ERROR_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_RAM_ADDR_UNCORR_ERROR_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_VSECRAS_CAP_RASDP_RAM_ADDR_UNCORR_ERROR_OFF_WRITE_MASK,"RASDP_RAM_ADDR_UNCORR_ERROR_OFF", },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DLINK_CAP_DATA_LINK_FEATURE_EXT_HDR_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DLINK_CAP_DATA_LINK_FEATURE_EXT_HDR_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DLINK_CAP_DATA_LINK_FEATURE_EXT_HDR_OFF_WRITE_MASK,"DATA_LINK_FEATURE_EXT_HDR_OFF",   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DLINK_CAP_DATA_LINK_FEATURE_CAP_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DLINK_CAP_DATA_LINK_FEATURE_CAP_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DLINK_CAP_DATA_LINK_FEATURE_CAP_OFF_WRITE_MASK,"DATA_LINK_FEATURE_CAP_OFF",       },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DLINK_CAP_DATA_LINK_FEATURE_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DLINK_CAP_DATA_LINK_FEATURE_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DLINK_CAP_DATA_LINK_FEATURE_STATUS_OFF_WRITE_MASK,"DATA_LINK_FEATURE_STATUS_OFF",    },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_ACK_LATENCY_TIMER_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_ACK_LATENCY_TIMER_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_ACK_LATENCY_TIMER_OFF_WRITE_MASK,"ACK_LATENCY_TIMER_OFF",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VENDOR_SPEC_DLLP_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VENDOR_SPEC_DLLP_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VENDOR_SPEC_DLLP_OFF_WRITE_MASK,"VENDOR_SPEC_DLLP_OFF",            },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PORT_FORCE_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PORT_FORCE_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PORT_FORCE_OFF_WRITE_MASK,"PORT_FORCE_OFF",                  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_ACK_F_ASPM_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_ACK_F_ASPM_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_ACK_F_ASPM_CTRL_OFF_WRITE_MASK,"ACK_F_ASPM_CTRL_OFF",             },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PORT_LINK_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PORT_LINK_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PORT_LINK_CTRL_OFF_WRITE_MASK,"PORT_LINK_CTRL_OFF",              },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_LANE_SKEW_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_LANE_SKEW_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_LANE_SKEW_OFF_WRITE_MASK,"LANE_SKEW_OFF",                   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_TIMER_CTRL_MAX_FUNC_NUM_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_TIMER_CTRL_MAX_FUNC_NUM_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_TIMER_CTRL_MAX_FUNC_NUM_OFF_WRITE_MASK,"TIMER_CTRL_MAX_FUNC_NUM_OFF",     },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_SYMBOL_TIMER_FILTER_1_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_SYMBOL_TIMER_FILTER_1_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_SYMBOL_TIMER_FILTER_1_OFF_WRITE_MASK,"SYMBOL_TIMER_FILTER_1_OFF",       },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_FILTER_MASK_2_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_FILTER_MASK_2_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_FILTER_MASK_2_OFF_WRITE_MASK,"FILTER_MASK_2_OFF",               },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_AMBA_MUL_OB_DECOMP_NP_SUB_REQ_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_AMBA_MUL_OB_DECOMP_NP_SUB_REQ_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_AMBA_MUL_OB_DECOMP_NP_SUB_REQ_CTRL_OFF_WRITE_MASK,"AMBA_MUL_OB_DECOMP_NP_SUB_REQ_CTRL_OFF",},   

//{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PL_DEBUG0_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PL_DEBUG0_OFF_READ_MASK,Register,                                         "PL_DEBUG0_OFF",                   },   

//{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PL_DEBUG1_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PL_DEBUG1_OFF_READ_MASK,Register,                                         "PL_DEBUG1_OFF",                   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_TX_P_FC_CREDIT_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_TX_P_FC_CREDIT_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_TX_P_FC_CREDIT_STATUS_OFF_WRITE_MASK,"TX_P_FC_CREDIT_STATUS_OFF",       },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_TX_NP_FC_CREDIT_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_TX_NP_FC_CREDIT_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_TX_NP_FC_CREDIT_STATUS_OFF_WRITE_MASK,"TX_NP_FC_CREDIT_STATUS_OFF",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_TX_CPL_FC_CREDIT_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_TX_CPL_FC_CREDIT_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_TX_CPL_FC_CREDIT_STATUS_OFF_WRITE_MASK,"TX_CPL_FC_CREDIT_STATUS_OFF",     },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_QUEUE_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_QUEUE_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_QUEUE_STATUS_OFF_WRITE_MASK,"QUEUE_STATUS_OFF",                },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC_TX_ARBI_1_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC_TX_ARBI_1_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC_TX_ARBI_1_OFF_WRITE_MASK,"VC_TX_ARBI_1_OFF",                },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC_TX_ARBI_2_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC_TX_ARBI_2_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC_TX_ARBI_2_OFF_WRITE_MASK,"VC_TX_ARBI_2_OFF",                },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC0_P_RX_Q_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC0_P_RX_Q_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC0_P_RX_Q_CTRL_OFF_WRITE_MASK,"VC0_P_RX_Q_CTRL_OFF",             },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC0_NP_RX_Q_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC0_NP_RX_Q_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC0_NP_RX_Q_CTRL_OFF_WRITE_MASK,"VC0_NP_RX_Q_CTRL_OFF",            },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC0_CPL_RX_Q_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC0_CPL_RX_Q_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC0_CPL_RX_Q_CTRL_OFF_WRITE_MASK,"VC0_CPL_RX_Q_CTRL_OFF",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC1_P_RX_Q_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC1_P_RX_Q_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC1_P_RX_Q_CTRL_OFF_WRITE_MASK,"VC1_P_RX_Q_CTRL_OFF",             },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC1_NP_RX_Q_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC1_NP_RX_Q_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC1_NP_RX_Q_CTRL_OFF_WRITE_MASK,"VC1_NP_RX_Q_CTRL_OFF",            },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC1_CPL_RX_Q_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC1_CPL_RX_Q_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC1_CPL_RX_Q_CTRL_OFF_WRITE_MASK,"VC1_CPL_RX_Q_CTRL_OFF",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC2_P_RX_Q_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC2_P_RX_Q_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC2_P_RX_Q_CTRL_OFF_WRITE_MASK,"VC2_P_RX_Q_CTRL_OFF",             },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC2_NP_RX_Q_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC2_NP_RX_Q_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC2_NP_RX_Q_CTRL_OFF_WRITE_MASK,"VC2_NP_RX_Q_CTRL_OFF",            },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC2_CPL_RX_Q_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC2_CPL_RX_Q_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC2_CPL_RX_Q_CTRL_OFF_WRITE_MASK,"VC2_CPL_RX_Q_CTRL_OFF",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC3_P_RX_Q_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC3_P_RX_Q_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC3_P_RX_Q_CTRL_OFF_WRITE_MASK,"VC3_P_RX_Q_CTRL_OFF",             },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC3_NP_RX_Q_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC3_NP_RX_Q_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC3_NP_RX_Q_CTRL_OFF_WRITE_MASK,"VC3_NP_RX_Q_CTRL_OFF",            },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC3_CPL_RX_Q_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC3_CPL_RX_Q_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_VC3_CPL_RX_Q_CTRL_OFF_WRITE_MASK,"VC3_CPL_RX_Q_CTRL_OFF",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_GEN2_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_GEN2_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_GEN2_CTRL_OFF_WRITE_MASK,"GEN2_CTRL_OFF",                   },   

//{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PHY_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PHY_STATUS_OFF_READ_MASK,Register,                                         "PHY_STATUS_OFF",                  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PHY_CONTROL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PHY_CONTROL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PHY_CONTROL_OFF_WRITE_MASK,"PHY_CONTROL_OFF",                 },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_TRGT_MAP_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_TRGT_MAP_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_TRGT_MAP_CTRL_OFF_WRITE_MASK,"TRGT_MAP_CTRL_OFF",               },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_ADDR_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_ADDR_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_ADDR_OFF_WRITE_MASK,"MSI_CTRL_ADDR_OFF",               },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_UPPER_ADDR_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_UPPER_ADDR_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_UPPER_ADDR_OFF_WRITE_MASK,"MSI_CTRL_UPPER_ADDR_OFF",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_0_EN_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_0_EN_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_0_EN_OFF_WRITE_MASK,"MSI_CTRL_INT_0_EN_OFF",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_0_MASK_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_0_MASK_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_0_MASK_OFF_WRITE_MASK,"MSI_CTRL_INT_0_MASK_OFF",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_0_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_0_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_0_STATUS_OFF_WRITE_MASK,"MSI_CTRL_INT_0_STATUS_OFF",       },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_1_EN_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_1_EN_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_1_EN_OFF_WRITE_MASK,"MSI_CTRL_INT_1_EN_OFF",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_1_MASK_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_1_MASK_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_1_MASK_OFF_WRITE_MASK,"MSI_CTRL_INT_1_MASK_OFF",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_1_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_1_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_1_STATUS_OFF_WRITE_MASK,"MSI_CTRL_INT_1_STATUS_OFF",       },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_2_EN_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_2_EN_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_2_EN_OFF_WRITE_MASK,"MSI_CTRL_INT_2_EN_OFF",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_2_MASK_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_2_MASK_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_2_MASK_OFF_WRITE_MASK,"MSI_CTRL_INT_2_MASK_OFF",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_2_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_2_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_2_STATUS_OFF_WRITE_MASK,"MSI_CTRL_INT_2_STATUS_OFF",       },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_3_EN_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_3_EN_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_3_EN_OFF_WRITE_MASK,"MSI_CTRL_INT_3_EN_OFF",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_3_MASK_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_3_MASK_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_3_MASK_OFF_WRITE_MASK,"MSI_CTRL_INT_3_MASK_OFF",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_3_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_3_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_3_STATUS_OFF_WRITE_MASK,"MSI_CTRL_INT_3_STATUS_OFF",       },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_4_EN_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_4_EN_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_4_EN_OFF_WRITE_MASK,"MSI_CTRL_INT_4_EN_OFF",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_4_MASK_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_4_MASK_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_4_MASK_OFF_WRITE_MASK,"MSI_CTRL_INT_4_MASK_OFF",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_4_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_4_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_4_STATUS_OFF_WRITE_MASK,"MSI_CTRL_INT_4_STATUS_OFF",       },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_5_EN_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_5_EN_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_5_EN_OFF_WRITE_MASK,"MSI_CTRL_INT_5_EN_OFF",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_5_MASK_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_5_MASK_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_5_MASK_OFF_WRITE_MASK,"MSI_CTRL_INT_5_MASK_OFF",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_5_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_5_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_5_STATUS_OFF_WRITE_MASK,"MSI_CTRL_INT_5_STATUS_OFF",       },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_6_EN_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_6_EN_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_6_EN_OFF_WRITE_MASK,"MSI_CTRL_INT_6_EN_OFF",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_6_MASK_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_6_MASK_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_6_MASK_OFF_WRITE_MASK,"MSI_CTRL_INT_6_MASK_OFF",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_6_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_6_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_6_STATUS_OFF_WRITE_MASK,"MSI_CTRL_INT_6_STATUS_OFF",       },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_7_EN_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_7_EN_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_7_EN_OFF_WRITE_MASK,"MSI_CTRL_INT_7_EN_OFF",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_7_MASK_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_7_MASK_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_7_MASK_OFF_WRITE_MASK,"MSI_CTRL_INT_7_MASK_OFF",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_7_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_7_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_CTRL_INT_7_STATUS_OFF_WRITE_MASK,"MSI_CTRL_INT_7_STATUS_OFF",       },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_GPIO_IO_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_GPIO_IO_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSI_GPIO_IO_OFF_WRITE_MASK,"MSI_GPIO_IO_OFF",                 },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_CLOCK_GATING_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_CLOCK_GATING_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_CLOCK_GATING_CTRL_OFF_WRITE_MASK,"CLOCK_GATING_CTRL_OFF",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_GEN3_RELATED_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_GEN3_RELATED_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_GEN3_RELATED_OFF_WRITE_MASK,"GEN3_RELATED_OFF",                },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_GEN3_EQ_CONTROL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_GEN3_EQ_CONTROL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_GEN3_EQ_CONTROL_OFF_WRITE_MASK,"GEN3_EQ_CONTROL_OFF",             },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_WRITE_MASK,"GEN3_EQ_FB_MODE_DIR_CHANGE_OFF",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_ORDER_RULE_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_ORDER_RULE_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_ORDER_RULE_CTRL_OFF_WRITE_MASK,"ORDER_RULE_CTRL_OFF",             },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PIPE_LOOPBACK_CONTROL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PIPE_LOOPBACK_CONTROL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PIPE_LOOPBACK_CONTROL_OFF_WRITE_MASK,"PIPE_LOOPBACK_CONTROL_OFF",       },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MISC_CONTROL_1_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MISC_CONTROL_1_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MISC_CONTROL_1_OFF_WRITE_MASK,"MISC_CONTROL_1_OFF",              },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MULTI_LANE_CONTROL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MULTI_LANE_CONTROL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MULTI_LANE_CONTROL_OFF_WRITE_MASK,"MULTI_LANE_CONTROL_OFF",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PHY_INTEROP_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PHY_INTEROP_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PHY_INTEROP_CTRL_OFF_WRITE_MASK,"PHY_INTEROP_CTRL_OFF",            },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_TRGT_CPL_LUT_DELETE_ENTRY_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_TRGT_CPL_LUT_DELETE_ENTRY_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_TRGT_CPL_LUT_DELETE_ENTRY_OFF_WRITE_MASK,"TRGT_CPL_LUT_DELETE_ENTRY_OFF",   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_LINK_FLUSH_CONTROL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_LINK_FLUSH_CONTROL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_LINK_FLUSH_CONTROL_OFF_WRITE_MASK,"LINK_FLUSH_CONTROL_OFF",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_WRITE_MASK,"AMBA_ERROR_RESPONSE_DEFAULT_OFF", },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_AMBA_LINK_TIMEOUT_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_AMBA_LINK_TIMEOUT_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_AMBA_LINK_TIMEOUT_OFF_WRITE_MASK,"AMBA_LINK_TIMEOUT_OFF",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_AMBA_ORDERING_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_AMBA_ORDERING_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_AMBA_ORDERING_CTRL_OFF_WRITE_MASK,"AMBA_ORDERING_CTRL_OFF",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_COHERENCY_CONTROL_1_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_COHERENCY_CONTROL_1_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_COHERENCY_CONTROL_1_OFF_WRITE_MASK,"COHERENCY_CONTROL_1_OFF",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_COHERENCY_CONTROL_2_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_COHERENCY_CONTROL_2_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_COHERENCY_CONTROL_2_OFF_WRITE_MASK,"COHERENCY_CONTROL_2_OFF",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_COHERENCY_CONTROL_3_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_COHERENCY_CONTROL_3_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_COHERENCY_CONTROL_3_OFF_WRITE_MASK,"COHERENCY_CONTROL_3_OFF",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_AXI_MSTR_MSG_ADDR_LOW_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_AXI_MSTR_MSG_ADDR_LOW_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_AXI_MSTR_MSG_ADDR_LOW_OFF_WRITE_MASK,"AXI_MSTR_MSG_ADDR_LOW_OFF",       },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_AXI_MSTR_MSG_ADDR_HIGH_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_AXI_MSTR_MSG_ADDR_HIGH_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_AXI_MSTR_MSG_ADDR_HIGH_OFF_WRITE_MASK,"AXI_MSTR_MSG_ADDR_HIGH_OFF",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PCIE_VERSION_NUMBER_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PCIE_VERSION_NUMBER_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PCIE_VERSION_NUMBER_OFF_WRITE_MASK,"PCIE_VERSION_NUMBER_OFF",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PCIE_VERSION_TYPE_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PCIE_VERSION_TYPE_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PCIE_VERSION_TYPE_OFF_WRITE_MASK,"PCIE_VERSION_TYPE_OFF",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSIX_ADDRESS_MATCH_LOW_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSIX_ADDRESS_MATCH_LOW_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSIX_ADDRESS_MATCH_LOW_OFF_WRITE_MASK,"MSIX_ADDRESS_MATCH_LOW_OFF",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSIX_ADDRESS_MATCH_HIGH_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSIX_ADDRESS_MATCH_HIGH_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSIX_ADDRESS_MATCH_HIGH_OFF_WRITE_MASK,"MSIX_ADDRESS_MATCH_HIGH_OFF",     },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSIX_DOORBELL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSIX_DOORBELL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSIX_DOORBELL_OFF_WRITE_MASK,"MSIX_DOORBELL_OFF",               },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSIX_RAM_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSIX_RAM_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_MSIX_RAM_CTRL_OFF_WRITE_MASK,"MSIX_RAM_CTRL_OFF",               },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PL_LTR_LATENCY_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PL_LTR_LATENCY_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PL_LTR_LATENCY_OFF_WRITE_MASK,"PL_LTR_LATENCY_OFF",              },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_AUX_CLK_FREQ_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_AUX_CLK_FREQ_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_AUX_CLK_FREQ_OFF_WRITE_MASK,"AUX_CLK_FREQ_OFF",                },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_L1_SUBSTATES_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_L1_SUBSTATES_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_L1_SUBSTATES_OFF_WRITE_MASK,"L1_SUBSTATES_OFF",                },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_POWERDOWN_CTRL_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_POWERDOWN_CTRL_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_POWERDOWN_CTRL_STATUS_OFF_WRITE_MASK,"POWERDOWN_CTRL_STATUS_OFF",       },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_GEN4_LANE_MARGINING_1_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_GEN4_LANE_MARGINING_1_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_GEN4_LANE_MARGINING_1_OFF_WRITE_MASK,"GEN4_LANE_MARGINING_1_OFF",       },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_GEN4_LANE_MARGINING_2_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_GEN4_LANE_MARGINING_2_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_GEN4_LANE_MARGINING_2_OFF_WRITE_MASK,"GEN4_LANE_MARGINING_2_OFF",       },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PIPE_RELATED_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PIPE_RELATED_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_PORT_LOGIC_PIPE_RELATED_OFF_WRITE_MASK,"PIPE_RELATED_OFF",                },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSIX_CAP_DBI2_SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSIX_CAP_DBI2_SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSIX_CAP_DBI2_SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_WRITE_MASK,"SHADOW_PCI_MSIX_CAP_ID_NEXT_CTRL_REG",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSIX_CAP_DBI2_SHADOW_MSIX_TABLE_OFFSET_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSIX_CAP_DBI2_SHADOW_MSIX_TABLE_OFFSET_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSIX_CAP_DBI2_SHADOW_MSIX_TABLE_OFFSET_REG_WRITE_MASK,"SHADOW_MSIX_TABLE_OFFSET_REG",    },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSIX_CAP_DBI2_SHADOW_MSIX_PBA_OFFSET_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSIX_CAP_DBI2_SHADOW_MSIX_PBA_OFFSET_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_MSIX_CAP_DBI2_SHADOW_MSIX_PBA_OFFSET_REG_WRITE_MASK,"SHADOW_MSIX_PBA_OFFSET_REG",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TPH_CAP_DBI2_SHADOW_TPH_REQ_CAP_REG_REG_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TPH_CAP_DBI2_SHADOW_TPH_REQ_CAP_REG_REG_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_TPH_CAP_DBI2_SHADOW_TPH_REQ_CAP_REG_REG_WRITE_MASK,"SHADOW_TPH_REQ_CAP_REG_REG",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_0",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_0",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_0",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_0_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_0",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_0_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_0",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_0",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_0",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_0_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_0",   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_0",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_1",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_1",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_1",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_1_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_1",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_1_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_1",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_1",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_1",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_1_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_1",   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_1",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_2",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_2",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_2",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_2_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_2",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_2_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_2",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_2",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_2",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_2_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_2",   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_2",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_3",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_3",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_3",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_3_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_3",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_3_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_3",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_3",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_3",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_3_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_3",   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_3",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_4",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_4",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_4",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_4_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_4",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_4_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_4",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_4",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_4",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_4_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_4",   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_4",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_5",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_5",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_5",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_5_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_5",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_5_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_5",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_5",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_5",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_5_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_5",   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_5",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_6",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_6",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_6",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_6_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_6",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_6_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_6",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_6",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_6",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_6_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_6",   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_6",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_7",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_7",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_7",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_7_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_7",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_7_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_7",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_7",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_7",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_7_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_7",   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_7",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_8",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_8",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_8_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_8",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_8",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_8_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_8",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_8_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_8",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_8_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_8",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_8_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_8",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_8",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_8_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_8",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_8_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_8",   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_8",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_8_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_8",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_9",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_9",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_9_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_9",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_9",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_9_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_9",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_9_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_9",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_9_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_9",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_9_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_9",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_9",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_9_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_9",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_9_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_9",   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_9",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_9_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_9",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_10",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_10",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_10_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_10",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_10", },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_10_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_10",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_10_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_10",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_10_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_10",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_10_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_10",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_10",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_10_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_10",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_10_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_10",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_10",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_10_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_10",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_11",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_11",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_11_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_11",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_11", },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_11_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_11",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_11_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_11",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_11_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_11",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_11_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_11",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_11",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_11_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_11",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_11_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_11",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_11",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_11_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_11",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_12",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_12",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_12_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_12",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_12", },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_12_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_12",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_12_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_12",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_12_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_12",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_12_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_12",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_12",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_12_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_12",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_12_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_12",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_12",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_12_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_12",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_13",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_13",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_13_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_13",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_13", },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_13_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_13",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_13_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_13",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_13_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_13",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_13_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_13",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_13",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_13_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_13",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_13_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_13",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_13",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_13_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_13",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_14",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_14",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_14_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_14",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_14", },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_14_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_14",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_14_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_14",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_14_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_14",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_14_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_14",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_14",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_14_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_14",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_14_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_14",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_14",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_14_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_14",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_OUTBOUND_15",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_OUTBOUND_15",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_15_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_15",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_OUTBOUND_15", },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_15_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_15",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_15_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_15",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_15_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_15",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_15_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_15",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_15",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_15_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_15",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_15_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_15",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_15",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_15_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_15",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_16_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_16_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_16_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_16",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_16_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_16_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_16_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_16",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_16_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_16_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_16_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_16",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_16_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_16_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_16_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_16",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_16_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_16_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_16_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_16",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_16_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_16_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_16_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_16",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_16_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_16_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_16_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_16",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_16_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_16_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_16_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_16",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_17_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_17_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_17_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_17",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_17_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_17_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_17_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_17",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_17_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_17_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_17_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_17",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_17_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_17_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_17_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_17",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_17_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_17_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_17_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_17",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_17_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_17_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_17_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_17",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_17_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_17_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_17_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_17",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_17_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_17_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_17_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_17",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_18_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_18_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_18_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_18",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_18_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_18_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_18_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_18",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_18_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_18_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_18_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_18",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_18_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_18_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_18_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_18",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_18_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_18_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_18_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_18",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_18_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_18_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_18_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_18",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_18_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_18_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_18_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_18",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_18_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_18_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_18_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_18",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_19_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_19_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_19_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_19",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_19_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_19_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_19_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_19",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_19_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_19_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_19_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_19",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_19_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_19_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_19_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_19",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_19_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_19_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_19_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_19",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_19_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_19_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_19_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_19",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_19_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_19_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_19_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_19",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_19_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_19_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_19_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_19",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_20_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_20_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_20_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_20",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_20_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_20_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_20_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_20",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_20_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_20_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_20_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_20",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_20_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_20_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_20_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_20",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_20_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_20_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_20_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_20",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_20_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_20_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_20_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_20",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_20_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_20_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_20_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_20",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_20_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_20_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_20_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_20",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_21_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_21_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_21_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_21",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_21_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_21_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_21_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_21",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_21_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_21_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_21_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_21",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_21_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_21_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_21_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_21",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_21_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_21_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_21_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_21",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_21_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_21_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_21_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_21",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_21_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_21_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_21_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_21",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_21_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_21_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_21_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_21",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_22_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_22_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_22_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_22",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_22_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_22_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_22_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_22",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_22_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_22_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_22_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_22",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_22_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_22_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_22_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_22",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_22_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_22_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_22_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_22",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_22_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_22_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_22_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_22",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_22_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_22_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_22_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_22",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_22_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_22_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_22_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_22",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_23_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_23_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_23_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_23",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_23_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_23_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_23_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_23",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_23_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_23_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_23_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_23",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_23_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_23_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_23_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_23",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_23_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_23_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_23_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_23",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_23_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_23_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_23_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_23",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_23_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_23_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_23_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_23",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_23_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_23_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_23_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_23",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_24_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_24_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_24_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_24",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_24_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_24_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_24_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_24",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_24_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_24_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_24_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_24",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_24_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_24_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_24_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_24",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_24_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_24_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_24_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_24",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_24_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_24_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_24_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_24",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_24_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_24_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_24_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_24",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_24_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_24_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_24_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_24",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_25_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_25_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_25_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_25",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_25_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_25_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_25_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_25",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_25_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_25_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_25_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_25",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_25_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_25_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_25_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_25",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_25_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_25_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_25_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_25",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_25_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_25_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_25_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_25",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_25_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_25_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_25_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_25",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_25_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_25_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_25_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_25",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_26_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_26_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_26_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_26",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_26_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_26_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_26_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_26",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_26_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_26_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_26_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_26",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_26_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_26_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_26_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_26",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_26_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_26_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_26_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_26",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_26_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_26_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_26_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_26",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_26_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_26_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_26_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_26",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_26_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_26_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_26_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_26",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_27_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_27_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_27_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_27",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_27_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_27_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_27_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_27",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_27_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_27_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_27_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_27",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_27_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_27_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_27_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_27",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_27_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_27_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_27_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_27",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_27_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_27_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_27_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_27",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_27_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_27_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_27_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_27",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_27_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_27_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_27_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_27",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_28_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_28_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_28_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_28",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_28_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_28_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_28_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_28",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_28_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_28_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_28_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_28",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_28_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_28_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_28_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_28",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_28_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_28_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_28_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_28",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_28_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_28_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_28_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_28",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_28_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_28_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_28_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_28",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_28_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_28_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_28_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_28",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_29_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_29_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_29_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_29",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_29_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_29_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_29_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_29",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_29_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_29_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_29_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_29",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_29_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_29_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_29_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_29",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_29_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_29_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_29_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_29",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_29_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_29_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_29_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_29",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_29_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_29_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_29_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_29",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_29_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_29_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_29_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_29",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_30_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_30_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_30_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_30",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_30_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_30_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_30_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_30",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_30_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_30_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_30_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_30",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_30_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_30_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_30_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_30",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_30_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_30_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_30_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_30",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_30_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_30_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_30_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_30",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_30_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_30_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_30_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_30",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_30_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_30_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_30_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_30",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_31_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_31_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_1_OFF_INBOUND_31_WRITE_MASK,"IATU_REGION_CTRL_1_OFF_INBOUND_31",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_31_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_31_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_REGION_CTRL_2_OFF_INBOUND_31_WRITE_MASK,"IATU_REGION_CTRL_2_OFF_INBOUND_31",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_31_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_31_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_BASE_ADDR_OFF_INBOUND_31_WRITE_MASK,"IATU_LWR_BASE_ADDR_OFF_INBOUND_31",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_31_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_31_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_31_WRITE_MASK,"IATU_UPPER_BASE_ADDR_OFF_INBOUND_31",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_31_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_31_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LIMIT_ADDR_OFF_INBOUND_31_WRITE_MASK,"IATU_LIMIT_ADDR_OFF_INBOUND_31",  },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_31_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_31_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_31_WRITE_MASK,"IATU_LWR_TARGET_ADDR_OFF_INBOUND_31",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_31_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_31_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_31_WRITE_MASK,"IATU_UPPER_TARGET_ADDR_OFF_INBOUND_31",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_31_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_31_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_ATU_CAP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_31_WRITE_MASK,"IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_31",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CTRL_DATA_ARB_PRIOR_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CTRL_DATA_ARB_PRIOR_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CTRL_DATA_ARB_PRIOR_OFF_WRITE_MASK,"DMA_CTRL_DATA_ARB_PRIOR_OFF",     },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CTRL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CTRL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CTRL_OFF_WRITE_MASK,"DMA_CTRL_OFF",                    },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ENGINE_EN_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ENGINE_EN_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ENGINE_EN_OFF_WRITE_MASK,"DMA_WRITE_ENGINE_EN_OFF",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_DOORBELL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_DOORBELL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_DOORBELL_OFF_WRITE_MASK,"DMA_WRITE_DOORBELL_OFF",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF_WRITE_MASK,"DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CHANNEL_ARB_WEIGHT_HIGH_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CHANNEL_ARB_WEIGHT_HIGH_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CHANNEL_ARB_WEIGHT_HIGH_OFF_WRITE_MASK,"DMA_WRITE_CHANNEL_ARB_WEIGHT_HIGH_OFF",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_ENGINE_EN_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_ENGINE_EN_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_ENGINE_EN_OFF_WRITE_MASK,"DMA_READ_ENGINE_EN_OFF",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_DOORBELL_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_DOORBELL_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_DOORBELL_OFF_WRITE_MASK,"DMA_READ_DOORBELL_OFF",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_WRITE_MASK,"DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_CHANNEL_ARB_WEIGHT_HIGH_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_CHANNEL_ARB_WEIGHT_HIGH_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_CHANNEL_ARB_WEIGHT_HIGH_OFF_WRITE_MASK,"DMA_READ_CHANNEL_ARB_WEIGHT_HIGH_OFF",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_INT_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_INT_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_INT_STATUS_OFF_WRITE_MASK,"DMA_WRITE_INT_STATUS_OFF",        },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_INT_MASK_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_INT_MASK_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_INT_MASK_OFF_WRITE_MASK,"DMA_WRITE_INT_MASK_OFF",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_INT_CLEAR_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_INT_CLEAR_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_INT_CLEAR_OFF_WRITE_MASK,"DMA_WRITE_INT_CLEAR_OFF",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ERR_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ERR_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ERR_STATUS_OFF_WRITE_MASK,"DMA_WRITE_ERR_STATUS_OFF",        },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_DONE_IMWR_LOW_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_DONE_IMWR_LOW_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_DONE_IMWR_LOW_OFF_WRITE_MASK,"DMA_WRITE_DONE_IMWR_LOW_OFF",     },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_DONE_IMWR_HIGH_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_DONE_IMWR_HIGH_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_DONE_IMWR_HIGH_OFF_WRITE_MASK,"DMA_WRITE_DONE_IMWR_HIGH_OFF",    },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ABORT_IMWR_LOW_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ABORT_IMWR_LOW_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ABORT_IMWR_LOW_OFF_WRITE_MASK,"DMA_WRITE_ABORT_IMWR_LOW_OFF",    },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ABORT_IMWR_HIGH_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ABORT_IMWR_HIGH_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ABORT_IMWR_HIGH_OFF_WRITE_MASK,"DMA_WRITE_ABORT_IMWR_HIGH_OFF",   },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CH01_IMWR_DATA_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CH01_IMWR_DATA_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CH01_IMWR_DATA_OFF_WRITE_MASK,"DMA_WRITE_CH01_IMWR_DATA_OFF",    },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CH23_IMWR_DATA_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CH23_IMWR_DATA_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CH23_IMWR_DATA_OFF_WRITE_MASK,"DMA_WRITE_CH23_IMWR_DATA_OFF",    },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CH45_IMWR_DATA_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CH45_IMWR_DATA_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CH45_IMWR_DATA_OFF_WRITE_MASK,"DMA_WRITE_CH45_IMWR_DATA_OFF",    },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CH67_IMWR_DATA_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CH67_IMWR_DATA_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_CH67_IMWR_DATA_OFF_WRITE_MASK,"DMA_WRITE_CH67_IMWR_DATA_OFF",    },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_LINKED_LIST_ERR_EN_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_LINKED_LIST_ERR_EN_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_LINKED_LIST_ERR_EN_OFF_WRITE_MASK,"DMA_WRITE_LINKED_LIST_ERR_EN_OFF",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_INT_STATUS_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_INT_STATUS_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_INT_STATUS_OFF_WRITE_MASK,"DMA_READ_INT_STATUS_OFF",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_INT_MASK_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_INT_MASK_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_INT_MASK_OFF_WRITE_MASK,"DMA_READ_INT_MASK_OFF",           },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_INT_CLEAR_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_INT_CLEAR_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_INT_CLEAR_OFF_WRITE_MASK,"DMA_READ_INT_CLEAR_OFF",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_ERR_STATUS_LOW_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_ERR_STATUS_LOW_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_ERR_STATUS_LOW_OFF_WRITE_MASK,"DMA_READ_ERR_STATUS_LOW_OFF",     },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_ERR_STATUS_HIGH_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_ERR_STATUS_HIGH_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_ERR_STATUS_HIGH_OFF_WRITE_MASK,"DMA_READ_ERR_STATUS_HIGH_OFF",    },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_LINKED_LIST_ERR_EN_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_LINKED_LIST_ERR_EN_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_LINKED_LIST_ERR_EN_OFF_WRITE_MASK,"DMA_READ_LINKED_LIST_ERR_EN_OFF", },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_DONE_IMWR_LOW_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_DONE_IMWR_LOW_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_DONE_IMWR_LOW_OFF_WRITE_MASK,"DMA_READ_DONE_IMWR_LOW_OFF",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_DONE_IMWR_HIGH_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_DONE_IMWR_HIGH_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_DONE_IMWR_HIGH_OFF_WRITE_MASK,"DMA_READ_DONE_IMWR_HIGH_OFF",     },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_ABORT_IMWR_LOW_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_ABORT_IMWR_LOW_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_ABORT_IMWR_LOW_OFF_WRITE_MASK,"DMA_READ_ABORT_IMWR_LOW_OFF",     },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_ABORT_IMWR_HIGH_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_ABORT_IMWR_HIGH_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_ABORT_IMWR_HIGH_OFF_WRITE_MASK,"DMA_READ_ABORT_IMWR_HIGH_OFF",    },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_CH01_IMWR_DATA_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_CH01_IMWR_DATA_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_CH01_IMWR_DATA_OFF_WRITE_MASK,"DMA_READ_CH01_IMWR_DATA_OFF",     },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_CH23_IMWR_DATA_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_CH23_IMWR_DATA_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_CH23_IMWR_DATA_OFF_WRITE_MASK,"DMA_READ_CH23_IMWR_DATA_OFF",     },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_CH45_IMWR_DATA_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_CH45_IMWR_DATA_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_CH45_IMWR_DATA_OFF_WRITE_MASK,"DMA_READ_CH45_IMWR_DATA_OFF",     },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_CH67_IMWR_DATA_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_CH67_IMWR_DATA_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_CH67_IMWR_DATA_OFF_WRITE_MASK,"DMA_READ_CH67_IMWR_DATA_OFF",     },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF_WRITE_MASK,"DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ENGINE_HSHAKE_CNT_HIGH_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ENGINE_HSHAKE_CNT_HIGH_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_WRITE_ENGINE_HSHAKE_CNT_HIGH_OFF_WRITE_MASK,"DMA_WRITE_ENGINE_HSHAKE_CNT_HIGH_OFF",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF_WRITE_MASK,"DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_ENGINE_HSHAKE_CNT_HIGH_OFF_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_ENGINE_HSHAKE_CNT_HIGH_OFF_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_READ_ENGINE_HSHAKE_CNT_HIGH_OFF_WRITE_MASK,"DMA_READ_ENGINE_HSHAKE_CNT_HIGH_OFF",},   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_WRCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_WRCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_WRCH_0_WRITE_MASK,"DMA_CH_CONTROL1_OFF_WRCH_0",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_WRCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_WRCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_WRCH_0_WRITE_MASK,"DMA_CH_CONTROL2_OFF_WRCH_0",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_WRCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_WRCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_WRCH_0_WRITE_MASK,"DMA_TRANSFER_SIZE_OFF_WRCH_0",    },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_WRCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_WRCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_WRCH_0_WRITE_MASK,"DMA_SAR_LOW_OFF_WRCH_0",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_WRCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_WRCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_WRCH_0_WRITE_MASK,"DMA_SAR_HIGH_OFF_WRCH_0",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_WRCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_WRCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_WRCH_0_WRITE_MASK,"DMA_DAR_LOW_OFF_WRCH_0",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_WRCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_WRCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_WRCH_0_WRITE_MASK,"DMA_DAR_HIGH_OFF_WRCH_0",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_WRCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_WRCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_WRCH_0_WRITE_MASK,"DMA_LLP_LOW_OFF_WRCH_0",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_WRCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_WRCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_WRCH_0_WRITE_MASK,"DMA_LLP_HIGH_OFF_WRCH_0",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_RDCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_RDCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_RDCH_0_WRITE_MASK,"DMA_CH_CONTROL1_OFF_RDCH_0",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_RDCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_RDCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_RDCH_0_WRITE_MASK,"DMA_CH_CONTROL2_OFF_RDCH_0",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_RDCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_RDCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_RDCH_0_WRITE_MASK,"DMA_TRANSFER_SIZE_OFF_RDCH_0",    },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_RDCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_RDCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_RDCH_0_WRITE_MASK,"DMA_SAR_LOW_OFF_RDCH_0",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_RDCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_RDCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_RDCH_0_WRITE_MASK,"DMA_SAR_HIGH_OFF_RDCH_0",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_RDCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_RDCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_RDCH_0_WRITE_MASK,"DMA_DAR_LOW_OFF_RDCH_0",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_RDCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_RDCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_RDCH_0_WRITE_MASK,"DMA_DAR_HIGH_OFF_RDCH_0",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_RDCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_RDCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_RDCH_0_WRITE_MASK,"DMA_LLP_LOW_OFF_RDCH_0",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_RDCH_0_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_RDCH_0_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_RDCH_0_WRITE_MASK,"DMA_LLP_HIGH_OFF_RDCH_0",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_WRCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_WRCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_WRCH_1_WRITE_MASK,"DMA_CH_CONTROL1_OFF_WRCH_1",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_WRCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_WRCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_WRCH_1_WRITE_MASK,"DMA_CH_CONTROL2_OFF_WRCH_1",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_WRCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_WRCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_WRCH_1_WRITE_MASK,"DMA_TRANSFER_SIZE_OFF_WRCH_1",    },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_WRCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_WRCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_WRCH_1_WRITE_MASK,"DMA_SAR_LOW_OFF_WRCH_1",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_WRCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_WRCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_WRCH_1_WRITE_MASK,"DMA_SAR_HIGH_OFF_WRCH_1",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_WRCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_WRCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_WRCH_1_WRITE_MASK,"DMA_DAR_LOW_OFF_WRCH_1",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_WRCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_WRCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_WRCH_1_WRITE_MASK,"DMA_DAR_HIGH_OFF_WRCH_1",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_WRCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_WRCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_WRCH_1_WRITE_MASK,"DMA_LLP_LOW_OFF_WRCH_1",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_WRCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_WRCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_WRCH_1_WRITE_MASK,"DMA_LLP_HIGH_OFF_WRCH_1",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_RDCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_RDCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_RDCH_1_WRITE_MASK,"DMA_CH_CONTROL1_OFF_RDCH_1",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_RDCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_RDCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_RDCH_1_WRITE_MASK,"DMA_CH_CONTROL2_OFF_RDCH_1",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_RDCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_RDCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_RDCH_1_WRITE_MASK,"DMA_TRANSFER_SIZE_OFF_RDCH_1",    },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_RDCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_RDCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_RDCH_1_WRITE_MASK,"DMA_SAR_LOW_OFF_RDCH_1",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_RDCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_RDCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_RDCH_1_WRITE_MASK,"DMA_SAR_HIGH_OFF_RDCH_1",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_RDCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_RDCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_RDCH_1_WRITE_MASK,"DMA_DAR_LOW_OFF_RDCH_1",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_RDCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_RDCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_RDCH_1_WRITE_MASK,"DMA_DAR_HIGH_OFF_RDCH_1",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_RDCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_RDCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_RDCH_1_WRITE_MASK,"DMA_LLP_LOW_OFF_RDCH_1",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_RDCH_1_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_RDCH_1_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_RDCH_1_WRITE_MASK,"DMA_LLP_HIGH_OFF_RDCH_1",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_WRCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_WRCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_WRCH_2_WRITE_MASK,"DMA_CH_CONTROL1_OFF_WRCH_2",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_WRCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_WRCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_WRCH_2_WRITE_MASK,"DMA_CH_CONTROL2_OFF_WRCH_2",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_WRCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_WRCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_WRCH_2_WRITE_MASK,"DMA_TRANSFER_SIZE_OFF_WRCH_2",    },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_WRCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_WRCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_WRCH_2_WRITE_MASK,"DMA_SAR_LOW_OFF_WRCH_2",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_WRCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_WRCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_WRCH_2_WRITE_MASK,"DMA_SAR_HIGH_OFF_WRCH_2",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_WRCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_WRCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_WRCH_2_WRITE_MASK,"DMA_DAR_LOW_OFF_WRCH_2",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_WRCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_WRCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_WRCH_2_WRITE_MASK,"DMA_DAR_HIGH_OFF_WRCH_2",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_WRCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_WRCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_WRCH_2_WRITE_MASK,"DMA_LLP_LOW_OFF_WRCH_2",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_WRCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_WRCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_WRCH_2_WRITE_MASK,"DMA_LLP_HIGH_OFF_WRCH_2",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_RDCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_RDCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_RDCH_2_WRITE_MASK,"DMA_CH_CONTROL1_OFF_RDCH_2",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_RDCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_RDCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_RDCH_2_WRITE_MASK,"DMA_CH_CONTROL2_OFF_RDCH_2",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_RDCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_RDCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_RDCH_2_WRITE_MASK,"DMA_TRANSFER_SIZE_OFF_RDCH_2",    },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_RDCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_RDCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_RDCH_2_WRITE_MASK,"DMA_SAR_LOW_OFF_RDCH_2",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_RDCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_RDCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_RDCH_2_WRITE_MASK,"DMA_SAR_HIGH_OFF_RDCH_2",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_RDCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_RDCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_RDCH_2_WRITE_MASK,"DMA_DAR_LOW_OFF_RDCH_2",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_RDCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_RDCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_RDCH_2_WRITE_MASK,"DMA_DAR_HIGH_OFF_RDCH_2",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_RDCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_RDCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_RDCH_2_WRITE_MASK,"DMA_LLP_LOW_OFF_RDCH_2",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_RDCH_2_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_RDCH_2_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_RDCH_2_WRITE_MASK,"DMA_LLP_HIGH_OFF_RDCH_2",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_WRCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_WRCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_WRCH_3_WRITE_MASK,"DMA_CH_CONTROL1_OFF_WRCH_3",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_WRCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_WRCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_WRCH_3_WRITE_MASK,"DMA_CH_CONTROL2_OFF_WRCH_3",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_WRCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_WRCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_WRCH_3_WRITE_MASK,"DMA_TRANSFER_SIZE_OFF_WRCH_3",    },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_WRCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_WRCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_WRCH_3_WRITE_MASK,"DMA_SAR_LOW_OFF_WRCH_3",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_WRCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_WRCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_WRCH_3_WRITE_MASK,"DMA_SAR_HIGH_OFF_WRCH_3",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_WRCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_WRCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_WRCH_3_WRITE_MASK,"DMA_DAR_LOW_OFF_WRCH_3",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_WRCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_WRCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_WRCH_3_WRITE_MASK,"DMA_DAR_HIGH_OFF_WRCH_3",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_WRCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_WRCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_WRCH_3_WRITE_MASK,"DMA_LLP_LOW_OFF_WRCH_3",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_WRCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_WRCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_WRCH_3_WRITE_MASK,"DMA_LLP_HIGH_OFF_WRCH_3",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_RDCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_RDCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL1_OFF_RDCH_3_WRITE_MASK,"DMA_CH_CONTROL1_OFF_RDCH_3",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_RDCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_RDCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_CH_CONTROL2_OFF_RDCH_3_WRITE_MASK,"DMA_CH_CONTROL2_OFF_RDCH_3",      },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_RDCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_RDCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_TRANSFER_SIZE_OFF_RDCH_3_WRITE_MASK,"DMA_TRANSFER_SIZE_OFF_RDCH_3",    },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_RDCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_RDCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_LOW_OFF_RDCH_3_WRITE_MASK,"DMA_SAR_LOW_OFF_RDCH_3",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_RDCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_RDCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_SAR_HIGH_OFF_RDCH_3_WRITE_MASK,"DMA_SAR_HIGH_OFF_RDCH_3",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_RDCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_RDCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_LOW_OFF_RDCH_3_WRITE_MASK,"DMA_DAR_LOW_OFF_RDCH_3",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_RDCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_RDCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_DAR_HIGH_OFF_RDCH_3_WRITE_MASK,"DMA_DAR_HIGH_OFF_RDCH_3",         },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_RDCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_RDCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_LOW_OFF_RDCH_3_WRITE_MASK,"DMA_LLP_LOW_OFF_RDCH_3",          },   

{  PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_RDCH_3_OFFSET,REGTEST_SIZE_32_BIT,          PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_RDCH_3_RESET_VALUE,PE0_DWC_PCIE_CTL_DBI_SLAVE_PF0_DMA_CAP_DMA_LLP_HIGH_OFF_RDCH_3_WRITE_MASK,"DMA_LLP_HIGH_OFF_RDCH_3",         },   

   /* End List Delimiter */

{  REGTEST_END_OF_LIST,                              0,                            0,                                                0,                                                0,                                 }    

};  

