5 10 101 5 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd task3.vcd -o task3.cdd -v task3.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" task3.v 1 33 1
2 1 3 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 2 8 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
4 1 1 0 0
4 2 1 0 0
3 1 main.$u0 "main.$u0" task3.v 0 6 1
2 3 4 20002 1 0 1008 0 0 32 48 5 0
2 4 4 10002 2 2c 900a 3 0 32 18 0 ffffffff 0 0 0 0
2 5 5 c000f 1 0 21004 0 0 1 16 0 0
2 6 5 c000f 1 47 4 5 0 call_task.a
2 7 5 10012 1 3b 5002 0 6 1 18 0 1 0 0 0 0 call_task
4 7 0 0 0
4 4 11 7 0
3 1 main.$u1 "main.$u1" task3.v 0 11 1
2 8 9 20003 1 0 1008 0 0 32 48 a 0
2 9 9 10003 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 10 c000f 1 0 21008 0 0 1 16 1 0
2 11 10 c000f 1 47 8 10 0 call_task.a
2 12 10 10012 1 3b 5002 0 11 1 18 0 1 0 0 0 0 call_task
4 12 0 0 0
4 9 11 12 0
3 1 main.$u2 "main.$u2" task3.v 0 20 1
3 3 main.call_task "main.call_task" task3.v 22 31 1
2 13 26 4 2 3d 5002 0 0 1 18 0 1 0 0 0 0 $u3
1 a 24 800006 1 0 0 0 1 17 1 1 1 0 0
4 13 11 0 0
3 1 main.call_task.$u3 "main.call_task.$u3" task3.v 0 29 1
2 14 27 20004 1 0 1008 0 0 32 48 64 0
2 15 27 10004 4 2c 900a 14 0 32 18 0 ffffffff 0 0 0 0
2 16 0 0 2 4e 1002 0 0 1 18 0 1 0 0 0 0
4 16 0 0 0
4 15 11 16 0
