
bluetoothSlave.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000032b0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08003370  08003370  00013370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080033fc  080033fc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080033fc  080033fc  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080033fc  080033fc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080033fc  080033fc  000133fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003400  08003400  00013400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003404  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000118  2000000c  08003410  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000124  08003410  00020124  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cbc0  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001d88  00000000  00000000  0002cbf4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000bd8  00000000  00000000  0002e980  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ae0  00000000  00000000  0002f558  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000f0bd  00000000  00000000  00030038  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009b08  00000000  00000000  0003f0f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000571fa  00000000  00000000  00048bfd  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0009fdf7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029d8  00000000  00000000  0009fe74  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003358 	.word	0x08003358

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003358 	.word	0x08003358

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 fbca 	bl	80009bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f820 	bl	800026c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f92c 	bl	8000488 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000230:	f000 f87e 	bl	8000330 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000234:	f000 f8f8 	bl	8000428 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  memset(buffer, 0, sizeof(buffer)); //clear buffer
 8000238:	4b09      	ldr	r3, [pc, #36]	; (8000260 <main+0x40>)
 800023a:	2232      	movs	r2, #50	; 0x32
 800023c:	2100      	movs	r1, #0
 800023e:	0018      	movs	r0, r3
 8000240:	f003 f882 	bl	8003348 <memset>
  //buffer= "NULL"); //clear buffer
  HAL_TIM_Base_Start_IT(&htim2);//start timer
 8000244:	4b07      	ldr	r3, [pc, #28]	; (8000264 <main+0x44>)
 8000246:	0018      	movs	r0, r3
 8000248:	f001 fc46 	bl	8001ad8 <HAL_TIM_Base_Start_IT>
  //HAL_TIM_B
  //UART_IT_RXNE
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);//enable UART RX interrupt
 800024c:	4b06      	ldr	r3, [pc, #24]	; (8000268 <main+0x48>)
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	681a      	ldr	r2, [r3, #0]
 8000252:	4b05      	ldr	r3, [pc, #20]	; (8000268 <main+0x48>)
 8000254:	681b      	ldr	r3, [r3, #0]
 8000256:	2120      	movs	r1, #32
 8000258:	430a      	orrs	r2, r1
 800025a:	601a      	str	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800025c:	e7fe      	b.n	800025c <main+0x3c>
 800025e:	46c0      	nop			; (mov r8, r8)
 8000260:	200000ec 	.word	0x200000ec
 8000264:	200000ac 	.word	0x200000ac
 8000268:	2000002c 	.word	0x2000002c

0800026c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800026c:	b590      	push	{r4, r7, lr}
 800026e:	b097      	sub	sp, #92	; 0x5c
 8000270:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000272:	2428      	movs	r4, #40	; 0x28
 8000274:	193b      	adds	r3, r7, r4
 8000276:	0018      	movs	r0, r3
 8000278:	2330      	movs	r3, #48	; 0x30
 800027a:	001a      	movs	r2, r3
 800027c:	2100      	movs	r1, #0
 800027e:	f003 f863 	bl	8003348 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000282:	2318      	movs	r3, #24
 8000284:	18fb      	adds	r3, r7, r3
 8000286:	0018      	movs	r0, r3
 8000288:	2310      	movs	r3, #16
 800028a:	001a      	movs	r2, r3
 800028c:	2100      	movs	r1, #0
 800028e:	f003 f85b 	bl	8003348 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000292:	1d3b      	adds	r3, r7, #4
 8000294:	0018      	movs	r0, r3
 8000296:	2314      	movs	r3, #20
 8000298:	001a      	movs	r2, r3
 800029a:	2100      	movs	r1, #0
 800029c:	f003 f854 	bl	8003348 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002a0:	0021      	movs	r1, r4
 80002a2:	187b      	adds	r3, r7, r1
 80002a4:	2202      	movs	r2, #2
 80002a6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002a8:	187b      	adds	r3, r7, r1
 80002aa:	2201      	movs	r2, #1
 80002ac:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002ae:	187b      	adds	r3, r7, r1
 80002b0:	2210      	movs	r2, #16
 80002b2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002b4:	187b      	adds	r3, r7, r1
 80002b6:	2202      	movs	r2, #2
 80002b8:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002ba:	187b      	adds	r3, r7, r1
 80002bc:	2200      	movs	r2, #0
 80002be:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80002c0:	187b      	adds	r3, r7, r1
 80002c2:	22a0      	movs	r2, #160	; 0xa0
 80002c4:	0392      	lsls	r2, r2, #14
 80002c6:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002c8:	187b      	adds	r3, r7, r1
 80002ca:	2200      	movs	r2, #0
 80002cc:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ce:	187b      	adds	r3, r7, r1
 80002d0:	0018      	movs	r0, r3
 80002d2:	f000 fe89 	bl	8000fe8 <HAL_RCC_OscConfig>
 80002d6:	1e03      	subs	r3, r0, #0
 80002d8:	d001      	beq.n	80002de <SystemClock_Config+0x72>
  {
    Error_Handler();
 80002da:	f000 f95b 	bl	8000594 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002de:	2118      	movs	r1, #24
 80002e0:	187b      	adds	r3, r7, r1
 80002e2:	2207      	movs	r2, #7
 80002e4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002e6:	187b      	adds	r3, r7, r1
 80002e8:	2202      	movs	r2, #2
 80002ea:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ec:	187b      	adds	r3, r7, r1
 80002ee:	2200      	movs	r2, #0
 80002f0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002f2:	187b      	adds	r3, r7, r1
 80002f4:	2200      	movs	r2, #0
 80002f6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002f8:	187b      	adds	r3, r7, r1
 80002fa:	2101      	movs	r1, #1
 80002fc:	0018      	movs	r0, r3
 80002fe:	f001 f98f 	bl	8001620 <HAL_RCC_ClockConfig>
 8000302:	1e03      	subs	r3, r0, #0
 8000304:	d001      	beq.n	800030a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000306:	f000 f945 	bl	8000594 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800030a:	1d3b      	adds	r3, r7, #4
 800030c:	2201      	movs	r2, #1
 800030e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000310:	1d3b      	adds	r3, r7, #4
 8000312:	2200      	movs	r2, #0
 8000314:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000316:	1d3b      	adds	r3, r7, #4
 8000318:	0018      	movs	r0, r3
 800031a:	f001 fad3 	bl	80018c4 <HAL_RCCEx_PeriphCLKConfig>
 800031e:	1e03      	subs	r3, r0, #0
 8000320:	d001      	beq.n	8000326 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000322:	f000 f937 	bl	8000594 <Error_Handler>
  }
}
 8000326:	46c0      	nop			; (mov r8, r8)
 8000328:	46bd      	mov	sp, r7
 800032a:	b017      	add	sp, #92	; 0x5c
 800032c:	bd90      	pop	{r4, r7, pc}
	...

08000330 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b08a      	sub	sp, #40	; 0x28
 8000334:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000336:	2318      	movs	r3, #24
 8000338:	18fb      	adds	r3, r7, r3
 800033a:	0018      	movs	r0, r3
 800033c:	2310      	movs	r3, #16
 800033e:	001a      	movs	r2, r3
 8000340:	2100      	movs	r1, #0
 8000342:	f003 f801 	bl	8003348 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000346:	2310      	movs	r3, #16
 8000348:	18fb      	adds	r3, r7, r3
 800034a:	0018      	movs	r0, r3
 800034c:	2308      	movs	r3, #8
 800034e:	001a      	movs	r2, r3
 8000350:	2100      	movs	r1, #0
 8000352:	f002 fff9 	bl	8003348 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000356:	003b      	movs	r3, r7
 8000358:	0018      	movs	r0, r3
 800035a:	2310      	movs	r3, #16
 800035c:	001a      	movs	r2, r3
 800035e:	2100      	movs	r1, #0
 8000360:	f002 fff2 	bl	8003348 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000364:	4b2e      	ldr	r3, [pc, #184]	; (8000420 <MX_TIM2_Init+0xf0>)
 8000366:	2280      	movs	r2, #128	; 0x80
 8000368:	05d2      	lsls	r2, r2, #23
 800036a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48000;
 800036c:	4b2c      	ldr	r3, [pc, #176]	; (8000420 <MX_TIM2_Init+0xf0>)
 800036e:	4a2d      	ldr	r2, [pc, #180]	; (8000424 <MX_TIM2_Init+0xf4>)
 8000370:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000372:	4b2b      	ldr	r3, [pc, #172]	; (8000420 <MX_TIM2_Init+0xf0>)
 8000374:	2200      	movs	r2, #0
 8000376:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 499;
 8000378:	4b29      	ldr	r3, [pc, #164]	; (8000420 <MX_TIM2_Init+0xf0>)
 800037a:	22f4      	movs	r2, #244	; 0xf4
 800037c:	32ff      	adds	r2, #255	; 0xff
 800037e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000380:	4b27      	ldr	r3, [pc, #156]	; (8000420 <MX_TIM2_Init+0xf0>)
 8000382:	2200      	movs	r2, #0
 8000384:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000386:	4b26      	ldr	r3, [pc, #152]	; (8000420 <MX_TIM2_Init+0xf0>)
 8000388:	2200      	movs	r2, #0
 800038a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800038c:	4b24      	ldr	r3, [pc, #144]	; (8000420 <MX_TIM2_Init+0xf0>)
 800038e:	0018      	movs	r0, r3
 8000390:	f001 fb76 	bl	8001a80 <HAL_TIM_Base_Init>
 8000394:	1e03      	subs	r3, r0, #0
 8000396:	d001      	beq.n	800039c <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8000398:	f000 f8fc 	bl	8000594 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800039c:	2118      	movs	r1, #24
 800039e:	187b      	adds	r3, r7, r1
 80003a0:	2280      	movs	r2, #128	; 0x80
 80003a2:	0152      	lsls	r2, r2, #5
 80003a4:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80003a6:	187a      	adds	r2, r7, r1
 80003a8:	4b1d      	ldr	r3, [pc, #116]	; (8000420 <MX_TIM2_Init+0xf0>)
 80003aa:	0011      	movs	r1, r2
 80003ac:	0018      	movs	r0, r3
 80003ae:	f001 fd9d 	bl	8001eec <HAL_TIM_ConfigClockSource>
 80003b2:	1e03      	subs	r3, r0, #0
 80003b4:	d001      	beq.n	80003ba <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 80003b6:	f000 f8ed 	bl	8000594 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80003ba:	4b19      	ldr	r3, [pc, #100]	; (8000420 <MX_TIM2_Init+0xf0>)
 80003bc:	0018      	movs	r0, r3
 80003be:	f001 fbad 	bl	8001b1c <HAL_TIM_IC_Init>
 80003c2:	1e03      	subs	r3, r0, #0
 80003c4:	d001      	beq.n	80003ca <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80003c6:	f000 f8e5 	bl	8000594 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003ca:	2110      	movs	r1, #16
 80003cc:	187b      	adds	r3, r7, r1
 80003ce:	2200      	movs	r2, #0
 80003d0:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003d2:	187b      	adds	r3, r7, r1
 80003d4:	2200      	movs	r2, #0
 80003d6:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80003d8:	187a      	adds	r2, r7, r1
 80003da:	4b11      	ldr	r3, [pc, #68]	; (8000420 <MX_TIM2_Init+0xf0>)
 80003dc:	0011      	movs	r1, r2
 80003de:	0018      	movs	r0, r3
 80003e0:	f002 f8a8 	bl	8002534 <HAL_TIMEx_MasterConfigSynchronization>
 80003e4:	1e03      	subs	r3, r0, #0
 80003e6:	d001      	beq.n	80003ec <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 80003e8:	f000 f8d4 	bl	8000594 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80003ec:	003b      	movs	r3, r7
 80003ee:	2200      	movs	r2, #0
 80003f0:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80003f2:	003b      	movs	r3, r7
 80003f4:	2201      	movs	r2, #1
 80003f6:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80003f8:	003b      	movs	r3, r7
 80003fa:	2200      	movs	r2, #0
 80003fc:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 80003fe:	003b      	movs	r3, r7
 8000400:	2200      	movs	r2, #0
 8000402:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000404:	0039      	movs	r1, r7
 8000406:	4b06      	ldr	r3, [pc, #24]	; (8000420 <MX_TIM2_Init+0xf0>)
 8000408:	2204      	movs	r2, #4
 800040a:	0018      	movs	r0, r3
 800040c:	f001 fcd0 	bl	8001db0 <HAL_TIM_IC_ConfigChannel>
 8000410:	1e03      	subs	r3, r0, #0
 8000412:	d001      	beq.n	8000418 <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 8000414:	f000 f8be 	bl	8000594 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000418:	46c0      	nop			; (mov r8, r8)
 800041a:	46bd      	mov	sp, r7
 800041c:	b00a      	add	sp, #40	; 0x28
 800041e:	bd80      	pop	{r7, pc}
 8000420:	200000ac 	.word	0x200000ac
 8000424:	0000bb80 	.word	0x0000bb80

08000428 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800042c:	4b14      	ldr	r3, [pc, #80]	; (8000480 <MX_USART1_UART_Init+0x58>)
 800042e:	4a15      	ldr	r2, [pc, #84]	; (8000484 <MX_USART1_UART_Init+0x5c>)
 8000430:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000432:	4b13      	ldr	r3, [pc, #76]	; (8000480 <MX_USART1_UART_Init+0x58>)
 8000434:	2296      	movs	r2, #150	; 0x96
 8000436:	0192      	lsls	r2, r2, #6
 8000438:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800043a:	4b11      	ldr	r3, [pc, #68]	; (8000480 <MX_USART1_UART_Init+0x58>)
 800043c:	2200      	movs	r2, #0
 800043e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000440:	4b0f      	ldr	r3, [pc, #60]	; (8000480 <MX_USART1_UART_Init+0x58>)
 8000442:	2200      	movs	r2, #0
 8000444:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000446:	4b0e      	ldr	r3, [pc, #56]	; (8000480 <MX_USART1_UART_Init+0x58>)
 8000448:	2200      	movs	r2, #0
 800044a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800044c:	4b0c      	ldr	r3, [pc, #48]	; (8000480 <MX_USART1_UART_Init+0x58>)
 800044e:	220c      	movs	r2, #12
 8000450:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000452:	4b0b      	ldr	r3, [pc, #44]	; (8000480 <MX_USART1_UART_Init+0x58>)
 8000454:	2200      	movs	r2, #0
 8000456:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000458:	4b09      	ldr	r3, [pc, #36]	; (8000480 <MX_USART1_UART_Init+0x58>)
 800045a:	2200      	movs	r2, #0
 800045c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800045e:	4b08      	ldr	r3, [pc, #32]	; (8000480 <MX_USART1_UART_Init+0x58>)
 8000460:	2200      	movs	r2, #0
 8000462:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000464:	4b06      	ldr	r3, [pc, #24]	; (8000480 <MX_USART1_UART_Init+0x58>)
 8000466:	2200      	movs	r2, #0
 8000468:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800046a:	4b05      	ldr	r3, [pc, #20]	; (8000480 <MX_USART1_UART_Init+0x58>)
 800046c:	0018      	movs	r0, r3
 800046e:	f002 f8cf 	bl	8002610 <HAL_UART_Init>
 8000472:	1e03      	subs	r3, r0, #0
 8000474:	d001      	beq.n	800047a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000476:	f000 f88d 	bl	8000594 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800047a:	46c0      	nop			; (mov r8, r8)
 800047c:	46bd      	mov	sp, r7
 800047e:	bd80      	pop	{r7, pc}
 8000480:	2000002c 	.word	0x2000002c
 8000484:	40013800 	.word	0x40013800

08000488 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000488:	b590      	push	{r4, r7, lr}
 800048a:	b089      	sub	sp, #36	; 0x24
 800048c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800048e:	240c      	movs	r4, #12
 8000490:	193b      	adds	r3, r7, r4
 8000492:	0018      	movs	r0, r3
 8000494:	2314      	movs	r3, #20
 8000496:	001a      	movs	r2, r3
 8000498:	2100      	movs	r1, #0
 800049a:	f002 ff55 	bl	8003348 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800049e:	4b3a      	ldr	r3, [pc, #232]	; (8000588 <MX_GPIO_Init+0x100>)
 80004a0:	695a      	ldr	r2, [r3, #20]
 80004a2:	4b39      	ldr	r3, [pc, #228]	; (8000588 <MX_GPIO_Init+0x100>)
 80004a4:	2180      	movs	r1, #128	; 0x80
 80004a6:	03c9      	lsls	r1, r1, #15
 80004a8:	430a      	orrs	r2, r1
 80004aa:	615a      	str	r2, [r3, #20]
 80004ac:	4b36      	ldr	r3, [pc, #216]	; (8000588 <MX_GPIO_Init+0x100>)
 80004ae:	695a      	ldr	r2, [r3, #20]
 80004b0:	2380      	movs	r3, #128	; 0x80
 80004b2:	03db      	lsls	r3, r3, #15
 80004b4:	4013      	ands	r3, r2
 80004b6:	60bb      	str	r3, [r7, #8]
 80004b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004ba:	4b33      	ldr	r3, [pc, #204]	; (8000588 <MX_GPIO_Init+0x100>)
 80004bc:	695a      	ldr	r2, [r3, #20]
 80004be:	4b32      	ldr	r3, [pc, #200]	; (8000588 <MX_GPIO_Init+0x100>)
 80004c0:	2180      	movs	r1, #128	; 0x80
 80004c2:	0289      	lsls	r1, r1, #10
 80004c4:	430a      	orrs	r2, r1
 80004c6:	615a      	str	r2, [r3, #20]
 80004c8:	4b2f      	ldr	r3, [pc, #188]	; (8000588 <MX_GPIO_Init+0x100>)
 80004ca:	695a      	ldr	r2, [r3, #20]
 80004cc:	2380      	movs	r3, #128	; 0x80
 80004ce:	029b      	lsls	r3, r3, #10
 80004d0:	4013      	ands	r3, r2
 80004d2:	607b      	str	r3, [r7, #4]
 80004d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004d6:	4b2c      	ldr	r3, [pc, #176]	; (8000588 <MX_GPIO_Init+0x100>)
 80004d8:	695a      	ldr	r2, [r3, #20]
 80004da:	4b2b      	ldr	r3, [pc, #172]	; (8000588 <MX_GPIO_Init+0x100>)
 80004dc:	2180      	movs	r1, #128	; 0x80
 80004de:	0309      	lsls	r1, r1, #12
 80004e0:	430a      	orrs	r2, r1
 80004e2:	615a      	str	r2, [r3, #20]
 80004e4:	4b28      	ldr	r3, [pc, #160]	; (8000588 <MX_GPIO_Init+0x100>)
 80004e6:	695a      	ldr	r2, [r3, #20]
 80004e8:	2380      	movs	r3, #128	; 0x80
 80004ea:	031b      	lsls	r3, r3, #12
 80004ec:	4013      	ands	r3, r2
 80004ee:	603b      	str	r3, [r7, #0]
 80004f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 80004f2:	2390      	movs	r3, #144	; 0x90
 80004f4:	05db      	lsls	r3, r3, #23
 80004f6:	2200      	movs	r2, #0
 80004f8:	2160      	movs	r1, #96	; 0x60
 80004fa:	0018      	movs	r0, r3
 80004fc:	f000 fd56 	bl	8000fac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000500:	23c0      	movs	r3, #192	; 0xc0
 8000502:	009b      	lsls	r3, r3, #2
 8000504:	4821      	ldr	r0, [pc, #132]	; (800058c <MX_GPIO_Init+0x104>)
 8000506:	2200      	movs	r2, #0
 8000508:	0019      	movs	r1, r3
 800050a:	f000 fd4f 	bl	8000fac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800050e:	193b      	adds	r3, r7, r4
 8000510:	2201      	movs	r2, #1
 8000512:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000514:	193b      	adds	r3, r7, r4
 8000516:	4a1e      	ldr	r2, [pc, #120]	; (8000590 <MX_GPIO_Init+0x108>)
 8000518:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800051a:	193b      	adds	r3, r7, r4
 800051c:	2200      	movs	r2, #0
 800051e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000520:	193a      	adds	r2, r7, r4
 8000522:	2390      	movs	r3, #144	; 0x90
 8000524:	05db      	lsls	r3, r3, #23
 8000526:	0011      	movs	r1, r2
 8000528:	0018      	movs	r0, r3
 800052a:	f000 fbcf 	bl	8000ccc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800052e:	0021      	movs	r1, r4
 8000530:	187b      	adds	r3, r7, r1
 8000532:	2260      	movs	r2, #96	; 0x60
 8000534:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000536:	187b      	adds	r3, r7, r1
 8000538:	2201      	movs	r2, #1
 800053a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800053c:	187b      	adds	r3, r7, r1
 800053e:	2200      	movs	r2, #0
 8000540:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000542:	187b      	adds	r3, r7, r1
 8000544:	2200      	movs	r2, #0
 8000546:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000548:	000c      	movs	r4, r1
 800054a:	187a      	adds	r2, r7, r1
 800054c:	2390      	movs	r3, #144	; 0x90
 800054e:	05db      	lsls	r3, r3, #23
 8000550:	0011      	movs	r1, r2
 8000552:	0018      	movs	r0, r3
 8000554:	f000 fbba 	bl	8000ccc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 8000558:	0021      	movs	r1, r4
 800055a:	187b      	adds	r3, r7, r1
 800055c:	22c0      	movs	r2, #192	; 0xc0
 800055e:	0092      	lsls	r2, r2, #2
 8000560:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000562:	187b      	adds	r3, r7, r1
 8000564:	2201      	movs	r2, #1
 8000566:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000568:	187b      	adds	r3, r7, r1
 800056a:	2200      	movs	r2, #0
 800056c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800056e:	187b      	adds	r3, r7, r1
 8000570:	2200      	movs	r2, #0
 8000572:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000574:	187b      	adds	r3, r7, r1
 8000576:	4a05      	ldr	r2, [pc, #20]	; (800058c <MX_GPIO_Init+0x104>)
 8000578:	0019      	movs	r1, r3
 800057a:	0010      	movs	r0, r2
 800057c:	f000 fba6 	bl	8000ccc <HAL_GPIO_Init>

}
 8000580:	46c0      	nop			; (mov r8, r8)
 8000582:	46bd      	mov	sp, r7
 8000584:	b009      	add	sp, #36	; 0x24
 8000586:	bd90      	pop	{r4, r7, pc}
 8000588:	40021000 	.word	0x40021000
 800058c:	48000800 	.word	0x48000800
 8000590:	10120000 	.word	0x10120000

08000594 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000598:	46c0      	nop			; (mov r8, r8)
 800059a:	46bd      	mov	sp, r7
 800059c:	bd80      	pop	{r7, pc}

0800059e <string_compare>:
//uint8_t buffer[50];
uint8_t timer_count = 0;
uint8_t buffer_index = 0;

uint8_t string_compare(char *array1, char *array2 , uint16_t length)
{
 800059e:	b580      	push	{r7, lr}
 80005a0:	b086      	sub	sp, #24
 80005a2:	af00      	add	r7, sp, #0
 80005a4:	60f8      	str	r0, [r7, #12]
 80005a6:	60b9      	str	r1, [r7, #8]
 80005a8:	1dbb      	adds	r3, r7, #6
 80005aa:	801a      	strh	r2, [r3, #0]
	 uint8_t comVAR=0, i;
 80005ac:	2317      	movs	r3, #23
 80005ae:	18fb      	adds	r3, r7, r3
 80005b0:	2200      	movs	r2, #0
 80005b2:	701a      	strb	r2, [r3, #0]
	 for(i=0;i<length;i++)
 80005b4:	2316      	movs	r3, #22
 80005b6:	18fb      	adds	r3, r7, r3
 80005b8:	2200      	movs	r2, #0
 80005ba:	701a      	strb	r2, [r3, #0]
 80005bc:	e01d      	b.n	80005fa <string_compare+0x5c>
	   	{
	   		  if(array1[i]==array2[i])
 80005be:	2116      	movs	r1, #22
 80005c0:	187b      	adds	r3, r7, r1
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	68fa      	ldr	r2, [r7, #12]
 80005c6:	18d3      	adds	r3, r2, r3
 80005c8:	781a      	ldrb	r2, [r3, #0]
 80005ca:	187b      	adds	r3, r7, r1
 80005cc:	781b      	ldrb	r3, [r3, #0]
 80005ce:	68b9      	ldr	r1, [r7, #8]
 80005d0:	18cb      	adds	r3, r1, r3
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	429a      	cmp	r2, r3
 80005d6:	d106      	bne.n	80005e6 <string_compare+0x48>
	   	  		  comVAR++;
 80005d8:	2117      	movs	r1, #23
 80005da:	187b      	adds	r3, r7, r1
 80005dc:	781a      	ldrb	r2, [r3, #0]
 80005de:	187b      	adds	r3, r7, r1
 80005e0:	3201      	adds	r2, #1
 80005e2:	701a      	strb	r2, [r3, #0]
 80005e4:	e003      	b.n	80005ee <string_compare+0x50>
	   	  	  else comVAR=0;
 80005e6:	2317      	movs	r3, #23
 80005e8:	18fb      	adds	r3, r7, r3
 80005ea:	2200      	movs	r2, #0
 80005ec:	701a      	strb	r2, [r3, #0]
	 for(i=0;i<length;i++)
 80005ee:	2116      	movs	r1, #22
 80005f0:	187b      	adds	r3, r7, r1
 80005f2:	781a      	ldrb	r2, [r3, #0]
 80005f4:	187b      	adds	r3, r7, r1
 80005f6:	3201      	adds	r2, #1
 80005f8:	701a      	strb	r2, [r3, #0]
 80005fa:	2316      	movs	r3, #22
 80005fc:	18fb      	adds	r3, r7, r3
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	b29b      	uxth	r3, r3
 8000602:	1dba      	adds	r2, r7, #6
 8000604:	8812      	ldrh	r2, [r2, #0]
 8000606:	429a      	cmp	r2, r3
 8000608:	d8d9      	bhi.n	80005be <string_compare+0x20>
	   	}
	 if (comVAR==length)
 800060a:	2317      	movs	r3, #23
 800060c:	18fb      	adds	r3, r7, r3
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	b29b      	uxth	r3, r3
 8000612:	1dba      	adds	r2, r7, #6
 8000614:	8812      	ldrh	r2, [r2, #0]
 8000616:	429a      	cmp	r2, r3
 8000618:	d101      	bne.n	800061e <string_compare+0x80>
		 	return 1;
 800061a:	2301      	movs	r3, #1
 800061c:	e000      	b.n	8000620 <string_compare+0x82>
	 else 	return 0;
 800061e:	2300      	movs	r3, #0
}
 8000620:	0018      	movs	r0, r3
 8000622:	46bd      	mov	sp, r7
 8000624:	b006      	add	sp, #24
 8000626:	bd80      	pop	{r7, pc}

08000628 <Message_handler>:
void Message_handler()
{
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
	//char * red =  // turn to char array and send account last \0. look into more.
	//char * green =
	if(string_compare(buffer, "RED LED\r\n", strlen("RED LED\r\n"))) //\0 might be needed
 800062c:	492c      	ldr	r1, [pc, #176]	; (80006e0 <Message_handler+0xb8>)
 800062e:	4b2d      	ldr	r3, [pc, #180]	; (80006e4 <Message_handler+0xbc>)
 8000630:	2209      	movs	r2, #9
 8000632:	0018      	movs	r0, r3
 8000634:	f7ff ffb3 	bl	800059e <string_compare>
 8000638:	1e03      	subs	r3, r0, #0
 800063a:	d015      	beq.n	8000668 <Message_handler+0x40>
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 800063c:	2390      	movs	r3, #144	; 0x90
 800063e:	05db      	lsls	r3, r3, #23
 8000640:	2201      	movs	r2, #1
 8000642:	2140      	movs	r1, #64	; 0x40
 8000644:	0018      	movs	r0, r3
 8000646:	f000 fcb1 	bl	8000fac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800064a:	2390      	movs	r3, #144	; 0x90
 800064c:	05db      	lsls	r3, r3, #23
 800064e:	2200      	movs	r2, #0
 8000650:	2120      	movs	r1, #32
 8000652:	0018      	movs	r0, r3
 8000654:	f000 fcaa 	bl	8000fac <HAL_GPIO_WritePin>
		HAL_UART_Transmit(&huart1, (uint8_t*)"RED LED IS ON\r\n", strlen("RED LED IS ON\r\n") + 1, 500);
 8000658:	23fa      	movs	r3, #250	; 0xfa
 800065a:	005b      	lsls	r3, r3, #1
 800065c:	4922      	ldr	r1, [pc, #136]	; (80006e8 <Message_handler+0xc0>)
 800065e:	4823      	ldr	r0, [pc, #140]	; (80006ec <Message_handler+0xc4>)
 8000660:	2210      	movs	r2, #16
 8000662:	f002 f829 	bl	80026b8 <HAL_UART_Transmit>
 8000666:	e02b      	b.n	80006c0 <Message_handler+0x98>
	}
	else if (string_compare(buffer, "GREEN LED\r\n", strlen("GREEN LED\r\n")))
 8000668:	4921      	ldr	r1, [pc, #132]	; (80006f0 <Message_handler+0xc8>)
 800066a:	4b1e      	ldr	r3, [pc, #120]	; (80006e4 <Message_handler+0xbc>)
 800066c:	220b      	movs	r2, #11
 800066e:	0018      	movs	r0, r3
 8000670:	f7ff ff95 	bl	800059e <string_compare>
 8000674:	1e03      	subs	r3, r0, #0
 8000676:	d015      	beq.n	80006a4 <Message_handler+0x7c>
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000678:	2390      	movs	r3, #144	; 0x90
 800067a:	05db      	lsls	r3, r3, #23
 800067c:	2201      	movs	r2, #1
 800067e:	2120      	movs	r1, #32
 8000680:	0018      	movs	r0, r3
 8000682:	f000 fc93 	bl	8000fac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000686:	2390      	movs	r3, #144	; 0x90
 8000688:	05db      	lsls	r3, r3, #23
 800068a:	2200      	movs	r2, #0
 800068c:	2140      	movs	r1, #64	; 0x40
 800068e:	0018      	movs	r0, r3
 8000690:	f000 fc8c 	bl	8000fac <HAL_GPIO_WritePin>
		HAL_UART_Transmit(&huart1, (uint8_t*)"GREEN LED IS ON\r\n", strlen("GREEN LED IS ON\r\n") + 1, 500);
 8000694:	23fa      	movs	r3, #250	; 0xfa
 8000696:	005b      	lsls	r3, r3, #1
 8000698:	4916      	ldr	r1, [pc, #88]	; (80006f4 <Message_handler+0xcc>)
 800069a:	4814      	ldr	r0, [pc, #80]	; (80006ec <Message_handler+0xc4>)
 800069c:	2212      	movs	r2, #18
 800069e:	f002 f80b 	bl	80026b8 <HAL_UART_Transmit>
 80006a2:	e00d      	b.n	80006c0 <Message_handler+0x98>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5 | GPIO_PIN_6, GPIO_PIN_RESET);
 80006a4:	2390      	movs	r3, #144	; 0x90
 80006a6:	05db      	lsls	r3, r3, #23
 80006a8:	2200      	movs	r2, #0
 80006aa:	2160      	movs	r1, #96	; 0x60
 80006ac:	0018      	movs	r0, r3
 80006ae:	f000 fc7d 	bl	8000fac <HAL_GPIO_WritePin>
		HAL_UART_Transmit(&huart1, (uint8_t*)"both LED's are off\r\n", strlen("both LED's are off\r\n") + 1, 500);
 80006b2:	23fa      	movs	r3, #250	; 0xfa
 80006b4:	005b      	lsls	r3, r3, #1
 80006b6:	4910      	ldr	r1, [pc, #64]	; (80006f8 <Message_handler+0xd0>)
 80006b8:	480c      	ldr	r0, [pc, #48]	; (80006ec <Message_handler+0xc4>)
 80006ba:	2215      	movs	r2, #21
 80006bc:	f001 fffc 	bl	80026b8 <HAL_UART_Transmit>
	}
	memset(buffer, 0, sizeof(buffer));
 80006c0:	4b08      	ldr	r3, [pc, #32]	; (80006e4 <Message_handler+0xbc>)
 80006c2:	2232      	movs	r2, #50	; 0x32
 80006c4:	2100      	movs	r1, #0
 80006c6:	0018      	movs	r0, r3
 80006c8:	f002 fe3e 	bl	8003348 <memset>
	buffer_index = 0;
 80006cc:	4b0b      	ldr	r3, [pc, #44]	; (80006fc <Message_handler+0xd4>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	701a      	strb	r2, [r3, #0]
	timer_count = 0;
 80006d2:	4b0b      	ldr	r3, [pc, #44]	; (8000700 <Message_handler+0xd8>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	701a      	strb	r2, [r3, #0]
}
 80006d8:	46c0      	nop			; (mov r8, r8)
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	46c0      	nop			; (mov r8, r8)
 80006e0:	08003370 	.word	0x08003370
 80006e4:	200000ec 	.word	0x200000ec
 80006e8:	0800337c 	.word	0x0800337c
 80006ec:	2000002c 	.word	0x2000002c
 80006f0:	0800338c 	.word	0x0800338c
 80006f4:	08003398 	.word	0x08003398
 80006f8:	080033ac 	.word	0x080033ac
 80006fc:	20000029 	.word	0x20000029
 8000700:	20000028 	.word	0x20000028

08000704 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b082      	sub	sp, #8
 8000708:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800070a:	4b0f      	ldr	r3, [pc, #60]	; (8000748 <HAL_MspInit+0x44>)
 800070c:	699a      	ldr	r2, [r3, #24]
 800070e:	4b0e      	ldr	r3, [pc, #56]	; (8000748 <HAL_MspInit+0x44>)
 8000710:	2101      	movs	r1, #1
 8000712:	430a      	orrs	r2, r1
 8000714:	619a      	str	r2, [r3, #24]
 8000716:	4b0c      	ldr	r3, [pc, #48]	; (8000748 <HAL_MspInit+0x44>)
 8000718:	699b      	ldr	r3, [r3, #24]
 800071a:	2201      	movs	r2, #1
 800071c:	4013      	ands	r3, r2
 800071e:	607b      	str	r3, [r7, #4]
 8000720:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000722:	4b09      	ldr	r3, [pc, #36]	; (8000748 <HAL_MspInit+0x44>)
 8000724:	69da      	ldr	r2, [r3, #28]
 8000726:	4b08      	ldr	r3, [pc, #32]	; (8000748 <HAL_MspInit+0x44>)
 8000728:	2180      	movs	r1, #128	; 0x80
 800072a:	0549      	lsls	r1, r1, #21
 800072c:	430a      	orrs	r2, r1
 800072e:	61da      	str	r2, [r3, #28]
 8000730:	4b05      	ldr	r3, [pc, #20]	; (8000748 <HAL_MspInit+0x44>)
 8000732:	69da      	ldr	r2, [r3, #28]
 8000734:	2380      	movs	r3, #128	; 0x80
 8000736:	055b      	lsls	r3, r3, #21
 8000738:	4013      	ands	r3, r2
 800073a:	603b      	str	r3, [r7, #0]
 800073c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800073e:	46c0      	nop			; (mov r8, r8)
 8000740:	46bd      	mov	sp, r7
 8000742:	b002      	add	sp, #8
 8000744:	bd80      	pop	{r7, pc}
 8000746:	46c0      	nop			; (mov r8, r8)
 8000748:	40021000 	.word	0x40021000

0800074c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b08a      	sub	sp, #40	; 0x28
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000754:	2314      	movs	r3, #20
 8000756:	18fb      	adds	r3, r7, r3
 8000758:	0018      	movs	r0, r3
 800075a:	2314      	movs	r3, #20
 800075c:	001a      	movs	r2, r3
 800075e:	2100      	movs	r1, #0
 8000760:	f002 fdf2 	bl	8003348 <memset>
  if(htim_base->Instance==TIM2)
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	681a      	ldr	r2, [r3, #0]
 8000768:	2380      	movs	r3, #128	; 0x80
 800076a:	05db      	lsls	r3, r3, #23
 800076c:	429a      	cmp	r2, r3
 800076e:	d138      	bne.n	80007e2 <HAL_TIM_Base_MspInit+0x96>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000770:	4b1e      	ldr	r3, [pc, #120]	; (80007ec <HAL_TIM_Base_MspInit+0xa0>)
 8000772:	69da      	ldr	r2, [r3, #28]
 8000774:	4b1d      	ldr	r3, [pc, #116]	; (80007ec <HAL_TIM_Base_MspInit+0xa0>)
 8000776:	2101      	movs	r1, #1
 8000778:	430a      	orrs	r2, r1
 800077a:	61da      	str	r2, [r3, #28]
 800077c:	4b1b      	ldr	r3, [pc, #108]	; (80007ec <HAL_TIM_Base_MspInit+0xa0>)
 800077e:	69db      	ldr	r3, [r3, #28]
 8000780:	2201      	movs	r2, #1
 8000782:	4013      	ands	r3, r2
 8000784:	613b      	str	r3, [r7, #16]
 8000786:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000788:	4b18      	ldr	r3, [pc, #96]	; (80007ec <HAL_TIM_Base_MspInit+0xa0>)
 800078a:	695a      	ldr	r2, [r3, #20]
 800078c:	4b17      	ldr	r3, [pc, #92]	; (80007ec <HAL_TIM_Base_MspInit+0xa0>)
 800078e:	2180      	movs	r1, #128	; 0x80
 8000790:	0289      	lsls	r1, r1, #10
 8000792:	430a      	orrs	r2, r1
 8000794:	615a      	str	r2, [r3, #20]
 8000796:	4b15      	ldr	r3, [pc, #84]	; (80007ec <HAL_TIM_Base_MspInit+0xa0>)
 8000798:	695a      	ldr	r2, [r3, #20]
 800079a:	2380      	movs	r3, #128	; 0x80
 800079c:	029b      	lsls	r3, r3, #10
 800079e:	4013      	ands	r3, r2
 80007a0:	60fb      	str	r3, [r7, #12]
 80007a2:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80007a4:	2114      	movs	r1, #20
 80007a6:	187b      	adds	r3, r7, r1
 80007a8:	2202      	movs	r2, #2
 80007aa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ac:	187b      	adds	r3, r7, r1
 80007ae:	2202      	movs	r2, #2
 80007b0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b2:	187b      	adds	r3, r7, r1
 80007b4:	2200      	movs	r2, #0
 80007b6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b8:	187b      	adds	r3, r7, r1
 80007ba:	2200      	movs	r2, #0
 80007bc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80007be:	187b      	adds	r3, r7, r1
 80007c0:	2202      	movs	r2, #2
 80007c2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007c4:	187a      	adds	r2, r7, r1
 80007c6:	2390      	movs	r3, #144	; 0x90
 80007c8:	05db      	lsls	r3, r3, #23
 80007ca:	0011      	movs	r1, r2
 80007cc:	0018      	movs	r0, r3
 80007ce:	f000 fa7d 	bl	8000ccc <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80007d2:	2200      	movs	r2, #0
 80007d4:	2100      	movs	r1, #0
 80007d6:	200f      	movs	r0, #15
 80007d8:	f000 fa00 	bl	8000bdc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80007dc:	200f      	movs	r0, #15
 80007de:	f000 fa12 	bl	8000c06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80007e2:	46c0      	nop			; (mov r8, r8)
 80007e4:	46bd      	mov	sp, r7
 80007e6:	b00a      	add	sp, #40	; 0x28
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	46c0      	nop			; (mov r8, r8)
 80007ec:	40021000 	.word	0x40021000

080007f0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b08a      	sub	sp, #40	; 0x28
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f8:	2314      	movs	r3, #20
 80007fa:	18fb      	adds	r3, r7, r3
 80007fc:	0018      	movs	r0, r3
 80007fe:	2314      	movs	r3, #20
 8000800:	001a      	movs	r2, r3
 8000802:	2100      	movs	r1, #0
 8000804:	f002 fda0 	bl	8003348 <memset>
  if(huart->Instance==USART1)
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	4a21      	ldr	r2, [pc, #132]	; (8000894 <HAL_UART_MspInit+0xa4>)
 800080e:	4293      	cmp	r3, r2
 8000810:	d13b      	bne.n	800088a <HAL_UART_MspInit+0x9a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000812:	4b21      	ldr	r3, [pc, #132]	; (8000898 <HAL_UART_MspInit+0xa8>)
 8000814:	699a      	ldr	r2, [r3, #24]
 8000816:	4b20      	ldr	r3, [pc, #128]	; (8000898 <HAL_UART_MspInit+0xa8>)
 8000818:	2180      	movs	r1, #128	; 0x80
 800081a:	01c9      	lsls	r1, r1, #7
 800081c:	430a      	orrs	r2, r1
 800081e:	619a      	str	r2, [r3, #24]
 8000820:	4b1d      	ldr	r3, [pc, #116]	; (8000898 <HAL_UART_MspInit+0xa8>)
 8000822:	699a      	ldr	r2, [r3, #24]
 8000824:	2380      	movs	r3, #128	; 0x80
 8000826:	01db      	lsls	r3, r3, #7
 8000828:	4013      	ands	r3, r2
 800082a:	613b      	str	r3, [r7, #16]
 800082c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800082e:	4b1a      	ldr	r3, [pc, #104]	; (8000898 <HAL_UART_MspInit+0xa8>)
 8000830:	695a      	ldr	r2, [r3, #20]
 8000832:	4b19      	ldr	r3, [pc, #100]	; (8000898 <HAL_UART_MspInit+0xa8>)
 8000834:	2180      	movs	r1, #128	; 0x80
 8000836:	0289      	lsls	r1, r1, #10
 8000838:	430a      	orrs	r2, r1
 800083a:	615a      	str	r2, [r3, #20]
 800083c:	4b16      	ldr	r3, [pc, #88]	; (8000898 <HAL_UART_MspInit+0xa8>)
 800083e:	695a      	ldr	r2, [r3, #20]
 8000840:	2380      	movs	r3, #128	; 0x80
 8000842:	029b      	lsls	r3, r3, #10
 8000844:	4013      	ands	r3, r2
 8000846:	60fb      	str	r3, [r7, #12]
 8000848:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800084a:	2114      	movs	r1, #20
 800084c:	187b      	adds	r3, r7, r1
 800084e:	22c0      	movs	r2, #192	; 0xc0
 8000850:	00d2      	lsls	r2, r2, #3
 8000852:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000854:	187b      	adds	r3, r7, r1
 8000856:	2202      	movs	r2, #2
 8000858:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085a:	187b      	adds	r3, r7, r1
 800085c:	2200      	movs	r2, #0
 800085e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000860:	187b      	adds	r3, r7, r1
 8000862:	2203      	movs	r2, #3
 8000864:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000866:	187b      	adds	r3, r7, r1
 8000868:	2201      	movs	r2, #1
 800086a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800086c:	187a      	adds	r2, r7, r1
 800086e:	2390      	movs	r3, #144	; 0x90
 8000870:	05db      	lsls	r3, r3, #23
 8000872:	0011      	movs	r1, r2
 8000874:	0018      	movs	r0, r3
 8000876:	f000 fa29 	bl	8000ccc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800087a:	2200      	movs	r2, #0
 800087c:	2100      	movs	r1, #0
 800087e:	201b      	movs	r0, #27
 8000880:	f000 f9ac 	bl	8000bdc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000884:	201b      	movs	r0, #27
 8000886:	f000 f9be 	bl	8000c06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800088a:	46c0      	nop			; (mov r8, r8)
 800088c:	46bd      	mov	sp, r7
 800088e:	b00a      	add	sp, #40	; 0x28
 8000890:	bd80      	pop	{r7, pc}
 8000892:	46c0      	nop			; (mov r8, r8)
 8000894:	40013800 	.word	0x40013800
 8000898:	40021000 	.word	0x40021000

0800089c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80008a0:	46c0      	nop			; (mov r8, r8)
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}

080008a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008a6:	b580      	push	{r7, lr}
 80008a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008aa:	e7fe      	b.n	80008aa <HardFault_Handler+0x4>

080008ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80008b0:	46c0      	nop			; (mov r8, r8)
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}

080008b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008b6:	b580      	push	{r7, lr}
 80008b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008ba:	46c0      	nop			; (mov r8, r8)
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}

080008c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008c4:	f000 f8c2 	bl	8000a4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008c8:	46c0      	nop			; (mov r8, r8)
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
	...

080008d0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	if(strlen(buffer) > 0)
 80008d4:	4b0b      	ldr	r3, [pc, #44]	; (8000904 <TIM2_IRQHandler+0x34>)
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d005      	beq.n	80008e8 <TIM2_IRQHandler+0x18>
		timer_count++;
 80008dc:	4b0a      	ldr	r3, [pc, #40]	; (8000908 <TIM2_IRQHandler+0x38>)
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	3301      	adds	r3, #1
 80008e2:	b2da      	uxtb	r2, r3
 80008e4:	4b08      	ldr	r3, [pc, #32]	; (8000908 <TIM2_IRQHandler+0x38>)
 80008e6:	701a      	strb	r2, [r3, #0]
	if (timer_count > 5) //if receiving takes more than 100 ms, messages are short, dont need alot of time
 80008e8:	4b07      	ldr	r3, [pc, #28]	; (8000908 <TIM2_IRQHandler+0x38>)
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	2b05      	cmp	r3, #5
 80008ee:	d901      	bls.n	80008f4 <TIM2_IRQHandler+0x24>
		Message_handler();
 80008f0:	f7ff fe9a 	bl	8000628 <Message_handler>

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80008f4:	4b05      	ldr	r3, [pc, #20]	; (800090c <TIM2_IRQHandler+0x3c>)
 80008f6:	0018      	movs	r0, r3
 80008f8:	f001 f944 	bl	8001b84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80008fc:	46c0      	nop			; (mov r8, r8)
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	46c0      	nop			; (mov r8, r8)
 8000904:	200000ec 	.word	0x200000ec
 8000908:	20000028 	.word	0x20000028
 800090c:	200000ac 	.word	0x200000ac

08000910 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	HAL_UART_Receive(&huart1, (uint8_t*)&buffer[buffer_index++], 1, 10);
 8000914:	4b0e      	ldr	r3, [pc, #56]	; (8000950 <USART1_IRQHandler+0x40>)
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	1c5a      	adds	r2, r3, #1
 800091a:	b2d1      	uxtb	r1, r2
 800091c:	4a0c      	ldr	r2, [pc, #48]	; (8000950 <USART1_IRQHandler+0x40>)
 800091e:	7011      	strb	r1, [r2, #0]
 8000920:	001a      	movs	r2, r3
 8000922:	4b0c      	ldr	r3, [pc, #48]	; (8000954 <USART1_IRQHandler+0x44>)
 8000924:	18d1      	adds	r1, r2, r3
 8000926:	480c      	ldr	r0, [pc, #48]	; (8000958 <USART1_IRQHandler+0x48>)
 8000928:	230a      	movs	r3, #10
 800092a:	2201      	movs	r2, #1
 800092c:	f001 ff6c 	bl	8002808 <HAL_UART_Receive>
	//HAL_UART_R

	if(buffer[buffer_index] == '\n')
 8000930:	4b07      	ldr	r3, [pc, #28]	; (8000950 <USART1_IRQHandler+0x40>)
 8000932:	781b      	ldrb	r3, [r3, #0]
 8000934:	001a      	movs	r2, r3
 8000936:	4b07      	ldr	r3, [pc, #28]	; (8000954 <USART1_IRQHandler+0x44>)
 8000938:	5c9b      	ldrb	r3, [r3, r2]
 800093a:	2b0a      	cmp	r3, #10
 800093c:	d101      	bne.n	8000942 <USART1_IRQHandler+0x32>
			Message_handler();
 800093e:	f7ff fe73 	bl	8000628 <Message_handler>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000942:	4b05      	ldr	r3, [pc, #20]	; (8000958 <USART1_IRQHandler+0x48>)
 8000944:	0018      	movs	r0, r3
 8000946:	f002 f837 	bl	80029b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800094a:	46c0      	nop			; (mov r8, r8)
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	20000029 	.word	0x20000029
 8000954:	200000ec 	.word	0x200000ec
 8000958:	2000002c 	.word	0x2000002c

0800095c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000960:	46c0      	nop			; (mov r8, r8)
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
	...

08000968 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000968:	480d      	ldr	r0, [pc, #52]	; (80009a0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800096a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800096c:	480d      	ldr	r0, [pc, #52]	; (80009a4 <LoopForever+0x6>)
  ldr r1, =_edata
 800096e:	490e      	ldr	r1, [pc, #56]	; (80009a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000970:	4a0e      	ldr	r2, [pc, #56]	; (80009ac <LoopForever+0xe>)
  movs r3, #0
 8000972:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000974:	e002      	b.n	800097c <LoopCopyDataInit>

08000976 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000976:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000978:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800097a:	3304      	adds	r3, #4

0800097c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800097c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800097e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000980:	d3f9      	bcc.n	8000976 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000982:	4a0b      	ldr	r2, [pc, #44]	; (80009b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000984:	4c0b      	ldr	r4, [pc, #44]	; (80009b4 <LoopForever+0x16>)
  movs r3, #0
 8000986:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000988:	e001      	b.n	800098e <LoopFillZerobss>

0800098a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800098a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800098c:	3204      	adds	r2, #4

0800098e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800098e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000990:	d3fb      	bcc.n	800098a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000992:	f7ff ffe3 	bl	800095c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000996:	f002 fcb3 	bl	8003300 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800099a:	f7ff fc41 	bl	8000220 <main>

0800099e <LoopForever>:

LoopForever:
    b LoopForever
 800099e:	e7fe      	b.n	800099e <LoopForever>
  ldr   r0, =_estack
 80009a0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80009a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009a8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80009ac:	08003404 	.word	0x08003404
  ldr r2, =_sbss
 80009b0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80009b4:	20000124 	.word	0x20000124

080009b8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009b8:	e7fe      	b.n	80009b8 <ADC1_COMP_IRQHandler>
	...

080009bc <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009c0:	4b07      	ldr	r3, [pc, #28]	; (80009e0 <HAL_Init+0x24>)
 80009c2:	681a      	ldr	r2, [r3, #0]
 80009c4:	4b06      	ldr	r3, [pc, #24]	; (80009e0 <HAL_Init+0x24>)
 80009c6:	2110      	movs	r1, #16
 80009c8:	430a      	orrs	r2, r1
 80009ca:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80009cc:	2000      	movs	r0, #0
 80009ce:	f000 f809 	bl	80009e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009d2:	f7ff fe97 	bl	8000704 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009d6:	2300      	movs	r3, #0
}
 80009d8:	0018      	movs	r0, r3
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	46c0      	nop			; (mov r8, r8)
 80009e0:	40022000 	.word	0x40022000

080009e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009e4:	b590      	push	{r4, r7, lr}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009ec:	4b14      	ldr	r3, [pc, #80]	; (8000a40 <HAL_InitTick+0x5c>)
 80009ee:	681c      	ldr	r4, [r3, #0]
 80009f0:	4b14      	ldr	r3, [pc, #80]	; (8000a44 <HAL_InitTick+0x60>)
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	0019      	movs	r1, r3
 80009f6:	23fa      	movs	r3, #250	; 0xfa
 80009f8:	0098      	lsls	r0, r3, #2
 80009fa:	f7ff fb85 	bl	8000108 <__udivsi3>
 80009fe:	0003      	movs	r3, r0
 8000a00:	0019      	movs	r1, r3
 8000a02:	0020      	movs	r0, r4
 8000a04:	f7ff fb80 	bl	8000108 <__udivsi3>
 8000a08:	0003      	movs	r3, r0
 8000a0a:	0018      	movs	r0, r3
 8000a0c:	f000 f90b 	bl	8000c26 <HAL_SYSTICK_Config>
 8000a10:	1e03      	subs	r3, r0, #0
 8000a12:	d001      	beq.n	8000a18 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000a14:	2301      	movs	r3, #1
 8000a16:	e00f      	b.n	8000a38 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	2b03      	cmp	r3, #3
 8000a1c:	d80b      	bhi.n	8000a36 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a1e:	6879      	ldr	r1, [r7, #4]
 8000a20:	2301      	movs	r3, #1
 8000a22:	425b      	negs	r3, r3
 8000a24:	2200      	movs	r2, #0
 8000a26:	0018      	movs	r0, r3
 8000a28:	f000 f8d8 	bl	8000bdc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a2c:	4b06      	ldr	r3, [pc, #24]	; (8000a48 <HAL_InitTick+0x64>)
 8000a2e:	687a      	ldr	r2, [r7, #4]
 8000a30:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000a32:	2300      	movs	r3, #0
 8000a34:	e000      	b.n	8000a38 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000a36:	2301      	movs	r3, #1
}
 8000a38:	0018      	movs	r0, r3
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	b003      	add	sp, #12
 8000a3e:	bd90      	pop	{r4, r7, pc}
 8000a40:	20000000 	.word	0x20000000
 8000a44:	20000008 	.word	0x20000008
 8000a48:	20000004 	.word	0x20000004

08000a4c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a50:	4b05      	ldr	r3, [pc, #20]	; (8000a68 <HAL_IncTick+0x1c>)
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	001a      	movs	r2, r3
 8000a56:	4b05      	ldr	r3, [pc, #20]	; (8000a6c <HAL_IncTick+0x20>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	18d2      	adds	r2, r2, r3
 8000a5c:	4b03      	ldr	r3, [pc, #12]	; (8000a6c <HAL_IncTick+0x20>)
 8000a5e:	601a      	str	r2, [r3, #0]
}
 8000a60:	46c0      	nop			; (mov r8, r8)
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	46c0      	nop			; (mov r8, r8)
 8000a68:	20000008 	.word	0x20000008
 8000a6c:	20000120 	.word	0x20000120

08000a70 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
  return uwTick;
 8000a74:	4b02      	ldr	r3, [pc, #8]	; (8000a80 <HAL_GetTick+0x10>)
 8000a76:	681b      	ldr	r3, [r3, #0]
}
 8000a78:	0018      	movs	r0, r3
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	46c0      	nop			; (mov r8, r8)
 8000a80:	20000120 	.word	0x20000120

08000a84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	0002      	movs	r2, r0
 8000a8c:	1dfb      	adds	r3, r7, #7
 8000a8e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a90:	1dfb      	adds	r3, r7, #7
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	2b7f      	cmp	r3, #127	; 0x7f
 8000a96:	d809      	bhi.n	8000aac <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a98:	1dfb      	adds	r3, r7, #7
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	001a      	movs	r2, r3
 8000a9e:	231f      	movs	r3, #31
 8000aa0:	401a      	ands	r2, r3
 8000aa2:	4b04      	ldr	r3, [pc, #16]	; (8000ab4 <__NVIC_EnableIRQ+0x30>)
 8000aa4:	2101      	movs	r1, #1
 8000aa6:	4091      	lsls	r1, r2
 8000aa8:	000a      	movs	r2, r1
 8000aaa:	601a      	str	r2, [r3, #0]
  }
}
 8000aac:	46c0      	nop			; (mov r8, r8)
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	b002      	add	sp, #8
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	e000e100 	.word	0xe000e100

08000ab8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ab8:	b590      	push	{r4, r7, lr}
 8000aba:	b083      	sub	sp, #12
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	0002      	movs	r2, r0
 8000ac0:	6039      	str	r1, [r7, #0]
 8000ac2:	1dfb      	adds	r3, r7, #7
 8000ac4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ac6:	1dfb      	adds	r3, r7, #7
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	2b7f      	cmp	r3, #127	; 0x7f
 8000acc:	d828      	bhi.n	8000b20 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ace:	4a2f      	ldr	r2, [pc, #188]	; (8000b8c <__NVIC_SetPriority+0xd4>)
 8000ad0:	1dfb      	adds	r3, r7, #7
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	b25b      	sxtb	r3, r3
 8000ad6:	089b      	lsrs	r3, r3, #2
 8000ad8:	33c0      	adds	r3, #192	; 0xc0
 8000ada:	009b      	lsls	r3, r3, #2
 8000adc:	589b      	ldr	r3, [r3, r2]
 8000ade:	1dfa      	adds	r2, r7, #7
 8000ae0:	7812      	ldrb	r2, [r2, #0]
 8000ae2:	0011      	movs	r1, r2
 8000ae4:	2203      	movs	r2, #3
 8000ae6:	400a      	ands	r2, r1
 8000ae8:	00d2      	lsls	r2, r2, #3
 8000aea:	21ff      	movs	r1, #255	; 0xff
 8000aec:	4091      	lsls	r1, r2
 8000aee:	000a      	movs	r2, r1
 8000af0:	43d2      	mvns	r2, r2
 8000af2:	401a      	ands	r2, r3
 8000af4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	019b      	lsls	r3, r3, #6
 8000afa:	22ff      	movs	r2, #255	; 0xff
 8000afc:	401a      	ands	r2, r3
 8000afe:	1dfb      	adds	r3, r7, #7
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	0018      	movs	r0, r3
 8000b04:	2303      	movs	r3, #3
 8000b06:	4003      	ands	r3, r0
 8000b08:	00db      	lsls	r3, r3, #3
 8000b0a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b0c:	481f      	ldr	r0, [pc, #124]	; (8000b8c <__NVIC_SetPriority+0xd4>)
 8000b0e:	1dfb      	adds	r3, r7, #7
 8000b10:	781b      	ldrb	r3, [r3, #0]
 8000b12:	b25b      	sxtb	r3, r3
 8000b14:	089b      	lsrs	r3, r3, #2
 8000b16:	430a      	orrs	r2, r1
 8000b18:	33c0      	adds	r3, #192	; 0xc0
 8000b1a:	009b      	lsls	r3, r3, #2
 8000b1c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000b1e:	e031      	b.n	8000b84 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b20:	4a1b      	ldr	r2, [pc, #108]	; (8000b90 <__NVIC_SetPriority+0xd8>)
 8000b22:	1dfb      	adds	r3, r7, #7
 8000b24:	781b      	ldrb	r3, [r3, #0]
 8000b26:	0019      	movs	r1, r3
 8000b28:	230f      	movs	r3, #15
 8000b2a:	400b      	ands	r3, r1
 8000b2c:	3b08      	subs	r3, #8
 8000b2e:	089b      	lsrs	r3, r3, #2
 8000b30:	3306      	adds	r3, #6
 8000b32:	009b      	lsls	r3, r3, #2
 8000b34:	18d3      	adds	r3, r2, r3
 8000b36:	3304      	adds	r3, #4
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	1dfa      	adds	r2, r7, #7
 8000b3c:	7812      	ldrb	r2, [r2, #0]
 8000b3e:	0011      	movs	r1, r2
 8000b40:	2203      	movs	r2, #3
 8000b42:	400a      	ands	r2, r1
 8000b44:	00d2      	lsls	r2, r2, #3
 8000b46:	21ff      	movs	r1, #255	; 0xff
 8000b48:	4091      	lsls	r1, r2
 8000b4a:	000a      	movs	r2, r1
 8000b4c:	43d2      	mvns	r2, r2
 8000b4e:	401a      	ands	r2, r3
 8000b50:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	019b      	lsls	r3, r3, #6
 8000b56:	22ff      	movs	r2, #255	; 0xff
 8000b58:	401a      	ands	r2, r3
 8000b5a:	1dfb      	adds	r3, r7, #7
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	0018      	movs	r0, r3
 8000b60:	2303      	movs	r3, #3
 8000b62:	4003      	ands	r3, r0
 8000b64:	00db      	lsls	r3, r3, #3
 8000b66:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b68:	4809      	ldr	r0, [pc, #36]	; (8000b90 <__NVIC_SetPriority+0xd8>)
 8000b6a:	1dfb      	adds	r3, r7, #7
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	001c      	movs	r4, r3
 8000b70:	230f      	movs	r3, #15
 8000b72:	4023      	ands	r3, r4
 8000b74:	3b08      	subs	r3, #8
 8000b76:	089b      	lsrs	r3, r3, #2
 8000b78:	430a      	orrs	r2, r1
 8000b7a:	3306      	adds	r3, #6
 8000b7c:	009b      	lsls	r3, r3, #2
 8000b7e:	18c3      	adds	r3, r0, r3
 8000b80:	3304      	adds	r3, #4
 8000b82:	601a      	str	r2, [r3, #0]
}
 8000b84:	46c0      	nop			; (mov r8, r8)
 8000b86:	46bd      	mov	sp, r7
 8000b88:	b003      	add	sp, #12
 8000b8a:	bd90      	pop	{r4, r7, pc}
 8000b8c:	e000e100 	.word	0xe000e100
 8000b90:	e000ed00 	.word	0xe000ed00

08000b94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	3b01      	subs	r3, #1
 8000ba0:	4a0c      	ldr	r2, [pc, #48]	; (8000bd4 <SysTick_Config+0x40>)
 8000ba2:	4293      	cmp	r3, r2
 8000ba4:	d901      	bls.n	8000baa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	e010      	b.n	8000bcc <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000baa:	4b0b      	ldr	r3, [pc, #44]	; (8000bd8 <SysTick_Config+0x44>)
 8000bac:	687a      	ldr	r2, [r7, #4]
 8000bae:	3a01      	subs	r2, #1
 8000bb0:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	425b      	negs	r3, r3
 8000bb6:	2103      	movs	r1, #3
 8000bb8:	0018      	movs	r0, r3
 8000bba:	f7ff ff7d 	bl	8000ab8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bbe:	4b06      	ldr	r3, [pc, #24]	; (8000bd8 <SysTick_Config+0x44>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bc4:	4b04      	ldr	r3, [pc, #16]	; (8000bd8 <SysTick_Config+0x44>)
 8000bc6:	2207      	movs	r2, #7
 8000bc8:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bca:	2300      	movs	r3, #0
}
 8000bcc:	0018      	movs	r0, r3
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	b002      	add	sp, #8
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	00ffffff 	.word	0x00ffffff
 8000bd8:	e000e010 	.word	0xe000e010

08000bdc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b084      	sub	sp, #16
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	60b9      	str	r1, [r7, #8]
 8000be4:	607a      	str	r2, [r7, #4]
 8000be6:	210f      	movs	r1, #15
 8000be8:	187b      	adds	r3, r7, r1
 8000bea:	1c02      	adds	r2, r0, #0
 8000bec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000bee:	68ba      	ldr	r2, [r7, #8]
 8000bf0:	187b      	adds	r3, r7, r1
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	b25b      	sxtb	r3, r3
 8000bf6:	0011      	movs	r1, r2
 8000bf8:	0018      	movs	r0, r3
 8000bfa:	f7ff ff5d 	bl	8000ab8 <__NVIC_SetPriority>
}
 8000bfe:	46c0      	nop			; (mov r8, r8)
 8000c00:	46bd      	mov	sp, r7
 8000c02:	b004      	add	sp, #16
 8000c04:	bd80      	pop	{r7, pc}

08000c06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c06:	b580      	push	{r7, lr}
 8000c08:	b082      	sub	sp, #8
 8000c0a:	af00      	add	r7, sp, #0
 8000c0c:	0002      	movs	r2, r0
 8000c0e:	1dfb      	adds	r3, r7, #7
 8000c10:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c12:	1dfb      	adds	r3, r7, #7
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	b25b      	sxtb	r3, r3
 8000c18:	0018      	movs	r0, r3
 8000c1a:	f7ff ff33 	bl	8000a84 <__NVIC_EnableIRQ>
}
 8000c1e:	46c0      	nop			; (mov r8, r8)
 8000c20:	46bd      	mov	sp, r7
 8000c22:	b002      	add	sp, #8
 8000c24:	bd80      	pop	{r7, pc}

08000c26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c26:	b580      	push	{r7, lr}
 8000c28:	b082      	sub	sp, #8
 8000c2a:	af00      	add	r7, sp, #0
 8000c2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	0018      	movs	r0, r3
 8000c32:	f7ff ffaf 	bl	8000b94 <SysTick_Config>
 8000c36:	0003      	movs	r3, r0
}
 8000c38:	0018      	movs	r0, r3
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	b002      	add	sp, #8
 8000c3e:	bd80      	pop	{r7, pc}

08000c40 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b084      	sub	sp, #16
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000c48:	230f      	movs	r3, #15
 8000c4a:	18fb      	adds	r3, r7, r3
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	2221      	movs	r2, #33	; 0x21
 8000c54:	5c9b      	ldrb	r3, [r3, r2]
 8000c56:	b2db      	uxtb	r3, r3
 8000c58:	2b02      	cmp	r3, #2
 8000c5a:	d007      	beq.n	8000c6c <HAL_DMA_Abort_IT+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2204      	movs	r2, #4
 8000c60:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000c62:	230f      	movs	r3, #15
 8000c64:	18fb      	adds	r3, r7, r3
 8000c66:	2201      	movs	r2, #1
 8000c68:	701a      	strb	r2, [r3, #0]
 8000c6a:	e028      	b.n	8000cbe <HAL_DMA_Abort_IT+0x7e>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	681a      	ldr	r2, [r3, #0]
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	210e      	movs	r1, #14
 8000c78:	438a      	bics	r2, r1
 8000c7a:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	681a      	ldr	r2, [r3, #0]
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	2101      	movs	r1, #1
 8000c88:	438a      	bics	r2, r1
 8000c8a:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c94:	2101      	movs	r1, #1
 8000c96:	4091      	lsls	r1, r2
 8000c98:	000a      	movs	r2, r1
 8000c9a:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	2221      	movs	r2, #33	; 0x21
 8000ca0:	2101      	movs	r1, #1
 8000ca2:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	2220      	movs	r2, #32
 8000ca8:	2100      	movs	r1, #0
 8000caa:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d004      	beq.n	8000cbe <HAL_DMA_Abort_IT+0x7e>
    {
      hdma->XferAbortCallback(hdma);
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cb8:	687a      	ldr	r2, [r7, #4]
 8000cba:	0010      	movs	r0, r2
 8000cbc:	4798      	blx	r3
    } 
  }
  return status;
 8000cbe:	230f      	movs	r3, #15
 8000cc0:	18fb      	adds	r3, r7, r3
 8000cc2:	781b      	ldrb	r3, [r3, #0]
}
 8000cc4:	0018      	movs	r0, r3
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	b004      	add	sp, #16
 8000cca:	bd80      	pop	{r7, pc}

08000ccc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b086      	sub	sp, #24
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
 8000cd4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cda:	e14f      	b.n	8000f7c <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	697a      	ldr	r2, [r7, #20]
 8000ce4:	4091      	lsls	r1, r2
 8000ce6:	000a      	movs	r2, r1
 8000ce8:	4013      	ands	r3, r2
 8000cea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d100      	bne.n	8000cf4 <HAL_GPIO_Init+0x28>
 8000cf2:	e140      	b.n	8000f76 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	2b01      	cmp	r3, #1
 8000cfa:	d00b      	beq.n	8000d14 <HAL_GPIO_Init+0x48>
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	685b      	ldr	r3, [r3, #4]
 8000d00:	2b02      	cmp	r3, #2
 8000d02:	d007      	beq.n	8000d14 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d08:	2b11      	cmp	r3, #17
 8000d0a:	d003      	beq.n	8000d14 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	685b      	ldr	r3, [r3, #4]
 8000d10:	2b12      	cmp	r3, #18
 8000d12:	d130      	bne.n	8000d76 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	689b      	ldr	r3, [r3, #8]
 8000d18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	005b      	lsls	r3, r3, #1
 8000d1e:	2203      	movs	r2, #3
 8000d20:	409a      	lsls	r2, r3
 8000d22:	0013      	movs	r3, r2
 8000d24:	43da      	mvns	r2, r3
 8000d26:	693b      	ldr	r3, [r7, #16]
 8000d28:	4013      	ands	r3, r2
 8000d2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	68da      	ldr	r2, [r3, #12]
 8000d30:	697b      	ldr	r3, [r7, #20]
 8000d32:	005b      	lsls	r3, r3, #1
 8000d34:	409a      	lsls	r2, r3
 8000d36:	0013      	movs	r3, r2
 8000d38:	693a      	ldr	r2, [r7, #16]
 8000d3a:	4313      	orrs	r3, r2
 8000d3c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	693a      	ldr	r2, [r7, #16]
 8000d42:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	697b      	ldr	r3, [r7, #20]
 8000d4e:	409a      	lsls	r2, r3
 8000d50:	0013      	movs	r3, r2
 8000d52:	43da      	mvns	r2, r3
 8000d54:	693b      	ldr	r3, [r7, #16]
 8000d56:	4013      	ands	r3, r2
 8000d58:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	685b      	ldr	r3, [r3, #4]
 8000d5e:	091b      	lsrs	r3, r3, #4
 8000d60:	2201      	movs	r2, #1
 8000d62:	401a      	ands	r2, r3
 8000d64:	697b      	ldr	r3, [r7, #20]
 8000d66:	409a      	lsls	r2, r3
 8000d68:	0013      	movs	r3, r2
 8000d6a:	693a      	ldr	r2, [r7, #16]
 8000d6c:	4313      	orrs	r3, r2
 8000d6e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	693a      	ldr	r2, [r7, #16]
 8000d74:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	68db      	ldr	r3, [r3, #12]
 8000d7a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000d7c:	697b      	ldr	r3, [r7, #20]
 8000d7e:	005b      	lsls	r3, r3, #1
 8000d80:	2203      	movs	r2, #3
 8000d82:	409a      	lsls	r2, r3
 8000d84:	0013      	movs	r3, r2
 8000d86:	43da      	mvns	r2, r3
 8000d88:	693b      	ldr	r3, [r7, #16]
 8000d8a:	4013      	ands	r3, r2
 8000d8c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	689a      	ldr	r2, [r3, #8]
 8000d92:	697b      	ldr	r3, [r7, #20]
 8000d94:	005b      	lsls	r3, r3, #1
 8000d96:	409a      	lsls	r2, r3
 8000d98:	0013      	movs	r3, r2
 8000d9a:	693a      	ldr	r2, [r7, #16]
 8000d9c:	4313      	orrs	r3, r2
 8000d9e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	693a      	ldr	r2, [r7, #16]
 8000da4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	2b02      	cmp	r3, #2
 8000dac:	d003      	beq.n	8000db6 <HAL_GPIO_Init+0xea>
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	2b12      	cmp	r3, #18
 8000db4:	d123      	bne.n	8000dfe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000db6:	697b      	ldr	r3, [r7, #20]
 8000db8:	08da      	lsrs	r2, r3, #3
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	3208      	adds	r2, #8
 8000dbe:	0092      	lsls	r2, r2, #2
 8000dc0:	58d3      	ldr	r3, [r2, r3]
 8000dc2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000dc4:	697b      	ldr	r3, [r7, #20]
 8000dc6:	2207      	movs	r2, #7
 8000dc8:	4013      	ands	r3, r2
 8000dca:	009b      	lsls	r3, r3, #2
 8000dcc:	220f      	movs	r2, #15
 8000dce:	409a      	lsls	r2, r3
 8000dd0:	0013      	movs	r3, r2
 8000dd2:	43da      	mvns	r2, r3
 8000dd4:	693b      	ldr	r3, [r7, #16]
 8000dd6:	4013      	ands	r3, r2
 8000dd8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	691a      	ldr	r2, [r3, #16]
 8000dde:	697b      	ldr	r3, [r7, #20]
 8000de0:	2107      	movs	r1, #7
 8000de2:	400b      	ands	r3, r1
 8000de4:	009b      	lsls	r3, r3, #2
 8000de6:	409a      	lsls	r2, r3
 8000de8:	0013      	movs	r3, r2
 8000dea:	693a      	ldr	r2, [r7, #16]
 8000dec:	4313      	orrs	r3, r2
 8000dee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	08da      	lsrs	r2, r3, #3
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	3208      	adds	r2, #8
 8000df8:	0092      	lsls	r2, r2, #2
 8000dfa:	6939      	ldr	r1, [r7, #16]
 8000dfc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	005b      	lsls	r3, r3, #1
 8000e08:	2203      	movs	r2, #3
 8000e0a:	409a      	lsls	r2, r3
 8000e0c:	0013      	movs	r3, r2
 8000e0e:	43da      	mvns	r2, r3
 8000e10:	693b      	ldr	r3, [r7, #16]
 8000e12:	4013      	ands	r3, r2
 8000e14:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	2203      	movs	r2, #3
 8000e1c:	401a      	ands	r2, r3
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	005b      	lsls	r3, r3, #1
 8000e22:	409a      	lsls	r2, r3
 8000e24:	0013      	movs	r3, r2
 8000e26:	693a      	ldr	r2, [r7, #16]
 8000e28:	4313      	orrs	r3, r2
 8000e2a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	693a      	ldr	r2, [r7, #16]
 8000e30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	685a      	ldr	r2, [r3, #4]
 8000e36:	2380      	movs	r3, #128	; 0x80
 8000e38:	055b      	lsls	r3, r3, #21
 8000e3a:	4013      	ands	r3, r2
 8000e3c:	d100      	bne.n	8000e40 <HAL_GPIO_Init+0x174>
 8000e3e:	e09a      	b.n	8000f76 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e40:	4b54      	ldr	r3, [pc, #336]	; (8000f94 <HAL_GPIO_Init+0x2c8>)
 8000e42:	699a      	ldr	r2, [r3, #24]
 8000e44:	4b53      	ldr	r3, [pc, #332]	; (8000f94 <HAL_GPIO_Init+0x2c8>)
 8000e46:	2101      	movs	r1, #1
 8000e48:	430a      	orrs	r2, r1
 8000e4a:	619a      	str	r2, [r3, #24]
 8000e4c:	4b51      	ldr	r3, [pc, #324]	; (8000f94 <HAL_GPIO_Init+0x2c8>)
 8000e4e:	699b      	ldr	r3, [r3, #24]
 8000e50:	2201      	movs	r2, #1
 8000e52:	4013      	ands	r3, r2
 8000e54:	60bb      	str	r3, [r7, #8]
 8000e56:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000e58:	4a4f      	ldr	r2, [pc, #316]	; (8000f98 <HAL_GPIO_Init+0x2cc>)
 8000e5a:	697b      	ldr	r3, [r7, #20]
 8000e5c:	089b      	lsrs	r3, r3, #2
 8000e5e:	3302      	adds	r3, #2
 8000e60:	009b      	lsls	r3, r3, #2
 8000e62:	589b      	ldr	r3, [r3, r2]
 8000e64:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	2203      	movs	r2, #3
 8000e6a:	4013      	ands	r3, r2
 8000e6c:	009b      	lsls	r3, r3, #2
 8000e6e:	220f      	movs	r2, #15
 8000e70:	409a      	lsls	r2, r3
 8000e72:	0013      	movs	r3, r2
 8000e74:	43da      	mvns	r2, r3
 8000e76:	693b      	ldr	r3, [r7, #16]
 8000e78:	4013      	ands	r3, r2
 8000e7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000e7c:	687a      	ldr	r2, [r7, #4]
 8000e7e:	2390      	movs	r3, #144	; 0x90
 8000e80:	05db      	lsls	r3, r3, #23
 8000e82:	429a      	cmp	r2, r3
 8000e84:	d013      	beq.n	8000eae <HAL_GPIO_Init+0x1e2>
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	4a44      	ldr	r2, [pc, #272]	; (8000f9c <HAL_GPIO_Init+0x2d0>)
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d00d      	beq.n	8000eaa <HAL_GPIO_Init+0x1de>
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	4a43      	ldr	r2, [pc, #268]	; (8000fa0 <HAL_GPIO_Init+0x2d4>)
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d007      	beq.n	8000ea6 <HAL_GPIO_Init+0x1da>
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	4a42      	ldr	r2, [pc, #264]	; (8000fa4 <HAL_GPIO_Init+0x2d8>)
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d101      	bne.n	8000ea2 <HAL_GPIO_Init+0x1d6>
 8000e9e:	2303      	movs	r3, #3
 8000ea0:	e006      	b.n	8000eb0 <HAL_GPIO_Init+0x1e4>
 8000ea2:	2305      	movs	r3, #5
 8000ea4:	e004      	b.n	8000eb0 <HAL_GPIO_Init+0x1e4>
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	e002      	b.n	8000eb0 <HAL_GPIO_Init+0x1e4>
 8000eaa:	2301      	movs	r3, #1
 8000eac:	e000      	b.n	8000eb0 <HAL_GPIO_Init+0x1e4>
 8000eae:	2300      	movs	r3, #0
 8000eb0:	697a      	ldr	r2, [r7, #20]
 8000eb2:	2103      	movs	r1, #3
 8000eb4:	400a      	ands	r2, r1
 8000eb6:	0092      	lsls	r2, r2, #2
 8000eb8:	4093      	lsls	r3, r2
 8000eba:	693a      	ldr	r2, [r7, #16]
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000ec0:	4935      	ldr	r1, [pc, #212]	; (8000f98 <HAL_GPIO_Init+0x2cc>)
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	089b      	lsrs	r3, r3, #2
 8000ec6:	3302      	adds	r3, #2
 8000ec8:	009b      	lsls	r3, r3, #2
 8000eca:	693a      	ldr	r2, [r7, #16]
 8000ecc:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ece:	4b36      	ldr	r3, [pc, #216]	; (8000fa8 <HAL_GPIO_Init+0x2dc>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	43da      	mvns	r2, r3
 8000ed8:	693b      	ldr	r3, [r7, #16]
 8000eda:	4013      	ands	r3, r2
 8000edc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	685a      	ldr	r2, [r3, #4]
 8000ee2:	2380      	movs	r3, #128	; 0x80
 8000ee4:	025b      	lsls	r3, r3, #9
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	d003      	beq.n	8000ef2 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000eea:	693a      	ldr	r2, [r7, #16]
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000ef2:	4b2d      	ldr	r3, [pc, #180]	; (8000fa8 <HAL_GPIO_Init+0x2dc>)
 8000ef4:	693a      	ldr	r2, [r7, #16]
 8000ef6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000ef8:	4b2b      	ldr	r3, [pc, #172]	; (8000fa8 <HAL_GPIO_Init+0x2dc>)
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	43da      	mvns	r2, r3
 8000f02:	693b      	ldr	r3, [r7, #16]
 8000f04:	4013      	ands	r3, r2
 8000f06:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	685a      	ldr	r2, [r3, #4]
 8000f0c:	2380      	movs	r3, #128	; 0x80
 8000f0e:	029b      	lsls	r3, r3, #10
 8000f10:	4013      	ands	r3, r2
 8000f12:	d003      	beq.n	8000f1c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000f14:	693a      	ldr	r2, [r7, #16]
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	4313      	orrs	r3, r2
 8000f1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000f1c:	4b22      	ldr	r3, [pc, #136]	; (8000fa8 <HAL_GPIO_Init+0x2dc>)
 8000f1e:	693a      	ldr	r2, [r7, #16]
 8000f20:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f22:	4b21      	ldr	r3, [pc, #132]	; (8000fa8 <HAL_GPIO_Init+0x2dc>)
 8000f24:	689b      	ldr	r3, [r3, #8]
 8000f26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	43da      	mvns	r2, r3
 8000f2c:	693b      	ldr	r3, [r7, #16]
 8000f2e:	4013      	ands	r3, r2
 8000f30:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	685a      	ldr	r2, [r3, #4]
 8000f36:	2380      	movs	r3, #128	; 0x80
 8000f38:	035b      	lsls	r3, r3, #13
 8000f3a:	4013      	ands	r3, r2
 8000f3c:	d003      	beq.n	8000f46 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000f3e:	693a      	ldr	r2, [r7, #16]
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	4313      	orrs	r3, r2
 8000f44:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000f46:	4b18      	ldr	r3, [pc, #96]	; (8000fa8 <HAL_GPIO_Init+0x2dc>)
 8000f48:	693a      	ldr	r2, [r7, #16]
 8000f4a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000f4c:	4b16      	ldr	r3, [pc, #88]	; (8000fa8 <HAL_GPIO_Init+0x2dc>)
 8000f4e:	68db      	ldr	r3, [r3, #12]
 8000f50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	43da      	mvns	r2, r3
 8000f56:	693b      	ldr	r3, [r7, #16]
 8000f58:	4013      	ands	r3, r2
 8000f5a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	685a      	ldr	r2, [r3, #4]
 8000f60:	2380      	movs	r3, #128	; 0x80
 8000f62:	039b      	lsls	r3, r3, #14
 8000f64:	4013      	ands	r3, r2
 8000f66:	d003      	beq.n	8000f70 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000f68:	693a      	ldr	r2, [r7, #16]
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	4313      	orrs	r3, r2
 8000f6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000f70:	4b0d      	ldr	r3, [pc, #52]	; (8000fa8 <HAL_GPIO_Init+0x2dc>)
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	3301      	adds	r3, #1
 8000f7a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	681a      	ldr	r2, [r3, #0]
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	40da      	lsrs	r2, r3
 8000f84:	1e13      	subs	r3, r2, #0
 8000f86:	d000      	beq.n	8000f8a <HAL_GPIO_Init+0x2be>
 8000f88:	e6a8      	b.n	8000cdc <HAL_GPIO_Init+0x10>
  } 
}
 8000f8a:	46c0      	nop			; (mov r8, r8)
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	b006      	add	sp, #24
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	46c0      	nop			; (mov r8, r8)
 8000f94:	40021000 	.word	0x40021000
 8000f98:	40010000 	.word	0x40010000
 8000f9c:	48000400 	.word	0x48000400
 8000fa0:	48000800 	.word	0x48000800
 8000fa4:	48000c00 	.word	0x48000c00
 8000fa8:	40010400 	.word	0x40010400

08000fac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
 8000fb4:	0008      	movs	r0, r1
 8000fb6:	0011      	movs	r1, r2
 8000fb8:	1cbb      	adds	r3, r7, #2
 8000fba:	1c02      	adds	r2, r0, #0
 8000fbc:	801a      	strh	r2, [r3, #0]
 8000fbe:	1c7b      	adds	r3, r7, #1
 8000fc0:	1c0a      	adds	r2, r1, #0
 8000fc2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000fc4:	1c7b      	adds	r3, r7, #1
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d004      	beq.n	8000fd6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000fcc:	1cbb      	adds	r3, r7, #2
 8000fce:	881a      	ldrh	r2, [r3, #0]
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000fd4:	e003      	b.n	8000fde <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000fd6:	1cbb      	adds	r3, r7, #2
 8000fd8:	881a      	ldrh	r2, [r3, #0]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000fde:	46c0      	nop			; (mov r8, r8)
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	b002      	add	sp, #8
 8000fe4:	bd80      	pop	{r7, pc}
	...

08000fe8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b088      	sub	sp, #32
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d101      	bne.n	8000ffa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	e303      	b.n	8001602 <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	2201      	movs	r2, #1
 8001000:	4013      	ands	r3, r2
 8001002:	d100      	bne.n	8001006 <HAL_RCC_OscConfig+0x1e>
 8001004:	e08d      	b.n	8001122 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001006:	4bc4      	ldr	r3, [pc, #784]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	220c      	movs	r2, #12
 800100c:	4013      	ands	r3, r2
 800100e:	2b04      	cmp	r3, #4
 8001010:	d00e      	beq.n	8001030 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001012:	4bc1      	ldr	r3, [pc, #772]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	220c      	movs	r2, #12
 8001018:	4013      	ands	r3, r2
 800101a:	2b08      	cmp	r3, #8
 800101c:	d116      	bne.n	800104c <HAL_RCC_OscConfig+0x64>
 800101e:	4bbe      	ldr	r3, [pc, #760]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 8001020:	685a      	ldr	r2, [r3, #4]
 8001022:	2380      	movs	r3, #128	; 0x80
 8001024:	025b      	lsls	r3, r3, #9
 8001026:	401a      	ands	r2, r3
 8001028:	2380      	movs	r3, #128	; 0x80
 800102a:	025b      	lsls	r3, r3, #9
 800102c:	429a      	cmp	r2, r3
 800102e:	d10d      	bne.n	800104c <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001030:	4bb9      	ldr	r3, [pc, #740]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	2380      	movs	r3, #128	; 0x80
 8001036:	029b      	lsls	r3, r3, #10
 8001038:	4013      	ands	r3, r2
 800103a:	d100      	bne.n	800103e <HAL_RCC_OscConfig+0x56>
 800103c:	e070      	b.n	8001120 <HAL_RCC_OscConfig+0x138>
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d000      	beq.n	8001048 <HAL_RCC_OscConfig+0x60>
 8001046:	e06b      	b.n	8001120 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001048:	2301      	movs	r3, #1
 800104a:	e2da      	b.n	8001602 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	2b01      	cmp	r3, #1
 8001052:	d107      	bne.n	8001064 <HAL_RCC_OscConfig+0x7c>
 8001054:	4bb0      	ldr	r3, [pc, #704]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 8001056:	681a      	ldr	r2, [r3, #0]
 8001058:	4baf      	ldr	r3, [pc, #700]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 800105a:	2180      	movs	r1, #128	; 0x80
 800105c:	0249      	lsls	r1, r1, #9
 800105e:	430a      	orrs	r2, r1
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	e02f      	b.n	80010c4 <HAL_RCC_OscConfig+0xdc>
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d10c      	bne.n	8001086 <HAL_RCC_OscConfig+0x9e>
 800106c:	4baa      	ldr	r3, [pc, #680]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 800106e:	681a      	ldr	r2, [r3, #0]
 8001070:	4ba9      	ldr	r3, [pc, #676]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 8001072:	49aa      	ldr	r1, [pc, #680]	; (800131c <HAL_RCC_OscConfig+0x334>)
 8001074:	400a      	ands	r2, r1
 8001076:	601a      	str	r2, [r3, #0]
 8001078:	4ba7      	ldr	r3, [pc, #668]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 800107a:	681a      	ldr	r2, [r3, #0]
 800107c:	4ba6      	ldr	r3, [pc, #664]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 800107e:	49a8      	ldr	r1, [pc, #672]	; (8001320 <HAL_RCC_OscConfig+0x338>)
 8001080:	400a      	ands	r2, r1
 8001082:	601a      	str	r2, [r3, #0]
 8001084:	e01e      	b.n	80010c4 <HAL_RCC_OscConfig+0xdc>
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	2b05      	cmp	r3, #5
 800108c:	d10e      	bne.n	80010ac <HAL_RCC_OscConfig+0xc4>
 800108e:	4ba2      	ldr	r3, [pc, #648]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 8001090:	681a      	ldr	r2, [r3, #0]
 8001092:	4ba1      	ldr	r3, [pc, #644]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 8001094:	2180      	movs	r1, #128	; 0x80
 8001096:	02c9      	lsls	r1, r1, #11
 8001098:	430a      	orrs	r2, r1
 800109a:	601a      	str	r2, [r3, #0]
 800109c:	4b9e      	ldr	r3, [pc, #632]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	4b9d      	ldr	r3, [pc, #628]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 80010a2:	2180      	movs	r1, #128	; 0x80
 80010a4:	0249      	lsls	r1, r1, #9
 80010a6:	430a      	orrs	r2, r1
 80010a8:	601a      	str	r2, [r3, #0]
 80010aa:	e00b      	b.n	80010c4 <HAL_RCC_OscConfig+0xdc>
 80010ac:	4b9a      	ldr	r3, [pc, #616]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 80010ae:	681a      	ldr	r2, [r3, #0]
 80010b0:	4b99      	ldr	r3, [pc, #612]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 80010b2:	499a      	ldr	r1, [pc, #616]	; (800131c <HAL_RCC_OscConfig+0x334>)
 80010b4:	400a      	ands	r2, r1
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	4b97      	ldr	r3, [pc, #604]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 80010ba:	681a      	ldr	r2, [r3, #0]
 80010bc:	4b96      	ldr	r3, [pc, #600]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 80010be:	4998      	ldr	r1, [pc, #608]	; (8001320 <HAL_RCC_OscConfig+0x338>)
 80010c0:	400a      	ands	r2, r1
 80010c2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d014      	beq.n	80010f6 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010cc:	f7ff fcd0 	bl	8000a70 <HAL_GetTick>
 80010d0:	0003      	movs	r3, r0
 80010d2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010d4:	e008      	b.n	80010e8 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010d6:	f7ff fccb 	bl	8000a70 <HAL_GetTick>
 80010da:	0002      	movs	r2, r0
 80010dc:	69bb      	ldr	r3, [r7, #24]
 80010de:	1ad3      	subs	r3, r2, r3
 80010e0:	2b64      	cmp	r3, #100	; 0x64
 80010e2:	d901      	bls.n	80010e8 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80010e4:	2303      	movs	r3, #3
 80010e6:	e28c      	b.n	8001602 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010e8:	4b8b      	ldr	r3, [pc, #556]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 80010ea:	681a      	ldr	r2, [r3, #0]
 80010ec:	2380      	movs	r3, #128	; 0x80
 80010ee:	029b      	lsls	r3, r3, #10
 80010f0:	4013      	ands	r3, r2
 80010f2:	d0f0      	beq.n	80010d6 <HAL_RCC_OscConfig+0xee>
 80010f4:	e015      	b.n	8001122 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010f6:	f7ff fcbb 	bl	8000a70 <HAL_GetTick>
 80010fa:	0003      	movs	r3, r0
 80010fc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010fe:	e008      	b.n	8001112 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001100:	f7ff fcb6 	bl	8000a70 <HAL_GetTick>
 8001104:	0002      	movs	r2, r0
 8001106:	69bb      	ldr	r3, [r7, #24]
 8001108:	1ad3      	subs	r3, r2, r3
 800110a:	2b64      	cmp	r3, #100	; 0x64
 800110c:	d901      	bls.n	8001112 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800110e:	2303      	movs	r3, #3
 8001110:	e277      	b.n	8001602 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001112:	4b81      	ldr	r3, [pc, #516]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 8001114:	681a      	ldr	r2, [r3, #0]
 8001116:	2380      	movs	r3, #128	; 0x80
 8001118:	029b      	lsls	r3, r3, #10
 800111a:	4013      	ands	r3, r2
 800111c:	d1f0      	bne.n	8001100 <HAL_RCC_OscConfig+0x118>
 800111e:	e000      	b.n	8001122 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001120:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	2202      	movs	r2, #2
 8001128:	4013      	ands	r3, r2
 800112a:	d100      	bne.n	800112e <HAL_RCC_OscConfig+0x146>
 800112c:	e069      	b.n	8001202 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800112e:	4b7a      	ldr	r3, [pc, #488]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	220c      	movs	r2, #12
 8001134:	4013      	ands	r3, r2
 8001136:	d00b      	beq.n	8001150 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001138:	4b77      	ldr	r3, [pc, #476]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	220c      	movs	r2, #12
 800113e:	4013      	ands	r3, r2
 8001140:	2b08      	cmp	r3, #8
 8001142:	d11c      	bne.n	800117e <HAL_RCC_OscConfig+0x196>
 8001144:	4b74      	ldr	r3, [pc, #464]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 8001146:	685a      	ldr	r2, [r3, #4]
 8001148:	2380      	movs	r3, #128	; 0x80
 800114a:	025b      	lsls	r3, r3, #9
 800114c:	4013      	ands	r3, r2
 800114e:	d116      	bne.n	800117e <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001150:	4b71      	ldr	r3, [pc, #452]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	2202      	movs	r2, #2
 8001156:	4013      	ands	r3, r2
 8001158:	d005      	beq.n	8001166 <HAL_RCC_OscConfig+0x17e>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	68db      	ldr	r3, [r3, #12]
 800115e:	2b01      	cmp	r3, #1
 8001160:	d001      	beq.n	8001166 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001162:	2301      	movs	r3, #1
 8001164:	e24d      	b.n	8001602 <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001166:	4b6c      	ldr	r3, [pc, #432]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	22f8      	movs	r2, #248	; 0xf8
 800116c:	4393      	bics	r3, r2
 800116e:	0019      	movs	r1, r3
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	691b      	ldr	r3, [r3, #16]
 8001174:	00da      	lsls	r2, r3, #3
 8001176:	4b68      	ldr	r3, [pc, #416]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 8001178:	430a      	orrs	r2, r1
 800117a:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800117c:	e041      	b.n	8001202 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	68db      	ldr	r3, [r3, #12]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d024      	beq.n	80011d0 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001186:	4b64      	ldr	r3, [pc, #400]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	4b63      	ldr	r3, [pc, #396]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 800118c:	2101      	movs	r1, #1
 800118e:	430a      	orrs	r2, r1
 8001190:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001192:	f7ff fc6d 	bl	8000a70 <HAL_GetTick>
 8001196:	0003      	movs	r3, r0
 8001198:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800119a:	e008      	b.n	80011ae <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800119c:	f7ff fc68 	bl	8000a70 <HAL_GetTick>
 80011a0:	0002      	movs	r2, r0
 80011a2:	69bb      	ldr	r3, [r7, #24]
 80011a4:	1ad3      	subs	r3, r2, r3
 80011a6:	2b02      	cmp	r3, #2
 80011a8:	d901      	bls.n	80011ae <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80011aa:	2303      	movs	r3, #3
 80011ac:	e229      	b.n	8001602 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011ae:	4b5a      	ldr	r3, [pc, #360]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	2202      	movs	r2, #2
 80011b4:	4013      	ands	r3, r2
 80011b6:	d0f1      	beq.n	800119c <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011b8:	4b57      	ldr	r3, [pc, #348]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	22f8      	movs	r2, #248	; 0xf8
 80011be:	4393      	bics	r3, r2
 80011c0:	0019      	movs	r1, r3
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	691b      	ldr	r3, [r3, #16]
 80011c6:	00da      	lsls	r2, r3, #3
 80011c8:	4b53      	ldr	r3, [pc, #332]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 80011ca:	430a      	orrs	r2, r1
 80011cc:	601a      	str	r2, [r3, #0]
 80011ce:	e018      	b.n	8001202 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011d0:	4b51      	ldr	r3, [pc, #324]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 80011d2:	681a      	ldr	r2, [r3, #0]
 80011d4:	4b50      	ldr	r3, [pc, #320]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 80011d6:	2101      	movs	r1, #1
 80011d8:	438a      	bics	r2, r1
 80011da:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011dc:	f7ff fc48 	bl	8000a70 <HAL_GetTick>
 80011e0:	0003      	movs	r3, r0
 80011e2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011e4:	e008      	b.n	80011f8 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011e6:	f7ff fc43 	bl	8000a70 <HAL_GetTick>
 80011ea:	0002      	movs	r2, r0
 80011ec:	69bb      	ldr	r3, [r7, #24]
 80011ee:	1ad3      	subs	r3, r2, r3
 80011f0:	2b02      	cmp	r3, #2
 80011f2:	d901      	bls.n	80011f8 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80011f4:	2303      	movs	r3, #3
 80011f6:	e204      	b.n	8001602 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011f8:	4b47      	ldr	r3, [pc, #284]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	2202      	movs	r2, #2
 80011fe:	4013      	ands	r3, r2
 8001200:	d1f1      	bne.n	80011e6 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	2208      	movs	r2, #8
 8001208:	4013      	ands	r3, r2
 800120a:	d036      	beq.n	800127a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	69db      	ldr	r3, [r3, #28]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d019      	beq.n	8001248 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001214:	4b40      	ldr	r3, [pc, #256]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 8001216:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001218:	4b3f      	ldr	r3, [pc, #252]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 800121a:	2101      	movs	r1, #1
 800121c:	430a      	orrs	r2, r1
 800121e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001220:	f7ff fc26 	bl	8000a70 <HAL_GetTick>
 8001224:	0003      	movs	r3, r0
 8001226:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001228:	e008      	b.n	800123c <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800122a:	f7ff fc21 	bl	8000a70 <HAL_GetTick>
 800122e:	0002      	movs	r2, r0
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	1ad3      	subs	r3, r2, r3
 8001234:	2b02      	cmp	r3, #2
 8001236:	d901      	bls.n	800123c <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001238:	2303      	movs	r3, #3
 800123a:	e1e2      	b.n	8001602 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800123c:	4b36      	ldr	r3, [pc, #216]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 800123e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001240:	2202      	movs	r2, #2
 8001242:	4013      	ands	r3, r2
 8001244:	d0f1      	beq.n	800122a <HAL_RCC_OscConfig+0x242>
 8001246:	e018      	b.n	800127a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001248:	4b33      	ldr	r3, [pc, #204]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 800124a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800124c:	4b32      	ldr	r3, [pc, #200]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 800124e:	2101      	movs	r1, #1
 8001250:	438a      	bics	r2, r1
 8001252:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001254:	f7ff fc0c 	bl	8000a70 <HAL_GetTick>
 8001258:	0003      	movs	r3, r0
 800125a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800125c:	e008      	b.n	8001270 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800125e:	f7ff fc07 	bl	8000a70 <HAL_GetTick>
 8001262:	0002      	movs	r2, r0
 8001264:	69bb      	ldr	r3, [r7, #24]
 8001266:	1ad3      	subs	r3, r2, r3
 8001268:	2b02      	cmp	r3, #2
 800126a:	d901      	bls.n	8001270 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 800126c:	2303      	movs	r3, #3
 800126e:	e1c8      	b.n	8001602 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001270:	4b29      	ldr	r3, [pc, #164]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 8001272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001274:	2202      	movs	r2, #2
 8001276:	4013      	ands	r3, r2
 8001278:	d1f1      	bne.n	800125e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	2204      	movs	r2, #4
 8001280:	4013      	ands	r3, r2
 8001282:	d100      	bne.n	8001286 <HAL_RCC_OscConfig+0x29e>
 8001284:	e0b6      	b.n	80013f4 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001286:	231f      	movs	r3, #31
 8001288:	18fb      	adds	r3, r7, r3
 800128a:	2200      	movs	r2, #0
 800128c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800128e:	4b22      	ldr	r3, [pc, #136]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 8001290:	69da      	ldr	r2, [r3, #28]
 8001292:	2380      	movs	r3, #128	; 0x80
 8001294:	055b      	lsls	r3, r3, #21
 8001296:	4013      	ands	r3, r2
 8001298:	d111      	bne.n	80012be <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800129a:	4b1f      	ldr	r3, [pc, #124]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 800129c:	69da      	ldr	r2, [r3, #28]
 800129e:	4b1e      	ldr	r3, [pc, #120]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 80012a0:	2180      	movs	r1, #128	; 0x80
 80012a2:	0549      	lsls	r1, r1, #21
 80012a4:	430a      	orrs	r2, r1
 80012a6:	61da      	str	r2, [r3, #28]
 80012a8:	4b1b      	ldr	r3, [pc, #108]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 80012aa:	69da      	ldr	r2, [r3, #28]
 80012ac:	2380      	movs	r3, #128	; 0x80
 80012ae:	055b      	lsls	r3, r3, #21
 80012b0:	4013      	ands	r3, r2
 80012b2:	60fb      	str	r3, [r7, #12]
 80012b4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80012b6:	231f      	movs	r3, #31
 80012b8:	18fb      	adds	r3, r7, r3
 80012ba:	2201      	movs	r2, #1
 80012bc:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012be:	4b19      	ldr	r3, [pc, #100]	; (8001324 <HAL_RCC_OscConfig+0x33c>)
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	2380      	movs	r3, #128	; 0x80
 80012c4:	005b      	lsls	r3, r3, #1
 80012c6:	4013      	ands	r3, r2
 80012c8:	d11a      	bne.n	8001300 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80012ca:	4b16      	ldr	r3, [pc, #88]	; (8001324 <HAL_RCC_OscConfig+0x33c>)
 80012cc:	681a      	ldr	r2, [r3, #0]
 80012ce:	4b15      	ldr	r3, [pc, #84]	; (8001324 <HAL_RCC_OscConfig+0x33c>)
 80012d0:	2180      	movs	r1, #128	; 0x80
 80012d2:	0049      	lsls	r1, r1, #1
 80012d4:	430a      	orrs	r2, r1
 80012d6:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012d8:	f7ff fbca 	bl	8000a70 <HAL_GetTick>
 80012dc:	0003      	movs	r3, r0
 80012de:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012e0:	e008      	b.n	80012f4 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012e2:	f7ff fbc5 	bl	8000a70 <HAL_GetTick>
 80012e6:	0002      	movs	r2, r0
 80012e8:	69bb      	ldr	r3, [r7, #24]
 80012ea:	1ad3      	subs	r3, r2, r3
 80012ec:	2b64      	cmp	r3, #100	; 0x64
 80012ee:	d901      	bls.n	80012f4 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 80012f0:	2303      	movs	r3, #3
 80012f2:	e186      	b.n	8001602 <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012f4:	4b0b      	ldr	r3, [pc, #44]	; (8001324 <HAL_RCC_OscConfig+0x33c>)
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	2380      	movs	r3, #128	; 0x80
 80012fa:	005b      	lsls	r3, r3, #1
 80012fc:	4013      	ands	r3, r2
 80012fe:	d0f0      	beq.n	80012e2 <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	689b      	ldr	r3, [r3, #8]
 8001304:	2b01      	cmp	r3, #1
 8001306:	d10f      	bne.n	8001328 <HAL_RCC_OscConfig+0x340>
 8001308:	4b03      	ldr	r3, [pc, #12]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 800130a:	6a1a      	ldr	r2, [r3, #32]
 800130c:	4b02      	ldr	r3, [pc, #8]	; (8001318 <HAL_RCC_OscConfig+0x330>)
 800130e:	2101      	movs	r1, #1
 8001310:	430a      	orrs	r2, r1
 8001312:	621a      	str	r2, [r3, #32]
 8001314:	e036      	b.n	8001384 <HAL_RCC_OscConfig+0x39c>
 8001316:	46c0      	nop			; (mov r8, r8)
 8001318:	40021000 	.word	0x40021000
 800131c:	fffeffff 	.word	0xfffeffff
 8001320:	fffbffff 	.word	0xfffbffff
 8001324:	40007000 	.word	0x40007000
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d10c      	bne.n	800134a <HAL_RCC_OscConfig+0x362>
 8001330:	4bb6      	ldr	r3, [pc, #728]	; (800160c <HAL_RCC_OscConfig+0x624>)
 8001332:	6a1a      	ldr	r2, [r3, #32]
 8001334:	4bb5      	ldr	r3, [pc, #724]	; (800160c <HAL_RCC_OscConfig+0x624>)
 8001336:	2101      	movs	r1, #1
 8001338:	438a      	bics	r2, r1
 800133a:	621a      	str	r2, [r3, #32]
 800133c:	4bb3      	ldr	r3, [pc, #716]	; (800160c <HAL_RCC_OscConfig+0x624>)
 800133e:	6a1a      	ldr	r2, [r3, #32]
 8001340:	4bb2      	ldr	r3, [pc, #712]	; (800160c <HAL_RCC_OscConfig+0x624>)
 8001342:	2104      	movs	r1, #4
 8001344:	438a      	bics	r2, r1
 8001346:	621a      	str	r2, [r3, #32]
 8001348:	e01c      	b.n	8001384 <HAL_RCC_OscConfig+0x39c>
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	689b      	ldr	r3, [r3, #8]
 800134e:	2b05      	cmp	r3, #5
 8001350:	d10c      	bne.n	800136c <HAL_RCC_OscConfig+0x384>
 8001352:	4bae      	ldr	r3, [pc, #696]	; (800160c <HAL_RCC_OscConfig+0x624>)
 8001354:	6a1a      	ldr	r2, [r3, #32]
 8001356:	4bad      	ldr	r3, [pc, #692]	; (800160c <HAL_RCC_OscConfig+0x624>)
 8001358:	2104      	movs	r1, #4
 800135a:	430a      	orrs	r2, r1
 800135c:	621a      	str	r2, [r3, #32]
 800135e:	4bab      	ldr	r3, [pc, #684]	; (800160c <HAL_RCC_OscConfig+0x624>)
 8001360:	6a1a      	ldr	r2, [r3, #32]
 8001362:	4baa      	ldr	r3, [pc, #680]	; (800160c <HAL_RCC_OscConfig+0x624>)
 8001364:	2101      	movs	r1, #1
 8001366:	430a      	orrs	r2, r1
 8001368:	621a      	str	r2, [r3, #32]
 800136a:	e00b      	b.n	8001384 <HAL_RCC_OscConfig+0x39c>
 800136c:	4ba7      	ldr	r3, [pc, #668]	; (800160c <HAL_RCC_OscConfig+0x624>)
 800136e:	6a1a      	ldr	r2, [r3, #32]
 8001370:	4ba6      	ldr	r3, [pc, #664]	; (800160c <HAL_RCC_OscConfig+0x624>)
 8001372:	2101      	movs	r1, #1
 8001374:	438a      	bics	r2, r1
 8001376:	621a      	str	r2, [r3, #32]
 8001378:	4ba4      	ldr	r3, [pc, #656]	; (800160c <HAL_RCC_OscConfig+0x624>)
 800137a:	6a1a      	ldr	r2, [r3, #32]
 800137c:	4ba3      	ldr	r3, [pc, #652]	; (800160c <HAL_RCC_OscConfig+0x624>)
 800137e:	2104      	movs	r1, #4
 8001380:	438a      	bics	r2, r1
 8001382:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	689b      	ldr	r3, [r3, #8]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d014      	beq.n	80013b6 <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800138c:	f7ff fb70 	bl	8000a70 <HAL_GetTick>
 8001390:	0003      	movs	r3, r0
 8001392:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001394:	e009      	b.n	80013aa <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001396:	f7ff fb6b 	bl	8000a70 <HAL_GetTick>
 800139a:	0002      	movs	r2, r0
 800139c:	69bb      	ldr	r3, [r7, #24]
 800139e:	1ad3      	subs	r3, r2, r3
 80013a0:	4a9b      	ldr	r2, [pc, #620]	; (8001610 <HAL_RCC_OscConfig+0x628>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d901      	bls.n	80013aa <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 80013a6:	2303      	movs	r3, #3
 80013a8:	e12b      	b.n	8001602 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013aa:	4b98      	ldr	r3, [pc, #608]	; (800160c <HAL_RCC_OscConfig+0x624>)
 80013ac:	6a1b      	ldr	r3, [r3, #32]
 80013ae:	2202      	movs	r2, #2
 80013b0:	4013      	ands	r3, r2
 80013b2:	d0f0      	beq.n	8001396 <HAL_RCC_OscConfig+0x3ae>
 80013b4:	e013      	b.n	80013de <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013b6:	f7ff fb5b 	bl	8000a70 <HAL_GetTick>
 80013ba:	0003      	movs	r3, r0
 80013bc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013be:	e009      	b.n	80013d4 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013c0:	f7ff fb56 	bl	8000a70 <HAL_GetTick>
 80013c4:	0002      	movs	r2, r0
 80013c6:	69bb      	ldr	r3, [r7, #24]
 80013c8:	1ad3      	subs	r3, r2, r3
 80013ca:	4a91      	ldr	r2, [pc, #580]	; (8001610 <HAL_RCC_OscConfig+0x628>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d901      	bls.n	80013d4 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 80013d0:	2303      	movs	r3, #3
 80013d2:	e116      	b.n	8001602 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013d4:	4b8d      	ldr	r3, [pc, #564]	; (800160c <HAL_RCC_OscConfig+0x624>)
 80013d6:	6a1b      	ldr	r3, [r3, #32]
 80013d8:	2202      	movs	r2, #2
 80013da:	4013      	ands	r3, r2
 80013dc:	d1f0      	bne.n	80013c0 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80013de:	231f      	movs	r3, #31
 80013e0:	18fb      	adds	r3, r7, r3
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	2b01      	cmp	r3, #1
 80013e6:	d105      	bne.n	80013f4 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80013e8:	4b88      	ldr	r3, [pc, #544]	; (800160c <HAL_RCC_OscConfig+0x624>)
 80013ea:	69da      	ldr	r2, [r3, #28]
 80013ec:	4b87      	ldr	r3, [pc, #540]	; (800160c <HAL_RCC_OscConfig+0x624>)
 80013ee:	4989      	ldr	r1, [pc, #548]	; (8001614 <HAL_RCC_OscConfig+0x62c>)
 80013f0:	400a      	ands	r2, r1
 80013f2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	2210      	movs	r2, #16
 80013fa:	4013      	ands	r3, r2
 80013fc:	d063      	beq.n	80014c6 <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	695b      	ldr	r3, [r3, #20]
 8001402:	2b01      	cmp	r3, #1
 8001404:	d12a      	bne.n	800145c <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001406:	4b81      	ldr	r3, [pc, #516]	; (800160c <HAL_RCC_OscConfig+0x624>)
 8001408:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800140a:	4b80      	ldr	r3, [pc, #512]	; (800160c <HAL_RCC_OscConfig+0x624>)
 800140c:	2104      	movs	r1, #4
 800140e:	430a      	orrs	r2, r1
 8001410:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001412:	4b7e      	ldr	r3, [pc, #504]	; (800160c <HAL_RCC_OscConfig+0x624>)
 8001414:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001416:	4b7d      	ldr	r3, [pc, #500]	; (800160c <HAL_RCC_OscConfig+0x624>)
 8001418:	2101      	movs	r1, #1
 800141a:	430a      	orrs	r2, r1
 800141c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800141e:	f7ff fb27 	bl	8000a70 <HAL_GetTick>
 8001422:	0003      	movs	r3, r0
 8001424:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001426:	e008      	b.n	800143a <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001428:	f7ff fb22 	bl	8000a70 <HAL_GetTick>
 800142c:	0002      	movs	r2, r0
 800142e:	69bb      	ldr	r3, [r7, #24]
 8001430:	1ad3      	subs	r3, r2, r3
 8001432:	2b02      	cmp	r3, #2
 8001434:	d901      	bls.n	800143a <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 8001436:	2303      	movs	r3, #3
 8001438:	e0e3      	b.n	8001602 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800143a:	4b74      	ldr	r3, [pc, #464]	; (800160c <HAL_RCC_OscConfig+0x624>)
 800143c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800143e:	2202      	movs	r2, #2
 8001440:	4013      	ands	r3, r2
 8001442:	d0f1      	beq.n	8001428 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001444:	4b71      	ldr	r3, [pc, #452]	; (800160c <HAL_RCC_OscConfig+0x624>)
 8001446:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001448:	22f8      	movs	r2, #248	; 0xf8
 800144a:	4393      	bics	r3, r2
 800144c:	0019      	movs	r1, r3
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	699b      	ldr	r3, [r3, #24]
 8001452:	00da      	lsls	r2, r3, #3
 8001454:	4b6d      	ldr	r3, [pc, #436]	; (800160c <HAL_RCC_OscConfig+0x624>)
 8001456:	430a      	orrs	r2, r1
 8001458:	635a      	str	r2, [r3, #52]	; 0x34
 800145a:	e034      	b.n	80014c6 <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	695b      	ldr	r3, [r3, #20]
 8001460:	3305      	adds	r3, #5
 8001462:	d111      	bne.n	8001488 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001464:	4b69      	ldr	r3, [pc, #420]	; (800160c <HAL_RCC_OscConfig+0x624>)
 8001466:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001468:	4b68      	ldr	r3, [pc, #416]	; (800160c <HAL_RCC_OscConfig+0x624>)
 800146a:	2104      	movs	r1, #4
 800146c:	438a      	bics	r2, r1
 800146e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001470:	4b66      	ldr	r3, [pc, #408]	; (800160c <HAL_RCC_OscConfig+0x624>)
 8001472:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001474:	22f8      	movs	r2, #248	; 0xf8
 8001476:	4393      	bics	r3, r2
 8001478:	0019      	movs	r1, r3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	699b      	ldr	r3, [r3, #24]
 800147e:	00da      	lsls	r2, r3, #3
 8001480:	4b62      	ldr	r3, [pc, #392]	; (800160c <HAL_RCC_OscConfig+0x624>)
 8001482:	430a      	orrs	r2, r1
 8001484:	635a      	str	r2, [r3, #52]	; 0x34
 8001486:	e01e      	b.n	80014c6 <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001488:	4b60      	ldr	r3, [pc, #384]	; (800160c <HAL_RCC_OscConfig+0x624>)
 800148a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800148c:	4b5f      	ldr	r3, [pc, #380]	; (800160c <HAL_RCC_OscConfig+0x624>)
 800148e:	2104      	movs	r1, #4
 8001490:	430a      	orrs	r2, r1
 8001492:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001494:	4b5d      	ldr	r3, [pc, #372]	; (800160c <HAL_RCC_OscConfig+0x624>)
 8001496:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001498:	4b5c      	ldr	r3, [pc, #368]	; (800160c <HAL_RCC_OscConfig+0x624>)
 800149a:	2101      	movs	r1, #1
 800149c:	438a      	bics	r2, r1
 800149e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014a0:	f7ff fae6 	bl	8000a70 <HAL_GetTick>
 80014a4:	0003      	movs	r3, r0
 80014a6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80014a8:	e008      	b.n	80014bc <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80014aa:	f7ff fae1 	bl	8000a70 <HAL_GetTick>
 80014ae:	0002      	movs	r2, r0
 80014b0:	69bb      	ldr	r3, [r7, #24]
 80014b2:	1ad3      	subs	r3, r2, r3
 80014b4:	2b02      	cmp	r3, #2
 80014b6:	d901      	bls.n	80014bc <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 80014b8:	2303      	movs	r3, #3
 80014ba:	e0a2      	b.n	8001602 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80014bc:	4b53      	ldr	r3, [pc, #332]	; (800160c <HAL_RCC_OscConfig+0x624>)
 80014be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014c0:	2202      	movs	r2, #2
 80014c2:	4013      	ands	r3, r2
 80014c4:	d1f1      	bne.n	80014aa <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6a1b      	ldr	r3, [r3, #32]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d100      	bne.n	80014d0 <HAL_RCC_OscConfig+0x4e8>
 80014ce:	e097      	b.n	8001600 <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014d0:	4b4e      	ldr	r3, [pc, #312]	; (800160c <HAL_RCC_OscConfig+0x624>)
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	220c      	movs	r2, #12
 80014d6:	4013      	ands	r3, r2
 80014d8:	2b08      	cmp	r3, #8
 80014da:	d100      	bne.n	80014de <HAL_RCC_OscConfig+0x4f6>
 80014dc:	e06b      	b.n	80015b6 <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6a1b      	ldr	r3, [r3, #32]
 80014e2:	2b02      	cmp	r3, #2
 80014e4:	d14c      	bne.n	8001580 <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014e6:	4b49      	ldr	r3, [pc, #292]	; (800160c <HAL_RCC_OscConfig+0x624>)
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	4b48      	ldr	r3, [pc, #288]	; (800160c <HAL_RCC_OscConfig+0x624>)
 80014ec:	494a      	ldr	r1, [pc, #296]	; (8001618 <HAL_RCC_OscConfig+0x630>)
 80014ee:	400a      	ands	r2, r1
 80014f0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014f2:	f7ff fabd 	bl	8000a70 <HAL_GetTick>
 80014f6:	0003      	movs	r3, r0
 80014f8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014fa:	e008      	b.n	800150e <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014fc:	f7ff fab8 	bl	8000a70 <HAL_GetTick>
 8001500:	0002      	movs	r2, r0
 8001502:	69bb      	ldr	r3, [r7, #24]
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	2b02      	cmp	r3, #2
 8001508:	d901      	bls.n	800150e <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 800150a:	2303      	movs	r3, #3
 800150c:	e079      	b.n	8001602 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800150e:	4b3f      	ldr	r3, [pc, #252]	; (800160c <HAL_RCC_OscConfig+0x624>)
 8001510:	681a      	ldr	r2, [r3, #0]
 8001512:	2380      	movs	r3, #128	; 0x80
 8001514:	049b      	lsls	r3, r3, #18
 8001516:	4013      	ands	r3, r2
 8001518:	d1f0      	bne.n	80014fc <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800151a:	4b3c      	ldr	r3, [pc, #240]	; (800160c <HAL_RCC_OscConfig+0x624>)
 800151c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800151e:	220f      	movs	r2, #15
 8001520:	4393      	bics	r3, r2
 8001522:	0019      	movs	r1, r3
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001528:	4b38      	ldr	r3, [pc, #224]	; (800160c <HAL_RCC_OscConfig+0x624>)
 800152a:	430a      	orrs	r2, r1
 800152c:	62da      	str	r2, [r3, #44]	; 0x2c
 800152e:	4b37      	ldr	r3, [pc, #220]	; (800160c <HAL_RCC_OscConfig+0x624>)
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	4a3a      	ldr	r2, [pc, #232]	; (800161c <HAL_RCC_OscConfig+0x634>)
 8001534:	4013      	ands	r3, r2
 8001536:	0019      	movs	r1, r3
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001540:	431a      	orrs	r2, r3
 8001542:	4b32      	ldr	r3, [pc, #200]	; (800160c <HAL_RCC_OscConfig+0x624>)
 8001544:	430a      	orrs	r2, r1
 8001546:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001548:	4b30      	ldr	r3, [pc, #192]	; (800160c <HAL_RCC_OscConfig+0x624>)
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	4b2f      	ldr	r3, [pc, #188]	; (800160c <HAL_RCC_OscConfig+0x624>)
 800154e:	2180      	movs	r1, #128	; 0x80
 8001550:	0449      	lsls	r1, r1, #17
 8001552:	430a      	orrs	r2, r1
 8001554:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001556:	f7ff fa8b 	bl	8000a70 <HAL_GetTick>
 800155a:	0003      	movs	r3, r0
 800155c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800155e:	e008      	b.n	8001572 <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001560:	f7ff fa86 	bl	8000a70 <HAL_GetTick>
 8001564:	0002      	movs	r2, r0
 8001566:	69bb      	ldr	r3, [r7, #24]
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	2b02      	cmp	r3, #2
 800156c:	d901      	bls.n	8001572 <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 800156e:	2303      	movs	r3, #3
 8001570:	e047      	b.n	8001602 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001572:	4b26      	ldr	r3, [pc, #152]	; (800160c <HAL_RCC_OscConfig+0x624>)
 8001574:	681a      	ldr	r2, [r3, #0]
 8001576:	2380      	movs	r3, #128	; 0x80
 8001578:	049b      	lsls	r3, r3, #18
 800157a:	4013      	ands	r3, r2
 800157c:	d0f0      	beq.n	8001560 <HAL_RCC_OscConfig+0x578>
 800157e:	e03f      	b.n	8001600 <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001580:	4b22      	ldr	r3, [pc, #136]	; (800160c <HAL_RCC_OscConfig+0x624>)
 8001582:	681a      	ldr	r2, [r3, #0]
 8001584:	4b21      	ldr	r3, [pc, #132]	; (800160c <HAL_RCC_OscConfig+0x624>)
 8001586:	4924      	ldr	r1, [pc, #144]	; (8001618 <HAL_RCC_OscConfig+0x630>)
 8001588:	400a      	ands	r2, r1
 800158a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800158c:	f7ff fa70 	bl	8000a70 <HAL_GetTick>
 8001590:	0003      	movs	r3, r0
 8001592:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001594:	e008      	b.n	80015a8 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001596:	f7ff fa6b 	bl	8000a70 <HAL_GetTick>
 800159a:	0002      	movs	r2, r0
 800159c:	69bb      	ldr	r3, [r7, #24]
 800159e:	1ad3      	subs	r3, r2, r3
 80015a0:	2b02      	cmp	r3, #2
 80015a2:	d901      	bls.n	80015a8 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 80015a4:	2303      	movs	r3, #3
 80015a6:	e02c      	b.n	8001602 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015a8:	4b18      	ldr	r3, [pc, #96]	; (800160c <HAL_RCC_OscConfig+0x624>)
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	2380      	movs	r3, #128	; 0x80
 80015ae:	049b      	lsls	r3, r3, #18
 80015b0:	4013      	ands	r3, r2
 80015b2:	d1f0      	bne.n	8001596 <HAL_RCC_OscConfig+0x5ae>
 80015b4:	e024      	b.n	8001600 <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6a1b      	ldr	r3, [r3, #32]
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d101      	bne.n	80015c2 <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	e01f      	b.n	8001602 <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80015c2:	4b12      	ldr	r3, [pc, #72]	; (800160c <HAL_RCC_OscConfig+0x624>)
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80015c8:	4b10      	ldr	r3, [pc, #64]	; (800160c <HAL_RCC_OscConfig+0x624>)
 80015ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015cc:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80015ce:	697a      	ldr	r2, [r7, #20]
 80015d0:	2380      	movs	r3, #128	; 0x80
 80015d2:	025b      	lsls	r3, r3, #9
 80015d4:	401a      	ands	r2, r3
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015da:	429a      	cmp	r2, r3
 80015dc:	d10e      	bne.n	80015fc <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80015de:	693b      	ldr	r3, [r7, #16]
 80015e0:	220f      	movs	r2, #15
 80015e2:	401a      	ands	r2, r3
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d107      	bne.n	80015fc <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80015ec:	697a      	ldr	r2, [r7, #20]
 80015ee:	23f0      	movs	r3, #240	; 0xf0
 80015f0:	039b      	lsls	r3, r3, #14
 80015f2:	401a      	ands	r2, r3
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d001      	beq.n	8001600 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 80015fc:	2301      	movs	r3, #1
 80015fe:	e000      	b.n	8001602 <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 8001600:	2300      	movs	r3, #0
}
 8001602:	0018      	movs	r0, r3
 8001604:	46bd      	mov	sp, r7
 8001606:	b008      	add	sp, #32
 8001608:	bd80      	pop	{r7, pc}
 800160a:	46c0      	nop			; (mov r8, r8)
 800160c:	40021000 	.word	0x40021000
 8001610:	00001388 	.word	0x00001388
 8001614:	efffffff 	.word	0xefffffff
 8001618:	feffffff 	.word	0xfeffffff
 800161c:	ffc2ffff 	.word	0xffc2ffff

08001620 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
 8001628:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d101      	bne.n	8001634 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001630:	2301      	movs	r3, #1
 8001632:	e0b3      	b.n	800179c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001634:	4b5b      	ldr	r3, [pc, #364]	; (80017a4 <HAL_RCC_ClockConfig+0x184>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	2201      	movs	r2, #1
 800163a:	4013      	ands	r3, r2
 800163c:	683a      	ldr	r2, [r7, #0]
 800163e:	429a      	cmp	r2, r3
 8001640:	d911      	bls.n	8001666 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001642:	4b58      	ldr	r3, [pc, #352]	; (80017a4 <HAL_RCC_ClockConfig+0x184>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	2201      	movs	r2, #1
 8001648:	4393      	bics	r3, r2
 800164a:	0019      	movs	r1, r3
 800164c:	4b55      	ldr	r3, [pc, #340]	; (80017a4 <HAL_RCC_ClockConfig+0x184>)
 800164e:	683a      	ldr	r2, [r7, #0]
 8001650:	430a      	orrs	r2, r1
 8001652:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001654:	4b53      	ldr	r3, [pc, #332]	; (80017a4 <HAL_RCC_ClockConfig+0x184>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	2201      	movs	r2, #1
 800165a:	4013      	ands	r3, r2
 800165c:	683a      	ldr	r2, [r7, #0]
 800165e:	429a      	cmp	r2, r3
 8001660:	d001      	beq.n	8001666 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001662:	2301      	movs	r3, #1
 8001664:	e09a      	b.n	800179c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	2202      	movs	r2, #2
 800166c:	4013      	ands	r3, r2
 800166e:	d015      	beq.n	800169c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	2204      	movs	r2, #4
 8001676:	4013      	ands	r3, r2
 8001678:	d006      	beq.n	8001688 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800167a:	4b4b      	ldr	r3, [pc, #300]	; (80017a8 <HAL_RCC_ClockConfig+0x188>)
 800167c:	685a      	ldr	r2, [r3, #4]
 800167e:	4b4a      	ldr	r3, [pc, #296]	; (80017a8 <HAL_RCC_ClockConfig+0x188>)
 8001680:	21e0      	movs	r1, #224	; 0xe0
 8001682:	00c9      	lsls	r1, r1, #3
 8001684:	430a      	orrs	r2, r1
 8001686:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001688:	4b47      	ldr	r3, [pc, #284]	; (80017a8 <HAL_RCC_ClockConfig+0x188>)
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	22f0      	movs	r2, #240	; 0xf0
 800168e:	4393      	bics	r3, r2
 8001690:	0019      	movs	r1, r3
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	689a      	ldr	r2, [r3, #8]
 8001696:	4b44      	ldr	r3, [pc, #272]	; (80017a8 <HAL_RCC_ClockConfig+0x188>)
 8001698:	430a      	orrs	r2, r1
 800169a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2201      	movs	r2, #1
 80016a2:	4013      	ands	r3, r2
 80016a4:	d040      	beq.n	8001728 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d107      	bne.n	80016be <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ae:	4b3e      	ldr	r3, [pc, #248]	; (80017a8 <HAL_RCC_ClockConfig+0x188>)
 80016b0:	681a      	ldr	r2, [r3, #0]
 80016b2:	2380      	movs	r3, #128	; 0x80
 80016b4:	029b      	lsls	r3, r3, #10
 80016b6:	4013      	ands	r3, r2
 80016b8:	d114      	bne.n	80016e4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	e06e      	b.n	800179c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d107      	bne.n	80016d6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016c6:	4b38      	ldr	r3, [pc, #224]	; (80017a8 <HAL_RCC_ClockConfig+0x188>)
 80016c8:	681a      	ldr	r2, [r3, #0]
 80016ca:	2380      	movs	r3, #128	; 0x80
 80016cc:	049b      	lsls	r3, r3, #18
 80016ce:	4013      	ands	r3, r2
 80016d0:	d108      	bne.n	80016e4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80016d2:	2301      	movs	r3, #1
 80016d4:	e062      	b.n	800179c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016d6:	4b34      	ldr	r3, [pc, #208]	; (80017a8 <HAL_RCC_ClockConfig+0x188>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	2202      	movs	r2, #2
 80016dc:	4013      	ands	r3, r2
 80016de:	d101      	bne.n	80016e4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80016e0:	2301      	movs	r3, #1
 80016e2:	e05b      	b.n	800179c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016e4:	4b30      	ldr	r3, [pc, #192]	; (80017a8 <HAL_RCC_ClockConfig+0x188>)
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	2203      	movs	r2, #3
 80016ea:	4393      	bics	r3, r2
 80016ec:	0019      	movs	r1, r3
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	685a      	ldr	r2, [r3, #4]
 80016f2:	4b2d      	ldr	r3, [pc, #180]	; (80017a8 <HAL_RCC_ClockConfig+0x188>)
 80016f4:	430a      	orrs	r2, r1
 80016f6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80016f8:	f7ff f9ba 	bl	8000a70 <HAL_GetTick>
 80016fc:	0003      	movs	r3, r0
 80016fe:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001700:	e009      	b.n	8001716 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001702:	f7ff f9b5 	bl	8000a70 <HAL_GetTick>
 8001706:	0002      	movs	r2, r0
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	1ad3      	subs	r3, r2, r3
 800170c:	4a27      	ldr	r2, [pc, #156]	; (80017ac <HAL_RCC_ClockConfig+0x18c>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d901      	bls.n	8001716 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001712:	2303      	movs	r3, #3
 8001714:	e042      	b.n	800179c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001716:	4b24      	ldr	r3, [pc, #144]	; (80017a8 <HAL_RCC_ClockConfig+0x188>)
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	220c      	movs	r2, #12
 800171c:	401a      	ands	r2, r3
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	009b      	lsls	r3, r3, #2
 8001724:	429a      	cmp	r2, r3
 8001726:	d1ec      	bne.n	8001702 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001728:	4b1e      	ldr	r3, [pc, #120]	; (80017a4 <HAL_RCC_ClockConfig+0x184>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	2201      	movs	r2, #1
 800172e:	4013      	ands	r3, r2
 8001730:	683a      	ldr	r2, [r7, #0]
 8001732:	429a      	cmp	r2, r3
 8001734:	d211      	bcs.n	800175a <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001736:	4b1b      	ldr	r3, [pc, #108]	; (80017a4 <HAL_RCC_ClockConfig+0x184>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	2201      	movs	r2, #1
 800173c:	4393      	bics	r3, r2
 800173e:	0019      	movs	r1, r3
 8001740:	4b18      	ldr	r3, [pc, #96]	; (80017a4 <HAL_RCC_ClockConfig+0x184>)
 8001742:	683a      	ldr	r2, [r7, #0]
 8001744:	430a      	orrs	r2, r1
 8001746:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001748:	4b16      	ldr	r3, [pc, #88]	; (80017a4 <HAL_RCC_ClockConfig+0x184>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	2201      	movs	r2, #1
 800174e:	4013      	ands	r3, r2
 8001750:	683a      	ldr	r2, [r7, #0]
 8001752:	429a      	cmp	r2, r3
 8001754:	d001      	beq.n	800175a <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001756:	2301      	movs	r3, #1
 8001758:	e020      	b.n	800179c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	2204      	movs	r2, #4
 8001760:	4013      	ands	r3, r2
 8001762:	d009      	beq.n	8001778 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001764:	4b10      	ldr	r3, [pc, #64]	; (80017a8 <HAL_RCC_ClockConfig+0x188>)
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	4a11      	ldr	r2, [pc, #68]	; (80017b0 <HAL_RCC_ClockConfig+0x190>)
 800176a:	4013      	ands	r3, r2
 800176c:	0019      	movs	r1, r3
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	68da      	ldr	r2, [r3, #12]
 8001772:	4b0d      	ldr	r3, [pc, #52]	; (80017a8 <HAL_RCC_ClockConfig+0x188>)
 8001774:	430a      	orrs	r2, r1
 8001776:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001778:	f000 f820 	bl	80017bc <HAL_RCC_GetSysClockFreq>
 800177c:	0001      	movs	r1, r0
 800177e:	4b0a      	ldr	r3, [pc, #40]	; (80017a8 <HAL_RCC_ClockConfig+0x188>)
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	091b      	lsrs	r3, r3, #4
 8001784:	220f      	movs	r2, #15
 8001786:	4013      	ands	r3, r2
 8001788:	4a0a      	ldr	r2, [pc, #40]	; (80017b4 <HAL_RCC_ClockConfig+0x194>)
 800178a:	5cd3      	ldrb	r3, [r2, r3]
 800178c:	000a      	movs	r2, r1
 800178e:	40da      	lsrs	r2, r3
 8001790:	4b09      	ldr	r3, [pc, #36]	; (80017b8 <HAL_RCC_ClockConfig+0x198>)
 8001792:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001794:	2000      	movs	r0, #0
 8001796:	f7ff f925 	bl	80009e4 <HAL_InitTick>
  
  return HAL_OK;
 800179a:	2300      	movs	r3, #0
}
 800179c:	0018      	movs	r0, r3
 800179e:	46bd      	mov	sp, r7
 80017a0:	b004      	add	sp, #16
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	40022000 	.word	0x40022000
 80017a8:	40021000 	.word	0x40021000
 80017ac:	00001388 	.word	0x00001388
 80017b0:	fffff8ff 	.word	0xfffff8ff
 80017b4:	080033e4 	.word	0x080033e4
 80017b8:	20000000 	.word	0x20000000

080017bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017bc:	b590      	push	{r4, r7, lr}
 80017be:	b08f      	sub	sp, #60	; 0x3c
 80017c0:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80017c2:	2314      	movs	r3, #20
 80017c4:	18fb      	adds	r3, r7, r3
 80017c6:	4a2b      	ldr	r2, [pc, #172]	; (8001874 <HAL_RCC_GetSysClockFreq+0xb8>)
 80017c8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80017ca:	c313      	stmia	r3!, {r0, r1, r4}
 80017cc:	6812      	ldr	r2, [r2, #0]
 80017ce:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80017d0:	1d3b      	adds	r3, r7, #4
 80017d2:	4a29      	ldr	r2, [pc, #164]	; (8001878 <HAL_RCC_GetSysClockFreq+0xbc>)
 80017d4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80017d6:	c313      	stmia	r3!, {r0, r1, r4}
 80017d8:	6812      	ldr	r2, [r2, #0]
 80017da:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80017dc:	2300      	movs	r3, #0
 80017de:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017e0:	2300      	movs	r3, #0
 80017e2:	62bb      	str	r3, [r7, #40]	; 0x28
 80017e4:	2300      	movs	r3, #0
 80017e6:	637b      	str	r3, [r7, #52]	; 0x34
 80017e8:	2300      	movs	r3, #0
 80017ea:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80017ec:	2300      	movs	r3, #0
 80017ee:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80017f0:	4b22      	ldr	r3, [pc, #136]	; (800187c <HAL_RCC_GetSysClockFreq+0xc0>)
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80017f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017f8:	220c      	movs	r2, #12
 80017fa:	4013      	ands	r3, r2
 80017fc:	2b04      	cmp	r3, #4
 80017fe:	d002      	beq.n	8001806 <HAL_RCC_GetSysClockFreq+0x4a>
 8001800:	2b08      	cmp	r3, #8
 8001802:	d003      	beq.n	800180c <HAL_RCC_GetSysClockFreq+0x50>
 8001804:	e02d      	b.n	8001862 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001806:	4b1e      	ldr	r3, [pc, #120]	; (8001880 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001808:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800180a:	e02d      	b.n	8001868 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800180c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800180e:	0c9b      	lsrs	r3, r3, #18
 8001810:	220f      	movs	r2, #15
 8001812:	4013      	ands	r3, r2
 8001814:	2214      	movs	r2, #20
 8001816:	18ba      	adds	r2, r7, r2
 8001818:	5cd3      	ldrb	r3, [r2, r3]
 800181a:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800181c:	4b17      	ldr	r3, [pc, #92]	; (800187c <HAL_RCC_GetSysClockFreq+0xc0>)
 800181e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001820:	220f      	movs	r2, #15
 8001822:	4013      	ands	r3, r2
 8001824:	1d3a      	adds	r2, r7, #4
 8001826:	5cd3      	ldrb	r3, [r2, r3]
 8001828:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800182a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800182c:	2380      	movs	r3, #128	; 0x80
 800182e:	025b      	lsls	r3, r3, #9
 8001830:	4013      	ands	r3, r2
 8001832:	d009      	beq.n	8001848 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001834:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001836:	4812      	ldr	r0, [pc, #72]	; (8001880 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001838:	f7fe fc66 	bl	8000108 <__udivsi3>
 800183c:	0003      	movs	r3, r0
 800183e:	001a      	movs	r2, r3
 8001840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001842:	4353      	muls	r3, r2
 8001844:	637b      	str	r3, [r7, #52]	; 0x34
 8001846:	e009      	b.n	800185c <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001848:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800184a:	000a      	movs	r2, r1
 800184c:	0152      	lsls	r2, r2, #5
 800184e:	1a52      	subs	r2, r2, r1
 8001850:	0193      	lsls	r3, r2, #6
 8001852:	1a9b      	subs	r3, r3, r2
 8001854:	00db      	lsls	r3, r3, #3
 8001856:	185b      	adds	r3, r3, r1
 8001858:	021b      	lsls	r3, r3, #8
 800185a:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 800185c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800185e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001860:	e002      	b.n	8001868 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001862:	4b07      	ldr	r3, [pc, #28]	; (8001880 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001864:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001866:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001868:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800186a:	0018      	movs	r0, r3
 800186c:	46bd      	mov	sp, r7
 800186e:	b00f      	add	sp, #60	; 0x3c
 8001870:	bd90      	pop	{r4, r7, pc}
 8001872:	46c0      	nop			; (mov r8, r8)
 8001874:	080033c4 	.word	0x080033c4
 8001878:	080033d4 	.word	0x080033d4
 800187c:	40021000 	.word	0x40021000
 8001880:	007a1200 	.word	0x007a1200

08001884 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001888:	4b02      	ldr	r3, [pc, #8]	; (8001894 <HAL_RCC_GetHCLKFreq+0x10>)
 800188a:	681b      	ldr	r3, [r3, #0]
}
 800188c:	0018      	movs	r0, r3
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	46c0      	nop			; (mov r8, r8)
 8001894:	20000000 	.word	0x20000000

08001898 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 800189c:	f7ff fff2 	bl	8001884 <HAL_RCC_GetHCLKFreq>
 80018a0:	0001      	movs	r1, r0
 80018a2:	4b06      	ldr	r3, [pc, #24]	; (80018bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	0a1b      	lsrs	r3, r3, #8
 80018a8:	2207      	movs	r2, #7
 80018aa:	4013      	ands	r3, r2
 80018ac:	4a04      	ldr	r2, [pc, #16]	; (80018c0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80018ae:	5cd3      	ldrb	r3, [r2, r3]
 80018b0:	40d9      	lsrs	r1, r3
 80018b2:	000b      	movs	r3, r1
}    
 80018b4:	0018      	movs	r0, r3
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	46c0      	nop			; (mov r8, r8)
 80018bc:	40021000 	.word	0x40021000
 80018c0:	080033f4 	.word	0x080033f4

080018c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b086      	sub	sp, #24
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80018cc:	2300      	movs	r3, #0
 80018ce:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80018d0:	2300      	movs	r3, #0
 80018d2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	2380      	movs	r3, #128	; 0x80
 80018da:	025b      	lsls	r3, r3, #9
 80018dc:	4013      	ands	r3, r2
 80018de:	d100      	bne.n	80018e2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80018e0:	e08f      	b.n	8001a02 <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80018e2:	2317      	movs	r3, #23
 80018e4:	18fb      	adds	r3, r7, r3
 80018e6:	2200      	movs	r2, #0
 80018e8:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018ea:	4b5f      	ldr	r3, [pc, #380]	; (8001a68 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80018ec:	69da      	ldr	r2, [r3, #28]
 80018ee:	2380      	movs	r3, #128	; 0x80
 80018f0:	055b      	lsls	r3, r3, #21
 80018f2:	4013      	ands	r3, r2
 80018f4:	d111      	bne.n	800191a <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80018f6:	4b5c      	ldr	r3, [pc, #368]	; (8001a68 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80018f8:	69da      	ldr	r2, [r3, #28]
 80018fa:	4b5b      	ldr	r3, [pc, #364]	; (8001a68 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80018fc:	2180      	movs	r1, #128	; 0x80
 80018fe:	0549      	lsls	r1, r1, #21
 8001900:	430a      	orrs	r2, r1
 8001902:	61da      	str	r2, [r3, #28]
 8001904:	4b58      	ldr	r3, [pc, #352]	; (8001a68 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001906:	69da      	ldr	r2, [r3, #28]
 8001908:	2380      	movs	r3, #128	; 0x80
 800190a:	055b      	lsls	r3, r3, #21
 800190c:	4013      	ands	r3, r2
 800190e:	60bb      	str	r3, [r7, #8]
 8001910:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001912:	2317      	movs	r3, #23
 8001914:	18fb      	adds	r3, r7, r3
 8001916:	2201      	movs	r2, #1
 8001918:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800191a:	4b54      	ldr	r3, [pc, #336]	; (8001a6c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	2380      	movs	r3, #128	; 0x80
 8001920:	005b      	lsls	r3, r3, #1
 8001922:	4013      	ands	r3, r2
 8001924:	d11a      	bne.n	800195c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001926:	4b51      	ldr	r3, [pc, #324]	; (8001a6c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	4b50      	ldr	r3, [pc, #320]	; (8001a6c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800192c:	2180      	movs	r1, #128	; 0x80
 800192e:	0049      	lsls	r1, r1, #1
 8001930:	430a      	orrs	r2, r1
 8001932:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001934:	f7ff f89c 	bl	8000a70 <HAL_GetTick>
 8001938:	0003      	movs	r3, r0
 800193a:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800193c:	e008      	b.n	8001950 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800193e:	f7ff f897 	bl	8000a70 <HAL_GetTick>
 8001942:	0002      	movs	r2, r0
 8001944:	693b      	ldr	r3, [r7, #16]
 8001946:	1ad3      	subs	r3, r2, r3
 8001948:	2b64      	cmp	r3, #100	; 0x64
 800194a:	d901      	bls.n	8001950 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 800194c:	2303      	movs	r3, #3
 800194e:	e087      	b.n	8001a60 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001950:	4b46      	ldr	r3, [pc, #280]	; (8001a6c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001952:	681a      	ldr	r2, [r3, #0]
 8001954:	2380      	movs	r3, #128	; 0x80
 8001956:	005b      	lsls	r3, r3, #1
 8001958:	4013      	ands	r3, r2
 800195a:	d0f0      	beq.n	800193e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800195c:	4b42      	ldr	r3, [pc, #264]	; (8001a68 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800195e:	6a1a      	ldr	r2, [r3, #32]
 8001960:	23c0      	movs	r3, #192	; 0xc0
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	4013      	ands	r3, r2
 8001966:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d034      	beq.n	80019d8 <HAL_RCCEx_PeriphCLKConfig+0x114>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	685a      	ldr	r2, [r3, #4]
 8001972:	23c0      	movs	r3, #192	; 0xc0
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	4013      	ands	r3, r2
 8001978:	68fa      	ldr	r2, [r7, #12]
 800197a:	429a      	cmp	r2, r3
 800197c:	d02c      	beq.n	80019d8 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800197e:	4b3a      	ldr	r3, [pc, #232]	; (8001a68 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001980:	6a1b      	ldr	r3, [r3, #32]
 8001982:	4a3b      	ldr	r2, [pc, #236]	; (8001a70 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001984:	4013      	ands	r3, r2
 8001986:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001988:	4b37      	ldr	r3, [pc, #220]	; (8001a68 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800198a:	6a1a      	ldr	r2, [r3, #32]
 800198c:	4b36      	ldr	r3, [pc, #216]	; (8001a68 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800198e:	2180      	movs	r1, #128	; 0x80
 8001990:	0249      	lsls	r1, r1, #9
 8001992:	430a      	orrs	r2, r1
 8001994:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001996:	4b34      	ldr	r3, [pc, #208]	; (8001a68 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001998:	6a1a      	ldr	r2, [r3, #32]
 800199a:	4b33      	ldr	r3, [pc, #204]	; (8001a68 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800199c:	4935      	ldr	r1, [pc, #212]	; (8001a74 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800199e:	400a      	ands	r2, r1
 80019a0:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80019a2:	4b31      	ldr	r3, [pc, #196]	; (8001a68 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80019a4:	68fa      	ldr	r2, [r7, #12]
 80019a6:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	2201      	movs	r2, #1
 80019ac:	4013      	ands	r3, r2
 80019ae:	d013      	beq.n	80019d8 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019b0:	f7ff f85e 	bl	8000a70 <HAL_GetTick>
 80019b4:	0003      	movs	r3, r0
 80019b6:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019b8:	e009      	b.n	80019ce <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019ba:	f7ff f859 	bl	8000a70 <HAL_GetTick>
 80019be:	0002      	movs	r2, r0
 80019c0:	693b      	ldr	r3, [r7, #16]
 80019c2:	1ad3      	subs	r3, r2, r3
 80019c4:	4a2c      	ldr	r2, [pc, #176]	; (8001a78 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d901      	bls.n	80019ce <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80019ca:	2303      	movs	r3, #3
 80019cc:	e048      	b.n	8001a60 <HAL_RCCEx_PeriphCLKConfig+0x19c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019ce:	4b26      	ldr	r3, [pc, #152]	; (8001a68 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80019d0:	6a1b      	ldr	r3, [r3, #32]
 80019d2:	2202      	movs	r2, #2
 80019d4:	4013      	ands	r3, r2
 80019d6:	d0f0      	beq.n	80019ba <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80019d8:	4b23      	ldr	r3, [pc, #140]	; (8001a68 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80019da:	6a1b      	ldr	r3, [r3, #32]
 80019dc:	4a24      	ldr	r2, [pc, #144]	; (8001a70 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80019de:	4013      	ands	r3, r2
 80019e0:	0019      	movs	r1, r3
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	685a      	ldr	r2, [r3, #4]
 80019e6:	4b20      	ldr	r3, [pc, #128]	; (8001a68 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80019e8:	430a      	orrs	r2, r1
 80019ea:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80019ec:	2317      	movs	r3, #23
 80019ee:	18fb      	adds	r3, r7, r3
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d105      	bne.n	8001a02 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019f6:	4b1c      	ldr	r3, [pc, #112]	; (8001a68 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80019f8:	69da      	ldr	r2, [r3, #28]
 80019fa:	4b1b      	ldr	r3, [pc, #108]	; (8001a68 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80019fc:	491f      	ldr	r1, [pc, #124]	; (8001a7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80019fe:	400a      	ands	r2, r1
 8001a00:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	2201      	movs	r2, #1
 8001a08:	4013      	ands	r3, r2
 8001a0a:	d009      	beq.n	8001a20 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001a0c:	4b16      	ldr	r3, [pc, #88]	; (8001a68 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a10:	2203      	movs	r2, #3
 8001a12:	4393      	bics	r3, r2
 8001a14:	0019      	movs	r1, r3
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	689a      	ldr	r2, [r3, #8]
 8001a1a:	4b13      	ldr	r3, [pc, #76]	; (8001a68 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a1c:	430a      	orrs	r2, r1
 8001a1e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	2220      	movs	r2, #32
 8001a26:	4013      	ands	r3, r2
 8001a28:	d009      	beq.n	8001a3e <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001a2a:	4b0f      	ldr	r3, [pc, #60]	; (8001a68 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2e:	2210      	movs	r2, #16
 8001a30:	4393      	bics	r3, r2
 8001a32:	0019      	movs	r1, r3
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	68da      	ldr	r2, [r3, #12]
 8001a38:	4b0b      	ldr	r3, [pc, #44]	; (8001a68 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a3a:	430a      	orrs	r2, r1
 8001a3c:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681a      	ldr	r2, [r3, #0]
 8001a42:	2380      	movs	r3, #128	; 0x80
 8001a44:	00db      	lsls	r3, r3, #3
 8001a46:	4013      	ands	r3, r2
 8001a48:	d009      	beq.n	8001a5e <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001a4a:	4b07      	ldr	r3, [pc, #28]	; (8001a68 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4e:	2240      	movs	r2, #64	; 0x40
 8001a50:	4393      	bics	r3, r2
 8001a52:	0019      	movs	r1, r3
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	691a      	ldr	r2, [r3, #16]
 8001a58:	4b03      	ldr	r3, [pc, #12]	; (8001a68 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a5a:	430a      	orrs	r2, r1
 8001a5c:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001a5e:	2300      	movs	r3, #0
}
 8001a60:	0018      	movs	r0, r3
 8001a62:	46bd      	mov	sp, r7
 8001a64:	b006      	add	sp, #24
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	40021000 	.word	0x40021000
 8001a6c:	40007000 	.word	0x40007000
 8001a70:	fffffcff 	.word	0xfffffcff
 8001a74:	fffeffff 	.word	0xfffeffff
 8001a78:	00001388 	.word	0x00001388
 8001a7c:	efffffff 	.word	0xefffffff

08001a80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d101      	bne.n	8001a92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e01e      	b.n	8001ad0 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	223d      	movs	r2, #61	; 0x3d
 8001a96:	5c9b      	ldrb	r3, [r3, r2]
 8001a98:	b2db      	uxtb	r3, r3
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d107      	bne.n	8001aae <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	223c      	movs	r2, #60	; 0x3c
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	0018      	movs	r0, r3
 8001aaa:	f7fe fe4f 	bl	800074c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	223d      	movs	r2, #61	; 0x3d
 8001ab2:	2102      	movs	r1, #2
 8001ab4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681a      	ldr	r2, [r3, #0]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	3304      	adds	r3, #4
 8001abe:	0019      	movs	r1, r3
 8001ac0:	0010      	movs	r0, r2
 8001ac2:	f000 faf9 	bl	80020b8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	223d      	movs	r2, #61	; 0x3d
 8001aca:	2101      	movs	r1, #1
 8001acc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001ace:	2300      	movs	r3, #0
}
 8001ad0:	0018      	movs	r0, r3
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	b002      	add	sp, #8
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b084      	sub	sp, #16
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	68da      	ldr	r2, [r3, #12]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	2101      	movs	r1, #1
 8001aec:	430a      	orrs	r2, r1
 8001aee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	2207      	movs	r2, #7
 8001af8:	4013      	ands	r3, r2
 8001afa:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	2b06      	cmp	r3, #6
 8001b00:	d007      	beq.n	8001b12 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	2101      	movs	r1, #1
 8001b0e:	430a      	orrs	r2, r1
 8001b10:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001b12:	2300      	movs	r3, #0
}
 8001b14:	0018      	movs	r0, r3
 8001b16:	46bd      	mov	sp, r7
 8001b18:	b004      	add	sp, #16
 8001b1a:	bd80      	pop	{r7, pc}

08001b1c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d101      	bne.n	8001b2e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e01e      	b.n	8001b6c <HAL_TIM_IC_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	223d      	movs	r2, #61	; 0x3d
 8001b32:	5c9b      	ldrb	r3, [r3, r2]
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d107      	bne.n	8001b4a <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	223c      	movs	r2, #60	; 0x3c
 8001b3e:	2100      	movs	r1, #0
 8001b40:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	0018      	movs	r0, r3
 8001b46:	f000 f815 	bl	8001b74 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	223d      	movs	r2, #61	; 0x3d
 8001b4e:	2102      	movs	r1, #2
 8001b50:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	3304      	adds	r3, #4
 8001b5a:	0019      	movs	r1, r3
 8001b5c:	0010      	movs	r0, r2
 8001b5e:	f000 faab 	bl	80020b8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	223d      	movs	r2, #61	; 0x3d
 8001b66:	2101      	movs	r1, #1
 8001b68:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001b6a:	2300      	movs	r3, #0
}
 8001b6c:	0018      	movs	r0, r3
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	b002      	add	sp, #8
 8001b72:	bd80      	pop	{r7, pc}

08001b74 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8001b7c:	46c0      	nop			; (mov r8, r8)
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	b002      	add	sp, #8
 8001b82:	bd80      	pop	{r7, pc}

08001b84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	691b      	ldr	r3, [r3, #16]
 8001b92:	2202      	movs	r2, #2
 8001b94:	4013      	ands	r3, r2
 8001b96:	2b02      	cmp	r3, #2
 8001b98:	d124      	bne.n	8001be4 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	68db      	ldr	r3, [r3, #12]
 8001ba0:	2202      	movs	r2, #2
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	2b02      	cmp	r3, #2
 8001ba6:	d11d      	bne.n	8001be4 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2203      	movs	r2, #3
 8001bae:	4252      	negs	r2, r2
 8001bb0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	699b      	ldr	r3, [r3, #24]
 8001bbe:	2203      	movs	r2, #3
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	d004      	beq.n	8001bce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	0018      	movs	r0, r3
 8001bc8:	f000 fa5e 	bl	8002088 <HAL_TIM_IC_CaptureCallback>
 8001bcc:	e007      	b.n	8001bde <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	0018      	movs	r0, r3
 8001bd2:	f000 fa51 	bl	8002078 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	0018      	movs	r0, r3
 8001bda:	f000 fa5d 	bl	8002098 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2200      	movs	r2, #0
 8001be2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	691b      	ldr	r3, [r3, #16]
 8001bea:	2204      	movs	r2, #4
 8001bec:	4013      	ands	r3, r2
 8001bee:	2b04      	cmp	r3, #4
 8001bf0:	d125      	bne.n	8001c3e <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	2204      	movs	r2, #4
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	2b04      	cmp	r3, #4
 8001bfe:	d11e      	bne.n	8001c3e <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2205      	movs	r2, #5
 8001c06:	4252      	negs	r2, r2
 8001c08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2202      	movs	r2, #2
 8001c0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	699a      	ldr	r2, [r3, #24]
 8001c16:	23c0      	movs	r3, #192	; 0xc0
 8001c18:	009b      	lsls	r3, r3, #2
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	d004      	beq.n	8001c28 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	0018      	movs	r0, r3
 8001c22:	f000 fa31 	bl	8002088 <HAL_TIM_IC_CaptureCallback>
 8001c26:	e007      	b.n	8001c38 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	0018      	movs	r0, r3
 8001c2c:	f000 fa24 	bl	8002078 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	0018      	movs	r0, r3
 8001c34:	f000 fa30 	bl	8002098 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	691b      	ldr	r3, [r3, #16]
 8001c44:	2208      	movs	r2, #8
 8001c46:	4013      	ands	r3, r2
 8001c48:	2b08      	cmp	r3, #8
 8001c4a:	d124      	bne.n	8001c96 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	68db      	ldr	r3, [r3, #12]
 8001c52:	2208      	movs	r2, #8
 8001c54:	4013      	ands	r3, r2
 8001c56:	2b08      	cmp	r3, #8
 8001c58:	d11d      	bne.n	8001c96 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	2209      	movs	r2, #9
 8001c60:	4252      	negs	r2, r2
 8001c62:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2204      	movs	r2, #4
 8001c68:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	69db      	ldr	r3, [r3, #28]
 8001c70:	2203      	movs	r2, #3
 8001c72:	4013      	ands	r3, r2
 8001c74:	d004      	beq.n	8001c80 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	0018      	movs	r0, r3
 8001c7a:	f000 fa05 	bl	8002088 <HAL_TIM_IC_CaptureCallback>
 8001c7e:	e007      	b.n	8001c90 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	0018      	movs	r0, r3
 8001c84:	f000 f9f8 	bl	8002078 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	0018      	movs	r0, r3
 8001c8c:	f000 fa04 	bl	8002098 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2200      	movs	r2, #0
 8001c94:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	691b      	ldr	r3, [r3, #16]
 8001c9c:	2210      	movs	r2, #16
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	2b10      	cmp	r3, #16
 8001ca2:	d125      	bne.n	8001cf0 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	68db      	ldr	r3, [r3, #12]
 8001caa:	2210      	movs	r2, #16
 8001cac:	4013      	ands	r3, r2
 8001cae:	2b10      	cmp	r3, #16
 8001cb0:	d11e      	bne.n	8001cf0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	2211      	movs	r2, #17
 8001cb8:	4252      	negs	r2, r2
 8001cba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2208      	movs	r2, #8
 8001cc0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	69da      	ldr	r2, [r3, #28]
 8001cc8:	23c0      	movs	r3, #192	; 0xc0
 8001cca:	009b      	lsls	r3, r3, #2
 8001ccc:	4013      	ands	r3, r2
 8001cce:	d004      	beq.n	8001cda <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	0018      	movs	r0, r3
 8001cd4:	f000 f9d8 	bl	8002088 <HAL_TIM_IC_CaptureCallback>
 8001cd8:	e007      	b.n	8001cea <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	0018      	movs	r0, r3
 8001cde:	f000 f9cb 	bl	8002078 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	0018      	movs	r0, r3
 8001ce6:	f000 f9d7 	bl	8002098 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2200      	movs	r2, #0
 8001cee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	691b      	ldr	r3, [r3, #16]
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	2b01      	cmp	r3, #1
 8001cfc:	d10f      	bne.n	8001d1e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	2201      	movs	r2, #1
 8001d06:	4013      	ands	r3, r2
 8001d08:	2b01      	cmp	r3, #1
 8001d0a:	d108      	bne.n	8001d1e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	2202      	movs	r2, #2
 8001d12:	4252      	negs	r2, r2
 8001d14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	0018      	movs	r0, r3
 8001d1a:	f000 f9a5 	bl	8002068 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	691b      	ldr	r3, [r3, #16]
 8001d24:	2280      	movs	r2, #128	; 0x80
 8001d26:	4013      	ands	r3, r2
 8001d28:	2b80      	cmp	r3, #128	; 0x80
 8001d2a:	d10f      	bne.n	8001d4c <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	68db      	ldr	r3, [r3, #12]
 8001d32:	2280      	movs	r2, #128	; 0x80
 8001d34:	4013      	ands	r3, r2
 8001d36:	2b80      	cmp	r3, #128	; 0x80
 8001d38:	d108      	bne.n	8001d4c <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	2281      	movs	r2, #129	; 0x81
 8001d40:	4252      	negs	r2, r2
 8001d42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	0018      	movs	r0, r3
 8001d48:	f000 fc5a 	bl	8002600 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	691b      	ldr	r3, [r3, #16]
 8001d52:	2240      	movs	r2, #64	; 0x40
 8001d54:	4013      	ands	r3, r2
 8001d56:	2b40      	cmp	r3, #64	; 0x40
 8001d58:	d10f      	bne.n	8001d7a <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	2240      	movs	r2, #64	; 0x40
 8001d62:	4013      	ands	r3, r2
 8001d64:	2b40      	cmp	r3, #64	; 0x40
 8001d66:	d108      	bne.n	8001d7a <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2241      	movs	r2, #65	; 0x41
 8001d6e:	4252      	negs	r2, r2
 8001d70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	0018      	movs	r0, r3
 8001d76:	f000 f997 	bl	80020a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	691b      	ldr	r3, [r3, #16]
 8001d80:	2220      	movs	r2, #32
 8001d82:	4013      	ands	r3, r2
 8001d84:	2b20      	cmp	r3, #32
 8001d86:	d10f      	bne.n	8001da8 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	68db      	ldr	r3, [r3, #12]
 8001d8e:	2220      	movs	r2, #32
 8001d90:	4013      	ands	r3, r2
 8001d92:	2b20      	cmp	r3, #32
 8001d94:	d108      	bne.n	8001da8 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	2221      	movs	r2, #33	; 0x21
 8001d9c:	4252      	negs	r2, r2
 8001d9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	0018      	movs	r0, r3
 8001da4:	f000 fc24 	bl	80025f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001da8:	46c0      	nop			; (mov r8, r8)
 8001daa:	46bd      	mov	sp, r7
 8001dac:	b002      	add	sp, #8
 8001dae:	bd80      	pop	{r7, pc}

08001db0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b084      	sub	sp, #16
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	60f8      	str	r0, [r7, #12]
 8001db8:	60b9      	str	r1, [r7, #8]
 8001dba:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	223c      	movs	r2, #60	; 0x3c
 8001dc0:	5c9b      	ldrb	r3, [r3, r2]
 8001dc2:	2b01      	cmp	r3, #1
 8001dc4:	d101      	bne.n	8001dca <HAL_TIM_IC_ConfigChannel+0x1a>
 8001dc6:	2302      	movs	r3, #2
 8001dc8:	e08a      	b.n	8001ee0 <HAL_TIM_IC_ConfigChannel+0x130>
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	223c      	movs	r2, #60	; 0x3c
 8001dce:	2101      	movs	r1, #1
 8001dd0:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	223d      	movs	r2, #61	; 0x3d
 8001dd6:	2102      	movs	r1, #2
 8001dd8:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d11b      	bne.n	8001e18 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	6818      	ldr	r0, [r3, #0]
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	6819      	ldr	r1, [r3, #0]
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	685a      	ldr	r2, [r3, #4]
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	68db      	ldr	r3, [r3, #12]
 8001df0:	f000 f9e2 	bl	80021b8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	699a      	ldr	r2, [r3, #24]
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	210c      	movs	r1, #12
 8001e00:	438a      	bics	r2, r1
 8001e02:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	6999      	ldr	r1, [r3, #24]
 8001e0a:	68bb      	ldr	r3, [r7, #8]
 8001e0c:	689a      	ldr	r2, [r3, #8]
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	430a      	orrs	r2, r1
 8001e14:	619a      	str	r2, [r3, #24]
 8001e16:	e05a      	b.n	8001ece <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2b04      	cmp	r3, #4
 8001e1c:	d11c      	bne.n	8001e58 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	6818      	ldr	r0, [r3, #0]
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	6819      	ldr	r1, [r3, #0]
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	685a      	ldr	r2, [r3, #4]
 8001e2a:	68bb      	ldr	r3, [r7, #8]
 8001e2c:	68db      	ldr	r3, [r3, #12]
 8001e2e:	f000 fa4d 	bl	80022cc <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	699a      	ldr	r2, [r3, #24]
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	492a      	ldr	r1, [pc, #168]	; (8001ee8 <HAL_TIM_IC_ConfigChannel+0x138>)
 8001e3e:	400a      	ands	r2, r1
 8001e40:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	6999      	ldr	r1, [r3, #24]
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	021a      	lsls	r2, r3, #8
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	430a      	orrs	r2, r1
 8001e54:	619a      	str	r2, [r3, #24]
 8001e56:	e03a      	b.n	8001ece <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2b08      	cmp	r3, #8
 8001e5c:	d11b      	bne.n	8001e96 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	6818      	ldr	r0, [r3, #0]
 8001e62:	68bb      	ldr	r3, [r7, #8]
 8001e64:	6819      	ldr	r1, [r3, #0]
 8001e66:	68bb      	ldr	r3, [r7, #8]
 8001e68:	685a      	ldr	r2, [r3, #4]
 8001e6a:	68bb      	ldr	r3, [r7, #8]
 8001e6c:	68db      	ldr	r3, [r3, #12]
 8001e6e:	f000 faa1 	bl	80023b4 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	69da      	ldr	r2, [r3, #28]
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	210c      	movs	r1, #12
 8001e7e:	438a      	bics	r2, r1
 8001e80:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	69d9      	ldr	r1, [r3, #28]
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	689a      	ldr	r2, [r3, #8]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	430a      	orrs	r2, r1
 8001e92:	61da      	str	r2, [r3, #28]
 8001e94:	e01b      	b.n	8001ece <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	6818      	ldr	r0, [r3, #0]
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	6819      	ldr	r1, [r3, #0]
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	685a      	ldr	r2, [r3, #4]
 8001ea2:	68bb      	ldr	r3, [r7, #8]
 8001ea4:	68db      	ldr	r3, [r3, #12]
 8001ea6:	f000 fac5 	bl	8002434 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	69da      	ldr	r2, [r3, #28]
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	490c      	ldr	r1, [pc, #48]	; (8001ee8 <HAL_TIM_IC_ConfigChannel+0x138>)
 8001eb6:	400a      	ands	r2, r1
 8001eb8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	69d9      	ldr	r1, [r3, #28]
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	021a      	lsls	r2, r3, #8
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	430a      	orrs	r2, r1
 8001ecc:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	223d      	movs	r2, #61	; 0x3d
 8001ed2:	2101      	movs	r1, #1
 8001ed4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	223c      	movs	r2, #60	; 0x3c
 8001eda:	2100      	movs	r1, #0
 8001edc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001ede:	2300      	movs	r3, #0
}
 8001ee0:	0018      	movs	r0, r3
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	b004      	add	sp, #16
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	fffff3ff 	.word	0xfffff3ff

08001eec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b084      	sub	sp, #16
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	223c      	movs	r2, #60	; 0x3c
 8001efa:	5c9b      	ldrb	r3, [r3, r2]
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	d101      	bne.n	8001f04 <HAL_TIM_ConfigClockSource+0x18>
 8001f00:	2302      	movs	r3, #2
 8001f02:	e0ab      	b.n	800205c <HAL_TIM_ConfigClockSource+0x170>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	223c      	movs	r2, #60	; 0x3c
 8001f08:	2101      	movs	r1, #1
 8001f0a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	223d      	movs	r2, #61	; 0x3d
 8001f10:	2102      	movs	r1, #2
 8001f12:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	2277      	movs	r2, #119	; 0x77
 8001f20:	4393      	bics	r3, r2
 8001f22:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	4a4f      	ldr	r2, [pc, #316]	; (8002064 <HAL_TIM_ConfigClockSource+0x178>)
 8001f28:	4013      	ands	r3, r2
 8001f2a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	68fa      	ldr	r2, [r7, #12]
 8001f32:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	2b40      	cmp	r3, #64	; 0x40
 8001f3a:	d100      	bne.n	8001f3e <HAL_TIM_ConfigClockSource+0x52>
 8001f3c:	e06b      	b.n	8002016 <HAL_TIM_ConfigClockSource+0x12a>
 8001f3e:	d80e      	bhi.n	8001f5e <HAL_TIM_ConfigClockSource+0x72>
 8001f40:	2b10      	cmp	r3, #16
 8001f42:	d100      	bne.n	8001f46 <HAL_TIM_ConfigClockSource+0x5a>
 8001f44:	e077      	b.n	8002036 <HAL_TIM_ConfigClockSource+0x14a>
 8001f46:	d803      	bhi.n	8001f50 <HAL_TIM_ConfigClockSource+0x64>
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d100      	bne.n	8001f4e <HAL_TIM_ConfigClockSource+0x62>
 8001f4c:	e073      	b.n	8002036 <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8001f4e:	e07c      	b.n	800204a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8001f50:	2b20      	cmp	r3, #32
 8001f52:	d100      	bne.n	8001f56 <HAL_TIM_ConfigClockSource+0x6a>
 8001f54:	e06f      	b.n	8002036 <HAL_TIM_ConfigClockSource+0x14a>
 8001f56:	2b30      	cmp	r3, #48	; 0x30
 8001f58:	d100      	bne.n	8001f5c <HAL_TIM_ConfigClockSource+0x70>
 8001f5a:	e06c      	b.n	8002036 <HAL_TIM_ConfigClockSource+0x14a>
      break;
 8001f5c:	e075      	b.n	800204a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8001f5e:	2b70      	cmp	r3, #112	; 0x70
 8001f60:	d00e      	beq.n	8001f80 <HAL_TIM_ConfigClockSource+0x94>
 8001f62:	d804      	bhi.n	8001f6e <HAL_TIM_ConfigClockSource+0x82>
 8001f64:	2b50      	cmp	r3, #80	; 0x50
 8001f66:	d036      	beq.n	8001fd6 <HAL_TIM_ConfigClockSource+0xea>
 8001f68:	2b60      	cmp	r3, #96	; 0x60
 8001f6a:	d044      	beq.n	8001ff6 <HAL_TIM_ConfigClockSource+0x10a>
      break;
 8001f6c:	e06d      	b.n	800204a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8001f6e:	2280      	movs	r2, #128	; 0x80
 8001f70:	0152      	lsls	r2, r2, #5
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d068      	beq.n	8002048 <HAL_TIM_ConfigClockSource+0x15c>
 8001f76:	2280      	movs	r2, #128	; 0x80
 8001f78:	0192      	lsls	r2, r2, #6
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d017      	beq.n	8001fae <HAL_TIM_ConfigClockSource+0xc2>
      break;
 8001f7e:	e064      	b.n	800204a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6818      	ldr	r0, [r3, #0]
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	6899      	ldr	r1, [r3, #8]
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	685a      	ldr	r2, [r3, #4]
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	f000 fab0 	bl	80024f4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	2277      	movs	r2, #119	; 0x77
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	68fa      	ldr	r2, [r7, #12]
 8001faa:	609a      	str	r2, [r3, #8]
      break;
 8001fac:	e04d      	b.n	800204a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6818      	ldr	r0, [r3, #0]
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	6899      	ldr	r1, [r3, #8]
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	685a      	ldr	r2, [r3, #4]
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	68db      	ldr	r3, [r3, #12]
 8001fbe:	f000 fa99 	bl	80024f4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	689a      	ldr	r2, [r3, #8]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	2180      	movs	r1, #128	; 0x80
 8001fce:	01c9      	lsls	r1, r1, #7
 8001fd0:	430a      	orrs	r2, r1
 8001fd2:	609a      	str	r2, [r3, #8]
      break;
 8001fd4:	e039      	b.n	800204a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6818      	ldr	r0, [r3, #0]
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	6859      	ldr	r1, [r3, #4]
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	68db      	ldr	r3, [r3, #12]
 8001fe2:	001a      	movs	r2, r3
 8001fe4:	f000 f944 	bl	8002270 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	2150      	movs	r1, #80	; 0x50
 8001fee:	0018      	movs	r0, r3
 8001ff0:	f000 fa66 	bl	80024c0 <TIM_ITRx_SetConfig>
      break;
 8001ff4:	e029      	b.n	800204a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6818      	ldr	r0, [r3, #0]
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	6859      	ldr	r1, [r3, #4]
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	68db      	ldr	r3, [r3, #12]
 8002002:	001a      	movs	r2, r3
 8002004:	f000 f9a4 	bl	8002350 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	2160      	movs	r1, #96	; 0x60
 800200e:	0018      	movs	r0, r3
 8002010:	f000 fa56 	bl	80024c0 <TIM_ITRx_SetConfig>
      break;
 8002014:	e019      	b.n	800204a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6818      	ldr	r0, [r3, #0]
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	6859      	ldr	r1, [r3, #4]
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	68db      	ldr	r3, [r3, #12]
 8002022:	001a      	movs	r2, r3
 8002024:	f000 f924 	bl	8002270 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2140      	movs	r1, #64	; 0x40
 800202e:	0018      	movs	r0, r3
 8002030:	f000 fa46 	bl	80024c0 <TIM_ITRx_SetConfig>
      break;
 8002034:	e009      	b.n	800204a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	0019      	movs	r1, r3
 8002040:	0010      	movs	r0, r2
 8002042:	f000 fa3d 	bl	80024c0 <TIM_ITRx_SetConfig>
      break;
 8002046:	e000      	b.n	800204a <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8002048:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	223d      	movs	r2, #61	; 0x3d
 800204e:	2101      	movs	r1, #1
 8002050:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	223c      	movs	r2, #60	; 0x3c
 8002056:	2100      	movs	r1, #0
 8002058:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800205a:	2300      	movs	r3, #0
}
 800205c:	0018      	movs	r0, r3
 800205e:	46bd      	mov	sp, r7
 8002060:	b004      	add	sp, #16
 8002062:	bd80      	pop	{r7, pc}
 8002064:	ffff00ff 	.word	0xffff00ff

08002068 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002070:	46c0      	nop			; (mov r8, r8)
 8002072:	46bd      	mov	sp, r7
 8002074:	b002      	add	sp, #8
 8002076:	bd80      	pop	{r7, pc}

08002078 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002080:	46c0      	nop			; (mov r8, r8)
 8002082:	46bd      	mov	sp, r7
 8002084:	b002      	add	sp, #8
 8002086:	bd80      	pop	{r7, pc}

08002088 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002090:	46c0      	nop			; (mov r8, r8)
 8002092:	46bd      	mov	sp, r7
 8002094:	b002      	add	sp, #8
 8002096:	bd80      	pop	{r7, pc}

08002098 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80020a0:	46c0      	nop			; (mov r8, r8)
 80020a2:	46bd      	mov	sp, r7
 80020a4:	b002      	add	sp, #8
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b082      	sub	sp, #8
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80020b0:	46c0      	nop			; (mov r8, r8)
 80020b2:	46bd      	mov	sp, r7
 80020b4:	b002      	add	sp, #8
 80020b6:	bd80      	pop	{r7, pc}

080020b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	4a34      	ldr	r2, [pc, #208]	; (800219c <TIM_Base_SetConfig+0xe4>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d008      	beq.n	80020e2 <TIM_Base_SetConfig+0x2a>
 80020d0:	687a      	ldr	r2, [r7, #4]
 80020d2:	2380      	movs	r3, #128	; 0x80
 80020d4:	05db      	lsls	r3, r3, #23
 80020d6:	429a      	cmp	r2, r3
 80020d8:	d003      	beq.n	80020e2 <TIM_Base_SetConfig+0x2a>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	4a30      	ldr	r2, [pc, #192]	; (80021a0 <TIM_Base_SetConfig+0xe8>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d108      	bne.n	80020f4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	2270      	movs	r2, #112	; 0x70
 80020e6:	4393      	bics	r3, r2
 80020e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	68fa      	ldr	r2, [r7, #12]
 80020f0:	4313      	orrs	r3, r2
 80020f2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	4a29      	ldr	r2, [pc, #164]	; (800219c <TIM_Base_SetConfig+0xe4>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d018      	beq.n	800212e <TIM_Base_SetConfig+0x76>
 80020fc:	687a      	ldr	r2, [r7, #4]
 80020fe:	2380      	movs	r3, #128	; 0x80
 8002100:	05db      	lsls	r3, r3, #23
 8002102:	429a      	cmp	r2, r3
 8002104:	d013      	beq.n	800212e <TIM_Base_SetConfig+0x76>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a25      	ldr	r2, [pc, #148]	; (80021a0 <TIM_Base_SetConfig+0xe8>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d00f      	beq.n	800212e <TIM_Base_SetConfig+0x76>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4a24      	ldr	r2, [pc, #144]	; (80021a4 <TIM_Base_SetConfig+0xec>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d00b      	beq.n	800212e <TIM_Base_SetConfig+0x76>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4a23      	ldr	r2, [pc, #140]	; (80021a8 <TIM_Base_SetConfig+0xf0>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d007      	beq.n	800212e <TIM_Base_SetConfig+0x76>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4a22      	ldr	r2, [pc, #136]	; (80021ac <TIM_Base_SetConfig+0xf4>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d003      	beq.n	800212e <TIM_Base_SetConfig+0x76>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4a21      	ldr	r2, [pc, #132]	; (80021b0 <TIM_Base_SetConfig+0xf8>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d108      	bne.n	8002140 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	4a20      	ldr	r2, [pc, #128]	; (80021b4 <TIM_Base_SetConfig+0xfc>)
 8002132:	4013      	ands	r3, r2
 8002134:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	68fa      	ldr	r2, [r7, #12]
 800213c:	4313      	orrs	r3, r2
 800213e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	2280      	movs	r2, #128	; 0x80
 8002144:	4393      	bics	r3, r2
 8002146:	001a      	movs	r2, r3
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	695b      	ldr	r3, [r3, #20]
 800214c:	4313      	orrs	r3, r2
 800214e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	68fa      	ldr	r2, [r7, #12]
 8002154:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	689a      	ldr	r2, [r3, #8]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4a0c      	ldr	r2, [pc, #48]	; (800219c <TIM_Base_SetConfig+0xe4>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d00b      	beq.n	8002186 <TIM_Base_SetConfig+0xce>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4a0d      	ldr	r2, [pc, #52]	; (80021a8 <TIM_Base_SetConfig+0xf0>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d007      	beq.n	8002186 <TIM_Base_SetConfig+0xce>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4a0c      	ldr	r2, [pc, #48]	; (80021ac <TIM_Base_SetConfig+0xf4>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d003      	beq.n	8002186 <TIM_Base_SetConfig+0xce>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4a0b      	ldr	r2, [pc, #44]	; (80021b0 <TIM_Base_SetConfig+0xf8>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d103      	bne.n	800218e <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	691a      	ldr	r2, [r3, #16]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2201      	movs	r2, #1
 8002192:	615a      	str	r2, [r3, #20]
}
 8002194:	46c0      	nop			; (mov r8, r8)
 8002196:	46bd      	mov	sp, r7
 8002198:	b004      	add	sp, #16
 800219a:	bd80      	pop	{r7, pc}
 800219c:	40012c00 	.word	0x40012c00
 80021a0:	40000400 	.word	0x40000400
 80021a4:	40002000 	.word	0x40002000
 80021a8:	40014000 	.word	0x40014000
 80021ac:	40014400 	.word	0x40014400
 80021b0:	40014800 	.word	0x40014800
 80021b4:	fffffcff 	.word	0xfffffcff

080021b8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b086      	sub	sp, #24
 80021bc:	af00      	add	r7, sp, #0
 80021be:	60f8      	str	r0, [r7, #12]
 80021c0:	60b9      	str	r1, [r7, #8]
 80021c2:	607a      	str	r2, [r7, #4]
 80021c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	6a1b      	ldr	r3, [r3, #32]
 80021ca:	2201      	movs	r2, #1
 80021cc:	4393      	bics	r3, r2
 80021ce:	001a      	movs	r2, r3
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	699b      	ldr	r3, [r3, #24]
 80021d8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	6a1b      	ldr	r3, [r3, #32]
 80021de:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	4a20      	ldr	r2, [pc, #128]	; (8002264 <TIM_TI1_SetConfig+0xac>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d00c      	beq.n	8002202 <TIM_TI1_SetConfig+0x4a>
 80021e8:	68fa      	ldr	r2, [r7, #12]
 80021ea:	2380      	movs	r3, #128	; 0x80
 80021ec:	05db      	lsls	r3, r3, #23
 80021ee:	429a      	cmp	r2, r3
 80021f0:	d007      	beq.n	8002202 <TIM_TI1_SetConfig+0x4a>
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	4a1c      	ldr	r2, [pc, #112]	; (8002268 <TIM_TI1_SetConfig+0xb0>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d003      	beq.n	8002202 <TIM_TI1_SetConfig+0x4a>
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	4a1b      	ldr	r2, [pc, #108]	; (800226c <TIM_TI1_SetConfig+0xb4>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d101      	bne.n	8002206 <TIM_TI1_SetConfig+0x4e>
 8002202:	2301      	movs	r3, #1
 8002204:	e000      	b.n	8002208 <TIM_TI1_SetConfig+0x50>
 8002206:	2300      	movs	r3, #0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d008      	beq.n	800221e <TIM_TI1_SetConfig+0x66>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	2203      	movs	r2, #3
 8002210:	4393      	bics	r3, r2
 8002212:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8002214:	697a      	ldr	r2, [r7, #20]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4313      	orrs	r3, r2
 800221a:	617b      	str	r3, [r7, #20]
 800221c:	e003      	b.n	8002226 <TIM_TI1_SetConfig+0x6e>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	2201      	movs	r2, #1
 8002222:	4313      	orrs	r3, r2
 8002224:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	22f0      	movs	r2, #240	; 0xf0
 800222a:	4393      	bics	r3, r2
 800222c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	011b      	lsls	r3, r3, #4
 8002232:	22ff      	movs	r2, #255	; 0xff
 8002234:	4013      	ands	r3, r2
 8002236:	697a      	ldr	r2, [r7, #20]
 8002238:	4313      	orrs	r3, r2
 800223a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	220a      	movs	r2, #10
 8002240:	4393      	bics	r3, r2
 8002242:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	220a      	movs	r2, #10
 8002248:	4013      	ands	r3, r2
 800224a:	693a      	ldr	r2, [r7, #16]
 800224c:	4313      	orrs	r3, r2
 800224e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	697a      	ldr	r2, [r7, #20]
 8002254:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	693a      	ldr	r2, [r7, #16]
 800225a:	621a      	str	r2, [r3, #32]
}
 800225c:	46c0      	nop			; (mov r8, r8)
 800225e:	46bd      	mov	sp, r7
 8002260:	b006      	add	sp, #24
 8002262:	bd80      	pop	{r7, pc}
 8002264:	40012c00 	.word	0x40012c00
 8002268:	40000400 	.word	0x40000400
 800226c:	40014000 	.word	0x40014000

08002270 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b086      	sub	sp, #24
 8002274:	af00      	add	r7, sp, #0
 8002276:	60f8      	str	r0, [r7, #12]
 8002278:	60b9      	str	r1, [r7, #8]
 800227a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	6a1b      	ldr	r3, [r3, #32]
 8002280:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	6a1b      	ldr	r3, [r3, #32]
 8002286:	2201      	movs	r2, #1
 8002288:	4393      	bics	r3, r2
 800228a:	001a      	movs	r2, r3
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	699b      	ldr	r3, [r3, #24]
 8002294:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	22f0      	movs	r2, #240	; 0xf0
 800229a:	4393      	bics	r3, r2
 800229c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	011b      	lsls	r3, r3, #4
 80022a2:	693a      	ldr	r2, [r7, #16]
 80022a4:	4313      	orrs	r3, r2
 80022a6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	220a      	movs	r2, #10
 80022ac:	4393      	bics	r3, r2
 80022ae:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80022b0:	697a      	ldr	r2, [r7, #20]
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	4313      	orrs	r3, r2
 80022b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	693a      	ldr	r2, [r7, #16]
 80022bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	697a      	ldr	r2, [r7, #20]
 80022c2:	621a      	str	r2, [r3, #32]
}
 80022c4:	46c0      	nop			; (mov r8, r8)
 80022c6:	46bd      	mov	sp, r7
 80022c8:	b006      	add	sp, #24
 80022ca:	bd80      	pop	{r7, pc}

080022cc <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b086      	sub	sp, #24
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	60f8      	str	r0, [r7, #12]
 80022d4:	60b9      	str	r1, [r7, #8]
 80022d6:	607a      	str	r2, [r7, #4]
 80022d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	6a1b      	ldr	r3, [r3, #32]
 80022de:	2210      	movs	r2, #16
 80022e0:	4393      	bics	r3, r2
 80022e2:	001a      	movs	r2, r3
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	699b      	ldr	r3, [r3, #24]
 80022ec:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	6a1b      	ldr	r3, [r3, #32]
 80022f2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	4a14      	ldr	r2, [pc, #80]	; (8002348 <TIM_TI2_SetConfig+0x7c>)
 80022f8:	4013      	ands	r3, r2
 80022fa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	021b      	lsls	r3, r3, #8
 8002300:	697a      	ldr	r2, [r7, #20]
 8002302:	4313      	orrs	r3, r2
 8002304:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	4a10      	ldr	r2, [pc, #64]	; (800234c <TIM_TI2_SetConfig+0x80>)
 800230a:	4013      	ands	r3, r2
 800230c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	031b      	lsls	r3, r3, #12
 8002312:	041b      	lsls	r3, r3, #16
 8002314:	0c1b      	lsrs	r3, r3, #16
 8002316:	697a      	ldr	r2, [r7, #20]
 8002318:	4313      	orrs	r3, r2
 800231a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	22a0      	movs	r2, #160	; 0xa0
 8002320:	4393      	bics	r3, r2
 8002322:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	011b      	lsls	r3, r3, #4
 8002328:	22a0      	movs	r2, #160	; 0xa0
 800232a:	4013      	ands	r3, r2
 800232c:	693a      	ldr	r2, [r7, #16]
 800232e:	4313      	orrs	r3, r2
 8002330:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	697a      	ldr	r2, [r7, #20]
 8002336:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	693a      	ldr	r2, [r7, #16]
 800233c:	621a      	str	r2, [r3, #32]
}
 800233e:	46c0      	nop			; (mov r8, r8)
 8002340:	46bd      	mov	sp, r7
 8002342:	b006      	add	sp, #24
 8002344:	bd80      	pop	{r7, pc}
 8002346:	46c0      	nop			; (mov r8, r8)
 8002348:	fffffcff 	.word	0xfffffcff
 800234c:	ffff0fff 	.word	0xffff0fff

08002350 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b086      	sub	sp, #24
 8002354:	af00      	add	r7, sp, #0
 8002356:	60f8      	str	r0, [r7, #12]
 8002358:	60b9      	str	r1, [r7, #8]
 800235a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	6a1b      	ldr	r3, [r3, #32]
 8002360:	2210      	movs	r2, #16
 8002362:	4393      	bics	r3, r2
 8002364:	001a      	movs	r2, r3
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	699b      	ldr	r3, [r3, #24]
 800236e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	6a1b      	ldr	r3, [r3, #32]
 8002374:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	4a0d      	ldr	r2, [pc, #52]	; (80023b0 <TIM_TI2_ConfigInputStage+0x60>)
 800237a:	4013      	ands	r3, r2
 800237c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	031b      	lsls	r3, r3, #12
 8002382:	697a      	ldr	r2, [r7, #20]
 8002384:	4313      	orrs	r3, r2
 8002386:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	22a0      	movs	r2, #160	; 0xa0
 800238c:	4393      	bics	r3, r2
 800238e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	011b      	lsls	r3, r3, #4
 8002394:	693a      	ldr	r2, [r7, #16]
 8002396:	4313      	orrs	r3, r2
 8002398:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	697a      	ldr	r2, [r7, #20]
 800239e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	693a      	ldr	r2, [r7, #16]
 80023a4:	621a      	str	r2, [r3, #32]
}
 80023a6:	46c0      	nop			; (mov r8, r8)
 80023a8:	46bd      	mov	sp, r7
 80023aa:	b006      	add	sp, #24
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	46c0      	nop			; (mov r8, r8)
 80023b0:	ffff0fff 	.word	0xffff0fff

080023b4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b086      	sub	sp, #24
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	60f8      	str	r0, [r7, #12]
 80023bc:	60b9      	str	r1, [r7, #8]
 80023be:	607a      	str	r2, [r7, #4]
 80023c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	6a1b      	ldr	r3, [r3, #32]
 80023c6:	4a19      	ldr	r2, [pc, #100]	; (800242c <TIM_TI3_SetConfig+0x78>)
 80023c8:	401a      	ands	r2, r3
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	69db      	ldr	r3, [r3, #28]
 80023d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	6a1b      	ldr	r3, [r3, #32]
 80023d8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	2203      	movs	r2, #3
 80023de:	4393      	bics	r3, r2
 80023e0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80023e2:	697a      	ldr	r2, [r7, #20]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	22f0      	movs	r2, #240	; 0xf0
 80023ee:	4393      	bics	r3, r2
 80023f0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	011b      	lsls	r3, r3, #4
 80023f6:	22ff      	movs	r2, #255	; 0xff
 80023f8:	4013      	ands	r3, r2
 80023fa:	697a      	ldr	r2, [r7, #20]
 80023fc:	4313      	orrs	r3, r2
 80023fe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8002400:	693b      	ldr	r3, [r7, #16]
 8002402:	4a0b      	ldr	r2, [pc, #44]	; (8002430 <TIM_TI3_SetConfig+0x7c>)
 8002404:	4013      	ands	r3, r2
 8002406:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	021a      	lsls	r2, r3, #8
 800240c:	23a0      	movs	r3, #160	; 0xa0
 800240e:	011b      	lsls	r3, r3, #4
 8002410:	4013      	ands	r3, r2
 8002412:	693a      	ldr	r2, [r7, #16]
 8002414:	4313      	orrs	r3, r2
 8002416:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	697a      	ldr	r2, [r7, #20]
 800241c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	693a      	ldr	r2, [r7, #16]
 8002422:	621a      	str	r2, [r3, #32]
}
 8002424:	46c0      	nop			; (mov r8, r8)
 8002426:	46bd      	mov	sp, r7
 8002428:	b006      	add	sp, #24
 800242a:	bd80      	pop	{r7, pc}
 800242c:	fffffeff 	.word	0xfffffeff
 8002430:	fffff5ff 	.word	0xfffff5ff

08002434 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b086      	sub	sp, #24
 8002438:	af00      	add	r7, sp, #0
 800243a:	60f8      	str	r0, [r7, #12]
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	607a      	str	r2, [r7, #4]
 8002440:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	6a1b      	ldr	r3, [r3, #32]
 8002446:	4a1a      	ldr	r2, [pc, #104]	; (80024b0 <TIM_TI4_SetConfig+0x7c>)
 8002448:	401a      	ands	r2, r3
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	69db      	ldr	r3, [r3, #28]
 8002452:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	6a1b      	ldr	r3, [r3, #32]
 8002458:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	4a15      	ldr	r2, [pc, #84]	; (80024b4 <TIM_TI4_SetConfig+0x80>)
 800245e:	4013      	ands	r3, r2
 8002460:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	021b      	lsls	r3, r3, #8
 8002466:	697a      	ldr	r2, [r7, #20]
 8002468:	4313      	orrs	r3, r2
 800246a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	4a12      	ldr	r2, [pc, #72]	; (80024b8 <TIM_TI4_SetConfig+0x84>)
 8002470:	4013      	ands	r3, r2
 8002472:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	031b      	lsls	r3, r3, #12
 8002478:	041b      	lsls	r3, r3, #16
 800247a:	0c1b      	lsrs	r3, r3, #16
 800247c:	697a      	ldr	r2, [r7, #20]
 800247e:	4313      	orrs	r3, r2
 8002480:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	4a0d      	ldr	r2, [pc, #52]	; (80024bc <TIM_TI4_SetConfig+0x88>)
 8002486:	4013      	ands	r3, r2
 8002488:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800248a:	68bb      	ldr	r3, [r7, #8]
 800248c:	031a      	lsls	r2, r3, #12
 800248e:	23a0      	movs	r3, #160	; 0xa0
 8002490:	021b      	lsls	r3, r3, #8
 8002492:	4013      	ands	r3, r2
 8002494:	693a      	ldr	r2, [r7, #16]
 8002496:	4313      	orrs	r3, r2
 8002498:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	697a      	ldr	r2, [r7, #20]
 800249e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	693a      	ldr	r2, [r7, #16]
 80024a4:	621a      	str	r2, [r3, #32]
}
 80024a6:	46c0      	nop			; (mov r8, r8)
 80024a8:	46bd      	mov	sp, r7
 80024aa:	b006      	add	sp, #24
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	46c0      	nop			; (mov r8, r8)
 80024b0:	ffffefff 	.word	0xffffefff
 80024b4:	fffffcff 	.word	0xfffffcff
 80024b8:	ffff0fff 	.word	0xffff0fff
 80024bc:	ffff5fff 	.word	0xffff5fff

080024c0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b084      	sub	sp, #16
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
 80024c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2270      	movs	r2, #112	; 0x70
 80024d4:	4393      	bics	r3, r2
 80024d6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80024d8:	683a      	ldr	r2, [r7, #0]
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	4313      	orrs	r3, r2
 80024de:	2207      	movs	r2, #7
 80024e0:	4313      	orrs	r3, r2
 80024e2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	68fa      	ldr	r2, [r7, #12]
 80024e8:	609a      	str	r2, [r3, #8]
}
 80024ea:	46c0      	nop			; (mov r8, r8)
 80024ec:	46bd      	mov	sp, r7
 80024ee:	b004      	add	sp, #16
 80024f0:	bd80      	pop	{r7, pc}
	...

080024f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b086      	sub	sp, #24
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	60f8      	str	r0, [r7, #12]
 80024fc:	60b9      	str	r1, [r7, #8]
 80024fe:	607a      	str	r2, [r7, #4]
 8002500:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	689b      	ldr	r3, [r3, #8]
 8002506:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	4a09      	ldr	r2, [pc, #36]	; (8002530 <TIM_ETR_SetConfig+0x3c>)
 800250c:	4013      	ands	r3, r2
 800250e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	021a      	lsls	r2, r3, #8
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	431a      	orrs	r2, r3
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	4313      	orrs	r3, r2
 800251c:	697a      	ldr	r2, [r7, #20]
 800251e:	4313      	orrs	r3, r2
 8002520:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	697a      	ldr	r2, [r7, #20]
 8002526:	609a      	str	r2, [r3, #8]
}
 8002528:	46c0      	nop			; (mov r8, r8)
 800252a:	46bd      	mov	sp, r7
 800252c:	b006      	add	sp, #24
 800252e:	bd80      	pop	{r7, pc}
 8002530:	ffff00ff 	.word	0xffff00ff

08002534 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
 800253c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	223c      	movs	r2, #60	; 0x3c
 8002542:	5c9b      	ldrb	r3, [r3, r2]
 8002544:	2b01      	cmp	r3, #1
 8002546:	d101      	bne.n	800254c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002548:	2302      	movs	r3, #2
 800254a:	e047      	b.n	80025dc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	223c      	movs	r2, #60	; 0x3c
 8002550:	2101      	movs	r1, #1
 8002552:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	223d      	movs	r2, #61	; 0x3d
 8002558:	2102      	movs	r1, #2
 800255a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	2270      	movs	r2, #112	; 0x70
 8002570:	4393      	bics	r3, r2
 8002572:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	68fa      	ldr	r2, [r7, #12]
 800257a:	4313      	orrs	r3, r2
 800257c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	68fa      	ldr	r2, [r7, #12]
 8002584:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a16      	ldr	r2, [pc, #88]	; (80025e4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d00f      	beq.n	80025b0 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	2380      	movs	r3, #128	; 0x80
 8002596:	05db      	lsls	r3, r3, #23
 8002598:	429a      	cmp	r2, r3
 800259a:	d009      	beq.n	80025b0 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a11      	ldr	r2, [pc, #68]	; (80025e8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d004      	beq.n	80025b0 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4a10      	ldr	r2, [pc, #64]	; (80025ec <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d10c      	bne.n	80025ca <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	2280      	movs	r2, #128	; 0x80
 80025b4:	4393      	bics	r3, r2
 80025b6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	68ba      	ldr	r2, [r7, #8]
 80025be:	4313      	orrs	r3, r2
 80025c0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	68ba      	ldr	r2, [r7, #8]
 80025c8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	223d      	movs	r2, #61	; 0x3d
 80025ce:	2101      	movs	r1, #1
 80025d0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	223c      	movs	r2, #60	; 0x3c
 80025d6:	2100      	movs	r1, #0
 80025d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80025da:	2300      	movs	r3, #0
}
 80025dc:	0018      	movs	r0, r3
 80025de:	46bd      	mov	sp, r7
 80025e0:	b004      	add	sp, #16
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	40012c00 	.word	0x40012c00
 80025e8:	40000400 	.word	0x40000400
 80025ec:	40014000 	.word	0x40014000

080025f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80025f8:	46c0      	nop			; (mov r8, r8)
 80025fa:	46bd      	mov	sp, r7
 80025fc:	b002      	add	sp, #8
 80025fe:	bd80      	pop	{r7, pc}

08002600 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002608:	46c0      	nop			; (mov r8, r8)
 800260a:	46bd      	mov	sp, r7
 800260c:	b002      	add	sp, #8
 800260e:	bd80      	pop	{r7, pc}

08002610 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b082      	sub	sp, #8
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d101      	bne.n	8002622 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	e044      	b.n	80026ac <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002626:	2b00      	cmp	r3, #0
 8002628:	d107      	bne.n	800263a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2270      	movs	r2, #112	; 0x70
 800262e:	2100      	movs	r1, #0
 8002630:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	0018      	movs	r0, r3
 8002636:	f7fe f8db 	bl	80007f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2224      	movs	r2, #36	; 0x24
 800263e:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	2101      	movs	r1, #1
 800264c:	438a      	bics	r2, r1
 800264e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	0018      	movs	r0, r3
 8002654:	f000 fafc 	bl	8002c50 <UART_SetConfig>
 8002658:	0003      	movs	r3, r0
 800265a:	2b01      	cmp	r3, #1
 800265c:	d101      	bne.n	8002662 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	e024      	b.n	80026ac <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002666:	2b00      	cmp	r3, #0
 8002668:	d003      	beq.n	8002672 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	0018      	movs	r0, r3
 800266e:	f000 fc75 	bl	8002f5c <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	685a      	ldr	r2, [r3, #4]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	490d      	ldr	r1, [pc, #52]	; (80026b4 <HAL_UART_Init+0xa4>)
 800267e:	400a      	ands	r2, r1
 8002680:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	689a      	ldr	r2, [r3, #8]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	212a      	movs	r1, #42	; 0x2a
 800268e:	438a      	bics	r2, r1
 8002690:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	2101      	movs	r1, #1
 800269e:	430a      	orrs	r2, r1
 80026a0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	0018      	movs	r0, r3
 80026a6:	f000 fd0d 	bl	80030c4 <UART_CheckIdleState>
 80026aa:	0003      	movs	r3, r0
}
 80026ac:	0018      	movs	r0, r3
 80026ae:	46bd      	mov	sp, r7
 80026b0:	b002      	add	sp, #8
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	ffffb7ff 	.word	0xffffb7ff

080026b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b08a      	sub	sp, #40	; 0x28
 80026bc:	af02      	add	r7, sp, #8
 80026be:	60f8      	str	r0, [r7, #12]
 80026c0:	60b9      	str	r1, [r7, #8]
 80026c2:	603b      	str	r3, [r7, #0]
 80026c4:	1dbb      	adds	r3, r7, #6
 80026c6:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026cc:	2b20      	cmp	r3, #32
 80026ce:	d000      	beq.n	80026d2 <HAL_UART_Transmit+0x1a>
 80026d0:	e095      	b.n	80027fe <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d003      	beq.n	80026e0 <HAL_UART_Transmit+0x28>
 80026d8:	1dbb      	adds	r3, r7, #6
 80026da:	881b      	ldrh	r3, [r3, #0]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d101      	bne.n	80026e4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	e08d      	b.n	8002800 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	689a      	ldr	r2, [r3, #8]
 80026e8:	2380      	movs	r3, #128	; 0x80
 80026ea:	015b      	lsls	r3, r3, #5
 80026ec:	429a      	cmp	r2, r3
 80026ee:	d109      	bne.n	8002704 <HAL_UART_Transmit+0x4c>
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	691b      	ldr	r3, [r3, #16]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d105      	bne.n	8002704 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	2201      	movs	r2, #1
 80026fc:	4013      	ands	r3, r2
 80026fe:	d001      	beq.n	8002704 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	e07d      	b.n	8002800 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	2270      	movs	r2, #112	; 0x70
 8002708:	5c9b      	ldrb	r3, [r3, r2]
 800270a:	2b01      	cmp	r3, #1
 800270c:	d101      	bne.n	8002712 <HAL_UART_Transmit+0x5a>
 800270e:	2302      	movs	r3, #2
 8002710:	e076      	b.n	8002800 <HAL_UART_Transmit+0x148>
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2270      	movs	r2, #112	; 0x70
 8002716:	2101      	movs	r1, #1
 8002718:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2200      	movs	r2, #0
 800271e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	2221      	movs	r2, #33	; 0x21
 8002724:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002726:	f7fe f9a3 	bl	8000a70 <HAL_GetTick>
 800272a:	0003      	movs	r3, r0
 800272c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	1dba      	adds	r2, r7, #6
 8002732:	2150      	movs	r1, #80	; 0x50
 8002734:	8812      	ldrh	r2, [r2, #0]
 8002736:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	1dba      	adds	r2, r7, #6
 800273c:	2152      	movs	r1, #82	; 0x52
 800273e:	8812      	ldrh	r2, [r2, #0]
 8002740:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	689a      	ldr	r2, [r3, #8]
 8002746:	2380      	movs	r3, #128	; 0x80
 8002748:	015b      	lsls	r3, r3, #5
 800274a:	429a      	cmp	r2, r3
 800274c:	d108      	bne.n	8002760 <HAL_UART_Transmit+0xa8>
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	691b      	ldr	r3, [r3, #16]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d104      	bne.n	8002760 <HAL_UART_Transmit+0xa8>
    {
      pdata8bits  = NULL;
 8002756:	2300      	movs	r3, #0
 8002758:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	61bb      	str	r3, [r7, #24]
 800275e:	e003      	b.n	8002768 <HAL_UART_Transmit+0xb0>
    }
    else
    {
      pdata8bits  = pData;
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002764:	2300      	movs	r3, #0
 8002766:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002768:	e02d      	b.n	80027c6 <HAL_UART_Transmit+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800276a:	697a      	ldr	r2, [r7, #20]
 800276c:	68f8      	ldr	r0, [r7, #12]
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	9300      	str	r3, [sp, #0]
 8002772:	0013      	movs	r3, r2
 8002774:	2200      	movs	r2, #0
 8002776:	2180      	movs	r1, #128	; 0x80
 8002778:	f000 fcea 	bl	8003150 <UART_WaitOnFlagUntilTimeout>
 800277c:	1e03      	subs	r3, r0, #0
 800277e:	d001      	beq.n	8002784 <HAL_UART_Transmit+0xcc>
      {
        return HAL_TIMEOUT;
 8002780:	2303      	movs	r3, #3
 8002782:	e03d      	b.n	8002800 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8002784:	69fb      	ldr	r3, [r7, #28]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d10b      	bne.n	80027a2 <HAL_UART_Transmit+0xea>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800278a:	69bb      	ldr	r3, [r7, #24]
 800278c:	881a      	ldrh	r2, [r3, #0]
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	05d2      	lsls	r2, r2, #23
 8002794:	0dd2      	lsrs	r2, r2, #23
 8002796:	b292      	uxth	r2, r2
 8002798:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800279a:	69bb      	ldr	r3, [r7, #24]
 800279c:	3302      	adds	r3, #2
 800279e:	61bb      	str	r3, [r7, #24]
 80027a0:	e008      	b.n	80027b4 <HAL_UART_Transmit+0xfc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	781a      	ldrb	r2, [r3, #0]
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	b292      	uxth	r2, r2
 80027ac:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	3301      	adds	r3, #1
 80027b2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2252      	movs	r2, #82	; 0x52
 80027b8:	5a9b      	ldrh	r3, [r3, r2]
 80027ba:	b29b      	uxth	r3, r3
 80027bc:	3b01      	subs	r3, #1
 80027be:	b299      	uxth	r1, r3
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2252      	movs	r2, #82	; 0x52
 80027c4:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	2252      	movs	r2, #82	; 0x52
 80027ca:	5a9b      	ldrh	r3, [r3, r2]
 80027cc:	b29b      	uxth	r3, r3
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d1cb      	bne.n	800276a <HAL_UART_Transmit+0xb2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80027d2:	697a      	ldr	r2, [r7, #20]
 80027d4:	68f8      	ldr	r0, [r7, #12]
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	9300      	str	r3, [sp, #0]
 80027da:	0013      	movs	r3, r2
 80027dc:	2200      	movs	r2, #0
 80027de:	2140      	movs	r1, #64	; 0x40
 80027e0:	f000 fcb6 	bl	8003150 <UART_WaitOnFlagUntilTimeout>
 80027e4:	1e03      	subs	r3, r0, #0
 80027e6:	d001      	beq.n	80027ec <HAL_UART_Transmit+0x134>
    {
      return HAL_TIMEOUT;
 80027e8:	2303      	movs	r3, #3
 80027ea:	e009      	b.n	8002800 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	2220      	movs	r2, #32
 80027f0:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2270      	movs	r2, #112	; 0x70
 80027f6:	2100      	movs	r1, #0
 80027f8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80027fa:	2300      	movs	r3, #0
 80027fc:	e000      	b.n	8002800 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 80027fe:	2302      	movs	r3, #2
  }
}
 8002800:	0018      	movs	r0, r3
 8002802:	46bd      	mov	sp, r7
 8002804:	b008      	add	sp, #32
 8002806:	bd80      	pop	{r7, pc}

08002808 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b08a      	sub	sp, #40	; 0x28
 800280c:	af02      	add	r7, sp, #8
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	603b      	str	r3, [r7, #0]
 8002814:	1dbb      	adds	r3, r7, #6
 8002816:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800281c:	2b20      	cmp	r3, #32
 800281e:	d000      	beq.n	8002822 <HAL_UART_Receive+0x1a>
 8002820:	e0c2      	b.n	80029a8 <HAL_UART_Receive+0x1a0>
  {
    if ((pData == NULL) || (Size == 0U))
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d003      	beq.n	8002830 <HAL_UART_Receive+0x28>
 8002828:	1dbb      	adds	r3, r7, #6
 800282a:	881b      	ldrh	r3, [r3, #0]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d101      	bne.n	8002834 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	e0ba      	b.n	80029aa <HAL_UART_Receive+0x1a2>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	689a      	ldr	r2, [r3, #8]
 8002838:	2380      	movs	r3, #128	; 0x80
 800283a:	015b      	lsls	r3, r3, #5
 800283c:	429a      	cmp	r2, r3
 800283e:	d109      	bne.n	8002854 <HAL_UART_Receive+0x4c>
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	691b      	ldr	r3, [r3, #16]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d105      	bne.n	8002854 <HAL_UART_Receive+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	2201      	movs	r2, #1
 800284c:	4013      	ands	r3, r2
 800284e:	d001      	beq.n	8002854 <HAL_UART_Receive+0x4c>
      {
        return  HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	e0aa      	b.n	80029aa <HAL_UART_Receive+0x1a2>
      }
    }

    __HAL_LOCK(huart);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2270      	movs	r2, #112	; 0x70
 8002858:	5c9b      	ldrb	r3, [r3, r2]
 800285a:	2b01      	cmp	r3, #1
 800285c:	d101      	bne.n	8002862 <HAL_UART_Receive+0x5a>
 800285e:	2302      	movs	r3, #2
 8002860:	e0a3      	b.n	80029aa <HAL_UART_Receive+0x1a2>
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2270      	movs	r2, #112	; 0x70
 8002866:	2101      	movs	r1, #1
 8002868:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2200      	movs	r2, #0
 800286e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2222      	movs	r2, #34	; 0x22
 8002874:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002876:	f7fe f8fb 	bl	8000a70 <HAL_GetTick>
 800287a:	0003      	movs	r3, r0
 800287c:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	1dba      	adds	r2, r7, #6
 8002882:	2158      	movs	r1, #88	; 0x58
 8002884:	8812      	ldrh	r2, [r2, #0]
 8002886:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	1dba      	adds	r2, r7, #6
 800288c:	215a      	movs	r1, #90	; 0x5a
 800288e:	8812      	ldrh	r2, [r2, #0]
 8002890:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	689a      	ldr	r2, [r3, #8]
 8002896:	2380      	movs	r3, #128	; 0x80
 8002898:	015b      	lsls	r3, r3, #5
 800289a:	429a      	cmp	r2, r3
 800289c:	d10d      	bne.n	80028ba <HAL_UART_Receive+0xb2>
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	691b      	ldr	r3, [r3, #16]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d104      	bne.n	80028b0 <HAL_UART_Receive+0xa8>
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	225c      	movs	r2, #92	; 0x5c
 80028aa:	4942      	ldr	r1, [pc, #264]	; (80029b4 <HAL_UART_Receive+0x1ac>)
 80028ac:	5299      	strh	r1, [r3, r2]
 80028ae:	e01a      	b.n	80028e6 <HAL_UART_Receive+0xde>
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	225c      	movs	r2, #92	; 0x5c
 80028b4:	21ff      	movs	r1, #255	; 0xff
 80028b6:	5299      	strh	r1, [r3, r2]
 80028b8:	e015      	b.n	80028e6 <HAL_UART_Receive+0xde>
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d10d      	bne.n	80028de <HAL_UART_Receive+0xd6>
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	691b      	ldr	r3, [r3, #16]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d104      	bne.n	80028d4 <HAL_UART_Receive+0xcc>
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	225c      	movs	r2, #92	; 0x5c
 80028ce:	21ff      	movs	r1, #255	; 0xff
 80028d0:	5299      	strh	r1, [r3, r2]
 80028d2:	e008      	b.n	80028e6 <HAL_UART_Receive+0xde>
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	225c      	movs	r2, #92	; 0x5c
 80028d8:	217f      	movs	r1, #127	; 0x7f
 80028da:	5299      	strh	r1, [r3, r2]
 80028dc:	e003      	b.n	80028e6 <HAL_UART_Receive+0xde>
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	225c      	movs	r2, #92	; 0x5c
 80028e2:	2100      	movs	r1, #0
 80028e4:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 80028e6:	2312      	movs	r3, #18
 80028e8:	18fb      	adds	r3, r7, r3
 80028ea:	68fa      	ldr	r2, [r7, #12]
 80028ec:	215c      	movs	r1, #92	; 0x5c
 80028ee:	5a52      	ldrh	r2, [r2, r1]
 80028f0:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	689a      	ldr	r2, [r3, #8]
 80028f6:	2380      	movs	r3, #128	; 0x80
 80028f8:	015b      	lsls	r3, r3, #5
 80028fa:	429a      	cmp	r2, r3
 80028fc:	d108      	bne.n	8002910 <HAL_UART_Receive+0x108>
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	691b      	ldr	r3, [r3, #16]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d104      	bne.n	8002910 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 8002906:	2300      	movs	r3, #0
 8002908:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	61bb      	str	r3, [r7, #24]
 800290e:	e003      	b.n	8002918 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002914:	2300      	movs	r3, #0
 8002916:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002918:	e037      	b.n	800298a <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800291a:	697a      	ldr	r2, [r7, #20]
 800291c:	68f8      	ldr	r0, [r7, #12]
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	9300      	str	r3, [sp, #0]
 8002922:	0013      	movs	r3, r2
 8002924:	2200      	movs	r2, #0
 8002926:	2120      	movs	r1, #32
 8002928:	f000 fc12 	bl	8003150 <UART_WaitOnFlagUntilTimeout>
 800292c:	1e03      	subs	r3, r0, #0
 800292e:	d001      	beq.n	8002934 <HAL_UART_Receive+0x12c>
      {
        return HAL_TIMEOUT;
 8002930:	2303      	movs	r3, #3
 8002932:	e03a      	b.n	80029aa <HAL_UART_Receive+0x1a2>
      }
      if (pdata8bits == NULL)
 8002934:	69fb      	ldr	r3, [r7, #28]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d10e      	bne.n	8002958 <HAL_UART_Receive+0x150>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002940:	b29b      	uxth	r3, r3
 8002942:	2212      	movs	r2, #18
 8002944:	18ba      	adds	r2, r7, r2
 8002946:	8812      	ldrh	r2, [r2, #0]
 8002948:	4013      	ands	r3, r2
 800294a:	b29a      	uxth	r2, r3
 800294c:	69bb      	ldr	r3, [r7, #24]
 800294e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002950:	69bb      	ldr	r3, [r7, #24]
 8002952:	3302      	adds	r3, #2
 8002954:	61bb      	str	r3, [r7, #24]
 8002956:	e00f      	b.n	8002978 <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800295e:	b29b      	uxth	r3, r3
 8002960:	b2db      	uxtb	r3, r3
 8002962:	2212      	movs	r2, #18
 8002964:	18ba      	adds	r2, r7, r2
 8002966:	8812      	ldrh	r2, [r2, #0]
 8002968:	b2d2      	uxtb	r2, r2
 800296a:	4013      	ands	r3, r2
 800296c:	b2da      	uxtb	r2, r3
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	3301      	adds	r3, #1
 8002976:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	225a      	movs	r2, #90	; 0x5a
 800297c:	5a9b      	ldrh	r3, [r3, r2]
 800297e:	b29b      	uxth	r3, r3
 8002980:	3b01      	subs	r3, #1
 8002982:	b299      	uxth	r1, r3
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	225a      	movs	r2, #90	; 0x5a
 8002988:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	225a      	movs	r2, #90	; 0x5a
 800298e:	5a9b      	ldrh	r3, [r3, r2]
 8002990:	b29b      	uxth	r3, r3
 8002992:	2b00      	cmp	r3, #0
 8002994:	d1c1      	bne.n	800291a <HAL_UART_Receive+0x112>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2220      	movs	r2, #32
 800299a:	679a      	str	r2, [r3, #120]	; 0x78

    __HAL_UNLOCK(huart);
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2270      	movs	r2, #112	; 0x70
 80029a0:	2100      	movs	r1, #0
 80029a2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80029a4:	2300      	movs	r3, #0
 80029a6:	e000      	b.n	80029aa <HAL_UART_Receive+0x1a2>
  }
  else
  {
    return HAL_BUSY;
 80029a8:	2302      	movs	r3, #2
  }
}
 80029aa:	0018      	movs	r0, r3
 80029ac:	46bd      	mov	sp, r7
 80029ae:	b008      	add	sp, #32
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	46c0      	nop			; (mov r8, r8)
 80029b4:	000001ff 	.word	0x000001ff

080029b8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b088      	sub	sp, #32
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	69db      	ldr	r3, [r3, #28]
 80029c6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	4a93      	ldr	r2, [pc, #588]	; (8002c28 <HAL_UART_IRQHandler+0x270>)
 80029dc:	4013      	ands	r3, r2
 80029de:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d112      	bne.n	8002a0c <HAL_UART_IRQHandler+0x54>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	2220      	movs	r2, #32
 80029ea:	4013      	ands	r3, r2
 80029ec:	d00e      	beq.n	8002a0c <HAL_UART_IRQHandler+0x54>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80029ee:	69bb      	ldr	r3, [r7, #24]
 80029f0:	2220      	movs	r2, #32
 80029f2:	4013      	ands	r3, r2
 80029f4:	d00a      	beq.n	8002a0c <HAL_UART_IRQHandler+0x54>
    {
      if (huart->RxISR != NULL)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d100      	bne.n	8002a00 <HAL_UART_IRQHandler+0x48>
 80029fe:	e10b      	b.n	8002c18 <HAL_UART_IRQHandler+0x260>
      {
        huart->RxISR(huart);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a04:	687a      	ldr	r2, [r7, #4]
 8002a06:	0010      	movs	r0, r2
 8002a08:	4798      	blx	r3
      }
      return;
 8002a0a:	e105      	b.n	8002c18 <HAL_UART_IRQHandler+0x260>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d100      	bne.n	8002a14 <HAL_UART_IRQHandler+0x5c>
 8002a12:	e0cd      	b.n	8002bb0 <HAL_UART_IRQHandler+0x1f8>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	2201      	movs	r2, #1
 8002a18:	4013      	ands	r3, r2
 8002a1a:	d105      	bne.n	8002a28 <HAL_UART_IRQHandler+0x70>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8002a1c:	69ba      	ldr	r2, [r7, #24]
 8002a1e:	2390      	movs	r3, #144	; 0x90
 8002a20:	005b      	lsls	r3, r3, #1
 8002a22:	4013      	ands	r3, r2
 8002a24:	d100      	bne.n	8002a28 <HAL_UART_IRQHandler+0x70>
 8002a26:	e0c3      	b.n	8002bb0 <HAL_UART_IRQHandler+0x1f8>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002a28:	69fb      	ldr	r3, [r7, #28]
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	d00e      	beq.n	8002a4e <HAL_UART_IRQHandler+0x96>
 8002a30:	69ba      	ldr	r2, [r7, #24]
 8002a32:	2380      	movs	r3, #128	; 0x80
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	4013      	ands	r3, r2
 8002a38:	d009      	beq.n	8002a4e <HAL_UART_IRQHandler+0x96>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	2201      	movs	r2, #1
 8002a40:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002a46:	2201      	movs	r2, #1
 8002a48:	431a      	orrs	r2, r3
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002a4e:	69fb      	ldr	r3, [r7, #28]
 8002a50:	2202      	movs	r2, #2
 8002a52:	4013      	ands	r3, r2
 8002a54:	d00d      	beq.n	8002a72 <HAL_UART_IRQHandler+0xba>
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	2201      	movs	r2, #1
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	d009      	beq.n	8002a72 <HAL_UART_IRQHandler+0xba>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	2202      	movs	r2, #2
 8002a64:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002a6a:	2204      	movs	r2, #4
 8002a6c:	431a      	orrs	r2, r3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002a72:	69fb      	ldr	r3, [r7, #28]
 8002a74:	2204      	movs	r2, #4
 8002a76:	4013      	ands	r3, r2
 8002a78:	d00d      	beq.n	8002a96 <HAL_UART_IRQHandler+0xde>
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	4013      	ands	r3, r2
 8002a80:	d009      	beq.n	8002a96 <HAL_UART_IRQHandler+0xde>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	2204      	movs	r2, #4
 8002a88:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002a8e:	2202      	movs	r2, #2
 8002a90:	431a      	orrs	r2, r3
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002a96:	69fb      	ldr	r3, [r7, #28]
 8002a98:	2208      	movs	r2, #8
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	d011      	beq.n	8002ac2 <HAL_UART_IRQHandler+0x10a>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002a9e:	69bb      	ldr	r3, [r7, #24]
 8002aa0:	2220      	movs	r2, #32
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	d103      	bne.n	8002aae <HAL_UART_IRQHandler+0xf6>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002aac:	d009      	beq.n	8002ac2 <HAL_UART_IRQHandler+0x10a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	2208      	movs	r2, #8
 8002ab4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002aba:	2208      	movs	r2, #8
 8002abc:	431a      	orrs	r2, r3
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002ac2:	69fa      	ldr	r2, [r7, #28]
 8002ac4:	2380      	movs	r3, #128	; 0x80
 8002ac6:	011b      	lsls	r3, r3, #4
 8002ac8:	4013      	ands	r3, r2
 8002aca:	d00f      	beq.n	8002aec <HAL_UART_IRQHandler+0x134>
 8002acc:	69ba      	ldr	r2, [r7, #24]
 8002ace:	2380      	movs	r3, #128	; 0x80
 8002ad0:	04db      	lsls	r3, r3, #19
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	d00a      	beq.n	8002aec <HAL_UART_IRQHandler+0x134>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	2280      	movs	r2, #128	; 0x80
 8002adc:	0112      	lsls	r2, r2, #4
 8002ade:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002ae4:	2220      	movs	r2, #32
 8002ae6:	431a      	orrs	r2, r3
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d100      	bne.n	8002af6 <HAL_UART_IRQHandler+0x13e>
 8002af4:	e092      	b.n	8002c1c <HAL_UART_IRQHandler+0x264>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002af6:	69fb      	ldr	r3, [r7, #28]
 8002af8:	2220      	movs	r2, #32
 8002afa:	4013      	ands	r3, r2
 8002afc:	d00c      	beq.n	8002b18 <HAL_UART_IRQHandler+0x160>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002afe:	69bb      	ldr	r3, [r7, #24]
 8002b00:	2220      	movs	r2, #32
 8002b02:	4013      	ands	r3, r2
 8002b04:	d008      	beq.n	8002b18 <HAL_UART_IRQHandler+0x160>
      {
        if (huart->RxISR != NULL)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d004      	beq.n	8002b18 <HAL_UART_IRQHandler+0x160>
        {
          huart->RxISR(huart);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b12:	687a      	ldr	r2, [r7, #4]
 8002b14:	0010      	movs	r0, r2
 8002b16:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b1c:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	2240      	movs	r2, #64	; 0x40
 8002b26:	4013      	ands	r3, r2
 8002b28:	2b40      	cmp	r3, #64	; 0x40
 8002b2a:	d003      	beq.n	8002b34 <HAL_UART_IRQHandler+0x17c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2228      	movs	r2, #40	; 0x28
 8002b30:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002b32:	d033      	beq.n	8002b9c <HAL_UART_IRQHandler+0x1e4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	0018      	movs	r0, r3
 8002b38:	f000 fb88 	bl	800324c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	2240      	movs	r2, #64	; 0x40
 8002b44:	4013      	ands	r3, r2
 8002b46:	2b40      	cmp	r3, #64	; 0x40
 8002b48:	d123      	bne.n	8002b92 <HAL_UART_IRQHandler+0x1da>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	689a      	ldr	r2, [r3, #8]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	2140      	movs	r1, #64	; 0x40
 8002b56:	438a      	bics	r2, r1
 8002b58:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d012      	beq.n	8002b88 <HAL_UART_IRQHandler+0x1d0>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002b66:	4a31      	ldr	r2, [pc, #196]	; (8002c2c <HAL_UART_IRQHandler+0x274>)
 8002b68:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002b6e:	0018      	movs	r0, r3
 8002b70:	f7fe f866 	bl	8000c40 <HAL_DMA_Abort_IT>
 8002b74:	1e03      	subs	r3, r0, #0
 8002b76:	d019      	beq.n	8002bac <HAL_UART_IRQHandler+0x1f4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002b7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002b82:	0018      	movs	r0, r3
 8002b84:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b86:	e011      	b.n	8002bac <HAL_UART_IRQHandler+0x1f4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	0018      	movs	r0, r3
 8002b8c:	f000 f858 	bl	8002c40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b90:	e00c      	b.n	8002bac <HAL_UART_IRQHandler+0x1f4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	0018      	movs	r0, r3
 8002b96:	f000 f853 	bl	8002c40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b9a:	e007      	b.n	8002bac <HAL_UART_IRQHandler+0x1f4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	0018      	movs	r0, r3
 8002ba0:	f000 f84e 	bl	8002c40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8002baa:	e037      	b.n	8002c1c <HAL_UART_IRQHandler+0x264>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bac:	46c0      	nop			; (mov r8, r8)
    return;
 8002bae:	e035      	b.n	8002c1c <HAL_UART_IRQHandler+0x264>

  } /* End if some error occurs */
#if defined(USART_CR1_UESM)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002bb0:	69fa      	ldr	r2, [r7, #28]
 8002bb2:	2380      	movs	r3, #128	; 0x80
 8002bb4:	035b      	lsls	r3, r3, #13
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	d00e      	beq.n	8002bd8 <HAL_UART_IRQHandler+0x220>
 8002bba:	697a      	ldr	r2, [r7, #20]
 8002bbc:	2380      	movs	r3, #128	; 0x80
 8002bbe:	03db      	lsls	r3, r3, #15
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	d009      	beq.n	8002bd8 <HAL_UART_IRQHandler+0x220>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	2280      	movs	r2, #128	; 0x80
 8002bca:	0352      	lsls	r2, r2, #13
 8002bcc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	0018      	movs	r0, r3
 8002bd2:	f000 fb8c 	bl	80032ee <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002bd6:	e024      	b.n	8002c22 <HAL_UART_IRQHandler+0x26a>
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002bd8:	69fb      	ldr	r3, [r7, #28]
 8002bda:	2280      	movs	r2, #128	; 0x80
 8002bdc:	4013      	ands	r3, r2
 8002bde:	d00d      	beq.n	8002bfc <HAL_UART_IRQHandler+0x244>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002be0:	69bb      	ldr	r3, [r7, #24]
 8002be2:	2280      	movs	r2, #128	; 0x80
 8002be4:	4013      	ands	r3, r2
 8002be6:	d009      	beq.n	8002bfc <HAL_UART_IRQHandler+0x244>
  {
    if (huart->TxISR != NULL)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d017      	beq.n	8002c20 <HAL_UART_IRQHandler+0x268>
    {
      huart->TxISR(huart);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002bf4:	687a      	ldr	r2, [r7, #4]
 8002bf6:	0010      	movs	r0, r2
 8002bf8:	4798      	blx	r3
    }
    return;
 8002bfa:	e011      	b.n	8002c20 <HAL_UART_IRQHandler+0x268>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	2240      	movs	r2, #64	; 0x40
 8002c00:	4013      	ands	r3, r2
 8002c02:	d00e      	beq.n	8002c22 <HAL_UART_IRQHandler+0x26a>
 8002c04:	69bb      	ldr	r3, [r7, #24]
 8002c06:	2240      	movs	r2, #64	; 0x40
 8002c08:	4013      	ands	r3, r2
 8002c0a:	d00a      	beq.n	8002c22 <HAL_UART_IRQHandler+0x26a>
  {
    UART_EndTransmit_IT(huart);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	0018      	movs	r0, r3
 8002c10:	f000 fb53 	bl	80032ba <UART_EndTransmit_IT>
    return;
 8002c14:	46c0      	nop			; (mov r8, r8)
 8002c16:	e004      	b.n	8002c22 <HAL_UART_IRQHandler+0x26a>
      return;
 8002c18:	46c0      	nop			; (mov r8, r8)
 8002c1a:	e002      	b.n	8002c22 <HAL_UART_IRQHandler+0x26a>
    return;
 8002c1c:	46c0      	nop			; (mov r8, r8)
 8002c1e:	e000      	b.n	8002c22 <HAL_UART_IRQHandler+0x26a>
    return;
 8002c20:	46c0      	nop			; (mov r8, r8)
  }

}
 8002c22:	46bd      	mov	sp, r7
 8002c24:	b008      	add	sp, #32
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	0000080f 	.word	0x0000080f
 8002c2c:	0800328d 	.word	0x0800328d

08002c30 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002c38:	46c0      	nop			; (mov r8, r8)
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	b002      	add	sp, #8
 8002c3e:	bd80      	pop	{r7, pc}

08002c40 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b082      	sub	sp, #8
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002c48:	46c0      	nop			; (mov r8, r8)
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	b002      	add	sp, #8
 8002c4e:	bd80      	pop	{r7, pc}

08002c50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b088      	sub	sp, #32
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002c5c:	2317      	movs	r3, #23
 8002c5e:	18fb      	adds	r3, r7, r3
 8002c60:	2200      	movs	r2, #0
 8002c62:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	689a      	ldr	r2, [r3, #8]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	691b      	ldr	r3, [r3, #16]
 8002c6c:	431a      	orrs	r2, r3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	695b      	ldr	r3, [r3, #20]
 8002c72:	431a      	orrs	r2, r3
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	69db      	ldr	r3, [r3, #28]
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4aad      	ldr	r2, [pc, #692]	; (8002f38 <UART_SetConfig+0x2e8>)
 8002c84:	4013      	ands	r3, r2
 8002c86:	0019      	movs	r1, r3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	693a      	ldr	r2, [r7, #16]
 8002c8e:	430a      	orrs	r2, r1
 8002c90:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	4aa8      	ldr	r2, [pc, #672]	; (8002f3c <UART_SetConfig+0x2ec>)
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	0019      	movs	r1, r3
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	68da      	ldr	r2, [r3, #12]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	430a      	orrs	r2, r1
 8002ca8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	699b      	ldr	r3, [r3, #24]
 8002cae:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6a1b      	ldr	r3, [r3, #32]
 8002cb4:	693a      	ldr	r2, [r7, #16]
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	4a9f      	ldr	r2, [pc, #636]	; (8002f40 <UART_SetConfig+0x2f0>)
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	0019      	movs	r1, r3
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	693a      	ldr	r2, [r7, #16]
 8002ccc:	430a      	orrs	r2, r1
 8002cce:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a9b      	ldr	r2, [pc, #620]	; (8002f44 <UART_SetConfig+0x2f4>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d125      	bne.n	8002d26 <UART_SetConfig+0xd6>
 8002cda:	4b9b      	ldr	r3, [pc, #620]	; (8002f48 <UART_SetConfig+0x2f8>)
 8002cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cde:	2203      	movs	r2, #3
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d00f      	beq.n	8002d06 <UART_SetConfig+0xb6>
 8002ce6:	d304      	bcc.n	8002cf2 <UART_SetConfig+0xa2>
 8002ce8:	2b02      	cmp	r3, #2
 8002cea:	d011      	beq.n	8002d10 <UART_SetConfig+0xc0>
 8002cec:	2b03      	cmp	r3, #3
 8002cee:	d005      	beq.n	8002cfc <UART_SetConfig+0xac>
 8002cf0:	e013      	b.n	8002d1a <UART_SetConfig+0xca>
 8002cf2:	231f      	movs	r3, #31
 8002cf4:	18fb      	adds	r3, r7, r3
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	701a      	strb	r2, [r3, #0]
 8002cfa:	e022      	b.n	8002d42 <UART_SetConfig+0xf2>
 8002cfc:	231f      	movs	r3, #31
 8002cfe:	18fb      	adds	r3, r7, r3
 8002d00:	2202      	movs	r2, #2
 8002d02:	701a      	strb	r2, [r3, #0]
 8002d04:	e01d      	b.n	8002d42 <UART_SetConfig+0xf2>
 8002d06:	231f      	movs	r3, #31
 8002d08:	18fb      	adds	r3, r7, r3
 8002d0a:	2204      	movs	r2, #4
 8002d0c:	701a      	strb	r2, [r3, #0]
 8002d0e:	e018      	b.n	8002d42 <UART_SetConfig+0xf2>
 8002d10:	231f      	movs	r3, #31
 8002d12:	18fb      	adds	r3, r7, r3
 8002d14:	2208      	movs	r2, #8
 8002d16:	701a      	strb	r2, [r3, #0]
 8002d18:	e013      	b.n	8002d42 <UART_SetConfig+0xf2>
 8002d1a:	231f      	movs	r3, #31
 8002d1c:	18fb      	adds	r3, r7, r3
 8002d1e:	2210      	movs	r2, #16
 8002d20:	701a      	strb	r2, [r3, #0]
 8002d22:	46c0      	nop			; (mov r8, r8)
 8002d24:	e00d      	b.n	8002d42 <UART_SetConfig+0xf2>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a88      	ldr	r2, [pc, #544]	; (8002f4c <UART_SetConfig+0x2fc>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d104      	bne.n	8002d3a <UART_SetConfig+0xea>
 8002d30:	231f      	movs	r3, #31
 8002d32:	18fb      	adds	r3, r7, r3
 8002d34:	2200      	movs	r2, #0
 8002d36:	701a      	strb	r2, [r3, #0]
 8002d38:	e003      	b.n	8002d42 <UART_SetConfig+0xf2>
 8002d3a:	231f      	movs	r3, #31
 8002d3c:	18fb      	adds	r3, r7, r3
 8002d3e:	2210      	movs	r2, #16
 8002d40:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	69da      	ldr	r2, [r3, #28]
 8002d46:	2380      	movs	r3, #128	; 0x80
 8002d48:	021b      	lsls	r3, r3, #8
 8002d4a:	429a      	cmp	r2, r3
 8002d4c:	d000      	beq.n	8002d50 <UART_SetConfig+0x100>
 8002d4e:	e07d      	b.n	8002e4c <UART_SetConfig+0x1fc>
  {
    switch (clocksource)
 8002d50:	231f      	movs	r3, #31
 8002d52:	18fb      	adds	r3, r7, r3
 8002d54:	781b      	ldrb	r3, [r3, #0]
 8002d56:	2b02      	cmp	r3, #2
 8002d58:	d01c      	beq.n	8002d94 <UART_SetConfig+0x144>
 8002d5a:	dc02      	bgt.n	8002d62 <UART_SetConfig+0x112>
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d005      	beq.n	8002d6c <UART_SetConfig+0x11c>
 8002d60:	e04b      	b.n	8002dfa <UART_SetConfig+0x1aa>
 8002d62:	2b04      	cmp	r3, #4
 8002d64:	d025      	beq.n	8002db2 <UART_SetConfig+0x162>
 8002d66:	2b08      	cmp	r3, #8
 8002d68:	d037      	beq.n	8002dda <UART_SetConfig+0x18a>
 8002d6a:	e046      	b.n	8002dfa <UART_SetConfig+0x1aa>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d6c:	f7fe fd94 	bl	8001898 <HAL_RCC_GetPCLK1Freq>
 8002d70:	0003      	movs	r3, r0
 8002d72:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	005a      	lsls	r2, r3, #1
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	085b      	lsrs	r3, r3, #1
 8002d7e:	18d2      	adds	r2, r2, r3
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	0019      	movs	r1, r3
 8002d86:	0010      	movs	r0, r2
 8002d88:	f7fd f9be 	bl	8000108 <__udivsi3>
 8002d8c:	0003      	movs	r3, r0
 8002d8e:	b29b      	uxth	r3, r3
 8002d90:	61bb      	str	r3, [r7, #24]
        break;
 8002d92:	e037      	b.n	8002e04 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	085b      	lsrs	r3, r3, #1
 8002d9a:	4a6d      	ldr	r2, [pc, #436]	; (8002f50 <UART_SetConfig+0x300>)
 8002d9c:	189a      	adds	r2, r3, r2
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	0019      	movs	r1, r3
 8002da4:	0010      	movs	r0, r2
 8002da6:	f7fd f9af 	bl	8000108 <__udivsi3>
 8002daa:	0003      	movs	r3, r0
 8002dac:	b29b      	uxth	r3, r3
 8002dae:	61bb      	str	r3, [r7, #24]
        break;
 8002db0:	e028      	b.n	8002e04 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002db2:	f7fe fd03 	bl	80017bc <HAL_RCC_GetSysClockFreq>
 8002db6:	0003      	movs	r3, r0
 8002db8:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	005a      	lsls	r2, r3, #1
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	085b      	lsrs	r3, r3, #1
 8002dc4:	18d2      	adds	r2, r2, r3
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	0019      	movs	r1, r3
 8002dcc:	0010      	movs	r0, r2
 8002dce:	f7fd f99b 	bl	8000108 <__udivsi3>
 8002dd2:	0003      	movs	r3, r0
 8002dd4:	b29b      	uxth	r3, r3
 8002dd6:	61bb      	str	r3, [r7, #24]
        break;
 8002dd8:	e014      	b.n	8002e04 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	085b      	lsrs	r3, r3, #1
 8002de0:	2280      	movs	r2, #128	; 0x80
 8002de2:	0252      	lsls	r2, r2, #9
 8002de4:	189a      	adds	r2, r3, r2
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	0019      	movs	r1, r3
 8002dec:	0010      	movs	r0, r2
 8002dee:	f7fd f98b 	bl	8000108 <__udivsi3>
 8002df2:	0003      	movs	r3, r0
 8002df4:	b29b      	uxth	r3, r3
 8002df6:	61bb      	str	r3, [r7, #24]
        break;
 8002df8:	e004      	b.n	8002e04 <UART_SetConfig+0x1b4>
      default:
        ret = HAL_ERROR;
 8002dfa:	2317      	movs	r3, #23
 8002dfc:	18fb      	adds	r3, r7, r3
 8002dfe:	2201      	movs	r2, #1
 8002e00:	701a      	strb	r2, [r3, #0]
        break;
 8002e02:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e04:	69bb      	ldr	r3, [r7, #24]
 8002e06:	2b0f      	cmp	r3, #15
 8002e08:	d91b      	bls.n	8002e42 <UART_SetConfig+0x1f2>
 8002e0a:	69bb      	ldr	r3, [r7, #24]
 8002e0c:	4a51      	ldr	r2, [pc, #324]	; (8002f54 <UART_SetConfig+0x304>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d817      	bhi.n	8002e42 <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002e12:	69bb      	ldr	r3, [r7, #24]
 8002e14:	b29a      	uxth	r2, r3
 8002e16:	200a      	movs	r0, #10
 8002e18:	183b      	adds	r3, r7, r0
 8002e1a:	210f      	movs	r1, #15
 8002e1c:	438a      	bics	r2, r1
 8002e1e:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002e20:	69bb      	ldr	r3, [r7, #24]
 8002e22:	085b      	lsrs	r3, r3, #1
 8002e24:	b29b      	uxth	r3, r3
 8002e26:	2207      	movs	r2, #7
 8002e28:	4013      	ands	r3, r2
 8002e2a:	b299      	uxth	r1, r3
 8002e2c:	183b      	adds	r3, r7, r0
 8002e2e:	183a      	adds	r2, r7, r0
 8002e30:	8812      	ldrh	r2, [r2, #0]
 8002e32:	430a      	orrs	r2, r1
 8002e34:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	183a      	adds	r2, r7, r0
 8002e3c:	8812      	ldrh	r2, [r2, #0]
 8002e3e:	60da      	str	r2, [r3, #12]
 8002e40:	e06c      	b.n	8002f1c <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 8002e42:	2317      	movs	r3, #23
 8002e44:	18fb      	adds	r3, r7, r3
 8002e46:	2201      	movs	r2, #1
 8002e48:	701a      	strb	r2, [r3, #0]
 8002e4a:	e067      	b.n	8002f1c <UART_SetConfig+0x2cc>
    }
  }
  else
  {
    switch (clocksource)
 8002e4c:	231f      	movs	r3, #31
 8002e4e:	18fb      	adds	r3, r7, r3
 8002e50:	781b      	ldrb	r3, [r3, #0]
 8002e52:	2b02      	cmp	r3, #2
 8002e54:	d01b      	beq.n	8002e8e <UART_SetConfig+0x23e>
 8002e56:	dc02      	bgt.n	8002e5e <UART_SetConfig+0x20e>
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d005      	beq.n	8002e68 <UART_SetConfig+0x218>
 8002e5c:	e049      	b.n	8002ef2 <UART_SetConfig+0x2a2>
 8002e5e:	2b04      	cmp	r3, #4
 8002e60:	d024      	beq.n	8002eac <UART_SetConfig+0x25c>
 8002e62:	2b08      	cmp	r3, #8
 8002e64:	d035      	beq.n	8002ed2 <UART_SetConfig+0x282>
 8002e66:	e044      	b.n	8002ef2 <UART_SetConfig+0x2a2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e68:	f7fe fd16 	bl	8001898 <HAL_RCC_GetPCLK1Freq>
 8002e6c:	0003      	movs	r3, r0
 8002e6e:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	085a      	lsrs	r2, r3, #1
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	18d2      	adds	r2, r2, r3
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	0019      	movs	r1, r3
 8002e80:	0010      	movs	r0, r2
 8002e82:	f7fd f941 	bl	8000108 <__udivsi3>
 8002e86:	0003      	movs	r3, r0
 8002e88:	b29b      	uxth	r3, r3
 8002e8a:	61bb      	str	r3, [r7, #24]
        break;
 8002e8c:	e036      	b.n	8002efc <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	085b      	lsrs	r3, r3, #1
 8002e94:	4a30      	ldr	r2, [pc, #192]	; (8002f58 <UART_SetConfig+0x308>)
 8002e96:	189a      	adds	r2, r3, r2
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	0019      	movs	r1, r3
 8002e9e:	0010      	movs	r0, r2
 8002ea0:	f7fd f932 	bl	8000108 <__udivsi3>
 8002ea4:	0003      	movs	r3, r0
 8002ea6:	b29b      	uxth	r3, r3
 8002ea8:	61bb      	str	r3, [r7, #24]
        break;
 8002eaa:	e027      	b.n	8002efc <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002eac:	f7fe fc86 	bl	80017bc <HAL_RCC_GetSysClockFreq>
 8002eb0:	0003      	movs	r3, r0
 8002eb2:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	085a      	lsrs	r2, r3, #1
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	18d2      	adds	r2, r2, r3
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	0019      	movs	r1, r3
 8002ec4:	0010      	movs	r0, r2
 8002ec6:	f7fd f91f 	bl	8000108 <__udivsi3>
 8002eca:	0003      	movs	r3, r0
 8002ecc:	b29b      	uxth	r3, r3
 8002ece:	61bb      	str	r3, [r7, #24]
        break;
 8002ed0:	e014      	b.n	8002efc <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	085b      	lsrs	r3, r3, #1
 8002ed8:	2280      	movs	r2, #128	; 0x80
 8002eda:	0212      	lsls	r2, r2, #8
 8002edc:	189a      	adds	r2, r3, r2
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	0019      	movs	r1, r3
 8002ee4:	0010      	movs	r0, r2
 8002ee6:	f7fd f90f 	bl	8000108 <__udivsi3>
 8002eea:	0003      	movs	r3, r0
 8002eec:	b29b      	uxth	r3, r3
 8002eee:	61bb      	str	r3, [r7, #24]
        break;
 8002ef0:	e004      	b.n	8002efc <UART_SetConfig+0x2ac>
      default:
        ret = HAL_ERROR;
 8002ef2:	2317      	movs	r3, #23
 8002ef4:	18fb      	adds	r3, r7, r3
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	701a      	strb	r2, [r3, #0]
        break;
 8002efa:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002efc:	69bb      	ldr	r3, [r7, #24]
 8002efe:	2b0f      	cmp	r3, #15
 8002f00:	d908      	bls.n	8002f14 <UART_SetConfig+0x2c4>
 8002f02:	69bb      	ldr	r3, [r7, #24]
 8002f04:	4a13      	ldr	r2, [pc, #76]	; (8002f54 <UART_SetConfig+0x304>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d804      	bhi.n	8002f14 <UART_SetConfig+0x2c4>
    {
      huart->Instance->BRR = usartdiv;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	69ba      	ldr	r2, [r7, #24]
 8002f10:	60da      	str	r2, [r3, #12]
 8002f12:	e003      	b.n	8002f1c <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 8002f14:	2317      	movs	r3, #23
 8002f16:	18fb      	adds	r3, r7, r3
 8002f18:	2201      	movs	r2, #1
 8002f1a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2200      	movs	r2, #0
 8002f26:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8002f28:	2317      	movs	r3, #23
 8002f2a:	18fb      	adds	r3, r7, r3
 8002f2c:	781b      	ldrb	r3, [r3, #0]
}
 8002f2e:	0018      	movs	r0, r3
 8002f30:	46bd      	mov	sp, r7
 8002f32:	b008      	add	sp, #32
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	46c0      	nop			; (mov r8, r8)
 8002f38:	ffff69f3 	.word	0xffff69f3
 8002f3c:	ffffcfff 	.word	0xffffcfff
 8002f40:	fffff4ff 	.word	0xfffff4ff
 8002f44:	40013800 	.word	0x40013800
 8002f48:	40021000 	.word	0x40021000
 8002f4c:	40004400 	.word	0x40004400
 8002f50:	00f42400 	.word	0x00f42400
 8002f54:	0000ffff 	.word	0x0000ffff
 8002f58:	007a1200 	.word	0x007a1200

08002f5c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b082      	sub	sp, #8
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f68:	2201      	movs	r2, #1
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	d00b      	beq.n	8002f86 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	4a4a      	ldr	r2, [pc, #296]	; (80030a0 <UART_AdvFeatureConfig+0x144>)
 8002f76:	4013      	ands	r3, r2
 8002f78:	0019      	movs	r1, r3
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	430a      	orrs	r2, r1
 8002f84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f8a:	2202      	movs	r2, #2
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	d00b      	beq.n	8002fa8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	4a43      	ldr	r2, [pc, #268]	; (80030a4 <UART_AdvFeatureConfig+0x148>)
 8002f98:	4013      	ands	r3, r2
 8002f9a:	0019      	movs	r1, r3
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	430a      	orrs	r2, r1
 8002fa6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fac:	2204      	movs	r2, #4
 8002fae:	4013      	ands	r3, r2
 8002fb0:	d00b      	beq.n	8002fca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	4a3b      	ldr	r2, [pc, #236]	; (80030a8 <UART_AdvFeatureConfig+0x14c>)
 8002fba:	4013      	ands	r3, r2
 8002fbc:	0019      	movs	r1, r3
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	430a      	orrs	r2, r1
 8002fc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fce:	2208      	movs	r2, #8
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	d00b      	beq.n	8002fec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	4a34      	ldr	r2, [pc, #208]	; (80030ac <UART_AdvFeatureConfig+0x150>)
 8002fdc:	4013      	ands	r3, r2
 8002fde:	0019      	movs	r1, r3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff0:	2210      	movs	r2, #16
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	d00b      	beq.n	800300e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	4a2c      	ldr	r2, [pc, #176]	; (80030b0 <UART_AdvFeatureConfig+0x154>)
 8002ffe:	4013      	ands	r3, r2
 8003000:	0019      	movs	r1, r3
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	430a      	orrs	r2, r1
 800300c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003012:	2220      	movs	r2, #32
 8003014:	4013      	ands	r3, r2
 8003016:	d00b      	beq.n	8003030 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	4a25      	ldr	r2, [pc, #148]	; (80030b4 <UART_AdvFeatureConfig+0x158>)
 8003020:	4013      	ands	r3, r2
 8003022:	0019      	movs	r1, r3
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	430a      	orrs	r2, r1
 800302e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003034:	2240      	movs	r2, #64	; 0x40
 8003036:	4013      	ands	r3, r2
 8003038:	d01d      	beq.n	8003076 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	4a1d      	ldr	r2, [pc, #116]	; (80030b8 <UART_AdvFeatureConfig+0x15c>)
 8003042:	4013      	ands	r3, r2
 8003044:	0019      	movs	r1, r3
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	430a      	orrs	r2, r1
 8003050:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003056:	2380      	movs	r3, #128	; 0x80
 8003058:	035b      	lsls	r3, r3, #13
 800305a:	429a      	cmp	r2, r3
 800305c:	d10b      	bne.n	8003076 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	4a15      	ldr	r2, [pc, #84]	; (80030bc <UART_AdvFeatureConfig+0x160>)
 8003066:	4013      	ands	r3, r2
 8003068:	0019      	movs	r1, r3
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	430a      	orrs	r2, r1
 8003074:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800307a:	2280      	movs	r2, #128	; 0x80
 800307c:	4013      	ands	r3, r2
 800307e:	d00b      	beq.n	8003098 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	4a0e      	ldr	r2, [pc, #56]	; (80030c0 <UART_AdvFeatureConfig+0x164>)
 8003088:	4013      	ands	r3, r2
 800308a:	0019      	movs	r1, r3
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	430a      	orrs	r2, r1
 8003096:	605a      	str	r2, [r3, #4]
  }
}
 8003098:	46c0      	nop			; (mov r8, r8)
 800309a:	46bd      	mov	sp, r7
 800309c:	b002      	add	sp, #8
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	fffdffff 	.word	0xfffdffff
 80030a4:	fffeffff 	.word	0xfffeffff
 80030a8:	fffbffff 	.word	0xfffbffff
 80030ac:	ffff7fff 	.word	0xffff7fff
 80030b0:	ffffefff 	.word	0xffffefff
 80030b4:	ffffdfff 	.word	0xffffdfff
 80030b8:	ffefffff 	.word	0xffefffff
 80030bc:	ff9fffff 	.word	0xff9fffff
 80030c0:	fff7ffff 	.word	0xfff7ffff

080030c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b086      	sub	sp, #24
 80030c8:	af02      	add	r7, sp, #8
 80030ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2200      	movs	r2, #0
 80030d0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80030d2:	f7fd fccd 	bl	8000a70 <HAL_GetTick>
 80030d6:	0003      	movs	r3, r0
 80030d8:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	2208      	movs	r2, #8
 80030e2:	4013      	ands	r3, r2
 80030e4:	2b08      	cmp	r3, #8
 80030e6:	d10d      	bne.n	8003104 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80030e8:	68fa      	ldr	r2, [r7, #12]
 80030ea:	2380      	movs	r3, #128	; 0x80
 80030ec:	0399      	lsls	r1, r3, #14
 80030ee:	6878      	ldr	r0, [r7, #4]
 80030f0:	4b16      	ldr	r3, [pc, #88]	; (800314c <UART_CheckIdleState+0x88>)
 80030f2:	9300      	str	r3, [sp, #0]
 80030f4:	0013      	movs	r3, r2
 80030f6:	2200      	movs	r2, #0
 80030f8:	f000 f82a 	bl	8003150 <UART_WaitOnFlagUntilTimeout>
 80030fc:	1e03      	subs	r3, r0, #0
 80030fe:	d001      	beq.n	8003104 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003100:	2303      	movs	r3, #3
 8003102:	e01f      	b.n	8003144 <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	2204      	movs	r2, #4
 800310c:	4013      	ands	r3, r2
 800310e:	2b04      	cmp	r3, #4
 8003110:	d10d      	bne.n	800312e <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003112:	68fa      	ldr	r2, [r7, #12]
 8003114:	2380      	movs	r3, #128	; 0x80
 8003116:	03d9      	lsls	r1, r3, #15
 8003118:	6878      	ldr	r0, [r7, #4]
 800311a:	4b0c      	ldr	r3, [pc, #48]	; (800314c <UART_CheckIdleState+0x88>)
 800311c:	9300      	str	r3, [sp, #0]
 800311e:	0013      	movs	r3, r2
 8003120:	2200      	movs	r2, #0
 8003122:	f000 f815 	bl	8003150 <UART_WaitOnFlagUntilTimeout>
 8003126:	1e03      	subs	r3, r0, #0
 8003128:	d001      	beq.n	800312e <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800312a:	2303      	movs	r3, #3
 800312c:	e00a      	b.n	8003144 <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2220      	movs	r2, #32
 8003132:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2220      	movs	r2, #32
 8003138:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2270      	movs	r2, #112	; 0x70
 800313e:	2100      	movs	r1, #0
 8003140:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003142:	2300      	movs	r3, #0
}
 8003144:	0018      	movs	r0, r3
 8003146:	46bd      	mov	sp, r7
 8003148:	b004      	add	sp, #16
 800314a:	bd80      	pop	{r7, pc}
 800314c:	01ffffff 	.word	0x01ffffff

08003150 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b084      	sub	sp, #16
 8003154:	af00      	add	r7, sp, #0
 8003156:	60f8      	str	r0, [r7, #12]
 8003158:	60b9      	str	r1, [r7, #8]
 800315a:	603b      	str	r3, [r7, #0]
 800315c:	1dfb      	adds	r3, r7, #7
 800315e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003160:	e05d      	b.n	800321e <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003162:	69bb      	ldr	r3, [r7, #24]
 8003164:	3301      	adds	r3, #1
 8003166:	d05a      	beq.n	800321e <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003168:	f7fd fc82 	bl	8000a70 <HAL_GetTick>
 800316c:	0002      	movs	r2, r0
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	1ad3      	subs	r3, r2, r3
 8003172:	69ba      	ldr	r2, [r7, #24]
 8003174:	429a      	cmp	r2, r3
 8003176:	d302      	bcc.n	800317e <UART_WaitOnFlagUntilTimeout+0x2e>
 8003178:	69bb      	ldr	r3, [r7, #24]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d11b      	bne.n	80031b6 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	492f      	ldr	r1, [pc, #188]	; (8003248 <UART_WaitOnFlagUntilTimeout+0xf8>)
 800318a:	400a      	ands	r2, r1
 800318c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	689a      	ldr	r2, [r3, #8]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	2101      	movs	r1, #1
 800319a:	438a      	bics	r2, r1
 800319c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2220      	movs	r2, #32
 80031a2:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2220      	movs	r2, #32
 80031a8:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2270      	movs	r2, #112	; 0x70
 80031ae:	2100      	movs	r1, #0
 80031b0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e043      	b.n	800323e <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	2204      	movs	r2, #4
 80031be:	4013      	ands	r3, r2
 80031c0:	d02d      	beq.n	800321e <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	69da      	ldr	r2, [r3, #28]
 80031c8:	2380      	movs	r3, #128	; 0x80
 80031ca:	011b      	lsls	r3, r3, #4
 80031cc:	401a      	ands	r2, r3
 80031ce:	2380      	movs	r3, #128	; 0x80
 80031d0:	011b      	lsls	r3, r3, #4
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d123      	bne.n	800321e <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	2280      	movs	r2, #128	; 0x80
 80031dc:	0112      	lsls	r2, r2, #4
 80031de:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4917      	ldr	r1, [pc, #92]	; (8003248 <UART_WaitOnFlagUntilTimeout+0xf8>)
 80031ec:	400a      	ands	r2, r1
 80031ee:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	689a      	ldr	r2, [r3, #8]
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	2101      	movs	r1, #1
 80031fc:	438a      	bics	r2, r1
 80031fe:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2220      	movs	r2, #32
 8003204:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	2220      	movs	r2, #32
 800320a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2220      	movs	r2, #32
 8003210:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2270      	movs	r2, #112	; 0x70
 8003216:	2100      	movs	r1, #0
 8003218:	5499      	strb	r1, [r3, r2]
          
          return HAL_TIMEOUT;
 800321a:	2303      	movs	r3, #3
 800321c:	e00f      	b.n	800323e <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	69db      	ldr	r3, [r3, #28]
 8003224:	68ba      	ldr	r2, [r7, #8]
 8003226:	4013      	ands	r3, r2
 8003228:	68ba      	ldr	r2, [r7, #8]
 800322a:	1ad3      	subs	r3, r2, r3
 800322c:	425a      	negs	r2, r3
 800322e:	4153      	adcs	r3, r2
 8003230:	b2db      	uxtb	r3, r3
 8003232:	001a      	movs	r2, r3
 8003234:	1dfb      	adds	r3, r7, #7
 8003236:	781b      	ldrb	r3, [r3, #0]
 8003238:	429a      	cmp	r2, r3
 800323a:	d092      	beq.n	8003162 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800323c:	2300      	movs	r3, #0
}
 800323e:	0018      	movs	r0, r3
 8003240:	46bd      	mov	sp, r7
 8003242:	b004      	add	sp, #16
 8003244:	bd80      	pop	{r7, pc}
 8003246:	46c0      	nop			; (mov r8, r8)
 8003248:	fffffe5f 	.word	0xfffffe5f

0800324c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b082      	sub	sp, #8
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	490a      	ldr	r1, [pc, #40]	; (8003288 <UART_EndRxTransfer+0x3c>)
 8003260:	400a      	ands	r2, r1
 8003262:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	689a      	ldr	r2, [r3, #8]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	2101      	movs	r1, #1
 8003270:	438a      	bics	r2, r1
 8003272:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2220      	movs	r2, #32
 8003278:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2200      	movs	r2, #0
 800327e:	661a      	str	r2, [r3, #96]	; 0x60
}
 8003280:	46c0      	nop			; (mov r8, r8)
 8003282:	46bd      	mov	sp, r7
 8003284:	b002      	add	sp, #8
 8003286:	bd80      	pop	{r7, pc}
 8003288:	fffffedf 	.word	0xfffffedf

0800328c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b084      	sub	sp, #16
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003298:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	225a      	movs	r2, #90	; 0x5a
 800329e:	2100      	movs	r1, #0
 80032a0:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	2252      	movs	r2, #82	; 0x52
 80032a6:	2100      	movs	r1, #0
 80032a8:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	0018      	movs	r0, r3
 80032ae:	f7ff fcc7 	bl	8002c40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80032b2:	46c0      	nop			; (mov r8, r8)
 80032b4:	46bd      	mov	sp, r7
 80032b6:	b004      	add	sp, #16
 80032b8:	bd80      	pop	{r7, pc}

080032ba <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80032ba:	b580      	push	{r7, lr}
 80032bc:	b082      	sub	sp, #8
 80032be:	af00      	add	r7, sp, #0
 80032c0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2140      	movs	r1, #64	; 0x40
 80032ce:	438a      	bics	r2, r1
 80032d0:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2220      	movs	r2, #32
 80032d6:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2200      	movs	r2, #0
 80032dc:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	0018      	movs	r0, r3
 80032e2:	f7ff fca5 	bl	8002c30 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80032e6:	46c0      	nop			; (mov r8, r8)
 80032e8:	46bd      	mov	sp, r7
 80032ea:	b002      	add	sp, #8
 80032ec:	bd80      	pop	{r7, pc}

080032ee <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80032ee:	b580      	push	{r7, lr}
 80032f0:	b082      	sub	sp, #8
 80032f2:	af00      	add	r7, sp, #0
 80032f4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80032f6:	46c0      	nop			; (mov r8, r8)
 80032f8:	46bd      	mov	sp, r7
 80032fa:	b002      	add	sp, #8
 80032fc:	bd80      	pop	{r7, pc}
	...

08003300 <__libc_init_array>:
 8003300:	b570      	push	{r4, r5, r6, lr}
 8003302:	2600      	movs	r6, #0
 8003304:	4d0c      	ldr	r5, [pc, #48]	; (8003338 <__libc_init_array+0x38>)
 8003306:	4c0d      	ldr	r4, [pc, #52]	; (800333c <__libc_init_array+0x3c>)
 8003308:	1b64      	subs	r4, r4, r5
 800330a:	10a4      	asrs	r4, r4, #2
 800330c:	42a6      	cmp	r6, r4
 800330e:	d109      	bne.n	8003324 <__libc_init_array+0x24>
 8003310:	2600      	movs	r6, #0
 8003312:	f000 f821 	bl	8003358 <_init>
 8003316:	4d0a      	ldr	r5, [pc, #40]	; (8003340 <__libc_init_array+0x40>)
 8003318:	4c0a      	ldr	r4, [pc, #40]	; (8003344 <__libc_init_array+0x44>)
 800331a:	1b64      	subs	r4, r4, r5
 800331c:	10a4      	asrs	r4, r4, #2
 800331e:	42a6      	cmp	r6, r4
 8003320:	d105      	bne.n	800332e <__libc_init_array+0x2e>
 8003322:	bd70      	pop	{r4, r5, r6, pc}
 8003324:	00b3      	lsls	r3, r6, #2
 8003326:	58eb      	ldr	r3, [r5, r3]
 8003328:	4798      	blx	r3
 800332a:	3601      	adds	r6, #1
 800332c:	e7ee      	b.n	800330c <__libc_init_array+0xc>
 800332e:	00b3      	lsls	r3, r6, #2
 8003330:	58eb      	ldr	r3, [r5, r3]
 8003332:	4798      	blx	r3
 8003334:	3601      	adds	r6, #1
 8003336:	e7f2      	b.n	800331e <__libc_init_array+0x1e>
 8003338:	080033fc 	.word	0x080033fc
 800333c:	080033fc 	.word	0x080033fc
 8003340:	080033fc 	.word	0x080033fc
 8003344:	08003400 	.word	0x08003400

08003348 <memset>:
 8003348:	0003      	movs	r3, r0
 800334a:	1812      	adds	r2, r2, r0
 800334c:	4293      	cmp	r3, r2
 800334e:	d100      	bne.n	8003352 <memset+0xa>
 8003350:	4770      	bx	lr
 8003352:	7019      	strb	r1, [r3, #0]
 8003354:	3301      	adds	r3, #1
 8003356:	e7f9      	b.n	800334c <memset+0x4>

08003358 <_init>:
 8003358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800335a:	46c0      	nop			; (mov r8, r8)
 800335c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800335e:	bc08      	pop	{r3}
 8003360:	469e      	mov	lr, r3
 8003362:	4770      	bx	lr

08003364 <_fini>:
 8003364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003366:	46c0      	nop			; (mov r8, r8)
 8003368:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800336a:	bc08      	pop	{r3}
 800336c:	469e      	mov	lr, r3
 800336e:	4770      	bx	lr
