<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1510" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1510{left:69px;bottom:68px;letter-spacing:0.09px;}
#t2_1510{left:95px;bottom:68px;letter-spacing:0.1px;}
#t3_1510{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1510{left:75px;bottom:1028px;letter-spacing:-0.12px;}
#t5_1510{left:174px;bottom:1028px;letter-spacing:-0.16px;}
#t6_1510{left:235px;bottom:1028px;letter-spacing:-0.12px;}
#t7_1510{left:75px;bottom:1005px;letter-spacing:-0.12px;}
#t8_1510{left:174px;bottom:1005px;letter-spacing:-0.15px;}
#t9_1510{left:252px;bottom:1005px;letter-spacing:-0.13px;}
#ta_1510{left:75px;bottom:982px;letter-spacing:-0.12px;}
#tb_1510{left:174px;bottom:982px;letter-spacing:-0.13px;}
#tc_1510{left:240px;bottom:982px;letter-spacing:-0.12px;}
#td_1510{left:75px;bottom:959px;letter-spacing:-0.12px;}
#te_1510{left:174px;bottom:959px;letter-spacing:-0.14px;}
#tf_1510{left:234px;bottom:959px;letter-spacing:-0.12px;}
#tg_1510{left:75px;bottom:936px;letter-spacing:-0.12px;}
#th_1510{left:174px;bottom:936px;letter-spacing:-0.14px;}
#ti_1510{left:228px;bottom:936px;letter-spacing:-0.13px;}
#tj_1510{left:75px;bottom:914px;letter-spacing:-0.12px;}
#tk_1510{left:174px;bottom:914px;letter-spacing:-0.11px;word-spacing:0.05px;}
#tl_1510{left:337px;bottom:914px;letter-spacing:-0.12px;}
#tm_1510{left:174px;bottom:897px;letter-spacing:-0.11px;word-spacing:-0.07px;}
#tn_1510{left:174px;bottom:880px;letter-spacing:-0.1px;word-spacing:-0.62px;}
#to_1510{left:432px;bottom:880px;letter-spacing:-0.11px;word-spacing:-0.6px;}
#tp_1510{left:174px;bottom:863px;letter-spacing:-0.12px;}
#tq_1510{left:75px;bottom:840px;letter-spacing:-0.12px;}
#tr_1510{left:174px;bottom:840px;letter-spacing:-0.14px;word-spacing:0.04px;}
#ts_1510{left:231px;bottom:840px;letter-spacing:-0.12px;}
#tt_1510{left:174px;bottom:823px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_1510{left:75px;bottom:800px;letter-spacing:-0.12px;}
#tv_1510{left:174px;bottom:800px;letter-spacing:-0.11px;word-spacing:0.06px;}
#tw_1510{left:270px;bottom:800px;letter-spacing:-0.12px;}
#tx_1510{left:174px;bottom:779px;letter-spacing:-0.1px;}
#ty_1510{left:193px;bottom:779px;letter-spacing:-0.11px;word-spacing:-0.53px;}
#tz_1510{left:174px;bottom:762px;letter-spacing:-0.09px;}
#t10_1510{left:193px;bottom:762px;letter-spacing:-0.11px;}
#t11_1510{left:193px;bottom:745px;letter-spacing:-0.11px;}
#t12_1510{left:75px;bottom:723px;letter-spacing:-0.12px;}
#t13_1510{left:174px;bottom:723px;letter-spacing:-0.15px;}
#t14_1510{left:226px;bottom:723px;letter-spacing:-0.12px;}
#t15_1510{left:174px;bottom:701px;letter-spacing:-0.1px;}
#t16_1510{left:193px;bottom:701px;letter-spacing:-0.12px;}
#t17_1510{left:174px;bottom:684px;letter-spacing:-0.08px;}
#t18_1510{left:193px;bottom:684px;letter-spacing:-0.12px;}
#t19_1510{left:174px;bottom:668px;letter-spacing:-0.08px;}
#t1a_1510{left:193px;bottom:668px;letter-spacing:-0.12px;}
#t1b_1510{left:605px;bottom:668px;}
#t1c_1510{left:612px;bottom:674px;letter-spacing:-0.09px;}
#t1d_1510{left:625px;bottom:668px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1e_1510{left:193px;bottom:651px;letter-spacing:-0.12px;}
#t1f_1510{left:233px;bottom:651px;}
#t1g_1510{left:244px;bottom:651px;letter-spacing:-0.11px;}
#t1h_1510{left:174px;bottom:634px;letter-spacing:-0.08px;}
#t1i_1510{left:193px;bottom:634px;letter-spacing:-0.11px;word-spacing:-0.92px;}
#t1j_1510{left:451px;bottom:634px;}
#t1k_1510{left:461px;bottom:634px;letter-spacing:-0.12px;word-spacing:-0.92px;}
#t1l_1510{left:579px;bottom:634px;}
#t1m_1510{left:586px;bottom:641px;}
#t1n_1510{left:599px;bottom:634px;letter-spacing:-0.1px;word-spacing:-0.9px;}
#t1o_1510{left:193px;bottom:617px;}
#t1p_1510{left:204px;bottom:617px;letter-spacing:-0.12px;}
#t1q_1510{left:75px;bottom:594px;letter-spacing:-0.12px;}
#t1r_1510{left:174px;bottom:594px;letter-spacing:-0.14px;}
#t1s_1510{left:229px;bottom:594px;letter-spacing:-0.12px;}
#t1t_1510{left:174px;bottom:573px;letter-spacing:-0.1px;}
#t1u_1510{left:193px;bottom:573px;letter-spacing:-0.12px;}
#t1v_1510{left:174px;bottom:556px;letter-spacing:-0.08px;}
#t1w_1510{left:193px;bottom:556px;letter-spacing:-0.12px;}
#t1x_1510{left:174px;bottom:539px;letter-spacing:-0.08px;}
#t1y_1510{left:193px;bottom:539px;letter-spacing:-0.12px;}
#t1z_1510{left:605px;bottom:539px;}
#t20_1510{left:612px;bottom:546px;letter-spacing:-0.09px;}
#t21_1510{left:625px;bottom:539px;letter-spacing:-0.11px;}
#t22_1510{left:193px;bottom:522px;letter-spacing:-0.12px;}
#t23_1510{left:233px;bottom:522px;}
#t24_1510{left:244px;bottom:522px;letter-spacing:-0.11px;}
#t25_1510{left:174px;bottom:506px;letter-spacing:-0.09px;}
#t26_1510{left:193px;bottom:506px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t27_1510{left:589px;bottom:506px;}
#t28_1510{left:596px;bottom:512px;}
#t29_1510{left:609px;bottom:506px;letter-spacing:-0.11px;}
#t2a_1510{left:193px;bottom:489px;letter-spacing:-0.12px;}
#t2b_1510{left:233px;bottom:489px;}
#t2c_1510{left:244px;bottom:489px;letter-spacing:-0.12px;}
#t2d_1510{left:75px;bottom:466px;letter-spacing:-0.12px;}
#t2e_1510{left:174px;bottom:466px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2f_1510{left:444px;bottom:466px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2g_1510{left:75px;bottom:443px;letter-spacing:-0.12px;}
#t2h_1510{left:174px;bottom:443px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2i_1510{left:404px;bottom:443px;letter-spacing:-0.11px;}
#t2j_1510{left:75px;bottom:420px;letter-spacing:-0.12px;}
#t2k_1510{left:174px;bottom:420px;letter-spacing:-0.13px;}
#t2l_1510{left:224px;bottom:420px;letter-spacing:-0.12px;}
#t2m_1510{left:75px;bottom:397px;letter-spacing:-0.12px;}
#t2n_1510{left:174px;bottom:397px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2o_1510{left:285px;bottom:397px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2p_1510{left:174px;bottom:380px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2q_1510{left:75px;bottom:357px;letter-spacing:-0.12px;}
#t2r_1510{left:174px;bottom:357px;letter-spacing:-0.13px;}
#t2s_1510{left:239px;bottom:357px;letter-spacing:-0.12px;word-spacing:-0.25px;}
#t2t_1510{left:75px;bottom:334px;letter-spacing:-0.12px;}
#t2u_1510{left:174px;bottom:334px;letter-spacing:-0.12px;}
#t2v_1510{left:222px;bottom:334px;letter-spacing:-0.12px;word-spacing:-0.43px;}
#t2w_1510{left:174px;bottom:318px;letter-spacing:-0.12px;}
#t2x_1510{left:174px;bottom:301px;letter-spacing:-0.12px;}
#t2y_1510{left:75px;bottom:278px;letter-spacing:-0.12px;}
#t2z_1510{left:174px;bottom:278px;letter-spacing:-0.12px;}
#t30_1510{left:460px;bottom:278px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t31_1510{left:174px;bottom:261px;letter-spacing:-0.1px;}
#t32_1510{left:75px;bottom:238px;letter-spacing:-0.12px;}
#t33_1510{left:174px;bottom:238px;letter-spacing:-0.13px;word-spacing:-0.4px;}
#t34_1510{left:309px;bottom:238px;letter-spacing:-0.11px;word-spacing:-0.39px;}
#t35_1510{left:174px;bottom:221px;letter-spacing:-0.12px;}
#t36_1510{left:174px;bottom:205px;letter-spacing:-0.11px;}
#t37_1510{left:75px;bottom:182px;letter-spacing:-0.12px;}
#t38_1510{left:174px;bottom:182px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t39_1510{left:254px;bottom:182px;letter-spacing:-0.12px;}
#t3a_1510{left:174px;bottom:165px;letter-spacing:-0.11px;}
#t3b_1510{left:75px;bottom:142px;letter-spacing:-0.12px;}
#t3c_1510{left:174px;bottom:142px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t3d_1510{left:272px;bottom:142px;letter-spacing:-0.11px;}
#t3e_1510{left:174px;bottom:125px;letter-spacing:-0.11px;}
#t3f_1510{left:328px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t3g_1510{left:403px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t3h_1510{left:540px;bottom:1086px;letter-spacing:0.13px;}
#t3i_1510{left:75px;bottom:1066px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#t3j_1510{left:75px;bottom:1051px;letter-spacing:-0.14px;}
#t3k_1510{left:174px;bottom:1051px;letter-spacing:-0.12px;}

.s1_1510{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1510{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1510{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s4_1510{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s5_1510{font-size:14px;font-family:NeoSansIntel-Italic_1uk3;color:#000;}
.s6_1510{font-size:11px;font-family:NeoSansIntel_1uk1;color:#000;}
.s7_1510{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1510" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_1uk3;
	src: url("fonts/NeoSansIntel-Italic_1uk3.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1510Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1510" style="-webkit-user-select: none;"><object width="935" height="1210" data="1510/1510.svg" type="image/svg+xml" id="pdf1510" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1510" class="t s1_1510">C-2 </span><span id="t2_1510" class="t s1_1510">Vol. 3D </span>
<span id="t3_1510" class="t s2_1510">VMX BASIC EXIT REASONS </span>
<span id="t4_1510" class="t s3_1510">23 </span><span id="t5_1510" class="t s4_1510">VMREAD. </span><span id="t6_1510" class="t s3_1510">Guest software attempted to execute VMREAD. </span>
<span id="t7_1510" class="t s3_1510">24 </span><span id="t8_1510" class="t s4_1510">VMRESUME. </span><span id="t9_1510" class="t s3_1510">Guest software attempted to execute VMRESUME. </span>
<span id="ta_1510" class="t s3_1510">25 </span><span id="tb_1510" class="t s4_1510">VMWRITE. </span><span id="tc_1510" class="t s3_1510">Guest software attempted to execute VMWRITE. </span>
<span id="td_1510" class="t s3_1510">26 </span><span id="te_1510" class="t s4_1510">VMXOFF. </span><span id="tf_1510" class="t s3_1510">Guest software attempted to execute VMXOFF. </span>
<span id="tg_1510" class="t s3_1510">27 </span><span id="th_1510" class="t s4_1510">VMXON. </span><span id="ti_1510" class="t s3_1510">Guest software attempted to execute VMXON. </span>
<span id="tj_1510" class="t s3_1510">28 </span><span id="tk_1510" class="t s4_1510">Control-register accesses. </span><span id="tl_1510" class="t s3_1510">Guest software attempted to access CR0, CR3, CR4, or CR8 using CLTS, LMSW, or </span>
<span id="tm_1510" class="t s3_1510">MOV CR and the VM-execution control fields indicate that a VM exit should occur (see Section 26.1 for details). This </span>
<span id="tn_1510" class="t s3_1510">basic exit reason is not used for trap-like VM </span><span id="to_1510" class="t s3_1510">exits following executions of the MOV to CR8 instruction when the “use </span>
<span id="tp_1510" class="t s3_1510">TPR shadow” VM-execution control is 1. Such VM exits instead use basic exit reason 43. </span>
<span id="tq_1510" class="t s3_1510">29 </span><span id="tr_1510" class="t s4_1510">MOV DR. </span><span id="ts_1510" class="t s3_1510">Guest software attempted a MOV to or from a debug register and the “MOV-DR exiting” VM-execution </span>
<span id="tt_1510" class="t s3_1510">control was 1. </span>
<span id="tu_1510" class="t s3_1510">30 </span><span id="tv_1510" class="t s4_1510">I/O instruction. </span><span id="tw_1510" class="t s3_1510">Guest software attempted to execute an I/O instruction and either: </span>
<span id="tx_1510" class="t s3_1510">1: </span><span id="ty_1510" class="t s3_1510">The “use I/O bitmaps” VM-execution control was 0 and the “unconditional I/O exiting” VM-execution control was 1. </span>
<span id="tz_1510" class="t s3_1510">2: </span><span id="t10_1510" class="t s3_1510">The “use I/O bitmaps” VM-execution control was 1 and a bit in the I/O bitmap associated with one of the ports </span>
<span id="t11_1510" class="t s3_1510">accessed by the I/O instruction was 1. </span>
<span id="t12_1510" class="t s3_1510">31 </span><span id="t13_1510" class="t s4_1510">RDMSR. </span><span id="t14_1510" class="t s3_1510">Guest software attempted to execute RDMSR and either: </span>
<span id="t15_1510" class="t s3_1510">1: </span><span id="t16_1510" class="t s3_1510">The “use MSR bitmaps” VM-execution control was 0. </span>
<span id="t17_1510" class="t s3_1510">2: </span><span id="t18_1510" class="t s3_1510">The value of RCX is neither in the range 00000000H – 00001FFFH nor in the range C0000000H – C0001FFFH. </span>
<span id="t19_1510" class="t s3_1510">3: </span><span id="t1a_1510" class="t s3_1510">The value of RCX was in the range 00000000H – 00001FFFH and the </span><span id="t1b_1510" class="t s5_1510">n </span>
<span id="t1c_1510" class="t s6_1510">th </span>
<span id="t1d_1510" class="t s3_1510">bit in read bitmap for low MSRs is 1, </span>
<span id="t1e_1510" class="t s3_1510">where </span><span id="t1f_1510" class="t s5_1510">n </span><span id="t1g_1510" class="t s3_1510">was the value of RCX. </span>
<span id="t1h_1510" class="t s3_1510">4: </span><span id="t1i_1510" class="t s3_1510">The value of RCX is in the range C0000000H </span><span id="t1j_1510" class="t s3_1510">– </span><span id="t1k_1510" class="t s3_1510">C0001FFFH and the </span><span id="t1l_1510" class="t s5_1510">n </span>
<span id="t1m_1510" class="t s6_1510">th </span>
<span id="t1n_1510" class="t s3_1510">bit in read bitmap for high MSRs is 1, where </span>
<span id="t1o_1510" class="t s5_1510">n </span><span id="t1p_1510" class="t s3_1510">is the value of RCX &amp; 00001FFFH. </span>
<span id="t1q_1510" class="t s3_1510">32 </span><span id="t1r_1510" class="t s4_1510">WRMSR. </span><span id="t1s_1510" class="t s3_1510">Guest software attempted to execute WRMSR and either: </span>
<span id="t1t_1510" class="t s3_1510">1: </span><span id="t1u_1510" class="t s3_1510">The “use MSR bitmaps” VM-execution control was 0. </span>
<span id="t1v_1510" class="t s3_1510">2: </span><span id="t1w_1510" class="t s3_1510">The value of RCX is neither in the range 00000000H – 00001FFFH nor in the range C0000000H – C0001FFFH. </span>
<span id="t1x_1510" class="t s3_1510">3: </span><span id="t1y_1510" class="t s3_1510">The value of RCX was in the range 00000000H – 00001FFFH and the </span><span id="t1z_1510" class="t s5_1510">n </span>
<span id="t20_1510" class="t s6_1510">th </span>
<span id="t21_1510" class="t s3_1510">bit in write bitmap for low MSRs is 1, </span>
<span id="t22_1510" class="t s3_1510">where </span><span id="t23_1510" class="t s5_1510">n </span><span id="t24_1510" class="t s3_1510">was the value of RCX. </span>
<span id="t25_1510" class="t s3_1510">4: </span><span id="t26_1510" class="t s3_1510">The value of RCX is in the range C0000000H – C0001FFFH and the </span><span id="t27_1510" class="t s5_1510">n </span>
<span id="t28_1510" class="t s6_1510">th </span>
<span id="t29_1510" class="t s3_1510">bit in write bitmap for high MSRs is 1, </span>
<span id="t2a_1510" class="t s3_1510">where </span><span id="t2b_1510" class="t s5_1510">n </span><span id="t2c_1510" class="t s3_1510">is the value of RCX &amp; 00001FFFH. </span>
<span id="t2d_1510" class="t s3_1510">33 </span><span id="t2e_1510" class="t s4_1510">VM-entry failure due to invalid guest state. </span><span id="t2f_1510" class="t s3_1510">A VM entry failed one of the checks identified in Section 27.3.1. </span>
<span id="t2g_1510" class="t s3_1510">34 </span><span id="t2h_1510" class="t s4_1510">VM-entry failure due to MSR loading. </span><span id="t2i_1510" class="t s3_1510">A VM entry failed in an attempt to load MSRs. See Section 27.4. </span>
<span id="t2j_1510" class="t s3_1510">36 </span><span id="t2k_1510" class="t s4_1510">MWAIT. </span><span id="t2l_1510" class="t s3_1510">Guest software attempted to execute MWAIT and the “MWAIT exiting” VM-execution control was 1. </span>
<span id="t2m_1510" class="t s3_1510">37 </span><span id="t2n_1510" class="t s4_1510">Monitor trap flag. </span><span id="t2o_1510" class="t s3_1510">A VM exit occurred due to the 1-setting of the “monitor trap flag” VM-execution control (see </span>
<span id="t2p_1510" class="t s3_1510">Section 26.5.2) or VM entry injected a pending MTF VM exit as part of VM entry (see Section 27.6.2). </span>
<span id="t2q_1510" class="t s3_1510">39 </span><span id="t2r_1510" class="t s4_1510">MONITOR. </span><span id="t2s_1510" class="t s3_1510">Guest software attempted to execute MONITOR and the “MONITOR exiting” VM-execution control was 1. </span>
<span id="t2t_1510" class="t s3_1510">40 </span><span id="t2u_1510" class="t s4_1510">PAUSE. </span><span id="t2v_1510" class="t s3_1510">Either guest software attempted to execute PAUSE and the “PAUSE exiting” VM-execution control was 1 or </span>
<span id="t2w_1510" class="t s3_1510">the “PAUSE-loop exiting” VM-execution control was 1 and guest software executed a PAUSE loop with execution </span>
<span id="t2x_1510" class="t s3_1510">time exceeding PLE_Window (see Section 26.1.3). </span>
<span id="t2y_1510" class="t s3_1510">41 </span><span id="t2z_1510" class="t s4_1510">VM-entry failure due to machine-check event. </span><span id="t30_1510" class="t s3_1510">A machine-check event occurred during VM entry (see Section </span>
<span id="t31_1510" class="t s3_1510">27.9). </span>
<span id="t32_1510" class="t s3_1510">43 </span><span id="t33_1510" class="t s4_1510">TPR below threshold. </span><span id="t34_1510" class="t s3_1510">The logical processor determined that the value of bits 7:4 of the byte at offset 080H on the </span>
<span id="t35_1510" class="t s3_1510">virtual-APIC page was below that of the TPR threshold VM-execution control field while the “use TPR shadow” VM- </span>
<span id="t36_1510" class="t s3_1510">execution control was 1 either as part of TPR virtualization (Section 30.1.2) or VM entry (Section 27.7.7). </span>
<span id="t37_1510" class="t s3_1510">44 </span><span id="t38_1510" class="t s4_1510">APIC access. </span><span id="t39_1510" class="t s3_1510">Guest software attempted to access memory at a physical address on the APIC-access page and the </span>
<span id="t3a_1510" class="t s3_1510">“virtualize APIC accesses” VM-execution control was 1 (see Section 30.4). </span>
<span id="t3b_1510" class="t s3_1510">45 </span><span id="t3c_1510" class="t s4_1510">Virtualized EOI. </span><span id="t3d_1510" class="t s3_1510">EOI virtualization was performed for a virtual interrupt whose vector indexed a bit set in the EOI- </span>
<span id="t3e_1510" class="t s3_1510">exit bitmap. </span>
<span id="t3f_1510" class="t s7_1510">Table C-1. </span><span id="t3g_1510" class="t s7_1510">Basic Exit Reasons </span><span id="t3h_1510" class="t s7_1510">(Contd.) </span>
<span id="t3i_1510" class="t s4_1510">Basic Exit </span>
<span id="t3j_1510" class="t s4_1510">Reason </span><span id="t3k_1510" class="t s4_1510">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
