digraph "CFG for '_Z16value_mul_matrixPfS_iif' function" {
	label="CFG for '_Z16value_mul_matrixPfS_iif' function";

	Node0x5375110 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = mul nsw i32 %3, %2\l  %16 = icmp slt i32 %14, %15\l  br i1 %16, label %17, label %23\l|{<s0>T|<s1>F}}"];
	Node0x5375110:s0 -> Node0x5375c00;
	Node0x5375110:s1 -> Node0x5377170;
	Node0x5375c00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%17:\l17:                                               \l  %18 = sext i32 %14 to i64\l  %19 = getelementptr inbounds float, float addrspace(1)* %0, i64 %18\l  %20 = load float, float addrspace(1)* %19, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %21 = fmul contract float %20, %4\l  %22 = getelementptr inbounds float, float addrspace(1)* %1, i64 %18\l  store float %21, float addrspace(1)* %22, align 4, !tbaa !7\l  br label %23\l}"];
	Node0x5375c00 -> Node0x5377170;
	Node0x5377170 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%23:\l23:                                               \l  ret void\l}"];
}
