
AVRASM ver. 2.2.7  C:\Users\Γιάννης\Desktop\Επιφάνεια\Σχολή\Ροή Υ\Εργαστήριο Μικροϋπολογιστών\7η ’σκηση - 4η ΑVR\ex7.1\ex7.1\main.asm Wed Dec 13 17:04:53 2017

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m16def.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m16def.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega16.xml ************
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m16def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega16
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega16
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M16DEF_INC_
                                 #define _M16DEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega16
                                 #pragma AVRPART ADMIN PART_NAME ATmega16
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x94
                                 .equ	SIGNATURE_002	= 0x03
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	OCR0	= 0x3c
                                 .equ	GICR	= 0x3b
                                 .equ	GIFR	= 0x3a
                                 .equ	TIMSK	= 0x39
                                 .equ	TIFR	= 0x38
                                 .equ	SPMCSR	= 0x37
                                 .equ	TWCR	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUCSR	= 0x34
                                 .equ	TCCR0	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OSCCAL	= 0x31
                                 .equ	OCDR	= 0x31
                                 .equ	SFIOR	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	ICR1L	= 0x26
                                 .equ	ICR1H	= 0x27
                                 .equ	TCCR2	= 0x25
                                 .equ	TCNT2	= 0x24
                                 .equ	OCR2	= 0x23
                                 .equ	ASSR	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	UBRRH	= 0x20
                                 .equ	UCSRC	= 0x20
                                 .equ	EEARL	= 0x1e
                                 .equ	EEARH	= 0x1f
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	PORTC	= 0x15
                                 .equ	DDRC	= 0x14
                                 .equ	PINC	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	SPDR	= 0x0f
                                 .equ	SPSR	= 0x0e
                                 .equ	SPCR	= 0x0d
                                 .equ	UDR	= 0x0c
                                 .equ	UCSRA	= 0x0b
                                 .equ	UCSRB	= 0x0a
                                 .equ	UBRRL	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	ADMUX	= 0x07
                                 .equ	ADCSRA	= 0x06
                                 .equ	ADCH	= 0x05
                                 .equ	ADCL	= 0x04
                                 .equ	TWDR	= 0x03
                                 .equ	TWAR	= 0x02
                                 .equ	TWSR	= 0x01
                                 .equ	TWBR	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TCCR0 - Timer/Counter Control Register
                                 .equ	CS00	= 0	; Clock Select 1
                                 .equ	CS01	= 1	; Clock Select 1
                                 .equ	CS02	= 2	; Clock Select 2
                                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                                 .equ	CTC0	= WGM01	; For compatibility
                                 .equ	COM00	= 4	; Compare match Output Mode 0
                                 .equ	COM01	= 5	; Compare Match Output Mode 1
                                 .equ	WGM00	= 6	; Waveform Generation Mode 0
                                 .equ	PWM0	= WGM00	; For compatibility
                                 .equ	FOC0	= 7	; Force Output Compare
                                 
                                 ; TCNT0 - Timer/Counter Register
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0 - Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0	= 1	; Output Compare Flag 0
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	PSR10	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	FOC1B	= 2	; Force Output Compare 1B
                                 .equ	FOC1A	= 3	; Force Output Compare 1A
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	CTC10	= WGM12	; For compatibility
                                 .equ	CTC1	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	CTC11	= WGM13	; For compatibility
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; GICR - General Interrupt Control Register
                                 .equ	GIMSK	= GICR	; For compatibility
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	INT2	= 5	; External Interrupt Request 2 Enable
                                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                                 
                                 ; GIFR - General Interrupt Flag Register
                                 .equ	INTF2	= 5	; External Interrupt Flag 2
                                 .equ	INTF0	= 6	; External Interrupt Flag 0
                                 .equ	INTF1	= 7	; External Interrupt Flag 1
                                 
                                 ; MCUCR - General Interrupt Control Register
                                 .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	ISC2	= 6	; Interrupt Sense Control 2
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEWE	= 1	; EEPROM Write Enable
                                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                                 .equ	EEWEE	= EEMWE	; For compatibility
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 ;.equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 ;.equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 ;.equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 ;.equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 .equ	SM0	= 4	; Sleep Mode Select
                                 .equ	SM1	= 5	; Sleep Mode Select
                                 .equ	SE	= 6	; Sleep Enable
                                 .equ	SM2	= 7	; Sleep Mode Select
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	MCUSR	= MCUCSR	; For compatibility
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; SFIOR - Special function I/O register
                                 ;.equ	PSR10	= 0	; Prescaler reset
                                 .equ	PSR2	= 1	; Prescaler reset
                                 .equ	PUD	= 2	; Pull-up Disable
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 6	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	OCIE2	= 7	; Timer/Counter2 Output Compare Match Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2	= 7	; Output Compare Flag 2
                                 
                                 ; TCCR2 - Timer/Counter2 Control Register
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM21	= 3	; Waveform Generation Mode
                                 .equ	CTC2	= WGM21	; For compatibility
                                 .equ	COM20	= 4	; Compare Output Mode bit 0
                                 .equ	COM21	= 5	; Compare Output Mode bit 1
                                 .equ	WGM20	= 6	; Waveform Genration Mode
                                 .equ	PWM2	= WGM20	; For compatibility
                                 .equ	FOC2	= 7	; Force Output Compare
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2 - Timer/Counter2 Output Compare Register
                                 .equ	OCR2_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2UB	= 0	; Timer/counter Control Register2 Update Busy
                                 .equ	OCR2UB	= 1	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 2	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 3	; Asynchronous Timer/counter2
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR2	= 1	; Prescaler Reset Timer/Counter2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** USART ************************
                                 ; UDR - USART I/O Data Register
                                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSRA - USART Control and Status Register A
                                 .equ	USR	= UCSRA	; For compatibility
                                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                                 .equ	U2X	= 1	; Double the USART transmission speed
                                 .equ	UPE	= 2	; Parity Error
                                 .equ	PE	= UPE	; For compatibility
                                 .equ	DOR	= 3	; Data overRun
                                 .equ	FE	= 4	; Framing Error
                                 .equ	UDRE	= 5	; USART Data Register Empty
                                 .equ	TXC	= 6	; USART Transmitt Complete
                                 .equ	RXC	= 7	; USART Receive Complete
                                 
                                 ; UCSRB - USART Control and Status Register B
                                 .equ	UCR	= UCSRB	; For compatibility
                                 .equ	TXB8	= 0	; Transmit Data Bit 8
                                 .equ	RXB8	= 1	; Receive Data Bit 8
                                 .equ	UCSZ2	= 2	; Character Size
                                 .equ	CHR9	= UCSZ2	; For compatibility
                                 .equ	TXEN	= 3	; Transmitter Enable
                                 .equ	RXEN	= 4	; Receiver Enable
                                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSRC - USART Control and Status Register C
                                 .equ	UCPOL	= 0	; Clock Polarity
                                 .equ	UCSZ0	= 1	; Character Size
                                 .equ	UCSZ1	= 2	; Character Size
                                 .equ	USBS	= 3	; Stop Bit Select
                                 .equ	UPM0	= 4	; Parity Mode Bit 0
                                 .equ	UPM1	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL	= 6	; USART Mode Select
                                 .equ	URSEL	= 7	; Register Select
                                 
                                 .equ	UBRRHI	= UBRRH	; For compatibility
                                 
                                 ; ***** TWI **************************
                                 ; TWBR - TWI Bit Rate register
                                 .equ	I2BR	= TWBR	; For compatibility
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	I2CR	= TWCR	; For compatibility
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	I2IE	= TWIE	; For compatibility
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	I2EN	= TWEN	; For compatibility
                                 .equ	ENI2C	= TWEN	; For compatibility
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	I2WC	= TWWC	; For compatibility
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	I2STO	= TWSTO	; For compatibility
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	I2STA	= TWSTA	; For compatibility
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	I2EA	= TWEA	; For compatibility
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 .equ	I2INT	= TWINT	; For compatibility
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	I2SR	= TWSR	; For compatibility
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWS0	= TWPS0	; For compatibility
                                 .equ	I2GCE	= TWPS0	; For compatibility
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS1	= TWPS1	; For compatibility
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	I2S3	= TWS3	; For compatibility
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	I2S4	= TWS4	; For compatibility
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	I2S5	= TWS5	; For compatibility
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	I2S6	= TWS6	; For compatibility
                                 .equ	TWS7	= 7	; TWI Status
                                 .equ	I2S7	= TWS7	; For compatibility
                                 
                                 ; TWDR - TWI Data register
                                 .equ	I2DR	= TWDR	; For compatibility
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	I2AR	= TWAR	; For compatibility
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; SFIOR - Special Function IO Register
                                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register
                                 .equ	ADCSR	= ADCSRA	; For compatibility
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; When this bit is written to one,the Timer/Counter2 prescaler will be reset.The bit will be cleared by hardware after the operation is performed.Writing a zero to this bit will have no effect.This bit will always be read as zero if Timer/C                                 ounter2 is clocked by the internal CPU clock.If this bit is written when Timer/Counter2 is operating in asynchronous mode,the bit will remain one until the prescaler has been reset.
                                 .equ	ADFR	= ADATE	; For compatibility
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	ADTS0	= 5	; ADC Auto Trigger Source 0
                                 .equ	ADTS1	= 6	; ADC Auto Trigger Source 1
                                 .equ	ADTS2	= 7	; ADC Auto Trigger Source 2
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMCR	= SPMCSR	; For compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	ASRE	= RWWSRE	; For compatibility
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	ASB	= RWWSB	; For compatibility
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDTOE	= 4	; RW
                                 .equ	WDDE	= WDTOE	; For compatibility
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	BODEN	= 6	; Brown out detector enable
                                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	CKOPT	= 4	; Oscillator Options
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x1fff	; Note: Word address
                                 .equ	IOEND	= 0x003f
                                 .equ	SRAM_START	= 0x0060
                                 .equ	SRAM_SIZE	= 1024
                                 .equ	RAMEND	= 0x045f
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x01ff
                                 .equ	EEPROMEND	= 0x01ff
                                 .equ	EEADRBITS	= 9
                                 #pragma AVRPART MEMORY PROG_FLASH 16384
                                 #pragma AVRPART MEMORY EEPROM 512
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 1024
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x1c00
                                 .equ	NRWW_STOP_ADDR	= 0x1fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x1bff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x1f80
                                 .equ	SECONDBOOTSTART	= 0x1f00
                                 .equ	THIRDBOOTSTART	= 0x1e00
                                 .equ	FOURTHBOOTSTART	= 0x1c00
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	OC2addr	= 0x0006	; Timer/Counter2 Compare Match
                                 .equ	OVF2addr	= 0x0008	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x000a	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x000c	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x000e	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x0010	; Timer/Counter1 Overflow
                                 .equ	OVF0addr	= 0x0012	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0014	; Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0016	; USART, Rx Complete
                                 .equ	UDREaddr	= 0x0018	; USART Data Register Empty
                                 .equ	UTXCaddr	= 0x001a	; USART, Tx Complete
                                 .equ	ADCCaddr	= 0x001c	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x001e	; EEPROM Ready
                                 .equ	ACIaddr	= 0x0020	; Analog Comparator
                                 .equ	TWIaddr	= 0x0022	; 2-wire Serial Interface
                                 .equ	INT2addr	= 0x0024	; External Interrupt Request 2
                                 .equ	OC0addr	= 0x0026	; Timer/Counter0 Compare Match
                                 .equ	SPMRaddr	= 0x0028	; Store Program Memory Ready
                                 
                                 .equ	INT_VECTORS_SIZE	= 42	; size in words
                                 
                                 #endif  /* _M16DEF_INC_ */
                                 
                                 
                                 ; ex7.1.asm
                                 ;
                                 ; Created: 03/12/2017 5:13:54 ΞΌΞΌ
                                 ; Author : ΞΞΉΞ¬Ξ½Ξ½Ξ½Ξ·Ο & ΞΞ―ΞΊΞΏΟ
                                 ;
                                 
                                 .def temp=r16
                                 .def given=r17
                                 ; ---- ΞΟΟΞ ΟΞΌΞΞΌΞ±ΟΞΏΟ Ξ΄Ξ΅Ξ΄ΞΏΞΌΞ­Ξ½ΟΞ½
                                 .DSEG
000060                           	_tmp_: .byte 2
                                 ; ---- Ξ€Ξ­Ξ»ΞΏΟ ΟΞΌΞΞΌΞ±ΟΞΏΟ Ξ΄Ξ΅Ξ΄ΞΏΞΌΞ­Ξ½ΟΞ½
                                 
                                 .CSEG
                                 
                                 	.org 0x0
000000 c010                      	rjmp reset
                                 	.org 0x10					;Ξ΄ΞΉΞ¬Ξ½ΟΟΞΌΞ± Ξ΄ΞΉΞ±ΞΊΞΏΟΞΟ TIMER1
000010 c060                      	rjmp ISR_TIMER1_OVF
                                 
                                 reset:
                                 	;ΞΟΟΞΉΞΊΞΏΟΞΏΞ―Ξ·ΟΞ· ΟΞ·Ο ΟΟΞΏΞ―Ξ²Ξ±Ο.
000011 e004                      	LDI temp, HIGH(RAMEND)	;Ξ€ΞΏ Ξ¬Ξ½Ο byte ΟΞΏΟ ΟΞ­Ξ»ΞΏΟΟ ΟΞ·Ο ΞΌΞ½ΞΞΌΞ·Ο
000012 bf0e                      	OUT SPH, temp			;ΟΞ―ΞΈΞ΅ΟΞ±ΞΉ ΟΟΞΏΞ½ stack pointer (high)
000013 e50f                      	LDI temp, LOW(RAMEND)	;ΞΊΞΉ ΟΞΌΞΏΞΉΞ± ΟΞΏ ΞΊΞ¬ΟΟ byte.
000014 bf0d                      	OUT SPL, temp
                                 
                                 	;ΞΞ½Ξ΅ΟΞ³ΞΏΟΞΏΞ―Ξ·ΟΞ· Ξ΄ΞΉΞ±ΞΊΞΏΟΞΟ ΟΟΞ΅ΟΟΞ΅Ξ―Ξ»ΞΉΟΞ·Ο ΟΞΏΟ TCNT1.
000015 e004                      	ldi temp, (1<<TOIE1)
000016 bf09                      	out TIMSK, temp
                                 	;Ξ ΟΟΟΞ½ΟΟΞ·ΟΞ± Ξ±ΟΞΎΞ·ΟΞ·Ο ΟΞΏΟ TCNT1 ΟΞ―ΞΈΞ΅ΟΞ±ΞΉ Ξ―ΟΞ· ΞΌΞ΅ CLK/1024.
000017 e005                      	ldi temp, (1<<CS12) | (0<<CS11) | (1<<CS10)
000018 bd0e                      	out TCCR1B, temp
                                 
                                 	;ΞΟΟΞΉΞΊΞΏΟΞΏΞ―Ξ·ΟΞ· ΞΌΞ΅ΟΞ±Ξ²Ξ»Ξ·ΟΞΟ _tmp_ .
000019 e000                      	ldi temp, 0
00001a e6a0                      	ldi r26, low(_tmp_)
00001b e0b0                      	ldi r27, high(_tmp_)
00001c 930d                      	st X+, temp
00001d 930c                      	st X, temp
                                 
                                 	;ΞΟΟΞΉΞΊΞΏΟΞΏΞ―Ξ·ΟΞ· ΟΞ·Ο PORTB Ξ³ΞΉΞ± Ξ΅Ξ―ΟΞΏΞ΄ΞΏ ΟΟΞ½Ξ±Ξ³Ξ΅ΟΞΌΞΏΟ.
00001e e000                      	ldi temp, 0x00
00001f bb07                      	out DDRB, temp
                                 	;ΞΟΟΞΉΞΊΞΏΟΞΏΞ―Ξ·ΟΞ· ΟΞ·Ο PORTA Ξ³ΞΉΞ±  Ξ­ΞΎΞΏΞ΄ΞΏ ΟΟΞ½Ξ±Ξ³Ξ΅ΟΞΌΞΏΟ.
000020 ef0f                      	ldi temp, 0xff
000021 bb0a                      	out DDRA, temp
                                 	;ΞΟΟΞΉΞΊΞΏΟΞΏΞ―Ξ·ΟΞ· ΟΞ·Ο PORTC Ξ³ΞΉΞ± ΟΞΏ ΟΞ»Ξ·ΞΊΟΟΞΏΞ»ΟΞ³ΞΉΞΏ.
000022 ef00                      	ldi temp, 0xf0
000023 bb04                      	out DDRC, temp
                                 	;ΞΟΟΞΉΞΊΞΏΟΞΏΞ―Ξ·ΟΞ· ΟΞ·Ο PORTD Ξ³ΞΉΞ± ΟΞ·Ξ½ ΞΏΞΈΟΞ½Ξ· LCD.
000024 ef0f                      	ldi temp, 0xff
000025 bb01                      	out DDRD, temp
                                   ;ΞΟΟΞΉΞΊΞΏΟΞΏΞ―Ξ·ΟΞ· ΞΏΞΈΟΞ½Ξ·Ο.
000026 d09a                      	rcall lcd_init
                                 
000027 9478                      sei
                                 
                                 	;8MHz/1024Hz = 7812.5 = 1 sec
                                 
                                 	;ΞΟΞ±, Ξ³ΞΉΞ± Ξ½Ξ± Ξ­ΟΞΏΟΞΌΞ΅ ΟΞ·Ξ½ Ξ±Ξ½Ξ¬Ξ»ΞΏΞ³Ξ· ΞΊΞ±ΞΈΟΟΟΞ­ΟΞ·ΟΞ·,
                                 	;ΟΟΞΏΞ»ΞΏΞ³Ξ―ΞΆΞΏΟΞΌΞ΅ ΞΊΞ¬ΞΈΞ΅ ΟΞΏΟΞ¬ ΟΟΞΌΟΟΞ½Ξ± ΞΌΞ΅ ΟΞΏΞ½ ΟΟΟΞΏ 2^16-t*7812.5 (t: Ξ΄Ξ΅ΟΟΞ΅ΟΟΞ»Ξ΅ΟΟΞ±)
                                 	;ΞΊΞ±ΞΉ ΞΌΞ΅ΟΞ±ΟΟΞ­ΟΞΏΟΞΌΞ΅ ΟΞ΅ Ξ΄Ξ΅ΞΊΞ±Ξ΅ΞΎΞ±Ξ΄ΞΉΞΊΞ ΞΌΞΏΟΟΞ
                                 
                                 	;5 sec: 2^16-5*7812.5 = 26473.5 = 0x6769
                                 
                                 
                                 ;;; ΞΞ‘Ξ§Ξ ΞΞ₯Ξ‘ΞΞΞ₯ Ξ Ξ‘ΞΞΞ‘ΞΞΞΞΞ€ΞΞ£ ;;;
000028 e011                      	ldi given, 1
                                 
                                 start:
000029 b306                      	in temp, PINB
00002a 3000                      	cpi temp, 0
00002b f3e9                      	breq start				;ΞΟΞΏ Ξ΄Ξ΅Ξ½ Ξ΅Ξ½Ξ΅ΟΞ³ΞΏΟΞΏΞΉΞ΅Ξ―ΟΞ±ΞΉ ΞΏ ΟΟΞ½Ξ±Ξ³Ξ΅ΟΞΌΟΟ, Ξ΅ΟΞ±Ξ½Ξ±Ξ»Ξ±ΞΌΞ²Ξ¬Ξ½Ξ΅ΞΉ.
                                 ;; ΞΞ±ΞΈΞ±ΟΞ―ΞΆΞ΅ΟΞ±ΞΉ Ξ· ΞΏΞΈΟΞ½Ξ·.
00002c e010                      	ldi given, 0			; ΟΞΏ given Ξ³Ξ―Ξ½Ξ΅ΟΞ±ΞΉ 0
00002d e081                      	ldi r24 ,0x01			; ΞΊΞ±ΞΈΞ±ΟΞΉΟΞΌΟΟ ΟΞ·Ο ΞΏΞΈΟΞ½Ξ·Ο
00002e d08c                      	rcall lcd_command
00002f ef8a                      	ldi r24 ,low(1530) 	; ΞΈΞ­Ξ»Ξ΅ΞΉ 1.53ms Ξ³ΞΉΞ± Ξ½Ξ± ΞΎΞ΅ΟΞΊΞ±Ξ»ΟΟΞ΅ΞΉ
000030 e095                      	ldi r25 ,high(1530)
000031 d121                      	rcall wait_usec
                                 ;; Ξ€Ξ―ΞΈΞ΅ΟΞ±ΞΉ ΞΏ ΞΌΞ΅ΟΟΞ·ΟΞΟ ΟΟΞ± 5 Ξ΄Ξ΅ΟΟΞ΅ΟΟΞ»Ξ΅ΟΟΞ±.
000032 e697                      	ldi r25, 0x67
000033 e689                      	ldi r24, 0x69
000034 bd9d                      	out TCNT1H, r25
000035 bd8c                      	out TCNT1L, r24
                                 ;; ΞΞΉΞ¬Ξ²Ξ±ΟΞΌΞ± ΟΞΏΟ ΟΞ»Ξ·ΞΊΟΟΞΏΞ»ΞΏΞ³Ξ―ΞΏΟ, ΞΌΞ­ΟΟΞΉ Ξ½Ξ± Ξ΅ΞΉΟΞ±ΟΞΈΞ΅Ξ― ΞΏ ΞΊΟΞ΄ΞΉΞΊΟΟ.
                                 read_start:
000036 e08e                      	ldi r24 ,0x0e			; Ξ΅Ξ½Ξ΅ΟΞ³ΞΏΟΞΏΞ―Ξ·ΟΞ· ΟΞ·Ο ΞΏΞΈΟΞ½Ξ·Ο, Ξ΅ΞΌΟΞ¬Ξ½ΞΉΟΞ· ΟΞΏΟ ΞΊΞ­ΟΟΞΏΟΞ±
000037 d083                      	rcall lcd_command
000038 e08a                      	ldi r24, 10										;ΞΟΞΏ Ξ΄Ξ΅Ξ½ Ξ­ΟΞ΅ΞΉ Ξ΄ΞΉΞ±Ξ²Ξ±ΟΟΞ΅Ξ― ΟΞΏ '5'
000039 d0c5                      	rcall scan_keypad_rising_edge	;Ξ΅ΟΞ±Ξ½Ξ­ΟΟΞ΅ΟΞ±ΞΉ Ξ΅Ξ΄Ο.
00003a d0db                      	rcall keypad_to_ascii
00003b 3080                      	cpi r24, 0
00003c f3c9                      	breq read_start
00003d 938f                      	push r24
00003e d076                      	rcall lcd_data					;Ξ€ΟΟΟΞ½Ξ΅ΞΉ ΞΌΟΞ½ΞΏ ΟΟΞ±Ξ½ Ξ­ΟΞ΅ΞΉ ΟΞ»Ξ·ΞΊΟΟΞΏΞ»ΞΏΞ³Ξ·ΞΈΞ΅Ξ― ΞΊΞ¬ΟΞΉ.
00003f 918f                      	pop r24
                                 inter_start:
000040 3385                      	cpi r24, '5'
000041 f7a1                      	brne read_start
                                 read_first:							;ΞΟΟΞ΅ΟΞ±ΞΉ Ξ΅Ξ΄Ο ΟΟΞ±Ξ½ Ξ­ΟΞ΅ΞΉ ΟΞ»Ξ·ΞΊΟΟΞΏΞ»ΞΏΞ³Ξ·ΞΈΞ΅Ξ― '5' (5__).
000042 e08a                      	ldi r24, 10
000043 d0bb                      	rcall scan_keypad_rising_edge
000044 d0d1                      	rcall keypad_to_ascii
000045 3080                      	cpi r24, 0
000046 f3d9                      	breq read_first					;Ξ Ξ΅ΟΞΉΞΌΞ­Ξ½Ξ΅ΞΉ Ξ½Ξ± ΟΞ±ΟΞ·ΞΈΞ΅Ξ― ΞΊΞ¬ΟΞΏΞΉΞΏ ΟΞ»ΞΞΊΟΟΞΏ.
000047 938f                      	push r24
000048 d06c                      	rcall lcd_data
000049 918f                      	pop r24
00004a 3381                      	cpi r24,'1'							;ΞΞ½ Ξ΅Ξ―Ξ½Ξ±ΞΉ '1' ΟΟΞΏΟΟΟΞ¬Ξ΅ΞΉ ΟΞ±ΟΞ±ΞΊΞ¬ΟΟ (51_),
00004b f7a1                      	brne inter_start				;Ξ±Ξ»Ξ»ΞΉΟΟ ΞΊΞ¬Ξ½Ξ΅ΞΉ Ξ­Ξ»Ξ΅Ξ³ΟΞΏ Ξ³ΞΉΞ± '5', ΟΟΞΉΞ½ ΟΞ¬Ξ΅ΞΉ ΟΟΞΏ start.
                                 read_second:
00004c e08a                      	ldi r24, 10
00004d d0b1                      	rcall scan_keypad_rising_edge
00004e d0c7                      	rcall keypad_to_ascii
00004f 3080                      	cpi r24, 0
000050 f3d9                      	breq read_second				;Ξ Ξ΅ΟΞΉΞΌΞ­Ξ½Ξ΅ΞΉ Ξ½Ξ± ΟΞ±ΟΞ·ΞΈΞ΅Ξ― ΞΊΞ¬ΟΞΏΞΉΞΏ ΟΞ»ΞΞΊΟΟΞΏ.
000051 938f                      	push r24
000052 d062                      	rcall lcd_data
000053 918f                      	pop r24
000054 3382                      	cpi r24, '2'					;ΞΞ½ Ξ΄Ξ΅Ξ½ Ξ΅Ξ―Ξ½Ξ±ΞΉ '2' ((512) (Ξ€Ξ ΞΞ ΞΞΞ₯! (LUL))),
000055 f751                      	brne inter_start				;Ξ΅Ξ»Ξ­Ξ³ΟΞ΅ΞΉ ΟΞΌΞΏΞΉΞ± Ξ³ΞΉΞ± '5'.
                                 	;ΞΞ»Ξ»ΞΉΟΟ "ΞΎΞ΅ΞΊΞ»Ξ΅ΞΉΞ΄ΟΞ½Ξ΅ΞΉ" ΟΞΏ ΟΟΞ½Ξ±Ξ³Ξ΅ΟΞΌΟ.
                                 
                                 unlocked:
000056 e011                      	ldi given, 1			;Ξ€ΞΏ given ΟΞ―ΞΈΞ΅ΟΞ±ΞΉ 1 Ξ³ΞΉΞ± ΟΟΞ±Ξ½ ΟΟΟΟΞΟΞ΅ΞΉ ΞΏ ΟΟΞΏΞ½ΞΉΟΟΞΟ.
000057 e08c                      	ldi r24 ,0x0c			; Ξ΅Ξ½Ξ΅ΟΞ³ΞΏΟΞΏΞ―Ξ·ΟΞ· ΟΞ·Ο ΞΏΞΈΟΞ½Ξ·Ο, Ξ±ΟΟΞΊΟΟΟΞ· ΟΞΏΟ ΞΊΞ­ΟΟΞΏΟΞ±
000058 d062                      	rcall lcd_command
000059 e081                      	ldi r24 ,0x01			;ΞΞ±ΞΈΞ±ΟΞΉΟΞΌΟΟ ΟΞ·Ο ΞΏΞΈΟΞ½Ξ·Ο.
00005a d060                      	rcall lcd_command
00005b ef8a                      	ldi r24 ,low(1530)
00005c e095                      	ldi r25 ,high(1530)
00005d d0f5                      	rcall wait_usec
00005e e481                      	ldi r24, 'A'			;Ξ€ΟΟΟΞΌΞ± "ALARM OFF".
00005f d055                      	rcall lcd_data
000060 e48c                      	ldi r24, 'L'
000061 d053                      	rcall lcd_data
000062 e481                      	ldi r24, 'A'
000063 d051                      	rcall lcd_data
000064 e582                      	ldi r24, 'R'
000065 d04f                      	rcall lcd_data
000066 e48d                      	ldi r24, 'M'
000067 d04d                      	rcall lcd_data
000068 e280                      	ldi r24, ' '
000069 d04b                      	rcall lcd_data
00006a e48f                      	ldi r24, 'O'
00006b d049                      	rcall lcd_data
00006c e486                      	ldi r24, 'F'
00006d d047                      	rcall lcd_data
00006e e486                      	ldi r24, 'F'
00006f d045                      	rcall lcd_data
000070 cfb8                      	rjmp start						;ΞΞΉΞ±ΟΞΊΞΟ Ξ΅ΟΞ±Ξ½Ξ¬Ξ»Ξ·ΟΞ·.
                                 ;;; Ξ€ΞΞΞΞ£ ΞΞ₯Ξ‘ΞΞΞ₯ Ξ Ξ‘ΞΞΞ‘ΞΞΞΞΞ€ΞΞ£ ;;;
                                 
                                 
                                 ;;; ΞΞ‘Ξ§Ξ Ξ‘ΞΞ₯Ξ€ΞΞΞΞ£ ΞΞΞ₯Ξ ΞΞ‘ΞΞ€ΞΞ£ΞΞ£ Ξ§Ξ‘ΞΞΞΞ£Ξ€Ξ ;;;
                                 ;;ΞΞ±Ξ»Ξ΅Ξ―ΟΞ±ΞΉ ΟΟΞ±Ξ½ ΟΞ΅Ξ»Ξ΅ΞΉΟΞ½Ξ΅ΞΉ ΞΏ ΞΌΞ΅ΟΟΞ·ΟΞΟ.
                                 ISR_TIMER1_OVF:
                                 ;Ξ£ΟΟΞΉΞΌΞΏ ΟΟΞ½ ΞΊΞ±ΟΞ±ΟΟΟΞ·ΟΟΞ½.
000071 930f                      	push temp
000072 b70f                      	in temp, SREG
000073 930f                      	push temp
                                 
000074 3011                      	cpi given, 1			; ΞΞ½ ΞΏ ΞΊΟΞ΄ΞΉΞΊΟΟ Ξ­ΟΞ΅ΞΉ Ξ΄ΞΏΞΈΞ΅Ξ― (given=1),
000075 f159                      	breq timoffret		; Ξ±ΟΞ»ΟΟ Ξ΅ΟΞΉΟΟΟΞ­ΟΞ΅ΞΉ.
000076 e08c                      	ldi r24 ,0x0c			; Ξ΅Ξ½Ξ΅ΟΞ³ΞΏΟΞΏΞ―Ξ·ΟΞ· ΟΞ·Ο ΞΏΞΈΟΞ½Ξ·Ο, Ξ±ΟΟΞΊΟΟΟΞ· ΟΞΏΟ ΞΊΞ­ΟΟΞΏΟΞ±
000077 d043                      	rcall lcd_command
000078 e081                      	ldi r24 ,0x01			; ΞΞ±ΞΈΞ±ΟΞΉΟΞΌΟΟ ΟΞ·Ο ΞΏΞΈΟΞ½Ξ·Ο.
000079 d041                      	rcall lcd_command
00007a ef8a                      	ldi r24 ,low(1530)
00007b e095                      	ldi r25 ,high(1530)
00007c d0d6                      	rcall wait_usec
00007d e481                      	ldi r24, 'A'			; ΞΞΞ₯ΞΞΞ ΞΞΞ₯!!!
00007e d036                      	rcall lcd_data
00007f ed87                      	ldi r24, 0xd7     ; Ξ ΞΏΟΟΞ±Ξ½ΞΉΞ¬Ξ»;
000080 d034                      	rcall lcd_data
000081 e485                      	ldi r24, 'E'
000082 d032                      	rcall lcd_data
000083 ed88                      	ldi r24, 0xd8     ; Ξ ΞΏΟΟΞ±Ξ½ΞΉΞ¬ΞΎ;
000084 d030                      	rcall lcd_data
000085 e481                      	ldi r24, 'A'
000086 d02e                      	rcall lcd_data
000087 e48e                      	ldi r24, 'N'
000088 d02c                      	rcall lcd_data
000089 e78f                      	ldi r24, 0x7f			; Ξ ΞΏΟΟΞ±Ξ½ΞΉΞ¬Ξ΄;
00008a d02a                      	rcall lcd_data
00008b e580                      	ldi r24, 'P'
00008c d028                      	rcall lcd_data
00008d e481                      	ldi r24, 'A'
00008e d026                      	rcall lcd_data
00008f e280                      	ldi r24, ' '
000090 d024                      	rcall lcd_data
000091 e38c                      	ldi r24, '<'      ; ΞΞΞΞΞ ΞΞ Ξ¦Ξ€ΞΞΞΞ© ΞΞΞ‘ΞΞΞ₯ΞΞ ΞΞ CUSTOM
000092 d022                      	rcall lcd_data		; CHARACTER ΞΞΞΞ ΞΞΞ₯ ΞΞ§ΞΞ€Ξ ΞΞΞΞ©Ξ£ΞΞ Ξ€ΞΞ R/W @#$!%.
000093 e383                      	ldi r24, '3'
000094 d020                      	rcall lcd_data
000095 ef0f                      	ldi temp, 0xff		 	; ΞΟΟΞΉΞΊΞΏΟΞΏΞ―Ξ·ΟΞ· ΟΞ΅ ON
                                 alarm_on:
000096 bb0b                      	out PORTA, temp
000097 e980                      	ldi r24 ,low(400)  	; 0.4 sec ON
000098 e091                      	ldi r25 ,high(400)
000099 d0af                      	rcall wait_msec
00009a 9500                      	com temp 						; off
00009b bb0b                      	out PORTA, temp
00009c e684                      	ldi r24 ,low(100)		; 0.1 sec OFF
00009d e090                      	ldi r25 ,high(100)
00009e d0aa                      	rcall wait_msec
00009f 9500                      	com temp						; on Ξ³ΞΉΞ± Ξ΅ΟΞ±Ξ½Ξ±ΟΞΏΟΞ¬ ΟΟΞ· Ξ»ΞΏΟΟΞ±
0000a0 cff5                      	rjmp alarm_on				; ΞΞ½Ξ±Ξ²ΞΏΟΞ²ΞΞ½ΞΏΟΞ½ ΞΌΟΞ½ΞΉΞΌΞ± ΞΌΞ΅ ΟΟΞ½ΞΏΞ»ΞΉΞΊΞ ΟΞ΅ΟΞ―ΞΏΞ΄ΞΏ 0.5 sec.
                                 
                                 ;ΞΟΞ±Ξ½Ξ±ΟΞΏΟΞ¬ ΟΟΞ½ ΞΊΞ±ΟΞ±ΟΟΟΞ·ΟΟΞ½ ΞΊΞ±ΞΉ Ξ΅ΟΞΉΟΟΟΞΏΟΞ.
                                 timoffret:
0000a1 910f                      	pop temp
0000a2 bf0f                      	out SREG, temp
0000a3 910f                      	pop temp
0000a4 9518                      	reti
                                 ;;; Ξ€ΞΞΞΞ£ Ξ‘ΞΞ₯Ξ€ΞΞΞΞ£ ΞΞΞ₯Ξ ΞΞ‘ΞΞ€ΞΞ£ΞΞ£ Ξ§Ξ‘ΞΞΞΞ£Ξ€Ξ ;;;
                                 
                                 ;;; ΞΞ‘Ξ§Ξ Ξ‘ΞΞ₯Ξ€ΞΞΞ©Ξ ΞΞΞΞΞΞ£ ;;;
                                 write_2_nibbles:
0000a5 938f                      	push r24						; ΟΟΞ­Ξ»Ξ½Ξ΅ΞΉ ΟΞ± 4 MSB
0000a6 b390                      	in r25 ,PIND				; Ξ΄ΞΉΞ±Ξ²Ξ¬ΞΆΞΏΞ½ΟΞ±ΞΉ ΟΞ± 4 LSB ΞΊΞ±ΞΉ ΟΞ± ΞΎΞ±Ξ½Ξ±ΟΟΞ­Ξ»Ξ½ΞΏΟΞΌΞ΅
0000a7 709f                      	andi r25 ,0x0f			; Ξ³ΞΉΞ± Ξ½Ξ± ΞΌΞ·Ξ½ ΟΞ±Ξ»Ξ¬ΟΞΏΟΞΌΞ΅ ΟΞ·Ξ½ ΟΟΞΏΞΉΞ± ΟΟΞΏΞ·Ξ³ΞΏΟΞΌΞ΅Ξ½Ξ· ΞΊΞ±ΟΞ¬ΟΟΞ±ΟΞ·
0000a8 7f80                      	andi r24 ,0xf0			; Ξ±ΟΞΏΞΌΞΏΞ½ΟΞ½ΞΏΞ½ΟΞ±ΞΉ ΟΞ± 4 MSB ΞΊΞ±ΞΉ
0000a9 0f89                      	add r24 ,r25				; ΟΟΞ½Ξ΄ΟΞ¬ΞΆΞΏΞ½ΟΞ±ΞΉ ΞΌΞ΅ ΟΞ± ΟΟΞΏΟΟΞ¬ΟΟΞΏΞ½ΟΞ± 4 LSB
0000aa bb82                      	out PORTD ,r24			; ΞΊΞ±ΞΉ Ξ΄Ξ―Ξ½ΞΏΞ½ΟΞ±ΞΉ ΟΟΞ·Ξ½ Ξ­ΞΎΞΏΞ΄ΞΏ
0000ab 9a93                      	sbi PORTD ,PD3			; Ξ΄Ξ·ΞΌΞΉΞΏΟΟΞ³Ξ΅Ξ―ΟΞ±ΞΉ ΟΞ±Ξ»ΞΌΟΟ Ξnable ΟΟΞΏΞ½ Ξ±ΞΊΟΞΏΞ΄Ξ­ΞΊΟΞ· PD3
0000ac 9893                      	cbi PORTD ,PD3			; PD3=1 ΞΊΞ±ΞΉ ΞΌΞ΅ΟΞ¬ PD3=0
0000ad 918f                      	pop r24							; ΟΟΞ­Ξ»Ξ½Ξ΅ΞΉ ΟΞ± 4 LSB. ΞΞ½Ξ±ΞΊΟΞ¬ΟΞ±ΞΉ ΟΞΏ byte.
0000ae 9582                      	swap r24						; Ξ΅Ξ½Ξ±Ξ»Ξ»Ξ¬ΟΟΞΏΞ½ΟΞ±ΞΉ ΟΞ± 4 MSB ΞΌΞ΅ ΟΞ± 4 LSB
0000af 7f80                      	andi r24 ,0xf0			; ΟΞΏΟ ΞΌΞ΅ ΟΞ·Ξ½ ΟΞ΅ΞΉΟΞ¬ ΟΞΏΟΟ Ξ±ΟΞΏΟΟΞ­Ξ»Ξ»ΞΏΞ½ΟΞ±ΞΉ
0000b0 0f89                      	add r24 ,r25
0000b1 bb82                      	out PORTD ,r24
0000b2 9a93                      	sbi PORTD ,PD3			; ΞΞ­ΞΏΟ ΟΞ±Ξ»ΞΌΟΟ Ξnable
0000b3 9893                      	cbi PORTD ,PD3
0000b4 9508                      	ret
                                 
                                 lcd_data:
0000b5 9a92                      	sbi PORTD ,PD2			; Ξ΅ΟΞΉΞ»ΞΏΞ³Ξ ΟΞΏΟ ΞΊΞ±ΟΞ±ΟΟΟΞΟΞ· Ξ΄Ξ΅Ξ΄ΞΏΞΌΞ­Ξ½ΟΞ½ (PD2=1)
0000b6 dfee                      	rcall write_2_nibbles	; Ξ±ΟΞΏΟΟΞΏΞ»Ξ ΟΞΏΟ byte
0000b7 e28b                      	ldi r24 ,43				; Ξ±Ξ½Ξ±ΞΌΞΏΞ½Ξ 43ΞΌsec ΞΌΞ­ΟΟΞΉ Ξ½Ξ± ΞΏΞ»ΞΏΞΊΞ»Ξ·ΟΟΞΈΞ΅Ξ― Ξ· Ξ»ΞΟΞ·
0000b8 e090                      	ldi r25 ,0				; ΟΟΞ½ Ξ΄Ξ΅Ξ΄ΞΏΞΌΞ­Ξ½ΟΞ½ Ξ±ΟΟ ΟΞΏΞ½ Ξ΅Ξ»Ξ΅Ξ³ΞΊΟΞ ΟΞ·Ο lcd
0000b9 d099                      	rcall wait_usec
0000ba 9508                      	ret
                                 
                                 lcd_command:
0000bb 9892                      	cbi PORTD ,PD2			; Ξ΅ΟΞΉΞ»ΞΏΞ³Ξ ΟΞΏΟ ΞΊΞ±ΟΞ±ΟΟΟΞ·ΟΞ Ξ΅Ξ½ΟΞΏΞ»ΟΞ½ (PD2=0)
0000bc dfe8                      	rcall write_2_nibbles	; Ξ±ΟΞΏΟΟΞΏΞ»Ξ ΟΞ·Ο Ξ΅Ξ½ΟΞΏΞ»ΞΟ ΞΊΞ±ΞΉ Ξ±Ξ½Ξ±ΞΌΞΏΞ½Ξ 39ΞΌsec
0000bd e287                      	ldi r24 ,39				; Ξ³ΞΉΞ± ΟΞ·Ξ½ ΞΏΞ»ΞΏΞΊΞ»ΞΟΟΟΞ· ΟΞ·Ο Ξ΅ΞΊΟΞ­Ξ»Ξ΅ΟΞ·Ο ΟΞ·Ο Ξ±ΟΟ ΟΞΏΞ½ Ξ΅Ξ»Ξ΅Ξ³ΞΊΟΞ ΟΞ·Ο lcd.
0000be e090                      	ldi r25 ,0				; Ξ£ΞΞ.: ΟΟΞ¬ΟΟΞΏΟΞ½ Ξ΄ΟΞΏ Ξ΅Ξ½ΟΞΏΞ»Ξ­Ο, ΞΏΞΉ clear display ΞΊΞ±ΞΉ return home,
0000bf d093                      	rcall wait_usec			; ΟΞΏΟ Ξ±ΟΞ±ΞΉΟΞΏΟΞ½ ΟΞ·ΞΌΞ±Ξ½ΟΞΉΞΊΞ¬ ΞΌΞ΅Ξ³Ξ±Ξ»ΟΟΞ΅ΟΞΏ ΟΟΞΏΞ½ΞΉΞΊΟ Ξ΄ΞΉΞ¬ΟΟΞ·ΞΌΞ±.
0000c0 9508                      	ret
                                 
                                 lcd_init:
0000c1 e288                      	ldi r24 ,40				; ΞΟΞ±Ξ½ ΞΏ Ξ΅Ξ»Ξ΅Ξ³ΞΊΟΞΟ ΟΞ·Ο lcd ΟΟΞΏΟΞΏΞ΄ΞΏΟΞ΅Ξ―ΟΞ±ΞΉ ΞΌΞ΅
0000c2 e090                      	ldi r25 ,0				; ΟΞ΅ΟΞΌΞ± Ξ΅ΞΊΟΞ΅Ξ»Ξ΅Ξ― ΟΞ·Ξ½ Ξ΄ΞΉΞΊΞ ΟΞΏΟ Ξ±ΟΟΞΉΞΊΞΏΟΞΏΞ―Ξ·ΟΞ·.
0000c3 d085                      	rcall wait_msec			; ΞΞ½Ξ±ΞΌΞΏΞ½Ξ 40 msec ΞΌΞ­ΟΟΞΉ Ξ±ΟΟΞ Ξ½Ξ± ΞΏΞ»ΞΏΞΊΞ»Ξ·ΟΟΞΈΞ΅Ξ―.
0000c4 e380                      	ldi r24 ,0x30			; Ξ΅Ξ½ΟΞΏΞ»Ξ ΞΌΞ΅ΟΞ¬Ξ²Ξ±ΟΞ·Ο ΟΞ΅ 8 bit mode
0000c5 bb82                      	out PORTD ,r24			; Ξ΅ΟΞ΅ΞΉΞ΄Ξ Ξ΄Ξ΅Ξ½ ΞΌΟΞΏΟΞΏΟΞΌΞ΅ Ξ½Ξ± Ξ΅Ξ―ΞΌΞ±ΟΟΞ΅ Ξ²Ξ­Ξ²Ξ±ΞΉΞΏΞΉ
0000c6 9a93                      	sbi PORTD ,PD3			; Ξ³ΞΉΞ± ΟΞ· Ξ΄ΞΉΞ±ΞΌΟΟΟΟΟΞ· Ξ΅ΞΉΟΟΞ΄ΞΏΟ ΟΞΏΟ Ξ΅Ξ»Ξ΅Ξ³ΞΊΟΞ
0000c7 9893                      	cbi PORTD ,PD3			; ΟΞ·Ο ΞΏΞΈΟΞ½Ξ·Ο, Ξ· Ξ΅Ξ½ΟΞΏΞ»Ξ Ξ±ΟΞΏΟΟΞ­Ξ»Ξ»Ξ΅ΟΞ±ΞΉ Ξ΄ΟΞΏ ΟΞΏΟΞ­Ο
0000c8 e287                      	ldi r24 ,39
0000c9 e090                      	ldi r25 ,0				; Ξ΅Ξ¬Ξ½ ΞΏ Ξ΅Ξ»Ξ΅Ξ³ΞΊΟΞΟ ΟΞ·Ο ΞΏΞΈΟΞ½Ξ·Ο Ξ²ΟΞ―ΟΞΊΞ΅ΟΞ±ΞΉ ΟΞ΅ 8-bit mode
0000ca d088                      	rcall wait_usec			; Ξ΄Ξ΅Ξ½ ΞΈΞ± ΟΟΞΌΞ²Ξ΅Ξ― ΟΞ―ΟΞΏΟΞ±, Ξ±Ξ»Ξ»Ξ¬ Ξ±Ξ½ ΞΏ Ξ΅Ξ»Ξ΅Ξ³ΞΊΟΞΟ Ξ­ΟΞ΅ΞΉ Ξ΄ΞΉΞ±ΞΌΟΟΟΟΟΞ·
                                 							; Ξ΅ΞΉΟΟΞ΄ΞΏΟ 4 bit ΞΈΞ± ΞΌΞ΅ΟΞ±Ξ²Ξ΅Ξ― ΟΞ΅ Ξ΄ΞΉΞ±ΞΌΟΟΟΟΟΞ· 8 bit
0000cb e380                      	ldi r24 ,0x30
0000cc bb82                      	out PORTD ,r24
0000cd 9a93                      	sbi PORTD ,PD3
0000ce 9893                      	cbi PORTD ,PD3
0000cf e287                      	ldi r24 ,39
0000d0 e090                      	ldi r25 ,0
0000d1 d081                      	rcall wait_usec
0000d2 e280                      	ldi r24 ,0x20			; Ξ±Ξ»Ξ»Ξ±Ξ³Ξ ΟΞ΅ 4-bit mode
0000d3 bb82                      	out PORTD ,r24
0000d4 9a93                      	sbi PORTD ,PD3
0000d5 9893                      	cbi PORTD ,PD3
0000d6 e287                      	ldi r24 ,39
0000d7 e090                      	ldi r25 ,0
0000d8 d07a                      	rcall wait_usec
0000d9 e288                      	ldi r24 ,0x28			; Ξ΅ΟΞΉΞ»ΞΏΞ³Ξ ΟΞ±ΟΞ±ΞΊΟΞΟΟΞ½ ΞΌΞ΅Ξ³Ξ­ΞΈΞΏΟΟ 5x8 ΞΊΞΏΟΞΊΞ―Ξ΄ΟΞ½
0000da dfe0                      	rcall lcd_command		; ΞΊΞ±ΞΉ Ξ΅ΞΌΟΞ¬Ξ½ΞΉΟΞ· Ξ΄ΟΞΏ Ξ³ΟΞ±ΞΌΞΌΟΞ½ ΟΟΞ·Ξ½ ΞΏΞΈΟΞ½Ξ·
0000db e08c                      	ldi r24 ,0x0c			; Ξ΅Ξ½Ξ΅ΟΞ³ΞΏΟΞΏΞ―Ξ·ΟΞ· ΟΞ·Ο ΞΏΞΈΟΞ½Ξ·Ο, Ξ±ΟΟΞΊΟΟΟΞ· ΟΞΏΟ ΞΊΞ­ΟΟΞΏΟΞ±
0000dc dfde                      	rcall lcd_command
0000dd e081                      	ldi r24 ,0x01			; ΞΊΞ±ΞΈΞ±ΟΞΉΟΞΌΟΟ ΟΞ·Ο ΞΏΞΈΟΞ½Ξ·Ο
0000de dfdc                      	rcall lcd_command
0000df ef8a                      	ldi r24 ,low(1530)
0000e0 e095                      	ldi r25 ,high(1530)
0000e1 d071                      	rcall wait_usec
0000e2 e086                      	ldi r24 ,0x06			; Ξ΅Ξ½Ξ΅ΟΞ³ΞΏΟΞΏΞ―Ξ·ΟΞ· Ξ±ΟΟΟΞΌΞ±ΟΞ·Ο Ξ±ΟΞΎΞ·ΟΞ·Ο ΞΊΞ±ΟΞ¬ 1 ΟΞ·Ο Ξ΄ΞΉΞ΅ΟΞΈΟΞ½ΟΞ·Ο
0000e3 dfd7                      	rcall lcd_command		; ΟΞΏΟ Ξ΅Ξ―Ξ½Ξ±ΞΉ Ξ±ΟΞΏΞΈΞ·ΞΊΞ΅ΟΞΌΞ­Ξ½Ξ· ΟΟΞΏΞ½ ΞΌΞ΅ΟΟΞ·ΟΞ Ξ΄ΞΉΞ΅ΟΞΈΟΞ½ΟΞ΅ΟΞ½ ΞΊΞ±ΞΉ
                                 							; Ξ±ΟΞ΅Ξ½Ξ΅ΟΞ³ΞΏΟΞΏΞ―Ξ·ΟΞ· ΟΞ·Ο ΞΏΞ»Ξ―ΟΞΈΞ·ΟΞ·Ο ΞΏΞ»ΟΞΊΞ»Ξ·ΟΞ·Ο ΟΞ·Ο ΞΏΞΈΟΞ½Ξ·Ο
0000e4 9508                      	ret
                                 ;;; Ξ€ΞΞΞΞ£ Ξ‘ΞΞ₯Ξ€ΞΞΞ©Ξ ΞΞΞΞΞΞ£ ;;;
                                 
                                 
                                 ;;; ΞΞ‘Ξ§Ξ Ξ‘ΞΞ₯Ξ€ΞΞΞ©Ξ Ξ ΞΞΞΞ€Ξ‘ΞΞΞΞΞΞΞ₯ ;;;
                                 scan_row:
0000e5 e098                      	ldi r25 ,0x08		; Ξ±ΟΟΞΉΞΊΞΏΟΞΏΞ―Ξ·ΟΞ· ΞΌΞ΅ β0000 1000β
                                 back_:
0000e6 0f99                      	lsl r25				; Ξ±ΟΞΉΟΟΞ΅ΟΞ ΞΏΞ»Ξ―ΟΞΈΞ·ΟΞ· ΟΞΏΟ β1β ΟΟΟΞ΅Ο ΞΈΞ­ΟΞ΅ΞΉΟ
0000e7 958a                      	dec r24				; ΟΟΞΏΟ Ξ΅Ξ―Ξ½Ξ±ΞΉ ΞΏ Ξ±ΟΞΉΞΈΞΌΟΟ ΟΞ·Ο Ξ³ΟΞ±ΞΌΞΌΞΟ
0000e8 f7e9                      	brne back_
0000e9 bb95                      	out PORTC, r25		; Ξ· Ξ±Ξ½ΟΞ―ΟΟΞΏΞΉΟΞ· Ξ³ΟΞ±ΞΌΞΌΞ ΟΞ―ΞΈΞ΅ΟΞ±ΞΉ ΟΟΞΏ Ξ»ΞΏΞ³ΞΉΞΊΟ β1β
0000ea 0000                      	nop
0000eb 0000                      	nop					; ΞΊΞ±ΞΈΟΟΟΞ­ΟΞ·ΟΞ· Ξ³ΞΉΞ± Ξ½Ξ± ΟΟΞΏΞ»Ξ¬Ξ²Ξ΅ΞΉ Ξ½Ξ± Ξ³Ξ―Ξ½Ξ΅ΞΉ Ξ· Ξ±Ξ»Ξ»Ξ±Ξ³Ξ ΞΊΞ±ΟΞ¬ΟΟΞ±ΟΞ·Ο
0000ec b383                      	in r24 ,PINC		; Ξ΅ΟΞΉΟΟΟΞ­ΟΞΏΟΞ½ ΞΏΞΉ ΞΈΞ­ΟΞ΅ΞΉΟ (ΟΟΞΞ»Ξ΅Ο) ΟΟΞ½ Ξ΄ΞΉΞ±ΞΊΞΏΟΟΟΞ½ ΟΞΏΟ Ξ΅Ξ―Ξ½Ξ±ΞΉ ΟΞΉΞ΅ΟΞΌΞ­Ξ½ΞΏΞΉ
0000ed 708f                      	andi r24, 0x0f		; Ξ±ΟΞΏΞΌΞΏΞ½ΟΞ½ΞΏΞ½ΟΞ±ΞΉ ΟΞ± 4 LSB ΟΟΞΏΟ ΟΞ± β1β Ξ΄Ξ΅Ξ―ΟΞ½ΞΏΟΞ½ ΟΞΏΟ Ξ΅Ξ―Ξ½Ξ±ΞΉ ΟΞ±ΟΞ·ΞΌΞ­Ξ½ΞΏΞΉ
0000ee 9508                      	ret					; ΞΏΞΉ Ξ΄ΞΉΞ±ΞΊΟΟΟΞ΅Ο.
                                 
                                 
                                 scan_keypad:
0000ef e081                      	ldi r24 ,0x01		; Ξ­Ξ»Ξ΅Ξ³ΞΎΞ΅ ΟΞ·Ξ½ ΟΟΟΟΞ· Ξ³ΟΞ±ΞΌΞΌΞ ΟΞΏΟ ΟΞ»Ξ·ΞΊΟΟΞΏΞ»ΞΏΞ³Ξ―ΞΏΟ
0000f0 dff4                      	rcall scan_row
0000f1 9582                      	swap r24			; Ξ±ΟΞΏΞΈΞΞΊΞ΅ΟΟΞ΅ ΟΞΏ Ξ±ΟΞΏΟΞ­Ξ»Ξ΅ΟΞΌΞ±
0000f2 2fb8                      	mov r27 ,r24		; ΟΟΞ± 4 msb ΟΞΏΟ r27
0000f3 e082                      	ldi r24 ,0x02		; Ξ­Ξ»Ξ΅Ξ³ΞΎΞ΅ ΟΞ· Ξ΄Ξ΅ΟΟΞ΅ΟΞ· Ξ³ΟΞ±ΞΌΞΌΞ ΟΞΏΟ ΟΞ»Ξ·ΞΊΟΟΞΏΞ»ΞΏΞ³Ξ―ΞΏΟ
0000f4 dff0                      	rcall scan_row
0000f5 0fb8                      	add r27 ,r24		; Ξ±ΟΞΏΞΈΞΞΊΞ΅ΟΟΞ΅ ΟΞΏ Ξ±ΟΞΏΟΞ­Ξ»Ξ΅ΟΞΌΞ± ΟΟΞ± 4 lsb ΟΞΏΟ r27
0000f6 e083                      	ldi r24 ,0x03		; Ξ­Ξ»Ξ΅Ξ³ΞΎΞ΅ ΟΞ·Ξ½ ΟΟΞ―ΟΞ· Ξ³ΟΞ±ΞΌΞΌΞ ΟΞΏΟ ΟΞ»Ξ·ΞΊΟΟΞΏΞ»ΞΏΞ³Ξ―ΞΏΟ
0000f7 dfed                      	rcall scan_row
0000f8 9582                      	swap r24			; Ξ±ΟΞΏΞΈΞΞΊΞ΅ΟΟΞ΅ ΟΞΏ Ξ±ΟΞΏΟΞ­Ξ»Ξ΅ΟΞΌΞ±
0000f9 2fa8                      	mov r26 ,r24		; ΟΟΞ± 4 msb ΟΞΏΟ r26
0000fa e084                      	ldi r24 ,0x04		; Ξ­Ξ»Ξ΅Ξ³ΞΎΞ΅ ΟΞ·Ξ½ ΟΞ­ΟΞ±ΟΟΞ· Ξ³ΟΞ±ΞΌΞΌΞ ΟΞΏΟ ΟΞ»Ξ·ΞΊΟΟΞΏΞ»ΞΏΞ³Ξ―ΞΏΟ
0000fb dfe9                      	rcall scan_row
0000fc 0fa8                      	add r26 ,r24		; Ξ±ΟΞΏΞΈΞΞΊΞ΅ΟΟΞ΅ ΟΞΏ Ξ±ΟΞΏΟΞ­Ξ»Ξ΅ΟΞΌΞ± ΟΟΞ± 4 lsb ΟΞΏΟ r26
0000fd 01cd                      	movw r24 ,r26		; ΞΌΞ΅ΟΞ­ΟΞ΅ΟΞ΅ ΟΞΏ Ξ±ΟΞΏΟΞ­Ξ»Ξ΅ΟΞΌΞ± ΟΟΞΏΟΟ ΞΊΞ±ΟΞ±ΟΟΟΞ·ΟΞ­Ο r25:r24
0000fe 9508                      	ret
                                 
                                 scan_keypad_rising_edge:
0000ff 2f68                      	mov r22 ,r24		; Ξ±ΟΞΏΞΈΞΞΊΞ΅ΟΟΞ΅ ΟΞΏ ΟΟΟΞ½ΞΏ ΟΟΞΉΞ½ΞΈΞ·ΟΞΉΟΞΌΞΏΟ ΟΟΞΏΞ½ r22
000100 dfee                      	rcall scan_keypad	; Ξ­Ξ»Ξ΅Ξ³ΞΎΞ΅ ΟΞΏ ΟΞ»Ξ·ΞΊΟΟΞΏΞ»ΟΞ³ΞΉΞΏ Ξ³ΞΉΞ± ΟΞΉΞ΅ΟΞΌΞ­Ξ½ΞΏΟΟ Ξ΄ΞΉΞ±ΞΊΟΟΟΞ΅Ο
000101 938f                      	push r24			; ΞΊΞ±ΞΉ Ξ±ΟΞΏΞΈΞΞΊΞ΅ΟΟΞ΅ ΟΞΏ Ξ±ΟΞΏΟΞ­Ξ»Ξ΅ΟΞΌΞ±
000102 939f                      	push r25
000103 2f86                      	mov r24 ,r22		; ΞΊΞ±ΞΈΟΟΟΞ­ΟΞ·ΟΞ΅ r22 ms (ΟΟΟΞΉΞΊΞ­Ο ΟΞΉΞΌΞ­Ο 10-20 msec ΟΞΏΟ ΞΊΞ±ΞΈΞΏΟΞ―ΞΆΞ΅ΟΞ±ΞΉ Ξ±ΟΟ ΟΞΏΞ½
000104 e090                      	ldi r25 ,0			; ΞΊΞ±ΟΞ±ΟΞΊΞ΅ΟΞ±ΟΟΞ ΟΞΏΟ ΟΞ»Ξ·ΞΊΟΟΞΏΞ»ΞΏΞ³Ξ―ΞΏΟ β ΟΟΞΏΞ½ΞΏΞ΄ΞΉΞ¬ΟΞΊΞ΅ΞΉΞ± ΟΟΞΉΞ½ΞΈΞ·ΟΞΉΟΞΌΟΞ½)
000105 d043                      	rcall wait_msec
000106 dfe8                      	rcall scan_keypad	; Ξ­Ξ»Ξ΅Ξ³ΞΎΞ΅ ΟΞΏ ΟΞ»Ξ·ΞΊΟΟΞΏΞ»ΟΞ³ΞΉΞΏ ΞΎΞ±Ξ½Ξ¬ ΞΊΞ±ΞΉ
000107 917f                      	pop r23				; Ξ±ΟΟΟΟΞΉΟΞ΅ ΟΟΞ± ΟΞ»ΞΞΊΟΟΞ± Ξ΅ΞΌΟΞ±Ξ½Ξ―ΞΆΞΏΟΞ½
000108 916f                      	pop r22				; ΟΟΞΉΞ½ΞΈΞ·ΟΞΉΟΞΌΟ
000109 2386                      	and r24 ,r22
00010a 2397                      	and r25 ,r23
00010b e6a0                      	ldi r26 ,low(_tmp_)	; ΟΟΟΟΟΟΞ΅ ΟΞ·Ξ½ ΞΊΞ±ΟΞ¬ΟΟΞ±ΟΞ· ΟΟΞ½ Ξ΄ΞΉΞ±ΞΊΞΏΟΟΟΞ½ ΟΟΞ·Ξ½
00010c e0b0                      	ldi r27 ,high(_tmp_) ; ΟΟΞΏΞ·Ξ³ΞΏΟΞΌΞ΅Ξ½Ξ· ΞΊΞ»ΞΟΞ· ΟΞ·Ο ΟΞΏΟΟΞ―Ξ½Ξ±Ο ΟΟΞΏΟΟ r27:r26
00010d 917d                      	ld r23 ,X+
00010e 916c                      	ld r22 ,X
00010f 938c                      	st X ,r24			; Ξ±ΟΞΏΞΈΞΞΊΞ΅ΟΟΞ΅ ΟΟΞ· RAM ΟΞ· Ξ½Ξ­Ξ± ΞΊΞ±ΟΞ¬ΟΟΞ±ΟΞ·
000110 939e                      	st -X ,r25			; ΟΟΞ½ Ξ΄ΞΉΞ±ΞΊΞΏΟΟΟΞ½
000111 9570                      	com r23
000112 9560                      	com r22				; Ξ²ΟΞ΅Ο ΟΞΏΟΟ Ξ΄ΞΉΞ±ΞΊΟΟΟΞ΅Ο ΟΞΏΟ Ξ­ΟΞΏΟΞ½ Β«ΞΌΟΞ»ΞΉΟΒ» ΟΞ±ΟΞ·ΞΈΞ΅Ξ―
000113 2386                      	and r24 ,r22
000114 2397                      	and r25 ,r23
000115 9508                      	ret
                                 
                                 keypad_to_ascii:		; Ξ»ΞΏΞ³ΞΉΞΊΟ β1β ΟΟΞΉΟ ΞΈΞ­ΟΞ΅ΞΉΟ ΟΞΏΟ ΞΊΞ±ΟΞ±ΟΟΟΞ·ΟΞ r26 Ξ΄Ξ·Ξ»ΟΞ½ΞΏΟΞ½
000116 01dc                      	movw r26 ,r24		; ΟΞ± ΟΞ±ΟΞ±ΞΊΞ¬ΟΟ ΟΟΞΌΞ²ΞΏΞ»Ξ± ΞΊΞ±ΞΉ Ξ±ΟΞΉΞΈΞΌΞΏΟΟ
000117 e28a                      	ldi r24 ,'*'
000118 fda0                      	sbrc r26 ,0
000119 9508                      	ret
00011a e380                      	ldi r24 ,'0'
00011b fda1                      	sbrc r26 ,1
00011c 9508                      	ret
00011d e283                      	ldi r24 ,'#'
00011e fda2                      	sbrc r26 ,2
00011f 9508                      	ret
000120 e484                      	ldi r24 ,'D'
000121 fda3                      	sbrc r26 ,3			; Ξ±Ξ½ Ξ΄Ξ΅Ξ½ Ξ΅Ξ―Ξ½Ξ±ΞΉ β1βΟΞ±ΟΞ±ΞΊΞ¬ΞΌΟΟΞ΅ΞΉ ΟΞ·Ξ½ ret, Ξ±Ξ»Ξ»ΞΉΟΟ (Ξ±Ξ½ Ξ΅Ξ―Ξ½Ξ±ΞΉ β1β)
000122 9508                      	ret					; Ξ΅ΟΞΉΟΟΟΞ­ΟΞ΅ΞΉ ΞΌΞ΅ ΟΞΏΞ½ ΞΊΞ±ΟΞ±ΟΟΟΞ·ΟΞ r24 ΟΞ·Ξ½ ASCII ΟΞΉΞΌΞ ΟΞΏΟ D.
000123 e387                      	ldi r24 ,'7'
000124 fda4                      	sbrc r26 ,4
000125 9508                      	ret
000126 e388                      	ldi r24 ,'8'
000127 fda5                      	sbrc r26 ,5
000128 9508                      	ret
000129 e389                      	ldi r24 ,'9'
00012a fda6                      	sbrc r26 ,6
00012b 9508                      	ret
00012c e483                      	ldi r24 ,'C'
00012d fda7                      	sbrc r26 ,7
00012e 9508                      	ret
00012f e384                      	ldi r24 ,'4'		; Ξ»ΞΏΞ³ΞΉΞΊΟ β1β ΟΟΞΉΟ ΞΈΞ­ΟΞ΅ΞΉΟ ΟΞΏΟ ΞΊΞ±ΟΞ±ΟΟΟΞ·ΟΞ r27 Ξ΄Ξ·Ξ»ΟΞ½ΞΏΟΞ½
000130 fdb0                      	sbrc r27 ,0			; ΟΞ± ΟΞ±ΟΞ±ΞΊΞ¬ΟΟ ΟΟΞΌΞ²ΞΏΞ»Ξ± ΞΊΞ±ΞΉ Ξ±ΟΞΉΞΈΞΌΞΏΟΟ
000131 9508                      	ret
000132 e385                      	ldi r24 ,'5'
000133 fdb1                      	sbrc r27 ,1
000134 9508                      	ret
000135 e386                      	ldi r24 ,'6'
000136 fdb2                      	sbrc r27 ,2
000137 9508                      	ret
000138 e482                      	ldi r24 ,'B'
000139 fdb3                      	sbrc r27 ,3
00013a 9508                      	ret
00013b e381                      	ldi r24 ,'1'
00013c fdb4                      	sbrc r27 ,4
00013d 9508                      	ret
00013e e382                      	ldi r24 ,'2'
00013f fdb5                      	sbrc r27 ,5
000140 9508                      	ret
000141 e383                      	ldi r24 ,'3'
000142 fdb6                      	sbrc r27 ,6
000143 9508                      	ret
000144 e481                      	ldi r24 ,'A'
000145 fdb7                      	sbrc r27 ,7
000146 9508                      	ret
000147 2788                      	clr r24
000148 9508                      	ret
                                 ;;; Ξ€ΞΞΞΞ£ Ξ‘ΞΞ₯Ξ€ΞΞΞ©Ξ Ξ ΞΞΞΞ€Ξ‘ΞΞΞΞΞΞΞ₯ ;;;
                                 
                                 
                                 ;;; ΞΞ‘Ξ§Ξ Ξ‘ΞΞ₯Ξ€ΞΞΞ©Ξ Ξ§Ξ‘ΞΞΞΞΞΞΞ₯Ξ£Ξ€ΞΞ‘ΞΞ£ΞΞ£ ;;;
                                 ;;Ξ ΟΞΏΞΊΞ±Ξ»Ξ΅Ξ― ΞΊΞ±ΞΈΟΟΟΞ­ΟΞ·ΟΞ· r25:r24 msec.
                                 wait_msec:
000149 938f                      	push r24				; 2 ΞΊΟΞΊΞ»ΞΏΞΉ (0.250 ΞΌsec)
00014a 939f                      	push r25				; 2 ΞΊΟΞΊΞ»ΞΏΞΉ
00014b ee86                      	ldi r24 , low(998)		; ΟΟΟΟΟΟΞ΅ ΟΞΏΞ½ ΞΊΞ±ΟΞ±Ο. r25:r24 ΞΌΞ΅ 998 (1 ΞΊΟΞΊΞ»ΞΏΟ - 0.125 ΞΌsec)
00014c e093                      	ldi r25 , high(998)		; 1 ΞΊΟΞΊΞ»ΞΏΟ (0.125 ΞΌsec)
00014d d005                      	rcall wait_usec			; 3 ΞΊΟΞΊΞ»ΞΏΞΉ (0.375 ΞΌsec), ΟΟΞΏΞΊΞ±Ξ»Ξ΅Ξ― ΟΟΞ½ΞΏΞ»ΞΉΞΊΞ¬ ΞΊΞ±ΞΈΟΟΟΞ­ΟΞ·ΟΞ· 998.375 ΞΌsec
00014e 919f                      	pop r25					; 2 ΞΊΟΞΊΞ»ΞΏΞΉ (0.250 ΞΌsec)
00014f 918f                      	pop r24					; 2 ΞΊΟΞΊΞ»ΞΏΞΉ
000150 9701                      	sbiw r24 , 1			; 2 ΞΊΟΞΊΞ»ΞΏΞΉ
000151 f7b9                      	brne wait_msec			; 1 Ξ 2 ΞΊΟΞΊΞ»ΞΏΞΉ (0.125 Ξ 0.250 ΞΌsec)
000152 9508                      	ret						; 4 ΞΊΟΞΊΞ»ΞΏΞΉ (0.500 ΞΌsec)
                                 
                                 ;;Ξ ΟΞΏΞΊΞ±Ξ»Ξ΅Ξ― ΞΊΞ±ΞΈΟΟΟΞ­ΟΞ·ΟΞ· r25:r24 ΞΌsec.
                                 wait_usec:
000153 9701                      	sbiw r24 ,1				; 2 ΞΊΟΞΊΞ»ΞΏΞΉ (0.250 ΞΌsec)
000154 0000                      	nop								; 1 ΞΊΟΞΊΞ»ΞΏΟ (0.125 ΞΌsec)
000155 0000                      	nop								; 1 ΞΊΟΞΊΞ»ΞΏΟ (0.125 ΞΌsec)
000156 0000                      	nop								; 1 ΞΊΟΞΊΞ»ΞΏΟ (0.125 ΞΌsec)
000157 0000                      	nop								; 1 ΞΊΟΞΊΞ»ΞΏΟ (0.125 ΞΌsec)
000158 f7d1                      	brne wait_usec		; 1 Ξ 2 ΞΊΟΞΊΞ»ΞΏΞΉ (0.125 Ξ 0.250 ΞΌsec)
000159 9508                      	ret								; 4 ΞΊΟΞΊΞ»ΞΏΞΉ (0.500 ΞΌsec)
                                 ;;; Ξ€ΞΞΞΞ£ Ξ‘ΞΞ₯Ξ€ΞΞΞ©Ξ Ξ§Ξ‘ΞΞΞΞΞΞΞ₯Ξ£Ξ€ΞΞ‘ΞΞ£ΞΞ£ ;;;


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega16" register use summary:
x  :   6 y  :   0 z  :   0 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  32 r17:   4 r18:   0 r19:   0 r20:   0 
r21:   0 r22:   7 r23:   5 r24: 118 r25:  29 r26:  14 r27:  12 r28:   0 
r29:   0 r30:   0 r31:   0 
Registers used: 9 out of 35 (25.7%)

"ATmega16" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   4 adiw  :   0 and   :   4 
andi  :   4 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   5 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   6 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :   6 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   1 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   4 cp    :   0 cpc   :   0 
cpi   :   8 cpse  :   0 dec   :   1 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   4 inc   :   0 jmp   :   0 
ld    :   2 ldd   :   0 ldi   : 104 lds   :   0 lpm   :   0 lsl   :   1 
lsr   :   0 mov   :   4 movw  :   2 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   6 or    :   0 ori   :   0 out   :  19 pop   :  10 
push  :  10 rcall :  63 ret   :  26 reti  :   1 rjmp  :   4 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   6 sbic  :   0 sbis  :   0 
sbiw  :   2 sbr   :   0 sbrc  :  16 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   4 std   :   0 sts   :   0 
sub   :   0 subi  :   0 swap  :   3 tst   :   0 wdr   :   0 
Instructions used: 30 out of 113 (26.5%)

"ATmega16" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0002b4    662      0    662   16384   4.0%
[.dseg] 0x000060 0x000062      0      2      2    1024   0.2%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 0 warnings
