// Seed: 1541226477
module module_0 (
    input wor id_0,
    input wor id_1,
    output wire id_2,
    input supply0 id_3
    , id_6,
    output tri0 id_4
);
  wire id_7;
  specify
    (id_8 *> id_9) = (id_9  : -1'b0 : id_1, 1  : id_3  : 1);
    (id_10 => id_11) = 1;
  endspecify
  assign id_9 = id_7;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    output tri0 id_2,
    output tri id_3,
    output tri0 id_4,
    output wand id_5,
    output tri id_6,
    output wire id_7,
    output supply0 id_8
    , id_19,
    output tri id_9,
    input tri0 id_10,
    output tri id_11,
    output wor id_12,
    output wand id_13,
    output tri1 id_14,
    output supply1 id_15,
    input wire id_16,
    output tri id_17
);
  wire id_20;
  assign id_15 = id_20;
  module_0 modCall_1 (
      id_10,
      id_1,
      id_6,
      id_1,
      id_6
  );
  assign modCall_1.id_9 = 0;
endmodule
