Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jun 26 10:18:29 2024
| Host         : hjalte-x1gen6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LC3Zybo_top_timing_summary_routed.rpt -pb LC3Zybo_top_timing_summary_routed.pb -rpx LC3Zybo_top_timing_summary_routed.rpx -warn_on_violation
| Design       : LC3Zybo_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 48 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/DRCK (HIGH)

 There are 127 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/TCK (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/UPDATE (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/BSCANE2_inst/DRCK (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/BSCANE2_inst/UPDATE (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 303 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.379        0.000                      0                 4029        0.128        0.000                      0                 4029        2.000        0.000                       0                  1914  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
sys_clk_pin                    {0.000 4.000}        8.000           125.000         
  Inst_clk_generator/CLKFBOUT  {0.000 4.000}        8.000           125.000         
  clk                          {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                      2.000        0.000                       0                     1  
  Inst_clk_generator/CLKFBOUT                                                                                                                                                    6.751        0.000                       0                     2  
  clk                                6.379        0.000                      0                 3596        0.128        0.000                      0                 3596        9.020        0.000                       0                  1911  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     13.874        0.000                      0                  433        0.444        0.000                      0                  433  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Inst_clk_generator/CLKFBOUT
  To Clock:  Inst_clk_generator/CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Inst_clk_generator/CLKFBOUT
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.379ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/ram_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/psr_0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.361ns  (logic 4.795ns (35.887%)  route 8.566ns (64.113%))
  Logic Levels:           11  (LUT4=1 LUT5=3 LUT6=5 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 25.862 - 20.000 ) 
    Source Clock Delay      (SCD):    6.443ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.702     6.443    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X1Y10         RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     9.315 r  Inst_student_code/Inst_lc3_computer/ram_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.380    Inst_student_code/Inst_lc3_computer/ram_reg_0_3_n_1
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.805 r  Inst_student_code/Inst_lc3_computer/ram_reg_1_3/DOBDO[0]
                         net (fo=3, routed)           3.261    13.066    Inst_student_code/Inst_lc3_computer/uart_unit/fifo_rx_unit/data_in0[3]
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.124    13.190 r  Inst_student_code/Inst_lc3_computer/uart_unit/fifo_rx_unit/lc3_1_i_33/O
                         net (fo=1, routed)           0.503    13.693    Inst_student_code/Inst_lc3_computer/uart_unit/fifo_rx_unit/lc3_1_i_33_n_0
    SLICE_X12Y8          LUT5 (Prop_lut5_I3_O)        0.124    13.817 r  Inst_student_code/Inst_lc3_computer/uart_unit/fifo_rx_unit/lc3_1_i_16/O
                         net (fo=18, routed)          1.083    14.900    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/data_in[3]
    SLICE_X12Y8          LUT6 (Prop_lut6_I3_O)        0.124    15.024 f  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]<14>1/O
                         net (fo=1, routed)           0.445    15.469    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1][14]
    SLICE_X12Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.593 f  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]<14>3/O
                         net (fo=4, routed)           1.057    16.650    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]
    SLICE_X23Y17         LUT5 (Prop_lut5_I3_O)        0.124    16.774 f  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n083311/O
                         net (fo=7, routed)           0.764    17.537    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n0833_mmx_out1
    SLICE_X28Y19         LUT4 (Prop_lut4_I1_O)        0.124    17.661 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4109/O
                         net (fo=1, routed)           0.493    18.155    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4109
    SLICE_X28Y19         LUT6 (Prop_lut6_I2_O)        0.124    18.279 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n1985<14>3_SW2_F/O
                         net (fo=1, routed)           0.000    18.279    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/N490
    SLICE_X28Y19         MUXF7 (Prop_muxf7_I0_O)      0.209    18.488 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n1985<14>3_SW2/O
                         net (fo=1, routed)           0.451    18.939    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/N107
    SLICE_X26Y18         LUT6 (Prop_lut6_I3_O)        0.297    19.236 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41011/O
                         net (fo=1, routed)           0.444    19.680    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41011
    SLICE_X26Y18         LUT6 (Prop_lut6_I5_O)        0.124    19.804 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41015/O
                         net (fo=1, routed)           0.000    19.804    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[2]_GND_5_o_Mux_329_o
    SLICE_X26Y18         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/psr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.492    25.862    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X26Y18         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/psr_0/C
                         clock pessimism              0.371    26.233    
                         clock uncertainty           -0.079    26.154    
    SLICE_X26Y18         FDRE (Setup_fdre_C_D)        0.029    26.183    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/psr_0
  -------------------------------------------------------------------
                         required time                         26.183    
                         arrival time                         -19.804    
  -------------------------------------------------------------------
                         slack                                  6.379    

Slack (MET) :             6.570ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/ram_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/psr_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.174ns  (logic 4.413ns (33.498%)  route 8.761ns (66.502%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=5 RAMB36E1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.864ns = ( 25.864 - 20.000 ) 
    Source Clock Delay      (SCD):    6.443ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.702     6.443    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X1Y10         RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     9.315 r  Inst_student_code/Inst_lc3_computer/ram_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.380    Inst_student_code/Inst_lc3_computer/ram_reg_0_3_n_1
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.805 f  Inst_student_code/Inst_lc3_computer/ram_reg_1_3/DOBDO[0]
                         net (fo=3, routed)           3.261    13.066    Inst_student_code/Inst_lc3_computer/uart_unit/fifo_rx_unit/data_in0[3]
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.124    13.190 f  Inst_student_code/Inst_lc3_computer/uart_unit/fifo_rx_unit/lc3_1_i_33/O
                         net (fo=1, routed)           0.503    13.693    Inst_student_code/Inst_lc3_computer/uart_unit/fifo_rx_unit/lc3_1_i_33_n_0
    SLICE_X12Y8          LUT5 (Prop_lut5_I3_O)        0.124    13.817 f  Inst_student_code/Inst_lc3_computer/uart_unit/fifo_rx_unit/lc3_1_i_16/O
                         net (fo=18, routed)          1.083    14.900    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/data_in[3]
    SLICE_X12Y8          LUT6 (Prop_lut6_I3_O)        0.124    15.024 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]<14>1/O
                         net (fo=1, routed)           0.445    15.469    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1][14]
    SLICE_X12Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.593 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]<14>3/O
                         net (fo=4, routed)           1.058    16.651    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]
    SLICE_X23Y17         LUT5 (Prop_lut5_I2_O)        0.124    16.775 f  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n08331/O
                         net (fo=4, routed)           0.727    17.501    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n0833_mmx_out
    SLICE_X28Y18         LUT4 (Prop_lut4_I1_O)        0.124    17.625 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o458/O
                         net (fo=1, routed)           0.670    18.295    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o459
    SLICE_X28Y18         LUT6 (Prop_lut6_I2_O)        0.124    18.419 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/_n1985<14>3_SW6/O
                         net (fo=1, routed)           0.452    18.871    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/N113
    SLICE_X28Y18         LUT6 (Prop_lut6_I3_O)        0.124    18.995 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4517/O
                         net (fo=1, routed)           0.497    19.493    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4515
    SLICE_X26Y17         LUT6 (Prop_lut6_I5_O)        0.124    19.617 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4521/O
                         net (fo=1, routed)           0.000    19.617    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[2]_GND_5_o_Mux_328_o
    SLICE_X26Y17         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/psr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.494    25.864    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X26Y17         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/psr_1/C
                         clock pessimism              0.371    26.235    
                         clock uncertainty           -0.079    26.156    
    SLICE_X26Y17         FDRE (Setup_fdre_C_D)        0.031    26.187    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/psr_1
  -------------------------------------------------------------------
                         required time                         26.187    
                         arrival time                         -19.617    
  -------------------------------------------------------------------
                         slack                                  6.570    

Slack (MET) :             8.116ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/ram_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_7_5/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.735ns  (logic 4.041ns (34.435%)  route 7.694ns (65.565%))
  Logic Levels:           7  (LUT5=2 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.873ns = ( 25.873 - 20.000 ) 
    Source Clock Delay      (SCD):    6.458ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.717     6.458    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X1Y8          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     9.330 r  Inst_student_code/Inst_lc3_computer/ram_reg_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.395    Inst_student_code/Inst_lc3_computer/ram_reg_0_5_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.820 r  Inst_student_code/Inst_lc3_computer/ram_reg_1_5/DOBDO[0]
                         net (fo=3, routed)           2.605    12.425    Inst_student_code/Inst_lc3_computer/uart_unit/fifo_rx_unit/data_in0[5]
    SLICE_X12Y7          LUT6 (Prop_lut6_I0_O)        0.124    12.549 r  Inst_student_code/Inst_lc3_computer/uart_unit/fifo_rx_unit/lc3_1_i_29/O
                         net (fo=1, routed)           0.689    13.239    Inst_student_code/Inst_lc3_computer/uart_unit/fifo_rx_unit/lc3_1_i_29_n_0
    SLICE_X12Y7          LUT5 (Prop_lut5_I3_O)        0.124    13.363 r  Inst_student_code/Inst_lc3_computer/uart_unit/fifo_rx_unit/lc3_1_i_14/O
                         net (fo=18, routed)          2.104    15.467    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/data_in[5]
    SLICE_X30Y5          LUT5 (Prop_lut5_I4_O)        0.124    15.591 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414512/O
                         net (fo=1, routed)           0.680    16.271    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414511
    SLICE_X30Y5          LUT6 (Prop_lut6_I5_O)        0.124    16.395 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414513/O
                         net (fo=1, routed)           0.670    17.065    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414512
    SLICE_X30Y5          LUT6 (Prop_lut6_I2_O)        0.124    17.189 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414515/O
                         net (fo=1, routed)           0.880    18.069    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414514
    SLICE_X35Y6          LUT6 (Prop_lut6_I2_O)        0.124    18.193 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4145111/O
                         net (fo=1, routed)           0.000    18.193    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_337_OUT[5]
    SLICE_X35Y6          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_7_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.503    25.873    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X35Y6          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_7_5/C
                         clock pessimism              0.485    26.358    
                         clock uncertainty           -0.079    26.279    
    SLICE_X35Y6          FDRE (Setup_fdre_C_D)        0.029    26.308    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_7_5
  -------------------------------------------------------------------
                         required time                         26.308    
                         arrival time                         -18.193    
  -------------------------------------------------------------------
                         slack                                  8.116    

Slack (MET) :             8.270ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_3/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.526ns  (logic 5.180ns (44.943%)  route 6.346ns (55.057%))
  Logic Levels:           6  (DSP48E1=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.874ns = ( 25.874 - 20.000 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.673     6.413    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X22Y1          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.456     6.869 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_3/Q
                         net (fo=5, routed)           1.460     8.329    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0[3]
    SLICE_X21Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.453 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_49/O
                         net (fo=1, routed)           0.000     8.453    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_49
    SLICE_X21Y4          MUXF7 (Prop_muxf7_I0_O)      0.212     8.665 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_8/O
                         net (fo=39, routed)          1.732    10.397    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[3]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[0])
                                                      4.016    14.413 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[0]
                         net (fo=2, routed)           0.774    15.188    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[0]
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    15.312 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413251/O
                         net (fo=3, routed)           1.753    17.065    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413251
    SLICE_X18Y4          LUT6 (Prop_lut6_I5_O)        0.124    17.189 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41054/O
                         net (fo=6, routed)           0.626    17.815    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41054
    SLICE_X19Y1          LUT6 (Prop_lut6_I5_O)        0.124    17.939 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o49807/O
                         net (fo=1, routed)           0.000    17.939    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_335_OUT[0]
    SLICE_X19Y1          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.504    25.874    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X19Y1          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_0/C
                         clock pessimism              0.385    26.259    
                         clock uncertainty           -0.079    26.180    
    SLICE_X19Y1          FDRE (Setup_fdre_C_D)        0.029    26.209    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_0
  -------------------------------------------------------------------
                         required time                         26.209    
                         arrival time                         -17.939    
  -------------------------------------------------------------------
                         slack                                  8.270    

Slack (MET) :             8.322ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_6_15/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_4/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.478ns  (logic 5.123ns (44.634%)  route 6.355ns (55.366%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.873ns = ( 25.873 - 20.000 ) 
    Source Clock Delay      (SCD):    6.408ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.668     6.408    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X16Y17         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_6_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDRE (Prop_fdre_C_Q)         0.518     6.926 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_6_15/Q
                         net (fo=5, routed)           1.124     8.050    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_6[15]
    SLICE_X15Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.174 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_36/O
                         net (fo=1, routed)           0.000     8.174    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_36
    SLICE_X15Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     8.391 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          1.994    10.385    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[15]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[24]_P[4])
                                                      4.016    14.401 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[4]
                         net (fo=2, routed)           1.413    15.814    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[4]
    SLICE_X37Y15         LUT6 (Prop_lut6_I5_O)        0.124    15.938 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414351/O
                         net (fo=8, routed)           1.824    17.762    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414351
    SLICE_X29Y1          LUT6 (Prop_lut6_I5_O)        0.124    17.886 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o410898/O
                         net (fo=1, routed)           0.000    17.886    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_335_OUT[4]
    SLICE_X29Y1          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.503    25.873    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X29Y1          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_4/C
                         clock pessimism              0.385    26.258    
                         clock uncertainty           -0.079    26.179    
    SLICE_X29Y1          FDRE (Setup_fdre_C_D)        0.029    26.208    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_4
  -------------------------------------------------------------------
                         required time                         26.208    
                         arrival time                         -17.886    
  -------------------------------------------------------------------
                         slack                                  8.322    

Slack (MET) :             8.322ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_6_15/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_3/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.473ns  (logic 5.123ns (44.651%)  route 6.350ns (55.349%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.869ns = ( 25.869 - 20.000 ) 
    Source Clock Delay      (SCD):    6.408ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.668     6.408    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X16Y17         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_6_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDRE (Prop_fdre_C_Q)         0.518     6.926 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_6_15/Q
                         net (fo=5, routed)           1.124     8.050    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_6[15]
    SLICE_X15Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.174 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_36/O
                         net (fo=1, routed)           0.000     8.174    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_36
    SLICE_X15Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     8.391 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          1.994    10.385    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[15]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[24]_P[3])
                                                      4.016    14.401 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[3]
                         net (fo=2, routed)           1.019    15.419    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[3]
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    15.543 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414241/O
                         net (fo=8, routed)           2.214    17.758    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414241
    SLICE_X22Y1          LUT6 (Prop_lut6_I5_O)        0.124    17.882 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o42037/O
                         net (fo=1, routed)           0.000    17.882    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_330_OUT[3]
    SLICE_X22Y1          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.499    25.869    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X22Y1          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_3/C
                         clock pessimism              0.385    26.254    
                         clock uncertainty           -0.079    26.175    
    SLICE_X22Y1          FDRE (Setup_fdre_C_D)        0.029    26.204    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_3
  -------------------------------------------------------------------
                         required time                         26.204    
                         arrival time                         -17.882    
  -------------------------------------------------------------------
                         slack                                  8.322    

Slack (MET) :             8.322ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_6_15/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_3/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.473ns  (logic 5.123ns (44.651%)  route 6.350ns (55.349%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.869ns = ( 25.869 - 20.000 ) 
    Source Clock Delay      (SCD):    6.408ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.668     6.408    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X16Y17         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_6_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDRE (Prop_fdre_C_Q)         0.518     6.926 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_6_15/Q
                         net (fo=5, routed)           1.124     8.050    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_6[15]
    SLICE_X15Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.174 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_36/O
                         net (fo=1, routed)           0.000     8.174    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_36
    SLICE_X15Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     8.391 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          1.994    10.385    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[15]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[24]_P[3])
                                                      4.016    14.401 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[3]
                         net (fo=2, routed)           1.019    15.419    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[3]
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    15.543 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414241/O
                         net (fo=8, routed)           2.214    17.758    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414241
    SLICE_X23Y1          LUT6 (Prop_lut6_I5_O)        0.124    17.882 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o410788/O
                         net (fo=1, routed)           0.000    17.882    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_335_OUT[3]
    SLICE_X23Y1          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.499    25.869    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X23Y1          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_3/C
                         clock pessimism              0.385    26.254    
                         clock uncertainty           -0.079    26.175    
    SLICE_X23Y1          FDRE (Setup_fdre_C_D)        0.029    26.204    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_5_3
  -------------------------------------------------------------------
                         required time                         26.204    
                         arrival time                         -17.882    
  -------------------------------------------------------------------
                         slack                                  8.322    

Slack (MET) :             8.323ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_3/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_3_3/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.472ns  (logic 5.056ns (44.074%)  route 6.416ns (55.926%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.873ns = ( 25.873 - 20.000 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.673     6.413    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X22Y1          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.456     6.869 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_3/Q
                         net (fo=5, routed)           1.460     8.329    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0[3]
    SLICE_X21Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.453 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_49/O
                         net (fo=1, routed)           0.000     8.453    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_49
    SLICE_X21Y4          MUXF7 (Prop_muxf7_I0_O)      0.212     8.665 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_8/O
                         net (fo=39, routed)          1.732    10.397    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[3]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[3])
                                                      4.016    14.413 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[3]
                         net (fo=2, routed)           1.019    15.432    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[3]
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    15.556 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414241/O
                         net (fo=8, routed)           2.205    17.761    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o414241
    SLICE_X21Y0          LUT6 (Prop_lut6_I5_O)        0.124    17.885 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o47287/O
                         net (fo=1, routed)           0.000    17.885    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_333_OUT[3]
    SLICE_X21Y0          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_3_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.503    25.873    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X21Y0          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_3_3/C
                         clock pessimism              0.385    26.258    
                         clock uncertainty           -0.079    26.179    
    SLICE_X21Y0          FDRE (Setup_fdre_C_D)        0.029    26.208    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_3_3
  -------------------------------------------------------------------
                         required time                         26.208    
                         arrival time                         -17.885    
  -------------------------------------------------------------------
                         slack                                  8.323    

Slack (MET) :             8.418ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_3/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_3_0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.377ns  (logic 5.180ns (45.529%)  route 6.197ns (54.471%))
  Logic Levels:           6  (DSP48E1=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.874ns = ( 25.874 - 20.000 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.673     6.413    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X22Y1          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.456     6.869 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_3/Q
                         net (fo=5, routed)           1.460     8.329    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0[3]
    SLICE_X21Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.453 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_49/O
                         net (fo=1, routed)           0.000     8.453    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_49
    SLICE_X21Y4          MUXF7 (Prop_muxf7_I0_O)      0.212     8.665 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_8/O
                         net (fo=39, routed)          1.732    10.397    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[3]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[0])
                                                      4.016    14.413 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[0]
                         net (fo=2, routed)           0.774    15.188    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[0]
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    15.312 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413251/O
                         net (fo=3, routed)           1.753    17.065    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413251
    SLICE_X18Y4          LUT6 (Prop_lut6_I5_O)        0.124    17.189 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41054/O
                         net (fo=6, routed)           0.478    17.667    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41054
    SLICE_X18Y1          LUT6 (Prop_lut6_I5_O)        0.124    17.791 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o46307/O
                         net (fo=1, routed)           0.000    17.791    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_333_OUT[0]
    SLICE_X18Y1          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_3_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.504    25.874    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X18Y1          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_3_0/C
                         clock pessimism              0.385    26.259    
                         clock uncertainty           -0.079    26.180    
    SLICE_X18Y1          FDRE (Setup_fdre_C_D)        0.029    26.209    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_3_0
  -------------------------------------------------------------------
                         required time                         26.209    
                         arrival time                         -17.791    
  -------------------------------------------------------------------
                         slack                                  8.418    

Slack (MET) :             8.426ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_3/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_2_0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.372ns  (logic 5.180ns (45.552%)  route 6.192ns (54.448%))
  Logic Levels:           6  (DSP48E1=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.874ns = ( 25.874 - 20.000 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.673     6.413    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X22Y1          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.456     6.869 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0_3/Q
                         net (fo=5, routed)           1.460     8.329    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_0[3]
    SLICE_X21Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.453 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_49/O
                         net (fo=1, routed)           0.000     8.453    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_49
    SLICE_X21Y4          MUXF7 (Prop_muxf7_I0_O)      0.212     8.665 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_divider_divisor_2_f7_8/O
                         net (fo=39, routed)          1.732    10.397    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/divider_divisor[3]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[0])
                                                      4.016    14.413 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmult_n0620/P[0]
                         net (fo=2, routed)           0.774    15.188    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/n0620[0]
    SLICE_X32Y16         LUT6 (Prop_lut6_I5_O)        0.124    15.312 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413251/O
                         net (fo=3, routed)           1.753    17.065    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413251
    SLICE_X18Y4          LUT6 (Prop_lut6_I5_O)        0.124    17.189 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41054/O
                         net (fo=6, routed)           0.472    17.661    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41054
    SLICE_X19Y2          LUT6 (Prop_lut6_I5_O)        0.124    17.785 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o44557/O
                         net (fo=1, routed)           0.000    17.785    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_332_OUT[0]
    SLICE_X19Y2          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_2_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.504    25.874    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X19Y2          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_2_0/C
                         clock pessimism              0.385    26.259    
                         clock uncertainty           -0.079    26.180    
    SLICE_X19Y2          FDRE (Setup_fdre_C_D)        0.031    26.211    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/reg_2_0
  -------------------------------------------------------------------
                         required time                         26.211    
                         arrival time                         -17.785    
  -------------------------------------------------------------------
                         slack                                  8.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/tmp_addr_reg_14/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_14/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.231ns (45.036%)  route 0.282ns (54.964%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.559     1.831    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X23Y12         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/tmp_addr_reg_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.141     1.972 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/tmp_addr_reg_14/Q
                         net (fo=10, routed)          0.228     2.200    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/tmp_addr_reg[14]
    SLICE_X20Y12         LUT6 (Prop_lut6_I5_O)        0.045     2.245 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4401/O
                         net (fo=1, routed)           0.054     2.299    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o440
    SLICE_X20Y12         LUT5 (Prop_lut5_I0_O)        0.045     2.344 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4405/O
                         net (fo=1, routed)           0.000     2.344    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/state[3]_X_5_o_wide_mux_319_OUT[14]
    SLICE_X20Y12         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.828     2.382    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X20Y12         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_14/C
                         clock pessimism             -0.287     2.095    
    SLICE_X20Y12         FDRE (Hold_fdre_C_D)         0.121     2.216    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_14
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/div_wait_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/div_wait_4/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.563     1.835    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X11Y16         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/div_wait_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/div_wait_1/Q
                         net (fo=5, routed)           0.099     2.074    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/div_wait[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I3_O)        0.045     2.119 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mcount_div_wait_xor<4>11/O
                         net (fo=1, routed)           0.000     2.119    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/Mcount_div_wait4
    SLICE_X10Y16         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/div_wait_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.829     2.383    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X10Y16         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/div_wait_4/C
                         clock pessimism             -0.535     1.848    
    SLICE_X10Y16         FDRE (Hold_fdre_C_D)         0.121     1.969    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/div_wait_4
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000004f5/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000501/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.088%)  route 0.120ns (45.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.585     1.857    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X39Y18         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000004f5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141     1.998 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000004f5/Q
                         net (fo=1, routed)           0.120     2.117    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_sig000006ab
    SLICE_X40Y18         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000501/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.854     2.408    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X40Y18         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000501/C
                         clock pessimism             -0.515     1.893    
    SLICE_X40Y18         FDRE (Hold_fdre_C_D)         0.072     1.965    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000501
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000016e/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000015e/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.253%)  route 0.129ns (47.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.555     1.827    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X27Y21         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000016e/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y21         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000016e/Q
                         net (fo=2, routed)           0.129     2.097    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_sig000001e8
    SLICE_X29Y21         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000015e/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.821     2.375    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X29Y21         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000015e/C
                         clock pessimism             -0.515     1.860    
    SLICE_X29Y21         FDRE (Hold_fdre_C_D)         0.076     1.936    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000015e
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000000bf/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000000af/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.940%)  route 0.130ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.585     1.857    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X40Y20         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000000bf/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141     1.998 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000000bf/Q
                         net (fo=2, routed)           0.130     2.128    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_sig00000139
    SLICE_X39Y20         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000000af/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.850     2.404    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X39Y20         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000000af/C
                         clock pessimism             -0.515     1.889    
    SLICE_X39Y20         FDRE (Hold_fdre_C_D)         0.076     1.965    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000000af
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_5/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/ram_reg_0_6/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.164ns (24.996%)  route 0.492ns (75.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.561     1.833    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X20Y8          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y8          FDRE (Prop_fdre_C_Q)         0.164     1.997 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_5/Q
                         net (fo=68, routed)          0.492     2.489    Inst_student_code/Inst_lc3_computer/address[5]
    RAMB36_X1Y2          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_6/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.873     2.427    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X1Y2          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_6/CLKBWRCLK
                         clock pessimism             -0.287     2.141    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.324    Inst_student_code/Inst_lc3_computer/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_5/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/ram_reg_0_6/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.164ns (24.996%)  route 0.492ns (75.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.561     1.833    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X20Y8          FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y8          FDRE (Prop_fdre_C_Q)         0.164     1.997 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/addr_5/Q
                         net (fo=68, routed)          0.492     2.489    Inst_student_code/Inst_lc3_computer/address[5]
    RAMB36_X1Y2          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_6/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.870     2.424    Inst_student_code/Inst_lc3_computer/clk
    RAMB36_X1Y2          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/ram_reg_0_6/CLKARDCLK
                         clock pessimism             -0.287     2.138    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.321    Inst_student_code/Inst_lc3_computer/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000010d/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000000fd/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.028%)  route 0.078ns (37.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.579     1.851    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X36Y25         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000010d/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.128     1.979 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000010d/Q
                         net (fo=2, routed)           0.078     2.057    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_sig00000187
    SLICE_X37Y25         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000000fd/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.845     2.399    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X37Y25         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000000fd/C
                         clock pessimism             -0.535     1.864    
    SLICE_X37Y25         FDRE (Hold_fdre_C_D)         0.025     1.889    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000000fd
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000004f6/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000502/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.585     1.857    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X37Y18         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000004f6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     1.998 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000004f6/Q
                         net (fo=1, routed)           0.112     2.110    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_sig000006ac
    SLICE_X37Y19         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000502/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.851     2.405    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X37Y19         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000502/C
                         clock pessimism             -0.535     1.870    
    SLICE_X37Y19         FDRE (Hold_fdre_C_D)         0.070     1.940    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk00000502
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000003d6/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000003c4/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.251ns (79.120%)  route 0.066ns (20.880%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.582     1.854    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X39Y22         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000003d6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000003d6/Q
                         net (fo=2, routed)           0.066     2.061    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_sig0000064f
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.045     2.106 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk0000073f/O
                         net (fo=1, routed)           0.000     2.106    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_sig00000625
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.171 r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000003b2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.171    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_sig00000626
    SLICE_X38Y22         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000003c4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.848     2.402    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/clk
    SLICE_X38Y22         FDRE                                         r  Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000003c4/C
                         clock pessimism             -0.535     1.867    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.134     2.001    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000003c4
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y6     Inst_student_code/Inst_lc3_computer/ram_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y6     Inst_student_code/Inst_lc3_computer/ram_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y2     Inst_student_code/Inst_lc3_computer/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y1     Inst_student_code/Inst_lc3_computer/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y3     Inst_student_code/Inst_lc3_computer/ram_reg_1_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y9     Inst_student_code/Inst_lc3_computer/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y4     Inst_student_code/Inst_lc3_computer/ram_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y8     Inst_student_code/Inst_lc3_computer/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y4     Inst_student_code/Inst_lc3_computer/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y7     Inst_student_code/Inst_lc3_computer/ram_reg_1_10/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y21    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007aa/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y18    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007ac/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y18    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007ae/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y20    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y19    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y19    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y20    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y18    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y18    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y18    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y18    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007ac/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y18    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007ae/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y18    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y18    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y15    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y15    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y15    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b9/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y15    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007b9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y15    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007ba/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y15    Inst_student_code/Inst_lc3_computer/lc3_m/lc3_1/dvd/blk00000003_blk000007ba/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       13.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.874ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.580ns (10.295%)  route 5.054ns (89.705%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.880ns = ( 25.880 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.677     6.417    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X13Y15         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.456     6.873 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=77, routed)          0.546     7.419    Inst_student_code/lc3_debug_1/BtnToggle_1/FSM_sequential_state_reg_reg[1]
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     7.543 f  Inst_student_code/lc3_debug_1/BtnToggle_1/lc3_1_i_2/O
                         net (fo=162, routed)         4.508    12.051    Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/AR[0]
    SLICE_X6Y0           FDCE                                         f  Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.510    25.880    Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/clk
    SLICE_X6Y0           FDCE                                         r  Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[3]/C
                         clock pessimism              0.485    26.365    
                         clock uncertainty           -0.079    26.286    
    SLICE_X6Y0           FDCE (Recov_fdce_C_CLR)     -0.361    25.925    Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.925    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                 13.874    

Slack (MET) :             13.874ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.580ns (10.295%)  route 5.054ns (89.705%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.880ns = ( 25.880 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.677     6.417    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X13Y15         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.456     6.873 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=77, routed)          0.546     7.419    Inst_student_code/lc3_debug_1/BtnToggle_1/FSM_sequential_state_reg_reg[1]
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     7.543 f  Inst_student_code/lc3_debug_1/BtnToggle_1/lc3_1_i_2/O
                         net (fo=162, routed)         4.508    12.051    Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/AR[0]
    SLICE_X6Y0           FDCE                                         f  Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.510    25.880    Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/clk
    SLICE_X6Y0           FDCE                                         r  Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[5]/C
                         clock pessimism              0.485    26.365    
                         clock uncertainty           -0.079    26.286    
    SLICE_X6Y0           FDCE (Recov_fdce_C_CLR)     -0.361    25.925    Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         25.925    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                 13.874    

Slack (MET) :             13.916ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.580ns (10.295%)  route 5.054ns (89.705%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.880ns = ( 25.880 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.677     6.417    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X13Y15         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.456     6.873 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=77, routed)          0.546     7.419    Inst_student_code/lc3_debug_1/BtnToggle_1/FSM_sequential_state_reg_reg[1]
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     7.543 f  Inst_student_code/lc3_debug_1/BtnToggle_1/lc3_1_i_2/O
                         net (fo=162, routed)         4.508    12.051    Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/AR[0]
    SLICE_X6Y0           FDCE                                         f  Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.510    25.880    Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/clk
    SLICE_X6Y0           FDCE                                         r  Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[1]/C
                         clock pessimism              0.485    26.365    
                         clock uncertainty           -0.079    26.286    
    SLICE_X6Y0           FDCE (Recov_fdce_C_CLR)     -0.319    25.967    Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.967    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                 13.916    

Slack (MET) :             13.916ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.580ns (10.295%)  route 5.054ns (89.705%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.880ns = ( 25.880 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.677     6.417    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X13Y15         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.456     6.873 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=77, routed)          0.546     7.419    Inst_student_code/lc3_debug_1/BtnToggle_1/FSM_sequential_state_reg_reg[1]
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     7.543 f  Inst_student_code/lc3_debug_1/BtnToggle_1/lc3_1_i_2/O
                         net (fo=162, routed)         4.508    12.051    Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/AR[0]
    SLICE_X6Y0           FDCE                                         f  Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.510    25.880    Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/clk
    SLICE_X6Y0           FDCE                                         r  Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[2]/C
                         clock pessimism              0.485    26.365    
                         clock uncertainty           -0.079    26.286    
    SLICE_X6Y0           FDCE (Recov_fdce_C_CLR)     -0.319    25.967    Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.967    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                 13.916    

Slack (MET) :             13.916ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.580ns (10.295%)  route 5.054ns (89.705%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.880ns = ( 25.880 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.677     6.417    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X13Y15         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.456     6.873 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=77, routed)          0.546     7.419    Inst_student_code/lc3_debug_1/BtnToggle_1/FSM_sequential_state_reg_reg[1]
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     7.543 f  Inst_student_code/lc3_debug_1/BtnToggle_1/lc3_1_i_2/O
                         net (fo=162, routed)         4.508    12.051    Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/AR[0]
    SLICE_X6Y0           FDCE                                         f  Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.510    25.880    Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/clk
    SLICE_X6Y0           FDCE                                         r  Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[4]/C
                         clock pessimism              0.485    26.365    
                         clock uncertainty           -0.079    26.286    
    SLICE_X6Y0           FDCE (Recov_fdce_C_CLR)     -0.319    25.967    Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.967    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                 13.916    

Slack (MET) :             14.171ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 0.580ns (10.865%)  route 4.758ns (89.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 25.881 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.677     6.417    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X13Y15         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.456     6.873 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=77, routed)          0.546     7.419    Inst_student_code/lc3_debug_1/BtnToggle_1/FSM_sequential_state_reg_reg[1]
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     7.543 f  Inst_student_code/lc3_debug_1/BtnToggle_1/lc3_1_i_2/O
                         net (fo=162, routed)         4.212    11.756    Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/AR[0]
    SLICE_X8Y0           FDCE                                         f  Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.511    25.881    Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/clk
    SLICE_X8Y0           FDCE                                         r  Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[7]/C
                         clock pessimism              0.485    26.366    
                         clock uncertainty           -0.079    26.287    
    SLICE_X8Y0           FDCE (Recov_fdce_C_CLR)     -0.361    25.926    Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         25.926    
                         arrival time                         -11.756    
  -------------------------------------------------------------------
                         slack                                 14.171    

Slack (MET) :             14.213ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 0.580ns (10.865%)  route 4.758ns (89.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 25.881 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.677     6.417    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X13Y15         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.456     6.873 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=77, routed)          0.546     7.419    Inst_student_code/lc3_debug_1/BtnToggle_1/FSM_sequential_state_reg_reg[1]
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     7.543 f  Inst_student_code/lc3_debug_1/BtnToggle_1/lc3_1_i_2/O
                         net (fo=162, routed)         4.212    11.756    Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/AR[0]
    SLICE_X8Y0           FDCE                                         f  Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.511    25.881    Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/clk
    SLICE_X8Y0           FDCE                                         r  Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[0]/C
                         clock pessimism              0.485    26.366    
                         clock uncertainty           -0.079    26.287    
    SLICE_X8Y0           FDCE (Recov_fdce_C_CLR)     -0.319    25.968    Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.968    
                         arrival time                         -11.756    
  -------------------------------------------------------------------
                         slack                                 14.213    

Slack (MET) :             14.213ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 0.580ns (10.865%)  route 4.758ns (89.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 25.881 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.677     6.417    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X13Y15         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.456     6.873 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=77, routed)          0.546     7.419    Inst_student_code/lc3_debug_1/BtnToggle_1/FSM_sequential_state_reg_reg[1]
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     7.543 f  Inst_student_code/lc3_debug_1/BtnToggle_1/lc3_1_i_2/O
                         net (fo=162, routed)         4.212    11.756    Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/AR[0]
    SLICE_X8Y0           FDCE                                         f  Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.511    25.881    Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/clk
    SLICE_X8Y0           FDCE                                         r  Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[6]/C
                         clock pessimism              0.485    26.366    
                         clock uncertainty           -0.079    26.287    
    SLICE_X8Y0           FDCE (Recov_fdce_C_CLR)     -0.319    25.968    Inst_student_code/Inst_lc3_computer/uart_unit/baud_gen_unit/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         25.968    
                         arrival time                         -11.756    
  -------------------------------------------------------------------
                         slack                                 14.213    

Slack (MET) :             14.473ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/uart_unit/fifo_tx_unit/array_reg_reg[2][0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 0.580ns (11.539%)  route 4.447ns (88.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 25.881 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.677     6.417    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X13Y15         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.456     6.873 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=77, routed)          0.546     7.419    Inst_student_code/lc3_debug_1/BtnToggle_1/FSM_sequential_state_reg_reg[1]
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     7.543 f  Inst_student_code/lc3_debug_1/BtnToggle_1/lc3_1_i_2/O
                         net (fo=162, routed)         3.900    11.444    Inst_student_code/Inst_lc3_computer/uart_unit/fifo_tx_unit/AR[0]
    SLICE_X11Y0          FDCE                                         f  Inst_student_code/Inst_lc3_computer/uart_unit/fifo_tx_unit/array_reg_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.511    25.881    Inst_student_code/Inst_lc3_computer/uart_unit/fifo_tx_unit/clk
    SLICE_X11Y0          FDCE                                         r  Inst_student_code/Inst_lc3_computer/uart_unit/fifo_tx_unit/array_reg_reg[2][0]/C
                         clock pessimism              0.519    26.400    
                         clock uncertainty           -0.079    26.321    
    SLICE_X11Y0          FDCE (Recov_fdce_C_CLR)     -0.405    25.916    Inst_student_code/Inst_lc3_computer/uart_unit/fifo_tx_unit/array_reg_reg[2][0]
  -------------------------------------------------------------------
                         required time                         25.916    
                         arrival time                         -11.444    
  -------------------------------------------------------------------
                         slack                                 14.473    

Slack (MET) :             14.473ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/uart_unit/fifo_tx_unit/array_reg_reg[2][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 0.580ns (11.539%)  route 4.447ns (88.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 25.881 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.677     6.417    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X13Y15         FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.456     6.873 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=77, routed)          0.546     7.419    Inst_student_code/lc3_debug_1/BtnToggle_1/FSM_sequential_state_reg_reg[1]
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     7.543 f  Inst_student_code/lc3_debug_1/BtnToggle_1/lc3_1_i_2/O
                         net (fo=162, routed)         3.900    11.444    Inst_student_code/Inst_lc3_computer/uart_unit/fifo_tx_unit/AR[0]
    SLICE_X11Y0          FDCE                                         f  Inst_student_code/Inst_lc3_computer/uart_unit/fifo_tx_unit/array_reg_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        1.511    25.881    Inst_student_code/Inst_lc3_computer/uart_unit/fifo_tx_unit/clk
    SLICE_X11Y0          FDCE                                         r  Inst_student_code/Inst_lc3_computer/uart_unit/fifo_tx_unit/array_reg_reg[2][1]/C
                         clock pessimism              0.519    26.400    
                         clock uncertainty           -0.079    26.321    
    SLICE_X11Y0          FDCE (Recov_fdce_C_CLR)     -0.405    25.916    Inst_student_code/Inst_lc3_computer/uart_unit/fifo_tx_unit/array_reg_reg[2][1]
  -------------------------------------------------------------------
                         required time                         25.916    
                         arrival time                         -11.444    
  -------------------------------------------------------------------
                         slack                                 14.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_0/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.983%)  route 0.251ns (64.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.568     1.840    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X7Y6           FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.981 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.251     2.232    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X6Y7           FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.835     2.389    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X6Y7           FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_0/C
                         clock pessimism             -0.534     1.855    
    SLICE_X6Y7           FDCE (Remov_fdce_C_CLR)     -0.067     1.788    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_0
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_1/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.983%)  route 0.251ns (64.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.568     1.840    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X7Y6           FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.981 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.251     2.232    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X6Y7           FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.835     2.389    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X6Y7           FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_1/C
                         clock pessimism             -0.534     1.855    
    SLICE_X6Y7           FDCE (Remov_fdce_C_CLR)     -0.067     1.788    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_1
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_2/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.983%)  route 0.251ns (64.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.568     1.840    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X7Y6           FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.981 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.251     2.232    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X6Y7           FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.835     2.389    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X6Y7           FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_2/C
                         clock pessimism             -0.534     1.855    
    SLICE_X6Y7           FDCE (Remov_fdce_C_CLR)     -0.067     1.788    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_2
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_3/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.983%)  route 0.251ns (64.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.568     1.840    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X7Y6           FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.981 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.251     2.232    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X6Y7           FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.835     2.389    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X6Y7           FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_3/C
                         clock pessimism             -0.534     1.855    
    SLICE_X6Y7           FDCE (Remov_fdce_C_CLR)     -0.067     1.788    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_3
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_4/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.983%)  route 0.251ns (64.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.568     1.840    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X7Y6           FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.981 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.251     2.232    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X6Y7           FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.835     2.389    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X6Y7           FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_4/C
                         clock pessimism             -0.534     1.855    
    SLICE_X6Y7           FDCE (Remov_fdce_C_CLR)     -0.067     1.788    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_4
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_5/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.983%)  route 0.251ns (64.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.568     1.840    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X7Y6           FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.981 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.251     2.232    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X6Y7           FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.835     2.389    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X6Y7           FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_5/C
                         clock pessimism             -0.534     1.855    
    SLICE_X6Y7           FDCE (Remov_fdce_C_CLR)     -0.067     1.788    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_5
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_6/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.983%)  route 0.251ns (64.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.568     1.840    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X7Y6           FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.981 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.251     2.232    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X6Y7           FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.835     2.389    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X6Y7           FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_6/C
                         clock pessimism             -0.534     1.855    
    SLICE_X6Y7           FDCE (Remov_fdce_C_CLR)     -0.067     1.788    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_6
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_7/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.983%)  route 0.251ns (64.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.568     1.840    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X7Y6           FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.981 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.251     2.232    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X6Y7           FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.835     2.389    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X6Y7           FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_7/C
                         clock pessimism             -0.534     1.855    
    SLICE_X6Y7           FDCE (Remov_fdce_C_CLR)     -0.067     1.788    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_13_7
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_3_0/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.102%)  route 0.312ns (68.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.568     1.840    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X7Y6           FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.981 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.312     2.293    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X4Y6           FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_3_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.855     2.409    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X4Y6           FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_3_0/C
                         clock pessimism             -0.515     1.894    
    SLICE_X4Y6           FDCE (Remov_fdce_C_CLR)     -0.067     1.827    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_3_0
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_3_5/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.102%)  route 0.312ns (68.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.568     1.840    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X7Y6           FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.981 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.312     2.293    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X4Y6           FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_3_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1909, routed)        0.855     2.409    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X4Y6           FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_3_5/C
                         clock pessimism             -0.515     1.894    
    SLICE_X4Y6           FDCE (Remov_fdce_C_CLR)     -0.067     1.827    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_3_5
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.466    





