// Seed: 3994384007
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    output id_2,
    input id_3,
    input logic id_4,
    input id_5
);
endmodule
`define pp_22 0
`timescale 1 ps / 1 ps
`define pp_23 0
`define pp_24 0
`define pp_25 0
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input id_21;
  output id_20;
  inout id_19;
  inout id_18;
  inout id_17;
  output id_16;
  output id_15;
  inout id_14;
  input id_13;
  input id_12;
  output id_11;
  inout id_10;
  inout id_9;
  output id_8;
  inout id_7;
  inout id_6;
  input id_5;
  output id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  logic id_22 = id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  inout id_1;
  type_24 id_22 (
      .id_0(1),
      .id_1(id_15),
      .id_2(1),
      .id_3(1'b0),
      .id_4(1 == id_4)
  );
  assign id_2 = id_18;
  logic id_23;
endmodule
