digraph "CFG for '_Z13cg_zero_startPfS_S_i' function" {
	label="CFG for '_Z13cg_zero_startPfS_S_i' function";

	Node0x4a4cf60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%4:\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = mul i32 %10, %9\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ13cg_zero_startPfS_S_iE16shared_r_squared, i32 0, i32 %12\l  store float 0.000000e+00, float addrspace(3)* %14, align 4, !tbaa !7\l  %15 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ13cg_zero_startPfS_S_iE12shared_p_sum, i32 0, i32 %12\l  store float 0.000000e+00, float addrspace(3)* %15, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %16 = icmp slt i32 %13, %3\l  br i1 %16, label %17, label %79\l|{<s0>T|<s1>F}}"];
	Node0x4a4cf60:s0 -> Node0x4a4e6a0;
	Node0x4a4cf60:s1 -> Node0x4a50700;
	Node0x4a4e6a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%17:\l17:                                               \l  %18 = shl nsw i32 %10, 1\l  %19 = add nsw i32 %13, %18\l  %20 = add nsw i32 %19, 1\l  %21 = sext i32 %20 to i64\l  %22 = getelementptr inbounds float, float addrspace(1)* %2, i64 %21\l  %23 = load float, float addrspace(1)* %22, align 4, !tbaa !7\l  %24 = mul nsw i32 %13, 3\l  %25 = load float, float addrspace(3)* %15, align 4, !tbaa !7\l  %26 = sext i32 %24 to i64\l  %27 = getelementptr inbounds float, float addrspace(1)* %0, i64 %26\l  %28 = load float, float addrspace(1)* %27, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %29 = sext i32 %19 to i64\l  %30 = getelementptr inbounds float, float addrspace(1)* %2, i64 %29\l  %31 = load float, float addrspace(1)* %30, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %32 = fmul contract float %28, %31\l  %33 = fadd contract float %25, %32\l  %34 = add nsw i32 %24, 1\l  %35 = sext i32 %34 to i64\l  %36 = getelementptr inbounds float, float addrspace(1)* %0, i64 %35\l  %37 = load float, float addrspace(1)* %36, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %38 = fmul contract float %37, %23\l  %39 = fadd contract float %33, %38\l  %40 = add nsw i32 %24, 2\l  %41 = sext i32 %40 to i64\l  %42 = getelementptr inbounds float, float addrspace(1)* %0, i64 %41\l  %43 = load float, float addrspace(1)* %42, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %44 = add nsw i32 %19, 2\l  %45 = sext i32 %44 to i64\l  %46 = getelementptr inbounds float, float addrspace(1)* %2, i64 %45\l  %47 = load float, float addrspace(1)* %46, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %48 = fmul contract float %43, %47\l  %49 = fadd contract float %39, %48\l  store float %49, float addrspace(3)* %15, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %50 = fmul contract float %23, %23\l  store float %50, float addrspace(3)* %14, align 4, !tbaa !7\l  %51 = load float, float addrspace(3)* %15, align 4, !tbaa !7\l  %52 = fmul contract float %23, %51\l  store float %52, float addrspace(3)* %15, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %53 = icmp ult i16 %8, 2\l  br i1 %53, label %54, label %63\l|{<s0>T|<s1>F}}"];
	Node0x4a4e6a0:s0 -> Node0x4a528f0;
	Node0x4a4e6a0:s1 -> Node0x4a52940;
	Node0x4a528f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%54:\l54:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %55 = load float, float addrspace(3)* getelementptr inbounds ([1024 x\l... float], [1024 x float] addrspace(3)*\l... @_ZZ13cg_zero_startPfS_S_iE16shared_r_squared, i32 0, i32 0), align 16, !tbaa\l... !7\l  %56 = load float, float addrspace(3)* getelementptr inbounds ([1024 x\l... float], [1024 x float] addrspace(3)*\l... @_ZZ13cg_zero_startPfS_S_iE12shared_p_sum, i32 0, i32 0), align 16, !tbaa !7\l  %57 = fdiv contract float %55, %56\l  %58 = sext i32 %13 to i64\l  %59 = getelementptr inbounds float, float addrspace(1)* %1, i64 %58\l  %60 = load float, float addrspace(1)* %59, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %61 = fmul contract float %23, %57\l  %62 = fadd contract float %60, %61\l  store float %62, float addrspace(1)* %59, align 4, !tbaa !7\l  br label %79\l}"];
	Node0x4a528f0 -> Node0x4a50700;
	Node0x4a52940 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%63:\l63:                                               \l  %64 = phi i32 [ %65, %77 ], [ %9, %17 ]\l  %65 = lshr i32 %64, 1\l  %66 = icmp ult i32 %12, %65\l  br i1 %66, label %67, label %77\l|{<s0>T|<s1>F}}"];
	Node0x4a52940:s0 -> Node0x4a51810;
	Node0x4a52940:s1 -> Node0x4a522d0;
	Node0x4a51810 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%67:\l67:                                               \l  %68 = load float, float addrspace(3)* %14, align 4, !tbaa !7\l  %69 = add nuw nsw i32 %65, %12\l  %70 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ13cg_zero_startPfS_S_iE16shared_r_squared, i32 0, i32 %69\l  %71 = load float, float addrspace(3)* %70, align 4, !tbaa !7\l  %72 = fadd contract float %68, %71\l  store float %72, float addrspace(3)* %14, align 4, !tbaa !7\l  %73 = load float, float addrspace(3)* %15, align 4, !tbaa !7\l  %74 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ13cg_zero_startPfS_S_iE12shared_p_sum, i32 0, i32 %69\l  %75 = load float, float addrspace(3)* %74, align 4, !tbaa !7\l  %76 = fadd contract float %73, %75\l  store float %76, float addrspace(3)* %15, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br label %77\l}"];
	Node0x4a51810 -> Node0x4a522d0;
	Node0x4a522d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%77:\l77:                                               \l  %78 = icmp ult i32 %64, 4\l  br i1 %78, label %54, label %63, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x4a522d0:s0 -> Node0x4a528f0;
	Node0x4a522d0:s1 -> Node0x4a52940;
	Node0x4a50700 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%79:\l79:                                               \l  ret void\l}"];
}
