// Seed: 2728411012
module module_0;
  tri0 id_1;
  assign id_1 = 1;
  wand id_3;
  assign id_3 = 1'b0;
  wire id_4, id_5;
endmodule
module module_1;
  tri id_1;
  reg id_2;
  always id_2 <= 1;
  wire id_3;
  assign id_2 = id_2;
  wire id_4, id_5, id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wire id_0,
    input  tri  id_1
);
  assign id_0 = id_1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
  module_0 modCall_1 ();
  assign id_1 = ~1;
  always $display;
  assign id_4[1] = id_6;
  wire id_9;
  wire id_10 = id_6;
  wire id_11;
endmodule
