%CMF
# %PSECTS Section
# For each object file, details of its psects are enumerated here.
# The begining of the section is indicated by %PSECTS.  The first
# line indicates the name of the first object file, e.g.
#    $foo.obj
# Each line that follows describes a psect in that object file, until
# the next object file.  The lines that describe a psect have the
# format:
#    <psect name> <class name> <space> <link address> <load addresses> <length> <delta>
# All addresses and the length are given in unqualified hexadecimal
# in delta units.  Any other numeric values are decimal.
%PSECTS
$dist/default/production/AntiRats.X.production.obj
cinit CODE 0 7FD 7FD 3 2
text1 CODE 0 5B8 5B8 1A 2
text2 CODE 0 6CD 6CD 87 2
text3 CODE 0 754 754 A9 2
text4 CODE 0 669 669 64 2
text5 CODE 0 58B 58B 5 2
text6 CODE 0 586 586 5 2
text7 CODE 0 5AC 5AC C 2
text8 CODE 0 598 598 9 2
text9 CODE 0 583 583 3 2
text10 CODE 0 5A1 5A1 B 2
text11 CODE 0 5ED 5ED 33 2
text12 CODE 0 590 590 8 2
text13 CODE 0 5D2 5D2 1B 2
maintext CODE 0 620 620 49 2
cstackCOMMON COMMON 1 70 70 D 1
cstackBANK0 BANK0 1 20 20 24 1
$/tmp/xcXsLxbi3.obj
reset_vec CODE 0 0 0 2 2
end_init CODE 0 2 2 2 2
config CONFIG 0 8007 8007 2 2
# %UNUSED Section
# This section enumerates the unused ranges of each CLASS. Each entry
# is described on a single line as follows:
#    <class name> <range> <delta>
# Addresses given in the range are in hexadecimal and units of delta.
%UNUSED
RAM 44-6F 1
RAM A0-EF 1
RAM 120-16F 1
RAM 1A0-1EF 1
RAM 220-26F 1
RAM 2A0-2EF 1
RAM 320-32F 1
BANK0 44-6F 1
BANK1 A0-EF 1
BANK2 120-16F 1
BANK3 1A0-1EF 1
BANK4 220-26F 1
BANK5 2A0-2EF 1
BANK6 320-32F 1
CONST 4-582 2
CONST 800-FFF 2
ENTRY 4-582 2
ENTRY 800-FFF 2
IDLOC 8000-8003 2
SFR10 500-56F 1
SFR11 580-5EF 1
SFR12 600-66F 1
SFR13 680-6EF 1
SFR14 700-76F 1
SFR15 780-7EF 1
SFR16 800-86F 1
SFR17 880-8EF 1
SFR18 900-96F 1
SFR19 980-9EF 1
SFR20 A00-A6F 1
SFR21 A80-AEF 1
SFR22 B00-B6F 1
SFR23 B80-BEF 1
SFR24 C00-C6F 1
SFR25 C80-CEF 1
SFR26 D00-D6F 1
SFR27 D80-DEF 1
SFR28 E00-E6F 1
SFR29 E80-EEF 1
SFR30 F00-F6F 1
SFR31 F80-FEF 1
STACK 2024-21EF 1
CODE 4-582 2
CODE 800-FFF 2
SFR0 0-1F 1
SFR1 80-9F 1
SFR2 100-11F 1
SFR3 180-19F 1
SFR4 200-21F 1
SFR5 280-29F 1
SFR6 300-31F 1
SFR7 380-3EF 1
SFR8 400-46F 1
SFR9 480-4EF 1
BIGRAM 2000-21EF 1
COMMON 7D-7D 1
STRCODE 4-582 2
STRCODE 800-FFF 2
STRING 4-582 2
STRING 800-FFF 2
# %LINETAB Section
# This section enumerates the file/line to address mappings.
# The beginning of the section is indicated by %LINETAB.
# The first line indicates the name of the first object file, e.g.
#   $foo.obj
# Each line that follows describes a single mapping until the next
# object file.  Mappings have the following format:
#    <address> <psect name> <class name> ><line number>:<file name>
# The address is absolute and given given in unqualified hex 
# in delta units of the psect. All mappings within an object file
# are in ascending order of addresses.
# All other numeric values are in decimal.
%LINETAB
$dist/default/production/AntiRats.X.production.obj
7FD cinit CODE >2467:/tmp/xcXWesadV
7FD cinit CODE >2470:/tmp/xcXWesadV
7FD cinit CODE >2476:/tmp/xcXWesadV
7FD cinit CODE >2478:/tmp/xcXWesadV
7FE cinit CODE >2479:/tmp/xcXWesadV
5D2 text13 CODE >95:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/main.c
5D2 text13 CODE >97:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/main.c
5D6 text13 CODE >98:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/main.c
5DF text13 CODE >99:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/main.c
590 text12 CODE >81:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/mcc.c
590 text12 CODE >84:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/mcc.c
593 text12 CODE >86:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/mcc.c
594 text12 CODE >88:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/mcc.c
595 text12 CODE >92:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/mcc.c
595 text12 CODE >94:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/mcc.c
5ED text11 CODE >51:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/pin_manager.c
5ED text11 CODE >53:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/pin_manager.c
5EF text11 CODE >54:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/pin_manager.c
5F2 text11 CODE >55:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/pin_manager.c
5F5 text11 CODE >56:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/pin_manager.c
5F7 text11 CODE >58:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/pin_manager.c
5F9 text11 CODE >59:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/pin_manager.c
5FC text11 CODE >60:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/pin_manager.c
5FF text11 CODE >61:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/pin_manager.c
601 text11 CODE >63:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/pin_manager.c
603 text11 CODE >64:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/pin_manager.c
607 text11 CODE >65:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/pin_manager.c
608 text11 CODE >66:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/pin_manager.c
60B text11 CODE >67:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/pin_manager.c
60D text11 CODE >68:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/pin_manager.c
60E text11 CODE >70:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/pin_manager.c
613 text11 CODE >71:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/pin_manager.c
616 text11 CODE >72:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/pin_manager.c
618 text11 CODE >73:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/pin_manager.c
61A text11 CODE >74:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/pin_manager.c
61F text11 CODE >75:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/pin_manager.c
5A1 text10 CODE >64:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/pwm3.c
5A1 text10 CODE >68:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/pwm3.c
5A4 text10 CODE >71:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/pwm3.c
5A6 text10 CODE >74:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/pwm3.c
5A8 text10 CODE >78:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/pwm3.c
5AB text10 CODE >79:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/pwm3.c
583 text9 CODE >78:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/tmr2.c
583 text9 CODE >81:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/tmr2.c
585 text9 CODE >82:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/tmr2.c
598 text8 CODE >58:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/tmr2.c
598 text8 CODE >63:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/tmr2.c
59A text8 CODE >66:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/tmr2.c
59C text8 CODE >69:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/tmr2.c
59D text8 CODE >72:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/tmr2.c
59E text8 CODE >75:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/tmr2.c
5A0 text8 CODE >76:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/tmr2.c
5AC text7 CODE >72:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/mcc.c
5AC text7 CODE >74:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/mcc.c
5AF text7 CODE >75:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/mcc.c
5B2 text7 CODE >76:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/mcc.c
5B5 text7 CODE >77:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/mcc.c
5B7 text7 CODE >78:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/mcc.c
586 text6 CODE >105:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/tmr2.c
587 text6 CODE >107:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/tmr2.c
58A text6 CODE >108:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/tmr2.c
58B text5 CODE >99:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/tmr2.c
58C text5 CODE >102:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/tmr2.c
58F text5 CODE >103:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/mcc_generated_files/tmr2.c
669 text4 CODE >62:/opt/microchip/xc8/v1.40/sources/common/float.c
669 text4 CODE >64:/opt/microchip/xc8/v1.40/sources/common/float.c
671 text4 CODE >65:/opt/microchip/xc8/v1.40/sources/common/float.c
678 text4 CODE >67:/opt/microchip/xc8/v1.40/sources/common/float.c
67C text4 CODE >68:/opt/microchip/xc8/v1.40/sources/common/float.c
682 text4 CODE >66:/opt/microchip/xc8/v1.40/sources/common/float.c
687 text4 CODE >71:/opt/microchip/xc8/v1.40/sources/common/float.c
68B text4 CODE >72:/opt/microchip/xc8/v1.40/sources/common/float.c
695 text4 CODE >73:/opt/microchip/xc8/v1.40/sources/common/float.c
69B text4 CODE >70:/opt/microchip/xc8/v1.40/sources/common/float.c
69B text4 CODE >74:/opt/microchip/xc8/v1.40/sources/common/float.c
6A0 text4 CODE >76:/opt/microchip/xc8/v1.40/sources/common/float.c
6A2 text4 CODE >77:/opt/microchip/xc8/v1.40/sources/common/float.c
6A8 text4 CODE >75:/opt/microchip/xc8/v1.40/sources/common/float.c
6AE text4 CODE >79:/opt/microchip/xc8/v1.40/sources/common/float.c
6B0 text4 CODE >80:/opt/microchip/xc8/v1.40/sources/common/float.c
6B6 text4 CODE >81:/opt/microchip/xc8/v1.40/sources/common/float.c
6B8 text4 CODE >82:/opt/microchip/xc8/v1.40/sources/common/float.c
6C8 text4 CODE >83:/opt/microchip/xc8/v1.40/sources/common/float.c
6CB text4 CODE >84:/opt/microchip/xc8/v1.40/sources/common/float.c
6CC text4 CODE >86:/opt/microchip/xc8/v1.40/sources/common/float.c
754 text3 CODE >56:/opt/microchip/xc8/v1.40/sources/common/ftdiv.c
754 text3 CODE >63:/opt/microchip/xc8/v1.40/sources/common/ftdiv.c
764 text3 CODE >64:/opt/microchip/xc8/v1.40/sources/common/ftdiv.c
76B text3 CODE >65:/opt/microchip/xc8/v1.40/sources/common/ftdiv.c
77A text3 CODE >66:/opt/microchip/xc8/v1.40/sources/common/ftdiv.c
781 text3 CODE >67:/opt/microchip/xc8/v1.40/sources/common/ftdiv.c
787 text3 CODE >68:/opt/microchip/xc8/v1.40/sources/common/ftdiv.c
78C text3 CODE >69:/opt/microchip/xc8/v1.40/sources/common/ftdiv.c
79C text3 CODE >70:/opt/microchip/xc8/v1.40/sources/common/ftdiv.c
7AC text3 CODE >71:/opt/microchip/xc8/v1.40/sources/common/ftdiv.c
7B0 text3 CODE >72:/opt/microchip/xc8/v1.40/sources/common/ftdiv.c
7B1 text3 CODE >73:/opt/microchip/xc8/v1.40/sources/common/ftdiv.c
7B7 text3 CODE >74:/opt/microchip/xc8/v1.40/sources/common/ftdiv.c
7B8 text3 CODE >75:/opt/microchip/xc8/v1.40/sources/common/ftdiv.c
7BE text3 CODE >76:/opt/microchip/xc8/v1.40/sources/common/ftdiv.c
7C2 text3 CODE >78:/opt/microchip/xc8/v1.40/sources/common/ftdiv.c
7C8 text3 CODE >79:/opt/microchip/xc8/v1.40/sources/common/ftdiv.c
7D4 text3 CODE >80:/opt/microchip/xc8/v1.40/sources/common/ftdiv.c
7DA text3 CODE >81:/opt/microchip/xc8/v1.40/sources/common/ftdiv.c
7DB text3 CODE >83:/opt/microchip/xc8/v1.40/sources/common/ftdiv.c
7E1 text3 CODE >84:/opt/microchip/xc8/v1.40/sources/common/ftdiv.c
7E5 text3 CODE >85:/opt/microchip/xc8/v1.40/sources/common/ftdiv.c
6CD text2 CODE >44:/opt/microchip/xc8/v1.40/sources/common/fttol.c
6CD text2 CODE >49:/opt/microchip/xc8/v1.40/sources/common/fttol.c
6DD text2 CODE >50:/opt/microchip/xc8/v1.40/sources/common/fttol.c
6E6 text2 CODE >51:/opt/microchip/xc8/v1.40/sources/common/fttol.c
6F6 text2 CODE >52:/opt/microchip/xc8/v1.40/sources/common/fttol.c
6F7 text2 CODE >53:/opt/microchip/xc8/v1.40/sources/common/fttol.c
6FD text2 CODE >54:/opt/microchip/xc8/v1.40/sources/common/fttol.c
704 text2 CODE >55:/opt/microchip/xc8/v1.40/sources/common/fttol.c
706 text2 CODE >56:/opt/microchip/xc8/v1.40/sources/common/fttol.c
708 text2 CODE >57:/opt/microchip/xc8/v1.40/sources/common/fttol.c
70D text2 CODE >58:/opt/microchip/xc8/v1.40/sources/common/fttol.c
716 text2 CODE >60:/opt/microchip/xc8/v1.40/sources/common/fttol.c
71D text2 CODE >61:/opt/microchip/xc8/v1.40/sources/common/fttol.c
724 text2 CODE >63:/opt/microchip/xc8/v1.40/sources/common/fttol.c
728 text2 CODE >64:/opt/microchip/xc8/v1.40/sources/common/fttol.c
731 text2 CODE >66:/opt/microchip/xc8/v1.40/sources/common/fttol.c
738 text2 CODE >67:/opt/microchip/xc8/v1.40/sources/common/fttol.c
73A text2 CODE >65:/opt/microchip/xc8/v1.40/sources/common/fttol.c
73A text2 CODE >68:/opt/microchip/xc8/v1.40/sources/common/fttol.c
73D text2 CODE >70:/opt/microchip/xc8/v1.40/sources/common/fttol.c
740 text2 CODE >71:/opt/microchip/xc8/v1.40/sources/common/fttol.c
74B text2 CODE >72:/opt/microchip/xc8/v1.40/sources/common/fttol.c
5B8 text1 CODE >27:/opt/microchip/xc8/v1.40/sources/common/lbtoft.c
5B9 text1 CODE >29:/opt/microchip/xc8/v1.40/sources/common/lbtoft.c
620 maintext CODE >54:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/main.c
620 maintext CODE >57:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/main.c
623 maintext CODE >73:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/main.c
628 maintext CODE >74:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/main.c
64B maintext CODE >76:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/main.c
64B maintext CODE >81:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/main.c
653 maintext CODE >84:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/main.c
657 maintext CODE >85:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/main.c
65B maintext CODE >88:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/main.c
662 maintext CODE >89:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/main.c
665 maintext CODE >81:/home/eduard/Github/OldCode/Work_MPLAB_X/NewProjects/AntiRats.X/main.c
# %SYMTAB Section
# An enumeration of all symbols in the program.
# The beginning of the section is indicated by %SYMTAB.
# Each line describes a single symbol as follows:
#    <label> <value> [-]<load-adj> <class> <space> <psect> <file-name>
# The value and load-adj are both in unqualified hexadecimal.
# All other numeric values are in decimal.  The load-adj is the
# quantity one needs to add to the symbol value in order to obtain the load
# address of the symbol.  This value may be signed. If the symbol
# was defined in a psect then <psect> will be "-". File-name
# is the name of the object file in which the symbol was defined.
%SYMTAB
__end_of_TMR2_WriteTimer B20 0 CODE 0 text5 dist/default/production/AntiRats.X.production.obj
___latbits 1 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__Hspace_0 8009 0 ABS 0 - -
__Hspace_1 7D 0 ABS 0 - -
__Hspace_2 0 0 ABS 0 - -
__Hspace_3 0 0 ABS 0 - -
_PWM3CON 619 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
_PWM3DCH 618 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
_PWM3DCL 617 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
___ftdiv@exp 32 0 BANK0 1 cstackBANK0 dist/default/production/AntiRats.X.production.obj
__Heeprom_data 0 0 EEDATA 3 eeprom_data -
__CFG_MCLRE$ON 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__Hstrings 0 0 ABS 0 strings -
_LATA 10C 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
_LATC 10E 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
_PLLR 4D6 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
_TMR2 1A 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
_WPUA 20C 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
_WPUC 20E 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
___sp 0 0 STACK 2 stack /tmp/xcXsLxbi3.obj
_main C40 0 CODE 0 maintext dist/default/production/AntiRats.X.production.obj
btemp 7E 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
start 4 0 CODE 0 init /tmp/xcXsLxbi3.obj
__size_of___ftdiv 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__size_of___fttol 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__size_of_main 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
_OPTION_REGbits 95 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
___ftdiv@f1 27 0 BANK0 1 cstackBANK0 dist/default/production/AntiRats.X.production.obj
___ftdiv@f2 24 0 BANK0 1 cstackBANK0 dist/default/production/AntiRats.X.production.obj
___ftdiv@f3 2F 0 BANK0 1 cstackBANK0 dist/default/production/AntiRats.X.production.obj
__Hpowerup 0 0 CODE 0 powerup -
_TMR2_Initialize B30 0 CODE 0 text8 dist/default/production/AntiRats.X.production.obj
_TMR2_StartTimer B06 0 CODE 0 text9 dist/default/production/AntiRats.X.production.obj
_TMR2_WriteTimer B16 0 CODE 0 text5 dist/default/production/AntiRats.X.production.obj
TMR2_WriteTimer@timerVal 70 0 COMMON 1 cstackCOMMON dist/default/production/AntiRats.X.production.obj
__size_of_SYSTEM_Initialize 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
intlevel0 0 0 CODE 0 functab /tmp/xcXsLxbi3.obj
intlevel1 0 0 CODE 0 functab /tmp/xcXsLxbi3.obj
intlevel2 0 0 CODE 0 functab /tmp/xcXsLxbi3.obj
intlevel3 0 0 CODE 0 functab /tmp/xcXsLxbi3.obj
intlevel4 0 0 CODE 0 functab /tmp/xcXsLxbi3.obj
intlevel5 0 0 CODE 0 functab /tmp/xcXsLxbi3.obj
wtemp0 7E 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
_TMR2_LoadPeriodRegister B0C 0 CODE 0 text6 dist/default/production/AntiRats.X.production.obj
__Hfunctab 0 0 CODE 0 functab -
__end_of_TMR2_LoadPeriodRegister B16 0 CODE 0 text6 dist/default/production/AntiRats.X.production.obj
__Hclrtext 0 0 ABS 0 clrtext -
_ANSELA 18C 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
_ANSELC 18E 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
_RA2PPSbits E92 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
___fttol@f1 34 0 BANK0 1 cstackBANK0 dist/default/production/AntiRats.X.production.obj
__Lmaintext 0 0 ABS 0 maintext -
__size_of___ftpack 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__end_of___ftdiv FFA 0 CODE 0 text3 dist/default/production/AntiRats.X.production.obj
__end_of___fttol EA8 0 CODE 0 text2 dist/default/production/AntiRats.X.production.obj
PIN_MANAGER_Initialize@state 70 0 COMMON 1 cstackCOMMON dist/default/production/AntiRats.X.production.obj
__size_of_Delay 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__size_of___lbtoft 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__size_of_TMR2_Initialize 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__size_of_TMR2_StartTimer 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__size_of_TMR2_WriteTimer 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
_PIN_MANAGER_Initialize BDA 0 CODE 0 text11 dist/default/production/AntiRats.X.production.obj
start_initialization FFA 0 CODE 0 cinit dist/default/production/AntiRats.X.production.obj
_CCPTMRSbits 29E 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
_OSCCON 99 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__end_of_SYSTEM_Initialize B70 0 CODE 0 text7 dist/default/production/AntiRats.X.production.obj
__pcstackBANK0 20 0 BANK0 1 cstackBANK0 dist/default/production/AntiRats.X.production.obj
___fttol@exp1 41 0 BANK0 1 cstackBANK0 dist/default/production/AntiRats.X.production.obj
___fttol@lval 3D 0 BANK0 1 cstackBANK0 dist/default/production/AntiRats.X.production.obj
___lbtoft@c 7B 0 COMMON 1 cstackCOMMON dist/default/production/AntiRats.X.production.obj
___ftpack CD2 0 CODE 0 text4 dist/default/production/AntiRats.X.production.obj
___ftpack@arg 70 0 COMMON 1 cstackCOMMON dist/default/production/AntiRats.X.production.obj
___ftpack@exp 73 0 COMMON 1 cstackCOMMON dist/default/production/AntiRats.X.production.obj
___int_sp 0 0 STACK 2 stack /tmp/xcXsLxbi3.obj
__end_of___ftpack D9A 0 CODE 0 text4 dist/default/production/AntiRats.X.production.obj
__end_of_PWM3_Initialize B58 0 CODE 0 text10 dist/default/production/AntiRats.X.production.obj
__Hbank0 0 0 ABS 0 bank0 -
__Hbank1 0 0 ABS 0 bank1 -
__Hbank2 0 0 ABS 0 bank2 -
__Hbank3 0 0 ABS 0 bank3 -
__Hbank4 0 0 ABS 0 bank4 -
__Hbank5 0 0 ABS 0 bank5 -
__Hbank6 0 0 ABS 0 bank6 -
__Hbank7 0 0 BANK7 1 bank7 -
__Hbank8 0 0 BANK8 1 bank8 -
__Hbank9 0 0 BANK9 1 bank9 -
__Hcinit 1000 0 CODE 0 cinit -
__Hidloc 0 0 IDLOC 0 idloc -
__size_of_OSCILLATOR_Initialize 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__Hsfr10 0 0 ABS 0 sfr10 -
__Hsfr11 0 0 ABS 0 sfr11 -
__Hsfr12 0 0 ABS 0 sfr12 -
__Hsfr13 0 0 ABS 0 sfr13 -
__Hsfr14 0 0 ABS 0 sfr14 -
__Hsfr15 0 0 ABS 0 sfr15 -
__Hsfr16 0 0 ABS 0 sfr16 -
__Hsfr17 0 0 ABS 0 sfr17 -
__Hsfr18 0 0 ABS 0 sfr18 -
__Hsfr19 0 0 ABS 0 sfr19 -
__Hsfr20 0 0 ABS 0 sfr20 -
__Hsfr21 0 0 ABS 0 sfr21 -
__Hsfr22 0 0 ABS 0 sfr22 -
__Hsfr23 0 0 ABS 0 sfr23 -
__Hsfr24 0 0 ABS 0 sfr24 -
__Hsfr25 0 0 ABS 0 sfr25 -
__Hsfr26 0 0 ABS 0 sfr26 -
__Hsfr27 0 0 ABS 0 sfr27 -
__Hsfr28 0 0 ABS 0 sfr28 -
__Hsfr29 0 0 ABS 0 sfr29 -
__Hsfr30 0 0 ABS 0 sfr30 -
__Hsfr31 0 0 ABS 0 sfr31 -
__Hstack 0 0 STACK 2 stack -
__Hbank10 0 0 BANK10 1 bank10 -
__Hbank11 0 0 BANK11 1 bank11 -
__Hbank12 0 0 BANK12 1 bank12 -
__Hbank13 0 0 BANK13 1 bank13 -
__Hbank14 0 0 BANK14 1 bank14 -
__Hbank15 0 0 BANK15 1 bank15 -
__Hbank16 0 0 BANK16 1 bank16 -
__Hbank17 0 0 BANK17 1 bank17 -
__Hbank18 0 0 BANK18 1 bank18 -
__Hbank19 0 0 BANK19 1 bank19 -
__Hbank20 0 0 BANK20 1 bank20 -
__Hbank21 0 0 BANK21 1 bank21 -
__Hbank22 0 0 BANK22 1 bank22 -
__Hbank23 0 0 BANK23 1 bank23 -
__Hbank24 0 0 BANK24 1 bank24 -
__Hbank25 0 0 BANK25 1 bank25 -
__Hbank26 0 0 BANK26 1 bank26 -
__Hbank27 0 0 BANK27 1 bank27 -
__Hbank28 0 0 BANK28 1 bank28 -
__Hbank29 0 0 BANK29 1 bank29 -
__Hbank30 0 0 BANK30 1 bank30 -
__Hbank31 0 0 BANK31 1 bank31 -
__Hbigram 0 0 ABS 0 bigram -
__Hmaintext 0 0 ABS 0 maintext -
___lbtoft B70 0 CODE 0 text1 dist/default/production/AntiRats.X.production.obj
__CFG_FOSC$INTOSC 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__Hcommon 0 0 ABS 0 common -
__Hconfig 10012 0 CONFIG 0 config -
__Lbank0 0 0 ABS 0 bank0 -
__Lbank1 0 0 ABS 0 bank1 -
__Lbank2 0 0 ABS 0 bank2 -
__Lbank3 0 0 ABS 0 bank3 -
__Lbank4 0 0 ABS 0 bank4 -
__Lbank5 0 0 ABS 0 bank5 -
__Lbank6 0 0 ABS 0 bank6 -
__Lbank7 0 0 BANK7 1 bank7 -
__Lbank8 0 0 BANK8 1 bank8 -
__Lbank9 0 0 BANK9 1 bank9 -
__Lcinit FFA 0 CODE 0 cinit -
__Lidloc 0 0 IDLOC 0 idloc -
__Lsfr10 0 0 ABS 0 sfr10 -
__Lsfr11 0 0 ABS 0 sfr11 -
__Lsfr12 0 0 ABS 0 sfr12 -
__Lsfr13 0 0 ABS 0 sfr13 -
__Lsfr14 0 0 ABS 0 sfr14 -
__Lsfr15 0 0 ABS 0 sfr15 -
__Lsfr16 0 0 ABS 0 sfr16 -
__Lsfr17 0 0 ABS 0 sfr17 -
__Lsfr18 0 0 ABS 0 sfr18 -
__Lsfr19 0 0 ABS 0 sfr19 -
__Lsfr20 0 0 ABS 0 sfr20 -
__Lsfr21 0 0 ABS 0 sfr21 -
__Lsfr22 0 0 ABS 0 sfr22 -
__Lsfr23 0 0 ABS 0 sfr23 -
__Lsfr24 0 0 ABS 0 sfr24 -
__Lsfr25 0 0 ABS 0 sfr25 -
__Lsfr26 0 0 ABS 0 sfr26 -
__Lsfr27 0 0 ABS 0 sfr27 -
__Lsfr28 0 0 ABS 0 sfr28 -
__Lsfr29 0 0 ABS 0 sfr29 -
__Lsfr30 0 0 ABS 0 sfr30 -
__Lsfr31 0 0 ABS 0 sfr31 -
__Lstack 0 0 STACK 2 stack -
__end_of___lbtoft BA4 0 CODE 0 text1 dist/default/production/AntiRats.X.production.obj
__Habs1 0 0 ABS 0 abs1 -
__Hcode 0 0 ABS 0 code -
__Hinit 4 0 CODE 0 init -
__Hsfr0 0 0 ABS 0 sfr0 -
__Hsfr1 0 0 ABS 0 sfr1 -
__Hsfr2 0 0 ABS 0 sfr2 -
__Hsfr3 0 0 ABS 0 sfr3 -
__Hsfr4 0 0 ABS 0 sfr4 -
__Hsfr5 0 0 ABS 0 sfr5 -
__Hsfr6 0 0 ABS 0 sfr6 -
__Hsfr7 0 0 ABS 0 sfr7 -
__Hsfr8 0 0 ABS 0 sfr8 -
__Hsfr9 0 0 ABS 0 sfr9 -
__Htext 0 0 ABS 0 text -
__Labs1 0 0 ABS 0 abs1 -
__Lcode 0 0 ABS 0 code -
__Linit 4 0 CODE 0 init -
__Lsfr0 0 0 ABS 0 sfr0 -
__Lsfr1 0 0 ABS 0 sfr1 -
__Lsfr2 0 0 ABS 0 sfr2 -
__Lsfr3 0 0 ABS 0 sfr3 -
__Lsfr4 0 0 ABS 0 sfr4 -
__Lsfr5 0 0 ABS 0 sfr5 -
__Lsfr6 0 0 ABS 0 sfr6 -
__Lsfr7 0 0 ABS 0 sfr7 -
__Lsfr8 0 0 ABS 0 sfr8 -
__Lsfr9 0 0 ABS 0 sfr9 -
__Ltext 0 0 ABS 0 text -
__LcstackBANK0 0 0 ABS 0 cstackBANK0 -
__HcstackCOMMON 0 0 ABS 0 cstackCOMMON -
_GIE 5F 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
_PR2 1B 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__S0 8009 0 ABS 0 - -
__S1 7D 0 ABS 0 - -
__S2 0 0 ABS 0 - -
Delay@millisec 72 0 COMMON 1 cstackCOMMON dist/default/production/AntiRats.X.production.obj
__CFG_PLLEN$ON 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
_PWM3_Initialize B42 0 CODE 0 text10 dist/default/production/AntiRats.X.production.obj
_SYSTEM_Initialize B58 0 CODE 0 text7 dist/default/production/AntiRats.X.production.obj
__CFG_BOREN$ON 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__Lintentry 4 0 CODE 0 intentry -
reset_vec 0 0 CODE 0 reset_vec /tmp/xcXsLxbi3.obj
__CFG_FCMEN$ON 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__ptext10 B42 0 CODE 0 text10 dist/default/production/AntiRats.X.production.obj
__ptext11 BDA 0 CODE 0 text11 dist/default/production/AntiRats.X.production.obj
__ptext12 B20 0 CODE 0 text12 dist/default/production/AntiRats.X.production.obj
__ptext13 BA4 0 CODE 0 text13 dist/default/production/AntiRats.X.production.obj
__end_of_PIN_MANAGER_Initialize C40 0 CODE 0 text11 dist/default/production/AntiRats.X.production.obj
___ftdiv EA8 0 CODE 0 text3 dist/default/production/AntiRats.X.production.obj
___fttol D9A 0 CODE 0 text2 dist/default/production/AntiRats.X.production.obj
__Lbank10 0 0 BANK10 1 bank10 -
__Lbank11 0 0 BANK11 1 bank11 -
__Lbank12 0 0 BANK12 1 bank12 -
__Lbank13 0 0 BANK13 1 bank13 -
__Lbank14 0 0 BANK14 1 bank14 -
__Lbank15 0 0 BANK15 1 bank15 -
__Lbank16 0 0 BANK16 1 bank16 -
__Lbank17 0 0 BANK17 1 bank17 -
__Lbank18 0 0 BANK18 1 bank18 -
__Lbank19 0 0 BANK19 1 bank19 -
__Lbank20 0 0 BANK20 1 bank20 -
__Lbank21 0 0 BANK21 1 bank21 -
__Lbank22 0 0 BANK22 1 bank22 -
__Lbank23 0 0 BANK23 1 bank23 -
__Lbank24 0 0 BANK24 1 bank24 -
__Lbank25 0 0 BANK25 1 bank25 -
__Lbank26 0 0 BANK26 1 bank26 -
__Lbank27 0 0 BANK27 1 bank27 -
__Lbank28 0 0 BANK28 1 bank28 -
__Lbank29 0 0 BANK29 1 bank29 -
__Lbank30 0 0 BANK30 1 bank30 -
__Lbank31 0 0 BANK31 1 bank31 -
__pmaintext C40 0 CODE 0 maintext dist/default/production/AntiRats.X.production.obj
__Lbigram 0 0 ABS 0 bigram -
__CFG_BORV$LO 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
main@TimerValue 43 0 BANK0 1 cstackBANK0 dist/default/production/AntiRats.X.production.obj
__Lcommon 0 0 ABS 0 common -
__Lconfig 1000E 0 CONFIG 0 config -
?___ftpack 70 0 COMMON 1 cstackCOMMON dist/default/production/AntiRats.X.production.obj
__CFG_CP$OFF 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__CFG_IESO$ON 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__CFG_WDTE$OFF 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__size_of_TMR2_LoadPeriodRegister 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
main@DutyCycle 42 0 BANK0 1 cstackBANK0 dist/default/production/AntiRats.X.production.obj
stackhi 21EF 0 ABS 0 - /tmp/xcXsLxbi3.obj
stacklo 2024 0 ABS 0 - /tmp/xcXsLxbi3.obj
?___lbtoft 78 0 COMMON 1 cstackCOMMON dist/default/production/AntiRats.X.production.obj
_OSCSTAT 9A 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
_OSCTUNE 98 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__CFG_LVP$OFF 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__CFG_ZCDDIS$ON 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__Lspace_0 0 0 ABS 0 - -
__Lspace_1 0 0 ABS 0 - -
__Lspace_2 0 0 ABS 0 - -
__Lspace_3 0 0 ABS 0 - -
__size_of_PWM3_Initialize 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__HcstackBANK0 0 0 ABS 0 cstackBANK0 -
_PIR1bits 11 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__Lend_init 4 0 CODE 0 end_init -
__LcstackCOMMON 0 0 ABS 0 cstackCOMMON -
end_of_initialization FFA 0 CODE 0 cinit dist/default/production/AntiRats.X.production.obj
__Hintentry 4 0 CODE 0 intentry -
__CFG_STVREN$ON 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__Lstrings 0 0 ABS 0 strings -
?___ftdiv 24 0 BANK0 1 cstackBANK0 dist/default/production/AntiRats.X.production.obj
?___fttol 34 0 BANK0 1 cstackBANK0 dist/default/production/AntiRats.X.production.obj
__Hreset_vec 4 0 CODE 0 reset_vec -
__ptext1 B70 0 CODE 0 text1 dist/default/production/AntiRats.X.production.obj
__ptext2 D9A 0 CODE 0 text2 dist/default/production/AntiRats.X.production.obj
__ptext3 EA8 0 CODE 0 text3 dist/default/production/AntiRats.X.production.obj
__ptext4 CD2 0 CODE 0 text4 dist/default/production/AntiRats.X.production.obj
__ptext5 B16 0 CODE 0 text5 dist/default/production/AntiRats.X.production.obj
__ptext6 B0C 0 CODE 0 text6 dist/default/production/AntiRats.X.production.obj
__ptext7 B58 0 CODE 0 text7 dist/default/production/AntiRats.X.production.obj
__ptext8 B30 0 CODE 0 text8 dist/default/production/AntiRats.X.production.obj
__ptext9 B06 0 CODE 0 text9 dist/default/production/AntiRats.X.production.obj
__Lpowerup 0 0 CODE 0 powerup -
__Leeprom_data 0 0 EEDATA 3 eeprom_data -
__Lreset_vec 0 0 CODE 0 reset_vec -
__CFG_LPBOR$OFF 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__CFG_CLKOUTEN$OFF 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__end_of__initialization FFA 0 CODE 0 cinit dist/default/production/AntiRats.X.production.obj
__Lfunctab 0 0 CODE 0 functab -
__Lclrtext 0 0 ABS 0 clrtext -
___ftpack@sign 74 0 COMMON 1 cstackCOMMON dist/default/production/AntiRats.X.production.obj
__pcstackCOMMON 70 0 COMMON 1 cstackCOMMON dist/default/production/AntiRats.X.production.obj
___ftdiv@cntr 2E 0 BANK0 1 cstackBANK0 dist/default/production/AntiRats.X.production.obj
___ftdiv@sign 33 0 BANK0 1 cstackBANK0 dist/default/production/AntiRats.X.production.obj
__Hend_init 8 0 CODE 0 end_init -
__end_of_main CD2 0 CODE 0 maintext dist/default/production/AntiRats.X.production.obj
__end_of_Delay BDA 0 CODE 0 text13 dist/default/production/AntiRats.X.production.obj
_Delay BA4 0 CODE 0 text13 dist/default/production/AntiRats.X.production.obj
_LATA1 861 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
TMR2_LoadPeriodRegister@periodVal 70 0 COMMON 1 cstackCOMMON dist/default/production/AntiRats.X.production.obj
_T2CON 1C 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
_TRISA 8C 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
_TRISC 8E 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__Hram 0 0 ABS 0 ram -
__Lram 0 0 ABS 0 ram -
__size_of_PIN_MANAGER_Initialize 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
___fttol@sign1 3C 0 BANK0 1 cstackBANK0 dist/default/production/AntiRats.X.production.obj
__end_of_OSCILLATOR_Initialize B30 0 CODE 0 text12 dist/default/production/AntiRats.X.production.obj
__CFG_PPS1WAY$ON 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__initialization FFA 0 CODE 0 cinit dist/default/production/AntiRats.X.production.obj
__CFG_PWRTE$OFF 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
_T2CONbits 1C 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
_PPSLOCK E0F 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
__CFG_WRT$OFF 0 0 ABS 0 - dist/default/production/AntiRats.X.production.obj
Delay@delayVal 70 0 COMMON 1 cstackCOMMON dist/default/production/AntiRats.X.production.obj
_OSCILLATOR_Initialize B20 0 CODE 0 text12 dist/default/production/AntiRats.X.production.obj
__end_of_TMR2_Initialize B42 0 CODE 0 text8 dist/default/production/AntiRats.X.production.obj
__end_of_TMR2_StartTimer B0C 0 CODE 0 text9 dist/default/production/AntiRats.X.production.obj
# %SPLITSTAB Section
# This section enumerates all the psect splits performed by the assembler.
# The beginning of the section is indicated by %SPLITSTAB.
# Each line is a record a particular split, where the parent psect is on
# the left and the child on the right.  Note that a child psect is always
# split form the top of the parent psect. All splits from a given parent
# are listed in the order in which they occurred.
%SPLITSTAB
# %DABS Section
# This section contains a table of all usuage of the assember
# directive DABS in the program. Each line has the following format:
#   <name> <space> <address> <size>
# If the DABS was originally labelled then that shall be <name>,
# otherwise name will be "-".  The <space> number is in decimal.
# <address> and <size> are in byte units as unqaulified hexadecimal
%DABS
- 1 7E 2
# %SEGMENTS Section
# This sections enumerates the segments of the program.  Each segment
# is described on a single line as follows:
#    <name> <space> <link address> <file address> <size> <delta>
# Addresses and size are in unqualified hexadecimal.  The link address
# and size are in units of delta. The file address is in units of bytes.
# All other numeric quantities are in decimal.
%SEGMENTS
cinit 0 7FD FFA 3 2
text1 0 5B8 B70 1A 2
text2 0 6CD D9A 87 2
text3 0 754 EA8 A9 2
text4 0 669 CD2 64 2
text5 0 58B B16 5 2
text6 0 586 B0C 5 2
text7 0 5AC B58 C 2
text8 0 598 B30 9 2
text9 0 583 B06 3 2
text10 0 5A1 B42 B 2
text11 0 5ED BDA 33 2
text12 0 590 B20 8 2
text13 0 5D2 BA4 1B 2
maintext 0 620 C40 49 2
cstackCOMMON 1 70 70 D 1
cstackBANK0 1 20 20 24 1
reset_vec 0 0 0 4 2
config 0 8007 1000E 2 2
