NDFramePage.OnPageTitleLoaded("File3:mvau_stream_tb_v2.sv","mvau_stream_tb_v2.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_tb_v2.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Groups","Group"],["Module","Module"],["Signals","Signal"]],[[172,0,1,"Module","Module"],[173,0,2,"<span class=\"Qualifier\">mvau_stream_tb_v2.</span>&#8203;sv (testbench)","mvau_stream_tb_v2.sv"],[174,0,1,"Signals","Signals"],[175,0,3,"rst_n","rst_n"],[176,0,3,"in_v","in_v"],[177,0,3,"weights","weights"],[178,0,3,"in_wgt","in_wgt"],[179,0,3,"in_wgt_um","in_wgt_um"],[180,0,3,"in_mat","in_mat"],[181,0,3,"in_act","in_act"],[182,0,3,"mvau_beh","mvau_beh"],[183,0,3,"out_v","out_v"],[184,0,3,"out","out"],[185,0,3,"out_packed","out_packed"],[186,0,3,"test_count","test_count"],[187,0,3,"do_comp","do_comp"],[188,0,1,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[189,0,0,"CLK_GEN","CLK_GEN"],[190,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[191,0,0,"INP_ACT_MAT_GEN","INP_ACT_MAT_GEN"],[192,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"]]);