/* Generated by Yosys 0.60+95 (git sha1 991e70489, g++ 14.3.0 -fPIC -O3) */

module SequenceRecognition(clk, reset, in, disc, flag, err);
  input clk;
  wire clk;
  input reset;
  wire reset;
  input in;
  wire in;
  output disc;
  wire disc;
  output flag;
  wire flag;
  output err;
  wire err;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [1:0] _07_;
  wire [1:0] _08_;
  wire [1:0] _09_;
  wire [1:0] _10_;
  wire [1:0] _11_;
  wire [3:0] _12_;
  wire [3:0] _13_;
  wire [3:0] _14_;
  wire [1:0] _15_;
  wire [3:0] _16_;
  wire [1:0] _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire [31:0] _28_;
  wire [31:0] _29_;
  wire [7:0] _30_;
  wire [3:0] _31_;
  wire _32_;
  wire _33_;
  reg [3:0] state;
  always @(posedge clk)
    if (_00_) state[3] <= 1'h0;
    else state[3] <= _31_[3];
  always @(posedge clk)
    if (_00_) state[2] <= 1'h0;
    else state[2] <= _31_[2];
  always @(posedge clk)
    if (_00_) state[1] <= 1'h0;
    else state[1] <= _31_[1];
  always @(posedge clk)
    if (_00_) state[0] <= 1'h0;
    else state[0] <= _31_[0];
  assign _05_ = ~_33_;
  assign _01_ = ~state[0];
  assign _02_ = ~state[1];
  assign _03_ = ~state[2];
  assign _04_ = ~state[3];
  assign _29_[29] = in & _30_[7];
  assign _29_[25] = in & _30_[6];
  assign _29_[22] = in & _30_[5];
  assign _29_[18] = in & _30_[4];
  assign _29_[12] = _28_[12] & _29_[14];
  assign _29_[8] = _28_[12] & _29_[11];
  assign _29_[4] = in & _30_[1];
  assign _29_[3] = in & err;
  assign _06_ = disc | flag;
  assign _30_[1] = _06_ | _32_;
  assign _07_[1] = state[2] | _04_;
  assign _19_ = _07_[0] | _07_[1];
  assign _20_ = _08_[0] | _07_[1];
  assign _21_ = _09_[0] | _09_[1];
  assign _09_[1] = _03_ | state[3];
  assign _22_ = _10_[0] | _09_[1];
  assign _23_ = _08_[0] | _09_[1];
  assign _07_[0] = state[0] | state[1];
  assign _24_ = _07_[0] | _09_[1];
  assign _10_[0] = _01_ | _02_;
  assign _11_[1] = state[2] | state[3];
  assign _25_ = _10_[0] | _11_[1];
  assign _09_[0] = state[0] | _02_;
  assign _26_ = _09_[0] | _11_[1];
  assign _08_[0] = _01_ | state[1];
  assign _27_ = _08_[0] | _11_[1];
  assign _31_[3] = _29_[3] | _29_[11];
  assign _12_[2] = _29_[18] | _29_[22];
  assign _31_[2] = _29_[14] | _12_[2];
  assign _13_[3] = _29_[25] | _29_[29];
  assign _31_[1] = _29_[14] | _13_[3];
  assign _14_[1] = _29_[8] | _29_[12];
  assign _15_[0] = _29_[4] | _14_[1];
  assign _15_[1] = _29_[18] | _29_[25];
  assign _31_[0] = _15_[0] | _15_[1];
  assign _16_[0] = err | _30_[1];
  assign _16_[1] = _29_[11] | _29_[14];
  assign _16_[2] = _30_[4] | _30_[5];
  assign _16_[3] = _30_[6] | _30_[7];
  assign _17_[0] = _16_[0] | _16_[1];
  assign _17_[1] = _16_[2] | _16_[3];
  assign _33_ = _17_[0] | _17_[1];
  assign _00_ = reset | _05_;
  assign _18_ = _07_[0] | _11_[1];
  assign err = ~_19_;
  assign flag = ~_20_;
  assign _29_[11] = ~_21_;
  assign disc = ~_22_;
  assign _29_[14] = ~_23_;
  assign _30_[4] = ~_24_;
  assign _30_[5] = ~_25_;
  assign _30_[6] = ~_26_;
  assign _30_[7] = ~_27_;
  assign _32_ = ~_18_;
  assign _28_[12] = ~in;
  assign _08_[1] = _07_[1];
  assign _10_[1] = _09_[1];
  assign _11_[0] = _10_[0];
  assign { _12_[3], _12_[1:0] } = { 1'h0, _29_[14], 1'h0 };
  assign _13_[2:0] = { 1'h0, _29_[14], 1'h0 };
  assign { _14_[3:2], _14_[0] } = { _29_[25], _29_[18], _29_[4] };
  assign { _28_[31:13], _28_[11:0] } = { 2'h0, in, 3'h0, in, in, 1'h0, in, 3'h0, in, 1'h0, in, 6'h1c, _28_[12], 3'h0, in, in, 3'h0 };
  assign { _29_[31:30], _29_[28:26], _29_[24:23], _29_[21:19], _29_[17:15], _29_[13], _29_[10:9], _29_[7:5], _29_[2:0] } = { 5'h00, _29_[25], 5'h00, _29_[18], 1'h0, _29_[14], 8'h00 };
  assign { _30_[3:2], _30_[0] } = { _29_[14], _29_[11], err };
endmodule
