

================================================================
== Vivado HLS Report for 'dense_forward'
================================================================
* Date:           Mon Jul 15 22:02:49 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls
* Solution:       default
* Product family: zynq
* Target device:  xc7z020clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.848|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  148610|  148610|  148610|  148610|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  147712|  147712|      1154|          -|          -|   128|    no    |
        | + Loop 1.1  |    1152|    1152|         9|          -|          -|   128|    no    |
        |- Loop 2     |     896|     896|         7|          -|          -|   128|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
	12  / (exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	3  / true
12 --> 
	13  / (!exitcond)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	12  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 19 [1/1] (1.17ns)   --->   "br label %.loopexit" [src/rnn.cpp:315]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.17>

State 2 <SV = 1> <Delay = 1.62>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i = phi i8 [ 0, %0 ], [ %i_24, %.loopexit.loopexit ]"   --->   Operation 20 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.33ns)   --->   "%exitcond2 = icmp eq i8 %i, -128" [src/rnn.cpp:315]   --->   Operation 21 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.62ns)   --->   "%i_24 = add i8 %i, 1" [src/rnn.cpp:315]   --->   Operation 23 'add' 'i_24' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %1" [src/rnn.cpp:315]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = zext i8 %i to i64" [src/rnn.cpp:317]   --->   Operation 25 'zext' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_cast = zext i8 %i to i16" [src/rnn.cpp:317]   --->   Operation 26 'zext' 'tmp_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%dense_output_addr = getelementptr inbounds [128 x float]* @dense_output, i64 0, i64 %tmp" [src/rnn.cpp:317]   --->   Operation 27 'getelementptr' 'dense_output_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.17ns)   --->   "br label %2" [src/rnn.cpp:318]   --->   Operation 28 'br' <Predicate = (!exitcond2)> <Delay = 1.17>
ST_2 : Operation 29 [1/1] (1.17ns)   --->   "br label %.preheader" [src/rnn.cpp:322]   --->   Operation 29 'br' <Predicate = (exitcond2)> <Delay = 1.17>

State 3 <SV = 2> <Delay = 4.05>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%storemerge1 = phi float [ 0.000000e+00, %1 ], [ %tmp_109, %3 ]" [src/rnn.cpp:319]   --->   Operation 30 'phi' 'storemerge1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%j = phi i8 [ 0, %1 ], [ %j_11, %3 ]"   --->   Operation 31 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.41ns)   --->   "store float %storemerge1, float* %dense_output_addr, align 4" [src/rnn.cpp:319]   --->   Operation 32 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 33 [1/1] (1.33ns)   --->   "%exitcond1 = icmp eq i8 %j, -128" [src/rnn.cpp:318]   --->   Operation 33 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 34 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.62ns)   --->   "%j_11 = add i8 %j, 1" [src/rnn.cpp:318]   --->   Operation 35 'add' 'j_11' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit.loopexit, label %3" [src/rnn.cpp:318]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_107 = zext i8 %j to i64" [src/rnn.cpp:319]   --->   Operation 37 'zext' 'tmp_107' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_149 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %j, i7 0)" [src/rnn.cpp:318]   --->   Operation 38 'bitconcatenate' 'tmp_149' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_162_cast = zext i15 %tmp_149 to i16" [src/rnn.cpp:319]   --->   Operation 39 'zext' 'tmp_162_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.63ns)   --->   "%tmp_151 = add i16 %tmp_cast, %tmp_162_cast" [src/rnn.cpp:319]   --->   Operation 40 'add' 'tmp_151' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_163_cast = zext i16 %tmp_151 to i64" [src/rnn.cpp:319]   --->   Operation 41 'zext' 'tmp_163_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%dense_kernel_addr = getelementptr [16384 x float]* @dense_kernel, i64 0, i64 %tmp_163_cast" [src/rnn.cpp:319]   --->   Operation 42 'getelementptr' 'dense_kernel_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (2.41ns)   --->   "%dense_kernel_load = load float* %dense_kernel_addr, align 4" [src/rnn.cpp:319]   --->   Operation 43 'load' 'dense_kernel_load' <Predicate = (!exitcond1)> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%h_addr = getelementptr [128 x float]* %h, i64 0, i64 %tmp_107" [src/rnn.cpp:319]   --->   Operation 44 'getelementptr' 'h_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (2.41ns)   --->   "%h_load = load float* %h_addr, align 4" [src/rnn.cpp:319]   --->   Operation 45 'load' 'h_load' <Predicate = (!exitcond1)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 46 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.41>
ST_4 : Operation 47 [1/2] (2.41ns)   --->   "%dense_kernel_load = load float* %dense_kernel_addr, align 4" [src/rnn.cpp:319]   --->   Operation 47 'load' 'dense_kernel_load' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_4 : Operation 48 [1/2] (2.41ns)   --->   "%h_load = load float* %h_addr, align 4" [src/rnn.cpp:319]   --->   Operation 48 'load' 'h_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 5 <SV = 4> <Delay = 7.59>
ST_5 : Operation 49 [3/3] (7.59ns)   --->   "%tmp_108 = fmul float %dense_kernel_load, %h_load" [src/rnn.cpp:319]   --->   Operation 49 'fmul' 'tmp_108' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.59>
ST_6 : Operation 50 [2/3] (7.59ns)   --->   "%tmp_108 = fmul float %dense_kernel_load, %h_load" [src/rnn.cpp:319]   --->   Operation 50 'fmul' 'tmp_108' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.59>
ST_7 : Operation 51 [1/3] (7.59ns)   --->   "%tmp_108 = fmul float %dense_kernel_load, %h_load" [src/rnn.cpp:319]   --->   Operation 51 'fmul' 'tmp_108' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.28>
ST_8 : Operation 52 [4/4] (7.28ns)   --->   "%tmp_109 = fadd float %storemerge1, %tmp_108" [src/rnn.cpp:319]   --->   Operation 52 'fadd' 'tmp_109' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.28>
ST_9 : Operation 53 [3/4] (7.28ns)   --->   "%tmp_109 = fadd float %storemerge1, %tmp_108" [src/rnn.cpp:319]   --->   Operation 53 'fadd' 'tmp_109' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.28>
ST_10 : Operation 54 [2/4] (7.28ns)   --->   "%tmp_109 = fadd float %storemerge1, %tmp_108" [src/rnn.cpp:319]   --->   Operation 54 'fadd' 'tmp_109' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.28>
ST_11 : Operation 55 [1/4] (7.28ns)   --->   "%tmp_109 = fadd float %storemerge1, %tmp_108" [src/rnn.cpp:319]   --->   Operation 55 'fadd' 'tmp_109' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "br label %2" [src/rnn.cpp:318]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 2> <Delay = 2.41>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%i1 = phi i8 [ %i_25, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 57 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (1.33ns)   --->   "%exitcond = icmp eq i8 %i1, -128" [src/rnn.cpp:322]   --->   Operation 58 'icmp' 'exitcond' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 59 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (1.62ns)   --->   "%i_25 = add i8 %i1, 1" [src/rnn.cpp:322]   --->   Operation 60 'add' 'i_25' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %._crit_edge" [src/rnn.cpp:322]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_105 = zext i8 %i1 to i64" [src/rnn.cpp:324]   --->   Operation 62 'zext' 'tmp_105' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%dense_bias_addr = getelementptr inbounds [128 x float]* @dense_bias, i64 0, i64 %tmp_105" [src/rnn.cpp:324]   --->   Operation 63 'getelementptr' 'dense_bias_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 64 [2/2] (2.41ns)   --->   "%dense_bias_load = load float* %dense_bias_addr, align 4" [src/rnn.cpp:324]   --->   Operation 64 'load' 'dense_bias_load' <Predicate = (!exitcond)> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%dense_output_addr_1 = getelementptr inbounds [128 x float]* @dense_output, i64 0, i64 %tmp_105" [src/rnn.cpp:324]   --->   Operation 65 'getelementptr' 'dense_output_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 66 [2/2] (2.41ns)   --->   "%dense_output_load = load float* %dense_output_addr_1, align 4" [src/rnn.cpp:324]   --->   Operation 66 'load' 'dense_output_load' <Predicate = (!exitcond)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "ret void" [src/rnn.cpp:331]   --->   Operation 67 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 13 <SV = 3> <Delay = 2.41>
ST_13 : Operation 68 [1/2] (2.41ns)   --->   "%dense_bias_load = load float* %dense_bias_addr, align 4" [src/rnn.cpp:324]   --->   Operation 68 'load' 'dense_bias_load' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_13 : Operation 69 [1/2] (2.41ns)   --->   "%dense_output_load = load float* %dense_output_addr_1, align 4" [src/rnn.cpp:324]   --->   Operation 69 'load' 'dense_output_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 14 <SV = 4> <Delay = 7.28>
ST_14 : Operation 70 [4/4] (7.28ns)   --->   "%tmp_106 = fadd float %dense_output_load, %dense_bias_load" [src/rnn.cpp:324]   --->   Operation 70 'fadd' 'tmp_106' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 5> <Delay = 7.28>
ST_15 : Operation 71 [3/4] (7.28ns)   --->   "%tmp_106 = fadd float %dense_output_load, %dense_bias_load" [src/rnn.cpp:324]   --->   Operation 71 'fadd' 'tmp_106' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 6> <Delay = 7.28>
ST_16 : Operation 72 [2/4] (7.28ns)   --->   "%tmp_106 = fadd float %dense_output_load, %dense_bias_load" [src/rnn.cpp:324]   --->   Operation 72 'fadd' 'tmp_106' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 7> <Delay = 7.28>
ST_17 : Operation 73 [1/4] (7.28ns)   --->   "%tmp_106 = fadd float %dense_output_load, %dense_bias_load" [src/rnn.cpp:324]   --->   Operation 73 'fadd' 'tmp_106' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 8> <Delay = 7.84>
ST_18 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_106_to_int = bitcast float %tmp_106 to i32" [src/rnn.cpp:326]   --->   Operation 74 'bitcast' 'tmp_106_to_int' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_145 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_106_to_int, i32 23, i32 30)" [src/rnn.cpp:326]   --->   Operation 75 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_150 = trunc i32 %tmp_106_to_int to i23" [src/rnn.cpp:326]   --->   Operation 76 'trunc' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 77 [1/1] (1.33ns)   --->   "%notlhs = icmp ne i8 %tmp_145, -1" [src/rnn.cpp:326]   --->   Operation 77 'icmp' 'notlhs' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 78 [1/1] (1.83ns)   --->   "%notrhs = icmp eq i23 %tmp_150, 0" [src/rnn.cpp:326]   --->   Operation 78 'icmp' 'notrhs' <Predicate = true> <Delay = 1.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node storemerge)   --->   "%tmp_s = or i1 %notrhs, %notlhs" [src/rnn.cpp:326]   --->   Operation 79 'or' 'tmp_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 80 [1/1] (4.71ns)   --->   "%tmp_147 = fcmp olt float %tmp_106, 0.000000e+00" [src/rnn.cpp:326]   --->   Operation 80 'fcmp' 'tmp_147' <Predicate = true> <Delay = 4.71> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node storemerge)   --->   "%tmp_148 = and i1 %tmp_s, %tmp_147" [src/rnn.cpp:326]   --->   Operation 81 'and' 'tmp_148' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 82 [1/1] (0.71ns) (out node of the LUT)   --->   "%storemerge = select i1 %tmp_148, float 0.000000e+00, float %tmp_106" [src/rnn.cpp:326]   --->   Operation 82 'select' 'storemerge' <Predicate = true> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 83 [1/1] (2.41ns)   --->   "store float %storemerge, float* %dense_output_addr_1, align 4" [src/rnn.cpp:324]   --->   Operation 83 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_18 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader" [src/rnn.cpp:322]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_output]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_kernel]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_19         (br               ) [ 0111111111110000000]
i                   (phi              ) [ 0010000000000000000]
exitcond2           (icmp             ) [ 0011111111110000000]
empty               (speclooptripcount) [ 0000000000000000000]
i_24                (add              ) [ 0111111111110000000]
StgValue_24         (br               ) [ 0000000000000000000]
tmp                 (zext             ) [ 0000000000000000000]
tmp_cast            (zext             ) [ 0001111111110000000]
dense_output_addr   (getelementptr    ) [ 0001111111110000000]
StgValue_28         (br               ) [ 0011111111110000000]
StgValue_29         (br               ) [ 0011111111111111111]
storemerge1         (phi              ) [ 0001111111110000000]
j                   (phi              ) [ 0001000000000000000]
StgValue_32         (store            ) [ 0000000000000000000]
exitcond1           (icmp             ) [ 0011111111110000000]
empty_60            (speclooptripcount) [ 0000000000000000000]
j_11                (add              ) [ 0011111111110000000]
StgValue_36         (br               ) [ 0000000000000000000]
tmp_107             (zext             ) [ 0000000000000000000]
tmp_149             (bitconcatenate   ) [ 0000000000000000000]
tmp_162_cast        (zext             ) [ 0000000000000000000]
tmp_151             (add              ) [ 0000000000000000000]
tmp_163_cast        (zext             ) [ 0000000000000000000]
dense_kernel_addr   (getelementptr    ) [ 0000100000000000000]
h_addr              (getelementptr    ) [ 0000100000000000000]
StgValue_46         (br               ) [ 0111111111110000000]
dense_kernel_load   (load             ) [ 0000011100000000000]
h_load              (load             ) [ 0000011100000000000]
tmp_108             (fmul             ) [ 0000000011110000000]
tmp_109             (fadd             ) [ 0011111111110000000]
StgValue_56         (br               ) [ 0011111111110000000]
i1                  (phi              ) [ 0000000000001000000]
exitcond            (icmp             ) [ 0000000000001111111]
empty_61            (speclooptripcount) [ 0000000000000000000]
i_25                (add              ) [ 0010000000001111111]
StgValue_61         (br               ) [ 0000000000000000000]
tmp_105             (zext             ) [ 0000000000000000000]
dense_bias_addr     (getelementptr    ) [ 0000000000000100000]
dense_output_addr_1 (getelementptr    ) [ 0000000000000111111]
StgValue_67         (ret              ) [ 0000000000000000000]
dense_bias_load     (load             ) [ 0000000000000011110]
dense_output_load   (load             ) [ 0000000000000011110]
tmp_106             (fadd             ) [ 0000000000000000001]
tmp_106_to_int      (bitcast          ) [ 0000000000000000000]
tmp_145             (partselect       ) [ 0000000000000000000]
tmp_150             (trunc            ) [ 0000000000000000000]
notlhs              (icmp             ) [ 0000000000000000000]
notrhs              (icmp             ) [ 0000000000000000000]
tmp_s               (or               ) [ 0000000000000000000]
tmp_147             (fcmp             ) [ 0000000000000000000]
tmp_148             (and              ) [ 0000000000000000000]
storemerge          (select           ) [ 0000000000000000000]
StgValue_83         (store            ) [ 0000000000000000000]
StgValue_84         (br               ) [ 0010000000001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="h">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dense_output">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_output"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dense_kernel">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_kernel"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="dense_output_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="8" slack="0"/>
<pin id="40" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_output_addr/2 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="7" slack="0"/>
<pin id="45" dir="0" index="1" bw="32" slack="0"/>
<pin id="46" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_32/3 dense_output_load/12 StgValue_83/18 "/>
</bind>
</comp>

<comp id="48" class="1004" name="dense_kernel_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="16" slack="0"/>
<pin id="52" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_kernel_addr/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="14" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_kernel_load/3 "/>
</bind>
</comp>

<comp id="61" class="1004" name="h_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="8" slack="0"/>
<pin id="65" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_addr/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="7" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_load/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="dense_bias_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="8" slack="0"/>
<pin id="78" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_bias_addr/12 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="7" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_bias_load/12 "/>
</bind>
</comp>

<comp id="87" class="1004" name="dense_output_addr_1_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="8" slack="0"/>
<pin id="91" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_output_addr_1/12 "/>
</bind>
</comp>

<comp id="95" class="1005" name="i_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="1"/>
<pin id="97" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="8" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="storemerge1_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge1 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="storemerge1_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="32" slack="1"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge1/3 "/>
</bind>
</comp>

<comp id="119" class="1005" name="j_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="1"/>
<pin id="121" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="j_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="8" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="130" class="1005" name="i1_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="1"/>
<pin id="132" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="i1_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="1" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/12 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="0" index="1" bw="32" slack="1"/>
<pin id="144" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_109/8 tmp_106/14 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="0" index="1" bw="32" slack="1"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_108/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_147_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_147/18 "/>
</bind>
</comp>

<comp id="155" class="1005" name="reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_109 tmp_106 "/>
</bind>
</comp>

<comp id="161" class="1004" name="exitcond2_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="i_24_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_24/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_cast_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="exitcond1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="j_11_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_11/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_107_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_107/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_149_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="15" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="0"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_149/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_162_cast_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="15" slack="0"/>
<pin id="209" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_162_cast/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_151_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="1"/>
<pin id="213" dir="0" index="1" bw="15" slack="0"/>
<pin id="214" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_151/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_163_cast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_163_cast/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="exitcond_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/12 "/>
</bind>
</comp>

<comp id="227" class="1004" name="i_25_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_25/12 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_105_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_105/12 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_106_to_int_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_106_to_int/18 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_145_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="0" index="2" bw="6" slack="0"/>
<pin id="247" dir="0" index="3" bw="6" slack="0"/>
<pin id="248" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_145/18 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_150_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_150/18 "/>
</bind>
</comp>

<comp id="257" class="1004" name="notlhs_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/18 "/>
</bind>
</comp>

<comp id="263" class="1004" name="notrhs_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="23" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/18 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_s_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/18 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_148_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_148/18 "/>
</bind>
</comp>

<comp id="281" class="1004" name="storemerge_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="32" slack="1"/>
<pin id="285" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/18 "/>
</bind>
</comp>

<comp id="293" class="1005" name="i_24_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_24 "/>
</bind>
</comp>

<comp id="298" class="1005" name="tmp_cast_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="1"/>
<pin id="300" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="303" class="1005" name="dense_output_addr_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="7" slack="1"/>
<pin id="305" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="dense_output_addr "/>
</bind>
</comp>

<comp id="311" class="1005" name="j_11_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j_11 "/>
</bind>
</comp>

<comp id="316" class="1005" name="dense_kernel_addr_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="14" slack="1"/>
<pin id="318" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="dense_kernel_addr "/>
</bind>
</comp>

<comp id="321" class="1005" name="h_addr_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="1"/>
<pin id="323" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="h_addr "/>
</bind>
</comp>

<comp id="326" class="1005" name="dense_kernel_load_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_kernel_load "/>
</bind>
</comp>

<comp id="331" class="1005" name="h_load_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h_load "/>
</bind>
</comp>

<comp id="336" class="1005" name="tmp_108_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_108 "/>
</bind>
</comp>

<comp id="344" class="1005" name="i_25_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_25 "/>
</bind>
</comp>

<comp id="349" class="1005" name="dense_bias_addr_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="1"/>
<pin id="351" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="dense_bias_addr "/>
</bind>
</comp>

<comp id="354" class="1005" name="dense_output_addr_1_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="7" slack="1"/>
<pin id="356" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="dense_output_addr_1 "/>
</bind>
</comp>

<comp id="359" class="1005" name="dense_bias_load_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_bias_load "/>
</bind>
</comp>

<comp id="364" class="1005" name="dense_output_load_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_output_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="18" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="18" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="18" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="87" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="110" pin="4"/><net_sink comp="43" pin=1"/></net>

<net id="118"><net_src comp="110" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="106" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="141" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="160"><net_src comp="155" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="165"><net_src comp="99" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="10" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="99" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="99" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="181"><net_src comp="99" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="123" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="123" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="123" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="123" pin="4"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="24" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="210"><net_src comp="199" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="207" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="219"><net_src comp="211" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="225"><net_src comp="134" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="10" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="134" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="16" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="134" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="242"><net_src comp="155" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="26" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="239" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="28" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="30" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="256"><net_src comp="239" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="243" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="32" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="253" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="34" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="257" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="269" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="150" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="20" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="155" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="289"><net_src comp="281" pin="3"/><net_sink comp="43" pin=1"/></net>

<net id="296"><net_src comp="167" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="301"><net_src comp="178" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="306"><net_src comp="36" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="314"><net_src comp="188" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="319"><net_src comp="48" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="324"><net_src comp="61" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="329"><net_src comp="55" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="334"><net_src comp="68" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="339"><net_src comp="146" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="347"><net_src comp="227" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="352"><net_src comp="74" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="357"><net_src comp="87" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="362"><net_src comp="81" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="367"><net_src comp="43" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="141" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_output | {3 18 }
 - Input state : 
	Port: dense_forward : h | {3 4 }
	Port: dense_forward : dense_output | {12 13 }
	Port: dense_forward : dense_kernel | {3 4 }
	Port: dense_forward : dense_bias | {12 13 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		i_24 : 1
		StgValue_24 : 2
		tmp : 1
		tmp_cast : 1
		dense_output_addr : 2
	State 3
		StgValue_32 : 1
		exitcond1 : 1
		j_11 : 1
		StgValue_36 : 2
		tmp_107 : 1
		tmp_149 : 1
		tmp_162_cast : 2
		tmp_151 : 3
		tmp_163_cast : 4
		dense_kernel_addr : 5
		dense_kernel_load : 6
		h_addr : 2
		h_load : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		exitcond : 1
		i_25 : 1
		StgValue_61 : 2
		tmp_105 : 1
		dense_bias_addr : 2
		dense_bias_load : 3
		dense_output_addr_1 : 2
		dense_output_load : 3
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		tmp_145 : 1
		tmp_150 : 1
		notlhs : 2
		notrhs : 2
		tmp_s : 3
		tmp_148 : 3
		storemerge : 3
		StgValue_83 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_141     |    2    |   227   |   403   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_146     |    3    |   128   |   320   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |    tmp_147_fu_150   |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|          |     i_24_fu_167     |    0    |    0    |    15   |
|    add   |     j_11_fu_188     |    0    |    0    |    15   |
|          |    tmp_151_fu_211   |    0    |    0    |    22   |
|          |     i_25_fu_227     |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond2_fu_161  |    0    |    0    |    11   |
|          |   exitcond1_fu_182  |    0    |    0    |    11   |
|   icmp   |   exitcond_fu_221   |    0    |    0    |    11   |
|          |    notlhs_fu_257    |    0    |    0    |    11   |
|          |    notrhs_fu_263    |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|  select  |  storemerge_fu_281  |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    or    |     tmp_s_fu_269    |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |    tmp_148_fu_275   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_173     |    0    |    0    |    0    |
|          |   tmp_cast_fu_178   |    0    |    0    |    0    |
|   zext   |    tmp_107_fu_194   |    0    |    0    |    0    |
|          | tmp_162_cast_fu_207 |    0    |    0    |    0    |
|          | tmp_163_cast_fu_216 |    0    |    0    |    0    |
|          |    tmp_105_fu_233   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|    tmp_149_fu_199   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|    tmp_145_fu_243   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |    tmp_150_fu_253   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   421   |   1127  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  dense_bias_addr_reg_349  |    7   |
|  dense_bias_load_reg_359  |   32   |
| dense_kernel_addr_reg_316 |   14   |
| dense_kernel_load_reg_326 |   32   |
|dense_output_addr_1_reg_354|    7   |
| dense_output_addr_reg_303 |    7   |
| dense_output_load_reg_364 |   32   |
|       h_addr_reg_321      |    7   |
|       h_load_reg_331      |   32   |
|         i1_reg_130        |    8   |
|        i_24_reg_293       |    8   |
|        i_25_reg_344       |    8   |
|          i_reg_95         |    8   |
|        j_11_reg_311       |    8   |
|         j_reg_119         |    8   |
|          reg_155          |   32   |
|    storemerge1_reg_106    |   32   |
|      tmp_108_reg_336      |   32   |
|      tmp_cast_reg_298     |   16   |
+---------------------------+--------+
|           Total           |   330  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_43  |  p0  |   3  |   7  |   21   ||    15   |
|   grp_access_fu_43  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_55  |  p0  |   2  |  14  |   28   ||    9    |
|   grp_access_fu_68  |  p0  |   2  |   7  |   14   ||    9    |
|   grp_access_fu_81  |  p0  |   2  |   7  |   14   ||    9    |
| storemerge1_reg_106 |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_141     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_141     |  p1  |   2  |  32  |   64   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   333  || 9.49575 ||    78   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   421  |  1127  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   78   |
|  Register |    -   |    -   |   330  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    9   |   751  |  1205  |
+-----------+--------+--------+--------+--------+
