// Seed: 2082844482
module module_0 #(
    parameter id_9 = 32'd87
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wor id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = -1;
  id_8 :
  assert property (@(negedge id_7) id_8)
  else $unsigned(83);
  ;
  assign id_5 = 1;
  wire _id_9;
  wire [id_9 : "" ==  1] id_10;
  wire id_11;
  assign id_8[-1] = 1 ? 1'h0 : -1 ? 1'b0 : 1 ? -1 : id_9;
  assign id_5 = id_7;
  if (1) begin : LABEL_0
    logic id_12 = id_1;
  end else begin : LABEL_1
    logic id_13;
    ;
    logic id_14;
  end
endmodule
module module_1 #(
    parameter id_4 = 32'd61
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output uwire id_9;
  input wire id_8;
  output wand id_7;
  input wire id_6;
  output wire id_5;
  input wire _id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_11 = 1;
  logic [7:0][-1 : 1] id_12;
  assign id_12[id_4] = id_9++;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_10,
      id_11,
      id_7,
      id_2,
      id_11
  );
  assign id_7 = id_6 == id_3;
endmodule
