<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: CTU_CAN_FD_RTL.BIT_TIME_CFG_CAPTURE RTL</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_CTU_CAN_FD_RTL.BIT_TIME_CFG_CAPTURE RTL'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_CTU_CAN_FD_RTL.BIT_TIME_CFG_CAPTURE RTL')">CTU_CAN_FD_RTL.BIT_TIME_CFG_CAPTURE RTL</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.50</td>
<td class="s10 cl rt"><a href="mod268.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod268.html#Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod268.html#Toggle" > 94.01</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod268.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/oille/Downloads/ctucanfd_2v5/src/prescaler/bit_time_cfg_capture.vhd')">/home/oille/Downloads/ctucanfd_2v5/src/prescaler/bit_time_cfg_capture.vhd</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod268.html#inst_tag_1512"  onclick="showContent('inst_tag_1512')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.PRESCALER_INST.BIT_TIME_CFG_CAPTURE_INST</a></td>
<td class="s9 cl rt"> 94.63</td>
<td class="s10 cl rt"><a href="mod268.html#inst_tag_1512_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod268.html#inst_tag_1512_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod268.html#inst_tag_1512_Toggle" > 78.52</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod268.html#inst_tag_1512_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod268.html#inst_tag_1511"  onclick="showContent('inst_tag_1511')">TB_TOP_CTU_CAN_FD.DUT.PRESCALER_INST.BIT_TIME_CFG_CAPTURE_INST<img src="ex.gif" class="icon"></a></td>
<td class="s9 cl rt"> 99.72</td>
<td class="s10 cl rt"><a href="mod268.html#inst_tag_1511_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod268.html#inst_tag_1511_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod268.html#inst_tag_1511_Toggle" > 98.89</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod268.html#inst_tag_1511_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_1512'>
<hr>
<a name="inst_tag_1512"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_1512" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.PRESCALER_INST.BIT_TIME_CFG_CAPTURE_INST</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.63</td>
<td class="s10 cl rt"><a href="mod268.html#inst_tag_1512_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod268.html#inst_tag_1512_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod268.html#inst_tag_1512_Toggle" > 78.52</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod268.html#inst_tag_1512_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.63</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 78.52</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 76.50</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s8 cl rt"> 82.53</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td><a href="mod11.html#inst_tag_21" >PRESCALER_INST</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1511'>
<hr>
<a name="inst_tag_1511"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_1511" >TB_TOP_CTU_CAN_FD.DUT.PRESCALER_INST.BIT_TIME_CFG_CAPTURE_INST<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.72</td>
<td class="s10 cl rt"><a href="mod268.html#inst_tag_1511_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod268.html#inst_tag_1511_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod268.html#inst_tag_1511_Toggle" > 98.89</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod268.html#inst_tag_1511_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.72</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 98.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 99.19</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 97.73</td>
<td class="s9 cl rt"> 99.05</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod11.html#inst_tag_20" >PRESCALER_INST<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_CTU_CAN_FD_RTL.BIT_TIME_CFG_CAPTURE RTL'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod268.html" >CTU_CAN_FD_RTL.BIT_TIME_CFG_CAPTURE RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>203</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>257</td><td>6</td><td>6</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
202                         begin
203        1/1                  if (res_n = '0') then
204        1/1                      mr_settings_ena_reg     &lt;= '0';
205        1/1                      mr_settings_ena_reg_2   &lt;= '0';
206                             elsif (rising_edge(clk_sys)) then
207        1/1                      mr_settings_ena_reg     &lt;= mr_settings_ena;
208        1/1                      mr_settings_ena_reg_2   &lt;= mr_settings_ena_reg;
209                             end if;
210                         end process;
211                     
212                         -- Capture the configuration upon enabbling of the core.
213                         capture &lt;= '1' when (mr_settings_ena = '1' and mr_settings_ena_reg = '0') else
214                                    '0';
215                     
216                         -- Start edge is generated one clock cycle after the capture so that resynchronisation will
217                         -- capture correct values already!
218                         start_edge &lt;= '1' when (mr_settings_ena_reg_2 = '0' and mr_settings_ena_reg = '1') else
219                                       '0';
220                     
221                         -----------------------------------------------------------------------------------------------
222                         -- Time segment 2
223                         -----------------------------------------------------------------------------------------------
224                         tseg2_nbt &lt;= std_logic_vector(resize(unsigned(mr_btr_ph2),      G_TSEG2_NBT_WIDTH));
225                         tseg2_dbt &lt;= std_logic_vector(resize(unsigned(mr_btr_fd_ph2_fd),G_TSEG2_DBT_WIDTH));
226                     
227                         -----------------------------------------------------------------------------------------------
228                         -- Synchronisation jump width
229                         -----------------------------------------------------------------------------------------------
230                         sjw_nbt &lt;= std_logic_vector(resize(unsigned(mr_btr_sjw),        G_SJW_NBT_WIDTH));
231                         sjw_dbt &lt;= std_logic_vector(resize(unsigned(mr_btr_fd_sjw_fd),  G_SJW_DBT_WIDTH));
232                     
233                         -----------------------------------------------------------------------------------------------
234                         -- Baud rate prescaler
235                         -----------------------------------------------------------------------------------------------
236                         brp_nbt &lt;= std_logic_vector(resize(unsigned(mr_btr_brp),        G_BRP_NBT_WIDTH));
237                         brp_dbt &lt;= std_logic_vector(resize(unsigned(mr_btr_fd_brp_fd),  G_BRP_DBT_WIDTH));
238                     
239                         -----------------------------------------------------------------------------------------------
240                         -- Calculation of next values for TSEG1 capture registers
241                         -----------------------------------------------------------------------------------------------
242                         tseg1_nbt_d   &lt;= std_logic_vector(
243                                             resize(unsigned(mr_btr_prop),       G_TSEG1_NBT_WIDTH) +
244                                             resize(unsigned(mr_btr_ph1),        G_TSEG1_NBT_WIDTH) +
245                                             resize(sync_length,                 G_TSEG1_NBT_WIDTH));
246                     
247                         tseg1_dbt_d   &lt;= std_logic_vector(
248                                             resize(unsigned(mr_btr_fd_prop_fd), G_TSEG1_DBT_WIDTH) +
249                                             resize(unsigned(mr_btr_fd_ph1_fd),  G_TSEG1_DBT_WIDTH) +
250                                             resize(sync_length,                 G_TSEG1_DBT_WIDTH));
251                     
252                         -----------------------------------------------------------------------------------------------
253                         -- Capture registers for TSEG1
254                         -----------------------------------------------------------------------------------------------
255                         brp_capt_proc : process(res_n, clk_sys)
256                         begin
257        1/1                  if (res_n = '0') then
258                                 -- Matching reset values to what is in Memory registers.
259                                 -- This is to make assertions which check valid bit time config
260                                 -- happy, no impact on functionality!
261        1/1                      tseg1_nbt &lt;= std_logic_vector(to_unsigned(9, G_TSEG1_NBT_WIDTH));
262        1/1                      tseg1_dbt &lt;= std_logic_vector(to_unsigned(7, G_TSEG1_NBT_WIDTH));
263                             elsif (rising_edge(clk_sys)) then
264        1/1                      if (capture = '1') then
265        1/1                          tseg1_nbt &lt;= tseg1_nbt_d;
266        1/1                          tseg1_dbt &lt;= tseg1_dbt_d;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod268.html" >CTU_CAN_FD_RTL.BIT_TIME_CFG_CAPTURE RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION ((MR_SETTINGS_ENA = '1') AND (MR_SETTINGS_ENA_REG = '0'))
            ----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 SUB-EXPRESSION ((MR_SETTINGS_ENA = '1') AND (MR_SETTINGS_ENA_REG = '0'))
                 -----------1-----------     -------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       218
 EXPRESSION ((MR_SETTINGS_ENA_REG_2 = '0') AND (MR_SETTINGS_ENA_REG = '1'))
            -------------------------------1-------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       218
 SUB-EXPRESSION ((MR_SETTINGS_ENA_REG_2 = '0') AND (MR_SETTINGS_ENA_REG = '1'))
                 --------------1--------------     -------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod268.html" >CTU_CAN_FD_RTL.BIT_TIME_CFG_CAPTURE RTL</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">27</td>
<td class="rt">20</td>
<td class="rt">74.07 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">284</td>
<td class="rt">267</td>
<td class="rt">94.01 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">142</td>
<td class="rt">135</td>
<td class="rt">95.07 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">142</td>
<td class="rt">132</td>
<td class="rt">92.96 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">16</td>
<td class="rt">72.73 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">246</td>
<td class="rt">231</td>
<td class="rt">93.90 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">123</td>
<td class="rt">117</td>
<td class="rt">95.12 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">123</td>
<td class="rt">114</td>
<td class="rt">92.68 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">38</td>
<td class="rt">36</td>
<td class="rt">94.74 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">18</td>
<td class="rt">94.74 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">18</td>
<td class="rt">94.74 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_SETTINGS_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_PROP[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_PH1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_PH2[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_BRP[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_BRP[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_SJW[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_FD_PROP_FD[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_FD_PH1_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_FD_PH2_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_FD_BRP_FD[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_FD_SJW_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TSEG1_NBT[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSEG1_NBT[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSEG2_NBT[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSEG2_NBT[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BRP_NBT[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>BRP_NBT[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SJW_NBT[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSEG1_DBT[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSEG1_DBT[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSEG2_DBT[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSEG2_DBT[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BRP_DBT[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SJW_DBT[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>START_EDGE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>TSEG1_NBT_D[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TSEG1_DBT_D[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TSEG1_DBT_D[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_SETTINGS_ENA_REG</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_SETTINGS_ENA_REG_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CAPTURE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod268.html" >CTU_CAN_FD_RTL.BIT_TIME_CFG_CAPTURE RTL</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">203</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">213</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">218</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">257</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203                if (res_n = '0') then
                   <font color = "green">-1-</font>  
204                    mr_settings_ena_reg     <= '0';
           <font color = "green">            ==></font>
205                    mr_settings_ena_reg_2   <= '0';
206                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
207                    mr_settings_ena_reg     <= mr_settings_ena;
           <font color = "green">            ==></font>
208                    mr_settings_ena_reg_2   <= mr_settings_ena_reg;
209                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
213            capture <= '1' when (mr_settings_ena = '1' and mr_settings_ena_reg = '0') else
                              <font color = "green">-1-</font>  
                              <font color = "green">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
218            start_edge <= '1' when (mr_settings_ena_reg_2 = '0' and mr_settings_ena_reg = '1') else
                                 <font color = "green">-1-</font>  
                                 <font color = "green">==></font>  
                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
257                if (res_n = '0') then
                   <font color = "green">-1-</font>  
258                    -- Matching reset values to what is in Memory registers.
259                    -- This is to make assertions which check valid bit time config
260                    -- happy, no impact on functionality!
261                    tseg1_nbt <= std_logic_vector(to_unsigned(9, G_TSEG1_NBT_WIDTH));
           <font color = "green">            ==></font>
262                    tseg1_dbt <= std_logic_vector(to_unsigned(7, G_TSEG1_NBT_WIDTH));
263                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
264                    if (capture = '1') then
                       <font color = "green">-3-</font>  
265                        tseg1_nbt <= tseg1_nbt_d;
           <font color = "green">                ==></font>
266                        tseg1_dbt <= tseg1_dbt_d;
267                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
268                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1512'>
<a name="inst_tag_1512_Line"></a>
<b>Line Coverage for Instance : <a href="mod268.html#inst_tag_1512" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.PRESCALER_INST.BIT_TIME_CFG_CAPTURE_INST</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>203</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>257</td><td>6</td><td>6</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
202                         begin
203        1/1                  if (res_n = '0') then
204        1/1                      mr_settings_ena_reg     &lt;= '0';
205        1/1                      mr_settings_ena_reg_2   &lt;= '0';
206                             elsif (rising_edge(clk_sys)) then
207        1/1                      mr_settings_ena_reg     &lt;= mr_settings_ena;
208        1/1                      mr_settings_ena_reg_2   &lt;= mr_settings_ena_reg;
209                             end if;
210                         end process;
211                     
212                         -- Capture the configuration upon enabbling of the core.
213                         capture &lt;= '1' when (mr_settings_ena = '1' and mr_settings_ena_reg = '0') else
214                                    '0';
215                     
216                         -- Start edge is generated one clock cycle after the capture so that resynchronisation will
217                         -- capture correct values already!
218                         start_edge &lt;= '1' when (mr_settings_ena_reg_2 = '0' and mr_settings_ena_reg = '1') else
219                                       '0';
220                     
221                         -----------------------------------------------------------------------------------------------
222                         -- Time segment 2
223                         -----------------------------------------------------------------------------------------------
224                         tseg2_nbt &lt;= std_logic_vector(resize(unsigned(mr_btr_ph2),      G_TSEG2_NBT_WIDTH));
225                         tseg2_dbt &lt;= std_logic_vector(resize(unsigned(mr_btr_fd_ph2_fd),G_TSEG2_DBT_WIDTH));
226                     
227                         -----------------------------------------------------------------------------------------------
228                         -- Synchronisation jump width
229                         -----------------------------------------------------------------------------------------------
230                         sjw_nbt &lt;= std_logic_vector(resize(unsigned(mr_btr_sjw),        G_SJW_NBT_WIDTH));
231                         sjw_dbt &lt;= std_logic_vector(resize(unsigned(mr_btr_fd_sjw_fd),  G_SJW_DBT_WIDTH));
232                     
233                         -----------------------------------------------------------------------------------------------
234                         -- Baud rate prescaler
235                         -----------------------------------------------------------------------------------------------
236                         brp_nbt &lt;= std_logic_vector(resize(unsigned(mr_btr_brp),        G_BRP_NBT_WIDTH));
237                         brp_dbt &lt;= std_logic_vector(resize(unsigned(mr_btr_fd_brp_fd),  G_BRP_DBT_WIDTH));
238                     
239                         -----------------------------------------------------------------------------------------------
240                         -- Calculation of next values for TSEG1 capture registers
241                         -----------------------------------------------------------------------------------------------
242                         tseg1_nbt_d   &lt;= std_logic_vector(
243                                             resize(unsigned(mr_btr_prop),       G_TSEG1_NBT_WIDTH) +
244                                             resize(unsigned(mr_btr_ph1),        G_TSEG1_NBT_WIDTH) +
245                                             resize(sync_length,                 G_TSEG1_NBT_WIDTH));
246                     
247                         tseg1_dbt_d   &lt;= std_logic_vector(
248                                             resize(unsigned(mr_btr_fd_prop_fd), G_TSEG1_DBT_WIDTH) +
249                                             resize(unsigned(mr_btr_fd_ph1_fd),  G_TSEG1_DBT_WIDTH) +
250                                             resize(sync_length,                 G_TSEG1_DBT_WIDTH));
251                     
252                         -----------------------------------------------------------------------------------------------
253                         -- Capture registers for TSEG1
254                         -----------------------------------------------------------------------------------------------
255                         brp_capt_proc : process(res_n, clk_sys)
256                         begin
257        1/1                  if (res_n = '0') then
258                                 -- Matching reset values to what is in Memory registers.
259                                 -- This is to make assertions which check valid bit time config
260                                 -- happy, no impact on functionality!
261        1/1                      tseg1_nbt &lt;= std_logic_vector(to_unsigned(9, G_TSEG1_NBT_WIDTH));
262        1/1                      tseg1_dbt &lt;= std_logic_vector(to_unsigned(7, G_TSEG1_NBT_WIDTH));
263                             elsif (rising_edge(clk_sys)) then
264        1/1                      if (capture = '1') then
265        1/1                          tseg1_nbt &lt;= tseg1_nbt_d;
266        1/1                          tseg1_dbt &lt;= tseg1_dbt_d;
</pre>
<hr>
<a name="inst_tag_1512_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod268.html#inst_tag_1512" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.PRESCALER_INST.BIT_TIME_CFG_CAPTURE_INST</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION ((MR_SETTINGS_ENA = '1') AND (MR_SETTINGS_ENA_REG = '0'))
            ----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 SUB-EXPRESSION ((MR_SETTINGS_ENA = '1') AND (MR_SETTINGS_ENA_REG = '0'))
                 -----------1-----------     -------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       218
 EXPRESSION ((MR_SETTINGS_ENA_REG_2 = '0') AND (MR_SETTINGS_ENA_REG = '1'))
            -------------------------------1-------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       218
 SUB-EXPRESSION ((MR_SETTINGS_ENA_REG_2 = '0') AND (MR_SETTINGS_ENA_REG = '1'))
                 --------------1--------------     -------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1512_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod268.html#inst_tag_1512" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.PRESCALER_INST.BIT_TIME_CFG_CAPTURE_INST</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">27</td>
<td class="rt">12</td>
<td class="rt">44.44 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">284</td>
<td class="rt">223</td>
<td class="rt">78.52 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">142</td>
<td class="rt">126</td>
<td class="rt">88.73 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">142</td>
<td class="rt">97</td>
<td class="rt">68.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">9</td>
<td class="rt">40.91 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">246</td>
<td class="rt">192</td>
<td class="rt">78.05 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">123</td>
<td class="rt">110</td>
<td class="rt">89.43 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">123</td>
<td class="rt">82</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">38</td>
<td class="rt">31</td>
<td class="rt">81.58 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">16</td>
<td class="rt">84.21 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">15</td>
<td class="rt">78.95 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_SETTINGS_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_PROP[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_PROP[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_PROP[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_PROP[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_PROP[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_PROP[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_PH1[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_PH1[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_PH1[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_PH1[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_PH2[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_PH2[4:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_PH2[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_BRP[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_BRP[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_BRP[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_SJW[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_SJW[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_FD_PROP_FD[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_FD_PH1_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_FD_PH2_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_FD_BRP_FD[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_FD_BRP_FD[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_FD_SJW_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TSEG1_NBT[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSEG1_NBT[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSEG1_NBT[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSEG1_NBT[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSEG1_NBT[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSEG1_NBT[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSEG2_NBT[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSEG2_NBT[4:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSEG2_NBT[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSEG2_NBT[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BRP_NBT[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>BRP_NBT[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>BRP_NBT[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SJW_NBT[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SJW_NBT[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSEG1_DBT[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSEG1_DBT[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSEG2_DBT[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSEG2_DBT[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BRP_DBT[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>BRP_DBT[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SJW_DBT[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>START_EDGE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>TSEG1_NBT_D[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TSEG1_NBT_D[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TSEG1_NBT_D[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TSEG1_NBT_D[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TSEG1_NBT_D[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TSEG1_NBT_D[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TSEG1_DBT_D[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TSEG1_DBT_D[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_SETTINGS_ENA_REG</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_SETTINGS_ENA_REG_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CAPTURE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1512_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod268.html#inst_tag_1512" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.PRESCALER_INST.BIT_TIME_CFG_CAPTURE_INST</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">203</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">213</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">218</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">257</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203                if (res_n = '0') then
                   <font color = "green">-1-</font>  
204                    mr_settings_ena_reg     <= '0';
           <font color = "green">            ==></font>
205                    mr_settings_ena_reg_2   <= '0';
206                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
207                    mr_settings_ena_reg     <= mr_settings_ena;
           <font color = "green">            ==></font>
208                    mr_settings_ena_reg_2   <= mr_settings_ena_reg;
209                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
213            capture <= '1' when (mr_settings_ena = '1' and mr_settings_ena_reg = '0') else
                              <font color = "green">-1-</font>  
                              <font color = "green">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
218            start_edge <= '1' when (mr_settings_ena_reg_2 = '0' and mr_settings_ena_reg = '1') else
                                 <font color = "green">-1-</font>  
                                 <font color = "green">==></font>  
                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
257                if (res_n = '0') then
                   <font color = "green">-1-</font>  
258                    -- Matching reset values to what is in Memory registers.
259                    -- This is to make assertions which check valid bit time config
260                    -- happy, no impact on functionality!
261                    tseg1_nbt <= std_logic_vector(to_unsigned(9, G_TSEG1_NBT_WIDTH));
           <font color = "green">            ==></font>
262                    tseg1_dbt <= std_logic_vector(to_unsigned(7, G_TSEG1_NBT_WIDTH));
263                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
264                    if (capture = '1') then
                       <font color = "green">-3-</font>  
265                        tseg1_nbt <= tseg1_nbt_d;
           <font color = "green">                ==></font>
266                        tseg1_dbt <= tseg1_dbt_d;
267                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
268                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1511'>
<a name="inst_tag_1511_Line"></a>
<b>Line Coverage for Instance : <a href="mod268.html#inst_tag_1511" >TB_TOP_CTU_CAN_FD.DUT.PRESCALER_INST.BIT_TIME_CFG_CAPTURE_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>203</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>257</td><td>6</td><td>6</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
202                         begin
203        1/1                  if (res_n = '0') then
204        1/1                      mr_settings_ena_reg     &lt;= '0';
205        1/1                      mr_settings_ena_reg_2   &lt;= '0';
206                             elsif (rising_edge(clk_sys)) then
207        1/1                      mr_settings_ena_reg     &lt;= mr_settings_ena;
208        1/1                      mr_settings_ena_reg_2   &lt;= mr_settings_ena_reg;
209                             end if;
210                         end process;
211                     
212                         -- Capture the configuration upon enabbling of the core.
213                         capture &lt;= '1' when (mr_settings_ena = '1' and mr_settings_ena_reg = '0') else
214                                    '0';
215                     
216                         -- Start edge is generated one clock cycle after the capture so that resynchronisation will
217                         -- capture correct values already!
218                         start_edge &lt;= '1' when (mr_settings_ena_reg_2 = '0' and mr_settings_ena_reg = '1') else
219                                       '0';
220                     
221                         -----------------------------------------------------------------------------------------------
222                         -- Time segment 2
223                         -----------------------------------------------------------------------------------------------
224                         tseg2_nbt &lt;= std_logic_vector(resize(unsigned(mr_btr_ph2),      G_TSEG2_NBT_WIDTH));
225                         tseg2_dbt &lt;= std_logic_vector(resize(unsigned(mr_btr_fd_ph2_fd),G_TSEG2_DBT_WIDTH));
226                     
227                         -----------------------------------------------------------------------------------------------
228                         -- Synchronisation jump width
229                         -----------------------------------------------------------------------------------------------
230                         sjw_nbt &lt;= std_logic_vector(resize(unsigned(mr_btr_sjw),        G_SJW_NBT_WIDTH));
231                         sjw_dbt &lt;= std_logic_vector(resize(unsigned(mr_btr_fd_sjw_fd),  G_SJW_DBT_WIDTH));
232                     
233                         -----------------------------------------------------------------------------------------------
234                         -- Baud rate prescaler
235                         -----------------------------------------------------------------------------------------------
236                         brp_nbt &lt;= std_logic_vector(resize(unsigned(mr_btr_brp),        G_BRP_NBT_WIDTH));
237                         brp_dbt &lt;= std_logic_vector(resize(unsigned(mr_btr_fd_brp_fd),  G_BRP_DBT_WIDTH));
238                     
239                         -----------------------------------------------------------------------------------------------
240                         -- Calculation of next values for TSEG1 capture registers
241                         -----------------------------------------------------------------------------------------------
242                         tseg1_nbt_d   &lt;= std_logic_vector(
243                                             resize(unsigned(mr_btr_prop),       G_TSEG1_NBT_WIDTH) +
244                                             resize(unsigned(mr_btr_ph1),        G_TSEG1_NBT_WIDTH) +
245                                             resize(sync_length,                 G_TSEG1_NBT_WIDTH));
246                     
247                         tseg1_dbt_d   &lt;= std_logic_vector(
248                                             resize(unsigned(mr_btr_fd_prop_fd), G_TSEG1_DBT_WIDTH) +
249                                             resize(unsigned(mr_btr_fd_ph1_fd),  G_TSEG1_DBT_WIDTH) +
250                                             resize(sync_length,                 G_TSEG1_DBT_WIDTH));
251                     
252                         -----------------------------------------------------------------------------------------------
253                         -- Capture registers for TSEG1
254                         -----------------------------------------------------------------------------------------------
255                         brp_capt_proc : process(res_n, clk_sys)
256                         begin
257        1/1                  if (res_n = '0') then
258                                 -- Matching reset values to what is in Memory registers.
259                                 -- This is to make assertions which check valid bit time config
260                                 -- happy, no impact on functionality!
261        1/1                      tseg1_nbt &lt;= std_logic_vector(to_unsigned(9, G_TSEG1_NBT_WIDTH));
262        1/1                      tseg1_dbt &lt;= std_logic_vector(to_unsigned(7, G_TSEG1_NBT_WIDTH));
263                             elsif (rising_edge(clk_sys)) then
264        1/1                      if (capture = '1') then
265        1/1                          tseg1_nbt &lt;= tseg1_nbt_d;
266        1/1                          tseg1_dbt &lt;= tseg1_dbt_d;
</pre>
<hr>
<a name="inst_tag_1511_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod268.html#inst_tag_1511" >TB_TOP_CTU_CAN_FD.DUT.PRESCALER_INST.BIT_TIME_CFG_CAPTURE_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION ((MR_SETTINGS_ENA = '1') AND (MR_SETTINGS_ENA_REG = '0'))
            ----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 SUB-EXPRESSION ((MR_SETTINGS_ENA = '1') AND (MR_SETTINGS_ENA_REG = '0'))
                 -----------1-----------     -------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       218
 EXPRESSION ((MR_SETTINGS_ENA_REG_2 = '0') AND (MR_SETTINGS_ENA_REG = '1'))
            -------------------------------1-------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       218
 SUB-EXPRESSION ((MR_SETTINGS_ENA_REG_2 = '0') AND (MR_SETTINGS_ENA_REG = '1'))
                 --------------1--------------     -------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1511_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod268.html#inst_tag_1511" >TB_TOP_CTU_CAN_FD.DUT.PRESCALER_INST.BIT_TIME_CFG_CAPTURE_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">27</td>
<td class="rt">24</td>
<td class="rt">88.89 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">270</td>
<td class="rt">267</td>
<td class="rt">98.89 </td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">135</td>
<td class="rt">135</td>
<td class="rt">100.00</td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">135</td>
<td class="rt">132</td>
<td class="rt">97.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">19</td>
<td class="rt">86.36 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">234</td>
<td class="rt">231</td>
<td class="rt">98.72 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">117</td>
<td class="rt">117</td>
<td class="rt">100.00</td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">117</td>
<td class="rt">114</td>
<td class="rt">97.44 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">36</td>
<td class="rt">36</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">18</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">18</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_SETTINGS_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_PROP[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_PH1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_PH2[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_BRP[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_BRP[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_SJW[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_FD_PROP_FD[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_FD_PH1_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_FD_PH2_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_FD_BRP_FD[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_BTR_FD_SJW_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TSEG1_NBT[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSEG1_NBT[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSEG2_NBT[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSEG2_NBT[7:6]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>BRP_NBT[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>BRP_NBT[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SJW_NBT[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSEG1_DBT[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSEG1_DBT[7]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSEG2_DBT[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSEG2_DBT[7:5]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>BRP_DBT[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SJW_DBT[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>START_EDGE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>TSEG1_NBT_D[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TSEG1_DBT_D[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TSEG1_DBT_D[7]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
</tr><tr>
<td>MR_SETTINGS_ENA_REG</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_SETTINGS_ENA_REG_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CAPTURE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1511_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod268.html#inst_tag_1511" >TB_TOP_CTU_CAN_FD.DUT.PRESCALER_INST.BIT_TIME_CFG_CAPTURE_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">203</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">213</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">218</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">257</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203                if (res_n = '0') then
                   <font color = "green">-1-</font>  
204                    mr_settings_ena_reg     <= '0';
           <font color = "green">            ==></font>
205                    mr_settings_ena_reg_2   <= '0';
206                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
207                    mr_settings_ena_reg     <= mr_settings_ena;
           <font color = "green">            ==></font>
208                    mr_settings_ena_reg_2   <= mr_settings_ena_reg;
209                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
213            capture <= '1' when (mr_settings_ena = '1' and mr_settings_ena_reg = '0') else
                              <font color = "green">-1-</font>  
                              <font color = "green">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
218            start_edge <= '1' when (mr_settings_ena_reg_2 = '0' and mr_settings_ena_reg = '1') else
                                 <font color = "green">-1-</font>  
                                 <font color = "green">==></font>  
                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
257                if (res_n = '0') then
                   <font color = "green">-1-</font>  
258                    -- Matching reset values to what is in Memory registers.
259                    -- This is to make assertions which check valid bit time config
260                    -- happy, no impact on functionality!
261                    tseg1_nbt <= std_logic_vector(to_unsigned(9, G_TSEG1_NBT_WIDTH));
           <font color = "green">            ==></font>
262                    tseg1_dbt <= std_logic_vector(to_unsigned(7, G_TSEG1_NBT_WIDTH));
263                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
264                    if (capture = '1') then
                       <font color = "green">-3-</font>  
265                        tseg1_nbt <= tseg1_nbt_d;
           <font color = "green">                ==></font>
266                        tseg1_dbt <= tseg1_dbt_d;
267                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
268                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_1511">
    <li>
      <a href="#inst_tag_1511_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1511_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1511_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1511_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1512">
    <li>
      <a href="#inst_tag_1512_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1512_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1512_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1512_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_CTU_CAN_FD_RTL.BIT_TIME_CFG_CAPTURE RTL">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
