

================================================================
== Vivado HLS Report for 'sobel_y'
================================================================
* Date:           Fri Dec 13 11:11:27 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        sobel_1212
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.34|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  786951|  786951|  786951|  786951|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  786435|  786435|         7|          3|          1|  262144|    yes   |
        |- Loop 2  |     513|     513|         1|          -|          -|     513|    no    |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 3, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	9  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	2  / true
9 --> 
	10  / true
10 --> 
	10  / (!exitcond)

* FSM state operations: 

 <State 1> : 3.25ns
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str154, i32 0, i32 0, [1 x i8]* @p_str155, [1 x i8]* @p_str156, [1 x i8]* @p_str157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str158, [1 x i8]* @p_str159)"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str140, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str142, [1 x i8]* @p_str143, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str144, [1 x i8]* @p_str145)"
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%lineBuff_val_0_V = alloca [512 x i8], align 1" [sobel_1212/core.cpp:375]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%lineBuff_val_1_V = alloca [512 x i8], align 1" [sobel_1212/core.cpp:375]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%lineBuff_val_2_V = alloca [512 x i8], align 1" [sobel_1212/core.cpp:375]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([60 x i8]* @hls_KD_KD_LineBuffe) nounwind"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([60 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind"
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "br label %1" [sobel_1212/core.cpp:391]

 <State 2> : 3.92ns
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%col_assign = phi i32 [ 0, %0 ], [ %idxCol_1, %._crit_edge245 ]"
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%idxRow = phi i32 [ 0, %0 ], [ %idxRow_1, %._crit_edge245 ]"
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%pixConvolved = phi i32 [ 0, %0 ], [ %pixConvolved_2, %._crit_edge245 ]" [sobel_1212/core.cpp:438]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%countWait = phi i19 [ 1, %0 ], [ %phitmp, %._crit_edge245 ]" [sobel_1212/core.cpp:391]
ST_2 : Operation 23 [1/1] (2.43ns)   --->   "%exitcond1 = icmp eq i19 %countWait, -262143" [sobel_1212/core.cpp:391]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %.preheader.preheader.i.i_ifconv" [sobel_1212/core.cpp:391]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2 = zext i32 %col_assign to i64" [/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->sobel_1212/core.cpp:398]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%lineBuff_val_1_V_ad = getelementptr [512 x i8]* %lineBuff_val_1_V, i64 0, i64 %tmp_2" [/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->sobel_1212/core.cpp:398]
ST_2 : Operation 27 [2/2] (3.25ns)   --->   "%lineBuff_val_1_V_lo = load i8* %lineBuff_val_1_V_ad, align 1" [/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->sobel_1212/core.cpp:398]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%lineBuff_val_2_V_ad = getelementptr [512 x i8]* %lineBuff_val_2_V, i64 0, i64 %tmp_2" [/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->sobel_1212/core.cpp:398]
ST_2 : Operation 29 [2/2] (3.25ns)   --->   "%lineBuff_val_2_V_lo = load i8* %lineBuff_val_2_V_ad, align 1" [/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->sobel_1212/core.cpp:398]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %idxRow, i32 1, i32 31)" [sobel_1212/core.cpp:417]
ST_2 : Operation 31 [1/1] (2.47ns)   --->   "%icmp = icmp sgt i31 %tmp_3, 0" [sobel_1212/core.cpp:417]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %col_assign, i32 1, i32 31)" [sobel_1212/core.cpp:417]
ST_2 : Operation 33 [1/1] (2.47ns)   --->   "%icmp1 = icmp sgt i31 %tmp_4, 0" [sobel_1212/core.cpp:417]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.93ns)   --->   "%or_cond = and i1 %icmp, %icmp1" [sobel_1212/core.cpp:417]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (2.47ns)   --->   "%tmp_s = icmp slt i32 %col_assign, 511" [sobel_1212/core.cpp:438]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (2.55ns)   --->   "%idxCol = add nsw i32 1, %col_assign" [sobel_1212/core.cpp:440]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (2.55ns)   --->   "%idxRow_2 = add nsw i32 1, %idxRow" [sobel_1212/core.cpp:446]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.37ns)   --->   "%idxRow_1 = select i1 %tmp_s, i32 %idxRow, i32 %idxRow_2" [sobel_1212/core.cpp:438]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (2.43ns)   --->   "%tmp_10 = icmp ugt i19 %countWait, 513" [sobel_1212/core.cpp:451]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp_10, label %2, label %._crit_edge245" [sobel_1212/core.cpp:451]

 <State 3> : 6.89ns
ST_3 : Operation 41 [1/1] (3.63ns)   --->   "%tmp_V_1 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_V_V)" [sobel_1212/core.cpp:395]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 42 [1/2] (3.25ns)   --->   "%lineBuff_val_1_V_lo = load i8* %lineBuff_val_1_V_ad, align 1" [/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->sobel_1212/core.cpp:398]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%lineBuff_val_0_V_ad = getelementptr [512 x i8]* %lineBuff_val_0_V, i64 0, i64 %tmp_2" [/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->sobel_1212/core.cpp:398]
ST_3 : Operation 44 [1/1] (3.25ns)   --->   "store i8 %lineBuff_val_1_V_lo, i8* %lineBuff_val_0_V_ad, align 1" [/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->sobel_1212/core.cpp:398]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 45 [1/2] (3.25ns)   --->   "%lineBuff_val_2_V_lo = load i8* %lineBuff_val_2_V_ad, align 1" [/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->sobel_1212/core.cpp:398]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 46 [1/1] (3.25ns)   --->   "store i8 %lineBuff_val_2_V_lo, i8* %lineBuff_val_1_V_ad, align 1" [/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->sobel_1212/core.cpp:398]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 47 [1/1] (3.25ns)   --->   "store i8 %tmp_V_1, i8* %lineBuff_val_2_V_ad, align 1" [/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:765->/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:883->sobel_1212/core.cpp:399]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

 <State 4> : 5.81ns
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_5 = zext i32 %pixConvolved to i64" [/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:835->sobel_1212/core.cpp:407]
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%lineBuff_val_0_V_ad_1 = getelementptr [512 x i8]* %lineBuff_val_0_V, i64 0, i64 %tmp_5" [/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:835->sobel_1212/core.cpp:407]
ST_4 : Operation 50 [2/2] (3.25ns)   --->   "%lineBuff_val_0_V_lo = load i8* %lineBuff_val_0_V_ad_1, align 1" [sobel_1212/core.cpp:407]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 51 [1/1] (2.55ns)   --->   "%pixConvolved_3 = add nsw i32 1, %pixConvolved" [sobel_1212/core.cpp:407]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_13_0_1 = zext i32 %pixConvolved_3 to i64" [/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:835->sobel_1212/core.cpp:407]
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%lineBuff_val_0_V_ad_2 = getelementptr [512 x i8]* %lineBuff_val_0_V, i64 0, i64 %tmp_13_0_1" [/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:835->sobel_1212/core.cpp:407]
ST_4 : Operation 54 [2/2] (3.25ns)   --->   "%lineBuff_val_0_V_lo_1 = load i8* %lineBuff_val_0_V_ad_2, align 1" [sobel_1212/core.cpp:407]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 55 [1/1] (2.55ns)   --->   "%col_assign_1_0_2 = add nsw i32 2, %pixConvolved" [sobel_1212/core.cpp:407]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%lineBuff_val_2_V_ad_1 = getelementptr [512 x i8]* %lineBuff_val_2_V, i64 0, i64 %tmp_5" [/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:835->sobel_1212/core.cpp:407]
ST_4 : Operation 57 [2/2] (3.25ns)   --->   "%lineBuff_val_2_V_lo_1 = load i8* %lineBuff_val_2_V_ad_1, align 1" [sobel_1212/core.cpp:407]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%lineBuff_val_2_V_ad_2 = getelementptr [512 x i8]* %lineBuff_val_2_V, i64 0, i64 %tmp_13_0_1" [/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:835->sobel_1212/core.cpp:407]
ST_4 : Operation 59 [2/2] (3.25ns)   --->   "%lineBuff_val_2_V_lo_2 = load i8* %lineBuff_val_2_V_ad_2, align 1" [sobel_1212/core.cpp:407]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node pixConvolved_2)   --->   "%pixConvolved_1 = select i1 %or_cond, i32 %pixConvolved_3, i32 %pixConvolved" [sobel_1212/core.cpp:417]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (1.37ns)   --->   "%idxCol_1 = select i1 %tmp_s, i32 %idxCol, i32 0" [sobel_1212/core.cpp:438]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.37ns) (out node of the LUT)   --->   "%pixConvolved_2 = select i1 %tmp_s, i32 %pixConvolved_1, i32 0" [sobel_1212/core.cpp:438]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (2.16ns)   --->   "%phitmp = add i19 %countWait, 1" [sobel_1212/core.cpp:391]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 3.25ns
ST_5 : Operation 64 [1/2] (3.25ns)   --->   "%lineBuff_val_0_V_lo = load i8* %lineBuff_val_0_V_ad_1, align 1" [sobel_1212/core.cpp:407]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 65 [1/2] (3.25ns)   --->   "%lineBuff_val_0_V_lo_1 = load i8* %lineBuff_val_0_V_ad_2, align 1" [sobel_1212/core.cpp:407]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_13_0_2 = zext i32 %col_assign_1_0_2 to i64" [/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:835->sobel_1212/core.cpp:407]
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%lineBuff_val_0_V_ad_3 = getelementptr [512 x i8]* %lineBuff_val_0_V, i64 0, i64 %tmp_13_0_2" [/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:835->sobel_1212/core.cpp:407]
ST_5 : Operation 68 [2/2] (3.25ns)   --->   "%lineBuff_val_0_V_lo_2 = load i8* %lineBuff_val_0_V_ad_3, align 1" [sobel_1212/core.cpp:407]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 69 [1/2] (3.25ns)   --->   "%lineBuff_val_2_V_lo_1 = load i8* %lineBuff_val_2_V_ad_1, align 1" [sobel_1212/core.cpp:407]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 70 [1/2] (3.25ns)   --->   "%lineBuff_val_2_V_lo_2 = load i8* %lineBuff_val_2_V_ad_2, align 1" [sobel_1212/core.cpp:407]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%lineBuff_val_2_V_ad_3 = getelementptr [512 x i8]* %lineBuff_val_2_V, i64 0, i64 %tmp_13_0_2" [/usr/local/packages/xilinx_2017.4/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:835->sobel_1212/core.cpp:407]
ST_5 : Operation 72 [2/2] (3.25ns)   --->   "%lineBuff_val_2_V_lo_3 = load i8* %lineBuff_val_2_V_ad_3, align 1" [sobel_1212/core.cpp:407]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

 <State 6> : 7.10ns
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%val_V_0_cast_cast = zext i8 %lineBuff_val_0_V_lo to i9" [sobel_1212/core.cpp:407]
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%val_V_1_0_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %lineBuff_val_0_V_lo_1, i1 false)" [sobel_1212/core.cpp:410]
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%val_V_1_0_1_cast = zext i9 %val_V_1_0_1 to i10" [sobel_1212/core.cpp:410]
ST_6 : Operation 76 [1/2] (3.25ns)   --->   "%lineBuff_val_0_V_lo_2 = load i8* %lineBuff_val_0_V_ad_3, align 1" [sobel_1212/core.cpp:407]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%val_V_0_2_cast_cast = zext i8 %lineBuff_val_0_V_lo_2 to i9" [sobel_1212/core.cpp:407]
ST_6 : Operation 78 [1/2] (3.25ns)   --->   "%lineBuff_val_2_V_lo_3 = load i8* %lineBuff_val_2_V_ad_3, align 1" [sobel_1212/core.cpp:407]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_9 = shl i8 %lineBuff_val_0_V_lo_1, 1" [sobel_1212/core.cpp:407]
ST_6 : Operation 80 [1/1] (1.91ns)   --->   "%tmp1 = add i9 %val_V_0_cast_cast, %val_V_0_2_cast_cast" [sobel_1212/core.cpp:426]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i9 %tmp1 to i10" [sobel_1212/core.cpp:426]
ST_6 : Operation 82 [1/1] (1.93ns)   --->   "%accumulator_V_0_2 = add i10 %tmp1_cast, %val_V_1_0_1_cast" [sobel_1212/core.cpp:426]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (1.91ns) (out node of the LUT)   --->   "%tmp2 = add i8 %lineBuff_val_0_V_lo_2, %tmp_9" [sobel_1212/core.cpp:407]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 7.34ns
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%val_V_2_cast = zext i8 %lineBuff_val_2_V_lo_1 to i11" [sobel_1212/core.cpp:407]
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%p_shl = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %lineBuff_val_2_V_lo_2, i1 false)" [sobel_1212/core.cpp:410]
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i9 %p_shl to i11" [sobel_1212/core.cpp:410]
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_1 = shl i8 %lineBuff_val_2_V_lo_2, 1" [sobel_1212/core.cpp:410]
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%val_V_2_2_cast = zext i8 %lineBuff_val_2_V_lo_3 to i11" [sobel_1212/core.cpp:417]
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%accumulator_V_0_2_ca = zext i10 %accumulator_V_0_2 to i11" [sobel_1212/core.cpp:426]
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_6 = add i8 %tmp2, %lineBuff_val_0_V_lo" [sobel_1212/core.cpp:407]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 91 [1/1] (1.95ns)   --->   "%accumulator_V_2 = sub i11 %accumulator_V_0_2_ca, %val_V_2_cast" [sobel_1212/core.cpp:426]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp_7 = sub i8 %tmp_6, %lineBuff_val_2_V_lo_1" [sobel_1212/core.cpp:407]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%accumulator_V_2_1 = sub i11 %accumulator_V_2, %p_shl_cast" [sobel_1212/core.cpp:426]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_8 = sub i8 %tmp_7, %tmp_1" [sobel_1212/core.cpp:407]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 95 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%accumulator_V_2_2 = sub i11 %accumulator_V_2_1, %val_V_2_2_cast" [sobel_1212/core.cpp:426]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 96 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%out_V = sub i8 %tmp_8, %lineBuff_val_2_V_lo_3" [sobel_1212/core.cpp:430]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

 <State 8> : 6.92ns
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 262144, i64 262144, i64 262144)"
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [sobel_1212/core.cpp:392]
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [sobel_1212/core.cpp:393]
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_V)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %accumulator_V_2_2, i32 10)" [sobel_1212/core.cpp:431]
ST_8 : Operation 101 [1/1] (1.91ns)   --->   "%out_V_1 = sub i8 0, %out_V" [sobel_1212/core.cpp:432]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_V)   --->   "%out_V_2 = select i1 %tmp_12, i8 %out_V_1, i8 %out_V" [sobel_1212/core.cpp:431]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_V = select i1 %or_cond, i8 %out_V_2, i8 0" [sobel_1212/core.cpp:453]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_V_V, i8 %tmp_V)" [sobel_1212/core.cpp:453]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "br label %._crit_edge245" [sobel_1212/core.cpp:455]
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp)" [sobel_1212/core.cpp:456]
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "br label %1" [sobel_1212/core.cpp:391]

 <State 9> : 1.77ns
ST_9 : Operation 108 [1/1] (1.76ns)   --->   "br label %.preheader" [sobel_1212/core.cpp:459]

 <State 10> : 3.63ns
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%countWait_1 = phi i10 [ %countWait_2, %3 ], [ 0, %.preheader.preheader ]"
ST_10 : Operation 110 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %countWait_1, -511" [sobel_1212/core.cpp:459]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 513, i64 513, i64 513)"
ST_10 : Operation 112 [1/1] (1.95ns)   --->   "%countWait_2 = add i10 %countWait_1, 1" [sobel_1212/core.cpp:459]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [sobel_1212/core.cpp:459]
ST_10 : Operation 114 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_V_V, i8 0)" [sobel_1212/core.cpp:462]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "br label %.preheader" [sobel_1212/core.cpp:459]
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "ret void" [sobel_1212/core.cpp:464]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_11           (specinterface    ) [ 00000000000]
StgValue_12           (specinterface    ) [ 00000000000]
lineBuff_val_0_V      (alloca           ) [ 00111111100]
lineBuff_val_1_V      (alloca           ) [ 00111111100]
lineBuff_val_2_V      (alloca           ) [ 00111111100]
rbegin_i              (specregionbegin  ) [ 00000000000]
rend_i                (specregionend    ) [ 00000000000]
StgValue_18           (br               ) [ 01111111100]
col_assign            (phi              ) [ 00100000000]
idxRow                (phi              ) [ 00100000000]
pixConvolved          (phi              ) [ 00111000000]
countWait             (phi              ) [ 00111000000]
exitcond1             (icmp             ) [ 00111111100]
StgValue_24           (br               ) [ 00000000000]
tmp_2                 (zext             ) [ 00010000000]
lineBuff_val_1_V_ad   (getelementptr    ) [ 00010000000]
lineBuff_val_2_V_ad   (getelementptr    ) [ 00010000000]
tmp_3                 (partselect       ) [ 00000000000]
icmp                  (icmp             ) [ 00000000000]
tmp_4                 (partselect       ) [ 00000000000]
icmp1                 (icmp             ) [ 00000000000]
or_cond               (and              ) [ 00111111100]
tmp_s                 (icmp             ) [ 00011000000]
idxCol                (add              ) [ 00011000000]
idxRow_2              (add              ) [ 00000000000]
idxRow_1              (select           ) [ 01111111100]
tmp_10                (icmp             ) [ 00111111100]
StgValue_40           (br               ) [ 00000000000]
tmp_V_1               (read             ) [ 00000000000]
lineBuff_val_1_V_lo   (load             ) [ 00000000000]
lineBuff_val_0_V_ad   (getelementptr    ) [ 00000000000]
StgValue_44           (store            ) [ 00000000000]
lineBuff_val_2_V_lo   (load             ) [ 00000000000]
StgValue_46           (store            ) [ 00000000000]
StgValue_47           (store            ) [ 00000000000]
tmp_5                 (zext             ) [ 00000000000]
lineBuff_val_0_V_ad_1 (getelementptr    ) [ 00100100000]
pixConvolved_3        (add              ) [ 00000000000]
tmp_13_0_1            (zext             ) [ 00000000000]
lineBuff_val_0_V_ad_2 (getelementptr    ) [ 00100100000]
col_assign_1_0_2      (add              ) [ 00100100000]
lineBuff_val_2_V_ad_1 (getelementptr    ) [ 00100100000]
lineBuff_val_2_V_ad_2 (getelementptr    ) [ 00100100000]
pixConvolved_1        (select           ) [ 00000000000]
idxCol_1              (select           ) [ 01111111100]
pixConvolved_2        (select           ) [ 01111111100]
phitmp                (add              ) [ 01111111100]
lineBuff_val_0_V_lo   (load             ) [ 00011011000]
lineBuff_val_0_V_lo_1 (load             ) [ 00010010000]
tmp_13_0_2            (zext             ) [ 00000000000]
lineBuff_val_0_V_ad_3 (getelementptr    ) [ 00010010000]
lineBuff_val_2_V_lo_1 (load             ) [ 00011011000]
lineBuff_val_2_V_lo_2 (load             ) [ 00011011000]
lineBuff_val_2_V_ad_3 (getelementptr    ) [ 00010010000]
val_V_0_cast_cast     (zext             ) [ 00000000000]
val_V_1_0_1           (bitconcatenate   ) [ 00000000000]
val_V_1_0_1_cast      (zext             ) [ 00000000000]
lineBuff_val_0_V_lo_2 (load             ) [ 00000000000]
val_V_0_2_cast_cast   (zext             ) [ 00000000000]
lineBuff_val_2_V_lo_3 (load             ) [ 00001001000]
tmp_9                 (shl              ) [ 00000000000]
tmp1                  (add              ) [ 00000000000]
tmp1_cast             (zext             ) [ 00000000000]
accumulator_V_0_2     (add              ) [ 00001001000]
tmp2                  (add              ) [ 00001001000]
val_V_2_cast          (zext             ) [ 00000000000]
p_shl                 (bitconcatenate   ) [ 00000000000]
p_shl_cast            (zext             ) [ 00000000000]
tmp_1                 (shl              ) [ 00000000000]
val_V_2_2_cast        (zext             ) [ 00000000000]
accumulator_V_0_2_ca  (zext             ) [ 00000000000]
tmp_6                 (add              ) [ 00000000000]
accumulator_V_2       (sub              ) [ 00000000000]
tmp_7                 (sub              ) [ 00000000000]
accumulator_V_2_1     (sub              ) [ 00000000000]
tmp_8                 (sub              ) [ 00000000000]
accumulator_V_2_2     (sub              ) [ 00100000100]
out_V                 (sub              ) [ 00100000100]
empty                 (speclooptripcount) [ 00000000000]
tmp                   (specregionbegin  ) [ 00000000000]
StgValue_99           (specpipeline     ) [ 00000000000]
tmp_12                (bitselect        ) [ 00000000000]
out_V_1               (sub              ) [ 00000000000]
out_V_2               (select           ) [ 00000000000]
tmp_V                 (select           ) [ 00000000000]
StgValue_104          (write            ) [ 00000000000]
StgValue_105          (br               ) [ 00000000000]
empty_15              (specregionend    ) [ 00000000000]
StgValue_107          (br               ) [ 01111111100]
StgValue_108          (br               ) [ 00000000011]
countWait_1           (phi              ) [ 00000000001]
exitcond              (icmp             ) [ 00000000001]
empty_16              (speclooptripcount) [ 00000000000]
countWait_2           (add              ) [ 00000000011]
StgValue_113          (br               ) [ 00000000000]
StgValue_114          (write            ) [ 00000000000]
StgValue_115          (br               ) [ 00000000011]
StgValue_116          (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str154"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str155"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str156"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str157"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str158"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str159"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str140"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str141"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str142"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str143"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str144"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str145"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="lineBuff_val_0_V_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuff_val_0_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="lineBuff_val_1_V_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuff_val_1_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="lineBuff_val_2_V_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuff_val_2_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_V_1_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_1/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_104/8 StgValue_114/10 "/>
</bind>
</comp>

<comp id="126" class="1004" name="lineBuff_val_1_V_ad_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_1_V_ad/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="9" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="lineBuff_val_1_V_lo/2 StgValue_46/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="lineBuff_val_2_V_ad_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="32" slack="0"/>
<pin id="141" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_2_V_ad/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="9" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="0" index="3" bw="9" slack="0"/>
<pin id="186" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="146" dir="1" index="2" bw="8" slack="0"/>
<pin id="187" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="lineBuff_val_2_V_lo/2 StgValue_47/3 lineBuff_val_2_V_lo_1/4 lineBuff_val_2_V_lo_2/4 lineBuff_val_2_V_lo_3/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="lineBuff_val_0_V_ad_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="1"/>
<pin id="152" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_V_ad/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="9" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="0" index="3" bw="9" slack="0"/>
<pin id="176" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="157" dir="1" index="2" bw="8" slack="0"/>
<pin id="177" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_44/3 lineBuff_val_0_V_lo/4 lineBuff_val_0_V_lo_1/4 lineBuff_val_0_V_lo_2/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="lineBuff_val_0_V_ad_1_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="32" slack="0"/>
<pin id="166" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_V_ad_1/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="lineBuff_val_0_V_ad_2_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="32" slack="0"/>
<pin id="173" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_V_ad_2/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="lineBuff_val_2_V_ad_1_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="32" slack="0"/>
<pin id="183" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_2_V_ad_1/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="lineBuff_val_2_V_ad_2_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="32" slack="0"/>
<pin id="193" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_2_V_ad_2/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="lineBuff_val_0_V_ad_3_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_V_ad_3/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="lineBuff_val_2_V_ad_3_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="32" slack="0"/>
<pin id="207" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_2_V_ad_3/5 "/>
</bind>
</comp>

<comp id="210" class="1005" name="col_assign_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_assign (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="col_assign_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="32" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_assign/2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="idxRow_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="idxRow (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="idxRow_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="32" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idxRow/2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="pixConvolved_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pixConvolved (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="pixConvolved_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="32" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixConvolved/2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="countWait_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="19" slack="1"/>
<pin id="246" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="countWait (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="countWait_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="19" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="countWait/2 "/>
</bind>
</comp>

<comp id="256" class="1005" name="countWait_1_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="1"/>
<pin id="258" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="countWait_1 (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="countWait_1_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="0"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="1" slack="1"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="countWait_1/10 "/>
</bind>
</comp>

<comp id="267" class="1004" name="exitcond1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="19" slack="0"/>
<pin id="269" dir="0" index="1" bw="19" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_3_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="31" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="0" index="3" bw="6" slack="0"/>
<pin id="284" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="31" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_4_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="31" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="0" index="3" bw="6" slack="0"/>
<pin id="300" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="31" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="or_cond_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_s_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="10" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="idxCol_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idxCol/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="idxRow_2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idxRow_2/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="idxRow_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="0" index="2" bw="32" slack="0"/>
<pin id="339" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idxRow_1/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_10_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="19" slack="0"/>
<pin id="345" dir="0" index="1" bw="11" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_5_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="2"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="pixConvolved_3_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="2"/>
<pin id="358" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pixConvolved_3/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_13_0_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_0_1/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="col_assign_1_0_2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="2"/>
<pin id="370" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_assign_1_0_2/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="pixConvolved_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="2"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="0" index="2" bw="32" slack="2"/>
<pin id="377" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixConvolved_1/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="idxCol_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="2"/>
<pin id="382" dir="0" index="1" bw="32" slack="2"/>
<pin id="383" dir="0" index="2" bw="1" slack="0"/>
<pin id="384" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idxCol_1/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="pixConvolved_2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="2"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixConvolved_2/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="phitmp_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="19" slack="2"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="phitmp/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_13_0_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_0_2/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="val_V_0_cast_cast_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="1"/>
<pin id="406" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_V_0_cast_cast/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="val_V_1_0_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="9" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="1"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="val_V_1_0_1/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="val_V_1_0_1_cast_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="9" slack="0"/>
<pin id="416" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_V_1_0_1_cast/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="val_V_0_2_cast_cast_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_V_0_2_cast_cast/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_9_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="1"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="8" slack="0"/>
<pin id="430" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp1_cast_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="9" slack="0"/>
<pin id="435" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="accumulator_V_0_2_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="9" slack="0"/>
<pin id="439" dir="0" index="1" bw="9" slack="0"/>
<pin id="440" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accumulator_V_0_2/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="0" index="1" bw="8" slack="0"/>
<pin id="446" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="val_V_2_cast_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="2"/>
<pin id="451" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_V_2_cast/7 "/>
</bind>
</comp>

<comp id="452" class="1004" name="p_shl_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="9" slack="0"/>
<pin id="454" dir="0" index="1" bw="8" slack="2"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/7 "/>
</bind>
</comp>

<comp id="459" class="1004" name="p_shl_cast_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="9" slack="0"/>
<pin id="461" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="2"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="468" class="1004" name="val_V_2_2_cast_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="1"/>
<pin id="470" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_V_2_2_cast/7 "/>
</bind>
</comp>

<comp id="471" class="1004" name="accumulator_V_0_2_ca_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="10" slack="1"/>
<pin id="473" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="accumulator_V_0_2_ca/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_6_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="1"/>
<pin id="476" dir="0" index="1" bw="8" slack="2"/>
<pin id="477" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="478" class="1004" name="accumulator_V_2_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="10" slack="0"/>
<pin id="480" dir="0" index="1" bw="8" slack="0"/>
<pin id="481" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="accumulator_V_2/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_7_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="0" index="1" bw="8" slack="2"/>
<pin id="487" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="489" class="1004" name="accumulator_V_2_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="11" slack="0"/>
<pin id="491" dir="0" index="1" bw="9" slack="0"/>
<pin id="492" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="accumulator_V_2_1/7 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_8_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="0"/>
<pin id="497" dir="0" index="1" bw="8" slack="0"/>
<pin id="498" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="501" class="1004" name="accumulator_V_2_2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="11" slack="0"/>
<pin id="503" dir="0" index="1" bw="8" slack="0"/>
<pin id="504" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="accumulator_V_2_2/7 "/>
</bind>
</comp>

<comp id="507" class="1004" name="out_V_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="0"/>
<pin id="509" dir="0" index="1" bw="8" slack="1"/>
<pin id="510" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="out_V/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_12_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="11" slack="1"/>
<pin id="515" dir="0" index="2" bw="5" slack="0"/>
<pin id="516" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/8 "/>
</bind>
</comp>

<comp id="519" class="1004" name="out_V_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="8" slack="1"/>
<pin id="522" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="out_V_1/8 "/>
</bind>
</comp>

<comp id="524" class="1004" name="out_V_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="8" slack="0"/>
<pin id="527" dir="0" index="2" bw="8" slack="1"/>
<pin id="528" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_V_2/8 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_V_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="6"/>
<pin id="533" dir="0" index="1" bw="8" slack="0"/>
<pin id="534" dir="0" index="2" bw="1" slack="0"/>
<pin id="535" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V/8 "/>
</bind>
</comp>

<comp id="539" class="1004" name="exitcond_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="10" slack="0"/>
<pin id="541" dir="0" index="1" bw="10" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/10 "/>
</bind>
</comp>

<comp id="545" class="1004" name="countWait_2_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="10" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="countWait_2/10 "/>
</bind>
</comp>

<comp id="551" class="1005" name="exitcond1_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="555" class="1005" name="tmp_2_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="64" slack="1"/>
<pin id="557" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="560" class="1005" name="lineBuff_val_1_V_ad_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="9" slack="1"/>
<pin id="562" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_V_ad "/>
</bind>
</comp>

<comp id="565" class="1005" name="lineBuff_val_2_V_ad_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="9" slack="1"/>
<pin id="567" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_V_ad "/>
</bind>
</comp>

<comp id="570" class="1005" name="or_cond_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="2"/>
<pin id="572" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="576" class="1005" name="tmp_s_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="2"/>
<pin id="578" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="582" class="1005" name="idxCol_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="2"/>
<pin id="584" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="idxCol "/>
</bind>
</comp>

<comp id="587" class="1005" name="idxRow_1_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="idxRow_1 "/>
</bind>
</comp>

<comp id="592" class="1005" name="tmp_10_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="6"/>
<pin id="594" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="596" class="1005" name="lineBuff_val_0_V_ad_1_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="9" slack="1"/>
<pin id="598" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_V_ad_1 "/>
</bind>
</comp>

<comp id="601" class="1005" name="lineBuff_val_0_V_ad_2_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="9" slack="1"/>
<pin id="603" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_V_ad_2 "/>
</bind>
</comp>

<comp id="606" class="1005" name="col_assign_1_0_2_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_assign_1_0_2 "/>
</bind>
</comp>

<comp id="611" class="1005" name="lineBuff_val_2_V_ad_1_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="9" slack="1"/>
<pin id="613" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_V_ad_1 "/>
</bind>
</comp>

<comp id="616" class="1005" name="lineBuff_val_2_V_ad_2_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="9" slack="1"/>
<pin id="618" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_V_ad_2 "/>
</bind>
</comp>

<comp id="621" class="1005" name="idxCol_1_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="idxCol_1 "/>
</bind>
</comp>

<comp id="626" class="1005" name="pixConvolved_2_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="1"/>
<pin id="628" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pixConvolved_2 "/>
</bind>
</comp>

<comp id="631" class="1005" name="phitmp_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="19" slack="1"/>
<pin id="633" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="phitmp "/>
</bind>
</comp>

<comp id="636" class="1005" name="lineBuff_val_0_V_lo_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="1"/>
<pin id="638" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_V_lo "/>
</bind>
</comp>

<comp id="642" class="1005" name="lineBuff_val_0_V_lo_1_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="1"/>
<pin id="644" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_V_lo_1 "/>
</bind>
</comp>

<comp id="648" class="1005" name="lineBuff_val_0_V_ad_3_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="9" slack="1"/>
<pin id="650" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_V_ad_3 "/>
</bind>
</comp>

<comp id="653" class="1005" name="lineBuff_val_2_V_lo_1_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="2"/>
<pin id="655" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_V_lo_1 "/>
</bind>
</comp>

<comp id="659" class="1005" name="lineBuff_val_2_V_lo_2_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="2"/>
<pin id="661" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_V_lo_2 "/>
</bind>
</comp>

<comp id="665" class="1005" name="lineBuff_val_2_V_ad_3_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="9" slack="1"/>
<pin id="667" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_V_ad_3 "/>
</bind>
</comp>

<comp id="670" class="1005" name="lineBuff_val_2_V_lo_3_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="1"/>
<pin id="672" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_V_lo_3 "/>
</bind>
</comp>

<comp id="676" class="1005" name="accumulator_V_0_2_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="10" slack="1"/>
<pin id="678" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="accumulator_V_0_2 "/>
</bind>
</comp>

<comp id="681" class="1005" name="tmp2_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="1"/>
<pin id="683" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="686" class="1005" name="accumulator_V_2_2_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="11" slack="1"/>
<pin id="688" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="accumulator_V_2_2 "/>
</bind>
</comp>

<comp id="691" class="1005" name="out_V_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="1"/>
<pin id="693" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_V "/>
</bind>
</comp>

<comp id="700" class="1005" name="countWait_2_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="10" slack="0"/>
<pin id="702" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="countWait_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="38" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="38" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="38" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="64" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="90" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="88" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="50" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="126" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="50" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="137" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="50" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="132" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="143" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="161"><net_src comp="112" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="167"><net_src comp="50" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="168"><net_src comp="162" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="174"><net_src comp="50" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="169" pin="3"/><net_sink comp="154" pin=3"/></net>

<net id="184"><net_src comp="50" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="179" pin="3"/><net_sink comp="143" pin=3"/></net>

<net id="194"><net_src comp="50" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="189" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="201"><net_src comp="50" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="196" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="208"><net_src comp="50" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="203" pin="3"/><net_sink comp="143" pin=3"/></net>

<net id="213"><net_src comp="8" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="8" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="8" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="236" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="247"><net_src comp="46" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="248" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="259"><net_src comp="92" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="248" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="48" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="214" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="225" pin="4"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="54" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="288"><net_src comp="56" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="293"><net_src comp="279" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="58" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="52" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="214" pin="4"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="54" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="304"><net_src comp="56" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="309"><net_src comp="295" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="58" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="289" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="305" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="214" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="60" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="54" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="214" pin="4"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="54" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="225" pin="4"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="317" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="225" pin="4"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="329" pin="2"/><net_sink comp="335" pin=2"/></net>

<net id="347"><net_src comp="248" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="62" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="232" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="359"><net_src comp="54" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="232" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="371"><net_src comp="18" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="232" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="355" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="379"><net_src comp="232" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="385"><net_src comp="8" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="391"><net_src comp="373" pin="3"/><net_sink comp="386" pin=1"/></net>

<net id="392"><net_src comp="8" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="244" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="46" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="399" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="412"><net_src comp="66" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="68" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="417"><net_src comp="407" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="154" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="70" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="404" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="418" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="414" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="154" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="422" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="457"><net_src comp="66" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="68" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="462"><net_src comp="452" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="70" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="482"><net_src comp="471" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="449" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="474" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="478" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="459" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="484" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="463" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="489" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="468" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="495" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="517"><net_src comp="84" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="86" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="523"><net_src comp="88" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="529"><net_src comp="512" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="519" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="536"><net_src comp="524" pin="3"/><net_sink comp="531" pin=1"/></net>

<net id="537"><net_src comp="88" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="538"><net_src comp="531" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="543"><net_src comp="260" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="94" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="260" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="98" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="267" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="273" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="563"><net_src comp="126" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="568"><net_src comp="137" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="573"><net_src comp="311" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="579"><net_src comp="317" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="585"><net_src comp="323" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="590"><net_src comp="335" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="595"><net_src comp="343" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="162" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="604"><net_src comp="169" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="154" pin=3"/></net>

<net id="609"><net_src comp="367" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="614"><net_src comp="179" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="143" pin=3"/></net>

<net id="619"><net_src comp="189" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="624"><net_src comp="380" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="629"><net_src comp="386" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="634"><net_src comp="393" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="639"><net_src comp="154" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="645"><net_src comp="154" pin="5"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="651"><net_src comp="196" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="656"><net_src comp="143" pin="5"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="662"><net_src comp="143" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="668"><net_src comp="203" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="143" pin=3"/></net>

<net id="673"><net_src comp="143" pin="5"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="679"><net_src comp="437" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="684"><net_src comp="443" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="689"><net_src comp="501" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="694"><net_src comp="507" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="703"><net_src comp="545" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="260" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_V_V | {8 10 }
 - Input state : 
	Port: sobel_y : src_V_V | {3 }
  - Chain level:
	State 1
		rend_i : 1
	State 2
		exitcond1 : 1
		StgValue_24 : 2
		tmp_2 : 1
		lineBuff_val_1_V_ad : 2
		lineBuff_val_1_V_lo : 3
		lineBuff_val_2_V_ad : 2
		lineBuff_val_2_V_lo : 3
		tmp_3 : 1
		icmp : 2
		tmp_4 : 1
		icmp1 : 2
		or_cond : 3
		tmp_s : 1
		idxCol : 1
		idxRow_2 : 1
		idxRow_1 : 2
		tmp_10 : 1
		StgValue_40 : 2
	State 3
		StgValue_44 : 1
		StgValue_46 : 1
	State 4
		lineBuff_val_0_V_ad_1 : 1
		lineBuff_val_0_V_lo : 2
		tmp_13_0_1 : 1
		lineBuff_val_0_V_ad_2 : 2
		lineBuff_val_0_V_lo_1 : 3
		lineBuff_val_2_V_ad_1 : 1
		lineBuff_val_2_V_lo_1 : 2
		lineBuff_val_2_V_ad_2 : 2
		lineBuff_val_2_V_lo_2 : 3
		pixConvolved_1 : 1
		pixConvolved_2 : 2
	State 5
		lineBuff_val_0_V_ad_3 : 1
		lineBuff_val_0_V_lo_2 : 2
		lineBuff_val_2_V_ad_3 : 1
		lineBuff_val_2_V_lo_3 : 2
	State 6
		val_V_1_0_1_cast : 1
		val_V_0_2_cast_cast : 1
		tmp1 : 2
		tmp1_cast : 3
		accumulator_V_0_2 : 4
	State 7
		p_shl_cast : 1
		accumulator_V_2 : 1
		tmp_7 : 1
		accumulator_V_2_1 : 2
		tmp_8 : 2
		accumulator_V_2_2 : 3
		out_V : 3
	State 8
		out_V_2 : 1
		tmp_V : 2
		StgValue_104 : 3
		empty_15 : 1
	State 9
	State 10
		exitcond : 1
		countWait_2 : 1
		StgValue_113 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |        idxCol_fu_323        |    0    |    39   |
|          |       idxRow_2_fu_329       |    0    |    39   |
|          |    pixConvolved_3_fu_355    |    0    |    39   |
|          |   col_assign_1_0_2_fu_367   |    0    |    39   |
|    add   |        phitmp_fu_393        |    0    |    26   |
|          |         tmp1_fu_427         |    0    |    15   |
|          |   accumulator_V_0_2_fu_437  |    0    |    16   |
|          |         tmp2_fu_443         |    0    |    15   |
|          |         tmp_6_fu_474        |    0    |    8    |
|          |      countWait_2_fu_545     |    0    |    17   |
|----------|-----------------------------|---------|---------|
|          |       idxRow_1_fu_335       |    0    |    32   |
|          |    pixConvolved_1_fu_373    |    0    |    32   |
|  select  |       idxCol_1_fu_380       |    0    |    32   |
|          |    pixConvolved_2_fu_386    |    0    |    32   |
|          |        out_V_2_fu_524       |    0    |    8    |
|          |         tmp_V_fu_531        |    0    |    8    |
|----------|-----------------------------|---------|---------|
|          |       exitcond1_fu_267      |    0    |    18   |
|          |         icmp_fu_289         |    0    |    18   |
|   icmp   |         icmp1_fu_305        |    0    |    18   |
|          |         tmp_s_fu_317        |    0    |    18   |
|          |        tmp_10_fu_343        |    0    |    18   |
|          |       exitcond_fu_539       |    0    |    13   |
|----------|-----------------------------|---------|---------|
|          |    accumulator_V_2_fu_478   |    0    |    17   |
|          |         tmp_7_fu_484        |    0    |    8    |
|          |   accumulator_V_2_1_fu_489  |    0    |    8    |
|    sub   |         tmp_8_fu_495        |    0    |    8    |
|          |   accumulator_V_2_2_fu_501  |    0    |    8    |
|          |         out_V_fu_507        |    0    |    8    |
|          |        out_V_1_fu_519       |    0    |    15   |
|----------|-----------------------------|---------|---------|
|    and   |        or_cond_fu_311       |    0    |    8    |
|----------|-----------------------------|---------|---------|
|   read   |     tmp_V_1_read_fu_112     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |       grp_write_fu_118      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         tmp_2_fu_273        |    0    |    0    |
|          |         tmp_5_fu_349        |    0    |    0    |
|          |      tmp_13_0_1_fu_361      |    0    |    0    |
|          |      tmp_13_0_2_fu_399      |    0    |    0    |
|          |   val_V_0_cast_cast_fu_404  |    0    |    0    |
|   zext   |   val_V_1_0_1_cast_fu_414   |    0    |    0    |
|          |  val_V_0_2_cast_cast_fu_418 |    0    |    0    |
|          |       tmp1_cast_fu_433      |    0    |    0    |
|          |     val_V_2_cast_fu_449     |    0    |    0    |
|          |      p_shl_cast_fu_459      |    0    |    0    |
|          |    val_V_2_2_cast_fu_468    |    0    |    0    |
|          | accumulator_V_0_2_ca_fu_471 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|         tmp_3_fu_279        |    0    |    0    |
|          |         tmp_4_fu_295        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|      val_V_1_0_1_fu_407     |    0    |    0    |
|          |         p_shl_fu_452        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|    shl   |         tmp_9_fu_422        |    0    |    0    |
|          |         tmp_1_fu_463        |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|        tmp_12_fu_512        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   580   |
|----------|-----------------------------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|lineBuff_val_0_V|    1   |    0   |    0   |
|lineBuff_val_1_V|    1   |    0   |    0   |
|lineBuff_val_2_V|    1   |    0   |    0   |
+----------------+--------+--------+--------+
|      Total     |    3   |    0   |    0   |
+----------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  accumulator_V_0_2_reg_676  |   10   |
|  accumulator_V_2_2_reg_686  |   11   |
|   col_assign_1_0_2_reg_606  |   32   |
|      col_assign_reg_210     |   32   |
|     countWait_1_reg_256     |   10   |
|     countWait_2_reg_700     |   10   |
|      countWait_reg_244      |   19   |
|      exitcond1_reg_551      |    1   |
|       idxCol_1_reg_621      |   32   |
|        idxCol_reg_582       |   32   |
|       idxRow_1_reg_587      |   32   |
|        idxRow_reg_221       |   32   |
|lineBuff_val_0_V_ad_1_reg_596|    9   |
|lineBuff_val_0_V_ad_2_reg_601|    9   |
|lineBuff_val_0_V_ad_3_reg_648|    9   |
|lineBuff_val_0_V_lo_1_reg_642|    8   |
| lineBuff_val_0_V_lo_reg_636 |    8   |
| lineBuff_val_1_V_ad_reg_560 |    9   |
|lineBuff_val_2_V_ad_1_reg_611|    9   |
|lineBuff_val_2_V_ad_2_reg_616|    9   |
|lineBuff_val_2_V_ad_3_reg_665|    9   |
| lineBuff_val_2_V_ad_reg_565 |    9   |
|lineBuff_val_2_V_lo_1_reg_653|    8   |
|lineBuff_val_2_V_lo_2_reg_659|    8   |
|lineBuff_val_2_V_lo_3_reg_670|    8   |
|       or_cond_reg_570       |    1   |
|        out_V_reg_691        |    8   |
|        phitmp_reg_631       |   19   |
|    pixConvolved_2_reg_626   |   32   |
|     pixConvolved_reg_232    |   32   |
|         tmp2_reg_681        |    8   |
|        tmp_10_reg_592       |    1   |
|        tmp_2_reg_555        |   64   |
|        tmp_s_reg_576        |    1   |
+-----------------------------+--------+
|            Total            |   531  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_118   |  p2  |   2  |   8  |   16   ||    9    |
|   grp_access_fu_132  |  p0  |   2  |   9  |   18   ||    9    |
|   grp_access_fu_143  |  p0  |   4  |   9  |   36   ||    21   |
|   grp_access_fu_143  |  p3  |   4  |   9  |   36   ||    21   |
|   grp_access_fu_154  |  p0  |   5  |   9  |   45   ||    27   |
|   grp_access_fu_154  |  p3  |   2  |   9  |   18   ||    9    |
| pixConvolved_reg_232 |  p0  |   2  |  32  |   64   ||    9    |
|   countWait_reg_244  |  p0  |   2  |  19  |   38   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   271  || 14.4723 ||   114   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   580  |
|   Memory  |    3   |    -   |    0   |    0   |
|Multiplexer|    -   |   14   |    -   |   114  |
|  Register |    -   |    -   |   531  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   14   |   531  |   694  |
+-----------+--------+--------+--------+--------+
