<dec f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.h' l='80' type='unsigned int llvm::InstrEmitter::ConstrainForSubReg(unsigned int VReg, unsigned int SubIdx, llvm::MVT VT, bool isDivergent, const llvm::DebugLoc &amp; DL)'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='450' ll='472' type='unsigned int llvm::InstrEmitter::ConstrainForSubReg(unsigned int VReg, unsigned int SubIdx, llvm::MVT VT, bool isDivergent, const llvm::DebugLoc &amp; DL)'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='533' u='c' c='_ZN4llvm12InstrEmitter14EmitSubregNodeEPNS_6SDNodeERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEEbb'/>
<doc f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.h' l='77'>/// ConstrainForSubReg - Try to constrain VReg to a register class that
  /// supports SubIdx sub-registers.  Emit a copy if that isn&apos;t possible.
  /// Return the virtual register to use.</doc>
