// Seed: 2145580226
module module_0 ();
  wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1;
  final $display(1, 1, id_1 == id_1);
  always_latch @(posedge 1'b0 or posedge 1) assign id_1 = id_1;
  module_0 modCall_1 ();
  always @(1'b0 or id_1)
    if (id_1) id_1 <= id_1;
    else begin : LABEL_0$display
      ;
      $display(id_1);
    end
endmodule
module module_2;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_11 = id_4 >> id_18;
  module_0 modCall_1 ();
  assign id_13 = id_18;
  final $display(1, 1, 1, id_13, 1);
  assign id_3 = 1;
  wire id_21;
  id_22(
      .id_0(id_12), .id_1(~id_15[1]), .id_2(), .id_3(id_1)
  );
endmodule
