../vhdl/ROM_Block.vhd {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/vhdl/ROM_Block.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ROM_Block
-- Compiling architecture SYN of rom_block

} {} {}} ../vhdl/comparator.vhd {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/vhdl/comparator.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity comparator
-- Compiling architecture synth of comparator

} {} {}} ../vhdl/extend.vhd {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/vhdl/extend.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity extend
-- Compiling architecture synth of extend

} {} {}} ../testbench/check_functions.vhd {2 {vcom -work work -2002 -explicit -stats=none {C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/check_functions.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_textio
-- Compiling package check_functions
-- Compiling package body check_functions
-- Loading package check_functions
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".

} {} {}} ../vhdl/mux2x5.vhd {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/vhdl/mux2x5.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux2x5
-- Compiling architecture synth of mux2x5

} {} {}} ../vhdl/ALU.vhd {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/vhdl/ALU.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ALU
-- Compiling architecture bdf_type of ALU

} {} {}} ../vhdl/add_sub.vhd {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/vhdl/add_sub.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity add_sub
-- Compiling architecture synth of add_sub

} {} {}} ../vhdl/PC.vhd {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/vhdl/PC.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity PC
-- Compiling architecture synth of PC

} {} {}} ../vhdl/IR.vhd {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/vhdl/IR.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity IR
-- Compiling architecture synth of IR

} {} {}} ../vhdl/multiplexer.vhd {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/vhdl/multiplexer.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity multiplexer
-- Compiling architecture synth of multiplexer

} {} {}} ../vhdl/controller.vhd {2 {vcom -work work -2002 -explicit -stats=none {C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/vhdl/controller.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity controller
-- Compiling architecture synth of controller
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/vhdl/controller.vhd(93): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 0).

} {} {}} ../vhdl/register_file.vhd {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/vhdl/register_file.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity register_file
-- Compiling architecture synth of register_file

} {} {}} ../vhdl/ROM.vhd {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/vhdl/ROM.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ROM
-- Compiling architecture synth of ROM

} {} {}} ../vhdl/buttons.vhd {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/vhdl/buttons.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity buttons
-- Compiling architecture synth of buttons

} {} {}} ../testbench/tb_Extend.vhd {2 {vcom -work work -2002 -explicit -stats=none {C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/tb_Extend.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_textio
-- Loading package check_functions
-- Compiling entity tb_Extend
-- Compiling architecture testbench of tb_Extend
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/tb_Extend.vhd(40): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/tb_Extend.vhd(42): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.

} {} {}} ../vhdl/CPU.vhd {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/vhdl/CPU.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity CPU
-- Compiling architecture bdf_type of CPU

} {} {}} ../testbench/tb_GECKO.vhd {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/tb_GECKO.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity tb_GECKO
-- Compiling architecture testbench of tb_GECKO
-- Loading entity GECKO

} {} {}} ../vhdl/LEDs.vhd {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/vhdl/LEDs.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity LEDs
-- Compiling architecture synth of LEDs

} {} {}} ../vhdl/RAM.vhd {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/vhdl/RAM.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity RAM
-- Compiling architecture synth of RAM

} {} {}} ../vhdl/mux2x32.vhd {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/vhdl/mux2x32.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux2x32
-- Compiling architecture synth of mux2x32

} {} {}} ../vhdl/GECKO.vhd {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/vhdl/GECKO.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity GECKO
-- Compiling architecture bdf_type of GECKO

} {} {}} ../testbench/tb_IR.vhd {2 {vcom -work work -2002 -explicit -stats=none {C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/tb_IR.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_textio
-- Loading package check_functions
-- Compiling entity tb_IR
-- Compiling architecture testbench of tb_IR
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/tb_IR.vhd(42): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/tb_IR.vhd(44): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.

} {} {}} ../testbench/tb_PC.vhd {2 {vcom -work work -2002 -explicit -stats=none {C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/tb_PC.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_textio
-- Loading package check_functions
-- Compiling entity tb_PC
-- Compiling architecture testbench of tb_PC
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/tb_PC.vhd(57): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/tb_PC.vhd(59): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.

} {} {}} ../testbench/tb_Controller.vhd {2 {vcom -work work -2002 -explicit -stats=none {C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/tb_Controller.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Loading package check_functions
-- Compiling entity tb_Controller
-- Compiling architecture testbench of tb_Controller
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
** Warning: C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.

} {} {}} ../vhdl/mux2x16.vhd {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/vhdl/mux2x16.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux2x16
-- Compiling architecture synth of mux2x16

} {} {}} ../vhdl/logic_unit.vhd {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/vhdl/logic_unit.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity logic_unit
-- Compiling architecture synth of logic_unit

} {} {}} ../vhdl/shift_unit.vhd {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/vhdl/shift_unit.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity shift_unit
-- Compiling architecture synth of shift_unit

} {} {}} ../vhdl/decoder.vhd {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Maxime/Desktop/EPFL/Classe/BA3/Computer Architecture I/Projet1/CS-208Proj1/graded1/vhdl/decoder.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity decoder
-- Compiling architecture synth of decoder

} {} {}}
