{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574714574783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574714574815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 15:42:54 2019 " "Processing started: Mon Nov 25 15:42:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574714574815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574714574815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_display -c VGA_display " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_display -c VGA_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574714574815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574714580440 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574714580440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lettera4.v 1 1 " "Found 1 design units, including 1 entities, in source file lettera4.v" { { "Info" "ISGN_ENTITY_NAME" "1 letterA4 " "Found entity 1: letterA4" {  } { { "letterA4.v" "" { Text "//SRVD/Homes\$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterA4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574714590815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574714590815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "part2/vga_adapter/vga_pll.v" "" { Text "//SRVD/Homes\$/huangba9/Desktop/FinalVGA_1/Lab7Part2/part2/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574714590971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574714590971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "part2/vga_adapter/vga_controller.v" "" { Text "//SRVD/Homes\$/huangba9/Desktop/FinalVGA_1/Lab7Part2/part2/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574714591127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574714591127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "part2/vga_adapter/vga_address_translator.v" "" { Text "//SRVD/Homes\$/huangba9/Desktop/FinalVGA_1/Lab7Part2/part2/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574714591299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574714591299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "part2/vga_adapter/vga_adapter.v" "" { Text "//SRVD/Homes\$/huangba9/Desktop/FinalVGA_1/Lab7Part2/part2/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574714591487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574714591487 ""}
{ "Error" "EVRFX_VERI_MIXED_BY_NAME_BY_ORDER_PORT_CONNECT" "VGA_display.v(48) " "Verilog HDL Module Instantiation error at VGA_display.v(48): cannot connect instance ports both by order and by name" {  } { { "VGA_display.v" "" { Text "//SRVD/Homes\$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v" 48 0 0 } }  } 0 10267 "Verilog HDL Module Instantiation error at %1!s!: cannot connect instance ports both by order and by name" 0 0 "Analysis & Synthesis" 0 -1 1574714591596 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "26 VGA_display.v(53) " "Verilog HDL Expression warning at VGA_display.v(53): truncated literal to match 26 bits" {  } { { "VGA_display.v" "" { Text "//SRVD/Homes\$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574714591612 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "27 VGA_display.v(53) " "Verilog HDL Expression warning at VGA_display.v(53): truncated literal to match 27 bits" {  } { { "VGA_display.v" "" { Text "//SRVD/Homes\$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574714591612 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "VGA_display VGA_display.v(1) " "Ignored design unit \"VGA_display\" at VGA_display.v(1) due to previous errors" {  } { { "VGA_display.v" "" { Text "//SRVD/Homes\$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574714591612 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 VGA_display.v(404) " "Verilog HDL Expression warning at VGA_display.v(404): truncated literal to match 3 bits" {  } { { "VGA_display.v" "" { Text "//SRVD/Homes\$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v" 404 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574714591612 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 VGA_display.v(410) " "Verilog HDL Expression warning at VGA_display.v(410): truncated literal to match 3 bits" {  } { { "VGA_display.v" "" { Text "//SRVD/Homes\$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v" 410 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1574714591612 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datapath VGA_display.v(92) " "Ignored design unit \"datapath\" at VGA_display.v(92) due to previous errors" {  } { { "VGA_display.v" "" { Text "//SRVD/Homes\$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v" 92 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574714591612 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control VGA_display.v(507) " "Ignored design unit \"control\" at VGA_display.v(507) due to previous errors" {  } { { "VGA_display.v" "" { Text "//SRVD/Homes\$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v" 507 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574714591612 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "down_Counter_point5 VGA_display.v(648) " "Ignored design unit \"down_Counter_point5\" at VGA_display.v(648) due to previous errors" {  } { { "VGA_display.v" "" { Text "//SRVD/Homes\$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v" 648 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574714591643 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "down_Counter_60 VGA_display.v(667) " "Ignored design unit \"down_Counter_60\" at VGA_display.v(667) due to previous errors" {  } { { "VGA_display.v" "" { Text "//SRVD/Homes\$/huangba9/Desktop/FinalVGA_1/Lab7Part2/VGA_display.v" 667 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574714591643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_display.v 0 0 " "Found 0 design units, including 0 entities, in source file vga_display.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574714591659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lettera4s.v 1 1 " "Found 1 design units, including 1 entities, in source file lettera4s.v" { { "Info" "ISGN_ENTITY_NAME" "1 letterA4s " "Found entity 1: letterA4s" {  } { { "letterA4s.v" "" { Text "//SRVD/Homes\$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterA4s.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574714591784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574714591784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lettera5.v 1 1 " "Found 1 design units, including 1 entities, in source file lettera5.v" { { "Info" "ISGN_ENTITY_NAME" "1 letterA5 " "Found entity 1: letterA5" {  } { { "letterA5.v" "" { Text "//SRVD/Homes\$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterA5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574714591940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574714591940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letterb5.v 1 1 " "Found 1 design units, including 1 entities, in source file letterb5.v" { { "Info" "ISGN_ENTITY_NAME" "1 letterB5 " "Found entity 1: letterB5" {  } { { "letterB5.v" "" { Text "//SRVD/Homes\$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterB5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574714592096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574714592096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letterc5.v 1 1 " "Found 1 design units, including 1 entities, in source file letterc5.v" { { "Info" "ISGN_ENTITY_NAME" "1 letterC5 " "Found entity 1: letterC5" {  } { { "letterC5.v" "" { Text "//SRVD/Homes\$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterC5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574714592252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574714592252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letterc5s.v 1 1 " "Found 1 design units, including 1 entities, in source file letterc5s.v" { { "Info" "ISGN_ENTITY_NAME" "1 letterC5s " "Found entity 1: letterC5s" {  } { { "letterC5s.v" "" { Text "//SRVD/Homes\$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterC5s.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574714592424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574714592424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letterd5.v 1 1 " "Found 1 design units, including 1 entities, in source file letterd5.v" { { "Info" "ISGN_ENTITY_NAME" "1 letterD5 " "Found entity 1: letterD5" {  } { { "letterD5.v" "" { Text "//SRVD/Homes\$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterD5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574714592581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574714592581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letterd5s.v 1 1 " "Found 1 design units, including 1 entities, in source file letterd5s.v" { { "Info" "ISGN_ENTITY_NAME" "1 letterD5s " "Found entity 1: letterD5s" {  } { { "letterD5s.v" "" { Text "//SRVD/Homes\$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterD5s.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574714592752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574714592752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lettere5.v 1 1 " "Found 1 design units, including 1 entities, in source file lettere5.v" { { "Info" "ISGN_ENTITY_NAME" "1 letterE5 " "Found entity 1: letterE5" {  } { { "letterE5.v" "" { Text "//SRVD/Homes\$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterE5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574714592909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574714592909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letterf5.v 1 1 " "Found 1 design units, including 1 entities, in source file letterf5.v" { { "Info" "ISGN_ENTITY_NAME" "1 letterF5 " "Found entity 1: letterF5" {  } { { "letterF5.v" "" { Text "//SRVD/Homes\$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterF5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574714593081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574714593081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letterf5s.v 1 1 " "Found 1 design units, including 1 entities, in source file letterf5s.v" { { "Info" "ISGN_ENTITY_NAME" "1 letterF5s " "Found entity 1: letterF5s" {  } { { "letterF5s.v" "" { Text "//SRVD/Homes\$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterF5s.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574714593252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574714593252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letterg5.v 1 1 " "Found 1 design units, including 1 entities, in source file letterg5.v" { { "Info" "ISGN_ENTITY_NAME" "1 letterG5 " "Found entity 1: letterG5" {  } { { "letterG5.v" "" { Text "//SRVD/Homes\$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterG5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574714593424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574714593424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letterg5s.v 1 1 " "Found 1 design units, including 1 entities, in source file letterg5s.v" { { "Info" "ISGN_ENTITY_NAME" "1 letterG5s " "Found entity 1: letterG5s" {  } { { "letterG5s.v" "" { Text "//SRVD/Homes\$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterG5s.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574714593596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574714593596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letteru.v 1 1 " "Found 1 design units, including 1 entities, in source file letteru.v" { { "Info" "ISGN_ENTITY_NAME" "1 letterU " "Found entity 1: letterU" {  } { { "letterU.v" "" { Text "//SRVD/Homes\$/huangba9/Desktop/FinalVGA_1/Lab7Part2/letterU.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574714593768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574714593768 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "666 " "Peak virtual memory: 666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574714595049 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 25 15:43:15 2019 " "Processing ended: Mon Nov 25 15:43:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574714595049 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574714595049 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574714595049 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574714595049 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574714596596 ""}
