

================================================================
== Vitis HLS Report for 'kernel_atax'
================================================================
* Date:           Thu Dec 12 12:57:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_atax
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1305767|  1305767|  5.223 ms|  5.223 ms|  1305768|  1305768|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_kernel_atax_Pipeline_L2_fu_739        |kernel_atax_Pipeline_L2        |      208|      208|   0.832 us|   0.832 us|    208|    208|       no|
        |grp_kernel_atax_Pipeline_L21_fu_756       |kernel_atax_Pipeline_L21       |       28|       28|   0.112 us|   0.112 us|     28|     28|       no|
        |grp_kernel_atax_Pipeline_L22_fu_779       |kernel_atax_Pipeline_L22       |    79954|    79954|   0.320 ms|   0.320 ms|  79954|  79954|       no|
        |grp_kernel_atax_Pipeline_L24_fu_796       |kernel_atax_Pipeline_L24       |      208|      208|   0.832 us|   0.832 us|    208|    208|       no|
        |grp_kernel_atax_Pipeline_merlinL6_fu_813  |kernel_atax_Pipeline_merlinL6  |       43|       43|   0.172 us|   0.172 us|     43|     43|       no|
        |grp_kernel_atax_Pipeline_L23_fu_827       |kernel_atax_Pipeline_L23       |    79954|    79954|   0.320 ms|   0.320 ms|  79954|  79954|       no|
        |grp_kernel_atax_Pipeline_merlinL3_fu_844  |kernel_atax_Pipeline_merlinL3  |     2877|     2877|  11.508 us|  11.508 us|   2877|   2877|       no|
        |grp_kernel_atax_Pipeline_merlinL1_fu_870  |kernel_atax_Pipeline_merlinL1  |       55|       55|   0.220 us|   0.220 us|     55|     55|       no|
        |grp_kernel_atax_Pipeline_L3_fu_896        |kernel_atax_Pipeline_L3        |       27|       27|   0.108 us|   0.108 us|     27|     27|       no|
        |grp_kernel_atax_Pipeline_L35_fu_919       |kernel_atax_Pipeline_L35       |      208|      208|   0.832 us|   0.832 us|    208|    208|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL4  |  1145430|  1145430|      2937|          -|          -|   390|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      138|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       46|    52|    17187|    12596|    0|
|Memory               |      620|     -|     1152|     1188|    0|
|Multiplexer          |        -|     -|        -|     5049|    -|
|Register             |        -|     -|     1046|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      666|    52|    19385|    18971|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       46|     2|        2|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       15|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |                 Instance                 |                 Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                           |control_s_axi                          |        0|   0|   316|   552|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U179       |fadd_32ns_32ns_32_7_full_dsp_1         |        0|   2|   318|   198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U180        |fmul_32ns_32ns_32_4_max_dsp_1          |        0|   3|   143|    78|    0|
    |grp_kernel_atax_Pipeline_L2_fu_739        |kernel_atax_Pipeline_L2                |        0|   0|   153|   323|    0|
    |grp_kernel_atax_Pipeline_L21_fu_756       |kernel_atax_Pipeline_L21               |        0|   0|   533|    85|    0|
    |grp_kernel_atax_Pipeline_L22_fu_779       |kernel_atax_Pipeline_L22               |        0|   1|   535|   571|    0|
    |grp_kernel_atax_Pipeline_L23_fu_827       |kernel_atax_Pipeline_L23               |        0|   1|   535|   571|    0|
    |grp_kernel_atax_Pipeline_L24_fu_796       |kernel_atax_Pipeline_L24               |        0|   0|   153|   323|    0|
    |grp_kernel_atax_Pipeline_L3_fu_896        |kernel_atax_Pipeline_L3                |        0|   0|   522|    73|    0|
    |grp_kernel_atax_Pipeline_L35_fu_919       |kernel_atax_Pipeline_L35               |        0|   0|   209|   488|    0|
    |grp_kernel_atax_Pipeline_merlinL1_fu_870  |kernel_atax_Pipeline_merlinL1          |        0|  45|  6232|  2921|    0|
    |grp_kernel_atax_Pipeline_merlinL3_fu_844  |kernel_atax_Pipeline_merlinL3          |        0|   0|  1072|   616|    0|
    |grp_kernel_atax_Pipeline_merlinL6_fu_813  |kernel_atax_Pipeline_merlinL6          |        0|   0|     8|    53|    0|
    |merlin_gmem_kernel_atax_512_tmp_m_axi_U   |merlin_gmem_kernel_atax_512_tmp_m_axi  |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_atax_64_0_m_axi_U      |merlin_gmem_kernel_atax_64_0_m_axi     |        8|   0|  1181|  1117|    0|
    |merlin_gmem_kernel_atax_64_1_m_axi_U      |merlin_gmem_kernel_atax_64_1_m_axi     |        4|   0|   878|   966|    0|
    |merlin_gmem_kernel_atax_64_y_m_axi_U      |merlin_gmem_kernel_atax_64_y_m_axi     |        4|   0|   878|   966|    0|
    +------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |Total                                     |                                       |       46|  52| 17187| 12596|    0|
    +------------------------------------------+---------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+-------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |     Memory     |          Module         | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------+-------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |A_7_0_buf_U     |A_7_0_buf_RAM_AUTO_1R1W  |       31|   0|   0|    0|  15990|   32|     1|       511680|
    |A_7_0_buf_10_U  |A_7_0_buf_RAM_AUTO_1R1W  |       31|   0|   0|    0|  15990|   32|     1|       511680|
    |A_7_0_buf_11_U  |A_7_0_buf_RAM_AUTO_1R1W  |       31|   0|   0|    0|  15990|   32|     1|       511680|
    |A_7_0_buf_12_U  |A_7_0_buf_RAM_AUTO_1R1W  |       31|   0|   0|    0|  15990|   32|     1|       511680|
    |A_7_0_buf_13_U  |A_7_0_buf_RAM_AUTO_1R1W  |       31|   0|   0|    0|  15990|   32|     1|       511680|
    |A_7_0_buf_14_U  |A_7_0_buf_RAM_AUTO_1R1W  |       31|   0|   0|    0|  15990|   32|     1|       511680|
    |A_7_0_buf_15_U  |A_7_0_buf_RAM_AUTO_1R1W  |       31|   0|   0|    0|  15990|   32|     1|       511680|
    |A_7_0_buf_16_U  |A_7_0_buf_RAM_AUTO_1R1W  |       31|   0|   0|    0|  15990|   32|     1|       511680|
    |A_7_0_buf_17_U  |A_7_0_buf_RAM_AUTO_1R1W  |       31|   0|   0|    0|  15990|   32|     1|       511680|
    |A_7_0_buf_18_U  |A_7_0_buf_RAM_AUTO_1R1W  |       31|   0|   0|    0|  15990|   32|     1|       511680|
    |A_8_0_buf_U     |A_7_0_buf_RAM_AUTO_1R1W  |       31|   0|   0|    0|  15990|   32|     1|       511680|
    |A_8_0_buf_10_U  |A_7_0_buf_RAM_AUTO_1R1W  |       31|   0|   0|    0|  15990|   32|     1|       511680|
    |A_8_0_buf_11_U  |A_7_0_buf_RAM_AUTO_1R1W  |       31|   0|   0|    0|  15990|   32|     1|       511680|
    |A_8_0_buf_12_U  |A_7_0_buf_RAM_AUTO_1R1W  |       31|   0|   0|    0|  15990|   32|     1|       511680|
    |A_8_0_buf_13_U  |A_7_0_buf_RAM_AUTO_1R1W  |       31|   0|   0|    0|  15990|   32|     1|       511680|
    |A_8_0_buf_14_U  |A_7_0_buf_RAM_AUTO_1R1W  |       31|   0|   0|    0|  15990|   32|     1|       511680|
    |A_8_0_buf_15_U  |A_7_0_buf_RAM_AUTO_1R1W  |       31|   0|   0|    0|  15990|   32|     1|       511680|
    |A_8_0_buf_16_U  |A_7_0_buf_RAM_AUTO_1R1W  |       31|   0|   0|    0|  15990|   32|     1|       511680|
    |A_8_0_buf_17_U  |A_7_0_buf_RAM_AUTO_1R1W  |       31|   0|   0|    0|  15990|   32|     1|       511680|
    |A_8_0_buf_18_U  |A_7_0_buf_RAM_AUTO_1R1W  |       31|   0|   0|    0|  15990|   32|     1|       511680|
    |tmp_buf_U       |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |tmp_buf_16_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |tmp_buf_17_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |tmp_buf_18_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |tmp_buf_19_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |tmp_buf_20_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |tmp_buf_21_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |tmp_buf_22_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |tmp_buf_23_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |tmp_buf_24_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |tmp_buf_25_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |tmp_buf_26_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |tmp_buf_27_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |tmp_buf_28_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |tmp_buf_29_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |tmp_buf_30_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|     25|   32|     1|          800|
    |x_7_0_buf_U     |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     41|   32|     1|         1312|
    |x_7_0_buf_10_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     41|   32|     1|         1312|
    |x_7_0_buf_11_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     41|   32|     1|         1312|
    |x_7_0_buf_12_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     41|   32|     1|         1312|
    |x_7_0_buf_13_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     41|   32|     1|         1312|
    |x_7_0_buf_14_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     41|   32|     1|         1312|
    |x_7_0_buf_15_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     41|   32|     1|         1312|
    |x_7_0_buf_16_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     41|   32|     1|         1312|
    |x_7_0_buf_17_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     41|   32|     1|         1312|
    |x_7_0_buf_18_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     41|   32|     1|         1312|
    |y_buf_U         |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|     41|   32|     1|         1312|
    |y_buf_10_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|     41|   32|     1|         1312|
    |y_buf_11_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|     41|   32|     1|         1312|
    |y_buf_12_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|     41|   32|     1|         1312|
    |y_buf_13_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|     41|   32|     1|         1312|
    |y_buf_14_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|     41|   32|     1|         1312|
    |y_buf_15_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|     41|   32|     1|         1312|
    |y_buf_16_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|     41|   32|     1|         1312|
    |y_buf_17_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|     41|   32|     1|         1312|
    |y_buf_18_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|     41|   32|     1|         1312|
    +----------------+-------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total           |                         |      620|1152|1188|    0| 321020| 1792|    56|     10272640|
    +----------------+-------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln118_1_fu_1033_p2             |         +|   0|  0|  21|          14|           6|
    |add_ln118_fu_1045_p2               |         +|   0|  0|  16|           9|           1|
    |add_ln95_fu_1051_p2                |         +|   0|  0|  71|          64|          11|
    |icmp_ln118_fu_1039_p2              |      icmp|   0|  0|  16|           9|           8|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state147_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state153_io               |        or|   0|  0|   2|           1|           1|
    |ap_block_state155_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state223                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 138|         103|          33|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+------+-----------+-----+-----------+
    |                   Name                   |  LUT | Input Size| Bits| Total Bits|
    +------------------------------------------+------+-----------+-----+-----------+
    |A_7_0_buf_10_address0                     |    14|          3|   14|         42|
    |A_7_0_buf_10_ce0                          |    14|          3|    1|          3|
    |A_7_0_buf_10_we0                          |     9|          2|    1|          2|
    |A_7_0_buf_11_address0                     |    14|          3|   14|         42|
    |A_7_0_buf_11_ce0                          |    14|          3|    1|          3|
    |A_7_0_buf_11_we0                          |     9|          2|    1|          2|
    |A_7_0_buf_12_address0                     |    14|          3|   14|         42|
    |A_7_0_buf_12_ce0                          |    14|          3|    1|          3|
    |A_7_0_buf_12_we0                          |     9|          2|    1|          2|
    |A_7_0_buf_13_address0                     |    14|          3|   14|         42|
    |A_7_0_buf_13_ce0                          |    14|          3|    1|          3|
    |A_7_0_buf_13_we0                          |     9|          2|    1|          2|
    |A_7_0_buf_14_address0                     |    14|          3|   14|         42|
    |A_7_0_buf_14_ce0                          |    14|          3|    1|          3|
    |A_7_0_buf_14_we0                          |     9|          2|    1|          2|
    |A_7_0_buf_15_address0                     |    14|          3|   14|         42|
    |A_7_0_buf_15_ce0                          |    14|          3|    1|          3|
    |A_7_0_buf_15_we0                          |     9|          2|    1|          2|
    |A_7_0_buf_16_address0                     |    14|          3|   14|         42|
    |A_7_0_buf_16_ce0                          |    14|          3|    1|          3|
    |A_7_0_buf_16_we0                          |     9|          2|    1|          2|
    |A_7_0_buf_17_address0                     |    14|          3|   14|         42|
    |A_7_0_buf_17_ce0                          |    14|          3|    1|          3|
    |A_7_0_buf_17_we0                          |     9|          2|    1|          2|
    |A_7_0_buf_18_address0                     |    14|          3|   14|         42|
    |A_7_0_buf_18_ce0                          |    14|          3|    1|          3|
    |A_7_0_buf_18_we0                          |     9|          2|    1|          2|
    |A_7_0_buf_address0                        |    14|          3|   14|         42|
    |A_7_0_buf_ce0                             |    14|          3|    1|          3|
    |A_7_0_buf_we0                             |     9|          2|    1|          2|
    |A_8_0_buf_10_address0                     |    14|          3|   14|         42|
    |A_8_0_buf_10_ce0                          |    14|          3|    1|          3|
    |A_8_0_buf_10_we0                          |     9|          2|    1|          2|
    |A_8_0_buf_11_address0                     |    14|          3|   14|         42|
    |A_8_0_buf_11_ce0                          |    14|          3|    1|          3|
    |A_8_0_buf_11_we0                          |     9|          2|    1|          2|
    |A_8_0_buf_12_address0                     |    14|          3|   14|         42|
    |A_8_0_buf_12_ce0                          |    14|          3|    1|          3|
    |A_8_0_buf_12_we0                          |     9|          2|    1|          2|
    |A_8_0_buf_13_address0                     |    14|          3|   14|         42|
    |A_8_0_buf_13_ce0                          |    14|          3|    1|          3|
    |A_8_0_buf_13_we0                          |     9|          2|    1|          2|
    |A_8_0_buf_14_address0                     |    14|          3|   14|         42|
    |A_8_0_buf_14_ce0                          |    14|          3|    1|          3|
    |A_8_0_buf_14_we0                          |     9|          2|    1|          2|
    |A_8_0_buf_15_address0                     |    14|          3|   14|         42|
    |A_8_0_buf_15_ce0                          |    14|          3|    1|          3|
    |A_8_0_buf_15_we0                          |     9|          2|    1|          2|
    |A_8_0_buf_16_address0                     |    14|          3|   14|         42|
    |A_8_0_buf_16_ce0                          |    14|          3|    1|          3|
    |A_8_0_buf_16_we0                          |     9|          2|    1|          2|
    |A_8_0_buf_17_address0                     |    14|          3|   14|         42|
    |A_8_0_buf_17_ce0                          |    14|          3|    1|          3|
    |A_8_0_buf_17_we0                          |     9|          2|    1|          2|
    |A_8_0_buf_18_address0                     |    14|          3|   14|         42|
    |A_8_0_buf_18_ce0                          |    14|          3|    1|          3|
    |A_8_0_buf_18_we0                          |     9|          2|    1|          2|
    |A_8_0_buf_address0                        |    14|          3|   14|         42|
    |A_8_0_buf_ce0                             |    14|          3|    1|          3|
    |A_8_0_buf_we0                             |     9|          2|    1|          2|
    |ap_NS_fsm                                 |  1205|        227|    1|        227|
    |ap_done                                   |     9|          2|    1|          2|
    |grp_fu_1344_ce                            |    14|          3|    1|          3|
    |grp_fu_1344_p0                            |    14|          3|   32|         96|
    |grp_fu_1344_p1                            |    14|          3|   32|         96|
    |grp_fu_1348_ce                            |    14|          3|    1|          3|
    |grp_fu_1348_p0                            |    14|          3|   32|         96|
    |grp_fu_1348_p1                            |    14|          3|   32|         96|
    |i_9_fu_194                                |     9|          2|    9|         18|
    |merlin_gmem_kernel_atax_512_tmp_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_atax_512_tmp_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_atax_512_tmp_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_atax_512_tmp_AWADDR    |    20|          4|   64|        256|
    |merlin_gmem_kernel_atax_512_tmp_AWLEN     |    20|          4|   32|        128|
    |merlin_gmem_kernel_atax_512_tmp_AWVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_atax_512_tmp_BREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_atax_512_tmp_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_atax_512_tmp_WDATA     |    14|          3|  512|       1536|
    |merlin_gmem_kernel_atax_512_tmp_WSTRB     |    14|          3|   64|        192|
    |merlin_gmem_kernel_atax_512_tmp_WVALID    |    14|          3|    1|          3|
    |merlin_gmem_kernel_atax_512_tmp_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_atax_512_tmp_blk_n_AW  |     9|          2|    1|          2|
    |merlin_gmem_kernel_atax_512_tmp_blk_n_B   |     9|          2|    1|          2|
    |merlin_gmem_kernel_atax_512_tmp_blk_n_W   |     9|          2|    1|          2|
    |merlin_gmem_kernel_atax_64_0_ARADDR       |    26|          5|   64|        320|
    |merlin_gmem_kernel_atax_64_0_ARLEN        |    20|          4|   32|        128|
    |merlin_gmem_kernel_atax_64_0_ARVALID      |    20|          4|    1|          4|
    |merlin_gmem_kernel_atax_64_0_RREADY       |    14|          3|    1|          3|
    |merlin_gmem_kernel_atax_64_0_blk_n_AR     |     9|          2|    1|          2|
    |merlin_gmem_kernel_atax_64_1_ARADDR       |    14|          3|   64|        192|
    |merlin_gmem_kernel_atax_64_1_ARLEN        |    14|          3|   32|         96|
    |merlin_gmem_kernel_atax_64_1_ARVALID      |    14|          3|    1|          3|
    |merlin_gmem_kernel_atax_64_1_RREADY       |     9|          2|    1|          2|
    |merlin_gmem_kernel_atax_64_1_blk_n_AR     |     9|          2|    1|          2|
    |merlin_gmem_kernel_atax_64_y_ARADDR       |    14|          3|   64|        192|
    |merlin_gmem_kernel_atax_64_y_ARLEN        |    14|          3|   32|         96|
    |merlin_gmem_kernel_atax_64_y_ARVALID      |    14|          3|    1|          3|
    |merlin_gmem_kernel_atax_64_y_AWADDR       |    14|          3|   64|        192|
    |merlin_gmem_kernel_atax_64_y_AWLEN        |    14|          3|   32|         96|
    |merlin_gmem_kernel_atax_64_y_AWVALID      |    14|          3|    1|          3|
    |merlin_gmem_kernel_atax_64_y_BREADY       |    14|          3|    1|          3|
    |merlin_gmem_kernel_atax_64_y_RREADY       |     9|          2|    1|          2|
    |merlin_gmem_kernel_atax_64_y_WVALID       |     9|          2|    1|          2|
    |merlin_gmem_kernel_atax_64_y_blk_n_AR     |     9|          2|    1|          2|
    |merlin_gmem_kernel_atax_64_y_blk_n_AW     |     9|          2|    1|          2|
    |merlin_gmem_kernel_atax_64_y_blk_n_B      |     9|          2|    1|          2|
    |phi_mul_fu_190                            |     9|          2|   14|         28|
    |tmp_buf_16_address0                       |    26|          5|    5|         25|
    |tmp_buf_16_ce0                            |    20|          4|    1|          4|
    |tmp_buf_16_d0                             |    14|          3|   32|         96|
    |tmp_buf_16_we0                            |    14|          3|    1|          3|
    |tmp_buf_17_address0                       |    26|          5|    5|         25|
    |tmp_buf_17_ce0                            |    20|          4|    1|          4|
    |tmp_buf_17_d0                             |    14|          3|   32|         96|
    |tmp_buf_17_we0                            |    14|          3|    1|          3|
    |tmp_buf_18_address0                       |    26|          5|    5|         25|
    |tmp_buf_18_ce0                            |    20|          4|    1|          4|
    |tmp_buf_18_d0                             |    14|          3|   32|         96|
    |tmp_buf_18_we0                            |    14|          3|    1|          3|
    |tmp_buf_19_address0                       |    26|          5|    5|         25|
    |tmp_buf_19_ce0                            |    20|          4|    1|          4|
    |tmp_buf_19_d0                             |    14|          3|   32|         96|
    |tmp_buf_19_we0                            |    14|          3|    1|          3|
    |tmp_buf_20_address0                       |    26|          5|    5|         25|
    |tmp_buf_20_ce0                            |    20|          4|    1|          4|
    |tmp_buf_20_d0                             |    14|          3|   32|         96|
    |tmp_buf_20_we0                            |    14|          3|    1|          3|
    |tmp_buf_21_address0                       |    20|          4|    5|         20|
    |tmp_buf_21_ce0                            |    20|          4|    1|          4|
    |tmp_buf_21_d0                             |    14|          3|   32|         96|
    |tmp_buf_21_we0                            |    14|          3|    1|          3|
    |tmp_buf_22_address0                       |    20|          4|    5|         20|
    |tmp_buf_22_ce0                            |    20|          4|    1|          4|
    |tmp_buf_22_d0                             |    14|          3|   32|         96|
    |tmp_buf_22_we0                            |    14|          3|    1|          3|
    |tmp_buf_23_address0                       |    20|          4|    5|         20|
    |tmp_buf_23_ce0                            |    20|          4|    1|          4|
    |tmp_buf_23_d0                             |    14|          3|   32|         96|
    |tmp_buf_23_we0                            |    14|          3|    1|          3|
    |tmp_buf_24_address0                       |    20|          4|    5|         20|
    |tmp_buf_24_ce0                            |    20|          4|    1|          4|
    |tmp_buf_24_d0                             |    14|          3|   32|         96|
    |tmp_buf_24_we0                            |    14|          3|    1|          3|
    |tmp_buf_25_address0                       |    20|          4|    5|         20|
    |tmp_buf_25_ce0                            |    20|          4|    1|          4|
    |tmp_buf_25_d0                             |    14|          3|   32|         96|
    |tmp_buf_25_we0                            |    14|          3|    1|          3|
    |tmp_buf_26_address0                       |    20|          4|    5|         20|
    |tmp_buf_26_ce0                            |    20|          4|    1|          4|
    |tmp_buf_26_d0                             |    14|          3|   32|         96|
    |tmp_buf_26_we0                            |    14|          3|    1|          3|
    |tmp_buf_27_address0                       |    20|          4|    5|         20|
    |tmp_buf_27_ce0                            |    20|          4|    1|          4|
    |tmp_buf_27_d0                             |    14|          3|   32|         96|
    |tmp_buf_27_we0                            |    14|          3|    1|          3|
    |tmp_buf_28_address0                       |    20|          4|    5|         20|
    |tmp_buf_28_ce0                            |    20|          4|    1|          4|
    |tmp_buf_28_d0                             |    14|          3|   32|         96|
    |tmp_buf_28_we0                            |    14|          3|    1|          3|
    |tmp_buf_29_address0                       |    20|          4|    5|         20|
    |tmp_buf_29_ce0                            |    20|          4|    1|          4|
    |tmp_buf_29_d0                             |    14|          3|   32|         96|
    |tmp_buf_29_we0                            |    14|          3|    1|          3|
    |tmp_buf_30_address0                       |    20|          4|    5|         20|
    |tmp_buf_30_ce0                            |    20|          4|    1|          4|
    |tmp_buf_30_d0                             |    14|          3|   32|         96|
    |tmp_buf_30_we0                            |    14|          3|    1|          3|
    |tmp_buf_address0                          |    26|          5|    5|         25|
    |tmp_buf_ce0                               |    20|          4|    1|          4|
    |tmp_buf_d0                                |    14|          3|   32|         96|
    |tmp_buf_we0                               |    14|          3|    1|          3|
    |x_7_0_buf_10_address0                     |    14|          3|    6|         18|
    |x_7_0_buf_10_ce0                          |    14|          3|    1|          3|
    |x_7_0_buf_10_we0                          |     9|          2|    1|          2|
    |x_7_0_buf_11_address0                     |    14|          3|    6|         18|
    |x_7_0_buf_11_ce0                          |    14|          3|    1|          3|
    |x_7_0_buf_11_we0                          |     9|          2|    1|          2|
    |x_7_0_buf_12_address0                     |    14|          3|    6|         18|
    |x_7_0_buf_12_ce0                          |    14|          3|    1|          3|
    |x_7_0_buf_12_we0                          |     9|          2|    1|          2|
    |x_7_0_buf_13_address0                     |    14|          3|    6|         18|
    |x_7_0_buf_13_ce0                          |    14|          3|    1|          3|
    |x_7_0_buf_13_we0                          |     9|          2|    1|          2|
    |x_7_0_buf_14_address0                     |    14|          3|    6|         18|
    |x_7_0_buf_14_ce0                          |    14|          3|    1|          3|
    |x_7_0_buf_14_we0                          |     9|          2|    1|          2|
    |x_7_0_buf_15_address0                     |    14|          3|    6|         18|
    |x_7_0_buf_15_ce0                          |    14|          3|    1|          3|
    |x_7_0_buf_15_we0                          |     9|          2|    1|          2|
    |x_7_0_buf_16_address0                     |    14|          3|    6|         18|
    |x_7_0_buf_16_ce0                          |    14|          3|    1|          3|
    |x_7_0_buf_16_we0                          |     9|          2|    1|          2|
    |x_7_0_buf_17_address0                     |    14|          3|    6|         18|
    |x_7_0_buf_17_ce0                          |    14|          3|    1|          3|
    |x_7_0_buf_17_we0                          |     9|          2|    1|          2|
    |x_7_0_buf_18_address0                     |    14|          3|    6|         18|
    |x_7_0_buf_18_ce0                          |    14|          3|    1|          3|
    |x_7_0_buf_18_we0                          |     9|          2|    1|          2|
    |x_7_0_buf_address0                        |    14|          3|    6|         18|
    |x_7_0_buf_ce0                             |    14|          3|    1|          3|
    |x_7_0_buf_we0                             |     9|          2|    1|          2|
    |y_buf_10_address0                         |    26|          5|    6|         30|
    |y_buf_10_ce0                              |    26|          5|    1|          5|
    |y_buf_10_ce1                              |     9|          2|    1|          2|
    |y_buf_10_d0                               |    20|          4|   32|        128|
    |y_buf_10_we0                              |    20|          4|    1|          4|
    |y_buf_11_address0                         |    26|          5|    6|         30|
    |y_buf_11_ce0                              |    26|          5|    1|          5|
    |y_buf_11_ce1                              |     9|          2|    1|          2|
    |y_buf_11_d0                               |    20|          4|   32|        128|
    |y_buf_11_we0                              |    20|          4|    1|          4|
    |y_buf_12_address0                         |    26|          5|    6|         30|
    |y_buf_12_ce0                              |    26|          5|    1|          5|
    |y_buf_12_ce1                              |     9|          2|    1|          2|
    |y_buf_12_d0                               |    20|          4|   32|        128|
    |y_buf_12_we0                              |    20|          4|    1|          4|
    |y_buf_13_address0                         |    26|          5|    6|         30|
    |y_buf_13_ce0                              |    26|          5|    1|          5|
    |y_buf_13_ce1                              |     9|          2|    1|          2|
    |y_buf_13_d0                               |    20|          4|   32|        128|
    |y_buf_13_we0                              |    20|          4|    1|          4|
    |y_buf_14_address0                         |    26|          5|    6|         30|
    |y_buf_14_ce0                              |    26|          5|    1|          5|
    |y_buf_14_ce1                              |     9|          2|    1|          2|
    |y_buf_14_d0                               |    20|          4|   32|        128|
    |y_buf_14_we0                              |    20|          4|    1|          4|
    |y_buf_15_address0                         |    26|          5|    6|         30|
    |y_buf_15_ce0                              |    26|          5|    1|          5|
    |y_buf_15_ce1                              |     9|          2|    1|          2|
    |y_buf_15_d0                               |    20|          4|   32|        128|
    |y_buf_15_we0                              |    20|          4|    1|          4|
    |y_buf_16_address0                         |    26|          5|    6|         30|
    |y_buf_16_ce0                              |    26|          5|    1|          5|
    |y_buf_16_ce1                              |     9|          2|    1|          2|
    |y_buf_16_d0                               |    20|          4|   32|        128|
    |y_buf_16_we0                              |    20|          4|    1|          4|
    |y_buf_17_address0                         |    26|          5|    6|         30|
    |y_buf_17_ce0                              |    26|          5|    1|          5|
    |y_buf_17_ce1                              |     9|          2|    1|          2|
    |y_buf_17_d0                               |    20|          4|   32|        128|
    |y_buf_17_we0                              |    20|          4|    1|          4|
    |y_buf_18_address0                         |    26|          5|    6|         30|
    |y_buf_18_ce0                              |    26|          5|    1|          5|
    |y_buf_18_ce1                              |     9|          2|    1|          2|
    |y_buf_18_d0                               |    20|          4|   32|        128|
    |y_buf_18_we0                              |    20|          4|    1|          4|
    |y_buf_address0                            |    26|          5|    6|         30|
    |y_buf_ce0                                 |    26|          5|    1|          5|
    |y_buf_ce1                                 |     9|          2|    1|          2|
    |y_buf_d0                                  |    20|          4|   32|        128|
    |y_buf_we0                                 |    20|          4|    1|          4|
    +------------------------------------------+------+-----------+-----+-----------+
    |Total                                     |  5049|       1025| 2764|       9292|
    +------------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |add_ln118_1_reg_1254                                   |   14|   0|   14|          0|
    |add_ln118_reg_1262                                     |    9|   0|    9|          0|
    |ap_CS_fsm                                              |  226|   0|  226|          0|
    |ap_done_reg                                            |    1|   0|    1|          0|
    |ap_rst_n_inv                                           |    1|   0|    1|          0|
    |ap_rst_reg_1                                           |    1|   0|    1|          0|
    |ap_rst_reg_2                                           |    1|   0|    1|          0|
    |buf_tmp_17_reg_1313                                    |   32|   0|   32|          0|
    |buf_tmp_18_reg_1318                                    |   32|   0|   32|          0|
    |buf_tmp_19_reg_1323                                    |   32|   0|   32|          0|
    |buf_tmp_20_reg_1328                                    |   32|   0|   32|          0|
    |buf_tmp_21_reg_1333                                    |   32|   0|   32|          0|
    |buf_tmp_reg_1308                                       |   32|   0|   32|          0|
    |grp_kernel_atax_Pipeline_L21_fu_756_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_atax_Pipeline_L22_fu_779_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_atax_Pipeline_L23_fu_827_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_atax_Pipeline_L24_fu_796_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_atax_Pipeline_L2_fu_739_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_atax_Pipeline_L35_fu_919_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_atax_Pipeline_L3_fu_896_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_atax_Pipeline_merlinL1_fu_870_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_atax_Pipeline_merlinL3_fu_844_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_atax_Pipeline_merlinL6_fu_813_ap_start_reg  |    1|   0|    1|          0|
    |i_9_fu_194                                             |    9|   0|    9|          0|
    |merlin_gmem_kernel_atax_512_tmp_addr_reg_1231          |   64|   0|   64|          0|
    |merlin_gmem_kernel_atax_64_0_addr_reg_1236             |   64|   0|   64|          0|
    |merlin_gmem_kernel_atax_64_y_addr_reg_1226             |   64|   0|   64|          0|
    |phi_mul_fu_190                                         |   14|   0|   14|          0|
    |phi_mul_load_reg_1246                                  |   14|   0|   14|          0|
    |tmp_read_reg_1188                                      |   64|   0|   64|          0|
    |trunc_ln1376_1_reg_1220                                |   61|   0|   61|          0|
    |trunc_ln2_reg_1206                                     |   58|   0|   58|          0|
    |trunc_ln3_reg_1213                                     |   60|   0|   60|          0|
    |trunc_ln95_s_reg_1267                                  |   58|   0|   58|          0|
    |trunc_ln_reg_1199                                      |   61|   0|   61|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  | 1046|   0| 1046|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------+-----+-----+---------------+---------------------------------+--------------+
|                    RTL Ports                   | Dir | Bits|    Protocol   |          Source Object          |    C Type    |
+------------------------------------------------+-----+-----+---------------+---------------------------------+--------------+
|s_axi_control_AWVALID                           |   in|    1|          s_axi|                          control|        scalar|
|s_axi_control_AWREADY                           |  out|    1|          s_axi|                          control|        scalar|
|s_axi_control_AWADDR                            |   in|    6|          s_axi|                          control|        scalar|
|s_axi_control_WVALID                            |   in|    1|          s_axi|                          control|        scalar|
|s_axi_control_WREADY                            |  out|    1|          s_axi|                          control|        scalar|
|s_axi_control_WDATA                             |   in|   32|          s_axi|                          control|        scalar|
|s_axi_control_WSTRB                             |   in|    4|          s_axi|                          control|        scalar|
|s_axi_control_ARVALID                           |   in|    1|          s_axi|                          control|        scalar|
|s_axi_control_ARREADY                           |  out|    1|          s_axi|                          control|        scalar|
|s_axi_control_ARADDR                            |   in|    6|          s_axi|                          control|        scalar|
|s_axi_control_RVALID                            |  out|    1|          s_axi|                          control|        scalar|
|s_axi_control_RREADY                            |   in|    1|          s_axi|                          control|        scalar|
|s_axi_control_RDATA                             |  out|   32|          s_axi|                          control|        scalar|
|s_axi_control_RRESP                             |  out|    2|          s_axi|                          control|        scalar|
|s_axi_control_BVALID                            |  out|    1|          s_axi|                          control|        scalar|
|s_axi_control_BREADY                            |   in|    1|          s_axi|                          control|        scalar|
|s_axi_control_BRESP                             |  out|    2|          s_axi|                          control|        scalar|
|ap_clk                                          |   in|    1|  ap_ctrl_chain|                      kernel_atax|  return value|
|ap_rst_n                                        |   in|    1|  ap_ctrl_chain|                      kernel_atax|  return value|
|interrupt                                       |  out|    1|  ap_ctrl_chain|                      kernel_atax|  return value|
|m_axi_merlin_gmem_kernel_atax_64_0_AWVALID      |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_AWREADY      |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_AWADDR       |  out|   64|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_AWID         |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_AWLEN        |  out|    8|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_AWSIZE       |  out|    3|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_AWBURST      |  out|    2|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_AWLOCK       |  out|    2|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_AWCACHE      |  out|    4|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_AWPROT       |  out|    3|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_AWQOS        |  out|    4|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_AWREGION     |  out|    4|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_AWUSER       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_WVALID       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_WREADY       |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_WDATA        |  out|  128|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_WSTRB        |  out|   16|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_WLAST        |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_WID          |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_WUSER        |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_ARVALID      |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_ARREADY      |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_ARADDR       |  out|   64|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_ARID         |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_ARLEN        |  out|    8|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_ARSIZE       |  out|    3|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_ARBURST      |  out|    2|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_ARLOCK       |  out|    2|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_ARCACHE      |  out|    4|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_ARPROT       |  out|    3|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_ARQOS        |  out|    4|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_ARREGION     |  out|    4|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_ARUSER       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_RVALID       |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_RREADY       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_RDATA        |   in|  128|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_RLAST        |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_RID          |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_RUSER        |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_RRESP        |   in|    2|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_BVALID       |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_BREADY       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_BRESP        |   in|    2|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_BID          |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_0_BUSER        |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_AWVALID      |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_AWREADY      |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_AWADDR       |  out|   64|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_AWID         |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_AWLEN        |  out|    8|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_AWSIZE       |  out|    3|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_AWBURST      |  out|    2|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_AWLOCK       |  out|    2|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_AWCACHE      |  out|    4|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_AWPROT       |  out|    3|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_AWQOS        |  out|    4|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_AWREGION     |  out|    4|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_AWUSER       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_WVALID       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_WREADY       |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_WDATA        |  out|   64|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_WSTRB        |  out|    8|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_WLAST        |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_WID          |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_WUSER        |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_ARVALID      |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_ARREADY      |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_ARADDR       |  out|   64|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_ARID         |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_ARLEN        |  out|    8|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_ARSIZE       |  out|    3|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_ARBURST      |  out|    2|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_ARLOCK       |  out|    2|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_ARCACHE      |  out|    4|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_ARPROT       |  out|    3|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_ARQOS        |  out|    4|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_ARREGION     |  out|    4|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_ARUSER       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_RVALID       |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_RREADY       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_RDATA        |   in|   64|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_RLAST        |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_RID          |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_RUSER        |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_RRESP        |   in|    2|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_BVALID       |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_BREADY       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_BRESP        |   in|    2|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_BID          |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_1_BUSER        |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_AWVALID      |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_AWREADY      |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_AWADDR       |  out|   64|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_AWID         |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_AWLEN        |  out|    8|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_AWSIZE       |  out|    3|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_AWBURST      |  out|    2|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_AWLOCK       |  out|    2|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_AWCACHE      |  out|    4|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_AWPROT       |  out|    3|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_AWQOS        |  out|    4|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_AWREGION     |  out|    4|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_AWUSER       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_WVALID       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_WREADY       |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_WDATA        |  out|   64|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_WSTRB        |  out|    8|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_WLAST        |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_WID          |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_WUSER        |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_ARVALID      |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_ARREADY      |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_ARADDR       |  out|   64|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_ARID         |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_ARLEN        |  out|    8|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_ARSIZE       |  out|    3|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_ARBURST      |  out|    2|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_ARLOCK       |  out|    2|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_ARCACHE      |  out|    4|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_ARPROT       |  out|    3|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_ARQOS        |  out|    4|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_ARREGION     |  out|    4|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_ARUSER       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_RVALID       |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_RREADY       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_RDATA        |   in|   64|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_RLAST        |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_RID          |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_RUSER        |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_RRESP        |   in|    2|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_BVALID       |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_BREADY       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_BRESP        |   in|    2|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_BID          |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_64_y_BUSER        |   in|    1|          m_axi|     merlin_gmem_kernel_atax_64_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
+------------------------------------------------+-----+-----+---------------+---------------------------------+--------------+

