ulmt:0.0538492747844
prefetching:0.041298754866
repl:0.0327521753468
conven4:0.0266221133765
prefetch:0.0230908854134
prefetches:0.0194820241014
prefetcher:0.0171093453304
miss:0.015757541118
misses:0.0143881285464
l2:0.0134849999744
correlation:0.0117903441967
nopref:0.0114959125944
processor:0.00871000423509
cache:0.00854348638701
dram:0.00828133750538
successors:0.00806551830257
prefetched:0.00669740425937
numlevels:0.00665552834414
mcf:0.00656368390125
chain:0.00647651957813
customization:0.00632532624496
mru:0.00611131773265
chip:0.00549360286369
verbose:0.00530181780051
occupancy:0.00517583594086
nonprefmisses:0.00484038425028
replmc:0.00484038425028
bridge:0.00455439806755
memory:0.00446590704363
seq1:0.004235336219
the ulmt:0.0318310815738
correlation prefetching:0.0205575735164
main processor:0.0195475171958
correlation table:0.0163376642421
memory processor:0.0153906006781
base chain:0.0152523932541
side prefetching:0.0151274668908
conven4 repl:0.0139260981885
processor side:0.0133121708639
memory side:0.0131359823231
chain repl:0.012599803123
repl conven4:0.0119366555902
pair based:0.0106103605246
north bridge:0.00994721299182
l2 misses:0.00900156143045
l2 cache:0.00881840197052
the prefetching:0.00864156006257
the memory:0.00856542053979
bridge chip:0.00795777039346
to prefetch:0.00795339236803
prefetching algorithm:0.00686804658232
the l2:0.00668077217124
prefetch requests:0.00665608543197
verbose mode:0.00663147532788
occupancy time:0.00663147532788
the prefetcher:0.00628242632844
memory controller:0.00622687179933
in queue:0.00611182926841
conven4 base:0.00596832779509
the table:0.00595972139369
the memory processor:0.0146995542933
the main processor:0.0145261804266
base chain repl:0.011851629111
the correlation table:0.0111544744574
memory side prefetching:0.0108648879559
repl conven4 repl:0.00976016515022
chain repl conven4:0.00906301049663
the north bridge:0.00836585584304
levels of successors:0.00766870118946
north bridge chip:0.00697154653587
conven4 base chain:0.00627439188228
in the north:0.00587555125733
the l2 cache:0.00564216082136
processor side prefetching:0.00557723722869
nopref conven4 base:0.00557723722869
linked data structures:0.00522942850206
the ulmt is:0.00488008257511
processor side prefetcher:0.00488008257511
pair based schemes:0.00488008257511
the processor side:0.00447377739362
pair based correlation:0.00418292792152
in queue 3:0.00418292792152
a dram chip:0.00418292792152
repl nopref conven4:0.00418292792152
the prefetching step:0.00418292792152
in a dram:0.00418292792152
sparse tree average:0.00418292792152
of the ulmt:0.00418292792152
conven4 repl nopref:0.00418292792152
correlation table and:0.00418292792152
