Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Aug 27 20:07:39 2025
| Host         : ZELLAWALTMAE706 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file pmod_ssd_timing_summary_routed.rpt -pb pmod_ssd_timing_summary_routed.pb -rpx pmod_ssd_timing_summary_routed.rpx -warn_on_violation
| Design       : pmod_ssd
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.131        0.000                      0                   48        0.210        0.000                      0                   48        3.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.131        0.000                      0                   48        0.210        0.000                      0                   48        3.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 timer_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.966ns (25.186%)  route 2.870ns (74.814%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.856     5.930    sys_clk_IBUF_BUFG
    SLICE_X113Y82        FDCE                                         r  timer_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDCE (Prop_fdce_C_Q)         0.419     6.349 f  timer_cnt_reg[13]/Q
                         net (fo=2, routed)           0.826     7.174    timer_cnt[13]
    SLICE_X113Y83        LUT5 (Prop_lut5_I0_O)        0.299     7.473 r  ssd[6]_i_4/O
                         net (fo=1, routed)           0.849     8.322    ssd[6]_i_4_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I3_O)        0.124     8.446 f  ssd[6]_i_1/O
                         net (fo=37, routed)          1.195     9.641    ssd[6]_i_1_n_0
    SLICE_X113Y80        LUT2 (Prop_lut2_I1_O)        0.124     9.765 r  timer_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     9.765    p_0_in[0]
    SLICE_X113Y80        FDCE                                         r  timer_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.675    13.439    sys_clk_IBUF_BUFG
    SLICE_X113Y80        FDCE                                         r  timer_cnt_reg[0]/C
                         clock pessimism              0.463    13.903    
                         clock uncertainty           -0.035    13.867    
    SLICE_X113Y80        FDCE (Setup_fdce_C_D)        0.029    13.896    timer_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.896    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 timer_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 2.356ns (60.639%)  route 1.529ns (39.361%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.927ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.853     5.927    sys_clk_IBUF_BUFG
    SLICE_X113Y80        FDCE                                         r  timer_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDCE (Prop_fdce_C_Q)         0.419     6.346 r  timer_cnt_reg[1]/Q
                         net (fo=1, routed)           0.645     6.990    timer_cnt[1]
    SLICE_X112Y80        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.802 r  timer_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.802    timer_cnt_reg[4]_i_2_n_0
    SLICE_X112Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.919 r  timer_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.919    timer_cnt_reg[8]_i_2_n_0
    SLICE_X112Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.036 r  timer_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.036    timer_cnt_reg[12]_i_2_n_0
    SLICE_X112Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.153 r  timer_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.153    timer_cnt_reg[16]_i_2_n_0
    SLICE_X112Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.270 r  timer_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.270    timer_cnt_reg[20]_i_2_n_0
    SLICE_X112Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.387 r  timer_cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.387    timer_cnt_reg[24]_i_2_n_0
    SLICE_X112Y86        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.606 r  timer_cnt_reg[25]_i_3/O[0]
                         net (fo=1, routed)           0.885     9.491    timer_cnt0[25]
    SLICE_X113Y85        LUT2 (Prop_lut2_I0_O)        0.321     9.812 r  timer_cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     9.812    p_0_in[25]
    SLICE_X113Y85        FDCE                                         r  timer_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.681    13.445    sys_clk_IBUF_BUFG
    SLICE_X113Y85        FDCE                                         r  timer_cnt_reg[25]/C
                         clock pessimism              0.463    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X113Y85        FDCE (Setup_fdce_C_D)        0.075    13.948    timer_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         13.948    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  4.136    

Slack (MET) :             4.151ns  (required time - arrival time)
  Source:                 timer_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.992ns (25.689%)  route 2.870ns (74.311%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.856     5.930    sys_clk_IBUF_BUFG
    SLICE_X113Y82        FDCE                                         r  timer_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDCE (Prop_fdce_C_Q)         0.419     6.349 f  timer_cnt_reg[13]/Q
                         net (fo=2, routed)           0.826     7.174    timer_cnt[13]
    SLICE_X113Y83        LUT5 (Prop_lut5_I0_O)        0.299     7.473 r  ssd[6]_i_4/O
                         net (fo=1, routed)           0.849     8.322    ssd[6]_i_4_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I3_O)        0.124     8.446 f  ssd[6]_i_1/O
                         net (fo=37, routed)          1.195     9.641    ssd[6]_i_1_n_0
    SLICE_X113Y80        LUT2 (Prop_lut2_I1_O)        0.150     9.791 r  timer_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     9.791    p_0_in[1]
    SLICE_X113Y80        FDCE                                         r  timer_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.675    13.439    sys_clk_IBUF_BUFG
    SLICE_X113Y80        FDCE                                         r  timer_cnt_reg[1]/C
                         clock pessimism              0.463    13.903    
                         clock uncertainty           -0.035    13.867    
    SLICE_X113Y80        FDCE (Setup_fdce_C_D)        0.075    13.942    timer_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.942    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                  4.151    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 timer_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.966ns (25.363%)  route 2.843ns (74.637%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.856     5.930    sys_clk_IBUF_BUFG
    SLICE_X113Y82        FDCE                                         r  timer_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDCE (Prop_fdce_C_Q)         0.419     6.349 f  timer_cnt_reg[13]/Q
                         net (fo=2, routed)           0.826     7.174    timer_cnt[13]
    SLICE_X113Y83        LUT5 (Prop_lut5_I0_O)        0.299     7.473 r  ssd[6]_i_4/O
                         net (fo=1, routed)           0.849     8.322    ssd[6]_i_4_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I3_O)        0.124     8.446 f  ssd[6]_i_1/O
                         net (fo=37, routed)          1.169     9.614    ssd[6]_i_1_n_0
    SLICE_X113Y81        LUT2 (Prop_lut2_I1_O)        0.124     9.738 r  timer_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     9.738    p_0_in[6]
    SLICE_X113Y81        FDCE                                         r  timer_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.676    13.440    sys_clk_IBUF_BUFG
    SLICE_X113Y81        FDCE                                         r  timer_cnt_reg[6]/C
                         clock pessimism              0.463    13.904    
                         clock uncertainty           -0.035    13.868    
    SLICE_X113Y81        FDCE (Setup_fdce_C_D)        0.029    13.897    timer_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         13.897    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 timer_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 0.966ns (25.349%)  route 2.845ns (74.651%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.856     5.930    sys_clk_IBUF_BUFG
    SLICE_X113Y82        FDCE                                         r  timer_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDCE (Prop_fdce_C_Q)         0.419     6.349 f  timer_cnt_reg[13]/Q
                         net (fo=2, routed)           0.826     7.174    timer_cnt[13]
    SLICE_X113Y83        LUT5 (Prop_lut5_I0_O)        0.299     7.473 r  ssd[6]_i_4/O
                         net (fo=1, routed)           0.849     8.322    ssd[6]_i_4_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I3_O)        0.124     8.446 f  ssd[6]_i_1/O
                         net (fo=37, routed)          1.171     9.616    ssd[6]_i_1_n_0
    SLICE_X113Y81        LUT2 (Prop_lut2_I1_O)        0.124     9.740 r  timer_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     9.740    p_0_in[7]
    SLICE_X113Y81        FDCE                                         r  timer_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.676    13.440    sys_clk_IBUF_BUFG
    SLICE_X113Y81        FDCE                                         r  timer_cnt_reg[7]/C
                         clock pessimism              0.463    13.904    
                         clock uncertainty           -0.035    13.868    
    SLICE_X113Y81        FDCE (Setup_fdce_C_D)        0.031    13.899    timer_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         13.899    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 timer_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.966ns (25.367%)  route 2.842ns (74.633%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.856     5.930    sys_clk_IBUF_BUFG
    SLICE_X113Y82        FDCE                                         r  timer_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDCE (Prop_fdce_C_Q)         0.419     6.349 f  timer_cnt_reg[13]/Q
                         net (fo=2, routed)           0.826     7.174    timer_cnt[13]
    SLICE_X113Y83        LUT5 (Prop_lut5_I0_O)        0.299     7.473 r  ssd[6]_i_4/O
                         net (fo=1, routed)           0.849     8.322    ssd[6]_i_4_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I3_O)        0.124     8.446 f  ssd[6]_i_1/O
                         net (fo=37, routed)          1.168     9.614    ssd[6]_i_1_n_0
    SLICE_X113Y80        LUT2 (Prop_lut2_I1_O)        0.124     9.738 r  timer_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     9.738    p_0_in[2]
    SLICE_X113Y80        FDCE                                         r  timer_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.675    13.439    sys_clk_IBUF_BUFG
    SLICE_X113Y80        FDCE                                         r  timer_cnt_reg[2]/C
                         clock pessimism              0.463    13.903    
                         clock uncertainty           -0.035    13.867    
    SLICE_X113Y80        FDCE (Setup_fdce_C_D)        0.031    13.898    timer_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.898    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 timer_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.994ns (25.894%)  route 2.845ns (74.106%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.856     5.930    sys_clk_IBUF_BUFG
    SLICE_X113Y82        FDCE                                         r  timer_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDCE (Prop_fdce_C_Q)         0.419     6.349 f  timer_cnt_reg[13]/Q
                         net (fo=2, routed)           0.826     7.174    timer_cnt[13]
    SLICE_X113Y83        LUT5 (Prop_lut5_I0_O)        0.299     7.473 r  ssd[6]_i_4/O
                         net (fo=1, routed)           0.849     8.322    ssd[6]_i_4_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I3_O)        0.124     8.446 f  ssd[6]_i_1/O
                         net (fo=37, routed)          1.171     9.616    ssd[6]_i_1_n_0
    SLICE_X113Y81        LUT2 (Prop_lut2_I1_O)        0.152     9.768 r  timer_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     9.768    p_0_in[8]
    SLICE_X113Y81        FDCE                                         r  timer_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.676    13.440    sys_clk_IBUF_BUFG
    SLICE_X113Y81        FDCE                                         r  timer_cnt_reg[8]/C
                         clock pessimism              0.463    13.904    
                         clock uncertainty           -0.035    13.868    
    SLICE_X113Y81        FDCE (Setup_fdce_C_D)        0.075    13.943    timer_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         13.943    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 timer_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.966ns (25.469%)  route 2.827ns (74.531%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.856     5.930    sys_clk_IBUF_BUFG
    SLICE_X113Y82        FDCE                                         r  timer_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDCE (Prop_fdce_C_Q)         0.419     6.349 f  timer_cnt_reg[13]/Q
                         net (fo=2, routed)           0.826     7.174    timer_cnt[13]
    SLICE_X113Y83        LUT5 (Prop_lut5_I0_O)        0.299     7.473 r  ssd[6]_i_4/O
                         net (fo=1, routed)           0.849     8.322    ssd[6]_i_4_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I3_O)        0.124     8.446 f  ssd[6]_i_1/O
                         net (fo=37, routed)          1.153     9.598    ssd[6]_i_1_n_0
    SLICE_X113Y80        LUT2 (Prop_lut2_I1_O)        0.124     9.722 r  timer_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     9.722    p_0_in[4]
    SLICE_X113Y80        FDCE                                         r  timer_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.675    13.439    sys_clk_IBUF_BUFG
    SLICE_X113Y80        FDCE                                         r  timer_cnt_reg[4]/C
                         clock pessimism              0.463    13.903    
                         clock uncertainty           -0.035    13.867    
    SLICE_X113Y80        FDCE (Setup_fdce_C_D)        0.031    13.898    timer_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.898    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 timer_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.994ns (25.912%)  route 2.842ns (74.088%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.856     5.930    sys_clk_IBUF_BUFG
    SLICE_X113Y82        FDCE                                         r  timer_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDCE (Prop_fdce_C_Q)         0.419     6.349 f  timer_cnt_reg[13]/Q
                         net (fo=2, routed)           0.826     7.174    timer_cnt[13]
    SLICE_X113Y83        LUT5 (Prop_lut5_I0_O)        0.299     7.473 r  ssd[6]_i_4/O
                         net (fo=1, routed)           0.849     8.322    ssd[6]_i_4_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I3_O)        0.124     8.446 f  ssd[6]_i_1/O
                         net (fo=37, routed)          1.168     9.614    ssd[6]_i_1_n_0
    SLICE_X113Y80        LUT2 (Prop_lut2_I1_O)        0.152     9.766 r  timer_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     9.766    p_0_in[3]
    SLICE_X113Y80        FDCE                                         r  timer_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.675    13.439    sys_clk_IBUF_BUFG
    SLICE_X113Y80        FDCE                                         r  timer_cnt_reg[3]/C
                         clock pessimism              0.463    13.903    
                         clock uncertainty           -0.035    13.867    
    SLICE_X113Y80        FDCE (Setup_fdce_C_D)        0.075    13.942    timer_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.942    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 timer_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.994ns (25.907%)  route 2.843ns (74.093%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.856     5.930    sys_clk_IBUF_BUFG
    SLICE_X113Y82        FDCE                                         r  timer_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDCE (Prop_fdce_C_Q)         0.419     6.349 f  timer_cnt_reg[13]/Q
                         net (fo=2, routed)           0.826     7.174    timer_cnt[13]
    SLICE_X113Y83        LUT5 (Prop_lut5_I0_O)        0.299     7.473 r  ssd[6]_i_4/O
                         net (fo=1, routed)           0.849     8.322    ssd[6]_i_4_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I3_O)        0.124     8.446 f  ssd[6]_i_1/O
                         net (fo=37, routed)          1.169     9.614    ssd[6]_i_1_n_0
    SLICE_X113Y81        LUT2 (Prop_lut2_I1_O)        0.152     9.766 r  timer_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     9.766    p_0_in[9]
    SLICE_X113Y81        FDCE                                         r  timer_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.676    13.440    sys_clk_IBUF_BUFG
    SLICE_X113Y81        FDCE                                         r  timer_cnt_reg[9]/C
                         clock pessimism              0.463    13.904    
                         clock uncertainty           -0.035    13.868    
    SLICE_X113Y81        FDCE (Setup_fdce_C_D)        0.075    13.943    timer_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         13.943    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  4.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 binary_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.238%)  route 0.141ns (42.762%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X110Y83        FDCE                                         r  binary_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDCE (Prop_fdce_C_Q)         0.141     1.858 r  binary_cnt_reg[1]/Q
                         net (fo=11, routed)          0.141     1.999    binary_cnt_reg[1]
    SLICE_X111Y83        LUT4 (Prop_lut4_I0_O)        0.048     2.047 r  ssd[0]_i_1/O
                         net (fo=1, routed)           0.000     2.047    ssd[0]_i_1_n_0
    SLICE_X111Y83        FDCE                                         r  ssd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.901     2.243    sys_clk_IBUF_BUFG
    SLICE_X111Y83        FDCE                                         r  ssd_reg[0]/C
                         clock pessimism             -0.513     1.730    
    SLICE_X111Y83        FDCE (Hold_fdce_C_D)         0.107     1.837    ssd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 binary_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            binary_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.046%)  route 0.142ns (42.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X111Y83        FDCE                                         r  binary_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDCE (Prop_fdce_C_Q)         0.141     1.858 f  binary_cnt_reg[3]/Q
                         net (fo=11, routed)          0.142     2.000    binary_cnt_reg[3]
    SLICE_X110Y83        LUT4 (Prop_lut4_I0_O)        0.048     2.048 r  binary_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.048    p_0_in__0[2]
    SLICE_X110Y83        FDCE                                         r  binary_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.901     2.243    sys_clk_IBUF_BUFG
    SLICE_X110Y83        FDCE                                         r  binary_cnt_reg[2]/C
                         clock pessimism             -0.513     1.730    
    SLICE_X110Y83        FDCE (Hold_fdce_C_D)         0.107     1.837    binary_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 binary_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.190ns (57.195%)  route 0.142ns (42.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X110Y83        FDCE                                         r  binary_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDCE (Prop_fdce_C_Q)         0.141     1.858 r  binary_cnt_reg[1]/Q
                         net (fo=11, routed)          0.142     2.000    binary_cnt_reg[1]
    SLICE_X111Y83        LUT4 (Prop_lut4_I2_O)        0.049     2.049 r  ssd[6]_i_2/O
                         net (fo=1, routed)           0.000     2.049    ssd[6]_i_2_n_0
    SLICE_X111Y83        FDPE                                         r  ssd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.901     2.243    sys_clk_IBUF_BUFG
    SLICE_X111Y83        FDPE                                         r  ssd_reg[6]/C
                         clock pessimism             -0.513     1.730    
    SLICE_X111Y83        FDPE (Hold_fdpe_C_D)         0.107     1.837    ssd_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 binary_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.673%)  route 0.142ns (43.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X110Y83        FDCE                                         r  binary_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDCE (Prop_fdce_C_Q)         0.141     1.858 f  binary_cnt_reg[1]/Q
                         net (fo=11, routed)          0.142     2.000    binary_cnt_reg[1]
    SLICE_X111Y83        LUT4 (Prop_lut4_I1_O)        0.045     2.045 r  ssd[1]_i_1/O
                         net (fo=1, routed)           0.000     2.045    ssd[1]_i_1_n_0
    SLICE_X111Y83        FDPE                                         r  ssd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.901     2.243    sys_clk_IBUF_BUFG
    SLICE_X111Y83        FDPE                                         r  ssd_reg[1]/C
                         clock pessimism             -0.513     1.730    
    SLICE_X111Y83        FDPE (Hold_fdpe_C_D)         0.092     1.822    ssd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 binary_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            binary_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.846%)  route 0.141ns (43.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X110Y83        FDCE                                         r  binary_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDCE (Prop_fdce_C_Q)         0.141     1.858 r  binary_cnt_reg[1]/Q
                         net (fo=11, routed)          0.141     1.999    binary_cnt_reg[1]
    SLICE_X111Y83        LUT4 (Prop_lut4_I0_O)        0.045     2.044 r  binary_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.044    p_0_in__0[3]
    SLICE_X111Y83        FDCE                                         r  binary_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.901     2.243    sys_clk_IBUF_BUFG
    SLICE_X111Y83        FDCE                                         r  binary_cnt_reg[3]/C
                         clock pessimism             -0.513     1.730    
    SLICE_X111Y83        FDCE (Hold_fdce_C_D)         0.091     1.821    binary_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 binary_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            binary_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X111Y83        FDCE                                         r  binary_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDCE (Prop_fdce_C_Q)         0.141     1.858 f  binary_cnt_reg[3]/Q
                         net (fo=11, routed)          0.143     2.001    binary_cnt_reg[3]
    SLICE_X110Y83        LUT4 (Prop_lut4_I2_O)        0.045     2.046 r  binary_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.046    p_0_in__0[0]
    SLICE_X110Y83        FDCE                                         r  binary_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.901     2.243    sys_clk_IBUF_BUFG
    SLICE_X110Y83        FDCE                                         r  binary_cnt_reg[0]/C
                         clock pessimism             -0.513     1.730    
    SLICE_X110Y83        FDCE (Hold_fdce_C_D)         0.092     1.822    binary_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 binary_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            binary_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X111Y83        FDCE                                         r  binary_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDCE (Prop_fdce_C_Q)         0.141     1.858 f  binary_cnt_reg[3]/Q
                         net (fo=11, routed)          0.142     2.000    binary_cnt_reg[3]
    SLICE_X110Y83        LUT4 (Prop_lut4_I1_O)        0.045     2.045 r  binary_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.045    p_0_in__0[1]
    SLICE_X110Y83        FDCE                                         r  binary_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.901     2.243    sys_clk_IBUF_BUFG
    SLICE_X110Y83        FDCE                                         r  binary_cnt_reg[1]/C
                         clock pessimism             -0.513     1.730    
    SLICE_X110Y83        FDCE (Hold_fdce_C_D)         0.091     1.821    binary_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 binary_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.190ns (48.658%)  route 0.200ns (51.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X110Y83        FDCE                                         r  binary_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDCE (Prop_fdce_C_Q)         0.141     1.858 r  binary_cnt_reg[0]/Q
                         net (fo=11, routed)          0.200     2.059    binary_cnt_reg[0]
    SLICE_X111Y83        LUT4 (Prop_lut4_I2_O)        0.049     2.108 r  ssd[4]_i_1/O
                         net (fo=1, routed)           0.000     2.108    ssd[4]_i_1_n_0
    SLICE_X111Y83        FDPE                                         r  ssd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.901     2.243    sys_clk_IBUF_BUFG
    SLICE_X111Y83        FDPE                                         r  ssd_reg[4]/C
                         clock pessimism             -0.513     1.730    
    SLICE_X111Y83        FDPE (Hold_fdpe_C_D)         0.107     1.837    ssd_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 binary_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.192ns (48.920%)  route 0.200ns (51.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X110Y83        FDCE                                         r  binary_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDCE (Prop_fdce_C_Q)         0.141     1.858 r  binary_cnt_reg[0]/Q
                         net (fo=11, routed)          0.200     2.059    binary_cnt_reg[0]
    SLICE_X111Y83        LUT4 (Prop_lut4_I2_O)        0.051     2.110 r  ssd[5]_i_1/O
                         net (fo=1, routed)           0.000     2.110    ssd[5]_i_1_n_0
    SLICE_X111Y83        FDPE                                         r  ssd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.901     2.243    sys_clk_IBUF_BUFG
    SLICE_X111Y83        FDPE                                         r  ssd_reg[5]/C
                         clock pessimism             -0.513     1.730    
    SLICE_X111Y83        FDPE (Hold_fdpe_C_D)         0.107     1.837    ssd_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 binary_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.127%)  route 0.200ns (51.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X110Y83        FDCE                                         r  binary_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDCE (Prop_fdce_C_Q)         0.141     1.858 f  binary_cnt_reg[0]/Q
                         net (fo=11, routed)          0.200     2.059    binary_cnt_reg[0]
    SLICE_X111Y83        LUT4 (Prop_lut4_I0_O)        0.045     2.104 r  ssd[2]_i_1/O
                         net (fo=1, routed)           0.000     2.104    ssd[2]_i_1_n_0
    SLICE_X111Y83        FDPE                                         r  ssd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.901     2.243    sys_clk_IBUF_BUFG
    SLICE_X111Y83        FDPE                                         r  ssd_reg[2]/C
                         clock pessimism             -0.513     1.730    
    SLICE_X111Y83        FDPE (Hold_fdpe_C_D)         0.092     1.822    ssd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y83   binary_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y83   binary_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y83   binary_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y83   binary_cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y83   ssd_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X111Y83   ssd_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X111Y83   ssd_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X111Y83   ssd_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X111Y83   ssd_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y83   binary_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y83   binary_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y83   binary_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y83   binary_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y83   binary_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y83   binary_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y83   binary_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y83   binary_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y83   ssd_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y83   ssd_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y83   binary_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y83   binary_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y83   binary_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y83   binary_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y83   binary_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y83   binary_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y83   binary_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y83   binary_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y83   ssd_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y83   ssd_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.478ns  (logic 4.170ns (64.377%)  route 2.308ns (35.623%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.857     5.931    sys_clk_IBUF_BUFG
    SLICE_X111Y83        FDPE                                         r  ssd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDPE (Prop_fdpe_C_Q)         0.419     6.350 r  ssd_reg[6]/Q
                         net (fo=1, routed)           2.308     8.657    ssd_OBUF[6]
    Y18                  OBUF (Prop_obuf_I_O)         3.751    12.409 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.409    ssd[6]
    Y18                                                               r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.472ns  (logic 4.165ns (64.358%)  route 2.307ns (35.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.857     5.931    sys_clk_IBUF_BUFG
    SLICE_X111Y83        FDPE                                         r  ssd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDPE (Prop_fdpe_C_Q)         0.419     6.350 r  ssd_reg[5]/Q
                         net (fo=1, routed)           2.307     8.656    ssd_OBUF[5]
    Y19                  OBUF (Prop_obuf_I_O)         3.746    12.403 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.403    ssd[5]
    Y19                                                               r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.318ns  (logic 4.199ns (66.459%)  route 2.119ns (33.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.857     5.931    sys_clk_IBUF_BUFG
    SLICE_X111Y83        FDCE                                         r  ssd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDCE (Prop_fdce_C_Q)         0.419     6.350 r  ssd_reg[0]/Q
                         net (fo=1, routed)           2.119     8.469    ssd_OBUF[0]
    T11                  OBUF (Prop_obuf_I_O)         3.780    12.248 r  ssd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.248    ssd[0]
    T11                                                               r  ssd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.942ns  (logic 4.218ns (70.987%)  route 1.724ns (29.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.857     5.931    sys_clk_IBUF_BUFG
    SLICE_X111Y83        FDPE                                         r  ssd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDPE (Prop_fdpe_C_Q)         0.419     6.350 r  ssd_reg[4]/Q
                         net (fo=1, routed)           1.724     8.074    ssd_OBUF[4]
    Y16                  OBUF (Prop_obuf_I_O)         3.799    11.873 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.873    ssd[4]
    Y16                                                               r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.885ns  (logic 4.078ns (69.294%)  route 1.807ns (30.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.857     5.931    sys_clk_IBUF_BUFG
    SLICE_X111Y83        FDPE                                         r  ssd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDPE (Prop_fdpe_C_Q)         0.456     6.387 r  ssd_reg[3]/Q
                         net (fo=1, routed)           1.807     8.194    ssd_OBUF[3]
    Y17                  OBUF (Prop_obuf_I_O)         3.622    11.815 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.815    ssd[3]
    Y17                                                               r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.805ns  (logic 4.111ns (70.821%)  route 1.694ns (29.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.857     5.931    sys_clk_IBUF_BUFG
    SLICE_X111Y83        FDPE                                         r  ssd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDPE (Prop_fdpe_C_Q)         0.456     6.387 r  ssd_reg[2]/Q
                         net (fo=1, routed)           1.694     8.080    ssd_OBUF[2]
    W14                  OBUF (Prop_obuf_I_O)         3.655    11.735 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.735    ssd[2]
    W14                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.791ns  (logic 4.100ns (70.793%)  route 1.691ns (29.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.857     5.931    sys_clk_IBUF_BUFG
    SLICE_X111Y83        FDPE                                         r  ssd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDPE (Prop_fdpe_C_Q)         0.456     6.387 r  ssd_reg[1]/Q
                         net (fo=1, routed)           1.691     8.078    ssd_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.644    11.722 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.722    ssd[1]
    Y14                                                               r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.484ns (81.393%)  route 0.339ns (18.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X111Y83        FDPE                                         r  ssd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDPE (Prop_fdpe_C_Q)         0.141     1.858 r  ssd_reg[1]/Q
                         net (fo=1, routed)           0.339     2.198    ssd_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.343     3.541 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.541    ssd[1]
    Y14                                                               r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.463ns (79.640%)  route 0.374ns (20.360%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X111Y83        FDPE                                         r  ssd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDPE (Prop_fdpe_C_Q)         0.141     1.858 r  ssd_reg[3]/Q
                         net (fo=1, routed)           0.374     2.232    ssd_OBUF[3]
    Y17                  OBUF (Prop_obuf_I_O)         1.322     3.554 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.554    ssd[3]
    Y17                                                               r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.496ns (81.310%)  route 0.344ns (18.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X111Y83        FDPE                                         r  ssd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDPE (Prop_fdpe_C_Q)         0.141     1.858 r  ssd_reg[2]/Q
                         net (fo=1, routed)           0.344     2.202    ssd_OBUF[2]
    W14                  OBUF (Prop_obuf_I_O)         1.355     3.557 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.557    ssd[2]
    W14                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.854ns  (logic 1.505ns (81.179%)  route 0.349ns (18.821%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X111Y83        FDPE                                         r  ssd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDPE (Prop_fdpe_C_Q)         0.128     1.845 r  ssd_reg[4]/Q
                         net (fo=1, routed)           0.349     2.194    ssd_OBUF[4]
    Y16                  OBUF (Prop_obuf_I_O)         1.377     3.571 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.571    ssd[4]
    Y16                                                               r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 1.487ns (73.539%)  route 0.535ns (26.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X111Y83        FDCE                                         r  ssd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDCE (Prop_fdce_C_Q)         0.128     1.845 r  ssd_reg[0]/Q
                         net (fo=1, routed)           0.535     2.380    ssd_OBUF[0]
    T11                  OBUF (Prop_obuf_I_O)         1.359     3.739 r  ssd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.739    ssd[0]
    T11                                                               r  ssd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.072ns  (logic 1.455ns (70.225%)  route 0.617ns (29.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X111Y83        FDPE                                         r  ssd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDPE (Prop_fdpe_C_Q)         0.128     1.845 r  ssd_reg[5]/Q
                         net (fo=1, routed)           0.617     2.462    ssd_OBUF[5]
    Y19                  OBUF (Prop_obuf_I_O)         1.327     3.789 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.789    ssd[5]
    Y19                                                               r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.072ns  (logic 1.461ns (70.518%)  route 0.611ns (29.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.631     1.717    sys_clk_IBUF_BUFG
    SLICE_X111Y83        FDPE                                         r  ssd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDPE (Prop_fdpe_C_Q)         0.128     1.845 r  ssd_reg[6]/Q
                         net (fo=1, routed)           0.611     2.456    ssd_OBUF[6]
    Y18                  OBUF (Prop_obuf_I_O)         1.333     3.789 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.789    ssd[6]
    Y18                                                               r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.760ns  (logic 1.666ns (28.926%)  route 4.094ns (71.074%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.710     4.252    rst_n_IBUF
    SLICE_X113Y88        LUT1 (Prop_lut1_I0_O)        0.124     4.376 f  timer_cnt[25]_i_2/O
                         net (fo=37, routed)          1.384     5.760    timer_cnt[25]_i_2_n_0
    SLICE_X113Y80        FDCE                                         f  timer_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.675     5.439    sys_clk_IBUF_BUFG
    SLICE_X113Y80        FDCE                                         r  timer_cnt_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.760ns  (logic 1.666ns (28.926%)  route 4.094ns (71.074%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.710     4.252    rst_n_IBUF
    SLICE_X113Y88        LUT1 (Prop_lut1_I0_O)        0.124     4.376 f  timer_cnt[25]_i_2/O
                         net (fo=37, routed)          1.384     5.760    timer_cnt[25]_i_2_n_0
    SLICE_X113Y80        FDCE                                         f  timer_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.675     5.439    sys_clk_IBUF_BUFG
    SLICE_X113Y80        FDCE                                         r  timer_cnt_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.760ns  (logic 1.666ns (28.926%)  route 4.094ns (71.074%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.710     4.252    rst_n_IBUF
    SLICE_X113Y88        LUT1 (Prop_lut1_I0_O)        0.124     4.376 f  timer_cnt[25]_i_2/O
                         net (fo=37, routed)          1.384     5.760    timer_cnt[25]_i_2_n_0
    SLICE_X113Y80        FDCE                                         f  timer_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.675     5.439    sys_clk_IBUF_BUFG
    SLICE_X113Y80        FDCE                                         r  timer_cnt_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.760ns  (logic 1.666ns (28.926%)  route 4.094ns (71.074%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.710     4.252    rst_n_IBUF
    SLICE_X113Y88        LUT1 (Prop_lut1_I0_O)        0.124     4.376 f  timer_cnt[25]_i_2/O
                         net (fo=37, routed)          1.384     5.760    timer_cnt[25]_i_2_n_0
    SLICE_X113Y80        FDCE                                         f  timer_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.675     5.439    sys_clk_IBUF_BUFG
    SLICE_X113Y80        FDCE                                         r  timer_cnt_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.760ns  (logic 1.666ns (28.926%)  route 4.094ns (71.074%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.710     4.252    rst_n_IBUF
    SLICE_X113Y88        LUT1 (Prop_lut1_I0_O)        0.124     4.376 f  timer_cnt[25]_i_2/O
                         net (fo=37, routed)          1.384     5.760    timer_cnt[25]_i_2_n_0
    SLICE_X113Y80        FDCE                                         f  timer_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.675     5.439    sys_clk_IBUF_BUFG
    SLICE_X113Y80        FDCE                                         r  timer_cnt_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.760ns  (logic 1.666ns (28.926%)  route 4.094ns (71.074%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.710     4.252    rst_n_IBUF
    SLICE_X113Y88        LUT1 (Prop_lut1_I0_O)        0.124     4.376 f  timer_cnt[25]_i_2/O
                         net (fo=37, routed)          1.384     5.760    timer_cnt[25]_i_2_n_0
    SLICE_X113Y80        FDCE                                         f  timer_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.675     5.439    sys_clk_IBUF_BUFG
    SLICE_X113Y80        FDCE                                         r  timer_cnt_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.620ns  (logic 1.666ns (29.651%)  route 3.953ns (70.349%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.710     4.252    rst_n_IBUF
    SLICE_X113Y88        LUT1 (Prop_lut1_I0_O)        0.124     4.376 f  timer_cnt[25]_i_2/O
                         net (fo=37, routed)          1.243     5.620    timer_cnt[25]_i_2_n_0
    SLICE_X113Y81        FDCE                                         f  timer_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.676     5.440    sys_clk_IBUF_BUFG
    SLICE_X113Y81        FDCE                                         r  timer_cnt_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.620ns  (logic 1.666ns (29.651%)  route 3.953ns (70.349%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.710     4.252    rst_n_IBUF
    SLICE_X113Y88        LUT1 (Prop_lut1_I0_O)        0.124     4.376 f  timer_cnt[25]_i_2/O
                         net (fo=37, routed)          1.243     5.620    timer_cnt[25]_i_2_n_0
    SLICE_X113Y81        FDCE                                         f  timer_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.676     5.440    sys_clk_IBUF_BUFG
    SLICE_X113Y81        FDCE                                         r  timer_cnt_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.620ns  (logic 1.666ns (29.651%)  route 3.953ns (70.349%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.710     4.252    rst_n_IBUF
    SLICE_X113Y88        LUT1 (Prop_lut1_I0_O)        0.124     4.376 f  timer_cnt[25]_i_2/O
                         net (fo=37, routed)          1.243     5.620    timer_cnt[25]_i_2_n_0
    SLICE_X113Y81        FDCE                                         f  timer_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.676     5.440    sys_clk_IBUF_BUFG
    SLICE_X113Y81        FDCE                                         r  timer_cnt_reg[8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.620ns  (logic 1.666ns (29.651%)  route 3.953ns (70.349%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.710     4.252    rst_n_IBUF
    SLICE_X113Y88        LUT1 (Prop_lut1_I0_O)        0.124     4.376 f  timer_cnt[25]_i_2/O
                         net (fo=37, routed)          1.243     5.620    timer_cnt[25]_i_2_n_0
    SLICE_X113Y81        FDCE                                         f  timer_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.676     5.440    sys_clk_IBUF_BUFG
    SLICE_X113Y81        FDCE                                         r  timer_cnt_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.693ns  (logic 0.354ns (20.941%)  route 1.338ns (79.059%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.412    rst_n_IBUF
    SLICE_X113Y88        LUT1 (Prop_lut1_I0_O)        0.045     1.457 f  timer_cnt[25]_i_2/O
                         net (fo=37, routed)          0.235     1.693    timer_cnt[25]_i_2_n_0
    SLICE_X113Y85        FDCE                                         f  timer_cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.903     2.245    sys_clk_IBUF_BUFG
    SLICE_X113Y85        FDCE                                         r  timer_cnt_reg[19]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.693ns  (logic 0.354ns (20.941%)  route 1.338ns (79.059%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.412    rst_n_IBUF
    SLICE_X113Y88        LUT1 (Prop_lut1_I0_O)        0.045     1.457 f  timer_cnt[25]_i_2/O
                         net (fo=37, routed)          0.235     1.693    timer_cnt[25]_i_2_n_0
    SLICE_X113Y85        FDCE                                         f  timer_cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.903     2.245    sys_clk_IBUF_BUFG
    SLICE_X113Y85        FDCE                                         r  timer_cnt_reg[20]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.693ns  (logic 0.354ns (20.941%)  route 1.338ns (79.059%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.412    rst_n_IBUF
    SLICE_X113Y88        LUT1 (Prop_lut1_I0_O)        0.045     1.457 f  timer_cnt[25]_i_2/O
                         net (fo=37, routed)          0.235     1.693    timer_cnt[25]_i_2_n_0
    SLICE_X113Y85        FDCE                                         f  timer_cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.903     2.245    sys_clk_IBUF_BUFG
    SLICE_X113Y85        FDCE                                         r  timer_cnt_reg[22]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.693ns  (logic 0.354ns (20.941%)  route 1.338ns (79.059%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.412    rst_n_IBUF
    SLICE_X113Y88        LUT1 (Prop_lut1_I0_O)        0.045     1.457 f  timer_cnt[25]_i_2/O
                         net (fo=37, routed)          0.235     1.693    timer_cnt[25]_i_2_n_0
    SLICE_X113Y85        FDCE                                         f  timer_cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.903     2.245    sys_clk_IBUF_BUFG
    SLICE_X113Y85        FDCE                                         r  timer_cnt_reg[23]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.693ns  (logic 0.354ns (20.941%)  route 1.338ns (79.059%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.412    rst_n_IBUF
    SLICE_X113Y88        LUT1 (Prop_lut1_I0_O)        0.045     1.457 f  timer_cnt[25]_i_2/O
                         net (fo=37, routed)          0.235     1.693    timer_cnt[25]_i_2_n_0
    SLICE_X113Y85        FDCE                                         f  timer_cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.903     2.245    sys_clk_IBUF_BUFG
    SLICE_X113Y85        FDCE                                         r  timer_cnt_reg[24]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.693ns  (logic 0.354ns (20.941%)  route 1.338ns (79.059%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.412    rst_n_IBUF
    SLICE_X113Y88        LUT1 (Prop_lut1_I0_O)        0.045     1.457 f  timer_cnt[25]_i_2/O
                         net (fo=37, routed)          0.235     1.693    timer_cnt[25]_i_2_n_0
    SLICE_X113Y85        FDCE                                         f  timer_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.903     2.245    sys_clk_IBUF_BUFG
    SLICE_X113Y85        FDCE                                         r  timer_cnt_reg[25]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.766ns  (logic 0.354ns (20.068%)  route 1.412ns (79.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.412    rst_n_IBUF
    SLICE_X113Y88        LUT1 (Prop_lut1_I0_O)        0.045     1.457 f  timer_cnt[25]_i_2/O
                         net (fo=37, routed)          0.309     1.766    timer_cnt[25]_i_2_n_0
    SLICE_X113Y84        FDCE                                         f  timer_cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.902     2.244    sys_clk_IBUF_BUFG
    SLICE_X113Y84        FDCE                                         r  timer_cnt_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.766ns  (logic 0.354ns (20.068%)  route 1.412ns (79.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.412    rst_n_IBUF
    SLICE_X113Y88        LUT1 (Prop_lut1_I0_O)        0.045     1.457 f  timer_cnt[25]_i_2/O
                         net (fo=37, routed)          0.309     1.766    timer_cnt[25]_i_2_n_0
    SLICE_X113Y84        FDCE                                         f  timer_cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.902     2.244    sys_clk_IBUF_BUFG
    SLICE_X113Y84        FDCE                                         r  timer_cnt_reg[21]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.820ns  (logic 0.354ns (19.474%)  route 1.466ns (80.526%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.412    rst_n_IBUF
    SLICE_X113Y88        LUT1 (Prop_lut1_I0_O)        0.045     1.457 f  timer_cnt[25]_i_2/O
                         net (fo=37, routed)          0.363     1.820    timer_cnt[25]_i_2_n_0
    SLICE_X113Y83        FDCE                                         f  timer_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.901     2.243    sys_clk_IBUF_BUFG
    SLICE_X113Y83        FDCE                                         r  timer_cnt_reg[14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.820ns  (logic 0.354ns (19.474%)  route 1.466ns (80.526%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.412    rst_n_IBUF
    SLICE_X113Y88        LUT1 (Prop_lut1_I0_O)        0.045     1.457 f  timer_cnt[25]_i_2/O
                         net (fo=37, routed)          0.363     1.820    timer_cnt[25]_i_2_n_0
    SLICE_X113Y83        FDCE                                         f  timer_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.901     2.243    sys_clk_IBUF_BUFG
    SLICE_X113Y83        FDCE                                         r  timer_cnt_reg[15]/C





