Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Fri Apr 25 23:50:18 2025
| Host         : BOOK-U3EJ1RPPBB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay             8           
XDCH-2     Warning   Same min and max delay values on IO port  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.956        0.000                      0               150530        0.013        0.000                      0               150530        3.000        0.000                       0                 66991  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
VIRTUAL_clk_out1_clk_wiz_0  {0.000 31.250}     62.500          16.000          
clk                         {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0        {0.000 31.250}     62.500          16.000          
  clkfbout_clk_wiz_0        {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        2.956        0.000                      0                83545        0.013        0.000                      0                83545       30.750        0.000                       0                 66987  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
VIRTUAL_clk_out1_clk_wiz_0  clk_out1_clk_wiz_0               48.036        0.000                      0                   29        3.617        0.000                      0                   29  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  ----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**           VIRTUAL_clk_out1_clk_wiz_0  clk_out1_clk_wiz_0               50.804        0.000                      0                66985        4.170        0.000                      0                66985  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 u_convolution_2D/col_swp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/output_img_reg[204][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        59.563ns  (logic 17.563ns (29.486%)  route 42.000ns (70.514%))
  Logic Levels:           56  (CARRY4=22 DSP48E1=1 LUT2=1 LUT3=5 LUT4=7 LUT5=8 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 60.954 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.163ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.656    -1.163    u_convolution_2D/clk_out1
    SLICE_X73Y138        FDCE                                         r  u_convolution_2D/col_swp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDCE (Prop_fdce_C_Q)         0.456    -0.707 r  u_convolution_2D/col_swp_reg[0]/Q
                         net (fo=2261, routed)        2.453     1.746    u_convolution_2D/col_swp[0]
    SLICE_X87Y101        LUT4 (Prop_lut4_I2_O)        0.124     1.870 r  u_convolution_2D/fp_mul_in_pix_inferred_i_422/O
                         net (fo=1, routed)           0.000     1.870    u_convolution_2D/fp_mul_in_pix_inferred_i_422_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.510 r  u_convolution_2D/fp_mul_in_pix_inferred_i_147/O[3]
                         net (fo=2588, routed)        5.432     7.942    u_convolution_2D/fp_mul_in_pix_inferred_i_147_n_4
    SLICE_X150Y212       MUXF8 (Prop_muxf8_S_O)       0.465     8.407 r  u_convolution_2D/fp_mul_in_pix_inferred_i_2434/O
                         net (fo=1, routed)           1.341     9.748    u_convolution_2D/fp_mul_in_pix_inferred_i_2434_n_0
    SLICE_X149Y193       LUT6 (Prop_lut6_I1_O)        0.319    10.067 r  u_convolution_2D/fp_mul_in_pix_inferred_i_1083/O
                         net (fo=1, routed)           0.000    10.067    u_convolution_2D/fp_mul_in_pix_inferred_i_1083_n_0
    SLICE_X149Y193       MUXF7 (Prop_muxf7_I0_O)      0.212    10.279 r  u_convolution_2D/fp_mul_in_pix_inferred_i_495/O
                         net (fo=1, routed)           2.260    12.539    u_convolution_2D/fp_mul_in_pix_inferred_i_495_n_0
    SLICE_X111Y167       LUT6 (Prop_lut6_I5_O)        0.299    12.838 r  u_convolution_2D/fp_mul_in_pix_inferred_i_191/O
                         net (fo=1, routed)           1.753    14.591    u_convolution_2D/fp_mul_in_pix_inferred_i_191_n_0
    SLICE_X92Y150        LUT3 (Prop_lut3_I2_O)        0.124    14.715 r  u_convolution_2D/fp_mul_in_pix_inferred_i_55/O
                         net (fo=1, routed)           1.451    16.167    u_convolution_2D/fp_mul_in_pix_inferred_i_55_n_0
    SLICE_X82Y166        LUT5 (Prop_lut5_I0_O)        0.124    16.291 r  u_convolution_2D/fp_mul_in_pix_inferred_i_6/O
                         net (fo=14, routed)          1.340    17.631    u_convolution_2D/FPM1/a[26]
    SLICE_X59Y163        LUT4 (Prop_lut4_I1_O)        0.119    17.750 f  u_convolution_2D/FPM1/result[30]_INST_0_i_5/O
                         net (fo=12, routed)          0.991    18.741    u_convolution_2D/FPM1/result[30]_INST_0_i_5_n_0
    SLICE_X55Y153        LUT5 (Prop_lut5_I4_O)        0.332    19.073 r  u_convolution_2D/FPM1/mant_prod__0_i_1/O
                         net (fo=1, routed)           0.801    19.874    u_convolution_2D/FPM1/mant_a[23]
    DSP48_X2Y59          DSP48E1 (Prop_dsp48e1_B[6]_P[4])
                                                      3.656    23.530 r  u_convolution_2D/FPM1/mant_prod__0/P[4]
                         net (fo=1, routed)           0.607    24.136    u_convolution_2D/FPM1/p_1_in
    SLICE_X45Y147        LUT4 (Prop_lut4_I3_O)        0.124    24.260 r  u_convolution_2D/FPM1/result[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.407    24.667    u_convolution_2D/FPM1/result[3]_INST_0_i_12_n_0
    SLICE_X45Y147        LUT5 (Prop_lut5_I4_O)        0.124    24.791 r  u_convolution_2D/FPM1/result[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.433    25.224    u_convolution_2D/FPM1/result[3]_INST_0_i_11_n_0
    SLICE_X45Y147        LUT6 (Prop_lut6_I5_O)        0.124    25.348 r  u_convolution_2D/FPM1/result[3]_INST_0_i_8/O
                         net (fo=1, routed)           1.116    26.465    u_convolution_2D/FPM1/result[3]_INST_0_i_8_n_0
    SLICE_X48Y161        LUT6 (Prop_lut6_I4_O)        0.124    26.589 r  u_convolution_2D/FPM1/result[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    26.589    u_convolution_2D/FPM1/result[3]_INST_0_i_6_n_0
    SLICE_X48Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.102 r  u_convolution_2D/FPM1/result[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.102    u_convolution_2D/FPM1/result[3]_INST_0_i_1_n_0
    SLICE_X48Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.219 r  u_convolution_2D/FPM1/result[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.219    u_convolution_2D/FPM1/result[7]_INST_0_i_1_n_0
    SLICE_X48Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.336 r  u_convolution_2D/FPM1/result[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.336    u_convolution_2D/FPM1/result[11]_INST_0_i_1_n_0
    SLICE_X48Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.453 r  u_convolution_2D/FPM1/result[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.453    u_convolution_2D/FPM1/result[15]_INST_0_i_1_n_0
    SLICE_X48Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.570 r  u_convolution_2D/FPM1/result[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.570    u_convolution_2D/FPM1/result[19]_INST_0_i_1_n_0
    SLICE_X48Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.687 r  u_convolution_2D/FPM1/result[22]_INST_0_i_1/CO[3]
                         net (fo=7, routed)           0.961    28.648    u_convolution_2D/FPM1/mantissa_carry
    SLICE_X55Y164        LUT4 (Prop_lut4_I1_O)        0.124    28.772 r  u_convolution_2D/FPM1/result[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.353    29.125    u_convolution_2D/FPM1/result[26]_INST_0_i_3_n_0
    SLICE_X53Y163        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.523 r  u_convolution_2D/FPM1/result[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.523    u_convolution_2D/FPM1/result[26]_INST_0_i_1_n_0
    SLICE_X53Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.637 r  u_convolution_2D/FPM1/result[30]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.637    u_convolution_2D/FPM1/result[30]_INST_0_i_2_n_0
    SLICE_X53Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.794 f  u_convolution_2D/FPM1/result[30]_INST_0_i_50/CO[1]
                         net (fo=1, routed)           1.011    30.805    u_convolution_2D/FPM1/result[30]_INST_0_i_50_n_2
    SLICE_X54Y165        LUT3 (Prop_lut3_I2_O)        0.357    31.162 r  u_convolution_2D/FPM1/result[30]_INST_0_i_32/O
                         net (fo=1, routed)           0.803    31.966    u_convolution_2D/FPM1/result[30]_INST_0_i_32_n_0
    SLICE_X54Y163        LUT6 (Prop_lut6_I0_O)        0.326    32.292 r  u_convolution_2D/FPM1/result[30]_INST_0_i_19/O
                         net (fo=2, routed)           0.507    32.798    u_convolution_2D/FPM1/result[30]_INST_0_i_19_n_0
    SLICE_X55Y163        LUT6 (Prop_lut6_I4_O)        0.124    32.922 r  u_convolution_2D/FPM1/result[30]_INST_0_i_3/O
                         net (fo=8, routed)           0.643    33.565    u_convolution_2D/FPM1/result[30]_INST_0_i_3_n_0
    SLICE_X54Y165        LUT3 (Prop_lut3_I2_O)        0.119    33.684 r  u_convolution_2D/FPM1/result[26]_INST_0/O
                         net (fo=9, routed)           0.945    34.629    u_convolution_2D/FPA1/a[26]
    SLICE_X56Y169        LUT4 (Prop_lut4_I0_O)        0.332    34.961 r  u_convolution_2D/FPA1/result[31]_INST_0_i_34/O
                         net (fo=1, routed)           0.000    34.961    u_convolution_2D/FPA1/result[31]_INST_0_i_34_n_0
    SLICE_X56Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.494 r  u_convolution_2D/FPA1/result[31]_INST_0_i_17/CO[3]
                         net (fo=119, routed)         1.392    36.886    u_convolution_2D/FPA1/p_0_in__1
    SLICE_X56Y167        LUT2 (Prop_lut2_I0_O)        0.153    37.039 r  u_convolution_2D/FPA1/result[31]_INST_0_i_96/O
                         net (fo=1, routed)           0.000    37.039    u_convolution_2D/FPA1/result[31]_INST_0_i_96_n_0
    SLICE_X56Y167        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395    37.434 r  u_convolution_2D/FPA1/result[31]_INST_0_i_64/O[3]
                         net (fo=65, routed)          1.018    38.451    u_convolution_2D/FPA1/exp_diff[3]
    SLICE_X60Y169        LUT5 (Prop_lut5_I1_O)        0.333    38.784 r  u_convolution_2D/FPA1/result[3]_INST_0_i_44/O
                         net (fo=4, routed)           0.842    39.626    u_convolution_2D/FPA1/result[3]_INST_0_i_44_n_0
    SLICE_X59Y168        LUT3 (Prop_lut3_I0_O)        0.356    39.982 r  u_convolution_2D/FPA1/result[3]_INST_0_i_57/O
                         net (fo=1, routed)           0.436    40.418    u_convolution_2D/FPA1/result[3]_INST_0_i_57_n_0
    SLICE_X59Y168        LUT6 (Prop_lut6_I0_O)        0.326    40.744 r  u_convolution_2D/FPA1/result[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.510    41.254    u_convolution_2D/FPA1/result[3]_INST_0_i_35_n_0
    SLICE_X59Y167        LUT5 (Prop_lut5_I2_O)        0.124    41.378 r  u_convolution_2D/FPA1/result[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.556    41.934    u_convolution_2D/FPA1/result[3]_INST_0_i_19_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    42.590 r  u_convolution_2D/FPA1/result[3]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    42.590    u_convolution_2D/FPA1/result[3]_INST_0_i_7_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  u_convolution_2D/FPA1/result[24]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.704    u_convolution_2D/FPA1/result[24]_INST_0_i_14_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  u_convolution_2D/FPA1/result[30]_INST_0_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.818    u_convolution_2D/FPA1/result[30]_INST_0_i_39_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.932 r  u_convolution_2D/FPA1/result[30]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.932    u_convolution_2D/FPA1/result[30]_INST_0_i_35_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.154 r  u_convolution_2D/FPA1/result[31]_INST_0_i_39/O[0]
                         net (fo=4, routed)           0.822    43.976    u_convolution_2D/FPA1/result[31]_INST_0_i_39_n_7
    SLICE_X56Y171        LUT4 (Prop_lut4_I1_O)        0.327    44.303 f  u_convolution_2D/FPA1/result[30]_INST_0_i_31/O
                         net (fo=20, routed)          1.267    45.571    u_convolution_2D/FPA1/result[30]_INST_0_i_31_n_0
    SLICE_X53Y173        LUT6 (Prop_lut6_I1_O)        0.348    45.919 r  u_convolution_2D/FPA1/result[30]_INST_0_i_23/O
                         net (fo=29, routed)          1.071    46.989    u_convolution_2D/FPA1/result[30]_INST_0_i_23_n_0
    SLICE_X52Y171        LUT4 (Prop_lut4_I1_O)        0.152    47.141 r  u_convolution_2D/FPA1/result[7]_INST_0_i_6/O
                         net (fo=4, routed)           1.014    48.155    u_convolution_2D/FPA1/result[7]_INST_0_i_6_n_0
    SLICE_X50Y171        LUT6 (Prop_lut6_I3_O)        0.348    48.503 r  u_convolution_2D/FPA1/result[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    48.503    u_convolution_2D/FPA1/p_0_in__0[5]
    SLICE_X50Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.053 r  u_convolution_2D/FPA1/result[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.053    u_convolution_2D/FPA1/result[7]_INST_0_i_1_n_0
    SLICE_X50Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.167 r  u_convolution_2D/FPA1/result[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.167    u_convolution_2D/FPA1/result[11]_INST_0_i_1_n_0
    SLICE_X50Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.281 r  u_convolution_2D/FPA1/result[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.281    u_convolution_2D/FPA1/result[15]_INST_0_i_1_n_0
    SLICE_X50Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.395 r  u_convolution_2D/FPA1/result[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    49.404    u_convolution_2D/FPA1/result[19]_INST_0_i_1_n_0
    SLICE_X50Y175        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.717 r  u_convolution_2D/FPA1/result[24]_INST_0_i_1/O[3]
                         net (fo=8, routed)           0.814    50.532    u_convolution_2D/FPA1/final_frac[23]
    SLICE_X52Y173        LUT5 (Prop_lut5_I4_O)        0.306    50.838 r  u_convolution_2D/FPA1/result[28]_INST_0_i_1/O
                         net (fo=6, routed)           0.810    51.647    u_convolution_2D/FPA1/result[28]_INST_0_i_1_n_0
    SLICE_X51Y173        LUT5 (Prop_lut5_I1_O)        0.152    51.799 f  u_convolution_2D/FPA1/result[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.662    52.461    u_convolution_2D/FPA1/result[27]_INST_0_i_2_n_0
    SLICE_X52Y173        LUT6 (Prop_lut6_I0_O)        0.326    52.787 f  u_convolution_2D/FPA1/result[27]_INST_0_i_1/O
                         net (fo=28, routed)          2.664    55.452    u_convolution_2D/FPA1/result[27]_INST_0_i_1_n_0
    SLICE_X111Y194       LUT3 (Prop_lut3_I1_O)        0.118    55.570 r  u_convolution_2D/FPA1/result[7]_INST_0/O
                         net (fo=256, routed)         2.505    58.074    u_convolution_2D/fp_add_result[7]
    SLICE_X135Y237       LUT5 (Prop_lut5_I0_O)        0.326    58.400 r  u_convolution_2D/output_img[204][7]_i_1/O
                         net (fo=1, routed)           0.000    58.400    u_convolution_2D/output_img[204][7]_i_1_n_0
    SLICE_X135Y237       FDCE                                         r  u_convolution_2D/output_img_reg[204][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.747    60.954    u_convolution_2D/clk_out1
    SLICE_X135Y237       FDCE                                         r  u_convolution_2D/output_img_reg[204][7]/C
                         clock pessimism              0.474    61.428    
                         clock uncertainty           -0.102    61.326    
    SLICE_X135Y237       FDCE (Setup_fdce_C_D)        0.031    61.357    u_convolution_2D/output_img_reg[204][7]
  -------------------------------------------------------------------
                         required time                         61.357    
                         arrival time                         -58.400    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             2.969ns  (required time - arrival time)
  Source:                 u_convolution_2D/col_swp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/output_img_reg[202][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        59.551ns  (logic 17.563ns (29.493%)  route 41.988ns (70.507%))
  Logic Levels:           56  (CARRY4=22 DSP48E1=1 LUT2=1 LUT3=5 LUT4=8 LUT5=7 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 60.954 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.163ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.656    -1.163    u_convolution_2D/clk_out1
    SLICE_X73Y138        FDCE                                         r  u_convolution_2D/col_swp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDCE (Prop_fdce_C_Q)         0.456    -0.707 r  u_convolution_2D/col_swp_reg[0]/Q
                         net (fo=2261, routed)        2.453     1.746    u_convolution_2D/col_swp[0]
    SLICE_X87Y101        LUT4 (Prop_lut4_I2_O)        0.124     1.870 r  u_convolution_2D/fp_mul_in_pix_inferred_i_422/O
                         net (fo=1, routed)           0.000     1.870    u_convolution_2D/fp_mul_in_pix_inferred_i_422_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.510 r  u_convolution_2D/fp_mul_in_pix_inferred_i_147/O[3]
                         net (fo=2588, routed)        5.432     7.942    u_convolution_2D/fp_mul_in_pix_inferred_i_147_n_4
    SLICE_X150Y212       MUXF8 (Prop_muxf8_S_O)       0.465     8.407 r  u_convolution_2D/fp_mul_in_pix_inferred_i_2434/O
                         net (fo=1, routed)           1.341     9.748    u_convolution_2D/fp_mul_in_pix_inferred_i_2434_n_0
    SLICE_X149Y193       LUT6 (Prop_lut6_I1_O)        0.319    10.067 r  u_convolution_2D/fp_mul_in_pix_inferred_i_1083/O
                         net (fo=1, routed)           0.000    10.067    u_convolution_2D/fp_mul_in_pix_inferred_i_1083_n_0
    SLICE_X149Y193       MUXF7 (Prop_muxf7_I0_O)      0.212    10.279 r  u_convolution_2D/fp_mul_in_pix_inferred_i_495/O
                         net (fo=1, routed)           2.260    12.539    u_convolution_2D/fp_mul_in_pix_inferred_i_495_n_0
    SLICE_X111Y167       LUT6 (Prop_lut6_I5_O)        0.299    12.838 r  u_convolution_2D/fp_mul_in_pix_inferred_i_191/O
                         net (fo=1, routed)           1.753    14.591    u_convolution_2D/fp_mul_in_pix_inferred_i_191_n_0
    SLICE_X92Y150        LUT3 (Prop_lut3_I2_O)        0.124    14.715 r  u_convolution_2D/fp_mul_in_pix_inferred_i_55/O
                         net (fo=1, routed)           1.451    16.167    u_convolution_2D/fp_mul_in_pix_inferred_i_55_n_0
    SLICE_X82Y166        LUT5 (Prop_lut5_I0_O)        0.124    16.291 r  u_convolution_2D/fp_mul_in_pix_inferred_i_6/O
                         net (fo=14, routed)          1.340    17.631    u_convolution_2D/FPM1/a[26]
    SLICE_X59Y163        LUT4 (Prop_lut4_I1_O)        0.119    17.750 f  u_convolution_2D/FPM1/result[30]_INST_0_i_5/O
                         net (fo=12, routed)          0.991    18.741    u_convolution_2D/FPM1/result[30]_INST_0_i_5_n_0
    SLICE_X55Y153        LUT5 (Prop_lut5_I4_O)        0.332    19.073 r  u_convolution_2D/FPM1/mant_prod__0_i_1/O
                         net (fo=1, routed)           0.801    19.874    u_convolution_2D/FPM1/mant_a[23]
    DSP48_X2Y59          DSP48E1 (Prop_dsp48e1_B[6]_P[4])
                                                      3.656    23.530 r  u_convolution_2D/FPM1/mant_prod__0/P[4]
                         net (fo=1, routed)           0.607    24.136    u_convolution_2D/FPM1/p_1_in
    SLICE_X45Y147        LUT4 (Prop_lut4_I3_O)        0.124    24.260 r  u_convolution_2D/FPM1/result[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.407    24.667    u_convolution_2D/FPM1/result[3]_INST_0_i_12_n_0
    SLICE_X45Y147        LUT5 (Prop_lut5_I4_O)        0.124    24.791 r  u_convolution_2D/FPM1/result[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.433    25.224    u_convolution_2D/FPM1/result[3]_INST_0_i_11_n_0
    SLICE_X45Y147        LUT6 (Prop_lut6_I5_O)        0.124    25.348 r  u_convolution_2D/FPM1/result[3]_INST_0_i_8/O
                         net (fo=1, routed)           1.116    26.465    u_convolution_2D/FPM1/result[3]_INST_0_i_8_n_0
    SLICE_X48Y161        LUT6 (Prop_lut6_I4_O)        0.124    26.589 r  u_convolution_2D/FPM1/result[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    26.589    u_convolution_2D/FPM1/result[3]_INST_0_i_6_n_0
    SLICE_X48Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.102 r  u_convolution_2D/FPM1/result[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.102    u_convolution_2D/FPM1/result[3]_INST_0_i_1_n_0
    SLICE_X48Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.219 r  u_convolution_2D/FPM1/result[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.219    u_convolution_2D/FPM1/result[7]_INST_0_i_1_n_0
    SLICE_X48Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.336 r  u_convolution_2D/FPM1/result[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.336    u_convolution_2D/FPM1/result[11]_INST_0_i_1_n_0
    SLICE_X48Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.453 r  u_convolution_2D/FPM1/result[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.453    u_convolution_2D/FPM1/result[15]_INST_0_i_1_n_0
    SLICE_X48Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.570 r  u_convolution_2D/FPM1/result[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.570    u_convolution_2D/FPM1/result[19]_INST_0_i_1_n_0
    SLICE_X48Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.687 r  u_convolution_2D/FPM1/result[22]_INST_0_i_1/CO[3]
                         net (fo=7, routed)           0.961    28.648    u_convolution_2D/FPM1/mantissa_carry
    SLICE_X55Y164        LUT4 (Prop_lut4_I1_O)        0.124    28.772 r  u_convolution_2D/FPM1/result[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.353    29.125    u_convolution_2D/FPM1/result[26]_INST_0_i_3_n_0
    SLICE_X53Y163        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.523 r  u_convolution_2D/FPM1/result[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.523    u_convolution_2D/FPM1/result[26]_INST_0_i_1_n_0
    SLICE_X53Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.637 r  u_convolution_2D/FPM1/result[30]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.637    u_convolution_2D/FPM1/result[30]_INST_0_i_2_n_0
    SLICE_X53Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.794 f  u_convolution_2D/FPM1/result[30]_INST_0_i_50/CO[1]
                         net (fo=1, routed)           1.011    30.805    u_convolution_2D/FPM1/result[30]_INST_0_i_50_n_2
    SLICE_X54Y165        LUT3 (Prop_lut3_I2_O)        0.357    31.162 r  u_convolution_2D/FPM1/result[30]_INST_0_i_32/O
                         net (fo=1, routed)           0.803    31.966    u_convolution_2D/FPM1/result[30]_INST_0_i_32_n_0
    SLICE_X54Y163        LUT6 (Prop_lut6_I0_O)        0.326    32.292 r  u_convolution_2D/FPM1/result[30]_INST_0_i_19/O
                         net (fo=2, routed)           0.507    32.798    u_convolution_2D/FPM1/result[30]_INST_0_i_19_n_0
    SLICE_X55Y163        LUT6 (Prop_lut6_I4_O)        0.124    32.922 r  u_convolution_2D/FPM1/result[30]_INST_0_i_3/O
                         net (fo=8, routed)           0.643    33.565    u_convolution_2D/FPM1/result[30]_INST_0_i_3_n_0
    SLICE_X54Y165        LUT3 (Prop_lut3_I2_O)        0.119    33.684 r  u_convolution_2D/FPM1/result[26]_INST_0/O
                         net (fo=9, routed)           0.945    34.629    u_convolution_2D/FPA1/a[26]
    SLICE_X56Y169        LUT4 (Prop_lut4_I0_O)        0.332    34.961 r  u_convolution_2D/FPA1/result[31]_INST_0_i_34/O
                         net (fo=1, routed)           0.000    34.961    u_convolution_2D/FPA1/result[31]_INST_0_i_34_n_0
    SLICE_X56Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.494 r  u_convolution_2D/FPA1/result[31]_INST_0_i_17/CO[3]
                         net (fo=119, routed)         1.392    36.886    u_convolution_2D/FPA1/p_0_in__1
    SLICE_X56Y167        LUT2 (Prop_lut2_I0_O)        0.153    37.039 r  u_convolution_2D/FPA1/result[31]_INST_0_i_96/O
                         net (fo=1, routed)           0.000    37.039    u_convolution_2D/FPA1/result[31]_INST_0_i_96_n_0
    SLICE_X56Y167        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395    37.434 r  u_convolution_2D/FPA1/result[31]_INST_0_i_64/O[3]
                         net (fo=65, routed)          1.018    38.451    u_convolution_2D/FPA1/exp_diff[3]
    SLICE_X60Y169        LUT5 (Prop_lut5_I1_O)        0.333    38.784 r  u_convolution_2D/FPA1/result[3]_INST_0_i_44/O
                         net (fo=4, routed)           0.842    39.626    u_convolution_2D/FPA1/result[3]_INST_0_i_44_n_0
    SLICE_X59Y168        LUT3 (Prop_lut3_I0_O)        0.356    39.982 r  u_convolution_2D/FPA1/result[3]_INST_0_i_57/O
                         net (fo=1, routed)           0.436    40.418    u_convolution_2D/FPA1/result[3]_INST_0_i_57_n_0
    SLICE_X59Y168        LUT6 (Prop_lut6_I0_O)        0.326    40.744 r  u_convolution_2D/FPA1/result[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.510    41.254    u_convolution_2D/FPA1/result[3]_INST_0_i_35_n_0
    SLICE_X59Y167        LUT5 (Prop_lut5_I2_O)        0.124    41.378 r  u_convolution_2D/FPA1/result[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.556    41.934    u_convolution_2D/FPA1/result[3]_INST_0_i_19_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    42.590 r  u_convolution_2D/FPA1/result[3]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    42.590    u_convolution_2D/FPA1/result[3]_INST_0_i_7_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  u_convolution_2D/FPA1/result[24]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.704    u_convolution_2D/FPA1/result[24]_INST_0_i_14_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  u_convolution_2D/FPA1/result[30]_INST_0_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.818    u_convolution_2D/FPA1/result[30]_INST_0_i_39_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.932 r  u_convolution_2D/FPA1/result[30]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.932    u_convolution_2D/FPA1/result[30]_INST_0_i_35_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.154 r  u_convolution_2D/FPA1/result[31]_INST_0_i_39/O[0]
                         net (fo=4, routed)           0.822    43.976    u_convolution_2D/FPA1/result[31]_INST_0_i_39_n_7
    SLICE_X56Y171        LUT4 (Prop_lut4_I1_O)        0.327    44.303 f  u_convolution_2D/FPA1/result[30]_INST_0_i_31/O
                         net (fo=20, routed)          1.267    45.571    u_convolution_2D/FPA1/result[30]_INST_0_i_31_n_0
    SLICE_X53Y173        LUT6 (Prop_lut6_I1_O)        0.348    45.919 r  u_convolution_2D/FPA1/result[30]_INST_0_i_23/O
                         net (fo=29, routed)          1.071    46.989    u_convolution_2D/FPA1/result[30]_INST_0_i_23_n_0
    SLICE_X52Y171        LUT4 (Prop_lut4_I1_O)        0.152    47.141 r  u_convolution_2D/FPA1/result[7]_INST_0_i_6/O
                         net (fo=4, routed)           1.014    48.155    u_convolution_2D/FPA1/result[7]_INST_0_i_6_n_0
    SLICE_X50Y171        LUT6 (Prop_lut6_I3_O)        0.348    48.503 r  u_convolution_2D/FPA1/result[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    48.503    u_convolution_2D/FPA1/p_0_in__0[5]
    SLICE_X50Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.053 r  u_convolution_2D/FPA1/result[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.053    u_convolution_2D/FPA1/result[7]_INST_0_i_1_n_0
    SLICE_X50Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.167 r  u_convolution_2D/FPA1/result[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.167    u_convolution_2D/FPA1/result[11]_INST_0_i_1_n_0
    SLICE_X50Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.281 r  u_convolution_2D/FPA1/result[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.281    u_convolution_2D/FPA1/result[15]_INST_0_i_1_n_0
    SLICE_X50Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.395 r  u_convolution_2D/FPA1/result[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    49.404    u_convolution_2D/FPA1/result[19]_INST_0_i_1_n_0
    SLICE_X50Y175        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.717 r  u_convolution_2D/FPA1/result[24]_INST_0_i_1/O[3]
                         net (fo=8, routed)           0.814    50.532    u_convolution_2D/FPA1/final_frac[23]
    SLICE_X52Y173        LUT5 (Prop_lut5_I4_O)        0.306    50.838 r  u_convolution_2D/FPA1/result[28]_INST_0_i_1/O
                         net (fo=6, routed)           0.810    51.647    u_convolution_2D/FPA1/result[28]_INST_0_i_1_n_0
    SLICE_X51Y173        LUT5 (Prop_lut5_I1_O)        0.152    51.799 f  u_convolution_2D/FPA1/result[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.662    52.461    u_convolution_2D/FPA1/result[27]_INST_0_i_2_n_0
    SLICE_X52Y173        LUT6 (Prop_lut6_I0_O)        0.326    52.787 f  u_convolution_2D/FPA1/result[27]_INST_0_i_1/O
                         net (fo=28, routed)          2.664    55.452    u_convolution_2D/FPA1/result[27]_INST_0_i_1_n_0
    SLICE_X111Y194       LUT3 (Prop_lut3_I1_O)        0.118    55.570 r  u_convolution_2D/FPA1/result[7]_INST_0/O
                         net (fo=256, routed)         2.492    58.062    u_convolution_2D/fp_add_result[7]
    SLICE_X135Y237       LUT4 (Prop_lut4_I3_O)        0.326    58.388 r  u_convolution_2D/output_img[202][7]_i_1/O
                         net (fo=1, routed)           0.000    58.388    u_convolution_2D/output_img[202][7]_i_1_n_0
    SLICE_X135Y237       FDCE                                         r  u_convolution_2D/output_img_reg[202][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.747    60.954    u_convolution_2D/clk_out1
    SLICE_X135Y237       FDCE                                         r  u_convolution_2D/output_img_reg[202][7]/C
                         clock pessimism              0.474    61.428    
                         clock uncertainty           -0.102    61.326    
    SLICE_X135Y237       FDCE (Setup_fdce_C_D)        0.031    61.357    u_convolution_2D/output_img_reg[202][7]
  -------------------------------------------------------------------
                         required time                         61.357    
                         arrival time                         -58.388    
  -------------------------------------------------------------------
                         slack                                  2.969    

Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 u_convolution_2D/col_swp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/output_img_reg[193][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        59.546ns  (logic 17.563ns (29.495%)  route 41.983ns (70.505%))
  Logic Levels:           56  (CARRY4=22 DSP48E1=1 LUT2=1 LUT3=5 LUT4=8 LUT5=7 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 60.953 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.163ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.656    -1.163    u_convolution_2D/clk_out1
    SLICE_X73Y138        FDCE                                         r  u_convolution_2D/col_swp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDCE (Prop_fdce_C_Q)         0.456    -0.707 r  u_convolution_2D/col_swp_reg[0]/Q
                         net (fo=2261, routed)        2.453     1.746    u_convolution_2D/col_swp[0]
    SLICE_X87Y101        LUT4 (Prop_lut4_I2_O)        0.124     1.870 r  u_convolution_2D/fp_mul_in_pix_inferred_i_422/O
                         net (fo=1, routed)           0.000     1.870    u_convolution_2D/fp_mul_in_pix_inferred_i_422_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.510 r  u_convolution_2D/fp_mul_in_pix_inferred_i_147/O[3]
                         net (fo=2588, routed)        5.432     7.942    u_convolution_2D/fp_mul_in_pix_inferred_i_147_n_4
    SLICE_X150Y212       MUXF8 (Prop_muxf8_S_O)       0.465     8.407 r  u_convolution_2D/fp_mul_in_pix_inferred_i_2434/O
                         net (fo=1, routed)           1.341     9.748    u_convolution_2D/fp_mul_in_pix_inferred_i_2434_n_0
    SLICE_X149Y193       LUT6 (Prop_lut6_I1_O)        0.319    10.067 r  u_convolution_2D/fp_mul_in_pix_inferred_i_1083/O
                         net (fo=1, routed)           0.000    10.067    u_convolution_2D/fp_mul_in_pix_inferred_i_1083_n_0
    SLICE_X149Y193       MUXF7 (Prop_muxf7_I0_O)      0.212    10.279 r  u_convolution_2D/fp_mul_in_pix_inferred_i_495/O
                         net (fo=1, routed)           2.260    12.539    u_convolution_2D/fp_mul_in_pix_inferred_i_495_n_0
    SLICE_X111Y167       LUT6 (Prop_lut6_I5_O)        0.299    12.838 r  u_convolution_2D/fp_mul_in_pix_inferred_i_191/O
                         net (fo=1, routed)           1.753    14.591    u_convolution_2D/fp_mul_in_pix_inferred_i_191_n_0
    SLICE_X92Y150        LUT3 (Prop_lut3_I2_O)        0.124    14.715 r  u_convolution_2D/fp_mul_in_pix_inferred_i_55/O
                         net (fo=1, routed)           1.451    16.167    u_convolution_2D/fp_mul_in_pix_inferred_i_55_n_0
    SLICE_X82Y166        LUT5 (Prop_lut5_I0_O)        0.124    16.291 r  u_convolution_2D/fp_mul_in_pix_inferred_i_6/O
                         net (fo=14, routed)          1.340    17.631    u_convolution_2D/FPM1/a[26]
    SLICE_X59Y163        LUT4 (Prop_lut4_I1_O)        0.119    17.750 f  u_convolution_2D/FPM1/result[30]_INST_0_i_5/O
                         net (fo=12, routed)          0.991    18.741    u_convolution_2D/FPM1/result[30]_INST_0_i_5_n_0
    SLICE_X55Y153        LUT5 (Prop_lut5_I4_O)        0.332    19.073 r  u_convolution_2D/FPM1/mant_prod__0_i_1/O
                         net (fo=1, routed)           0.801    19.874    u_convolution_2D/FPM1/mant_a[23]
    DSP48_X2Y59          DSP48E1 (Prop_dsp48e1_B[6]_P[4])
                                                      3.656    23.530 r  u_convolution_2D/FPM1/mant_prod__0/P[4]
                         net (fo=1, routed)           0.607    24.136    u_convolution_2D/FPM1/p_1_in
    SLICE_X45Y147        LUT4 (Prop_lut4_I3_O)        0.124    24.260 r  u_convolution_2D/FPM1/result[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.407    24.667    u_convolution_2D/FPM1/result[3]_INST_0_i_12_n_0
    SLICE_X45Y147        LUT5 (Prop_lut5_I4_O)        0.124    24.791 r  u_convolution_2D/FPM1/result[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.433    25.224    u_convolution_2D/FPM1/result[3]_INST_0_i_11_n_0
    SLICE_X45Y147        LUT6 (Prop_lut6_I5_O)        0.124    25.348 r  u_convolution_2D/FPM1/result[3]_INST_0_i_8/O
                         net (fo=1, routed)           1.116    26.465    u_convolution_2D/FPM1/result[3]_INST_0_i_8_n_0
    SLICE_X48Y161        LUT6 (Prop_lut6_I4_O)        0.124    26.589 r  u_convolution_2D/FPM1/result[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    26.589    u_convolution_2D/FPM1/result[3]_INST_0_i_6_n_0
    SLICE_X48Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.102 r  u_convolution_2D/FPM1/result[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.102    u_convolution_2D/FPM1/result[3]_INST_0_i_1_n_0
    SLICE_X48Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.219 r  u_convolution_2D/FPM1/result[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.219    u_convolution_2D/FPM1/result[7]_INST_0_i_1_n_0
    SLICE_X48Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.336 r  u_convolution_2D/FPM1/result[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.336    u_convolution_2D/FPM1/result[11]_INST_0_i_1_n_0
    SLICE_X48Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.453 r  u_convolution_2D/FPM1/result[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.453    u_convolution_2D/FPM1/result[15]_INST_0_i_1_n_0
    SLICE_X48Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.570 r  u_convolution_2D/FPM1/result[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.570    u_convolution_2D/FPM1/result[19]_INST_0_i_1_n_0
    SLICE_X48Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.687 r  u_convolution_2D/FPM1/result[22]_INST_0_i_1/CO[3]
                         net (fo=7, routed)           0.961    28.648    u_convolution_2D/FPM1/mantissa_carry
    SLICE_X55Y164        LUT4 (Prop_lut4_I1_O)        0.124    28.772 r  u_convolution_2D/FPM1/result[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.353    29.125    u_convolution_2D/FPM1/result[26]_INST_0_i_3_n_0
    SLICE_X53Y163        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.523 r  u_convolution_2D/FPM1/result[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.523    u_convolution_2D/FPM1/result[26]_INST_0_i_1_n_0
    SLICE_X53Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.637 r  u_convolution_2D/FPM1/result[30]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.637    u_convolution_2D/FPM1/result[30]_INST_0_i_2_n_0
    SLICE_X53Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.794 f  u_convolution_2D/FPM1/result[30]_INST_0_i_50/CO[1]
                         net (fo=1, routed)           1.011    30.805    u_convolution_2D/FPM1/result[30]_INST_0_i_50_n_2
    SLICE_X54Y165        LUT3 (Prop_lut3_I2_O)        0.357    31.162 r  u_convolution_2D/FPM1/result[30]_INST_0_i_32/O
                         net (fo=1, routed)           0.803    31.966    u_convolution_2D/FPM1/result[30]_INST_0_i_32_n_0
    SLICE_X54Y163        LUT6 (Prop_lut6_I0_O)        0.326    32.292 r  u_convolution_2D/FPM1/result[30]_INST_0_i_19/O
                         net (fo=2, routed)           0.507    32.798    u_convolution_2D/FPM1/result[30]_INST_0_i_19_n_0
    SLICE_X55Y163        LUT6 (Prop_lut6_I4_O)        0.124    32.922 r  u_convolution_2D/FPM1/result[30]_INST_0_i_3/O
                         net (fo=8, routed)           0.643    33.565    u_convolution_2D/FPM1/result[30]_INST_0_i_3_n_0
    SLICE_X54Y165        LUT3 (Prop_lut3_I2_O)        0.119    33.684 r  u_convolution_2D/FPM1/result[26]_INST_0/O
                         net (fo=9, routed)           0.945    34.629    u_convolution_2D/FPA1/a[26]
    SLICE_X56Y169        LUT4 (Prop_lut4_I0_O)        0.332    34.961 r  u_convolution_2D/FPA1/result[31]_INST_0_i_34/O
                         net (fo=1, routed)           0.000    34.961    u_convolution_2D/FPA1/result[31]_INST_0_i_34_n_0
    SLICE_X56Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.494 r  u_convolution_2D/FPA1/result[31]_INST_0_i_17/CO[3]
                         net (fo=119, routed)         1.392    36.886    u_convolution_2D/FPA1/p_0_in__1
    SLICE_X56Y167        LUT2 (Prop_lut2_I0_O)        0.153    37.039 r  u_convolution_2D/FPA1/result[31]_INST_0_i_96/O
                         net (fo=1, routed)           0.000    37.039    u_convolution_2D/FPA1/result[31]_INST_0_i_96_n_0
    SLICE_X56Y167        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395    37.434 r  u_convolution_2D/FPA1/result[31]_INST_0_i_64/O[3]
                         net (fo=65, routed)          1.018    38.451    u_convolution_2D/FPA1/exp_diff[3]
    SLICE_X60Y169        LUT5 (Prop_lut5_I1_O)        0.333    38.784 r  u_convolution_2D/FPA1/result[3]_INST_0_i_44/O
                         net (fo=4, routed)           0.842    39.626    u_convolution_2D/FPA1/result[3]_INST_0_i_44_n_0
    SLICE_X59Y168        LUT3 (Prop_lut3_I0_O)        0.356    39.982 r  u_convolution_2D/FPA1/result[3]_INST_0_i_57/O
                         net (fo=1, routed)           0.436    40.418    u_convolution_2D/FPA1/result[3]_INST_0_i_57_n_0
    SLICE_X59Y168        LUT6 (Prop_lut6_I0_O)        0.326    40.744 r  u_convolution_2D/FPA1/result[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.510    41.254    u_convolution_2D/FPA1/result[3]_INST_0_i_35_n_0
    SLICE_X59Y167        LUT5 (Prop_lut5_I2_O)        0.124    41.378 r  u_convolution_2D/FPA1/result[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.556    41.934    u_convolution_2D/FPA1/result[3]_INST_0_i_19_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    42.590 r  u_convolution_2D/FPA1/result[3]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    42.590    u_convolution_2D/FPA1/result[3]_INST_0_i_7_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  u_convolution_2D/FPA1/result[24]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.704    u_convolution_2D/FPA1/result[24]_INST_0_i_14_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  u_convolution_2D/FPA1/result[30]_INST_0_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.818    u_convolution_2D/FPA1/result[30]_INST_0_i_39_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.932 r  u_convolution_2D/FPA1/result[30]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.932    u_convolution_2D/FPA1/result[30]_INST_0_i_35_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.154 r  u_convolution_2D/FPA1/result[31]_INST_0_i_39/O[0]
                         net (fo=4, routed)           0.822    43.976    u_convolution_2D/FPA1/result[31]_INST_0_i_39_n_7
    SLICE_X56Y171        LUT4 (Prop_lut4_I1_O)        0.327    44.303 f  u_convolution_2D/FPA1/result[30]_INST_0_i_31/O
                         net (fo=20, routed)          1.267    45.571    u_convolution_2D/FPA1/result[30]_INST_0_i_31_n_0
    SLICE_X53Y173        LUT6 (Prop_lut6_I1_O)        0.348    45.919 r  u_convolution_2D/FPA1/result[30]_INST_0_i_23/O
                         net (fo=29, routed)          1.071    46.989    u_convolution_2D/FPA1/result[30]_INST_0_i_23_n_0
    SLICE_X52Y171        LUT4 (Prop_lut4_I1_O)        0.152    47.141 r  u_convolution_2D/FPA1/result[7]_INST_0_i_6/O
                         net (fo=4, routed)           1.014    48.155    u_convolution_2D/FPA1/result[7]_INST_0_i_6_n_0
    SLICE_X50Y171        LUT6 (Prop_lut6_I3_O)        0.348    48.503 r  u_convolution_2D/FPA1/result[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    48.503    u_convolution_2D/FPA1/p_0_in__0[5]
    SLICE_X50Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.053 r  u_convolution_2D/FPA1/result[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.053    u_convolution_2D/FPA1/result[7]_INST_0_i_1_n_0
    SLICE_X50Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.167 r  u_convolution_2D/FPA1/result[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.167    u_convolution_2D/FPA1/result[11]_INST_0_i_1_n_0
    SLICE_X50Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.281 r  u_convolution_2D/FPA1/result[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.281    u_convolution_2D/FPA1/result[15]_INST_0_i_1_n_0
    SLICE_X50Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.395 r  u_convolution_2D/FPA1/result[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    49.404    u_convolution_2D/FPA1/result[19]_INST_0_i_1_n_0
    SLICE_X50Y175        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.717 r  u_convolution_2D/FPA1/result[24]_INST_0_i_1/O[3]
                         net (fo=8, routed)           0.814    50.532    u_convolution_2D/FPA1/final_frac[23]
    SLICE_X52Y173        LUT5 (Prop_lut5_I4_O)        0.306    50.838 r  u_convolution_2D/FPA1/result[28]_INST_0_i_1/O
                         net (fo=6, routed)           0.810    51.647    u_convolution_2D/FPA1/result[28]_INST_0_i_1_n_0
    SLICE_X51Y173        LUT5 (Prop_lut5_I1_O)        0.152    51.799 f  u_convolution_2D/FPA1/result[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.662    52.461    u_convolution_2D/FPA1/result[27]_INST_0_i_2_n_0
    SLICE_X52Y173        LUT6 (Prop_lut6_I0_O)        0.326    52.787 f  u_convolution_2D/FPA1/result[27]_INST_0_i_1/O
                         net (fo=28, routed)          2.664    55.452    u_convolution_2D/FPA1/result[27]_INST_0_i_1_n_0
    SLICE_X111Y194       LUT3 (Prop_lut3_I1_O)        0.118    55.570 r  u_convolution_2D/FPA1/result[7]_INST_0/O
                         net (fo=256, routed)         2.487    58.057    u_convolution_2D/fp_add_result[7]
    SLICE_X137Y236       LUT4 (Prop_lut4_I0_O)        0.326    58.383 r  u_convolution_2D/output_img[193][7]_i_1/O
                         net (fo=1, routed)           0.000    58.383    u_convolution_2D/output_img__0__1[7]
    SLICE_X137Y236       FDCE                                         r  u_convolution_2D/output_img_reg[193][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.746    60.953    u_convolution_2D/clk_out1
    SLICE_X137Y236       FDCE                                         r  u_convolution_2D/output_img_reg[193][7]/C
                         clock pessimism              0.474    61.427    
                         clock uncertainty           -0.102    61.325    
    SLICE_X137Y236       FDCE (Setup_fdce_C_D)        0.029    61.354    u_convolution_2D/output_img_reg[193][7]
  -------------------------------------------------------------------
                         required time                         61.354    
                         arrival time                         -58.383    
  -------------------------------------------------------------------
                         slack                                  2.971    

Slack (MET) :             2.973ns  (required time - arrival time)
  Source:                 u_convolution_2D/col_swp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/output_img_reg[195][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        59.544ns  (logic 17.563ns (29.496%)  route 41.981ns (70.504%))
  Logic Levels:           56  (CARRY4=22 DSP48E1=1 LUT2=1 LUT3=5 LUT4=8 LUT5=7 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 60.954 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.163ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.656    -1.163    u_convolution_2D/clk_out1
    SLICE_X73Y138        FDCE                                         r  u_convolution_2D/col_swp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDCE (Prop_fdce_C_Q)         0.456    -0.707 r  u_convolution_2D/col_swp_reg[0]/Q
                         net (fo=2261, routed)        2.453     1.746    u_convolution_2D/col_swp[0]
    SLICE_X87Y101        LUT4 (Prop_lut4_I2_O)        0.124     1.870 r  u_convolution_2D/fp_mul_in_pix_inferred_i_422/O
                         net (fo=1, routed)           0.000     1.870    u_convolution_2D/fp_mul_in_pix_inferred_i_422_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.510 r  u_convolution_2D/fp_mul_in_pix_inferred_i_147/O[3]
                         net (fo=2588, routed)        5.432     7.942    u_convolution_2D/fp_mul_in_pix_inferred_i_147_n_4
    SLICE_X150Y212       MUXF8 (Prop_muxf8_S_O)       0.465     8.407 r  u_convolution_2D/fp_mul_in_pix_inferred_i_2434/O
                         net (fo=1, routed)           1.341     9.748    u_convolution_2D/fp_mul_in_pix_inferred_i_2434_n_0
    SLICE_X149Y193       LUT6 (Prop_lut6_I1_O)        0.319    10.067 r  u_convolution_2D/fp_mul_in_pix_inferred_i_1083/O
                         net (fo=1, routed)           0.000    10.067    u_convolution_2D/fp_mul_in_pix_inferred_i_1083_n_0
    SLICE_X149Y193       MUXF7 (Prop_muxf7_I0_O)      0.212    10.279 r  u_convolution_2D/fp_mul_in_pix_inferred_i_495/O
                         net (fo=1, routed)           2.260    12.539    u_convolution_2D/fp_mul_in_pix_inferred_i_495_n_0
    SLICE_X111Y167       LUT6 (Prop_lut6_I5_O)        0.299    12.838 r  u_convolution_2D/fp_mul_in_pix_inferred_i_191/O
                         net (fo=1, routed)           1.753    14.591    u_convolution_2D/fp_mul_in_pix_inferred_i_191_n_0
    SLICE_X92Y150        LUT3 (Prop_lut3_I2_O)        0.124    14.715 r  u_convolution_2D/fp_mul_in_pix_inferred_i_55/O
                         net (fo=1, routed)           1.451    16.167    u_convolution_2D/fp_mul_in_pix_inferred_i_55_n_0
    SLICE_X82Y166        LUT5 (Prop_lut5_I0_O)        0.124    16.291 r  u_convolution_2D/fp_mul_in_pix_inferred_i_6/O
                         net (fo=14, routed)          1.340    17.631    u_convolution_2D/FPM1/a[26]
    SLICE_X59Y163        LUT4 (Prop_lut4_I1_O)        0.119    17.750 f  u_convolution_2D/FPM1/result[30]_INST_0_i_5/O
                         net (fo=12, routed)          0.991    18.741    u_convolution_2D/FPM1/result[30]_INST_0_i_5_n_0
    SLICE_X55Y153        LUT5 (Prop_lut5_I4_O)        0.332    19.073 r  u_convolution_2D/FPM1/mant_prod__0_i_1/O
                         net (fo=1, routed)           0.801    19.874    u_convolution_2D/FPM1/mant_a[23]
    DSP48_X2Y59          DSP48E1 (Prop_dsp48e1_B[6]_P[4])
                                                      3.656    23.530 r  u_convolution_2D/FPM1/mant_prod__0/P[4]
                         net (fo=1, routed)           0.607    24.136    u_convolution_2D/FPM1/p_1_in
    SLICE_X45Y147        LUT4 (Prop_lut4_I3_O)        0.124    24.260 r  u_convolution_2D/FPM1/result[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.407    24.667    u_convolution_2D/FPM1/result[3]_INST_0_i_12_n_0
    SLICE_X45Y147        LUT5 (Prop_lut5_I4_O)        0.124    24.791 r  u_convolution_2D/FPM1/result[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.433    25.224    u_convolution_2D/FPM1/result[3]_INST_0_i_11_n_0
    SLICE_X45Y147        LUT6 (Prop_lut6_I5_O)        0.124    25.348 r  u_convolution_2D/FPM1/result[3]_INST_0_i_8/O
                         net (fo=1, routed)           1.116    26.465    u_convolution_2D/FPM1/result[3]_INST_0_i_8_n_0
    SLICE_X48Y161        LUT6 (Prop_lut6_I4_O)        0.124    26.589 r  u_convolution_2D/FPM1/result[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    26.589    u_convolution_2D/FPM1/result[3]_INST_0_i_6_n_0
    SLICE_X48Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.102 r  u_convolution_2D/FPM1/result[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.102    u_convolution_2D/FPM1/result[3]_INST_0_i_1_n_0
    SLICE_X48Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.219 r  u_convolution_2D/FPM1/result[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.219    u_convolution_2D/FPM1/result[7]_INST_0_i_1_n_0
    SLICE_X48Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.336 r  u_convolution_2D/FPM1/result[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.336    u_convolution_2D/FPM1/result[11]_INST_0_i_1_n_0
    SLICE_X48Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.453 r  u_convolution_2D/FPM1/result[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.453    u_convolution_2D/FPM1/result[15]_INST_0_i_1_n_0
    SLICE_X48Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.570 r  u_convolution_2D/FPM1/result[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.570    u_convolution_2D/FPM1/result[19]_INST_0_i_1_n_0
    SLICE_X48Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.687 r  u_convolution_2D/FPM1/result[22]_INST_0_i_1/CO[3]
                         net (fo=7, routed)           0.961    28.648    u_convolution_2D/FPM1/mantissa_carry
    SLICE_X55Y164        LUT4 (Prop_lut4_I1_O)        0.124    28.772 r  u_convolution_2D/FPM1/result[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.353    29.125    u_convolution_2D/FPM1/result[26]_INST_0_i_3_n_0
    SLICE_X53Y163        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.523 r  u_convolution_2D/FPM1/result[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.523    u_convolution_2D/FPM1/result[26]_INST_0_i_1_n_0
    SLICE_X53Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.637 r  u_convolution_2D/FPM1/result[30]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.637    u_convolution_2D/FPM1/result[30]_INST_0_i_2_n_0
    SLICE_X53Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.794 f  u_convolution_2D/FPM1/result[30]_INST_0_i_50/CO[1]
                         net (fo=1, routed)           1.011    30.805    u_convolution_2D/FPM1/result[30]_INST_0_i_50_n_2
    SLICE_X54Y165        LUT3 (Prop_lut3_I2_O)        0.357    31.162 r  u_convolution_2D/FPM1/result[30]_INST_0_i_32/O
                         net (fo=1, routed)           0.803    31.966    u_convolution_2D/FPM1/result[30]_INST_0_i_32_n_0
    SLICE_X54Y163        LUT6 (Prop_lut6_I0_O)        0.326    32.292 r  u_convolution_2D/FPM1/result[30]_INST_0_i_19/O
                         net (fo=2, routed)           0.507    32.798    u_convolution_2D/FPM1/result[30]_INST_0_i_19_n_0
    SLICE_X55Y163        LUT6 (Prop_lut6_I4_O)        0.124    32.922 r  u_convolution_2D/FPM1/result[30]_INST_0_i_3/O
                         net (fo=8, routed)           0.643    33.565    u_convolution_2D/FPM1/result[30]_INST_0_i_3_n_0
    SLICE_X54Y165        LUT3 (Prop_lut3_I2_O)        0.119    33.684 r  u_convolution_2D/FPM1/result[26]_INST_0/O
                         net (fo=9, routed)           0.945    34.629    u_convolution_2D/FPA1/a[26]
    SLICE_X56Y169        LUT4 (Prop_lut4_I0_O)        0.332    34.961 r  u_convolution_2D/FPA1/result[31]_INST_0_i_34/O
                         net (fo=1, routed)           0.000    34.961    u_convolution_2D/FPA1/result[31]_INST_0_i_34_n_0
    SLICE_X56Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.494 r  u_convolution_2D/FPA1/result[31]_INST_0_i_17/CO[3]
                         net (fo=119, routed)         1.392    36.886    u_convolution_2D/FPA1/p_0_in__1
    SLICE_X56Y167        LUT2 (Prop_lut2_I0_O)        0.153    37.039 r  u_convolution_2D/FPA1/result[31]_INST_0_i_96/O
                         net (fo=1, routed)           0.000    37.039    u_convolution_2D/FPA1/result[31]_INST_0_i_96_n_0
    SLICE_X56Y167        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395    37.434 r  u_convolution_2D/FPA1/result[31]_INST_0_i_64/O[3]
                         net (fo=65, routed)          1.018    38.451    u_convolution_2D/FPA1/exp_diff[3]
    SLICE_X60Y169        LUT5 (Prop_lut5_I1_O)        0.333    38.784 r  u_convolution_2D/FPA1/result[3]_INST_0_i_44/O
                         net (fo=4, routed)           0.842    39.626    u_convolution_2D/FPA1/result[3]_INST_0_i_44_n_0
    SLICE_X59Y168        LUT3 (Prop_lut3_I0_O)        0.356    39.982 r  u_convolution_2D/FPA1/result[3]_INST_0_i_57/O
                         net (fo=1, routed)           0.436    40.418    u_convolution_2D/FPA1/result[3]_INST_0_i_57_n_0
    SLICE_X59Y168        LUT6 (Prop_lut6_I0_O)        0.326    40.744 r  u_convolution_2D/FPA1/result[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.510    41.254    u_convolution_2D/FPA1/result[3]_INST_0_i_35_n_0
    SLICE_X59Y167        LUT5 (Prop_lut5_I2_O)        0.124    41.378 r  u_convolution_2D/FPA1/result[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.556    41.934    u_convolution_2D/FPA1/result[3]_INST_0_i_19_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    42.590 r  u_convolution_2D/FPA1/result[3]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    42.590    u_convolution_2D/FPA1/result[3]_INST_0_i_7_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  u_convolution_2D/FPA1/result[24]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.704    u_convolution_2D/FPA1/result[24]_INST_0_i_14_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  u_convolution_2D/FPA1/result[30]_INST_0_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.818    u_convolution_2D/FPA1/result[30]_INST_0_i_39_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.932 r  u_convolution_2D/FPA1/result[30]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.932    u_convolution_2D/FPA1/result[30]_INST_0_i_35_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.154 r  u_convolution_2D/FPA1/result[31]_INST_0_i_39/O[0]
                         net (fo=4, routed)           0.822    43.976    u_convolution_2D/FPA1/result[31]_INST_0_i_39_n_7
    SLICE_X56Y171        LUT4 (Prop_lut4_I1_O)        0.327    44.303 f  u_convolution_2D/FPA1/result[30]_INST_0_i_31/O
                         net (fo=20, routed)          1.267    45.571    u_convolution_2D/FPA1/result[30]_INST_0_i_31_n_0
    SLICE_X53Y173        LUT6 (Prop_lut6_I1_O)        0.348    45.919 r  u_convolution_2D/FPA1/result[30]_INST_0_i_23/O
                         net (fo=29, routed)          1.071    46.989    u_convolution_2D/FPA1/result[30]_INST_0_i_23_n_0
    SLICE_X52Y171        LUT4 (Prop_lut4_I1_O)        0.152    47.141 r  u_convolution_2D/FPA1/result[7]_INST_0_i_6/O
                         net (fo=4, routed)           1.014    48.155    u_convolution_2D/FPA1/result[7]_INST_0_i_6_n_0
    SLICE_X50Y171        LUT6 (Prop_lut6_I3_O)        0.348    48.503 r  u_convolution_2D/FPA1/result[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    48.503    u_convolution_2D/FPA1/p_0_in__0[5]
    SLICE_X50Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.053 r  u_convolution_2D/FPA1/result[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.053    u_convolution_2D/FPA1/result[7]_INST_0_i_1_n_0
    SLICE_X50Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.167 r  u_convolution_2D/FPA1/result[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.167    u_convolution_2D/FPA1/result[11]_INST_0_i_1_n_0
    SLICE_X50Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.281 r  u_convolution_2D/FPA1/result[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.281    u_convolution_2D/FPA1/result[15]_INST_0_i_1_n_0
    SLICE_X50Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.395 r  u_convolution_2D/FPA1/result[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    49.404    u_convolution_2D/FPA1/result[19]_INST_0_i_1_n_0
    SLICE_X50Y175        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.717 r  u_convolution_2D/FPA1/result[24]_INST_0_i_1/O[3]
                         net (fo=8, routed)           0.814    50.532    u_convolution_2D/FPA1/final_frac[23]
    SLICE_X52Y173        LUT5 (Prop_lut5_I4_O)        0.306    50.838 r  u_convolution_2D/FPA1/result[28]_INST_0_i_1/O
                         net (fo=6, routed)           0.810    51.647    u_convolution_2D/FPA1/result[28]_INST_0_i_1_n_0
    SLICE_X51Y173        LUT5 (Prop_lut5_I1_O)        0.152    51.799 f  u_convolution_2D/FPA1/result[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.662    52.461    u_convolution_2D/FPA1/result[27]_INST_0_i_2_n_0
    SLICE_X52Y173        LUT6 (Prop_lut6_I0_O)        0.326    52.787 f  u_convolution_2D/FPA1/result[27]_INST_0_i_1/O
                         net (fo=28, routed)          2.664    55.452    u_convolution_2D/FPA1/result[27]_INST_0_i_1_n_0
    SLICE_X111Y194       LUT3 (Prop_lut3_I1_O)        0.118    55.570 r  u_convolution_2D/FPA1/result[7]_INST_0/O
                         net (fo=256, routed)         2.486    58.056    u_convolution_2D/fp_add_result[7]
    SLICE_X138Y237       LUT4 (Prop_lut4_I2_O)        0.326    58.382 r  u_convolution_2D/output_img[195][7]_i_1/O
                         net (fo=1, routed)           0.000    58.382    u_convolution_2D/output_img[195][7]_i_1_n_0
    SLICE_X138Y237       FDCE                                         r  u_convolution_2D/output_img_reg[195][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.747    60.954    u_convolution_2D/clk_out1
    SLICE_X138Y237       FDCE                                         r  u_convolution_2D/output_img_reg[195][7]/C
                         clock pessimism              0.474    61.428    
                         clock uncertainty           -0.102    61.326    
    SLICE_X138Y237       FDCE (Setup_fdce_C_D)        0.029    61.355    u_convolution_2D/output_img_reg[195][7]
  -------------------------------------------------------------------
                         required time                         61.355    
                         arrival time                         -58.382    
  -------------------------------------------------------------------
                         slack                                  2.973    

Slack (MET) :             2.978ns  (required time - arrival time)
  Source:                 u_convolution_2D/col_swp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/output_img_reg[206][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        59.541ns  (logic 17.563ns (29.497%)  route 41.978ns (70.503%))
  Logic Levels:           56  (CARRY4=22 DSP48E1=1 LUT2=1 LUT3=5 LUT4=8 LUT5=7 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 60.954 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.163ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.656    -1.163    u_convolution_2D/clk_out1
    SLICE_X73Y138        FDCE                                         r  u_convolution_2D/col_swp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDCE (Prop_fdce_C_Q)         0.456    -0.707 r  u_convolution_2D/col_swp_reg[0]/Q
                         net (fo=2261, routed)        2.453     1.746    u_convolution_2D/col_swp[0]
    SLICE_X87Y101        LUT4 (Prop_lut4_I2_O)        0.124     1.870 r  u_convolution_2D/fp_mul_in_pix_inferred_i_422/O
                         net (fo=1, routed)           0.000     1.870    u_convolution_2D/fp_mul_in_pix_inferred_i_422_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.510 r  u_convolution_2D/fp_mul_in_pix_inferred_i_147/O[3]
                         net (fo=2588, routed)        5.432     7.942    u_convolution_2D/fp_mul_in_pix_inferred_i_147_n_4
    SLICE_X150Y212       MUXF8 (Prop_muxf8_S_O)       0.465     8.407 r  u_convolution_2D/fp_mul_in_pix_inferred_i_2434/O
                         net (fo=1, routed)           1.341     9.748    u_convolution_2D/fp_mul_in_pix_inferred_i_2434_n_0
    SLICE_X149Y193       LUT6 (Prop_lut6_I1_O)        0.319    10.067 r  u_convolution_2D/fp_mul_in_pix_inferred_i_1083/O
                         net (fo=1, routed)           0.000    10.067    u_convolution_2D/fp_mul_in_pix_inferred_i_1083_n_0
    SLICE_X149Y193       MUXF7 (Prop_muxf7_I0_O)      0.212    10.279 r  u_convolution_2D/fp_mul_in_pix_inferred_i_495/O
                         net (fo=1, routed)           2.260    12.539    u_convolution_2D/fp_mul_in_pix_inferred_i_495_n_0
    SLICE_X111Y167       LUT6 (Prop_lut6_I5_O)        0.299    12.838 r  u_convolution_2D/fp_mul_in_pix_inferred_i_191/O
                         net (fo=1, routed)           1.753    14.591    u_convolution_2D/fp_mul_in_pix_inferred_i_191_n_0
    SLICE_X92Y150        LUT3 (Prop_lut3_I2_O)        0.124    14.715 r  u_convolution_2D/fp_mul_in_pix_inferred_i_55/O
                         net (fo=1, routed)           1.451    16.167    u_convolution_2D/fp_mul_in_pix_inferred_i_55_n_0
    SLICE_X82Y166        LUT5 (Prop_lut5_I0_O)        0.124    16.291 r  u_convolution_2D/fp_mul_in_pix_inferred_i_6/O
                         net (fo=14, routed)          1.340    17.631    u_convolution_2D/FPM1/a[26]
    SLICE_X59Y163        LUT4 (Prop_lut4_I1_O)        0.119    17.750 f  u_convolution_2D/FPM1/result[30]_INST_0_i_5/O
                         net (fo=12, routed)          0.991    18.741    u_convolution_2D/FPM1/result[30]_INST_0_i_5_n_0
    SLICE_X55Y153        LUT5 (Prop_lut5_I4_O)        0.332    19.073 r  u_convolution_2D/FPM1/mant_prod__0_i_1/O
                         net (fo=1, routed)           0.801    19.874    u_convolution_2D/FPM1/mant_a[23]
    DSP48_X2Y59          DSP48E1 (Prop_dsp48e1_B[6]_P[4])
                                                      3.656    23.530 r  u_convolution_2D/FPM1/mant_prod__0/P[4]
                         net (fo=1, routed)           0.607    24.136    u_convolution_2D/FPM1/p_1_in
    SLICE_X45Y147        LUT4 (Prop_lut4_I3_O)        0.124    24.260 r  u_convolution_2D/FPM1/result[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.407    24.667    u_convolution_2D/FPM1/result[3]_INST_0_i_12_n_0
    SLICE_X45Y147        LUT5 (Prop_lut5_I4_O)        0.124    24.791 r  u_convolution_2D/FPM1/result[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.433    25.224    u_convolution_2D/FPM1/result[3]_INST_0_i_11_n_0
    SLICE_X45Y147        LUT6 (Prop_lut6_I5_O)        0.124    25.348 r  u_convolution_2D/FPM1/result[3]_INST_0_i_8/O
                         net (fo=1, routed)           1.116    26.465    u_convolution_2D/FPM1/result[3]_INST_0_i_8_n_0
    SLICE_X48Y161        LUT6 (Prop_lut6_I4_O)        0.124    26.589 r  u_convolution_2D/FPM1/result[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    26.589    u_convolution_2D/FPM1/result[3]_INST_0_i_6_n_0
    SLICE_X48Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.102 r  u_convolution_2D/FPM1/result[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.102    u_convolution_2D/FPM1/result[3]_INST_0_i_1_n_0
    SLICE_X48Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.219 r  u_convolution_2D/FPM1/result[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.219    u_convolution_2D/FPM1/result[7]_INST_0_i_1_n_0
    SLICE_X48Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.336 r  u_convolution_2D/FPM1/result[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.336    u_convolution_2D/FPM1/result[11]_INST_0_i_1_n_0
    SLICE_X48Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.453 r  u_convolution_2D/FPM1/result[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.453    u_convolution_2D/FPM1/result[15]_INST_0_i_1_n_0
    SLICE_X48Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.570 r  u_convolution_2D/FPM1/result[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.570    u_convolution_2D/FPM1/result[19]_INST_0_i_1_n_0
    SLICE_X48Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.687 r  u_convolution_2D/FPM1/result[22]_INST_0_i_1/CO[3]
                         net (fo=7, routed)           0.961    28.648    u_convolution_2D/FPM1/mantissa_carry
    SLICE_X55Y164        LUT4 (Prop_lut4_I1_O)        0.124    28.772 r  u_convolution_2D/FPM1/result[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.353    29.125    u_convolution_2D/FPM1/result[26]_INST_0_i_3_n_0
    SLICE_X53Y163        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.523 r  u_convolution_2D/FPM1/result[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.523    u_convolution_2D/FPM1/result[26]_INST_0_i_1_n_0
    SLICE_X53Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.637 r  u_convolution_2D/FPM1/result[30]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.637    u_convolution_2D/FPM1/result[30]_INST_0_i_2_n_0
    SLICE_X53Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.794 f  u_convolution_2D/FPM1/result[30]_INST_0_i_50/CO[1]
                         net (fo=1, routed)           1.011    30.805    u_convolution_2D/FPM1/result[30]_INST_0_i_50_n_2
    SLICE_X54Y165        LUT3 (Prop_lut3_I2_O)        0.357    31.162 r  u_convolution_2D/FPM1/result[30]_INST_0_i_32/O
                         net (fo=1, routed)           0.803    31.966    u_convolution_2D/FPM1/result[30]_INST_0_i_32_n_0
    SLICE_X54Y163        LUT6 (Prop_lut6_I0_O)        0.326    32.292 r  u_convolution_2D/FPM1/result[30]_INST_0_i_19/O
                         net (fo=2, routed)           0.507    32.798    u_convolution_2D/FPM1/result[30]_INST_0_i_19_n_0
    SLICE_X55Y163        LUT6 (Prop_lut6_I4_O)        0.124    32.922 r  u_convolution_2D/FPM1/result[30]_INST_0_i_3/O
                         net (fo=8, routed)           0.643    33.565    u_convolution_2D/FPM1/result[30]_INST_0_i_3_n_0
    SLICE_X54Y165        LUT3 (Prop_lut3_I2_O)        0.119    33.684 r  u_convolution_2D/FPM1/result[26]_INST_0/O
                         net (fo=9, routed)           0.945    34.629    u_convolution_2D/FPA1/a[26]
    SLICE_X56Y169        LUT4 (Prop_lut4_I0_O)        0.332    34.961 r  u_convolution_2D/FPA1/result[31]_INST_0_i_34/O
                         net (fo=1, routed)           0.000    34.961    u_convolution_2D/FPA1/result[31]_INST_0_i_34_n_0
    SLICE_X56Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.494 r  u_convolution_2D/FPA1/result[31]_INST_0_i_17/CO[3]
                         net (fo=119, routed)         1.392    36.886    u_convolution_2D/FPA1/p_0_in__1
    SLICE_X56Y167        LUT2 (Prop_lut2_I0_O)        0.153    37.039 r  u_convolution_2D/FPA1/result[31]_INST_0_i_96/O
                         net (fo=1, routed)           0.000    37.039    u_convolution_2D/FPA1/result[31]_INST_0_i_96_n_0
    SLICE_X56Y167        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395    37.434 r  u_convolution_2D/FPA1/result[31]_INST_0_i_64/O[3]
                         net (fo=65, routed)          1.018    38.451    u_convolution_2D/FPA1/exp_diff[3]
    SLICE_X60Y169        LUT5 (Prop_lut5_I1_O)        0.333    38.784 r  u_convolution_2D/FPA1/result[3]_INST_0_i_44/O
                         net (fo=4, routed)           0.842    39.626    u_convolution_2D/FPA1/result[3]_INST_0_i_44_n_0
    SLICE_X59Y168        LUT3 (Prop_lut3_I0_O)        0.356    39.982 r  u_convolution_2D/FPA1/result[3]_INST_0_i_57/O
                         net (fo=1, routed)           0.436    40.418    u_convolution_2D/FPA1/result[3]_INST_0_i_57_n_0
    SLICE_X59Y168        LUT6 (Prop_lut6_I0_O)        0.326    40.744 r  u_convolution_2D/FPA1/result[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.510    41.254    u_convolution_2D/FPA1/result[3]_INST_0_i_35_n_0
    SLICE_X59Y167        LUT5 (Prop_lut5_I2_O)        0.124    41.378 r  u_convolution_2D/FPA1/result[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.556    41.934    u_convolution_2D/FPA1/result[3]_INST_0_i_19_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    42.590 r  u_convolution_2D/FPA1/result[3]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    42.590    u_convolution_2D/FPA1/result[3]_INST_0_i_7_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  u_convolution_2D/FPA1/result[24]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.704    u_convolution_2D/FPA1/result[24]_INST_0_i_14_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  u_convolution_2D/FPA1/result[30]_INST_0_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.818    u_convolution_2D/FPA1/result[30]_INST_0_i_39_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.932 r  u_convolution_2D/FPA1/result[30]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.932    u_convolution_2D/FPA1/result[30]_INST_0_i_35_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.154 r  u_convolution_2D/FPA1/result[31]_INST_0_i_39/O[0]
                         net (fo=4, routed)           0.822    43.976    u_convolution_2D/FPA1/result[31]_INST_0_i_39_n_7
    SLICE_X56Y171        LUT4 (Prop_lut4_I1_O)        0.327    44.303 f  u_convolution_2D/FPA1/result[30]_INST_0_i_31/O
                         net (fo=20, routed)          1.267    45.571    u_convolution_2D/FPA1/result[30]_INST_0_i_31_n_0
    SLICE_X53Y173        LUT6 (Prop_lut6_I1_O)        0.348    45.919 r  u_convolution_2D/FPA1/result[30]_INST_0_i_23/O
                         net (fo=29, routed)          1.071    46.989    u_convolution_2D/FPA1/result[30]_INST_0_i_23_n_0
    SLICE_X52Y171        LUT4 (Prop_lut4_I1_O)        0.152    47.141 r  u_convolution_2D/FPA1/result[7]_INST_0_i_6/O
                         net (fo=4, routed)           1.014    48.155    u_convolution_2D/FPA1/result[7]_INST_0_i_6_n_0
    SLICE_X50Y171        LUT6 (Prop_lut6_I3_O)        0.348    48.503 r  u_convolution_2D/FPA1/result[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    48.503    u_convolution_2D/FPA1/p_0_in__0[5]
    SLICE_X50Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.053 r  u_convolution_2D/FPA1/result[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.053    u_convolution_2D/FPA1/result[7]_INST_0_i_1_n_0
    SLICE_X50Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.167 r  u_convolution_2D/FPA1/result[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.167    u_convolution_2D/FPA1/result[11]_INST_0_i_1_n_0
    SLICE_X50Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.281 r  u_convolution_2D/FPA1/result[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.281    u_convolution_2D/FPA1/result[15]_INST_0_i_1_n_0
    SLICE_X50Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.395 r  u_convolution_2D/FPA1/result[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    49.404    u_convolution_2D/FPA1/result[19]_INST_0_i_1_n_0
    SLICE_X50Y175        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.717 r  u_convolution_2D/FPA1/result[24]_INST_0_i_1/O[3]
                         net (fo=8, routed)           0.814    50.532    u_convolution_2D/FPA1/final_frac[23]
    SLICE_X52Y173        LUT5 (Prop_lut5_I4_O)        0.306    50.838 r  u_convolution_2D/FPA1/result[28]_INST_0_i_1/O
                         net (fo=6, routed)           0.810    51.647    u_convolution_2D/FPA1/result[28]_INST_0_i_1_n_0
    SLICE_X51Y173        LUT5 (Prop_lut5_I1_O)        0.152    51.799 f  u_convolution_2D/FPA1/result[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.662    52.461    u_convolution_2D/FPA1/result[27]_INST_0_i_2_n_0
    SLICE_X52Y173        LUT6 (Prop_lut6_I0_O)        0.326    52.787 f  u_convolution_2D/FPA1/result[27]_INST_0_i_1/O
                         net (fo=28, routed)          2.664    55.452    u_convolution_2D/FPA1/result[27]_INST_0_i_1_n_0
    SLICE_X111Y194       LUT3 (Prop_lut3_I1_O)        0.118    55.570 r  u_convolution_2D/FPA1/result[7]_INST_0/O
                         net (fo=256, routed)         2.483    58.053    u_convolution_2D/fp_add_result[7]
    SLICE_X138Y237       LUT4 (Prop_lut4_I3_O)        0.326    58.379 r  u_convolution_2D/output_img[206][7]_i_1/O
                         net (fo=1, routed)           0.000    58.379    u_convolution_2D/output_img[206][7]_i_1_n_0
    SLICE_X138Y237       FDCE                                         r  u_convolution_2D/output_img_reg[206][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.747    60.954    u_convolution_2D/clk_out1
    SLICE_X138Y237       FDCE                                         r  u_convolution_2D/output_img_reg[206][7]/C
                         clock pessimism              0.474    61.428    
                         clock uncertainty           -0.102    61.326    
    SLICE_X138Y237       FDCE (Setup_fdce_C_D)        0.031    61.357    u_convolution_2D/output_img_reg[206][7]
  -------------------------------------------------------------------
                         required time                         61.357    
                         arrival time                         -58.379    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             3.044ns  (required time - arrival time)
  Source:                 u_convolution_2D/col_swp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/output_img_reg[219][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        59.525ns  (logic 17.563ns (29.505%)  route 41.962ns (70.495%))
  Logic Levels:           56  (CARRY4=22 DSP48E1=1 LUT2=1 LUT3=5 LUT4=8 LUT5=7 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 60.955 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.163ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.656    -1.163    u_convolution_2D/clk_out1
    SLICE_X73Y138        FDCE                                         r  u_convolution_2D/col_swp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDCE (Prop_fdce_C_Q)         0.456    -0.707 r  u_convolution_2D/col_swp_reg[0]/Q
                         net (fo=2261, routed)        2.453     1.746    u_convolution_2D/col_swp[0]
    SLICE_X87Y101        LUT4 (Prop_lut4_I2_O)        0.124     1.870 r  u_convolution_2D/fp_mul_in_pix_inferred_i_422/O
                         net (fo=1, routed)           0.000     1.870    u_convolution_2D/fp_mul_in_pix_inferred_i_422_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.510 r  u_convolution_2D/fp_mul_in_pix_inferred_i_147/O[3]
                         net (fo=2588, routed)        5.432     7.942    u_convolution_2D/fp_mul_in_pix_inferred_i_147_n_4
    SLICE_X150Y212       MUXF8 (Prop_muxf8_S_O)       0.465     8.407 r  u_convolution_2D/fp_mul_in_pix_inferred_i_2434/O
                         net (fo=1, routed)           1.341     9.748    u_convolution_2D/fp_mul_in_pix_inferred_i_2434_n_0
    SLICE_X149Y193       LUT6 (Prop_lut6_I1_O)        0.319    10.067 r  u_convolution_2D/fp_mul_in_pix_inferred_i_1083/O
                         net (fo=1, routed)           0.000    10.067    u_convolution_2D/fp_mul_in_pix_inferred_i_1083_n_0
    SLICE_X149Y193       MUXF7 (Prop_muxf7_I0_O)      0.212    10.279 r  u_convolution_2D/fp_mul_in_pix_inferred_i_495/O
                         net (fo=1, routed)           2.260    12.539    u_convolution_2D/fp_mul_in_pix_inferred_i_495_n_0
    SLICE_X111Y167       LUT6 (Prop_lut6_I5_O)        0.299    12.838 r  u_convolution_2D/fp_mul_in_pix_inferred_i_191/O
                         net (fo=1, routed)           1.753    14.591    u_convolution_2D/fp_mul_in_pix_inferred_i_191_n_0
    SLICE_X92Y150        LUT3 (Prop_lut3_I2_O)        0.124    14.715 r  u_convolution_2D/fp_mul_in_pix_inferred_i_55/O
                         net (fo=1, routed)           1.451    16.167    u_convolution_2D/fp_mul_in_pix_inferred_i_55_n_0
    SLICE_X82Y166        LUT5 (Prop_lut5_I0_O)        0.124    16.291 r  u_convolution_2D/fp_mul_in_pix_inferred_i_6/O
                         net (fo=14, routed)          1.340    17.631    u_convolution_2D/FPM1/a[26]
    SLICE_X59Y163        LUT4 (Prop_lut4_I1_O)        0.119    17.750 f  u_convolution_2D/FPM1/result[30]_INST_0_i_5/O
                         net (fo=12, routed)          0.991    18.741    u_convolution_2D/FPM1/result[30]_INST_0_i_5_n_0
    SLICE_X55Y153        LUT5 (Prop_lut5_I4_O)        0.332    19.073 r  u_convolution_2D/FPM1/mant_prod__0_i_1/O
                         net (fo=1, routed)           0.801    19.874    u_convolution_2D/FPM1/mant_a[23]
    DSP48_X2Y59          DSP48E1 (Prop_dsp48e1_B[6]_P[4])
                                                      3.656    23.530 r  u_convolution_2D/FPM1/mant_prod__0/P[4]
                         net (fo=1, routed)           0.607    24.136    u_convolution_2D/FPM1/p_1_in
    SLICE_X45Y147        LUT4 (Prop_lut4_I3_O)        0.124    24.260 r  u_convolution_2D/FPM1/result[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.407    24.667    u_convolution_2D/FPM1/result[3]_INST_0_i_12_n_0
    SLICE_X45Y147        LUT5 (Prop_lut5_I4_O)        0.124    24.791 r  u_convolution_2D/FPM1/result[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.433    25.224    u_convolution_2D/FPM1/result[3]_INST_0_i_11_n_0
    SLICE_X45Y147        LUT6 (Prop_lut6_I5_O)        0.124    25.348 r  u_convolution_2D/FPM1/result[3]_INST_0_i_8/O
                         net (fo=1, routed)           1.116    26.465    u_convolution_2D/FPM1/result[3]_INST_0_i_8_n_0
    SLICE_X48Y161        LUT6 (Prop_lut6_I4_O)        0.124    26.589 r  u_convolution_2D/FPM1/result[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    26.589    u_convolution_2D/FPM1/result[3]_INST_0_i_6_n_0
    SLICE_X48Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.102 r  u_convolution_2D/FPM1/result[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.102    u_convolution_2D/FPM1/result[3]_INST_0_i_1_n_0
    SLICE_X48Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.219 r  u_convolution_2D/FPM1/result[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.219    u_convolution_2D/FPM1/result[7]_INST_0_i_1_n_0
    SLICE_X48Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.336 r  u_convolution_2D/FPM1/result[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.336    u_convolution_2D/FPM1/result[11]_INST_0_i_1_n_0
    SLICE_X48Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.453 r  u_convolution_2D/FPM1/result[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.453    u_convolution_2D/FPM1/result[15]_INST_0_i_1_n_0
    SLICE_X48Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.570 r  u_convolution_2D/FPM1/result[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.570    u_convolution_2D/FPM1/result[19]_INST_0_i_1_n_0
    SLICE_X48Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.687 r  u_convolution_2D/FPM1/result[22]_INST_0_i_1/CO[3]
                         net (fo=7, routed)           0.961    28.648    u_convolution_2D/FPM1/mantissa_carry
    SLICE_X55Y164        LUT4 (Prop_lut4_I1_O)        0.124    28.772 r  u_convolution_2D/FPM1/result[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.353    29.125    u_convolution_2D/FPM1/result[26]_INST_0_i_3_n_0
    SLICE_X53Y163        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.523 r  u_convolution_2D/FPM1/result[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.523    u_convolution_2D/FPM1/result[26]_INST_0_i_1_n_0
    SLICE_X53Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.637 r  u_convolution_2D/FPM1/result[30]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.637    u_convolution_2D/FPM1/result[30]_INST_0_i_2_n_0
    SLICE_X53Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.794 f  u_convolution_2D/FPM1/result[30]_INST_0_i_50/CO[1]
                         net (fo=1, routed)           1.011    30.805    u_convolution_2D/FPM1/result[30]_INST_0_i_50_n_2
    SLICE_X54Y165        LUT3 (Prop_lut3_I2_O)        0.357    31.162 r  u_convolution_2D/FPM1/result[30]_INST_0_i_32/O
                         net (fo=1, routed)           0.803    31.966    u_convolution_2D/FPM1/result[30]_INST_0_i_32_n_0
    SLICE_X54Y163        LUT6 (Prop_lut6_I0_O)        0.326    32.292 r  u_convolution_2D/FPM1/result[30]_INST_0_i_19/O
                         net (fo=2, routed)           0.507    32.798    u_convolution_2D/FPM1/result[30]_INST_0_i_19_n_0
    SLICE_X55Y163        LUT6 (Prop_lut6_I4_O)        0.124    32.922 r  u_convolution_2D/FPM1/result[30]_INST_0_i_3/O
                         net (fo=8, routed)           0.643    33.565    u_convolution_2D/FPM1/result[30]_INST_0_i_3_n_0
    SLICE_X54Y165        LUT3 (Prop_lut3_I2_O)        0.119    33.684 r  u_convolution_2D/FPM1/result[26]_INST_0/O
                         net (fo=9, routed)           0.945    34.629    u_convolution_2D/FPA1/a[26]
    SLICE_X56Y169        LUT4 (Prop_lut4_I0_O)        0.332    34.961 r  u_convolution_2D/FPA1/result[31]_INST_0_i_34/O
                         net (fo=1, routed)           0.000    34.961    u_convolution_2D/FPA1/result[31]_INST_0_i_34_n_0
    SLICE_X56Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.494 r  u_convolution_2D/FPA1/result[31]_INST_0_i_17/CO[3]
                         net (fo=119, routed)         1.392    36.886    u_convolution_2D/FPA1/p_0_in__1
    SLICE_X56Y167        LUT2 (Prop_lut2_I0_O)        0.153    37.039 r  u_convolution_2D/FPA1/result[31]_INST_0_i_96/O
                         net (fo=1, routed)           0.000    37.039    u_convolution_2D/FPA1/result[31]_INST_0_i_96_n_0
    SLICE_X56Y167        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395    37.434 r  u_convolution_2D/FPA1/result[31]_INST_0_i_64/O[3]
                         net (fo=65, routed)          1.018    38.451    u_convolution_2D/FPA1/exp_diff[3]
    SLICE_X60Y169        LUT5 (Prop_lut5_I1_O)        0.333    38.784 r  u_convolution_2D/FPA1/result[3]_INST_0_i_44/O
                         net (fo=4, routed)           0.842    39.626    u_convolution_2D/FPA1/result[3]_INST_0_i_44_n_0
    SLICE_X59Y168        LUT3 (Prop_lut3_I0_O)        0.356    39.982 r  u_convolution_2D/FPA1/result[3]_INST_0_i_57/O
                         net (fo=1, routed)           0.436    40.418    u_convolution_2D/FPA1/result[3]_INST_0_i_57_n_0
    SLICE_X59Y168        LUT6 (Prop_lut6_I0_O)        0.326    40.744 r  u_convolution_2D/FPA1/result[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.510    41.254    u_convolution_2D/FPA1/result[3]_INST_0_i_35_n_0
    SLICE_X59Y167        LUT5 (Prop_lut5_I2_O)        0.124    41.378 r  u_convolution_2D/FPA1/result[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.556    41.934    u_convolution_2D/FPA1/result[3]_INST_0_i_19_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    42.590 r  u_convolution_2D/FPA1/result[3]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    42.590    u_convolution_2D/FPA1/result[3]_INST_0_i_7_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  u_convolution_2D/FPA1/result[24]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.704    u_convolution_2D/FPA1/result[24]_INST_0_i_14_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  u_convolution_2D/FPA1/result[30]_INST_0_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.818    u_convolution_2D/FPA1/result[30]_INST_0_i_39_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.932 r  u_convolution_2D/FPA1/result[30]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.932    u_convolution_2D/FPA1/result[30]_INST_0_i_35_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.154 r  u_convolution_2D/FPA1/result[31]_INST_0_i_39/O[0]
                         net (fo=4, routed)           0.822    43.976    u_convolution_2D/FPA1/result[31]_INST_0_i_39_n_7
    SLICE_X56Y171        LUT4 (Prop_lut4_I1_O)        0.327    44.303 f  u_convolution_2D/FPA1/result[30]_INST_0_i_31/O
                         net (fo=20, routed)          1.267    45.571    u_convolution_2D/FPA1/result[30]_INST_0_i_31_n_0
    SLICE_X53Y173        LUT6 (Prop_lut6_I1_O)        0.348    45.919 r  u_convolution_2D/FPA1/result[30]_INST_0_i_23/O
                         net (fo=29, routed)          1.071    46.989    u_convolution_2D/FPA1/result[30]_INST_0_i_23_n_0
    SLICE_X52Y171        LUT4 (Prop_lut4_I1_O)        0.152    47.141 r  u_convolution_2D/FPA1/result[7]_INST_0_i_6/O
                         net (fo=4, routed)           1.014    48.155    u_convolution_2D/FPA1/result[7]_INST_0_i_6_n_0
    SLICE_X50Y171        LUT6 (Prop_lut6_I3_O)        0.348    48.503 r  u_convolution_2D/FPA1/result[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    48.503    u_convolution_2D/FPA1/p_0_in__0[5]
    SLICE_X50Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.053 r  u_convolution_2D/FPA1/result[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.053    u_convolution_2D/FPA1/result[7]_INST_0_i_1_n_0
    SLICE_X50Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.167 r  u_convolution_2D/FPA1/result[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.167    u_convolution_2D/FPA1/result[11]_INST_0_i_1_n_0
    SLICE_X50Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.281 r  u_convolution_2D/FPA1/result[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.281    u_convolution_2D/FPA1/result[15]_INST_0_i_1_n_0
    SLICE_X50Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.395 r  u_convolution_2D/FPA1/result[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    49.404    u_convolution_2D/FPA1/result[19]_INST_0_i_1_n_0
    SLICE_X50Y175        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.717 r  u_convolution_2D/FPA1/result[24]_INST_0_i_1/O[3]
                         net (fo=8, routed)           0.814    50.532    u_convolution_2D/FPA1/final_frac[23]
    SLICE_X52Y173        LUT5 (Prop_lut5_I4_O)        0.306    50.838 r  u_convolution_2D/FPA1/result[28]_INST_0_i_1/O
                         net (fo=6, routed)           0.810    51.647    u_convolution_2D/FPA1/result[28]_INST_0_i_1_n_0
    SLICE_X51Y173        LUT5 (Prop_lut5_I1_O)        0.152    51.799 f  u_convolution_2D/FPA1/result[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.662    52.461    u_convolution_2D/FPA1/result[27]_INST_0_i_2_n_0
    SLICE_X52Y173        LUT6 (Prop_lut6_I0_O)        0.326    52.787 f  u_convolution_2D/FPA1/result[27]_INST_0_i_1/O
                         net (fo=28, routed)          2.664    55.452    u_convolution_2D/FPA1/result[27]_INST_0_i_1_n_0
    SLICE_X111Y194       LUT3 (Prop_lut3_I1_O)        0.118    55.570 r  u_convolution_2D/FPA1/result[7]_INST_0/O
                         net (fo=256, routed)         2.466    58.036    u_convolution_2D/fp_add_result[7]
    SLICE_X128Y240       LUT4 (Prop_lut4_I3_O)        0.326    58.362 r  u_convolution_2D/output_img[219][7]_i_1/O
                         net (fo=1, routed)           0.000    58.362    u_convolution_2D/output_img[219][7]_i_1_n_0
    SLICE_X128Y240       FDCE                                         r  u_convolution_2D/output_img_reg[219][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.748    60.955    u_convolution_2D/clk_out1
    SLICE_X128Y240       FDCE                                         r  u_convolution_2D/output_img_reg[219][7]/C
                         clock pessimism              0.474    61.429    
                         clock uncertainty           -0.102    61.327    
    SLICE_X128Y240       FDCE (Setup_fdce_C_D)        0.079    61.406    u_convolution_2D/output_img_reg[219][7]
  -------------------------------------------------------------------
                         required time                         61.406    
                         arrival time                         -58.362    
  -------------------------------------------------------------------
                         slack                                  3.044    

Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 u_convolution_2D/col_swp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/output_img_reg[199][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        59.516ns  (logic 17.563ns (29.510%)  route 41.953ns (70.490%))
  Logic Levels:           56  (CARRY4=22 DSP48E1=1 LUT2=1 LUT3=5 LUT4=7 LUT5=8 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 60.953 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.163ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.656    -1.163    u_convolution_2D/clk_out1
    SLICE_X73Y138        FDCE                                         r  u_convolution_2D/col_swp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDCE (Prop_fdce_C_Q)         0.456    -0.707 r  u_convolution_2D/col_swp_reg[0]/Q
                         net (fo=2261, routed)        2.453     1.746    u_convolution_2D/col_swp[0]
    SLICE_X87Y101        LUT4 (Prop_lut4_I2_O)        0.124     1.870 r  u_convolution_2D/fp_mul_in_pix_inferred_i_422/O
                         net (fo=1, routed)           0.000     1.870    u_convolution_2D/fp_mul_in_pix_inferred_i_422_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.510 r  u_convolution_2D/fp_mul_in_pix_inferred_i_147/O[3]
                         net (fo=2588, routed)        5.432     7.942    u_convolution_2D/fp_mul_in_pix_inferred_i_147_n_4
    SLICE_X150Y212       MUXF8 (Prop_muxf8_S_O)       0.465     8.407 r  u_convolution_2D/fp_mul_in_pix_inferred_i_2434/O
                         net (fo=1, routed)           1.341     9.748    u_convolution_2D/fp_mul_in_pix_inferred_i_2434_n_0
    SLICE_X149Y193       LUT6 (Prop_lut6_I1_O)        0.319    10.067 r  u_convolution_2D/fp_mul_in_pix_inferred_i_1083/O
                         net (fo=1, routed)           0.000    10.067    u_convolution_2D/fp_mul_in_pix_inferred_i_1083_n_0
    SLICE_X149Y193       MUXF7 (Prop_muxf7_I0_O)      0.212    10.279 r  u_convolution_2D/fp_mul_in_pix_inferred_i_495/O
                         net (fo=1, routed)           2.260    12.539    u_convolution_2D/fp_mul_in_pix_inferred_i_495_n_0
    SLICE_X111Y167       LUT6 (Prop_lut6_I5_O)        0.299    12.838 r  u_convolution_2D/fp_mul_in_pix_inferred_i_191/O
                         net (fo=1, routed)           1.753    14.591    u_convolution_2D/fp_mul_in_pix_inferred_i_191_n_0
    SLICE_X92Y150        LUT3 (Prop_lut3_I2_O)        0.124    14.715 r  u_convolution_2D/fp_mul_in_pix_inferred_i_55/O
                         net (fo=1, routed)           1.451    16.167    u_convolution_2D/fp_mul_in_pix_inferred_i_55_n_0
    SLICE_X82Y166        LUT5 (Prop_lut5_I0_O)        0.124    16.291 r  u_convolution_2D/fp_mul_in_pix_inferred_i_6/O
                         net (fo=14, routed)          1.340    17.631    u_convolution_2D/FPM1/a[26]
    SLICE_X59Y163        LUT4 (Prop_lut4_I1_O)        0.119    17.750 f  u_convolution_2D/FPM1/result[30]_INST_0_i_5/O
                         net (fo=12, routed)          0.991    18.741    u_convolution_2D/FPM1/result[30]_INST_0_i_5_n_0
    SLICE_X55Y153        LUT5 (Prop_lut5_I4_O)        0.332    19.073 r  u_convolution_2D/FPM1/mant_prod__0_i_1/O
                         net (fo=1, routed)           0.801    19.874    u_convolution_2D/FPM1/mant_a[23]
    DSP48_X2Y59          DSP48E1 (Prop_dsp48e1_B[6]_P[4])
                                                      3.656    23.530 r  u_convolution_2D/FPM1/mant_prod__0/P[4]
                         net (fo=1, routed)           0.607    24.136    u_convolution_2D/FPM1/p_1_in
    SLICE_X45Y147        LUT4 (Prop_lut4_I3_O)        0.124    24.260 r  u_convolution_2D/FPM1/result[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.407    24.667    u_convolution_2D/FPM1/result[3]_INST_0_i_12_n_0
    SLICE_X45Y147        LUT5 (Prop_lut5_I4_O)        0.124    24.791 r  u_convolution_2D/FPM1/result[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.433    25.224    u_convolution_2D/FPM1/result[3]_INST_0_i_11_n_0
    SLICE_X45Y147        LUT6 (Prop_lut6_I5_O)        0.124    25.348 r  u_convolution_2D/FPM1/result[3]_INST_0_i_8/O
                         net (fo=1, routed)           1.116    26.465    u_convolution_2D/FPM1/result[3]_INST_0_i_8_n_0
    SLICE_X48Y161        LUT6 (Prop_lut6_I4_O)        0.124    26.589 r  u_convolution_2D/FPM1/result[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    26.589    u_convolution_2D/FPM1/result[3]_INST_0_i_6_n_0
    SLICE_X48Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.102 r  u_convolution_2D/FPM1/result[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.102    u_convolution_2D/FPM1/result[3]_INST_0_i_1_n_0
    SLICE_X48Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.219 r  u_convolution_2D/FPM1/result[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.219    u_convolution_2D/FPM1/result[7]_INST_0_i_1_n_0
    SLICE_X48Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.336 r  u_convolution_2D/FPM1/result[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.336    u_convolution_2D/FPM1/result[11]_INST_0_i_1_n_0
    SLICE_X48Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.453 r  u_convolution_2D/FPM1/result[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.453    u_convolution_2D/FPM1/result[15]_INST_0_i_1_n_0
    SLICE_X48Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.570 r  u_convolution_2D/FPM1/result[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.570    u_convolution_2D/FPM1/result[19]_INST_0_i_1_n_0
    SLICE_X48Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.687 r  u_convolution_2D/FPM1/result[22]_INST_0_i_1/CO[3]
                         net (fo=7, routed)           0.961    28.648    u_convolution_2D/FPM1/mantissa_carry
    SLICE_X55Y164        LUT4 (Prop_lut4_I1_O)        0.124    28.772 r  u_convolution_2D/FPM1/result[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.353    29.125    u_convolution_2D/FPM1/result[26]_INST_0_i_3_n_0
    SLICE_X53Y163        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.523 r  u_convolution_2D/FPM1/result[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.523    u_convolution_2D/FPM1/result[26]_INST_0_i_1_n_0
    SLICE_X53Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.637 r  u_convolution_2D/FPM1/result[30]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.637    u_convolution_2D/FPM1/result[30]_INST_0_i_2_n_0
    SLICE_X53Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.794 f  u_convolution_2D/FPM1/result[30]_INST_0_i_50/CO[1]
                         net (fo=1, routed)           1.011    30.805    u_convolution_2D/FPM1/result[30]_INST_0_i_50_n_2
    SLICE_X54Y165        LUT3 (Prop_lut3_I2_O)        0.357    31.162 r  u_convolution_2D/FPM1/result[30]_INST_0_i_32/O
                         net (fo=1, routed)           0.803    31.966    u_convolution_2D/FPM1/result[30]_INST_0_i_32_n_0
    SLICE_X54Y163        LUT6 (Prop_lut6_I0_O)        0.326    32.292 r  u_convolution_2D/FPM1/result[30]_INST_0_i_19/O
                         net (fo=2, routed)           0.507    32.798    u_convolution_2D/FPM1/result[30]_INST_0_i_19_n_0
    SLICE_X55Y163        LUT6 (Prop_lut6_I4_O)        0.124    32.922 r  u_convolution_2D/FPM1/result[30]_INST_0_i_3/O
                         net (fo=8, routed)           0.643    33.565    u_convolution_2D/FPM1/result[30]_INST_0_i_3_n_0
    SLICE_X54Y165        LUT3 (Prop_lut3_I2_O)        0.119    33.684 r  u_convolution_2D/FPM1/result[26]_INST_0/O
                         net (fo=9, routed)           0.945    34.629    u_convolution_2D/FPA1/a[26]
    SLICE_X56Y169        LUT4 (Prop_lut4_I0_O)        0.332    34.961 r  u_convolution_2D/FPA1/result[31]_INST_0_i_34/O
                         net (fo=1, routed)           0.000    34.961    u_convolution_2D/FPA1/result[31]_INST_0_i_34_n_0
    SLICE_X56Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.494 r  u_convolution_2D/FPA1/result[31]_INST_0_i_17/CO[3]
                         net (fo=119, routed)         1.392    36.886    u_convolution_2D/FPA1/p_0_in__1
    SLICE_X56Y167        LUT2 (Prop_lut2_I0_O)        0.153    37.039 r  u_convolution_2D/FPA1/result[31]_INST_0_i_96/O
                         net (fo=1, routed)           0.000    37.039    u_convolution_2D/FPA1/result[31]_INST_0_i_96_n_0
    SLICE_X56Y167        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395    37.434 r  u_convolution_2D/FPA1/result[31]_INST_0_i_64/O[3]
                         net (fo=65, routed)          1.018    38.451    u_convolution_2D/FPA1/exp_diff[3]
    SLICE_X60Y169        LUT5 (Prop_lut5_I1_O)        0.333    38.784 r  u_convolution_2D/FPA1/result[3]_INST_0_i_44/O
                         net (fo=4, routed)           0.842    39.626    u_convolution_2D/FPA1/result[3]_INST_0_i_44_n_0
    SLICE_X59Y168        LUT3 (Prop_lut3_I0_O)        0.356    39.982 r  u_convolution_2D/FPA1/result[3]_INST_0_i_57/O
                         net (fo=1, routed)           0.436    40.418    u_convolution_2D/FPA1/result[3]_INST_0_i_57_n_0
    SLICE_X59Y168        LUT6 (Prop_lut6_I0_O)        0.326    40.744 r  u_convolution_2D/FPA1/result[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.510    41.254    u_convolution_2D/FPA1/result[3]_INST_0_i_35_n_0
    SLICE_X59Y167        LUT5 (Prop_lut5_I2_O)        0.124    41.378 r  u_convolution_2D/FPA1/result[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.556    41.934    u_convolution_2D/FPA1/result[3]_INST_0_i_19_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    42.590 r  u_convolution_2D/FPA1/result[3]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    42.590    u_convolution_2D/FPA1/result[3]_INST_0_i_7_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  u_convolution_2D/FPA1/result[24]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.704    u_convolution_2D/FPA1/result[24]_INST_0_i_14_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  u_convolution_2D/FPA1/result[30]_INST_0_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.818    u_convolution_2D/FPA1/result[30]_INST_0_i_39_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.932 r  u_convolution_2D/FPA1/result[30]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.932    u_convolution_2D/FPA1/result[30]_INST_0_i_35_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.154 r  u_convolution_2D/FPA1/result[31]_INST_0_i_39/O[0]
                         net (fo=4, routed)           0.822    43.976    u_convolution_2D/FPA1/result[31]_INST_0_i_39_n_7
    SLICE_X56Y171        LUT4 (Prop_lut4_I1_O)        0.327    44.303 f  u_convolution_2D/FPA1/result[30]_INST_0_i_31/O
                         net (fo=20, routed)          1.267    45.571    u_convolution_2D/FPA1/result[30]_INST_0_i_31_n_0
    SLICE_X53Y173        LUT6 (Prop_lut6_I1_O)        0.348    45.919 r  u_convolution_2D/FPA1/result[30]_INST_0_i_23/O
                         net (fo=29, routed)          1.071    46.989    u_convolution_2D/FPA1/result[30]_INST_0_i_23_n_0
    SLICE_X52Y171        LUT4 (Prop_lut4_I1_O)        0.152    47.141 r  u_convolution_2D/FPA1/result[7]_INST_0_i_6/O
                         net (fo=4, routed)           1.014    48.155    u_convolution_2D/FPA1/result[7]_INST_0_i_6_n_0
    SLICE_X50Y171        LUT6 (Prop_lut6_I3_O)        0.348    48.503 r  u_convolution_2D/FPA1/result[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    48.503    u_convolution_2D/FPA1/p_0_in__0[5]
    SLICE_X50Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.053 r  u_convolution_2D/FPA1/result[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.053    u_convolution_2D/FPA1/result[7]_INST_0_i_1_n_0
    SLICE_X50Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.167 r  u_convolution_2D/FPA1/result[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.167    u_convolution_2D/FPA1/result[11]_INST_0_i_1_n_0
    SLICE_X50Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.281 r  u_convolution_2D/FPA1/result[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.281    u_convolution_2D/FPA1/result[15]_INST_0_i_1_n_0
    SLICE_X50Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.395 r  u_convolution_2D/FPA1/result[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    49.404    u_convolution_2D/FPA1/result[19]_INST_0_i_1_n_0
    SLICE_X50Y175        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.717 r  u_convolution_2D/FPA1/result[24]_INST_0_i_1/O[3]
                         net (fo=8, routed)           0.814    50.532    u_convolution_2D/FPA1/final_frac[23]
    SLICE_X52Y173        LUT5 (Prop_lut5_I4_O)        0.306    50.838 r  u_convolution_2D/FPA1/result[28]_INST_0_i_1/O
                         net (fo=6, routed)           0.810    51.647    u_convolution_2D/FPA1/result[28]_INST_0_i_1_n_0
    SLICE_X51Y173        LUT5 (Prop_lut5_I1_O)        0.152    51.799 f  u_convolution_2D/FPA1/result[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.662    52.461    u_convolution_2D/FPA1/result[27]_INST_0_i_2_n_0
    SLICE_X52Y173        LUT6 (Prop_lut6_I0_O)        0.326    52.787 f  u_convolution_2D/FPA1/result[27]_INST_0_i_1/O
                         net (fo=28, routed)          2.664    55.452    u_convolution_2D/FPA1/result[27]_INST_0_i_1_n_0
    SLICE_X111Y194       LUT3 (Prop_lut3_I1_O)        0.118    55.570 r  u_convolution_2D/FPA1/result[7]_INST_0/O
                         net (fo=256, routed)         2.458    58.027    u_convolution_2D/fp_add_result[7]
    SLICE_X136Y236       LUT5 (Prop_lut5_I0_O)        0.326    58.353 r  u_convolution_2D/output_img[199][7]_i_1/O
                         net (fo=1, routed)           0.000    58.353    u_convolution_2D/output_img[199][7]_i_1_n_0
    SLICE_X136Y236       FDCE                                         r  u_convolution_2D/output_img_reg[199][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.746    60.953    u_convolution_2D/clk_out1
    SLICE_X136Y236       FDCE                                         r  u_convolution_2D/output_img_reg[199][7]/C
                         clock pessimism              0.474    61.427    
                         clock uncertainty           -0.102    61.325    
    SLICE_X136Y236       FDCE (Setup_fdce_C_D)        0.077    61.402    u_convolution_2D/output_img_reg[199][7]
  -------------------------------------------------------------------
                         required time                         61.402    
                         arrival time                         -58.353    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 u_convolution_2D/col_swp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/output_img_reg[201][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        59.513ns  (logic 17.563ns (29.511%)  route 41.950ns (70.489%))
  Logic Levels:           56  (CARRY4=22 DSP48E1=1 LUT2=1 LUT3=5 LUT4=8 LUT5=7 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 60.953 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.163ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.656    -1.163    u_convolution_2D/clk_out1
    SLICE_X73Y138        FDCE                                         r  u_convolution_2D/col_swp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDCE (Prop_fdce_C_Q)         0.456    -0.707 r  u_convolution_2D/col_swp_reg[0]/Q
                         net (fo=2261, routed)        2.453     1.746    u_convolution_2D/col_swp[0]
    SLICE_X87Y101        LUT4 (Prop_lut4_I2_O)        0.124     1.870 r  u_convolution_2D/fp_mul_in_pix_inferred_i_422/O
                         net (fo=1, routed)           0.000     1.870    u_convolution_2D/fp_mul_in_pix_inferred_i_422_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.510 r  u_convolution_2D/fp_mul_in_pix_inferred_i_147/O[3]
                         net (fo=2588, routed)        5.432     7.942    u_convolution_2D/fp_mul_in_pix_inferred_i_147_n_4
    SLICE_X150Y212       MUXF8 (Prop_muxf8_S_O)       0.465     8.407 r  u_convolution_2D/fp_mul_in_pix_inferred_i_2434/O
                         net (fo=1, routed)           1.341     9.748    u_convolution_2D/fp_mul_in_pix_inferred_i_2434_n_0
    SLICE_X149Y193       LUT6 (Prop_lut6_I1_O)        0.319    10.067 r  u_convolution_2D/fp_mul_in_pix_inferred_i_1083/O
                         net (fo=1, routed)           0.000    10.067    u_convolution_2D/fp_mul_in_pix_inferred_i_1083_n_0
    SLICE_X149Y193       MUXF7 (Prop_muxf7_I0_O)      0.212    10.279 r  u_convolution_2D/fp_mul_in_pix_inferred_i_495/O
                         net (fo=1, routed)           2.260    12.539    u_convolution_2D/fp_mul_in_pix_inferred_i_495_n_0
    SLICE_X111Y167       LUT6 (Prop_lut6_I5_O)        0.299    12.838 r  u_convolution_2D/fp_mul_in_pix_inferred_i_191/O
                         net (fo=1, routed)           1.753    14.591    u_convolution_2D/fp_mul_in_pix_inferred_i_191_n_0
    SLICE_X92Y150        LUT3 (Prop_lut3_I2_O)        0.124    14.715 r  u_convolution_2D/fp_mul_in_pix_inferred_i_55/O
                         net (fo=1, routed)           1.451    16.167    u_convolution_2D/fp_mul_in_pix_inferred_i_55_n_0
    SLICE_X82Y166        LUT5 (Prop_lut5_I0_O)        0.124    16.291 r  u_convolution_2D/fp_mul_in_pix_inferred_i_6/O
                         net (fo=14, routed)          1.340    17.631    u_convolution_2D/FPM1/a[26]
    SLICE_X59Y163        LUT4 (Prop_lut4_I1_O)        0.119    17.750 f  u_convolution_2D/FPM1/result[30]_INST_0_i_5/O
                         net (fo=12, routed)          0.991    18.741    u_convolution_2D/FPM1/result[30]_INST_0_i_5_n_0
    SLICE_X55Y153        LUT5 (Prop_lut5_I4_O)        0.332    19.073 r  u_convolution_2D/FPM1/mant_prod__0_i_1/O
                         net (fo=1, routed)           0.801    19.874    u_convolution_2D/FPM1/mant_a[23]
    DSP48_X2Y59          DSP48E1 (Prop_dsp48e1_B[6]_P[4])
                                                      3.656    23.530 r  u_convolution_2D/FPM1/mant_prod__0/P[4]
                         net (fo=1, routed)           0.607    24.136    u_convolution_2D/FPM1/p_1_in
    SLICE_X45Y147        LUT4 (Prop_lut4_I3_O)        0.124    24.260 r  u_convolution_2D/FPM1/result[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.407    24.667    u_convolution_2D/FPM1/result[3]_INST_0_i_12_n_0
    SLICE_X45Y147        LUT5 (Prop_lut5_I4_O)        0.124    24.791 r  u_convolution_2D/FPM1/result[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.433    25.224    u_convolution_2D/FPM1/result[3]_INST_0_i_11_n_0
    SLICE_X45Y147        LUT6 (Prop_lut6_I5_O)        0.124    25.348 r  u_convolution_2D/FPM1/result[3]_INST_0_i_8/O
                         net (fo=1, routed)           1.116    26.465    u_convolution_2D/FPM1/result[3]_INST_0_i_8_n_0
    SLICE_X48Y161        LUT6 (Prop_lut6_I4_O)        0.124    26.589 r  u_convolution_2D/FPM1/result[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    26.589    u_convolution_2D/FPM1/result[3]_INST_0_i_6_n_0
    SLICE_X48Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.102 r  u_convolution_2D/FPM1/result[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.102    u_convolution_2D/FPM1/result[3]_INST_0_i_1_n_0
    SLICE_X48Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.219 r  u_convolution_2D/FPM1/result[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.219    u_convolution_2D/FPM1/result[7]_INST_0_i_1_n_0
    SLICE_X48Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.336 r  u_convolution_2D/FPM1/result[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.336    u_convolution_2D/FPM1/result[11]_INST_0_i_1_n_0
    SLICE_X48Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.453 r  u_convolution_2D/FPM1/result[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.453    u_convolution_2D/FPM1/result[15]_INST_0_i_1_n_0
    SLICE_X48Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.570 r  u_convolution_2D/FPM1/result[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.570    u_convolution_2D/FPM1/result[19]_INST_0_i_1_n_0
    SLICE_X48Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.687 r  u_convolution_2D/FPM1/result[22]_INST_0_i_1/CO[3]
                         net (fo=7, routed)           0.961    28.648    u_convolution_2D/FPM1/mantissa_carry
    SLICE_X55Y164        LUT4 (Prop_lut4_I1_O)        0.124    28.772 r  u_convolution_2D/FPM1/result[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.353    29.125    u_convolution_2D/FPM1/result[26]_INST_0_i_3_n_0
    SLICE_X53Y163        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.523 r  u_convolution_2D/FPM1/result[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.523    u_convolution_2D/FPM1/result[26]_INST_0_i_1_n_0
    SLICE_X53Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.637 r  u_convolution_2D/FPM1/result[30]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.637    u_convolution_2D/FPM1/result[30]_INST_0_i_2_n_0
    SLICE_X53Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.794 f  u_convolution_2D/FPM1/result[30]_INST_0_i_50/CO[1]
                         net (fo=1, routed)           1.011    30.805    u_convolution_2D/FPM1/result[30]_INST_0_i_50_n_2
    SLICE_X54Y165        LUT3 (Prop_lut3_I2_O)        0.357    31.162 r  u_convolution_2D/FPM1/result[30]_INST_0_i_32/O
                         net (fo=1, routed)           0.803    31.966    u_convolution_2D/FPM1/result[30]_INST_0_i_32_n_0
    SLICE_X54Y163        LUT6 (Prop_lut6_I0_O)        0.326    32.292 r  u_convolution_2D/FPM1/result[30]_INST_0_i_19/O
                         net (fo=2, routed)           0.507    32.798    u_convolution_2D/FPM1/result[30]_INST_0_i_19_n_0
    SLICE_X55Y163        LUT6 (Prop_lut6_I4_O)        0.124    32.922 r  u_convolution_2D/FPM1/result[30]_INST_0_i_3/O
                         net (fo=8, routed)           0.643    33.565    u_convolution_2D/FPM1/result[30]_INST_0_i_3_n_0
    SLICE_X54Y165        LUT3 (Prop_lut3_I2_O)        0.119    33.684 r  u_convolution_2D/FPM1/result[26]_INST_0/O
                         net (fo=9, routed)           0.945    34.629    u_convolution_2D/FPA1/a[26]
    SLICE_X56Y169        LUT4 (Prop_lut4_I0_O)        0.332    34.961 r  u_convolution_2D/FPA1/result[31]_INST_0_i_34/O
                         net (fo=1, routed)           0.000    34.961    u_convolution_2D/FPA1/result[31]_INST_0_i_34_n_0
    SLICE_X56Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.494 r  u_convolution_2D/FPA1/result[31]_INST_0_i_17/CO[3]
                         net (fo=119, routed)         1.392    36.886    u_convolution_2D/FPA1/p_0_in__1
    SLICE_X56Y167        LUT2 (Prop_lut2_I0_O)        0.153    37.039 r  u_convolution_2D/FPA1/result[31]_INST_0_i_96/O
                         net (fo=1, routed)           0.000    37.039    u_convolution_2D/FPA1/result[31]_INST_0_i_96_n_0
    SLICE_X56Y167        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395    37.434 r  u_convolution_2D/FPA1/result[31]_INST_0_i_64/O[3]
                         net (fo=65, routed)          1.018    38.451    u_convolution_2D/FPA1/exp_diff[3]
    SLICE_X60Y169        LUT5 (Prop_lut5_I1_O)        0.333    38.784 r  u_convolution_2D/FPA1/result[3]_INST_0_i_44/O
                         net (fo=4, routed)           0.842    39.626    u_convolution_2D/FPA1/result[3]_INST_0_i_44_n_0
    SLICE_X59Y168        LUT3 (Prop_lut3_I0_O)        0.356    39.982 r  u_convolution_2D/FPA1/result[3]_INST_0_i_57/O
                         net (fo=1, routed)           0.436    40.418    u_convolution_2D/FPA1/result[3]_INST_0_i_57_n_0
    SLICE_X59Y168        LUT6 (Prop_lut6_I0_O)        0.326    40.744 r  u_convolution_2D/FPA1/result[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.510    41.254    u_convolution_2D/FPA1/result[3]_INST_0_i_35_n_0
    SLICE_X59Y167        LUT5 (Prop_lut5_I2_O)        0.124    41.378 r  u_convolution_2D/FPA1/result[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.556    41.934    u_convolution_2D/FPA1/result[3]_INST_0_i_19_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    42.590 r  u_convolution_2D/FPA1/result[3]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    42.590    u_convolution_2D/FPA1/result[3]_INST_0_i_7_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  u_convolution_2D/FPA1/result[24]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.704    u_convolution_2D/FPA1/result[24]_INST_0_i_14_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  u_convolution_2D/FPA1/result[30]_INST_0_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.818    u_convolution_2D/FPA1/result[30]_INST_0_i_39_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.932 r  u_convolution_2D/FPA1/result[30]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.932    u_convolution_2D/FPA1/result[30]_INST_0_i_35_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.154 r  u_convolution_2D/FPA1/result[31]_INST_0_i_39/O[0]
                         net (fo=4, routed)           0.822    43.976    u_convolution_2D/FPA1/result[31]_INST_0_i_39_n_7
    SLICE_X56Y171        LUT4 (Prop_lut4_I1_O)        0.327    44.303 f  u_convolution_2D/FPA1/result[30]_INST_0_i_31/O
                         net (fo=20, routed)          1.267    45.571    u_convolution_2D/FPA1/result[30]_INST_0_i_31_n_0
    SLICE_X53Y173        LUT6 (Prop_lut6_I1_O)        0.348    45.919 r  u_convolution_2D/FPA1/result[30]_INST_0_i_23/O
                         net (fo=29, routed)          1.071    46.989    u_convolution_2D/FPA1/result[30]_INST_0_i_23_n_0
    SLICE_X52Y171        LUT4 (Prop_lut4_I1_O)        0.152    47.141 r  u_convolution_2D/FPA1/result[7]_INST_0_i_6/O
                         net (fo=4, routed)           1.014    48.155    u_convolution_2D/FPA1/result[7]_INST_0_i_6_n_0
    SLICE_X50Y171        LUT6 (Prop_lut6_I3_O)        0.348    48.503 r  u_convolution_2D/FPA1/result[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    48.503    u_convolution_2D/FPA1/p_0_in__0[5]
    SLICE_X50Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.053 r  u_convolution_2D/FPA1/result[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.053    u_convolution_2D/FPA1/result[7]_INST_0_i_1_n_0
    SLICE_X50Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.167 r  u_convolution_2D/FPA1/result[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.167    u_convolution_2D/FPA1/result[11]_INST_0_i_1_n_0
    SLICE_X50Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.281 r  u_convolution_2D/FPA1/result[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.281    u_convolution_2D/FPA1/result[15]_INST_0_i_1_n_0
    SLICE_X50Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.395 r  u_convolution_2D/FPA1/result[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    49.404    u_convolution_2D/FPA1/result[19]_INST_0_i_1_n_0
    SLICE_X50Y175        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.717 r  u_convolution_2D/FPA1/result[24]_INST_0_i_1/O[3]
                         net (fo=8, routed)           0.814    50.532    u_convolution_2D/FPA1/final_frac[23]
    SLICE_X52Y173        LUT5 (Prop_lut5_I4_O)        0.306    50.838 r  u_convolution_2D/FPA1/result[28]_INST_0_i_1/O
                         net (fo=6, routed)           0.810    51.647    u_convolution_2D/FPA1/result[28]_INST_0_i_1_n_0
    SLICE_X51Y173        LUT5 (Prop_lut5_I1_O)        0.152    51.799 f  u_convolution_2D/FPA1/result[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.662    52.461    u_convolution_2D/FPA1/result[27]_INST_0_i_2_n_0
    SLICE_X52Y173        LUT6 (Prop_lut6_I0_O)        0.326    52.787 f  u_convolution_2D/FPA1/result[27]_INST_0_i_1/O
                         net (fo=28, routed)          2.664    55.452    u_convolution_2D/FPA1/result[27]_INST_0_i_1_n_0
    SLICE_X111Y194       LUT3 (Prop_lut3_I1_O)        0.118    55.570 r  u_convolution_2D/FPA1/result[7]_INST_0/O
                         net (fo=256, routed)         2.455    58.024    u_convolution_2D/fp_add_result[7]
    SLICE_X136Y236       LUT4 (Prop_lut4_I3_O)        0.326    58.350 r  u_convolution_2D/output_img[201][7]_i_1/O
                         net (fo=1, routed)           0.000    58.350    u_convolution_2D/output_img[201][7]_i_1_n_0
    SLICE_X136Y236       FDCE                                         r  u_convolution_2D/output_img_reg[201][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.746    60.953    u_convolution_2D/clk_out1
    SLICE_X136Y236       FDCE                                         r  u_convolution_2D/output_img_reg[201][7]/C
                         clock pessimism              0.474    61.427    
                         clock uncertainty           -0.102    61.325    
    SLICE_X136Y236       FDCE (Setup_fdce_C_D)        0.081    61.406    u_convolution_2D/output_img_reg[201][7]
  -------------------------------------------------------------------
                         required time                         61.406    
                         arrival time                         -58.350    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 u_convolution_2D/col_swp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/output_img_reg[8][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        59.495ns  (logic 17.563ns (29.520%)  route 41.932ns (70.480%))
  Logic Levels:           56  (CARRY4=22 DSP48E1=1 LUT2=1 LUT3=5 LUT4=8 LUT5=7 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 60.954 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.163ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.656    -1.163    u_convolution_2D/clk_out1
    SLICE_X73Y138        FDCE                                         r  u_convolution_2D/col_swp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDCE (Prop_fdce_C_Q)         0.456    -0.707 r  u_convolution_2D/col_swp_reg[0]/Q
                         net (fo=2261, routed)        2.453     1.746    u_convolution_2D/col_swp[0]
    SLICE_X87Y101        LUT4 (Prop_lut4_I2_O)        0.124     1.870 r  u_convolution_2D/fp_mul_in_pix_inferred_i_422/O
                         net (fo=1, routed)           0.000     1.870    u_convolution_2D/fp_mul_in_pix_inferred_i_422_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.510 r  u_convolution_2D/fp_mul_in_pix_inferred_i_147/O[3]
                         net (fo=2588, routed)        5.432     7.942    u_convolution_2D/fp_mul_in_pix_inferred_i_147_n_4
    SLICE_X150Y212       MUXF8 (Prop_muxf8_S_O)       0.465     8.407 r  u_convolution_2D/fp_mul_in_pix_inferred_i_2434/O
                         net (fo=1, routed)           1.341     9.748    u_convolution_2D/fp_mul_in_pix_inferred_i_2434_n_0
    SLICE_X149Y193       LUT6 (Prop_lut6_I1_O)        0.319    10.067 r  u_convolution_2D/fp_mul_in_pix_inferred_i_1083/O
                         net (fo=1, routed)           0.000    10.067    u_convolution_2D/fp_mul_in_pix_inferred_i_1083_n_0
    SLICE_X149Y193       MUXF7 (Prop_muxf7_I0_O)      0.212    10.279 r  u_convolution_2D/fp_mul_in_pix_inferred_i_495/O
                         net (fo=1, routed)           2.260    12.539    u_convolution_2D/fp_mul_in_pix_inferred_i_495_n_0
    SLICE_X111Y167       LUT6 (Prop_lut6_I5_O)        0.299    12.838 r  u_convolution_2D/fp_mul_in_pix_inferred_i_191/O
                         net (fo=1, routed)           1.753    14.591    u_convolution_2D/fp_mul_in_pix_inferred_i_191_n_0
    SLICE_X92Y150        LUT3 (Prop_lut3_I2_O)        0.124    14.715 r  u_convolution_2D/fp_mul_in_pix_inferred_i_55/O
                         net (fo=1, routed)           1.451    16.167    u_convolution_2D/fp_mul_in_pix_inferred_i_55_n_0
    SLICE_X82Y166        LUT5 (Prop_lut5_I0_O)        0.124    16.291 r  u_convolution_2D/fp_mul_in_pix_inferred_i_6/O
                         net (fo=14, routed)          1.340    17.631    u_convolution_2D/FPM1/a[26]
    SLICE_X59Y163        LUT4 (Prop_lut4_I1_O)        0.119    17.750 f  u_convolution_2D/FPM1/result[30]_INST_0_i_5/O
                         net (fo=12, routed)          0.991    18.741    u_convolution_2D/FPM1/result[30]_INST_0_i_5_n_0
    SLICE_X55Y153        LUT5 (Prop_lut5_I4_O)        0.332    19.073 r  u_convolution_2D/FPM1/mant_prod__0_i_1/O
                         net (fo=1, routed)           0.801    19.874    u_convolution_2D/FPM1/mant_a[23]
    DSP48_X2Y59          DSP48E1 (Prop_dsp48e1_B[6]_P[4])
                                                      3.656    23.530 r  u_convolution_2D/FPM1/mant_prod__0/P[4]
                         net (fo=1, routed)           0.607    24.136    u_convolution_2D/FPM1/p_1_in
    SLICE_X45Y147        LUT4 (Prop_lut4_I3_O)        0.124    24.260 r  u_convolution_2D/FPM1/result[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.407    24.667    u_convolution_2D/FPM1/result[3]_INST_0_i_12_n_0
    SLICE_X45Y147        LUT5 (Prop_lut5_I4_O)        0.124    24.791 r  u_convolution_2D/FPM1/result[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.433    25.224    u_convolution_2D/FPM1/result[3]_INST_0_i_11_n_0
    SLICE_X45Y147        LUT6 (Prop_lut6_I5_O)        0.124    25.348 r  u_convolution_2D/FPM1/result[3]_INST_0_i_8/O
                         net (fo=1, routed)           1.116    26.465    u_convolution_2D/FPM1/result[3]_INST_0_i_8_n_0
    SLICE_X48Y161        LUT6 (Prop_lut6_I4_O)        0.124    26.589 r  u_convolution_2D/FPM1/result[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    26.589    u_convolution_2D/FPM1/result[3]_INST_0_i_6_n_0
    SLICE_X48Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.102 r  u_convolution_2D/FPM1/result[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.102    u_convolution_2D/FPM1/result[3]_INST_0_i_1_n_0
    SLICE_X48Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.219 r  u_convolution_2D/FPM1/result[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.219    u_convolution_2D/FPM1/result[7]_INST_0_i_1_n_0
    SLICE_X48Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.336 r  u_convolution_2D/FPM1/result[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.336    u_convolution_2D/FPM1/result[11]_INST_0_i_1_n_0
    SLICE_X48Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.453 r  u_convolution_2D/FPM1/result[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.453    u_convolution_2D/FPM1/result[15]_INST_0_i_1_n_0
    SLICE_X48Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.570 r  u_convolution_2D/FPM1/result[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.570    u_convolution_2D/FPM1/result[19]_INST_0_i_1_n_0
    SLICE_X48Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.687 r  u_convolution_2D/FPM1/result[22]_INST_0_i_1/CO[3]
                         net (fo=7, routed)           0.961    28.648    u_convolution_2D/FPM1/mantissa_carry
    SLICE_X55Y164        LUT4 (Prop_lut4_I1_O)        0.124    28.772 r  u_convolution_2D/FPM1/result[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.353    29.125    u_convolution_2D/FPM1/result[26]_INST_0_i_3_n_0
    SLICE_X53Y163        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.523 r  u_convolution_2D/FPM1/result[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.523    u_convolution_2D/FPM1/result[26]_INST_0_i_1_n_0
    SLICE_X53Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.637 r  u_convolution_2D/FPM1/result[30]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.637    u_convolution_2D/FPM1/result[30]_INST_0_i_2_n_0
    SLICE_X53Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.794 f  u_convolution_2D/FPM1/result[30]_INST_0_i_50/CO[1]
                         net (fo=1, routed)           1.011    30.805    u_convolution_2D/FPM1/result[30]_INST_0_i_50_n_2
    SLICE_X54Y165        LUT3 (Prop_lut3_I2_O)        0.357    31.162 r  u_convolution_2D/FPM1/result[30]_INST_0_i_32/O
                         net (fo=1, routed)           0.803    31.966    u_convolution_2D/FPM1/result[30]_INST_0_i_32_n_0
    SLICE_X54Y163        LUT6 (Prop_lut6_I0_O)        0.326    32.292 r  u_convolution_2D/FPM1/result[30]_INST_0_i_19/O
                         net (fo=2, routed)           0.507    32.798    u_convolution_2D/FPM1/result[30]_INST_0_i_19_n_0
    SLICE_X55Y163        LUT6 (Prop_lut6_I4_O)        0.124    32.922 r  u_convolution_2D/FPM1/result[30]_INST_0_i_3/O
                         net (fo=8, routed)           0.643    33.565    u_convolution_2D/FPM1/result[30]_INST_0_i_3_n_0
    SLICE_X54Y165        LUT3 (Prop_lut3_I2_O)        0.119    33.684 r  u_convolution_2D/FPM1/result[26]_INST_0/O
                         net (fo=9, routed)           0.945    34.629    u_convolution_2D/FPA1/a[26]
    SLICE_X56Y169        LUT4 (Prop_lut4_I0_O)        0.332    34.961 r  u_convolution_2D/FPA1/result[31]_INST_0_i_34/O
                         net (fo=1, routed)           0.000    34.961    u_convolution_2D/FPA1/result[31]_INST_0_i_34_n_0
    SLICE_X56Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.494 r  u_convolution_2D/FPA1/result[31]_INST_0_i_17/CO[3]
                         net (fo=119, routed)         1.392    36.886    u_convolution_2D/FPA1/p_0_in__1
    SLICE_X56Y167        LUT2 (Prop_lut2_I0_O)        0.153    37.039 r  u_convolution_2D/FPA1/result[31]_INST_0_i_96/O
                         net (fo=1, routed)           0.000    37.039    u_convolution_2D/FPA1/result[31]_INST_0_i_96_n_0
    SLICE_X56Y167        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395    37.434 r  u_convolution_2D/FPA1/result[31]_INST_0_i_64/O[3]
                         net (fo=65, routed)          1.018    38.451    u_convolution_2D/FPA1/exp_diff[3]
    SLICE_X60Y169        LUT5 (Prop_lut5_I1_O)        0.333    38.784 r  u_convolution_2D/FPA1/result[3]_INST_0_i_44/O
                         net (fo=4, routed)           0.842    39.626    u_convolution_2D/FPA1/result[3]_INST_0_i_44_n_0
    SLICE_X59Y168        LUT3 (Prop_lut3_I0_O)        0.356    39.982 r  u_convolution_2D/FPA1/result[3]_INST_0_i_57/O
                         net (fo=1, routed)           0.436    40.418    u_convolution_2D/FPA1/result[3]_INST_0_i_57_n_0
    SLICE_X59Y168        LUT6 (Prop_lut6_I0_O)        0.326    40.744 r  u_convolution_2D/FPA1/result[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.510    41.254    u_convolution_2D/FPA1/result[3]_INST_0_i_35_n_0
    SLICE_X59Y167        LUT5 (Prop_lut5_I2_O)        0.124    41.378 r  u_convolution_2D/FPA1/result[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.556    41.934    u_convolution_2D/FPA1/result[3]_INST_0_i_19_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    42.590 r  u_convolution_2D/FPA1/result[3]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    42.590    u_convolution_2D/FPA1/result[3]_INST_0_i_7_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  u_convolution_2D/FPA1/result[24]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.704    u_convolution_2D/FPA1/result[24]_INST_0_i_14_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  u_convolution_2D/FPA1/result[30]_INST_0_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.818    u_convolution_2D/FPA1/result[30]_INST_0_i_39_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.932 r  u_convolution_2D/FPA1/result[30]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.932    u_convolution_2D/FPA1/result[30]_INST_0_i_35_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.154 r  u_convolution_2D/FPA1/result[31]_INST_0_i_39/O[0]
                         net (fo=4, routed)           0.822    43.976    u_convolution_2D/FPA1/result[31]_INST_0_i_39_n_7
    SLICE_X56Y171        LUT4 (Prop_lut4_I1_O)        0.327    44.303 f  u_convolution_2D/FPA1/result[30]_INST_0_i_31/O
                         net (fo=20, routed)          1.267    45.571    u_convolution_2D/FPA1/result[30]_INST_0_i_31_n_0
    SLICE_X53Y173        LUT6 (Prop_lut6_I1_O)        0.348    45.919 r  u_convolution_2D/FPA1/result[30]_INST_0_i_23/O
                         net (fo=29, routed)          1.071    46.989    u_convolution_2D/FPA1/result[30]_INST_0_i_23_n_0
    SLICE_X52Y171        LUT4 (Prop_lut4_I1_O)        0.152    47.141 r  u_convolution_2D/FPA1/result[7]_INST_0_i_6/O
                         net (fo=4, routed)           1.014    48.155    u_convolution_2D/FPA1/result[7]_INST_0_i_6_n_0
    SLICE_X50Y171        LUT6 (Prop_lut6_I3_O)        0.348    48.503 r  u_convolution_2D/FPA1/result[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    48.503    u_convolution_2D/FPA1/p_0_in__0[5]
    SLICE_X50Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.053 r  u_convolution_2D/FPA1/result[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.053    u_convolution_2D/FPA1/result[7]_INST_0_i_1_n_0
    SLICE_X50Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.167 r  u_convolution_2D/FPA1/result[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.167    u_convolution_2D/FPA1/result[11]_INST_0_i_1_n_0
    SLICE_X50Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.281 r  u_convolution_2D/FPA1/result[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.281    u_convolution_2D/FPA1/result[15]_INST_0_i_1_n_0
    SLICE_X50Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.395 r  u_convolution_2D/FPA1/result[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    49.404    u_convolution_2D/FPA1/result[19]_INST_0_i_1_n_0
    SLICE_X50Y175        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.717 r  u_convolution_2D/FPA1/result[24]_INST_0_i_1/O[3]
                         net (fo=8, routed)           0.814    50.532    u_convolution_2D/FPA1/final_frac[23]
    SLICE_X52Y173        LUT5 (Prop_lut5_I4_O)        0.306    50.838 r  u_convolution_2D/FPA1/result[28]_INST_0_i_1/O
                         net (fo=6, routed)           0.810    51.647    u_convolution_2D/FPA1/result[28]_INST_0_i_1_n_0
    SLICE_X51Y173        LUT5 (Prop_lut5_I1_O)        0.152    51.799 f  u_convolution_2D/FPA1/result[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.662    52.461    u_convolution_2D/FPA1/result[27]_INST_0_i_2_n_0
    SLICE_X52Y173        LUT6 (Prop_lut6_I0_O)        0.326    52.787 f  u_convolution_2D/FPA1/result[27]_INST_0_i_1/O
                         net (fo=28, routed)          2.664    55.452    u_convolution_2D/FPA1/result[27]_INST_0_i_1_n_0
    SLICE_X111Y194       LUT3 (Prop_lut3_I1_O)        0.118    55.570 r  u_convolution_2D/FPA1/result[7]_INST_0/O
                         net (fo=256, routed)         2.436    58.006    u_convolution_2D/fp_add_result[7]
    SLICE_X120Y239       LUT4 (Prop_lut4_I3_O)        0.326    58.332 r  u_convolution_2D/output_img[8][7]_i_1/O
                         net (fo=1, routed)           0.000    58.332    u_convolution_2D/output_img[8][7]_i_1_n_0
    SLICE_X120Y239       FDCE                                         r  u_convolution_2D/output_img_reg[8][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.747    60.954    u_convolution_2D/clk_out1
    SLICE_X120Y239       FDCE                                         r  u_convolution_2D/output_img_reg[8][7]/C
                         clock pessimism              0.474    61.428    
                         clock uncertainty           -0.102    61.326    
    SLICE_X120Y239       FDCE (Setup_fdce_C_D)        0.079    61.405    u_convolution_2D/output_img_reg[8][7]
  -------------------------------------------------------------------
                         required time                         61.405    
                         arrival time                         -58.332    
  -------------------------------------------------------------------
                         slack                                  3.073    

Slack (MET) :             3.082ns  (required time - arrival time)
  Source:                 u_convolution_2D/col_swp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/output_img_reg[228][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        59.486ns  (logic 17.563ns (29.525%)  route 41.923ns (70.475%))
  Logic Levels:           56  (CARRY4=22 DSP48E1=1 LUT2=1 LUT3=5 LUT4=7 LUT5=8 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 60.952 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.163ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.656    -1.163    u_convolution_2D/clk_out1
    SLICE_X73Y138        FDCE                                         r  u_convolution_2D/col_swp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDCE (Prop_fdce_C_Q)         0.456    -0.707 r  u_convolution_2D/col_swp_reg[0]/Q
                         net (fo=2261, routed)        2.453     1.746    u_convolution_2D/col_swp[0]
    SLICE_X87Y101        LUT4 (Prop_lut4_I2_O)        0.124     1.870 r  u_convolution_2D/fp_mul_in_pix_inferred_i_422/O
                         net (fo=1, routed)           0.000     1.870    u_convolution_2D/fp_mul_in_pix_inferred_i_422_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.510 r  u_convolution_2D/fp_mul_in_pix_inferred_i_147/O[3]
                         net (fo=2588, routed)        5.432     7.942    u_convolution_2D/fp_mul_in_pix_inferred_i_147_n_4
    SLICE_X150Y212       MUXF8 (Prop_muxf8_S_O)       0.465     8.407 r  u_convolution_2D/fp_mul_in_pix_inferred_i_2434/O
                         net (fo=1, routed)           1.341     9.748    u_convolution_2D/fp_mul_in_pix_inferred_i_2434_n_0
    SLICE_X149Y193       LUT6 (Prop_lut6_I1_O)        0.319    10.067 r  u_convolution_2D/fp_mul_in_pix_inferred_i_1083/O
                         net (fo=1, routed)           0.000    10.067    u_convolution_2D/fp_mul_in_pix_inferred_i_1083_n_0
    SLICE_X149Y193       MUXF7 (Prop_muxf7_I0_O)      0.212    10.279 r  u_convolution_2D/fp_mul_in_pix_inferred_i_495/O
                         net (fo=1, routed)           2.260    12.539    u_convolution_2D/fp_mul_in_pix_inferred_i_495_n_0
    SLICE_X111Y167       LUT6 (Prop_lut6_I5_O)        0.299    12.838 r  u_convolution_2D/fp_mul_in_pix_inferred_i_191/O
                         net (fo=1, routed)           1.753    14.591    u_convolution_2D/fp_mul_in_pix_inferred_i_191_n_0
    SLICE_X92Y150        LUT3 (Prop_lut3_I2_O)        0.124    14.715 r  u_convolution_2D/fp_mul_in_pix_inferred_i_55/O
                         net (fo=1, routed)           1.451    16.167    u_convolution_2D/fp_mul_in_pix_inferred_i_55_n_0
    SLICE_X82Y166        LUT5 (Prop_lut5_I0_O)        0.124    16.291 r  u_convolution_2D/fp_mul_in_pix_inferred_i_6/O
                         net (fo=14, routed)          1.340    17.631    u_convolution_2D/FPM1/a[26]
    SLICE_X59Y163        LUT4 (Prop_lut4_I1_O)        0.119    17.750 f  u_convolution_2D/FPM1/result[30]_INST_0_i_5/O
                         net (fo=12, routed)          0.991    18.741    u_convolution_2D/FPM1/result[30]_INST_0_i_5_n_0
    SLICE_X55Y153        LUT5 (Prop_lut5_I4_O)        0.332    19.073 r  u_convolution_2D/FPM1/mant_prod__0_i_1/O
                         net (fo=1, routed)           0.801    19.874    u_convolution_2D/FPM1/mant_a[23]
    DSP48_X2Y59          DSP48E1 (Prop_dsp48e1_B[6]_P[4])
                                                      3.656    23.530 r  u_convolution_2D/FPM1/mant_prod__0/P[4]
                         net (fo=1, routed)           0.607    24.136    u_convolution_2D/FPM1/p_1_in
    SLICE_X45Y147        LUT4 (Prop_lut4_I3_O)        0.124    24.260 r  u_convolution_2D/FPM1/result[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.407    24.667    u_convolution_2D/FPM1/result[3]_INST_0_i_12_n_0
    SLICE_X45Y147        LUT5 (Prop_lut5_I4_O)        0.124    24.791 r  u_convolution_2D/FPM1/result[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.433    25.224    u_convolution_2D/FPM1/result[3]_INST_0_i_11_n_0
    SLICE_X45Y147        LUT6 (Prop_lut6_I5_O)        0.124    25.348 r  u_convolution_2D/FPM1/result[3]_INST_0_i_8/O
                         net (fo=1, routed)           1.116    26.465    u_convolution_2D/FPM1/result[3]_INST_0_i_8_n_0
    SLICE_X48Y161        LUT6 (Prop_lut6_I4_O)        0.124    26.589 r  u_convolution_2D/FPM1/result[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    26.589    u_convolution_2D/FPM1/result[3]_INST_0_i_6_n_0
    SLICE_X48Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.102 r  u_convolution_2D/FPM1/result[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.102    u_convolution_2D/FPM1/result[3]_INST_0_i_1_n_0
    SLICE_X48Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.219 r  u_convolution_2D/FPM1/result[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.219    u_convolution_2D/FPM1/result[7]_INST_0_i_1_n_0
    SLICE_X48Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.336 r  u_convolution_2D/FPM1/result[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.336    u_convolution_2D/FPM1/result[11]_INST_0_i_1_n_0
    SLICE_X48Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.453 r  u_convolution_2D/FPM1/result[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.453    u_convolution_2D/FPM1/result[15]_INST_0_i_1_n_0
    SLICE_X48Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.570 r  u_convolution_2D/FPM1/result[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.570    u_convolution_2D/FPM1/result[19]_INST_0_i_1_n_0
    SLICE_X48Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.687 r  u_convolution_2D/FPM1/result[22]_INST_0_i_1/CO[3]
                         net (fo=7, routed)           0.961    28.648    u_convolution_2D/FPM1/mantissa_carry
    SLICE_X55Y164        LUT4 (Prop_lut4_I1_O)        0.124    28.772 r  u_convolution_2D/FPM1/result[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.353    29.125    u_convolution_2D/FPM1/result[26]_INST_0_i_3_n_0
    SLICE_X53Y163        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.523 r  u_convolution_2D/FPM1/result[26]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.523    u_convolution_2D/FPM1/result[26]_INST_0_i_1_n_0
    SLICE_X53Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.637 r  u_convolution_2D/FPM1/result[30]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.637    u_convolution_2D/FPM1/result[30]_INST_0_i_2_n_0
    SLICE_X53Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.794 f  u_convolution_2D/FPM1/result[30]_INST_0_i_50/CO[1]
                         net (fo=1, routed)           1.011    30.805    u_convolution_2D/FPM1/result[30]_INST_0_i_50_n_2
    SLICE_X54Y165        LUT3 (Prop_lut3_I2_O)        0.357    31.162 r  u_convolution_2D/FPM1/result[30]_INST_0_i_32/O
                         net (fo=1, routed)           0.803    31.966    u_convolution_2D/FPM1/result[30]_INST_0_i_32_n_0
    SLICE_X54Y163        LUT6 (Prop_lut6_I0_O)        0.326    32.292 r  u_convolution_2D/FPM1/result[30]_INST_0_i_19/O
                         net (fo=2, routed)           0.507    32.798    u_convolution_2D/FPM1/result[30]_INST_0_i_19_n_0
    SLICE_X55Y163        LUT6 (Prop_lut6_I4_O)        0.124    32.922 r  u_convolution_2D/FPM1/result[30]_INST_0_i_3/O
                         net (fo=8, routed)           0.643    33.565    u_convolution_2D/FPM1/result[30]_INST_0_i_3_n_0
    SLICE_X54Y165        LUT3 (Prop_lut3_I2_O)        0.119    33.684 r  u_convolution_2D/FPM1/result[26]_INST_0/O
                         net (fo=9, routed)           0.945    34.629    u_convolution_2D/FPA1/a[26]
    SLICE_X56Y169        LUT4 (Prop_lut4_I0_O)        0.332    34.961 r  u_convolution_2D/FPA1/result[31]_INST_0_i_34/O
                         net (fo=1, routed)           0.000    34.961    u_convolution_2D/FPA1/result[31]_INST_0_i_34_n_0
    SLICE_X56Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.494 r  u_convolution_2D/FPA1/result[31]_INST_0_i_17/CO[3]
                         net (fo=119, routed)         1.392    36.886    u_convolution_2D/FPA1/p_0_in__1
    SLICE_X56Y167        LUT2 (Prop_lut2_I0_O)        0.153    37.039 r  u_convolution_2D/FPA1/result[31]_INST_0_i_96/O
                         net (fo=1, routed)           0.000    37.039    u_convolution_2D/FPA1/result[31]_INST_0_i_96_n_0
    SLICE_X56Y167        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395    37.434 r  u_convolution_2D/FPA1/result[31]_INST_0_i_64/O[3]
                         net (fo=65, routed)          1.018    38.451    u_convolution_2D/FPA1/exp_diff[3]
    SLICE_X60Y169        LUT5 (Prop_lut5_I1_O)        0.333    38.784 r  u_convolution_2D/FPA1/result[3]_INST_0_i_44/O
                         net (fo=4, routed)           0.842    39.626    u_convolution_2D/FPA1/result[3]_INST_0_i_44_n_0
    SLICE_X59Y168        LUT3 (Prop_lut3_I0_O)        0.356    39.982 r  u_convolution_2D/FPA1/result[3]_INST_0_i_57/O
                         net (fo=1, routed)           0.436    40.418    u_convolution_2D/FPA1/result[3]_INST_0_i_57_n_0
    SLICE_X59Y168        LUT6 (Prop_lut6_I0_O)        0.326    40.744 r  u_convolution_2D/FPA1/result[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.510    41.254    u_convolution_2D/FPA1/result[3]_INST_0_i_35_n_0
    SLICE_X59Y167        LUT5 (Prop_lut5_I2_O)        0.124    41.378 r  u_convolution_2D/FPA1/result[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.556    41.934    u_convolution_2D/FPA1/result[3]_INST_0_i_19_n_0
    SLICE_X55Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    42.590 r  u_convolution_2D/FPA1/result[3]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    42.590    u_convolution_2D/FPA1/result[3]_INST_0_i_7_n_0
    SLICE_X55Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  u_convolution_2D/FPA1/result[24]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.704    u_convolution_2D/FPA1/result[24]_INST_0_i_14_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  u_convolution_2D/FPA1/result[30]_INST_0_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.818    u_convolution_2D/FPA1/result[30]_INST_0_i_39_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.932 r  u_convolution_2D/FPA1/result[30]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.932    u_convolution_2D/FPA1/result[30]_INST_0_i_35_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.154 r  u_convolution_2D/FPA1/result[31]_INST_0_i_39/O[0]
                         net (fo=4, routed)           0.822    43.976    u_convolution_2D/FPA1/result[31]_INST_0_i_39_n_7
    SLICE_X56Y171        LUT4 (Prop_lut4_I1_O)        0.327    44.303 f  u_convolution_2D/FPA1/result[30]_INST_0_i_31/O
                         net (fo=20, routed)          1.267    45.571    u_convolution_2D/FPA1/result[30]_INST_0_i_31_n_0
    SLICE_X53Y173        LUT6 (Prop_lut6_I1_O)        0.348    45.919 r  u_convolution_2D/FPA1/result[30]_INST_0_i_23/O
                         net (fo=29, routed)          1.071    46.989    u_convolution_2D/FPA1/result[30]_INST_0_i_23_n_0
    SLICE_X52Y171        LUT4 (Prop_lut4_I1_O)        0.152    47.141 r  u_convolution_2D/FPA1/result[7]_INST_0_i_6/O
                         net (fo=4, routed)           1.014    48.155    u_convolution_2D/FPA1/result[7]_INST_0_i_6_n_0
    SLICE_X50Y171        LUT6 (Prop_lut6_I3_O)        0.348    48.503 r  u_convolution_2D/FPA1/result[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    48.503    u_convolution_2D/FPA1/p_0_in__0[5]
    SLICE_X50Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.053 r  u_convolution_2D/FPA1/result[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.053    u_convolution_2D/FPA1/result[7]_INST_0_i_1_n_0
    SLICE_X50Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.167 r  u_convolution_2D/FPA1/result[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.167    u_convolution_2D/FPA1/result[11]_INST_0_i_1_n_0
    SLICE_X50Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.281 r  u_convolution_2D/FPA1/result[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.281    u_convolution_2D/FPA1/result[15]_INST_0_i_1_n_0
    SLICE_X50Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.395 r  u_convolution_2D/FPA1/result[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    49.404    u_convolution_2D/FPA1/result[19]_INST_0_i_1_n_0
    SLICE_X50Y175        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.717 r  u_convolution_2D/FPA1/result[24]_INST_0_i_1/O[3]
                         net (fo=8, routed)           0.814    50.532    u_convolution_2D/FPA1/final_frac[23]
    SLICE_X52Y173        LUT5 (Prop_lut5_I4_O)        0.306    50.838 r  u_convolution_2D/FPA1/result[28]_INST_0_i_1/O
                         net (fo=6, routed)           0.810    51.647    u_convolution_2D/FPA1/result[28]_INST_0_i_1_n_0
    SLICE_X51Y173        LUT5 (Prop_lut5_I1_O)        0.152    51.799 f  u_convolution_2D/FPA1/result[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.662    52.461    u_convolution_2D/FPA1/result[27]_INST_0_i_2_n_0
    SLICE_X52Y173        LUT6 (Prop_lut6_I0_O)        0.326    52.787 f  u_convolution_2D/FPA1/result[27]_INST_0_i_1/O
                         net (fo=28, routed)          2.664    55.452    u_convolution_2D/FPA1/result[27]_INST_0_i_1_n_0
    SLICE_X111Y194       LUT3 (Prop_lut3_I1_O)        0.118    55.570 r  u_convolution_2D/FPA1/result[7]_INST_0/O
                         net (fo=256, routed)         2.428    57.997    u_convolution_2D/fp_add_result[7]
    SLICE_X128Y236       LUT5 (Prop_lut5_I0_O)        0.326    58.323 r  u_convolution_2D/output_img[228][7]_i_1/O
                         net (fo=1, routed)           0.000    58.323    u_convolution_2D/output_img[228][7]_i_1_n_0
    SLICE_X128Y236       FDCE                                         r  u_convolution_2D/output_img_reg[228][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.745    60.952    u_convolution_2D/clk_out1
    SLICE_X128Y236       FDCE                                         r  u_convolution_2D/output_img_reg[228][7]/C
                         clock pessimism              0.474    61.426    
                         clock uncertainty           -0.102    61.324    
    SLICE_X128Y236       FDCE (Setup_fdce_C_D)        0.081    61.405    u_convolution_2D/output_img_reg[228][7]
  -------------------------------------------------------------------
                         required time                         61.405    
                         arrival time                         -58.323    
  -------------------------------------------------------------------
                         slack                                  3.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 u_convolution_2D/row_temp_buf_reg[179][31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/input_img_reg[1219][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.248ns (60.117%)  route 0.165ns (39.883%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.978ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.565    -0.735    u_convolution_2D/clk_out1
    SLICE_X83Y145        FDCE                                         r  u_convolution_2D/row_temp_buf_reg[179][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y145        FDCE (Prop_fdce_C_Q)         0.141    -0.594 r  u_convolution_2D/row_temp_buf_reg[179][31]/Q
                         net (fo=2, routed)           0.165    -0.429    u_convolution_2D/row_temp_buf[179]_1316[31]
    SLICE_X84Y145        LUT4 (Prop_lut4_I0_O)        0.045    -0.384 r  u_convolution_2D/input_img[1219][31]_i_2/O
                         net (fo=1, routed)           0.000    -0.384    u_convolution_2D/input_img[1219][31]_i_2_n_0
    SLICE_X84Y145        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.322 r  u_convolution_2D/input_img_reg[1219][31]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    u_convolution_2D/p_0_in__15[31]
    SLICE_X84Y145        FDCE                                         r  u_convolution_2D/input_img_reg[1219][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.836    -0.978    u_convolution_2D/clk_out1
    SLICE_X84Y145        FDCE                                         r  u_convolution_2D/input_img_reg[1219][31]/C
                         clock pessimism              0.509    -0.469    
    SLICE_X84Y145        FDCE (Hold_fdce_C_D)         0.134    -0.335    u_convolution_2D/input_img_reg[1219][31]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_convolution_2D/input_img_reg[772][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/input_img_reg[512][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.259ns (51.568%)  route 0.243ns (48.432%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.586    -0.714    u_convolution_2D/clk_out1
    SLICE_X55Y101        FDCE                                         r  u_convolution_2D/input_img_reg[772][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.573 r  u_convolution_2D/input_img_reg[772][7]/Q
                         net (fo=4, routed)           0.243    -0.330    u_convolution_2D/input_img[772]_38[7]
    SLICE_X60Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.285 r  u_convolution_2D/input_img[512][7]_i_2/O
                         net (fo=1, routed)           0.000    -0.285    u_convolution_2D/input_img[512][7]_i_2_n_0
    SLICE_X60Y97         MUXF7 (Prop_muxf7_I0_O)      0.073    -0.212 r  u_convolution_2D/input_img_reg[512][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    u_convolution_2D/input_img_reg[512][7]_i_1_n_0
    SLICE_X60Y97         FDCE                                         r  u_convolution_2D/input_img_reg[512][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.925    -0.889    u_convolution_2D/clk_out1
    SLICE_X60Y97         FDCE                                         r  u_convolution_2D/input_img_reg[512][7]/C
                         clock pessimism              0.509    -0.380    
    SLICE_X60Y97         FDCE (Hold_fdce_C_D)         0.134    -0.246    u_convolution_2D/input_img_reg[512][7]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_convolution_2D/input_img_reg[1002][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/input_img_reg[742][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.248ns (59.476%)  route 0.169ns (40.524%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.961ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.580    -0.720    u_convolution_2D/clk_out1
    SLICE_X63Y150        FDCE                                         r  u_convolution_2D/input_img_reg[1002][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y150        FDCE (Prop_fdce_C_Q)         0.141    -0.579 r  u_convolution_2D/input_img_reg[1002][16]/Q
                         net (fo=4, routed)           0.169    -0.410    u_convolution_2D/input_img[1002]_931[16]
    SLICE_X63Y148        LUT4 (Prop_lut4_I0_O)        0.045    -0.365 r  u_convolution_2D/input_img[742][16]_i_2/O
                         net (fo=1, routed)           0.000    -0.365    u_convolution_2D/input_img[742][16]_i_2_n_0
    SLICE_X63Y148        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.303 r  u_convolution_2D/input_img_reg[742][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    u_convolution_2D/input_img_reg[742][16]_i_1_n_0
    SLICE_X63Y148        FDCE                                         r  u_convolution_2D/input_img_reg[742][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.853    -0.961    u_convolution_2D/clk_out1
    SLICE_X63Y148        FDCE                                         r  u_convolution_2D/input_img_reg[742][16]/C
                         clock pessimism              0.514    -0.447    
    SLICE_X63Y148        FDCE (Hold_fdce_C_D)         0.105    -0.342    u_convolution_2D/input_img_reg[742][16]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_convolution_2D/row_temp_buf_reg[67][22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/input_img_reg[1107][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.248ns (60.837%)  route 0.160ns (39.163%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.562    -0.738    u_convolution_2D/clk_out1
    SLICE_X85Y114        FDCE                                         r  u_convolution_2D/row_temp_buf_reg[67][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.597 r  u_convolution_2D/row_temp_buf_reg[67][22]/Q
                         net (fo=2, routed)           0.160    -0.437    u_convolution_2D/row_temp_buf[67]_1150[22]
    SLICE_X83Y114        LUT4 (Prop_lut4_I0_O)        0.045    -0.392 r  u_convolution_2D/input_img[1107][22]_i_2/O
                         net (fo=1, routed)           0.000    -0.392    u_convolution_2D/input_img[1107][22]_i_2_n_0
    SLICE_X83Y114        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.330 r  u_convolution_2D/input_img_reg[1107][22]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    u_convolution_2D/input_img_reg[1107][22]_i_1_n_0
    SLICE_X83Y114        FDCE                                         r  u_convolution_2D/input_img_reg[1107][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.830    -0.984    u_convolution_2D/clk_out1
    SLICE_X83Y114        FDCE                                         r  u_convolution_2D/input_img_reg[1107][22]/C
                         clock pessimism              0.509    -0.475    
    SLICE_X83Y114        FDCE (Hold_fdce_C_D)         0.105    -0.370    u_convolution_2D/input_img_reg[1107][22]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_convolution_2D/input_img_reg[1065][28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/input_img_reg[805][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.248ns (58.374%)  route 0.177ns (41.626%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.592    -0.708    u_convolution_2D/clk_out1
    SLICE_X123Y150       FDCE                                         r  u_convolution_2D/input_img_reg[1065][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y150       FDCE (Prop_fdce_C_Q)         0.141    -0.567 r  u_convolution_2D/input_img_reg[1065][28]/Q
                         net (fo=4, routed)           0.177    -0.390    u_convolution_2D/input_img[1065]_1129[28]
    SLICE_X125Y149       LUT4 (Prop_lut4_I0_O)        0.045    -0.345 r  u_convolution_2D/input_img[805][28]_i_2/O
                         net (fo=1, routed)           0.000    -0.345    u_convolution_2D/input_img[805][28]_i_2_n_0
    SLICE_X125Y149       MUXF7 (Prop_muxf7_I0_O)      0.062    -0.283 r  u_convolution_2D/input_img_reg[805][28]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    u_convolution_2D/input_img_reg[805][28]_i_1_n_0
    SLICE_X125Y149       FDCE                                         r  u_convolution_2D/input_img_reg[805][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.866    -0.948    u_convolution_2D/clk_out1
    SLICE_X125Y149       FDCE                                         r  u_convolution_2D/input_img_reg[805][28]/C
                         clock pessimism              0.514    -0.434    
    SLICE_X125Y149       FDCE (Hold_fdce_C_D)         0.105    -0.329    u_convolution_2D/input_img_reg[805][28]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_convolution_2D/input_img_reg[1265][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/input_img_reg[1005][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.248ns (59.365%)  route 0.170ns (40.635%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.978ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.565    -0.735    u_convolution_2D/clk_out1
    SLICE_X83Y146        FDCE                                         r  u_convolution_2D/input_img_reg[1265][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141    -0.594 r  u_convolution_2D/input_img_reg[1265][13]/Q
                         net (fo=4, routed)           0.170    -0.424    u_convolution_2D/input_img[1265]_938[13]
    SLICE_X85Y146        LUT4 (Prop_lut4_I0_O)        0.045    -0.379 r  u_convolution_2D/input_img[1005][13]_i_2/O
                         net (fo=1, routed)           0.000    -0.379    u_convolution_2D/input_img[1005][13]_i_2_n_0
    SLICE_X85Y146        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.317 r  u_convolution_2D/input_img_reg[1005][13]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    u_convolution_2D/input_img_reg[1005][13]_i_1_n_0
    SLICE_X85Y146        FDCE                                         r  u_convolution_2D/input_img_reg[1005][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.836    -0.978    u_convolution_2D/clk_out1
    SLICE_X85Y146        FDCE                                         r  u_convolution_2D/input_img_reg[1005][13]/C
                         clock pessimism              0.509    -0.469    
    SLICE_X85Y146        FDCE (Hold_fdce_C_D)         0.105    -0.364    u_convolution_2D/input_img_reg[1005][13]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_convolution_2D/input_img_reg[668][28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/input_img_reg[408][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.257ns (60.442%)  route 0.168ns (39.558%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.947ns
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.594    -0.706    u_convolution_2D/clk_out1
    SLICE_X135Y150       FDCE                                         r  u_convolution_2D/input_img_reg[668][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y150       FDCE (Prop_fdce_C_Q)         0.141    -0.565 r  u_convolution_2D/input_img_reg[668][28]/Q
                         net (fo=4, routed)           0.168    -0.396    u_convolution_2D/input_img[668]_540[28]
    SLICE_X135Y149       LUT4 (Prop_lut4_I0_O)        0.045    -0.351 r  u_convolution_2D/input_img[408][28]_i_2/O
                         net (fo=1, routed)           0.000    -0.351    u_convolution_2D/input_img[408][28]_i_2_n_0
    SLICE_X135Y149       MUXF7 (Prop_muxf7_I0_O)      0.071    -0.280 r  u_convolution_2D/input_img_reg[408][28]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    u_convolution_2D/input_img_reg[408][28]_i_1_n_0
    SLICE_X135Y149       FDCE                                         r  u_convolution_2D/input_img_reg[408][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.867    -0.947    u_convolution_2D/clk_out1
    SLICE_X135Y149       FDCE                                         r  u_convolution_2D/input_img_reg[408][28]/C
                         clock pessimism              0.514    -0.433    
    SLICE_X135Y149       FDCE (Hold_fdce_C_D)         0.105    -0.328    u_convolution_2D/input_img_reg[408][28]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_convolution_2D/input_img_reg[492][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/input_img_reg[232][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.280ns (57.025%)  route 0.211ns (42.975%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.587    -0.713    u_convolution_2D/clk_out1
    SLICE_X42Y101        FDCE                                         r  u_convolution_2D/input_img_reg[492][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.549 r  u_convolution_2D/input_img_reg[492][7]/Q
                         net (fo=4, routed)           0.211    -0.338    u_convolution_2D/input_img[492]_264[7]
    SLICE_X45Y99         LUT4 (Prop_lut4_I0_O)        0.045    -0.293 r  u_convolution_2D/input_img[232][7]_i_2/O
                         net (fo=1, routed)           0.000    -0.293    u_convolution_2D/input_img[232][7]_i_2_n_0
    SLICE_X45Y99         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.222 r  u_convolution_2D/input_img_reg[232][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    u_convolution_2D/input_img_reg[232][7]_i_1_n_0
    SLICE_X45Y99         FDCE                                         r  u_convolution_2D/input_img_reg[232][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.928    -0.886    u_convolution_2D/clk_out1
    SLICE_X45Y99         FDCE                                         r  u_convolution_2D/input_img_reg[232][7]/C
                         clock pessimism              0.509    -0.377    
    SLICE_X45Y99         FDCE (Hold_fdce_C_D)         0.105    -0.272    u_convolution_2D/input_img_reg[232][7]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_convolution_2D/input_img_reg[592][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/input_img_reg[332][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.248ns (58.215%)  route 0.178ns (41.785%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.649    -0.651    u_convolution_2D/clk_out1
    SLICE_X163Y149       FDCE                                         r  u_convolution_2D/input_img_reg[592][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y149       FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  u_convolution_2D/input_img_reg[592][14]/Q
                         net (fo=4, routed)           0.178    -0.332    u_convolution_2D/input_img[592]_679[14]
    SLICE_X160Y150       LUT4 (Prop_lut4_I0_O)        0.045    -0.287 r  u_convolution_2D/input_img[332][14]_i_2/O
                         net (fo=1, routed)           0.000    -0.287    u_convolution_2D/input_img[332][14]_i_2_n_0
    SLICE_X160Y150       MUXF7 (Prop_muxf7_I0_O)      0.062    -0.225 r  u_convolution_2D/input_img_reg[332][14]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    u_convolution_2D/input_img_reg[332][14]_i_1_n_0
    SLICE_X160Y150       FDCE                                         r  u_convolution_2D/input_img_reg[332][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.919    -0.894    u_convolution_2D/clk_out1
    SLICE_X160Y150       FDCE                                         r  u_convolution_2D/input_img_reg[332][14]/C
                         clock pessimism              0.514    -0.380    
    SLICE_X160Y150       FDCE (Hold_fdce_C_D)         0.105    -0.275    u_convolution_2D/input_img_reg[332][14]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_convolution_2D/row_temp_buf_reg[68][22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/input_img_reg[1108][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.248ns (58.242%)  route 0.178ns (41.758%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.562    -0.738    u_convolution_2D/clk_out1
    SLICE_X87Y113        FDCE                                         r  u_convolution_2D/row_temp_buf_reg[68][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.597 r  u_convolution_2D/row_temp_buf_reg[68][22]/Q
                         net (fo=2, routed)           0.178    -0.419    u_convolution_2D/row_temp_buf[68]_1138[22]
    SLICE_X82Y113        LUT4 (Prop_lut4_I0_O)        0.045    -0.374 r  u_convolution_2D/input_img[1108][22]_i_2/O
                         net (fo=1, routed)           0.000    -0.374    u_convolution_2D/input_img[1108][22]_i_2_n_0
    SLICE_X82Y113        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.312 r  u_convolution_2D/input_img_reg[1108][22]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    u_convolution_2D/input_img_reg[1108][22]_i_1_n_0
    SLICE_X82Y113        FDCE                                         r  u_convolution_2D/input_img_reg[1108][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.830    -0.984    u_convolution_2D/clk_out1
    SLICE_X82Y113        FDCE                                         r  u_convolution_2D/input_img_reg[1108][22]/C
                         clock pessimism              0.509    -0.475    
    SLICE_X82Y113        FDCE (Hold_fdce_C_D)         0.105    -0.370    u_convolution_2D/input_img_reg[1108][22]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y1    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         62.500      61.500     SLICE_X130Y241   u_convolution_2D/OUT_RDY_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         62.500      61.500     SLICE_X74Y110    u_convolution_2D/col_idx_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         62.500      61.500     SLICE_X86Y107    u_convolution_2D/col_idx_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         62.500      61.500     SLICE_X86Y104    u_convolution_2D/col_idx_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         62.500      61.500     SLICE_X87Y102    u_convolution_2D/col_idx_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         62.500      61.500     SLICE_X87Y102    u_convolution_2D/col_idx_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         62.500      61.500     SLICE_X87Y102    u_convolution_2D/col_idx_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         62.500      61.500     SLICE_X86Y103    u_convolution_2D/col_idx_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X130Y241   u_convolution_2D/OUT_RDY_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X130Y241   u_convolution_2D/OUT_RDY_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X74Y110    u_convolution_2D/col_idx_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X74Y110    u_convolution_2D/col_idx_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X86Y107    u_convolution_2D/col_idx_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X86Y107    u_convolution_2D/col_idx_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X86Y104    u_convolution_2D/col_idx_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X86Y104    u_convolution_2D/col_idx_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X87Y102    u_convolution_2D/col_idx_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X87Y102    u_convolution_2D/col_idx_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X130Y241   u_convolution_2D/OUT_RDY_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X130Y241   u_convolution_2D/OUT_RDY_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X74Y110    u_convolution_2D/col_idx_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X74Y110    u_convolution_2D/col_idx_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X86Y107    u_convolution_2D/col_idx_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X86Y107    u_convolution_2D/col_idx_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X86Y104    u_convolution_2D/col_idx_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X86Y104    u_convolution_2D/col_idx_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X87Y102    u_convolution_2D/col_idx_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         31.250      30.750     SLICE_X87Y102    u_convolution_2D/col_idx_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       48.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.617ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.036ns  (required time - arrival time)
  Source:                 rx
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/uart_rx_inst/clk_count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.500ns  (logic 1.626ns (13.011%)  route 10.874ns (86.989%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 60.959 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    V18                                               0.000     0.020 f  rx (IN)
                         net (fo=0)                   0.000     0.020    rx
    V18                  IBUF (Prop_ibuf_I_O)         1.502     1.522 f  rx_IBUF_inst/O
                         net (fo=14, routed)         10.058    11.580    uart_inst/uart_rx_inst/rx
    SLICE_X131Y243       LUT5 (Prop_lut5_I3_O)        0.124    11.704 r  uart_inst/uart_rx_inst/clk_count[15]_i_1/O
                         net (fo=16, routed)          0.816    12.520    uart_inst/uart_rx_inst/clk_count[15]_i_1_n_0
    SLICE_X133Y248       FDCE                                         r  uart_inst/uart_rx_inst/clk_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.752    60.959    uart_inst/uart_rx_inst/clk_out1
    SLICE_X133Y248       FDCE                                         r  uart_inst/uart_rx_inst/clk_count_reg[12]/C
                         clock pessimism              0.000    60.959    
                         clock uncertainty           -0.197    60.762    
    SLICE_X133Y248       FDCE (Setup_fdce_C_CE)      -0.205    60.557    uart_inst/uart_rx_inst/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         60.557    
                         arrival time                         -12.520    
  -------------------------------------------------------------------
                         slack                                 48.036    

Slack (MET) :             48.036ns  (required time - arrival time)
  Source:                 rx
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/uart_rx_inst/clk_count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.500ns  (logic 1.626ns (13.011%)  route 10.874ns (86.989%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 60.959 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    V18                                               0.000     0.020 f  rx (IN)
                         net (fo=0)                   0.000     0.020    rx
    V18                  IBUF (Prop_ibuf_I_O)         1.502     1.522 f  rx_IBUF_inst/O
                         net (fo=14, routed)         10.058    11.580    uart_inst/uart_rx_inst/rx
    SLICE_X131Y243       LUT5 (Prop_lut5_I3_O)        0.124    11.704 r  uart_inst/uart_rx_inst/clk_count[15]_i_1/O
                         net (fo=16, routed)          0.816    12.520    uart_inst/uart_rx_inst/clk_count[15]_i_1_n_0
    SLICE_X133Y248       FDCE                                         r  uart_inst/uart_rx_inst/clk_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.752    60.959    uart_inst/uart_rx_inst/clk_out1
    SLICE_X133Y248       FDCE                                         r  uart_inst/uart_rx_inst/clk_count_reg[13]/C
                         clock pessimism              0.000    60.959    
                         clock uncertainty           -0.197    60.762    
    SLICE_X133Y248       FDCE (Setup_fdce_C_CE)      -0.205    60.557    uart_inst/uart_rx_inst/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         60.557    
                         arrival time                         -12.520    
  -------------------------------------------------------------------
                         slack                                 48.036    

Slack (MET) :             48.036ns  (required time - arrival time)
  Source:                 rx
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/uart_rx_inst/clk_count_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.500ns  (logic 1.626ns (13.011%)  route 10.874ns (86.989%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 60.959 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    V18                                               0.000     0.020 f  rx (IN)
                         net (fo=0)                   0.000     0.020    rx
    V18                  IBUF (Prop_ibuf_I_O)         1.502     1.522 f  rx_IBUF_inst/O
                         net (fo=14, routed)         10.058    11.580    uart_inst/uart_rx_inst/rx
    SLICE_X131Y243       LUT5 (Prop_lut5_I3_O)        0.124    11.704 r  uart_inst/uart_rx_inst/clk_count[15]_i_1/O
                         net (fo=16, routed)          0.816    12.520    uart_inst/uart_rx_inst/clk_count[15]_i_1_n_0
    SLICE_X133Y248       FDCE                                         r  uart_inst/uart_rx_inst/clk_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.752    60.959    uart_inst/uart_rx_inst/clk_out1
    SLICE_X133Y248       FDCE                                         r  uart_inst/uart_rx_inst/clk_count_reg[14]/C
                         clock pessimism              0.000    60.959    
                         clock uncertainty           -0.197    60.762    
    SLICE_X133Y248       FDCE (Setup_fdce_C_CE)      -0.205    60.557    uart_inst/uart_rx_inst/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         60.557    
                         arrival time                         -12.520    
  -------------------------------------------------------------------
                         slack                                 48.036    

Slack (MET) :             48.036ns  (required time - arrival time)
  Source:                 rx
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/uart_rx_inst/clk_count_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.500ns  (logic 1.626ns (13.011%)  route 10.874ns (86.989%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 60.959 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    V18                                               0.000     0.020 f  rx (IN)
                         net (fo=0)                   0.000     0.020    rx
    V18                  IBUF (Prop_ibuf_I_O)         1.502     1.522 f  rx_IBUF_inst/O
                         net (fo=14, routed)         10.058    11.580    uart_inst/uart_rx_inst/rx
    SLICE_X131Y243       LUT5 (Prop_lut5_I3_O)        0.124    11.704 r  uart_inst/uart_rx_inst/clk_count[15]_i_1/O
                         net (fo=16, routed)          0.816    12.520    uart_inst/uart_rx_inst/clk_count[15]_i_1_n_0
    SLICE_X133Y248       FDCE                                         r  uart_inst/uart_rx_inst/clk_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.752    60.959    uart_inst/uart_rx_inst/clk_out1
    SLICE_X133Y248       FDCE                                         r  uart_inst/uart_rx_inst/clk_count_reg[15]/C
                         clock pessimism              0.000    60.959    
                         clock uncertainty           -0.197    60.762    
    SLICE_X133Y248       FDCE (Setup_fdce_C_CE)      -0.205    60.557    uart_inst/uart_rx_inst/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         60.557    
                         arrival time                         -12.520    
  -------------------------------------------------------------------
                         slack                                 48.036    

Slack (MET) :             48.177ns  (required time - arrival time)
  Source:                 rx
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/uart_rx_inst/clk_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.359ns  (logic 1.626ns (13.159%)  route 10.733ns (86.841%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 60.959 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    V18                                               0.000     0.020 f  rx (IN)
                         net (fo=0)                   0.000     0.020    rx
    V18                  IBUF (Prop_ibuf_I_O)         1.502     1.522 f  rx_IBUF_inst/O
                         net (fo=14, routed)         10.058    11.580    uart_inst/uart_rx_inst/rx
    SLICE_X131Y243       LUT5 (Prop_lut5_I3_O)        0.124    11.704 r  uart_inst/uart_rx_inst/clk_count[15]_i_1/O
                         net (fo=16, routed)          0.675    12.379    uart_inst/uart_rx_inst/clk_count[15]_i_1_n_0
    SLICE_X133Y247       FDCE                                         r  uart_inst/uart_rx_inst/clk_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.752    60.959    uart_inst/uart_rx_inst/clk_out1
    SLICE_X133Y247       FDCE                                         r  uart_inst/uart_rx_inst/clk_count_reg[10]/C
                         clock pessimism              0.000    60.959    
                         clock uncertainty           -0.197    60.762    
    SLICE_X133Y247       FDCE (Setup_fdce_C_CE)      -0.205    60.557    uart_inst/uart_rx_inst/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         60.557    
                         arrival time                         -12.379    
  -------------------------------------------------------------------
                         slack                                 48.177    

Slack (MET) :             48.177ns  (required time - arrival time)
  Source:                 rx
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/uart_rx_inst/clk_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.359ns  (logic 1.626ns (13.159%)  route 10.733ns (86.841%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 60.959 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    V18                                               0.000     0.020 f  rx (IN)
                         net (fo=0)                   0.000     0.020    rx
    V18                  IBUF (Prop_ibuf_I_O)         1.502     1.522 f  rx_IBUF_inst/O
                         net (fo=14, routed)         10.058    11.580    uart_inst/uart_rx_inst/rx
    SLICE_X131Y243       LUT5 (Prop_lut5_I3_O)        0.124    11.704 r  uart_inst/uart_rx_inst/clk_count[15]_i_1/O
                         net (fo=16, routed)          0.675    12.379    uart_inst/uart_rx_inst/clk_count[15]_i_1_n_0
    SLICE_X133Y247       FDCE                                         r  uart_inst/uart_rx_inst/clk_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.752    60.959    uart_inst/uart_rx_inst/clk_out1
    SLICE_X133Y247       FDCE                                         r  uart_inst/uart_rx_inst/clk_count_reg[11]/C
                         clock pessimism              0.000    60.959    
                         clock uncertainty           -0.197    60.762    
    SLICE_X133Y247       FDCE (Setup_fdce_C_CE)      -0.205    60.557    uart_inst/uart_rx_inst/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         60.557    
                         arrival time                         -12.379    
  -------------------------------------------------------------------
                         slack                                 48.177    

Slack (MET) :             48.177ns  (required time - arrival time)
  Source:                 rx
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/uart_rx_inst/clk_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.359ns  (logic 1.626ns (13.159%)  route 10.733ns (86.841%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 60.959 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    V18                                               0.000     0.020 f  rx (IN)
                         net (fo=0)                   0.000     0.020    rx
    V18                  IBUF (Prop_ibuf_I_O)         1.502     1.522 f  rx_IBUF_inst/O
                         net (fo=14, routed)         10.058    11.580    uart_inst/uart_rx_inst/rx
    SLICE_X131Y243       LUT5 (Prop_lut5_I3_O)        0.124    11.704 r  uart_inst/uart_rx_inst/clk_count[15]_i_1/O
                         net (fo=16, routed)          0.675    12.379    uart_inst/uart_rx_inst/clk_count[15]_i_1_n_0
    SLICE_X133Y247       FDCE                                         r  uart_inst/uart_rx_inst/clk_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.752    60.959    uart_inst/uart_rx_inst/clk_out1
    SLICE_X133Y247       FDCE                                         r  uart_inst/uart_rx_inst/clk_count_reg[9]/C
                         clock pessimism              0.000    60.959    
                         clock uncertainty           -0.197    60.762    
    SLICE_X133Y247       FDCE (Setup_fdce_C_CE)      -0.205    60.557    uart_inst/uart_rx_inst/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         60.557    
                         arrival time                         -12.379    
  -------------------------------------------------------------------
                         slack                                 48.177    

Slack (MET) :             48.338ns  (required time - arrival time)
  Source:                 rx
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/uart_rx_inst/clk_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.197ns  (logic 1.626ns (13.334%)  route 10.571ns (86.666%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 60.958 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    V18                                               0.000     0.020 f  rx (IN)
                         net (fo=0)                   0.000     0.020    rx
    V18                  IBUF (Prop_ibuf_I_O)         1.502     1.522 f  rx_IBUF_inst/O
                         net (fo=14, routed)         10.058    11.580    uart_inst/uart_rx_inst/rx
    SLICE_X131Y243       LUT5 (Prop_lut5_I3_O)        0.124    11.704 r  uart_inst/uart_rx_inst/clk_count[15]_i_1/O
                         net (fo=16, routed)          0.513    12.217    uart_inst/uart_rx_inst/clk_count[15]_i_1_n_0
    SLICE_X133Y246       FDCE                                         r  uart_inst/uart_rx_inst/clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.751    60.958    uart_inst/uart_rx_inst/clk_out1
    SLICE_X133Y246       FDCE                                         r  uart_inst/uart_rx_inst/clk_count_reg[2]/C
                         clock pessimism              0.000    60.958    
                         clock uncertainty           -0.197    60.761    
    SLICE_X133Y246       FDCE (Setup_fdce_C_CE)      -0.205    60.556    uart_inst/uart_rx_inst/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         60.556    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                 48.338    

Slack (MET) :             48.338ns  (required time - arrival time)
  Source:                 rx
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/uart_rx_inst/clk_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.197ns  (logic 1.626ns (13.334%)  route 10.571ns (86.666%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 60.958 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    V18                                               0.000     0.020 f  rx (IN)
                         net (fo=0)                   0.000     0.020    rx
    V18                  IBUF (Prop_ibuf_I_O)         1.502     1.522 f  rx_IBUF_inst/O
                         net (fo=14, routed)         10.058    11.580    uart_inst/uart_rx_inst/rx
    SLICE_X131Y243       LUT5 (Prop_lut5_I3_O)        0.124    11.704 r  uart_inst/uart_rx_inst/clk_count[15]_i_1/O
                         net (fo=16, routed)          0.513    12.217    uart_inst/uart_rx_inst/clk_count[15]_i_1_n_0
    SLICE_X133Y246       FDCE                                         r  uart_inst/uart_rx_inst/clk_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.751    60.958    uart_inst/uart_rx_inst/clk_out1
    SLICE_X133Y246       FDCE                                         r  uart_inst/uart_rx_inst/clk_count_reg[3]/C
                         clock pessimism              0.000    60.958    
                         clock uncertainty           -0.197    60.761    
    SLICE_X133Y246       FDCE (Setup_fdce_C_CE)      -0.205    60.556    uart_inst/uart_rx_inst/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         60.556    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                 48.338    

Slack (MET) :             48.338ns  (required time - arrival time)
  Source:                 rx
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/uart_rx_inst/clk_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.197ns  (logic 1.626ns (13.334%)  route 10.571ns (86.666%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 60.958 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    V18                                               0.000     0.020 f  rx (IN)
                         net (fo=0)                   0.000     0.020    rx
    V18                  IBUF (Prop_ibuf_I_O)         1.502     1.522 f  rx_IBUF_inst/O
                         net (fo=14, routed)         10.058    11.580    uart_inst/uart_rx_inst/rx
    SLICE_X131Y243       LUT5 (Prop_lut5_I3_O)        0.124    11.704 r  uart_inst/uart_rx_inst/clk_count[15]_i_1/O
                         net (fo=16, routed)          0.513    12.217    uart_inst/uart_rx_inst/clk_count[15]_i_1_n_0
    SLICE_X133Y246       FDCE                                         r  uart_inst/uart_rx_inst/clk_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.751    60.958    uart_inst/uart_rx_inst/clk_out1
    SLICE_X133Y246       FDCE                                         r  uart_inst/uart_rx_inst/clk_count_reg[6]/C
                         clock pessimism              0.000    60.958    
                         clock uncertainty           -0.197    60.761    
    SLICE_X133Y246       FDCE (Setup_fdce_C_CE)      -0.205    60.556    uart_inst/uart_rx_inst/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         60.556    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                 48.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.617ns  (arrival time - required time)
  Source:                 rx
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/uart_rx_inst/data_buf_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.315ns (10.845%)  route 2.590ns (89.155%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -0.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    V18                                               0.000     0.020 r  rx (IN)
                         net (fo=0)                   0.000     0.020    rx
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.290 r  rx_IBUF_inst/O
                         net (fo=14, routed)          2.590     2.880    uart_inst/uart_rx_inst/rx
    SLICE_X78Y191        LUT6 (Prop_lut6_I0_O)        0.045     2.925 r  uart_inst/uart_rx_inst/data_buf[0]_i_1/O
                         net (fo=1, routed)           0.000     2.925    uart_inst/uart_rx_inst/data_buf[0]_i_1_n_0
    SLICE_X78Y191        FDCE                                         r  uart_inst/uart_rx_inst/data_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.833    -0.980    uart_inst/uart_rx_inst/clk_out1
    SLICE_X78Y191        FDCE                                         r  uart_inst/uart_rx_inst/data_buf_reg[0]/C
                         clock pessimism              0.000    -0.980    
                         clock uncertainty            0.197    -0.783    
    SLICE_X78Y191        FDCE (Hold_fdce_C_D)         0.091    -0.692    uart_inst/uart_rx_inst/data_buf_reg[0]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.672ns  (arrival time - required time)
  Source:                 rx
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/uart_rx_inst/data_buf_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.315ns (10.638%)  route 2.646ns (89.362%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -0.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    V18                                               0.000     0.020 r  rx (IN)
                         net (fo=0)                   0.000     0.020    rx
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.290 r  rx_IBUF_inst/O
                         net (fo=14, routed)          2.646     2.936    uart_inst/uart_rx_inst/rx
    SLICE_X79Y191        LUT6 (Prop_lut6_I0_O)        0.045     2.981 r  uart_inst/uart_rx_inst/data_buf[6]_i_1/O
                         net (fo=1, routed)           0.000     2.981    uart_inst/uart_rx_inst/data_buf[6]_i_1_n_0
    SLICE_X79Y191        FDCE                                         r  uart_inst/uart_rx_inst/data_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.833    -0.980    uart_inst/uart_rx_inst/clk_out1
    SLICE_X79Y191        FDCE                                         r  uart_inst/uart_rx_inst/data_buf_reg[6]/C
                         clock pessimism              0.000    -0.980    
                         clock uncertainty            0.197    -0.783    
    SLICE_X79Y191        FDCE (Hold_fdce_C_D)         0.092    -0.691    uart_inst/uart_rx_inst/data_buf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  3.672    

Slack (MET) :             3.677ns  (arrival time - required time)
  Source:                 rx
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/uart_rx_inst/data_buf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.315ns (10.621%)  route 2.651ns (89.379%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -0.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    V18                                               0.000     0.020 r  rx (IN)
                         net (fo=0)                   0.000     0.020    rx
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.290 r  rx_IBUF_inst/O
                         net (fo=14, routed)          2.651     2.941    uart_inst/uart_rx_inst/rx
    SLICE_X78Y191        LUT6 (Prop_lut6_I0_O)        0.045     2.986 r  uart_inst/uart_rx_inst/data_buf[1]_i_1/O
                         net (fo=1, routed)           0.000     2.986    uart_inst/uart_rx_inst/data_buf[1]_i_1_n_0
    SLICE_X78Y191        FDCE                                         r  uart_inst/uart_rx_inst/data_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.833    -0.980    uart_inst/uart_rx_inst/clk_out1
    SLICE_X78Y191        FDCE                                         r  uart_inst/uart_rx_inst/data_buf_reg[1]/C
                         clock pessimism              0.000    -0.980    
                         clock uncertainty            0.197    -0.783    
    SLICE_X78Y191        FDCE (Hold_fdce_C_D)         0.092    -0.691    uart_inst/uart_rx_inst/data_buf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  3.677    

Slack (MET) :             3.742ns  (arrival time - required time)
  Source:                 rx
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/uart_rx_inst/data_buf_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.315ns (10.393%)  route 2.716ns (89.607%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -0.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    V18                                               0.000     0.020 r  rx (IN)
                         net (fo=0)                   0.000     0.020    rx
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.290 r  rx_IBUF_inst/O
                         net (fo=14, routed)          2.716     3.006    uart_inst/uart_rx_inst/rx
    SLICE_X79Y191        LUT6 (Prop_lut6_I0_O)        0.045     3.051 r  uart_inst/uart_rx_inst/data_buf[7]_i_1/O
                         net (fo=1, routed)           0.000     3.051    uart_inst/uart_rx_inst/data_buf[7]_i_1_n_0
    SLICE_X79Y191        FDCE                                         r  uart_inst/uart_rx_inst/data_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.833    -0.980    uart_inst/uart_rx_inst/clk_out1
    SLICE_X79Y191        FDCE                                         r  uart_inst/uart_rx_inst/data_buf_reg[7]/C
                         clock pessimism              0.000    -0.980    
                         clock uncertainty            0.197    -0.783    
    SLICE_X79Y191        FDCE (Hold_fdce_C_D)         0.092    -0.691    uart_inst/uart_rx_inst/data_buf_reg[7]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.751ns  (arrival time - required time)
  Source:                 rx
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/uart_rx_inst/data_buf_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.315ns (10.362%)  route 2.725ns (89.638%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -0.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    V18                                               0.000     0.020 r  rx (IN)
                         net (fo=0)                   0.000     0.020    rx
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.290 r  rx_IBUF_inst/O
                         net (fo=14, routed)          2.725     3.015    uart_inst/uart_rx_inst/rx
    SLICE_X78Y191        LUT6 (Prop_lut6_I0_O)        0.045     3.060 r  uart_inst/uart_rx_inst/data_buf[2]_i_1/O
                         net (fo=1, routed)           0.000     3.060    uart_inst/uart_rx_inst/data_buf[2]_i_1_n_0
    SLICE_X78Y191        FDCE                                         r  uart_inst/uart_rx_inst/data_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.833    -0.980    uart_inst/uart_rx_inst/clk_out1
    SLICE_X78Y191        FDCE                                         r  uart_inst/uart_rx_inst/data_buf_reg[2]/C
                         clock pessimism              0.000    -0.980    
                         clock uncertainty            0.197    -0.783    
    SLICE_X78Y191        FDCE (Hold_fdce_C_D)         0.092    -0.691    uart_inst/uart_rx_inst/data_buf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  3.751    

Slack (MET) :             3.810ns  (arrival time - required time)
  Source:                 rx
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/uart_rx_inst/data_buf_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.315ns (10.165%)  route 2.784ns (89.835%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -0.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    V18                                               0.000     0.020 r  rx (IN)
                         net (fo=0)                   0.000     0.020    rx
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.290 r  rx_IBUF_inst/O
                         net (fo=14, routed)          2.784     3.074    uart_inst/uart_rx_inst/rx
    SLICE_X78Y191        LUT6 (Prop_lut6_I0_O)        0.045     3.119 r  uart_inst/uart_rx_inst/data_buf[5]_i_1/O
                         net (fo=1, routed)           0.000     3.119    uart_inst/uart_rx_inst/data_buf[5]_i_1_n_0
    SLICE_X78Y191        FDCE                                         r  uart_inst/uart_rx_inst/data_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.833    -0.980    uart_inst/uart_rx_inst/clk_out1
    SLICE_X78Y191        FDCE                                         r  uart_inst/uart_rx_inst/data_buf_reg[5]/C
                         clock pessimism              0.000    -0.980    
                         clock uncertainty            0.197    -0.783    
    SLICE_X78Y191        FDCE (Hold_fdce_C_D)         0.092    -0.691    uart_inst/uart_rx_inst/data_buf_reg[5]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  3.810    

Slack (MET) :             3.871ns  (arrival time - required time)
  Source:                 rx
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/uart_rx_inst/data_buf_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.315ns (9.975%)  route 2.843ns (90.025%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    V18                                               0.000     0.020 r  rx (IN)
                         net (fo=0)                   0.000     0.020    rx
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.290 r  rx_IBUF_inst/O
                         net (fo=14, routed)          2.843     3.133    uart_inst/uart_rx_inst/rx
    SLICE_X83Y192        LUT6 (Prop_lut6_I0_O)        0.045     3.178 r  uart_inst/uart_rx_inst/data_buf[4]_i_1/O
                         net (fo=1, routed)           0.000     3.178    uart_inst/uart_rx_inst/data_buf[4]_i_1_n_0
    SLICE_X83Y192        FDCE                                         r  uart_inst/uart_rx_inst/data_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.831    -0.982    uart_inst/uart_rx_inst/clk_out1
    SLICE_X83Y192        FDCE                                         r  uart_inst/uart_rx_inst/data_buf_reg[4]/C
                         clock pessimism              0.000    -0.982    
                         clock uncertainty            0.197    -0.785    
    SLICE_X83Y192        FDCE (Hold_fdce_C_D)         0.092    -0.693    uart_inst/uart_rx_inst/data_buf_reg[4]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.941ns  (arrival time - required time)
  Source:                 rx
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/uart_rx_inst/data_buf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.315ns (9.756%)  route 2.914ns (90.244%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -0.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    V18                                               0.000     0.020 r  rx (IN)
                         net (fo=0)                   0.000     0.020    rx
    V18                  IBUF (Prop_ibuf_I_O)         0.270     0.290 r  rx_IBUF_inst/O
                         net (fo=14, routed)          2.914     3.204    uart_inst/uart_rx_inst/rx
    SLICE_X83Y196        LUT6 (Prop_lut6_I0_O)        0.045     3.249 r  uart_inst/uart_rx_inst/data_buf[3]_i_1/O
                         net (fo=1, routed)           0.000     3.249    uart_inst/uart_rx_inst/data_buf[3]_i_1_n_0
    SLICE_X83Y196        FDCE                                         r  uart_inst/uart_rx_inst/data_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.832    -0.981    uart_inst/uart_rx_inst/clk_out1
    SLICE_X83Y196        FDCE                                         r  uart_inst/uart_rx_inst/data_buf_reg[3]/C
                         clock pessimism              0.000    -0.981    
                         clock uncertainty            0.197    -0.784    
    SLICE_X83Y196        FDCE (Hold_fdce_C_D)         0.092    -0.692    uart_inst/uart_rx_inst/data_buf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  3.941    

Slack (MET) :             4.466ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.309ns (7.977%)  route 3.564ns (92.023%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT6=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    E22                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    E22                  IBUF (Prop_ibuf_I_O)         0.238     0.258 f  reset_IBUF_inst/O
                         net (fo=3, routed)           2.422     2.680    reset_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.706 f  reset_IBUF_BUFG_inst/O
                         net (fo=66987, routed)       0.953     3.658    u_convolution_2D/reset_IBUF
    SLICE_X140Y240       LUT6 (Prop_lut6_I3_O)        0.045     3.703 r  u_convolution_2D/next_state_inferred_i_2/O
                         net (fo=1, routed)           0.189     3.893    u_convolution_2D/next_state[1]
    SLICE_X140Y240       FDCE                                         r  u_convolution_2D/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.983    -0.831    u_convolution_2D/clk_out1
    SLICE_X140Y240       FDCE                                         r  u_convolution_2D/state_reg[1]/C
                         clock pessimism              0.000    -0.831    
                         clock uncertainty            0.197    -0.633    
    SLICE_X140Y240       FDCE (Hold_fdce_C_D)         0.060    -0.573    u_convolution_2D/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           3.893    
  -------------------------------------------------------------------
                         slack                                  4.466    

Slack (MET) :             4.899ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 0.394ns (9.074%)  route 3.947ns (90.926%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    E22                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    E22                  IBUF (Prop_ibuf_I_O)         0.238     0.258 f  reset_IBUF_inst/O
                         net (fo=3, routed)           3.715     3.973    u_convolution_2D/lopt
    SLICE_X135Y239       LUT2 (Prop_lut2_I1_O)        0.044     4.017 f  u_convolution_2D/next_state_inferred_i_5/O
                         net (fo=1, routed)           0.232     4.249    u_convolution_2D/next_state_inferred_i_5_n_0
    SLICE_X136Y241       LUT6 (Prop_lut6_I1_O)        0.112     4.361 r  u_convolution_2D/next_state_inferred_i_1/O
                         net (fo=1, routed)           0.000     4.361    u_convolution_2D/next_state[2]
    SLICE_X136Y241       FDCE                                         r  u_convolution_2D/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.958    -0.856    u_convolution_2D/clk_out1
    SLICE_X136Y241       FDCE                                         r  u_convolution_2D/state_reg[2]/C
                         clock pessimism              0.000    -0.856    
                         clock uncertainty            0.197    -0.658    
    SLICE_X136Y241       FDCE (Hold_fdce_C_D)         0.120    -0.538    u_convolution_2D/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                           4.361    
  -------------------------------------------------------------------
                         slack                                  4.899    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  VIRTUAL_clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       50.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             50.804ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/output_pixel_array_reg[0][10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.530ns  (logic 1.566ns (16.433%)  route 7.964ns (83.567%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 60.956 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    E22                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    E22                  IBUF (Prop_ibuf_I_O)         1.470     1.490 f  reset_IBUF_inst/O
                         net (fo=3, routed)           5.117     6.607    reset_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096     6.703 f  reset_IBUF_BUFG_inst/O
                         net (fo=66987, routed)       2.847     9.550    uart_inst/reset_IBUF
    SLICE_X121Y245       FDCE                                         f  uart_inst/output_pixel_array_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.749    60.956    uart_inst/clk_out1
    SLICE_X121Y245       FDCE                                         r  uart_inst/output_pixel_array_reg[0][10]/C
                         clock pessimism              0.000    60.956    
                         clock uncertainty           -0.197    60.759    
    SLICE_X121Y245       FDCE (Recov_fdce_C_CLR)     -0.405    60.354    uart_inst/output_pixel_array_reg[0][10]
  -------------------------------------------------------------------
                         required time                         60.354    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                 50.804    

Slack (MET) :             50.804ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/output_pixel_array_reg[10][16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.530ns  (logic 1.566ns (16.433%)  route 7.964ns (83.567%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 60.956 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    E22                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    E22                  IBUF (Prop_ibuf_I_O)         1.470     1.490 f  reset_IBUF_inst/O
                         net (fo=3, routed)           5.117     6.607    reset_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096     6.703 f  reset_IBUF_BUFG_inst/O
                         net (fo=66987, routed)       2.847     9.550    uart_inst/reset_IBUF
    SLICE_X121Y245       FDCE                                         f  uart_inst/output_pixel_array_reg[10][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.749    60.956    uart_inst/clk_out1
    SLICE_X121Y245       FDCE                                         r  uart_inst/output_pixel_array_reg[10][16]/C
                         clock pessimism              0.000    60.956    
                         clock uncertainty           -0.197    60.759    
    SLICE_X121Y245       FDCE (Recov_fdce_C_CLR)     -0.405    60.354    uart_inst/output_pixel_array_reg[10][16]
  -------------------------------------------------------------------
                         required time                         60.354    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                 50.804    

Slack (MET) :             50.804ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/output_pixel_array_reg[15][10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.530ns  (logic 1.566ns (16.433%)  route 7.964ns (83.567%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 60.956 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    E22                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    E22                  IBUF (Prop_ibuf_I_O)         1.470     1.490 f  reset_IBUF_inst/O
                         net (fo=3, routed)           5.117     6.607    reset_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096     6.703 f  reset_IBUF_BUFG_inst/O
                         net (fo=66987, routed)       2.847     9.550    uart_inst/reset_IBUF
    SLICE_X121Y245       FDCE                                         f  uart_inst/output_pixel_array_reg[15][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.749    60.956    uart_inst/clk_out1
    SLICE_X121Y245       FDCE                                         r  uart_inst/output_pixel_array_reg[15][10]/C
                         clock pessimism              0.000    60.956    
                         clock uncertainty           -0.197    60.759    
    SLICE_X121Y245       FDCE (Recov_fdce_C_CLR)     -0.405    60.354    uart_inst/output_pixel_array_reg[15][10]
  -------------------------------------------------------------------
                         required time                         60.354    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                 50.804    

Slack (MET) :             50.804ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/output_pixel_array_reg[5][10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.530ns  (logic 1.566ns (16.433%)  route 7.964ns (83.567%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 60.956 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    E22                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    E22                  IBUF (Prop_ibuf_I_O)         1.470     1.490 f  reset_IBUF_inst/O
                         net (fo=3, routed)           5.117     6.607    reset_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096     6.703 f  reset_IBUF_BUFG_inst/O
                         net (fo=66987, routed)       2.847     9.550    uart_inst/reset_IBUF
    SLICE_X121Y245       FDCE                                         f  uart_inst/output_pixel_array_reg[5][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.749    60.956    uart_inst/clk_out1
    SLICE_X121Y245       FDCE                                         r  uart_inst/output_pixel_array_reg[5][10]/C
                         clock pessimism              0.000    60.956    
                         clock uncertainty           -0.197    60.759    
    SLICE_X121Y245       FDCE (Recov_fdce_C_CLR)     -0.405    60.354    uart_inst/output_pixel_array_reg[5][10]
  -------------------------------------------------------------------
                         required time                         60.354    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                 50.804    

Slack (MET) :             50.988ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/input_img_reg[16][4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.309ns  (logic 1.566ns (16.823%)  route 7.743ns (83.177%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -1.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 60.919 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    E22                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    E22                  IBUF (Prop_ibuf_I_O)         1.470     1.490 f  reset_IBUF_inst/O
                         net (fo=3, routed)           5.117     6.607    reset_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096     6.703 f  reset_IBUF_BUFG_inst/O
                         net (fo=66987, routed)       2.626     9.329    u_convolution_2D/reset_IBUF
    SLICE_X61Y60         FDCE                                         f  u_convolution_2D/input_img_reg[16][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.712    60.919    u_convolution_2D/clk_out1
    SLICE_X61Y60         FDCE                                         r  u_convolution_2D/input_img_reg[16][4]/C
                         clock pessimism              0.000    60.919    
                         clock uncertainty           -0.197    60.722    
    SLICE_X61Y60         FDCE (Recov_fdce_C_CLR)     -0.405    60.317    u_convolution_2D/input_img_reg[16][4]
  -------------------------------------------------------------------
                         required time                         60.317    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                 50.988    

Slack (MET) :             50.988ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/input_img_reg[18][4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.309ns  (logic 1.566ns (16.823%)  route 7.743ns (83.177%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -1.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 60.919 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    E22                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    E22                  IBUF (Prop_ibuf_I_O)         1.470     1.490 f  reset_IBUF_inst/O
                         net (fo=3, routed)           5.117     6.607    reset_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096     6.703 f  reset_IBUF_BUFG_inst/O
                         net (fo=66987, routed)       2.626     9.329    u_convolution_2D/reset_IBUF
    SLICE_X61Y60         FDCE                                         f  u_convolution_2D/input_img_reg[18][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.712    60.919    u_convolution_2D/clk_out1
    SLICE_X61Y60         FDCE                                         r  u_convolution_2D/input_img_reg[18][4]/C
                         clock pessimism              0.000    60.919    
                         clock uncertainty           -0.197    60.722    
    SLICE_X61Y60         FDCE (Recov_fdce_C_CLR)     -0.405    60.317    u_convolution_2D/input_img_reg[18][4]
  -------------------------------------------------------------------
                         required time                         60.317    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                 50.988    

Slack (MET) :             51.067ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/input_img_reg[657][19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.592ns  (logic 1.566ns (16.327%)  route 8.026ns (83.673%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 61.195 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    E22                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    E22                  IBUF (Prop_ibuf_I_O)         1.470     1.490 f  reset_IBUF_inst/O
                         net (fo=3, routed)           5.117     6.607    reset_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096     6.703 f  reset_IBUF_BUFG_inst/O
                         net (fo=66987, routed)       2.909     9.612    u_convolution_2D/reset_IBUF
    SLICE_X20Y13         FDCE                                         f  u_convolution_2D/input_img_reg[657][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.988    61.195    u_convolution_2D/clk_out1
    SLICE_X20Y13         FDCE                                         r  u_convolution_2D/input_img_reg[657][19]/C
                         clock pessimism              0.000    61.195    
                         clock uncertainty           -0.197    60.997    
    SLICE_X20Y13         FDCE (Recov_fdce_C_CLR)     -0.319    60.678    u_convolution_2D/input_img_reg[657][19]
  -------------------------------------------------------------------
                         required time                         60.678    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                 51.067    

Slack (MET) :             51.067ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/input_img_reg[659][19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.592ns  (logic 1.566ns (16.327%)  route 8.026ns (83.673%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 61.195 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    E22                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    E22                  IBUF (Prop_ibuf_I_O)         1.470     1.490 f  reset_IBUF_inst/O
                         net (fo=3, routed)           5.117     6.607    reset_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096     6.703 f  reset_IBUF_BUFG_inst/O
                         net (fo=66987, routed)       2.909     9.612    u_convolution_2D/reset_IBUF
    SLICE_X20Y13         FDCE                                         f  u_convolution_2D/input_img_reg[659][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.988    61.195    u_convolution_2D/clk_out1
    SLICE_X20Y13         FDCE                                         r  u_convolution_2D/input_img_reg[659][19]/C
                         clock pessimism              0.000    61.195    
                         clock uncertainty           -0.197    60.997    
    SLICE_X20Y13         FDCE (Recov_fdce_C_CLR)     -0.319    60.678    u_convolution_2D/input_img_reg[659][19]
  -------------------------------------------------------------------
                         required time                         60.678    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                 51.067    

Slack (MET) :             51.173ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/input_img_reg[500][4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.125ns  (logic 1.566ns (17.162%)  route 7.559ns (82.838%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -1.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 60.920 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    E22                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    E22                  IBUF (Prop_ibuf_I_O)         1.470     1.490 f  reset_IBUF_inst/O
                         net (fo=3, routed)           5.117     6.607    reset_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096     6.703 f  reset_IBUF_BUFG_inst/O
                         net (fo=66987, routed)       2.442     9.145    u_convolution_2D/reset_IBUF
    SLICE_X50Y89         FDCE                                         f  u_convolution_2D/input_img_reg[500][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.713    60.920    u_convolution_2D/clk_out1
    SLICE_X50Y89         FDCE                                         r  u_convolution_2D/input_img_reg[500][4]/C
                         clock pessimism              0.000    60.920    
                         clock uncertainty           -0.197    60.723    
    SLICE_X50Y89         FDCE (Recov_fdce_C_CLR)     -0.405    60.318    u_convolution_2D/input_img_reg[500][4]
  -------------------------------------------------------------------
                         required time                         60.318    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                 51.173    

Slack (MET) :             51.173ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/input_img_reg[501][4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.125ns  (logic 1.566ns (17.162%)  route 7.559ns (82.838%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -1.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 60.920 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    E22                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    E22                  IBUF (Prop_ibuf_I_O)         1.470     1.490 f  reset_IBUF_inst/O
                         net (fo=3, routed)           5.117     6.607    reset_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096     6.703 f  reset_IBUF_BUFG_inst/O
                         net (fo=66987, routed)       2.442     9.145    u_convolution_2D/reset_IBUF
    SLICE_X50Y89         FDCE                                         f  u_convolution_2D/input_img_reg[501][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    R4                                                0.000    62.500 r  clk (IN)
                         net (fo=0)                   0.000    62.500    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    63.905 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.067    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    57.393 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    59.116    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    59.207 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.713    60.920    u_convolution_2D/clk_out1
    SLICE_X50Y89         FDCE                                         r  u_convolution_2D/input_img_reg[501][4]/C
                         clock pessimism              0.000    60.920    
                         clock uncertainty           -0.197    60.723    
    SLICE_X50Y89         FDCE (Recov_fdce_C_CLR)     -0.405    60.318    u_convolution_2D/input_img_reg[501][4]
  -------------------------------------------------------------------
                         required time                         60.318    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                 51.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.170ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/input_img_reg[376][12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.264ns (7.584%)  route 3.216ns (92.416%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    E22                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    E22                  IBUF (Prop_ibuf_I_O)         0.238     0.258 f  reset_IBUF_inst/O
                         net (fo=3, routed)           2.422     2.680    reset_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.706 f  reset_IBUF_BUFG_inst/O
                         net (fo=66987, routed)       0.795     3.500    u_convolution_2D/reset_IBUF
    SLICE_X158Y206       FDCE                                         f  u_convolution_2D/input_img_reg[376][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.013    -0.801    u_convolution_2D/clk_out1
    SLICE_X158Y206       FDCE                                         r  u_convolution_2D/input_img_reg[376][12]/C
                         clock pessimism              0.000    -0.801    
                         clock uncertainty            0.197    -0.603    
    SLICE_X158Y206       FDCE (Remov_fdce_C_CLR)     -0.067    -0.670    u_convolution_2D/input_img_reg[376][12]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/input_img_reg[378][12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.264ns (7.584%)  route 3.216ns (92.416%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    E22                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    E22                  IBUF (Prop_ibuf_I_O)         0.238     0.258 f  reset_IBUF_inst/O
                         net (fo=3, routed)           2.422     2.680    reset_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.706 f  reset_IBUF_BUFG_inst/O
                         net (fo=66987, routed)       0.795     3.500    u_convolution_2D/reset_IBUF
    SLICE_X158Y206       FDCE                                         f  u_convolution_2D/input_img_reg[378][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.013    -0.801    u_convolution_2D/clk_out1
    SLICE_X158Y206       FDCE                                         r  u_convolution_2D/input_img_reg[378][12]/C
                         clock pessimism              0.000    -0.801    
                         clock uncertainty            0.197    -0.603    
    SLICE_X158Y206       FDCE (Remov_fdce_C_CLR)     -0.067    -0.670    u_convolution_2D/input_img_reg[378][12]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/input_img_reg[887][12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.264ns (7.581%)  route 3.217ns (92.419%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    E22                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    E22                  IBUF (Prop_ibuf_I_O)         0.238     0.258 f  reset_IBUF_inst/O
                         net (fo=3, routed)           2.422     2.680    reset_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.706 f  reset_IBUF_BUFG_inst/O
                         net (fo=66987, routed)       0.796     3.501    u_convolution_2D/reset_IBUF
    SLICE_X158Y201       FDCE                                         f  u_convolution_2D/input_img_reg[887][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.014    -0.800    u_convolution_2D/clk_out1
    SLICE_X158Y201       FDCE                                         r  u_convolution_2D/input_img_reg[887][12]/C
                         clock pessimism              0.000    -0.800    
                         clock uncertainty            0.197    -0.602    
    SLICE_X158Y201       FDCE (Remov_fdce_C_CLR)     -0.067    -0.669    u_convolution_2D/input_img_reg[887][12]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                           3.501    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/input_img_reg[893][12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.264ns (7.581%)  route 3.217ns (92.419%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    E22                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    E22                  IBUF (Prop_ibuf_I_O)         0.238     0.258 f  reset_IBUF_inst/O
                         net (fo=3, routed)           2.422     2.680    reset_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.706 f  reset_IBUF_BUFG_inst/O
                         net (fo=66987, routed)       0.796     3.501    u_convolution_2D/reset_IBUF
    SLICE_X158Y201       FDCE                                         f  u_convolution_2D/input_img_reg[893][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.014    -0.800    u_convolution_2D/clk_out1
    SLICE_X158Y201       FDCE                                         r  u_convolution_2D/input_img_reg[893][12]/C
                         clock pessimism              0.000    -0.800    
                         clock uncertainty            0.197    -0.602    
    SLICE_X158Y201       FDCE (Remov_fdce_C_CLR)     -0.067    -0.669    u_convolution_2D/input_img_reg[893][12]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                           3.501    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/row_temp_buf_reg[117][10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.264ns (7.584%)  route 3.216ns (92.416%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    E22                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    E22                  IBUF (Prop_ibuf_I_O)         0.238     0.258 f  reset_IBUF_inst/O
                         net (fo=3, routed)           2.422     2.680    reset_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.706 f  reset_IBUF_BUFG_inst/O
                         net (fo=66987, routed)       0.795     3.500    u_convolution_2D/reset_IBUF
    SLICE_X162Y238       FDCE                                         f  u_convolution_2D/row_temp_buf_reg[117][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.013    -0.801    u_convolution_2D/clk_out1
    SLICE_X162Y238       FDCE                                         r  u_convolution_2D/row_temp_buf_reg[117][10]/C
                         clock pessimism              0.000    -0.801    
                         clock uncertainty            0.197    -0.603    
    SLICE_X162Y238       FDCE (Remov_fdce_C_CLR)     -0.067    -0.670    u_convolution_2D/row_temp_buf_reg[117][10]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/row_temp_buf_reg[48][15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.264ns (7.584%)  route 3.216ns (92.416%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    E22                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    E22                  IBUF (Prop_ibuf_I_O)         0.238     0.258 f  reset_IBUF_inst/O
                         net (fo=3, routed)           2.422     2.680    reset_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.706 f  reset_IBUF_BUFG_inst/O
                         net (fo=66987, routed)       0.795     3.500    u_convolution_2D/reset_IBUF
    SLICE_X162Y238       FDCE                                         f  u_convolution_2D/row_temp_buf_reg[48][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.013    -0.801    u_convolution_2D/clk_out1
    SLICE_X162Y238       FDCE                                         r  u_convolution_2D/row_temp_buf_reg[48][15]/C
                         clock pessimism              0.000    -0.801    
                         clock uncertainty            0.197    -0.603    
    SLICE_X162Y238       FDCE (Remov_fdce_C_CLR)     -0.067    -0.670    u_convolution_2D/row_temp_buf_reg[48][15]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            u_convolution_2D/row_temp_buf_reg[52][15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.264ns (7.584%)  route 3.216ns (92.416%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    E22                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    E22                  IBUF (Prop_ibuf_I_O)         0.238     0.258 f  reset_IBUF_inst/O
                         net (fo=3, routed)           2.422     2.680    reset_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.706 f  reset_IBUF_BUFG_inst/O
                         net (fo=66987, routed)       0.795     3.500    u_convolution_2D/reset_IBUF
    SLICE_X162Y238       FDCE                                         f  u_convolution_2D/row_temp_buf_reg[52][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.013    -0.801    u_convolution_2D/clk_out1
    SLICE_X162Y238       FDCE                                         r  u_convolution_2D/row_temp_buf_reg[52][15]/C
                         clock pessimism              0.000    -0.801    
                         clock uncertainty            0.197    -0.603    
    SLICE_X162Y238       FDCE (Remov_fdce_C_CLR)     -0.067    -0.670    u_convolution_2D/row_temp_buf_reg[52][15]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/output_pixel_array_reg[128][8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.264ns (7.575%)  route 3.220ns (92.425%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    E22                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    E22                  IBUF (Prop_ibuf_I_O)         0.238     0.258 f  reset_IBUF_inst/O
                         net (fo=3, routed)           2.422     2.680    reset_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.706 f  reset_IBUF_BUFG_inst/O
                         net (fo=66987, routed)       0.799     3.504    uart_inst/reset_IBUF
    SLICE_X6Y209         FDCE                                         f  uart_inst/output_pixel_array_reg[128][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.017    -0.797    uart_inst/clk_out1
    SLICE_X6Y209         FDCE                                         r  uart_inst/output_pixel_array_reg[128][8]/C
                         clock pessimism              0.000    -0.797    
                         clock uncertainty            0.197    -0.599    
    SLICE_X6Y209         FDCE (Remov_fdce_C_CLR)     -0.067    -0.666    uart_inst/output_pixel_array_reg[128][8]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                           3.504    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/output_pixel_array_reg[129][1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.264ns (7.573%)  route 3.221ns (92.427%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    E22                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    E22                  IBUF (Prop_ibuf_I_O)         0.238     0.258 f  reset_IBUF_inst/O
                         net (fo=3, routed)           2.422     2.680    reset_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.706 f  reset_IBUF_BUFG_inst/O
                         net (fo=66987, routed)       0.800     3.505    uart_inst/reset_IBUF
    SLICE_X6Y205         FDCE                                         f  uart_inst/output_pixel_array_reg[129][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.018    -0.796    uart_inst/clk_out1
    SLICE_X6Y205         FDCE                                         r  uart_inst/output_pixel_array_reg[129][1]/C
                         clock pessimism              0.000    -0.796    
                         clock uncertainty            0.197    -0.598    
    SLICE_X6Y205         FDCE (Remov_fdce_C_CLR)     -0.067    -0.665    uart_inst/output_pixel_array_reg[129][1]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                           3.505    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            uart_inst/output_pixel_array_reg[129][5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - VIRTUAL_clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.264ns (7.573%)  route 3.221ns (92.427%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    E22                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    E22                  IBUF (Prop_ibuf_I_O)         0.238     0.258 f  reset_IBUF_inst/O
                         net (fo=3, routed)           2.422     2.680    reset_IBUF
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.706 f  reset_IBUF_BUFG_inst/O
                         net (fo=66987, routed)       0.800     3.505    uart_inst/reset_IBUF
    SLICE_X2Y211         FDCE                                         f  uart_inst/output_pixel_array_reg[129][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.018    -0.796    uart_inst/clk_out1
    SLICE_X2Y211         FDCE                                         r  uart_inst/output_pixel_array_reg[129][5]/C
                         clock pessimism              0.000    -0.796    
                         clock uncertainty            0.197    -0.598    
    SLICE_X2Y211         FDCE (Remov_fdce_C_CLR)     -0.067    -0.665    uart_inst/output_pixel_array_reg[129][5]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                           3.505    
  -------------------------------------------------------------------
                         slack                                  4.170    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            led_state_uart[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.802ns  (logic 3.997ns (16.117%)  route 20.805ns (83.883%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.852    -0.967    uart_inst/clk_out1
    SLICE_X51Y207        FDCE                                         r  uart_inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y207        FDCE (Prop_fdce_C_Q)         0.456    -0.511 r  uart_inst/state_reg[2]/Q
                         net (fo=158, routed)        20.805    20.294    led_state_uart_OBUF[2]
    V15                  OBUF (Prop_obuf_I_O)         3.541    23.835 r  led_state_uart_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.835    led_state_uart[2]
    V15                                                               r  led_state_uart[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_convolution_2D/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            led_state_conv[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.575ns  (logic 4.045ns (17.159%)  route 19.529ns (82.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.938    -0.881    u_convolution_2D/clk_out1
    SLICE_X140Y238       FDCE                                         r  u_convolution_2D/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y238       FDCE (Prop_fdce_C_Q)         0.518    -0.363 r  u_convolution_2D/state_reg[0]/Q
                         net (fo=210, routed)        19.529    19.167    led_state_conv_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.527    22.694 r  led_state_conv_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.694    led_state_conv[0]
    U16                                                               r  led_state_conv[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_convolution_2D/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            led_state_conv[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.287ns  (logic 4.077ns (17.508%)  route 19.210ns (82.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.877    -0.942    u_convolution_2D/clk_out1
    SLICE_X136Y241       FDCE                                         r  u_convolution_2D/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y241       FDCE (Prop_fdce_C_Q)         0.518    -0.424 r  u_convolution_2D/state_reg[2]/Q
                         net (fo=209, routed)        19.210    18.786    led_state_conv_OBUF[2]
    T15                  OBUF (Prop_obuf_I_O)         3.559    22.345 r  led_state_conv_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.345    led_state_conv[2]
    T15                                                               r  led_state_conv[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_convolution_2D/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            led_state_conv[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.870ns  (logic 4.174ns (18.252%)  route 18.696ns (81.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.939    -0.880    u_convolution_2D/clk_out1
    SLICE_X140Y240       FDCE                                         r  u_convolution_2D/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y240       FDCE (Prop_fdce_C_Q)         0.478    -0.402 r  u_convolution_2D/state_reg[1]/Q
                         net (fo=209, routed)        18.696    18.294    led_state_conv_OBUF[1]
    T16                  OBUF (Prop_obuf_I_O)         3.696    21.990 r  led_state_conv_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.990    led_state_conv[1]
    T16                                                               r  led_state_conv[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            led_state_uart[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.434ns  (logic 3.987ns (22.867%)  route 13.447ns (77.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.846    -0.973    uart_inst/clk_out1
    SLICE_X51Y215        FDCE                                         r  uart_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y215        FDCE (Prop_fdce_C_Q)         0.456    -0.517 r  uart_inst/state_reg[1]/Q
                         net (fo=165, routed)        13.447    12.931    led_state_uart_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         3.531    16.461 r  led_state_uart_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.461    led_state_uart[1]
    W16                                                               r  led_state_uart[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            led_state_uart[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.061ns  (logic 4.119ns (24.145%)  route 12.941ns (75.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.853    -0.966    uart_inst/clk_out1
    SLICE_X51Y206        FDCE                                         r  uart_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y206        FDCE (Prop_fdce_C_Q)         0.419    -0.547 r  uart_inst/state_reg[0]/Q
                         net (fo=159, routed)        12.941    12.395    led_state_uart_OBUF[0]
    W15                  OBUF (Prop_obuf_I_O)         3.700    16.095 r  led_state_uart_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.095    led_state_uart[0]
    W15                                                               r  led_state_uart[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/uart_tx_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.829ns  (logic 4.024ns (40.945%)  route 5.804ns (59.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.932    -0.887    uart_inst/uart_tx_inst/clk_out1
    SLICE_X31Y221        FDPE                                         r  uart_inst/uart_tx_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y221        FDPE (Prop_fdpe_C_Q)         0.456    -0.431 r  uart_inst/uart_tx_inst/tx_reg/Q
                         net (fo=1, routed)           5.804     5.374    tx_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         3.568     8.942 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     8.942    tx
    AA19                                                              r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_convolution_2D/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            led_state_conv[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.520ns  (logic 4.020ns (47.180%)  route 4.500ns (52.820%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       1.842    -0.977    u_convolution_2D/clk_out1
    SLICE_X0Y132         FDCE                                         r  u_convolution_2D/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDCE (Prop_fdce_C_Q)         0.456    -0.521 r  u_convolution_2D/state_reg[3]/Q
                         net (fo=209, routed)         4.500     3.979    led_state_conv_OBUF[3]
    T14                  OBUF (Prop_obuf_I_O)         3.564     7.543 r  led_state_conv_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.543    led_state_conv[3]
    T14                                                               r  led_state_conv[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_convolution_2D/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            led_state_conv[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.085ns  (logic 1.405ns (45.545%)  route 1.680ns (54.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.649    -0.651    u_convolution_2D/clk_out1
    SLICE_X0Y132         FDCE                                         r  u_convolution_2D/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  u_convolution_2D/state_reg[3]/Q
                         net (fo=209, routed)         1.680     1.170    led_state_conv_OBUF[3]
    T14                  OBUF (Prop_obuf_I_O)         1.264     2.435 r  led_state_conv_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.435    led_state_conv[3]
    T14                                                               r  led_state_conv[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/uart_tx_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.639ns  (logic 1.410ns (38.742%)  route 2.229ns (61.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.697    -0.602    uart_inst/uart_tx_inst/clk_out1
    SLICE_X31Y221        FDPE                                         r  uart_inst/uart_tx_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y221        FDPE (Prop_fdpe_C_Q)         0.141    -0.461 r  uart_inst/uart_tx_inst/tx_reg/Q
                         net (fo=1, routed)           2.229     1.768    tx_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         1.269     3.037 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.037    tx
    AA19                                                              r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            led_state_uart[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.945ns  (logic 1.408ns (20.274%)  route 5.537ns (79.726%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.671    -0.628    uart_inst/clk_out1
    SLICE_X51Y206        FDCE                                         r  uart_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y206        FDCE (Prop_fdce_C_Q)         0.128    -0.500 r  uart_inst/state_reg[0]/Q
                         net (fo=159, routed)         5.537     5.037    led_state_uart_OBUF[0]
    W15                  OBUF (Prop_obuf_I_O)         1.280     6.317 r  led_state_uart_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.317    led_state_uart[0]
    W15                                                               r  led_state_uart[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            led_state_uart[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        7.137ns  (logic 1.373ns (19.232%)  route 5.764ns (80.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.667    -0.632    uart_inst/clk_out1
    SLICE_X51Y215        FDCE                                         r  uart_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y215        FDCE (Prop_fdce_C_Q)         0.141    -0.491 r  uart_inst/state_reg[1]/Q
                         net (fo=165, routed)         5.764     5.273    led_state_uart_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         1.232     6.505 r  led_state_uart_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.505    led_state_uart[1]
    W16                                                               r  led_state_uart[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_convolution_2D/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            led_state_conv[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        9.551ns  (logic 1.427ns (14.943%)  route 8.124ns (85.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.706    -0.593    u_convolution_2D/clk_out1
    SLICE_X140Y240       FDCE                                         r  u_convolution_2D/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y240       FDCE (Prop_fdce_C_Q)         0.148    -0.445 r  u_convolution_2D/state_reg[1]/Q
                         net (fo=209, routed)         8.124     7.678    led_state_conv_OBUF[1]
    T16                  OBUF (Prop_obuf_I_O)         1.279     8.957 r  led_state_conv_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.957    led_state_conv[1]
    T16                                                               r  led_state_conv[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_convolution_2D/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            led_state_conv[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        9.680ns  (logic 1.424ns (14.706%)  route 8.257ns (85.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.682    -0.617    u_convolution_2D/clk_out1
    SLICE_X136Y241       FDCE                                         r  u_convolution_2D/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y241       FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  u_convolution_2D/state_reg[2]/Q
                         net (fo=209, routed)         8.257     7.804    led_state_conv_OBUF[2]
    T15                  OBUF (Prop_obuf_I_O)         1.260     9.063 r  led_state_conv_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.063    led_state_conv[2]
    T15                                                               r  led_state_conv[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_convolution_2D/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            led_state_conv[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        9.810ns  (logic 1.392ns (14.190%)  route 8.418ns (85.810%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.705    -0.594    u_convolution_2D/clk_out1
    SLICE_X140Y238       FDCE                                         r  u_convolution_2D/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y238       FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  u_convolution_2D/state_reg[0]/Q
                         net (fo=210, routed)         8.418     7.988    led_state_conv_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.228     9.216 r  led_state_conv_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.216    led_state_conv[0]
    U16                                                               r  led_state_conv[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            led_state_uart[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        10.855ns  (logic 1.383ns (12.741%)  route 9.472ns (87.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  instance_name/inst/clkout1_buf/O
                         net (fo=66985, routed)       0.670    -0.629    uart_inst/clk_out1
    SLICE_X51Y207        FDCE                                         r  uart_inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y207        FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  uart_inst/state_reg[2]/Q
                         net (fo=158, routed)         9.472     8.984    led_state_uart_OBUF[2]
    V15                  OBUF (Prop_obuf_I_O)         1.242    10.226 r  led_state_uart_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.226    led_state_uart[2]
    V15                                                               r  led_state_uart[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     5.431 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.911    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332     2.579 f  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579     3.157    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.186 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           0.872     4.058    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -5.107 r  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -3.384    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -1.668    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





