<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='400' ll='402' type='static def_instr_iterator llvm::MachineRegisterInfo::def_instr_end()'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='406' u='c' c='_ZNK4llvm19MachineRegisterInfo16def_instructionsEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='403' u='c' c='_ZNK4llvm19MachineRegisterInfo10getVRegDefEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='414' u='c' c='_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='211' u='c' c='_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='224' u='c' c='_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='304' u='c' c='_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20transformInstructionERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='323' u='c' c='_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20transformInstructionERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp' l='355' u='c' c='_ZN12_GLOBAL__N_119R600VectorRegMerger20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='314' u='c' c='_ZL12isDefBetweenjN4llvm9SlotIndexES0_PKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='466' u='c' c='_ZL12regIsPICBasejRKN4llvm19MachineRegisterInfoE'/>
