{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641572775901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641572775909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 07 13:26:15 2022 " "Processing started: Fri Jan 07 13:26:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641572775909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641572775909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P11interface -c P11interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off P11interface -c P11interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641572775909 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641572777426 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641572777426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p11interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p11interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P11interface-behav " "Found design unit 1: P11interface-behav" {  } { { "P11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641572801296 ""} { "Info" "ISGN_ENTITY_NAME" "1 P11interface " "Found entity 1: P11interface" {  } { { "P11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641572801296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641572801296 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "P11interface " "Elaborating entity \"P11interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641572801476 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado P11interface.vhd(53) " "VHDL Process Statement warning at P11interface.vhd(53): signal \"estado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1641572801493 "|P11interface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entradaA P11interface.vhd(54) " "VHDL Process Statement warning at P11interface.vhd(54): signal \"entradaA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1641572801493 "|P11interface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entradaB P11interface.vhd(55) " "VHDL Process Statement warning at P11interface.vhd(55): signal \"entradaB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1641572801972 "|P11interface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado P11interface.vhd(56) " "VHDL Process Statement warning at P11interface.vhd(56): signal \"estado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1641572801973 "|P11interface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entradaA P11interface.vhd(58) " "VHDL Process Statement warning at P11interface.vhd(58): signal \"entradaA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1641572801973 "|P11interface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entradaB P11interface.vhd(59) " "VHDL Process Statement warning at P11interface.vhd(59): signal \"entradaB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1641572801973 "|P11interface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entradaA P11interface.vhd(60) " "VHDL Process Statement warning at P11interface.vhd(60): signal \"entradaA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1641572801973 "|P11interface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entradaB P11interface.vhd(61) " "VHDL Process Statement warning at P11interface.vhd(61): signal \"entradaB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1641572801973 "|P11interface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado P11interface.vhd(63) " "VHDL Process Statement warning at P11interface.vhd(63): signal \"estado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1641572801974 "|P11interface"}
{ "Warning" "WSGN_SEARCH_FILE" "p10ula.vhd 2 1 " "Using design file p10ula.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P10ula-rtl " "Found design unit 1: P10ula-rtl" {  } { { "p10ula.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p10ula.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641572802273 ""} { "Info" "ISGN_ENTITY_NAME" "1 P10ula " "Found entity 1: P10ula" {  } { { "p10ula.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p10ula.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641572802273 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641572802273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P10ula P10ula:alu " "Elaborating entity \"P10ula\" for hierarchy \"P10ula:alu\"" {  } { { "P11interface.vhd" "alu" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641572802276 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout p10ula.vhd(120) " "VHDL Process Statement warning at p10ula.vhd(120): signal \"cout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "p10ula.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p10ula.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1641572802281 "|P11interface|P10ula:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boutt p10ula.vhd(121) " "VHDL Process Statement warning at p10ula.vhd(121): signal \"boutt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "p10ula.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p10ula.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1641572802281 "|P11interface|P10ula:alu"}
{ "Warning" "WSGN_SEARCH_FILE" "p01and_4b.vhd 2 1 " "Using design file p01and_4b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P01and_4b-and_4b_behav " "Found design unit 1: P01and_4b-and_4b_behav" {  } { { "p01and_4b.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p01and_4b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641572802498 ""} { "Info" "ISGN_ENTITY_NAME" "1 P01and_4b " "Found entity 1: P01and_4b" {  } { { "p01and_4b.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p01and_4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641572802498 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641572802498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P01and_4b P10ula:alu\|P01and_4b:andd " "Elaborating entity \"P01and_4b\" for hierarchy \"P10ula:alu\|P01and_4b:andd\"" {  } { { "p10ula.vhd" "andd" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p10ula.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641572802502 ""}
{ "Warning" "WSGN_SEARCH_FILE" "p02or_4b.vhd 2 1 " "Using design file p02or_4b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P02or_4b-or_4b_behav " "Found design unit 1: P02or_4b-or_4b_behav" {  } { { "p02or_4b.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p02or_4b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641572802687 ""} { "Info" "ISGN_ENTITY_NAME" "1 P02or_4b " "Found entity 1: P02or_4b" {  } { { "p02or_4b.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p02or_4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641572802687 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641572802687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P02or_4b P10ula:alu\|P02or_4b:orr " "Elaborating entity \"P02or_4b\" for hierarchy \"P10ula:alu\|P02or_4b:orr\"" {  } { { "p10ula.vhd" "orr" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p10ula.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641572802691 ""}
{ "Warning" "WSGN_SEARCH_FILE" "p03not_4b.vhd 2 1 " "Using design file p03not_4b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P03not_4b-not_4b_behav " "Found design unit 1: P03not_4b-not_4b_behav" {  } { { "p03not_4b.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p03not_4b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641572802876 ""} { "Info" "ISGN_ENTITY_NAME" "1 P03not_4b " "Found entity 1: P03not_4b" {  } { { "p03not_4b.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p03not_4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641572802876 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641572802876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P03not_4b P10ula:alu\|P03not_4b:nott " "Elaborating entity \"P03not_4b\" for hierarchy \"P10ula:alu\|P03not_4b:nott\"" {  } { { "p10ula.vhd" "nott" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p10ula.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641572802879 ""}
{ "Warning" "WSGN_SEARCH_FILE" "p04xor_4b.vhd 2 1 " "Using design file p04xor_4b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P04xor_4b-xor_4b_behav " "Found design unit 1: P04xor_4b-xor_4b_behav" {  } { { "p04xor_4b.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p04xor_4b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641572803061 ""} { "Info" "ISGN_ENTITY_NAME" "1 P04xor_4b " "Found entity 1: P04xor_4b" {  } { { "p04xor_4b.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p04xor_4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641572803061 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641572803061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P04xor_4b P10ula:alu\|P04xor_4b:xorr " "Elaborating entity \"P04xor_4b\" for hierarchy \"P10ula:alu\|P04xor_4b:xorr\"" {  } { { "p10ula.vhd" "xorr" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p10ula.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641572803064 ""}
{ "Warning" "WSGN_SEARCH_FILE" "p06adder4bit.vhd 2 1 " "Using design file p06adder4bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P06adder4bit-adder_behav " "Found design unit 1: P06adder4bit-adder_behav" {  } { { "p06adder4bit.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p06adder4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641572803247 ""} { "Info" "ISGN_ENTITY_NAME" "1 P06adder4bit " "Found entity 1: P06adder4bit" {  } { { "p06adder4bit.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p06adder4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641572803247 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641572803247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P06adder4bit P10ula:alu\|P06adder4bit:sum " "Elaborating entity \"P06adder4bit\" for hierarchy \"P10ula:alu\|P06adder4bit:sum\"" {  } { { "p10ula.vhd" "sum" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p10ula.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641572803251 ""}
{ "Warning" "WSGN_SEARCH_FILE" "p05fulladder.vhd 2 1 " "Using design file p05fulladder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P05fulladder-fa_behav " "Found design unit 1: P05fulladder-fa_behav" {  } { { "p05fulladder.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p05fulladder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641572803445 ""} { "Info" "ISGN_ENTITY_NAME" "1 P05fulladder " "Found entity 1: P05fulladder" {  } { { "p05fulladder.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p05fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641572803445 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641572803445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P05fulladder P10ula:alu\|P06adder4bit:sum\|P05fulladder:fa1 " "Elaborating entity \"P05fulladder\" for hierarchy \"P10ula:alu\|P06adder4bit:sum\|P05fulladder:fa1\"" {  } { { "p06adder4bit.vhd" "fa1" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p06adder4bit.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641572803448 ""}
{ "Warning" "WSGN_SEARCH_FILE" "p07sub4bit.vhd 2 1 " "Using design file p07sub4bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P07sub4bit-sub4bit_behav " "Found design unit 1: P07sub4bit-sub4bit_behav" {  } { { "p07sub4bit.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p07sub4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641572803788 ""} { "Info" "ISGN_ENTITY_NAME" "1 P07sub4bit " "Found entity 1: P07sub4bit" {  } { { "p07sub4bit.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p07sub4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641572803788 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641572803788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P07sub4bit P10ula:alu\|P07sub4bit:sub " "Elaborating entity \"P07sub4bit\" for hierarchy \"P10ula:alu\|P07sub4bit:sub\"" {  } { { "p10ula.vhd" "sub" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p10ula.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641572803792 ""}
{ "Warning" "WSGN_SEARCH_FILE" "p09compl2.vhd 2 1 " "Using design file p09compl2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P09compl2-compl2_behav " "Found design unit 1: P09compl2-compl2_behav" {  } { { "p09compl2.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p09compl2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641572803967 ""} { "Info" "ISGN_ENTITY_NAME" "1 P09compl2 " "Found entity 1: P09compl2" {  } { { "p09compl2.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p09compl2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641572803967 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641572803967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P09compl2 P10ula:alu\|P07sub4bit:sub\|P09compl2:cp1 " "Elaborating entity \"P09compl2\" for hierarchy \"P10ula:alu\|P07sub4bit:sub\|P09compl2:cp1\"" {  } { { "p07sub4bit.vhd" "cp1" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p07sub4bit.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641572803970 ""}
{ "Warning" "WSGN_SEARCH_FILE" "p08mult4bit.vhd 2 1 " "Using design file p08mult4bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P08mult4bit-mult4bit_comport " "Found design unit 1: P08mult4bit-mult4bit_comport" {  } { { "p08mult4bit.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p08mult4bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641572804192 ""} { "Info" "ISGN_ENTITY_NAME" "1 P08mult4bit " "Found entity 1: P08mult4bit" {  } { { "p08mult4bit.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p08mult4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641572804192 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641572804192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P08mult4bit P10ula:alu\|P08mult4bit:mult " "Elaborating entity \"P08mult4bit\" for hierarchy \"P10ula:alu\|P08mult4bit:mult\"" {  } { { "p10ula.vhd" "mult" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/p10ula.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641572804195 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "A\[0\] A\[0\]~_emulated A\[0\]~1 " "Register \"A\[0\]\" is converted into an equivalent circuit using register \"A\[0\]~_emulated\" and latch \"A\[0\]~1\"" {  } { { "P11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641572806576 "|P11interface|A[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "B\[0\] B\[0\]~_emulated B\[0\]~1 " "Register \"B\[0\]\" is converted into an equivalent circuit using register \"B\[0\]~_emulated\" and latch \"B\[0\]~1\"" {  } { { "P11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641572806576 "|P11interface|B[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "B\[1\] B\[1\]~_emulated B\[1\]~6 " "Register \"B\[1\]\" is converted into an equivalent circuit using register \"B\[1\]~_emulated\" and latch \"B\[1\]~6\"" {  } { { "P11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641572806576 "|P11interface|B[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "A\[1\] A\[1\]~_emulated A\[1\]~6 " "Register \"A\[1\]\" is converted into an equivalent circuit using register \"A\[1\]~_emulated\" and latch \"A\[1\]~6\"" {  } { { "P11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641572806576 "|P11interface|A[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "B\[2\] B\[2\]~_emulated B\[2\]~11 " "Register \"B\[2\]\" is converted into an equivalent circuit using register \"B\[2\]~_emulated\" and latch \"B\[2\]~11\"" {  } { { "P11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641572806576 "|P11interface|B[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "A\[2\] A\[2\]~_emulated A\[2\]~11 " "Register \"A\[2\]\" is converted into an equivalent circuit using register \"A\[2\]~_emulated\" and latch \"A\[2\]~11\"" {  } { { "P11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641572806576 "|P11interface|A[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "B\[3\] B\[3\]~_emulated B\[3\]~16 " "Register \"B\[3\]\" is converted into an equivalent circuit using register \"B\[3\]~_emulated\" and latch \"B\[3\]~16\"" {  } { { "P11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641572806576 "|P11interface|B[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "A\[3\] A\[3\]~_emulated A\[3\]~16 " "Register \"A\[3\]\" is converted into an equivalent circuit using register \"A\[3\]~_emulated\" and latch \"A\[3\]~16\"" {  } { { "P11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641572806576 "|P11interface|A[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "saidaA\[0\]~reg0 saidaA\[0\]~reg0_emulated saidaA\[0\]~1 " "Register \"saidaA\[0\]~reg0\" is converted into an equivalent circuit using register \"saidaA\[0\]~reg0_emulated\" and latch \"saidaA\[0\]~1\"" {  } { { "P11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641572806576 "|P11interface|saidaA[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "saidaA\[1\]~reg0 saidaA\[1\]~reg0_emulated saidaA\[1\]~6 " "Register \"saidaA\[1\]~reg0\" is converted into an equivalent circuit using register \"saidaA\[1\]~reg0_emulated\" and latch \"saidaA\[1\]~6\"" {  } { { "P11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641572806576 "|P11interface|saidaA[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "saidaA\[2\]~reg0 saidaA\[2\]~reg0_emulated saidaA\[2\]~11 " "Register \"saidaA\[2\]~reg0\" is converted into an equivalent circuit using register \"saidaA\[2\]~reg0_emulated\" and latch \"saidaA\[2\]~11\"" {  } { { "P11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641572806576 "|P11interface|saidaA[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "saidaA\[3\]~reg0 saidaA\[3\]~reg0_emulated saidaA\[3\]~16 " "Register \"saidaA\[3\]~reg0\" is converted into an equivalent circuit using register \"saidaA\[3\]~reg0_emulated\" and latch \"saidaA\[3\]~16\"" {  } { { "P11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641572806576 "|P11interface|saidaA[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "saidaB\[0\]~reg0 saidaB\[0\]~reg0_emulated saidaB\[0\]~1 " "Register \"saidaB\[0\]~reg0\" is converted into an equivalent circuit using register \"saidaB\[0\]~reg0_emulated\" and latch \"saidaB\[0\]~1\"" {  } { { "P11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641572806576 "|P11interface|saidaB[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "saidaB\[1\]~reg0 saidaB\[1\]~reg0_emulated saidaB\[1\]~6 " "Register \"saidaB\[1\]~reg0\" is converted into an equivalent circuit using register \"saidaB\[1\]~reg0_emulated\" and latch \"saidaB\[1\]~6\"" {  } { { "P11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641572806576 "|P11interface|saidaB[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "saidaB\[2\]~reg0 saidaB\[2\]~reg0_emulated saidaB\[2\]~11 " "Register \"saidaB\[2\]~reg0\" is converted into an equivalent circuit using register \"saidaB\[2\]~reg0_emulated\" and latch \"saidaB\[2\]~11\"" {  } { { "P11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641572806576 "|P11interface|saidaB[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "saidaB\[3\]~reg0 saidaB\[3\]~reg0_emulated saidaB\[3\]~16 " "Register \"saidaB\[3\]~reg0\" is converted into an equivalent circuit using register \"saidaB\[3\]~reg0_emulated\" and latch \"saidaB\[3\]~16\"" {  } { { "P11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641572806576 "|P11interface|saidaB[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "estado estado~_emulated estado~1 " "Register \"estado\" is converted into an equivalent circuit using register \"estado~_emulated\" and latch \"estado~1\"" {  } { { "P11interface.vhd" "" { Text "G:/Meu Drive/01 - UFRJ/05 - 2021.2/07 - Sistemas Digitais - EEL480/03 - VHDL/projetos/18-P11interface/P11interface.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641572806576 "|P11interface|estado"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1641572806576 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1641572806990 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641572809404 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641572809404 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "174 " "Implemented 174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641572810332 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641572810332 ""} { "Info" "ICUT_CUT_TM_LCELLS" "143 " "Implemented 143 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641572810332 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641572810332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641572810540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 07 13:26:50 2022 " "Processing ended: Fri Jan 07 13:26:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641572810540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641572810540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641572810540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641572810540 ""}
