==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 155.708 MB.
INFO: [HLS 200-10] Analyzing design file 'activation_fwd/main.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.54 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.42 seconds; current allocated memory: 156.819 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'activation_fwd(float volatile*, float volatile*, int, int)' (activation_fwd/main.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'activation_fwd(float volatile*, float volatile*, int, int)' (activation_fwd/main.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.64 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.5 seconds; current allocated memory: 157.723 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 157.723 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 158.678 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'activation_fwd' (activation_fwd/main.cpp:6) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 158.149 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 178.177 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 169.897 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'activation_fwd' ...
WARNING: [SYN 201-107] Renaming port name 'activation_fwd/in' to 'activation_fwd/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'activation_fwd/out' to 'activation_fwd/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'activation_fwd/type' to 'activation_fwd/type_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_fwd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 170.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 170.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_fwd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_fwd/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_fwd/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_fwd/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_fwd/dimension' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_fwd/type_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'activation_fwd' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'out_r', 'dimension', 'type_r' and 'return' to AXI-Lite port CTRL.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_fwd/m_axi_gmem_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_fwd/m_axi_gmem_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 171.708 MB.
INFO: [HLS 200-10] Analyzing design file 'activation_fwd/main.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.21 seconds. CPU system time: 0.22 seconds. Elapsed time: 1.11 seconds; current allocated memory: 172.820 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'activation_fwd(float volatile*, float volatile*, int, int)' (activation_fwd/main.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'activation_fwd(float volatile*, float volatile*, int, int)' (activation_fwd/main.cpp:6:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.04 seconds. CPU system time: 0.56 seconds. Elapsed time: 3.98 seconds; current allocated memory: 174.630 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 174.631 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 175.909 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 175.122 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'activation_fwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (activation_fwd/main.cpp:27) in function 'activation_fwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (activation_fwd/main.cpp:42) in function 'activation_fwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'activation_fwd' automatically.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_27_1' (activation_fwd/main.cpp:27) in function 'activation_fwd' partially with a factor of 5.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_42_2' (activation_fwd/main.cpp:42) in function 'activation_fwd' partially with a factor of 5.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 195.789 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'in_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'out_t' (activation_fwd/main.cpp:44:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out_t' (activation_fwd/main.cpp:30:17)
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 127 for loop 'Loop-3' in function 'activation_fwd'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 189.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'activation_fwd' ...
WARNING: [SYN 201-107] Renaming port name 'activation_fwd/in' to 'activation_fwd/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'activation_fwd/out' to 'activation_fwd/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'activation_fwd/type' to 'activation_fwd/type_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_fwd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'in_t'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_2'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('out_t_addr_8_write_ln44', activation_fwd/main.cpp:44) of variable 'in_t_load_7', activation_fwd/main.cpp:44 on array 'out_t', activation_fwd/main.cpp:19 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'out_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_42_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('out_t_addr_7_write_ln30', activation_fwd/main.cpp:30) of variable 'select_ln29_2', activation_fwd/main.cpp:29 on array 'out_t', activation_fwd/main.cpp:19 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'out_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 7, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 190.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 191.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_fwd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_fwd/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_fwd/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_fwd/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_fwd/dimension' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_fwd/type_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'activation_fwd' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'out_r', 'dimension', 'type_r' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_fwd'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 193.259 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
