// Seed: 2874155640
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri id_4 = id_3 == id_2[1'b0];
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  id_4(
      .id_0(1 != 1),
      .id_1({1'b0, 1, id_3 == 1}),
      .id_2(id_3),
      .id_3(id_1),
      .id_4(id_2),
      .id_5(1),
      .id_6(1'h0),
      .id_7(id_2),
      .id_8(id_2),
      .id_9(),
      .id_10(1),
      .id_11(1),
      .id_12(id_3 == 1'b0),
      .id_13(1),
      .id_14(id_3)
  );
  reg id_5;
  assign id_5 = id_3;
  assign id_1 = id_5;
  wire id_6;
  wire id_7;
  always
    repeat (id_4 == {id_3[1]}) begin : LABEL_0
      id_5 <= $display(1'b0);
      $display;
    end
  logic [7:0] id_8;
  wire id_9;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_6
  );
  assign id_8[1>1] = id_9;
endmodule
