LIBRARY ieee;
USE ieee.std_logic_1164.all; 
USE ieee.std_logic_unsigned.all;
LIBRARY work;

entity T_flipflop is
port(
		Enable : in std_logic;
		clock	 : in std_logic;
		T  	 : in std_logic;
		Q		 : out std_logic
);
end entity T_flipflop;

architecture behavioural of T_flipflop is
	signal Qsig 	: std_logic;
	signal clear	: std_logic;
begin
	process(Enable, clock)
		begin
			if enable = '1' then
				Qsig <= '0';
			elsif rising_edge(clock) then
				Qsig <= clear;
			end if;
	end process;
	
INPUT:
	clear <= Qsig when T = '0' else not Qsig;
	
OUTPUT:
	Q <= Qsig;
	
end;


-----------------------------------------------------