Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jan 22 12:42:31 2023
| Host         : Omnya running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   211 |
|    Minimum number of control sets                        |   211 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   654 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   211 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |    43 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |    22 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |     8 |
| >= 16              |    88 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             309 |          130 |
| No           | No                    | Yes                    |              98 |           28 |
| No           | Yes                   | No                     |             325 |          130 |
| Yes          | No                    | No                     |            1496 |          415 |
| Yes          | No                    | Yes                    |             140 |           32 |
| Yes          | Yes                   | No                     |            2226 |          630 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                 |                                                                                                                                                         Enable Signal                                                                                                                                                        |                                                                                                                                                                Set/Reset Signal                                                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_1_in                                                                                                                                                                                                            | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[65]_i_1__0_n_0                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/bus_write/fifo_resp/U_fifo_srl/push                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                                                                                    | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                                                                     | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2_fu_105/in_val_data_filed_V_reg_1810                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2_fu_105/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2_fu_105_buf_r_read                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                              | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                   |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                              | system_i/axi_dma/U0/I_RST_MODULE/gen_no_arbiter.m_amesg_i_reg[7]                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[2][0]                                                                                                                                                                                                       | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                         | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[2][0]                                                                                                                                                                                                       | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                                                                                                                                                                                                   | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[2][0]                                                                                                                                                                                                                                        | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                                                                                                                                                                                                | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                              | system_i/axi_mem_intercon/xbar/inst/gen_master_slots[0].reg_slice_mi/p_1_in                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                              | system_i/axi_mem_intercon/xbar/inst/gen_master_slots[0].reg_slice_mi/p_0_in                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[2][0]                                                                                                                                                                                                                                        | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                              | system_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                         | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/store_unit/fifo_wreq/raddr[3]_i_1_n_0                                                                                                                                                                                                                                                  | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                      | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SS[0]                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                      | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SS[0]                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                          | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SS[0]                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                   | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                                                                       | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                                                                           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                                                                  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/mOutPtr[4]_i_1__1__0_n_0                                                                                                                                                                                                                                                                             | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/mOutPtr[4]_i_1__2_n_0                                                                                                                                                                                                                                                                                | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__1_n_0                                                                                                                                                                                                                                              | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                                                                                                | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                       |                                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/m_axi_bready                                                                                                                                                               | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                                                | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/mOutPtr[4]_i_1__0__0_n_0                                                                                                                                                                                                                                                                             | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/store_unit/fifo_wreq/mOutPtr[4]_i_1_n_0                                                                                                                                                                                                                                                | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                           |                                                                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                                                                                                                                                   | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                  | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                     | system_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/getinstream_U0/regslice_both_inStreamTop_V_data_V_U/WEBWE[0]                                                                                                                                                                                                                                         | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                                                                                                | system_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/count_U/mOutPtr[6]_i_1_n_0                                                                                                                                                                                                                                                                           | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                                                                                                        | system_i/example_0/inst/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/command_ongoing_reg                                                                                                                                                   | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                            |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                    | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                         | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                                        | system_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/PS7_i[0]                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2_fu_105/WEBWE[0]                                                                                                                                                                                                  | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                     | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                    | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                                                                                   | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/push                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                            | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/bus_write/fifo_resp/could_multi_bursts.loop_cnt_reg[0]                                                                                                                                                                                                                                 | system_i/example_0/inst/gmem0_m_axi_U/bus_write/fifo_resp/SR[0]                                                                                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WLAST_Dummy_reg[0]                                                                                                                                                                                                                        | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[8]_i_1__0_n_0                                                                                                                                                                                                                                | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2_fu_105/full_n_reg[0]                                                                                                                                                                                             | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                              | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                    |                5 |             10 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                      | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                                                            | system_i/axi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                        | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                        | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                      | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |                5 |             10 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                              | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                              | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                              | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                              | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/buf_U/U_example_fifo_w65_d4096_A_ram/WEA[0]                                                                                                                                                                                                                                                          | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                                       | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                              | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                              | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                              | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                              | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                              | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                              | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                7 |             13 |         1.86 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2_fu_105/full_n_reg_0                                                                                                                                                                                              | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |                4 |             13 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                                        | system_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                             |                2 |             13 |         6.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                                                                                        | system_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                             |                3 |             14 |         4.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                4 |             14 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg_1[0]                                                                                                                                                      | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                7 |             14 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                                   | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                4 |             15 |         3.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                  | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                    |                6 |             15 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                   | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                    |                7 |             15 |         2.14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                          | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               |                                                                                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                                                   | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                8 |             16 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                       | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                              | system_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                             |                5 |             20 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                                                                                               |                5 |             21 |         4.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                             |                                                                                                                                                                                                                                                                                                                                               |                8 |             21 |         2.62 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                                                                     | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                       |                5 |             22 |         4.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                   |                                                                                                                                                                                                                                                                                                                                               |                4 |             23 |         5.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |                9 |             24 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                               |               10 |             24 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                              | system_i/axi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                          |               12 |             26 |         2.17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[7]_i_1_n_0                                                                                                                                                                                                                                     | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |                9 |             26 |         2.89 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                               |                                                                                                                                                                                                                                                                                                                                               |                8 |             26 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                                                                                                               |                5 |             26 |         5.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                              | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |               14 |             28 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                              | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |               13 |             28 |         2.15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                         | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                            |                8 |             30 |         3.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/command_ongoing_reg                                                                                                                                                   | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                9 |             30 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2_fu_105/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                             | system_i/example_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2_fu_105/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                             |                9 |             31 |         3.44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                    | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |               10 |             31 |         3.10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/streamtoparallelwithburst_U0/ap_CS_fsm_state4                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |               11 |             31 |         2.82 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/control_s_axi_U/int_outTop[63]_i_1_n_0                                                                                                                                                                                                                                                               | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                                                | system_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                                  | system_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/control_s_axi_U/int_outTop[31]_i_1_n_0                                                                                                                                                                                                                                                               | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                                                      | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/SR[0]                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg[0]                                                                                                                                                        | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/SR[0]                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                  | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/getinstream_U0/regslice_both_inStreamTop_V_data_V_U/ap_enable_reg_pp0_iter1_reg_0[0]                                                                                                                                                                                                                 | system_i/example_0/inst/getinstream_U0/flow_control_loop_pipe_U/SR[0]                                                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                                                     | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                            |               12 |             33 |         2.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/streamtoparallelwithburst_U0/Q[1]                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                               |               10 |             33 |         3.30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                9 |             33 |         3.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                9 |             33 |         3.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/getinstream_U0/regslice_both_inStreamTop_V_data_V_U/E[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |               10 |             33 |         3.30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                              | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                                         |               13 |             34 |         2.62 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                                                                               |                5 |             34 |         6.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                                                                               |                5 |             36 |         7.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                                              | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |               11 |             38 |         3.45 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                              | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                9 |             39 |         4.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |                5 |             39 |         7.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                               |               12 |             40 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                              | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |               11 |             41 |         3.73 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                                        | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                                                             |                7 |             42 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                               |               10 |             43 |         4.30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |                9 |             46 |         5.11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |                7 |             46 |         6.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                               |                9 |             46 |         5.11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                               |                8 |             46 |         5.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                                                                         | system_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                             |               14 |             47 |         3.36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |                8 |             47 |         5.88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                               |                8 |             47 |         5.88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                                                         | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                                         |               14 |             48 |         3.43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                                                                                                               | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |                9 |             52 |         5.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |               17 |             59 |         3.47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/streamtoparallelwithburst_U0/trunc_ln_reg_2330                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |               16 |             61 |         3.81 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/streamtoparallelwithburst_U0/ap_NS_fsm1                                                                                                                                                                                                                                                              | system_i/example_0/inst/start_for_streamtoparallelwithburst_U0_U/streamtoparallelwithburst_U0_out_memory_read                                                                                                                                                                                                                                 |               16 |             61 |         3.81 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/control_s_axi_U/shiftReg_ce                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                8 |             62 |         7.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/bus_write/fifo_resp/could_multi_bursts.loop_cnt_reg[0]                                                                                                                                                                                                                                 | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |               12 |             62 |         5.17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | system_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |               18 |             62 |         3.44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/streamtoparallelwithburst_U0/Q[0]                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                               |                8 |             62 |         7.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/getinstream_U0/regslice_both_inStreamTop_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |               21 |             64 |         3.05 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/getinstream_U0/regslice_both_inStreamTop_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                 | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                                                                                    |               24 |             65 |         2.71 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                     | system_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                                         |               23 |             65 |         2.83 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                               |               17 |             67 |         3.94 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                               |               15 |             67 |         4.47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |                9 |             69 |         7.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/bus_write/fifo_resp/could_multi_bursts.sect_handling_reg                                                                                                                                                                                                                               | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |               16 |             69 |         4.31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                               |               23 |             69 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                               |               24 |             69 |         2.88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/s_ready_t_reg                                                                                                                                                                                                                              | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |                9 |             69 |         7.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                                                                                       | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |               35 |             73 |         2.09 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/store_unit/tmp_valid_reg_1[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |               29 |             90 |         3.10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                                                                             | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |               27 |             90 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                               |               30 |             90 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                                                                                    | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |               12 |             93 |         7.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/streamtoparallelwithburst_U0/push                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                               |               12 |             93 |         7.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                              | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |               49 |            120 |         2.45 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/bus_write/fifo_resp/wreq_handling_reg                                                                                                                                                                                                                                                  | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                                        |               32 |            131 |         4.09 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                               |              131 |            310 |         2.37 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/example_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                               |              146 |            584 |         4.00 |
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


