[2025-09-17 04:56:53] START suite=qualcomm_srv trace=srv298_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv298_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2736417 heartbeat IPC: 3.654 cumulative IPC: 3.654 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5180423 cumulative IPC: 3.861 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5180423 cumulative IPC: 3.861 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5180424 heartbeat IPC: 4.092 cumulative IPC: 5 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 14691981 heartbeat IPC: 1.051 cumulative IPC: 1.051 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 23877396 heartbeat IPC: 1.089 cumulative IPC: 1.07 (Simulation time: 00 hr 03 min 37 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 33416271 heartbeat IPC: 1.048 cumulative IPC: 1.062 (Simulation time: 00 hr 04 min 51 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 43294002 heartbeat IPC: 1.012 cumulative IPC: 1.049 (Simulation time: 00 hr 06 min 00 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 53075805 heartbeat IPC: 1.022 cumulative IPC: 1.044 (Simulation time: 00 hr 07 min 10 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 62782503 heartbeat IPC: 1.03 cumulative IPC: 1.042 (Simulation time: 00 hr 08 min 27 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 72288027 heartbeat IPC: 1.052 cumulative IPC: 1.043 (Simulation time: 00 hr 09 min 41 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 82003221 heartbeat IPC: 1.029 cumulative IPC: 1.041 (Simulation time: 00 hr 10 min 59 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv298_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000014 cycles: 91063482 heartbeat IPC: 1.104 cumulative IPC: 1.048 (Simulation time: 00 hr 12 min 07 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 95070075 cumulative IPC: 1.052 (Simulation time: 00 hr 13 min 18 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 95070075 cumulative IPC: 1.052 (Simulation time: 00 hr 13 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv298_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.052 instructions: 100000001 cycles: 95070075
CPU 0 Branch Prediction Accuracy: 94.29% MPKI: 10.26 Average ROB Occupancy at Mispredict: 41.35
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1274
BRANCH_INDIRECT: 0.1726
BRANCH_CONDITIONAL: 9.406
BRANCH_DIRECT_CALL: 0.2322
BRANCH_INDIRECT_CALL: 0.07725
BRANCH_RETURN: 0.2403


====Backend Stall Breakdown====
ROB_STALL: 1838566
LQ_STALL: 12995
SQ_STALL: 279131


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 192.74142
REPLAY_LOAD: 75.658325
NON_REPLAY_LOAD: 15.291197

== Total ==
ADDR_TRANS: 415936
REPLAY_LOAD: 253985
NON_REPLAY_LOAD: 1168645

== Counts ==
ADDR_TRANS: 2158
REPLAY_LOAD: 3357
NON_REPLAY_LOAD: 76426

cpu0->cpu0_STLB TOTAL        ACCESS:    1651297 HIT:    1492402 MISS:     158895 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1651297 HIT:    1492402 MISS:     158895 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 114.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4706837 HIT:    2835861 MISS:    1870976 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    3672276 HIT:    2175359 MISS:    1496917 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     173345 HIT:      83280 MISS:      90065 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     529162 HIT:     526680 MISS:       2482 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     332054 HIT:      50542 MISS:     281512 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 39.08 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14371744 HIT:   10797181 MISS:    3574563 MSHR_MERGE:    1015899
cpu0->cpu0_L1I LOAD         ACCESS:   14371744 HIT:   10797181 MISS:    3574563 MSHR_MERGE:    1015899
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 22.8 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24812756 HIT:   22535141 MISS:    2277615 MSHR_MERGE:     658595
cpu0->cpu0_L1D LOAD         ACCESS:   14472308 HIT:   12968872 MISS:    1503436 MSHR_MERGE:     389823
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9975433 HIT:    9536437 MISS:     438996 MSHR_MERGE:     265643
cpu0->cpu0_L1D TRANSLATION  ACCESS:     365015 HIT:      29832 MISS:     335183 MSHR_MERGE:       3129
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 37.14 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11790997 HIT:   10977453 MISS:     813544 MSHR_MERGE:     431464
cpu0->cpu0_ITLB LOAD         ACCESS:   11790997 HIT:   10977453 MISS:     813544 MSHR_MERGE:     431464
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 17.49 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23326426 HIT:   21623698 MISS:    1702728 MSHR_MERGE:     433511
cpu0->cpu0_DTLB LOAD         ACCESS:   23326426 HIT:   21623698 MISS:    1702728 MSHR_MERGE:     433511
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.25 cycles
cpu0->LLC TOTAL        ACCESS:    2150492 HIT:    1954498 MISS:     195994 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1496916 HIT:    1361170 MISS:     135746 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90065 HIT:      65825 MISS:      24240 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     281999 HIT:     281732 MISS:        267 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     281512 HIT:     245771 MISS:      35741 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.62 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4393
  ROW_BUFFER_MISS:     191333
  AVG DBUS CONGESTED CYCLE: 7.134
Channel 0 WQ ROW_BUFFER_HIT:      16409
  ROW_BUFFER_MISS:      93126
  FULL:          0
Channel 0 REFRESHES ISSUED:       7923

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       960495       261900       146697         6340
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          481         7401        37266         7245
  STLB miss resolved @ L2C                0         1103        13715        37062         3393
  STLB miss resolved @ LLC                0         1078        28578       129476        13953
  STLB miss resolved @ MEM                0          134         3610        16854        21124

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             106316        17298       358835       127228         2121
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          276         2204        11110          498
  STLB miss resolved @ L2C                0          118         4931        15881          257
  STLB miss resolved @ LLC                0          365        15706        84308          972
  STLB miss resolved @ MEM                0           25         1807         7118         2236
[2025-09-17 05:10:11] END   suite=qualcomm_srv trace=srv298_ap (rc=0)
