Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Thu Dec 19 13:28:45 2019
| Host             : PP running 64-bit major release  (build 9200)
| Command          : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
| Design           : main
| Device           : xc7a100tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 10.930       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 10.794       |
| Device Static (W)        | 0.136        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 55.8         |
| Junction Temperature (C) | 54.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     3.618 |     2516 |       --- |             --- |
|   LUT as Logic |     3.234 |      886 |     63400 |            1.40 |
|   CARRY4       |     0.299 |      116 |     15850 |            0.73 |
|   Register     |     0.062 |     1094 |    126800 |            0.86 |
|   F7/F8 Muxes  |     0.017 |       22 |     63400 |            0.03 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       55 |       --- |             --- |
| Signals        |     3.130 |     2127 |       --- |             --- |
| I/O            |     4.046 |       41 |       285 |           14.39 |
| Static Power   |     0.136 |          |           |                 |
| Total          |    10.930 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     6.864 |       6.817 |      0.047 |
| Vccaux    |       1.800 |     0.168 |       0.146 |      0.022 |
| Vcco33    |       3.300 |     1.130 |       1.126 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------+-----------+
| Name               | Power (W) |
+--------------------+-----------+
| main               |    10.794 |
|   bt               |     0.245 |
|     fd             |     0.121 |
|     fd_tc          |     0.121 |
|   countdown_tube_u |     0.349 |
|     countdown_beep |     0.113 |
|       fd           |     0.113 |
|     fd             |     0.113 |
|     fd_tc          |     0.110 |
|   next_stage_u     |     0.008 |
|   player_tube_u    |     0.247 |
|     fd_tc          |     0.118 |
|   rj_tube          |     1.095 |
|     fd             |     0.191 |
|     fd_tc          |     0.177 |
|   score_shift_1    |     0.189 |
|   score_shift_2    |     0.221 |
|   score_shift_3    |     0.213 |
|     u              |     0.000 |
|   score_shift_4    |     0.211 |
|     u              |     0.009 |
|   set_main_u       |     0.007 |
|     u              |    <0.001 |
|   setting_tube_u   |     0.336 |
|     fd             |     0.110 |
|     fd_tc          |     0.114 |
|   st               |     2.810 |
|     fd             |     0.276 |
|     fd_tc          |     0.287 |
+--------------------+-----------+


