#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Fri Jun 16 10:11:32 2017
# Process ID: 26469
# Current directory: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c
# Command line: vivado jtag_c2c.xpr
# Log file: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/vivado.log
# Journal file: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/vivado.jou
#-----------------------------------------------------------
start_gui
open_project jtag_c2c.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vivado/vivado201604/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 6240.469 ; gain = 268.543 ; free physical = 92847 ; free virtual = 196797
open_bd_design {/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd}
Adding cell -- xilinx.com:ip:jtag_axi:1.2 - jtag_axi_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz
Adding cell -- xilinx.com:ip:vio:3.0 - vio_0
Adding cell -- xilinx.com:ip:axi_perf_mon:5.0 - axi_perf_mon_0
Adding cell -- xilinx.com:ip:axi_hwicap:3.0 - axi_hwicap_0
Adding cell -- xilinx.com:ip:system_ila:1.0 - system_ila_0
Adding cell -- xilinx.com:ip:axi_chip2chip:4.2 - axi_chip2chip_0
Adding cell -- xilinx.com:ip:aurora_64b66b:11.1 - aurora_64b66b_0
Adding cell -- xilinx.com:ip:system_ila:1.0 - system_ila
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz/locked(undef) and /axi_perf_mon_0/core_aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /aurora_64b66b_0/mmcm_not_locked_out(undef) and /axi_chip2chip_0/aurora_mmcm_not_locked(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <jtag_axi> from BD file </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd>
startgroup
copy_bd_objs /  [get_bd_cells {axi_chip2chip_0}]
set_property location {4 1191 428} [get_bd_cells axi_chip2chip_1]
endgroup
startgroup
copy_bd_objs /  [get_bd_cells {aurora_64b66b_0}]
INFO: [Device 21-403] Loading part xc7z045ffv900-2
copy_bd_objs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6486.566 ; gain = 197.457 ; free physical = 92587 ; free virtual = 196539
set_property location {6 1955 466} [get_bd_cells aurora_64b66b_1]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi_chip2chip -config {PHY_TYPE "Aurora_64B66B" INIT_CLK "0" REF_CLK "0" SHARED_LOGIC "1" }  [get_bd_cells axi_chip2chip_1]
WARNING: [BD 41-1306] The connection to interface pin /aurora_64b66b_1/channel_up is being overridden by the user. This pin will not be connected as a part of interface connection CORE_STATUS
WARNING: [BD 41-1306] The connection to interface pin /aurora_64b66b_1/mmcm_not_locked_out is being overridden by the user. This pin will not be connected as a part of interface connection CORE_STATUS
WARNING: [BD 41-1731] Type mismatch between connected pins: /aurora_64b66b_1/mmcm_not_locked_out(undef) and /axi_chip2chip_1/aurora_mmcm_not_locked(rst)
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi_chip2chip -config {PHY_TYPE "Aurora_64B66B" INIT_CLK "0" REF_CLK "0" SHARED_LOGIC "1" }  [get_bd_cells axi_chip2chip_1]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property location {6 1955 466} [get_bd_cells aurora_64b66b_1]'
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_cells {aurora_64b66b_0}]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property location {4 1191 428} [get_bd_cells axi_chip2chip_1]'
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_cells {axi_chip2chip_0}]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
set_property -dict [list CONFIG.C_LINE_RATE {6.25} CONFIG.C_REFCLK_FREQUENCY {125.000} CONFIG.C_INIT_CLK {100.0}] [get_bd_cells aurora_64b66b_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_AXI_ID_WIDTH.VALUE_SRC PROPAGATED CONFIG.C_AXI_WUSER_WIDTH.VALUE_SRC PROPAGATED] [get_bd_cells axi_chip2chip_0]
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {150.00} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {19.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.625} CONFIG.CLKOUT1_JITTER {143.858} CONFIG.CLKOUT1_PHASE_ERROR {157.402}] [get_bd_cells clk_wiz]
endgroup
save_bd_design
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd> 
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ui/bd_4ae2cc3.ui> 
reset_run jtag_axi_clk_wiz_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 24
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
ERROR: [xilinx.com:ip:axi_perf_mon:5.0-1] /axi_perf_mon_0 
       ##############################################################################
       Core Clock should be the fastest clock among all clocks of AXI Performance Monitor Core.
       ##############################################################################
ERROR: [xilinx.com:ip:axi_perf_mon:5.0-1] /axi_perf_mon_0 
       ##############################################################################
       Core Clock should be the fastest clock among all clocks of AXI Performance Monitor Core.
       ##############################################################################
ERROR: [xilinx.com:ip:axi_perf_mon:5.0-1] /axi_perf_mon_0 
       ##############################################################################
       Core Clock should be the fastest clock among all clocks of AXI Performance Monitor Core.
       ##############################################################################
ERROR: [xilinx.com:ip:axi_perf_mon:5.0-1] /axi_perf_mon_0 
       ##############################################################################
       Core Clock should be the fastest clock among all clocks of AXI Performance Monitor Core.
       ##############################################################################
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_diff_refclk1 of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : INIT CLK of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : USER CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 97656250 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : SYNC CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 195312500 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_refclk1_out of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
ERROR: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 ERROR : DRP_CLK setting is in manual mode, update drp_clk GUI i/p of /aurora_64b66b_0 (Aurora IP) with drp_clk frequency 150000000 Hz being connected to port
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : drp_clk of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 150000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_diff_refclk1 of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : INIT CLK of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : USER CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 97656250 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : SYNC CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 195312500 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_refclk1_out of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
ERROR: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 ERROR : DRP_CLK setting is in manual mode, update drp_clk GUI i/p of /aurora_64b66b_0 (Aurora IP) with drp_clk frequency 150000000 Hz being connected to port
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : drp_clk of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 150000000 Hz.
INFO: [xilinx.com:ip:axi_hwicap:3.0-1] /axi_hwicap_0 
                    ##########################################################################################
                    Clocks connected to AXI HWICAP are same. Configuring AXI HWICAP in SYNC mode ..........
                    ##########################################################################################
ERROR: [xilinx.com:ip:axi_hwicap:3.0-2] /axi_hwicap_0 
                    ##########################################################################################
                    The clock freq is more than 100Mhz. Ensure icap_clk is less than 100Mhz.
                    ##########################################################################################
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd 
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_jtag_axi_0_0, cache-ID = d1f6de0c0dbb51a3; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_axi_bram_ctrl_0_0, cache-ID = 5c6dacad26523924; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_vio_0_0, cache-ID = 8407679df04eed21; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_axi_perf_mon_0_0, cache-ID = 139dce4d37189c90; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_axi_hwicap_0_0, cache-ID = 7bb47558a20cf28e; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_xbar_0, cache-ID = f4a668048c2639ed; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_system_ila_0_0, cache-ID = 7625d2fcea4b042f; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_axi_chip2chip_0_0, cache-ID = db63ea5562f71a23; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_system_ila_0, cache-ID = c06f052bb5f6a2d9; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_proc_sys_reset_0_0, cache-ID = 78b321ee02619193; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_auto_pc_0, cache-ID = 57d8b39bcaf67029; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_auto_pc_1, cache-ID = d4b82cc9fe3aa4ee; cache size = 92.271 MB.
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M01_AXI] [get_bd_cells axi_perf_mon_0]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M02_AXI] [get_bd_cells axi_hwicap_0]
startgroup
set_property -dict [list CONFIG.DRP_FREQ {150.00}] [get_bd_cells aurora_64b66b_0]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells axi_mem_intercon]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/jtag_axi_0/M_AXI" Clk "Auto" }  [get_bd_intf_pins axi_chip2chip_0/s_axi]
</axi_chip2chip_0/s_axi/Mem0> is being mapped into </jtag_axi_0/Data> at <0x76000000 [ 64K ]>
save_bd_design
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd> 
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ui/bd_4ae2cc3.ui> 
launch_runs impl_1 -jobs 24
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </jtag_axi_0/Data>. Please use Address Editor to either map or exclude it.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_diff_refclk1 of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : INIT CLK of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : USER CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 97656250 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : SYNC CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 195312500 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_refclk1_out of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : drp_clk of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 150000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_diff_refclk1 of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : INIT CLK of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : USER CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 97656250 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : SYNC CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 195312500 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_refclk1_out of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : drp_clk of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 150000000 Hz.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
Verilog Output written to : /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v
Verilog Output written to : /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi_wrapper.v
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
Exporting to file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/hw_handoff/jtag_axi_system_ila_0_0.hwh
Generated Block Design Tcl file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/hw_handoff/jtag_axi_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/hdl/jtag_axi_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_chip2chip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aurora_64b66b_0 .
Exporting to file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0/bd_0/hw_handoff/jtag_axi_system_ila_0.hwh
Generated Block Design Tcl file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0/bd_0/hw_handoff/jtag_axi_system_ila_0_bd.tcl
Generated Hardware Definition File /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0/bd_0/hdl/jtag_axi_system_ila_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_mmu .
Exporting to file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hw_handoff/jtag_axi.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hw_handoff/jtag_axi_bd.tcl
Generated Hardware Definition File /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_jtag_axi_0_0, cache-ID = d1f6de0c0dbb51a3; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_axi_bram_ctrl_0_0, cache-ID = 5c6dacad26523924; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_vio_0_0, cache-ID = 8407679df04eed21; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_system_ila_0_0, cache-ID = 7625d2fcea4b042f; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_axi_chip2chip_0_0, cache-ID = db63ea5562f71a23; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_system_ila_0, cache-ID = c06f052bb5f6a2d9; cache size = 92.271 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_proc_sys_reset_0_0, cache-ID = 78b321ee02619193; cache size = 92.271 MB.
[Fri Jun 16 10:19:48 2017] Launched jtag_axi_clk_wiz_0_synth_1, jtag_axi_xbar_0_synth_1, jtag_axi_aurora_64b66b_0_0_synth_1, jtag_axi_s00_mmu_0_synth_1, synth_1...
Run output will be captured here:
jtag_axi_clk_wiz_0_synth_1: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/jtag_axi_clk_wiz_0_synth_1/runme.log
jtag_axi_xbar_0_synth_1: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/jtag_axi_xbar_0_synth_1/runme.log
jtag_axi_aurora_64b66b_0_0_synth_1: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/jtag_axi_aurora_64b66b_0_0_synth_1/runme.log
jtag_axi_s00_mmu_0_synth_1: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/jtag_axi_s00_mmu_0_synth_1/runme.log
synth_1: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/runme.log
[Fri Jun 16 10:19:48 2017] Launched impl_1...
Run output will be captured here: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:49 ; elapsed = 00:00:44 . Memory (MB): peak = 6807.812 ; gain = 135.055 ; free physical = 91965 ; free virtual = 195829
assign_bd_address
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </jtag_axi_0/Data> at <0xC0000000 [ 8K ]>
save_bd_design
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd> 
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ui/bd_4ae2cc3.ui> 
reset_run synth_1
launch_runs impl_1 -jobs 24
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_diff_refclk1 of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : INIT CLK of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : USER CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 97656250 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : SYNC CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 195312500 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_refclk1_out of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : drp_clk of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 150000000 Hz.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
Verilog Output written to : /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v
Verilog Output written to : /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi_wrapper.v
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
Exporting to file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/hw_handoff/jtag_axi_system_ila_0_0.hwh
Generated Block Design Tcl file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/hw_handoff/jtag_axi_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/hdl/jtag_axi_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_chip2chip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aurora_64b66b_0 .
Exporting to file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0/bd_0/hw_handoff/jtag_axi_system_ila_0.hwh
Generated Block Design Tcl file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0/bd_0/hw_handoff/jtag_axi_system_ila_0_bd.tcl
Generated Hardware Definition File /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0/bd_0/hdl/jtag_axi_system_ila_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
Exporting to file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hw_handoff/jtag_axi.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hw_handoff/jtag_axi_bd.tcl
Generated Hardware Definition File /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.hwdef
[Fri Jun 16 10:30:23 2017] Launched jtag_axi_xbar_0_synth_1, synth_1...
Run output will be captured here:
jtag_axi_xbar_0_synth_1: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/jtag_axi_xbar_0_synth_1/runme.log
synth_1: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/runme.log
[Fri Jun 16 10:30:23 2017] Launched impl_1...
Run output will be captured here: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 6887.203 ; gain = 36.422 ; free physical = 91839 ; free virtual = 195711
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Fri Jun 16 10:39:34 2017] Launched impl_1...
Run output will be captured here: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/runme.log
open_hw
connect_hw_server -url 192.168.0.44:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:192.168.0.44:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/000018938f9c01]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/000018938f9c01]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target 192.168.0.44:3121/xilinx_tcf/Xilinx/000018938f9c01
current_hw_device [lindex [get_hw_devices xc7v2000t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7v2000t_0] 0]
INFO: [Labtools 27-1435] Device xc7v2000t (JTAG device index = 0) is not programmed (DONE status = 0).
disconnect_hw_server 192.168.0.44:3121
connect_hw_server -url 192.168.0.44:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:192.168.0.44:3121
connect_hw_server: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:06 . Memory (MB): peak = 6956.230 ; gain = 0.000 ; free physical = 90715 ; free virtual = 194644
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/000018938f9c01]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/000018938f9c01]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target 192.168.0.44:3121/xilinx_tcf/Xilinx/000018938f9c01
open_hw_target: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:06 . Memory (MB): peak = 6956.262 ; gain = 0.031 ; free physical = 90696 ; free virtual = 194626
set_property PROGRAM.FILE {/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/jtag_axi_wrapper.bit} [lindex [get_hw_devices xc7z045_1] 0]
set_property PROBES.FILE {/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7z045_1] 0]
current_hw_device [lindex [get_hw_devices xc7z045_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z045_1] 0]
INFO: [Labtools 27-1434] Device xc7z045 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z045_1 and the probes file(s) /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/debug_nets.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 2 ILA core(s) and 1 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7z045_1] 0]
set_property PROGRAM.FILE {/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/jtag_axi_wrapper.bit} [lindex [get_hw_devices xc7z045_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z045_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 6956.262 ; gain = 0.000 ; free physical = 90697 ; free virtual = 194627
refresh_hw_device [lindex [get_hw_devices xc7z045_1] 0]
INFO: [Labtools 27-2302] Device xc7z045 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z045 (JTAG device index = 1) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xc7z045 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
refresh_hw_device: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 7008.504 ; gain = 52.242 ; free physical = 90660 ; free virtual = 194590
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"jtag_axi_i/system_ila/inst/ila_lib"}]]
Processed interface aurora_64b66b_0_USER_DATA_M_AXIS_RX_ila1_slot0
Processed interface axi_chip2chip_0_AXIS_TX_ila1_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"jtag_axi_i/system_ila_0/inst/ila_lib"}]]
Processed interface jtag_axi_0_M_AXI_ila2_slot0
Processing Interface axi_mem_intercon_M01_AXI_ila2_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
create_hw_axi_txn rd_txn_c2c [get_hw_axis hw_axi_1] -address 0x76000000 -len 1  -type read -force
rd_txn_c2c
create_hw_axi_txn wr_txn_c2c [get_hw_axis hw_axi_1] -address 0x76000000 -data 0x01234567 -len 1 -size 32 -type write -force
WARNING: [Labtoolstcl 44-529] The argument '-size' is deprecated.  The specified value, '32', will be ignored. The data word size will be automatically set to '32' based on the IP core configuration.
wr_txn_c2c
run_hw_axi wr_txn_c2c
INFO: [Labtoolstcl 44-481] WRITE DATA is: 0x01234567
run_hw_axi rd_txn_c2c
INFO: [Labtoolstcl 44-481] READ DATA is: 01234567
create_hw_axi_txn rd_txn_ram [get_hw_axis hw_axi_1] -address c0000000 -len 1  -type read -force
rd_txn_ram
create_hw_axi_txn wr_txn_ram [get_hw_axis hw_axi_1] -address c0000000 -data 01230124 -len 1 -size 32 -type write -force
WARNING: [Labtoolstcl 44-529] The argument '-size' is deprecated.  The specified value, '32', will be ignored. The data word size will be automatically set to '32' based on the IP core configuration.
wr_txn_ram
run_hw_axi wr_txn_ram
INFO: [Labtoolstcl 44-481] WRITE DATA is: 01230124
run_hw_axi rd_txn_ram
INFO: [Labtoolstcl 44-481] READ DATA is: 01230124
create_hw_axi_txn rd_txn_c2c [get_hw_axis hw_axi_1] -address 0x76000000 -len 1  -type read -force
rd_txn_c2c
create_hw_axi_txn wr_txn_c2c [get_hw_axis hw_axi_1] -address 0x76000000 -data 0x01234567 -len 1 -size 32 -type write -force
WARNING: [Labtoolstcl 44-529] The argument '-size' is deprecated.  The specified value, '32', will be ignored. The data word size will be automatically set to '32' based on the IP core configuration.
wr_txn_c2c
run_hw_axi wr_txn_c2c
INFO: [Labtoolstcl 44-481] WRITE DATA is: 0x01234567
run_hw_axi rd_txn_c2c
INFO: [Labtoolstcl 44-481] READ DATA is: 01234567
create_hw_axi_txn rd_txn_c2c [get_hw_axis hw_axi_1] -address 0x76000000 -len 8\  -type read -force
rd_txn_c2c
create_hw_axi_txn rd_txn_c2c [get_hw_axis hw_axi_1] -address 0x76000000 -len 8  -type read -force
rd_txn_c2c
run_hw_axi rd_txn_c2c
INFO: [Labtoolstcl 44-481] READ DATA is: 0000000000000000000000000000000000000000000000000000000001234567
create_hw_axi_txn wr_txn_c2c [get_hw_axis hw_axi_1] -address 0x76000000 -data 0x012345670000123400005678 -len 3 -size 32 -type write -force
WARNING: [Labtoolstcl 44-529] The argument '-size' is deprecated.  The specified value, '32', will be ignored. The data word size will be automatically set to '32' based on the IP core configuration.
wr_txn_c2c
run_hw_axi rd_txn_c2c
INFO: [Labtoolstcl 44-481] READ DATA is: 0000000000000000000000000000000000000000000000000000000001234567
create_hw_axi_txn wr_txn_c2c [get_hw_axis hw_axi_1] -address 0x76000000 -data 0x01234567 -len 3  -type write -force
wr_txn_c2c
create_hw_axi_txn wr_txn_c2c [get_hw_axis hw_axi_1] -address 0x76000000 -data 0x01234567 -len 1  -type write -force
wr_txn_c2c
create_hw_axi_txn wr_txn_c2c [get_hw_axis hw_axi_1] -address 0x76000000 -data 0x012345670000123400005678 -len 3 -size 32 -type write -force
WARNING: [Labtoolstcl 44-529] The argument '-size' is deprecated.  The specified value, '32', will be ignored. The data word size will be automatically set to '32' based on the IP core configuration.
wr_txn_c2c
run_hw_axi wd_txn_c2c
ERROR: [Labtoolstcl 44-224] Invalid option value 'wd_txn_c2c' specified for 'hw_axi_txns'.
run_hw_axi wr_txn_c2c
INFO: [Labtoolstcl 44-481] WRITE DATA is: 0x012345670000123400005678
run_hw_axi rd_txn_c2c
INFO: [Labtoolstcl 44-481] READ DATA is: 0000000000000000000000000000000000000000012345670000123400005678
run_hw_axi rd_txn_c2c
INFO: [Labtoolstcl 44-481] READ DATA is: 0000000000000000000000000000000000000000012345670000123400005678
create_hw_axi_txn wr_txn_c2c [get_hw_axis hw_axi_1] -address 0x76000000 -data 0x012345670000123400005678 -len 3 -size 32 -type write -force
WARNING: [Labtoolstcl 44-529] The argument '-size' is deprecated.  The specified value, '32', will be ignored. The data word size will be automatically set to '32' based on the IP core configuration.
wr_txn_c2c
run_hw_axi wr_txn_c2c
INFO: [Labtoolstcl 44-481] WRITE DATA is: 0x012345670000123400005678
run_hw_axi rd_txn_c2c
INFO: [Labtoolstcl 44-481] READ DATA is: 0000000000000000000000000000000000000000012345670000123400005678
close_project
open_project /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vivado/vivado201604/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 7248.594 ; gain = 0.000 ; free physical = 89754 ; free virtual = 194157
open_bd_design {/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd}
Adding cell -- xilinx.com:ip:jtag_axi:1.2 - jtag_axi_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz
Adding cell -- xilinx.com:ip:vio:3.0 - vio_0
Adding cell -- xilinx.com:ip:system_ila:1.0 - system_ila_0
Adding cell -- xilinx.com:ip:axi_chip2chip:4.2 - axi_chip2chip_0
Adding cell -- xilinx.com:ip:aurora_64b66b:11.1 - aurora_64b66b_0
Adding cell -- xilinx.com:ip:system_ila:1.0 - system_ila
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /aurora_64b66b_0/mmcm_not_locked_out(undef) and /axi_chip2chip_0/aurora_mmcm_not_locked(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <jtag_axi> from BD file </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd>
startgroup
copy_bd_objs /  [get_bd_cells {axi_chip2chip_0}]
set_property location {3.5 853 235} [get_bd_cells axi_chip2chip_1]
endgroup
set_property location {5 1330 478} [get_bd_cells axi_chip2chip_1]
startgroup
copy_bd_objs /  [get_bd_cells {aurora_64b66b_0}]
set_property location {6 2119 474} [get_bd_cells aurora_64b66b_1]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi_chip2chip -config {PHY_TYPE "Aurora_64B66B" INIT_CLK "0" REF_CLK "0" SHARED_LOGIC "1" }  [get_bd_cells axi_chip2chip_1]
WARNING: [BD 41-1306] The connection to interface pin /aurora_64b66b_1/channel_up is being overridden by the user. This pin will not be connected as a part of interface connection CORE_STATUS
WARNING: [BD 41-1306] The connection to interface pin /aurora_64b66b_1/mmcm_not_locked_out is being overridden by the user. This pin will not be connected as a part of interface connection CORE_STATUS
WARNING: [BD 41-1731] Type mismatch between connected pins: /aurora_64b66b_1/mmcm_not_locked_out(undef) and /axi_chip2chip_1/aurora_mmcm_not_locked(rst)
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/jtag_axi_0/M_AXI" Clk "Auto" }  [get_bd_intf_pins axi_chip2chip_1/s_axi]
</axi_chip2chip_1/s_axi/Mem0> is being mapped into </jtag_axi_0/Data> at <0x76010000 [ 64K ]>
startgroup
set_property -dict [list CONFIG.SupportLevel {0}] [get_bd_cells aurora_64b66b_1]
WARNING: [BD 41-1684] Pin /aurora_64b66b_1/mmcm_not_locked_out is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /aurora_64b66b_1/user_clk_out is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /aurora_64b66b_1/init_clk_out is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets aurora_64b66b_1_mmcm_not_locked_out] [get_bd_nets aurora_64b66b_1_user_clk_out] [get_bd_nets aurora_64b66b_1_init_clk_out] [get_bd_intf_nets GT_DIFF_REFCLK_1] [get_bd_intf_nets INIT_DIFF_CLK_1_1]
endgroup
connect_bd_net [get_bd_pins aurora_64b66b_0/sync_clk_out] [get_bd_pins aurora_64b66b_1/sync_clk]
connect_bd_net [get_bd_pins aurora_64b66b_1/user_clk] [get_bd_pins aurora_64b66b_0/user_clk_out]
connect_bd_net [get_bd_pins aurora_64b66b_1/gt_qpllrefclk_quad1_in] [get_bd_pins aurora_64b66b_0/gt_refclk1_out]
save_bd_design
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd> 
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ui/bd_4ae2cc3.ui> 
delete_bd_objs [get_bd_nets aurora_64b66b_0_gt_refclk1_out]
connect_bd_net [get_bd_pins aurora_64b66b_1/gt_qpllclk_quad1_in] [get_bd_pins aurora_64b66b_0/gt_qpllclk_quad1_out]
connect_bd_net [get_bd_pins aurora_64b66b_1/gt_qpllrefclk_quad1_in] [get_bd_pins aurora_64b66b_0/gt_qpllrefclk_quad1_out]
connect_bd_net [get_bd_pins aurora_64b66b_1/init_clk] [get_bd_pins aurora_64b66b_0/init_clk_out]
connect_bd_net [get_bd_pins aurora_64b66b_1/drp_clk_in] [get_bd_pins clk_wiz/clk_out1]
connect_bd_net [get_bd_pins aurora_64b66b_0/gt_refclk1_out] [get_bd_pins aurora_64b66b_1/refclk1_in]
connect_bd_net [get_bd_pins axi_chip2chip_1/axi_c2c_phy_clk] [get_bd_pins aurora_64b66b_0/user_clk_out]
connect_bd_net [get_bd_pins axi_chip2chip_1/aurora_mmcm_not_locked] [get_bd_pins aurora_64b66b_0/mmcm_not_locked_out]
WARNING: [BD 41-1731] Type mismatch between connected pins: /aurora_64b66b_0/mmcm_not_locked_out(undef) and /axi_chip2chip_1/aurora_mmcm_not_locked(rst)
connect_bd_net [get_bd_pins axi_chip2chip_1/aurora_init_clk] [get_bd_pins aurora_64b66b_0/init_clk_out]
connect_bd_net [get_bd_ports pma_init_in] [get_bd_pins axi_chip2chip_1/aurora_pma_init_in]
save_bd_design
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd> 
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ui/bd_4ae2cc3.ui> 
set_property location {2643 473} [get_bd_intf_ports GT_SERIAL_TX_1]
reset_run jtag_axi_xbar_0_synth_1
reset_run jtag_axi_aurora_64b66b_0_0_synth_1
save_bd_design
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ui/bd_4ae2cc3.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 24
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_1 NOTE : refclk1_in of /aurora_64b66b_1 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_1 NOTE : INIT CLK of /aurora_64b66b_1 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_1 NOTE : USER CLK of /aurora_64b66b_1 (Aurora IP) has input port frequency configured as 97656250 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_1 NOTE : SYNC CLK of /aurora_64b66b_1 (Aurora IP) has input port frequency configured as 195312500 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_1 NOTE : gt_qpllclk_quad1_in of /aurora_64b66b_1 (Aurora IP) has input port frequency configured as 0 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_1 NOTE : gt_qpllrefclk_quad1_in of /aurora_64b66b_1 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_1 NOTE : drp_clk of /aurora_64b66b_1 (Aurora IP) has input port frequency configured as 150000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_diff_refclk1 of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : INIT CLK of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : USER CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 97656250 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : SYNC CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 195312500 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_refclk1_out of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : drp_clk of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 150000000 Hz.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
Verilog Output written to : /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v
Verilog Output written to : /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi_wrapper.v
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
Exporting to file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/hw_handoff/jtag_axi_system_ila_0_0.hwh
Generated Block Design Tcl file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/hw_handoff/jtag_axi_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/hdl/jtag_axi_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_chip2chip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aurora_64b66b_0 .
Exporting to file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0/bd_0/hw_handoff/jtag_axi_system_ila_0.hwh
Generated Block Design Tcl file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0/bd_0/hw_handoff/jtag_axi_system_ila_0_bd.tcl
Generated Hardware Definition File /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0/bd_0/hdl/jtag_axi_system_ila_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_chip2chip_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aurora_64b66b_1 .
Exporting to file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hw_handoff/jtag_axi.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hw_handoff/jtag_axi_bd.tcl
Generated Hardware Definition File /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_aurora_64b66b_0_0, cache-ID = 2a23a4aa5b79125e; cache size = 97.541 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP jtag_axi_axi_chip2chip_0_1, cache-ID = db63ea5562f71a23; cache size = 97.541 MB.
INFO: [HDL 9-2216] Analyzing Verilog file "/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi_wrapper.v" into library work [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v" into library work [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v:1]
[Fri Jun 16 14:14:18 2017] Launched jtag_axi_xbar_0_synth_1, jtag_axi_aurora_64b66b_0_1_synth_1...
Run output will be captured here:
jtag_axi_xbar_0_synth_1: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/jtag_axi_xbar_0_synth_1/runme.log
jtag_axi_aurora_64b66b_0_1_synth_1: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/jtag_axi_aurora_64b66b_0_1_synth_1/runme.log
[Fri Jun 16 14:14:18 2017] Launched synth_1...
Run output will be captured here: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:51 ; elapsed = 00:00:43 . Memory (MB): peak = 7248.594 ; gain = 0.000 ; free physical = 89953 ; free virtual = 194285
launch_runs impl_1 -jobs 24
[Fri Jun 16 14:17:51 2017] Launched impl_1...
Run output will be captured here: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/runme.log
set_property offset 0x70000000 [get_bd_addr_segs {jtag_axi_0/Data/SEG_axi_chip2chip_1_Mem0}]
set_property offset 0x70010000 [get_bd_addr_segs {jtag_axi_0/Data/SEG_axi_chip2chip_1_Mem0}]
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_1 NOTE : refclk1_in of /aurora_64b66b_1 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_1 NOTE : INIT CLK of /aurora_64b66b_1 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_1 NOTE : USER CLK of /aurora_64b66b_1 (Aurora IP) has input port frequency configured as 97656250 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_1 NOTE : SYNC CLK of /aurora_64b66b_1 (Aurora IP) has input port frequency configured as 195312500 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_1 NOTE : gt_qpllclk_quad1_in of /aurora_64b66b_1 (Aurora IP) has input port frequency configured as 0 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_1 NOTE : gt_qpllrefclk_quad1_in of /aurora_64b66b_1 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_1 NOTE : drp_clk of /aurora_64b66b_1 (Aurora IP) has input port frequency configured as 150000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_diff_refclk1 of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : INIT CLK of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : USER CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 97656250 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : SYNC CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 195312500 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_refclk1_out of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : drp_clk of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 150000000 Hz.
validate_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 7248.594 ; gain = 0.000 ; free physical = 89825 ; free virtual = 194118
set_property location {-332 -807} [get_bd_ports ext_reset_in]
set_property location {3.5 941 -561} [get_bd_cells jtag_axi_0]
set_property location {4 882 -218} [get_bd_cells system_ila]
set_property location {4 954 -355} [get_bd_cells system_ila]
set_property location {3 721 219} [get_bd_cells axi_chip2chip_0]
set_property location {3 674 671} [get_bd_cells axi_chip2chip_1]
set_property location {4.5 1597 502} [get_bd_cells aurora_64b66b_1]
set_property location {5 1534 -35} [get_bd_cells aurora_64b66b_0]
set_property location {5 1492 -550} [get_bd_cells axi_mem_intercon]
set_property location {2120 -65} [get_bd_intf_ports GT_SERIAL_TX]
set_property location {2350 -116} [get_bd_intf_ports GT_SERIAL_TX]
set_property location {2702 -82} [get_bd_intf_ports GT_SERIAL_TX]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_ports INIT_DIFF_CLK_1]
delete_bd_objs [get_bd_intf_ports GT_DIFF_REFCLK]
set_property location {7 2049 198} [get_bd_cells aurora_64b66b_0]
set_property location {3 475 718} [get_bd_cells vio_0]
set_property location {4 794 498} [get_bd_cells system_ila]
set_property location {6 1505 274} [get_bd_cells axi_chip2chip_0]
set_property location {6 1601 717} [get_bd_cells axi_chip2chip_1]
set_property location {7 2133 689} [get_bd_cells aurora_64b66b_1]
set_property location {5 1078 647} [get_bd_cells axi_mem_intercon]
set_property location {6 1577 1053} [get_bd_cells axi_bram_ctrl_0]
set_property location {7 2172 1015} [get_bd_cells blk_mem_gen_0]
set_property location {5 1046 985} [get_bd_cells system_ila_0]
set_property location {4 772 710} [get_bd_cells system_ila_0]
set_property location {5 1145 1060} [get_bd_cells blk_mem_gen_0]
set_property location {7 1970 1028} [get_bd_cells axi_bram_ctrl_0]
set_property location {2 117 551} [get_bd_cells xlconstant_0]
save_bd_design
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd> 
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ui/bd_4ae2cc3.ui> 
set_property location {-100 78} [get_bd_intf_ports INIT_DIFF_CLK]
set_property location {-96 125} [get_bd_intf_ports GT_DIFF_REFCLK1]
set_property location {-105 88} [get_bd_intf_ports INIT_DIFF_CLK]
save_bd_design
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ui/bd_4ae2cc3.ui> 
set_property range 8K [get_bd_addr_segs {jtag_axi_0/Data/SEG_axi_chip2chip_0_Mem0}]
set_property range 16K [get_bd_addr_segs {jtag_axi_0/Data/SEG_axi_chip2chip_1_Mem0}]
set_property range 16K [get_bd_addr_segs {jtag_axi_0/Data/SEG_axi_chip2chip_0_Mem0}]
set_property offset 0x76010000 [get_bd_addr_segs {jtag_axi_0/Data/SEG_axi_chip2chip_1_Mem0}]
save_bd_design
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd> 
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ui/bd_4ae2cc3.ui> 
set_property location {1 200 1069} [get_bd_cells clk_wiz]
set_property location {2 507 1046} [get_bd_cells proc_sys_reset_0]
set_property location {2 503 1092} [get_bd_cells proc_sys_reset_0]
set_property location {1 150 916} [get_bd_cells xlconstant_0]
set_property location {1 109 507} [get_bd_cells xlconstant_0]
set_property location {1 152 724} [get_bd_cells xlconstant_0]
set_property location {1 175 630} [get_bd_cells xlconstant_0]
set_property location {1 176 542} [get_bd_cells xlconstant_0]
set_property location {-89 416} [get_bd_intf_ports GT_SERIAL_RX_1]
set_property location {-106 408} [get_bd_intf_ports GT_SERIAL_RX_1]
set_property location {-95 325} [get_bd_ports pma_init_in]
set_property location {-102 1136} [get_bd_ports ext_reset_in]
set_property location {-101 1057} [get_bd_intf_ports diff_clock_rtl]
save_bd_design
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ui/bd_4ae2cc3.ui> 
reset_run synth_1
reset_run jtag_axi_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_1 NOTE : refclk1_in of /aurora_64b66b_1 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_1 NOTE : INIT CLK of /aurora_64b66b_1 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_1 NOTE : USER CLK of /aurora_64b66b_1 (Aurora IP) has input port frequency configured as 97656250 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_1 NOTE : SYNC CLK of /aurora_64b66b_1 (Aurora IP) has input port frequency configured as 195312500 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_1 NOTE : gt_qpllclk_quad1_in of /aurora_64b66b_1 (Aurora IP) has input port frequency configured as 0 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_1 NOTE : gt_qpllrefclk_quad1_in of /aurora_64b66b_1 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_1 NOTE : drp_clk of /aurora_64b66b_1 (Aurora IP) has input port frequency configured as 150000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_diff_refclk1 of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : INIT CLK of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : USER CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 97656250 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : SYNC CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 195312500 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_refclk1_out of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : drp_clk of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 150000000 Hz.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
Verilog Output written to : /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.v
Verilog Output written to : /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi_wrapper.v
Wrote  : </home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
Exporting to file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/hw_handoff/jtag_axi_system_ila_0_0.hwh
Generated Block Design Tcl file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/hw_handoff/jtag_axi_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/hdl/jtag_axi_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_chip2chip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aurora_64b66b_0 .
Exporting to file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0/bd_0/hw_handoff/jtag_axi_system_ila_0.hwh
Generated Block Design Tcl file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0/bd_0/hw_handoff/jtag_axi_system_ila_0_bd.tcl
Generated Hardware Definition File /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0/bd_0/hdl/jtag_axi_system_ila_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_chip2chip_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aurora_64b66b_1 .
Exporting to file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hw_handoff/jtag_axi.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hw_handoff/jtag_axi_bd.tcl
Generated Hardware Definition File /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/hdl/jtag_axi.hwdef
[Fri Jun 16 15:33:20 2017] Launched jtag_axi_xbar_0_synth_1, synth_1...
Run output will be captured here:
jtag_axi_xbar_0_synth_1: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/jtag_axi_xbar_0_synth_1/runme.log
synth_1: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/synth_1/runme.log
[Fri Jun 16 15:33:21 2017] Launched impl_1...
Run output will be captured here: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 7289.848 ; gain = 41.254 ; free physical = 86340 ; free virtual = 190653
open_run impl_1
INFO: [Netlist 29-17] Analyzing 953 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/.Xil/Vivado-26469-HyperSilicon/dcp/jtag_axi_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_clk_wiz_0/jtag_axi_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_clk_wiz_0/jtag_axi_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 7991.418 ; gain = 563.574 ; free physical = 88790 ; free virtual = 193197
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/.Xil/Vivado-26469-HyperSilicon/dcp/jtag_axi_wrapper_early.xdc]
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/.Xil/Vivado-26469-HyperSilicon/dcp/jtag_axi_wrapper.xdc]
WARNING: [Constraints 18-619] A clock with name 'diff_clock_rtl_clk_p' already exists, overwriting the previous clock with the same name. [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/constrs_1/new/jtag_axi.xdc:23]
INFO: [Timing 38-2] Deriving generated clocks [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/.Xil/Vivado-72753-HyperSilicon/dbg_hub_CV.0/out/xsdbm.xdc:11]
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/.Xil/Vivado-26469-HyperSilicon/dcp/jtag_axi_wrapper.xdc]
Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/.Xil/Vivado-26469-HyperSilicon/dcp/jtag_axi_wrapper_late.xdc]
Finished Parsing XDC File [/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/.Xil/Vivado-26469-HyperSilicon/dcp/jtag_axi_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 8046.766 ; gain = 9.676 ; free physical = 88741 ; free virtual = 193147
Restored from archive | CPU: 3.300000 secs | Memory: 27.987038 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 8046.766 ; gain = 9.676 ; free physical = 88741 ; free virtual = 193147
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 566 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 504 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 48 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

open_run: Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 8288.586 ; gain = 997.738 ; free physical = 88580 ; free virtual = 192942
open_report: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 8555.047 ; gain = 0.000 ; free physical = 88478 ; free virtual = 192841
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
place_ports {GT_SERIAL_TX_1_txp[0]} AE4
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Fri Jun 16 17:54:07 2017] Launched impl_1...
Run output will be captured here: /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/runme.log
open_hw
connect_hw_server -url 192.168.0.44:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:192.168.0.44:3121
ERROR: [Labtools 27-2223] Unable to connect to hw_server with URL "TCP:192.168.0.44:3121".
Resolution: 1. Check the host name, port number and network connectivity.
2. Check to ensure the hw_server is running on the target.
connect_hw_server: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:35 . Memory (MB): peak = 8555.047 ; gain = 0.000 ; free physical = 86851 ; free virtual = 191286
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
connect_hw_server -url 192.168.0.44:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:192.168.0.44:3121
ERROR: [Labtools 27-2223] Unable to connect to hw_server with URL "TCP:192.168.0.44:3121".
Resolution: 1. Check the host name, port number and network connectivity.
2. Check to ensure the hw_server is running on the target.
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
connect_hw_server -url 192.168.0.44:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:192.168.0.44:3121
ERROR: [Labtools 27-2223] Unable to connect to hw_server with URL "TCP:192.168.0.44:3121".
Resolution: 1. Check the host name, port number and network connectivity.
2. Check to ensure the hw_server is running on the target.
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
connect_hw_server -url 192.168.0.44:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:192.168.0.44:3121
ERROR: [Labtools 27-2223] Unable to connect to hw_server with URL "TCP:192.168.0.44:3121".
Resolution: 1. Check the host name, port number and network connectivity.
2. Check to ensure the hw_server is running on the target.
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
connect_hw_server -url 192.168.0.44:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:192.168.0.44:3121
ERROR: [Labtools 27-2223] Unable to connect to hw_server with URL "TCP:192.168.0.44:3121".
Resolution: 1. Check the host name, port number and network connectivity.
2. Check to ensure the hw_server is running on the target.
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
