# Reading D:/Programs/Quatrus/modelsim_ase/tcl/vsim/pref.tcl
# do Brojac_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Programs/Quatrus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Ognjen/Desktop/Fax/II godina/LPRS/Zadaci/Lab4_postavke/zad1/Brojac.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:27 on Nov 26,2020
# vcom -reportprogress 300 -93 -work work C:/Users/Ognjen/Desktop/Fax/II godina/LPRS/Zadaci/Lab4_postavke/zad1/Brojac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Brojac
# -- Compiling architecture Behavioral of Brojac
# End time: 11:15:28 on Nov 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Ognjen/Desktop/Fax/II godina/LPRS/Zadaci/Lab4_postavke/zad1/simulation/modelsim/Brojac_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:28 on Nov 26,2020
# vcom -reportprogress 300 -93 -work work C:/Users/Ognjen/Desktop/Fax/II godina/LPRS/Zadaci/Lab4_postavke/zad1/simulation/modelsim/Brojac_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Brojac_tb
# -- Compiling architecture Test of Brojac_tb
# End time: 11:15:28 on Nov 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  Brojac_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" Brojac_tb 
# Start time: 11:15:28 on Nov 26,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.brojac_tb(test)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.brojac(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
# End time: 11:16:07 on Nov 26,2020, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
