<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>iRRAM: Class Hierarchy</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" async src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">iRRAM
   &#160;<span id="projectnumber">2014_01</span>
   </div>
   <div id="projectbrief">Interactive Real RAM</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('hierarchy.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Class Hierarchy</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock">
<p><a href="hierarchy.html">Go to the textual class hierarchy</a></p>
</div><table border="0" cellspacing="10" cellpadding="0">
<tr><td><img src="inherit_graph_0.png" border="0" alt="" usemap="#ext__mpfr__sizetype"/>
<map name="ext__mpfr__sizetype" id="ext__mpfr__sizetype">
<area shape="rect" id="node1" href="structext__mpfr__sizetype.html" title="ext_mpfr_sizetype" alt="" coords="5,5,135,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_1.png" border="0" alt="" usemap="#iRRAM_1_1__SetRflags"/>
<map name="iRRAM_1_1__SetRflags" id="iRRAM_1_1__SetRflags">
<area shape="rect" id="node1" href="structiRRAM_1_1__SetRflags.html" title="iRRAM::_SetRflags" alt="" coords="5,5,144,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_2.png" border="0" alt="" usemap="#iRRAM_1_1__SetRwidth"/>
<map name="iRRAM_1_1__SetRwidth" id="iRRAM_1_1__SetRwidth">
<area shape="rect" id="node1" href="structiRRAM_1_1__SetRwidth.html" title="iRRAM::_SetRwidth" alt="" coords="5,5,147,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_3.png" border="0" alt="" usemap="#iRRAM_1_1COMPLEX"/>
<map name="iRRAM_1_1COMPLEX" id="iRRAM_1_1COMPLEX">
<area shape="rect" id="node1" href="classiRRAM_1_1COMPLEX.html" title="iRRAM::COMPLEX" alt="" coords="5,5,144,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_4.png" border="0" alt="" usemap="#iRRAM_1_1DYADIC__precision"/>
<map name="iRRAM_1_1DYADIC__precision" id="iRRAM_1_1DYADIC__precision">
<area shape="rect" id="node1" href="classiRRAM_1_1DYADIC__precision.html" title="iRRAM::DYADIC_precision" alt="" coords="5,5,189,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_5.png" border="0" alt="" usemap="#iRRAM_1_1FUNCTION_3_01RESULT_00_01PARAM_01_4"/>
<map name="iRRAM_1_1FUNCTION_3_01RESULT_00_01PARAM_01_4" id="iRRAM_1_1FUNCTION_3_01RESULT_00_01PARAM_01_4">
<area shape="rect" id="node1" href="classiRRAM_1_1FUNCTION.html" title="iRRAM::FUNCTION\&lt; RESULT,\l PARAM \&gt;" alt="" coords="5,5,217,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_6.png" border="0" alt="" usemap="#iRRAM_1_1FUNCTIONAL__object_3_01RESULT_00_01PARAM_01_4"/>
<map name="iRRAM_1_1FUNCTIONAL__object_3_01RESULT_00_01PARAM_01_4" id="iRRAM_1_1FUNCTIONAL__object_3_01RESULT_00_01PARAM_01_4">
<area shape="rect" id="node1" href="classiRRAM_1_1FUNCTIONAL__object.html" title="iRRAM::FUNCTIONAL_object\l\&lt; RESULT, PARAM \&gt;" alt="" coords="5,5,207,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_7.png" border="0" alt="" usemap="#iRRAM_1_1FUNCTIONAL__object_3_01RESULT_00_01PARAM_8_8_8_01_4"/>
<map name="iRRAM_1_1FUNCTIONAL__object_3_01RESULT_00_01PARAM_8_8_8_01_4" id="iRRAM_1_1FUNCTIONAL__object_3_01RESULT_00_01PARAM_8_8_8_01_4">
<area shape="rect" id="node1" href="classiRRAM_1_1FUNCTIONAL__object.html" title="iRRAM::FUNCTIONAL_object\l\&lt; RESULT, PARAM... \&gt;" alt="" coords="5,39,207,80"/>
<area shape="rect" id="node2" href="classiRRAM_1_1FUNCTIONAL__algorithm.html" title="iRRAM::FUNCTIONAL_algorithm\l\&lt; RESULT, PARAM \&gt;" alt="" coords="255,5,473,47"/>
<area shape="rect" id="node3" href="classiRRAM_1_1FUNCTIONAL__value.html" title="iRRAM::FUNCTIONAL_value\l\&lt; RESULT, PARAM \&gt;" alt="" coords="265,71,463,112"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_8.png" border="0" alt="" usemap="#iRRAM_1_1generic__sizetype_3_01M_00_01E_01_4"/>
<map name="iRRAM_1_1generic__sizetype_3_01M_00_01E_01_4" id="iRRAM_1_1generic__sizetype_3_01M_00_01E_01_4">
<area shape="rect" id="node1" href="structiRRAM_1_1generic__sizetype.html" title="iRRAM::generic_sizetype\l\&lt; M, E \&gt;" alt="" coords="5,5,176,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_9.png" border="0" alt="" usemap="#iRRAM_1_1generic__sizetype_3_01uint32__t_00_01int32__t_01_4"/>
<map name="iRRAM_1_1generic__sizetype_3_01uint32__t_00_01int32__t_01_4" id="iRRAM_1_1generic__sizetype_3_01uint32__t_00_01int32__t_01_4">
<area shape="rect" id="node1" href="structiRRAM_1_1generic__sizetype.html" title="iRRAM::generic_sizetype\l\&lt; uint32_t, int32_t \&gt;" alt="" coords="5,5,176,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_10.png" border="0" alt="" usemap="#iRRAM_1_1INTEGER"/>
<map name="iRRAM_1_1INTEGER" id="iRRAM_1_1INTEGER">
<area shape="rect" id="node1" href="classiRRAM_1_1INTEGER.html" title="iRRAM::INTEGER" alt="" coords="5,5,139,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_11.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1cache__type"/>
<map name="iRRAM_1_1internal_1_1cache__type" id="iRRAM_1_1internal_1_1cache__type">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1cache__type.html" title="iRRAM::internal::cache_type" alt="" coords="5,456,196,483"/>
<area shape="rect" id="node2" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; bool \&gt;" alt="" coords="262,5,418,32"/>
<area shape="rect" id="node4" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; double \&gt;" alt="" coords="255,56,425,83"/>
<area shape="rect" id="node5" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; DYADIC \&gt;" alt="" coords="248,107,432,133"/>
<area shape="rect" id="node6" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; float \&gt;" alt="" coords="261,157,419,184"/>
<area shape="rect" id="node7" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; int \&gt;" alt="" coords="267,208,413,235"/>
<area shape="rect" id="node8" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; INTEGER \&gt;" alt="" coords="244,259,436,285"/>
<area shape="rect" id="node9" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; long \&gt;" alt="" coords="262,309,418,336"/>
<area shape="rect" id="node10" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; long\l long \&gt;" alt="" coords="268,361,412,402"/>
<area shape="rect" id="node11" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; short \&gt;" alt="" coords="259,427,421,453"/>
<area shape="rect" id="node12" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; std::\listream *\&gt;" alt="" coords="267,478,413,519"/>
<area shape="rect" id="node13" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; std::\lostream *\&gt;" alt="" coords="267,543,413,585"/>
<area shape="rect" id="node14" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; std::\lstring \&gt;" alt="" coords="267,609,413,650"/>
<area shape="rect" id="node15" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; unsigned\l int \&gt;" alt="" coords="254,674,426,715"/>
<area shape="rect" id="node16" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; unsigned\l long \&gt;" alt="" coords="254,739,426,781"/>
<area shape="rect" id="node17" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; unsigned\l long long \&gt;" alt="" coords="254,805,426,846"/>
<area shape="rect" id="node18" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; unsigned\l short \&gt;" alt="" coords="254,870,426,911"/>
<area shape="rect" id="node19" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; void *\&gt;" alt="" coords="259,936,421,963"/>
<area shape="rect" id="node20" href="classiRRAM_1_1cache.html" title="iRRAM::cache\&lt; DATA \&gt;" alt="" coords="256,987,424,1013"/>
<area shape="rect" id="node3" href="structiRRAM_1_1mv__cache.html" title="iRRAM::mv_cache" alt="" coords="484,427,617,453"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_12.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1cachelist"/>
<map name="iRRAM_1_1internal_1_1cachelist" id="iRRAM_1_1internal_1_1cachelist">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1cachelist.html" title="iRRAM::internal::cachelist" alt="" coords="5,5,180,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_13.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1conditional__comparison__overloads_3_01Base_00_01Ret_01_4"/>
<map name="iRRAM_1_1internal_1_1conditional__comparison__overloads_3_01Base_00_01Ret_01_4" id="iRRAM_1_1internal_1_1conditional__comparison__overloads_3_01Base_00_01Ret_01_4">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1conditional__comparison__overloads.html" title="iRRAM::internal::conditional\l_comparison_overloads\&lt; Base, Ret \&gt;" alt="" coords="5,5,248,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_14.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1conditional__comparison__overloads_3_01DYADIC_01_4"/>
<map name="iRRAM_1_1internal_1_1conditional__comparison__overloads_3_01DYADIC_01_4" id="iRRAM_1_1internal_1_1conditional__comparison__overloads_3_01DYADIC_01_4">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1conditional__comparison__overloads.html" title="iRRAM::internal::conditional\l_comparison_overloads\&lt; DYADIC \&gt;" alt="" coords="5,5,240,47"/>
<area shape="rect" id="node2" href="classiRRAM_1_1DYADIC.html" title="iRRAM::DYADIC" alt="" coords="288,13,413,39"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_15.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1conditional__comparison__overloads_3_01REAL_00_01LAZY__BOOLEAN_01_4"/>
<map name="iRRAM_1_1internal_1_1conditional__comparison__overloads_3_01REAL_00_01LAZY__BOOLEAN_01_4" id="iRRAM_1_1internal_1_1conditional__comparison__overloads_3_01REAL_00_01LAZY__BOOLEAN_01_4">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1conditional__comparison__overloads.html" title="iRRAM::internal::conditional\l_comparison_overloads\&lt; REAL,\l LAZY_BOOLEAN \&gt;" alt="" coords="5,5,216,61"/>
<area shape="rect" id="node2" href="classiRRAM_1_1REAL.html" title="iRRAM::REAL" alt="" coords="264,20,372,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_16.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1disjunction_3_01C_00_01D_8_8_8_01_4"/>
<map name="iRRAM_1_1internal_1_1disjunction_3_01C_00_01D_8_8_8_01_4" id="iRRAM_1_1internal_1_1disjunction_3_01C_00_01D_8_8_8_01_4">
<area shape="rect" id="node2" href="structiRRAM_1_1internal_1_1disjunction_3_01C_00_01D_8_8_8_01_4.html" title="iRRAM::internal::disjunction\l\&lt; C, D... \&gt;" alt="" coords="100,5,285,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_17.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1disjunction_3_01T_01_4"/>
<map name="iRRAM_1_1internal_1_1disjunction_3_01T_01_4" id="iRRAM_1_1internal_1_1disjunction_3_01T_01_4">
<area shape="rect" id="node2" href="structiRRAM_1_1internal_1_1disjunction_3_01T_01_4.html" title="iRRAM::internal::disjunction\&lt; T \&gt;" alt="" coords="92,5,309,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_18.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1disjunction_3_8_8_8_01_4"/>
<map name="iRRAM_1_1internal_1_1disjunction_3_8_8_8_01_4" id="iRRAM_1_1internal_1_1disjunction_3_8_8_8_01_4">
<area shape="rect" id="node2" href="structiRRAM_1_1internal_1_1disjunction.html" title="iRRAM::internal::disjunction\l\&lt;... \&gt;" alt="" coords="136,5,321,47"/>
<area shape="rect" id="node3" href="structiRRAM_1_1internal_1_1is__cacheable.html" title="iRRAM::internal::is\l_cacheable\&lt; T \&gt;" alt="" coords="162,71,295,112"/>
<area shape="rect" id="node4" href="structiRRAM_1_1internal_1_1is__continuous.html" title="iRRAM::internal::is\l_continuous\&lt; C \&gt;" alt="" coords="162,136,295,177"/>
<area shape="rect" id="node5" href="structiRRAM_1_1internal_1_1is__continuous_3_01C_01_6_01_4.html" title="iRRAM::internal::is\l_continuous\&lt; C &amp; \&gt;" alt="" coords="387,71,526,112"/>
<area shape="rect" id="node6" href="structiRRAM_1_1internal_1_1is__continuous_3_01C_01_6_6_01_4.html" title="iRRAM::internal::is\l_continuous\&lt; C &amp;&amp; \&gt;" alt="" coords="383,136,531,177"/>
<area shape="rect" id="node7" href="structiRRAM_1_1internal_1_1is__continuous_3_01const_01C_01_6_01_4.html" title="iRRAM::internal::is\l_continuous\&lt; const C &amp; \&gt;" alt="" coords="369,201,544,243"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_19.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1get__type_3_01bool_01_4"/>
<map name="iRRAM_1_1internal_1_1get__type_3_01bool_01_4" id="iRRAM_1_1internal_1_1get__type_3_01bool_01_4">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1get__type_3_01bool_01_4.html" title="iRRAM::internal::get\l_type\&lt; bool \&gt;" alt="" coords="5,5,147,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_20.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1get__type_3_01DATA_01_4"/>
<map name="iRRAM_1_1internal_1_1get__type_3_01DATA_01_4" id="iRRAM_1_1internal_1_1get__type_3_01DATA_01_4">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1get__type.html" title="iRRAM::internal::get\l_type\&lt; DATA \&gt;" alt="" coords="5,5,147,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_21.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1get__type_3_01double_01_4"/>
<map name="iRRAM_1_1internal_1_1get__type_3_01double_01_4" id="iRRAM_1_1internal_1_1get__type_3_01double_01_4">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1get__type.html" title="iRRAM::internal::get\l_type\&lt; double \&gt;" alt="" coords="5,5,147,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_22.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1get__type_3_01DYADIC_01_4"/>
<map name="iRRAM_1_1internal_1_1get__type_3_01DYADIC_01_4" id="iRRAM_1_1internal_1_1get__type_3_01DYADIC_01_4">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1get__type.html" title="iRRAM::internal::get\l_type\&lt; DYADIC \&gt;" alt="" coords="5,5,147,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_23.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1get__type_3_01float_01_4"/>
<map name="iRRAM_1_1internal_1_1get__type_3_01float_01_4" id="iRRAM_1_1internal_1_1get__type_3_01float_01_4">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1get__type.html" title="iRRAM::internal::get\l_type\&lt; float \&gt;" alt="" coords="5,5,147,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_24.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1get__type_3_01int_01_4"/>
<map name="iRRAM_1_1internal_1_1get__type_3_01int_01_4" id="iRRAM_1_1internal_1_1get__type_3_01int_01_4">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1get__type.html" title="iRRAM::internal::get\l_type\&lt; int \&gt;" alt="" coords="5,5,147,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_25.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1get__type_3_01INTEGER_01_4"/>
<map name="iRRAM_1_1internal_1_1get__type_3_01INTEGER_01_4" id="iRRAM_1_1internal_1_1get__type_3_01INTEGER_01_4">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1get__type.html" title="iRRAM::internal::get\l_type\&lt; INTEGER \&gt;" alt="" coords="5,5,147,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_26.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1get__type_3_01long_01_4"/>
<map name="iRRAM_1_1internal_1_1get__type_3_01long_01_4" id="iRRAM_1_1internal_1_1get__type_3_01long_01_4">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1get__type.html" title="iRRAM::internal::get\l_type\&lt; long \&gt;" alt="" coords="5,5,147,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_27.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1get__type_3_01long_01long_01_4"/>
<map name="iRRAM_1_1internal_1_1get__type_3_01long_01long_01_4" id="iRRAM_1_1internal_1_1get__type_3_01long_01long_01_4">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1get__type.html" title="iRRAM::internal::get\l_type\&lt; long long \&gt;" alt="" coords="5,5,147,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_28.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1get__type_3_01short_01_4"/>
<map name="iRRAM_1_1internal_1_1get__type_3_01short_01_4" id="iRRAM_1_1internal_1_1get__type_3_01short_01_4">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1get__type.html" title="iRRAM::internal::get\l_type\&lt; short \&gt;" alt="" coords="5,5,147,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_29.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1get__type_3_01std_1_1istream_01_5_4"/>
<map name="iRRAM_1_1internal_1_1get__type_3_01std_1_1istream_01_5_4" id="iRRAM_1_1internal_1_1get__type_3_01std_1_1istream_01_5_4">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1get__type.html" title="iRRAM::internal::get\l_type\&lt; std::istream *\&gt;" alt="" coords="5,5,157,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_30.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1get__type_3_01std_1_1ostream_01_5_4"/>
<map name="iRRAM_1_1internal_1_1get__type_3_01std_1_1ostream_01_5_4" id="iRRAM_1_1internal_1_1get__type_3_01std_1_1ostream_01_5_4">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1get__type.html" title="iRRAM::internal::get\l_type\&lt; std::ostream *\&gt;" alt="" coords="5,5,161,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_31.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1get__type_3_01std_1_1string_01_4"/>
<map name="iRRAM_1_1internal_1_1get__type_3_01std_1_1string_01_4" id="iRRAM_1_1internal_1_1get__type_3_01std_1_1string_01_4">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1get__type.html" title="iRRAM::internal::get\l_type\&lt; std::string \&gt;" alt="" coords="5,5,147,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_32.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1get__type_3_01T_01_4"/>
<map name="iRRAM_1_1internal_1_1get__type_3_01T_01_4" id="iRRAM_1_1internal_1_1get__type_3_01T_01_4">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1get__type.html" title="iRRAM::internal::get\l_type\&lt; T \&gt;" alt="" coords="5,5,147,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_33.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1get__type_3_01unsigned_01int_01_4"/>
<map name="iRRAM_1_1internal_1_1get__type_3_01unsigned_01int_01_4" id="iRRAM_1_1internal_1_1get__type_3_01unsigned_01int_01_4">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1get__type.html" title="iRRAM::internal::get\l_type\&lt; unsigned int \&gt;" alt="" coords="5,5,153,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_34.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1get__type_3_01unsigned_01long_01_4"/>
<map name="iRRAM_1_1internal_1_1get__type_3_01unsigned_01long_01_4" id="iRRAM_1_1internal_1_1get__type_3_01unsigned_01long_01_4">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1get__type.html" title="iRRAM::internal::get\l_type\&lt; unsigned long \&gt;" alt="" coords="5,5,164,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_35.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1get__type_3_01unsigned_01long_01long_01_4"/>
<map name="iRRAM_1_1internal_1_1get__type_3_01unsigned_01long_01long_01_4" id="iRRAM_1_1internal_1_1get__type_3_01unsigned_01long_01long_01_4">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1get__type.html" title="iRRAM::internal::get\l_type\&lt; unsigned long\l long \&gt;" alt="" coords="5,5,152,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_36.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1get__type_3_01unsigned_01short_01_4"/>
<map name="iRRAM_1_1internal_1_1get__type_3_01unsigned_01short_01_4" id="iRRAM_1_1internal_1_1get__type_3_01unsigned_01short_01_4">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1get__type.html" title="iRRAM::internal::get\l_type\&lt; unsigned short \&gt;" alt="" coords="5,5,168,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_37.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1get__type_3_01void_01_5_4"/>
<map name="iRRAM_1_1internal_1_1get__type_3_01void_01_5_4" id="iRRAM_1_1internal_1_1get__type_3_01void_01_5_4">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1get__type.html" title="iRRAM::internal::get\l_type\&lt; void *\&gt;" alt="" coords="5,5,147,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_38.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1is__cacheable_3_01bool_01_4"/>
<map name="iRRAM_1_1internal_1_1is__cacheable_3_01bool_01_4" id="iRRAM_1_1internal_1_1is__cacheable_3_01bool_01_4">
<area shape="rect" id="node2" href="structiRRAM_1_1internal_1_1is__cacheable_3_01bool_01_4.html" title="iRRAM::internal::is\l_cacheable\&lt; bool \&gt;" alt="" coords="190,5,326,47"/>
<area shape="rect" id="node3" href="structiRRAM_1_1internal_1_1is__cacheable_3_01double_01_4.html" title="iRRAM::internal::is\l_cacheable\&lt; double \&gt;" alt="" coords="183,71,333,112"/>
<area shape="rect" id="node4" href="structiRRAM_1_1internal_1_1is__cacheable_3_01DYADIC_01_4.html" title="iRRAM::internal::is\l_cacheable\&lt; DYADIC \&gt;" alt="" coords="176,136,340,177"/>
<area shape="rect" id="node5" href="structiRRAM_1_1internal_1_1is__cacheable_3_01float_01_4.html" title="iRRAM::internal::is\l_cacheable\&lt; float \&gt;" alt="" coords="189,201,327,243"/>
<area shape="rect" id="node6" href="structiRRAM_1_1internal_1_1is__cacheable_3_01int_01_4.html" title="iRRAM::internal::is\l_cacheable\&lt; int \&gt;" alt="" coords="191,267,325,308"/>
<area shape="rect" id="node7" href="structiRRAM_1_1internal_1_1is__cacheable_3_01INTEGER_01_4.html" title="iRRAM::internal::is\l_cacheable\&lt; INTEGER \&gt;" alt="" coords="172,332,344,373"/>
<area shape="rect" id="node8" href="structiRRAM_1_1internal_1_1is__cacheable_3_01long_01_4.html" title="iRRAM::internal::is\l_cacheable\&lt; long \&gt;" alt="" coords="190,397,326,439"/>
<area shape="rect" id="node9" href="structiRRAM_1_1internal_1_1is__cacheable_3_01long_01long_01_4.html" title="iRRAM::internal::is\l_cacheable\&lt; long long \&gt;" alt="" coords="176,463,340,504"/>
<area shape="rect" id="node10" href="structiRRAM_1_1internal_1_1is__cacheable_3_01short_01_4.html" title="iRRAM::internal::is\l_cacheable\&lt; short \&gt;" alt="" coords="187,528,329,569"/>
<area shape="rect" id="node11" href="structiRRAM_1_1internal_1_1is__cacheable_3_01std_1_1istream_01_5_01_4.html" title="iRRAM::internal::is\l_cacheable\&lt; std::istream * \&gt;" alt="" coords="163,593,353,635"/>
<area shape="rect" id="node12" href="structiRRAM_1_1internal_1_1is__cacheable_3_01std_1_1ostream_01_5_01_4.html" title="iRRAM::internal::is\l_cacheable\&lt; std::ostream * \&gt;" alt="" coords="161,659,355,700"/>
<area shape="rect" id="node13" href="structiRRAM_1_1internal_1_1is__cacheable_3_01std_1_1string_01_4.html" title="iRRAM::internal::is\l_cacheable\&lt; std::string \&gt;" alt="" coords="173,724,343,765"/>
<area shape="rect" id="node14" href="structiRRAM_1_1internal_1_1is__cacheable_3_01unsigned_01int_01_4.html" title="iRRAM::internal::is\l_cacheable\&lt; unsigned int \&gt;" alt="" coords="167,789,349,831"/>
<area shape="rect" id="node15" href="structiRRAM_1_1internal_1_1is__cacheable_3_01unsigned_01long_01_4.html" title="iRRAM::internal::is\l_cacheable\&lt; unsigned\l long \&gt;" alt="" coords="182,855,334,911"/>
<area shape="rect" id="node16" href="structiRRAM_1_1internal_1_1is__cacheable_3_01unsigned_01long_01long_01_4.html" title="iRRAM::internal::is\l_cacheable\&lt; unsigned\l long long \&gt;" alt="" coords="182,935,334,991"/>
<area shape="rect" id="node17" href="structiRRAM_1_1internal_1_1is__cacheable_3_01unsigned_01short_01_4.html" title="iRRAM::internal::is\l_cacheable\&lt; unsigned\l short \&gt;" alt="" coords="182,1015,334,1071"/>
<area shape="rect" id="node18" href="structiRRAM_1_1internal_1_1is__cacheable_3_01void_01_5_01_4.html" title="iRRAM::internal::is\l_cacheable\&lt; void * \&gt;" alt="" coords="185,1096,331,1137"/>
<area shape="rect" id="node19" href="structiRRAM_1_1internal_1_1is__continuous_3_01COMPLEX_01_4.html" title="iRRAM::internal::is\l_continuous\&lt; COMPLEX \&gt;" alt="" coords="167,1161,349,1203"/>
<area shape="rect" id="node20" href="structiRRAM_1_1internal_1_1is__continuous_3_01FUNCTION_3_01REAL_00_01Args_8_8_8_01_4_01_4.html" title="iRRAM::internal::is\l_continuous\&lt; FUNCTION\l\&lt; REAL, Args... \&gt; \&gt;" alt="" coords="171,1227,345,1283"/>
<area shape="rect" id="node21" href="structiRRAM_1_1internal_1_1is__continuous_3_01INTERVAL_01_4.html" title="iRRAM::internal::is\l_continuous\&lt; INTERVAL \&gt;" alt="" coords="167,1308,349,1349"/>
<area shape="rect" id="node22" href="structiRRAM_1_1internal_1_1is__continuous_3_01REAL_01_4.html" title="iRRAM::internal::is\l_continuous\&lt; REAL \&gt;" alt="" coords="183,1373,333,1415"/>
<area shape="rect" id="node23" href="structiRRAM_1_1internal_1_1is__continuous_3_01REALMATRIX_01_4.html" title="iRRAM::internal::is\l_continuous\&lt; REALMATRIX \&gt;" alt="" coords="157,1439,359,1480"/>
<area shape="rect" id="node24" href="structiRRAM_1_1internal_1_1is__continuous_3_01SPARSEREALMATRIX_01_4.html" title="iRRAM::internal::is\l_continuous\&lt; SPARSEREALMATRIX \&gt;" alt="" coords="129,1504,387,1545"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_39.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1negation_3_01T_01_4"/>
<map name="iRRAM_1_1internal_1_1negation_3_01T_01_4" id="iRRAM_1_1internal_1_1negation_3_01T_01_4">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1negation.html" title="iRRAM::internal::negation\&lt; T \&gt;" alt="" coords="5,5,209,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_40.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1retval_3_01R_01_4"/>
<map name="iRRAM_1_1internal_1_1retval_3_01R_01_4" id="iRRAM_1_1internal_1_1retval_3_01R_01_4">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1retval.html" title="iRRAM::internal::retval\&lt; R \&gt;" alt="" coords="5,5,195,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_41.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1retval_3_01void_01_4"/>
<map name="iRRAM_1_1internal_1_1retval_3_01void_01_4" id="iRRAM_1_1internal_1_1retval_3_01void_01_4">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1retval_3_01void_01_4.html" title="iRRAM::internal::retval\l\&lt; void \&gt;" alt="" coords="5,5,160,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_42.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1run"/>
<map name="iRRAM_1_1internal_1_1run" id="iRRAM_1_1internal_1_1run">
<area shape="rect" id="node1" href="classiRRAM_1_1internal_1_1run.html" title="iRRAM::internal::run" alt="" coords="5,5,147,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_43.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1state__proxy_3_01false_01_4"/>
<map name="iRRAM_1_1internal_1_1state__proxy_3_01false_01_4" id="iRRAM_1_1internal_1_1state__proxy_3_01false_01_4">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1state__proxy_3_01false_01_4.html" title="iRRAM::internal::state\l_proxy\&lt; false \&gt;" alt="" coords="5,5,157,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_44.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1state__proxy_3_01tls_01_4"/>
<map name="iRRAM_1_1internal_1_1state__proxy_3_01tls_01_4" id="iRRAM_1_1internal_1_1state__proxy_3_01tls_01_4">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1state__proxy.html" title="iRRAM::internal::state\l_proxy\&lt; tls \&gt;" alt="" coords="5,5,157,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_45.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1state__proxy_3_01true_01_4"/>
<map name="iRRAM_1_1internal_1_1state__proxy_3_01true_01_4" id="iRRAM_1_1internal_1_1state__proxy_3_01true_01_4">
<area shape="rect" id="node1" title="STL class. " alt="" coords="5,13,145,39"/>
<area shape="rect" id="node2" href="structiRRAM_1_1internal_1_1state__proxy_3_01true_01_4.html" title="iRRAM::internal::state\l_proxy\&lt; true \&gt;" alt="" coords="193,5,345,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_46.png" border="0" alt="" usemap="#iRRAM_1_1internal_1_1wrap__type_3_01T_00_01clearfct_01_4"/>
<map name="iRRAM_1_1internal_1_1wrap__type_3_01T_00_01clearfct_01_4" id="iRRAM_1_1internal_1_1wrap__type_3_01T_00_01clearfct_01_4">
<area shape="rect" id="node1" href="structiRRAM_1_1internal_1_1wrap__type.html" title="iRRAM::internal::wrap\l_type\&lt; T, clearfct \&gt;" alt="" coords="5,5,156,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_47.png" border="0" alt="" usemap="#iRRAM_1_1INTERVAL"/>
<map name="iRRAM_1_1INTERVAL" id="iRRAM_1_1INTERVAL">
<area shape="rect" id="node1" href="classiRRAM_1_1INTERVAL.html" title="iRRAM::INTERVAL" alt="" coords="5,5,144,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_48.png" border="0" alt="" usemap="#iRRAM_1_1iRRAM__Numerical__Exception"/>
<map name="iRRAM_1_1iRRAM__Numerical__Exception" id="iRRAM_1_1iRRAM__Numerical__Exception">
<area shape="rect" id="node1" href="structiRRAM_1_1iRRAM__Numerical__Exception.html" title="iRRAM::iRRAM_Numerical\l_Exception" alt="" coords="5,5,188,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_49.png" border="0" alt="" usemap="#iRRAM_1_1Iteration"/>
<map name="iRRAM_1_1Iteration" id="iRRAM_1_1Iteration">
<area shape="rect" id="node1" href="structiRRAM_1_1Iteration.html" title="iRRAM::Iteration" alt="" coords="5,5,125,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_50.png" border="0" alt="" usemap="#iRRAM_1_1ITERATION__DATA"/>
<map name="iRRAM_1_1ITERATION__DATA" id="iRRAM_1_1ITERATION__DATA">
<area shape="rect" id="node1" href="structiRRAM_1_1ITERATION__DATA.html" title="iRRAM::ITERATION_DATA" alt="" coords="5,5,193,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_51.png" border="0" alt="" usemap="#iRRAM_1_1LAZY__BOOLEAN"/>
<map name="iRRAM_1_1LAZY__BOOLEAN" id="iRRAM_1_1LAZY__BOOLEAN">
<area shape="rect" id="node1" href="classiRRAM_1_1LAZY__BOOLEAN.html" title="iRRAM::LAZY_BOOLEAN" alt="" coords="5,5,183,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_52.png" border="0" alt="" usemap="#iRRAM_1_1precision__mode"/>
<map name="iRRAM_1_1precision__mode" id="iRRAM_1_1precision__mode">
<area shape="rect" id="node1" href="classiRRAM_1_1precision__mode.html" title="Switch the precision policy to absolute or relative precision. " alt="" coords="5,5,169,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_53.png" border="0" alt="" usemap="#iRRAM_1_1RATIONAL"/>
<map name="iRRAM_1_1RATIONAL" id="iRRAM_1_1RATIONAL">
<area shape="rect" id="node1" href="classiRRAM_1_1RATIONAL.html" title="iRRAM::RATIONAL" alt="" coords="5,5,145,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_54.png" border="0" alt="" usemap="#iRRAM_1_1REALMATRIX"/>
<map name="iRRAM_1_1REALMATRIX" id="iRRAM_1_1REALMATRIX">
<area shape="rect" id="node1" href="classiRRAM_1_1REALMATRIX.html" title="iRRAM::REALMATRIX" alt="" coords="5,5,164,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_55.png" border="0" alt="" usemap="#iRRAM_1_1rstream"/>
<map name="iRRAM_1_1rstream" id="iRRAM_1_1rstream">
<area shape="rect" id="node1" href="classiRRAM_1_1rstream.html" title="iRRAM::rstream" alt="" coords="5,31,123,57"/>
<area shape="rect" id="node2" href="classiRRAM_1_1irstream.html" title="iRRAM::irstream" alt="" coords="173,5,293,32"/>
<area shape="rect" id="node3" href="classiRRAM_1_1orstream.html" title="iRRAM::orstream" alt="" coords="171,56,295,83"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_56.png" border="0" alt="" usemap="#iRRAM_1_1SPARSEREALMATRIX"/>
<map name="iRRAM_1_1SPARSEREALMATRIX" id="iRRAM_1_1SPARSEREALMATRIX">
<area shape="rect" id="node1" href="classiRRAM_1_1SPARSEREALMATRIX.html" title="iRRAM::SPARSEREALMATRIX" alt="" coords="5,5,220,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_57.png" border="0" alt="" usemap="#iRRAM_1_1SPM__ELEMENT"/>
<map name="iRRAM_1_1SPM__ELEMENT" id="iRRAM_1_1SPM__ELEMENT">
<area shape="rect" id="node1" href="classiRRAM_1_1SPM__ELEMENT.html" title="iRRAM::SPM_ELEMENT" alt="" coords="5,5,177,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_58.png" border="0" alt="" usemap="#iRRAM_1_1state__t"/>
<map name="iRRAM_1_1state__t" id="iRRAM_1_1state__t">
<area shape="rect" id="node1" href="structiRRAM_1_1state__t.html" title="iRRAM::state_t" alt="" coords="5,5,119,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_59.png" border="0" alt="" usemap="#iRRAM_1_1stiff"/>
<map name="iRRAM_1_1stiff" id="iRRAM_1_1stiff">
<area shape="rect" id="node1" href="structiRRAM_1_1single__valued.html" title="Explicit declaration of single_valued behaviour of a code section despite multi&#45;valued operations..." alt="" coords="5,5,157,32"/>
<area shape="rect" id="node2" href="structiRRAM_1_1limit__computation.html" title="Combination of stiff and single_valued. " alt="" coords="205,5,380,32"/>
<area shape="rect" id="node3" href="classiRRAM_1_1stiff.html" title="Temporary increase of the working precision. " alt="" coords="34,56,129,83"/>
<area shape="rect" id="node4" href="structiRRAM_1_1relaxed.html" title="Temporarily halve the working precision. " alt="" coords="235,56,350,83"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_60.png" border="0" alt="" usemap="#iRRAM_1_1stiff_1_1abs"/>
<map name="iRRAM_1_1stiff_1_1abs" id="iRRAM_1_1stiff_1_1abs">
<area shape="rect" id="node1" href="structiRRAM_1_1stiff_1_1abs.html" title="iRRAM::stiff::abs" alt="" coords="5,5,129,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_61.png" border="0" alt="" usemap="#iRRAM_1_1stiff_1_1rel"/>
<map name="iRRAM_1_1stiff_1_1rel" id="iRRAM_1_1stiff_1_1rel">
<area shape="rect" id="node1" href="structiRRAM_1_1stiff_1_1rel.html" title="iRRAM::stiff::rel" alt="" coords="5,5,123,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_62.png" border="0" alt="" usemap="#iRRAM__ext__mpfr__cache__t"/>
<map name="iRRAM__ext__mpfr__cache__t" id="iRRAM__ext__mpfr__cache__t">
<area shape="rect" id="node1" href="structiRRAM__ext__mpfr__cache__t.html" title="iRRAM_ext_mpfr_cache_t" alt="" coords="5,5,181,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_63.png" border="0" alt="" usemap="#iRRAM__init__options"/>
<map name="iRRAM__init__options" id="iRRAM__init__options">
<area shape="rect" id="node1" href="structiRRAM__init__options.html" title="iRRAM_init_options" alt="" coords="5,5,144,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_64.png" border="0" alt="" usemap="#iRRAM__mpq__cache__t"/>
<map name="iRRAM__mpq__cache__t" id="iRRAM__mpq__cache__t">
<area shape="rect" id="node1" href="structiRRAM__mpq__cache__t.html" title="iRRAM_mpq_cache_t" alt="" coords="5,5,156,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_65.png" border="0" alt="" usemap="#iRRAM__mpz__cache__t"/>
<map name="iRRAM__mpz__cache__t" id="iRRAM__mpz__cache__t">
<area shape="rect" id="node1" href="structiRRAM__mpz__cache__t.html" title="iRRAM_mpz_cache_t" alt="" coords="5,5,156,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_66.png" border="0" alt="" usemap="#std_1_1numeric__limits_3_1_1iRRAM_1_1generic__sizetype_3_01M_00_01E_01_4_01_4"/>
<map name="std_1_1numeric__limits_3_1_1iRRAM_1_1generic__sizetype_3_01M_00_01E_01_4_01_4" id="std_1_1numeric__limits_3_1_1iRRAM_1_1generic__sizetype_3_01M_00_01E_01_4_01_4">
<area shape="rect" id="node1" href="structstd_1_1numeric__limits_3_1_1iRRAM_1_1generic__sizetype_3_01M_00_01E_01_4_01_4.html" title="std::numeric_limits\l\&lt;::iRRAM::generic_sizetype\l\&lt; M, E \&gt; \&gt;" alt="" coords="5,5,192,61"/>
</map>
</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 19 2019 11:15:28 for iRRAM by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
