{C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/InstROM.sv} {1 {vlog -work work -sv -stats=none {C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/InstROM.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module InstROM

Top level modules:
	InstROM

} {} {}} {C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/InstFetch.sv} {1 {vlog -work work -sv -stats=none {C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/InstFetch.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module InstFetch

Top level modules:
	InstFetch

} {} {}} {C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/Definitions.sv} {1 {vlog -work work -sv -stats=none {C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/Definitions.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package definitions

Top level modules:
	--none--

} {} {}} {C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/data_mem.sv} {1 {vlog -work work -sv -stats=none {C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/data_mem.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module data_mem

Top level modules:
	data_mem

} {} {}} {C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/LUT.sv} {1 {vlog -work work -sv -stats=none {C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/LUT.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module LUT

Top level modules:
	LUT

} {} {}} {C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/Ctrl.sv} {1 {vlog -work work -sv -stats=none {C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/Ctrl.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package Ctrl_sv_unit
-- Importing package definitions
-- Compiling module Ctrl

Top level modules:
	Ctrl

} {} {}} {C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/top_level.sv} {1 {vlog -work work -sv -stats=none {C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/top_level.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package top_level_sv_unit
-- Importing package definitions
-- Compiling module top_level

Top level modules:
	top_level

} {} {}} {C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/RegFile.sv} {1 {vlog -work work -sv -stats=none {C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/RegFile.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package RegFile_sv_unit
-- Importing package definitions
-- Compiling module RegFile

Top level modules:
	RegFile

} {} {}} {C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/ALU.sv} {1 {vlog -work work -sv -stats=none {C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/ALU.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package ALU_sv_unit
-- Importing package definitions
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} {C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/program1_tb1.sv} {1 {vlog -work work -sv -stats=none {C:/Users/Daniel/Desktop/School/Winter 2021/CSE141L/lucas_processor/verilog_code/program1_tb1.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module encrypt_tb

Top level modules:
	encrypt_tb

} {} {}}
