{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1716101168572 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1716101168572 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ipm_ID1000500B_convolution_coprocessor 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"ipm_ID1000500B_convolution_coprocessor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1716101168577 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716101168622 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716101168622 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1716101168848 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1716101168852 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716101168918 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716101168918 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716101168918 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716101168918 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716101168918 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716101168918 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716101168918 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716101168918 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716101168918 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716101168918 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716101168918 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716101168918 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716101168918 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1716101168918 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 0 { 0 ""} 0 1135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716101168924 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 0 { 0 ""} 0 1137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716101168924 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 0 { 0 ""} 0 1139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716101168924 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 0 { 0 ""} 0 1141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716101168924 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 0 { 0 ""} 0 1143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716101168924 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 0 { 0 ""} 0 1145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716101168924 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 0 { 0 ""} 0 1147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716101168924 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 0 { 0 ""} 0 1149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716101168924 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1716101168924 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1716101168924 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1716101168924 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1716101168924 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1716101168924 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1716101168926 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1716101168970 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ipm_ID1000500B_convolution_coprocessor.sdc " "Synopsys Design Constraints File file not found: 'ipm_ID1000500B_convolution_coprocessor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1716101169520 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1716101169521 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1716101169527 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1716101169527 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1716101169528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716101169576 ""}  } { { "../src/ipm_ID1000500B_convolution_coprocessor.v" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ipm_ID1000500B_convolution_coprocessor.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 0 { 0 ""} 0 1121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716101169576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wireReset  " "Automatically promoted node wireReset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716101169576 ""}  } { { "../src/ipm_ID1000500B_convolution_coprocessor.v" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ipm_ID1000500B_convolution_coprocessor.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716101169576 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1716101169947 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716101169948 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716101169948 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716101169950 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716101169952 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1716101169955 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1716101169980 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "6 Embedded multiplier block " "Packed 6 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1716101169980 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1716101169980 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716101170042 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1716101170047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1716101171862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716101171968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1716101171997 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1716101173426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716101173426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1716101173901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1716101175871 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1716101175871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1716101176430 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1716101176430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716101176432 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1716101176638 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716101176650 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716101176998 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716101176998 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716101177372 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716101177805 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "17 MAX 10 " "17 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dataMCU\[0\] 3.3-V LVCMOS AA15 " "Pin dataMCU\[0\] uses I/O standard 3.3-V LVCMOS at AA15" {  } { { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { dataMCU[0] } } } { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dataMCU\[0\]" } } } } { "../src/ipm_ID1000500B_convolution_coprocessor.v" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ipm_ID1000500B_convolution_coprocessor.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716101177956 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dataMCU\[1\] 3.3-V LVCMOS W13 " "Pin dataMCU\[1\] uses I/O standard 3.3-V LVCMOS at W13" {  } { { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { dataMCU[1] } } } { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dataMCU\[1\]" } } } } { "../src/ipm_ID1000500B_convolution_coprocessor.v" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ipm_ID1000500B_convolution_coprocessor.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716101177956 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dataMCU\[2\] 3.3-V LVCMOS AB13 " "Pin dataMCU\[2\] uses I/O standard 3.3-V LVCMOS at AB13" {  } { { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { dataMCU[2] } } } { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dataMCU\[2\]" } } } } { "../src/ipm_ID1000500B_convolution_coprocessor.v" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ipm_ID1000500B_convolution_coprocessor.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716101177956 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dataMCU\[3\] 3.3-V LVCMOS Y11 " "Pin dataMCU\[3\] uses I/O standard 3.3-V LVCMOS at Y11" {  } { { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { dataMCU[3] } } } { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dataMCU\[3\]" } } } } { "../src/ipm_ID1000500B_convolution_coprocessor.v" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ipm_ID1000500B_convolution_coprocessor.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716101177956 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dataMCU\[4\] 3.3-V LVCMOS W11 " "Pin dataMCU\[4\] uses I/O standard 3.3-V LVCMOS at W11" {  } { { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { dataMCU[4] } } } { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dataMCU\[4\]" } } } } { "../src/ipm_ID1000500B_convolution_coprocessor.v" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ipm_ID1000500B_convolution_coprocessor.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716101177956 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dataMCU\[5\] 3.3-V LVCMOS AA10 " "Pin dataMCU\[5\] uses I/O standard 3.3-V LVCMOS at AA10" {  } { { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { dataMCU[5] } } } { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dataMCU\[5\]" } } } } { "../src/ipm_ID1000500B_convolution_coprocessor.v" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ipm_ID1000500B_convolution_coprocessor.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716101177956 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dataMCU\[6\] 3.3-V LVCMOS Y8 " "Pin dataMCU\[6\] uses I/O standard 3.3-V LVCMOS at Y8" {  } { { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { dataMCU[6] } } } { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dataMCU\[6\]" } } } } { "../src/ipm_ID1000500B_convolution_coprocessor.v" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ipm_ID1000500B_convolution_coprocessor.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716101177956 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dataMCU\[7\] 3.3-V LVCMOS Y7 " "Pin dataMCU\[7\] uses I/O standard 3.3-V LVCMOS at Y7" {  } { { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { dataMCU[7] } } } { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dataMCU\[7\]" } } } } { "../src/ipm_ID1000500B_convolution_coprocessor.v" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ipm_ID1000500B_convolution_coprocessor.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716101177956 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVCMOS P11 " "Pin clk uses I/O standard 3.3-V LVCMOS at P11" {  } { { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { clk } } } { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../src/ipm_ID1000500B_convolution_coprocessor.v" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ipm_ID1000500B_convolution_coprocessor.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716101177956 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVCMOS B8 " "Pin rst uses I/O standard 3.3-V LVCMOS at B8" {  } { { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { rst } } } { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "../src/ipm_ID1000500B_convolution_coprocessor.v" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ipm_ID1000500B_convolution_coprocessor.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716101177956 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rstMCU 3.3-V LVCMOS AA9 " "Pin rstMCU uses I/O standard 3.3-V LVCMOS at AA9" {  } { { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { rstMCU } } } { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rstMCU" } } } } { "../src/ipm_ID1000500B_convolution_coprocessor.v" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ipm_ID1000500B_convolution_coprocessor.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716101177956 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wrMCU 3.3-V LVCMOS AB10 " "Pin wrMCU uses I/O standard 3.3-V LVCMOS at AB10" {  } { { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { wrMCU } } } { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "wrMCU" } } } } { "../src/ipm_ID1000500B_convolution_coprocessor.v" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ipm_ID1000500B_convolution_coprocessor.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716101177956 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addressMCU\[2\] 3.3-V LVCMOS W12 " "Pin addressMCU\[2\] uses I/O standard 3.3-V LVCMOS at W12" {  } { { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { addressMCU[2] } } } { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "addressMCU\[2\]" } } } } { "../src/ipm_ID1000500B_convolution_coprocessor.v" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ipm_ID1000500B_convolution_coprocessor.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716101177956 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addressMCU\[3\] 3.3-V LVCMOS AB12 " "Pin addressMCU\[3\] uses I/O standard 3.3-V LVCMOS at AB12" {  } { { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { addressMCU[3] } } } { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "addressMCU\[3\]" } } } } { "../src/ipm_ID1000500B_convolution_coprocessor.v" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ipm_ID1000500B_convolution_coprocessor.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716101177956 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addressMCU\[0\] 3.3-V LVCMOS W5 " "Pin addressMCU\[0\] uses I/O standard 3.3-V LVCMOS at W5" {  } { { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { addressMCU[0] } } } { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "addressMCU\[0\]" } } } } { "../src/ipm_ID1000500B_convolution_coprocessor.v" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ipm_ID1000500B_convolution_coprocessor.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716101177956 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addressMCU\[1\] 3.3-V LVCMOS AA14 " "Pin addressMCU\[1\] uses I/O standard 3.3-V LVCMOS at AA14" {  } { { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { addressMCU[1] } } } { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "addressMCU\[1\]" } } } } { "../src/ipm_ID1000500B_convolution_coprocessor.v" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ipm_ID1000500B_convolution_coprocessor.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716101177956 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rdMCU 3.3-V LVCMOS AB11 " "Pin rdMCU uses I/O standard 3.3-V LVCMOS at AB11" {  } { { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { rdMCU } } } { "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/joserodriguez/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rdMCU" } } } } { "../src/ipm_ID1000500B_convolution_coprocessor.v" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ipm_ID1000500B_convolution_coprocessor.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1716101177956 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1716101177956 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/output_files/ipm_ID1000500B_convolution_coprocessor.fit.smsg " "Generated suppressed messages file /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/output_files/ipm_ID1000500B_convolution_coprocessor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1716101178016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1086 " "Peak virtual memory: 1086 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716101178384 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 00:46:18 2024 " "Processing ended: Sun May 19 00:46:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716101178384 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716101178384 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716101178384 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1716101178384 ""}
