/*
 * Copyright (c) 2020ï¼ŒWuklab, UCSD.
 */

#ifndef _FPGA_MEMORY_MAP_H_
#define _FPGA_MEMORY_MAP_H_

/*
 * Current legomem memory map:
 * 0-512M -> network cache
 * 512M - 1G -> pgtable
 * 1G - 2G -> data
 */

#define FPGA_MEMORY_MAP_DATA_START	( 0x40000000UL)
#define FPGA_MEMORY_MAP_DATA_END	( 0x80000000UL)

#define FPGA_MEMORY_MAP_MAPPING_BASE	(0x500000000UL)

#endif /* _FPGA_MEMORY_MAP_H_ */
