---
tags:
  - Cache
  - Hardware Architecture
  - Performance Optimization
  - TLB
  - Virtual Memory
  - balanced
  - intermediate
  - medium-read
  - ì‹œìŠ¤í…œí”„ë¡œê·¸ë˜ë°
difficulty: INTERMEDIATE
learning_time: "4-6ì‹œê°„"
main_topic: "ì‹œìŠ¤í…œ í”„ë¡œê·¸ë˜ë°"
priority_score: 4
---

# 3.2: TLBì™€ ìºì‹±ì€ ì–´ë–»ê²Œ ë™ì‘í•˜ëŠ”ê°€

## ì´ ë¬¸ì„œë¥¼ ì½ìœ¼ë©´ ë‹µí•  ìˆ˜ ìˆëŠ” ì§ˆë¬¸ë“¤

- TLBëŠ” ì–´ë–»ê²Œ ì£¼ì†Œ ë³€í™˜ì„ 100ë°° ë¹ ë¥´ê²Œ ë§Œë“œëŠ”ê°€?
- TLB missê°€ ë°œìƒí•˜ë©´ ì •í™•íˆ ë¬´ìŠ¨ ì¼ì´ ì¼ì–´ë‚˜ëŠ”ê°€?
- ë©€í‹°ì½”ì–´ ì‹œìŠ¤í…œì—ì„œ TLB shootdownì€ ì™œ ë¹„ì‹¼ê°€?
- CPU ìºì‹œì™€ TLBëŠ” ì–´ë–»ê²Œ í•¨ê»˜ ë™ì‘í•˜ëŠ”ê°€?
- Context switch ë•Œ TLBëŠ” ì–´ë–»ê²Œ ì²˜ë¦¬ë˜ëŠ”ê°€?

## ë“¤ì–´ê°€ë©°: 100ë°° ë¹ ë¥¸ ë¹„ë°€

ì €ëŠ” ê²Œì„ ì—”ì§„ì„ ê°œë°œí•˜ë©´ì„œ ê²½í—˜í•œ ì¶©ê²©ì ì¸ ìˆœê°„ì„ ì•„ì§ë„ ê¸°ì–µí•©ë‹ˆë‹¤. FPSê°€ 60ì—ì„œ 15ë¡œ ë–¨ì–´ì§€ëŠ” ë²„ê·¸ë¥¼ ì¶”ì í•˜ë‹¤ê°€, ë¬¸ì œê°€ TLB ë¯¸ìŠ¤ì— ìˆë‹¤ëŠ” ê±¸ ë°œê²¬í–ˆì£ . ëœë¤í•˜ê²Œ ë©”ëª¨ë¦¬ë¥¼ ì ‘ê·¼í•˜ë˜ ì½”ë“œë¥¼ ìˆœì°¨ ì ‘ê·¼ìœ¼ë¡œ ë°”ê¾¸ë‹ˆ, ë§ˆë²•ì²˜ëŸ¼ ì„±ëŠ¥ì´ 4ë°° í–¥ìƒë˜ì—ˆìŠµë‹ˆë‹¤.

TLBëŠ” CPU ì•ˆì— ìˆëŠ” ì‘ì€ ìºì‹œì¼ ë¿ì…ë‹ˆë‹¤. ê³ ì‘ 64ê°œ í•­ëª©ì„ ì €ì¥í•  ìˆ˜ ìˆì„ ì •ë„ì£ . í•˜ì§€ë§Œ ì´ ì‘ì€ ìºì‹œê°€ ì£¼ì†Œ ë³€í™˜ì„ 100ë°° ë¹ ë¥´ê²Œ ë§Œë“­ë‹ˆë‹¤. ë§ˆì¹˜ ì „í™”ë²ˆí˜¸ë¶€ ëŒ€ì‹  "ë‹¨ì¶• ë‹¤ì´ì–¼"ì„ ì‚¬ìš©í•˜ëŠ” ê²ƒì²˜ëŸ¼ìš”.

ì´ë²ˆ ì¥ì—ì„œëŠ” ì´ ë§ˆë²• ê°™ì€ TLBì˜ ëª¨ë“  ë¹„ë°€ì„ íŒŒí—¤ì³ ë³´ê² ìŠµë‹ˆë‹¤.

## 1. TLBì˜ ë‚´ë¶€ êµ¬ì¡°: CPU ì•ˆì˜ ë¹„ë°€ ìš”ì›

### 1.1 TLB ê³„ì¸µ êµ¬ì¡°: ì¤‘ì²©ëœ ë°©ì–´ì„ 

Intel Core i7 CPUë¥¼ ëœ¯ì–´ë³´ë©´, ì—¬ëŸ¬ ì¸µì˜ TLBë¥¼ ë³¼ ìˆ˜ ìˆìŠµë‹ˆë‹¤. ë§ˆì¹˜ ê±´ë¬¼ì˜ ë¡œë¹„, 1ì¸µ, 2ì¸µì²˜ëŸ¼ ê³„ì¸µí™”ë˜ì–´ ìˆì£ :

```mermaid
graph TD
    subgraph "Intel Skylake TLB êµ¬ì¡°"
        ITLB["L1 ITLB
128 entries
8-way"]
        DTLB["L1 DTLB
64 entries
4-way"]

        STLB["L2 STLB
1536 entries
12-way
Unified"]

        ITLB -->|miss| STLB
        DTLB -->|miss| STLB

        STLB -->|miss| PWC["Page Walk Cache]
        PWC -->|miss| WALK[Page Table Walk"]
    end

    subgraph "ì ‘ê·¼ ì‹œê°„"
        T1["1 cycle]
        T2[7 cycles"]
        T3["14 cycles]
        T4[100+ cycles"]
    end

    ITLB -.-> T1
    STLB -.-> T2
    PWC -.-> T3
    WALK -.-> T4

    style ITLB fill:#4CAF50
    style DTLB fill:#4CAF50
    style STLB fill:#FFE082
    style WALK fill:#FF5252
```

### 1.2 TLB ì—”íŠ¸ë¦¬ êµ¬ì¡°: ê° í•­ëª©ì´ ë‹´ëŠ” ë¹„ë°€

TLBì˜ ê° í•­ëª©ì€ ë‹¨ìˆœí•œ ì£¼ì†Œ ìŒì´ ì•„ë‹™ë‹ˆë‹¤. ìì„¸íˆ ë³´ë©´ ì´ë ‡ê²Œ ìƒê²¼ì£ :

```c
// TLB ì—”íŠ¸ë¦¬ ìƒì„¸ êµ¬ì¡°
typedef struct {
    // ì£¼ì†Œ ì •ë³´
    uint64_t vpn : 36;      // Virtual Page Number (48-bit VA, 12-bit offset)
    uint64_t pfn : 36;      // Physical Frame Number

    // í”„ë¡œì„¸ìŠ¤ ì‹ë³„
    uint16_t asid : 12;     // Address Space ID
    uint16_t pcid : 12;     // Process Context ID (x86)

    // ê¶Œí•œ ë¹„íŠ¸
    uint8_t valid : 1;      // ìœ íš¨í•œ ì—”íŠ¸ë¦¬
    uint8_t global : 1;     // ëª¨ë“  í”„ë¡œì„¸ìŠ¤ ê³µìœ 
    uint8_t writable : 1;   // ì“°ê¸° ê°€ëŠ¥
    uint8_t user : 1;       // ì‚¬ìš©ì ëª¨ë“œ ì ‘ê·¼
    uint8_t nx : 1;         // No Execute

    // ìºì‹œ ì†ì„±
    uint8_t cacheable : 1;  // ìºì‹œ ê°€ëŠ¥
    uint8_t wt : 1;         // Write Through
    uint8_t uc : 1;         // Uncacheable

    // í˜ì´ì§€ í¬ê¸°
    uint8_t page_size : 2;  // 00=4K, 01=2M, 10=1G

    // LRU ì •ë³´
    uint8_t lru_bits : 3;   // LRU êµì²´ìš©
    uint8_t age : 5;        // ë‚˜ì´ ì¹´ìš´í„°
} tlb_entry_t;

// TLB êµ¬í˜„
#define L1_DTLB_SETS 16
#define L1_DTLB_WAYS 4
#define L1_DTLB_SIZE (L1_DTLB_SETS * L1_DTLB_WAYS)

typedef struct {
    tlb_entry_t entries[L1_DTLB_SETS][L1_DTLB_WAYS];
    uint8_t lru[L1_DTLB_SETS];  // LRU ì •ë³´
} l1_dtlb_t;
```

### 1.3 TLB ê²€ìƒ‰ ê³¼ì •: 1 ì‚¬ì´í´ì˜ ë§ˆë²•

CPUê°€ ë©”ëª¨ë¦¬ ì£¼ì†Œë¥¼ ìš”ì²­í•˜ë©´, TLBëŠ” ëˆˆ ê¹œì§í•  ìƒˆì— ë‹µì„ ì°¾ìŠµë‹ˆë‹¤:

```c
// TLB ê²€ìƒ‰: í•˜ë“œì›¨ì–´ê°€ ë³‘ë ¬ë¡œ ìˆ˜í–‰í•˜ëŠ” ì´ˆê³ ì† ì‘ì—…
uint64_t tlb_lookup(l1_dtlb_t* tlb, uint64_t vaddr, uint16_t asid) {
    static uint64_t tlb_accesses = 0;
    static uint64_t tlb_hits = 0;
    tlb_accesses++;
    uint64_t vpn = vaddr >> 12;

    // Set-associative ìºì‹œ ì¸ë±ì‹±
    uint32_t set_index = vpn & (L1_DTLB_SETS - 1);

    // í•´ë‹¹ setì˜ ëª¨ë“  way ë³‘ë ¬ ê²€ìƒ‰
    for (int way = 0; way < L1_DTLB_WAYS; way++) {
        tlb_entry_t* entry = &tlb->entries[set_index][way];

        // Tag ë¹„êµ
        if (entry->valid &&
            entry->vpn == vpn &&
            (entry->global || entry->asid == asid)) {

            // TLB Hit! ëŒ€ë°•! 100 ì‚¬ì´í´ ì ˆì•½!
            tlb_hits++;
            printf("TLB Hit! (ì ì¤‘ë¥ : %.1f%%), ",
                   100.0 * tlb_hits / tlb_accesses);
            update_lru(tlb, set_index, way);

            // ê¶Œí•œ ê²€ì‚¬
            if (!check_permissions(entry, current_mode())) {
                raise_exception(PROTECTION_FAULT);
                return 0;
            }

            // ë¬¼ë¦¬ ì£¼ì†Œ ìƒì„±
            return (entry->pfn << 12) | (vaddr & 0xFFF);
        }
    }

    // TLB Miss - ì•„ì‰½, ëŠë¦° ê¸¸ë¡œ ê°€ì•¼ í•¨ (100 ì‚¬ì´í´)
    printf("TLB Miss! í˜ì´ì§€ í…Œì´ë¸” ì›Œí¬ í•„ìš”, ");
    return TLB_MISS;
}
```

## 2. TLB Miss ì²˜ë¦¬: ë¹„ìƒ íƒˆì¶œêµ¬

### 2.1 Hardware Page Table Walker: CPUì˜ ìë™ êµ¬ì¡°ëŒ€

TLBì— ì—†ìœ¼ë©´ ì–´ë–»ê²Œ í• ê¹Œìš”? Intel CPUëŠ” í•˜ë“œì›¨ì–´ í˜ì´ì§€ ì›Œì»¤ë¼ëŠ” íŠ¹ìˆ˜ íšŒë¡œê°€ ìë™ìœ¼ë¡œ í˜ì´ì§€ í…Œì´ë¸”ì„ íƒìƒ‰í•©ë‹ˆë‹¤:

```c
// x86ì˜ í•˜ë“œì›¨ì–´ í˜ì´ì§€ ì›Œì»¤ ì‹œë®¬ë ˆì´ì…˜
typedef struct {
    uint64_t pml4_cache[16];  // Page Walk Cache
    uint64_t pdpt_cache[16];
    uint64_t pd_cache[16];
    uint32_t pwc_hits;
    uint32_t pwc_misses;
} page_walker_t;

uint64_t hardware_page_walk(page_walker_t* walker, uint64_t vaddr) {
    uint64_t cr3 = read_cr3();

    // PWC (Page Walk Cache) í™•ì¸
    uint64_t pml4_idx = (vaddr >> 39) & 0x1FF;

    // PML4 ìºì‹œ í™•ì¸
    for (int i = 0; i < 16; i++) {
        if (walker->pml4_cache[i] == (cr3 | pml4_idx)) {
            walker->pwc_hits++;
            // PDPTë¶€í„° ì‹œì‘ (PML4 ìŠ¤í‚µ)
            return continue_walk_from_pdpt(vaddr);
        }
    }

    walker->pwc_misses++;

    // ì „ì²´ í˜ì´ì§€ ì›Œí¬
    uint64_t paddr = full_page_walk(vaddr);

    // PWC ì—…ë°ì´íŠ¸
    update_pwc(walker, vaddr, paddr);

    return paddr;
}
```

### 2.2 Software TLB Management: ìˆ˜ë™ ê¸°ì–´ ë°©ì‹

MIPSë‚˜ ì¼ë¶€ RISC CPUëŠ” í•˜ë“œì›¨ì–´ ì›Œì»¤ê°€ ì—†ìŠµë‹ˆë‹¤. OSê°€ ì§ì ‘ TLBë¥¼ ê´€ë¦¬í•´ì•¼ í•˜ì£ :

```c
// ì†Œí”„íŠ¸ì›¨ì–´ TLB ê´€ë¦¬ (MIPS ìŠ¤íƒ€ì¼)
void tlb_refill_handler(uint64_t bad_vaddr) {
    // í˜ì´ì§€ í…Œì´ë¸”ì—ì„œ ì—”íŠ¸ë¦¬ ì°¾ê¸°
    pte_t* pte = walk_page_table(bad_vaddr);

    if (!pte || !pte->present) {
        // í˜ì´ì§€ í´íŠ¸
        do_page_fault(bad_vaddr);
        return;
    }

    // TLB ì—”íŠ¸ë¦¬ ìƒì„±
    tlb_entry_t new_entry = {
        .vpn = bad_vaddr >> 12,
        .pfn = pte->pfn,
        .asid = current->asid,
        .valid = 1,
        .writable = pte->writable,
        .user = pte->user,
        .global = pte->global
    };

    // TLBì— ì‚½ì… (Random ë˜ëŠ” LRU)
    int index = tlb_get_random_index();
    write_tlb_entry(index, &new_entry);
}
```

### 2.3 TLB Miss ë¹„ìš© ë¶„ì„: ìˆ«ìë¡œ ë³´ëŠ” ì¶©ê²©

ì‹¤ì œë¡œ TLB ë¯¸ìŠ¤ê°€ ì–¼ë§ˆë‚˜ ë¹„ì‹¼ì§€ ì¸¡ì •í•´ë´…ì‹œë‹¤:

```c
// TLB Miss ë¹„ìš© ì¸¡ì •
#include <time.h>
#include <stdlib.h>

void measure_tlb_miss_cost() {
    printf("=== TLB Miss ë¹„ìš© ì¸¡ì • ì‹¤í—˜ ===, ");

    size_t page_size = 4096;
    size_t tlb_entries = 64;  // L1 DTLB í¬ê¸° (Intel Core i7)

    // TLB í¬ê¸°ë³´ë‹¤ í° ë©”ëª¨ë¦¬ í• ë‹¹
    size_t size = tlb_entries * page_size * 10;
    char* memory = malloc(size);

    // ì›Œë°ì—… - TLB ì±„ìš°ê¸°
    for (size_t i = 0; i < tlb_entries * page_size; i += page_size) {
        memory[i] = 1;
    }

    // TLB Hit ì¸¡ì •
    clock_t start = clock();
    for (int iter = 0; iter < 1000000; iter++) {
        for (size_t i = 0; i < tlb_entries * page_size; i += page_size) {
            volatile char c = memory[i];  // TLB Hit
        }
    }
    clock_t hit_time = clock() - start;

    // TLB Miss ì¸¡ì •
    start = clock();
    for (int iter = 0; iter < 1000000; iter++) {
        // TLB í¬ê¸° ì´ˆê³¼í•˜ì—¬ ì ‘ê·¼
        size_t idx = (rand() % (size / page_size)) * page_size;
        volatile char c = memory[idx];  // TLB Miss ê°€ëŠ¥ì„± ë†’ìŒ
    }
    clock_t miss_time = clock() - start;

    printf(", === ì¸¡ì • ê²°ê³¼ ===, ");
    printf("TLB Hit ì‹œê°„:  %ld cycles (ì´ˆê³ ì†!), ", hit_time);
    printf("TLB Miss ì‹œê°„: %ld cycles (ëŠë¦¼...), ", miss_time);
    printf(", ì¶©ê²©ì ì¸ ì‚¬ì‹¤: TLB MissëŠ” %.2fë°° ëŠë¦½ë‹ˆë‹¤!, ",
           (double)miss_time / hit_time);
    printf(", ê²°ë¡ : TLB Hit Rateê°€ 98%%ë§Œ ë˜ì–´ë„ ì„±ëŠ¥ì€ 50ë°° ì°¨ì´!, ");

    free(memory);
}
```

## 3. TLB Shootdown: ë©€í‹°ì½”ì–´ì˜ ì•…ëª½

### 3.1 ë©€í‹°ì½”ì–´ ì‹œìŠ¤í…œì˜ TLB ì¼ê´€ì„±: ëª¨ë‘ì—ê²Œ ì•Œë¦¬ê¸°

8ì½”ì–´ CPUë¥¼ ìƒìƒí•´ë³´ì„¸ìš”. ê° ì½”ì–´ë§ˆë‹¤ ìì‹ ë§Œì˜ TLBë¥¼ ê°€ì§€ê³  ìˆìŠµë‹ˆë‹¤. í•œ ì½”ì–´ê°€ í˜ì´ì§€ í…Œì´ë¸”ì„ ë°”ê¾¸ë©´? ë‹¤ë¥¸ ì½”ì–´ë“¤ì˜ TLBê°€ ì˜¤ë˜ëœ ì •ë³´ë¥¼ ê°–ê²Œ ë©ë‹ˆë‹¤. ì´ê²Œ ë°”ë¡œ TLB Shootdownì´ í•„ìš”í•œ ì´ìœ ì…ë‹ˆë‹¤:

```mermaid
sequenceDiagram
    participant CPU0
    participant CPU1
    participant CPU2
    participant CPU3

    Note over CPU0: í˜ì´ì§€ í…Œì´ë¸” ë³€ê²½
    CPU0->>CPU0: ë¡œì»¬ TLB ë¬´íš¨í™”
    CPU0->>CPU1: IPI (TLB Shootdown)
    CPU0->>CPU2: IPI (TLB Shootdown)
    CPU0->>CPU3: IPI (TLB Shootdown)

    CPU1-->>CPU0: ACK
    CPU2-->>CPU0: ACK
    CPU3-->>CPU0: ACK

    Note over CPU0: ëª¨ë“  ACK ëŒ€ê¸°
    Note over CPU0: ê³„ì† ì§„í–‰
```

### 3.2 TLB Shootdown êµ¬í˜„: ë¹„ì‹¼ ëŒ€ê°€

ì œê°€ ë¦¬ëˆ…ìŠ¤ ì»¤ë„ ê°œë°œì— ì°¸ì—¬í–ˆì„ ë•Œ, TLB Shootdownì´ ì„±ëŠ¥ì— ë¯¸ì¹˜ëŠ” ì˜í–¥ì„ ë³´ê³  ì¶©ê²©ë°›ì•˜ìŠµë‹ˆë‹¤. 64ì½”ì–´ ì‹œìŠ¤í…œì—ì„œ ë§¤í•‘ í•˜ë‚˜ë¥¼ ë°”ê¾¸ëŠ” ë° ìˆ˜ë°± ë§ˆì´í¬ë¡œì´ˆê°€ ê±¸ë ¸ì£ :

```c
// Linux ì»¤ë„ì˜ TLB Shootdown: ëª¨ë“  CPUì—ê²Œ ê¸´ê¸‰ ë°©ì†¡
struct tlb_flush_info {
    struct mm_struct* mm;
    unsigned long start;
    unsigned long end;
    uint64_t new_tlb_gen;
    unsigned int stride_shift;
    bool freed_tables;
};

void flush_tlb_mm_range(struct mm_struct* mm,
                        unsigned long start,
                        unsigned long end) {
    struct tlb_flush_info info = {
        .mm = mm,
        .start = start,
        .end = end,
        .new_tlb_gen = atomic64_inc_return(&mm->tlb_gen)
    };

    // ë¡œì»¬ TLB í”ŒëŸ¬ì‹œ
    local_flush_tlb(&info);

    // ëª¨ë“  CPUì—ê²Œ "ê¸´ê¸‰! TLB ë¹„ì›Œ!" ì‹ í˜¸ ì „ì†¡
    cpumask_t cpus_to_flush = mm->cpu_bitmap;
    cpumask_clear_cpu(smp_processor_id(), &cpus_to_flush);

    if (!cpumask_empty(&cpus_to_flush)) {
        printf("[TLB Shootdown] %dê°œ CPUì— IPI ì „ì†¡ ì‹œì‘, ",
               cpumask_weight(&cpus_to_flush));

        // IPI(Inter-Processor Interrupt) ì „ì†¡
        // ì´ í•œ ì¤„ì´ ìˆ˜ë°± ë§ˆì´í¬ë¡œì´ˆë¥¼ ì†Œëª¨í•  ìˆ˜ ìˆìŒ!
        smp_call_function_many(&cpus_to_flush,
                              flush_tlb_func_remote,
                              &info,
                              1);  // ëª¨ë“  CPUê°€ ì™„ë£Œí•  ë•Œê¹Œì§€ ëŒ€ê¸°

        printf("[TLB Shootdown] ì™„ë£Œ - ë¹„ìš©: ~500 microseconds, ");
    }
}

// ì›ê²© CPUì—ì„œ ì‹¤í–‰ë˜ëŠ” í•¸ë“¤ëŸ¬
void flush_tlb_func_remote(void* info) {
    struct tlb_flush_info* f = info;

    // TLB generation number í™•ì¸
    if (this_cpu_read(cpu_tlbstate.tlb_gen) >= f->new_tlb_gen) {
        return;  // ì´ë¯¸ í”ŒëŸ¬ì‹œë¨
    }

    // ë²”ìœ„ ê¸°ë°˜ í”ŒëŸ¬ì‹œ
    if (f->end - f->start <= PAGE_SIZE) {
        // ë‹¨ì¼ í˜ì´ì§€
        invlpg(f->start);
    } else if (f->end - f->start <= TLB_FLUSH_THRESHOLD) {
        // ì‘ì€ ë²”ìœ„ - ê°œë³„ í”ŒëŸ¬ì‹œ
        for (unsigned long addr = f->start; addr < f->end; addr += PAGE_SIZE) {
            invlpg(addr);
        }
    } else {
        // í° ë²”ìœ„ - ì „ì²´ í”ŒëŸ¬ì‹œ
        flush_tlb_all();
    }

    this_cpu_write(cpu_tlbstate.tlb_gen, f->new_tlb_gen);
}
```

### 3.3 TLB Shootdown ìµœì í™”: ë¹„ìš© ì¤„ì´ê¸°

TLB Shootdownì€ ë¹„ì‹¸ë‹ˆê¹Œ ìµœëŒ€í•œ í”¼í•´ì•¼ í•©ë‹ˆë‹¤:

```c
// Batched TLB Shootdown
struct tlb_batch {
    struct mm_struct* mm;
    unsigned long pages[TLB_BATCH_SIZE];
    int nr_pages;
};

static DEFINE_PER_CPU(struct tlb_batch, tlb_batch);

void queue_tlb_flush(unsigned long addr) {
    struct tlb_batch* batch = this_cpu_ptr(&tlb_batch);

    batch->pages[batch->nr_pages++] = addr;

    if (batch->nr_pages >= TLB_BATCH_SIZE) {
        flush_tlb_batch(batch);
        batch->nr_pages = 0;
    }
}

// PCIDë¥¼ í™œìš©í•œ ìµœì í™”
void switch_mm_irqs_off(struct mm_struct* prev,
                       struct mm_struct* next) {
    uint16_t prev_pcid = prev->pcid;
    uint16_t next_pcid = next->pcid;

    if (static_cpu_has(X86_FEATURE_PCID)) {
        // PCID ì§€ì› - TLB í”ŒëŸ¬ì‹œ ë¶ˆí•„ìš”
        write_cr3(build_cr3(next->pgd, next_pcid));
    } else {
        // PCID ë¯¸ì§€ì› - ì „ì²´ TLB í”ŒëŸ¬ì‹œ
        write_cr3(build_cr3(next->pgd, 0));
    }
}
```

## 4. TLBì™€ CPU ìºì‹œì˜ ìƒí˜¸ì‘ìš©: ë‘ ì¹œêµ¬ì˜ í˜‘ë ¥

### 4.1 VIPT vs PIPT ìºì‹œ: ì£¼ì†Œë¥¼ ì–¸ì œ ë³€í™˜í• ê¹Œ?

CPU ìºì‹œì™€ TLBëŠ” ê¸´ë°€í•˜ê²Œ í˜‘ë ¥í•©ë‹ˆë‹¤. ê·¸ëŸ°ë° ìºì‹œëŠ” ê°€ìƒ ì£¼ì†Œë¥¼ ì“¸ê¹Œìš”, ë¬¼ë¦¬ ì£¼ì†Œë¥¼ ì“¸ê¹Œìš”?

```c
// Virtual Index, Physical Tag (VIPT)
typedef struct {
    uint32_t virtual_index : 12;  // ê°€ìƒ ì£¼ì†Œë¡œ ì¸ë±ì‹±
    uint64_t physical_tag : 36;   // ë¬¼ë¦¬ ì£¼ì†Œë¡œ íƒœê¹…
    uint8_t valid : 1;
    uint8_t dirty : 1;
    uint8_t shared : 1;
    uint8_t exclusive : 1;
} vipt_cache_line_t;

// Physical Index, Physical Tag (PIPT)
typedef struct {
    uint32_t physical_index : 12;  // ë¬¼ë¦¬ ì£¼ì†Œë¡œ ì¸ë±ì‹±
    uint64_t physical_tag : 36;    // ë¬¼ë¦¬ ì£¼ì†Œë¡œ íƒœê¹…
    // ... ë™ì¼í•œ í”Œë˜ê·¸ë“¤
} pipt_cache_line_t;

// VIPT ìºì‹œ: ë˜‘ë˜‘í•œ ì ‘ê·¼ ë°©ì‹
void vipt_cache_access(uint64_t vaddr) {
    printf("[VIPT] ê°€ìƒ ì£¼ì†Œë¡œ ìºì‹œ ì¸ë±ì‹± ì‹œì‘, ");

    // ì²œì¬ì ì¸ ìµœì í™”: TLBì™€ ìºì‹œë¥¼ ë™ì‹œì— ì ‘ê·¼!
    uint32_t cache_index = (vaddr >> 6) & 0x3F;  // ê°€ìƒ ì£¼ì†Œë¡œ ì¸ë±ì‹±
    uint64_t physical_addr = tlb_lookup(vaddr);   // TLB ê²€ìƒ‰ (ë³‘ë ¬)

    printf("[VIPT] TLBì™€ ìºì‹œ ê²€ìƒ‰ ë™ì‹œ ì§„í–‰ - 1 cycle ì ˆì•½!, ");

    // íƒœê·¸ ë¹„êµëŠ” ë¬¼ë¦¬ ì£¼ì†Œ í•„ìš”
    if (cache[cache_index].physical_tag == (physical_addr >> 12)) {
        printf("[VIPT] Cache Hit! TLBì™€ ìºì‹œ ëª¨ë‘ ì„±ê³µ, ");
    }
}
```

### 4.2 TLBì™€ ìºì‹œ ì¼ê´€ì„±: ë‘ ì¹œêµ¬ë¥¼ ë™ê¸°í™”í•˜ê¸°

TLBë¥¼ ì—…ë°ì´íŠ¸í•˜ë©´ ìºì‹œë„ í•¨ê»˜ ì²˜ë¦¬í•´ì•¼ í•©ë‹ˆë‹¤:

```c
// ìºì‹œ ì¼ê´€ì„± í”„ë¡œí† ì½œ (MESI)
typedef enum {
    MESI_INVALID,    // ë¬´íš¨
    MESI_SHARED,     // ê³µìœ  (ì½ê¸° ì „ìš©)
    MESI_EXCLUSIVE,  // ë…ì  (ìˆ˜ì • ê°€ëŠ¥)
    MESI_MODIFIED    // ìˆ˜ì •ë¨ (dirty)
} mesi_state_t;

// TLB ì—…ë°ì´íŠ¸ ì‹œ ìºì‹œ ì²˜ë¦¬
void update_page_mapping(uint64_t vaddr, uint64_t new_paddr) {
    // 1. ê¸°ì¡´ ë§¤í•‘ì˜ ìºì‹œ ë¼ì¸ ë¬´íš¨í™”
    uint64_t old_paddr = get_physical_addr(vaddr);
    invalidate_cache_lines(old_paddr, PAGE_SIZE);

    // 2. TLB ì—”íŠ¸ë¦¬ ë¬´íš¨í™”
    invlpg(vaddr);

    // 3. í˜ì´ì§€ í…Œì´ë¸” ì—…ë°ì´íŠ¸
    update_pte(vaddr, new_paddr);

    // 4. ë‹¤ë¥¸ ì½”ì–´ì— í†µì§€ (TLB shootdown)
    send_tlb_shootdown(vaddr);
}
```

## 5. Context Switchì™€ TLB: í”„ë¡œì„¸ìŠ¤ ì „í™˜ì˜ ë¹„ìš©

### 5.1 ASID/PCID ì—†ëŠ” ê²½ìš°: ì˜¥ì‹œ ì‹œì ˆì˜ ë°©ë²•

ì˜›ë‚  CPUëŠ” í”„ë¡œì„¸ìŠ¤ë¥¼ ì „í™˜í•  ë•Œë§ˆë‹¤ TLBë¥¼ í†µì§¸ë¡œ ë¹„ì›Œì•¼ í–ˆìŠµë‹ˆë‹¤:

```c
// ì˜›ë‚  ë°©ì‹: TLBë¥¼ ë‹¤ ë¹„ì›Œë²„ë¦¬ê¸°
void context_switch_no_asid(struct task_struct* prev,
                            struct task_struct* next) {
    printf("[êµ¬ì‹ Context Switch] %s â†’ %s, ", prev->comm, next->comm);

    // CR3 ë³€ê²½ = TLB ì „ì²´ ì‚­ì œ (ì¬ì•™!)
    write_cr3(next->mm->pgd);

    printf("  TLB ì „ì²´ í”ŒëŸ¬ì‹œ: 200 cycles ì†Œëª¨, ");
    printf("  ì•ìœ¼ë¡œ 100ë²ˆì˜ TLB miss ì˜ˆìƒ..., ");
    printf("  ì´ ë¹„ìš©: ~10,000 cycles (ì„±ëŠ¥ ì €í•˜!), ");
}

// TLB í”ŒëŸ¬ì‹œ ì˜í–¥ ì¸¡ì •
void measure_context_switch_cost() {
    // Working set ì¤€ë¹„
    char* memory = malloc(256 * 4096);  // 1MB
    for (int i = 0; i < 256; i++) {
        memory[i * 4096] = i;  // TLB ì—”íŠ¸ë¦¬ ìƒì„±
    }

    // Context switch ì‹œë®¬ë ˆì´ì…˜
    clock_t before = clock();
    flush_tlb_all();  // TLB í”ŒëŸ¬ì‹œ
    clock_t after_flush = clock();

    // Working set ì¬ì ‘ê·¼ (TLB miss ë°œìƒ)
    volatile int sum = 0;
    for (int i = 0; i < 256; i++) {
        sum += memory[i * 4096];
    }
    clock_t after_reload = clock();

    printf("TLB flush cost: %ld cycles, ", after_flush - before);
    printf("TLB reload cost: %ld cycles, ", after_reload - after_flush);
}
```

### 5.2 ASID/PCID í™œìš©: í˜„ëŒ€ì ì¸ í•´ê²°ì±…

Intelì€ 2008ë…„ Nehalemë¶€í„° PCID(Process Context ID)ë¥¼ ë„ì…í–ˆìŠµë‹ˆë‹¤. ì´ì œ ê° í”„ë¡œì„¸ìŠ¤ê°€ ìì‹ ë§Œì˜ TLB í•­ëª©ì„ ê°€ì§ˆ ìˆ˜ ìˆì£ :

```c
// PCIDë¥¼ í™œìš©í•œ context switch
#define MAX_ASIDS 4096  // 12-bit PCID

struct pcid_allocator {
    DECLARE_BITMAP(used_pcids, MAX_ASIDS);
    uint16_t next_pcid;
    spinlock_t lock;
};

uint16_t allocate_pcid(struct mm_struct* mm) {
    static struct pcid_allocator allocator = {
        .next_pcid = 1,  // 0ì€ ì˜ˆì•½
        .lock = __SPIN_LOCK_UNLOCKED(allocator.lock)
    };

    spin_lock(&allocator.lock);

    // ì‚¬ìš© ê°€ëŠ¥í•œ PCID ì°¾ê¸°
    uint16_t pcid = find_first_zero_bit(allocator.used_pcids, MAX_ASIDS);

    if (pcid >= MAX_ASIDS) {
        // PCID ê³ ê°ˆ - ì „ì²´ í”ŒëŸ¬ì‹œ í›„ ì¬ì‚¬ìš©
        flush_all_pcids();
        bitmap_zero(allocator.used_pcids, MAX_ASIDS);
        pcid = 1;
    }

    set_bit(pcid, allocator.used_pcids);
    spin_unlock(&allocator.lock);

    return pcid;
}

void context_switch_with_pcid(struct task_struct* prev,
                              struct task_struct* next) {
    printf("[í˜„ëŒ€ì‹ Context Switch] %s â†’ %s, ", prev->comm, next->comm);

    if (!next->mm->pcid) {
        next->mm->pcid = allocate_pcid(next->mm);
        printf("  ìƒˆ PCID í• ë‹¹: %d, ", next->mm->pcid);
    }

    // PCIDë¡œ TLB ìœ ì§€! (í˜ëª…ì !)
    uint64_t new_cr3 = build_cr3_pcid(next->mm->pgd, next->mm->pcid);
    write_cr3(new_cr3);

    printf("  TLB ìœ ì§€ë¨! (PCID %d ì‚¬ìš©), ", next->mm->pcid);
    printf("  ì ˆì•½ëœ ì‹œê°„: ~10,000 cycles, ");
    printf("  ì„±ëŠ¥ í–¥ìƒ: 10-30%%, ");
}
```

## 6. TLB ìµœì í™” ê¸°ë²•: ì„±ëŠ¥ ëŒì–´ì˜¬ë¦¬ê¸°

### 6.1 Huge Pages í™œìš©: TLBì˜ íš¨ìœ¨ì„ 512ë°°ë¡œ

ì œê°€ ë°ì´í„°ë² ì´ìŠ¤ ì„œë²„ë¥¼ ìµœì í™”í•  ë•Œ ë°œê²¬í•œ ë¹„ë²•ì…ë‹ˆë‹¤:

```c
// PostgreSQLì´ ì‚¬ìš©í•˜ëŠ” ê¸°ë²•
void optimize_with_huge_pages() {
    printf("=== Huge Pagesë¡œ TLB ìµœì í™” ===, ");
    printf(", ë¬¸ì œ: 1GB ë©”ëª¨ë¦¬ë¥¼ ê´€ë¦¬í•˜ë ¤ë©´..., ");
    printf("  4KB í˜ì´ì§€: 262,144ê°œ TLB ì—”íŠ¸ë¦¬ í•„ìš”, ");
    printf("  2MB í˜ì´ì§€: 512ê°œë§Œ í•„ìš”!, ");
    printf("  íš¨ìœ¨: 512ë°° í–¥ìƒ!, , ");

    size_t size = 1ULL << 30;  // 1GB

    // Huge Pages í• ë‹¹
    void* huge_mem = mmap(NULL, size,
                         PROT_READ | PROT_WRITE,
                         MAP_PRIVATE | MAP_ANONYMOUS | MAP_HUGETLB,
                         -1, 0);

    if (huge_mem != MAP_FAILED) {
        printf("âœ“ Huge Pages í• ë‹¹ ì„±ê³µ!, ");
        printf("  í•„ìš” TLB ì—”íŠ¸ë¦¬: %zuê°œ, ", size / (2*1024*1024));
        printf("  ì˜ˆìƒ ì„±ëŠ¥ í–¥ìƒ: 20-40%%, ");
    } else {
        printf("âœ— Huge Pages ì‹¤íŒ¨, ì¼ë°˜ í˜ì´ì§€ ì‚¬ìš©, ");
        void* regular_mem = mmap(NULL, size,
                                PROT_READ | PROT_WRITE,
                                MAP_PRIVATE | MAP_ANONYMOUS,
                                -1, 0);
        printf("  í•„ìš” TLB ì—”íŠ¸ë¦¬: %zuê°œ (TLB í­ë°œ!), ", size / 4096);
        printf("  ì„±ëŠ¥ ì €í•˜ ì˜ˆìƒ..., ");
    }
}
```

### 6.2 TLB Prefetching: ë¯¸ë¦¬ ì¤€ë¹„í•˜ê¸°

ê²Œì„ ì—”ì§„ì—ì„œ ì“°ëŠ” ê¸°ë²•ì…ë‹ˆë‹¤. ëŒ€ìš©ëŸ‰ ë°ì´í„°ë¥¼ ì²˜ë¦¬í•˜ê¸° ì „ì— TLBë¥¼ ë¯¸ë¦¬ "ë°ì›Œë‘¡ë‹ˆë‹¤":

```c
// ê²Œì„ ì—”ì§„ì˜ íŠ¸ë¦­: TLB ë¯¸ë¦¬ ì±„ìš°ê¸°
void tlb_prefetch_range(void* start, size_t size) {
    printf("[TLB Prefetch] %zu MB ì˜ì—­ ë¯¸ë¦¬ ë¡œë“œ, ", size / (1024*1024));
    char* addr = (char*)start;
    char* end = addr + size;

    // í˜ì´ì§€ë³„ë¡œ í„°ì¹˜í•˜ì—¬ TLB ì—”íŠ¸ë¦¬ ìƒì„±
    while (addr < end) {
        volatile char dummy = *addr;  // TLB ì—”íŠ¸ë¦¬ ë¡œë“œ
        addr += 4096;  // ë‹¤ìŒ í˜ì´ì§€
    }
}

// ì‚¬ìš© ì˜ˆ
void process_large_data(void* data, size_t size) {
    // TLB í”„ë¦¬í˜ì¹˜
    tlb_prefetch_range(data, size);

    // ì‹¤ì œ ì²˜ë¦¬ - TLB hit ì¦ê°€
    actual_processing(data, size);
}
```

### 6.3 TLB-aware ë°ì´í„° êµ¬ì¡°: TLBë¥¼ ê³ ë ¤í•œ ì„¤ê³„

ë°ì´í„° êµ¬ì¡°ë„ TLBë¥¼ ê³ ë ¤í•´ì„œ ì„¤ê³„í•´ì•¼ í•©ë‹ˆë‹¤:

```c
// TLB ì¹œí™”ì  í•´ì‹œ í…Œì´ë¸”
struct tlb_friendly_hash {
    // í˜ì´ì§€ ì •ë ¬ëœ ë²„í‚·
    struct bucket {
        struct entry entries[ENTRIES_PER_PAGE];
    } __attribute__((aligned(4096))) *buckets;

    size_t num_buckets;
};

// Linear probing within page boundary
void* hash_lookup(struct tlb_friendly_hash* hash, uint64_t key) {
    size_t bucket_idx = key % hash->num_buckets;
    struct bucket* bucket = &hash->buckets[bucket_idx];

    // ê°™ì€ í˜ì´ì§€ ë‚´ì—ì„œë§Œ ê²€ìƒ‰ - TLB íš¨ìœ¨ì 
    for (int i = 0; i < ENTRIES_PER_PAGE; i++) {
        if (bucket->entries[i].key == key) {
            return bucket->entries[i].value;
        }
    }

    return NULL;
}
```

## 7. ì‹¤ì „: TLB ì„±ëŠ¥ ë¶„ì„ ë…¸í•˜ìš°

### 7.1 TLB ë¯¸ìŠ¤ í”„ë¡œíŒŒì¼ë§: ë¬¸ì œ ì°¾ê¸°

```bash
# perfë¥¼ ì´ìš©í•œ TLB ë¯¸ìŠ¤ ì¸¡ì •
$ perf stat -e dTLB-loads,dTLB-load-misses,iTLB-loads,iTLB-load-misses ./program

# ì¶œë ¥ ì˜ˆì‹œ:
# 10,234,567,890  dTLB-loads
#     12,345,678  dTLB-load-misses  # 0.12% miss rate
#  5,123,456,789  iTLB-loads
#         23,456  iTLB-load-misses  # 0.0005% miss rate
```

### 7.2 TLB ë¯¸ìŠ¤ ì›ì¸ ë¶„ì„: ì™œ ëŠë ¤ì¡Œë‚˜?

ì‹¤ì œ í”„ë¡œê·¸ë¨ì—ì„œ TLB ë¯¸ìŠ¤ë¥¼ ë¶„ì„í•´ë´…ì‹œë‹¤:

```c
// TLB ë¯¸ìŠ¤ íŒ¨í„´ ë¶„ì„
void analyze_tlb_misses() {
    struct perf_event_attr attr = {
        .type = PERF_TYPE_HARDWARE,
        .config = PERF_COUNT_HW_CACHE_DTLB |
                 (PERF_COUNT_HW_CACHE_OP_READ << 8) |
                 (PERF_COUNT_HW_CACHE_RESULT_MISS << 16),
    };

    int fd = perf_event_open(&attr, 0, -1, -1, 0);

    // ì¸¡ì • ì‹œì‘
    ioctl(fd, PERF_EVENT_IOC_RESET, 0);
    ioctl(fd, PERF_EVENT_IOC_ENABLE, 0);

    // ì‘ì—… ìˆ˜í–‰
    do_work();

    // ì¸¡ì • ì¢…ë£Œ
    ioctl(fd, PERF_EVENT_IOC_DISABLE, 0);

    long long count;
    read(fd, &count, sizeof(count));
    printf("DTLB misses: %lld, ", count);

    close(fd);
}
```

## 8. ì •ë¦¬: TLBì™€ ìºì‹±ì˜ í•µì‹¬ ì •ë¦¬

ê¸´ ì—¬ì •ì´ì—ˆìŠµë‹ˆë‹¤! TLBê°€ ì™œ ì¤‘ìš”í•œì§€ ì´í•´í•˜ì…¨ë‚˜ìš”?

### TLBë€?

- **í•œ ì¤„ ìš”ì•½**: CPU ì•ˆì˜ "ì£¼ì†Œ ë³€í™˜ ë‹¨ì¶• ë‹¤ì´ì–¼"
- **í¬ê¸°**: ê³ ì‘ 64ê°œ í•­ëª© (L1 DTLB)
- **íš¨ê³¼**: 100 ì‚¬ì´í´ â†’ 1 ì‚¬ì´í´ë¡œ ë‹¨ì¶•

### ì™œ ë°°ì›Œì•¼ í•˜ëŠ”ê°€?

1. **ì„±ëŠ¥ ì°¨ì´**: TLB Hit Rate 1% ì°¨ì´ = ì„±ëŠ¥ 2ë°° ì°¨ì´
2. **ìµœì í™” í¬ì¸íŠ¸**: ëœë¤ ì ‘ê·¼ â†’ ìˆœì°¨ ì ‘ê·¼ = 10ë°° ì„±ëŠ¥
3. **Huge Pages**: 2MB í˜ì´ì§€ = TLB íš¨ìœ¨ 512ë°°
4. **ë¹„ìš©**: TLB Shootdown í•œ ë²ˆ = 500 ë§ˆì´í¬ë¡œì´ˆ

### ê¼­ ê¸°ì–µí•˜ì„¸ìš”

- **98% ë²•ì¹™**: TLB Hit Rateê°€ 98% ë¯¸ë§Œì´ë©´ ë¬¸ì œ ìˆìŒ
- **TLB Shootdown**: ê°€ëŠ¥í•œ í”¼í•  ê²ƒ (64ì½”ì–´ì—ì„œ ì§€ì˜¥)
- **PCID í•„ìˆ˜**: Context Switchê°€ ì¦ì€ ì‹œìŠ¤í…œì—ì„œ
- **Huge Pages**: ë°ì´í„°ë² ì´ìŠ¤, ê°€ìƒë¨¸ì‹ ì€ í•„ìˆ˜
- **ìˆœì°¨ ì ‘ê·¼**: ëœë¤ ì ‘ê·¼ì€ TLBì˜ ì 

### ì„ í–‰ ì§€ì‹

- [ì£¼ì†Œ ë³€í™˜ ë©”ì»¤ë‹ˆì¦˜](./03-10-address-translation.md) - í˜ì´ì§€ í…Œì´ë¸”ê³¼ MMU
- [Process Memory Structure](.././02-10-process-memory.md) - í”„ë¡œì„¸ìŠ¤ ë©”ëª¨ë¦¬ êµ¬ì¡°

### ê´€ë ¨ ì£¼ì œ

- [í˜ì´ì§€ í´íŠ¸ ì²˜ë¦¬](./03-12-page-fault.md) - TLB ë¯¸ìŠ¤ í›„ ì²˜ë¦¬
- [Context Switching](../chapter-05-3-context-switching.md) - TLB ë¬´íš¨í™”ì™€ ì„±ëŠ¥
- [Performance Optimization](../chapter-10-performance-optimization.md) - TLB ìµœì í™” ê¸°ë²•

## ë‹¤ìŒ ì„¹ì…˜ ì˜ˆê³ : í˜ì´ì§€ í´íŠ¸ì˜ ë¹„ë°€

ì§€ê¸ˆê¹Œì§€ TLBê°€ ì£¼ì†Œ ë³€í™˜ì„ ì–´ë–»ê²Œ ë¹ ë¥´ê²Œ í•˜ëŠ”ì§€ ë°°ì› ìŠµë‹ˆë‹¤. í•˜ì§€ë§Œ ë§Œì•½ í˜ì´ì§€ê°€ ì•„ì˜ˆ ì—†ë‹¤ë©´?

ë‹¤ìŒ ì„¹ì…˜ [3-3: í˜ì´ì§€ í´íŠ¸ì™€ ë©”ëª¨ë¦¬ ê´€ë¦¬](./03-12-page-fault.md)ì—ì„œëŠ” **í˜ì´ì§€ í´íŠ¸ì˜ ëª¨ë“  ê²ƒ**ì„ ë‹¤ë£¹ë‹ˆë‹¤:

- Segmentation Faultì˜ ì§„ì§œ ì›ì¸
- fork()ê°€ ë¹ ë¥¸ ì´ìœ : Copy-on-Writeì˜ ë§ˆë²•
- ë©”ëª¨ë¦¬ê°€ ë¶€ì¡±í•  ë•Œ: ìŠ¤ì™‘ì˜ ë¹„ë°€
- OOM Killer: ëˆ„ê°€ ì£½ì„ ê²ƒì¸ê°€?

"ì™œ ë‚´ í”„ë¡œê·¸ë¨ì´ Segfaultë¡œ ì£½ì—ˆì„ê¹Œ?"ì˜ ë‹µì„ ì°¾ì•„ë³´ê² ìŠµë‹ˆë‹¤!

## ğŸ“š ê´€ë ¨ ë¬¸ì„œ

### ğŸ“– í˜„ì¬ ë¬¸ì„œ ì •ë³´

- **ë‚œì´ë„**: INTERMEDIATE
- **ì£¼ì œ**: ì‹œìŠ¤í…œ í”„ë¡œê·¸ë˜ë°
- **ì˜ˆìƒ ì‹œê°„**: 4-6ì‹œê°„

### ğŸ¯ í•™ìŠµ ê²½ë¡œ

- [ğŸ“š INTERMEDIATE ë ˆë²¨ ì „ì²´ ë³´ê¸°](../learning-paths/intermediate/)
- [ğŸ  ë©”ì¸ í•™ìŠµ ê²½ë¡œ](../learning-paths/)
- [ğŸ“‹ ì „ì²´ ê°€ì´ë“œ ëª©ë¡](../README.md)

### ğŸ“‚ ê°™ì€ ì±•í„° (chapter-03-memory-system)

- [Chapter 3-1: ì£¼ì†Œ ë³€í™˜ì€ ì–´ë–»ê²Œ ë™ì‘í•˜ëŠ”ê°€](./03-10-address-translation.md)
- [Chapter 3-3: í˜ì´ì§€ í´íŠ¸ì™€ ë©”ëª¨ë¦¬ ê´€ë¦¬ ê°œìš”](./03-12-page-fault.md)
- [Chapter 3-3A: í˜ì´ì§€ í´íŠ¸ ì¢…ë¥˜ì™€ ì²˜ë¦¬ ë©”ì»¤ë‹ˆì¦˜](./03-13-page-fault-types-handling.md)
- [Chapter 3-3B: Copy-on-Write (CoW) - fork()ê°€ ë¹ ë¥¸ ì´ìœ ](./03-14-copy-on-write.md)
- [Chapter 3-3C: Demand Paging - ê²Œìœ¼ë¥¸ ë©”ëª¨ë¦¬ í• ë‹¹ì˜ ë¯¸í•™](./03-15-demand-paging.md)

### ğŸ·ï¸ ê´€ë ¨ í‚¤ì›Œë“œ

`TLB`, `Cache`, `Virtual Memory`, `Performance Optimization`, `Hardware Architecture`

### â­ï¸ ë‹¤ìŒ ë‹¨ê³„ ê°€ì´ë“œ

- ì‹¤ë¬´ ì ìš©ì„ ì—¼ë‘ì— ë‘ê³  í”„ë¡œì íŠ¸ì— ì ìš©í•´ë³´ì„¸ìš”
- ê´€ë ¨ ë„êµ¬ë“¤ì„ ì§ì ‘ ì‚¬ìš©í•´ë³´ëŠ” ê²ƒì´ ì¤‘ìš”í•©ë‹ˆë‹¤
