<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="description" content="Edidi Sai Anant - ECE Engineer & VLSI Designer">
    <title>Edidi Sai Anant | ECE Engineer</title>
    <link rel="stylesheet" href="css/main.css">
    <link rel="preconnect" href="https://fonts.googleapis.com">
    <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
    <link href="https://fonts.googleapis.com/css2?family=JetBrains+Mono:wght@300;400;500;600&family=Inter:wght@300;400;500;600;700&display=swap" rel="stylesheet">
    <link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css" rel="stylesheet">
</head>
<body>
    <!-- Circuit Loader -->
    <div id="loader" class="loader">
        <div class="circuit-trace-loader">
            <svg viewBox="0 0 200 200" class="trace-svg">
                <path class="trace-path" d="M20,100 L60,100 L60,60 L140,60 L140,140 L180,140" 
                      stroke="#00ff88" stroke-width="3" fill="none" 
                      stroke-dasharray="400" stroke-dashoffset="400"/>
                <circle class="trace-node" cx="60" cy="100" r="4" fill="#00ff88"/>
                <circle class="trace-node" cx="60" cy="60" r="4" fill="#00ff88"/>
                <circle class="trace-node" cx="140" cy="60" r="4" fill="#00ff88"/>
                <circle class="trace-node" cx="140" cy="140" r="4" fill="#00ff88"/>
            </svg>
        </div>
        <div class="loader-text">Initializing Circuits...</div>
    </div>

    <!-- Snap Navigation -->
    <nav class="snap-nav" id="snapNav">
        <div class="nav-dots">
            <span class="nav-dot active" data-section="0" title="Home"></span>
            <span class="nav-dot" data-section="1" title="About"></span>
            <span class="nav-dot" data-section="2" title="Experience"></span>
            <span class="nav-dot" data-section="3" title="Projects"></span>
            <span class="nav-dot" data-section="4" title="Certifications"></span>
            <span class="nav-dot" data-section="5" title="Contact"></span>
        </div>
    </nav>

    <!-- Main Container -->
    <main class="snap-container" id="snapContainer">
        <!-- Hero Section -->
        <section class="snap-section hero-section" data-section="0">
            <div class="hero-bg">
                <canvas id="particleCanvas"></canvas>
            </div>
            <div class="hero-content">
                <div class="hero-text">
                    <h1 class="hero-title">
                        <span class="title-main">Edidi Sai Anant</span>
                        <span class="title-sub">ECE Engineer & VLSI Designer</span>
                    </h1>
                    <p class="hero-description">
                        Electrical Engineering Master's candidate with a robust foundation in semiconductor processes and IC design. Driven by innovation and equipped with analytical skills, committed to contributing to collaborative teams in the semiconductor industry.
                    </p>
                    <div class="hero-actions">
                        <a href="#contact" class="btn-primary">
                            <span>Get In Touch</span>
                            <i class="fas fa-arrow-right"></i>
                        </a>
                        <a href="assets/Edidi_Sai_Anant_Resume.pdf" class="btn-secondary" target="_blank">
                            <i class="fas fa-download"></i>
                            <span>Resume</span>
                        </a>
                    </div>
                </div>
                <div class="hero-visual">
                    <div class="circuit-board">
                        <div class="cpu-chip">
                            <div class="chip-core"></div>
                        </div>
                        <div class="circuit-traces">
                            <div class="trace trace-1"></div>
                            <div class="trace trace-2"></div>
                            <div class="trace trace-3"></div>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- About Section -->
        <section class="snap-section about-section" data-section="1">
            <div class="section-container">
                <h2 class="section-title">About Me</h2>
                <div class="about-content">
                    <div class="about-text">
                        <p><strong>Graduate Assistant</strong> at National University of Singapore, overseeing lab sessions for EE2028 Microcontroller Programming and CG3207 Computer Architecture. Providing guidance on lab work and collaborating with faculty to enhance materials.</p>
                        
                        <p>My expertise spans <strong>VLSI design</strong>, <strong>embedded systems</strong>, and <strong>neural network acceleration</strong>. I'm passionate about semiconductor innovation and committed to collaborative teamwork in dynamic environments.</p>
                        
                        <div class="stats-grid">
                            <div class="stat-card">
                                <div class="stat-number" data-target="4">0</div>
                                <div class="stat-label">Major Projects</div>
                            </div>
                            <div class="stat-card">
                                <div class="stat-number" data-target="2">0</div>
                                <div class="stat-label">Publications</div>
                            </div>
                            <div class="stat-card">
                                <div class="stat-number" data-target="15">0</div>
                                <div class="stat-label">Certifications</div>
                            </div>
                        </div>
                    </div>
                    
                    <!-- Skills Flipping Cards -->
                    <div class="skills-grid">
                        <div class="flip-card">
                            <div class="flip-card-inner">
                                <div class="flip-card-front">
                                    <i class="fas fa-microchip"></i>
                                    <h3>HDL & VLSI</h3>
                                </div>
                                <div class="flip-card-back">
                                    <h3>HDL & VLSI</h3>
                                    <div class="skill-tags">
                                        <span>Verilog</span>
                                        <span>SystemVerilog</span>
                                        <span>HLS</span>
                                        <span>VLSI Design</span>
                                    </div>
                                </div>
                            </div>
                        </div>

                        <div class="flip-card">
                            <div class="flip-card-inner">
                                <div class="flip-card-front">
                                    <i class="fas fa-tools"></i>
                                    <h3>EDA Tools</h3>
                                </div>
                                <div class="flip-card-back">
                                    <h3>EDA Tools</h3>
                                    <div class="skill-tags">
                                        <span>Cadence Virtuoso</span>
                                        <span>Xilinx Vivado</span>
                                        <span>QuestaSim</span>
                                        <span>Xilinx Vitis</span>
                                    </div>
                                </div>
                            </div>
                        </div>

                        <div class="flip-card">
                            <div class="flip-card-inner">
                                <div class="flip-card-front">
                                    <i class="fas fa-code"></i>
                                    <h3>Programming</h3>
                                </div>
                                <div class="flip-card-back">
                                    <h3>Programming</h3>
                                    <div class="skill-tags">
                                        <span>C++</span>
                                        <span>Python</span>
                                        <span>LaTeX</span>
                                        <span>PCB Design</span>
                                    </div>
                                </div>
                            </div>
                        </div>

                        <div class="flip-card">
                            <div class="flip-card-inner">
                                <div class="flip-card-front">
                                    <i class="fas fa-memory"></i>
                                    <h3>Embedded Systems</h3>
                                </div>
                                <div class="flip-card-back">
                                    <h3>Embedded Systems</h3>
                                    <div class="skill-tags">
                                        <span>Arduino</span>
                                        <span>Raspberry Pi</span>
                                        <span>NodeMCU</span>
                                        <span>ARM Architecture</span>
                                    </div>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- Experience & Education Section -->
        <section class="snap-section experience-section" data-section="2">
            <div class="section-container">
                <h2 class="section-title">Experience & Education</h2>
                <div class="timeline">
                    <div class="timeline-item">
                        <div class="timeline-year">2023-2025</div>
                        <div class="timeline-content">
                            <h3>Master of Science, Electrical Engineering</h3>
                            <h4>National University of Singapore</h4>
                            <p><strong>Graduate Assistant:</strong> Oversaw lab sessions for EE2028 and CG3207, provided guidance and collaborated with faculty.</p>
                            <div class="course-chips">
                                <span>VLSI Digital Circuit Design</span>
                                <span>Memory Technologies</span>
                                <span>Embedded Hardware Systems</span>
                            </div>
                        </div>
                    </div>
                    <div class="timeline-item">
                        <div class="timeline-year">2019-2023</div>
                        <div class="timeline-content">
                            <h3>Bachelor of Technology, ECE</h3>
                            <h4>SRM Institute of Science and Technology</h4>
                            <div class="course-chips">
                                <span>Digital Electronics</span>
                                <span>Semiconductor Device Modelling</span>
                                <span>ARM-Based Embedded Systems</span>
                            </div>
                        </div>
                    </div>
                    <div class="timeline-item">
                        <div class="timeline-year">2022-2023</div>
                        <div class="timeline-content">
                            <h3>Project Intern - Maven Silicon</h3>
                            <p>Designed AHB to APB bridge, advanced RTL proficiency in Verilog HDL, synthesized modules into unified system architecture.</p>
                        </div>
                    </div>
                    <div class="timeline-item">
                        <div class="timeline-year">2022</div>
                        <div class="timeline-content">
                            <h3>Intern - Sandeepani School of Embedded Systems</h3>
                            <p>Developed UART protocol verification using SystemVerilog, performed functional coverage analysis with QuestaSim.</p>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- Projects Section -->
        <section class="snap-section projects-section" data-section="3">
            <div class="section-container">
                <h2 class="section-title">Featured Projects</h2>
                <div class="projects-grid">
                    <!-- Project Flipping Cards -->
                    <div class="project-flip-card">
                        <div class="project-flip-inner">
                            <div class="project-flip-front">
                                <div class="project-icon">
                                    <i class="fas fa-network-wired"></i>
                                </div>
                                <h3>VLSI Interconnect Modelling</h3>
                                <div class="project-preview">
                                    <span>Cadence Virtuoso</span>
                                    <span>45nm Technology</span>
                                </div>
                            </div>
                            <div class="project-flip-back">
                                <h3>VLSI Interconnect Modelling and Simulation</h3>
                                <p>Engaged in optimising processor interconnects using Elmore RC models and Cadence Virtuoso for a 2-core processor at 45nm technology, focusing on energy-delay tradeoffs to improve system efficiency and signal integrity.</p>
                                <div class="project-tech">
                                    <span>Elmore RC Models</span>
                                    <span>2-Core Processor</span>
                                    <span>45nm Technology</span>
                                </div>
                            </div>
                        </div>
                    </div>

                    <div class="project-flip-card">
                        <div class="project-flip-inner">
                            <div class="project-flip-front">
                                <div class="project-icon">
                                    <i class="fas fa-microchip"></i>
                                </div>
                                <h3>Standard Cell IP Development</h3>
                                <div class="project-preview">
                                    <span>40nm Technology</span>
                                    <span>DRC/LVS</span>
                                </div>
                            </div>
                            <div class="project-flip-back">
                                <h3>Digital Circuit Design and Standard Cell IP Development</h3>
                                <p>Contributed to creation of ring oscillator Standard Cell IP leveraging hierarchical design in Cadence Virtuoso, targeting efficiency in 40nm technology with focus on minimising area while optimising for PVT variations.</p>
                                <div class="project-tech">
                                    <span>Ring Oscillator</span>
                                    <span>Hierarchical Design</span>
                                    <span>PVT Optimization</span>
                                </div>
                            </div>
                        </div>
                    </div>

                    <div class="project-flip-card">
                        <div class="project-flip-inner">
                            <div class="project-flip-front">
                                <div class="project-icon">
                                    <i class="fas fa-rocket"></i>
                                </div>
                                <h3>FPGA Hardware Accelerator</h3>
                                <div class="project-preview">
                                    <span>Xilinx Zynq-7000</span>
                                    <span>MLP Neural Network</span>
                                </div>
                            </div>
                            <div class="project-flip-back">
                                <h3>FPGA Hardware Accelerator for MLP Neural Network</h3>
                                <p>Developed hardware accelerator on Xilinx Zynq-7000 FPGA to improve MLP neural network inference. Implemented designs in software, HLS, and Verilog, utilizing pipelining, loop unrolling, and array partitioning for significant performance gains.</p>
                                <div class="project-tech">
                                    <span>HLS & Verilog</span>
                                    <span>Pipelining</span>
                                    <span>Loop Unrolling</span>
                                </div>
                            </div>
                        </div>
                    </div>

                    <div class="project-flip-card">
                        <div class="project-flip-inner">
                            <div class="project-flip-front">
                                <div class="project-icon">
                                    <i class="fas fa-memory"></i>
                                </div>
                                <h3>In-Memory Compute Circuit</h3>
                                <div class="project-preview">
                                    <span>NeuroSim</span>
                                    <span>Neural Network Acceleration</span>
                                </div>
                            </div>
                            <div class="project-flip-back">
                                <h3>In-Memory Compute Circuit for Neural Network Acceleration</h3>
                                <p>Designed in-memory compute circuit using NeuroSim and MuMax3 to accelerate neural network computations. Focused on quantization techniques, conducted PyTorch simulations comparing different data types for model performance optimization.</p>
                                <div class="project-tech">
                                    <span>NeuroSim & MuMax3</span>
                                    <span>Quantization</span>
                                    <span>PyTorch Simulations</span>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- Certifications Section -->
        <section class="snap-section certifications-section" data-section="4">
            <div class="section-container">
                <h2 class="section-title">Certifications & Publications</h2>
                
                <!-- Publications -->
                <div class="publications">
                    <h3>Recent Publications</h3>
                    <div class="pub-item">
                        <span class="pub-year">2023</span>
                        <div class="pub-details">
                            <h4>Improving Data Integrity with Reversible Logic-based Error Detection and Correction Module on AHB-APB Bridge</h4>
                            <p>IEEE Conference Publication</p>
                        </div>
                    </div>
                    <div class="pub-item">
                        <span class="pub-year">2022</span>
                        <div class="pub-details">
                            <h4>A Survey on Affordable Internet of Things (IoT) Enabled Healthcare Systems</h4>
                            <p>Grenze International Journal of Engineering and Technology</p>
                        </div>
                    </div>
                </div>

                <!-- Certifications Grid -->
                <div class="certifications-grid">
                    <div class="cert-card">
                        <div class="cert-provider google">Google</div>
                        <h4>Foundations of Project Management</h4>
                        <span class="cert-year">2024</span>
                    </div>
                    
                    <div class="cert-card">
                        <div class="cert-provider internshala">Internshala</div>
                        <h4>Arduino Programming</h4>
                        <span class="cert-year">2022</span>
                    </div>
                    
                    <div class="cert-card">
                        <div class="cert-provider internshala">Internshala</div>
                        <h4>PCB Design</h4>
                        <span class="cert-year">2021</span>
                    </div>
                    
                    <div class="cert-card">
                        <div class="cert-provider edx">edX</div>
                        <h4>Introduction to Programming in C++</h4>
                        <span class="cert-year">2021</span>
                    </div>
                    
                    <div class="cert-card">
                        <div class="cert-provider edx">edX</div>
                        <h4>Building a RISC-V CPU Core</h4>
                        <span class="cert-year">2021</span>
                    </div>
                    
                    <div class="cert-card">
                        <div class="cert-provider edx">edX</div>
                        <h4>IoT Systems and Industrial Applications</h4>
                        <span class="cert-year">2021</span>
                    </div>
                    
                    <div class="cert-card">
                        <div class="cert-provider coursera">Coursera</div>
                        <h4>Python for Data Science & AI Development</h4>
                        <span class="cert-year">2021</span>
                    </div>
                    
                    <div class="cert-card">
                        <div class="cert-provider coursera">Coursera</div>
                        <h4>IoT and Embedded Systems Introduction</h4>
                        <span class="cert-year">2021</span>
                    </div>
                </div>
            </div>
        </section>

        <!-- Contact Section -->
        <section class="snap-section contact-section" data-section="5">
            <div class="section-container">
                <h2 class="section-title">Get In Touch</h2>
                <div class="contact-content">
                    <div class="contact-info">
                        <p>I'm actively seeking opportunities in the semiconductor industry. Let's discuss how we can collaborate on innovative projects in VLSI design and embedded systems.</p>
                        <div class="contact-links">
                            <a href="mailto:esanant@u.nus.edu" class="contact-link">
                                <i class="fas fa-envelope"></i>
                                <span>esanant@u.nus.edu</span>
                            </a>
                            <a href="https://www.linkedin.com/in/sai-anant/" class="contact-link" target="_blank">
                                <i class="fab fa-linkedin"></i>
                                <span>LinkedIn Profile</span>
                            </a>
                            <a href="https://github.com/ESAnant" class="contact-link" target="_blank">
                                <i class="fab fa-github"></i>
                                <span>GitHub Profile</span>
                            </a>
                            <a href="tel:+6590555367" class="contact-link">
                                <i class="fas fa-phone"></i>
                                <span>+65 9055 5367</span>
                            </a>
                        </div>
                    </div>
                </div>
            </div>
        </section>
    </main>

    <script src="js/main.js"></script>
</body>
</html>
