Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Fri Dec 15 10:16:14 2017
| Host         : XiaoXin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file TOP_CPU_timing_summary_routed.rpt -warn_on_violation -rpx TOP_CPU_timing_summary_routed.rpx
| Design       : TOP_CPU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 144 register/latch pins with no clock driven by root clock pin: clk_sys (HIGH)

 There are 2192 register/latch pins with no clock driven by root clock pin: button_in_CPUclk/avoidshake/tmp_in_reg[1]/Q (HIGH)

 There are 2192 register/latch pins with no clock driven by root clock pin: button_in_CPUclk/avoidshake/tmp_in_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: button_in_CPUclk/clkdiv_40/tmp_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: button_in_LEDreset/clkdiv_40/tmp_clk_reg/Q (HIGH)

 There are 992 register/latch pins with no clock driven by root clock pin: button_in_RST/avoidshake/tmp_in_reg[1]/Q (HIGH)

 There are 992 register/latch pins with no clock driven by root clock pin: button_in_RST/avoidshake/tmp_in_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: button_in_RST/clkdiv_40/tmp_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clkdiv/q_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Adr/readdata_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/Bdr/readdata2_reg[9]/Q (HIGH)

 There are 248 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[0]/Q (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[10]/Q (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[11]/Q (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[12]/Q (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[13]/Q (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[14]/Q (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[15]/Q (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[16]/Q (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[17]/Q (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[18]/Q (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[19]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[1]/Q (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[20]/Q (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[21]/Q (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[22]/Q (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[23]/Q (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[24]/Q (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[25]/Q (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[26]/Q (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[27]/Q (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[28]/Q (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[2]/Q (HIGH)

 There are 216 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[2]_rep/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[2]_rep__0/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[2]_rep__1/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[2]_rep__2/Q (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[30]/Q (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[3]/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[3]_rep/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[3]_rep__0/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[3]_rep__1/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[3]_rep__2/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[4]_rep/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[4]_rep__0/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[4]_rep__1/Q (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[5]/Q (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[6]/Q (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[7]/Q (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[8]/Q (HIGH)

 There are 488 register/latch pins with no clock driven by root clock pin: multicyclecpu/aluoutdr/ALUout_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/control_unit/ALUOp_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/control_unit/ALUOp_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/control_unit/ALUOp_reg[2]/Q (HIGH)

 There are 1487 register/latch pins with no clock driven by root clock pin: multicyclecpu/control_unit/FSM_sequential_curstate_reg[0]/Q (HIGH)

 There are 1487 register/latch pins with no clock driven by root clock pin: multicyclecpu/control_unit/FSM_sequential_curstate_reg[1]/Q (HIGH)

 There are 1487 register/latch pins with no clock driven by root clock pin: multicyclecpu/control_unit/FSM_sequential_curstate_reg[2]/Q (HIGH)

 There are 992 register/latch pins with no clock driven by root clock pin: multicyclecpu/control_unit/RegDst_reg[0]/L7/Q (HIGH)

 There are 992 register/latch pins with no clock driven by root clock pin: multicyclecpu/control_unit/RegDst_reg[1]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[0]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[10]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[11]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[12]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[13]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[14]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[15]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[16]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[17]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[18]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[19]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[1]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[20]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[21]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[22]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[23]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[24]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[25]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[26]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[27]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[28]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[29]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[2]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[30]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[31]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[3]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[4]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[5]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[6]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[7]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[8]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/dbdr/DB_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/ir/immediate_reg[0]/Q (HIGH)

 There are 994 register/latch pins with no clock driven by root clock pin: multicyclecpu/ir/immediate_reg[11]/Q (HIGH)

 There are 994 register/latch pins with no clock driven by root clock pin: multicyclecpu/ir/immediate_reg[12]/Q (HIGH)

 There are 994 register/latch pins with no clock driven by root clock pin: multicyclecpu/ir/immediate_reg[13]/Q (HIGH)

 There are 994 register/latch pins with no clock driven by root clock pin: multicyclecpu/ir/immediate_reg[14]/Q (HIGH)

 There are 994 register/latch pins with no clock driven by root clock pin: multicyclecpu/ir/immediate_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/ir/immediate_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/ir/immediate_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/ir/immediate_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/ir/immediate_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/ir/immediate_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/ir/immediate_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/ir/immediate_reg[7]/Q (HIGH)

 There are 494 register/latch pins with no clock driven by root clock pin: multicyclecpu/ir/op_reg[0]/Q (HIGH)

 There are 494 register/latch pins with no clock driven by root clock pin: multicyclecpu/ir/op_reg[1]/Q (HIGH)

 There are 494 register/latch pins with no clock driven by root clock pin: multicyclecpu/ir/op_reg[2]/Q (HIGH)

 There are 494 register/latch pins with no clock driven by root clock pin: multicyclecpu/ir/op_reg[3]/Q (HIGH)

 There are 494 register/latch pins with no clock driven by root clock pin: multicyclecpu/ir/op_reg[4]/Q (HIGH)

 There are 494 register/latch pins with no clock driven by root clock pin: multicyclecpu/ir/op_reg[5]/Q (HIGH)

 There are 992 register/latch pins with no clock driven by root clock pin: multicyclecpu/ir/rt_reg[0]/Q (HIGH)

 There are 992 register/latch pins with no clock driven by root clock pin: multicyclecpu/ir/rt_reg[1]/Q (HIGH)

 There are 992 register/latch pins with no clock driven by root clock pin: multicyclecpu/ir/rt_reg[2]/Q (HIGH)

 There are 992 register/latch pins with no clock driven by root clock pin: multicyclecpu/ir/rt_reg[3]/Q (HIGH)

 There are 992 register/latch pins with no clock driven by root clock pin: multicyclecpu/ir/rt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/ir/sa_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/ir/sa_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: multicyclecpu/ir/sa_reg[4]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[0]/Q (HIGH)

 There are 682 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[10]/Q (HIGH)

 There are 651 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[11]/Q (HIGH)

 There are 620 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[12]/Q (HIGH)

 There are 589 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[13]/Q (HIGH)

 There are 558 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[14]/Q (HIGH)

 There are 527 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[15]/Q (HIGH)

 There are 496 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[16]/Q (HIGH)

 There are 465 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[17]/Q (HIGH)

 There are 434 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[18]/Q (HIGH)

 There are 403 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[19]/Q (HIGH)

 There are 961 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[1]/Q (HIGH)

 There are 372 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[20]/Q (HIGH)

 There are 341 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[21]/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[22]/Q (HIGH)

 There are 279 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[23]/Q (HIGH)

 There are 248 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[24]/Q (HIGH)

 There are 217 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[25]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[26]/Q (HIGH)

 There are 155 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[27]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[28]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[29]/Q (HIGH)

 There are 930 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[2]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[30]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[31]/Q (HIGH)

 There are 899 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[3]/Q (HIGH)

 There are 868 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[4]/Q (HIGH)

 There are 837 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[5]/Q (HIGH)

 There are 806 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[6]/Q (HIGH)

 There are 775 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[7]/Q (HIGH)

 There are 744 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[8]/Q (HIGH)

 There are 713 register/latch pins with no clock driven by root clock pin: multicyclecpu/pc/PCout_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7039 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


