SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE device xc6slx45
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package fgg484
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory C:/Users/maxwe/Desktop/Finite-Impulse-Response-Filter-dvrk/fir/ipcore_dir/
SET_PREFERENCE workingdirectory C:/Users/maxwe/Desktop/Finite-Impulse-Response-Filter-dvrk/fir/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory C:/Users/maxwe/Desktop/Finite-Impulse-Response-Filter-dvrk/fir/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory C:/Users/maxwe/Desktop/Finite-Impulse-Response-Filter-dvrk/fir/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry Verilog
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name filter
SET_PARAMETER GUI_Behaviour Coregen
SET_PARAMETER CoefficientSource Vector
SET_PARAMETER CoefficientVector 0.014308,0.017565,0.02092,0.024275,0.027728,0.030985,0.034241,0.037201,0.039964,0.042431,0.044504,0.046181,0.047365,0.048155,0.048352,0.048155,0.047365,0.046181,0.044504,0.042431,0.039964,0.037201,0.034241,0.030985,0.027728,0.024275,0.02092,0.017565,0.014308
SET_PARAMETER Coefficient_File no_coe_file_loaded
SET_PARAMETER Coefficient_Sets 1
SET_PARAMETER Coefficient_Reload false
SET_PARAMETER Filter_Type Single_Rate
SET_PARAMETER Rate_Change_Type Integer
SET_PARAMETER Interpolation_Rate 1
SET_PARAMETER Decimation_Rate 1
SET_PARAMETER Zero_Pack_Factor 1
SET_PARAMETER Channel_Sequence Basic
SET_PARAMETER Number_Channels 1
SET_PARAMETER Select_Pattern All
SET_PARAMETER Pattern_List P4-0,P4-1,P4-2,P4-3,P4-4
SET_PARAMETER Number_Paths 1
SET_PARAMETER RateSpecification Frequency_Specification
SET_PARAMETER HardwareOversamplingRate 1
SET_PARAMETER SamplePeriod 1
SET_PARAMETER Sample_Frequency 0.1193
SET_PARAMETER Clock_Frequency 6.144
SET_PARAMETER Coefficient_Sign Unsigned
SET_PARAMETER Quantization Quantize_Only
SET_PARAMETER Coefficient_Width 16
SET_PARAMETER BestPrecision true
SET_PARAMETER Coefficient_Fractional_Bits 20
SET_PARAMETER Coefficient_Structure Inferred
SET_PARAMETER Data_Sign Unsigned
SET_PARAMETER Data_Width 16
SET_PARAMETER Data_Fractional_Bits 0
SET_PARAMETER Output_Rounding_Mode Full_Precision
SET_PARAMETER Output_Width 36
SET_PARAMETER Filter_Architecture Systolic_Multiply_Accumulate
SET_PARAMETER Optimization_Goal Area
SET_PARAMETER Data_Buffer_Type Automatic
SET_PARAMETER Coefficient_Buffer_Type Automatic
SET_PARAMETER Input_Buffer_Type Automatic
SET_PARAMETER Output_Buffer_Type Automatic
SET_PARAMETER Preference_For_Other_Storage Automatic
SET_PARAMETER Multi_Column_Support Automatic
SET_PARAMETER Inter_Column_Pipe_Length 4
SET_PARAMETER ColumnConfig 1
SET_PARAMETER DATA_Has_TLAST Not_Required
SET_PARAMETER M_DATA_Has_TREADY false
SET_PARAMETER S_DATA_Has_FIFO true
SET_PARAMETER S_DATA_Has_TUSER Not_Required
SET_PARAMETER M_DATA_Has_TUSER Not_Required
SET_PARAMETER DATA_TUSER_Width 1
SET_PARAMETER S_CONFIG_Sync_Mode On_Vector
SET_PARAMETER S_CONFIG_Method Single
SET_PARAMETER Num_Reload_Slots 1
SET_PARAMETER Has_ACLKEN false
SET_PARAMETER Has_ARESETn false
SET_PARAMETER Reset_Data_Vector true
SET_PARAMETER Gen_MIF_from_Spec false
SET_PARAMETER Gen_MIF_from_COE false
SET_PARAMETER Reload_File no_coe_file_loaded
SET_PARAMETER Gen_MIF_Files false
SET_PARAMETER DisplayReloadOrder false
SET_PARAMETER Passband_Min 0.0
SET_PARAMETER Passband_Max 0.5
SET_PARAMETER Stopband_Min 0.5
SET_PARAMETER Stopband_Max 1.0
SET_PARAMETER Filter_Selection 1
SET_SIM_PARAMETER c_component_name filter
SET_CORE_NAME FIR Compiler
SET_CORE_VERSION 6.3
SET_CORE_VLNV xilinx.com:ip:fir_compiler:6.3
SET_CORE_CLASS com.xilinx.ip.fir_compiler_v6_3.fir_compiler_v6_3
SET_CORE_PATH C:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/fir_compiler_v6_3
SET_CORE_GUIPATH C:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/fir_compiler_v6_3/gui/fir_compiler_v6_3.tcl
SET_CORE_DATASHEET C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\fir_compiler_v6_3\doc\ds795_fir_compiler.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\fir_compiler_v6_3\doc\fir_compiler_v6_3_readme.txt><fir_compiler_v6_3_readme.txt>
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\fir_compiler_v6_3\doc\fir_compiler_v6_3_vinfo.html><fir_compiler_v6_3_vinfo.html>
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\fir_compiler_v6_3\doc\ds795_fir_compiler.pdf><ds795_fir_compiler.pdf>
